TimeQuest Timing Analyzer report for DE0_NANO
Fri Mar 11 02:16:37 2016
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 16. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 17. Slow 1200mV 85C Model Hold: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Hold: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 19. Slow 1200mV 85C Model Recovery: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 20. Slow 1200mV 85C Model Recovery: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 21. Slow 1200mV 85C Model Removal: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 85C Model Removal: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 85C Model Minimum Pulse Width: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 24. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 25. Slow 1200mV 85C Model Minimum Pulse Width: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 26. Setup Times
 27. Hold Times
 28. Clock to Output Times
 29. Minimum Clock to Output Times
 30. Propagation Delay
 31. Minimum Propagation Delay
 32. Output Enable Times
 33. Minimum Output Enable Times
 34. Output Disable Times
 35. Minimum Output Disable Times
 36. Slow 1200mV 85C Model Metastability Summary
 37. Slow 1200mV 0C Model Fmax Summary
 38. Slow 1200mV 0C Model Setup Summary
 39. Slow 1200mV 0C Model Hold Summary
 40. Slow 1200mV 0C Model Recovery Summary
 41. Slow 1200mV 0C Model Removal Summary
 42. Slow 1200mV 0C Model Minimum Pulse Width Summary
 43. Slow 1200mV 0C Model Setup: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 44. Slow 1200mV 0C Model Setup: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 45. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 46. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 47. Slow 1200mV 0C Model Hold: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 48. Slow 1200mV 0C Model Hold: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 49. Slow 1200mV 0C Model Recovery: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 50. Slow 1200mV 0C Model Recovery: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 51. Slow 1200mV 0C Model Removal: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 52. Slow 1200mV 0C Model Removal: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 53. Slow 1200mV 0C Model Minimum Pulse Width: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 54. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 55. Slow 1200mV 0C Model Minimum Pulse Width: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 56. Setup Times
 57. Hold Times
 58. Clock to Output Times
 59. Minimum Clock to Output Times
 60. Propagation Delay
 61. Minimum Propagation Delay
 62. Output Enable Times
 63. Minimum Output Enable Times
 64. Output Disable Times
 65. Minimum Output Disable Times
 66. Slow 1200mV 0C Model Metastability Summary
 67. Fast 1200mV 0C Model Setup Summary
 68. Fast 1200mV 0C Model Hold Summary
 69. Fast 1200mV 0C Model Recovery Summary
 70. Fast 1200mV 0C Model Removal Summary
 71. Fast 1200mV 0C Model Minimum Pulse Width Summary
 72. Fast 1200mV 0C Model Setup: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 73. Fast 1200mV 0C Model Setup: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 74. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 75. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 76. Fast 1200mV 0C Model Hold: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 77. Fast 1200mV 0C Model Hold: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 78. Fast 1200mV 0C Model Recovery: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 79. Fast 1200mV 0C Model Recovery: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 80. Fast 1200mV 0C Model Removal: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 81. Fast 1200mV 0C Model Removal: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 82. Fast 1200mV 0C Model Minimum Pulse Width: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 83. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 84. Fast 1200mV 0C Model Minimum Pulse Width: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 85. Setup Times
 86. Hold Times
 87. Clock to Output Times
 88. Minimum Clock to Output Times
 89. Propagation Delay
 90. Minimum Propagation Delay
 91. Output Enable Times
 92. Minimum Output Enable Times
 93. Output Disable Times
 94. Minimum Output Disable Times
 95. Fast 1200mV 0C Model Metastability Summary
 96. Multicorner Timing Analysis Summary
 97. Setup Times
 98. Hold Times
 99. Clock to Output Times
100. Minimum Clock to Output Times
101. Propagation Delay
102. Minimum Propagation Delay
103. Board Trace Model Assignments
104. Input Transition Times
105. Signal Integrity Metrics (Slow 1200mv 0c Model)
106. Signal Integrity Metrics (Slow 1200mv 85c Model)
107. Signal Integrity Metrics (Fast 1200mv 0c Model)
108. Setup Transfers
109. Hold Transfers
110. Recovery Transfers
111. Removal Transfers
112. Report TCCS
113. Report RSKM
114. Unconstrained Paths
115. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 15.0.0 Build 145 04/22/2015 SJ Web Edition ;
; Revision Name      ; DE0_NANO                                           ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE22F17C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.30        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;  10.0%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; DE0_NANO.SDC  ; OK     ; Fri Mar 11 02:16:27 2016 ;
+---------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+----------+------------------------------------------------------------+--------------------------------------------------------------+
; Clock Name                                               ; Type      ; Period ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase  ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                     ; Targets                                                      ;
+----------------------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+----------+------------------------------------------------------------+--------------------------------------------------------------+
; CLOCK_50                                                 ; Base      ; 20.000 ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;        ;        ;           ;            ;          ;          ;                                                            ; { CLOCK_50 }                                                 ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 30.303 ; 33.0 MHz  ; 0.000  ; 15.151 ; 50.00      ; 50        ; 33          ;        ;        ;           ;            ; false    ; CLOCK_50 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 30.303 ; 33.0 MHz  ; 10.101 ; 25.252 ; 50.00      ; 50        ; 33          ; 120.0  ;        ;           ;            ; false    ; CLOCK_50 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] } ;
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 10.000 ; 100.0 MHz ; 0.000  ; 5.000  ; 50.00      ; 1         ; 2           ;        ;        ;           ;            ; false    ; CLOCK_50 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 10.000 ; 100.0 MHz ; -3.000 ; 2.000  ; 50.00      ; 1         ; 2           ; -108.0 ;        ;           ;            ; false    ; CLOCK_50 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1] } ;
+----------------------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+----------+------------------------------------------------------------+--------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                      ;
+------------+-----------------+----------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                               ; Note                                                          ;
+------------+-----------------+----------------------------------------------------------+---------------------------------------------------------------+
; 154.46 MHz ; 154.46 MHz      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 168.24 MHz ; 168.24 MHz      ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 277.78 MHz ; 250.0 MHz       ; CLOCK_50                                                 ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+----------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                               ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.927 ; -116.431      ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.415 ; -22.034       ;
; CLOCK_50                                                 ; 16.400 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                               ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; CLOCK_50                                                 ; 0.358 ; 0.000         ;
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.358 ; 0.000         ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.376 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                            ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.760 ; -131.717      ;
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.368 ; -4.736        ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                            ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.918 ; 0.000         ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.087 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                 ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.746  ; 0.000         ;
; CLOCK_50                                                 ; 9.516  ; 0.000         ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 14.900 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                        ;
+--------+---------------------------------------+------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                        ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -2.927 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[2]      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.874     ; 2.222      ;
; -2.927 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[4]      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.874     ; 2.222      ;
; -2.904 ; load_new                              ; sdram_control:sdram_control_inst|mLENGTH[7]    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.871     ; 2.202      ;
; -2.904 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[15]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.871     ; 2.202      ;
; -2.904 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[18]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.871     ; 2.202      ;
; -2.904 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[21]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.871     ; 2.202      ;
; -2.904 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[22]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.871     ; 2.202      ;
; -2.877 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[15] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.870     ; 2.176      ;
; -2.812 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[10] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.872     ; 2.109      ;
; -2.812 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[7]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.872     ; 2.109      ;
; -2.812 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[8]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.872     ; 2.109      ;
; -2.812 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[9]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.872     ; 2.109      ;
; -2.812 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[11] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.872     ; 2.109      ;
; -2.812 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[12] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.872     ; 2.109      ;
; -2.812 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[13] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.872     ; 2.109      ;
; -2.812 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[14] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.872     ; 2.109      ;
; -2.681 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[11]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.872     ; 1.978      ;
; -2.681 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[9]      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.872     ; 1.978      ;
; -2.681 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[12]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.872     ; 1.978      ;
; -2.681 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[7]      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.872     ; 1.978      ;
; -2.681 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[8]      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.872     ; 1.978      ;
; -2.681 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[17]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.872     ; 1.978      ;
; -2.665 ; load_new                              ; sdram_control:sdram_control_inst|mLENGTH[1]    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.875     ; 1.959      ;
; -2.517 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[1]      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.873     ; 1.813      ;
; -2.517 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[10]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.873     ; 1.813      ;
; -2.517 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[13]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.873     ; 1.813      ;
; -2.517 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[5]      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.873     ; 1.813      ;
; -2.517 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[14]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.873     ; 1.813      ;
; -2.517 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[19]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.873     ; 1.813      ;
; -2.517 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[3]      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.873     ; 1.813      ;
; -2.517 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[6]      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.873     ; 1.813      ;
; -2.517 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[16]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.873     ; 1.813      ;
; -2.517 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[20]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.873     ; 1.813      ;
; -2.517 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[23]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.873     ; 1.813      ;
; -2.492 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[19] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.518     ; 2.143      ;
; -2.492 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[16] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.518     ; 2.143      ;
; -2.492 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[17] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.518     ; 2.143      ;
; -2.492 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[18] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.518     ; 2.143      ;
; -2.492 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[20] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.518     ; 2.143      ;
; -2.492 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[22] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.518     ; 2.143      ;
; -2.492 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[21] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.518     ; 2.143      ;
; -2.492 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[23] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.518     ; 2.143      ;
; -2.156 ; load_new                              ; sdram_control:sdram_control_inst|RD_MASK[0]    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.872     ; 1.453      ;
; -2.154 ; load_new                              ; sdram_control:sdram_control_inst|mWR           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.872     ; 1.451      ;
; 2.138  ; reset_delay:reset_delay_inst|cont[20] ; sdram_control:sdram_control_inst|mADDR[2]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.324     ; 5.483      ;
; 2.138  ; reset_delay:reset_delay_inst|cont[20] ; sdram_control:sdram_control_inst|mADDR[4]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.324     ; 5.483      ;
; 2.161  ; reset_delay:reset_delay_inst|cont[20] ; sdram_control:sdram_control_inst|mLENGTH[7]    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.321     ; 5.463      ;
; 2.161  ; reset_delay:reset_delay_inst|cont[20] ; sdram_control:sdram_control_inst|mADDR[15]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.321     ; 5.463      ;
; 2.161  ; reset_delay:reset_delay_inst|cont[20] ; sdram_control:sdram_control_inst|mADDR[18]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.321     ; 5.463      ;
; 2.161  ; reset_delay:reset_delay_inst|cont[20] ; sdram_control:sdram_control_inst|mADDR[21]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.321     ; 5.463      ;
; 2.161  ; reset_delay:reset_delay_inst|cont[20] ; sdram_control:sdram_control_inst|mADDR[22]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.321     ; 5.463      ;
; 2.239  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[2]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.324     ; 5.382      ;
; 2.239  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[4]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.324     ; 5.382      ;
; 2.262  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mLENGTH[7]    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.321     ; 5.362      ;
; 2.262  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[15]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.321     ; 5.362      ;
; 2.262  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[18]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.321     ; 5.362      ;
; 2.262  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[21]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.321     ; 5.362      ;
; 2.262  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[22]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.321     ; 5.362      ;
; 2.296  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|mADDR[2]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.324     ; 5.325      ;
; 2.296  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|mADDR[4]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.324     ; 5.325      ;
; 2.319  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|mLENGTH[7]    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.321     ; 5.305      ;
; 2.319  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|mADDR[15]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.321     ; 5.305      ;
; 2.319  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|mADDR[18]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.321     ; 5.305      ;
; 2.319  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|mADDR[21]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.321     ; 5.305      ;
; 2.319  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|mADDR[22]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.321     ; 5.305      ;
; 2.379  ; reset_delay:reset_delay_inst|cont[22] ; sdram_control:sdram_control_inst|mADDR[2]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.324     ; 5.242      ;
; 2.379  ; reset_delay:reset_delay_inst|cont[22] ; sdram_control:sdram_control_inst|mADDR[4]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.324     ; 5.242      ;
; 2.384  ; reset_delay:reset_delay_inst|cont[20] ; sdram_control:sdram_control_inst|mADDR[11]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.322     ; 5.239      ;
; 2.384  ; reset_delay:reset_delay_inst|cont[20] ; sdram_control:sdram_control_inst|mADDR[9]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.322     ; 5.239      ;
; 2.384  ; reset_delay:reset_delay_inst|cont[20] ; sdram_control:sdram_control_inst|mADDR[12]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.322     ; 5.239      ;
; 2.384  ; reset_delay:reset_delay_inst|cont[20] ; sdram_control:sdram_control_inst|mADDR[7]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.322     ; 5.239      ;
; 2.384  ; reset_delay:reset_delay_inst|cont[20] ; sdram_control:sdram_control_inst|mADDR[8]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.322     ; 5.239      ;
; 2.384  ; reset_delay:reset_delay_inst|cont[20] ; sdram_control:sdram_control_inst|mADDR[17]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.322     ; 5.239      ;
; 2.400  ; reset_delay:reset_delay_inst|cont[20] ; sdram_control:sdram_control_inst|mLENGTH[1]    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.325     ; 5.220      ;
; 2.402  ; reset_delay:reset_delay_inst|cont[22] ; sdram_control:sdram_control_inst|mLENGTH[7]    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.321     ; 5.222      ;
; 2.402  ; reset_delay:reset_delay_inst|cont[22] ; sdram_control:sdram_control_inst|mADDR[15]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.321     ; 5.222      ;
; 2.402  ; reset_delay:reset_delay_inst|cont[22] ; sdram_control:sdram_control_inst|mADDR[18]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.321     ; 5.222      ;
; 2.402  ; reset_delay:reset_delay_inst|cont[22] ; sdram_control:sdram_control_inst|mADDR[21]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.321     ; 5.222      ;
; 2.402  ; reset_delay:reset_delay_inst|cont[22] ; sdram_control:sdram_control_inst|mADDR[22]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.321     ; 5.222      ;
; 2.443  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|mADDR[2]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.324     ; 5.178      ;
; 2.443  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|mADDR[4]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.324     ; 5.178      ;
; 2.459  ; reset_delay:reset_delay_inst|cont[21] ; sdram_control:sdram_control_inst|mADDR[2]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.324     ; 5.162      ;
; 2.459  ; reset_delay:reset_delay_inst|cont[21] ; sdram_control:sdram_control_inst|mADDR[4]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.324     ; 5.162      ;
; 2.466  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|mLENGTH[7]    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.321     ; 5.158      ;
; 2.466  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|mADDR[15]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.321     ; 5.158      ;
; 2.466  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|mADDR[18]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.321     ; 5.158      ;
; 2.466  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|mADDR[21]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.321     ; 5.158      ;
; 2.466  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|mADDR[22]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.321     ; 5.158      ;
; 2.482  ; reset_delay:reset_delay_inst|cont[21] ; sdram_control:sdram_control_inst|mLENGTH[7]    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.321     ; 5.142      ;
; 2.482  ; reset_delay:reset_delay_inst|cont[21] ; sdram_control:sdram_control_inst|mADDR[15]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.321     ; 5.142      ;
; 2.482  ; reset_delay:reset_delay_inst|cont[21] ; sdram_control:sdram_control_inst|mADDR[18]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.321     ; 5.142      ;
; 2.482  ; reset_delay:reset_delay_inst|cont[21] ; sdram_control:sdram_control_inst|mADDR[21]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.321     ; 5.142      ;
; 2.482  ; reset_delay:reset_delay_inst|cont[21] ; sdram_control:sdram_control_inst|mADDR[22]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.321     ; 5.142      ;
; 2.485  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[11]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.322     ; 5.138      ;
; 2.485  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[9]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.322     ; 5.138      ;
; 2.485  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[12]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.322     ; 5.138      ;
; 2.485  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[7]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.322     ; 5.138      ;
; 2.485  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[8]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.322     ; 5.138      ;
; 2.485  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[17]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.322     ; 5.138      ;
; 2.501  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mLENGTH[1]    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.325     ; 5.119      ;
+--------+---------------------------------------+------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                             ;
+--------+----------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                                      ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -2.415 ; reset_delay:reset_delay_inst|cont[26]        ; mtl_controller:mtl_controller_inst|read_green[7]             ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.517     ; 1.459      ;
; -2.413 ; reset_delay:reset_delay_inst|cont[26]        ; mtl_controller:mtl_controller_inst|read_red[6]               ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.517     ; 1.457      ;
; -2.413 ; reset_delay:reset_delay_inst|cont[26]        ; mtl_controller:mtl_controller_inst|read_blue[6]              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.517     ; 1.457      ;
; -2.412 ; reset_delay:reset_delay_inst|cont[26]        ; mtl_controller:mtl_controller_inst|read_red[7]               ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.517     ; 1.456      ;
; -2.411 ; reset_delay:reset_delay_inst|cont[26]        ; mtl_controller:mtl_controller_inst|read_blue[7]              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.517     ; 1.455      ;
; -2.061 ; LT_SPI:Surf|Data_Out[0]                      ; mtl_controller:mtl_controller_inst|Color_block:Beta|red[0]   ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.518     ; 1.104      ;
; -1.999 ; LT_SPI:Surf|Data_Out[2]                      ; mtl_controller:mtl_controller_inst|Color_block:Beta|blue[3]  ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.518     ; 1.042      ;
; -1.986 ; LT_SPI:Surf|Data_Out[2]                      ; mtl_controller:mtl_controller_inst|Color_block:Beta|green[0] ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.518     ; 1.029      ;
; -1.985 ; LT_SPI:Surf|Data_Out[2]                      ; mtl_controller:mtl_controller_inst|Color_block:Beta|red[2]   ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.518     ; 1.028      ;
; -1.939 ; LT_SPI:Surf|Data_Out[2]                      ; mtl_controller:mtl_controller_inst|Color_block:Beta|blue[4]  ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.518     ; 0.982      ;
; -1.823 ; LT_SPI:Surf|Data_Out[1]                      ; mtl_controller:mtl_controller_inst|Color_block:Beta|green[0] ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.518     ; 0.866      ;
; -1.823 ; LT_SPI:Surf|Data_Out[1]                      ; mtl_controller:mtl_controller_inst|Color_block:Beta|blue[4]  ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.518     ; 0.866      ;
; -1.822 ; LT_SPI:Surf|Data_Out[1]                      ; mtl_controller:mtl_controller_inst|Color_block:Beta|red[2]   ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.518     ; 0.865      ;
; -1.821 ; LT_SPI:Surf|Data_Out[1]                      ; mtl_controller:mtl_controller_inst|Color_block:Beta|red[0]   ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.518     ; 0.864      ;
; -1.820 ; LT_SPI:Surf|Data_Out[1]                      ; mtl_controller:mtl_controller_inst|Color_block:Beta|blue[3]  ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.518     ; 0.863      ;
; -1.701 ; LT_SPI:Surf|Data_Out[0]                      ; mtl_controller:mtl_controller_inst|Color_block:Beta|green[0] ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.518     ; 0.744      ;
; -1.701 ; LT_SPI:Surf|Data_Out[0]                      ; mtl_controller:mtl_controller_inst|Color_block:Beta|red[2]   ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.518     ; 0.744      ;
; -1.697 ; LT_SPI:Surf|Data_Out[2]                      ; mtl_controller:mtl_controller_inst|Color_block:Beta|red[0]   ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.518     ; 0.740      ;
; -1.697 ; LT_SPI:Surf|Data_Out[0]                      ; mtl_controller:mtl_controller_inst|Color_block:Beta|blue[3]  ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.518     ; 0.740      ;
; -1.694 ; LT_SPI:Surf|Data_Out[0]                      ; mtl_controller:mtl_controller_inst|Color_block:Beta|blue[4]  ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.518     ; 0.737      ;
; 23.829 ; mtl_controller:mtl_controller_inst|y_cnt[7]  ; load_new                                                     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.448     ; 6.021      ;
; 23.852 ; mtl_controller:mtl_controller_inst|y_cnt[6]  ; load_new                                                     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.448     ; 5.998      ;
; 24.001 ; mtl_controller:mtl_controller_inst|y_cnt[8]  ; load_new                                                     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.448     ; 5.849      ;
; 24.147 ; mtl_controller:mtl_controller_inst|y_cnt[5]  ; load_new                                                     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.448     ; 5.703      ;
; 24.279 ; mtl_controller:mtl_controller_inst|y_cnt[1]  ; load_new                                                     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.448     ; 5.571      ;
; 24.345 ; mtl_controller:mtl_controller_inst|y_cnt[4]  ; load_new                                                     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.448     ; 5.505      ;
; 24.554 ; mtl_controller:mtl_controller_inst|y_cnt[0]  ; load_new                                                     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.448     ; 5.296      ;
; 25.590 ; mtl_controller:mtl_controller_inst|x_cnt[7]  ; load_new                                                     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.451     ; 4.257      ;
; 25.793 ; mtl_controller:mtl_controller_inst|y_cnt[9]  ; load_new                                                     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.417     ; 4.088      ;
; 25.853 ; mtl_controller:mtl_controller_inst|x_cnt[0]  ; mtl_controller:mtl_controller_inst|x_cnt[5]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.453     ; 3.992      ;
; 25.998 ; mtl_controller:mtl_controller_inst|x_cnt[6]  ; load_new                                                     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.081     ; 4.219      ;
; 26.016 ; mtl_controller:mtl_controller_inst|y_cnt[3]  ; load_new                                                     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.417     ; 3.865      ;
; 26.115 ; mtl_controller:mtl_controller_inst|x_cnt[9]  ; load_new                                                     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.081     ; 4.102      ;
; 26.221 ; mtl_controller:mtl_controller_inst|x_cnt[0]  ; load_new                                                     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.473     ; 3.604      ;
; 26.258 ; mtl_controller:mtl_controller_inst|y_cnt[7]  ; mtl_controller:mtl_controller_inst|y_cnt[9]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.105     ; 3.935      ;
; 26.258 ; mtl_controller:mtl_controller_inst|y_cnt[2]  ; load_new                                                     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.417     ; 3.623      ;
; 26.281 ; mtl_controller:mtl_controller_inst|y_cnt[6]  ; mtl_controller:mtl_controller_inst|y_cnt[9]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.105     ; 3.912      ;
; 26.304 ; mtl_controller:mtl_controller_inst|y_cnt[4]  ; mtl_controller:mtl_controller_inst|read_green[7]             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.077     ; 3.917      ;
; 26.304 ; mtl_controller:mtl_controller_inst|y_cnt[4]  ; mtl_controller:mtl_controller_inst|read_blue[6]              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.077     ; 3.917      ;
; 26.305 ; mtl_controller:mtl_controller_inst|y_cnt[4]  ; mtl_controller:mtl_controller_inst|read_red[7]               ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.077     ; 3.916      ;
; 26.305 ; mtl_controller:mtl_controller_inst|y_cnt[4]  ; mtl_controller:mtl_controller_inst|read_red[6]               ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.077     ; 3.916      ;
; 26.305 ; mtl_controller:mtl_controller_inst|y_cnt[4]  ; mtl_controller:mtl_controller_inst|read_blue[7]              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.077     ; 3.916      ;
; 26.318 ; mtl_controller:mtl_controller_inst|x_cnt[0]  ; mtl_controller:mtl_controller_inst|x_cnt[10]                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.453     ; 3.527      ;
; 26.387 ; mtl_controller:mtl_controller_inst|x_cnt[8]  ; load_new                                                     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.081     ; 3.830      ;
; 26.394 ; mtl_controller:mtl_controller_inst|x_cnt[5]  ; load_new                                                     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.081     ; 3.823      ;
; 26.395 ; mtl_controller:mtl_controller_inst|y_cnt[6]  ; mtl_controller:mtl_controller_inst|read_green[7]             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.077     ; 3.826      ;
; 26.396 ; mtl_controller:mtl_controller_inst|y_cnt[6]  ; mtl_controller:mtl_controller_inst|read_blue[6]              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.077     ; 3.825      ;
; 26.397 ; mtl_controller:mtl_controller_inst|y_cnt[6]  ; mtl_controller:mtl_controller_inst|read_red[7]               ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.077     ; 3.824      ;
; 26.397 ; mtl_controller:mtl_controller_inst|y_cnt[6]  ; mtl_controller:mtl_controller_inst|read_red[6]               ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.077     ; 3.824      ;
; 26.397 ; mtl_controller:mtl_controller_inst|y_cnt[6]  ; mtl_controller:mtl_controller_inst|read_blue[7]              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.077     ; 3.824      ;
; 26.400 ; mtl_controller:mtl_controller_inst|y_cnt[7]  ; mtl_controller:mtl_controller_inst|y_cnt[2]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.105     ; 3.793      ;
; 26.401 ; mtl_controller:mtl_controller_inst|y_cnt[7]  ; mtl_controller:mtl_controller_inst|y_cnt[3]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.105     ; 3.792      ;
; 26.423 ; mtl_controller:mtl_controller_inst|y_cnt[6]  ; mtl_controller:mtl_controller_inst|y_cnt[2]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.105     ; 3.770      ;
; 26.424 ; mtl_controller:mtl_controller_inst|y_cnt[6]  ; mtl_controller:mtl_controller_inst|y_cnt[3]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.105     ; 3.769      ;
; 26.430 ; mtl_controller:mtl_controller_inst|y_cnt[8]  ; mtl_controller:mtl_controller_inst|y_cnt[9]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.105     ; 3.763      ;
; 26.447 ; mtl_controller:mtl_controller_inst|y_cnt[1]  ; mtl_controller:mtl_controller_inst|read_green[7]             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.077     ; 3.774      ;
; 26.449 ; mtl_controller:mtl_controller_inst|y_cnt[1]  ; mtl_controller:mtl_controller_inst|read_red[6]               ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.077     ; 3.772      ;
; 26.449 ; mtl_controller:mtl_controller_inst|y_cnt[1]  ; mtl_controller:mtl_controller_inst|read_blue[6]              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.077     ; 3.772      ;
; 26.450 ; mtl_controller:mtl_controller_inst|y_cnt[1]  ; mtl_controller:mtl_controller_inst|read_red[7]               ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.077     ; 3.771      ;
; 26.451 ; mtl_controller:mtl_controller_inst|y_cnt[1]  ; mtl_controller:mtl_controller_inst|read_blue[7]              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.077     ; 3.770      ;
; 26.457 ; mtl_controller:mtl_controller_inst|y_cnt[0]  ; mtl_controller:mtl_controller_inst|read_green[7]             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.077     ; 3.764      ;
; 26.459 ; mtl_controller:mtl_controller_inst|y_cnt[0]  ; mtl_controller:mtl_controller_inst|read_red[6]               ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.077     ; 3.762      ;
; 26.459 ; mtl_controller:mtl_controller_inst|y_cnt[0]  ; mtl_controller:mtl_controller_inst|read_blue[6]              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.077     ; 3.762      ;
; 26.460 ; mtl_controller:mtl_controller_inst|y_cnt[0]  ; mtl_controller:mtl_controller_inst|read_red[7]               ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.077     ; 3.761      ;
; 26.461 ; mtl_controller:mtl_controller_inst|y_cnt[0]  ; mtl_controller:mtl_controller_inst|read_blue[7]              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.077     ; 3.760      ;
; 26.465 ; mtl_controller:mtl_controller_inst|y_cnt[4]  ; mtl_controller:mtl_controller_inst|Color_block:Beta|position ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.427     ; 3.406      ;
; 26.492 ; mtl_controller:mtl_controller_inst|x_cnt[1]  ; mtl_controller:mtl_controller_inst|x_cnt[5]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.431     ; 3.375      ;
; 26.525 ; mtl_controller:mtl_controller_inst|y_cnt[5]  ; mtl_controller:mtl_controller_inst|read_green[7]             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.077     ; 3.696      ;
; 26.527 ; mtl_controller:mtl_controller_inst|y_cnt[5]  ; mtl_controller:mtl_controller_inst|read_red[6]               ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.077     ; 3.694      ;
; 26.527 ; mtl_controller:mtl_controller_inst|y_cnt[5]  ; mtl_controller:mtl_controller_inst|read_blue[6]              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.077     ; 3.694      ;
; 26.528 ; mtl_controller:mtl_controller_inst|y_cnt[5]  ; mtl_controller:mtl_controller_inst|read_red[7]               ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.077     ; 3.693      ;
; 26.529 ; mtl_controller:mtl_controller_inst|y_cnt[5]  ; mtl_controller:mtl_controller_inst|read_blue[7]              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.077     ; 3.692      ;
; 26.540 ; mtl_controller:mtl_controller_inst|x_cnt[4]  ; load_new                                                     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.451     ; 3.307      ;
; 26.550 ; mtl_controller:mtl_controller_inst|x_cnt[2]  ; mtl_controller:mtl_controller_inst|x_cnt[5]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.061     ; 3.687      ;
; 26.557 ; mtl_controller:mtl_controller_inst|y_cnt[6]  ; mtl_controller:mtl_controller_inst|Color_block:Beta|position ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.427     ; 3.314      ;
; 26.572 ; mtl_controller:mtl_controller_inst|y_cnt[8]  ; mtl_controller:mtl_controller_inst|y_cnt[2]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.105     ; 3.621      ;
; 26.573 ; mtl_controller:mtl_controller_inst|y_cnt[8]  ; mtl_controller:mtl_controller_inst|y_cnt[3]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.105     ; 3.620      ;
; 26.576 ; mtl_controller:mtl_controller_inst|x_cnt[10] ; load_new                                                     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.081     ; 3.641      ;
; 26.576 ; mtl_controller:mtl_controller_inst|y_cnt[5]  ; mtl_controller:mtl_controller_inst|y_cnt[9]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.105     ; 3.617      ;
; 26.587 ; mtl_controller:mtl_controller_inst|x_cnt[3]  ; mtl_controller:mtl_controller_inst|x_cnt[5]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.431     ; 3.280      ;
; 26.602 ; mtl_controller:mtl_controller_inst|y_cnt[7]  ; mtl_controller:mtl_controller_inst|read_green[7]             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.077     ; 3.619      ;
; 26.604 ; mtl_controller:mtl_controller_inst|y_cnt[7]  ; mtl_controller:mtl_controller_inst|read_red[6]               ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.077     ; 3.617      ;
; 26.604 ; mtl_controller:mtl_controller_inst|y_cnt[7]  ; mtl_controller:mtl_controller_inst|read_blue[6]              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.077     ; 3.617      ;
; 26.605 ; mtl_controller:mtl_controller_inst|y_cnt[7]  ; mtl_controller:mtl_controller_inst|read_red[7]               ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.077     ; 3.616      ;
; 26.606 ; mtl_controller:mtl_controller_inst|y_cnt[7]  ; mtl_controller:mtl_controller_inst|read_blue[7]              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.077     ; 3.615      ;
; 26.609 ; mtl_controller:mtl_controller_inst|x_cnt[3]  ; load_new                                                     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.451     ; 3.238      ;
; 26.616 ; mtl_controller:mtl_controller_inst|x_cnt[0]  ; mtl_controller:mtl_controller_inst|x_cnt[8]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.453     ; 3.229      ;
; 26.618 ; mtl_controller:mtl_controller_inst|x_cnt[7]  ; mtl_controller:mtl_controller_inst|x_cnt[5]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.431     ; 3.249      ;
; 26.631 ; mtl_controller:mtl_controller_inst|y_cnt[5]  ; mtl_controller:mtl_controller_inst|Color_block:Beta|position ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.427     ; 3.240      ;
; 26.655 ; mtl_controller:mtl_controller_inst|y_cnt[0]  ; mtl_controller:mtl_controller_inst|Color_block:Beta|position ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.427     ; 3.216      ;
; 26.659 ; mtl_controller:mtl_controller_inst|y_cnt[1]  ; mtl_controller:mtl_controller_inst|Color_block:Beta|position ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.427     ; 3.212      ;
; 26.667 ; mtl_controller:mtl_controller_inst|x_cnt[0]  ; mtl_controller:mtl_controller_inst|x_cnt[9]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.453     ; 3.178      ;
; 26.672 ; mtl_controller:mtl_controller_inst|y_cnt[7]  ; mtl_controller:mtl_controller_inst|y_cnt[0]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.076     ; 3.550      ;
; 26.685 ; mtl_controller:mtl_controller_inst|y_cnt[1]  ; mtl_controller:mtl_controller_inst|y_cnt[9]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.105     ; 3.508      ;
; 26.695 ; mtl_controller:mtl_controller_inst|y_cnt[6]  ; mtl_controller:mtl_controller_inst|y_cnt[0]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.076     ; 3.527      ;
; 26.705 ; mtl_controller:mtl_controller_inst|x_cnt[0]  ; mtl_controller:mtl_controller_inst|x_cnt[6]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.453     ; 3.140      ;
; 26.711 ; mtl_controller:mtl_controller_inst|x_cnt[4]  ; mtl_controller:mtl_controller_inst|x_cnt[5]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.431     ; 3.156      ;
; 26.712 ; mtl_controller:mtl_controller_inst|y_cnt[5]  ; mtl_controller:mtl_controller_inst|y_cnt[3]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.105     ; 3.481      ;
; 26.712 ; mtl_controller:mtl_controller_inst|y_cnt[5]  ; mtl_controller:mtl_controller_inst|y_cnt[2]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.105     ; 3.481      ;
; 26.732 ; mtl_controller:mtl_controller_inst|x_cnt[7]  ; mtl_controller:mtl_controller_inst|read_green[7]             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.080     ; 3.486      ;
+--------+----------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                      ;
+--------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.400 ; reset_delay:reset_delay_inst|cont[0]  ; reset_delay:reset_delay_inst|cont[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 3.531      ;
; 16.403 ; reset_delay:reset_delay_inst|cont[2]  ; reset_delay:reset_delay_inst|cont[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 3.528      ;
; 16.403 ; reset_delay:reset_delay_inst|cont[1]  ; reset_delay:reset_delay_inst|cont[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 3.528      ;
; 16.518 ; reset_delay:reset_delay_inst|cont[3]  ; reset_delay:reset_delay_inst|cont[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 3.413      ;
; 16.521 ; reset_delay:reset_delay_inst|cont[4]  ; reset_delay:reset_delay_inst|cont[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 3.410      ;
; 16.631 ; reset_delay:reset_delay_inst|cont[5]  ; reset_delay:reset_delay_inst|cont[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 3.300      ;
; 16.634 ; reset_delay:reset_delay_inst|cont[6]  ; reset_delay:reset_delay_inst|cont[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 3.297      ;
; 16.747 ; reset_delay:reset_delay_inst|cont[7]  ; reset_delay:reset_delay_inst|cont[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 3.184      ;
; 16.749 ; reset_delay:reset_delay_inst|cont[8]  ; reset_delay:reset_delay_inst|cont[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 3.182      ;
; 16.838 ; LT_SPI:Surf|SPI_address[0]            ; LT_SPI:Surf|Data_Out[2]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 3.098      ;
; 16.838 ; LT_SPI:Surf|SPI_address[0]            ; LT_SPI:Surf|Data_Out[1]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 3.098      ;
; 16.838 ; LT_SPI:Surf|SPI_address[0]            ; LT_SPI:Surf|Data_Out[0]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 3.098      ;
; 16.850 ; LT_SPI:Surf|SPI_address[0]            ; LT_SPI:Surf|SPI_data[6]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 3.081      ;
; 16.850 ; LT_SPI:Surf|SPI_address[0]            ; LT_SPI:Surf|SPI_data[5]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 3.081      ;
; 16.850 ; LT_SPI:Surf|SPI_address[0]            ; LT_SPI:Surf|SPI_data[4]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 3.081      ;
; 16.850 ; LT_SPI:Surf|SPI_address[0]            ; LT_SPI:Surf|SPI_data[3]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 3.081      ;
; 16.850 ; LT_SPI:Surf|SPI_address[0]            ; LT_SPI:Surf|SPI_data[2]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 3.081      ;
; 16.850 ; LT_SPI:Surf|SPI_address[0]            ; LT_SPI:Surf|SPI_data[1]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 3.081      ;
; 16.850 ; LT_SPI:Surf|SPI_address[0]            ; LT_SPI:Surf|SPI_data[0]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 3.081      ;
; 16.866 ; reset_delay:reset_delay_inst|cont[9]  ; reset_delay:reset_delay_inst|cont[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 3.065      ;
; 16.867 ; reset_delay:reset_delay_inst|cont[10] ; reset_delay:reset_delay_inst|cont[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 3.064      ;
; 16.984 ; reset_delay:reset_delay_inst|cont[11] ; reset_delay:reset_delay_inst|cont[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.947      ;
; 16.984 ; reset_delay:reset_delay_inst|cont[12] ; reset_delay:reset_delay_inst|cont[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.947      ;
; 17.067 ; reset_delay:reset_delay_inst|cont[15] ; reset_delay:reset_delay_inst|cont[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.866      ;
; 17.100 ; reset_delay:reset_delay_inst|cont[13] ; reset_delay:reset_delay_inst|cont[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.831      ;
; 17.102 ; reset_delay:reset_delay_inst|cont[14] ; reset_delay:reset_delay_inst|cont[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.831      ;
; 17.142 ; LT_SPI:Surf|SPI_address[2]            ; LT_SPI:Surf|SPI_data[6]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.789      ;
; 17.142 ; LT_SPI:Surf|SPI_address[2]            ; LT_SPI:Surf|SPI_data[5]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.789      ;
; 17.142 ; LT_SPI:Surf|SPI_address[2]            ; LT_SPI:Surf|SPI_data[4]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.789      ;
; 17.142 ; LT_SPI:Surf|SPI_address[2]            ; LT_SPI:Surf|SPI_data[3]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.789      ;
; 17.142 ; LT_SPI:Surf|SPI_address[2]            ; LT_SPI:Surf|SPI_data[2]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.789      ;
; 17.142 ; LT_SPI:Surf|SPI_address[2]            ; LT_SPI:Surf|SPI_data[1]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.789      ;
; 17.142 ; LT_SPI:Surf|SPI_address[2]            ; LT_SPI:Surf|SPI_data[0]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.789      ;
; 17.149 ; LT_SPI:Surf|SPI_address[2]            ; LT_SPI:Surf|Data_Out[2]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 2.787      ;
; 17.149 ; LT_SPI:Surf|SPI_address[2]            ; LT_SPI:Surf|Data_Out[1]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 2.787      ;
; 17.149 ; LT_SPI:Surf|SPI_address[2]            ; LT_SPI:Surf|Data_Out[0]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 2.787      ;
; 17.158 ; reset_delay:reset_delay_inst|cont[2]  ; reset_delay:reset_delay_inst|cont[25] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.773      ;
; 17.183 ; reset_delay:reset_delay_inst|cont[17] ; reset_delay:reset_delay_inst|cont[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.750      ;
; 17.217 ; reset_delay:reset_delay_inst|cont[16] ; reset_delay:reset_delay_inst|cont[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.716      ;
; 17.239 ; reset_delay:reset_delay_inst|cont[1]  ; reset_delay:reset_delay_inst|cont[25] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.692      ;
; 17.242 ; reset_delay:reset_delay_inst|cont[0]  ; reset_delay:reset_delay_inst|cont[25] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.689      ;
; 17.274 ; reset_delay:reset_delay_inst|cont[2]  ; reset_delay:reset_delay_inst|cont[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.657      ;
; 17.276 ; reset_delay:reset_delay_inst|cont[0]  ; reset_delay:reset_delay_inst|cont[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.655      ;
; 17.276 ; reset_delay:reset_delay_inst|cont[4]  ; reset_delay:reset_delay_inst|cont[25] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.655      ;
; 17.279 ; reset_delay:reset_delay_inst|cont[1]  ; reset_delay:reset_delay_inst|cont[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.652      ;
; 17.280 ; reset_delay:reset_delay_inst|cont[2]  ; reset_delay:reset_delay_inst|cont[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.651      ;
; 17.296 ; LT_SPI:Surf|SPI_address[3]            ; LT_SPI:Surf|SPI_data[6]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.635      ;
; 17.296 ; LT_SPI:Surf|SPI_address[3]            ; LT_SPI:Surf|SPI_data[5]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.635      ;
; 17.296 ; LT_SPI:Surf|SPI_address[3]            ; LT_SPI:Surf|SPI_data[4]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.635      ;
; 17.296 ; LT_SPI:Surf|SPI_address[3]            ; LT_SPI:Surf|SPI_data[3]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.635      ;
; 17.296 ; LT_SPI:Surf|SPI_address[3]            ; LT_SPI:Surf|SPI_data[2]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.635      ;
; 17.296 ; LT_SPI:Surf|SPI_address[3]            ; LT_SPI:Surf|SPI_data[1]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.635      ;
; 17.296 ; LT_SPI:Surf|SPI_address[3]            ; LT_SPI:Surf|SPI_data[0]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.635      ;
; 17.303 ; LT_SPI:Surf|SPI_address[3]            ; LT_SPI:Surf|Data_Out[2]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 2.633      ;
; 17.303 ; LT_SPI:Surf|SPI_address[3]            ; LT_SPI:Surf|Data_Out[1]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 2.633      ;
; 17.303 ; LT_SPI:Surf|SPI_address[3]            ; LT_SPI:Surf|Data_Out[0]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 2.633      ;
; 17.332 ; reset_delay:reset_delay_inst|cont[18] ; reset_delay:reset_delay_inst|cont[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.601      ;
; 17.353 ; reset_delay:reset_delay_inst|cont[3]  ; reset_delay:reset_delay_inst|cont[25] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.578      ;
; 17.355 ; reset_delay:reset_delay_inst|cont[1]  ; reset_delay:reset_delay_inst|cont[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.576      ;
; 17.358 ; reset_delay:reset_delay_inst|cont[0]  ; reset_delay:reset_delay_inst|cont[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.573      ;
; 17.387 ; LT_SPI:Surf|SPI_address[0]            ; LT_SPI:Surf|SPI_data[7]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.546      ;
; 17.389 ; reset_delay:reset_delay_inst|cont[6]  ; reset_delay:reset_delay_inst|cont[25] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.542      ;
; 17.390 ; reset_delay:reset_delay_inst|cont[2]  ; reset_delay:reset_delay_inst|cont[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.541      ;
; 17.392 ; reset_delay:reset_delay_inst|cont[0]  ; reset_delay:reset_delay_inst|cont[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.539      ;
; 17.392 ; reset_delay:reset_delay_inst|cont[4]  ; reset_delay:reset_delay_inst|cont[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.539      ;
; 17.394 ; reset_delay:reset_delay_inst|cont[3]  ; reset_delay:reset_delay_inst|cont[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.537      ;
; 17.395 ; reset_delay:reset_delay_inst|cont[1]  ; reset_delay:reset_delay_inst|cont[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.536      ;
; 17.396 ; reset_delay:reset_delay_inst|cont[2]  ; reset_delay:reset_delay_inst|cont[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.535      ;
; 17.398 ; reset_delay:reset_delay_inst|cont[4]  ; reset_delay:reset_delay_inst|cont[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.533      ;
; 17.413 ; reset_delay:reset_delay_inst|cont[21] ; reset_delay:reset_delay_inst|cont[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.520      ;
; 17.430 ; reset_delay:reset_delay_inst|cont[20] ; reset_delay:reset_delay_inst|cont[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.503      ;
; 17.448 ; reset_delay:reset_delay_inst|cont[19] ; reset_delay:reset_delay_inst|cont[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.485      ;
; 17.469 ; reset_delay:reset_delay_inst|cont[3]  ; reset_delay:reset_delay_inst|cont[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.462      ;
; 17.471 ; reset_delay:reset_delay_inst|cont[1]  ; reset_delay:reset_delay_inst|cont[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.460      ;
; 17.472 ; reset_delay:reset_delay_inst|cont[5]  ; reset_delay:reset_delay_inst|cont[25] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.459      ;
; 17.474 ; reset_delay:reset_delay_inst|cont[0]  ; reset_delay:reset_delay_inst|cont[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.457      ;
; 17.486 ; LT_SPI:Surf|SPI_address[1]            ; LT_SPI:Surf|Data_Out[2]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 2.450      ;
; 17.486 ; LT_SPI:Surf|SPI_address[1]            ; LT_SPI:Surf|Data_Out[1]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 2.450      ;
; 17.486 ; LT_SPI:Surf|SPI_address[1]            ; LT_SPI:Surf|Data_Out[0]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 2.450      ;
; 17.498 ; LT_SPI:Surf|SPI_address[1]            ; LT_SPI:Surf|SPI_data[6]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.433      ;
; 17.498 ; LT_SPI:Surf|SPI_address[1]            ; LT_SPI:Surf|SPI_data[5]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.433      ;
; 17.498 ; LT_SPI:Surf|SPI_address[1]            ; LT_SPI:Surf|SPI_data[4]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.433      ;
; 17.498 ; LT_SPI:Surf|SPI_address[1]            ; LT_SPI:Surf|SPI_data[3]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.433      ;
; 17.498 ; LT_SPI:Surf|SPI_address[1]            ; LT_SPI:Surf|SPI_data[2]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.433      ;
; 17.498 ; LT_SPI:Surf|SPI_address[1]            ; LT_SPI:Surf|SPI_data[1]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.433      ;
; 17.498 ; LT_SPI:Surf|SPI_address[1]            ; LT_SPI:Surf|SPI_data[0]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.433      ;
; 17.504 ; reset_delay:reset_delay_inst|cont[8]  ; reset_delay:reset_delay_inst|cont[25] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.427      ;
; 17.505 ; reset_delay:reset_delay_inst|cont[6]  ; reset_delay:reset_delay_inst|cont[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.426      ;
; 17.506 ; reset_delay:reset_delay_inst|cont[2]  ; reset_delay:reset_delay_inst|cont[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.425      ;
; 17.507 ; reset_delay:reset_delay_inst|cont[5]  ; reset_delay:reset_delay_inst|cont[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.424      ;
; 17.508 ; reset_delay:reset_delay_inst|cont[0]  ; reset_delay:reset_delay_inst|cont[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.423      ;
; 17.508 ; reset_delay:reset_delay_inst|cont[4]  ; reset_delay:reset_delay_inst|cont[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.423      ;
; 17.510 ; reset_delay:reset_delay_inst|cont[3]  ; reset_delay:reset_delay_inst|cont[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.421      ;
; 17.511 ; reset_delay:reset_delay_inst|cont[6]  ; reset_delay:reset_delay_inst|cont[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.420      ;
; 17.511 ; reset_delay:reset_delay_inst|cont[1]  ; reset_delay:reset_delay_inst|cont[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.420      ;
; 17.512 ; reset_delay:reset_delay_inst|cont[2]  ; reset_delay:reset_delay_inst|cont[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.419      ;
; 17.514 ; reset_delay:reset_delay_inst|cont[4]  ; reset_delay:reset_delay_inst|cont[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.417      ;
; 17.520 ; LT_SPI:Surf|SPI_address[6]            ; LT_SPI:Surf|SPI_data[6]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.411      ;
; 17.520 ; LT_SPI:Surf|SPI_address[6]            ; LT_SPI:Surf|SPI_data[5]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.411      ;
; 17.520 ; LT_SPI:Surf|SPI_address[6]            ; LT_SPI:Surf|SPI_data[4]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.411      ;
+--------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                      ;
+-------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.358 ; LT_SPI:Surf|SPI_data[7]               ; LT_SPI:Surf|SPI_data[7]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LT_SPI:Surf|SPI_counter[1]            ; LT_SPI:Surf|SPI_counter[1]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LT_SPI:Surf|SPI_state.S_Addr_11       ; LT_SPI:Surf|SPI_state.S_Addr_11       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LT_SPI:Surf|SPI_state.S_Data_11       ; LT_SPI:Surf|SPI_state.S_Data_11       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.361 ; LT_SPI:Surf|SPI_counter[0]            ; LT_SPI:Surf|SPI_counter[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.580      ;
; 0.361 ; reset_delay:reset_delay_inst|cont[0]  ; reset_delay:reset_delay_inst|cont[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.580      ;
; 0.371 ; LT_SPI:Surf|SPI_state.S_Wait          ; LT_SPI:Surf|SPI_state.S_Addr          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.590      ;
; 0.374 ; LT_SPI:Surf|SPI_data[5]               ; LT_SPI:Surf|SPI_data[6]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; LT_SPI:Surf|SPI_data[3]               ; LT_SPI:Surf|SPI_data[4]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.593      ;
; 0.375 ; LT_SPI:Surf|SPI_data[4]               ; LT_SPI:Surf|SPI_data[5]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.594      ;
; 0.382 ; LT_SPI:Surf|SPI_address[5]            ; LT_SPI:Surf|SPI_address[6]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.601      ;
; 0.394 ; LT_SPI:Surf|SPI_data[2]               ; LT_SPI:Surf|SPI_data[3]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.613      ;
; 0.395 ; LT_SPI:Surf|SPI_data[1]               ; LT_SPI:Surf|SPI_data[2]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.614      ;
; 0.412 ; LT_SPI:Surf|SPI_CLK                   ; LT_SPI:Surf|SPI_state.S_Data          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.631      ;
; 0.413 ; LT_SPI:Surf|SPI_CLK                   ; LT_SPI:Surf|SPI_state.S_End           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.632      ;
; 0.417 ; LT_SPI:Surf|SPI_CLK                   ; LT_SPI:Surf|SPI_state.S_Data_11       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.636      ;
; 0.488 ; LT_SPI:Surf|SPI_state.S_Addr_00       ; LT_SPI:Surf|SPI_state.S_Addr_01       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.707      ;
; 0.488 ; LT_SPI:Surf|SPI_state.S_Addr_11       ; LT_SPI:Surf|SPI_state.S_Data          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.707      ;
; 0.489 ; LT_SPI:Surf|SPI_state.S_Data_11       ; LT_SPI:Surf|SPI_state.S_End           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.708      ;
; 0.508 ; LT_SPI:Surf|SPI_state.S_End           ; LT_SPI:Surf|SPI_state.S_Wait          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.727      ;
; 0.525 ; LT_SPI:Surf|SPI_address[2]            ; LT_SPI:Surf|SPI_address[3]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.744      ;
; 0.537 ; LT_SPI:Surf|SPI_address[3]            ; LT_SPI:Surf|SPI_address[4]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.756      ;
; 0.549 ; reset_delay:reset_delay_inst|cont[14] ; reset_delay:reset_delay_inst|cont[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.768      ;
; 0.549 ; reset_delay:reset_delay_inst|cont[13] ; reset_delay:reset_delay_inst|cont[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.768      ;
; 0.549 ; reset_delay:reset_delay_inst|cont[11] ; reset_delay:reset_delay_inst|cont[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.768      ;
; 0.549 ; reset_delay:reset_delay_inst|cont[4]  ; reset_delay:reset_delay_inst|cont[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.768      ;
; 0.550 ; reset_delay:reset_delay_inst|cont[16] ; reset_delay:reset_delay_inst|cont[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.769      ;
; 0.550 ; reset_delay:reset_delay_inst|cont[12] ; reset_delay:reset_delay_inst|cont[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.769      ;
; 0.550 ; reset_delay:reset_delay_inst|cont[9]  ; reset_delay:reset_delay_inst|cont[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.769      ;
; 0.550 ; reset_delay:reset_delay_inst|cont[3]  ; reset_delay:reset_delay_inst|cont[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.769      ;
; 0.551 ; reset_delay:reset_delay_inst|cont[19] ; reset_delay:reset_delay_inst|cont[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.770      ;
; 0.551 ; reset_delay:reset_delay_inst|cont[18] ; reset_delay:reset_delay_inst|cont[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.770      ;
; 0.551 ; reset_delay:reset_delay_inst|cont[10] ; reset_delay:reset_delay_inst|cont[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.770      ;
; 0.551 ; reset_delay:reset_delay_inst|cont[8]  ; reset_delay:reset_delay_inst|cont[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.770      ;
; 0.551 ; reset_delay:reset_delay_inst|cont[6]  ; reset_delay:reset_delay_inst|cont[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.770      ;
; 0.551 ; reset_delay:reset_delay_inst|cont[2]  ; reset_delay:reset_delay_inst|cont[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.770      ;
; 0.553 ; reset_delay:reset_delay_inst|cont[7]  ; reset_delay:reset_delay_inst|cont[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.772      ;
; 0.553 ; reset_delay:reset_delay_inst|cont[5]  ; reset_delay:reset_delay_inst|cont[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.772      ;
; 0.558 ; LT_SPI:Surf|SPI_state.S_Addr          ; LT_SPI:Surf|SPI_counter[1]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.777      ;
; 0.558 ; LT_SPI:Surf|SPI_state.S_Addr          ; LT_SPI:Surf|SPI_counter[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.777      ;
; 0.560 ; LT_SPI:Surf|SPI_state.S_Addr          ; LT_SPI:Surf|SPI_counter[2]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.779      ;
; 0.561 ; reset_delay:reset_delay_inst|cont[24] ; reset_delay:reset_delay_inst|cont[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.780      ;
; 0.561 ; reset_delay:reset_delay_inst|cont[23] ; reset_delay:reset_delay_inst|cont[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.780      ;
; 0.561 ; reset_delay:reset_delay_inst|cont[0]  ; reset_delay:reset_delay_inst|cont[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.780      ;
; 0.563 ; reset_delay:reset_delay_inst|cont[1]  ; reset_delay:reset_delay_inst|cont[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.782      ;
; 0.569 ; reset_delay:reset_delay_inst|cont[20] ; reset_delay:reset_delay_inst|cont[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.788      ;
; 0.572 ; reset_delay:reset_delay_inst|cont[22] ; reset_delay:reset_delay_inst|cont[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.791      ;
; 0.575 ; LT_SPI:Surf|SPI_data[0]               ; LT_SPI:Surf|SPI_data[1]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.794      ;
; 0.578 ; reset_delay:reset_delay_inst|cont[25] ; reset_delay:reset_delay_inst|cont[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.797      ;
; 0.587 ; LT_SPI:Surf|SPI_CS                    ; LT_SPI:Surf|SPI_state.S_Addr_00       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.806      ;
; 0.590 ; LT_SPI:Surf|SPI_CS                    ; LT_SPI:Surf|SPI_state.S_Addr_11       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.809      ;
; 0.593 ; LT_SPI:Surf|SPI_CS                    ; LT_SPI:Surf|SPI_state.S_Addr_01       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.812      ;
; 0.594 ; LT_SPI:Surf|SPI_CS                    ; LT_SPI:Surf|SPI_state.S_Data_01       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.813      ;
; 0.601 ; LT_SPI:Surf|SPI_state.S_Data_00       ; LT_SPI:Surf|SPI_state.S_Data_01       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.820      ;
; 0.630 ; LT_SPI:Surf|SPI_state.S_Addr_01       ; LT_SPI:Surf|SPI_state.S_Addr_11       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.849      ;
; 0.631 ; LT_SPI:Surf|SPI_counter[0]            ; LT_SPI:Surf|SPI_counter[1]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.850      ;
; 0.633 ; LT_SPI:Surf|SPI_CLK                   ; LT_SPI:Surf|SPI_state.S_Addr_01       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.852      ;
; 0.634 ; LT_SPI:Surf|SPI_CLK                   ; LT_SPI:Surf|SPI_state.S_Data_01       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.853      ;
; 0.648 ; LT_SPI:Surf|SPI_CLK                   ; LT_SPI:Surf|SPI_state.S_Addr_11       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.867      ;
; 0.655 ; LT_SPI:Surf|SPI_address[1]            ; LT_SPI:Surf|SPI_address[2]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.874      ;
; 0.656 ; LT_SPI:Surf|SPI_state.S_Data          ; LT_SPI:Surf|SPI_state.S_Data_00       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.875      ;
; 0.661 ; LT_SPI:Surf|SPI_state.S_Data          ; LT_SPI:Surf|SPI_counter[1]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.880      ;
; 0.671 ; LT_SPI:Surf|SPI_address[6]            ; LT_SPI:Surf|SPI_address[7]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.890      ;
; 0.683 ; LT_SPI:Surf|SPI_CLK0                  ; LT_SPI:Surf|SPI_CLK                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.902      ;
; 0.686 ; LT_SPI:Surf|SPI_state.S_Data          ; LT_SPI:Surf|SPI_counter[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.905      ;
; 0.688 ; LT_SPI:Surf|SPI_state.S_Data          ; LT_SPI:Surf|SPI_counter[2]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.907      ;
; 0.693 ; reset_delay:reset_delay_inst|cont[17] ; reset_delay:reset_delay_inst|cont[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.912      ;
; 0.694 ; reset_delay:reset_delay_inst|cont[15] ; reset_delay:reset_delay_inst|cont[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.913      ;
; 0.695 ; reset_delay:reset_delay_inst|cont[21] ; reset_delay:reset_delay_inst|cont[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.914      ;
; 0.701 ; LT_SPI:Surf|SPI_address[4]            ; LT_SPI:Surf|SPI_address[5]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.920      ;
; 0.711 ; LT_SPI:Surf|SPI_CLK                   ; LT_SPI:Surf|SPI_state.S_Data_00       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.930      ;
; 0.750 ; LT_SPI:Surf|SPI_state.S_Data_01       ; LT_SPI:Surf|SPI_data[7]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.969      ;
; 0.764 ; LT_SPI:Surf|SPI_CS                    ; LT_SPI:Surf|SPI_state.S_Addr          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.983      ;
; 0.765 ; LT_SPI:Surf|SPI_CS                    ; LT_SPI:Surf|SPI_state.S_Wait          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.984      ;
; 0.776 ; LT_SPI:Surf|SPI_data[6]               ; LT_SPI:Surf|SPI_data[7]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 0.997      ;
; 0.777 ; LT_SPI:Surf|SPI_data[1]               ; LT_SPI:Surf|Data_Out[1]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 1.001      ;
; 0.778 ; LT_SPI:Surf|SPI_state.S_Data_01       ; LT_SPI:Surf|SPI_state.S_Data_11       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.997      ;
; 0.780 ; LT_SPI:Surf|SPI_state.S_Data_11       ; LT_SPI:Surf|SPI_state.S_Data_00       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.999      ;
; 0.802 ; LT_SPI:Surf|SPI_CS                    ; LT_SPI:Surf|SPI_state.S_Data_11       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.021      ;
; 0.803 ; LT_SPI:Surf|SPI_state.S_Addr          ; LT_SPI:Surf|SPI_state.S_Addr_00       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.022      ;
; 0.806 ; LT_SPI:Surf|SPI_CS                    ; LT_SPI:Surf|SPI_state.S_Data_00       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.025      ;
; 0.823 ; reset_delay:reset_delay_inst|cont[14] ; reset_delay:reset_delay_inst|cont[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.042      ;
; 0.824 ; reset_delay:reset_delay_inst|cont[12] ; reset_delay:reset_delay_inst|cont[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.043      ;
; 0.824 ; reset_delay:reset_delay_inst|cont[4]  ; reset_delay:reset_delay_inst|cont[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.043      ;
; 0.824 ; reset_delay:reset_delay_inst|cont[16] ; reset_delay:reset_delay_inst|cont[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.043      ;
; 0.825 ; reset_delay:reset_delay_inst|cont[10] ; reset_delay:reset_delay_inst|cont[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.044      ;
; 0.825 ; reset_delay:reset_delay_inst|cont[8]  ; reset_delay:reset_delay_inst|cont[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.044      ;
; 0.825 ; reset_delay:reset_delay_inst|cont[2]  ; reset_delay:reset_delay_inst|cont[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.044      ;
; 0.825 ; reset_delay:reset_delay_inst|cont[18] ; reset_delay:reset_delay_inst|cont[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.044      ;
; 0.825 ; reset_delay:reset_delay_inst|cont[6]  ; reset_delay:reset_delay_inst|cont[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.044      ;
; 0.826 ; LT_SPI:Surf|SPI_data[0]               ; LT_SPI:Surf|Data_Out[0]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 1.050      ;
; 0.828 ; LT_SPI:Surf|SPI_data[2]               ; LT_SPI:Surf|Data_Out[2]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 1.052      ;
; 0.835 ; reset_delay:reset_delay_inst|cont[24] ; reset_delay:reset_delay_inst|cont[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.054      ;
; 0.837 ; reset_delay:reset_delay_inst|cont[11] ; reset_delay:reset_delay_inst|cont[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.056      ;
; 0.837 ; reset_delay:reset_delay_inst|cont[1]  ; reset_delay:reset_delay_inst|cont[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.056      ;
; 0.838 ; reset_delay:reset_delay_inst|cont[3]  ; reset_delay:reset_delay_inst|cont[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.057      ;
; 0.838 ; reset_delay:reset_delay_inst|cont[9]  ; reset_delay:reset_delay_inst|cont[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.057      ;
; 0.839 ; reset_delay:reset_delay_inst|cont[13] ; reset_delay:reset_delay_inst|cont[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 1.056      ;
; 0.839 ; reset_delay:reset_delay_inst|cont[19] ; reset_delay:reset_delay_inst|cont[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.058      ;
; 0.839 ; reset_delay:reset_delay_inst|cont[11] ; reset_delay:reset_delay_inst|cont[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.058      ;
+-------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                           ; To Node                                                                                                                                                                                             ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.358 ; sdram_control:sdram_control_inst|command:u_command|CM_ACK                                                                                                                           ; sdram_control:sdram_control_inst|command:u_command|CM_ACK                                                                                                                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|command:u_command|REF_ACK                                                                                                                          ; sdram_control:sdram_control_inst|command:u_command|REF_ACK                                                                                                                                          ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|REF_REQ                                                                                                      ; sdram_control:sdram_control_inst|control_interface:u_control_interface|REF_REQ                                                                                                                      ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|Write                                                                                                                                              ; sdram_control:sdram_control_inst|Write                                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|mWR_DONE                                                                                                                                           ; sdram_control:sdram_control_inst|mWR_DONE                                                                                                                                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[0]                                                                                                ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[0]                                                                                                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; sdram_control:sdram_control_inst|command:u_command|oe4                                                                                                                              ; sdram_control:sdram_control_inst|command:u_command|oe4                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sdram_control:sdram_control_inst|command:u_command|do_rw                                                                                                                            ; sdram_control:sdram_control_inst|command:u_command|do_rw                                                                                                                                            ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sdram_control:sdram_control_inst|command:u_command|ex_write                                                                                                                         ; sdram_control:sdram_control_inst|command:u_command|ex_write                                                                                                                                         ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sdram_control:sdram_control_inst|command:u_command|ex_read                                                                                                                          ; sdram_control:sdram_control_inst|command:u_command|ex_read                                                                                                                                          ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sdram_control:sdram_control_inst|ST[0]                                                                                                                                              ; sdram_control:sdram_control_inst|ST[0]                                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sdram_control:sdram_control_inst|Read                                                                                                                                               ; sdram_control:sdram_control_inst|Read                                                                                                                                                               ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sdram_control:sdram_control_inst|OUT_VALID                                                                                                                                          ; sdram_control:sdram_control_inst|OUT_VALID                                                                                                                                                          ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sdram_control:sdram_control_inst|mRD_DONE                                                                                                                                           ; sdram_control:sdram_control_inst|mRD_DONE                                                                                                                                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sdram_control:sdram_control_inst|RD_MASK[0]                                                                                                                                         ; sdram_control:sdram_control_inst|RD_MASK[0]                                                                                                                                                         ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sdram_control:sdram_control_inst|mWR                                                                                                                                                ; sdram_control:sdram_control_inst|mWR                                                                                                                                                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sdram_control:sdram_control_inst|IN_REQ                                                                                                                                             ; sdram_control:sdram_control_inst|IN_REQ                                                                                                                                                             ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.361 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|CMD_ACK                                                                                                      ; sdram_control:sdram_control_inst|control_interface:u_control_interface|CMD_ACK                                                                                                                      ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.580      ;
; 0.362 ; sdram_control:sdram_control_inst|command:u_command|do_load_mode                                                                                                                     ; sdram_control:sdram_control_inst|command:u_command|do_load_mode                                                                                                                                     ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.580      ;
; 0.362 ; sdram_control:sdram_control_inst|command:u_command|do_precharge                                                                                                                     ; sdram_control:sdram_control_inst|command:u_command|do_precharge                                                                                                                                     ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.580      ;
; 0.372 ; sdram_control:sdram_control_inst|command:u_command|SA[3]                                                                                                                            ; sdram_control:sdram_control_inst|SA[3]                                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.591      ;
; 0.373 ; sdram_control:sdram_control_inst|command:u_command|SA[4]                                                                                                                            ; sdram_control:sdram_control_inst|SA[4]                                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sdram_control:sdram_control_inst|command:u_command|SA[1]                                                                                                                            ; sdram_control:sdram_control_inst|SA[1]                                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.374 ; sdram_control:sdram_control_inst|mADDR[18]                                                                                                                                          ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[18]                                                                                                                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sdram_control:sdram_control_inst|command:u_command|SA[0]                                                                                                                            ; sdram_control:sdram_control_inst|SA[0]                                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sdram_control:sdram_control_inst|command:u_command|WE_N                                                                                                                             ; sdram_control:sdram_control_inst|WE_N                                                                                                                                                               ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sdram_control:sdram_control_inst|command:u_command|SA[10]                                                                                                                           ; sdram_control:sdram_control_inst|SA[10]                                                                                                                                                             ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[5]                                                                                                     ; sdram_control:sdram_control_inst|command:u_command|SA[5]                                                                                                                                            ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[4]                                                                                                     ; sdram_control:sdram_control_inst|command:u_command|SA[4]                                                                                                                                            ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[11]                                                                                                    ; sdram_control:sdram_control_inst|command:u_command|SA[2]                                                                                                                                            ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sdram_control:sdram_control_inst|mADDR[2]                                                                                                                                           ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[2]                                                                                                                     ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sdram_control:sdram_control_inst|command:u_command|rw_shift[0]                                                                                                                      ; sdram_control:sdram_control_inst|command:u_command|do_rw                                                                                                                                            ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.592      ;
; 0.375 ; sdram_control:sdram_control_inst|command:u_command|SA[8]                                                                                                                            ; sdram_control:sdram_control_inst|SA[8]                                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sdram_control:sdram_control_inst|command:u_command|SA[6]                                                                                                                            ; sdram_control:sdram_control_inst|SA[6]                                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sdram_control:sdram_control_inst|command:u_command|RAS_N                                                                                                                            ; sdram_control:sdram_control_inst|RAS_N                                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sdram_control:sdram_control_inst|command:u_command|CAS_N                                                                                                                            ; sdram_control:sdram_control_inst|CAS_N                                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sdram_control:sdram_control_inst|command:u_command|rw_shift[1]                                                                                                                      ; sdram_control:sdram_control_inst|command:u_command|rw_shift[0]                                                                                                                                      ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sdram_control:sdram_control_inst|mADDR[4]                                                                                                                                           ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[4]                                                                                                                     ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sdram_control:sdram_control_inst|command:u_command|SA[2]                                                                                                                            ; sdram_control:sdram_control_inst|SA[2]                                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[1]                                                                                                     ; sdram_control:sdram_control_inst|command:u_command|SA[1]                                                                                                                                            ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.377 ; sdram_control:sdram_control_inst|CMD[0]                                                                                                                                             ; sdram_control:sdram_control_inst|control_interface:u_control_interface|WRITEA                                                                                                                       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.596      ;
; 0.381 ; sdram_control:sdram_control_inst|CMD[0]                                                                                                                                             ; sdram_control:sdram_control_inst|control_interface:u_control_interface|READA                                                                                                                        ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.600      ;
; 0.384 ; sdram_control:sdram_control_inst|rRD1_ADDR[23]                                                                                                                                      ; sdram_control:sdram_control_inst|rRD1_ADDR[23]                                                                                                                                                      ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.617      ;
; 0.385 ; sdram_control:sdram_control_inst|command:u_command|REF_ACK                                                                                                                          ; sdram_control:sdram_control_inst|control_interface:u_control_interface|REF_REQ                                                                                                                      ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.604      ;
; 0.388 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.317      ; 0.892      ;
; 0.389 ; sdram_control:sdram_control_inst|rRD1_ADDR[8]                                                                                                                                       ; sdram_control:sdram_control_inst|mADDR[8]                                                                                                                                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.607      ;
; 0.390 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.317      ; 0.894      ;
; 0.391 ; sdram_control:sdram_control_inst|rRD1_ADDR[9]                                                                                                                                       ; sdram_control:sdram_control_inst|mADDR[9]                                                                                                                                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.609      ;
; 0.392 ; sdram_control:sdram_control_inst|rRD1_ADDR[11]                                                                                                                                      ; sdram_control:sdram_control_inst|mADDR[11]                                                                                                                                                          ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.610      ;
; 0.394 ; sdram_control:sdram_control_inst|Read                                                                                                                                               ; sdram_control:sdram_control_inst|DQM[1]                                                                                                                                                             ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.612      ;
; 0.396 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8        ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.615      ;
; 0.398 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|REF_REQ                                                                                                      ; sdram_control:sdram_control_inst|command:u_command|CM_ACK                                                                                                                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.617      ;
; 0.400 ; sdram_control:sdram_control_inst|Pre_RD                                                                                                                                             ; sdram_control:sdram_control_inst|CMD[0]                                                                                                                                                             ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.619      ;
; 0.400 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.317      ; 0.904      ;
; 0.401 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|REF_REQ                                                                                                      ; sdram_control:sdram_control_inst|command:u_command|REF_ACK                                                                                                                                          ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.620      ;
; 0.403 ; sdram_control:sdram_control_inst|rRD1_ADDR[7]                                                                                                                                       ; sdram_control:sdram_control_inst|mADDR[7]                                                                                                                                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.621      ;
; 0.403 ; sdram_control:sdram_control_inst|Pre_RD                                                                                                                                             ; sdram_control:sdram_control_inst|CMD[1]                                                                                                                                                             ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.622      ;
; 0.405 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.317      ; 0.909      ;
; 0.405 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.317      ; 0.909      ;
; 0.405 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.624      ;
; 0.409 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.628      ;
; 0.411 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.630      ;
; 0.414 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.633      ;
; 0.415 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.634      ;
; 0.424 ; sdram_control:sdram_control_inst|command:u_command|do_writea                                                                                                                        ; sdram_control:sdram_control_inst|command:u_command|SA[9]                                                                                                                                            ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.642      ;
; 0.426 ; sdram_control:sdram_control_inst|command:u_command|do_writea                                                                                                                        ; sdram_control:sdram_control_inst|command:u_command|SA[11]                                                                                                                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.644      ;
; 0.429 ; sdram_control:sdram_control_inst|command:u_command|command_done                                                                                                                     ; sdram_control:sdram_control_inst|command:u_command|do_precharge                                                                                                                                     ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.647      ;
; 0.434 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]        ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.317      ; 0.938      ;
; 0.436 ; sdram_control:sdram_control_inst|command:u_command|command_delay[0]                                                                                                                 ; sdram_control:sdram_control_inst|command:u_command|command_done                                                                                                                                     ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.654      ;
; 0.474 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                        ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.693      ;
; 0.479 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[23]                                                                                                    ; sdram_control:sdram_control_inst|command:u_command|BA[1]                                                                                                                                            ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.697      ;
; 0.479 ; sdram_control:sdram_control_inst|command:u_command|SA[7]                                                                                                                            ; sdram_control:sdram_control_inst|SA[7]                                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.698      ;
; 0.480 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[22]                                                                                                    ; sdram_control:sdram_control_inst|command:u_command|BA[0]                                                                                                                                            ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.698      ;
; 0.481 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[6]                                                                                                     ; sdram_control:sdram_control_inst|command:u_command|SA[6]                                                                                                                                            ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.699      ;
; 0.482 ; sdram_control:sdram_control_inst|command:u_command|command_delay[7]                                                                                                                 ; sdram_control:sdram_control_inst|command:u_command|command_delay[6]                                                                                                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.700      ;
; 0.482 ; sdram_control:sdram_control_inst|command:u_command|command_delay[2]                                                                                                                 ; sdram_control:sdram_control_inst|command:u_command|command_delay[1]                                                                                                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.700      ;
; 0.485 ; sdram_control:sdram_control_inst|CMD[1]                                                                                                                                             ; sdram_control:sdram_control_inst|control_interface:u_control_interface|READA                                                                                                                        ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.704      ;
; 0.487 ; sdram_control:sdram_control_inst|command:u_command|oe4                                                                                                                              ; sdram_control:sdram_control_inst|command:u_command|OE                                                                                                                                               ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.705      ;
; 0.488 ; sdram_control:sdram_control_inst|CMD[1]                                                                                                                                             ; sdram_control:sdram_control_inst|control_interface:u_control_interface|WRITEA                                                                                                                       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.707      ;
; 0.493 ; sdram_control:sdram_control_inst|command:u_command|CS_N                                                                                                                             ; sdram_control:sdram_control_inst|CKE                                                                                                                                                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.711      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                 ;
+-------+--------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                                      ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.376 ; mtl_controller:mtl_controller_inst|mhd           ; mtl_controller:mtl_controller_inst|oHD                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.594      ;
; 0.481 ; mtl_controller:mtl_controller_inst|y_cnt[2]      ; mtl_controller:mtl_controller_inst|mvd                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.130      ; 0.768      ;
; 0.555 ; mtl_controller:mtl_controller_inst|y_cnt[7]      ; mtl_controller:mtl_controller_inst|y_cnt[7]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.788      ;
; 0.555 ; mtl_controller:mtl_controller_inst|y_cnt[1]      ; mtl_controller:mtl_controller_inst|y_cnt[1]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.788      ;
; 0.555 ; mtl_controller:mtl_controller_inst|x_cnt[1]      ; mtl_controller:mtl_controller_inst|x_cnt[1]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.788      ;
; 0.558 ; mtl_controller:mtl_controller_inst|y_cnt[5]      ; mtl_controller:mtl_controller_inst|y_cnt[5]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.791      ;
; 0.559 ; mtl_controller:mtl_controller_inst|y_cnt[8]      ; mtl_controller:mtl_controller_inst|y_cnt[8]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.792      ;
; 0.560 ; mtl_controller:mtl_controller_inst|y_cnt[6]      ; mtl_controller:mtl_controller_inst|y_cnt[6]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.793      ;
; 0.560 ; mtl_controller:mtl_controller_inst|y_cnt[4]      ; mtl_controller:mtl_controller_inst|y_cnt[4]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.793      ;
; 0.566 ; mtl_controller:mtl_controller_inst|x_cnt[4]      ; mtl_controller:mtl_controller_inst|x_cnt[4]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.799      ;
; 0.568 ; mtl_controller:mtl_controller_inst|x_cnt[3]      ; mtl_controller:mtl_controller_inst|x_cnt[3]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.801      ;
; 0.585 ; mtl_controller:mtl_controller_inst|x_cnt[7]      ; mtl_controller:mtl_controller_inst|x_cnt[7]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.818      ;
; 0.710 ; mtl_controller:mtl_controller_inst|y_cnt[3]      ; mtl_controller:mtl_controller_inst|mvd                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.130      ; 0.997      ;
; 0.821 ; mtl_controller:mtl_controller_inst|y_cnt[2]      ; mtl_controller:mtl_controller_inst|y_cnt[0]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 1.083      ;
; 0.830 ; mtl_controller:mtl_controller_inst|y_cnt[7]      ; mtl_controller:mtl_controller_inst|y_cnt[8]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.063      ;
; 0.832 ; mtl_controller:mtl_controller_inst|y_cnt[5]      ; mtl_controller:mtl_controller_inst|y_cnt[6]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.065      ;
; 0.843 ; mtl_controller:mtl_controller_inst|x_cnt[3]      ; mtl_controller:mtl_controller_inst|x_cnt[4]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.076      ;
; 0.847 ; mtl_controller:mtl_controller_inst|y_cnt[6]      ; mtl_controller:mtl_controller_inst|y_cnt[7]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.080      ;
; 0.847 ; mtl_controller:mtl_controller_inst|y_cnt[0]      ; mtl_controller:mtl_controller_inst|y_cnt[1]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.080      ;
; 0.847 ; mtl_controller:mtl_controller_inst|y_cnt[4]      ; mtl_controller:mtl_controller_inst|y_cnt[5]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.080      ;
; 0.849 ; mtl_controller:mtl_controller_inst|y_cnt[6]      ; mtl_controller:mtl_controller_inst|y_cnt[8]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.082      ;
; 0.849 ; mtl_controller:mtl_controller_inst|y_cnt[4]      ; mtl_controller:mtl_controller_inst|y_cnt[6]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.082      ;
; 0.874 ; mtl_controller:mtl_controller_inst|mvd           ; mtl_controller:mtl_controller_inst|oVD                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.315     ; 0.716      ;
; 0.897 ; mtl_controller:mtl_controller_inst|x_cnt[2]      ; mtl_controller:mtl_controller_inst|x_cnt[3]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 1.485      ;
; 0.899 ; mtl_controller:mtl_controller_inst|x_cnt[2]      ; mtl_controller:mtl_controller_inst|x_cnt[4]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 1.487      ;
; 0.902 ; mtl_controller:mtl_controller_inst|x_cnt[6]      ; mtl_controller:mtl_controller_inst|x_cnt[7]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 1.490      ;
; 0.909 ; mtl_controller:mtl_controller_inst|x_cnt[8]      ; mtl_controller:mtl_controller_inst|x_cnt[10]                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.127      ;
; 0.931 ; mtl_controller:mtl_controller_inst|y_cnt[9]      ; mtl_controller:mtl_controller_inst|mvd                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.130      ; 1.218      ;
; 0.939 ; mtl_controller:mtl_controller_inst|x_cnt[1]      ; mtl_controller:mtl_controller_inst|x_cnt[3]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.172      ;
; 0.941 ; mtl_controller:mtl_controller_inst|x_cnt[1]      ; mtl_controller:mtl_controller_inst|x_cnt[4]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.174      ;
; 0.942 ; mtl_controller:mtl_controller_inst|y_cnt[1]      ; mtl_controller:mtl_controller_inst|y_cnt[4]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.175      ;
; 0.942 ; mtl_controller:mtl_controller_inst|y_cnt[5]      ; mtl_controller:mtl_controller_inst|y_cnt[7]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.175      ;
; 0.944 ; mtl_controller:mtl_controller_inst|y_cnt[5]      ; mtl_controller:mtl_controller_inst|y_cnt[8]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.177      ;
; 0.955 ; mtl_controller:mtl_controller_inst|x_cnt[9]      ; mtl_controller:mtl_controller_inst|Color_block:Beta|position ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.174      ;
; 0.955 ; mtl_controller:mtl_controller_inst|y_cnt[3]      ; mtl_controller:mtl_controller_inst|y_cnt[4]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 1.217      ;
; 0.959 ; mtl_controller:mtl_controller_inst|y_cnt[4]      ; mtl_controller:mtl_controller_inst|y_cnt[7]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.192      ;
; 0.961 ; mtl_controller:mtl_controller_inst|y_cnt[0]      ; mtl_controller:mtl_controller_inst|y_cnt[4]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.194      ;
; 0.961 ; mtl_controller:mtl_controller_inst|y_cnt[4]      ; mtl_controller:mtl_controller_inst|y_cnt[8]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.194      ;
; 0.965 ; mtl_controller:mtl_controller_inst|x_cnt[4]      ; mtl_controller:mtl_controller_inst|x_cnt[7]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.198      ;
; 0.990 ; mtl_controller:mtl_controller_inst|y_cnt[2]      ; mtl_controller:mtl_controller_inst|y_cnt[4]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 1.252      ;
; 0.992 ; mtl_controller:mtl_controller_inst|x_cnt[5]      ; mtl_controller:mtl_controller_inst|x_cnt[7]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 1.580      ;
; 0.996 ; mtl_controller:mtl_controller_inst|y_cnt[3]      ; mtl_controller:mtl_controller_inst|y_cnt[0]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 1.258      ;
; 0.997 ; mtl_controller:mtl_controller_inst|y_cnt[0]      ; mtl_controller:mtl_controller_inst|y_cnt[0]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.230      ;
; 1.052 ; mtl_controller:mtl_controller_inst|y_cnt[1]      ; mtl_controller:mtl_controller_inst|y_cnt[5]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.285      ;
; 1.054 ; mtl_controller:mtl_controller_inst|y_cnt[1]      ; mtl_controller:mtl_controller_inst|y_cnt[6]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.287      ;
; 1.065 ; mtl_controller:mtl_controller_inst|x_cnt[3]      ; mtl_controller:mtl_controller_inst|x_cnt[7]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.298      ;
; 1.065 ; mtl_controller:mtl_controller_inst|y_cnt[3]      ; mtl_controller:mtl_controller_inst|y_cnt[5]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 1.327      ;
; 1.067 ; mtl_controller:mtl_controller_inst|y_cnt[3]      ; mtl_controller:mtl_controller_inst|y_cnt[6]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 1.329      ;
; 1.071 ; mtl_controller:mtl_controller_inst|y_cnt[0]      ; mtl_controller:mtl_controller_inst|y_cnt[5]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.304      ;
; 1.073 ; mtl_controller:mtl_controller_inst|y_cnt[0]      ; mtl_controller:mtl_controller_inst|y_cnt[6]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.306      ;
; 1.100 ; mtl_controller:mtl_controller_inst|y_cnt[2]      ; mtl_controller:mtl_controller_inst|y_cnt[5]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 1.362      ;
; 1.102 ; mtl_controller:mtl_controller_inst|y_cnt[2]      ; mtl_controller:mtl_controller_inst|y_cnt[6]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 1.364      ;
; 1.104 ; mtl_controller:mtl_controller_inst|y_cnt[2]      ; mtl_controller:mtl_controller_inst|y_cnt[2]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.335      ;
; 1.107 ; mtl_controller:mtl_controller_inst|y_cnt[2]      ; mtl_controller:mtl_controller_inst|y_cnt[3]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.338      ;
; 1.121 ; mtl_controller:mtl_controller_inst|x_cnt[2]      ; mtl_controller:mtl_controller_inst|x_cnt[7]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 1.709      ;
; 1.138 ; mtl_controller:mtl_controller_inst|y_cnt[3]      ; mtl_controller:mtl_controller_inst|y_cnt[3]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.369      ;
; 1.142 ; mtl_controller:mtl_controller_inst|read_red[6]   ; mtl_controller:mtl_controller_inst|oLCD_R[5]                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.292     ; 1.007      ;
; 1.142 ; mtl_controller:mtl_controller_inst|read_red[6]   ; mtl_controller:mtl_controller_inst|oLCD_R[4]                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.292     ; 1.007      ;
; 1.143 ; mtl_controller:mtl_controller_inst|read_red[6]   ; mtl_controller:mtl_controller_inst|oLCD_R[6]                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.292     ; 1.008      ;
; 1.145 ; mtl_controller:mtl_controller_inst|read_red[6]   ; mtl_controller:mtl_controller_inst|oLCD_R[2]                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.292     ; 1.010      ;
; 1.162 ; mtl_controller:mtl_controller_inst|read_blue[7]  ; mtl_controller:mtl_controller_inst|oLCD_B[7]                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.292     ; 1.027      ;
; 1.162 ; mtl_controller:mtl_controller_inst|read_blue[7]  ; mtl_controller:mtl_controller_inst|oLCD_B[3]                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.292     ; 1.027      ;
; 1.162 ; mtl_controller:mtl_controller_inst|read_blue[7]  ; mtl_controller:mtl_controller_inst|oLCD_B[1]                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.292     ; 1.027      ;
; 1.162 ; mtl_controller:mtl_controller_inst|read_blue[7]  ; mtl_controller:mtl_controller_inst|oLCD_B[0]                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.292     ; 1.027      ;
; 1.163 ; mtl_controller:mtl_controller_inst|x_cnt[1]      ; mtl_controller:mtl_controller_inst|x_cnt[7]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.396      ;
; 1.164 ; mtl_controller:mtl_controller_inst|y_cnt[1]      ; mtl_controller:mtl_controller_inst|y_cnt[7]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.397      ;
; 1.165 ; mtl_controller:mtl_controller_inst|read_red[7]   ; mtl_controller:mtl_controller_inst|oLCD_R[1]                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.292     ; 1.030      ;
; 1.166 ; mtl_controller:mtl_controller_inst|read_red[7]   ; mtl_controller:mtl_controller_inst|oLCD_R[7]                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.292     ; 1.031      ;
; 1.166 ; mtl_controller:mtl_controller_inst|read_red[7]   ; mtl_controller:mtl_controller_inst|oLCD_R[3]                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.292     ; 1.031      ;
; 1.166 ; mtl_controller:mtl_controller_inst|y_cnt[1]      ; mtl_controller:mtl_controller_inst|y_cnt[8]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.399      ;
; 1.167 ; mtl_controller:mtl_controller_inst|read_red[7]   ; mtl_controller:mtl_controller_inst|oLCD_R[0]                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.292     ; 1.032      ;
; 1.171 ; mtl_controller:mtl_controller_inst|read_blue[6]  ; mtl_controller:mtl_controller_inst|oLCD_B[6]                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.292     ; 1.036      ;
; 1.172 ; mtl_controller:mtl_controller_inst|read_blue[6]  ; mtl_controller:mtl_controller_inst|oLCD_B[4]                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.292     ; 1.037      ;
; 1.173 ; mtl_controller:mtl_controller_inst|x_cnt[8]      ; mtl_controller:mtl_controller_inst|mhd                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.391      ;
; 1.175 ; mtl_controller:mtl_controller_inst|read_blue[6]  ; mtl_controller:mtl_controller_inst|oLCD_B[5]                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.292     ; 1.040      ;
; 1.175 ; mtl_controller:mtl_controller_inst|read_blue[6]  ; mtl_controller:mtl_controller_inst|oLCD_B[2]                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.292     ; 1.040      ;
; 1.177 ; mtl_controller:mtl_controller_inst|y_cnt[3]      ; mtl_controller:mtl_controller_inst|y_cnt[7]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 1.439      ;
; 1.178 ; mtl_controller:mtl_controller_inst|x_cnt[10]     ; mtl_controller:mtl_controller_inst|Color_block:Beta|position ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.397      ;
; 1.179 ; mtl_controller:mtl_controller_inst|y_cnt[3]      ; mtl_controller:mtl_controller_inst|y_cnt[8]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 1.441      ;
; 1.183 ; mtl_controller:mtl_controller_inst|y_cnt[0]      ; mtl_controller:mtl_controller_inst|y_cnt[7]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.416      ;
; 1.185 ; mtl_controller:mtl_controller_inst|y_cnt[0]      ; mtl_controller:mtl_controller_inst|y_cnt[8]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.418      ;
; 1.195 ; mtl_controller:mtl_controller_inst|read_green[7] ; mtl_controller:mtl_controller_inst|oLCD_G[6]                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 1.454      ;
; 1.195 ; mtl_controller:mtl_controller_inst|read_green[7] ; mtl_controller:mtl_controller_inst|oLCD_G[5]                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 1.454      ;
; 1.195 ; mtl_controller:mtl_controller_inst|read_green[7] ; mtl_controller:mtl_controller_inst|oLCD_G[2]                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 1.454      ;
; 1.195 ; mtl_controller:mtl_controller_inst|read_green[7] ; mtl_controller:mtl_controller_inst|oLCD_G[0]                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 1.454      ;
; 1.204 ; mtl_controller:mtl_controller_inst|y_cnt[9]      ; mtl_controller:mtl_controller_inst|y_cnt[0]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 1.466      ;
; 1.205 ; mtl_controller:mtl_controller_inst|y_cnt[2]      ; mtl_controller:mtl_controller_inst|y_cnt[9]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.436      ;
; 1.212 ; mtl_controller:mtl_controller_inst|y_cnt[2]      ; mtl_controller:mtl_controller_inst|y_cnt[7]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 1.474      ;
; 1.214 ; mtl_controller:mtl_controller_inst|y_cnt[2]      ; mtl_controller:mtl_controller_inst|y_cnt[8]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 1.476      ;
; 1.238 ; mtl_controller:mtl_controller_inst|x_cnt[9]      ; mtl_controller:mtl_controller_inst|x_cnt[10]                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.456      ;
; 1.279 ; mtl_controller:mtl_controller_inst|y_cnt[3]      ; mtl_controller:mtl_controller_inst|y_cnt[2]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.510      ;
; 1.351 ; mtl_controller:mtl_controller_inst|x_cnt[6]      ; mtl_controller:mtl_controller_inst|x_cnt[10]                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.569      ;
; 1.372 ; LT_SPI:Surf|Data_Out[2]                          ; mtl_controller:mtl_controller_inst|Color_block:Beta|red[0]   ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.997     ; 0.621      ;
; 1.380 ; mtl_controller:mtl_controller_inst|y_cnt[3]      ; mtl_controller:mtl_controller_inst|y_cnt[9]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.611      ;
; 1.382 ; LT_SPI:Surf|Data_Out[0]                          ; mtl_controller:mtl_controller_inst|Color_block:Beta|blue[3]  ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.997     ; 0.631      ;
; 1.382 ; LT_SPI:Surf|Data_Out[0]                          ; mtl_controller:mtl_controller_inst|Color_block:Beta|red[2]   ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.997     ; 0.631      ;
; 1.383 ; LT_SPI:Surf|Data_Out[0]                          ; mtl_controller:mtl_controller_inst|Color_block:Beta|green[0] ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.997     ; 0.632      ;
; 1.384 ; LT_SPI:Surf|Data_Out[0]                          ; mtl_controller:mtl_controller_inst|Color_block:Beta|blue[4]  ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.997     ; 0.633      ;
; 1.389 ; mtl_controller:mtl_controller_inst|y_cnt[1]      ; mtl_controller:mtl_controller_inst|y_cnt[3]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.591      ;
; 1.390 ; mtl_controller:mtl_controller_inst|read_green[7] ; mtl_controller:mtl_controller_inst|oLCD_G[7]                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.290     ; 1.257      ;
+-------+--------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                       ;
+--------+---------------------------------------+----------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                      ; Launch Clock ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+----------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; -2.760 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_G[7] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.868     ; 1.453      ;
; -2.760 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_G[4] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.868     ; 1.453      ;
; -2.760 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_G[3] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.868     ; 1.453      ;
; -2.760 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_G[1] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.868     ; 1.453      ;
; -2.760 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oVD       ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.868     ; 1.453      ;
; -2.760 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oHD       ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.868     ; 1.453      ;
; -2.760 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|mhd       ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.868     ; 1.453      ;
; -2.760 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|x_cnt[5]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.868     ; 1.453      ;
; -2.760 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|x_cnt[10] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.868     ; 1.453      ;
; -2.760 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|x_cnt[9]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.868     ; 1.453      ;
; -2.760 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|x_cnt[8]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.868     ; 1.453      ;
; -2.760 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|x_cnt[6]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.868     ; 1.453      ;
; -2.760 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|x_cnt[2]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.868     ; 1.453      ;
; -2.750 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_B[7] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.870     ; 1.441      ;
; -2.750 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_B[6] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.870     ; 1.441      ;
; -2.750 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_B[5] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.870     ; 1.441      ;
; -2.750 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_B[4] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.870     ; 1.441      ;
; -2.750 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_B[3] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.870     ; 1.441      ;
; -2.750 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_B[2] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.870     ; 1.441      ;
; -2.750 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_B[1] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.870     ; 1.441      ;
; -2.750 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_B[0] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.870     ; 1.441      ;
; -2.750 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_R[7] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.870     ; 1.441      ;
; -2.750 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_R[6] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.870     ; 1.441      ;
; -2.750 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_R[5] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.870     ; 1.441      ;
; -2.750 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_R[4] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.870     ; 1.441      ;
; -2.750 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_R[3] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.870     ; 1.441      ;
; -2.750 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_R[2] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.870     ; 1.441      ;
; -2.750 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_R[1] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.870     ; 1.441      ;
; -2.750 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_R[0] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.870     ; 1.441      ;
; -2.646 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|x_cnt[7]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.513     ; 1.694      ;
; -2.646 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|x_cnt[4]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.513     ; 1.694      ;
; -2.646 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|x_cnt[3]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.513     ; 1.694      ;
; -2.646 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|x_cnt[1]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.513     ; 1.694      ;
; -2.622 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|y_cnt[8]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.516     ; 1.667      ;
; -2.622 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|y_cnt[7]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.516     ; 1.667      ;
; -2.622 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|y_cnt[6]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.516     ; 1.667      ;
; -2.622 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|y_cnt[5]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.516     ; 1.667      ;
; -2.622 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|y_cnt[4]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.516     ; 1.667      ;
; -2.622 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|y_cnt[1]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.516     ; 1.667      ;
; -2.622 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|y_cnt[0]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.516     ; 1.667      ;
; -2.598 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_G[6] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.492     ; 1.667      ;
; -2.598 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_G[5] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.492     ; 1.667      ;
; -2.598 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_G[2] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.492     ; 1.667      ;
; -2.598 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_G[0] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.492     ; 1.667      ;
; -2.598 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|mvd       ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.492     ; 1.667      ;
; -2.598 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|x_cnt[0]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.492     ; 1.667      ;
; -2.437 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|y_cnt[2]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.545     ; 1.453      ;
; -2.437 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|y_cnt[9]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.545     ; 1.453      ;
; -2.437 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|y_cnt[3]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.545     ; 1.453      ;
+--------+---------------------------------------+----------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                          ;
+--------+---------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                                                                                                                                                                             ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -2.368 ; load_new                              ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.874     ; 1.663      ;
; -2.368 ; load_new                              ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.874     ; 1.663      ;
; 2.462  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.068     ; 5.349      ;
; 2.462  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.068     ; 5.349      ;
; 2.462  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.068     ; 5.349      ;
; 2.462  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.068     ; 5.349      ;
; 2.462  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.068     ; 5.349      ;
; 2.462  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.068     ; 5.349      ;
; 2.462  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.068     ; 5.349      ;
; 2.462  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.068     ; 5.349      ;
; 2.462  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.068     ; 5.349      ;
; 2.462  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.068     ; 5.349      ;
; 2.462  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.068     ; 5.349      ;
; 2.462  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.068     ; 5.349      ;
; 2.462  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.068     ; 5.349      ;
; 2.462  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.068     ; 5.349      ;
; 2.462  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.068     ; 5.349      ;
; 2.462  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.068     ; 5.349      ;
; 2.519  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.068     ; 5.292      ;
; 2.519  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.068     ; 5.292      ;
; 2.519  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.068     ; 5.292      ;
; 2.519  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.068     ; 5.292      ;
; 2.519  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.068     ; 5.292      ;
; 2.519  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.068     ; 5.292      ;
; 2.519  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.068     ; 5.292      ;
; 2.519  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.068     ; 5.292      ;
; 2.519  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.068     ; 5.292      ;
; 2.519  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.068     ; 5.292      ;
; 2.519  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.068     ; 5.292      ;
; 2.519  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.068     ; 5.292      ;
; 2.519  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.068     ; 5.292      ;
; 2.519  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.068     ; 5.292      ;
; 2.519  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.068     ; 5.292      ;
; 2.519  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.068     ; 5.292      ;
; 2.568  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.065     ; 5.345      ;
; 2.625  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.065     ; 5.288      ;
; 2.666  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.068     ; 5.145      ;
; 2.666  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.068     ; 5.145      ;
; 2.666  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.068     ; 5.145      ;
; 2.666  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.068     ; 5.145      ;
; 2.666  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.068     ; 5.145      ;
; 2.666  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.068     ; 5.145      ;
; 2.666  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.068     ; 5.145      ;
; 2.666  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.068     ; 5.145      ;
; 2.666  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.068     ; 5.145      ;
; 2.666  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.068     ; 5.145      ;
; 2.666  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.068     ; 5.145      ;
; 2.666  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.068     ; 5.145      ;
; 2.666  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.068     ; 5.145      ;
; 2.666  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.068     ; 5.145      ;
; 2.666  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.068     ; 5.145      ;
; 2.666  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.068     ; 5.145      ;
; 2.690  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|PRECHARGE                                                                                                                    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.321     ; 4.934      ;
; 2.690  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                        ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.326     ; 4.929      ;
; 2.690  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.323     ; 4.932      ;
; 2.690  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                 ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.326     ; 4.929      ;
; 2.690  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                 ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.326     ; 4.929      ;
; 2.690  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                 ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.326     ; 4.929      ;
; 2.690  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.326     ; 4.929      ;
; 2.690  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.326     ; 4.929      ;
; 2.690  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[7]                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.326     ; 4.929      ;
; 2.690  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[0]                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.326     ; 4.929      ;
; 2.690  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[1]                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.323     ; 4.932      ;
; 2.690  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mWR                                                                                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.322     ; 4.933      ;
; 2.690  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|RD_MASK[0]                                                                                                                                                         ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.322     ; 4.933      ;
; 2.690  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|CM_ACK                                                                                                                                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.324     ; 4.931      ;
; 2.690  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|REFRESH                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.321     ; 4.934      ;
; 2.690  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|REF_ACK                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.324     ; 4.931      ;
; 2.690  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|REF_REQ                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.324     ; 4.931      ;
; 2.690  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|LOAD_MODE                                                                                                                    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.321     ; 4.934      ;
; 2.690  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|do_load_mode                                                                                                                                     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.328     ; 4.927      ;
; 2.690  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|rRD1_ADDR[7]                                                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.322     ; 4.933      ;
; 2.690  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|rRD1_ADDR[8]                                                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.322     ; 4.933      ;
; 2.690  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|rRD1_ADDR[9]                                                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.322     ; 4.933      ;
; 2.690  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|rRD1_ADDR[11]                                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.322     ; 4.933      ;
; 2.690  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|rRD1_ADDR[12]                                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.322     ; 4.933      ;
; 2.690  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|rRD1_ADDR[13]                                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.322     ; 4.933      ;
; 2.690  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|rRD1_ADDR[14]                                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.322     ; 4.933      ;
; 2.690  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|rRD1_ADDR[10]                                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.322     ; 4.933      ;
; 2.690  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[11]                                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.322     ; 4.933      ;
; 2.690  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|rw_shift[1]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.328     ; 4.927      ;
; 2.690  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|rw_shift[0]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.328     ; 4.927      ;
; 2.690  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|do_rw                                                                                                                                            ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.328     ; 4.927      ;
; 2.690  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[19]                                                                                                                    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.322     ; 4.933      ;
; 2.690  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|rw_flag                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.328     ; 4.927      ;
; 2.690  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|do_initial                                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.324     ; 4.931      ;
; 2.690  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|OE                                                                                                                                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.328     ; 4.927      ;
; 2.690  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[9]                                                                                                                                                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.322     ; 4.933      ;
; 2.690  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[9]                                                                                                                     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.322     ; 4.933      ;
; 2.690  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[12]                                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.322     ; 4.933      ;
; 2.690  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[12]                                                                                                                    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.322     ; 4.933      ;
; 2.690  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[7]                                                                                                                                                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.322     ; 4.933      ;
; 2.690  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[7]                                                                                                                     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.322     ; 4.933      ;
; 2.690  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[8]                                                                                                                                                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.322     ; 4.933      ;
; 2.690  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[8]                                                                                                                     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.322     ; 4.933      ;
; 2.690  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[17]                                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.322     ; 4.933      ;
; 2.690  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[17]                                                                                                                    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.322     ; 4.933      ;
; 2.690  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[22]                                                                                                                    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.322     ; 4.933      ;
; 2.690  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[23]                                                                                                                    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.322     ; 4.933      ;
; 2.691  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[0]                                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.321     ; 4.933      ;
+--------+---------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                             ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.918 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.137      ;
; 0.918 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.137      ;
; 0.918 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8        ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.137      ;
; 0.918 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.137      ;
; 0.918 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.137      ;
; 0.918 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.137      ;
; 0.918 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.137      ;
; 0.918 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a2  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.137      ;
; 0.918 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.137      ;
; 0.918 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[7]              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.137      ;
; 0.918 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[8]              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.137      ;
; 1.097 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.315      ;
; 1.097 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[7]                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.315      ;
; 1.097 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[2]                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.315      ;
; 1.097 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]         ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.315      ;
; 1.097 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[8]                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.315      ;
; 1.097 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[10]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.315      ;
; 1.097 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[11]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.315      ;
; 1.097 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[9]                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.315      ;
; 1.097 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[1]                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.315      ;
; 1.097 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[3]                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.315      ;
; 1.097 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[4]                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.315      ;
; 1.097 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[6]                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.315      ;
; 1.097 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[5]                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.315      ;
; 1.256 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.473      ;
; 1.256 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.473      ;
; 1.256 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.473      ;
; 1.256 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.473      ;
; 1.256 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.473      ;
; 1.267 ; load_new                                                                                                                                                               ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.048     ; 1.527      ;
; 1.267 ; load_new                                                                                                                                                               ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.048     ; 1.527      ;
; 4.753 ; reset_delay:reset_delay_inst|cont[23]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.836     ; 3.174      ;
; 4.753 ; reset_delay:reset_delay_inst|cont[23]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.836     ; 3.174      ;
; 4.868 ; reset_delay:reset_delay_inst|cont[25]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.836     ; 3.289      ;
; 4.868 ; reset_delay:reset_delay_inst|cont[25]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.836     ; 3.289      ;
; 5.001 ; reset_delay:reset_delay_inst|cont[24]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.836     ; 3.422      ;
; 5.001 ; reset_delay:reset_delay_inst|cont[24]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.836     ; 3.422      ;
; 5.066 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[16]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.466     ; 3.857      ;
; 5.066 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[17]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.466     ; 3.857      ;
; 5.066 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[18]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.466     ; 3.857      ;
; 5.066 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[19]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.466     ; 3.857      ;
; 5.066 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[20]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.466     ; 3.857      ;
; 5.066 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[21]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.466     ; 3.857      ;
; 5.066 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[22]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.466     ; 3.857      ;
; 5.066 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[23]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.466     ; 3.857      ;
; 5.066 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.836     ; 3.487      ;
; 5.066 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.836     ; 3.487      ;
; 5.115 ; reset_delay:reset_delay_inst|cont[22]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[16]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.466     ; 3.906      ;
; 5.115 ; reset_delay:reset_delay_inst|cont[22]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[17]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.466     ; 3.906      ;
; 5.115 ; reset_delay:reset_delay_inst|cont[22]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[18]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.466     ; 3.906      ;
; 5.115 ; reset_delay:reset_delay_inst|cont[22]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[19]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.466     ; 3.906      ;
; 5.115 ; reset_delay:reset_delay_inst|cont[22]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[20]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.466     ; 3.906      ;
; 5.115 ; reset_delay:reset_delay_inst|cont[22]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[21]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.466     ; 3.906      ;
; 5.115 ; reset_delay:reset_delay_inst|cont[22]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[22]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.466     ; 3.906      ;
; 5.115 ; reset_delay:reset_delay_inst|cont[22]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[23]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.466     ; 3.906      ;
; 5.276 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.836     ; 3.697      ;
; 5.276 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.836     ; 3.697      ;
; 5.327 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[16]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.466     ; 4.118      ;
; 5.327 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[17]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.466     ; 4.118      ;
; 5.327 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[18]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.466     ; 4.118      ;
; 5.327 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[19]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.466     ; 4.118      ;
; 5.327 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[20]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.466     ; 4.118      ;
; 5.327 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[21]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.466     ; 4.118      ;
; 5.327 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[22]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.466     ; 4.118      ;
; 5.327 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[23]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.466     ; 4.118      ;
; 5.336 ; reset_delay:reset_delay_inst|cont[22]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.836     ; 3.757      ;
; 5.336 ; reset_delay:reset_delay_inst|cont[22]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.836     ; 3.757      ;
; 5.432 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[0]                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.833     ; 3.856      ;
; 5.432 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[1]                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.833     ; 3.856      ;
; 5.432 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[2]                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.833     ; 3.856      ;
; 5.432 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[3]                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.833     ; 3.856      ;
; 5.432 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[4]                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.833     ; 3.856      ;
; 5.432 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[5]                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.833     ; 3.856      ;
; 5.432 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[6]                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.833     ; 3.856      ;
; 5.432 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[7]                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.833     ; 3.856      ;
; 5.432 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[8]                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.833     ; 3.856      ;
; 5.432 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[9]                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.833     ; 3.856      ;
; 5.432 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[10]                                                                                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.833     ; 3.856      ;
; 5.432 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[11]                                                                                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.833     ; 3.856      ;
; 5.432 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[12]                                                                                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.833     ; 3.856      ;
; 5.432 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[13]                                                                                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.833     ; 3.856      ;
; 5.432 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[14]                                                                                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.833     ; 3.856      ;
; 5.432 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[15]                                                                                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.833     ; 3.856      ;
; 5.432 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|control_interface:u_control_interface|INIT_REQ                                                                                                     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.838     ; 3.851      ;
; 5.432 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|control_interface:u_control_interface|PRECHARGE                                                                                                    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.833     ; 3.856      ;
; 5.432 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Pre_WR                                                                                                                                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.838     ; 3.851      ;
; 5.432 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Write                                                                                                                                              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.838     ; 3.851      ;
; 5.432 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|mWR_DONE                                                                                                                                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.838     ; 3.851      ;
; 5.432 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Pre_RD                                                                                                                                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.838     ; 3.851      ;
; 5.432 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|CMD[0]                                                                                                                                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.838     ; 3.851      ;
; 5.432 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|CMD[1]                                                                                                                                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.838     ; 3.851      ;
; 5.432 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|control_interface:u_control_interface|READA                                                                                                        ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.838     ; 3.851      ;
; 5.432 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|command:u_command|do_reada                                                                                                                         ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.838     ; 3.851      ;
; 5.432 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|command:u_command|CM_ACK                                                                                                                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.836     ; 3.853      ;
; 5.432 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|control_interface:u_control_interface|CMD_ACK                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.838     ; 3.851      ;
; 5.432 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|ST[5]                                                                                                                                              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.836     ; 3.853      ;
; 5.432 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|ST[6]                                                                                                                                              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.836     ; 3.853      ;
; 5.432 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|ST[8]                                                                                                                                              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.836     ; 3.853      ;
; 5.432 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|ST[9]                                                                                                                                              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.836     ; 3.853      ;
; 5.432 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|ST[1]                                                                                                                                              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.836     ; 3.853      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                       ;
+-------+---------------------------------------+----------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                      ; Launch Clock ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+----------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; 2.087 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|y_cnt[2]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.026     ; 1.307      ;
; 2.087 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|y_cnt[9]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.026     ; 1.307      ;
; 2.087 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|y_cnt[3]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.026     ; 1.307      ;
; 2.257 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_G[6] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.970     ; 1.533      ;
; 2.257 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_G[5] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.970     ; 1.533      ;
; 2.257 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_G[2] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.970     ; 1.533      ;
; 2.257 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_G[0] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.970     ; 1.533      ;
; 2.257 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|mvd       ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.970     ; 1.533      ;
; 2.257 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|x_cnt[0]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.970     ; 1.533      ;
; 2.282 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|y_cnt[8]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.995     ; 1.533      ;
; 2.282 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|y_cnt[7]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.995     ; 1.533      ;
; 2.282 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|y_cnt[6]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.995     ; 1.533      ;
; 2.282 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|y_cnt[5]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.995     ; 1.533      ;
; 2.282 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|y_cnt[4]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.995     ; 1.533      ;
; 2.282 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|y_cnt[1]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.995     ; 1.533      ;
; 2.282 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|y_cnt[0]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.995     ; 1.533      ;
; 2.302 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|x_cnt[7]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.992     ; 1.556      ;
; 2.302 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|x_cnt[4]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.992     ; 1.556      ;
; 2.302 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|x_cnt[3]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.992     ; 1.556      ;
; 2.302 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|x_cnt[1]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.992     ; 1.556      ;
; 2.417 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_B[7] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.364     ; 1.299      ;
; 2.417 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_B[6] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.364     ; 1.299      ;
; 2.417 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_B[5] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.364     ; 1.299      ;
; 2.417 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_B[4] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.364     ; 1.299      ;
; 2.417 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_B[3] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.364     ; 1.299      ;
; 2.417 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_B[2] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.364     ; 1.299      ;
; 2.417 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_B[1] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.364     ; 1.299      ;
; 2.417 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_B[0] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.364     ; 1.299      ;
; 2.417 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_R[7] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.364     ; 1.299      ;
; 2.417 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_R[6] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.364     ; 1.299      ;
; 2.417 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_R[5] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.364     ; 1.299      ;
; 2.417 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_R[4] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.364     ; 1.299      ;
; 2.417 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_R[3] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.364     ; 1.299      ;
; 2.417 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_R[2] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.364     ; 1.299      ;
; 2.417 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_R[1] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.364     ; 1.299      ;
; 2.417 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_R[0] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.364     ; 1.299      ;
; 2.423 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_G[7] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.362     ; 1.307      ;
; 2.423 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_G[4] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.362     ; 1.307      ;
; 2.423 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_G[3] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.362     ; 1.307      ;
; 2.423 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_G[1] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.362     ; 1.307      ;
; 2.423 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oVD       ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.362     ; 1.307      ;
; 2.423 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oHD       ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.362     ; 1.307      ;
; 2.423 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|mhd       ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.362     ; 1.307      ;
; 2.423 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|x_cnt[5]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.362     ; 1.307      ;
; 2.423 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|x_cnt[10] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.362     ; 1.307      ;
; 2.423 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|x_cnt[9]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.362     ; 1.307      ;
; 2.423 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|x_cnt[8]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.362     ; 1.307      ;
; 2.423 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|x_cnt[6]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.362     ; 1.307      ;
; 2.423 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|x_cnt[2]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.362     ; 1.307      ;
+-------+---------------------------------------+----------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                 ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                                                                                             ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|rWR1_ADDR[10]                                                                                                                                     ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|rWR1_ADDR[11]                                                                                                                                     ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|rWR1_ADDR[1]                                                                                                                                      ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|rWR1_ADDR[2]                                                                                                                                      ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|rWR1_ADDR[3]                                                                                                                                      ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|rWR1_ADDR[4]                                                                                                                                      ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|rWR1_ADDR[5]                                                                                                                                      ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|rWR1_ADDR[6]                                                                                                                                      ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|rWR1_ADDR[7]                                                                                                                                      ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|rWR1_ADDR[8]                                                                                                                                      ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|rWR1_ADDR[9]                                                                                                                                      ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|CAS_N                                                                                                                                             ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|CKE                                                                                                                                               ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|CS_N                                                                                                                                              ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|DQM[0]                                                                                                                                            ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|DQM[1]                                                                                                                                            ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|IN_REQ                                                                                                                                            ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|OUT_VALID                                                                                                                                         ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|PM_STOP                                                                                                                                           ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|RAS_N                                                                                                                                             ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Read                                                                                                                                              ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|SA[11]                                                                                                                                            ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|SA[12]                                                                                                                                            ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|SA[1]                                                                                                                                             ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|SA[2]                                                                                                                                             ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|SA[4]                                                                                                                                             ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|SA[5]                                                                                                                                             ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|SA[6]                                                                                                                                             ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|SA[9]                                                                                                                                             ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|ST[0]                                                                                                                                             ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|ST[1]                                                                                                                                             ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|ST[2]                                                                                                                                             ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|ST[3]                                                                                                                                             ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|ST[4]                                                                                                                                             ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|ST[5]                                                                                                                                             ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|ST[6]                                                                                                                                             ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|ST[7]                                                                                                                                             ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|ST[8]                                                                                                                                             ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|ST[9]                                                                                                                                             ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1 ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]        ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[10]                               ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[11]                               ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[1]                                ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[2]                                ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[3]                                ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[4]                                ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[5]                                ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[6]                                ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[7]                                ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[8]                                ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[9]                                ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[0]            ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[2]            ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[3]            ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[4]            ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[5]            ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[6]            ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[7]            ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[8]            ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|WE_N                                                                                                                                              ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|CAS_N                                                                                                                           ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|CS_N                                                                                                                            ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|RAS_N                                                                                                                           ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|SA[11]                                                                                                                          ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|SA[12]                                                                                                                          ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|SA[1]                                                                                                                           ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|SA[2]                                                                                                                           ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|SA[4]                                                                                                                           ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|SA[5]                                                                                                                           ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|SA[6]                                                                                                                           ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|SA[9]                                                                                                                           ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|WE_N                                                                                                                            ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|command_delay[0]                                                                                                                ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|command_delay[1]                                                                                                                ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|command_delay[2]                                                                                                                ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|command_delay[3]                                                                                                                ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|command_delay[4]                                                                                                                ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|command_delay[5]                                                                                                                ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|command_delay[6]                                                                                                                ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|command_delay[7]                                                                                                                ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|command_done                                                                                                                    ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|do_precharge                                                                                                                    ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|do_reada                                                                                                                        ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|do_refresh                                                                                                                      ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|do_writea                                                                                                                       ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|ex_read                                                                                                                         ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|ex_write                                                                                                                        ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|rp_done                                                                                                                         ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|rp_shift[0]                                                                                                                     ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|rp_shift[1]                                                                                                                     ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|rp_shift[2]                                                                                                                     ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|rp_shift[3]                                                                                                                     ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[10]                                                                                                   ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[11]                                                                                                   ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[13]                                                                                                   ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[14]                                                                                                   ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[15]                                                                                                   ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[16]                                                                                                   ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[18]                                                                                                   ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                  ;
+-------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.516 ; 9.746        ; 0.230          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0 ;
; 9.517 ; 9.747        ; 0.230          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LT_SPI:Surf|SPI_data[0]                                                                                                                                                                             ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LT_SPI:Surf|SPI_data[1]                                                                                                                                                                             ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LT_SPI:Surf|SPI_data[2]                                                                                                                                                                             ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LT_SPI:Surf|SPI_data[3]                                                                                                                                                                             ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LT_SPI:Surf|SPI_data[4]                                                                                                                                                                             ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LT_SPI:Surf|SPI_data[5]                                                                                                                                                                             ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LT_SPI:Surf|SPI_data[6]                                                                                                                                                                             ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LT_SPI:Surf|SPI_CLK0                                                                                                                                                                                ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LT_SPI:Surf|SPI_CS                                                                                                                                                                                  ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LT_SPI:Surf|SPI_address[0]                                                                                                                                                                          ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LT_SPI:Surf|SPI_address[1]                                                                                                                                                                          ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LT_SPI:Surf|SPI_address[2]                                                                                                                                                                          ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LT_SPI:Surf|SPI_address[3]                                                                                                                                                                          ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LT_SPI:Surf|SPI_address[4]                                                                                                                                                                          ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LT_SPI:Surf|SPI_address[5]                                                                                                                                                                          ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LT_SPI:Surf|SPI_address[6]                                                                                                                                                                          ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LT_SPI:Surf|SPI_address[7]                                                                                                                                                                          ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LT_SPI:Surf|SPI_data[7]                                                                                                                                                                             ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LT_SPI:Surf|SPI_state.S_Addr                                                                                                                                                                        ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LT_SPI:Surf|SPI_state.S_Wait                                                                                                                                                                        ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LT_SPI:Surf|Data_Out[0]                                                                                                                                                                             ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LT_SPI:Surf|Data_Out[1]                                                                                                                                                                             ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LT_SPI:Surf|Data_Out[2]                                                                                                                                                                             ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LT_SPI:Surf|SPI_CLK                                                                                                                                                                                 ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LT_SPI:Surf|SPI_CS0                                                                                                                                                                                 ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LT_SPI:Surf|SPI_counter[0]                                                                                                                                                                          ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LT_SPI:Surf|SPI_counter[1]                                                                                                                                                                          ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LT_SPI:Surf|SPI_counter[2]                                                                                                                                                                          ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LT_SPI:Surf|SPI_state.S_Addr_00                                                                                                                                                                     ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LT_SPI:Surf|SPI_state.S_Addr_01                                                                                                                                                                     ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LT_SPI:Surf|SPI_state.S_Addr_11                                                                                                                                                                     ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LT_SPI:Surf|SPI_state.S_Data                                                                                                                                                                        ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LT_SPI:Surf|SPI_state.S_Data_00                                                                                                                                                                     ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LT_SPI:Surf|SPI_state.S_Data_01                                                                                                                                                                     ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LT_SPI:Surf|SPI_state.S_Data_11                                                                                                                                                                     ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LT_SPI:Surf|SPI_state.S_End                                                                                                                                                                         ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; reset_delay:reset_delay_inst|cont[0]                                                                                                                                                                ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; reset_delay:reset_delay_inst|cont[10]                                                                                                                                                               ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; reset_delay:reset_delay_inst|cont[11]                                                                                                                                                               ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; reset_delay:reset_delay_inst|cont[12]                                                                                                                                                               ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; reset_delay:reset_delay_inst|cont[13]                                                                                                                                                               ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; reset_delay:reset_delay_inst|cont[14]                                                                                                                                                               ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; reset_delay:reset_delay_inst|cont[15]                                                                                                                                                               ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; reset_delay:reset_delay_inst|cont[16]                                                                                                                                                               ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; reset_delay:reset_delay_inst|cont[17]                                                                                                                                                               ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; reset_delay:reset_delay_inst|cont[18]                                                                                                                                                               ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; reset_delay:reset_delay_inst|cont[19]                                                                                                                                                               ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; reset_delay:reset_delay_inst|cont[1]                                                                                                                                                                ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                                               ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                                               ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; reset_delay:reset_delay_inst|cont[22]                                                                                                                                                               ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; reset_delay:reset_delay_inst|cont[23]                                                                                                                                                               ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; reset_delay:reset_delay_inst|cont[24]                                                                                                                                                               ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; reset_delay:reset_delay_inst|cont[25]                                                                                                                                                               ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                               ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; reset_delay:reset_delay_inst|cont[2]                                                                                                                                                                ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; reset_delay:reset_delay_inst|cont[3]                                                                                                                                                                ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; reset_delay:reset_delay_inst|cont[4]                                                                                                                                                                ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; reset_delay:reset_delay_inst|cont[5]                                                                                                                                                                ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; reset_delay:reset_delay_inst|cont[6]                                                                                                                                                                ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; reset_delay:reset_delay_inst|cont[7]                                                                                                                                                                ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; reset_delay:reset_delay_inst|cont[8]                                                                                                                                                                ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; reset_delay:reset_delay_inst|cont[9]                                                                                                                                                                ;
; 9.747 ; 9.747        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                                                                                                                                                    ;
; 9.747 ; 9.747        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                            ;
; 9.747 ; 9.747        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                            ;
; 9.747 ; 9.747        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|observablevcoout                                                                                                                                  ;
; 9.748 ; 9.748        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                            ;
; 9.748 ; 9.748        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                            ;
; 9.748 ; 9.748        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|observablevcoout                                                                                                                                  ;
; 9.757 ; 9.757        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Surf|SPI_data[0]|clk                                                                                                                                                                                ;
; 9.757 ; 9.757        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Surf|SPI_data[1]|clk                                                                                                                                                                                ;
; 9.757 ; 9.757        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Surf|SPI_data[2]|clk                                                                                                                                                                                ;
; 9.757 ; 9.757        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Surf|SPI_data[3]|clk                                                                                                                                                                                ;
; 9.757 ; 9.757        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Surf|SPI_data[4]|clk                                                                                                                                                                                ;
; 9.757 ; 9.757        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Surf|SPI_data[5]|clk                                                                                                                                                                                ;
; 9.757 ; 9.757        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Surf|SPI_data[6]|clk                                                                                                                                                                                ;
; 9.758 ; 9.758        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Surf|SPI_CLK0|clk                                                                                                                                                                                   ;
; 9.758 ; 9.758        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Surf|SPI_CS|clk                                                                                                                                                                                     ;
; 9.758 ; 9.758        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Surf|SPI_address[0]|clk                                                                                                                                                                             ;
; 9.758 ; 9.758        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Surf|SPI_address[1]|clk                                                                                                                                                                             ;
; 9.758 ; 9.758        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Surf|SPI_address[2]|clk                                                                                                                                                                             ;
; 9.758 ; 9.758        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Surf|SPI_address[3]|clk                                                                                                                                                                             ;
; 9.758 ; 9.758        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Surf|SPI_address[4]|clk                                                                                                                                                                             ;
; 9.758 ; 9.758        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Surf|SPI_address[5]|clk                                                                                                                                                                             ;
; 9.758 ; 9.758        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Surf|SPI_address[6]|clk                                                                                                                                                                             ;
; 9.758 ; 9.758        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Surf|SPI_address[7]|clk                                                                                                                                                                             ;
; 9.758 ; 9.758        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Surf|SPI_data[7]|clk                                                                                                                                                                                ;
; 9.758 ; 9.758        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Surf|SPI_state.S_Addr|clk                                                                                                                                                                           ;
; 9.758 ; 9.758        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Surf|SPI_state.S_Wait|clk                                                                                                                                                                           ;
; 9.758 ; 9.758        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; sdram_control_inst|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0|clk0                                                                                           ;
; 9.759 ; 9.759        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Surf|Data_Out[0]|clk                                                                                                                                                                                ;
; 9.759 ; 9.759        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Surf|Data_Out[1]|clk                                                                                                                                                                                ;
; 9.759 ; 9.759        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Surf|Data_Out[2]|clk                                                                                                                                                                                ;
; 9.759 ; 9.759        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Surf|SPI_CLK|clk                                                                                                                                                                                    ;
; 9.759 ; 9.759        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Surf|SPI_CS0|clk                                                                                                                                                                                    ;
; 9.759 ; 9.759        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Surf|SPI_counter[0]|clk                                                                                                                                                                             ;
; 9.759 ; 9.759        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Surf|SPI_counter[1]|clk                                                                                                                                                                             ;
+-------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                            ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                       ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------+
; 14.900 ; 15.116       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|y_cnt[2]                  ;
; 14.900 ; 15.116       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|y_cnt[3]                  ;
; 14.900 ; 15.116       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|y_cnt[9]                  ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; load_new                                                     ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|Color_block:Beta|position ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|mhd                       ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oHD                       ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oLCD_B[0]                 ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oLCD_B[1]                 ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oLCD_B[2]                 ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oLCD_B[3]                 ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oLCD_B[4]                 ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oLCD_B[5]                 ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oLCD_B[6]                 ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oLCD_B[7]                 ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oLCD_G[1]                 ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oLCD_G[3]                 ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oLCD_G[4]                 ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oLCD_G[7]                 ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oLCD_R[0]                 ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oLCD_R[1]                 ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oLCD_R[2]                 ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oLCD_R[3]                 ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oLCD_R[4]                 ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oLCD_R[5]                 ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oLCD_R[6]                 ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oLCD_R[7]                 ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oVD                       ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|x_cnt[10]                 ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|x_cnt[2]                  ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|x_cnt[5]                  ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|x_cnt[6]                  ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|x_cnt[8]                  ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|x_cnt[9]                  ;
; 14.905 ; 15.121       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|y_cnt[0]                  ;
; 14.905 ; 15.121       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|y_cnt[1]                  ;
; 14.905 ; 15.121       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|y_cnt[4]                  ;
; 14.905 ; 15.121       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|y_cnt[5]                  ;
; 14.905 ; 15.121       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|y_cnt[6]                  ;
; 14.905 ; 15.121       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|y_cnt[7]                  ;
; 14.905 ; 15.121       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|y_cnt[8]                  ;
; 14.912 ; 15.128       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|Color_block:Beta|blue[3]  ;
; 14.912 ; 15.128       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|Color_block:Beta|blue[4]  ;
; 14.912 ; 15.128       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|Color_block:Beta|green[0] ;
; 14.912 ; 15.128       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|Color_block:Beta|red[0]   ;
; 14.912 ; 15.128       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|Color_block:Beta|red[2]   ;
; 14.913 ; 15.129       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|mvd                       ;
; 14.913 ; 15.129       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oLCD_G[0]                 ;
; 14.913 ; 15.129       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oLCD_G[2]                 ;
; 14.913 ; 15.129       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oLCD_G[5]                 ;
; 14.913 ; 15.129       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oLCD_G[6]                 ;
; 14.913 ; 15.129       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|read_blue[6]              ;
; 14.913 ; 15.129       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|read_blue[7]              ;
; 14.913 ; 15.129       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|read_green[7]             ;
; 14.913 ; 15.129       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|read_red[6]               ;
; 14.913 ; 15.129       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|read_red[7]               ;
; 14.913 ; 15.129       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|x_cnt[0]                  ;
; 14.921 ; 15.137       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|x_cnt[1]                  ;
; 14.921 ; 15.137       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|x_cnt[3]                  ;
; 14.921 ; 15.137       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|x_cnt[4]                  ;
; 14.921 ; 15.137       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|x_cnt[7]                  ;
; 14.980 ; 15.164       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|x_cnt[1]                  ;
; 14.980 ; 15.164       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|x_cnt[3]                  ;
; 14.980 ; 15.164       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|x_cnt[4]                  ;
; 14.980 ; 15.164       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|x_cnt[7]                  ;
; 14.988 ; 15.172       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|Color_block:Beta|blue[3]  ;
; 14.988 ; 15.172       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|Color_block:Beta|blue[4]  ;
; 14.988 ; 15.172       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|Color_block:Beta|green[0] ;
; 14.988 ; 15.172       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|Color_block:Beta|red[0]   ;
; 14.988 ; 15.172       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|Color_block:Beta|red[2]   ;
; 14.988 ; 15.172       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|mvd                       ;
; 14.988 ; 15.172       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oLCD_G[0]                 ;
; 14.988 ; 15.172       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oLCD_G[2]                 ;
; 14.988 ; 15.172       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oLCD_G[5]                 ;
; 14.988 ; 15.172       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oLCD_G[6]                 ;
; 14.988 ; 15.172       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|read_blue[6]              ;
; 14.988 ; 15.172       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|read_blue[7]              ;
; 14.988 ; 15.172       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|read_green[7]             ;
; 14.988 ; 15.172       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|read_red[6]               ;
; 14.988 ; 15.172       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|read_red[7]               ;
; 14.988 ; 15.172       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|x_cnt[0]                  ;
; 14.997 ; 15.181       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|Color_block:Beta|position ;
; 14.997 ; 15.181       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|mhd                       ;
; 14.997 ; 15.181       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oHD                       ;
; 14.997 ; 15.181       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oLCD_B[0]                 ;
; 14.997 ; 15.181       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oLCD_B[1]                 ;
; 14.997 ; 15.181       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oLCD_B[2]                 ;
; 14.997 ; 15.181       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oLCD_B[3]                 ;
; 14.997 ; 15.181       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oLCD_B[4]                 ;
; 14.997 ; 15.181       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oLCD_B[5]                 ;
; 14.997 ; 15.181       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oLCD_B[6]                 ;
; 14.997 ; 15.181       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oLCD_B[7]                 ;
; 14.997 ; 15.181       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oLCD_G[1]                 ;
; 14.997 ; 15.181       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oLCD_G[3]                 ;
; 14.997 ; 15.181       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oLCD_G[4]                 ;
; 14.997 ; 15.181       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oLCD_G[7]                 ;
; 14.997 ; 15.181       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oLCD_R[0]                 ;
; 14.997 ; 15.181       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oLCD_R[1]                 ;
; 14.997 ; 15.181       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oLCD_R[2]                 ;
; 14.997 ; 15.181       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oLCD_R[3]                 ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                      ;
+-------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-------------+------------+-------+-------+------------+----------------------------------------------------------+
; GPIO_2[*]   ; CLOCK_50   ; 3.056 ; 3.560 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[0]  ; CLOCK_50   ; 1.757 ; 2.316 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[2]  ; CLOCK_50   ; 1.952 ; 2.481 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[3]  ; CLOCK_50   ; 1.633 ; 2.185 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[10] ; CLOCK_50   ; 3.056 ; 3.560 ; Rise       ; CLOCK_50                                                 ;
; GPIO_2[*]   ; CLOCK_50   ; 4.558 ; 5.149 ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO_2[10] ; CLOCK_50   ; 4.558 ; 5.149 ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-------+-------+------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                         ;
+-------------+------------+--------+--------+------------+----------------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-------------+------------+--------+--------+------------+----------------------------------------------------------+
; GPIO_2[*]   ; CLOCK_50   ; -1.261 ; -1.774 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[0]  ; CLOCK_50   ; -1.264 ; -1.774 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[2]  ; CLOCK_50   ; -1.563 ; -2.072 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[3]  ; CLOCK_50   ; -1.261 ; -1.789 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[10] ; CLOCK_50   ; -1.354 ; -1.841 ; Rise       ; CLOCK_50                                                 ;
; GPIO_2[*]   ; CLOCK_50   ; -3.815 ; -4.391 ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO_2[10] ; CLOCK_50   ; -3.815 ; -4.391 ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+--------+--------+------------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                 ;
+----------------+------------+--------+--------+------------+----------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+----------------+------------+--------+--------+------------+----------------------------------------------------------+
; GPIO_2[*]      ; CLOCK_50   ; 5.532  ; 5.468  ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[1]     ; CLOCK_50   ; 5.532  ; 5.468  ; Rise       ; CLOCK_50                                                 ;
; MTL_B[*]       ; CLOCK_50   ; 6.502  ; 6.207  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[0]      ; CLOCK_50   ; 4.512  ; 4.450  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[1]      ; CLOCK_50   ; 4.474  ; 4.446  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[2]      ; CLOCK_50   ; 4.736  ; 4.678  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[3]      ; CLOCK_50   ; 4.857  ; 4.771  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[4]      ; CLOCK_50   ; 4.801  ; 4.758  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[5]      ; CLOCK_50   ; 4.917  ; 4.892  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[6]      ; CLOCK_50   ; 4.967  ; 4.952  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[7]      ; CLOCK_50   ; 6.502  ; 6.207  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_G[*]       ; CLOCK_50   ; 6.538  ; 6.247  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[0]      ; CLOCK_50   ; 4.918  ; 4.876  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[1]      ; CLOCK_50   ; 6.538  ; 6.247  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[2]      ; CLOCK_50   ; 4.700  ; 4.696  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[3]      ; CLOCK_50   ; 4.895  ; 4.859  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[4]      ; CLOCK_50   ; 4.736  ; 4.689  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[5]      ; CLOCK_50   ; 5.376  ; 5.315  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[6]      ; CLOCK_50   ; 5.351  ; 5.300  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[7]      ; CLOCK_50   ; 4.623  ; 4.611  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_HSD        ; CLOCK_50   ; 4.782  ; 4.745  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_R[*]       ; CLOCK_50   ; 4.744  ; 4.702  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[0]      ; CLOCK_50   ; 4.744  ; 4.702  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[1]      ; CLOCK_50   ; 4.506  ; 4.458  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[2]      ; CLOCK_50   ; 4.563  ; 4.506  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[3]      ; CLOCK_50   ; 4.563  ; 4.512  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[4]      ; CLOCK_50   ; 4.284  ; 4.253  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[5]      ; CLOCK_50   ; 4.302  ; 4.291  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[6]      ; CLOCK_50   ; 4.354  ; 4.350  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[7]      ; CLOCK_50   ; 4.525  ; 4.495  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_VSD        ; CLOCK_50   ; 4.994  ; 4.928  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_DCLK       ; CLOCK_50   ; 13.000 ;        ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; MTL_DCLK       ; CLOCK_50   ;        ; 12.929 ; Fall       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 4.592  ; 4.566  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 4.533  ; 4.474  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 4.259  ; 4.222  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 4.452  ; 4.418  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 3.747  ; 3.688  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 4.207  ; 4.144  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 3.770  ; 3.736  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 4.223  ; 4.182  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 4.174  ; 4.132  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 4.392  ; 4.344  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 4.592  ; 4.566  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 4.158  ; 4.141  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 4.269  ; 4.212  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[12] ; CLOCK_50   ; 4.339  ; 4.291  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK_50   ; 4.155  ; 4.066  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK_50   ; 4.155  ; 4.066  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK_50   ; 3.993  ; 3.963  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50   ; 4.361  ; 4.345  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK_50   ; 3.987  ; 3.942  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK_50   ; 6.199  ; 5.858  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 6.755  ; 6.703  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 6.386  ; 6.387  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 6.755  ; 6.703  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 5.931  ; 5.864  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 5.552  ; 5.520  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 5.998  ; 5.876  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 6.456  ; 6.313  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 6.233  ; 6.197  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 5.489  ; 5.416  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 5.960  ; 5.878  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 6.110  ; 5.980  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 5.424  ; 5.303  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 6.200  ; 6.125  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 5.646  ; 5.557  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 5.575  ; 5.511  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 6.052  ; 6.036  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 5.802  ; 5.766  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK_50   ; 3.837  ; 3.800  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK_50   ; 3.747  ; 3.745  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK_50   ; 3.837  ; 3.800  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50   ; 4.507  ; 4.474  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK_50   ; 5.410  ; 5.450  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ; -0.454 ;        ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK_50   ;        ; -0.553 ; Fall       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
+----------------+------------+--------+--------+------------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                         ;
+----------------+------------+--------+--------+------------+----------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+----------------+------------+--------+--------+------------+----------------------------------------------------------+
; GPIO_2[*]      ; CLOCK_50   ; 5.346  ; 5.282  ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[1]     ; CLOCK_50   ; 5.346  ; 5.282  ; Rise       ; CLOCK_50                                                 ;
; MTL_B[*]       ; CLOCK_50   ; 3.935  ; 3.905  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[0]      ; CLOCK_50   ; 3.977  ; 3.913  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[1]      ; CLOCK_50   ; 3.935  ; 3.905  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[2]      ; CLOCK_50   ; 4.192  ; 4.133  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[3]      ; CLOCK_50   ; 4.305  ; 4.218  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[4]      ; CLOCK_50   ; 4.254  ; 4.209  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[5]      ; CLOCK_50   ; 4.365  ; 4.338  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[6]      ; CLOCK_50   ; 4.411  ; 4.393  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[7]      ; CLOCK_50   ; 5.963  ; 5.665  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_G[*]       ; CLOCK_50   ; 4.083  ; 4.068  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[0]      ; CLOCK_50   ; 4.363  ; 4.319  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[1]      ; CLOCK_50   ; 6.000  ; 5.705  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[2]      ; CLOCK_50   ; 4.154  ; 4.147  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[3]      ; CLOCK_50   ; 4.341  ; 4.304  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[4]      ; CLOCK_50   ; 4.189  ; 4.140  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[5]      ; CLOCK_50   ; 4.806  ; 4.744  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[6]      ; CLOCK_50   ; 4.782  ; 4.730  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[7]      ; CLOCK_50   ; 4.083  ; 4.068  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_HSD        ; CLOCK_50   ; 4.232  ; 4.194  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_R[*]       ; CLOCK_50   ; 3.755  ; 3.721  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[0]      ; CLOCK_50   ; 4.196  ; 4.153  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[1]      ; CLOCK_50   ; 3.968  ; 3.918  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[2]      ; CLOCK_50   ; 4.023  ; 3.964  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[3]      ; CLOCK_50   ; 4.023  ; 3.970  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[4]      ; CLOCK_50   ; 3.755  ; 3.721  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[5]      ; CLOCK_50   ; 3.772  ; 3.758  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[6]      ; CLOCK_50   ; 3.822  ; 3.814  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[7]      ; CLOCK_50   ; 3.987  ; 3.954  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_VSD        ; CLOCK_50   ; 4.440  ; 4.373  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_DCLK       ; CLOCK_50   ; 12.533 ;        ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; MTL_DCLK       ; CLOCK_50   ;        ; 12.462 ; Fall       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 3.238  ; 3.179  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 3.996  ; 3.936  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 3.730  ; 3.690  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 3.915  ; 3.879  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 3.238  ; 3.179  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 3.680  ; 3.616  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 3.262  ; 3.225  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 3.697  ; 3.653  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 3.648  ; 3.604  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 3.856  ; 3.806  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 4.053  ; 4.026  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 3.636  ; 3.617  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 3.743  ; 3.685  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[12] ; CLOCK_50   ; 3.806  ; 3.757  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK_50   ; 3.474  ; 3.443  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK_50   ; 3.631  ; 3.542  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK_50   ; 3.474  ; 3.443  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50   ; 3.832  ; 3.813  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK_50   ; 3.470  ; 3.423  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK_50   ; 5.674  ; 5.332  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 4.381  ; 4.337  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 5.326  ; 5.276  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 5.666  ; 5.581  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 4.743  ; 4.711  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 4.495  ; 4.440  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 4.916  ; 4.854  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 5.359  ; 5.276  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 5.116  ; 5.032  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 4.480  ; 4.411  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 5.237  ; 5.144  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 4.788  ; 4.730  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 4.381  ; 4.337  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 4.942  ; 4.868  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 4.491  ; 4.434  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 4.597  ; 4.533  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 4.776  ; 4.736  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 4.528  ; 4.485  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK_50   ; 3.240  ; 3.234  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK_50   ; 3.240  ; 3.234  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK_50   ; 3.325  ; 3.287  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50   ; 3.971  ; 3.937  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK_50   ; 4.838  ; 4.874  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ; -0.905 ;        ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK_50   ;        ; -1.003 ; Fall       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
+----------------+------------+--------+--------+------------+----------------------------------------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; GPIO_2[3]  ; GPIO_2[1]   ; 5.985 ; 5.865 ; 6.511 ; 6.391 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; GPIO_2[3]  ; GPIO_2[1]   ; 5.786 ; 5.666 ; 6.300 ; 6.180 ;
+------------+-------------+-------+-------+-------+-------+


+-------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                               ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.869 ; 3.736 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 4.673 ; 4.551 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 4.673 ; 4.551 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.869 ; 3.736 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 4.888 ; 4.768 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 4.759 ; 4.637 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 4.697 ; 4.575 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 4.697 ; 4.575 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 4.070 ; 3.937 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 4.982 ; 4.849 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 4.980 ; 4.847 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 4.569 ; 4.436 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 4.569 ; 4.436 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 4.111 ; 3.978 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 4.569 ; 4.436 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 4.569 ; 4.436 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 4.759 ; 4.637 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                       ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.331 ; 3.198 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 4.132 ; 4.010 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 4.132 ; 4.010 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.331 ; 3.198 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 4.333 ; 4.213 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 4.214 ; 4.092 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 4.154 ; 4.032 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 4.154 ; 4.032 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.524 ; 3.391 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 4.400 ; 4.267 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 4.398 ; 4.265 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 4.003 ; 3.870 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 4.003 ; 3.870 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.564 ; 3.431 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 4.003 ; 3.870 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 4.003 ; 3.870 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 4.214 ; 4.092 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                      ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.821     ; 3.954     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 4.656     ; 4.778     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 4.656     ; 4.778     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.821     ; 3.954     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 4.926     ; 5.046     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 4.771     ; 4.893     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 4.688     ; 4.810     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 4.688     ; 4.810     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 4.024     ; 4.157     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 4.980     ; 5.113     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 4.978     ; 5.111     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 4.589     ; 4.722     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 4.589     ; 4.722     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 4.053     ; 4.186     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 4.589     ; 4.722     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 4.589     ; 4.722     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 4.771     ; 4.893     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                              ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.280     ; 3.413     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 4.110     ; 4.232     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 4.110     ; 4.232     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.280     ; 3.413     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 4.364     ; 4.484     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 4.220     ; 4.342     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 4.141     ; 4.263     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 4.141     ; 4.263     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.475     ; 3.608     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 4.393     ; 4.526     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 4.391     ; 4.524     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 4.017     ; 4.150     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 4.017     ; 4.150     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.503     ; 3.636     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 4.017     ; 4.150     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 4.017     ; 4.150     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 4.220     ; 4.342     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                       ;
+------------+-----------------+----------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                               ; Note                                                          ;
+------------+-----------------+----------------------------------------------------------+---------------------------------------------------------------+
; 171.53 MHz ; 171.53 MHz      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 189.11 MHz ; 189.11 MHz      ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 315.46 MHz ; 250.0 MHz       ; CLOCK_50                                                 ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+----------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.622 ; -103.621      ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.048 ; -18.671       ;
; CLOCK_50                                                 ; 16.830 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; CLOCK_50                                                 ; 0.312 ; 0.000         ;
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.312 ; 0.000         ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.340 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                             ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.364 ; -112.964      ;
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.081 ; -4.162        ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                             ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.828 ; 0.000         ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.844 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                  ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.743  ; 0.000         ;
; CLOCK_50                                                 ; 9.514  ; 0.000         ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 14.891 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                         ;
+--------+---------------------------------------+------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                        ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -2.622 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[2]      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.766     ; 2.025      ;
; -2.622 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[4]      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.766     ; 2.025      ;
; -2.602 ; load_new                              ; sdram_control:sdram_control_inst|mLENGTH[7]    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.763     ; 2.008      ;
; -2.602 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[15]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.763     ; 2.008      ;
; -2.602 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[18]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.763     ; 2.008      ;
; -2.602 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[21]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.763     ; 2.008      ;
; -2.602 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[22]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.763     ; 2.008      ;
; -2.549 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[15] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.762     ; 1.956      ;
; -2.496 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[10] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.764     ; 1.901      ;
; -2.496 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[7]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.764     ; 1.901      ;
; -2.496 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[8]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.764     ; 1.901      ;
; -2.496 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[9]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.764     ; 1.901      ;
; -2.496 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[11] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.764     ; 1.901      ;
; -2.496 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[12] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.764     ; 1.901      ;
; -2.496 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[13] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.764     ; 1.901      ;
; -2.496 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[14] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.764     ; 1.901      ;
; -2.394 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[11]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.764     ; 1.799      ;
; -2.394 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[9]      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.764     ; 1.799      ;
; -2.394 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[12]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.764     ; 1.799      ;
; -2.394 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[7]      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.764     ; 1.799      ;
; -2.394 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[8]      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.764     ; 1.799      ;
; -2.394 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[17]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.764     ; 1.799      ;
; -2.376 ; load_new                              ; sdram_control:sdram_control_inst|mLENGTH[1]    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.767     ; 1.778      ;
; -2.237 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[1]      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.765     ; 1.641      ;
; -2.237 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[10]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.765     ; 1.641      ;
; -2.237 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[13]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.765     ; 1.641      ;
; -2.237 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[5]      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.765     ; 1.641      ;
; -2.237 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[14]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.765     ; 1.641      ;
; -2.237 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[19]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.765     ; 1.641      ;
; -2.237 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[3]      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.765     ; 1.641      ;
; -2.237 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[6]      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.765     ; 1.641      ;
; -2.237 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[16]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.765     ; 1.641      ;
; -2.237 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[20]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.765     ; 1.641      ;
; -2.237 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[23]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.765     ; 1.641      ;
; -2.208 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[19] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.447     ; 1.930      ;
; -2.208 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[16] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.447     ; 1.930      ;
; -2.208 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[17] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.447     ; 1.930      ;
; -2.208 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[18] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.447     ; 1.930      ;
; -2.208 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[20] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.447     ; 1.930      ;
; -2.208 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[22] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.447     ; 1.930      ;
; -2.208 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[21] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.447     ; 1.930      ;
; -2.208 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[23] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.447     ; 1.930      ;
; -1.921 ; load_new                              ; sdram_control:sdram_control_inst|RD_MASK[0]    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.763     ; 1.327      ;
; -1.918 ; load_new                              ; sdram_control:sdram_control_inst|mWR           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.763     ; 1.324      ;
; 2.921  ; reset_delay:reset_delay_inst|cont[20] ; sdram_control:sdram_control_inst|mADDR[2]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.031     ; 4.993      ;
; 2.921  ; reset_delay:reset_delay_inst|cont[20] ; sdram_control:sdram_control_inst|mADDR[4]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.031     ; 4.993      ;
; 2.941  ; reset_delay:reset_delay_inst|cont[20] ; sdram_control:sdram_control_inst|mLENGTH[7]    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.028     ; 4.976      ;
; 2.941  ; reset_delay:reset_delay_inst|cont[20] ; sdram_control:sdram_control_inst|mADDR[15]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.028     ; 4.976      ;
; 2.941  ; reset_delay:reset_delay_inst|cont[20] ; sdram_control:sdram_control_inst|mADDR[18]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.028     ; 4.976      ;
; 2.941  ; reset_delay:reset_delay_inst|cont[20] ; sdram_control:sdram_control_inst|mADDR[21]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.028     ; 4.976      ;
; 2.941  ; reset_delay:reset_delay_inst|cont[20] ; sdram_control:sdram_control_inst|mADDR[22]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.028     ; 4.976      ;
; 3.055  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[2]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.031     ; 4.859      ;
; 3.055  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[4]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.031     ; 4.859      ;
; 3.075  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mLENGTH[7]    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.028     ; 4.842      ;
; 3.075  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[15]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.028     ; 4.842      ;
; 3.075  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[18]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.028     ; 4.842      ;
; 3.075  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[21]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.028     ; 4.842      ;
; 3.075  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[22]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.028     ; 4.842      ;
; 3.103  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|mADDR[2]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.031     ; 4.811      ;
; 3.103  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|mADDR[4]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.031     ; 4.811      ;
; 3.123  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|mLENGTH[7]    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.028     ; 4.794      ;
; 3.123  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|mADDR[15]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.028     ; 4.794      ;
; 3.123  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|mADDR[18]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.028     ; 4.794      ;
; 3.123  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|mADDR[21]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.028     ; 4.794      ;
; 3.123  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|mADDR[22]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.028     ; 4.794      ;
; 3.139  ; reset_delay:reset_delay_inst|cont[22] ; sdram_control:sdram_control_inst|mADDR[2]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.031     ; 4.775      ;
; 3.139  ; reset_delay:reset_delay_inst|cont[22] ; sdram_control:sdram_control_inst|mADDR[4]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.031     ; 4.775      ;
; 3.149  ; reset_delay:reset_delay_inst|cont[20] ; sdram_control:sdram_control_inst|mADDR[11]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.029     ; 4.767      ;
; 3.149  ; reset_delay:reset_delay_inst|cont[20] ; sdram_control:sdram_control_inst|mADDR[9]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.029     ; 4.767      ;
; 3.149  ; reset_delay:reset_delay_inst|cont[20] ; sdram_control:sdram_control_inst|mADDR[12]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.029     ; 4.767      ;
; 3.149  ; reset_delay:reset_delay_inst|cont[20] ; sdram_control:sdram_control_inst|mADDR[7]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.029     ; 4.767      ;
; 3.149  ; reset_delay:reset_delay_inst|cont[20] ; sdram_control:sdram_control_inst|mADDR[8]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.029     ; 4.767      ;
; 3.149  ; reset_delay:reset_delay_inst|cont[20] ; sdram_control:sdram_control_inst|mADDR[17]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.029     ; 4.767      ;
; 3.159  ; reset_delay:reset_delay_inst|cont[22] ; sdram_control:sdram_control_inst|mLENGTH[7]    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.028     ; 4.758      ;
; 3.159  ; reset_delay:reset_delay_inst|cont[22] ; sdram_control:sdram_control_inst|mADDR[15]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.028     ; 4.758      ;
; 3.159  ; reset_delay:reset_delay_inst|cont[22] ; sdram_control:sdram_control_inst|mADDR[18]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.028     ; 4.758      ;
; 3.159  ; reset_delay:reset_delay_inst|cont[22] ; sdram_control:sdram_control_inst|mADDR[21]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.028     ; 4.758      ;
; 3.159  ; reset_delay:reset_delay_inst|cont[22] ; sdram_control:sdram_control_inst|mADDR[22]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.028     ; 4.758      ;
; 3.167  ; reset_delay:reset_delay_inst|cont[20] ; sdram_control:sdram_control_inst|mLENGTH[1]    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.032     ; 4.746      ;
; 3.221  ; reset_delay:reset_delay_inst|cont[21] ; sdram_control:sdram_control_inst|mADDR[2]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.031     ; 4.693      ;
; 3.221  ; reset_delay:reset_delay_inst|cont[21] ; sdram_control:sdram_control_inst|mADDR[4]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.031     ; 4.693      ;
; 3.234  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|mADDR[2]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.031     ; 4.680      ;
; 3.234  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|mADDR[4]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.031     ; 4.680      ;
; 3.241  ; reset_delay:reset_delay_inst|cont[21] ; sdram_control:sdram_control_inst|mLENGTH[7]    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.028     ; 4.676      ;
; 3.241  ; reset_delay:reset_delay_inst|cont[21] ; sdram_control:sdram_control_inst|mADDR[15]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.028     ; 4.676      ;
; 3.241  ; reset_delay:reset_delay_inst|cont[21] ; sdram_control:sdram_control_inst|mADDR[18]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.028     ; 4.676      ;
; 3.241  ; reset_delay:reset_delay_inst|cont[21] ; sdram_control:sdram_control_inst|mADDR[21]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.028     ; 4.676      ;
; 3.241  ; reset_delay:reset_delay_inst|cont[21] ; sdram_control:sdram_control_inst|mADDR[22]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.028     ; 4.676      ;
; 3.254  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|mLENGTH[7]    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.028     ; 4.663      ;
; 3.254  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|mADDR[15]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.028     ; 4.663      ;
; 3.254  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|mADDR[18]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.028     ; 4.663      ;
; 3.254  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|mADDR[21]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.028     ; 4.663      ;
; 3.254  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|mADDR[22]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.028     ; 4.663      ;
; 3.281  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[11]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.029     ; 4.635      ;
; 3.281  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[9]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.029     ; 4.635      ;
; 3.281  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[12]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.029     ; 4.635      ;
; 3.281  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[7]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.029     ; 4.635      ;
; 3.281  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[8]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.029     ; 4.635      ;
; 3.281  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[17]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.029     ; 4.635      ;
; 3.301  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mLENGTH[1]    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.032     ; 4.612      ;
+--------+---------------------------------------+------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                              ;
+--------+----------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                                      ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -2.048 ; reset_delay:reset_delay_inst|cont[26]        ; mtl_controller:mtl_controller_inst|read_green[7]             ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.319     ; 1.290      ;
; -2.046 ; reset_delay:reset_delay_inst|cont[26]        ; mtl_controller:mtl_controller_inst|read_red[6]               ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.319     ; 1.288      ;
; -2.046 ; reset_delay:reset_delay_inst|cont[26]        ; mtl_controller:mtl_controller_inst|read_blue[6]              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.319     ; 1.288      ;
; -2.045 ; reset_delay:reset_delay_inst|cont[26]        ; mtl_controller:mtl_controller_inst|read_red[7]               ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.319     ; 1.287      ;
; -2.045 ; reset_delay:reset_delay_inst|cont[26]        ; mtl_controller:mtl_controller_inst|read_blue[7]              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.319     ; 1.287      ;
; -1.742 ; LT_SPI:Surf|Data_Out[0]                      ; mtl_controller:mtl_controller_inst|Color_block:Beta|red[0]   ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.323     ; 0.980      ;
; -1.688 ; LT_SPI:Surf|Data_Out[2]                      ; mtl_controller:mtl_controller_inst|Color_block:Beta|blue[3]  ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.323     ; 0.926      ;
; -1.684 ; LT_SPI:Surf|Data_Out[2]                      ; mtl_controller:mtl_controller_inst|Color_block:Beta|green[0] ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.323     ; 0.922      ;
; -1.682 ; LT_SPI:Surf|Data_Out[2]                      ; mtl_controller:mtl_controller_inst|Color_block:Beta|red[2]   ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.323     ; 0.920      ;
; -1.645 ; LT_SPI:Surf|Data_Out[2]                      ; mtl_controller:mtl_controller_inst|Color_block:Beta|blue[4]  ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.323     ; 0.883      ;
; -1.536 ; LT_SPI:Surf|Data_Out[1]                      ; mtl_controller:mtl_controller_inst|Color_block:Beta|red[2]   ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.323     ; 0.774      ;
; -1.536 ; LT_SPI:Surf|Data_Out[1]                      ; mtl_controller:mtl_controller_inst|Color_block:Beta|green[0] ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.323     ; 0.774      ;
; -1.535 ; LT_SPI:Surf|Data_Out[1]                      ; mtl_controller:mtl_controller_inst|Color_block:Beta|blue[4]  ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.323     ; 0.773      ;
; -1.534 ; LT_SPI:Surf|Data_Out[1]                      ; mtl_controller:mtl_controller_inst|Color_block:Beta|red[0]   ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.323     ; 0.772      ;
; -1.534 ; LT_SPI:Surf|Data_Out[1]                      ; mtl_controller:mtl_controller_inst|Color_block:Beta|blue[3]  ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.323     ; 0.772      ;
; -1.430 ; LT_SPI:Surf|Data_Out[2]                      ; mtl_controller:mtl_controller_inst|Color_block:Beta|red[0]   ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.323     ; 0.668      ;
; -1.430 ; LT_SPI:Surf|Data_Out[0]                      ; mtl_controller:mtl_controller_inst|Color_block:Beta|green[0] ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.323     ; 0.668      ;
; -1.430 ; LT_SPI:Surf|Data_Out[0]                      ; mtl_controller:mtl_controller_inst|Color_block:Beta|red[2]   ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.323     ; 0.668      ;
; -1.426 ; LT_SPI:Surf|Data_Out[0]                      ; mtl_controller:mtl_controller_inst|Color_block:Beta|blue[3]  ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.323     ; 0.664      ;
; -1.415 ; LT_SPI:Surf|Data_Out[0]                      ; mtl_controller:mtl_controller_inst|Color_block:Beta|blue[4]  ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.323     ; 0.653      ;
; 24.473 ; mtl_controller:mtl_controller_inst|y_cnt[7]  ; load_new                                                     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.399     ; 5.426      ;
; 24.498 ; mtl_controller:mtl_controller_inst|y_cnt[6]  ; load_new                                                     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.399     ; 5.401      ;
; 24.625 ; mtl_controller:mtl_controller_inst|y_cnt[8]  ; load_new                                                     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.399     ; 5.274      ;
; 24.730 ; mtl_controller:mtl_controller_inst|y_cnt[5]  ; load_new                                                     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.399     ; 5.169      ;
; 24.848 ; mtl_controller:mtl_controller_inst|y_cnt[1]  ; load_new                                                     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.399     ; 5.051      ;
; 24.885 ; mtl_controller:mtl_controller_inst|y_cnt[4]  ; load_new                                                     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.399     ; 5.014      ;
; 25.068 ; mtl_controller:mtl_controller_inst|y_cnt[0]  ; load_new                                                     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.399     ; 4.831      ;
; 26.026 ; mtl_controller:mtl_controller_inst|x_cnt[7]  ; load_new                                                     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.404     ; 3.868      ;
; 26.208 ; mtl_controller:mtl_controller_inst|y_cnt[9]  ; load_new                                                     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.371     ; 3.719      ;
; 26.295 ; mtl_controller:mtl_controller_inst|x_cnt[0]  ; mtl_controller:mtl_controller_inst|x_cnt[5]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.407     ; 3.596      ;
; 26.393 ; mtl_controller:mtl_controller_inst|y_cnt[3]  ; load_new                                                     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.371     ; 3.534      ;
; 26.396 ; mtl_controller:mtl_controller_inst|x_cnt[6]  ; load_new                                                     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.072     ; 3.830      ;
; 26.481 ; mtl_controller:mtl_controller_inst|x_cnt[9]  ; load_new                                                     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.072     ; 3.745      ;
; 26.596 ; mtl_controller:mtl_controller_inst|x_cnt[0]  ; load_new                                                     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.424     ; 3.278      ;
; 26.607 ; mtl_controller:mtl_controller_inst|y_cnt[2]  ; load_new                                                     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.371     ; 3.320      ;
; 26.657 ; mtl_controller:mtl_controller_inst|y_cnt[7]  ; mtl_controller:mtl_controller_inst|y_cnt[9]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.094     ; 3.547      ;
; 26.674 ; mtl_controller:mtl_controller_inst|y_cnt[4]  ; mtl_controller:mtl_controller_inst|read_green[7]             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.066     ; 3.558      ;
; 26.675 ; mtl_controller:mtl_controller_inst|y_cnt[4]  ; mtl_controller:mtl_controller_inst|read_red[7]               ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.066     ; 3.557      ;
; 26.675 ; mtl_controller:mtl_controller_inst|y_cnt[4]  ; mtl_controller:mtl_controller_inst|read_red[6]               ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.066     ; 3.557      ;
; 26.675 ; mtl_controller:mtl_controller_inst|y_cnt[4]  ; mtl_controller:mtl_controller_inst|read_blue[7]              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.066     ; 3.557      ;
; 26.675 ; mtl_controller:mtl_controller_inst|y_cnt[4]  ; mtl_controller:mtl_controller_inst|read_blue[6]              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.066     ; 3.557      ;
; 26.676 ; mtl_controller:mtl_controller_inst|y_cnt[6]  ; mtl_controller:mtl_controller_inst|y_cnt[9]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.094     ; 3.528      ;
; 26.754 ; mtl_controller:mtl_controller_inst|x_cnt[0]  ; mtl_controller:mtl_controller_inst|x_cnt[10]                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.407     ; 3.137      ;
; 26.760 ; mtl_controller:mtl_controller_inst|y_cnt[6]  ; mtl_controller:mtl_controller_inst|read_green[7]             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.066     ; 3.472      ;
; 26.761 ; mtl_controller:mtl_controller_inst|y_cnt[6]  ; mtl_controller:mtl_controller_inst|read_red[7]               ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.066     ; 3.471      ;
; 26.761 ; mtl_controller:mtl_controller_inst|y_cnt[6]  ; mtl_controller:mtl_controller_inst|read_red[6]               ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.066     ; 3.471      ;
; 26.761 ; mtl_controller:mtl_controller_inst|y_cnt[6]  ; mtl_controller:mtl_controller_inst|read_blue[7]              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.066     ; 3.471      ;
; 26.761 ; mtl_controller:mtl_controller_inst|y_cnt[6]  ; mtl_controller:mtl_controller_inst|read_blue[6]              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.066     ; 3.471      ;
; 26.764 ; mtl_controller:mtl_controller_inst|x_cnt[5]  ; load_new                                                     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.072     ; 3.462      ;
; 26.774 ; mtl_controller:mtl_controller_inst|y_cnt[7]  ; mtl_controller:mtl_controller_inst|y_cnt[2]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.094     ; 3.430      ;
; 26.776 ; mtl_controller:mtl_controller_inst|y_cnt[7]  ; mtl_controller:mtl_controller_inst|y_cnt[3]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.094     ; 3.428      ;
; 26.793 ; mtl_controller:mtl_controller_inst|y_cnt[6]  ; mtl_controller:mtl_controller_inst|y_cnt[2]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.094     ; 3.411      ;
; 26.795 ; mtl_controller:mtl_controller_inst|y_cnt[6]  ; mtl_controller:mtl_controller_inst|y_cnt[3]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.094     ; 3.409      ;
; 26.807 ; mtl_controller:mtl_controller_inst|x_cnt[8]  ; load_new                                                     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.072     ; 3.419      ;
; 26.811 ; mtl_controller:mtl_controller_inst|y_cnt[8]  ; mtl_controller:mtl_controller_inst|y_cnt[9]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.094     ; 3.393      ;
; 26.829 ; mtl_controller:mtl_controller_inst|y_cnt[1]  ; mtl_controller:mtl_controller_inst|read_green[7]             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.066     ; 3.403      ;
; 26.831 ; mtl_controller:mtl_controller_inst|y_cnt[1]  ; mtl_controller:mtl_controller_inst|read_red[6]               ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.066     ; 3.401      ;
; 26.831 ; mtl_controller:mtl_controller_inst|y_cnt[1]  ; mtl_controller:mtl_controller_inst|read_blue[6]              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.066     ; 3.401      ;
; 26.832 ; mtl_controller:mtl_controller_inst|y_cnt[1]  ; mtl_controller:mtl_controller_inst|read_red[7]               ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.066     ; 3.400      ;
; 26.832 ; mtl_controller:mtl_controller_inst|y_cnt[1]  ; mtl_controller:mtl_controller_inst|read_blue[7]              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.066     ; 3.400      ;
; 26.844 ; mtl_controller:mtl_controller_inst|y_cnt[0]  ; mtl_controller:mtl_controller_inst|read_green[7]             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.066     ; 3.388      ;
; 26.846 ; mtl_controller:mtl_controller_inst|y_cnt[0]  ; mtl_controller:mtl_controller_inst|read_red[6]               ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.066     ; 3.386      ;
; 26.846 ; mtl_controller:mtl_controller_inst|y_cnt[0]  ; mtl_controller:mtl_controller_inst|read_blue[6]              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.066     ; 3.386      ;
; 26.847 ; mtl_controller:mtl_controller_inst|y_cnt[0]  ; mtl_controller:mtl_controller_inst|read_red[7]               ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.066     ; 3.385      ;
; 26.847 ; mtl_controller:mtl_controller_inst|y_cnt[0]  ; mtl_controller:mtl_controller_inst|read_blue[7]              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.066     ; 3.385      ;
; 26.862 ; mtl_controller:mtl_controller_inst|x_cnt[4]  ; load_new                                                     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.404     ; 3.032      ;
; 26.886 ; mtl_controller:mtl_controller_inst|y_cnt[4]  ; mtl_controller:mtl_controller_inst|Color_block:Beta|position ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.381     ; 3.031      ;
; 26.890 ; mtl_controller:mtl_controller_inst|y_cnt[5]  ; mtl_controller:mtl_controller_inst|read_green[7]             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.066     ; 3.342      ;
; 26.891 ; mtl_controller:mtl_controller_inst|y_cnt[5]  ; mtl_controller:mtl_controller_inst|read_red[7]               ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.066     ; 3.341      ;
; 26.891 ; mtl_controller:mtl_controller_inst|y_cnt[5]  ; mtl_controller:mtl_controller_inst|read_red[6]               ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.066     ; 3.341      ;
; 26.891 ; mtl_controller:mtl_controller_inst|y_cnt[5]  ; mtl_controller:mtl_controller_inst|read_blue[7]              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.066     ; 3.341      ;
; 26.891 ; mtl_controller:mtl_controller_inst|y_cnt[5]  ; mtl_controller:mtl_controller_inst|read_blue[6]              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.066     ; 3.341      ;
; 26.919 ; mtl_controller:mtl_controller_inst|x_cnt[2]  ; mtl_controller:mtl_controller_inst|x_cnt[5]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.055     ; 3.324      ;
; 26.923 ; mtl_controller:mtl_controller_inst|y_cnt[5]  ; mtl_controller:mtl_controller_inst|y_cnt[9]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.094     ; 3.281      ;
; 26.928 ; mtl_controller:mtl_controller_inst|y_cnt[8]  ; mtl_controller:mtl_controller_inst|y_cnt[2]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.094     ; 3.276      ;
; 26.930 ; mtl_controller:mtl_controller_inst|y_cnt[8]  ; mtl_controller:mtl_controller_inst|y_cnt[3]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.094     ; 3.274      ;
; 26.932 ; mtl_controller:mtl_controller_inst|x_cnt[1]  ; mtl_controller:mtl_controller_inst|x_cnt[5]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.387     ; 2.979      ;
; 26.946 ; mtl_controller:mtl_controller_inst|x_cnt[10] ; load_new                                                     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.072     ; 3.280      ;
; 26.972 ; mtl_controller:mtl_controller_inst|y_cnt[6]  ; mtl_controller:mtl_controller_inst|Color_block:Beta|position ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.381     ; 2.945      ;
; 26.975 ; mtl_controller:mtl_controller_inst|x_cnt[3]  ; load_new                                                     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.404     ; 2.919      ;
; 26.993 ; mtl_controller:mtl_controller_inst|x_cnt[7]  ; mtl_controller:mtl_controller_inst|x_cnt[5]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.387     ; 2.918      ;
; 27.000 ; mtl_controller:mtl_controller_inst|y_cnt[5]  ; mtl_controller:mtl_controller_inst|Color_block:Beta|position ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.381     ; 2.917      ;
; 27.012 ; mtl_controller:mtl_controller_inst|x_cnt[3]  ; mtl_controller:mtl_controller_inst|x_cnt[5]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.387     ; 2.899      ;
; 27.013 ; mtl_controller:mtl_controller_inst|x_cnt[0]  ; mtl_controller:mtl_controller_inst|x_cnt[8]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.407     ; 2.878      ;
; 27.017 ; mtl_controller:mtl_controller_inst|y_cnt[7]  ; mtl_controller:mtl_controller_inst|read_green[7]             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.066     ; 3.215      ;
; 27.018 ; mtl_controller:mtl_controller_inst|x_cnt[0]  ; mtl_controller:mtl_controller_inst|x_cnt[9]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.407     ; 2.873      ;
; 27.019 ; mtl_controller:mtl_controller_inst|y_cnt[7]  ; mtl_controller:mtl_controller_inst|read_red[6]               ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.066     ; 3.213      ;
; 27.019 ; mtl_controller:mtl_controller_inst|y_cnt[7]  ; mtl_controller:mtl_controller_inst|read_blue[6]              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.066     ; 3.213      ;
; 27.020 ; mtl_controller:mtl_controller_inst|y_cnt[7]  ; mtl_controller:mtl_controller_inst|y_cnt[0]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.067     ; 3.211      ;
; 27.020 ; mtl_controller:mtl_controller_inst|y_cnt[7]  ; mtl_controller:mtl_controller_inst|read_red[7]               ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.066     ; 3.212      ;
; 27.020 ; mtl_controller:mtl_controller_inst|y_cnt[7]  ; mtl_controller:mtl_controller_inst|read_blue[7]              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.066     ; 3.212      ;
; 27.037 ; mtl_controller:mtl_controller_inst|y_cnt[5]  ; mtl_controller:mtl_controller_inst|y_cnt[3]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.094     ; 3.167      ;
; 27.037 ; mtl_controller:mtl_controller_inst|y_cnt[5]  ; mtl_controller:mtl_controller_inst|y_cnt[2]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.094     ; 3.167      ;
; 27.039 ; mtl_controller:mtl_controller_inst|y_cnt[6]  ; mtl_controller:mtl_controller_inst|y_cnt[0]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.067     ; 3.192      ;
; 27.041 ; mtl_controller:mtl_controller_inst|y_cnt[1]  ; mtl_controller:mtl_controller_inst|y_cnt[9]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.094     ; 3.163      ;
; 27.054 ; mtl_controller:mtl_controller_inst|y_cnt[1]  ; mtl_controller:mtl_controller_inst|Color_block:Beta|position ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.381     ; 2.863      ;
; 27.065 ; mtl_controller:mtl_controller_inst|y_cnt[0]  ; mtl_controller:mtl_controller_inst|Color_block:Beta|position ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.381     ; 2.852      ;
; 27.071 ; mtl_controller:mtl_controller_inst|x_cnt[5]  ; mtl_controller:mtl_controller_inst|y_cnt[9]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.233      ; 3.460      ;
; 27.071 ; mtl_controller:mtl_controller_inst|x_cnt[5]  ; mtl_controller:mtl_controller_inst|y_cnt[3]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.233      ; 3.460      ;
; 27.071 ; mtl_controller:mtl_controller_inst|x_cnt[5]  ; mtl_controller:mtl_controller_inst|y_cnt[2]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.233      ; 3.460      ;
+--------+----------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                       ;
+--------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.830 ; reset_delay:reset_delay_inst|cont[0]  ; reset_delay:reset_delay_inst|cont[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 3.106      ;
; 16.834 ; reset_delay:reset_delay_inst|cont[1]  ; reset_delay:reset_delay_inst|cont[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 3.102      ;
; 16.839 ; reset_delay:reset_delay_inst|cont[2]  ; reset_delay:reset_delay_inst|cont[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 3.097      ;
; 16.933 ; reset_delay:reset_delay_inst|cont[3]  ; reset_delay:reset_delay_inst|cont[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 3.003      ;
; 16.941 ; reset_delay:reset_delay_inst|cont[4]  ; reset_delay:reset_delay_inst|cont[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 2.995      ;
; 17.029 ; reset_delay:reset_delay_inst|cont[5]  ; reset_delay:reset_delay_inst|cont[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 2.907      ;
; 17.037 ; reset_delay:reset_delay_inst|cont[6]  ; reset_delay:reset_delay_inst|cont[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 2.899      ;
; 17.129 ; reset_delay:reset_delay_inst|cont[7]  ; reset_delay:reset_delay_inst|cont[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 2.807      ;
; 17.137 ; reset_delay:reset_delay_inst|cont[8]  ; reset_delay:reset_delay_inst|cont[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 2.799      ;
; 17.157 ; LT_SPI:Surf|SPI_address[0]            ; LT_SPI:Surf|SPI_data[6]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.780      ;
; 17.157 ; LT_SPI:Surf|SPI_address[0]            ; LT_SPI:Surf|SPI_data[5]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.780      ;
; 17.157 ; LT_SPI:Surf|SPI_address[0]            ; LT_SPI:Surf|SPI_data[4]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.780      ;
; 17.157 ; LT_SPI:Surf|SPI_address[0]            ; LT_SPI:Surf|SPI_data[3]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.780      ;
; 17.157 ; LT_SPI:Surf|SPI_address[0]            ; LT_SPI:Surf|SPI_data[2]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.780      ;
; 17.157 ; LT_SPI:Surf|SPI_address[0]            ; LT_SPI:Surf|SPI_data[1]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.780      ;
; 17.157 ; LT_SPI:Surf|SPI_address[0]            ; LT_SPI:Surf|SPI_data[0]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.780      ;
; 17.158 ; LT_SPI:Surf|SPI_address[0]            ; LT_SPI:Surf|Data_Out[2]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.784      ;
; 17.158 ; LT_SPI:Surf|SPI_address[0]            ; LT_SPI:Surf|Data_Out[1]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.784      ;
; 17.158 ; LT_SPI:Surf|SPI_address[0]            ; LT_SPI:Surf|Data_Out[0]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.784      ;
; 17.233 ; reset_delay:reset_delay_inst|cont[9]  ; reset_delay:reset_delay_inst|cont[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 2.703      ;
; 17.239 ; reset_delay:reset_delay_inst|cont[10] ; reset_delay:reset_delay_inst|cont[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 2.697      ;
; 17.334 ; reset_delay:reset_delay_inst|cont[11] ; reset_delay:reset_delay_inst|cont[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 2.602      ;
; 17.339 ; reset_delay:reset_delay_inst|cont[12] ; reset_delay:reset_delay_inst|cont[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 2.597      ;
; 17.394 ; reset_delay:reset_delay_inst|cont[15] ; reset_delay:reset_delay_inst|cont[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.546      ;
; 17.406 ; LT_SPI:Surf|SPI_address[2]            ; LT_SPI:Surf|SPI_data[6]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.531      ;
; 17.406 ; LT_SPI:Surf|SPI_address[2]            ; LT_SPI:Surf|SPI_data[5]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.531      ;
; 17.406 ; LT_SPI:Surf|SPI_address[2]            ; LT_SPI:Surf|SPI_data[4]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.531      ;
; 17.406 ; LT_SPI:Surf|SPI_address[2]            ; LT_SPI:Surf|SPI_data[3]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.531      ;
; 17.406 ; LT_SPI:Surf|SPI_address[2]            ; LT_SPI:Surf|SPI_data[2]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.531      ;
; 17.406 ; LT_SPI:Surf|SPI_address[2]            ; LT_SPI:Surf|SPI_data[1]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.531      ;
; 17.406 ; LT_SPI:Surf|SPI_address[2]            ; LT_SPI:Surf|SPI_data[0]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.531      ;
; 17.412 ; LT_SPI:Surf|SPI_address[2]            ; LT_SPI:Surf|Data_Out[2]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.530      ;
; 17.412 ; LT_SPI:Surf|SPI_address[2]            ; LT_SPI:Surf|Data_Out[1]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.530      ;
; 17.412 ; LT_SPI:Surf|SPI_address[2]            ; LT_SPI:Surf|Data_Out[0]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.530      ;
; 17.434 ; reset_delay:reset_delay_inst|cont[13] ; reset_delay:reset_delay_inst|cont[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 2.502      ;
; 17.444 ; reset_delay:reset_delay_inst|cont[14] ; reset_delay:reset_delay_inst|cont[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.496      ;
; 17.495 ; reset_delay:reset_delay_inst|cont[17] ; reset_delay:reset_delay_inst|cont[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.445      ;
; 17.508 ; reset_delay:reset_delay_inst|cont[2]  ; reset_delay:reset_delay_inst|cont[25] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 2.428      ;
; 17.541 ; LT_SPI:Surf|SPI_address[3]            ; LT_SPI:Surf|SPI_data[6]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.396      ;
; 17.541 ; LT_SPI:Surf|SPI_address[3]            ; LT_SPI:Surf|SPI_data[5]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.396      ;
; 17.541 ; LT_SPI:Surf|SPI_address[3]            ; LT_SPI:Surf|SPI_data[4]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.396      ;
; 17.541 ; LT_SPI:Surf|SPI_address[3]            ; LT_SPI:Surf|SPI_data[3]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.396      ;
; 17.541 ; LT_SPI:Surf|SPI_address[3]            ; LT_SPI:Surf|SPI_data[2]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.396      ;
; 17.541 ; LT_SPI:Surf|SPI_address[3]            ; LT_SPI:Surf|SPI_data[1]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.396      ;
; 17.541 ; LT_SPI:Surf|SPI_address[3]            ; LT_SPI:Surf|SPI_data[0]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.396      ;
; 17.543 ; reset_delay:reset_delay_inst|cont[16] ; reset_delay:reset_delay_inst|cont[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.397      ;
; 17.547 ; LT_SPI:Surf|SPI_address[3]            ; LT_SPI:Surf|Data_Out[2]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.395      ;
; 17.547 ; LT_SPI:Surf|SPI_address[3]            ; LT_SPI:Surf|Data_Out[1]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.395      ;
; 17.547 ; LT_SPI:Surf|SPI_address[3]            ; LT_SPI:Surf|Data_Out[0]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.395      ;
; 17.574 ; reset_delay:reset_delay_inst|cont[1]  ; reset_delay:reset_delay_inst|cont[25] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 2.362      ;
; 17.578 ; reset_delay:reset_delay_inst|cont[0]  ; reset_delay:reset_delay_inst|cont[25] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 2.358      ;
; 17.607 ; reset_delay:reset_delay_inst|cont[0]  ; reset_delay:reset_delay_inst|cont[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 2.329      ;
; 17.608 ; reset_delay:reset_delay_inst|cont[2]  ; reset_delay:reset_delay_inst|cont[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 2.328      ;
; 17.610 ; reset_delay:reset_delay_inst|cont[4]  ; reset_delay:reset_delay_inst|cont[25] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 2.326      ;
; 17.611 ; reset_delay:reset_delay_inst|cont[1]  ; reset_delay:reset_delay_inst|cont[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 2.325      ;
; 17.626 ; reset_delay:reset_delay_inst|cont[2]  ; reset_delay:reset_delay_inst|cont[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 2.310      ;
; 17.642 ; reset_delay:reset_delay_inst|cont[18] ; reset_delay:reset_delay_inst|cont[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.298      ;
; 17.671 ; LT_SPI:Surf|SPI_address[0]            ; LT_SPI:Surf|SPI_data[7]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.269      ;
; 17.672 ; reset_delay:reset_delay_inst|cont[3]  ; reset_delay:reset_delay_inst|cont[25] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 2.264      ;
; 17.674 ; reset_delay:reset_delay_inst|cont[1]  ; reset_delay:reset_delay_inst|cont[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 2.262      ;
; 17.678 ; reset_delay:reset_delay_inst|cont[0]  ; reset_delay:reset_delay_inst|cont[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 2.258      ;
; 17.693 ; reset_delay:reset_delay_inst|cont[21] ; reset_delay:reset_delay_inst|cont[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.247      ;
; 17.706 ; reset_delay:reset_delay_inst|cont[6]  ; reset_delay:reset_delay_inst|cont[25] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 2.230      ;
; 17.707 ; reset_delay:reset_delay_inst|cont[0]  ; reset_delay:reset_delay_inst|cont[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 2.229      ;
; 17.708 ; reset_delay:reset_delay_inst|cont[2]  ; reset_delay:reset_delay_inst|cont[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 2.228      ;
; 17.710 ; reset_delay:reset_delay_inst|cont[3]  ; reset_delay:reset_delay_inst|cont[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 2.226      ;
; 17.710 ; reset_delay:reset_delay_inst|cont[4]  ; reset_delay:reset_delay_inst|cont[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 2.226      ;
; 17.711 ; reset_delay:reset_delay_inst|cont[1]  ; reset_delay:reset_delay_inst|cont[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 2.225      ;
; 17.725 ; reset_delay:reset_delay_inst|cont[20] ; reset_delay:reset_delay_inst|cont[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.215      ;
; 17.726 ; reset_delay:reset_delay_inst|cont[2]  ; reset_delay:reset_delay_inst|cont[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 2.210      ;
; 17.728 ; reset_delay:reset_delay_inst|cont[4]  ; reset_delay:reset_delay_inst|cont[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 2.208      ;
; 17.732 ; LT_SPI:Surf|SPI_address[1]            ; LT_SPI:Surf|SPI_data[6]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.205      ;
; 17.732 ; LT_SPI:Surf|SPI_address[1]            ; LT_SPI:Surf|SPI_data[5]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.205      ;
; 17.732 ; LT_SPI:Surf|SPI_address[1]            ; LT_SPI:Surf|SPI_data[4]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.205      ;
; 17.732 ; LT_SPI:Surf|SPI_address[1]            ; LT_SPI:Surf|SPI_data[3]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.205      ;
; 17.732 ; LT_SPI:Surf|SPI_address[1]            ; LT_SPI:Surf|SPI_data[2]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.205      ;
; 17.732 ; LT_SPI:Surf|SPI_address[1]            ; LT_SPI:Surf|SPI_data[1]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.205      ;
; 17.732 ; LT_SPI:Surf|SPI_address[1]            ; LT_SPI:Surf|SPI_data[0]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.205      ;
; 17.733 ; LT_SPI:Surf|SPI_address[1]            ; LT_SPI:Surf|Data_Out[2]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.209      ;
; 17.733 ; LT_SPI:Surf|SPI_address[1]            ; LT_SPI:Surf|Data_Out[1]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.209      ;
; 17.733 ; LT_SPI:Surf|SPI_address[1]            ; LT_SPI:Surf|Data_Out[0]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.209      ;
; 17.736 ; reset_delay:reset_delay_inst|cont[19] ; reset_delay:reset_delay_inst|cont[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.204      ;
; 17.749 ; LT_SPI:Surf|SPI_address[6]            ; LT_SPI:Surf|SPI_data[6]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.188      ;
; 17.749 ; LT_SPI:Surf|SPI_address[6]            ; LT_SPI:Surf|SPI_data[5]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.188      ;
; 17.749 ; LT_SPI:Surf|SPI_address[6]            ; LT_SPI:Surf|SPI_data[4]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.188      ;
; 17.749 ; LT_SPI:Surf|SPI_address[6]            ; LT_SPI:Surf|SPI_data[3]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.188      ;
; 17.749 ; LT_SPI:Surf|SPI_address[6]            ; LT_SPI:Surf|SPI_data[2]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.188      ;
; 17.749 ; LT_SPI:Surf|SPI_address[6]            ; LT_SPI:Surf|SPI_data[1]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.188      ;
; 17.749 ; LT_SPI:Surf|SPI_address[6]            ; LT_SPI:Surf|SPI_data[0]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.188      ;
; 17.755 ; LT_SPI:Surf|SPI_address[5]            ; LT_SPI:Surf|SPI_data[6]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.182      ;
; 17.755 ; LT_SPI:Surf|SPI_address[5]            ; LT_SPI:Surf|SPI_data[5]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.182      ;
; 17.755 ; LT_SPI:Surf|SPI_address[5]            ; LT_SPI:Surf|SPI_data[4]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.182      ;
; 17.755 ; LT_SPI:Surf|SPI_address[5]            ; LT_SPI:Surf|SPI_data[3]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.182      ;
; 17.755 ; LT_SPI:Surf|SPI_address[5]            ; LT_SPI:Surf|SPI_data[2]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.182      ;
; 17.755 ; LT_SPI:Surf|SPI_address[5]            ; LT_SPI:Surf|SPI_data[1]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.182      ;
; 17.755 ; LT_SPI:Surf|SPI_address[5]            ; LT_SPI:Surf|SPI_data[0]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.182      ;
; 17.755 ; LT_SPI:Surf|SPI_address[6]            ; LT_SPI:Surf|Data_Out[2]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.187      ;
; 17.755 ; LT_SPI:Surf|SPI_address[6]            ; LT_SPI:Surf|Data_Out[1]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.187      ;
; 17.755 ; LT_SPI:Surf|SPI_address[6]            ; LT_SPI:Surf|Data_Out[0]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.187      ;
; 17.761 ; LT_SPI:Surf|SPI_address[5]            ; LT_SPI:Surf|Data_Out[2]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.181      ;
+--------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                       ;
+-------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.312 ; LT_SPI:Surf|SPI_data[7]               ; LT_SPI:Surf|SPI_data[7]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LT_SPI:Surf|SPI_counter[1]            ; LT_SPI:Surf|SPI_counter[1]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LT_SPI:Surf|SPI_state.S_Addr_11       ; LT_SPI:Surf|SPI_state.S_Addr_11       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LT_SPI:Surf|SPI_state.S_Data_11       ; LT_SPI:Surf|SPI_state.S_Data_11       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.320 ; LT_SPI:Surf|SPI_counter[0]            ; LT_SPI:Surf|SPI_counter[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.519      ;
; 0.321 ; reset_delay:reset_delay_inst|cont[0]  ; reset_delay:reset_delay_inst|cont[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.519      ;
; 0.330 ; LT_SPI:Surf|SPI_state.S_Wait          ; LT_SPI:Surf|SPI_state.S_Addr          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.529      ;
; 0.339 ; LT_SPI:Surf|SPI_data[3]               ; LT_SPI:Surf|SPI_data[4]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.538      ;
; 0.340 ; LT_SPI:Surf|SPI_data[5]               ; LT_SPI:Surf|SPI_data[6]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; LT_SPI:Surf|SPI_data[4]               ; LT_SPI:Surf|SPI_data[5]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.539      ;
; 0.347 ; LT_SPI:Surf|SPI_address[5]            ; LT_SPI:Surf|SPI_address[6]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.546      ;
; 0.358 ; LT_SPI:Surf|SPI_data[2]               ; LT_SPI:Surf|SPI_data[3]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.557      ;
; 0.358 ; LT_SPI:Surf|SPI_data[1]               ; LT_SPI:Surf|SPI_data[2]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.557      ;
; 0.369 ; LT_SPI:Surf|SPI_CLK                   ; LT_SPI:Surf|SPI_state.S_Data          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.568      ;
; 0.369 ; LT_SPI:Surf|SPI_CLK                   ; LT_SPI:Surf|SPI_state.S_End           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.568      ;
; 0.380 ; LT_SPI:Surf|SPI_CLK                   ; LT_SPI:Surf|SPI_state.S_Data_11       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.579      ;
; 0.439 ; LT_SPI:Surf|SPI_state.S_Addr_11       ; LT_SPI:Surf|SPI_state.S_Data          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.638      ;
; 0.441 ; LT_SPI:Surf|SPI_state.S_Addr_00       ; LT_SPI:Surf|SPI_state.S_Addr_01       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.640      ;
; 0.441 ; LT_SPI:Surf|SPI_state.S_Data_11       ; LT_SPI:Surf|SPI_state.S_End           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.640      ;
; 0.461 ; LT_SPI:Surf|SPI_state.S_End           ; LT_SPI:Surf|SPI_state.S_Wait          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.660      ;
; 0.472 ; LT_SPI:Surf|SPI_address[2]            ; LT_SPI:Surf|SPI_address[3]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.671      ;
; 0.485 ; LT_SPI:Surf|SPI_address[3]            ; LT_SPI:Surf|SPI_address[4]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.684      ;
; 0.494 ; reset_delay:reset_delay_inst|cont[14] ; reset_delay:reset_delay_inst|cont[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.693      ;
; 0.494 ; reset_delay:reset_delay_inst|cont[13] ; reset_delay:reset_delay_inst|cont[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.692      ;
; 0.494 ; reset_delay:reset_delay_inst|cont[11] ; reset_delay:reset_delay_inst|cont[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.692      ;
; 0.494 ; reset_delay:reset_delay_inst|cont[4]  ; reset_delay:reset_delay_inst|cont[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.692      ;
; 0.495 ; reset_delay:reset_delay_inst|cont[19] ; reset_delay:reset_delay_inst|cont[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.694      ;
; 0.495 ; reset_delay:reset_delay_inst|cont[16] ; reset_delay:reset_delay_inst|cont[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.694      ;
; 0.495 ; reset_delay:reset_delay_inst|cont[9]  ; reset_delay:reset_delay_inst|cont[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.693      ;
; 0.495 ; reset_delay:reset_delay_inst|cont[3]  ; reset_delay:reset_delay_inst|cont[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.693      ;
; 0.496 ; reset_delay:reset_delay_inst|cont[18] ; reset_delay:reset_delay_inst|cont[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.695      ;
; 0.496 ; reset_delay:reset_delay_inst|cont[12] ; reset_delay:reset_delay_inst|cont[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.694      ;
; 0.496 ; reset_delay:reset_delay_inst|cont[10] ; reset_delay:reset_delay_inst|cont[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.694      ;
; 0.497 ; reset_delay:reset_delay_inst|cont[8]  ; reset_delay:reset_delay_inst|cont[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.695      ;
; 0.497 ; reset_delay:reset_delay_inst|cont[6]  ; reset_delay:reset_delay_inst|cont[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.695      ;
; 0.497 ; reset_delay:reset_delay_inst|cont[2]  ; reset_delay:reset_delay_inst|cont[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.695      ;
; 0.499 ; reset_delay:reset_delay_inst|cont[7]  ; reset_delay:reset_delay_inst|cont[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.697      ;
; 0.499 ; reset_delay:reset_delay_inst|cont[5]  ; reset_delay:reset_delay_inst|cont[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.697      ;
; 0.503 ; reset_delay:reset_delay_inst|cont[24] ; reset_delay:reset_delay_inst|cont[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.702      ;
; 0.506 ; reset_delay:reset_delay_inst|cont[23] ; reset_delay:reset_delay_inst|cont[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.705      ;
; 0.508 ; reset_delay:reset_delay_inst|cont[1]  ; reset_delay:reset_delay_inst|cont[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.706      ;
; 0.508 ; reset_delay:reset_delay_inst|cont[0]  ; reset_delay:reset_delay_inst|cont[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.706      ;
; 0.509 ; LT_SPI:Surf|SPI_state.S_Addr          ; LT_SPI:Surf|SPI_counter[1]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.708      ;
; 0.509 ; LT_SPI:Surf|SPI_state.S_Addr          ; LT_SPI:Surf|SPI_counter[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.708      ;
; 0.511 ; LT_SPI:Surf|SPI_state.S_Addr          ; LT_SPI:Surf|SPI_counter[2]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.710      ;
; 0.511 ; reset_delay:reset_delay_inst|cont[20] ; reset_delay:reset_delay_inst|cont[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.710      ;
; 0.515 ; reset_delay:reset_delay_inst|cont[22] ; reset_delay:reset_delay_inst|cont[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.714      ;
; 0.517 ; LT_SPI:Surf|SPI_data[0]               ; LT_SPI:Surf|SPI_data[1]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.716      ;
; 0.519 ; reset_delay:reset_delay_inst|cont[25] ; reset_delay:reset_delay_inst|cont[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.718      ;
; 0.532 ; LT_SPI:Surf|SPI_CS                    ; LT_SPI:Surf|SPI_state.S_Addr_00       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.731      ;
; 0.536 ; LT_SPI:Surf|SPI_CS                    ; LT_SPI:Surf|SPI_state.S_Addr_11       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.735      ;
; 0.538 ; LT_SPI:Surf|SPI_CS                    ; LT_SPI:Surf|SPI_state.S_Addr_01       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.737      ;
; 0.539 ; LT_SPI:Surf|SPI_state.S_Data_00       ; LT_SPI:Surf|SPI_state.S_Data_01       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.738      ;
; 0.540 ; LT_SPI:Surf|SPI_CS                    ; LT_SPI:Surf|SPI_state.S_Data_01       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.739      ;
; 0.562 ; LT_SPI:Surf|SPI_counter[0]            ; LT_SPI:Surf|SPI_counter[1]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.761      ;
; 0.565 ; LT_SPI:Surf|SPI_state.S_Addr_01       ; LT_SPI:Surf|SPI_state.S_Addr_11       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.764      ;
; 0.568 ; LT_SPI:Surf|SPI_CLK                   ; LT_SPI:Surf|SPI_state.S_Addr_01       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.767      ;
; 0.570 ; LT_SPI:Surf|SPI_CLK                   ; LT_SPI:Surf|SPI_state.S_Data_01       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.769      ;
; 0.585 ; LT_SPI:Surf|SPI_CLK                   ; LT_SPI:Surf|SPI_state.S_Addr_11       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.784      ;
; 0.591 ; LT_SPI:Surf|SPI_state.S_Data          ; LT_SPI:Surf|SPI_state.S_Data_00       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.790      ;
; 0.593 ; LT_SPI:Surf|SPI_state.S_Data          ; LT_SPI:Surf|SPI_counter[1]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.792      ;
; 0.598 ; LT_SPI:Surf|SPI_address[1]            ; LT_SPI:Surf|SPI_address[2]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.797      ;
; 0.614 ; LT_SPI:Surf|SPI_state.S_Data          ; LT_SPI:Surf|SPI_counter[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.813      ;
; 0.614 ; LT_SPI:Surf|SPI_state.S_Data          ; LT_SPI:Surf|SPI_counter[2]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.813      ;
; 0.619 ; LT_SPI:Surf|SPI_address[6]            ; LT_SPI:Surf|SPI_address[7]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.818      ;
; 0.627 ; LT_SPI:Surf|SPI_CLK0                  ; LT_SPI:Surf|SPI_CLK                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.826      ;
; 0.631 ; reset_delay:reset_delay_inst|cont[17] ; reset_delay:reset_delay_inst|cont[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.830      ;
; 0.632 ; reset_delay:reset_delay_inst|cont[21] ; reset_delay:reset_delay_inst|cont[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.831      ;
; 0.632 ; reset_delay:reset_delay_inst|cont[15] ; reset_delay:reset_delay_inst|cont[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.831      ;
; 0.637 ; LT_SPI:Surf|SPI_CLK                   ; LT_SPI:Surf|SPI_state.S_Data_00       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.836      ;
; 0.650 ; LT_SPI:Surf|SPI_address[4]            ; LT_SPI:Surf|SPI_address[5]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.849      ;
; 0.681 ; LT_SPI:Surf|SPI_state.S_Data_01       ; LT_SPI:Surf|SPI_data[7]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.880      ;
; 0.687 ; LT_SPI:Surf|SPI_CS                    ; LT_SPI:Surf|SPI_state.S_Addr          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.886      ;
; 0.689 ; LT_SPI:Surf|SPI_CS                    ; LT_SPI:Surf|SPI_state.S_Wait          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.888      ;
; 0.707 ; LT_SPI:Surf|SPI_state.S_Data_11       ; LT_SPI:Surf|SPI_state.S_Data_00       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.906      ;
; 0.708 ; LT_SPI:Surf|SPI_state.S_Data_01       ; LT_SPI:Surf|SPI_state.S_Data_11       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.907      ;
; 0.717 ; LT_SPI:Surf|SPI_data[6]               ; LT_SPI:Surf|SPI_data[7]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 0.919      ;
; 0.720 ; LT_SPI:Surf|SPI_data[1]               ; LT_SPI:Surf|Data_Out[1]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.925      ;
; 0.731 ; LT_SPI:Surf|SPI_CS                    ; LT_SPI:Surf|SPI_state.S_Data_11       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.930      ;
; 0.734 ; LT_SPI:Surf|SPI_state.S_Addr          ; LT_SPI:Surf|SPI_state.S_Addr_00       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.933      ;
; 0.735 ; LT_SPI:Surf|SPI_CS                    ; LT_SPI:Surf|SPI_state.S_Data_00       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.934      ;
; 0.738 ; reset_delay:reset_delay_inst|cont[4]  ; reset_delay:reset_delay_inst|cont[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.936      ;
; 0.739 ; reset_delay:reset_delay_inst|cont[14] ; reset_delay:reset_delay_inst|cont[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.938      ;
; 0.740 ; reset_delay:reset_delay_inst|cont[16] ; reset_delay:reset_delay_inst|cont[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.939      ;
; 0.741 ; reset_delay:reset_delay_inst|cont[12] ; reset_delay:reset_delay_inst|cont[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.939      ;
; 0.741 ; reset_delay:reset_delay_inst|cont[10] ; reset_delay:reset_delay_inst|cont[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.939      ;
; 0.741 ; reset_delay:reset_delay_inst|cont[18] ; reset_delay:reset_delay_inst|cont[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.940      ;
; 0.742 ; reset_delay:reset_delay_inst|cont[8]  ; reset_delay:reset_delay_inst|cont[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.940      ;
; 0.742 ; reset_delay:reset_delay_inst|cont[2]  ; reset_delay:reset_delay_inst|cont[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.940      ;
; 0.742 ; reset_delay:reset_delay_inst|cont[6]  ; reset_delay:reset_delay_inst|cont[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.940      ;
; 0.743 ; reset_delay:reset_delay_inst|cont[11] ; reset_delay:reset_delay_inst|cont[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.941      ;
; 0.743 ; reset_delay:reset_delay_inst|cont[1]  ; reset_delay:reset_delay_inst|cont[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.941      ;
; 0.744 ; reset_delay:reset_delay_inst|cont[3]  ; reset_delay:reset_delay_inst|cont[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.942      ;
; 0.744 ; reset_delay:reset_delay_inst|cont[9]  ; reset_delay:reset_delay_inst|cont[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.942      ;
; 0.744 ; reset_delay:reset_delay_inst|cont[19] ; reset_delay:reset_delay_inst|cont[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.943      ;
; 0.747 ; reset_delay:reset_delay_inst|cont[13] ; reset_delay:reset_delay_inst|cont[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.941      ;
; 0.747 ; reset_delay:reset_delay_inst|cont[0]  ; reset_delay:reset_delay_inst|cont[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.945      ;
; 0.748 ; reset_delay:reset_delay_inst|cont[7]  ; reset_delay:reset_delay_inst|cont[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.946      ;
; 0.748 ; reset_delay:reset_delay_inst|cont[5]  ; reset_delay:reset_delay_inst|cont[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.946      ;
; 0.748 ; reset_delay:reset_delay_inst|cont[24] ; reset_delay:reset_delay_inst|cont[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.947      ;
+-------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                           ; To Node                                                                                                                                                                                             ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.312 ; sdram_control:sdram_control_inst|command:u_command|CM_ACK                                                                                                                           ; sdram_control:sdram_control_inst|command:u_command|CM_ACK                                                                                                                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|command:u_command|REF_ACK                                                                                                                          ; sdram_control:sdram_control_inst|command:u_command|REF_ACK                                                                                                                                          ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|command:u_command|ex_write                                                                                                                         ; sdram_control:sdram_control_inst|command:u_command|ex_write                                                                                                                                         ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|command:u_command|ex_read                                                                                                                          ; sdram_control:sdram_control_inst|command:u_command|ex_read                                                                                                                                          ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|REF_REQ                                                                                                      ; sdram_control:sdram_control_inst|control_interface:u_control_interface|REF_REQ                                                                                                                      ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|Write                                                                                                                                              ; sdram_control:sdram_control_inst|Write                                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|mWR_DONE                                                                                                                                           ; sdram_control:sdram_control_inst|mWR_DONE                                                                                                                                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[0]                                                                                                ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[0]                                                                                                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; sdram_control:sdram_control_inst|command:u_command|oe4                                                                                                                              ; sdram_control:sdram_control_inst|command:u_command|oe4                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; sdram_control:sdram_control_inst|command:u_command|do_rw                                                                                                                            ; sdram_control:sdram_control_inst|command:u_command|do_rw                                                                                                                                            ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; sdram_control:sdram_control_inst|ST[0]                                                                                                                                              ; sdram_control:sdram_control_inst|ST[0]                                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; sdram_control:sdram_control_inst|Read                                                                                                                                               ; sdram_control:sdram_control_inst|Read                                                                                                                                                               ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; sdram_control:sdram_control_inst|OUT_VALID                                                                                                                                          ; sdram_control:sdram_control_inst|OUT_VALID                                                                                                                                                          ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; sdram_control:sdram_control_inst|mRD_DONE                                                                                                                                           ; sdram_control:sdram_control_inst|mRD_DONE                                                                                                                                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; sdram_control:sdram_control_inst|RD_MASK[0]                                                                                                                                         ; sdram_control:sdram_control_inst|RD_MASK[0]                                                                                                                                                         ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; sdram_control:sdram_control_inst|mWR                                                                                                                                                ; sdram_control:sdram_control_inst|mWR                                                                                                                                                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; sdram_control:sdram_control_inst|IN_REQ                                                                                                                                             ; sdram_control:sdram_control_inst|IN_REQ                                                                                                                                                             ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.320 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|CMD_ACK                                                                                                      ; sdram_control:sdram_control_inst|control_interface:u_control_interface|CMD_ACK                                                                                                                      ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.519      ;
; 0.321 ; sdram_control:sdram_control_inst|command:u_command|do_load_mode                                                                                                                     ; sdram_control:sdram_control_inst|command:u_command|do_load_mode                                                                                                                                     ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.519      ;
; 0.321 ; sdram_control:sdram_control_inst|command:u_command|do_precharge                                                                                                                     ; sdram_control:sdram_control_inst|command:u_command|do_precharge                                                                                                                                     ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.519      ;
; 0.336 ; sdram_control:sdram_control_inst|CMD[0]                                                                                                                                             ; sdram_control:sdram_control_inst|control_interface:u_control_interface|WRITEA                                                                                                                       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.535      ;
; 0.338 ; sdram_control:sdram_control_inst|command:u_command|SA[3]                                                                                                                            ; sdram_control:sdram_control_inst|SA[3]                                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.537      ;
; 0.339 ; sdram_control:sdram_control_inst|mADDR[18]                                                                                                                                          ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[18]                                                                                                                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sdram_control:sdram_control_inst|command:u_command|SA[10]                                                                                                                           ; sdram_control:sdram_control_inst|SA[10]                                                                                                                                                             ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sdram_control:sdram_control_inst|command:u_command|rw_shift[0]                                                                                                                      ; sdram_control:sdram_control_inst|command:u_command|do_rw                                                                                                                                            ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.537      ;
; 0.340 ; sdram_control:sdram_control_inst|command:u_command|SA[8]                                                                                                                            ; sdram_control:sdram_control_inst|SA[8]                                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sdram_control:sdram_control_inst|command:u_command|SA[6]                                                                                                                            ; sdram_control:sdram_control_inst|SA[6]                                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; sdram_control:sdram_control_inst|command:u_command|SA[0]                                                                                                                            ; sdram_control:sdram_control_inst|SA[0]                                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sdram_control:sdram_control_inst|command:u_command|WE_N                                                                                                                             ; sdram_control:sdram_control_inst|WE_N                                                                                                                                                               ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; sdram_control:sdram_control_inst|command:u_command|CAS_N                                                                                                                            ; sdram_control:sdram_control_inst|CAS_N                                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; sdram_control:sdram_control_inst|command:u_command|SA[4]                                                                                                                            ; sdram_control:sdram_control_inst|SA[4]                                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; sdram_control:sdram_control_inst|command:u_command|SA[1]                                                                                                                            ; sdram_control:sdram_control_inst|SA[1]                                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.538      ;
; 0.341 ; sdram_control:sdram_control_inst|command:u_command|RAS_N                                                                                                                            ; sdram_control:sdram_control_inst|RAS_N                                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; sdram_control:sdram_control_inst|command:u_command|rw_shift[1]                                                                                                                      ; sdram_control:sdram_control_inst|command:u_command|rw_shift[0]                                                                                                                                      ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[5]                                                                                                     ; sdram_control:sdram_control_inst|command:u_command|SA[5]                                                                                                                                            ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[4]                                                                                                     ; sdram_control:sdram_control_inst|command:u_command|SA[4]                                                                                                                                            ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[11]                                                                                                    ; sdram_control:sdram_control_inst|command:u_command|SA[2]                                                                                                                                            ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; sdram_control:sdram_control_inst|mADDR[2]                                                                                                                                           ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[2]                                                                                                                     ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[1]                                                                                                     ; sdram_control:sdram_control_inst|command:u_command|SA[1]                                                                                                                                            ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.539      ;
; 0.342 ; sdram_control:sdram_control_inst|mADDR[4]                                                                                                                                           ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[4]                                                                                                                     ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.540      ;
; 0.342 ; sdram_control:sdram_control_inst|command:u_command|SA[2]                                                                                                                            ; sdram_control:sdram_control_inst|SA[2]                                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.540      ;
; 0.342 ; sdram_control:sdram_control_inst|rRD1_ADDR[23]                                                                                                                                      ; sdram_control:sdram_control_inst|rRD1_ADDR[23]                                                                                                                                                      ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.553      ;
; 0.343 ; sdram_control:sdram_control_inst|command:u_command|REF_ACK                                                                                                                          ; sdram_control:sdram_control_inst|control_interface:u_control_interface|REF_REQ                                                                                                                      ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.542      ;
; 0.346 ; sdram_control:sdram_control_inst|CMD[0]                                                                                                                                             ; sdram_control:sdram_control_inst|control_interface:u_control_interface|READA                                                                                                                        ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.545      ;
; 0.349 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8        ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.548      ;
; 0.352 ; sdram_control:sdram_control_inst|rRD1_ADDR[8]                                                                                                                                       ; sdram_control:sdram_control_inst|mADDR[8]                                                                                                                                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.550      ;
; 0.352 ; sdram_control:sdram_control_inst|Read                                                                                                                                               ; sdram_control:sdram_control_inst|DQM[1]                                                                                                                                                             ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.550      ;
; 0.353 ; sdram_control:sdram_control_inst|rRD1_ADDR[11]                                                                                                                                      ; sdram_control:sdram_control_inst|mADDR[11]                                                                                                                                                          ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.551      ;
; 0.353 ; sdram_control:sdram_control_inst|rRD1_ADDR[9]                                                                                                                                       ; sdram_control:sdram_control_inst|mADDR[9]                                                                                                                                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.551      ;
; 0.355 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|REF_REQ                                                                                                      ; sdram_control:sdram_control_inst|command:u_command|CM_ACK                                                                                                                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.554      ;
; 0.357 ; sdram_control:sdram_control_inst|Pre_RD                                                                                                                                             ; sdram_control:sdram_control_inst|CMD[0]                                                                                                                                                             ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.556      ;
; 0.360 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.559      ;
; 0.364 ; sdram_control:sdram_control_inst|rRD1_ADDR[7]                                                                                                                                       ; sdram_control:sdram_control_inst|mADDR[7]                                                                                                                                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.562      ;
; 0.364 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|REF_REQ                                                                                                      ; sdram_control:sdram_control_inst|command:u_command|REF_ACK                                                                                                                                          ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.563      ;
; 0.365 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.564      ;
; 0.366 ; sdram_control:sdram_control_inst|Pre_RD                                                                                                                                             ; sdram_control:sdram_control_inst|CMD[1]                                                                                                                                                             ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.565      ;
; 0.367 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.566      ;
; 0.368 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.567      ;
; 0.369 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.568      ;
; 0.376 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.280      ; 0.825      ;
; 0.377 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.280      ; 0.826      ;
; 0.377 ; sdram_control:sdram_control_inst|command:u_command|command_done                                                                                                                     ; sdram_control:sdram_control_inst|command:u_command|do_precharge                                                                                                                                     ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.575      ;
; 0.381 ; sdram_control:sdram_control_inst|command:u_command|do_writea                                                                                                                        ; sdram_control:sdram_control_inst|command:u_command|SA[9]                                                                                                                                            ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.580      ;
; 0.383 ; sdram_control:sdram_control_inst|command:u_command|do_writea                                                                                                                        ; sdram_control:sdram_control_inst|command:u_command|SA[11]                                                                                                                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.582      ;
; 0.386 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.280      ; 0.835      ;
; 0.390 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.280      ; 0.839      ;
; 0.396 ; sdram_control:sdram_control_inst|command:u_command|command_delay[0]                                                                                                                 ; sdram_control:sdram_control_inst|command:u_command|command_done                                                                                                                                     ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.594      ;
; 0.396 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.280      ; 0.845      ;
; 0.401 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]        ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.280      ; 0.850      ;
; 0.421 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                        ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.620      ;
; 0.430 ; sdram_control:sdram_control_inst|CMD[1]                                                                                                                                             ; sdram_control:sdram_control_inst|control_interface:u_control_interface|READA                                                                                                                        ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.629      ;
; 0.432 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[23]                                                                                                    ; sdram_control:sdram_control_inst|command:u_command|BA[1]                                                                                                                                            ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.630      ;
; 0.433 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[22]                                                                                                    ; sdram_control:sdram_control_inst|command:u_command|BA[0]                                                                                                                                            ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.631      ;
; 0.433 ; sdram_control:sdram_control_inst|command:u_command|SA[7]                                                                                                                            ; sdram_control:sdram_control_inst|SA[7]                                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.632      ;
; 0.435 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[6]                                                                                                     ; sdram_control:sdram_control_inst|command:u_command|SA[6]                                                                                                                                            ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.633      ;
; 0.435 ; sdram_control:sdram_control_inst|command:u_command|command_delay[7]                                                                                                                 ; sdram_control:sdram_control_inst|command:u_command|command_delay[6]                                                                                                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.633      ;
; 0.435 ; sdram_control:sdram_control_inst|command:u_command|command_delay[2]                                                                                                                 ; sdram_control:sdram_control_inst|command:u_command|command_delay[1]                                                                                                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.633      ;
; 0.438 ; sdram_control:sdram_control_inst|command:u_command|CS_N                                                                                                                             ; sdram_control:sdram_control_inst|CKE                                                                                                                                                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.636      ;
; 0.439 ; sdram_control:sdram_control_inst|command:u_command|oe4                                                                                                                              ; sdram_control:sdram_control_inst|command:u_command|OE                                                                                                                                               ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.637      ;
; 0.440 ; sdram_control:sdram_control_inst|CMD[1]                                                                                                                                             ; sdram_control:sdram_control_inst|control_interface:u_control_interface|WRITEA                                                                                                                       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.639      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                  ;
+-------+--------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                                      ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.340 ; mtl_controller:mtl_controller_inst|mhd           ; mtl_controller:mtl_controller_inst|oHD                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.434 ; mtl_controller:mtl_controller_inst|y_cnt[2]      ; mtl_controller:mtl_controller_inst|mvd                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.119      ; 0.697      ;
; 0.499 ; mtl_controller:mtl_controller_inst|y_cnt[7]      ; mtl_controller:mtl_controller_inst|y_cnt[7]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.710      ;
; 0.499 ; mtl_controller:mtl_controller_inst|y_cnt[1]      ; mtl_controller:mtl_controller_inst|y_cnt[1]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.710      ;
; 0.499 ; mtl_controller:mtl_controller_inst|x_cnt[1]      ; mtl_controller:mtl_controller_inst|x_cnt[1]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.711      ;
; 0.502 ; mtl_controller:mtl_controller_inst|y_cnt[5]      ; mtl_controller:mtl_controller_inst|y_cnt[5]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.713      ;
; 0.504 ; mtl_controller:mtl_controller_inst|y_cnt[8]      ; mtl_controller:mtl_controller_inst|y_cnt[8]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.715      ;
; 0.504 ; mtl_controller:mtl_controller_inst|y_cnt[6]      ; mtl_controller:mtl_controller_inst|y_cnt[6]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.715      ;
; 0.504 ; mtl_controller:mtl_controller_inst|y_cnt[4]      ; mtl_controller:mtl_controller_inst|y_cnt[4]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.715      ;
; 0.508 ; mtl_controller:mtl_controller_inst|x_cnt[4]      ; mtl_controller:mtl_controller_inst|x_cnt[4]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.720      ;
; 0.510 ; mtl_controller:mtl_controller_inst|x_cnt[3]      ; mtl_controller:mtl_controller_inst|x_cnt[3]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.722      ;
; 0.524 ; mtl_controller:mtl_controller_inst|x_cnt[7]      ; mtl_controller:mtl_controller_inst|x_cnt[7]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.736      ;
; 0.645 ; mtl_controller:mtl_controller_inst|y_cnt[3]      ; mtl_controller:mtl_controller_inst|mvd                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.119      ; 0.908      ;
; 0.743 ; mtl_controller:mtl_controller_inst|y_cnt[7]      ; mtl_controller:mtl_controller_inst|y_cnt[8]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.954      ;
; 0.747 ; mtl_controller:mtl_controller_inst|y_cnt[2]      ; mtl_controller:mtl_controller_inst|y_cnt[0]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.985      ;
; 0.747 ; mtl_controller:mtl_controller_inst|y_cnt[5]      ; mtl_controller:mtl_controller_inst|y_cnt[6]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.958      ;
; 0.753 ; mtl_controller:mtl_controller_inst|y_cnt[6]      ; mtl_controller:mtl_controller_inst|y_cnt[7]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.964      ;
; 0.753 ; mtl_controller:mtl_controller_inst|y_cnt[4]      ; mtl_controller:mtl_controller_inst|y_cnt[5]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.964      ;
; 0.754 ; mtl_controller:mtl_controller_inst|x_cnt[3]      ; mtl_controller:mtl_controller_inst|x_cnt[4]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.966      ;
; 0.754 ; mtl_controller:mtl_controller_inst|y_cnt[0]      ; mtl_controller:mtl_controller_inst|y_cnt[1]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.965      ;
; 0.760 ; mtl_controller:mtl_controller_inst|y_cnt[6]      ; mtl_controller:mtl_controller_inst|y_cnt[8]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.971      ;
; 0.760 ; mtl_controller:mtl_controller_inst|y_cnt[4]      ; mtl_controller:mtl_controller_inst|y_cnt[6]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.971      ;
; 0.790 ; mtl_controller:mtl_controller_inst|mvd           ; mtl_controller:mtl_controller_inst|oVD                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.283     ; 0.651      ;
; 0.800 ; mtl_controller:mtl_controller_inst|x_cnt[2]      ; mtl_controller:mtl_controller_inst|x_cnt[3]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 1.331      ;
; 0.806 ; mtl_controller:mtl_controller_inst|x_cnt[6]      ; mtl_controller:mtl_controller_inst|x_cnt[7]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 1.337      ;
; 0.807 ; mtl_controller:mtl_controller_inst|x_cnt[8]      ; mtl_controller:mtl_controller_inst|x_cnt[10]                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.006      ;
; 0.822 ; mtl_controller:mtl_controller_inst|x_cnt[2]      ; mtl_controller:mtl_controller_inst|x_cnt[4]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 1.353      ;
; 0.833 ; mtl_controller:mtl_controller_inst|x_cnt[1]      ; mtl_controller:mtl_controller_inst|x_cnt[3]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.045      ;
; 0.836 ; mtl_controller:mtl_controller_inst|y_cnt[5]      ; mtl_controller:mtl_controller_inst|y_cnt[7]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.047      ;
; 0.839 ; mtl_controller:mtl_controller_inst|y_cnt[1]      ; mtl_controller:mtl_controller_inst|y_cnt[4]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.050      ;
; 0.840 ; mtl_controller:mtl_controller_inst|x_cnt[1]      ; mtl_controller:mtl_controller_inst|x_cnt[4]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.052      ;
; 0.843 ; mtl_controller:mtl_controller_inst|y_cnt[5]      ; mtl_controller:mtl_controller_inst|y_cnt[8]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.054      ;
; 0.847 ; mtl_controller:mtl_controller_inst|y_cnt[9]      ; mtl_controller:mtl_controller_inst|mvd                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.119      ; 1.110      ;
; 0.849 ; mtl_controller:mtl_controller_inst|y_cnt[4]      ; mtl_controller:mtl_controller_inst|y_cnt[7]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.060      ;
; 0.853 ; mtl_controller:mtl_controller_inst|x_cnt[4]      ; mtl_controller:mtl_controller_inst|x_cnt[7]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.065      ;
; 0.856 ; mtl_controller:mtl_controller_inst|y_cnt[4]      ; mtl_controller:mtl_controller_inst|y_cnt[8]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.067      ;
; 0.857 ; mtl_controller:mtl_controller_inst|y_cnt[0]      ; mtl_controller:mtl_controller_inst|y_cnt[4]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.068      ;
; 0.865 ; mtl_controller:mtl_controller_inst|y_cnt[3]      ; mtl_controller:mtl_controller_inst|y_cnt[4]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 1.103      ;
; 0.872 ; mtl_controller:mtl_controller_inst|x_cnt[9]      ; mtl_controller:mtl_controller_inst|Color_block:Beta|position ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.071      ;
; 0.885 ; mtl_controller:mtl_controller_inst|x_cnt[5]      ; mtl_controller:mtl_controller_inst|x_cnt[7]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 1.416      ;
; 0.898 ; mtl_controller:mtl_controller_inst|y_cnt[2]      ; mtl_controller:mtl_controller_inst|y_cnt[4]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 1.136      ;
; 0.901 ; mtl_controller:mtl_controller_inst|y_cnt[0]      ; mtl_controller:mtl_controller_inst|y_cnt[0]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.112      ;
; 0.904 ; mtl_controller:mtl_controller_inst|y_cnt[3]      ; mtl_controller:mtl_controller_inst|y_cnt[0]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 1.142      ;
; 0.928 ; mtl_controller:mtl_controller_inst|y_cnt[1]      ; mtl_controller:mtl_controller_inst|y_cnt[5]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.139      ;
; 0.935 ; mtl_controller:mtl_controller_inst|y_cnt[1]      ; mtl_controller:mtl_controller_inst|y_cnt[6]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.146      ;
; 0.939 ; mtl_controller:mtl_controller_inst|x_cnt[3]      ; mtl_controller:mtl_controller_inst|x_cnt[7]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.151      ;
; 0.946 ; mtl_controller:mtl_controller_inst|y_cnt[0]      ; mtl_controller:mtl_controller_inst|y_cnt[5]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.157      ;
; 0.953 ; mtl_controller:mtl_controller_inst|y_cnt[0]      ; mtl_controller:mtl_controller_inst|y_cnt[6]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.164      ;
; 0.954 ; mtl_controller:mtl_controller_inst|y_cnt[3]      ; mtl_controller:mtl_controller_inst|y_cnt[5]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 1.192      ;
; 0.961 ; mtl_controller:mtl_controller_inst|y_cnt[3]      ; mtl_controller:mtl_controller_inst|y_cnt[6]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 1.199      ;
; 0.987 ; mtl_controller:mtl_controller_inst|y_cnt[2]      ; mtl_controller:mtl_controller_inst|y_cnt[5]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 1.225      ;
; 0.992 ; mtl_controller:mtl_controller_inst|x_cnt[2]      ; mtl_controller:mtl_controller_inst|x_cnt[7]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 1.523      ;
; 0.994 ; mtl_controller:mtl_controller_inst|y_cnt[2]      ; mtl_controller:mtl_controller_inst|y_cnt[6]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 1.232      ;
; 1.008 ; mtl_controller:mtl_controller_inst|y_cnt[2]      ; mtl_controller:mtl_controller_inst|y_cnt[2]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.218      ;
; 1.010 ; mtl_controller:mtl_controller_inst|y_cnt[2]      ; mtl_controller:mtl_controller_inst|y_cnt[3]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.220      ;
; 1.024 ; mtl_controller:mtl_controller_inst|y_cnt[1]      ; mtl_controller:mtl_controller_inst|y_cnt[7]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.235      ;
; 1.025 ; mtl_controller:mtl_controller_inst|x_cnt[1]      ; mtl_controller:mtl_controller_inst|x_cnt[7]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.237      ;
; 1.031 ; mtl_controller:mtl_controller_inst|y_cnt[1]      ; mtl_controller:mtl_controller_inst|y_cnt[8]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.242      ;
; 1.038 ; mtl_controller:mtl_controller_inst|y_cnt[3]      ; mtl_controller:mtl_controller_inst|y_cnt[3]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.248      ;
; 1.042 ; mtl_controller:mtl_controller_inst|read_red[6]   ; mtl_controller:mtl_controller_inst|oLCD_R[6]                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.264     ; 0.922      ;
; 1.042 ; mtl_controller:mtl_controller_inst|y_cnt[0]      ; mtl_controller:mtl_controller_inst|y_cnt[7]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.253      ;
; 1.043 ; mtl_controller:mtl_controller_inst|read_red[6]   ; mtl_controller:mtl_controller_inst|oLCD_R[2]                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.264     ; 0.923      ;
; 1.044 ; mtl_controller:mtl_controller_inst|read_red[6]   ; mtl_controller:mtl_controller_inst|oLCD_R[5]                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.264     ; 0.924      ;
; 1.044 ; mtl_controller:mtl_controller_inst|read_red[6]   ; mtl_controller:mtl_controller_inst|oLCD_R[4]                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.264     ; 0.924      ;
; 1.046 ; mtl_controller:mtl_controller_inst|x_cnt[8]      ; mtl_controller:mtl_controller_inst|mhd                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.245      ;
; 1.049 ; mtl_controller:mtl_controller_inst|y_cnt[0]      ; mtl_controller:mtl_controller_inst|y_cnt[8]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.260      ;
; 1.050 ; mtl_controller:mtl_controller_inst|y_cnt[3]      ; mtl_controller:mtl_controller_inst|y_cnt[7]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 1.288      ;
; 1.053 ; mtl_controller:mtl_controller_inst|read_blue[7]  ; mtl_controller:mtl_controller_inst|oLCD_B[1]                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.264     ; 0.933      ;
; 1.054 ; mtl_controller:mtl_controller_inst|read_blue[7]  ; mtl_controller:mtl_controller_inst|oLCD_B[3]                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.264     ; 0.934      ;
; 1.054 ; mtl_controller:mtl_controller_inst|read_blue[7]  ; mtl_controller:mtl_controller_inst|oLCD_B[0]                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.264     ; 0.934      ;
; 1.056 ; mtl_controller:mtl_controller_inst|read_blue[7]  ; mtl_controller:mtl_controller_inst|oLCD_B[7]                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.264     ; 0.936      ;
; 1.057 ; mtl_controller:mtl_controller_inst|y_cnt[3]      ; mtl_controller:mtl_controller_inst|y_cnt[8]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 1.295      ;
; 1.064 ; mtl_controller:mtl_controller_inst|read_red[7]   ; mtl_controller:mtl_controller_inst|oLCD_R[3]                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.264     ; 0.944      ;
; 1.064 ; mtl_controller:mtl_controller_inst|read_red[7]   ; mtl_controller:mtl_controller_inst|oLCD_R[1]                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.264     ; 0.944      ;
; 1.065 ; mtl_controller:mtl_controller_inst|read_red[7]   ; mtl_controller:mtl_controller_inst|oLCD_R[7]                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.264     ; 0.945      ;
; 1.065 ; mtl_controller:mtl_controller_inst|read_red[7]   ; mtl_controller:mtl_controller_inst|oLCD_R[0]                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.264     ; 0.945      ;
; 1.066 ; mtl_controller:mtl_controller_inst|read_blue[6]  ; mtl_controller:mtl_controller_inst|oLCD_B[6]                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.264     ; 0.946      ;
; 1.067 ; mtl_controller:mtl_controller_inst|read_blue[6]  ; mtl_controller:mtl_controller_inst|oLCD_B[4]                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.264     ; 0.947      ;
; 1.067 ; mtl_controller:mtl_controller_inst|x_cnt[10]     ; mtl_controller:mtl_controller_inst|Color_block:Beta|position ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.266      ;
; 1.070 ; mtl_controller:mtl_controller_inst|read_blue[6]  ; mtl_controller:mtl_controller_inst|oLCD_B[5]                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.264     ; 0.950      ;
; 1.070 ; mtl_controller:mtl_controller_inst|read_blue[6]  ; mtl_controller:mtl_controller_inst|oLCD_B[2]                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.264     ; 0.950      ;
; 1.083 ; mtl_controller:mtl_controller_inst|y_cnt[2]      ; mtl_controller:mtl_controller_inst|y_cnt[7]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 1.321      ;
; 1.089 ; mtl_controller:mtl_controller_inst|read_green[7] ; mtl_controller:mtl_controller_inst|oLCD_G[6]                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.324      ;
; 1.089 ; mtl_controller:mtl_controller_inst|read_green[7] ; mtl_controller:mtl_controller_inst|oLCD_G[5]                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.324      ;
; 1.090 ; mtl_controller:mtl_controller_inst|read_green[7] ; mtl_controller:mtl_controller_inst|oLCD_G[2]                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.325      ;
; 1.090 ; mtl_controller:mtl_controller_inst|read_green[7] ; mtl_controller:mtl_controller_inst|oLCD_G[0]                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.325      ;
; 1.090 ; mtl_controller:mtl_controller_inst|y_cnt[2]      ; mtl_controller:mtl_controller_inst|y_cnt[8]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 1.328      ;
; 1.096 ; mtl_controller:mtl_controller_inst|y_cnt[9]      ; mtl_controller:mtl_controller_inst|y_cnt[0]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 1.334      ;
; 1.102 ; mtl_controller:mtl_controller_inst|y_cnt[2]      ; mtl_controller:mtl_controller_inst|y_cnt[9]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.312      ;
; 1.107 ; mtl_controller:mtl_controller_inst|x_cnt[9]      ; mtl_controller:mtl_controller_inst|x_cnt[10]                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.306      ;
; 1.165 ; mtl_controller:mtl_controller_inst|y_cnt[3]      ; mtl_controller:mtl_controller_inst|y_cnt[2]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.375      ;
; 1.187 ; LT_SPI:Surf|Data_Out[2]                          ; mtl_controller:mtl_controller_inst|Color_block:Beta|red[0]   ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.861     ; 0.559      ;
; 1.192 ; LT_SPI:Surf|Data_Out[0]                          ; mtl_controller:mtl_controller_inst|Color_block:Beta|blue[3]  ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.861     ; 0.564      ;
; 1.193 ; LT_SPI:Surf|Data_Out[0]                          ; mtl_controller:mtl_controller_inst|Color_block:Beta|red[2]   ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.861     ; 0.565      ;
; 1.194 ; LT_SPI:Surf|Data_Out[0]                          ; mtl_controller:mtl_controller_inst|Color_block:Beta|green[0] ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.861     ; 0.566      ;
; 1.203 ; LT_SPI:Surf|Data_Out[0]                          ; mtl_controller:mtl_controller_inst|Color_block:Beta|blue[4]  ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.861     ; 0.575      ;
; 1.212 ; mtl_controller:mtl_controller_inst|x_cnt[6]      ; mtl_controller:mtl_controller_inst|x_cnt[10]                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.411      ;
; 1.233 ; mtl_controller:mtl_controller_inst|y_cnt[1]      ; mtl_controller:mtl_controller_inst|y_cnt[3]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.416      ;
; 1.251 ; mtl_controller:mtl_controller_inst|y_cnt[0]      ; mtl_controller:mtl_controller_inst|y_cnt[3]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.434      ;
; 1.259 ; mtl_controller:mtl_controller_inst|y_cnt[3]      ; mtl_controller:mtl_controller_inst|y_cnt[9]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.469      ;
+-------+--------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                        ;
+--------+---------------------------------------+----------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                      ; Launch Clock ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+----------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; -2.364 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_G[7] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.635     ; 1.290      ;
; -2.364 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_G[4] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.635     ; 1.290      ;
; -2.364 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_G[3] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.635     ; 1.290      ;
; -2.364 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_G[1] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.635     ; 1.290      ;
; -2.364 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oVD       ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.635     ; 1.290      ;
; -2.364 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oHD       ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.635     ; 1.290      ;
; -2.364 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|mhd       ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.635     ; 1.290      ;
; -2.364 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|x_cnt[5]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.635     ; 1.290      ;
; -2.364 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|x_cnt[10] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.635     ; 1.290      ;
; -2.364 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|x_cnt[9]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.635     ; 1.290      ;
; -2.364 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|x_cnt[8]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.635     ; 1.290      ;
; -2.364 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|x_cnt[6]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.635     ; 1.290      ;
; -2.364 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|x_cnt[2]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.635     ; 1.290      ;
; -2.360 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_B[7] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.637     ; 1.284      ;
; -2.360 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_B[6] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.637     ; 1.284      ;
; -2.360 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_B[5] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.637     ; 1.284      ;
; -2.360 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_B[4] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.637     ; 1.284      ;
; -2.360 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_B[3] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.637     ; 1.284      ;
; -2.360 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_B[2] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.637     ; 1.284      ;
; -2.360 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_B[1] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.637     ; 1.284      ;
; -2.360 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_B[0] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.637     ; 1.284      ;
; -2.360 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_R[7] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.637     ; 1.284      ;
; -2.360 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_R[6] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.637     ; 1.284      ;
; -2.360 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_R[5] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.637     ; 1.284      ;
; -2.360 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_R[4] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.637     ; 1.284      ;
; -2.360 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_R[3] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.637     ; 1.284      ;
; -2.360 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_R[2] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.637     ; 1.284      ;
; -2.360 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_R[1] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.637     ; 1.284      ;
; -2.360 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_R[0] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.637     ; 1.284      ;
; -2.270 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|x_cnt[7]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.316     ; 1.515      ;
; -2.270 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|x_cnt[4]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.316     ; 1.515      ;
; -2.270 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|x_cnt[3]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.316     ; 1.515      ;
; -2.270 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|x_cnt[1]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.316     ; 1.515      ;
; -2.254 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|y_cnt[8]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.320     ; 1.495      ;
; -2.254 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|y_cnt[7]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.320     ; 1.495      ;
; -2.254 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|y_cnt[6]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.320     ; 1.495      ;
; -2.254 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|y_cnt[5]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.320     ; 1.495      ;
; -2.254 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|y_cnt[4]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.320     ; 1.495      ;
; -2.254 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|y_cnt[1]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.320     ; 1.495      ;
; -2.254 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|y_cnt[0]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.320     ; 1.495      ;
; -2.231 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_G[6] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.297     ; 1.495      ;
; -2.231 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_G[5] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.297     ; 1.495      ;
; -2.231 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_G[2] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.297     ; 1.495      ;
; -2.231 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_G[0] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.297     ; 1.495      ;
; -2.231 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|mvd       ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.297     ; 1.495      ;
; -2.231 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|x_cnt[0]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.297     ; 1.495      ;
; -2.076 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|y_cnt[2]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.347     ; 1.290      ;
; -2.076 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|y_cnt[9]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.347     ; 1.290      ;
; -2.076 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|y_cnt[3]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.347     ; 1.290      ;
+--------+---------------------------------------+----------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                           ;
+--------+---------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                                                                                                                                                                             ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -2.081 ; load_new                              ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.766     ; 1.484      ;
; -2.081 ; load_new                              ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.766     ; 1.484      ;
; 3.324  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.809     ; 4.755      ;
; 3.324  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.809     ; 4.755      ;
; 3.324  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.809     ; 4.755      ;
; 3.324  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.809     ; 4.755      ;
; 3.324  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.809     ; 4.755      ;
; 3.324  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.809     ; 4.755      ;
; 3.324  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.809     ; 4.755      ;
; 3.324  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.809     ; 4.755      ;
; 3.324  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.809     ; 4.755      ;
; 3.324  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.809     ; 4.755      ;
; 3.324  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.809     ; 4.755      ;
; 3.324  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.809     ; 4.755      ;
; 3.324  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.809     ; 4.755      ;
; 3.324  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.809     ; 4.755      ;
; 3.324  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.809     ; 4.755      ;
; 3.324  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.809     ; 4.755      ;
; 3.369  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.807     ; 4.794      ;
; 3.384  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.809     ; 4.695      ;
; 3.384  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.809     ; 4.695      ;
; 3.384  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.809     ; 4.695      ;
; 3.384  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.809     ; 4.695      ;
; 3.384  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.809     ; 4.695      ;
; 3.384  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.809     ; 4.695      ;
; 3.384  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.809     ; 4.695      ;
; 3.384  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.809     ; 4.695      ;
; 3.384  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.809     ; 4.695      ;
; 3.384  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.809     ; 4.695      ;
; 3.384  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.809     ; 4.695      ;
; 3.384  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.809     ; 4.695      ;
; 3.384  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.809     ; 4.695      ;
; 3.384  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.809     ; 4.695      ;
; 3.384  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.809     ; 4.695      ;
; 3.384  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.809     ; 4.695      ;
; 3.429  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.807     ; 4.734      ;
; 3.499  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.809     ; 4.580      ;
; 3.499  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.809     ; 4.580      ;
; 3.499  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.809     ; 4.580      ;
; 3.499  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.809     ; 4.580      ;
; 3.499  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.809     ; 4.580      ;
; 3.499  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.809     ; 4.580      ;
; 3.499  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.809     ; 4.580      ;
; 3.499  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.809     ; 4.580      ;
; 3.499  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.809     ; 4.580      ;
; 3.499  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.809     ; 4.580      ;
; 3.499  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.809     ; 4.580      ;
; 3.499  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.809     ; 4.580      ;
; 3.499  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.809     ; 4.580      ;
; 3.499  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.809     ; 4.580      ;
; 3.499  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.809     ; 4.580      ;
; 3.499  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.809     ; 4.580      ;
; 3.513  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[0]                                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.028     ; 4.404      ;
; 3.513  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[1]                                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.028     ; 4.404      ;
; 3.513  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[2]                                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.028     ; 4.404      ;
; 3.513  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[3]                                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.028     ; 4.404      ;
; 3.513  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[4]                                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.028     ; 4.404      ;
; 3.513  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[5]                                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.028     ; 4.404      ;
; 3.513  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[6]                                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.028     ; 4.404      ;
; 3.513  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[7]                                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.028     ; 4.404      ;
; 3.513  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[8]                                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.028     ; 4.404      ;
; 3.513  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[9]                                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.028     ; 4.404      ;
; 3.513  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[10]                                                                                                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.028     ; 4.404      ;
; 3.513  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[11]                                                                                                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.028     ; 4.404      ;
; 3.513  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[12]                                                                                                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.028     ; 4.404      ;
; 3.513  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[13]                                                                                                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.028     ; 4.404      ;
; 3.513  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[14]                                                                                                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.028     ; 4.404      ;
; 3.513  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[15]                                                                                                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.028     ; 4.404      ;
; 3.513  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|INIT_REQ                                                                                                                     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.033     ; 4.399      ;
; 3.513  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|PRECHARGE                                                                                                                    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.028     ; 4.404      ;
; 3.513  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                        ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.035     ; 4.397      ;
; 3.513  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.032     ; 4.400      ;
; 3.513  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                 ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.035     ; 4.397      ;
; 3.513  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                 ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.035     ; 4.397      ;
; 3.513  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                 ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.035     ; 4.397      ;
; 3.513  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.035     ; 4.397      ;
; 3.513  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.035     ; 4.397      ;
; 3.513  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[7]                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.035     ; 4.397      ;
; 3.513  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[0]                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.035     ; 4.397      ;
; 3.513  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Pre_WR                                                                                                                                                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.033     ; 4.399      ;
; 3.513  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Write                                                                                                                                                              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.033     ; 4.399      ;
; 3.513  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[1]                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.032     ; 4.400      ;
; 3.513  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mWR_DONE                                                                                                                                                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.033     ; 4.399      ;
; 3.513  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Pre_RD                                                                                                                                                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.033     ; 4.399      ;
; 3.513  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|CMD[0]                                                                                                                                                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.033     ; 4.399      ;
; 3.513  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|CMD[1]                                                                                                                                                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.033     ; 4.399      ;
; 3.513  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|READA                                                                                                                        ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.033     ; 4.399      ;
; 3.513  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|do_reada                                                                                                                                         ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.033     ; 4.399      ;
; 3.513  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|CM_ACK                                                                                                                                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.031     ; 4.401      ;
; 3.513  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|CMD_ACK                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.033     ; 4.399      ;
; 3.513  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|ST[3]                                                                                                                                                              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.032     ; 4.400      ;
; 3.513  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|ST[4]                                                                                                                                                              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.032     ; 4.400      ;
; 3.513  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|ST[5]                                                                                                                                                              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.031     ; 4.401      ;
; 3.513  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|ST[6]                                                                                                                                                              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.031     ; 4.401      ;
; 3.513  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|ST[7]                                                                                                                                                              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.032     ; 4.400      ;
; 3.513  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|ST[8]                                                                                                                                                              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.031     ; 4.401      ;
; 3.513  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|ST[9]                                                                                                                                                              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.031     ; 4.401      ;
; 3.513  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mLENGTH[1]                                                                                                                                                         ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.032     ; 4.400      ;
; 3.513  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mLENGTH[7]                                                                                                                                                         ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.028     ; 4.404      ;
; 3.513  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|ST[1]                                                                                                                                                              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.031     ; 4.401      ;
+--------+---------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                             ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.828 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.027      ;
; 0.828 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.027      ;
; 0.828 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8        ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.027      ;
; 0.828 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.027      ;
; 0.828 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.027      ;
; 0.828 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.027      ;
; 0.828 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.027      ;
; 0.828 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a2  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.027      ;
; 0.828 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.027      ;
; 0.828 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[7]              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.027      ;
; 0.828 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[8]              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.027      ;
; 1.004 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.202      ;
; 1.004 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[7]                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.202      ;
; 1.004 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[2]                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.202      ;
; 1.004 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]         ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.202      ;
; 1.004 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[8]                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.202      ;
; 1.004 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[10]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.202      ;
; 1.004 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[11]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.202      ;
; 1.004 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[9]                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.202      ;
; 1.004 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[1]                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.202      ;
; 1.004 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[3]                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.202      ;
; 1.004 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[4]                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.202      ;
; 1.004 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[6]                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.202      ;
; 1.004 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[5]                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.202      ;
; 1.124 ; load_new                                                                                                                                                               ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.035     ; 1.384      ;
; 1.124 ; load_new                                                                                                                                                               ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.035     ; 1.384      ;
; 1.149 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.346      ;
; 1.149 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.346      ;
; 1.149 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.346      ;
; 1.149 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.346      ;
; 1.149 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.346      ;
; 4.243 ; reset_delay:reset_delay_inst|cont[23]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.599     ; 2.888      ;
; 4.243 ; reset_delay:reset_delay_inst|cont[23]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.599     ; 2.888      ;
; 4.352 ; reset_delay:reset_delay_inst|cont[25]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.599     ; 2.997      ;
; 4.352 ; reset_delay:reset_delay_inst|cont[25]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.599     ; 2.997      ;
; 4.461 ; reset_delay:reset_delay_inst|cont[24]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.599     ; 3.106      ;
; 4.461 ; reset_delay:reset_delay_inst|cont[24]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.599     ; 3.106      ;
; 4.463 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[16]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.268     ; 3.439      ;
; 4.463 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[17]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.268     ; 3.439      ;
; 4.463 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[18]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.268     ; 3.439      ;
; 4.463 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[19]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.268     ; 3.439      ;
; 4.463 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[20]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.268     ; 3.439      ;
; 4.463 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[21]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.268     ; 3.439      ;
; 4.463 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[22]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.268     ; 3.439      ;
; 4.463 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[23]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.268     ; 3.439      ;
; 4.511 ; reset_delay:reset_delay_inst|cont[22]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[16]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.268     ; 3.487      ;
; 4.511 ; reset_delay:reset_delay_inst|cont[22]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[17]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.268     ; 3.487      ;
; 4.511 ; reset_delay:reset_delay_inst|cont[22]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[18]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.268     ; 3.487      ;
; 4.511 ; reset_delay:reset_delay_inst|cont[22]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[19]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.268     ; 3.487      ;
; 4.511 ; reset_delay:reset_delay_inst|cont[22]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[20]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.268     ; 3.487      ;
; 4.511 ; reset_delay:reset_delay_inst|cont[22]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[21]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.268     ; 3.487      ;
; 4.511 ; reset_delay:reset_delay_inst|cont[22]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[22]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.268     ; 3.487      ;
; 4.511 ; reset_delay:reset_delay_inst|cont[22]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[23]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.268     ; 3.487      ;
; 4.519 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.599     ; 3.164      ;
; 4.519 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.599     ; 3.164      ;
; 4.695 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[16]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.268     ; 3.671      ;
; 4.695 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[17]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.268     ; 3.671      ;
; 4.695 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[18]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.268     ; 3.671      ;
; 4.695 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[19]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.268     ; 3.671      ;
; 4.695 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[20]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.268     ; 3.671      ;
; 4.695 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[21]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.268     ; 3.671      ;
; 4.695 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[22]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.268     ; 3.671      ;
; 4.695 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[23]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.268     ; 3.671      ;
; 4.705 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.599     ; 3.350      ;
; 4.705 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.599     ; 3.350      ;
; 4.774 ; reset_delay:reset_delay_inst|cont[22]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.599     ; 3.419      ;
; 4.774 ; reset_delay:reset_delay_inst|cont[22]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.599     ; 3.419      ;
; 4.789 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rWR1_ADDR[2]                                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.595     ; 3.438      ;
; 4.789 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rWR1_ADDR[3]                                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.595     ; 3.438      ;
; 4.789 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rWR1_ADDR[4]                                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.595     ; 3.438      ;
; 4.789 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rWR1_ADDR[5]                                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.595     ; 3.438      ;
; 4.789 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rWR1_ADDR[6]                                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.595     ; 3.438      ;
; 4.789 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rWR1_ADDR[7]                                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.595     ; 3.438      ;
; 4.789 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rWR1_ADDR[8]                                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.595     ; 3.438      ;
; 4.789 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rWR1_ADDR[9]                                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.595     ; 3.438      ;
; 4.789 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rWR1_ADDR[10]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.595     ; 3.438      ;
; 4.789 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rWR1_ADDR[11]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.595     ; 3.438      ;
; 4.789 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rWR1_ADDR[1]                                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.595     ; 3.438      ;
; 4.790 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[0]                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.596     ; 3.438      ;
; 4.790 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[1]                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.596     ; 3.438      ;
; 4.790 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[2]                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.596     ; 3.438      ;
; 4.790 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[3]                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.596     ; 3.438      ;
; 4.790 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[4]                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.596     ; 3.438      ;
; 4.790 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[5]                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.596     ; 3.438      ;
; 4.790 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[6]                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.596     ; 3.438      ;
; 4.790 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[7]                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.596     ; 3.438      ;
; 4.790 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[8]                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.596     ; 3.438      ;
; 4.790 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[9]                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.596     ; 3.438      ;
; 4.790 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[10]                                                                                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.596     ; 3.438      ;
; 4.790 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[11]                                                                                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.596     ; 3.438      ;
; 4.790 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[12]                                                                                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.596     ; 3.438      ;
; 4.790 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[13]                                                                                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.596     ; 3.438      ;
; 4.790 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[14]                                                                                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.596     ; 3.438      ;
; 4.790 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[15]                                                                                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.596     ; 3.438      ;
; 4.790 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|control_interface:u_control_interface|INIT_REQ                                                                                                     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.601     ; 3.433      ;
; 4.790 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|control_interface:u_control_interface|PRECHARGE                                                                                                    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.596     ; 3.438      ;
; 4.790 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|command:u_command|do_precharge                                                                                                                     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.602     ; 3.432      ;
; 4.790 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Pre_WR                                                                                                                                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.601     ; 3.433      ;
; 4.790 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Write                                                                                                                                              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.601     ; 3.433      ;
; 4.790 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|IN_REQ                                                                                                                                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.602     ; 3.432      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                        ;
+-------+---------------------------------------+----------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                      ; Launch Clock ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+----------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; 1.844 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|y_cnt[2]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.888     ; 1.189      ;
; 1.844 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|y_cnt[9]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.888     ; 1.189      ;
; 1.844 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|y_cnt[3]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.888     ; 1.189      ;
; 1.996 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_G[6] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.835     ; 1.394      ;
; 1.996 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_G[5] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.835     ; 1.394      ;
; 1.996 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_G[2] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.835     ; 1.394      ;
; 1.996 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_G[0] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.835     ; 1.394      ;
; 1.996 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|mvd       ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.835     ; 1.394      ;
; 1.996 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|x_cnt[0]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.835     ; 1.394      ;
; 2.021 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|y_cnt[8]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.860     ; 1.394      ;
; 2.021 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|y_cnt[7]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.860     ; 1.394      ;
; 2.021 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|y_cnt[6]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.860     ; 1.394      ;
; 2.021 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|y_cnt[5]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.860     ; 1.394      ;
; 2.021 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|y_cnt[4]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.860     ; 1.394      ;
; 2.021 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|y_cnt[1]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.860     ; 1.394      ;
; 2.021 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|y_cnt[0]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.860     ; 1.394      ;
; 2.042 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|x_cnt[7]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.855     ; 1.420      ;
; 2.042 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|x_cnt[4]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.855     ; 1.420      ;
; 2.042 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|x_cnt[3]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.855     ; 1.420      ;
; 2.042 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|x_cnt[1]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.855     ; 1.420      ;
; 2.138 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_B[7] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.190     ; 1.181      ;
; 2.138 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_B[6] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.190     ; 1.181      ;
; 2.138 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_B[5] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.190     ; 1.181      ;
; 2.138 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_B[4] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.190     ; 1.181      ;
; 2.138 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_B[3] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.190     ; 1.181      ;
; 2.138 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_B[2] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.190     ; 1.181      ;
; 2.138 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_B[1] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.190     ; 1.181      ;
; 2.138 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_B[0] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.190     ; 1.181      ;
; 2.138 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_R[7] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.190     ; 1.181      ;
; 2.138 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_R[6] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.190     ; 1.181      ;
; 2.138 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_R[5] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.190     ; 1.181      ;
; 2.138 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_R[4] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.190     ; 1.181      ;
; 2.138 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_R[3] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.190     ; 1.181      ;
; 2.138 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_R[2] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.190     ; 1.181      ;
; 2.138 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_R[1] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.190     ; 1.181      ;
; 2.138 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_R[0] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.190     ; 1.181      ;
; 2.143 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_G[7] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.187     ; 1.189      ;
; 2.143 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_G[4] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.187     ; 1.189      ;
; 2.143 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_G[3] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.187     ; 1.189      ;
; 2.143 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_G[1] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.187     ; 1.189      ;
; 2.143 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oVD       ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.187     ; 1.189      ;
; 2.143 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oHD       ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.187     ; 1.189      ;
; 2.143 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|mhd       ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.187     ; 1.189      ;
; 2.143 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|x_cnt[5]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.187     ; 1.189      ;
; 2.143 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|x_cnt[10] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.187     ; 1.189      ;
; 2.143 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|x_cnt[9]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.187     ; 1.189      ;
; 2.143 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|x_cnt[8]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.187     ; 1.189      ;
; 2.143 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|x_cnt[6]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.187     ; 1.189      ;
; 2.143 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|x_cnt[2]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.187     ; 1.189      ;
+-------+---------------------------------------+----------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                     ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+---------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+---------------------------------------------------------------------------------------+
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|rWR1_ADDR[10]                                        ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|rWR1_ADDR[11]                                        ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|rWR1_ADDR[1]                                         ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|rWR1_ADDR[2]                                         ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|rWR1_ADDR[3]                                         ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|rWR1_ADDR[4]                                         ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|rWR1_ADDR[5]                                         ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|rWR1_ADDR[6]                                         ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|rWR1_ADDR[7]                                         ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|rWR1_ADDR[8]                                         ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|rWR1_ADDR[9]                                         ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|BA[0]                                                ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|CMD[0]                                               ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|CMD[1]                                               ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|CS_N                                                 ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|DQM[0]                                               ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|DQM[1]                                               ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|IN_REQ                                               ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|OUT_VALID                                            ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Pre_RD                                               ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Pre_WR                                               ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|RD_MASK[0]                                           ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Read                                                 ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Write                                                ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|BA[0]                              ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|BA[1]                              ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|SA[11]                             ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|SA[12]                             ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|SA[9]                              ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|command_delay[0]                   ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|command_delay[1]                   ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|command_delay[2]                   ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|command_delay[3]                   ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|command_delay[4]                   ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|command_delay[5]                   ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|command_delay[6]                   ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|command_delay[7]                   ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|command_done                       ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|do_precharge                       ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|do_reada                           ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|do_refresh                         ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|do_writea                          ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|ex_read                            ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|ex_write                           ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|rp_done                            ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|rp_shift[0]                        ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|rp_shift[1]                        ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|rp_shift[2]                        ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|rp_shift[3]                        ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|CMD_ACK        ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|INIT_REQ       ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|LOAD_MODE      ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|PRECHARGE      ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|READA          ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|REFRESH        ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[16]      ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[18]      ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[21]      ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[22]      ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[23]      ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[3]       ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|WRITEA         ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[0]  ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[10] ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[11] ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[12] ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[13] ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[14] ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[15] ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[1]  ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[2]  ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[3]  ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[4]  ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[5]  ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[6]  ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[7]  ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[8]  ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[9]  ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|mADDR[15]                                            ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|mADDR[18]                                            ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|mADDR[21]                                            ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|mADDR[22]                                            ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|mLENGTH[7]                                           ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|mRD_DONE                                             ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|mWR                                                  ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|mWR_DONE                                             ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|rRD1_ADDR[15]                                        ;
; 4.745 ; 4.961        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|BA[1]                                                ;
; 4.745 ; 4.961        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|CAS_N                                                ;
; 4.745 ; 4.961        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|CKE                                                  ;
; 4.745 ; 4.961        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|RAS_N                                                ;
; 4.745 ; 4.961        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|SA[0]                                                ;
; 4.745 ; 4.961        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|SA[10]                                               ;
; 4.745 ; 4.961        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|SA[11]                                               ;
; 4.745 ; 4.961        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|SA[12]                                               ;
; 4.745 ; 4.961        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|SA[1]                                                ;
; 4.745 ; 4.961        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|SA[2]                                                ;
; 4.745 ; 4.961        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|SA[3]                                                ;
; 4.745 ; 4.961        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|SA[4]                                                ;
; 4.745 ; 4.961        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|SA[5]                                                ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.514 ; 9.744        ; 0.230          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0 ;
; 9.514 ; 9.744        ; 0.230          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; reset_delay:reset_delay_inst|cont[14]                                                                                                                                                               ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; reset_delay:reset_delay_inst|cont[15]                                                                                                                                                               ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; reset_delay:reset_delay_inst|cont[16]                                                                                                                                                               ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; reset_delay:reset_delay_inst|cont[17]                                                                                                                                                               ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; reset_delay:reset_delay_inst|cont[18]                                                                                                                                                               ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; reset_delay:reset_delay_inst|cont[19]                                                                                                                                                               ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                                               ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                                               ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; reset_delay:reset_delay_inst|cont[22]                                                                                                                                                               ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; reset_delay:reset_delay_inst|cont[23]                                                                                                                                                               ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; reset_delay:reset_delay_inst|cont[24]                                                                                                                                                               ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; reset_delay:reset_delay_inst|cont[25]                                                                                                                                                               ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                               ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LT_SPI:Surf|SPI_data[0]                                                                                                                                                                             ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LT_SPI:Surf|SPI_data[1]                                                                                                                                                                             ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LT_SPI:Surf|SPI_data[2]                                                                                                                                                                             ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LT_SPI:Surf|SPI_data[3]                                                                                                                                                                             ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LT_SPI:Surf|SPI_data[4]                                                                                                                                                                             ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LT_SPI:Surf|SPI_data[5]                                                                                                                                                                             ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LT_SPI:Surf|SPI_data[6]                                                                                                                                                                             ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LT_SPI:Surf|Data_Out[0]                                                                                                                                                                             ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LT_SPI:Surf|Data_Out[1]                                                                                                                                                                             ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LT_SPI:Surf|Data_Out[2]                                                                                                                                                                             ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LT_SPI:Surf|SPI_CLK                                                                                                                                                                                 ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LT_SPI:Surf|SPI_CLK0                                                                                                                                                                                ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LT_SPI:Surf|SPI_CS                                                                                                                                                                                  ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LT_SPI:Surf|SPI_CS0                                                                                                                                                                                 ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LT_SPI:Surf|SPI_address[0]                                                                                                                                                                          ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LT_SPI:Surf|SPI_address[1]                                                                                                                                                                          ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LT_SPI:Surf|SPI_address[2]                                                                                                                                                                          ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LT_SPI:Surf|SPI_address[3]                                                                                                                                                                          ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LT_SPI:Surf|SPI_address[4]                                                                                                                                                                          ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LT_SPI:Surf|SPI_address[5]                                                                                                                                                                          ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LT_SPI:Surf|SPI_address[6]                                                                                                                                                                          ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LT_SPI:Surf|SPI_address[7]                                                                                                                                                                          ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LT_SPI:Surf|SPI_counter[0]                                                                                                                                                                          ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LT_SPI:Surf|SPI_counter[1]                                                                                                                                                                          ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LT_SPI:Surf|SPI_counter[2]                                                                                                                                                                          ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LT_SPI:Surf|SPI_data[7]                                                                                                                                                                             ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LT_SPI:Surf|SPI_state.S_Addr                                                                                                                                                                        ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LT_SPI:Surf|SPI_state.S_Addr_00                                                                                                                                                                     ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LT_SPI:Surf|SPI_state.S_Addr_01                                                                                                                                                                     ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LT_SPI:Surf|SPI_state.S_Addr_11                                                                                                                                                                     ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LT_SPI:Surf|SPI_state.S_Data                                                                                                                                                                        ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LT_SPI:Surf|SPI_state.S_Data_00                                                                                                                                                                     ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LT_SPI:Surf|SPI_state.S_Data_01                                                                                                                                                                     ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LT_SPI:Surf|SPI_state.S_Data_11                                                                                                                                                                     ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LT_SPI:Surf|SPI_state.S_End                                                                                                                                                                         ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LT_SPI:Surf|SPI_state.S_Wait                                                                                                                                                                        ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; reset_delay:reset_delay_inst|cont[0]                                                                                                                                                                ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; reset_delay:reset_delay_inst|cont[10]                                                                                                                                                               ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; reset_delay:reset_delay_inst|cont[11]                                                                                                                                                               ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; reset_delay:reset_delay_inst|cont[12]                                                                                                                                                               ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; reset_delay:reset_delay_inst|cont[13]                                                                                                                                                               ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; reset_delay:reset_delay_inst|cont[1]                                                                                                                                                                ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; reset_delay:reset_delay_inst|cont[2]                                                                                                                                                                ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; reset_delay:reset_delay_inst|cont[3]                                                                                                                                                                ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; reset_delay:reset_delay_inst|cont[4]                                                                                                                                                                ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; reset_delay:reset_delay_inst|cont[5]                                                                                                                                                                ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; reset_delay:reset_delay_inst|cont[6]                                                                                                                                                                ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; reset_delay:reset_delay_inst|cont[7]                                                                                                                                                                ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; reset_delay:reset_delay_inst|cont[8]                                                                                                                                                                ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; reset_delay:reset_delay_inst|cont[9]                                                                                                                                                                ;
; 9.708 ; 9.708        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                            ;
; 9.708 ; 9.708        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                            ;
; 9.708 ; 9.708        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|observablevcoout                                                                                                                                  ;
; 9.709 ; 9.709        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                            ;
; 9.709 ; 9.709        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                            ;
; 9.709 ; 9.709        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|observablevcoout                                                                                                                                  ;
; 9.751 ; 9.751        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                                                                                                                                                    ;
; 9.754 ; 9.754        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; sdram_control_inst|u_write1_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0|clk0                                                                                           ;
; 9.755 ; 9.755        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; reset_delay_inst|cont[14]|clk                                                                                                                                                                       ;
; 9.755 ; 9.755        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; reset_delay_inst|cont[15]|clk                                                                                                                                                                       ;
; 9.755 ; 9.755        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; reset_delay_inst|cont[16]|clk                                                                                                                                                                       ;
; 9.755 ; 9.755        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; reset_delay_inst|cont[17]|clk                                                                                                                                                                       ;
; 9.755 ; 9.755        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; reset_delay_inst|cont[18]|clk                                                                                                                                                                       ;
; 9.755 ; 9.755        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; reset_delay_inst|cont[19]|clk                                                                                                                                                                       ;
; 9.755 ; 9.755        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; reset_delay_inst|cont[20]|clk                                                                                                                                                                       ;
; 9.755 ; 9.755        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; reset_delay_inst|cont[21]|clk                                                                                                                                                                       ;
; 9.755 ; 9.755        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; reset_delay_inst|cont[22]|clk                                                                                                                                                                       ;
; 9.755 ; 9.755        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; reset_delay_inst|cont[23]|clk                                                                                                                                                                       ;
; 9.755 ; 9.755        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; reset_delay_inst|cont[24]|clk                                                                                                                                                                       ;
; 9.755 ; 9.755        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; reset_delay_inst|cont[25]|clk                                                                                                                                                                       ;
; 9.755 ; 9.755        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; reset_delay_inst|cont[26]|clk                                                                                                                                                                       ;
; 9.756 ; 9.756        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Surf|SPI_data[0]|clk                                                                                                                                                                                ;
; 9.756 ; 9.756        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Surf|SPI_data[1]|clk                                                                                                                                                                                ;
; 9.756 ; 9.756        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Surf|SPI_data[2]|clk                                                                                                                                                                                ;
; 9.756 ; 9.756        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Surf|SPI_data[3]|clk                                                                                                                                                                                ;
; 9.756 ; 9.756        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Surf|SPI_data[4]|clk                                                                                                                                                                                ;
; 9.756 ; 9.756        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Surf|SPI_data[5]|clk                                                                                                                                                                                ;
; 9.756 ; 9.756        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Surf|SPI_data[6]|clk                                                                                                                                                                                ;
; 9.757 ; 9.757        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Surf|Data_Out[0]|clk                                                                                                                                                                                ;
; 9.757 ; 9.757        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Surf|Data_Out[1]|clk                                                                                                                                                                                ;
; 9.757 ; 9.757        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Surf|Data_Out[2]|clk                                                                                                                                                                                ;
; 9.757 ; 9.757        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Surf|SPI_CLK0|clk                                                                                                                                                                                   ;
; 9.757 ; 9.757        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Surf|SPI_CLK|clk                                                                                                                                                                                    ;
; 9.757 ; 9.757        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Surf|SPI_CS0|clk                                                                                                                                                                                    ;
; 9.757 ; 9.757        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Surf|SPI_CS|clk                                                                                                                                                                                     ;
+-------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                             ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                       ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------+
; 14.891 ; 15.107       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|y_cnt[2]                  ;
; 14.891 ; 15.107       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|y_cnt[3]                  ;
; 14.891 ; 15.107       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|y_cnt[9]                  ;
; 14.894 ; 15.110       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|y_cnt[0]                  ;
; 14.894 ; 15.110       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|y_cnt[1]                  ;
; 14.894 ; 15.110       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|y_cnt[4]                  ;
; 14.894 ; 15.110       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|y_cnt[5]                  ;
; 14.894 ; 15.110       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|y_cnt[6]                  ;
; 14.894 ; 15.110       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|y_cnt[7]                  ;
; 14.894 ; 15.110       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|y_cnt[8]                  ;
; 14.897 ; 15.113       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; load_new                                                     ;
; 14.897 ; 15.113       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|mhd                       ;
; 14.897 ; 15.113       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oHD                       ;
; 14.897 ; 15.113       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oLCD_G[1]                 ;
; 14.897 ; 15.113       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oLCD_G[3]                 ;
; 14.897 ; 15.113       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oLCD_G[4]                 ;
; 14.897 ; 15.113       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oLCD_G[7]                 ;
; 14.897 ; 15.113       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oVD                       ;
; 14.897 ; 15.113       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|x_cnt[10]                 ;
; 14.897 ; 15.113       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|x_cnt[2]                  ;
; 14.897 ; 15.113       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|x_cnt[5]                  ;
; 14.897 ; 15.113       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|x_cnt[6]                  ;
; 14.897 ; 15.113       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|x_cnt[8]                  ;
; 14.897 ; 15.113       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|x_cnt[9]                  ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|Color_block:Beta|position ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oLCD_B[0]                 ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oLCD_B[1]                 ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oLCD_B[2]                 ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oLCD_B[3]                 ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oLCD_B[4]                 ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oLCD_B[5]                 ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oLCD_B[6]                 ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oLCD_B[7]                 ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oLCD_R[0]                 ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oLCD_R[1]                 ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oLCD_R[2]                 ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oLCD_R[3]                 ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oLCD_R[4]                 ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oLCD_R[5]                 ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oLCD_R[6]                 ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oLCD_R[7]                 ;
; 14.899 ; 15.115       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|mvd                       ;
; 14.899 ; 15.115       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oLCD_G[0]                 ;
; 14.899 ; 15.115       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oLCD_G[2]                 ;
; 14.899 ; 15.115       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oLCD_G[5]                 ;
; 14.899 ; 15.115       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oLCD_G[6]                 ;
; 14.899 ; 15.115       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|x_cnt[0]                  ;
; 14.900 ; 15.116       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|Color_block:Beta|blue[3]  ;
; 14.900 ; 15.116       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|Color_block:Beta|blue[4]  ;
; 14.900 ; 15.116       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|Color_block:Beta|green[0] ;
; 14.900 ; 15.116       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|Color_block:Beta|red[0]   ;
; 14.900 ; 15.116       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|Color_block:Beta|red[2]   ;
; 14.900 ; 15.116       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|read_blue[6]              ;
; 14.900 ; 15.116       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|read_blue[7]              ;
; 14.900 ; 15.116       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|read_green[7]             ;
; 14.900 ; 15.116       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|read_red[6]               ;
; 14.900 ; 15.116       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|read_red[7]               ;
; 14.907 ; 15.123       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|x_cnt[1]                  ;
; 14.907 ; 15.123       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|x_cnt[3]                  ;
; 14.907 ; 15.123       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|x_cnt[4]                  ;
; 14.907 ; 15.123       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|x_cnt[7]                  ;
; 14.996 ; 15.180       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|x_cnt[1]                  ;
; 14.996 ; 15.180       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|x_cnt[3]                  ;
; 14.996 ; 15.180       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|x_cnt[4]                  ;
; 14.996 ; 15.180       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|x_cnt[7]                  ;
; 15.002 ; 15.186       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|Color_block:Beta|blue[3]  ;
; 15.002 ; 15.186       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|Color_block:Beta|blue[4]  ;
; 15.002 ; 15.186       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|Color_block:Beta|green[0] ;
; 15.002 ; 15.186       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|Color_block:Beta|red[0]   ;
; 15.002 ; 15.186       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|Color_block:Beta|red[2]   ;
; 15.002 ; 15.186       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|read_blue[6]              ;
; 15.002 ; 15.186       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|read_blue[7]              ;
; 15.002 ; 15.186       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|read_green[7]             ;
; 15.002 ; 15.186       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|read_red[6]               ;
; 15.002 ; 15.186       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|read_red[7]               ;
; 15.004 ; 15.188       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|Color_block:Beta|position ;
; 15.004 ; 15.188       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|mvd                       ;
; 15.004 ; 15.188       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oLCD_G[0]                 ;
; 15.004 ; 15.188       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oLCD_G[2]                 ;
; 15.004 ; 15.188       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oLCD_G[5]                 ;
; 15.004 ; 15.188       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oLCD_G[6]                 ;
; 15.004 ; 15.188       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|x_cnt[0]                  ;
; 15.005 ; 15.189       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; load_new                                                     ;
; 15.005 ; 15.189       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|mhd                       ;
; 15.005 ; 15.189       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oHD                       ;
; 15.005 ; 15.189       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oLCD_B[0]                 ;
; 15.005 ; 15.189       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oLCD_B[1]                 ;
; 15.005 ; 15.189       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oLCD_B[2]                 ;
; 15.005 ; 15.189       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oLCD_B[3]                 ;
; 15.005 ; 15.189       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oLCD_B[4]                 ;
; 15.005 ; 15.189       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oLCD_B[5]                 ;
; 15.005 ; 15.189       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oLCD_B[6]                 ;
; 15.005 ; 15.189       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oLCD_B[7]                 ;
; 15.005 ; 15.189       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oLCD_G[1]                 ;
; 15.005 ; 15.189       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oLCD_G[3]                 ;
; 15.005 ; 15.189       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oLCD_G[4]                 ;
; 15.005 ; 15.189       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oLCD_G[7]                 ;
; 15.005 ; 15.189       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oLCD_R[0]                 ;
; 15.005 ; 15.189       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oLCD_R[1]                 ;
; 15.005 ; 15.189       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oLCD_R[2]                 ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                      ;
+-------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-------------+------------+-------+-------+------------+----------------------------------------------------------+
; GPIO_2[*]   ; CLOCK_50   ; 2.685 ; 3.114 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[0]  ; CLOCK_50   ; 1.503 ; 1.970 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[2]  ; CLOCK_50   ; 1.687 ; 2.108 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[3]  ; CLOCK_50   ; 1.397 ; 1.836 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[10] ; CLOCK_50   ; 2.685 ; 3.114 ; Rise       ; CLOCK_50                                                 ;
; GPIO_2[*]   ; CLOCK_50   ; 4.004 ; 4.500 ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO_2[10] ; CLOCK_50   ; 4.004 ; 4.500 ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-------+-------+------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                         ;
+-------------+------------+--------+--------+------------+----------------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-------------+------------+--------+--------+------------+----------------------------------------------------------+
; GPIO_2[*]   ; CLOCK_50   ; -1.063 ; -1.492 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[0]  ; CLOCK_50   ; -1.063 ; -1.510 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[2]  ; CLOCK_50   ; -1.344 ; -1.752 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[3]  ; CLOCK_50   ; -1.067 ; -1.492 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[10] ; CLOCK_50   ; -1.136 ; -1.552 ; Rise       ; CLOCK_50                                                 ;
; GPIO_2[*]   ; CLOCK_50   ; -3.345 ; -3.830 ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO_2[10] ; CLOCK_50   ; -3.345 ; -3.830 ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+--------+--------+------------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                 ;
+----------------+------------+--------+--------+------------+----------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+----------------+------------+--------+--------+------------+----------------------------------------------------------+
; GPIO_2[*]      ; CLOCK_50   ; 4.985  ; 4.893  ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[1]     ; CLOCK_50   ; 4.985  ; 4.893  ; Rise       ; CLOCK_50                                                 ;
; MTL_B[*]       ; CLOCK_50   ; 5.845  ; 5.436  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[0]      ; CLOCK_50   ; 4.075  ; 3.966  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[1]      ; CLOCK_50   ; 4.074  ; 4.034  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[2]      ; CLOCK_50   ; 4.284  ; 4.173  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[3]      ; CLOCK_50   ; 4.433  ; 4.309  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[4]      ; CLOCK_50   ; 4.349  ; 4.252  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[5]      ; CLOCK_50   ; 4.452  ; 4.375  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[6]      ; CLOCK_50   ; 4.532  ; 4.448  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[7]      ; CLOCK_50   ; 5.845  ; 5.436  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_G[*]       ; CLOCK_50   ; 5.885  ; 5.494  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[0]      ; CLOCK_50   ; 4.473  ; 4.404  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[1]      ; CLOCK_50   ; 5.885  ; 5.494  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[2]      ; CLOCK_50   ; 4.275  ; 4.229  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[3]      ; CLOCK_50   ; 4.469  ; 4.372  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[4]      ; CLOCK_50   ; 4.312  ; 4.237  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[5]      ; CLOCK_50   ; 4.867  ; 4.745  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[6]      ; CLOCK_50   ; 4.843  ; 4.708  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[7]      ; CLOCK_50   ; 4.173  ; 4.094  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_HSD        ; CLOCK_50   ; 4.357  ; 4.302  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_R[*]       ; CLOCK_50   ; 4.322  ; 4.261  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[0]      ; CLOCK_50   ; 4.322  ; 4.261  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[1]      ; CLOCK_50   ; 4.107  ; 4.027  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[2]      ; CLOCK_50   ; 4.152  ; 4.098  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[3]      ; CLOCK_50   ; 4.151  ; 4.092  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[4]      ; CLOCK_50   ; 3.891  ; 3.845  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[5]      ; CLOCK_50   ; 3.907  ; 3.857  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[6]      ; CLOCK_50   ; 3.959  ; 3.910  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[7]      ; CLOCK_50   ; 4.126  ; 4.065  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_VSD        ; CLOCK_50   ; 4.525  ; 4.385  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_DCLK       ; CLOCK_50   ; 12.728 ;        ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; MTL_DCLK       ; CLOCK_50   ;        ; 12.651 ; Fall       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 4.191  ; 4.071  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 4.136  ; 3.994  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 3.905  ; 3.814  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 4.089  ; 4.000  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 3.426  ; 3.359  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 3.862  ; 3.732  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 3.446  ; 3.387  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 3.865  ; 3.779  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 3.834  ; 3.745  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 4.048  ; 3.932  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 4.191  ; 4.071  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 3.779  ; 3.709  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 3.893  ; 3.757  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[12] ; CLOCK_50   ; 4.002  ; 3.872  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK_50   ; 3.818  ; 3.707  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK_50   ; 3.818  ; 3.707  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK_50   ; 3.659  ; 3.586  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50   ; 3.966  ; 3.901  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK_50   ; 3.655  ; 3.578  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK_50   ; 5.609  ; 5.162  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 6.191  ; 5.998  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 5.835  ; 5.715  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 6.191  ; 5.998  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 5.427  ; 5.310  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 5.078  ; 4.971  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 5.438  ; 5.258  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 5.861  ; 5.641  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 5.682  ; 5.546  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 5.020  ; 4.905  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 5.462  ; 5.323  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 5.582  ; 5.388  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 4.949  ; 4.792  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 5.691  ; 5.542  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 5.159  ; 5.007  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 5.098  ; 4.982  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 5.522  ; 5.437  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 5.243  ; 5.157  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK_50   ; 3.515  ; 3.440  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK_50   ; 3.426  ; 3.403  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK_50   ; 3.515  ; 3.440  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50   ; 4.113  ; 3.988  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK_50   ; 4.940  ; 4.837  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ; -0.666 ;        ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK_50   ;        ; -0.775 ; Fall       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
+----------------+------------+--------+--------+------------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                         ;
+----------------+------------+--------+--------+------------+----------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+----------------+------------+--------+--------+------------+----------------------------------------------------------+
; GPIO_2[*]      ; CLOCK_50   ; 4.808  ; 4.717  ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[1]     ; CLOCK_50   ; 4.808  ; 4.717  ; Rise       ; CLOCK_50                                                 ;
; MTL_B[*]       ; CLOCK_50   ; 3.584  ; 3.479  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[0]      ; CLOCK_50   ; 3.588  ; 3.479  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[1]      ; CLOCK_50   ; 3.584  ; 3.542  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[2]      ; CLOCK_50   ; 3.789  ; 3.678  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[3]      ; CLOCK_50   ; 3.929  ; 3.807  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[4]      ; CLOCK_50   ; 3.851  ; 3.754  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[5]      ; CLOCK_50   ; 3.950  ; 3.872  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[6]      ; CLOCK_50   ; 4.025  ; 3.941  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[7]      ; CLOCK_50   ; 5.355  ; 4.945  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_G[*]       ; CLOCK_50   ; 3.681  ; 3.602  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[0]      ; CLOCK_50   ; 3.968  ; 3.898  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[1]      ; CLOCK_50   ; 5.394  ; 5.001  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[2]      ; CLOCK_50   ; 3.777  ; 3.730  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[3]      ; CLOCK_50   ; 3.964  ; 3.867  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[4]      ; CLOCK_50   ; 3.813  ; 3.738  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[5]      ; CLOCK_50   ; 4.347  ; 4.226  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[6]      ; CLOCK_50   ; 4.324  ; 4.191  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[7]      ; CLOCK_50   ; 3.681  ; 3.602  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_HSD        ; CLOCK_50   ; 3.856  ; 3.799  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_R[*]       ; CLOCK_50   ; 3.410  ; 3.363  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[0]      ; CLOCK_50   ; 3.823  ; 3.761  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[1]      ; CLOCK_50   ; 3.617  ; 3.536  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[2]      ; CLOCK_50   ; 3.660  ; 3.605  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[3]      ; CLOCK_50   ; 3.660  ; 3.599  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[4]      ; CLOCK_50   ; 3.410  ; 3.363  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[5]      ; CLOCK_50   ; 3.425  ; 3.374  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[6]      ; CLOCK_50   ; 3.475  ; 3.424  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[7]      ; CLOCK_50   ; 3.636  ; 3.573  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_VSD        ; CLOCK_50   ; 4.019  ; 3.880  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_DCLK       ; CLOCK_50   ; 12.303 ;        ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; MTL_DCLK       ; CLOCK_50   ;        ; 12.225 ; Fall       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 2.962  ; 2.894  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 3.645  ; 3.505  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 3.423  ; 3.332  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 3.599  ; 3.510  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 2.962  ; 2.894  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 3.381  ; 3.253  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 2.982  ; 2.922  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 3.385  ; 3.298  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 3.353  ; 3.265  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 3.557  ; 3.443  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 3.698  ; 3.579  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 3.302  ; 3.231  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 3.412  ; 3.278  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[12] ; CLOCK_50   ; 3.514  ; 3.386  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK_50   ; 3.187  ; 3.113  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK_50   ; 3.339  ; 3.229  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK_50   ; 3.187  ; 3.113  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50   ; 3.483  ; 3.416  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK_50   ; 3.183  ; 3.105  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK_50   ; 5.128  ; 4.682  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 4.007  ; 3.905  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 4.862  ; 4.710  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 5.194  ; 4.985  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 4.351  ; 4.273  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 4.116  ; 3.996  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 4.479  ; 4.327  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 4.889  ; 4.699  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 4.661  ; 4.501  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 4.094  ; 3.970  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 4.800  ; 4.630  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 4.404  ; 4.250  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 4.007  ; 3.905  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 4.536  ; 4.404  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 4.119  ; 3.986  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 4.217  ; 4.081  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 4.377  ; 4.253  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 4.107  ; 3.996  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK_50   ; 2.963  ; 2.938  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK_50   ; 2.963  ; 2.938  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK_50   ; 3.048  ; 2.973  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50   ; 3.624  ; 3.500  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK_50   ; 4.418  ; 4.315  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ; -1.078 ;        ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK_50   ;        ; -1.186 ; Fall       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
+----------------+------------+--------+--------+------------+----------------------------------------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; GPIO_2[3]  ; GPIO_2[1]   ; 5.265 ; 5.154 ; 5.703 ; 5.592 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; GPIO_2[3]  ; GPIO_2[1]   ; 5.095 ; 4.984 ; 5.523 ; 5.412 ;
+------------+-------------+-------+-------+-------+-------+


+-------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                               ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.517 ; 3.392 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 4.238 ; 4.096 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 4.238 ; 4.096 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.517 ; 3.392 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 4.463 ; 4.352 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 4.314 ; 4.172 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 4.259 ; 4.117 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 4.259 ; 4.117 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.704 ; 3.579 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 4.547 ; 4.422 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 4.544 ; 4.419 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 4.164 ; 4.039 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 4.164 ; 4.039 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.743 ; 3.618 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 4.164 ; 4.039 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 4.164 ; 4.039 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 4.314 ; 4.172 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                       ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.032 ; 2.907 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.756 ; 3.614 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.756 ; 3.614 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.032 ; 2.907 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.968 ; 3.857 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.829 ; 3.687 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.776 ; 3.634 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.776 ; 3.634 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.212 ; 3.087 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 4.021 ; 3.896 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 4.018 ; 3.893 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.653 ; 3.528 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.653 ; 3.528 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.249 ; 3.124 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.653 ; 3.528 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.653 ; 3.528 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.829 ; 3.687 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                      ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.430     ; 3.555     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 4.146     ; 4.288     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 4.146     ; 4.288     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.430     ; 3.555     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 4.425     ; 4.536     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 4.233     ; 4.375     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 4.163     ; 4.305     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 4.163     ; 4.305     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.605     ; 3.730     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 4.481     ; 4.606     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 4.480     ; 4.605     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 4.134     ; 4.259     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 4.134     ; 4.259     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.659     ; 3.784     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 4.134     ; 4.259     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 4.134     ; 4.259     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 4.233     ; 4.375     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                              ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.943     ; 3.068     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.662     ; 3.804     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.662     ; 3.804     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.943     ; 3.068     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.928     ; 4.039     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.746     ; 3.888     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.678     ; 3.820     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.678     ; 3.820     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.112     ; 3.237     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.952     ; 4.077     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.951     ; 4.076     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.620     ; 3.745     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.620     ; 3.745     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.163     ; 3.288     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.620     ; 3.745     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.620     ; 3.745     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.746     ; 3.888     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.609 ; -63.659       ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.167 ; -10.442       ;
; CLOCK_50                                                 ; 17.967 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; CLOCK_50                                                 ; 0.186 ; 0.000         ;
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.187 ; 0.000         ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.195 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                             ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.361 ; -65.131       ;
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.313 ; -2.626        ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                             ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.502 ; 0.000         ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.139 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                  ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.755  ; 0.000         ;
; CLOCK_50                                                 ; 9.218  ; 0.000         ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 14.934 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                         ;
+--------+---------------------------------------+------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                        ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -1.609 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[15] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.541     ; 1.229      ;
; -1.577 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[2]      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.545     ; 1.193      ;
; -1.577 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[4]      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.545     ; 1.193      ;
; -1.570 ; load_new                              ; sdram_control:sdram_control_inst|mLENGTH[7]    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.542     ; 1.189      ;
; -1.570 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[15]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.542     ; 1.189      ;
; -1.570 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[18]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.542     ; 1.189      ;
; -1.570 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[21]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.542     ; 1.189      ;
; -1.570 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[22]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.542     ; 1.189      ;
; -1.556 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[10] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.543     ; 1.174      ;
; -1.556 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[7]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.543     ; 1.174      ;
; -1.556 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[8]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.543     ; 1.174      ;
; -1.556 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[9]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.543     ; 1.174      ;
; -1.556 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[11] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.543     ; 1.174      ;
; -1.556 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[12] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.543     ; 1.174      ;
; -1.556 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[13] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.543     ; 1.174      ;
; -1.556 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[14] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.543     ; 1.174      ;
; -1.442 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[11]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.543     ; 1.060      ;
; -1.442 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[9]      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.543     ; 1.060      ;
; -1.442 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[12]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.543     ; 1.060      ;
; -1.442 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[7]      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.543     ; 1.060      ;
; -1.442 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[8]      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.543     ; 1.060      ;
; -1.442 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[17]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.543     ; 1.060      ;
; -1.437 ; load_new                              ; sdram_control:sdram_control_inst|mLENGTH[1]    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.545     ; 1.053      ;
; -1.398 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[19] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.351     ; 1.208      ;
; -1.398 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[16] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.351     ; 1.208      ;
; -1.398 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[17] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.351     ; 1.208      ;
; -1.398 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[18] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.351     ; 1.208      ;
; -1.398 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[20] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.351     ; 1.208      ;
; -1.398 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[22] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.351     ; 1.208      ;
; -1.398 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[21] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.351     ; 1.208      ;
; -1.398 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[23] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.351     ; 1.208      ;
; -1.362 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[1]      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.543     ; 0.980      ;
; -1.362 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[10]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.543     ; 0.980      ;
; -1.362 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[13]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.543     ; 0.980      ;
; -1.362 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[5]      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.543     ; 0.980      ;
; -1.362 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[14]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.543     ; 0.980      ;
; -1.362 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[19]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.543     ; 0.980      ;
; -1.362 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[3]      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.543     ; 0.980      ;
; -1.362 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[6]      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.543     ; 0.980      ;
; -1.362 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[16]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.543     ; 0.980      ;
; -1.362 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[20]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.543     ; 0.980      ;
; -1.362 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[23]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.543     ; 0.980      ;
; -1.172 ; load_new                              ; sdram_control:sdram_control_inst|RD_MASK[0]    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.542     ; 0.791      ;
; -1.171 ; load_new                              ; sdram_control:sdram_control_inst|mWR           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.542     ; 0.790      ;
; 5.429  ; reset_delay:reset_delay_inst|cont[20] ; sdram_control:sdram_control_inst|mADDR[2]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.382     ; 3.126      ;
; 5.429  ; reset_delay:reset_delay_inst|cont[20] ; sdram_control:sdram_control_inst|mADDR[4]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.382     ; 3.126      ;
; 5.437  ; reset_delay:reset_delay_inst|cont[20] ; sdram_control:sdram_control_inst|mLENGTH[7]    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.379     ; 3.121      ;
; 5.437  ; reset_delay:reset_delay_inst|cont[20] ; sdram_control:sdram_control_inst|mADDR[15]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.379     ; 3.121      ;
; 5.437  ; reset_delay:reset_delay_inst|cont[20] ; sdram_control:sdram_control_inst|mADDR[18]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.379     ; 3.121      ;
; 5.437  ; reset_delay:reset_delay_inst|cont[20] ; sdram_control:sdram_control_inst|mADDR[21]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.379     ; 3.121      ;
; 5.437  ; reset_delay:reset_delay_inst|cont[20] ; sdram_control:sdram_control_inst|mADDR[22]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.379     ; 3.121      ;
; 5.463  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[2]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.382     ; 3.092      ;
; 5.463  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[4]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.382     ; 3.092      ;
; 5.471  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mLENGTH[7]    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.379     ; 3.087      ;
; 5.471  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[15]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.379     ; 3.087      ;
; 5.471  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[18]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.379     ; 3.087      ;
; 5.471  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[21]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.379     ; 3.087      ;
; 5.471  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[22]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.379     ; 3.087      ;
; 5.559  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|mADDR[2]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.382     ; 2.996      ;
; 5.559  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|mADDR[4]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.382     ; 2.996      ;
; 5.567  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|mLENGTH[7]    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.379     ; 2.991      ;
; 5.567  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|mADDR[15]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.379     ; 2.991      ;
; 5.567  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|mADDR[18]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.379     ; 2.991      ;
; 5.567  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|mADDR[21]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.379     ; 2.991      ;
; 5.567  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|mADDR[22]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.379     ; 2.991      ;
; 5.570  ; reset_delay:reset_delay_inst|cont[20] ; sdram_control:sdram_control_inst|mADDR[11]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.380     ; 2.987      ;
; 5.570  ; reset_delay:reset_delay_inst|cont[20] ; sdram_control:sdram_control_inst|mADDR[9]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.380     ; 2.987      ;
; 5.570  ; reset_delay:reset_delay_inst|cont[20] ; sdram_control:sdram_control_inst|mADDR[12]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.380     ; 2.987      ;
; 5.570  ; reset_delay:reset_delay_inst|cont[20] ; sdram_control:sdram_control_inst|mADDR[7]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.380     ; 2.987      ;
; 5.570  ; reset_delay:reset_delay_inst|cont[20] ; sdram_control:sdram_control_inst|mADDR[8]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.380     ; 2.987      ;
; 5.570  ; reset_delay:reset_delay_inst|cont[20] ; sdram_control:sdram_control_inst|mADDR[17]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.380     ; 2.987      ;
; 5.582  ; reset_delay:reset_delay_inst|cont[20] ; sdram_control:sdram_control_inst|mLENGTH[1]    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.382     ; 2.973      ;
; 5.586  ; reset_delay:reset_delay_inst|cont[22] ; sdram_control:sdram_control_inst|mADDR[2]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.382     ; 2.969      ;
; 5.586  ; reset_delay:reset_delay_inst|cont[22] ; sdram_control:sdram_control_inst|mADDR[4]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.382     ; 2.969      ;
; 5.594  ; reset_delay:reset_delay_inst|cont[22] ; sdram_control:sdram_control_inst|mLENGTH[7]    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.379     ; 2.964      ;
; 5.594  ; reset_delay:reset_delay_inst|cont[22] ; sdram_control:sdram_control_inst|mADDR[15]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.379     ; 2.964      ;
; 5.594  ; reset_delay:reset_delay_inst|cont[22] ; sdram_control:sdram_control_inst|mADDR[18]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.379     ; 2.964      ;
; 5.594  ; reset_delay:reset_delay_inst|cont[22] ; sdram_control:sdram_control_inst|mADDR[21]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.379     ; 2.964      ;
; 5.594  ; reset_delay:reset_delay_inst|cont[22] ; sdram_control:sdram_control_inst|mADDR[22]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.379     ; 2.964      ;
; 5.604  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[11]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.380     ; 2.953      ;
; 5.604  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[9]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.380     ; 2.953      ;
; 5.604  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[12]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.380     ; 2.953      ;
; 5.604  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[7]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.380     ; 2.953      ;
; 5.604  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[8]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.380     ; 2.953      ;
; 5.604  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[17]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.380     ; 2.953      ;
; 5.613  ; reset_delay:reset_delay_inst|cont[21] ; sdram_control:sdram_control_inst|mADDR[2]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.382     ; 2.942      ;
; 5.613  ; reset_delay:reset_delay_inst|cont[21] ; sdram_control:sdram_control_inst|mADDR[4]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.382     ; 2.942      ;
; 5.616  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mLENGTH[1]    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.382     ; 2.939      ;
; 5.621  ; reset_delay:reset_delay_inst|cont[21] ; sdram_control:sdram_control_inst|mLENGTH[7]    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.379     ; 2.937      ;
; 5.621  ; reset_delay:reset_delay_inst|cont[21] ; sdram_control:sdram_control_inst|mADDR[15]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.379     ; 2.937      ;
; 5.621  ; reset_delay:reset_delay_inst|cont[21] ; sdram_control:sdram_control_inst|mADDR[18]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.379     ; 2.937      ;
; 5.621  ; reset_delay:reset_delay_inst|cont[21] ; sdram_control:sdram_control_inst|mADDR[21]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.379     ; 2.937      ;
; 5.621  ; reset_delay:reset_delay_inst|cont[21] ; sdram_control:sdram_control_inst|mADDR[22]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.379     ; 2.937      ;
; 5.644  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|mADDR[2]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.382     ; 2.911      ;
; 5.644  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|mADDR[4]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.382     ; 2.911      ;
; 5.650  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|rWR1_ADDR[2]  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.377     ; 2.910      ;
; 5.650  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|rWR1_ADDR[3]  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.377     ; 2.910      ;
; 5.650  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|rWR1_ADDR[4]  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.377     ; 2.910      ;
; 5.650  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|rWR1_ADDR[5]  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.377     ; 2.910      ;
; 5.650  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|rWR1_ADDR[6]  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.377     ; 2.910      ;
+--------+---------------------------------------+------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                              ;
+--------+----------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                                      ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -1.167 ; reset_delay:reset_delay_inst|cont[26]        ; mtl_controller:mtl_controller_inst|read_green[7]             ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.901     ; 0.819      ;
; -1.166 ; reset_delay:reset_delay_inst|cont[26]        ; mtl_controller:mtl_controller_inst|read_red[7]               ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.901     ; 0.818      ;
; -1.165 ; reset_delay:reset_delay_inst|cont[26]        ; mtl_controller:mtl_controller_inst|read_red[6]               ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.901     ; 0.817      ;
; -1.165 ; reset_delay:reset_delay_inst|cont[26]        ; mtl_controller:mtl_controller_inst|read_blue[7]              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.901     ; 0.817      ;
; -1.164 ; reset_delay:reset_delay_inst|cont[26]        ; mtl_controller:mtl_controller_inst|read_blue[6]              ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.901     ; 0.816      ;
; -0.959 ; LT_SPI:Surf|Data_Out[0]                      ; mtl_controller:mtl_controller_inst|Color_block:Beta|red[0]   ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.903     ; 0.609      ;
; -0.925 ; LT_SPI:Surf|Data_Out[2]                      ; mtl_controller:mtl_controller_inst|Color_block:Beta|blue[3]  ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.903     ; 0.575      ;
; -0.919 ; LT_SPI:Surf|Data_Out[2]                      ; mtl_controller:mtl_controller_inst|Color_block:Beta|green[0] ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.903     ; 0.569      ;
; -0.919 ; LT_SPI:Surf|Data_Out[2]                      ; mtl_controller:mtl_controller_inst|Color_block:Beta|red[2]   ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.903     ; 0.569      ;
; -0.893 ; LT_SPI:Surf|Data_Out[2]                      ; mtl_controller:mtl_controller_inst|Color_block:Beta|blue[4]  ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.903     ; 0.543      ;
; -0.826 ; LT_SPI:Surf|Data_Out[1]                      ; mtl_controller:mtl_controller_inst|Color_block:Beta|red[2]   ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.903     ; 0.476      ;
; -0.825 ; LT_SPI:Surf|Data_Out[1]                      ; mtl_controller:mtl_controller_inst|Color_block:Beta|green[0] ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.903     ; 0.475      ;
; -0.824 ; LT_SPI:Surf|Data_Out[1]                      ; mtl_controller:mtl_controller_inst|Color_block:Beta|blue[4]  ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.903     ; 0.474      ;
; -0.823 ; LT_SPI:Surf|Data_Out[1]                      ; mtl_controller:mtl_controller_inst|Color_block:Beta|blue[3]  ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.903     ; 0.473      ;
; -0.822 ; LT_SPI:Surf|Data_Out[1]                      ; mtl_controller:mtl_controller_inst|Color_block:Beta|red[0]   ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.903     ; 0.472      ;
; -0.759 ; LT_SPI:Surf|Data_Out[2]                      ; mtl_controller:mtl_controller_inst|Color_block:Beta|red[0]   ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.903     ; 0.409      ;
; -0.753 ; LT_SPI:Surf|Data_Out[0]                      ; mtl_controller:mtl_controller_inst|Color_block:Beta|blue[3]  ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.903     ; 0.403      ;
; -0.752 ; LT_SPI:Surf|Data_Out[0]                      ; mtl_controller:mtl_controller_inst|Color_block:Beta|red[2]   ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.903     ; 0.402      ;
; -0.752 ; LT_SPI:Surf|Data_Out[0]                      ; mtl_controller:mtl_controller_inst|Color_block:Beta|green[0] ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.903     ; 0.402      ;
; -0.752 ; LT_SPI:Surf|Data_Out[0]                      ; mtl_controller:mtl_controller_inst|Color_block:Beta|blue[4]  ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.903     ; 0.402      ;
; 26.569 ; mtl_controller:mtl_controller_inst|y_cnt[7]  ; load_new                                                     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.246     ; 3.475      ;
; 26.583 ; mtl_controller:mtl_controller_inst|y_cnt[6]  ; load_new                                                     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.246     ; 3.461      ;
; 26.660 ; mtl_controller:mtl_controller_inst|y_cnt[8]  ; load_new                                                     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.246     ; 3.384      ;
; 26.731 ; mtl_controller:mtl_controller_inst|y_cnt[5]  ; load_new                                                     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.246     ; 3.313      ;
; 26.817 ; mtl_controller:mtl_controller_inst|y_cnt[1]  ; load_new                                                     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.246     ; 3.227      ;
; 26.842 ; mtl_controller:mtl_controller_inst|y_cnt[4]  ; load_new                                                     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.246     ; 3.202      ;
; 26.967 ; mtl_controller:mtl_controller_inst|y_cnt[0]  ; load_new                                                     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.246     ; 3.077      ;
; 27.563 ; mtl_controller:mtl_controller_inst|x_cnt[7]  ; load_new                                                     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.248     ; 2.479      ;
; 27.703 ; mtl_controller:mtl_controller_inst|y_cnt[9]  ; load_new                                                     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.229     ; 2.358      ;
; 27.790 ; mtl_controller:mtl_controller_inst|x_cnt[6]  ; load_new                                                     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.047     ; 2.453      ;
; 27.807 ; mtl_controller:mtl_controller_inst|x_cnt[0]  ; mtl_controller:mtl_controller_inst|x_cnt[5]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.248     ; 2.235      ;
; 27.822 ; mtl_controller:mtl_controller_inst|y_cnt[3]  ; load_new                                                     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.229     ; 2.239      ;
; 27.846 ; mtl_controller:mtl_controller_inst|x_cnt[9]  ; load_new                                                     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.047     ; 2.397      ;
; 27.952 ; mtl_controller:mtl_controller_inst|y_cnt[2]  ; load_new                                                     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.229     ; 2.109      ;
; 27.971 ; mtl_controller:mtl_controller_inst|x_cnt[0]  ; load_new                                                     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.259     ; 2.060      ;
; 27.989 ; mtl_controller:mtl_controller_inst|x_cnt[8]  ; load_new                                                     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.047     ; 2.254      ;
; 28.009 ; mtl_controller:mtl_controller_inst|x_cnt[0]  ; mtl_controller:mtl_controller_inst|x_cnt[10]                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.248     ; 2.033      ;
; 28.024 ; mtl_controller:mtl_controller_inst|y_cnt[7]  ; mtl_controller:mtl_controller_inst|y_cnt[9]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.060     ; 2.206      ;
; 28.038 ; mtl_controller:mtl_controller_inst|y_cnt[6]  ; mtl_controller:mtl_controller_inst|y_cnt[9]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.060     ; 2.192      ;
; 28.047 ; mtl_controller:mtl_controller_inst|y_cnt[4]  ; mtl_controller:mtl_controller_inst|read_green[7]             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.045     ; 2.198      ;
; 28.049 ; mtl_controller:mtl_controller_inst|y_cnt[4]  ; mtl_controller:mtl_controller_inst|read_red[7]               ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.045     ; 2.196      ;
; 28.049 ; mtl_controller:mtl_controller_inst|y_cnt[4]  ; mtl_controller:mtl_controller_inst|read_red[6]               ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.045     ; 2.196      ;
; 28.049 ; mtl_controller:mtl_controller_inst|y_cnt[4]  ; mtl_controller:mtl_controller_inst|read_blue[7]              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.045     ; 2.196      ;
; 28.049 ; mtl_controller:mtl_controller_inst|y_cnt[4]  ; mtl_controller:mtl_controller_inst|read_blue[6]              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.045     ; 2.196      ;
; 28.070 ; mtl_controller:mtl_controller_inst|x_cnt[5]  ; load_new                                                     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.047     ; 2.173      ;
; 28.090 ; mtl_controller:mtl_controller_inst|y_cnt[4]  ; mtl_controller:mtl_controller_inst|Color_block:Beta|position ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.234     ; 1.966      ;
; 28.108 ; mtl_controller:mtl_controller_inst|y_cnt[6]  ; mtl_controller:mtl_controller_inst|read_green[7]             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.045     ; 2.137      ;
; 28.110 ; mtl_controller:mtl_controller_inst|y_cnt[6]  ; mtl_controller:mtl_controller_inst|read_red[7]               ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.045     ; 2.135      ;
; 28.110 ; mtl_controller:mtl_controller_inst|y_cnt[6]  ; mtl_controller:mtl_controller_inst|read_red[6]               ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.045     ; 2.135      ;
; 28.110 ; mtl_controller:mtl_controller_inst|y_cnt[6]  ; mtl_controller:mtl_controller_inst|read_blue[7]              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.045     ; 2.135      ;
; 28.110 ; mtl_controller:mtl_controller_inst|y_cnt[6]  ; mtl_controller:mtl_controller_inst|read_blue[6]              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.045     ; 2.135      ;
; 28.113 ; mtl_controller:mtl_controller_inst|y_cnt[7]  ; mtl_controller:mtl_controller_inst|y_cnt[3]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.060     ; 2.117      ;
; 28.113 ; mtl_controller:mtl_controller_inst|y_cnt[7]  ; mtl_controller:mtl_controller_inst|y_cnt[2]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.060     ; 2.117      ;
; 28.115 ; mtl_controller:mtl_controller_inst|y_cnt[8]  ; mtl_controller:mtl_controller_inst|y_cnt[9]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.060     ; 2.115      ;
; 28.125 ; mtl_controller:mtl_controller_inst|y_cnt[6]  ; mtl_controller:mtl_controller_inst|y_cnt[3]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.060     ; 2.105      ;
; 28.125 ; mtl_controller:mtl_controller_inst|y_cnt[6]  ; mtl_controller:mtl_controller_inst|y_cnt[2]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.060     ; 2.105      ;
; 28.132 ; mtl_controller:mtl_controller_inst|x_cnt[1]  ; mtl_controller:mtl_controller_inst|x_cnt[5]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.237     ; 1.921      ;
; 28.145 ; mtl_controller:mtl_controller_inst|x_cnt[4]  ; load_new                                                     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.248     ; 1.897      ;
; 28.145 ; mtl_controller:mtl_controller_inst|y_cnt[1]  ; mtl_controller:mtl_controller_inst|read_green[7]             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.045     ; 2.100      ;
; 28.146 ; mtl_controller:mtl_controller_inst|y_cnt[1]  ; mtl_controller:mtl_controller_inst|read_red[7]               ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.045     ; 2.099      ;
; 28.147 ; mtl_controller:mtl_controller_inst|y_cnt[1]  ; mtl_controller:mtl_controller_inst|read_red[6]               ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.045     ; 2.098      ;
; 28.147 ; mtl_controller:mtl_controller_inst|y_cnt[1]  ; mtl_controller:mtl_controller_inst|read_blue[7]              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.045     ; 2.098      ;
; 28.148 ; mtl_controller:mtl_controller_inst|y_cnt[1]  ; mtl_controller:mtl_controller_inst|read_blue[6]              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.045     ; 2.097      ;
; 28.151 ; mtl_controller:mtl_controller_inst|y_cnt[6]  ; mtl_controller:mtl_controller_inst|Color_block:Beta|position ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.234     ; 1.905      ;
; 28.153 ; mtl_controller:mtl_controller_inst|y_cnt[0]  ; mtl_controller:mtl_controller_inst|read_green[7]             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.045     ; 2.092      ;
; 28.154 ; mtl_controller:mtl_controller_inst|y_cnt[0]  ; mtl_controller:mtl_controller_inst|read_red[7]               ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.045     ; 2.091      ;
; 28.155 ; mtl_controller:mtl_controller_inst|y_cnt[0]  ; mtl_controller:mtl_controller_inst|read_red[6]               ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.045     ; 2.090      ;
; 28.155 ; mtl_controller:mtl_controller_inst|y_cnt[0]  ; mtl_controller:mtl_controller_inst|read_blue[7]              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.045     ; 2.090      ;
; 28.156 ; mtl_controller:mtl_controller_inst|y_cnt[0]  ; mtl_controller:mtl_controller_inst|read_blue[6]              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.045     ; 2.089      ;
; 28.165 ; mtl_controller:mtl_controller_inst|x_cnt[10] ; load_new                                                     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.047     ; 2.078      ;
; 28.173 ; mtl_controller:mtl_controller_inst|y_cnt[7]  ; mtl_controller:mtl_controller_inst|read_green[7]             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.045     ; 2.072      ;
; 28.174 ; mtl_controller:mtl_controller_inst|y_cnt[7]  ; mtl_controller:mtl_controller_inst|read_red[7]               ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.045     ; 2.071      ;
; 28.175 ; mtl_controller:mtl_controller_inst|y_cnt[7]  ; mtl_controller:mtl_controller_inst|read_red[6]               ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.045     ; 2.070      ;
; 28.175 ; mtl_controller:mtl_controller_inst|y_cnt[7]  ; mtl_controller:mtl_controller_inst|read_blue[7]              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.045     ; 2.070      ;
; 28.176 ; mtl_controller:mtl_controller_inst|y_cnt[7]  ; mtl_controller:mtl_controller_inst|read_blue[6]              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.045     ; 2.069      ;
; 28.176 ; mtl_controller:mtl_controller_inst|x_cnt[3]  ; load_new                                                     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.248     ; 1.866      ;
; 28.186 ; mtl_controller:mtl_controller_inst|y_cnt[5]  ; mtl_controller:mtl_controller_inst|y_cnt[9]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.060     ; 2.044      ;
; 28.188 ; mtl_controller:mtl_controller_inst|x_cnt[3]  ; mtl_controller:mtl_controller_inst|x_cnt[5]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.237     ; 1.865      ;
; 28.189 ; mtl_controller:mtl_controller_inst|x_cnt[2]  ; mtl_controller:mtl_controller_inst|x_cnt[5]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.036     ; 2.065      ;
; 28.190 ; mtl_controller:mtl_controller_inst|y_cnt[5]  ; mtl_controller:mtl_controller_inst|read_green[7]             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.045     ; 2.055      ;
; 28.192 ; mtl_controller:mtl_controller_inst|y_cnt[5]  ; mtl_controller:mtl_controller_inst|read_red[7]               ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.045     ; 2.053      ;
; 28.192 ; mtl_controller:mtl_controller_inst|y_cnt[5]  ; mtl_controller:mtl_controller_inst|read_red[6]               ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.045     ; 2.053      ;
; 28.192 ; mtl_controller:mtl_controller_inst|y_cnt[5]  ; mtl_controller:mtl_controller_inst|read_blue[7]              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.045     ; 2.053      ;
; 28.192 ; mtl_controller:mtl_controller_inst|y_cnt[5]  ; mtl_controller:mtl_controller_inst|read_blue[6]              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.045     ; 2.053      ;
; 28.193 ; mtl_controller:mtl_controller_inst|x_cnt[0]  ; mtl_controller:mtl_controller_inst|x_cnt[8]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.248     ; 1.849      ;
; 28.206 ; mtl_controller:mtl_controller_inst|y_cnt[1]  ; mtl_controller:mtl_controller_inst|Color_block:Beta|position ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.234     ; 1.850      ;
; 28.206 ; mtl_controller:mtl_controller_inst|y_cnt[8]  ; mtl_controller:mtl_controller_inst|y_cnt[2]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.060     ; 2.024      ;
; 28.207 ; mtl_controller:mtl_controller_inst|y_cnt[8]  ; mtl_controller:mtl_controller_inst|y_cnt[3]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.060     ; 2.023      ;
; 28.208 ; mtl_controller:mtl_controller_inst|y_cnt[0]  ; mtl_controller:mtl_controller_inst|Color_block:Beta|position ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.234     ; 1.848      ;
; 28.215 ; mtl_controller:mtl_controller_inst|x_cnt[7]  ; mtl_controller:mtl_controller_inst|x_cnt[5]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.237     ; 1.838      ;
; 28.233 ; mtl_controller:mtl_controller_inst|y_cnt[5]  ; mtl_controller:mtl_controller_inst|Color_block:Beta|position ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.234     ; 1.823      ;
; 28.245 ; mtl_controller:mtl_controller_inst|x_cnt[0]  ; mtl_controller:mtl_controller_inst|x_cnt[6]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.248     ; 1.797      ;
; 28.254 ; mtl_controller:mtl_controller_inst|x_cnt[2]  ; load_new                                                     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.047     ; 1.989      ;
; 28.264 ; mtl_controller:mtl_controller_inst|y_cnt[1]  ; mtl_controller:mtl_controller_inst|y_cnt[9]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.060     ; 1.966      ;
; 28.265 ; mtl_controller:mtl_controller_inst|y_cnt[7]  ; mtl_controller:mtl_controller_inst|y_cnt[0]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.044     ; 1.981      ;
; 28.268 ; mtl_controller:mtl_controller_inst|x_cnt[0]  ; mtl_controller:mtl_controller_inst|x_cnt[9]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.248     ; 1.774      ;
; 28.276 ; mtl_controller:mtl_controller_inst|x_cnt[4]  ; mtl_controller:mtl_controller_inst|x_cnt[5]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.237     ; 1.777      ;
; 28.277 ; mtl_controller:mtl_controller_inst|y_cnt[5]  ; mtl_controller:mtl_controller_inst|y_cnt[2]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.060     ; 1.953      ;
; 28.277 ; mtl_controller:mtl_controller_inst|y_cnt[6]  ; mtl_controller:mtl_controller_inst|y_cnt[0]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.044     ; 1.969      ;
; 28.278 ; mtl_controller:mtl_controller_inst|y_cnt[5]  ; mtl_controller:mtl_controller_inst|y_cnt[3]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.060     ; 1.952      ;
+--------+----------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                       ;
+--------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.967 ; reset_delay:reset_delay_inst|cont[2]  ; reset_delay:reset_delay_inst|cont[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.981      ;
; 17.981 ; reset_delay:reset_delay_inst|cont[1]  ; reset_delay:reset_delay_inst|cont[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.967      ;
; 17.981 ; reset_delay:reset_delay_inst|cont[0]  ; reset_delay:reset_delay_inst|cont[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.967      ;
; 18.039 ; reset_delay:reset_delay_inst|cont[4]  ; reset_delay:reset_delay_inst|cont[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.909      ;
; 18.049 ; reset_delay:reset_delay_inst|cont[3]  ; reset_delay:reset_delay_inst|cont[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.899      ;
; 18.103 ; reset_delay:reset_delay_inst|cont[6]  ; reset_delay:reset_delay_inst|cont[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.845      ;
; 18.117 ; reset_delay:reset_delay_inst|cont[5]  ; reset_delay:reset_delay_inst|cont[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.831      ;
; 18.171 ; reset_delay:reset_delay_inst|cont[8]  ; reset_delay:reset_delay_inst|cont[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.777      ;
; 18.185 ; reset_delay:reset_delay_inst|cont[7]  ; reset_delay:reset_delay_inst|cont[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.763      ;
; 18.190 ; LT_SPI:Surf|SPI_address[0]            ; LT_SPI:Surf|Data_Out[2]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.762      ;
; 18.190 ; LT_SPI:Surf|SPI_address[0]            ; LT_SPI:Surf|Data_Out[1]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.762      ;
; 18.190 ; LT_SPI:Surf|SPI_address[0]            ; LT_SPI:Surf|Data_Out[0]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.762      ;
; 18.201 ; LT_SPI:Surf|SPI_address[0]            ; LT_SPI:Surf|SPI_data[6]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.747      ;
; 18.201 ; LT_SPI:Surf|SPI_address[0]            ; LT_SPI:Surf|SPI_data[5]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.747      ;
; 18.201 ; LT_SPI:Surf|SPI_address[0]            ; LT_SPI:Surf|SPI_data[4]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.747      ;
; 18.201 ; LT_SPI:Surf|SPI_address[0]            ; LT_SPI:Surf|SPI_data[3]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.747      ;
; 18.201 ; LT_SPI:Surf|SPI_address[0]            ; LT_SPI:Surf|SPI_data[2]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.747      ;
; 18.201 ; LT_SPI:Surf|SPI_address[0]            ; LT_SPI:Surf|SPI_data[1]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.747      ;
; 18.201 ; LT_SPI:Surf|SPI_address[0]            ; LT_SPI:Surf|SPI_data[0]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.747      ;
; 18.239 ; reset_delay:reset_delay_inst|cont[10] ; reset_delay:reset_delay_inst|cont[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.709      ;
; 18.253 ; reset_delay:reset_delay_inst|cont[9]  ; reset_delay:reset_delay_inst|cont[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.695      ;
; 18.307 ; reset_delay:reset_delay_inst|cont[12] ; reset_delay:reset_delay_inst|cont[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.641      ;
; 18.321 ; reset_delay:reset_delay_inst|cont[11] ; reset_delay:reset_delay_inst|cont[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.627      ;
; 18.377 ; reset_delay:reset_delay_inst|cont[2]  ; reset_delay:reset_delay_inst|cont[25] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.571      ;
; 18.379 ; reset_delay:reset_delay_inst|cont[14] ; reset_delay:reset_delay_inst|cont[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.572      ;
; 18.389 ; reset_delay:reset_delay_inst|cont[15] ; reset_delay:reset_delay_inst|cont[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.562      ;
; 18.390 ; reset_delay:reset_delay_inst|cont[13] ; reset_delay:reset_delay_inst|cont[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.558      ;
; 18.421 ; LT_SPI:Surf|SPI_address[2]            ; LT_SPI:Surf|Data_Out[2]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.531      ;
; 18.421 ; LT_SPI:Surf|SPI_address[2]            ; LT_SPI:Surf|Data_Out[1]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.531      ;
; 18.421 ; LT_SPI:Surf|SPI_address[2]            ; LT_SPI:Surf|Data_Out[0]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.531      ;
; 18.425 ; reset_delay:reset_delay_inst|cont[0]  ; reset_delay:reset_delay_inst|cont[25] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.523      ;
; 18.426 ; reset_delay:reset_delay_inst|cont[1]  ; reset_delay:reset_delay_inst|cont[25] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.522      ;
; 18.432 ; LT_SPI:Surf|SPI_address[2]            ; LT_SPI:Surf|SPI_data[6]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.516      ;
; 18.432 ; LT_SPI:Surf|SPI_address[2]            ; LT_SPI:Surf|SPI_data[5]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.516      ;
; 18.432 ; LT_SPI:Surf|SPI_address[2]            ; LT_SPI:Surf|SPI_data[4]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.516      ;
; 18.432 ; LT_SPI:Surf|SPI_address[2]            ; LT_SPI:Surf|SPI_data[3]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.516      ;
; 18.432 ; LT_SPI:Surf|SPI_address[2]            ; LT_SPI:Surf|SPI_data[2]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.516      ;
; 18.432 ; LT_SPI:Surf|SPI_address[2]            ; LT_SPI:Surf|SPI_data[1]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.516      ;
; 18.432 ; LT_SPI:Surf|SPI_address[2]            ; LT_SPI:Surf|SPI_data[0]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.516      ;
; 18.441 ; reset_delay:reset_delay_inst|cont[2]  ; reset_delay:reset_delay_inst|cont[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.507      ;
; 18.445 ; reset_delay:reset_delay_inst|cont[2]  ; reset_delay:reset_delay_inst|cont[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.503      ;
; 18.446 ; reset_delay:reset_delay_inst|cont[16] ; reset_delay:reset_delay_inst|cont[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.505      ;
; 18.449 ; reset_delay:reset_delay_inst|cont[4]  ; reset_delay:reset_delay_inst|cont[25] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.499      ;
; 18.455 ; reset_delay:reset_delay_inst|cont[1]  ; reset_delay:reset_delay_inst|cont[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.493      ;
; 18.455 ; reset_delay:reset_delay_inst|cont[0]  ; reset_delay:reset_delay_inst|cont[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.493      ;
; 18.457 ; reset_delay:reset_delay_inst|cont[17] ; reset_delay:reset_delay_inst|cont[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.494      ;
; 18.493 ; reset_delay:reset_delay_inst|cont[0]  ; reset_delay:reset_delay_inst|cont[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.455      ;
; 18.494 ; reset_delay:reset_delay_inst|cont[3]  ; reset_delay:reset_delay_inst|cont[25] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.454      ;
; 18.494 ; reset_delay:reset_delay_inst|cont[1]  ; reset_delay:reset_delay_inst|cont[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.454      ;
; 18.501 ; LT_SPI:Surf|SPI_address[3]            ; LT_SPI:Surf|Data_Out[2]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.451      ;
; 18.501 ; LT_SPI:Surf|SPI_address[3]            ; LT_SPI:Surf|Data_Out[1]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.451      ;
; 18.501 ; LT_SPI:Surf|SPI_address[3]            ; LT_SPI:Surf|Data_Out[0]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.451      ;
; 18.509 ; reset_delay:reset_delay_inst|cont[2]  ; reset_delay:reset_delay_inst|cont[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.439      ;
; 18.512 ; LT_SPI:Surf|SPI_address[3]            ; LT_SPI:Surf|SPI_data[6]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.436      ;
; 18.512 ; LT_SPI:Surf|SPI_address[3]            ; LT_SPI:Surf|SPI_data[5]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.436      ;
; 18.512 ; LT_SPI:Surf|SPI_address[3]            ; LT_SPI:Surf|SPI_data[4]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.436      ;
; 18.512 ; LT_SPI:Surf|SPI_address[3]            ; LT_SPI:Surf|SPI_data[3]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.436      ;
; 18.512 ; LT_SPI:Surf|SPI_address[3]            ; LT_SPI:Surf|SPI_data[2]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.436      ;
; 18.512 ; LT_SPI:Surf|SPI_address[3]            ; LT_SPI:Surf|SPI_data[1]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.436      ;
; 18.512 ; LT_SPI:Surf|SPI_address[3]            ; LT_SPI:Surf|SPI_data[0]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.436      ;
; 18.513 ; reset_delay:reset_delay_inst|cont[2]  ; reset_delay:reset_delay_inst|cont[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.435      ;
; 18.513 ; reset_delay:reset_delay_inst|cont[6]  ; reset_delay:reset_delay_inst|cont[25] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.435      ;
; 18.513 ; reset_delay:reset_delay_inst|cont[4]  ; reset_delay:reset_delay_inst|cont[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.435      ;
; 18.514 ; reset_delay:reset_delay_inst|cont[18] ; reset_delay:reset_delay_inst|cont[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.437      ;
; 18.517 ; reset_delay:reset_delay_inst|cont[4]  ; reset_delay:reset_delay_inst|cont[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.431      ;
; 18.523 ; reset_delay:reset_delay_inst|cont[3]  ; reset_delay:reset_delay_inst|cont[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.425      ;
; 18.523 ; reset_delay:reset_delay_inst|cont[1]  ; reset_delay:reset_delay_inst|cont[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.425      ;
; 18.523 ; reset_delay:reset_delay_inst|cont[0]  ; reset_delay:reset_delay_inst|cont[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.425      ;
; 18.525 ; LT_SPI:Surf|SPI_address[0]            ; LT_SPI:Surf|SPI_data[7]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.425      ;
; 18.561 ; reset_delay:reset_delay_inst|cont[5]  ; reset_delay:reset_delay_inst|cont[25] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.387      ;
; 18.561 ; reset_delay:reset_delay_inst|cont[0]  ; reset_delay:reset_delay_inst|cont[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.387      ;
; 18.562 ; LT_SPI:Surf|SPI_address[1]            ; LT_SPI:Surf|Data_Out[2]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.390      ;
; 18.562 ; LT_SPI:Surf|SPI_address[1]            ; LT_SPI:Surf|Data_Out[1]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.390      ;
; 18.562 ; LT_SPI:Surf|SPI_address[1]            ; LT_SPI:Surf|Data_Out[0]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.390      ;
; 18.562 ; reset_delay:reset_delay_inst|cont[3]  ; reset_delay:reset_delay_inst|cont[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.386      ;
; 18.562 ; reset_delay:reset_delay_inst|cont[1]  ; reset_delay:reset_delay_inst|cont[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.386      ;
; 18.573 ; LT_SPI:Surf|SPI_address[1]            ; LT_SPI:Surf|SPI_data[6]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.375      ;
; 18.573 ; LT_SPI:Surf|SPI_address[1]            ; LT_SPI:Surf|SPI_data[5]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.375      ;
; 18.573 ; LT_SPI:Surf|SPI_address[1]            ; LT_SPI:Surf|SPI_data[4]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.375      ;
; 18.573 ; LT_SPI:Surf|SPI_address[1]            ; LT_SPI:Surf|SPI_data[3]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.375      ;
; 18.573 ; LT_SPI:Surf|SPI_address[1]            ; LT_SPI:Surf|SPI_data[2]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.375      ;
; 18.573 ; LT_SPI:Surf|SPI_address[1]            ; LT_SPI:Surf|SPI_data[1]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.375      ;
; 18.573 ; LT_SPI:Surf|SPI_address[1]            ; LT_SPI:Surf|SPI_data[0]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.375      ;
; 18.574 ; reset_delay:reset_delay_inst|cont[20] ; reset_delay:reset_delay_inst|cont[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.377      ;
; 18.577 ; reset_delay:reset_delay_inst|cont[2]  ; reset_delay:reset_delay_inst|cont[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.371      ;
; 18.577 ; reset_delay:reset_delay_inst|cont[6]  ; reset_delay:reset_delay_inst|cont[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.371      ;
; 18.581 ; reset_delay:reset_delay_inst|cont[2]  ; reset_delay:reset_delay_inst|cont[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.367      ;
; 18.581 ; reset_delay:reset_delay_inst|cont[8]  ; reset_delay:reset_delay_inst|cont[25] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.367      ;
; 18.581 ; reset_delay:reset_delay_inst|cont[6]  ; reset_delay:reset_delay_inst|cont[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.367      ;
; 18.581 ; reset_delay:reset_delay_inst|cont[4]  ; reset_delay:reset_delay_inst|cont[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.367      ;
; 18.585 ; reset_delay:reset_delay_inst|cont[4]  ; reset_delay:reset_delay_inst|cont[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.363      ;
; 18.588 ; reset_delay:reset_delay_inst|cont[21] ; reset_delay:reset_delay_inst|cont[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.363      ;
; 18.591 ; reset_delay:reset_delay_inst|cont[5]  ; reset_delay:reset_delay_inst|cont[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.357      ;
; 18.591 ; reset_delay:reset_delay_inst|cont[3]  ; reset_delay:reset_delay_inst|cont[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.357      ;
; 18.591 ; reset_delay:reset_delay_inst|cont[1]  ; reset_delay:reset_delay_inst|cont[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.357      ;
; 18.591 ; reset_delay:reset_delay_inst|cont[0]  ; reset_delay:reset_delay_inst|cont[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.357      ;
; 18.595 ; reset_delay:reset_delay_inst|cont[19] ; reset_delay:reset_delay_inst|cont[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.356      ;
; 18.629 ; LT_SPI:Surf|SPI_address[6]            ; LT_SPI:Surf|Data_Out[2]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.323      ;
; 18.629 ; LT_SPI:Surf|SPI_address[6]            ; LT_SPI:Surf|Data_Out[1]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.323      ;
; 18.629 ; LT_SPI:Surf|SPI_address[6]            ; LT_SPI:Surf|Data_Out[0]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.323      ;
+--------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                       ;
+-------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.186 ; LT_SPI:Surf|SPI_data[7]               ; LT_SPI:Surf|SPI_data[7]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LT_SPI:Surf|SPI_counter[1]            ; LT_SPI:Surf|SPI_counter[1]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LT_SPI:Surf|SPI_state.S_Addr_11       ; LT_SPI:Surf|SPI_state.S_Addr_11       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LT_SPI:Surf|SPI_state.S_Data_11       ; LT_SPI:Surf|SPI_state.S_Data_11       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.193 ; LT_SPI:Surf|SPI_data[3]               ; LT_SPI:Surf|SPI_data[4]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; LT_SPI:Surf|SPI_counter[0]            ; LT_SPI:Surf|SPI_counter[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; LT_SPI:Surf|SPI_data[5]               ; LT_SPI:Surf|SPI_data[6]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; reset_delay:reset_delay_inst|cont[0]  ; reset_delay:reset_delay_inst|cont[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; LT_SPI:Surf|SPI_data[4]               ; LT_SPI:Surf|SPI_data[5]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.316      ;
; 0.197 ; LT_SPI:Surf|SPI_state.S_Wait          ; LT_SPI:Surf|SPI_state.S_Addr          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.318      ;
; 0.198 ; LT_SPI:Surf|SPI_address[5]            ; LT_SPI:Surf|SPI_address[6]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.319      ;
; 0.204 ; LT_SPI:Surf|SPI_data[2]               ; LT_SPI:Surf|SPI_data[3]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.325      ;
; 0.205 ; LT_SPI:Surf|SPI_data[1]               ; LT_SPI:Surf|SPI_data[2]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.326      ;
; 0.221 ; LT_SPI:Surf|SPI_CLK                   ; LT_SPI:Surf|SPI_state.S_Data_11       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.342      ;
; 0.223 ; LT_SPI:Surf|SPI_CLK                   ; LT_SPI:Surf|SPI_state.S_Data          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.344      ;
; 0.223 ; LT_SPI:Surf|SPI_CLK                   ; LT_SPI:Surf|SPI_state.S_End           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.344      ;
; 0.257 ; LT_SPI:Surf|SPI_state.S_Addr_11       ; LT_SPI:Surf|SPI_state.S_Data          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.378      ;
; 0.259 ; LT_SPI:Surf|SPI_state.S_Addr_00       ; LT_SPI:Surf|SPI_state.S_Addr_01       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.380      ;
; 0.259 ; LT_SPI:Surf|SPI_state.S_Data_11       ; LT_SPI:Surf|SPI_state.S_End           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.380      ;
; 0.266 ; LT_SPI:Surf|SPI_state.S_End           ; LT_SPI:Surf|SPI_state.S_Wait          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.388      ;
; 0.272 ; LT_SPI:Surf|SPI_address[2]            ; LT_SPI:Surf|SPI_address[3]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.393      ;
; 0.280 ; LT_SPI:Surf|SPI_address[3]            ; LT_SPI:Surf|SPI_address[4]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.401      ;
; 0.293 ; LT_SPI:Surf|SPI_state.S_Addr          ; LT_SPI:Surf|SPI_counter[1]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; LT_SPI:Surf|SPI_state.S_Addr          ; LT_SPI:Surf|SPI_counter[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; reset_delay:reset_delay_inst|cont[14] ; reset_delay:reset_delay_inst|cont[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; reset_delay:reset_delay_inst|cont[13] ; reset_delay:reset_delay_inst|cont[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; reset_delay:reset_delay_inst|cont[4]  ; reset_delay:reset_delay_inst|cont[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.413      ;
; 0.294 ; reset_delay:reset_delay_inst|cont[19] ; reset_delay:reset_delay_inst|cont[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; reset_delay:reset_delay_inst|cont[16] ; reset_delay:reset_delay_inst|cont[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; reset_delay:reset_delay_inst|cont[12] ; reset_delay:reset_delay_inst|cont[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; reset_delay:reset_delay_inst|cont[11] ; reset_delay:reset_delay_inst|cont[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; reset_delay:reset_delay_inst|cont[10] ; reset_delay:reset_delay_inst|cont[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; reset_delay:reset_delay_inst|cont[9]  ; reset_delay:reset_delay_inst|cont[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; reset_delay:reset_delay_inst|cont[8]  ; reset_delay:reset_delay_inst|cont[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; reset_delay:reset_delay_inst|cont[6]  ; reset_delay:reset_delay_inst|cont[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; reset_delay:reset_delay_inst|cont[3]  ; reset_delay:reset_delay_inst|cont[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; reset_delay:reset_delay_inst|cont[2]  ; reset_delay:reset_delay_inst|cont[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.414      ;
; 0.295 ; LT_SPI:Surf|SPI_state.S_Addr          ; LT_SPI:Surf|SPI_counter[2]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; reset_delay:reset_delay_inst|cont[18] ; reset_delay:reset_delay_inst|cont[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; reset_delay:reset_delay_inst|cont[7]  ; reset_delay:reset_delay_inst|cont[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; reset_delay:reset_delay_inst|cont[5]  ; reset_delay:reset_delay_inst|cont[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.415      ;
; 0.300 ; reset_delay:reset_delay_inst|cont[24] ; reset_delay:reset_delay_inst|cont[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; reset_delay:reset_delay_inst|cont[23] ; reset_delay:reset_delay_inst|cont[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; reset_delay:reset_delay_inst|cont[1]  ; reset_delay:reset_delay_inst|cont[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; reset_delay:reset_delay_inst|cont[0]  ; reset_delay:reset_delay_inst|cont[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.420      ;
; 0.305 ; reset_delay:reset_delay_inst|cont[20] ; reset_delay:reset_delay_inst|cont[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; reset_delay:reset_delay_inst|cont[22] ; reset_delay:reset_delay_inst|cont[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; LT_SPI:Surf|SPI_data[0]               ; LT_SPI:Surf|SPI_data[1]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.428      ;
; 0.311 ; reset_delay:reset_delay_inst|cont[25] ; reset_delay:reset_delay_inst|cont[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.431      ;
; 0.312 ; LT_SPI:Surf|SPI_CS                    ; LT_SPI:Surf|SPI_state.S_Addr_00       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.432      ;
; 0.315 ; LT_SPI:Surf|SPI_CS                    ; LT_SPI:Surf|SPI_state.S_Addr_11       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.435      ;
; 0.317 ; LT_SPI:Surf|SPI_CS                    ; LT_SPI:Surf|SPI_state.S_Addr_01       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.437      ;
; 0.318 ; LT_SPI:Surf|SPI_CS                    ; LT_SPI:Surf|SPI_state.S_Data_01       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.438      ;
; 0.322 ; LT_SPI:Surf|SPI_state.S_Data_00       ; LT_SPI:Surf|SPI_state.S_Data_01       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.443      ;
; 0.334 ; LT_SPI:Surf|SPI_address[1]            ; LT_SPI:Surf|SPI_address[2]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.455      ;
; 0.335 ; LT_SPI:Surf|SPI_counter[0]            ; LT_SPI:Surf|SPI_counter[1]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.456      ;
; 0.338 ; LT_SPI:Surf|SPI_state.S_Addr_01       ; LT_SPI:Surf|SPI_state.S_Addr_11       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.459      ;
; 0.343 ; LT_SPI:Surf|SPI_CLK                   ; LT_SPI:Surf|SPI_state.S_Addr_01       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.464      ;
; 0.343 ; LT_SPI:Surf|SPI_CLK                   ; LT_SPI:Surf|SPI_state.S_Data_01       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.464      ;
; 0.345 ; LT_SPI:Surf|SPI_address[6]            ; LT_SPI:Surf|SPI_address[7]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.466      ;
; 0.348 ; LT_SPI:Surf|SPI_CLK0                  ; LT_SPI:Surf|SPI_CLK                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.468      ;
; 0.349 ; LT_SPI:Surf|SPI_CLK                   ; LT_SPI:Surf|SPI_state.S_Addr_11       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.470      ;
; 0.356 ; LT_SPI:Surf|SPI_state.S_Data          ; LT_SPI:Surf|SPI_state.S_Data_00       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.477      ;
; 0.359 ; LT_SPI:Surf|SPI_state.S_Data          ; LT_SPI:Surf|SPI_counter[1]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.480      ;
; 0.361 ; LT_SPI:Surf|SPI_address[4]            ; LT_SPI:Surf|SPI_address[5]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.482      ;
; 0.363 ; reset_delay:reset_delay_inst|cont[17] ; reset_delay:reset_delay_inst|cont[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.483      ;
; 0.363 ; reset_delay:reset_delay_inst|cont[15] ; reset_delay:reset_delay_inst|cont[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.483      ;
; 0.367 ; reset_delay:reset_delay_inst|cont[21] ; reset_delay:reset_delay_inst|cont[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.487      ;
; 0.371 ; LT_SPI:Surf|SPI_state.S_Data          ; LT_SPI:Surf|SPI_counter[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.492      ;
; 0.374 ; LT_SPI:Surf|SPI_state.S_Data          ; LT_SPI:Surf|SPI_counter[2]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.495      ;
; 0.388 ; LT_SPI:Surf|SPI_CLK                   ; LT_SPI:Surf|SPI_state.S_Data_00       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.509      ;
; 0.391 ; LT_SPI:Surf|SPI_state.S_Data_01       ; LT_SPI:Surf|SPI_data[7]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.513      ;
; 0.403 ; LT_SPI:Surf|SPI_CS                    ; LT_SPI:Surf|SPI_state.S_Addr          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.524      ;
; 0.403 ; LT_SPI:Surf|SPI_CS                    ; LT_SPI:Surf|SPI_state.S_Wait          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.524      ;
; 0.407 ; LT_SPI:Surf|SPI_data[6]               ; LT_SPI:Surf|SPI_data[7]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.530      ;
; 0.408 ; LT_SPI:Surf|SPI_state.S_Data_11       ; LT_SPI:Surf|SPI_state.S_Data_00       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.529      ;
; 0.410 ; LT_SPI:Surf|SPI_state.S_Data_01       ; LT_SPI:Surf|SPI_state.S_Data_11       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.531      ;
; 0.419 ; LT_SPI:Surf|SPI_data[1]               ; LT_SPI:Surf|Data_Out[1]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.544      ;
; 0.426 ; LT_SPI:Surf|SPI_state.S_Addr          ; LT_SPI:Surf|SPI_state.S_Addr_00       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.546      ;
; 0.427 ; LT_SPI:Surf|SPI_CS                    ; LT_SPI:Surf|SPI_state.S_Data_11       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.547      ;
; 0.430 ; LT_SPI:Surf|SPI_CS                    ; LT_SPI:Surf|SPI_state.S_Data_00       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.550      ;
; 0.439 ; LT_SPI:Surf|SPI_data[0]               ; LT_SPI:Surf|Data_Out[0]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.564      ;
; 0.440 ; LT_SPI:Surf|SPI_data[2]               ; LT_SPI:Surf|Data_Out[2]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.565      ;
; 0.440 ; LT_SPI:Surf|SPI_address[0]            ; LT_SPI:Surf|SPI_address[1]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.561      ;
; 0.442 ; reset_delay:reset_delay_inst|cont[4]  ; reset_delay:reset_delay_inst|cont[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.562      ;
; 0.442 ; reset_delay:reset_delay_inst|cont[14] ; reset_delay:reset_delay_inst|cont[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.562      ;
; 0.443 ; reset_delay:reset_delay_inst|cont[12] ; reset_delay:reset_delay_inst|cont[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.563      ;
; 0.443 ; reset_delay:reset_delay_inst|cont[10] ; reset_delay:reset_delay_inst|cont[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.563      ;
; 0.443 ; reset_delay:reset_delay_inst|cont[8]  ; reset_delay:reset_delay_inst|cont[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.563      ;
; 0.443 ; reset_delay:reset_delay_inst|cont[2]  ; reset_delay:reset_delay_inst|cont[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.563      ;
; 0.443 ; reset_delay:reset_delay_inst|cont[6]  ; reset_delay:reset_delay_inst|cont[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.563      ;
; 0.443 ; reset_delay:reset_delay_inst|cont[16] ; reset_delay:reset_delay_inst|cont[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.563      ;
; 0.444 ; reset_delay:reset_delay_inst|cont[18] ; reset_delay:reset_delay_inst|cont[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.564      ;
; 0.449 ; reset_delay:reset_delay_inst|cont[24] ; reset_delay:reset_delay_inst|cont[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.569      ;
; 0.452 ; reset_delay:reset_delay_inst|cont[3]  ; reset_delay:reset_delay_inst|cont[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.572      ;
; 0.452 ; reset_delay:reset_delay_inst|cont[11] ; reset_delay:reset_delay_inst|cont[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.572      ;
; 0.452 ; reset_delay:reset_delay_inst|cont[9]  ; reset_delay:reset_delay_inst|cont[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.572      ;
; 0.452 ; reset_delay:reset_delay_inst|cont[1]  ; reset_delay:reset_delay_inst|cont[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.572      ;
; 0.452 ; reset_delay:reset_delay_inst|cont[19] ; reset_delay:reset_delay_inst|cont[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.572      ;
; 0.453 ; reset_delay:reset_delay_inst|cont[7]  ; reset_delay:reset_delay_inst|cont[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.573      ;
+-------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                           ; To Node                                                                                                                                                                                             ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.187 ; sdram_control:sdram_control_inst|command:u_command|oe4                                                                                                                              ; sdram_control:sdram_control_inst|command:u_command|oe4                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|command:u_command|do_rw                                                                                                                            ; sdram_control:sdram_control_inst|command:u_command|do_rw                                                                                                                                            ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|command:u_command|CM_ACK                                                                                                                           ; sdram_control:sdram_control_inst|command:u_command|CM_ACK                                                                                                                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|command:u_command|REF_ACK                                                                                                                          ; sdram_control:sdram_control_inst|command:u_command|REF_ACK                                                                                                                                          ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|command:u_command|ex_write                                                                                                                         ; sdram_control:sdram_control_inst|command:u_command|ex_write                                                                                                                                         ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|command:u_command|ex_read                                                                                                                          ; sdram_control:sdram_control_inst|command:u_command|ex_read                                                                                                                                          ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|REF_REQ                                                                                                      ; sdram_control:sdram_control_inst|control_interface:u_control_interface|REF_REQ                                                                                                                      ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|ST[0]                                                                                                                                              ; sdram_control:sdram_control_inst|ST[0]                                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|Write                                                                                                                                              ; sdram_control:sdram_control_inst|Write                                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|Read                                                                                                                                               ; sdram_control:sdram_control_inst|Read                                                                                                                                                               ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|OUT_VALID                                                                                                                                          ; sdram_control:sdram_control_inst|OUT_VALID                                                                                                                                                          ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|mRD_DONE                                                                                                                                           ; sdram_control:sdram_control_inst|mRD_DONE                                                                                                                                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|RD_MASK[0]                                                                                                                                         ; sdram_control:sdram_control_inst|RD_MASK[0]                                                                                                                                                         ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|mWR                                                                                                                                                ; sdram_control:sdram_control_inst|mWR                                                                                                                                                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|IN_REQ                                                                                                                                             ; sdram_control:sdram_control_inst|IN_REQ                                                                                                                                                             ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|mWR_DONE                                                                                                                                           ; sdram_control:sdram_control_inst|mWR_DONE                                                                                                                                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[0]                                                                                                ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[0]                                                                                                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; sdram_control:sdram_control_inst|mADDR[18]                                                                                                                                          ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[18]                                                                                                                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sdram_control:sdram_control_inst|command:u_command|SA[3]                                                                                                                            ; sdram_control:sdram_control_inst|SA[3]                                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.194 ; sdram_control:sdram_control_inst|command:u_command|SA[0]                                                                                                                            ; sdram_control:sdram_control_inst|SA[0]                                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sdram_control:sdram_control_inst|command:u_command|WE_N                                                                                                                             ; sdram_control:sdram_control_inst|WE_N                                                                                                                                                               ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sdram_control:sdram_control_inst|command:u_command|RAS_N                                                                                                                            ; sdram_control:sdram_control_inst|RAS_N                                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sdram_control:sdram_control_inst|command:u_command|SA[10]                                                                                                                           ; sdram_control:sdram_control_inst|SA[10]                                                                                                                                                             ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sdram_control:sdram_control_inst|command:u_command|rw_shift[1]                                                                                                                      ; sdram_control:sdram_control_inst|command:u_command|rw_shift[0]                                                                                                                                      ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[4]                                                                                                     ; sdram_control:sdram_control_inst|command:u_command|SA[4]                                                                                                                                            ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sdram_control:sdram_control_inst|command:u_command|SA[1]                                                                                                                            ; sdram_control:sdram_control_inst|SA[1]                                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sdram_control:sdram_control_inst|command:u_command|do_load_mode                                                                                                                     ; sdram_control:sdram_control_inst|command:u_command|do_load_mode                                                                                                                                     ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sdram_control:sdram_control_inst|command:u_command|do_precharge                                                                                                                     ; sdram_control:sdram_control_inst|command:u_command|do_precharge                                                                                                                                     ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|CMD_ACK                                                                                                      ; sdram_control:sdram_control_inst|control_interface:u_control_interface|CMD_ACK                                                                                                                      ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sdram_control:sdram_control_inst|command:u_command|rw_shift[0]                                                                                                                      ; sdram_control:sdram_control_inst|command:u_command|do_rw                                                                                                                                            ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; sdram_control:sdram_control_inst|command:u_command|SA[8]                                                                                                                            ; sdram_control:sdram_control_inst|SA[8]                                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sdram_control:sdram_control_inst|command:u_command|SA[6]                                                                                                                            ; sdram_control:sdram_control_inst|SA[6]                                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sdram_control:sdram_control_inst|command:u_command|CAS_N                                                                                                                            ; sdram_control:sdram_control_inst|CAS_N                                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[5]                                                                                                     ; sdram_control:sdram_control_inst|command:u_command|SA[5]                                                                                                                                            ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sdram_control:sdram_control_inst|command:u_command|SA[4]                                                                                                                            ; sdram_control:sdram_control_inst|SA[4]                                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sdram_control:sdram_control_inst|mADDR[2]                                                                                                                                           ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[2]                                                                                                                     ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.196 ; sdram_control:sdram_control_inst|mADDR[4]                                                                                                                                           ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[4]                                                                                                                     ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sdram_control:sdram_control_inst|command:u_command|SA[2]                                                                                                                            ; sdram_control:sdram_control_inst|SA[2]                                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[11]                                                                                                    ; sdram_control:sdram_control_inst|command:u_command|SA[2]                                                                                                                                            ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[1]                                                                                                     ; sdram_control:sdram_control_inst|command:u_command|SA[1]                                                                                                                                            ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.200 ; sdram_control:sdram_control_inst|rRD1_ADDR[23]                                                                                                                                      ; sdram_control:sdram_control_inst|rRD1_ADDR[23]                                                                                                                                                      ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.329      ;
; 0.200 ; sdram_control:sdram_control_inst|CMD[0]                                                                                                                                             ; sdram_control:sdram_control_inst|control_interface:u_control_interface|READA                                                                                                                        ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.320      ;
; 0.201 ; sdram_control:sdram_control_inst|CMD[0]                                                                                                                                             ; sdram_control:sdram_control_inst|control_interface:u_control_interface|WRITEA                                                                                                                       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.321      ;
; 0.202 ; sdram_control:sdram_control_inst|rRD1_ADDR[8]                                                                                                                                       ; sdram_control:sdram_control_inst|mADDR[8]                                                                                                                                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.322      ;
; 0.202 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 0.487      ;
; 0.204 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 0.489      ;
; 0.205 ; sdram_control:sdram_control_inst|rRD1_ADDR[11]                                                                                                                                      ; sdram_control:sdram_control_inst|mADDR[11]                                                                                                                                                          ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; sdram_control:sdram_control_inst|rRD1_ADDR[9]                                                                                                                                       ; sdram_control:sdram_control_inst|mADDR[9]                                                                                                                                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; sdram_control:sdram_control_inst|command:u_command|REF_ACK                                                                                                                          ; sdram_control:sdram_control_inst|control_interface:u_control_interface|REF_REQ                                                                                                                      ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.325      ;
; 0.209 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|REF_REQ                                                                                                      ; sdram_control:sdram_control_inst|command:u_command|REF_ACK                                                                                                                                          ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.329      ;
; 0.210 ; sdram_control:sdram_control_inst|rRD1_ADDR[7]                                                                                                                                       ; sdram_control:sdram_control_inst|mADDR[7]                                                                                                                                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.330      ;
; 0.210 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 0.495      ;
; 0.210 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|REF_REQ                                                                                                      ; sdram_control:sdram_control_inst|command:u_command|CM_ACK                                                                                                                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.330      ;
; 0.210 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8        ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.330      ;
; 0.211 ; sdram_control:sdram_control_inst|Pre_RD                                                                                                                                             ; sdram_control:sdram_control_inst|CMD[1]                                                                                                                                                             ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.331      ;
; 0.211 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 0.496      ;
; 0.212 ; sdram_control:sdram_control_inst|Read                                                                                                                                               ; sdram_control:sdram_control_inst|DQM[1]                                                                                                                                                             ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.332      ;
; 0.212 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 0.497      ;
; 0.215 ; sdram_control:sdram_control_inst|Pre_RD                                                                                                                                             ; sdram_control:sdram_control_inst|CMD[0]                                                                                                                                                             ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.335      ;
; 0.215 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.335      ;
; 0.216 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.336      ;
; 0.218 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.338      ;
; 0.219 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.339      ;
; 0.221 ; sdram_control:sdram_control_inst|command:u_command|do_writea                                                                                                                        ; sdram_control:sdram_control_inst|command:u_command|SA[9]                                                                                                                                            ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.341      ;
; 0.221 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.341      ;
; 0.225 ; sdram_control:sdram_control_inst|command:u_command|do_writea                                                                                                                        ; sdram_control:sdram_control_inst|command:u_command|SA[11]                                                                                                                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.345      ;
; 0.232 ; sdram_control:sdram_control_inst|command:u_command|command_done                                                                                                                     ; sdram_control:sdram_control_inst|command:u_command|do_precharge                                                                                                                                     ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.352      ;
; 0.233 ; sdram_control:sdram_control_inst|command:u_command|command_delay[0]                                                                                                                 ; sdram_control:sdram_control_inst|command:u_command|command_done                                                                                                                                     ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.353      ;
; 0.242 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]        ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 0.527      ;
; 0.253 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[23]                                                                                                    ; sdram_control:sdram_control_inst|command:u_command|BA[1]                                                                                                                                            ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[22]                                                                                                    ; sdram_control:sdram_control_inst|command:u_command|BA[0]                                                                                                                                            ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[6]                                                                                                     ; sdram_control:sdram_control_inst|command:u_command|SA[6]                                                                                                                                            ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; sdram_control:sdram_control_inst|command:u_command|command_delay[2]                                                                                                                 ; sdram_control:sdram_control_inst|command:u_command|command_delay[1]                                                                                                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.373      ;
; 0.254 ; sdram_control:sdram_control_inst|command:u_command|SA[7]                                                                                                                            ; sdram_control:sdram_control_inst|SA[7]                                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.374      ;
; 0.254 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                        ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.374      ;
; 0.255 ; sdram_control:sdram_control_inst|command:u_command|command_delay[7]                                                                                                                 ; sdram_control:sdram_control_inst|command:u_command|command_delay[6]                                                                                                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.375      ;
; 0.257 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[10]                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[8]                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.378      ;
; 0.257 ; sdram_control:sdram_control_inst|CMD[1]                                                                                                                                             ; sdram_control:sdram_control_inst|control_interface:u_control_interface|WRITEA                                                                                                                       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.377      ;
; 0.258 ; sdram_control:sdram_control_inst|command:u_command|oe4                                                                                                                              ; sdram_control:sdram_control_inst|command:u_command|OE                                                                                                                                               ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.378      ;
; 0.259 ; sdram_control:sdram_control_inst|CMD[1]                                                                                                                                             ; sdram_control:sdram_control_inst|control_interface:u_control_interface|READA                                                                                                                        ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.379      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                  ;
+-------+--------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                                      ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.195 ; mtl_controller:mtl_controller_inst|mhd           ; mtl_controller:mtl_controller_inst|oHD                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.251 ; mtl_controller:mtl_controller_inst|y_cnt[2]      ; mtl_controller:mtl_controller_inst|mvd                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.408      ;
; 0.297 ; mtl_controller:mtl_controller_inst|y_cnt[7]      ; mtl_controller:mtl_controller_inst|y_cnt[7]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.425      ;
; 0.297 ; mtl_controller:mtl_controller_inst|y_cnt[1]      ; mtl_controller:mtl_controller_inst|y_cnt[1]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.425      ;
; 0.297 ; mtl_controller:mtl_controller_inst|x_cnt[1]      ; mtl_controller:mtl_controller_inst|x_cnt[1]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.425      ;
; 0.298 ; mtl_controller:mtl_controller_inst|y_cnt[5]      ; mtl_controller:mtl_controller_inst|y_cnt[5]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.426      ;
; 0.299 ; mtl_controller:mtl_controller_inst|y_cnt[8]      ; mtl_controller:mtl_controller_inst|y_cnt[8]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.427      ;
; 0.299 ; mtl_controller:mtl_controller_inst|y_cnt[6]      ; mtl_controller:mtl_controller_inst|y_cnt[6]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.427      ;
; 0.299 ; mtl_controller:mtl_controller_inst|y_cnt[4]      ; mtl_controller:mtl_controller_inst|y_cnt[4]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.427      ;
; 0.303 ; mtl_controller:mtl_controller_inst|x_cnt[4]      ; mtl_controller:mtl_controller_inst|x_cnt[4]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.431      ;
; 0.306 ; mtl_controller:mtl_controller_inst|x_cnt[3]      ; mtl_controller:mtl_controller_inst|x_cnt[3]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.434      ;
; 0.314 ; mtl_controller:mtl_controller_inst|x_cnt[7]      ; mtl_controller:mtl_controller_inst|x_cnt[7]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.442      ;
; 0.376 ; mtl_controller:mtl_controller_inst|y_cnt[3]      ; mtl_controller:mtl_controller_inst|mvd                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.533      ;
; 0.432 ; mtl_controller:mtl_controller_inst|y_cnt[2]      ; mtl_controller:mtl_controller_inst|y_cnt[0]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.576      ;
; 0.446 ; mtl_controller:mtl_controller_inst|y_cnt[7]      ; mtl_controller:mtl_controller_inst|y_cnt[8]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.574      ;
; 0.447 ; mtl_controller:mtl_controller_inst|y_cnt[5]      ; mtl_controller:mtl_controller_inst|y_cnt[6]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.575      ;
; 0.455 ; mtl_controller:mtl_controller_inst|x_cnt[3]      ; mtl_controller:mtl_controller_inst|x_cnt[4]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.583      ;
; 0.457 ; mtl_controller:mtl_controller_inst|y_cnt[6]      ; mtl_controller:mtl_controller_inst|y_cnt[7]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.585      ;
; 0.457 ; mtl_controller:mtl_controller_inst|y_cnt[4]      ; mtl_controller:mtl_controller_inst|y_cnt[5]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.585      ;
; 0.459 ; mtl_controller:mtl_controller_inst|y_cnt[0]      ; mtl_controller:mtl_controller_inst|y_cnt[1]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.587      ;
; 0.460 ; mtl_controller:mtl_controller_inst|y_cnt[6]      ; mtl_controller:mtl_controller_inst|y_cnt[8]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.588      ;
; 0.460 ; mtl_controller:mtl_controller_inst|y_cnt[4]      ; mtl_controller:mtl_controller_inst|y_cnt[6]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.588      ;
; 0.463 ; mtl_controller:mtl_controller_inst|mvd           ; mtl_controller:mtl_controller_inst|oVD                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.167     ; 0.380      ;
; 0.480 ; mtl_controller:mtl_controller_inst|x_cnt[2]      ; mtl_controller:mtl_controller_inst|x_cnt[3]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.801      ;
; 0.482 ; mtl_controller:mtl_controller_inst|x_cnt[6]      ; mtl_controller:mtl_controller_inst|x_cnt[7]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.803      ;
; 0.483 ; mtl_controller:mtl_controller_inst|x_cnt[2]      ; mtl_controller:mtl_controller_inst|x_cnt[4]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.804      ;
; 0.490 ; mtl_controller:mtl_controller_inst|x_cnt[8]      ; mtl_controller:mtl_controller_inst|x_cnt[10]                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.610      ;
; 0.490 ; mtl_controller:mtl_controller_inst|y_cnt[9]      ; mtl_controller:mtl_controller_inst|mvd                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.647      ;
; 0.504 ; mtl_controller:mtl_controller_inst|x_cnt[9]      ; mtl_controller:mtl_controller_inst|Color_block:Beta|position ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.625      ;
; 0.509 ; mtl_controller:mtl_controller_inst|x_cnt[1]      ; mtl_controller:mtl_controller_inst|x_cnt[3]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.637      ;
; 0.510 ; mtl_controller:mtl_controller_inst|y_cnt[3]      ; mtl_controller:mtl_controller_inst|y_cnt[4]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.654      ;
; 0.510 ; mtl_controller:mtl_controller_inst|y_cnt[5]      ; mtl_controller:mtl_controller_inst|y_cnt[7]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.638      ;
; 0.512 ; mtl_controller:mtl_controller_inst|x_cnt[1]      ; mtl_controller:mtl_controller_inst|x_cnt[4]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.640      ;
; 0.512 ; mtl_controller:mtl_controller_inst|y_cnt[1]      ; mtl_controller:mtl_controller_inst|y_cnt[4]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.640      ;
; 0.513 ; mtl_controller:mtl_controller_inst|y_cnt[5]      ; mtl_controller:mtl_controller_inst|y_cnt[8]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.641      ;
; 0.523 ; mtl_controller:mtl_controller_inst|y_cnt[4]      ; mtl_controller:mtl_controller_inst|y_cnt[7]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.651      ;
; 0.526 ; mtl_controller:mtl_controller_inst|y_cnt[4]      ; mtl_controller:mtl_controller_inst|y_cnt[8]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.654      ;
; 0.527 ; mtl_controller:mtl_controller_inst|x_cnt[4]      ; mtl_controller:mtl_controller_inst|x_cnt[7]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.655      ;
; 0.528 ; mtl_controller:mtl_controller_inst|y_cnt[0]      ; mtl_controller:mtl_controller_inst|y_cnt[4]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.656      ;
; 0.530 ; mtl_controller:mtl_controller_inst|y_cnt[2]      ; mtl_controller:mtl_controller_inst|y_cnt[4]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.674      ;
; 0.533 ; mtl_controller:mtl_controller_inst|y_cnt[3]      ; mtl_controller:mtl_controller_inst|y_cnt[0]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.677      ;
; 0.533 ; mtl_controller:mtl_controller_inst|x_cnt[5]      ; mtl_controller:mtl_controller_inst|x_cnt[7]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.854      ;
; 0.535 ; mtl_controller:mtl_controller_inst|y_cnt[0]      ; mtl_controller:mtl_controller_inst|y_cnt[0]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.663      ;
; 0.573 ; mtl_controller:mtl_controller_inst|y_cnt[3]      ; mtl_controller:mtl_controller_inst|y_cnt[5]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.717      ;
; 0.575 ; mtl_controller:mtl_controller_inst|y_cnt[1]      ; mtl_controller:mtl_controller_inst|y_cnt[5]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.703      ;
; 0.576 ; mtl_controller:mtl_controller_inst|y_cnt[3]      ; mtl_controller:mtl_controller_inst|y_cnt[6]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.720      ;
; 0.577 ; mtl_controller:mtl_controller_inst|y_cnt[2]      ; mtl_controller:mtl_controller_inst|y_cnt[2]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.704      ;
; 0.578 ; mtl_controller:mtl_controller_inst|y_cnt[1]      ; mtl_controller:mtl_controller_inst|y_cnt[6]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.706      ;
; 0.579 ; mtl_controller:mtl_controller_inst|y_cnt[2]      ; mtl_controller:mtl_controller_inst|y_cnt[3]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.706      ;
; 0.584 ; mtl_controller:mtl_controller_inst|x_cnt[3]      ; mtl_controller:mtl_controller_inst|x_cnt[7]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.712      ;
; 0.591 ; mtl_controller:mtl_controller_inst|y_cnt[0]      ; mtl_controller:mtl_controller_inst|y_cnt[5]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.719      ;
; 0.593 ; mtl_controller:mtl_controller_inst|y_cnt[2]      ; mtl_controller:mtl_controller_inst|y_cnt[5]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.737      ;
; 0.594 ; mtl_controller:mtl_controller_inst|y_cnt[0]      ; mtl_controller:mtl_controller_inst|y_cnt[6]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.722      ;
; 0.596 ; mtl_controller:mtl_controller_inst|y_cnt[2]      ; mtl_controller:mtl_controller_inst|y_cnt[6]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.740      ;
; 0.598 ; mtl_controller:mtl_controller_inst|y_cnt[3]      ; mtl_controller:mtl_controller_inst|y_cnt[3]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.725      ;
; 0.608 ; mtl_controller:mtl_controller_inst|read_red[6]   ; mtl_controller:mtl_controller_inst|oLCD_R[6]                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.156     ; 0.536      ;
; 0.609 ; mtl_controller:mtl_controller_inst|read_red[6]   ; mtl_controller:mtl_controller_inst|oLCD_R[5]                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.156     ; 0.537      ;
; 0.609 ; mtl_controller:mtl_controller_inst|read_red[6]   ; mtl_controller:mtl_controller_inst|oLCD_R[4]                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.156     ; 0.537      ;
; 0.609 ; mtl_controller:mtl_controller_inst|read_red[6]   ; mtl_controller:mtl_controller_inst|oLCD_R[2]                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.156     ; 0.537      ;
; 0.612 ; mtl_controller:mtl_controller_inst|x_cnt[2]      ; mtl_controller:mtl_controller_inst|x_cnt[7]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.933      ;
; 0.615 ; mtl_controller:mtl_controller_inst|read_blue[7]  ; mtl_controller:mtl_controller_inst|oLCD_B[3]                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.156     ; 0.543      ;
; 0.616 ; mtl_controller:mtl_controller_inst|read_blue[7]  ; mtl_controller:mtl_controller_inst|oLCD_B[7]                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.156     ; 0.544      ;
; 0.616 ; mtl_controller:mtl_controller_inst|read_blue[7]  ; mtl_controller:mtl_controller_inst|oLCD_B[1]                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.156     ; 0.544      ;
; 0.616 ; mtl_controller:mtl_controller_inst|read_blue[7]  ; mtl_controller:mtl_controller_inst|oLCD_B[0]                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.156     ; 0.544      ;
; 0.616 ; mtl_controller:mtl_controller_inst|read_red[7]   ; mtl_controller:mtl_controller_inst|oLCD_R[7]                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.156     ; 0.544      ;
; 0.617 ; mtl_controller:mtl_controller_inst|read_red[7]   ; mtl_controller:mtl_controller_inst|oLCD_R[1]                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.156     ; 0.545      ;
; 0.618 ; mtl_controller:mtl_controller_inst|read_red[7]   ; mtl_controller:mtl_controller_inst|oLCD_R[0]                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.156     ; 0.546      ;
; 0.619 ; mtl_controller:mtl_controller_inst|read_blue[6]  ; mtl_controller:mtl_controller_inst|oLCD_B[6]                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.156     ; 0.547      ;
; 0.619 ; mtl_controller:mtl_controller_inst|read_red[7]   ; mtl_controller:mtl_controller_inst|oLCD_R[3]                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.156     ; 0.547      ;
; 0.620 ; mtl_controller:mtl_controller_inst|read_blue[6]  ; mtl_controller:mtl_controller_inst|oLCD_B[4]                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.156     ; 0.548      ;
; 0.624 ; mtl_controller:mtl_controller_inst|read_blue[6]  ; mtl_controller:mtl_controller_inst|oLCD_B[5]                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.156     ; 0.552      ;
; 0.624 ; mtl_controller:mtl_controller_inst|read_blue[6]  ; mtl_controller:mtl_controller_inst|oLCD_B[2]                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.156     ; 0.552      ;
; 0.631 ; mtl_controller:mtl_controller_inst|read_green[7] ; mtl_controller:mtl_controller_inst|oLCD_G[6]                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 0.773      ;
; 0.631 ; mtl_controller:mtl_controller_inst|read_green[7] ; mtl_controller:mtl_controller_inst|oLCD_G[5]                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 0.773      ;
; 0.631 ; mtl_controller:mtl_controller_inst|read_green[7] ; mtl_controller:mtl_controller_inst|oLCD_G[2]                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 0.773      ;
; 0.631 ; mtl_controller:mtl_controller_inst|read_green[7] ; mtl_controller:mtl_controller_inst|oLCD_G[0]                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 0.773      ;
; 0.631 ; mtl_controller:mtl_controller_inst|y_cnt[2]      ; mtl_controller:mtl_controller_inst|y_cnt[9]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.758      ;
; 0.633 ; mtl_controller:mtl_controller_inst|x_cnt[8]      ; mtl_controller:mtl_controller_inst|mhd                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.753      ;
; 0.636 ; mtl_controller:mtl_controller_inst|x_cnt[10]     ; mtl_controller:mtl_controller_inst|Color_block:Beta|position ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.757      ;
; 0.637 ; mtl_controller:mtl_controller_inst|y_cnt[9]      ; mtl_controller:mtl_controller_inst|y_cnt[0]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.781      ;
; 0.639 ; mtl_controller:mtl_controller_inst|y_cnt[3]      ; mtl_controller:mtl_controller_inst|y_cnt[7]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.783      ;
; 0.641 ; mtl_controller:mtl_controller_inst|x_cnt[1]      ; mtl_controller:mtl_controller_inst|x_cnt[7]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.769      ;
; 0.641 ; mtl_controller:mtl_controller_inst|y_cnt[1]      ; mtl_controller:mtl_controller_inst|y_cnt[7]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.769      ;
; 0.642 ; mtl_controller:mtl_controller_inst|y_cnt[3]      ; mtl_controller:mtl_controller_inst|y_cnt[8]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.786      ;
; 0.644 ; mtl_controller:mtl_controller_inst|y_cnt[1]      ; mtl_controller:mtl_controller_inst|y_cnt[8]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.772      ;
; 0.657 ; mtl_controller:mtl_controller_inst|y_cnt[0]      ; mtl_controller:mtl_controller_inst|y_cnt[7]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.785      ;
; 0.659 ; mtl_controller:mtl_controller_inst|y_cnt[2]      ; mtl_controller:mtl_controller_inst|y_cnt[7]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.803      ;
; 0.660 ; mtl_controller:mtl_controller_inst|y_cnt[0]      ; mtl_controller:mtl_controller_inst|y_cnt[8]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.788      ;
; 0.662 ; mtl_controller:mtl_controller_inst|y_cnt[2]      ; mtl_controller:mtl_controller_inst|y_cnt[8]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.806      ;
; 0.678 ; mtl_controller:mtl_controller_inst|y_cnt[3]      ; mtl_controller:mtl_controller_inst|y_cnt[2]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.805      ;
; 0.681 ; mtl_controller:mtl_controller_inst|x_cnt[9]      ; mtl_controller:mtl_controller_inst|x_cnt[10]                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.801      ;
; 0.732 ; mtl_controller:mtl_controller_inst|y_cnt[3]      ; mtl_controller:mtl_controller_inst|y_cnt[9]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.859      ;
; 0.735 ; mtl_controller:mtl_controller_inst|x_cnt[6]      ; mtl_controller:mtl_controller_inst|x_cnt[10]                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.855      ;
; 0.738 ; mtl_controller:mtl_controller_inst|read_green[7] ; mtl_controller:mtl_controller_inst|oLCD_G[7]                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.154     ; 0.668      ;
; 0.738 ; mtl_controller:mtl_controller_inst|read_green[7] ; mtl_controller:mtl_controller_inst|oLCD_G[4]                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.154     ; 0.668      ;
; 0.738 ; mtl_controller:mtl_controller_inst|read_green[7] ; mtl_controller:mtl_controller_inst|oLCD_G[1]                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.154     ; 0.668      ;
; 0.746 ; mtl_controller:mtl_controller_inst|y_cnt[1]      ; mtl_controller:mtl_controller_inst|y_cnt[3]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 0.857      ;
; 0.753 ; LT_SPI:Surf|Data_Out[0]                          ; mtl_controller:mtl_controller_inst|Color_block:Beta|blue[4]  ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.589     ; 0.337      ;
; 0.753 ; LT_SPI:Surf|Data_Out[0]                          ; mtl_controller:mtl_controller_inst|Color_block:Beta|green[0] ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.589     ; 0.337      ;
; 0.753 ; LT_SPI:Surf|Data_Out[0]                          ; mtl_controller:mtl_controller_inst|Color_block:Beta|red[2]   ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.589     ; 0.337      ;
+-------+--------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                        ;
+--------+---------------------------------------+----------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                      ; Launch Clock ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+----------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; -1.361 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_G[7] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.091     ; 0.823      ;
; -1.361 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_G[4] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.091     ; 0.823      ;
; -1.361 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_G[3] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.091     ; 0.823      ;
; -1.361 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_G[1] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.091     ; 0.823      ;
; -1.361 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oVD       ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.091     ; 0.823      ;
; -1.361 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oHD       ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.091     ; 0.823      ;
; -1.361 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|mhd       ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.091     ; 0.823      ;
; -1.361 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|x_cnt[5]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.091     ; 0.823      ;
; -1.361 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|x_cnt[10] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.091     ; 0.823      ;
; -1.361 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|x_cnt[9]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.091     ; 0.823      ;
; -1.361 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|x_cnt[8]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.091     ; 0.823      ;
; -1.361 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|x_cnt[6]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.091     ; 0.823      ;
; -1.361 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|x_cnt[2]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.091     ; 0.823      ;
; -1.359 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_B[7] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.093     ; 0.819      ;
; -1.359 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_B[6] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.093     ; 0.819      ;
; -1.359 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_B[5] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.093     ; 0.819      ;
; -1.359 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_B[4] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.093     ; 0.819      ;
; -1.359 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_B[3] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.093     ; 0.819      ;
; -1.359 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_B[2] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.093     ; 0.819      ;
; -1.359 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_B[1] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.093     ; 0.819      ;
; -1.359 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_B[0] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.093     ; 0.819      ;
; -1.359 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_R[7] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.093     ; 0.819      ;
; -1.359 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_R[6] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.093     ; 0.819      ;
; -1.359 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_R[5] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.093     ; 0.819      ;
; -1.359 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_R[4] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.093     ; 0.819      ;
; -1.359 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_R[3] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.093     ; 0.819      ;
; -1.359 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_R[2] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.093     ; 0.819      ;
; -1.359 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_R[1] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.093     ; 0.819      ;
; -1.359 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_R[0] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.093     ; 0.819      ;
; -1.314 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|x_cnt[7]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.898     ; 0.969      ;
; -1.314 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|x_cnt[4]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.898     ; 0.969      ;
; -1.314 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|x_cnt[3]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.898     ; 0.969      ;
; -1.314 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|x_cnt[1]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.898     ; 0.969      ;
; -1.304 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|y_cnt[8]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.900     ; 0.957      ;
; -1.304 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|y_cnt[7]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.900     ; 0.957      ;
; -1.304 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|y_cnt[6]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.900     ; 0.957      ;
; -1.304 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|y_cnt[5]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.900     ; 0.957      ;
; -1.304 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|y_cnt[4]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.900     ; 0.957      ;
; -1.304 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|y_cnt[1]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.900     ; 0.957      ;
; -1.304 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|y_cnt[0]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.900     ; 0.957      ;
; -1.292 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_G[6] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.888     ; 0.957      ;
; -1.292 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_G[5] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.888     ; 0.957      ;
; -1.292 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_G[2] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.888     ; 0.957      ;
; -1.292 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_G[0] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.888     ; 0.957      ;
; -1.292 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|mvd       ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.888     ; 0.957      ;
; -1.292 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|x_cnt[0]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.888     ; 0.957      ;
; -1.186 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|y_cnt[2]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.916     ; 0.823      ;
; -1.186 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|y_cnt[9]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.916     ; 0.823      ;
; -1.186 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|y_cnt[3]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.916     ; 0.823      ;
+--------+---------------------------------------+----------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                           ;
+--------+---------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                                                                                                                                                                             ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -1.313 ; load_new                              ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.544     ; 0.930      ;
; -1.313 ; load_new                              ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.544     ; 0.930      ;
; 5.550  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.238     ; 3.117      ;
; 5.550  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.238     ; 3.117      ;
; 5.550  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.238     ; 3.117      ;
; 5.550  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.238     ; 3.117      ;
; 5.550  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.238     ; 3.117      ;
; 5.550  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.238     ; 3.117      ;
; 5.550  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.238     ; 3.117      ;
; 5.550  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.238     ; 3.117      ;
; 5.550  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.238     ; 3.117      ;
; 5.550  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.238     ; 3.117      ;
; 5.550  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.238     ; 3.117      ;
; 5.550  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.238     ; 3.117      ;
; 5.550  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.238     ; 3.117      ;
; 5.550  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.238     ; 3.117      ;
; 5.550  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.238     ; 3.117      ;
; 5.550  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.238     ; 3.117      ;
; 5.582  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.238     ; 3.085      ;
; 5.582  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.238     ; 3.085      ;
; 5.582  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.238     ; 3.085      ;
; 5.582  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.238     ; 3.085      ;
; 5.582  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.238     ; 3.085      ;
; 5.582  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.238     ; 3.085      ;
; 5.582  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.238     ; 3.085      ;
; 5.582  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.238     ; 3.085      ;
; 5.582  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.238     ; 3.085      ;
; 5.582  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.238     ; 3.085      ;
; 5.582  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.238     ; 3.085      ;
; 5.582  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.238     ; 3.085      ;
; 5.582  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.238     ; 3.085      ;
; 5.582  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.238     ; 3.085      ;
; 5.582  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.238     ; 3.085      ;
; 5.582  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.238     ; 3.085      ;
; 5.613  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.238     ; 3.108      ;
; 5.645  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.238     ; 3.076      ;
; 5.657  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.238     ; 3.010      ;
; 5.657  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.238     ; 3.010      ;
; 5.657  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.238     ; 3.010      ;
; 5.657  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.238     ; 3.010      ;
; 5.657  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.238     ; 3.010      ;
; 5.657  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.238     ; 3.010      ;
; 5.657  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.238     ; 3.010      ;
; 5.657  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.238     ; 3.010      ;
; 5.657  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.238     ; 3.010      ;
; 5.657  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.238     ; 3.010      ;
; 5.657  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.238     ; 3.010      ;
; 5.657  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.238     ; 3.010      ;
; 5.657  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.238     ; 3.010      ;
; 5.657  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.238     ; 3.010      ;
; 5.657  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.238     ; 3.010      ;
; 5.657  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.238     ; 3.010      ;
; 5.671  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|do_precharge                                                                                                                                     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.384     ; 2.882      ;
; 5.671  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                        ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.384     ; 2.882      ;
; 5.671  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.381     ; 2.885      ;
; 5.671  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                 ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.384     ; 2.882      ;
; 5.671  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                 ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.384     ; 2.882      ;
; 5.671  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                 ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.384     ; 2.882      ;
; 5.671  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.384     ; 2.882      ;
; 5.671  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.384     ; 2.882      ;
; 5.671  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[7]                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.384     ; 2.882      ;
; 5.671  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[0]                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.384     ; 2.882      ;
; 5.671  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|IN_REQ                                                                                                                                                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.384     ; 2.882      ;
; 5.671  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[0]                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.385     ; 2.881      ;
; 5.671  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[1]                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.381     ; 2.885      ;
; 5.671  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[2]                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.385     ; 2.881      ;
; 5.671  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[3]                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.385     ; 2.881      ;
; 5.671  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[4]                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.385     ; 2.881      ;
; 5.671  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[5]                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.385     ; 2.881      ;
; 5.671  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[6]                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.385     ; 2.881      ;
; 5.671  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[7]                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.385     ; 2.881      ;
; 5.671  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[8]                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.385     ; 2.881      ;
; 5.671  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Read                                                                                                                                                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.384     ; 2.882      ;
; 5.671  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|OUT_VALID                                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.384     ; 2.882      ;
; 5.671  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mRD_DONE                                                                                                                                                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.384     ; 2.882      ;
; 5.671  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|ST[5]                                                                                                                                                              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.382     ; 2.884      ;
; 5.671  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|ST[6]                                                                                                                                                              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.382     ; 2.884      ;
; 5.671  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|ST[8]                                                                                                                                                              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.382     ; 2.884      ;
; 5.671  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|ST[9]                                                                                                                                                              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.382     ; 2.884      ;
; 5.671  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mLENGTH[7]                                                                                                                                                         ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.379     ; 2.887      ;
; 5.671  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|ST[1]                                                                                                                                                              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.382     ; 2.884      ;
; 5.671  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|rp_shift[2]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.384     ; 2.882      ;
; 5.671  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|rp_shift[1]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.384     ; 2.882      ;
; 5.671  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|rp_shift[0]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.384     ; 2.882      ;
; 5.671  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|rp_done                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.384     ; 2.882      ;
; 5.671  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|command_delay[7]                                                                                                                                 ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.384     ; 2.882      ;
; 5.671  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|command_delay[6]                                                                                                                                 ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.384     ; 2.882      ;
; 5.671  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|command_delay[5]                                                                                                                                 ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.384     ; 2.882      ;
; 5.671  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|command_delay[4]                                                                                                                                 ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.384     ; 2.882      ;
; 5.671  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|command_delay[3]                                                                                                                                 ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.384     ; 2.882      ;
; 5.671  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|command_delay[2]                                                                                                                                 ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.384     ; 2.882      ;
; 5.671  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|command_delay[1]                                                                                                                                 ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.384     ; 2.882      ;
; 5.671  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|command_delay[0]                                                                                                                                 ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.384     ; 2.882      ;
; 5.671  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|command_done                                                                                                                                     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.384     ; 2.882      ;
; 5.671  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|do_load_mode                                                                                                                                     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.386     ; 2.880      ;
; 5.671  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[1]                                                                                                                     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.382     ; 2.884      ;
; 5.671  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|rRD1_ADDR[7]                                                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.380     ; 2.886      ;
; 5.671  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|rRD1_ADDR[8]                                                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.380     ; 2.886      ;
; 5.671  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|rRD1_ADDR[9]                                                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.380     ; 2.886      ;
; 5.671  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|rRD1_ADDR[11]                                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.380     ; 2.886      ;
+--------+---------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                             ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.502 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.622      ;
; 0.502 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.622      ;
; 0.502 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8        ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.622      ;
; 0.502 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.622      ;
; 0.502 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.622      ;
; 0.502 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.622      ;
; 0.502 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.622      ;
; 0.502 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a2  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.622      ;
; 0.502 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.622      ;
; 0.502 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[7]              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.622      ;
; 0.502 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[8]              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.622      ;
; 0.593 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.712      ;
; 0.593 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[7]                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.712      ;
; 0.593 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[2]                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.712      ;
; 0.593 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]         ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.712      ;
; 0.593 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[8]                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.712      ;
; 0.593 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[10]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.712      ;
; 0.593 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[11]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.712      ;
; 0.593 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[9]                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.712      ;
; 0.593 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[1]                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.712      ;
; 0.593 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[3]                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.712      ;
; 0.593 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[4]                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.712      ;
; 0.593 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[6]                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.712      ;
; 0.593 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[5]                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.712      ;
; 0.643 ; load_new                                                                                                                                                               ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.045     ; 0.833      ;
; 0.643 ; load_new                                                                                                                                                               ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.045     ; 0.833      ;
; 0.678 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.797      ;
; 0.678 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.797      ;
; 0.678 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.797      ;
; 0.678 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.797      ;
; 0.678 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.797      ;
; 2.666 ; reset_delay:reset_delay_inst|cont[23]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.087     ; 1.763      ;
; 2.666 ; reset_delay:reset_delay_inst|cont[23]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.087     ; 1.763      ;
; 2.726 ; reset_delay:reset_delay_inst|cont[25]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.087     ; 1.823      ;
; 2.726 ; reset_delay:reset_delay_inst|cont[25]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.087     ; 1.823      ;
; 2.809 ; reset_delay:reset_delay_inst|cont[24]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.087     ; 1.906      ;
; 2.809 ; reset_delay:reset_delay_inst|cont[24]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.087     ; 1.906      ;
; 2.850 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.087     ; 1.947      ;
; 2.850 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.087     ; 1.947      ;
; 2.949 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[16]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.885     ; 2.248      ;
; 2.949 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[17]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.885     ; 2.248      ;
; 2.949 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[18]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.885     ; 2.248      ;
; 2.949 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[19]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.885     ; 2.248      ;
; 2.949 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[20]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.885     ; 2.248      ;
; 2.949 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[21]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.885     ; 2.248      ;
; 2.949 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[22]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.885     ; 2.248      ;
; 2.949 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[23]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.885     ; 2.248      ;
; 2.967 ; reset_delay:reset_delay_inst|cont[22]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[16]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.885     ; 2.266      ;
; 2.967 ; reset_delay:reset_delay_inst|cont[22]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[17]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.885     ; 2.266      ;
; 2.967 ; reset_delay:reset_delay_inst|cont[22]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[18]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.885     ; 2.266      ;
; 2.967 ; reset_delay:reset_delay_inst|cont[22]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[19]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.885     ; 2.266      ;
; 2.967 ; reset_delay:reset_delay_inst|cont[22]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[20]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.885     ; 2.266      ;
; 2.967 ; reset_delay:reset_delay_inst|cont[22]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[21]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.885     ; 2.266      ;
; 2.967 ; reset_delay:reset_delay_inst|cont[22]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[22]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.885     ; 2.266      ;
; 2.967 ; reset_delay:reset_delay_inst|cont[22]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[23]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.885     ; 2.266      ;
; 2.977 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.087     ; 2.074      ;
; 2.977 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.087     ; 2.074      ;
; 3.002 ; reset_delay:reset_delay_inst|cont[22]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.087     ; 2.099      ;
; 3.002 ; reset_delay:reset_delay_inst|cont[22]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.087     ; 2.099      ;
; 3.090 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[16]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.885     ; 2.389      ;
; 3.090 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[17]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.885     ; 2.389      ;
; 3.090 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[18]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.885     ; 2.389      ;
; 3.090 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[19]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.885     ; 2.389      ;
; 3.090 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[20]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.885     ; 2.389      ;
; 3.090 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[21]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.885     ; 2.389      ;
; 3.090 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[22]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.885     ; 2.389      ;
; 3.090 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|rRD1_ADDR[23]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.885     ; 2.389      ;
; 3.132 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.087     ; 2.229      ;
; 3.132 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.087     ; 2.229      ;
; 3.147 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|mLENGTH[7]                                                                                                                                         ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.084     ; 2.247      ;
; 3.147 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[3]                                                                                                     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.084     ; 2.247      ;
; 3.147 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|mADDR[15]                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.084     ; 2.247      ;
; 3.147 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[16]                                                                                                    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.084     ; 2.247      ;
; 3.147 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|mADDR[18]                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.084     ; 2.247      ;
; 3.147 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[18]                                                                                                    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.084     ; 2.247      ;
; 3.147 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|mADDR[21]                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.084     ; 2.247      ;
; 3.147 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[21]                                                                                                    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.084     ; 2.247      ;
; 3.147 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|mADDR[22]                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.084     ; 2.247      ;
; 3.148 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[0]                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.084     ; 2.248      ;
; 3.148 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[1]                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.084     ; 2.248      ;
; 3.148 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[2]                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.084     ; 2.248      ;
; 3.148 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[3]                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.084     ; 2.248      ;
; 3.148 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[4]                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.084     ; 2.248      ;
; 3.148 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[5]                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.084     ; 2.248      ;
; 3.148 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[6]                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.084     ; 2.248      ;
; 3.148 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[7]                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.084     ; 2.248      ;
; 3.148 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[8]                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.084     ; 2.248      ;
; 3.148 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[9]                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.084     ; 2.248      ;
; 3.148 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[10]                                                                                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.084     ; 2.248      ;
; 3.148 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[11]                                                                                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.084     ; 2.248      ;
; 3.148 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[12]                                                                                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.084     ; 2.248      ;
; 3.148 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[13]                                                                                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.084     ; 2.248      ;
; 3.148 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[14]                                                                                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.084     ; 2.248      ;
; 3.148 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[15]                                                                                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.084     ; 2.248      ;
; 3.148 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|control_interface:u_control_interface|INIT_REQ                                                                                                     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.089     ; 2.243      ;
; 3.148 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|control_interface:u_control_interface|PRECHARGE                                                                                                    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.084     ; 2.248      ;
; 3.148 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|command:u_command|do_precharge                                                                                                                     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.090     ; 2.242      ;
; 3.148 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.090     ; 2.242      ;
; 3.148 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.090     ; 2.242      ;
; 3.148 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.090     ; 2.242      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                        ;
+-------+---------------------------------------+----------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                      ; Launch Clock ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+----------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; 1.139 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|y_cnt[2]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.604     ; 0.708      ;
; 1.139 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|y_cnt[9]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.604     ; 0.708      ;
; 1.139 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|y_cnt[3]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.604     ; 0.708      ;
; 1.230 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_G[6] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.574     ; 0.829      ;
; 1.230 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_G[5] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.574     ; 0.829      ;
; 1.230 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_G[2] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.574     ; 0.829      ;
; 1.230 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_G[0] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.574     ; 0.829      ;
; 1.230 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|mvd       ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.574     ; 0.829      ;
; 1.230 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|x_cnt[0]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.574     ; 0.829      ;
; 1.243 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|y_cnt[8]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.587     ; 0.829      ;
; 1.243 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|y_cnt[7]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.587     ; 0.829      ;
; 1.243 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|y_cnt[6]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.587     ; 0.829      ;
; 1.243 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|y_cnt[5]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.587     ; 0.829      ;
; 1.243 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|y_cnt[4]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.587     ; 0.829      ;
; 1.243 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|y_cnt[1]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.587     ; 0.829      ;
; 1.243 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|y_cnt[0]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.587     ; 0.829      ;
; 1.247 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|x_cnt[7]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.585     ; 0.835      ;
; 1.247 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|x_cnt[4]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.585     ; 0.835      ;
; 1.247 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|x_cnt[3]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.585     ; 0.835      ;
; 1.247 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|x_cnt[1]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.585     ; 0.835      ;
; 1.320 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_B[7] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.788     ; 0.705      ;
; 1.320 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_B[6] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.788     ; 0.705      ;
; 1.320 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_B[5] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.788     ; 0.705      ;
; 1.320 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_B[4] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.788     ; 0.705      ;
; 1.320 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_B[3] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.788     ; 0.705      ;
; 1.320 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_B[2] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.788     ; 0.705      ;
; 1.320 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_B[1] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.788     ; 0.705      ;
; 1.320 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_B[0] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.788     ; 0.705      ;
; 1.320 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_R[7] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.788     ; 0.705      ;
; 1.320 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_R[6] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.788     ; 0.705      ;
; 1.320 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_R[5] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.788     ; 0.705      ;
; 1.320 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_R[4] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.788     ; 0.705      ;
; 1.320 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_R[3] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.788     ; 0.705      ;
; 1.320 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_R[2] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.788     ; 0.705      ;
; 1.320 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_R[1] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.788     ; 0.705      ;
; 1.320 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_R[0] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.788     ; 0.705      ;
; 1.321 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_G[7] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.786     ; 0.708      ;
; 1.321 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_G[4] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.786     ; 0.708      ;
; 1.321 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_G[3] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.786     ; 0.708      ;
; 1.321 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oLCD_G[1] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.786     ; 0.708      ;
; 1.321 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oVD       ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.786     ; 0.708      ;
; 1.321 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|oHD       ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.786     ; 0.708      ;
; 1.321 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|mhd       ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.786     ; 0.708      ;
; 1.321 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|x_cnt[5]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.786     ; 0.708      ;
; 1.321 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|x_cnt[10] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.786     ; 0.708      ;
; 1.321 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|x_cnt[9]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.786     ; 0.708      ;
; 1.321 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|x_cnt[8]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.786     ; 0.708      ;
; 1.321 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|x_cnt[6]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.786     ; 0.708      ;
; 1.321 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|x_cnt[2]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.786     ; 0.708      ;
+-------+---------------------------------------+----------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.755 ; 4.985        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                           ;
; 4.755 ; 4.985        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                          ;
; 4.755 ; 4.985        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                          ;
; 4.755 ; 4.985        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                          ;
; 4.755 ; 4.985        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                          ;
; 4.755 ; 4.985        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                          ;
; 4.755 ; 4.985        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                          ;
; 4.755 ; 4.985        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                           ;
; 4.755 ; 4.985        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                           ;
; 4.755 ; 4.985        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                           ;
; 4.755 ; 4.985        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                           ;
; 4.755 ; 4.985        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                           ;
; 4.755 ; 4.985        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                           ;
; 4.755 ; 4.985        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                           ;
; 4.755 ; 4.985        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                           ;
; 4.755 ; 4.985        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                           ;
; 4.755 ; 4.985        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                           ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                          ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                          ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                          ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                          ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                          ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                          ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                           ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                           ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                           ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                           ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                           ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                           ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                           ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                           ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                           ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ;
; 4.781 ; 5.011        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                           ;
; 4.781 ; 5.011        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                          ;
; 4.781 ; 5.011        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                          ;
; 4.781 ; 5.011        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                          ;
; 4.781 ; 5.011        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                          ;
; 4.781 ; 5.011        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                          ;
; 4.781 ; 5.011        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                          ;
; 4.781 ; 5.011        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                           ;
; 4.781 ; 5.011        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                           ;
; 4.781 ; 5.011        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                           ;
; 4.781 ; 5.011        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                           ;
; 4.781 ; 5.011        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                           ;
; 4.781 ; 5.011        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                           ;
; 4.781 ; 5.011        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                           ;
; 4.781 ; 5.011        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                           ;
; 4.781 ; 5.011        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                           ;
; 4.781 ; 5.011        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                           ;
; 4.781 ; 5.011        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                          ;
; 4.781 ; 5.011        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                          ;
; 4.781 ; 5.011        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                          ;
; 4.781 ; 5.011        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                          ;
; 4.781 ; 5.011        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                          ;
; 4.781 ; 5.011        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                          ;
; 4.781 ; 5.011        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                           ;
; 4.781 ; 5.011        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                           ;
; 4.781 ; 5.011        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                           ;
; 4.781 ; 5.011        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                           ;
; 4.781 ; 5.011        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                           ;
; 4.781 ; 5.011        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                           ;
; 4.781 ; 5.011        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                           ;
; 4.781 ; 5.011        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                           ;
; 4.781 ; 5.011        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                           ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|BA[0]                                                                                                                                                              ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|BA[1]                                                                                                                                                              ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|CAS_N                                                                                                                                                              ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|CKE                                                                                                                                                                ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|DQM[0]                                                                                                                                                             ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|RAS_N                                                                                                                                                              ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|RD_MASK[0]                                                                                                                                                         ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|SA[0]                                                                                                                                                              ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|SA[10]                                                                                                                                                             ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|SA[11]                                                                                                                                                             ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|SA[12]                                                                                                                                                             ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|SA[3]                                                                                                                                                              ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|SA[5]                                                                                                                                                              ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|SA[6]                                                                                                                                                              ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|SA[7]                                                                                                                                                              ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|SA[8]                                                                                                                                                              ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|SA[9]                                                                                                                                                              ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|ST[0]                                                                                                                                                              ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|ST[2]                                                                                                                                                              ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|ST[3]                                                                                                                                                              ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|ST[4]                                                                                                                                                              ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|ST[7]                                                                                                                                                              ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                  ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                 ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                  ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                  ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                  ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                  ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                  ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                  ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                  ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                  ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                  ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                        ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.218 ; 9.448        ; 0.230          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0 ;
; 9.218 ; 9.448        ; 0.230          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; reset_delay:reset_delay_inst|cont[14]                                                                                                                                                               ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; reset_delay:reset_delay_inst|cont[15]                                                                                                                                                               ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; reset_delay:reset_delay_inst|cont[16]                                                                                                                                                               ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; reset_delay:reset_delay_inst|cont[17]                                                                                                                                                               ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; reset_delay:reset_delay_inst|cont[18]                                                                                                                                                               ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; reset_delay:reset_delay_inst|cont[19]                                                                                                                                                               ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                                               ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                                               ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; reset_delay:reset_delay_inst|cont[22]                                                                                                                                                               ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; reset_delay:reset_delay_inst|cont[23]                                                                                                                                                               ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; reset_delay:reset_delay_inst|cont[24]                                                                                                                                                               ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; reset_delay:reset_delay_inst|cont[25]                                                                                                                                                               ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                               ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; reset_delay:reset_delay_inst|cont[0]                                                                                                                                                                ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; reset_delay:reset_delay_inst|cont[10]                                                                                                                                                               ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; reset_delay:reset_delay_inst|cont[11]                                                                                                                                                               ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; reset_delay:reset_delay_inst|cont[12]                                                                                                                                                               ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; reset_delay:reset_delay_inst|cont[13]                                                                                                                                                               ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; reset_delay:reset_delay_inst|cont[1]                                                                                                                                                                ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; reset_delay:reset_delay_inst|cont[2]                                                                                                                                                                ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; reset_delay:reset_delay_inst|cont[3]                                                                                                                                                                ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; reset_delay:reset_delay_inst|cont[4]                                                                                                                                                                ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; reset_delay:reset_delay_inst|cont[5]                                                                                                                                                                ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; reset_delay:reset_delay_inst|cont[6]                                                                                                                                                                ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; reset_delay:reset_delay_inst|cont[7]                                                                                                                                                                ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; reset_delay:reset_delay_inst|cont[8]                                                                                                                                                                ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; reset_delay:reset_delay_inst|cont[9]                                                                                                                                                                ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LT_SPI:Surf|Data_Out[0]                                                                                                                                                                             ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LT_SPI:Surf|Data_Out[1]                                                                                                                                                                             ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LT_SPI:Surf|Data_Out[2]                                                                                                                                                                             ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LT_SPI:Surf|SPI_CLK                                                                                                                                                                                 ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LT_SPI:Surf|SPI_CLK0                                                                                                                                                                                ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LT_SPI:Surf|SPI_CS                                                                                                                                                                                  ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LT_SPI:Surf|SPI_CS0                                                                                                                                                                                 ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LT_SPI:Surf|SPI_address[0]                                                                                                                                                                          ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LT_SPI:Surf|SPI_address[1]                                                                                                                                                                          ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LT_SPI:Surf|SPI_address[2]                                                                                                                                                                          ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LT_SPI:Surf|SPI_address[3]                                                                                                                                                                          ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LT_SPI:Surf|SPI_address[4]                                                                                                                                                                          ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LT_SPI:Surf|SPI_address[5]                                                                                                                                                                          ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LT_SPI:Surf|SPI_address[6]                                                                                                                                                                          ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LT_SPI:Surf|SPI_address[7]                                                                                                                                                                          ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LT_SPI:Surf|SPI_counter[0]                                                                                                                                                                          ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LT_SPI:Surf|SPI_counter[1]                                                                                                                                                                          ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LT_SPI:Surf|SPI_counter[2]                                                                                                                                                                          ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LT_SPI:Surf|SPI_data[0]                                                                                                                                                                             ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LT_SPI:Surf|SPI_data[1]                                                                                                                                                                             ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LT_SPI:Surf|SPI_data[2]                                                                                                                                                                             ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LT_SPI:Surf|SPI_data[3]                                                                                                                                                                             ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LT_SPI:Surf|SPI_data[4]                                                                                                                                                                             ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LT_SPI:Surf|SPI_data[5]                                                                                                                                                                             ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LT_SPI:Surf|SPI_data[6]                                                                                                                                                                             ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LT_SPI:Surf|SPI_data[7]                                                                                                                                                                             ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LT_SPI:Surf|SPI_state.S_Addr                                                                                                                                                                        ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LT_SPI:Surf|SPI_state.S_Addr_00                                                                                                                                                                     ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LT_SPI:Surf|SPI_state.S_Addr_01                                                                                                                                                                     ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LT_SPI:Surf|SPI_state.S_Addr_11                                                                                                                                                                     ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LT_SPI:Surf|SPI_state.S_Data                                                                                                                                                                        ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LT_SPI:Surf|SPI_state.S_Data_00                                                                                                                                                                     ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LT_SPI:Surf|SPI_state.S_Data_01                                                                                                                                                                     ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LT_SPI:Surf|SPI_state.S_Data_11                                                                                                                                                                     ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LT_SPI:Surf|SPI_state.S_End                                                                                                                                                                         ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LT_SPI:Surf|SPI_state.S_Wait                                                                                                                                                                        ;
; 9.416 ; 9.416        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                            ;
; 9.416 ; 9.416        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                            ;
; 9.416 ; 9.416        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|observablevcoout                                                                                                                                  ;
; 9.417 ; 9.417        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                            ;
; 9.417 ; 9.417        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                            ;
; 9.417 ; 9.417        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|observablevcoout                                                                                                                                  ;
; 9.449 ; 9.449        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                                                                                                                                                    ;
; 9.452 ; 9.452        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Surf|SPI_CLK|clk                                                                                                                                                                                    ;
; 9.452 ; 9.452        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Surf|SPI_counter[0]|clk                                                                                                                                                                             ;
; 9.452 ; 9.452        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Surf|SPI_counter[1]|clk                                                                                                                                                                             ;
; 9.452 ; 9.452        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Surf|SPI_counter[2]|clk                                                                                                                                                                             ;
; 9.452 ; 9.452        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Surf|SPI_data[0]|clk                                                                                                                                                                                ;
; 9.452 ; 9.452        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Surf|SPI_data[1]|clk                                                                                                                                                                                ;
; 9.452 ; 9.452        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Surf|SPI_data[2]|clk                                                                                                                                                                                ;
; 9.452 ; 9.452        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Surf|SPI_data[3]|clk                                                                                                                                                                                ;
; 9.452 ; 9.452        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Surf|SPI_data[4]|clk                                                                                                                                                                                ;
; 9.452 ; 9.452        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Surf|SPI_data[5]|clk                                                                                                                                                                                ;
; 9.452 ; 9.452        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Surf|SPI_data[6]|clk                                                                                                                                                                                ;
; 9.452 ; 9.452        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Surf|SPI_state.S_Addr_00|clk                                                                                                                                                                        ;
; 9.452 ; 9.452        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Surf|SPI_state.S_Addr_01|clk                                                                                                                                                                        ;
; 9.452 ; 9.452        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Surf|SPI_state.S_Addr_11|clk                                                                                                                                                                        ;
; 9.452 ; 9.452        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Surf|SPI_state.S_Data_00|clk                                                                                                                                                                        ;
; 9.452 ; 9.452        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Surf|SPI_state.S_Data_01|clk                                                                                                                                                                        ;
; 9.452 ; 9.452        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Surf|SPI_state.S_Data_11|clk                                                                                                                                                                        ;
; 9.452 ; 9.452        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Surf|SPI_state.S_Data|clk                                                                                                                                                                           ;
; 9.452 ; 9.452        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Surf|SPI_state.S_End|clk                                                                                                                                                                            ;
; 9.452 ; 9.452        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; reset_delay_inst|cont[0]|clk                                                                                                                                                                        ;
; 9.452 ; 9.452        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; reset_delay_inst|cont[10]|clk                                                                                                                                                                       ;
; 9.452 ; 9.452        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; reset_delay_inst|cont[11]|clk                                                                                                                                                                       ;
; 9.452 ; 9.452        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; reset_delay_inst|cont[12]|clk                                                                                                                                                                       ;
; 9.452 ; 9.452        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; reset_delay_inst|cont[13]|clk                                                                                                                                                                       ;
; 9.452 ; 9.452        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; reset_delay_inst|cont[14]|clk                                                                                                                                                                       ;
; 9.452 ; 9.452        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; reset_delay_inst|cont[15]|clk                                                                                                                                                                       ;
; 9.452 ; 9.452        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; reset_delay_inst|cont[16]|clk                                                                                                                                                                       ;
; 9.452 ; 9.452        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; reset_delay_inst|cont[17]|clk                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                             ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                       ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------+
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|mhd                       ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oHD                       ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oLCD_G[1]                 ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oLCD_G[3]                 ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oLCD_G[4]                 ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oLCD_G[7]                 ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oVD                       ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|x_cnt[10]                 ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|x_cnt[2]                  ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|x_cnt[5]                  ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|x_cnt[6]                  ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|x_cnt[8]                  ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|x_cnt[9]                  ;
; 14.935 ; 15.151       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; load_new                                                     ;
; 14.935 ; 15.151       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|Color_block:Beta|position ;
; 14.935 ; 15.151       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oLCD_B[0]                 ;
; 14.935 ; 15.151       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oLCD_B[1]                 ;
; 14.935 ; 15.151       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oLCD_B[2]                 ;
; 14.935 ; 15.151       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oLCD_B[3]                 ;
; 14.935 ; 15.151       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oLCD_B[4]                 ;
; 14.935 ; 15.151       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oLCD_B[5]                 ;
; 14.935 ; 15.151       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oLCD_B[6]                 ;
; 14.935 ; 15.151       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oLCD_B[7]                 ;
; 14.935 ; 15.151       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oLCD_R[0]                 ;
; 14.935 ; 15.151       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oLCD_R[1]                 ;
; 14.935 ; 15.151       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oLCD_R[2]                 ;
; 14.935 ; 15.151       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oLCD_R[3]                 ;
; 14.935 ; 15.151       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oLCD_R[4]                 ;
; 14.935 ; 15.151       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oLCD_R[5]                 ;
; 14.935 ; 15.151       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oLCD_R[6]                 ;
; 14.935 ; 15.151       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oLCD_R[7]                 ;
; 14.937 ; 15.121       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|x_cnt[1]                  ;
; 14.937 ; 15.121       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|x_cnt[3]                  ;
; 14.937 ; 15.121       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|x_cnt[4]                  ;
; 14.937 ; 15.121       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|x_cnt[7]                  ;
; 14.941 ; 15.125       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|mvd                       ;
; 14.941 ; 15.125       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oLCD_G[0]                 ;
; 14.941 ; 15.125       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oLCD_G[2]                 ;
; 14.941 ; 15.125       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oLCD_G[5]                 ;
; 14.941 ; 15.125       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oLCD_G[6]                 ;
; 14.941 ; 15.125       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|read_blue[6]              ;
; 14.941 ; 15.125       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|read_blue[7]              ;
; 14.941 ; 15.125       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|read_green[7]             ;
; 14.941 ; 15.125       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|read_red[6]               ;
; 14.941 ; 15.125       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|read_red[7]               ;
; 14.941 ; 15.125       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|x_cnt[0]                  ;
; 14.942 ; 15.126       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|Color_block:Beta|blue[3]  ;
; 14.942 ; 15.126       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|Color_block:Beta|blue[4]  ;
; 14.942 ; 15.126       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|Color_block:Beta|green[0] ;
; 14.942 ; 15.126       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|Color_block:Beta|red[0]   ;
; 14.942 ; 15.126       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|Color_block:Beta|red[2]   ;
; 14.948 ; 15.164       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|y_cnt[2]                  ;
; 14.948 ; 15.164       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|y_cnt[3]                  ;
; 14.948 ; 15.164       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|y_cnt[9]                  ;
; 14.949 ; 15.133       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|y_cnt[0]                  ;
; 14.949 ; 15.133       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|y_cnt[1]                  ;
; 14.949 ; 15.133       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|y_cnt[4]                  ;
; 14.949 ; 15.133       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|y_cnt[5]                  ;
; 14.949 ; 15.133       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|y_cnt[6]                  ;
; 14.949 ; 15.133       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|y_cnt[7]                  ;
; 14.949 ; 15.133       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|y_cnt[8]                  ;
; 14.951 ; 15.167       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|y_cnt[0]                  ;
; 14.951 ; 15.167       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|y_cnt[1]                  ;
; 14.951 ; 15.167       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|y_cnt[4]                  ;
; 14.951 ; 15.167       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|y_cnt[5]                  ;
; 14.951 ; 15.167       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|y_cnt[6]                  ;
; 14.951 ; 15.167       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|y_cnt[7]                  ;
; 14.951 ; 15.167       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|y_cnt[8]                  ;
; 14.952 ; 15.136       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|y_cnt[2]                  ;
; 14.952 ; 15.136       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|y_cnt[3]                  ;
; 14.952 ; 15.136       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|y_cnt[9]                  ;
; 14.957 ; 15.173       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|Color_block:Beta|blue[3]  ;
; 14.957 ; 15.173       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|Color_block:Beta|blue[4]  ;
; 14.957 ; 15.173       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|Color_block:Beta|green[0] ;
; 14.957 ; 15.173       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|Color_block:Beta|red[0]   ;
; 14.957 ; 15.173       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|Color_block:Beta|red[2]   ;
; 14.959 ; 15.175       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|mvd                       ;
; 14.959 ; 15.175       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oLCD_G[0]                 ;
; 14.959 ; 15.175       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oLCD_G[2]                 ;
; 14.959 ; 15.175       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oLCD_G[5]                 ;
; 14.959 ; 15.175       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oLCD_G[6]                 ;
; 14.959 ; 15.175       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|read_blue[6]              ;
; 14.959 ; 15.175       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|read_blue[7]              ;
; 14.959 ; 15.175       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|read_green[7]             ;
; 14.959 ; 15.175       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|read_red[6]               ;
; 14.959 ; 15.175       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|read_red[7]               ;
; 14.959 ; 15.175       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|x_cnt[0]                  ;
; 14.963 ; 15.179       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|x_cnt[1]                  ;
; 14.963 ; 15.179       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|x_cnt[3]                  ;
; 14.963 ; 15.179       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|x_cnt[4]                  ;
; 14.963 ; 15.179       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|x_cnt[7]                  ;
; 14.966 ; 15.150       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; load_new                                                     ;
; 14.966 ; 15.150       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|Color_block:Beta|position ;
; 14.966 ; 15.150       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|mhd                       ;
; 14.966 ; 15.150       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oHD                       ;
; 14.966 ; 15.150       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oLCD_B[0]                 ;
; 14.966 ; 15.150       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oLCD_B[1]                 ;
; 14.966 ; 15.150       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oLCD_B[2]                 ;
; 14.966 ; 15.150       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oLCD_B[3]                 ;
; 14.966 ; 15.150       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oLCD_B[4]                 ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                      ;
+-------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-------------+------------+-------+-------+------------+----------------------------------------------------------+
; GPIO_2[*]   ; CLOCK_50   ; 1.683 ; 2.500 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[0]  ; CLOCK_50   ; 0.996 ; 1.773 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[2]  ; CLOCK_50   ; 1.079 ; 1.871 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[3]  ; CLOCK_50   ; 0.933 ; 1.700 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[10] ; CLOCK_50   ; 1.683 ; 2.500 ; Rise       ; CLOCK_50                                                 ;
; GPIO_2[*]   ; CLOCK_50   ; 2.628 ; 3.463 ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO_2[10] ; CLOCK_50   ; 2.628 ; 3.463 ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-------+-------+------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                         ;
+-------------+------------+--------+--------+------------+----------------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-------------+------------+--------+--------+------------+----------------------------------------------------------+
; GPIO_2[*]   ; CLOCK_50   ; -0.718 ; -1.474 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[0]  ; CLOCK_50   ; -0.718 ; -1.489 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[2]  ; CLOCK_50   ; -0.862 ; -1.637 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[3]  ; CLOCK_50   ; -0.720 ; -1.474 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[10] ; CLOCK_50   ; -0.754 ; -1.490 ; Rise       ; CLOCK_50                                                 ;
; GPIO_2[*]   ; CLOCK_50   ; -2.189 ; -3.015 ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO_2[10] ; CLOCK_50   ; -2.189 ; -3.015 ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+--------+--------+------------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                 ;
+----------------+------------+--------+--------+------------+----------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+----------------+------------+--------+--------+------------+----------------------------------------------------------+
; GPIO_2[*]      ; CLOCK_50   ; 3.220  ; 3.223  ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[1]     ; CLOCK_50   ; 3.220  ; 3.223  ; Rise       ; CLOCK_50                                                 ;
; MTL_B[*]       ; CLOCK_50   ; 4.131  ; 3.966  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[0]      ; CLOCK_50   ; 2.631  ; 2.640  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[1]      ; CLOCK_50   ; 2.622  ; 2.672  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[2]      ; CLOCK_50   ; 2.766  ; 2.790  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[3]      ; CLOCK_50   ; 2.822  ; 2.859  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[4]      ; CLOCK_50   ; 2.801  ; 2.833  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[5]      ; CLOCK_50   ; 2.881  ; 2.934  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[6]      ; CLOCK_50   ; 2.912  ; 2.969  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[7]      ; CLOCK_50   ; 4.131  ; 3.966  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_G[*]       ; CLOCK_50   ; 4.208  ; 4.000  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[0]      ; CLOCK_50   ; 2.873  ; 2.903  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[1]      ; CLOCK_50   ; 4.208  ; 4.000  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[2]      ; CLOCK_50   ; 2.768  ; 2.791  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[3]      ; CLOCK_50   ; 2.879  ; 2.927  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[4]      ; CLOCK_50   ; 2.776  ; 2.816  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[5]      ; CLOCK_50   ; 3.119  ; 3.155  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[6]      ; CLOCK_50   ; 3.101  ; 3.136  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[7]      ; CLOCK_50   ; 2.706  ; 2.739  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_HSD        ; CLOCK_50   ; 2.814  ; 2.870  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_R[*]       ; CLOCK_50   ; 2.800  ; 2.841  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[0]      ; CLOCK_50   ; 2.800  ; 2.841  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[1]      ; CLOCK_50   ; 2.643  ; 2.672  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[2]      ; CLOCK_50   ; 2.687  ; 2.724  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[3]      ; CLOCK_50   ; 2.684  ; 2.722  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[4]      ; CLOCK_50   ; 2.534  ; 2.553  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[5]      ; CLOCK_50   ; 2.546  ; 2.567  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[6]      ; CLOCK_50   ; 2.576  ; 2.604  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[7]      ; CLOCK_50   ; 2.669  ; 2.703  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_VSD        ; CLOCK_50   ; 2.898  ; 2.933  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_DCLK       ; CLOCK_50   ; 11.847 ;        ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; MTL_DCLK       ; CLOCK_50   ;        ; 11.827 ; Fall       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 2.658  ; 2.716  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 2.608  ; 2.652  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 2.452  ; 2.499  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 2.587  ; 2.650  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 2.185  ; 2.192  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 2.419  ; 2.444  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 2.204  ; 2.218  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 2.451  ; 2.482  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 2.424  ; 2.458  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 2.520  ; 2.584  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 2.658  ; 2.716  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 2.416  ; 2.454  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 2.447  ; 2.474  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[12] ; CLOCK_50   ; 2.491  ; 2.555  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK_50   ; 2.408  ; 2.436  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK_50   ; 2.408  ; 2.436  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK_50   ; 2.329  ; 2.359  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50   ; 2.533  ; 2.588  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK_50   ; 2.328  ; 2.352  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK_50   ; 3.945  ; 3.741  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 3.890  ; 4.014  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 3.700  ; 3.811  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 3.890  ; 4.014  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 3.417  ; 3.523  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 3.221  ; 3.295  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 3.520  ; 3.508  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 3.761  ; 3.776  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 3.585  ; 3.702  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 3.209  ; 3.237  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 3.459  ; 3.523  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 3.572  ; 3.576  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 3.166  ; 3.146  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 3.553  ; 3.674  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 3.310  ; 3.309  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 3.243  ; 3.277  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 3.560  ; 3.620  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 3.403  ; 3.433  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK_50   ; 2.228  ; 2.250  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK_50   ; 2.218  ; 2.247  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK_50   ; 2.228  ; 2.250  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50   ; 2.597  ; 2.647  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK_50   ; 3.155  ; 3.278  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ; -1.488 ;        ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK_50   ;        ; -1.517 ; Fall       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
+----------------+------------+--------+--------+------------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                         ;
+----------------+------------+--------+--------+------------+----------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+----------------+------------+--------+--------+------------+----------------------------------------------------------+
; GPIO_2[*]      ; CLOCK_50   ; 3.112  ; 3.113  ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[1]     ; CLOCK_50   ; 3.112  ; 3.113  ; Rise       ; CLOCK_50                                                 ;
; MTL_B[*]       ; CLOCK_50   ; 2.300  ; 2.317  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[0]      ; CLOCK_50   ; 2.312  ; 2.317  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[1]      ; CLOCK_50   ; 2.300  ; 2.346  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[2]      ; CLOCK_50   ; 2.441  ; 2.461  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[3]      ; CLOCK_50   ; 2.491  ; 2.524  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[4]      ; CLOCK_50   ; 2.475  ; 2.503  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[5]      ; CLOCK_50   ; 2.552  ; 2.600  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[6]      ; CLOCK_50   ; 2.577  ; 2.630  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[7]      ; CLOCK_50   ; 3.810  ; 3.640  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_G[*]       ; CLOCK_50   ; 2.384  ; 2.412  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[0]      ; CLOCK_50   ; 2.540  ; 2.566  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[1]      ; CLOCK_50   ; 3.884  ; 3.672  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[2]      ; CLOCK_50   ; 2.439  ; 2.458  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[3]      ; CLOCK_50   ; 2.546  ; 2.590  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[4]      ; CLOCK_50   ; 2.447  ; 2.483  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[5]      ; CLOCK_50   ; 2.780  ; 2.812  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[6]      ; CLOCK_50   ; 2.762  ; 2.793  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[7]      ; CLOCK_50   ; 2.384  ; 2.412  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_HSD        ; CLOCK_50   ; 2.483  ; 2.535  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_R[*]       ; CLOCK_50   ; 2.215  ; 2.230  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[0]      ; CLOCK_50   ; 2.470  ; 2.508  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[1]      ; CLOCK_50   ; 2.320  ; 2.345  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[2]      ; CLOCK_50   ; 2.362  ; 2.394  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[3]      ; CLOCK_50   ; 2.359  ; 2.393  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[4]      ; CLOCK_50   ; 2.215  ; 2.230  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[5]      ; CLOCK_50   ; 2.226  ; 2.244  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[6]      ; CLOCK_50   ; 2.255  ; 2.280  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[7]      ; CLOCK_50   ; 2.344  ; 2.374  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_VSD        ; CLOCK_50   ; 2.568  ; 2.599  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_DCLK       ; CLOCK_50   ; 11.566 ;        ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; MTL_DCLK       ; CLOCK_50   ;        ; 11.545 ; Fall       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 1.879  ; 1.884  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 2.289  ; 2.328  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 2.135  ; 2.178  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 2.265  ; 2.323  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 1.879  ; 1.884  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 2.103  ; 2.125  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 1.897  ; 1.908  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 2.134  ; 2.161  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 2.109  ; 2.139  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 2.201  ; 2.261  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 2.337  ; 2.390  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 2.104  ; 2.138  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 2.134  ; 2.157  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[12] ; CLOCK_50   ; 2.173  ; 2.233  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK_50   ; 2.017  ; 2.044  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK_50   ; 2.093  ; 2.118  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK_50   ; 2.017  ; 2.044  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50   ; 2.217  ; 2.267  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK_50   ; 2.016  ; 2.037  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK_50   ; 3.630  ; 3.422  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 2.502  ; 2.552  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 3.029  ; 3.142  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 3.215  ; 3.330  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 2.706  ; 2.753  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 2.567  ; 2.642  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 2.807  ; 2.873  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 3.042  ; 3.133  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 2.919  ; 3.006  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 2.558  ; 2.611  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 2.962  ; 3.051  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 2.718  ; 2.794  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 2.502  ; 2.552  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 2.825  ; 2.912  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 2.581  ; 2.631  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 2.612  ; 2.678  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 2.749  ; 2.818  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 2.583  ; 2.640  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK_50   ; 1.910  ; 1.936  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK_50   ; 1.910  ; 1.936  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK_50   ; 1.919  ; 1.939  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50   ; 2.278  ; 2.323  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK_50   ; 2.814  ; 2.929  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ; -1.762 ;        ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK_50   ;        ; -1.791 ; Fall       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
+----------------+------------+--------+--------+------------+----------------------------------------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; GPIO_2[3]  ; GPIO_2[1]   ; 3.516 ; 3.451 ; 4.259 ; 4.194 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; GPIO_2[3]  ; GPIO_2[1]   ; 3.401 ; 3.336 ; 4.139 ; 4.074 ;
+------------+-------------+-------+-------+-------+-------+


+-------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                               ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.246 ; 2.172 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.706 ; 2.613 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.706 ; 2.613 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.246 ; 2.172 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.818 ; 2.753 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.748 ; 2.655 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.711 ; 2.618 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.711 ; 2.618 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.354 ; 2.280 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.860 ; 2.786 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.854 ; 2.780 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.644 ; 2.570 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.644 ; 2.570 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.374 ; 2.300 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.644 ; 2.570 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.644 ; 2.570 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.748 ; 2.655 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                       ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 1.935 ; 1.861 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.386 ; 2.293 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.386 ; 2.293 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 1.935 ; 1.861 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.490 ; 2.425 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.427 ; 2.334 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.391 ; 2.298 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.391 ; 2.298 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.039 ; 1.965 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.524 ; 2.450 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.519 ; 2.445 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.317 ; 2.243 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.317 ; 2.243 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.058 ; 1.984 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.317 ; 2.243 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.317 ; 2.243 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.427 ; 2.334 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                      ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.255     ; 2.329     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.761     ; 2.854     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.761     ; 2.854     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.255     ; 2.329     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.937     ; 3.002     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.819     ; 2.912     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.772     ; 2.865     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.772     ; 2.865     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.373     ; 2.447     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.970     ; 3.044     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.964     ; 3.038     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.735     ; 2.809     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.735     ; 2.809     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.398     ; 2.472     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.735     ; 2.809     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.735     ; 2.809     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.819     ; 2.912     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                              ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 1.940     ; 2.014     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.435     ; 2.528     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.435     ; 2.528     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 1.940     ; 2.014     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.602     ; 2.667     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.491     ; 2.584     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.446     ; 2.539     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.446     ; 2.539     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.054     ; 2.128     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.627     ; 2.701     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.621     ; 2.695     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.401     ; 2.475     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.401     ; 2.475     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.078     ; 2.152     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.401     ; 2.475     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.401     ; 2.475     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.491     ; 2.584     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                     ;
+-----------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                                                     ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                                          ; -2.927   ; 0.186 ; -2.760   ; 0.502   ; 4.743               ;
;  CLOCK_50                                                 ; 16.400   ; 0.186 ; N/A      ; N/A     ; 9.218               ;
;  MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.415   ; 0.195 ; -2.760   ; 1.139   ; 14.891              ;
;  RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.927   ; 0.187 ; -2.368   ; 0.502   ; 4.743               ;
; Design-wide TNS                                           ; -138.465 ; 0.0   ; -136.453 ; 0.0     ; 0.0                 ;
;  CLOCK_50                                                 ; 0.000    ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -22.034  ; 0.000 ; -131.717 ; 0.000   ; 0.000               ;
;  RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -116.431 ; 0.000 ; -4.736   ; 0.000   ; 0.000               ;
+-----------------------------------------------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                      ;
+-------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-------------+------------+-------+-------+------------+----------------------------------------------------------+
; GPIO_2[*]   ; CLOCK_50   ; 3.056 ; 3.560 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[0]  ; CLOCK_50   ; 1.757 ; 2.316 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[2]  ; CLOCK_50   ; 1.952 ; 2.481 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[3]  ; CLOCK_50   ; 1.633 ; 2.185 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[10] ; CLOCK_50   ; 3.056 ; 3.560 ; Rise       ; CLOCK_50                                                 ;
; GPIO_2[*]   ; CLOCK_50   ; 4.558 ; 5.149 ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO_2[10] ; CLOCK_50   ; 4.558 ; 5.149 ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-------+-------+------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                         ;
+-------------+------------+--------+--------+------------+----------------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-------------+------------+--------+--------+------------+----------------------------------------------------------+
; GPIO_2[*]   ; CLOCK_50   ; -0.718 ; -1.474 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[0]  ; CLOCK_50   ; -0.718 ; -1.489 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[2]  ; CLOCK_50   ; -0.862 ; -1.637 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[3]  ; CLOCK_50   ; -0.720 ; -1.474 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[10] ; CLOCK_50   ; -0.754 ; -1.490 ; Rise       ; CLOCK_50                                                 ;
; GPIO_2[*]   ; CLOCK_50   ; -2.189 ; -3.015 ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO_2[10] ; CLOCK_50   ; -2.189 ; -3.015 ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+--------+--------+------------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                 ;
+----------------+------------+--------+--------+------------+----------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+----------------+------------+--------+--------+------------+----------------------------------------------------------+
; GPIO_2[*]      ; CLOCK_50   ; 5.532  ; 5.468  ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[1]     ; CLOCK_50   ; 5.532  ; 5.468  ; Rise       ; CLOCK_50                                                 ;
; MTL_B[*]       ; CLOCK_50   ; 6.502  ; 6.207  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[0]      ; CLOCK_50   ; 4.512  ; 4.450  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[1]      ; CLOCK_50   ; 4.474  ; 4.446  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[2]      ; CLOCK_50   ; 4.736  ; 4.678  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[3]      ; CLOCK_50   ; 4.857  ; 4.771  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[4]      ; CLOCK_50   ; 4.801  ; 4.758  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[5]      ; CLOCK_50   ; 4.917  ; 4.892  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[6]      ; CLOCK_50   ; 4.967  ; 4.952  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[7]      ; CLOCK_50   ; 6.502  ; 6.207  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_G[*]       ; CLOCK_50   ; 6.538  ; 6.247  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[0]      ; CLOCK_50   ; 4.918  ; 4.876  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[1]      ; CLOCK_50   ; 6.538  ; 6.247  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[2]      ; CLOCK_50   ; 4.700  ; 4.696  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[3]      ; CLOCK_50   ; 4.895  ; 4.859  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[4]      ; CLOCK_50   ; 4.736  ; 4.689  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[5]      ; CLOCK_50   ; 5.376  ; 5.315  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[6]      ; CLOCK_50   ; 5.351  ; 5.300  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[7]      ; CLOCK_50   ; 4.623  ; 4.611  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_HSD        ; CLOCK_50   ; 4.782  ; 4.745  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_R[*]       ; CLOCK_50   ; 4.744  ; 4.702  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[0]      ; CLOCK_50   ; 4.744  ; 4.702  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[1]      ; CLOCK_50   ; 4.506  ; 4.458  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[2]      ; CLOCK_50   ; 4.563  ; 4.506  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[3]      ; CLOCK_50   ; 4.563  ; 4.512  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[4]      ; CLOCK_50   ; 4.284  ; 4.253  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[5]      ; CLOCK_50   ; 4.302  ; 4.291  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[6]      ; CLOCK_50   ; 4.354  ; 4.350  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[7]      ; CLOCK_50   ; 4.525  ; 4.495  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_VSD        ; CLOCK_50   ; 4.994  ; 4.928  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_DCLK       ; CLOCK_50   ; 13.000 ;        ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; MTL_DCLK       ; CLOCK_50   ;        ; 12.929 ; Fall       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 4.592  ; 4.566  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 4.533  ; 4.474  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 4.259  ; 4.222  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 4.452  ; 4.418  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 3.747  ; 3.688  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 4.207  ; 4.144  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 3.770  ; 3.736  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 4.223  ; 4.182  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 4.174  ; 4.132  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 4.392  ; 4.344  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 4.592  ; 4.566  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 4.158  ; 4.141  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 4.269  ; 4.212  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[12] ; CLOCK_50   ; 4.339  ; 4.291  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK_50   ; 4.155  ; 4.066  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK_50   ; 4.155  ; 4.066  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK_50   ; 3.993  ; 3.963  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50   ; 4.361  ; 4.345  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK_50   ; 3.987  ; 3.942  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK_50   ; 6.199  ; 5.858  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 6.755  ; 6.703  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 6.386  ; 6.387  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 6.755  ; 6.703  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 5.931  ; 5.864  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 5.552  ; 5.520  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 5.998  ; 5.876  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 6.456  ; 6.313  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 6.233  ; 6.197  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 5.489  ; 5.416  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 5.960  ; 5.878  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 6.110  ; 5.980  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 5.424  ; 5.303  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 6.200  ; 6.125  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 5.646  ; 5.557  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 5.575  ; 5.511  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 6.052  ; 6.036  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 5.802  ; 5.766  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK_50   ; 3.837  ; 3.800  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK_50   ; 3.747  ; 3.745  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK_50   ; 3.837  ; 3.800  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50   ; 4.507  ; 4.474  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK_50   ; 5.410  ; 5.450  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ; -0.454 ;        ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK_50   ;        ; -0.553 ; Fall       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
+----------------+------------+--------+--------+------------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                         ;
+----------------+------------+--------+--------+------------+----------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+----------------+------------+--------+--------+------------+----------------------------------------------------------+
; GPIO_2[*]      ; CLOCK_50   ; 3.112  ; 3.113  ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[1]     ; CLOCK_50   ; 3.112  ; 3.113  ; Rise       ; CLOCK_50                                                 ;
; MTL_B[*]       ; CLOCK_50   ; 2.300  ; 2.317  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[0]      ; CLOCK_50   ; 2.312  ; 2.317  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[1]      ; CLOCK_50   ; 2.300  ; 2.346  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[2]      ; CLOCK_50   ; 2.441  ; 2.461  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[3]      ; CLOCK_50   ; 2.491  ; 2.524  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[4]      ; CLOCK_50   ; 2.475  ; 2.503  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[5]      ; CLOCK_50   ; 2.552  ; 2.600  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[6]      ; CLOCK_50   ; 2.577  ; 2.630  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[7]      ; CLOCK_50   ; 3.810  ; 3.640  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_G[*]       ; CLOCK_50   ; 2.384  ; 2.412  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[0]      ; CLOCK_50   ; 2.540  ; 2.566  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[1]      ; CLOCK_50   ; 3.884  ; 3.672  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[2]      ; CLOCK_50   ; 2.439  ; 2.458  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[3]      ; CLOCK_50   ; 2.546  ; 2.590  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[4]      ; CLOCK_50   ; 2.447  ; 2.483  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[5]      ; CLOCK_50   ; 2.780  ; 2.812  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[6]      ; CLOCK_50   ; 2.762  ; 2.793  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[7]      ; CLOCK_50   ; 2.384  ; 2.412  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_HSD        ; CLOCK_50   ; 2.483  ; 2.535  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_R[*]       ; CLOCK_50   ; 2.215  ; 2.230  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[0]      ; CLOCK_50   ; 2.470  ; 2.508  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[1]      ; CLOCK_50   ; 2.320  ; 2.345  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[2]      ; CLOCK_50   ; 2.362  ; 2.394  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[3]      ; CLOCK_50   ; 2.359  ; 2.393  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[4]      ; CLOCK_50   ; 2.215  ; 2.230  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[5]      ; CLOCK_50   ; 2.226  ; 2.244  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[6]      ; CLOCK_50   ; 2.255  ; 2.280  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[7]      ; CLOCK_50   ; 2.344  ; 2.374  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_VSD        ; CLOCK_50   ; 2.568  ; 2.599  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_DCLK       ; CLOCK_50   ; 11.566 ;        ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; MTL_DCLK       ; CLOCK_50   ;        ; 11.545 ; Fall       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 1.879  ; 1.884  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 2.289  ; 2.328  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 2.135  ; 2.178  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 2.265  ; 2.323  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 1.879  ; 1.884  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 2.103  ; 2.125  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 1.897  ; 1.908  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 2.134  ; 2.161  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 2.109  ; 2.139  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 2.201  ; 2.261  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 2.337  ; 2.390  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 2.104  ; 2.138  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 2.134  ; 2.157  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[12] ; CLOCK_50   ; 2.173  ; 2.233  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK_50   ; 2.017  ; 2.044  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK_50   ; 2.093  ; 2.118  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK_50   ; 2.017  ; 2.044  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50   ; 2.217  ; 2.267  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK_50   ; 2.016  ; 2.037  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK_50   ; 3.630  ; 3.422  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 2.502  ; 2.552  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 3.029  ; 3.142  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 3.215  ; 3.330  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 2.706  ; 2.753  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 2.567  ; 2.642  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 2.807  ; 2.873  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 3.042  ; 3.133  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 2.919  ; 3.006  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 2.558  ; 2.611  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 2.962  ; 3.051  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 2.718  ; 2.794  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 2.502  ; 2.552  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 2.825  ; 2.912  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 2.581  ; 2.631  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 2.612  ; 2.678  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 2.749  ; 2.818  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 2.583  ; 2.640  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK_50   ; 1.910  ; 1.936  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK_50   ; 1.910  ; 1.936  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK_50   ; 1.919  ; 1.939  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50   ; 2.278  ; 2.323  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK_50   ; 2.814  ; 2.929  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ; -1.762 ;        ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK_50   ;        ; -1.791 ; Fall       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
+----------------+------------+--------+--------+------------+----------------------------------------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; GPIO_2[3]  ; GPIO_2[1]   ; 5.985 ; 5.865 ; 6.511 ; 6.391 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; GPIO_2[3]  ; GPIO_2[1]   ; 3.401 ; 3.336 ; 4.139 ; 4.074 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin               ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LED[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EPCS_ASDO         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EPCS_DCLK         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EPCS_NCSO         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; G_SENSOR_CS_N     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SCLK          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_CS_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_SADDR         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_SCLK          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_DCLK          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_HSD           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_VSD           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_TOUCH_I2C_SCL ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_R[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_R[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_R[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_R[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_R[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_R[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_R[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_R[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_G[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_G[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_G[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_G[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_G[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_G[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_G[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_G[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_B[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_B[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_B[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_B[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_B[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_B[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_B[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_B[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SDAT          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[8]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[9]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[11]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[12]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[8]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[9]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[10]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[11]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[12]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[13]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[14]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[15]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[16]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[17]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[18]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[19]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[20]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[21]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[22]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[23]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[24]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[25]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[26]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[27]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[28]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[29]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[30]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[31]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[32]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[33]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_TOUCH_I2C_SDA ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[10]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+-------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------+
; Input Transition Times                                               ;
+-------------------+--------------+-----------------+-----------------+
; Pin               ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------+--------------+-----------------+-----------------+
; KEY[0]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[1]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[2]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[3]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EPCS_DATA0        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; G_SENSOR_INT      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_SDAT          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2_IN[0]      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2_IN[1]      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2_IN[2]      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0_IN[0]      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0_IN[1]      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; MTL_TOUCH_INT_n   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I2C_SDAT          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[6]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[7]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[8]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[9]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[11]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[12]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[0]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[1]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[2]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[3]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[4]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[5]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[6]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[7]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[8]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[9]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[10]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[11]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[12]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[13]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[14]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[15]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[16]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[17]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[18]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[19]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[20]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[21]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[22]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[23]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[24]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[25]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[26]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[27]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[28]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[29]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[30]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[31]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[32]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[33]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; MTL_TOUCH_I2C_SDA ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[0]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[1]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[2]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[3]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[4]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[5]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[6]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[7]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[8]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[9]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[10]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[11]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[12]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[13]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[14]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[15]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[0]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[1]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[2]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[3]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[4]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[5]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[10]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------+--------------+-----------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin               ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; LED[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; LED[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; LED[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; DRAM_ADDR[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_CKE          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_CS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; DRAM_DQM[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; EPCS_ASDO         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-08 V                   ; 3.1 V               ; -0.0261 V           ; 0.227 V                              ; 0.278 V                              ; 1.5e-09 s                   ; 1.32e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-08 V                  ; 3.1 V              ; -0.0261 V          ; 0.227 V                             ; 0.278 V                             ; 1.5e-09 s                  ; 1.32e-09 s                 ; Yes                       ; Yes                       ;
; EPCS_DCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.05e-09 V                   ; 3.21 V              ; -0.181 V            ; 0.16 V                               ; 0.253 V                              ; 2.77e-10 s                  ; 2.32e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.05e-09 V                  ; 3.21 V             ; -0.181 V           ; 0.16 V                              ; 0.253 V                             ; 2.77e-10 s                 ; 2.32e-10 s                 ; No                        ; Yes                       ;
; EPCS_NCSO         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-08 V                   ; 3.1 V               ; -0.0261 V           ; 0.227 V                              ; 0.278 V                              ; 1.5e-09 s                   ; 1.32e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-08 V                  ; 3.1 V              ; -0.0261 V          ; 0.227 V                             ; 0.278 V                             ; 1.5e-09 s                  ; 1.32e-09 s                 ; Yes                       ; Yes                       ;
; G_SENSOR_CS_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; I2C_SCLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; ADC_CS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ADC_SADDR         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ADC_SCLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_DCLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; MTL_HSD           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_VSD           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_TOUCH_I2C_SCL ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_R[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_R[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_R[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_R[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_R[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_R[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_R[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_R[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_G[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_G[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; MTL_G[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_G[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_G[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_G[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_G[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_G[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_B[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_B[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; MTL_B[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_B[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_B[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_B[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_B[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_B[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; I2C_SDAT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_2[8]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[9]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[11]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[12]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_0[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[8]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[9]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[10]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[11]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[12]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[13]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[14]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[15]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; GPIO_0[16]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[17]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[18]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[19]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[20]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[21]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[22]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[23]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[24]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[25]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[26]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[27]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[28]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; GPIO_0[29]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[30]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[31]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[32]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[33]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_TOUCH_I2C_SDA ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_2[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_2[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[10]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin               ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; LED[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; LED[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; LED[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; DRAM_ADDR[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; DRAM_BA[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_CAS_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_CKE          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_CS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; DRAM_DQM[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_RAS_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_WE_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; EPCS_ASDO         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.54e-06 V                   ; 3.09 V              ; -0.0134 V           ; 0.121 V                              ; 0.243 V                              ; 1.77e-09 s                  ; 1.7e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.54e-06 V                  ; 3.09 V             ; -0.0134 V          ; 0.121 V                             ; 0.243 V                             ; 1.77e-09 s                 ; 1.7e-09 s                  ; Yes                       ; Yes                       ;
; EPCS_DCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-06 V                   ; 3.14 V              ; -0.123 V            ; 0.134 V                              ; 0.323 V                              ; 3.02e-10 s                  ; 2.85e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.02e-06 V                  ; 3.14 V             ; -0.123 V           ; 0.134 V                             ; 0.323 V                             ; 3.02e-10 s                 ; 2.85e-10 s                 ; Yes                       ; No                        ;
; EPCS_NCSO         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.54e-06 V                   ; 3.09 V              ; -0.0134 V           ; 0.121 V                              ; 0.243 V                              ; 1.77e-09 s                  ; 1.7e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.54e-06 V                  ; 3.09 V             ; -0.0134 V          ; 0.121 V                             ; 0.243 V                             ; 1.77e-09 s                 ; 1.7e-09 s                  ; Yes                       ; Yes                       ;
; G_SENSOR_CS_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; I2C_SCLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; ADC_CS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ADC_SADDR         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ADC_SCLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_DCLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; MTL_HSD           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_VSD           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_TOUCH_I2C_SCL ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_R[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_R[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_R[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_R[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_R[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_R[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_R[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_R[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_G[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_G[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; MTL_G[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_G[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_G[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_G[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_G[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_G[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_B[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_B[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; MTL_B[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_B[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_B[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_B[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_B[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_B[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; I2C_SDAT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; GPIO_2[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[8]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[9]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[11]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[12]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[8]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[9]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[10]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[11]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[12]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[13]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[14]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[15]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; GPIO_0[16]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[17]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[18]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[19]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[20]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[21]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[22]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[23]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[24]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[25]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[26]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[27]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[28]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; GPIO_0[29]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[30]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[31]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[32]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[33]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_TOUCH_I2C_SDA ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; DRAM_DQ[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[13]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[14]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[15]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; GPIO_2[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; GPIO_2[10]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin               ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LED[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LED[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; LED[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; DRAM_ADDR[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_BA[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CAS_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CKE          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; DRAM_DQM[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQM[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_RAS_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; EPCS_ASDO         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.83e-07 V                   ; 3.49 V              ; -0.0372 V           ; 0.265 V                              ; 0.238 V                              ; 1.3e-09 s                   ; 1.28e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.83e-07 V                  ; 3.49 V             ; -0.0372 V          ; 0.265 V                             ; 0.238 V                             ; 1.3e-09 s                  ; 1.28e-09 s                 ; No                        ; No                        ;
; EPCS_DCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; EPCS_NCSO         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.83e-07 V                   ; 3.49 V              ; -0.0372 V           ; 0.265 V                              ; 0.238 V                              ; 1.3e-09 s                   ; 1.28e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.83e-07 V                  ; 3.49 V             ; -0.0372 V          ; 0.265 V                             ; 0.238 V                             ; 1.3e-09 s                  ; 1.28e-09 s                 ; No                        ; No                        ;
; G_SENSOR_CS_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; I2C_SCLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ADC_CS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ADC_SADDR         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ADC_SCLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_DCLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; MTL_HSD           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_VSD           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_TOUCH_I2C_SCL ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_R[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_R[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_R[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_R[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_R[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_R[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_R[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_R[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_G[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_G[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; MTL_G[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_G[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_G[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_G[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_G[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_G[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_B[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_B[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; MTL_B[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_B[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_B[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_B[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_B[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_B[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; I2C_SDAT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; GPIO_2[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_2[8]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[9]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[11]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[12]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_0[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[8]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[9]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[10]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[11]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[12]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[13]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[14]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[15]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; GPIO_0[16]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[17]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[18]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[19]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[20]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[21]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[22]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[23]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[24]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[25]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[26]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[27]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[28]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; GPIO_0[29]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[30]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[31]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[32]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[33]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_TOUCH_I2C_SDA ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[13]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[14]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[15]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_2[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; GPIO_2[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_2[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; GPIO_2[10]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                 ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                                 ; CLOCK_50                                                 ; 610      ; 0        ; 0        ; 0        ;
; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20       ; 0        ; 0        ; 0        ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 614      ; 0        ; 0        ; 0        ;
; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 1046     ; 0        ; 0        ; 0        ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 61       ; 0        ; 0        ; 0        ;
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 7438     ; 0        ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                  ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                                 ; CLOCK_50                                                 ; 610      ; 0        ; 0        ; 0        ;
; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20       ; 0        ; 0        ; 0        ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 614      ; 0        ; 0        ; 0        ;
; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 1046     ; 0        ; 0        ; 0        ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 61       ; 0        ; 0        ; 0        ;
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 7438     ; 0        ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                              ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 49       ; 0        ; 0        ; 0        ;
; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 1621     ; 0        ; 0        ; 0        ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2        ; 0        ; 0        ; 0        ;
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 29       ; 0        ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                               ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 49       ; 0        ; 0        ; 0        ;
; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 1621     ; 0        ; 0        ; 0        ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2        ; 0        ; 0        ; 0        ;
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 29       ; 0        ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 4     ; 4    ;
; Unconstrained Input Port Paths  ; 36    ; 36   ;
; Unconstrained Output Ports      ; 67    ; 67   ;
; Unconstrained Output Port Paths ; 116   ; 116  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Warning (125092): Tcl Script File sdram_control/Sdram_RD_RAM.qip not found
    Info (125063): set_global_assignment -name QIP_FILE sdram_control/Sdram_RD_RAM.qip
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Web Edition
    Info: Processing started: Fri Mar 11 02:16:23 2016
Info: Command: quartus_sta DE0_NANO -c DE0_NANO
Info: qsta_default_script.tcl version: #11
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_hgj1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_se9:dffpipe17|dffe18a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a* 
    Info (332165): Entity dcfifo_pej1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_id9:dffpipe19|dffe20a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a* 
Warning (332174): Ignored filter at qsta_default_script.tcl(1194): *ws_dgrp|dffpipe_se9:dffpipe17|dffe18a* could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1194): Argument <to> is not an object ID
    Info (332050): read_sdc
Warning (332174): Ignored filter at qsta_default_script.tcl(1194): *delayed_wrptr_g* could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332174): Ignored filter at qsta_default_script.tcl(1194): *rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a* could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1194): Argument <from> is not an object ID
    Info (332050): read_sdc
Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1194): Argument <to> is not an object ID
Warning (332174): Ignored filter at qsta_default_script.tcl(1194): *ws_dgrp|dffpipe_id9:dffpipe19|dffe20a* could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1194): Argument <to> is not an object ID
    Info (332050): read_sdc
Warning (332174): Ignored filter at qsta_default_script.tcl(1194): *rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a* could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1194): Argument <from> is not an object ID
    Info (332050): read_sdc
Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1194): Argument <to> is not an object ID
Info (332104): Reading SDC File: 'DE0_NANO.SDC'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {RAM_PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]} {RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {RAM_PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -phase -108.00 -duty_cycle 50.00 -name {RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1]} {RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {MTL_PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 50 -multiply_by 33 -duty_cycle 50.00 -name {MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]} {MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {MTL_PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 50 -multiply_by 33 -phase 120.00 -duty_cycle 50.00 -name {MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1]} {MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.927
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.927            -116.431 RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -2.415             -22.034 MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    16.400               0.000 CLOCK_50 
Info (332146): Worst-case hold slack is 0.358
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.358               0.000 CLOCK_50 
    Info (332119):     0.358               0.000 RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.376               0.000 MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is -2.760
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.760            -131.717 MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -2.368              -4.736 RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 0.918
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.918               0.000 RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     2.087               0.000 MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.746
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.746               0.000 RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.516               0.000 CLOCK_50 
    Info (332119):    14.900               0.000 MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.622
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.622            -103.621 RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -2.048             -18.671 MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    16.830               0.000 CLOCK_50 
Info (332146): Worst-case hold slack is 0.312
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.312               0.000 CLOCK_50 
    Info (332119):     0.312               0.000 RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.340               0.000 MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is -2.364
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.364            -112.964 MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -2.081              -4.162 RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 0.828
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.828               0.000 RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.844               0.000 MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.743
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.743               0.000 RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.514               0.000 CLOCK_50 
    Info (332119):    14.891               0.000 MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.609
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.609             -63.659 RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.167             -10.442 MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    17.967               0.000 CLOCK_50 
Info (332146): Worst-case hold slack is 0.186
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.186               0.000 CLOCK_50 
    Info (332119):     0.187               0.000 RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.195               0.000 MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is -1.361
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.361             -65.131 MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.313              -2.626 RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 0.502
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.502               0.000 RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.139               0.000 MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.755
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.755               0.000 RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.218               0.000 CLOCK_50 
    Info (332119):    14.934               0.000 MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 15 warnings
    Info: Peak virtual memory: 794 megabytes
    Info: Processing ended: Fri Mar 11 02:16:37 2016
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:11


