// Seed: 3088049742
module module_0 (
    id_1,
    module_0,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  assign module_1.id_13 = 0;
  input wire id_2;
  inout wire id_1;
  logic id_7;
endmodule
module module_1 (
    input tri id_0,
    input supply0 id_1,
    output supply0 id_2,
    output supply0 id_3,
    input tri id_4,
    input wire id_5,
    output wor id_6,
    input tri0 id_7,
    output tri1 id_8,
    input tri1 id_9,
    input supply1 id_10,
    input tri id_11,
    input tri0 id_12
    , id_29,
    output wire id_13,
    output supply1 id_14,
    output tri0 id_15,
    input tri id_16,
    output wand id_17,
    output tri1 id_18,
    input wire id_19,
    input supply1 id_20,
    input tri1 id_21,
    input wire id_22,
    output logic id_23,
    input wire id_24,
    output wor id_25,
    output tri1 id_26,
    output tri id_27
);
  always @(posedge id_19) id_23 <= -1;
  module_0 modCall_1 (
      id_29,
      id_29,
      id_29,
      id_29,
      id_29,
      id_29
  );
endmodule
