============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = D:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Daggal
   Run Date =   Thu May 16 14:35:53 2024

   Run on =     DESKTOP-I7CAGU2
============================================================
RUN-1002 : start command "open_project CortexM0_SoC.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/PLL.v(89)
HDL-1007 : analyze verilog file ../../al_ip/SDRAM_PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/SDRAM_PLL.v(72)
HDL-1007 : analyze verilog file ../../al_ip/PIXEL_PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/PIXEL_PLL.v(79)
HDL-1007 : analyze verilog file ../../al_ip/SDRAM_WRITE_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/SDRAM_READ_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../al_ip/RAM.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_LED.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Timer.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'rst_n', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(1192)
HDL-1007 : analyze verilog file ../../../rtl/Keyboard.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_SEG.v
HDL-1007 : analyze verilog file ../../../rtl/smg.v
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../../rtl/HDMI/DVITransmitter.enc.vhd(13)
Copyright (c) 1998-2019 The OpenSSL Project.  All rights reserved.
This product includes software developed by the OpenSSL Project
for use in the OpenSSL Toolkit (http://www.openssl.org/)
Copyright (C) 1995-1998 Eric Young (eay@cryptsoft.com)
All rights reserved.
This product includes cryptographic software written by Eric Young (eay@cryptsoft.com)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../../rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../../rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../../rtl/HDMI/video_driver.v
HDL-1007 : analyze verilog file ../../../rtl/SD/SD_top.v
HDL-1007 : analyze verilog file ../../../rtl/SD/sd_init.v
HDL-1007 : analyze verilog file ../../../rtl/SD/sd_rd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/SD/sd_read.v
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_cmd.v
HDL-1007 : analyze included file ../../../rtl/DDR/sdram_para.v in ../../../rtl/DDR/sdram_cmd.v(45)
HDL-1007 : back to file '../../../rtl/DDR/sdram_cmd.v' in ../../../rtl/DDR/sdram_cmd.v(45)
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_controller.v
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_ctrl.v
HDL-1007 : analyze included file ../../../rtl/DDR/sdram_para.v in ../../../rtl/DDR/sdram_ctrl.v(19)
HDL-1007 : back to file '../../../rtl/DDR/sdram_ctrl.v' in ../../../rtl/DDR/sdram_ctrl.v(19)
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_data.v
HDL-1007 : analyze included file ../../../rtl/DDR/sdram_para.v in ../../../rtl/DDR/sdram_data.v(13)
HDL-1007 : back to file '../../../rtl/DDR/sdram_data.v' in ../../../rtl/DDR/sdram_data.v(13)
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_rw_top.v
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_top.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_SD.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Bayer2RGB.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_PINTO.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/Bayer2RGB.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/Curve_Gamma_2P2.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/PINTO.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/line_shift.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/line_shift_5x5.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/med_filter_proc.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/vip_matrix_generate_3x3_8bit.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/vip_matrix_generate_5x5_8bit.v
HDL-1007 : analyze verilog file ../../../rtl/UART/UART_RX.v
HDL-1007 : analyze verilog file ../../../rtl/UART/UART_TX.v
HDL-1007 : analyze verilog file ../../../rtl/UART/clkuart_pwm.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_MedFilter.v
HDL-1007 : analyze verilog file ../../../rtl/UART/FIFO.v
RUN-1001 : Project manager successfully analyzed 56 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/CortexM0_SoC_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db ../syn_1/CortexM0_SoC_gate.db" in  1.857006s wall, 1.765625s user + 0.093750s system = 1.859375s CPU (100.1%)

RUN-1004 : used memory is 291 MB, reserved memory is 267 MB, peak memory is 296 MB
RUN-1002 : start command "read_sdc ../../sysclk_adc.sdc"
RUN-1002 : start command "get_nets  clk "
RUN-1002 : start command "create_clock -name clk -period 40 -waveform 0 20 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_ports System_clk"
RUN-1002 : start command "get_nets pixel_clk"
RUN-1002 : start command "create_generated_clock -name pclk -source  -master_clock System_clk -multiply_by 1 "
RUN-1002 : start command "get_ports System_clk"
RUN-1002 : start command "get_nets pixel_clk_5x"
RUN-1002 : start command "create_generated_clock -name sclk5 -source  -master_clock System_clk -multiply_by 5 "
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
SYN-1001 : 	kept net: med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb(med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb_syn_1)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[0](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[0](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[10](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[10]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[9](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[10](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[10]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[9](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[10](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[10]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[9](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[10](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[10]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[9](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[0](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[0](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: u3_hdmi_tx/PXLCLK_5X_I(u3_hdmi_tx/PXLCLK_5X_I_syn_1)
SYN-1001 : 	kept net: u_logic/SCLK(u_logic/SCLK_syn_1)
RUN-1104 : Import SDC file ../../sysclk_adc.sdc finished, there are 79 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 12 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net PIXEL_PLL_inst/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4016 : Net PLL_inst/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4016 : Net sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/clk_ref driven by BUFG (305 clock/control pins, 1 other pins).
SYN-4027 : Net med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb is clkc1 of pll PIXEL_PLL_inst/pll_inst.
SYN-4027 : Net u3_hdmi_tx/PXLCLK_5X_I is clkc2 of pll PIXEL_PLL_inst/pll_inst.
SYN-4019 : Net System_clk_dup_1 is refclk of pll PIXEL_PLL_inst/pll_inst.
SYN-4020 : Net System_clk_dup_1 is fbclk of pll PIXEL_PLL_inst/pll_inst.
SYN-4027 : Net u_logic/SCLK is clkc1 of pll PLL_inst/pll_inst.
SYN-4027 : Net SD_CLK_dup_1 is clkc2 of pll PLL_inst/pll_inst.
SYN-4019 : Net System_clk_dup_1 is refclk of pll PLL_inst/pll_inst.
SYN-4020 : Net System_clk_dup_1 is fbclk of pll PLL_inst/pll_inst.
SYN-4027 : Net sdram_rw_top_inst/clk_sdram is clkc1 of pll SDRAM_PLL_inst/pll_inst.
SYN-4019 : Net System_clk_dup_1 is refclk of pll SDRAM_PLL_inst/pll_inst.
SYN-4020 : Net System_clk_dup_1 is fbclk of pll SDRAM_PLL_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4024 : Net "Gamma_Interface/en_state" drives clk pins.
SYN-4024 : Net "SEG_Interface/smg_inst/cnt_1ms[0]" drives clk pins.
SYN-4025 : Tag rtl::Net Gamma_Interface/en_state as clock net
SYN-4025 : Tag rtl::Net PIXEL_PLL_inst/clk0_out as clock net
SYN-4025 : Tag rtl::Net PLL_inst/clk0_out as clock net
SYN-4025 : Tag rtl::Net SD_CLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net SEG_Interface/smg_inst/cnt_1ms[0] as clock net
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net System_clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb as clock net
SYN-4025 : Tag rtl::Net sdram_rw_top_inst/clk_sdram as clock net
SYN-4025 : Tag rtl::Net sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/clk_ref as clock net
SYN-4025 : Tag rtl::Net u3_hdmi_tx/PXLCLK_5X_I as clock net
SYN-4025 : Tag rtl::Net u_logic/SCLK as clock net
SYN-4026 : Tagged 12 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net SWCLK_dup_1 to drive 107 clock pins.
SYN-4015 : Create BUFG instance for clk Net Gamma_Interface/en_state to drive 24 clock pins.
SYN-4015 : Create BUFG instance for clk Net SEG_Interface/smg_inst/cnt_1ms[0] to drive 2 clock pins.
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 14092 instances
RUN-0007 : 7992 luts, 4546 seqs, 1064 mslices, 322 lslices, 115 pads, 36 brams, 3 dsps
RUN-1001 : There are total 15351 nets
RUN-1001 : 9231 nets have 2 pins
RUN-1001 : 4159 nets have [3 - 5] pins
RUN-1001 : 1360 nets have [6 - 10] pins
RUN-1001 : 362 nets have [11 - 20] pins
RUN-1001 : 228 nets have [21 - 99] pins
RUN-1001 : 11 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |    1537     
RUN-1001 :   No   |  No   |  Yes  |    1740     
RUN-1001 :   No   |  Yes  |  No   |     100     
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     387     
RUN-1001 :   Yes  |  Yes  |  No   |     11      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    40   |  53   |     81     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 177
PHY-3001 : Initial placement ...
PHY-3001 : design contains 14088 instances, 7992 luts, 4546 seqs, 1386 slices, 289 macros(1386 instances: 1064 mslices 322 lslices)
PHY-3001 : Huge net cpuresetn with 1432 pins
PHY-0007 : Cell area utilization is 54%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 63811, tnet num: 15303, tinst num: 14088, tnode num: 76544, tedge num: 102313.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.338825s wall, 1.312500s user + 0.031250s system = 1.343750s CPU (100.4%)

RUN-1004 : used memory is 436 MB, reserved memory is 417 MB, peak memory is 436 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 15303 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.824940s wall, 1.781250s user + 0.046875s system = 1.828125s CPU (100.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 3.58051e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 14088.
PHY-3001 : Level 1 #clusters 1872.
PHY-3001 : End clustering;  0.088883s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (105.5%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 54%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.05044e+06, overlap = 503.688
PHY-3002 : Step(2): len = 889697, overlap = 563.25
PHY-3002 : Step(3): len = 640986, overlap = 717.312
PHY-3002 : Step(4): len = 571899, overlap = 764.062
PHY-3002 : Step(5): len = 462381, overlap = 874.344
PHY-3002 : Step(6): len = 404857, overlap = 940.688
PHY-3002 : Step(7): len = 333254, overlap = 1028.53
PHY-3002 : Step(8): len = 301521, overlap = 1053.44
PHY-3002 : Step(9): len = 257428, overlap = 1088.72
PHY-3002 : Step(10): len = 238499, overlap = 1106.22
PHY-3002 : Step(11): len = 211399, overlap = 1132.56
PHY-3002 : Step(12): len = 197549, overlap = 1149.22
PHY-3002 : Step(13): len = 180802, overlap = 1186.22
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.68848e-06
PHY-3002 : Step(14): len = 185266, overlap = 1118.72
PHY-3002 : Step(15): len = 213751, overlap = 1024.81
PHY-3002 : Step(16): len = 217249, overlap = 1023.5
PHY-3002 : Step(17): len = 218189, overlap = 987.344
PHY-3002 : Step(18): len = 212961, overlap = 946.375
PHY-3002 : Step(19): len = 208606, overlap = 937.156
PHY-3002 : Step(20): len = 204712, overlap = 941.75
PHY-3002 : Step(21): len = 201025, overlap = 932.125
PHY-3002 : Step(22): len = 197965, overlap = 921.469
PHY-3002 : Step(23): len = 196456, overlap = 898.75
PHY-3002 : Step(24): len = 194695, overlap = 914.875
PHY-3002 : Step(25): len = 192530, overlap = 930.094
PHY-3002 : Step(26): len = 190900, overlap = 931.375
PHY-3002 : Step(27): len = 190330, overlap = 932.25
PHY-3002 : Step(28): len = 188333, overlap = 941.219
PHY-3002 : Step(29): len = 186253, overlap = 963
PHY-3002 : Step(30): len = 184727, overlap = 988.562
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.37696e-06
PHY-3002 : Step(31): len = 193013, overlap = 970.25
PHY-3002 : Step(32): len = 208765, overlap = 959.031
PHY-3002 : Step(33): len = 213779, overlap = 942.812
PHY-3002 : Step(34): len = 218583, overlap = 937.312
PHY-3002 : Step(35): len = 219660, overlap = 939.906
PHY-3002 : Step(36): len = 218384, overlap = 937.344
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.75391e-06
PHY-3002 : Step(37): len = 234884, overlap = 900.594
PHY-3002 : Step(38): len = 254915, overlap = 851.188
PHY-3002 : Step(39): len = 266814, overlap = 785.719
PHY-3002 : Step(40): len = 271611, overlap = 767.625
PHY-3002 : Step(41): len = 270191, overlap = 762.375
PHY-3002 : Step(42): len = 269101, overlap = 747.562
PHY-3002 : Step(43): len = 266350, overlap = 751.25
PHY-3002 : Step(44): len = 266282, overlap = 747.75
PHY-3002 : Step(45): len = 266888, overlap = 763.969
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.35078e-05
PHY-3002 : Step(46): len = 284753, overlap = 717.375
PHY-3002 : Step(47): len = 305188, overlap = 661.906
PHY-3002 : Step(48): len = 314203, overlap = 586.875
PHY-3002 : Step(49): len = 320044, overlap = 551.531
PHY-3002 : Step(50): len = 320211, overlap = 519.781
PHY-3002 : Step(51): len = 320632, overlap = 522.438
PHY-3002 : Step(52): len = 318331, overlap = 534.438
PHY-3002 : Step(53): len = 318187, overlap = 563.625
PHY-3002 : Step(54): len = 317866, overlap = 569.844
PHY-3002 : Step(55): len = 318794, overlap = 577
PHY-3002 : Step(56): len = 318190, overlap = 569.688
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.70157e-05
PHY-3002 : Step(57): len = 333920, overlap = 541.906
PHY-3002 : Step(58): len = 350403, overlap = 496.656
PHY-3002 : Step(59): len = 357353, overlap = 438.906
PHY-3002 : Step(60): len = 360993, overlap = 417.188
PHY-3002 : Step(61): len = 362289, overlap = 393.188
PHY-3002 : Step(62): len = 363081, overlap = 384.875
PHY-3002 : Step(63): len = 362782, overlap = 370.375
PHY-3002 : Step(64): len = 362974, overlap = 373.531
PHY-3002 : Step(65): len = 363319, overlap = 373
PHY-3002 : Step(66): len = 363808, overlap = 387.5
PHY-3002 : Step(67): len = 363100, overlap = 401.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 5.40313e-05
PHY-3002 : Step(68): len = 379617, overlap = 331.125
PHY-3002 : Step(69): len = 394873, overlap = 316.25
PHY-3002 : Step(70): len = 399561, overlap = 319.188
PHY-3002 : Step(71): len = 402304, overlap = 318.188
PHY-3002 : Step(72): len = 403124, overlap = 315.25
PHY-3002 : Step(73): len = 403794, overlap = 310.375
PHY-3002 : Step(74): len = 401924, overlap = 305.844
PHY-3002 : Step(75): len = 402292, overlap = 304.75
PHY-3002 : Step(76): len = 401494, overlap = 300.312
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000108063
PHY-3002 : Step(77): len = 415536, overlap = 298.25
PHY-3002 : Step(78): len = 425624, overlap = 290.938
PHY-3002 : Step(79): len = 428743, overlap = 276.969
PHY-3002 : Step(80): len = 430151, overlap = 263.25
PHY-3002 : Step(81): len = 432484, overlap = 248.938
PHY-3002 : Step(82): len = 434988, overlap = 236.844
PHY-3002 : Step(83): len = 435267, overlap = 230.688
PHY-3002 : Step(84): len = 435740, overlap = 226.188
PHY-3002 : Step(85): len = 436416, overlap = 233.875
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000216125
PHY-3002 : Step(86): len = 448529, overlap = 222.906
PHY-3002 : Step(87): len = 458800, overlap = 211.438
PHY-3002 : Step(88): len = 460350, overlap = 192.906
PHY-3002 : Step(89): len = 462828, overlap = 193.875
PHY-3002 : Step(90): len = 465963, overlap = 188.969
PHY-3002 : Step(91): len = 467809, overlap = 190.75
PHY-3002 : Step(92): len = 465526, overlap = 187.469
PHY-3002 : Step(93): len = 464246, overlap = 186.312
PHY-3002 : Step(94): len = 465212, overlap = 185.312
PHY-3002 : Step(95): len = 465597, overlap = 185.344
PHY-3002 : Step(96): len = 463178, overlap = 189.281
PHY-3002 : Step(97): len = 463495, overlap = 196.531
PHY-3002 : Step(98): len = 465454, overlap = 201.594
PHY-3002 : Step(99): len = 466526, overlap = 195.906
PHY-3002 : Step(100): len = 464272, overlap = 197.156
PHY-3002 : Step(101): len = 464321, overlap = 195.562
PHY-3002 : Step(102): len = 466693, overlap = 198.438
PHY-3002 : Step(103): len = 467849, overlap = 197.219
PHY-3002 : Step(104): len = 464897, overlap = 201.031
PHY-3002 : Step(105): len = 464331, overlap = 199.562
PHY-3002 : Step(106): len = 465762, overlap = 194.906
PHY-3002 : Step(107): len = 466259, overlap = 199.219
PHY-3002 : Step(108): len = 464062, overlap = 195.906
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000410175
PHY-3002 : Step(109): len = 471392, overlap = 196.062
PHY-3002 : Step(110): len = 477096, overlap = 194.031
PHY-3002 : Step(111): len = 478737, overlap = 191.375
PHY-3002 : Step(112): len = 480040, overlap = 186.188
PHY-3002 : Step(113): len = 481745, overlap = 188.688
PHY-3002 : Step(114): len = 482676, overlap = 189.844
PHY-3002 : Step(115): len = 482206, overlap = 187.406
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00077969
PHY-3002 : Step(116): len = 486687, overlap = 184.625
PHY-3002 : Step(117): len = 491663, overlap = 176.188
PHY-3002 : Step(118): len = 493583, overlap = 180.062
PHY-3002 : Step(119): len = 494210, overlap = 180.188
PHY-3002 : Step(120): len = 494947, overlap = 176.469
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00141012
PHY-3002 : Step(121): len = 497520, overlap = 183
PHY-3002 : Step(122): len = 501372, overlap = 166.688
PHY-3002 : Step(123): len = 502778, overlap = 152.75
PHY-3002 : Step(124): len = 503647, overlap = 149.75
PHY-3002 : Step(125): len = 504615, overlap = 157.812
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.025981s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (120.3%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 61%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/15351.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 644584, over cnt = 1652(4%), over = 9114, worst = 36
PHY-1001 : End global iterations;  0.716305s wall, 0.968750s user + 0.031250s system = 1.000000s CPU (139.6%)

PHY-1001 : Congestion index: top1 = 95.95, top5 = 69.75, top10 = 58.34, top15 = 51.49.
PHY-3001 : End congestion estimation;  0.928695s wall, 1.203125s user + 0.031250s system = 1.234375s CPU (132.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15303 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.557067s wall, 0.531250s user + 0.015625s system = 0.546875s CPU (98.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000174876
PHY-3002 : Step(126): len = 543948, overlap = 113.219
PHY-3002 : Step(127): len = 546348, overlap = 116.531
PHY-3002 : Step(128): len = 546790, overlap = 108.25
PHY-3002 : Step(129): len = 546672, overlap = 105.156
PHY-3002 : Step(130): len = 547029, overlap = 103.688
PHY-3002 : Step(131): len = 547496, overlap = 95.6562
PHY-3002 : Step(132): len = 546479, overlap = 79.4375
PHY-3002 : Step(133): len = 545719, overlap = 75.0938
PHY-3002 : Step(134): len = 544822, overlap = 76.9375
PHY-3002 : Step(135): len = 543113, overlap = 80.9688
PHY-3002 : Step(136): len = 540687, overlap = 86.9062
PHY-3002 : Step(137): len = 537564, overlap = 90.2188
PHY-3002 : Step(138): len = 535737, overlap = 85.7188
PHY-3002 : Step(139): len = 533491, overlap = 84.4062
PHY-3002 : Step(140): len = 531576, overlap = 79
PHY-3002 : Step(141): len = 528681, overlap = 76.2188
PHY-3002 : Step(142): len = 526385, overlap = 73.7812
PHY-3002 : Step(143): len = 523648, overlap = 70.2188
PHY-3002 : Step(144): len = 521784, overlap = 69.3438
PHY-3002 : Step(145): len = 519544, overlap = 72.5625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000349751
PHY-3002 : Step(146): len = 521358, overlap = 79.9062
PHY-3002 : Step(147): len = 523755, overlap = 77.4375
PHY-3002 : Step(148): len = 525219, overlap = 73.9688
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000671859
PHY-3002 : Step(149): len = 528140, overlap = 70.4375
PHY-3002 : Step(150): len = 544707, overlap = 60.5
PHY-3002 : Step(151): len = 549132, overlap = 60.125
PHY-3002 : Step(152): len = 550650, overlap = 63.6875
PHY-3002 : Step(153): len = 551791, overlap = 60.2812
PHY-3002 : Step(154): len = 551516, overlap = 62.0625
PHY-3002 : Step(155): len = 551110, overlap = 63.25
PHY-3002 : Step(156): len = 550219, overlap = 63.3438
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00134372
PHY-3002 : Step(157): len = 550493, overlap = 61.5938
PHY-3002 : Step(158): len = 551888, overlap = 58.9688
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 61%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 117/15351.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 652152, over cnt = 2436(6%), over = 11102, worst = 45
PHY-1001 : End global iterations;  0.950108s wall, 1.765625s user + 0.093750s system = 1.859375s CPU (195.7%)

PHY-1001 : Congestion index: top1 = 83.97, top5 = 66.49, top10 = 58.13, top15 = 52.73.
PHY-3001 : End congestion estimation;  1.173048s wall, 1.984375s user + 0.093750s system = 2.078125s CPU (177.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15303 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.594785s wall, 0.578125s user + 0.015625s system = 0.593750s CPU (99.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000221881
PHY-3002 : Step(159): len = 555861, overlap = 265.312
PHY-3002 : Step(160): len = 552963, overlap = 207.188
PHY-3002 : Step(161): len = 549815, overlap = 190.688
PHY-3002 : Step(162): len = 548020, overlap = 169.688
PHY-3002 : Step(163): len = 547283, overlap = 157.281
PHY-3002 : Step(164): len = 546952, overlap = 153.406
PHY-3002 : Step(165): len = 546145, overlap = 154.469
PHY-3002 : Step(166): len = 544850, overlap = 159.688
PHY-3002 : Step(167): len = 542995, overlap = 164.938
PHY-3002 : Step(168): len = 540480, overlap = 166
PHY-3002 : Step(169): len = 537870, overlap = 173.281
PHY-3002 : Step(170): len = 535712, overlap = 178.781
PHY-3002 : Step(171): len = 533326, overlap = 186.438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000443763
PHY-3002 : Step(172): len = 536731, overlap = 166.844
PHY-3002 : Step(173): len = 540766, overlap = 154.875
PHY-3002 : Step(174): len = 540828, overlap = 153.344
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000835966
PHY-3002 : Step(175): len = 544965, overlap = 139.062
PHY-3002 : Step(176): len = 551613, overlap = 124.375
PHY-3002 : Step(177): len = 554875, overlap = 119.312
PHY-3002 : Step(178): len = 557764, overlap = 111.625
PHY-3002 : Step(179): len = 561750, overlap = 106.594
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00164117
PHY-3002 : Step(180): len = 563870, overlap = 103.688
PHY-3002 : Step(181): len = 566886, overlap = 103.281
PHY-3002 : Step(182): len = 571230, overlap = 98.4375
PHY-3002 : Step(183): len = 574118, overlap = 100.219
PHY-3002 : Step(184): len = 575636, overlap = 98.2812
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00287799
PHY-3002 : Step(185): len = 576749, overlap = 96.5312
PHY-3002 : Step(186): len = 579426, overlap = 96.4062
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 63811, tnet num: 15303, tinst num: 14088, tnode num: 76544, tedge num: 102313.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.509731s wall, 1.484375s user + 0.031250s system = 1.515625s CPU (100.4%)

RUN-1004 : used memory is 482 MB, reserved memory is 466 MB, peak memory is 571 MB
OPT-1001 : Total overflow 463.94 peak overflow 3.53
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 703/15351.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 697528, over cnt = 2720(7%), over = 10099, worst = 50
PHY-1001 : End global iterations;  0.972855s wall, 1.687500s user + 0.078125s system = 1.765625s CPU (181.5%)

PHY-1001 : Congestion index: top1 = 77.41, top5 = 60.62, top10 = 53.61, top15 = 49.26.
PHY-1001 : End incremental global routing;  1.171342s wall, 1.890625s user + 0.078125s system = 1.968750s CPU (168.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15303 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.598858s wall, 0.593750s user + 0.000000s system = 0.593750s CPU (99.1%)

OPT-1001 : 5 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 115 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 13958 has valid locations, 81 needs to be replaced
PHY-3001 : design contains 14164 instances, 7995 luts, 4619 seqs, 1386 slices, 289 macros(1386 instances: 1064 mslices 322 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 585070
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 61%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 13080/15427.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 702520, over cnt = 2719(7%), over = 10137, worst = 50
PHY-1001 : End global iterations;  0.127349s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (122.7%)

PHY-1001 : Congestion index: top1 = 77.24, top5 = 60.58, top10 = 53.58, top15 = 49.28.
PHY-3001 : End congestion estimation;  0.328349s wall, 0.343750s user + 0.015625s system = 0.359375s CPU (109.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 64112, tnet num: 15379, tinst num: 14164, tnode num: 77064, tedge num: 102763.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.491935s wall, 1.437500s user + 0.046875s system = 1.484375s CPU (99.5%)

RUN-1004 : used memory is 524 MB, reserved memory is 525 MB, peak memory is 578 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15379 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.100077s wall, 2.046875s user + 0.046875s system = 2.093750s CPU (99.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(187): len = 584941, overlap = 1.25
PHY-3002 : Step(188): len = 584941, overlap = 1.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.003474
PHY-3002 : Step(189): len = 584936, overlap = 1.25
PHY-3002 : Step(190): len = 584972, overlap = 1.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.006948
PHY-3002 : Step(191): len = 584998, overlap = 1.25
PHY-3002 : Step(192): len = 584998, overlap = 1.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 61%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 13115/15427.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 702400, over cnt = 2715(7%), over = 10132, worst = 50
PHY-1001 : End global iterations;  0.115623s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (94.6%)

PHY-1001 : Congestion index: top1 = 77.26, top5 = 60.56, top10 = 53.61, top15 = 49.29.
PHY-3001 : End congestion estimation;  0.380930s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (98.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15379 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.596198s wall, 0.578125s user + 0.015625s system = 0.593750s CPU (99.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00249007
PHY-3002 : Step(193): len = 584912, overlap = 96.9062
PHY-3002 : Step(194): len = 584912, overlap = 96.9062
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00498015
PHY-3002 : Step(195): len = 584880, overlap = 97
PHY-3002 : Step(196): len = 584873, overlap = 96.625
PHY-3001 : Final: Len = 584873, Over = 96.625
PHY-3001 : End incremental placement;  4.062308s wall, 4.562500s user + 0.453125s system = 5.015625s CPU (123.5%)

OPT-1001 : Total overflow 465.31 peak overflow 3.53
OPT-1001 : End high-fanout net optimization;  6.190785s wall, 7.578125s user + 0.531250s system = 8.109375s CPU (131.0%)

OPT-1001 : Current memory(MB): used = 576, reserve = 565, peak = 590.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 13117/15427.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 702256, over cnt = 2715(7%), over = 10034, worst = 50
PHY-1002 : len = 757864, over cnt = 1850(5%), over = 4869, worst = 19
PHY-1002 : len = 795216, over cnt = 721(2%), over = 1665, worst = 18
PHY-1002 : len = 805360, over cnt = 325(0%), over = 758, worst = 16
PHY-1002 : len = 815784, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End global iterations;  1.471988s wall, 2.187500s user + 0.015625s system = 2.203125s CPU (149.7%)

PHY-1001 : Congestion index: top1 = 60.32, top5 = 52.51, top10 = 48.39, top15 = 45.74.
OPT-1001 : End congestion update;  1.675853s wall, 2.390625s user + 0.015625s system = 2.406250s CPU (143.6%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 15379 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.490156s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (98.8%)

OPT-0007 : Start: WNS 2312 TNS 0 NUM_FEPS 0
OPT-0007 : Iter 1: improved WNS 2362 TNS 0 NUM_FEPS 0 with 16 cells processed and 1000 slack improved
OPT-0007 : Iter 2: improved WNS 2362 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End global optimization;  2.198944s wall, 2.906250s user + 0.015625s system = 2.921875s CPU (132.9%)

OPT-1001 : Current memory(MB): used = 573, reserve = 563, peak = 590.
OPT-1001 : End physical optimization;  10.171174s wall, 12.250000s user + 0.578125s system = 12.828125s CPU (126.1%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 7995 LUT to BLE ...
SYN-4008 : Packed 7995 LUT and 2494 SEQ to BLE.
SYN-4003 : Packing 2125 remaining SEQ's ...
SYN-4005 : Packed 1653 SEQ with LUT/SLICE
SYN-4006 : 4083 single LUT's are left
SYN-4006 : 472 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 8467/10179 primitive instances ...
PHY-3001 : End packing;  0.942733s wall, 0.937500s user + 0.000000s system = 0.937500s CPU (99.4%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 6128 instances
RUN-1001 : 2980 mslices, 2980 lslices, 115 pads, 36 brams, 3 dsps
RUN-1001 : There are total 13198 nets
RUN-1001 : 6913 nets have 2 pins
RUN-1001 : 4154 nets have [3 - 5] pins
RUN-1001 : 1446 nets have [6 - 10] pins
RUN-1001 : 401 nets have [11 - 20] pins
RUN-1001 : 278 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : design contains 6124 instances, 5960 slices, 289 macros(1386 instances: 1064 mslices 322 lslices)
PHY-3001 : Cell area utilization is 67%
PHY-3001 : After packing: Len = 598386, Over = 202.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 67%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 6482/13198.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 777080, over cnt = 1673(4%), over = 2831, worst = 9
PHY-1002 : len = 784616, over cnt = 900(2%), over = 1346, worst = 7
PHY-1002 : len = 798048, over cnt = 294(0%), over = 389, worst = 7
PHY-1002 : len = 801768, over cnt = 94(0%), over = 104, worst = 5
PHY-1002 : len = 804248, over cnt = 26(0%), over = 26, worst = 1
PHY-1001 : End global iterations;  1.423568s wall, 2.125000s user + 0.046875s system = 2.171875s CPU (152.6%)

PHY-1001 : Congestion index: top1 = 64.01, top5 = 53.49, top10 = 48.71, top15 = 45.57.
PHY-3001 : End congestion estimation;  1.694126s wall, 2.406250s user + 0.046875s system = 2.453125s CPU (144.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 57780, tnet num: 13150, tinst num: 6124, tnode num: 68006, tedge num: 96965.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.823209s wall, 1.796875s user + 0.015625s system = 1.812500s CPU (99.4%)

RUN-1004 : used memory is 519 MB, reserved memory is 511 MB, peak memory is 590 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 13150 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.407566s wall, 2.359375s user + 0.046875s system = 2.406250s CPU (99.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.46024e-05
PHY-3002 : Step(197): len = 578117, overlap = 214.5
PHY-3002 : Step(198): len = 567153, overlap = 244
PHY-3002 : Step(199): len = 561236, overlap = 257
PHY-3002 : Step(200): len = 557284, overlap = 270
PHY-3002 : Step(201): len = 554434, overlap = 265.5
PHY-3002 : Step(202): len = 552348, overlap = 268.25
PHY-3002 : Step(203): len = 550381, overlap = 269.25
PHY-3002 : Step(204): len = 548793, overlap = 276.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000129205
PHY-3002 : Step(205): len = 560697, overlap = 260.5
PHY-3002 : Step(206): len = 567135, overlap = 244.25
PHY-3002 : Step(207): len = 568242, overlap = 241
PHY-3002 : Step(208): len = 569056, overlap = 239.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000246893
PHY-3002 : Step(209): len = 579754, overlap = 220
PHY-3002 : Step(210): len = 592736, overlap = 209.5
PHY-3002 : Step(211): len = 598238, overlap = 203.25
PHY-3002 : Step(212): len = 598465, overlap = 193.5
PHY-3002 : Step(213): len = 598276, overlap = 193.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.936682s wall, 1.156250s user + 1.468750s system = 2.625000s CPU (280.2%)

PHY-3001 : Trial Legalized: Len = 656876
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 66%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 645/13198.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 797752, over cnt = 2296(6%), over = 3964, worst = 8
PHY-1002 : len = 814584, over cnt = 1347(3%), over = 1968, worst = 6
PHY-1002 : len = 833512, over cnt = 454(1%), over = 627, worst = 6
PHY-1002 : len = 839840, over cnt = 81(0%), over = 110, worst = 4
PHY-1002 : len = 841728, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.895998s wall, 3.171875s user + 0.093750s system = 3.265625s CPU (172.2%)

PHY-1001 : Congestion index: top1 = 56.31, top5 = 51.21, top10 = 47.96, top15 = 45.57.
PHY-3001 : End congestion estimation;  2.199943s wall, 3.484375s user + 0.093750s system = 3.578125s CPU (162.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 13150 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.575303s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (100.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000178044
PHY-3002 : Step(214): len = 634702, overlap = 38.25
PHY-3002 : Step(215): len = 624095, overlap = 55.75
PHY-3002 : Step(216): len = 616148, overlap = 77
PHY-3002 : Step(217): len = 611562, overlap = 94
PHY-3002 : Step(218): len = 608916, overlap = 102
PHY-3002 : Step(219): len = 607776, overlap = 109.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000356088
PHY-3002 : Step(220): len = 617818, overlap = 101.5
PHY-3002 : Step(221): len = 624787, overlap = 99.25
PHY-3002 : Step(222): len = 628928, overlap = 93.5
PHY-3002 : Step(223): len = 631235, overlap = 97.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.022456s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (139.2%)

PHY-3001 : Legalized: Len = 648635, Over = 0
PHY-3001 : Spreading special nets. 110 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.049088s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (95.5%)

PHY-3001 : 159 instances has been re-located, deltaX = 37, deltaY = 103, maxDist = 2.
PHY-3001 : Final: Len = 650968, Over = 0
PHY-3001 : BANK 6 DIFFRESISTOR:NONE VOD:350M VCM:1.2
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 57780, tnet num: 13150, tinst num: 6125, tnode num: 68006, tedge num: 96965.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.957568s wall, 1.953125s user + 0.015625s system = 1.968750s CPU (100.6%)

RUN-1004 : used memory is 520 MB, reserved memory is 520 MB, peak memory is 594 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3641/13198.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 808992, over cnt = 2197(6%), over = 3621, worst = 8
PHY-1002 : len = 821184, over cnt = 1273(3%), over = 1832, worst = 8
PHY-1002 : len = 837048, over cnt = 390(1%), over = 553, worst = 5
PHY-1002 : len = 842960, over cnt = 79(0%), over = 119, worst = 4
PHY-1002 : len = 844528, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.797946s wall, 3.015625s user + 0.093750s system = 3.109375s CPU (172.9%)

PHY-1001 : Congestion index: top1 = 55.62, top5 = 50.78, top10 = 47.53, top15 = 45.14.
PHY-1001 : End incremental global routing;  2.068127s wall, 3.281250s user + 0.093750s system = 3.375000s CPU (163.2%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 13150 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.580685s wall, 0.562500s user + 0.031250s system = 0.593750s CPU (102.2%)

OPT-1001 : 1 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 2 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 115 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 5998 has valid locations, 4 needs to be replaced
PHY-3001 : design contains 6128 instances, 5963 slices, 289 macros(1386 instances: 1064 mslices 322 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 652135
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 67%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 12044/13203.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 845584, over cnt = 18(0%), over = 20, worst = 2
PHY-1002 : len = 845608, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 845648, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 845664, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.465137s wall, 0.437500s user + 0.015625s system = 0.453125s CPU (97.4%)

PHY-1001 : Congestion index: top1 = 55.73, top5 = 50.80, top10 = 47.57, top15 = 45.19.
PHY-3001 : End congestion estimation;  0.721679s wall, 0.703125s user + 0.015625s system = 0.718750s CPU (99.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 57815, tnet num: 13155, tinst num: 6128, tnode num: 68049, tedge num: 97020.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.969109s wall, 1.937500s user + 0.015625s system = 1.953125s CPU (99.2%)

RUN-1004 : used memory is 545 MB, reserved memory is 539 MB, peak memory is 599 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 13155 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.561981s wall, 2.515625s user + 0.031250s system = 2.546875s CPU (99.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(224): len = 652135, overlap = 0
PHY-3002 : Step(225): len = 652135, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 67%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 12048/13203.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 845664, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.107771s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (101.5%)

PHY-1001 : Congestion index: top1 = 55.73, top5 = 50.80, top10 = 47.57, top15 = 45.19.
PHY-3001 : End congestion estimation;  0.389215s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (100.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 13155 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.579168s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (99.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00100209
PHY-3002 : Step(226): len = 652135, overlap = 0
PHY-3002 : Step(227): len = 652135, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006182s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 652135, Over = 0
PHY-3001 : End spreading;  0.035760s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (87.4%)

PHY-3001 : Final: Len = 652135, Over = 0
PHY-3001 : End incremental placement;  4.644061s wall, 4.578125s user + 0.109375s system = 4.687500s CPU (100.9%)

OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : End high-fanout net optimization;  7.662523s wall, 8.781250s user + 0.234375s system = 9.015625s CPU (117.7%)

OPT-1001 : Current memory(MB): used = 607, reserve = 604, peak = 610.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 12048/13203.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 845664, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.106858s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (87.7%)

PHY-1001 : Congestion index: top1 = 55.73, top5 = 50.80, top10 = 47.57, top15 = 45.19.
OPT-1001 : End congestion update;  0.357672s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (100.5%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 13155 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.468598s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (100.0%)

OPT-0007 : Start: WNS 2339 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 2 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 115 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 6002 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 6128 instances, 5963 slices, 289 macros(1386 instances: 1064 mslices 322 lslices)
PHY-3001 : Cell area utilization is 67%
PHY-3001 : Initial: Len = 653275, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.035341s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (88.4%)

PHY-3001 : 3 instances has been re-located, deltaX = 0, deltaY = 3, maxDist = 1.
PHY-3001 : Final: Len = 653277, Over = 0
PHY-3001 : End incremental legalization;  0.299107s wall, 0.359375s user + 0.015625s system = 0.375000s CPU (125.4%)

OPT-0007 : Iter 1: improved WNS 2772 TNS 0 NUM_FEPS 0 with 6 cells processed and 1081 slack improved
OPT-0007 : Iter 2: improved WNS 2772 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  1.209347s wall, 1.281250s user + 0.015625s system = 1.296875s CPU (107.2%)

OPT-1001 : Current memory(MB): used = 608, reserve = 604, peak = 610.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 13155 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.456519s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (95.8%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 12016/13203.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 846704, over cnt = 8(0%), over = 10, worst = 2
PHY-1002 : len = 846712, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 846776, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.341257s wall, 0.359375s user + 0.031250s system = 0.390625s CPU (114.5%)

PHY-1001 : Congestion index: top1 = 55.73, top5 = 50.79, top10 = 47.57, top15 = 45.18.
PHY-1001 : End incremental global routing;  0.587612s wall, 0.609375s user + 0.031250s system = 0.640625s CPU (109.0%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 13155 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.555771s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (98.4%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 12051/13203.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 846776, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.107166s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (102.1%)

PHY-1001 : Congestion index: top1 = 55.73, top5 = 50.79, top10 = 47.57, top15 = 45.18.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 13155 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.462567s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (101.3%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2772 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 55.344828
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack 2772ps with logic level 1 
RUN-1001 :       #2 path slack 2831ps with logic level 1 
RUN-1001 :       #3 path slack 2872ps with logic level 1 
OPT-1001 : End physical optimization;  13.409801s wall, 14.546875s user + 0.328125s system = 14.875000s CPU (110.9%)

RUN-1003 : finish command "place" in  46.631231s wall, 76.218750s user + 9.171875s system = 85.390625s CPU (183.1%)

RUN-1004 : used memory is 509 MB, reserved memory is 495 MB, peak memory is 610 MB
RUN-1002 : start command "export_db CortexM0_SoC_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db CortexM0_SoC_place.db" in  1.506809s wall, 2.562500s user + 0.046875s system = 2.609375s CPU (173.2%)

RUN-1004 : used memory is 509 MB, reserved memory is 496 MB, peak memory is 610 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 6132 instances
RUN-1001 : 2983 mslices, 2980 lslices, 115 pads, 36 brams, 3 dsps
RUN-1001 : There are total 13203 nets
RUN-1001 : 6910 nets have 2 pins
RUN-1001 : 4160 nets have [3 - 5] pins
RUN-1001 : 1446 nets have [6 - 10] pins
RUN-1001 : 403 nets have [11 - 20] pins
RUN-1001 : 278 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 57815, tnet num: 13155, tinst num: 6128, tnode num: 68049, tedge num: 97020.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.769635s wall, 1.765625s user + 0.000000s system = 1.765625s CPU (99.8%)

RUN-1004 : used memory is 526 MB, reserved memory is 521 MB, peak memory is 610 MB
PHY-1001 : 2983 mslices, 2980 lslices, 115 pads, 36 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 13155 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 785240, over cnt = 2282(6%), over = 3953, worst = 9
PHY-1002 : len = 802032, over cnt = 1352(3%), over = 2037, worst = 8
PHY-1002 : len = 816472, over cnt = 599(1%), over = 899, worst = 7
PHY-1002 : len = 829336, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.750045s wall, 2.828125s user + 0.156250s system = 2.984375s CPU (170.5%)

PHY-1001 : Congestion index: top1 = 56.27, top5 = 50.43, top10 = 46.98, top15 = 44.70.
PHY-1001 : End global routing;  2.035351s wall, 3.125000s user + 0.156250s system = 3.281250s CPU (161.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 597, reserve = 594, peak = 610.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SD_CLK_dup_1 will be routed on clock mesh
PHY-1001 : clock net SWCLK_syn_4 will be merged with clock SWCLK_dup_1
PHY-1001 : net System_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Gamma_Interface/en_state_syn_4 will be merged with clock Gamma_Interface/en_state
PHY-1001 : clock net PIXEL_PLL_inst/clk0_out will be merged with clock PIXEL_PLL_inst/clk0_buf
PHY-1001 : clock net PLL_inst/clk0_out will be merged with clock PLL_inst/clk0_buf
PHY-1001 : clock net SEG_Interface/smg_inst/cnt_1ms[0]_syn_6 will be merged with clock SEG_Interface/smg_inst/cnt_1ms[0]
PHY-1001 : net u_logic/SCLK will be routed on clock mesh
PHY-1001 : net med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb will be routed on clock mesh
PHY-1001 : net sdram_rw_top_inst/clk_sdram will be routed on clock mesh
PHY-1001 : clock net sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/clk_ref will be merged with clock SDRAM_PLL_inst/clk0_buf
PHY-1001 : net u3_hdmi_tx/PXLCLK_5X_I will be routed on clock mesh
PHY-1001 : Current memory(MB): used = 865, reserve = 861, peak = 865.
PHY-1001 : End build detailed router design. 4.442013s wall, 4.390625s user + 0.046875s system = 4.437500s CPU (99.9%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 161632, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 2.884402s wall, 2.875000s user + 0.015625s system = 2.890625s CPU (100.2%)

PHY-1001 : Current memory(MB): used = 900, reserve = 898, peak = 900.
PHY-1001 : End phase 1; 2.890225s wall, 2.875000s user + 0.015625s system = 2.890625s CPU (100.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 23% nets.
PHY-1001 : Routed 25% nets.
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Patch 6812 net; 15.915352s wall, 15.890625s user + 0.015625s system = 15.906250s CPU (99.9%)

PHY-1022 : len = 1.69528e+06, over cnt = 2006(0%), over = 2026, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 911, reserve = 908, peak = 911.
PHY-1001 : End initial routed; 36.717687s wall, 51.765625s user + 0.156250s system = 51.921875s CPU (141.4%)

PHY-1001 : Update timing.....
PHY-1001 : 0/12012(0%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |   2.345   |   0.000   |   0   
RUN-1001 :   Hold   |   0.074   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 2.870994s wall, 2.875000s user + 0.000000s system = 2.875000s CPU (100.1%)

PHY-1001 : Current memory(MB): used = 917, reserve = 913, peak = 917.
PHY-1001 : End phase 2; 39.588756s wall, 54.640625s user + 0.156250s system = 54.796875s CPU (138.4%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 1.69528e+06, over cnt = 2006(0%), over = 2026, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.138993s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (101.2%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.66979e+06, over cnt = 800(0%), over = 802, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 2.379771s wall, 3.531250s user + 0.000000s system = 3.531250s CPU (148.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.66514e+06, over cnt = 162(0%), over = 162, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 1.022844s wall, 1.546875s user + 0.000000s system = 1.546875s CPU (151.2%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.66616e+06, over cnt = 41(0%), over = 41, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.417920s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (123.4%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.66678e+06, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.316201s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (103.8%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 1.6669e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 5; 0.206510s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (98.4%)

PHY-1001 : Update timing.....
PHY-1001 : 0/12012(0%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |   2.345   |   0.000   |   0   
RUN-1001 :   Hold   |   0.074   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 2.868714s wall, 2.859375s user + 0.000000s system = 2.859375s CPU (99.7%)

PHY-1001 : Commit to database.....
PHY-1001 : 610 feed throughs used by 400 nets
PHY-1001 : End commit to database; 2.065484s wall, 2.046875s user + 0.015625s system = 2.062500s CPU (99.9%)

PHY-1001 : Current memory(MB): used = 1002, reserve = 1002, peak = 1002.
PHY-1001 : End phase 3; 9.788116s wall, 11.562500s user + 0.015625s system = 11.578125s CPU (118.3%)

PHY-1003 : Routed, final wirelength = 1.6669e+06
PHY-1001 : Current memory(MB): used = 1006, reserve = 1005, peak = 1006.
PHY-1001 : End export database. 0.044809s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (69.7%)

PHY-1001 : End detail routing;  57.109030s wall, 73.843750s user + 0.250000s system = 74.093750s CPU (129.7%)

RUN-1003 : finish command "route" in  61.635618s wall, 79.453125s user + 0.406250s system = 79.859375s CPU (129.6%)

RUN-1004 : used memory is 895 MB, reserved memory is 890 MB, peak memory is 1006 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SoC_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        56
  #input                   19
  #output                  36
  #inout                    1

Utilization Statistics
#lut                    11052   out of  19600   56.39%
#reg                     4623   out of  19600   23.59%
#le                     11523
  #lut only              6900   out of  11523   59.88%
  #reg only               471   out of  11523    4.09%
  #lut&reg               4152   out of  11523   36.03%
#dsp                        3   out of     29   10.34%
#bram                      28   out of     64   43.75%
  #bram9k                  28
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       60   out of    188   31.91%
  #ireg                     0
  #oreg                     4
  #treg                     0
#pll                        3   out of      4   75.00%
#gclk                      12   out of     16   75.00%

Clock Resource Statistics
Index     ClockNet                                                                                    Type               DriverType         Driver                                    Fanout
#1        u_logic/SCLK                                                                                GCLK               pll                PLL_inst/pll_inst.clkc1                   1473
#2        med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb    GCLK               pll                PIXEL_PLL_inst/pll_inst.clkc1             1208
#3        SDRAM_PLL_inst/clk0_buf                                                                     GCLK               pll                SDRAM_PLL_inst/pll_inst.clkc0             190
#4        SWCLK_dup_1                                                                                 GCLK               io                 SWCLK_syn_2.di                            86
#5        SD_CLK_dup_1                                                                                GCLK               pll                PLL_inst/pll_inst.clkc2                   54
#6        u3_hdmi_tx/PXLCLK_5X_I                                                                      GCLK               pll                PIXEL_PLL_inst/pll_inst.clkc2             37
#7        Gamma_Interface/en_state                                                                    GCLK               mslice             Gamma_Interface/en_state_reg_syn_9.q1     14
#8        System_clk_dup_1                                                                            GCLK               io                 System_clk_syn_2.di                       3
#9        SEG_Interface/smg_inst/cnt_1ms[0]                                                           GCLK               lslice             SEG_Interface/smg_inst/reg0_syn_127.q0    2
#10       PIXEL_PLL_inst/clk0_buf                                                                     GCLK               pll                PIXEL_PLL_inst/pll_inst.clkc0             0
#11       PLL_inst/clk0_buf                                                                           GCLK               pll                PLL_inst/pll_inst.clkc0                   0
#12       sdram_rw_top_inst/clk_sdram                                                                 GCLK               pll                SDRAM_PLL_inst/pll_inst.clkc1             0


Detailed IO Report

      Name         Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     Col[3]          INPUT        F10        LVCMOS25          N/A          PULLUP      NONE    
     Col[2]          INPUT        C11        LVCMOS25          N/A          PULLUP      NONE    
     Col[1]          INPUT        D11        LVCMOS25          N/A          PULLUP      NONE    
     Col[0]          INPUT        E11        LVCMOS25          N/A          PULLUP      NONE    
      RSTn           INPUT        P15        LVCMOS25          N/A          PULLUP      NONE    
      RXD_1          INPUT        H16        LVCMOS25          N/A           N/A        NONE    
      SWCLK          INPUT         P2        LVCMOS33          N/A          PULLUP      NONE    
   System_clk        INPUT         R7        LVCMOS25          N/A          PULLUP      NONE    
     key[7]          INPUT        A14        LVCMOS25          N/A          PULLUP      NONE    
     key[6]          INPUT        A13        LVCMOS25          N/A          PULLUP      NONE    
     key[5]          INPUT        B12        LVCMOS25          N/A          PULLUP      NONE    
     key[4]          INPUT        A12        LVCMOS25          N/A          PULLUP      NONE    
     key[3]          INPUT        A11        LVCMOS25          N/A          PULLUP      NONE    
     key[2]          INPUT        B10        LVCMOS25          N/A          PULLUP      NONE    
     key[1]          INPUT        A10        LVCMOS25          N/A          PULLUP      NONE    
     key[0]          INPUT         A9        LVCMOS25          N/A          PULLUP      NONE    
      miso           INPUT         G1        LVCMOS33          N/A          PULLUP      NONE    
   HDMI_CLK_P       OUTPUT         P4         LVDS33           NA            NONE      ODDRX1   
  HDMI_CLK_P(n)     OUTPUT         N4         LVDS33           NA            NONE      ODDRX1   
    HDMI_D0_P       OUTPUT         J3         LVDS33           NA            NONE      ODDRX1   
  HDMI_D0_P(n)      OUTPUT         J4         LVDS33           NA            NONE      ODDRX1   
    HDMI_D1_P       OUTPUT         N1         LVDS33           NA            NONE      ODDRX1   
  HDMI_D1_P(n)      OUTPUT         M1         LVDS33           NA            NONE      ODDRX1   
    HDMI_D2_P       OUTPUT         P1         LVDS33           NA            NONE      ODDRX1   
  HDMI_D2_P(n)      OUTPUT         R1         LVDS33           NA            NONE      ODDRX1   
     LED[7]         OUTPUT        F16        LVCMOS25           8            NONE       NONE    
     LED[6]         OUTPUT        E16        LVCMOS25           8            NONE       NONE    
     LED[5]         OUTPUT        E13        LVCMOS25           8            NONE       NONE    
     LED[4]         OUTPUT        C16        LVCMOS25           8            NONE       NONE    
     LED[3]         OUTPUT        C15        LVCMOS25           8            NONE       NONE    
     LED[2]         OUTPUT        B16        LVCMOS25           8            NONE       NONE    
     LED[1]         OUTPUT        B15        LVCMOS25           8            NONE       NONE    
     LED[0]         OUTPUT        B14        LVCMOS25           8            NONE       NONE    
     Row[3]         OUTPUT         D9        LVCMOS25           8            NONE       NONE    
     Row[2]         OUTPUT         F9        LVCMOS25           8            NONE       NONE    
     Row[1]         OUTPUT        C10        LVCMOS25           8            NONE       NONE    
     Row[0]         OUTPUT        E10        LVCMOS25           8            NONE       NONE    
     SD_CLK         OUTPUT         J1        LVCMOS33           8            NONE       NONE    
      TXD_1         OUTPUT        C13        LVCMOS25           8            N/A        NONE    
      cs_n          OUTPUT         K2        LVCMOS33           8            NONE       NONE    
      mosi          OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   seg_led[7]       OUTPUT         C8        LVCMOS25           8            NONE       NONE    
   seg_led[6]       OUTPUT         A8        LVCMOS25           8            NONE       NONE    
   seg_led[5]       OUTPUT         B5        LVCMOS25           8            NONE       NONE    
   seg_led[4]       OUTPUT         A7        LVCMOS25           8            NONE       NONE    
   seg_led[3]       OUTPUT         E8        LVCMOS25           8            NONE       NONE    
   seg_led[2]       OUTPUT         B8        LVCMOS25           8            NONE       NONE    
   seg_led[1]       OUTPUT         A6        LVCMOS25           8            NONE       NONE    
   seg_led[0]       OUTPUT         A4        LVCMOS25           8            NONE       NONE    
   seg_sel[3]       OUTPUT         A3        LVCMOS25           8            NONE       NONE    
   seg_sel[2]       OUTPUT         A5        LVCMOS25           8            NONE       NONE    
   seg_sel[1]       OUTPUT         B6        LVCMOS25           8            NONE       NONE    
   seg_sel[0]       OUTPUT         C9        LVCMOS25           8            NONE       NONE    
  signal_LED[3]     OUTPUT         C2        LVCMOS33           8            NONE       NONE    
  signal_LED[2]     OUTPUT         C1        LVCMOS33           8            NONE       NONE    
  signal_LED[1]     OUTPUT         E4        LVCMOS33           8            NONE       NONE    
  signal_LED[0]     OUTPUT         D3        LVCMOS33           8            NONE       NONE    
      SWDIO          INOUT         R2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+-------------------------------------------------------------------------------------------------------------------------------------------+
|Instance                          |Module                                             |le     |lut     |ripple  |seq     |bram    |dsp     |
+-------------------------------------------------------------------------------------------------------------------------------------------+
|top                               |CortexM0_SoC                                       |11523  |9678    |1374    |4627    |36      |3       |
|  AHBlite_SD_Interface            |AHBlite_SD                                         |802    |663     |118     |425     |0       |0       |
|    SD_top_inst                   |SD_top                                             |784    |647     |118     |407     |0       |0       |
|      sd_init_inst                |sd_init                                            |126    |97      |18      |73      |0       |0       |
|      sd_rd_ctrl_inst             |sd_rd_ctrl                                         |436    |368     |60      |221     |0       |0       |
|      sd_read_inst                |sd_read                                            |222    |182     |40      |113     |0       |0       |
|  Bayer2RGB_Interface             |AHBlite_Bayer2RGB                                  |12     |12      |0       |6       |0       |0       |
|  Bayer2RGB_inst                  |Bayer2RGB                                          |441    |261     |71      |333     |4       |0       |
|    Matrix_Generate_3x3_8Bit_inst |vip_matrix_generate_3x3_8bit                       |142    |82      |3       |137     |4       |0       |
|      u_line_shift_ram_8bit       |line_shift                                         |59     |9       |3       |54      |4       |0       |
|        DRAM_inst1                |DRAM                                               |0      |0       |0       |0       |2       |0       |
|        DRAM_inst2                |DRAM                                               |0      |0       |0       |0       |2       |0       |
|  Curve_Gamma_2P2_inst_blue       |Curve_Gamma_2P2                                    |6      |6       |0       |6       |0       |0       |
|  Curve_Gamma_2P2_inst_green      |Curve_Gamma_2P2                                    |6      |6       |0       |6       |0       |0       |
|  Curve_Gamma_2P2_inst_red        |Curve_Gamma_2P2                                    |5      |4       |0       |5       |0       |0       |
|  Gamma_Interface                 |AHBlite_Gamma                                      |6      |6       |0       |4       |0       |0       |
|  Interconncet                    |AHBlite_Interconnect                               |6      |6       |0       |6       |0       |0       |
|    SlaveMUX                      |AHBlite_SlaveMUX                                   |6      |6       |0       |6       |0       |0       |
|  LED_Interface                   |AHBlite_LED                                        |15     |15      |0       |12      |0       |0       |
|  Matrix_Key_Interface            |AHBlite_Matrix_Key                                 |4      |4       |0       |4       |0       |0       |
|  MedFilter_Interface             |AHBlite_MedFilter                                  |2      |2       |0       |2       |0       |0       |
|  PINTO_Interface                 |AHBlite_PINTO                                      |3      |3       |0       |2       |0       |0       |
|  PINTO_inst                      |PINTO                                              |1179   |777     |269     |662     |8       |0       |
|    vip_matrix_generate_5x5_8bit  |vip_matrix_generate_5x5_8bit                       |305    |230     |3       |299     |8       |0       |
|      u_line_shift_5x5_ram_8bit   |line_shift_5x5                                     |102    |31      |3       |96      |8       |0       |
|        DRAM_inst1                |DRAM                                               |0      |0       |0       |0       |2       |0       |
|        DRAM_inst2                |DRAM                                               |0      |0       |0       |0       |2       |0       |
|        DRAM_inst3                |DRAM                                               |0      |0       |0       |0       |2       |0       |
|        DRAM_inst4                |DRAM                                               |0      |0       |0       |0       |2       |0       |
|  PIXEL_PLL_inst                  |PIXEL_PLL                                          |0      |0       |0       |0       |0       |0       |
|  PLL_inst                        |PLL                                                |0      |0       |0       |0       |0       |0       |
|  RAMCODE_Interface               |AHBlite_Block_RAM                                  |10     |10      |0       |10      |0       |0       |
|  RAMDATA_Interface               |AHBlite_Block_RAM                                  |39     |39      |0       |15      |0       |0       |
|  RAM_CODE                        |Block_RAM                                          |6      |6       |0       |0       |4       |0       |
|  RAM_DATA                        |Block_RAM                                          |6      |6       |0       |1       |4       |0       |
|  SDRAM_PLL_inst                  |SDRAM_PLL                                          |0      |0       |0       |0       |0       |0       |
|  SEG_Interface                   |AHBlite_SEG                                        |40     |35      |5       |28      |0       |0       |
|    smg_inst                      |smg                                                |28     |23      |5       |17      |0       |0       |
|  Timer_Interface                 |AHBlite_Timer                                      |93     |75      |18      |56      |0       |0       |
|  UART1_RX                        |UART_RX                                            |19     |19      |0       |16      |0       |0       |
|  UART1_TX                        |UART_TX                                            |88     |88      |0       |23      |0       |0       |
|    FIFO                          |FIFO                                               |58     |58      |0       |14      |0       |0       |
|  UART_Interface                  |AHBlite_UART                                       |3      |3       |0       |3       |0       |0       |
|  clkuart1_pwm                    |clkuart_pwm                                        |16     |13      |3       |9       |0       |0       |
|  kb                              |Keyboard                                           |294    |246     |48      |143     |0       |0       |
|  med_filter_proc__red_inst       |med_filter_proc                                    |725    |501     |193     |294     |12      |0       |
|    Matrix_Generate_3x3_8Bit_inst |vip_matrix_generate_3x3_8bit                       |151    |120     |3       |147     |12      |0       |
|      u_line_shift_ram_8bit       |line_shift                                         |61     |40      |3       |57      |12      |0       |
|        DRAM_inst1                |DRAM                                               |0      |0       |0       |0       |6       |0       |
|        DRAM_inst2                |DRAM                                               |0      |0       |0       |0       |6       |0       |
|  med_filter_proc_green_inst      |med_filter_proc                                    |645    |435     |190     |267     |0       |0       |
|    Matrix_Generate_3x3_8Bit_inst |vip_matrix_generate_3x3_8bit                       |98     |89      |0       |98      |0       |0       |
|      u_line_shift_ram_8bit       |line_shift                                         |21     |15      |0       |21      |0       |0       |
|  med_filter_proc_inst            |med_filter_proc                                    |658    |444     |190     |269     |0       |0       |
|    Matrix_Generate_3x3_8Bit_inst |vip_matrix_generate_3x3_8bit                       |95     |84      |0       |95      |0       |0       |
|      u_line_shift_ram_8bit       |line_shift                                         |26     |16      |0       |26      |0       |0       |
|  sdram_rw_top_inst               |sdram_rw_top                                       |621    |432     |101     |368     |4       |0       |
|    SDRAM_inst                    |SDRAM                                              |0      |0       |0       |0       |0       |0       |
|    u_sdram_top                   |sdram_top                                          |621    |432     |101     |368     |4       |0       |
|      u_sdram_controller          |sdram_controller                                   |260    |207     |40      |118     |0       |0       |
|        u_sdram_cmd               |sdram_cmd                                          |52     |52      |0       |21      |0       |0       |
|        u_sdram_ctrl              |sdram_ctrl                                         |174    |134     |40      |64      |0       |0       |
|        u_sdram_data              |sdram_data                                         |34     |21      |0       |33      |0       |0       |
|      u_sdram_fifo_ctrl           |sdram_fifo_ctrl                                    |361    |225     |61      |250     |4       |0       |
|        rdfifo                    |SDRAM_READ_FIFO                                    |129    |70      |17      |103     |2       |0       |
|          ram_inst                |ram_infer_SDRAM_READ_FIFO                          |8      |0       |0       |8       |2       |0       |
|          rd_to_wr_cross_inst     |fifo_cross_domain_addr_process_al_SDRAM_READ_FIFO  |31     |24      |0       |31      |0       |0       |
|          wr_to_rd_cross_inst     |fifo_cross_domain_addr_process_al_SDRAM_READ_FIFO  |31     |21      |0       |31      |0       |0       |
|        wrfifo                    |SDRAM_WRITE_FIFO                                   |131    |80      |18      |105     |2       |0       |
|          ram_inst                |ram_infer_SDRAM_WRITE_FIFO                         |8      |8       |0       |8       |2       |0       |
|          rd_to_wr_cross_inst     |fifo_cross_domain_addr_process_al_SDRAM_WRITE_FIFO |39     |29      |0       |39      |0       |0       |
|          wr_to_rd_cross_inst     |fifo_cross_domain_addr_process_al_SDRAM_WRITE_FIFO |28     |20      |0       |28      |0       |0       |
|  u3_hdmi_tx                      |hdmi_tx                                            |352    |286     |54      |174     |0       |0       |
|    Inst_DVITransmitter           |DVITransmitter                                     |352    |286     |54      |174     |0       |0       |
|      Inst_TMDSEncoder_blue       |TMDSEncoder                                        |104    |86      |18      |43      |0       |0       |
|      Inst_TMDSEncoder_green      |TMDSEncoder                                        |94     |75      |18      |38      |0       |0       |
|      Inst_TMDSEncoder_red        |TMDSEncoder                                        |108    |90      |18      |48      |0       |0       |
|      Inst_blue_serializer_10_1   |Serial_N_1_lvds_dat                                |15     |11      |0       |15      |0       |0       |
|      Inst_clk_serializer_10_1    |Serial_N_1_lvds                                    |4      |4       |0       |4       |0       |0       |
|      Inst_green_serializer_10_1  |Serial_N_1_lvds_dat                                |17     |10      |0       |17      |0       |0       |
|      Inst_red_serializer_10_1    |Serial_N_1_lvds_dat                                |10     |10      |0       |9       |0       |0       |
|  u_logic                         |cortexm0ds_logic                                   |5242   |5179    |46      |1422    |0       |3       |
|  video_driver_inst               |video_driver                                       |160    |91      |68      |37      |0       |0       |
+-------------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       6851  
    #2          2       2571  
    #3          3       800   
    #4          4       755   
    #5        5-10      1538  
    #6        11-50     566   
    #7       51-100      19   
    #8       101-500     1    
  Average     3.17            

RUN-1002 : start command "export_db CortexM0_SoC_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db CortexM0_SoC_pr.db" in  1.897952s wall, 3.250000s user + 0.015625s system = 3.265625s CPU (172.1%)

RUN-1004 : used memory is 896 MB, reserved memory is 892 MB, peak memory is 1006 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 57815, tnet num: 13155, tinst num: 6128, tnode num: 68049, tedge num: 97020.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.778211s wall, 1.765625s user + 0.000000s system = 1.765625s CPU (99.3%)

RUN-1004 : used memory is 900 MB, reserved memory is 896 MB, peak memory is 1006 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file CortexM0_SoC_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 13155 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 4. Number of clock nets = 12 (8 unconstrainted).
TMR-5009 WARNING: No clock constraint on 8 clock net(s): 
		Gamma_Interface/en_state_syn_4
		PIXEL_PLL_inst/clk0_out
		PLL_inst/clk0_out
		SD_CLK_dup_1
		SEG_Interface/smg_inst/cnt_1ms[0]_syn_6
		SWCLK_syn_4
		sdram_rw_top_inst/clk_sdram
		sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/clk_ref
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in CortexM0_SoC_phy.timing, timing summary in CortexM0_SoC_phy.tsm.
RUN-1002 : start command "export_bid CortexM0_SoC_inst.bid"
RUN-1002 : start command "bitgen -bit CortexM0_SoC.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 12 threads.
BIT-1002 : Init instances completely, inst num: 6128
BIT-1002 : Init pips with 12 threads.
BIT-1002 : Init pips completely, net num: 13203, pip num: 137051
BIT-1002 : Init feedthrough with 12 threads.
BIT-1002 : Init feedthrough completely, num: 610
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 3169 valid insts, and 401403 bits set as '1'.
BIT-1004 : the usercode register value: 00000000011010010000000000000000
BIT-1004 : PLL setting string = 0111
BIT-1004 : Generate bits file CortexM0_SoC.bit.
RUN-1003 : finish command "bitgen -bit CortexM0_SoC.bit" in  12.358813s wall, 127.031250s user + 0.265625s system = 127.296875s CPU (1030.0%)

RUN-1004 : used memory is 1079 MB, reserved memory is 1075 MB, peak memory is 1194 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240516_143553.log"
