

================================================================
== Vitis HLS Report for 'activation_accelerator'
================================================================
* Date:           Sun Oct 12 09:48:11 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.674 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 83
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 33 75 10 34 53 56 67 70 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 33 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 33 
53 --> 54 
54 --> 55 
55 --> 33 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 33 
67 --> 68 
68 --> 69 
69 --> 33 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 33 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 33 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.44>
ST_1 : Operation 84 [1/1] (1.00ns)   --->   "%config_r_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %config_r"   --->   Operation 84 'read' 'config_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 85 [1/1] (1.00ns)   --->   "%stage_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %stage"   --->   Operation 85 'read' 'stage_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 86 [1/1] (1.00ns)   --->   "%out_r_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %out_r"   --->   Operation 86 'read' 'out_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 87 [1/1] (1.00ns)   --->   "%in1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %in1"   --->   Operation 87 'read' 'in1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 88 [1/1] (1.00ns)   --->   "%in0_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %in0"   --->   Operation 88 'read' 'in0_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%var_1_loc = alloca i64 1"   --->   Operation 89 'alloca' 'var_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%sum_loc = alloca i64 1"   --->   Operation 90 'alloca' 'sum_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%sum_sq_loc = alloca i64 1"   --->   Operation 91 'alloca' 'sum_sq_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%sum_34_loc = alloca i64 1"   --->   Operation 92 'alloca' 'sum_34_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%max_val_18_loc = alloca i64 1"   --->   Operation 93 'alloca' 'max_val_18_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%spectopmodule_ln341 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_18" [activation_accelerator.cpp:341]   --->   Operation 94 'spectopmodule' 'spectopmodule_ln341' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem0, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 32768, void @empty_4, void @empty_5, void @empty_3, i32 16, i32 16, i32 16, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 95 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem0"   --->   Operation 96 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem1, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 32768, void @empty_12, void @empty_5, void @empty_3, i32 16, i32 16, i32 16, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 97 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem1"   --->   Operation 98 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem2, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 32768, void @empty_6, void @empty_5, void @empty_3, i32 16, i32 16, i32 16, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 99 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem2"   --->   Operation 100 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in0, void @empty_7, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_8, void @empty_9, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_10, i32 4294967295, i32 0"   --->   Operation 101 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in0, void @empty_11, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_10, i32 4294967295, i32 0"   --->   Operation 102 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in1, void @empty_7, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_8, void @empty_33, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_10, i32 4294967295, i32 0"   --->   Operation 103 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in1, void @empty_11, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_10, i32 4294967295, i32 0"   --->   Operation 104 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @empty_7, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_8, void @empty_24, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_10, i32 4294967295, i32 0"   --->   Operation 105 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @empty_11, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_10, i32 4294967295, i32 0"   --->   Operation 106 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %stage"   --->   Operation 107 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %stage, void @empty_7, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_8, void @empty_34, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 108 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %stage, void @empty_11, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 109 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %config_r"   --->   Operation 110 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %config_r, void @empty_7, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_8, void @empty_16, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 111 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %config_r, void @empty_11, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 112 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_7, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_8, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 113 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%x_mask = alloca i64 1" [activation_accelerator.cpp:323]   --->   Operation 114 'alloca' 'x_mask' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32768> <RAM>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%exp_x = alloca i64 1" [activation_accelerator.cpp:328]   --->   Operation 115 'alloca' 'exp_x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%x = alloca i64 1" [activation_accelerator.cpp:352]   --->   Operation 116 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%x_2 = alloca i64 1" [activation_accelerator.cpp:352]   --->   Operation 117 'alloca' 'x_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%x_4 = alloca i64 1" [activation_accelerator.cpp:352]   --->   Operation 118 'alloca' 'x_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%x_6 = alloca i64 1" [activation_accelerator.cpp:352]   --->   Operation 119 'alloca' 'x_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%y = alloca i64 1" [activation_accelerator.cpp:352]   --->   Operation 120 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.44ns)   --->   "%switch_ln354 = switch i32 %stage_read, void %if.end90, i32 0, void %VITIS_LOOP_355_1, i32 1, void %if.then17, i32 2, void %VITIS_LOOP_409_4" [activation_accelerator.cpp:354]   --->   Operation 121 'switch' 'switch_ln354' <Predicate = true> <Delay = 0.44>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %out_r_read, i32 1, i32 63" [activation_accelerator.cpp:409]   --->   Operation 122 'partselect' 'trunc_ln2' <Predicate = (stage_read == 2)> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.44ns)   --->   "%switch_ln364 = switch i32 %config_r_read, void %if.end68, i32 0, void %for.inc.i.preheader, i32 1, void %for.inc.i31.preheader, i32 2, void %for.inc.i41.preheader, i32 3, void %for.inc.i70.preheader, i32 4, void %for.inc.i93.preheader, i32 5, void %for.inc.i118.preheader, i32 6, void %for.inc.i139.preheader" [activation_accelerator.cpp:364]   --->   Operation 123 'switch' 'switch_ln364' <Predicate = (stage_read == 1)> <Delay = 0.44>
ST_1 : Operation 124 [2/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_145_18, i32 %x, i32 %x_2, i32 %x_4, i32 %x_6, i16 %buf0"   --->   Operation 124 'call' 'call_ln0' <Predicate = (stage_read == 1 & config_r_read == 6)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 125 [2/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_145_17, i32 %x, i32 %x_2, i32 %x_4, i32 %x_6, i16 %buf0"   --->   Operation 125 'call' 'call_ln0' <Predicate = (stage_read == 1 & config_r_read == 5)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 126 [2/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_145_16, i32 %x, i32 %x_2, i32 %x_4, i32 %x_6, i16 %buf0"   --->   Operation 126 'call' 'call_ln0' <Predicate = (stage_read == 1 & config_r_read == 4)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 127 [2/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_145_15, i32 %x, i32 %x_2, i32 %x_4, i32 %x_6, i16 %buf0"   --->   Operation 127 'call' 'call_ln0' <Predicate = (stage_read == 1 & config_r_read == 3)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 128 [2/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_145_13, i32 %x, i32 %x_2, i32 %x_4, i32 %x_6, i16 %buf0"   --->   Operation 128 'call' 'call_ln0' <Predicate = (stage_read == 1 & config_r_read == 2)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 129 [2/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_145_14, i32 %y, i16 %buf1"   --->   Operation 129 'call' 'call_ln0' <Predicate = (stage_read == 1 & config_r_read == 2)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 130 [2/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_145_12, i32 %x, i32 %x_2, i32 %x_4, i32 %x_6, i16 %buf0"   --->   Operation 130 'call' 'call_ln0' <Predicate = (stage_read == 1 & config_r_read == 1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 131 [2/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_145_1, i32 %x, i32 %x_2, i32 %x_4, i32 %x_6, i16 %buf0"   --->   Operation 131 'call' 'call_ln0' <Predicate = (stage_read == 1 & config_r_read == 0)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 132 [2/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_145_11, i32 %y, i16 %buf1"   --->   Operation 132 'call' 'call_ln0' <Predicate = (stage_read == 1 & config_r_read == 0)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %in0_read, i32 1, i32 63" [activation_accelerator.cpp:355]   --->   Operation 133 'partselect' 'trunc_ln' <Predicate = (stage_read == 0)> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %in1_read, i32 1, i32 63" [activation_accelerator.cpp:358]   --->   Operation 134 'partselect' 'trunc_ln1' <Predicate = (stage_read == 0)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%sext_ln409 = sext i63 %trunc_ln2" [activation_accelerator.cpp:409]   --->   Operation 135 'sext' 'sext_ln409' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%gmem2_addr = getelementptr i16 %gmem2, i64 %sext_ln409" [activation_accelerator.cpp:409]   --->   Operation 136 'getelementptr' 'gmem2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (7.30ns)   --->   "%empty_50 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i16, i16 %gmem2_addr, i32 32768" [activation_accelerator.cpp:409]   --->   Operation 137 'writereq' 'empty_50' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 138 [2/2] (0.00ns)   --->   "%call_ln409 = call void @activation_accelerator_Pipeline_VITIS_LOOP_409_4, i16 %gmem2, i63 %trunc_ln2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i" [activation_accelerator.cpp:409]   --->   Operation 138 'call' 'call_ln409' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 139 [1/2] (0.00ns)   --->   "%call_ln409 = call void @activation_accelerator_Pipeline_VITIS_LOOP_409_4, i16 %gmem2, i63 %trunc_ln2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i" [activation_accelerator.cpp:409]   --->   Operation 139 'call' 'call_ln409' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 140 [5/5] (7.30ns)   --->   "%empty_51 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem2_addr" [activation_accelerator.cpp:413]   --->   Operation 140 'writeresp' 'empty_51' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 141 [4/5] (7.30ns)   --->   "%empty_51 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem2_addr" [activation_accelerator.cpp:413]   --->   Operation 141 'writeresp' 'empty_51' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 142 [3/5] (7.30ns)   --->   "%empty_51 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem2_addr" [activation_accelerator.cpp:413]   --->   Operation 142 'writeresp' 'empty_51' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 143 [2/5] (7.30ns)   --->   "%empty_51 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem2_addr" [activation_accelerator.cpp:413]   --->   Operation 143 'writeresp' 'empty_51' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 144 [1/5] (7.30ns)   --->   "%empty_51 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem2_addr" [activation_accelerator.cpp:413]   --->   Operation 144 'writeresp' 'empty_51' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln413 = br void %if.end90" [activation_accelerator.cpp:413]   --->   Operation 145 'br' 'br_ln413' <Predicate = true> <Delay = 0.00>

State 10 <SV = 1> <Delay = 0.00>
ST_10 : Operation 146 [1/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_145_18, i32 %x, i32 %x_2, i32 %x_4, i32 %x_6, i16 %buf0"   --->   Operation 146 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 2> <Delay = 0.00>
ST_11 : Operation 147 [2/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_186_1, i32 %x, i32 %x_2, i32 %x_4, i32 %x_6, i32 %sum_loc"   --->   Operation 147 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 3> <Delay = 0.00>
ST_12 : Operation 148 [1/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_186_1, i32 %x, i32 %x_2, i32 %x_4, i32 %x_6, i32 %sum_loc"   --->   Operation 148 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 4> <Delay = 7.01>
ST_13 : Operation 149 [1/1] (0.00ns)   --->   "%sum_loc_load = load i32 %sum_loc"   --->   Operation 149 'load' 'sum_loc_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 150 [3/3] (7.01ns)   --->   "%mean = fmul i32 %sum_loc_load, i32 3.05176e-05" [activation_accelerator.cpp:189]   --->   Operation 150 'fmul' 'mean' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 5> <Delay = 7.01>
ST_14 : Operation 151 [2/3] (7.01ns)   --->   "%mean = fmul i32 %sum_loc_load, i32 3.05176e-05" [activation_accelerator.cpp:189]   --->   Operation 151 'fmul' 'mean' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 6> <Delay = 7.01>
ST_15 : Operation 152 [1/3] (7.01ns)   --->   "%mean = fmul i32 %sum_loc_load, i32 3.05176e-05" [activation_accelerator.cpp:189]   --->   Operation 152 'fmul' 'mean' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 7> <Delay = 0.00>
ST_16 : Operation 153 [2/2] (0.00ns)   --->   "%call_ln189 = call void @activation_accelerator_Pipeline_VITIS_LOOP_191_2, i32 %x, i32 %x_2, i32 %x_4, i32 %x_6, i32 %mean, i32 %var_1_loc" [activation_accelerator.cpp:189]   --->   Operation 153 'call' 'call_ln189' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 8> <Delay = 0.00>
ST_17 : Operation 154 [1/2] (0.00ns)   --->   "%call_ln189 = call void @activation_accelerator_Pipeline_VITIS_LOOP_191_2, i32 %x, i32 %x_2, i32 %x_4, i32 %x_6, i32 %mean, i32 %var_1_loc" [activation_accelerator.cpp:189]   --->   Operation 154 'call' 'call_ln189' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 9> <Delay = 7.01>
ST_18 : Operation 155 [1/1] (0.00ns)   --->   "%var_1_loc_load = load i32 %var_1_loc"   --->   Operation 155 'load' 'var_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 156 [3/3] (7.01ns)   --->   "%var = fmul i32 %var_1_loc_load, i32 3.05176e-05" [activation_accelerator.cpp:195]   --->   Operation 156 'fmul' 'var' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 10> <Delay = 7.01>
ST_19 : Operation 157 [2/3] (7.01ns)   --->   "%var = fmul i32 %var_1_loc_load, i32 3.05176e-05" [activation_accelerator.cpp:195]   --->   Operation 157 'fmul' 'var' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 11> <Delay = 7.01>
ST_20 : Operation 158 [1/3] (7.01ns)   --->   "%var = fmul i32 %var_1_loc_load, i32 3.05176e-05" [activation_accelerator.cpp:195]   --->   Operation 158 'fmul' 'var' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 12> <Delay = 6.43>
ST_21 : Operation 159 [4/4] (6.43ns)   --->   "%x_assign_s = fadd i32 %var, i32 1e-06" [activation_accelerator.cpp:196]   --->   Operation 159 'fadd' 'x_assign_s' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 13> <Delay = 6.43>
ST_22 : Operation 160 [3/4] (6.43ns)   --->   "%x_assign_s = fadd i32 %var, i32 1e-06" [activation_accelerator.cpp:196]   --->   Operation 160 'fadd' 'x_assign_s' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 14> <Delay = 6.43>
ST_23 : Operation 161 [2/4] (6.43ns)   --->   "%x_assign_s = fadd i32 %var, i32 1e-06" [activation_accelerator.cpp:196]   --->   Operation 161 'fadd' 'x_assign_s' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 15> <Delay = 6.43>
ST_24 : Operation 162 [1/4] (6.43ns)   --->   "%x_assign_s = fadd i32 %var, i32 1e-06" [activation_accelerator.cpp:196]   --->   Operation 162 'fadd' 'x_assign_s' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 16> <Delay = 6.57>
ST_25 : Operation 163 [8/8] (6.57ns)   --->   "%stddev = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_s" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13]   --->   Operation 163 'fsqrt' 'stddev' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 26 <SV = 17> <Delay = 6.57>
ST_26 : Operation 164 [7/8] (6.57ns)   --->   "%stddev = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_s" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13]   --->   Operation 164 'fsqrt' 'stddev' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 27 <SV = 18> <Delay = 6.57>
ST_27 : Operation 165 [6/8] (6.57ns)   --->   "%stddev = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_s" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13]   --->   Operation 165 'fsqrt' 'stddev' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 28 <SV = 19> <Delay = 6.57>
ST_28 : Operation 166 [5/8] (6.57ns)   --->   "%stddev = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_s" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13]   --->   Operation 166 'fsqrt' 'stddev' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 29 <SV = 20> <Delay = 6.57>
ST_29 : Operation 167 [4/8] (6.57ns)   --->   "%stddev = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_s" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13]   --->   Operation 167 'fsqrt' 'stddev' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 30 <SV = 21> <Delay = 6.57>
ST_30 : Operation 168 [3/8] (6.57ns)   --->   "%stddev = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_s" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13]   --->   Operation 168 'fsqrt' 'stddev' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 31 <SV = 22> <Delay = 6.57>
ST_31 : Operation 169 [2/8] (6.57ns)   --->   "%stddev = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_s" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13]   --->   Operation 169 'fsqrt' 'stddev' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 32 <SV = 23> <Delay = 6.57>
ST_32 : Operation 170 [1/8] (6.57ns)   --->   "%stddev = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_s" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13]   --->   Operation 170 'fsqrt' 'stddev' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 171 [2/2] (0.00ns)   --->   "%call_ln189 = call void @activation_accelerator_Pipeline_VITIS_LOOP_197_3, i32 %x, i32 %x_2, i32 %x_4, i32 %x_6, i32 %mean, i32 %stddev, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i" [activation_accelerator.cpp:189]   --->   Operation 171 'call' 'call_ln189' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 24> <Delay = 0.00>
ST_33 : Operation 172 [1/2] (0.00ns)   --->   "%call_ln189 = call void @activation_accelerator_Pipeline_VITIS_LOOP_197_3, i32 %x, i32 %x_2, i32 %x_4, i32 %x_6, i32 %mean, i32 %stddev, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i" [activation_accelerator.cpp:189]   --->   Operation 172 'call' 'call_ln189' <Predicate = (stage_read == 1 & config_r_read == 6)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_33 : Operation 173 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end68"   --->   Operation 173 'br' 'br_ln0' <Predicate = (stage_read == 1 & config_r_read == 6)> <Delay = 0.00>
ST_33 : Operation 174 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end69"   --->   Operation 174 'br' 'br_ln0' <Predicate = (stage_read == 1 & config_r_read != 0 & config_r_read != 1 & config_r_read != 2 & config_r_read != 3 & config_r_read != 4 & config_r_read != 5)> <Delay = 0.00>
ST_33 : Operation 175 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end70"   --->   Operation 175 'br' 'br_ln0' <Predicate = (stage_read == 1 & config_r_read != 0 & config_r_read != 1 & config_r_read != 2 & config_r_read != 3 & config_r_read != 4)> <Delay = 0.00>
ST_33 : Operation 176 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end71"   --->   Operation 176 'br' 'br_ln0' <Predicate = (stage_read == 1 & config_r_read != 0 & config_r_read != 1 & config_r_read != 2 & config_r_read != 3)> <Delay = 0.00>
ST_33 : Operation 177 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end72"   --->   Operation 177 'br' 'br_ln0' <Predicate = (stage_read == 1 & config_r_read != 0 & config_r_read != 1 & config_r_read != 2)> <Delay = 0.00>
ST_33 : Operation 178 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end73"   --->   Operation 178 'br' 'br_ln0' <Predicate = (stage_read == 1 & config_r_read != 0 & config_r_read != 1)> <Delay = 0.00>
ST_33 : Operation 179 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end74"   --->   Operation 179 'br' 'br_ln0' <Predicate = (stage_read == 1 & config_r_read != 0)> <Delay = 0.00>
ST_33 : Operation 180 [1/1] (0.00ns)   --->   "%br_ln408 = br void %if.end90" [activation_accelerator.cpp:408]   --->   Operation 180 'br' 'br_ln408' <Predicate = (stage_read == 1)> <Delay = 0.00>
ST_33 : Operation 181 [1/1] (0.00ns)   --->   "%ret_ln413 = ret" [activation_accelerator.cpp:413]   --->   Operation 181 'ret' 'ret_ln413' <Predicate = true> <Delay = 0.00>

State 34 <SV = 1> <Delay = 0.00>
ST_34 : Operation 182 [1/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_145_17, i32 %x, i32 %x_2, i32 %x_4, i32 %x_6, i16 %buf0"   --->   Operation 182 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 2> <Delay = 0.00>
ST_35 : Operation 183 [2/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_171_1, i32 %x, i32 %x_2, i32 %x_4, i32 %x_6, i32 %sum_sq_loc"   --->   Operation 183 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 3> <Delay = 0.00>
ST_36 : Operation 184 [1/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_171_1, i32 %x, i32 %x_2, i32 %x_4, i32 %x_6, i32 %sum_sq_loc"   --->   Operation 184 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 4> <Delay = 7.01>
ST_37 : Operation 185 [1/1] (0.00ns)   --->   "%sum_sq_loc_load = load i32 %sum_sq_loc"   --->   Operation 185 'load' 'sum_sq_loc_load' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 186 [3/3] (7.01ns)   --->   "%mean_sq = fmul i32 %sum_sq_loc_load, i32 3.05176e-05" [activation_accelerator.cpp:174]   --->   Operation 186 'fmul' 'mean_sq' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 5> <Delay = 7.01>
ST_38 : Operation 187 [2/3] (7.01ns)   --->   "%mean_sq = fmul i32 %sum_sq_loc_load, i32 3.05176e-05" [activation_accelerator.cpp:174]   --->   Operation 187 'fmul' 'mean_sq' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 6> <Delay = 7.01>
ST_39 : Operation 188 [1/3] (7.01ns)   --->   "%mean_sq = fmul i32 %sum_sq_loc_load, i32 3.05176e-05" [activation_accelerator.cpp:174]   --->   Operation 188 'fmul' 'mean_sq' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 7> <Delay = 6.43>
ST_40 : Operation 189 [4/4] (6.43ns)   --->   "%x_assign_9 = fadd i32 %mean_sq, i32 1e-06" [activation_accelerator.cpp:175]   --->   Operation 189 'fadd' 'x_assign_9' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 8> <Delay = 6.43>
ST_41 : Operation 190 [3/4] (6.43ns)   --->   "%x_assign_9 = fadd i32 %mean_sq, i32 1e-06" [activation_accelerator.cpp:175]   --->   Operation 190 'fadd' 'x_assign_9' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 9> <Delay = 6.43>
ST_42 : Operation 191 [2/4] (6.43ns)   --->   "%x_assign_9 = fadd i32 %mean_sq, i32 1e-06" [activation_accelerator.cpp:175]   --->   Operation 191 'fadd' 'x_assign_9' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 10> <Delay = 6.43>
ST_43 : Operation 192 [1/4] (6.43ns)   --->   "%x_assign_9 = fadd i32 %mean_sq, i32 1e-06" [activation_accelerator.cpp:175]   --->   Operation 192 'fadd' 'x_assign_9' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 11> <Delay = 6.57>
ST_44 : Operation 193 [8/8] (6.57ns)   --->   "%rms = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_9" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13]   --->   Operation 193 'fsqrt' 'rms' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 45 <SV = 12> <Delay = 6.57>
ST_45 : Operation 194 [7/8] (6.57ns)   --->   "%rms = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_9" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13]   --->   Operation 194 'fsqrt' 'rms' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 46 <SV = 13> <Delay = 6.57>
ST_46 : Operation 195 [6/8] (6.57ns)   --->   "%rms = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_9" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13]   --->   Operation 195 'fsqrt' 'rms' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 47 <SV = 14> <Delay = 6.57>
ST_47 : Operation 196 [5/8] (6.57ns)   --->   "%rms = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_9" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13]   --->   Operation 196 'fsqrt' 'rms' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 48 <SV = 15> <Delay = 6.57>
ST_48 : Operation 197 [4/8] (6.57ns)   --->   "%rms = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_9" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13]   --->   Operation 197 'fsqrt' 'rms' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 49 <SV = 16> <Delay = 6.57>
ST_49 : Operation 198 [3/8] (6.57ns)   --->   "%rms = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_9" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13]   --->   Operation 198 'fsqrt' 'rms' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 50 <SV = 17> <Delay = 6.57>
ST_50 : Operation 199 [2/8] (6.57ns)   --->   "%rms = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_9" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13]   --->   Operation 199 'fsqrt' 'rms' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 51 <SV = 18> <Delay = 6.57>
ST_51 : Operation 200 [1/8] (6.57ns)   --->   "%rms = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_9" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13]   --->   Operation 200 'fsqrt' 'rms' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_51 : Operation 201 [2/2] (0.00ns)   --->   "%call_ln13 = call void @activation_accelerator_Pipeline_VITIS_LOOP_176_2, i32 %x, i32 %x_2, i32 %x_4, i32 %x_6, i32 %rms, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13]   --->   Operation 201 'call' 'call_ln13' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 52 <SV = 19> <Delay = 0.00>
ST_52 : Operation 202 [1/2] (0.00ns)   --->   "%call_ln13 = call void @activation_accelerator_Pipeline_VITIS_LOOP_176_2, i32 %x, i32 %x_2, i32 %x_4, i32 %x_6, i32 %rms, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13]   --->   Operation 202 'call' 'call_ln13' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_52 : Operation 203 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end69"   --->   Operation 203 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 53 <SV = 1> <Delay = 0.00>
ST_53 : Operation 204 [1/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_145_16, i32 %x, i32 %x_2, i32 %x_4, i32 %x_6, i16 %buf0"   --->   Operation 204 'call' 'call_ln0' <Predicate = (config_r_read == 4)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_53 : Operation 205 [1/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_145_15, i32 %x, i32 %x_2, i32 %x_4, i32 %x_6, i16 %buf0"   --->   Operation 205 'call' 'call_ln0' <Predicate = (config_r_read == 3)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 54 <SV = 2> <Delay = 0.00>
ST_54 : Operation 206 [2/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_160_1, i32 %x, i32 %x_2, i32 %x_4, i32 %x_6, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i"   --->   Operation 206 'call' 'call_ln0' <Predicate = (config_r_read == 4)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_54 : Operation 207 [2/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_152_1, i32 %x, i32 %x_2, i32 %x_4, i32 %x_6, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i"   --->   Operation 207 'call' 'call_ln0' <Predicate = (config_r_read == 3)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 55 <SV = 3> <Delay = 0.00>
ST_55 : Operation 208 [1/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_160_1, i32 %x, i32 %x_2, i32 %x_4, i32 %x_6, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i"   --->   Operation 208 'call' 'call_ln0' <Predicate = (config_r_read == 4)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_55 : Operation 209 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end70"   --->   Operation 209 'br' 'br_ln0' <Predicate = (config_r_read == 4)> <Delay = 0.00>
ST_55 : Operation 210 [1/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_152_1, i32 %x, i32 %x_2, i32 %x_4, i32 %x_6, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i"   --->   Operation 210 'call' 'call_ln0' <Predicate = (config_r_read == 3)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_55 : Operation 211 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end71"   --->   Operation 211 'br' 'br_ln0' <Predicate = (config_r_read == 3)> <Delay = 0.00>

State 56 <SV = 1> <Delay = 0.00>
ST_56 : Operation 212 [1/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_145_13, i32 %x, i32 %x_2, i32 %x_4, i32 %x_6, i16 %buf0"   --->   Operation 212 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_56 : Operation 213 [1/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_145_14, i32 %y, i16 %buf1"   --->   Operation 213 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 57 <SV = 2> <Delay = 0.00>
ST_57 : Operation 214 [2/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_324_1, i32 %x, i32 %x_2, i32 %x_4, i32 %x_6, i32 %y, i32 %x_mask"   --->   Operation 214 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 58 <SV = 3> <Delay = 0.00>
ST_58 : Operation 215 [1/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_324_1, i32 %x, i32 %x_2, i32 %x_4, i32 %x_6, i32 %y, i32 %x_mask"   --->   Operation 215 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 59 <SV = 4> <Delay = 1.23>
ST_59 : Operation 216 [1/1] (0.00ns)   --->   "%x_mask_addr = getelementptr i32 %x_mask, i64 0, i64 0" [activation_accelerator.cpp:325]   --->   Operation 216 'getelementptr' 'x_mask_addr' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 217 [2/2] (1.23ns)   --->   "%max_val = load i15 %x_mask_addr" [activation_accelerator.cpp:325]   --->   Operation 217 'load' 'max_val' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32768> <RAM>

State 60 <SV = 5> <Delay = 1.23>
ST_60 : Operation 218 [1/2] (1.23ns)   --->   "%max_val = load i15 %x_mask_addr" [activation_accelerator.cpp:325]   --->   Operation 218 'load' 'max_val' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32768> <RAM>

State 61 <SV = 6> <Delay = 0.42>
ST_61 : Operation 219 [2/2] (0.42ns)   --->   "%call_ln325 = call void @activation_accelerator_Pipeline_VITIS_LOOP_326_2, i32 %max_val, i32 %x_mask, i32 %max_val_18_loc" [activation_accelerator.cpp:325]   --->   Operation 219 'call' 'call_ln325' <Predicate = true> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 62 <SV = 7> <Delay = 0.00>
ST_62 : Operation 220 [1/2] (0.00ns)   --->   "%call_ln325 = call void @activation_accelerator_Pipeline_VITIS_LOOP_326_2, i32 %max_val, i32 %x_mask, i32 %max_val_18_loc" [activation_accelerator.cpp:325]   --->   Operation 220 'call' 'call_ln325' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 63 <SV = 8> <Delay = 0.00>
ST_63 : Operation 221 [1/1] (0.00ns)   --->   "%max_val_18_loc_load = load i32 %max_val_18_loc"   --->   Operation 221 'load' 'max_val_18_loc_load' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 222 [2/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_329_3, i32 %x, i32 %x_2, i32 %x_4, i32 %x_6, i32 %max_val_18_loc_load, i32 %exp_x, i32 %sum_34_loc"   --->   Operation 222 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 64 <SV = 9> <Delay = 0.00>
ST_64 : Operation 223 [1/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_329_3, i32 %x, i32 %x_2, i32 %x_4, i32 %x_6, i32 %max_val_18_loc_load, i32 %exp_x, i32 %sum_34_loc"   --->   Operation 223 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 65 <SV = 10> <Delay = 0.00>
ST_65 : Operation 224 [1/1] (0.00ns)   --->   "%sum_34_loc_load = load i32 %sum_34_loc"   --->   Operation 224 'load' 'sum_34_loc_load' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 225 [2/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_333_4, i32 %exp_x, i32 %sum_34_loc_load, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i"   --->   Operation 225 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 66 <SV = 11> <Delay = 0.00>
ST_66 : Operation 226 [1/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_333_4, i32 %exp_x, i32 %sum_34_loc_load, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i"   --->   Operation 226 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_66 : Operation 227 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end72"   --->   Operation 227 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 67 <SV = 1> <Delay = 0.00>
ST_67 : Operation 228 [1/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_145_12, i32 %x, i32 %x_2, i32 %x_4, i32 %x_6, i16 %buf0"   --->   Operation 228 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 68 <SV = 2> <Delay = 0.00>
ST_68 : Operation 229 [2/2] (0.00ns)   --->   "%call_ln375 = call void @float_safe_softmax, i32 %x, i32 %x_2, i32 %x_4, i32 %x_6, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i" [activation_accelerator.cpp:375]   --->   Operation 229 'call' 'call_ln375' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 69 <SV = 3> <Delay = 0.00>
ST_69 : Operation 230 [1/2] (0.00ns)   --->   "%call_ln375 = call void @float_safe_softmax, i32 %x, i32 %x_2, i32 %x_4, i32 %x_6, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i" [activation_accelerator.cpp:375]   --->   Operation 230 'call' 'call_ln375' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_69 : Operation 231 [1/1] (0.00ns)   --->   "%br_ln380 = br void %if.end73" [activation_accelerator.cpp:380]   --->   Operation 231 'br' 'br_ln380' <Predicate = true> <Delay = 0.00>

State 70 <SV = 1> <Delay = 0.00>
ST_70 : Operation 232 [1/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_145_1, i32 %x, i32 %x_2, i32 %x_4, i32 %x_6, i16 %buf0"   --->   Operation 232 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_70 : Operation 233 [1/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_145_11, i32 %y, i16 %buf1"   --->   Operation 233 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 71 <SV = 2> <Delay = 0.00>
ST_71 : Operation 234 [2/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_206_1, i32 %x, i32 %x_2, i32 %x_4, i32 %x_6, i32 %y, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i"   --->   Operation 234 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 72 <SV = 3> <Delay = 0.00>
ST_72 : Operation 235 [1/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_206_1, i32 %x, i32 %x_2, i32 %x_4, i32 %x_6, i32 %y, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i"   --->   Operation 235 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 73 <SV = 4> <Delay = 0.00>
ST_73 : Operation 236 [2/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_368_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i16 %buf0, i16 %buf1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i"   --->   Operation 236 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 74 <SV = 5> <Delay = 0.00>
ST_74 : Operation 237 [1/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_368_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i16 %buf0, i16 %buf1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i"   --->   Operation 237 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_74 : Operation 238 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end74"   --->   Operation 238 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 75 <SV = 1> <Delay = 7.30>
ST_75 : Operation 239 [1/1] (0.00ns)   --->   "%sext_ln355 = sext i63 %trunc_ln" [activation_accelerator.cpp:355]   --->   Operation 239 'sext' 'sext_ln355' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 240 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i16 %gmem0, i64 %sext_ln355" [activation_accelerator.cpp:355]   --->   Operation 240 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 241 [7/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem0_addr, i32 32768" [activation_accelerator.cpp:355]   --->   Operation 241 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_75 : Operation 242 [1/1] (0.00ns)   --->   "%sext_ln358 = sext i63 %trunc_ln1" [activation_accelerator.cpp:358]   --->   Operation 242 'sext' 'sext_ln358' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 243 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i16 %gmem1, i64 %sext_ln358" [activation_accelerator.cpp:358]   --->   Operation 243 'getelementptr' 'gmem1_addr' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 244 [7/7] (7.30ns)   --->   "%empty_49 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem1_addr, i32 32768" [activation_accelerator.cpp:358]   --->   Operation 244 'readreq' 'empty_49' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 76 <SV = 2> <Delay = 7.30>
ST_76 : Operation 245 [6/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem0_addr, i32 32768" [activation_accelerator.cpp:355]   --->   Operation 245 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_76 : Operation 246 [6/7] (7.30ns)   --->   "%empty_49 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem1_addr, i32 32768" [activation_accelerator.cpp:358]   --->   Operation 246 'readreq' 'empty_49' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 77 <SV = 3> <Delay = 7.30>
ST_77 : Operation 247 [5/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem0_addr, i32 32768" [activation_accelerator.cpp:355]   --->   Operation 247 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_77 : Operation 248 [5/7] (7.30ns)   --->   "%empty_49 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem1_addr, i32 32768" [activation_accelerator.cpp:358]   --->   Operation 248 'readreq' 'empty_49' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 78 <SV = 4> <Delay = 7.30>
ST_78 : Operation 249 [4/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem0_addr, i32 32768" [activation_accelerator.cpp:355]   --->   Operation 249 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_78 : Operation 250 [4/7] (7.30ns)   --->   "%empty_49 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem1_addr, i32 32768" [activation_accelerator.cpp:358]   --->   Operation 250 'readreq' 'empty_49' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 79 <SV = 5> <Delay = 7.30>
ST_79 : Operation 251 [3/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem0_addr, i32 32768" [activation_accelerator.cpp:355]   --->   Operation 251 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_79 : Operation 252 [3/7] (7.30ns)   --->   "%empty_49 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem1_addr, i32 32768" [activation_accelerator.cpp:358]   --->   Operation 252 'readreq' 'empty_49' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 80 <SV = 6> <Delay = 7.30>
ST_80 : Operation 253 [2/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem0_addr, i32 32768" [activation_accelerator.cpp:355]   --->   Operation 253 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_80 : Operation 254 [2/7] (7.30ns)   --->   "%empty_49 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem1_addr, i32 32768" [activation_accelerator.cpp:358]   --->   Operation 254 'readreq' 'empty_49' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 81 <SV = 7> <Delay = 7.30>
ST_81 : Operation 255 [1/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem0_addr, i32 32768" [activation_accelerator.cpp:355]   --->   Operation 255 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_81 : Operation 256 [1/7] (7.30ns)   --->   "%empty_49 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem1_addr, i32 32768" [activation_accelerator.cpp:358]   --->   Operation 256 'readreq' 'empty_49' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 82 <SV = 8> <Delay = 0.00>
ST_82 : Operation 257 [2/2] (0.00ns)   --->   "%call_ln355 = call void @activation_accelerator_Pipeline_VITIS_LOOP_355_1, i16 %gmem0, i63 %trunc_ln, i16 %buf0" [activation_accelerator.cpp:355]   --->   Operation 257 'call' 'call_ln355' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_82 : Operation 258 [2/2] (0.00ns)   --->   "%call_ln358 = call void @activation_accelerator_Pipeline_VITIS_LOOP_358_2, i16 %gmem1, i63 %trunc_ln1, i16 %buf1" [activation_accelerator.cpp:358]   --->   Operation 258 'call' 'call_ln358' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 83 <SV = 9> <Delay = 0.00>
ST_83 : Operation 259 [1/2] (0.00ns)   --->   "%call_ln355 = call void @activation_accelerator_Pipeline_VITIS_LOOP_355_1, i16 %gmem0, i63 %trunc_ln, i16 %buf0" [activation_accelerator.cpp:355]   --->   Operation 259 'call' 'call_ln355' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_83 : Operation 260 [1/2] (0.00ns)   --->   "%call_ln358 = call void @activation_accelerator_Pipeline_VITIS_LOOP_358_2, i16 %gmem1, i63 %trunc_ln1, i16 %buf1" [activation_accelerator.cpp:358]   --->   Operation 260 'call' 'call_ln358' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_83 : Operation 261 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end90"   --->   Operation 261 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.45ns
The critical path consists of the following:
	s_axi read operation ('config') on port 'config_r' [15]  (1 ns)
	blocking operation 0.446 ns on control path)

 <State 2>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem2_addr', activation_accelerator.cpp:409) [56]  (0 ns)
	bus request operation ('empty_50', activation_accelerator.cpp:409) on port 'gmem2' (activation_accelerator.cpp:409) [57]  (7.3 ns)

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_51', activation_accelerator.cpp:413) on port 'gmem2' (activation_accelerator.cpp:413) [59]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_51', activation_accelerator.cpp:413) on port 'gmem2' (activation_accelerator.cpp:413) [59]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_51', activation_accelerator.cpp:413) on port 'gmem2' (activation_accelerator.cpp:413) [59]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_51', activation_accelerator.cpp:413) on port 'gmem2' (activation_accelerator.cpp:413) [59]  (7.3 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_51', activation_accelerator.cpp:413) on port 'gmem2' (activation_accelerator.cpp:413) [59]  (7.3 ns)

 <State 10>: 0ns
The critical path consists of the following:

 <State 11>: 0ns
The critical path consists of the following:

 <State 12>: 0ns
The critical path consists of the following:

 <State 13>: 7.02ns
The critical path consists of the following:
	'load' operation ('sum_loc_load') on local variable 'sum_loc' [66]  (0 ns)
	'fmul' operation ('mean', activation_accelerator.cpp:189) [67]  (7.02 ns)

 <State 14>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mean', activation_accelerator.cpp:189) [67]  (7.02 ns)

 <State 15>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mean', activation_accelerator.cpp:189) [67]  (7.02 ns)

 <State 16>: 0ns
The critical path consists of the following:

 <State 17>: 0ns
The critical path consists of the following:

 <State 18>: 7.02ns
The critical path consists of the following:
	'load' operation ('var_1_loc_load') on local variable 'var_1_loc' [69]  (0 ns)
	'fmul' operation ('var', activation_accelerator.cpp:195) [70]  (7.02 ns)

 <State 19>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('var', activation_accelerator.cpp:195) [70]  (7.02 ns)

 <State 20>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('var', activation_accelerator.cpp:195) [70]  (7.02 ns)

 <State 21>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('x', activation_accelerator.cpp:196) [71]  (6.44 ns)

 <State 22>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('x', activation_accelerator.cpp:196) [71]  (6.44 ns)

 <State 23>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('x', activation_accelerator.cpp:196) [71]  (6.44 ns)

 <State 24>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('x', activation_accelerator.cpp:196) [71]  (6.44 ns)

 <State 25>: 6.58ns
The critical path consists of the following:
	'fsqrt' operation ('stddev', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13) [72]  (6.58 ns)

 <State 26>: 6.58ns
The critical path consists of the following:
	'fsqrt' operation ('stddev', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13) [72]  (6.58 ns)

 <State 27>: 6.58ns
The critical path consists of the following:
	'fsqrt' operation ('stddev', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13) [72]  (6.58 ns)

 <State 28>: 6.58ns
The critical path consists of the following:
	'fsqrt' operation ('stddev', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13) [72]  (6.58 ns)

 <State 29>: 6.58ns
The critical path consists of the following:
	'fsqrt' operation ('stddev', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13) [72]  (6.58 ns)

 <State 30>: 6.58ns
The critical path consists of the following:
	'fsqrt' operation ('stddev', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13) [72]  (6.58 ns)

 <State 31>: 6.58ns
The critical path consists of the following:
	'fsqrt' operation ('stddev', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13) [72]  (6.58 ns)

 <State 32>: 6.58ns
The critical path consists of the following:
	'fsqrt' operation ('stddev', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13) [72]  (6.58 ns)

 <State 33>: 0ns
The critical path consists of the following:

 <State 34>: 0ns
The critical path consists of the following:

 <State 35>: 0ns
The critical path consists of the following:

 <State 36>: 0ns
The critical path consists of the following:

 <State 37>: 7.02ns
The critical path consists of the following:
	'load' operation ('sum_sq_loc_load') on local variable 'sum_sq_loc' [78]  (0 ns)
	'fmul' operation ('mean_sq', activation_accelerator.cpp:174) [79]  (7.02 ns)

 <State 38>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mean_sq', activation_accelerator.cpp:174) [79]  (7.02 ns)

 <State 39>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mean_sq', activation_accelerator.cpp:174) [79]  (7.02 ns)

 <State 40>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('x', activation_accelerator.cpp:175) [80]  (6.44 ns)

 <State 41>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('x', activation_accelerator.cpp:175) [80]  (6.44 ns)

 <State 42>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('x', activation_accelerator.cpp:175) [80]  (6.44 ns)

 <State 43>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('x', activation_accelerator.cpp:175) [80]  (6.44 ns)

 <State 44>: 6.58ns
The critical path consists of the following:
	'fsqrt' operation ('rms', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13) [81]  (6.58 ns)

 <State 45>: 6.58ns
The critical path consists of the following:
	'fsqrt' operation ('rms', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13) [81]  (6.58 ns)

 <State 46>: 6.58ns
The critical path consists of the following:
	'fsqrt' operation ('rms', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13) [81]  (6.58 ns)

 <State 47>: 6.58ns
The critical path consists of the following:
	'fsqrt' operation ('rms', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13) [81]  (6.58 ns)

 <State 48>: 6.58ns
The critical path consists of the following:
	'fsqrt' operation ('rms', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13) [81]  (6.58 ns)

 <State 49>: 6.58ns
The critical path consists of the following:
	'fsqrt' operation ('rms', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13) [81]  (6.58 ns)

 <State 50>: 6.58ns
The critical path consists of the following:
	'fsqrt' operation ('rms', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13) [81]  (6.58 ns)

 <State 51>: 6.58ns
The critical path consists of the following:
	'fsqrt' operation ('rms', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13) [81]  (6.58 ns)

 <State 52>: 0ns
The critical path consists of the following:

 <State 53>: 0ns
The critical path consists of the following:

 <State 54>: 0ns
The critical path consists of the following:

 <State 55>: 0ns
The critical path consists of the following:

 <State 56>: 0ns
The critical path consists of the following:

 <State 57>: 0ns
The critical path consists of the following:

 <State 58>: 0ns
The critical path consists of the following:

 <State 59>: 1.24ns
The critical path consists of the following:
	'getelementptr' operation ('x_mask_addr', activation_accelerator.cpp:325) [96]  (0 ns)
	'load' operation ('max_val', activation_accelerator.cpp:325) on array 'x_mask', activation_accelerator.cpp:323 [97]  (1.24 ns)

 <State 60>: 1.24ns
The critical path consists of the following:
	'load' operation ('max_val', activation_accelerator.cpp:325) on array 'x_mask', activation_accelerator.cpp:323 [97]  (1.24 ns)

 <State 61>: 0.427ns
The critical path consists of the following:
	'call' operation ('call_ln325', activation_accelerator.cpp:325) to 'activation_accelerator_Pipeline_VITIS_LOOP_326_2' [98]  (0.427 ns)

 <State 62>: 0ns
The critical path consists of the following:

 <State 63>: 0ns
The critical path consists of the following:

 <State 64>: 0ns
The critical path consists of the following:

 <State 65>: 0ns
The critical path consists of the following:

 <State 66>: 0ns
The critical path consists of the following:

 <State 67>: 0ns
The critical path consists of the following:

 <State 68>: 0ns
The critical path consists of the following:

 <State 69>: 0ns
The critical path consists of the following:

 <State 70>: 0ns
The critical path consists of the following:

 <State 71>: 0ns
The critical path consists of the following:

 <State 72>: 0ns
The critical path consists of the following:

 <State 73>: 0ns
The critical path consists of the following:

 <State 74>: 0ns
The critical path consists of the following:

 <State 75>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem0_addr', activation_accelerator.cpp:355) [131]  (0 ns)
	bus request operation ('empty', activation_accelerator.cpp:355) on port 'gmem0' (activation_accelerator.cpp:355) [132]  (7.3 ns)

 <State 76>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', activation_accelerator.cpp:355) on port 'gmem0' (activation_accelerator.cpp:355) [132]  (7.3 ns)

 <State 77>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', activation_accelerator.cpp:355) on port 'gmem0' (activation_accelerator.cpp:355) [132]  (7.3 ns)

 <State 78>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', activation_accelerator.cpp:355) on port 'gmem0' (activation_accelerator.cpp:355) [132]  (7.3 ns)

 <State 79>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', activation_accelerator.cpp:355) on port 'gmem0' (activation_accelerator.cpp:355) [132]  (7.3 ns)

 <State 80>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', activation_accelerator.cpp:355) on port 'gmem0' (activation_accelerator.cpp:355) [132]  (7.3 ns)

 <State 81>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', activation_accelerator.cpp:355) on port 'gmem0' (activation_accelerator.cpp:355) [132]  (7.3 ns)

 <State 82>: 0ns
The critical path consists of the following:

 <State 83>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
