
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs trace/h264ref_351B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000003 cycles: 3499507 heartbeat IPC: 2.85755 cumulative IPC: 2.85755 (Simulation time: 0 hr 0 min 47 sec) 

Warmup complete CPU 0 instructions: 10000003 cycles: 3499507 (Simulation time: 0 hr 0 min 47 sec) 

Heartbeat CPU 0 instructions: 20000000 cycles: 12286691 heartbeat IPC: 1.13802 cumulative IPC: 1.13802 (Simulation time: 0 hr 1 min 27 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 18642059 heartbeat IPC: 1.57347 cumulative IPC: 1.32078 (Simulation time: 0 hr 2 min 26 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 24783743 heartbeat IPC: 1.62822 cumulative IPC: 1.40949 (Simulation time: 0 hr 3 min 25 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 31454581 heartbeat IPC: 1.49906 cumulative IPC: 1.43087 (Simulation time: 0 hr 4 min 8 sec) 
Heartbeat CPU 0 instructions: 60000001 cycles: 39180189 heartbeat IPC: 1.2944 cumulative IPC: 1.40132 (Simulation time: 0 hr 4 min 50 sec) 
Heartbeat CPU 0 instructions: 70000001 cycles: 45250042 heartbeat IPC: 1.64749 cumulative IPC: 1.43711 (Simulation time: 0 hr 5 min 48 sec) 
Heartbeat CPU 0 instructions: 80000004 cycles: 51190578 heartbeat IPC: 1.68335 cumulative IPC: 1.46778 (Simulation time: 0 hr 6 min 44 sec) 
Heartbeat CPU 0 instructions: 90000004 cycles: 57961589 heartbeat IPC: 1.47688 cumulative IPC: 1.46891 (Simulation time: 0 hr 7 min 23 sec) 
Heartbeat CPU 0 instructions: 100000001 cycles: 65361179 heartbeat IPC: 1.35143 cumulative IPC: 1.45486 (Simulation time: 0 hr 8 min 12 sec) 
Heartbeat CPU 0 instructions: 110000001 cycles: 71432087 heartbeat IPC: 1.6472 cumulative IPC: 1.47205 (Simulation time: 0 hr 9 min 11 sec) 
Finished CPU 0 instructions: 100000003 cycles: 67932581 cumulative IPC: 1.47205 (Simulation time: 0 hr 9 min 11 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.47205 instructions: 100000003 cycles: 67932581
cpu0_DTLB TOTAL     ACCESS:   22002129  HIT:   21966239  MISS:      35890
cpu0_DTLB LOAD      ACCESS:   18626404  HIT:   18593622  MISS:      32782
cpu0_DTLB RFO       ACCESS:    3375725  HIT:    3372617  MISS:       3108
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 12.2591 cycles
cpu0_ITLB TOTAL     ACCESS:    6601497  HIT:    6601037  MISS:        460
cpu0_ITLB LOAD      ACCESS:    6601497  HIT:    6601037  MISS:        460
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 25.863 cycles
cpu0_L1I TOTAL     ACCESS:    4924697  HIT:    4899283  MISS:      25414
cpu0_L1I LOAD      ACCESS:    4924697  HIT:    4899283  MISS:      25414
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 38.9737 cycles
cpu0_STLB TOTAL     ACCESS:      36350  HIT:      35218  MISS:       1132
cpu0_STLB LOAD      ACCESS:      33242  HIT:      32342  MISS:        900
cpu0_STLB RFO       ACCESS:       3108  HIT:       2876  MISS:        232
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 109.352 cycles
cpu0_L1D TOTAL     ACCESS:   23787388  HIT:   23473066  MISS:     314322
cpu0_L1D LOAD      ACCESS:   17651318  HIT:   17424441  MISS:     226877
cpu0_L1D RFO       ACCESS:    6134974  HIT:    6047771  MISS:      87203
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       1096  HIT:        854  MISS:        242
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 71.3654 cycles
cpu0_L2C TOTAL     ACCESS:     428210  HIT:     237251  MISS:     190959
cpu0_L2C LOAD      ACCESS:     252290  HIT:     142281  MISS:     110009
cpu0_L2C RFO       ACCESS:      87203  HIT:       6444  MISS:      80759
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:      88475  HIT:      88316  MISS:        159
cpu0_L2C TRANSLATION ACCESS:        242  HIT:        210  MISS:         32
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 103.016 cycles
LLC TOTAL     ACCESS:     266226  HIT:     180413  MISS:      85813
LLC LOAD      ACCESS:     110009  HIT:      62949  MISS:      47060
LLC RFO       ACCESS:      80759  HIT:      51184  MISS:      29575
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:      75426  HIT:      66256  MISS:       9170
LLC TRANSLATION ACCESS:         32  HIT:         24  MISS:          8
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 182.543 cycles
Insertion Distribution: 
	LOAD 5503 0 36168 18339 
	RFO 1208 0 24639 9799 
	PREF 0 0 0 0 
	WRITEBACK 0 0 0 9170 
	 2 0 16 1 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      29631  ROW_BUFFER_MISS:      46995
 DBUS AVG_CONGESTED_CYCLE:    3.90376
 WQ ROW_BUFFER_HIT:       3203  ROW_BUFFER_MISS:      21728  FULL:        937


CPU 0 Branch Prediction Accuracy: 92.8368% MPKI: 5.81059 Average ROB Occupancy at Mispredict: 122.819
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00172
BRANCH_INDIRECT: 0.00314
BRANCH_CONDITIONAL: 5.80098
BRANCH_DIRECT_CALL: 0.00111
BRANCH_INDIRECT_CALL: 0.00157
BRANCH_RETURN: 0.00207

