;redcode
;assert 1
	SPL 0, -202
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB @0, @2
	SUB @0, @2
	DJN -701, @20
	SLT 130, -9
	DJN -701, @20
	DJN -701, @20
	ADD 210, 61
	ADD 210, 61
	DJN -701, @20
	DJN -701, @20
	SLT 130, -9
	MOV -1, <-20
	CMP @27, 6
	CMP #20, @104
	SLT 130, -9
	SPL 700, <-401
	SPL 700, <-401
	SPL 700, <-401
	MOV 7, <220
	SLT 130, -9
	SUB @127, 100
	ADD 210, @36
	SUB @121, 106
	SUB @121, 106
	SUB @121, 106
	SUB 2, @10
	SUB @127, 100
	JMZ -610, @10
	SPL 700, <-401
	SPL 700, <-401
	SPL 700, <-401
	SPL 700, <-401
	SLT 130, -9
	SUB #162, @202
	SLT 130, -9
	SLT 130, -9
	SPL 600, <-401
	SLT 270, 60
	SUB @127, 100
	SUB -7, <-420
	SUB @127, 106
	ADD 270, 60
	DJN -701, @20
	CMP @0, @287
