(kicad_pcb (version 3) (host pcbnew "(2013-mar-13)-testing")

  (general
    (links 0)
    (no_connects 0)
    (area 137.87 81.31 160.312857 102.077521)
    (thickness 1.6002)
    (drawings 6)
    (tracks 0)
    (zones 0)
    (modules 0)
    (nets 1)
  )

  (page A4)
  (title_block
    (title "Ultimate Hacking Keyboard - Vertical Connector Board")
    (rev 3)
    (company "Ultimate Gadget Laboratories Kft.")
  )

  (layers
    (15 Front signal)
    (0 Back signal)
    (16 B.Adhes user)
    (17 F.Adhes user)
    (18 B.Paste user)
    (19 F.Paste user)
    (20 B.SilkS user)
    (21 F.SilkS user)
    (22 B.Mask user)
    (23 F.Mask user)
    (24 Dwgs.User user)
    (25 Cmts.User user)
    (26 Eco1.User user)
    (27 Eco2.User user)
    (28 Edge.Cuts user)
  )

  (setup
    (last_trace_width 0.254)
    (trace_clearance 0.254)
    (zone_clearance 0.508)
    (zone_45_only no)
    (trace_min 0.254)
    (segment_width 0.381)
    (edge_width 0.01016)
    (via_size 0.889)
    (via_drill 0.635)
    (via_min_size 0.889)
    (via_min_drill 0.508)
    (uvia_size 0.508)
    (uvia_drill 0.127)
    (uvias_allowed no)
    (uvia_min_size 0.508)
    (uvia_min_drill 0.127)
    (pcb_text_width 0.3048)
    (pcb_text_size 1.524 2.032)
    (mod_edge_width 0.381)
    (mod_text_size 1.524 1.524)
    (mod_text_width 0.3048)
    (pad_size 1.524 1.524)
    (pad_drill 0.8128)
    (pad_to_mask_clearance 0.254)
    (aux_axis_origin 0 0)
    (visible_elements FFFFFFBF)
    (pcbplotparams
      (layerselection 3178497)
      (usegerberextensions true)
      (excludeedgelayer true)
      (linewidth 0.150000)
      (plotframeref false)
      (viasonmask false)
      (mode 1)
      (useauxorigin false)
      (hpglpennumber 1)
      (hpglpenspeed 20)
      (hpglpendiameter 15)
      (hpglpenoverlay 2)
      (psnegative false)
      (psa4output false)
      (plotreference true)
      (plotvalue true)
      (plotothertext true)
      (plotinvisibletext false)
      (padsonsilk false)
      (subtractmaskfromsilk false)
      (outputformat 1)
      (mirror false)
      (drillshape 1)
      (scaleselection 1)
      (outputdirectory ""))
  )

  (net 0 "")

  (net_class Default "This is the default net class."
    (clearance 0.254)
    (trace_width 0.254)
    (via_dia 0.889)
    (via_drill 0.635)
    (uvia_dia 0.508)
    (uvia_drill 0.127)
    (add_net "")
  )

  (gr_text "* 1mm board thickness\n* black soldermask\n* ENIG finish\n* no silkscreen\n" (at 138.02 82.81) (layer Cmts.User)
    (effects (font (size 1.5 1.5) (thickness 0.3)) (justify left))
  )
  (gr_arc (start 156.09316 99.8728) (end 156.09316 98.87204) (angle 90) (layer Edge.Cuts) (width 0.01016))
  (gr_line (start 138.3919 98.87204) (end 156.09316 98.87204) (angle 90) (layer Edge.Cuts) (width 0.01016))
  (gr_line (start 138.3919 102.07244) (end 138.3919 98.87204) (angle 90) (layer Edge.Cuts) (width 0.01016))
  (gr_line (start 157.09392 102.07244) (end 157.09392 99.8728) (angle 90) (layer Edge.Cuts) (width 0.01016))
  (gr_line (start 138.3919 102.07244) (end 157.09392 102.07244) (angle 90) (layer Edge.Cuts) (width 0.01016))

)
