// Seed: 1287894149
macromodule module_0 (
    output tri id_0,
    output tri id_1,
    input wor id_2,
    input uwire id_3,
    input wand id_4,
    input supply0 id_5,
    output supply0 id_6,
    input supply1 id_7,
    output supply0 id_8,
    output uwire id_9,
    output wor id_10,
    input uwire id_11,
    input uwire id_12,
    input tri id_13,
    input supply1 id_14,
    output tri id_15
);
  wire id_17;
endmodule
module module_1 (
    output tri1 id_0,
    output wand id_1,
    output tri id_2,
    output tri0 id_3,
    output wire id_4,
    output wire id_5,
    output wire id_6,
    output logic id_7,
    input supply0 id_8,
    input supply0 id_9,
    input wire id_10,
    output supply1 id_11,
    input uwire id_12,
    inout supply0 id_13,
    input logic id_14,
    input wor id_15,
    input tri1 id_16,
    output tri1 id_17,
    output tri0 id_18,
    input tri id_19,
    input tri id_20,
    input wire id_21,
    input wire id_22,
    input wand id_23,
    output wand id_24,
    input wand void id_25,
    input supply0 id_26,
    input supply1 id_27,
    input wand id_28
    , id_44,
    input wand id_29,
    output logic id_30,
    output tri id_31,
    input tri id_32,
    input supply0 id_33,
    input wor id_34,
    input tri id_35,
    output wor id_36,
    input supply1 id_37 id_45,
    output supply1 id_38,
    input wand id_39,
    input tri1 id_40,
    input uwire id_41,
    output wire id_42
);
  wire id_46;
  wire id_47;
  wire id_48;
  assign id_2 = 1;
  always id_7 <= {1'b0{id_14}};
  assign id_3 = id_26;
  uwire id_49, id_50 = 1 ^ id_41.id_21;
  assign id_18 = {id_8, 1'b0, id_13, 1, id_40 ^ id_10};
  wire id_51, id_52;
  wire id_53;
  function id_54;
    output id_55 = 1;
    id_30 <= 1'b0;
  endfunction
  if (id_52) wire id_56;
  wire id_57;
  assign id_54 = 1;
  module_0(
      id_45,
      id_2,
      id_26,
      id_12,
      id_26,
      id_33,
      id_1,
      id_41,
      id_31,
      id_36,
      id_18,
      id_34,
      id_13,
      id_19,
      id_27,
      id_11
  );
endmodule
