#-----------------------------------------------------------
# xsim v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri Dec  1 15:18:01 2023
# Process ID: 22391
# Current directory: /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_LZW_test/LZW_HW/solution1/sim/verilog
# Command line: xsim -mode tcl -source {xsim.dir/LZW_hybrid_hash_HW/xsim_script.tcl}
# Log file: /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_LZW_test/LZW_HW/solution1/sim/verilog/xsim.log
# Journal file: /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_LZW_test/LZW_HW/solution1/sim/verilog/xsim.jou
#-----------------------------------------------------------
source xsim.dir/LZW_hybrid_hash_HW/xsim_script.tcl
# xsim {LZW_hybrid_hash_HW} -autoloadwcfg -tclbatch {LZW_hybrid_hash_HW.tcl}
Vivado Simulator 2020.2
Time resolution is 1 ps
source LZW_hybrid_hash_HW.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 4 [n/a] @ "137000"
/mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_LZW_test/LZW_HW/solution1/sim/verilog/AESL_axi_master_gmem.v: Read request address                    5 exceed AXI master gmem array depth:          4
$finish called at time : 246303450 ps : File "/mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_LZW_test/LZW_HW/solution1/sim/verilog/AESL_axi_master_gmem.v" Line 687
## quit
INFO: [Common 17-206] Exiting xsim at Fri Dec  1 15:18:25 2023...
