
INAA.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a7f4  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000050c  0800a908  0800a908  0001a908  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ae14  0800ae14  000201e0  2**0
                  CONTENTS
  4 .ARM          00000000  0800ae14  0800ae14  000201e0  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800ae14  0800ae14  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ae14  0800ae14  0001ae14  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800ae18  0800ae18  0001ae18  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  0800ae1c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000ec  200001e0  0800affc  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002cc  0800affc  000202cc  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b9a5  00000000  00000000  00020209  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001ba1  00000000  00000000  0002bbae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000aa8  00000000  00000000  0002d750  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000a08  00000000  00000000  0002e1f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001800a  00000000  00000000  0002ec00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d01f  00000000  00000000  00046c0a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000867b6  00000000  00000000  00053c29  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000da3df  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004188  00000000  00000000  000da430  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001e0 	.word	0x200001e0
 800012c:	00000000 	.word	0x00000000
 8000130:	0800a8ec 	.word	0x0800a8ec

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001e4 	.word	0x200001e4
 800014c:	0800a8ec 	.word	0x0800a8ec

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_frsub>:
 8000b68:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b6c:	e002      	b.n	8000b74 <__addsf3>
 8000b6e:	bf00      	nop

08000b70 <__aeabi_fsub>:
 8000b70:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b74 <__addsf3>:
 8000b74:	0042      	lsls	r2, r0, #1
 8000b76:	bf1f      	itttt	ne
 8000b78:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b7c:	ea92 0f03 	teqne	r2, r3
 8000b80:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b84:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b88:	d06a      	beq.n	8000c60 <__addsf3+0xec>
 8000b8a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b8e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b92:	bfc1      	itttt	gt
 8000b94:	18d2      	addgt	r2, r2, r3
 8000b96:	4041      	eorgt	r1, r0
 8000b98:	4048      	eorgt	r0, r1
 8000b9a:	4041      	eorgt	r1, r0
 8000b9c:	bfb8      	it	lt
 8000b9e:	425b      	neglt	r3, r3
 8000ba0:	2b19      	cmp	r3, #25
 8000ba2:	bf88      	it	hi
 8000ba4:	4770      	bxhi	lr
 8000ba6:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000baa:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bae:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bba:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000bbe:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000bc2:	bf18      	it	ne
 8000bc4:	4249      	negne	r1, r1
 8000bc6:	ea92 0f03 	teq	r2, r3
 8000bca:	d03f      	beq.n	8000c4c <__addsf3+0xd8>
 8000bcc:	f1a2 0201 	sub.w	r2, r2, #1
 8000bd0:	fa41 fc03 	asr.w	ip, r1, r3
 8000bd4:	eb10 000c 	adds.w	r0, r0, ip
 8000bd8:	f1c3 0320 	rsb	r3, r3, #32
 8000bdc:	fa01 f103 	lsl.w	r1, r1, r3
 8000be0:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000be4:	d502      	bpl.n	8000bec <__addsf3+0x78>
 8000be6:	4249      	negs	r1, r1
 8000be8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bec:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000bf0:	d313      	bcc.n	8000c1a <__addsf3+0xa6>
 8000bf2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000bf6:	d306      	bcc.n	8000c06 <__addsf3+0x92>
 8000bf8:	0840      	lsrs	r0, r0, #1
 8000bfa:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bfe:	f102 0201 	add.w	r2, r2, #1
 8000c02:	2afe      	cmp	r2, #254	; 0xfe
 8000c04:	d251      	bcs.n	8000caa <__addsf3+0x136>
 8000c06:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000c0a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c0e:	bf08      	it	eq
 8000c10:	f020 0001 	biceq.w	r0, r0, #1
 8000c14:	ea40 0003 	orr.w	r0, r0, r3
 8000c18:	4770      	bx	lr
 8000c1a:	0049      	lsls	r1, r1, #1
 8000c1c:	eb40 0000 	adc.w	r0, r0, r0
 8000c20:	3a01      	subs	r2, #1
 8000c22:	bf28      	it	cs
 8000c24:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000c28:	d2ed      	bcs.n	8000c06 <__addsf3+0x92>
 8000c2a:	fab0 fc80 	clz	ip, r0
 8000c2e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c32:	ebb2 020c 	subs.w	r2, r2, ip
 8000c36:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c3a:	bfaa      	itet	ge
 8000c3c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c40:	4252      	neglt	r2, r2
 8000c42:	4318      	orrge	r0, r3
 8000c44:	bfbc      	itt	lt
 8000c46:	40d0      	lsrlt	r0, r2
 8000c48:	4318      	orrlt	r0, r3
 8000c4a:	4770      	bx	lr
 8000c4c:	f092 0f00 	teq	r2, #0
 8000c50:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c54:	bf06      	itte	eq
 8000c56:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c5a:	3201      	addeq	r2, #1
 8000c5c:	3b01      	subne	r3, #1
 8000c5e:	e7b5      	b.n	8000bcc <__addsf3+0x58>
 8000c60:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c68:	bf18      	it	ne
 8000c6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c6e:	d021      	beq.n	8000cb4 <__addsf3+0x140>
 8000c70:	ea92 0f03 	teq	r2, r3
 8000c74:	d004      	beq.n	8000c80 <__addsf3+0x10c>
 8000c76:	f092 0f00 	teq	r2, #0
 8000c7a:	bf08      	it	eq
 8000c7c:	4608      	moveq	r0, r1
 8000c7e:	4770      	bx	lr
 8000c80:	ea90 0f01 	teq	r0, r1
 8000c84:	bf1c      	itt	ne
 8000c86:	2000      	movne	r0, #0
 8000c88:	4770      	bxne	lr
 8000c8a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c8e:	d104      	bne.n	8000c9a <__addsf3+0x126>
 8000c90:	0040      	lsls	r0, r0, #1
 8000c92:	bf28      	it	cs
 8000c94:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c98:	4770      	bx	lr
 8000c9a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c9e:	bf3c      	itt	cc
 8000ca0:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000ca4:	4770      	bxcc	lr
 8000ca6:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000caa:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000cae:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cb2:	4770      	bx	lr
 8000cb4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cb8:	bf16      	itet	ne
 8000cba:	4608      	movne	r0, r1
 8000cbc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cc0:	4601      	movne	r1, r0
 8000cc2:	0242      	lsls	r2, r0, #9
 8000cc4:	bf06      	itte	eq
 8000cc6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cca:	ea90 0f01 	teqeq	r0, r1
 8000cce:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000cd2:	4770      	bx	lr

08000cd4 <__aeabi_ui2f>:
 8000cd4:	f04f 0300 	mov.w	r3, #0
 8000cd8:	e004      	b.n	8000ce4 <__aeabi_i2f+0x8>
 8000cda:	bf00      	nop

08000cdc <__aeabi_i2f>:
 8000cdc:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000ce0:	bf48      	it	mi
 8000ce2:	4240      	negmi	r0, r0
 8000ce4:	ea5f 0c00 	movs.w	ip, r0
 8000ce8:	bf08      	it	eq
 8000cea:	4770      	bxeq	lr
 8000cec:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000cf0:	4601      	mov	r1, r0
 8000cf2:	f04f 0000 	mov.w	r0, #0
 8000cf6:	e01c      	b.n	8000d32 <__aeabi_l2f+0x2a>

08000cf8 <__aeabi_ul2f>:
 8000cf8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cfc:	bf08      	it	eq
 8000cfe:	4770      	bxeq	lr
 8000d00:	f04f 0300 	mov.w	r3, #0
 8000d04:	e00a      	b.n	8000d1c <__aeabi_l2f+0x14>
 8000d06:	bf00      	nop

08000d08 <__aeabi_l2f>:
 8000d08:	ea50 0201 	orrs.w	r2, r0, r1
 8000d0c:	bf08      	it	eq
 8000d0e:	4770      	bxeq	lr
 8000d10:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000d14:	d502      	bpl.n	8000d1c <__aeabi_l2f+0x14>
 8000d16:	4240      	negs	r0, r0
 8000d18:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d1c:	ea5f 0c01 	movs.w	ip, r1
 8000d20:	bf02      	ittt	eq
 8000d22:	4684      	moveq	ip, r0
 8000d24:	4601      	moveq	r1, r0
 8000d26:	2000      	moveq	r0, #0
 8000d28:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000d2c:	bf08      	it	eq
 8000d2e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000d32:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000d36:	fabc f28c 	clz	r2, ip
 8000d3a:	3a08      	subs	r2, #8
 8000d3c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d40:	db10      	blt.n	8000d64 <__aeabi_l2f+0x5c>
 8000d42:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d46:	4463      	add	r3, ip
 8000d48:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d4c:	f1c2 0220 	rsb	r2, r2, #32
 8000d50:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d54:	fa20 f202 	lsr.w	r2, r0, r2
 8000d58:	eb43 0002 	adc.w	r0, r3, r2
 8000d5c:	bf08      	it	eq
 8000d5e:	f020 0001 	biceq.w	r0, r0, #1
 8000d62:	4770      	bx	lr
 8000d64:	f102 0220 	add.w	r2, r2, #32
 8000d68:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d6c:	f1c2 0220 	rsb	r2, r2, #32
 8000d70:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d74:	fa21 f202 	lsr.w	r2, r1, r2
 8000d78:	eb43 0002 	adc.w	r0, r3, r2
 8000d7c:	bf08      	it	eq
 8000d7e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d82:	4770      	bx	lr

08000d84 <__aeabi_d2lz>:
 8000d84:	b538      	push	{r3, r4, r5, lr}
 8000d86:	4605      	mov	r5, r0
 8000d88:	460c      	mov	r4, r1
 8000d8a:	2200      	movs	r2, #0
 8000d8c:	2300      	movs	r3, #0
 8000d8e:	4628      	mov	r0, r5
 8000d90:	4621      	mov	r1, r4
 8000d92:	f7ff fe13 	bl	80009bc <__aeabi_dcmplt>
 8000d96:	b928      	cbnz	r0, 8000da4 <__aeabi_d2lz+0x20>
 8000d98:	4628      	mov	r0, r5
 8000d9a:	4621      	mov	r1, r4
 8000d9c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000da0:	f000 b80a 	b.w	8000db8 <__aeabi_d2ulz>
 8000da4:	4628      	mov	r0, r5
 8000da6:	f104 4100 	add.w	r1, r4, #2147483648	; 0x80000000
 8000daa:	f000 f805 	bl	8000db8 <__aeabi_d2ulz>
 8000dae:	4240      	negs	r0, r0
 8000db0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000db4:	bd38      	pop	{r3, r4, r5, pc}
 8000db6:	bf00      	nop

08000db8 <__aeabi_d2ulz>:
 8000db8:	b5d0      	push	{r4, r6, r7, lr}
 8000dba:	2200      	movs	r2, #0
 8000dbc:	4b0b      	ldr	r3, [pc, #44]	; (8000dec <__aeabi_d2ulz+0x34>)
 8000dbe:	4606      	mov	r6, r0
 8000dc0:	460f      	mov	r7, r1
 8000dc2:	f7ff fb89 	bl	80004d8 <__aeabi_dmul>
 8000dc6:	f7ff fe5f 	bl	8000a88 <__aeabi_d2uiz>
 8000dca:	4604      	mov	r4, r0
 8000dcc:	f7ff fb0a 	bl	80003e4 <__aeabi_ui2d>
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	4b07      	ldr	r3, [pc, #28]	; (8000df0 <__aeabi_d2ulz+0x38>)
 8000dd4:	f7ff fb80 	bl	80004d8 <__aeabi_dmul>
 8000dd8:	4602      	mov	r2, r0
 8000dda:	460b      	mov	r3, r1
 8000ddc:	4630      	mov	r0, r6
 8000dde:	4639      	mov	r1, r7
 8000de0:	f7ff f9c2 	bl	8000168 <__aeabi_dsub>
 8000de4:	f7ff fe50 	bl	8000a88 <__aeabi_d2uiz>
 8000de8:	4621      	mov	r1, r4
 8000dea:	bdd0      	pop	{r4, r6, r7, pc}
 8000dec:	3df00000 	.word	0x3df00000
 8000df0:	41f00000 	.word	0x41f00000

08000df4 <__io_putchar>:
 #define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
#else
 #define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif /* __GNUC__ */
PUTCHAR_PROTOTYPE
{
 8000df4:	b580      	push	{r7, lr}
 8000df6:	b082      	sub	sp, #8
 8000df8:	af00      	add	r7, sp, #0
 8000dfa:	6078      	str	r0, [r7, #4]
 HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, 100);
 8000dfc:	1d39      	adds	r1, r7, #4
 8000dfe:	2364      	movs	r3, #100	; 0x64
 8000e00:	2201      	movs	r2, #1
 8000e02:	4804      	ldr	r0, [pc, #16]	; (8000e14 <__io_putchar+0x20>)
 8000e04:	f004 f9f2 	bl	80051ec <HAL_UART_Transmit>
 return ch;
 8000e08:	687b      	ldr	r3, [r7, #4]
}
 8000e0a:	4618      	mov	r0, r3
 8000e0c:	3708      	adds	r7, #8
 8000e0e:	46bd      	mov	sp, r7
 8000e10:	bd80      	pop	{r7, pc}
 8000e12:	bf00      	nop
 8000e14:	20000280 	.word	0x20000280

08000e18 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000e18:	b5b0      	push	{r4, r5, r7, lr}
 8000e1a:	b082      	sub	sp, #8
 8000e1c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000e1e:	f000 fb2b 	bl	8001478 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000e22:	f000 f861 	bl	8000ee8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000e26:	f000 f8fd 	bl	8001024 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000e2a:	f000 f8d1 	bl	8000fd0 <MX_USART1_UART_Init>
  MX_I2C1_Init();
 8000e2e:	f000 f8a1 	bl	8000f74 <MX_I2C1_Init>
//  } else {
//	  printf("Loi");
//  }


  while(!INA219_Init(&ina219, &hi2c1, INA219_ADDRESS)){
 8000e32:	e002      	b.n	8000e3a <main+0x22>
	  printf("\nINA Loi");
 8000e34:	4824      	ldr	r0, [pc, #144]	; (8000ec8 <main+0xb0>)
 8000e36:	f005 ff7d 	bl	8006d34 <iprintf>
  while(!INA219_Init(&ina219, &hi2c1, INA219_ADDRESS)){
 8000e3a:	2240      	movs	r2, #64	; 0x40
 8000e3c:	4923      	ldr	r1, [pc, #140]	; (8000ecc <main+0xb4>)
 8000e3e:	4824      	ldr	r0, [pc, #144]	; (8000ed0 <main+0xb8>)
 8000e40:	f005 f8a6 	bl	8005f90 <INA219_Init>
 8000e44:	4603      	mov	r3, r0
 8000e46:	2b00      	cmp	r3, #0
 8000e48:	d0f4      	beq.n	8000e34 <main+0x1c>
  }
  vbus = (float)INA219_ReadBusVoltage(&ina219);
 8000e4a:	4821      	ldr	r0, [pc, #132]	; (8000ed0 <main+0xb8>)
 8000e4c:	f004 ffe8 	bl	8005e20 <INA219_ReadBusVoltage>
 8000e50:	4603      	mov	r3, r0
 8000e52:	4618      	mov	r0, r3
 8000e54:	f7ff ff3e 	bl	8000cd4 <__aeabi_ui2f>
 8000e58:	4603      	mov	r3, r0
 8000e5a:	4a1e      	ldr	r2, [pc, #120]	; (8000ed4 <main+0xbc>)
 8000e5c:	6013      	str	r3, [r2, #0]
  vshunt = (float)INA219_ReadShuntVolage(&ina219);
 8000e5e:	481c      	ldr	r0, [pc, #112]	; (8000ed0 <main+0xb8>)
 8000e60:	f005 f81a 	bl	8005e98 <INA219_ReadShuntVolage>
 8000e64:	4603      	mov	r3, r0
 8000e66:	4618      	mov	r0, r3
 8000e68:	f7ff ff34 	bl	8000cd4 <__aeabi_ui2f>
 8000e6c:	4603      	mov	r3, r0
 8000e6e:	4a1a      	ldr	r2, [pc, #104]	; (8000ed8 <main+0xc0>)
 8000e70:	6013      	str	r3, [r2, #0]
  current = (float)INA219_ReadCurrent(&ina219);
 8000e72:	4817      	ldr	r0, [pc, #92]	; (8000ed0 <main+0xb8>)
 8000e74:	f004 fff8 	bl	8005e68 <INA219_ReadCurrent>
 8000e78:	4603      	mov	r3, r0
 8000e7a:	4618      	mov	r0, r3
 8000e7c:	f7ff ff2e 	bl	8000cdc <__aeabi_i2f>
 8000e80:	4603      	mov	r3, r0
 8000e82:	4a16      	ldr	r2, [pc, #88]	; (8000edc <main+0xc4>)
 8000e84:	6013      	str	r3, [r2, #0]
//  sprintf(tx_data, "\nVbus: %.2f\nVshunt: %.2f\nCurrent: %.2f", vbus, vshunt, current);
  printf("\r\nVbus:%.0f", vbus);
 8000e86:	4b13      	ldr	r3, [pc, #76]	; (8000ed4 <main+0xbc>)
 8000e88:	681b      	ldr	r3, [r3, #0]
 8000e8a:	4618      	mov	r0, r3
 8000e8c:	f7ff facc 	bl	8000428 <__aeabi_f2d>
 8000e90:	4602      	mov	r2, r0
 8000e92:	460b      	mov	r3, r1
 8000e94:	4812      	ldr	r0, [pc, #72]	; (8000ee0 <main+0xc8>)
 8000e96:	f005 ff4d 	bl	8006d34 <iprintf>
  printf("\r\nVshunt:%.0f,I:%.0f\r\n", vshunt, current);
 8000e9a:	4b0f      	ldr	r3, [pc, #60]	; (8000ed8 <main+0xc0>)
 8000e9c:	681b      	ldr	r3, [r3, #0]
 8000e9e:	4618      	mov	r0, r3
 8000ea0:	f7ff fac2 	bl	8000428 <__aeabi_f2d>
 8000ea4:	4604      	mov	r4, r0
 8000ea6:	460d      	mov	r5, r1
 8000ea8:	4b0c      	ldr	r3, [pc, #48]	; (8000edc <main+0xc4>)
 8000eaa:	681b      	ldr	r3, [r3, #0]
 8000eac:	4618      	mov	r0, r3
 8000eae:	f7ff fabb 	bl	8000428 <__aeabi_f2d>
 8000eb2:	4602      	mov	r2, r0
 8000eb4:	460b      	mov	r3, r1
 8000eb6:	e9cd 2300 	strd	r2, r3, [sp]
 8000eba:	4622      	mov	r2, r4
 8000ebc:	462b      	mov	r3, r5
 8000ebe:	4809      	ldr	r0, [pc, #36]	; (8000ee4 <main+0xcc>)
 8000ec0:	f005 ff38 	bl	8006d34 <iprintf>
//  HAL_UART_Transmit(&huart1, tx_data, sizeof(tx_data), 100);
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000ec4:	e7fe      	b.n	8000ec4 <main+0xac>
 8000ec6:	bf00      	nop
 8000ec8:	0800a908 	.word	0x0800a908
 8000ecc:	20000220 	.word	0x20000220
 8000ed0:	20000278 	.word	0x20000278
 8000ed4:	200001fc 	.word	0x200001fc
 8000ed8:	20000200 	.word	0x20000200
 8000edc:	20000204 	.word	0x20000204
 8000ee0:	0800a914 	.word	0x0800a914
 8000ee4:	0800a920 	.word	0x0800a920

08000ee8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	b090      	sub	sp, #64	; 0x40
 8000eec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000eee:	f107 0318 	add.w	r3, r7, #24
 8000ef2:	2228      	movs	r2, #40	; 0x28
 8000ef4:	2100      	movs	r1, #0
 8000ef6:	4618      	mov	r0, r3
 8000ef8:	f005 f8a6 	bl	8006048 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000efc:	1d3b      	adds	r3, r7, #4
 8000efe:	2200      	movs	r2, #0
 8000f00:	601a      	str	r2, [r3, #0]
 8000f02:	605a      	str	r2, [r3, #4]
 8000f04:	609a      	str	r2, [r3, #8]
 8000f06:	60da      	str	r2, [r3, #12]
 8000f08:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000f0a:	2301      	movs	r3, #1
 8000f0c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000f0e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000f12:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000f14:	2300      	movs	r3, #0
 8000f16:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000f18:	2301      	movs	r3, #1
 8000f1a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000f1c:	2302      	movs	r3, #2
 8000f1e:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000f20:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000f24:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000f26:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000f2a:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f2c:	f107 0318 	add.w	r3, r7, #24
 8000f30:	4618      	mov	r0, r3
 8000f32:	f003 fcfb 	bl	800492c <HAL_RCC_OscConfig>
 8000f36:	4603      	mov	r3, r0
 8000f38:	2b00      	cmp	r3, #0
 8000f3a:	d001      	beq.n	8000f40 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000f3c:	f000 f8a0 	bl	8001080 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f40:	230f      	movs	r3, #15
 8000f42:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000f44:	2302      	movs	r3, #2
 8000f46:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000f48:	2300      	movs	r3, #0
 8000f4a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000f4c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000f50:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000f52:	2300      	movs	r3, #0
 8000f54:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000f56:	1d3b      	adds	r3, r7, #4
 8000f58:	2102      	movs	r1, #2
 8000f5a:	4618      	mov	r0, r3
 8000f5c:	f003 ff68 	bl	8004e30 <HAL_RCC_ClockConfig>
 8000f60:	4603      	mov	r3, r0
 8000f62:	2b00      	cmp	r3, #0
 8000f64:	d001      	beq.n	8000f6a <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000f66:	f000 f88b 	bl	8001080 <Error_Handler>
  }
}
 8000f6a:	bf00      	nop
 8000f6c:	3740      	adds	r7, #64	; 0x40
 8000f6e:	46bd      	mov	sp, r7
 8000f70:	bd80      	pop	{r7, pc}
	...

08000f74 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000f74:	b580      	push	{r7, lr}
 8000f76:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000f78:	4b12      	ldr	r3, [pc, #72]	; (8000fc4 <MX_I2C1_Init+0x50>)
 8000f7a:	4a13      	ldr	r2, [pc, #76]	; (8000fc8 <MX_I2C1_Init+0x54>)
 8000f7c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000f7e:	4b11      	ldr	r3, [pc, #68]	; (8000fc4 <MX_I2C1_Init+0x50>)
 8000f80:	4a12      	ldr	r2, [pc, #72]	; (8000fcc <MX_I2C1_Init+0x58>)
 8000f82:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000f84:	4b0f      	ldr	r3, [pc, #60]	; (8000fc4 <MX_I2C1_Init+0x50>)
 8000f86:	2200      	movs	r2, #0
 8000f88:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000f8a:	4b0e      	ldr	r3, [pc, #56]	; (8000fc4 <MX_I2C1_Init+0x50>)
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000f90:	4b0c      	ldr	r3, [pc, #48]	; (8000fc4 <MX_I2C1_Init+0x50>)
 8000f92:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000f96:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000f98:	4b0a      	ldr	r3, [pc, #40]	; (8000fc4 <MX_I2C1_Init+0x50>)
 8000f9a:	2200      	movs	r2, #0
 8000f9c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000f9e:	4b09      	ldr	r3, [pc, #36]	; (8000fc4 <MX_I2C1_Init+0x50>)
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000fa4:	4b07      	ldr	r3, [pc, #28]	; (8000fc4 <MX_I2C1_Init+0x50>)
 8000fa6:	2200      	movs	r2, #0
 8000fa8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000faa:	4b06      	ldr	r3, [pc, #24]	; (8000fc4 <MX_I2C1_Init+0x50>)
 8000fac:	2200      	movs	r2, #0
 8000fae:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000fb0:	4804      	ldr	r0, [pc, #16]	; (8000fc4 <MX_I2C1_Init+0x50>)
 8000fb2:	f000 fe39 	bl	8001c28 <HAL_I2C_Init>
 8000fb6:	4603      	mov	r3, r0
 8000fb8:	2b00      	cmp	r3, #0
 8000fba:	d001      	beq.n	8000fc0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000fbc:	f000 f860 	bl	8001080 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000fc0:	bf00      	nop
 8000fc2:	bd80      	pop	{r7, pc}
 8000fc4:	20000220 	.word	0x20000220
 8000fc8:	40005400 	.word	0x40005400
 8000fcc:	000186a0 	.word	0x000186a0

08000fd0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000fd4:	4b11      	ldr	r3, [pc, #68]	; (800101c <MX_USART1_UART_Init+0x4c>)
 8000fd6:	4a12      	ldr	r2, [pc, #72]	; (8001020 <MX_USART1_UART_Init+0x50>)
 8000fd8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000fda:	4b10      	ldr	r3, [pc, #64]	; (800101c <MX_USART1_UART_Init+0x4c>)
 8000fdc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000fe0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000fe2:	4b0e      	ldr	r3, [pc, #56]	; (800101c <MX_USART1_UART_Init+0x4c>)
 8000fe4:	2200      	movs	r2, #0
 8000fe6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000fe8:	4b0c      	ldr	r3, [pc, #48]	; (800101c <MX_USART1_UART_Init+0x4c>)
 8000fea:	2200      	movs	r2, #0
 8000fec:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000fee:	4b0b      	ldr	r3, [pc, #44]	; (800101c <MX_USART1_UART_Init+0x4c>)
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000ff4:	4b09      	ldr	r3, [pc, #36]	; (800101c <MX_USART1_UART_Init+0x4c>)
 8000ff6:	220c      	movs	r2, #12
 8000ff8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000ffa:	4b08      	ldr	r3, [pc, #32]	; (800101c <MX_USART1_UART_Init+0x4c>)
 8000ffc:	2200      	movs	r2, #0
 8000ffe:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001000:	4b06      	ldr	r3, [pc, #24]	; (800101c <MX_USART1_UART_Init+0x4c>)
 8001002:	2200      	movs	r2, #0
 8001004:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001006:	4805      	ldr	r0, [pc, #20]	; (800101c <MX_USART1_UART_Init+0x4c>)
 8001008:	f004 f8a0 	bl	800514c <HAL_UART_Init>
 800100c:	4603      	mov	r3, r0
 800100e:	2b00      	cmp	r3, #0
 8001010:	d001      	beq.n	8001016 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001012:	f000 f835 	bl	8001080 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001016:	bf00      	nop
 8001018:	bd80      	pop	{r7, pc}
 800101a:	bf00      	nop
 800101c:	20000280 	.word	0x20000280
 8001020:	40013800 	.word	0x40013800

08001024 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001024:	b480      	push	{r7}
 8001026:	b085      	sub	sp, #20
 8001028:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800102a:	4b14      	ldr	r3, [pc, #80]	; (800107c <MX_GPIO_Init+0x58>)
 800102c:	699b      	ldr	r3, [r3, #24]
 800102e:	4a13      	ldr	r2, [pc, #76]	; (800107c <MX_GPIO_Init+0x58>)
 8001030:	f043 0320 	orr.w	r3, r3, #32
 8001034:	6193      	str	r3, [r2, #24]
 8001036:	4b11      	ldr	r3, [pc, #68]	; (800107c <MX_GPIO_Init+0x58>)
 8001038:	699b      	ldr	r3, [r3, #24]
 800103a:	f003 0320 	and.w	r3, r3, #32
 800103e:	60fb      	str	r3, [r7, #12]
 8001040:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001042:	4b0e      	ldr	r3, [pc, #56]	; (800107c <MX_GPIO_Init+0x58>)
 8001044:	699b      	ldr	r3, [r3, #24]
 8001046:	4a0d      	ldr	r2, [pc, #52]	; (800107c <MX_GPIO_Init+0x58>)
 8001048:	f043 0304 	orr.w	r3, r3, #4
 800104c:	6193      	str	r3, [r2, #24]
 800104e:	4b0b      	ldr	r3, [pc, #44]	; (800107c <MX_GPIO_Init+0x58>)
 8001050:	699b      	ldr	r3, [r3, #24]
 8001052:	f003 0304 	and.w	r3, r3, #4
 8001056:	60bb      	str	r3, [r7, #8]
 8001058:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800105a:	4b08      	ldr	r3, [pc, #32]	; (800107c <MX_GPIO_Init+0x58>)
 800105c:	699b      	ldr	r3, [r3, #24]
 800105e:	4a07      	ldr	r2, [pc, #28]	; (800107c <MX_GPIO_Init+0x58>)
 8001060:	f043 0308 	orr.w	r3, r3, #8
 8001064:	6193      	str	r3, [r2, #24]
 8001066:	4b05      	ldr	r3, [pc, #20]	; (800107c <MX_GPIO_Init+0x58>)
 8001068:	699b      	ldr	r3, [r3, #24]
 800106a:	f003 0308 	and.w	r3, r3, #8
 800106e:	607b      	str	r3, [r7, #4]
 8001070:	687b      	ldr	r3, [r7, #4]

}
 8001072:	bf00      	nop
 8001074:	3714      	adds	r7, #20
 8001076:	46bd      	mov	sp, r7
 8001078:	bc80      	pop	{r7}
 800107a:	4770      	bx	lr
 800107c:	40021000 	.word	0x40021000

08001080 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001080:	b480      	push	{r7}
 8001082:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001084:	b672      	cpsid	i
}
 8001086:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001088:	e7fe      	b.n	8001088 <Error_Handler+0x8>
	...

0800108c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800108c:	b480      	push	{r7}
 800108e:	b083      	sub	sp, #12
 8001090:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001092:	4b0e      	ldr	r3, [pc, #56]	; (80010cc <HAL_MspInit+0x40>)
 8001094:	699b      	ldr	r3, [r3, #24]
 8001096:	4a0d      	ldr	r2, [pc, #52]	; (80010cc <HAL_MspInit+0x40>)
 8001098:	f043 0301 	orr.w	r3, r3, #1
 800109c:	6193      	str	r3, [r2, #24]
 800109e:	4b0b      	ldr	r3, [pc, #44]	; (80010cc <HAL_MspInit+0x40>)
 80010a0:	699b      	ldr	r3, [r3, #24]
 80010a2:	f003 0301 	and.w	r3, r3, #1
 80010a6:	607b      	str	r3, [r7, #4]
 80010a8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80010aa:	4b08      	ldr	r3, [pc, #32]	; (80010cc <HAL_MspInit+0x40>)
 80010ac:	69db      	ldr	r3, [r3, #28]
 80010ae:	4a07      	ldr	r2, [pc, #28]	; (80010cc <HAL_MspInit+0x40>)
 80010b0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80010b4:	61d3      	str	r3, [r2, #28]
 80010b6:	4b05      	ldr	r3, [pc, #20]	; (80010cc <HAL_MspInit+0x40>)
 80010b8:	69db      	ldr	r3, [r3, #28]
 80010ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010be:	603b      	str	r3, [r7, #0]
 80010c0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80010c2:	bf00      	nop
 80010c4:	370c      	adds	r7, #12
 80010c6:	46bd      	mov	sp, r7
 80010c8:	bc80      	pop	{r7}
 80010ca:	4770      	bx	lr
 80010cc:	40021000 	.word	0x40021000

080010d0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b088      	sub	sp, #32
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010d8:	f107 0310 	add.w	r3, r7, #16
 80010dc:	2200      	movs	r2, #0
 80010de:	601a      	str	r2, [r3, #0]
 80010e0:	605a      	str	r2, [r3, #4]
 80010e2:	609a      	str	r2, [r3, #8]
 80010e4:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	681b      	ldr	r3, [r3, #0]
 80010ea:	4a1d      	ldr	r2, [pc, #116]	; (8001160 <HAL_I2C_MspInit+0x90>)
 80010ec:	4293      	cmp	r3, r2
 80010ee:	d133      	bne.n	8001158 <HAL_I2C_MspInit+0x88>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80010f0:	4b1c      	ldr	r3, [pc, #112]	; (8001164 <HAL_I2C_MspInit+0x94>)
 80010f2:	699b      	ldr	r3, [r3, #24]
 80010f4:	4a1b      	ldr	r2, [pc, #108]	; (8001164 <HAL_I2C_MspInit+0x94>)
 80010f6:	f043 0308 	orr.w	r3, r3, #8
 80010fa:	6193      	str	r3, [r2, #24]
 80010fc:	4b19      	ldr	r3, [pc, #100]	; (8001164 <HAL_I2C_MspInit+0x94>)
 80010fe:	699b      	ldr	r3, [r3, #24]
 8001100:	f003 0308 	and.w	r3, r3, #8
 8001104:	60fb      	str	r3, [r7, #12]
 8001106:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001108:	23c0      	movs	r3, #192	; 0xc0
 800110a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800110c:	2312      	movs	r3, #18
 800110e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001110:	2303      	movs	r3, #3
 8001112:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001114:	f107 0310 	add.w	r3, r7, #16
 8001118:	4619      	mov	r1, r3
 800111a:	4813      	ldr	r0, [pc, #76]	; (8001168 <HAL_I2C_MspInit+0x98>)
 800111c:	f000 fc00 	bl	8001920 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001120:	4b10      	ldr	r3, [pc, #64]	; (8001164 <HAL_I2C_MspInit+0x94>)
 8001122:	69db      	ldr	r3, [r3, #28]
 8001124:	4a0f      	ldr	r2, [pc, #60]	; (8001164 <HAL_I2C_MspInit+0x94>)
 8001126:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800112a:	61d3      	str	r3, [r2, #28]
 800112c:	4b0d      	ldr	r3, [pc, #52]	; (8001164 <HAL_I2C_MspInit+0x94>)
 800112e:	69db      	ldr	r3, [r3, #28]
 8001130:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001134:	60bb      	str	r3, [r7, #8]
 8001136:	68bb      	ldr	r3, [r7, #8]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 1, 0);
 8001138:	2200      	movs	r2, #0
 800113a:	2101      	movs	r1, #1
 800113c:	201f      	movs	r0, #31
 800113e:	f000 faf8 	bl	8001732 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8001142:	201f      	movs	r0, #31
 8001144:	f000 fb11 	bl	800176a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 1, 0);
 8001148:	2200      	movs	r2, #0
 800114a:	2101      	movs	r1, #1
 800114c:	2020      	movs	r0, #32
 800114e:	f000 faf0 	bl	8001732 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8001152:	2020      	movs	r0, #32
 8001154:	f000 fb09 	bl	800176a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001158:	bf00      	nop
 800115a:	3720      	adds	r7, #32
 800115c:	46bd      	mov	sp, r7
 800115e:	bd80      	pop	{r7, pc}
 8001160:	40005400 	.word	0x40005400
 8001164:	40021000 	.word	0x40021000
 8001168:	40010c00 	.word	0x40010c00

0800116c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800116c:	b580      	push	{r7, lr}
 800116e:	b088      	sub	sp, #32
 8001170:	af00      	add	r7, sp, #0
 8001172:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001174:	f107 0310 	add.w	r3, r7, #16
 8001178:	2200      	movs	r2, #0
 800117a:	601a      	str	r2, [r3, #0]
 800117c:	605a      	str	r2, [r3, #4]
 800117e:	609a      	str	r2, [r3, #8]
 8001180:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	681b      	ldr	r3, [r3, #0]
 8001186:	4a20      	ldr	r2, [pc, #128]	; (8001208 <HAL_UART_MspInit+0x9c>)
 8001188:	4293      	cmp	r3, r2
 800118a:	d139      	bne.n	8001200 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800118c:	4b1f      	ldr	r3, [pc, #124]	; (800120c <HAL_UART_MspInit+0xa0>)
 800118e:	699b      	ldr	r3, [r3, #24]
 8001190:	4a1e      	ldr	r2, [pc, #120]	; (800120c <HAL_UART_MspInit+0xa0>)
 8001192:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001196:	6193      	str	r3, [r2, #24]
 8001198:	4b1c      	ldr	r3, [pc, #112]	; (800120c <HAL_UART_MspInit+0xa0>)
 800119a:	699b      	ldr	r3, [r3, #24]
 800119c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80011a0:	60fb      	str	r3, [r7, #12]
 80011a2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011a4:	4b19      	ldr	r3, [pc, #100]	; (800120c <HAL_UART_MspInit+0xa0>)
 80011a6:	699b      	ldr	r3, [r3, #24]
 80011a8:	4a18      	ldr	r2, [pc, #96]	; (800120c <HAL_UART_MspInit+0xa0>)
 80011aa:	f043 0304 	orr.w	r3, r3, #4
 80011ae:	6193      	str	r3, [r2, #24]
 80011b0:	4b16      	ldr	r3, [pc, #88]	; (800120c <HAL_UART_MspInit+0xa0>)
 80011b2:	699b      	ldr	r3, [r3, #24]
 80011b4:	f003 0304 	and.w	r3, r3, #4
 80011b8:	60bb      	str	r3, [r7, #8]
 80011ba:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80011bc:	f44f 7300 	mov.w	r3, #512	; 0x200
 80011c0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011c2:	2302      	movs	r3, #2
 80011c4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80011c6:	2303      	movs	r3, #3
 80011c8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011ca:	f107 0310 	add.w	r3, r7, #16
 80011ce:	4619      	mov	r1, r3
 80011d0:	480f      	ldr	r0, [pc, #60]	; (8001210 <HAL_UART_MspInit+0xa4>)
 80011d2:	f000 fba5 	bl	8001920 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80011d6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80011da:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80011dc:	2300      	movs	r3, #0
 80011de:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011e0:	2300      	movs	r3, #0
 80011e2:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011e4:	f107 0310 	add.w	r3, r7, #16
 80011e8:	4619      	mov	r1, r3
 80011ea:	4809      	ldr	r0, [pc, #36]	; (8001210 <HAL_UART_MspInit+0xa4>)
 80011ec:	f000 fb98 	bl	8001920 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 80011f0:	2200      	movs	r2, #0
 80011f2:	2105      	movs	r1, #5
 80011f4:	2025      	movs	r0, #37	; 0x25
 80011f6:	f000 fa9c 	bl	8001732 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80011fa:	2025      	movs	r0, #37	; 0x25
 80011fc:	f000 fab5 	bl	800176a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001200:	bf00      	nop
 8001202:	3720      	adds	r7, #32
 8001204:	46bd      	mov	sp, r7
 8001206:	bd80      	pop	{r7, pc}
 8001208:	40013800 	.word	0x40013800
 800120c:	40021000 	.word	0x40021000
 8001210:	40010800 	.word	0x40010800

08001214 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001214:	b480      	push	{r7}
 8001216:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001218:	e7fe      	b.n	8001218 <NMI_Handler+0x4>

0800121a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800121a:	b480      	push	{r7}
 800121c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800121e:	e7fe      	b.n	800121e <HardFault_Handler+0x4>

08001220 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001220:	b480      	push	{r7}
 8001222:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001224:	e7fe      	b.n	8001224 <MemManage_Handler+0x4>

08001226 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001226:	b480      	push	{r7}
 8001228:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800122a:	e7fe      	b.n	800122a <BusFault_Handler+0x4>

0800122c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800122c:	b480      	push	{r7}
 800122e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001230:	e7fe      	b.n	8001230 <UsageFault_Handler+0x4>

08001232 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001232:	b480      	push	{r7}
 8001234:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001236:	bf00      	nop
 8001238:	46bd      	mov	sp, r7
 800123a:	bc80      	pop	{r7}
 800123c:	4770      	bx	lr

0800123e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800123e:	b480      	push	{r7}
 8001240:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001242:	bf00      	nop
 8001244:	46bd      	mov	sp, r7
 8001246:	bc80      	pop	{r7}
 8001248:	4770      	bx	lr

0800124a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800124a:	b480      	push	{r7}
 800124c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800124e:	bf00      	nop
 8001250:	46bd      	mov	sp, r7
 8001252:	bc80      	pop	{r7}
 8001254:	4770      	bx	lr

08001256 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001256:	b580      	push	{r7, lr}
 8001258:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800125a:	f000 f953 	bl	8001504 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800125e:	bf00      	nop
 8001260:	bd80      	pop	{r7, pc}
	...

08001264 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8001264:	b580      	push	{r7, lr}
 8001266:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8001268:	4802      	ldr	r0, [pc, #8]	; (8001274 <I2C1_EV_IRQHandler+0x10>)
 800126a:	f001 fac5 	bl	80027f8 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 800126e:	bf00      	nop
 8001270:	bd80      	pop	{r7, pc}
 8001272:	bf00      	nop
 8001274:	20000220 	.word	0x20000220

08001278 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8001278:	b580      	push	{r7, lr}
 800127a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 800127c:	4802      	ldr	r0, [pc, #8]	; (8001288 <I2C1_ER_IRQHandler+0x10>)
 800127e:	f001 fc2c 	bl	8002ada <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8001282:	bf00      	nop
 8001284:	bd80      	pop	{r7, pc}
 8001286:	bf00      	nop
 8001288:	20000220 	.word	0x20000220

0800128c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 800128c:	b580      	push	{r7, lr}
 800128e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001290:	4802      	ldr	r0, [pc, #8]	; (800129c <USART1_IRQHandler+0x10>)
 8001292:	f004 f82f 	bl	80052f4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001296:	bf00      	nop
 8001298:	bd80      	pop	{r7, pc}
 800129a:	bf00      	nop
 800129c:	20000280 	.word	0x20000280

080012a0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80012a0:	b480      	push	{r7}
 80012a2:	af00      	add	r7, sp, #0
  return 1;
 80012a4:	2301      	movs	r3, #1
}
 80012a6:	4618      	mov	r0, r3
 80012a8:	46bd      	mov	sp, r7
 80012aa:	bc80      	pop	{r7}
 80012ac:	4770      	bx	lr

080012ae <_kill>:

int _kill(int pid, int sig)
{
 80012ae:	b580      	push	{r7, lr}
 80012b0:	b082      	sub	sp, #8
 80012b2:	af00      	add	r7, sp, #0
 80012b4:	6078      	str	r0, [r7, #4]
 80012b6:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80012b8:	f004 fe9c 	bl	8005ff4 <__errno>
 80012bc:	4603      	mov	r3, r0
 80012be:	2216      	movs	r2, #22
 80012c0:	601a      	str	r2, [r3, #0]
  return -1;
 80012c2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80012c6:	4618      	mov	r0, r3
 80012c8:	3708      	adds	r7, #8
 80012ca:	46bd      	mov	sp, r7
 80012cc:	bd80      	pop	{r7, pc}

080012ce <_exit>:

void _exit (int status)
{
 80012ce:	b580      	push	{r7, lr}
 80012d0:	b082      	sub	sp, #8
 80012d2:	af00      	add	r7, sp, #0
 80012d4:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80012d6:	f04f 31ff 	mov.w	r1, #4294967295
 80012da:	6878      	ldr	r0, [r7, #4]
 80012dc:	f7ff ffe7 	bl	80012ae <_kill>
  while (1) {}    /* Make sure we hang here */
 80012e0:	e7fe      	b.n	80012e0 <_exit+0x12>

080012e2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80012e2:	b580      	push	{r7, lr}
 80012e4:	b086      	sub	sp, #24
 80012e6:	af00      	add	r7, sp, #0
 80012e8:	60f8      	str	r0, [r7, #12]
 80012ea:	60b9      	str	r1, [r7, #8]
 80012ec:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012ee:	2300      	movs	r3, #0
 80012f0:	617b      	str	r3, [r7, #20]
 80012f2:	e00a      	b.n	800130a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80012f4:	f3af 8000 	nop.w
 80012f8:	4601      	mov	r1, r0
 80012fa:	68bb      	ldr	r3, [r7, #8]
 80012fc:	1c5a      	adds	r2, r3, #1
 80012fe:	60ba      	str	r2, [r7, #8]
 8001300:	b2ca      	uxtb	r2, r1
 8001302:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001304:	697b      	ldr	r3, [r7, #20]
 8001306:	3301      	adds	r3, #1
 8001308:	617b      	str	r3, [r7, #20]
 800130a:	697a      	ldr	r2, [r7, #20]
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	429a      	cmp	r2, r3
 8001310:	dbf0      	blt.n	80012f4 <_read+0x12>
  }

  return len;
 8001312:	687b      	ldr	r3, [r7, #4]
}
 8001314:	4618      	mov	r0, r3
 8001316:	3718      	adds	r7, #24
 8001318:	46bd      	mov	sp, r7
 800131a:	bd80      	pop	{r7, pc}

0800131c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800131c:	b580      	push	{r7, lr}
 800131e:	b086      	sub	sp, #24
 8001320:	af00      	add	r7, sp, #0
 8001322:	60f8      	str	r0, [r7, #12]
 8001324:	60b9      	str	r1, [r7, #8]
 8001326:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001328:	2300      	movs	r3, #0
 800132a:	617b      	str	r3, [r7, #20]
 800132c:	e009      	b.n	8001342 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800132e:	68bb      	ldr	r3, [r7, #8]
 8001330:	1c5a      	adds	r2, r3, #1
 8001332:	60ba      	str	r2, [r7, #8]
 8001334:	781b      	ldrb	r3, [r3, #0]
 8001336:	4618      	mov	r0, r3
 8001338:	f7ff fd5c 	bl	8000df4 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800133c:	697b      	ldr	r3, [r7, #20]
 800133e:	3301      	adds	r3, #1
 8001340:	617b      	str	r3, [r7, #20]
 8001342:	697a      	ldr	r2, [r7, #20]
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	429a      	cmp	r2, r3
 8001348:	dbf1      	blt.n	800132e <_write+0x12>
  }
  return len;
 800134a:	687b      	ldr	r3, [r7, #4]
}
 800134c:	4618      	mov	r0, r3
 800134e:	3718      	adds	r7, #24
 8001350:	46bd      	mov	sp, r7
 8001352:	bd80      	pop	{r7, pc}

08001354 <_close>:

int _close(int file)
{
 8001354:	b480      	push	{r7}
 8001356:	b083      	sub	sp, #12
 8001358:	af00      	add	r7, sp, #0
 800135a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800135c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001360:	4618      	mov	r0, r3
 8001362:	370c      	adds	r7, #12
 8001364:	46bd      	mov	sp, r7
 8001366:	bc80      	pop	{r7}
 8001368:	4770      	bx	lr

0800136a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800136a:	b480      	push	{r7}
 800136c:	b083      	sub	sp, #12
 800136e:	af00      	add	r7, sp, #0
 8001370:	6078      	str	r0, [r7, #4]
 8001372:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001374:	683b      	ldr	r3, [r7, #0]
 8001376:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800137a:	605a      	str	r2, [r3, #4]
  return 0;
 800137c:	2300      	movs	r3, #0
}
 800137e:	4618      	mov	r0, r3
 8001380:	370c      	adds	r7, #12
 8001382:	46bd      	mov	sp, r7
 8001384:	bc80      	pop	{r7}
 8001386:	4770      	bx	lr

08001388 <_isatty>:

int _isatty(int file)
{
 8001388:	b480      	push	{r7}
 800138a:	b083      	sub	sp, #12
 800138c:	af00      	add	r7, sp, #0
 800138e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001390:	2301      	movs	r3, #1
}
 8001392:	4618      	mov	r0, r3
 8001394:	370c      	adds	r7, #12
 8001396:	46bd      	mov	sp, r7
 8001398:	bc80      	pop	{r7}
 800139a:	4770      	bx	lr

0800139c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800139c:	b480      	push	{r7}
 800139e:	b085      	sub	sp, #20
 80013a0:	af00      	add	r7, sp, #0
 80013a2:	60f8      	str	r0, [r7, #12]
 80013a4:	60b9      	str	r1, [r7, #8]
 80013a6:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80013a8:	2300      	movs	r3, #0
}
 80013aa:	4618      	mov	r0, r3
 80013ac:	3714      	adds	r7, #20
 80013ae:	46bd      	mov	sp, r7
 80013b0:	bc80      	pop	{r7}
 80013b2:	4770      	bx	lr

080013b4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80013b4:	b580      	push	{r7, lr}
 80013b6:	b086      	sub	sp, #24
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80013bc:	4a14      	ldr	r2, [pc, #80]	; (8001410 <_sbrk+0x5c>)
 80013be:	4b15      	ldr	r3, [pc, #84]	; (8001414 <_sbrk+0x60>)
 80013c0:	1ad3      	subs	r3, r2, r3
 80013c2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80013c4:	697b      	ldr	r3, [r7, #20]
 80013c6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80013c8:	4b13      	ldr	r3, [pc, #76]	; (8001418 <_sbrk+0x64>)
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d102      	bne.n	80013d6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80013d0:	4b11      	ldr	r3, [pc, #68]	; (8001418 <_sbrk+0x64>)
 80013d2:	4a12      	ldr	r2, [pc, #72]	; (800141c <_sbrk+0x68>)
 80013d4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80013d6:	4b10      	ldr	r3, [pc, #64]	; (8001418 <_sbrk+0x64>)
 80013d8:	681a      	ldr	r2, [r3, #0]
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	4413      	add	r3, r2
 80013de:	693a      	ldr	r2, [r7, #16]
 80013e0:	429a      	cmp	r2, r3
 80013e2:	d207      	bcs.n	80013f4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80013e4:	f004 fe06 	bl	8005ff4 <__errno>
 80013e8:	4603      	mov	r3, r0
 80013ea:	220c      	movs	r2, #12
 80013ec:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80013ee:	f04f 33ff 	mov.w	r3, #4294967295
 80013f2:	e009      	b.n	8001408 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80013f4:	4b08      	ldr	r3, [pc, #32]	; (8001418 <_sbrk+0x64>)
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80013fa:	4b07      	ldr	r3, [pc, #28]	; (8001418 <_sbrk+0x64>)
 80013fc:	681a      	ldr	r2, [r3, #0]
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	4413      	add	r3, r2
 8001402:	4a05      	ldr	r2, [pc, #20]	; (8001418 <_sbrk+0x64>)
 8001404:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001406:	68fb      	ldr	r3, [r7, #12]
}
 8001408:	4618      	mov	r0, r3
 800140a:	3718      	adds	r7, #24
 800140c:	46bd      	mov	sp, r7
 800140e:	bd80      	pop	{r7, pc}
 8001410:	20005000 	.word	0x20005000
 8001414:	00000400 	.word	0x00000400
 8001418:	20000208 	.word	0x20000208
 800141c:	200002d0 	.word	0x200002d0

08001420 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001420:	b480      	push	{r7}
 8001422:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001424:	bf00      	nop
 8001426:	46bd      	mov	sp, r7
 8001428:	bc80      	pop	{r7}
 800142a:	4770      	bx	lr

0800142c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 800142c:	f7ff fff8 	bl	8001420 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001430:	480b      	ldr	r0, [pc, #44]	; (8001460 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001432:	490c      	ldr	r1, [pc, #48]	; (8001464 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001434:	4a0c      	ldr	r2, [pc, #48]	; (8001468 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001436:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001438:	e002      	b.n	8001440 <LoopCopyDataInit>

0800143a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800143a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800143c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800143e:	3304      	adds	r3, #4

08001440 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001440:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001442:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001444:	d3f9      	bcc.n	800143a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001446:	4a09      	ldr	r2, [pc, #36]	; (800146c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001448:	4c09      	ldr	r4, [pc, #36]	; (8001470 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800144a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800144c:	e001      	b.n	8001452 <LoopFillZerobss>

0800144e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800144e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001450:	3204      	adds	r2, #4

08001452 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001452:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001454:	d3fb      	bcc.n	800144e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001456:	f004 fdd3 	bl	8006000 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800145a:	f7ff fcdd 	bl	8000e18 <main>
  bx lr
 800145e:	4770      	bx	lr
  ldr r0, =_sdata
 8001460:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001464:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8001468:	0800ae1c 	.word	0x0800ae1c
  ldr r2, =_sbss
 800146c:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8001470:	200002cc 	.word	0x200002cc

08001474 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001474:	e7fe      	b.n	8001474 <ADC1_2_IRQHandler>
	...

08001478 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001478:	b580      	push	{r7, lr}
 800147a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800147c:	4b08      	ldr	r3, [pc, #32]	; (80014a0 <HAL_Init+0x28>)
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	4a07      	ldr	r2, [pc, #28]	; (80014a0 <HAL_Init+0x28>)
 8001482:	f043 0310 	orr.w	r3, r3, #16
 8001486:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001488:	2003      	movs	r0, #3
 800148a:	f000 f947 	bl	800171c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800148e:	200f      	movs	r0, #15
 8001490:	f000 f808 	bl	80014a4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001494:	f7ff fdfa 	bl	800108c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001498:	2300      	movs	r3, #0
}
 800149a:	4618      	mov	r0, r3
 800149c:	bd80      	pop	{r7, pc}
 800149e:	bf00      	nop
 80014a0:	40022000 	.word	0x40022000

080014a4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80014a4:	b580      	push	{r7, lr}
 80014a6:	b082      	sub	sp, #8
 80014a8:	af00      	add	r7, sp, #0
 80014aa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80014ac:	4b12      	ldr	r3, [pc, #72]	; (80014f8 <HAL_InitTick+0x54>)
 80014ae:	681a      	ldr	r2, [r3, #0]
 80014b0:	4b12      	ldr	r3, [pc, #72]	; (80014fc <HAL_InitTick+0x58>)
 80014b2:	781b      	ldrb	r3, [r3, #0]
 80014b4:	4619      	mov	r1, r3
 80014b6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80014ba:	fbb3 f3f1 	udiv	r3, r3, r1
 80014be:	fbb2 f3f3 	udiv	r3, r2, r3
 80014c2:	4618      	mov	r0, r3
 80014c4:	f000 f95f 	bl	8001786 <HAL_SYSTICK_Config>
 80014c8:	4603      	mov	r3, r0
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d001      	beq.n	80014d2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80014ce:	2301      	movs	r3, #1
 80014d0:	e00e      	b.n	80014f0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	2b0f      	cmp	r3, #15
 80014d6:	d80a      	bhi.n	80014ee <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80014d8:	2200      	movs	r2, #0
 80014da:	6879      	ldr	r1, [r7, #4]
 80014dc:	f04f 30ff 	mov.w	r0, #4294967295
 80014e0:	f000 f927 	bl	8001732 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80014e4:	4a06      	ldr	r2, [pc, #24]	; (8001500 <HAL_InitTick+0x5c>)
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80014ea:	2300      	movs	r3, #0
 80014ec:	e000      	b.n	80014f0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80014ee:	2301      	movs	r3, #1
}
 80014f0:	4618      	mov	r0, r3
 80014f2:	3708      	adds	r7, #8
 80014f4:	46bd      	mov	sp, r7
 80014f6:	bd80      	pop	{r7, pc}
 80014f8:	20000000 	.word	0x20000000
 80014fc:	20000008 	.word	0x20000008
 8001500:	20000004 	.word	0x20000004

08001504 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001504:	b480      	push	{r7}
 8001506:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001508:	4b05      	ldr	r3, [pc, #20]	; (8001520 <HAL_IncTick+0x1c>)
 800150a:	781b      	ldrb	r3, [r3, #0]
 800150c:	461a      	mov	r2, r3
 800150e:	4b05      	ldr	r3, [pc, #20]	; (8001524 <HAL_IncTick+0x20>)
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	4413      	add	r3, r2
 8001514:	4a03      	ldr	r2, [pc, #12]	; (8001524 <HAL_IncTick+0x20>)
 8001516:	6013      	str	r3, [r2, #0]
}
 8001518:	bf00      	nop
 800151a:	46bd      	mov	sp, r7
 800151c:	bc80      	pop	{r7}
 800151e:	4770      	bx	lr
 8001520:	20000008 	.word	0x20000008
 8001524:	200002c8 	.word	0x200002c8

08001528 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001528:	b480      	push	{r7}
 800152a:	af00      	add	r7, sp, #0
  return uwTick;
 800152c:	4b02      	ldr	r3, [pc, #8]	; (8001538 <HAL_GetTick+0x10>)
 800152e:	681b      	ldr	r3, [r3, #0]
}
 8001530:	4618      	mov	r0, r3
 8001532:	46bd      	mov	sp, r7
 8001534:	bc80      	pop	{r7}
 8001536:	4770      	bx	lr
 8001538:	200002c8 	.word	0x200002c8

0800153c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800153c:	b580      	push	{r7, lr}
 800153e:	b084      	sub	sp, #16
 8001540:	af00      	add	r7, sp, #0
 8001542:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001544:	f7ff fff0 	bl	8001528 <HAL_GetTick>
 8001548:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800154e:	68fb      	ldr	r3, [r7, #12]
 8001550:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001554:	d005      	beq.n	8001562 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001556:	4b0a      	ldr	r3, [pc, #40]	; (8001580 <HAL_Delay+0x44>)
 8001558:	781b      	ldrb	r3, [r3, #0]
 800155a:	461a      	mov	r2, r3
 800155c:	68fb      	ldr	r3, [r7, #12]
 800155e:	4413      	add	r3, r2
 8001560:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001562:	bf00      	nop
 8001564:	f7ff ffe0 	bl	8001528 <HAL_GetTick>
 8001568:	4602      	mov	r2, r0
 800156a:	68bb      	ldr	r3, [r7, #8]
 800156c:	1ad3      	subs	r3, r2, r3
 800156e:	68fa      	ldr	r2, [r7, #12]
 8001570:	429a      	cmp	r2, r3
 8001572:	d8f7      	bhi.n	8001564 <HAL_Delay+0x28>
  {
  }
}
 8001574:	bf00      	nop
 8001576:	bf00      	nop
 8001578:	3710      	adds	r7, #16
 800157a:	46bd      	mov	sp, r7
 800157c:	bd80      	pop	{r7, pc}
 800157e:	bf00      	nop
 8001580:	20000008 	.word	0x20000008

08001584 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001584:	b480      	push	{r7}
 8001586:	b085      	sub	sp, #20
 8001588:	af00      	add	r7, sp, #0
 800158a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	f003 0307 	and.w	r3, r3, #7
 8001592:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001594:	4b0c      	ldr	r3, [pc, #48]	; (80015c8 <__NVIC_SetPriorityGrouping+0x44>)
 8001596:	68db      	ldr	r3, [r3, #12]
 8001598:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800159a:	68ba      	ldr	r2, [r7, #8]
 800159c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80015a0:	4013      	ands	r3, r2
 80015a2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80015a4:	68fb      	ldr	r3, [r7, #12]
 80015a6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80015a8:	68bb      	ldr	r3, [r7, #8]
 80015aa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80015ac:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80015b0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80015b4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80015b6:	4a04      	ldr	r2, [pc, #16]	; (80015c8 <__NVIC_SetPriorityGrouping+0x44>)
 80015b8:	68bb      	ldr	r3, [r7, #8]
 80015ba:	60d3      	str	r3, [r2, #12]
}
 80015bc:	bf00      	nop
 80015be:	3714      	adds	r7, #20
 80015c0:	46bd      	mov	sp, r7
 80015c2:	bc80      	pop	{r7}
 80015c4:	4770      	bx	lr
 80015c6:	bf00      	nop
 80015c8:	e000ed00 	.word	0xe000ed00

080015cc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80015cc:	b480      	push	{r7}
 80015ce:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80015d0:	4b04      	ldr	r3, [pc, #16]	; (80015e4 <__NVIC_GetPriorityGrouping+0x18>)
 80015d2:	68db      	ldr	r3, [r3, #12]
 80015d4:	0a1b      	lsrs	r3, r3, #8
 80015d6:	f003 0307 	and.w	r3, r3, #7
}
 80015da:	4618      	mov	r0, r3
 80015dc:	46bd      	mov	sp, r7
 80015de:	bc80      	pop	{r7}
 80015e0:	4770      	bx	lr
 80015e2:	bf00      	nop
 80015e4:	e000ed00 	.word	0xe000ed00

080015e8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80015e8:	b480      	push	{r7}
 80015ea:	b083      	sub	sp, #12
 80015ec:	af00      	add	r7, sp, #0
 80015ee:	4603      	mov	r3, r0
 80015f0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80015f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	db0b      	blt.n	8001612 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80015fa:	79fb      	ldrb	r3, [r7, #7]
 80015fc:	f003 021f 	and.w	r2, r3, #31
 8001600:	4906      	ldr	r1, [pc, #24]	; (800161c <__NVIC_EnableIRQ+0x34>)
 8001602:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001606:	095b      	lsrs	r3, r3, #5
 8001608:	2001      	movs	r0, #1
 800160a:	fa00 f202 	lsl.w	r2, r0, r2
 800160e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001612:	bf00      	nop
 8001614:	370c      	adds	r7, #12
 8001616:	46bd      	mov	sp, r7
 8001618:	bc80      	pop	{r7}
 800161a:	4770      	bx	lr
 800161c:	e000e100 	.word	0xe000e100

08001620 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001620:	b480      	push	{r7}
 8001622:	b083      	sub	sp, #12
 8001624:	af00      	add	r7, sp, #0
 8001626:	4603      	mov	r3, r0
 8001628:	6039      	str	r1, [r7, #0]
 800162a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800162c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001630:	2b00      	cmp	r3, #0
 8001632:	db0a      	blt.n	800164a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001634:	683b      	ldr	r3, [r7, #0]
 8001636:	b2da      	uxtb	r2, r3
 8001638:	490c      	ldr	r1, [pc, #48]	; (800166c <__NVIC_SetPriority+0x4c>)
 800163a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800163e:	0112      	lsls	r2, r2, #4
 8001640:	b2d2      	uxtb	r2, r2
 8001642:	440b      	add	r3, r1
 8001644:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001648:	e00a      	b.n	8001660 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800164a:	683b      	ldr	r3, [r7, #0]
 800164c:	b2da      	uxtb	r2, r3
 800164e:	4908      	ldr	r1, [pc, #32]	; (8001670 <__NVIC_SetPriority+0x50>)
 8001650:	79fb      	ldrb	r3, [r7, #7]
 8001652:	f003 030f 	and.w	r3, r3, #15
 8001656:	3b04      	subs	r3, #4
 8001658:	0112      	lsls	r2, r2, #4
 800165a:	b2d2      	uxtb	r2, r2
 800165c:	440b      	add	r3, r1
 800165e:	761a      	strb	r2, [r3, #24]
}
 8001660:	bf00      	nop
 8001662:	370c      	adds	r7, #12
 8001664:	46bd      	mov	sp, r7
 8001666:	bc80      	pop	{r7}
 8001668:	4770      	bx	lr
 800166a:	bf00      	nop
 800166c:	e000e100 	.word	0xe000e100
 8001670:	e000ed00 	.word	0xe000ed00

08001674 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001674:	b480      	push	{r7}
 8001676:	b089      	sub	sp, #36	; 0x24
 8001678:	af00      	add	r7, sp, #0
 800167a:	60f8      	str	r0, [r7, #12]
 800167c:	60b9      	str	r1, [r7, #8]
 800167e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001680:	68fb      	ldr	r3, [r7, #12]
 8001682:	f003 0307 	and.w	r3, r3, #7
 8001686:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001688:	69fb      	ldr	r3, [r7, #28]
 800168a:	f1c3 0307 	rsb	r3, r3, #7
 800168e:	2b04      	cmp	r3, #4
 8001690:	bf28      	it	cs
 8001692:	2304      	movcs	r3, #4
 8001694:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001696:	69fb      	ldr	r3, [r7, #28]
 8001698:	3304      	adds	r3, #4
 800169a:	2b06      	cmp	r3, #6
 800169c:	d902      	bls.n	80016a4 <NVIC_EncodePriority+0x30>
 800169e:	69fb      	ldr	r3, [r7, #28]
 80016a0:	3b03      	subs	r3, #3
 80016a2:	e000      	b.n	80016a6 <NVIC_EncodePriority+0x32>
 80016a4:	2300      	movs	r3, #0
 80016a6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016a8:	f04f 32ff 	mov.w	r2, #4294967295
 80016ac:	69bb      	ldr	r3, [r7, #24]
 80016ae:	fa02 f303 	lsl.w	r3, r2, r3
 80016b2:	43da      	mvns	r2, r3
 80016b4:	68bb      	ldr	r3, [r7, #8]
 80016b6:	401a      	ands	r2, r3
 80016b8:	697b      	ldr	r3, [r7, #20]
 80016ba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80016bc:	f04f 31ff 	mov.w	r1, #4294967295
 80016c0:	697b      	ldr	r3, [r7, #20]
 80016c2:	fa01 f303 	lsl.w	r3, r1, r3
 80016c6:	43d9      	mvns	r1, r3
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016cc:	4313      	orrs	r3, r2
         );
}
 80016ce:	4618      	mov	r0, r3
 80016d0:	3724      	adds	r7, #36	; 0x24
 80016d2:	46bd      	mov	sp, r7
 80016d4:	bc80      	pop	{r7}
 80016d6:	4770      	bx	lr

080016d8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80016d8:	b580      	push	{r7, lr}
 80016da:	b082      	sub	sp, #8
 80016dc:	af00      	add	r7, sp, #0
 80016de:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	3b01      	subs	r3, #1
 80016e4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80016e8:	d301      	bcc.n	80016ee <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80016ea:	2301      	movs	r3, #1
 80016ec:	e00f      	b.n	800170e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80016ee:	4a0a      	ldr	r2, [pc, #40]	; (8001718 <SysTick_Config+0x40>)
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	3b01      	subs	r3, #1
 80016f4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80016f6:	210f      	movs	r1, #15
 80016f8:	f04f 30ff 	mov.w	r0, #4294967295
 80016fc:	f7ff ff90 	bl	8001620 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001700:	4b05      	ldr	r3, [pc, #20]	; (8001718 <SysTick_Config+0x40>)
 8001702:	2200      	movs	r2, #0
 8001704:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001706:	4b04      	ldr	r3, [pc, #16]	; (8001718 <SysTick_Config+0x40>)
 8001708:	2207      	movs	r2, #7
 800170a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800170c:	2300      	movs	r3, #0
}
 800170e:	4618      	mov	r0, r3
 8001710:	3708      	adds	r7, #8
 8001712:	46bd      	mov	sp, r7
 8001714:	bd80      	pop	{r7, pc}
 8001716:	bf00      	nop
 8001718:	e000e010 	.word	0xe000e010

0800171c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800171c:	b580      	push	{r7, lr}
 800171e:	b082      	sub	sp, #8
 8001720:	af00      	add	r7, sp, #0
 8001722:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001724:	6878      	ldr	r0, [r7, #4]
 8001726:	f7ff ff2d 	bl	8001584 <__NVIC_SetPriorityGrouping>
}
 800172a:	bf00      	nop
 800172c:	3708      	adds	r7, #8
 800172e:	46bd      	mov	sp, r7
 8001730:	bd80      	pop	{r7, pc}

08001732 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001732:	b580      	push	{r7, lr}
 8001734:	b086      	sub	sp, #24
 8001736:	af00      	add	r7, sp, #0
 8001738:	4603      	mov	r3, r0
 800173a:	60b9      	str	r1, [r7, #8]
 800173c:	607a      	str	r2, [r7, #4]
 800173e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001740:	2300      	movs	r3, #0
 8001742:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001744:	f7ff ff42 	bl	80015cc <__NVIC_GetPriorityGrouping>
 8001748:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800174a:	687a      	ldr	r2, [r7, #4]
 800174c:	68b9      	ldr	r1, [r7, #8]
 800174e:	6978      	ldr	r0, [r7, #20]
 8001750:	f7ff ff90 	bl	8001674 <NVIC_EncodePriority>
 8001754:	4602      	mov	r2, r0
 8001756:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800175a:	4611      	mov	r1, r2
 800175c:	4618      	mov	r0, r3
 800175e:	f7ff ff5f 	bl	8001620 <__NVIC_SetPriority>
}
 8001762:	bf00      	nop
 8001764:	3718      	adds	r7, #24
 8001766:	46bd      	mov	sp, r7
 8001768:	bd80      	pop	{r7, pc}

0800176a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800176a:	b580      	push	{r7, lr}
 800176c:	b082      	sub	sp, #8
 800176e:	af00      	add	r7, sp, #0
 8001770:	4603      	mov	r3, r0
 8001772:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001774:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001778:	4618      	mov	r0, r3
 800177a:	f7ff ff35 	bl	80015e8 <__NVIC_EnableIRQ>
}
 800177e:	bf00      	nop
 8001780:	3708      	adds	r7, #8
 8001782:	46bd      	mov	sp, r7
 8001784:	bd80      	pop	{r7, pc}

08001786 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001786:	b580      	push	{r7, lr}
 8001788:	b082      	sub	sp, #8
 800178a:	af00      	add	r7, sp, #0
 800178c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800178e:	6878      	ldr	r0, [r7, #4]
 8001790:	f7ff ffa2 	bl	80016d8 <SysTick_Config>
 8001794:	4603      	mov	r3, r0
}
 8001796:	4618      	mov	r0, r3
 8001798:	3708      	adds	r7, #8
 800179a:	46bd      	mov	sp, r7
 800179c:	bd80      	pop	{r7, pc}

0800179e <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800179e:	b480      	push	{r7}
 80017a0:	b085      	sub	sp, #20
 80017a2:	af00      	add	r7, sp, #0
 80017a4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80017a6:	2300      	movs	r3, #0
 80017a8:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80017b0:	b2db      	uxtb	r3, r3
 80017b2:	2b02      	cmp	r3, #2
 80017b4:	d008      	beq.n	80017c8 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	2204      	movs	r2, #4
 80017ba:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	2200      	movs	r2, #0
 80017c0:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80017c4:	2301      	movs	r3, #1
 80017c6:	e020      	b.n	800180a <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	681a      	ldr	r2, [r3, #0]
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	f022 020e 	bic.w	r2, r2, #14
 80017d6:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	681a      	ldr	r2, [r3, #0]
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	f022 0201 	bic.w	r2, r2, #1
 80017e6:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80017f0:	2101      	movs	r1, #1
 80017f2:	fa01 f202 	lsl.w	r2, r1, r2
 80017f6:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	2201      	movs	r2, #1
 80017fc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	2200      	movs	r2, #0
 8001804:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8001808:	7bfb      	ldrb	r3, [r7, #15]
}
 800180a:	4618      	mov	r0, r3
 800180c:	3714      	adds	r7, #20
 800180e:	46bd      	mov	sp, r7
 8001810:	bc80      	pop	{r7}
 8001812:	4770      	bx	lr

08001814 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001814:	b580      	push	{r7, lr}
 8001816:	b084      	sub	sp, #16
 8001818:	af00      	add	r7, sp, #0
 800181a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800181c:	2300      	movs	r3, #0
 800181e:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001826:	b2db      	uxtb	r3, r3
 8001828:	2b02      	cmp	r3, #2
 800182a:	d005      	beq.n	8001838 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	2204      	movs	r2, #4
 8001830:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8001832:	2301      	movs	r3, #1
 8001834:	73fb      	strb	r3, [r7, #15]
 8001836:	e051      	b.n	80018dc <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	681a      	ldr	r2, [r3, #0]
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	f022 020e 	bic.w	r2, r2, #14
 8001846:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	681a      	ldr	r2, [r3, #0]
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	f022 0201 	bic.w	r2, r2, #1
 8001856:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	4a22      	ldr	r2, [pc, #136]	; (80018e8 <HAL_DMA_Abort_IT+0xd4>)
 800185e:	4293      	cmp	r3, r2
 8001860:	d029      	beq.n	80018b6 <HAL_DMA_Abort_IT+0xa2>
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	4a21      	ldr	r2, [pc, #132]	; (80018ec <HAL_DMA_Abort_IT+0xd8>)
 8001868:	4293      	cmp	r3, r2
 800186a:	d022      	beq.n	80018b2 <HAL_DMA_Abort_IT+0x9e>
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	4a1f      	ldr	r2, [pc, #124]	; (80018f0 <HAL_DMA_Abort_IT+0xdc>)
 8001872:	4293      	cmp	r3, r2
 8001874:	d01a      	beq.n	80018ac <HAL_DMA_Abort_IT+0x98>
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	4a1e      	ldr	r2, [pc, #120]	; (80018f4 <HAL_DMA_Abort_IT+0xe0>)
 800187c:	4293      	cmp	r3, r2
 800187e:	d012      	beq.n	80018a6 <HAL_DMA_Abort_IT+0x92>
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	4a1c      	ldr	r2, [pc, #112]	; (80018f8 <HAL_DMA_Abort_IT+0xe4>)
 8001886:	4293      	cmp	r3, r2
 8001888:	d00a      	beq.n	80018a0 <HAL_DMA_Abort_IT+0x8c>
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	4a1b      	ldr	r2, [pc, #108]	; (80018fc <HAL_DMA_Abort_IT+0xe8>)
 8001890:	4293      	cmp	r3, r2
 8001892:	d102      	bne.n	800189a <HAL_DMA_Abort_IT+0x86>
 8001894:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8001898:	e00e      	b.n	80018b8 <HAL_DMA_Abort_IT+0xa4>
 800189a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800189e:	e00b      	b.n	80018b8 <HAL_DMA_Abort_IT+0xa4>
 80018a0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80018a4:	e008      	b.n	80018b8 <HAL_DMA_Abort_IT+0xa4>
 80018a6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80018aa:	e005      	b.n	80018b8 <HAL_DMA_Abort_IT+0xa4>
 80018ac:	f44f 7380 	mov.w	r3, #256	; 0x100
 80018b0:	e002      	b.n	80018b8 <HAL_DMA_Abort_IT+0xa4>
 80018b2:	2310      	movs	r3, #16
 80018b4:	e000      	b.n	80018b8 <HAL_DMA_Abort_IT+0xa4>
 80018b6:	2301      	movs	r3, #1
 80018b8:	4a11      	ldr	r2, [pc, #68]	; (8001900 <HAL_DMA_Abort_IT+0xec>)
 80018ba:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	2201      	movs	r2, #1
 80018c0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	2200      	movs	r2, #0
 80018c8:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d003      	beq.n	80018dc <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80018d8:	6878      	ldr	r0, [r7, #4]
 80018da:	4798      	blx	r3
    } 
  }
  return status;
 80018dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80018de:	4618      	mov	r0, r3
 80018e0:	3710      	adds	r7, #16
 80018e2:	46bd      	mov	sp, r7
 80018e4:	bd80      	pop	{r7, pc}
 80018e6:	bf00      	nop
 80018e8:	40020008 	.word	0x40020008
 80018ec:	4002001c 	.word	0x4002001c
 80018f0:	40020030 	.word	0x40020030
 80018f4:	40020044 	.word	0x40020044
 80018f8:	40020058 	.word	0x40020058
 80018fc:	4002006c 	.word	0x4002006c
 8001900:	40020000 	.word	0x40020000

08001904 <HAL_DMA_GetState>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8001904:	b480      	push	{r7}
 8001906:	b083      	sub	sp, #12
 8001908:	af00      	add	r7, sp, #0
 800190a:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001912:	b2db      	uxtb	r3, r3
}
 8001914:	4618      	mov	r0, r3
 8001916:	370c      	adds	r7, #12
 8001918:	46bd      	mov	sp, r7
 800191a:	bc80      	pop	{r7}
 800191c:	4770      	bx	lr
	...

08001920 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001920:	b480      	push	{r7}
 8001922:	b08b      	sub	sp, #44	; 0x2c
 8001924:	af00      	add	r7, sp, #0
 8001926:	6078      	str	r0, [r7, #4]
 8001928:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800192a:	2300      	movs	r3, #0
 800192c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800192e:	2300      	movs	r3, #0
 8001930:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001932:	e169      	b.n	8001c08 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001934:	2201      	movs	r2, #1
 8001936:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001938:	fa02 f303 	lsl.w	r3, r2, r3
 800193c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800193e:	683b      	ldr	r3, [r7, #0]
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	69fa      	ldr	r2, [r7, #28]
 8001944:	4013      	ands	r3, r2
 8001946:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001948:	69ba      	ldr	r2, [r7, #24]
 800194a:	69fb      	ldr	r3, [r7, #28]
 800194c:	429a      	cmp	r2, r3
 800194e:	f040 8158 	bne.w	8001c02 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001952:	683b      	ldr	r3, [r7, #0]
 8001954:	685b      	ldr	r3, [r3, #4]
 8001956:	4a9a      	ldr	r2, [pc, #616]	; (8001bc0 <HAL_GPIO_Init+0x2a0>)
 8001958:	4293      	cmp	r3, r2
 800195a:	d05e      	beq.n	8001a1a <HAL_GPIO_Init+0xfa>
 800195c:	4a98      	ldr	r2, [pc, #608]	; (8001bc0 <HAL_GPIO_Init+0x2a0>)
 800195e:	4293      	cmp	r3, r2
 8001960:	d875      	bhi.n	8001a4e <HAL_GPIO_Init+0x12e>
 8001962:	4a98      	ldr	r2, [pc, #608]	; (8001bc4 <HAL_GPIO_Init+0x2a4>)
 8001964:	4293      	cmp	r3, r2
 8001966:	d058      	beq.n	8001a1a <HAL_GPIO_Init+0xfa>
 8001968:	4a96      	ldr	r2, [pc, #600]	; (8001bc4 <HAL_GPIO_Init+0x2a4>)
 800196a:	4293      	cmp	r3, r2
 800196c:	d86f      	bhi.n	8001a4e <HAL_GPIO_Init+0x12e>
 800196e:	4a96      	ldr	r2, [pc, #600]	; (8001bc8 <HAL_GPIO_Init+0x2a8>)
 8001970:	4293      	cmp	r3, r2
 8001972:	d052      	beq.n	8001a1a <HAL_GPIO_Init+0xfa>
 8001974:	4a94      	ldr	r2, [pc, #592]	; (8001bc8 <HAL_GPIO_Init+0x2a8>)
 8001976:	4293      	cmp	r3, r2
 8001978:	d869      	bhi.n	8001a4e <HAL_GPIO_Init+0x12e>
 800197a:	4a94      	ldr	r2, [pc, #592]	; (8001bcc <HAL_GPIO_Init+0x2ac>)
 800197c:	4293      	cmp	r3, r2
 800197e:	d04c      	beq.n	8001a1a <HAL_GPIO_Init+0xfa>
 8001980:	4a92      	ldr	r2, [pc, #584]	; (8001bcc <HAL_GPIO_Init+0x2ac>)
 8001982:	4293      	cmp	r3, r2
 8001984:	d863      	bhi.n	8001a4e <HAL_GPIO_Init+0x12e>
 8001986:	4a92      	ldr	r2, [pc, #584]	; (8001bd0 <HAL_GPIO_Init+0x2b0>)
 8001988:	4293      	cmp	r3, r2
 800198a:	d046      	beq.n	8001a1a <HAL_GPIO_Init+0xfa>
 800198c:	4a90      	ldr	r2, [pc, #576]	; (8001bd0 <HAL_GPIO_Init+0x2b0>)
 800198e:	4293      	cmp	r3, r2
 8001990:	d85d      	bhi.n	8001a4e <HAL_GPIO_Init+0x12e>
 8001992:	2b12      	cmp	r3, #18
 8001994:	d82a      	bhi.n	80019ec <HAL_GPIO_Init+0xcc>
 8001996:	2b12      	cmp	r3, #18
 8001998:	d859      	bhi.n	8001a4e <HAL_GPIO_Init+0x12e>
 800199a:	a201      	add	r2, pc, #4	; (adr r2, 80019a0 <HAL_GPIO_Init+0x80>)
 800199c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80019a0:	08001a1b 	.word	0x08001a1b
 80019a4:	080019f5 	.word	0x080019f5
 80019a8:	08001a07 	.word	0x08001a07
 80019ac:	08001a49 	.word	0x08001a49
 80019b0:	08001a4f 	.word	0x08001a4f
 80019b4:	08001a4f 	.word	0x08001a4f
 80019b8:	08001a4f 	.word	0x08001a4f
 80019bc:	08001a4f 	.word	0x08001a4f
 80019c0:	08001a4f 	.word	0x08001a4f
 80019c4:	08001a4f 	.word	0x08001a4f
 80019c8:	08001a4f 	.word	0x08001a4f
 80019cc:	08001a4f 	.word	0x08001a4f
 80019d0:	08001a4f 	.word	0x08001a4f
 80019d4:	08001a4f 	.word	0x08001a4f
 80019d8:	08001a4f 	.word	0x08001a4f
 80019dc:	08001a4f 	.word	0x08001a4f
 80019e0:	08001a4f 	.word	0x08001a4f
 80019e4:	080019fd 	.word	0x080019fd
 80019e8:	08001a11 	.word	0x08001a11
 80019ec:	4a79      	ldr	r2, [pc, #484]	; (8001bd4 <HAL_GPIO_Init+0x2b4>)
 80019ee:	4293      	cmp	r3, r2
 80019f0:	d013      	beq.n	8001a1a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80019f2:	e02c      	b.n	8001a4e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80019f4:	683b      	ldr	r3, [r7, #0]
 80019f6:	68db      	ldr	r3, [r3, #12]
 80019f8:	623b      	str	r3, [r7, #32]
          break;
 80019fa:	e029      	b.n	8001a50 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80019fc:	683b      	ldr	r3, [r7, #0]
 80019fe:	68db      	ldr	r3, [r3, #12]
 8001a00:	3304      	adds	r3, #4
 8001a02:	623b      	str	r3, [r7, #32]
          break;
 8001a04:	e024      	b.n	8001a50 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001a06:	683b      	ldr	r3, [r7, #0]
 8001a08:	68db      	ldr	r3, [r3, #12]
 8001a0a:	3308      	adds	r3, #8
 8001a0c:	623b      	str	r3, [r7, #32]
          break;
 8001a0e:	e01f      	b.n	8001a50 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001a10:	683b      	ldr	r3, [r7, #0]
 8001a12:	68db      	ldr	r3, [r3, #12]
 8001a14:	330c      	adds	r3, #12
 8001a16:	623b      	str	r3, [r7, #32]
          break;
 8001a18:	e01a      	b.n	8001a50 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001a1a:	683b      	ldr	r3, [r7, #0]
 8001a1c:	689b      	ldr	r3, [r3, #8]
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d102      	bne.n	8001a28 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001a22:	2304      	movs	r3, #4
 8001a24:	623b      	str	r3, [r7, #32]
          break;
 8001a26:	e013      	b.n	8001a50 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001a28:	683b      	ldr	r3, [r7, #0]
 8001a2a:	689b      	ldr	r3, [r3, #8]
 8001a2c:	2b01      	cmp	r3, #1
 8001a2e:	d105      	bne.n	8001a3c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001a30:	2308      	movs	r3, #8
 8001a32:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	69fa      	ldr	r2, [r7, #28]
 8001a38:	611a      	str	r2, [r3, #16]
          break;
 8001a3a:	e009      	b.n	8001a50 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001a3c:	2308      	movs	r3, #8
 8001a3e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	69fa      	ldr	r2, [r7, #28]
 8001a44:	615a      	str	r2, [r3, #20]
          break;
 8001a46:	e003      	b.n	8001a50 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001a48:	2300      	movs	r3, #0
 8001a4a:	623b      	str	r3, [r7, #32]
          break;
 8001a4c:	e000      	b.n	8001a50 <HAL_GPIO_Init+0x130>
          break;
 8001a4e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001a50:	69bb      	ldr	r3, [r7, #24]
 8001a52:	2bff      	cmp	r3, #255	; 0xff
 8001a54:	d801      	bhi.n	8001a5a <HAL_GPIO_Init+0x13a>
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	e001      	b.n	8001a5e <HAL_GPIO_Init+0x13e>
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	3304      	adds	r3, #4
 8001a5e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001a60:	69bb      	ldr	r3, [r7, #24]
 8001a62:	2bff      	cmp	r3, #255	; 0xff
 8001a64:	d802      	bhi.n	8001a6c <HAL_GPIO_Init+0x14c>
 8001a66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a68:	009b      	lsls	r3, r3, #2
 8001a6a:	e002      	b.n	8001a72 <HAL_GPIO_Init+0x152>
 8001a6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a6e:	3b08      	subs	r3, #8
 8001a70:	009b      	lsls	r3, r3, #2
 8001a72:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001a74:	697b      	ldr	r3, [r7, #20]
 8001a76:	681a      	ldr	r2, [r3, #0]
 8001a78:	210f      	movs	r1, #15
 8001a7a:	693b      	ldr	r3, [r7, #16]
 8001a7c:	fa01 f303 	lsl.w	r3, r1, r3
 8001a80:	43db      	mvns	r3, r3
 8001a82:	401a      	ands	r2, r3
 8001a84:	6a39      	ldr	r1, [r7, #32]
 8001a86:	693b      	ldr	r3, [r7, #16]
 8001a88:	fa01 f303 	lsl.w	r3, r1, r3
 8001a8c:	431a      	orrs	r2, r3
 8001a8e:	697b      	ldr	r3, [r7, #20]
 8001a90:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001a92:	683b      	ldr	r3, [r7, #0]
 8001a94:	685b      	ldr	r3, [r3, #4]
 8001a96:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	f000 80b1 	beq.w	8001c02 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001aa0:	4b4d      	ldr	r3, [pc, #308]	; (8001bd8 <HAL_GPIO_Init+0x2b8>)
 8001aa2:	699b      	ldr	r3, [r3, #24]
 8001aa4:	4a4c      	ldr	r2, [pc, #304]	; (8001bd8 <HAL_GPIO_Init+0x2b8>)
 8001aa6:	f043 0301 	orr.w	r3, r3, #1
 8001aaa:	6193      	str	r3, [r2, #24]
 8001aac:	4b4a      	ldr	r3, [pc, #296]	; (8001bd8 <HAL_GPIO_Init+0x2b8>)
 8001aae:	699b      	ldr	r3, [r3, #24]
 8001ab0:	f003 0301 	and.w	r3, r3, #1
 8001ab4:	60bb      	str	r3, [r7, #8]
 8001ab6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001ab8:	4a48      	ldr	r2, [pc, #288]	; (8001bdc <HAL_GPIO_Init+0x2bc>)
 8001aba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001abc:	089b      	lsrs	r3, r3, #2
 8001abe:	3302      	adds	r3, #2
 8001ac0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ac4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001ac6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ac8:	f003 0303 	and.w	r3, r3, #3
 8001acc:	009b      	lsls	r3, r3, #2
 8001ace:	220f      	movs	r2, #15
 8001ad0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ad4:	43db      	mvns	r3, r3
 8001ad6:	68fa      	ldr	r2, [r7, #12]
 8001ad8:	4013      	ands	r3, r2
 8001ada:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	4a40      	ldr	r2, [pc, #256]	; (8001be0 <HAL_GPIO_Init+0x2c0>)
 8001ae0:	4293      	cmp	r3, r2
 8001ae2:	d013      	beq.n	8001b0c <HAL_GPIO_Init+0x1ec>
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	4a3f      	ldr	r2, [pc, #252]	; (8001be4 <HAL_GPIO_Init+0x2c4>)
 8001ae8:	4293      	cmp	r3, r2
 8001aea:	d00d      	beq.n	8001b08 <HAL_GPIO_Init+0x1e8>
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	4a3e      	ldr	r2, [pc, #248]	; (8001be8 <HAL_GPIO_Init+0x2c8>)
 8001af0:	4293      	cmp	r3, r2
 8001af2:	d007      	beq.n	8001b04 <HAL_GPIO_Init+0x1e4>
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	4a3d      	ldr	r2, [pc, #244]	; (8001bec <HAL_GPIO_Init+0x2cc>)
 8001af8:	4293      	cmp	r3, r2
 8001afa:	d101      	bne.n	8001b00 <HAL_GPIO_Init+0x1e0>
 8001afc:	2303      	movs	r3, #3
 8001afe:	e006      	b.n	8001b0e <HAL_GPIO_Init+0x1ee>
 8001b00:	2304      	movs	r3, #4
 8001b02:	e004      	b.n	8001b0e <HAL_GPIO_Init+0x1ee>
 8001b04:	2302      	movs	r3, #2
 8001b06:	e002      	b.n	8001b0e <HAL_GPIO_Init+0x1ee>
 8001b08:	2301      	movs	r3, #1
 8001b0a:	e000      	b.n	8001b0e <HAL_GPIO_Init+0x1ee>
 8001b0c:	2300      	movs	r3, #0
 8001b0e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001b10:	f002 0203 	and.w	r2, r2, #3
 8001b14:	0092      	lsls	r2, r2, #2
 8001b16:	4093      	lsls	r3, r2
 8001b18:	68fa      	ldr	r2, [r7, #12]
 8001b1a:	4313      	orrs	r3, r2
 8001b1c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001b1e:	492f      	ldr	r1, [pc, #188]	; (8001bdc <HAL_GPIO_Init+0x2bc>)
 8001b20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b22:	089b      	lsrs	r3, r3, #2
 8001b24:	3302      	adds	r3, #2
 8001b26:	68fa      	ldr	r2, [r7, #12]
 8001b28:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001b2c:	683b      	ldr	r3, [r7, #0]
 8001b2e:	685b      	ldr	r3, [r3, #4]
 8001b30:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d006      	beq.n	8001b46 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001b38:	4b2d      	ldr	r3, [pc, #180]	; (8001bf0 <HAL_GPIO_Init+0x2d0>)
 8001b3a:	689a      	ldr	r2, [r3, #8]
 8001b3c:	492c      	ldr	r1, [pc, #176]	; (8001bf0 <HAL_GPIO_Init+0x2d0>)
 8001b3e:	69bb      	ldr	r3, [r7, #24]
 8001b40:	4313      	orrs	r3, r2
 8001b42:	608b      	str	r3, [r1, #8]
 8001b44:	e006      	b.n	8001b54 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001b46:	4b2a      	ldr	r3, [pc, #168]	; (8001bf0 <HAL_GPIO_Init+0x2d0>)
 8001b48:	689a      	ldr	r2, [r3, #8]
 8001b4a:	69bb      	ldr	r3, [r7, #24]
 8001b4c:	43db      	mvns	r3, r3
 8001b4e:	4928      	ldr	r1, [pc, #160]	; (8001bf0 <HAL_GPIO_Init+0x2d0>)
 8001b50:	4013      	ands	r3, r2
 8001b52:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001b54:	683b      	ldr	r3, [r7, #0]
 8001b56:	685b      	ldr	r3, [r3, #4]
 8001b58:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d006      	beq.n	8001b6e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001b60:	4b23      	ldr	r3, [pc, #140]	; (8001bf0 <HAL_GPIO_Init+0x2d0>)
 8001b62:	68da      	ldr	r2, [r3, #12]
 8001b64:	4922      	ldr	r1, [pc, #136]	; (8001bf0 <HAL_GPIO_Init+0x2d0>)
 8001b66:	69bb      	ldr	r3, [r7, #24]
 8001b68:	4313      	orrs	r3, r2
 8001b6a:	60cb      	str	r3, [r1, #12]
 8001b6c:	e006      	b.n	8001b7c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001b6e:	4b20      	ldr	r3, [pc, #128]	; (8001bf0 <HAL_GPIO_Init+0x2d0>)
 8001b70:	68da      	ldr	r2, [r3, #12]
 8001b72:	69bb      	ldr	r3, [r7, #24]
 8001b74:	43db      	mvns	r3, r3
 8001b76:	491e      	ldr	r1, [pc, #120]	; (8001bf0 <HAL_GPIO_Init+0x2d0>)
 8001b78:	4013      	ands	r3, r2
 8001b7a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001b7c:	683b      	ldr	r3, [r7, #0]
 8001b7e:	685b      	ldr	r3, [r3, #4]
 8001b80:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	d006      	beq.n	8001b96 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001b88:	4b19      	ldr	r3, [pc, #100]	; (8001bf0 <HAL_GPIO_Init+0x2d0>)
 8001b8a:	685a      	ldr	r2, [r3, #4]
 8001b8c:	4918      	ldr	r1, [pc, #96]	; (8001bf0 <HAL_GPIO_Init+0x2d0>)
 8001b8e:	69bb      	ldr	r3, [r7, #24]
 8001b90:	4313      	orrs	r3, r2
 8001b92:	604b      	str	r3, [r1, #4]
 8001b94:	e006      	b.n	8001ba4 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001b96:	4b16      	ldr	r3, [pc, #88]	; (8001bf0 <HAL_GPIO_Init+0x2d0>)
 8001b98:	685a      	ldr	r2, [r3, #4]
 8001b9a:	69bb      	ldr	r3, [r7, #24]
 8001b9c:	43db      	mvns	r3, r3
 8001b9e:	4914      	ldr	r1, [pc, #80]	; (8001bf0 <HAL_GPIO_Init+0x2d0>)
 8001ba0:	4013      	ands	r3, r2
 8001ba2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001ba4:	683b      	ldr	r3, [r7, #0]
 8001ba6:	685b      	ldr	r3, [r3, #4]
 8001ba8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d021      	beq.n	8001bf4 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001bb0:	4b0f      	ldr	r3, [pc, #60]	; (8001bf0 <HAL_GPIO_Init+0x2d0>)
 8001bb2:	681a      	ldr	r2, [r3, #0]
 8001bb4:	490e      	ldr	r1, [pc, #56]	; (8001bf0 <HAL_GPIO_Init+0x2d0>)
 8001bb6:	69bb      	ldr	r3, [r7, #24]
 8001bb8:	4313      	orrs	r3, r2
 8001bba:	600b      	str	r3, [r1, #0]
 8001bbc:	e021      	b.n	8001c02 <HAL_GPIO_Init+0x2e2>
 8001bbe:	bf00      	nop
 8001bc0:	10320000 	.word	0x10320000
 8001bc4:	10310000 	.word	0x10310000
 8001bc8:	10220000 	.word	0x10220000
 8001bcc:	10210000 	.word	0x10210000
 8001bd0:	10120000 	.word	0x10120000
 8001bd4:	10110000 	.word	0x10110000
 8001bd8:	40021000 	.word	0x40021000
 8001bdc:	40010000 	.word	0x40010000
 8001be0:	40010800 	.word	0x40010800
 8001be4:	40010c00 	.word	0x40010c00
 8001be8:	40011000 	.word	0x40011000
 8001bec:	40011400 	.word	0x40011400
 8001bf0:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001bf4:	4b0b      	ldr	r3, [pc, #44]	; (8001c24 <HAL_GPIO_Init+0x304>)
 8001bf6:	681a      	ldr	r2, [r3, #0]
 8001bf8:	69bb      	ldr	r3, [r7, #24]
 8001bfa:	43db      	mvns	r3, r3
 8001bfc:	4909      	ldr	r1, [pc, #36]	; (8001c24 <HAL_GPIO_Init+0x304>)
 8001bfe:	4013      	ands	r3, r2
 8001c00:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001c02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c04:	3301      	adds	r3, #1
 8001c06:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001c08:	683b      	ldr	r3, [r7, #0]
 8001c0a:	681a      	ldr	r2, [r3, #0]
 8001c0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c0e:	fa22 f303 	lsr.w	r3, r2, r3
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	f47f ae8e 	bne.w	8001934 <HAL_GPIO_Init+0x14>
  }
}
 8001c18:	bf00      	nop
 8001c1a:	bf00      	nop
 8001c1c:	372c      	adds	r7, #44	; 0x2c
 8001c1e:	46bd      	mov	sp, r7
 8001c20:	bc80      	pop	{r7}
 8001c22:	4770      	bx	lr
 8001c24:	40010400 	.word	0x40010400

08001c28 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	b084      	sub	sp, #16
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d101      	bne.n	8001c3a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001c36:	2301      	movs	r3, #1
 8001c38:	e12b      	b.n	8001e92 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001c40:	b2db      	uxtb	r3, r3
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d106      	bne.n	8001c54 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	2200      	movs	r2, #0
 8001c4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001c4e:	6878      	ldr	r0, [r7, #4]
 8001c50:	f7ff fa3e 	bl	80010d0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	2224      	movs	r2, #36	; 0x24
 8001c58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	681a      	ldr	r2, [r3, #0]
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	f022 0201 	bic.w	r2, r2, #1
 8001c6a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	681a      	ldr	r2, [r3, #0]
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001c7a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	681a      	ldr	r2, [r3, #0]
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001c8a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001c8c:	f003 fa18 	bl	80050c0 <HAL_RCC_GetPCLK1Freq>
 8001c90:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	685b      	ldr	r3, [r3, #4]
 8001c96:	4a81      	ldr	r2, [pc, #516]	; (8001e9c <HAL_I2C_Init+0x274>)
 8001c98:	4293      	cmp	r3, r2
 8001c9a:	d807      	bhi.n	8001cac <HAL_I2C_Init+0x84>
 8001c9c:	68fb      	ldr	r3, [r7, #12]
 8001c9e:	4a80      	ldr	r2, [pc, #512]	; (8001ea0 <HAL_I2C_Init+0x278>)
 8001ca0:	4293      	cmp	r3, r2
 8001ca2:	bf94      	ite	ls
 8001ca4:	2301      	movls	r3, #1
 8001ca6:	2300      	movhi	r3, #0
 8001ca8:	b2db      	uxtb	r3, r3
 8001caa:	e006      	b.n	8001cba <HAL_I2C_Init+0x92>
 8001cac:	68fb      	ldr	r3, [r7, #12]
 8001cae:	4a7d      	ldr	r2, [pc, #500]	; (8001ea4 <HAL_I2C_Init+0x27c>)
 8001cb0:	4293      	cmp	r3, r2
 8001cb2:	bf94      	ite	ls
 8001cb4:	2301      	movls	r3, #1
 8001cb6:	2300      	movhi	r3, #0
 8001cb8:	b2db      	uxtb	r3, r3
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d001      	beq.n	8001cc2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001cbe:	2301      	movs	r3, #1
 8001cc0:	e0e7      	b.n	8001e92 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001cc2:	68fb      	ldr	r3, [r7, #12]
 8001cc4:	4a78      	ldr	r2, [pc, #480]	; (8001ea8 <HAL_I2C_Init+0x280>)
 8001cc6:	fba2 2303 	umull	r2, r3, r2, r3
 8001cca:	0c9b      	lsrs	r3, r3, #18
 8001ccc:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	685b      	ldr	r3, [r3, #4]
 8001cd4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	68ba      	ldr	r2, [r7, #8]
 8001cde:	430a      	orrs	r2, r1
 8001ce0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	6a1b      	ldr	r3, [r3, #32]
 8001ce8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	685b      	ldr	r3, [r3, #4]
 8001cf0:	4a6a      	ldr	r2, [pc, #424]	; (8001e9c <HAL_I2C_Init+0x274>)
 8001cf2:	4293      	cmp	r3, r2
 8001cf4:	d802      	bhi.n	8001cfc <HAL_I2C_Init+0xd4>
 8001cf6:	68bb      	ldr	r3, [r7, #8]
 8001cf8:	3301      	adds	r3, #1
 8001cfa:	e009      	b.n	8001d10 <HAL_I2C_Init+0xe8>
 8001cfc:	68bb      	ldr	r3, [r7, #8]
 8001cfe:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8001d02:	fb02 f303 	mul.w	r3, r2, r3
 8001d06:	4a69      	ldr	r2, [pc, #420]	; (8001eac <HAL_I2C_Init+0x284>)
 8001d08:	fba2 2303 	umull	r2, r3, r2, r3
 8001d0c:	099b      	lsrs	r3, r3, #6
 8001d0e:	3301      	adds	r3, #1
 8001d10:	687a      	ldr	r2, [r7, #4]
 8001d12:	6812      	ldr	r2, [r2, #0]
 8001d14:	430b      	orrs	r3, r1
 8001d16:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	69db      	ldr	r3, [r3, #28]
 8001d1e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8001d22:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	685b      	ldr	r3, [r3, #4]
 8001d2a:	495c      	ldr	r1, [pc, #368]	; (8001e9c <HAL_I2C_Init+0x274>)
 8001d2c:	428b      	cmp	r3, r1
 8001d2e:	d819      	bhi.n	8001d64 <HAL_I2C_Init+0x13c>
 8001d30:	68fb      	ldr	r3, [r7, #12]
 8001d32:	1e59      	subs	r1, r3, #1
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	685b      	ldr	r3, [r3, #4]
 8001d38:	005b      	lsls	r3, r3, #1
 8001d3a:	fbb1 f3f3 	udiv	r3, r1, r3
 8001d3e:	1c59      	adds	r1, r3, #1
 8001d40:	f640 73fc 	movw	r3, #4092	; 0xffc
 8001d44:	400b      	ands	r3, r1
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d00a      	beq.n	8001d60 <HAL_I2C_Init+0x138>
 8001d4a:	68fb      	ldr	r3, [r7, #12]
 8001d4c:	1e59      	subs	r1, r3, #1
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	685b      	ldr	r3, [r3, #4]
 8001d52:	005b      	lsls	r3, r3, #1
 8001d54:	fbb1 f3f3 	udiv	r3, r1, r3
 8001d58:	3301      	adds	r3, #1
 8001d5a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001d5e:	e051      	b.n	8001e04 <HAL_I2C_Init+0x1dc>
 8001d60:	2304      	movs	r3, #4
 8001d62:	e04f      	b.n	8001e04 <HAL_I2C_Init+0x1dc>
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	689b      	ldr	r3, [r3, #8]
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d111      	bne.n	8001d90 <HAL_I2C_Init+0x168>
 8001d6c:	68fb      	ldr	r3, [r7, #12]
 8001d6e:	1e58      	subs	r0, r3, #1
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	6859      	ldr	r1, [r3, #4]
 8001d74:	460b      	mov	r3, r1
 8001d76:	005b      	lsls	r3, r3, #1
 8001d78:	440b      	add	r3, r1
 8001d7a:	fbb0 f3f3 	udiv	r3, r0, r3
 8001d7e:	3301      	adds	r3, #1
 8001d80:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	bf0c      	ite	eq
 8001d88:	2301      	moveq	r3, #1
 8001d8a:	2300      	movne	r3, #0
 8001d8c:	b2db      	uxtb	r3, r3
 8001d8e:	e012      	b.n	8001db6 <HAL_I2C_Init+0x18e>
 8001d90:	68fb      	ldr	r3, [r7, #12]
 8001d92:	1e58      	subs	r0, r3, #1
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	6859      	ldr	r1, [r3, #4]
 8001d98:	460b      	mov	r3, r1
 8001d9a:	009b      	lsls	r3, r3, #2
 8001d9c:	440b      	add	r3, r1
 8001d9e:	0099      	lsls	r1, r3, #2
 8001da0:	440b      	add	r3, r1
 8001da2:	fbb0 f3f3 	udiv	r3, r0, r3
 8001da6:	3301      	adds	r3, #1
 8001da8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	bf0c      	ite	eq
 8001db0:	2301      	moveq	r3, #1
 8001db2:	2300      	movne	r3, #0
 8001db4:	b2db      	uxtb	r3, r3
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d001      	beq.n	8001dbe <HAL_I2C_Init+0x196>
 8001dba:	2301      	movs	r3, #1
 8001dbc:	e022      	b.n	8001e04 <HAL_I2C_Init+0x1dc>
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	689b      	ldr	r3, [r3, #8]
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d10e      	bne.n	8001de4 <HAL_I2C_Init+0x1bc>
 8001dc6:	68fb      	ldr	r3, [r7, #12]
 8001dc8:	1e58      	subs	r0, r3, #1
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	6859      	ldr	r1, [r3, #4]
 8001dce:	460b      	mov	r3, r1
 8001dd0:	005b      	lsls	r3, r3, #1
 8001dd2:	440b      	add	r3, r1
 8001dd4:	fbb0 f3f3 	udiv	r3, r0, r3
 8001dd8:	3301      	adds	r3, #1
 8001dda:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001dde:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001de2:	e00f      	b.n	8001e04 <HAL_I2C_Init+0x1dc>
 8001de4:	68fb      	ldr	r3, [r7, #12]
 8001de6:	1e58      	subs	r0, r3, #1
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	6859      	ldr	r1, [r3, #4]
 8001dec:	460b      	mov	r3, r1
 8001dee:	009b      	lsls	r3, r3, #2
 8001df0:	440b      	add	r3, r1
 8001df2:	0099      	lsls	r1, r3, #2
 8001df4:	440b      	add	r3, r1
 8001df6:	fbb0 f3f3 	udiv	r3, r0, r3
 8001dfa:	3301      	adds	r3, #1
 8001dfc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001e00:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001e04:	6879      	ldr	r1, [r7, #4]
 8001e06:	6809      	ldr	r1, [r1, #0]
 8001e08:	4313      	orrs	r3, r2
 8001e0a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	69da      	ldr	r2, [r3, #28]
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	6a1b      	ldr	r3, [r3, #32]
 8001e1e:	431a      	orrs	r2, r3
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	430a      	orrs	r2, r1
 8001e26:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	689b      	ldr	r3, [r3, #8]
 8001e2e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8001e32:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8001e36:	687a      	ldr	r2, [r7, #4]
 8001e38:	6911      	ldr	r1, [r2, #16]
 8001e3a:	687a      	ldr	r2, [r7, #4]
 8001e3c:	68d2      	ldr	r2, [r2, #12]
 8001e3e:	4311      	orrs	r1, r2
 8001e40:	687a      	ldr	r2, [r7, #4]
 8001e42:	6812      	ldr	r2, [r2, #0]
 8001e44:	430b      	orrs	r3, r1
 8001e46:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	68db      	ldr	r3, [r3, #12]
 8001e4e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	695a      	ldr	r2, [r3, #20]
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	699b      	ldr	r3, [r3, #24]
 8001e5a:	431a      	orrs	r2, r3
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	430a      	orrs	r2, r1
 8001e62:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	681a      	ldr	r2, [r3, #0]
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	f042 0201 	orr.w	r2, r2, #1
 8001e72:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	2200      	movs	r2, #0
 8001e78:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	2220      	movs	r2, #32
 8001e7e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	2200      	movs	r2, #0
 8001e86:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	2200      	movs	r2, #0
 8001e8c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8001e90:	2300      	movs	r3, #0
}
 8001e92:	4618      	mov	r0, r3
 8001e94:	3710      	adds	r7, #16
 8001e96:	46bd      	mov	sp, r7
 8001e98:	bd80      	pop	{r7, pc}
 8001e9a:	bf00      	nop
 8001e9c:	000186a0 	.word	0x000186a0
 8001ea0:	001e847f 	.word	0x001e847f
 8001ea4:	003d08ff 	.word	0x003d08ff
 8001ea8:	431bde83 	.word	0x431bde83
 8001eac:	10624dd3 	.word	0x10624dd3

08001eb0 <I2C_Flush_DR>:
  * @brief  I2C data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_DR(I2C_HandleTypeDef *hi2c)
{
 8001eb0:	b480      	push	{r7}
 8001eb2:	b083      	sub	sp, #12
 8001eb4:	af00      	add	r7, sp, #0
 8001eb6:	6078      	str	r0, [r7, #4]
  /* Write a dummy data in DR to clear TXE flag */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	695b      	ldr	r3, [r3, #20]
 8001ebe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001ec2:	2b80      	cmp	r3, #128	; 0x80
 8001ec4:	d103      	bne.n	8001ece <I2C_Flush_DR+0x1e>
  {
    hi2c->Instance->DR = 0x00U;
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	2200      	movs	r2, #0
 8001ecc:	611a      	str	r2, [r3, #16]
  }
}
 8001ece:	bf00      	nop
 8001ed0:	370c      	adds	r7, #12
 8001ed2:	46bd      	mov	sp, r7
 8001ed4:	bc80      	pop	{r7}
 8001ed6:	4770      	bx	lr

08001ed8 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	b088      	sub	sp, #32
 8001edc:	af02      	add	r7, sp, #8
 8001ede:	60f8      	str	r0, [r7, #12]
 8001ee0:	4608      	mov	r0, r1
 8001ee2:	4611      	mov	r1, r2
 8001ee4:	461a      	mov	r2, r3
 8001ee6:	4603      	mov	r3, r0
 8001ee8:	817b      	strh	r3, [r7, #10]
 8001eea:	460b      	mov	r3, r1
 8001eec:	813b      	strh	r3, [r7, #8]
 8001eee:	4613      	mov	r3, r2
 8001ef0:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8001ef2:	f7ff fb19 	bl	8001528 <HAL_GetTick>
 8001ef6:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001ef8:	68fb      	ldr	r3, [r7, #12]
 8001efa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001efe:	b2db      	uxtb	r3, r3
 8001f00:	2b20      	cmp	r3, #32
 8001f02:	f040 80d9 	bne.w	80020b8 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001f06:	697b      	ldr	r3, [r7, #20]
 8001f08:	9300      	str	r3, [sp, #0]
 8001f0a:	2319      	movs	r3, #25
 8001f0c:	2201      	movs	r2, #1
 8001f0e:	496d      	ldr	r1, [pc, #436]	; (80020c4 <HAL_I2C_Mem_Write+0x1ec>)
 8001f10:	68f8      	ldr	r0, [r7, #12]
 8001f12:	f002 fa89 	bl	8004428 <I2C_WaitOnFlagUntilTimeout>
 8001f16:	4603      	mov	r3, r0
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d001      	beq.n	8001f20 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8001f1c:	2302      	movs	r3, #2
 8001f1e:	e0cc      	b.n	80020ba <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001f26:	2b01      	cmp	r3, #1
 8001f28:	d101      	bne.n	8001f2e <HAL_I2C_Mem_Write+0x56>
 8001f2a:	2302      	movs	r3, #2
 8001f2c:	e0c5      	b.n	80020ba <HAL_I2C_Mem_Write+0x1e2>
 8001f2e:	68fb      	ldr	r3, [r7, #12]
 8001f30:	2201      	movs	r2, #1
 8001f32:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001f36:	68fb      	ldr	r3, [r7, #12]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	f003 0301 	and.w	r3, r3, #1
 8001f40:	2b01      	cmp	r3, #1
 8001f42:	d007      	beq.n	8001f54 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001f44:	68fb      	ldr	r3, [r7, #12]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	681a      	ldr	r2, [r3, #0]
 8001f4a:	68fb      	ldr	r3, [r7, #12]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	f042 0201 	orr.w	r2, r2, #1
 8001f52:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001f54:	68fb      	ldr	r3, [r7, #12]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	681a      	ldr	r2, [r3, #0]
 8001f5a:	68fb      	ldr	r3, [r7, #12]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001f62:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001f64:	68fb      	ldr	r3, [r7, #12]
 8001f66:	2221      	movs	r2, #33	; 0x21
 8001f68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001f6c:	68fb      	ldr	r3, [r7, #12]
 8001f6e:	2240      	movs	r2, #64	; 0x40
 8001f70:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001f74:	68fb      	ldr	r3, [r7, #12]
 8001f76:	2200      	movs	r2, #0
 8001f78:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001f7a:	68fb      	ldr	r3, [r7, #12]
 8001f7c:	6a3a      	ldr	r2, [r7, #32]
 8001f7e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8001f80:	68fb      	ldr	r3, [r7, #12]
 8001f82:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8001f84:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001f86:	68fb      	ldr	r3, [r7, #12]
 8001f88:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001f8a:	b29a      	uxth	r2, r3
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	4a4d      	ldr	r2, [pc, #308]	; (80020c8 <HAL_I2C_Mem_Write+0x1f0>)
 8001f94:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001f96:	88f8      	ldrh	r0, [r7, #6]
 8001f98:	893a      	ldrh	r2, [r7, #8]
 8001f9a:	8979      	ldrh	r1, [r7, #10]
 8001f9c:	697b      	ldr	r3, [r7, #20]
 8001f9e:	9301      	str	r3, [sp, #4]
 8001fa0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001fa2:	9300      	str	r3, [sp, #0]
 8001fa4:	4603      	mov	r3, r0
 8001fa6:	68f8      	ldr	r0, [r7, #12]
 8001fa8:	f002 f818 	bl	8003fdc <I2C_RequestMemoryWrite>
 8001fac:	4603      	mov	r3, r0
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d052      	beq.n	8002058 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8001fb2:	2301      	movs	r3, #1
 8001fb4:	e081      	b.n	80020ba <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001fb6:	697a      	ldr	r2, [r7, #20]
 8001fb8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001fba:	68f8      	ldr	r0, [r7, #12]
 8001fbc:	f002 fb4e 	bl	800465c <I2C_WaitOnTXEFlagUntilTimeout>
 8001fc0:	4603      	mov	r3, r0
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d00d      	beq.n	8001fe2 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001fc6:	68fb      	ldr	r3, [r7, #12]
 8001fc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fca:	2b04      	cmp	r3, #4
 8001fcc:	d107      	bne.n	8001fde <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001fce:	68fb      	ldr	r3, [r7, #12]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	681a      	ldr	r2, [r3, #0]
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001fdc:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8001fde:	2301      	movs	r3, #1
 8001fe0:	e06b      	b.n	80020ba <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001fe2:	68fb      	ldr	r3, [r7, #12]
 8001fe4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fe6:	781a      	ldrb	r2, [r3, #0]
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ff2:	1c5a      	adds	r2, r3, #1
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001ffc:	3b01      	subs	r3, #1
 8001ffe:	b29a      	uxth	r2, r3
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8002004:	68fb      	ldr	r3, [r7, #12]
 8002006:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002008:	b29b      	uxth	r3, r3
 800200a:	3b01      	subs	r3, #1
 800200c:	b29a      	uxth	r2, r3
 800200e:	68fb      	ldr	r3, [r7, #12]
 8002010:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002012:	68fb      	ldr	r3, [r7, #12]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	695b      	ldr	r3, [r3, #20]
 8002018:	f003 0304 	and.w	r3, r3, #4
 800201c:	2b04      	cmp	r3, #4
 800201e:	d11b      	bne.n	8002058 <HAL_I2C_Mem_Write+0x180>
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002024:	2b00      	cmp	r3, #0
 8002026:	d017      	beq.n	8002058 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800202c:	781a      	ldrb	r2, [r3, #0]
 800202e:	68fb      	ldr	r3, [r7, #12]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002038:	1c5a      	adds	r2, r3, #1
 800203a:	68fb      	ldr	r3, [r7, #12]
 800203c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800203e:	68fb      	ldr	r3, [r7, #12]
 8002040:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002042:	3b01      	subs	r3, #1
 8002044:	b29a      	uxth	r2, r3
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800204a:	68fb      	ldr	r3, [r7, #12]
 800204c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800204e:	b29b      	uxth	r3, r3
 8002050:	3b01      	subs	r3, #1
 8002052:	b29a      	uxth	r2, r3
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8002058:	68fb      	ldr	r3, [r7, #12]
 800205a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800205c:	2b00      	cmp	r3, #0
 800205e:	d1aa      	bne.n	8001fb6 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002060:	697a      	ldr	r2, [r7, #20]
 8002062:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002064:	68f8      	ldr	r0, [r7, #12]
 8002066:	f002 fb41 	bl	80046ec <I2C_WaitOnBTFFlagUntilTimeout>
 800206a:	4603      	mov	r3, r0
 800206c:	2b00      	cmp	r3, #0
 800206e:	d00d      	beq.n	800208c <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002070:	68fb      	ldr	r3, [r7, #12]
 8002072:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002074:	2b04      	cmp	r3, #4
 8002076:	d107      	bne.n	8002088 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002078:	68fb      	ldr	r3, [r7, #12]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	681a      	ldr	r2, [r3, #0]
 800207e:	68fb      	ldr	r3, [r7, #12]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002086:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002088:	2301      	movs	r3, #1
 800208a:	e016      	b.n	80020ba <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800208c:	68fb      	ldr	r3, [r7, #12]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	681a      	ldr	r2, [r3, #0]
 8002092:	68fb      	ldr	r3, [r7, #12]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800209a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	2220      	movs	r2, #32
 80020a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	2200      	movs	r2, #0
 80020a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80020ac:	68fb      	ldr	r3, [r7, #12]
 80020ae:	2200      	movs	r2, #0
 80020b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80020b4:	2300      	movs	r3, #0
 80020b6:	e000      	b.n	80020ba <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80020b8:	2302      	movs	r3, #2
  }
}
 80020ba:	4618      	mov	r0, r3
 80020bc:	3718      	adds	r7, #24
 80020be:	46bd      	mov	sp, r7
 80020c0:	bd80      	pop	{r7, pc}
 80020c2:	bf00      	nop
 80020c4:	00100002 	.word	0x00100002
 80020c8:	ffff0000 	.word	0xffff0000

080020cc <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80020cc:	b580      	push	{r7, lr}
 80020ce:	b08c      	sub	sp, #48	; 0x30
 80020d0:	af02      	add	r7, sp, #8
 80020d2:	60f8      	str	r0, [r7, #12]
 80020d4:	4608      	mov	r0, r1
 80020d6:	4611      	mov	r1, r2
 80020d8:	461a      	mov	r2, r3
 80020da:	4603      	mov	r3, r0
 80020dc:	817b      	strh	r3, [r7, #10]
 80020de:	460b      	mov	r3, r1
 80020e0:	813b      	strh	r3, [r7, #8]
 80020e2:	4613      	mov	r3, r2
 80020e4:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 80020e6:	2300      	movs	r3, #0
 80020e8:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80020ea:	f7ff fa1d 	bl	8001528 <HAL_GetTick>
 80020ee:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80020f0:	68fb      	ldr	r3, [r7, #12]
 80020f2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80020f6:	b2db      	uxtb	r3, r3
 80020f8:	2b20      	cmp	r3, #32
 80020fa:	f040 8244 	bne.w	8002586 <HAL_I2C_Mem_Read+0x4ba>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80020fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002100:	9300      	str	r3, [sp, #0]
 8002102:	2319      	movs	r3, #25
 8002104:	2201      	movs	r2, #1
 8002106:	4982      	ldr	r1, [pc, #520]	; (8002310 <HAL_I2C_Mem_Read+0x244>)
 8002108:	68f8      	ldr	r0, [r7, #12]
 800210a:	f002 f98d 	bl	8004428 <I2C_WaitOnFlagUntilTimeout>
 800210e:	4603      	mov	r3, r0
 8002110:	2b00      	cmp	r3, #0
 8002112:	d001      	beq.n	8002118 <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 8002114:	2302      	movs	r3, #2
 8002116:	e237      	b.n	8002588 <HAL_I2C_Mem_Read+0x4bc>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002118:	68fb      	ldr	r3, [r7, #12]
 800211a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800211e:	2b01      	cmp	r3, #1
 8002120:	d101      	bne.n	8002126 <HAL_I2C_Mem_Read+0x5a>
 8002122:	2302      	movs	r3, #2
 8002124:	e230      	b.n	8002588 <HAL_I2C_Mem_Read+0x4bc>
 8002126:	68fb      	ldr	r3, [r7, #12]
 8002128:	2201      	movs	r2, #1
 800212a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800212e:	68fb      	ldr	r3, [r7, #12]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	f003 0301 	and.w	r3, r3, #1
 8002138:	2b01      	cmp	r3, #1
 800213a:	d007      	beq.n	800214c <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	681a      	ldr	r2, [r3, #0]
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	f042 0201 	orr.w	r2, r2, #1
 800214a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	681a      	ldr	r2, [r3, #0]
 8002152:	68fb      	ldr	r3, [r7, #12]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800215a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	2222      	movs	r2, #34	; 0x22
 8002160:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002164:	68fb      	ldr	r3, [r7, #12]
 8002166:	2240      	movs	r2, #64	; 0x40
 8002168:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	2200      	movs	r2, #0
 8002170:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002176:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 800217c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800217e:	68fb      	ldr	r3, [r7, #12]
 8002180:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002182:	b29a      	uxth	r2, r3
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002188:	68fb      	ldr	r3, [r7, #12]
 800218a:	4a62      	ldr	r2, [pc, #392]	; (8002314 <HAL_I2C_Mem_Read+0x248>)
 800218c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800218e:	88f8      	ldrh	r0, [r7, #6]
 8002190:	893a      	ldrh	r2, [r7, #8]
 8002192:	8979      	ldrh	r1, [r7, #10]
 8002194:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002196:	9301      	str	r3, [sp, #4]
 8002198:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800219a:	9300      	str	r3, [sp, #0]
 800219c:	4603      	mov	r3, r0
 800219e:	68f8      	ldr	r0, [r7, #12]
 80021a0:	f001 ffb2 	bl	8004108 <I2C_RequestMemoryRead>
 80021a4:	4603      	mov	r3, r0
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d001      	beq.n	80021ae <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 80021aa:	2301      	movs	r3, #1
 80021ac:	e1ec      	b.n	8002588 <HAL_I2C_Mem_Read+0x4bc>
    }

    if (hi2c->XferSize == 0U)
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d113      	bne.n	80021de <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80021b6:	2300      	movs	r3, #0
 80021b8:	61fb      	str	r3, [r7, #28]
 80021ba:	68fb      	ldr	r3, [r7, #12]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	695b      	ldr	r3, [r3, #20]
 80021c0:	61fb      	str	r3, [r7, #28]
 80021c2:	68fb      	ldr	r3, [r7, #12]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	699b      	ldr	r3, [r3, #24]
 80021c8:	61fb      	str	r3, [r7, #28]
 80021ca:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80021cc:	68fb      	ldr	r3, [r7, #12]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	681a      	ldr	r2, [r3, #0]
 80021d2:	68fb      	ldr	r3, [r7, #12]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80021da:	601a      	str	r2, [r3, #0]
 80021dc:	e1c0      	b.n	8002560 <HAL_I2C_Mem_Read+0x494>
    }
    else if (hi2c->XferSize == 1U)
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80021e2:	2b01      	cmp	r3, #1
 80021e4:	d11e      	bne.n	8002224 <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	681a      	ldr	r2, [r3, #0]
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80021f4:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80021f6:	b672      	cpsid	i
}
 80021f8:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80021fa:	2300      	movs	r3, #0
 80021fc:	61bb      	str	r3, [r7, #24]
 80021fe:	68fb      	ldr	r3, [r7, #12]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	695b      	ldr	r3, [r3, #20]
 8002204:	61bb      	str	r3, [r7, #24]
 8002206:	68fb      	ldr	r3, [r7, #12]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	699b      	ldr	r3, [r3, #24]
 800220c:	61bb      	str	r3, [r7, #24]
 800220e:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	681a      	ldr	r2, [r3, #0]
 8002216:	68fb      	ldr	r3, [r7, #12]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800221e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8002220:	b662      	cpsie	i
}
 8002222:	e035      	b.n	8002290 <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002228:	2b02      	cmp	r3, #2
 800222a:	d11e      	bne.n	800226a <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800222c:	68fb      	ldr	r3, [r7, #12]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	681a      	ldr	r2, [r3, #0]
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800223a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800223c:	b672      	cpsid	i
}
 800223e:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002240:	2300      	movs	r3, #0
 8002242:	617b      	str	r3, [r7, #20]
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	695b      	ldr	r3, [r3, #20]
 800224a:	617b      	str	r3, [r7, #20]
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	699b      	ldr	r3, [r3, #24]
 8002252:	617b      	str	r3, [r7, #20]
 8002254:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	681a      	ldr	r2, [r3, #0]
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002264:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8002266:	b662      	cpsie	i
}
 8002268:	e012      	b.n	8002290 <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	681a      	ldr	r2, [r3, #0]
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002278:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800227a:	2300      	movs	r3, #0
 800227c:	613b      	str	r3, [r7, #16]
 800227e:	68fb      	ldr	r3, [r7, #12]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	695b      	ldr	r3, [r3, #20]
 8002284:	613b      	str	r3, [r7, #16]
 8002286:	68fb      	ldr	r3, [r7, #12]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	699b      	ldr	r3, [r3, #24]
 800228c:	613b      	str	r3, [r7, #16]
 800228e:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8002290:	e166      	b.n	8002560 <HAL_I2C_Mem_Read+0x494>
    {
      if (hi2c->XferSize <= 3U)
 8002292:	68fb      	ldr	r3, [r7, #12]
 8002294:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002296:	2b03      	cmp	r3, #3
 8002298:	f200 811f 	bhi.w	80024da <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800229c:	68fb      	ldr	r3, [r7, #12]
 800229e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80022a0:	2b01      	cmp	r3, #1
 80022a2:	d123      	bne.n	80022ec <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80022a4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80022a6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80022a8:	68f8      	ldr	r0, [r7, #12]
 80022aa:	f002 fa99 	bl	80047e0 <I2C_WaitOnRXNEFlagUntilTimeout>
 80022ae:	4603      	mov	r3, r0
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d001      	beq.n	80022b8 <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 80022b4:	2301      	movs	r3, #1
 80022b6:	e167      	b.n	8002588 <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	691a      	ldr	r2, [r3, #16]
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022c2:	b2d2      	uxtb	r2, r2
 80022c4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022ca:	1c5a      	adds	r2, r3, #1
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80022d4:	3b01      	subs	r3, #1
 80022d6:	b29a      	uxth	r2, r3
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80022e0:	b29b      	uxth	r3, r3
 80022e2:	3b01      	subs	r3, #1
 80022e4:	b29a      	uxth	r2, r3
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	855a      	strh	r2, [r3, #42]	; 0x2a
 80022ea:	e139      	b.n	8002560 <HAL_I2C_Mem_Read+0x494>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80022f0:	2b02      	cmp	r3, #2
 80022f2:	d152      	bne.n	800239a <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80022f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022f6:	9300      	str	r3, [sp, #0]
 80022f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80022fa:	2200      	movs	r2, #0
 80022fc:	4906      	ldr	r1, [pc, #24]	; (8002318 <HAL_I2C_Mem_Read+0x24c>)
 80022fe:	68f8      	ldr	r0, [r7, #12]
 8002300:	f002 f892 	bl	8004428 <I2C_WaitOnFlagUntilTimeout>
 8002304:	4603      	mov	r3, r0
 8002306:	2b00      	cmp	r3, #0
 8002308:	d008      	beq.n	800231c <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 800230a:	2301      	movs	r3, #1
 800230c:	e13c      	b.n	8002588 <HAL_I2C_Mem_Read+0x4bc>
 800230e:	bf00      	nop
 8002310:	00100002 	.word	0x00100002
 8002314:	ffff0000 	.word	0xffff0000
 8002318:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 800231c:	b672      	cpsid	i
}
 800231e:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	681a      	ldr	r2, [r3, #0]
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800232e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	691a      	ldr	r2, [r3, #16]
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800233a:	b2d2      	uxtb	r2, r2
 800233c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800233e:	68fb      	ldr	r3, [r7, #12]
 8002340:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002342:	1c5a      	adds	r2, r3, #1
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800234c:	3b01      	subs	r3, #1
 800234e:	b29a      	uxth	r2, r3
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002358:	b29b      	uxth	r3, r3
 800235a:	3b01      	subs	r3, #1
 800235c:	b29a      	uxth	r2, r3
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8002362:	b662      	cpsie	i
}
 8002364:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	691a      	ldr	r2, [r3, #16]
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002370:	b2d2      	uxtb	r2, r2
 8002372:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002378:	1c5a      	adds	r2, r3, #1
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002382:	3b01      	subs	r3, #1
 8002384:	b29a      	uxth	r2, r3
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800238a:	68fb      	ldr	r3, [r7, #12]
 800238c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800238e:	b29b      	uxth	r3, r3
 8002390:	3b01      	subs	r3, #1
 8002392:	b29a      	uxth	r2, r3
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002398:	e0e2      	b.n	8002560 <HAL_I2C_Mem_Read+0x494>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800239a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800239c:	9300      	str	r3, [sp, #0]
 800239e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80023a0:	2200      	movs	r2, #0
 80023a2:	497b      	ldr	r1, [pc, #492]	; (8002590 <HAL_I2C_Mem_Read+0x4c4>)
 80023a4:	68f8      	ldr	r0, [r7, #12]
 80023a6:	f002 f83f 	bl	8004428 <I2C_WaitOnFlagUntilTimeout>
 80023aa:	4603      	mov	r3, r0
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d001      	beq.n	80023b4 <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 80023b0:	2301      	movs	r3, #1
 80023b2:	e0e9      	b.n	8002588 <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	681a      	ldr	r2, [r3, #0]
 80023ba:	68fb      	ldr	r3, [r7, #12]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80023c2:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80023c4:	b672      	cpsid	i
}
 80023c6:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	691a      	ldr	r2, [r3, #16]
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023d2:	b2d2      	uxtb	r2, r2
 80023d4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023da:	1c5a      	adds	r2, r3, #1
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80023e4:	3b01      	subs	r3, #1
 80023e6:	b29a      	uxth	r2, r3
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80023f0:	b29b      	uxth	r3, r3
 80023f2:	3b01      	subs	r3, #1
 80023f4:	b29a      	uxth	r2, r3
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80023fa:	4b66      	ldr	r3, [pc, #408]	; (8002594 <HAL_I2C_Mem_Read+0x4c8>)
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	08db      	lsrs	r3, r3, #3
 8002400:	4a65      	ldr	r2, [pc, #404]	; (8002598 <HAL_I2C_Mem_Read+0x4cc>)
 8002402:	fba2 2303 	umull	r2, r3, r2, r3
 8002406:	0a1a      	lsrs	r2, r3, #8
 8002408:	4613      	mov	r3, r2
 800240a:	009b      	lsls	r3, r3, #2
 800240c:	4413      	add	r3, r2
 800240e:	00da      	lsls	r2, r3, #3
 8002410:	1ad3      	subs	r3, r2, r3
 8002412:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8002414:	6a3b      	ldr	r3, [r7, #32]
 8002416:	3b01      	subs	r3, #1
 8002418:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 800241a:	6a3b      	ldr	r3, [r7, #32]
 800241c:	2b00      	cmp	r3, #0
 800241e:	d118      	bne.n	8002452 <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	2200      	movs	r2, #0
 8002424:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	2220      	movs	r2, #32
 800242a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	2200      	movs	r2, #0
 8002432:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800243a:	f043 0220 	orr.w	r2, r3, #32
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8002442:	b662      	cpsie	i
}
 8002444:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	2200      	movs	r2, #0
 800244a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 800244e:	2301      	movs	r3, #1
 8002450:	e09a      	b.n	8002588 <HAL_I2C_Mem_Read+0x4bc>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	695b      	ldr	r3, [r3, #20]
 8002458:	f003 0304 	and.w	r3, r3, #4
 800245c:	2b04      	cmp	r3, #4
 800245e:	d1d9      	bne.n	8002414 <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	681a      	ldr	r2, [r3, #0]
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800246e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	691a      	ldr	r2, [r3, #16]
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800247a:	b2d2      	uxtb	r2, r2
 800247c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002482:	1c5a      	adds	r2, r3, #1
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800248c:	3b01      	subs	r3, #1
 800248e:	b29a      	uxth	r2, r3
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002498:	b29b      	uxth	r3, r3
 800249a:	3b01      	subs	r3, #1
 800249c:	b29a      	uxth	r2, r3
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80024a2:	b662      	cpsie	i
}
 80024a4:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	691a      	ldr	r2, [r3, #16]
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024b0:	b2d2      	uxtb	r2, r2
 80024b2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024b8:	1c5a      	adds	r2, r3, #1
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80024c2:	3b01      	subs	r3, #1
 80024c4:	b29a      	uxth	r2, r3
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80024ce:	b29b      	uxth	r3, r3
 80024d0:	3b01      	subs	r3, #1
 80024d2:	b29a      	uxth	r2, r3
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	855a      	strh	r2, [r3, #42]	; 0x2a
 80024d8:	e042      	b.n	8002560 <HAL_I2C_Mem_Read+0x494>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80024da:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80024dc:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80024de:	68f8      	ldr	r0, [r7, #12]
 80024e0:	f002 f97e 	bl	80047e0 <I2C_WaitOnRXNEFlagUntilTimeout>
 80024e4:	4603      	mov	r3, r0
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d001      	beq.n	80024ee <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 80024ea:	2301      	movs	r3, #1
 80024ec:	e04c      	b.n	8002588 <HAL_I2C_Mem_Read+0x4bc>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	691a      	ldr	r2, [r3, #16]
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024f8:	b2d2      	uxtb	r2, r2
 80024fa:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002500:	1c5a      	adds	r2, r3, #1
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800250a:	3b01      	subs	r3, #1
 800250c:	b29a      	uxth	r2, r3
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8002512:	68fb      	ldr	r3, [r7, #12]
 8002514:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002516:	b29b      	uxth	r3, r3
 8002518:	3b01      	subs	r3, #1
 800251a:	b29a      	uxth	r2, r3
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	695b      	ldr	r3, [r3, #20]
 8002526:	f003 0304 	and.w	r3, r3, #4
 800252a:	2b04      	cmp	r3, #4
 800252c:	d118      	bne.n	8002560 <HAL_I2C_Mem_Read+0x494>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800252e:	68fb      	ldr	r3, [r7, #12]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	691a      	ldr	r2, [r3, #16]
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002538:	b2d2      	uxtb	r2, r2
 800253a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002540:	1c5a      	adds	r2, r3, #1
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800254a:	3b01      	subs	r3, #1
 800254c:	b29a      	uxth	r2, r3
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002556:	b29b      	uxth	r3, r3
 8002558:	3b01      	subs	r3, #1
 800255a:	b29a      	uxth	r2, r3
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002564:	2b00      	cmp	r3, #0
 8002566:	f47f ae94 	bne.w	8002292 <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	2220      	movs	r2, #32
 800256e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	2200      	movs	r2, #0
 8002576:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	2200      	movs	r2, #0
 800257e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002582:	2300      	movs	r3, #0
 8002584:	e000      	b.n	8002588 <HAL_I2C_Mem_Read+0x4bc>
  }
  else
  {
    return HAL_BUSY;
 8002586:	2302      	movs	r3, #2
  }
}
 8002588:	4618      	mov	r0, r3
 800258a:	3728      	adds	r7, #40	; 0x28
 800258c:	46bd      	mov	sp, r7
 800258e:	bd80      	pop	{r7, pc}
 8002590:	00010004 	.word	0x00010004
 8002594:	20000000 	.word	0x20000000
 8002598:	14f8b589 	.word	0x14f8b589

0800259c <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 800259c:	b580      	push	{r7, lr}
 800259e:	b08a      	sub	sp, #40	; 0x28
 80025a0:	af02      	add	r7, sp, #8
 80025a2:	60f8      	str	r0, [r7, #12]
 80025a4:	607a      	str	r2, [r7, #4]
 80025a6:	603b      	str	r3, [r7, #0]
 80025a8:	460b      	mov	r3, r1
 80025aa:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 80025ac:	f7fe ffbc 	bl	8001528 <HAL_GetTick>
 80025b0:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 80025b2:	2300      	movs	r3, #0
 80025b4:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80025bc:	b2db      	uxtb	r3, r3
 80025be:	2b20      	cmp	r3, #32
 80025c0:	f040 8111 	bne.w	80027e6 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80025c4:	69fb      	ldr	r3, [r7, #28]
 80025c6:	9300      	str	r3, [sp, #0]
 80025c8:	2319      	movs	r3, #25
 80025ca:	2201      	movs	r2, #1
 80025cc:	4988      	ldr	r1, [pc, #544]	; (80027f0 <HAL_I2C_IsDeviceReady+0x254>)
 80025ce:	68f8      	ldr	r0, [r7, #12]
 80025d0:	f001 ff2a 	bl	8004428 <I2C_WaitOnFlagUntilTimeout>
 80025d4:	4603      	mov	r3, r0
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d001      	beq.n	80025de <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 80025da:	2302      	movs	r3, #2
 80025dc:	e104      	b.n	80027e8 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80025e4:	2b01      	cmp	r3, #1
 80025e6:	d101      	bne.n	80025ec <HAL_I2C_IsDeviceReady+0x50>
 80025e8:	2302      	movs	r3, #2
 80025ea:	e0fd      	b.n	80027e8 <HAL_I2C_IsDeviceReady+0x24c>
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	2201      	movs	r2, #1
 80025f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	f003 0301 	and.w	r3, r3, #1
 80025fe:	2b01      	cmp	r3, #1
 8002600:	d007      	beq.n	8002612 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	681a      	ldr	r2, [r3, #0]
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	f042 0201 	orr.w	r2, r2, #1
 8002610:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002612:	68fb      	ldr	r3, [r7, #12]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	681a      	ldr	r2, [r3, #0]
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002620:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	2224      	movs	r2, #36	; 0x24
 8002626:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	2200      	movs	r2, #0
 800262e:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	4a70      	ldr	r2, [pc, #448]	; (80027f4 <HAL_I2C_IsDeviceReady+0x258>)
 8002634:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	681a      	ldr	r2, [r3, #0]
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002644:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8002646:	69fb      	ldr	r3, [r7, #28]
 8002648:	9300      	str	r3, [sp, #0]
 800264a:	683b      	ldr	r3, [r7, #0]
 800264c:	2200      	movs	r2, #0
 800264e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002652:	68f8      	ldr	r0, [r7, #12]
 8002654:	f001 fee8 	bl	8004428 <I2C_WaitOnFlagUntilTimeout>
 8002658:	4603      	mov	r3, r0
 800265a:	2b00      	cmp	r3, #0
 800265c:	d00d      	beq.n	800267a <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002668:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800266c:	d103      	bne.n	8002676 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002674:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 8002676:	2303      	movs	r3, #3
 8002678:	e0b6      	b.n	80027e8 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800267a:	897b      	ldrh	r3, [r7, #10]
 800267c:	b2db      	uxtb	r3, r3
 800267e:	461a      	mov	r2, r3
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002688:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 800268a:	f7fe ff4d 	bl	8001528 <HAL_GetTick>
 800268e:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	695b      	ldr	r3, [r3, #20]
 8002696:	f003 0302 	and.w	r3, r3, #2
 800269a:	2b02      	cmp	r3, #2
 800269c:	bf0c      	ite	eq
 800269e:	2301      	moveq	r3, #1
 80026a0:	2300      	movne	r3, #0
 80026a2:	b2db      	uxtb	r3, r3
 80026a4:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	695b      	ldr	r3, [r3, #20]
 80026ac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80026b0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80026b4:	bf0c      	ite	eq
 80026b6:	2301      	moveq	r3, #1
 80026b8:	2300      	movne	r3, #0
 80026ba:	b2db      	uxtb	r3, r3
 80026bc:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80026be:	e025      	b.n	800270c <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80026c0:	f7fe ff32 	bl	8001528 <HAL_GetTick>
 80026c4:	4602      	mov	r2, r0
 80026c6:	69fb      	ldr	r3, [r7, #28]
 80026c8:	1ad3      	subs	r3, r2, r3
 80026ca:	683a      	ldr	r2, [r7, #0]
 80026cc:	429a      	cmp	r2, r3
 80026ce:	d302      	bcc.n	80026d6 <HAL_I2C_IsDeviceReady+0x13a>
 80026d0:	683b      	ldr	r3, [r7, #0]
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d103      	bne.n	80026de <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	22a0      	movs	r2, #160	; 0xa0
 80026da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	695b      	ldr	r3, [r3, #20]
 80026e4:	f003 0302 	and.w	r3, r3, #2
 80026e8:	2b02      	cmp	r3, #2
 80026ea:	bf0c      	ite	eq
 80026ec:	2301      	moveq	r3, #1
 80026ee:	2300      	movne	r3, #0
 80026f0:	b2db      	uxtb	r3, r3
 80026f2:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	695b      	ldr	r3, [r3, #20]
 80026fa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80026fe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002702:	bf0c      	ite	eq
 8002704:	2301      	moveq	r3, #1
 8002706:	2300      	movne	r3, #0
 8002708:	b2db      	uxtb	r3, r3
 800270a:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002712:	b2db      	uxtb	r3, r3
 8002714:	2ba0      	cmp	r3, #160	; 0xa0
 8002716:	d005      	beq.n	8002724 <HAL_I2C_IsDeviceReady+0x188>
 8002718:	7dfb      	ldrb	r3, [r7, #23]
 800271a:	2b00      	cmp	r3, #0
 800271c:	d102      	bne.n	8002724 <HAL_I2C_IsDeviceReady+0x188>
 800271e:	7dbb      	ldrb	r3, [r7, #22]
 8002720:	2b00      	cmp	r3, #0
 8002722:	d0cd      	beq.n	80026c0 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	2220      	movs	r2, #32
 8002728:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	695b      	ldr	r3, [r3, #20]
 8002732:	f003 0302 	and.w	r3, r3, #2
 8002736:	2b02      	cmp	r3, #2
 8002738:	d129      	bne.n	800278e <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	681a      	ldr	r2, [r3, #0]
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002748:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800274a:	2300      	movs	r3, #0
 800274c:	613b      	str	r3, [r7, #16]
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	695b      	ldr	r3, [r3, #20]
 8002754:	613b      	str	r3, [r7, #16]
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	699b      	ldr	r3, [r3, #24]
 800275c:	613b      	str	r3, [r7, #16]
 800275e:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002760:	69fb      	ldr	r3, [r7, #28]
 8002762:	9300      	str	r3, [sp, #0]
 8002764:	2319      	movs	r3, #25
 8002766:	2201      	movs	r2, #1
 8002768:	4921      	ldr	r1, [pc, #132]	; (80027f0 <HAL_I2C_IsDeviceReady+0x254>)
 800276a:	68f8      	ldr	r0, [r7, #12]
 800276c:	f001 fe5c 	bl	8004428 <I2C_WaitOnFlagUntilTimeout>
 8002770:	4603      	mov	r3, r0
 8002772:	2b00      	cmp	r3, #0
 8002774:	d001      	beq.n	800277a <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8002776:	2301      	movs	r3, #1
 8002778:	e036      	b.n	80027e8 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	2220      	movs	r2, #32
 800277e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	2200      	movs	r2, #0
 8002786:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 800278a:	2300      	movs	r3, #0
 800278c:	e02c      	b.n	80027e8 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	681a      	ldr	r2, [r3, #0]
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800279c:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80027a6:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80027a8:	69fb      	ldr	r3, [r7, #28]
 80027aa:	9300      	str	r3, [sp, #0]
 80027ac:	2319      	movs	r3, #25
 80027ae:	2201      	movs	r2, #1
 80027b0:	490f      	ldr	r1, [pc, #60]	; (80027f0 <HAL_I2C_IsDeviceReady+0x254>)
 80027b2:	68f8      	ldr	r0, [r7, #12]
 80027b4:	f001 fe38 	bl	8004428 <I2C_WaitOnFlagUntilTimeout>
 80027b8:	4603      	mov	r3, r0
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d001      	beq.n	80027c2 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 80027be:	2301      	movs	r3, #1
 80027c0:	e012      	b.n	80027e8 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 80027c2:	69bb      	ldr	r3, [r7, #24]
 80027c4:	3301      	adds	r3, #1
 80027c6:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 80027c8:	69ba      	ldr	r2, [r7, #24]
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	429a      	cmp	r2, r3
 80027ce:	f4ff af32 	bcc.w	8002636 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	2220      	movs	r2, #32
 80027d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	2200      	movs	r2, #0
 80027de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80027e2:	2301      	movs	r3, #1
 80027e4:	e000      	b.n	80027e8 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 80027e6:	2302      	movs	r3, #2
  }
}
 80027e8:	4618      	mov	r0, r3
 80027ea:	3720      	adds	r7, #32
 80027ec:	46bd      	mov	sp, r7
 80027ee:	bd80      	pop	{r7, pc}
 80027f0:	00100002 	.word	0x00100002
 80027f4:	ffff0000 	.word	0xffff0000

080027f8 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80027f8:	b580      	push	{r7, lr}
 80027fa:	b088      	sub	sp, #32
 80027fc:	af00      	add	r7, sp, #0
 80027fe:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8002800:	2300      	movs	r3, #0
 8002802:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	685b      	ldr	r3, [r3, #4]
 800280a:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002810:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002818:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002820:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8002822:	7bfb      	ldrb	r3, [r7, #15]
 8002824:	2b10      	cmp	r3, #16
 8002826:	d003      	beq.n	8002830 <HAL_I2C_EV_IRQHandler+0x38>
 8002828:	7bfb      	ldrb	r3, [r7, #15]
 800282a:	2b40      	cmp	r3, #64	; 0x40
 800282c:	f040 80c1 	bne.w	80029b2 <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	699b      	ldr	r3, [r3, #24]
 8002836:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	695b      	ldr	r3, [r3, #20]
 800283e:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8002840:	69fb      	ldr	r3, [r7, #28]
 8002842:	f003 0301 	and.w	r3, r3, #1
 8002846:	2b00      	cmp	r3, #0
 8002848:	d10d      	bne.n	8002866 <HAL_I2C_EV_IRQHandler+0x6e>
 800284a:	693b      	ldr	r3, [r7, #16]
 800284c:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8002850:	d003      	beq.n	800285a <HAL_I2C_EV_IRQHandler+0x62>
 8002852:	693b      	ldr	r3, [r7, #16]
 8002854:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8002858:	d101      	bne.n	800285e <HAL_I2C_EV_IRQHandler+0x66>
 800285a:	2301      	movs	r3, #1
 800285c:	e000      	b.n	8002860 <HAL_I2C_EV_IRQHandler+0x68>
 800285e:	2300      	movs	r3, #0
 8002860:	2b01      	cmp	r3, #1
 8002862:	f000 8132 	beq.w	8002aca <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002866:	69fb      	ldr	r3, [r7, #28]
 8002868:	f003 0301 	and.w	r3, r3, #1
 800286c:	2b00      	cmp	r3, #0
 800286e:	d00c      	beq.n	800288a <HAL_I2C_EV_IRQHandler+0x92>
 8002870:	697b      	ldr	r3, [r7, #20]
 8002872:	0a5b      	lsrs	r3, r3, #9
 8002874:	f003 0301 	and.w	r3, r3, #1
 8002878:	2b00      	cmp	r3, #0
 800287a:	d006      	beq.n	800288a <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 800287c:	6878      	ldr	r0, [r7, #4]
 800287e:	f002 f83a 	bl	80048f6 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8002882:	6878      	ldr	r0, [r7, #4]
 8002884:	f000 fd85 	bl	8003392 <I2C_Master_SB>
 8002888:	e092      	b.n	80029b0 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800288a:	69fb      	ldr	r3, [r7, #28]
 800288c:	08db      	lsrs	r3, r3, #3
 800288e:	f003 0301 	and.w	r3, r3, #1
 8002892:	2b00      	cmp	r3, #0
 8002894:	d009      	beq.n	80028aa <HAL_I2C_EV_IRQHandler+0xb2>
 8002896:	697b      	ldr	r3, [r7, #20]
 8002898:	0a5b      	lsrs	r3, r3, #9
 800289a:	f003 0301 	and.w	r3, r3, #1
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d003      	beq.n	80028aa <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 80028a2:	6878      	ldr	r0, [r7, #4]
 80028a4:	f000 fdfa 	bl	800349c <I2C_Master_ADD10>
 80028a8:	e082      	b.n	80029b0 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80028aa:	69fb      	ldr	r3, [r7, #28]
 80028ac:	085b      	lsrs	r3, r3, #1
 80028ae:	f003 0301 	and.w	r3, r3, #1
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d009      	beq.n	80028ca <HAL_I2C_EV_IRQHandler+0xd2>
 80028b6:	697b      	ldr	r3, [r7, #20]
 80028b8:	0a5b      	lsrs	r3, r3, #9
 80028ba:	f003 0301 	and.w	r3, r3, #1
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d003      	beq.n	80028ca <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 80028c2:	6878      	ldr	r0, [r7, #4]
 80028c4:	f000 fe13 	bl	80034ee <I2C_Master_ADDR>
 80028c8:	e072      	b.n	80029b0 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 80028ca:	69bb      	ldr	r3, [r7, #24]
 80028cc:	089b      	lsrs	r3, r3, #2
 80028ce:	f003 0301 	and.w	r3, r3, #1
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d03b      	beq.n	800294e <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	685b      	ldr	r3, [r3, #4]
 80028dc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80028e0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80028e4:	f000 80f3 	beq.w	8002ace <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80028e8:	69fb      	ldr	r3, [r7, #28]
 80028ea:	09db      	lsrs	r3, r3, #7
 80028ec:	f003 0301 	and.w	r3, r3, #1
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d00f      	beq.n	8002914 <HAL_I2C_EV_IRQHandler+0x11c>
 80028f4:	697b      	ldr	r3, [r7, #20]
 80028f6:	0a9b      	lsrs	r3, r3, #10
 80028f8:	f003 0301 	and.w	r3, r3, #1
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d009      	beq.n	8002914 <HAL_I2C_EV_IRQHandler+0x11c>
 8002900:	69fb      	ldr	r3, [r7, #28]
 8002902:	089b      	lsrs	r3, r3, #2
 8002904:	f003 0301 	and.w	r3, r3, #1
 8002908:	2b00      	cmp	r3, #0
 800290a:	d103      	bne.n	8002914 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 800290c:	6878      	ldr	r0, [r7, #4]
 800290e:	f000 f9f1 	bl	8002cf4 <I2C_MasterTransmit_TXE>
 8002912:	e04d      	b.n	80029b0 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002914:	69fb      	ldr	r3, [r7, #28]
 8002916:	089b      	lsrs	r3, r3, #2
 8002918:	f003 0301 	and.w	r3, r3, #1
 800291c:	2b00      	cmp	r3, #0
 800291e:	f000 80d6 	beq.w	8002ace <HAL_I2C_EV_IRQHandler+0x2d6>
 8002922:	697b      	ldr	r3, [r7, #20]
 8002924:	0a5b      	lsrs	r3, r3, #9
 8002926:	f003 0301 	and.w	r3, r3, #1
 800292a:	2b00      	cmp	r3, #0
 800292c:	f000 80cf 	beq.w	8002ace <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8002930:	7bbb      	ldrb	r3, [r7, #14]
 8002932:	2b21      	cmp	r3, #33	; 0x21
 8002934:	d103      	bne.n	800293e <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8002936:	6878      	ldr	r0, [r7, #4]
 8002938:	f000 fa78 	bl	8002e2c <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800293c:	e0c7      	b.n	8002ace <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 800293e:	7bfb      	ldrb	r3, [r7, #15]
 8002940:	2b40      	cmp	r3, #64	; 0x40
 8002942:	f040 80c4 	bne.w	8002ace <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 8002946:	6878      	ldr	r0, [r7, #4]
 8002948:	f000 fae6 	bl	8002f18 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800294c:	e0bf      	b.n	8002ace <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	685b      	ldr	r3, [r3, #4]
 8002954:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002958:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800295c:	f000 80b7 	beq.w	8002ace <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002960:	69fb      	ldr	r3, [r7, #28]
 8002962:	099b      	lsrs	r3, r3, #6
 8002964:	f003 0301 	and.w	r3, r3, #1
 8002968:	2b00      	cmp	r3, #0
 800296a:	d00f      	beq.n	800298c <HAL_I2C_EV_IRQHandler+0x194>
 800296c:	697b      	ldr	r3, [r7, #20]
 800296e:	0a9b      	lsrs	r3, r3, #10
 8002970:	f003 0301 	and.w	r3, r3, #1
 8002974:	2b00      	cmp	r3, #0
 8002976:	d009      	beq.n	800298c <HAL_I2C_EV_IRQHandler+0x194>
 8002978:	69fb      	ldr	r3, [r7, #28]
 800297a:	089b      	lsrs	r3, r3, #2
 800297c:	f003 0301 	and.w	r3, r3, #1
 8002980:	2b00      	cmp	r3, #0
 8002982:	d103      	bne.n	800298c <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8002984:	6878      	ldr	r0, [r7, #4]
 8002986:	f000 fb5f 	bl	8003048 <I2C_MasterReceive_RXNE>
 800298a:	e011      	b.n	80029b0 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800298c:	69fb      	ldr	r3, [r7, #28]
 800298e:	089b      	lsrs	r3, r3, #2
 8002990:	f003 0301 	and.w	r3, r3, #1
 8002994:	2b00      	cmp	r3, #0
 8002996:	f000 809a 	beq.w	8002ace <HAL_I2C_EV_IRQHandler+0x2d6>
 800299a:	697b      	ldr	r3, [r7, #20]
 800299c:	0a5b      	lsrs	r3, r3, #9
 800299e:	f003 0301 	and.w	r3, r3, #1
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	f000 8093 	beq.w	8002ace <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 80029a8:	6878      	ldr	r0, [r7, #4]
 80029aa:	f000 fc08 	bl	80031be <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80029ae:	e08e      	b.n	8002ace <HAL_I2C_EV_IRQHandler+0x2d6>
 80029b0:	e08d      	b.n	8002ace <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d004      	beq.n	80029c4 <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	695b      	ldr	r3, [r3, #20]
 80029c0:	61fb      	str	r3, [r7, #28]
 80029c2:	e007      	b.n	80029d4 <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	699b      	ldr	r3, [r3, #24]
 80029ca:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	695b      	ldr	r3, [r3, #20]
 80029d2:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80029d4:	69fb      	ldr	r3, [r7, #28]
 80029d6:	085b      	lsrs	r3, r3, #1
 80029d8:	f003 0301 	and.w	r3, r3, #1
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d012      	beq.n	8002a06 <HAL_I2C_EV_IRQHandler+0x20e>
 80029e0:	697b      	ldr	r3, [r7, #20]
 80029e2:	0a5b      	lsrs	r3, r3, #9
 80029e4:	f003 0301 	and.w	r3, r3, #1
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d00c      	beq.n	8002a06 <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d003      	beq.n	80029fc <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	699b      	ldr	r3, [r3, #24]
 80029fa:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 80029fc:	69b9      	ldr	r1, [r7, #24]
 80029fe:	6878      	ldr	r0, [r7, #4]
 8002a00:	f000 ffcc 	bl	800399c <I2C_Slave_ADDR>
 8002a04:	e066      	b.n	8002ad4 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002a06:	69fb      	ldr	r3, [r7, #28]
 8002a08:	091b      	lsrs	r3, r3, #4
 8002a0a:	f003 0301 	and.w	r3, r3, #1
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d009      	beq.n	8002a26 <HAL_I2C_EV_IRQHandler+0x22e>
 8002a12:	697b      	ldr	r3, [r7, #20]
 8002a14:	0a5b      	lsrs	r3, r3, #9
 8002a16:	f003 0301 	and.w	r3, r3, #1
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d003      	beq.n	8002a26 <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 8002a1e:	6878      	ldr	r0, [r7, #4]
 8002a20:	f001 f806 	bl	8003a30 <I2C_Slave_STOPF>
 8002a24:	e056      	b.n	8002ad4 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8002a26:	7bbb      	ldrb	r3, [r7, #14]
 8002a28:	2b21      	cmp	r3, #33	; 0x21
 8002a2a:	d002      	beq.n	8002a32 <HAL_I2C_EV_IRQHandler+0x23a>
 8002a2c:	7bbb      	ldrb	r3, [r7, #14]
 8002a2e:	2b29      	cmp	r3, #41	; 0x29
 8002a30:	d125      	bne.n	8002a7e <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002a32:	69fb      	ldr	r3, [r7, #28]
 8002a34:	09db      	lsrs	r3, r3, #7
 8002a36:	f003 0301 	and.w	r3, r3, #1
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d00f      	beq.n	8002a5e <HAL_I2C_EV_IRQHandler+0x266>
 8002a3e:	697b      	ldr	r3, [r7, #20]
 8002a40:	0a9b      	lsrs	r3, r3, #10
 8002a42:	f003 0301 	and.w	r3, r3, #1
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d009      	beq.n	8002a5e <HAL_I2C_EV_IRQHandler+0x266>
 8002a4a:	69fb      	ldr	r3, [r7, #28]
 8002a4c:	089b      	lsrs	r3, r3, #2
 8002a4e:	f003 0301 	and.w	r3, r3, #1
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d103      	bne.n	8002a5e <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8002a56:	6878      	ldr	r0, [r7, #4]
 8002a58:	f000 fee4 	bl	8003824 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002a5c:	e039      	b.n	8002ad2 <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002a5e:	69fb      	ldr	r3, [r7, #28]
 8002a60:	089b      	lsrs	r3, r3, #2
 8002a62:	f003 0301 	and.w	r3, r3, #1
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d033      	beq.n	8002ad2 <HAL_I2C_EV_IRQHandler+0x2da>
 8002a6a:	697b      	ldr	r3, [r7, #20]
 8002a6c:	0a5b      	lsrs	r3, r3, #9
 8002a6e:	f003 0301 	and.w	r3, r3, #1
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d02d      	beq.n	8002ad2 <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8002a76:	6878      	ldr	r0, [r7, #4]
 8002a78:	f000 ff11 	bl	800389e <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002a7c:	e029      	b.n	8002ad2 <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002a7e:	69fb      	ldr	r3, [r7, #28]
 8002a80:	099b      	lsrs	r3, r3, #6
 8002a82:	f003 0301 	and.w	r3, r3, #1
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d00f      	beq.n	8002aaa <HAL_I2C_EV_IRQHandler+0x2b2>
 8002a8a:	697b      	ldr	r3, [r7, #20]
 8002a8c:	0a9b      	lsrs	r3, r3, #10
 8002a8e:	f003 0301 	and.w	r3, r3, #1
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d009      	beq.n	8002aaa <HAL_I2C_EV_IRQHandler+0x2b2>
 8002a96:	69fb      	ldr	r3, [r7, #28]
 8002a98:	089b      	lsrs	r3, r3, #2
 8002a9a:	f003 0301 	and.w	r3, r3, #1
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d103      	bne.n	8002aaa <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8002aa2:	6878      	ldr	r0, [r7, #4]
 8002aa4:	f000 ff1b 	bl	80038de <I2C_SlaveReceive_RXNE>
 8002aa8:	e014      	b.n	8002ad4 <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002aaa:	69fb      	ldr	r3, [r7, #28]
 8002aac:	089b      	lsrs	r3, r3, #2
 8002aae:	f003 0301 	and.w	r3, r3, #1
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d00e      	beq.n	8002ad4 <HAL_I2C_EV_IRQHandler+0x2dc>
 8002ab6:	697b      	ldr	r3, [r7, #20]
 8002ab8:	0a5b      	lsrs	r3, r3, #9
 8002aba:	f003 0301 	and.w	r3, r3, #1
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d008      	beq.n	8002ad4 <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8002ac2:	6878      	ldr	r0, [r7, #4]
 8002ac4:	f000 ff49 	bl	800395a <I2C_SlaveReceive_BTF>
 8002ac8:	e004      	b.n	8002ad4 <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 8002aca:	bf00      	nop
 8002acc:	e002      	b.n	8002ad4 <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002ace:	bf00      	nop
 8002ad0:	e000      	b.n	8002ad4 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002ad2:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8002ad4:	3720      	adds	r7, #32
 8002ad6:	46bd      	mov	sp, r7
 8002ad8:	bd80      	pop	{r7, pc}

08002ada <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8002ada:	b580      	push	{r7, lr}
 8002adc:	b08a      	sub	sp, #40	; 0x28
 8002ade:	af00      	add	r7, sp, #0
 8002ae0:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	695b      	ldr	r3, [r3, #20]
 8002ae8:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	685b      	ldr	r3, [r3, #4]
 8002af0:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 8002af2:	2300      	movs	r3, #0
 8002af4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002afc:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8002afe:	6a3b      	ldr	r3, [r7, #32]
 8002b00:	0a1b      	lsrs	r3, r3, #8
 8002b02:	f003 0301 	and.w	r3, r3, #1
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d016      	beq.n	8002b38 <HAL_I2C_ER_IRQHandler+0x5e>
 8002b0a:	69fb      	ldr	r3, [r7, #28]
 8002b0c:	0a1b      	lsrs	r3, r3, #8
 8002b0e:	f003 0301 	and.w	r3, r3, #1
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d010      	beq.n	8002b38 <HAL_I2C_ER_IRQHandler+0x5e>
  {
    error |= HAL_I2C_ERROR_BERR;
 8002b16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b18:	f043 0301 	orr.w	r3, r3, #1
 8002b1c:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8002b26:	615a      	str	r2, [r3, #20]

    /* Workaround: Start cannot be generated after a misplaced Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_SWRST);
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	681a      	ldr	r2, [r3, #0]
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002b36:	601a      	str	r2, [r3, #0]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8002b38:	6a3b      	ldr	r3, [r7, #32]
 8002b3a:	0a5b      	lsrs	r3, r3, #9
 8002b3c:	f003 0301 	and.w	r3, r3, #1
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d00e      	beq.n	8002b62 <HAL_I2C_ER_IRQHandler+0x88>
 8002b44:	69fb      	ldr	r3, [r7, #28]
 8002b46:	0a1b      	lsrs	r3, r3, #8
 8002b48:	f003 0301 	and.w	r3, r3, #1
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d008      	beq.n	8002b62 <HAL_I2C_ER_IRQHandler+0x88>
  {
    error |= HAL_I2C_ERROR_ARLO;
 8002b50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b52:	f043 0302 	orr.w	r3, r3, #2
 8002b56:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	f46f 7200 	mvn.w	r2, #512	; 0x200
 8002b60:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8002b62:	6a3b      	ldr	r3, [r7, #32]
 8002b64:	0a9b      	lsrs	r3, r3, #10
 8002b66:	f003 0301 	and.w	r3, r3, #1
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d03f      	beq.n	8002bee <HAL_I2C_ER_IRQHandler+0x114>
 8002b6e:	69fb      	ldr	r3, [r7, #28]
 8002b70:	0a1b      	lsrs	r3, r3, #8
 8002b72:	f003 0301 	and.w	r3, r3, #1
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d039      	beq.n	8002bee <HAL_I2C_ER_IRQHandler+0x114>
  {
    tmp1 = CurrentMode;
 8002b7a:	7efb      	ldrb	r3, [r7, #27]
 8002b7c:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b82:	b29b      	uxth	r3, r3
 8002b84:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002b8c:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b92:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8002b94:	7ebb      	ldrb	r3, [r7, #26]
 8002b96:	2b20      	cmp	r3, #32
 8002b98:	d112      	bne.n	8002bc0 <HAL_I2C_ER_IRQHandler+0xe6>
 8002b9a:	697b      	ldr	r3, [r7, #20]
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d10f      	bne.n	8002bc0 <HAL_I2C_ER_IRQHandler+0xe6>
 8002ba0:	7cfb      	ldrb	r3, [r7, #19]
 8002ba2:	2b21      	cmp	r3, #33	; 0x21
 8002ba4:	d008      	beq.n	8002bb8 <HAL_I2C_ER_IRQHandler+0xde>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8002ba6:	7cfb      	ldrb	r3, [r7, #19]
 8002ba8:	2b29      	cmp	r3, #41	; 0x29
 8002baa:	d005      	beq.n	8002bb8 <HAL_I2C_ER_IRQHandler+0xde>
 8002bac:	7cfb      	ldrb	r3, [r7, #19]
 8002bae:	2b28      	cmp	r3, #40	; 0x28
 8002bb0:	d106      	bne.n	8002bc0 <HAL_I2C_ER_IRQHandler+0xe6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	2b21      	cmp	r3, #33	; 0x21
 8002bb6:	d103      	bne.n	8002bc0 <HAL_I2C_ER_IRQHandler+0xe6>
    {
      I2C_Slave_AF(hi2c);
 8002bb8:	6878      	ldr	r0, [r7, #4]
 8002bba:	f001 f869 	bl	8003c90 <I2C_Slave_AF>
 8002bbe:	e016      	b.n	8002bee <HAL_I2C_ER_IRQHandler+0x114>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002bc8:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 8002bca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bcc:	f043 0304 	orr.w	r3, r3, #4
 8002bd0:	627b      	str	r3, [r7, #36]	; 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8002bd2:	7efb      	ldrb	r3, [r7, #27]
 8002bd4:	2b10      	cmp	r3, #16
 8002bd6:	d002      	beq.n	8002bde <HAL_I2C_ER_IRQHandler+0x104>
 8002bd8:	7efb      	ldrb	r3, [r7, #27]
 8002bda:	2b40      	cmp	r3, #64	; 0x40
 8002bdc:	d107      	bne.n	8002bee <HAL_I2C_ER_IRQHandler+0x114>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	681a      	ldr	r2, [r3, #0]
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002bec:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8002bee:	6a3b      	ldr	r3, [r7, #32]
 8002bf0:	0adb      	lsrs	r3, r3, #11
 8002bf2:	f003 0301 	and.w	r3, r3, #1
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d00e      	beq.n	8002c18 <HAL_I2C_ER_IRQHandler+0x13e>
 8002bfa:	69fb      	ldr	r3, [r7, #28]
 8002bfc:	0a1b      	lsrs	r3, r3, #8
 8002bfe:	f003 0301 	and.w	r3, r3, #1
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d008      	beq.n	8002c18 <HAL_I2C_ER_IRQHandler+0x13e>
  {
    error |= HAL_I2C_ERROR_OVR;
 8002c06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c08:	f043 0308 	orr.w	r3, r3, #8
 8002c0c:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 8002c16:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 8002c18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d008      	beq.n	8002c30 <HAL_I2C_ER_IRQHandler+0x156>
  {
    hi2c->ErrorCode |= error;
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002c22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c24:	431a      	orrs	r2, r3
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	641a      	str	r2, [r3, #64]	; 0x40
    I2C_ITError(hi2c);
 8002c2a:	6878      	ldr	r0, [r7, #4]
 8002c2c:	f001 f8a4 	bl	8003d78 <I2C_ITError>
  }
}
 8002c30:	bf00      	nop
 8002c32:	3728      	adds	r7, #40	; 0x28
 8002c34:	46bd      	mov	sp, r7
 8002c36:	bd80      	pop	{r7, pc}

08002c38 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002c38:	b480      	push	{r7}
 8002c3a:	b083      	sub	sp, #12
 8002c3c:	af00      	add	r7, sp, #0
 8002c3e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8002c40:	bf00      	nop
 8002c42:	370c      	adds	r7, #12
 8002c44:	46bd      	mov	sp, r7
 8002c46:	bc80      	pop	{r7}
 8002c48:	4770      	bx	lr

08002c4a <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002c4a:	b480      	push	{r7}
 8002c4c:	b083      	sub	sp, #12
 8002c4e:	af00      	add	r7, sp, #0
 8002c50:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8002c52:	bf00      	nop
 8002c54:	370c      	adds	r7, #12
 8002c56:	46bd      	mov	sp, r7
 8002c58:	bc80      	pop	{r7}
 8002c5a:	4770      	bx	lr

08002c5c <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002c5c:	b480      	push	{r7}
 8002c5e:	b083      	sub	sp, #12
 8002c60:	af00      	add	r7, sp, #0
 8002c62:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8002c64:	bf00      	nop
 8002c66:	370c      	adds	r7, #12
 8002c68:	46bd      	mov	sp, r7
 8002c6a:	bc80      	pop	{r7}
 8002c6c:	4770      	bx	lr

08002c6e <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002c6e:	b480      	push	{r7}
 8002c70:	b083      	sub	sp, #12
 8002c72:	af00      	add	r7, sp, #0
 8002c74:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8002c76:	bf00      	nop
 8002c78:	370c      	adds	r7, #12
 8002c7a:	46bd      	mov	sp, r7
 8002c7c:	bc80      	pop	{r7}
 8002c7e:	4770      	bx	lr

08002c80 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8002c80:	b480      	push	{r7}
 8002c82:	b083      	sub	sp, #12
 8002c84:	af00      	add	r7, sp, #0
 8002c86:	6078      	str	r0, [r7, #4]
 8002c88:	460b      	mov	r3, r1
 8002c8a:	70fb      	strb	r3, [r7, #3]
 8002c8c:	4613      	mov	r3, r2
 8002c8e:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8002c90:	bf00      	nop
 8002c92:	370c      	adds	r7, #12
 8002c94:	46bd      	mov	sp, r7
 8002c96:	bc80      	pop	{r7}
 8002c98:	4770      	bx	lr

08002c9a <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002c9a:	b480      	push	{r7}
 8002c9c:	b083      	sub	sp, #12
 8002c9e:	af00      	add	r7, sp, #0
 8002ca0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8002ca2:	bf00      	nop
 8002ca4:	370c      	adds	r7, #12
 8002ca6:	46bd      	mov	sp, r7
 8002ca8:	bc80      	pop	{r7}
 8002caa:	4770      	bx	lr

08002cac <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002cac:	b480      	push	{r7}
 8002cae:	b083      	sub	sp, #12
 8002cb0:	af00      	add	r7, sp, #0
 8002cb2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8002cb4:	bf00      	nop
 8002cb6:	370c      	adds	r7, #12
 8002cb8:	46bd      	mov	sp, r7
 8002cba:	bc80      	pop	{r7}
 8002cbc:	4770      	bx	lr

08002cbe <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002cbe:	b480      	push	{r7}
 8002cc0:	b083      	sub	sp, #12
 8002cc2:	af00      	add	r7, sp, #0
 8002cc4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8002cc6:	bf00      	nop
 8002cc8:	370c      	adds	r7, #12
 8002cca:	46bd      	mov	sp, r7
 8002ccc:	bc80      	pop	{r7}
 8002cce:	4770      	bx	lr

08002cd0 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8002cd0:	b480      	push	{r7}
 8002cd2:	b083      	sub	sp, #12
 8002cd4:	af00      	add	r7, sp, #0
 8002cd6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8002cd8:	bf00      	nop
 8002cda:	370c      	adds	r7, #12
 8002cdc:	46bd      	mov	sp, r7
 8002cde:	bc80      	pop	{r7}
 8002ce0:	4770      	bx	lr

08002ce2 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002ce2:	b480      	push	{r7}
 8002ce4:	b083      	sub	sp, #12
 8002ce6:	af00      	add	r7, sp, #0
 8002ce8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8002cea:	bf00      	nop
 8002cec:	370c      	adds	r7, #12
 8002cee:	46bd      	mov	sp, r7
 8002cf0:	bc80      	pop	{r7}
 8002cf2:	4770      	bx	lr

08002cf4 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8002cf4:	b580      	push	{r7, lr}
 8002cf6:	b084      	sub	sp, #16
 8002cf8:	af00      	add	r7, sp, #0
 8002cfa:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002d02:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002d0a:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d10:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d150      	bne.n	8002dbc <I2C_MasterTransmit_TXE+0xc8>
 8002d1a:	7bfb      	ldrb	r3, [r7, #15]
 8002d1c:	2b21      	cmp	r3, #33	; 0x21
 8002d1e:	d14d      	bne.n	8002dbc <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8002d20:	68bb      	ldr	r3, [r7, #8]
 8002d22:	2b08      	cmp	r3, #8
 8002d24:	d01d      	beq.n	8002d62 <I2C_MasterTransmit_TXE+0x6e>
 8002d26:	68bb      	ldr	r3, [r7, #8]
 8002d28:	2b20      	cmp	r3, #32
 8002d2a:	d01a      	beq.n	8002d62 <I2C_MasterTransmit_TXE+0x6e>
 8002d2c:	68bb      	ldr	r3, [r7, #8]
 8002d2e:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002d32:	d016      	beq.n	8002d62 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	685a      	ldr	r2, [r3, #4]
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8002d42:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	2211      	movs	r2, #17
 8002d48:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	2200      	movs	r2, #0
 8002d4e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	2220      	movs	r2, #32
 8002d56:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8002d5a:	6878      	ldr	r0, [r7, #4]
 8002d5c:	f7ff ff6c 	bl	8002c38 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8002d60:	e060      	b.n	8002e24 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	685a      	ldr	r2, [r3, #4]
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8002d70:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	681a      	ldr	r2, [r3, #0]
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002d80:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	2200      	movs	r2, #0
 8002d86:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	2220      	movs	r2, #32
 8002d8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002d96:	b2db      	uxtb	r3, r3
 8002d98:	2b40      	cmp	r3, #64	; 0x40
 8002d9a:	d107      	bne.n	8002dac <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	2200      	movs	r2, #0
 8002da0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8002da4:	6878      	ldr	r0, [r7, #4]
 8002da6:	f7ff ff81 	bl	8002cac <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8002daa:	e03b      	b.n	8002e24 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	2200      	movs	r2, #0
 8002db0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8002db4:	6878      	ldr	r0, [r7, #4]
 8002db6:	f7ff ff3f 	bl	8002c38 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8002dba:	e033      	b.n	8002e24 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8002dbc:	7bfb      	ldrb	r3, [r7, #15]
 8002dbe:	2b21      	cmp	r3, #33	; 0x21
 8002dc0:	d005      	beq.n	8002dce <I2C_MasterTransmit_TXE+0xda>
 8002dc2:	7bbb      	ldrb	r3, [r7, #14]
 8002dc4:	2b40      	cmp	r3, #64	; 0x40
 8002dc6:	d12d      	bne.n	8002e24 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8002dc8:	7bfb      	ldrb	r3, [r7, #15]
 8002dca:	2b22      	cmp	r3, #34	; 0x22
 8002dcc:	d12a      	bne.n	8002e24 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002dd2:	b29b      	uxth	r3, r3
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d108      	bne.n	8002dea <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	685a      	ldr	r2, [r3, #4]
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002de6:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8002de8:	e01c      	b.n	8002e24 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002df0:	b2db      	uxtb	r3, r3
 8002df2:	2b40      	cmp	r3, #64	; 0x40
 8002df4:	d103      	bne.n	8002dfe <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8002df6:	6878      	ldr	r0, [r7, #4]
 8002df8:	f000 f88e 	bl	8002f18 <I2C_MemoryTransmit_TXE_BTF>
}
 8002dfc:	e012      	b.n	8002e24 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e02:	781a      	ldrb	r2, [r3, #0]
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e0e:	1c5a      	adds	r2, r3, #1
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e18:	b29b      	uxth	r3, r3
 8002e1a:	3b01      	subs	r3, #1
 8002e1c:	b29a      	uxth	r2, r3
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8002e22:	e7ff      	b.n	8002e24 <I2C_MasterTransmit_TXE+0x130>
 8002e24:	bf00      	nop
 8002e26:	3710      	adds	r7, #16
 8002e28:	46bd      	mov	sp, r7
 8002e2a:	bd80      	pop	{r7, pc}

08002e2c <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8002e2c:	b580      	push	{r7, lr}
 8002e2e:	b084      	sub	sp, #16
 8002e30:	af00      	add	r7, sp, #0
 8002e32:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e38:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002e40:	b2db      	uxtb	r3, r3
 8002e42:	2b21      	cmp	r3, #33	; 0x21
 8002e44:	d164      	bne.n	8002f10 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e4a:	b29b      	uxth	r3, r3
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d012      	beq.n	8002e76 <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e54:	781a      	ldrb	r2, [r3, #0]
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e60:	1c5a      	adds	r2, r3, #1
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e6a:	b29b      	uxth	r3, r3
 8002e6c:	3b01      	subs	r3, #1
 8002e6e:	b29a      	uxth	r2, r3
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8002e74:	e04c      	b.n	8002f10 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	2b08      	cmp	r3, #8
 8002e7a:	d01d      	beq.n	8002eb8 <I2C_MasterTransmit_BTF+0x8c>
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	2b20      	cmp	r3, #32
 8002e80:	d01a      	beq.n	8002eb8 <I2C_MasterTransmit_BTF+0x8c>
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002e88:	d016      	beq.n	8002eb8 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	685a      	ldr	r2, [r3, #4]
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8002e98:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	2211      	movs	r2, #17
 8002e9e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	2200      	movs	r2, #0
 8002ea4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	2220      	movs	r2, #32
 8002eac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8002eb0:	6878      	ldr	r0, [r7, #4]
 8002eb2:	f7ff fec1 	bl	8002c38 <HAL_I2C_MasterTxCpltCallback>
}
 8002eb6:	e02b      	b.n	8002f10 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	685a      	ldr	r2, [r3, #4]
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8002ec6:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	681a      	ldr	r2, [r3, #0]
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002ed6:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	2200      	movs	r2, #0
 8002edc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	2220      	movs	r2, #32
 8002ee2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002eec:	b2db      	uxtb	r3, r3
 8002eee:	2b40      	cmp	r3, #64	; 0x40
 8002ef0:	d107      	bne.n	8002f02 <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	2200      	movs	r2, #0
 8002ef6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 8002efa:	6878      	ldr	r0, [r7, #4]
 8002efc:	f7ff fed6 	bl	8002cac <HAL_I2C_MemTxCpltCallback>
}
 8002f00:	e006      	b.n	8002f10 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	2200      	movs	r2, #0
 8002f06:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 8002f0a:	6878      	ldr	r0, [r7, #4]
 8002f0c:	f7ff fe94 	bl	8002c38 <HAL_I2C_MasterTxCpltCallback>
}
 8002f10:	bf00      	nop
 8002f12:	3710      	adds	r7, #16
 8002f14:	46bd      	mov	sp, r7
 8002f16:	bd80      	pop	{r7, pc}

08002f18 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8002f18:	b580      	push	{r7, lr}
 8002f1a:	b084      	sub	sp, #16
 8002f1c:	af00      	add	r7, sp, #0
 8002f1e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002f26:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d11d      	bne.n	8002f6c <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f34:	2b01      	cmp	r3, #1
 8002f36:	d10b      	bne.n	8002f50 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002f3c:	b2da      	uxtb	r2, r3
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002f48:	1c9a      	adds	r2, r3, #2
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear TXE and BTF flags */
    I2C_Flush_DR(hi2c);
  }
}
 8002f4e:	e077      	b.n	8003040 <I2C_MemoryTransmit_TXE_BTF+0x128>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002f54:	b29b      	uxth	r3, r3
 8002f56:	121b      	asrs	r3, r3, #8
 8002f58:	b2da      	uxtb	r2, r3
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002f64:	1c5a      	adds	r2, r3, #1
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	651a      	str	r2, [r3, #80]	; 0x50
}
 8002f6a:	e069      	b.n	8003040 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 1U)
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002f70:	2b01      	cmp	r3, #1
 8002f72:	d10b      	bne.n	8002f8c <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002f78:	b2da      	uxtb	r2, r3
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002f84:	1c5a      	adds	r2, r3, #1
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	651a      	str	r2, [r3, #80]	; 0x50
}
 8002f8a:	e059      	b.n	8003040 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 2U)
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002f90:	2b02      	cmp	r3, #2
 8002f92:	d152      	bne.n	800303a <I2C_MemoryTransmit_TXE_BTF+0x122>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8002f94:	7bfb      	ldrb	r3, [r7, #15]
 8002f96:	2b22      	cmp	r3, #34	; 0x22
 8002f98:	d10d      	bne.n	8002fb6 <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	681a      	ldr	r2, [r3, #0]
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002fa8:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002fae:	1c5a      	adds	r2, r3, #1
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	651a      	str	r2, [r3, #80]	; 0x50
}
 8002fb4:	e044      	b.n	8003040 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002fba:	b29b      	uxth	r3, r3
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d015      	beq.n	8002fec <I2C_MemoryTransmit_TXE_BTF+0xd4>
 8002fc0:	7bfb      	ldrb	r3, [r7, #15]
 8002fc2:	2b21      	cmp	r3, #33	; 0x21
 8002fc4:	d112      	bne.n	8002fec <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fca:	781a      	ldrb	r2, [r3, #0]
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fd6:	1c5a      	adds	r2, r3, #1
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002fe0:	b29b      	uxth	r3, r3
 8002fe2:	3b01      	subs	r3, #1
 8002fe4:	b29a      	uxth	r2, r3
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8002fea:	e029      	b.n	8003040 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ff0:	b29b      	uxth	r3, r3
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d124      	bne.n	8003040 <I2C_MemoryTransmit_TXE_BTF+0x128>
 8002ff6:	7bfb      	ldrb	r3, [r7, #15]
 8002ff8:	2b21      	cmp	r3, #33	; 0x21
 8002ffa:	d121      	bne.n	8003040 <I2C_MemoryTransmit_TXE_BTF+0x128>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	685a      	ldr	r2, [r3, #4]
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800300a:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	681a      	ldr	r2, [r3, #0]
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800301a:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	2200      	movs	r2, #0
 8003020:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	2220      	movs	r2, #32
 8003026:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	2200      	movs	r2, #0
 800302e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8003032:	6878      	ldr	r0, [r7, #4]
 8003034:	f7ff fe3a 	bl	8002cac <HAL_I2C_MemTxCpltCallback>
}
 8003038:	e002      	b.n	8003040 <I2C_MemoryTransmit_TXE_BTF+0x128>
    I2C_Flush_DR(hi2c);
 800303a:	6878      	ldr	r0, [r7, #4]
 800303c:	f7fe ff38 	bl	8001eb0 <I2C_Flush_DR>
}
 8003040:	bf00      	nop
 8003042:	3710      	adds	r7, #16
 8003044:	46bd      	mov	sp, r7
 8003046:	bd80      	pop	{r7, pc}

08003048 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8003048:	b580      	push	{r7, lr}
 800304a:	b084      	sub	sp, #16
 800304c:	af00      	add	r7, sp, #0
 800304e:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003056:	b2db      	uxtb	r3, r3
 8003058:	2b22      	cmp	r3, #34	; 0x22
 800305a:	f040 80ac 	bne.w	80031b6 <I2C_MasterReceive_RXNE+0x16e>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003062:	b29b      	uxth	r3, r3
 8003064:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	2b03      	cmp	r3, #3
 800306a:	d921      	bls.n	80030b0 <I2C_MasterReceive_RXNE+0x68>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	691a      	ldr	r2, [r3, #16]
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003076:	b2d2      	uxtb	r2, r2
 8003078:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800307e:	1c5a      	adds	r2, r3, #1
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003088:	b29b      	uxth	r3, r3
 800308a:	3b01      	subs	r3, #1
 800308c:	b29a      	uxth	r2, r3
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003096:	b29b      	uxth	r3, r3
 8003098:	2b03      	cmp	r3, #3
 800309a:	f040 808c 	bne.w	80031b6 <I2C_MasterReceive_RXNE+0x16e>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	685a      	ldr	r2, [r3, #4]
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80030ac:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 80030ae:	e082      	b.n	80031b6 <I2C_MasterReceive_RXNE+0x16e>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030b4:	2b02      	cmp	r3, #2
 80030b6:	d075      	beq.n	80031a4 <I2C_MasterReceive_RXNE+0x15c>
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	2b01      	cmp	r3, #1
 80030bc:	d002      	beq.n	80030c4 <I2C_MasterReceive_RXNE+0x7c>
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d16f      	bne.n	80031a4 <I2C_MasterReceive_RXNE+0x15c>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80030c4:	6878      	ldr	r0, [r7, #4]
 80030c6:	f001 fb59 	bl	800477c <I2C_WaitOnSTOPRequestThroughIT>
 80030ca:	4603      	mov	r3, r0
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d142      	bne.n	8003156 <I2C_MasterReceive_RXNE+0x10e>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	681a      	ldr	r2, [r3, #0]
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80030de:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	685a      	ldr	r2, [r3, #4]
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80030ee:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	691a      	ldr	r2, [r3, #16]
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030fa:	b2d2      	uxtb	r2, r2
 80030fc:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003102:	1c5a      	adds	r2, r3, #1
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800310c:	b29b      	uxth	r3, r3
 800310e:	3b01      	subs	r3, #1
 8003110:	b29a      	uxth	r2, r3
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	2220      	movs	r2, #32
 800311a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003124:	b2db      	uxtb	r3, r3
 8003126:	2b40      	cmp	r3, #64	; 0x40
 8003128:	d10a      	bne.n	8003140 <I2C_MasterReceive_RXNE+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	2200      	movs	r2, #0
 800312e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	2200      	movs	r2, #0
 8003136:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8003138:	6878      	ldr	r0, [r7, #4]
 800313a:	f7ff fdc0 	bl	8002cbe <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800313e:	e03a      	b.n	80031b6 <I2C_MasterReceive_RXNE+0x16e>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	2200      	movs	r2, #0
 8003144:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	2212      	movs	r2, #18
 800314c:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 800314e:	6878      	ldr	r0, [r7, #4]
 8003150:	f7ff fd7b 	bl	8002c4a <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8003154:	e02f      	b.n	80031b6 <I2C_MasterReceive_RXNE+0x16e>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	685a      	ldr	r2, [r3, #4]
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003164:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	691a      	ldr	r2, [r3, #16]
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003170:	b2d2      	uxtb	r2, r2
 8003172:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003178:	1c5a      	adds	r2, r3, #1
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003182:	b29b      	uxth	r3, r3
 8003184:	3b01      	subs	r3, #1
 8003186:	b29a      	uxth	r2, r3
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	2220      	movs	r2, #32
 8003190:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	2200      	movs	r2, #0
 8003198:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 800319c:	6878      	ldr	r0, [r7, #4]
 800319e:	f7ff fd97 	bl	8002cd0 <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80031a2:	e008      	b.n	80031b6 <I2C_MasterReceive_RXNE+0x16e>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	685a      	ldr	r2, [r3, #4]
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80031b2:	605a      	str	r2, [r3, #4]
}
 80031b4:	e7ff      	b.n	80031b6 <I2C_MasterReceive_RXNE+0x16e>
 80031b6:	bf00      	nop
 80031b8:	3710      	adds	r7, #16
 80031ba:	46bd      	mov	sp, r7
 80031bc:	bd80      	pop	{r7, pc}

080031be <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 80031be:	b580      	push	{r7, lr}
 80031c0:	b084      	sub	sp, #16
 80031c2:	af00      	add	r7, sp, #0
 80031c4:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031ca:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80031d0:	b29b      	uxth	r3, r3
 80031d2:	2b04      	cmp	r3, #4
 80031d4:	d11b      	bne.n	800320e <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	685a      	ldr	r2, [r3, #4]
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80031e4:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	691a      	ldr	r2, [r3, #16]
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031f0:	b2d2      	uxtb	r2, r2
 80031f2:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031f8:	1c5a      	adds	r2, r3, #1
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003202:	b29b      	uxth	r3, r3
 8003204:	3b01      	subs	r3, #1
 8003206:	b29a      	uxth	r2, r3
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 800320c:	e0bd      	b.n	800338a <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003212:	b29b      	uxth	r3, r3
 8003214:	2b03      	cmp	r3, #3
 8003216:	d129      	bne.n	800326c <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	685a      	ldr	r2, [r3, #4]
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003226:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	2b04      	cmp	r3, #4
 800322c:	d00a      	beq.n	8003244 <I2C_MasterReceive_BTF+0x86>
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	2b02      	cmp	r3, #2
 8003232:	d007      	beq.n	8003244 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	681a      	ldr	r2, [r3, #0]
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003242:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	691a      	ldr	r2, [r3, #16]
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800324e:	b2d2      	uxtb	r2, r2
 8003250:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003256:	1c5a      	adds	r2, r3, #1
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003260:	b29b      	uxth	r3, r3
 8003262:	3b01      	subs	r3, #1
 8003264:	b29a      	uxth	r2, r3
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 800326a:	e08e      	b.n	800338a <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003270:	b29b      	uxth	r3, r3
 8003272:	2b02      	cmp	r3, #2
 8003274:	d176      	bne.n	8003364 <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	2b01      	cmp	r3, #1
 800327a:	d002      	beq.n	8003282 <I2C_MasterReceive_BTF+0xc4>
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	2b10      	cmp	r3, #16
 8003280:	d108      	bne.n	8003294 <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	681a      	ldr	r2, [r3, #0]
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003290:	601a      	str	r2, [r3, #0]
 8003292:	e019      	b.n	80032c8 <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	2b04      	cmp	r3, #4
 8003298:	d002      	beq.n	80032a0 <I2C_MasterReceive_BTF+0xe2>
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	2b02      	cmp	r3, #2
 800329e:	d108      	bne.n	80032b2 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	681a      	ldr	r2, [r3, #0]
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80032ae:	601a      	str	r2, [r3, #0]
 80032b0:	e00a      	b.n	80032c8 <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	2b10      	cmp	r3, #16
 80032b6:	d007      	beq.n	80032c8 <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	681a      	ldr	r2, [r3, #0]
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80032c6:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	691a      	ldr	r2, [r3, #16]
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032d2:	b2d2      	uxtb	r2, r2
 80032d4:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032da:	1c5a      	adds	r2, r3, #1
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80032e4:	b29b      	uxth	r3, r3
 80032e6:	3b01      	subs	r3, #1
 80032e8:	b29a      	uxth	r2, r3
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	691a      	ldr	r2, [r3, #16]
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032f8:	b2d2      	uxtb	r2, r2
 80032fa:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003300:	1c5a      	adds	r2, r3, #1
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800330a:	b29b      	uxth	r3, r3
 800330c:	3b01      	subs	r3, #1
 800330e:	b29a      	uxth	r2, r3
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	685a      	ldr	r2, [r3, #4]
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8003322:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	2220      	movs	r2, #32
 8003328:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003332:	b2db      	uxtb	r3, r3
 8003334:	2b40      	cmp	r3, #64	; 0x40
 8003336:	d10a      	bne.n	800334e <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	2200      	movs	r2, #0
 800333c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	2200      	movs	r2, #0
 8003344:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8003346:	6878      	ldr	r0, [r7, #4]
 8003348:	f7ff fcb9 	bl	8002cbe <HAL_I2C_MemRxCpltCallback>
}
 800334c:	e01d      	b.n	800338a <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	2200      	movs	r2, #0
 8003352:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	2212      	movs	r2, #18
 800335a:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 800335c:	6878      	ldr	r0, [r7, #4]
 800335e:	f7ff fc74 	bl	8002c4a <HAL_I2C_MasterRxCpltCallback>
}
 8003362:	e012      	b.n	800338a <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	691a      	ldr	r2, [r3, #16]
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800336e:	b2d2      	uxtb	r2, r2
 8003370:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003376:	1c5a      	adds	r2, r3, #1
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003380:	b29b      	uxth	r3, r3
 8003382:	3b01      	subs	r3, #1
 8003384:	b29a      	uxth	r2, r3
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 800338a:	bf00      	nop
 800338c:	3710      	adds	r7, #16
 800338e:	46bd      	mov	sp, r7
 8003390:	bd80      	pop	{r7, pc}

08003392 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8003392:	b480      	push	{r7}
 8003394:	b083      	sub	sp, #12
 8003396:	af00      	add	r7, sp, #0
 8003398:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80033a0:	b2db      	uxtb	r3, r3
 80033a2:	2b40      	cmp	r3, #64	; 0x40
 80033a4:	d117      	bne.n	80033d6 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d109      	bne.n	80033c2 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033b2:	b2db      	uxtb	r3, r3
 80033b4:	461a      	mov	r2, r3
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80033be:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 80033c0:	e067      	b.n	8003492 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033c6:	b2db      	uxtb	r3, r3
 80033c8:	f043 0301 	orr.w	r3, r3, #1
 80033cc:	b2da      	uxtb	r2, r3
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	611a      	str	r2, [r3, #16]
}
 80033d4:	e05d      	b.n	8003492 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	691b      	ldr	r3, [r3, #16]
 80033da:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80033de:	d133      	bne.n	8003448 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80033e6:	b2db      	uxtb	r3, r3
 80033e8:	2b21      	cmp	r3, #33	; 0x21
 80033ea:	d109      	bne.n	8003400 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033f0:	b2db      	uxtb	r3, r3
 80033f2:	461a      	mov	r2, r3
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80033fc:	611a      	str	r2, [r3, #16]
 80033fe:	e008      	b.n	8003412 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003404:	b2db      	uxtb	r3, r3
 8003406:	f043 0301 	orr.w	r3, r3, #1
 800340a:	b2da      	uxtb	r2, r3
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003416:	2b00      	cmp	r3, #0
 8003418:	d004      	beq.n	8003424 <I2C_Master_SB+0x92>
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800341e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003420:	2b00      	cmp	r3, #0
 8003422:	d108      	bne.n	8003436 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003428:	2b00      	cmp	r3, #0
 800342a:	d032      	beq.n	8003492 <I2C_Master_SB+0x100>
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003430:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003432:	2b00      	cmp	r3, #0
 8003434:	d02d      	beq.n	8003492 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	685a      	ldr	r2, [r3, #4]
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003444:	605a      	str	r2, [r3, #4]
}
 8003446:	e024      	b.n	8003492 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800344c:	2b00      	cmp	r3, #0
 800344e:	d10e      	bne.n	800346e <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003454:	b29b      	uxth	r3, r3
 8003456:	11db      	asrs	r3, r3, #7
 8003458:	b2db      	uxtb	r3, r3
 800345a:	f003 0306 	and.w	r3, r3, #6
 800345e:	b2db      	uxtb	r3, r3
 8003460:	f063 030f 	orn	r3, r3, #15
 8003464:	b2da      	uxtb	r2, r3
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	611a      	str	r2, [r3, #16]
}
 800346c:	e011      	b.n	8003492 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003472:	2b01      	cmp	r3, #1
 8003474:	d10d      	bne.n	8003492 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800347a:	b29b      	uxth	r3, r3
 800347c:	11db      	asrs	r3, r3, #7
 800347e:	b2db      	uxtb	r3, r3
 8003480:	f003 0306 	and.w	r3, r3, #6
 8003484:	b2db      	uxtb	r3, r3
 8003486:	f063 030e 	orn	r3, r3, #14
 800348a:	b2da      	uxtb	r2, r3
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	611a      	str	r2, [r3, #16]
}
 8003492:	bf00      	nop
 8003494:	370c      	adds	r7, #12
 8003496:	46bd      	mov	sp, r7
 8003498:	bc80      	pop	{r7}
 800349a:	4770      	bx	lr

0800349c <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 800349c:	b480      	push	{r7}
 800349e:	b083      	sub	sp, #12
 80034a0:	af00      	add	r7, sp, #0
 80034a2:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034a8:	b2da      	uxtb	r2, r3
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d004      	beq.n	80034c2 <I2C_Master_ADD10+0x26>
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80034bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d108      	bne.n	80034d4 <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d00c      	beq.n	80034e4 <I2C_Master_ADD10+0x48>
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80034ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d007      	beq.n	80034e4 <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	685a      	ldr	r2, [r3, #4]
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80034e2:	605a      	str	r2, [r3, #4]
  }
}
 80034e4:	bf00      	nop
 80034e6:	370c      	adds	r7, #12
 80034e8:	46bd      	mov	sp, r7
 80034ea:	bc80      	pop	{r7}
 80034ec:	4770      	bx	lr

080034ee <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 80034ee:	b480      	push	{r7}
 80034f0:	b091      	sub	sp, #68	; 0x44
 80034f2:	af00      	add	r7, sp, #0
 80034f4:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80034fc:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003504:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800350a:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003512:	b2db      	uxtb	r3, r3
 8003514:	2b22      	cmp	r3, #34	; 0x22
 8003516:	f040 8174 	bne.w	8003802 <I2C_Master_ADDR+0x314>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800351e:	2b00      	cmp	r3, #0
 8003520:	d10f      	bne.n	8003542 <I2C_Master_ADDR+0x54>
 8003522:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8003526:	2b40      	cmp	r3, #64	; 0x40
 8003528:	d10b      	bne.n	8003542 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800352a:	2300      	movs	r3, #0
 800352c:	633b      	str	r3, [r7, #48]	; 0x30
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	695b      	ldr	r3, [r3, #20]
 8003534:	633b      	str	r3, [r7, #48]	; 0x30
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	699b      	ldr	r3, [r3, #24]
 800353c:	633b      	str	r3, [r7, #48]	; 0x30
 800353e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003540:	e16b      	b.n	800381a <I2C_Master_ADDR+0x32c>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003546:	2b00      	cmp	r3, #0
 8003548:	d11d      	bne.n	8003586 <I2C_Master_ADDR+0x98>
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	691b      	ldr	r3, [r3, #16]
 800354e:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8003552:	d118      	bne.n	8003586 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003554:	2300      	movs	r3, #0
 8003556:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	695b      	ldr	r3, [r3, #20]
 800355e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	699b      	ldr	r3, [r3, #24]
 8003566:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003568:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	681a      	ldr	r2, [r3, #0]
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003578:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800357e:	1c5a      	adds	r2, r3, #1
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	651a      	str	r2, [r3, #80]	; 0x50
 8003584:	e149      	b.n	800381a <I2C_Master_ADDR+0x32c>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800358a:	b29b      	uxth	r3, r3
 800358c:	2b00      	cmp	r3, #0
 800358e:	d113      	bne.n	80035b8 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003590:	2300      	movs	r3, #0
 8003592:	62bb      	str	r3, [r7, #40]	; 0x28
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	695b      	ldr	r3, [r3, #20]
 800359a:	62bb      	str	r3, [r7, #40]	; 0x28
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	699b      	ldr	r3, [r3, #24]
 80035a2:	62bb      	str	r3, [r7, #40]	; 0x28
 80035a4:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	681a      	ldr	r2, [r3, #0]
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80035b4:	601a      	str	r2, [r3, #0]
 80035b6:	e120      	b.n	80037fa <I2C_Master_ADDR+0x30c>
      }
      else if (hi2c->XferCount == 1U)
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80035bc:	b29b      	uxth	r3, r3
 80035be:	2b01      	cmp	r3, #1
 80035c0:	f040 808a 	bne.w	80036d8 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 80035c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80035c6:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80035ca:	d137      	bne.n	800363c <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	681a      	ldr	r2, [r3, #0]
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80035da:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	685b      	ldr	r3, [r3, #4]
 80035e2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80035e6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80035ea:	d113      	bne.n	8003614 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	681a      	ldr	r2, [r3, #0]
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80035fa:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80035fc:	2300      	movs	r3, #0
 80035fe:	627b      	str	r3, [r7, #36]	; 0x24
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	695b      	ldr	r3, [r3, #20]
 8003606:	627b      	str	r3, [r7, #36]	; 0x24
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	699b      	ldr	r3, [r3, #24]
 800360e:	627b      	str	r3, [r7, #36]	; 0x24
 8003610:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003612:	e0f2      	b.n	80037fa <I2C_Master_ADDR+0x30c>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003614:	2300      	movs	r3, #0
 8003616:	623b      	str	r3, [r7, #32]
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	695b      	ldr	r3, [r3, #20]
 800361e:	623b      	str	r3, [r7, #32]
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	699b      	ldr	r3, [r3, #24]
 8003626:	623b      	str	r3, [r7, #32]
 8003628:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	681a      	ldr	r2, [r3, #0]
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003638:	601a      	str	r2, [r3, #0]
 800363a:	e0de      	b.n	80037fa <I2C_Master_ADDR+0x30c>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 800363c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800363e:	2b08      	cmp	r3, #8
 8003640:	d02e      	beq.n	80036a0 <I2C_Master_ADDR+0x1b2>
 8003642:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003644:	2b20      	cmp	r3, #32
 8003646:	d02b      	beq.n	80036a0 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8003648:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800364a:	2b12      	cmp	r3, #18
 800364c:	d102      	bne.n	8003654 <I2C_Master_ADDR+0x166>
 800364e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003650:	2b01      	cmp	r3, #1
 8003652:	d125      	bne.n	80036a0 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8003654:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003656:	2b04      	cmp	r3, #4
 8003658:	d00e      	beq.n	8003678 <I2C_Master_ADDR+0x18a>
 800365a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800365c:	2b02      	cmp	r3, #2
 800365e:	d00b      	beq.n	8003678 <I2C_Master_ADDR+0x18a>
 8003660:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003662:	2b10      	cmp	r3, #16
 8003664:	d008      	beq.n	8003678 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	681a      	ldr	r2, [r3, #0]
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003674:	601a      	str	r2, [r3, #0]
 8003676:	e007      	b.n	8003688 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	681a      	ldr	r2, [r3, #0]
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003686:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003688:	2300      	movs	r3, #0
 800368a:	61fb      	str	r3, [r7, #28]
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	695b      	ldr	r3, [r3, #20]
 8003692:	61fb      	str	r3, [r7, #28]
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	699b      	ldr	r3, [r3, #24]
 800369a:	61fb      	str	r3, [r7, #28]
 800369c:	69fb      	ldr	r3, [r7, #28]
 800369e:	e0ac      	b.n	80037fa <I2C_Master_ADDR+0x30c>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	681a      	ldr	r2, [r3, #0]
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80036ae:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80036b0:	2300      	movs	r3, #0
 80036b2:	61bb      	str	r3, [r7, #24]
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	695b      	ldr	r3, [r3, #20]
 80036ba:	61bb      	str	r3, [r7, #24]
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	699b      	ldr	r3, [r3, #24]
 80036c2:	61bb      	str	r3, [r7, #24]
 80036c4:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	681a      	ldr	r2, [r3, #0]
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80036d4:	601a      	str	r2, [r3, #0]
 80036d6:	e090      	b.n	80037fa <I2C_Master_ADDR+0x30c>
        }
      }
      else if (hi2c->XferCount == 2U)
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80036dc:	b29b      	uxth	r3, r3
 80036de:	2b02      	cmp	r3, #2
 80036e0:	d158      	bne.n	8003794 <I2C_Master_ADDR+0x2a6>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 80036e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80036e4:	2b04      	cmp	r3, #4
 80036e6:	d021      	beq.n	800372c <I2C_Master_ADDR+0x23e>
 80036e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80036ea:	2b02      	cmp	r3, #2
 80036ec:	d01e      	beq.n	800372c <I2C_Master_ADDR+0x23e>
 80036ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80036f0:	2b10      	cmp	r3, #16
 80036f2:	d01b      	beq.n	800372c <I2C_Master_ADDR+0x23e>
        {
          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	681a      	ldr	r2, [r3, #0]
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003702:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003704:	2300      	movs	r3, #0
 8003706:	617b      	str	r3, [r7, #20]
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	695b      	ldr	r3, [r3, #20]
 800370e:	617b      	str	r3, [r7, #20]
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	699b      	ldr	r3, [r3, #24]
 8003716:	617b      	str	r3, [r7, #20]
 8003718:	697b      	ldr	r3, [r7, #20]

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	681a      	ldr	r2, [r3, #0]
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003728:	601a      	str	r2, [r3, #0]
 800372a:	e012      	b.n	8003752 <I2C_Master_ADDR+0x264>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	681a      	ldr	r2, [r3, #0]
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800373a:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800373c:	2300      	movs	r3, #0
 800373e:	613b      	str	r3, [r7, #16]
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	695b      	ldr	r3, [r3, #20]
 8003746:	613b      	str	r3, [r7, #16]
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	699b      	ldr	r3, [r3, #24]
 800374e:	613b      	str	r3, [r7, #16]
 8003750:	693b      	ldr	r3, [r7, #16]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	685b      	ldr	r3, [r3, #4]
 8003758:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800375c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003760:	d14b      	bne.n	80037fa <I2C_Master_ADDR+0x30c>
 8003762:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003764:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003768:	d00b      	beq.n	8003782 <I2C_Master_ADDR+0x294>
 800376a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800376c:	2b01      	cmp	r3, #1
 800376e:	d008      	beq.n	8003782 <I2C_Master_ADDR+0x294>
 8003770:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003772:	2b08      	cmp	r3, #8
 8003774:	d005      	beq.n	8003782 <I2C_Master_ADDR+0x294>
 8003776:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003778:	2b10      	cmp	r3, #16
 800377a:	d002      	beq.n	8003782 <I2C_Master_ADDR+0x294>
 800377c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800377e:	2b20      	cmp	r3, #32
 8003780:	d13b      	bne.n	80037fa <I2C_Master_ADDR+0x30c>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	685a      	ldr	r2, [r3, #4]
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003790:	605a      	str	r2, [r3, #4]
 8003792:	e032      	b.n	80037fa <I2C_Master_ADDR+0x30c>
        }
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	681a      	ldr	r2, [r3, #0]
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80037a2:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	685b      	ldr	r3, [r3, #4]
 80037aa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80037ae:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80037b2:	d117      	bne.n	80037e4 <I2C_Master_ADDR+0x2f6>
 80037b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80037b6:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80037ba:	d00b      	beq.n	80037d4 <I2C_Master_ADDR+0x2e6>
 80037bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80037be:	2b01      	cmp	r3, #1
 80037c0:	d008      	beq.n	80037d4 <I2C_Master_ADDR+0x2e6>
 80037c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80037c4:	2b08      	cmp	r3, #8
 80037c6:	d005      	beq.n	80037d4 <I2C_Master_ADDR+0x2e6>
 80037c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80037ca:	2b10      	cmp	r3, #16
 80037cc:	d002      	beq.n	80037d4 <I2C_Master_ADDR+0x2e6>
 80037ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80037d0:	2b20      	cmp	r3, #32
 80037d2:	d107      	bne.n	80037e4 <I2C_Master_ADDR+0x2f6>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	685a      	ldr	r2, [r3, #4]
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80037e2:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80037e4:	2300      	movs	r3, #0
 80037e6:	60fb      	str	r3, [r7, #12]
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	695b      	ldr	r3, [r3, #20]
 80037ee:	60fb      	str	r3, [r7, #12]
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	699b      	ldr	r3, [r3, #24]
 80037f6:	60fb      	str	r3, [r7, #12]
 80037f8:	68fb      	ldr	r3, [r7, #12]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	2200      	movs	r2, #0
 80037fe:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8003800:	e00b      	b.n	800381a <I2C_Master_ADDR+0x32c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003802:	2300      	movs	r3, #0
 8003804:	60bb      	str	r3, [r7, #8]
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	695b      	ldr	r3, [r3, #20]
 800380c:	60bb      	str	r3, [r7, #8]
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	699b      	ldr	r3, [r3, #24]
 8003814:	60bb      	str	r3, [r7, #8]
 8003816:	68bb      	ldr	r3, [r7, #8]
}
 8003818:	e7ff      	b.n	800381a <I2C_Master_ADDR+0x32c>
 800381a:	bf00      	nop
 800381c:	3744      	adds	r7, #68	; 0x44
 800381e:	46bd      	mov	sp, r7
 8003820:	bc80      	pop	{r7}
 8003822:	4770      	bx	lr

08003824 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8003824:	b580      	push	{r7, lr}
 8003826:	b084      	sub	sp, #16
 8003828:	af00      	add	r7, sp, #0
 800382a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003832:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003838:	b29b      	uxth	r3, r3
 800383a:	2b00      	cmp	r3, #0
 800383c:	d02b      	beq.n	8003896 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003842:	781a      	ldrb	r2, [r3, #0]
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800384e:	1c5a      	adds	r2, r3, #1
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003858:	b29b      	uxth	r3, r3
 800385a:	3b01      	subs	r3, #1
 800385c:	b29a      	uxth	r2, r3
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003866:	b29b      	uxth	r3, r3
 8003868:	2b00      	cmp	r3, #0
 800386a:	d114      	bne.n	8003896 <I2C_SlaveTransmit_TXE+0x72>
 800386c:	7bfb      	ldrb	r3, [r7, #15]
 800386e:	2b29      	cmp	r3, #41	; 0x29
 8003870:	d111      	bne.n	8003896 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	685a      	ldr	r2, [r3, #4]
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003880:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	2221      	movs	r2, #33	; 0x21
 8003886:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	2228      	movs	r2, #40	; 0x28
 800388c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8003890:	6878      	ldr	r0, [r7, #4]
 8003892:	f7ff f9e3 	bl	8002c5c <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8003896:	bf00      	nop
 8003898:	3710      	adds	r7, #16
 800389a:	46bd      	mov	sp, r7
 800389c:	bd80      	pop	{r7, pc}

0800389e <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 800389e:	b480      	push	{r7}
 80038a0:	b083      	sub	sp, #12
 80038a2:	af00      	add	r7, sp, #0
 80038a4:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80038aa:	b29b      	uxth	r3, r3
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d011      	beq.n	80038d4 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038b4:	781a      	ldrb	r2, [r3, #0]
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038c0:	1c5a      	adds	r2, r3, #1
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80038ca:	b29b      	uxth	r3, r3
 80038cc:	3b01      	subs	r3, #1
 80038ce:	b29a      	uxth	r2, r3
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 80038d4:	bf00      	nop
 80038d6:	370c      	adds	r7, #12
 80038d8:	46bd      	mov	sp, r7
 80038da:	bc80      	pop	{r7}
 80038dc:	4770      	bx	lr

080038de <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 80038de:	b580      	push	{r7, lr}
 80038e0:	b084      	sub	sp, #16
 80038e2:	af00      	add	r7, sp, #0
 80038e4:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80038ec:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80038f2:	b29b      	uxth	r3, r3
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d02c      	beq.n	8003952 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	691a      	ldr	r2, [r3, #16]
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003902:	b2d2      	uxtb	r2, r2
 8003904:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800390a:	1c5a      	adds	r2, r3, #1
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003914:	b29b      	uxth	r3, r3
 8003916:	3b01      	subs	r3, #1
 8003918:	b29a      	uxth	r2, r3
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003922:	b29b      	uxth	r3, r3
 8003924:	2b00      	cmp	r3, #0
 8003926:	d114      	bne.n	8003952 <I2C_SlaveReceive_RXNE+0x74>
 8003928:	7bfb      	ldrb	r3, [r7, #15]
 800392a:	2b2a      	cmp	r3, #42	; 0x2a
 800392c:	d111      	bne.n	8003952 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	685a      	ldr	r2, [r3, #4]
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800393c:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	2222      	movs	r2, #34	; 0x22
 8003942:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	2228      	movs	r2, #40	; 0x28
 8003948:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 800394c:	6878      	ldr	r0, [r7, #4]
 800394e:	f7ff f98e 	bl	8002c6e <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8003952:	bf00      	nop
 8003954:	3710      	adds	r7, #16
 8003956:	46bd      	mov	sp, r7
 8003958:	bd80      	pop	{r7, pc}

0800395a <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 800395a:	b480      	push	{r7}
 800395c:	b083      	sub	sp, #12
 800395e:	af00      	add	r7, sp, #0
 8003960:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003966:	b29b      	uxth	r3, r3
 8003968:	2b00      	cmp	r3, #0
 800396a:	d012      	beq.n	8003992 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	691a      	ldr	r2, [r3, #16]
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003976:	b2d2      	uxtb	r2, r2
 8003978:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800397e:	1c5a      	adds	r2, r3, #1
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003988:	b29b      	uxth	r3, r3
 800398a:	3b01      	subs	r3, #1
 800398c:	b29a      	uxth	r2, r3
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8003992:	bf00      	nop
 8003994:	370c      	adds	r7, #12
 8003996:	46bd      	mov	sp, r7
 8003998:	bc80      	pop	{r7}
 800399a:	4770      	bx	lr

0800399c <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 800399c:	b580      	push	{r7, lr}
 800399e:	b084      	sub	sp, #16
 80039a0:	af00      	add	r7, sp, #0
 80039a2:	6078      	str	r0, [r7, #4]
 80039a4:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 80039a6:	2300      	movs	r3, #0
 80039a8:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80039b0:	b2db      	uxtb	r3, r3
 80039b2:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80039b6:	2b28      	cmp	r3, #40	; 0x28
 80039b8:	d127      	bne.n	8003a0a <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	685a      	ldr	r2, [r3, #4]
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80039c8:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 80039ca:	683b      	ldr	r3, [r7, #0]
 80039cc:	089b      	lsrs	r3, r3, #2
 80039ce:	f003 0301 	and.w	r3, r3, #1
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d101      	bne.n	80039da <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 80039d6:	2301      	movs	r3, #1
 80039d8:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 80039da:	683b      	ldr	r3, [r7, #0]
 80039dc:	09db      	lsrs	r3, r3, #7
 80039de:	f003 0301 	and.w	r3, r3, #1
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d103      	bne.n	80039ee <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	68db      	ldr	r3, [r3, #12]
 80039ea:	81bb      	strh	r3, [r7, #12]
 80039ec:	e002      	b.n	80039f4 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	699b      	ldr	r3, [r3, #24]
 80039f2:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	2200      	movs	r2, #0
 80039f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 80039fc:	89ba      	ldrh	r2, [r7, #12]
 80039fe:	7bfb      	ldrb	r3, [r7, #15]
 8003a00:	4619      	mov	r1, r3
 8003a02:	6878      	ldr	r0, [r7, #4]
 8003a04:	f7ff f93c 	bl	8002c80 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8003a08:	e00e      	b.n	8003a28 <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003a0a:	2300      	movs	r3, #0
 8003a0c:	60bb      	str	r3, [r7, #8]
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	695b      	ldr	r3, [r3, #20]
 8003a14:	60bb      	str	r3, [r7, #8]
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	699b      	ldr	r3, [r3, #24]
 8003a1c:	60bb      	str	r3, [r7, #8]
 8003a1e:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	2200      	movs	r2, #0
 8003a24:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 8003a28:	bf00      	nop
 8003a2a:	3710      	adds	r7, #16
 8003a2c:	46bd      	mov	sp, r7
 8003a2e:	bd80      	pop	{r7, pc}

08003a30 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8003a30:	b580      	push	{r7, lr}
 8003a32:	b084      	sub	sp, #16
 8003a34:	af00      	add	r7, sp, #0
 8003a36:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003a3e:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	685a      	ldr	r2, [r3, #4]
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003a4e:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8003a50:	2300      	movs	r3, #0
 8003a52:	60bb      	str	r3, [r7, #8]
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	695b      	ldr	r3, [r3, #20]
 8003a5a:	60bb      	str	r3, [r7, #8]
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	681a      	ldr	r2, [r3, #0]
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	f042 0201 	orr.w	r2, r2, #1
 8003a6a:	601a      	str	r2, [r3, #0]
 8003a6c:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	681a      	ldr	r2, [r3, #0]
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003a7c:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	685b      	ldr	r3, [r3, #4]
 8003a84:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003a88:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003a8c:	d172      	bne.n	8003b74 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8003a8e:	7bfb      	ldrb	r3, [r7, #15]
 8003a90:	2b22      	cmp	r3, #34	; 0x22
 8003a92:	d002      	beq.n	8003a9a <I2C_Slave_STOPF+0x6a>
 8003a94:	7bfb      	ldrb	r3, [r7, #15]
 8003a96:	2b2a      	cmp	r3, #42	; 0x2a
 8003a98:	d135      	bne.n	8003b06 <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx));
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	685b      	ldr	r3, [r3, #4]
 8003aa2:	b29a      	uxth	r2, r3
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003aac:	b29b      	uxth	r3, r3
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d005      	beq.n	8003abe <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ab6:	f043 0204 	orr.w	r2, r3, #4
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	685a      	ldr	r2, [r3, #4]
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003acc:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ad2:	4618      	mov	r0, r3
 8003ad4:	f7fd ff16 	bl	8001904 <HAL_DMA_GetState>
 8003ad8:	4603      	mov	r3, r0
 8003ada:	2b01      	cmp	r3, #1
 8003adc:	d049      	beq.n	8003b72 <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ae2:	4a69      	ldr	r2, [pc, #420]	; (8003c88 <I2C_Slave_STOPF+0x258>)
 8003ae4:	635a      	str	r2, [r3, #52]	; 0x34

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003aea:	4618      	mov	r0, r3
 8003aec:	f7fd fe92 	bl	8001814 <HAL_DMA_Abort_IT>
 8003af0:	4603      	mov	r3, r0
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d03d      	beq.n	8003b72 <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003afa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003afc:	687a      	ldr	r2, [r7, #4]
 8003afe:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003b00:	4610      	mov	r0, r2
 8003b02:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8003b04:	e035      	b.n	8003b72 <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx));
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	685b      	ldr	r3, [r3, #4]
 8003b0e:	b29a      	uxth	r2, r3
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b18:	b29b      	uxth	r3, r3
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d005      	beq.n	8003b2a <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b22:	f043 0204 	orr.w	r2, r3, #4
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	685a      	ldr	r2, [r3, #4]
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003b38:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003b3e:	4618      	mov	r0, r3
 8003b40:	f7fd fee0 	bl	8001904 <HAL_DMA_GetState>
 8003b44:	4603      	mov	r3, r0
 8003b46:	2b01      	cmp	r3, #1
 8003b48:	d014      	beq.n	8003b74 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003b4e:	4a4e      	ldr	r2, [pc, #312]	; (8003c88 <I2C_Slave_STOPF+0x258>)
 8003b50:	635a      	str	r2, [r3, #52]	; 0x34

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003b56:	4618      	mov	r0, r3
 8003b58:	f7fd fe5c 	bl	8001814 <HAL_DMA_Abort_IT>
 8003b5c:	4603      	mov	r3, r0
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d008      	beq.n	8003b74 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003b66:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003b68:	687a      	ldr	r2, [r7, #4]
 8003b6a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003b6c:	4610      	mov	r0, r2
 8003b6e:	4798      	blx	r3
 8003b70:	e000      	b.n	8003b74 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8003b72:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b78:	b29b      	uxth	r3, r3
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d03e      	beq.n	8003bfc <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	695b      	ldr	r3, [r3, #20]
 8003b84:	f003 0304 	and.w	r3, r3, #4
 8003b88:	2b04      	cmp	r3, #4
 8003b8a:	d112      	bne.n	8003bb2 <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	691a      	ldr	r2, [r3, #16]
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b96:	b2d2      	uxtb	r2, r2
 8003b98:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b9e:	1c5a      	adds	r2, r3, #1
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ba8:	b29b      	uxth	r3, r3
 8003baa:	3b01      	subs	r3, #1
 8003bac:	b29a      	uxth	r2, r3
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	695b      	ldr	r3, [r3, #20]
 8003bb8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003bbc:	2b40      	cmp	r3, #64	; 0x40
 8003bbe:	d112      	bne.n	8003be6 <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	691a      	ldr	r2, [r3, #16]
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bca:	b2d2      	uxtb	r2, r2
 8003bcc:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bd2:	1c5a      	adds	r2, r3, #1
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003bdc:	b29b      	uxth	r3, r3
 8003bde:	3b01      	subs	r3, #1
 8003be0:	b29a      	uxth	r2, r3
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003bea:	b29b      	uxth	r3, r3
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d005      	beq.n	8003bfc <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bf4:	f043 0204 	orr.w	r2, r3, #4
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d003      	beq.n	8003c0c <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8003c04:	6878      	ldr	r0, [r7, #4]
 8003c06:	f000 f8b7 	bl	8003d78 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8003c0a:	e039      	b.n	8003c80 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8003c0c:	7bfb      	ldrb	r3, [r7, #15]
 8003c0e:	2b2a      	cmp	r3, #42	; 0x2a
 8003c10:	d109      	bne.n	8003c26 <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	2200      	movs	r2, #0
 8003c16:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	2228      	movs	r2, #40	; 0x28
 8003c1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003c20:	6878      	ldr	r0, [r7, #4]
 8003c22:	f7ff f824 	bl	8002c6e <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003c2c:	b2db      	uxtb	r3, r3
 8003c2e:	2b28      	cmp	r3, #40	; 0x28
 8003c30:	d111      	bne.n	8003c56 <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	4a15      	ldr	r2, [pc, #84]	; (8003c8c <I2C_Slave_STOPF+0x25c>)
 8003c36:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	2200      	movs	r2, #0
 8003c3c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	2220      	movs	r2, #32
 8003c42:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	2200      	movs	r2, #0
 8003c4a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8003c4e:	6878      	ldr	r0, [r7, #4]
 8003c50:	f7ff f823 	bl	8002c9a <HAL_I2C_ListenCpltCallback>
}
 8003c54:	e014      	b.n	8003c80 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c5a:	2b22      	cmp	r3, #34	; 0x22
 8003c5c:	d002      	beq.n	8003c64 <I2C_Slave_STOPF+0x234>
 8003c5e:	7bfb      	ldrb	r3, [r7, #15]
 8003c60:	2b22      	cmp	r3, #34	; 0x22
 8003c62:	d10d      	bne.n	8003c80 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	2200      	movs	r2, #0
 8003c68:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	2220      	movs	r2, #32
 8003c6e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	2200      	movs	r2, #0
 8003c76:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003c7a:	6878      	ldr	r0, [r7, #4]
 8003c7c:	f7fe fff7 	bl	8002c6e <HAL_I2C_SlaveRxCpltCallback>
}
 8003c80:	bf00      	nop
 8003c82:	3710      	adds	r7, #16
 8003c84:	46bd      	mov	sp, r7
 8003c86:	bd80      	pop	{r7, pc}
 8003c88:	080042d9 	.word	0x080042d9
 8003c8c:	ffff0000 	.word	0xffff0000

08003c90 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8003c90:	b580      	push	{r7, lr}
 8003c92:	b084      	sub	sp, #16
 8003c94:	af00      	add	r7, sp, #0
 8003c96:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003c9e:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ca4:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8003ca6:	68bb      	ldr	r3, [r7, #8]
 8003ca8:	2b08      	cmp	r3, #8
 8003caa:	d002      	beq.n	8003cb2 <I2C_Slave_AF+0x22>
 8003cac:	68bb      	ldr	r3, [r7, #8]
 8003cae:	2b20      	cmp	r3, #32
 8003cb0:	d129      	bne.n	8003d06 <I2C_Slave_AF+0x76>
 8003cb2:	7bfb      	ldrb	r3, [r7, #15]
 8003cb4:	2b28      	cmp	r3, #40	; 0x28
 8003cb6:	d126      	bne.n	8003d06 <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	4a2e      	ldr	r2, [pc, #184]	; (8003d74 <I2C_Slave_AF+0xe4>)
 8003cbc:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	685a      	ldr	r2, [r3, #4]
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003ccc:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003cd6:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	681a      	ldr	r2, [r3, #0]
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003ce6:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	2200      	movs	r2, #0
 8003cec:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	2220      	movs	r2, #32
 8003cf2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	2200      	movs	r2, #0
 8003cfa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8003cfe:	6878      	ldr	r0, [r7, #4]
 8003d00:	f7fe ffcb 	bl	8002c9a <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 8003d04:	e031      	b.n	8003d6a <I2C_Slave_AF+0xda>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8003d06:	7bfb      	ldrb	r3, [r7, #15]
 8003d08:	2b21      	cmp	r3, #33	; 0x21
 8003d0a:	d129      	bne.n	8003d60 <I2C_Slave_AF+0xd0>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	4a19      	ldr	r2, [pc, #100]	; (8003d74 <I2C_Slave_AF+0xe4>)
 8003d10:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	2221      	movs	r2, #33	; 0x21
 8003d16:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	2220      	movs	r2, #32
 8003d1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	2200      	movs	r2, #0
 8003d24:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	685a      	ldr	r2, [r3, #4]
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003d36:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003d40:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	681a      	ldr	r2, [r3, #0]
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003d50:	601a      	str	r2, [r3, #0]
    I2C_Flush_DR(hi2c);
 8003d52:	6878      	ldr	r0, [r7, #4]
 8003d54:	f7fe f8ac 	bl	8001eb0 <I2C_Flush_DR>
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8003d58:	6878      	ldr	r0, [r7, #4]
 8003d5a:	f7fe ff7f 	bl	8002c5c <HAL_I2C_SlaveTxCpltCallback>
}
 8003d5e:	e004      	b.n	8003d6a <I2C_Slave_AF+0xda>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003d68:	615a      	str	r2, [r3, #20]
}
 8003d6a:	bf00      	nop
 8003d6c:	3710      	adds	r7, #16
 8003d6e:	46bd      	mov	sp, r7
 8003d70:	bd80      	pop	{r7, pc}
 8003d72:	bf00      	nop
 8003d74:	ffff0000 	.word	0xffff0000

08003d78 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8003d78:	b580      	push	{r7, lr}
 8003d7a:	b084      	sub	sp, #16
 8003d7c:	af00      	add	r7, sp, #0
 8003d7e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003d86:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003d8e:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8003d90:	7bbb      	ldrb	r3, [r7, #14]
 8003d92:	2b10      	cmp	r3, #16
 8003d94:	d002      	beq.n	8003d9c <I2C_ITError+0x24>
 8003d96:	7bbb      	ldrb	r3, [r7, #14]
 8003d98:	2b40      	cmp	r3, #64	; 0x40
 8003d9a:	d10a      	bne.n	8003db2 <I2C_ITError+0x3a>
 8003d9c:	7bfb      	ldrb	r3, [r7, #15]
 8003d9e:	2b22      	cmp	r3, #34	; 0x22
 8003da0:	d107      	bne.n	8003db2 <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	681a      	ldr	r2, [r3, #0]
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003db0:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8003db2:	7bfb      	ldrb	r3, [r7, #15]
 8003db4:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8003db8:	2b28      	cmp	r3, #40	; 0x28
 8003dba:	d107      	bne.n	8003dcc <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	2200      	movs	r2, #0
 8003dc0:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	2228      	movs	r2, #40	; 0x28
 8003dc6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8003dca:	e015      	b.n	8003df8 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	685b      	ldr	r3, [r3, #4]
 8003dd2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003dd6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003dda:	d00a      	beq.n	8003df2 <I2C_ITError+0x7a>
 8003ddc:	7bfb      	ldrb	r3, [r7, #15]
 8003dde:	2b60      	cmp	r3, #96	; 0x60
 8003de0:	d007      	beq.n	8003df2 <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	2220      	movs	r2, #32
 8003de6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	2200      	movs	r2, #0
 8003dee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	2200      	movs	r2, #0
 8003df6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	685b      	ldr	r3, [r3, #4]
 8003dfe:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003e02:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003e06:	d162      	bne.n	8003ece <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	685a      	ldr	r2, [r3, #4]
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003e16:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e1c:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003e20:	b2db      	uxtb	r3, r3
 8003e22:	2b01      	cmp	r3, #1
 8003e24:	d020      	beq.n	8003e68 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e2a:	4a6a      	ldr	r2, [pc, #424]	; (8003fd4 <I2C_ITError+0x25c>)
 8003e2c:	635a      	str	r2, [r3, #52]	; 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e32:	4618      	mov	r0, r3
 8003e34:	f7fd fcee 	bl	8001814 <HAL_DMA_Abort_IT>
 8003e38:	4603      	mov	r3, r0
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	f000 8089 	beq.w	8003f52 <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	681a      	ldr	r2, [r3, #0]
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	f022 0201 	bic.w	r2, r2, #1
 8003e4e:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	2220      	movs	r2, #32
 8003e54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e5c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e5e:	687a      	ldr	r2, [r7, #4]
 8003e60:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003e62:	4610      	mov	r0, r2
 8003e64:	4798      	blx	r3
 8003e66:	e074      	b.n	8003f52 <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e6c:	4a59      	ldr	r2, [pc, #356]	; (8003fd4 <I2C_ITError+0x25c>)
 8003e6e:	635a      	str	r2, [r3, #52]	; 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e74:	4618      	mov	r0, r3
 8003e76:	f7fd fccd 	bl	8001814 <HAL_DMA_Abort_IT>
 8003e7a:	4603      	mov	r3, r0
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d068      	beq.n	8003f52 <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	695b      	ldr	r3, [r3, #20]
 8003e86:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e8a:	2b40      	cmp	r3, #64	; 0x40
 8003e8c:	d10b      	bne.n	8003ea6 <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	691a      	ldr	r2, [r3, #16]
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e98:	b2d2      	uxtb	r2, r2
 8003e9a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ea0:	1c5a      	adds	r2, r3, #1
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	681a      	ldr	r2, [r3, #0]
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	f022 0201 	bic.w	r2, r2, #1
 8003eb4:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	2220      	movs	r2, #32
 8003eba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ec2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003ec4:	687a      	ldr	r2, [r7, #4]
 8003ec6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003ec8:	4610      	mov	r0, r2
 8003eca:	4798      	blx	r3
 8003ecc:	e041      	b.n	8003f52 <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003ed4:	b2db      	uxtb	r3, r3
 8003ed6:	2b60      	cmp	r3, #96	; 0x60
 8003ed8:	d125      	bne.n	8003f26 <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	2220      	movs	r2, #32
 8003ede:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	2200      	movs	r2, #0
 8003ee6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	695b      	ldr	r3, [r3, #20]
 8003eee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ef2:	2b40      	cmp	r3, #64	; 0x40
 8003ef4:	d10b      	bne.n	8003f0e <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	691a      	ldr	r2, [r3, #16]
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f00:	b2d2      	uxtb	r2, r2
 8003f02:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f08:	1c5a      	adds	r2, r3, #1
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	681a      	ldr	r2, [r3, #0]
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	f022 0201 	bic.w	r2, r2, #1
 8003f1c:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8003f1e:	6878      	ldr	r0, [r7, #4]
 8003f20:	f7fe fedf 	bl	8002ce2 <HAL_I2C_AbortCpltCallback>
 8003f24:	e015      	b.n	8003f52 <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	695b      	ldr	r3, [r3, #20]
 8003f2c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f30:	2b40      	cmp	r3, #64	; 0x40
 8003f32:	d10b      	bne.n	8003f4c <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	691a      	ldr	r2, [r3, #16]
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f3e:	b2d2      	uxtb	r2, r2
 8003f40:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f46:	1c5a      	adds	r2, r3, #1
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8003f4c:	6878      	ldr	r0, [r7, #4]
 8003f4e:	f7fe febf 	bl	8002cd0 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f56:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8003f58:	68bb      	ldr	r3, [r7, #8]
 8003f5a:	f003 0301 	and.w	r3, r3, #1
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d10e      	bne.n	8003f80 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8003f62:	68bb      	ldr	r3, [r7, #8]
 8003f64:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d109      	bne.n	8003f80 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8003f6c:	68bb      	ldr	r3, [r7, #8]
 8003f6e:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d104      	bne.n	8003f80 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8003f76:	68bb      	ldr	r3, [r7, #8]
 8003f78:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d007      	beq.n	8003f90 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	685a      	ldr	r2, [r3, #4]
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003f8e:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003f96:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f9c:	f003 0304 	and.w	r3, r3, #4
 8003fa0:	2b04      	cmp	r3, #4
 8003fa2:	d113      	bne.n	8003fcc <I2C_ITError+0x254>
 8003fa4:	7bfb      	ldrb	r3, [r7, #15]
 8003fa6:	2b28      	cmp	r3, #40	; 0x28
 8003fa8:	d110      	bne.n	8003fcc <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	4a0a      	ldr	r2, [pc, #40]	; (8003fd8 <I2C_ITError+0x260>)
 8003fae:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	2200      	movs	r2, #0
 8003fb4:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	2220      	movs	r2, #32
 8003fba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	2200      	movs	r2, #0
 8003fc2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8003fc6:	6878      	ldr	r0, [r7, #4]
 8003fc8:	f7fe fe67 	bl	8002c9a <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8003fcc:	bf00      	nop
 8003fce:	3710      	adds	r7, #16
 8003fd0:	46bd      	mov	sp, r7
 8003fd2:	bd80      	pop	{r7, pc}
 8003fd4:	080042d9 	.word	0x080042d9
 8003fd8:	ffff0000 	.word	0xffff0000

08003fdc <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003fdc:	b580      	push	{r7, lr}
 8003fde:	b088      	sub	sp, #32
 8003fe0:	af02      	add	r7, sp, #8
 8003fe2:	60f8      	str	r0, [r7, #12]
 8003fe4:	4608      	mov	r0, r1
 8003fe6:	4611      	mov	r1, r2
 8003fe8:	461a      	mov	r2, r3
 8003fea:	4603      	mov	r3, r0
 8003fec:	817b      	strh	r3, [r7, #10]
 8003fee:	460b      	mov	r3, r1
 8003ff0:	813b      	strh	r3, [r7, #8]
 8003ff2:	4613      	mov	r3, r2
 8003ff4:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	681a      	ldr	r2, [r3, #0]
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004004:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004006:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004008:	9300      	str	r3, [sp, #0]
 800400a:	6a3b      	ldr	r3, [r7, #32]
 800400c:	2200      	movs	r2, #0
 800400e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004012:	68f8      	ldr	r0, [r7, #12]
 8004014:	f000 fa08 	bl	8004428 <I2C_WaitOnFlagUntilTimeout>
 8004018:	4603      	mov	r3, r0
 800401a:	2b00      	cmp	r3, #0
 800401c:	d00d      	beq.n	800403a <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004028:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800402c:	d103      	bne.n	8004036 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004034:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004036:	2303      	movs	r3, #3
 8004038:	e05f      	b.n	80040fa <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800403a:	897b      	ldrh	r3, [r7, #10]
 800403c:	b2db      	uxtb	r3, r3
 800403e:	461a      	mov	r2, r3
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004048:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800404a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800404c:	6a3a      	ldr	r2, [r7, #32]
 800404e:	492d      	ldr	r1, [pc, #180]	; (8004104 <I2C_RequestMemoryWrite+0x128>)
 8004050:	68f8      	ldr	r0, [r7, #12]
 8004052:	f000 fa63 	bl	800451c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004056:	4603      	mov	r3, r0
 8004058:	2b00      	cmp	r3, #0
 800405a:	d001      	beq.n	8004060 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 800405c:	2301      	movs	r3, #1
 800405e:	e04c      	b.n	80040fa <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004060:	2300      	movs	r3, #0
 8004062:	617b      	str	r3, [r7, #20]
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	695b      	ldr	r3, [r3, #20]
 800406a:	617b      	str	r3, [r7, #20]
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	699b      	ldr	r3, [r3, #24]
 8004072:	617b      	str	r3, [r7, #20]
 8004074:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004076:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004078:	6a39      	ldr	r1, [r7, #32]
 800407a:	68f8      	ldr	r0, [r7, #12]
 800407c:	f000 faee 	bl	800465c <I2C_WaitOnTXEFlagUntilTimeout>
 8004080:	4603      	mov	r3, r0
 8004082:	2b00      	cmp	r3, #0
 8004084:	d00d      	beq.n	80040a2 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800408a:	2b04      	cmp	r3, #4
 800408c:	d107      	bne.n	800409e <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	681a      	ldr	r2, [r3, #0]
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800409c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800409e:	2301      	movs	r3, #1
 80040a0:	e02b      	b.n	80040fa <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80040a2:	88fb      	ldrh	r3, [r7, #6]
 80040a4:	2b01      	cmp	r3, #1
 80040a6:	d105      	bne.n	80040b4 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80040a8:	893b      	ldrh	r3, [r7, #8]
 80040aa:	b2da      	uxtb	r2, r3
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	611a      	str	r2, [r3, #16]
 80040b2:	e021      	b.n	80040f8 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80040b4:	893b      	ldrh	r3, [r7, #8]
 80040b6:	0a1b      	lsrs	r3, r3, #8
 80040b8:	b29b      	uxth	r3, r3
 80040ba:	b2da      	uxtb	r2, r3
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80040c2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80040c4:	6a39      	ldr	r1, [r7, #32]
 80040c6:	68f8      	ldr	r0, [r7, #12]
 80040c8:	f000 fac8 	bl	800465c <I2C_WaitOnTXEFlagUntilTimeout>
 80040cc:	4603      	mov	r3, r0
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d00d      	beq.n	80040ee <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040d6:	2b04      	cmp	r3, #4
 80040d8:	d107      	bne.n	80040ea <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	681a      	ldr	r2, [r3, #0]
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80040e8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80040ea:	2301      	movs	r3, #1
 80040ec:	e005      	b.n	80040fa <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80040ee:	893b      	ldrh	r3, [r7, #8]
 80040f0:	b2da      	uxtb	r2, r3
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80040f8:	2300      	movs	r3, #0
}
 80040fa:	4618      	mov	r0, r3
 80040fc:	3718      	adds	r7, #24
 80040fe:	46bd      	mov	sp, r7
 8004100:	bd80      	pop	{r7, pc}
 8004102:	bf00      	nop
 8004104:	00010002 	.word	0x00010002

08004108 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004108:	b580      	push	{r7, lr}
 800410a:	b088      	sub	sp, #32
 800410c:	af02      	add	r7, sp, #8
 800410e:	60f8      	str	r0, [r7, #12]
 8004110:	4608      	mov	r0, r1
 8004112:	4611      	mov	r1, r2
 8004114:	461a      	mov	r2, r3
 8004116:	4603      	mov	r3, r0
 8004118:	817b      	strh	r3, [r7, #10]
 800411a:	460b      	mov	r3, r1
 800411c:	813b      	strh	r3, [r7, #8]
 800411e:	4613      	mov	r3, r2
 8004120:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	681a      	ldr	r2, [r3, #0]
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004130:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	681a      	ldr	r2, [r3, #0]
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004140:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004142:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004144:	9300      	str	r3, [sp, #0]
 8004146:	6a3b      	ldr	r3, [r7, #32]
 8004148:	2200      	movs	r2, #0
 800414a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800414e:	68f8      	ldr	r0, [r7, #12]
 8004150:	f000 f96a 	bl	8004428 <I2C_WaitOnFlagUntilTimeout>
 8004154:	4603      	mov	r3, r0
 8004156:	2b00      	cmp	r3, #0
 8004158:	d00d      	beq.n	8004176 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004164:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004168:	d103      	bne.n	8004172 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004170:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004172:	2303      	movs	r3, #3
 8004174:	e0aa      	b.n	80042cc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004176:	897b      	ldrh	r3, [r7, #10]
 8004178:	b2db      	uxtb	r3, r3
 800417a:	461a      	mov	r2, r3
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004184:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004186:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004188:	6a3a      	ldr	r2, [r7, #32]
 800418a:	4952      	ldr	r1, [pc, #328]	; (80042d4 <I2C_RequestMemoryRead+0x1cc>)
 800418c:	68f8      	ldr	r0, [r7, #12]
 800418e:	f000 f9c5 	bl	800451c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004192:	4603      	mov	r3, r0
 8004194:	2b00      	cmp	r3, #0
 8004196:	d001      	beq.n	800419c <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8004198:	2301      	movs	r3, #1
 800419a:	e097      	b.n	80042cc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800419c:	2300      	movs	r3, #0
 800419e:	617b      	str	r3, [r7, #20]
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	695b      	ldr	r3, [r3, #20]
 80041a6:	617b      	str	r3, [r7, #20]
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	699b      	ldr	r3, [r3, #24]
 80041ae:	617b      	str	r3, [r7, #20]
 80041b0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80041b2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80041b4:	6a39      	ldr	r1, [r7, #32]
 80041b6:	68f8      	ldr	r0, [r7, #12]
 80041b8:	f000 fa50 	bl	800465c <I2C_WaitOnTXEFlagUntilTimeout>
 80041bc:	4603      	mov	r3, r0
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d00d      	beq.n	80041de <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041c6:	2b04      	cmp	r3, #4
 80041c8:	d107      	bne.n	80041da <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	681a      	ldr	r2, [r3, #0]
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80041d8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80041da:	2301      	movs	r3, #1
 80041dc:	e076      	b.n	80042cc <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80041de:	88fb      	ldrh	r3, [r7, #6]
 80041e0:	2b01      	cmp	r3, #1
 80041e2:	d105      	bne.n	80041f0 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80041e4:	893b      	ldrh	r3, [r7, #8]
 80041e6:	b2da      	uxtb	r2, r3
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	611a      	str	r2, [r3, #16]
 80041ee:	e021      	b.n	8004234 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80041f0:	893b      	ldrh	r3, [r7, #8]
 80041f2:	0a1b      	lsrs	r3, r3, #8
 80041f4:	b29b      	uxth	r3, r3
 80041f6:	b2da      	uxtb	r2, r3
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80041fe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004200:	6a39      	ldr	r1, [r7, #32]
 8004202:	68f8      	ldr	r0, [r7, #12]
 8004204:	f000 fa2a 	bl	800465c <I2C_WaitOnTXEFlagUntilTimeout>
 8004208:	4603      	mov	r3, r0
 800420a:	2b00      	cmp	r3, #0
 800420c:	d00d      	beq.n	800422a <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004212:	2b04      	cmp	r3, #4
 8004214:	d107      	bne.n	8004226 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	681a      	ldr	r2, [r3, #0]
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004224:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004226:	2301      	movs	r3, #1
 8004228:	e050      	b.n	80042cc <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800422a:	893b      	ldrh	r3, [r7, #8]
 800422c:	b2da      	uxtb	r2, r3
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004234:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004236:	6a39      	ldr	r1, [r7, #32]
 8004238:	68f8      	ldr	r0, [r7, #12]
 800423a:	f000 fa0f 	bl	800465c <I2C_WaitOnTXEFlagUntilTimeout>
 800423e:	4603      	mov	r3, r0
 8004240:	2b00      	cmp	r3, #0
 8004242:	d00d      	beq.n	8004260 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004248:	2b04      	cmp	r3, #4
 800424a:	d107      	bne.n	800425c <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	681a      	ldr	r2, [r3, #0]
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800425a:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800425c:	2301      	movs	r3, #1
 800425e:	e035      	b.n	80042cc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	681a      	ldr	r2, [r3, #0]
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800426e:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004270:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004272:	9300      	str	r3, [sp, #0]
 8004274:	6a3b      	ldr	r3, [r7, #32]
 8004276:	2200      	movs	r2, #0
 8004278:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800427c:	68f8      	ldr	r0, [r7, #12]
 800427e:	f000 f8d3 	bl	8004428 <I2C_WaitOnFlagUntilTimeout>
 8004282:	4603      	mov	r3, r0
 8004284:	2b00      	cmp	r3, #0
 8004286:	d00d      	beq.n	80042a4 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004292:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004296:	d103      	bne.n	80042a0 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800429e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80042a0:	2303      	movs	r3, #3
 80042a2:	e013      	b.n	80042cc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80042a4:	897b      	ldrh	r3, [r7, #10]
 80042a6:	b2db      	uxtb	r3, r3
 80042a8:	f043 0301 	orr.w	r3, r3, #1
 80042ac:	b2da      	uxtb	r2, r3
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80042b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042b6:	6a3a      	ldr	r2, [r7, #32]
 80042b8:	4906      	ldr	r1, [pc, #24]	; (80042d4 <I2C_RequestMemoryRead+0x1cc>)
 80042ba:	68f8      	ldr	r0, [r7, #12]
 80042bc:	f000 f92e 	bl	800451c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80042c0:	4603      	mov	r3, r0
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d001      	beq.n	80042ca <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80042c6:	2301      	movs	r3, #1
 80042c8:	e000      	b.n	80042cc <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80042ca:	2300      	movs	r3, #0
}
 80042cc:	4618      	mov	r0, r3
 80042ce:	3718      	adds	r7, #24
 80042d0:	46bd      	mov	sp, r7
 80042d2:	bd80      	pop	{r7, pc}
 80042d4:	00010002 	.word	0x00010002

080042d8 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 80042d8:	b580      	push	{r7, lr}
 80042da:	b086      	sub	sp, #24
 80042dc:	af00      	add	r7, sp, #0
 80042de:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80042e0:	2300      	movs	r3, #0
 80042e2:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042e8:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80042ea:	697b      	ldr	r3, [r7, #20]
 80042ec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80042f0:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80042f2:	4b4b      	ldr	r3, [pc, #300]	; (8004420 <I2C_DMAAbort+0x148>)
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	08db      	lsrs	r3, r3, #3
 80042f8:	4a4a      	ldr	r2, [pc, #296]	; (8004424 <I2C_DMAAbort+0x14c>)
 80042fa:	fba2 2303 	umull	r2, r3, r2, r3
 80042fe:	0a1a      	lsrs	r2, r3, #8
 8004300:	4613      	mov	r3, r2
 8004302:	009b      	lsls	r3, r3, #2
 8004304:	4413      	add	r3, r2
 8004306:	00da      	lsls	r2, r3, #3
 8004308:	1ad3      	subs	r3, r2, r3
 800430a:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	2b00      	cmp	r3, #0
 8004310:	d106      	bne.n	8004320 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004312:	697b      	ldr	r3, [r7, #20]
 8004314:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004316:	f043 0220 	orr.w	r2, r3, #32
 800431a:	697b      	ldr	r3, [r7, #20]
 800431c:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 800431e:	e00a      	b.n	8004336 <I2C_DMAAbort+0x5e>
    }
    count--;
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	3b01      	subs	r3, #1
 8004324:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8004326:	697b      	ldr	r3, [r7, #20]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004330:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004334:	d0ea      	beq.n	800430c <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8004336:	697b      	ldr	r3, [r7, #20]
 8004338:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800433a:	2b00      	cmp	r3, #0
 800433c:	d003      	beq.n	8004346 <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 800433e:	697b      	ldr	r3, [r7, #20]
 8004340:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004342:	2200      	movs	r2, #0
 8004344:	629a      	str	r2, [r3, #40]	; 0x28
  }
  if (hi2c->hdmarx != NULL)
 8004346:	697b      	ldr	r3, [r7, #20]
 8004348:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800434a:	2b00      	cmp	r3, #0
 800434c:	d003      	beq.n	8004356 <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 800434e:	697b      	ldr	r3, [r7, #20]
 8004350:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004352:	2200      	movs	r2, #0
 8004354:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004356:	697b      	ldr	r3, [r7, #20]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	681a      	ldr	r2, [r3, #0]
 800435c:	697b      	ldr	r3, [r7, #20]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004364:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8004366:	697b      	ldr	r3, [r7, #20]
 8004368:	2200      	movs	r2, #0
 800436a:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 800436c:	697b      	ldr	r3, [r7, #20]
 800436e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004370:	2b00      	cmp	r3, #0
 8004372:	d003      	beq.n	800437c <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8004374:	697b      	ldr	r3, [r7, #20]
 8004376:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004378:	2200      	movs	r2, #0
 800437a:	635a      	str	r2, [r3, #52]	; 0x34
  }
  if (hi2c->hdmarx != NULL)
 800437c:	697b      	ldr	r3, [r7, #20]
 800437e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004380:	2b00      	cmp	r3, #0
 8004382:	d003      	beq.n	800438c <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8004384:	697b      	ldr	r3, [r7, #20]
 8004386:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004388:	2200      	movs	r2, #0
 800438a:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 800438c:	697b      	ldr	r3, [r7, #20]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	681a      	ldr	r2, [r3, #0]
 8004392:	697b      	ldr	r3, [r7, #20]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	f022 0201 	bic.w	r2, r2, #1
 800439a:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 800439c:	697b      	ldr	r3, [r7, #20]
 800439e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80043a2:	b2db      	uxtb	r3, r3
 80043a4:	2b60      	cmp	r3, #96	; 0x60
 80043a6:	d10e      	bne.n	80043c6 <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 80043a8:	697b      	ldr	r3, [r7, #20]
 80043aa:	2220      	movs	r2, #32
 80043ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80043b0:	697b      	ldr	r3, [r7, #20]
 80043b2:	2200      	movs	r2, #0
 80043b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 80043b8:	697b      	ldr	r3, [r7, #20]
 80043ba:	2200      	movs	r2, #0
 80043bc:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80043be:	6978      	ldr	r0, [r7, #20]
 80043c0:	f7fe fc8f 	bl	8002ce2 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80043c4:	e027      	b.n	8004416 <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80043c6:	7cfb      	ldrb	r3, [r7, #19]
 80043c8:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80043cc:	2b28      	cmp	r3, #40	; 0x28
 80043ce:	d117      	bne.n	8004400 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 80043d0:	697b      	ldr	r3, [r7, #20]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	681a      	ldr	r2, [r3, #0]
 80043d6:	697b      	ldr	r3, [r7, #20]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	f042 0201 	orr.w	r2, r2, #1
 80043de:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80043e0:	697b      	ldr	r3, [r7, #20]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	681a      	ldr	r2, [r3, #0]
 80043e6:	697b      	ldr	r3, [r7, #20]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80043ee:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 80043f0:	697b      	ldr	r3, [r7, #20]
 80043f2:	2200      	movs	r2, #0
 80043f4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80043f6:	697b      	ldr	r3, [r7, #20]
 80043f8:	2228      	movs	r2, #40	; 0x28
 80043fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 80043fe:	e007      	b.n	8004410 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8004400:	697b      	ldr	r3, [r7, #20]
 8004402:	2220      	movs	r2, #32
 8004404:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004408:	697b      	ldr	r3, [r7, #20]
 800440a:	2200      	movs	r2, #0
 800440c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8004410:	6978      	ldr	r0, [r7, #20]
 8004412:	f7fe fc5d 	bl	8002cd0 <HAL_I2C_ErrorCallback>
}
 8004416:	bf00      	nop
 8004418:	3718      	adds	r7, #24
 800441a:	46bd      	mov	sp, r7
 800441c:	bd80      	pop	{r7, pc}
 800441e:	bf00      	nop
 8004420:	20000000 	.word	0x20000000
 8004424:	14f8b589 	.word	0x14f8b589

08004428 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004428:	b580      	push	{r7, lr}
 800442a:	b084      	sub	sp, #16
 800442c:	af00      	add	r7, sp, #0
 800442e:	60f8      	str	r0, [r7, #12]
 8004430:	60b9      	str	r1, [r7, #8]
 8004432:	603b      	str	r3, [r7, #0]
 8004434:	4613      	mov	r3, r2
 8004436:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004438:	e048      	b.n	80044cc <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800443a:	683b      	ldr	r3, [r7, #0]
 800443c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004440:	d044      	beq.n	80044cc <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004442:	f7fd f871 	bl	8001528 <HAL_GetTick>
 8004446:	4602      	mov	r2, r0
 8004448:	69bb      	ldr	r3, [r7, #24]
 800444a:	1ad3      	subs	r3, r2, r3
 800444c:	683a      	ldr	r2, [r7, #0]
 800444e:	429a      	cmp	r2, r3
 8004450:	d302      	bcc.n	8004458 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004452:	683b      	ldr	r3, [r7, #0]
 8004454:	2b00      	cmp	r3, #0
 8004456:	d139      	bne.n	80044cc <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004458:	68bb      	ldr	r3, [r7, #8]
 800445a:	0c1b      	lsrs	r3, r3, #16
 800445c:	b2db      	uxtb	r3, r3
 800445e:	2b01      	cmp	r3, #1
 8004460:	d10d      	bne.n	800447e <I2C_WaitOnFlagUntilTimeout+0x56>
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	695b      	ldr	r3, [r3, #20]
 8004468:	43da      	mvns	r2, r3
 800446a:	68bb      	ldr	r3, [r7, #8]
 800446c:	4013      	ands	r3, r2
 800446e:	b29b      	uxth	r3, r3
 8004470:	2b00      	cmp	r3, #0
 8004472:	bf0c      	ite	eq
 8004474:	2301      	moveq	r3, #1
 8004476:	2300      	movne	r3, #0
 8004478:	b2db      	uxtb	r3, r3
 800447a:	461a      	mov	r2, r3
 800447c:	e00c      	b.n	8004498 <I2C_WaitOnFlagUntilTimeout+0x70>
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	699b      	ldr	r3, [r3, #24]
 8004484:	43da      	mvns	r2, r3
 8004486:	68bb      	ldr	r3, [r7, #8]
 8004488:	4013      	ands	r3, r2
 800448a:	b29b      	uxth	r3, r3
 800448c:	2b00      	cmp	r3, #0
 800448e:	bf0c      	ite	eq
 8004490:	2301      	moveq	r3, #1
 8004492:	2300      	movne	r3, #0
 8004494:	b2db      	uxtb	r3, r3
 8004496:	461a      	mov	r2, r3
 8004498:	79fb      	ldrb	r3, [r7, #7]
 800449a:	429a      	cmp	r2, r3
 800449c:	d116      	bne.n	80044cc <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	2200      	movs	r2, #0
 80044a2:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	2220      	movs	r2, #32
 80044a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	2200      	movs	r2, #0
 80044b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044b8:	f043 0220 	orr.w	r2, r3, #32
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	2200      	movs	r2, #0
 80044c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80044c8:	2301      	movs	r3, #1
 80044ca:	e023      	b.n	8004514 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80044cc:	68bb      	ldr	r3, [r7, #8]
 80044ce:	0c1b      	lsrs	r3, r3, #16
 80044d0:	b2db      	uxtb	r3, r3
 80044d2:	2b01      	cmp	r3, #1
 80044d4:	d10d      	bne.n	80044f2 <I2C_WaitOnFlagUntilTimeout+0xca>
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	695b      	ldr	r3, [r3, #20]
 80044dc:	43da      	mvns	r2, r3
 80044de:	68bb      	ldr	r3, [r7, #8]
 80044e0:	4013      	ands	r3, r2
 80044e2:	b29b      	uxth	r3, r3
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	bf0c      	ite	eq
 80044e8:	2301      	moveq	r3, #1
 80044ea:	2300      	movne	r3, #0
 80044ec:	b2db      	uxtb	r3, r3
 80044ee:	461a      	mov	r2, r3
 80044f0:	e00c      	b.n	800450c <I2C_WaitOnFlagUntilTimeout+0xe4>
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	699b      	ldr	r3, [r3, #24]
 80044f8:	43da      	mvns	r2, r3
 80044fa:	68bb      	ldr	r3, [r7, #8]
 80044fc:	4013      	ands	r3, r2
 80044fe:	b29b      	uxth	r3, r3
 8004500:	2b00      	cmp	r3, #0
 8004502:	bf0c      	ite	eq
 8004504:	2301      	moveq	r3, #1
 8004506:	2300      	movne	r3, #0
 8004508:	b2db      	uxtb	r3, r3
 800450a:	461a      	mov	r2, r3
 800450c:	79fb      	ldrb	r3, [r7, #7]
 800450e:	429a      	cmp	r2, r3
 8004510:	d093      	beq.n	800443a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004512:	2300      	movs	r3, #0
}
 8004514:	4618      	mov	r0, r3
 8004516:	3710      	adds	r7, #16
 8004518:	46bd      	mov	sp, r7
 800451a:	bd80      	pop	{r7, pc}

0800451c <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800451c:	b580      	push	{r7, lr}
 800451e:	b084      	sub	sp, #16
 8004520:	af00      	add	r7, sp, #0
 8004522:	60f8      	str	r0, [r7, #12]
 8004524:	60b9      	str	r1, [r7, #8]
 8004526:	607a      	str	r2, [r7, #4]
 8004528:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800452a:	e071      	b.n	8004610 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	695b      	ldr	r3, [r3, #20]
 8004532:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004536:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800453a:	d123      	bne.n	8004584 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	681a      	ldr	r2, [r3, #0]
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800454a:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004554:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	2200      	movs	r2, #0
 800455a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	2220      	movs	r2, #32
 8004560:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	2200      	movs	r2, #0
 8004568:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004570:	f043 0204 	orr.w	r2, r3, #4
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	2200      	movs	r2, #0
 800457c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004580:	2301      	movs	r3, #1
 8004582:	e067      	b.n	8004654 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	f1b3 3fff 	cmp.w	r3, #4294967295
 800458a:	d041      	beq.n	8004610 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800458c:	f7fc ffcc 	bl	8001528 <HAL_GetTick>
 8004590:	4602      	mov	r2, r0
 8004592:	683b      	ldr	r3, [r7, #0]
 8004594:	1ad3      	subs	r3, r2, r3
 8004596:	687a      	ldr	r2, [r7, #4]
 8004598:	429a      	cmp	r2, r3
 800459a:	d302      	bcc.n	80045a2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d136      	bne.n	8004610 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80045a2:	68bb      	ldr	r3, [r7, #8]
 80045a4:	0c1b      	lsrs	r3, r3, #16
 80045a6:	b2db      	uxtb	r3, r3
 80045a8:	2b01      	cmp	r3, #1
 80045aa:	d10c      	bne.n	80045c6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	695b      	ldr	r3, [r3, #20]
 80045b2:	43da      	mvns	r2, r3
 80045b4:	68bb      	ldr	r3, [r7, #8]
 80045b6:	4013      	ands	r3, r2
 80045b8:	b29b      	uxth	r3, r3
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	bf14      	ite	ne
 80045be:	2301      	movne	r3, #1
 80045c0:	2300      	moveq	r3, #0
 80045c2:	b2db      	uxtb	r3, r3
 80045c4:	e00b      	b.n	80045de <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	699b      	ldr	r3, [r3, #24]
 80045cc:	43da      	mvns	r2, r3
 80045ce:	68bb      	ldr	r3, [r7, #8]
 80045d0:	4013      	ands	r3, r2
 80045d2:	b29b      	uxth	r3, r3
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	bf14      	ite	ne
 80045d8:	2301      	movne	r3, #1
 80045da:	2300      	moveq	r3, #0
 80045dc:	b2db      	uxtb	r3, r3
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d016      	beq.n	8004610 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	2200      	movs	r2, #0
 80045e6:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	2220      	movs	r2, #32
 80045ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	2200      	movs	r2, #0
 80045f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045fc:	f043 0220 	orr.w	r2, r3, #32
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	2200      	movs	r2, #0
 8004608:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 800460c:	2301      	movs	r3, #1
 800460e:	e021      	b.n	8004654 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004610:	68bb      	ldr	r3, [r7, #8]
 8004612:	0c1b      	lsrs	r3, r3, #16
 8004614:	b2db      	uxtb	r3, r3
 8004616:	2b01      	cmp	r3, #1
 8004618:	d10c      	bne.n	8004634 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	695b      	ldr	r3, [r3, #20]
 8004620:	43da      	mvns	r2, r3
 8004622:	68bb      	ldr	r3, [r7, #8]
 8004624:	4013      	ands	r3, r2
 8004626:	b29b      	uxth	r3, r3
 8004628:	2b00      	cmp	r3, #0
 800462a:	bf14      	ite	ne
 800462c:	2301      	movne	r3, #1
 800462e:	2300      	moveq	r3, #0
 8004630:	b2db      	uxtb	r3, r3
 8004632:	e00b      	b.n	800464c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	699b      	ldr	r3, [r3, #24]
 800463a:	43da      	mvns	r2, r3
 800463c:	68bb      	ldr	r3, [r7, #8]
 800463e:	4013      	ands	r3, r2
 8004640:	b29b      	uxth	r3, r3
 8004642:	2b00      	cmp	r3, #0
 8004644:	bf14      	ite	ne
 8004646:	2301      	movne	r3, #1
 8004648:	2300      	moveq	r3, #0
 800464a:	b2db      	uxtb	r3, r3
 800464c:	2b00      	cmp	r3, #0
 800464e:	f47f af6d 	bne.w	800452c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8004652:	2300      	movs	r3, #0
}
 8004654:	4618      	mov	r0, r3
 8004656:	3710      	adds	r7, #16
 8004658:	46bd      	mov	sp, r7
 800465a:	bd80      	pop	{r7, pc}

0800465c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800465c:	b580      	push	{r7, lr}
 800465e:	b084      	sub	sp, #16
 8004660:	af00      	add	r7, sp, #0
 8004662:	60f8      	str	r0, [r7, #12]
 8004664:	60b9      	str	r1, [r7, #8]
 8004666:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004668:	e034      	b.n	80046d4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800466a:	68f8      	ldr	r0, [r7, #12]
 800466c:	f000 f915 	bl	800489a <I2C_IsAcknowledgeFailed>
 8004670:	4603      	mov	r3, r0
 8004672:	2b00      	cmp	r3, #0
 8004674:	d001      	beq.n	800467a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004676:	2301      	movs	r3, #1
 8004678:	e034      	b.n	80046e4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800467a:	68bb      	ldr	r3, [r7, #8]
 800467c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004680:	d028      	beq.n	80046d4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004682:	f7fc ff51 	bl	8001528 <HAL_GetTick>
 8004686:	4602      	mov	r2, r0
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	1ad3      	subs	r3, r2, r3
 800468c:	68ba      	ldr	r2, [r7, #8]
 800468e:	429a      	cmp	r2, r3
 8004690:	d302      	bcc.n	8004698 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004692:	68bb      	ldr	r3, [r7, #8]
 8004694:	2b00      	cmp	r3, #0
 8004696:	d11d      	bne.n	80046d4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	695b      	ldr	r3, [r3, #20]
 800469e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80046a2:	2b80      	cmp	r3, #128	; 0x80
 80046a4:	d016      	beq.n	80046d4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	2200      	movs	r2, #0
 80046aa:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	2220      	movs	r2, #32
 80046b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	2200      	movs	r2, #0
 80046b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046c0:	f043 0220 	orr.w	r2, r3, #32
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	2200      	movs	r2, #0
 80046cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80046d0:	2301      	movs	r3, #1
 80046d2:	e007      	b.n	80046e4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	695b      	ldr	r3, [r3, #20]
 80046da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80046de:	2b80      	cmp	r3, #128	; 0x80
 80046e0:	d1c3      	bne.n	800466a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80046e2:	2300      	movs	r3, #0
}
 80046e4:	4618      	mov	r0, r3
 80046e6:	3710      	adds	r7, #16
 80046e8:	46bd      	mov	sp, r7
 80046ea:	bd80      	pop	{r7, pc}

080046ec <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80046ec:	b580      	push	{r7, lr}
 80046ee:	b084      	sub	sp, #16
 80046f0:	af00      	add	r7, sp, #0
 80046f2:	60f8      	str	r0, [r7, #12]
 80046f4:	60b9      	str	r1, [r7, #8]
 80046f6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80046f8:	e034      	b.n	8004764 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80046fa:	68f8      	ldr	r0, [r7, #12]
 80046fc:	f000 f8cd 	bl	800489a <I2C_IsAcknowledgeFailed>
 8004700:	4603      	mov	r3, r0
 8004702:	2b00      	cmp	r3, #0
 8004704:	d001      	beq.n	800470a <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004706:	2301      	movs	r3, #1
 8004708:	e034      	b.n	8004774 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800470a:	68bb      	ldr	r3, [r7, #8]
 800470c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004710:	d028      	beq.n	8004764 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004712:	f7fc ff09 	bl	8001528 <HAL_GetTick>
 8004716:	4602      	mov	r2, r0
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	1ad3      	subs	r3, r2, r3
 800471c:	68ba      	ldr	r2, [r7, #8]
 800471e:	429a      	cmp	r2, r3
 8004720:	d302      	bcc.n	8004728 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004722:	68bb      	ldr	r3, [r7, #8]
 8004724:	2b00      	cmp	r3, #0
 8004726:	d11d      	bne.n	8004764 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	695b      	ldr	r3, [r3, #20]
 800472e:	f003 0304 	and.w	r3, r3, #4
 8004732:	2b04      	cmp	r3, #4
 8004734:	d016      	beq.n	8004764 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	2200      	movs	r2, #0
 800473a:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	2220      	movs	r2, #32
 8004740:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	2200      	movs	r2, #0
 8004748:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004750:	f043 0220 	orr.w	r2, r3, #32
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	2200      	movs	r2, #0
 800475c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8004760:	2301      	movs	r3, #1
 8004762:	e007      	b.n	8004774 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	695b      	ldr	r3, [r3, #20]
 800476a:	f003 0304 	and.w	r3, r3, #4
 800476e:	2b04      	cmp	r3, #4
 8004770:	d1c3      	bne.n	80046fa <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004772:	2300      	movs	r3, #0
}
 8004774:	4618      	mov	r0, r3
 8004776:	3710      	adds	r7, #16
 8004778:	46bd      	mov	sp, r7
 800477a:	bd80      	pop	{r7, pc}

0800477c <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 800477c:	b480      	push	{r7}
 800477e:	b085      	sub	sp, #20
 8004780:	af00      	add	r7, sp, #0
 8004782:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004784:	2300      	movs	r3, #0
 8004786:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8004788:	4b13      	ldr	r3, [pc, #76]	; (80047d8 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	08db      	lsrs	r3, r3, #3
 800478e:	4a13      	ldr	r2, [pc, #76]	; (80047dc <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8004790:	fba2 2303 	umull	r2, r3, r2, r3
 8004794:	0a1a      	lsrs	r2, r3, #8
 8004796:	4613      	mov	r3, r2
 8004798:	009b      	lsls	r3, r3, #2
 800479a:	4413      	add	r3, r2
 800479c:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	3b01      	subs	r3, #1
 80047a2:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d107      	bne.n	80047ba <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047ae:	f043 0220 	orr.w	r2, r3, #32
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	641a      	str	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 80047b6:	2301      	movs	r3, #1
 80047b8:	e008      	b.n	80047cc <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80047c4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80047c8:	d0e9      	beq.n	800479e <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 80047ca:	2300      	movs	r3, #0
}
 80047cc:	4618      	mov	r0, r3
 80047ce:	3714      	adds	r7, #20
 80047d0:	46bd      	mov	sp, r7
 80047d2:	bc80      	pop	{r7}
 80047d4:	4770      	bx	lr
 80047d6:	bf00      	nop
 80047d8:	20000000 	.word	0x20000000
 80047dc:	14f8b589 	.word	0x14f8b589

080047e0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80047e0:	b580      	push	{r7, lr}
 80047e2:	b084      	sub	sp, #16
 80047e4:	af00      	add	r7, sp, #0
 80047e6:	60f8      	str	r0, [r7, #12]
 80047e8:	60b9      	str	r1, [r7, #8]
 80047ea:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80047ec:	e049      	b.n	8004882 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	695b      	ldr	r3, [r3, #20]
 80047f4:	f003 0310 	and.w	r3, r3, #16
 80047f8:	2b10      	cmp	r3, #16
 80047fa:	d119      	bne.n	8004830 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	f06f 0210 	mvn.w	r2, #16
 8004804:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	2200      	movs	r2, #0
 800480a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	2220      	movs	r2, #32
 8004810:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	2200      	movs	r2, #0
 8004818:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	2200      	movs	r2, #0
 8004828:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800482c:	2301      	movs	r3, #1
 800482e:	e030      	b.n	8004892 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004830:	f7fc fe7a 	bl	8001528 <HAL_GetTick>
 8004834:	4602      	mov	r2, r0
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	1ad3      	subs	r3, r2, r3
 800483a:	68ba      	ldr	r2, [r7, #8]
 800483c:	429a      	cmp	r2, r3
 800483e:	d302      	bcc.n	8004846 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8004840:	68bb      	ldr	r3, [r7, #8]
 8004842:	2b00      	cmp	r3, #0
 8004844:	d11d      	bne.n	8004882 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	695b      	ldr	r3, [r3, #20]
 800484c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004850:	2b40      	cmp	r3, #64	; 0x40
 8004852:	d016      	beq.n	8004882 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	2200      	movs	r2, #0
 8004858:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	2220      	movs	r2, #32
 800485e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	2200      	movs	r2, #0
 8004866:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800486e:	f043 0220 	orr.w	r2, r3, #32
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	2200      	movs	r2, #0
 800487a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800487e:	2301      	movs	r3, #1
 8004880:	e007      	b.n	8004892 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	695b      	ldr	r3, [r3, #20]
 8004888:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800488c:	2b40      	cmp	r3, #64	; 0x40
 800488e:	d1ae      	bne.n	80047ee <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004890:	2300      	movs	r3, #0
}
 8004892:	4618      	mov	r0, r3
 8004894:	3710      	adds	r7, #16
 8004896:	46bd      	mov	sp, r7
 8004898:	bd80      	pop	{r7, pc}

0800489a <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800489a:	b480      	push	{r7}
 800489c:	b083      	sub	sp, #12
 800489e:	af00      	add	r7, sp, #0
 80048a0:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	695b      	ldr	r3, [r3, #20]
 80048a8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80048ac:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80048b0:	d11b      	bne.n	80048ea <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80048ba:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	2200      	movs	r2, #0
 80048c0:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	2220      	movs	r2, #32
 80048c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	2200      	movs	r2, #0
 80048ce:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048d6:	f043 0204 	orr.w	r2, r3, #4
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	2200      	movs	r2, #0
 80048e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80048e6:	2301      	movs	r3, #1
 80048e8:	e000      	b.n	80048ec <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80048ea:	2300      	movs	r3, #0
}
 80048ec:	4618      	mov	r0, r3
 80048ee:	370c      	adds	r7, #12
 80048f0:	46bd      	mov	sp, r7
 80048f2:	bc80      	pop	{r7}
 80048f4:	4770      	bx	lr

080048f6 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 80048f6:	b480      	push	{r7}
 80048f8:	b083      	sub	sp, #12
 80048fa:	af00      	add	r7, sp, #0
 80048fc:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004902:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8004906:	d103      	bne.n	8004910 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	2201      	movs	r2, #1
 800490c:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 800490e:	e007      	b.n	8004920 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004914:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8004918:	d102      	bne.n	8004920 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	2208      	movs	r2, #8
 800491e:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8004920:	bf00      	nop
 8004922:	370c      	adds	r7, #12
 8004924:	46bd      	mov	sp, r7
 8004926:	bc80      	pop	{r7}
 8004928:	4770      	bx	lr
	...

0800492c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800492c:	b580      	push	{r7, lr}
 800492e:	b086      	sub	sp, #24
 8004930:	af00      	add	r7, sp, #0
 8004932:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	2b00      	cmp	r3, #0
 8004938:	d101      	bne.n	800493e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800493a:	2301      	movs	r3, #1
 800493c:	e272      	b.n	8004e24 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	f003 0301 	and.w	r3, r3, #1
 8004946:	2b00      	cmp	r3, #0
 8004948:	f000 8087 	beq.w	8004a5a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800494c:	4b92      	ldr	r3, [pc, #584]	; (8004b98 <HAL_RCC_OscConfig+0x26c>)
 800494e:	685b      	ldr	r3, [r3, #4]
 8004950:	f003 030c 	and.w	r3, r3, #12
 8004954:	2b04      	cmp	r3, #4
 8004956:	d00c      	beq.n	8004972 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004958:	4b8f      	ldr	r3, [pc, #572]	; (8004b98 <HAL_RCC_OscConfig+0x26c>)
 800495a:	685b      	ldr	r3, [r3, #4]
 800495c:	f003 030c 	and.w	r3, r3, #12
 8004960:	2b08      	cmp	r3, #8
 8004962:	d112      	bne.n	800498a <HAL_RCC_OscConfig+0x5e>
 8004964:	4b8c      	ldr	r3, [pc, #560]	; (8004b98 <HAL_RCC_OscConfig+0x26c>)
 8004966:	685b      	ldr	r3, [r3, #4]
 8004968:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800496c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004970:	d10b      	bne.n	800498a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004972:	4b89      	ldr	r3, [pc, #548]	; (8004b98 <HAL_RCC_OscConfig+0x26c>)
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800497a:	2b00      	cmp	r3, #0
 800497c:	d06c      	beq.n	8004a58 <HAL_RCC_OscConfig+0x12c>
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	685b      	ldr	r3, [r3, #4]
 8004982:	2b00      	cmp	r3, #0
 8004984:	d168      	bne.n	8004a58 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8004986:	2301      	movs	r3, #1
 8004988:	e24c      	b.n	8004e24 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	685b      	ldr	r3, [r3, #4]
 800498e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004992:	d106      	bne.n	80049a2 <HAL_RCC_OscConfig+0x76>
 8004994:	4b80      	ldr	r3, [pc, #512]	; (8004b98 <HAL_RCC_OscConfig+0x26c>)
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	4a7f      	ldr	r2, [pc, #508]	; (8004b98 <HAL_RCC_OscConfig+0x26c>)
 800499a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800499e:	6013      	str	r3, [r2, #0]
 80049a0:	e02e      	b.n	8004a00 <HAL_RCC_OscConfig+0xd4>
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	685b      	ldr	r3, [r3, #4]
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d10c      	bne.n	80049c4 <HAL_RCC_OscConfig+0x98>
 80049aa:	4b7b      	ldr	r3, [pc, #492]	; (8004b98 <HAL_RCC_OscConfig+0x26c>)
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	4a7a      	ldr	r2, [pc, #488]	; (8004b98 <HAL_RCC_OscConfig+0x26c>)
 80049b0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80049b4:	6013      	str	r3, [r2, #0]
 80049b6:	4b78      	ldr	r3, [pc, #480]	; (8004b98 <HAL_RCC_OscConfig+0x26c>)
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	4a77      	ldr	r2, [pc, #476]	; (8004b98 <HAL_RCC_OscConfig+0x26c>)
 80049bc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80049c0:	6013      	str	r3, [r2, #0]
 80049c2:	e01d      	b.n	8004a00 <HAL_RCC_OscConfig+0xd4>
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	685b      	ldr	r3, [r3, #4]
 80049c8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80049cc:	d10c      	bne.n	80049e8 <HAL_RCC_OscConfig+0xbc>
 80049ce:	4b72      	ldr	r3, [pc, #456]	; (8004b98 <HAL_RCC_OscConfig+0x26c>)
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	4a71      	ldr	r2, [pc, #452]	; (8004b98 <HAL_RCC_OscConfig+0x26c>)
 80049d4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80049d8:	6013      	str	r3, [r2, #0]
 80049da:	4b6f      	ldr	r3, [pc, #444]	; (8004b98 <HAL_RCC_OscConfig+0x26c>)
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	4a6e      	ldr	r2, [pc, #440]	; (8004b98 <HAL_RCC_OscConfig+0x26c>)
 80049e0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80049e4:	6013      	str	r3, [r2, #0]
 80049e6:	e00b      	b.n	8004a00 <HAL_RCC_OscConfig+0xd4>
 80049e8:	4b6b      	ldr	r3, [pc, #428]	; (8004b98 <HAL_RCC_OscConfig+0x26c>)
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	4a6a      	ldr	r2, [pc, #424]	; (8004b98 <HAL_RCC_OscConfig+0x26c>)
 80049ee:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80049f2:	6013      	str	r3, [r2, #0]
 80049f4:	4b68      	ldr	r3, [pc, #416]	; (8004b98 <HAL_RCC_OscConfig+0x26c>)
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	4a67      	ldr	r2, [pc, #412]	; (8004b98 <HAL_RCC_OscConfig+0x26c>)
 80049fa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80049fe:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	685b      	ldr	r3, [r3, #4]
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d013      	beq.n	8004a30 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a08:	f7fc fd8e 	bl	8001528 <HAL_GetTick>
 8004a0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004a0e:	e008      	b.n	8004a22 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004a10:	f7fc fd8a 	bl	8001528 <HAL_GetTick>
 8004a14:	4602      	mov	r2, r0
 8004a16:	693b      	ldr	r3, [r7, #16]
 8004a18:	1ad3      	subs	r3, r2, r3
 8004a1a:	2b64      	cmp	r3, #100	; 0x64
 8004a1c:	d901      	bls.n	8004a22 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8004a1e:	2303      	movs	r3, #3
 8004a20:	e200      	b.n	8004e24 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004a22:	4b5d      	ldr	r3, [pc, #372]	; (8004b98 <HAL_RCC_OscConfig+0x26c>)
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d0f0      	beq.n	8004a10 <HAL_RCC_OscConfig+0xe4>
 8004a2e:	e014      	b.n	8004a5a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a30:	f7fc fd7a 	bl	8001528 <HAL_GetTick>
 8004a34:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004a36:	e008      	b.n	8004a4a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004a38:	f7fc fd76 	bl	8001528 <HAL_GetTick>
 8004a3c:	4602      	mov	r2, r0
 8004a3e:	693b      	ldr	r3, [r7, #16]
 8004a40:	1ad3      	subs	r3, r2, r3
 8004a42:	2b64      	cmp	r3, #100	; 0x64
 8004a44:	d901      	bls.n	8004a4a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8004a46:	2303      	movs	r3, #3
 8004a48:	e1ec      	b.n	8004e24 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004a4a:	4b53      	ldr	r3, [pc, #332]	; (8004b98 <HAL_RCC_OscConfig+0x26c>)
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d1f0      	bne.n	8004a38 <HAL_RCC_OscConfig+0x10c>
 8004a56:	e000      	b.n	8004a5a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004a58:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	f003 0302 	and.w	r3, r3, #2
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d063      	beq.n	8004b2e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004a66:	4b4c      	ldr	r3, [pc, #304]	; (8004b98 <HAL_RCC_OscConfig+0x26c>)
 8004a68:	685b      	ldr	r3, [r3, #4]
 8004a6a:	f003 030c 	and.w	r3, r3, #12
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d00b      	beq.n	8004a8a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8004a72:	4b49      	ldr	r3, [pc, #292]	; (8004b98 <HAL_RCC_OscConfig+0x26c>)
 8004a74:	685b      	ldr	r3, [r3, #4]
 8004a76:	f003 030c 	and.w	r3, r3, #12
 8004a7a:	2b08      	cmp	r3, #8
 8004a7c:	d11c      	bne.n	8004ab8 <HAL_RCC_OscConfig+0x18c>
 8004a7e:	4b46      	ldr	r3, [pc, #280]	; (8004b98 <HAL_RCC_OscConfig+0x26c>)
 8004a80:	685b      	ldr	r3, [r3, #4]
 8004a82:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d116      	bne.n	8004ab8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004a8a:	4b43      	ldr	r3, [pc, #268]	; (8004b98 <HAL_RCC_OscConfig+0x26c>)
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	f003 0302 	and.w	r3, r3, #2
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d005      	beq.n	8004aa2 <HAL_RCC_OscConfig+0x176>
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	691b      	ldr	r3, [r3, #16]
 8004a9a:	2b01      	cmp	r3, #1
 8004a9c:	d001      	beq.n	8004aa2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8004a9e:	2301      	movs	r3, #1
 8004aa0:	e1c0      	b.n	8004e24 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004aa2:	4b3d      	ldr	r3, [pc, #244]	; (8004b98 <HAL_RCC_OscConfig+0x26c>)
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	695b      	ldr	r3, [r3, #20]
 8004aae:	00db      	lsls	r3, r3, #3
 8004ab0:	4939      	ldr	r1, [pc, #228]	; (8004b98 <HAL_RCC_OscConfig+0x26c>)
 8004ab2:	4313      	orrs	r3, r2
 8004ab4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004ab6:	e03a      	b.n	8004b2e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	691b      	ldr	r3, [r3, #16]
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d020      	beq.n	8004b02 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004ac0:	4b36      	ldr	r3, [pc, #216]	; (8004b9c <HAL_RCC_OscConfig+0x270>)
 8004ac2:	2201      	movs	r2, #1
 8004ac4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ac6:	f7fc fd2f 	bl	8001528 <HAL_GetTick>
 8004aca:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004acc:	e008      	b.n	8004ae0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004ace:	f7fc fd2b 	bl	8001528 <HAL_GetTick>
 8004ad2:	4602      	mov	r2, r0
 8004ad4:	693b      	ldr	r3, [r7, #16]
 8004ad6:	1ad3      	subs	r3, r2, r3
 8004ad8:	2b02      	cmp	r3, #2
 8004ada:	d901      	bls.n	8004ae0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8004adc:	2303      	movs	r3, #3
 8004ade:	e1a1      	b.n	8004e24 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004ae0:	4b2d      	ldr	r3, [pc, #180]	; (8004b98 <HAL_RCC_OscConfig+0x26c>)
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	f003 0302 	and.w	r3, r3, #2
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d0f0      	beq.n	8004ace <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004aec:	4b2a      	ldr	r3, [pc, #168]	; (8004b98 <HAL_RCC_OscConfig+0x26c>)
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	695b      	ldr	r3, [r3, #20]
 8004af8:	00db      	lsls	r3, r3, #3
 8004afa:	4927      	ldr	r1, [pc, #156]	; (8004b98 <HAL_RCC_OscConfig+0x26c>)
 8004afc:	4313      	orrs	r3, r2
 8004afe:	600b      	str	r3, [r1, #0]
 8004b00:	e015      	b.n	8004b2e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004b02:	4b26      	ldr	r3, [pc, #152]	; (8004b9c <HAL_RCC_OscConfig+0x270>)
 8004b04:	2200      	movs	r2, #0
 8004b06:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b08:	f7fc fd0e 	bl	8001528 <HAL_GetTick>
 8004b0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004b0e:	e008      	b.n	8004b22 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004b10:	f7fc fd0a 	bl	8001528 <HAL_GetTick>
 8004b14:	4602      	mov	r2, r0
 8004b16:	693b      	ldr	r3, [r7, #16]
 8004b18:	1ad3      	subs	r3, r2, r3
 8004b1a:	2b02      	cmp	r3, #2
 8004b1c:	d901      	bls.n	8004b22 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8004b1e:	2303      	movs	r3, #3
 8004b20:	e180      	b.n	8004e24 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004b22:	4b1d      	ldr	r3, [pc, #116]	; (8004b98 <HAL_RCC_OscConfig+0x26c>)
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	f003 0302 	and.w	r3, r3, #2
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d1f0      	bne.n	8004b10 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	f003 0308 	and.w	r3, r3, #8
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d03a      	beq.n	8004bb0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	699b      	ldr	r3, [r3, #24]
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d019      	beq.n	8004b76 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004b42:	4b17      	ldr	r3, [pc, #92]	; (8004ba0 <HAL_RCC_OscConfig+0x274>)
 8004b44:	2201      	movs	r2, #1
 8004b46:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004b48:	f7fc fcee 	bl	8001528 <HAL_GetTick>
 8004b4c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004b4e:	e008      	b.n	8004b62 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004b50:	f7fc fcea 	bl	8001528 <HAL_GetTick>
 8004b54:	4602      	mov	r2, r0
 8004b56:	693b      	ldr	r3, [r7, #16]
 8004b58:	1ad3      	subs	r3, r2, r3
 8004b5a:	2b02      	cmp	r3, #2
 8004b5c:	d901      	bls.n	8004b62 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8004b5e:	2303      	movs	r3, #3
 8004b60:	e160      	b.n	8004e24 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004b62:	4b0d      	ldr	r3, [pc, #52]	; (8004b98 <HAL_RCC_OscConfig+0x26c>)
 8004b64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b66:	f003 0302 	and.w	r3, r3, #2
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d0f0      	beq.n	8004b50 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8004b6e:	2001      	movs	r0, #1
 8004b70:	f000 face 	bl	8005110 <RCC_Delay>
 8004b74:	e01c      	b.n	8004bb0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004b76:	4b0a      	ldr	r3, [pc, #40]	; (8004ba0 <HAL_RCC_OscConfig+0x274>)
 8004b78:	2200      	movs	r2, #0
 8004b7a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004b7c:	f7fc fcd4 	bl	8001528 <HAL_GetTick>
 8004b80:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004b82:	e00f      	b.n	8004ba4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004b84:	f7fc fcd0 	bl	8001528 <HAL_GetTick>
 8004b88:	4602      	mov	r2, r0
 8004b8a:	693b      	ldr	r3, [r7, #16]
 8004b8c:	1ad3      	subs	r3, r2, r3
 8004b8e:	2b02      	cmp	r3, #2
 8004b90:	d908      	bls.n	8004ba4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8004b92:	2303      	movs	r3, #3
 8004b94:	e146      	b.n	8004e24 <HAL_RCC_OscConfig+0x4f8>
 8004b96:	bf00      	nop
 8004b98:	40021000 	.word	0x40021000
 8004b9c:	42420000 	.word	0x42420000
 8004ba0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004ba4:	4b92      	ldr	r3, [pc, #584]	; (8004df0 <HAL_RCC_OscConfig+0x4c4>)
 8004ba6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ba8:	f003 0302 	and.w	r3, r3, #2
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	d1e9      	bne.n	8004b84 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	f003 0304 	and.w	r3, r3, #4
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	f000 80a6 	beq.w	8004d0a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004bbe:	2300      	movs	r3, #0
 8004bc0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004bc2:	4b8b      	ldr	r3, [pc, #556]	; (8004df0 <HAL_RCC_OscConfig+0x4c4>)
 8004bc4:	69db      	ldr	r3, [r3, #28]
 8004bc6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d10d      	bne.n	8004bea <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004bce:	4b88      	ldr	r3, [pc, #544]	; (8004df0 <HAL_RCC_OscConfig+0x4c4>)
 8004bd0:	69db      	ldr	r3, [r3, #28]
 8004bd2:	4a87      	ldr	r2, [pc, #540]	; (8004df0 <HAL_RCC_OscConfig+0x4c4>)
 8004bd4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004bd8:	61d3      	str	r3, [r2, #28]
 8004bda:	4b85      	ldr	r3, [pc, #532]	; (8004df0 <HAL_RCC_OscConfig+0x4c4>)
 8004bdc:	69db      	ldr	r3, [r3, #28]
 8004bde:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004be2:	60bb      	str	r3, [r7, #8]
 8004be4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004be6:	2301      	movs	r3, #1
 8004be8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004bea:	4b82      	ldr	r3, [pc, #520]	; (8004df4 <HAL_RCC_OscConfig+0x4c8>)
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d118      	bne.n	8004c28 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004bf6:	4b7f      	ldr	r3, [pc, #508]	; (8004df4 <HAL_RCC_OscConfig+0x4c8>)
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	4a7e      	ldr	r2, [pc, #504]	; (8004df4 <HAL_RCC_OscConfig+0x4c8>)
 8004bfc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004c00:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004c02:	f7fc fc91 	bl	8001528 <HAL_GetTick>
 8004c06:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c08:	e008      	b.n	8004c1c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004c0a:	f7fc fc8d 	bl	8001528 <HAL_GetTick>
 8004c0e:	4602      	mov	r2, r0
 8004c10:	693b      	ldr	r3, [r7, #16]
 8004c12:	1ad3      	subs	r3, r2, r3
 8004c14:	2b64      	cmp	r3, #100	; 0x64
 8004c16:	d901      	bls.n	8004c1c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8004c18:	2303      	movs	r3, #3
 8004c1a:	e103      	b.n	8004e24 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c1c:	4b75      	ldr	r3, [pc, #468]	; (8004df4 <HAL_RCC_OscConfig+0x4c8>)
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d0f0      	beq.n	8004c0a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	68db      	ldr	r3, [r3, #12]
 8004c2c:	2b01      	cmp	r3, #1
 8004c2e:	d106      	bne.n	8004c3e <HAL_RCC_OscConfig+0x312>
 8004c30:	4b6f      	ldr	r3, [pc, #444]	; (8004df0 <HAL_RCC_OscConfig+0x4c4>)
 8004c32:	6a1b      	ldr	r3, [r3, #32]
 8004c34:	4a6e      	ldr	r2, [pc, #440]	; (8004df0 <HAL_RCC_OscConfig+0x4c4>)
 8004c36:	f043 0301 	orr.w	r3, r3, #1
 8004c3a:	6213      	str	r3, [r2, #32]
 8004c3c:	e02d      	b.n	8004c9a <HAL_RCC_OscConfig+0x36e>
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	68db      	ldr	r3, [r3, #12]
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	d10c      	bne.n	8004c60 <HAL_RCC_OscConfig+0x334>
 8004c46:	4b6a      	ldr	r3, [pc, #424]	; (8004df0 <HAL_RCC_OscConfig+0x4c4>)
 8004c48:	6a1b      	ldr	r3, [r3, #32]
 8004c4a:	4a69      	ldr	r2, [pc, #420]	; (8004df0 <HAL_RCC_OscConfig+0x4c4>)
 8004c4c:	f023 0301 	bic.w	r3, r3, #1
 8004c50:	6213      	str	r3, [r2, #32]
 8004c52:	4b67      	ldr	r3, [pc, #412]	; (8004df0 <HAL_RCC_OscConfig+0x4c4>)
 8004c54:	6a1b      	ldr	r3, [r3, #32]
 8004c56:	4a66      	ldr	r2, [pc, #408]	; (8004df0 <HAL_RCC_OscConfig+0x4c4>)
 8004c58:	f023 0304 	bic.w	r3, r3, #4
 8004c5c:	6213      	str	r3, [r2, #32]
 8004c5e:	e01c      	b.n	8004c9a <HAL_RCC_OscConfig+0x36e>
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	68db      	ldr	r3, [r3, #12]
 8004c64:	2b05      	cmp	r3, #5
 8004c66:	d10c      	bne.n	8004c82 <HAL_RCC_OscConfig+0x356>
 8004c68:	4b61      	ldr	r3, [pc, #388]	; (8004df0 <HAL_RCC_OscConfig+0x4c4>)
 8004c6a:	6a1b      	ldr	r3, [r3, #32]
 8004c6c:	4a60      	ldr	r2, [pc, #384]	; (8004df0 <HAL_RCC_OscConfig+0x4c4>)
 8004c6e:	f043 0304 	orr.w	r3, r3, #4
 8004c72:	6213      	str	r3, [r2, #32]
 8004c74:	4b5e      	ldr	r3, [pc, #376]	; (8004df0 <HAL_RCC_OscConfig+0x4c4>)
 8004c76:	6a1b      	ldr	r3, [r3, #32]
 8004c78:	4a5d      	ldr	r2, [pc, #372]	; (8004df0 <HAL_RCC_OscConfig+0x4c4>)
 8004c7a:	f043 0301 	orr.w	r3, r3, #1
 8004c7e:	6213      	str	r3, [r2, #32]
 8004c80:	e00b      	b.n	8004c9a <HAL_RCC_OscConfig+0x36e>
 8004c82:	4b5b      	ldr	r3, [pc, #364]	; (8004df0 <HAL_RCC_OscConfig+0x4c4>)
 8004c84:	6a1b      	ldr	r3, [r3, #32]
 8004c86:	4a5a      	ldr	r2, [pc, #360]	; (8004df0 <HAL_RCC_OscConfig+0x4c4>)
 8004c88:	f023 0301 	bic.w	r3, r3, #1
 8004c8c:	6213      	str	r3, [r2, #32]
 8004c8e:	4b58      	ldr	r3, [pc, #352]	; (8004df0 <HAL_RCC_OscConfig+0x4c4>)
 8004c90:	6a1b      	ldr	r3, [r3, #32]
 8004c92:	4a57      	ldr	r2, [pc, #348]	; (8004df0 <HAL_RCC_OscConfig+0x4c4>)
 8004c94:	f023 0304 	bic.w	r3, r3, #4
 8004c98:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	68db      	ldr	r3, [r3, #12]
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d015      	beq.n	8004cce <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004ca2:	f7fc fc41 	bl	8001528 <HAL_GetTick>
 8004ca6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004ca8:	e00a      	b.n	8004cc0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004caa:	f7fc fc3d 	bl	8001528 <HAL_GetTick>
 8004cae:	4602      	mov	r2, r0
 8004cb0:	693b      	ldr	r3, [r7, #16]
 8004cb2:	1ad3      	subs	r3, r2, r3
 8004cb4:	f241 3288 	movw	r2, #5000	; 0x1388
 8004cb8:	4293      	cmp	r3, r2
 8004cba:	d901      	bls.n	8004cc0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8004cbc:	2303      	movs	r3, #3
 8004cbe:	e0b1      	b.n	8004e24 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004cc0:	4b4b      	ldr	r3, [pc, #300]	; (8004df0 <HAL_RCC_OscConfig+0x4c4>)
 8004cc2:	6a1b      	ldr	r3, [r3, #32]
 8004cc4:	f003 0302 	and.w	r3, r3, #2
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	d0ee      	beq.n	8004caa <HAL_RCC_OscConfig+0x37e>
 8004ccc:	e014      	b.n	8004cf8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004cce:	f7fc fc2b 	bl	8001528 <HAL_GetTick>
 8004cd2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004cd4:	e00a      	b.n	8004cec <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004cd6:	f7fc fc27 	bl	8001528 <HAL_GetTick>
 8004cda:	4602      	mov	r2, r0
 8004cdc:	693b      	ldr	r3, [r7, #16]
 8004cde:	1ad3      	subs	r3, r2, r3
 8004ce0:	f241 3288 	movw	r2, #5000	; 0x1388
 8004ce4:	4293      	cmp	r3, r2
 8004ce6:	d901      	bls.n	8004cec <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8004ce8:	2303      	movs	r3, #3
 8004cea:	e09b      	b.n	8004e24 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004cec:	4b40      	ldr	r3, [pc, #256]	; (8004df0 <HAL_RCC_OscConfig+0x4c4>)
 8004cee:	6a1b      	ldr	r3, [r3, #32]
 8004cf0:	f003 0302 	and.w	r3, r3, #2
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d1ee      	bne.n	8004cd6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004cf8:	7dfb      	ldrb	r3, [r7, #23]
 8004cfa:	2b01      	cmp	r3, #1
 8004cfc:	d105      	bne.n	8004d0a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004cfe:	4b3c      	ldr	r3, [pc, #240]	; (8004df0 <HAL_RCC_OscConfig+0x4c4>)
 8004d00:	69db      	ldr	r3, [r3, #28]
 8004d02:	4a3b      	ldr	r2, [pc, #236]	; (8004df0 <HAL_RCC_OscConfig+0x4c4>)
 8004d04:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004d08:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	69db      	ldr	r3, [r3, #28]
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	f000 8087 	beq.w	8004e22 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004d14:	4b36      	ldr	r3, [pc, #216]	; (8004df0 <HAL_RCC_OscConfig+0x4c4>)
 8004d16:	685b      	ldr	r3, [r3, #4]
 8004d18:	f003 030c 	and.w	r3, r3, #12
 8004d1c:	2b08      	cmp	r3, #8
 8004d1e:	d061      	beq.n	8004de4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	69db      	ldr	r3, [r3, #28]
 8004d24:	2b02      	cmp	r3, #2
 8004d26:	d146      	bne.n	8004db6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004d28:	4b33      	ldr	r3, [pc, #204]	; (8004df8 <HAL_RCC_OscConfig+0x4cc>)
 8004d2a:	2200      	movs	r2, #0
 8004d2c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d2e:	f7fc fbfb 	bl	8001528 <HAL_GetTick>
 8004d32:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004d34:	e008      	b.n	8004d48 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004d36:	f7fc fbf7 	bl	8001528 <HAL_GetTick>
 8004d3a:	4602      	mov	r2, r0
 8004d3c:	693b      	ldr	r3, [r7, #16]
 8004d3e:	1ad3      	subs	r3, r2, r3
 8004d40:	2b02      	cmp	r3, #2
 8004d42:	d901      	bls.n	8004d48 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8004d44:	2303      	movs	r3, #3
 8004d46:	e06d      	b.n	8004e24 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004d48:	4b29      	ldr	r3, [pc, #164]	; (8004df0 <HAL_RCC_OscConfig+0x4c4>)
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	d1f0      	bne.n	8004d36 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	6a1b      	ldr	r3, [r3, #32]
 8004d58:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004d5c:	d108      	bne.n	8004d70 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004d5e:	4b24      	ldr	r3, [pc, #144]	; (8004df0 <HAL_RCC_OscConfig+0x4c4>)
 8004d60:	685b      	ldr	r3, [r3, #4]
 8004d62:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	689b      	ldr	r3, [r3, #8]
 8004d6a:	4921      	ldr	r1, [pc, #132]	; (8004df0 <HAL_RCC_OscConfig+0x4c4>)
 8004d6c:	4313      	orrs	r3, r2
 8004d6e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004d70:	4b1f      	ldr	r3, [pc, #124]	; (8004df0 <HAL_RCC_OscConfig+0x4c4>)
 8004d72:	685b      	ldr	r3, [r3, #4]
 8004d74:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	6a19      	ldr	r1, [r3, #32]
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d80:	430b      	orrs	r3, r1
 8004d82:	491b      	ldr	r1, [pc, #108]	; (8004df0 <HAL_RCC_OscConfig+0x4c4>)
 8004d84:	4313      	orrs	r3, r2
 8004d86:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004d88:	4b1b      	ldr	r3, [pc, #108]	; (8004df8 <HAL_RCC_OscConfig+0x4cc>)
 8004d8a:	2201      	movs	r2, #1
 8004d8c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d8e:	f7fc fbcb 	bl	8001528 <HAL_GetTick>
 8004d92:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004d94:	e008      	b.n	8004da8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004d96:	f7fc fbc7 	bl	8001528 <HAL_GetTick>
 8004d9a:	4602      	mov	r2, r0
 8004d9c:	693b      	ldr	r3, [r7, #16]
 8004d9e:	1ad3      	subs	r3, r2, r3
 8004da0:	2b02      	cmp	r3, #2
 8004da2:	d901      	bls.n	8004da8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8004da4:	2303      	movs	r3, #3
 8004da6:	e03d      	b.n	8004e24 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004da8:	4b11      	ldr	r3, [pc, #68]	; (8004df0 <HAL_RCC_OscConfig+0x4c4>)
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d0f0      	beq.n	8004d96 <HAL_RCC_OscConfig+0x46a>
 8004db4:	e035      	b.n	8004e22 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004db6:	4b10      	ldr	r3, [pc, #64]	; (8004df8 <HAL_RCC_OscConfig+0x4cc>)
 8004db8:	2200      	movs	r2, #0
 8004dba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004dbc:	f7fc fbb4 	bl	8001528 <HAL_GetTick>
 8004dc0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004dc2:	e008      	b.n	8004dd6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004dc4:	f7fc fbb0 	bl	8001528 <HAL_GetTick>
 8004dc8:	4602      	mov	r2, r0
 8004dca:	693b      	ldr	r3, [r7, #16]
 8004dcc:	1ad3      	subs	r3, r2, r3
 8004dce:	2b02      	cmp	r3, #2
 8004dd0:	d901      	bls.n	8004dd6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8004dd2:	2303      	movs	r3, #3
 8004dd4:	e026      	b.n	8004e24 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004dd6:	4b06      	ldr	r3, [pc, #24]	; (8004df0 <HAL_RCC_OscConfig+0x4c4>)
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d1f0      	bne.n	8004dc4 <HAL_RCC_OscConfig+0x498>
 8004de2:	e01e      	b.n	8004e22 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	69db      	ldr	r3, [r3, #28]
 8004de8:	2b01      	cmp	r3, #1
 8004dea:	d107      	bne.n	8004dfc <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8004dec:	2301      	movs	r3, #1
 8004dee:	e019      	b.n	8004e24 <HAL_RCC_OscConfig+0x4f8>
 8004df0:	40021000 	.word	0x40021000
 8004df4:	40007000 	.word	0x40007000
 8004df8:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004dfc:	4b0b      	ldr	r3, [pc, #44]	; (8004e2c <HAL_RCC_OscConfig+0x500>)
 8004dfe:	685b      	ldr	r3, [r3, #4]
 8004e00:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	6a1b      	ldr	r3, [r3, #32]
 8004e0c:	429a      	cmp	r2, r3
 8004e0e:	d106      	bne.n	8004e1e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004e1a:	429a      	cmp	r2, r3
 8004e1c:	d001      	beq.n	8004e22 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8004e1e:	2301      	movs	r3, #1
 8004e20:	e000      	b.n	8004e24 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8004e22:	2300      	movs	r3, #0
}
 8004e24:	4618      	mov	r0, r3
 8004e26:	3718      	adds	r7, #24
 8004e28:	46bd      	mov	sp, r7
 8004e2a:	bd80      	pop	{r7, pc}
 8004e2c:	40021000 	.word	0x40021000

08004e30 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004e30:	b580      	push	{r7, lr}
 8004e32:	b084      	sub	sp, #16
 8004e34:	af00      	add	r7, sp, #0
 8004e36:	6078      	str	r0, [r7, #4]
 8004e38:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	d101      	bne.n	8004e44 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004e40:	2301      	movs	r3, #1
 8004e42:	e0d0      	b.n	8004fe6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004e44:	4b6a      	ldr	r3, [pc, #424]	; (8004ff0 <HAL_RCC_ClockConfig+0x1c0>)
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	f003 0307 	and.w	r3, r3, #7
 8004e4c:	683a      	ldr	r2, [r7, #0]
 8004e4e:	429a      	cmp	r2, r3
 8004e50:	d910      	bls.n	8004e74 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004e52:	4b67      	ldr	r3, [pc, #412]	; (8004ff0 <HAL_RCC_ClockConfig+0x1c0>)
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	f023 0207 	bic.w	r2, r3, #7
 8004e5a:	4965      	ldr	r1, [pc, #404]	; (8004ff0 <HAL_RCC_ClockConfig+0x1c0>)
 8004e5c:	683b      	ldr	r3, [r7, #0]
 8004e5e:	4313      	orrs	r3, r2
 8004e60:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004e62:	4b63      	ldr	r3, [pc, #396]	; (8004ff0 <HAL_RCC_ClockConfig+0x1c0>)
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	f003 0307 	and.w	r3, r3, #7
 8004e6a:	683a      	ldr	r2, [r7, #0]
 8004e6c:	429a      	cmp	r2, r3
 8004e6e:	d001      	beq.n	8004e74 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8004e70:	2301      	movs	r3, #1
 8004e72:	e0b8      	b.n	8004fe6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	f003 0302 	and.w	r3, r3, #2
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	d020      	beq.n	8004ec2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	f003 0304 	and.w	r3, r3, #4
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d005      	beq.n	8004e98 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004e8c:	4b59      	ldr	r3, [pc, #356]	; (8004ff4 <HAL_RCC_ClockConfig+0x1c4>)
 8004e8e:	685b      	ldr	r3, [r3, #4]
 8004e90:	4a58      	ldr	r2, [pc, #352]	; (8004ff4 <HAL_RCC_ClockConfig+0x1c4>)
 8004e92:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8004e96:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	f003 0308 	and.w	r3, r3, #8
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d005      	beq.n	8004eb0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004ea4:	4b53      	ldr	r3, [pc, #332]	; (8004ff4 <HAL_RCC_ClockConfig+0x1c4>)
 8004ea6:	685b      	ldr	r3, [r3, #4]
 8004ea8:	4a52      	ldr	r2, [pc, #328]	; (8004ff4 <HAL_RCC_ClockConfig+0x1c4>)
 8004eaa:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8004eae:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004eb0:	4b50      	ldr	r3, [pc, #320]	; (8004ff4 <HAL_RCC_ClockConfig+0x1c4>)
 8004eb2:	685b      	ldr	r3, [r3, #4]
 8004eb4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	689b      	ldr	r3, [r3, #8]
 8004ebc:	494d      	ldr	r1, [pc, #308]	; (8004ff4 <HAL_RCC_ClockConfig+0x1c4>)
 8004ebe:	4313      	orrs	r3, r2
 8004ec0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	f003 0301 	and.w	r3, r3, #1
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d040      	beq.n	8004f50 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	685b      	ldr	r3, [r3, #4]
 8004ed2:	2b01      	cmp	r3, #1
 8004ed4:	d107      	bne.n	8004ee6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004ed6:	4b47      	ldr	r3, [pc, #284]	; (8004ff4 <HAL_RCC_ClockConfig+0x1c4>)
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d115      	bne.n	8004f0e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004ee2:	2301      	movs	r3, #1
 8004ee4:	e07f      	b.n	8004fe6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	685b      	ldr	r3, [r3, #4]
 8004eea:	2b02      	cmp	r3, #2
 8004eec:	d107      	bne.n	8004efe <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004eee:	4b41      	ldr	r3, [pc, #260]	; (8004ff4 <HAL_RCC_ClockConfig+0x1c4>)
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d109      	bne.n	8004f0e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004efa:	2301      	movs	r3, #1
 8004efc:	e073      	b.n	8004fe6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004efe:	4b3d      	ldr	r3, [pc, #244]	; (8004ff4 <HAL_RCC_ClockConfig+0x1c4>)
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	f003 0302 	and.w	r3, r3, #2
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d101      	bne.n	8004f0e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004f0a:	2301      	movs	r3, #1
 8004f0c:	e06b      	b.n	8004fe6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004f0e:	4b39      	ldr	r3, [pc, #228]	; (8004ff4 <HAL_RCC_ClockConfig+0x1c4>)
 8004f10:	685b      	ldr	r3, [r3, #4]
 8004f12:	f023 0203 	bic.w	r2, r3, #3
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	685b      	ldr	r3, [r3, #4]
 8004f1a:	4936      	ldr	r1, [pc, #216]	; (8004ff4 <HAL_RCC_ClockConfig+0x1c4>)
 8004f1c:	4313      	orrs	r3, r2
 8004f1e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004f20:	f7fc fb02 	bl	8001528 <HAL_GetTick>
 8004f24:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004f26:	e00a      	b.n	8004f3e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004f28:	f7fc fafe 	bl	8001528 <HAL_GetTick>
 8004f2c:	4602      	mov	r2, r0
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	1ad3      	subs	r3, r2, r3
 8004f32:	f241 3288 	movw	r2, #5000	; 0x1388
 8004f36:	4293      	cmp	r3, r2
 8004f38:	d901      	bls.n	8004f3e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004f3a:	2303      	movs	r3, #3
 8004f3c:	e053      	b.n	8004fe6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004f3e:	4b2d      	ldr	r3, [pc, #180]	; (8004ff4 <HAL_RCC_ClockConfig+0x1c4>)
 8004f40:	685b      	ldr	r3, [r3, #4]
 8004f42:	f003 020c 	and.w	r2, r3, #12
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	685b      	ldr	r3, [r3, #4]
 8004f4a:	009b      	lsls	r3, r3, #2
 8004f4c:	429a      	cmp	r2, r3
 8004f4e:	d1eb      	bne.n	8004f28 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004f50:	4b27      	ldr	r3, [pc, #156]	; (8004ff0 <HAL_RCC_ClockConfig+0x1c0>)
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	f003 0307 	and.w	r3, r3, #7
 8004f58:	683a      	ldr	r2, [r7, #0]
 8004f5a:	429a      	cmp	r2, r3
 8004f5c:	d210      	bcs.n	8004f80 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004f5e:	4b24      	ldr	r3, [pc, #144]	; (8004ff0 <HAL_RCC_ClockConfig+0x1c0>)
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	f023 0207 	bic.w	r2, r3, #7
 8004f66:	4922      	ldr	r1, [pc, #136]	; (8004ff0 <HAL_RCC_ClockConfig+0x1c0>)
 8004f68:	683b      	ldr	r3, [r7, #0]
 8004f6a:	4313      	orrs	r3, r2
 8004f6c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004f6e:	4b20      	ldr	r3, [pc, #128]	; (8004ff0 <HAL_RCC_ClockConfig+0x1c0>)
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	f003 0307 	and.w	r3, r3, #7
 8004f76:	683a      	ldr	r2, [r7, #0]
 8004f78:	429a      	cmp	r2, r3
 8004f7a:	d001      	beq.n	8004f80 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004f7c:	2301      	movs	r3, #1
 8004f7e:	e032      	b.n	8004fe6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	f003 0304 	and.w	r3, r3, #4
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	d008      	beq.n	8004f9e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004f8c:	4b19      	ldr	r3, [pc, #100]	; (8004ff4 <HAL_RCC_ClockConfig+0x1c4>)
 8004f8e:	685b      	ldr	r3, [r3, #4]
 8004f90:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	68db      	ldr	r3, [r3, #12]
 8004f98:	4916      	ldr	r1, [pc, #88]	; (8004ff4 <HAL_RCC_ClockConfig+0x1c4>)
 8004f9a:	4313      	orrs	r3, r2
 8004f9c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	f003 0308 	and.w	r3, r3, #8
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d009      	beq.n	8004fbe <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004faa:	4b12      	ldr	r3, [pc, #72]	; (8004ff4 <HAL_RCC_ClockConfig+0x1c4>)
 8004fac:	685b      	ldr	r3, [r3, #4]
 8004fae:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	691b      	ldr	r3, [r3, #16]
 8004fb6:	00db      	lsls	r3, r3, #3
 8004fb8:	490e      	ldr	r1, [pc, #56]	; (8004ff4 <HAL_RCC_ClockConfig+0x1c4>)
 8004fba:	4313      	orrs	r3, r2
 8004fbc:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004fbe:	f000 f821 	bl	8005004 <HAL_RCC_GetSysClockFreq>
 8004fc2:	4602      	mov	r2, r0
 8004fc4:	4b0b      	ldr	r3, [pc, #44]	; (8004ff4 <HAL_RCC_ClockConfig+0x1c4>)
 8004fc6:	685b      	ldr	r3, [r3, #4]
 8004fc8:	091b      	lsrs	r3, r3, #4
 8004fca:	f003 030f 	and.w	r3, r3, #15
 8004fce:	490a      	ldr	r1, [pc, #40]	; (8004ff8 <HAL_RCC_ClockConfig+0x1c8>)
 8004fd0:	5ccb      	ldrb	r3, [r1, r3]
 8004fd2:	fa22 f303 	lsr.w	r3, r2, r3
 8004fd6:	4a09      	ldr	r2, [pc, #36]	; (8004ffc <HAL_RCC_ClockConfig+0x1cc>)
 8004fd8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004fda:	4b09      	ldr	r3, [pc, #36]	; (8005000 <HAL_RCC_ClockConfig+0x1d0>)
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	4618      	mov	r0, r3
 8004fe0:	f7fc fa60 	bl	80014a4 <HAL_InitTick>

  return HAL_OK;
 8004fe4:	2300      	movs	r3, #0
}
 8004fe6:	4618      	mov	r0, r3
 8004fe8:	3710      	adds	r7, #16
 8004fea:	46bd      	mov	sp, r7
 8004fec:	bd80      	pop	{r7, pc}
 8004fee:	bf00      	nop
 8004ff0:	40022000 	.word	0x40022000
 8004ff4:	40021000 	.word	0x40021000
 8004ff8:	0800a938 	.word	0x0800a938
 8004ffc:	20000000 	.word	0x20000000
 8005000:	20000004 	.word	0x20000004

08005004 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005004:	b480      	push	{r7}
 8005006:	b087      	sub	sp, #28
 8005008:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800500a:	2300      	movs	r3, #0
 800500c:	60fb      	str	r3, [r7, #12]
 800500e:	2300      	movs	r3, #0
 8005010:	60bb      	str	r3, [r7, #8]
 8005012:	2300      	movs	r3, #0
 8005014:	617b      	str	r3, [r7, #20]
 8005016:	2300      	movs	r3, #0
 8005018:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800501a:	2300      	movs	r3, #0
 800501c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800501e:	4b1e      	ldr	r3, [pc, #120]	; (8005098 <HAL_RCC_GetSysClockFreq+0x94>)
 8005020:	685b      	ldr	r3, [r3, #4]
 8005022:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	f003 030c 	and.w	r3, r3, #12
 800502a:	2b04      	cmp	r3, #4
 800502c:	d002      	beq.n	8005034 <HAL_RCC_GetSysClockFreq+0x30>
 800502e:	2b08      	cmp	r3, #8
 8005030:	d003      	beq.n	800503a <HAL_RCC_GetSysClockFreq+0x36>
 8005032:	e027      	b.n	8005084 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005034:	4b19      	ldr	r3, [pc, #100]	; (800509c <HAL_RCC_GetSysClockFreq+0x98>)
 8005036:	613b      	str	r3, [r7, #16]
      break;
 8005038:	e027      	b.n	800508a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	0c9b      	lsrs	r3, r3, #18
 800503e:	f003 030f 	and.w	r3, r3, #15
 8005042:	4a17      	ldr	r2, [pc, #92]	; (80050a0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8005044:	5cd3      	ldrb	r3, [r2, r3]
 8005046:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800504e:	2b00      	cmp	r3, #0
 8005050:	d010      	beq.n	8005074 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8005052:	4b11      	ldr	r3, [pc, #68]	; (8005098 <HAL_RCC_GetSysClockFreq+0x94>)
 8005054:	685b      	ldr	r3, [r3, #4]
 8005056:	0c5b      	lsrs	r3, r3, #17
 8005058:	f003 0301 	and.w	r3, r3, #1
 800505c:	4a11      	ldr	r2, [pc, #68]	; (80050a4 <HAL_RCC_GetSysClockFreq+0xa0>)
 800505e:	5cd3      	ldrb	r3, [r2, r3]
 8005060:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	4a0d      	ldr	r2, [pc, #52]	; (800509c <HAL_RCC_GetSysClockFreq+0x98>)
 8005066:	fb03 f202 	mul.w	r2, r3, r2
 800506a:	68bb      	ldr	r3, [r7, #8]
 800506c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005070:	617b      	str	r3, [r7, #20]
 8005072:	e004      	b.n	800507e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	4a0c      	ldr	r2, [pc, #48]	; (80050a8 <HAL_RCC_GetSysClockFreq+0xa4>)
 8005078:	fb02 f303 	mul.w	r3, r2, r3
 800507c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800507e:	697b      	ldr	r3, [r7, #20]
 8005080:	613b      	str	r3, [r7, #16]
      break;
 8005082:	e002      	b.n	800508a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8005084:	4b05      	ldr	r3, [pc, #20]	; (800509c <HAL_RCC_GetSysClockFreq+0x98>)
 8005086:	613b      	str	r3, [r7, #16]
      break;
 8005088:	bf00      	nop
    }
  }
  return sysclockfreq;
 800508a:	693b      	ldr	r3, [r7, #16]
}
 800508c:	4618      	mov	r0, r3
 800508e:	371c      	adds	r7, #28
 8005090:	46bd      	mov	sp, r7
 8005092:	bc80      	pop	{r7}
 8005094:	4770      	bx	lr
 8005096:	bf00      	nop
 8005098:	40021000 	.word	0x40021000
 800509c:	007a1200 	.word	0x007a1200
 80050a0:	0800a950 	.word	0x0800a950
 80050a4:	0800a960 	.word	0x0800a960
 80050a8:	003d0900 	.word	0x003d0900

080050ac <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80050ac:	b480      	push	{r7}
 80050ae:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80050b0:	4b02      	ldr	r3, [pc, #8]	; (80050bc <HAL_RCC_GetHCLKFreq+0x10>)
 80050b2:	681b      	ldr	r3, [r3, #0]
}
 80050b4:	4618      	mov	r0, r3
 80050b6:	46bd      	mov	sp, r7
 80050b8:	bc80      	pop	{r7}
 80050ba:	4770      	bx	lr
 80050bc:	20000000 	.word	0x20000000

080050c0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80050c0:	b580      	push	{r7, lr}
 80050c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80050c4:	f7ff fff2 	bl	80050ac <HAL_RCC_GetHCLKFreq>
 80050c8:	4602      	mov	r2, r0
 80050ca:	4b05      	ldr	r3, [pc, #20]	; (80050e0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80050cc:	685b      	ldr	r3, [r3, #4]
 80050ce:	0a1b      	lsrs	r3, r3, #8
 80050d0:	f003 0307 	and.w	r3, r3, #7
 80050d4:	4903      	ldr	r1, [pc, #12]	; (80050e4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80050d6:	5ccb      	ldrb	r3, [r1, r3]
 80050d8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80050dc:	4618      	mov	r0, r3
 80050de:	bd80      	pop	{r7, pc}
 80050e0:	40021000 	.word	0x40021000
 80050e4:	0800a948 	.word	0x0800a948

080050e8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80050e8:	b580      	push	{r7, lr}
 80050ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80050ec:	f7ff ffde 	bl	80050ac <HAL_RCC_GetHCLKFreq>
 80050f0:	4602      	mov	r2, r0
 80050f2:	4b05      	ldr	r3, [pc, #20]	; (8005108 <HAL_RCC_GetPCLK2Freq+0x20>)
 80050f4:	685b      	ldr	r3, [r3, #4]
 80050f6:	0adb      	lsrs	r3, r3, #11
 80050f8:	f003 0307 	and.w	r3, r3, #7
 80050fc:	4903      	ldr	r1, [pc, #12]	; (800510c <HAL_RCC_GetPCLK2Freq+0x24>)
 80050fe:	5ccb      	ldrb	r3, [r1, r3]
 8005100:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005104:	4618      	mov	r0, r3
 8005106:	bd80      	pop	{r7, pc}
 8005108:	40021000 	.word	0x40021000
 800510c:	0800a948 	.word	0x0800a948

08005110 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8005110:	b480      	push	{r7}
 8005112:	b085      	sub	sp, #20
 8005114:	af00      	add	r7, sp, #0
 8005116:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8005118:	4b0a      	ldr	r3, [pc, #40]	; (8005144 <RCC_Delay+0x34>)
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	4a0a      	ldr	r2, [pc, #40]	; (8005148 <RCC_Delay+0x38>)
 800511e:	fba2 2303 	umull	r2, r3, r2, r3
 8005122:	0a5b      	lsrs	r3, r3, #9
 8005124:	687a      	ldr	r2, [r7, #4]
 8005126:	fb02 f303 	mul.w	r3, r2, r3
 800512a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800512c:	bf00      	nop
  }
  while (Delay --);
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	1e5a      	subs	r2, r3, #1
 8005132:	60fa      	str	r2, [r7, #12]
 8005134:	2b00      	cmp	r3, #0
 8005136:	d1f9      	bne.n	800512c <RCC_Delay+0x1c>
}
 8005138:	bf00      	nop
 800513a:	bf00      	nop
 800513c:	3714      	adds	r7, #20
 800513e:	46bd      	mov	sp, r7
 8005140:	bc80      	pop	{r7}
 8005142:	4770      	bx	lr
 8005144:	20000000 	.word	0x20000000
 8005148:	10624dd3 	.word	0x10624dd3

0800514c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800514c:	b580      	push	{r7, lr}
 800514e:	b082      	sub	sp, #8
 8005150:	af00      	add	r7, sp, #0
 8005152:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	2b00      	cmp	r3, #0
 8005158:	d101      	bne.n	800515e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800515a:	2301      	movs	r3, #1
 800515c:	e042      	b.n	80051e4 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005164:	b2db      	uxtb	r3, r3
 8005166:	2b00      	cmp	r3, #0
 8005168:	d106      	bne.n	8005178 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	2200      	movs	r2, #0
 800516e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005172:	6878      	ldr	r0, [r7, #4]
 8005174:	f7fb fffa 	bl	800116c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	2224      	movs	r2, #36	; 0x24
 800517c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	68da      	ldr	r2, [r3, #12]
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800518e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005190:	6878      	ldr	r0, [r7, #4]
 8005192:	f000 fd71 	bl	8005c78 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	691a      	ldr	r2, [r3, #16]
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80051a4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	695a      	ldr	r2, [r3, #20]
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80051b4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	68da      	ldr	r2, [r3, #12]
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80051c4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	2200      	movs	r2, #0
 80051ca:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	2220      	movs	r2, #32
 80051d0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	2220      	movs	r2, #32
 80051d8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	2200      	movs	r2, #0
 80051e0:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80051e2:	2300      	movs	r3, #0
}
 80051e4:	4618      	mov	r0, r3
 80051e6:	3708      	adds	r7, #8
 80051e8:	46bd      	mov	sp, r7
 80051ea:	bd80      	pop	{r7, pc}

080051ec <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80051ec:	b580      	push	{r7, lr}
 80051ee:	b08a      	sub	sp, #40	; 0x28
 80051f0:	af02      	add	r7, sp, #8
 80051f2:	60f8      	str	r0, [r7, #12]
 80051f4:	60b9      	str	r1, [r7, #8]
 80051f6:	603b      	str	r3, [r7, #0]
 80051f8:	4613      	mov	r3, r2
 80051fa:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80051fc:	2300      	movs	r3, #0
 80051fe:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005206:	b2db      	uxtb	r3, r3
 8005208:	2b20      	cmp	r3, #32
 800520a:	d16d      	bne.n	80052e8 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 800520c:	68bb      	ldr	r3, [r7, #8]
 800520e:	2b00      	cmp	r3, #0
 8005210:	d002      	beq.n	8005218 <HAL_UART_Transmit+0x2c>
 8005212:	88fb      	ldrh	r3, [r7, #6]
 8005214:	2b00      	cmp	r3, #0
 8005216:	d101      	bne.n	800521c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005218:	2301      	movs	r3, #1
 800521a:	e066      	b.n	80052ea <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	2200      	movs	r2, #0
 8005220:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	2221      	movs	r2, #33	; 0x21
 8005226:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800522a:	f7fc f97d 	bl	8001528 <HAL_GetTick>
 800522e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	88fa      	ldrh	r2, [r7, #6]
 8005234:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	88fa      	ldrh	r2, [r7, #6]
 800523a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	689b      	ldr	r3, [r3, #8]
 8005240:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005244:	d108      	bne.n	8005258 <HAL_UART_Transmit+0x6c>
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	691b      	ldr	r3, [r3, #16]
 800524a:	2b00      	cmp	r3, #0
 800524c:	d104      	bne.n	8005258 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800524e:	2300      	movs	r3, #0
 8005250:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005252:	68bb      	ldr	r3, [r7, #8]
 8005254:	61bb      	str	r3, [r7, #24]
 8005256:	e003      	b.n	8005260 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005258:	68bb      	ldr	r3, [r7, #8]
 800525a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800525c:	2300      	movs	r3, #0
 800525e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005260:	e02a      	b.n	80052b8 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005262:	683b      	ldr	r3, [r7, #0]
 8005264:	9300      	str	r3, [sp, #0]
 8005266:	697b      	ldr	r3, [r7, #20]
 8005268:	2200      	movs	r2, #0
 800526a:	2180      	movs	r1, #128	; 0x80
 800526c:	68f8      	ldr	r0, [r7, #12]
 800526e:	f000 faf9 	bl	8005864 <UART_WaitOnFlagUntilTimeout>
 8005272:	4603      	mov	r3, r0
 8005274:	2b00      	cmp	r3, #0
 8005276:	d001      	beq.n	800527c <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 8005278:	2303      	movs	r3, #3
 800527a:	e036      	b.n	80052ea <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 800527c:	69fb      	ldr	r3, [r7, #28]
 800527e:	2b00      	cmp	r3, #0
 8005280:	d10b      	bne.n	800529a <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005282:	69bb      	ldr	r3, [r7, #24]
 8005284:	881b      	ldrh	r3, [r3, #0]
 8005286:	461a      	mov	r2, r3
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005290:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005292:	69bb      	ldr	r3, [r7, #24]
 8005294:	3302      	adds	r3, #2
 8005296:	61bb      	str	r3, [r7, #24]
 8005298:	e007      	b.n	80052aa <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800529a:	69fb      	ldr	r3, [r7, #28]
 800529c:	781a      	ldrb	r2, [r3, #0]
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80052a4:	69fb      	ldr	r3, [r7, #28]
 80052a6:	3301      	adds	r3, #1
 80052a8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80052ae:	b29b      	uxth	r3, r3
 80052b0:	3b01      	subs	r3, #1
 80052b2:	b29a      	uxth	r2, r3
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80052bc:	b29b      	uxth	r3, r3
 80052be:	2b00      	cmp	r3, #0
 80052c0:	d1cf      	bne.n	8005262 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80052c2:	683b      	ldr	r3, [r7, #0]
 80052c4:	9300      	str	r3, [sp, #0]
 80052c6:	697b      	ldr	r3, [r7, #20]
 80052c8:	2200      	movs	r2, #0
 80052ca:	2140      	movs	r1, #64	; 0x40
 80052cc:	68f8      	ldr	r0, [r7, #12]
 80052ce:	f000 fac9 	bl	8005864 <UART_WaitOnFlagUntilTimeout>
 80052d2:	4603      	mov	r3, r0
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	d001      	beq.n	80052dc <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 80052d8:	2303      	movs	r3, #3
 80052da:	e006      	b.n	80052ea <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	2220      	movs	r2, #32
 80052e0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 80052e4:	2300      	movs	r3, #0
 80052e6:	e000      	b.n	80052ea <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 80052e8:	2302      	movs	r3, #2
  }
}
 80052ea:	4618      	mov	r0, r3
 80052ec:	3720      	adds	r7, #32
 80052ee:	46bd      	mov	sp, r7
 80052f0:	bd80      	pop	{r7, pc}
	...

080052f4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80052f4:	b580      	push	{r7, lr}
 80052f6:	b0ba      	sub	sp, #232	; 0xe8
 80052f8:	af00      	add	r7, sp, #0
 80052fa:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	68db      	ldr	r3, [r3, #12]
 800530c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	695b      	ldr	r3, [r3, #20]
 8005316:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800531a:	2300      	movs	r3, #0
 800531c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8005320:	2300      	movs	r3, #0
 8005322:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005326:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800532a:	f003 030f 	and.w	r3, r3, #15
 800532e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8005332:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005336:	2b00      	cmp	r3, #0
 8005338:	d10f      	bne.n	800535a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800533a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800533e:	f003 0320 	and.w	r3, r3, #32
 8005342:	2b00      	cmp	r3, #0
 8005344:	d009      	beq.n	800535a <HAL_UART_IRQHandler+0x66>
 8005346:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800534a:	f003 0320 	and.w	r3, r3, #32
 800534e:	2b00      	cmp	r3, #0
 8005350:	d003      	beq.n	800535a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8005352:	6878      	ldr	r0, [r7, #4]
 8005354:	f000 fbd1 	bl	8005afa <UART_Receive_IT>
      return;
 8005358:	e25b      	b.n	8005812 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800535a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800535e:	2b00      	cmp	r3, #0
 8005360:	f000 80de 	beq.w	8005520 <HAL_UART_IRQHandler+0x22c>
 8005364:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005368:	f003 0301 	and.w	r3, r3, #1
 800536c:	2b00      	cmp	r3, #0
 800536e:	d106      	bne.n	800537e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005370:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005374:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8005378:	2b00      	cmp	r3, #0
 800537a:	f000 80d1 	beq.w	8005520 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800537e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005382:	f003 0301 	and.w	r3, r3, #1
 8005386:	2b00      	cmp	r3, #0
 8005388:	d00b      	beq.n	80053a2 <HAL_UART_IRQHandler+0xae>
 800538a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800538e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005392:	2b00      	cmp	r3, #0
 8005394:	d005      	beq.n	80053a2 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800539a:	f043 0201 	orr.w	r2, r3, #1
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80053a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80053a6:	f003 0304 	and.w	r3, r3, #4
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d00b      	beq.n	80053c6 <HAL_UART_IRQHandler+0xd2>
 80053ae:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80053b2:	f003 0301 	and.w	r3, r3, #1
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d005      	beq.n	80053c6 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80053be:	f043 0202 	orr.w	r2, r3, #2
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80053c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80053ca:	f003 0302 	and.w	r3, r3, #2
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d00b      	beq.n	80053ea <HAL_UART_IRQHandler+0xf6>
 80053d2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80053d6:	f003 0301 	and.w	r3, r3, #1
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d005      	beq.n	80053ea <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80053e2:	f043 0204 	orr.w	r2, r3, #4
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80053ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80053ee:	f003 0308 	and.w	r3, r3, #8
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d011      	beq.n	800541a <HAL_UART_IRQHandler+0x126>
 80053f6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80053fa:	f003 0320 	and.w	r3, r3, #32
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d105      	bne.n	800540e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8005402:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005406:	f003 0301 	and.w	r3, r3, #1
 800540a:	2b00      	cmp	r3, #0
 800540c:	d005      	beq.n	800541a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005412:	f043 0208 	orr.w	r2, r3, #8
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800541e:	2b00      	cmp	r3, #0
 8005420:	f000 81f2 	beq.w	8005808 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005424:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005428:	f003 0320 	and.w	r3, r3, #32
 800542c:	2b00      	cmp	r3, #0
 800542e:	d008      	beq.n	8005442 <HAL_UART_IRQHandler+0x14e>
 8005430:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005434:	f003 0320 	and.w	r3, r3, #32
 8005438:	2b00      	cmp	r3, #0
 800543a:	d002      	beq.n	8005442 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800543c:	6878      	ldr	r0, [r7, #4]
 800543e:	f000 fb5c 	bl	8005afa <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	695b      	ldr	r3, [r3, #20]
 8005448:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800544c:	2b00      	cmp	r3, #0
 800544e:	bf14      	ite	ne
 8005450:	2301      	movne	r3, #1
 8005452:	2300      	moveq	r3, #0
 8005454:	b2db      	uxtb	r3, r3
 8005456:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800545e:	f003 0308 	and.w	r3, r3, #8
 8005462:	2b00      	cmp	r3, #0
 8005464:	d103      	bne.n	800546e <HAL_UART_IRQHandler+0x17a>
 8005466:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800546a:	2b00      	cmp	r3, #0
 800546c:	d04f      	beq.n	800550e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800546e:	6878      	ldr	r0, [r7, #4]
 8005470:	f000 fa66 	bl	8005940 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	695b      	ldr	r3, [r3, #20]
 800547a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800547e:	2b00      	cmp	r3, #0
 8005480:	d041      	beq.n	8005506 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	3314      	adds	r3, #20
 8005488:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800548c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005490:	e853 3f00 	ldrex	r3, [r3]
 8005494:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8005498:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800549c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80054a0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	3314      	adds	r3, #20
 80054aa:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80054ae:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80054b2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054b6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80054ba:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80054be:	e841 2300 	strex	r3, r2, [r1]
 80054c2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80054c6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	d1d9      	bne.n	8005482 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d013      	beq.n	80054fe <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80054da:	4a7e      	ldr	r2, [pc, #504]	; (80056d4 <HAL_UART_IRQHandler+0x3e0>)
 80054dc:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80054e2:	4618      	mov	r0, r3
 80054e4:	f7fc f996 	bl	8001814 <HAL_DMA_Abort_IT>
 80054e8:	4603      	mov	r3, r0
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	d016      	beq.n	800551c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80054f2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80054f4:	687a      	ldr	r2, [r7, #4]
 80054f6:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80054f8:	4610      	mov	r0, r2
 80054fa:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80054fc:	e00e      	b.n	800551c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80054fe:	6878      	ldr	r0, [r7, #4]
 8005500:	f000 f99c 	bl	800583c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005504:	e00a      	b.n	800551c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005506:	6878      	ldr	r0, [r7, #4]
 8005508:	f000 f998 	bl	800583c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800550c:	e006      	b.n	800551c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800550e:	6878      	ldr	r0, [r7, #4]
 8005510:	f000 f994 	bl	800583c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	2200      	movs	r2, #0
 8005518:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 800551a:	e175      	b.n	8005808 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800551c:	bf00      	nop
    return;
 800551e:	e173      	b.n	8005808 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005524:	2b01      	cmp	r3, #1
 8005526:	f040 814f 	bne.w	80057c8 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800552a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800552e:	f003 0310 	and.w	r3, r3, #16
 8005532:	2b00      	cmp	r3, #0
 8005534:	f000 8148 	beq.w	80057c8 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8005538:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800553c:	f003 0310 	and.w	r3, r3, #16
 8005540:	2b00      	cmp	r3, #0
 8005542:	f000 8141 	beq.w	80057c8 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005546:	2300      	movs	r3, #0
 8005548:	60bb      	str	r3, [r7, #8]
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	60bb      	str	r3, [r7, #8]
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	685b      	ldr	r3, [r3, #4]
 8005558:	60bb      	str	r3, [r7, #8]
 800555a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	695b      	ldr	r3, [r3, #20]
 8005562:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005566:	2b00      	cmp	r3, #0
 8005568:	f000 80b6 	beq.w	80056d8 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	685b      	ldr	r3, [r3, #4]
 8005574:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005578:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800557c:	2b00      	cmp	r3, #0
 800557e:	f000 8145 	beq.w	800580c <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005586:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800558a:	429a      	cmp	r2, r3
 800558c:	f080 813e 	bcs.w	800580c <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005596:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800559c:	699b      	ldr	r3, [r3, #24]
 800559e:	2b20      	cmp	r3, #32
 80055a0:	f000 8088 	beq.w	80056b4 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	330c      	adds	r3, #12
 80055aa:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055ae:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80055b2:	e853 3f00 	ldrex	r3, [r3]
 80055b6:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80055ba:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80055be:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80055c2:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	330c      	adds	r3, #12
 80055cc:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 80055d0:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80055d4:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055d8:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80055dc:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80055e0:	e841 2300 	strex	r3, r2, [r1]
 80055e4:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80055e8:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d1d9      	bne.n	80055a4 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	3314      	adds	r3, #20
 80055f6:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055f8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80055fa:	e853 3f00 	ldrex	r3, [r3]
 80055fe:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8005600:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005602:	f023 0301 	bic.w	r3, r3, #1
 8005606:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	3314      	adds	r3, #20
 8005610:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8005614:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8005618:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800561a:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800561c:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8005620:	e841 2300 	strex	r3, r2, [r1]
 8005624:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8005626:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005628:	2b00      	cmp	r3, #0
 800562a:	d1e1      	bne.n	80055f0 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	3314      	adds	r3, #20
 8005632:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005634:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005636:	e853 3f00 	ldrex	r3, [r3]
 800563a:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800563c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800563e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005642:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	3314      	adds	r3, #20
 800564c:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8005650:	66fa      	str	r2, [r7, #108]	; 0x6c
 8005652:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005654:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8005656:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8005658:	e841 2300 	strex	r3, r2, [r1]
 800565c:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800565e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005660:	2b00      	cmp	r3, #0
 8005662:	d1e3      	bne.n	800562c <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	2220      	movs	r2, #32
 8005668:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	2200      	movs	r2, #0
 8005670:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	330c      	adds	r3, #12
 8005678:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800567a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800567c:	e853 3f00 	ldrex	r3, [r3]
 8005680:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8005682:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005684:	f023 0310 	bic.w	r3, r3, #16
 8005688:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	330c      	adds	r3, #12
 8005692:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8005696:	65ba      	str	r2, [r7, #88]	; 0x58
 8005698:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800569a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800569c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800569e:	e841 2300 	strex	r3, r2, [r1]
 80056a2:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80056a4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d1e3      	bne.n	8005672 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80056ae:	4618      	mov	r0, r3
 80056b0:	f7fc f875 	bl	800179e <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	2202      	movs	r2, #2
 80056b8:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80056c2:	b29b      	uxth	r3, r3
 80056c4:	1ad3      	subs	r3, r2, r3
 80056c6:	b29b      	uxth	r3, r3
 80056c8:	4619      	mov	r1, r3
 80056ca:	6878      	ldr	r0, [r7, #4]
 80056cc:	f000 f8bf 	bl	800584e <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80056d0:	e09c      	b.n	800580c <HAL_UART_IRQHandler+0x518>
 80056d2:	bf00      	nop
 80056d4:	08005a05 	.word	0x08005a05
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80056e0:	b29b      	uxth	r3, r3
 80056e2:	1ad3      	subs	r3, r2, r3
 80056e4:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80056ec:	b29b      	uxth	r3, r3
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	f000 808e 	beq.w	8005810 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 80056f4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	f000 8089 	beq.w	8005810 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	330c      	adds	r3, #12
 8005704:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005706:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005708:	e853 3f00 	ldrex	r3, [r3]
 800570c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800570e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005710:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005714:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	330c      	adds	r3, #12
 800571e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8005722:	647a      	str	r2, [r7, #68]	; 0x44
 8005724:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005726:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005728:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800572a:	e841 2300 	strex	r3, r2, [r1]
 800572e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005730:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005732:	2b00      	cmp	r3, #0
 8005734:	d1e3      	bne.n	80056fe <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	3314      	adds	r3, #20
 800573c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800573e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005740:	e853 3f00 	ldrex	r3, [r3]
 8005744:	623b      	str	r3, [r7, #32]
   return(result);
 8005746:	6a3b      	ldr	r3, [r7, #32]
 8005748:	f023 0301 	bic.w	r3, r3, #1
 800574c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	3314      	adds	r3, #20
 8005756:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800575a:	633a      	str	r2, [r7, #48]	; 0x30
 800575c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800575e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005760:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005762:	e841 2300 	strex	r3, r2, [r1]
 8005766:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005768:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800576a:	2b00      	cmp	r3, #0
 800576c:	d1e3      	bne.n	8005736 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	2220      	movs	r2, #32
 8005772:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	2200      	movs	r2, #0
 800577a:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	330c      	adds	r3, #12
 8005782:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005784:	693b      	ldr	r3, [r7, #16]
 8005786:	e853 3f00 	ldrex	r3, [r3]
 800578a:	60fb      	str	r3, [r7, #12]
   return(result);
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	f023 0310 	bic.w	r3, r3, #16
 8005792:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	330c      	adds	r3, #12
 800579c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80057a0:	61fa      	str	r2, [r7, #28]
 80057a2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057a4:	69b9      	ldr	r1, [r7, #24]
 80057a6:	69fa      	ldr	r2, [r7, #28]
 80057a8:	e841 2300 	strex	r3, r2, [r1]
 80057ac:	617b      	str	r3, [r7, #20]
   return(result);
 80057ae:	697b      	ldr	r3, [r7, #20]
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d1e3      	bne.n	800577c <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	2202      	movs	r2, #2
 80057b8:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80057ba:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80057be:	4619      	mov	r1, r3
 80057c0:	6878      	ldr	r0, [r7, #4]
 80057c2:	f000 f844 	bl	800584e <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80057c6:	e023      	b.n	8005810 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80057c8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80057cc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	d009      	beq.n	80057e8 <HAL_UART_IRQHandler+0x4f4>
 80057d4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80057d8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80057dc:	2b00      	cmp	r3, #0
 80057de:	d003      	beq.n	80057e8 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 80057e0:	6878      	ldr	r0, [r7, #4]
 80057e2:	f000 f923 	bl	8005a2c <UART_Transmit_IT>
    return;
 80057e6:	e014      	b.n	8005812 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80057e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80057ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d00e      	beq.n	8005812 <HAL_UART_IRQHandler+0x51e>
 80057f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80057f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80057fc:	2b00      	cmp	r3, #0
 80057fe:	d008      	beq.n	8005812 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8005800:	6878      	ldr	r0, [r7, #4]
 8005802:	f000 f962 	bl	8005aca <UART_EndTransmit_IT>
    return;
 8005806:	e004      	b.n	8005812 <HAL_UART_IRQHandler+0x51e>
    return;
 8005808:	bf00      	nop
 800580a:	e002      	b.n	8005812 <HAL_UART_IRQHandler+0x51e>
      return;
 800580c:	bf00      	nop
 800580e:	e000      	b.n	8005812 <HAL_UART_IRQHandler+0x51e>
      return;
 8005810:	bf00      	nop
  }
}
 8005812:	37e8      	adds	r7, #232	; 0xe8
 8005814:	46bd      	mov	sp, r7
 8005816:	bd80      	pop	{r7, pc}

08005818 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005818:	b480      	push	{r7}
 800581a:	b083      	sub	sp, #12
 800581c:	af00      	add	r7, sp, #0
 800581e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005820:	bf00      	nop
 8005822:	370c      	adds	r7, #12
 8005824:	46bd      	mov	sp, r7
 8005826:	bc80      	pop	{r7}
 8005828:	4770      	bx	lr

0800582a <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800582a:	b480      	push	{r7}
 800582c:	b083      	sub	sp, #12
 800582e:	af00      	add	r7, sp, #0
 8005830:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8005832:	bf00      	nop
 8005834:	370c      	adds	r7, #12
 8005836:	46bd      	mov	sp, r7
 8005838:	bc80      	pop	{r7}
 800583a:	4770      	bx	lr

0800583c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800583c:	b480      	push	{r7}
 800583e:	b083      	sub	sp, #12
 8005840:	af00      	add	r7, sp, #0
 8005842:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005844:	bf00      	nop
 8005846:	370c      	adds	r7, #12
 8005848:	46bd      	mov	sp, r7
 800584a:	bc80      	pop	{r7}
 800584c:	4770      	bx	lr

0800584e <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800584e:	b480      	push	{r7}
 8005850:	b083      	sub	sp, #12
 8005852:	af00      	add	r7, sp, #0
 8005854:	6078      	str	r0, [r7, #4]
 8005856:	460b      	mov	r3, r1
 8005858:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800585a:	bf00      	nop
 800585c:	370c      	adds	r7, #12
 800585e:	46bd      	mov	sp, r7
 8005860:	bc80      	pop	{r7}
 8005862:	4770      	bx	lr

08005864 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005864:	b580      	push	{r7, lr}
 8005866:	b090      	sub	sp, #64	; 0x40
 8005868:	af00      	add	r7, sp, #0
 800586a:	60f8      	str	r0, [r7, #12]
 800586c:	60b9      	str	r1, [r7, #8]
 800586e:	603b      	str	r3, [r7, #0]
 8005870:	4613      	mov	r3, r2
 8005872:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005874:	e050      	b.n	8005918 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005876:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005878:	f1b3 3fff 	cmp.w	r3, #4294967295
 800587c:	d04c      	beq.n	8005918 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800587e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005880:	2b00      	cmp	r3, #0
 8005882:	d007      	beq.n	8005894 <UART_WaitOnFlagUntilTimeout+0x30>
 8005884:	f7fb fe50 	bl	8001528 <HAL_GetTick>
 8005888:	4602      	mov	r2, r0
 800588a:	683b      	ldr	r3, [r7, #0]
 800588c:	1ad3      	subs	r3, r2, r3
 800588e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005890:	429a      	cmp	r2, r3
 8005892:	d241      	bcs.n	8005918 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	330c      	adds	r3, #12
 800589a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800589c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800589e:	e853 3f00 	ldrex	r3, [r3]
 80058a2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80058a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058a6:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80058aa:	63fb      	str	r3, [r7, #60]	; 0x3c
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	330c      	adds	r3, #12
 80058b2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80058b4:	637a      	str	r2, [r7, #52]	; 0x34
 80058b6:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058b8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80058ba:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80058bc:	e841 2300 	strex	r3, r2, [r1]
 80058c0:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80058c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	d1e5      	bne.n	8005894 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	3314      	adds	r3, #20
 80058ce:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058d0:	697b      	ldr	r3, [r7, #20]
 80058d2:	e853 3f00 	ldrex	r3, [r3]
 80058d6:	613b      	str	r3, [r7, #16]
   return(result);
 80058d8:	693b      	ldr	r3, [r7, #16]
 80058da:	f023 0301 	bic.w	r3, r3, #1
 80058de:	63bb      	str	r3, [r7, #56]	; 0x38
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	3314      	adds	r3, #20
 80058e6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80058e8:	623a      	str	r2, [r7, #32]
 80058ea:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058ec:	69f9      	ldr	r1, [r7, #28]
 80058ee:	6a3a      	ldr	r2, [r7, #32]
 80058f0:	e841 2300 	strex	r3, r2, [r1]
 80058f4:	61bb      	str	r3, [r7, #24]
   return(result);
 80058f6:	69bb      	ldr	r3, [r7, #24]
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	d1e5      	bne.n	80058c8 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	2220      	movs	r2, #32
 8005900:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	2220      	movs	r2, #32
 8005908:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	2200      	movs	r2, #0
 8005910:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 8005914:	2303      	movs	r3, #3
 8005916:	e00f      	b.n	8005938 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	681a      	ldr	r2, [r3, #0]
 800591e:	68bb      	ldr	r3, [r7, #8]
 8005920:	4013      	ands	r3, r2
 8005922:	68ba      	ldr	r2, [r7, #8]
 8005924:	429a      	cmp	r2, r3
 8005926:	bf0c      	ite	eq
 8005928:	2301      	moveq	r3, #1
 800592a:	2300      	movne	r3, #0
 800592c:	b2db      	uxtb	r3, r3
 800592e:	461a      	mov	r2, r3
 8005930:	79fb      	ldrb	r3, [r7, #7]
 8005932:	429a      	cmp	r2, r3
 8005934:	d09f      	beq.n	8005876 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005936:	2300      	movs	r3, #0
}
 8005938:	4618      	mov	r0, r3
 800593a:	3740      	adds	r7, #64	; 0x40
 800593c:	46bd      	mov	sp, r7
 800593e:	bd80      	pop	{r7, pc}

08005940 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005940:	b480      	push	{r7}
 8005942:	b095      	sub	sp, #84	; 0x54
 8005944:	af00      	add	r7, sp, #0
 8005946:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	330c      	adds	r3, #12
 800594e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005950:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005952:	e853 3f00 	ldrex	r3, [r3]
 8005956:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005958:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800595a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800595e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	330c      	adds	r3, #12
 8005966:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005968:	643a      	str	r2, [r7, #64]	; 0x40
 800596a:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800596c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800596e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005970:	e841 2300 	strex	r3, r2, [r1]
 8005974:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005976:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005978:	2b00      	cmp	r3, #0
 800597a:	d1e5      	bne.n	8005948 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	3314      	adds	r3, #20
 8005982:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005984:	6a3b      	ldr	r3, [r7, #32]
 8005986:	e853 3f00 	ldrex	r3, [r3]
 800598a:	61fb      	str	r3, [r7, #28]
   return(result);
 800598c:	69fb      	ldr	r3, [r7, #28]
 800598e:	f023 0301 	bic.w	r3, r3, #1
 8005992:	64bb      	str	r3, [r7, #72]	; 0x48
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	3314      	adds	r3, #20
 800599a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800599c:	62fa      	str	r2, [r7, #44]	; 0x2c
 800599e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059a0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80059a2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80059a4:	e841 2300 	strex	r3, r2, [r1]
 80059a8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80059aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d1e5      	bne.n	800597c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059b4:	2b01      	cmp	r3, #1
 80059b6:	d119      	bne.n	80059ec <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	330c      	adds	r3, #12
 80059be:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	e853 3f00 	ldrex	r3, [r3]
 80059c6:	60bb      	str	r3, [r7, #8]
   return(result);
 80059c8:	68bb      	ldr	r3, [r7, #8]
 80059ca:	f023 0310 	bic.w	r3, r3, #16
 80059ce:	647b      	str	r3, [r7, #68]	; 0x44
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	330c      	adds	r3, #12
 80059d6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80059d8:	61ba      	str	r2, [r7, #24]
 80059da:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059dc:	6979      	ldr	r1, [r7, #20]
 80059de:	69ba      	ldr	r2, [r7, #24]
 80059e0:	e841 2300 	strex	r3, r2, [r1]
 80059e4:	613b      	str	r3, [r7, #16]
   return(result);
 80059e6:	693b      	ldr	r3, [r7, #16]
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d1e5      	bne.n	80059b8 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	2220      	movs	r2, #32
 80059f0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	2200      	movs	r2, #0
 80059f8:	631a      	str	r2, [r3, #48]	; 0x30
}
 80059fa:	bf00      	nop
 80059fc:	3754      	adds	r7, #84	; 0x54
 80059fe:	46bd      	mov	sp, r7
 8005a00:	bc80      	pop	{r7}
 8005a02:	4770      	bx	lr

08005a04 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005a04:	b580      	push	{r7, lr}
 8005a06:	b084      	sub	sp, #16
 8005a08:	af00      	add	r7, sp, #0
 8005a0a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a10:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	2200      	movs	r2, #0
 8005a16:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	2200      	movs	r2, #0
 8005a1c:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005a1e:	68f8      	ldr	r0, [r7, #12]
 8005a20:	f7ff ff0c 	bl	800583c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005a24:	bf00      	nop
 8005a26:	3710      	adds	r7, #16
 8005a28:	46bd      	mov	sp, r7
 8005a2a:	bd80      	pop	{r7, pc}

08005a2c <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005a2c:	b480      	push	{r7}
 8005a2e:	b085      	sub	sp, #20
 8005a30:	af00      	add	r7, sp, #0
 8005a32:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005a3a:	b2db      	uxtb	r3, r3
 8005a3c:	2b21      	cmp	r3, #33	; 0x21
 8005a3e:	d13e      	bne.n	8005abe <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	689b      	ldr	r3, [r3, #8]
 8005a44:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005a48:	d114      	bne.n	8005a74 <UART_Transmit_IT+0x48>
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	691b      	ldr	r3, [r3, #16]
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d110      	bne.n	8005a74 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	6a1b      	ldr	r3, [r3, #32]
 8005a56:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	881b      	ldrh	r3, [r3, #0]
 8005a5c:	461a      	mov	r2, r3
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005a66:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	6a1b      	ldr	r3, [r3, #32]
 8005a6c:	1c9a      	adds	r2, r3, #2
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	621a      	str	r2, [r3, #32]
 8005a72:	e008      	b.n	8005a86 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	6a1b      	ldr	r3, [r3, #32]
 8005a78:	1c59      	adds	r1, r3, #1
 8005a7a:	687a      	ldr	r2, [r7, #4]
 8005a7c:	6211      	str	r1, [r2, #32]
 8005a7e:	781a      	ldrb	r2, [r3, #0]
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005a8a:	b29b      	uxth	r3, r3
 8005a8c:	3b01      	subs	r3, #1
 8005a8e:	b29b      	uxth	r3, r3
 8005a90:	687a      	ldr	r2, [r7, #4]
 8005a92:	4619      	mov	r1, r3
 8005a94:	84d1      	strh	r1, [r2, #38]	; 0x26
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	d10f      	bne.n	8005aba <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	68da      	ldr	r2, [r3, #12]
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005aa8:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	68da      	ldr	r2, [r3, #12]
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005ab8:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005aba:	2300      	movs	r3, #0
 8005abc:	e000      	b.n	8005ac0 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005abe:	2302      	movs	r3, #2
  }
}
 8005ac0:	4618      	mov	r0, r3
 8005ac2:	3714      	adds	r7, #20
 8005ac4:	46bd      	mov	sp, r7
 8005ac6:	bc80      	pop	{r7}
 8005ac8:	4770      	bx	lr

08005aca <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005aca:	b580      	push	{r7, lr}
 8005acc:	b082      	sub	sp, #8
 8005ace:	af00      	add	r7, sp, #0
 8005ad0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	68da      	ldr	r2, [r3, #12]
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005ae0:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	2220      	movs	r2, #32
 8005ae6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005aea:	6878      	ldr	r0, [r7, #4]
 8005aec:	f7ff fe94 	bl	8005818 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005af0:	2300      	movs	r3, #0
}
 8005af2:	4618      	mov	r0, r3
 8005af4:	3708      	adds	r7, #8
 8005af6:	46bd      	mov	sp, r7
 8005af8:	bd80      	pop	{r7, pc}

08005afa <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005afa:	b580      	push	{r7, lr}
 8005afc:	b08c      	sub	sp, #48	; 0x30
 8005afe:	af00      	add	r7, sp, #0
 8005b00:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8005b08:	b2db      	uxtb	r3, r3
 8005b0a:	2b22      	cmp	r3, #34	; 0x22
 8005b0c:	f040 80ae 	bne.w	8005c6c <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	689b      	ldr	r3, [r3, #8]
 8005b14:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005b18:	d117      	bne.n	8005b4a <UART_Receive_IT+0x50>
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	691b      	ldr	r3, [r3, #16]
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d113      	bne.n	8005b4a <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005b22:	2300      	movs	r3, #0
 8005b24:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b2a:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	685b      	ldr	r3, [r3, #4]
 8005b32:	b29b      	uxth	r3, r3
 8005b34:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005b38:	b29a      	uxth	r2, r3
 8005b3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b3c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b42:	1c9a      	adds	r2, r3, #2
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	629a      	str	r2, [r3, #40]	; 0x28
 8005b48:	e026      	b.n	8005b98 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b4e:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8005b50:	2300      	movs	r3, #0
 8005b52:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	689b      	ldr	r3, [r3, #8]
 8005b58:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005b5c:	d007      	beq.n	8005b6e <UART_Receive_IT+0x74>
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	689b      	ldr	r3, [r3, #8]
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	d10a      	bne.n	8005b7c <UART_Receive_IT+0x82>
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	691b      	ldr	r3, [r3, #16]
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d106      	bne.n	8005b7c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	685b      	ldr	r3, [r3, #4]
 8005b74:	b2da      	uxtb	r2, r3
 8005b76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b78:	701a      	strb	r2, [r3, #0]
 8005b7a:	e008      	b.n	8005b8e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	685b      	ldr	r3, [r3, #4]
 8005b82:	b2db      	uxtb	r3, r3
 8005b84:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005b88:	b2da      	uxtb	r2, r3
 8005b8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b8c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b92:	1c5a      	adds	r2, r3, #1
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005b9c:	b29b      	uxth	r3, r3
 8005b9e:	3b01      	subs	r3, #1
 8005ba0:	b29b      	uxth	r3, r3
 8005ba2:	687a      	ldr	r2, [r7, #4]
 8005ba4:	4619      	mov	r1, r3
 8005ba6:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	d15d      	bne.n	8005c68 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	68da      	ldr	r2, [r3, #12]
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	f022 0220 	bic.w	r2, r2, #32
 8005bba:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	68da      	ldr	r2, [r3, #12]
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005bca:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	695a      	ldr	r2, [r3, #20]
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	f022 0201 	bic.w	r2, r2, #1
 8005bda:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	2220      	movs	r2, #32
 8005be0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	2200      	movs	r2, #0
 8005be8:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005bee:	2b01      	cmp	r3, #1
 8005bf0:	d135      	bne.n	8005c5e <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	2200      	movs	r2, #0
 8005bf6:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	330c      	adds	r3, #12
 8005bfe:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c00:	697b      	ldr	r3, [r7, #20]
 8005c02:	e853 3f00 	ldrex	r3, [r3]
 8005c06:	613b      	str	r3, [r7, #16]
   return(result);
 8005c08:	693b      	ldr	r3, [r7, #16]
 8005c0a:	f023 0310 	bic.w	r3, r3, #16
 8005c0e:	627b      	str	r3, [r7, #36]	; 0x24
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	330c      	adds	r3, #12
 8005c16:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005c18:	623a      	str	r2, [r7, #32]
 8005c1a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c1c:	69f9      	ldr	r1, [r7, #28]
 8005c1e:	6a3a      	ldr	r2, [r7, #32]
 8005c20:	e841 2300 	strex	r3, r2, [r1]
 8005c24:	61bb      	str	r3, [r7, #24]
   return(result);
 8005c26:	69bb      	ldr	r3, [r7, #24]
 8005c28:	2b00      	cmp	r3, #0
 8005c2a:	d1e5      	bne.n	8005bf8 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	f003 0310 	and.w	r3, r3, #16
 8005c36:	2b10      	cmp	r3, #16
 8005c38:	d10a      	bne.n	8005c50 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005c3a:	2300      	movs	r3, #0
 8005c3c:	60fb      	str	r3, [r7, #12]
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	60fb      	str	r3, [r7, #12]
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	685b      	ldr	r3, [r3, #4]
 8005c4c:	60fb      	str	r3, [r7, #12]
 8005c4e:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005c54:	4619      	mov	r1, r3
 8005c56:	6878      	ldr	r0, [r7, #4]
 8005c58:	f7ff fdf9 	bl	800584e <HAL_UARTEx_RxEventCallback>
 8005c5c:	e002      	b.n	8005c64 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005c5e:	6878      	ldr	r0, [r7, #4]
 8005c60:	f7ff fde3 	bl	800582a <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005c64:	2300      	movs	r3, #0
 8005c66:	e002      	b.n	8005c6e <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8005c68:	2300      	movs	r3, #0
 8005c6a:	e000      	b.n	8005c6e <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8005c6c:	2302      	movs	r3, #2
  }
}
 8005c6e:	4618      	mov	r0, r3
 8005c70:	3730      	adds	r7, #48	; 0x30
 8005c72:	46bd      	mov	sp, r7
 8005c74:	bd80      	pop	{r7, pc}
	...

08005c78 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005c78:	b580      	push	{r7, lr}
 8005c7a:	b084      	sub	sp, #16
 8005c7c:	af00      	add	r7, sp, #0
 8005c7e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	691b      	ldr	r3, [r3, #16]
 8005c86:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	68da      	ldr	r2, [r3, #12]
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	430a      	orrs	r2, r1
 8005c94:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	689a      	ldr	r2, [r3, #8]
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	691b      	ldr	r3, [r3, #16]
 8005c9e:	431a      	orrs	r2, r3
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	695b      	ldr	r3, [r3, #20]
 8005ca4:	4313      	orrs	r3, r2
 8005ca6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	68db      	ldr	r3, [r3, #12]
 8005cae:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8005cb2:	f023 030c 	bic.w	r3, r3, #12
 8005cb6:	687a      	ldr	r2, [r7, #4]
 8005cb8:	6812      	ldr	r2, [r2, #0]
 8005cba:	68b9      	ldr	r1, [r7, #8]
 8005cbc:	430b      	orrs	r3, r1
 8005cbe:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	695b      	ldr	r3, [r3, #20]
 8005cc6:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	699a      	ldr	r2, [r3, #24]
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	430a      	orrs	r2, r1
 8005cd4:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	4a2c      	ldr	r2, [pc, #176]	; (8005d8c <UART_SetConfig+0x114>)
 8005cdc:	4293      	cmp	r3, r2
 8005cde:	d103      	bne.n	8005ce8 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8005ce0:	f7ff fa02 	bl	80050e8 <HAL_RCC_GetPCLK2Freq>
 8005ce4:	60f8      	str	r0, [r7, #12]
 8005ce6:	e002      	b.n	8005cee <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8005ce8:	f7ff f9ea 	bl	80050c0 <HAL_RCC_GetPCLK1Freq>
 8005cec:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005cee:	68fa      	ldr	r2, [r7, #12]
 8005cf0:	4613      	mov	r3, r2
 8005cf2:	009b      	lsls	r3, r3, #2
 8005cf4:	4413      	add	r3, r2
 8005cf6:	009a      	lsls	r2, r3, #2
 8005cf8:	441a      	add	r2, r3
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	685b      	ldr	r3, [r3, #4]
 8005cfe:	009b      	lsls	r3, r3, #2
 8005d00:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d04:	4a22      	ldr	r2, [pc, #136]	; (8005d90 <UART_SetConfig+0x118>)
 8005d06:	fba2 2303 	umull	r2, r3, r2, r3
 8005d0a:	095b      	lsrs	r3, r3, #5
 8005d0c:	0119      	lsls	r1, r3, #4
 8005d0e:	68fa      	ldr	r2, [r7, #12]
 8005d10:	4613      	mov	r3, r2
 8005d12:	009b      	lsls	r3, r3, #2
 8005d14:	4413      	add	r3, r2
 8005d16:	009a      	lsls	r2, r3, #2
 8005d18:	441a      	add	r2, r3
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	685b      	ldr	r3, [r3, #4]
 8005d1e:	009b      	lsls	r3, r3, #2
 8005d20:	fbb2 f2f3 	udiv	r2, r2, r3
 8005d24:	4b1a      	ldr	r3, [pc, #104]	; (8005d90 <UART_SetConfig+0x118>)
 8005d26:	fba3 0302 	umull	r0, r3, r3, r2
 8005d2a:	095b      	lsrs	r3, r3, #5
 8005d2c:	2064      	movs	r0, #100	; 0x64
 8005d2e:	fb00 f303 	mul.w	r3, r0, r3
 8005d32:	1ad3      	subs	r3, r2, r3
 8005d34:	011b      	lsls	r3, r3, #4
 8005d36:	3332      	adds	r3, #50	; 0x32
 8005d38:	4a15      	ldr	r2, [pc, #84]	; (8005d90 <UART_SetConfig+0x118>)
 8005d3a:	fba2 2303 	umull	r2, r3, r2, r3
 8005d3e:	095b      	lsrs	r3, r3, #5
 8005d40:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005d44:	4419      	add	r1, r3
 8005d46:	68fa      	ldr	r2, [r7, #12]
 8005d48:	4613      	mov	r3, r2
 8005d4a:	009b      	lsls	r3, r3, #2
 8005d4c:	4413      	add	r3, r2
 8005d4e:	009a      	lsls	r2, r3, #2
 8005d50:	441a      	add	r2, r3
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	685b      	ldr	r3, [r3, #4]
 8005d56:	009b      	lsls	r3, r3, #2
 8005d58:	fbb2 f2f3 	udiv	r2, r2, r3
 8005d5c:	4b0c      	ldr	r3, [pc, #48]	; (8005d90 <UART_SetConfig+0x118>)
 8005d5e:	fba3 0302 	umull	r0, r3, r3, r2
 8005d62:	095b      	lsrs	r3, r3, #5
 8005d64:	2064      	movs	r0, #100	; 0x64
 8005d66:	fb00 f303 	mul.w	r3, r0, r3
 8005d6a:	1ad3      	subs	r3, r2, r3
 8005d6c:	011b      	lsls	r3, r3, #4
 8005d6e:	3332      	adds	r3, #50	; 0x32
 8005d70:	4a07      	ldr	r2, [pc, #28]	; (8005d90 <UART_SetConfig+0x118>)
 8005d72:	fba2 2303 	umull	r2, r3, r2, r3
 8005d76:	095b      	lsrs	r3, r3, #5
 8005d78:	f003 020f 	and.w	r2, r3, #15
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	440a      	add	r2, r1
 8005d82:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8005d84:	bf00      	nop
 8005d86:	3710      	adds	r7, #16
 8005d88:	46bd      	mov	sp, r7
 8005d8a:	bd80      	pop	{r7, pc}
 8005d8c:	40013800 	.word	0x40013800
 8005d90:	51eb851f 	.word	0x51eb851f

08005d94 <Read16>:

#include "main.h"
#include "INA219.h"

uint16_t Read16(INA219_t *ina219, uint8_t Register)
{
 8005d94:	b580      	push	{r7, lr}
 8005d96:	b088      	sub	sp, #32
 8005d98:	af04      	add	r7, sp, #16
 8005d9a:	6078      	str	r0, [r7, #4]
 8005d9c:	460b      	mov	r3, r1
 8005d9e:	70fb      	strb	r3, [r7, #3]
	uint8_t Value[2];

	HAL_I2C_Mem_Read(ina219->ina219_i2c, (INA219_ADDRESS<<1), Register, 1, Value, 2, 1000);
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	6818      	ldr	r0, [r3, #0]
 8005da4:	78fb      	ldrb	r3, [r7, #3]
 8005da6:	b29a      	uxth	r2, r3
 8005da8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005dac:	9302      	str	r3, [sp, #8]
 8005dae:	2302      	movs	r3, #2
 8005db0:	9301      	str	r3, [sp, #4]
 8005db2:	f107 030c 	add.w	r3, r7, #12
 8005db6:	9300      	str	r3, [sp, #0]
 8005db8:	2301      	movs	r3, #1
 8005dba:	2180      	movs	r1, #128	; 0x80
 8005dbc:	f7fc f986 	bl	80020cc <HAL_I2C_Mem_Read>

	return ((Value[0] << 8) | Value[1]);
 8005dc0:	7b3b      	ldrb	r3, [r7, #12]
 8005dc2:	021b      	lsls	r3, r3, #8
 8005dc4:	b21a      	sxth	r2, r3
 8005dc6:	7b7b      	ldrb	r3, [r7, #13]
 8005dc8:	b21b      	sxth	r3, r3
 8005dca:	4313      	orrs	r3, r2
 8005dcc:	b21b      	sxth	r3, r3
 8005dce:	b29b      	uxth	r3, r3
}
 8005dd0:	4618      	mov	r0, r3
 8005dd2:	3710      	adds	r7, #16
 8005dd4:	46bd      	mov	sp, r7
 8005dd6:	bd80      	pop	{r7, pc}

08005dd8 <Write16>:


void Write16(INA219_t *ina219, uint8_t Register, uint16_t Value)
{
 8005dd8:	b580      	push	{r7, lr}
 8005dda:	b088      	sub	sp, #32
 8005ddc:	af04      	add	r7, sp, #16
 8005dde:	6078      	str	r0, [r7, #4]
 8005de0:	460b      	mov	r3, r1
 8005de2:	70fb      	strb	r3, [r7, #3]
 8005de4:	4613      	mov	r3, r2
 8005de6:	803b      	strh	r3, [r7, #0]
	uint8_t addr[2];
	addr[0] = (Value >> 8) & 0xff;  // upper byte
 8005de8:	883b      	ldrh	r3, [r7, #0]
 8005dea:	0a1b      	lsrs	r3, r3, #8
 8005dec:	b29b      	uxth	r3, r3
 8005dee:	b2db      	uxtb	r3, r3
 8005df0:	733b      	strb	r3, [r7, #12]
	addr[1] = (Value >> 0) & 0xff; // lower byte
 8005df2:	883b      	ldrh	r3, [r7, #0]
 8005df4:	b2db      	uxtb	r3, r3
 8005df6:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Mem_Write(ina219->ina219_i2c, (INA219_ADDRESS<<1), Register, 1, (uint8_t*)addr, 2, 1000);
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	6818      	ldr	r0, [r3, #0]
 8005dfc:	78fb      	ldrb	r3, [r7, #3]
 8005dfe:	b29a      	uxth	r2, r3
 8005e00:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005e04:	9302      	str	r3, [sp, #8]
 8005e06:	2302      	movs	r3, #2
 8005e08:	9301      	str	r3, [sp, #4]
 8005e0a:	f107 030c 	add.w	r3, r7, #12
 8005e0e:	9300      	str	r3, [sp, #0]
 8005e10:	2301      	movs	r3, #1
 8005e12:	2180      	movs	r1, #128	; 0x80
 8005e14:	f7fc f860 	bl	8001ed8 <HAL_I2C_Mem_Write>
}
 8005e18:	bf00      	nop
 8005e1a:	3710      	adds	r7, #16
 8005e1c:	46bd      	mov	sp, r7
 8005e1e:	bd80      	pop	{r7, pc}

08005e20 <INA219_ReadBusVoltage>:

uint16_t INA219_ReadBusVoltage(INA219_t *ina219)
{
 8005e20:	b580      	push	{r7, lr}
 8005e22:	b084      	sub	sp, #16
 8005e24:	af00      	add	r7, sp, #0
 8005e26:	6078      	str	r0, [r7, #4]
	uint16_t result = Read16(ina219, INA219_REG_BUSVOLTAGE);
 8005e28:	2102      	movs	r1, #2
 8005e2a:	6878      	ldr	r0, [r7, #4]
 8005e2c:	f7ff ffb2 	bl	8005d94 <Read16>
 8005e30:	4603      	mov	r3, r0
 8005e32:	81fb      	strh	r3, [r7, #14]

	return ((result >> 3  ) * 4);
 8005e34:	89fb      	ldrh	r3, [r7, #14]
 8005e36:	08db      	lsrs	r3, r3, #3
 8005e38:	b29b      	uxth	r3, r3
 8005e3a:	009b      	lsls	r3, r3, #2
 8005e3c:	b29b      	uxth	r3, r3

}
 8005e3e:	4618      	mov	r0, r3
 8005e40:	3710      	adds	r7, #16
 8005e42:	46bd      	mov	sp, r7
 8005e44:	bd80      	pop	{r7, pc}

08005e46 <INA219_ReadCurrent_raw>:

int16_t INA219_ReadCurrent_raw(INA219_t *ina219)
{
 8005e46:	b580      	push	{r7, lr}
 8005e48:	b084      	sub	sp, #16
 8005e4a:	af00      	add	r7, sp, #0
 8005e4c:	6078      	str	r0, [r7, #4]
	int16_t result = Read16(ina219, INA219_REG_CURRENT);
 8005e4e:	2104      	movs	r1, #4
 8005e50:	6878      	ldr	r0, [r7, #4]
 8005e52:	f7ff ff9f 	bl	8005d94 <Read16>
 8005e56:	4603      	mov	r3, r0
 8005e58:	81fb      	strh	r3, [r7, #14]

	return (result );
 8005e5a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 8005e5e:	4618      	mov	r0, r3
 8005e60:	3710      	adds	r7, #16
 8005e62:	46bd      	mov	sp, r7
 8005e64:	bd80      	pop	{r7, pc}
	...

08005e68 <INA219_ReadCurrent>:

int16_t INA219_ReadCurrent(INA219_t *ina219)
{
 8005e68:	b580      	push	{r7, lr}
 8005e6a:	b084      	sub	sp, #16
 8005e6c:	af00      	add	r7, sp, #0
 8005e6e:	6078      	str	r0, [r7, #4]
	int16_t result = INA219_ReadCurrent_raw(ina219);
 8005e70:	6878      	ldr	r0, [r7, #4]
 8005e72:	f7ff ffe8 	bl	8005e46 <INA219_ReadCurrent_raw>
 8005e76:	4603      	mov	r3, r0
 8005e78:	81fb      	strh	r3, [r7, #14]

	return (result / ina219_currentDivider_mA );
 8005e7a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8005e7e:	4a05      	ldr	r2, [pc, #20]	; (8005e94 <INA219_ReadCurrent+0x2c>)
 8005e80:	f9b2 2000 	ldrsh.w	r2, [r2]
 8005e84:	fb93 f3f2 	sdiv	r3, r3, r2
 8005e88:	b21b      	sxth	r3, r3
}
 8005e8a:	4618      	mov	r0, r3
 8005e8c:	3710      	adds	r7, #16
 8005e8e:	46bd      	mov	sp, r7
 8005e90:	bd80      	pop	{r7, pc}
 8005e92:	bf00      	nop
 8005e94:	2000021c 	.word	0x2000021c

08005e98 <INA219_ReadShuntVolage>:

uint16_t INA219_ReadShuntVolage(INA219_t *ina219)
{
 8005e98:	b580      	push	{r7, lr}
 8005e9a:	b084      	sub	sp, #16
 8005e9c:	af00      	add	r7, sp, #0
 8005e9e:	6078      	str	r0, [r7, #4]
	uint16_t result = Read16(ina219, INA219_REG_SHUNTVOLTAGE);
 8005ea0:	2101      	movs	r1, #1
 8005ea2:	6878      	ldr	r0, [r7, #4]
 8005ea4:	f7ff ff76 	bl	8005d94 <Read16>
 8005ea8:	4603      	mov	r3, r0
 8005eaa:	81fb      	strh	r3, [r7, #14]

	return (result * 0.01 );
 8005eac:	89fb      	ldrh	r3, [r7, #14]
 8005eae:	4618      	mov	r0, r3
 8005eb0:	f7fa faa8 	bl	8000404 <__aeabi_i2d>
 8005eb4:	a308      	add	r3, pc, #32	; (adr r3, 8005ed8 <INA219_ReadShuntVolage+0x40>)
 8005eb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005eba:	f7fa fb0d 	bl	80004d8 <__aeabi_dmul>
 8005ebe:	4602      	mov	r2, r0
 8005ec0:	460b      	mov	r3, r1
 8005ec2:	4610      	mov	r0, r2
 8005ec4:	4619      	mov	r1, r3
 8005ec6:	f7fa fddf 	bl	8000a88 <__aeabi_d2uiz>
 8005eca:	4603      	mov	r3, r0
 8005ecc:	b29b      	uxth	r3, r3
}
 8005ece:	4618      	mov	r0, r3
 8005ed0:	3710      	adds	r7, #16
 8005ed2:	46bd      	mov	sp, r7
 8005ed4:	bd80      	pop	{r7, pc}
 8005ed6:	bf00      	nop
 8005ed8:	47ae147b 	.word	0x47ae147b
 8005edc:	3f847ae1 	.word	0x3f847ae1

08005ee0 <INA219_Reset>:

void INA219_Reset(INA219_t *ina219)
{
 8005ee0:	b580      	push	{r7, lr}
 8005ee2:	b082      	sub	sp, #8
 8005ee4:	af00      	add	r7, sp, #0
 8005ee6:	6078      	str	r0, [r7, #4]
	Write16(ina219, INA219_REG_CONFIG, INA219_CONFIG_RESET);
 8005ee8:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8005eec:	2100      	movs	r1, #0
 8005eee:	6878      	ldr	r0, [r7, #4]
 8005ef0:	f7ff ff72 	bl	8005dd8 <Write16>
	HAL_Delay(1);
 8005ef4:	2001      	movs	r0, #1
 8005ef6:	f7fb fb21 	bl	800153c <HAL_Delay>
}
 8005efa:	bf00      	nop
 8005efc:	3708      	adds	r7, #8
 8005efe:	46bd      	mov	sp, r7
 8005f00:	bd80      	pop	{r7, pc}

08005f02 <INA219_setCalibration>:

void INA219_setCalibration(INA219_t *ina219, uint16_t CalibrationData)
{
 8005f02:	b580      	push	{r7, lr}
 8005f04:	b082      	sub	sp, #8
 8005f06:	af00      	add	r7, sp, #0
 8005f08:	6078      	str	r0, [r7, #4]
 8005f0a:	460b      	mov	r3, r1
 8005f0c:	807b      	strh	r3, [r7, #2]
	Write16(ina219, INA219_REG_CALIBRATION, CalibrationData);
 8005f0e:	887b      	ldrh	r3, [r7, #2]
 8005f10:	461a      	mov	r2, r3
 8005f12:	2105      	movs	r1, #5
 8005f14:	6878      	ldr	r0, [r7, #4]
 8005f16:	f7ff ff5f 	bl	8005dd8 <Write16>
}
 8005f1a:	bf00      	nop
 8005f1c:	3708      	adds	r7, #8
 8005f1e:	46bd      	mov	sp, r7
 8005f20:	bd80      	pop	{r7, pc}

08005f22 <INA219_setConfig>:
	uint16_t result = Read16(ina219, INA219_REG_CONFIG);
	return result;
}

void INA219_setConfig(INA219_t *ina219, uint16_t Config)
{
 8005f22:	b580      	push	{r7, lr}
 8005f24:	b082      	sub	sp, #8
 8005f26:	af00      	add	r7, sp, #0
 8005f28:	6078      	str	r0, [r7, #4]
 8005f2a:	460b      	mov	r3, r1
 8005f2c:	807b      	strh	r3, [r7, #2]
	Write16(ina219, INA219_REG_CONFIG, Config);
 8005f2e:	887b      	ldrh	r3, [r7, #2]
 8005f30:	461a      	mov	r2, r3
 8005f32:	2100      	movs	r1, #0
 8005f34:	6878      	ldr	r0, [r7, #4]
 8005f36:	f7ff ff4f 	bl	8005dd8 <Write16>
}
 8005f3a:	bf00      	nop
 8005f3c:	3708      	adds	r7, #8
 8005f3e:	46bd      	mov	sp, r7
 8005f40:	bd80      	pop	{r7, pc}
	...

08005f44 <INA219_setCalibration_32V_2A>:

void INA219_setCalibration_32V_2A(INA219_t *ina219)
{
 8005f44:	b580      	push	{r7, lr}
 8005f46:	b084      	sub	sp, #16
 8005f48:	af00      	add	r7, sp, #0
 8005f4a:	6078      	str	r0, [r7, #4]
	uint16_t config = INA219_CONFIG_BVOLTAGERANGE_32V |
 8005f4c:	f643 139f 	movw	r3, #14751	; 0x399f
 8005f50:	81fb      	strh	r3, [r7, #14]
	             INA219_CONFIG_GAIN_8_320MV | INA219_CONFIG_BADCRES_12BIT |
	             INA219_CONFIG_SADCRES_12BIT_1S_532US |
	             INA219_CONFIG_MODE_SANDBVOLT_CONTINUOUS;

	ina219_calibrationValue = 4096;
 8005f52:	4b0c      	ldr	r3, [pc, #48]	; (8005f84 <INA219_setCalibration_32V_2A+0x40>)
 8005f54:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8005f58:	801a      	strh	r2, [r3, #0]
	ina219_currentDivider_mA = 10; // Current LSB = 100uA per bit (1000/100 = 10)
 8005f5a:	4b0b      	ldr	r3, [pc, #44]	; (8005f88 <INA219_setCalibration_32V_2A+0x44>)
 8005f5c:	220a      	movs	r2, #10
 8005f5e:	801a      	strh	r2, [r3, #0]
	ina219_powerMultiplier_mW = 2; // Power LSB = 1mW per bit (2/1)
 8005f60:	4b0a      	ldr	r3, [pc, #40]	; (8005f8c <INA219_setCalibration_32V_2A+0x48>)
 8005f62:	2202      	movs	r2, #2
 8005f64:	801a      	strh	r2, [r3, #0]

	INA219_setCalibration(ina219, ina219_calibrationValue);
 8005f66:	4b07      	ldr	r3, [pc, #28]	; (8005f84 <INA219_setCalibration_32V_2A+0x40>)
 8005f68:	881b      	ldrh	r3, [r3, #0]
 8005f6a:	4619      	mov	r1, r3
 8005f6c:	6878      	ldr	r0, [r7, #4]
 8005f6e:	f7ff ffc8 	bl	8005f02 <INA219_setCalibration>
	INA219_setConfig(ina219, config);
 8005f72:	89fb      	ldrh	r3, [r7, #14]
 8005f74:	4619      	mov	r1, r3
 8005f76:	6878      	ldr	r0, [r7, #4]
 8005f78:	f7ff ffd3 	bl	8005f22 <INA219_setConfig>
}
 8005f7c:	bf00      	nop
 8005f7e:	3710      	adds	r7, #16
 8005f80:	46bd      	mov	sp, r7
 8005f82:	bd80      	pop	{r7, pc}
 8005f84:	20000274 	.word	0x20000274
 8005f88:	2000021c 	.word	0x2000021c
 8005f8c:	20000276 	.word	0x20000276

08005f90 <INA219_Init>:
			break;
	}
}

uint8_t INA219_Init(INA219_t *ina219, I2C_HandleTypeDef *i2c, uint8_t Address)
{
 8005f90:	b580      	push	{r7, lr}
 8005f92:	b086      	sub	sp, #24
 8005f94:	af00      	add	r7, sp, #0
 8005f96:	60f8      	str	r0, [r7, #12]
 8005f98:	60b9      	str	r1, [r7, #8]
 8005f9a:	4613      	mov	r3, r2
 8005f9c:	71fb      	strb	r3, [r7, #7]
	ina219->ina219_i2c = i2c;
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	68ba      	ldr	r2, [r7, #8]
 8005fa2:	601a      	str	r2, [r3, #0]
	ina219->Address = Address;
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	79fa      	ldrb	r2, [r7, #7]
 8005fa8:	711a      	strb	r2, [r3, #4]

	ina219_currentDivider_mA = 0;
 8005faa:	4b10      	ldr	r3, [pc, #64]	; (8005fec <INA219_Init+0x5c>)
 8005fac:	2200      	movs	r2, #0
 8005fae:	801a      	strh	r2, [r3, #0]
	ina219_powerMultiplier_mW = 0;
 8005fb0:	4b0f      	ldr	r3, [pc, #60]	; (8005ff0 <INA219_Init+0x60>)
 8005fb2:	2200      	movs	r2, #0
 8005fb4:	801a      	strh	r2, [r3, #0]

	uint8_t ina219_isReady = HAL_I2C_IsDeviceReady(i2c, (Address << 1), 3, 2);
 8005fb6:	79fb      	ldrb	r3, [r7, #7]
 8005fb8:	b29b      	uxth	r3, r3
 8005fba:	005b      	lsls	r3, r3, #1
 8005fbc:	b299      	uxth	r1, r3
 8005fbe:	2302      	movs	r3, #2
 8005fc0:	2203      	movs	r2, #3
 8005fc2:	68b8      	ldr	r0, [r7, #8]
 8005fc4:	f7fc faea 	bl	800259c <HAL_I2C_IsDeviceReady>
 8005fc8:	4603      	mov	r3, r0
 8005fca:	75fb      	strb	r3, [r7, #23]

	if(ina219_isReady == HAL_OK)
 8005fcc:	7dfb      	ldrb	r3, [r7, #23]
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	d107      	bne.n	8005fe2 <INA219_Init+0x52>
	{

		INA219_Reset(ina219);
 8005fd2:	68f8      	ldr	r0, [r7, #12]
 8005fd4:	f7ff ff84 	bl	8005ee0 <INA219_Reset>
		INA219_setCalibration_32V_2A(ina219);
 8005fd8:	68f8      	ldr	r0, [r7, #12]
 8005fda:	f7ff ffb3 	bl	8005f44 <INA219_setCalibration_32V_2A>

		return 1;
 8005fde:	2301      	movs	r3, #1
 8005fe0:	e000      	b.n	8005fe4 <INA219_Init+0x54>
	}

	else
	{
		return 0;
 8005fe2:	2300      	movs	r3, #0
	}
}
 8005fe4:	4618      	mov	r0, r3
 8005fe6:	3718      	adds	r7, #24
 8005fe8:	46bd      	mov	sp, r7
 8005fea:	bd80      	pop	{r7, pc}
 8005fec:	2000021c 	.word	0x2000021c
 8005ff0:	20000276 	.word	0x20000276

08005ff4 <__errno>:
 8005ff4:	4b01      	ldr	r3, [pc, #4]	; (8005ffc <__errno+0x8>)
 8005ff6:	6818      	ldr	r0, [r3, #0]
 8005ff8:	4770      	bx	lr
 8005ffa:	bf00      	nop
 8005ffc:	2000000c 	.word	0x2000000c

08006000 <__libc_init_array>:
 8006000:	b570      	push	{r4, r5, r6, lr}
 8006002:	2600      	movs	r6, #0
 8006004:	4d0c      	ldr	r5, [pc, #48]	; (8006038 <__libc_init_array+0x38>)
 8006006:	4c0d      	ldr	r4, [pc, #52]	; (800603c <__libc_init_array+0x3c>)
 8006008:	1b64      	subs	r4, r4, r5
 800600a:	10a4      	asrs	r4, r4, #2
 800600c:	42a6      	cmp	r6, r4
 800600e:	d109      	bne.n	8006024 <__libc_init_array+0x24>
 8006010:	f004 fc6c 	bl	800a8ec <_init>
 8006014:	2600      	movs	r6, #0
 8006016:	4d0a      	ldr	r5, [pc, #40]	; (8006040 <__libc_init_array+0x40>)
 8006018:	4c0a      	ldr	r4, [pc, #40]	; (8006044 <__libc_init_array+0x44>)
 800601a:	1b64      	subs	r4, r4, r5
 800601c:	10a4      	asrs	r4, r4, #2
 800601e:	42a6      	cmp	r6, r4
 8006020:	d105      	bne.n	800602e <__libc_init_array+0x2e>
 8006022:	bd70      	pop	{r4, r5, r6, pc}
 8006024:	f855 3b04 	ldr.w	r3, [r5], #4
 8006028:	4798      	blx	r3
 800602a:	3601      	adds	r6, #1
 800602c:	e7ee      	b.n	800600c <__libc_init_array+0xc>
 800602e:	f855 3b04 	ldr.w	r3, [r5], #4
 8006032:	4798      	blx	r3
 8006034:	3601      	adds	r6, #1
 8006036:	e7f2      	b.n	800601e <__libc_init_array+0x1e>
 8006038:	0800ae14 	.word	0x0800ae14
 800603c:	0800ae14 	.word	0x0800ae14
 8006040:	0800ae14 	.word	0x0800ae14
 8006044:	0800ae18 	.word	0x0800ae18

08006048 <memset>:
 8006048:	4603      	mov	r3, r0
 800604a:	4402      	add	r2, r0
 800604c:	4293      	cmp	r3, r2
 800604e:	d100      	bne.n	8006052 <memset+0xa>
 8006050:	4770      	bx	lr
 8006052:	f803 1b01 	strb.w	r1, [r3], #1
 8006056:	e7f9      	b.n	800604c <memset+0x4>

08006058 <__cvt>:
 8006058:	2b00      	cmp	r3, #0
 800605a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800605e:	461f      	mov	r7, r3
 8006060:	bfbb      	ittet	lt
 8006062:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8006066:	461f      	movlt	r7, r3
 8006068:	2300      	movge	r3, #0
 800606a:	232d      	movlt	r3, #45	; 0x2d
 800606c:	b088      	sub	sp, #32
 800606e:	4614      	mov	r4, r2
 8006070:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006072:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8006074:	7013      	strb	r3, [r2, #0]
 8006076:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006078:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 800607c:	f023 0820 	bic.w	r8, r3, #32
 8006080:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006084:	d005      	beq.n	8006092 <__cvt+0x3a>
 8006086:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800608a:	d100      	bne.n	800608e <__cvt+0x36>
 800608c:	3501      	adds	r5, #1
 800608e:	2302      	movs	r3, #2
 8006090:	e000      	b.n	8006094 <__cvt+0x3c>
 8006092:	2303      	movs	r3, #3
 8006094:	aa07      	add	r2, sp, #28
 8006096:	9204      	str	r2, [sp, #16]
 8006098:	aa06      	add	r2, sp, #24
 800609a:	e9cd a202 	strd	sl, r2, [sp, #8]
 800609e:	e9cd 3500 	strd	r3, r5, [sp]
 80060a2:	4622      	mov	r2, r4
 80060a4:	463b      	mov	r3, r7
 80060a6:	f001 fd9b 	bl	8007be0 <_dtoa_r>
 80060aa:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80060ae:	4606      	mov	r6, r0
 80060b0:	d102      	bne.n	80060b8 <__cvt+0x60>
 80060b2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80060b4:	07db      	lsls	r3, r3, #31
 80060b6:	d522      	bpl.n	80060fe <__cvt+0xa6>
 80060b8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80060bc:	eb06 0905 	add.w	r9, r6, r5
 80060c0:	d110      	bne.n	80060e4 <__cvt+0x8c>
 80060c2:	7833      	ldrb	r3, [r6, #0]
 80060c4:	2b30      	cmp	r3, #48	; 0x30
 80060c6:	d10a      	bne.n	80060de <__cvt+0x86>
 80060c8:	2200      	movs	r2, #0
 80060ca:	2300      	movs	r3, #0
 80060cc:	4620      	mov	r0, r4
 80060ce:	4639      	mov	r1, r7
 80060d0:	f7fa fc6a 	bl	80009a8 <__aeabi_dcmpeq>
 80060d4:	b918      	cbnz	r0, 80060de <__cvt+0x86>
 80060d6:	f1c5 0501 	rsb	r5, r5, #1
 80060da:	f8ca 5000 	str.w	r5, [sl]
 80060de:	f8da 3000 	ldr.w	r3, [sl]
 80060e2:	4499      	add	r9, r3
 80060e4:	2200      	movs	r2, #0
 80060e6:	2300      	movs	r3, #0
 80060e8:	4620      	mov	r0, r4
 80060ea:	4639      	mov	r1, r7
 80060ec:	f7fa fc5c 	bl	80009a8 <__aeabi_dcmpeq>
 80060f0:	b108      	cbz	r0, 80060f6 <__cvt+0x9e>
 80060f2:	f8cd 901c 	str.w	r9, [sp, #28]
 80060f6:	2230      	movs	r2, #48	; 0x30
 80060f8:	9b07      	ldr	r3, [sp, #28]
 80060fa:	454b      	cmp	r3, r9
 80060fc:	d307      	bcc.n	800610e <__cvt+0xb6>
 80060fe:	4630      	mov	r0, r6
 8006100:	9b07      	ldr	r3, [sp, #28]
 8006102:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8006104:	1b9b      	subs	r3, r3, r6
 8006106:	6013      	str	r3, [r2, #0]
 8006108:	b008      	add	sp, #32
 800610a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800610e:	1c59      	adds	r1, r3, #1
 8006110:	9107      	str	r1, [sp, #28]
 8006112:	701a      	strb	r2, [r3, #0]
 8006114:	e7f0      	b.n	80060f8 <__cvt+0xa0>

08006116 <__exponent>:
 8006116:	4603      	mov	r3, r0
 8006118:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800611a:	2900      	cmp	r1, #0
 800611c:	f803 2b02 	strb.w	r2, [r3], #2
 8006120:	bfb6      	itet	lt
 8006122:	222d      	movlt	r2, #45	; 0x2d
 8006124:	222b      	movge	r2, #43	; 0x2b
 8006126:	4249      	neglt	r1, r1
 8006128:	2909      	cmp	r1, #9
 800612a:	7042      	strb	r2, [r0, #1]
 800612c:	dd2b      	ble.n	8006186 <__exponent+0x70>
 800612e:	f10d 0407 	add.w	r4, sp, #7
 8006132:	46a4      	mov	ip, r4
 8006134:	270a      	movs	r7, #10
 8006136:	fb91 f6f7 	sdiv	r6, r1, r7
 800613a:	460a      	mov	r2, r1
 800613c:	46a6      	mov	lr, r4
 800613e:	fb07 1516 	mls	r5, r7, r6, r1
 8006142:	2a63      	cmp	r2, #99	; 0x63
 8006144:	f105 0530 	add.w	r5, r5, #48	; 0x30
 8006148:	4631      	mov	r1, r6
 800614a:	f104 34ff 	add.w	r4, r4, #4294967295
 800614e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8006152:	dcf0      	bgt.n	8006136 <__exponent+0x20>
 8006154:	3130      	adds	r1, #48	; 0x30
 8006156:	f1ae 0502 	sub.w	r5, lr, #2
 800615a:	f804 1c01 	strb.w	r1, [r4, #-1]
 800615e:	4629      	mov	r1, r5
 8006160:	1c44      	adds	r4, r0, #1
 8006162:	4561      	cmp	r1, ip
 8006164:	d30a      	bcc.n	800617c <__exponent+0x66>
 8006166:	f10d 0209 	add.w	r2, sp, #9
 800616a:	eba2 020e 	sub.w	r2, r2, lr
 800616e:	4565      	cmp	r5, ip
 8006170:	bf88      	it	hi
 8006172:	2200      	movhi	r2, #0
 8006174:	4413      	add	r3, r2
 8006176:	1a18      	subs	r0, r3, r0
 8006178:	b003      	add	sp, #12
 800617a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800617c:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006180:	f804 2f01 	strb.w	r2, [r4, #1]!
 8006184:	e7ed      	b.n	8006162 <__exponent+0x4c>
 8006186:	2330      	movs	r3, #48	; 0x30
 8006188:	3130      	adds	r1, #48	; 0x30
 800618a:	7083      	strb	r3, [r0, #2]
 800618c:	70c1      	strb	r1, [r0, #3]
 800618e:	1d03      	adds	r3, r0, #4
 8006190:	e7f1      	b.n	8006176 <__exponent+0x60>
	...

08006194 <_printf_float>:
 8006194:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006198:	b091      	sub	sp, #68	; 0x44
 800619a:	460c      	mov	r4, r1
 800619c:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 80061a0:	4616      	mov	r6, r2
 80061a2:	461f      	mov	r7, r3
 80061a4:	4605      	mov	r5, r0
 80061a6:	f002 ff65 	bl	8009074 <_localeconv_r>
 80061aa:	6803      	ldr	r3, [r0, #0]
 80061ac:	4618      	mov	r0, r3
 80061ae:	9309      	str	r3, [sp, #36]	; 0x24
 80061b0:	f7f9 ffce 	bl	8000150 <strlen>
 80061b4:	2300      	movs	r3, #0
 80061b6:	930e      	str	r3, [sp, #56]	; 0x38
 80061b8:	f8d8 3000 	ldr.w	r3, [r8]
 80061bc:	900a      	str	r0, [sp, #40]	; 0x28
 80061be:	3307      	adds	r3, #7
 80061c0:	f023 0307 	bic.w	r3, r3, #7
 80061c4:	f103 0208 	add.w	r2, r3, #8
 80061c8:	f894 9018 	ldrb.w	r9, [r4, #24]
 80061cc:	f8d4 b000 	ldr.w	fp, [r4]
 80061d0:	f8c8 2000 	str.w	r2, [r8]
 80061d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061d8:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80061dc:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 80061e0:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 80061e4:	930b      	str	r3, [sp, #44]	; 0x2c
 80061e6:	f04f 32ff 	mov.w	r2, #4294967295
 80061ea:	4640      	mov	r0, r8
 80061ec:	4b9c      	ldr	r3, [pc, #624]	; (8006460 <_printf_float+0x2cc>)
 80061ee:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80061f0:	f7fa fc0c 	bl	8000a0c <__aeabi_dcmpun>
 80061f4:	bb70      	cbnz	r0, 8006254 <_printf_float+0xc0>
 80061f6:	f04f 32ff 	mov.w	r2, #4294967295
 80061fa:	4640      	mov	r0, r8
 80061fc:	4b98      	ldr	r3, [pc, #608]	; (8006460 <_printf_float+0x2cc>)
 80061fe:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006200:	f7fa fbe6 	bl	80009d0 <__aeabi_dcmple>
 8006204:	bb30      	cbnz	r0, 8006254 <_printf_float+0xc0>
 8006206:	2200      	movs	r2, #0
 8006208:	2300      	movs	r3, #0
 800620a:	4640      	mov	r0, r8
 800620c:	4651      	mov	r1, sl
 800620e:	f7fa fbd5 	bl	80009bc <__aeabi_dcmplt>
 8006212:	b110      	cbz	r0, 800621a <_printf_float+0x86>
 8006214:	232d      	movs	r3, #45	; 0x2d
 8006216:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800621a:	4b92      	ldr	r3, [pc, #584]	; (8006464 <_printf_float+0x2d0>)
 800621c:	4892      	ldr	r0, [pc, #584]	; (8006468 <_printf_float+0x2d4>)
 800621e:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8006222:	bf94      	ite	ls
 8006224:	4698      	movls	r8, r3
 8006226:	4680      	movhi	r8, r0
 8006228:	2303      	movs	r3, #3
 800622a:	f04f 0a00 	mov.w	sl, #0
 800622e:	6123      	str	r3, [r4, #16]
 8006230:	f02b 0304 	bic.w	r3, fp, #4
 8006234:	6023      	str	r3, [r4, #0]
 8006236:	4633      	mov	r3, r6
 8006238:	4621      	mov	r1, r4
 800623a:	4628      	mov	r0, r5
 800623c:	9700      	str	r7, [sp, #0]
 800623e:	aa0f      	add	r2, sp, #60	; 0x3c
 8006240:	f000 f9d4 	bl	80065ec <_printf_common>
 8006244:	3001      	adds	r0, #1
 8006246:	f040 8090 	bne.w	800636a <_printf_float+0x1d6>
 800624a:	f04f 30ff 	mov.w	r0, #4294967295
 800624e:	b011      	add	sp, #68	; 0x44
 8006250:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006254:	4642      	mov	r2, r8
 8006256:	4653      	mov	r3, sl
 8006258:	4640      	mov	r0, r8
 800625a:	4651      	mov	r1, sl
 800625c:	f7fa fbd6 	bl	8000a0c <__aeabi_dcmpun>
 8006260:	b148      	cbz	r0, 8006276 <_printf_float+0xe2>
 8006262:	f1ba 0f00 	cmp.w	sl, #0
 8006266:	bfb8      	it	lt
 8006268:	232d      	movlt	r3, #45	; 0x2d
 800626a:	4880      	ldr	r0, [pc, #512]	; (800646c <_printf_float+0x2d8>)
 800626c:	bfb8      	it	lt
 800626e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8006272:	4b7f      	ldr	r3, [pc, #508]	; (8006470 <_printf_float+0x2dc>)
 8006274:	e7d3      	b.n	800621e <_printf_float+0x8a>
 8006276:	6863      	ldr	r3, [r4, #4]
 8006278:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 800627c:	1c5a      	adds	r2, r3, #1
 800627e:	d142      	bne.n	8006306 <_printf_float+0x172>
 8006280:	2306      	movs	r3, #6
 8006282:	6063      	str	r3, [r4, #4]
 8006284:	2200      	movs	r2, #0
 8006286:	9206      	str	r2, [sp, #24]
 8006288:	aa0e      	add	r2, sp, #56	; 0x38
 800628a:	e9cd 9204 	strd	r9, r2, [sp, #16]
 800628e:	aa0d      	add	r2, sp, #52	; 0x34
 8006290:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8006294:	9203      	str	r2, [sp, #12]
 8006296:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 800629a:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800629e:	6023      	str	r3, [r4, #0]
 80062a0:	6863      	ldr	r3, [r4, #4]
 80062a2:	4642      	mov	r2, r8
 80062a4:	9300      	str	r3, [sp, #0]
 80062a6:	4628      	mov	r0, r5
 80062a8:	4653      	mov	r3, sl
 80062aa:	910b      	str	r1, [sp, #44]	; 0x2c
 80062ac:	f7ff fed4 	bl	8006058 <__cvt>
 80062b0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80062b2:	4680      	mov	r8, r0
 80062b4:	2947      	cmp	r1, #71	; 0x47
 80062b6:	990d      	ldr	r1, [sp, #52]	; 0x34
 80062b8:	d108      	bne.n	80062cc <_printf_float+0x138>
 80062ba:	1cc8      	adds	r0, r1, #3
 80062bc:	db02      	blt.n	80062c4 <_printf_float+0x130>
 80062be:	6863      	ldr	r3, [r4, #4]
 80062c0:	4299      	cmp	r1, r3
 80062c2:	dd40      	ble.n	8006346 <_printf_float+0x1b2>
 80062c4:	f1a9 0902 	sub.w	r9, r9, #2
 80062c8:	fa5f f989 	uxtb.w	r9, r9
 80062cc:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80062d0:	d81f      	bhi.n	8006312 <_printf_float+0x17e>
 80062d2:	464a      	mov	r2, r9
 80062d4:	3901      	subs	r1, #1
 80062d6:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80062da:	910d      	str	r1, [sp, #52]	; 0x34
 80062dc:	f7ff ff1b 	bl	8006116 <__exponent>
 80062e0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80062e2:	4682      	mov	sl, r0
 80062e4:	1813      	adds	r3, r2, r0
 80062e6:	2a01      	cmp	r2, #1
 80062e8:	6123      	str	r3, [r4, #16]
 80062ea:	dc02      	bgt.n	80062f2 <_printf_float+0x15e>
 80062ec:	6822      	ldr	r2, [r4, #0]
 80062ee:	07d2      	lsls	r2, r2, #31
 80062f0:	d501      	bpl.n	80062f6 <_printf_float+0x162>
 80062f2:	3301      	adds	r3, #1
 80062f4:	6123      	str	r3, [r4, #16]
 80062f6:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d09b      	beq.n	8006236 <_printf_float+0xa2>
 80062fe:	232d      	movs	r3, #45	; 0x2d
 8006300:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006304:	e797      	b.n	8006236 <_printf_float+0xa2>
 8006306:	2947      	cmp	r1, #71	; 0x47
 8006308:	d1bc      	bne.n	8006284 <_printf_float+0xf0>
 800630a:	2b00      	cmp	r3, #0
 800630c:	d1ba      	bne.n	8006284 <_printf_float+0xf0>
 800630e:	2301      	movs	r3, #1
 8006310:	e7b7      	b.n	8006282 <_printf_float+0xee>
 8006312:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8006316:	d118      	bne.n	800634a <_printf_float+0x1b6>
 8006318:	2900      	cmp	r1, #0
 800631a:	6863      	ldr	r3, [r4, #4]
 800631c:	dd0b      	ble.n	8006336 <_printf_float+0x1a2>
 800631e:	6121      	str	r1, [r4, #16]
 8006320:	b913      	cbnz	r3, 8006328 <_printf_float+0x194>
 8006322:	6822      	ldr	r2, [r4, #0]
 8006324:	07d0      	lsls	r0, r2, #31
 8006326:	d502      	bpl.n	800632e <_printf_float+0x19a>
 8006328:	3301      	adds	r3, #1
 800632a:	440b      	add	r3, r1
 800632c:	6123      	str	r3, [r4, #16]
 800632e:	f04f 0a00 	mov.w	sl, #0
 8006332:	65a1      	str	r1, [r4, #88]	; 0x58
 8006334:	e7df      	b.n	80062f6 <_printf_float+0x162>
 8006336:	b913      	cbnz	r3, 800633e <_printf_float+0x1aa>
 8006338:	6822      	ldr	r2, [r4, #0]
 800633a:	07d2      	lsls	r2, r2, #31
 800633c:	d501      	bpl.n	8006342 <_printf_float+0x1ae>
 800633e:	3302      	adds	r3, #2
 8006340:	e7f4      	b.n	800632c <_printf_float+0x198>
 8006342:	2301      	movs	r3, #1
 8006344:	e7f2      	b.n	800632c <_printf_float+0x198>
 8006346:	f04f 0967 	mov.w	r9, #103	; 0x67
 800634a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800634c:	4299      	cmp	r1, r3
 800634e:	db05      	blt.n	800635c <_printf_float+0x1c8>
 8006350:	6823      	ldr	r3, [r4, #0]
 8006352:	6121      	str	r1, [r4, #16]
 8006354:	07d8      	lsls	r0, r3, #31
 8006356:	d5ea      	bpl.n	800632e <_printf_float+0x19a>
 8006358:	1c4b      	adds	r3, r1, #1
 800635a:	e7e7      	b.n	800632c <_printf_float+0x198>
 800635c:	2900      	cmp	r1, #0
 800635e:	bfcc      	ite	gt
 8006360:	2201      	movgt	r2, #1
 8006362:	f1c1 0202 	rsble	r2, r1, #2
 8006366:	4413      	add	r3, r2
 8006368:	e7e0      	b.n	800632c <_printf_float+0x198>
 800636a:	6823      	ldr	r3, [r4, #0]
 800636c:	055a      	lsls	r2, r3, #21
 800636e:	d407      	bmi.n	8006380 <_printf_float+0x1ec>
 8006370:	6923      	ldr	r3, [r4, #16]
 8006372:	4642      	mov	r2, r8
 8006374:	4631      	mov	r1, r6
 8006376:	4628      	mov	r0, r5
 8006378:	47b8      	blx	r7
 800637a:	3001      	adds	r0, #1
 800637c:	d12b      	bne.n	80063d6 <_printf_float+0x242>
 800637e:	e764      	b.n	800624a <_printf_float+0xb6>
 8006380:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8006384:	f240 80dd 	bls.w	8006542 <_printf_float+0x3ae>
 8006388:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800638c:	2200      	movs	r2, #0
 800638e:	2300      	movs	r3, #0
 8006390:	f7fa fb0a 	bl	80009a8 <__aeabi_dcmpeq>
 8006394:	2800      	cmp	r0, #0
 8006396:	d033      	beq.n	8006400 <_printf_float+0x26c>
 8006398:	2301      	movs	r3, #1
 800639a:	4631      	mov	r1, r6
 800639c:	4628      	mov	r0, r5
 800639e:	4a35      	ldr	r2, [pc, #212]	; (8006474 <_printf_float+0x2e0>)
 80063a0:	47b8      	blx	r7
 80063a2:	3001      	adds	r0, #1
 80063a4:	f43f af51 	beq.w	800624a <_printf_float+0xb6>
 80063a8:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80063ac:	429a      	cmp	r2, r3
 80063ae:	db02      	blt.n	80063b6 <_printf_float+0x222>
 80063b0:	6823      	ldr	r3, [r4, #0]
 80063b2:	07d8      	lsls	r0, r3, #31
 80063b4:	d50f      	bpl.n	80063d6 <_printf_float+0x242>
 80063b6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80063ba:	4631      	mov	r1, r6
 80063bc:	4628      	mov	r0, r5
 80063be:	47b8      	blx	r7
 80063c0:	3001      	adds	r0, #1
 80063c2:	f43f af42 	beq.w	800624a <_printf_float+0xb6>
 80063c6:	f04f 0800 	mov.w	r8, #0
 80063ca:	f104 091a 	add.w	r9, r4, #26
 80063ce:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80063d0:	3b01      	subs	r3, #1
 80063d2:	4543      	cmp	r3, r8
 80063d4:	dc09      	bgt.n	80063ea <_printf_float+0x256>
 80063d6:	6823      	ldr	r3, [r4, #0]
 80063d8:	079b      	lsls	r3, r3, #30
 80063da:	f100 8102 	bmi.w	80065e2 <_printf_float+0x44e>
 80063de:	68e0      	ldr	r0, [r4, #12]
 80063e0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80063e2:	4298      	cmp	r0, r3
 80063e4:	bfb8      	it	lt
 80063e6:	4618      	movlt	r0, r3
 80063e8:	e731      	b.n	800624e <_printf_float+0xba>
 80063ea:	2301      	movs	r3, #1
 80063ec:	464a      	mov	r2, r9
 80063ee:	4631      	mov	r1, r6
 80063f0:	4628      	mov	r0, r5
 80063f2:	47b8      	blx	r7
 80063f4:	3001      	adds	r0, #1
 80063f6:	f43f af28 	beq.w	800624a <_printf_float+0xb6>
 80063fa:	f108 0801 	add.w	r8, r8, #1
 80063fe:	e7e6      	b.n	80063ce <_printf_float+0x23a>
 8006400:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006402:	2b00      	cmp	r3, #0
 8006404:	dc38      	bgt.n	8006478 <_printf_float+0x2e4>
 8006406:	2301      	movs	r3, #1
 8006408:	4631      	mov	r1, r6
 800640a:	4628      	mov	r0, r5
 800640c:	4a19      	ldr	r2, [pc, #100]	; (8006474 <_printf_float+0x2e0>)
 800640e:	47b8      	blx	r7
 8006410:	3001      	adds	r0, #1
 8006412:	f43f af1a 	beq.w	800624a <_printf_float+0xb6>
 8006416:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800641a:	4313      	orrs	r3, r2
 800641c:	d102      	bne.n	8006424 <_printf_float+0x290>
 800641e:	6823      	ldr	r3, [r4, #0]
 8006420:	07d9      	lsls	r1, r3, #31
 8006422:	d5d8      	bpl.n	80063d6 <_printf_float+0x242>
 8006424:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006428:	4631      	mov	r1, r6
 800642a:	4628      	mov	r0, r5
 800642c:	47b8      	blx	r7
 800642e:	3001      	adds	r0, #1
 8006430:	f43f af0b 	beq.w	800624a <_printf_float+0xb6>
 8006434:	f04f 0900 	mov.w	r9, #0
 8006438:	f104 0a1a 	add.w	sl, r4, #26
 800643c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800643e:	425b      	negs	r3, r3
 8006440:	454b      	cmp	r3, r9
 8006442:	dc01      	bgt.n	8006448 <_printf_float+0x2b4>
 8006444:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006446:	e794      	b.n	8006372 <_printf_float+0x1de>
 8006448:	2301      	movs	r3, #1
 800644a:	4652      	mov	r2, sl
 800644c:	4631      	mov	r1, r6
 800644e:	4628      	mov	r0, r5
 8006450:	47b8      	blx	r7
 8006452:	3001      	adds	r0, #1
 8006454:	f43f aef9 	beq.w	800624a <_printf_float+0xb6>
 8006458:	f109 0901 	add.w	r9, r9, #1
 800645c:	e7ee      	b.n	800643c <_printf_float+0x2a8>
 800645e:	bf00      	nop
 8006460:	7fefffff 	.word	0x7fefffff
 8006464:	0800a968 	.word	0x0800a968
 8006468:	0800a96c 	.word	0x0800a96c
 800646c:	0800a974 	.word	0x0800a974
 8006470:	0800a970 	.word	0x0800a970
 8006474:	0800a978 	.word	0x0800a978
 8006478:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800647a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800647c:	429a      	cmp	r2, r3
 800647e:	bfa8      	it	ge
 8006480:	461a      	movge	r2, r3
 8006482:	2a00      	cmp	r2, #0
 8006484:	4691      	mov	r9, r2
 8006486:	dc37      	bgt.n	80064f8 <_printf_float+0x364>
 8006488:	f04f 0b00 	mov.w	fp, #0
 800648c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006490:	f104 021a 	add.w	r2, r4, #26
 8006494:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8006498:	ebaa 0309 	sub.w	r3, sl, r9
 800649c:	455b      	cmp	r3, fp
 800649e:	dc33      	bgt.n	8006508 <_printf_float+0x374>
 80064a0:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80064a4:	429a      	cmp	r2, r3
 80064a6:	db3b      	blt.n	8006520 <_printf_float+0x38c>
 80064a8:	6823      	ldr	r3, [r4, #0]
 80064aa:	07da      	lsls	r2, r3, #31
 80064ac:	d438      	bmi.n	8006520 <_printf_float+0x38c>
 80064ae:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80064b0:	990d      	ldr	r1, [sp, #52]	; 0x34
 80064b2:	eba3 020a 	sub.w	r2, r3, sl
 80064b6:	eba3 0901 	sub.w	r9, r3, r1
 80064ba:	4591      	cmp	r9, r2
 80064bc:	bfa8      	it	ge
 80064be:	4691      	movge	r9, r2
 80064c0:	f1b9 0f00 	cmp.w	r9, #0
 80064c4:	dc34      	bgt.n	8006530 <_printf_float+0x39c>
 80064c6:	f04f 0800 	mov.w	r8, #0
 80064ca:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80064ce:	f104 0a1a 	add.w	sl, r4, #26
 80064d2:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80064d6:	1a9b      	subs	r3, r3, r2
 80064d8:	eba3 0309 	sub.w	r3, r3, r9
 80064dc:	4543      	cmp	r3, r8
 80064de:	f77f af7a 	ble.w	80063d6 <_printf_float+0x242>
 80064e2:	2301      	movs	r3, #1
 80064e4:	4652      	mov	r2, sl
 80064e6:	4631      	mov	r1, r6
 80064e8:	4628      	mov	r0, r5
 80064ea:	47b8      	blx	r7
 80064ec:	3001      	adds	r0, #1
 80064ee:	f43f aeac 	beq.w	800624a <_printf_float+0xb6>
 80064f2:	f108 0801 	add.w	r8, r8, #1
 80064f6:	e7ec      	b.n	80064d2 <_printf_float+0x33e>
 80064f8:	4613      	mov	r3, r2
 80064fa:	4631      	mov	r1, r6
 80064fc:	4642      	mov	r2, r8
 80064fe:	4628      	mov	r0, r5
 8006500:	47b8      	blx	r7
 8006502:	3001      	adds	r0, #1
 8006504:	d1c0      	bne.n	8006488 <_printf_float+0x2f4>
 8006506:	e6a0      	b.n	800624a <_printf_float+0xb6>
 8006508:	2301      	movs	r3, #1
 800650a:	4631      	mov	r1, r6
 800650c:	4628      	mov	r0, r5
 800650e:	920b      	str	r2, [sp, #44]	; 0x2c
 8006510:	47b8      	blx	r7
 8006512:	3001      	adds	r0, #1
 8006514:	f43f ae99 	beq.w	800624a <_printf_float+0xb6>
 8006518:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800651a:	f10b 0b01 	add.w	fp, fp, #1
 800651e:	e7b9      	b.n	8006494 <_printf_float+0x300>
 8006520:	4631      	mov	r1, r6
 8006522:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006526:	4628      	mov	r0, r5
 8006528:	47b8      	blx	r7
 800652a:	3001      	adds	r0, #1
 800652c:	d1bf      	bne.n	80064ae <_printf_float+0x31a>
 800652e:	e68c      	b.n	800624a <_printf_float+0xb6>
 8006530:	464b      	mov	r3, r9
 8006532:	4631      	mov	r1, r6
 8006534:	4628      	mov	r0, r5
 8006536:	eb08 020a 	add.w	r2, r8, sl
 800653a:	47b8      	blx	r7
 800653c:	3001      	adds	r0, #1
 800653e:	d1c2      	bne.n	80064c6 <_printf_float+0x332>
 8006540:	e683      	b.n	800624a <_printf_float+0xb6>
 8006542:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006544:	2a01      	cmp	r2, #1
 8006546:	dc01      	bgt.n	800654c <_printf_float+0x3b8>
 8006548:	07db      	lsls	r3, r3, #31
 800654a:	d537      	bpl.n	80065bc <_printf_float+0x428>
 800654c:	2301      	movs	r3, #1
 800654e:	4642      	mov	r2, r8
 8006550:	4631      	mov	r1, r6
 8006552:	4628      	mov	r0, r5
 8006554:	47b8      	blx	r7
 8006556:	3001      	adds	r0, #1
 8006558:	f43f ae77 	beq.w	800624a <_printf_float+0xb6>
 800655c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006560:	4631      	mov	r1, r6
 8006562:	4628      	mov	r0, r5
 8006564:	47b8      	blx	r7
 8006566:	3001      	adds	r0, #1
 8006568:	f43f ae6f 	beq.w	800624a <_printf_float+0xb6>
 800656c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006570:	2200      	movs	r2, #0
 8006572:	2300      	movs	r3, #0
 8006574:	f7fa fa18 	bl	80009a8 <__aeabi_dcmpeq>
 8006578:	b9d8      	cbnz	r0, 80065b2 <_printf_float+0x41e>
 800657a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800657c:	f108 0201 	add.w	r2, r8, #1
 8006580:	3b01      	subs	r3, #1
 8006582:	4631      	mov	r1, r6
 8006584:	4628      	mov	r0, r5
 8006586:	47b8      	blx	r7
 8006588:	3001      	adds	r0, #1
 800658a:	d10e      	bne.n	80065aa <_printf_float+0x416>
 800658c:	e65d      	b.n	800624a <_printf_float+0xb6>
 800658e:	2301      	movs	r3, #1
 8006590:	464a      	mov	r2, r9
 8006592:	4631      	mov	r1, r6
 8006594:	4628      	mov	r0, r5
 8006596:	47b8      	blx	r7
 8006598:	3001      	adds	r0, #1
 800659a:	f43f ae56 	beq.w	800624a <_printf_float+0xb6>
 800659e:	f108 0801 	add.w	r8, r8, #1
 80065a2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80065a4:	3b01      	subs	r3, #1
 80065a6:	4543      	cmp	r3, r8
 80065a8:	dcf1      	bgt.n	800658e <_printf_float+0x3fa>
 80065aa:	4653      	mov	r3, sl
 80065ac:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80065b0:	e6e0      	b.n	8006374 <_printf_float+0x1e0>
 80065b2:	f04f 0800 	mov.w	r8, #0
 80065b6:	f104 091a 	add.w	r9, r4, #26
 80065ba:	e7f2      	b.n	80065a2 <_printf_float+0x40e>
 80065bc:	2301      	movs	r3, #1
 80065be:	4642      	mov	r2, r8
 80065c0:	e7df      	b.n	8006582 <_printf_float+0x3ee>
 80065c2:	2301      	movs	r3, #1
 80065c4:	464a      	mov	r2, r9
 80065c6:	4631      	mov	r1, r6
 80065c8:	4628      	mov	r0, r5
 80065ca:	47b8      	blx	r7
 80065cc:	3001      	adds	r0, #1
 80065ce:	f43f ae3c 	beq.w	800624a <_printf_float+0xb6>
 80065d2:	f108 0801 	add.w	r8, r8, #1
 80065d6:	68e3      	ldr	r3, [r4, #12]
 80065d8:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80065da:	1a5b      	subs	r3, r3, r1
 80065dc:	4543      	cmp	r3, r8
 80065de:	dcf0      	bgt.n	80065c2 <_printf_float+0x42e>
 80065e0:	e6fd      	b.n	80063de <_printf_float+0x24a>
 80065e2:	f04f 0800 	mov.w	r8, #0
 80065e6:	f104 0919 	add.w	r9, r4, #25
 80065ea:	e7f4      	b.n	80065d6 <_printf_float+0x442>

080065ec <_printf_common>:
 80065ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80065f0:	4616      	mov	r6, r2
 80065f2:	4699      	mov	r9, r3
 80065f4:	688a      	ldr	r2, [r1, #8]
 80065f6:	690b      	ldr	r3, [r1, #16]
 80065f8:	4607      	mov	r7, r0
 80065fa:	4293      	cmp	r3, r2
 80065fc:	bfb8      	it	lt
 80065fe:	4613      	movlt	r3, r2
 8006600:	6033      	str	r3, [r6, #0]
 8006602:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006606:	460c      	mov	r4, r1
 8006608:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800660c:	b10a      	cbz	r2, 8006612 <_printf_common+0x26>
 800660e:	3301      	adds	r3, #1
 8006610:	6033      	str	r3, [r6, #0]
 8006612:	6823      	ldr	r3, [r4, #0]
 8006614:	0699      	lsls	r1, r3, #26
 8006616:	bf42      	ittt	mi
 8006618:	6833      	ldrmi	r3, [r6, #0]
 800661a:	3302      	addmi	r3, #2
 800661c:	6033      	strmi	r3, [r6, #0]
 800661e:	6825      	ldr	r5, [r4, #0]
 8006620:	f015 0506 	ands.w	r5, r5, #6
 8006624:	d106      	bne.n	8006634 <_printf_common+0x48>
 8006626:	f104 0a19 	add.w	sl, r4, #25
 800662a:	68e3      	ldr	r3, [r4, #12]
 800662c:	6832      	ldr	r2, [r6, #0]
 800662e:	1a9b      	subs	r3, r3, r2
 8006630:	42ab      	cmp	r3, r5
 8006632:	dc28      	bgt.n	8006686 <_printf_common+0x9a>
 8006634:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006638:	1e13      	subs	r3, r2, #0
 800663a:	6822      	ldr	r2, [r4, #0]
 800663c:	bf18      	it	ne
 800663e:	2301      	movne	r3, #1
 8006640:	0692      	lsls	r2, r2, #26
 8006642:	d42d      	bmi.n	80066a0 <_printf_common+0xb4>
 8006644:	4649      	mov	r1, r9
 8006646:	4638      	mov	r0, r7
 8006648:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800664c:	47c0      	blx	r8
 800664e:	3001      	adds	r0, #1
 8006650:	d020      	beq.n	8006694 <_printf_common+0xa8>
 8006652:	6823      	ldr	r3, [r4, #0]
 8006654:	68e5      	ldr	r5, [r4, #12]
 8006656:	f003 0306 	and.w	r3, r3, #6
 800665a:	2b04      	cmp	r3, #4
 800665c:	bf18      	it	ne
 800665e:	2500      	movne	r5, #0
 8006660:	6832      	ldr	r2, [r6, #0]
 8006662:	f04f 0600 	mov.w	r6, #0
 8006666:	68a3      	ldr	r3, [r4, #8]
 8006668:	bf08      	it	eq
 800666a:	1aad      	subeq	r5, r5, r2
 800666c:	6922      	ldr	r2, [r4, #16]
 800666e:	bf08      	it	eq
 8006670:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006674:	4293      	cmp	r3, r2
 8006676:	bfc4      	itt	gt
 8006678:	1a9b      	subgt	r3, r3, r2
 800667a:	18ed      	addgt	r5, r5, r3
 800667c:	341a      	adds	r4, #26
 800667e:	42b5      	cmp	r5, r6
 8006680:	d11a      	bne.n	80066b8 <_printf_common+0xcc>
 8006682:	2000      	movs	r0, #0
 8006684:	e008      	b.n	8006698 <_printf_common+0xac>
 8006686:	2301      	movs	r3, #1
 8006688:	4652      	mov	r2, sl
 800668a:	4649      	mov	r1, r9
 800668c:	4638      	mov	r0, r7
 800668e:	47c0      	blx	r8
 8006690:	3001      	adds	r0, #1
 8006692:	d103      	bne.n	800669c <_printf_common+0xb0>
 8006694:	f04f 30ff 	mov.w	r0, #4294967295
 8006698:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800669c:	3501      	adds	r5, #1
 800669e:	e7c4      	b.n	800662a <_printf_common+0x3e>
 80066a0:	2030      	movs	r0, #48	; 0x30
 80066a2:	18e1      	adds	r1, r4, r3
 80066a4:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80066a8:	1c5a      	adds	r2, r3, #1
 80066aa:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80066ae:	4422      	add	r2, r4
 80066b0:	3302      	adds	r3, #2
 80066b2:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80066b6:	e7c5      	b.n	8006644 <_printf_common+0x58>
 80066b8:	2301      	movs	r3, #1
 80066ba:	4622      	mov	r2, r4
 80066bc:	4649      	mov	r1, r9
 80066be:	4638      	mov	r0, r7
 80066c0:	47c0      	blx	r8
 80066c2:	3001      	adds	r0, #1
 80066c4:	d0e6      	beq.n	8006694 <_printf_common+0xa8>
 80066c6:	3601      	adds	r6, #1
 80066c8:	e7d9      	b.n	800667e <_printf_common+0x92>
	...

080066cc <_printf_i>:
 80066cc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80066d0:	7e0f      	ldrb	r7, [r1, #24]
 80066d2:	4691      	mov	r9, r2
 80066d4:	2f78      	cmp	r7, #120	; 0x78
 80066d6:	4680      	mov	r8, r0
 80066d8:	460c      	mov	r4, r1
 80066da:	469a      	mov	sl, r3
 80066dc:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80066de:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80066e2:	d807      	bhi.n	80066f4 <_printf_i+0x28>
 80066e4:	2f62      	cmp	r7, #98	; 0x62
 80066e6:	d80a      	bhi.n	80066fe <_printf_i+0x32>
 80066e8:	2f00      	cmp	r7, #0
 80066ea:	f000 80d9 	beq.w	80068a0 <_printf_i+0x1d4>
 80066ee:	2f58      	cmp	r7, #88	; 0x58
 80066f0:	f000 80a4 	beq.w	800683c <_printf_i+0x170>
 80066f4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80066f8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80066fc:	e03a      	b.n	8006774 <_printf_i+0xa8>
 80066fe:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006702:	2b15      	cmp	r3, #21
 8006704:	d8f6      	bhi.n	80066f4 <_printf_i+0x28>
 8006706:	a101      	add	r1, pc, #4	; (adr r1, 800670c <_printf_i+0x40>)
 8006708:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800670c:	08006765 	.word	0x08006765
 8006710:	08006779 	.word	0x08006779
 8006714:	080066f5 	.word	0x080066f5
 8006718:	080066f5 	.word	0x080066f5
 800671c:	080066f5 	.word	0x080066f5
 8006720:	080066f5 	.word	0x080066f5
 8006724:	08006779 	.word	0x08006779
 8006728:	080066f5 	.word	0x080066f5
 800672c:	080066f5 	.word	0x080066f5
 8006730:	080066f5 	.word	0x080066f5
 8006734:	080066f5 	.word	0x080066f5
 8006738:	08006887 	.word	0x08006887
 800673c:	080067a9 	.word	0x080067a9
 8006740:	08006869 	.word	0x08006869
 8006744:	080066f5 	.word	0x080066f5
 8006748:	080066f5 	.word	0x080066f5
 800674c:	080068a9 	.word	0x080068a9
 8006750:	080066f5 	.word	0x080066f5
 8006754:	080067a9 	.word	0x080067a9
 8006758:	080066f5 	.word	0x080066f5
 800675c:	080066f5 	.word	0x080066f5
 8006760:	08006871 	.word	0x08006871
 8006764:	682b      	ldr	r3, [r5, #0]
 8006766:	1d1a      	adds	r2, r3, #4
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	602a      	str	r2, [r5, #0]
 800676c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006770:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006774:	2301      	movs	r3, #1
 8006776:	e0a4      	b.n	80068c2 <_printf_i+0x1f6>
 8006778:	6820      	ldr	r0, [r4, #0]
 800677a:	6829      	ldr	r1, [r5, #0]
 800677c:	0606      	lsls	r6, r0, #24
 800677e:	f101 0304 	add.w	r3, r1, #4
 8006782:	d50a      	bpl.n	800679a <_printf_i+0xce>
 8006784:	680e      	ldr	r6, [r1, #0]
 8006786:	602b      	str	r3, [r5, #0]
 8006788:	2e00      	cmp	r6, #0
 800678a:	da03      	bge.n	8006794 <_printf_i+0xc8>
 800678c:	232d      	movs	r3, #45	; 0x2d
 800678e:	4276      	negs	r6, r6
 8006790:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006794:	230a      	movs	r3, #10
 8006796:	485e      	ldr	r0, [pc, #376]	; (8006910 <_printf_i+0x244>)
 8006798:	e019      	b.n	80067ce <_printf_i+0x102>
 800679a:	680e      	ldr	r6, [r1, #0]
 800679c:	f010 0f40 	tst.w	r0, #64	; 0x40
 80067a0:	602b      	str	r3, [r5, #0]
 80067a2:	bf18      	it	ne
 80067a4:	b236      	sxthne	r6, r6
 80067a6:	e7ef      	b.n	8006788 <_printf_i+0xbc>
 80067a8:	682b      	ldr	r3, [r5, #0]
 80067aa:	6820      	ldr	r0, [r4, #0]
 80067ac:	1d19      	adds	r1, r3, #4
 80067ae:	6029      	str	r1, [r5, #0]
 80067b0:	0601      	lsls	r1, r0, #24
 80067b2:	d501      	bpl.n	80067b8 <_printf_i+0xec>
 80067b4:	681e      	ldr	r6, [r3, #0]
 80067b6:	e002      	b.n	80067be <_printf_i+0xf2>
 80067b8:	0646      	lsls	r6, r0, #25
 80067ba:	d5fb      	bpl.n	80067b4 <_printf_i+0xe8>
 80067bc:	881e      	ldrh	r6, [r3, #0]
 80067be:	2f6f      	cmp	r7, #111	; 0x6f
 80067c0:	bf0c      	ite	eq
 80067c2:	2308      	moveq	r3, #8
 80067c4:	230a      	movne	r3, #10
 80067c6:	4852      	ldr	r0, [pc, #328]	; (8006910 <_printf_i+0x244>)
 80067c8:	2100      	movs	r1, #0
 80067ca:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80067ce:	6865      	ldr	r5, [r4, #4]
 80067d0:	2d00      	cmp	r5, #0
 80067d2:	bfa8      	it	ge
 80067d4:	6821      	ldrge	r1, [r4, #0]
 80067d6:	60a5      	str	r5, [r4, #8]
 80067d8:	bfa4      	itt	ge
 80067da:	f021 0104 	bicge.w	r1, r1, #4
 80067de:	6021      	strge	r1, [r4, #0]
 80067e0:	b90e      	cbnz	r6, 80067e6 <_printf_i+0x11a>
 80067e2:	2d00      	cmp	r5, #0
 80067e4:	d04d      	beq.n	8006882 <_printf_i+0x1b6>
 80067e6:	4615      	mov	r5, r2
 80067e8:	fbb6 f1f3 	udiv	r1, r6, r3
 80067ec:	fb03 6711 	mls	r7, r3, r1, r6
 80067f0:	5dc7      	ldrb	r7, [r0, r7]
 80067f2:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80067f6:	4637      	mov	r7, r6
 80067f8:	42bb      	cmp	r3, r7
 80067fa:	460e      	mov	r6, r1
 80067fc:	d9f4      	bls.n	80067e8 <_printf_i+0x11c>
 80067fe:	2b08      	cmp	r3, #8
 8006800:	d10b      	bne.n	800681a <_printf_i+0x14e>
 8006802:	6823      	ldr	r3, [r4, #0]
 8006804:	07de      	lsls	r6, r3, #31
 8006806:	d508      	bpl.n	800681a <_printf_i+0x14e>
 8006808:	6923      	ldr	r3, [r4, #16]
 800680a:	6861      	ldr	r1, [r4, #4]
 800680c:	4299      	cmp	r1, r3
 800680e:	bfde      	ittt	le
 8006810:	2330      	movle	r3, #48	; 0x30
 8006812:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006816:	f105 35ff 	addle.w	r5, r5, #4294967295
 800681a:	1b52      	subs	r2, r2, r5
 800681c:	6122      	str	r2, [r4, #16]
 800681e:	464b      	mov	r3, r9
 8006820:	4621      	mov	r1, r4
 8006822:	4640      	mov	r0, r8
 8006824:	f8cd a000 	str.w	sl, [sp]
 8006828:	aa03      	add	r2, sp, #12
 800682a:	f7ff fedf 	bl	80065ec <_printf_common>
 800682e:	3001      	adds	r0, #1
 8006830:	d14c      	bne.n	80068cc <_printf_i+0x200>
 8006832:	f04f 30ff 	mov.w	r0, #4294967295
 8006836:	b004      	add	sp, #16
 8006838:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800683c:	4834      	ldr	r0, [pc, #208]	; (8006910 <_printf_i+0x244>)
 800683e:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8006842:	6829      	ldr	r1, [r5, #0]
 8006844:	6823      	ldr	r3, [r4, #0]
 8006846:	f851 6b04 	ldr.w	r6, [r1], #4
 800684a:	6029      	str	r1, [r5, #0]
 800684c:	061d      	lsls	r5, r3, #24
 800684e:	d514      	bpl.n	800687a <_printf_i+0x1ae>
 8006850:	07df      	lsls	r7, r3, #31
 8006852:	bf44      	itt	mi
 8006854:	f043 0320 	orrmi.w	r3, r3, #32
 8006858:	6023      	strmi	r3, [r4, #0]
 800685a:	b91e      	cbnz	r6, 8006864 <_printf_i+0x198>
 800685c:	6823      	ldr	r3, [r4, #0]
 800685e:	f023 0320 	bic.w	r3, r3, #32
 8006862:	6023      	str	r3, [r4, #0]
 8006864:	2310      	movs	r3, #16
 8006866:	e7af      	b.n	80067c8 <_printf_i+0xfc>
 8006868:	6823      	ldr	r3, [r4, #0]
 800686a:	f043 0320 	orr.w	r3, r3, #32
 800686e:	6023      	str	r3, [r4, #0]
 8006870:	2378      	movs	r3, #120	; 0x78
 8006872:	4828      	ldr	r0, [pc, #160]	; (8006914 <_printf_i+0x248>)
 8006874:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006878:	e7e3      	b.n	8006842 <_printf_i+0x176>
 800687a:	0659      	lsls	r1, r3, #25
 800687c:	bf48      	it	mi
 800687e:	b2b6      	uxthmi	r6, r6
 8006880:	e7e6      	b.n	8006850 <_printf_i+0x184>
 8006882:	4615      	mov	r5, r2
 8006884:	e7bb      	b.n	80067fe <_printf_i+0x132>
 8006886:	682b      	ldr	r3, [r5, #0]
 8006888:	6826      	ldr	r6, [r4, #0]
 800688a:	1d18      	adds	r0, r3, #4
 800688c:	6961      	ldr	r1, [r4, #20]
 800688e:	6028      	str	r0, [r5, #0]
 8006890:	0635      	lsls	r5, r6, #24
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	d501      	bpl.n	800689a <_printf_i+0x1ce>
 8006896:	6019      	str	r1, [r3, #0]
 8006898:	e002      	b.n	80068a0 <_printf_i+0x1d4>
 800689a:	0670      	lsls	r0, r6, #25
 800689c:	d5fb      	bpl.n	8006896 <_printf_i+0x1ca>
 800689e:	8019      	strh	r1, [r3, #0]
 80068a0:	2300      	movs	r3, #0
 80068a2:	4615      	mov	r5, r2
 80068a4:	6123      	str	r3, [r4, #16]
 80068a6:	e7ba      	b.n	800681e <_printf_i+0x152>
 80068a8:	682b      	ldr	r3, [r5, #0]
 80068aa:	2100      	movs	r1, #0
 80068ac:	1d1a      	adds	r2, r3, #4
 80068ae:	602a      	str	r2, [r5, #0]
 80068b0:	681d      	ldr	r5, [r3, #0]
 80068b2:	6862      	ldr	r2, [r4, #4]
 80068b4:	4628      	mov	r0, r5
 80068b6:	f002 fbff 	bl	80090b8 <memchr>
 80068ba:	b108      	cbz	r0, 80068c0 <_printf_i+0x1f4>
 80068bc:	1b40      	subs	r0, r0, r5
 80068be:	6060      	str	r0, [r4, #4]
 80068c0:	6863      	ldr	r3, [r4, #4]
 80068c2:	6123      	str	r3, [r4, #16]
 80068c4:	2300      	movs	r3, #0
 80068c6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80068ca:	e7a8      	b.n	800681e <_printf_i+0x152>
 80068cc:	462a      	mov	r2, r5
 80068ce:	4649      	mov	r1, r9
 80068d0:	4640      	mov	r0, r8
 80068d2:	6923      	ldr	r3, [r4, #16]
 80068d4:	47d0      	blx	sl
 80068d6:	3001      	adds	r0, #1
 80068d8:	d0ab      	beq.n	8006832 <_printf_i+0x166>
 80068da:	6823      	ldr	r3, [r4, #0]
 80068dc:	079b      	lsls	r3, r3, #30
 80068de:	d413      	bmi.n	8006908 <_printf_i+0x23c>
 80068e0:	68e0      	ldr	r0, [r4, #12]
 80068e2:	9b03      	ldr	r3, [sp, #12]
 80068e4:	4298      	cmp	r0, r3
 80068e6:	bfb8      	it	lt
 80068e8:	4618      	movlt	r0, r3
 80068ea:	e7a4      	b.n	8006836 <_printf_i+0x16a>
 80068ec:	2301      	movs	r3, #1
 80068ee:	4632      	mov	r2, r6
 80068f0:	4649      	mov	r1, r9
 80068f2:	4640      	mov	r0, r8
 80068f4:	47d0      	blx	sl
 80068f6:	3001      	adds	r0, #1
 80068f8:	d09b      	beq.n	8006832 <_printf_i+0x166>
 80068fa:	3501      	adds	r5, #1
 80068fc:	68e3      	ldr	r3, [r4, #12]
 80068fe:	9903      	ldr	r1, [sp, #12]
 8006900:	1a5b      	subs	r3, r3, r1
 8006902:	42ab      	cmp	r3, r5
 8006904:	dcf2      	bgt.n	80068ec <_printf_i+0x220>
 8006906:	e7eb      	b.n	80068e0 <_printf_i+0x214>
 8006908:	2500      	movs	r5, #0
 800690a:	f104 0619 	add.w	r6, r4, #25
 800690e:	e7f5      	b.n	80068fc <_printf_i+0x230>
 8006910:	0800a97a 	.word	0x0800a97a
 8006914:	0800a98b 	.word	0x0800a98b

08006918 <_scanf_float>:
 8006918:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800691c:	b087      	sub	sp, #28
 800691e:	9303      	str	r3, [sp, #12]
 8006920:	688b      	ldr	r3, [r1, #8]
 8006922:	4617      	mov	r7, r2
 8006924:	1e5a      	subs	r2, r3, #1
 8006926:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800692a:	bf85      	ittet	hi
 800692c:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8006930:	195b      	addhi	r3, r3, r5
 8006932:	2300      	movls	r3, #0
 8006934:	9302      	strhi	r3, [sp, #8]
 8006936:	bf88      	it	hi
 8006938:	f240 135d 	movwhi	r3, #349	; 0x15d
 800693c:	468b      	mov	fp, r1
 800693e:	f04f 0500 	mov.w	r5, #0
 8006942:	bf8c      	ite	hi
 8006944:	608b      	strhi	r3, [r1, #8]
 8006946:	9302      	strls	r3, [sp, #8]
 8006948:	680b      	ldr	r3, [r1, #0]
 800694a:	4680      	mov	r8, r0
 800694c:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8006950:	f84b 3b1c 	str.w	r3, [fp], #28
 8006954:	460c      	mov	r4, r1
 8006956:	465e      	mov	r6, fp
 8006958:	46aa      	mov	sl, r5
 800695a:	46a9      	mov	r9, r5
 800695c:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8006960:	9501      	str	r5, [sp, #4]
 8006962:	68a2      	ldr	r2, [r4, #8]
 8006964:	b152      	cbz	r2, 800697c <_scanf_float+0x64>
 8006966:	683b      	ldr	r3, [r7, #0]
 8006968:	781b      	ldrb	r3, [r3, #0]
 800696a:	2b4e      	cmp	r3, #78	; 0x4e
 800696c:	d864      	bhi.n	8006a38 <_scanf_float+0x120>
 800696e:	2b40      	cmp	r3, #64	; 0x40
 8006970:	d83c      	bhi.n	80069ec <_scanf_float+0xd4>
 8006972:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8006976:	b2c8      	uxtb	r0, r1
 8006978:	280e      	cmp	r0, #14
 800697a:	d93a      	bls.n	80069f2 <_scanf_float+0xda>
 800697c:	f1b9 0f00 	cmp.w	r9, #0
 8006980:	d003      	beq.n	800698a <_scanf_float+0x72>
 8006982:	6823      	ldr	r3, [r4, #0]
 8006984:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006988:	6023      	str	r3, [r4, #0]
 800698a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800698e:	f1ba 0f01 	cmp.w	sl, #1
 8006992:	f200 8113 	bhi.w	8006bbc <_scanf_float+0x2a4>
 8006996:	455e      	cmp	r6, fp
 8006998:	f200 8105 	bhi.w	8006ba6 <_scanf_float+0x28e>
 800699c:	2501      	movs	r5, #1
 800699e:	4628      	mov	r0, r5
 80069a0:	b007      	add	sp, #28
 80069a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80069a6:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 80069aa:	2a0d      	cmp	r2, #13
 80069ac:	d8e6      	bhi.n	800697c <_scanf_float+0x64>
 80069ae:	a101      	add	r1, pc, #4	; (adr r1, 80069b4 <_scanf_float+0x9c>)
 80069b0:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80069b4:	08006af3 	.word	0x08006af3
 80069b8:	0800697d 	.word	0x0800697d
 80069bc:	0800697d 	.word	0x0800697d
 80069c0:	0800697d 	.word	0x0800697d
 80069c4:	08006b53 	.word	0x08006b53
 80069c8:	08006b2b 	.word	0x08006b2b
 80069cc:	0800697d 	.word	0x0800697d
 80069d0:	0800697d 	.word	0x0800697d
 80069d4:	08006b01 	.word	0x08006b01
 80069d8:	0800697d 	.word	0x0800697d
 80069dc:	0800697d 	.word	0x0800697d
 80069e0:	0800697d 	.word	0x0800697d
 80069e4:	0800697d 	.word	0x0800697d
 80069e8:	08006ab9 	.word	0x08006ab9
 80069ec:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 80069f0:	e7db      	b.n	80069aa <_scanf_float+0x92>
 80069f2:	290e      	cmp	r1, #14
 80069f4:	d8c2      	bhi.n	800697c <_scanf_float+0x64>
 80069f6:	a001      	add	r0, pc, #4	; (adr r0, 80069fc <_scanf_float+0xe4>)
 80069f8:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80069fc:	08006aab 	.word	0x08006aab
 8006a00:	0800697d 	.word	0x0800697d
 8006a04:	08006aab 	.word	0x08006aab
 8006a08:	08006b3f 	.word	0x08006b3f
 8006a0c:	0800697d 	.word	0x0800697d
 8006a10:	08006a59 	.word	0x08006a59
 8006a14:	08006a95 	.word	0x08006a95
 8006a18:	08006a95 	.word	0x08006a95
 8006a1c:	08006a95 	.word	0x08006a95
 8006a20:	08006a95 	.word	0x08006a95
 8006a24:	08006a95 	.word	0x08006a95
 8006a28:	08006a95 	.word	0x08006a95
 8006a2c:	08006a95 	.word	0x08006a95
 8006a30:	08006a95 	.word	0x08006a95
 8006a34:	08006a95 	.word	0x08006a95
 8006a38:	2b6e      	cmp	r3, #110	; 0x6e
 8006a3a:	d809      	bhi.n	8006a50 <_scanf_float+0x138>
 8006a3c:	2b60      	cmp	r3, #96	; 0x60
 8006a3e:	d8b2      	bhi.n	80069a6 <_scanf_float+0x8e>
 8006a40:	2b54      	cmp	r3, #84	; 0x54
 8006a42:	d077      	beq.n	8006b34 <_scanf_float+0x21c>
 8006a44:	2b59      	cmp	r3, #89	; 0x59
 8006a46:	d199      	bne.n	800697c <_scanf_float+0x64>
 8006a48:	2d07      	cmp	r5, #7
 8006a4a:	d197      	bne.n	800697c <_scanf_float+0x64>
 8006a4c:	2508      	movs	r5, #8
 8006a4e:	e029      	b.n	8006aa4 <_scanf_float+0x18c>
 8006a50:	2b74      	cmp	r3, #116	; 0x74
 8006a52:	d06f      	beq.n	8006b34 <_scanf_float+0x21c>
 8006a54:	2b79      	cmp	r3, #121	; 0x79
 8006a56:	e7f6      	b.n	8006a46 <_scanf_float+0x12e>
 8006a58:	6821      	ldr	r1, [r4, #0]
 8006a5a:	05c8      	lsls	r0, r1, #23
 8006a5c:	d51a      	bpl.n	8006a94 <_scanf_float+0x17c>
 8006a5e:	9b02      	ldr	r3, [sp, #8]
 8006a60:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8006a64:	6021      	str	r1, [r4, #0]
 8006a66:	f109 0901 	add.w	r9, r9, #1
 8006a6a:	b11b      	cbz	r3, 8006a74 <_scanf_float+0x15c>
 8006a6c:	3b01      	subs	r3, #1
 8006a6e:	3201      	adds	r2, #1
 8006a70:	9302      	str	r3, [sp, #8]
 8006a72:	60a2      	str	r2, [r4, #8]
 8006a74:	68a3      	ldr	r3, [r4, #8]
 8006a76:	3b01      	subs	r3, #1
 8006a78:	60a3      	str	r3, [r4, #8]
 8006a7a:	6923      	ldr	r3, [r4, #16]
 8006a7c:	3301      	adds	r3, #1
 8006a7e:	6123      	str	r3, [r4, #16]
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	3b01      	subs	r3, #1
 8006a84:	2b00      	cmp	r3, #0
 8006a86:	607b      	str	r3, [r7, #4]
 8006a88:	f340 8084 	ble.w	8006b94 <_scanf_float+0x27c>
 8006a8c:	683b      	ldr	r3, [r7, #0]
 8006a8e:	3301      	adds	r3, #1
 8006a90:	603b      	str	r3, [r7, #0]
 8006a92:	e766      	b.n	8006962 <_scanf_float+0x4a>
 8006a94:	eb1a 0f05 	cmn.w	sl, r5
 8006a98:	f47f af70 	bne.w	800697c <_scanf_float+0x64>
 8006a9c:	6822      	ldr	r2, [r4, #0]
 8006a9e:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8006aa2:	6022      	str	r2, [r4, #0]
 8006aa4:	f806 3b01 	strb.w	r3, [r6], #1
 8006aa8:	e7e4      	b.n	8006a74 <_scanf_float+0x15c>
 8006aaa:	6822      	ldr	r2, [r4, #0]
 8006aac:	0610      	lsls	r0, r2, #24
 8006aae:	f57f af65 	bpl.w	800697c <_scanf_float+0x64>
 8006ab2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006ab6:	e7f4      	b.n	8006aa2 <_scanf_float+0x18a>
 8006ab8:	f1ba 0f00 	cmp.w	sl, #0
 8006abc:	d10e      	bne.n	8006adc <_scanf_float+0x1c4>
 8006abe:	f1b9 0f00 	cmp.w	r9, #0
 8006ac2:	d10e      	bne.n	8006ae2 <_scanf_float+0x1ca>
 8006ac4:	6822      	ldr	r2, [r4, #0]
 8006ac6:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8006aca:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8006ace:	d108      	bne.n	8006ae2 <_scanf_float+0x1ca>
 8006ad0:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8006ad4:	f04f 0a01 	mov.w	sl, #1
 8006ad8:	6022      	str	r2, [r4, #0]
 8006ada:	e7e3      	b.n	8006aa4 <_scanf_float+0x18c>
 8006adc:	f1ba 0f02 	cmp.w	sl, #2
 8006ae0:	d055      	beq.n	8006b8e <_scanf_float+0x276>
 8006ae2:	2d01      	cmp	r5, #1
 8006ae4:	d002      	beq.n	8006aec <_scanf_float+0x1d4>
 8006ae6:	2d04      	cmp	r5, #4
 8006ae8:	f47f af48 	bne.w	800697c <_scanf_float+0x64>
 8006aec:	3501      	adds	r5, #1
 8006aee:	b2ed      	uxtb	r5, r5
 8006af0:	e7d8      	b.n	8006aa4 <_scanf_float+0x18c>
 8006af2:	f1ba 0f01 	cmp.w	sl, #1
 8006af6:	f47f af41 	bne.w	800697c <_scanf_float+0x64>
 8006afa:	f04f 0a02 	mov.w	sl, #2
 8006afe:	e7d1      	b.n	8006aa4 <_scanf_float+0x18c>
 8006b00:	b97d      	cbnz	r5, 8006b22 <_scanf_float+0x20a>
 8006b02:	f1b9 0f00 	cmp.w	r9, #0
 8006b06:	f47f af3c 	bne.w	8006982 <_scanf_float+0x6a>
 8006b0a:	6822      	ldr	r2, [r4, #0]
 8006b0c:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8006b10:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8006b14:	f47f af39 	bne.w	800698a <_scanf_float+0x72>
 8006b18:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8006b1c:	2501      	movs	r5, #1
 8006b1e:	6022      	str	r2, [r4, #0]
 8006b20:	e7c0      	b.n	8006aa4 <_scanf_float+0x18c>
 8006b22:	2d03      	cmp	r5, #3
 8006b24:	d0e2      	beq.n	8006aec <_scanf_float+0x1d4>
 8006b26:	2d05      	cmp	r5, #5
 8006b28:	e7de      	b.n	8006ae8 <_scanf_float+0x1d0>
 8006b2a:	2d02      	cmp	r5, #2
 8006b2c:	f47f af26 	bne.w	800697c <_scanf_float+0x64>
 8006b30:	2503      	movs	r5, #3
 8006b32:	e7b7      	b.n	8006aa4 <_scanf_float+0x18c>
 8006b34:	2d06      	cmp	r5, #6
 8006b36:	f47f af21 	bne.w	800697c <_scanf_float+0x64>
 8006b3a:	2507      	movs	r5, #7
 8006b3c:	e7b2      	b.n	8006aa4 <_scanf_float+0x18c>
 8006b3e:	6822      	ldr	r2, [r4, #0]
 8006b40:	0591      	lsls	r1, r2, #22
 8006b42:	f57f af1b 	bpl.w	800697c <_scanf_float+0x64>
 8006b46:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8006b4a:	6022      	str	r2, [r4, #0]
 8006b4c:	f8cd 9004 	str.w	r9, [sp, #4]
 8006b50:	e7a8      	b.n	8006aa4 <_scanf_float+0x18c>
 8006b52:	6822      	ldr	r2, [r4, #0]
 8006b54:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8006b58:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8006b5c:	d006      	beq.n	8006b6c <_scanf_float+0x254>
 8006b5e:	0550      	lsls	r0, r2, #21
 8006b60:	f57f af0c 	bpl.w	800697c <_scanf_float+0x64>
 8006b64:	f1b9 0f00 	cmp.w	r9, #0
 8006b68:	f43f af0f 	beq.w	800698a <_scanf_float+0x72>
 8006b6c:	0591      	lsls	r1, r2, #22
 8006b6e:	bf58      	it	pl
 8006b70:	9901      	ldrpl	r1, [sp, #4]
 8006b72:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8006b76:	bf58      	it	pl
 8006b78:	eba9 0101 	subpl.w	r1, r9, r1
 8006b7c:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8006b80:	f04f 0900 	mov.w	r9, #0
 8006b84:	bf58      	it	pl
 8006b86:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8006b8a:	6022      	str	r2, [r4, #0]
 8006b8c:	e78a      	b.n	8006aa4 <_scanf_float+0x18c>
 8006b8e:	f04f 0a03 	mov.w	sl, #3
 8006b92:	e787      	b.n	8006aa4 <_scanf_float+0x18c>
 8006b94:	4639      	mov	r1, r7
 8006b96:	4640      	mov	r0, r8
 8006b98:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8006b9c:	4798      	blx	r3
 8006b9e:	2800      	cmp	r0, #0
 8006ba0:	f43f aedf 	beq.w	8006962 <_scanf_float+0x4a>
 8006ba4:	e6ea      	b.n	800697c <_scanf_float+0x64>
 8006ba6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006baa:	463a      	mov	r2, r7
 8006bac:	4640      	mov	r0, r8
 8006bae:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006bb2:	4798      	blx	r3
 8006bb4:	6923      	ldr	r3, [r4, #16]
 8006bb6:	3b01      	subs	r3, #1
 8006bb8:	6123      	str	r3, [r4, #16]
 8006bba:	e6ec      	b.n	8006996 <_scanf_float+0x7e>
 8006bbc:	1e6b      	subs	r3, r5, #1
 8006bbe:	2b06      	cmp	r3, #6
 8006bc0:	d825      	bhi.n	8006c0e <_scanf_float+0x2f6>
 8006bc2:	2d02      	cmp	r5, #2
 8006bc4:	d836      	bhi.n	8006c34 <_scanf_float+0x31c>
 8006bc6:	455e      	cmp	r6, fp
 8006bc8:	f67f aee8 	bls.w	800699c <_scanf_float+0x84>
 8006bcc:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006bd0:	463a      	mov	r2, r7
 8006bd2:	4640      	mov	r0, r8
 8006bd4:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006bd8:	4798      	blx	r3
 8006bda:	6923      	ldr	r3, [r4, #16]
 8006bdc:	3b01      	subs	r3, #1
 8006bde:	6123      	str	r3, [r4, #16]
 8006be0:	e7f1      	b.n	8006bc6 <_scanf_float+0x2ae>
 8006be2:	9802      	ldr	r0, [sp, #8]
 8006be4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006be8:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8006bec:	463a      	mov	r2, r7
 8006bee:	9002      	str	r0, [sp, #8]
 8006bf0:	4640      	mov	r0, r8
 8006bf2:	4798      	blx	r3
 8006bf4:	6923      	ldr	r3, [r4, #16]
 8006bf6:	3b01      	subs	r3, #1
 8006bf8:	6123      	str	r3, [r4, #16]
 8006bfa:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006bfe:	fa5f fa8a 	uxtb.w	sl, sl
 8006c02:	f1ba 0f02 	cmp.w	sl, #2
 8006c06:	d1ec      	bne.n	8006be2 <_scanf_float+0x2ca>
 8006c08:	3d03      	subs	r5, #3
 8006c0a:	b2ed      	uxtb	r5, r5
 8006c0c:	1b76      	subs	r6, r6, r5
 8006c0e:	6823      	ldr	r3, [r4, #0]
 8006c10:	05da      	lsls	r2, r3, #23
 8006c12:	d52f      	bpl.n	8006c74 <_scanf_float+0x35c>
 8006c14:	055b      	lsls	r3, r3, #21
 8006c16:	d510      	bpl.n	8006c3a <_scanf_float+0x322>
 8006c18:	455e      	cmp	r6, fp
 8006c1a:	f67f aebf 	bls.w	800699c <_scanf_float+0x84>
 8006c1e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006c22:	463a      	mov	r2, r7
 8006c24:	4640      	mov	r0, r8
 8006c26:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006c2a:	4798      	blx	r3
 8006c2c:	6923      	ldr	r3, [r4, #16]
 8006c2e:	3b01      	subs	r3, #1
 8006c30:	6123      	str	r3, [r4, #16]
 8006c32:	e7f1      	b.n	8006c18 <_scanf_float+0x300>
 8006c34:	46aa      	mov	sl, r5
 8006c36:	9602      	str	r6, [sp, #8]
 8006c38:	e7df      	b.n	8006bfa <_scanf_float+0x2e2>
 8006c3a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8006c3e:	6923      	ldr	r3, [r4, #16]
 8006c40:	2965      	cmp	r1, #101	; 0x65
 8006c42:	f103 33ff 	add.w	r3, r3, #4294967295
 8006c46:	f106 35ff 	add.w	r5, r6, #4294967295
 8006c4a:	6123      	str	r3, [r4, #16]
 8006c4c:	d00c      	beq.n	8006c68 <_scanf_float+0x350>
 8006c4e:	2945      	cmp	r1, #69	; 0x45
 8006c50:	d00a      	beq.n	8006c68 <_scanf_float+0x350>
 8006c52:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006c56:	463a      	mov	r2, r7
 8006c58:	4640      	mov	r0, r8
 8006c5a:	4798      	blx	r3
 8006c5c:	6923      	ldr	r3, [r4, #16]
 8006c5e:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8006c62:	3b01      	subs	r3, #1
 8006c64:	1eb5      	subs	r5, r6, #2
 8006c66:	6123      	str	r3, [r4, #16]
 8006c68:	463a      	mov	r2, r7
 8006c6a:	4640      	mov	r0, r8
 8006c6c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006c70:	4798      	blx	r3
 8006c72:	462e      	mov	r6, r5
 8006c74:	6825      	ldr	r5, [r4, #0]
 8006c76:	f015 0510 	ands.w	r5, r5, #16
 8006c7a:	d155      	bne.n	8006d28 <_scanf_float+0x410>
 8006c7c:	7035      	strb	r5, [r6, #0]
 8006c7e:	6823      	ldr	r3, [r4, #0]
 8006c80:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8006c84:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006c88:	d11b      	bne.n	8006cc2 <_scanf_float+0x3aa>
 8006c8a:	9b01      	ldr	r3, [sp, #4]
 8006c8c:	454b      	cmp	r3, r9
 8006c8e:	eba3 0209 	sub.w	r2, r3, r9
 8006c92:	d123      	bne.n	8006cdc <_scanf_float+0x3c4>
 8006c94:	2200      	movs	r2, #0
 8006c96:	4659      	mov	r1, fp
 8006c98:	4640      	mov	r0, r8
 8006c9a:	f000 fe91 	bl	80079c0 <_strtod_r>
 8006c9e:	6822      	ldr	r2, [r4, #0]
 8006ca0:	9b03      	ldr	r3, [sp, #12]
 8006ca2:	f012 0f02 	tst.w	r2, #2
 8006ca6:	4606      	mov	r6, r0
 8006ca8:	460f      	mov	r7, r1
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	d021      	beq.n	8006cf2 <_scanf_float+0x3da>
 8006cae:	1d1a      	adds	r2, r3, #4
 8006cb0:	9903      	ldr	r1, [sp, #12]
 8006cb2:	600a      	str	r2, [r1, #0]
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	e9c3 6700 	strd	r6, r7, [r3]
 8006cba:	68e3      	ldr	r3, [r4, #12]
 8006cbc:	3301      	adds	r3, #1
 8006cbe:	60e3      	str	r3, [r4, #12]
 8006cc0:	e66d      	b.n	800699e <_scanf_float+0x86>
 8006cc2:	9b04      	ldr	r3, [sp, #16]
 8006cc4:	2b00      	cmp	r3, #0
 8006cc6:	d0e5      	beq.n	8006c94 <_scanf_float+0x37c>
 8006cc8:	9905      	ldr	r1, [sp, #20]
 8006cca:	230a      	movs	r3, #10
 8006ccc:	462a      	mov	r2, r5
 8006cce:	4640      	mov	r0, r8
 8006cd0:	3101      	adds	r1, #1
 8006cd2:	f000 fef7 	bl	8007ac4 <_strtol_r>
 8006cd6:	9b04      	ldr	r3, [sp, #16]
 8006cd8:	9e05      	ldr	r6, [sp, #20]
 8006cda:	1ac2      	subs	r2, r0, r3
 8006cdc:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8006ce0:	429e      	cmp	r6, r3
 8006ce2:	bf28      	it	cs
 8006ce4:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8006ce8:	4630      	mov	r0, r6
 8006cea:	4910      	ldr	r1, [pc, #64]	; (8006d2c <_scanf_float+0x414>)
 8006cec:	f000 f83e 	bl	8006d6c <siprintf>
 8006cf0:	e7d0      	b.n	8006c94 <_scanf_float+0x37c>
 8006cf2:	f012 0f04 	tst.w	r2, #4
 8006cf6:	f103 0204 	add.w	r2, r3, #4
 8006cfa:	d1d9      	bne.n	8006cb0 <_scanf_float+0x398>
 8006cfc:	f8dd c00c 	ldr.w	ip, [sp, #12]
 8006d00:	f8cc 2000 	str.w	r2, [ip]
 8006d04:	f8d3 8000 	ldr.w	r8, [r3]
 8006d08:	4602      	mov	r2, r0
 8006d0a:	460b      	mov	r3, r1
 8006d0c:	f7f9 fe7e 	bl	8000a0c <__aeabi_dcmpun>
 8006d10:	b128      	cbz	r0, 8006d1e <_scanf_float+0x406>
 8006d12:	4807      	ldr	r0, [pc, #28]	; (8006d30 <_scanf_float+0x418>)
 8006d14:	f000 f826 	bl	8006d64 <nanf>
 8006d18:	f8c8 0000 	str.w	r0, [r8]
 8006d1c:	e7cd      	b.n	8006cba <_scanf_float+0x3a2>
 8006d1e:	4630      	mov	r0, r6
 8006d20:	4639      	mov	r1, r7
 8006d22:	f7f9 fed1 	bl	8000ac8 <__aeabi_d2f>
 8006d26:	e7f7      	b.n	8006d18 <_scanf_float+0x400>
 8006d28:	2500      	movs	r5, #0
 8006d2a:	e638      	b.n	800699e <_scanf_float+0x86>
 8006d2c:	0800a99c 	.word	0x0800a99c
 8006d30:	0800ae10 	.word	0x0800ae10

08006d34 <iprintf>:
 8006d34:	b40f      	push	{r0, r1, r2, r3}
 8006d36:	4b0a      	ldr	r3, [pc, #40]	; (8006d60 <iprintf+0x2c>)
 8006d38:	b513      	push	{r0, r1, r4, lr}
 8006d3a:	681c      	ldr	r4, [r3, #0]
 8006d3c:	b124      	cbz	r4, 8006d48 <iprintf+0x14>
 8006d3e:	69a3      	ldr	r3, [r4, #24]
 8006d40:	b913      	cbnz	r3, 8006d48 <iprintf+0x14>
 8006d42:	4620      	mov	r0, r4
 8006d44:	f001 fd92 	bl	800886c <__sinit>
 8006d48:	ab05      	add	r3, sp, #20
 8006d4a:	4620      	mov	r0, r4
 8006d4c:	9a04      	ldr	r2, [sp, #16]
 8006d4e:	68a1      	ldr	r1, [r4, #8]
 8006d50:	9301      	str	r3, [sp, #4]
 8006d52:	f003 f8f9 	bl	8009f48 <_vfiprintf_r>
 8006d56:	b002      	add	sp, #8
 8006d58:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006d5c:	b004      	add	sp, #16
 8006d5e:	4770      	bx	lr
 8006d60:	2000000c 	.word	0x2000000c

08006d64 <nanf>:
 8006d64:	4800      	ldr	r0, [pc, #0]	; (8006d68 <nanf+0x4>)
 8006d66:	4770      	bx	lr
 8006d68:	7fc00000 	.word	0x7fc00000

08006d6c <siprintf>:
 8006d6c:	b40e      	push	{r1, r2, r3}
 8006d6e:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006d72:	b500      	push	{lr}
 8006d74:	b09c      	sub	sp, #112	; 0x70
 8006d76:	ab1d      	add	r3, sp, #116	; 0x74
 8006d78:	9002      	str	r0, [sp, #8]
 8006d7a:	9006      	str	r0, [sp, #24]
 8006d7c:	9107      	str	r1, [sp, #28]
 8006d7e:	9104      	str	r1, [sp, #16]
 8006d80:	4808      	ldr	r0, [pc, #32]	; (8006da4 <siprintf+0x38>)
 8006d82:	4909      	ldr	r1, [pc, #36]	; (8006da8 <siprintf+0x3c>)
 8006d84:	f853 2b04 	ldr.w	r2, [r3], #4
 8006d88:	9105      	str	r1, [sp, #20]
 8006d8a:	6800      	ldr	r0, [r0, #0]
 8006d8c:	a902      	add	r1, sp, #8
 8006d8e:	9301      	str	r3, [sp, #4]
 8006d90:	f002 ffb2 	bl	8009cf8 <_svfiprintf_r>
 8006d94:	2200      	movs	r2, #0
 8006d96:	9b02      	ldr	r3, [sp, #8]
 8006d98:	701a      	strb	r2, [r3, #0]
 8006d9a:	b01c      	add	sp, #112	; 0x70
 8006d9c:	f85d eb04 	ldr.w	lr, [sp], #4
 8006da0:	b003      	add	sp, #12
 8006da2:	4770      	bx	lr
 8006da4:	2000000c 	.word	0x2000000c
 8006da8:	ffff0208 	.word	0xffff0208

08006dac <sulp>:
 8006dac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006db0:	460f      	mov	r7, r1
 8006db2:	4690      	mov	r8, r2
 8006db4:	f002 fd0c 	bl	80097d0 <__ulp>
 8006db8:	4604      	mov	r4, r0
 8006dba:	460d      	mov	r5, r1
 8006dbc:	f1b8 0f00 	cmp.w	r8, #0
 8006dc0:	d011      	beq.n	8006de6 <sulp+0x3a>
 8006dc2:	f3c7 530a 	ubfx	r3, r7, #20, #11
 8006dc6:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8006dca:	2b00      	cmp	r3, #0
 8006dcc:	dd0b      	ble.n	8006de6 <sulp+0x3a>
 8006dce:	2400      	movs	r4, #0
 8006dd0:	051b      	lsls	r3, r3, #20
 8006dd2:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8006dd6:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8006dda:	4622      	mov	r2, r4
 8006ddc:	462b      	mov	r3, r5
 8006dde:	f7f9 fb7b 	bl	80004d8 <__aeabi_dmul>
 8006de2:	4604      	mov	r4, r0
 8006de4:	460d      	mov	r5, r1
 8006de6:	4620      	mov	r0, r4
 8006de8:	4629      	mov	r1, r5
 8006dea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

08006df0 <_strtod_l>:
 8006df0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006df4:	469b      	mov	fp, r3
 8006df6:	2300      	movs	r3, #0
 8006df8:	b09f      	sub	sp, #124	; 0x7c
 8006dfa:	931a      	str	r3, [sp, #104]	; 0x68
 8006dfc:	4b9e      	ldr	r3, [pc, #632]	; (8007078 <_strtod_l+0x288>)
 8006dfe:	4682      	mov	sl, r0
 8006e00:	681f      	ldr	r7, [r3, #0]
 8006e02:	460e      	mov	r6, r1
 8006e04:	4638      	mov	r0, r7
 8006e06:	9215      	str	r2, [sp, #84]	; 0x54
 8006e08:	f7f9 f9a2 	bl	8000150 <strlen>
 8006e0c:	f04f 0800 	mov.w	r8, #0
 8006e10:	4604      	mov	r4, r0
 8006e12:	f04f 0900 	mov.w	r9, #0
 8006e16:	9619      	str	r6, [sp, #100]	; 0x64
 8006e18:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006e1a:	781a      	ldrb	r2, [r3, #0]
 8006e1c:	2a2b      	cmp	r2, #43	; 0x2b
 8006e1e:	d04c      	beq.n	8006eba <_strtod_l+0xca>
 8006e20:	d83a      	bhi.n	8006e98 <_strtod_l+0xa8>
 8006e22:	2a0d      	cmp	r2, #13
 8006e24:	d833      	bhi.n	8006e8e <_strtod_l+0x9e>
 8006e26:	2a08      	cmp	r2, #8
 8006e28:	d833      	bhi.n	8006e92 <_strtod_l+0xa2>
 8006e2a:	2a00      	cmp	r2, #0
 8006e2c:	d03d      	beq.n	8006eaa <_strtod_l+0xba>
 8006e2e:	2300      	movs	r3, #0
 8006e30:	930a      	str	r3, [sp, #40]	; 0x28
 8006e32:	9d19      	ldr	r5, [sp, #100]	; 0x64
 8006e34:	782b      	ldrb	r3, [r5, #0]
 8006e36:	2b30      	cmp	r3, #48	; 0x30
 8006e38:	f040 80aa 	bne.w	8006f90 <_strtod_l+0x1a0>
 8006e3c:	786b      	ldrb	r3, [r5, #1]
 8006e3e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8006e42:	2b58      	cmp	r3, #88	; 0x58
 8006e44:	d166      	bne.n	8006f14 <_strtod_l+0x124>
 8006e46:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006e48:	4650      	mov	r0, sl
 8006e4a:	9301      	str	r3, [sp, #4]
 8006e4c:	ab1a      	add	r3, sp, #104	; 0x68
 8006e4e:	9300      	str	r3, [sp, #0]
 8006e50:	4a8a      	ldr	r2, [pc, #552]	; (800707c <_strtod_l+0x28c>)
 8006e52:	f8cd b008 	str.w	fp, [sp, #8]
 8006e56:	ab1b      	add	r3, sp, #108	; 0x6c
 8006e58:	a919      	add	r1, sp, #100	; 0x64
 8006e5a:	f001 fe0d 	bl	8008a78 <__gethex>
 8006e5e:	f010 0607 	ands.w	r6, r0, #7
 8006e62:	4604      	mov	r4, r0
 8006e64:	d005      	beq.n	8006e72 <_strtod_l+0x82>
 8006e66:	2e06      	cmp	r6, #6
 8006e68:	d129      	bne.n	8006ebe <_strtod_l+0xce>
 8006e6a:	2300      	movs	r3, #0
 8006e6c:	3501      	adds	r5, #1
 8006e6e:	9519      	str	r5, [sp, #100]	; 0x64
 8006e70:	930a      	str	r3, [sp, #40]	; 0x28
 8006e72:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	f040 858a 	bne.w	800798e <_strtod_l+0xb9e>
 8006e7a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006e7c:	b1d3      	cbz	r3, 8006eb4 <_strtod_l+0xc4>
 8006e7e:	4642      	mov	r2, r8
 8006e80:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8006e84:	4610      	mov	r0, r2
 8006e86:	4619      	mov	r1, r3
 8006e88:	b01f      	add	sp, #124	; 0x7c
 8006e8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006e8e:	2a20      	cmp	r2, #32
 8006e90:	d1cd      	bne.n	8006e2e <_strtod_l+0x3e>
 8006e92:	3301      	adds	r3, #1
 8006e94:	9319      	str	r3, [sp, #100]	; 0x64
 8006e96:	e7bf      	b.n	8006e18 <_strtod_l+0x28>
 8006e98:	2a2d      	cmp	r2, #45	; 0x2d
 8006e9a:	d1c8      	bne.n	8006e2e <_strtod_l+0x3e>
 8006e9c:	2201      	movs	r2, #1
 8006e9e:	920a      	str	r2, [sp, #40]	; 0x28
 8006ea0:	1c5a      	adds	r2, r3, #1
 8006ea2:	9219      	str	r2, [sp, #100]	; 0x64
 8006ea4:	785b      	ldrb	r3, [r3, #1]
 8006ea6:	2b00      	cmp	r3, #0
 8006ea8:	d1c3      	bne.n	8006e32 <_strtod_l+0x42>
 8006eaa:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006eac:	9619      	str	r6, [sp, #100]	; 0x64
 8006eae:	2b00      	cmp	r3, #0
 8006eb0:	f040 856b 	bne.w	800798a <_strtod_l+0xb9a>
 8006eb4:	4642      	mov	r2, r8
 8006eb6:	464b      	mov	r3, r9
 8006eb8:	e7e4      	b.n	8006e84 <_strtod_l+0x94>
 8006eba:	2200      	movs	r2, #0
 8006ebc:	e7ef      	b.n	8006e9e <_strtod_l+0xae>
 8006ebe:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8006ec0:	b13a      	cbz	r2, 8006ed2 <_strtod_l+0xe2>
 8006ec2:	2135      	movs	r1, #53	; 0x35
 8006ec4:	a81c      	add	r0, sp, #112	; 0x70
 8006ec6:	f002 fd87 	bl	80099d8 <__copybits>
 8006eca:	4650      	mov	r0, sl
 8006ecc:	991a      	ldr	r1, [sp, #104]	; 0x68
 8006ece:	f002 f94f 	bl	8009170 <_Bfree>
 8006ed2:	3e01      	subs	r6, #1
 8006ed4:	2e04      	cmp	r6, #4
 8006ed6:	d806      	bhi.n	8006ee6 <_strtod_l+0xf6>
 8006ed8:	e8df f006 	tbb	[pc, r6]
 8006edc:	1714030a 	.word	0x1714030a
 8006ee0:	0a          	.byte	0x0a
 8006ee1:	00          	.byte	0x00
 8006ee2:	e9dd 891c 	ldrd	r8, r9, [sp, #112]	; 0x70
 8006ee6:	0721      	lsls	r1, r4, #28
 8006ee8:	d5c3      	bpl.n	8006e72 <_strtod_l+0x82>
 8006eea:	f049 4900 	orr.w	r9, r9, #2147483648	; 0x80000000
 8006eee:	e7c0      	b.n	8006e72 <_strtod_l+0x82>
 8006ef0:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8006ef2:	e9dd 831c 	ldrd	r8, r3, [sp, #112]	; 0x70
 8006ef6:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8006efa:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8006efe:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 8006f02:	e7f0      	b.n	8006ee6 <_strtod_l+0xf6>
 8006f04:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8007080 <_strtod_l+0x290>
 8006f08:	e7ed      	b.n	8006ee6 <_strtod_l+0xf6>
 8006f0a:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 8006f0e:	f04f 38ff 	mov.w	r8, #4294967295
 8006f12:	e7e8      	b.n	8006ee6 <_strtod_l+0xf6>
 8006f14:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006f16:	1c5a      	adds	r2, r3, #1
 8006f18:	9219      	str	r2, [sp, #100]	; 0x64
 8006f1a:	785b      	ldrb	r3, [r3, #1]
 8006f1c:	2b30      	cmp	r3, #48	; 0x30
 8006f1e:	d0f9      	beq.n	8006f14 <_strtod_l+0x124>
 8006f20:	2b00      	cmp	r3, #0
 8006f22:	d0a6      	beq.n	8006e72 <_strtod_l+0x82>
 8006f24:	2301      	movs	r3, #1
 8006f26:	9307      	str	r3, [sp, #28]
 8006f28:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006f2a:	220a      	movs	r2, #10
 8006f2c:	9308      	str	r3, [sp, #32]
 8006f2e:	2300      	movs	r3, #0
 8006f30:	469b      	mov	fp, r3
 8006f32:	e9cd 3305 	strd	r3, r3, [sp, #20]
 8006f36:	9819      	ldr	r0, [sp, #100]	; 0x64
 8006f38:	7805      	ldrb	r5, [r0, #0]
 8006f3a:	f1a5 0330 	sub.w	r3, r5, #48	; 0x30
 8006f3e:	b2d9      	uxtb	r1, r3
 8006f40:	2909      	cmp	r1, #9
 8006f42:	d927      	bls.n	8006f94 <_strtod_l+0x1a4>
 8006f44:	4622      	mov	r2, r4
 8006f46:	4639      	mov	r1, r7
 8006f48:	f003 f987 	bl	800a25a <strncmp>
 8006f4c:	2800      	cmp	r0, #0
 8006f4e:	d033      	beq.n	8006fb8 <_strtod_l+0x1c8>
 8006f50:	2000      	movs	r0, #0
 8006f52:	462a      	mov	r2, r5
 8006f54:	465c      	mov	r4, fp
 8006f56:	4603      	mov	r3, r0
 8006f58:	9004      	str	r0, [sp, #16]
 8006f5a:	2a65      	cmp	r2, #101	; 0x65
 8006f5c:	d001      	beq.n	8006f62 <_strtod_l+0x172>
 8006f5e:	2a45      	cmp	r2, #69	; 0x45
 8006f60:	d114      	bne.n	8006f8c <_strtod_l+0x19c>
 8006f62:	b91c      	cbnz	r4, 8006f6c <_strtod_l+0x17c>
 8006f64:	9a07      	ldr	r2, [sp, #28]
 8006f66:	4302      	orrs	r2, r0
 8006f68:	d09f      	beq.n	8006eaa <_strtod_l+0xba>
 8006f6a:	2400      	movs	r4, #0
 8006f6c:	9e19      	ldr	r6, [sp, #100]	; 0x64
 8006f6e:	1c72      	adds	r2, r6, #1
 8006f70:	9219      	str	r2, [sp, #100]	; 0x64
 8006f72:	7872      	ldrb	r2, [r6, #1]
 8006f74:	2a2b      	cmp	r2, #43	; 0x2b
 8006f76:	d079      	beq.n	800706c <_strtod_l+0x27c>
 8006f78:	2a2d      	cmp	r2, #45	; 0x2d
 8006f7a:	f000 8083 	beq.w	8007084 <_strtod_l+0x294>
 8006f7e:	2700      	movs	r7, #0
 8006f80:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8006f84:	2909      	cmp	r1, #9
 8006f86:	f240 8083 	bls.w	8007090 <_strtod_l+0x2a0>
 8006f8a:	9619      	str	r6, [sp, #100]	; 0x64
 8006f8c:	2500      	movs	r5, #0
 8006f8e:	e09f      	b.n	80070d0 <_strtod_l+0x2e0>
 8006f90:	2300      	movs	r3, #0
 8006f92:	e7c8      	b.n	8006f26 <_strtod_l+0x136>
 8006f94:	f1bb 0f08 	cmp.w	fp, #8
 8006f98:	bfd5      	itete	le
 8006f9a:	9906      	ldrle	r1, [sp, #24]
 8006f9c:	9905      	ldrgt	r1, [sp, #20]
 8006f9e:	fb02 3301 	mlale	r3, r2, r1, r3
 8006fa2:	fb02 3301 	mlagt	r3, r2, r1, r3
 8006fa6:	f100 0001 	add.w	r0, r0, #1
 8006faa:	bfd4      	ite	le
 8006fac:	9306      	strle	r3, [sp, #24]
 8006fae:	9305      	strgt	r3, [sp, #20]
 8006fb0:	f10b 0b01 	add.w	fp, fp, #1
 8006fb4:	9019      	str	r0, [sp, #100]	; 0x64
 8006fb6:	e7be      	b.n	8006f36 <_strtod_l+0x146>
 8006fb8:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006fba:	191a      	adds	r2, r3, r4
 8006fbc:	9219      	str	r2, [sp, #100]	; 0x64
 8006fbe:	5d1a      	ldrb	r2, [r3, r4]
 8006fc0:	f1bb 0f00 	cmp.w	fp, #0
 8006fc4:	d036      	beq.n	8007034 <_strtod_l+0x244>
 8006fc6:	465c      	mov	r4, fp
 8006fc8:	9004      	str	r0, [sp, #16]
 8006fca:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8006fce:	2b09      	cmp	r3, #9
 8006fd0:	d912      	bls.n	8006ff8 <_strtod_l+0x208>
 8006fd2:	2301      	movs	r3, #1
 8006fd4:	e7c1      	b.n	8006f5a <_strtod_l+0x16a>
 8006fd6:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006fd8:	3001      	adds	r0, #1
 8006fda:	1c5a      	adds	r2, r3, #1
 8006fdc:	9219      	str	r2, [sp, #100]	; 0x64
 8006fde:	785a      	ldrb	r2, [r3, #1]
 8006fe0:	2a30      	cmp	r2, #48	; 0x30
 8006fe2:	d0f8      	beq.n	8006fd6 <_strtod_l+0x1e6>
 8006fe4:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8006fe8:	2b08      	cmp	r3, #8
 8006fea:	f200 84d5 	bhi.w	8007998 <_strtod_l+0xba8>
 8006fee:	9004      	str	r0, [sp, #16]
 8006ff0:	2000      	movs	r0, #0
 8006ff2:	4604      	mov	r4, r0
 8006ff4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006ff6:	9308      	str	r3, [sp, #32]
 8006ff8:	3a30      	subs	r2, #48	; 0x30
 8006ffa:	f100 0301 	add.w	r3, r0, #1
 8006ffe:	d013      	beq.n	8007028 <_strtod_l+0x238>
 8007000:	9904      	ldr	r1, [sp, #16]
 8007002:	1905      	adds	r5, r0, r4
 8007004:	4419      	add	r1, r3
 8007006:	9104      	str	r1, [sp, #16]
 8007008:	4623      	mov	r3, r4
 800700a:	210a      	movs	r1, #10
 800700c:	42ab      	cmp	r3, r5
 800700e:	d113      	bne.n	8007038 <_strtod_l+0x248>
 8007010:	1823      	adds	r3, r4, r0
 8007012:	2b08      	cmp	r3, #8
 8007014:	f104 0401 	add.w	r4, r4, #1
 8007018:	4404      	add	r4, r0
 800701a:	dc1b      	bgt.n	8007054 <_strtod_l+0x264>
 800701c:	230a      	movs	r3, #10
 800701e:	9906      	ldr	r1, [sp, #24]
 8007020:	fb03 2301 	mla	r3, r3, r1, r2
 8007024:	9306      	str	r3, [sp, #24]
 8007026:	2300      	movs	r3, #0
 8007028:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800702a:	4618      	mov	r0, r3
 800702c:	1c51      	adds	r1, r2, #1
 800702e:	9119      	str	r1, [sp, #100]	; 0x64
 8007030:	7852      	ldrb	r2, [r2, #1]
 8007032:	e7ca      	b.n	8006fca <_strtod_l+0x1da>
 8007034:	4658      	mov	r0, fp
 8007036:	e7d3      	b.n	8006fe0 <_strtod_l+0x1f0>
 8007038:	2b08      	cmp	r3, #8
 800703a:	dc04      	bgt.n	8007046 <_strtod_l+0x256>
 800703c:	9f06      	ldr	r7, [sp, #24]
 800703e:	434f      	muls	r7, r1
 8007040:	9706      	str	r7, [sp, #24]
 8007042:	3301      	adds	r3, #1
 8007044:	e7e2      	b.n	800700c <_strtod_l+0x21c>
 8007046:	1c5f      	adds	r7, r3, #1
 8007048:	2f10      	cmp	r7, #16
 800704a:	bfde      	ittt	le
 800704c:	9f05      	ldrle	r7, [sp, #20]
 800704e:	434f      	mulle	r7, r1
 8007050:	9705      	strle	r7, [sp, #20]
 8007052:	e7f6      	b.n	8007042 <_strtod_l+0x252>
 8007054:	2c10      	cmp	r4, #16
 8007056:	bfdf      	itttt	le
 8007058:	230a      	movle	r3, #10
 800705a:	9905      	ldrle	r1, [sp, #20]
 800705c:	fb03 2301 	mlale	r3, r3, r1, r2
 8007060:	9305      	strle	r3, [sp, #20]
 8007062:	e7e0      	b.n	8007026 <_strtod_l+0x236>
 8007064:	2300      	movs	r3, #0
 8007066:	9304      	str	r3, [sp, #16]
 8007068:	2301      	movs	r3, #1
 800706a:	e77b      	b.n	8006f64 <_strtod_l+0x174>
 800706c:	2700      	movs	r7, #0
 800706e:	1cb2      	adds	r2, r6, #2
 8007070:	9219      	str	r2, [sp, #100]	; 0x64
 8007072:	78b2      	ldrb	r2, [r6, #2]
 8007074:	e784      	b.n	8006f80 <_strtod_l+0x190>
 8007076:	bf00      	nop
 8007078:	0800ac54 	.word	0x0800ac54
 800707c:	0800a9a4 	.word	0x0800a9a4
 8007080:	7ff00000 	.word	0x7ff00000
 8007084:	2701      	movs	r7, #1
 8007086:	e7f2      	b.n	800706e <_strtod_l+0x27e>
 8007088:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800708a:	1c51      	adds	r1, r2, #1
 800708c:	9119      	str	r1, [sp, #100]	; 0x64
 800708e:	7852      	ldrb	r2, [r2, #1]
 8007090:	2a30      	cmp	r2, #48	; 0x30
 8007092:	d0f9      	beq.n	8007088 <_strtod_l+0x298>
 8007094:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8007098:	2908      	cmp	r1, #8
 800709a:	f63f af77 	bhi.w	8006f8c <_strtod_l+0x19c>
 800709e:	f04f 0e0a 	mov.w	lr, #10
 80070a2:	f1a2 0c30 	sub.w	ip, r2, #48	; 0x30
 80070a6:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80070a8:	9209      	str	r2, [sp, #36]	; 0x24
 80070aa:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80070ac:	1c51      	adds	r1, r2, #1
 80070ae:	9119      	str	r1, [sp, #100]	; 0x64
 80070b0:	7852      	ldrb	r2, [r2, #1]
 80070b2:	f1a2 0530 	sub.w	r5, r2, #48	; 0x30
 80070b6:	2d09      	cmp	r5, #9
 80070b8:	d935      	bls.n	8007126 <_strtod_l+0x336>
 80070ba:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80070bc:	1b49      	subs	r1, r1, r5
 80070be:	2908      	cmp	r1, #8
 80070c0:	f644 651f 	movw	r5, #19999	; 0x4e1f
 80070c4:	dc02      	bgt.n	80070cc <_strtod_l+0x2dc>
 80070c6:	4565      	cmp	r5, ip
 80070c8:	bfa8      	it	ge
 80070ca:	4665      	movge	r5, ip
 80070cc:	b107      	cbz	r7, 80070d0 <_strtod_l+0x2e0>
 80070ce:	426d      	negs	r5, r5
 80070d0:	2c00      	cmp	r4, #0
 80070d2:	d14c      	bne.n	800716e <_strtod_l+0x37e>
 80070d4:	9907      	ldr	r1, [sp, #28]
 80070d6:	4301      	orrs	r1, r0
 80070d8:	f47f aecb 	bne.w	8006e72 <_strtod_l+0x82>
 80070dc:	2b00      	cmp	r3, #0
 80070de:	f47f aee4 	bne.w	8006eaa <_strtod_l+0xba>
 80070e2:	2a69      	cmp	r2, #105	; 0x69
 80070e4:	d026      	beq.n	8007134 <_strtod_l+0x344>
 80070e6:	dc23      	bgt.n	8007130 <_strtod_l+0x340>
 80070e8:	2a49      	cmp	r2, #73	; 0x49
 80070ea:	d023      	beq.n	8007134 <_strtod_l+0x344>
 80070ec:	2a4e      	cmp	r2, #78	; 0x4e
 80070ee:	f47f aedc 	bne.w	8006eaa <_strtod_l+0xba>
 80070f2:	499d      	ldr	r1, [pc, #628]	; (8007368 <_strtod_l+0x578>)
 80070f4:	a819      	add	r0, sp, #100	; 0x64
 80070f6:	f001 ff0d 	bl	8008f14 <__match>
 80070fa:	2800      	cmp	r0, #0
 80070fc:	f43f aed5 	beq.w	8006eaa <_strtod_l+0xba>
 8007100:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007102:	781b      	ldrb	r3, [r3, #0]
 8007104:	2b28      	cmp	r3, #40	; 0x28
 8007106:	d12c      	bne.n	8007162 <_strtod_l+0x372>
 8007108:	4998      	ldr	r1, [pc, #608]	; (800736c <_strtod_l+0x57c>)
 800710a:	aa1c      	add	r2, sp, #112	; 0x70
 800710c:	a819      	add	r0, sp, #100	; 0x64
 800710e:	f001 ff15 	bl	8008f3c <__hexnan>
 8007112:	2805      	cmp	r0, #5
 8007114:	d125      	bne.n	8007162 <_strtod_l+0x372>
 8007116:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007118:	f8dd 8070 	ldr.w	r8, [sp, #112]	; 0x70
 800711c:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 8007120:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 8007124:	e6a5      	b.n	8006e72 <_strtod_l+0x82>
 8007126:	fb0e 2c0c 	mla	ip, lr, ip, r2
 800712a:	f1ac 0c30 	sub.w	ip, ip, #48	; 0x30
 800712e:	e7bc      	b.n	80070aa <_strtod_l+0x2ba>
 8007130:	2a6e      	cmp	r2, #110	; 0x6e
 8007132:	e7dc      	b.n	80070ee <_strtod_l+0x2fe>
 8007134:	498e      	ldr	r1, [pc, #568]	; (8007370 <_strtod_l+0x580>)
 8007136:	a819      	add	r0, sp, #100	; 0x64
 8007138:	f001 feec 	bl	8008f14 <__match>
 800713c:	2800      	cmp	r0, #0
 800713e:	f43f aeb4 	beq.w	8006eaa <_strtod_l+0xba>
 8007142:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007144:	498b      	ldr	r1, [pc, #556]	; (8007374 <_strtod_l+0x584>)
 8007146:	3b01      	subs	r3, #1
 8007148:	a819      	add	r0, sp, #100	; 0x64
 800714a:	9319      	str	r3, [sp, #100]	; 0x64
 800714c:	f001 fee2 	bl	8008f14 <__match>
 8007150:	b910      	cbnz	r0, 8007158 <_strtod_l+0x368>
 8007152:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007154:	3301      	adds	r3, #1
 8007156:	9319      	str	r3, [sp, #100]	; 0x64
 8007158:	f04f 0800 	mov.w	r8, #0
 800715c:	f8df 9218 	ldr.w	r9, [pc, #536]	; 8007378 <_strtod_l+0x588>
 8007160:	e687      	b.n	8006e72 <_strtod_l+0x82>
 8007162:	4886      	ldr	r0, [pc, #536]	; (800737c <_strtod_l+0x58c>)
 8007164:	f003 f820 	bl	800a1a8 <nan>
 8007168:	4680      	mov	r8, r0
 800716a:	4689      	mov	r9, r1
 800716c:	e681      	b.n	8006e72 <_strtod_l+0x82>
 800716e:	9b04      	ldr	r3, [sp, #16]
 8007170:	f1bb 0f00 	cmp.w	fp, #0
 8007174:	bf08      	it	eq
 8007176:	46a3      	moveq	fp, r4
 8007178:	1aeb      	subs	r3, r5, r3
 800717a:	2c10      	cmp	r4, #16
 800717c:	9806      	ldr	r0, [sp, #24]
 800717e:	4626      	mov	r6, r4
 8007180:	9307      	str	r3, [sp, #28]
 8007182:	bfa8      	it	ge
 8007184:	2610      	movge	r6, #16
 8007186:	f7f9 f92d 	bl	80003e4 <__aeabi_ui2d>
 800718a:	2c09      	cmp	r4, #9
 800718c:	4680      	mov	r8, r0
 800718e:	4689      	mov	r9, r1
 8007190:	dd13      	ble.n	80071ba <_strtod_l+0x3ca>
 8007192:	4b7b      	ldr	r3, [pc, #492]	; (8007380 <_strtod_l+0x590>)
 8007194:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8007198:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800719c:	f7f9 f99c 	bl	80004d8 <__aeabi_dmul>
 80071a0:	4680      	mov	r8, r0
 80071a2:	9805      	ldr	r0, [sp, #20]
 80071a4:	4689      	mov	r9, r1
 80071a6:	f7f9 f91d 	bl	80003e4 <__aeabi_ui2d>
 80071aa:	4602      	mov	r2, r0
 80071ac:	460b      	mov	r3, r1
 80071ae:	4640      	mov	r0, r8
 80071b0:	4649      	mov	r1, r9
 80071b2:	f7f8 ffdb 	bl	800016c <__adddf3>
 80071b6:	4680      	mov	r8, r0
 80071b8:	4689      	mov	r9, r1
 80071ba:	2c0f      	cmp	r4, #15
 80071bc:	dc36      	bgt.n	800722c <_strtod_l+0x43c>
 80071be:	9b07      	ldr	r3, [sp, #28]
 80071c0:	2b00      	cmp	r3, #0
 80071c2:	f43f ae56 	beq.w	8006e72 <_strtod_l+0x82>
 80071c6:	dd22      	ble.n	800720e <_strtod_l+0x41e>
 80071c8:	2b16      	cmp	r3, #22
 80071ca:	dc09      	bgt.n	80071e0 <_strtod_l+0x3f0>
 80071cc:	496c      	ldr	r1, [pc, #432]	; (8007380 <_strtod_l+0x590>)
 80071ce:	4642      	mov	r2, r8
 80071d0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80071d4:	464b      	mov	r3, r9
 80071d6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80071da:	f7f9 f97d 	bl	80004d8 <__aeabi_dmul>
 80071de:	e7c3      	b.n	8007168 <_strtod_l+0x378>
 80071e0:	9a07      	ldr	r2, [sp, #28]
 80071e2:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 80071e6:	4293      	cmp	r3, r2
 80071e8:	db20      	blt.n	800722c <_strtod_l+0x43c>
 80071ea:	4d65      	ldr	r5, [pc, #404]	; (8007380 <_strtod_l+0x590>)
 80071ec:	f1c4 040f 	rsb	r4, r4, #15
 80071f0:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 80071f4:	4642      	mov	r2, r8
 80071f6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80071fa:	464b      	mov	r3, r9
 80071fc:	f7f9 f96c 	bl	80004d8 <__aeabi_dmul>
 8007200:	9b07      	ldr	r3, [sp, #28]
 8007202:	1b1c      	subs	r4, r3, r4
 8007204:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 8007208:	e9d5 2300 	ldrd	r2, r3, [r5]
 800720c:	e7e5      	b.n	80071da <_strtod_l+0x3ea>
 800720e:	9b07      	ldr	r3, [sp, #28]
 8007210:	3316      	adds	r3, #22
 8007212:	db0b      	blt.n	800722c <_strtod_l+0x43c>
 8007214:	9b04      	ldr	r3, [sp, #16]
 8007216:	4640      	mov	r0, r8
 8007218:	1b5d      	subs	r5, r3, r5
 800721a:	4b59      	ldr	r3, [pc, #356]	; (8007380 <_strtod_l+0x590>)
 800721c:	4649      	mov	r1, r9
 800721e:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8007222:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007226:	f7f9 fa81 	bl	800072c <__aeabi_ddiv>
 800722a:	e79d      	b.n	8007168 <_strtod_l+0x378>
 800722c:	9b07      	ldr	r3, [sp, #28]
 800722e:	1ba6      	subs	r6, r4, r6
 8007230:	441e      	add	r6, r3
 8007232:	2e00      	cmp	r6, #0
 8007234:	dd74      	ble.n	8007320 <_strtod_l+0x530>
 8007236:	f016 030f 	ands.w	r3, r6, #15
 800723a:	d00a      	beq.n	8007252 <_strtod_l+0x462>
 800723c:	4950      	ldr	r1, [pc, #320]	; (8007380 <_strtod_l+0x590>)
 800723e:	4642      	mov	r2, r8
 8007240:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007244:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007248:	464b      	mov	r3, r9
 800724a:	f7f9 f945 	bl	80004d8 <__aeabi_dmul>
 800724e:	4680      	mov	r8, r0
 8007250:	4689      	mov	r9, r1
 8007252:	f036 060f 	bics.w	r6, r6, #15
 8007256:	d052      	beq.n	80072fe <_strtod_l+0x50e>
 8007258:	f5b6 7f9a 	cmp.w	r6, #308	; 0x134
 800725c:	dd27      	ble.n	80072ae <_strtod_l+0x4be>
 800725e:	f04f 0b00 	mov.w	fp, #0
 8007262:	f8cd b010 	str.w	fp, [sp, #16]
 8007266:	f8cd b020 	str.w	fp, [sp, #32]
 800726a:	f8cd b018 	str.w	fp, [sp, #24]
 800726e:	2322      	movs	r3, #34	; 0x22
 8007270:	f04f 0800 	mov.w	r8, #0
 8007274:	f8df 9100 	ldr.w	r9, [pc, #256]	; 8007378 <_strtod_l+0x588>
 8007278:	f8ca 3000 	str.w	r3, [sl]
 800727c:	9b08      	ldr	r3, [sp, #32]
 800727e:	2b00      	cmp	r3, #0
 8007280:	f43f adf7 	beq.w	8006e72 <_strtod_l+0x82>
 8007284:	4650      	mov	r0, sl
 8007286:	991a      	ldr	r1, [sp, #104]	; 0x68
 8007288:	f001 ff72 	bl	8009170 <_Bfree>
 800728c:	4650      	mov	r0, sl
 800728e:	9906      	ldr	r1, [sp, #24]
 8007290:	f001 ff6e 	bl	8009170 <_Bfree>
 8007294:	4650      	mov	r0, sl
 8007296:	9904      	ldr	r1, [sp, #16]
 8007298:	f001 ff6a 	bl	8009170 <_Bfree>
 800729c:	4650      	mov	r0, sl
 800729e:	9908      	ldr	r1, [sp, #32]
 80072a0:	f001 ff66 	bl	8009170 <_Bfree>
 80072a4:	4659      	mov	r1, fp
 80072a6:	4650      	mov	r0, sl
 80072a8:	f001 ff62 	bl	8009170 <_Bfree>
 80072ac:	e5e1      	b.n	8006e72 <_strtod_l+0x82>
 80072ae:	4b35      	ldr	r3, [pc, #212]	; (8007384 <_strtod_l+0x594>)
 80072b0:	4640      	mov	r0, r8
 80072b2:	9305      	str	r3, [sp, #20]
 80072b4:	2300      	movs	r3, #0
 80072b6:	4649      	mov	r1, r9
 80072b8:	461f      	mov	r7, r3
 80072ba:	1136      	asrs	r6, r6, #4
 80072bc:	2e01      	cmp	r6, #1
 80072be:	dc21      	bgt.n	8007304 <_strtod_l+0x514>
 80072c0:	b10b      	cbz	r3, 80072c6 <_strtod_l+0x4d6>
 80072c2:	4680      	mov	r8, r0
 80072c4:	4689      	mov	r9, r1
 80072c6:	4b2f      	ldr	r3, [pc, #188]	; (8007384 <_strtod_l+0x594>)
 80072c8:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 80072cc:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 80072d0:	4642      	mov	r2, r8
 80072d2:	e9d7 0100 	ldrd	r0, r1, [r7]
 80072d6:	464b      	mov	r3, r9
 80072d8:	f7f9 f8fe 	bl	80004d8 <__aeabi_dmul>
 80072dc:	4b26      	ldr	r3, [pc, #152]	; (8007378 <_strtod_l+0x588>)
 80072de:	460a      	mov	r2, r1
 80072e0:	400b      	ands	r3, r1
 80072e2:	4929      	ldr	r1, [pc, #164]	; (8007388 <_strtod_l+0x598>)
 80072e4:	4680      	mov	r8, r0
 80072e6:	428b      	cmp	r3, r1
 80072e8:	d8b9      	bhi.n	800725e <_strtod_l+0x46e>
 80072ea:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 80072ee:	428b      	cmp	r3, r1
 80072f0:	bf86      	itte	hi
 80072f2:	f04f 38ff 	movhi.w	r8, #4294967295
 80072f6:	f8df 9094 	ldrhi.w	r9, [pc, #148]	; 800738c <_strtod_l+0x59c>
 80072fa:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 80072fe:	2300      	movs	r3, #0
 8007300:	9305      	str	r3, [sp, #20]
 8007302:	e07f      	b.n	8007404 <_strtod_l+0x614>
 8007304:	07f2      	lsls	r2, r6, #31
 8007306:	d505      	bpl.n	8007314 <_strtod_l+0x524>
 8007308:	9b05      	ldr	r3, [sp, #20]
 800730a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800730e:	f7f9 f8e3 	bl	80004d8 <__aeabi_dmul>
 8007312:	2301      	movs	r3, #1
 8007314:	9a05      	ldr	r2, [sp, #20]
 8007316:	3701      	adds	r7, #1
 8007318:	3208      	adds	r2, #8
 800731a:	1076      	asrs	r6, r6, #1
 800731c:	9205      	str	r2, [sp, #20]
 800731e:	e7cd      	b.n	80072bc <_strtod_l+0x4cc>
 8007320:	d0ed      	beq.n	80072fe <_strtod_l+0x50e>
 8007322:	4276      	negs	r6, r6
 8007324:	f016 020f 	ands.w	r2, r6, #15
 8007328:	d00a      	beq.n	8007340 <_strtod_l+0x550>
 800732a:	4b15      	ldr	r3, [pc, #84]	; (8007380 <_strtod_l+0x590>)
 800732c:	4640      	mov	r0, r8
 800732e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007332:	4649      	mov	r1, r9
 8007334:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007338:	f7f9 f9f8 	bl	800072c <__aeabi_ddiv>
 800733c:	4680      	mov	r8, r0
 800733e:	4689      	mov	r9, r1
 8007340:	1136      	asrs	r6, r6, #4
 8007342:	d0dc      	beq.n	80072fe <_strtod_l+0x50e>
 8007344:	2e1f      	cmp	r6, #31
 8007346:	dd23      	ble.n	8007390 <_strtod_l+0x5a0>
 8007348:	f04f 0b00 	mov.w	fp, #0
 800734c:	f8cd b010 	str.w	fp, [sp, #16]
 8007350:	f8cd b020 	str.w	fp, [sp, #32]
 8007354:	f8cd b018 	str.w	fp, [sp, #24]
 8007358:	2322      	movs	r3, #34	; 0x22
 800735a:	f04f 0800 	mov.w	r8, #0
 800735e:	f04f 0900 	mov.w	r9, #0
 8007362:	f8ca 3000 	str.w	r3, [sl]
 8007366:	e789      	b.n	800727c <_strtod_l+0x48c>
 8007368:	0800a975 	.word	0x0800a975
 800736c:	0800a9b8 	.word	0x0800a9b8
 8007370:	0800a96d 	.word	0x0800a96d
 8007374:	0800aafc 	.word	0x0800aafc
 8007378:	7ff00000 	.word	0x7ff00000
 800737c:	0800ae10 	.word	0x0800ae10
 8007380:	0800acf0 	.word	0x0800acf0
 8007384:	0800acc8 	.word	0x0800acc8
 8007388:	7ca00000 	.word	0x7ca00000
 800738c:	7fefffff 	.word	0x7fefffff
 8007390:	f016 0310 	ands.w	r3, r6, #16
 8007394:	bf18      	it	ne
 8007396:	236a      	movne	r3, #106	; 0x6a
 8007398:	4640      	mov	r0, r8
 800739a:	9305      	str	r3, [sp, #20]
 800739c:	4649      	mov	r1, r9
 800739e:	2300      	movs	r3, #0
 80073a0:	4fb0      	ldr	r7, [pc, #704]	; (8007664 <_strtod_l+0x874>)
 80073a2:	07f2      	lsls	r2, r6, #31
 80073a4:	d504      	bpl.n	80073b0 <_strtod_l+0x5c0>
 80073a6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80073aa:	f7f9 f895 	bl	80004d8 <__aeabi_dmul>
 80073ae:	2301      	movs	r3, #1
 80073b0:	1076      	asrs	r6, r6, #1
 80073b2:	f107 0708 	add.w	r7, r7, #8
 80073b6:	d1f4      	bne.n	80073a2 <_strtod_l+0x5b2>
 80073b8:	b10b      	cbz	r3, 80073be <_strtod_l+0x5ce>
 80073ba:	4680      	mov	r8, r0
 80073bc:	4689      	mov	r9, r1
 80073be:	9b05      	ldr	r3, [sp, #20]
 80073c0:	b1c3      	cbz	r3, 80073f4 <_strtod_l+0x604>
 80073c2:	f3c9 520a 	ubfx	r2, r9, #20, #11
 80073c6:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 80073ca:	2b00      	cmp	r3, #0
 80073cc:	4649      	mov	r1, r9
 80073ce:	dd11      	ble.n	80073f4 <_strtod_l+0x604>
 80073d0:	2b1f      	cmp	r3, #31
 80073d2:	f340 8127 	ble.w	8007624 <_strtod_l+0x834>
 80073d6:	2b34      	cmp	r3, #52	; 0x34
 80073d8:	bfd8      	it	le
 80073da:	f04f 33ff 	movle.w	r3, #4294967295
 80073de:	f04f 0800 	mov.w	r8, #0
 80073e2:	bfcf      	iteee	gt
 80073e4:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 80073e8:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 80073ec:	fa03 f202 	lslle.w	r2, r3, r2
 80073f0:	ea02 0901 	andle.w	r9, r2, r1
 80073f4:	2200      	movs	r2, #0
 80073f6:	2300      	movs	r3, #0
 80073f8:	4640      	mov	r0, r8
 80073fa:	4649      	mov	r1, r9
 80073fc:	f7f9 fad4 	bl	80009a8 <__aeabi_dcmpeq>
 8007400:	2800      	cmp	r0, #0
 8007402:	d1a1      	bne.n	8007348 <_strtod_l+0x558>
 8007404:	9b06      	ldr	r3, [sp, #24]
 8007406:	465a      	mov	r2, fp
 8007408:	9300      	str	r3, [sp, #0]
 800740a:	4650      	mov	r0, sl
 800740c:	4623      	mov	r3, r4
 800740e:	9908      	ldr	r1, [sp, #32]
 8007410:	f001 ff16 	bl	8009240 <__s2b>
 8007414:	9008      	str	r0, [sp, #32]
 8007416:	2800      	cmp	r0, #0
 8007418:	f43f af21 	beq.w	800725e <_strtod_l+0x46e>
 800741c:	9b04      	ldr	r3, [sp, #16]
 800741e:	f04f 0b00 	mov.w	fp, #0
 8007422:	1b5d      	subs	r5, r3, r5
 8007424:	9b07      	ldr	r3, [sp, #28]
 8007426:	f8cd b010 	str.w	fp, [sp, #16]
 800742a:	2b00      	cmp	r3, #0
 800742c:	bfb4      	ite	lt
 800742e:	462b      	movlt	r3, r5
 8007430:	2300      	movge	r3, #0
 8007432:	930e      	str	r3, [sp, #56]	; 0x38
 8007434:	9b07      	ldr	r3, [sp, #28]
 8007436:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800743a:	9314      	str	r3, [sp, #80]	; 0x50
 800743c:	9b08      	ldr	r3, [sp, #32]
 800743e:	4650      	mov	r0, sl
 8007440:	6859      	ldr	r1, [r3, #4]
 8007442:	f001 fe55 	bl	80090f0 <_Balloc>
 8007446:	9006      	str	r0, [sp, #24]
 8007448:	2800      	cmp	r0, #0
 800744a:	f43f af10 	beq.w	800726e <_strtod_l+0x47e>
 800744e:	9b08      	ldr	r3, [sp, #32]
 8007450:	300c      	adds	r0, #12
 8007452:	691a      	ldr	r2, [r3, #16]
 8007454:	f103 010c 	add.w	r1, r3, #12
 8007458:	3202      	adds	r2, #2
 800745a:	0092      	lsls	r2, r2, #2
 800745c:	f001 fe3a 	bl	80090d4 <memcpy>
 8007460:	ab1c      	add	r3, sp, #112	; 0x70
 8007462:	9301      	str	r3, [sp, #4]
 8007464:	ab1b      	add	r3, sp, #108	; 0x6c
 8007466:	9300      	str	r3, [sp, #0]
 8007468:	4642      	mov	r2, r8
 800746a:	464b      	mov	r3, r9
 800746c:	4650      	mov	r0, sl
 800746e:	e9cd 890c 	strd	r8, r9, [sp, #48]	; 0x30
 8007472:	f002 fa27 	bl	80098c4 <__d2b>
 8007476:	901a      	str	r0, [sp, #104]	; 0x68
 8007478:	2800      	cmp	r0, #0
 800747a:	f43f aef8 	beq.w	800726e <_strtod_l+0x47e>
 800747e:	2101      	movs	r1, #1
 8007480:	4650      	mov	r0, sl
 8007482:	f001 ff75 	bl	8009370 <__i2b>
 8007486:	4603      	mov	r3, r0
 8007488:	9004      	str	r0, [sp, #16]
 800748a:	2800      	cmp	r0, #0
 800748c:	f43f aeef 	beq.w	800726e <_strtod_l+0x47e>
 8007490:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 8007492:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8007494:	2d00      	cmp	r5, #0
 8007496:	bfab      	itete	ge
 8007498:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 800749a:	9b14      	ldrlt	r3, [sp, #80]	; 0x50
 800749c:	18ee      	addge	r6, r5, r3
 800749e:	1b5c      	sublt	r4, r3, r5
 80074a0:	9b05      	ldr	r3, [sp, #20]
 80074a2:	bfa8      	it	ge
 80074a4:	9c14      	ldrge	r4, [sp, #80]	; 0x50
 80074a6:	eba5 0503 	sub.w	r5, r5, r3
 80074aa:	4415      	add	r5, r2
 80074ac:	4b6e      	ldr	r3, [pc, #440]	; (8007668 <_strtod_l+0x878>)
 80074ae:	f105 35ff 	add.w	r5, r5, #4294967295
 80074b2:	bfb8      	it	lt
 80074b4:	9e0e      	ldrlt	r6, [sp, #56]	; 0x38
 80074b6:	429d      	cmp	r5, r3
 80074b8:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 80074bc:	f280 80c4 	bge.w	8007648 <_strtod_l+0x858>
 80074c0:	1b5b      	subs	r3, r3, r5
 80074c2:	2b1f      	cmp	r3, #31
 80074c4:	f04f 0701 	mov.w	r7, #1
 80074c8:	eba2 0203 	sub.w	r2, r2, r3
 80074cc:	f300 80b1 	bgt.w	8007632 <_strtod_l+0x842>
 80074d0:	2500      	movs	r5, #0
 80074d2:	fa07 f303 	lsl.w	r3, r7, r3
 80074d6:	930f      	str	r3, [sp, #60]	; 0x3c
 80074d8:	18b7      	adds	r7, r6, r2
 80074da:	9b05      	ldr	r3, [sp, #20]
 80074dc:	42be      	cmp	r6, r7
 80074de:	4414      	add	r4, r2
 80074e0:	441c      	add	r4, r3
 80074e2:	4633      	mov	r3, r6
 80074e4:	bfa8      	it	ge
 80074e6:	463b      	movge	r3, r7
 80074e8:	42a3      	cmp	r3, r4
 80074ea:	bfa8      	it	ge
 80074ec:	4623      	movge	r3, r4
 80074ee:	2b00      	cmp	r3, #0
 80074f0:	bfc2      	ittt	gt
 80074f2:	1aff      	subgt	r7, r7, r3
 80074f4:	1ae4      	subgt	r4, r4, r3
 80074f6:	1af6      	subgt	r6, r6, r3
 80074f8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80074fa:	2b00      	cmp	r3, #0
 80074fc:	dd17      	ble.n	800752e <_strtod_l+0x73e>
 80074fe:	461a      	mov	r2, r3
 8007500:	4650      	mov	r0, sl
 8007502:	9904      	ldr	r1, [sp, #16]
 8007504:	f001 fff2 	bl	80094ec <__pow5mult>
 8007508:	9004      	str	r0, [sp, #16]
 800750a:	2800      	cmp	r0, #0
 800750c:	f43f aeaf 	beq.w	800726e <_strtod_l+0x47e>
 8007510:	4601      	mov	r1, r0
 8007512:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8007514:	4650      	mov	r0, sl
 8007516:	f001 ff41 	bl	800939c <__multiply>
 800751a:	9009      	str	r0, [sp, #36]	; 0x24
 800751c:	2800      	cmp	r0, #0
 800751e:	f43f aea6 	beq.w	800726e <_strtod_l+0x47e>
 8007522:	4650      	mov	r0, sl
 8007524:	991a      	ldr	r1, [sp, #104]	; 0x68
 8007526:	f001 fe23 	bl	8009170 <_Bfree>
 800752a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800752c:	931a      	str	r3, [sp, #104]	; 0x68
 800752e:	2f00      	cmp	r7, #0
 8007530:	f300 808e 	bgt.w	8007650 <_strtod_l+0x860>
 8007534:	9b07      	ldr	r3, [sp, #28]
 8007536:	2b00      	cmp	r3, #0
 8007538:	dd08      	ble.n	800754c <_strtod_l+0x75c>
 800753a:	4650      	mov	r0, sl
 800753c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800753e:	9906      	ldr	r1, [sp, #24]
 8007540:	f001 ffd4 	bl	80094ec <__pow5mult>
 8007544:	9006      	str	r0, [sp, #24]
 8007546:	2800      	cmp	r0, #0
 8007548:	f43f ae91 	beq.w	800726e <_strtod_l+0x47e>
 800754c:	2c00      	cmp	r4, #0
 800754e:	dd08      	ble.n	8007562 <_strtod_l+0x772>
 8007550:	4622      	mov	r2, r4
 8007552:	4650      	mov	r0, sl
 8007554:	9906      	ldr	r1, [sp, #24]
 8007556:	f002 f823 	bl	80095a0 <__lshift>
 800755a:	9006      	str	r0, [sp, #24]
 800755c:	2800      	cmp	r0, #0
 800755e:	f43f ae86 	beq.w	800726e <_strtod_l+0x47e>
 8007562:	2e00      	cmp	r6, #0
 8007564:	dd08      	ble.n	8007578 <_strtod_l+0x788>
 8007566:	4632      	mov	r2, r6
 8007568:	4650      	mov	r0, sl
 800756a:	9904      	ldr	r1, [sp, #16]
 800756c:	f002 f818 	bl	80095a0 <__lshift>
 8007570:	9004      	str	r0, [sp, #16]
 8007572:	2800      	cmp	r0, #0
 8007574:	f43f ae7b 	beq.w	800726e <_strtod_l+0x47e>
 8007578:	4650      	mov	r0, sl
 800757a:	9a06      	ldr	r2, [sp, #24]
 800757c:	991a      	ldr	r1, [sp, #104]	; 0x68
 800757e:	f002 f89b 	bl	80096b8 <__mdiff>
 8007582:	4683      	mov	fp, r0
 8007584:	2800      	cmp	r0, #0
 8007586:	f43f ae72 	beq.w	800726e <_strtod_l+0x47e>
 800758a:	2400      	movs	r4, #0
 800758c:	68c3      	ldr	r3, [r0, #12]
 800758e:	9904      	ldr	r1, [sp, #16]
 8007590:	60c4      	str	r4, [r0, #12]
 8007592:	930b      	str	r3, [sp, #44]	; 0x2c
 8007594:	f002 f874 	bl	8009680 <__mcmp>
 8007598:	42a0      	cmp	r0, r4
 800759a:	da6b      	bge.n	8007674 <_strtod_l+0x884>
 800759c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800759e:	ea53 0308 	orrs.w	r3, r3, r8
 80075a2:	f040 8091 	bne.w	80076c8 <_strtod_l+0x8d8>
 80075a6:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80075aa:	2b00      	cmp	r3, #0
 80075ac:	f040 808c 	bne.w	80076c8 <_strtod_l+0x8d8>
 80075b0:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80075b4:	0d1b      	lsrs	r3, r3, #20
 80075b6:	051b      	lsls	r3, r3, #20
 80075b8:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 80075bc:	f240 8084 	bls.w	80076c8 <_strtod_l+0x8d8>
 80075c0:	f8db 3014 	ldr.w	r3, [fp, #20]
 80075c4:	b91b      	cbnz	r3, 80075ce <_strtod_l+0x7de>
 80075c6:	f8db 3010 	ldr.w	r3, [fp, #16]
 80075ca:	2b01      	cmp	r3, #1
 80075cc:	dd7c      	ble.n	80076c8 <_strtod_l+0x8d8>
 80075ce:	4659      	mov	r1, fp
 80075d0:	2201      	movs	r2, #1
 80075d2:	4650      	mov	r0, sl
 80075d4:	f001 ffe4 	bl	80095a0 <__lshift>
 80075d8:	9904      	ldr	r1, [sp, #16]
 80075da:	4683      	mov	fp, r0
 80075dc:	f002 f850 	bl	8009680 <__mcmp>
 80075e0:	2800      	cmp	r0, #0
 80075e2:	dd71      	ble.n	80076c8 <_strtod_l+0x8d8>
 80075e4:	9905      	ldr	r1, [sp, #20]
 80075e6:	464b      	mov	r3, r9
 80075e8:	4a20      	ldr	r2, [pc, #128]	; (800766c <_strtod_l+0x87c>)
 80075ea:	2900      	cmp	r1, #0
 80075ec:	f000 808c 	beq.w	8007708 <_strtod_l+0x918>
 80075f0:	ea02 0109 	and.w	r1, r2, r9
 80075f4:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 80075f8:	f300 8086 	bgt.w	8007708 <_strtod_l+0x918>
 80075fc:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8007600:	f77f aeaa 	ble.w	8007358 <_strtod_l+0x568>
 8007604:	4640      	mov	r0, r8
 8007606:	4649      	mov	r1, r9
 8007608:	4b19      	ldr	r3, [pc, #100]	; (8007670 <_strtod_l+0x880>)
 800760a:	2200      	movs	r2, #0
 800760c:	f7f8 ff64 	bl	80004d8 <__aeabi_dmul>
 8007610:	460b      	mov	r3, r1
 8007612:	4303      	orrs	r3, r0
 8007614:	bf08      	it	eq
 8007616:	2322      	moveq	r3, #34	; 0x22
 8007618:	4680      	mov	r8, r0
 800761a:	4689      	mov	r9, r1
 800761c:	bf08      	it	eq
 800761e:	f8ca 3000 	streq.w	r3, [sl]
 8007622:	e62f      	b.n	8007284 <_strtod_l+0x494>
 8007624:	f04f 32ff 	mov.w	r2, #4294967295
 8007628:	fa02 f303 	lsl.w	r3, r2, r3
 800762c:	ea03 0808 	and.w	r8, r3, r8
 8007630:	e6e0      	b.n	80073f4 <_strtod_l+0x604>
 8007632:	f1c5 457f 	rsb	r5, r5, #4278190080	; 0xff000000
 8007636:	f505 057f 	add.w	r5, r5, #16711680	; 0xff0000
 800763a:	f505 457b 	add.w	r5, r5, #64256	; 0xfb00
 800763e:	35e2      	adds	r5, #226	; 0xe2
 8007640:	fa07 f505 	lsl.w	r5, r7, r5
 8007644:	970f      	str	r7, [sp, #60]	; 0x3c
 8007646:	e747      	b.n	80074d8 <_strtod_l+0x6e8>
 8007648:	2301      	movs	r3, #1
 800764a:	2500      	movs	r5, #0
 800764c:	930f      	str	r3, [sp, #60]	; 0x3c
 800764e:	e743      	b.n	80074d8 <_strtod_l+0x6e8>
 8007650:	463a      	mov	r2, r7
 8007652:	4650      	mov	r0, sl
 8007654:	991a      	ldr	r1, [sp, #104]	; 0x68
 8007656:	f001 ffa3 	bl	80095a0 <__lshift>
 800765a:	901a      	str	r0, [sp, #104]	; 0x68
 800765c:	2800      	cmp	r0, #0
 800765e:	f47f af69 	bne.w	8007534 <_strtod_l+0x744>
 8007662:	e604      	b.n	800726e <_strtod_l+0x47e>
 8007664:	0800a9d0 	.word	0x0800a9d0
 8007668:	fffffc02 	.word	0xfffffc02
 800766c:	7ff00000 	.word	0x7ff00000
 8007670:	39500000 	.word	0x39500000
 8007674:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8007678:	d165      	bne.n	8007746 <_strtod_l+0x956>
 800767a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800767c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007680:	b35a      	cbz	r2, 80076da <_strtod_l+0x8ea>
 8007682:	4a99      	ldr	r2, [pc, #612]	; (80078e8 <_strtod_l+0xaf8>)
 8007684:	4293      	cmp	r3, r2
 8007686:	d12b      	bne.n	80076e0 <_strtod_l+0x8f0>
 8007688:	9b05      	ldr	r3, [sp, #20]
 800768a:	4641      	mov	r1, r8
 800768c:	b303      	cbz	r3, 80076d0 <_strtod_l+0x8e0>
 800768e:	464a      	mov	r2, r9
 8007690:	4b96      	ldr	r3, [pc, #600]	; (80078ec <_strtod_l+0xafc>)
 8007692:	4013      	ands	r3, r2
 8007694:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8007698:	f04f 32ff 	mov.w	r2, #4294967295
 800769c:	d81b      	bhi.n	80076d6 <_strtod_l+0x8e6>
 800769e:	0d1b      	lsrs	r3, r3, #20
 80076a0:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80076a4:	fa02 f303 	lsl.w	r3, r2, r3
 80076a8:	4299      	cmp	r1, r3
 80076aa:	d119      	bne.n	80076e0 <_strtod_l+0x8f0>
 80076ac:	4b90      	ldr	r3, [pc, #576]	; (80078f0 <_strtod_l+0xb00>)
 80076ae:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80076b0:	429a      	cmp	r2, r3
 80076b2:	d102      	bne.n	80076ba <_strtod_l+0x8ca>
 80076b4:	3101      	adds	r1, #1
 80076b6:	f43f adda 	beq.w	800726e <_strtod_l+0x47e>
 80076ba:	f04f 0800 	mov.w	r8, #0
 80076be:	4b8b      	ldr	r3, [pc, #556]	; (80078ec <_strtod_l+0xafc>)
 80076c0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80076c2:	401a      	ands	r2, r3
 80076c4:	f502 1980 	add.w	r9, r2, #1048576	; 0x100000
 80076c8:	9b05      	ldr	r3, [sp, #20]
 80076ca:	2b00      	cmp	r3, #0
 80076cc:	d19a      	bne.n	8007604 <_strtod_l+0x814>
 80076ce:	e5d9      	b.n	8007284 <_strtod_l+0x494>
 80076d0:	f04f 33ff 	mov.w	r3, #4294967295
 80076d4:	e7e8      	b.n	80076a8 <_strtod_l+0x8b8>
 80076d6:	4613      	mov	r3, r2
 80076d8:	e7e6      	b.n	80076a8 <_strtod_l+0x8b8>
 80076da:	ea53 0308 	orrs.w	r3, r3, r8
 80076de:	d081      	beq.n	80075e4 <_strtod_l+0x7f4>
 80076e0:	b1e5      	cbz	r5, 800771c <_strtod_l+0x92c>
 80076e2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80076e4:	421d      	tst	r5, r3
 80076e6:	d0ef      	beq.n	80076c8 <_strtod_l+0x8d8>
 80076e8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80076ea:	4640      	mov	r0, r8
 80076ec:	4649      	mov	r1, r9
 80076ee:	9a05      	ldr	r2, [sp, #20]
 80076f0:	b1c3      	cbz	r3, 8007724 <_strtod_l+0x934>
 80076f2:	f7ff fb5b 	bl	8006dac <sulp>
 80076f6:	4602      	mov	r2, r0
 80076f8:	460b      	mov	r3, r1
 80076fa:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80076fe:	f7f8 fd35 	bl	800016c <__adddf3>
 8007702:	4680      	mov	r8, r0
 8007704:	4689      	mov	r9, r1
 8007706:	e7df      	b.n	80076c8 <_strtod_l+0x8d8>
 8007708:	4013      	ands	r3, r2
 800770a:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800770e:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 8007712:	f04f 38ff 	mov.w	r8, #4294967295
 8007716:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 800771a:	e7d5      	b.n	80076c8 <_strtod_l+0x8d8>
 800771c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800771e:	ea13 0f08 	tst.w	r3, r8
 8007722:	e7e0      	b.n	80076e6 <_strtod_l+0x8f6>
 8007724:	f7ff fb42 	bl	8006dac <sulp>
 8007728:	4602      	mov	r2, r0
 800772a:	460b      	mov	r3, r1
 800772c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007730:	f7f8 fd1a 	bl	8000168 <__aeabi_dsub>
 8007734:	2200      	movs	r2, #0
 8007736:	2300      	movs	r3, #0
 8007738:	4680      	mov	r8, r0
 800773a:	4689      	mov	r9, r1
 800773c:	f7f9 f934 	bl	80009a8 <__aeabi_dcmpeq>
 8007740:	2800      	cmp	r0, #0
 8007742:	d0c1      	beq.n	80076c8 <_strtod_l+0x8d8>
 8007744:	e608      	b.n	8007358 <_strtod_l+0x568>
 8007746:	4658      	mov	r0, fp
 8007748:	9904      	ldr	r1, [sp, #16]
 800774a:	f002 f917 	bl	800997c <__ratio>
 800774e:	2200      	movs	r2, #0
 8007750:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8007754:	4606      	mov	r6, r0
 8007756:	460f      	mov	r7, r1
 8007758:	f7f9 f93a 	bl	80009d0 <__aeabi_dcmple>
 800775c:	2800      	cmp	r0, #0
 800775e:	d070      	beq.n	8007842 <_strtod_l+0xa52>
 8007760:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007762:	2b00      	cmp	r3, #0
 8007764:	d042      	beq.n	80077ec <_strtod_l+0x9fc>
 8007766:	2600      	movs	r6, #0
 8007768:	4f62      	ldr	r7, [pc, #392]	; (80078f4 <_strtod_l+0xb04>)
 800776a:	4d62      	ldr	r5, [pc, #392]	; (80078f4 <_strtod_l+0xb04>)
 800776c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800776e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007772:	0d1b      	lsrs	r3, r3, #20
 8007774:	051b      	lsls	r3, r3, #20
 8007776:	930f      	str	r3, [sp, #60]	; 0x3c
 8007778:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800777a:	4b5f      	ldr	r3, [pc, #380]	; (80078f8 <_strtod_l+0xb08>)
 800777c:	429a      	cmp	r2, r3
 800777e:	f040 80c3 	bne.w	8007908 <_strtod_l+0xb18>
 8007782:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007784:	4640      	mov	r0, r8
 8007786:	f1a3 7954 	sub.w	r9, r3, #55574528	; 0x3500000
 800778a:	4649      	mov	r1, r9
 800778c:	f002 f820 	bl	80097d0 <__ulp>
 8007790:	4602      	mov	r2, r0
 8007792:	460b      	mov	r3, r1
 8007794:	4630      	mov	r0, r6
 8007796:	4639      	mov	r1, r7
 8007798:	f7f8 fe9e 	bl	80004d8 <__aeabi_dmul>
 800779c:	4642      	mov	r2, r8
 800779e:	464b      	mov	r3, r9
 80077a0:	f7f8 fce4 	bl	800016c <__adddf3>
 80077a4:	460b      	mov	r3, r1
 80077a6:	4951      	ldr	r1, [pc, #324]	; (80078ec <_strtod_l+0xafc>)
 80077a8:	4a54      	ldr	r2, [pc, #336]	; (80078fc <_strtod_l+0xb0c>)
 80077aa:	4019      	ands	r1, r3
 80077ac:	4291      	cmp	r1, r2
 80077ae:	4680      	mov	r8, r0
 80077b0:	d95d      	bls.n	800786e <_strtod_l+0xa7e>
 80077b2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80077b4:	4b4e      	ldr	r3, [pc, #312]	; (80078f0 <_strtod_l+0xb00>)
 80077b6:	429a      	cmp	r2, r3
 80077b8:	d103      	bne.n	80077c2 <_strtod_l+0x9d2>
 80077ba:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80077bc:	3301      	adds	r3, #1
 80077be:	f43f ad56 	beq.w	800726e <_strtod_l+0x47e>
 80077c2:	f04f 38ff 	mov.w	r8, #4294967295
 80077c6:	f8df 9128 	ldr.w	r9, [pc, #296]	; 80078f0 <_strtod_l+0xb00>
 80077ca:	4650      	mov	r0, sl
 80077cc:	991a      	ldr	r1, [sp, #104]	; 0x68
 80077ce:	f001 fccf 	bl	8009170 <_Bfree>
 80077d2:	4650      	mov	r0, sl
 80077d4:	9906      	ldr	r1, [sp, #24]
 80077d6:	f001 fccb 	bl	8009170 <_Bfree>
 80077da:	4650      	mov	r0, sl
 80077dc:	9904      	ldr	r1, [sp, #16]
 80077de:	f001 fcc7 	bl	8009170 <_Bfree>
 80077e2:	4659      	mov	r1, fp
 80077e4:	4650      	mov	r0, sl
 80077e6:	f001 fcc3 	bl	8009170 <_Bfree>
 80077ea:	e627      	b.n	800743c <_strtod_l+0x64c>
 80077ec:	f1b8 0f00 	cmp.w	r8, #0
 80077f0:	d119      	bne.n	8007826 <_strtod_l+0xa36>
 80077f2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80077f4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80077f8:	b9e3      	cbnz	r3, 8007834 <_strtod_l+0xa44>
 80077fa:	2200      	movs	r2, #0
 80077fc:	4630      	mov	r0, r6
 80077fe:	4639      	mov	r1, r7
 8007800:	4b3c      	ldr	r3, [pc, #240]	; (80078f4 <_strtod_l+0xb04>)
 8007802:	f7f9 f8db 	bl	80009bc <__aeabi_dcmplt>
 8007806:	b9c8      	cbnz	r0, 800783c <_strtod_l+0xa4c>
 8007808:	2200      	movs	r2, #0
 800780a:	4630      	mov	r0, r6
 800780c:	4639      	mov	r1, r7
 800780e:	4b3c      	ldr	r3, [pc, #240]	; (8007900 <_strtod_l+0xb10>)
 8007810:	f7f8 fe62 	bl	80004d8 <__aeabi_dmul>
 8007814:	4604      	mov	r4, r0
 8007816:	460d      	mov	r5, r1
 8007818:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 800781c:	9416      	str	r4, [sp, #88]	; 0x58
 800781e:	9317      	str	r3, [sp, #92]	; 0x5c
 8007820:	e9dd 6716 	ldrd	r6, r7, [sp, #88]	; 0x58
 8007824:	e7a2      	b.n	800776c <_strtod_l+0x97c>
 8007826:	f1b8 0f01 	cmp.w	r8, #1
 800782a:	d103      	bne.n	8007834 <_strtod_l+0xa44>
 800782c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800782e:	2b00      	cmp	r3, #0
 8007830:	f43f ad92 	beq.w	8007358 <_strtod_l+0x568>
 8007834:	2600      	movs	r6, #0
 8007836:	2400      	movs	r4, #0
 8007838:	4f32      	ldr	r7, [pc, #200]	; (8007904 <_strtod_l+0xb14>)
 800783a:	e796      	b.n	800776a <_strtod_l+0x97a>
 800783c:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800783e:	4d30      	ldr	r5, [pc, #192]	; (8007900 <_strtod_l+0xb10>)
 8007840:	e7ea      	b.n	8007818 <_strtod_l+0xa28>
 8007842:	4b2f      	ldr	r3, [pc, #188]	; (8007900 <_strtod_l+0xb10>)
 8007844:	2200      	movs	r2, #0
 8007846:	4630      	mov	r0, r6
 8007848:	4639      	mov	r1, r7
 800784a:	f7f8 fe45 	bl	80004d8 <__aeabi_dmul>
 800784e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007850:	4604      	mov	r4, r0
 8007852:	460d      	mov	r5, r1
 8007854:	b933      	cbnz	r3, 8007864 <_strtod_l+0xa74>
 8007856:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800785a:	9010      	str	r0, [sp, #64]	; 0x40
 800785c:	9311      	str	r3, [sp, #68]	; 0x44
 800785e:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8007862:	e783      	b.n	800776c <_strtod_l+0x97c>
 8007864:	4602      	mov	r2, r0
 8007866:	460b      	mov	r3, r1
 8007868:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 800786c:	e7f7      	b.n	800785e <_strtod_l+0xa6e>
 800786e:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 8007872:	9b05      	ldr	r3, [sp, #20]
 8007874:	2b00      	cmp	r3, #0
 8007876:	d1a8      	bne.n	80077ca <_strtod_l+0x9da>
 8007878:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800787c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800787e:	0d1b      	lsrs	r3, r3, #20
 8007880:	051b      	lsls	r3, r3, #20
 8007882:	429a      	cmp	r2, r3
 8007884:	d1a1      	bne.n	80077ca <_strtod_l+0x9da>
 8007886:	4620      	mov	r0, r4
 8007888:	4629      	mov	r1, r5
 800788a:	f7f9 fa7b 	bl	8000d84 <__aeabi_d2lz>
 800788e:	f7f8 fdf5 	bl	800047c <__aeabi_l2d>
 8007892:	4602      	mov	r2, r0
 8007894:	460b      	mov	r3, r1
 8007896:	4620      	mov	r0, r4
 8007898:	4629      	mov	r1, r5
 800789a:	f7f8 fc65 	bl	8000168 <__aeabi_dsub>
 800789e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80078a0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80078a4:	ea43 0308 	orr.w	r3, r3, r8
 80078a8:	4313      	orrs	r3, r2
 80078aa:	4604      	mov	r4, r0
 80078ac:	460d      	mov	r5, r1
 80078ae:	d066      	beq.n	800797e <_strtod_l+0xb8e>
 80078b0:	a309      	add	r3, pc, #36	; (adr r3, 80078d8 <_strtod_l+0xae8>)
 80078b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078b6:	f7f9 f881 	bl	80009bc <__aeabi_dcmplt>
 80078ba:	2800      	cmp	r0, #0
 80078bc:	f47f ace2 	bne.w	8007284 <_strtod_l+0x494>
 80078c0:	a307      	add	r3, pc, #28	; (adr r3, 80078e0 <_strtod_l+0xaf0>)
 80078c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078c6:	4620      	mov	r0, r4
 80078c8:	4629      	mov	r1, r5
 80078ca:	f7f9 f895 	bl	80009f8 <__aeabi_dcmpgt>
 80078ce:	2800      	cmp	r0, #0
 80078d0:	f43f af7b 	beq.w	80077ca <_strtod_l+0x9da>
 80078d4:	e4d6      	b.n	8007284 <_strtod_l+0x494>
 80078d6:	bf00      	nop
 80078d8:	94a03595 	.word	0x94a03595
 80078dc:	3fdfffff 	.word	0x3fdfffff
 80078e0:	35afe535 	.word	0x35afe535
 80078e4:	3fe00000 	.word	0x3fe00000
 80078e8:	000fffff 	.word	0x000fffff
 80078ec:	7ff00000 	.word	0x7ff00000
 80078f0:	7fefffff 	.word	0x7fefffff
 80078f4:	3ff00000 	.word	0x3ff00000
 80078f8:	7fe00000 	.word	0x7fe00000
 80078fc:	7c9fffff 	.word	0x7c9fffff
 8007900:	3fe00000 	.word	0x3fe00000
 8007904:	bff00000 	.word	0xbff00000
 8007908:	9b05      	ldr	r3, [sp, #20]
 800790a:	b313      	cbz	r3, 8007952 <_strtod_l+0xb62>
 800790c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800790e:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8007912:	d81e      	bhi.n	8007952 <_strtod_l+0xb62>
 8007914:	a326      	add	r3, pc, #152	; (adr r3, 80079b0 <_strtod_l+0xbc0>)
 8007916:	e9d3 2300 	ldrd	r2, r3, [r3]
 800791a:	4620      	mov	r0, r4
 800791c:	4629      	mov	r1, r5
 800791e:	f7f9 f857 	bl	80009d0 <__aeabi_dcmple>
 8007922:	b190      	cbz	r0, 800794a <_strtod_l+0xb5a>
 8007924:	4629      	mov	r1, r5
 8007926:	4620      	mov	r0, r4
 8007928:	f7f9 f8ae 	bl	8000a88 <__aeabi_d2uiz>
 800792c:	2801      	cmp	r0, #1
 800792e:	bf38      	it	cc
 8007930:	2001      	movcc	r0, #1
 8007932:	f7f8 fd57 	bl	80003e4 <__aeabi_ui2d>
 8007936:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007938:	4604      	mov	r4, r0
 800793a:	460d      	mov	r5, r1
 800793c:	b9d3      	cbnz	r3, 8007974 <_strtod_l+0xb84>
 800793e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007942:	9012      	str	r0, [sp, #72]	; 0x48
 8007944:	9313      	str	r3, [sp, #76]	; 0x4c
 8007946:	e9dd 6712 	ldrd	r6, r7, [sp, #72]	; 0x48
 800794a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800794c:	f107 63d6 	add.w	r3, r7, #112197632	; 0x6b00000
 8007950:	1a9f      	subs	r7, r3, r2
 8007952:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007956:	f001 ff3b 	bl	80097d0 <__ulp>
 800795a:	4602      	mov	r2, r0
 800795c:	460b      	mov	r3, r1
 800795e:	4630      	mov	r0, r6
 8007960:	4639      	mov	r1, r7
 8007962:	f7f8 fdb9 	bl	80004d8 <__aeabi_dmul>
 8007966:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800796a:	f7f8 fbff 	bl	800016c <__adddf3>
 800796e:	4680      	mov	r8, r0
 8007970:	4689      	mov	r9, r1
 8007972:	e77e      	b.n	8007872 <_strtod_l+0xa82>
 8007974:	4602      	mov	r2, r0
 8007976:	460b      	mov	r3, r1
 8007978:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
 800797c:	e7e3      	b.n	8007946 <_strtod_l+0xb56>
 800797e:	a30e      	add	r3, pc, #56	; (adr r3, 80079b8 <_strtod_l+0xbc8>)
 8007980:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007984:	f7f9 f81a 	bl	80009bc <__aeabi_dcmplt>
 8007988:	e7a1      	b.n	80078ce <_strtod_l+0xade>
 800798a:	2300      	movs	r3, #0
 800798c:	930a      	str	r3, [sp, #40]	; 0x28
 800798e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007990:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8007992:	6013      	str	r3, [r2, #0]
 8007994:	f7ff ba71 	b.w	8006e7a <_strtod_l+0x8a>
 8007998:	2a65      	cmp	r2, #101	; 0x65
 800799a:	f43f ab63 	beq.w	8007064 <_strtod_l+0x274>
 800799e:	2a45      	cmp	r2, #69	; 0x45
 80079a0:	f43f ab60 	beq.w	8007064 <_strtod_l+0x274>
 80079a4:	2301      	movs	r3, #1
 80079a6:	f7ff bb95 	b.w	80070d4 <_strtod_l+0x2e4>
 80079aa:	bf00      	nop
 80079ac:	f3af 8000 	nop.w
 80079b0:	ffc00000 	.word	0xffc00000
 80079b4:	41dfffff 	.word	0x41dfffff
 80079b8:	94a03595 	.word	0x94a03595
 80079bc:	3fcfffff 	.word	0x3fcfffff

080079c0 <_strtod_r>:
 80079c0:	4b01      	ldr	r3, [pc, #4]	; (80079c8 <_strtod_r+0x8>)
 80079c2:	f7ff ba15 	b.w	8006df0 <_strtod_l>
 80079c6:	bf00      	nop
 80079c8:	20000074 	.word	0x20000074

080079cc <_strtol_l.constprop.0>:
 80079cc:	2b01      	cmp	r3, #1
 80079ce:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80079d2:	4680      	mov	r8, r0
 80079d4:	d001      	beq.n	80079da <_strtol_l.constprop.0+0xe>
 80079d6:	2b24      	cmp	r3, #36	; 0x24
 80079d8:	d906      	bls.n	80079e8 <_strtol_l.constprop.0+0x1c>
 80079da:	f7fe fb0b 	bl	8005ff4 <__errno>
 80079de:	2316      	movs	r3, #22
 80079e0:	6003      	str	r3, [r0, #0]
 80079e2:	2000      	movs	r0, #0
 80079e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80079e8:	460d      	mov	r5, r1
 80079ea:	4f35      	ldr	r7, [pc, #212]	; (8007ac0 <_strtol_l.constprop.0+0xf4>)
 80079ec:	4628      	mov	r0, r5
 80079ee:	f815 4b01 	ldrb.w	r4, [r5], #1
 80079f2:	5de6      	ldrb	r6, [r4, r7]
 80079f4:	f016 0608 	ands.w	r6, r6, #8
 80079f8:	d1f8      	bne.n	80079ec <_strtol_l.constprop.0+0x20>
 80079fa:	2c2d      	cmp	r4, #45	; 0x2d
 80079fc:	d12f      	bne.n	8007a5e <_strtol_l.constprop.0+0x92>
 80079fe:	2601      	movs	r6, #1
 8007a00:	782c      	ldrb	r4, [r5, #0]
 8007a02:	1c85      	adds	r5, r0, #2
 8007a04:	2b00      	cmp	r3, #0
 8007a06:	d057      	beq.n	8007ab8 <_strtol_l.constprop.0+0xec>
 8007a08:	2b10      	cmp	r3, #16
 8007a0a:	d109      	bne.n	8007a20 <_strtol_l.constprop.0+0x54>
 8007a0c:	2c30      	cmp	r4, #48	; 0x30
 8007a0e:	d107      	bne.n	8007a20 <_strtol_l.constprop.0+0x54>
 8007a10:	7828      	ldrb	r0, [r5, #0]
 8007a12:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 8007a16:	2858      	cmp	r0, #88	; 0x58
 8007a18:	d149      	bne.n	8007aae <_strtol_l.constprop.0+0xe2>
 8007a1a:	2310      	movs	r3, #16
 8007a1c:	786c      	ldrb	r4, [r5, #1]
 8007a1e:	3502      	adds	r5, #2
 8007a20:	2700      	movs	r7, #0
 8007a22:	f106 4e00 	add.w	lr, r6, #2147483648	; 0x80000000
 8007a26:	f10e 3eff 	add.w	lr, lr, #4294967295
 8007a2a:	fbbe f9f3 	udiv	r9, lr, r3
 8007a2e:	4638      	mov	r0, r7
 8007a30:	fb03 ea19 	mls	sl, r3, r9, lr
 8007a34:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8007a38:	f1bc 0f09 	cmp.w	ip, #9
 8007a3c:	d814      	bhi.n	8007a68 <_strtol_l.constprop.0+0x9c>
 8007a3e:	4664      	mov	r4, ip
 8007a40:	42a3      	cmp	r3, r4
 8007a42:	dd22      	ble.n	8007a8a <_strtol_l.constprop.0+0xbe>
 8007a44:	2f00      	cmp	r7, #0
 8007a46:	db1d      	blt.n	8007a84 <_strtol_l.constprop.0+0xb8>
 8007a48:	4581      	cmp	r9, r0
 8007a4a:	d31b      	bcc.n	8007a84 <_strtol_l.constprop.0+0xb8>
 8007a4c:	d101      	bne.n	8007a52 <_strtol_l.constprop.0+0x86>
 8007a4e:	45a2      	cmp	sl, r4
 8007a50:	db18      	blt.n	8007a84 <_strtol_l.constprop.0+0xb8>
 8007a52:	2701      	movs	r7, #1
 8007a54:	fb00 4003 	mla	r0, r0, r3, r4
 8007a58:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007a5c:	e7ea      	b.n	8007a34 <_strtol_l.constprop.0+0x68>
 8007a5e:	2c2b      	cmp	r4, #43	; 0x2b
 8007a60:	bf04      	itt	eq
 8007a62:	782c      	ldrbeq	r4, [r5, #0]
 8007a64:	1c85      	addeq	r5, r0, #2
 8007a66:	e7cd      	b.n	8007a04 <_strtol_l.constprop.0+0x38>
 8007a68:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8007a6c:	f1bc 0f19 	cmp.w	ip, #25
 8007a70:	d801      	bhi.n	8007a76 <_strtol_l.constprop.0+0xaa>
 8007a72:	3c37      	subs	r4, #55	; 0x37
 8007a74:	e7e4      	b.n	8007a40 <_strtol_l.constprop.0+0x74>
 8007a76:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8007a7a:	f1bc 0f19 	cmp.w	ip, #25
 8007a7e:	d804      	bhi.n	8007a8a <_strtol_l.constprop.0+0xbe>
 8007a80:	3c57      	subs	r4, #87	; 0x57
 8007a82:	e7dd      	b.n	8007a40 <_strtol_l.constprop.0+0x74>
 8007a84:	f04f 37ff 	mov.w	r7, #4294967295
 8007a88:	e7e6      	b.n	8007a58 <_strtol_l.constprop.0+0x8c>
 8007a8a:	2f00      	cmp	r7, #0
 8007a8c:	da07      	bge.n	8007a9e <_strtol_l.constprop.0+0xd2>
 8007a8e:	2322      	movs	r3, #34	; 0x22
 8007a90:	4670      	mov	r0, lr
 8007a92:	f8c8 3000 	str.w	r3, [r8]
 8007a96:	2a00      	cmp	r2, #0
 8007a98:	d0a4      	beq.n	80079e4 <_strtol_l.constprop.0+0x18>
 8007a9a:	1e69      	subs	r1, r5, #1
 8007a9c:	e005      	b.n	8007aaa <_strtol_l.constprop.0+0xde>
 8007a9e:	b106      	cbz	r6, 8007aa2 <_strtol_l.constprop.0+0xd6>
 8007aa0:	4240      	negs	r0, r0
 8007aa2:	2a00      	cmp	r2, #0
 8007aa4:	d09e      	beq.n	80079e4 <_strtol_l.constprop.0+0x18>
 8007aa6:	2f00      	cmp	r7, #0
 8007aa8:	d1f7      	bne.n	8007a9a <_strtol_l.constprop.0+0xce>
 8007aaa:	6011      	str	r1, [r2, #0]
 8007aac:	e79a      	b.n	80079e4 <_strtol_l.constprop.0+0x18>
 8007aae:	2430      	movs	r4, #48	; 0x30
 8007ab0:	2b00      	cmp	r3, #0
 8007ab2:	d1b5      	bne.n	8007a20 <_strtol_l.constprop.0+0x54>
 8007ab4:	2308      	movs	r3, #8
 8007ab6:	e7b3      	b.n	8007a20 <_strtol_l.constprop.0+0x54>
 8007ab8:	2c30      	cmp	r4, #48	; 0x30
 8007aba:	d0a9      	beq.n	8007a10 <_strtol_l.constprop.0+0x44>
 8007abc:	230a      	movs	r3, #10
 8007abe:	e7af      	b.n	8007a20 <_strtol_l.constprop.0+0x54>
 8007ac0:	0800a9f9 	.word	0x0800a9f9

08007ac4 <_strtol_r>:
 8007ac4:	f7ff bf82 	b.w	80079cc <_strtol_l.constprop.0>

08007ac8 <quorem>:
 8007ac8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007acc:	6903      	ldr	r3, [r0, #16]
 8007ace:	690c      	ldr	r4, [r1, #16]
 8007ad0:	4607      	mov	r7, r0
 8007ad2:	42a3      	cmp	r3, r4
 8007ad4:	f2c0 8082 	blt.w	8007bdc <quorem+0x114>
 8007ad8:	3c01      	subs	r4, #1
 8007ada:	f100 0514 	add.w	r5, r0, #20
 8007ade:	f101 0814 	add.w	r8, r1, #20
 8007ae2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007ae6:	9301      	str	r3, [sp, #4]
 8007ae8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007aec:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007af0:	3301      	adds	r3, #1
 8007af2:	429a      	cmp	r2, r3
 8007af4:	fbb2 f6f3 	udiv	r6, r2, r3
 8007af8:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8007afc:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007b00:	d331      	bcc.n	8007b66 <quorem+0x9e>
 8007b02:	f04f 0e00 	mov.w	lr, #0
 8007b06:	4640      	mov	r0, r8
 8007b08:	46ac      	mov	ip, r5
 8007b0a:	46f2      	mov	sl, lr
 8007b0c:	f850 2b04 	ldr.w	r2, [r0], #4
 8007b10:	b293      	uxth	r3, r2
 8007b12:	fb06 e303 	mla	r3, r6, r3, lr
 8007b16:	0c12      	lsrs	r2, r2, #16
 8007b18:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8007b1c:	b29b      	uxth	r3, r3
 8007b1e:	fb06 e202 	mla	r2, r6, r2, lr
 8007b22:	ebaa 0303 	sub.w	r3, sl, r3
 8007b26:	f8dc a000 	ldr.w	sl, [ip]
 8007b2a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8007b2e:	fa1f fa8a 	uxth.w	sl, sl
 8007b32:	4453      	add	r3, sl
 8007b34:	f8dc a000 	ldr.w	sl, [ip]
 8007b38:	b292      	uxth	r2, r2
 8007b3a:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8007b3e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007b42:	b29b      	uxth	r3, r3
 8007b44:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007b48:	4581      	cmp	r9, r0
 8007b4a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8007b4e:	f84c 3b04 	str.w	r3, [ip], #4
 8007b52:	d2db      	bcs.n	8007b0c <quorem+0x44>
 8007b54:	f855 300b 	ldr.w	r3, [r5, fp]
 8007b58:	b92b      	cbnz	r3, 8007b66 <quorem+0x9e>
 8007b5a:	9b01      	ldr	r3, [sp, #4]
 8007b5c:	3b04      	subs	r3, #4
 8007b5e:	429d      	cmp	r5, r3
 8007b60:	461a      	mov	r2, r3
 8007b62:	d32f      	bcc.n	8007bc4 <quorem+0xfc>
 8007b64:	613c      	str	r4, [r7, #16]
 8007b66:	4638      	mov	r0, r7
 8007b68:	f001 fd8a 	bl	8009680 <__mcmp>
 8007b6c:	2800      	cmp	r0, #0
 8007b6e:	db25      	blt.n	8007bbc <quorem+0xf4>
 8007b70:	4628      	mov	r0, r5
 8007b72:	f04f 0c00 	mov.w	ip, #0
 8007b76:	3601      	adds	r6, #1
 8007b78:	f858 1b04 	ldr.w	r1, [r8], #4
 8007b7c:	f8d0 e000 	ldr.w	lr, [r0]
 8007b80:	b28b      	uxth	r3, r1
 8007b82:	ebac 0303 	sub.w	r3, ip, r3
 8007b86:	fa1f f28e 	uxth.w	r2, lr
 8007b8a:	4413      	add	r3, r2
 8007b8c:	0c0a      	lsrs	r2, r1, #16
 8007b8e:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8007b92:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007b96:	b29b      	uxth	r3, r3
 8007b98:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007b9c:	45c1      	cmp	r9, r8
 8007b9e:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8007ba2:	f840 3b04 	str.w	r3, [r0], #4
 8007ba6:	d2e7      	bcs.n	8007b78 <quorem+0xb0>
 8007ba8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007bac:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007bb0:	b922      	cbnz	r2, 8007bbc <quorem+0xf4>
 8007bb2:	3b04      	subs	r3, #4
 8007bb4:	429d      	cmp	r5, r3
 8007bb6:	461a      	mov	r2, r3
 8007bb8:	d30a      	bcc.n	8007bd0 <quorem+0x108>
 8007bba:	613c      	str	r4, [r7, #16]
 8007bbc:	4630      	mov	r0, r6
 8007bbe:	b003      	add	sp, #12
 8007bc0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007bc4:	6812      	ldr	r2, [r2, #0]
 8007bc6:	3b04      	subs	r3, #4
 8007bc8:	2a00      	cmp	r2, #0
 8007bca:	d1cb      	bne.n	8007b64 <quorem+0x9c>
 8007bcc:	3c01      	subs	r4, #1
 8007bce:	e7c6      	b.n	8007b5e <quorem+0x96>
 8007bd0:	6812      	ldr	r2, [r2, #0]
 8007bd2:	3b04      	subs	r3, #4
 8007bd4:	2a00      	cmp	r2, #0
 8007bd6:	d1f0      	bne.n	8007bba <quorem+0xf2>
 8007bd8:	3c01      	subs	r4, #1
 8007bda:	e7eb      	b.n	8007bb4 <quorem+0xec>
 8007bdc:	2000      	movs	r0, #0
 8007bde:	e7ee      	b.n	8007bbe <quorem+0xf6>

08007be0 <_dtoa_r>:
 8007be0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007be4:	4616      	mov	r6, r2
 8007be6:	461f      	mov	r7, r3
 8007be8:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8007bea:	b099      	sub	sp, #100	; 0x64
 8007bec:	4605      	mov	r5, r0
 8007bee:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8007bf2:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 8007bf6:	b974      	cbnz	r4, 8007c16 <_dtoa_r+0x36>
 8007bf8:	2010      	movs	r0, #16
 8007bfa:	f001 fa43 	bl	8009084 <malloc>
 8007bfe:	4602      	mov	r2, r0
 8007c00:	6268      	str	r0, [r5, #36]	; 0x24
 8007c02:	b920      	cbnz	r0, 8007c0e <_dtoa_r+0x2e>
 8007c04:	21ea      	movs	r1, #234	; 0xea
 8007c06:	4ba8      	ldr	r3, [pc, #672]	; (8007ea8 <_dtoa_r+0x2c8>)
 8007c08:	48a8      	ldr	r0, [pc, #672]	; (8007eac <_dtoa_r+0x2cc>)
 8007c0a:	f002 fc1b 	bl	800a444 <__assert_func>
 8007c0e:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007c12:	6004      	str	r4, [r0, #0]
 8007c14:	60c4      	str	r4, [r0, #12]
 8007c16:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8007c18:	6819      	ldr	r1, [r3, #0]
 8007c1a:	b151      	cbz	r1, 8007c32 <_dtoa_r+0x52>
 8007c1c:	685a      	ldr	r2, [r3, #4]
 8007c1e:	2301      	movs	r3, #1
 8007c20:	4093      	lsls	r3, r2
 8007c22:	604a      	str	r2, [r1, #4]
 8007c24:	608b      	str	r3, [r1, #8]
 8007c26:	4628      	mov	r0, r5
 8007c28:	f001 faa2 	bl	8009170 <_Bfree>
 8007c2c:	2200      	movs	r2, #0
 8007c2e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8007c30:	601a      	str	r2, [r3, #0]
 8007c32:	1e3b      	subs	r3, r7, #0
 8007c34:	bfaf      	iteee	ge
 8007c36:	2300      	movge	r3, #0
 8007c38:	2201      	movlt	r2, #1
 8007c3a:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8007c3e:	9305      	strlt	r3, [sp, #20]
 8007c40:	bfa8      	it	ge
 8007c42:	f8c8 3000 	strge.w	r3, [r8]
 8007c46:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8007c4a:	4b99      	ldr	r3, [pc, #612]	; (8007eb0 <_dtoa_r+0x2d0>)
 8007c4c:	bfb8      	it	lt
 8007c4e:	f8c8 2000 	strlt.w	r2, [r8]
 8007c52:	ea33 0309 	bics.w	r3, r3, r9
 8007c56:	d119      	bne.n	8007c8c <_dtoa_r+0xac>
 8007c58:	f242 730f 	movw	r3, #9999	; 0x270f
 8007c5c:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8007c5e:	6013      	str	r3, [r2, #0]
 8007c60:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007c64:	4333      	orrs	r3, r6
 8007c66:	f000 857f 	beq.w	8008768 <_dtoa_r+0xb88>
 8007c6a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8007c6c:	b953      	cbnz	r3, 8007c84 <_dtoa_r+0xa4>
 8007c6e:	4b91      	ldr	r3, [pc, #580]	; (8007eb4 <_dtoa_r+0x2d4>)
 8007c70:	e022      	b.n	8007cb8 <_dtoa_r+0xd8>
 8007c72:	4b91      	ldr	r3, [pc, #580]	; (8007eb8 <_dtoa_r+0x2d8>)
 8007c74:	9303      	str	r3, [sp, #12]
 8007c76:	3308      	adds	r3, #8
 8007c78:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8007c7a:	6013      	str	r3, [r2, #0]
 8007c7c:	9803      	ldr	r0, [sp, #12]
 8007c7e:	b019      	add	sp, #100	; 0x64
 8007c80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c84:	4b8b      	ldr	r3, [pc, #556]	; (8007eb4 <_dtoa_r+0x2d4>)
 8007c86:	9303      	str	r3, [sp, #12]
 8007c88:	3303      	adds	r3, #3
 8007c8a:	e7f5      	b.n	8007c78 <_dtoa_r+0x98>
 8007c8c:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8007c90:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 8007c94:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007c98:	2200      	movs	r2, #0
 8007c9a:	2300      	movs	r3, #0
 8007c9c:	f7f8 fe84 	bl	80009a8 <__aeabi_dcmpeq>
 8007ca0:	4680      	mov	r8, r0
 8007ca2:	b158      	cbz	r0, 8007cbc <_dtoa_r+0xdc>
 8007ca4:	2301      	movs	r3, #1
 8007ca6:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8007ca8:	6013      	str	r3, [r2, #0]
 8007caa:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8007cac:	2b00      	cmp	r3, #0
 8007cae:	f000 8558 	beq.w	8008762 <_dtoa_r+0xb82>
 8007cb2:	4882      	ldr	r0, [pc, #520]	; (8007ebc <_dtoa_r+0x2dc>)
 8007cb4:	6018      	str	r0, [r3, #0]
 8007cb6:	1e43      	subs	r3, r0, #1
 8007cb8:	9303      	str	r3, [sp, #12]
 8007cba:	e7df      	b.n	8007c7c <_dtoa_r+0x9c>
 8007cbc:	ab16      	add	r3, sp, #88	; 0x58
 8007cbe:	9301      	str	r3, [sp, #4]
 8007cc0:	ab17      	add	r3, sp, #92	; 0x5c
 8007cc2:	9300      	str	r3, [sp, #0]
 8007cc4:	4628      	mov	r0, r5
 8007cc6:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8007cca:	f001 fdfb 	bl	80098c4 <__d2b>
 8007cce:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8007cd2:	4683      	mov	fp, r0
 8007cd4:	2c00      	cmp	r4, #0
 8007cd6:	d07f      	beq.n	8007dd8 <_dtoa_r+0x1f8>
 8007cd8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007cdc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007cde:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8007ce2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007ce6:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8007cea:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8007cee:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 8007cf2:	2200      	movs	r2, #0
 8007cf4:	4b72      	ldr	r3, [pc, #456]	; (8007ec0 <_dtoa_r+0x2e0>)
 8007cf6:	f7f8 fa37 	bl	8000168 <__aeabi_dsub>
 8007cfa:	a365      	add	r3, pc, #404	; (adr r3, 8007e90 <_dtoa_r+0x2b0>)
 8007cfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d00:	f7f8 fbea 	bl	80004d8 <__aeabi_dmul>
 8007d04:	a364      	add	r3, pc, #400	; (adr r3, 8007e98 <_dtoa_r+0x2b8>)
 8007d06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d0a:	f7f8 fa2f 	bl	800016c <__adddf3>
 8007d0e:	4606      	mov	r6, r0
 8007d10:	4620      	mov	r0, r4
 8007d12:	460f      	mov	r7, r1
 8007d14:	f7f8 fb76 	bl	8000404 <__aeabi_i2d>
 8007d18:	a361      	add	r3, pc, #388	; (adr r3, 8007ea0 <_dtoa_r+0x2c0>)
 8007d1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d1e:	f7f8 fbdb 	bl	80004d8 <__aeabi_dmul>
 8007d22:	4602      	mov	r2, r0
 8007d24:	460b      	mov	r3, r1
 8007d26:	4630      	mov	r0, r6
 8007d28:	4639      	mov	r1, r7
 8007d2a:	f7f8 fa1f 	bl	800016c <__adddf3>
 8007d2e:	4606      	mov	r6, r0
 8007d30:	460f      	mov	r7, r1
 8007d32:	f7f8 fe81 	bl	8000a38 <__aeabi_d2iz>
 8007d36:	2200      	movs	r2, #0
 8007d38:	4682      	mov	sl, r0
 8007d3a:	2300      	movs	r3, #0
 8007d3c:	4630      	mov	r0, r6
 8007d3e:	4639      	mov	r1, r7
 8007d40:	f7f8 fe3c 	bl	80009bc <__aeabi_dcmplt>
 8007d44:	b148      	cbz	r0, 8007d5a <_dtoa_r+0x17a>
 8007d46:	4650      	mov	r0, sl
 8007d48:	f7f8 fb5c 	bl	8000404 <__aeabi_i2d>
 8007d4c:	4632      	mov	r2, r6
 8007d4e:	463b      	mov	r3, r7
 8007d50:	f7f8 fe2a 	bl	80009a8 <__aeabi_dcmpeq>
 8007d54:	b908      	cbnz	r0, 8007d5a <_dtoa_r+0x17a>
 8007d56:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007d5a:	f1ba 0f16 	cmp.w	sl, #22
 8007d5e:	d858      	bhi.n	8007e12 <_dtoa_r+0x232>
 8007d60:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007d64:	4b57      	ldr	r3, [pc, #348]	; (8007ec4 <_dtoa_r+0x2e4>)
 8007d66:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8007d6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d6e:	f7f8 fe25 	bl	80009bc <__aeabi_dcmplt>
 8007d72:	2800      	cmp	r0, #0
 8007d74:	d04f      	beq.n	8007e16 <_dtoa_r+0x236>
 8007d76:	2300      	movs	r3, #0
 8007d78:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007d7c:	930f      	str	r3, [sp, #60]	; 0x3c
 8007d7e:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8007d80:	1b1c      	subs	r4, r3, r4
 8007d82:	1e63      	subs	r3, r4, #1
 8007d84:	9309      	str	r3, [sp, #36]	; 0x24
 8007d86:	bf49      	itett	mi
 8007d88:	f1c4 0301 	rsbmi	r3, r4, #1
 8007d8c:	2300      	movpl	r3, #0
 8007d8e:	9306      	strmi	r3, [sp, #24]
 8007d90:	2300      	movmi	r3, #0
 8007d92:	bf54      	ite	pl
 8007d94:	9306      	strpl	r3, [sp, #24]
 8007d96:	9309      	strmi	r3, [sp, #36]	; 0x24
 8007d98:	f1ba 0f00 	cmp.w	sl, #0
 8007d9c:	db3d      	blt.n	8007e1a <_dtoa_r+0x23a>
 8007d9e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007da0:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8007da4:	4453      	add	r3, sl
 8007da6:	9309      	str	r3, [sp, #36]	; 0x24
 8007da8:	2300      	movs	r3, #0
 8007daa:	930a      	str	r3, [sp, #40]	; 0x28
 8007dac:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007dae:	2b09      	cmp	r3, #9
 8007db0:	f200 808c 	bhi.w	8007ecc <_dtoa_r+0x2ec>
 8007db4:	2b05      	cmp	r3, #5
 8007db6:	bfc4      	itt	gt
 8007db8:	3b04      	subgt	r3, #4
 8007dba:	9322      	strgt	r3, [sp, #136]	; 0x88
 8007dbc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007dbe:	bfc8      	it	gt
 8007dc0:	2400      	movgt	r4, #0
 8007dc2:	f1a3 0302 	sub.w	r3, r3, #2
 8007dc6:	bfd8      	it	le
 8007dc8:	2401      	movle	r4, #1
 8007dca:	2b03      	cmp	r3, #3
 8007dcc:	f200 808a 	bhi.w	8007ee4 <_dtoa_r+0x304>
 8007dd0:	e8df f003 	tbb	[pc, r3]
 8007dd4:	5b4d4f2d 	.word	0x5b4d4f2d
 8007dd8:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 8007ddc:	441c      	add	r4, r3
 8007dde:	f204 4332 	addw	r3, r4, #1074	; 0x432
 8007de2:	2b20      	cmp	r3, #32
 8007de4:	bfc3      	ittte	gt
 8007de6:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8007dea:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 8007dee:	fa09 f303 	lslgt.w	r3, r9, r3
 8007df2:	f1c3 0320 	rsble	r3, r3, #32
 8007df6:	bfc6      	itte	gt
 8007df8:	fa26 f000 	lsrgt.w	r0, r6, r0
 8007dfc:	4318      	orrgt	r0, r3
 8007dfe:	fa06 f003 	lslle.w	r0, r6, r3
 8007e02:	f7f8 faef 	bl	80003e4 <__aeabi_ui2d>
 8007e06:	2301      	movs	r3, #1
 8007e08:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8007e0c:	3c01      	subs	r4, #1
 8007e0e:	9313      	str	r3, [sp, #76]	; 0x4c
 8007e10:	e76f      	b.n	8007cf2 <_dtoa_r+0x112>
 8007e12:	2301      	movs	r3, #1
 8007e14:	e7b2      	b.n	8007d7c <_dtoa_r+0x19c>
 8007e16:	900f      	str	r0, [sp, #60]	; 0x3c
 8007e18:	e7b1      	b.n	8007d7e <_dtoa_r+0x19e>
 8007e1a:	9b06      	ldr	r3, [sp, #24]
 8007e1c:	eba3 030a 	sub.w	r3, r3, sl
 8007e20:	9306      	str	r3, [sp, #24]
 8007e22:	f1ca 0300 	rsb	r3, sl, #0
 8007e26:	930a      	str	r3, [sp, #40]	; 0x28
 8007e28:	2300      	movs	r3, #0
 8007e2a:	930e      	str	r3, [sp, #56]	; 0x38
 8007e2c:	e7be      	b.n	8007dac <_dtoa_r+0x1cc>
 8007e2e:	2300      	movs	r3, #0
 8007e30:	930b      	str	r3, [sp, #44]	; 0x2c
 8007e32:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007e34:	2b00      	cmp	r3, #0
 8007e36:	dc58      	bgt.n	8007eea <_dtoa_r+0x30a>
 8007e38:	f04f 0901 	mov.w	r9, #1
 8007e3c:	464b      	mov	r3, r9
 8007e3e:	f8cd 9020 	str.w	r9, [sp, #32]
 8007e42:	f8cd 908c 	str.w	r9, [sp, #140]	; 0x8c
 8007e46:	2200      	movs	r2, #0
 8007e48:	6a68      	ldr	r0, [r5, #36]	; 0x24
 8007e4a:	6042      	str	r2, [r0, #4]
 8007e4c:	2204      	movs	r2, #4
 8007e4e:	f102 0614 	add.w	r6, r2, #20
 8007e52:	429e      	cmp	r6, r3
 8007e54:	6841      	ldr	r1, [r0, #4]
 8007e56:	d94e      	bls.n	8007ef6 <_dtoa_r+0x316>
 8007e58:	4628      	mov	r0, r5
 8007e5a:	f001 f949 	bl	80090f0 <_Balloc>
 8007e5e:	9003      	str	r0, [sp, #12]
 8007e60:	2800      	cmp	r0, #0
 8007e62:	d14c      	bne.n	8007efe <_dtoa_r+0x31e>
 8007e64:	4602      	mov	r2, r0
 8007e66:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8007e6a:	4b17      	ldr	r3, [pc, #92]	; (8007ec8 <_dtoa_r+0x2e8>)
 8007e6c:	e6cc      	b.n	8007c08 <_dtoa_r+0x28>
 8007e6e:	2301      	movs	r3, #1
 8007e70:	e7de      	b.n	8007e30 <_dtoa_r+0x250>
 8007e72:	2300      	movs	r3, #0
 8007e74:	930b      	str	r3, [sp, #44]	; 0x2c
 8007e76:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007e78:	eb0a 0903 	add.w	r9, sl, r3
 8007e7c:	f109 0301 	add.w	r3, r9, #1
 8007e80:	2b01      	cmp	r3, #1
 8007e82:	9308      	str	r3, [sp, #32]
 8007e84:	bfb8      	it	lt
 8007e86:	2301      	movlt	r3, #1
 8007e88:	e7dd      	b.n	8007e46 <_dtoa_r+0x266>
 8007e8a:	2301      	movs	r3, #1
 8007e8c:	e7f2      	b.n	8007e74 <_dtoa_r+0x294>
 8007e8e:	bf00      	nop
 8007e90:	636f4361 	.word	0x636f4361
 8007e94:	3fd287a7 	.word	0x3fd287a7
 8007e98:	8b60c8b3 	.word	0x8b60c8b3
 8007e9c:	3fc68a28 	.word	0x3fc68a28
 8007ea0:	509f79fb 	.word	0x509f79fb
 8007ea4:	3fd34413 	.word	0x3fd34413
 8007ea8:	0800ab06 	.word	0x0800ab06
 8007eac:	0800ab1d 	.word	0x0800ab1d
 8007eb0:	7ff00000 	.word	0x7ff00000
 8007eb4:	0800ab02 	.word	0x0800ab02
 8007eb8:	0800aaf9 	.word	0x0800aaf9
 8007ebc:	0800a979 	.word	0x0800a979
 8007ec0:	3ff80000 	.word	0x3ff80000
 8007ec4:	0800acf0 	.word	0x0800acf0
 8007ec8:	0800ab78 	.word	0x0800ab78
 8007ecc:	2401      	movs	r4, #1
 8007ece:	2300      	movs	r3, #0
 8007ed0:	940b      	str	r4, [sp, #44]	; 0x2c
 8007ed2:	9322      	str	r3, [sp, #136]	; 0x88
 8007ed4:	f04f 39ff 	mov.w	r9, #4294967295
 8007ed8:	2200      	movs	r2, #0
 8007eda:	2312      	movs	r3, #18
 8007edc:	f8cd 9020 	str.w	r9, [sp, #32]
 8007ee0:	9223      	str	r2, [sp, #140]	; 0x8c
 8007ee2:	e7b0      	b.n	8007e46 <_dtoa_r+0x266>
 8007ee4:	2301      	movs	r3, #1
 8007ee6:	930b      	str	r3, [sp, #44]	; 0x2c
 8007ee8:	e7f4      	b.n	8007ed4 <_dtoa_r+0x2f4>
 8007eea:	f8dd 908c 	ldr.w	r9, [sp, #140]	; 0x8c
 8007eee:	464b      	mov	r3, r9
 8007ef0:	f8cd 9020 	str.w	r9, [sp, #32]
 8007ef4:	e7a7      	b.n	8007e46 <_dtoa_r+0x266>
 8007ef6:	3101      	adds	r1, #1
 8007ef8:	6041      	str	r1, [r0, #4]
 8007efa:	0052      	lsls	r2, r2, #1
 8007efc:	e7a7      	b.n	8007e4e <_dtoa_r+0x26e>
 8007efe:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8007f00:	9a03      	ldr	r2, [sp, #12]
 8007f02:	601a      	str	r2, [r3, #0]
 8007f04:	9b08      	ldr	r3, [sp, #32]
 8007f06:	2b0e      	cmp	r3, #14
 8007f08:	f200 80a8 	bhi.w	800805c <_dtoa_r+0x47c>
 8007f0c:	2c00      	cmp	r4, #0
 8007f0e:	f000 80a5 	beq.w	800805c <_dtoa_r+0x47c>
 8007f12:	f1ba 0f00 	cmp.w	sl, #0
 8007f16:	dd34      	ble.n	8007f82 <_dtoa_r+0x3a2>
 8007f18:	4a9a      	ldr	r2, [pc, #616]	; (8008184 <_dtoa_r+0x5a4>)
 8007f1a:	f00a 030f 	and.w	r3, sl, #15
 8007f1e:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8007f22:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8007f26:	e9d3 3400 	ldrd	r3, r4, [r3]
 8007f2a:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8007f2e:	ea4f 142a 	mov.w	r4, sl, asr #4
 8007f32:	d016      	beq.n	8007f62 <_dtoa_r+0x382>
 8007f34:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007f38:	4b93      	ldr	r3, [pc, #588]	; (8008188 <_dtoa_r+0x5a8>)
 8007f3a:	2703      	movs	r7, #3
 8007f3c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007f40:	f7f8 fbf4 	bl	800072c <__aeabi_ddiv>
 8007f44:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007f48:	f004 040f 	and.w	r4, r4, #15
 8007f4c:	4e8e      	ldr	r6, [pc, #568]	; (8008188 <_dtoa_r+0x5a8>)
 8007f4e:	b954      	cbnz	r4, 8007f66 <_dtoa_r+0x386>
 8007f50:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007f54:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007f58:	f7f8 fbe8 	bl	800072c <__aeabi_ddiv>
 8007f5c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007f60:	e029      	b.n	8007fb6 <_dtoa_r+0x3d6>
 8007f62:	2702      	movs	r7, #2
 8007f64:	e7f2      	b.n	8007f4c <_dtoa_r+0x36c>
 8007f66:	07e1      	lsls	r1, r4, #31
 8007f68:	d508      	bpl.n	8007f7c <_dtoa_r+0x39c>
 8007f6a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007f6e:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007f72:	f7f8 fab1 	bl	80004d8 <__aeabi_dmul>
 8007f76:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8007f7a:	3701      	adds	r7, #1
 8007f7c:	1064      	asrs	r4, r4, #1
 8007f7e:	3608      	adds	r6, #8
 8007f80:	e7e5      	b.n	8007f4e <_dtoa_r+0x36e>
 8007f82:	f000 80a5 	beq.w	80080d0 <_dtoa_r+0x4f0>
 8007f86:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007f8a:	f1ca 0400 	rsb	r4, sl, #0
 8007f8e:	4b7d      	ldr	r3, [pc, #500]	; (8008184 <_dtoa_r+0x5a4>)
 8007f90:	f004 020f 	and.w	r2, r4, #15
 8007f94:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007f98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f9c:	f7f8 fa9c 	bl	80004d8 <__aeabi_dmul>
 8007fa0:	2702      	movs	r7, #2
 8007fa2:	2300      	movs	r3, #0
 8007fa4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007fa8:	4e77      	ldr	r6, [pc, #476]	; (8008188 <_dtoa_r+0x5a8>)
 8007faa:	1124      	asrs	r4, r4, #4
 8007fac:	2c00      	cmp	r4, #0
 8007fae:	f040 8084 	bne.w	80080ba <_dtoa_r+0x4da>
 8007fb2:	2b00      	cmp	r3, #0
 8007fb4:	d1d2      	bne.n	8007f5c <_dtoa_r+0x37c>
 8007fb6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007fb8:	2b00      	cmp	r3, #0
 8007fba:	f000 808b 	beq.w	80080d4 <_dtoa_r+0x4f4>
 8007fbe:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8007fc2:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8007fc6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007fca:	2200      	movs	r2, #0
 8007fcc:	4b6f      	ldr	r3, [pc, #444]	; (800818c <_dtoa_r+0x5ac>)
 8007fce:	f7f8 fcf5 	bl	80009bc <__aeabi_dcmplt>
 8007fd2:	2800      	cmp	r0, #0
 8007fd4:	d07e      	beq.n	80080d4 <_dtoa_r+0x4f4>
 8007fd6:	9b08      	ldr	r3, [sp, #32]
 8007fd8:	2b00      	cmp	r3, #0
 8007fda:	d07b      	beq.n	80080d4 <_dtoa_r+0x4f4>
 8007fdc:	f1b9 0f00 	cmp.w	r9, #0
 8007fe0:	dd38      	ble.n	8008054 <_dtoa_r+0x474>
 8007fe2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007fe6:	2200      	movs	r2, #0
 8007fe8:	4b69      	ldr	r3, [pc, #420]	; (8008190 <_dtoa_r+0x5b0>)
 8007fea:	f7f8 fa75 	bl	80004d8 <__aeabi_dmul>
 8007fee:	464c      	mov	r4, r9
 8007ff0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007ff4:	f10a 38ff 	add.w	r8, sl, #4294967295
 8007ff8:	3701      	adds	r7, #1
 8007ffa:	4638      	mov	r0, r7
 8007ffc:	f7f8 fa02 	bl	8000404 <__aeabi_i2d>
 8008000:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008004:	f7f8 fa68 	bl	80004d8 <__aeabi_dmul>
 8008008:	2200      	movs	r2, #0
 800800a:	4b62      	ldr	r3, [pc, #392]	; (8008194 <_dtoa_r+0x5b4>)
 800800c:	f7f8 f8ae 	bl	800016c <__adddf3>
 8008010:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8008014:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8008018:	9611      	str	r6, [sp, #68]	; 0x44
 800801a:	2c00      	cmp	r4, #0
 800801c:	d15d      	bne.n	80080da <_dtoa_r+0x4fa>
 800801e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008022:	2200      	movs	r2, #0
 8008024:	4b5c      	ldr	r3, [pc, #368]	; (8008198 <_dtoa_r+0x5b8>)
 8008026:	f7f8 f89f 	bl	8000168 <__aeabi_dsub>
 800802a:	4602      	mov	r2, r0
 800802c:	460b      	mov	r3, r1
 800802e:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008032:	4633      	mov	r3, r6
 8008034:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008036:	f7f8 fcdf 	bl	80009f8 <__aeabi_dcmpgt>
 800803a:	2800      	cmp	r0, #0
 800803c:	f040 829c 	bne.w	8008578 <_dtoa_r+0x998>
 8008040:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008044:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008046:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800804a:	f7f8 fcb7 	bl	80009bc <__aeabi_dcmplt>
 800804e:	2800      	cmp	r0, #0
 8008050:	f040 8290 	bne.w	8008574 <_dtoa_r+0x994>
 8008054:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8008058:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800805c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800805e:	2b00      	cmp	r3, #0
 8008060:	f2c0 8152 	blt.w	8008308 <_dtoa_r+0x728>
 8008064:	f1ba 0f0e 	cmp.w	sl, #14
 8008068:	f300 814e 	bgt.w	8008308 <_dtoa_r+0x728>
 800806c:	4b45      	ldr	r3, [pc, #276]	; (8008184 <_dtoa_r+0x5a4>)
 800806e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8008072:	e9d3 3400 	ldrd	r3, r4, [r3]
 8008076:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800807a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800807c:	2b00      	cmp	r3, #0
 800807e:	f280 80db 	bge.w	8008238 <_dtoa_r+0x658>
 8008082:	9b08      	ldr	r3, [sp, #32]
 8008084:	2b00      	cmp	r3, #0
 8008086:	f300 80d7 	bgt.w	8008238 <_dtoa_r+0x658>
 800808a:	f040 8272 	bne.w	8008572 <_dtoa_r+0x992>
 800808e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008092:	2200      	movs	r2, #0
 8008094:	4b40      	ldr	r3, [pc, #256]	; (8008198 <_dtoa_r+0x5b8>)
 8008096:	f7f8 fa1f 	bl	80004d8 <__aeabi_dmul>
 800809a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800809e:	f7f8 fca1 	bl	80009e4 <__aeabi_dcmpge>
 80080a2:	9c08      	ldr	r4, [sp, #32]
 80080a4:	4626      	mov	r6, r4
 80080a6:	2800      	cmp	r0, #0
 80080a8:	f040 8248 	bne.w	800853c <_dtoa_r+0x95c>
 80080ac:	2331      	movs	r3, #49	; 0x31
 80080ae:	9f03      	ldr	r7, [sp, #12]
 80080b0:	f10a 0a01 	add.w	sl, sl, #1
 80080b4:	f807 3b01 	strb.w	r3, [r7], #1
 80080b8:	e244      	b.n	8008544 <_dtoa_r+0x964>
 80080ba:	07e2      	lsls	r2, r4, #31
 80080bc:	d505      	bpl.n	80080ca <_dtoa_r+0x4ea>
 80080be:	e9d6 2300 	ldrd	r2, r3, [r6]
 80080c2:	f7f8 fa09 	bl	80004d8 <__aeabi_dmul>
 80080c6:	2301      	movs	r3, #1
 80080c8:	3701      	adds	r7, #1
 80080ca:	1064      	asrs	r4, r4, #1
 80080cc:	3608      	adds	r6, #8
 80080ce:	e76d      	b.n	8007fac <_dtoa_r+0x3cc>
 80080d0:	2702      	movs	r7, #2
 80080d2:	e770      	b.n	8007fb6 <_dtoa_r+0x3d6>
 80080d4:	46d0      	mov	r8, sl
 80080d6:	9c08      	ldr	r4, [sp, #32]
 80080d8:	e78f      	b.n	8007ffa <_dtoa_r+0x41a>
 80080da:	9903      	ldr	r1, [sp, #12]
 80080dc:	4b29      	ldr	r3, [pc, #164]	; (8008184 <_dtoa_r+0x5a4>)
 80080de:	4421      	add	r1, r4
 80080e0:	9112      	str	r1, [sp, #72]	; 0x48
 80080e2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80080e4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80080e8:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 80080ec:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80080f0:	2900      	cmp	r1, #0
 80080f2:	d055      	beq.n	80081a0 <_dtoa_r+0x5c0>
 80080f4:	2000      	movs	r0, #0
 80080f6:	4929      	ldr	r1, [pc, #164]	; (800819c <_dtoa_r+0x5bc>)
 80080f8:	f7f8 fb18 	bl	800072c <__aeabi_ddiv>
 80080fc:	463b      	mov	r3, r7
 80080fe:	4632      	mov	r2, r6
 8008100:	f7f8 f832 	bl	8000168 <__aeabi_dsub>
 8008104:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8008108:	9f03      	ldr	r7, [sp, #12]
 800810a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800810e:	f7f8 fc93 	bl	8000a38 <__aeabi_d2iz>
 8008112:	4604      	mov	r4, r0
 8008114:	f7f8 f976 	bl	8000404 <__aeabi_i2d>
 8008118:	4602      	mov	r2, r0
 800811a:	460b      	mov	r3, r1
 800811c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008120:	f7f8 f822 	bl	8000168 <__aeabi_dsub>
 8008124:	4602      	mov	r2, r0
 8008126:	460b      	mov	r3, r1
 8008128:	3430      	adds	r4, #48	; 0x30
 800812a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800812e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008132:	f807 4b01 	strb.w	r4, [r7], #1
 8008136:	f7f8 fc41 	bl	80009bc <__aeabi_dcmplt>
 800813a:	2800      	cmp	r0, #0
 800813c:	d174      	bne.n	8008228 <_dtoa_r+0x648>
 800813e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008142:	2000      	movs	r0, #0
 8008144:	4911      	ldr	r1, [pc, #68]	; (800818c <_dtoa_r+0x5ac>)
 8008146:	f7f8 f80f 	bl	8000168 <__aeabi_dsub>
 800814a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800814e:	f7f8 fc35 	bl	80009bc <__aeabi_dcmplt>
 8008152:	2800      	cmp	r0, #0
 8008154:	f040 80b7 	bne.w	80082c6 <_dtoa_r+0x6e6>
 8008158:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800815a:	429f      	cmp	r7, r3
 800815c:	f43f af7a 	beq.w	8008054 <_dtoa_r+0x474>
 8008160:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008164:	2200      	movs	r2, #0
 8008166:	4b0a      	ldr	r3, [pc, #40]	; (8008190 <_dtoa_r+0x5b0>)
 8008168:	f7f8 f9b6 	bl	80004d8 <__aeabi_dmul>
 800816c:	2200      	movs	r2, #0
 800816e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8008172:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008176:	4b06      	ldr	r3, [pc, #24]	; (8008190 <_dtoa_r+0x5b0>)
 8008178:	f7f8 f9ae 	bl	80004d8 <__aeabi_dmul>
 800817c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008180:	e7c3      	b.n	800810a <_dtoa_r+0x52a>
 8008182:	bf00      	nop
 8008184:	0800acf0 	.word	0x0800acf0
 8008188:	0800acc8 	.word	0x0800acc8
 800818c:	3ff00000 	.word	0x3ff00000
 8008190:	40240000 	.word	0x40240000
 8008194:	401c0000 	.word	0x401c0000
 8008198:	40140000 	.word	0x40140000
 800819c:	3fe00000 	.word	0x3fe00000
 80081a0:	4630      	mov	r0, r6
 80081a2:	4639      	mov	r1, r7
 80081a4:	f7f8 f998 	bl	80004d8 <__aeabi_dmul>
 80081a8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80081aa:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80081ae:	9c03      	ldr	r4, [sp, #12]
 80081b0:	9314      	str	r3, [sp, #80]	; 0x50
 80081b2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80081b6:	f7f8 fc3f 	bl	8000a38 <__aeabi_d2iz>
 80081ba:	9015      	str	r0, [sp, #84]	; 0x54
 80081bc:	f7f8 f922 	bl	8000404 <__aeabi_i2d>
 80081c0:	4602      	mov	r2, r0
 80081c2:	460b      	mov	r3, r1
 80081c4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80081c8:	f7f7 ffce 	bl	8000168 <__aeabi_dsub>
 80081cc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80081ce:	4606      	mov	r6, r0
 80081d0:	3330      	adds	r3, #48	; 0x30
 80081d2:	f804 3b01 	strb.w	r3, [r4], #1
 80081d6:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80081d8:	460f      	mov	r7, r1
 80081da:	429c      	cmp	r4, r3
 80081dc:	f04f 0200 	mov.w	r2, #0
 80081e0:	d124      	bne.n	800822c <_dtoa_r+0x64c>
 80081e2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80081e6:	4bb0      	ldr	r3, [pc, #704]	; (80084a8 <_dtoa_r+0x8c8>)
 80081e8:	f7f7 ffc0 	bl	800016c <__adddf3>
 80081ec:	4602      	mov	r2, r0
 80081ee:	460b      	mov	r3, r1
 80081f0:	4630      	mov	r0, r6
 80081f2:	4639      	mov	r1, r7
 80081f4:	f7f8 fc00 	bl	80009f8 <__aeabi_dcmpgt>
 80081f8:	2800      	cmp	r0, #0
 80081fa:	d163      	bne.n	80082c4 <_dtoa_r+0x6e4>
 80081fc:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008200:	2000      	movs	r0, #0
 8008202:	49a9      	ldr	r1, [pc, #676]	; (80084a8 <_dtoa_r+0x8c8>)
 8008204:	f7f7 ffb0 	bl	8000168 <__aeabi_dsub>
 8008208:	4602      	mov	r2, r0
 800820a:	460b      	mov	r3, r1
 800820c:	4630      	mov	r0, r6
 800820e:	4639      	mov	r1, r7
 8008210:	f7f8 fbd4 	bl	80009bc <__aeabi_dcmplt>
 8008214:	2800      	cmp	r0, #0
 8008216:	f43f af1d 	beq.w	8008054 <_dtoa_r+0x474>
 800821a:	9f14      	ldr	r7, [sp, #80]	; 0x50
 800821c:	1e7b      	subs	r3, r7, #1
 800821e:	9314      	str	r3, [sp, #80]	; 0x50
 8008220:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 8008224:	2b30      	cmp	r3, #48	; 0x30
 8008226:	d0f8      	beq.n	800821a <_dtoa_r+0x63a>
 8008228:	46c2      	mov	sl, r8
 800822a:	e03b      	b.n	80082a4 <_dtoa_r+0x6c4>
 800822c:	4b9f      	ldr	r3, [pc, #636]	; (80084ac <_dtoa_r+0x8cc>)
 800822e:	f7f8 f953 	bl	80004d8 <__aeabi_dmul>
 8008232:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008236:	e7bc      	b.n	80081b2 <_dtoa_r+0x5d2>
 8008238:	9f03      	ldr	r7, [sp, #12]
 800823a:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 800823e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008242:	4640      	mov	r0, r8
 8008244:	4649      	mov	r1, r9
 8008246:	f7f8 fa71 	bl	800072c <__aeabi_ddiv>
 800824a:	f7f8 fbf5 	bl	8000a38 <__aeabi_d2iz>
 800824e:	4604      	mov	r4, r0
 8008250:	f7f8 f8d8 	bl	8000404 <__aeabi_i2d>
 8008254:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008258:	f7f8 f93e 	bl	80004d8 <__aeabi_dmul>
 800825c:	4602      	mov	r2, r0
 800825e:	460b      	mov	r3, r1
 8008260:	4640      	mov	r0, r8
 8008262:	4649      	mov	r1, r9
 8008264:	f7f7 ff80 	bl	8000168 <__aeabi_dsub>
 8008268:	f104 0630 	add.w	r6, r4, #48	; 0x30
 800826c:	f807 6b01 	strb.w	r6, [r7], #1
 8008270:	9e03      	ldr	r6, [sp, #12]
 8008272:	f8dd c020 	ldr.w	ip, [sp, #32]
 8008276:	1bbe      	subs	r6, r7, r6
 8008278:	45b4      	cmp	ip, r6
 800827a:	4602      	mov	r2, r0
 800827c:	460b      	mov	r3, r1
 800827e:	d136      	bne.n	80082ee <_dtoa_r+0x70e>
 8008280:	f7f7 ff74 	bl	800016c <__adddf3>
 8008284:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008288:	4680      	mov	r8, r0
 800828a:	4689      	mov	r9, r1
 800828c:	f7f8 fbb4 	bl	80009f8 <__aeabi_dcmpgt>
 8008290:	bb58      	cbnz	r0, 80082ea <_dtoa_r+0x70a>
 8008292:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008296:	4640      	mov	r0, r8
 8008298:	4649      	mov	r1, r9
 800829a:	f7f8 fb85 	bl	80009a8 <__aeabi_dcmpeq>
 800829e:	b108      	cbz	r0, 80082a4 <_dtoa_r+0x6c4>
 80082a0:	07e1      	lsls	r1, r4, #31
 80082a2:	d422      	bmi.n	80082ea <_dtoa_r+0x70a>
 80082a4:	4628      	mov	r0, r5
 80082a6:	4659      	mov	r1, fp
 80082a8:	f000 ff62 	bl	8009170 <_Bfree>
 80082ac:	2300      	movs	r3, #0
 80082ae:	703b      	strb	r3, [r7, #0]
 80082b0:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80082b2:	f10a 0001 	add.w	r0, sl, #1
 80082b6:	6018      	str	r0, [r3, #0]
 80082b8:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80082ba:	2b00      	cmp	r3, #0
 80082bc:	f43f acde 	beq.w	8007c7c <_dtoa_r+0x9c>
 80082c0:	601f      	str	r7, [r3, #0]
 80082c2:	e4db      	b.n	8007c7c <_dtoa_r+0x9c>
 80082c4:	4627      	mov	r7, r4
 80082c6:	463b      	mov	r3, r7
 80082c8:	461f      	mov	r7, r3
 80082ca:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80082ce:	2a39      	cmp	r2, #57	; 0x39
 80082d0:	d107      	bne.n	80082e2 <_dtoa_r+0x702>
 80082d2:	9a03      	ldr	r2, [sp, #12]
 80082d4:	429a      	cmp	r2, r3
 80082d6:	d1f7      	bne.n	80082c8 <_dtoa_r+0x6e8>
 80082d8:	2230      	movs	r2, #48	; 0x30
 80082da:	9903      	ldr	r1, [sp, #12]
 80082dc:	f108 0801 	add.w	r8, r8, #1
 80082e0:	700a      	strb	r2, [r1, #0]
 80082e2:	781a      	ldrb	r2, [r3, #0]
 80082e4:	3201      	adds	r2, #1
 80082e6:	701a      	strb	r2, [r3, #0]
 80082e8:	e79e      	b.n	8008228 <_dtoa_r+0x648>
 80082ea:	46d0      	mov	r8, sl
 80082ec:	e7eb      	b.n	80082c6 <_dtoa_r+0x6e6>
 80082ee:	2200      	movs	r2, #0
 80082f0:	4b6e      	ldr	r3, [pc, #440]	; (80084ac <_dtoa_r+0x8cc>)
 80082f2:	f7f8 f8f1 	bl	80004d8 <__aeabi_dmul>
 80082f6:	2200      	movs	r2, #0
 80082f8:	2300      	movs	r3, #0
 80082fa:	4680      	mov	r8, r0
 80082fc:	4689      	mov	r9, r1
 80082fe:	f7f8 fb53 	bl	80009a8 <__aeabi_dcmpeq>
 8008302:	2800      	cmp	r0, #0
 8008304:	d09b      	beq.n	800823e <_dtoa_r+0x65e>
 8008306:	e7cd      	b.n	80082a4 <_dtoa_r+0x6c4>
 8008308:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800830a:	2a00      	cmp	r2, #0
 800830c:	f000 80d0 	beq.w	80084b0 <_dtoa_r+0x8d0>
 8008310:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8008312:	2a01      	cmp	r2, #1
 8008314:	f300 80ae 	bgt.w	8008474 <_dtoa_r+0x894>
 8008318:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800831a:	2a00      	cmp	r2, #0
 800831c:	f000 80a6 	beq.w	800846c <_dtoa_r+0x88c>
 8008320:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8008324:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8008326:	9f06      	ldr	r7, [sp, #24]
 8008328:	9a06      	ldr	r2, [sp, #24]
 800832a:	2101      	movs	r1, #1
 800832c:	441a      	add	r2, r3
 800832e:	9206      	str	r2, [sp, #24]
 8008330:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008332:	4628      	mov	r0, r5
 8008334:	441a      	add	r2, r3
 8008336:	9209      	str	r2, [sp, #36]	; 0x24
 8008338:	f001 f81a 	bl	8009370 <__i2b>
 800833c:	4606      	mov	r6, r0
 800833e:	2f00      	cmp	r7, #0
 8008340:	dd0c      	ble.n	800835c <_dtoa_r+0x77c>
 8008342:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008344:	2b00      	cmp	r3, #0
 8008346:	dd09      	ble.n	800835c <_dtoa_r+0x77c>
 8008348:	42bb      	cmp	r3, r7
 800834a:	bfa8      	it	ge
 800834c:	463b      	movge	r3, r7
 800834e:	9a06      	ldr	r2, [sp, #24]
 8008350:	1aff      	subs	r7, r7, r3
 8008352:	1ad2      	subs	r2, r2, r3
 8008354:	9206      	str	r2, [sp, #24]
 8008356:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008358:	1ad3      	subs	r3, r2, r3
 800835a:	9309      	str	r3, [sp, #36]	; 0x24
 800835c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800835e:	b1f3      	cbz	r3, 800839e <_dtoa_r+0x7be>
 8008360:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008362:	2b00      	cmp	r3, #0
 8008364:	f000 80a8 	beq.w	80084b8 <_dtoa_r+0x8d8>
 8008368:	2c00      	cmp	r4, #0
 800836a:	dd10      	ble.n	800838e <_dtoa_r+0x7ae>
 800836c:	4631      	mov	r1, r6
 800836e:	4622      	mov	r2, r4
 8008370:	4628      	mov	r0, r5
 8008372:	f001 f8bb 	bl	80094ec <__pow5mult>
 8008376:	465a      	mov	r2, fp
 8008378:	4601      	mov	r1, r0
 800837a:	4606      	mov	r6, r0
 800837c:	4628      	mov	r0, r5
 800837e:	f001 f80d 	bl	800939c <__multiply>
 8008382:	4680      	mov	r8, r0
 8008384:	4659      	mov	r1, fp
 8008386:	4628      	mov	r0, r5
 8008388:	f000 fef2 	bl	8009170 <_Bfree>
 800838c:	46c3      	mov	fp, r8
 800838e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008390:	1b1a      	subs	r2, r3, r4
 8008392:	d004      	beq.n	800839e <_dtoa_r+0x7be>
 8008394:	4659      	mov	r1, fp
 8008396:	4628      	mov	r0, r5
 8008398:	f001 f8a8 	bl	80094ec <__pow5mult>
 800839c:	4683      	mov	fp, r0
 800839e:	2101      	movs	r1, #1
 80083a0:	4628      	mov	r0, r5
 80083a2:	f000 ffe5 	bl	8009370 <__i2b>
 80083a6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80083a8:	4604      	mov	r4, r0
 80083aa:	2b00      	cmp	r3, #0
 80083ac:	f340 8086 	ble.w	80084bc <_dtoa_r+0x8dc>
 80083b0:	461a      	mov	r2, r3
 80083b2:	4601      	mov	r1, r0
 80083b4:	4628      	mov	r0, r5
 80083b6:	f001 f899 	bl	80094ec <__pow5mult>
 80083ba:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80083bc:	4604      	mov	r4, r0
 80083be:	2b01      	cmp	r3, #1
 80083c0:	dd7f      	ble.n	80084c2 <_dtoa_r+0x8e2>
 80083c2:	f04f 0800 	mov.w	r8, #0
 80083c6:	6923      	ldr	r3, [r4, #16]
 80083c8:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80083cc:	6918      	ldr	r0, [r3, #16]
 80083ce:	f000 ff81 	bl	80092d4 <__hi0bits>
 80083d2:	f1c0 0020 	rsb	r0, r0, #32
 80083d6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80083d8:	4418      	add	r0, r3
 80083da:	f010 001f 	ands.w	r0, r0, #31
 80083de:	f000 8092 	beq.w	8008506 <_dtoa_r+0x926>
 80083e2:	f1c0 0320 	rsb	r3, r0, #32
 80083e6:	2b04      	cmp	r3, #4
 80083e8:	f340 808a 	ble.w	8008500 <_dtoa_r+0x920>
 80083ec:	f1c0 001c 	rsb	r0, r0, #28
 80083f0:	9b06      	ldr	r3, [sp, #24]
 80083f2:	4407      	add	r7, r0
 80083f4:	4403      	add	r3, r0
 80083f6:	9306      	str	r3, [sp, #24]
 80083f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80083fa:	4403      	add	r3, r0
 80083fc:	9309      	str	r3, [sp, #36]	; 0x24
 80083fe:	9b06      	ldr	r3, [sp, #24]
 8008400:	2b00      	cmp	r3, #0
 8008402:	dd05      	ble.n	8008410 <_dtoa_r+0x830>
 8008404:	4659      	mov	r1, fp
 8008406:	461a      	mov	r2, r3
 8008408:	4628      	mov	r0, r5
 800840a:	f001 f8c9 	bl	80095a0 <__lshift>
 800840e:	4683      	mov	fp, r0
 8008410:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008412:	2b00      	cmp	r3, #0
 8008414:	dd05      	ble.n	8008422 <_dtoa_r+0x842>
 8008416:	4621      	mov	r1, r4
 8008418:	461a      	mov	r2, r3
 800841a:	4628      	mov	r0, r5
 800841c:	f001 f8c0 	bl	80095a0 <__lshift>
 8008420:	4604      	mov	r4, r0
 8008422:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008424:	2b00      	cmp	r3, #0
 8008426:	d070      	beq.n	800850a <_dtoa_r+0x92a>
 8008428:	4621      	mov	r1, r4
 800842a:	4658      	mov	r0, fp
 800842c:	f001 f928 	bl	8009680 <__mcmp>
 8008430:	2800      	cmp	r0, #0
 8008432:	da6a      	bge.n	800850a <_dtoa_r+0x92a>
 8008434:	2300      	movs	r3, #0
 8008436:	4659      	mov	r1, fp
 8008438:	220a      	movs	r2, #10
 800843a:	4628      	mov	r0, r5
 800843c:	f000 feba 	bl	80091b4 <__multadd>
 8008440:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008442:	4683      	mov	fp, r0
 8008444:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008448:	2b00      	cmp	r3, #0
 800844a:	f000 8194 	beq.w	8008776 <_dtoa_r+0xb96>
 800844e:	4631      	mov	r1, r6
 8008450:	2300      	movs	r3, #0
 8008452:	220a      	movs	r2, #10
 8008454:	4628      	mov	r0, r5
 8008456:	f000 fead 	bl	80091b4 <__multadd>
 800845a:	f1b9 0f00 	cmp.w	r9, #0
 800845e:	4606      	mov	r6, r0
 8008460:	f300 8093 	bgt.w	800858a <_dtoa_r+0x9aa>
 8008464:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008466:	2b02      	cmp	r3, #2
 8008468:	dc57      	bgt.n	800851a <_dtoa_r+0x93a>
 800846a:	e08e      	b.n	800858a <_dtoa_r+0x9aa>
 800846c:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800846e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8008472:	e757      	b.n	8008324 <_dtoa_r+0x744>
 8008474:	9b08      	ldr	r3, [sp, #32]
 8008476:	1e5c      	subs	r4, r3, #1
 8008478:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800847a:	42a3      	cmp	r3, r4
 800847c:	bfb7      	itett	lt
 800847e:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8008480:	1b1c      	subge	r4, r3, r4
 8008482:	1ae2      	sublt	r2, r4, r3
 8008484:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8008486:	bfbe      	ittt	lt
 8008488:	940a      	strlt	r4, [sp, #40]	; 0x28
 800848a:	189b      	addlt	r3, r3, r2
 800848c:	930e      	strlt	r3, [sp, #56]	; 0x38
 800848e:	9b08      	ldr	r3, [sp, #32]
 8008490:	bfb8      	it	lt
 8008492:	2400      	movlt	r4, #0
 8008494:	2b00      	cmp	r3, #0
 8008496:	bfbb      	ittet	lt
 8008498:	9b06      	ldrlt	r3, [sp, #24]
 800849a:	9a08      	ldrlt	r2, [sp, #32]
 800849c:	9f06      	ldrge	r7, [sp, #24]
 800849e:	1a9f      	sublt	r7, r3, r2
 80084a0:	bfac      	ite	ge
 80084a2:	9b08      	ldrge	r3, [sp, #32]
 80084a4:	2300      	movlt	r3, #0
 80084a6:	e73f      	b.n	8008328 <_dtoa_r+0x748>
 80084a8:	3fe00000 	.word	0x3fe00000
 80084ac:	40240000 	.word	0x40240000
 80084b0:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80084b2:	9f06      	ldr	r7, [sp, #24]
 80084b4:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 80084b6:	e742      	b.n	800833e <_dtoa_r+0x75e>
 80084b8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80084ba:	e76b      	b.n	8008394 <_dtoa_r+0x7b4>
 80084bc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80084be:	2b01      	cmp	r3, #1
 80084c0:	dc19      	bgt.n	80084f6 <_dtoa_r+0x916>
 80084c2:	9b04      	ldr	r3, [sp, #16]
 80084c4:	b9bb      	cbnz	r3, 80084f6 <_dtoa_r+0x916>
 80084c6:	9b05      	ldr	r3, [sp, #20]
 80084c8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80084cc:	b99b      	cbnz	r3, 80084f6 <_dtoa_r+0x916>
 80084ce:	9b05      	ldr	r3, [sp, #20]
 80084d0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80084d4:	0d1b      	lsrs	r3, r3, #20
 80084d6:	051b      	lsls	r3, r3, #20
 80084d8:	b183      	cbz	r3, 80084fc <_dtoa_r+0x91c>
 80084da:	f04f 0801 	mov.w	r8, #1
 80084de:	9b06      	ldr	r3, [sp, #24]
 80084e0:	3301      	adds	r3, #1
 80084e2:	9306      	str	r3, [sp, #24]
 80084e4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80084e6:	3301      	adds	r3, #1
 80084e8:	9309      	str	r3, [sp, #36]	; 0x24
 80084ea:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80084ec:	2b00      	cmp	r3, #0
 80084ee:	f47f af6a 	bne.w	80083c6 <_dtoa_r+0x7e6>
 80084f2:	2001      	movs	r0, #1
 80084f4:	e76f      	b.n	80083d6 <_dtoa_r+0x7f6>
 80084f6:	f04f 0800 	mov.w	r8, #0
 80084fa:	e7f6      	b.n	80084ea <_dtoa_r+0x90a>
 80084fc:	4698      	mov	r8, r3
 80084fe:	e7f4      	b.n	80084ea <_dtoa_r+0x90a>
 8008500:	f43f af7d 	beq.w	80083fe <_dtoa_r+0x81e>
 8008504:	4618      	mov	r0, r3
 8008506:	301c      	adds	r0, #28
 8008508:	e772      	b.n	80083f0 <_dtoa_r+0x810>
 800850a:	9b08      	ldr	r3, [sp, #32]
 800850c:	2b00      	cmp	r3, #0
 800850e:	dc36      	bgt.n	800857e <_dtoa_r+0x99e>
 8008510:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008512:	2b02      	cmp	r3, #2
 8008514:	dd33      	ble.n	800857e <_dtoa_r+0x99e>
 8008516:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800851a:	f1b9 0f00 	cmp.w	r9, #0
 800851e:	d10d      	bne.n	800853c <_dtoa_r+0x95c>
 8008520:	4621      	mov	r1, r4
 8008522:	464b      	mov	r3, r9
 8008524:	2205      	movs	r2, #5
 8008526:	4628      	mov	r0, r5
 8008528:	f000 fe44 	bl	80091b4 <__multadd>
 800852c:	4601      	mov	r1, r0
 800852e:	4604      	mov	r4, r0
 8008530:	4658      	mov	r0, fp
 8008532:	f001 f8a5 	bl	8009680 <__mcmp>
 8008536:	2800      	cmp	r0, #0
 8008538:	f73f adb8 	bgt.w	80080ac <_dtoa_r+0x4cc>
 800853c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800853e:	9f03      	ldr	r7, [sp, #12]
 8008540:	ea6f 0a03 	mvn.w	sl, r3
 8008544:	f04f 0800 	mov.w	r8, #0
 8008548:	4621      	mov	r1, r4
 800854a:	4628      	mov	r0, r5
 800854c:	f000 fe10 	bl	8009170 <_Bfree>
 8008550:	2e00      	cmp	r6, #0
 8008552:	f43f aea7 	beq.w	80082a4 <_dtoa_r+0x6c4>
 8008556:	f1b8 0f00 	cmp.w	r8, #0
 800855a:	d005      	beq.n	8008568 <_dtoa_r+0x988>
 800855c:	45b0      	cmp	r8, r6
 800855e:	d003      	beq.n	8008568 <_dtoa_r+0x988>
 8008560:	4641      	mov	r1, r8
 8008562:	4628      	mov	r0, r5
 8008564:	f000 fe04 	bl	8009170 <_Bfree>
 8008568:	4631      	mov	r1, r6
 800856a:	4628      	mov	r0, r5
 800856c:	f000 fe00 	bl	8009170 <_Bfree>
 8008570:	e698      	b.n	80082a4 <_dtoa_r+0x6c4>
 8008572:	2400      	movs	r4, #0
 8008574:	4626      	mov	r6, r4
 8008576:	e7e1      	b.n	800853c <_dtoa_r+0x95c>
 8008578:	46c2      	mov	sl, r8
 800857a:	4626      	mov	r6, r4
 800857c:	e596      	b.n	80080ac <_dtoa_r+0x4cc>
 800857e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008580:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008584:	2b00      	cmp	r3, #0
 8008586:	f000 80fd 	beq.w	8008784 <_dtoa_r+0xba4>
 800858a:	2f00      	cmp	r7, #0
 800858c:	dd05      	ble.n	800859a <_dtoa_r+0x9ba>
 800858e:	4631      	mov	r1, r6
 8008590:	463a      	mov	r2, r7
 8008592:	4628      	mov	r0, r5
 8008594:	f001 f804 	bl	80095a0 <__lshift>
 8008598:	4606      	mov	r6, r0
 800859a:	f1b8 0f00 	cmp.w	r8, #0
 800859e:	d05c      	beq.n	800865a <_dtoa_r+0xa7a>
 80085a0:	4628      	mov	r0, r5
 80085a2:	6871      	ldr	r1, [r6, #4]
 80085a4:	f000 fda4 	bl	80090f0 <_Balloc>
 80085a8:	4607      	mov	r7, r0
 80085aa:	b928      	cbnz	r0, 80085b8 <_dtoa_r+0x9d8>
 80085ac:	4602      	mov	r2, r0
 80085ae:	f240 21ea 	movw	r1, #746	; 0x2ea
 80085b2:	4b7f      	ldr	r3, [pc, #508]	; (80087b0 <_dtoa_r+0xbd0>)
 80085b4:	f7ff bb28 	b.w	8007c08 <_dtoa_r+0x28>
 80085b8:	6932      	ldr	r2, [r6, #16]
 80085ba:	f106 010c 	add.w	r1, r6, #12
 80085be:	3202      	adds	r2, #2
 80085c0:	0092      	lsls	r2, r2, #2
 80085c2:	300c      	adds	r0, #12
 80085c4:	f000 fd86 	bl	80090d4 <memcpy>
 80085c8:	2201      	movs	r2, #1
 80085ca:	4639      	mov	r1, r7
 80085cc:	4628      	mov	r0, r5
 80085ce:	f000 ffe7 	bl	80095a0 <__lshift>
 80085d2:	46b0      	mov	r8, r6
 80085d4:	4606      	mov	r6, r0
 80085d6:	9b03      	ldr	r3, [sp, #12]
 80085d8:	3301      	adds	r3, #1
 80085da:	9308      	str	r3, [sp, #32]
 80085dc:	9b03      	ldr	r3, [sp, #12]
 80085de:	444b      	add	r3, r9
 80085e0:	930a      	str	r3, [sp, #40]	; 0x28
 80085e2:	9b04      	ldr	r3, [sp, #16]
 80085e4:	f003 0301 	and.w	r3, r3, #1
 80085e8:	9309      	str	r3, [sp, #36]	; 0x24
 80085ea:	9b08      	ldr	r3, [sp, #32]
 80085ec:	4621      	mov	r1, r4
 80085ee:	3b01      	subs	r3, #1
 80085f0:	4658      	mov	r0, fp
 80085f2:	9304      	str	r3, [sp, #16]
 80085f4:	f7ff fa68 	bl	8007ac8 <quorem>
 80085f8:	4603      	mov	r3, r0
 80085fa:	4641      	mov	r1, r8
 80085fc:	3330      	adds	r3, #48	; 0x30
 80085fe:	9006      	str	r0, [sp, #24]
 8008600:	4658      	mov	r0, fp
 8008602:	930b      	str	r3, [sp, #44]	; 0x2c
 8008604:	f001 f83c 	bl	8009680 <__mcmp>
 8008608:	4632      	mov	r2, r6
 800860a:	4681      	mov	r9, r0
 800860c:	4621      	mov	r1, r4
 800860e:	4628      	mov	r0, r5
 8008610:	f001 f852 	bl	80096b8 <__mdiff>
 8008614:	68c2      	ldr	r2, [r0, #12]
 8008616:	4607      	mov	r7, r0
 8008618:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800861a:	bb02      	cbnz	r2, 800865e <_dtoa_r+0xa7e>
 800861c:	4601      	mov	r1, r0
 800861e:	4658      	mov	r0, fp
 8008620:	f001 f82e 	bl	8009680 <__mcmp>
 8008624:	4602      	mov	r2, r0
 8008626:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008628:	4639      	mov	r1, r7
 800862a:	4628      	mov	r0, r5
 800862c:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 8008630:	f000 fd9e 	bl	8009170 <_Bfree>
 8008634:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008636:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008638:	9f08      	ldr	r7, [sp, #32]
 800863a:	ea43 0102 	orr.w	r1, r3, r2
 800863e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008640:	430b      	orrs	r3, r1
 8008642:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008644:	d10d      	bne.n	8008662 <_dtoa_r+0xa82>
 8008646:	2b39      	cmp	r3, #57	; 0x39
 8008648:	d029      	beq.n	800869e <_dtoa_r+0xabe>
 800864a:	f1b9 0f00 	cmp.w	r9, #0
 800864e:	dd01      	ble.n	8008654 <_dtoa_r+0xa74>
 8008650:	9b06      	ldr	r3, [sp, #24]
 8008652:	3331      	adds	r3, #49	; 0x31
 8008654:	9a04      	ldr	r2, [sp, #16]
 8008656:	7013      	strb	r3, [r2, #0]
 8008658:	e776      	b.n	8008548 <_dtoa_r+0x968>
 800865a:	4630      	mov	r0, r6
 800865c:	e7b9      	b.n	80085d2 <_dtoa_r+0x9f2>
 800865e:	2201      	movs	r2, #1
 8008660:	e7e2      	b.n	8008628 <_dtoa_r+0xa48>
 8008662:	f1b9 0f00 	cmp.w	r9, #0
 8008666:	db06      	blt.n	8008676 <_dtoa_r+0xa96>
 8008668:	9922      	ldr	r1, [sp, #136]	; 0x88
 800866a:	ea41 0909 	orr.w	r9, r1, r9
 800866e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008670:	ea59 0101 	orrs.w	r1, r9, r1
 8008674:	d120      	bne.n	80086b8 <_dtoa_r+0xad8>
 8008676:	2a00      	cmp	r2, #0
 8008678:	ddec      	ble.n	8008654 <_dtoa_r+0xa74>
 800867a:	4659      	mov	r1, fp
 800867c:	2201      	movs	r2, #1
 800867e:	4628      	mov	r0, r5
 8008680:	9308      	str	r3, [sp, #32]
 8008682:	f000 ff8d 	bl	80095a0 <__lshift>
 8008686:	4621      	mov	r1, r4
 8008688:	4683      	mov	fp, r0
 800868a:	f000 fff9 	bl	8009680 <__mcmp>
 800868e:	2800      	cmp	r0, #0
 8008690:	9b08      	ldr	r3, [sp, #32]
 8008692:	dc02      	bgt.n	800869a <_dtoa_r+0xaba>
 8008694:	d1de      	bne.n	8008654 <_dtoa_r+0xa74>
 8008696:	07da      	lsls	r2, r3, #31
 8008698:	d5dc      	bpl.n	8008654 <_dtoa_r+0xa74>
 800869a:	2b39      	cmp	r3, #57	; 0x39
 800869c:	d1d8      	bne.n	8008650 <_dtoa_r+0xa70>
 800869e:	2339      	movs	r3, #57	; 0x39
 80086a0:	9a04      	ldr	r2, [sp, #16]
 80086a2:	7013      	strb	r3, [r2, #0]
 80086a4:	463b      	mov	r3, r7
 80086a6:	461f      	mov	r7, r3
 80086a8:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 80086ac:	3b01      	subs	r3, #1
 80086ae:	2a39      	cmp	r2, #57	; 0x39
 80086b0:	d050      	beq.n	8008754 <_dtoa_r+0xb74>
 80086b2:	3201      	adds	r2, #1
 80086b4:	701a      	strb	r2, [r3, #0]
 80086b6:	e747      	b.n	8008548 <_dtoa_r+0x968>
 80086b8:	2a00      	cmp	r2, #0
 80086ba:	dd03      	ble.n	80086c4 <_dtoa_r+0xae4>
 80086bc:	2b39      	cmp	r3, #57	; 0x39
 80086be:	d0ee      	beq.n	800869e <_dtoa_r+0xabe>
 80086c0:	3301      	adds	r3, #1
 80086c2:	e7c7      	b.n	8008654 <_dtoa_r+0xa74>
 80086c4:	9a08      	ldr	r2, [sp, #32]
 80086c6:	990a      	ldr	r1, [sp, #40]	; 0x28
 80086c8:	f802 3c01 	strb.w	r3, [r2, #-1]
 80086cc:	428a      	cmp	r2, r1
 80086ce:	d02a      	beq.n	8008726 <_dtoa_r+0xb46>
 80086d0:	4659      	mov	r1, fp
 80086d2:	2300      	movs	r3, #0
 80086d4:	220a      	movs	r2, #10
 80086d6:	4628      	mov	r0, r5
 80086d8:	f000 fd6c 	bl	80091b4 <__multadd>
 80086dc:	45b0      	cmp	r8, r6
 80086de:	4683      	mov	fp, r0
 80086e0:	f04f 0300 	mov.w	r3, #0
 80086e4:	f04f 020a 	mov.w	r2, #10
 80086e8:	4641      	mov	r1, r8
 80086ea:	4628      	mov	r0, r5
 80086ec:	d107      	bne.n	80086fe <_dtoa_r+0xb1e>
 80086ee:	f000 fd61 	bl	80091b4 <__multadd>
 80086f2:	4680      	mov	r8, r0
 80086f4:	4606      	mov	r6, r0
 80086f6:	9b08      	ldr	r3, [sp, #32]
 80086f8:	3301      	adds	r3, #1
 80086fa:	9308      	str	r3, [sp, #32]
 80086fc:	e775      	b.n	80085ea <_dtoa_r+0xa0a>
 80086fe:	f000 fd59 	bl	80091b4 <__multadd>
 8008702:	4631      	mov	r1, r6
 8008704:	4680      	mov	r8, r0
 8008706:	2300      	movs	r3, #0
 8008708:	220a      	movs	r2, #10
 800870a:	4628      	mov	r0, r5
 800870c:	f000 fd52 	bl	80091b4 <__multadd>
 8008710:	4606      	mov	r6, r0
 8008712:	e7f0      	b.n	80086f6 <_dtoa_r+0xb16>
 8008714:	f1b9 0f00 	cmp.w	r9, #0
 8008718:	bfcc      	ite	gt
 800871a:	464f      	movgt	r7, r9
 800871c:	2701      	movle	r7, #1
 800871e:	f04f 0800 	mov.w	r8, #0
 8008722:	9a03      	ldr	r2, [sp, #12]
 8008724:	4417      	add	r7, r2
 8008726:	4659      	mov	r1, fp
 8008728:	2201      	movs	r2, #1
 800872a:	4628      	mov	r0, r5
 800872c:	9308      	str	r3, [sp, #32]
 800872e:	f000 ff37 	bl	80095a0 <__lshift>
 8008732:	4621      	mov	r1, r4
 8008734:	4683      	mov	fp, r0
 8008736:	f000 ffa3 	bl	8009680 <__mcmp>
 800873a:	2800      	cmp	r0, #0
 800873c:	dcb2      	bgt.n	80086a4 <_dtoa_r+0xac4>
 800873e:	d102      	bne.n	8008746 <_dtoa_r+0xb66>
 8008740:	9b08      	ldr	r3, [sp, #32]
 8008742:	07db      	lsls	r3, r3, #31
 8008744:	d4ae      	bmi.n	80086a4 <_dtoa_r+0xac4>
 8008746:	463b      	mov	r3, r7
 8008748:	461f      	mov	r7, r3
 800874a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800874e:	2a30      	cmp	r2, #48	; 0x30
 8008750:	d0fa      	beq.n	8008748 <_dtoa_r+0xb68>
 8008752:	e6f9      	b.n	8008548 <_dtoa_r+0x968>
 8008754:	9a03      	ldr	r2, [sp, #12]
 8008756:	429a      	cmp	r2, r3
 8008758:	d1a5      	bne.n	80086a6 <_dtoa_r+0xac6>
 800875a:	2331      	movs	r3, #49	; 0x31
 800875c:	f10a 0a01 	add.w	sl, sl, #1
 8008760:	e779      	b.n	8008656 <_dtoa_r+0xa76>
 8008762:	4b14      	ldr	r3, [pc, #80]	; (80087b4 <_dtoa_r+0xbd4>)
 8008764:	f7ff baa8 	b.w	8007cb8 <_dtoa_r+0xd8>
 8008768:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800876a:	2b00      	cmp	r3, #0
 800876c:	f47f aa81 	bne.w	8007c72 <_dtoa_r+0x92>
 8008770:	4b11      	ldr	r3, [pc, #68]	; (80087b8 <_dtoa_r+0xbd8>)
 8008772:	f7ff baa1 	b.w	8007cb8 <_dtoa_r+0xd8>
 8008776:	f1b9 0f00 	cmp.w	r9, #0
 800877a:	dc03      	bgt.n	8008784 <_dtoa_r+0xba4>
 800877c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800877e:	2b02      	cmp	r3, #2
 8008780:	f73f aecb 	bgt.w	800851a <_dtoa_r+0x93a>
 8008784:	9f03      	ldr	r7, [sp, #12]
 8008786:	4621      	mov	r1, r4
 8008788:	4658      	mov	r0, fp
 800878a:	f7ff f99d 	bl	8007ac8 <quorem>
 800878e:	9a03      	ldr	r2, [sp, #12]
 8008790:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8008794:	f807 3b01 	strb.w	r3, [r7], #1
 8008798:	1aba      	subs	r2, r7, r2
 800879a:	4591      	cmp	r9, r2
 800879c:	ddba      	ble.n	8008714 <_dtoa_r+0xb34>
 800879e:	4659      	mov	r1, fp
 80087a0:	2300      	movs	r3, #0
 80087a2:	220a      	movs	r2, #10
 80087a4:	4628      	mov	r0, r5
 80087a6:	f000 fd05 	bl	80091b4 <__multadd>
 80087aa:	4683      	mov	fp, r0
 80087ac:	e7eb      	b.n	8008786 <_dtoa_r+0xba6>
 80087ae:	bf00      	nop
 80087b0:	0800ab78 	.word	0x0800ab78
 80087b4:	0800a978 	.word	0x0800a978
 80087b8:	0800aaf9 	.word	0x0800aaf9

080087bc <std>:
 80087bc:	2300      	movs	r3, #0
 80087be:	b510      	push	{r4, lr}
 80087c0:	4604      	mov	r4, r0
 80087c2:	e9c0 3300 	strd	r3, r3, [r0]
 80087c6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80087ca:	6083      	str	r3, [r0, #8]
 80087cc:	8181      	strh	r1, [r0, #12]
 80087ce:	6643      	str	r3, [r0, #100]	; 0x64
 80087d0:	81c2      	strh	r2, [r0, #14]
 80087d2:	6183      	str	r3, [r0, #24]
 80087d4:	4619      	mov	r1, r3
 80087d6:	2208      	movs	r2, #8
 80087d8:	305c      	adds	r0, #92	; 0x5c
 80087da:	f7fd fc35 	bl	8006048 <memset>
 80087de:	4b05      	ldr	r3, [pc, #20]	; (80087f4 <std+0x38>)
 80087e0:	6224      	str	r4, [r4, #32]
 80087e2:	6263      	str	r3, [r4, #36]	; 0x24
 80087e4:	4b04      	ldr	r3, [pc, #16]	; (80087f8 <std+0x3c>)
 80087e6:	62a3      	str	r3, [r4, #40]	; 0x28
 80087e8:	4b04      	ldr	r3, [pc, #16]	; (80087fc <std+0x40>)
 80087ea:	62e3      	str	r3, [r4, #44]	; 0x2c
 80087ec:	4b04      	ldr	r3, [pc, #16]	; (8008800 <std+0x44>)
 80087ee:	6323      	str	r3, [r4, #48]	; 0x30
 80087f0:	bd10      	pop	{r4, pc}
 80087f2:	bf00      	nop
 80087f4:	0800a1d5 	.word	0x0800a1d5
 80087f8:	0800a1f7 	.word	0x0800a1f7
 80087fc:	0800a22f 	.word	0x0800a22f
 8008800:	0800a253 	.word	0x0800a253

08008804 <_cleanup_r>:
 8008804:	4901      	ldr	r1, [pc, #4]	; (800880c <_cleanup_r+0x8>)
 8008806:	f000 b8af 	b.w	8008968 <_fwalk_reent>
 800880a:	bf00      	nop
 800880c:	0800a5a5 	.word	0x0800a5a5

08008810 <__sfmoreglue>:
 8008810:	2268      	movs	r2, #104	; 0x68
 8008812:	b570      	push	{r4, r5, r6, lr}
 8008814:	1e4d      	subs	r5, r1, #1
 8008816:	4355      	muls	r5, r2
 8008818:	460e      	mov	r6, r1
 800881a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800881e:	f001 f99b 	bl	8009b58 <_malloc_r>
 8008822:	4604      	mov	r4, r0
 8008824:	b140      	cbz	r0, 8008838 <__sfmoreglue+0x28>
 8008826:	2100      	movs	r1, #0
 8008828:	e9c0 1600 	strd	r1, r6, [r0]
 800882c:	300c      	adds	r0, #12
 800882e:	60a0      	str	r0, [r4, #8]
 8008830:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008834:	f7fd fc08 	bl	8006048 <memset>
 8008838:	4620      	mov	r0, r4
 800883a:	bd70      	pop	{r4, r5, r6, pc}

0800883c <__sfp_lock_acquire>:
 800883c:	4801      	ldr	r0, [pc, #4]	; (8008844 <__sfp_lock_acquire+0x8>)
 800883e:	f000 bc1e 	b.w	800907e <__retarget_lock_acquire_recursive>
 8008842:	bf00      	nop
 8008844:	2000020d 	.word	0x2000020d

08008848 <__sfp_lock_release>:
 8008848:	4801      	ldr	r0, [pc, #4]	; (8008850 <__sfp_lock_release+0x8>)
 800884a:	f000 bc19 	b.w	8009080 <__retarget_lock_release_recursive>
 800884e:	bf00      	nop
 8008850:	2000020d 	.word	0x2000020d

08008854 <__sinit_lock_acquire>:
 8008854:	4801      	ldr	r0, [pc, #4]	; (800885c <__sinit_lock_acquire+0x8>)
 8008856:	f000 bc12 	b.w	800907e <__retarget_lock_acquire_recursive>
 800885a:	bf00      	nop
 800885c:	2000020e 	.word	0x2000020e

08008860 <__sinit_lock_release>:
 8008860:	4801      	ldr	r0, [pc, #4]	; (8008868 <__sinit_lock_release+0x8>)
 8008862:	f000 bc0d 	b.w	8009080 <__retarget_lock_release_recursive>
 8008866:	bf00      	nop
 8008868:	2000020e 	.word	0x2000020e

0800886c <__sinit>:
 800886c:	b510      	push	{r4, lr}
 800886e:	4604      	mov	r4, r0
 8008870:	f7ff fff0 	bl	8008854 <__sinit_lock_acquire>
 8008874:	69a3      	ldr	r3, [r4, #24]
 8008876:	b11b      	cbz	r3, 8008880 <__sinit+0x14>
 8008878:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800887c:	f7ff bff0 	b.w	8008860 <__sinit_lock_release>
 8008880:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8008884:	6523      	str	r3, [r4, #80]	; 0x50
 8008886:	4b13      	ldr	r3, [pc, #76]	; (80088d4 <__sinit+0x68>)
 8008888:	4a13      	ldr	r2, [pc, #76]	; (80088d8 <__sinit+0x6c>)
 800888a:	681b      	ldr	r3, [r3, #0]
 800888c:	62a2      	str	r2, [r4, #40]	; 0x28
 800888e:	42a3      	cmp	r3, r4
 8008890:	bf08      	it	eq
 8008892:	2301      	moveq	r3, #1
 8008894:	4620      	mov	r0, r4
 8008896:	bf08      	it	eq
 8008898:	61a3      	streq	r3, [r4, #24]
 800889a:	f000 f81f 	bl	80088dc <__sfp>
 800889e:	6060      	str	r0, [r4, #4]
 80088a0:	4620      	mov	r0, r4
 80088a2:	f000 f81b 	bl	80088dc <__sfp>
 80088a6:	60a0      	str	r0, [r4, #8]
 80088a8:	4620      	mov	r0, r4
 80088aa:	f000 f817 	bl	80088dc <__sfp>
 80088ae:	2200      	movs	r2, #0
 80088b0:	2104      	movs	r1, #4
 80088b2:	60e0      	str	r0, [r4, #12]
 80088b4:	6860      	ldr	r0, [r4, #4]
 80088b6:	f7ff ff81 	bl	80087bc <std>
 80088ba:	2201      	movs	r2, #1
 80088bc:	2109      	movs	r1, #9
 80088be:	68a0      	ldr	r0, [r4, #8]
 80088c0:	f7ff ff7c 	bl	80087bc <std>
 80088c4:	2202      	movs	r2, #2
 80088c6:	2112      	movs	r1, #18
 80088c8:	68e0      	ldr	r0, [r4, #12]
 80088ca:	f7ff ff77 	bl	80087bc <std>
 80088ce:	2301      	movs	r3, #1
 80088d0:	61a3      	str	r3, [r4, #24]
 80088d2:	e7d1      	b.n	8008878 <__sinit+0xc>
 80088d4:	0800a964 	.word	0x0800a964
 80088d8:	08008805 	.word	0x08008805

080088dc <__sfp>:
 80088dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80088de:	4607      	mov	r7, r0
 80088e0:	f7ff ffac 	bl	800883c <__sfp_lock_acquire>
 80088e4:	4b1e      	ldr	r3, [pc, #120]	; (8008960 <__sfp+0x84>)
 80088e6:	681e      	ldr	r6, [r3, #0]
 80088e8:	69b3      	ldr	r3, [r6, #24]
 80088ea:	b913      	cbnz	r3, 80088f2 <__sfp+0x16>
 80088ec:	4630      	mov	r0, r6
 80088ee:	f7ff ffbd 	bl	800886c <__sinit>
 80088f2:	3648      	adds	r6, #72	; 0x48
 80088f4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80088f8:	3b01      	subs	r3, #1
 80088fa:	d503      	bpl.n	8008904 <__sfp+0x28>
 80088fc:	6833      	ldr	r3, [r6, #0]
 80088fe:	b30b      	cbz	r3, 8008944 <__sfp+0x68>
 8008900:	6836      	ldr	r6, [r6, #0]
 8008902:	e7f7      	b.n	80088f4 <__sfp+0x18>
 8008904:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8008908:	b9d5      	cbnz	r5, 8008940 <__sfp+0x64>
 800890a:	4b16      	ldr	r3, [pc, #88]	; (8008964 <__sfp+0x88>)
 800890c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8008910:	60e3      	str	r3, [r4, #12]
 8008912:	6665      	str	r5, [r4, #100]	; 0x64
 8008914:	f000 fbb2 	bl	800907c <__retarget_lock_init_recursive>
 8008918:	f7ff ff96 	bl	8008848 <__sfp_lock_release>
 800891c:	2208      	movs	r2, #8
 800891e:	4629      	mov	r1, r5
 8008920:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8008924:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8008928:	6025      	str	r5, [r4, #0]
 800892a:	61a5      	str	r5, [r4, #24]
 800892c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008930:	f7fd fb8a 	bl	8006048 <memset>
 8008934:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008938:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800893c:	4620      	mov	r0, r4
 800893e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008940:	3468      	adds	r4, #104	; 0x68
 8008942:	e7d9      	b.n	80088f8 <__sfp+0x1c>
 8008944:	2104      	movs	r1, #4
 8008946:	4638      	mov	r0, r7
 8008948:	f7ff ff62 	bl	8008810 <__sfmoreglue>
 800894c:	4604      	mov	r4, r0
 800894e:	6030      	str	r0, [r6, #0]
 8008950:	2800      	cmp	r0, #0
 8008952:	d1d5      	bne.n	8008900 <__sfp+0x24>
 8008954:	f7ff ff78 	bl	8008848 <__sfp_lock_release>
 8008958:	230c      	movs	r3, #12
 800895a:	603b      	str	r3, [r7, #0]
 800895c:	e7ee      	b.n	800893c <__sfp+0x60>
 800895e:	bf00      	nop
 8008960:	0800a964 	.word	0x0800a964
 8008964:	ffff0001 	.word	0xffff0001

08008968 <_fwalk_reent>:
 8008968:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800896c:	4606      	mov	r6, r0
 800896e:	4688      	mov	r8, r1
 8008970:	2700      	movs	r7, #0
 8008972:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008976:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800897a:	f1b9 0901 	subs.w	r9, r9, #1
 800897e:	d505      	bpl.n	800898c <_fwalk_reent+0x24>
 8008980:	6824      	ldr	r4, [r4, #0]
 8008982:	2c00      	cmp	r4, #0
 8008984:	d1f7      	bne.n	8008976 <_fwalk_reent+0xe>
 8008986:	4638      	mov	r0, r7
 8008988:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800898c:	89ab      	ldrh	r3, [r5, #12]
 800898e:	2b01      	cmp	r3, #1
 8008990:	d907      	bls.n	80089a2 <_fwalk_reent+0x3a>
 8008992:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008996:	3301      	adds	r3, #1
 8008998:	d003      	beq.n	80089a2 <_fwalk_reent+0x3a>
 800899a:	4629      	mov	r1, r5
 800899c:	4630      	mov	r0, r6
 800899e:	47c0      	blx	r8
 80089a0:	4307      	orrs	r7, r0
 80089a2:	3568      	adds	r5, #104	; 0x68
 80089a4:	e7e9      	b.n	800897a <_fwalk_reent+0x12>

080089a6 <rshift>:
 80089a6:	6903      	ldr	r3, [r0, #16]
 80089a8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80089ac:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80089b0:	f100 0414 	add.w	r4, r0, #20
 80089b4:	ea4f 1261 	mov.w	r2, r1, asr #5
 80089b8:	dd46      	ble.n	8008a48 <rshift+0xa2>
 80089ba:	f011 011f 	ands.w	r1, r1, #31
 80089be:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80089c2:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80089c6:	d10c      	bne.n	80089e2 <rshift+0x3c>
 80089c8:	4629      	mov	r1, r5
 80089ca:	f100 0710 	add.w	r7, r0, #16
 80089ce:	42b1      	cmp	r1, r6
 80089d0:	d335      	bcc.n	8008a3e <rshift+0x98>
 80089d2:	1a9b      	subs	r3, r3, r2
 80089d4:	009b      	lsls	r3, r3, #2
 80089d6:	1eea      	subs	r2, r5, #3
 80089d8:	4296      	cmp	r6, r2
 80089da:	bf38      	it	cc
 80089dc:	2300      	movcc	r3, #0
 80089de:	4423      	add	r3, r4
 80089e0:	e015      	b.n	8008a0e <rshift+0x68>
 80089e2:	46a1      	mov	r9, r4
 80089e4:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80089e8:	f1c1 0820 	rsb	r8, r1, #32
 80089ec:	40cf      	lsrs	r7, r1
 80089ee:	f105 0e04 	add.w	lr, r5, #4
 80089f2:	4576      	cmp	r6, lr
 80089f4:	46f4      	mov	ip, lr
 80089f6:	d816      	bhi.n	8008a26 <rshift+0x80>
 80089f8:	1a9a      	subs	r2, r3, r2
 80089fa:	0092      	lsls	r2, r2, #2
 80089fc:	3a04      	subs	r2, #4
 80089fe:	3501      	adds	r5, #1
 8008a00:	42ae      	cmp	r6, r5
 8008a02:	bf38      	it	cc
 8008a04:	2200      	movcc	r2, #0
 8008a06:	18a3      	adds	r3, r4, r2
 8008a08:	50a7      	str	r7, [r4, r2]
 8008a0a:	b107      	cbz	r7, 8008a0e <rshift+0x68>
 8008a0c:	3304      	adds	r3, #4
 8008a0e:	42a3      	cmp	r3, r4
 8008a10:	eba3 0204 	sub.w	r2, r3, r4
 8008a14:	bf08      	it	eq
 8008a16:	2300      	moveq	r3, #0
 8008a18:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8008a1c:	6102      	str	r2, [r0, #16]
 8008a1e:	bf08      	it	eq
 8008a20:	6143      	streq	r3, [r0, #20]
 8008a22:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008a26:	f8dc c000 	ldr.w	ip, [ip]
 8008a2a:	fa0c fc08 	lsl.w	ip, ip, r8
 8008a2e:	ea4c 0707 	orr.w	r7, ip, r7
 8008a32:	f849 7b04 	str.w	r7, [r9], #4
 8008a36:	f85e 7b04 	ldr.w	r7, [lr], #4
 8008a3a:	40cf      	lsrs	r7, r1
 8008a3c:	e7d9      	b.n	80089f2 <rshift+0x4c>
 8008a3e:	f851 cb04 	ldr.w	ip, [r1], #4
 8008a42:	f847 cf04 	str.w	ip, [r7, #4]!
 8008a46:	e7c2      	b.n	80089ce <rshift+0x28>
 8008a48:	4623      	mov	r3, r4
 8008a4a:	e7e0      	b.n	8008a0e <rshift+0x68>

08008a4c <__hexdig_fun>:
 8008a4c:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8008a50:	2b09      	cmp	r3, #9
 8008a52:	d802      	bhi.n	8008a5a <__hexdig_fun+0xe>
 8008a54:	3820      	subs	r0, #32
 8008a56:	b2c0      	uxtb	r0, r0
 8008a58:	4770      	bx	lr
 8008a5a:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8008a5e:	2b05      	cmp	r3, #5
 8008a60:	d801      	bhi.n	8008a66 <__hexdig_fun+0x1a>
 8008a62:	3847      	subs	r0, #71	; 0x47
 8008a64:	e7f7      	b.n	8008a56 <__hexdig_fun+0xa>
 8008a66:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8008a6a:	2b05      	cmp	r3, #5
 8008a6c:	d801      	bhi.n	8008a72 <__hexdig_fun+0x26>
 8008a6e:	3827      	subs	r0, #39	; 0x27
 8008a70:	e7f1      	b.n	8008a56 <__hexdig_fun+0xa>
 8008a72:	2000      	movs	r0, #0
 8008a74:	4770      	bx	lr
	...

08008a78 <__gethex>:
 8008a78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a7c:	b08b      	sub	sp, #44	; 0x2c
 8008a7e:	9305      	str	r3, [sp, #20]
 8008a80:	4bb2      	ldr	r3, [pc, #712]	; (8008d4c <__gethex+0x2d4>)
 8008a82:	9002      	str	r0, [sp, #8]
 8008a84:	681b      	ldr	r3, [r3, #0]
 8008a86:	468b      	mov	fp, r1
 8008a88:	4618      	mov	r0, r3
 8008a8a:	4690      	mov	r8, r2
 8008a8c:	9303      	str	r3, [sp, #12]
 8008a8e:	f7f7 fb5f 	bl	8000150 <strlen>
 8008a92:	4682      	mov	sl, r0
 8008a94:	9b03      	ldr	r3, [sp, #12]
 8008a96:	f8db 2000 	ldr.w	r2, [fp]
 8008a9a:	4403      	add	r3, r0
 8008a9c:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8008aa0:	9306      	str	r3, [sp, #24]
 8008aa2:	1c93      	adds	r3, r2, #2
 8008aa4:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8008aa8:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8008aac:	32fe      	adds	r2, #254	; 0xfe
 8008aae:	18d1      	adds	r1, r2, r3
 8008ab0:	461f      	mov	r7, r3
 8008ab2:	f813 0b01 	ldrb.w	r0, [r3], #1
 8008ab6:	9101      	str	r1, [sp, #4]
 8008ab8:	2830      	cmp	r0, #48	; 0x30
 8008aba:	d0f8      	beq.n	8008aae <__gethex+0x36>
 8008abc:	f7ff ffc6 	bl	8008a4c <__hexdig_fun>
 8008ac0:	4604      	mov	r4, r0
 8008ac2:	2800      	cmp	r0, #0
 8008ac4:	d13a      	bne.n	8008b3c <__gethex+0xc4>
 8008ac6:	4652      	mov	r2, sl
 8008ac8:	4638      	mov	r0, r7
 8008aca:	9903      	ldr	r1, [sp, #12]
 8008acc:	f001 fbc5 	bl	800a25a <strncmp>
 8008ad0:	4605      	mov	r5, r0
 8008ad2:	2800      	cmp	r0, #0
 8008ad4:	d166      	bne.n	8008ba4 <__gethex+0x12c>
 8008ad6:	f817 000a 	ldrb.w	r0, [r7, sl]
 8008ada:	eb07 060a 	add.w	r6, r7, sl
 8008ade:	f7ff ffb5 	bl	8008a4c <__hexdig_fun>
 8008ae2:	2800      	cmp	r0, #0
 8008ae4:	d060      	beq.n	8008ba8 <__gethex+0x130>
 8008ae6:	4633      	mov	r3, r6
 8008ae8:	7818      	ldrb	r0, [r3, #0]
 8008aea:	461f      	mov	r7, r3
 8008aec:	2830      	cmp	r0, #48	; 0x30
 8008aee:	f103 0301 	add.w	r3, r3, #1
 8008af2:	d0f9      	beq.n	8008ae8 <__gethex+0x70>
 8008af4:	f7ff ffaa 	bl	8008a4c <__hexdig_fun>
 8008af8:	2301      	movs	r3, #1
 8008afa:	fab0 f480 	clz	r4, r0
 8008afe:	4635      	mov	r5, r6
 8008b00:	0964      	lsrs	r4, r4, #5
 8008b02:	9301      	str	r3, [sp, #4]
 8008b04:	463a      	mov	r2, r7
 8008b06:	4616      	mov	r6, r2
 8008b08:	7830      	ldrb	r0, [r6, #0]
 8008b0a:	3201      	adds	r2, #1
 8008b0c:	f7ff ff9e 	bl	8008a4c <__hexdig_fun>
 8008b10:	2800      	cmp	r0, #0
 8008b12:	d1f8      	bne.n	8008b06 <__gethex+0x8e>
 8008b14:	4652      	mov	r2, sl
 8008b16:	4630      	mov	r0, r6
 8008b18:	9903      	ldr	r1, [sp, #12]
 8008b1a:	f001 fb9e 	bl	800a25a <strncmp>
 8008b1e:	b980      	cbnz	r0, 8008b42 <__gethex+0xca>
 8008b20:	b94d      	cbnz	r5, 8008b36 <__gethex+0xbe>
 8008b22:	eb06 050a 	add.w	r5, r6, sl
 8008b26:	462a      	mov	r2, r5
 8008b28:	4616      	mov	r6, r2
 8008b2a:	7830      	ldrb	r0, [r6, #0]
 8008b2c:	3201      	adds	r2, #1
 8008b2e:	f7ff ff8d 	bl	8008a4c <__hexdig_fun>
 8008b32:	2800      	cmp	r0, #0
 8008b34:	d1f8      	bne.n	8008b28 <__gethex+0xb0>
 8008b36:	1bad      	subs	r5, r5, r6
 8008b38:	00ad      	lsls	r5, r5, #2
 8008b3a:	e004      	b.n	8008b46 <__gethex+0xce>
 8008b3c:	2400      	movs	r4, #0
 8008b3e:	4625      	mov	r5, r4
 8008b40:	e7e0      	b.n	8008b04 <__gethex+0x8c>
 8008b42:	2d00      	cmp	r5, #0
 8008b44:	d1f7      	bne.n	8008b36 <__gethex+0xbe>
 8008b46:	7833      	ldrb	r3, [r6, #0]
 8008b48:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8008b4c:	2b50      	cmp	r3, #80	; 0x50
 8008b4e:	d139      	bne.n	8008bc4 <__gethex+0x14c>
 8008b50:	7873      	ldrb	r3, [r6, #1]
 8008b52:	2b2b      	cmp	r3, #43	; 0x2b
 8008b54:	d02a      	beq.n	8008bac <__gethex+0x134>
 8008b56:	2b2d      	cmp	r3, #45	; 0x2d
 8008b58:	d02c      	beq.n	8008bb4 <__gethex+0x13c>
 8008b5a:	f04f 0900 	mov.w	r9, #0
 8008b5e:	1c71      	adds	r1, r6, #1
 8008b60:	7808      	ldrb	r0, [r1, #0]
 8008b62:	f7ff ff73 	bl	8008a4c <__hexdig_fun>
 8008b66:	1e43      	subs	r3, r0, #1
 8008b68:	b2db      	uxtb	r3, r3
 8008b6a:	2b18      	cmp	r3, #24
 8008b6c:	d82a      	bhi.n	8008bc4 <__gethex+0x14c>
 8008b6e:	f1a0 0210 	sub.w	r2, r0, #16
 8008b72:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8008b76:	f7ff ff69 	bl	8008a4c <__hexdig_fun>
 8008b7a:	1e43      	subs	r3, r0, #1
 8008b7c:	b2db      	uxtb	r3, r3
 8008b7e:	2b18      	cmp	r3, #24
 8008b80:	d91b      	bls.n	8008bba <__gethex+0x142>
 8008b82:	f1b9 0f00 	cmp.w	r9, #0
 8008b86:	d000      	beq.n	8008b8a <__gethex+0x112>
 8008b88:	4252      	negs	r2, r2
 8008b8a:	4415      	add	r5, r2
 8008b8c:	f8cb 1000 	str.w	r1, [fp]
 8008b90:	b1d4      	cbz	r4, 8008bc8 <__gethex+0x150>
 8008b92:	9b01      	ldr	r3, [sp, #4]
 8008b94:	2b00      	cmp	r3, #0
 8008b96:	bf14      	ite	ne
 8008b98:	2700      	movne	r7, #0
 8008b9a:	2706      	moveq	r7, #6
 8008b9c:	4638      	mov	r0, r7
 8008b9e:	b00b      	add	sp, #44	; 0x2c
 8008ba0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008ba4:	463e      	mov	r6, r7
 8008ba6:	4625      	mov	r5, r4
 8008ba8:	2401      	movs	r4, #1
 8008baa:	e7cc      	b.n	8008b46 <__gethex+0xce>
 8008bac:	f04f 0900 	mov.w	r9, #0
 8008bb0:	1cb1      	adds	r1, r6, #2
 8008bb2:	e7d5      	b.n	8008b60 <__gethex+0xe8>
 8008bb4:	f04f 0901 	mov.w	r9, #1
 8008bb8:	e7fa      	b.n	8008bb0 <__gethex+0x138>
 8008bba:	230a      	movs	r3, #10
 8008bbc:	fb03 0202 	mla	r2, r3, r2, r0
 8008bc0:	3a10      	subs	r2, #16
 8008bc2:	e7d6      	b.n	8008b72 <__gethex+0xfa>
 8008bc4:	4631      	mov	r1, r6
 8008bc6:	e7e1      	b.n	8008b8c <__gethex+0x114>
 8008bc8:	4621      	mov	r1, r4
 8008bca:	1bf3      	subs	r3, r6, r7
 8008bcc:	3b01      	subs	r3, #1
 8008bce:	2b07      	cmp	r3, #7
 8008bd0:	dc0a      	bgt.n	8008be8 <__gethex+0x170>
 8008bd2:	9802      	ldr	r0, [sp, #8]
 8008bd4:	f000 fa8c 	bl	80090f0 <_Balloc>
 8008bd8:	4604      	mov	r4, r0
 8008bda:	b940      	cbnz	r0, 8008bee <__gethex+0x176>
 8008bdc:	4602      	mov	r2, r0
 8008bde:	21de      	movs	r1, #222	; 0xde
 8008be0:	4b5b      	ldr	r3, [pc, #364]	; (8008d50 <__gethex+0x2d8>)
 8008be2:	485c      	ldr	r0, [pc, #368]	; (8008d54 <__gethex+0x2dc>)
 8008be4:	f001 fc2e 	bl	800a444 <__assert_func>
 8008be8:	3101      	adds	r1, #1
 8008bea:	105b      	asrs	r3, r3, #1
 8008bec:	e7ef      	b.n	8008bce <__gethex+0x156>
 8008bee:	f04f 0b00 	mov.w	fp, #0
 8008bf2:	f100 0914 	add.w	r9, r0, #20
 8008bf6:	f1ca 0301 	rsb	r3, sl, #1
 8008bfa:	f8cd 9010 	str.w	r9, [sp, #16]
 8008bfe:	f8cd b004 	str.w	fp, [sp, #4]
 8008c02:	9308      	str	r3, [sp, #32]
 8008c04:	42b7      	cmp	r7, r6
 8008c06:	d33f      	bcc.n	8008c88 <__gethex+0x210>
 8008c08:	9f04      	ldr	r7, [sp, #16]
 8008c0a:	9b01      	ldr	r3, [sp, #4]
 8008c0c:	f847 3b04 	str.w	r3, [r7], #4
 8008c10:	eba7 0709 	sub.w	r7, r7, r9
 8008c14:	10bf      	asrs	r7, r7, #2
 8008c16:	6127      	str	r7, [r4, #16]
 8008c18:	4618      	mov	r0, r3
 8008c1a:	f000 fb5b 	bl	80092d4 <__hi0bits>
 8008c1e:	017f      	lsls	r7, r7, #5
 8008c20:	f8d8 6000 	ldr.w	r6, [r8]
 8008c24:	1a3f      	subs	r7, r7, r0
 8008c26:	42b7      	cmp	r7, r6
 8008c28:	dd62      	ble.n	8008cf0 <__gethex+0x278>
 8008c2a:	1bbf      	subs	r7, r7, r6
 8008c2c:	4639      	mov	r1, r7
 8008c2e:	4620      	mov	r0, r4
 8008c30:	f000 fef5 	bl	8009a1e <__any_on>
 8008c34:	4682      	mov	sl, r0
 8008c36:	b1a8      	cbz	r0, 8008c64 <__gethex+0x1ec>
 8008c38:	f04f 0a01 	mov.w	sl, #1
 8008c3c:	1e7b      	subs	r3, r7, #1
 8008c3e:	1159      	asrs	r1, r3, #5
 8008c40:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8008c44:	f003 021f 	and.w	r2, r3, #31
 8008c48:	fa0a f202 	lsl.w	r2, sl, r2
 8008c4c:	420a      	tst	r2, r1
 8008c4e:	d009      	beq.n	8008c64 <__gethex+0x1ec>
 8008c50:	4553      	cmp	r3, sl
 8008c52:	dd05      	ble.n	8008c60 <__gethex+0x1e8>
 8008c54:	4620      	mov	r0, r4
 8008c56:	1eb9      	subs	r1, r7, #2
 8008c58:	f000 fee1 	bl	8009a1e <__any_on>
 8008c5c:	2800      	cmp	r0, #0
 8008c5e:	d144      	bne.n	8008cea <__gethex+0x272>
 8008c60:	f04f 0a02 	mov.w	sl, #2
 8008c64:	4639      	mov	r1, r7
 8008c66:	4620      	mov	r0, r4
 8008c68:	f7ff fe9d 	bl	80089a6 <rshift>
 8008c6c:	443d      	add	r5, r7
 8008c6e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008c72:	42ab      	cmp	r3, r5
 8008c74:	da4a      	bge.n	8008d0c <__gethex+0x294>
 8008c76:	4621      	mov	r1, r4
 8008c78:	9802      	ldr	r0, [sp, #8]
 8008c7a:	f000 fa79 	bl	8009170 <_Bfree>
 8008c7e:	2300      	movs	r3, #0
 8008c80:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008c82:	27a3      	movs	r7, #163	; 0xa3
 8008c84:	6013      	str	r3, [r2, #0]
 8008c86:	e789      	b.n	8008b9c <__gethex+0x124>
 8008c88:	1e73      	subs	r3, r6, #1
 8008c8a:	9a06      	ldr	r2, [sp, #24]
 8008c8c:	9307      	str	r3, [sp, #28]
 8008c8e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008c92:	4293      	cmp	r3, r2
 8008c94:	d019      	beq.n	8008cca <__gethex+0x252>
 8008c96:	f1bb 0f20 	cmp.w	fp, #32
 8008c9a:	d107      	bne.n	8008cac <__gethex+0x234>
 8008c9c:	9b04      	ldr	r3, [sp, #16]
 8008c9e:	9a01      	ldr	r2, [sp, #4]
 8008ca0:	f843 2b04 	str.w	r2, [r3], #4
 8008ca4:	9304      	str	r3, [sp, #16]
 8008ca6:	2300      	movs	r3, #0
 8008ca8:	469b      	mov	fp, r3
 8008caa:	9301      	str	r3, [sp, #4]
 8008cac:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8008cb0:	f7ff fecc 	bl	8008a4c <__hexdig_fun>
 8008cb4:	9b01      	ldr	r3, [sp, #4]
 8008cb6:	f000 000f 	and.w	r0, r0, #15
 8008cba:	fa00 f00b 	lsl.w	r0, r0, fp
 8008cbe:	4303      	orrs	r3, r0
 8008cc0:	9301      	str	r3, [sp, #4]
 8008cc2:	f10b 0b04 	add.w	fp, fp, #4
 8008cc6:	9b07      	ldr	r3, [sp, #28]
 8008cc8:	e00d      	b.n	8008ce6 <__gethex+0x26e>
 8008cca:	9a08      	ldr	r2, [sp, #32]
 8008ccc:	1e73      	subs	r3, r6, #1
 8008cce:	4413      	add	r3, r2
 8008cd0:	42bb      	cmp	r3, r7
 8008cd2:	d3e0      	bcc.n	8008c96 <__gethex+0x21e>
 8008cd4:	4618      	mov	r0, r3
 8008cd6:	4652      	mov	r2, sl
 8008cd8:	9903      	ldr	r1, [sp, #12]
 8008cda:	9309      	str	r3, [sp, #36]	; 0x24
 8008cdc:	f001 fabd 	bl	800a25a <strncmp>
 8008ce0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008ce2:	2800      	cmp	r0, #0
 8008ce4:	d1d7      	bne.n	8008c96 <__gethex+0x21e>
 8008ce6:	461e      	mov	r6, r3
 8008ce8:	e78c      	b.n	8008c04 <__gethex+0x18c>
 8008cea:	f04f 0a03 	mov.w	sl, #3
 8008cee:	e7b9      	b.n	8008c64 <__gethex+0x1ec>
 8008cf0:	da09      	bge.n	8008d06 <__gethex+0x28e>
 8008cf2:	1bf7      	subs	r7, r6, r7
 8008cf4:	4621      	mov	r1, r4
 8008cf6:	463a      	mov	r2, r7
 8008cf8:	9802      	ldr	r0, [sp, #8]
 8008cfa:	f000 fc51 	bl	80095a0 <__lshift>
 8008cfe:	4604      	mov	r4, r0
 8008d00:	1bed      	subs	r5, r5, r7
 8008d02:	f100 0914 	add.w	r9, r0, #20
 8008d06:	f04f 0a00 	mov.w	sl, #0
 8008d0a:	e7b0      	b.n	8008c6e <__gethex+0x1f6>
 8008d0c:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8008d10:	42a8      	cmp	r0, r5
 8008d12:	dd72      	ble.n	8008dfa <__gethex+0x382>
 8008d14:	1b45      	subs	r5, r0, r5
 8008d16:	42ae      	cmp	r6, r5
 8008d18:	dc35      	bgt.n	8008d86 <__gethex+0x30e>
 8008d1a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008d1e:	2b02      	cmp	r3, #2
 8008d20:	d029      	beq.n	8008d76 <__gethex+0x2fe>
 8008d22:	2b03      	cmp	r3, #3
 8008d24:	d02b      	beq.n	8008d7e <__gethex+0x306>
 8008d26:	2b01      	cmp	r3, #1
 8008d28:	d11c      	bne.n	8008d64 <__gethex+0x2ec>
 8008d2a:	42ae      	cmp	r6, r5
 8008d2c:	d11a      	bne.n	8008d64 <__gethex+0x2ec>
 8008d2e:	2e01      	cmp	r6, #1
 8008d30:	d112      	bne.n	8008d58 <__gethex+0x2e0>
 8008d32:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8008d36:	9a05      	ldr	r2, [sp, #20]
 8008d38:	2762      	movs	r7, #98	; 0x62
 8008d3a:	6013      	str	r3, [r2, #0]
 8008d3c:	2301      	movs	r3, #1
 8008d3e:	6123      	str	r3, [r4, #16]
 8008d40:	f8c9 3000 	str.w	r3, [r9]
 8008d44:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008d46:	601c      	str	r4, [r3, #0]
 8008d48:	e728      	b.n	8008b9c <__gethex+0x124>
 8008d4a:	bf00      	nop
 8008d4c:	0800ac54 	.word	0x0800ac54
 8008d50:	0800ab78 	.word	0x0800ab78
 8008d54:	0800abec 	.word	0x0800abec
 8008d58:	4620      	mov	r0, r4
 8008d5a:	1e71      	subs	r1, r6, #1
 8008d5c:	f000 fe5f 	bl	8009a1e <__any_on>
 8008d60:	2800      	cmp	r0, #0
 8008d62:	d1e6      	bne.n	8008d32 <__gethex+0x2ba>
 8008d64:	4621      	mov	r1, r4
 8008d66:	9802      	ldr	r0, [sp, #8]
 8008d68:	f000 fa02 	bl	8009170 <_Bfree>
 8008d6c:	2300      	movs	r3, #0
 8008d6e:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008d70:	2750      	movs	r7, #80	; 0x50
 8008d72:	6013      	str	r3, [r2, #0]
 8008d74:	e712      	b.n	8008b9c <__gethex+0x124>
 8008d76:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008d78:	2b00      	cmp	r3, #0
 8008d7a:	d1f3      	bne.n	8008d64 <__gethex+0x2ec>
 8008d7c:	e7d9      	b.n	8008d32 <__gethex+0x2ba>
 8008d7e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008d80:	2b00      	cmp	r3, #0
 8008d82:	d1d6      	bne.n	8008d32 <__gethex+0x2ba>
 8008d84:	e7ee      	b.n	8008d64 <__gethex+0x2ec>
 8008d86:	1e6f      	subs	r7, r5, #1
 8008d88:	f1ba 0f00 	cmp.w	sl, #0
 8008d8c:	d132      	bne.n	8008df4 <__gethex+0x37c>
 8008d8e:	b127      	cbz	r7, 8008d9a <__gethex+0x322>
 8008d90:	4639      	mov	r1, r7
 8008d92:	4620      	mov	r0, r4
 8008d94:	f000 fe43 	bl	8009a1e <__any_on>
 8008d98:	4682      	mov	sl, r0
 8008d9a:	2101      	movs	r1, #1
 8008d9c:	117b      	asrs	r3, r7, #5
 8008d9e:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8008da2:	f007 071f 	and.w	r7, r7, #31
 8008da6:	fa01 f707 	lsl.w	r7, r1, r7
 8008daa:	421f      	tst	r7, r3
 8008dac:	f04f 0702 	mov.w	r7, #2
 8008db0:	4629      	mov	r1, r5
 8008db2:	4620      	mov	r0, r4
 8008db4:	bf18      	it	ne
 8008db6:	f04a 0a02 	orrne.w	sl, sl, #2
 8008dba:	1b76      	subs	r6, r6, r5
 8008dbc:	f7ff fdf3 	bl	80089a6 <rshift>
 8008dc0:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8008dc4:	f1ba 0f00 	cmp.w	sl, #0
 8008dc8:	d048      	beq.n	8008e5c <__gethex+0x3e4>
 8008dca:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008dce:	2b02      	cmp	r3, #2
 8008dd0:	d015      	beq.n	8008dfe <__gethex+0x386>
 8008dd2:	2b03      	cmp	r3, #3
 8008dd4:	d017      	beq.n	8008e06 <__gethex+0x38e>
 8008dd6:	2b01      	cmp	r3, #1
 8008dd8:	d109      	bne.n	8008dee <__gethex+0x376>
 8008dda:	f01a 0f02 	tst.w	sl, #2
 8008dde:	d006      	beq.n	8008dee <__gethex+0x376>
 8008de0:	f8d9 0000 	ldr.w	r0, [r9]
 8008de4:	ea4a 0a00 	orr.w	sl, sl, r0
 8008de8:	f01a 0f01 	tst.w	sl, #1
 8008dec:	d10e      	bne.n	8008e0c <__gethex+0x394>
 8008dee:	f047 0710 	orr.w	r7, r7, #16
 8008df2:	e033      	b.n	8008e5c <__gethex+0x3e4>
 8008df4:	f04f 0a01 	mov.w	sl, #1
 8008df8:	e7cf      	b.n	8008d9a <__gethex+0x322>
 8008dfa:	2701      	movs	r7, #1
 8008dfc:	e7e2      	b.n	8008dc4 <__gethex+0x34c>
 8008dfe:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008e00:	f1c3 0301 	rsb	r3, r3, #1
 8008e04:	9315      	str	r3, [sp, #84]	; 0x54
 8008e06:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008e08:	2b00      	cmp	r3, #0
 8008e0a:	d0f0      	beq.n	8008dee <__gethex+0x376>
 8008e0c:	f04f 0c00 	mov.w	ip, #0
 8008e10:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8008e14:	f104 0314 	add.w	r3, r4, #20
 8008e18:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8008e1c:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8008e20:	4618      	mov	r0, r3
 8008e22:	f853 2b04 	ldr.w	r2, [r3], #4
 8008e26:	f1b2 3fff 	cmp.w	r2, #4294967295
 8008e2a:	d01c      	beq.n	8008e66 <__gethex+0x3ee>
 8008e2c:	3201      	adds	r2, #1
 8008e2e:	6002      	str	r2, [r0, #0]
 8008e30:	2f02      	cmp	r7, #2
 8008e32:	f104 0314 	add.w	r3, r4, #20
 8008e36:	d13d      	bne.n	8008eb4 <__gethex+0x43c>
 8008e38:	f8d8 2000 	ldr.w	r2, [r8]
 8008e3c:	3a01      	subs	r2, #1
 8008e3e:	42b2      	cmp	r2, r6
 8008e40:	d10a      	bne.n	8008e58 <__gethex+0x3e0>
 8008e42:	2201      	movs	r2, #1
 8008e44:	1171      	asrs	r1, r6, #5
 8008e46:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8008e4a:	f006 061f 	and.w	r6, r6, #31
 8008e4e:	fa02 f606 	lsl.w	r6, r2, r6
 8008e52:	421e      	tst	r6, r3
 8008e54:	bf18      	it	ne
 8008e56:	4617      	movne	r7, r2
 8008e58:	f047 0720 	orr.w	r7, r7, #32
 8008e5c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008e5e:	601c      	str	r4, [r3, #0]
 8008e60:	9b05      	ldr	r3, [sp, #20]
 8008e62:	601d      	str	r5, [r3, #0]
 8008e64:	e69a      	b.n	8008b9c <__gethex+0x124>
 8008e66:	4299      	cmp	r1, r3
 8008e68:	f843 cc04 	str.w	ip, [r3, #-4]
 8008e6c:	d8d8      	bhi.n	8008e20 <__gethex+0x3a8>
 8008e6e:	68a3      	ldr	r3, [r4, #8]
 8008e70:	459b      	cmp	fp, r3
 8008e72:	db17      	blt.n	8008ea4 <__gethex+0x42c>
 8008e74:	6861      	ldr	r1, [r4, #4]
 8008e76:	9802      	ldr	r0, [sp, #8]
 8008e78:	3101      	adds	r1, #1
 8008e7a:	f000 f939 	bl	80090f0 <_Balloc>
 8008e7e:	4681      	mov	r9, r0
 8008e80:	b918      	cbnz	r0, 8008e8a <__gethex+0x412>
 8008e82:	4602      	mov	r2, r0
 8008e84:	2184      	movs	r1, #132	; 0x84
 8008e86:	4b19      	ldr	r3, [pc, #100]	; (8008eec <__gethex+0x474>)
 8008e88:	e6ab      	b.n	8008be2 <__gethex+0x16a>
 8008e8a:	6922      	ldr	r2, [r4, #16]
 8008e8c:	f104 010c 	add.w	r1, r4, #12
 8008e90:	3202      	adds	r2, #2
 8008e92:	0092      	lsls	r2, r2, #2
 8008e94:	300c      	adds	r0, #12
 8008e96:	f000 f91d 	bl	80090d4 <memcpy>
 8008e9a:	4621      	mov	r1, r4
 8008e9c:	9802      	ldr	r0, [sp, #8]
 8008e9e:	f000 f967 	bl	8009170 <_Bfree>
 8008ea2:	464c      	mov	r4, r9
 8008ea4:	6923      	ldr	r3, [r4, #16]
 8008ea6:	1c5a      	adds	r2, r3, #1
 8008ea8:	6122      	str	r2, [r4, #16]
 8008eaa:	2201      	movs	r2, #1
 8008eac:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008eb0:	615a      	str	r2, [r3, #20]
 8008eb2:	e7bd      	b.n	8008e30 <__gethex+0x3b8>
 8008eb4:	6922      	ldr	r2, [r4, #16]
 8008eb6:	455a      	cmp	r2, fp
 8008eb8:	dd0b      	ble.n	8008ed2 <__gethex+0x45a>
 8008eba:	2101      	movs	r1, #1
 8008ebc:	4620      	mov	r0, r4
 8008ebe:	f7ff fd72 	bl	80089a6 <rshift>
 8008ec2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008ec6:	3501      	adds	r5, #1
 8008ec8:	42ab      	cmp	r3, r5
 8008eca:	f6ff aed4 	blt.w	8008c76 <__gethex+0x1fe>
 8008ece:	2701      	movs	r7, #1
 8008ed0:	e7c2      	b.n	8008e58 <__gethex+0x3e0>
 8008ed2:	f016 061f 	ands.w	r6, r6, #31
 8008ed6:	d0fa      	beq.n	8008ece <__gethex+0x456>
 8008ed8:	4453      	add	r3, sl
 8008eda:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8008ede:	f000 f9f9 	bl	80092d4 <__hi0bits>
 8008ee2:	f1c6 0620 	rsb	r6, r6, #32
 8008ee6:	42b0      	cmp	r0, r6
 8008ee8:	dbe7      	blt.n	8008eba <__gethex+0x442>
 8008eea:	e7f0      	b.n	8008ece <__gethex+0x456>
 8008eec:	0800ab78 	.word	0x0800ab78

08008ef0 <L_shift>:
 8008ef0:	f1c2 0208 	rsb	r2, r2, #8
 8008ef4:	0092      	lsls	r2, r2, #2
 8008ef6:	b570      	push	{r4, r5, r6, lr}
 8008ef8:	f1c2 0620 	rsb	r6, r2, #32
 8008efc:	6843      	ldr	r3, [r0, #4]
 8008efe:	6804      	ldr	r4, [r0, #0]
 8008f00:	fa03 f506 	lsl.w	r5, r3, r6
 8008f04:	432c      	orrs	r4, r5
 8008f06:	40d3      	lsrs	r3, r2
 8008f08:	6004      	str	r4, [r0, #0]
 8008f0a:	f840 3f04 	str.w	r3, [r0, #4]!
 8008f0e:	4288      	cmp	r0, r1
 8008f10:	d3f4      	bcc.n	8008efc <L_shift+0xc>
 8008f12:	bd70      	pop	{r4, r5, r6, pc}

08008f14 <__match>:
 8008f14:	b530      	push	{r4, r5, lr}
 8008f16:	6803      	ldr	r3, [r0, #0]
 8008f18:	3301      	adds	r3, #1
 8008f1a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008f1e:	b914      	cbnz	r4, 8008f26 <__match+0x12>
 8008f20:	6003      	str	r3, [r0, #0]
 8008f22:	2001      	movs	r0, #1
 8008f24:	bd30      	pop	{r4, r5, pc}
 8008f26:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008f2a:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8008f2e:	2d19      	cmp	r5, #25
 8008f30:	bf98      	it	ls
 8008f32:	3220      	addls	r2, #32
 8008f34:	42a2      	cmp	r2, r4
 8008f36:	d0f0      	beq.n	8008f1a <__match+0x6>
 8008f38:	2000      	movs	r0, #0
 8008f3a:	e7f3      	b.n	8008f24 <__match+0x10>

08008f3c <__hexnan>:
 8008f3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f40:	2500      	movs	r5, #0
 8008f42:	680b      	ldr	r3, [r1, #0]
 8008f44:	4682      	mov	sl, r0
 8008f46:	115e      	asrs	r6, r3, #5
 8008f48:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8008f4c:	f013 031f 	ands.w	r3, r3, #31
 8008f50:	bf18      	it	ne
 8008f52:	3604      	addne	r6, #4
 8008f54:	1f37      	subs	r7, r6, #4
 8008f56:	46b9      	mov	r9, r7
 8008f58:	463c      	mov	r4, r7
 8008f5a:	46ab      	mov	fp, r5
 8008f5c:	b087      	sub	sp, #28
 8008f5e:	4690      	mov	r8, r2
 8008f60:	6802      	ldr	r2, [r0, #0]
 8008f62:	9301      	str	r3, [sp, #4]
 8008f64:	f846 5c04 	str.w	r5, [r6, #-4]
 8008f68:	9502      	str	r5, [sp, #8]
 8008f6a:	7851      	ldrb	r1, [r2, #1]
 8008f6c:	1c53      	adds	r3, r2, #1
 8008f6e:	9303      	str	r3, [sp, #12]
 8008f70:	b341      	cbz	r1, 8008fc4 <__hexnan+0x88>
 8008f72:	4608      	mov	r0, r1
 8008f74:	9205      	str	r2, [sp, #20]
 8008f76:	9104      	str	r1, [sp, #16]
 8008f78:	f7ff fd68 	bl	8008a4c <__hexdig_fun>
 8008f7c:	2800      	cmp	r0, #0
 8008f7e:	d14f      	bne.n	8009020 <__hexnan+0xe4>
 8008f80:	9904      	ldr	r1, [sp, #16]
 8008f82:	9a05      	ldr	r2, [sp, #20]
 8008f84:	2920      	cmp	r1, #32
 8008f86:	d818      	bhi.n	8008fba <__hexnan+0x7e>
 8008f88:	9b02      	ldr	r3, [sp, #8]
 8008f8a:	459b      	cmp	fp, r3
 8008f8c:	dd13      	ble.n	8008fb6 <__hexnan+0x7a>
 8008f8e:	454c      	cmp	r4, r9
 8008f90:	d206      	bcs.n	8008fa0 <__hexnan+0x64>
 8008f92:	2d07      	cmp	r5, #7
 8008f94:	dc04      	bgt.n	8008fa0 <__hexnan+0x64>
 8008f96:	462a      	mov	r2, r5
 8008f98:	4649      	mov	r1, r9
 8008f9a:	4620      	mov	r0, r4
 8008f9c:	f7ff ffa8 	bl	8008ef0 <L_shift>
 8008fa0:	4544      	cmp	r4, r8
 8008fa2:	d950      	bls.n	8009046 <__hexnan+0x10a>
 8008fa4:	2300      	movs	r3, #0
 8008fa6:	f1a4 0904 	sub.w	r9, r4, #4
 8008faa:	f844 3c04 	str.w	r3, [r4, #-4]
 8008fae:	461d      	mov	r5, r3
 8008fb0:	464c      	mov	r4, r9
 8008fb2:	f8cd b008 	str.w	fp, [sp, #8]
 8008fb6:	9a03      	ldr	r2, [sp, #12]
 8008fb8:	e7d7      	b.n	8008f6a <__hexnan+0x2e>
 8008fba:	2929      	cmp	r1, #41	; 0x29
 8008fbc:	d156      	bne.n	800906c <__hexnan+0x130>
 8008fbe:	3202      	adds	r2, #2
 8008fc0:	f8ca 2000 	str.w	r2, [sl]
 8008fc4:	f1bb 0f00 	cmp.w	fp, #0
 8008fc8:	d050      	beq.n	800906c <__hexnan+0x130>
 8008fca:	454c      	cmp	r4, r9
 8008fcc:	d206      	bcs.n	8008fdc <__hexnan+0xa0>
 8008fce:	2d07      	cmp	r5, #7
 8008fd0:	dc04      	bgt.n	8008fdc <__hexnan+0xa0>
 8008fd2:	462a      	mov	r2, r5
 8008fd4:	4649      	mov	r1, r9
 8008fd6:	4620      	mov	r0, r4
 8008fd8:	f7ff ff8a 	bl	8008ef0 <L_shift>
 8008fdc:	4544      	cmp	r4, r8
 8008fde:	d934      	bls.n	800904a <__hexnan+0x10e>
 8008fe0:	4623      	mov	r3, r4
 8008fe2:	f1a8 0204 	sub.w	r2, r8, #4
 8008fe6:	f853 1b04 	ldr.w	r1, [r3], #4
 8008fea:	429f      	cmp	r7, r3
 8008fec:	f842 1f04 	str.w	r1, [r2, #4]!
 8008ff0:	d2f9      	bcs.n	8008fe6 <__hexnan+0xaa>
 8008ff2:	1b3b      	subs	r3, r7, r4
 8008ff4:	f023 0303 	bic.w	r3, r3, #3
 8008ff8:	3304      	adds	r3, #4
 8008ffa:	3401      	adds	r4, #1
 8008ffc:	3e03      	subs	r6, #3
 8008ffe:	42b4      	cmp	r4, r6
 8009000:	bf88      	it	hi
 8009002:	2304      	movhi	r3, #4
 8009004:	2200      	movs	r2, #0
 8009006:	4443      	add	r3, r8
 8009008:	f843 2b04 	str.w	r2, [r3], #4
 800900c:	429f      	cmp	r7, r3
 800900e:	d2fb      	bcs.n	8009008 <__hexnan+0xcc>
 8009010:	683b      	ldr	r3, [r7, #0]
 8009012:	b91b      	cbnz	r3, 800901c <__hexnan+0xe0>
 8009014:	4547      	cmp	r7, r8
 8009016:	d127      	bne.n	8009068 <__hexnan+0x12c>
 8009018:	2301      	movs	r3, #1
 800901a:	603b      	str	r3, [r7, #0]
 800901c:	2005      	movs	r0, #5
 800901e:	e026      	b.n	800906e <__hexnan+0x132>
 8009020:	3501      	adds	r5, #1
 8009022:	2d08      	cmp	r5, #8
 8009024:	f10b 0b01 	add.w	fp, fp, #1
 8009028:	dd06      	ble.n	8009038 <__hexnan+0xfc>
 800902a:	4544      	cmp	r4, r8
 800902c:	d9c3      	bls.n	8008fb6 <__hexnan+0x7a>
 800902e:	2300      	movs	r3, #0
 8009030:	2501      	movs	r5, #1
 8009032:	f844 3c04 	str.w	r3, [r4, #-4]
 8009036:	3c04      	subs	r4, #4
 8009038:	6822      	ldr	r2, [r4, #0]
 800903a:	f000 000f 	and.w	r0, r0, #15
 800903e:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 8009042:	6022      	str	r2, [r4, #0]
 8009044:	e7b7      	b.n	8008fb6 <__hexnan+0x7a>
 8009046:	2508      	movs	r5, #8
 8009048:	e7b5      	b.n	8008fb6 <__hexnan+0x7a>
 800904a:	9b01      	ldr	r3, [sp, #4]
 800904c:	2b00      	cmp	r3, #0
 800904e:	d0df      	beq.n	8009010 <__hexnan+0xd4>
 8009050:	f04f 32ff 	mov.w	r2, #4294967295
 8009054:	f1c3 0320 	rsb	r3, r3, #32
 8009058:	fa22 f303 	lsr.w	r3, r2, r3
 800905c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8009060:	401a      	ands	r2, r3
 8009062:	f846 2c04 	str.w	r2, [r6, #-4]
 8009066:	e7d3      	b.n	8009010 <__hexnan+0xd4>
 8009068:	3f04      	subs	r7, #4
 800906a:	e7d1      	b.n	8009010 <__hexnan+0xd4>
 800906c:	2004      	movs	r0, #4
 800906e:	b007      	add	sp, #28
 8009070:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009074 <_localeconv_r>:
 8009074:	4800      	ldr	r0, [pc, #0]	; (8009078 <_localeconv_r+0x4>)
 8009076:	4770      	bx	lr
 8009078:	20000164 	.word	0x20000164

0800907c <__retarget_lock_init_recursive>:
 800907c:	4770      	bx	lr

0800907e <__retarget_lock_acquire_recursive>:
 800907e:	4770      	bx	lr

08009080 <__retarget_lock_release_recursive>:
 8009080:	4770      	bx	lr
	...

08009084 <malloc>:
 8009084:	4b02      	ldr	r3, [pc, #8]	; (8009090 <malloc+0xc>)
 8009086:	4601      	mov	r1, r0
 8009088:	6818      	ldr	r0, [r3, #0]
 800908a:	f000 bd65 	b.w	8009b58 <_malloc_r>
 800908e:	bf00      	nop
 8009090:	2000000c 	.word	0x2000000c

08009094 <__ascii_mbtowc>:
 8009094:	b082      	sub	sp, #8
 8009096:	b901      	cbnz	r1, 800909a <__ascii_mbtowc+0x6>
 8009098:	a901      	add	r1, sp, #4
 800909a:	b142      	cbz	r2, 80090ae <__ascii_mbtowc+0x1a>
 800909c:	b14b      	cbz	r3, 80090b2 <__ascii_mbtowc+0x1e>
 800909e:	7813      	ldrb	r3, [r2, #0]
 80090a0:	600b      	str	r3, [r1, #0]
 80090a2:	7812      	ldrb	r2, [r2, #0]
 80090a4:	1e10      	subs	r0, r2, #0
 80090a6:	bf18      	it	ne
 80090a8:	2001      	movne	r0, #1
 80090aa:	b002      	add	sp, #8
 80090ac:	4770      	bx	lr
 80090ae:	4610      	mov	r0, r2
 80090b0:	e7fb      	b.n	80090aa <__ascii_mbtowc+0x16>
 80090b2:	f06f 0001 	mvn.w	r0, #1
 80090b6:	e7f8      	b.n	80090aa <__ascii_mbtowc+0x16>

080090b8 <memchr>:
 80090b8:	4603      	mov	r3, r0
 80090ba:	b510      	push	{r4, lr}
 80090bc:	b2c9      	uxtb	r1, r1
 80090be:	4402      	add	r2, r0
 80090c0:	4293      	cmp	r3, r2
 80090c2:	4618      	mov	r0, r3
 80090c4:	d101      	bne.n	80090ca <memchr+0x12>
 80090c6:	2000      	movs	r0, #0
 80090c8:	e003      	b.n	80090d2 <memchr+0x1a>
 80090ca:	7804      	ldrb	r4, [r0, #0]
 80090cc:	3301      	adds	r3, #1
 80090ce:	428c      	cmp	r4, r1
 80090d0:	d1f6      	bne.n	80090c0 <memchr+0x8>
 80090d2:	bd10      	pop	{r4, pc}

080090d4 <memcpy>:
 80090d4:	440a      	add	r2, r1
 80090d6:	4291      	cmp	r1, r2
 80090d8:	f100 33ff 	add.w	r3, r0, #4294967295
 80090dc:	d100      	bne.n	80090e0 <memcpy+0xc>
 80090de:	4770      	bx	lr
 80090e0:	b510      	push	{r4, lr}
 80090e2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80090e6:	4291      	cmp	r1, r2
 80090e8:	f803 4f01 	strb.w	r4, [r3, #1]!
 80090ec:	d1f9      	bne.n	80090e2 <memcpy+0xe>
 80090ee:	bd10      	pop	{r4, pc}

080090f0 <_Balloc>:
 80090f0:	b570      	push	{r4, r5, r6, lr}
 80090f2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80090f4:	4604      	mov	r4, r0
 80090f6:	460d      	mov	r5, r1
 80090f8:	b976      	cbnz	r6, 8009118 <_Balloc+0x28>
 80090fa:	2010      	movs	r0, #16
 80090fc:	f7ff ffc2 	bl	8009084 <malloc>
 8009100:	4602      	mov	r2, r0
 8009102:	6260      	str	r0, [r4, #36]	; 0x24
 8009104:	b920      	cbnz	r0, 8009110 <_Balloc+0x20>
 8009106:	2166      	movs	r1, #102	; 0x66
 8009108:	4b17      	ldr	r3, [pc, #92]	; (8009168 <_Balloc+0x78>)
 800910a:	4818      	ldr	r0, [pc, #96]	; (800916c <_Balloc+0x7c>)
 800910c:	f001 f99a 	bl	800a444 <__assert_func>
 8009110:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009114:	6006      	str	r6, [r0, #0]
 8009116:	60c6      	str	r6, [r0, #12]
 8009118:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800911a:	68f3      	ldr	r3, [r6, #12]
 800911c:	b183      	cbz	r3, 8009140 <_Balloc+0x50>
 800911e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009120:	68db      	ldr	r3, [r3, #12]
 8009122:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009126:	b9b8      	cbnz	r0, 8009158 <_Balloc+0x68>
 8009128:	2101      	movs	r1, #1
 800912a:	fa01 f605 	lsl.w	r6, r1, r5
 800912e:	1d72      	adds	r2, r6, #5
 8009130:	4620      	mov	r0, r4
 8009132:	0092      	lsls	r2, r2, #2
 8009134:	f000 fc94 	bl	8009a60 <_calloc_r>
 8009138:	b160      	cbz	r0, 8009154 <_Balloc+0x64>
 800913a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800913e:	e00e      	b.n	800915e <_Balloc+0x6e>
 8009140:	2221      	movs	r2, #33	; 0x21
 8009142:	2104      	movs	r1, #4
 8009144:	4620      	mov	r0, r4
 8009146:	f000 fc8b 	bl	8009a60 <_calloc_r>
 800914a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800914c:	60f0      	str	r0, [r6, #12]
 800914e:	68db      	ldr	r3, [r3, #12]
 8009150:	2b00      	cmp	r3, #0
 8009152:	d1e4      	bne.n	800911e <_Balloc+0x2e>
 8009154:	2000      	movs	r0, #0
 8009156:	bd70      	pop	{r4, r5, r6, pc}
 8009158:	6802      	ldr	r2, [r0, #0]
 800915a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800915e:	2300      	movs	r3, #0
 8009160:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009164:	e7f7      	b.n	8009156 <_Balloc+0x66>
 8009166:	bf00      	nop
 8009168:	0800ab06 	.word	0x0800ab06
 800916c:	0800ac68 	.word	0x0800ac68

08009170 <_Bfree>:
 8009170:	b570      	push	{r4, r5, r6, lr}
 8009172:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8009174:	4605      	mov	r5, r0
 8009176:	460c      	mov	r4, r1
 8009178:	b976      	cbnz	r6, 8009198 <_Bfree+0x28>
 800917a:	2010      	movs	r0, #16
 800917c:	f7ff ff82 	bl	8009084 <malloc>
 8009180:	4602      	mov	r2, r0
 8009182:	6268      	str	r0, [r5, #36]	; 0x24
 8009184:	b920      	cbnz	r0, 8009190 <_Bfree+0x20>
 8009186:	218a      	movs	r1, #138	; 0x8a
 8009188:	4b08      	ldr	r3, [pc, #32]	; (80091ac <_Bfree+0x3c>)
 800918a:	4809      	ldr	r0, [pc, #36]	; (80091b0 <_Bfree+0x40>)
 800918c:	f001 f95a 	bl	800a444 <__assert_func>
 8009190:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009194:	6006      	str	r6, [r0, #0]
 8009196:	60c6      	str	r6, [r0, #12]
 8009198:	b13c      	cbz	r4, 80091aa <_Bfree+0x3a>
 800919a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800919c:	6862      	ldr	r2, [r4, #4]
 800919e:	68db      	ldr	r3, [r3, #12]
 80091a0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80091a4:	6021      	str	r1, [r4, #0]
 80091a6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80091aa:	bd70      	pop	{r4, r5, r6, pc}
 80091ac:	0800ab06 	.word	0x0800ab06
 80091b0:	0800ac68 	.word	0x0800ac68

080091b4 <__multadd>:
 80091b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80091b8:	4607      	mov	r7, r0
 80091ba:	460c      	mov	r4, r1
 80091bc:	461e      	mov	r6, r3
 80091be:	2000      	movs	r0, #0
 80091c0:	690d      	ldr	r5, [r1, #16]
 80091c2:	f101 0c14 	add.w	ip, r1, #20
 80091c6:	f8dc 3000 	ldr.w	r3, [ip]
 80091ca:	3001      	adds	r0, #1
 80091cc:	b299      	uxth	r1, r3
 80091ce:	fb02 6101 	mla	r1, r2, r1, r6
 80091d2:	0c1e      	lsrs	r6, r3, #16
 80091d4:	0c0b      	lsrs	r3, r1, #16
 80091d6:	fb02 3306 	mla	r3, r2, r6, r3
 80091da:	b289      	uxth	r1, r1
 80091dc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80091e0:	4285      	cmp	r5, r0
 80091e2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80091e6:	f84c 1b04 	str.w	r1, [ip], #4
 80091ea:	dcec      	bgt.n	80091c6 <__multadd+0x12>
 80091ec:	b30e      	cbz	r6, 8009232 <__multadd+0x7e>
 80091ee:	68a3      	ldr	r3, [r4, #8]
 80091f0:	42ab      	cmp	r3, r5
 80091f2:	dc19      	bgt.n	8009228 <__multadd+0x74>
 80091f4:	6861      	ldr	r1, [r4, #4]
 80091f6:	4638      	mov	r0, r7
 80091f8:	3101      	adds	r1, #1
 80091fa:	f7ff ff79 	bl	80090f0 <_Balloc>
 80091fe:	4680      	mov	r8, r0
 8009200:	b928      	cbnz	r0, 800920e <__multadd+0x5a>
 8009202:	4602      	mov	r2, r0
 8009204:	21b5      	movs	r1, #181	; 0xb5
 8009206:	4b0c      	ldr	r3, [pc, #48]	; (8009238 <__multadd+0x84>)
 8009208:	480c      	ldr	r0, [pc, #48]	; (800923c <__multadd+0x88>)
 800920a:	f001 f91b 	bl	800a444 <__assert_func>
 800920e:	6922      	ldr	r2, [r4, #16]
 8009210:	f104 010c 	add.w	r1, r4, #12
 8009214:	3202      	adds	r2, #2
 8009216:	0092      	lsls	r2, r2, #2
 8009218:	300c      	adds	r0, #12
 800921a:	f7ff ff5b 	bl	80090d4 <memcpy>
 800921e:	4621      	mov	r1, r4
 8009220:	4638      	mov	r0, r7
 8009222:	f7ff ffa5 	bl	8009170 <_Bfree>
 8009226:	4644      	mov	r4, r8
 8009228:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800922c:	3501      	adds	r5, #1
 800922e:	615e      	str	r6, [r3, #20]
 8009230:	6125      	str	r5, [r4, #16]
 8009232:	4620      	mov	r0, r4
 8009234:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009238:	0800ab78 	.word	0x0800ab78
 800923c:	0800ac68 	.word	0x0800ac68

08009240 <__s2b>:
 8009240:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009244:	4615      	mov	r5, r2
 8009246:	2209      	movs	r2, #9
 8009248:	461f      	mov	r7, r3
 800924a:	3308      	adds	r3, #8
 800924c:	460c      	mov	r4, r1
 800924e:	fb93 f3f2 	sdiv	r3, r3, r2
 8009252:	4606      	mov	r6, r0
 8009254:	2201      	movs	r2, #1
 8009256:	2100      	movs	r1, #0
 8009258:	429a      	cmp	r2, r3
 800925a:	db09      	blt.n	8009270 <__s2b+0x30>
 800925c:	4630      	mov	r0, r6
 800925e:	f7ff ff47 	bl	80090f0 <_Balloc>
 8009262:	b940      	cbnz	r0, 8009276 <__s2b+0x36>
 8009264:	4602      	mov	r2, r0
 8009266:	21ce      	movs	r1, #206	; 0xce
 8009268:	4b18      	ldr	r3, [pc, #96]	; (80092cc <__s2b+0x8c>)
 800926a:	4819      	ldr	r0, [pc, #100]	; (80092d0 <__s2b+0x90>)
 800926c:	f001 f8ea 	bl	800a444 <__assert_func>
 8009270:	0052      	lsls	r2, r2, #1
 8009272:	3101      	adds	r1, #1
 8009274:	e7f0      	b.n	8009258 <__s2b+0x18>
 8009276:	9b08      	ldr	r3, [sp, #32]
 8009278:	2d09      	cmp	r5, #9
 800927a:	6143      	str	r3, [r0, #20]
 800927c:	f04f 0301 	mov.w	r3, #1
 8009280:	6103      	str	r3, [r0, #16]
 8009282:	dd16      	ble.n	80092b2 <__s2b+0x72>
 8009284:	f104 0909 	add.w	r9, r4, #9
 8009288:	46c8      	mov	r8, r9
 800928a:	442c      	add	r4, r5
 800928c:	f818 3b01 	ldrb.w	r3, [r8], #1
 8009290:	4601      	mov	r1, r0
 8009292:	220a      	movs	r2, #10
 8009294:	4630      	mov	r0, r6
 8009296:	3b30      	subs	r3, #48	; 0x30
 8009298:	f7ff ff8c 	bl	80091b4 <__multadd>
 800929c:	45a0      	cmp	r8, r4
 800929e:	d1f5      	bne.n	800928c <__s2b+0x4c>
 80092a0:	f1a5 0408 	sub.w	r4, r5, #8
 80092a4:	444c      	add	r4, r9
 80092a6:	1b2d      	subs	r5, r5, r4
 80092a8:	1963      	adds	r3, r4, r5
 80092aa:	42bb      	cmp	r3, r7
 80092ac:	db04      	blt.n	80092b8 <__s2b+0x78>
 80092ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80092b2:	2509      	movs	r5, #9
 80092b4:	340a      	adds	r4, #10
 80092b6:	e7f6      	b.n	80092a6 <__s2b+0x66>
 80092b8:	f814 3b01 	ldrb.w	r3, [r4], #1
 80092bc:	4601      	mov	r1, r0
 80092be:	220a      	movs	r2, #10
 80092c0:	4630      	mov	r0, r6
 80092c2:	3b30      	subs	r3, #48	; 0x30
 80092c4:	f7ff ff76 	bl	80091b4 <__multadd>
 80092c8:	e7ee      	b.n	80092a8 <__s2b+0x68>
 80092ca:	bf00      	nop
 80092cc:	0800ab78 	.word	0x0800ab78
 80092d0:	0800ac68 	.word	0x0800ac68

080092d4 <__hi0bits>:
 80092d4:	0c02      	lsrs	r2, r0, #16
 80092d6:	0412      	lsls	r2, r2, #16
 80092d8:	4603      	mov	r3, r0
 80092da:	b9ca      	cbnz	r2, 8009310 <__hi0bits+0x3c>
 80092dc:	0403      	lsls	r3, r0, #16
 80092de:	2010      	movs	r0, #16
 80092e0:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80092e4:	bf04      	itt	eq
 80092e6:	021b      	lsleq	r3, r3, #8
 80092e8:	3008      	addeq	r0, #8
 80092ea:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80092ee:	bf04      	itt	eq
 80092f0:	011b      	lsleq	r3, r3, #4
 80092f2:	3004      	addeq	r0, #4
 80092f4:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80092f8:	bf04      	itt	eq
 80092fa:	009b      	lsleq	r3, r3, #2
 80092fc:	3002      	addeq	r0, #2
 80092fe:	2b00      	cmp	r3, #0
 8009300:	db05      	blt.n	800930e <__hi0bits+0x3a>
 8009302:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8009306:	f100 0001 	add.w	r0, r0, #1
 800930a:	bf08      	it	eq
 800930c:	2020      	moveq	r0, #32
 800930e:	4770      	bx	lr
 8009310:	2000      	movs	r0, #0
 8009312:	e7e5      	b.n	80092e0 <__hi0bits+0xc>

08009314 <__lo0bits>:
 8009314:	6803      	ldr	r3, [r0, #0]
 8009316:	4602      	mov	r2, r0
 8009318:	f013 0007 	ands.w	r0, r3, #7
 800931c:	d00b      	beq.n	8009336 <__lo0bits+0x22>
 800931e:	07d9      	lsls	r1, r3, #31
 8009320:	d421      	bmi.n	8009366 <__lo0bits+0x52>
 8009322:	0798      	lsls	r0, r3, #30
 8009324:	bf49      	itett	mi
 8009326:	085b      	lsrmi	r3, r3, #1
 8009328:	089b      	lsrpl	r3, r3, #2
 800932a:	2001      	movmi	r0, #1
 800932c:	6013      	strmi	r3, [r2, #0]
 800932e:	bf5c      	itt	pl
 8009330:	2002      	movpl	r0, #2
 8009332:	6013      	strpl	r3, [r2, #0]
 8009334:	4770      	bx	lr
 8009336:	b299      	uxth	r1, r3
 8009338:	b909      	cbnz	r1, 800933e <__lo0bits+0x2a>
 800933a:	2010      	movs	r0, #16
 800933c:	0c1b      	lsrs	r3, r3, #16
 800933e:	b2d9      	uxtb	r1, r3
 8009340:	b909      	cbnz	r1, 8009346 <__lo0bits+0x32>
 8009342:	3008      	adds	r0, #8
 8009344:	0a1b      	lsrs	r3, r3, #8
 8009346:	0719      	lsls	r1, r3, #28
 8009348:	bf04      	itt	eq
 800934a:	091b      	lsreq	r3, r3, #4
 800934c:	3004      	addeq	r0, #4
 800934e:	0799      	lsls	r1, r3, #30
 8009350:	bf04      	itt	eq
 8009352:	089b      	lsreq	r3, r3, #2
 8009354:	3002      	addeq	r0, #2
 8009356:	07d9      	lsls	r1, r3, #31
 8009358:	d403      	bmi.n	8009362 <__lo0bits+0x4e>
 800935a:	085b      	lsrs	r3, r3, #1
 800935c:	f100 0001 	add.w	r0, r0, #1
 8009360:	d003      	beq.n	800936a <__lo0bits+0x56>
 8009362:	6013      	str	r3, [r2, #0]
 8009364:	4770      	bx	lr
 8009366:	2000      	movs	r0, #0
 8009368:	4770      	bx	lr
 800936a:	2020      	movs	r0, #32
 800936c:	4770      	bx	lr
	...

08009370 <__i2b>:
 8009370:	b510      	push	{r4, lr}
 8009372:	460c      	mov	r4, r1
 8009374:	2101      	movs	r1, #1
 8009376:	f7ff febb 	bl	80090f0 <_Balloc>
 800937a:	4602      	mov	r2, r0
 800937c:	b928      	cbnz	r0, 800938a <__i2b+0x1a>
 800937e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8009382:	4b04      	ldr	r3, [pc, #16]	; (8009394 <__i2b+0x24>)
 8009384:	4804      	ldr	r0, [pc, #16]	; (8009398 <__i2b+0x28>)
 8009386:	f001 f85d 	bl	800a444 <__assert_func>
 800938a:	2301      	movs	r3, #1
 800938c:	6144      	str	r4, [r0, #20]
 800938e:	6103      	str	r3, [r0, #16]
 8009390:	bd10      	pop	{r4, pc}
 8009392:	bf00      	nop
 8009394:	0800ab78 	.word	0x0800ab78
 8009398:	0800ac68 	.word	0x0800ac68

0800939c <__multiply>:
 800939c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80093a0:	4691      	mov	r9, r2
 80093a2:	690a      	ldr	r2, [r1, #16]
 80093a4:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80093a8:	460c      	mov	r4, r1
 80093aa:	429a      	cmp	r2, r3
 80093ac:	bfbe      	ittt	lt
 80093ae:	460b      	movlt	r3, r1
 80093b0:	464c      	movlt	r4, r9
 80093b2:	4699      	movlt	r9, r3
 80093b4:	6927      	ldr	r7, [r4, #16]
 80093b6:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80093ba:	68a3      	ldr	r3, [r4, #8]
 80093bc:	6861      	ldr	r1, [r4, #4]
 80093be:	eb07 060a 	add.w	r6, r7, sl
 80093c2:	42b3      	cmp	r3, r6
 80093c4:	b085      	sub	sp, #20
 80093c6:	bfb8      	it	lt
 80093c8:	3101      	addlt	r1, #1
 80093ca:	f7ff fe91 	bl	80090f0 <_Balloc>
 80093ce:	b930      	cbnz	r0, 80093de <__multiply+0x42>
 80093d0:	4602      	mov	r2, r0
 80093d2:	f240 115d 	movw	r1, #349	; 0x15d
 80093d6:	4b43      	ldr	r3, [pc, #268]	; (80094e4 <__multiply+0x148>)
 80093d8:	4843      	ldr	r0, [pc, #268]	; (80094e8 <__multiply+0x14c>)
 80093da:	f001 f833 	bl	800a444 <__assert_func>
 80093de:	f100 0514 	add.w	r5, r0, #20
 80093e2:	462b      	mov	r3, r5
 80093e4:	2200      	movs	r2, #0
 80093e6:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80093ea:	4543      	cmp	r3, r8
 80093ec:	d321      	bcc.n	8009432 <__multiply+0x96>
 80093ee:	f104 0314 	add.w	r3, r4, #20
 80093f2:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80093f6:	f109 0314 	add.w	r3, r9, #20
 80093fa:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80093fe:	9202      	str	r2, [sp, #8]
 8009400:	1b3a      	subs	r2, r7, r4
 8009402:	3a15      	subs	r2, #21
 8009404:	f022 0203 	bic.w	r2, r2, #3
 8009408:	3204      	adds	r2, #4
 800940a:	f104 0115 	add.w	r1, r4, #21
 800940e:	428f      	cmp	r7, r1
 8009410:	bf38      	it	cc
 8009412:	2204      	movcc	r2, #4
 8009414:	9201      	str	r2, [sp, #4]
 8009416:	9a02      	ldr	r2, [sp, #8]
 8009418:	9303      	str	r3, [sp, #12]
 800941a:	429a      	cmp	r2, r3
 800941c:	d80c      	bhi.n	8009438 <__multiply+0x9c>
 800941e:	2e00      	cmp	r6, #0
 8009420:	dd03      	ble.n	800942a <__multiply+0x8e>
 8009422:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8009426:	2b00      	cmp	r3, #0
 8009428:	d059      	beq.n	80094de <__multiply+0x142>
 800942a:	6106      	str	r6, [r0, #16]
 800942c:	b005      	add	sp, #20
 800942e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009432:	f843 2b04 	str.w	r2, [r3], #4
 8009436:	e7d8      	b.n	80093ea <__multiply+0x4e>
 8009438:	f8b3 a000 	ldrh.w	sl, [r3]
 800943c:	f1ba 0f00 	cmp.w	sl, #0
 8009440:	d023      	beq.n	800948a <__multiply+0xee>
 8009442:	46a9      	mov	r9, r5
 8009444:	f04f 0c00 	mov.w	ip, #0
 8009448:	f104 0e14 	add.w	lr, r4, #20
 800944c:	f85e 2b04 	ldr.w	r2, [lr], #4
 8009450:	f8d9 1000 	ldr.w	r1, [r9]
 8009454:	fa1f fb82 	uxth.w	fp, r2
 8009458:	b289      	uxth	r1, r1
 800945a:	fb0a 110b 	mla	r1, sl, fp, r1
 800945e:	4461      	add	r1, ip
 8009460:	f8d9 c000 	ldr.w	ip, [r9]
 8009464:	0c12      	lsrs	r2, r2, #16
 8009466:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800946a:	fb0a c202 	mla	r2, sl, r2, ip
 800946e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8009472:	b289      	uxth	r1, r1
 8009474:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8009478:	4577      	cmp	r7, lr
 800947a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800947e:	f849 1b04 	str.w	r1, [r9], #4
 8009482:	d8e3      	bhi.n	800944c <__multiply+0xb0>
 8009484:	9a01      	ldr	r2, [sp, #4]
 8009486:	f845 c002 	str.w	ip, [r5, r2]
 800948a:	9a03      	ldr	r2, [sp, #12]
 800948c:	3304      	adds	r3, #4
 800948e:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8009492:	f1b9 0f00 	cmp.w	r9, #0
 8009496:	d020      	beq.n	80094da <__multiply+0x13e>
 8009498:	46ae      	mov	lr, r5
 800949a:	f04f 0a00 	mov.w	sl, #0
 800949e:	6829      	ldr	r1, [r5, #0]
 80094a0:	f104 0c14 	add.w	ip, r4, #20
 80094a4:	f8bc b000 	ldrh.w	fp, [ip]
 80094a8:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80094ac:	b289      	uxth	r1, r1
 80094ae:	fb09 220b 	mla	r2, r9, fp, r2
 80094b2:	4492      	add	sl, r2
 80094b4:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 80094b8:	f84e 1b04 	str.w	r1, [lr], #4
 80094bc:	f85c 2b04 	ldr.w	r2, [ip], #4
 80094c0:	f8be 1000 	ldrh.w	r1, [lr]
 80094c4:	0c12      	lsrs	r2, r2, #16
 80094c6:	fb09 1102 	mla	r1, r9, r2, r1
 80094ca:	4567      	cmp	r7, ip
 80094cc:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 80094d0:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80094d4:	d8e6      	bhi.n	80094a4 <__multiply+0x108>
 80094d6:	9a01      	ldr	r2, [sp, #4]
 80094d8:	50a9      	str	r1, [r5, r2]
 80094da:	3504      	adds	r5, #4
 80094dc:	e79b      	b.n	8009416 <__multiply+0x7a>
 80094de:	3e01      	subs	r6, #1
 80094e0:	e79d      	b.n	800941e <__multiply+0x82>
 80094e2:	bf00      	nop
 80094e4:	0800ab78 	.word	0x0800ab78
 80094e8:	0800ac68 	.word	0x0800ac68

080094ec <__pow5mult>:
 80094ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80094f0:	4615      	mov	r5, r2
 80094f2:	f012 0203 	ands.w	r2, r2, #3
 80094f6:	4606      	mov	r6, r0
 80094f8:	460f      	mov	r7, r1
 80094fa:	d007      	beq.n	800950c <__pow5mult+0x20>
 80094fc:	4c25      	ldr	r4, [pc, #148]	; (8009594 <__pow5mult+0xa8>)
 80094fe:	3a01      	subs	r2, #1
 8009500:	2300      	movs	r3, #0
 8009502:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009506:	f7ff fe55 	bl	80091b4 <__multadd>
 800950a:	4607      	mov	r7, r0
 800950c:	10ad      	asrs	r5, r5, #2
 800950e:	d03d      	beq.n	800958c <__pow5mult+0xa0>
 8009510:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8009512:	b97c      	cbnz	r4, 8009534 <__pow5mult+0x48>
 8009514:	2010      	movs	r0, #16
 8009516:	f7ff fdb5 	bl	8009084 <malloc>
 800951a:	4602      	mov	r2, r0
 800951c:	6270      	str	r0, [r6, #36]	; 0x24
 800951e:	b928      	cbnz	r0, 800952c <__pow5mult+0x40>
 8009520:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8009524:	4b1c      	ldr	r3, [pc, #112]	; (8009598 <__pow5mult+0xac>)
 8009526:	481d      	ldr	r0, [pc, #116]	; (800959c <__pow5mult+0xb0>)
 8009528:	f000 ff8c 	bl	800a444 <__assert_func>
 800952c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009530:	6004      	str	r4, [r0, #0]
 8009532:	60c4      	str	r4, [r0, #12]
 8009534:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8009538:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800953c:	b94c      	cbnz	r4, 8009552 <__pow5mult+0x66>
 800953e:	f240 2171 	movw	r1, #625	; 0x271
 8009542:	4630      	mov	r0, r6
 8009544:	f7ff ff14 	bl	8009370 <__i2b>
 8009548:	2300      	movs	r3, #0
 800954a:	4604      	mov	r4, r0
 800954c:	f8c8 0008 	str.w	r0, [r8, #8]
 8009550:	6003      	str	r3, [r0, #0]
 8009552:	f04f 0900 	mov.w	r9, #0
 8009556:	07eb      	lsls	r3, r5, #31
 8009558:	d50a      	bpl.n	8009570 <__pow5mult+0x84>
 800955a:	4639      	mov	r1, r7
 800955c:	4622      	mov	r2, r4
 800955e:	4630      	mov	r0, r6
 8009560:	f7ff ff1c 	bl	800939c <__multiply>
 8009564:	4680      	mov	r8, r0
 8009566:	4639      	mov	r1, r7
 8009568:	4630      	mov	r0, r6
 800956a:	f7ff fe01 	bl	8009170 <_Bfree>
 800956e:	4647      	mov	r7, r8
 8009570:	106d      	asrs	r5, r5, #1
 8009572:	d00b      	beq.n	800958c <__pow5mult+0xa0>
 8009574:	6820      	ldr	r0, [r4, #0]
 8009576:	b938      	cbnz	r0, 8009588 <__pow5mult+0x9c>
 8009578:	4622      	mov	r2, r4
 800957a:	4621      	mov	r1, r4
 800957c:	4630      	mov	r0, r6
 800957e:	f7ff ff0d 	bl	800939c <__multiply>
 8009582:	6020      	str	r0, [r4, #0]
 8009584:	f8c0 9000 	str.w	r9, [r0]
 8009588:	4604      	mov	r4, r0
 800958a:	e7e4      	b.n	8009556 <__pow5mult+0x6a>
 800958c:	4638      	mov	r0, r7
 800958e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009592:	bf00      	nop
 8009594:	0800adb8 	.word	0x0800adb8
 8009598:	0800ab06 	.word	0x0800ab06
 800959c:	0800ac68 	.word	0x0800ac68

080095a0 <__lshift>:
 80095a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80095a4:	460c      	mov	r4, r1
 80095a6:	4607      	mov	r7, r0
 80095a8:	4691      	mov	r9, r2
 80095aa:	6923      	ldr	r3, [r4, #16]
 80095ac:	6849      	ldr	r1, [r1, #4]
 80095ae:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80095b2:	68a3      	ldr	r3, [r4, #8]
 80095b4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80095b8:	f108 0601 	add.w	r6, r8, #1
 80095bc:	42b3      	cmp	r3, r6
 80095be:	db0b      	blt.n	80095d8 <__lshift+0x38>
 80095c0:	4638      	mov	r0, r7
 80095c2:	f7ff fd95 	bl	80090f0 <_Balloc>
 80095c6:	4605      	mov	r5, r0
 80095c8:	b948      	cbnz	r0, 80095de <__lshift+0x3e>
 80095ca:	4602      	mov	r2, r0
 80095cc:	f240 11d9 	movw	r1, #473	; 0x1d9
 80095d0:	4b29      	ldr	r3, [pc, #164]	; (8009678 <__lshift+0xd8>)
 80095d2:	482a      	ldr	r0, [pc, #168]	; (800967c <__lshift+0xdc>)
 80095d4:	f000 ff36 	bl	800a444 <__assert_func>
 80095d8:	3101      	adds	r1, #1
 80095da:	005b      	lsls	r3, r3, #1
 80095dc:	e7ee      	b.n	80095bc <__lshift+0x1c>
 80095de:	2300      	movs	r3, #0
 80095e0:	f100 0114 	add.w	r1, r0, #20
 80095e4:	f100 0210 	add.w	r2, r0, #16
 80095e8:	4618      	mov	r0, r3
 80095ea:	4553      	cmp	r3, sl
 80095ec:	db37      	blt.n	800965e <__lshift+0xbe>
 80095ee:	6920      	ldr	r0, [r4, #16]
 80095f0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80095f4:	f104 0314 	add.w	r3, r4, #20
 80095f8:	f019 091f 	ands.w	r9, r9, #31
 80095fc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009600:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8009604:	d02f      	beq.n	8009666 <__lshift+0xc6>
 8009606:	468a      	mov	sl, r1
 8009608:	f04f 0c00 	mov.w	ip, #0
 800960c:	f1c9 0e20 	rsb	lr, r9, #32
 8009610:	681a      	ldr	r2, [r3, #0]
 8009612:	fa02 f209 	lsl.w	r2, r2, r9
 8009616:	ea42 020c 	orr.w	r2, r2, ip
 800961a:	f84a 2b04 	str.w	r2, [sl], #4
 800961e:	f853 2b04 	ldr.w	r2, [r3], #4
 8009622:	4298      	cmp	r0, r3
 8009624:	fa22 fc0e 	lsr.w	ip, r2, lr
 8009628:	d8f2      	bhi.n	8009610 <__lshift+0x70>
 800962a:	1b03      	subs	r3, r0, r4
 800962c:	3b15      	subs	r3, #21
 800962e:	f023 0303 	bic.w	r3, r3, #3
 8009632:	3304      	adds	r3, #4
 8009634:	f104 0215 	add.w	r2, r4, #21
 8009638:	4290      	cmp	r0, r2
 800963a:	bf38      	it	cc
 800963c:	2304      	movcc	r3, #4
 800963e:	f841 c003 	str.w	ip, [r1, r3]
 8009642:	f1bc 0f00 	cmp.w	ip, #0
 8009646:	d001      	beq.n	800964c <__lshift+0xac>
 8009648:	f108 0602 	add.w	r6, r8, #2
 800964c:	3e01      	subs	r6, #1
 800964e:	4638      	mov	r0, r7
 8009650:	4621      	mov	r1, r4
 8009652:	612e      	str	r6, [r5, #16]
 8009654:	f7ff fd8c 	bl	8009170 <_Bfree>
 8009658:	4628      	mov	r0, r5
 800965a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800965e:	f842 0f04 	str.w	r0, [r2, #4]!
 8009662:	3301      	adds	r3, #1
 8009664:	e7c1      	b.n	80095ea <__lshift+0x4a>
 8009666:	3904      	subs	r1, #4
 8009668:	f853 2b04 	ldr.w	r2, [r3], #4
 800966c:	4298      	cmp	r0, r3
 800966e:	f841 2f04 	str.w	r2, [r1, #4]!
 8009672:	d8f9      	bhi.n	8009668 <__lshift+0xc8>
 8009674:	e7ea      	b.n	800964c <__lshift+0xac>
 8009676:	bf00      	nop
 8009678:	0800ab78 	.word	0x0800ab78
 800967c:	0800ac68 	.word	0x0800ac68

08009680 <__mcmp>:
 8009680:	4603      	mov	r3, r0
 8009682:	690a      	ldr	r2, [r1, #16]
 8009684:	6900      	ldr	r0, [r0, #16]
 8009686:	b530      	push	{r4, r5, lr}
 8009688:	1a80      	subs	r0, r0, r2
 800968a:	d10d      	bne.n	80096a8 <__mcmp+0x28>
 800968c:	3314      	adds	r3, #20
 800968e:	3114      	adds	r1, #20
 8009690:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8009694:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8009698:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800969c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80096a0:	4295      	cmp	r5, r2
 80096a2:	d002      	beq.n	80096aa <__mcmp+0x2a>
 80096a4:	d304      	bcc.n	80096b0 <__mcmp+0x30>
 80096a6:	2001      	movs	r0, #1
 80096a8:	bd30      	pop	{r4, r5, pc}
 80096aa:	42a3      	cmp	r3, r4
 80096ac:	d3f4      	bcc.n	8009698 <__mcmp+0x18>
 80096ae:	e7fb      	b.n	80096a8 <__mcmp+0x28>
 80096b0:	f04f 30ff 	mov.w	r0, #4294967295
 80096b4:	e7f8      	b.n	80096a8 <__mcmp+0x28>
	...

080096b8 <__mdiff>:
 80096b8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80096bc:	460d      	mov	r5, r1
 80096be:	4607      	mov	r7, r0
 80096c0:	4611      	mov	r1, r2
 80096c2:	4628      	mov	r0, r5
 80096c4:	4614      	mov	r4, r2
 80096c6:	f7ff ffdb 	bl	8009680 <__mcmp>
 80096ca:	1e06      	subs	r6, r0, #0
 80096cc:	d111      	bne.n	80096f2 <__mdiff+0x3a>
 80096ce:	4631      	mov	r1, r6
 80096d0:	4638      	mov	r0, r7
 80096d2:	f7ff fd0d 	bl	80090f0 <_Balloc>
 80096d6:	4602      	mov	r2, r0
 80096d8:	b928      	cbnz	r0, 80096e6 <__mdiff+0x2e>
 80096da:	f240 2132 	movw	r1, #562	; 0x232
 80096de:	4b3a      	ldr	r3, [pc, #232]	; (80097c8 <__mdiff+0x110>)
 80096e0:	483a      	ldr	r0, [pc, #232]	; (80097cc <__mdiff+0x114>)
 80096e2:	f000 feaf 	bl	800a444 <__assert_func>
 80096e6:	2301      	movs	r3, #1
 80096e8:	e9c0 3604 	strd	r3, r6, [r0, #16]
 80096ec:	4610      	mov	r0, r2
 80096ee:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80096f2:	bfa4      	itt	ge
 80096f4:	4623      	movge	r3, r4
 80096f6:	462c      	movge	r4, r5
 80096f8:	4638      	mov	r0, r7
 80096fa:	6861      	ldr	r1, [r4, #4]
 80096fc:	bfa6      	itte	ge
 80096fe:	461d      	movge	r5, r3
 8009700:	2600      	movge	r6, #0
 8009702:	2601      	movlt	r6, #1
 8009704:	f7ff fcf4 	bl	80090f0 <_Balloc>
 8009708:	4602      	mov	r2, r0
 800970a:	b918      	cbnz	r0, 8009714 <__mdiff+0x5c>
 800970c:	f44f 7110 	mov.w	r1, #576	; 0x240
 8009710:	4b2d      	ldr	r3, [pc, #180]	; (80097c8 <__mdiff+0x110>)
 8009712:	e7e5      	b.n	80096e0 <__mdiff+0x28>
 8009714:	f102 0814 	add.w	r8, r2, #20
 8009718:	46c2      	mov	sl, r8
 800971a:	f04f 0c00 	mov.w	ip, #0
 800971e:	6927      	ldr	r7, [r4, #16]
 8009720:	60c6      	str	r6, [r0, #12]
 8009722:	692e      	ldr	r6, [r5, #16]
 8009724:	f104 0014 	add.w	r0, r4, #20
 8009728:	f105 0914 	add.w	r9, r5, #20
 800972c:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 8009730:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8009734:	3410      	adds	r4, #16
 8009736:	f854 bf04 	ldr.w	fp, [r4, #4]!
 800973a:	f859 3b04 	ldr.w	r3, [r9], #4
 800973e:	fa1f f18b 	uxth.w	r1, fp
 8009742:	448c      	add	ip, r1
 8009744:	b299      	uxth	r1, r3
 8009746:	0c1b      	lsrs	r3, r3, #16
 8009748:	ebac 0101 	sub.w	r1, ip, r1
 800974c:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8009750:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8009754:	b289      	uxth	r1, r1
 8009756:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800975a:	454e      	cmp	r6, r9
 800975c:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8009760:	f84a 3b04 	str.w	r3, [sl], #4
 8009764:	d8e7      	bhi.n	8009736 <__mdiff+0x7e>
 8009766:	1b73      	subs	r3, r6, r5
 8009768:	3b15      	subs	r3, #21
 800976a:	f023 0303 	bic.w	r3, r3, #3
 800976e:	3515      	adds	r5, #21
 8009770:	3304      	adds	r3, #4
 8009772:	42ae      	cmp	r6, r5
 8009774:	bf38      	it	cc
 8009776:	2304      	movcc	r3, #4
 8009778:	4418      	add	r0, r3
 800977a:	4443      	add	r3, r8
 800977c:	461e      	mov	r6, r3
 800977e:	4605      	mov	r5, r0
 8009780:	4575      	cmp	r5, lr
 8009782:	d30e      	bcc.n	80097a2 <__mdiff+0xea>
 8009784:	f10e 0103 	add.w	r1, lr, #3
 8009788:	1a09      	subs	r1, r1, r0
 800978a:	f021 0103 	bic.w	r1, r1, #3
 800978e:	3803      	subs	r0, #3
 8009790:	4586      	cmp	lr, r0
 8009792:	bf38      	it	cc
 8009794:	2100      	movcc	r1, #0
 8009796:	4419      	add	r1, r3
 8009798:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 800979c:	b18b      	cbz	r3, 80097c2 <__mdiff+0x10a>
 800979e:	6117      	str	r7, [r2, #16]
 80097a0:	e7a4      	b.n	80096ec <__mdiff+0x34>
 80097a2:	f855 8b04 	ldr.w	r8, [r5], #4
 80097a6:	fa1f f188 	uxth.w	r1, r8
 80097aa:	4461      	add	r1, ip
 80097ac:	140c      	asrs	r4, r1, #16
 80097ae:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80097b2:	b289      	uxth	r1, r1
 80097b4:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 80097b8:	ea4f 4c24 	mov.w	ip, r4, asr #16
 80097bc:	f846 1b04 	str.w	r1, [r6], #4
 80097c0:	e7de      	b.n	8009780 <__mdiff+0xc8>
 80097c2:	3f01      	subs	r7, #1
 80097c4:	e7e8      	b.n	8009798 <__mdiff+0xe0>
 80097c6:	bf00      	nop
 80097c8:	0800ab78 	.word	0x0800ab78
 80097cc:	0800ac68 	.word	0x0800ac68

080097d0 <__ulp>:
 80097d0:	4b11      	ldr	r3, [pc, #68]	; (8009818 <__ulp+0x48>)
 80097d2:	400b      	ands	r3, r1
 80097d4:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 80097d8:	2b00      	cmp	r3, #0
 80097da:	dd02      	ble.n	80097e2 <__ulp+0x12>
 80097dc:	2000      	movs	r0, #0
 80097de:	4619      	mov	r1, r3
 80097e0:	4770      	bx	lr
 80097e2:	425b      	negs	r3, r3
 80097e4:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 80097e8:	f04f 0000 	mov.w	r0, #0
 80097ec:	f04f 0100 	mov.w	r1, #0
 80097f0:	ea4f 5223 	mov.w	r2, r3, asr #20
 80097f4:	da04      	bge.n	8009800 <__ulp+0x30>
 80097f6:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80097fa:	fa43 f102 	asr.w	r1, r3, r2
 80097fe:	4770      	bx	lr
 8009800:	f1a2 0314 	sub.w	r3, r2, #20
 8009804:	2b1e      	cmp	r3, #30
 8009806:	bfd6      	itet	le
 8009808:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 800980c:	2301      	movgt	r3, #1
 800980e:	fa22 f303 	lsrle.w	r3, r2, r3
 8009812:	4618      	mov	r0, r3
 8009814:	4770      	bx	lr
 8009816:	bf00      	nop
 8009818:	7ff00000 	.word	0x7ff00000

0800981c <__b2d>:
 800981c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009820:	6907      	ldr	r7, [r0, #16]
 8009822:	f100 0914 	add.w	r9, r0, #20
 8009826:	eb09 0787 	add.w	r7, r9, r7, lsl #2
 800982a:	f857 6c04 	ldr.w	r6, [r7, #-4]
 800982e:	f1a7 0804 	sub.w	r8, r7, #4
 8009832:	4630      	mov	r0, r6
 8009834:	f7ff fd4e 	bl	80092d4 <__hi0bits>
 8009838:	f1c0 0320 	rsb	r3, r0, #32
 800983c:	280a      	cmp	r0, #10
 800983e:	600b      	str	r3, [r1, #0]
 8009840:	491f      	ldr	r1, [pc, #124]	; (80098c0 <__b2d+0xa4>)
 8009842:	dc17      	bgt.n	8009874 <__b2d+0x58>
 8009844:	45c1      	cmp	r9, r8
 8009846:	bf28      	it	cs
 8009848:	2200      	movcs	r2, #0
 800984a:	f1c0 0c0b 	rsb	ip, r0, #11
 800984e:	fa26 f30c 	lsr.w	r3, r6, ip
 8009852:	bf38      	it	cc
 8009854:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 8009858:	ea43 0501 	orr.w	r5, r3, r1
 800985c:	f100 0315 	add.w	r3, r0, #21
 8009860:	fa06 f303 	lsl.w	r3, r6, r3
 8009864:	fa22 f20c 	lsr.w	r2, r2, ip
 8009868:	ea43 0402 	orr.w	r4, r3, r2
 800986c:	4620      	mov	r0, r4
 800986e:	4629      	mov	r1, r5
 8009870:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009874:	45c1      	cmp	r9, r8
 8009876:	bf2e      	itee	cs
 8009878:	2200      	movcs	r2, #0
 800987a:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 800987e:	f1a7 0808 	subcc.w	r8, r7, #8
 8009882:	f1b0 030b 	subs.w	r3, r0, #11
 8009886:	d016      	beq.n	80098b6 <__b2d+0x9a>
 8009888:	f1c3 0720 	rsb	r7, r3, #32
 800988c:	fa22 f107 	lsr.w	r1, r2, r7
 8009890:	45c8      	cmp	r8, r9
 8009892:	fa06 f603 	lsl.w	r6, r6, r3
 8009896:	ea46 0601 	orr.w	r6, r6, r1
 800989a:	bf94      	ite	ls
 800989c:	2100      	movls	r1, #0
 800989e:	f858 1c04 	ldrhi.w	r1, [r8, #-4]
 80098a2:	f046 557f 	orr.w	r5, r6, #1069547520	; 0x3fc00000
 80098a6:	fa02 f003 	lsl.w	r0, r2, r3
 80098aa:	40f9      	lsrs	r1, r7
 80098ac:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 80098b0:	ea40 0401 	orr.w	r4, r0, r1
 80098b4:	e7da      	b.n	800986c <__b2d+0x50>
 80098b6:	4614      	mov	r4, r2
 80098b8:	ea46 0501 	orr.w	r5, r6, r1
 80098bc:	e7d6      	b.n	800986c <__b2d+0x50>
 80098be:	bf00      	nop
 80098c0:	3ff00000 	.word	0x3ff00000

080098c4 <__d2b>:
 80098c4:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 80098c8:	2101      	movs	r1, #1
 80098ca:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 80098ce:	4690      	mov	r8, r2
 80098d0:	461d      	mov	r5, r3
 80098d2:	f7ff fc0d 	bl	80090f0 <_Balloc>
 80098d6:	4604      	mov	r4, r0
 80098d8:	b930      	cbnz	r0, 80098e8 <__d2b+0x24>
 80098da:	4602      	mov	r2, r0
 80098dc:	f240 310a 	movw	r1, #778	; 0x30a
 80098e0:	4b24      	ldr	r3, [pc, #144]	; (8009974 <__d2b+0xb0>)
 80098e2:	4825      	ldr	r0, [pc, #148]	; (8009978 <__d2b+0xb4>)
 80098e4:	f000 fdae 	bl	800a444 <__assert_func>
 80098e8:	f3c5 0313 	ubfx	r3, r5, #0, #20
 80098ec:	f3c5 550a 	ubfx	r5, r5, #20, #11
 80098f0:	bb2d      	cbnz	r5, 800993e <__d2b+0x7a>
 80098f2:	9301      	str	r3, [sp, #4]
 80098f4:	f1b8 0300 	subs.w	r3, r8, #0
 80098f8:	d026      	beq.n	8009948 <__d2b+0x84>
 80098fa:	4668      	mov	r0, sp
 80098fc:	9300      	str	r3, [sp, #0]
 80098fe:	f7ff fd09 	bl	8009314 <__lo0bits>
 8009902:	9900      	ldr	r1, [sp, #0]
 8009904:	b1f0      	cbz	r0, 8009944 <__d2b+0x80>
 8009906:	9a01      	ldr	r2, [sp, #4]
 8009908:	f1c0 0320 	rsb	r3, r0, #32
 800990c:	fa02 f303 	lsl.w	r3, r2, r3
 8009910:	430b      	orrs	r3, r1
 8009912:	40c2      	lsrs	r2, r0
 8009914:	6163      	str	r3, [r4, #20]
 8009916:	9201      	str	r2, [sp, #4]
 8009918:	9b01      	ldr	r3, [sp, #4]
 800991a:	2b00      	cmp	r3, #0
 800991c:	bf14      	ite	ne
 800991e:	2102      	movne	r1, #2
 8009920:	2101      	moveq	r1, #1
 8009922:	61a3      	str	r3, [r4, #24]
 8009924:	6121      	str	r1, [r4, #16]
 8009926:	b1c5      	cbz	r5, 800995a <__d2b+0x96>
 8009928:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800992c:	4405      	add	r5, r0
 800992e:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8009932:	603d      	str	r5, [r7, #0]
 8009934:	6030      	str	r0, [r6, #0]
 8009936:	4620      	mov	r0, r4
 8009938:	b002      	add	sp, #8
 800993a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800993e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009942:	e7d6      	b.n	80098f2 <__d2b+0x2e>
 8009944:	6161      	str	r1, [r4, #20]
 8009946:	e7e7      	b.n	8009918 <__d2b+0x54>
 8009948:	a801      	add	r0, sp, #4
 800994a:	f7ff fce3 	bl	8009314 <__lo0bits>
 800994e:	2101      	movs	r1, #1
 8009950:	9b01      	ldr	r3, [sp, #4]
 8009952:	6121      	str	r1, [r4, #16]
 8009954:	6163      	str	r3, [r4, #20]
 8009956:	3020      	adds	r0, #32
 8009958:	e7e5      	b.n	8009926 <__d2b+0x62>
 800995a:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 800995e:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8009962:	6038      	str	r0, [r7, #0]
 8009964:	6918      	ldr	r0, [r3, #16]
 8009966:	f7ff fcb5 	bl	80092d4 <__hi0bits>
 800996a:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 800996e:	6031      	str	r1, [r6, #0]
 8009970:	e7e1      	b.n	8009936 <__d2b+0x72>
 8009972:	bf00      	nop
 8009974:	0800ab78 	.word	0x0800ab78
 8009978:	0800ac68 	.word	0x0800ac68

0800997c <__ratio>:
 800997c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009980:	4688      	mov	r8, r1
 8009982:	4669      	mov	r1, sp
 8009984:	4681      	mov	r9, r0
 8009986:	f7ff ff49 	bl	800981c <__b2d>
 800998a:	460f      	mov	r7, r1
 800998c:	4604      	mov	r4, r0
 800998e:	460d      	mov	r5, r1
 8009990:	4640      	mov	r0, r8
 8009992:	a901      	add	r1, sp, #4
 8009994:	f7ff ff42 	bl	800981c <__b2d>
 8009998:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800999c:	f8d8 2010 	ldr.w	r2, [r8, #16]
 80099a0:	468b      	mov	fp, r1
 80099a2:	eba3 0c02 	sub.w	ip, r3, r2
 80099a6:	e9dd 3200 	ldrd	r3, r2, [sp]
 80099aa:	1a9b      	subs	r3, r3, r2
 80099ac:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 80099b0:	2b00      	cmp	r3, #0
 80099b2:	bfd5      	itete	le
 80099b4:	460a      	movle	r2, r1
 80099b6:	462a      	movgt	r2, r5
 80099b8:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80099bc:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80099c0:	bfd8      	it	le
 80099c2:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 80099c6:	465b      	mov	r3, fp
 80099c8:	4602      	mov	r2, r0
 80099ca:	4639      	mov	r1, r7
 80099cc:	4620      	mov	r0, r4
 80099ce:	f7f6 fead 	bl	800072c <__aeabi_ddiv>
 80099d2:	b003      	add	sp, #12
 80099d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080099d8 <__copybits>:
 80099d8:	3901      	subs	r1, #1
 80099da:	b570      	push	{r4, r5, r6, lr}
 80099dc:	1149      	asrs	r1, r1, #5
 80099de:	6914      	ldr	r4, [r2, #16]
 80099e0:	3101      	adds	r1, #1
 80099e2:	f102 0314 	add.w	r3, r2, #20
 80099e6:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80099ea:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80099ee:	1f05      	subs	r5, r0, #4
 80099f0:	42a3      	cmp	r3, r4
 80099f2:	d30c      	bcc.n	8009a0e <__copybits+0x36>
 80099f4:	1aa3      	subs	r3, r4, r2
 80099f6:	3b11      	subs	r3, #17
 80099f8:	f023 0303 	bic.w	r3, r3, #3
 80099fc:	3211      	adds	r2, #17
 80099fe:	42a2      	cmp	r2, r4
 8009a00:	bf88      	it	hi
 8009a02:	2300      	movhi	r3, #0
 8009a04:	4418      	add	r0, r3
 8009a06:	2300      	movs	r3, #0
 8009a08:	4288      	cmp	r0, r1
 8009a0a:	d305      	bcc.n	8009a18 <__copybits+0x40>
 8009a0c:	bd70      	pop	{r4, r5, r6, pc}
 8009a0e:	f853 6b04 	ldr.w	r6, [r3], #4
 8009a12:	f845 6f04 	str.w	r6, [r5, #4]!
 8009a16:	e7eb      	b.n	80099f0 <__copybits+0x18>
 8009a18:	f840 3b04 	str.w	r3, [r0], #4
 8009a1c:	e7f4      	b.n	8009a08 <__copybits+0x30>

08009a1e <__any_on>:
 8009a1e:	f100 0214 	add.w	r2, r0, #20
 8009a22:	6900      	ldr	r0, [r0, #16]
 8009a24:	114b      	asrs	r3, r1, #5
 8009a26:	4298      	cmp	r0, r3
 8009a28:	b510      	push	{r4, lr}
 8009a2a:	db11      	blt.n	8009a50 <__any_on+0x32>
 8009a2c:	dd0a      	ble.n	8009a44 <__any_on+0x26>
 8009a2e:	f011 011f 	ands.w	r1, r1, #31
 8009a32:	d007      	beq.n	8009a44 <__any_on+0x26>
 8009a34:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8009a38:	fa24 f001 	lsr.w	r0, r4, r1
 8009a3c:	fa00 f101 	lsl.w	r1, r0, r1
 8009a40:	428c      	cmp	r4, r1
 8009a42:	d10b      	bne.n	8009a5c <__any_on+0x3e>
 8009a44:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8009a48:	4293      	cmp	r3, r2
 8009a4a:	d803      	bhi.n	8009a54 <__any_on+0x36>
 8009a4c:	2000      	movs	r0, #0
 8009a4e:	bd10      	pop	{r4, pc}
 8009a50:	4603      	mov	r3, r0
 8009a52:	e7f7      	b.n	8009a44 <__any_on+0x26>
 8009a54:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009a58:	2900      	cmp	r1, #0
 8009a5a:	d0f5      	beq.n	8009a48 <__any_on+0x2a>
 8009a5c:	2001      	movs	r0, #1
 8009a5e:	e7f6      	b.n	8009a4e <__any_on+0x30>

08009a60 <_calloc_r>:
 8009a60:	b570      	push	{r4, r5, r6, lr}
 8009a62:	fba1 5402 	umull	r5, r4, r1, r2
 8009a66:	b934      	cbnz	r4, 8009a76 <_calloc_r+0x16>
 8009a68:	4629      	mov	r1, r5
 8009a6a:	f000 f875 	bl	8009b58 <_malloc_r>
 8009a6e:	4606      	mov	r6, r0
 8009a70:	b928      	cbnz	r0, 8009a7e <_calloc_r+0x1e>
 8009a72:	4630      	mov	r0, r6
 8009a74:	bd70      	pop	{r4, r5, r6, pc}
 8009a76:	220c      	movs	r2, #12
 8009a78:	2600      	movs	r6, #0
 8009a7a:	6002      	str	r2, [r0, #0]
 8009a7c:	e7f9      	b.n	8009a72 <_calloc_r+0x12>
 8009a7e:	462a      	mov	r2, r5
 8009a80:	4621      	mov	r1, r4
 8009a82:	f7fc fae1 	bl	8006048 <memset>
 8009a86:	e7f4      	b.n	8009a72 <_calloc_r+0x12>

08009a88 <_free_r>:
 8009a88:	b538      	push	{r3, r4, r5, lr}
 8009a8a:	4605      	mov	r5, r0
 8009a8c:	2900      	cmp	r1, #0
 8009a8e:	d040      	beq.n	8009b12 <_free_r+0x8a>
 8009a90:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009a94:	1f0c      	subs	r4, r1, #4
 8009a96:	2b00      	cmp	r3, #0
 8009a98:	bfb8      	it	lt
 8009a9a:	18e4      	addlt	r4, r4, r3
 8009a9c:	f000 fe62 	bl	800a764 <__malloc_lock>
 8009aa0:	4a1c      	ldr	r2, [pc, #112]	; (8009b14 <_free_r+0x8c>)
 8009aa2:	6813      	ldr	r3, [r2, #0]
 8009aa4:	b933      	cbnz	r3, 8009ab4 <_free_r+0x2c>
 8009aa6:	6063      	str	r3, [r4, #4]
 8009aa8:	6014      	str	r4, [r2, #0]
 8009aaa:	4628      	mov	r0, r5
 8009aac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009ab0:	f000 be5e 	b.w	800a770 <__malloc_unlock>
 8009ab4:	42a3      	cmp	r3, r4
 8009ab6:	d908      	bls.n	8009aca <_free_r+0x42>
 8009ab8:	6820      	ldr	r0, [r4, #0]
 8009aba:	1821      	adds	r1, r4, r0
 8009abc:	428b      	cmp	r3, r1
 8009abe:	bf01      	itttt	eq
 8009ac0:	6819      	ldreq	r1, [r3, #0]
 8009ac2:	685b      	ldreq	r3, [r3, #4]
 8009ac4:	1809      	addeq	r1, r1, r0
 8009ac6:	6021      	streq	r1, [r4, #0]
 8009ac8:	e7ed      	b.n	8009aa6 <_free_r+0x1e>
 8009aca:	461a      	mov	r2, r3
 8009acc:	685b      	ldr	r3, [r3, #4]
 8009ace:	b10b      	cbz	r3, 8009ad4 <_free_r+0x4c>
 8009ad0:	42a3      	cmp	r3, r4
 8009ad2:	d9fa      	bls.n	8009aca <_free_r+0x42>
 8009ad4:	6811      	ldr	r1, [r2, #0]
 8009ad6:	1850      	adds	r0, r2, r1
 8009ad8:	42a0      	cmp	r0, r4
 8009ada:	d10b      	bne.n	8009af4 <_free_r+0x6c>
 8009adc:	6820      	ldr	r0, [r4, #0]
 8009ade:	4401      	add	r1, r0
 8009ae0:	1850      	adds	r0, r2, r1
 8009ae2:	4283      	cmp	r3, r0
 8009ae4:	6011      	str	r1, [r2, #0]
 8009ae6:	d1e0      	bne.n	8009aaa <_free_r+0x22>
 8009ae8:	6818      	ldr	r0, [r3, #0]
 8009aea:	685b      	ldr	r3, [r3, #4]
 8009aec:	4401      	add	r1, r0
 8009aee:	6011      	str	r1, [r2, #0]
 8009af0:	6053      	str	r3, [r2, #4]
 8009af2:	e7da      	b.n	8009aaa <_free_r+0x22>
 8009af4:	d902      	bls.n	8009afc <_free_r+0x74>
 8009af6:	230c      	movs	r3, #12
 8009af8:	602b      	str	r3, [r5, #0]
 8009afa:	e7d6      	b.n	8009aaa <_free_r+0x22>
 8009afc:	6820      	ldr	r0, [r4, #0]
 8009afe:	1821      	adds	r1, r4, r0
 8009b00:	428b      	cmp	r3, r1
 8009b02:	bf01      	itttt	eq
 8009b04:	6819      	ldreq	r1, [r3, #0]
 8009b06:	685b      	ldreq	r3, [r3, #4]
 8009b08:	1809      	addeq	r1, r1, r0
 8009b0a:	6021      	streq	r1, [r4, #0]
 8009b0c:	6063      	str	r3, [r4, #4]
 8009b0e:	6054      	str	r4, [r2, #4]
 8009b10:	e7cb      	b.n	8009aaa <_free_r+0x22>
 8009b12:	bd38      	pop	{r3, r4, r5, pc}
 8009b14:	20000210 	.word	0x20000210

08009b18 <sbrk_aligned>:
 8009b18:	b570      	push	{r4, r5, r6, lr}
 8009b1a:	4e0e      	ldr	r6, [pc, #56]	; (8009b54 <sbrk_aligned+0x3c>)
 8009b1c:	460c      	mov	r4, r1
 8009b1e:	6831      	ldr	r1, [r6, #0]
 8009b20:	4605      	mov	r5, r0
 8009b22:	b911      	cbnz	r1, 8009b2a <sbrk_aligned+0x12>
 8009b24:	f000 fb46 	bl	800a1b4 <_sbrk_r>
 8009b28:	6030      	str	r0, [r6, #0]
 8009b2a:	4621      	mov	r1, r4
 8009b2c:	4628      	mov	r0, r5
 8009b2e:	f000 fb41 	bl	800a1b4 <_sbrk_r>
 8009b32:	1c43      	adds	r3, r0, #1
 8009b34:	d00a      	beq.n	8009b4c <sbrk_aligned+0x34>
 8009b36:	1cc4      	adds	r4, r0, #3
 8009b38:	f024 0403 	bic.w	r4, r4, #3
 8009b3c:	42a0      	cmp	r0, r4
 8009b3e:	d007      	beq.n	8009b50 <sbrk_aligned+0x38>
 8009b40:	1a21      	subs	r1, r4, r0
 8009b42:	4628      	mov	r0, r5
 8009b44:	f000 fb36 	bl	800a1b4 <_sbrk_r>
 8009b48:	3001      	adds	r0, #1
 8009b4a:	d101      	bne.n	8009b50 <sbrk_aligned+0x38>
 8009b4c:	f04f 34ff 	mov.w	r4, #4294967295
 8009b50:	4620      	mov	r0, r4
 8009b52:	bd70      	pop	{r4, r5, r6, pc}
 8009b54:	20000214 	.word	0x20000214

08009b58 <_malloc_r>:
 8009b58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009b5c:	1ccd      	adds	r5, r1, #3
 8009b5e:	f025 0503 	bic.w	r5, r5, #3
 8009b62:	3508      	adds	r5, #8
 8009b64:	2d0c      	cmp	r5, #12
 8009b66:	bf38      	it	cc
 8009b68:	250c      	movcc	r5, #12
 8009b6a:	2d00      	cmp	r5, #0
 8009b6c:	4607      	mov	r7, r0
 8009b6e:	db01      	blt.n	8009b74 <_malloc_r+0x1c>
 8009b70:	42a9      	cmp	r1, r5
 8009b72:	d905      	bls.n	8009b80 <_malloc_r+0x28>
 8009b74:	230c      	movs	r3, #12
 8009b76:	2600      	movs	r6, #0
 8009b78:	603b      	str	r3, [r7, #0]
 8009b7a:	4630      	mov	r0, r6
 8009b7c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009b80:	4e2e      	ldr	r6, [pc, #184]	; (8009c3c <_malloc_r+0xe4>)
 8009b82:	f000 fdef 	bl	800a764 <__malloc_lock>
 8009b86:	6833      	ldr	r3, [r6, #0]
 8009b88:	461c      	mov	r4, r3
 8009b8a:	bb34      	cbnz	r4, 8009bda <_malloc_r+0x82>
 8009b8c:	4629      	mov	r1, r5
 8009b8e:	4638      	mov	r0, r7
 8009b90:	f7ff ffc2 	bl	8009b18 <sbrk_aligned>
 8009b94:	1c43      	adds	r3, r0, #1
 8009b96:	4604      	mov	r4, r0
 8009b98:	d14d      	bne.n	8009c36 <_malloc_r+0xde>
 8009b9a:	6834      	ldr	r4, [r6, #0]
 8009b9c:	4626      	mov	r6, r4
 8009b9e:	2e00      	cmp	r6, #0
 8009ba0:	d140      	bne.n	8009c24 <_malloc_r+0xcc>
 8009ba2:	6823      	ldr	r3, [r4, #0]
 8009ba4:	4631      	mov	r1, r6
 8009ba6:	4638      	mov	r0, r7
 8009ba8:	eb04 0803 	add.w	r8, r4, r3
 8009bac:	f000 fb02 	bl	800a1b4 <_sbrk_r>
 8009bb0:	4580      	cmp	r8, r0
 8009bb2:	d13a      	bne.n	8009c2a <_malloc_r+0xd2>
 8009bb4:	6821      	ldr	r1, [r4, #0]
 8009bb6:	3503      	adds	r5, #3
 8009bb8:	1a6d      	subs	r5, r5, r1
 8009bba:	f025 0503 	bic.w	r5, r5, #3
 8009bbe:	3508      	adds	r5, #8
 8009bc0:	2d0c      	cmp	r5, #12
 8009bc2:	bf38      	it	cc
 8009bc4:	250c      	movcc	r5, #12
 8009bc6:	4638      	mov	r0, r7
 8009bc8:	4629      	mov	r1, r5
 8009bca:	f7ff ffa5 	bl	8009b18 <sbrk_aligned>
 8009bce:	3001      	adds	r0, #1
 8009bd0:	d02b      	beq.n	8009c2a <_malloc_r+0xd2>
 8009bd2:	6823      	ldr	r3, [r4, #0]
 8009bd4:	442b      	add	r3, r5
 8009bd6:	6023      	str	r3, [r4, #0]
 8009bd8:	e00e      	b.n	8009bf8 <_malloc_r+0xa0>
 8009bda:	6822      	ldr	r2, [r4, #0]
 8009bdc:	1b52      	subs	r2, r2, r5
 8009bde:	d41e      	bmi.n	8009c1e <_malloc_r+0xc6>
 8009be0:	2a0b      	cmp	r2, #11
 8009be2:	d916      	bls.n	8009c12 <_malloc_r+0xba>
 8009be4:	1961      	adds	r1, r4, r5
 8009be6:	42a3      	cmp	r3, r4
 8009be8:	6025      	str	r5, [r4, #0]
 8009bea:	bf18      	it	ne
 8009bec:	6059      	strne	r1, [r3, #4]
 8009bee:	6863      	ldr	r3, [r4, #4]
 8009bf0:	bf08      	it	eq
 8009bf2:	6031      	streq	r1, [r6, #0]
 8009bf4:	5162      	str	r2, [r4, r5]
 8009bf6:	604b      	str	r3, [r1, #4]
 8009bf8:	4638      	mov	r0, r7
 8009bfa:	f104 060b 	add.w	r6, r4, #11
 8009bfe:	f000 fdb7 	bl	800a770 <__malloc_unlock>
 8009c02:	f026 0607 	bic.w	r6, r6, #7
 8009c06:	1d23      	adds	r3, r4, #4
 8009c08:	1af2      	subs	r2, r6, r3
 8009c0a:	d0b6      	beq.n	8009b7a <_malloc_r+0x22>
 8009c0c:	1b9b      	subs	r3, r3, r6
 8009c0e:	50a3      	str	r3, [r4, r2]
 8009c10:	e7b3      	b.n	8009b7a <_malloc_r+0x22>
 8009c12:	6862      	ldr	r2, [r4, #4]
 8009c14:	42a3      	cmp	r3, r4
 8009c16:	bf0c      	ite	eq
 8009c18:	6032      	streq	r2, [r6, #0]
 8009c1a:	605a      	strne	r2, [r3, #4]
 8009c1c:	e7ec      	b.n	8009bf8 <_malloc_r+0xa0>
 8009c1e:	4623      	mov	r3, r4
 8009c20:	6864      	ldr	r4, [r4, #4]
 8009c22:	e7b2      	b.n	8009b8a <_malloc_r+0x32>
 8009c24:	4634      	mov	r4, r6
 8009c26:	6876      	ldr	r6, [r6, #4]
 8009c28:	e7b9      	b.n	8009b9e <_malloc_r+0x46>
 8009c2a:	230c      	movs	r3, #12
 8009c2c:	4638      	mov	r0, r7
 8009c2e:	603b      	str	r3, [r7, #0]
 8009c30:	f000 fd9e 	bl	800a770 <__malloc_unlock>
 8009c34:	e7a1      	b.n	8009b7a <_malloc_r+0x22>
 8009c36:	6025      	str	r5, [r4, #0]
 8009c38:	e7de      	b.n	8009bf8 <_malloc_r+0xa0>
 8009c3a:	bf00      	nop
 8009c3c:	20000210 	.word	0x20000210

08009c40 <__ssputs_r>:
 8009c40:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009c44:	688e      	ldr	r6, [r1, #8]
 8009c46:	4682      	mov	sl, r0
 8009c48:	429e      	cmp	r6, r3
 8009c4a:	460c      	mov	r4, r1
 8009c4c:	4690      	mov	r8, r2
 8009c4e:	461f      	mov	r7, r3
 8009c50:	d838      	bhi.n	8009cc4 <__ssputs_r+0x84>
 8009c52:	898a      	ldrh	r2, [r1, #12]
 8009c54:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8009c58:	d032      	beq.n	8009cc0 <__ssputs_r+0x80>
 8009c5a:	6825      	ldr	r5, [r4, #0]
 8009c5c:	6909      	ldr	r1, [r1, #16]
 8009c5e:	3301      	adds	r3, #1
 8009c60:	eba5 0901 	sub.w	r9, r5, r1
 8009c64:	6965      	ldr	r5, [r4, #20]
 8009c66:	444b      	add	r3, r9
 8009c68:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009c6c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009c70:	106d      	asrs	r5, r5, #1
 8009c72:	429d      	cmp	r5, r3
 8009c74:	bf38      	it	cc
 8009c76:	461d      	movcc	r5, r3
 8009c78:	0553      	lsls	r3, r2, #21
 8009c7a:	d531      	bpl.n	8009ce0 <__ssputs_r+0xa0>
 8009c7c:	4629      	mov	r1, r5
 8009c7e:	f7ff ff6b 	bl	8009b58 <_malloc_r>
 8009c82:	4606      	mov	r6, r0
 8009c84:	b950      	cbnz	r0, 8009c9c <__ssputs_r+0x5c>
 8009c86:	230c      	movs	r3, #12
 8009c88:	f04f 30ff 	mov.w	r0, #4294967295
 8009c8c:	f8ca 3000 	str.w	r3, [sl]
 8009c90:	89a3      	ldrh	r3, [r4, #12]
 8009c92:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009c96:	81a3      	strh	r3, [r4, #12]
 8009c98:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009c9c:	464a      	mov	r2, r9
 8009c9e:	6921      	ldr	r1, [r4, #16]
 8009ca0:	f7ff fa18 	bl	80090d4 <memcpy>
 8009ca4:	89a3      	ldrh	r3, [r4, #12]
 8009ca6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8009caa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009cae:	81a3      	strh	r3, [r4, #12]
 8009cb0:	6126      	str	r6, [r4, #16]
 8009cb2:	444e      	add	r6, r9
 8009cb4:	6026      	str	r6, [r4, #0]
 8009cb6:	463e      	mov	r6, r7
 8009cb8:	6165      	str	r5, [r4, #20]
 8009cba:	eba5 0509 	sub.w	r5, r5, r9
 8009cbe:	60a5      	str	r5, [r4, #8]
 8009cc0:	42be      	cmp	r6, r7
 8009cc2:	d900      	bls.n	8009cc6 <__ssputs_r+0x86>
 8009cc4:	463e      	mov	r6, r7
 8009cc6:	4632      	mov	r2, r6
 8009cc8:	4641      	mov	r1, r8
 8009cca:	6820      	ldr	r0, [r4, #0]
 8009ccc:	f000 fd30 	bl	800a730 <memmove>
 8009cd0:	68a3      	ldr	r3, [r4, #8]
 8009cd2:	2000      	movs	r0, #0
 8009cd4:	1b9b      	subs	r3, r3, r6
 8009cd6:	60a3      	str	r3, [r4, #8]
 8009cd8:	6823      	ldr	r3, [r4, #0]
 8009cda:	4433      	add	r3, r6
 8009cdc:	6023      	str	r3, [r4, #0]
 8009cde:	e7db      	b.n	8009c98 <__ssputs_r+0x58>
 8009ce0:	462a      	mov	r2, r5
 8009ce2:	f000 fd4b 	bl	800a77c <_realloc_r>
 8009ce6:	4606      	mov	r6, r0
 8009ce8:	2800      	cmp	r0, #0
 8009cea:	d1e1      	bne.n	8009cb0 <__ssputs_r+0x70>
 8009cec:	4650      	mov	r0, sl
 8009cee:	6921      	ldr	r1, [r4, #16]
 8009cf0:	f7ff feca 	bl	8009a88 <_free_r>
 8009cf4:	e7c7      	b.n	8009c86 <__ssputs_r+0x46>
	...

08009cf8 <_svfiprintf_r>:
 8009cf8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009cfc:	4698      	mov	r8, r3
 8009cfe:	898b      	ldrh	r3, [r1, #12]
 8009d00:	4607      	mov	r7, r0
 8009d02:	061b      	lsls	r3, r3, #24
 8009d04:	460d      	mov	r5, r1
 8009d06:	4614      	mov	r4, r2
 8009d08:	b09d      	sub	sp, #116	; 0x74
 8009d0a:	d50e      	bpl.n	8009d2a <_svfiprintf_r+0x32>
 8009d0c:	690b      	ldr	r3, [r1, #16]
 8009d0e:	b963      	cbnz	r3, 8009d2a <_svfiprintf_r+0x32>
 8009d10:	2140      	movs	r1, #64	; 0x40
 8009d12:	f7ff ff21 	bl	8009b58 <_malloc_r>
 8009d16:	6028      	str	r0, [r5, #0]
 8009d18:	6128      	str	r0, [r5, #16]
 8009d1a:	b920      	cbnz	r0, 8009d26 <_svfiprintf_r+0x2e>
 8009d1c:	230c      	movs	r3, #12
 8009d1e:	603b      	str	r3, [r7, #0]
 8009d20:	f04f 30ff 	mov.w	r0, #4294967295
 8009d24:	e0d1      	b.n	8009eca <_svfiprintf_r+0x1d2>
 8009d26:	2340      	movs	r3, #64	; 0x40
 8009d28:	616b      	str	r3, [r5, #20]
 8009d2a:	2300      	movs	r3, #0
 8009d2c:	9309      	str	r3, [sp, #36]	; 0x24
 8009d2e:	2320      	movs	r3, #32
 8009d30:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009d34:	2330      	movs	r3, #48	; 0x30
 8009d36:	f04f 0901 	mov.w	r9, #1
 8009d3a:	f8cd 800c 	str.w	r8, [sp, #12]
 8009d3e:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8009ee4 <_svfiprintf_r+0x1ec>
 8009d42:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009d46:	4623      	mov	r3, r4
 8009d48:	469a      	mov	sl, r3
 8009d4a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009d4e:	b10a      	cbz	r2, 8009d54 <_svfiprintf_r+0x5c>
 8009d50:	2a25      	cmp	r2, #37	; 0x25
 8009d52:	d1f9      	bne.n	8009d48 <_svfiprintf_r+0x50>
 8009d54:	ebba 0b04 	subs.w	fp, sl, r4
 8009d58:	d00b      	beq.n	8009d72 <_svfiprintf_r+0x7a>
 8009d5a:	465b      	mov	r3, fp
 8009d5c:	4622      	mov	r2, r4
 8009d5e:	4629      	mov	r1, r5
 8009d60:	4638      	mov	r0, r7
 8009d62:	f7ff ff6d 	bl	8009c40 <__ssputs_r>
 8009d66:	3001      	adds	r0, #1
 8009d68:	f000 80aa 	beq.w	8009ec0 <_svfiprintf_r+0x1c8>
 8009d6c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009d6e:	445a      	add	r2, fp
 8009d70:	9209      	str	r2, [sp, #36]	; 0x24
 8009d72:	f89a 3000 	ldrb.w	r3, [sl]
 8009d76:	2b00      	cmp	r3, #0
 8009d78:	f000 80a2 	beq.w	8009ec0 <_svfiprintf_r+0x1c8>
 8009d7c:	2300      	movs	r3, #0
 8009d7e:	f04f 32ff 	mov.w	r2, #4294967295
 8009d82:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009d86:	f10a 0a01 	add.w	sl, sl, #1
 8009d8a:	9304      	str	r3, [sp, #16]
 8009d8c:	9307      	str	r3, [sp, #28]
 8009d8e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009d92:	931a      	str	r3, [sp, #104]	; 0x68
 8009d94:	4654      	mov	r4, sl
 8009d96:	2205      	movs	r2, #5
 8009d98:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009d9c:	4851      	ldr	r0, [pc, #324]	; (8009ee4 <_svfiprintf_r+0x1ec>)
 8009d9e:	f7ff f98b 	bl	80090b8 <memchr>
 8009da2:	9a04      	ldr	r2, [sp, #16]
 8009da4:	b9d8      	cbnz	r0, 8009dde <_svfiprintf_r+0xe6>
 8009da6:	06d0      	lsls	r0, r2, #27
 8009da8:	bf44      	itt	mi
 8009daa:	2320      	movmi	r3, #32
 8009dac:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009db0:	0711      	lsls	r1, r2, #28
 8009db2:	bf44      	itt	mi
 8009db4:	232b      	movmi	r3, #43	; 0x2b
 8009db6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009dba:	f89a 3000 	ldrb.w	r3, [sl]
 8009dbe:	2b2a      	cmp	r3, #42	; 0x2a
 8009dc0:	d015      	beq.n	8009dee <_svfiprintf_r+0xf6>
 8009dc2:	4654      	mov	r4, sl
 8009dc4:	2000      	movs	r0, #0
 8009dc6:	f04f 0c0a 	mov.w	ip, #10
 8009dca:	9a07      	ldr	r2, [sp, #28]
 8009dcc:	4621      	mov	r1, r4
 8009dce:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009dd2:	3b30      	subs	r3, #48	; 0x30
 8009dd4:	2b09      	cmp	r3, #9
 8009dd6:	d94e      	bls.n	8009e76 <_svfiprintf_r+0x17e>
 8009dd8:	b1b0      	cbz	r0, 8009e08 <_svfiprintf_r+0x110>
 8009dda:	9207      	str	r2, [sp, #28]
 8009ddc:	e014      	b.n	8009e08 <_svfiprintf_r+0x110>
 8009dde:	eba0 0308 	sub.w	r3, r0, r8
 8009de2:	fa09 f303 	lsl.w	r3, r9, r3
 8009de6:	4313      	orrs	r3, r2
 8009de8:	46a2      	mov	sl, r4
 8009dea:	9304      	str	r3, [sp, #16]
 8009dec:	e7d2      	b.n	8009d94 <_svfiprintf_r+0x9c>
 8009dee:	9b03      	ldr	r3, [sp, #12]
 8009df0:	1d19      	adds	r1, r3, #4
 8009df2:	681b      	ldr	r3, [r3, #0]
 8009df4:	9103      	str	r1, [sp, #12]
 8009df6:	2b00      	cmp	r3, #0
 8009df8:	bfbb      	ittet	lt
 8009dfa:	425b      	neglt	r3, r3
 8009dfc:	f042 0202 	orrlt.w	r2, r2, #2
 8009e00:	9307      	strge	r3, [sp, #28]
 8009e02:	9307      	strlt	r3, [sp, #28]
 8009e04:	bfb8      	it	lt
 8009e06:	9204      	strlt	r2, [sp, #16]
 8009e08:	7823      	ldrb	r3, [r4, #0]
 8009e0a:	2b2e      	cmp	r3, #46	; 0x2e
 8009e0c:	d10c      	bne.n	8009e28 <_svfiprintf_r+0x130>
 8009e0e:	7863      	ldrb	r3, [r4, #1]
 8009e10:	2b2a      	cmp	r3, #42	; 0x2a
 8009e12:	d135      	bne.n	8009e80 <_svfiprintf_r+0x188>
 8009e14:	9b03      	ldr	r3, [sp, #12]
 8009e16:	3402      	adds	r4, #2
 8009e18:	1d1a      	adds	r2, r3, #4
 8009e1a:	681b      	ldr	r3, [r3, #0]
 8009e1c:	9203      	str	r2, [sp, #12]
 8009e1e:	2b00      	cmp	r3, #0
 8009e20:	bfb8      	it	lt
 8009e22:	f04f 33ff 	movlt.w	r3, #4294967295
 8009e26:	9305      	str	r3, [sp, #20]
 8009e28:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 8009ee8 <_svfiprintf_r+0x1f0>
 8009e2c:	2203      	movs	r2, #3
 8009e2e:	4650      	mov	r0, sl
 8009e30:	7821      	ldrb	r1, [r4, #0]
 8009e32:	f7ff f941 	bl	80090b8 <memchr>
 8009e36:	b140      	cbz	r0, 8009e4a <_svfiprintf_r+0x152>
 8009e38:	2340      	movs	r3, #64	; 0x40
 8009e3a:	eba0 000a 	sub.w	r0, r0, sl
 8009e3e:	fa03 f000 	lsl.w	r0, r3, r0
 8009e42:	9b04      	ldr	r3, [sp, #16]
 8009e44:	3401      	adds	r4, #1
 8009e46:	4303      	orrs	r3, r0
 8009e48:	9304      	str	r3, [sp, #16]
 8009e4a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009e4e:	2206      	movs	r2, #6
 8009e50:	4826      	ldr	r0, [pc, #152]	; (8009eec <_svfiprintf_r+0x1f4>)
 8009e52:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009e56:	f7ff f92f 	bl	80090b8 <memchr>
 8009e5a:	2800      	cmp	r0, #0
 8009e5c:	d038      	beq.n	8009ed0 <_svfiprintf_r+0x1d8>
 8009e5e:	4b24      	ldr	r3, [pc, #144]	; (8009ef0 <_svfiprintf_r+0x1f8>)
 8009e60:	bb1b      	cbnz	r3, 8009eaa <_svfiprintf_r+0x1b2>
 8009e62:	9b03      	ldr	r3, [sp, #12]
 8009e64:	3307      	adds	r3, #7
 8009e66:	f023 0307 	bic.w	r3, r3, #7
 8009e6a:	3308      	adds	r3, #8
 8009e6c:	9303      	str	r3, [sp, #12]
 8009e6e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009e70:	4433      	add	r3, r6
 8009e72:	9309      	str	r3, [sp, #36]	; 0x24
 8009e74:	e767      	b.n	8009d46 <_svfiprintf_r+0x4e>
 8009e76:	460c      	mov	r4, r1
 8009e78:	2001      	movs	r0, #1
 8009e7a:	fb0c 3202 	mla	r2, ip, r2, r3
 8009e7e:	e7a5      	b.n	8009dcc <_svfiprintf_r+0xd4>
 8009e80:	2300      	movs	r3, #0
 8009e82:	f04f 0c0a 	mov.w	ip, #10
 8009e86:	4619      	mov	r1, r3
 8009e88:	3401      	adds	r4, #1
 8009e8a:	9305      	str	r3, [sp, #20]
 8009e8c:	4620      	mov	r0, r4
 8009e8e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009e92:	3a30      	subs	r2, #48	; 0x30
 8009e94:	2a09      	cmp	r2, #9
 8009e96:	d903      	bls.n	8009ea0 <_svfiprintf_r+0x1a8>
 8009e98:	2b00      	cmp	r3, #0
 8009e9a:	d0c5      	beq.n	8009e28 <_svfiprintf_r+0x130>
 8009e9c:	9105      	str	r1, [sp, #20]
 8009e9e:	e7c3      	b.n	8009e28 <_svfiprintf_r+0x130>
 8009ea0:	4604      	mov	r4, r0
 8009ea2:	2301      	movs	r3, #1
 8009ea4:	fb0c 2101 	mla	r1, ip, r1, r2
 8009ea8:	e7f0      	b.n	8009e8c <_svfiprintf_r+0x194>
 8009eaa:	ab03      	add	r3, sp, #12
 8009eac:	9300      	str	r3, [sp, #0]
 8009eae:	462a      	mov	r2, r5
 8009eb0:	4638      	mov	r0, r7
 8009eb2:	4b10      	ldr	r3, [pc, #64]	; (8009ef4 <_svfiprintf_r+0x1fc>)
 8009eb4:	a904      	add	r1, sp, #16
 8009eb6:	f7fc f96d 	bl	8006194 <_printf_float>
 8009eba:	1c42      	adds	r2, r0, #1
 8009ebc:	4606      	mov	r6, r0
 8009ebe:	d1d6      	bne.n	8009e6e <_svfiprintf_r+0x176>
 8009ec0:	89ab      	ldrh	r3, [r5, #12]
 8009ec2:	065b      	lsls	r3, r3, #25
 8009ec4:	f53f af2c 	bmi.w	8009d20 <_svfiprintf_r+0x28>
 8009ec8:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009eca:	b01d      	add	sp, #116	; 0x74
 8009ecc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ed0:	ab03      	add	r3, sp, #12
 8009ed2:	9300      	str	r3, [sp, #0]
 8009ed4:	462a      	mov	r2, r5
 8009ed6:	4638      	mov	r0, r7
 8009ed8:	4b06      	ldr	r3, [pc, #24]	; (8009ef4 <_svfiprintf_r+0x1fc>)
 8009eda:	a904      	add	r1, sp, #16
 8009edc:	f7fc fbf6 	bl	80066cc <_printf_i>
 8009ee0:	e7eb      	b.n	8009eba <_svfiprintf_r+0x1c2>
 8009ee2:	bf00      	nop
 8009ee4:	0800adc4 	.word	0x0800adc4
 8009ee8:	0800adca 	.word	0x0800adca
 8009eec:	0800adce 	.word	0x0800adce
 8009ef0:	08006195 	.word	0x08006195
 8009ef4:	08009c41 	.word	0x08009c41

08009ef8 <__sfputc_r>:
 8009ef8:	6893      	ldr	r3, [r2, #8]
 8009efa:	b410      	push	{r4}
 8009efc:	3b01      	subs	r3, #1
 8009efe:	2b00      	cmp	r3, #0
 8009f00:	6093      	str	r3, [r2, #8]
 8009f02:	da07      	bge.n	8009f14 <__sfputc_r+0x1c>
 8009f04:	6994      	ldr	r4, [r2, #24]
 8009f06:	42a3      	cmp	r3, r4
 8009f08:	db01      	blt.n	8009f0e <__sfputc_r+0x16>
 8009f0a:	290a      	cmp	r1, #10
 8009f0c:	d102      	bne.n	8009f14 <__sfputc_r+0x1c>
 8009f0e:	bc10      	pop	{r4}
 8009f10:	f000 b9b8 	b.w	800a284 <__swbuf_r>
 8009f14:	6813      	ldr	r3, [r2, #0]
 8009f16:	1c58      	adds	r0, r3, #1
 8009f18:	6010      	str	r0, [r2, #0]
 8009f1a:	7019      	strb	r1, [r3, #0]
 8009f1c:	4608      	mov	r0, r1
 8009f1e:	bc10      	pop	{r4}
 8009f20:	4770      	bx	lr

08009f22 <__sfputs_r>:
 8009f22:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009f24:	4606      	mov	r6, r0
 8009f26:	460f      	mov	r7, r1
 8009f28:	4614      	mov	r4, r2
 8009f2a:	18d5      	adds	r5, r2, r3
 8009f2c:	42ac      	cmp	r4, r5
 8009f2e:	d101      	bne.n	8009f34 <__sfputs_r+0x12>
 8009f30:	2000      	movs	r0, #0
 8009f32:	e007      	b.n	8009f44 <__sfputs_r+0x22>
 8009f34:	463a      	mov	r2, r7
 8009f36:	4630      	mov	r0, r6
 8009f38:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009f3c:	f7ff ffdc 	bl	8009ef8 <__sfputc_r>
 8009f40:	1c43      	adds	r3, r0, #1
 8009f42:	d1f3      	bne.n	8009f2c <__sfputs_r+0xa>
 8009f44:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009f48 <_vfiprintf_r>:
 8009f48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f4c:	460d      	mov	r5, r1
 8009f4e:	4614      	mov	r4, r2
 8009f50:	4698      	mov	r8, r3
 8009f52:	4606      	mov	r6, r0
 8009f54:	b09d      	sub	sp, #116	; 0x74
 8009f56:	b118      	cbz	r0, 8009f60 <_vfiprintf_r+0x18>
 8009f58:	6983      	ldr	r3, [r0, #24]
 8009f5a:	b90b      	cbnz	r3, 8009f60 <_vfiprintf_r+0x18>
 8009f5c:	f7fe fc86 	bl	800886c <__sinit>
 8009f60:	4b89      	ldr	r3, [pc, #548]	; (800a188 <_vfiprintf_r+0x240>)
 8009f62:	429d      	cmp	r5, r3
 8009f64:	d11b      	bne.n	8009f9e <_vfiprintf_r+0x56>
 8009f66:	6875      	ldr	r5, [r6, #4]
 8009f68:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009f6a:	07d9      	lsls	r1, r3, #31
 8009f6c:	d405      	bmi.n	8009f7a <_vfiprintf_r+0x32>
 8009f6e:	89ab      	ldrh	r3, [r5, #12]
 8009f70:	059a      	lsls	r2, r3, #22
 8009f72:	d402      	bmi.n	8009f7a <_vfiprintf_r+0x32>
 8009f74:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009f76:	f7ff f882 	bl	800907e <__retarget_lock_acquire_recursive>
 8009f7a:	89ab      	ldrh	r3, [r5, #12]
 8009f7c:	071b      	lsls	r3, r3, #28
 8009f7e:	d501      	bpl.n	8009f84 <_vfiprintf_r+0x3c>
 8009f80:	692b      	ldr	r3, [r5, #16]
 8009f82:	b9eb      	cbnz	r3, 8009fc0 <_vfiprintf_r+0x78>
 8009f84:	4629      	mov	r1, r5
 8009f86:	4630      	mov	r0, r6
 8009f88:	f000 f9ee 	bl	800a368 <__swsetup_r>
 8009f8c:	b1c0      	cbz	r0, 8009fc0 <_vfiprintf_r+0x78>
 8009f8e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009f90:	07dc      	lsls	r4, r3, #31
 8009f92:	d50e      	bpl.n	8009fb2 <_vfiprintf_r+0x6a>
 8009f94:	f04f 30ff 	mov.w	r0, #4294967295
 8009f98:	b01d      	add	sp, #116	; 0x74
 8009f9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009f9e:	4b7b      	ldr	r3, [pc, #492]	; (800a18c <_vfiprintf_r+0x244>)
 8009fa0:	429d      	cmp	r5, r3
 8009fa2:	d101      	bne.n	8009fa8 <_vfiprintf_r+0x60>
 8009fa4:	68b5      	ldr	r5, [r6, #8]
 8009fa6:	e7df      	b.n	8009f68 <_vfiprintf_r+0x20>
 8009fa8:	4b79      	ldr	r3, [pc, #484]	; (800a190 <_vfiprintf_r+0x248>)
 8009faa:	429d      	cmp	r5, r3
 8009fac:	bf08      	it	eq
 8009fae:	68f5      	ldreq	r5, [r6, #12]
 8009fb0:	e7da      	b.n	8009f68 <_vfiprintf_r+0x20>
 8009fb2:	89ab      	ldrh	r3, [r5, #12]
 8009fb4:	0598      	lsls	r0, r3, #22
 8009fb6:	d4ed      	bmi.n	8009f94 <_vfiprintf_r+0x4c>
 8009fb8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009fba:	f7ff f861 	bl	8009080 <__retarget_lock_release_recursive>
 8009fbe:	e7e9      	b.n	8009f94 <_vfiprintf_r+0x4c>
 8009fc0:	2300      	movs	r3, #0
 8009fc2:	9309      	str	r3, [sp, #36]	; 0x24
 8009fc4:	2320      	movs	r3, #32
 8009fc6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009fca:	2330      	movs	r3, #48	; 0x30
 8009fcc:	f04f 0901 	mov.w	r9, #1
 8009fd0:	f8cd 800c 	str.w	r8, [sp, #12]
 8009fd4:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 800a194 <_vfiprintf_r+0x24c>
 8009fd8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009fdc:	4623      	mov	r3, r4
 8009fde:	469a      	mov	sl, r3
 8009fe0:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009fe4:	b10a      	cbz	r2, 8009fea <_vfiprintf_r+0xa2>
 8009fe6:	2a25      	cmp	r2, #37	; 0x25
 8009fe8:	d1f9      	bne.n	8009fde <_vfiprintf_r+0x96>
 8009fea:	ebba 0b04 	subs.w	fp, sl, r4
 8009fee:	d00b      	beq.n	800a008 <_vfiprintf_r+0xc0>
 8009ff0:	465b      	mov	r3, fp
 8009ff2:	4622      	mov	r2, r4
 8009ff4:	4629      	mov	r1, r5
 8009ff6:	4630      	mov	r0, r6
 8009ff8:	f7ff ff93 	bl	8009f22 <__sfputs_r>
 8009ffc:	3001      	adds	r0, #1
 8009ffe:	f000 80aa 	beq.w	800a156 <_vfiprintf_r+0x20e>
 800a002:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a004:	445a      	add	r2, fp
 800a006:	9209      	str	r2, [sp, #36]	; 0x24
 800a008:	f89a 3000 	ldrb.w	r3, [sl]
 800a00c:	2b00      	cmp	r3, #0
 800a00e:	f000 80a2 	beq.w	800a156 <_vfiprintf_r+0x20e>
 800a012:	2300      	movs	r3, #0
 800a014:	f04f 32ff 	mov.w	r2, #4294967295
 800a018:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a01c:	f10a 0a01 	add.w	sl, sl, #1
 800a020:	9304      	str	r3, [sp, #16]
 800a022:	9307      	str	r3, [sp, #28]
 800a024:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a028:	931a      	str	r3, [sp, #104]	; 0x68
 800a02a:	4654      	mov	r4, sl
 800a02c:	2205      	movs	r2, #5
 800a02e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a032:	4858      	ldr	r0, [pc, #352]	; (800a194 <_vfiprintf_r+0x24c>)
 800a034:	f7ff f840 	bl	80090b8 <memchr>
 800a038:	9a04      	ldr	r2, [sp, #16]
 800a03a:	b9d8      	cbnz	r0, 800a074 <_vfiprintf_r+0x12c>
 800a03c:	06d1      	lsls	r1, r2, #27
 800a03e:	bf44      	itt	mi
 800a040:	2320      	movmi	r3, #32
 800a042:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a046:	0713      	lsls	r3, r2, #28
 800a048:	bf44      	itt	mi
 800a04a:	232b      	movmi	r3, #43	; 0x2b
 800a04c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a050:	f89a 3000 	ldrb.w	r3, [sl]
 800a054:	2b2a      	cmp	r3, #42	; 0x2a
 800a056:	d015      	beq.n	800a084 <_vfiprintf_r+0x13c>
 800a058:	4654      	mov	r4, sl
 800a05a:	2000      	movs	r0, #0
 800a05c:	f04f 0c0a 	mov.w	ip, #10
 800a060:	9a07      	ldr	r2, [sp, #28]
 800a062:	4621      	mov	r1, r4
 800a064:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a068:	3b30      	subs	r3, #48	; 0x30
 800a06a:	2b09      	cmp	r3, #9
 800a06c:	d94e      	bls.n	800a10c <_vfiprintf_r+0x1c4>
 800a06e:	b1b0      	cbz	r0, 800a09e <_vfiprintf_r+0x156>
 800a070:	9207      	str	r2, [sp, #28]
 800a072:	e014      	b.n	800a09e <_vfiprintf_r+0x156>
 800a074:	eba0 0308 	sub.w	r3, r0, r8
 800a078:	fa09 f303 	lsl.w	r3, r9, r3
 800a07c:	4313      	orrs	r3, r2
 800a07e:	46a2      	mov	sl, r4
 800a080:	9304      	str	r3, [sp, #16]
 800a082:	e7d2      	b.n	800a02a <_vfiprintf_r+0xe2>
 800a084:	9b03      	ldr	r3, [sp, #12]
 800a086:	1d19      	adds	r1, r3, #4
 800a088:	681b      	ldr	r3, [r3, #0]
 800a08a:	9103      	str	r1, [sp, #12]
 800a08c:	2b00      	cmp	r3, #0
 800a08e:	bfbb      	ittet	lt
 800a090:	425b      	neglt	r3, r3
 800a092:	f042 0202 	orrlt.w	r2, r2, #2
 800a096:	9307      	strge	r3, [sp, #28]
 800a098:	9307      	strlt	r3, [sp, #28]
 800a09a:	bfb8      	it	lt
 800a09c:	9204      	strlt	r2, [sp, #16]
 800a09e:	7823      	ldrb	r3, [r4, #0]
 800a0a0:	2b2e      	cmp	r3, #46	; 0x2e
 800a0a2:	d10c      	bne.n	800a0be <_vfiprintf_r+0x176>
 800a0a4:	7863      	ldrb	r3, [r4, #1]
 800a0a6:	2b2a      	cmp	r3, #42	; 0x2a
 800a0a8:	d135      	bne.n	800a116 <_vfiprintf_r+0x1ce>
 800a0aa:	9b03      	ldr	r3, [sp, #12]
 800a0ac:	3402      	adds	r4, #2
 800a0ae:	1d1a      	adds	r2, r3, #4
 800a0b0:	681b      	ldr	r3, [r3, #0]
 800a0b2:	9203      	str	r2, [sp, #12]
 800a0b4:	2b00      	cmp	r3, #0
 800a0b6:	bfb8      	it	lt
 800a0b8:	f04f 33ff 	movlt.w	r3, #4294967295
 800a0bc:	9305      	str	r3, [sp, #20]
 800a0be:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 800a198 <_vfiprintf_r+0x250>
 800a0c2:	2203      	movs	r2, #3
 800a0c4:	4650      	mov	r0, sl
 800a0c6:	7821      	ldrb	r1, [r4, #0]
 800a0c8:	f7fe fff6 	bl	80090b8 <memchr>
 800a0cc:	b140      	cbz	r0, 800a0e0 <_vfiprintf_r+0x198>
 800a0ce:	2340      	movs	r3, #64	; 0x40
 800a0d0:	eba0 000a 	sub.w	r0, r0, sl
 800a0d4:	fa03 f000 	lsl.w	r0, r3, r0
 800a0d8:	9b04      	ldr	r3, [sp, #16]
 800a0da:	3401      	adds	r4, #1
 800a0dc:	4303      	orrs	r3, r0
 800a0de:	9304      	str	r3, [sp, #16]
 800a0e0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a0e4:	2206      	movs	r2, #6
 800a0e6:	482d      	ldr	r0, [pc, #180]	; (800a19c <_vfiprintf_r+0x254>)
 800a0e8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a0ec:	f7fe ffe4 	bl	80090b8 <memchr>
 800a0f0:	2800      	cmp	r0, #0
 800a0f2:	d03f      	beq.n	800a174 <_vfiprintf_r+0x22c>
 800a0f4:	4b2a      	ldr	r3, [pc, #168]	; (800a1a0 <_vfiprintf_r+0x258>)
 800a0f6:	bb1b      	cbnz	r3, 800a140 <_vfiprintf_r+0x1f8>
 800a0f8:	9b03      	ldr	r3, [sp, #12]
 800a0fa:	3307      	adds	r3, #7
 800a0fc:	f023 0307 	bic.w	r3, r3, #7
 800a100:	3308      	adds	r3, #8
 800a102:	9303      	str	r3, [sp, #12]
 800a104:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a106:	443b      	add	r3, r7
 800a108:	9309      	str	r3, [sp, #36]	; 0x24
 800a10a:	e767      	b.n	8009fdc <_vfiprintf_r+0x94>
 800a10c:	460c      	mov	r4, r1
 800a10e:	2001      	movs	r0, #1
 800a110:	fb0c 3202 	mla	r2, ip, r2, r3
 800a114:	e7a5      	b.n	800a062 <_vfiprintf_r+0x11a>
 800a116:	2300      	movs	r3, #0
 800a118:	f04f 0c0a 	mov.w	ip, #10
 800a11c:	4619      	mov	r1, r3
 800a11e:	3401      	adds	r4, #1
 800a120:	9305      	str	r3, [sp, #20]
 800a122:	4620      	mov	r0, r4
 800a124:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a128:	3a30      	subs	r2, #48	; 0x30
 800a12a:	2a09      	cmp	r2, #9
 800a12c:	d903      	bls.n	800a136 <_vfiprintf_r+0x1ee>
 800a12e:	2b00      	cmp	r3, #0
 800a130:	d0c5      	beq.n	800a0be <_vfiprintf_r+0x176>
 800a132:	9105      	str	r1, [sp, #20]
 800a134:	e7c3      	b.n	800a0be <_vfiprintf_r+0x176>
 800a136:	4604      	mov	r4, r0
 800a138:	2301      	movs	r3, #1
 800a13a:	fb0c 2101 	mla	r1, ip, r1, r2
 800a13e:	e7f0      	b.n	800a122 <_vfiprintf_r+0x1da>
 800a140:	ab03      	add	r3, sp, #12
 800a142:	9300      	str	r3, [sp, #0]
 800a144:	462a      	mov	r2, r5
 800a146:	4630      	mov	r0, r6
 800a148:	4b16      	ldr	r3, [pc, #88]	; (800a1a4 <_vfiprintf_r+0x25c>)
 800a14a:	a904      	add	r1, sp, #16
 800a14c:	f7fc f822 	bl	8006194 <_printf_float>
 800a150:	4607      	mov	r7, r0
 800a152:	1c78      	adds	r0, r7, #1
 800a154:	d1d6      	bne.n	800a104 <_vfiprintf_r+0x1bc>
 800a156:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a158:	07d9      	lsls	r1, r3, #31
 800a15a:	d405      	bmi.n	800a168 <_vfiprintf_r+0x220>
 800a15c:	89ab      	ldrh	r3, [r5, #12]
 800a15e:	059a      	lsls	r2, r3, #22
 800a160:	d402      	bmi.n	800a168 <_vfiprintf_r+0x220>
 800a162:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a164:	f7fe ff8c 	bl	8009080 <__retarget_lock_release_recursive>
 800a168:	89ab      	ldrh	r3, [r5, #12]
 800a16a:	065b      	lsls	r3, r3, #25
 800a16c:	f53f af12 	bmi.w	8009f94 <_vfiprintf_r+0x4c>
 800a170:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a172:	e711      	b.n	8009f98 <_vfiprintf_r+0x50>
 800a174:	ab03      	add	r3, sp, #12
 800a176:	9300      	str	r3, [sp, #0]
 800a178:	462a      	mov	r2, r5
 800a17a:	4630      	mov	r0, r6
 800a17c:	4b09      	ldr	r3, [pc, #36]	; (800a1a4 <_vfiprintf_r+0x25c>)
 800a17e:	a904      	add	r1, sp, #16
 800a180:	f7fc faa4 	bl	80066cc <_printf_i>
 800a184:	e7e4      	b.n	800a150 <_vfiprintf_r+0x208>
 800a186:	bf00      	nop
 800a188:	0800abac 	.word	0x0800abac
 800a18c:	0800abcc 	.word	0x0800abcc
 800a190:	0800ab8c 	.word	0x0800ab8c
 800a194:	0800adc4 	.word	0x0800adc4
 800a198:	0800adca 	.word	0x0800adca
 800a19c:	0800adce 	.word	0x0800adce
 800a1a0:	08006195 	.word	0x08006195
 800a1a4:	08009f23 	.word	0x08009f23

0800a1a8 <nan>:
 800a1a8:	2000      	movs	r0, #0
 800a1aa:	4901      	ldr	r1, [pc, #4]	; (800a1b0 <nan+0x8>)
 800a1ac:	4770      	bx	lr
 800a1ae:	bf00      	nop
 800a1b0:	7ff80000 	.word	0x7ff80000

0800a1b4 <_sbrk_r>:
 800a1b4:	b538      	push	{r3, r4, r5, lr}
 800a1b6:	2300      	movs	r3, #0
 800a1b8:	4d05      	ldr	r5, [pc, #20]	; (800a1d0 <_sbrk_r+0x1c>)
 800a1ba:	4604      	mov	r4, r0
 800a1bc:	4608      	mov	r0, r1
 800a1be:	602b      	str	r3, [r5, #0]
 800a1c0:	f7f7 f8f8 	bl	80013b4 <_sbrk>
 800a1c4:	1c43      	adds	r3, r0, #1
 800a1c6:	d102      	bne.n	800a1ce <_sbrk_r+0x1a>
 800a1c8:	682b      	ldr	r3, [r5, #0]
 800a1ca:	b103      	cbz	r3, 800a1ce <_sbrk_r+0x1a>
 800a1cc:	6023      	str	r3, [r4, #0]
 800a1ce:	bd38      	pop	{r3, r4, r5, pc}
 800a1d0:	20000218 	.word	0x20000218

0800a1d4 <__sread>:
 800a1d4:	b510      	push	{r4, lr}
 800a1d6:	460c      	mov	r4, r1
 800a1d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a1dc:	f000 fafe 	bl	800a7dc <_read_r>
 800a1e0:	2800      	cmp	r0, #0
 800a1e2:	bfab      	itete	ge
 800a1e4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800a1e6:	89a3      	ldrhlt	r3, [r4, #12]
 800a1e8:	181b      	addge	r3, r3, r0
 800a1ea:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800a1ee:	bfac      	ite	ge
 800a1f0:	6563      	strge	r3, [r4, #84]	; 0x54
 800a1f2:	81a3      	strhlt	r3, [r4, #12]
 800a1f4:	bd10      	pop	{r4, pc}

0800a1f6 <__swrite>:
 800a1f6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a1fa:	461f      	mov	r7, r3
 800a1fc:	898b      	ldrh	r3, [r1, #12]
 800a1fe:	4605      	mov	r5, r0
 800a200:	05db      	lsls	r3, r3, #23
 800a202:	460c      	mov	r4, r1
 800a204:	4616      	mov	r6, r2
 800a206:	d505      	bpl.n	800a214 <__swrite+0x1e>
 800a208:	2302      	movs	r3, #2
 800a20a:	2200      	movs	r2, #0
 800a20c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a210:	f000 fa16 	bl	800a640 <_lseek_r>
 800a214:	89a3      	ldrh	r3, [r4, #12]
 800a216:	4632      	mov	r2, r6
 800a218:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a21c:	81a3      	strh	r3, [r4, #12]
 800a21e:	4628      	mov	r0, r5
 800a220:	463b      	mov	r3, r7
 800a222:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a226:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a22a:	f000 b88b 	b.w	800a344 <_write_r>

0800a22e <__sseek>:
 800a22e:	b510      	push	{r4, lr}
 800a230:	460c      	mov	r4, r1
 800a232:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a236:	f000 fa03 	bl	800a640 <_lseek_r>
 800a23a:	1c43      	adds	r3, r0, #1
 800a23c:	89a3      	ldrh	r3, [r4, #12]
 800a23e:	bf15      	itete	ne
 800a240:	6560      	strne	r0, [r4, #84]	; 0x54
 800a242:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800a246:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800a24a:	81a3      	strheq	r3, [r4, #12]
 800a24c:	bf18      	it	ne
 800a24e:	81a3      	strhne	r3, [r4, #12]
 800a250:	bd10      	pop	{r4, pc}

0800a252 <__sclose>:
 800a252:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a256:	f000 b913 	b.w	800a480 <_close_r>

0800a25a <strncmp>:
 800a25a:	4603      	mov	r3, r0
 800a25c:	b510      	push	{r4, lr}
 800a25e:	b172      	cbz	r2, 800a27e <strncmp+0x24>
 800a260:	3901      	subs	r1, #1
 800a262:	1884      	adds	r4, r0, r2
 800a264:	f813 0b01 	ldrb.w	r0, [r3], #1
 800a268:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800a26c:	4290      	cmp	r0, r2
 800a26e:	d101      	bne.n	800a274 <strncmp+0x1a>
 800a270:	42a3      	cmp	r3, r4
 800a272:	d101      	bne.n	800a278 <strncmp+0x1e>
 800a274:	1a80      	subs	r0, r0, r2
 800a276:	bd10      	pop	{r4, pc}
 800a278:	2800      	cmp	r0, #0
 800a27a:	d1f3      	bne.n	800a264 <strncmp+0xa>
 800a27c:	e7fa      	b.n	800a274 <strncmp+0x1a>
 800a27e:	4610      	mov	r0, r2
 800a280:	e7f9      	b.n	800a276 <strncmp+0x1c>
	...

0800a284 <__swbuf_r>:
 800a284:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a286:	460e      	mov	r6, r1
 800a288:	4614      	mov	r4, r2
 800a28a:	4605      	mov	r5, r0
 800a28c:	b118      	cbz	r0, 800a296 <__swbuf_r+0x12>
 800a28e:	6983      	ldr	r3, [r0, #24]
 800a290:	b90b      	cbnz	r3, 800a296 <__swbuf_r+0x12>
 800a292:	f7fe faeb 	bl	800886c <__sinit>
 800a296:	4b21      	ldr	r3, [pc, #132]	; (800a31c <__swbuf_r+0x98>)
 800a298:	429c      	cmp	r4, r3
 800a29a:	d12b      	bne.n	800a2f4 <__swbuf_r+0x70>
 800a29c:	686c      	ldr	r4, [r5, #4]
 800a29e:	69a3      	ldr	r3, [r4, #24]
 800a2a0:	60a3      	str	r3, [r4, #8]
 800a2a2:	89a3      	ldrh	r3, [r4, #12]
 800a2a4:	071a      	lsls	r2, r3, #28
 800a2a6:	d52f      	bpl.n	800a308 <__swbuf_r+0x84>
 800a2a8:	6923      	ldr	r3, [r4, #16]
 800a2aa:	b36b      	cbz	r3, 800a308 <__swbuf_r+0x84>
 800a2ac:	6923      	ldr	r3, [r4, #16]
 800a2ae:	6820      	ldr	r0, [r4, #0]
 800a2b0:	b2f6      	uxtb	r6, r6
 800a2b2:	1ac0      	subs	r0, r0, r3
 800a2b4:	6963      	ldr	r3, [r4, #20]
 800a2b6:	4637      	mov	r7, r6
 800a2b8:	4283      	cmp	r3, r0
 800a2ba:	dc04      	bgt.n	800a2c6 <__swbuf_r+0x42>
 800a2bc:	4621      	mov	r1, r4
 800a2be:	4628      	mov	r0, r5
 800a2c0:	f000 f970 	bl	800a5a4 <_fflush_r>
 800a2c4:	bb30      	cbnz	r0, 800a314 <__swbuf_r+0x90>
 800a2c6:	68a3      	ldr	r3, [r4, #8]
 800a2c8:	3001      	adds	r0, #1
 800a2ca:	3b01      	subs	r3, #1
 800a2cc:	60a3      	str	r3, [r4, #8]
 800a2ce:	6823      	ldr	r3, [r4, #0]
 800a2d0:	1c5a      	adds	r2, r3, #1
 800a2d2:	6022      	str	r2, [r4, #0]
 800a2d4:	701e      	strb	r6, [r3, #0]
 800a2d6:	6963      	ldr	r3, [r4, #20]
 800a2d8:	4283      	cmp	r3, r0
 800a2da:	d004      	beq.n	800a2e6 <__swbuf_r+0x62>
 800a2dc:	89a3      	ldrh	r3, [r4, #12]
 800a2de:	07db      	lsls	r3, r3, #31
 800a2e0:	d506      	bpl.n	800a2f0 <__swbuf_r+0x6c>
 800a2e2:	2e0a      	cmp	r6, #10
 800a2e4:	d104      	bne.n	800a2f0 <__swbuf_r+0x6c>
 800a2e6:	4621      	mov	r1, r4
 800a2e8:	4628      	mov	r0, r5
 800a2ea:	f000 f95b 	bl	800a5a4 <_fflush_r>
 800a2ee:	b988      	cbnz	r0, 800a314 <__swbuf_r+0x90>
 800a2f0:	4638      	mov	r0, r7
 800a2f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a2f4:	4b0a      	ldr	r3, [pc, #40]	; (800a320 <__swbuf_r+0x9c>)
 800a2f6:	429c      	cmp	r4, r3
 800a2f8:	d101      	bne.n	800a2fe <__swbuf_r+0x7a>
 800a2fa:	68ac      	ldr	r4, [r5, #8]
 800a2fc:	e7cf      	b.n	800a29e <__swbuf_r+0x1a>
 800a2fe:	4b09      	ldr	r3, [pc, #36]	; (800a324 <__swbuf_r+0xa0>)
 800a300:	429c      	cmp	r4, r3
 800a302:	bf08      	it	eq
 800a304:	68ec      	ldreq	r4, [r5, #12]
 800a306:	e7ca      	b.n	800a29e <__swbuf_r+0x1a>
 800a308:	4621      	mov	r1, r4
 800a30a:	4628      	mov	r0, r5
 800a30c:	f000 f82c 	bl	800a368 <__swsetup_r>
 800a310:	2800      	cmp	r0, #0
 800a312:	d0cb      	beq.n	800a2ac <__swbuf_r+0x28>
 800a314:	f04f 37ff 	mov.w	r7, #4294967295
 800a318:	e7ea      	b.n	800a2f0 <__swbuf_r+0x6c>
 800a31a:	bf00      	nop
 800a31c:	0800abac 	.word	0x0800abac
 800a320:	0800abcc 	.word	0x0800abcc
 800a324:	0800ab8c 	.word	0x0800ab8c

0800a328 <__ascii_wctomb>:
 800a328:	4603      	mov	r3, r0
 800a32a:	4608      	mov	r0, r1
 800a32c:	b141      	cbz	r1, 800a340 <__ascii_wctomb+0x18>
 800a32e:	2aff      	cmp	r2, #255	; 0xff
 800a330:	d904      	bls.n	800a33c <__ascii_wctomb+0x14>
 800a332:	228a      	movs	r2, #138	; 0x8a
 800a334:	f04f 30ff 	mov.w	r0, #4294967295
 800a338:	601a      	str	r2, [r3, #0]
 800a33a:	4770      	bx	lr
 800a33c:	2001      	movs	r0, #1
 800a33e:	700a      	strb	r2, [r1, #0]
 800a340:	4770      	bx	lr
	...

0800a344 <_write_r>:
 800a344:	b538      	push	{r3, r4, r5, lr}
 800a346:	4604      	mov	r4, r0
 800a348:	4608      	mov	r0, r1
 800a34a:	4611      	mov	r1, r2
 800a34c:	2200      	movs	r2, #0
 800a34e:	4d05      	ldr	r5, [pc, #20]	; (800a364 <_write_r+0x20>)
 800a350:	602a      	str	r2, [r5, #0]
 800a352:	461a      	mov	r2, r3
 800a354:	f7f6 ffe2 	bl	800131c <_write>
 800a358:	1c43      	adds	r3, r0, #1
 800a35a:	d102      	bne.n	800a362 <_write_r+0x1e>
 800a35c:	682b      	ldr	r3, [r5, #0]
 800a35e:	b103      	cbz	r3, 800a362 <_write_r+0x1e>
 800a360:	6023      	str	r3, [r4, #0]
 800a362:	bd38      	pop	{r3, r4, r5, pc}
 800a364:	20000218 	.word	0x20000218

0800a368 <__swsetup_r>:
 800a368:	4b32      	ldr	r3, [pc, #200]	; (800a434 <__swsetup_r+0xcc>)
 800a36a:	b570      	push	{r4, r5, r6, lr}
 800a36c:	681d      	ldr	r5, [r3, #0]
 800a36e:	4606      	mov	r6, r0
 800a370:	460c      	mov	r4, r1
 800a372:	b125      	cbz	r5, 800a37e <__swsetup_r+0x16>
 800a374:	69ab      	ldr	r3, [r5, #24]
 800a376:	b913      	cbnz	r3, 800a37e <__swsetup_r+0x16>
 800a378:	4628      	mov	r0, r5
 800a37a:	f7fe fa77 	bl	800886c <__sinit>
 800a37e:	4b2e      	ldr	r3, [pc, #184]	; (800a438 <__swsetup_r+0xd0>)
 800a380:	429c      	cmp	r4, r3
 800a382:	d10f      	bne.n	800a3a4 <__swsetup_r+0x3c>
 800a384:	686c      	ldr	r4, [r5, #4]
 800a386:	89a3      	ldrh	r3, [r4, #12]
 800a388:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a38c:	0719      	lsls	r1, r3, #28
 800a38e:	d42c      	bmi.n	800a3ea <__swsetup_r+0x82>
 800a390:	06dd      	lsls	r5, r3, #27
 800a392:	d411      	bmi.n	800a3b8 <__swsetup_r+0x50>
 800a394:	2309      	movs	r3, #9
 800a396:	6033      	str	r3, [r6, #0]
 800a398:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800a39c:	f04f 30ff 	mov.w	r0, #4294967295
 800a3a0:	81a3      	strh	r3, [r4, #12]
 800a3a2:	e03e      	b.n	800a422 <__swsetup_r+0xba>
 800a3a4:	4b25      	ldr	r3, [pc, #148]	; (800a43c <__swsetup_r+0xd4>)
 800a3a6:	429c      	cmp	r4, r3
 800a3a8:	d101      	bne.n	800a3ae <__swsetup_r+0x46>
 800a3aa:	68ac      	ldr	r4, [r5, #8]
 800a3ac:	e7eb      	b.n	800a386 <__swsetup_r+0x1e>
 800a3ae:	4b24      	ldr	r3, [pc, #144]	; (800a440 <__swsetup_r+0xd8>)
 800a3b0:	429c      	cmp	r4, r3
 800a3b2:	bf08      	it	eq
 800a3b4:	68ec      	ldreq	r4, [r5, #12]
 800a3b6:	e7e6      	b.n	800a386 <__swsetup_r+0x1e>
 800a3b8:	0758      	lsls	r0, r3, #29
 800a3ba:	d512      	bpl.n	800a3e2 <__swsetup_r+0x7a>
 800a3bc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a3be:	b141      	cbz	r1, 800a3d2 <__swsetup_r+0x6a>
 800a3c0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a3c4:	4299      	cmp	r1, r3
 800a3c6:	d002      	beq.n	800a3ce <__swsetup_r+0x66>
 800a3c8:	4630      	mov	r0, r6
 800a3ca:	f7ff fb5d 	bl	8009a88 <_free_r>
 800a3ce:	2300      	movs	r3, #0
 800a3d0:	6363      	str	r3, [r4, #52]	; 0x34
 800a3d2:	89a3      	ldrh	r3, [r4, #12]
 800a3d4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800a3d8:	81a3      	strh	r3, [r4, #12]
 800a3da:	2300      	movs	r3, #0
 800a3dc:	6063      	str	r3, [r4, #4]
 800a3de:	6923      	ldr	r3, [r4, #16]
 800a3e0:	6023      	str	r3, [r4, #0]
 800a3e2:	89a3      	ldrh	r3, [r4, #12]
 800a3e4:	f043 0308 	orr.w	r3, r3, #8
 800a3e8:	81a3      	strh	r3, [r4, #12]
 800a3ea:	6923      	ldr	r3, [r4, #16]
 800a3ec:	b94b      	cbnz	r3, 800a402 <__swsetup_r+0x9a>
 800a3ee:	89a3      	ldrh	r3, [r4, #12]
 800a3f0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800a3f4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a3f8:	d003      	beq.n	800a402 <__swsetup_r+0x9a>
 800a3fa:	4621      	mov	r1, r4
 800a3fc:	4630      	mov	r0, r6
 800a3fe:	f000 f957 	bl	800a6b0 <__smakebuf_r>
 800a402:	89a0      	ldrh	r0, [r4, #12]
 800a404:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a408:	f010 0301 	ands.w	r3, r0, #1
 800a40c:	d00a      	beq.n	800a424 <__swsetup_r+0xbc>
 800a40e:	2300      	movs	r3, #0
 800a410:	60a3      	str	r3, [r4, #8]
 800a412:	6963      	ldr	r3, [r4, #20]
 800a414:	425b      	negs	r3, r3
 800a416:	61a3      	str	r3, [r4, #24]
 800a418:	6923      	ldr	r3, [r4, #16]
 800a41a:	b943      	cbnz	r3, 800a42e <__swsetup_r+0xc6>
 800a41c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800a420:	d1ba      	bne.n	800a398 <__swsetup_r+0x30>
 800a422:	bd70      	pop	{r4, r5, r6, pc}
 800a424:	0781      	lsls	r1, r0, #30
 800a426:	bf58      	it	pl
 800a428:	6963      	ldrpl	r3, [r4, #20]
 800a42a:	60a3      	str	r3, [r4, #8]
 800a42c:	e7f4      	b.n	800a418 <__swsetup_r+0xb0>
 800a42e:	2000      	movs	r0, #0
 800a430:	e7f7      	b.n	800a422 <__swsetup_r+0xba>
 800a432:	bf00      	nop
 800a434:	2000000c 	.word	0x2000000c
 800a438:	0800abac 	.word	0x0800abac
 800a43c:	0800abcc 	.word	0x0800abcc
 800a440:	0800ab8c 	.word	0x0800ab8c

0800a444 <__assert_func>:
 800a444:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a446:	4614      	mov	r4, r2
 800a448:	461a      	mov	r2, r3
 800a44a:	4b09      	ldr	r3, [pc, #36]	; (800a470 <__assert_func+0x2c>)
 800a44c:	4605      	mov	r5, r0
 800a44e:	681b      	ldr	r3, [r3, #0]
 800a450:	68d8      	ldr	r0, [r3, #12]
 800a452:	b14c      	cbz	r4, 800a468 <__assert_func+0x24>
 800a454:	4b07      	ldr	r3, [pc, #28]	; (800a474 <__assert_func+0x30>)
 800a456:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a45a:	9100      	str	r1, [sp, #0]
 800a45c:	462b      	mov	r3, r5
 800a45e:	4906      	ldr	r1, [pc, #24]	; (800a478 <__assert_func+0x34>)
 800a460:	f000 f8dc 	bl	800a61c <fiprintf>
 800a464:	f000 f9cc 	bl	800a800 <abort>
 800a468:	4b04      	ldr	r3, [pc, #16]	; (800a47c <__assert_func+0x38>)
 800a46a:	461c      	mov	r4, r3
 800a46c:	e7f3      	b.n	800a456 <__assert_func+0x12>
 800a46e:	bf00      	nop
 800a470:	2000000c 	.word	0x2000000c
 800a474:	0800add5 	.word	0x0800add5
 800a478:	0800ade2 	.word	0x0800ade2
 800a47c:	0800ae10 	.word	0x0800ae10

0800a480 <_close_r>:
 800a480:	b538      	push	{r3, r4, r5, lr}
 800a482:	2300      	movs	r3, #0
 800a484:	4d05      	ldr	r5, [pc, #20]	; (800a49c <_close_r+0x1c>)
 800a486:	4604      	mov	r4, r0
 800a488:	4608      	mov	r0, r1
 800a48a:	602b      	str	r3, [r5, #0]
 800a48c:	f7f6 ff62 	bl	8001354 <_close>
 800a490:	1c43      	adds	r3, r0, #1
 800a492:	d102      	bne.n	800a49a <_close_r+0x1a>
 800a494:	682b      	ldr	r3, [r5, #0]
 800a496:	b103      	cbz	r3, 800a49a <_close_r+0x1a>
 800a498:	6023      	str	r3, [r4, #0]
 800a49a:	bd38      	pop	{r3, r4, r5, pc}
 800a49c:	20000218 	.word	0x20000218

0800a4a0 <__sflush_r>:
 800a4a0:	898a      	ldrh	r2, [r1, #12]
 800a4a2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a4a4:	4605      	mov	r5, r0
 800a4a6:	0710      	lsls	r0, r2, #28
 800a4a8:	460c      	mov	r4, r1
 800a4aa:	d457      	bmi.n	800a55c <__sflush_r+0xbc>
 800a4ac:	684b      	ldr	r3, [r1, #4]
 800a4ae:	2b00      	cmp	r3, #0
 800a4b0:	dc04      	bgt.n	800a4bc <__sflush_r+0x1c>
 800a4b2:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800a4b4:	2b00      	cmp	r3, #0
 800a4b6:	dc01      	bgt.n	800a4bc <__sflush_r+0x1c>
 800a4b8:	2000      	movs	r0, #0
 800a4ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a4bc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a4be:	2e00      	cmp	r6, #0
 800a4c0:	d0fa      	beq.n	800a4b8 <__sflush_r+0x18>
 800a4c2:	2300      	movs	r3, #0
 800a4c4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800a4c8:	682f      	ldr	r7, [r5, #0]
 800a4ca:	602b      	str	r3, [r5, #0]
 800a4cc:	d032      	beq.n	800a534 <__sflush_r+0x94>
 800a4ce:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800a4d0:	89a3      	ldrh	r3, [r4, #12]
 800a4d2:	075a      	lsls	r2, r3, #29
 800a4d4:	d505      	bpl.n	800a4e2 <__sflush_r+0x42>
 800a4d6:	6863      	ldr	r3, [r4, #4]
 800a4d8:	1ac0      	subs	r0, r0, r3
 800a4da:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a4dc:	b10b      	cbz	r3, 800a4e2 <__sflush_r+0x42>
 800a4de:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a4e0:	1ac0      	subs	r0, r0, r3
 800a4e2:	2300      	movs	r3, #0
 800a4e4:	4602      	mov	r2, r0
 800a4e6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a4e8:	4628      	mov	r0, r5
 800a4ea:	6a21      	ldr	r1, [r4, #32]
 800a4ec:	47b0      	blx	r6
 800a4ee:	1c43      	adds	r3, r0, #1
 800a4f0:	89a3      	ldrh	r3, [r4, #12]
 800a4f2:	d106      	bne.n	800a502 <__sflush_r+0x62>
 800a4f4:	6829      	ldr	r1, [r5, #0]
 800a4f6:	291d      	cmp	r1, #29
 800a4f8:	d82c      	bhi.n	800a554 <__sflush_r+0xb4>
 800a4fa:	4a29      	ldr	r2, [pc, #164]	; (800a5a0 <__sflush_r+0x100>)
 800a4fc:	40ca      	lsrs	r2, r1
 800a4fe:	07d6      	lsls	r6, r2, #31
 800a500:	d528      	bpl.n	800a554 <__sflush_r+0xb4>
 800a502:	2200      	movs	r2, #0
 800a504:	6062      	str	r2, [r4, #4]
 800a506:	6922      	ldr	r2, [r4, #16]
 800a508:	04d9      	lsls	r1, r3, #19
 800a50a:	6022      	str	r2, [r4, #0]
 800a50c:	d504      	bpl.n	800a518 <__sflush_r+0x78>
 800a50e:	1c42      	adds	r2, r0, #1
 800a510:	d101      	bne.n	800a516 <__sflush_r+0x76>
 800a512:	682b      	ldr	r3, [r5, #0]
 800a514:	b903      	cbnz	r3, 800a518 <__sflush_r+0x78>
 800a516:	6560      	str	r0, [r4, #84]	; 0x54
 800a518:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a51a:	602f      	str	r7, [r5, #0]
 800a51c:	2900      	cmp	r1, #0
 800a51e:	d0cb      	beq.n	800a4b8 <__sflush_r+0x18>
 800a520:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a524:	4299      	cmp	r1, r3
 800a526:	d002      	beq.n	800a52e <__sflush_r+0x8e>
 800a528:	4628      	mov	r0, r5
 800a52a:	f7ff faad 	bl	8009a88 <_free_r>
 800a52e:	2000      	movs	r0, #0
 800a530:	6360      	str	r0, [r4, #52]	; 0x34
 800a532:	e7c2      	b.n	800a4ba <__sflush_r+0x1a>
 800a534:	6a21      	ldr	r1, [r4, #32]
 800a536:	2301      	movs	r3, #1
 800a538:	4628      	mov	r0, r5
 800a53a:	47b0      	blx	r6
 800a53c:	1c41      	adds	r1, r0, #1
 800a53e:	d1c7      	bne.n	800a4d0 <__sflush_r+0x30>
 800a540:	682b      	ldr	r3, [r5, #0]
 800a542:	2b00      	cmp	r3, #0
 800a544:	d0c4      	beq.n	800a4d0 <__sflush_r+0x30>
 800a546:	2b1d      	cmp	r3, #29
 800a548:	d001      	beq.n	800a54e <__sflush_r+0xae>
 800a54a:	2b16      	cmp	r3, #22
 800a54c:	d101      	bne.n	800a552 <__sflush_r+0xb2>
 800a54e:	602f      	str	r7, [r5, #0]
 800a550:	e7b2      	b.n	800a4b8 <__sflush_r+0x18>
 800a552:	89a3      	ldrh	r3, [r4, #12]
 800a554:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a558:	81a3      	strh	r3, [r4, #12]
 800a55a:	e7ae      	b.n	800a4ba <__sflush_r+0x1a>
 800a55c:	690f      	ldr	r7, [r1, #16]
 800a55e:	2f00      	cmp	r7, #0
 800a560:	d0aa      	beq.n	800a4b8 <__sflush_r+0x18>
 800a562:	0793      	lsls	r3, r2, #30
 800a564:	bf18      	it	ne
 800a566:	2300      	movne	r3, #0
 800a568:	680e      	ldr	r6, [r1, #0]
 800a56a:	bf08      	it	eq
 800a56c:	694b      	ldreq	r3, [r1, #20]
 800a56e:	1bf6      	subs	r6, r6, r7
 800a570:	600f      	str	r7, [r1, #0]
 800a572:	608b      	str	r3, [r1, #8]
 800a574:	2e00      	cmp	r6, #0
 800a576:	dd9f      	ble.n	800a4b8 <__sflush_r+0x18>
 800a578:	4633      	mov	r3, r6
 800a57a:	463a      	mov	r2, r7
 800a57c:	4628      	mov	r0, r5
 800a57e:	6a21      	ldr	r1, [r4, #32]
 800a580:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 800a584:	47e0      	blx	ip
 800a586:	2800      	cmp	r0, #0
 800a588:	dc06      	bgt.n	800a598 <__sflush_r+0xf8>
 800a58a:	89a3      	ldrh	r3, [r4, #12]
 800a58c:	f04f 30ff 	mov.w	r0, #4294967295
 800a590:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a594:	81a3      	strh	r3, [r4, #12]
 800a596:	e790      	b.n	800a4ba <__sflush_r+0x1a>
 800a598:	4407      	add	r7, r0
 800a59a:	1a36      	subs	r6, r6, r0
 800a59c:	e7ea      	b.n	800a574 <__sflush_r+0xd4>
 800a59e:	bf00      	nop
 800a5a0:	20400001 	.word	0x20400001

0800a5a4 <_fflush_r>:
 800a5a4:	b538      	push	{r3, r4, r5, lr}
 800a5a6:	690b      	ldr	r3, [r1, #16]
 800a5a8:	4605      	mov	r5, r0
 800a5aa:	460c      	mov	r4, r1
 800a5ac:	b913      	cbnz	r3, 800a5b4 <_fflush_r+0x10>
 800a5ae:	2500      	movs	r5, #0
 800a5b0:	4628      	mov	r0, r5
 800a5b2:	bd38      	pop	{r3, r4, r5, pc}
 800a5b4:	b118      	cbz	r0, 800a5be <_fflush_r+0x1a>
 800a5b6:	6983      	ldr	r3, [r0, #24]
 800a5b8:	b90b      	cbnz	r3, 800a5be <_fflush_r+0x1a>
 800a5ba:	f7fe f957 	bl	800886c <__sinit>
 800a5be:	4b14      	ldr	r3, [pc, #80]	; (800a610 <_fflush_r+0x6c>)
 800a5c0:	429c      	cmp	r4, r3
 800a5c2:	d11b      	bne.n	800a5fc <_fflush_r+0x58>
 800a5c4:	686c      	ldr	r4, [r5, #4]
 800a5c6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a5ca:	2b00      	cmp	r3, #0
 800a5cc:	d0ef      	beq.n	800a5ae <_fflush_r+0xa>
 800a5ce:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800a5d0:	07d0      	lsls	r0, r2, #31
 800a5d2:	d404      	bmi.n	800a5de <_fflush_r+0x3a>
 800a5d4:	0599      	lsls	r1, r3, #22
 800a5d6:	d402      	bmi.n	800a5de <_fflush_r+0x3a>
 800a5d8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a5da:	f7fe fd50 	bl	800907e <__retarget_lock_acquire_recursive>
 800a5de:	4628      	mov	r0, r5
 800a5e0:	4621      	mov	r1, r4
 800a5e2:	f7ff ff5d 	bl	800a4a0 <__sflush_r>
 800a5e6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a5e8:	4605      	mov	r5, r0
 800a5ea:	07da      	lsls	r2, r3, #31
 800a5ec:	d4e0      	bmi.n	800a5b0 <_fflush_r+0xc>
 800a5ee:	89a3      	ldrh	r3, [r4, #12]
 800a5f0:	059b      	lsls	r3, r3, #22
 800a5f2:	d4dd      	bmi.n	800a5b0 <_fflush_r+0xc>
 800a5f4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a5f6:	f7fe fd43 	bl	8009080 <__retarget_lock_release_recursive>
 800a5fa:	e7d9      	b.n	800a5b0 <_fflush_r+0xc>
 800a5fc:	4b05      	ldr	r3, [pc, #20]	; (800a614 <_fflush_r+0x70>)
 800a5fe:	429c      	cmp	r4, r3
 800a600:	d101      	bne.n	800a606 <_fflush_r+0x62>
 800a602:	68ac      	ldr	r4, [r5, #8]
 800a604:	e7df      	b.n	800a5c6 <_fflush_r+0x22>
 800a606:	4b04      	ldr	r3, [pc, #16]	; (800a618 <_fflush_r+0x74>)
 800a608:	429c      	cmp	r4, r3
 800a60a:	bf08      	it	eq
 800a60c:	68ec      	ldreq	r4, [r5, #12]
 800a60e:	e7da      	b.n	800a5c6 <_fflush_r+0x22>
 800a610:	0800abac 	.word	0x0800abac
 800a614:	0800abcc 	.word	0x0800abcc
 800a618:	0800ab8c 	.word	0x0800ab8c

0800a61c <fiprintf>:
 800a61c:	b40e      	push	{r1, r2, r3}
 800a61e:	b503      	push	{r0, r1, lr}
 800a620:	4601      	mov	r1, r0
 800a622:	ab03      	add	r3, sp, #12
 800a624:	4805      	ldr	r0, [pc, #20]	; (800a63c <fiprintf+0x20>)
 800a626:	f853 2b04 	ldr.w	r2, [r3], #4
 800a62a:	6800      	ldr	r0, [r0, #0]
 800a62c:	9301      	str	r3, [sp, #4]
 800a62e:	f7ff fc8b 	bl	8009f48 <_vfiprintf_r>
 800a632:	b002      	add	sp, #8
 800a634:	f85d eb04 	ldr.w	lr, [sp], #4
 800a638:	b003      	add	sp, #12
 800a63a:	4770      	bx	lr
 800a63c:	2000000c 	.word	0x2000000c

0800a640 <_lseek_r>:
 800a640:	b538      	push	{r3, r4, r5, lr}
 800a642:	4604      	mov	r4, r0
 800a644:	4608      	mov	r0, r1
 800a646:	4611      	mov	r1, r2
 800a648:	2200      	movs	r2, #0
 800a64a:	4d05      	ldr	r5, [pc, #20]	; (800a660 <_lseek_r+0x20>)
 800a64c:	602a      	str	r2, [r5, #0]
 800a64e:	461a      	mov	r2, r3
 800a650:	f7f6 fea4 	bl	800139c <_lseek>
 800a654:	1c43      	adds	r3, r0, #1
 800a656:	d102      	bne.n	800a65e <_lseek_r+0x1e>
 800a658:	682b      	ldr	r3, [r5, #0]
 800a65a:	b103      	cbz	r3, 800a65e <_lseek_r+0x1e>
 800a65c:	6023      	str	r3, [r4, #0]
 800a65e:	bd38      	pop	{r3, r4, r5, pc}
 800a660:	20000218 	.word	0x20000218

0800a664 <__swhatbuf_r>:
 800a664:	b570      	push	{r4, r5, r6, lr}
 800a666:	460e      	mov	r6, r1
 800a668:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a66c:	4614      	mov	r4, r2
 800a66e:	2900      	cmp	r1, #0
 800a670:	461d      	mov	r5, r3
 800a672:	b096      	sub	sp, #88	; 0x58
 800a674:	da08      	bge.n	800a688 <__swhatbuf_r+0x24>
 800a676:	2200      	movs	r2, #0
 800a678:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800a67c:	602a      	str	r2, [r5, #0]
 800a67e:	061a      	lsls	r2, r3, #24
 800a680:	d410      	bmi.n	800a6a4 <__swhatbuf_r+0x40>
 800a682:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a686:	e00e      	b.n	800a6a6 <__swhatbuf_r+0x42>
 800a688:	466a      	mov	r2, sp
 800a68a:	f000 f8c1 	bl	800a810 <_fstat_r>
 800a68e:	2800      	cmp	r0, #0
 800a690:	dbf1      	blt.n	800a676 <__swhatbuf_r+0x12>
 800a692:	9a01      	ldr	r2, [sp, #4]
 800a694:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800a698:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800a69c:	425a      	negs	r2, r3
 800a69e:	415a      	adcs	r2, r3
 800a6a0:	602a      	str	r2, [r5, #0]
 800a6a2:	e7ee      	b.n	800a682 <__swhatbuf_r+0x1e>
 800a6a4:	2340      	movs	r3, #64	; 0x40
 800a6a6:	2000      	movs	r0, #0
 800a6a8:	6023      	str	r3, [r4, #0]
 800a6aa:	b016      	add	sp, #88	; 0x58
 800a6ac:	bd70      	pop	{r4, r5, r6, pc}
	...

0800a6b0 <__smakebuf_r>:
 800a6b0:	898b      	ldrh	r3, [r1, #12]
 800a6b2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a6b4:	079d      	lsls	r5, r3, #30
 800a6b6:	4606      	mov	r6, r0
 800a6b8:	460c      	mov	r4, r1
 800a6ba:	d507      	bpl.n	800a6cc <__smakebuf_r+0x1c>
 800a6bc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800a6c0:	6023      	str	r3, [r4, #0]
 800a6c2:	6123      	str	r3, [r4, #16]
 800a6c4:	2301      	movs	r3, #1
 800a6c6:	6163      	str	r3, [r4, #20]
 800a6c8:	b002      	add	sp, #8
 800a6ca:	bd70      	pop	{r4, r5, r6, pc}
 800a6cc:	466a      	mov	r2, sp
 800a6ce:	ab01      	add	r3, sp, #4
 800a6d0:	f7ff ffc8 	bl	800a664 <__swhatbuf_r>
 800a6d4:	9900      	ldr	r1, [sp, #0]
 800a6d6:	4605      	mov	r5, r0
 800a6d8:	4630      	mov	r0, r6
 800a6da:	f7ff fa3d 	bl	8009b58 <_malloc_r>
 800a6de:	b948      	cbnz	r0, 800a6f4 <__smakebuf_r+0x44>
 800a6e0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a6e4:	059a      	lsls	r2, r3, #22
 800a6e6:	d4ef      	bmi.n	800a6c8 <__smakebuf_r+0x18>
 800a6e8:	f023 0303 	bic.w	r3, r3, #3
 800a6ec:	f043 0302 	orr.w	r3, r3, #2
 800a6f0:	81a3      	strh	r3, [r4, #12]
 800a6f2:	e7e3      	b.n	800a6bc <__smakebuf_r+0xc>
 800a6f4:	4b0d      	ldr	r3, [pc, #52]	; (800a72c <__smakebuf_r+0x7c>)
 800a6f6:	62b3      	str	r3, [r6, #40]	; 0x28
 800a6f8:	89a3      	ldrh	r3, [r4, #12]
 800a6fa:	6020      	str	r0, [r4, #0]
 800a6fc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a700:	81a3      	strh	r3, [r4, #12]
 800a702:	9b00      	ldr	r3, [sp, #0]
 800a704:	6120      	str	r0, [r4, #16]
 800a706:	6163      	str	r3, [r4, #20]
 800a708:	9b01      	ldr	r3, [sp, #4]
 800a70a:	b15b      	cbz	r3, 800a724 <__smakebuf_r+0x74>
 800a70c:	4630      	mov	r0, r6
 800a70e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a712:	f000 f88f 	bl	800a834 <_isatty_r>
 800a716:	b128      	cbz	r0, 800a724 <__smakebuf_r+0x74>
 800a718:	89a3      	ldrh	r3, [r4, #12]
 800a71a:	f023 0303 	bic.w	r3, r3, #3
 800a71e:	f043 0301 	orr.w	r3, r3, #1
 800a722:	81a3      	strh	r3, [r4, #12]
 800a724:	89a0      	ldrh	r0, [r4, #12]
 800a726:	4305      	orrs	r5, r0
 800a728:	81a5      	strh	r5, [r4, #12]
 800a72a:	e7cd      	b.n	800a6c8 <__smakebuf_r+0x18>
 800a72c:	08008805 	.word	0x08008805

0800a730 <memmove>:
 800a730:	4288      	cmp	r0, r1
 800a732:	b510      	push	{r4, lr}
 800a734:	eb01 0402 	add.w	r4, r1, r2
 800a738:	d902      	bls.n	800a740 <memmove+0x10>
 800a73a:	4284      	cmp	r4, r0
 800a73c:	4623      	mov	r3, r4
 800a73e:	d807      	bhi.n	800a750 <memmove+0x20>
 800a740:	1e43      	subs	r3, r0, #1
 800a742:	42a1      	cmp	r1, r4
 800a744:	d008      	beq.n	800a758 <memmove+0x28>
 800a746:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a74a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a74e:	e7f8      	b.n	800a742 <memmove+0x12>
 800a750:	4601      	mov	r1, r0
 800a752:	4402      	add	r2, r0
 800a754:	428a      	cmp	r2, r1
 800a756:	d100      	bne.n	800a75a <memmove+0x2a>
 800a758:	bd10      	pop	{r4, pc}
 800a75a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a75e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a762:	e7f7      	b.n	800a754 <memmove+0x24>

0800a764 <__malloc_lock>:
 800a764:	4801      	ldr	r0, [pc, #4]	; (800a76c <__malloc_lock+0x8>)
 800a766:	f7fe bc8a 	b.w	800907e <__retarget_lock_acquire_recursive>
 800a76a:	bf00      	nop
 800a76c:	2000020c 	.word	0x2000020c

0800a770 <__malloc_unlock>:
 800a770:	4801      	ldr	r0, [pc, #4]	; (800a778 <__malloc_unlock+0x8>)
 800a772:	f7fe bc85 	b.w	8009080 <__retarget_lock_release_recursive>
 800a776:	bf00      	nop
 800a778:	2000020c 	.word	0x2000020c

0800a77c <_realloc_r>:
 800a77c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a780:	4680      	mov	r8, r0
 800a782:	4614      	mov	r4, r2
 800a784:	460e      	mov	r6, r1
 800a786:	b921      	cbnz	r1, 800a792 <_realloc_r+0x16>
 800a788:	4611      	mov	r1, r2
 800a78a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a78e:	f7ff b9e3 	b.w	8009b58 <_malloc_r>
 800a792:	b92a      	cbnz	r2, 800a7a0 <_realloc_r+0x24>
 800a794:	f7ff f978 	bl	8009a88 <_free_r>
 800a798:	4625      	mov	r5, r4
 800a79a:	4628      	mov	r0, r5
 800a79c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a7a0:	f000 f858 	bl	800a854 <_malloc_usable_size_r>
 800a7a4:	4284      	cmp	r4, r0
 800a7a6:	4607      	mov	r7, r0
 800a7a8:	d802      	bhi.n	800a7b0 <_realloc_r+0x34>
 800a7aa:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800a7ae:	d812      	bhi.n	800a7d6 <_realloc_r+0x5a>
 800a7b0:	4621      	mov	r1, r4
 800a7b2:	4640      	mov	r0, r8
 800a7b4:	f7ff f9d0 	bl	8009b58 <_malloc_r>
 800a7b8:	4605      	mov	r5, r0
 800a7ba:	2800      	cmp	r0, #0
 800a7bc:	d0ed      	beq.n	800a79a <_realloc_r+0x1e>
 800a7be:	42bc      	cmp	r4, r7
 800a7c0:	4622      	mov	r2, r4
 800a7c2:	4631      	mov	r1, r6
 800a7c4:	bf28      	it	cs
 800a7c6:	463a      	movcs	r2, r7
 800a7c8:	f7fe fc84 	bl	80090d4 <memcpy>
 800a7cc:	4631      	mov	r1, r6
 800a7ce:	4640      	mov	r0, r8
 800a7d0:	f7ff f95a 	bl	8009a88 <_free_r>
 800a7d4:	e7e1      	b.n	800a79a <_realloc_r+0x1e>
 800a7d6:	4635      	mov	r5, r6
 800a7d8:	e7df      	b.n	800a79a <_realloc_r+0x1e>
	...

0800a7dc <_read_r>:
 800a7dc:	b538      	push	{r3, r4, r5, lr}
 800a7de:	4604      	mov	r4, r0
 800a7e0:	4608      	mov	r0, r1
 800a7e2:	4611      	mov	r1, r2
 800a7e4:	2200      	movs	r2, #0
 800a7e6:	4d05      	ldr	r5, [pc, #20]	; (800a7fc <_read_r+0x20>)
 800a7e8:	602a      	str	r2, [r5, #0]
 800a7ea:	461a      	mov	r2, r3
 800a7ec:	f7f6 fd79 	bl	80012e2 <_read>
 800a7f0:	1c43      	adds	r3, r0, #1
 800a7f2:	d102      	bne.n	800a7fa <_read_r+0x1e>
 800a7f4:	682b      	ldr	r3, [r5, #0]
 800a7f6:	b103      	cbz	r3, 800a7fa <_read_r+0x1e>
 800a7f8:	6023      	str	r3, [r4, #0]
 800a7fa:	bd38      	pop	{r3, r4, r5, pc}
 800a7fc:	20000218 	.word	0x20000218

0800a800 <abort>:
 800a800:	2006      	movs	r0, #6
 800a802:	b508      	push	{r3, lr}
 800a804:	f000 f856 	bl	800a8b4 <raise>
 800a808:	2001      	movs	r0, #1
 800a80a:	f7f6 fd60 	bl	80012ce <_exit>
	...

0800a810 <_fstat_r>:
 800a810:	b538      	push	{r3, r4, r5, lr}
 800a812:	2300      	movs	r3, #0
 800a814:	4d06      	ldr	r5, [pc, #24]	; (800a830 <_fstat_r+0x20>)
 800a816:	4604      	mov	r4, r0
 800a818:	4608      	mov	r0, r1
 800a81a:	4611      	mov	r1, r2
 800a81c:	602b      	str	r3, [r5, #0]
 800a81e:	f7f6 fda4 	bl	800136a <_fstat>
 800a822:	1c43      	adds	r3, r0, #1
 800a824:	d102      	bne.n	800a82c <_fstat_r+0x1c>
 800a826:	682b      	ldr	r3, [r5, #0]
 800a828:	b103      	cbz	r3, 800a82c <_fstat_r+0x1c>
 800a82a:	6023      	str	r3, [r4, #0]
 800a82c:	bd38      	pop	{r3, r4, r5, pc}
 800a82e:	bf00      	nop
 800a830:	20000218 	.word	0x20000218

0800a834 <_isatty_r>:
 800a834:	b538      	push	{r3, r4, r5, lr}
 800a836:	2300      	movs	r3, #0
 800a838:	4d05      	ldr	r5, [pc, #20]	; (800a850 <_isatty_r+0x1c>)
 800a83a:	4604      	mov	r4, r0
 800a83c:	4608      	mov	r0, r1
 800a83e:	602b      	str	r3, [r5, #0]
 800a840:	f7f6 fda2 	bl	8001388 <_isatty>
 800a844:	1c43      	adds	r3, r0, #1
 800a846:	d102      	bne.n	800a84e <_isatty_r+0x1a>
 800a848:	682b      	ldr	r3, [r5, #0]
 800a84a:	b103      	cbz	r3, 800a84e <_isatty_r+0x1a>
 800a84c:	6023      	str	r3, [r4, #0]
 800a84e:	bd38      	pop	{r3, r4, r5, pc}
 800a850:	20000218 	.word	0x20000218

0800a854 <_malloc_usable_size_r>:
 800a854:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a858:	1f18      	subs	r0, r3, #4
 800a85a:	2b00      	cmp	r3, #0
 800a85c:	bfbc      	itt	lt
 800a85e:	580b      	ldrlt	r3, [r1, r0]
 800a860:	18c0      	addlt	r0, r0, r3
 800a862:	4770      	bx	lr

0800a864 <_raise_r>:
 800a864:	291f      	cmp	r1, #31
 800a866:	b538      	push	{r3, r4, r5, lr}
 800a868:	4604      	mov	r4, r0
 800a86a:	460d      	mov	r5, r1
 800a86c:	d904      	bls.n	800a878 <_raise_r+0x14>
 800a86e:	2316      	movs	r3, #22
 800a870:	6003      	str	r3, [r0, #0]
 800a872:	f04f 30ff 	mov.w	r0, #4294967295
 800a876:	bd38      	pop	{r3, r4, r5, pc}
 800a878:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800a87a:	b112      	cbz	r2, 800a882 <_raise_r+0x1e>
 800a87c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a880:	b94b      	cbnz	r3, 800a896 <_raise_r+0x32>
 800a882:	4620      	mov	r0, r4
 800a884:	f000 f830 	bl	800a8e8 <_getpid_r>
 800a888:	462a      	mov	r2, r5
 800a88a:	4601      	mov	r1, r0
 800a88c:	4620      	mov	r0, r4
 800a88e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a892:	f000 b817 	b.w	800a8c4 <_kill_r>
 800a896:	2b01      	cmp	r3, #1
 800a898:	d00a      	beq.n	800a8b0 <_raise_r+0x4c>
 800a89a:	1c59      	adds	r1, r3, #1
 800a89c:	d103      	bne.n	800a8a6 <_raise_r+0x42>
 800a89e:	2316      	movs	r3, #22
 800a8a0:	6003      	str	r3, [r0, #0]
 800a8a2:	2001      	movs	r0, #1
 800a8a4:	e7e7      	b.n	800a876 <_raise_r+0x12>
 800a8a6:	2400      	movs	r4, #0
 800a8a8:	4628      	mov	r0, r5
 800a8aa:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800a8ae:	4798      	blx	r3
 800a8b0:	2000      	movs	r0, #0
 800a8b2:	e7e0      	b.n	800a876 <_raise_r+0x12>

0800a8b4 <raise>:
 800a8b4:	4b02      	ldr	r3, [pc, #8]	; (800a8c0 <raise+0xc>)
 800a8b6:	4601      	mov	r1, r0
 800a8b8:	6818      	ldr	r0, [r3, #0]
 800a8ba:	f7ff bfd3 	b.w	800a864 <_raise_r>
 800a8be:	bf00      	nop
 800a8c0:	2000000c 	.word	0x2000000c

0800a8c4 <_kill_r>:
 800a8c4:	b538      	push	{r3, r4, r5, lr}
 800a8c6:	2300      	movs	r3, #0
 800a8c8:	4d06      	ldr	r5, [pc, #24]	; (800a8e4 <_kill_r+0x20>)
 800a8ca:	4604      	mov	r4, r0
 800a8cc:	4608      	mov	r0, r1
 800a8ce:	4611      	mov	r1, r2
 800a8d0:	602b      	str	r3, [r5, #0]
 800a8d2:	f7f6 fcec 	bl	80012ae <_kill>
 800a8d6:	1c43      	adds	r3, r0, #1
 800a8d8:	d102      	bne.n	800a8e0 <_kill_r+0x1c>
 800a8da:	682b      	ldr	r3, [r5, #0]
 800a8dc:	b103      	cbz	r3, 800a8e0 <_kill_r+0x1c>
 800a8de:	6023      	str	r3, [r4, #0]
 800a8e0:	bd38      	pop	{r3, r4, r5, pc}
 800a8e2:	bf00      	nop
 800a8e4:	20000218 	.word	0x20000218

0800a8e8 <_getpid_r>:
 800a8e8:	f7f6 bcda 	b.w	80012a0 <_getpid>

0800a8ec <_init>:
 800a8ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a8ee:	bf00      	nop
 800a8f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a8f2:	bc08      	pop	{r3}
 800a8f4:	469e      	mov	lr, r3
 800a8f6:	4770      	bx	lr

0800a8f8 <_fini>:
 800a8f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a8fa:	bf00      	nop
 800a8fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a8fe:	bc08      	pop	{r3}
 800a900:	469e      	mov	lr, r3
 800a902:	4770      	bx	lr
