Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date              : Tue Mar  5 23:07:00 2019
| Host              : dyn14 running 64-bit Ubuntu 18.04.2 LTS
| Command           : report_timing_summary -max_paths 10 -file fpga_timing_summary_routed.rpt -pb fpga_timing_summary_routed.pb -rpx fpga_timing_summary_routed.rpx -warn_on_violation
| Design            : fpga
| Device            : xcku035-fbva676
| Speed File        : -2  PRODUCTION 1.25 10-29-2018
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.003       -0.003                      1                79672        0.030        0.000                      0                79672        0.255        0.000                       0                 29691  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)           Period(ns)      Frequency(MHz)
-----                     ------------           ----------      --------------
clk_100mhz                {0.000 5.000}          10.000          100.000         
  clk_125mhz_mmcm_out     {0.000 4.000}          8.000           125.000         
  clk_200mhzmhz_mmcm_out  {0.000 2.500}          5.000           200.000         
sfp_mgt_refclk            {0.000 3.103}          6.206           161.134         
  qpll0outclk_out[0]      {0.000 0.097}          0.194           5156.301        
    rxoutclk_out[0]       {0.000 1.600}          3.200           312.503         
      gt_rxusrclk2_0      {0.000 3.200}          6.400           156.252         
    rxoutclk_out[1]       {0.000 1.600}          3.200           312.503         
      gt_rxusrclk2_1      {0.000 3.200}          6.400           156.252         
    txoutclk_out[0]       {0.000 1.600}          3.200           312.503         
      clk_156mhz_int      {0.000 3.200}          6.400           156.252         
  qpll0outrefclk_out[0]   {0.000 3.103}          6.206           161.134         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100mhz                                                                                                                                                                  2.000        0.000                       0                     3  
  clk_125mhz_mmcm_out           6.025        0.000                      0                  318        0.039        0.000                      0                  318        3.725        0.000                       0                   204  
  clk_200mhzmhz_mmcm_out       -0.003       -0.003                      1                72661        0.030        0.000                      0                72661        1.520        0.000                       0                 26718  
    rxoutclk_out[0]                                                                                                                                                         0.410        0.000                       0                     4  
      gt_rxusrclk2_0            1.229        0.000                      0                 1218        0.034        0.000                      0                 1218        0.585        0.000                       0                   736  
    rxoutclk_out[1]                                                                                                                                                         0.426        0.000                       0                     4  
      gt_rxusrclk2_1            1.587        0.000                      0                 1214        0.034        0.000                      0                 1214        0.568        0.000                       0                   731  
    txoutclk_out[0]                                                                                                                                                         0.255        0.000                       0                     5  
      clk_156mhz_int            1.368        0.000                      0                 2519        0.035        0.000                      0                 2519        0.304        0.000                       0                  1286  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group              From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              ----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**       clk_156mhz_int          clk_156mhz_int                4.915        0.000                      0                    7        0.163        0.000                      0                    7  
**async_default**       clk_200mhzmhz_mmcm_out  clk_200mhzmhz_mmcm_out        1.084        0.000                      0                 1721        0.190        0.000                      0                 1721  
**async_default**       gt_rxusrclk2_0          gt_rxusrclk2_0                4.486        0.000                      0                    7        0.243        0.000                      0                    7  
**async_default**       gt_rxusrclk2_0          gt_rxusrclk2_1                5.003        0.000                      0                    4        0.098        0.000                      0                    4  
**async_default**       gt_rxusrclk2_1          gt_rxusrclk2_1                4.169        0.000                      0                    3        0.900        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100mhz
  To Clock:  clk_100mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCE/I           n/a            1.379         10.000      8.621      BUFGCE_X0Y50     clk_100mhz_ibufg_BUFGCE_inst/I
Min Period        n/a     MMCME3_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCME3_ADV_X0Y1  clk_mmcm_inst/CLKIN1
Min Period        n/a     MMCME3_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCME3_ADV_X0Y2  clk_mmcm_inst2/CLKIN1
Low Pulse Width   Fast    MMCME3_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCME3_ADV_X0Y1  clk_mmcm_inst/CLKIN1
Low Pulse Width   Fast    MMCME3_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCME3_ADV_X0Y2  clk_mmcm_inst2/CLKIN1
Low Pulse Width   Slow    MMCME3_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCME3_ADV_X0Y1  clk_mmcm_inst/CLKIN1
Low Pulse Width   Slow    MMCME3_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCME3_ADV_X0Y2  clk_mmcm_inst2/CLKIN1
High Pulse Width  Slow    MMCME3_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCME3_ADV_X0Y1  clk_mmcm_inst/CLKIN1
High Pulse Width  Slow    MMCME3_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCME3_ADV_X0Y2  clk_mmcm_inst2/CLKIN1
High Pulse Width  Fast    MMCME3_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCME3_ADV_X0Y1  clk_mmcm_inst/CLKIN1
High Pulse Width  Fast    MMCME3_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCME3_ADV_X0Y2  clk_mmcm_inst2/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_mmcm_out
  To Clock:  clk_125mhz_mmcm_out

Setup :            0  Failing Endpoints,  Worst Slack        6.025ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.025ns  (required time - arrival time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_sat_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        1.845ns  (logic 0.682ns (36.965%)  route 1.163ns (63.035%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.048ns = ( 14.048 - 8.000 ) 
    Source Clock Delay      (SCD):    6.349ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.938ns (routing 1.636ns, distribution 1.302ns)
  Clock Net Delay (Destination): 2.645ns (routing 1.503ns, distribution 1.142ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.727     3.122    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.891 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.437     3.328    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.411 r  clk_125mhz_bufg_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=202, routed)         2.938     6.349    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X97Y212        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y212        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     6.463 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[2]/Q
                         net (fo=6, routed)           0.226     6.689    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg__0[2]
    SLICE_X97Y212        LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.204     6.893 f  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr[9]_i_5/O
                         net (fo=1, routed)           0.308     7.201    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr[9]_i_5_n_0
    SLICE_X98Y212        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.189     7.390 f  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr[9]_i_3/O
                         net (fo=11, routed)          0.602     7.992    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sel
    SLICE_X98Y209        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.175     8.167 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_sat_i_1/O
                         net (fo=1, routed)           0.027     8.194    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_sat_i_1_n_0
    SLICE_X98Y209        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_sat_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     8.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     8.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     9.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.564    10.621    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    10.956 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.372    11.328    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.403 r  clk_125mhz_bufg_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=202, routed)         2.645    14.048    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X98Y209        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_sat_reg/C
                         clock pessimism              0.184    14.232    
                         clock uncertainty           -0.071    14.160    
    SLICE_X98Y209        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059    14.219    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_sat_reg
  -------------------------------------------------------------------
                         required time                         14.219    
                         arrival time                          -8.194    
  -------------------------------------------------------------------
                         slack                                  6.025    

Slack (MET) :             6.084ns  (required time - arrival time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_sat_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        1.708ns  (logic 0.623ns (36.475%)  route 1.085ns (63.525%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.040ns = ( 14.040 - 8.000 ) 
    Source Clock Delay      (SCD):    6.379ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.968ns (routing 1.636ns, distribution 1.332ns)
  Clock Net Delay (Destination): 2.637ns (routing 1.503ns, distribution 1.134ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.727     3.122    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.891 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.437     3.328    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.411 r  clk_125mhz_bufg_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=202, routed)         2.968     6.379    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X98Y205        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_sat_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y205        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     6.493 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_sat_reg/Q
                         net (fo=5, routed)           0.239     6.732    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_sat
    SLICE_X98Y205        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.132     6.864 f  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx[2]_i_7/O
                         net (fo=5, routed)           0.354     7.218    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/FSM_sequential_sm_reset_rx_reg[0]_2
    SLICE_X99Y206        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.189     7.407 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/FSM_sequential_sm_reset_rx[2]_i_3/O
                         net (fo=1, routed)           0.263     7.670    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/FSM_sequential_sm_reset_rx[2]_i_3_n_0
    SLICE_X99Y206        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.188     7.858 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/FSM_sequential_sm_reset_rx[2]_i_1/O
                         net (fo=3, routed)           0.229     8.087    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst_n_2
    SLICE_X98Y206        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     8.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     8.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     9.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.564    10.621    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    10.956 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.372    11.328    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.403 r  clk_125mhz_bufg_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=202, routed)         2.637    14.040    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X98Y206        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[1]/C
                         clock pessimism              0.251    14.291    
                         clock uncertainty           -0.071    14.219    
    SLICE_X98Y206        FDRE (Setup_CFF2_SLICEL_C_CE)
                                                     -0.048    14.171    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[1]
  -------------------------------------------------------------------
                         required time                         14.171    
                         arrival time                          -8.087    
  -------------------------------------------------------------------
                         slack                                  6.084    

Slack (MET) :             6.089ns  (required time - arrival time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_sat_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        1.704ns  (logic 0.623ns (36.561%)  route 1.081ns (63.439%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.040ns = ( 14.040 - 8.000 ) 
    Source Clock Delay      (SCD):    6.379ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.968ns (routing 1.636ns, distribution 1.332ns)
  Clock Net Delay (Destination): 2.637ns (routing 1.503ns, distribution 1.134ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.727     3.122    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.891 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.437     3.328    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.411 r  clk_125mhz_bufg_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=202, routed)         2.968     6.379    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X98Y205        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_sat_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y205        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     6.493 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_sat_reg/Q
                         net (fo=5, routed)           0.239     6.732    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_sat
    SLICE_X98Y205        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.132     6.864 f  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx[2]_i_7/O
                         net (fo=5, routed)           0.354     7.218    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/FSM_sequential_sm_reset_rx_reg[0]_2
    SLICE_X99Y206        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.189     7.407 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/FSM_sequential_sm_reset_rx[2]_i_3/O
                         net (fo=1, routed)           0.263     7.670    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/FSM_sequential_sm_reset_rx[2]_i_3_n_0
    SLICE_X99Y206        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.188     7.858 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/FSM_sequential_sm_reset_rx[2]_i_1/O
                         net (fo=3, routed)           0.225     8.083    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst_n_2
    SLICE_X98Y206        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     8.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     8.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     9.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.564    10.621    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    10.956 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.372    11.328    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.403 r  clk_125mhz_bufg_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=202, routed)         2.637    14.040    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X98Y206        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[0]/C
                         clock pessimism              0.251    14.291    
                         clock uncertainty           -0.071    14.219    
    SLICE_X98Y206        FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.047    14.172    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[0]
  -------------------------------------------------------------------
                         required time                         14.172    
                         arrival time                          -8.083    
  -------------------------------------------------------------------
                         slack                                  6.089    

Slack (MET) :             6.089ns  (required time - arrival time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_sat_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        1.704ns  (logic 0.623ns (36.561%)  route 1.081ns (63.439%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.040ns = ( 14.040 - 8.000 ) 
    Source Clock Delay      (SCD):    6.379ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.968ns (routing 1.636ns, distribution 1.332ns)
  Clock Net Delay (Destination): 2.637ns (routing 1.503ns, distribution 1.134ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.727     3.122    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.891 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.437     3.328    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.411 r  clk_125mhz_bufg_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=202, routed)         2.968     6.379    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X98Y205        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_sat_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y205        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     6.493 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_sat_reg/Q
                         net (fo=5, routed)           0.239     6.732    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_sat
    SLICE_X98Y205        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.132     6.864 f  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx[2]_i_7/O
                         net (fo=5, routed)           0.354     7.218    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/FSM_sequential_sm_reset_rx_reg[0]_2
    SLICE_X99Y206        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.189     7.407 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/FSM_sequential_sm_reset_rx[2]_i_3/O
                         net (fo=1, routed)           0.263     7.670    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/FSM_sequential_sm_reset_rx[2]_i_3_n_0
    SLICE_X99Y206        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.188     7.858 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/FSM_sequential_sm_reset_rx[2]_i_1/O
                         net (fo=3, routed)           0.225     8.083    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst_n_2
    SLICE_X98Y206        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     8.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     8.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     9.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.564    10.621    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    10.956 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.372    11.328    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.403 r  clk_125mhz_bufg_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=202, routed)         2.637    14.040    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X98Y206        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[2]/C
                         clock pessimism              0.251    14.291    
                         clock uncertainty           -0.071    14.219    
    SLICE_X98Y206        FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.047    14.172    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[2]
  -------------------------------------------------------------------
                         required time                         14.172    
                         arrival time                          -8.083    
  -------------------------------------------------------------------
                         slack                                  6.089    

Slack (MET) :             6.137ns  (required time - arrival time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        1.624ns  (logic 0.507ns (31.219%)  route 1.117ns (68.781%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.046ns = ( 14.046 - 8.000 ) 
    Source Clock Delay      (SCD):    6.349ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.938ns (routing 1.636ns, distribution 1.302ns)
  Clock Net Delay (Destination): 2.643ns (routing 1.503ns, distribution 1.140ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.727     3.122    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.891 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.437     3.328    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.411 r  clk_125mhz_bufg_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=202, routed)         2.938     6.349    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X97Y212        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y212        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     6.463 f  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[2]/Q
                         net (fo=6, routed)           0.226     6.689    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg__0[2]
    SLICE_X97Y212        LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.204     6.893 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr[9]_i_5/O
                         net (fo=1, routed)           0.308     7.201    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr[9]_i_5_n_0
    SLICE_X98Y212        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.189     7.390 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr[9]_i_3/O
                         net (fo=11, routed)          0.583     7.973    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sel
    SLICE_X98Y211        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     8.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     8.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     9.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.564    10.621    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    10.956 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.372    11.328    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.403 r  clk_125mhz_bufg_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=202, routed)         2.643    14.046    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X98Y211        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[4]/C
                         clock pessimism              0.184    14.230    
                         clock uncertainty           -0.071    14.158    
    SLICE_X98Y211        FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.048    14.110    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[4]
  -------------------------------------------------------------------
                         required time                         14.110    
                         arrival time                          -7.973    
  -------------------------------------------------------------------
                         slack                                  6.137    

Slack (MET) :             6.142ns  (required time - arrival time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        1.620ns  (logic 0.507ns (31.296%)  route 1.113ns (68.704%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.046ns = ( 14.046 - 8.000 ) 
    Source Clock Delay      (SCD):    6.349ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.938ns (routing 1.636ns, distribution 1.302ns)
  Clock Net Delay (Destination): 2.643ns (routing 1.503ns, distribution 1.140ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.727     3.122    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.891 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.437     3.328    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.411 r  clk_125mhz_bufg_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=202, routed)         2.938     6.349    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X97Y212        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y212        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     6.463 f  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[2]/Q
                         net (fo=6, routed)           0.226     6.689    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg__0[2]
    SLICE_X97Y212        LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.204     6.893 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr[9]_i_5/O
                         net (fo=1, routed)           0.308     7.201    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr[9]_i_5_n_0
    SLICE_X98Y212        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.189     7.390 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr[9]_i_3/O
                         net (fo=11, routed)          0.579     7.969    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sel
    SLICE_X98Y211        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     8.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     8.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     9.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.564    10.621    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    10.956 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.372    11.328    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.403 r  clk_125mhz_bufg_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=202, routed)         2.643    14.046    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X98Y211        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[3]/C
                         clock pessimism              0.184    14.230    
                         clock uncertainty           -0.071    14.158    
    SLICE_X98Y211        FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.047    14.111    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[3]
  -------------------------------------------------------------------
                         required time                         14.111    
                         arrival time                          -7.969    
  -------------------------------------------------------------------
                         slack                                  6.142    

Slack (MET) :             6.162ns  (required time - arrival time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        1.596ns  (logic 0.436ns (27.318%)  route 1.160ns (72.682%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.047ns = ( 14.047 - 8.000 ) 
    Source Clock Delay      (SCD):    6.351ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.940ns (routing 1.636ns, distribution 1.304ns)
  Clock Net Delay (Destination): 2.644ns (routing 1.503ns, distribution 1.141ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.727     3.122    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.891 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.437     3.328    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.411 r  clk_125mhz_bufg_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=202, routed)         2.940     6.351    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X97Y209        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y209        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     6.465 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/Q
                         net (fo=4, routed)           0.296     6.761    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg_n_0
    SLICE_X99Y214        LUT3 (Prop_G5LUT_SLICEL_I2_O)
                                                      0.134     6.895 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all[2]_i_4/O
                         net (fo=1, routed)           0.410     7.305    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtpowergood_inst/FSM_sequential_sm_reset_all_reg[0]_0
    SLICE_X99Y213        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.188     7.493 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtpowergood_inst/FSM_sequential_sm_reset_all[2]_i_1/O
                         net (fo=3, routed)           0.454     7.947    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtpowergood_inst_n_0
    SLICE_X99Y214        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     8.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     8.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     9.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.564    10.621    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    10.956 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.372    11.328    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.403 r  clk_125mhz_bufg_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=202, routed)         2.644    14.047    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X99Y214        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[2]/C
                         clock pessimism              0.184    14.231    
                         clock uncertainty           -0.071    14.159    
    SLICE_X99Y214        FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.050    14.109    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[2]
  -------------------------------------------------------------------
                         required time                         14.109    
                         arrival time                          -7.947    
  -------------------------------------------------------------------
                         slack                                  6.162    

Slack (MET) :             6.169ns  (required time - arrival time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        1.592ns  (logic 0.436ns (27.387%)  route 1.156ns (72.613%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.047ns = ( 14.047 - 8.000 ) 
    Source Clock Delay      (SCD):    6.351ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.940ns (routing 1.636ns, distribution 1.304ns)
  Clock Net Delay (Destination): 2.644ns (routing 1.503ns, distribution 1.141ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.727     3.122    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.891 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.437     3.328    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.411 r  clk_125mhz_bufg_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=202, routed)         2.940     6.351    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X97Y209        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y209        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     6.465 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/Q
                         net (fo=4, routed)           0.296     6.761    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg_n_0
    SLICE_X99Y214        LUT3 (Prop_G5LUT_SLICEL_I2_O)
                                                      0.134     6.895 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all[2]_i_4/O
                         net (fo=1, routed)           0.410     7.305    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtpowergood_inst/FSM_sequential_sm_reset_all_reg[0]_0
    SLICE_X99Y213        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.188     7.493 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtpowergood_inst/FSM_sequential_sm_reset_all[2]_i_1/O
                         net (fo=3, routed)           0.450     7.943    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtpowergood_inst_n_0
    SLICE_X99Y214        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     8.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     8.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     9.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.564    10.621    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    10.956 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.372    11.328    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.403 r  clk_125mhz_bufg_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=202, routed)         2.644    14.047    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X99Y214        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[0]/C
                         clock pessimism              0.184    14.231    
                         clock uncertainty           -0.071    14.159    
    SLICE_X99Y214        FDRE (Setup_FFF_SLICEL_C_CE)
                                                     -0.047    14.112    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[0]
  -------------------------------------------------------------------
                         required time                         14.112    
                         arrival time                          -7.943    
  -------------------------------------------------------------------
                         slack                                  6.169    

Slack (MET) :             6.169ns  (required time - arrival time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        1.592ns  (logic 0.436ns (27.387%)  route 1.156ns (72.613%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.047ns = ( 14.047 - 8.000 ) 
    Source Clock Delay      (SCD):    6.351ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.940ns (routing 1.636ns, distribution 1.304ns)
  Clock Net Delay (Destination): 2.644ns (routing 1.503ns, distribution 1.141ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.727     3.122    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.891 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.437     3.328    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.411 r  clk_125mhz_bufg_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=202, routed)         2.940     6.351    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X97Y209        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y209        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     6.465 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/Q
                         net (fo=4, routed)           0.296     6.761    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg_n_0
    SLICE_X99Y214        LUT3 (Prop_G5LUT_SLICEL_I2_O)
                                                      0.134     6.895 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all[2]_i_4/O
                         net (fo=1, routed)           0.410     7.305    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtpowergood_inst/FSM_sequential_sm_reset_all_reg[0]_0
    SLICE_X99Y213        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.188     7.493 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtpowergood_inst/FSM_sequential_sm_reset_all[2]_i_1/O
                         net (fo=3, routed)           0.450     7.943    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtpowergood_inst_n_0
    SLICE_X99Y214        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     8.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     8.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     9.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.564    10.621    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    10.956 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.372    11.328    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.403 r  clk_125mhz_bufg_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=202, routed)         2.644    14.047    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X99Y214        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[1]/C
                         clock pessimism              0.184    14.231    
                         clock uncertainty           -0.071    14.159    
    SLICE_X99Y214        FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.047    14.112    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[1]
  -------------------------------------------------------------------
                         required time                         14.112    
                         arrival time                          -7.943    
  -------------------------------------------------------------------
                         slack                                  6.169    

Slack (MET) :             6.185ns  (required time - arrival time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_sat_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        1.671ns  (logic 0.616ns (36.864%)  route 1.055ns (63.136%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.058ns = ( 14.058 - 8.000 ) 
    Source Clock Delay      (SCD):    6.376ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.965ns (routing 1.636ns, distribution 1.329ns)
  Clock Net Delay (Destination): 2.655ns (routing 1.503ns, distribution 1.152ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.727     3.122    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.891 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.437     3.328    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.411 r  clk_125mhz_bufg_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=202, routed)         2.965     6.376    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X99Y210        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y210        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     6.490 f  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[4]/Q
                         net (fo=2, routed)           0.241     6.731    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[4]
    SLICE_X100Y210       LUT4 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.191     6.922 f  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_5/O
                         net (fo=1, routed)           0.328     7.250    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_5_n_0
    SLICE_X100Y211       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.177     7.427 f  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_3/O
                         net (fo=27, routed)          0.451     7.878    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_1_n_0
    SLICE_X99Y205        LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.134     8.012 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_sat_i_1/O
                         net (fo=1, routed)           0.035     8.047    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_sat_i_1_n_0
    SLICE_X99Y205        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_sat_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     8.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     8.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     9.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.564    10.621    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    10.956 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.372    11.328    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.403 r  clk_125mhz_bufg_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=202, routed)         2.655    14.058    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X99Y205        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_sat_reg/C
                         clock pessimism              0.184    14.241    
                         clock uncertainty           -0.071    14.170    
    SLICE_X99Y205        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.062    14.232    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_sat_reg
  -------------------------------------------------------------------
                         required time                         14.232    
                         arrival time                          -8.047    
  -------------------------------------------------------------------
                         slack                                  6.185    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.094ns (51.087%)  route 0.090ns (48.913%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.376ns
    Source Clock Delay      (SCD):    3.124ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Net Delay (Source):      1.366ns (routing 0.824ns, distribution 0.542ns)
  Clock Net Delay (Destination): 1.593ns (routing 0.919ns, distribution 0.674ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.703     1.294    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.564 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.731    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.758 r  clk_125mhz_bufg_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=202, routed)         1.366     3.124    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X97Y212        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y212        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     3.173 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[2]/Q
                         net (fo=6, routed)           0.074     3.247    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg__0[2]
    SLICE_X98Y212        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.045     3.292 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr[5]_i_1/O
                         net (fo=1, routed)           0.016     3.308    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/p_0_in__0[5]
    SLICE_X98Y212        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.821     1.750    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.543 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.752    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.783 r  clk_125mhz_bufg_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=202, routed)         1.593     3.376    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X98Y212        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[5]/C
                         clock pessimism             -0.164     3.212    
    SLICE_X98Y212        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     3.268    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.268    
                         arrival time                           3.308    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_clr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_sat_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.078ns (47.853%)  route 0.085ns (52.147%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.392ns
    Source Clock Delay      (SCD):    3.133ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Net Delay (Source):      1.375ns (routing 0.824ns, distribution 0.551ns)
  Clock Net Delay (Destination): 1.609ns (routing 0.919ns, distribution 0.690ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.703     1.294    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.564 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.731    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.758 r  clk_125mhz_bufg_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=202, routed)         1.375     3.133    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X99Y214        FDSE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y214        FDSE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     3.181 f  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_clr_reg/Q
                         net (fo=9, routed)           0.069     3.250    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_clr_reg_n_0
    SLICE_X99Y215        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.030     3.280 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_sat_i_1/O
                         net (fo=1, routed)           0.016     3.296    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_sat_i_1_n_0
    SLICE_X99Y215        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_sat_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.821     1.750    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.543 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.752    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.783 r  clk_125mhz_bufg_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=202, routed)         1.609     3.392    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X99Y215        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_sat_reg/C
                         clock pessimism             -0.200     3.192    
    SLICE_X99Y215        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     3.248    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_sat_reg
  -------------------------------------------------------------------
                         required time                         -3.248    
                         arrival time                           3.296    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/txuserrdy_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/txuserrdy_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.064ns (56.140%)  route 0.050ns (43.860%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.365ns
    Source Clock Delay      (SCD):    3.126ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Net Delay (Source):      1.368ns (routing 0.824ns, distribution 0.544ns)
  Clock Net Delay (Destination): 1.582ns (routing 0.919ns, distribution 0.663ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.703     1.294    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.564 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.731    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.758 r  clk_125mhz_bufg_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=202, routed)         1.368     3.126    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X98Y207        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/txuserrdy_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y207        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     3.175 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/txuserrdy_out_reg/Q
                         net (fo=3, routed)           0.035     3.210    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/GTHE3_CHANNEL_TXUSERRDY[0]
    SLICE_X98Y207        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.015     3.225 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/txuserrdy_out_i_1/O
                         net (fo=1, routed)           0.015     3.240    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst_n_2
    SLICE_X98Y207        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/txuserrdy_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.821     1.750    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.543 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.752    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.783 r  clk_125mhz_bufg_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=202, routed)         1.582     3.365    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X98Y207        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/txuserrdy_out_reg/C
                         clock pessimism             -0.234     3.131    
    SLICE_X98Y207        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     3.187    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/txuserrdy_out_reg
  -------------------------------------------------------------------
                         required time                         -3.187    
                         arrival time                           3.240    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_clr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_sat_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.093ns (62.416%)  route 0.056ns (37.584%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.377ns
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Net Delay (Source):      1.371ns (routing 0.824ns, distribution 0.547ns)
  Clock Net Delay (Destination): 1.594ns (routing 0.919ns, distribution 0.675ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.703     1.294    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.564 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.731    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.758 r  clk_125mhz_bufg_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=202, routed)         1.371     3.129    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X98Y209        FDSE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y209        FDSE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     3.177 f  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_clr_reg/Q
                         net (fo=13, routed)          0.040     3.217    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_clr_reg_n_0
    SLICE_X98Y209        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.045     3.262 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_sat_i_1/O
                         net (fo=1, routed)           0.016     3.278    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_sat_i_1_n_0
    SLICE_X98Y209        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_sat_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.821     1.750    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.543 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.752    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.783 r  clk_125mhz_bufg_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=202, routed)         1.594     3.377    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X98Y209        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_sat_reg/C
                         clock pessimism             -0.209     3.168    
    SLICE_X98Y209        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     3.224    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_sat_reg
  -------------------------------------------------------------------
                         required time                         -3.224    
                         arrival time                           3.278    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_clr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_clr_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.063ns (54.782%)  route 0.052ns (45.217%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.378ns
    Source Clock Delay      (SCD):    3.130ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Net Delay (Source):      1.372ns (routing 0.824ns, distribution 0.548ns)
  Clock Net Delay (Destination): 1.595ns (routing 0.919ns, distribution 0.676ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.703     1.294    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.564 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.731    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.758 r  clk_125mhz_bufg_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=202, routed)         1.372     3.130    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X97Y208        FDSE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y208        FDSE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     3.178 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_clr_reg/Q
                         net (fo=10, routed)          0.036     3.214    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/sm_reset_tx_timer_clr_reg
    SLICE_X97Y208        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.015     3.229 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/sm_reset_tx_timer_clr_i_1/O
                         net (fo=1, routed)           0.016     3.245    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst_n_1
    SLICE_X97Y208        FDSE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_clr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.821     1.750    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.543 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.752    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.783 r  clk_125mhz_bufg_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=202, routed)         1.595     3.378    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X97Y208        FDSE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_clr_reg/C
                         clock pessimism             -0.244     3.134    
    SLICE_X97Y208        FDSE (Hold_HFF_SLICEL_C_D)
                                                      0.056     3.190    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_clr_reg
  -------------------------------------------------------------------
                         required time                         -3.190    
                         arrival time                           3.245    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.117ns  (logic 0.064ns (54.701%)  route 0.053ns (45.299%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.368ns
    Source Clock Delay      (SCD):    3.127ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Net Delay (Source):      1.369ns (routing 0.824ns, distribution 0.545ns)
  Clock Net Delay (Destination): 1.585ns (routing 0.919ns, distribution 0.666ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.703     1.294    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.564 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.731    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.758 r  clk_125mhz_bufg_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=202, routed)         1.369     3.127    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X99Y207        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y207        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     3.176 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[1]/Q
                         net (fo=7, routed)           0.041     3.217    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg__0[1]
    SLICE_X99Y207        LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.015     3.232 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[5]_i_1/O
                         net (fo=1, routed)           0.012     3.244    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/p_0_in__1[5]
    SLICE_X99Y207        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.821     1.750    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.543 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.752    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.783 r  clk_125mhz_bufg_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=202, routed)         1.585     3.368    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X99Y207        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[5]/C
                         clock pessimism             -0.236     3.132    
    SLICE_X99Y207        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     3.188    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.188    
                         arrival time                           3.244    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/rxprogdivreset_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/rxprogdivreset_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.119ns  (logic 0.065ns (54.622%)  route 0.054ns (45.378%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.364ns
    Source Clock Delay      (SCD):    3.127ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Net Delay (Source):      1.369ns (routing 0.824ns, distribution 0.545ns)
  Clock Net Delay (Destination): 1.581ns (routing 0.919ns, distribution 0.662ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.703     1.294    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.564 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.731    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.758 r  clk_125mhz_bufg_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=202, routed)         1.369     3.127    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X100Y205       FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/rxprogdivreset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y205       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     3.176 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/rxprogdivreset_out_reg/Q
                         net (fo=3, routed)           0.038     3.214    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/GTHE3_CHANNEL_RXPROGDIVRESET[0]
    SLICE_X100Y205       LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.016     3.230 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/rxprogdivreset_out_i_1/O
                         net (fo=1, routed)           0.016     3.246    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst_n_2
    SLICE_X100Y205       FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/rxprogdivreset_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.821     1.750    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.543 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.752    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.783 r  clk_125mhz_bufg_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=202, routed)         1.581     3.364    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X100Y205       FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/rxprogdivreset_out_reg/C
                         clock pessimism             -0.232     3.132    
    SLICE_X100Y205       FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.056     3.188    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/rxprogdivreset_out_reg
  -------------------------------------------------------------------
                         required time                         -3.188    
                         arrival time                           3.246    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_clr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_clr_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.063ns (53.390%)  route 0.055ns (46.610%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.384ns
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Net Delay (Source):      1.378ns (routing 0.824ns, distribution 0.554ns)
  Clock Net Delay (Destination): 1.601ns (routing 0.919ns, distribution 0.682ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.703     1.294    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.564 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.731    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.758 r  clk_125mhz_bufg_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=202, routed)         1.378     3.136    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X99Y205        FDSE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y205        FDSE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     3.184 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_clr_reg/Q
                         net (fo=28, routed)          0.039     3.223    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/sm_reset_rx_cdr_to_clr
    SLICE_X99Y205        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.015     3.238 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/sm_reset_rx_cdr_to_clr_i_1/O
                         net (fo=1, routed)           0.016     3.254    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst_n_1
    SLICE_X99Y205        FDSE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_clr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.821     1.750    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.543 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.752    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.783 r  clk_125mhz_bufg_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=202, routed)         1.601     3.384    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X99Y205        FDSE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_clr_reg/C
                         clock pessimism             -0.244     3.140    
    SLICE_X99Y205        FDSE (Hold_HFF_SLICEL_C_D)
                                                      0.056     3.196    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_clr_reg
  -------------------------------------------------------------------
                         required time                         -3.196    
                         arrival time                           3.254    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_sat_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_sat_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.120ns  (logic 0.063ns (52.500%)  route 0.057ns (47.500%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.364ns
    Source Clock Delay      (SCD):    3.124ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Net Delay (Source):      1.366ns (routing 0.824ns, distribution 0.542ns)
  Clock Net Delay (Destination): 1.581ns (routing 0.919ns, distribution 0.662ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.703     1.294    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.564 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.731    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.758 r  clk_125mhz_bufg_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=202, routed)         1.366     3.124    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X97Y207        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_sat_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y207        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     3.172 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_sat_reg/Q
                         net (fo=7, routed)           0.041     3.213    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_sat
    SLICE_X97Y207        LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.015     3.228 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_sat_i_1/O
                         net (fo=1, routed)           0.016     3.244    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_sat_i_1_n_0
    SLICE_X97Y207        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_sat_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.821     1.750    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.543 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.752    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.783 r  clk_125mhz_bufg_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=202, routed)         1.581     3.364    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X97Y207        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_sat_reg/C
                         clock pessimism             -0.236     3.128    
    SLICE_X97Y207        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.056     3.184    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_sat_reg
  -------------------------------------------------------------------
                         required time                         -3.184    
                         arrival time                           3.244    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtrxreset_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.063ns (31.980%)  route 0.134ns (68.020%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.370ns
    Source Clock Delay      (SCD):    3.127ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Net Delay (Source):      1.369ns (routing 0.824ns, distribution 0.545ns)
  Clock Net Delay (Destination): 1.587ns (routing 0.919ns, distribution 0.668ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.703     1.294    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.564 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.731    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.758 r  clk_125mhz_bufg_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=202, routed)         1.369     3.127    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X98Y206        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y206        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     3.175 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[0]/Q
                         net (fo=16, routed)          0.118     3.293    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/Q[0]
    SLICE_X100Y206       LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.015     3.308 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtrxreset_out_i_1/O
                         net (fo=1, routed)           0.016     3.324    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst_n_2
    SLICE_X100Y206       FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtrxreset_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.821     1.750    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.543 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.752    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.783 r  clk_125mhz_bufg_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=202, routed)         1.587     3.370    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X100Y206       FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtrxreset_out_reg/C
                         clock pessimism             -0.164     3.206    
    SLICE_X100Y206       FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.056     3.262    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtrxreset_out_reg
  -------------------------------------------------------------------
                         required time                         -3.262    
                         arrival time                           3.324    
  -------------------------------------------------------------------
                         slack                                  0.061    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_125mhz_mmcm_out
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_mmcm_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCE/I            n/a            1.379         8.000       6.621      BUFGCE_X0Y24     clk_125mhz_bufg_inst/I
Min Period        n/a     MMCME3_ADV/CLKOUT0  n/a            1.071         8.000       6.929      MMCME3_ADV_X0Y1  clk_mmcm_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.550         8.000       7.450      SLICE_X99Y196    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_meta_reg/C
Min Period        n/a     FDRE/C              n/a            0.550         8.000       7.450      SLICE_X99Y196    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_out_reg/C
Min Period        n/a     FDRE/C              n/a            0.550         8.000       7.450      SLICE_X99Y196    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_sync1_reg/C
Min Period        n/a     FDRE/C              n/a            0.550         8.000       7.450      SLICE_X99Y196    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_sync2_reg/C
Min Period        n/a     FDRE/C              n/a            0.550         8.000       7.450      SLICE_X99Y196    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_sync3_reg/C
Min Period        n/a     FDRE/C              n/a            0.550         8.000       7.450      SLICE_X94Y205    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst/i_in_meta_reg/C
Min Period        n/a     FDRE/C              n/a            0.550         8.000       7.450      SLICE_X94Y205    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst/i_in_out_reg/C
Min Period        n/a     FDRE/C              n/a            0.550         8.000       7.450      SLICE_X94Y205    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst/i_in_sync1_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         4.000       3.725      SLICE_X99Y214    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         4.000       3.725      SLICE_X99Y214    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         4.000       3.725      SLICE_X99Y214    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         4.000       3.725      SLICE_X96Y208    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/i_in_meta_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         4.000       3.725      SLICE_X96Y208    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/i_in_sync1_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         4.000       3.725      SLICE_X96Y208    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/i_in_sync2_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         4.000       3.725      SLICE_X96Y208    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/i_in_sync3_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         4.000       3.725      SLICE_X98Y212    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         4.000       3.725      SLICE_X98Y212    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         4.000       3.725      SLICE_X98Y212    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         4.000       3.725      SLICE_X99Y196    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_meta_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         4.000       3.725      SLICE_X99Y196    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_sync1_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         4.000       3.725      SLICE_X99Y196    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_sync2_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         4.000       3.725      SLICE_X99Y196    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_sync3_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         4.000       3.725      SLICE_X94Y205    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst/i_in_meta_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         4.000       3.725      SLICE_X94Y205    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst/i_in_meta_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         4.000       3.725      SLICE_X94Y205    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst/i_in_sync1_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         4.000       3.725      SLICE_X94Y205    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst/i_in_sync1_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         4.000       3.725      SLICE_X94Y205    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst/i_in_sync2_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         4.000       3.725      SLICE_X94Y205    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst/i_in_sync2_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_200mhzmhz_mmcm_out
  To Clock:  clk_200mhzmhz_mmcm_out

Setup :            1  Failing Endpoint ,  Worst Slack       -0.003ns,  Total Violation       -0.003ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.003ns  (required time - arrival time)
  Source:                 core_inst/sys/eth_dma_0/axi_dma_inst/axi_dma_wr_inst/m_axi_wdata_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[8].reg_inst/m_axi_wdata_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhzmhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhzmhz_mmcm_out rise@5.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        4.685ns  (logic 0.234ns (4.995%)  route 4.451ns (95.005%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.870ns = ( 10.870 - 5.000 ) 
    Source Clock Delay      (SCD):    6.290ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.083ns (routing 1.481ns, distribution 1.602ns)
  Clock Net Delay (Destination): 2.651ns (routing 1.360ns, distribution 1.291ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.557     2.952    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.721 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.403     3.124    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.207 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26716, routed)       3.083     6.290    core_inst/sys/eth_dma_0/axi_dma_inst/axi_dma_wr_inst/clk_200mhzmhz_int
    SLICE_X86Y150        FDRE                                         r  core_inst/sys/eth_dma_0/axi_dma_inst/axi_dma_wr_inst/m_axi_wdata_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y150        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     6.404 r  core_inst/sys/eth_dma_0/axi_dma_inst/axi_dma_wr_inst/m_axi_wdata_reg_reg[19]/Q
                         net (fo=32, routed)          4.424    10.828    core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[8].reg_inst/m_axi_wdata[2]
    SLICE_X72Y66         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.120    10.948 r  core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[8].reg_inst/m_axi_wdata_reg[19]_i_1__9/O
                         net (fo=1, routed)           0.027    10.975    core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[8].reg_inst/p_0_in[19]
    SLICE_X72Y66         FDRE                                         r  core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[8].reg_inst/m_axi_wdata_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      5.000     5.000 r  
    D18                                               0.000     5.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     5.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     5.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.407     7.464    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.799 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.345     8.144    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.219 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26716, routed)       2.651    10.870    core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[8].reg_inst/clk_200mhzmhz_int
    SLICE_X72Y66         FDRE                                         r  core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[8].reg_inst/m_axi_wdata_reg_reg[19]/C
                         clock pessimism              0.109    10.979    
                         clock uncertainty           -0.067    10.912    
    SLICE_X72Y66         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.060    10.972    core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[8].reg_inst/m_axi_wdata_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         10.972    
                         arrival time                         -10.975    
  -------------------------------------------------------------------
                         slack                                 -0.003    

Slack (MET) :             0.004ns  (required time - arrival time)
  Source:                 core_inst/sys/eth_dma_0/axi_dma_inst/axi_dma_wr_inst/m_axi_wdata_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[8].reg_inst/temp_m_axi_wdata_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhzmhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhzmhz_mmcm_out rise@5.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        4.678ns  (logic 0.232ns (4.959%)  route 4.446ns (95.041%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.871ns = ( 10.871 - 5.000 ) 
    Source Clock Delay      (SCD):    6.290ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.083ns (routing 1.481ns, distribution 1.602ns)
  Clock Net Delay (Destination): 2.652ns (routing 1.360ns, distribution 1.292ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.557     2.952    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.721 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.403     3.124    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.207 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26716, routed)       3.083     6.290    core_inst/sys/eth_dma_0/axi_dma_inst/axi_dma_wr_inst/clk_200mhzmhz_int
    SLICE_X86Y150        FDRE                                         r  core_inst/sys/eth_dma_0/axi_dma_inst/axi_dma_wr_inst/m_axi_wdata_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y150        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     6.404 r  core_inst/sys/eth_dma_0/axi_dma_inst/axi_dma_wr_inst/m_axi_wdata_reg_reg[19]/Q
                         net (fo=32, routed)          4.419    10.823    core_inst/sys/interconnect/axi_crossbar_wr_inst/m_axi_wdata[19]
    SLICE_X72Y66         LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.118    10.941 r  core_inst/sys/interconnect/axi_crossbar_wr_inst/temp_m_axi_wdata_reg[19]_i_1__7/O
                         net (fo=1, routed)           0.027    10.968    core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[8].reg_inst/temp_m_axi_wdata_reg_reg[63]_0[19]
    SLICE_X72Y66         FDRE                                         r  core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[8].reg_inst/temp_m_axi_wdata_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      5.000     5.000 r  
    D18                                               0.000     5.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     5.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     5.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.407     7.464    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.799 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.345     8.144    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.219 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26716, routed)       2.652    10.871    core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[8].reg_inst/clk_200mhzmhz_int
    SLICE_X72Y66         FDRE                                         r  core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[8].reg_inst/temp_m_axi_wdata_reg_reg[19]/C
                         clock pessimism              0.109    10.980    
                         clock uncertainty           -0.067    10.913    
    SLICE_X72Y66         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.059    10.972    core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[8].reg_inst/temp_m_axi_wdata_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         10.972    
                         arrival time                         -10.968    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.058ns  (required time - arrival time)
  Source:                 core_inst/sys/eth_dma_0/axi_dma_inst/axi_dma_wr_inst/m_axi_wstrb_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[11].reg_inst/temp_m_axi_wstrb_reg_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhzmhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhzmhz_mmcm_out rise@5.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        4.693ns  (logic 0.229ns (4.880%)  route 4.464ns (95.120%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.933ns = ( 10.933 - 5.000 ) 
    Source Clock Delay      (SCD):    6.283ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.076ns (routing 1.481ns, distribution 1.595ns)
  Clock Net Delay (Destination): 2.714ns (routing 1.360ns, distribution 1.354ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.557     2.952    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.721 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.403     3.124    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.207 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26716, routed)       3.076     6.283    core_inst/sys/eth_dma_0/axi_dma_inst/axi_dma_wr_inst/clk_200mhzmhz_int
    SLICE_X85Y148        FDRE                                         r  core_inst/sys/eth_dma_0/axi_dma_inst/axi_dma_wr_inst/m_axi_wstrb_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y148        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     6.397 r  core_inst/sys/eth_dma_0/axi_dma_inst/axi_dma_wr_inst/m_axi_wstrb_reg_reg[3]/Q
                         net (fo=32, routed)          4.437    10.834    core_inst/sys/interconnect/axi_crossbar_wr_inst/m_axi_wstrb[3]
    SLICE_X80Y31         LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.115    10.949 r  core_inst/sys/interconnect/axi_crossbar_wr_inst/temp_m_axi_wstrb_reg[3]_i_1__10/O
                         net (fo=1, routed)           0.027    10.976    core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[11].reg_inst/temp_m_axi_wstrb_reg_reg[3]_0
    SLICE_X80Y31         FDSE                                         r  core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[11].reg_inst/temp_m_axi_wstrb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      5.000     5.000 r  
    D18                                               0.000     5.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     5.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     5.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.407     7.464    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.799 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.345     8.144    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.219 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26716, routed)       2.714    10.933    core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[11].reg_inst/clk_200mhzmhz_int
    SLICE_X80Y31         FDSE                                         r  core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[11].reg_inst/temp_m_axi_wstrb_reg_reg[3]/C
                         clock pessimism              0.109    11.042    
                         clock uncertainty           -0.067    10.975    
    SLICE_X80Y31         FDSE (Setup_DFF_SLICEL_C_D)
                                                      0.059    11.034    core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[11].reg_inst/temp_m_axi_wstrb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         11.034    
                         arrival time                         -10.976    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.068ns  (required time - arrival time)
  Source:                 core_inst/sys/eth_dma_0/axi_dma_inst/axi_dma_wr_inst/m_axi_wdata_reg_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[15].reg_inst/m_axi_wdata_reg_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhzmhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhzmhz_mmcm_out rise@5.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        4.584ns  (logic 0.154ns (3.360%)  route 4.430ns (96.640%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.837ns = ( 10.837 - 5.000 ) 
    Source Clock Delay      (SCD):    6.287ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.080ns (routing 1.481ns, distribution 1.599ns)
  Clock Net Delay (Destination): 2.618ns (routing 1.360ns, distribution 1.258ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.557     2.952    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.721 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.403     3.124    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.207 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26716, routed)       3.080     6.287    core_inst/sys/eth_dma_0/axi_dma_inst/axi_dma_wr_inst/clk_200mhzmhz_int
    SLICE_X86Y151        FDRE                                         r  core_inst/sys/eth_dma_0/axi_dma_inst/axi_dma_wr_inst/m_axi_wdata_reg_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y151        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     6.401 r  core_inst/sys/eth_dma_0/axi_dma_inst/axi_dma_wr_inst/m_axi_wdata_reg_reg[54]/Q
                         net (fo=32, routed)          4.408    10.809    core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[15].reg_inst/m_axi_wdata[27]
    SLICE_X50Y94         LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.040    10.849 r  core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[15].reg_inst/m_axi_wdata_reg[54]_i_1__16/O
                         net (fo=1, routed)           0.022    10.871    core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[15].reg_inst/p_0_in[54]
    SLICE_X50Y94         FDRE                                         r  core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[15].reg_inst/m_axi_wdata_reg_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      5.000     5.000 r  
    D18                                               0.000     5.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     5.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     5.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.407     7.464    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.799 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.345     8.144    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.219 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26716, routed)       2.618    10.837    core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[15].reg_inst/clk_200mhzmhz_int
    SLICE_X50Y94         FDRE                                         r  core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[15].reg_inst/m_axi_wdata_reg_reg[54]/C
                         clock pessimism              0.109    10.946    
                         clock uncertainty           -0.067    10.879    
    SLICE_X50Y94         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.060    10.939    core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[15].reg_inst/m_axi_wdata_reg_reg[54]
  -------------------------------------------------------------------
                         required time                         10.939    
                         arrival time                         -10.871    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.070ns  (required time - arrival time)
  Source:                 core_inst/sys/eth_dma_0/axi_dma_inst/axi_dma_wr_inst/m_axi_wdata_reg_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[3].reg_inst/m_axi_wdata_reg_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhzmhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhzmhz_mmcm_out rise@5.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        4.580ns  (logic 0.246ns (5.371%)  route 4.334ns (94.629%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.839ns = ( 10.839 - 5.000 ) 
    Source Clock Delay      (SCD):    6.291ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.084ns (routing 1.481ns, distribution 1.603ns)
  Clock Net Delay (Destination): 2.620ns (routing 1.360ns, distribution 1.260ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.557     2.952    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.721 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.403     3.124    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.207 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26716, routed)       3.084     6.291    core_inst/sys/eth_dma_0/axi_dma_inst/axi_dma_wr_inst/clk_200mhzmhz_int
    SLICE_X87Y149        FDRE                                         r  core_inst/sys/eth_dma_0/axi_dma_inst/axi_dma_wr_inst/m_axi_wdata_reg_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y149        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     6.405 r  core_inst/sys/eth_dma_0/axi_dma_inst/axi_dma_wr_inst/m_axi_wdata_reg_reg[33]/Q
                         net (fo=32, routed)          4.308    10.713    core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[3].reg_inst/m_axi_wdata[13]
    SLICE_X49Y70         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.132    10.845 r  core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[3].reg_inst/m_axi_wdata_reg[33]_i_1__4/O
                         net (fo=1, routed)           0.026    10.871    core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[3].reg_inst/p_0_in[33]
    SLICE_X49Y70         FDRE                                         r  core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[3].reg_inst/m_axi_wdata_reg_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      5.000     5.000 r  
    D18                                               0.000     5.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     5.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     5.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.407     7.464    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.799 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.345     8.144    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.219 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26716, routed)       2.620    10.839    core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[3].reg_inst/clk_200mhzmhz_int
    SLICE_X49Y70         FDRE                                         r  core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[3].reg_inst/m_axi_wdata_reg_reg[33]/C
                         clock pessimism              0.109    10.948    
                         clock uncertainty           -0.067    10.881    
    SLICE_X49Y70         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.060    10.941    core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[3].reg_inst/m_axi_wdata_reg_reg[33]
  -------------------------------------------------------------------
                         required time                         10.941    
                         arrival time                         -10.871    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (required time - arrival time)
  Source:                 core_inst/sys/eth_dma_1/axi_dma_inst/axi_dma_wr_inst/m_axi_wstrb_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[13].reg_inst/temp_m_axi_wstrb_reg_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhzmhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhzmhz_mmcm_out rise@5.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        4.543ns  (logic 0.184ns (4.050%)  route 4.359ns (95.950%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.806ns = ( 10.806 - 5.000 ) 
    Source Clock Delay      (SCD):    6.295ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.088ns (routing 1.481ns, distribution 1.607ns)
  Clock Net Delay (Destination): 2.587ns (routing 1.360ns, distribution 1.227ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.557     2.952    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.721 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.403     3.124    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.207 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26716, routed)       3.088     6.295    core_inst/sys/eth_dma_1/axi_dma_inst/axi_dma_wr_inst/clk_200mhzmhz_int
    SLICE_X83Y151        FDRE                                         r  core_inst/sys/eth_dma_1/axi_dma_inst/axi_dma_wr_inst/m_axi_wstrb_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y151        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     6.409 r  core_inst/sys/eth_dma_1/axi_dma_inst/axi_dma_wr_inst/m_axi_wstrb_reg_reg[1]/Q
                         net (fo=32, routed)          4.332    10.741    core_inst/sys/interconnect/axi_crossbar_wr_inst/m_axi_wstrb[9]
    SLICE_X59Y31         LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.070    10.811 r  core_inst/sys/interconnect/axi_crossbar_wr_inst/temp_m_axi_wstrb_reg[1]_i_1__12/O
                         net (fo=1, routed)           0.027    10.838    core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[13].reg_inst/temp_m_axi_wstrb_reg_reg[1]_0
    SLICE_X59Y31         FDSE                                         r  core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[13].reg_inst/temp_m_axi_wstrb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      5.000     5.000 r  
    D18                                               0.000     5.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     5.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     5.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.407     7.464    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.799 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.345     8.144    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.219 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26716, routed)       2.587    10.806    core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[13].reg_inst/clk_200mhzmhz_int
    SLICE_X59Y31         FDSE                                         r  core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[13].reg_inst/temp_m_axi_wstrb_reg_reg[1]/C
                         clock pessimism              0.109    10.915    
                         clock uncertainty           -0.067    10.848    
    SLICE_X59Y31         FDSE (Setup_HFF_SLICEL_C_D)
                                                      0.060    10.908    core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[13].reg_inst/temp_m_axi_wstrb_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.908    
                         arrival time                         -10.838    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.081ns  (required time - arrival time)
  Source:                 core_inst/sys/eth_dma_1/axi_dma_inst/axi_dma_wr_inst/m_axi_wstrb_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[7].reg_inst/temp_m_axi_wstrb_reg_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhzmhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhzmhz_mmcm_out rise@5.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        4.555ns  (logic 0.233ns (5.115%)  route 4.322ns (94.885%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.834ns = ( 10.834 - 5.000 ) 
    Source Clock Delay      (SCD):    6.298ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.091ns (routing 1.481ns, distribution 1.610ns)
  Clock Net Delay (Destination): 2.615ns (routing 1.360ns, distribution 1.255ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.557     2.952    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.721 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.403     3.124    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.207 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26716, routed)       3.091     6.298    core_inst/sys/eth_dma_1/axi_dma_inst/axi_dma_wr_inst/clk_200mhzmhz_int
    SLICE_X86Y159        FDRE                                         r  core_inst/sys/eth_dma_1/axi_dma_inst/axi_dma_wr_inst/m_axi_wstrb_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y159        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     6.412 r  core_inst/sys/eth_dma_1/axi_dma_inst/axi_dma_wr_inst/m_axi_wstrb_reg_reg[2]/Q
                         net (fo=32, routed)          4.296    10.708    core_inst/sys/interconnect/axi_crossbar_wr_inst/m_axi_wstrb[10]
    SLICE_X57Y112        LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.119    10.827 r  core_inst/sys/interconnect/axi_crossbar_wr_inst/temp_m_axi_wstrb_reg[2]_i_1__6/O
                         net (fo=1, routed)           0.026    10.853    core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[7].reg_inst/temp_m_axi_wstrb_reg_reg[2]_0
    SLICE_X57Y112        FDSE                                         r  core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[7].reg_inst/temp_m_axi_wstrb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      5.000     5.000 r  
    D18                                               0.000     5.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     5.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     5.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.407     7.464    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.799 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.345     8.144    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.219 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26716, routed)       2.615    10.834    core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[7].reg_inst/clk_200mhzmhz_int
    SLICE_X57Y112        FDSE                                         r  core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[7].reg_inst/temp_m_axi_wstrb_reg_reg[2]/C
                         clock pessimism              0.109    10.943    
                         clock uncertainty           -0.067    10.876    
    SLICE_X57Y112        FDSE (Setup_BFF_SLICEM_C_D)
                                                      0.058    10.934    core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[7].reg_inst/temp_m_axi_wstrb_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.934    
                         arrival time                         -10.853    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.088ns  (required time - arrival time)
  Source:                 core_inst/sys/eth_dma_0/axi_dma_inst/axi_dma_wr_inst/m_axi_wstrb_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[15].reg_inst/temp_m_axi_wstrb_reg_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhzmhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhzmhz_mmcm_out rise@5.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        4.565ns  (logic 0.184ns (4.031%)  route 4.381ns (95.969%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.835ns = ( 10.835 - 5.000 ) 
    Source Clock Delay      (SCD):    6.283ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.076ns (routing 1.481ns, distribution 1.595ns)
  Clock Net Delay (Destination): 2.616ns (routing 1.360ns, distribution 1.256ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.557     2.952    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.721 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.403     3.124    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.207 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26716, routed)       3.076     6.283    core_inst/sys/eth_dma_0/axi_dma_inst/axi_dma_wr_inst/clk_200mhzmhz_int
    SLICE_X85Y148        FDRE                                         r  core_inst/sys/eth_dma_0/axi_dma_inst/axi_dma_wr_inst/m_axi_wstrb_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y148        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     6.396 r  core_inst/sys/eth_dma_0/axi_dma_inst/axi_dma_wr_inst/m_axi_wstrb_reg_reg[5]/Q
                         net (fo=32, routed)          4.358    10.754    core_inst/sys/interconnect/axi_crossbar_wr_inst/m_axi_wstrb[5]
    SLICE_X51Y96         LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.071    10.825 r  core_inst/sys/interconnect/axi_crossbar_wr_inst/temp_m_axi_wstrb_reg[5]_i_1__14/O
                         net (fo=1, routed)           0.023    10.848    core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[15].reg_inst/temp_m_axi_wstrb_reg_reg[5]_0
    SLICE_X51Y96         FDSE                                         r  core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[15].reg_inst/temp_m_axi_wstrb_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      5.000     5.000 r  
    D18                                               0.000     5.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     5.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     5.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.407     7.464    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.799 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.345     8.144    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.219 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26716, routed)       2.616    10.835    core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[15].reg_inst/clk_200mhzmhz_int
    SLICE_X51Y96         FDSE                                         r  core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[15].reg_inst/temp_m_axi_wstrb_reg_reg[5]/C
                         clock pessimism              0.109    10.944    
                         clock uncertainty           -0.067    10.877    
    SLICE_X51Y96         FDSE (Setup_AFF_SLICEL_C_D)
                                                      0.059    10.936    core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[15].reg_inst/temp_m_axi_wstrb_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         10.936    
                         arrival time                         -10.848    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.093ns  (required time - arrival time)
  Source:                 core_inst/sys/eth_dma_1/axi_dma_inst/axi_dma_wr_inst/m_axi_wstrb_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[8].reg_inst/temp_m_axi_wstrb_reg_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhzmhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhzmhz_mmcm_out rise@5.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        4.568ns  (logic 0.299ns (6.546%)  route 4.269ns (93.454%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.295ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.088ns (routing 1.481ns, distribution 1.607ns)
  Clock Net Delay (Destination): 2.636ns (routing 1.360ns, distribution 1.276ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.557     2.952    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.721 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.403     3.124    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.207 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26716, routed)       3.088     6.295    core_inst/sys/eth_dma_1/axi_dma_inst/axi_dma_wr_inst/clk_200mhzmhz_int
    SLICE_X83Y151        FDRE                                         r  core_inst/sys/eth_dma_1/axi_dma_inst/axi_dma_wr_inst/m_axi_wstrb_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y151        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     6.409 r  core_inst/sys/eth_dma_1/axi_dma_inst/axi_dma_wr_inst/m_axi_wstrb_reg_reg[1]/Q
                         net (fo=32, routed)          4.240    10.649    core_inst/sys/interconnect/axi_crossbar_wr_inst/m_axi_wstrb[9]
    SLICE_X68Y65         LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.185    10.834 r  core_inst/sys/interconnect/axi_crossbar_wr_inst/temp_m_axi_wstrb_reg[1]_i_1__7/O
                         net (fo=1, routed)           0.029    10.863    core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[8].reg_inst/temp_m_axi_wstrb_reg_reg[1]_0
    SLICE_X68Y65         FDSE                                         r  core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[8].reg_inst/temp_m_axi_wstrb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      5.000     5.000 r  
    D18                                               0.000     5.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     5.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     5.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.407     7.464    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.799 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.345     8.144    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.219 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26716, routed)       2.636    10.855    core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[8].reg_inst/clk_200mhzmhz_int
    SLICE_X68Y65         FDSE                                         r  core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[8].reg_inst/temp_m_axi_wstrb_reg_reg[1]/C
                         clock pessimism              0.109    10.964    
                         clock uncertainty           -0.067    10.897    
    SLICE_X68Y65         FDSE (Setup_CFF_SLICEL_C_D)
                                                      0.059    10.956    core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[8].reg_inst/temp_m_axi_wstrb_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.956    
                         arrival time                         -10.863    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.101ns  (required time - arrival time)
  Source:                 core_inst/sys/eth_dma_0/axi_dma_inst/axi_dma_wr_inst/m_axi_wstrb_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[8].reg_inst/m_axi_wstrb_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhzmhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhzmhz_mmcm_out rise@5.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        4.583ns  (logic 0.301ns (6.568%)  route 4.282ns (93.432%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.867ns = ( 10.867 - 5.000 ) 
    Source Clock Delay      (SCD):    6.283ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.076ns (routing 1.481ns, distribution 1.595ns)
  Clock Net Delay (Destination): 2.648ns (routing 1.360ns, distribution 1.288ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.557     2.952    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.721 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.403     3.124    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.207 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26716, routed)       3.076     6.283    core_inst/sys/eth_dma_0/axi_dma_inst/axi_dma_wr_inst/clk_200mhzmhz_int
    SLICE_X85Y148        FDRE                                         r  core_inst/sys/eth_dma_0/axi_dma_inst/axi_dma_wr_inst/m_axi_wstrb_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y148        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     6.397 r  core_inst/sys/eth_dma_0/axi_dma_inst/axi_dma_wr_inst/m_axi_wstrb_reg_reg[3]/Q
                         net (fo=32, routed)          4.256    10.653    core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[8].reg_inst/m_axi_wstrb_reg_reg[7]_1[3]
    SLICE_X68Y66         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.187    10.840 r  core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[8].reg_inst/m_axi_wstrb_reg[3]_i_1__9/O
                         net (fo=1, routed)           0.026    10.866    core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[8].reg_inst/m_axi_wstrb_reg[3]_i_1__9_n_0
    SLICE_X68Y66         FDRE                                         r  core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[8].reg_inst/m_axi_wstrb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      5.000     5.000 r  
    D18                                               0.000     5.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     5.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     5.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.407     7.464    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.799 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.345     8.144    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.219 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26716, routed)       2.648    10.867    core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[8].reg_inst/clk_200mhzmhz_int
    SLICE_X68Y66         FDRE                                         r  core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[8].reg_inst/m_axi_wstrb_reg_reg[3]/C
                         clock pessimism              0.109    10.976    
                         clock uncertainty           -0.067    10.909    
    SLICE_X68Y66         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.058    10.967    core_inst/sys/interconnect/axi_crossbar_wr_inst/m_ifaces[8].reg_inst/m_axi_wstrb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         10.967    
                         arrival time                         -10.866    
  -------------------------------------------------------------------
                         slack                                  0.101    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 core_inst/sys/genblk1[1].RISCV/core/core/CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/genblk1[1].RISCV/core/core/CsrPlugin_mcause_exceptionCode_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhzmhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhzmhz_mmcm_out rise@0.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.048ns (27.907%)  route 0.124ns (72.093%))
  Logic Levels:           0  
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.268ns
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Net Delay (Source):      1.365ns (routing 0.753ns, distribution 0.612ns)
  Clock Net Delay (Destination): 1.587ns (routing 0.836ns, distribution 0.751ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.613     1.204    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.474 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.166     1.640    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.667 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26716, routed)       1.365     3.032    core_inst/sys/genblk1[1].RISCV/core/core/clk_200mhzmhz_int
    SLICE_X63Y44         FDRE                                         r  core_inst/sys/genblk1[1].RISCV/core/core/CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y44         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     3.080 r  core_inst/sys/genblk1[1].RISCV/core/core/CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[2]/Q
                         net (fo=1, routed)           0.124     3.204    core_inst/sys/genblk1[1].RISCV/core/core/CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg_n_0_[2]
    SLICE_X64Y44         FDRE                                         r  core_inst/sys/genblk1[1].RISCV/core/core/CsrPlugin_mcause_exceptionCode_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.720     1.649    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.442 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.208     1.650    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.681 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26716, routed)       1.587     3.268    core_inst/sys/genblk1[1].RISCV/core/core/clk_200mhzmhz_int
    SLICE_X64Y44         FDRE                                         r  core_inst/sys/genblk1[1].RISCV/core/core/CsrPlugin_mcause_exceptionCode_reg[2]/C
                         clock pessimism             -0.150     3.118    
    SLICE_X64Y44         FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.056     3.174    core_inst/sys/genblk1[1].RISCV/core/core/CsrPlugin_mcause_exceptionCode_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.174    
                         arrival time                           3.204    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 core_inst/sys/interconnect/axi_crossbar_rd_inst/s_ifaces[0].reg_inst/temp_s_axi_rdata_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/interconnect/axi_crossbar_rd_inst/s_ifaces[0].reg_inst/s_axi_rdata_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhzmhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhzmhz_mmcm_out rise@0.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.078ns (48.750%)  route 0.082ns (51.250%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.230ns
    Source Clock Delay      (SCD):    3.004ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Net Delay (Source):      1.337ns (routing 0.753ns, distribution 0.584ns)
  Clock Net Delay (Destination): 1.549ns (routing 0.836ns, distribution 0.713ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.613     1.204    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.474 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.166     1.640    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.667 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26716, routed)       1.337     3.004    core_inst/sys/interconnect/axi_crossbar_rd_inst/s_ifaces[0].reg_inst/clk_200mhzmhz_int
    SLICE_X60Y77         FDRE                                         r  core_inst/sys/interconnect/axi_crossbar_rd_inst/s_ifaces[0].reg_inst/temp_s_axi_rdata_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y77         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     3.052 r  core_inst/sys/interconnect/axi_crossbar_rd_inst/s_ifaces[0].reg_inst/temp_s_axi_rdata_reg_reg[2]/Q
                         net (fo=1, routed)           0.070     3.122    core_inst/sys/interconnect/axi_crossbar_rd_inst/s_ifaces[0].reg_inst/temp_s_axi_rdata_reg[2]
    SLICE_X61Y77         LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.030     3.152 r  core_inst/sys/interconnect/axi_crossbar_rd_inst/s_ifaces[0].reg_inst/s_axi_rdata_reg[2]_i_1/O
                         net (fo=1, routed)           0.012     3.164    core_inst/sys/interconnect/axi_crossbar_rd_inst/s_ifaces[0].reg_inst/s_axi_rdata_reg[2]_i_1_n_0
    SLICE_X61Y77         FDRE                                         r  core_inst/sys/interconnect/axi_crossbar_rd_inst/s_ifaces[0].reg_inst/s_axi_rdata_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.720     1.649    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.442 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.208     1.650    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.681 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26716, routed)       1.549     3.230    core_inst/sys/interconnect/axi_crossbar_rd_inst/s_ifaces[0].reg_inst/clk_200mhzmhz_int
    SLICE_X61Y77         FDRE                                         r  core_inst/sys/interconnect/axi_crossbar_rd_inst/s_ifaces[0].reg_inst/s_axi_rdata_reg_reg[2]/C
                         clock pessimism             -0.153     3.077    
    SLICE_X61Y77         FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.056     3.133    core_inst/sys/interconnect/axi_crossbar_rd_inst/s_ifaces[0].reg_inst/s_axi_rdata_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.133    
                         arrival time                           3.164    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 core_inst/sys/genblk1[13].RISCV/core/core/IBusSimplePlugin_injector_nextPcCalc_2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/genblk1[13].RISCV/core/core/IBusSimplePlugin_injector_nextPcCalc_3_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhzmhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhzmhz_mmcm_out rise@0.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.080ns (45.977%)  route 0.094ns (54.023%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.273ns
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Net Delay (Source):      1.369ns (routing 0.753ns, distribution 0.616ns)
  Clock Net Delay (Destination): 1.592ns (routing 0.836ns, distribution 0.756ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.613     1.204    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.474 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.166     1.640    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.667 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26716, routed)       1.369     3.036    core_inst/sys/genblk1[13].RISCV/core/core/clk_200mhzmhz_int
    SLICE_X63Y7          FDCE                                         r  core_inst/sys/genblk1[13].RISCV/core/core/IBusSimplePlugin_injector_nextPcCalc_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     3.085 r  core_inst/sys/genblk1[13].RISCV/core/core/IBusSimplePlugin_injector_nextPcCalc_2_reg/Q
                         net (fo=2, routed)           0.078     3.163    core_inst/sys/genblk1[13].RISCV/IBusSimplePlugin_injector_nextPcCalc_2
    SLICE_X64Y7          LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.031     3.194 r  core_inst/sys/genblk1[13].RISCV/i___13/O
                         net (fo=1, routed)           0.016     3.210    core_inst/sys/genblk1[13].RISCV/core/core/IBusSimplePlugin_injector_nextPcCalc_3_reg_0
    SLICE_X64Y7          FDCE                                         r  core_inst/sys/genblk1[13].RISCV/core/core/IBusSimplePlugin_injector_nextPcCalc_3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.720     1.649    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.442 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.208     1.650    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.681 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26716, routed)       1.592     3.273    core_inst/sys/genblk1[13].RISCV/core/core/clk_200mhzmhz_int
    SLICE_X64Y7          FDCE                                         r  core_inst/sys/genblk1[13].RISCV/core/core/IBusSimplePlugin_injector_nextPcCalc_3_reg/C
                         clock pessimism             -0.150     3.123    
    SLICE_X64Y7          FDCE (Hold_DFF_SLICEM_C_D)
                                                      0.056     3.179    core_inst/sys/genblk1[13].RISCV/core/core/IBusSimplePlugin_injector_nextPcCalc_3_reg
  -------------------------------------------------------------------
                         required time                         -3.179    
                         arrival time                           3.210    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 core_inst/sys/genblk1[12].RISCV/core/status_reg_reg[1][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/genblk1[12].RISCV/core/stat_internal_read_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhzmhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhzmhz_mmcm_out rise@0.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.079ns (46.746%)  route 0.090ns (53.254%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.346ns
    Source Clock Delay      (SCD):    3.104ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Net Delay (Source):      1.437ns (routing 0.753ns, distribution 0.684ns)
  Clock Net Delay (Destination): 1.665ns (routing 0.836ns, distribution 0.829ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.613     1.204    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.474 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.166     1.640    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.667 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26716, routed)       1.437     3.104    core_inst/sys/genblk1[12].RISCV/core/clk_200mhzmhz_int
    SLICE_X88Y102        FDRE                                         r  core_inst/sys/genblk1[12].RISCV/core/status_reg_reg[1][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y102        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048     3.152 r  core_inst/sys/genblk1[12].RISCV/core/status_reg_reg[1][15]/Q
                         net (fo=3, routed)           0.074     3.226    core_inst/sys/genblk1[12].RISCV/core/status_reg_reg[1]_12[15]
    SLICE_X89Y102        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.031     3.257 r  core_inst/sys/genblk1[12].RISCV/core/stat_internal_read[15]_i_1__11/O
                         net (fo=1, routed)           0.016     3.273    core_inst/sys/genblk1[12].RISCV/core/stat_internal_read[15]_i_1__11_n_0
    SLICE_X89Y102        FDRE                                         r  core_inst/sys/genblk1[12].RISCV/core/stat_internal_read_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.720     1.649    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.442 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.208     1.650    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.681 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26716, routed)       1.665     3.346    core_inst/sys/genblk1[12].RISCV/core/clk_200mhzmhz_int
    SLICE_X89Y102        FDRE                                         r  core_inst/sys/genblk1[12].RISCV/core/stat_internal_read_reg[15]/C
                         clock pessimism             -0.160     3.186    
    SLICE_X89Y102        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.056     3.242    core_inst/sys/genblk1[12].RISCV/core/stat_internal_read_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.242    
                         arrival time                           3.273    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 core_inst/sys/genblk1[12].RISCV/core/status_reg_reg[1][22]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/genblk1[12].RISCV/core/stat_internal_read_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhzmhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhzmhz_mmcm_out rise@0.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.150ns  (logic 0.063ns (42.000%)  route 0.087ns (58.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.358ns
    Source Clock Delay      (SCD):    3.103ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Net Delay (Source):      1.436ns (routing 0.753ns, distribution 0.683ns)
  Clock Net Delay (Destination): 1.677ns (routing 0.836ns, distribution 0.841ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.613     1.204    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.474 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.166     1.640    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.667 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26716, routed)       1.436     3.103    core_inst/sys/genblk1[12].RISCV/core/clk_200mhzmhz_int
    SLICE_X90Y106        FDRE                                         r  core_inst/sys/genblk1[12].RISCV/core/status_reg_reg[1][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y106        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     3.151 r  core_inst/sys/genblk1[12].RISCV/core/status_reg_reg[1][22]/Q
                         net (fo=3, routed)           0.073     3.224    core_inst/sys/genblk1[12].RISCV/core/status_reg_reg[1]_12[22]
    SLICE_X90Y104        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.015     3.239 r  core_inst/sys/genblk1[12].RISCV/core/stat_internal_read[22]_i_1__11/O
                         net (fo=1, routed)           0.014     3.253    core_inst/sys/genblk1[12].RISCV/core/stat_internal_read[22]_i_1__11_n_0
    SLICE_X90Y104        FDRE                                         r  core_inst/sys/genblk1[12].RISCV/core/stat_internal_read_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.720     1.649    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.442 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.208     1.650    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.681 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26716, routed)       1.677     3.358    core_inst/sys/genblk1[12].RISCV/core/clk_200mhzmhz_int
    SLICE_X90Y104        FDRE                                         r  core_inst/sys/genblk1[12].RISCV/core/stat_internal_read_reg[22]/C
                         clock pessimism             -0.193     3.165    
    SLICE_X90Y104        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.056     3.221    core_inst/sys/genblk1[12].RISCV/core/stat_internal_read_reg[22]
  -------------------------------------------------------------------
                         required time                         -3.221    
                         arrival time                           3.253    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 core_inst/sys/genblk1[10].RISCV/core/core/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/genblk1[10].RISCV/core/core/CsrPlugin_mtval_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhzmhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhzmhz_mmcm_out rise@0.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.048ns (27.119%)  route 0.129ns (72.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.393ns
    Source Clock Delay      (SCD):    3.142ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Net Delay (Source):      1.475ns (routing 0.753ns, distribution 0.722ns)
  Clock Net Delay (Destination): 1.712ns (routing 0.836ns, distribution 0.876ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.613     1.204    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.474 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.166     1.640    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.667 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26716, routed)       1.475     3.142    core_inst/sys/genblk1[10].RISCV/core/core/clk_200mhzmhz_int
    SLICE_X91Y135        FDRE                                         r  core_inst/sys/genblk1[10].RISCV/core/core/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y135        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     3.190 r  core_inst/sys/genblk1[10].RISCV/core/core/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[16]/Q
                         net (fo=1, routed)           0.129     3.319    core_inst/sys/genblk1[10].RISCV/core/core/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[16]
    SLICE_X92Y136        FDRE                                         r  core_inst/sys/genblk1[10].RISCV/core/core/CsrPlugin_mtval_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.720     1.649    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.442 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.208     1.650    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.681 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26716, routed)       1.712     3.393    core_inst/sys/genblk1[10].RISCV/core/core/clk_200mhzmhz_int
    SLICE_X92Y136        FDRE                                         r  core_inst/sys/genblk1[10].RISCV/core/core/CsrPlugin_mtval_reg[16]/C
                         clock pessimism             -0.162     3.231    
    SLICE_X92Y136        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.055     3.286    core_inst/sys/genblk1[10].RISCV/core/core/CsrPlugin_mtval_reg[16]
  -------------------------------------------------------------------
                         required time                         -3.286    
                         arrival time                           3.319    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 core_inst/sys/genblk1[15].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/genblk1[15].RISCV/core/core/_zz_140__reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhzmhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhzmhz_mmcm_out rise@0.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.049ns (33.108%)  route 0.099ns (66.892%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.420ns
    Source Clock Delay      (SCD):    3.161ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Net Delay (Source):      1.494ns (routing 0.753ns, distribution 0.741ns)
  Clock Net Delay (Destination): 1.739ns (routing 0.836ns, distribution 0.903ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.613     1.204    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.474 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.166     1.640    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.667 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26716, routed)       1.494     3.161    core_inst/sys/genblk1[15].RISCV/core/core/clk_200mhzmhz_int
    SLICE_X37Y106        FDCE                                         r  core_inst/sys/genblk1[15].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y106        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     3.210 r  core_inst/sys/genblk1[15].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[15]/Q
                         net (fo=5, routed)           0.099     3.309    core_inst/sys/genblk1[15].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA[15]
    SLICE_X37Y107        FDRE                                         r  core_inst/sys/genblk1[15].RISCV/core/core/_zz_140__reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.720     1.649    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.442 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.208     1.650    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.681 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26716, routed)       1.739     3.420    core_inst/sys/genblk1[15].RISCV/core/core/clk_200mhzmhz_int
    SLICE_X37Y107        FDRE                                         r  core_inst/sys/genblk1[15].RISCV/core/core/_zz_140__reg[15]/C
                         clock pessimism             -0.200     3.220    
    SLICE_X37Y107        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.056     3.276    core_inst/sys/genblk1[15].RISCV/core/core/_zz_140__reg[15]
  -------------------------------------------------------------------
                         required time                         -3.276    
                         arrival time                           3.309    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 core_inst/sys/genblk1[13].RISCV/core/core/IBusSimplePlugin_fetchPc_pcReg_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/genblk1[13].RISCV/core/core/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhzmhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhzmhz_mmcm_out rise@0.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.078ns (45.614%)  route 0.093ns (54.386%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.267ns
    Source Clock Delay      (SCD):    3.035ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Net Delay (Source):      1.368ns (routing 0.753ns, distribution 0.615ns)
  Clock Net Delay (Destination): 1.586ns (routing 0.836ns, distribution 0.750ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.613     1.204    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.474 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.166     1.640    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.667 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26716, routed)       1.368     3.035    core_inst/sys/genblk1[13].RISCV/core/core/clk_200mhzmhz_int
    SLICE_X65Y12         FDCE                                         r  core_inst/sys/genblk1[13].RISCV/core/core/IBusSimplePlugin_fetchPc_pcReg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y12         FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     3.083 r  core_inst/sys/genblk1[13].RISCV/core/core/IBusSimplePlugin_fetchPc_pcReg_reg[27]/Q
                         net (fo=3, routed)           0.077     3.160    core_inst/sys/genblk1[13].RISCV/core/core/IBusSimplePlugin_fetchPc_pcReg[27]
    SLICE_X63Y13         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.030     3.190 r  core_inst/sys/genblk1[13].RISCV/core/core/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[27]_i_1__12/O
                         net (fo=1, routed)           0.016     3.206    core_inst/sys/genblk1[13].RISCV/core/core/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[27]_i_1__12_n_0
    SLICE_X63Y13         FDRE                                         r  core_inst/sys/genblk1[13].RISCV/core/core/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.720     1.649    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.442 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.208     1.650    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.681 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26716, routed)       1.586     3.267    core_inst/sys/genblk1[13].RISCV/core/core/clk_200mhzmhz_int
    SLICE_X63Y13         FDRE                                         r  core_inst/sys/genblk1[13].RISCV/core/core/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[27]/C
                         clock pessimism             -0.150     3.117    
    SLICE_X63Y13         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     3.173    core_inst/sys/genblk1[13].RISCV/core/core/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[27]
  -------------------------------------------------------------------
                         required time                         -3.173    
                         arrival time                           3.206    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 core_inst/sys/genblk1[9].RISCV/core/core/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/genblk1[9].RISCV/core/core/CsrPlugin_mtval_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhzmhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhzmhz_mmcm_out rise@0.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.049ns (34.028%)  route 0.095ns (65.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.283ns
    Source Clock Delay      (SCD):    3.042ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Net Delay (Source):      1.375ns (routing 0.753ns, distribution 0.622ns)
  Clock Net Delay (Destination): 1.602ns (routing 0.836ns, distribution 0.766ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.613     1.204    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.474 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.166     1.640    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.667 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26716, routed)       1.375     3.042    core_inst/sys/genblk1[9].RISCV/core/core/clk_200mhzmhz_int
    SLICE_X70Y135        FDRE                                         r  core_inst/sys/genblk1[9].RISCV/core/core/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y135        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     3.091 r  core_inst/sys/genblk1[9].RISCV/core/core/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[20]/Q
                         net (fo=1, routed)           0.095     3.186    core_inst/sys/genblk1[9].RISCV/core/core/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[20]
    SLICE_X70Y137        FDRE                                         r  core_inst/sys/genblk1[9].RISCV/core/core/CsrPlugin_mtval_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.720     1.649    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.442 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.208     1.650    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.681 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26716, routed)       1.602     3.283    core_inst/sys/genblk1[9].RISCV/core/core/clk_200mhzmhz_int
    SLICE_X70Y137        FDRE                                         r  core_inst/sys/genblk1[9].RISCV/core/core/CsrPlugin_mtval_reg[20]/C
                         clock pessimism             -0.186     3.097    
    SLICE_X70Y137        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.056     3.153    core_inst/sys/genblk1[9].RISCV/core/core/CsrPlugin_mtval_reg[20]
  -------------------------------------------------------------------
                         required time                         -3.153    
                         arrival time                           3.186    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 core_inst/sys/genblk1[5].RISCV/core/core/IBusSimplePlugin_rspJoin_rspBuffer_c/risingOccupancy_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/genblk1[5].RISCV/core/core/_zz_97__reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhzmhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhzmhz_mmcm_out rise@0.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.064ns (38.788%)  route 0.101ns (61.212%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.338ns
    Source Clock Delay      (SCD):    3.104ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Net Delay (Source):      1.437ns (routing 0.753ns, distribution 0.684ns)
  Clock Net Delay (Destination): 1.657ns (routing 0.836ns, distribution 0.821ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.613     1.204    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.474 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.166     1.640    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.667 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26716, routed)       1.437     3.104    core_inst/sys/genblk1[5].RISCV/core/core/IBusSimplePlugin_rspJoin_rspBuffer_c/clk_200mhzmhz_int
    SLICE_X87Y38         FDCE                                         r  core_inst/sys/genblk1[5].RISCV/core/core/IBusSimplePlugin_rspJoin_rspBuffer_c/risingOccupancy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y38         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     3.153 r  core_inst/sys/genblk1[5].RISCV/core/core/IBusSimplePlugin_rspJoin_rspBuffer_c/risingOccupancy_reg/Q
                         net (fo=37, routed)          0.085     3.238    core_inst/sys/genblk1[5].RISCV/core/core/IBusSimplePlugin_rspJoin_rspBuffer_c/risingOccupancy_reg_0
    SLICE_X86Y37         LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.015     3.253 r  core_inst/sys/genblk1[5].RISCV/core/core/IBusSimplePlugin_rspJoin_rspBuffer_c/_zz_97_[13]_i_1__4/O
                         net (fo=1, routed)           0.016     3.269    core_inst/sys/genblk1[5].RISCV/core/core/IBusSimplePlugin_rspJoin_rspBuffer_c_io_pop_payload_inst[13]
    SLICE_X86Y37         FDRE                                         r  core_inst/sys/genblk1[5].RISCV/core/core/_zz_97__reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.720     1.649    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.442 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.208     1.650    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.681 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26716, routed)       1.657     3.338    core_inst/sys/genblk1[5].RISCV/core/core/clk_200mhzmhz_int
    SLICE_X86Y37         FDRE                                         r  core_inst/sys/genblk1[5].RISCV/core/core/_zz_97__reg[13]/C
                         clock pessimism             -0.159     3.179    
    SLICE_X86Y37         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.056     3.235    core_inst/sys/genblk1[5].RISCV/core/core/_zz_97__reg[13]
  -------------------------------------------------------------------
                         required time                         -3.235    
                         arrival time                           3.269    
  -------------------------------------------------------------------
                         slack                                  0.033    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_200mhzmhz_mmcm_out
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_mmcm_inst2/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.961         5.000       3.039      RAMB36_X8Y3   core_inst/sys/genblk1[11].RISCV/core/imem/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.961         5.000       3.039      RAMB36_X6Y31  core_inst/sys/genblk1[14].RISCV/core/dmem/mem_reg_7/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.961         5.000       3.039      RAMB36_X6Y31  core_inst/sys/genblk1[14].RISCV/core/dmem/mem_reg_7/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.961         5.000       3.039      RAMB36_X9Y11  core_inst/sys/genblk1[2].RISCV/core/dmem/mem_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.961         5.000       3.039      RAMB36_X9Y11  core_inst/sys/genblk1[2].RISCV/core/dmem/mem_reg_4/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.961         5.000       3.039      RAMB36_X7Y8   core_inst/sys/genblk1[5].RISCV/core/dmem/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.961         5.000       3.039      RAMB36_X7Y8   core_inst/sys/genblk1[5].RISCV/core/dmem/mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.961         5.000       3.039      RAMB36_X7Y27  core_inst/sys/genblk1[9].RISCV/core/imem/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.961         5.000       3.039      RAMB36_X9Y14  core_inst/sys/genblk1[2].RISCV/core/dmem/mem_reg_5/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.961         5.000       3.039      RAMB36_X9Y14  core_inst/sys/genblk1[2].RISCV/core/dmem/mem_reg_5/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.980         2.500       1.520      RAMB36_X6Y31  core_inst/sys/genblk1[14].RISCV/core/dmem/mem_reg_7/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.980         2.500       1.520      RAMB36_X7Y27  core_inst/sys/genblk1[9].RISCV/core/imem/mem_reg_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.980         2.500       1.520      RAMB36_X9Y12  core_inst/sys/genblk1[2].RISCV/core/dmem/mem_reg_6/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.980         2.500       1.520      RAMB36_X9Y13  core_inst/sys/genblk1[2].RISCV/core/dmem/mem_reg_7/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.980         2.500       1.520      RAMB36_X6Y34  core_inst/sys/genblk1[14].RISCV/core/imem/mem_reg_1/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.980         2.500       1.520      RAMB36_X7Y14  core_inst/sys/genblk1[8].RISCV/core/dmem/mem_reg_1/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.980         2.500       1.520      RAMB36_X6Y17  core_inst/sys/genblk1[8].RISCV/core/dmem/mem_reg_2/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.980         2.500       1.520      RAMB36_X9Y25  core_inst/sys/genblk1[10].RISCV/core/dmem/mem_reg_3/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.980         2.500       1.520      RAMB36_X7Y11  core_inst/sys/genblk1[8].RISCV/core/dmem/mem_reg_3/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.980         2.500       1.520      RAMB36_X7Y11  core_inst/sys/genblk1[8].RISCV/core/dmem/mem_reg_3/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.980         2.500       1.520      RAMB36_X8Y3   core_inst/sys/genblk1[11].RISCV/core/imem/mem_reg_1/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.980         2.500       1.520      RAMB36_X6Y31  core_inst/sys/genblk1[14].RISCV/core/dmem/mem_reg_7/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.980         2.500       1.520      RAMB36_X7Y8   core_inst/sys/genblk1[5].RISCV/core/dmem/mem_reg_1/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.980         2.500       1.520      RAMB36_X9Y14  core_inst/sys/genblk1[2].RISCV/core/dmem/mem_reg_5/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.980         2.500       1.520      RAMB36_X7Y28  core_inst/sys/genblk1[9].RISCV/core/imem/mem_reg_1/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.980         2.500       1.520      RAMB36_X9Y12  core_inst/sys/genblk1[2].RISCV/core/dmem/mem_reg_6/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.980         2.500       1.520      RAMB36_X8Y9   core_inst/sys/genblk1[5].RISCV/core/dmem/mem_reg_3/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.980         2.500       1.520      RAMB36_X8Y9   core_inst/sys/genblk1[5].RISCV/core/dmem/mem_reg_3/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.980         2.500       1.520      RAMB36_X8Y8   core_inst/sys/genblk1[5].RISCV/core/dmem/mem_reg_4/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.980         2.500       1.520      RAMB36_X8Y8   core_inst/sys/genblk1[5].RISCV/core/dmem/mem_reg_4/CLKBWRCLK



---------------------------------------------------------------------------------------------------
From Clock:  rxoutclk_out[0]
  To Clock:  rxoutclk_out[0]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.410ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxoutclk_out[0]
Waveform(ns):       { 0.000 1.600 }
Period(ns):         3.200
Sources:            { sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     BUFG_GT/I               n/a                      1.379         3.200       1.821      BUFG_GT_X0Y84        genblk1[0].bufg_gt_rx_usrclk2_0_inst/I
Min Period        n/a     BUFG_GT/I               n/a                      1.379         3.200       1.821      BUFG_GT_X0Y85        genblk1[0].bufg_gt_rx_usrclk_0_inst/I
Min Period        n/a     FDCE/C                  n/a                      0.550         3.200       2.650      SLICE_X100Y201       genblk1[0].gt_userclk_rx_active_reg[0]/C
Low Pulse Width   Fast    FDCE/C                  n/a                      0.275         1.600       1.325      SLICE_X100Y201       genblk1[0].gt_userclk_rx_active_reg[0]/C
Low Pulse Width   Slow    FDCE/C                  n/a                      0.275         1.600       1.325      SLICE_X100Y201       genblk1[0].gt_userclk_rx_active_reg[0]/C
High Pulse Width  Slow    FDCE/C                  n/a                      0.275         1.600       1.325      SLICE_X100Y201       genblk1[0].gt_userclk_rx_active_reg[0]/C
High Pulse Width  Fast    FDCE/C                  n/a                      0.275         1.600       1.325      SLICE_X100Y201       genblk1[0].gt_userclk_rx_active_reg[0]/C
Max Skew          Fast    GTHE3_CHANNEL/RXUSRCLK  GTHE3_CHANNEL/RXUSRCLK2  0.519         0.109       0.410      GTHE3_CHANNEL_X0Y12  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK  GTHE3_CHANNEL/RXUSRCLK2  0.516         0.093       0.423      GTHE3_CHANNEL_X0Y12  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  gt_rxusrclk2_0
  To Clock:  gt_rxusrclk2_0

Setup :            0  Failing Endpoints,  Worst Slack        1.229ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.585ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.229ns  (required time - arrival time)
  Source:                 core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_0 rise@6.400ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        5.077ns  (logic 1.324ns (26.078%)  route 3.753ns (73.922%))
  Logic Levels:           8  (LUT5=1 LUT6=7)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.870ns = ( 8.270 - 6.400 ) 
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.751ns (routing 0.311ns, distribution 1.440ns)
  Clock Net Delay (Destination): 1.541ns (routing 0.278ns, distribution 1.263ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         1.751     2.148    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[0]_0
    SLICE_X87Y183        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y183        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.262 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=153, routed)         0.904     3.166    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/eth_crc_32/crc_state3_reg[11][0]
    SLICE_X89Y192        LUT5 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.173     3.339 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/eth_crc_32/i_/crc_state3[0]_i_3__0/O
                         net (fo=8, routed)           0.369     3.708    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/eth_crc_32/i_/crc_state3[0]_i_3__0_n_0
    SLICE_X88Y196        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.132     3.840 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/eth_crc_32/i_/crc_state3[31]_i_6__0/O
                         net (fo=4, routed)           0.231     4.071    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/eth_crc_32/i_/crc_state3[31]_i_6__0_n_0
    SLICE_X90Y195        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.070     4.141 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/eth_crc_32/i_/crc_state3[23]_i_2__0/O
                         net (fo=4, routed)           0.580     4.721    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/eth_crc_32_n_43
    SLICE_X87Y197        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.185     4.906 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_i_112__0/O
                         net (fo=1, routed)           0.526     5.432    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_i_112__0_n_0
    SLICE_X89Y197        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.173     5.605 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_i_35__0/O
                         net (fo=1, routed)           0.282     5.887    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_i_35__0_n_0
    SLICE_X89Y194        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.115     6.002 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_i_11__0/O
                         net (fo=1, routed)           0.686     6.688    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_i_11__0_n_0
    SLICE_X86Y185        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.189     6.877 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_i_2__0/O
                         net (fo=1, routed)           0.146     7.023    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_i_2__0_n_0
    SLICE_X86Y184        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.173     7.196 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_i_1__0/O
                         net (fo=1, routed)           0.029     7.225    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_next
    SLICE_X86Y184        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         1.541     8.270    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[0]_0
    SLICE_X86Y184        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_reg/C
                         clock pessimism              0.160     8.430    
                         clock uncertainty           -0.035     8.395    
    SLICE_X86Y184        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.059     8.454    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_reg
  -------------------------------------------------------------------
                         required time                          8.454    
                         arrival time                          -7.225    
  -------------------------------------------------------------------
                         slack                                  1.229    

Slack (MET) :             1.819ns  (required time - arrival time)
  Source:                 core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_0 rise@6.400ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        4.289ns  (logic 0.774ns (18.046%)  route 3.515ns (81.954%))
  Logic Levels:           8  (LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.868ns = ( 8.268 - 6.400 ) 
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.746ns (routing 0.311ns, distribution 1.435ns)
  Clock Net Delay (Destination): 1.539ns (routing 0.278ns, distribution 1.261ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         1.746     2.143    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[0]_0
    SLICE_X88Y187        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y187        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     2.256 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[1]/Q
                         net (fo=6, routed)           0.574     2.830    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg_n_0_[1]
    SLICE_X86Y185        LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.072     2.902 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[4]_i_3__0/O
                         net (fo=2, routed)           0.461     3.363    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[4]_i_3__0_n_0
    SLICE_X88Y185        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.041     3.404 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[4]_i_2__0/O
                         net (fo=5, routed)           0.446     3.850    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[4]_i_2__0_n_0
    SLICE_X87Y185        LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.115     3.965 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_4__0/O
                         net (fo=3, routed)           0.063     4.028    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_4__0_n_0
    SLICE_X87Y185        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.071     4.099 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[1]_i_2__0/O
                         net (fo=4, routed)           0.202     4.301    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[1]_i_2__0_n_0
    SLICE_X87Y184        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.041     4.342 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[1]_i_1__0/O
                         net (fo=5, routed)           0.403     4.745    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/p_0_in__0[1]
    SLICE_X88Y184        LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.189     4.934 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/i___105_i_1__0/O
                         net (fo=14, routed)          0.470     5.404    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxc_d0_reg[3]_0
    SLICE_X87Y183        LUT4 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.091     5.495 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg[63]_i_2__1/O
                         net (fo=4, routed)           0.138     5.633    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg[63]_i_2__1_n_0
    SLICE_X87Y183        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.041     5.674 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg[63]_i_1__1/O
                         net (fo=64, routed)          0.758     6.432    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg[63]_i_1__1_n_0
    SLICE_X86Y173        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         1.539     8.268    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[0]_0
    SLICE_X86Y173        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[21]/C
                         clock pessimism              0.101     8.369    
                         clock uncertainty           -0.035     8.334    
    SLICE_X86Y173        FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.083     8.251    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[21]
  -------------------------------------------------------------------
                         required time                          8.251    
                         arrival time                          -6.432    
  -------------------------------------------------------------------
                         slack                                  1.819    

Slack (MET) :             1.819ns  (required time - arrival time)
  Source:                 core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_0 rise@6.400ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        4.289ns  (logic 0.774ns (18.046%)  route 3.515ns (81.954%))
  Logic Levels:           8  (LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.868ns = ( 8.268 - 6.400 ) 
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.746ns (routing 0.311ns, distribution 1.435ns)
  Clock Net Delay (Destination): 1.539ns (routing 0.278ns, distribution 1.261ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         1.746     2.143    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[0]_0
    SLICE_X88Y187        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y187        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     2.256 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[1]/Q
                         net (fo=6, routed)           0.574     2.830    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg_n_0_[1]
    SLICE_X86Y185        LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.072     2.902 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[4]_i_3__0/O
                         net (fo=2, routed)           0.461     3.363    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[4]_i_3__0_n_0
    SLICE_X88Y185        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.041     3.404 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[4]_i_2__0/O
                         net (fo=5, routed)           0.446     3.850    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[4]_i_2__0_n_0
    SLICE_X87Y185        LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.115     3.965 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_4__0/O
                         net (fo=3, routed)           0.063     4.028    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_4__0_n_0
    SLICE_X87Y185        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.071     4.099 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[1]_i_2__0/O
                         net (fo=4, routed)           0.202     4.301    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[1]_i_2__0_n_0
    SLICE_X87Y184        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.041     4.342 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[1]_i_1__0/O
                         net (fo=5, routed)           0.403     4.745    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/p_0_in__0[1]
    SLICE_X88Y184        LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.189     4.934 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/i___105_i_1__0/O
                         net (fo=14, routed)          0.470     5.404    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxc_d0_reg[3]_0
    SLICE_X87Y183        LUT4 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.091     5.495 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg[63]_i_2__1/O
                         net (fo=4, routed)           0.138     5.633    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg[63]_i_2__1_n_0
    SLICE_X87Y183        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.041     5.674 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg[63]_i_1__1/O
                         net (fo=64, routed)          0.758     6.432    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg[63]_i_1__1_n_0
    SLICE_X86Y173        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         1.539     8.268    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[0]_0
    SLICE_X86Y173        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[22]/C
                         clock pessimism              0.101     8.369    
                         clock uncertainty           -0.035     8.334    
    SLICE_X86Y173        FDRE (Setup_EFF2_SLICEL_C_R)
                                                     -0.083     8.251    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[22]
  -------------------------------------------------------------------
                         required time                          8.251    
                         arrival time                          -6.432    
  -------------------------------------------------------------------
                         slack                                  1.819    

Slack (MET) :             1.842ns  (required time - arrival time)
  Source:                 core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state_reg[20]/S
                            (rising edge-triggered cell FDSE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_0 rise@6.400ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        4.329ns  (logic 0.682ns (15.754%)  route 3.647ns (84.246%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.872ns = ( 8.272 - 6.400 ) 
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.746ns (routing 0.311ns, distribution 1.435ns)
  Clock Net Delay (Destination): 1.543ns (routing 0.278ns, distribution 1.265ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         1.746     2.143    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[0]_0
    SLICE_X88Y187        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y187        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     2.256 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[1]/Q
                         net (fo=6, routed)           0.574     2.830    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg_n_0_[1]
    SLICE_X86Y185        LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.072     2.902 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[4]_i_3__0/O
                         net (fo=2, routed)           0.461     3.363    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[4]_i_3__0_n_0
    SLICE_X88Y185        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.041     3.404 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[4]_i_2__0/O
                         net (fo=5, routed)           0.446     3.850    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[4]_i_2__0_n_0
    SLICE_X87Y185        LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.115     3.965 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_4__0/O
                         net (fo=3, routed)           0.063     4.028    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_4__0_n_0
    SLICE_X87Y185        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.071     4.099 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[1]_i_2__0/O
                         net (fo=4, routed)           0.202     4.301    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[1]_i_2__0_n_0
    SLICE_X87Y184        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.041     4.342 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[1]_i_1__0/O
                         net (fo=5, routed)           0.403     4.745    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/p_0_in__0[1]
    SLICE_X88Y184        LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.189     4.934 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/i___105_i_1__0/O
                         net (fo=14, routed)          0.272     5.206    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxc_d0_reg[3]_0
    SLICE_X88Y184        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.040     5.246 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state[31]_i_1__1/O
                         net (fo=65, routed)          1.226     6.472    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3
    SLICE_X83Y188        FDSE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state_reg[20]/S
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         1.543     8.272    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[0]_0
    SLICE_X83Y188        FDSE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state_reg[20]/C
                         clock pessimism              0.160     8.432    
                         clock uncertainty           -0.035     8.397    
    SLICE_X83Y188        FDSE (Setup_EFF_SLICEL_C_S)
                                                     -0.083     8.314    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state_reg[20]
  -------------------------------------------------------------------
                         required time                          8.314    
                         arrival time                          -6.472    
  -------------------------------------------------------------------
                         slack                                  1.842    

Slack (MET) :             1.882ns  (required time - arrival time)
  Source:                 core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[51]/R
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_0 rise@6.400ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        4.226ns  (logic 0.774ns (18.315%)  route 3.452ns (81.685%))
  Logic Levels:           8  (LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.868ns = ( 8.268 - 6.400 ) 
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.746ns (routing 0.311ns, distribution 1.435ns)
  Clock Net Delay (Destination): 1.539ns (routing 0.278ns, distribution 1.261ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         1.746     2.143    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[0]_0
    SLICE_X88Y187        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y187        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     2.256 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[1]/Q
                         net (fo=6, routed)           0.574     2.830    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg_n_0_[1]
    SLICE_X86Y185        LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.072     2.902 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[4]_i_3__0/O
                         net (fo=2, routed)           0.461     3.363    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[4]_i_3__0_n_0
    SLICE_X88Y185        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.041     3.404 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[4]_i_2__0/O
                         net (fo=5, routed)           0.446     3.850    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[4]_i_2__0_n_0
    SLICE_X87Y185        LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.115     3.965 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_4__0/O
                         net (fo=3, routed)           0.063     4.028    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_4__0_n_0
    SLICE_X87Y185        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.071     4.099 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[1]_i_2__0/O
                         net (fo=4, routed)           0.202     4.301    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[1]_i_2__0_n_0
    SLICE_X87Y184        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.041     4.342 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[1]_i_1__0/O
                         net (fo=5, routed)           0.403     4.745    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/p_0_in__0[1]
    SLICE_X88Y184        LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.189     4.934 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/i___105_i_1__0/O
                         net (fo=14, routed)          0.470     5.404    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxc_d0_reg[3]_0
    SLICE_X87Y183        LUT4 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.091     5.495 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg[63]_i_2__1/O
                         net (fo=4, routed)           0.138     5.633    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg[63]_i_2__1_n_0
    SLICE_X87Y183        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.041     5.674 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg[63]_i_1__1/O
                         net (fo=64, routed)          0.695     6.369    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg[63]_i_1__1_n_0
    SLICE_X86Y174        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[51]/R
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         1.539     8.268    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[0]_0
    SLICE_X86Y174        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[51]/C
                         clock pessimism              0.101     8.369    
                         clock uncertainty           -0.035     8.334    
    SLICE_X86Y174        FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.083     8.251    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[51]
  -------------------------------------------------------------------
                         required time                          8.251    
                         arrival time                          -6.369    
  -------------------------------------------------------------------
                         slack                                  1.882    

Slack (MET) :             1.882ns  (required time - arrival time)
  Source:                 core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[52]/R
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_0 rise@6.400ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        4.226ns  (logic 0.774ns (18.315%)  route 3.452ns (81.685%))
  Logic Levels:           8  (LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.868ns = ( 8.268 - 6.400 ) 
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.746ns (routing 0.311ns, distribution 1.435ns)
  Clock Net Delay (Destination): 1.539ns (routing 0.278ns, distribution 1.261ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         1.746     2.143    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[0]_0
    SLICE_X88Y187        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y187        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     2.256 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[1]/Q
                         net (fo=6, routed)           0.574     2.830    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg_n_0_[1]
    SLICE_X86Y185        LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.072     2.902 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[4]_i_3__0/O
                         net (fo=2, routed)           0.461     3.363    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[4]_i_3__0_n_0
    SLICE_X88Y185        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.041     3.404 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[4]_i_2__0/O
                         net (fo=5, routed)           0.446     3.850    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[4]_i_2__0_n_0
    SLICE_X87Y185        LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.115     3.965 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_4__0/O
                         net (fo=3, routed)           0.063     4.028    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_4__0_n_0
    SLICE_X87Y185        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.071     4.099 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[1]_i_2__0/O
                         net (fo=4, routed)           0.202     4.301    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[1]_i_2__0_n_0
    SLICE_X87Y184        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.041     4.342 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[1]_i_1__0/O
                         net (fo=5, routed)           0.403     4.745    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/p_0_in__0[1]
    SLICE_X88Y184        LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.189     4.934 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/i___105_i_1__0/O
                         net (fo=14, routed)          0.470     5.404    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxc_d0_reg[3]_0
    SLICE_X87Y183        LUT4 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.091     5.495 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg[63]_i_2__1/O
                         net (fo=4, routed)           0.138     5.633    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg[63]_i_2__1_n_0
    SLICE_X87Y183        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.041     5.674 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg[63]_i_1__1/O
                         net (fo=64, routed)          0.695     6.369    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg[63]_i_1__1_n_0
    SLICE_X86Y174        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[52]/R
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         1.539     8.268    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[0]_0
    SLICE_X86Y174        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[52]/C
                         clock pessimism              0.101     8.369    
                         clock uncertainty           -0.035     8.334    
    SLICE_X86Y174        FDRE (Setup_EFF2_SLICEL_C_R)
                                                     -0.083     8.251    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[52]
  -------------------------------------------------------------------
                         required time                          8.251    
                         arrival time                          -6.369    
  -------------------------------------------------------------------
                         slack                                  1.882    

Slack (MET) :             1.882ns  (required time - arrival time)
  Source:                 core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_0 rise@6.400ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        4.226ns  (logic 0.774ns (18.315%)  route 3.452ns (81.685%))
  Logic Levels:           8  (LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.868ns = ( 8.268 - 6.400 ) 
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.746ns (routing 0.311ns, distribution 1.435ns)
  Clock Net Delay (Destination): 1.539ns (routing 0.278ns, distribution 1.261ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         1.746     2.143    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[0]_0
    SLICE_X88Y187        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y187        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     2.256 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[1]/Q
                         net (fo=6, routed)           0.574     2.830    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg_n_0_[1]
    SLICE_X86Y185        LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.072     2.902 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[4]_i_3__0/O
                         net (fo=2, routed)           0.461     3.363    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[4]_i_3__0_n_0
    SLICE_X88Y185        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.041     3.404 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[4]_i_2__0/O
                         net (fo=5, routed)           0.446     3.850    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[4]_i_2__0_n_0
    SLICE_X87Y185        LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.115     3.965 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_4__0/O
                         net (fo=3, routed)           0.063     4.028    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_4__0_n_0
    SLICE_X87Y185        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.071     4.099 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[1]_i_2__0/O
                         net (fo=4, routed)           0.202     4.301    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[1]_i_2__0_n_0
    SLICE_X87Y184        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.041     4.342 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[1]_i_1__0/O
                         net (fo=5, routed)           0.403     4.745    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/p_0_in__0[1]
    SLICE_X88Y184        LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.189     4.934 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/i___105_i_1__0/O
                         net (fo=14, routed)          0.470     5.404    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxc_d0_reg[3]_0
    SLICE_X87Y183        LUT4 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.091     5.495 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg[63]_i_2__1/O
                         net (fo=4, routed)           0.138     5.633    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg[63]_i_2__1_n_0
    SLICE_X87Y183        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.041     5.674 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg[63]_i_1__1/O
                         net (fo=64, routed)          0.695     6.369    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg[63]_i_1__1_n_0
    SLICE_X86Y174        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         1.539     8.268    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[0]_0
    SLICE_X86Y174        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[7]/C
                         clock pessimism              0.101     8.369    
                         clock uncertainty           -0.035     8.334    
    SLICE_X86Y174        FDRE (Setup_FFF_SLICEL_C_R)
                                                     -0.083     8.251    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          8.251    
                         arrival time                          -6.369    
  -------------------------------------------------------------------
                         slack                                  1.882    

Slack (MET) :             1.882ns  (required time - arrival time)
  Source:                 core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_0 rise@6.400ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        4.226ns  (logic 0.774ns (18.315%)  route 3.452ns (81.685%))
  Logic Levels:           8  (LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.868ns = ( 8.268 - 6.400 ) 
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.746ns (routing 0.311ns, distribution 1.435ns)
  Clock Net Delay (Destination): 1.539ns (routing 0.278ns, distribution 1.261ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         1.746     2.143    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[0]_0
    SLICE_X88Y187        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y187        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     2.256 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[1]/Q
                         net (fo=6, routed)           0.574     2.830    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg_n_0_[1]
    SLICE_X86Y185        LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.072     2.902 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[4]_i_3__0/O
                         net (fo=2, routed)           0.461     3.363    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[4]_i_3__0_n_0
    SLICE_X88Y185        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.041     3.404 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[4]_i_2__0/O
                         net (fo=5, routed)           0.446     3.850    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[4]_i_2__0_n_0
    SLICE_X87Y185        LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.115     3.965 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_4__0/O
                         net (fo=3, routed)           0.063     4.028    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_4__0_n_0
    SLICE_X87Y185        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.071     4.099 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[1]_i_2__0/O
                         net (fo=4, routed)           0.202     4.301    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[1]_i_2__0_n_0
    SLICE_X87Y184        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.041     4.342 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[1]_i_1__0/O
                         net (fo=5, routed)           0.403     4.745    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/p_0_in__0[1]
    SLICE_X88Y184        LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.189     4.934 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/i___105_i_1__0/O
                         net (fo=14, routed)          0.470     5.404    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxc_d0_reg[3]_0
    SLICE_X87Y183        LUT4 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.091     5.495 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg[63]_i_2__1/O
                         net (fo=4, routed)           0.138     5.633    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg[63]_i_2__1_n_0
    SLICE_X87Y183        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.041     5.674 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg[63]_i_1__1/O
                         net (fo=64, routed)          0.695     6.369    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg[63]_i_1__1_n_0
    SLICE_X86Y174        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         1.539     8.268    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[0]_0
    SLICE_X86Y174        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[8]/C
                         clock pessimism              0.101     8.369    
                         clock uncertainty           -0.035     8.334    
    SLICE_X86Y174        FDRE (Setup_FFF2_SLICEL_C_R)
                                                     -0.083     8.251    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          8.251    
                         arrival time                          -6.369    
  -------------------------------------------------------------------
                         slack                                  1.882    

Slack (MET) :             1.895ns  (required time - arrival time)
  Source:                 core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_0 rise@6.400ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        4.282ns  (logic 0.682ns (15.927%)  route 3.600ns (84.073%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.878ns = ( 8.278 - 6.400 ) 
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.746ns (routing 0.311ns, distribution 1.435ns)
  Clock Net Delay (Destination): 1.549ns (routing 0.278ns, distribution 1.271ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         1.746     2.143    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[0]_0
    SLICE_X88Y187        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y187        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     2.256 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[1]/Q
                         net (fo=6, routed)           0.574     2.830    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg_n_0_[1]
    SLICE_X86Y185        LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.072     2.902 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[4]_i_3__0/O
                         net (fo=2, routed)           0.461     3.363    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[4]_i_3__0_n_0
    SLICE_X88Y185        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.041     3.404 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[4]_i_2__0/O
                         net (fo=5, routed)           0.446     3.850    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[4]_i_2__0_n_0
    SLICE_X87Y185        LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.115     3.965 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_4__0/O
                         net (fo=3, routed)           0.063     4.028    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_4__0_n_0
    SLICE_X87Y185        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.071     4.099 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[1]_i_2__0/O
                         net (fo=4, routed)           0.202     4.301    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[1]_i_2__0_n_0
    SLICE_X87Y184        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.041     4.342 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[1]_i_1__0/O
                         net (fo=5, routed)           0.403     4.745    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/p_0_in__0[1]
    SLICE_X88Y184        LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.189     4.934 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/i___105_i_1__0/O
                         net (fo=14, routed)          0.272     5.206    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxc_d0_reg[3]_0
    SLICE_X88Y184        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.040     5.246 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state[31]_i_1__1/O
                         net (fo=65, routed)          1.179     6.425    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3
    SLICE_X82Y189        FDSE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         1.549     8.278    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[0]_0
    SLICE_X82Y189        FDSE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state_reg[10]/C
                         clock pessimism              0.160     8.438    
                         clock uncertainty           -0.035     8.403    
    SLICE_X82Y189        FDSE (Setup_EFF_SLICEM_C_S)
                                                     -0.083     8.320    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state_reg[10]
  -------------------------------------------------------------------
                         required time                          8.320    
                         arrival time                          -6.425    
  -------------------------------------------------------------------
                         slack                                  1.895    

Slack (MET) :             1.895ns  (required time - arrival time)
  Source:                 core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state_reg[19]/S
                            (rising edge-triggered cell FDSE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_0 rise@6.400ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        4.276ns  (logic 0.682ns (15.949%)  route 3.594ns (84.051%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.872ns = ( 8.272 - 6.400 ) 
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.746ns (routing 0.311ns, distribution 1.435ns)
  Clock Net Delay (Destination): 1.543ns (routing 0.278ns, distribution 1.265ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         1.746     2.143    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[0]_0
    SLICE_X88Y187        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y187        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     2.256 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[1]/Q
                         net (fo=6, routed)           0.574     2.830    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg_n_0_[1]
    SLICE_X86Y185        LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.072     2.902 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[4]_i_3__0/O
                         net (fo=2, routed)           0.461     3.363    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[4]_i_3__0_n_0
    SLICE_X88Y185        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.041     3.404 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[4]_i_2__0/O
                         net (fo=5, routed)           0.446     3.850    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[4]_i_2__0_n_0
    SLICE_X87Y185        LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.115     3.965 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_4__0/O
                         net (fo=3, routed)           0.063     4.028    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_4__0_n_0
    SLICE_X87Y185        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.071     4.099 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[1]_i_2__0/O
                         net (fo=4, routed)           0.202     4.301    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[1]_i_2__0_n_0
    SLICE_X87Y184        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.041     4.342 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[1]_i_1__0/O
                         net (fo=5, routed)           0.403     4.745    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/p_0_in__0[1]
    SLICE_X88Y184        LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.189     4.934 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/i___105_i_1__0/O
                         net (fo=14, routed)          0.272     5.206    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxc_d0_reg[3]_0
    SLICE_X88Y184        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.040     5.246 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state[31]_i_1__1/O
                         net (fo=65, routed)          1.173     6.419    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3
    SLICE_X85Y188        FDSE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state_reg[19]/S
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         1.543     8.272    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[0]_0
    SLICE_X85Y188        FDSE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state_reg[19]/C
                         clock pessimism              0.160     8.432    
                         clock uncertainty           -0.035     8.397    
    SLICE_X85Y188        FDSE (Setup_EFF_SLICEL_C_S)
                                                     -0.083     8.314    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state_reg[19]
  -------------------------------------------------------------------
                         required time                          8.314    
                         arrival time                          -6.419    
  -------------------------------------------------------------------
                         slack                                  1.895    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_0 rise@0.000ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.048ns (20.000%)  route 0.192ns (80.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.087ns
    Source Clock Delay      (SCD):    0.864ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Net Delay (Source):      0.746ns (routing 0.158ns, distribution 0.588ns)
  Clock Net Delay (Destination): 0.922ns (routing 0.184ns, distribution 0.738ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.746     0.864    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[0]_0
    SLICE_X86Y185        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y185        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048     0.912 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d1_reg[27]/Q
                         net (fo=1, routed)           0.192     1.104    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d1__0[27]
    SLICE_X86Y178        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.922     1.087    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[0]_0
    SLICE_X86Y178        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[27]/C
                         clock pessimism             -0.073     1.014    
    SLICE_X86Y178        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.056     1.070    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.070    
                         arrival time                           1.104    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 core_inst/sys/eth_dma_0/rx_fifo/wr_ptr_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_0/rx_fifo/wr_ptr_cur_gray_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_0 rise@0.000ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.064ns (40.000%)  route 0.096ns (60.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.097ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Net Delay (Source):      0.784ns (routing 0.158ns, distribution 0.626ns)
  Clock Net Delay (Destination): 0.932ns (routing 0.184ns, distribution 0.748ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.784     0.902    core_inst/sys/eth_dma_0/rx_fifo/mem_reg_0_4
    SLICE_X79Y177        FDRE                                         r  core_inst/sys/eth_dma_0/rx_fifo/wr_ptr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y177        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.049     0.951 r  core_inst/sys/eth_dma_0/rx_fifo/wr_ptr_reg_reg[6]/Q
                         net (fo=5, routed)           0.084     1.035    core_inst/sys/eth_dma_0/rx_fifo/wr_ptr_cur_gray_next1[5]
    SLICE_X81Y177        LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.015     1.050 r  core_inst/sys/eth_dma_0/rx_fifo/wr_ptr_cur_gray_reg[6]_i_1__0/O
                         net (fo=1, routed)           0.012     1.062    core_inst/sys/eth_dma_0/rx_fifo/wr_ptr_cur_gray_reg[6]_i_1__0_n_0
    SLICE_X81Y177        FDRE                                         r  core_inst/sys/eth_dma_0/rx_fifo/wr_ptr_cur_gray_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.932     1.097    core_inst/sys/eth_dma_0/rx_fifo/mem_reg_0_4
    SLICE_X81Y177        FDRE                                         r  core_inst/sys/eth_dma_0/rx_fifo/wr_ptr_cur_gray_reg_reg[6]/C
                         clock pessimism             -0.126     0.971    
    SLICE_X81Y177        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.056     1.027    core_inst/sys/eth_dma_0/rx_fifo/wr_ptr_cur_gray_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.027    
                         arrival time                           1.062    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tlast_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_0/rx_adapter/m_axis_tlast_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_0 rise@0.000ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.079ns (32.245%)  route 0.166ns (67.755%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.090ns
    Source Clock Delay      (SCD):    0.863ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Net Delay (Source):      0.745ns (routing 0.158ns, distribution 0.587ns)
  Clock Net Delay (Destination): 0.925ns (routing 0.184ns, distribution 0.741ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.745     0.863    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[0]_0
    SLICE_X87Y183        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tlast_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y183        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     0.912 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tlast_reg_reg/Q
                         net (fo=1, routed)           0.154     1.066    core_inst/sys/eth_dma_0/rx_adapter/rx_adapt_axis_tlast
    SLICE_X86Y178        LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.030     1.096 r  core_inst/sys/eth_dma_0/rx_adapter/m_axis_tlast_reg_i_1__2/O
                         net (fo=1, routed)           0.012     1.108    core_inst/sys/eth_dma_0/rx_adapter/m_axis_tlast_reg_i_1__2_n_0
    SLICE_X86Y178        FDRE                                         r  core_inst/sys/eth_dma_0/rx_adapter/m_axis_tlast_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.925     1.090    core_inst/sys/eth_dma_0/rx_adapter/m_axis_tuser_reg_reg[0]_2
    SLICE_X86Y178        FDRE                                         r  core_inst/sys/eth_dma_0/rx_adapter/m_axis_tlast_reg_reg/C
                         clock pessimism             -0.073     1.017    
    SLICE_X86Y178        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     1.073    core_inst/sys/eth_dma_0/rx_adapter/m_axis_tlast_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.073    
                         arrival time                           1.108    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_0/rx_adapter/m_axis_tdata_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_0 rise@0.000ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.112ns (46.091%)  route 0.131ns (53.909%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.089ns
    Source Clock Delay      (SCD):    0.865ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Net Delay (Source):      0.747ns (routing 0.158ns, distribution 0.589ns)
  Clock Net Delay (Destination): 0.924ns (routing 0.184ns, distribution 0.740ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.747     0.865    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[0]_0
    SLICE_X86Y180        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y180        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     0.914 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[18]/Q
                         net (fo=1, routed)           0.120     1.034    core_inst/sys/eth_dma_0/rx_adapt_axis_tdata[18]
    SLICE_X86Y175        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.063     1.097 r  core_inst/sys/eth_dma_0/i___160/O
                         net (fo=1, routed)           0.011     1.108    core_inst/sys/eth_dma_0/rx_adapter/m_axis_tdata_reg_reg[18]_0
    SLICE_X86Y175        FDRE                                         r  core_inst/sys/eth_dma_0/rx_adapter/m_axis_tdata_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.924     1.089    core_inst/sys/eth_dma_0/rx_adapter/m_axis_tuser_reg_reg[0]_2
    SLICE_X86Y175        FDRE                                         r  core_inst/sys/eth_dma_0/rx_adapter/m_axis_tdata_reg_reg[18]/C
                         clock pessimism             -0.073     1.016    
    SLICE_X86Y175        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.056     1.072    core_inst/sys/eth_dma_0/rx_adapter/m_axis_tdata_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.072    
                         arrival time                           1.108    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d1_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_0 rise@0.000ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.048ns (19.835%)  route 0.194ns (80.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.087ns
    Source Clock Delay      (SCD):    0.864ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Net Delay (Source):      0.746ns (routing 0.158ns, distribution 0.588ns)
  Clock Net Delay (Destination): 0.922ns (routing 0.184ns, distribution 0.738ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.746     0.864    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[0]_0
    SLICE_X86Y184        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d1_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y184        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     0.912 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d1_reg[32]/Q
                         net (fo=1, routed)           0.194     1.106    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d1__0[32]
    SLICE_X86Y177        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.922     1.087    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[0]_0
    SLICE_X86Y177        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[32]/C
                         clock pessimism             -0.073     1.014    
    SLICE_X86Y177        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.056     1.070    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.070    
                         arrival time                           1.106    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_0 rise@0.000ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.048ns (33.333%)  route 0.096ns (66.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.070ns
    Source Clock Delay      (SCD):    0.864ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Net Delay (Source):      0.746ns (routing 0.158ns, distribution 0.588ns)
  Clock Net Delay (Destination): 0.905ns (routing 0.184ns, distribution 0.721ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.746     0.864    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[0]_0
    SLICE_X86Y184        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y184        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048     0.912 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d1_reg[6]/Q
                         net (fo=2, routed)           0.096     1.008    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d1[6]
    SLICE_X86Y183        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.905     1.070    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[0]_0
    SLICE_X86Y183        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[6]/C
                         clock pessimism             -0.158     0.912    
    SLICE_X86Y183        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.056     0.968    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.968    
                         arrival time                           1.008    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_0 rise@0.000ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.049ns (33.793%)  route 0.096ns (66.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.070ns
    Source Clock Delay      (SCD):    0.864ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Net Delay (Source):      0.746ns (routing 0.158ns, distribution 0.588ns)
  Clock Net Delay (Destination): 0.905ns (routing 0.184ns, distribution 0.721ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.746     0.864    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[0]_0
    SLICE_X86Y185        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y185        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.913 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d1_reg[11]/Q
                         net (fo=1, routed)           0.096     1.009    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d1__0[11]
    SLICE_X86Y183        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.905     1.070    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[0]_0
    SLICE_X86Y183        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[11]/C
                         clock pessimism             -0.158     0.912    
    SLICE_X86Y183        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.056     0.968    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.968    
                         arrival time                           1.009    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/swap_rxd_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_0 rise@0.000ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.079ns (47.305%)  route 0.088ns (52.695%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.060ns
    Source Clock Delay      (SCD):    0.864ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Net Delay (Source):      0.746ns (routing 0.158ns, distribution 0.588ns)
  Clock Net Delay (Destination): 0.895ns (routing 0.184ns, distribution 0.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.746     0.864    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[0]_0
    SLICE_X86Y187        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/swap_rxd_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y187        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     0.912 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/swap_rxd_reg[21]/Q
                         net (fo=2, routed)           0.072     0.984    sfp_1_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_d0_reg[31][21]
    SLICE_X87Y187        LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.031     1.015 r  sfp_1_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_d0[21]_i_1__0/O
                         net (fo=1, routed)           0.016     1.031    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_3[21]
    SLICE_X87Y187        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.895     1.060    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[0]_0
    SLICE_X87Y187        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[21]/C
                         clock pessimism             -0.128     0.932    
    SLICE_X87Y187        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.056     0.988    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.988    
                         arrival time                           1.031    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 sfp_1_phy_inst/eth_phy_10g_rx_inst/scrambler_state_reg_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_phy_inst/eth_phy_10g_rx_inst/encoded_rx_data_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_0 rise@0.000ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.094ns (65.278%)  route 0.050ns (34.722%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.076ns
    Source Clock Delay      (SCD):    0.863ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Net Delay (Source):      0.745ns (routing 0.158ns, distribution 0.587ns)
  Clock Net Delay (Destination): 0.911ns (routing 0.184ns, distribution 0.727ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.745     0.863    sfp_1_phy_inst/eth_phy_10g_rx_inst/CLK
    SLICE_X99Y188        FDRE                                         r  sfp_1_phy_inst/eth_phy_10g_rx_inst/scrambler_state_reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y188        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     0.912 r  sfp_1_phy_inst/eth_phy_10g_rx_inst/scrambler_state_reg_reg[25]/Q
                         net (fo=2, routed)           0.034     0.946    sfp_1_phy_inst/eth_phy_10g_rx_inst/descrambler_inst/Q[25]
    SLICE_X99Y188        LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.045     0.991 r  sfp_1_phy_inst/eth_phy_10g_rx_inst/descrambler_inst/encoded_rx_data_reg[25]_i_1/O
                         net (fo=1, routed)           0.016     1.007    sfp_1_phy_inst/eth_phy_10g_rx_inst/descrambled_rx_data[25]
    SLICE_X99Y188        FDRE                                         r  sfp_1_phy_inst/eth_phy_10g_rx_inst/encoded_rx_data_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.911     1.076    sfp_1_phy_inst/eth_phy_10g_rx_inst/CLK
    SLICE_X99Y188        FDRE                                         r  sfp_1_phy_inst/eth_phy_10g_rx_inst/encoded_rx_data_reg_reg[25]/C
                         clock pessimism             -0.169     0.907    
    SLICE_X99Y188        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     0.963    sfp_1_phy_inst/eth_phy_10g_rx_inst/encoded_rx_data_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.963    
                         arrival time                           1.007    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 sfp_1_phy_inst/eth_phy_10g_rx_inst/scrambler_state_reg_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_phy_inst/eth_phy_10g_rx_inst/encoded_rx_data_reg_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_0 rise@0.000ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.094ns (64.384%)  route 0.052ns (35.616%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.077ns
    Source Clock Delay      (SCD):    0.864ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Net Delay (Source):      0.746ns (routing 0.158ns, distribution 0.588ns)
  Clock Net Delay (Destination): 0.912ns (routing 0.184ns, distribution 0.728ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.746     0.864    sfp_1_phy_inst/eth_phy_10g_rx_inst/CLK
    SLICE_X99Y187        FDRE                                         r  sfp_1_phy_inst/eth_phy_10g_rx_inst/scrambler_state_reg_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y187        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     0.913 r  sfp_1_phy_inst/eth_phy_10g_rx_inst/scrambler_state_reg_reg[38]/Q
                         net (fo=2, routed)           0.036     0.949    sfp_1_phy_inst/eth_phy_10g_rx_inst/descrambler_inst/Q[38]
    SLICE_X99Y187        LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.045     0.994 r  sfp_1_phy_inst/eth_phy_10g_rx_inst/descrambler_inst/encoded_rx_data_reg[38]_i_1/O
                         net (fo=1, routed)           0.016     1.010    sfp_1_phy_inst/eth_phy_10g_rx_inst/descrambled_rx_data[38]
    SLICE_X99Y187        FDRE                                         r  sfp_1_phy_inst/eth_phy_10g_rx_inst/encoded_rx_data_reg_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.912     1.077    sfp_1_phy_inst/eth_phy_10g_rx_inst/CLK
    SLICE_X99Y187        FDRE                                         r  sfp_1_phy_inst/eth_phy_10g_rx_inst/encoded_rx_data_reg_reg[38]/C
                         clock pessimism             -0.169     0.908    
    SLICE_X99Y187        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     0.964    sfp_1_phy_inst/eth_phy_10g_rx_inst/encoded_rx_data_reg_reg[38]
  -------------------------------------------------------------------
                         required time                         -0.964    
                         arrival time                           1.010    
  -------------------------------------------------------------------
                         slack                                  0.046    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gt_rxusrclk2_0
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { genblk1[0].bufg_gt_rx_usrclk2_0_inst/O }

Check Type        Corner  Lib Pin                  Reference Pin           Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.709         6.400       4.691      RAMB36_X8Y33         core_inst/sys/eth_dma_0/rx_fifo/mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK       n/a                     1.709         6.400       4.691      RAMB18_X8Y68         core_inst/sys/eth_dma_0/rx_fifo/mem_reg_1/CLKBWRCLK
Min Period        n/a     FDRE/C                   n/a                     0.550         6.400       5.850      SLICE_X99Y188        sfp_1_phy_inst/eth_phy_10g_rx_inst/encoded_rx_data_reg_reg[0]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         6.400       5.850      SLICE_X98Y186        sfp_1_phy_inst/eth_phy_10g_rx_inst/encoded_rx_data_reg_reg[10]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         6.400       5.850      SLICE_X97Y188        sfp_1_phy_inst/eth_phy_10g_rx_inst/encoded_rx_data_reg_reg[11]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         6.400       5.850      SLICE_X98Y188        sfp_1_phy_inst/eth_phy_10g_rx_inst/encoded_rx_data_reg_reg[12]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         6.400       5.850      SLICE_X99Y187        sfp_1_phy_inst/eth_phy_10g_rx_inst/encoded_rx_data_reg_reg[13]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         6.400       5.850      SLICE_X100Y186       sfp_1_phy_inst/eth_phy_10g_rx_inst/encoded_rx_data_reg_reg[14]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         6.400       5.850      SLICE_X98Y187        sfp_1_phy_inst/eth_phy_10g_rx_inst/encoded_rx_data_reg_reg[15]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         6.400       5.850      SLICE_X97Y186        sfp_1_phy_inst/eth_phy_10g_rx_inst/encoded_rx_data_reg_reg[16]/C
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y33         core_inst/sys/eth_dma_0/rx_fifo/mem_reg_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB18_X8Y68         core_inst/sys/eth_dma_0/rx_fifo/mem_reg_1/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y33         core_inst/sys/eth_dma_0/rx_fifo/mem_reg_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB18_X8Y68         core_inst/sys/eth_dma_0/rx_fifo/mem_reg_1/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         3.200       2.925      SLICE_X88Y183        core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/FSM_sequential_state_reg_reg[1]/C
Low Pulse Width   Slow    FDSE/C                   n/a                     0.275         3.200       2.925      SLICE_X90Y194        core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3_reg[13]/C
Low Pulse Width   Slow    FDSE/C                   n/a                     0.275         3.200       2.925      SLICE_X90Y194        core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3_reg[24]/C
Low Pulse Width   Slow    FDSE/C                   n/a                     0.275         3.200       2.925      SLICE_X86Y193        core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3_reg[7]/C
Low Pulse Width   Slow    FDSE/C                   n/a                     0.275         3.200       2.925      SLICE_X83Y190        core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state_reg[0]/C
Low Pulse Width   Slow    FDSE/C                   n/a                     0.275         3.200       2.925      SLICE_X82Y189        core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state_reg[10]/C
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y33         core_inst/sys/eth_dma_0/rx_fifo/mem_reg_0/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y33         core_inst/sys/eth_dma_0/rx_fifo/mem_reg_0/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB18_X8Y68         core_inst/sys/eth_dma_0/rx_fifo/mem_reg_1/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB18_X8Y68         core_inst/sys/eth_dma_0/rx_fifo/mem_reg_1/CLKBWRCLK
High Pulse Width  Slow    FDRE/C                   n/a                     0.275         3.200       2.925      SLICE_X99Y188        sfp_1_phy_inst/eth_phy_10g_rx_inst/encoded_rx_data_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C                   n/a                     0.275         3.200       2.925      SLICE_X98Y186        sfp_1_phy_inst/eth_phy_10g_rx_inst/encoded_rx_data_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C                   n/a                     0.275         3.200       2.925      SLICE_X97Y188        sfp_1_phy_inst/eth_phy_10g_rx_inst/encoded_rx_data_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C                   n/a                     0.275         3.200       2.925      SLICE_X98Y188        sfp_1_phy_inst/eth_phy_10g_rx_inst/encoded_rx_data_reg_reg[12]/C
High Pulse Width  Fast    FDRE/C                   n/a                     0.275         3.200       2.925      SLICE_X98Y188        sfp_1_phy_inst/eth_phy_10g_rx_inst/encoded_rx_data_reg_reg[12]/C
High Pulse Width  Slow    FDRE/C                   n/a                     0.275         3.200       2.925      SLICE_X99Y187        sfp_1_phy_inst/eth_phy_10g_rx_inst/encoded_rx_data_reg_reg[13]/C
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK2  GTHE3_CHANNEL/RXUSRCLK  1.005         0.420       0.585      GTHE3_CHANNEL_X0Y12  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Max Skew          Fast    GTHE3_CHANNEL/RXUSRCLK2  GTHE3_CHANNEL/RXUSRCLK  0.882         0.248       0.634      GTHE3_CHANNEL_X0Y12  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  rxoutclk_out[1]
  To Clock:  rxoutclk_out[1]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.426ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxoutclk_out[1]
Waveform(ns):       { 0.000 1.600 }
Period(ns):         3.200
Sources:            { sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     BUFG_GT/I               n/a                      1.379         3.200       1.821      BUFG_GT_X0Y87        genblk1[1].bufg_gt_rx_usrclk2_0_inst/I
Min Period        n/a     BUFG_GT/I               n/a                      1.379         3.200       1.821      BUFG_GT_X0Y88        genblk1[1].bufg_gt_rx_usrclk_0_inst/I
Min Period        n/a     FDCE/C                  n/a                      0.550         3.200       2.650      SLICE_X99Y201        genblk1[1].gt_userclk_rx_active_reg[1]/C
Low Pulse Width   Fast    FDCE/C                  n/a                      0.275         1.600       1.325      SLICE_X99Y201        genblk1[1].gt_userclk_rx_active_reg[1]/C
Low Pulse Width   Slow    FDCE/C                  n/a                      0.275         1.600       1.325      SLICE_X99Y201        genblk1[1].gt_userclk_rx_active_reg[1]/C
High Pulse Width  Slow    FDCE/C                  n/a                      0.275         1.600       1.325      SLICE_X99Y201        genblk1[1].gt_userclk_rx_active_reg[1]/C
High Pulse Width  Fast    FDCE/C                  n/a                      0.275         1.600       1.325      SLICE_X99Y201        genblk1[1].gt_userclk_rx_active_reg[1]/C
Max Skew          Fast    GTHE3_CHANNEL/RXUSRCLK  GTHE3_CHANNEL/RXUSRCLK2  0.519         0.093       0.426      GTHE3_CHANNEL_X0Y13  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK  GTHE3_CHANNEL/RXUSRCLK2  0.516         0.075       0.441      GTHE3_CHANNEL_X0Y13  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  gt_rxusrclk2_1
  To Clock:  gt_rxusrclk2_1

Setup :            0  Failing Endpoints,  Worst Slack        1.587ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.568ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.587ns  (required time - arrival time)
  Source:                 core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_1 rise@6.400ns - gt_rxusrclk2_1 rise@0.000ns)
  Data Path Delay:        4.762ns  (logic 1.107ns (23.247%)  route 3.655ns (76.753%))
  Logic Levels:           8  (LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.913ns = ( 8.313 - 6.400 ) 
    Source Clock Delay      (SCD):    2.210ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.813ns (routing 0.316ns, distribution 1.497ns)
  Clock Net Delay (Destination): 1.584ns (routing 0.283ns, distribution 1.301ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         1.813     2.210    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/CLK
    SLICE_X77Y198        FDRE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y198        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.324 f  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=153, routed)         0.849     3.173    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/FSM_sequential_state_reg_reg[0]_0[0]
    SLICE_X81Y217        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.194     3.367 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_i_3/O
                         net (fo=58, routed)          0.704     4.071    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/eth_crc_24/m_axis_tuser_reg_i_75_0
    SLICE_X76Y212        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.043     4.114 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/eth_crc_24/i_/m_axis_tuser_reg_i_155/O
                         net (fo=5, routed)           0.479     4.593    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/eth_crc_24/i_/m_axis_tuser_reg_i_155_n_0
    SLICE_X81Y209        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.071     4.664 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/eth_crc_24/i_/m_axis_tuser_reg_i_158/O
                         net (fo=4, routed)           0.493     5.157    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/eth_crc_24_n_21
    SLICE_X81Y217        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.192     5.349 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_i_68/O
                         net (fo=1, routed)           0.157     5.506    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_i_68_n_0
    SLICE_X79Y217        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.043     5.549 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_i_20/O
                         net (fo=1, routed)           0.214     5.763    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_i_20_n_0
    SLICE_X80Y216        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.185     5.948 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_i_7/O
                         net (fo=2, routed)           0.592     6.540    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_i_7_n_0
    SLICE_X76Y199        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.133     6.673 f  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_i_4/O
                         net (fo=1, routed)           0.141     6.814    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_i_4_n_0
    SLICE_X77Y199        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.132     6.946 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_i_1/O
                         net (fo=1, routed)           0.026     6.972    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_next
    SLICE_X77Y199        FDRE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         1.584     8.313    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/CLK
    SLICE_X77Y199        FDRE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_reg/C
                         clock pessimism              0.223     8.536    
                         clock uncertainty           -0.035     8.501    
    SLICE_X77Y199        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.058     8.559    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_reg
  -------------------------------------------------------------------
                         required time                          8.559    
                         arrival time                          -6.972    
  -------------------------------------------------------------------
                         slack                                  1.587    

Slack (MET) :             1.844ns  (required time - arrival time)
  Source:                 core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_1 rise@6.400ns - gt_rxusrclk2_1 rise@0.000ns)
  Data Path Delay:        4.285ns  (logic 1.128ns (26.324%)  route 3.157ns (73.676%))
  Logic Levels:           8  (LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.899ns = ( 8.299 - 6.400 ) 
    Source Clock Delay      (SCD):    2.210ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.813ns (routing 0.316ns, distribution 1.497ns)
  Clock Net Delay (Destination): 1.570ns (routing 0.283ns, distribution 1.287ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         1.813     2.210    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/CLK
    SLICE_X80Y201        FDRE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y201        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     2.324 f  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[14]/Q
                         net (fo=6, routed)           0.550     2.874    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg_n_0_[14]
    SLICE_X76Y197        LUT4 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.176     3.050 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_8/O
                         net (fo=2, routed)           0.077     3.127    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_8_n_0
    SLICE_X76Y197        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.133     3.260 f  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_7/O
                         net (fo=1, routed)           0.127     3.387    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_7_n_0
    SLICE_X76Y197        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.118     3.505 f  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_4/O
                         net (fo=3, routed)           0.225     3.730    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_4_n_0
    SLICE_X77Y198        LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.173     3.903 f  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[1]_i_2/O
                         net (fo=4, routed)           0.348     4.251    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[1]_i_2_n_0
    SLICE_X77Y198        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.115     4.366 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[1]_i_1/O
                         net (fo=5, routed)           0.204     4.570    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/p_0_in__0[1]
    SLICE_X76Y199        LUT5 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.074     4.644 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/i___105_i_1/O
                         net (fo=14, routed)          0.284     4.928    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxc_d0_reg[3]_0
    SLICE_X77Y198        LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.093     5.021 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg[63]_i_2/O
                         net (fo=4, routed)           0.205     5.226    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg[63]_i_2_n_0
    SLICE_X77Y197        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.132     5.358 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg[63]_i_1/O
                         net (fo=64, routed)          1.137     6.495    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg[63]_i_1_n_0
    SLICE_X84Y185        FDRE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         1.570     8.299    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/CLK
    SLICE_X84Y185        FDRE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[23]/C
                         clock pessimism              0.160     8.459    
                         clock uncertainty           -0.035     8.423    
    SLICE_X84Y185        FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.084     8.339    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[23]
  -------------------------------------------------------------------
                         required time                          8.339    
                         arrival time                          -6.495    
  -------------------------------------------------------------------
                         slack                                  1.844    

Slack (MET) :             1.844ns  (required time - arrival time)
  Source:                 core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[40]/R
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_1 rise@6.400ns - gt_rxusrclk2_1 rise@0.000ns)
  Data Path Delay:        4.285ns  (logic 1.128ns (26.324%)  route 3.157ns (73.676%))
  Logic Levels:           8  (LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.899ns = ( 8.299 - 6.400 ) 
    Source Clock Delay      (SCD):    2.210ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.813ns (routing 0.316ns, distribution 1.497ns)
  Clock Net Delay (Destination): 1.570ns (routing 0.283ns, distribution 1.287ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         1.813     2.210    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/CLK
    SLICE_X80Y201        FDRE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y201        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     2.324 f  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[14]/Q
                         net (fo=6, routed)           0.550     2.874    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg_n_0_[14]
    SLICE_X76Y197        LUT4 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.176     3.050 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_8/O
                         net (fo=2, routed)           0.077     3.127    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_8_n_0
    SLICE_X76Y197        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.133     3.260 f  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_7/O
                         net (fo=1, routed)           0.127     3.387    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_7_n_0
    SLICE_X76Y197        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.118     3.505 f  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_4/O
                         net (fo=3, routed)           0.225     3.730    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_4_n_0
    SLICE_X77Y198        LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.173     3.903 f  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[1]_i_2/O
                         net (fo=4, routed)           0.348     4.251    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[1]_i_2_n_0
    SLICE_X77Y198        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.115     4.366 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[1]_i_1/O
                         net (fo=5, routed)           0.204     4.570    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/p_0_in__0[1]
    SLICE_X76Y199        LUT5 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.074     4.644 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/i___105_i_1/O
                         net (fo=14, routed)          0.284     4.928    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxc_d0_reg[3]_0
    SLICE_X77Y198        LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.093     5.021 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg[63]_i_2/O
                         net (fo=4, routed)           0.205     5.226    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg[63]_i_2_n_0
    SLICE_X77Y197        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.132     5.358 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg[63]_i_1/O
                         net (fo=64, routed)          1.137     6.495    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg[63]_i_1_n_0
    SLICE_X84Y185        FDRE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[40]/R
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         1.570     8.299    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/CLK
    SLICE_X84Y185        FDRE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[40]/C
                         clock pessimism              0.160     8.459    
                         clock uncertainty           -0.035     8.423    
    SLICE_X84Y185        FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.084     8.339    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[40]
  -------------------------------------------------------------------
                         required time                          8.339    
                         arrival time                          -6.495    
  -------------------------------------------------------------------
                         slack                                  1.844    

Slack (MET) :             1.846ns  (required time - arrival time)
  Source:                 core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[39]/R
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_1 rise@6.400ns - gt_rxusrclk2_1 rise@0.000ns)
  Data Path Delay:        4.285ns  (logic 1.128ns (26.324%)  route 3.157ns (73.676%))
  Logic Levels:           8  (LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.899ns = ( 8.299 - 6.400 ) 
    Source Clock Delay      (SCD):    2.210ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.813ns (routing 0.316ns, distribution 1.497ns)
  Clock Net Delay (Destination): 1.570ns (routing 0.283ns, distribution 1.287ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         1.813     2.210    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/CLK
    SLICE_X80Y201        FDRE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y201        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     2.324 f  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[14]/Q
                         net (fo=6, routed)           0.550     2.874    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg_n_0_[14]
    SLICE_X76Y197        LUT4 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.176     3.050 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_8/O
                         net (fo=2, routed)           0.077     3.127    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_8_n_0
    SLICE_X76Y197        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.133     3.260 f  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_7/O
                         net (fo=1, routed)           0.127     3.387    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_7_n_0
    SLICE_X76Y197        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.118     3.505 f  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_4/O
                         net (fo=3, routed)           0.225     3.730    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_4_n_0
    SLICE_X77Y198        LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.173     3.903 f  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[1]_i_2/O
                         net (fo=4, routed)           0.348     4.251    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[1]_i_2_n_0
    SLICE_X77Y198        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.115     4.366 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[1]_i_1/O
                         net (fo=5, routed)           0.204     4.570    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/p_0_in__0[1]
    SLICE_X76Y199        LUT5 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.074     4.644 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/i___105_i_1/O
                         net (fo=14, routed)          0.284     4.928    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxc_d0_reg[3]_0
    SLICE_X77Y198        LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.093     5.021 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg[63]_i_2/O
                         net (fo=4, routed)           0.205     5.226    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg[63]_i_2_n_0
    SLICE_X77Y197        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.132     5.358 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg[63]_i_1/O
                         net (fo=64, routed)          1.137     6.495    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg[63]_i_1_n_0
    SLICE_X84Y185        FDRE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[39]/R
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         1.570     8.299    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/CLK
    SLICE_X84Y185        FDRE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[39]/C
                         clock pessimism              0.160     8.459    
                         clock uncertainty           -0.035     8.423    
    SLICE_X84Y185        FDRE (Setup_AFF2_SLICEL_C_R)
                                                     -0.082     8.341    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[39]
  -------------------------------------------------------------------
                         required time                          8.341    
                         arrival time                          -6.495    
  -------------------------------------------------------------------
                         slack                                  1.846    

Slack (MET) :             1.846ns  (required time - arrival time)
  Source:                 core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_1 rise@6.400ns - gt_rxusrclk2_1 rise@0.000ns)
  Data Path Delay:        4.285ns  (logic 1.128ns (26.324%)  route 3.157ns (73.676%))
  Logic Levels:           8  (LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.899ns = ( 8.299 - 6.400 ) 
    Source Clock Delay      (SCD):    2.210ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.813ns (routing 0.316ns, distribution 1.497ns)
  Clock Net Delay (Destination): 1.570ns (routing 0.283ns, distribution 1.287ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         1.813     2.210    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/CLK
    SLICE_X80Y201        FDRE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y201        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     2.324 f  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[14]/Q
                         net (fo=6, routed)           0.550     2.874    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg_n_0_[14]
    SLICE_X76Y197        LUT4 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.176     3.050 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_8/O
                         net (fo=2, routed)           0.077     3.127    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_8_n_0
    SLICE_X76Y197        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.133     3.260 f  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_7/O
                         net (fo=1, routed)           0.127     3.387    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_7_n_0
    SLICE_X76Y197        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.118     3.505 f  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_4/O
                         net (fo=3, routed)           0.225     3.730    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_4_n_0
    SLICE_X77Y198        LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.173     3.903 f  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[1]_i_2/O
                         net (fo=4, routed)           0.348     4.251    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[1]_i_2_n_0
    SLICE_X77Y198        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.115     4.366 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[1]_i_1/O
                         net (fo=5, routed)           0.204     4.570    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/p_0_in__0[1]
    SLICE_X76Y199        LUT5 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.074     4.644 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/i___105_i_1/O
                         net (fo=14, routed)          0.284     4.928    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxc_d0_reg[3]_0
    SLICE_X77Y198        LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.093     5.021 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg[63]_i_2/O
                         net (fo=4, routed)           0.205     5.226    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg[63]_i_2_n_0
    SLICE_X77Y197        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.132     5.358 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg[63]_i_1/O
                         net (fo=64, routed)          1.137     6.495    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg[63]_i_1_n_0
    SLICE_X84Y185        FDRE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         1.570     8.299    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/CLK
    SLICE_X84Y185        FDRE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[7]/C
                         clock pessimism              0.160     8.459    
                         clock uncertainty           -0.035     8.423    
    SLICE_X84Y185        FDRE (Setup_BFF2_SLICEL_C_R)
                                                     -0.082     8.341    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          8.341    
                         arrival time                          -6.495    
  -------------------------------------------------------------------
                         slack                                  1.846    

Slack (MET) :             1.876ns  (required time - arrival time)
  Source:                 core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[51]/R
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_1 rise@6.400ns - gt_rxusrclk2_1 rise@0.000ns)
  Data Path Delay:        4.264ns  (logic 1.128ns (26.454%)  route 3.136ns (73.546%))
  Logic Levels:           8  (LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.909ns = ( 8.309 - 6.400 ) 
    Source Clock Delay      (SCD):    2.210ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.813ns (routing 0.316ns, distribution 1.497ns)
  Clock Net Delay (Destination): 1.580ns (routing 0.283ns, distribution 1.297ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         1.813     2.210    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/CLK
    SLICE_X80Y201        FDRE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y201        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     2.324 f  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[14]/Q
                         net (fo=6, routed)           0.550     2.874    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg_n_0_[14]
    SLICE_X76Y197        LUT4 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.176     3.050 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_8/O
                         net (fo=2, routed)           0.077     3.127    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_8_n_0
    SLICE_X76Y197        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.133     3.260 f  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_7/O
                         net (fo=1, routed)           0.127     3.387    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_7_n_0
    SLICE_X76Y197        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.118     3.505 f  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_4/O
                         net (fo=3, routed)           0.225     3.730    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_4_n_0
    SLICE_X77Y198        LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.173     3.903 f  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[1]_i_2/O
                         net (fo=4, routed)           0.348     4.251    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[1]_i_2_n_0
    SLICE_X77Y198        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.115     4.366 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[1]_i_1/O
                         net (fo=5, routed)           0.204     4.570    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/p_0_in__0[1]
    SLICE_X76Y199        LUT5 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.074     4.644 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/i___105_i_1/O
                         net (fo=14, routed)          0.284     4.928    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxc_d0_reg[3]_0
    SLICE_X77Y198        LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.093     5.021 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg[63]_i_2/O
                         net (fo=4, routed)           0.205     5.226    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg[63]_i_2_n_0
    SLICE_X77Y197        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.132     5.358 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg[63]_i_1/O
                         net (fo=64, routed)          1.116     6.474    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg[63]_i_1_n_0
    SLICE_X82Y185        FDRE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[51]/R
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         1.580     8.309    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/CLK
    SLICE_X82Y185        FDRE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[51]/C
                         clock pessimism              0.159     8.468    
                         clock uncertainty           -0.035     8.433    
    SLICE_X82Y185        FDRE (Setup_EFF_SLICEM_C_R)
                                                     -0.083     8.350    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[51]
  -------------------------------------------------------------------
                         required time                          8.350    
                         arrival time                          -6.474    
  -------------------------------------------------------------------
                         slack                                  1.876    

Slack (MET) :             1.876ns  (required time - arrival time)
  Source:                 core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[52]/R
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_1 rise@6.400ns - gt_rxusrclk2_1 rise@0.000ns)
  Data Path Delay:        4.264ns  (logic 1.128ns (26.454%)  route 3.136ns (73.546%))
  Logic Levels:           8  (LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.909ns = ( 8.309 - 6.400 ) 
    Source Clock Delay      (SCD):    2.210ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.813ns (routing 0.316ns, distribution 1.497ns)
  Clock Net Delay (Destination): 1.580ns (routing 0.283ns, distribution 1.297ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         1.813     2.210    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/CLK
    SLICE_X80Y201        FDRE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y201        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     2.324 f  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[14]/Q
                         net (fo=6, routed)           0.550     2.874    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg_n_0_[14]
    SLICE_X76Y197        LUT4 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.176     3.050 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_8/O
                         net (fo=2, routed)           0.077     3.127    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_8_n_0
    SLICE_X76Y197        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.133     3.260 f  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_7/O
                         net (fo=1, routed)           0.127     3.387    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_7_n_0
    SLICE_X76Y197        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.118     3.505 f  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_4/O
                         net (fo=3, routed)           0.225     3.730    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_4_n_0
    SLICE_X77Y198        LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.173     3.903 f  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[1]_i_2/O
                         net (fo=4, routed)           0.348     4.251    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[1]_i_2_n_0
    SLICE_X77Y198        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.115     4.366 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[1]_i_1/O
                         net (fo=5, routed)           0.204     4.570    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/p_0_in__0[1]
    SLICE_X76Y199        LUT5 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.074     4.644 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/i___105_i_1/O
                         net (fo=14, routed)          0.284     4.928    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxc_d0_reg[3]_0
    SLICE_X77Y198        LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.093     5.021 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg[63]_i_2/O
                         net (fo=4, routed)           0.205     5.226    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg[63]_i_2_n_0
    SLICE_X77Y197        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.132     5.358 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg[63]_i_1/O
                         net (fo=64, routed)          1.116     6.474    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg[63]_i_1_n_0
    SLICE_X82Y185        FDRE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[52]/R
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         1.580     8.309    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/CLK
    SLICE_X82Y185        FDRE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[52]/C
                         clock pessimism              0.159     8.468    
                         clock uncertainty           -0.035     8.433    
    SLICE_X82Y185        FDRE (Setup_EFF2_SLICEM_C_R)
                                                     -0.083     8.350    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[52]
  -------------------------------------------------------------------
                         required time                          8.350    
                         arrival time                          -6.474    
  -------------------------------------------------------------------
                         slack                                  1.876    

Slack (MET) :             1.921ns  (required time - arrival time)
  Source:                 core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_1 rise@6.400ns - gt_rxusrclk2_1 rise@0.000ns)
  Data Path Delay:        4.205ns  (logic 1.128ns (26.825%)  route 3.077ns (73.175%))
  Logic Levels:           8  (LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.896ns = ( 8.296 - 6.400 ) 
    Source Clock Delay      (SCD):    2.210ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.813ns (routing 0.316ns, distribution 1.497ns)
  Clock Net Delay (Destination): 1.567ns (routing 0.283ns, distribution 1.284ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         1.813     2.210    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/CLK
    SLICE_X80Y201        FDRE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y201        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     2.324 f  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[14]/Q
                         net (fo=6, routed)           0.550     2.874    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg_n_0_[14]
    SLICE_X76Y197        LUT4 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.176     3.050 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_8/O
                         net (fo=2, routed)           0.077     3.127    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_8_n_0
    SLICE_X76Y197        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.133     3.260 f  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_7/O
                         net (fo=1, routed)           0.127     3.387    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_7_n_0
    SLICE_X76Y197        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.118     3.505 f  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_4/O
                         net (fo=3, routed)           0.225     3.730    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_4_n_0
    SLICE_X77Y198        LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.173     3.903 f  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[1]_i_2/O
                         net (fo=4, routed)           0.348     4.251    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[1]_i_2_n_0
    SLICE_X77Y198        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.115     4.366 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[1]_i_1/O
                         net (fo=5, routed)           0.204     4.570    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/p_0_in__0[1]
    SLICE_X76Y199        LUT5 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.074     4.644 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/i___105_i_1/O
                         net (fo=14, routed)          0.284     4.928    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxc_d0_reg[3]_0
    SLICE_X77Y198        LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.093     5.021 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg[63]_i_2/O
                         net (fo=4, routed)           0.205     5.226    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg[63]_i_2_n_0
    SLICE_X77Y197        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.132     5.358 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg[63]_i_1/O
                         net (fo=64, routed)          1.057     6.415    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg[63]_i_1_n_0
    SLICE_X82Y190        FDRE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         1.567     8.296    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/CLK
    SLICE_X82Y190        FDRE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[30]/C
                         clock pessimism              0.160     8.456    
                         clock uncertainty           -0.035     8.420    
    SLICE_X82Y190        FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.084     8.336    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[30]
  -------------------------------------------------------------------
                         required time                          8.336    
                         arrival time                          -6.415    
  -------------------------------------------------------------------
                         slack                                  1.921    

Slack (MET) :             1.934ns  (required time - arrival time)
  Source:                 core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_valid7_save_reg/D
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_1 rise@6.400ns - gt_rxusrclk2_1 rise@0.000ns)
  Data Path Delay:        4.360ns  (logic 0.995ns (22.821%)  route 3.365ns (77.179%))
  Logic Levels:           7  (LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.918ns = ( 8.318 - 6.400 ) 
    Source Clock Delay      (SCD):    2.211ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.814ns (routing 0.316ns, distribution 1.498ns)
  Clock Net Delay (Destination): 1.589ns (routing 0.283ns, distribution 1.306ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         1.814     2.211    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/CLK
    SLICE_X80Y200        FDRE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y200        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     2.328 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[6]/Q
                         net (fo=7, routed)           0.783     3.111    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/eth_crc_64/Q[6]
    SLICE_X80Y187        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.116     3.227 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/eth_crc_64/i_/crc_state[24]_i_3/O
                         net (fo=4, routed)           0.669     3.896    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/eth_crc_64/i_/crc_state[24]_i_3_n_0
    SLICE_X75Y187        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.095     3.991 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/eth_crc_64/i_/crc_state[27]_i_3/O
                         net (fo=4, routed)           0.656     4.647    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/eth_crc_64/i_/crc_state[27]_i_3_n_0
    SLICE_X77Y184        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.149     4.796 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/eth_crc_64/i_/crc_state[2]_i_5/O
                         net (fo=1, routed)           0.406     5.202    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/eth_crc_64/i_/crc_state[2]_i_5_n_0
    SLICE_X78Y186        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.132     5.334 f  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/eth_crc_64/i_/crc_state[2]_i_1/O
                         net (fo=2, routed)           0.460     5.794    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_next7[2]
    SLICE_X78Y186        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.118     5.912 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_valid7_save_i_7/O
                         net (fo=1, routed)           0.217     6.129    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_valid7_save_i_7_n_0
    SLICE_X77Y187        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.132     6.261 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_valid7_save_i_3/O
                         net (fo=1, routed)           0.139     6.400    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_valid7_save_i_3_n_0
    SLICE_X76Y187        LUT5 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.136     6.536 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_valid7_save_i_1/O
                         net (fo=1, routed)           0.035     6.571    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_valid7_save_i_1_n_0
    SLICE_X76Y187        FDRE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_valid7_save_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         1.589     8.318    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/CLK
    SLICE_X76Y187        FDRE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_valid7_save_reg/C
                         clock pessimism              0.159     8.477    
                         clock uncertainty           -0.035     8.442    
    SLICE_X76Y187        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.063     8.505    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_valid7_save_reg
  -------------------------------------------------------------------
                         required time                          8.505    
                         arrival time                          -6.571    
  -------------------------------------------------------------------
                         slack                                  1.934    

Slack (MET) :             1.938ns  (required time - arrival time)
  Source:                 core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_1 rise@6.400ns - gt_rxusrclk2_1 rise@0.000ns)
  Data Path Delay:        4.196ns  (logic 1.128ns (26.883%)  route 3.068ns (73.117%))
  Logic Levels:           8  (LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.903ns = ( 8.303 - 6.400 ) 
    Source Clock Delay      (SCD):    2.210ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.813ns (routing 0.316ns, distribution 1.497ns)
  Clock Net Delay (Destination): 1.574ns (routing 0.283ns, distribution 1.291ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         1.813     2.210    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/CLK
    SLICE_X80Y201        FDRE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y201        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     2.324 f  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[14]/Q
                         net (fo=6, routed)           0.550     2.874    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg_n_0_[14]
    SLICE_X76Y197        LUT4 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.176     3.050 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_8/O
                         net (fo=2, routed)           0.077     3.127    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_8_n_0
    SLICE_X76Y197        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.133     3.260 f  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_7/O
                         net (fo=1, routed)           0.127     3.387    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_7_n_0
    SLICE_X76Y197        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.118     3.505 f  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_4/O
                         net (fo=3, routed)           0.225     3.730    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_4_n_0
    SLICE_X77Y198        LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.173     3.903 f  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[1]_i_2/O
                         net (fo=4, routed)           0.348     4.251    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[1]_i_2_n_0
    SLICE_X77Y198        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.115     4.366 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[1]_i_1/O
                         net (fo=5, routed)           0.204     4.570    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/p_0_in__0[1]
    SLICE_X76Y199        LUT5 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.074     4.644 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/i___105_i_1/O
                         net (fo=14, routed)          0.284     4.928    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxc_d0_reg[3]_0
    SLICE_X77Y198        LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.093     5.021 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg[63]_i_2/O
                         net (fo=4, routed)           0.205     5.226    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg[63]_i_2_n_0
    SLICE_X77Y197        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.132     5.358 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg[63]_i_1/O
                         net (fo=64, routed)          1.048     6.406    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg[63]_i_1_n_0
    SLICE_X82Y186        FDRE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         1.574     8.303    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/CLK
    SLICE_X82Y186        FDRE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[19]/C
                         clock pessimism              0.160     8.462    
                         clock uncertainty           -0.035     8.427    
    SLICE_X82Y186        FDRE (Setup_EFF_SLICEM_C_R)
                                                     -0.083     8.344    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[19]
  -------------------------------------------------------------------
                         required time                          8.344    
                         arrival time                          -6.406    
  -------------------------------------------------------------------
                         slack                                  1.938    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 core_inst/sys/eth_dma_1/rx_adapter/m_axis_tdata_reg_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_1/rx_fifo/mem_reg_0/DINADIN[26]
                            (rising edge-triggered cell RAMB36E2 clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_1 rise@0.000ns - gt_rxusrclk2_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.048ns (18.605%)  route 0.210ns (81.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.160ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Net Delay (Source):      0.773ns (routing 0.163ns, distribution 0.610ns)
  Clock Net Delay (Destination): 0.995ns (routing 0.190ns, distribution 0.805ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.773     0.891    core_inst/sys/eth_dma_1/rx_adapter/CLK
    SLICE_X84Y183        FDRE                                         r  core_inst/sys/eth_dma_1/rx_adapter/m_axis_tdata_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y183        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048     0.939 r  core_inst/sys/eth_dma_1/rx_adapter/m_axis_tdata_reg_reg[26]/Q
                         net (fo=1, routed)           0.210     1.149    core_inst/sys/eth_dma_1/rx_fifo/s_axis[26]
    RAMB36_X8Y35         RAMB36E2                                     r  core_inst/sys/eth_dma_1/rx_fifo/mem_reg_0/DINADIN[26]
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.995     1.160    core_inst/sys/eth_dma_1/rx_fifo/CLK
    RAMB36_X8Y35         RAMB36E2                                     r  core_inst/sys/eth_dma_1/rx_fifo/mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.074     1.086    
    RAMB36_X8Y35         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINADIN[26])
                                                      0.029     1.115    core_inst/sys/eth_dma_1/rx_fifo/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.115    
                         arrival time                           1.149    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 core_inst/sys/eth_dma_1/rx_adapter/m_axis_tdata_reg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_1/rx_fifo/mem_reg_0/DINADIN[30]
                            (rising edge-triggered cell RAMB36E2 clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_1 rise@0.000ns - gt_rxusrclk2_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.048ns (18.462%)  route 0.212ns (81.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.160ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Net Delay (Source):      0.773ns (routing 0.163ns, distribution 0.610ns)
  Clock Net Delay (Destination): 0.995ns (routing 0.190ns, distribution 0.805ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.773     0.891    core_inst/sys/eth_dma_1/rx_adapter/CLK
    SLICE_X84Y183        FDRE                                         r  core_inst/sys/eth_dma_1/rx_adapter/m_axis_tdata_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y183        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     0.939 r  core_inst/sys/eth_dma_1/rx_adapter/m_axis_tdata_reg_reg[30]/Q
                         net (fo=1, routed)           0.212     1.151    core_inst/sys/eth_dma_1/rx_fifo/s_axis[30]
    RAMB36_X8Y35         RAMB36E2                                     r  core_inst/sys/eth_dma_1/rx_fifo/mem_reg_0/DINADIN[30]
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.995     1.160    core_inst/sys/eth_dma_1/rx_fifo/CLK
    RAMB36_X8Y35         RAMB36E2                                     r  core_inst/sys/eth_dma_1/rx_fifo/mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.074     1.086    
    RAMB36_X8Y35         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINADIN[30])
                                                      0.029     1.115    core_inst/sys/eth_dma_1/rx_fifo/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.115    
                         arrival time                           1.151    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 core_inst/sys/eth_dma_1/rx_adapter/m_axis_tdata_reg_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_1/rx_fifo/mem_reg_0/DINBDIN[14]
                            (rising edge-triggered cell RAMB36E2 clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_1 rise@0.000ns - gt_rxusrclk2_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.048ns (18.533%)  route 0.211ns (81.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.160ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Net Delay (Source):      0.774ns (routing 0.163ns, distribution 0.611ns)
  Clock Net Delay (Destination): 0.995ns (routing 0.190ns, distribution 0.805ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.774     0.892    core_inst/sys/eth_dma_1/rx_adapter/CLK
    SLICE_X84Y183        FDRE                                         r  core_inst/sys/eth_dma_1/rx_adapter/m_axis_tdata_reg_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y183        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     0.940 r  core_inst/sys/eth_dma_1/rx_adapter/m_axis_tdata_reg_reg[46]/Q
                         net (fo=1, routed)           0.211     1.151    core_inst/sys/eth_dma_1/rx_fifo/s_axis[46]
    RAMB36_X8Y35         RAMB36E2                                     r  core_inst/sys/eth_dma_1/rx_fifo/mem_reg_0/DINBDIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.995     1.160    core_inst/sys/eth_dma_1/rx_fifo/CLK
    RAMB36_X8Y35         RAMB36E2                                     r  core_inst/sys/eth_dma_1/rx_fifo/mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.074     1.086    
    RAMB36_X8Y35         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[14])
                                                      0.029     1.115    core_inst/sys/eth_dma_1/rx_fifo/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.115    
                         arrival time                           1.151    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 core_inst/sys/eth_dma_1/rx_adapter/m_axis_tdata_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_1/rx_fifo/mem_reg_0/DINADIN[5]
                            (rising edge-triggered cell RAMB36E2 clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_1 rise@0.000ns - gt_rxusrclk2_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.049ns (18.846%)  route 0.211ns (81.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.160ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Net Delay (Source):      0.774ns (routing 0.163ns, distribution 0.611ns)
  Clock Net Delay (Destination): 0.995ns (routing 0.190ns, distribution 0.805ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.774     0.892    core_inst/sys/eth_dma_1/rx_adapter/CLK
    SLICE_X84Y183        FDRE                                         r  core_inst/sys/eth_dma_1/rx_adapter/m_axis_tdata_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y183        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     0.941 r  core_inst/sys/eth_dma_1/rx_adapter/m_axis_tdata_reg_reg[5]/Q
                         net (fo=1, routed)           0.211     1.152    core_inst/sys/eth_dma_1/rx_fifo/s_axis[5]
    RAMB36_X8Y35         RAMB36E2                                     r  core_inst/sys/eth_dma_1/rx_fifo/mem_reg_0/DINADIN[5]
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.995     1.160    core_inst/sys/eth_dma_1/rx_fifo/CLK
    RAMB36_X8Y35         RAMB36E2                                     r  core_inst/sys/eth_dma_1/rx_fifo/mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.074     1.086    
    RAMB36_X8Y35         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINADIN[5])
                                                      0.029     1.115    core_inst/sys/eth_dma_1/rx_fifo/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.115    
                         arrival time                           1.152    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 core_inst/sys/eth_dma_1/rx_adapter/m_axis_tdata_reg_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_1/rx_fifo/mem_reg_0/DINBDIN[31]
                            (rising edge-triggered cell RAMB36E2 clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_1 rise@0.000ns - gt_rxusrclk2_1 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.049ns (19.444%)  route 0.203ns (80.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.160ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Net Delay (Source):      0.784ns (routing 0.163ns, distribution 0.621ns)
  Clock Net Delay (Destination): 0.995ns (routing 0.190ns, distribution 0.805ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.784     0.902    core_inst/sys/eth_dma_1/rx_adapter/CLK
    SLICE_X83Y182        FDRE                                         r  core_inst/sys/eth_dma_1/rx_adapter/m_axis_tdata_reg_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y182        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     0.951 r  core_inst/sys/eth_dma_1/rx_adapter/m_axis_tdata_reg_reg[63]/Q
                         net (fo=1, routed)           0.203     1.154    core_inst/sys/eth_dma_1/rx_fifo/s_axis[63]
    RAMB36_X8Y35         RAMB36E2                                     r  core_inst/sys/eth_dma_1/rx_fifo/mem_reg_0/DINBDIN[31]
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.995     1.160    core_inst/sys/eth_dma_1/rx_fifo/CLK
    RAMB36_X8Y35         RAMB36E2                                     r  core_inst/sys/eth_dma_1/rx_fifo/mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.074     1.086    
    RAMB36_X8Y35         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[31])
                                                      0.029     1.115    core_inst/sys/eth_dma_1/rx_fifo/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.115    
                         arrival time                           1.154    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 core_inst/sys/eth_dma_1/rx_adapter/m_axis_tkeep_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_1/rx_fifo/mem_reg_0/DINPBDINP[3]
                            (rising edge-triggered cell RAMB36E2 clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_1 rise@0.000ns - gt_rxusrclk2_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.048ns (18.251%)  route 0.215ns (81.749%))
  Logic Levels:           0  
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.160ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Net Delay (Source):      0.773ns (routing 0.163ns, distribution 0.610ns)
  Clock Net Delay (Destination): 0.995ns (routing 0.190ns, distribution 0.805ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.773     0.891    core_inst/sys/eth_dma_1/rx_adapter/CLK
    SLICE_X84Y183        FDRE                                         r  core_inst/sys/eth_dma_1/rx_adapter/m_axis_tkeep_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y183        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     0.939 r  core_inst/sys/eth_dma_1/rx_adapter/m_axis_tkeep_reg_reg[7]/Q
                         net (fo=1, routed)           0.215     1.154    core_inst/sys/eth_dma_1/rx_fifo/s_axis[71]
    RAMB36_X8Y35         RAMB36E2                                     r  core_inst/sys/eth_dma_1/rx_fifo/mem_reg_0/DINPBDINP[3]
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.995     1.160    core_inst/sys/eth_dma_1/rx_fifo/CLK
    RAMB36_X8Y35         RAMB36E2                                     r  core_inst/sys/eth_dma_1/rx_fifo/mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.074     1.086    
    RAMB36_X8Y35         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINPBDINP[3])
                                                      0.029     1.115    core_inst/sys/eth_dma_1/rx_fifo/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.115    
                         arrival time                           1.154    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 core_inst/sys/eth_dma_1/rx_adapter/m_axis_tdata_reg_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_1/rx_fifo/mem_reg_0/DINBDIN[15]
                            (rising edge-triggered cell RAMB36E2 clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_1 rise@0.000ns - gt_rxusrclk2_1 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.049ns (18.561%)  route 0.215ns (81.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.160ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Net Delay (Source):      0.773ns (routing 0.163ns, distribution 0.610ns)
  Clock Net Delay (Destination): 0.995ns (routing 0.190ns, distribution 0.805ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.773     0.891    core_inst/sys/eth_dma_1/rx_adapter/CLK
    SLICE_X84Y183        FDRE                                         r  core_inst/sys/eth_dma_1/rx_adapter/m_axis_tdata_reg_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y183        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     0.940 r  core_inst/sys/eth_dma_1/rx_adapter/m_axis_tdata_reg_reg[47]/Q
                         net (fo=1, routed)           0.215     1.155    core_inst/sys/eth_dma_1/rx_fifo/s_axis[47]
    RAMB36_X8Y35         RAMB36E2                                     r  core_inst/sys/eth_dma_1/rx_fifo/mem_reg_0/DINBDIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.995     1.160    core_inst/sys/eth_dma_1/rx_fifo/CLK
    RAMB36_X8Y35         RAMB36E2                                     r  core_inst/sys/eth_dma_1/rx_fifo/mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.074     1.086    
    RAMB36_X8Y35         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[15])
                                                      0.029     1.115    core_inst/sys/eth_dma_1/rx_fifo/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.115    
                         arrival time                           1.155    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 core_inst/sys/eth_dma_1/rx_adapter/m_axis_tdata_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_1/rx_fifo/mem_reg_0/DINADIN[7]
                            (rising edge-triggered cell RAMB36E2 clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_1 rise@0.000ns - gt_rxusrclk2_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.048ns (18.113%)  route 0.217ns (81.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.160ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Net Delay (Source):      0.773ns (routing 0.163ns, distribution 0.610ns)
  Clock Net Delay (Destination): 0.995ns (routing 0.190ns, distribution 0.805ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.773     0.891    core_inst/sys/eth_dma_1/rx_adapter/CLK
    SLICE_X84Y185        FDRE                                         r  core_inst/sys/eth_dma_1/rx_adapter/m_axis_tdata_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y185        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     0.939 r  core_inst/sys/eth_dma_1/rx_adapter/m_axis_tdata_reg_reg[7]/Q
                         net (fo=1, routed)           0.217     1.156    core_inst/sys/eth_dma_1/rx_fifo/s_axis[7]
    RAMB36_X8Y35         RAMB36E2                                     r  core_inst/sys/eth_dma_1/rx_fifo/mem_reg_0/DINADIN[7]
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.995     1.160    core_inst/sys/eth_dma_1/rx_fifo/CLK
    RAMB36_X8Y35         RAMB36E2                                     r  core_inst/sys/eth_dma_1/rx_fifo/mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.074     1.086    
    RAMB36_X8Y35         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINADIN[7])
                                                      0.029     1.115    core_inst/sys/eth_dma_1/rx_fifo/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.115    
                         arrival time                           1.156    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 core_inst/sys/eth_dma_1/rx_adapter/m_axis_tdata_reg_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_1/rx_fifo/mem_reg_0/DINBDIN[9]
                            (rising edge-triggered cell RAMB36E2 clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_1 rise@0.000ns - gt_rxusrclk2_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.049ns (19.141%)  route 0.207ns (80.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.160ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Net Delay (Source):      0.784ns (routing 0.163ns, distribution 0.621ns)
  Clock Net Delay (Destination): 0.995ns (routing 0.190ns, distribution 0.805ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.784     0.902    core_inst/sys/eth_dma_1/rx_adapter/CLK
    SLICE_X83Y183        FDRE                                         r  core_inst/sys/eth_dma_1/rx_adapter/m_axis_tdata_reg_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y183        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     0.951 r  core_inst/sys/eth_dma_1/rx_adapter/m_axis_tdata_reg_reg[41]/Q
                         net (fo=1, routed)           0.207     1.158    core_inst/sys/eth_dma_1/rx_fifo/s_axis[41]
    RAMB36_X8Y35         RAMB36E2                                     r  core_inst/sys/eth_dma_1/rx_fifo/mem_reg_0/DINBDIN[9]
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.995     1.160    core_inst/sys/eth_dma_1/rx_fifo/CLK
    RAMB36_X8Y35         RAMB36E2                                     r  core_inst/sys/eth_dma_1/rx_fifo/mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.074     1.086    
    RAMB36_X8Y35         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[9])
                                                      0.029     1.115    core_inst/sys/eth_dma_1/rx_fifo/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.115    
                         arrival time                           1.158    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 core_inst/sys/eth_dma_1/rx_fifo/wr_ptr_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_1/rx_fifo/wr_ptr_cur_gray_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_1 rise@0.000ns - gt_rxusrclk2_1 rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.063ns (41.447%)  route 0.089ns (58.553%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.115ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Net Delay (Source):      0.784ns (routing 0.163ns, distribution 0.621ns)
  Clock Net Delay (Destination): 0.950ns (routing 0.190ns, distribution 0.760ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.784     0.902    core_inst/sys/eth_dma_1/rx_fifo/CLK
    SLICE_X82Y183        FDRE                                         r  core_inst/sys/eth_dma_1/rx_fifo/wr_ptr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y183        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.048     0.950 r  core_inst/sys/eth_dma_1/rx_fifo/wr_ptr_reg_reg[5]/Q
                         net (fo=5, routed)           0.075     1.025    core_inst/sys/eth_dma_1/rx_fifo/Q[5]
    SLICE_X82Y182        LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.015     1.040 r  core_inst/sys/eth_dma_1/rx_fifo/wr_ptr_cur_gray_reg[4]_i_1__0/O
                         net (fo=1, routed)           0.014     1.054    core_inst/sys/eth_dma_1/rx_fifo/wr_ptr_cur_gray_reg[4]_i_1__0_n_0
    SLICE_X82Y182        FDRE                                         r  core_inst/sys/eth_dma_1/rx_fifo/wr_ptr_cur_gray_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.950     1.115    core_inst/sys/eth_dma_1/rx_fifo/CLK
    SLICE_X82Y182        FDRE                                         r  core_inst/sys/eth_dma_1/rx_fifo/wr_ptr_cur_gray_reg_reg[4]/C
                         clock pessimism             -0.160     0.955    
    SLICE_X82Y182        FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.056     1.011    core_inst/sys/eth_dma_1/rx_fifo/wr_ptr_cur_gray_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.011    
                         arrival time                           1.054    
  -------------------------------------------------------------------
                         slack                                  0.043    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gt_rxusrclk2_1
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { genblk1[1].bufg_gt_rx_usrclk2_0_inst/O }

Check Type        Corner  Lib Pin                  Reference Pin           Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.709         6.400       4.691      RAMB36_X8Y35         core_inst/sys/eth_dma_1/rx_fifo/mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK       n/a                     1.709         6.400       4.691      RAMB18_X8Y72         core_inst/sys/eth_dma_1/rx_fifo/mem_reg_1/CLKBWRCLK
Min Period        n/a     FDRE/C                   n/a                     0.550         6.400       5.850      SLICE_X77Y198        core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/FSM_sequential_state_reg_reg[0]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         6.400       5.850      SLICE_X77Y199        core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/FSM_sequential_state_reg_reg[1]/C
Min Period        n/a     FDSE/C                   n/a                     0.550         6.400       5.850      SLICE_X80Y210        core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3_reg[0]/C
Min Period        n/a     FDSE/C                   n/a                     0.550         6.400       5.850      SLICE_X81Y211        core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3_reg[10]/C
Min Period        n/a     FDSE/C                   n/a                     0.550         6.400       5.850      SLICE_X77Y212        core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3_reg[11]/C
Min Period        n/a     FDSE/C                   n/a                     0.550         6.400       5.850      SLICE_X80Y211        core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3_reg[12]/C
Min Period        n/a     FDSE/C                   n/a                     0.550         6.400       5.850      SLICE_X80Y211        core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3_reg[13]/C
Min Period        n/a     FDSE/C                   n/a                     0.550         6.400       5.850      SLICE_X80Y214        core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3_reg[14]/C
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB18_X8Y72         core_inst/sys/eth_dma_1/rx_fifo/mem_reg_1/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y35         core_inst/sys/eth_dma_1/rx_fifo/mem_reg_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y35         core_inst/sys/eth_dma_1/rx_fifo/mem_reg_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB18_X8Y72         core_inst/sys/eth_dma_1/rx_fifo/mem_reg_1/CLKBWRCLK
Low Pulse Width   Slow    FDSE/C                   n/a                     0.275         3.200       2.925      SLICE_X81Y209        core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3_reg[6]/C
Low Pulse Width   Slow    FDSE/C                   n/a                     0.275         3.200       2.925      SLICE_X77Y190        core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state_reg[12]/C
Low Pulse Width   Slow    FDSE/C                   n/a                     0.275         3.200       2.925      SLICE_X77Y187        core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state_reg[22]/C
Low Pulse Width   Slow    FDSE/C                   n/a                     0.275         3.200       2.925      SLICE_X77Y187        core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state_reg[23]/C
Low Pulse Width   Slow    FDSE/C                   n/a                     0.275         3.200       2.925      SLICE_X77Y190        core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state_reg[25]/C
Low Pulse Width   Slow    FDSE/C                   n/a                     0.275         3.200       2.925      SLICE_X76Y189        core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state_reg[27]/C
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y35         core_inst/sys/eth_dma_1/rx_fifo/mem_reg_0/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y35         core_inst/sys/eth_dma_1/rx_fifo/mem_reg_0/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB18_X8Y72         core_inst/sys/eth_dma_1/rx_fifo/mem_reg_1/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB18_X8Y72         core_inst/sys/eth_dma_1/rx_fifo/mem_reg_1/CLKBWRCLK
High Pulse Width  Fast    FDRE/C                   n/a                     0.275         3.200       2.925      SLICE_X77Y198        core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/FSM_sequential_state_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C                   n/a                     0.275         3.200       2.925      SLICE_X77Y199        core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/FSM_sequential_state_reg_reg[1]/C
High Pulse Width  Slow    FDSE/C                   n/a                     0.275         3.200       2.925      SLICE_X80Y210        core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3_reg[0]/C
High Pulse Width  Fast    FDSE/C                   n/a                     0.275         3.200       2.925      SLICE_X81Y211        core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3_reg[10]/C
High Pulse Width  Fast    FDSE/C                   n/a                     0.275         3.200       2.925      SLICE_X80Y211        core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3_reg[13]/C
High Pulse Width  Slow    FDSE/C                   n/a                     0.275         3.200       2.925      SLICE_X80Y214        core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3_reg[14]/C
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK2  GTHE3_CHANNEL/RXUSRCLK  1.005         0.437       0.568      GTHE3_CHANNEL_X0Y13  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Max Skew          Fast    GTHE3_CHANNEL/RXUSRCLK2  GTHE3_CHANNEL/RXUSRCLK  0.882         0.260       0.622      GTHE3_CHANNEL_X0Y13  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_out[0]
  To Clock:  txoutclk_out[0]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.255ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_out[0]
Waveform(ns):       { 0.000 1.600 }
Period(ns):         3.200
Sources:            { sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     BUFG_GT/I               n/a                      1.379         3.200       1.821      BUFG_GT_X0Y86        bufg_gt_tx_usrclk2_inst/I
Min Period        n/a     BUFG_GT/I               n/a                      1.379         3.200       1.821      BUFG_GT_X0Y92        bufg_gt_tx_usrclk_inst/I
Min Period        n/a     FDCE/C                  n/a                      0.550         3.200       2.650      SLICE_X94Y204        gt_userclk_tx_active_reg/C
Low Pulse Width   Fast    FDCE/C                  n/a                      0.275         1.600       1.325      SLICE_X94Y204        gt_userclk_tx_active_reg/C
Low Pulse Width   Slow    FDCE/C                  n/a                      0.275         1.600       1.325      SLICE_X94Y204        gt_userclk_tx_active_reg/C
High Pulse Width  Slow    FDCE/C                  n/a                      0.275         1.600       1.325      SLICE_X94Y204        gt_userclk_tx_active_reg/C
High Pulse Width  Fast    FDCE/C                  n/a                      0.275         1.600       1.325      SLICE_X94Y204        gt_userclk_tx_active_reg/C
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.516         0.261       0.255      GTHE3_CHANNEL_X0Y12  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.516         0.261       0.255      GTHE3_CHANNEL_X0Y13  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Fast    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.520         0.182       0.338      GTHE3_CHANNEL_X0Y12  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Fast    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.520         0.180       0.340      GTHE3_CHANNEL_X0Y13  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_156mhz_int
  To Clock:  clk_156mhz_int

Setup :            0  Failing Endpoints,  Worst Slack        1.368ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.304ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.368ns  (required time - arrival time)
  Source:                 core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/crc_state_reg[30]/C
                            (rising edge-triggered cell FDSE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[32]/D
                            (rising edge-triggered cell FDSE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156mhz_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_156mhz_int rise@6.400ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        4.844ns  (logic 1.137ns (23.472%)  route 3.707ns (76.528%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.878ns = ( 8.278 - 6.400 ) 
    Source Clock Delay      (SCD):    2.252ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.855ns (routing 0.316ns, distribution 1.539ns)
  Clock Net Delay (Destination): 1.549ns (routing 0.283ns, distribution 1.266ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        1.855     2.252    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tkeep_reg_reg[0]_4
    SLICE_X75Y163        FDSE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/crc_state_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y163        FDSE (Prop_FFF2_SLICEM_C_Q)
                                                      0.117     2.369 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/crc_state_reg[30]/Q
                         net (fo=22, routed)          0.741     3.110    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/crc_state[30]
    SLICE_X73Y154        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.173     3.283 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/crc_state[30]_i_5__0/O
                         net (fo=7, routed)           0.526     3.809    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_64/crc_state_reg[22]_0
    SLICE_X74Y164        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.132     3.941 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_64/i_/crc_state[0]_i_4__0/O
                         net (fo=4, routed)           0.381     4.322    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_64/i_/crc_state[0]_i_4__0_n_0
    SLICE_X72Y162        LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.134     4.456 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_64/i_/crc_state[0]_i_1__0/O
                         net (fo=2, routed)           0.381     4.837    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/crc_next7[0]
    SLICE_X73Y155        LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.130     4.967 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[32]_i_8__0/O
                         net (fo=1, routed)           0.000     4.967    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[32]_i_8__0_n_0
    SLICE_X73Y155        MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.067     5.034 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[32]_i_6__0/O
                         net (fo=1, routed)           0.619     5.653    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[32]_i_6__0_n_0
    SLICE_X76Y164        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.176     5.829 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[32]_i_4__0/O
                         net (fo=1, routed)           0.196     6.025    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[32]_i_4__0_n_0
    SLICE_X77Y164        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.115     6.140 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[32]_i_2__0/O
                         net (fo=2, routed)           0.828     6.968    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[32]_i_2__0_n_0
    SLICE_X89Y171        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.093     7.061 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[32]_i_1__0/O
                         net (fo=1, routed)           0.035     7.096    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[32]_i_1__0_n_0
    SLICE_X89Y171        FDSE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        1.549     8.278    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tkeep_reg_reg[0]_4
    SLICE_X89Y171        FDSE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[32]/C
                         clock pessimism              0.158     8.436    
                         clock uncertainty           -0.035     8.401    
    SLICE_X89Y171        FDSE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     8.464    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[32]
  -------------------------------------------------------------------
                         required time                          8.464    
                         arrival time                          -7.096    
  -------------------------------------------------------------------
                         slack                                  1.368    

Slack (MET) :             1.394ns  (required time - arrival time)
  Source:                 core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/crc_state_reg[30]/C
                            (rising edge-triggered cell FDSE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156mhz_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_156mhz_int rise@6.400ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        4.814ns  (logic 1.115ns (23.162%)  route 3.699ns (76.838%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.878ns = ( 8.278 - 6.400 ) 
    Source Clock Delay      (SCD):    2.252ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.855ns (routing 0.316ns, distribution 1.539ns)
  Clock Net Delay (Destination): 1.549ns (routing 0.283ns, distribution 1.266ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        1.855     2.252    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tkeep_reg_reg[0]_4
    SLICE_X75Y163        FDSE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/crc_state_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y163        FDSE (Prop_FFF2_SLICEM_C_Q)
                                                      0.117     2.369 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/crc_state_reg[30]/Q
                         net (fo=22, routed)          0.741     3.110    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/crc_state[30]
    SLICE_X73Y154        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.173     3.283 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/crc_state[30]_i_5__0/O
                         net (fo=7, routed)           0.526     3.809    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_64/crc_state_reg[22]_0
    SLICE_X74Y164        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.132     3.941 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_64/i_/crc_state[0]_i_4__0/O
                         net (fo=4, routed)           0.381     4.322    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_64/i_/crc_state[0]_i_4__0_n_0
    SLICE_X72Y162        LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.134     4.456 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_64/i_/crc_state[0]_i_1__0/O
                         net (fo=2, routed)           0.381     4.837    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/crc_next7[0]
    SLICE_X73Y155        LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.130     4.967 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[32]_i_8__0/O
                         net (fo=1, routed)           0.000     4.967    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[32]_i_8__0_n_0
    SLICE_X73Y155        MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.067     5.034 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[32]_i_6__0/O
                         net (fo=1, routed)           0.619     5.653    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[32]_i_6__0_n_0
    SLICE_X76Y164        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.176     5.829 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[32]_i_4__0/O
                         net (fo=1, routed)           0.196     6.025    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[32]_i_4__0_n_0
    SLICE_X77Y164        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.115     6.140 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[32]_i_2__0/O
                         net (fo=2, routed)           0.828     6.968    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[32]_i_2__0_n_0
    SLICE_X89Y171        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.071     7.039 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.027     7.066    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[0]_i_1__0_n_0
    SLICE_X89Y171        FDSE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        1.549     8.278    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tkeep_reg_reg[0]_4
    SLICE_X89Y171        FDSE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[0]/C
                         clock pessimism              0.158     8.436    
                         clock uncertainty           -0.035     8.401    
    SLICE_X89Y171        FDSE (Setup_DFF_SLICEL_C_D)
                                                      0.059     8.460    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.460    
                         arrival time                          -7.066    
  -------------------------------------------------------------------
                         slack                                  1.394    

Slack (MET) :             1.459ns  (required time - arrival time)
  Source:                 core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156mhz_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_156mhz_int rise@6.400ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        4.853ns  (logic 1.047ns (21.574%)  route 3.806ns (78.426%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.905ns = ( 8.305 - 6.400 ) 
    Source Clock Delay      (SCD):    2.179ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.782ns (routing 0.316ns, distribution 1.466ns)
  Clock Net Delay (Destination): 1.576ns (routing 0.283ns, distribution 1.293ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        1.782     2.179    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tkeep_reg_reg[0]_4
    SLICE_X76Y214        FDRE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y214        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.117     2.296 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[15]/Q
                         net (fo=30, routed)          1.499     3.795    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_32/s_tdata_reg[6]
    SLICE_X88Y231        LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.205     4.000 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_32/i_/swap_txd[31]_i_9/O
                         net (fo=4, routed)           0.514     4.514    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_32/crc_state_reg[15]
    SLICE_X87Y231        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.188     4.702 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_32/i_/swap_txd[21]_i_9/O
                         net (fo=1, routed)           0.379     5.081    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_32_n_22
    SLICE_X88Y231        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.040     5.121 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd[21]_i_4/O
                         net (fo=1, routed)           0.629     5.750    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd[21]_i_4_n_0
    SLICE_X83Y233        LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.173     5.923 f  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd[21]_i_2/O
                         net (fo=1, routed)           0.408     6.331    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd[21]_i_2_n_0
    SLICE_X83Y224        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.132     6.463 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd[21]_i_1/O
                         net (fo=2, routed)           0.342     6.805    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/p_0_in[21]
    SLICE_X85Y218        LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.192     6.997 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[53]_i_1/O
                         net (fo=1, routed)           0.035     7.032    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[53]_i_1_n_0
    SLICE_X85Y218        FDRE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        1.576     8.305    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tkeep_reg_reg[0]_4
    SLICE_X85Y218        FDRE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[53]/C
                         clock pessimism              0.160     8.465    
                         clock uncertainty           -0.035     8.429    
    SLICE_X85Y218        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.062     8.491    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[53]
  -------------------------------------------------------------------
                         required time                          8.491    
                         arrival time                          -7.032    
  -------------------------------------------------------------------
                         slack                                  1.459    

Slack (MET) :             1.538ns  (required time - arrival time)
  Source:                 core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156mhz_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_156mhz_int rise@6.400ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        4.771ns  (logic 0.855ns (17.921%)  route 3.916ns (82.079%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.903ns = ( 8.303 - 6.400 ) 
    Source Clock Delay      (SCD):    2.179ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.782ns (routing 0.316ns, distribution 1.466ns)
  Clock Net Delay (Destination): 1.574ns (routing 0.283ns, distribution 1.291ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        1.782     2.179    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tkeep_reg_reg[0]_4
    SLICE_X76Y214        FDRE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y214        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.117     2.296 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[15]/Q
                         net (fo=30, routed)          1.499     3.795    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_32/s_tdata_reg[6]
    SLICE_X88Y231        LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.205     4.000 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_32/i_/swap_txd[31]_i_9/O
                         net (fo=4, routed)           0.514     4.514    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_32/crc_state_reg[15]
    SLICE_X87Y231        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.188     4.702 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_32/i_/swap_txd[21]_i_9/O
                         net (fo=1, routed)           0.379     5.081    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_32_n_22
    SLICE_X88Y231        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.040     5.121 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd[21]_i_4/O
                         net (fo=1, routed)           0.629     5.750    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd[21]_i_4_n_0
    SLICE_X83Y233        LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.173     5.923 f  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd[21]_i_2/O
                         net (fo=1, routed)           0.408     6.331    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd[21]_i_2_n_0
    SLICE_X83Y224        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.132     6.463 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd[21]_i_1/O
                         net (fo=2, routed)           0.487     6.950    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/p_0_in[21]
    SLICE_X85Y218        FDRE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        1.574     8.303    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tkeep_reg_reg[0]_4
    SLICE_X85Y218        FDRE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd_reg[21]/C
                         clock pessimism              0.160     8.463    
                         clock uncertainty           -0.035     8.427    
    SLICE_X85Y218        FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.061     8.488    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd_reg[21]
  -------------------------------------------------------------------
                         required time                          8.488    
                         arrival time                          -6.950    
  -------------------------------------------------------------------
                         slack                                  1.538    

Slack (MET) :             1.558ns  (required time - arrival time)
  Source:                 core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156mhz_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_156mhz_int rise@6.400ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        4.635ns  (logic 0.988ns (21.316%)  route 3.647ns (78.684%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.880ns = ( 8.280 - 6.400 ) 
    Source Clock Delay      (SCD):    2.269ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.872ns (routing 0.316ns, distribution 1.556ns)
  Clock Net Delay (Destination): 1.551ns (routing 0.283ns, distribution 1.268ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        1.872     2.269    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tkeep_reg_reg[0]_4
    SLICE_X74Y168        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y168        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     2.383 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[13]/Q
                         net (fo=29, routed)          0.542     2.925    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[13]_1
    SLICE_X75Y160        LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.119     3.044 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/i___2_i_13__16/O
                         net (fo=12, routed)          0.555     3.599    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_56/xgmii_txd_reg[43]_i_5__0
    SLICE_X71Y157        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.177     3.776 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_56/i_/swap_txd[28]_i_21__0/O
                         net (fo=1, routed)           0.353     4.129    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_56/i_/swap_txd[28]_i_21__0_n_0
    SLICE_X72Y154        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.071     4.200 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_56/i_/swap_txd[28]_i_17__0/O
                         net (fo=1, routed)           0.214     4.414    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_56_n_54
    SLICE_X73Y152        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.130     4.544 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd[28]_i_13__0/O
                         net (fo=1, routed)           0.000     4.544    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd[28]_i_13__0_n_0
    SLICE_X73Y152        MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.067     4.611 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd_reg[28]_i_6__0/O
                         net (fo=1, routed)           0.434     5.045    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd_reg[28]_i_6__0_n_0
    SLICE_X76Y153        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.178     5.223 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd[28]_i_2__0/O
                         net (fo=1, routed)           0.368     5.591    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd[28]_i_2__0_n_0
    SLICE_X77Y166        LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.132     5.723 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd[28]_i_1__0/O
                         net (fo=2, routed)           1.181     6.904    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/p_0_in[28]
    SLICE_X90Y171        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        1.551     8.280    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tkeep_reg_reg[0]_4
    SLICE_X90Y171        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd_reg[28]/C
                         clock pessimism              0.158     8.438    
                         clock uncertainty           -0.035     8.403    
    SLICE_X90Y171        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.059     8.462    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd_reg[28]
  -------------------------------------------------------------------
                         required time                          8.462    
                         arrival time                          -6.904    
  -------------------------------------------------------------------
                         slack                                  1.558    

Slack (MET) :             1.624ns  (required time - arrival time)
  Source:                 core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156mhz_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_156mhz_int rise@6.400ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        4.675ns  (logic 0.940ns (20.107%)  route 3.735ns (79.893%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.882ns = ( 8.282 - 6.400 ) 
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.772ns (routing 0.316ns, distribution 1.456ns)
  Clock Net Delay (Destination): 1.553ns (routing 0.283ns, distribution 1.270ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        1.772     2.169    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tkeep_reg_reg[0]_4
    SLICE_X76Y210        FDRE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y210        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.114     2.283 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[20]/Q
                         net (fo=24, routed)          1.092     3.375    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg[20]
    SLICE_X86Y232        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.115     3.490 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/i___24_i_8/O
                         net (fo=7, routed)           0.619     4.109    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_64/crc_state_reg[7]
    SLICE_X79Y229        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.043     4.152 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_64/i_/crc_state[7]_i_4/O
                         net (fo=1, routed)           0.263     4.415    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_64/i_/crc_state[7]_i_4_n_0
    SLICE_X77Y229        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.173     4.588 f  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_64/i_/crc_state[7]_i_1/O
                         net (fo=2, routed)           0.416     5.004    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/crc_next7[7]
    SLICE_X78Y236        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.132     5.136 f  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[39]_i_9/O
                         net (fo=1, routed)           0.000     5.136    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[39]_i_9_n_0
    SLICE_X78Y236        MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.067     5.203 f  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[39]_i_7/O
                         net (fo=1, routed)           0.440     5.643    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[39]_i_7_n_0
    SLICE_X82Y233        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.119     5.762 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[39]_i_3/O
                         net (fo=1, routed)           0.428     6.190    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[39]_i_3_n_0
    SLICE_X83Y221        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.041     6.231 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[39]_i_2/O
                         net (fo=2, routed)           0.435     6.666    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[39]_i_2_n_0
    SLICE_X87Y218        LUT3 (Prop_A5LUT_SLICEL_I2_O)
                                                      0.136     6.802 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[7]_i_1/O
                         net (fo=1, routed)           0.042     6.844    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[7]_i_1_n_0
    SLICE_X87Y218        FDRE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        1.553     8.282    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tkeep_reg_reg[0]_4
    SLICE_X87Y218        FDRE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[7]/C
                         clock pessimism              0.160     8.442    
                         clock uncertainty           -0.035     8.407    
    SLICE_X87Y218        FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.061     8.468    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          8.468    
                         arrival time                          -6.844    
  -------------------------------------------------------------------
                         slack                                  1.624    

Slack (MET) :             1.631ns  (required time - arrival time)
  Source:                 core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156mhz_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_156mhz_int rise@6.400ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        4.666ns  (logic 0.830ns (17.788%)  route 3.836ns (82.212%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.888ns = ( 8.288 - 6.400 ) 
    Source Clock Delay      (SCD):    2.176ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.779ns (routing 0.316ns, distribution 1.463ns)
  Clock Net Delay (Destination): 1.559ns (routing 0.283ns, distribution 1.276ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        1.779     2.176    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tkeep_reg_reg[0]_4
    SLICE_X76Y214        FDRE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y214        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.114     2.290 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[2]/Q
                         net (fo=29, routed)          1.082     3.372    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[2]_0
    SLICE_X86Y227        LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.204     3.576 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/i___4_i_2__15/O
                         net (fo=12, routed)          0.943     4.519    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_32/i_/swap_txd[6]_i_6_0
    SLICE_X89Y230        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.040     4.559 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_32/i_/swap_txd[6]_i_8/O
                         net (fo=1, routed)           0.223     4.782    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_32/i_/swap_txd[6]_i_8_n_0
    SLICE_X89Y230        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.040     4.822 f  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_32/i_/swap_txd[6]_i_6/O
                         net (fo=1, routed)           0.193     5.015    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/crc_next3[6]
    SLICE_X89Y229        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.115     5.130 f  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd[6]_i_5/O
                         net (fo=1, routed)           0.575     5.705    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd[6]_i_5_n_0
    SLICE_X83Y229        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.185     5.890 f  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd[6]_i_3/O
                         net (fo=1, routed)           0.420     6.310    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd[6]_i_3_n_0
    SLICE_X84Y219        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.132     6.442 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd[6]_i_1/O
                         net (fo=2, routed)           0.400     6.842    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/p_0_in[6]
    SLICE_X84Y219        FDRE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        1.559     8.288    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tkeep_reg_reg[0]_4
    SLICE_X84Y219        FDRE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd_reg[6]/C
                         clock pessimism              0.160     8.448    
                         clock uncertainty           -0.035     8.413    
    SLICE_X84Y219        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.060     8.473    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd_reg[6]
  -------------------------------------------------------------------
                         required time                          8.473    
                         arrival time                          -6.842    
  -------------------------------------------------------------------
                         slack                                  1.631    

Slack (MET) :             1.662ns  (required time - arrival time)
  Source:                 core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156mhz_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_156mhz_int rise@6.400ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        4.635ns  (logic 0.919ns (19.827%)  route 3.716ns (80.173%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.882ns = ( 8.282 - 6.400 ) 
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.772ns (routing 0.316ns, distribution 1.456ns)
  Clock Net Delay (Destination): 1.553ns (routing 0.283ns, distribution 1.270ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        1.772     2.169    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tkeep_reg_reg[0]_4
    SLICE_X76Y210        FDRE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y210        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.114     2.283 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[20]/Q
                         net (fo=24, routed)          1.092     3.375    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg[20]
    SLICE_X86Y232        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.115     3.490 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/i___24_i_8/O
                         net (fo=7, routed)           0.619     4.109    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_64/crc_state_reg[7]
    SLICE_X79Y229        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.043     4.152 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_64/i_/crc_state[7]_i_4/O
                         net (fo=1, routed)           0.263     4.415    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_64/i_/crc_state[7]_i_4_n_0
    SLICE_X77Y229        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.173     4.588 f  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_64/i_/crc_state[7]_i_1/O
                         net (fo=2, routed)           0.416     5.004    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/crc_next7[7]
    SLICE_X78Y236        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.132     5.136 f  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[39]_i_9/O
                         net (fo=1, routed)           0.000     5.136    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[39]_i_9_n_0
    SLICE_X78Y236        MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.067     5.203 f  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[39]_i_7/O
                         net (fo=1, routed)           0.440     5.643    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[39]_i_7_n_0
    SLICE_X82Y233        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.119     5.762 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[39]_i_3/O
                         net (fo=1, routed)           0.428     6.190    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[39]_i_3_n_0
    SLICE_X83Y221        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.041     6.231 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[39]_i_2/O
                         net (fo=2, routed)           0.435     6.666    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[39]_i_2_n_0
    SLICE_X87Y218        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.115     6.781 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[39]_i_1/O
                         net (fo=1, routed)           0.023     6.804    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[39]_i_1_n_0
    SLICE_X87Y218        FDRE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        1.553     8.282    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tkeep_reg_reg[0]_4
    SLICE_X87Y218        FDRE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[39]/C
                         clock pessimism              0.160     8.442    
                         clock uncertainty           -0.035     8.407    
    SLICE_X87Y218        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.059     8.466    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[39]
  -------------------------------------------------------------------
                         required time                          8.466    
                         arrival time                          -6.804    
  -------------------------------------------------------------------
                         slack                                  1.662    

Slack (MET) :             1.676ns  (required time - arrival time)
  Source:                 core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156mhz_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_156mhz_int rise@6.400ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        4.623ns  (logic 1.167ns (25.243%)  route 3.456ns (74.757%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.891ns = ( 8.291 - 6.400 ) 
    Source Clock Delay      (SCD):    2.179ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.782ns (routing 0.316ns, distribution 1.466ns)
  Clock Net Delay (Destination): 1.562ns (routing 0.283ns, distribution 1.279ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        1.782     2.179    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tkeep_reg_reg[0]_4
    SLICE_X76Y214        FDRE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y214        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     2.293 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[8]/Q
                         net (fo=27, routed)          1.239     3.532    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_24/i_/i___18_i_6_0
    SLICE_X87Y227        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.185     3.717 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_24/i_/i___20_i_5/O
                         net (fo=6, routed)           0.521     4.238    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_24/i_/i___20_i_5_n_0
    SLICE_X88Y228        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.132     4.370 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_24/i_/i___20_i_3/O
                         net (fo=3, routed)           0.470     4.840    core_inst/sys/eth_dma_1/eth_mac_10g_inst_n_90
    SLICE_X87Y229        LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.185     5.025 r  core_inst/sys/eth_dma_1/i___20/O
                         net (fo=1, routed)           0.135     5.160    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd[20]_i_2_0
    SLICE_X87Y230        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.115     5.275 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd[20]_i_5/O
                         net (fo=1, routed)           0.404     5.679    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd[20]_i_5_n_0
    SLICE_X84Y232        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.072     5.751 f  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd[20]_i_2/O
                         net (fo=1, routed)           0.353     6.104    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd[20]_i_2_n_0
    SLICE_X83Y223        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.172     6.276 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd[20]_i_1/O
                         net (fo=2, routed)           0.299     6.575    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/p_0_in[20]
    SLICE_X84Y220        LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.192     6.767 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[52]_i_1/O
                         net (fo=1, routed)           0.035     6.802    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[52]_i_1_n_0
    SLICE_X84Y220        FDRE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        1.562     8.291    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tkeep_reg_reg[0]_4
    SLICE_X84Y220        FDRE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[52]/C
                         clock pessimism              0.160     8.451    
                         clock uncertainty           -0.035     8.416    
    SLICE_X84Y220        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.062     8.478    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[52]
  -------------------------------------------------------------------
                         required time                          8.478    
                         arrival time                          -6.802    
  -------------------------------------------------------------------
                         slack                                  1.676    

Slack (MET) :             1.700ns  (required time - arrival time)
  Source:                 core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/crc_state_reg[30]/C
                            (rising edge-triggered cell FDSE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156mhz_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_156mhz_int rise@6.400ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        4.511ns  (logic 0.910ns (20.173%)  route 3.601ns (79.827%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.878ns = ( 8.278 - 6.400 ) 
    Source Clock Delay      (SCD):    2.252ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.855ns (routing 0.316ns, distribution 1.539ns)
  Clock Net Delay (Destination): 1.549ns (routing 0.283ns, distribution 1.266ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        1.855     2.252    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tkeep_reg_reg[0]_4
    SLICE_X75Y163        FDSE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/crc_state_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y163        FDSE (Prop_FFF2_SLICEM_C_Q)
                                                      0.117     2.369 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/crc_state_reg[30]/Q
                         net (fo=22, routed)          0.741     3.110    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/crc_state[30]
    SLICE_X73Y154        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.173     3.283 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/crc_state[30]_i_5__0/O
                         net (fo=7, routed)           0.526     3.809    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_64/crc_state_reg[22]_0
    SLICE_X74Y164        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.132     3.941 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_64/i_/crc_state[0]_i_4__0/O
                         net (fo=4, routed)           0.367     4.308    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_64/i_/crc_state[0]_i_4__0_n_0
    SLICE_X72Y161        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.042     4.350 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_64/i_/crc_state[12]_i_3__0/O
                         net (fo=1, routed)           0.241     4.591    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_64/i_/crc_state[12]_i_3__0_n_0
    SLICE_X72Y160        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.073     4.664 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_64/i_/crc_state[12]_i_1__0/O
                         net (fo=2, routed)           0.231     4.895    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/crc_next7[12]
    SLICE_X73Y155        LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.071     4.966 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[44]_i_6__0/O
                         net (fo=1, routed)           0.000     4.966    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[44]_i_6__0_n_0
    SLICE_X73Y155        MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.067     5.033 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[44]_i_3__0/O
                         net (fo=1, routed)           0.734     5.767    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[44]_i_3__0_n_0
    SLICE_X78Y165        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.043     5.810 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[44]_i_2__0/O
                         net (fo=2, routed)           0.726     6.536    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[44]_i_2__0_n_0
    SLICE_X89Y171        LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.192     6.728 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[44]_i_1__0/O
                         net (fo=1, routed)           0.035     6.763    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[44]_i_1__0_n_0
    SLICE_X89Y171        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        1.549     8.278    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tkeep_reg_reg[0]_4
    SLICE_X89Y171        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[44]/C
                         clock pessimism              0.158     8.436    
                         clock uncertainty           -0.035     8.401    
    SLICE_X89Y171        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.062     8.463    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[44]
  -------------------------------------------------------------------
                         required time                          8.463    
                         arrival time                          -6.763    
  -------------------------------------------------------------------
                         slack                                  1.700    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sfp_2_phy_inst/eth_phy_10g_tx_inst/serdes_tx_data_reg_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXDATA[27]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156mhz_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_156mhz_int rise@0.000ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.049ns (22.072%)  route 0.173ns (77.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.986ns
    Source Clock Delay      (SCD):    0.856ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Net Delay (Source):      0.738ns (routing 0.163ns, distribution 0.575ns)
  Clock Net Delay (Destination): 0.821ns (routing 0.190ns, distribution 0.631ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        0.738     0.856    sfp_2_phy_inst/eth_phy_10g_tx_inst/encoded_tx_hdr_reg_reg[1]
    SLICE_X99Y204        FDRE                                         r  sfp_2_phy_inst/eth_phy_10g_tx_inst/serdes_tx_data_reg_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y204        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     0.905 r  sfp_2_phy_inst/eth_phy_10g_tx_inst/serdes_tx_data_reg_reg[36]/Q
                         net (fo=1, routed)           0.173     1.078    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txdata_in[155]
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                                r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXDATA[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        0.821     0.986    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[1]
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                                r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.130     0.856    
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[27])
                                                      0.187     1.043    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.078    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 sfp_1_phy_inst/eth_phy_10g_tx_inst/serdes_tx_data_reg_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[27]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156mhz_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_156mhz_int rise@0.000ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.048ns (21.239%)  route 0.178ns (78.761%))
  Logic Levels:           0  
  Clock Path Skew:        -0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.997ns
    Source Clock Delay      (SCD):    0.871ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Net Delay (Source):      0.753ns (routing 0.163ns, distribution 0.590ns)
  Clock Net Delay (Destination): 0.832ns (routing 0.190ns, distribution 0.642ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        0.753     0.871    sfp_1_phy_inst/eth_phy_10g_tx_inst/encoded_tx_data_reg_reg[0]
    SLICE_X97Y182        FDRE                                         r  sfp_1_phy_inst/eth_phy_10g_tx_inst/serdes_tx_data_reg_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y182        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     0.919 r  sfp_1_phy_inst/eth_phy_10g_tx_inst/serdes_tx_data_reg_reg[36]/Q
                         net (fo=1, routed)           0.178     1.097    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txdata_in[27]
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                                r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        0.832     0.997    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[0]
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                                r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.129     0.868    
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[27])
                                                      0.187     1.055    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -1.055    
                         arrival time                           1.097    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 sfp_1_phy_inst/eth_phy_10g_tx_inst/serdes_tx_data_reg_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[11]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156mhz_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_156mhz_int rise@0.000ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.048ns (21.918%)  route 0.171ns (78.082%))
  Logic Levels:           0  
  Clock Path Skew:        -0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.997ns
    Source Clock Delay      (SCD):    0.871ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Net Delay (Source):      0.753ns (routing 0.163ns, distribution 0.590ns)
  Clock Net Delay (Destination): 0.832ns (routing 0.190ns, distribution 0.642ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        0.753     0.871    sfp_1_phy_inst/eth_phy_10g_tx_inst/encoded_tx_data_reg_reg[0]
    SLICE_X97Y182        FDRE                                         r  sfp_1_phy_inst/eth_phy_10g_tx_inst/serdes_tx_data_reg_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y182        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     0.919 r  sfp_1_phy_inst/eth_phy_10g_tx_inst/serdes_tx_data_reg_reg[52]/Q
                         net (fo=1, routed)           0.171     1.090    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txdata_in[11]
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                                r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        0.832     0.997    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[0]
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                                r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.129     0.868    
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[11])
                                                      0.179     1.047    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -1.047    
                         arrival time                           1.090    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 sfp_2_phy_inst/eth_phy_10g_tx_inst/serdes_tx_data_reg_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXDATA[17]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156mhz_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_156mhz_int rise@0.000ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.049ns (23.558%)  route 0.159ns (76.442%))
  Logic Levels:           0  
  Clock Path Skew:        -0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.986ns
    Source Clock Delay      (SCD):    0.859ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Net Delay (Source):      0.741ns (routing 0.163ns, distribution 0.578ns)
  Clock Net Delay (Destination): 0.821ns (routing 0.190ns, distribution 0.631ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        0.741     0.859    sfp_2_phy_inst/eth_phy_10g_tx_inst/encoded_tx_hdr_reg_reg[1]
    SLICE_X98Y201        FDRE                                         r  sfp_2_phy_inst/eth_phy_10g_tx_inst/serdes_tx_data_reg_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y201        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.908 r  sfp_2_phy_inst/eth_phy_10g_tx_inst/serdes_tx_data_reg_reg[46]/Q
                         net (fo=1, routed)           0.159     1.067    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txdata_in[145]
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                                r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXDATA[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        0.821     0.986    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[1]
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                                r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.130     0.856    
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[17])
                                                      0.166     1.022    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -1.022    
                         arrival time                           1.067    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 core_inst/sys/eth_dma_0/tx_adapter/temp_m_axis_tdata_reg_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_0/tx_adapter/m_axis_tdata_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156mhz_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_156mhz_int rise@0.000ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.093ns (65.035%)  route 0.050ns (34.965%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.963ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Net Delay (Source):      0.845ns (routing 0.163ns, distribution 0.682ns)
  Clock Net Delay (Destination): 1.017ns (routing 0.190ns, distribution 0.827ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        0.845     0.963    core_inst/sys/eth_dma_0/tx_adapter/m_axis_tuser_reg_reg[0]_3
    SLICE_X74Y173        FDRE                                         r  core_inst/sys/eth_dma_0/tx_adapter/temp_m_axis_tdata_reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y173        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.011 r  core_inst/sys/eth_dma_0/tx_adapter/temp_m_axis_tdata_reg_reg[25]/Q
                         net (fo=1, routed)           0.034     1.045    core_inst/sys/eth_dma_0/tx_adapter/temp_m_axis_tdata_reg[25]
    SLICE_X74Y173        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.045     1.090 r  core_inst/sys/eth_dma_0/tx_adapter/m_axis_tdata_reg[25]_i_1__0/O
                         net (fo=1, routed)           0.016     1.106    core_inst/sys/eth_dma_0/tx_adapter/m_axis_tdata_reg[25]_i_1__0_n_0
    SLICE_X74Y173        FDRE                                         r  core_inst/sys/eth_dma_0/tx_adapter/m_axis_tdata_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        1.017     1.182    core_inst/sys/eth_dma_0/tx_adapter/m_axis_tuser_reg_reg[0]_3
    SLICE_X74Y173        FDRE                                         r  core_inst/sys/eth_dma_0/tx_adapter/m_axis_tdata_reg_reg[25]/C
                         clock pessimism             -0.177     1.005    
    SLICE_X74Y173        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.061    core_inst/sys/eth_dma_0/tx_adapter/m_axis_tdata_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.061    
                         arrival time                           1.106    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 core_inst/sys/eth_dma_0/tx_adapter/temp_m_axis_tdata_reg_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_0/tx_adapter/m_axis_tdata_reg_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156mhz_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_156mhz_int rise@0.000ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.093ns (65.035%)  route 0.050ns (34.965%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Net Delay (Source):      0.844ns (routing 0.163ns, distribution 0.681ns)
  Clock Net Delay (Destination): 1.016ns (routing 0.190ns, distribution 0.826ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        0.844     0.962    core_inst/sys/eth_dma_0/tx_adapter/m_axis_tuser_reg_reg[0]_3
    SLICE_X74Y171        FDRE                                         r  core_inst/sys/eth_dma_0/tx_adapter/temp_m_axis_tdata_reg_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y171        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.010 r  core_inst/sys/eth_dma_0/tx_adapter/temp_m_axis_tdata_reg_reg[44]/Q
                         net (fo=1, routed)           0.034     1.044    core_inst/sys/eth_dma_0/tx_adapter/temp_m_axis_tdata_reg[44]
    SLICE_X74Y171        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.045     1.089 r  core_inst/sys/eth_dma_0/tx_adapter/m_axis_tdata_reg[44]_i_1__0/O
                         net (fo=1, routed)           0.016     1.105    core_inst/sys/eth_dma_0/tx_adapter/m_axis_tdata_reg[44]_i_1__0_n_0
    SLICE_X74Y171        FDRE                                         r  core_inst/sys/eth_dma_0/tx_adapter/m_axis_tdata_reg_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        1.016     1.181    core_inst/sys/eth_dma_0/tx_adapter/m_axis_tuser_reg_reg[0]_3
    SLICE_X74Y171        FDRE                                         r  core_inst/sys/eth_dma_0/tx_adapter/m_axis_tdata_reg_reg[44]/C
                         clock pessimism             -0.177     1.004    
    SLICE_X74Y171        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     1.060    core_inst/sys/eth_dma_0/tx_adapter/m_axis_tdata_reg_reg[44]
  -------------------------------------------------------------------
                         required time                         -1.060    
                         arrival time                           1.105    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 core_inst/sys/eth_dma_0/tx_fifo/m_axis_tvalid_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_0/tx_adapter/temp_m_axis_tvalid_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156mhz_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_156mhz_int rise@0.000ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.063ns (24.138%)  route 0.198ns (75.862%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.948ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Net Delay (Source):      0.830ns (routing 0.163ns, distribution 0.667ns)
  Clock Net Delay (Destination): 1.017ns (routing 0.190ns, distribution 0.827ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        0.830     0.948    core_inst/sys/eth_dma_0/tx_fifo/mem_reg_0_0
    SLICE_X73Y180        FDRE                                         r  core_inst/sys/eth_dma_0/tx_fifo/m_axis_tvalid_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y180        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.048     0.996 r  core_inst/sys/eth_dma_0/tx_fifo/m_axis_tvalid_reg_reg/Q
                         net (fo=7, routed)           0.182     1.178    core_inst/sys/eth_dma_0/tx_adapter/tx_fifo_axis_tvalid
    SLICE_X74Y176        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.015     1.193 r  core_inst/sys/eth_dma_0/tx_adapter/temp_m_axis_tvalid_reg_i_1__0/O
                         net (fo=1, routed)           0.016     1.209    core_inst/sys/eth_dma_0/tx_adapter/temp_m_axis_tvalid_reg_i_1__0_n_0
    SLICE_X74Y176        FDRE                                         r  core_inst/sys/eth_dma_0/tx_adapter/temp_m_axis_tvalid_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        1.017     1.182    core_inst/sys/eth_dma_0/tx_adapter/m_axis_tuser_reg_reg[0]_3
    SLICE_X74Y176        FDRE                                         r  core_inst/sys/eth_dma_0/tx_adapter/temp_m_axis_tvalid_reg_reg/C
                         clock pessimism             -0.074     1.108    
    SLICE_X74Y176        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     1.164    core_inst/sys/eth_dma_0/tx_adapter/temp_m_axis_tvalid_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.164    
                         arrival time                           1.209    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156mhz_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_156mhz_int rise@0.000ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.094ns (65.278%)  route 0.050ns (34.722%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.138ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Net Delay (Source):      0.806ns (routing 0.163ns, distribution 0.643ns)
  Clock Net Delay (Destination): 0.973ns (routing 0.190ns, distribution 0.783ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        0.806     0.924    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tkeep_reg_reg[0]_4
    SLICE_X80Y170        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y170        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.973 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd_reg[13]/Q
                         net (fo=1, routed)           0.035     1.008    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd[13]
    SLICE_X80Y170        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.045     1.053 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[13]_i_1__0/O
                         net (fo=1, routed)           0.015     1.068    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[13]_i_1__0_n_0
    SLICE_X80Y170        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        0.973     1.138    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tkeep_reg_reg[0]_4
    SLICE_X80Y170        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[13]/C
                         clock pessimism             -0.172     0.966    
    SLICE_X80Y170        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     1.022    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.022    
                         arrival time                           1.068    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 core_inst/sys/eth_dma_0/tx_adapter/temp_m_axis_tdata_reg_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_0/tx_adapter/m_axis_tdata_reg_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156mhz_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_156mhz_int rise@0.000ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.093ns (66.906%)  route 0.046ns (33.094%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.964ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Net Delay (Source):      0.846ns (routing 0.163ns, distribution 0.683ns)
  Clock Net Delay (Destination): 1.013ns (routing 0.190ns, distribution 0.823ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        0.846     0.964    core_inst/sys/eth_dma_0/tx_adapter/m_axis_tuser_reg_reg[0]_3
    SLICE_X74Y171        FDRE                                         r  core_inst/sys/eth_dma_0/tx_adapter/temp_m_axis_tdata_reg_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y171        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     1.012 r  core_inst/sys/eth_dma_0/tx_adapter/temp_m_axis_tdata_reg_reg[41]/Q
                         net (fo=1, routed)           0.034     1.046    core_inst/sys/eth_dma_0/tx_adapter/temp_m_axis_tdata_reg[41]
    SLICE_X74Y171        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.045     1.091 r  core_inst/sys/eth_dma_0/tx_adapter/m_axis_tdata_reg[41]_i_1__0/O
                         net (fo=1, routed)           0.012     1.103    core_inst/sys/eth_dma_0/tx_adapter/m_axis_tdata_reg[41]_i_1__0_n_0
    SLICE_X74Y171        FDRE                                         r  core_inst/sys/eth_dma_0/tx_adapter/m_axis_tdata_reg_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        1.013     1.178    core_inst/sys/eth_dma_0/tx_adapter/m_axis_tuser_reg_reg[0]_3
    SLICE_X74Y171        FDRE                                         r  core_inst/sys/eth_dma_0/tx_adapter/m_axis_tdata_reg_reg[41]/C
                         clock pessimism             -0.177     1.001    
    SLICE_X74Y171        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.056     1.057    core_inst/sys/eth_dma_0/tx_adapter/m_axis_tdata_reg_reg[41]
  -------------------------------------------------------------------
                         required time                         -1.057    
                         arrival time                           1.103    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 core_inst/sys/eth_dma_0/tx_fifo/rd_addr_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_0/tx_fifo/mem_reg_1/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156mhz_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_156mhz_int rise@0.000ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.048ns (21.525%)  route 0.175ns (78.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.953ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Net Delay (Source):      0.835ns (routing 0.163ns, distribution 0.672ns)
  Clock Net Delay (Destination): 1.061ns (routing 0.190ns, distribution 0.871ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        0.835     0.953    core_inst/sys/eth_dma_0/tx_fifo/mem_reg_0_0
    SLICE_X73Y182        FDRE                                         r  core_inst/sys/eth_dma_0/tx_fifo/rd_addr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y182        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.048     1.001 r  core_inst/sys/eth_dma_0/tx_fifo/rd_addr_reg_reg[6]/Q
                         net (fo=2, routed)           0.175     1.176    core_inst/sys/eth_dma_0/tx_fifo/rd_addr_reg[6]
    RAMB18_X7Y70         RAMB18E2                                     r  core_inst/sys/eth_dma_0/tx_fifo/mem_reg_1/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        1.061     1.226    core_inst/sys/eth_dma_0/tx_fifo/mem_reg_0_0
    RAMB18_X7Y70         RAMB18E2                                     r  core_inst/sys/eth_dma_0/tx_fifo/mem_reg_1/CLKARDCLK
                         clock pessimism             -0.074     1.152    
    RAMB18_X7Y70         RAMB18E2 (Hold_RAMB18E2_L_RAMB180_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.023     1.129    core_inst/sys/eth_dma_0/tx_fifo/mem_reg_1
  -------------------------------------------------------------------
                         required time                         -1.129    
                         arrival time                           1.176    
  -------------------------------------------------------------------
                         slack                                  0.047    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_156mhz_int
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { bufg_gt_tx_usrclk2_inst/O }

Check Type        Corner  Lib Pin                  Reference Pin           Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X7Y34         core_inst/sys/eth_dma_0/tx_fifo/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB18_X7Y70         core_inst/sys/eth_dma_0/tx_fifo/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X7Y36         core_inst/sys/eth_dma_1/tx_fifo/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB18_X7Y74         core_inst/sys/eth_dma_1/tx_fifo/mem_reg_1/CLKARDCLK
Min Period        n/a     FDRE/C                   n/a                     0.550         6.400       5.850      SLICE_X74Y176        core_inst/sys/eth_dma_0/tx_adapter/temp_m_axis_tvalid_reg_reg/C
Min Period        n/a     FDRE/C                   n/a                     0.550         6.400       5.850      SLICE_X73Y180        core_inst/sys/eth_dma_0/tx_fifo/m_axis_tvalid_reg_reg/C
Min Period        n/a     FDRE/C                   n/a                     0.550         6.400       5.850      SLICE_X73Y180        core_inst/sys/eth_dma_0/tx_fifo/mem_read_data_valid_reg_reg/C
Min Period        n/a     FDRE/C                   n/a                     0.550         6.400       5.850      SLICE_X72Y182        core_inst/sys/eth_dma_0/tx_fifo/rd_addr_reg_reg[0]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         6.400       5.850      SLICE_X74Y183        core_inst/sys/eth_dma_0/tx_fifo/rd_addr_reg_reg[1]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         6.400       5.850      SLICE_X73Y182        core_inst/sys/eth_dma_0/tx_fifo/rd_addr_reg_reg[2]/C
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X7Y34         core_inst/sys/eth_dma_0/tx_fifo/mem_reg_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X7Y34         core_inst/sys/eth_dma_0/tx_fifo/mem_reg_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X7Y36         core_inst/sys/eth_dma_1/tx_fifo/mem_reg_0/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB18_X7Y74         core_inst/sys/eth_dma_1/tx_fifo/mem_reg_1/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB18_X7Y70         core_inst/sys/eth_dma_0/tx_fifo/mem_reg_1/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X7Y36         core_inst/sys/eth_dma_1/tx_fifo/mem_reg_0/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB18_X7Y70         core_inst/sys/eth_dma_0/tx_fifo/mem_reg_1/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB18_X7Y74         core_inst/sys/eth_dma_1/tx_fifo/mem_reg_1/CLKARDCLK
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         3.200       2.925      SLICE_X95Y176        sfp_1_phy_inst/eth_phy_10g_tx_inst/scrambler_state_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         3.200       2.925      SLICE_X95Y176        sfp_1_phy_inst/eth_phy_10g_tx_inst/scrambler_state_reg_reg[20]/C
High Pulse Width  Fast    RAMB18E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB18_X7Y74         core_inst/sys/eth_dma_1/tx_fifo/mem_reg_1/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X7Y34         core_inst/sys/eth_dma_0/tx_fifo/mem_reg_0/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB18_X7Y70         core_inst/sys/eth_dma_0/tx_fifo/mem_reg_1/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB18_X7Y70         core_inst/sys/eth_dma_0/tx_fifo/mem_reg_1/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X7Y36         core_inst/sys/eth_dma_1/tx_fifo/mem_reg_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X7Y36         core_inst/sys/eth_dma_1/tx_fifo/mem_reg_0/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB18_X7Y74         core_inst/sys/eth_dma_1/tx_fifo/mem_reg_1/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X7Y34         core_inst/sys/eth_dma_0/tx_fifo/mem_reg_0/CLKARDCLK
High Pulse Width  Fast    FDRE/C                   n/a                     0.275         3.200       2.925      SLICE_X73Y180        core_inst/sys/eth_dma_0/tx_fifo/m_axis_tvalid_reg_reg/C
High Pulse Width  Fast    FDRE/C                   n/a                     0.275         3.200       2.925      SLICE_X73Y182        core_inst/sys/eth_dma_0/tx_fifo/rd_ptr_gray_reg_reg[0]/C
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.575         0.271       0.304      GTHE3_CHANNEL_X0Y12  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.575         0.270       0.305      GTHE3_CHANNEL_X0Y13  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Fast    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.914         0.188       0.726      GTHE3_CHANNEL_X0Y12  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Fast    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.914         0.187       0.727      GTHE3_CHANNEL_X0Y13  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_156mhz_int
  To Clock:  clk_156mhz_int

Setup :            0  Failing Endpoints,  Worst Slack        4.915ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.915ns  (required time - arrival time)
  Source:                 sync_reset_156mhz_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_1/tx_fifo/m_rst_sync1_reg_reg/PRE
                            (recovery check against rising-edge clock clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_156mhz_int rise@6.400ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        1.374ns  (logic 0.186ns (13.537%)  route 1.188ns (86.463%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.016ns = ( 8.416 - 6.400 ) 
    Source Clock Delay      (SCD):    2.168ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.771ns (routing 0.316ns, distribution 1.455ns)
  Clock Net Delay (Destination): 1.687ns (routing 0.283ns, distribution 1.404ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        1.771     2.168    sync_reset_156mhz_inst/sync_reg_reg[0]_0
    SLICE_X82Y195        FDPE                                         r  sync_reset_156mhz_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y195        FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     2.283 f  sync_reset_156mhz_inst/sync_reg_reg[3]/Q
                         net (fo=213, routed)         0.834     3.117    sync_reset_156mhz_inst/Q[0]
    SLICE_X68Y180        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.071     3.188 f  sync_reset_156mhz_inst/m_rst_sync1_reg_i_1__1/O
                         net (fo=6, routed)           0.354     3.542    core_inst/sys/eth_dma_1/tx_fifo/async_rst00_out
    SLICE_X68Y180        FDPE                                         f  core_inst/sys/eth_dma_1/tx_fifo/m_rst_sync1_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        1.687     8.416    core_inst/sys/eth_dma_1/tx_fifo/mem_reg_0_0
    SLICE_X68Y180        FDPE                                         r  core_inst/sys/eth_dma_1/tx_fifo/m_rst_sync1_reg_reg/C
                         clock pessimism              0.159     8.575    
                         clock uncertainty           -0.035     8.539    
    SLICE_X68Y180        FDPE (Recov_AFF_SLICEL_C_PRE)
                                                     -0.082     8.457    core_inst/sys/eth_dma_1/tx_fifo/m_rst_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                          8.457    
                         arrival time                          -3.542    
  -------------------------------------------------------------------
                         slack                                  4.915    

Slack (MET) :             4.915ns  (required time - arrival time)
  Source:                 sync_reset_156mhz_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_1/tx_fifo/m_rst_sync2_reg_reg/PRE
                            (recovery check against rising-edge clock clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_156mhz_int rise@6.400ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        1.374ns  (logic 0.186ns (13.537%)  route 1.188ns (86.463%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.016ns = ( 8.416 - 6.400 ) 
    Source Clock Delay      (SCD):    2.168ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.771ns (routing 0.316ns, distribution 1.455ns)
  Clock Net Delay (Destination): 1.687ns (routing 0.283ns, distribution 1.404ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        1.771     2.168    sync_reset_156mhz_inst/sync_reg_reg[0]_0
    SLICE_X82Y195        FDPE                                         r  sync_reset_156mhz_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y195        FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     2.283 f  sync_reset_156mhz_inst/sync_reg_reg[3]/Q
                         net (fo=213, routed)         0.834     3.117    sync_reset_156mhz_inst/Q[0]
    SLICE_X68Y180        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.071     3.188 f  sync_reset_156mhz_inst/m_rst_sync1_reg_i_1__1/O
                         net (fo=6, routed)           0.354     3.542    core_inst/sys/eth_dma_1/tx_fifo/async_rst00_out
    SLICE_X68Y180        FDPE                                         f  core_inst/sys/eth_dma_1/tx_fifo/m_rst_sync2_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        1.687     8.416    core_inst/sys/eth_dma_1/tx_fifo/mem_reg_0_0
    SLICE_X68Y180        FDPE                                         r  core_inst/sys/eth_dma_1/tx_fifo/m_rst_sync2_reg_reg/C
                         clock pessimism              0.159     8.575    
                         clock uncertainty           -0.035     8.539    
    SLICE_X68Y180        FDPE (Recov_AFF2_SLICEL_C_PRE)
                                                     -0.082     8.457    core_inst/sys/eth_dma_1/tx_fifo/m_rst_sync2_reg_reg
  -------------------------------------------------------------------
                         required time                          8.457    
                         arrival time                          -3.542    
  -------------------------------------------------------------------
                         slack                                  4.915    

Slack (MET) :             4.915ns  (required time - arrival time)
  Source:                 sync_reset_156mhz_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_1/tx_fifo/m_rst_sync3_reg_reg/PRE
                            (recovery check against rising-edge clock clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_156mhz_int rise@6.400ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        1.374ns  (logic 0.186ns (13.537%)  route 1.188ns (86.463%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.016ns = ( 8.416 - 6.400 ) 
    Source Clock Delay      (SCD):    2.168ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.771ns (routing 0.316ns, distribution 1.455ns)
  Clock Net Delay (Destination): 1.687ns (routing 0.283ns, distribution 1.404ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        1.771     2.168    sync_reset_156mhz_inst/sync_reg_reg[0]_0
    SLICE_X82Y195        FDPE                                         r  sync_reset_156mhz_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y195        FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     2.283 f  sync_reset_156mhz_inst/sync_reg_reg[3]/Q
                         net (fo=213, routed)         0.834     3.117    sync_reset_156mhz_inst/Q[0]
    SLICE_X68Y180        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.071     3.188 f  sync_reset_156mhz_inst/m_rst_sync1_reg_i_1__1/O
                         net (fo=6, routed)           0.354     3.542    core_inst/sys/eth_dma_1/tx_fifo/async_rst00_out
    SLICE_X68Y180        FDPE                                         f  core_inst/sys/eth_dma_1/tx_fifo/m_rst_sync3_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        1.687     8.416    core_inst/sys/eth_dma_1/tx_fifo/mem_reg_0_0
    SLICE_X68Y180        FDPE                                         r  core_inst/sys/eth_dma_1/tx_fifo/m_rst_sync3_reg_reg/C
                         clock pessimism              0.159     8.575    
                         clock uncertainty           -0.035     8.539    
    SLICE_X68Y180        FDPE (Recov_BFF_SLICEL_C_PRE)
                                                     -0.082     8.457    core_inst/sys/eth_dma_1/tx_fifo/m_rst_sync3_reg_reg
  -------------------------------------------------------------------
                         required time                          8.457    
                         arrival time                          -3.542    
  -------------------------------------------------------------------
                         slack                                  4.915    

Slack (MET) :             5.322ns  (required time - arrival time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sync_reset_156mhz_inst/sync_reg_reg[3]/PRE
                            (recovery check against rising-edge clock clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_156mhz_int rise@6.400ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.114ns (13.318%)  route 0.742ns (86.682%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.889ns = ( 8.289 - 6.400 ) 
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.757ns (routing 0.316ns, distribution 1.441ns)
  Clock Net Delay (Destination): 1.560ns (routing 0.283ns, distribution 1.277ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        1.757     2.154    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/txusrclk2_in[0]
    SLICE_X94Y196        FDCE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y196        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     2.268 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/Q
                         net (fo=4, routed)           0.742     3.010    sync_reset_156mhz_inst/gtwiz_reset_tx_done_out[0]
    SLICE_X82Y195        FDPE                                         f  sync_reset_156mhz_inst/sync_reg_reg[3]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        1.560     8.289    sync_reset_156mhz_inst/sync_reg_reg[0]_0
    SLICE_X82Y195        FDPE                                         r  sync_reset_156mhz_inst/sync_reg_reg[3]/C
                         clock pessimism              0.160     8.449    
                         clock uncertainty           -0.035     8.414    
    SLICE_X82Y195        FDPE (Recov_AFF_SLICEM_C_PRE)
                                                     -0.082     8.332    sync_reset_156mhz_inst/sync_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          8.332    
                         arrival time                          -3.010    
  -------------------------------------------------------------------
                         slack                                  5.322    

Slack (MET) :             5.656ns  (required time - arrival time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sync_reset_156mhz_inst/sync_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_156mhz_int rise@6.400ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.114ns (23.171%)  route 0.378ns (76.829%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.859ns = ( 8.259 - 6.400 ) 
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.757ns (routing 0.316ns, distribution 1.441ns)
  Clock Net Delay (Destination): 1.530ns (routing 0.283ns, distribution 1.247ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        1.757     2.154    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/txusrclk2_in[0]
    SLICE_X94Y196        FDCE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y196        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     2.268 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/Q
                         net (fo=4, routed)           0.378     2.646    sync_reset_156mhz_inst/gtwiz_reset_tx_done_out[0]
    SLICE_X91Y196        FDPE                                         f  sync_reset_156mhz_inst/sync_reg_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        1.530     8.259    sync_reset_156mhz_inst/sync_reg_reg[0]_0
    SLICE_X91Y196        FDPE                                         r  sync_reset_156mhz_inst/sync_reg_reg[0]/C
                         clock pessimism              0.161     8.419    
                         clock uncertainty           -0.035     8.384    
    SLICE_X91Y196        FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.082     8.302    sync_reset_156mhz_inst/sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.302    
                         arrival time                          -2.646    
  -------------------------------------------------------------------
                         slack                                  5.656    

Slack (MET) :             5.656ns  (required time - arrival time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sync_reset_156mhz_inst/sync_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_156mhz_int rise@6.400ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.114ns (23.171%)  route 0.378ns (76.829%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.859ns = ( 8.259 - 6.400 ) 
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.757ns (routing 0.316ns, distribution 1.441ns)
  Clock Net Delay (Destination): 1.530ns (routing 0.283ns, distribution 1.247ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        1.757     2.154    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/txusrclk2_in[0]
    SLICE_X94Y196        FDCE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y196        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     2.268 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/Q
                         net (fo=4, routed)           0.378     2.646    sync_reset_156mhz_inst/gtwiz_reset_tx_done_out[0]
    SLICE_X91Y196        FDPE                                         f  sync_reset_156mhz_inst/sync_reg_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        1.530     8.259    sync_reset_156mhz_inst/sync_reg_reg[0]_0
    SLICE_X91Y196        FDPE                                         r  sync_reset_156mhz_inst/sync_reg_reg[1]/C
                         clock pessimism              0.161     8.419    
                         clock uncertainty           -0.035     8.384    
    SLICE_X91Y196        FDPE (Recov_EFF2_SLICEL_C_PRE)
                                                     -0.082     8.302    sync_reset_156mhz_inst/sync_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.302    
                         arrival time                          -2.646    
  -------------------------------------------------------------------
                         slack                                  5.656    

Slack (MET) :             5.656ns  (required time - arrival time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sync_reset_156mhz_inst/sync_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_156mhz_int rise@6.400ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.114ns (23.171%)  route 0.378ns (76.829%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.859ns = ( 8.259 - 6.400 ) 
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.757ns (routing 0.316ns, distribution 1.441ns)
  Clock Net Delay (Destination): 1.530ns (routing 0.283ns, distribution 1.247ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        1.757     2.154    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/txusrclk2_in[0]
    SLICE_X94Y196        FDCE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y196        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     2.268 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/Q
                         net (fo=4, routed)           0.378     2.646    sync_reset_156mhz_inst/gtwiz_reset_tx_done_out[0]
    SLICE_X91Y196        FDPE                                         f  sync_reset_156mhz_inst/sync_reg_reg[2]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        1.530     8.259    sync_reset_156mhz_inst/sync_reg_reg[0]_0
    SLICE_X91Y196        FDPE                                         r  sync_reset_156mhz_inst/sync_reg_reg[2]/C
                         clock pessimism              0.161     8.419    
                         clock uncertainty           -0.035     8.384    
    SLICE_X91Y196        FDPE (Recov_FFF_SLICEL_C_PRE)
                                                     -0.082     8.302    sync_reset_156mhz_inst/sync_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.302    
                         arrival time                          -2.646    
  -------------------------------------------------------------------
                         slack                                  5.656    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sync_reset_156mhz_inst/sync_reg_reg[0]/PRE
                            (removal check against rising-edge clock clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_156mhz_int rise@0.000ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.049ns (21.397%)  route 0.180ns (78.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.057ns
    Source Clock Delay      (SCD):    0.867ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Net Delay (Source):      0.749ns (routing 0.163ns, distribution 0.586ns)
  Clock Net Delay (Destination): 0.892ns (routing 0.190ns, distribution 0.702ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        0.749     0.867    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/txusrclk2_in[0]
    SLICE_X94Y196        FDCE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y196        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     0.916 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/Q
                         net (fo=4, routed)           0.180     1.096    sync_reset_156mhz_inst/gtwiz_reset_tx_done_out[0]
    SLICE_X91Y196        FDPE                                         f  sync_reset_156mhz_inst/sync_reg_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        0.892     1.057    sync_reset_156mhz_inst/sync_reg_reg[0]_0
    SLICE_X91Y196        FDPE                                         r  sync_reset_156mhz_inst/sync_reg_reg[0]/C
                         clock pessimism             -0.129     0.928    
    SLICE_X91Y196        FDPE (Remov_EFF_SLICEL_C_PRE)
                                                      0.005     0.933    sync_reset_156mhz_inst/sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.933    
                         arrival time                           1.096    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sync_reset_156mhz_inst/sync_reg_reg[1]/PRE
                            (removal check against rising-edge clock clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_156mhz_int rise@0.000ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.049ns (21.397%)  route 0.180ns (78.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.057ns
    Source Clock Delay      (SCD):    0.867ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Net Delay (Source):      0.749ns (routing 0.163ns, distribution 0.586ns)
  Clock Net Delay (Destination): 0.892ns (routing 0.190ns, distribution 0.702ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        0.749     0.867    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/txusrclk2_in[0]
    SLICE_X94Y196        FDCE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y196        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     0.916 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/Q
                         net (fo=4, routed)           0.180     1.096    sync_reset_156mhz_inst/gtwiz_reset_tx_done_out[0]
    SLICE_X91Y196        FDPE                                         f  sync_reset_156mhz_inst/sync_reg_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        0.892     1.057    sync_reset_156mhz_inst/sync_reg_reg[0]_0
    SLICE_X91Y196        FDPE                                         r  sync_reset_156mhz_inst/sync_reg_reg[1]/C
                         clock pessimism             -0.129     0.928    
    SLICE_X91Y196        FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                      0.005     0.933    sync_reset_156mhz_inst/sync_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.933    
                         arrival time                           1.096    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sync_reset_156mhz_inst/sync_reg_reg[2]/PRE
                            (removal check against rising-edge clock clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_156mhz_int rise@0.000ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.049ns (21.397%)  route 0.180ns (78.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.057ns
    Source Clock Delay      (SCD):    0.867ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Net Delay (Source):      0.749ns (routing 0.163ns, distribution 0.586ns)
  Clock Net Delay (Destination): 0.892ns (routing 0.190ns, distribution 0.702ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        0.749     0.867    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/txusrclk2_in[0]
    SLICE_X94Y196        FDCE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y196        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     0.916 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/Q
                         net (fo=4, routed)           0.180     1.096    sync_reset_156mhz_inst/gtwiz_reset_tx_done_out[0]
    SLICE_X91Y196        FDPE                                         f  sync_reset_156mhz_inst/sync_reg_reg[2]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        0.892     1.057    sync_reset_156mhz_inst/sync_reg_reg[0]_0
    SLICE_X91Y196        FDPE                                         r  sync_reset_156mhz_inst/sync_reg_reg[2]/C
                         clock pessimism             -0.129     0.928    
    SLICE_X91Y196        FDPE (Remov_FFF_SLICEL_C_PRE)
                                                      0.005     0.933    sync_reset_156mhz_inst/sync_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.933    
                         arrival time                           1.096    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sync_reset_156mhz_inst/sync_reg_reg[3]/PRE
                            (removal check against rising-edge clock clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_156mhz_int rise@0.000ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.049ns (11.611%)  route 0.373ns (88.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns
    Source Clock Delay      (SCD):    0.867ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Net Delay (Source):      0.749ns (routing 0.163ns, distribution 0.586ns)
  Clock Net Delay (Destination): 0.917ns (routing 0.190ns, distribution 0.727ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        0.749     0.867    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/txusrclk2_in[0]
    SLICE_X94Y196        FDCE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y196        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     0.916 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/Q
                         net (fo=4, routed)           0.373     1.289    sync_reset_156mhz_inst/gtwiz_reset_tx_done_out[0]
    SLICE_X82Y195        FDPE                                         f  sync_reset_156mhz_inst/sync_reg_reg[3]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        0.917     1.082    sync_reset_156mhz_inst/sync_reg_reg[0]_0
    SLICE_X82Y195        FDPE                                         r  sync_reset_156mhz_inst/sync_reg_reg[3]/C
                         clock pessimism             -0.129     0.953    
    SLICE_X82Y195        FDPE (Remov_AFF_SLICEM_C_PRE)
                                                      0.005     0.958    sync_reset_156mhz_inst/sync_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.958    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 sync_reset_156mhz_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_1/tx_fifo/m_rst_sync1_reg_reg/PRE
                            (removal check against rising-edge clock clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_156mhz_int rise@0.000ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.079ns (11.898%)  route 0.585ns (88.102%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.170ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Net Delay (Source):      0.765ns (routing 0.163ns, distribution 0.602ns)
  Clock Net Delay (Destination): 1.005ns (routing 0.190ns, distribution 0.815ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        0.765     0.883    sync_reset_156mhz_inst/sync_reg_reg[0]_0
    SLICE_X82Y195        FDPE                                         r  sync_reset_156mhz_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y195        FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     0.932 f  sync_reset_156mhz_inst/sync_reg_reg[3]/Q
                         net (fo=213, routed)         0.422     1.354    sync_reset_156mhz_inst/Q[0]
    SLICE_X68Y180        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.030     1.384 f  sync_reset_156mhz_inst/m_rst_sync1_reg_i_1__1/O
                         net (fo=6, routed)           0.163     1.547    core_inst/sys/eth_dma_1/tx_fifo/async_rst00_out
    SLICE_X68Y180        FDPE                                         f  core_inst/sys/eth_dma_1/tx_fifo/m_rst_sync1_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        1.005     1.170    core_inst/sys/eth_dma_1/tx_fifo/mem_reg_0_0
    SLICE_X68Y180        FDPE                                         r  core_inst/sys/eth_dma_1/tx_fifo/m_rst_sync1_reg_reg/C
                         clock pessimism             -0.128     1.042    
    SLICE_X68Y180        FDPE (Remov_AFF_SLICEL_C_PRE)
                                                      0.005     1.047    core_inst/sys/eth_dma_1/tx_fifo/m_rst_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.047    
                         arrival time                           1.547    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 sync_reset_156mhz_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_1/tx_fifo/m_rst_sync2_reg_reg/PRE
                            (removal check against rising-edge clock clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_156mhz_int rise@0.000ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.079ns (11.898%)  route 0.585ns (88.102%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.170ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Net Delay (Source):      0.765ns (routing 0.163ns, distribution 0.602ns)
  Clock Net Delay (Destination): 1.005ns (routing 0.190ns, distribution 0.815ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        0.765     0.883    sync_reset_156mhz_inst/sync_reg_reg[0]_0
    SLICE_X82Y195        FDPE                                         r  sync_reset_156mhz_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y195        FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     0.932 f  sync_reset_156mhz_inst/sync_reg_reg[3]/Q
                         net (fo=213, routed)         0.422     1.354    sync_reset_156mhz_inst/Q[0]
    SLICE_X68Y180        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.030     1.384 f  sync_reset_156mhz_inst/m_rst_sync1_reg_i_1__1/O
                         net (fo=6, routed)           0.163     1.547    core_inst/sys/eth_dma_1/tx_fifo/async_rst00_out
    SLICE_X68Y180        FDPE                                         f  core_inst/sys/eth_dma_1/tx_fifo/m_rst_sync2_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        1.005     1.170    core_inst/sys/eth_dma_1/tx_fifo/mem_reg_0_0
    SLICE_X68Y180        FDPE                                         r  core_inst/sys/eth_dma_1/tx_fifo/m_rst_sync2_reg_reg/C
                         clock pessimism             -0.128     1.042    
    SLICE_X68Y180        FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                      0.005     1.047    core_inst/sys/eth_dma_1/tx_fifo/m_rst_sync2_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.047    
                         arrival time                           1.547    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 sync_reset_156mhz_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_1/tx_fifo/m_rst_sync3_reg_reg/PRE
                            (removal check against rising-edge clock clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_156mhz_int rise@0.000ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.079ns (11.898%)  route 0.585ns (88.102%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.170ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Net Delay (Source):      0.765ns (routing 0.163ns, distribution 0.602ns)
  Clock Net Delay (Destination): 1.005ns (routing 0.190ns, distribution 0.815ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        0.765     0.883    sync_reset_156mhz_inst/sync_reg_reg[0]_0
    SLICE_X82Y195        FDPE                                         r  sync_reset_156mhz_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y195        FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     0.932 f  sync_reset_156mhz_inst/sync_reg_reg[3]/Q
                         net (fo=213, routed)         0.422     1.354    sync_reset_156mhz_inst/Q[0]
    SLICE_X68Y180        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.030     1.384 f  sync_reset_156mhz_inst/m_rst_sync1_reg_i_1__1/O
                         net (fo=6, routed)           0.163     1.547    core_inst/sys/eth_dma_1/tx_fifo/async_rst00_out
    SLICE_X68Y180        FDPE                                         f  core_inst/sys/eth_dma_1/tx_fifo/m_rst_sync3_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        1.005     1.170    core_inst/sys/eth_dma_1/tx_fifo/mem_reg_0_0
    SLICE_X68Y180        FDPE                                         r  core_inst/sys/eth_dma_1/tx_fifo/m_rst_sync3_reg_reg/C
                         clock pessimism             -0.128     1.042    
    SLICE_X68Y180        FDPE (Remov_BFF_SLICEL_C_PRE)
                                                      0.005     1.047    core_inst/sys/eth_dma_1/tx_fifo/m_rst_sync3_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.047    
                         arrival time                           1.547    
  -------------------------------------------------------------------
                         slack                                  0.500    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_200mhzmhz_mmcm_out
  To Clock:  clk_200mhzmhz_mmcm_out

Setup :            0  Failing Endpoints,  Worst Slack        1.084ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.084ns  (required time - arrival time)
  Source:                 core_inst/sys/genblk1[4].RISCV/core_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/genblk1[4].RISCV/core/core/memory_to_writeBack_INSTRUCTION_reg[11]/CLR
                            (recovery check against rising-edge clock clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhzmhz_mmcm_out rise@5.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        3.609ns  (logic 0.114ns (3.159%)  route 3.495ns (96.841%))
  Logic Levels:           0  
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.849ns = ( 10.849 - 5.000 ) 
    Source Clock Delay      (SCD):    6.179ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.972ns (routing 1.481ns, distribution 1.491ns)
  Clock Net Delay (Destination): 2.630ns (routing 1.360ns, distribution 1.270ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.557     2.952    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.721 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.403     3.124    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.207 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26716, routed)       2.972     6.179    core_inst/sys/genblk1[4].RISCV/clk_200mhzmhz_int
    SLICE_X53Y141        FDSE                                         r  core_inst/sys/genblk1[4].RISCV/core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y141        FDSE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     6.293 f  core_inst/sys/genblk1[4].RISCV/core_reset_reg/Q
                         net (fo=244, routed)         3.495     9.788    core_inst/sys/genblk1[4].RISCV/core/core/AR[0]
    SLICE_X57Y154        FDCE                                         f  core_inst/sys/genblk1[4].RISCV/core/core/memory_to_writeBack_INSTRUCTION_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      5.000     5.000 r  
    D18                                               0.000     5.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     5.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     5.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.407     7.464    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.799 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.345     8.144    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.219 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26716, routed)       2.630    10.849    core_inst/sys/genblk1[4].RISCV/core/core/clk_200mhzmhz_int
    SLICE_X57Y154        FDCE                                         r  core_inst/sys/genblk1[4].RISCV/core/core/memory_to_writeBack_INSTRUCTION_reg[11]/C
                         clock pessimism              0.172    11.020    
                         clock uncertainty           -0.067    10.954    
    SLICE_X57Y154        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.082    10.872    core_inst/sys/genblk1[4].RISCV/core/core/memory_to_writeBack_INSTRUCTION_reg[11]
  -------------------------------------------------------------------
                         required time                         10.872    
                         arrival time                          -9.788    
  -------------------------------------------------------------------
                         slack                                  1.084    

Slack (MET) :             1.245ns  (required time - arrival time)
  Source:                 core_inst/sys/genblk1[4].RISCV/core_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/genblk1[4].RISCV/core/core/memory_to_writeBack_INSTRUCTION_reg[9]/CLR
                            (recovery check against rising-edge clock clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhzmhz_mmcm_out rise@5.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        3.447ns  (logic 0.114ns (3.307%)  route 3.333ns (96.693%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.848ns = ( 10.848 - 5.000 ) 
    Source Clock Delay      (SCD):    6.179ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.972ns (routing 1.481ns, distribution 1.491ns)
  Clock Net Delay (Destination): 2.629ns (routing 1.360ns, distribution 1.269ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.557     2.952    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.721 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.403     3.124    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.207 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26716, routed)       2.972     6.179    core_inst/sys/genblk1[4].RISCV/clk_200mhzmhz_int
    SLICE_X53Y141        FDSE                                         r  core_inst/sys/genblk1[4].RISCV/core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y141        FDSE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     6.293 f  core_inst/sys/genblk1[4].RISCV/core_reset_reg/Q
                         net (fo=244, routed)         3.333     9.626    core_inst/sys/genblk1[4].RISCV/core/core/AR[0]
    SLICE_X57Y158        FDCE                                         f  core_inst/sys/genblk1[4].RISCV/core/core/memory_to_writeBack_INSTRUCTION_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      5.000     5.000 r  
    D18                                               0.000     5.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     5.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     5.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.407     7.464    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.799 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.345     8.144    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.219 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26716, routed)       2.629    10.848    core_inst/sys/genblk1[4].RISCV/core/core/clk_200mhzmhz_int
    SLICE_X57Y158        FDCE                                         r  core_inst/sys/genblk1[4].RISCV/core/core/memory_to_writeBack_INSTRUCTION_reg[9]/C
                         clock pessimism              0.172    11.019    
                         clock uncertainty           -0.067    10.953    
    SLICE_X57Y158        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.082    10.871    core_inst/sys/genblk1[4].RISCV/core/core/memory_to_writeBack_INSTRUCTION_reg[9]
  -------------------------------------------------------------------
                         required time                         10.871    
                         arrival time                          -9.626    
  -------------------------------------------------------------------
                         slack                                  1.245    

Slack (MET) :             1.374ns  (required time - arrival time)
  Source:                 core_inst/sys/genblk1[4].RISCV/core_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/genblk1[4].RISCV/core/core/memory_to_writeBack_INSTRUCTION_reg[10]/CLR
                            (recovery check against rising-edge clock clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhzmhz_mmcm_out rise@5.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        3.323ns  (logic 0.114ns (3.431%)  route 3.209ns (96.569%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.853ns = ( 10.853 - 5.000 ) 
    Source Clock Delay      (SCD):    6.179ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.972ns (routing 1.481ns, distribution 1.491ns)
  Clock Net Delay (Destination): 2.634ns (routing 1.360ns, distribution 1.274ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.557     2.952    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.721 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.403     3.124    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.207 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26716, routed)       2.972     6.179    core_inst/sys/genblk1[4].RISCV/clk_200mhzmhz_int
    SLICE_X53Y141        FDSE                                         r  core_inst/sys/genblk1[4].RISCV/core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y141        FDSE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     6.293 f  core_inst/sys/genblk1[4].RISCV/core_reset_reg/Q
                         net (fo=244, routed)         3.209     9.502    core_inst/sys/genblk1[4].RISCV/core/core/AR[0]
    SLICE_X57Y157        FDCE                                         f  core_inst/sys/genblk1[4].RISCV/core/core/memory_to_writeBack_INSTRUCTION_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      5.000     5.000 r  
    D18                                               0.000     5.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     5.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     5.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.407     7.464    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.799 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.345     8.144    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.219 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26716, routed)       2.634    10.853    core_inst/sys/genblk1[4].RISCV/core/core/clk_200mhzmhz_int
    SLICE_X57Y157        FDCE                                         r  core_inst/sys/genblk1[4].RISCV/core/core/memory_to_writeBack_INSTRUCTION_reg[10]/C
                         clock pessimism              0.172    11.024    
                         clock uncertainty           -0.067    10.958    
    SLICE_X57Y157        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.082    10.876    core_inst/sys/genblk1[4].RISCV/core/core/memory_to_writeBack_INSTRUCTION_reg[10]
  -------------------------------------------------------------------
                         required time                         10.876    
                         arrival time                          -9.502    
  -------------------------------------------------------------------
                         slack                                  1.374    

Slack (MET) :             1.374ns  (required time - arrival time)
  Source:                 core_inst/sys/genblk1[4].RISCV/core_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/genblk1[4].RISCV/core/core/memory_to_writeBack_INSTRUCTION_reg[7]/CLR
                            (recovery check against rising-edge clock clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhzmhz_mmcm_out rise@5.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        3.323ns  (logic 0.114ns (3.431%)  route 3.209ns (96.569%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.853ns = ( 10.853 - 5.000 ) 
    Source Clock Delay      (SCD):    6.179ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.972ns (routing 1.481ns, distribution 1.491ns)
  Clock Net Delay (Destination): 2.634ns (routing 1.360ns, distribution 1.274ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.557     2.952    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.721 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.403     3.124    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.207 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26716, routed)       2.972     6.179    core_inst/sys/genblk1[4].RISCV/clk_200mhzmhz_int
    SLICE_X53Y141        FDSE                                         r  core_inst/sys/genblk1[4].RISCV/core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y141        FDSE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     6.293 f  core_inst/sys/genblk1[4].RISCV/core_reset_reg/Q
                         net (fo=244, routed)         3.209     9.502    core_inst/sys/genblk1[4].RISCV/core/core/AR[0]
    SLICE_X57Y157        FDCE                                         f  core_inst/sys/genblk1[4].RISCV/core/core/memory_to_writeBack_INSTRUCTION_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      5.000     5.000 r  
    D18                                               0.000     5.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     5.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     5.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.407     7.464    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.799 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.345     8.144    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.219 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26716, routed)       2.634    10.853    core_inst/sys/genblk1[4].RISCV/core/core/clk_200mhzmhz_int
    SLICE_X57Y157        FDCE                                         r  core_inst/sys/genblk1[4].RISCV/core/core/memory_to_writeBack_INSTRUCTION_reg[7]/C
                         clock pessimism              0.172    11.024    
                         clock uncertainty           -0.067    10.958    
    SLICE_X57Y157        FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.082    10.876    core_inst/sys/genblk1[4].RISCV/core/core/memory_to_writeBack_INSTRUCTION_reg[7]
  -------------------------------------------------------------------
                         required time                         10.876    
                         arrival time                          -9.502    
  -------------------------------------------------------------------
                         slack                                  1.374    

Slack (MET) :             1.374ns  (required time - arrival time)
  Source:                 core_inst/sys/genblk1[4].RISCV/core_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/genblk1[4].RISCV/core/core/memory_to_writeBack_INSTRUCTION_reg[8]/CLR
                            (recovery check against rising-edge clock clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhzmhz_mmcm_out rise@5.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        3.323ns  (logic 0.114ns (3.431%)  route 3.209ns (96.569%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.853ns = ( 10.853 - 5.000 ) 
    Source Clock Delay      (SCD):    6.179ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.972ns (routing 1.481ns, distribution 1.491ns)
  Clock Net Delay (Destination): 2.634ns (routing 1.360ns, distribution 1.274ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.557     2.952    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.721 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.403     3.124    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.207 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26716, routed)       2.972     6.179    core_inst/sys/genblk1[4].RISCV/clk_200mhzmhz_int
    SLICE_X53Y141        FDSE                                         r  core_inst/sys/genblk1[4].RISCV/core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y141        FDSE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     6.293 f  core_inst/sys/genblk1[4].RISCV/core_reset_reg/Q
                         net (fo=244, routed)         3.209     9.502    core_inst/sys/genblk1[4].RISCV/core/core/AR[0]
    SLICE_X57Y157        FDCE                                         f  core_inst/sys/genblk1[4].RISCV/core/core/memory_to_writeBack_INSTRUCTION_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      5.000     5.000 r  
    D18                                               0.000     5.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     5.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     5.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.407     7.464    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.799 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.345     8.144    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.219 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26716, routed)       2.634    10.853    core_inst/sys/genblk1[4].RISCV/core/core/clk_200mhzmhz_int
    SLICE_X57Y157        FDCE                                         r  core_inst/sys/genblk1[4].RISCV/core/core/memory_to_writeBack_INSTRUCTION_reg[8]/C
                         clock pessimism              0.172    11.024    
                         clock uncertainty           -0.067    10.958    
    SLICE_X57Y157        FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.082    10.876    core_inst/sys/genblk1[4].RISCV/core/core/memory_to_writeBack_INSTRUCTION_reg[8]
  -------------------------------------------------------------------
                         required time                         10.876    
                         arrival time                          -9.502    
  -------------------------------------------------------------------
                         slack                                  1.374    

Slack (MET) :             1.377ns  (required time - arrival time)
  Source:                 core_inst/sys/genblk1[0].RISCV/core_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/genblk1[0].RISCV/core/core/CsrPlugin_privilege_reg[0]/PRE
                            (recovery check against rising-edge clock clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhzmhz_mmcm_out rise@5.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        3.337ns  (logic 0.114ns (3.416%)  route 3.223ns (96.584%))
  Logic Levels:           0  
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.830ns = ( 10.830 - 5.000 ) 
    Source Clock Delay      (SCD):    6.135ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.928ns (routing 1.481ns, distribution 1.447ns)
  Clock Net Delay (Destination): 2.611ns (routing 1.360ns, distribution 1.251ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.557     2.952    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.721 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.403     3.124    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.207 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26716, routed)       2.928     6.135    core_inst/sys/genblk1[0].RISCV/clk_200mhzmhz_int
    SLICE_X53Y53         FDSE                                         r  core_inst/sys/genblk1[0].RISCV/core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y53         FDSE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     6.249 f  core_inst/sys/genblk1[0].RISCV/core_reset_reg/Q
                         net (fo=244, routed)         3.223     9.472    core_inst/sys/genblk1[0].RISCV/core/core/AR[0]
    SLICE_X50Y26         FDPE                                         f  core_inst/sys/genblk1[0].RISCV/core/core/CsrPlugin_privilege_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      5.000     5.000 r  
    D18                                               0.000     5.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     5.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     5.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.407     7.464    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.799 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.345     8.144    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.219 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26716, routed)       2.611    10.830    core_inst/sys/genblk1[0].RISCV/core/core/clk_200mhzmhz_int
    SLICE_X50Y26         FDPE                                         r  core_inst/sys/genblk1[0].RISCV/core/core/CsrPlugin_privilege_reg[0]/C
                         clock pessimism              0.168    10.997    
                         clock uncertainty           -0.067    10.931    
    SLICE_X50Y26         FDPE (Recov_DFF_SLICEM_C_PRE)
                                                     -0.082    10.849    core_inst/sys/genblk1[0].RISCV/core/core/CsrPlugin_privilege_reg[0]
  -------------------------------------------------------------------
                         required time                         10.849    
                         arrival time                          -9.472    
  -------------------------------------------------------------------
                         slack                                  1.377    

Slack (MET) :             1.382ns  (required time - arrival time)
  Source:                 core_inst/sys/genblk1[0].RISCV/core_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/genblk1[0].RISCV/core/core/CsrPlugin_mstatus_MPP_reg[0]/PRE
                            (recovery check against rising-edge clock clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhzmhz_mmcm_out rise@5.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        3.331ns  (logic 0.114ns (3.422%)  route 3.217ns (96.578%))
  Logic Levels:           0  
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.829ns = ( 10.829 - 5.000 ) 
    Source Clock Delay      (SCD):    6.135ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.928ns (routing 1.481ns, distribution 1.447ns)
  Clock Net Delay (Destination): 2.610ns (routing 1.360ns, distribution 1.250ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.557     2.952    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.721 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.403     3.124    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.207 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26716, routed)       2.928     6.135    core_inst/sys/genblk1[0].RISCV/clk_200mhzmhz_int
    SLICE_X53Y53         FDSE                                         r  core_inst/sys/genblk1[0].RISCV/core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y53         FDSE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     6.249 f  core_inst/sys/genblk1[0].RISCV/core_reset_reg/Q
                         net (fo=244, routed)         3.217     9.466    core_inst/sys/genblk1[0].RISCV/core/core/AR[0]
    SLICE_X50Y26         FDPE                                         f  core_inst/sys/genblk1[0].RISCV/core/core/CsrPlugin_mstatus_MPP_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      5.000     5.000 r  
    D18                                               0.000     5.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     5.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     5.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.407     7.464    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.799 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.345     8.144    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.219 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26716, routed)       2.610    10.829    core_inst/sys/genblk1[0].RISCV/core/core/clk_200mhzmhz_int
    SLICE_X50Y26         FDPE                                         r  core_inst/sys/genblk1[0].RISCV/core/core/CsrPlugin_mstatus_MPP_reg[0]/C
                         clock pessimism              0.168    10.996    
                         clock uncertainty           -0.067    10.930    
    SLICE_X50Y26         FDPE (Recov_HFF_SLICEM_C_PRE)
                                                     -0.082    10.848    core_inst/sys/genblk1[0].RISCV/core/core/CsrPlugin_mstatus_MPP_reg[0]
  -------------------------------------------------------------------
                         required time                         10.848    
                         arrival time                          -9.466    
  -------------------------------------------------------------------
                         slack                                  1.382    

Slack (MET) :             1.385ns  (required time - arrival time)
  Source:                 core_inst/sys/genblk1[0].RISCV/core_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/genblk1[0].RISCV/core/core/CsrPlugin_mstatus_MIE_reg/CLR
                            (recovery check against rising-edge clock clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhzmhz_mmcm_out rise@5.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        3.328ns  (logic 0.114ns (3.425%)  route 3.214ns (96.575%))
  Logic Levels:           0  
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.829ns = ( 10.829 - 5.000 ) 
    Source Clock Delay      (SCD):    6.135ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.928ns (routing 1.481ns, distribution 1.447ns)
  Clock Net Delay (Destination): 2.610ns (routing 1.360ns, distribution 1.250ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.557     2.952    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.721 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.403     3.124    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.207 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26716, routed)       2.928     6.135    core_inst/sys/genblk1[0].RISCV/clk_200mhzmhz_int
    SLICE_X53Y53         FDSE                                         r  core_inst/sys/genblk1[0].RISCV/core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y53         FDSE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     6.249 f  core_inst/sys/genblk1[0].RISCV/core_reset_reg/Q
                         net (fo=244, routed)         3.214     9.463    core_inst/sys/genblk1[0].RISCV/core/core/AR[0]
    SLICE_X51Y26         FDCE                                         f  core_inst/sys/genblk1[0].RISCV/core/core/CsrPlugin_mstatus_MIE_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      5.000     5.000 r  
    D18                                               0.000     5.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     5.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     5.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.407     7.464    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.799 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.345     8.144    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.219 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26716, routed)       2.610    10.829    core_inst/sys/genblk1[0].RISCV/core/core/clk_200mhzmhz_int
    SLICE_X51Y26         FDCE                                         r  core_inst/sys/genblk1[0].RISCV/core/core/CsrPlugin_mstatus_MIE_reg/C
                         clock pessimism              0.168    10.996    
                         clock uncertainty           -0.067    10.930    
    SLICE_X51Y26         FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.082    10.848    core_inst/sys/genblk1[0].RISCV/core/core/CsrPlugin_mstatus_MIE_reg
  -------------------------------------------------------------------
                         required time                         10.848    
                         arrival time                          -9.463    
  -------------------------------------------------------------------
                         slack                                  1.385    

Slack (MET) :             1.385ns  (required time - arrival time)
  Source:                 core_inst/sys/genblk1[0].RISCV/core_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/genblk1[0].RISCV/core/core/CsrPlugin_mstatus_MPIE_reg/CLR
                            (recovery check against rising-edge clock clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhzmhz_mmcm_out rise@5.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        3.328ns  (logic 0.114ns (3.425%)  route 3.214ns (96.575%))
  Logic Levels:           0  
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.829ns = ( 10.829 - 5.000 ) 
    Source Clock Delay      (SCD):    6.135ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.928ns (routing 1.481ns, distribution 1.447ns)
  Clock Net Delay (Destination): 2.610ns (routing 1.360ns, distribution 1.250ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.557     2.952    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.721 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.403     3.124    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.207 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26716, routed)       2.928     6.135    core_inst/sys/genblk1[0].RISCV/clk_200mhzmhz_int
    SLICE_X53Y53         FDSE                                         r  core_inst/sys/genblk1[0].RISCV/core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y53         FDSE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     6.249 f  core_inst/sys/genblk1[0].RISCV/core_reset_reg/Q
                         net (fo=244, routed)         3.214     9.463    core_inst/sys/genblk1[0].RISCV/core/core/AR[0]
    SLICE_X51Y26         FDCE                                         f  core_inst/sys/genblk1[0].RISCV/core/core/CsrPlugin_mstatus_MPIE_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      5.000     5.000 r  
    D18                                               0.000     5.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     5.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     5.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.407     7.464    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.799 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.345     8.144    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.219 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26716, routed)       2.610    10.829    core_inst/sys/genblk1[0].RISCV/core/core/clk_200mhzmhz_int
    SLICE_X51Y26         FDCE                                         r  core_inst/sys/genblk1[0].RISCV/core/core/CsrPlugin_mstatus_MPIE_reg/C
                         clock pessimism              0.168    10.996    
                         clock uncertainty           -0.067    10.930    
    SLICE_X51Y26         FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.082    10.848    core_inst/sys/genblk1[0].RISCV/core/core/CsrPlugin_mstatus_MPIE_reg
  -------------------------------------------------------------------
                         required time                         10.848    
                         arrival time                          -9.463    
  -------------------------------------------------------------------
                         slack                                  1.385    

Slack (MET) :             1.385ns  (required time - arrival time)
  Source:                 core_inst/sys/genblk1[0].RISCV/core_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/genblk1[0].RISCV/core/core/memory_to_writeBack_INSTRUCTION_reg[28]/CLR
                            (recovery check against rising-edge clock clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhzmhz_mmcm_out rise@5.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        3.328ns  (logic 0.114ns (3.425%)  route 3.214ns (96.575%))
  Logic Levels:           0  
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.829ns = ( 10.829 - 5.000 ) 
    Source Clock Delay      (SCD):    6.135ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.928ns (routing 1.481ns, distribution 1.447ns)
  Clock Net Delay (Destination): 2.610ns (routing 1.360ns, distribution 1.250ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.557     2.952    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.721 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.403     3.124    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.207 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26716, routed)       2.928     6.135    core_inst/sys/genblk1[0].RISCV/clk_200mhzmhz_int
    SLICE_X53Y53         FDSE                                         r  core_inst/sys/genblk1[0].RISCV/core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y53         FDSE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     6.249 f  core_inst/sys/genblk1[0].RISCV/core_reset_reg/Q
                         net (fo=244, routed)         3.214     9.463    core_inst/sys/genblk1[0].RISCV/core/core/AR[0]
    SLICE_X51Y26         FDCE                                         f  core_inst/sys/genblk1[0].RISCV/core/core/memory_to_writeBack_INSTRUCTION_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      5.000     5.000 r  
    D18                                               0.000     5.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     5.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     5.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.407     7.464    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.799 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.345     8.144    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.219 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26716, routed)       2.610    10.829    core_inst/sys/genblk1[0].RISCV/core/core/clk_200mhzmhz_int
    SLICE_X51Y26         FDCE                                         r  core_inst/sys/genblk1[0].RISCV/core/core/memory_to_writeBack_INSTRUCTION_reg[28]/C
                         clock pessimism              0.168    10.996    
                         clock uncertainty           -0.067    10.930    
    SLICE_X51Y26         FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.082    10.848    core_inst/sys/genblk1[0].RISCV/core/core/memory_to_writeBack_INSTRUCTION_reg[28]
  -------------------------------------------------------------------
                         required time                         10.848    
                         arrival time                          -9.463    
  -------------------------------------------------------------------
                         slack                                  1.385    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 core_inst/sys/genblk1[5].RISCV/core_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/genblk1[5].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[18]/CLR
                            (removal check against rising-edge clock clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhzmhz_mmcm_out rise@0.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.049ns (18.352%)  route 0.218ns (81.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.309ns
    Source Clock Delay      (SCD):    3.078ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Net Delay (Source):      1.411ns (routing 0.753ns, distribution 0.658ns)
  Clock Net Delay (Destination): 1.628ns (routing 0.836ns, distribution 0.792ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.613     1.204    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.474 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.166     1.640    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.667 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26716, routed)       1.411     3.078    core_inst/sys/genblk1[5].RISCV/clk_200mhzmhz_int
    SLICE_X78Y44         FDSE                                         r  core_inst/sys/genblk1[5].RISCV/core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y44         FDSE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     3.127 f  core_inst/sys/genblk1[5].RISCV/core_reset_reg/Q
                         net (fo=244, routed)         0.218     3.345    core_inst/sys/genblk1[5].RISCV/core/core/AR[0]
    SLICE_X81Y44         FDCE                                         f  core_inst/sys/genblk1[5].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.720     1.649    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.442 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.208     1.650    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.681 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26716, routed)       1.628     3.309    core_inst/sys/genblk1[5].RISCV/core/core/clk_200mhzmhz_int
    SLICE_X81Y44         FDCE                                         r  core_inst/sys/genblk1[5].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[18]/C
                         clock pessimism             -0.159     3.150    
    SLICE_X81Y44         FDCE (Remov_EFF_SLICEM_C_CLR)
                                                      0.005     3.155    core_inst/sys/genblk1[5].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[18]
  -------------------------------------------------------------------
                         required time                         -3.155    
                         arrival time                           3.345    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 core_inst/sys/genblk1[5].RISCV/core_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/genblk1[5].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[22]/CLR
                            (removal check against rising-edge clock clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhzmhz_mmcm_out rise@0.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.049ns (18.352%)  route 0.218ns (81.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.309ns
    Source Clock Delay      (SCD):    3.078ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Net Delay (Source):      1.411ns (routing 0.753ns, distribution 0.658ns)
  Clock Net Delay (Destination): 1.628ns (routing 0.836ns, distribution 0.792ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.613     1.204    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.474 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.166     1.640    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.667 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26716, routed)       1.411     3.078    core_inst/sys/genblk1[5].RISCV/clk_200mhzmhz_int
    SLICE_X78Y44         FDSE                                         r  core_inst/sys/genblk1[5].RISCV/core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y44         FDSE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     3.127 f  core_inst/sys/genblk1[5].RISCV/core_reset_reg/Q
                         net (fo=244, routed)         0.218     3.345    core_inst/sys/genblk1[5].RISCV/core/core/AR[0]
    SLICE_X81Y44         FDCE                                         f  core_inst/sys/genblk1[5].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.720     1.649    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.442 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.208     1.650    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.681 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26716, routed)       1.628     3.309    core_inst/sys/genblk1[5].RISCV/core/core/clk_200mhzmhz_int
    SLICE_X81Y44         FDCE                                         r  core_inst/sys/genblk1[5].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[22]/C
                         clock pessimism             -0.159     3.150    
    SLICE_X81Y44         FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                      0.005     3.155    core_inst/sys/genblk1[5].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[22]
  -------------------------------------------------------------------
                         required time                         -3.155    
                         arrival time                           3.345    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 core_inst/sys/genblk1[5].RISCV/core_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/genblk1[5].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[6]/CLR
                            (removal check against rising-edge clock clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhzmhz_mmcm_out rise@0.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.049ns (18.352%)  route 0.218ns (81.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.309ns
    Source Clock Delay      (SCD):    3.078ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Net Delay (Source):      1.411ns (routing 0.753ns, distribution 0.658ns)
  Clock Net Delay (Destination): 1.628ns (routing 0.836ns, distribution 0.792ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.613     1.204    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.474 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.166     1.640    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.667 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26716, routed)       1.411     3.078    core_inst/sys/genblk1[5].RISCV/clk_200mhzmhz_int
    SLICE_X78Y44         FDSE                                         r  core_inst/sys/genblk1[5].RISCV/core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y44         FDSE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     3.127 f  core_inst/sys/genblk1[5].RISCV/core_reset_reg/Q
                         net (fo=244, routed)         0.218     3.345    core_inst/sys/genblk1[5].RISCV/core/core/AR[0]
    SLICE_X81Y44         FDCE                                         f  core_inst/sys/genblk1[5].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.720     1.649    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.442 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.208     1.650    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.681 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26716, routed)       1.628     3.309    core_inst/sys/genblk1[5].RISCV/core/core/clk_200mhzmhz_int
    SLICE_X81Y44         FDCE                                         r  core_inst/sys/genblk1[5].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[6]/C
                         clock pessimism             -0.159     3.150    
    SLICE_X81Y44         FDCE (Remov_FFF_SLICEM_C_CLR)
                                                      0.005     3.155    core_inst/sys/genblk1[5].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.155    
                         arrival time                           3.345    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 core_inst/sys/genblk1[5].RISCV/core_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/genblk1[5].RISCV/core/core/_zz_138__reg/CLR
                            (removal check against rising-edge clock clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhzmhz_mmcm_out rise@0.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.049ns (15.556%)  route 0.266ns (84.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.329ns
    Source Clock Delay      (SCD):    3.078ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Net Delay (Source):      1.411ns (routing 0.753ns, distribution 0.658ns)
  Clock Net Delay (Destination): 1.648ns (routing 0.836ns, distribution 0.812ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.613     1.204    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.474 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.166     1.640    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.667 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26716, routed)       1.411     3.078    core_inst/sys/genblk1[5].RISCV/clk_200mhzmhz_int
    SLICE_X78Y44         FDSE                                         r  core_inst/sys/genblk1[5].RISCV/core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y44         FDSE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     3.127 f  core_inst/sys/genblk1[5].RISCV/core_reset_reg/Q
                         net (fo=244, routed)         0.266     3.393    core_inst/sys/genblk1[5].RISCV/core/core/AR[0]
    SLICE_X83Y44         FDCE                                         f  core_inst/sys/genblk1[5].RISCV/core/core/_zz_138__reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.720     1.649    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.442 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.208     1.650    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.681 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26716, routed)       1.648     3.329    core_inst/sys/genblk1[5].RISCV/core/core/clk_200mhzmhz_int
    SLICE_X83Y44         FDCE                                         r  core_inst/sys/genblk1[5].RISCV/core/core/_zz_138__reg/C
                         clock pessimism             -0.159     3.170    
    SLICE_X83Y44         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                      0.005     3.175    core_inst/sys/genblk1[5].RISCV/core/core/_zz_138__reg
  -------------------------------------------------------------------
                         required time                         -3.175    
                         arrival time                           3.393    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 core_inst/sys/genblk1[5].RISCV/core_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/genblk1[5].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[10]/CLR
                            (removal check against rising-edge clock clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhzmhz_mmcm_out rise@0.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.049ns (15.556%)  route 0.266ns (84.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.329ns
    Source Clock Delay      (SCD):    3.078ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Net Delay (Source):      1.411ns (routing 0.753ns, distribution 0.658ns)
  Clock Net Delay (Destination): 1.648ns (routing 0.836ns, distribution 0.812ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.613     1.204    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.474 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.166     1.640    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.667 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26716, routed)       1.411     3.078    core_inst/sys/genblk1[5].RISCV/clk_200mhzmhz_int
    SLICE_X78Y44         FDSE                                         r  core_inst/sys/genblk1[5].RISCV/core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y44         FDSE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     3.127 f  core_inst/sys/genblk1[5].RISCV/core_reset_reg/Q
                         net (fo=244, routed)         0.266     3.393    core_inst/sys/genblk1[5].RISCV/core/core/AR[0]
    SLICE_X83Y44         FDCE                                         f  core_inst/sys/genblk1[5].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.720     1.649    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.442 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.208     1.650    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.681 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26716, routed)       1.648     3.329    core_inst/sys/genblk1[5].RISCV/core/core/clk_200mhzmhz_int
    SLICE_X83Y44         FDCE                                         r  core_inst/sys/genblk1[5].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[10]/C
                         clock pessimism             -0.159     3.170    
    SLICE_X83Y44         FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                      0.005     3.175    core_inst/sys/genblk1[5].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.175    
                         arrival time                           3.393    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 core_inst/sys/genblk1[5].RISCV/core_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/genblk1[5].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[14]/CLR
                            (removal check against rising-edge clock clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhzmhz_mmcm_out rise@0.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.049ns (14.040%)  route 0.300ns (85.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.340ns
    Source Clock Delay      (SCD):    3.078ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Net Delay (Source):      1.411ns (routing 0.753ns, distribution 0.658ns)
  Clock Net Delay (Destination): 1.659ns (routing 0.836ns, distribution 0.823ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.613     1.204    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.474 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.166     1.640    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.667 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26716, routed)       1.411     3.078    core_inst/sys/genblk1[5].RISCV/clk_200mhzmhz_int
    SLICE_X78Y44         FDSE                                         r  core_inst/sys/genblk1[5].RISCV/core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y44         FDSE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     3.127 f  core_inst/sys/genblk1[5].RISCV/core_reset_reg/Q
                         net (fo=244, routed)         0.300     3.427    core_inst/sys/genblk1[5].RISCV/core/core/AR[0]
    SLICE_X82Y46         FDCE                                         f  core_inst/sys/genblk1[5].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.720     1.649    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.442 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.208     1.650    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.681 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26716, routed)       1.659     3.340    core_inst/sys/genblk1[5].RISCV/core/core/clk_200mhzmhz_int
    SLICE_X82Y46         FDCE                                         r  core_inst/sys/genblk1[5].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[14]/C
                         clock pessimism             -0.159     3.181    
    SLICE_X82Y46         FDCE (Remov_EFF_SLICEM_C_CLR)
                                                      0.005     3.186    core_inst/sys/genblk1[5].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.186    
                         arrival time                           3.427    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 core_inst/sys/genblk1[5].RISCV/core_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/genblk1[5].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[1]/CLR
                            (removal check against rising-edge clock clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhzmhz_mmcm_out rise@0.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.049ns (14.040%)  route 0.300ns (85.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.340ns
    Source Clock Delay      (SCD):    3.078ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Net Delay (Source):      1.411ns (routing 0.753ns, distribution 0.658ns)
  Clock Net Delay (Destination): 1.659ns (routing 0.836ns, distribution 0.823ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.613     1.204    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.474 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.166     1.640    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.667 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26716, routed)       1.411     3.078    core_inst/sys/genblk1[5].RISCV/clk_200mhzmhz_int
    SLICE_X78Y44         FDSE                                         r  core_inst/sys/genblk1[5].RISCV/core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y44         FDSE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     3.127 f  core_inst/sys/genblk1[5].RISCV/core_reset_reg/Q
                         net (fo=244, routed)         0.300     3.427    core_inst/sys/genblk1[5].RISCV/core/core/AR[0]
    SLICE_X82Y46         FDCE                                         f  core_inst/sys/genblk1[5].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.720     1.649    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.442 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.208     1.650    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.681 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26716, routed)       1.659     3.340    core_inst/sys/genblk1[5].RISCV/core/core/clk_200mhzmhz_int
    SLICE_X82Y46         FDCE                                         r  core_inst/sys/genblk1[5].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[1]/C
                         clock pessimism             -0.159     3.181    
    SLICE_X82Y46         FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                      0.005     3.186    core_inst/sys/genblk1[5].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.186    
                         arrival time                           3.427    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 core_inst/sys/genblk1[5].RISCV/core_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/genblk1[5].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[20]/CLR
                            (removal check against rising-edge clock clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhzmhz_mmcm_out rise@0.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.049ns (14.040%)  route 0.300ns (85.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.340ns
    Source Clock Delay      (SCD):    3.078ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Net Delay (Source):      1.411ns (routing 0.753ns, distribution 0.658ns)
  Clock Net Delay (Destination): 1.659ns (routing 0.836ns, distribution 0.823ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.613     1.204    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.474 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.166     1.640    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.667 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26716, routed)       1.411     3.078    core_inst/sys/genblk1[5].RISCV/clk_200mhzmhz_int
    SLICE_X78Y44         FDSE                                         r  core_inst/sys/genblk1[5].RISCV/core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y44         FDSE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     3.127 f  core_inst/sys/genblk1[5].RISCV/core_reset_reg/Q
                         net (fo=244, routed)         0.300     3.427    core_inst/sys/genblk1[5].RISCV/core/core/AR[0]
    SLICE_X82Y46         FDCE                                         f  core_inst/sys/genblk1[5].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.720     1.649    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.442 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.208     1.650    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.681 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26716, routed)       1.659     3.340    core_inst/sys/genblk1[5].RISCV/core/core/clk_200mhzmhz_int
    SLICE_X82Y46         FDCE                                         r  core_inst/sys/genblk1[5].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[20]/C
                         clock pessimism             -0.159     3.181    
    SLICE_X82Y46         FDCE (Remov_FFF_SLICEM_C_CLR)
                                                      0.005     3.186    core_inst/sys/genblk1[5].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[20]
  -------------------------------------------------------------------
                         required time                         -3.186    
                         arrival time                           3.427    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 core_inst/sys/genblk1[5].RISCV/core_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/genblk1[5].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[3]/CLR
                            (removal check against rising-edge clock clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhzmhz_mmcm_out rise@0.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.049ns (14.040%)  route 0.300ns (85.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.340ns
    Source Clock Delay      (SCD):    3.078ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Net Delay (Source):      1.411ns (routing 0.753ns, distribution 0.658ns)
  Clock Net Delay (Destination): 1.659ns (routing 0.836ns, distribution 0.823ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.613     1.204    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.474 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.166     1.640    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.667 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26716, routed)       1.411     3.078    core_inst/sys/genblk1[5].RISCV/clk_200mhzmhz_int
    SLICE_X78Y44         FDSE                                         r  core_inst/sys/genblk1[5].RISCV/core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y44         FDSE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     3.127 f  core_inst/sys/genblk1[5].RISCV/core_reset_reg/Q
                         net (fo=244, routed)         0.300     3.427    core_inst/sys/genblk1[5].RISCV/core/core/AR[0]
    SLICE_X82Y46         FDCE                                         f  core_inst/sys/genblk1[5].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.720     1.649    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.442 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.208     1.650    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.681 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26716, routed)       1.659     3.340    core_inst/sys/genblk1[5].RISCV/core/core/clk_200mhzmhz_int
    SLICE_X82Y46         FDCE                                         r  core_inst/sys/genblk1[5].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[3]/C
                         clock pessimism             -0.159     3.181    
    SLICE_X82Y46         FDCE (Remov_FFF2_SLICEM_C_CLR)
                                                      0.005     3.186    core_inst/sys/genblk1[5].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.186    
                         arrival time                           3.427    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 core_inst/sys/genblk1[4].RISCV/core_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/genblk1[4].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[0]/CLR
                            (removal check against rising-edge clock clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhzmhz_mmcm_out rise@0.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.049ns (15.858%)  route 0.260ns (84.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.248ns
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Net Delay (Source):      1.364ns (routing 0.753ns, distribution 0.611ns)
  Clock Net Delay (Destination): 1.567ns (routing 0.836ns, distribution 0.731ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.613     1.204    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.474 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.166     1.640    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.667 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26716, routed)       1.364     3.031    core_inst/sys/genblk1[4].RISCV/clk_200mhzmhz_int
    SLICE_X53Y141        FDSE                                         r  core_inst/sys/genblk1[4].RISCV/core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y141        FDSE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     3.080 f  core_inst/sys/genblk1[4].RISCV/core_reset_reg/Q
                         net (fo=244, routed)         0.260     3.340    core_inst/sys/genblk1[4].RISCV/core/core/AR[0]
    SLICE_X52Y145        FDCE                                         f  core_inst/sys/genblk1[4].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.720     1.649    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.442 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.208     1.650    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.681 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26716, routed)       1.567     3.248    core_inst/sys/genblk1[4].RISCV/core/core/clk_200mhzmhz_int
    SLICE_X52Y145        FDCE                                         r  core_inst/sys/genblk1[4].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[0]/C
                         clock pessimism             -0.155     3.093    
    SLICE_X52Y145        FDCE (Remov_AFF_SLICEM_C_CLR)
                                                      0.005     3.098    core_inst/sys/genblk1[4].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.098    
                         arrival time                           3.340    
  -------------------------------------------------------------------
                         slack                                  0.241    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  gt_rxusrclk2_0
  To Clock:  gt_rxusrclk2_0

Setup :            0  Failing Endpoints,  Worst Slack        4.486ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.243ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.486ns  (required time - arrival time)
  Source:                 sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_0/rx_fifo/s_rst_sync1_reg_reg/PRE
                            (recovery check against rising-edge clock gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_0 rise@6.400ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        1.629ns  (logic 0.245ns (15.040%)  route 1.384ns (84.960%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.868ns = ( 8.268 - 6.400 ) 
    Source Clock Delay      (SCD):    2.137ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.740ns (routing 0.311ns, distribution 1.429ns)
  Clock Net Delay (Destination): 1.539ns (routing 0.278ns, distribution 1.261ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         1.740     2.137    sfp_1_rx_rst_reset_sync_inst/CLK
    SLICE_X90Y187        FDPE                                         r  sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y187        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.251 f  sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[3]/Q
                         net (fo=31, routed)          0.459     2.710    sfp_1_rx_rst_reset_sync_inst/Q[0]
    SLICE_X91Y182        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.131     2.841 f  sfp_1_rx_rst_reset_sync_inst/m_rst_sync1_reg_i_1__0/O
                         net (fo=6, routed)           0.925     3.766    core_inst/sys/eth_dma_0/rx_fifo/m_rst_sync3_reg_reg_0
    SLICE_X85Y179        FDPE                                         f  core_inst/sys/eth_dma_0/rx_fifo/s_rst_sync1_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         1.539     8.268    core_inst/sys/eth_dma_0/rx_fifo/mem_reg_0_4
    SLICE_X85Y179        FDPE                                         r  core_inst/sys/eth_dma_0/rx_fifo/s_rst_sync1_reg_reg/C
                         clock pessimism              0.101     8.369    
                         clock uncertainty           -0.035     8.334    
    SLICE_X85Y179        FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.082     8.252    core_inst/sys/eth_dma_0/rx_fifo/s_rst_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                          8.252    
                         arrival time                          -3.766    
  -------------------------------------------------------------------
                         slack                                  4.486    

Slack (MET) :             4.486ns  (required time - arrival time)
  Source:                 sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_0/rx_fifo/s_rst_sync2_reg_reg/PRE
                            (recovery check against rising-edge clock gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_0 rise@6.400ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        1.629ns  (logic 0.245ns (15.040%)  route 1.384ns (84.960%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.868ns = ( 8.268 - 6.400 ) 
    Source Clock Delay      (SCD):    2.137ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.740ns (routing 0.311ns, distribution 1.429ns)
  Clock Net Delay (Destination): 1.539ns (routing 0.278ns, distribution 1.261ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         1.740     2.137    sfp_1_rx_rst_reset_sync_inst/CLK
    SLICE_X90Y187        FDPE                                         r  sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y187        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.251 f  sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[3]/Q
                         net (fo=31, routed)          0.459     2.710    sfp_1_rx_rst_reset_sync_inst/Q[0]
    SLICE_X91Y182        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.131     2.841 f  sfp_1_rx_rst_reset_sync_inst/m_rst_sync1_reg_i_1__0/O
                         net (fo=6, routed)           0.925     3.766    core_inst/sys/eth_dma_0/rx_fifo/m_rst_sync3_reg_reg_0
    SLICE_X85Y179        FDPE                                         f  core_inst/sys/eth_dma_0/rx_fifo/s_rst_sync2_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         1.539     8.268    core_inst/sys/eth_dma_0/rx_fifo/mem_reg_0_4
    SLICE_X85Y179        FDPE                                         r  core_inst/sys/eth_dma_0/rx_fifo/s_rst_sync2_reg_reg/C
                         clock pessimism              0.101     8.369    
                         clock uncertainty           -0.035     8.334    
    SLICE_X85Y179        FDPE (Recov_EFF2_SLICEL_C_PRE)
                                                     -0.082     8.252    core_inst/sys/eth_dma_0/rx_fifo/s_rst_sync2_reg_reg
  -------------------------------------------------------------------
                         required time                          8.252    
                         arrival time                          -3.766    
  -------------------------------------------------------------------
                         slack                                  4.486    

Slack (MET) :             4.486ns  (required time - arrival time)
  Source:                 sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_0/rx_fifo/s_rst_sync3_reg_reg/PRE
                            (recovery check against rising-edge clock gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_0 rise@6.400ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        1.629ns  (logic 0.245ns (15.040%)  route 1.384ns (84.960%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.868ns = ( 8.268 - 6.400 ) 
    Source Clock Delay      (SCD):    2.137ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.740ns (routing 0.311ns, distribution 1.429ns)
  Clock Net Delay (Destination): 1.539ns (routing 0.278ns, distribution 1.261ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         1.740     2.137    sfp_1_rx_rst_reset_sync_inst/CLK
    SLICE_X90Y187        FDPE                                         r  sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y187        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.251 f  sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[3]/Q
                         net (fo=31, routed)          0.459     2.710    sfp_1_rx_rst_reset_sync_inst/Q[0]
    SLICE_X91Y182        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.131     2.841 f  sfp_1_rx_rst_reset_sync_inst/m_rst_sync1_reg_i_1__0/O
                         net (fo=6, routed)           0.925     3.766    core_inst/sys/eth_dma_0/rx_fifo/m_rst_sync3_reg_reg_0
    SLICE_X85Y179        FDPE                                         f  core_inst/sys/eth_dma_0/rx_fifo/s_rst_sync3_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         1.539     8.268    core_inst/sys/eth_dma_0/rx_fifo/mem_reg_0_4
    SLICE_X85Y179        FDPE                                         r  core_inst/sys/eth_dma_0/rx_fifo/s_rst_sync3_reg_reg/C
                         clock pessimism              0.101     8.369    
                         clock uncertainty           -0.035     8.334    
    SLICE_X85Y179        FDPE (Recov_FFF_SLICEL_C_PRE)
                                                     -0.082     8.252    core_inst/sys/eth_dma_0/rx_fifo/s_rst_sync3_reg_reg
  -------------------------------------------------------------------
                         required time                          8.252    
                         arrival time                          -3.766    
  -------------------------------------------------------------------
                         slack                                  4.486    

Slack (MET) :             4.674ns  (required time - arrival time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[3]/PRE
                            (recovery check against rising-edge clock gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_0 rise@6.400ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        1.487ns  (logic 0.114ns (7.666%)  route 1.373ns (92.334%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.855ns = ( 8.255 - 6.400 ) 
    Source Clock Delay      (SCD):    2.137ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.740ns (routing 0.311ns, distribution 1.429ns)
  Clock Net Delay (Destination): 1.526ns (routing 0.278ns, distribution 1.248ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         1.740     2.137    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X94Y197        FDCE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y197        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     2.251 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=8, routed)           1.373     3.624    sfp_1_rx_rst_reset_sync_inst/AS[0]
    SLICE_X90Y187        FDPE                                         f  sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[3]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         1.526     8.255    sfp_1_rx_rst_reset_sync_inst/CLK
    SLICE_X90Y187        FDPE                                         r  sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[3]/C
                         clock pessimism              0.161     8.416    
                         clock uncertainty           -0.035     8.380    
    SLICE_X90Y187        FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.082     8.298    sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          8.298    
                         arrival time                          -3.624    
  -------------------------------------------------------------------
                         slack                                  4.674    

Slack (MET) :             5.515ns  (required time - arrival time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[0]/PRE
                            (recovery check against rising-edge clock gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_0 rise@6.400ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.114ns (17.953%)  route 0.521ns (82.047%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.844ns = ( 8.244 - 6.400 ) 
    Source Clock Delay      (SCD):    2.137ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.740ns (routing 0.311ns, distribution 1.429ns)
  Clock Net Delay (Destination): 1.515ns (routing 0.278ns, distribution 1.237ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         1.740     2.137    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X94Y197        FDCE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y197        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     2.251 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=8, routed)           0.521     2.772    sfp_1_rx_rst_reset_sync_inst/AS[0]
    SLICE_X90Y197        FDPE                                         f  sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         1.515     8.244    sfp_1_rx_rst_reset_sync_inst/CLK
    SLICE_X90Y197        FDPE                                         r  sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[0]/C
                         clock pessimism              0.161     8.405    
                         clock uncertainty           -0.035     8.369    
    SLICE_X90Y197        FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.082     8.287    sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.287    
                         arrival time                          -2.772    
  -------------------------------------------------------------------
                         slack                                  5.515    

Slack (MET) :             5.515ns  (required time - arrival time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[1]/PRE
                            (recovery check against rising-edge clock gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_0 rise@6.400ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.114ns (17.953%)  route 0.521ns (82.047%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.844ns = ( 8.244 - 6.400 ) 
    Source Clock Delay      (SCD):    2.137ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.740ns (routing 0.311ns, distribution 1.429ns)
  Clock Net Delay (Destination): 1.515ns (routing 0.278ns, distribution 1.237ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         1.740     2.137    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X94Y197        FDCE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y197        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     2.251 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=8, routed)           0.521     2.772    sfp_1_rx_rst_reset_sync_inst/AS[0]
    SLICE_X90Y197        FDPE                                         f  sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         1.515     8.244    sfp_1_rx_rst_reset_sync_inst/CLK
    SLICE_X90Y197        FDPE                                         r  sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[1]/C
                         clock pessimism              0.161     8.405    
                         clock uncertainty           -0.035     8.369    
    SLICE_X90Y197        FDPE (Recov_EFF2_SLICEL_C_PRE)
                                                     -0.082     8.287    sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.287    
                         arrival time                          -2.772    
  -------------------------------------------------------------------
                         slack                                  5.515    

Slack (MET) :             5.515ns  (required time - arrival time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[2]/PRE
                            (recovery check against rising-edge clock gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_0 rise@6.400ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.114ns (17.953%)  route 0.521ns (82.047%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.844ns = ( 8.244 - 6.400 ) 
    Source Clock Delay      (SCD):    2.137ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.740ns (routing 0.311ns, distribution 1.429ns)
  Clock Net Delay (Destination): 1.515ns (routing 0.278ns, distribution 1.237ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         1.740     2.137    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X94Y197        FDCE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y197        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     2.251 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=8, routed)           0.521     2.772    sfp_1_rx_rst_reset_sync_inst/AS[0]
    SLICE_X90Y197        FDPE                                         f  sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[2]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         1.515     8.244    sfp_1_rx_rst_reset_sync_inst/CLK
    SLICE_X90Y197        FDPE                                         r  sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[2]/C
                         clock pessimism              0.161     8.405    
                         clock uncertainty           -0.035     8.369    
    SLICE_X90Y197        FDPE (Recov_FFF_SLICEL_C_PRE)
                                                     -0.082     8.287    sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.287    
                         arrival time                          -2.772    
  -------------------------------------------------------------------
                         slack                                  5.515    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[0]/PRE
                            (removal check against rising-edge clock gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_0 rise@0.000ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.049ns (16.118%)  route 0.255ns (83.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.036ns
    Source Clock Delay      (SCD):    0.852ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Net Delay (Source):      0.734ns (routing 0.158ns, distribution 0.576ns)
  Clock Net Delay (Destination): 0.871ns (routing 0.184ns, distribution 0.687ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.734     0.852    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X94Y197        FDCE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y197        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     0.901 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=8, routed)           0.255     1.156    sfp_1_rx_rst_reset_sync_inst/AS[0]
    SLICE_X90Y197        FDPE                                         f  sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.871     1.036    sfp_1_rx_rst_reset_sync_inst/CLK
    SLICE_X90Y197        FDPE                                         r  sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[0]/C
                         clock pessimism             -0.128     0.908    
    SLICE_X90Y197        FDPE (Remov_EFF_SLICEL_C_PRE)
                                                      0.005     0.913    sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.913    
                         arrival time                           1.156    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[1]/PRE
                            (removal check against rising-edge clock gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_0 rise@0.000ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.049ns (16.118%)  route 0.255ns (83.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.036ns
    Source Clock Delay      (SCD):    0.852ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Net Delay (Source):      0.734ns (routing 0.158ns, distribution 0.576ns)
  Clock Net Delay (Destination): 0.871ns (routing 0.184ns, distribution 0.687ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.734     0.852    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X94Y197        FDCE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y197        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     0.901 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=8, routed)           0.255     1.156    sfp_1_rx_rst_reset_sync_inst/AS[0]
    SLICE_X90Y197        FDPE                                         f  sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.871     1.036    sfp_1_rx_rst_reset_sync_inst/CLK
    SLICE_X90Y197        FDPE                                         r  sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[1]/C
                         clock pessimism             -0.128     0.908    
    SLICE_X90Y197        FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                      0.005     0.913    sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.913    
                         arrival time                           1.156    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[2]/PRE
                            (removal check against rising-edge clock gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_0 rise@0.000ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.049ns (16.118%)  route 0.255ns (83.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.036ns
    Source Clock Delay      (SCD):    0.852ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Net Delay (Source):      0.734ns (routing 0.158ns, distribution 0.576ns)
  Clock Net Delay (Destination): 0.871ns (routing 0.184ns, distribution 0.687ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.734     0.852    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X94Y197        FDCE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y197        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     0.901 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=8, routed)           0.255     1.156    sfp_1_rx_rst_reset_sync_inst/AS[0]
    SLICE_X90Y197        FDPE                                         f  sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[2]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.871     1.036    sfp_1_rx_rst_reset_sync_inst/CLK
    SLICE_X90Y197        FDPE                                         r  sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[2]/C
                         clock pessimism             -0.128     0.908    
    SLICE_X90Y197        FDPE (Remov_FFF_SLICEL_C_PRE)
                                                      0.005     0.913    sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.913    
                         arrival time                           1.156    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.638ns  (arrival time - required time)
  Source:                 sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_0/rx_fifo/s_rst_sync1_reg_reg/PRE
                            (removal check against rising-edge clock gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_0 rise@0.000ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.102ns (12.671%)  route 0.703ns (87.329%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.084ns
    Source Clock Delay      (SCD):    0.849ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Net Delay (Source):      0.731ns (routing 0.158ns, distribution 0.573ns)
  Clock Net Delay (Destination): 0.919ns (routing 0.184ns, distribution 0.735ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.731     0.849    sfp_1_rx_rst_reset_sync_inst/CLK
    SLICE_X90Y187        FDPE                                         r  sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y187        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.898 f  sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[3]/Q
                         net (fo=31, routed)          0.232     1.130    sfp_1_rx_rst_reset_sync_inst/Q[0]
    SLICE_X91Y182        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.053     1.183 f  sfp_1_rx_rst_reset_sync_inst/m_rst_sync1_reg_i_1__0/O
                         net (fo=6, routed)           0.471     1.654    core_inst/sys/eth_dma_0/rx_fifo/m_rst_sync3_reg_reg_0
    SLICE_X85Y179        FDPE                                         f  core_inst/sys/eth_dma_0/rx_fifo/s_rst_sync1_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.919     1.084    core_inst/sys/eth_dma_0/rx_fifo/mem_reg_0_4
    SLICE_X85Y179        FDPE                                         r  core_inst/sys/eth_dma_0/rx_fifo/s_rst_sync1_reg_reg/C
                         clock pessimism             -0.073     1.011    
    SLICE_X85Y179        FDPE (Remov_EFF_SLICEL_C_PRE)
                                                      0.005     1.016    core_inst/sys/eth_dma_0/rx_fifo/s_rst_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.016    
                         arrival time                           1.654    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.638ns  (arrival time - required time)
  Source:                 sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_0/rx_fifo/s_rst_sync2_reg_reg/PRE
                            (removal check against rising-edge clock gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_0 rise@0.000ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.102ns (12.671%)  route 0.703ns (87.329%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.084ns
    Source Clock Delay      (SCD):    0.849ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Net Delay (Source):      0.731ns (routing 0.158ns, distribution 0.573ns)
  Clock Net Delay (Destination): 0.919ns (routing 0.184ns, distribution 0.735ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.731     0.849    sfp_1_rx_rst_reset_sync_inst/CLK
    SLICE_X90Y187        FDPE                                         r  sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y187        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.898 f  sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[3]/Q
                         net (fo=31, routed)          0.232     1.130    sfp_1_rx_rst_reset_sync_inst/Q[0]
    SLICE_X91Y182        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.053     1.183 f  sfp_1_rx_rst_reset_sync_inst/m_rst_sync1_reg_i_1__0/O
                         net (fo=6, routed)           0.471     1.654    core_inst/sys/eth_dma_0/rx_fifo/m_rst_sync3_reg_reg_0
    SLICE_X85Y179        FDPE                                         f  core_inst/sys/eth_dma_0/rx_fifo/s_rst_sync2_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.919     1.084    core_inst/sys/eth_dma_0/rx_fifo/mem_reg_0_4
    SLICE_X85Y179        FDPE                                         r  core_inst/sys/eth_dma_0/rx_fifo/s_rst_sync2_reg_reg/C
                         clock pessimism             -0.073     1.011    
    SLICE_X85Y179        FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                      0.005     1.016    core_inst/sys/eth_dma_0/rx_fifo/s_rst_sync2_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.016    
                         arrival time                           1.654    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.638ns  (arrival time - required time)
  Source:                 sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_0/rx_fifo/s_rst_sync3_reg_reg/PRE
                            (removal check against rising-edge clock gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_0 rise@0.000ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.102ns (12.671%)  route 0.703ns (87.329%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.084ns
    Source Clock Delay      (SCD):    0.849ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Net Delay (Source):      0.731ns (routing 0.158ns, distribution 0.573ns)
  Clock Net Delay (Destination): 0.919ns (routing 0.184ns, distribution 0.735ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.731     0.849    sfp_1_rx_rst_reset_sync_inst/CLK
    SLICE_X90Y187        FDPE                                         r  sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y187        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.898 f  sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[3]/Q
                         net (fo=31, routed)          0.232     1.130    sfp_1_rx_rst_reset_sync_inst/Q[0]
    SLICE_X91Y182        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.053     1.183 f  sfp_1_rx_rst_reset_sync_inst/m_rst_sync1_reg_i_1__0/O
                         net (fo=6, routed)           0.471     1.654    core_inst/sys/eth_dma_0/rx_fifo/m_rst_sync3_reg_reg_0
    SLICE_X85Y179        FDPE                                         f  core_inst/sys/eth_dma_0/rx_fifo/s_rst_sync3_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.919     1.084    core_inst/sys/eth_dma_0/rx_fifo/mem_reg_0_4
    SLICE_X85Y179        FDPE                                         r  core_inst/sys/eth_dma_0/rx_fifo/s_rst_sync3_reg_reg/C
                         clock pessimism             -0.073     1.011    
    SLICE_X85Y179        FDPE (Remov_FFF_SLICEL_C_PRE)
                                                      0.005     1.016    core_inst/sys/eth_dma_0/rx_fifo/s_rst_sync3_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.016    
                         arrival time                           1.654    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.676ns  (arrival time - required time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[3]/PRE
                            (removal check against rising-edge clock gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_0 rise@0.000ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.049ns (6.525%)  route 0.702ns (93.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.050ns
    Source Clock Delay      (SCD):    0.852ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Net Delay (Source):      0.734ns (routing 0.158ns, distribution 0.576ns)
  Clock Net Delay (Destination): 0.885ns (routing 0.184ns, distribution 0.701ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.734     0.852    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X94Y197        FDCE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y197        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     0.901 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=8, routed)           0.702     1.603    sfp_1_rx_rst_reset_sync_inst/AS[0]
    SLICE_X90Y187        FDPE                                         f  sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[3]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.885     1.050    sfp_1_rx_rst_reset_sync_inst/CLK
    SLICE_X90Y187        FDPE                                         r  sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[3]/C
                         clock pessimism             -0.128     0.922    
    SLICE_X90Y187        FDPE (Remov_EFF_SLICEL_C_PRE)
                                                      0.005     0.927    sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.927    
                         arrival time                           1.603    
  -------------------------------------------------------------------
                         slack                                  0.676    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  gt_rxusrclk2_0
  To Clock:  gt_rxusrclk2_1

Setup :            0  Failing Endpoints,  Worst Slack        5.003ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.003ns  (required time - arrival time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[3]/PRE
                            (recovery check against rising-edge clock gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_1 rise@6.400ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        1.033ns  (logic 0.114ns (11.036%)  route 0.919ns (88.964%))
  Logic Levels:           0  
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.890ns = ( 8.290 - 6.400 ) 
    Source Clock Delay      (SCD):    2.137ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.740ns (routing 0.311ns, distribution 1.429ns)
  Clock Net Delay (Destination): 1.561ns (routing 0.283ns, distribution 1.278ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         1.740     2.137    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X94Y197        FDCE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y197        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     2.251 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=8, routed)           0.919     3.170    sfp_2_rx_rst_reset_sync_inst/gtwiz_reset_rx_done_out[0]
    SLICE_X86Y198        FDPE                                         f  sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[3]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         1.561     8.290    sfp_2_rx_rst_reset_sync_inst/CLK
    SLICE_X86Y198        FDPE                                         r  sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[3]/C
                         clock pessimism              0.000     8.290    
                         clock uncertainty           -0.035     8.255    
    SLICE_X86Y198        FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.082     8.173    sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          8.173    
                         arrival time                          -3.170    
  -------------------------------------------------------------------
                         slack                                  5.003    

Slack (MET) :             5.367ns  (required time - arrival time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[0]/PRE
                            (recovery check against rising-edge clock gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_1 rise@6.400ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.114ns (17.674%)  route 0.531ns (82.326%))
  Logic Levels:           0  
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.866ns = ( 8.266 - 6.400 ) 
    Source Clock Delay      (SCD):    2.137ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.740ns (routing 0.311ns, distribution 1.429ns)
  Clock Net Delay (Destination): 1.537ns (routing 0.283ns, distribution 1.254ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         1.740     2.137    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X94Y197        FDCE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y197        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     2.251 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=8, routed)           0.531     2.782    sfp_2_rx_rst_reset_sync_inst/gtwiz_reset_rx_done_out[0]
    SLICE_X90Y197        FDPE                                         f  sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         1.537     8.266    sfp_2_rx_rst_reset_sync_inst/CLK
    SLICE_X90Y197        FDPE                                         r  sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[0]/C
                         clock pessimism              0.000     8.266    
                         clock uncertainty           -0.035     8.231    
    SLICE_X90Y197        FDPE (Recov_AFF_SLICEL_C_PRE)
                                                     -0.082     8.149    sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.149    
                         arrival time                          -2.782    
  -------------------------------------------------------------------
                         slack                                  5.367    

Slack (MET) :             5.367ns  (required time - arrival time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[1]/PRE
                            (recovery check against rising-edge clock gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_1 rise@6.400ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.114ns (17.674%)  route 0.531ns (82.326%))
  Logic Levels:           0  
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.866ns = ( 8.266 - 6.400 ) 
    Source Clock Delay      (SCD):    2.137ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.740ns (routing 0.311ns, distribution 1.429ns)
  Clock Net Delay (Destination): 1.537ns (routing 0.283ns, distribution 1.254ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         1.740     2.137    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X94Y197        FDCE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y197        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     2.251 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=8, routed)           0.531     2.782    sfp_2_rx_rst_reset_sync_inst/gtwiz_reset_rx_done_out[0]
    SLICE_X90Y197        FDPE                                         f  sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         1.537     8.266    sfp_2_rx_rst_reset_sync_inst/CLK
    SLICE_X90Y197        FDPE                                         r  sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[1]/C
                         clock pessimism              0.000     8.266    
                         clock uncertainty           -0.035     8.231    
    SLICE_X90Y197        FDPE (Recov_AFF2_SLICEL_C_PRE)
                                                     -0.082     8.149    sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.149    
                         arrival time                          -2.782    
  -------------------------------------------------------------------
                         slack                                  5.367    

Slack (MET) :             5.367ns  (required time - arrival time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[2]/PRE
                            (recovery check against rising-edge clock gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_1 rise@6.400ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.114ns (17.674%)  route 0.531ns (82.326%))
  Logic Levels:           0  
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.866ns = ( 8.266 - 6.400 ) 
    Source Clock Delay      (SCD):    2.137ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.740ns (routing 0.311ns, distribution 1.429ns)
  Clock Net Delay (Destination): 1.537ns (routing 0.283ns, distribution 1.254ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         1.740     2.137    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X94Y197        FDCE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y197        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     2.251 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=8, routed)           0.531     2.782    sfp_2_rx_rst_reset_sync_inst/gtwiz_reset_rx_done_out[0]
    SLICE_X90Y197        FDPE                                         f  sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[2]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         1.537     8.266    sfp_2_rx_rst_reset_sync_inst/CLK
    SLICE_X90Y197        FDPE                                         r  sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[2]/C
                         clock pessimism              0.000     8.266    
                         clock uncertainty           -0.035     8.231    
    SLICE_X90Y197        FDPE (Recov_BFF_SLICEL_C_PRE)
                                                     -0.082     8.149    sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.149    
                         arrival time                          -2.782    
  -------------------------------------------------------------------
                         slack                                  5.367    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[0]/PRE
                            (removal check against rising-edge clock gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_1 rise@0.000ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.049ns (15.806%)  route 0.261ns (84.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.207ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.059ns
    Source Clock Delay      (SCD):    0.852ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.734ns (routing 0.158ns, distribution 0.576ns)
  Clock Net Delay (Destination): 0.894ns (routing 0.190ns, distribution 0.704ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.734     0.852    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X94Y197        FDCE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y197        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     0.901 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=8, routed)           0.261     1.162    sfp_2_rx_rst_reset_sync_inst/gtwiz_reset_rx_done_out[0]
    SLICE_X90Y197        FDPE                                         f  sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.894     1.059    sfp_2_rx_rst_reset_sync_inst/CLK
    SLICE_X90Y197        FDPE                                         r  sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[0]/C
                         clock pessimism              0.000     1.059    
    SLICE_X90Y197        FDPE (Remov_AFF_SLICEL_C_PRE)
                                                      0.005     1.064    sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.064    
                         arrival time                           1.162    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[1]/PRE
                            (removal check against rising-edge clock gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_1 rise@0.000ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.049ns (15.806%)  route 0.261ns (84.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.207ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.059ns
    Source Clock Delay      (SCD):    0.852ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.734ns (routing 0.158ns, distribution 0.576ns)
  Clock Net Delay (Destination): 0.894ns (routing 0.190ns, distribution 0.704ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.734     0.852    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X94Y197        FDCE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y197        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     0.901 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=8, routed)           0.261     1.162    sfp_2_rx_rst_reset_sync_inst/gtwiz_reset_rx_done_out[0]
    SLICE_X90Y197        FDPE                                         f  sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.894     1.059    sfp_2_rx_rst_reset_sync_inst/CLK
    SLICE_X90Y197        FDPE                                         r  sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[1]/C
                         clock pessimism              0.000     1.059    
    SLICE_X90Y197        FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                      0.005     1.064    sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.064    
                         arrival time                           1.162    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[2]/PRE
                            (removal check against rising-edge clock gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_1 rise@0.000ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.049ns (15.806%)  route 0.261ns (84.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.207ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.059ns
    Source Clock Delay      (SCD):    0.852ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.734ns (routing 0.158ns, distribution 0.576ns)
  Clock Net Delay (Destination): 0.894ns (routing 0.190ns, distribution 0.704ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.734     0.852    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X94Y197        FDCE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y197        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     0.901 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=8, routed)           0.261     1.162    sfp_2_rx_rst_reset_sync_inst/gtwiz_reset_rx_done_out[0]
    SLICE_X90Y197        FDPE                                         f  sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[2]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.894     1.059    sfp_2_rx_rst_reset_sync_inst/CLK
    SLICE_X90Y197        FDPE                                         r  sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[2]/C
                         clock pessimism              0.000     1.059    
    SLICE_X90Y197        FDPE (Remov_BFF_SLICEL_C_PRE)
                                                      0.005     1.064    sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.064    
                         arrival time                           1.162    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[3]/PRE
                            (removal check against rising-edge clock gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_1 rise@0.000ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.049ns (9.589%)  route 0.462ns (90.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.231ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.083ns
    Source Clock Delay      (SCD):    0.852ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.734ns (routing 0.158ns, distribution 0.576ns)
  Clock Net Delay (Destination): 0.918ns (routing 0.190ns, distribution 0.728ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.734     0.852    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X94Y197        FDCE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y197        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     0.901 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=8, routed)           0.462     1.363    sfp_2_rx_rst_reset_sync_inst/gtwiz_reset_rx_done_out[0]
    SLICE_X86Y198        FDPE                                         f  sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[3]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.918     1.083    sfp_2_rx_rst_reset_sync_inst/CLK
    SLICE_X86Y198        FDPE                                         r  sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[3]/C
                         clock pessimism              0.000     1.083    
    SLICE_X86Y198        FDPE (Remov_EFF_SLICEL_C_PRE)
                                                      0.005     1.088    sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.088    
                         arrival time                           1.363    
  -------------------------------------------------------------------
                         slack                                  0.275    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  gt_rxusrclk2_1
  To Clock:  gt_rxusrclk2_1

Setup :            0  Failing Endpoints,  Worst Slack        4.169ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.900ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.169ns  (required time - arrival time)
  Source:                 sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_1/rx_fifo/s_rst_sync1_reg_reg/PRE
                            (recovery check against rising-edge clock gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_1 rise@6.400ns - gt_rxusrclk2_1 rise@0.000ns)
  Data Path Delay:        1.983ns  (logic 0.287ns (14.473%)  route 1.696ns (85.527%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.882ns = ( 8.282 - 6.400 ) 
    Source Clock Delay      (SCD):    2.173ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.776ns (routing 0.316ns, distribution 1.460ns)
  Clock Net Delay (Destination): 1.553ns (routing 0.283ns, distribution 1.270ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         1.776     2.173    sfp_2_rx_rst_reset_sync_inst/CLK
    SLICE_X86Y198        FDPE                                         r  sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y198        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.287 f  sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[3]/Q
                         net (fo=31, routed)          0.798     3.085    sfp_2_rx_rst_reset_sync_inst/Q[0]
    SLICE_X91Y201        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.173     3.258 f  sfp_2_rx_rst_reset_sync_inst/m_rst_sync1_reg_i_1/O
                         net (fo=6, routed)           0.898     4.156    core_inst/sys/eth_dma_1/rx_fifo/async_rst
    SLICE_X87Y190        FDPE                                         f  core_inst/sys/eth_dma_1/rx_fifo/s_rst_sync1_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         1.553     8.282    core_inst/sys/eth_dma_1/rx_fifo/CLK
    SLICE_X87Y190        FDPE                                         r  core_inst/sys/eth_dma_1/rx_fifo/s_rst_sync1_reg_reg/C
                         clock pessimism              0.160     8.442    
                         clock uncertainty           -0.035     8.407    
    SLICE_X87Y190        FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.082     8.325    core_inst/sys/eth_dma_1/rx_fifo/s_rst_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                          8.325    
                         arrival time                          -4.156    
  -------------------------------------------------------------------
                         slack                                  4.169    

Slack (MET) :             4.169ns  (required time - arrival time)
  Source:                 sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_1/rx_fifo/s_rst_sync2_reg_reg/PRE
                            (recovery check against rising-edge clock gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_1 rise@6.400ns - gt_rxusrclk2_1 rise@0.000ns)
  Data Path Delay:        1.983ns  (logic 0.287ns (14.473%)  route 1.696ns (85.527%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.882ns = ( 8.282 - 6.400 ) 
    Source Clock Delay      (SCD):    2.173ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.776ns (routing 0.316ns, distribution 1.460ns)
  Clock Net Delay (Destination): 1.553ns (routing 0.283ns, distribution 1.270ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         1.776     2.173    sfp_2_rx_rst_reset_sync_inst/CLK
    SLICE_X86Y198        FDPE                                         r  sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y198        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.287 f  sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[3]/Q
                         net (fo=31, routed)          0.798     3.085    sfp_2_rx_rst_reset_sync_inst/Q[0]
    SLICE_X91Y201        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.173     3.258 f  sfp_2_rx_rst_reset_sync_inst/m_rst_sync1_reg_i_1/O
                         net (fo=6, routed)           0.898     4.156    core_inst/sys/eth_dma_1/rx_fifo/async_rst
    SLICE_X87Y190        FDPE                                         f  core_inst/sys/eth_dma_1/rx_fifo/s_rst_sync2_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         1.553     8.282    core_inst/sys/eth_dma_1/rx_fifo/CLK
    SLICE_X87Y190        FDPE                                         r  core_inst/sys/eth_dma_1/rx_fifo/s_rst_sync2_reg_reg/C
                         clock pessimism              0.160     8.442    
                         clock uncertainty           -0.035     8.407    
    SLICE_X87Y190        FDPE (Recov_EFF2_SLICEL_C_PRE)
                                                     -0.082     8.325    core_inst/sys/eth_dma_1/rx_fifo/s_rst_sync2_reg_reg
  -------------------------------------------------------------------
                         required time                          8.325    
                         arrival time                          -4.156    
  -------------------------------------------------------------------
                         slack                                  4.169    

Slack (MET) :             4.169ns  (required time - arrival time)
  Source:                 sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_1/rx_fifo/s_rst_sync3_reg_reg/PRE
                            (recovery check against rising-edge clock gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_1 rise@6.400ns - gt_rxusrclk2_1 rise@0.000ns)
  Data Path Delay:        1.983ns  (logic 0.287ns (14.473%)  route 1.696ns (85.527%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.882ns = ( 8.282 - 6.400 ) 
    Source Clock Delay      (SCD):    2.173ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.776ns (routing 0.316ns, distribution 1.460ns)
  Clock Net Delay (Destination): 1.553ns (routing 0.283ns, distribution 1.270ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         1.776     2.173    sfp_2_rx_rst_reset_sync_inst/CLK
    SLICE_X86Y198        FDPE                                         r  sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y198        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.287 f  sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[3]/Q
                         net (fo=31, routed)          0.798     3.085    sfp_2_rx_rst_reset_sync_inst/Q[0]
    SLICE_X91Y201        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.173     3.258 f  sfp_2_rx_rst_reset_sync_inst/m_rst_sync1_reg_i_1/O
                         net (fo=6, routed)           0.898     4.156    core_inst/sys/eth_dma_1/rx_fifo/async_rst
    SLICE_X87Y190        FDPE                                         f  core_inst/sys/eth_dma_1/rx_fifo/s_rst_sync3_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         1.553     8.282    core_inst/sys/eth_dma_1/rx_fifo/CLK
    SLICE_X87Y190        FDPE                                         r  core_inst/sys/eth_dma_1/rx_fifo/s_rst_sync3_reg_reg/C
                         clock pessimism              0.160     8.442    
                         clock uncertainty           -0.035     8.407    
    SLICE_X87Y190        FDPE (Recov_FFF_SLICEL_C_PRE)
                                                     -0.082     8.325    core_inst/sys/eth_dma_1/rx_fifo/s_rst_sync3_reg_reg
  -------------------------------------------------------------------
                         required time                          8.325    
                         arrival time                          -4.156    
  -------------------------------------------------------------------
                         slack                                  4.169    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.900ns  (arrival time - required time)
  Source:                 sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_1/rx_fifo/s_rst_sync1_reg_reg/PRE
                            (removal check against rising-edge clock gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_1 rise@0.000ns - gt_rxusrclk2_1 rise@0.000ns)
  Data Path Delay:        0.972ns  (logic 0.113ns (11.626%)  route 0.859ns (88.374%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.076ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Net Delay (Source):      0.762ns (routing 0.163ns, distribution 0.599ns)
  Clock Net Delay (Destination): 0.911ns (routing 0.190ns, distribution 0.721ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.762     0.880    sfp_2_rx_rst_reset_sync_inst/CLK
    SLICE_X86Y198        FDPE                                         r  sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y198        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.929 f  sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[3]/Q
                         net (fo=31, routed)          0.405     1.334    sfp_2_rx_rst_reset_sync_inst/Q[0]
    SLICE_X91Y201        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.064     1.398 f  sfp_2_rx_rst_reset_sync_inst/m_rst_sync1_reg_i_1/O
                         net (fo=6, routed)           0.454     1.852    core_inst/sys/eth_dma_1/rx_fifo/async_rst
    SLICE_X87Y190        FDPE                                         f  core_inst/sys/eth_dma_1/rx_fifo/s_rst_sync1_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.911     1.076    core_inst/sys/eth_dma_1/rx_fifo/CLK
    SLICE_X87Y190        FDPE                                         r  core_inst/sys/eth_dma_1/rx_fifo/s_rst_sync1_reg_reg/C
                         clock pessimism             -0.129     0.947    
    SLICE_X87Y190        FDPE (Remov_EFF_SLICEL_C_PRE)
                                                      0.005     0.952    core_inst/sys/eth_dma_1/rx_fifo/s_rst_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.952    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.900    

Slack (MET) :             0.900ns  (arrival time - required time)
  Source:                 sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_1/rx_fifo/s_rst_sync2_reg_reg/PRE
                            (removal check against rising-edge clock gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_1 rise@0.000ns - gt_rxusrclk2_1 rise@0.000ns)
  Data Path Delay:        0.972ns  (logic 0.113ns (11.626%)  route 0.859ns (88.374%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.076ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Net Delay (Source):      0.762ns (routing 0.163ns, distribution 0.599ns)
  Clock Net Delay (Destination): 0.911ns (routing 0.190ns, distribution 0.721ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.762     0.880    sfp_2_rx_rst_reset_sync_inst/CLK
    SLICE_X86Y198        FDPE                                         r  sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y198        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.929 f  sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[3]/Q
                         net (fo=31, routed)          0.405     1.334    sfp_2_rx_rst_reset_sync_inst/Q[0]
    SLICE_X91Y201        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.064     1.398 f  sfp_2_rx_rst_reset_sync_inst/m_rst_sync1_reg_i_1/O
                         net (fo=6, routed)           0.454     1.852    core_inst/sys/eth_dma_1/rx_fifo/async_rst
    SLICE_X87Y190        FDPE                                         f  core_inst/sys/eth_dma_1/rx_fifo/s_rst_sync2_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.911     1.076    core_inst/sys/eth_dma_1/rx_fifo/CLK
    SLICE_X87Y190        FDPE                                         r  core_inst/sys/eth_dma_1/rx_fifo/s_rst_sync2_reg_reg/C
                         clock pessimism             -0.129     0.947    
    SLICE_X87Y190        FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                      0.005     0.952    core_inst/sys/eth_dma_1/rx_fifo/s_rst_sync2_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.952    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.900    

Slack (MET) :             0.900ns  (arrival time - required time)
  Source:                 sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_1/rx_fifo/s_rst_sync3_reg_reg/PRE
                            (removal check against rising-edge clock gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_1 rise@0.000ns - gt_rxusrclk2_1 rise@0.000ns)
  Data Path Delay:        0.972ns  (logic 0.113ns (11.626%)  route 0.859ns (88.374%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.076ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Net Delay (Source):      0.762ns (routing 0.163ns, distribution 0.599ns)
  Clock Net Delay (Destination): 0.911ns (routing 0.190ns, distribution 0.721ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.762     0.880    sfp_2_rx_rst_reset_sync_inst/CLK
    SLICE_X86Y198        FDPE                                         r  sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y198        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.929 f  sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[3]/Q
                         net (fo=31, routed)          0.405     1.334    sfp_2_rx_rst_reset_sync_inst/Q[0]
    SLICE_X91Y201        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.064     1.398 f  sfp_2_rx_rst_reset_sync_inst/m_rst_sync1_reg_i_1/O
                         net (fo=6, routed)           0.454     1.852    core_inst/sys/eth_dma_1/rx_fifo/async_rst
    SLICE_X87Y190        FDPE                                         f  core_inst/sys/eth_dma_1/rx_fifo/s_rst_sync3_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.911     1.076    core_inst/sys/eth_dma_1/rx_fifo/CLK
    SLICE_X87Y190        FDPE                                         r  core_inst/sys/eth_dma_1/rx_fifo/s_rst_sync3_reg_reg/C
                         clock pessimism             -0.129     0.947    
    SLICE_X87Y190        FDPE (Remov_FFF_SLICEL_C_PRE)
                                                      0.005     0.952    core_inst/sys/eth_dma_1/rx_fifo/s_rst_sync3_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.952    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.900    





