
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 2.63

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.30 source latency counter[2]$_SDFFE_PN0P_/CLK ^
  -0.31 target latency counter[6]$_SDFFE_PN0P_/CLK ^
   0.00 CRPR
--------------
  -0.01 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: div_counter[1]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    0.00    0.00    0.00    0.20 v rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 v input26/A (sky130_fd_sc_hd__clkbuf_2)
     6    0.02    0.08    0.13    0.33 v input26/X (sky130_fd_sc_hd__clkbuf_2)
                                         net26 (net)
                  0.08    0.00    0.33 v _341_/B1_N (sky130_fd_sc_hd__a21boi_0)
     1    0.00    0.04    0.13    0.46 v _341_/Y (sky130_fd_sc_hd__a21boi_0)
                                         _015_ (net)
                  0.04    0.00    0.46 v div_counter[1]$_SDFFE_PN0P_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.46   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
    13    0.04    0.13    0.20    0.31 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_1_1__leaf_clk (net)
                  0.13    0.00    0.31 ^ div_counter[1]$_SDFFE_PN0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.46   data arrival time
-----------------------------------------------------------------------------
                                  0.18   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: div_counter[14]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter[4]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
    13    0.04    0.12    0.19    0.30 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_1_0__leaf_clk (net)
                  0.12    0.00    0.30 ^ div_counter[14]$_SDFFE_PN0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.01    0.07    0.35    0.65 ^ div_counter[14]$_SDFFE_PN0P_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         div_counter[14] (net)
                  0.07    0.00    0.65 ^ _220_/A (sky130_fd_sc_hd__inv_1)
     2    0.01    0.05    0.06    0.72 v _220_/Y (sky130_fd_sc_hd__inv_1)
                                         _165_ (net)
                  0.05    0.00    0.72 v _381_/B (sky130_fd_sc_hd__ha_1)
     3    0.01    0.12    0.33    1.04 ^ _381_/SUM (sky130_fd_sc_hd__ha_1)
                                         _167_ (net)
                  0.12    0.00    1.04 ^ _234_/D (sky130_fd_sc_hd__nand4_2)
     4    0.02    0.15    0.17    1.21 v _234_/Y (sky130_fd_sc_hd__nand4_2)
                                         _025_ (net)
                  0.15    0.00    1.21 v _262_/A (sky130_fd_sc_hd__nor4_2)
     2    0.01    0.36    0.43    1.64 ^ _262_/Y (sky130_fd_sc_hd__nor4_2)
                                         _053_ (net)
                  0.36    0.00    1.64 ^ _263_/B1_N (sky130_fd_sc_hd__o21bai_1)
     1    0.01    0.24    0.22    1.86 ^ _263_/Y (sky130_fd_sc_hd__o21bai_1)
                                         _054_ (net)
                  0.24    0.00    1.86 ^ _264_/B1 (sky130_fd_sc_hd__a31oi_4)
     5    0.02    0.12    0.08    1.94 v _264_/Y (sky130_fd_sc_hd__a31oi_4)
                                         _055_ (net)
                  0.12    0.00    1.94 v _271_/A (sky130_fd_sc_hd__buf_6)
    10    0.03    0.04    0.17    2.11 v _271_/X (sky130_fd_sc_hd__buf_6)
                                         _062_ (net)
                  0.04    0.00    2.11 v _290_/B (sky130_fd_sc_hd__or3_1)
     1    0.00    0.07    0.34    2.45 v _290_/X (sky130_fd_sc_hd__or3_1)
                                         _077_ (net)
                  0.07    0.00    2.45 v _291_/A2 (sky130_fd_sc_hd__a21boi_0)
     1    0.00    0.13    0.16    2.61 ^ _291_/Y (sky130_fd_sc_hd__a21boi_0)
                                         _004_ (net)
                  0.13    0.00    2.61 ^ counter[4]$_SDFFE_PN0P_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.61   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.04    0.11    5.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.04    0.00    5.11 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
    13    0.04    0.12    0.19    5.30 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_1_0__leaf_clk (net)
                  0.12    0.00    5.30 ^ counter[4]$_SDFFE_PN0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    5.30   clock reconvergence pessimism
                         -0.06    5.24   library setup time
                                  5.24   data required time
-----------------------------------------------------------------------------
                                  5.24   data required time
                                 -2.61   data arrival time
-----------------------------------------------------------------------------
                                  2.63   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: div_counter[14]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter[4]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
    13    0.04    0.12    0.19    0.30 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_1_0__leaf_clk (net)
                  0.12    0.00    0.30 ^ div_counter[14]$_SDFFE_PN0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.01    0.07    0.35    0.65 ^ div_counter[14]$_SDFFE_PN0P_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         div_counter[14] (net)
                  0.07    0.00    0.65 ^ _220_/A (sky130_fd_sc_hd__inv_1)
     2    0.01    0.05    0.06    0.72 v _220_/Y (sky130_fd_sc_hd__inv_1)
                                         _165_ (net)
                  0.05    0.00    0.72 v _381_/B (sky130_fd_sc_hd__ha_1)
     3    0.01    0.12    0.33    1.04 ^ _381_/SUM (sky130_fd_sc_hd__ha_1)
                                         _167_ (net)
                  0.12    0.00    1.04 ^ _234_/D (sky130_fd_sc_hd__nand4_2)
     4    0.02    0.15    0.17    1.21 v _234_/Y (sky130_fd_sc_hd__nand4_2)
                                         _025_ (net)
                  0.15    0.00    1.21 v _262_/A (sky130_fd_sc_hd__nor4_2)
     2    0.01    0.36    0.43    1.64 ^ _262_/Y (sky130_fd_sc_hd__nor4_2)
                                         _053_ (net)
                  0.36    0.00    1.64 ^ _263_/B1_N (sky130_fd_sc_hd__o21bai_1)
     1    0.01    0.24    0.22    1.86 ^ _263_/Y (sky130_fd_sc_hd__o21bai_1)
                                         _054_ (net)
                  0.24    0.00    1.86 ^ _264_/B1 (sky130_fd_sc_hd__a31oi_4)
     5    0.02    0.12    0.08    1.94 v _264_/Y (sky130_fd_sc_hd__a31oi_4)
                                         _055_ (net)
                  0.12    0.00    1.94 v _271_/A (sky130_fd_sc_hd__buf_6)
    10    0.03    0.04    0.17    2.11 v _271_/X (sky130_fd_sc_hd__buf_6)
                                         _062_ (net)
                  0.04    0.00    2.11 v _290_/B (sky130_fd_sc_hd__or3_1)
     1    0.00    0.07    0.34    2.45 v _290_/X (sky130_fd_sc_hd__or3_1)
                                         _077_ (net)
                  0.07    0.00    2.45 v _291_/A2 (sky130_fd_sc_hd__a21boi_0)
     1    0.00    0.13    0.16    2.61 ^ _291_/Y (sky130_fd_sc_hd__a21boi_0)
                                         _004_ (net)
                  0.13    0.00    2.61 ^ counter[4]$_SDFFE_PN0P_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.61   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.04    0.11    5.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.04    0.00    5.11 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
    13    0.04    0.12    0.19    5.30 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_1_0__leaf_clk (net)
                  0.12    0.00    5.30 ^ counter[4]$_SDFFE_PN0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    5.30   clock reconvergence pessimism
                         -0.06    5.24   library setup time
                                  5.24   data required time
-----------------------------------------------------------------------------
                                  5.24   data required time
                                 -2.61   data arrival time
-----------------------------------------------------------------------------
                                  2.63   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
1.1255831718444824

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
1.487615942955017

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7566

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
0.02611164003610611

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
0.02930700220167637

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8910

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: div_counter[14]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter[4]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.19    0.30 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.00    0.30 ^ div_counter[14]$_SDFFE_PN0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.35    0.65 ^ div_counter[14]$_SDFFE_PN0P_/Q (sky130_fd_sc_hd__dfxtp_1)
   0.06    0.72 v _220_/Y (sky130_fd_sc_hd__inv_1)
   0.33    1.04 ^ _381_/SUM (sky130_fd_sc_hd__ha_1)
   0.17    1.21 v _234_/Y (sky130_fd_sc_hd__nand4_2)
   0.43    1.64 ^ _262_/Y (sky130_fd_sc_hd__nor4_2)
   0.22    1.86 ^ _263_/Y (sky130_fd_sc_hd__o21bai_1)
   0.08    1.94 v _264_/Y (sky130_fd_sc_hd__a31oi_4)
   0.17    2.11 v _271_/X (sky130_fd_sc_hd__buf_6)
   0.34    2.45 v _290_/X (sky130_fd_sc_hd__or3_1)
   0.16    2.61 ^ _291_/Y (sky130_fd_sc_hd__a21boi_0)
   0.00    2.61 ^ counter[4]$_SDFFE_PN0P_/D (sky130_fd_sc_hd__dfxtp_1)
           2.61   data arrival time

   5.00    5.00   clock core_clock (rise edge)
   0.00    5.00   clock source latency
   0.00    5.00 ^ clk (in)
   0.11    5.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.19    5.30 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.00    5.30 ^ counter[4]$_SDFFE_PN0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.00    5.30   clock reconvergence pessimism
  -0.06    5.24   library setup time
           5.24   data required time
---------------------------------------------------------
           5.24   data required time
          -2.61   data arrival time
---------------------------------------------------------
           2.63   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: counter[5]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter[7]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.19    0.30 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.00    0.30 ^ counter[5]$_SDFFE_PN0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.37    0.68 v counter[5]$_SDFFE_PN0P_/Q (sky130_fd_sc_hd__dfxtp_1)
   0.08    0.75 ^ _302_/Y (sky130_fd_sc_hd__nand2_1)
   0.06    0.81 v _306_/Y (sky130_fd_sc_hd__o41ai_1)
   0.00    0.81 v counter[7]$_SDFFE_PN0P_/D (sky130_fd_sc_hd__dfxtp_1)
           0.81   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.20    0.31 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.00    0.31 ^ counter[7]$_SDFFE_PN0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.00    0.31   clock reconvergence pessimism
  -0.03    0.28   library hold time
           0.28   data required time
---------------------------------------------------------
           0.28   data required time
          -0.81   data arrival time
---------------------------------------------------------
           0.53   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0.3028

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0.3124

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
2.6126

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
2.6278

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
100.581796

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.01e-04   2.70e-06   2.02e-10   2.04e-04  58.6%
Combinational          2.56e-05   3.19e-05   5.23e-10   5.75e-05  16.5%
Clock                  3.12e-05   5.57e-05   1.50e-11   8.69e-05  24.9%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.58e-04   9.03e-05   7.40e-10   3.49e-04 100.0%
                          74.1%      25.9%       0.0%
