{"vcs1":{"timestamp_begin":1700310179.125461840, "rt":12.85, "ut":8.66, "st":0.54}}
{"vcselab":{"timestamp_begin":1700310192.060772521, "rt":3.01, "ut":0.34, "st":0.16}}
{"link":{"timestamp_begin":1700310195.242520653, "rt":0.93, "ut":0.15, "st":0.22}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1700310178.383166097}
{"VCS_COMP_START_TIME": 1700310178.383166097}
{"VCS_COMP_END_TIME": 1700310640.463361817}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NCG +notimingchecks"}
{"vcs1": {"peak_mem": 370248}}
{"stitch_vcselab": {"peak_mem": 240016}}
