Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Wed Oct 03 22:47:36 2018
| Host         : DESKTOP-1MJ901N running 64-bit major release  (build 9200)
| Command      : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -rpx design_1_wrapper_methodology_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 22
+-----------+----------+-------------------------------------------------+------------+
| Rule      | Severity | Description                                     | Violations |
+-----------+----------+-------------------------------------------------+------------+
| PDRC-190  | Warning  | Suboptimally placed synchronized register chain | 2          |
| TIMING-18 | Warning  | Missing input or output delay                   | 20         |
+-----------+----------+-------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
PDRC-190#1 Warning
Suboptimally placed synchronized register chain  
The FDPE cell design_1_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg in site SLICE_X48Y101 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell design_1_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[1].arst_sync_inst/Q_reg_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#2 Warning
Suboptimally placed synchronized register chain  
The FDRE cell design_1_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0] in site SLICE_X47Y100 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell design_1_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].rd_rst_wr_inst/Q_reg_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An output delay is missing on tft_hsync relative to clock(s) clk_fpga_1 
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on tft_vga_b[0] relative to clock(s) clk_fpga_1 
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on tft_vga_b[1] relative to clock(s) clk_fpga_1 
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on tft_vga_b[2] relative to clock(s) clk_fpga_1 
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on tft_vga_b[3] relative to clock(s) clk_fpga_1 
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on tft_vga_b[4] relative to clock(s) clk_fpga_1 
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on tft_vga_b[5] relative to clock(s) clk_fpga_1 
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on tft_vga_g[0] relative to clock(s) clk_fpga_1 
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on tft_vga_g[1] relative to clock(s) clk_fpga_1 
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on tft_vga_g[2] relative to clock(s) clk_fpga_1 
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on tft_vga_g[3] relative to clock(s) clk_fpga_1 
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on tft_vga_g[4] relative to clock(s) clk_fpga_1 
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on tft_vga_g[5] relative to clock(s) clk_fpga_1 
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on tft_vga_r[0] relative to clock(s) clk_fpga_1 
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on tft_vga_r[1] relative to clock(s) clk_fpga_1 
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on tft_vga_r[2] relative to clock(s) clk_fpga_1 
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on tft_vga_r[3] relative to clock(s) clk_fpga_1 
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on tft_vga_r[4] relative to clock(s) clk_fpga_1 
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on tft_vga_r[5] relative to clock(s) clk_fpga_1 
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on tft_vsync relative to clock(s) clk_fpga_1 
Related violations: <none>


