!!!!    6    0    1  591688800   0000                                         

!    7407
!    Buffer/driver, hex,open-collector
!    revision A.01.00

combinatorial

! warning "Pull-ups are required on open-collector outputs."

vector cycle 2u
receive delay 1.9u

assign VCC       to pins 14
assign GND       to pins  7

assign E1_Input  to pins  1
assign E2_Input  to pins  3
assign E3_Input  to pins  5
assign E4_Input  to pins  9
assign E5_Input  to pins  11
assign E6_Input  to pins  13

assign E1_Output to pins  2
assign E2_Output to pins  4
assign E3_Output to pins  6
assign E4_Output to pins  8
assign E5_Output to pins  10
assign E6_Output to pins  12

power   VCC, GND

family  TTL

inputs   E1_Input,E2_Input,E3_Input,E4_Input,E5_Input,E6_Input
outputs  E1_Output,E2_Output,E3_Output,E4_Output,E5_Output,E6_Output

trace E1_output   to E1_input
trace E2_output   to E2_input
trace E3_output   to E3_input
trace E4_output   to E4_input
trace E5_output   to E5_input
trace E6_output   to E6_input

disable E1_output  with   E1_input    to    "1"
disable E2_output  with   E2_input    to    "1"
disable E3_output  with   E3_input    to    "1"
disable E4_output  with   E4_input    to    "1"
disable E5_output  with   E5_input    to    "1"
disable E6_output  with   E6_input    to    "1"

set load on groups  E1_Output, E2_Output, E3_Output  to pull up
set load on groups  E4_Output, E5_Output, E6_Output  to pull up

!***************************************************************************
!***************************************************************************

vector   E1_Input_0
     set  E1_Input to "0"
     set  E1_Output to "0"
end vector

vector   E1_Input_1
     set  E1_Input to "1"
     set  E1_Output to "1"
end vector

vector   E2_Input_0
     set  E2_Input to "0"
     set  E2_Output to "0"
end vector

vector   E2_Input_1
     set  E2_Input to "1"
     set  E2_Output to "1"
end vector

vector   E3_Input_0
     set  E3_Input to "0"
     set  E3_Output to "0"
end vector

vector   E3_Input_1
     set  E3_Input to "1"
     set  E3_Output to "1"
end vector

vector   E4_Input_0
     set  E4_Input to "0"
     set  E4_Output to "0"
end vector

vector   E4_Input_1
     set  E4_Input to "1"
     set  E4_Output to "1"
end vector

vector   E5_Input_0
     set  E5_Input to "0"
     set  E5_Output to "0"
end vector

vector   E5_Input_1
     set  E5_Input to "1"
     set  E5_Output to "1"
end vector

vector   E6_Input_0
     set  E6_Input to "0"
     set  E6_Output to "0"
end vector

vector   E6_Input_1
     set  E6_Input to "1"
     set  E6_Output to "1"
end vector

vector  Disable_All_Elements
   set E1_Input   to "1"
   set E2_Input   to "1"
   set E3_Input   to "1"
   set E4_Input   to "1"
   set E5_Input   to "1"
   set E6_Input   to "1"
end vector

vector E1_Input_1__Disable_Others
   initialize to Disable_All_Elements
   set E1_Input   to "1"
   set E1_Output  to "1"
end vector

vector E1_Input_0__Disable_Others
   initialize to Disable_All_Elements
   set E1_Input   to "0"
   set E1_Output  to "0"
end vector

vector E2_Input_1__Disable_Others
   initialize to Disable_All_Elements
   set E2_Input   to "1"
   set E2_Output  to "1"
end vector

vector E2_Input_0__Disable_Others
   initialize to Disable_All_Elements
   set E2_Input   to "0"
   set E2_Output  to "0"
end vector

vector E3_Input_1__Disable_Others
   initialize to Disable_All_Elements
   set E3_Input   to "1"
   set E3_Output  to "1"
end vector

vector E3_Input_0__Disable_Others
   initialize to Disable_All_Elements
   set E3_Input   to "0"
   set E3_Output  to "0"
end vector

vector E4_Input_1__Disable_Others
   initialize to Disable_All_Elements
   set E4_Input   to "1"
   set E4_Output  to "1"
end vector

vector E4_Input_0__Disable_Others
   initialize to Disable_All_Elements
   set E4_Input   to "0"
   set E4_Output  to "0"
end vector

vector E5_Input_1__Disable_Others
   initialize to Disable_All_Elements
   set E5_Input   to "1"
   set E5_Output  to "1"
end vector

vector E5_Input_0__Disable_Others
   initialize to Disable_All_Elements
   set E5_Input   to "0"
   set E5_Output  to "0"
end vector

vector E6_Input_1__Disable_Others
   initialize to Disable_All_Elements
   set E6_Input   to "1"
   set E6_Output  to "1"
end vector

vector E6_Input_0__Disable_Others
   initialize to Disable_All_Elements
   set E6_Input   to "0"
   set E6_Output  to "0"
end vector

!*****************************************************************************
!*****************************************************************************

!    Each element tested separately 2 times: ignore all other elements
!                                            disable all other elements
!  Test with other elements ignored

unit    "Element number 1"
     execute   E1_Input_0
     execute   E1_Input_1
end unit

unit    "Element number 2"
     execute   E2_Input_0
     execute   E2_Input_1
end unit

unit    "Element number 3"
     execute   E3_Input_0
     execute   E3_Input_1
end unit

unit    "Element number 4"
     execute   E4_Input_0
     execute   E4_Input_1
end unit

unit    "Element number 5"
     execute   E5_Input_0
     execute   E5_Input_1
end unit

unit    "Element number 6"
     execute   E6_Input_0
     execute   E6_Input_1
end unit

!  Test with other elements disabled

unit    "Element number 1__Disable_Others"
     execute   E1_Input_0__Disable_Others
     execute   E1_Input_1__Disable_Others
end unit

unit    "Element number 2__Disable_Others"
     execute   E2_Input_0__Disable_Others
     execute   E2_Input_1__Disable_Others
end unit

unit    "Element number 3__Disable_Others"
     execute   E3_Input_0__Disable_Others
     execute   E3_Input_1__Disable_Others
end unit

unit    "Element number 4__Disable_Others"
     execute   E4_Input_0__Disable_Others
     execute   E4_Input_1__Disable_Others
end unit

unit    "Element number 5__Disable_Others"
     execute   E5_Input_0__Disable_Others
     execute   E5_Input_1__Disable_Others
end unit

unit    "Element number 6__Disable_Others"
     execute   E6_Input_0__Disable_Others
     execute   E6_Input_1__Disable_Others
end unit

!    End of Test
