
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN"
 "http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
 <head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
  <title>[v2,1/3] mm/hugetlb: Simplify hugetlb unmap - Patchwork</title>
  <link rel="stylesheet" type="text/css" href="/static/css/style.css"/>
  <script type="text/javascript" src="/static/js/common.js"></script>
  <script type="text/javascript" src="/static/js/jquery-1.10.1.min.js"></script>

 </head>
 <body>
  <div id="title">
  <h1 style="float: left;">
     <a
      href="/">Patchwork</a>
    [v2,1/3] mm/hugetlb: Simplify hugetlb unmap</h1>
  <div id="auth">

     <a href="/user/login/">login</a>
     <br/>
     <a href="/register/">register</a>
     <br/>
     <a href="/mail/">mail settings</a>

   </div>
   <div style="clear: both;"></div>
  </div>
  <div id="nav">
   <div id="navleft">
   
    <strong>Project</strong>: LKML
     :
     <a href="/project/LKML/list/"
      >patches</a>
     :
     <a href="/project/LKML/"
      >project info</a>
    
     :
     <a href="/"
     >other projects</a>
     
    
   </div>
   <div id="navright">
    <a href="/help/about/">about</a>
   </div>
   <div style="clear: both"></div>
  </div>

  <div id="content">

<script language="JavaScript" type="text/javascript">
function toggle_headers(link_id, headers_id)
{
    var link = document.getElementById(link_id)
    var headers = document.getElementById(headers_id)

    var hidden = headers.style['display'] == 'none';

    if (hidden) {
        link.innerHTML = 'hide';
        headers.style['display'] = 'block';
    } else {
        link.innerHTML = 'show';
        headers.style['display'] = 'none';
    }

}
</script>

<table class="patchmeta">
 <tr>
  <th>Submitter</th>
  <td><a href="/project/LKML/list/?submitter=1141">Aneesh Kumar K.V</a></td>
 </tr>
 <tr>
  <th>Date</th>
  <td>June 3, 2016, 1:30 p.m.</td>
 </tr>
 <tr>
  <th>Message ID</th>
  <td>&lt;87bn3iwgau.fsf@skywalker.in.ibm.com&gt;</td>
 </tr>
 <tr>
  <th>Download</th>
  <td>
   <a href="/patch/9153053/mbox/"
   >mbox</a>
|
   <a href="/patch/9153053/raw/"
   >patch</a>

   </td>
 </tr>
 <tr>
  <th>Permalink</th>
  <td><a href="/patch/9153053/">/patch/9153053/</a>
 </tr>
  <tr>
   <th>State</th>
   <td>New</td>
  </tr>


 <tr>
  <th>Headers</th>
  <td><a id="togglepatchheaders"
   href="javascript:toggle_headers('togglepatchheaders', 'patchheaders')"
   >show</a>
   <div id="patchheaders" class="patchheaders" style="display:none;">
    <pre>Return-Path: &lt;linux-kernel-owner@kernel.org&gt;
Received: from mail.wl.linuxfoundation.org (pdx-wl-mail.web.codeaurora.org
	[172.30.200.125])
	by pdx-korg-patchwork.web.codeaurora.org (Postfix) with ESMTP id
	EBCD16072B for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Fri,  3 Jun 2016 13:31:01 +0000 (UTC)
Received: from mail.wl.linuxfoundation.org (localhost [127.0.0.1])
	by mail.wl.linuxfoundation.org (Postfix) with ESMTP id DCA35282EE
	for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Fri,  3 Jun 2016 13:31:01 +0000 (UTC)
Received: by mail.wl.linuxfoundation.org (Postfix, from userid 486)
	id D191528328; Fri,  3 Jun 2016 13:31:01 +0000 (UTC)
X-Spam-Checker-Version: SpamAssassin 3.3.1 (2010-03-16) on
	pdx-wl-mail.web.codeaurora.org
X-Spam-Level: 
X-Spam-Status: No, score=-6.9 required=2.0 tests=BAYES_00,RCVD_IN_DNSWL_HI
	autolearn=ham version=3.3.1
Received: from vger.kernel.org (vger.kernel.org [209.132.180.67])
	by mail.wl.linuxfoundation.org (Postfix) with ESMTP id B43AF282EE
	for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Fri,  3 Jun 2016 13:30:59 +0000 (UTC)
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
	id S932842AbcFCNaz (ORCPT
	&lt;rfc822;patchwork-LKML@patchwork.kernel.org&gt;);
	Fri, 3 Jun 2016 09:30:55 -0400
Received: from e37.co.us.ibm.com ([32.97.110.158]:57028 &quot;EHLO
	e37.co.us.ibm.com&quot; rhost-flags-OK-OK-OK-OK) by vger.kernel.org
	with ESMTP id S932335AbcFCNay (ORCPT
	&lt;rfc822;linux-kernel@vger.kernel.org&gt;);
	Fri, 3 Jun 2016 09:30:54 -0400
Received: from localhost
	by e37.co.us.ibm.com with IBM ESMTP SMTP Gateway: Authorized Use
	Only! Violators will be prosecuted
	for &lt;linux-kernel@vger.kernel.org&gt; from
	&lt;aneesh.kumar@linux.vnet.ibm.com&gt;; Fri, 3 Jun 2016 07:30:52 -0600
Received: from d03dlp03.boulder.ibm.com (9.17.202.179)
	by e37.co.us.ibm.com (192.168.1.137) with IBM ESMTP SMTP Gateway:
	Authorized Use Only! Violators will be prosecuted; 
	Fri, 3 Jun 2016 07:30:48 -0600
X-IBM-Helo: d03dlp03.boulder.ibm.com
X-IBM-MailFrom: aneesh.kumar@linux.vnet.ibm.com
X-IBM-RcptTo: mpe@ellerman.id.au; benh@kernel.crashing.org;
	linux-mm@kvack.org; akpm@linux-foundation.org;
	linuxppc-dev@lists.ozlabs.org; paulus@samba.org;
	linux-kernel@vger.kernel.org
Received: from b01cxnp22033.gho.pok.ibm.com (b01cxnp22033.gho.pok.ibm.com
	[9.57.198.23])
	by d03dlp03.boulder.ibm.com (Postfix) with ESMTP id 18D5619D8078;
	Fri,  3 Jun 2016 07:30:20 -0600 (MDT)
Received: from b01ledav002.gho.pok.ibm.com (b01ledav002.gho.pok.ibm.com
	[9.57.199.107])
	by b01cxnp22033.gho.pok.ibm.com (8.14.9/8.14.9/NCO v10.0) with ESMTP
	id u53DUbFG40894614; Fri, 3 Jun 2016 13:30:37 GMT
Received: from b01ledav002.gho.pok.ibm.com (unknown [127.0.0.1])
	by IMSVA (Postfix) with ESMTP id A1DAD12405E;
	Fri,  3 Jun 2016 09:30:37 -0400 (EDT)
Received: from skywalker.in.ibm.com (unknown [9.124.212.153])
	by b01ledav002.gho.pok.ibm.com (Postfix) with SMTP id A6F5912404C;
	Fri,  3 Jun 2016 09:30:35 -0400 (EDT)
Received: (nullmailer pid 10706 invoked by uid 1000);
	Fri, 03 Jun 2016 13:30:33 -0000
From: &quot;Aneesh Kumar K.V&quot; &lt;aneesh.kumar@linux.vnet.ibm.com&gt;
To: akpm@linux-foundation.org, benh@kernel.crashing.org,
	paulus@samba.org, mpe@ellerman.id.au
Cc: linux-mm@kvack.org, linux-kernel@vger.kernel.org,
	linuxppc-dev@lists.ozlabs.org
Subject: Re: [PATCH v2 1/3] mm/hugetlb: Simplify hugetlb unmap
In-Reply-To: &lt;1464959359-7543-1-git-send-email-aneesh.kumar@linux.vnet.ibm.com&gt;
References: &lt;1464959359-7543-1-git-send-email-aneesh.kumar@linux.vnet.ibm.com&gt;
User-Agent: Notmuch/0.21 (http://notmuchmail.org) Emacs/24.5.1
	(x86_64-pc-linux-gnu)
Date: Fri, 03 Jun 2016 19:00:33 +0530
Message-ID: &lt;87bn3iwgau.fsf@skywalker.in.ibm.com&gt;
MIME-Version: 1.0
Content-Type: text/plain
X-TM-AS-GCONF: 00
X-Content-Scanned: Fidelis XPS MAILER
x-cbid: 16060313-0025-0000-0000-00004171327C
X-IBM-AV-DETECTION: SAVI=unused REMOTE=unused XFE=unused
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: &lt;linux-kernel.vger.kernel.org&gt;
X-Mailing-List: linux-kernel@vger.kernel.org
X-Virus-Scanned: ClamAV using ClamSMTP
</pre>
   </div>
  </td>
 </tr>
</table>

<div class="patchforms">





 <div style="clear: both;">
 </div>
</div>



<h2>Comments</h2>

<div class="comment">
<div class="meta"><a href="/project/LKML/list/?submitter=1141">Aneesh Kumar K.V</a> - June 3, 2016, 1:30 p.m.</div>
<pre class="content">
Hi Andrew,

The updated version includes a build fix for [PATCH 2/3. I also dropped the
powerpc related changes from the series because that have dependencies
against other patches not yet merged upstream. I am adding the same
below for reference.

From 1f0975adfd3138f3709b2dec8771065ddc38de40 Mon Sep 17 00:00:00 2001
<span class="from">From: &quot;Aneesh Kumar K.V&quot; &lt;aneesh.kumar@linux.vnet.ibm.com&gt;</span>
Date: Tue, 10 May 2016 12:24:34 +0530
Subject: [PATCH 4/4] powerpc/mm/radix: Implement tlb mmu gather flush
 efficiently

Now that we track page size in mmu_gather, we can use address based
tlbie format when doing a tlb_flush(). We don&#39;t do this if we are
invalidating the full address space.
<span class="signed-off-by">
Signed-off-by: Aneesh Kumar K.V &lt;aneesh.kumar@linux.vnet.ibm.com&gt;</span>
---
 .../powerpc/include/asm/book3s/64/tlbflush-radix.h |  2 +
 arch/powerpc/mm/tlb-radix.c                        | 73 +++++++++++++++++++++-
 2 files changed, 74 insertions(+), 1 deletion(-)
</pre>
</div>



<h2>Patch</h2>
<div class="patch">
<pre class="content">
<span class="p_header">diff --git a/arch/powerpc/include/asm/book3s/64/tlbflush-radix.h b/arch/powerpc/include/asm/book3s/64/tlbflush-radix.h</span>
<span class="p_header">index 3fa94fcac628..862c8fa50268 100644</span>
<span class="p_header">--- a/arch/powerpc/include/asm/book3s/64/tlbflush-radix.h</span>
<span class="p_header">+++ b/arch/powerpc/include/asm/book3s/64/tlbflush-radix.h</span>
<span class="p_chunk">@@ -10,6 +10,8 @@</span> <span class="p_context"> static inline int mmu_get_ap(int psize)</span>
 	return mmu_psize_defs[psize].ap;
 }
 
<span class="p_add">+extern void radix__flush_tlb_range_psize(struct mm_struct *mm, unsigned long start,</span>
<span class="p_add">+					 unsigned long end, int psize);</span>
 extern void radix__flush_tlb_range(struct vm_area_struct *vma, unsigned long start,
 			    unsigned long end);
 extern void radix__flush_tlb_kernel_range(unsigned long start, unsigned long end);
<span class="p_header">diff --git a/arch/powerpc/mm/tlb-radix.c b/arch/powerpc/mm/tlb-radix.c</span>
<span class="p_header">index 231e3ed2e684..03e719ee6747 100644</span>
<span class="p_header">--- a/arch/powerpc/mm/tlb-radix.c</span>
<span class="p_header">+++ b/arch/powerpc/mm/tlb-radix.c</span>
<span class="p_chunk">@@ -279,9 +279,80 @@</span> <span class="p_context"> void radix__flush_tlb_range(struct vm_area_struct *vma, unsigned long start,</span>
 }
 EXPORT_SYMBOL(radix__flush_tlb_range);
 
<span class="p_add">+static int radix_get_mmu_psize(int page_size)</span>
<span class="p_add">+{</span>
<span class="p_add">+	int psize;</span>
<span class="p_add">+</span>
<span class="p_add">+	if (page_size == (1UL &lt;&lt; mmu_psize_defs[mmu_virtual_psize].shift))</span>
<span class="p_add">+		psize = mmu_virtual_psize;</span>
<span class="p_add">+	else if (page_size == (1UL &lt;&lt; mmu_psize_defs[MMU_PAGE_2M].shift))</span>
<span class="p_add">+		psize = MMU_PAGE_2M;</span>
<span class="p_add">+	else if (page_size == (1UL &lt;&lt; mmu_psize_defs[MMU_PAGE_1G].shift))</span>
<span class="p_add">+		psize = MMU_PAGE_1G;</span>
<span class="p_add">+	else</span>
<span class="p_add">+		return -1;</span>
<span class="p_add">+	return psize;</span>
<span class="p_add">+}</span>
 
 void radix__tlb_flush(struct mmu_gather *tlb)
 {
<span class="p_add">+	int psize = 0;</span>
 	struct mm_struct *mm = tlb-&gt;mm;
<span class="p_del">-	radix__flush_tlb_mm(mm);</span>
<span class="p_add">+	int page_size = tlb-&gt;page_size;</span>
<span class="p_add">+</span>
<span class="p_add">+	psize = radix_get_mmu_psize(page_size);</span>
<span class="p_add">+	/*</span>
<span class="p_add">+	 * if page size is not something we understand, do a full mm flush</span>
<span class="p_add">+	 */</span>
<span class="p_add">+	if (psize != -1 &amp;&amp; !tlb-&gt;fullmm &amp;&amp; !tlb-&gt;need_flush_all)</span>
<span class="p_add">+		radix__flush_tlb_range_psize(mm, tlb-&gt;start, tlb-&gt;end, psize);</span>
<span class="p_add">+	else</span>
<span class="p_add">+		radix__flush_tlb_mm(mm);</span>
<span class="p_add">+}</span>
<span class="p_add">+</span>
<span class="p_add">+#define TLB_FLUSH_ALL -1UL</span>
<span class="p_add">+/*</span>
<span class="p_add">+ * Number of pages above which we will do a bcast tlbie. Just a</span>
<span class="p_add">+ * number at this point copied from x86</span>
<span class="p_add">+ */</span>
<span class="p_add">+static unsigned long tlb_single_page_flush_ceiling __read_mostly = 33;</span>
<span class="p_add">+</span>
<span class="p_add">+void radix__flush_tlb_range_psize(struct mm_struct *mm, unsigned long start,</span>
<span class="p_add">+				  unsigned long end, int psize)</span>
<span class="p_add">+{</span>
<span class="p_add">+	unsigned long pid;</span>
<span class="p_add">+	unsigned long addr;</span>
<span class="p_add">+	int local = mm_is_core_local(mm);</span>
<span class="p_add">+	unsigned long ap = mmu_get_ap(psize);</span>
<span class="p_add">+	int lock_tlbie = !mmu_has_feature(MMU_FTR_LOCKLESS_TLBIE);</span>
<span class="p_add">+	unsigned long page_size = 1UL &lt;&lt; mmu_psize_defs[psize].shift;</span>
<span class="p_add">+</span>
<span class="p_add">+</span>
<span class="p_add">+	preempt_disable();</span>
<span class="p_add">+	pid = mm ? mm-&gt;context.id : 0;</span>
<span class="p_add">+	if (unlikely(pid == MMU_NO_CONTEXT))</span>
<span class="p_add">+		goto err_out;</span>
<span class="p_add">+</span>
<span class="p_add">+	if (end == TLB_FLUSH_ALL ||</span>
<span class="p_add">+	    (end - start) &gt; tlb_single_page_flush_ceiling * page_size) {</span>
<span class="p_add">+		if (local)</span>
<span class="p_add">+			_tlbiel_pid(pid, RIC_FLUSH_TLB);</span>
<span class="p_add">+		else</span>
<span class="p_add">+			_tlbie_pid(pid, RIC_FLUSH_TLB);</span>
<span class="p_add">+		goto err_out;</span>
<span class="p_add">+	}</span>
<span class="p_add">+	for (addr = start; addr &lt; end; addr += page_size) {</span>
<span class="p_add">+</span>
<span class="p_add">+		if (local)</span>
<span class="p_add">+			_tlbiel_va(addr, pid, ap, RIC_FLUSH_TLB);</span>
<span class="p_add">+		else {</span>
<span class="p_add">+			if (lock_tlbie)</span>
<span class="p_add">+				raw_spin_lock(&amp;native_tlbie_lock);</span>
<span class="p_add">+			_tlbie_va(addr, pid, ap, RIC_FLUSH_TLB);</span>
<span class="p_add">+			if (lock_tlbie)</span>
<span class="p_add">+				raw_spin_unlock(&amp;native_tlbie_lock);</span>
<span class="p_add">+		}</span>
<span class="p_add">+	}</span>
<span class="p_add">+err_out:</span>
<span class="p_add">+	preempt_enable();</span>
 }

</pre>
</div>




  </div>
  <div id="footer">
   <a href="http://jk.ozlabs.org/projects/patchwork/">patchwork</a>
   patch tracking system
  </div>
 </body>
</html>



