<def f='llvm/llvm/include/llvm/Support/MathExtras.h' l='397' ll='399' type='bool llvm::isIntN(unsigned int N, int64_t x)'/>
<doc f='llvm/llvm/include/llvm/Support/MathExtras.h' l='396'>/// Checks if an signed integer fits into the given (dynamic) bit width.</doc>
<use f='llvm/llvm/lib/IR/Constants.cpp' l='1287' u='c' c='_ZN4llvm11ConstantInt19isValueValidForTypeEPNS_4TypeEl'/>
<use f='llvm/llvm/lib/MC/MCObjectStreamer.cpp' l='201' u='c' c='_ZN4llvm16MCObjectStreamer13EmitValueImplEPKNS_6MCExprEjNS_5SMLocE'/>
<use f='llvm/llvm/lib/MC/MCParser/AsmParser.cpp' l='3045' u='c' c='_ZN12_GLOBAL__N_19AsmParser19parseDirectiveValueEN4llvm9StringRefEj'/>
<use f='llvm/llvm/lib/MC/MCParser/AsmParser.cpp' l='4670' u='c' c='_ZN12_GLOBAL__N_19AsmParser17parseDirectiveDCBEN4llvm9StringRefEj'/>
<use f='llvm/llvm/lib/MC/MCStreamer.cpp' l='141' u='c' c='_ZN4llvm10MCStreamer12EmitIntValueEmj'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='2574' u='c' c='_ZL22isExtendedBUILD_VECTORPN4llvm6SDNodeERNS_12SelectionDAGEb'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp' l='184' u='c' c='_ZNK4llvm16AArch64InstrInfo21isBranchOffsetInRangeEjl'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp' l='1340' u='c' c='_ZL16isSafeTruncationlj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='1493' u='c' c='_ZNK4llvm11SIInstrInfo21isBranchOffsetInRangeEjl'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='7220' u='c' c='_ZL22isExtendedBUILD_VECTORPN4llvm6SDNodeERNS_12SelectionDAGEb'/>
<use f='llvm/llvm/lib/Target/Hexagon/AsmParser/HexagonAsmParser.cpp' l='707' u='c' c='_ZN12_GLOBAL__N_116HexagonAsmParser20ParseDirectiveFalignEjN4llvm5SMLocE'/>
<use f='llvm/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonAsmBackend.cpp' l='444' u='c' c='_ZNK12_GLOBAL__N_117HexagonAsmBackend10applyFixupERKN4llvm11MCAssemblerERKNS1_7MCFixupERKNS1_7MCValueENS1_15MutableArrayRefIcEEmbPKNS1_15MCSubtargetInfoE'/>
<use f='llvm/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonAsmBackend.cpp' l='454' u='c' c='_ZNK12_GLOBAL__N_117HexagonAsmBackend10applyFixupERKN4llvm11MCAssemblerERKNS1_7MCFixupERKNS1_7MCValueENS1_15MutableArrayRefIcEEmbPKNS1_15MCSubtargetInfoE'/>
<use f='llvm/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonAsmBackend.cpp' l='466' u='c' c='_ZNK12_GLOBAL__N_117HexagonAsmBackend10applyFixupERKN4llvm11MCAssemblerERKNS1_7MCFixupERKNS1_7MCValueENS1_15MutableArrayRefIcEEmbPKNS1_15MCSubtargetInfoE'/>
<use f='llvm/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonAsmBackend.cpp' l='477' u='c' c='_ZNK12_GLOBAL__N_117HexagonAsmBackend10applyFixupERKN4llvm11MCAssemblerERKNS1_7MCFixupERKNS1_7MCValueENS1_15MutableArrayRefIcEEmbPKNS1_15MCSubtargetInfoE'/>
<use f='llvm/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonAsmBackend.cpp' l='489' u='c' c='_ZNK12_GLOBAL__N_117HexagonAsmBackend10applyFixupERKN4llvm11MCAssemblerERKNS1_7MCFixupERKNS1_7MCValueENS1_15MutableArrayRefIcEEmbPKNS1_15MCSubtargetInfoE'/>
<use f='llvm/llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp' l='1428' u='c' c='_ZNK12_GLOBAL__N_111MipsOperand22isMemWithPtrSizeOffsetEv'/>
<use f='llvm/llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp' l='1987' u='c' c='_ZN12_GLOBAL__N_113MipsAsmParser18processInstructionERN4llvm6MCInstENS1_5SMLocERNS1_10MCStreamerEPKNS1_15MCSubtargetInfoE'/>
<use f='llvm/llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp' l='2017' u='c' c='_ZN12_GLOBAL__N_113MipsAsmParser18processInstructionERN4llvm6MCInstENS1_5SMLocERNS1_10MCStreamerEPKNS1_15MCSubtargetInfoE'/>
<use f='llvm/llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp' l='2033' u='c' c='_ZN12_GLOBAL__N_113MipsAsmParser18processInstructionERN4llvm6MCInstENS1_5SMLocERNS1_10MCStreamerEPKNS1_15MCSubtargetInfoE'/>
<use f='llvm/llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp' l='2046' u='c' c='_ZN12_GLOBAL__N_113MipsAsmParser18processInstructionERN4llvm6MCInstENS1_5SMLocERNS1_10MCStreamerEPKNS1_15MCSubtargetInfoE'/>
<use f='llvm/llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp' l='2057' u='c' c='_ZN12_GLOBAL__N_113MipsAsmParser18processInstructionERN4llvm6MCInstENS1_5SMLocERNS1_10MCStreamerEPKNS1_15MCSubtargetInfoE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsSEFrameLowering.cpp' l='991' u='c' c='_ZNK4llvm19MipsSEFrameLowering20determineCalleeSavesERNS_15MachineFunctionERNS_9BitVectorEPNS_12RegScavengerE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsSEISelDAGToDAG.cpp' l='396' u='c' c='_ZNK4llvm18MipsSEDAGToDAGISel26selectAddrFrameIndexOffsetENS_7SDValueERS1_S2_jj'/>
<use f='llvm/llvm/lib/Target/Mips/MipsSERegisterInfo.cpp' l='351' u='c' c='_ZNK4llvm18MipsSERegisterInfo11eliminateFIENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjimlPNS_12RegScavengerE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsSERegisterInfo.cpp' l='408' u='c' c='_ZNK4llvm18MipsSERegisterInfo11eliminateFIENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjimlPNS_12RegScavengerE'/>
<use f='llvm/llvm/lib/Target/PowerPC/AsmParser/PPCAsmParser.cpp' l='1658' u='c' c='_ZN12_GLOBAL__N_112PPCAsmParser18ParseDirectiveWordEjN4llvm8AsmTokenE'/>
<use f='llvm/llvm/lib/Target/X86/MCTargetDesc/X86AsmBackend.cpp' l='121' u='c' c='_ZNK12_GLOBAL__N_113X86AsmBackend10applyFixupERKN4llvm11MCAssemblerERKNS1_7MCFixupERKNS1_7MCValueENS1_15MutableArrayRefIcEEmbPKNS1_15MCSubtargetInfoE'/>
<use f='llvm/llvm/lib/Transforms/Utils/SimplifyLibCalls.cpp' l='135' u='c' c='_ZL18convertStrToNumberPN4llvm8CallInstERNS_9StringRefEl'/>
<use f='llvm/llvm/unittests/Support/MathExtrasTest.cpp' l='134' u='c' c='_ZN12_GLOBAL__N_122MathExtras_isIntN_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/Support/MathExtrasTest.cpp' l='135' u='c' c='_ZN12_GLOBAL__N_122MathExtras_isIntN_Test8TestBodyEv'/>
