=====
SETUP
1.785
10.526
12.311
xtal_clk_ibuf
0.000
0.982
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_cpha_s0
2.343
2.801
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_s21
4.586
5.618
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_s18
6.422
7.244
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_s14
8.053
9.085
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_s12
9.427
10.526
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_0_s3
10.526
=====
SETUP
1.836
10.475
12.311
xtal_clk_ibuf
0.000
0.982
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_cpha_s0
2.343
2.801
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_s21
4.586
5.618
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_s18
6.422
7.244
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_5_s5
8.538
9.637
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n537_s12
9.653
10.475
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_2_s3
10.475
=====
SETUP
2.183
10.128
12.311
xtal_clk_ibuf
0.000
0.982
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_cpha_s0
2.343
2.801
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_s21
4.586
5.618
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_s18
6.422
7.244
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_s14
8.053
9.085
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n538_s13
9.096
10.128
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_1_s3
10.128
=====
SETUP
4.482
8.186
12.668
xtal_clk_ibuf
0.000
0.982
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_clksel_1_s0
2.343
2.801
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_s5
4.094
4.896
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_s4
5.314
6.375
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_2_s4
6.816
7.842
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_0_s3
8.186
=====
SETUP
4.482
8.186
12.668
xtal_clk_ibuf
0.000
0.982
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_clksel_1_s0
2.343
2.801
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_s5
4.094
4.896
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_s4
5.314
6.375
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_2_s4
6.816
7.842
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_1_s3
8.186
=====
SETUP
4.482
8.186
12.668
xtal_clk_ibuf
0.000
0.982
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_clksel_1_s0
2.343
2.801
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_s5
4.094
4.896
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_s4
5.314
6.375
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_2_s4
6.816
7.842
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_2_s3
8.186
=====
SETUP
4.539
7.773
12.311
xtal_clk_ibuf
0.000
0.982
cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
2.343
2.801
cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n95_s1
3.229
4.290
cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n77_s1
4.716
5.342
cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n150_s0
6.674
7.773
cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/rom_addr_7_s3
7.773
=====
SETUP
9.388
12.912
22.300
xtal_clk_ibuf
0.000
0.982
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_cpha_s0
2.343
2.801
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_s21
4.586
5.618
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_s18
6.422
7.244
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_5_s5
8.538
9.637
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_5_s3
10.787
11.412
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_3_s1
12.912
=====
SETUP
9.388
12.912
22.300
xtal_clk_ibuf
0.000
0.982
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_cpha_s0
2.343
2.801
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_s21
4.586
5.618
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_s18
6.422
7.244
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_5_s5
8.538
9.637
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_5_s3
10.787
11.412
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_4_s1
12.912
=====
SETUP
9.388
12.912
22.300
xtal_clk_ibuf
0.000
0.982
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_cpha_s0
2.343
2.801
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_s21
4.586
5.618
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_s18
6.422
7.244
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_5_s5
8.538
9.637
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_5_s3
10.787
11.412
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_5_s1
12.912
=====
SETUP
5.023
7.288
12.311
xtal_clk_ibuf
0.000
0.982
cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
2.343
2.801
cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n95_s1
3.229
4.290
cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n77_s1
4.716
5.342
cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n154_s0
6.189
7.288
cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/rom_addr_3_s3
7.288
=====
SETUP
5.023
7.288
12.311
xtal_clk_ibuf
0.000
0.982
cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
2.343
2.801
cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n95_s1
3.229
4.290
cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n77_s1
4.716
5.342
cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n153_s0
6.189
7.288
cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/rom_addr_4_s3
7.288
=====
SETUP
5.083
7.228
12.311
xtal_clk_ibuf
0.000
0.982
cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
2.343
2.801
cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n95_s1
3.229
4.290
cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n77_s1
4.716
5.342
cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n146_s0
6.196
7.228
cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/rom_addr_11_s3
7.228
=====
SETUP
5.083
7.228
12.311
xtal_clk_ibuf
0.000
0.982
cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
2.343
2.801
cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n95_s1
3.229
4.290
cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n77_s1
4.716
5.342
cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n145_s0
6.196
7.228
cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s3
7.228
=====
SETUP
10.172
12.127
22.300
xtal_clk_ibuf
0.000
0.982
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_cpha_s0
2.343
2.801
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_s21
4.586
5.618
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_s18
6.422
7.244
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_5_s5
8.538
9.637
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_5_s3
10.787
11.412
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_1_s1
12.127
=====
SETUP
10.172
12.127
22.300
xtal_clk_ibuf
0.000
0.982
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_cpha_s0
2.343
2.801
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_s21
4.586
5.618
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_s18
6.422
7.244
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_5_s5
8.538
9.637
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_5_s3
10.787
11.412
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_2_s1
12.127
=====
SETUP
10.455
11.489
21.943
xtal_clk_ibuf
0.000
0.982
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_cpha_s0
2.343
2.801
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_s21
4.586
5.618
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_s18
6.422
7.244
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_5_s5
8.538
9.637
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n615_s1
10.457
11.489
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_0_s1
11.489
=====
SETUP
10.547
11.753
22.300
xtal_clk_ibuf
0.000
0.982
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_cpha_s0
2.343
2.801
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_s21
4.586
5.618
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_s18
6.422
7.244
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_5_s5
8.538
9.637
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_5_s3
10.787
11.412
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_0_s1
11.753
=====
SETUP
5.440
6.871
12.311
xtal_clk_ibuf
0.000
0.982
cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
2.343
2.801
cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n95_s1
3.229
4.290
cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n77_s1
4.716
5.341
cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n151_s0
5.772
6.871
cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/rom_addr_6_s3
6.871
=====
SETUP
10.983
10.960
21.943
xtal_clk_ibuf
0.000
0.982
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_cpha_s0
2.343
2.801
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_s21
4.586
5.618
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_s18
6.422
7.244
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_5_s5
8.538
9.637
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n612_s1
10.138
10.960
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_3_s1
10.960
=====
SETUP
5.503
6.808
12.311
xtal_clk_ibuf
0.000
0.982
cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
2.343
2.801
cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n95_s1
3.229
4.290
cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n77_s1
4.716
5.341
cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n148_s0
5.776
6.808
cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/rom_addr_9_s3
6.808
=====
SETUP
5.503
6.808
12.311
xtal_clk_ibuf
0.000
0.982
cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
2.343
2.801
cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n95_s1
3.229
4.290
cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n77_s1
4.716
5.341
cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n147_s0
5.776
6.808
cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/rom_addr_10_s3
6.808
=====
SETUP
5.512
6.799
12.311
xtal_clk_ibuf
0.000
0.982
cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
2.343
2.801
cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n95_s1
3.229
4.290
cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n77_s1
4.716
5.342
cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n156_s0
6.173
6.799
cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/rom_addr_1_s3
6.799
=====
SETUP
5.512
6.799
12.311
xtal_clk_ibuf
0.000
0.982
cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
2.343
2.801
cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n95_s1
3.229
4.290
cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n77_s1
4.716
5.342
cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n155_s0
6.173
6.799
cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/rom_addr_2_s3
6.799
=====
SETUP
5.517
6.795
12.311
xtal_clk_ibuf
0.000
0.982
cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
2.343
2.801
cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n95_s1
3.229
4.290
cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n77_s1
4.716
5.342
cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n157_s0
6.169
6.795
cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/rom_addr_0_s3
6.795
=====
HOLD
0.708
2.518
1.811
xtal_clk_ibuf
0.000
0.844
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/read_wait_done_s5
1.811
2.144
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n225_s7
2.146
2.518
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/read_wait_done_s5
2.518
=====
HOLD
0.709
2.520
1.811
xtal_clk_ibuf
0.000
0.844
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_2_s1
1.811
2.144
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n613_s3
2.148
2.520
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_2_s1
2.520
=====
HOLD
0.709
2.520
1.811
xtal_clk_ibuf
0.000
0.844
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt_2_s0
1.811
2.144
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n477_s1
2.148
2.520
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt_2_s0
2.520
=====
HOLD
0.710
2.521
1.811
xtal_clk_ibuf
0.000
0.844
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SCLK_s1
1.811
2.144
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_s1
2.149
2.521
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SCLK_s1
2.521
=====
HOLD
0.711
2.522
1.811
xtal_clk_ibuf
0.000
0.844
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_0_s1
1.811
2.144
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n615_s1
2.150
2.522
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_0_s1
2.522
=====
HOLD
0.821
2.647
1.826
xtal_clk_ibuf
0.000
0.844
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/rx_latch_flag_s0
1.811
2.144
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rxdata_0_s0
2.647
=====
HOLD
0.821
2.647
1.826
xtal_clk_ibuf
0.000
0.844
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/rx_latch_flag_s0
1.811
2.144
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rxdata_6_s0
2.647
=====
HOLD
0.827
2.653
1.826
xtal_clk_ibuf
0.000
0.844
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/rx_latch_flag_s0
1.811
2.144
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rxdata_3_s0
2.653
=====
HOLD
0.827
2.653
1.826
xtal_clk_ibuf
0.000
0.844
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/rx_latch_flag_s0
1.811
2.144
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rxdata_4_s0
2.653
=====
HOLD
0.827
2.653
1.826
xtal_clk_ibuf
0.000
0.844
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/rx_latch_flag_s0
1.811
2.144
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rxdata_5_s0
2.653
=====
HOLD
0.827
2.653
1.826
xtal_clk_ibuf
0.000
0.844
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/rx_latch_flag_s0
1.811
2.144
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rxdata_7_s0
2.653
=====
HOLD
0.854
2.680
1.826
xtal_clk_ibuf
0.000
0.844
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rd_s0
1.811
2.144
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_DAT_O_5_s0
2.680
=====
HOLD
0.854
2.680
1.826
xtal_clk_ibuf
0.000
0.844
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rd_s0
1.811
2.144
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_DAT_O_6_s0
2.680
=====
HOLD
0.858
2.684
1.826
xtal_clk_ibuf
0.000
0.844
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rd_s0
1.811
2.144
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_DAT_O_1_s0
2.684
=====
HOLD
0.858
2.684
1.826
xtal_clk_ibuf
0.000
0.844
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rd_s0
1.811
2.144
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_DAT_O_2_s0
2.684
=====
HOLD
0.858
2.684
1.826
xtal_clk_ibuf
0.000
0.844
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rd_s0
1.811
2.144
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_DAT_O_8_s0
2.684
=====
HOLD
0.858
2.684
1.826
xtal_clk_ibuf
0.000
0.844
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rd_s0
1.811
2.144
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_DAT_O_9_s0
2.684
=====
HOLD
0.892
2.702
1.811
xtal_clk_ibuf
0.000
0.844
cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/se_out_s0
1.811
2.144
cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n214_s1
2.146
2.702
cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/se_out_s0
2.702
=====
HOLD
0.892
2.718
1.826
xtal_clk_ibuf
0.000
0.844
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rd_s0
1.811
2.144
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_DAT_O_0_s0
2.718
=====
HOLD
0.895
2.706
1.811
xtal_clk_ibuf
0.000
0.844
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_1_s1
1.811
2.144
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n614_s1
2.150
2.706
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_1_s1
2.706
=====
HOLD
0.937
2.747
1.811
xtal_clk_ibuf
0.000
0.844
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/latch_s_data_8_s0
1.811
2.144
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_itrdy_s0
2.747
=====
HOLD
0.940
2.751
1.811
xtal_clk_ibuf
0.000
0.844
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/rx_shift_data_5_s0
1.811
2.144
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n432_s0
2.379
2.751
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/rx_shift_data_4_s0
2.751
=====
HOLD
0.943
2.754
1.811
xtal_clk_ibuf
0.000
0.844
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/rx_shift_data_7_s0
1.811
2.144
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n430_s0
2.382
2.754
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/rx_shift_data_6_s0
2.754
=====
HOLD
0.943
2.754
1.811
xtal_clk_ibuf
0.000
0.844
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/latch_s_data_0_s0
1.811
2.144
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_ssmask_0_s0
2.754
=====
HOLD
0.943
2.754
1.811
xtal_clk_ibuf
0.000
0.844
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/latch_s_data_0_s0
1.811
2.144
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_txdata_0_s0
2.754
