Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Sat Apr 26 12:42:50 2025
| Host         : goodkook-VirtualBox running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_drc -file fir_wrapper_drc_opted.rpt -pb fir_wrapper_drc_opted.pb -rpx fir_wrapper_drc_opted.rpx
| Design       : fir_wrapper
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: fir_wrapper
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max checks: <unlimited>
             Checks found: 3
+----------+----------+-------------------------------------------------------------------+--------+
| Rule     | Severity | Description                                                       | Checks |
+----------+----------+-------------------------------------------------------------------+--------+
| CFGBVS-1 | Warning  | Missing CFGBVS and CONFIG_VOLTAGE Design Properties               | 1      |
| DPIP-1   | Warning  | Input pipelining                                                  | 1      |
| AVAL-4   | Advisory | enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND | 1      |
+----------+----------+-------------------------------------------------------------------+--------+

2. REPORT DETAILS
-----------------
CFGBVS-1#1 Warning
Missing CFGBVS and CONFIG_VOLTAGE Design Properties  
Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
Related violations: <none>

DPIP-1#1 Warning
Input pipelining  
DSP u_fir/grp_fir_Pipeline_MACC_LOOP_fu_59/mac_muladd_8ns_6ns_16ns_16_4_1_U3/fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U/_1_ input u_fir/grp_fir_Pipeline_MACC_LOOP_fu_59/mac_muladd_8ns_6ns_16ns_16_4_1_U3/fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U/_1_/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

AVAL-4#1 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
u_fir/grp_fir_Pipeline_MACC_LOOP_fu_59/mac_muladd_8ns_6ns_16ns_16_4_1_U3/fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U/_1_: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>


