module top  (y, clk, wire4, wire3, wire2, wire1, wire0);
  output wire [(32'h342):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(2'h3):(1'h0)] wire4;
  input wire signed [(4'he):(1'h0)] wire3;
  input wire signed [(5'h14):(1'h0)] wire2;
  input wire signed [(3'h7):(1'h0)] wire1;
  input wire [(2'h3):(1'h0)] wire0;
  wire [(5'h13):(1'h0)] wire134;
  wire [(5'h12):(1'h0)] wire133;
  wire signed [(4'hb):(1'h0)] wire132;
  wire [(5'h11):(1'h0)] wire131;
  wire [(4'h9):(1'h0)] wire130;
  wire signed [(3'h6):(1'h0)] wire129;
  wire [(3'h7):(1'h0)] wire116;
  wire [(5'h11):(1'h0)] wire115;
  wire signed [(4'hb):(1'h0)] wire96;
  wire signed [(3'h6):(1'h0)] wire32;
  wire [(5'h10):(1'h0)] wire31;
  wire signed [(5'h13):(1'h0)] wire30;
  wire [(5'h12):(1'h0)] wire28;
  wire [(4'he):(1'h0)] wire27;
  wire [(2'h3):(1'h0)] wire5;
  reg [(5'h15):(1'h0)] reg128 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg127 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg126 = (1'h0);
  reg [(4'hc):(1'h0)] reg125 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg124 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg123 = (1'h0);
  reg [(4'hd):(1'h0)] reg122 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg121 = (1'h0);
  reg [(3'h5):(1'h0)] reg120 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg119 = (1'h0);
  reg [(4'h9):(1'h0)] reg118 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg117 = (1'h0);
  reg [(5'h15):(1'h0)] reg114 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg113 = (1'h0);
  reg [(4'h8):(1'h0)] reg112 = (1'h0);
  reg [(3'h7):(1'h0)] reg111 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg110 = (1'h0);
  reg [(4'ha):(1'h0)] reg109 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg108 = (1'h0);
  reg [(5'h14):(1'h0)] reg107 = (1'h0);
  reg [(5'h15):(1'h0)] reg106 = (1'h0);
  reg [(5'h11):(1'h0)] reg105 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg104 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg103 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg102 = (1'h0);
  reg [(5'h13):(1'h0)] reg101 = (1'h0);
  reg [(4'h9):(1'h0)] reg100 = (1'h0);
  reg [(4'he):(1'h0)] reg99 = (1'h0);
  reg [(3'h5):(1'h0)] reg98 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg29 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg26 = (1'h0);
  reg [(4'hd):(1'h0)] reg25 = (1'h0);
  reg [(4'h9):(1'h0)] reg24 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg23 = (1'h0);
  reg [(2'h2):(1'h0)] reg22 = (1'h0);
  reg [(4'hc):(1'h0)] reg21 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg20 = (1'h0);
  reg [(5'h15):(1'h0)] reg19 = (1'h0);
  reg [(4'hd):(1'h0)] reg18 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg17 = (1'h0);
  reg [(5'h12):(1'h0)] reg16 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg15 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg14 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg13 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg12 = (1'h0);
  reg [(4'hb):(1'h0)] reg11 = (1'h0);
  reg [(5'h14):(1'h0)] reg10 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg9 = (1'h0);
  reg [(4'ha):(1'h0)] reg8 = (1'h0);
  reg [(3'h7):(1'h0)] reg7 = (1'h0);
  reg [(5'h13):(1'h0)] reg6 = (1'h0);
  assign y = {wire134,
                 wire133,
                 wire132,
                 wire131,
                 wire130,
                 wire129,
                 wire116,
                 wire115,
                 wire96,
                 wire32,
                 wire31,
                 wire30,
                 wire28,
                 wire27,
                 wire5,
                 reg128,
                 reg127,
                 reg126,
                 reg125,
                 reg124,
                 reg123,
                 reg122,
                 reg121,
                 reg120,
                 reg119,
                 reg118,
                 reg117,
                 reg114,
                 reg113,
                 reg112,
                 reg111,
                 reg110,
                 reg109,
                 reg108,
                 reg107,
                 reg106,
                 reg105,
                 reg104,
                 reg103,
                 reg102,
                 reg101,
                 reg100,
                 reg99,
                 reg98,
                 reg29,
                 reg26,
                 reg25,
                 reg24,
                 reg23,
                 reg22,
                 reg21,
                 reg20,
                 reg19,
                 reg18,
                 reg17,
                 reg16,
                 reg15,
                 reg14,
                 reg13,
                 reg12,
                 reg11,
                 reg10,
                 reg9,
                 reg8,
                 reg7,
                 reg6,
                 (1'h0)};
  assign wire5 = {({(((8'hbb) ? wire2 : wire2) * (~wire4)),
                         $signed((wire3 + wire3))} == {wire3})};
  always
    @(posedge clk) begin
      if (({$unsigned(($signed(wire1) >>> (wire4 ?
              (8'hb1) : wire0)))} == $signed(wire2)))
        begin
          reg6 <= ($signed($signed(wire1)) <<< (($unsigned((~^wire4)) <<< wire3) < wire1[(2'h2):(2'h2)]));
          reg7 <= {$signed(reg6)};
        end
      else
        begin
          if (wire1[(3'h7):(3'h5)])
            begin
              reg6 <= wire4;
              reg7 <= (~|wire3[(1'h0):(1'h0)]);
              reg8 <= $unsigned((wire0 ? (^~reg6) : wire3[(3'h7):(1'h1)]));
              reg9 <= wire4;
            end
          else
            begin
              reg6 <= (~&$signed((~reg9[(2'h2):(2'h2)])));
              reg7 <= reg7[(1'h1):(1'h1)];
              reg8 <= reg8;
              reg9 <= wire1[(3'h4):(2'h3)];
              reg10 <= (wire5 && $unsigned($signed(wire2[(5'h12):(5'h11)])));
            end
          reg11 <= reg7;
          reg12 <= ((((&$unsigned(wire3)) ?
              $unsigned(wire1) : (~(reg10 ?
                  wire3 : wire3))) || {(&$unsigned(wire3))}) < (reg8 ?
              (({reg8} ~^ (wire5 & reg9)) ?
                  reg6[(4'hc):(4'h8)] : ((reg7 << reg9) ?
                      {reg9} : (reg11 ~^ (8'hbc)))) : reg9));
          reg13 <= wire4[(1'h0):(1'h0)];
          if (reg8)
            begin
              reg14 <= reg11;
              reg15 <= {(|$signed({wire1[(3'h5):(1'h0)], (wire5 != reg10)}))};
              reg16 <= (~|$signed($unsigned(((reg8 ?
                  reg11 : (7'h42)) >>> (wire4 ~^ reg7)))));
            end
          else
            begin
              reg14 <= (((~^($signed((8'hb3)) >= (~|reg6))) >= $signed(reg7)) < reg9);
              reg15 <= $signed((8'ha4));
              reg16 <= reg14;
              reg17 <= {{(((~&(8'ha9)) ?
                          reg6 : reg9[(2'h2):(2'h2)]) <<< (reg11[(4'ha):(2'h2)] > (+reg16))),
                      (((wire3 ? reg16 : (8'ha7)) < (&reg16)) ?
                          reg8[(3'h7):(1'h0)] : wire2)}};
              reg18 <= reg7;
            end
        end
      reg19 <= ($unsigned((reg13[(1'h0):(1'h0)] ^~ $signed($unsigned(reg18)))) & ((~^((reg7 ^ (7'h43)) ?
          {(8'haf), wire0} : $signed(reg7))) ~^ (^~$signed((^reg7)))));
      reg20 <= $signed((&reg7[(3'h4):(2'h3)]));
      reg21 <= {{(($signed(reg20) != (wire5 ? wire2 : reg15)) ?
                  ($signed(wire1) * $signed(reg15)) : reg11),
              $unsigned($signed(((8'hbd) ? reg20 : reg13)))},
          $signed($signed(reg15))};
      if ({(reg6[(2'h3):(1'h0)] ?
              (reg21[(3'h4):(1'h1)] > $unsigned($signed(wire5))) : {$unsigned($signed((8'h9e))),
                  $unsigned((-reg16))}),
          ($unsigned(reg10[(4'hd):(1'h1)]) || reg11)})
        begin
          if ((reg7[(3'h6):(2'h3)] ?
              ((($signed(wire4) ?
                  reg8[(3'h7):(2'h2)] : (wire1 ?
                      reg9 : reg7)) >>> ((wire0 && reg7) + (reg12 ^~ wire0))) + (reg11 < ((&wire1) ?
                  (reg12 ? wire2 : wire2) : wire1))) : wire5))
            begin
              reg22 <= (~^{reg19,
                  $signed(((wire5 ? wire0 : reg7) ? (+wire1) : (8'hbc)))});
              reg23 <= (~|wire0);
              reg24 <= reg7;
              reg25 <= (reg13[(2'h2):(1'h1)] ?
                  ((($signed(reg11) ? (~&reg24) : reg9) ?
                      (wire4[(1'h1):(1'h1)] <= reg12) : wire1[(1'h1):(1'h0)]) >= ({(-reg17)} < reg13)) : $signed($signed((((8'ha9) ?
                          (8'ha1) : (8'ha2)) ?
                      (~wire1) : {reg24, (8'hb7)}))));
              reg26 <= ($signed((~&reg6[(5'h13):(3'h6)])) != (reg24[(1'h0):(1'h0)] ?
                  ($unsigned((+reg16)) << (^~(8'haf))) : (~reg20[(3'h7):(3'h4)])));
            end
          else
            begin
              reg22 <= (~&reg23);
              reg23 <= (((!$signed((^reg19))) ~^ $unsigned(((^(8'hb2)) <= (wire5 == reg10)))) <= $signed(((8'hb5) ~^ $signed((reg23 ?
                  reg15 : reg7)))));
              reg24 <= $signed($signed(wire5[(1'h1):(1'h1)]));
            end
        end
      else
        begin
          reg22 <= $unsigned($unsigned(reg26));
          reg23 <= $unsigned((|(-wire2[(3'h4):(1'h1)])));
          reg24 <= reg25;
          reg25 <= (~|(~(-(reg10 != $unsigned(reg14)))));
        end
    end
  assign wire27 = ($unsigned((reg7[(1'h1):(1'h1)] ?
                          ($signed(wire0) == (reg10 ?
                              (7'h43) : wire1)) : ((reg18 ?
                              reg12 : (8'hb7)) >= reg9[(3'h4):(1'h0)]))) ?
                      (wire1 != reg17) : $unsigned({$unsigned(wire0),
                          (reg6 | (reg21 >> reg17))}));
  assign wire28 = reg26;
  always
    @(posedge clk) begin
      reg29 <= $signed((|{$unsigned($signed(reg7))}));
    end
  assign wire30 = (~(-($signed(reg23[(3'h7):(3'h4)]) ?
                      (wire4 || $unsigned(reg9)) : {(^reg20), reg6})));
  assign wire31 = $signed($unsigned($signed(reg8)));
  assign wire32 = reg17;
  module33 #() modinst97 (.y(wire96), .wire36(reg10), .wire34(reg20), .wire35(reg29), .wire37(reg26), .clk(clk));
  always
    @(posedge clk) begin
      reg98 <= ({reg22, (wire27 - $unsigned($signed(reg19)))} ?
          (+(-$signed(((8'hac) >> reg24)))) : (^~(({(8'hb2),
              reg29} | (+reg10)) < ($unsigned(reg24) ?
              $signed(reg17) : (!reg16)))));
      if ($signed($signed(reg14)))
        begin
          reg99 <= ($signed($signed((|$signed((8'ha7))))) ?
              ((((reg29 != wire2) ? $unsigned(reg18) : (&wire0)) ?
                      ((reg8 >= (8'ha2)) ^ reg22) : ($signed(wire5) ^~ $unsigned(reg20))) ?
                  reg25 : (($unsigned(reg6) ?
                          $unsigned(reg15) : reg9[(1'h1):(1'h1)]) ?
                      ((+reg14) ?
                          (~|(8'ha1)) : (!reg12)) : $signed($unsigned(reg29)))) : ((reg20[(4'h9):(3'h4)] ?
                  reg8[(3'h6):(3'h5)] : reg19) ^ $signed($unsigned(wire3))));
          reg100 <= $signed(((wire1[(1'h0):(1'h0)] <<< $signed((reg8 <<< (8'ha8)))) ~^ reg99));
          if (reg21[(4'ha):(3'h4)])
            begin
              reg101 <= {$signed($unsigned((wire0 ? wire3 : $unsigned(reg25)))),
                  (~&($unsigned($signed(wire28)) ?
                      ((reg9 ?
                          reg17 : reg13) && $signed(reg12)) : $unsigned($unsigned(reg9))))};
              reg102 <= (^{(|$unsigned((~|reg7)))});
              reg103 <= $unsigned(reg15[(1'h1):(1'h1)]);
              reg104 <= $signed(($signed(((reg16 ? reg25 : reg26) ?
                      (wire27 ? reg16 : (8'h9c)) : $signed(reg24))) ?
                  reg20[(4'he):(3'h4)] : reg11));
              reg105 <= ($unsigned(reg24[(4'h8):(4'h8)]) ?
                  {reg17, (wire5 <= wire2)} : wire30[(5'h13):(4'h8)]);
            end
          else
            begin
              reg101 <= reg20[(4'ha):(4'h9)];
              reg102 <= ($unsigned($unsigned($signed((|wire30)))) ^~ {$signed((^~reg102)),
                  {reg102[(5'h12):(3'h5)],
                      ((wire31 ? reg24 : reg17) ?
                          (reg98 | reg99) : $unsigned(wire96))}});
              reg103 <= (|(~^reg105));
            end
        end
      else
        begin
          reg99 <= reg104[(1'h1):(1'h1)];
          reg100 <= $signed(reg11[(3'h4):(2'h2)]);
          if ($signed(reg103))
            begin
              reg101 <= (($unsigned((^~$unsigned((8'hb0)))) == reg24[(2'h2):(1'h0)]) | wire32[(1'h0):(1'h0)]);
            end
          else
            begin
              reg101 <= wire4[(2'h2):(1'h1)];
              reg102 <= $unsigned((~&$unsigned(reg23)));
              reg103 <= $signed($signed($unsigned(wire5)));
              reg104 <= $signed(((^reg16[(4'hb):(1'h1)]) ?
                  $signed(((reg23 ? (8'hac) : (8'ha8)) ?
                      $unsigned((8'hb0)) : $unsigned((8'ha4)))) : {reg11[(2'h2):(2'h2)]}));
              reg105 <= wire2[(4'ha):(1'h1)];
            end
          if ((reg9[(1'h0):(1'h0)] * $signed(reg104[(1'h0):(1'h0)])))
            begin
              reg106 <= $unsigned($unsigned(reg102));
              reg107 <= (-{{$signed($signed(reg29))},
                  $unsigned((reg23[(5'h15):(3'h4)] && wire2[(4'hc):(4'h9)]))});
              reg108 <= $unsigned($signed({$signed(wire5)}));
            end
          else
            begin
              reg106 <= ((-(reg23[(3'h6):(2'h2)] <<< $signed($unsigned((8'h9f))))) ?
                  reg18 : ($unsigned($signed(reg29)) || ($unsigned((+wire1)) ?
                      wire1 : $unsigned({reg101}))));
              reg107 <= $signed(($signed((((7'h41) && reg23) << reg19[(5'h14):(4'ha)])) || $signed((|(wire4 ?
                  reg29 : wire96)))));
              reg108 <= (8'hbc);
            end
          reg109 <= reg18[(4'h8):(3'h5)];
        end
      if (reg13)
        begin
          if (reg9[(1'h0):(1'h0)])
            begin
              reg110 <= (&(!$signed(wire31[(4'he):(2'h2)])));
            end
          else
            begin
              reg110 <= (8'hb4);
            end
          reg111 <= {((wire2[(2'h3):(2'h2)] <<< $signed(reg9)) & (!{$unsigned(reg15)}))};
          reg112 <= $signed((~|wire0[(1'h0):(1'h0)]));
          reg113 <= $signed((+reg12));
          reg114 <= $unsigned($unsigned(($signed($signed(reg14)) + {(-wire1),
              reg15})));
        end
      else
        begin
          if ($signed($signed($signed(((reg102 ?
              reg99 : reg9) * $unsigned((7'h42)))))))
            begin
              reg110 <= (!($signed((reg21 ?
                  ((8'h9c) ?
                      wire0 : reg98) : $unsigned(reg105))) > ($unsigned(reg14) | $unsigned((reg101 ?
                  reg9 : reg16)))));
              reg111 <= (reg101 > reg6[(4'ha):(1'h1)]);
              reg112 <= reg110;
            end
          else
            begin
              reg110 <= (reg22 ?
                  ((($signed(wire31) ?
                      (wire28 ? reg29 : wire27) : (wire1 ?
                          reg25 : reg107)) ~^ wire32) + (+(reg11 ^~ (reg103 & reg112)))) : (8'hb1));
              reg111 <= ((({(~&wire5)} ^~ (~|reg99)) != {reg13,
                  reg109[(4'ha):(4'h9)]}) == ((!reg106) >> (((reg6 <= reg17) ?
                  reg103[(1'h0):(1'h0)] : reg10[(3'h6):(2'h3)]) >> (-wire1[(3'h4):(1'h0)]))));
              reg112 <= {reg109[(3'h4):(2'h3)],
                  $unsigned(($signed(((8'hbd) ? reg9 : (8'hb6))) ?
                      reg17[(3'h5):(1'h0)] : $signed($signed(reg106))))};
            end
          reg113 <= $unsigned(reg11[(1'h1):(1'h1)]);
          reg114 <= ({reg109[(3'h5):(2'h2)]} ?
              ((reg18 ? $unsigned(wire31) : (8'hb2)) ?
                  (~^$unsigned($unsigned(wire5))) : $unsigned(($signed(reg29) ?
                      {(8'hba)} : {reg101}))) : (^$unsigned($signed((wire28 && wire4)))));
        end
    end
  assign wire115 = (8'hb1);
  assign wire116 = $signed(reg102[(2'h2):(1'h0)]);
  always
    @(posedge clk) begin
      reg117 <= reg106[(5'h14):(4'h9)];
      reg118 <= ($unsigned((-{$signed(reg111)})) ~^ reg9);
    end
  always
    @(posedge clk) begin
      reg119 <= reg7;
      reg120 <= (wire96 & reg112[(3'h4):(1'h0)]);
      reg121 <= reg22;
      reg122 <= ((|((^$signed(reg106)) ?
          reg8 : ((wire2 & reg19) ?
              reg114 : (8'hba)))) + {reg111[(3'h6):(2'h3)],
          ($unsigned(((8'hb8) || reg98)) > (reg24 > $signed(reg105)))});
      if (($signed({wire4, (8'haa)}) ?
          {(~$unsigned($unsigned(reg99))),
              reg102[(1'h1):(1'h1)]} : $unsigned((((&reg22) > reg26) ?
              (~&$unsigned(wire3)) : (!reg8)))))
        begin
          reg123 <= $unsigned($signed($signed(((wire31 || reg105) | (~wire32)))));
          reg124 <= {(({$unsigned(wire28)} ?
                      reg120[(3'h4):(2'h3)] : reg20[(1'h1):(1'h1)]) ?
                  reg15[(3'h6):(2'h2)] : reg9)};
        end
      else
        begin
          reg123 <= $signed($unsigned(reg103[(2'h3):(1'h0)]));
          reg124 <= $signed($signed(reg107));
          reg125 <= $signed((~|(((reg14 >= wire96) ?
                  reg105[(4'hb):(2'h2)] : (+reg21)) ?
              ((8'ha7) < $signed(reg102)) : {$unsigned(wire1)})));
          if ($signed(reg114))
            begin
              reg126 <= ($signed(reg24[(3'h4):(1'h0)]) == reg100);
              reg127 <= ($unsigned(($unsigned({reg20, wire3}) != ((wire2 ?
                      reg100 : reg98) ?
                  $unsigned(wire116) : reg109))) >>> (^~reg110));
              reg128 <= ((8'ha5) ?
                  reg10[(4'hb):(4'ha)] : $unsigned(((+(reg14 ?
                          reg110 : reg113)) ?
                      ((reg9 ? (8'h9e) : reg16) ~^ (+reg106)) : (reg19 ?
                          $unsigned(reg8) : reg109[(3'h5):(3'h4)]))));
            end
          else
            begin
              reg126 <= reg98;
              reg127 <= (((+$unsigned(reg108)) ?
                  {$signed({reg9, (8'ha8)}),
                      $unsigned((reg12 ?
                          wire115 : (7'h44)))} : (reg101[(5'h10):(5'h10)] ?
                      $signed(wire115) : $signed($signed(reg113)))) <<< reg127);
              reg128 <= reg23[(3'h6):(2'h3)];
            end
        end
    end
  assign wire129 = reg118;
  assign wire130 = (($unsigned(reg8[(2'h3):(2'h3)]) ?
                           (((reg114 <<< wire1) ^ reg23) ~^ $signed((reg18 ?
                               reg10 : reg6))) : (((reg103 ?
                                   reg121 : wire5) && reg110[(3'h6):(1'h1)]) ?
                               (8'h9c) : $signed((^wire3)))) ?
                       $signed(reg21) : $unsigned((wire0[(2'h3):(2'h2)] + ((reg8 ?
                           wire4 : reg11) >>> (reg22 <<< wire27)))));
  assign wire131 = (&$unsigned((|wire27[(3'h7):(3'h5)])));
  assign wire132 = {reg104[(1'h1):(1'h1)]};
  assign wire133 = $unsigned((($signed($unsigned(wire4)) <<< $signed((reg103 + wire129))) ?
                       (reg101 <<< reg20) : ((reg18 ~^ {(8'hbc), reg105}) ?
                           $signed($unsigned((8'h9c))) : ((-reg99) | $unsigned((8'hb7))))));
  assign wire134 = (8'hb7);
endmodule

module module33
#(parameter param94 = (!(~&((((8'hb2) ? (8'hb4) : (8'hac)) - ((7'h40) ~^ (8'ha9))) >= (((8'hac) ? (8'hb0) : (8'hb2)) ? {(8'ha6), (8'haa)} : ((8'hac) <<< (8'ha6)))))), 
parameter param95 = (!{(((!param94) ? ((8'hb5) ? param94 : param94) : param94) <= {(~param94)}), (param94 ? (param94 - param94) : (^param94))}))
(y, clk, wire37, wire36, wire35, wire34);
  output wire [(32'h5d):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(5'h11):(1'h0)] wire37;
  input wire signed [(5'h14):(1'h0)] wire36;
  input wire [(5'h13):(1'h0)] wire35;
  input wire [(5'h13):(1'h0)] wire34;
  wire [(4'hc):(1'h0)] wire89;
  wire signed [(4'hf):(1'h0)] wire88;
  wire signed [(4'hc):(1'h0)] wire86;
  reg [(4'h9):(1'h0)] reg93 = (1'h0);
  reg [(4'ha):(1'h0)] reg92 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg91 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg90 = (1'h0);
  assign y = {wire89, wire88, wire86, reg93, reg92, reg91, reg90, (1'h0)};
  module38 #() modinst87 (wire86, clk, wire34, wire35, wire37, wire36, (8'hac));
  assign wire88 = ($signed(($signed(wire36[(3'h5):(1'h1)]) ?
                          (~&wire86) : ($unsigned(wire34) >>> wire35[(3'h5):(2'h2)]))) ?
                      $unsigned({$unsigned($unsigned(wire36)),
                          ((wire35 == wire36) << {wire34, wire37})}) : wire35);
  assign wire89 = wire37;
  always
    @(posedge clk) begin
      reg90 <= (wire89 ?
          ($unsigned(wire35[(3'h5):(1'h0)]) && {((wire34 ?
                  wire34 : wire88) <= wire35)}) : (^$signed({{wire35},
              wire35})));
      reg91 <= $signed(wire34);
      reg92 <= $signed($unsigned(reg90));
      reg93 <= (~&$signed($unsigned((reg90[(5'h10):(2'h3)] ?
          reg91 : (reg90 ? wire34 : wire89)))));
    end
endmodule

module module38
#(parameter param85 = ({(8'hbd), {(((8'hbf) ^~ (8'h9d)) ? {(8'ha3), (8'hb5)} : (-(8'h9e)))}} ? {((!(~(8'hb2))) ? {((7'h41) ^ (8'ha4))} : (~((8'hae) + (8'h9d))))} : (^((-((8'hae) < (8'hb0))) ^~ (~|{(8'hbe)})))))
(y, clk, wire43, wire42, wire41, wire40, wire39);
  output wire [(32'h205):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(5'h13):(1'h0)] wire43;
  input wire [(5'h13):(1'h0)] wire42;
  input wire [(4'ha):(1'h0)] wire41;
  input wire [(5'h14):(1'h0)] wire40;
  input wire signed [(2'h3):(1'h0)] wire39;
  wire [(4'hb):(1'h0)] wire84;
  wire signed [(4'ha):(1'h0)] wire83;
  wire [(4'hf):(1'h0)] wire82;
  wire [(4'h8):(1'h0)] wire81;
  wire [(5'h15):(1'h0)] wire80;
  wire [(5'h15):(1'h0)] wire79;
  wire [(5'h14):(1'h0)] wire78;
  wire signed [(5'h13):(1'h0)] wire77;
  wire signed [(3'h5):(1'h0)] wire76;
  wire [(4'hd):(1'h0)] wire52;
  wire signed [(5'h12):(1'h0)] wire51;
  wire [(4'h9):(1'h0)] wire50;
  wire [(4'hc):(1'h0)] wire49;
  wire signed [(4'h9):(1'h0)] wire48;
  wire signed [(5'h10):(1'h0)] wire47;
  wire [(5'h15):(1'h0)] wire46;
  wire signed [(2'h3):(1'h0)] wire45;
  wire signed [(4'hc):(1'h0)] wire44;
  reg [(3'h7):(1'h0)] reg75 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg74 = (1'h0);
  reg [(5'h12):(1'h0)] reg73 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg72 = (1'h0);
  reg [(4'ha):(1'h0)] reg71 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg70 = (1'h0);
  reg signed [(4'he):(1'h0)] reg69 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg68 = (1'h0);
  reg [(5'h10):(1'h0)] reg67 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg66 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg65 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg64 = (1'h0);
  reg [(5'h12):(1'h0)] reg63 = (1'h0);
  reg signed [(4'he):(1'h0)] reg62 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg61 = (1'h0);
  reg [(4'ha):(1'h0)] reg60 = (1'h0);
  reg [(4'h9):(1'h0)] reg59 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg58 = (1'h0);
  reg [(5'h10):(1'h0)] reg57 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg56 = (1'h0);
  reg [(5'h13):(1'h0)] reg55 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg54 = (1'h0);
  reg [(3'h7):(1'h0)] reg53 = (1'h0);
  assign y = {wire84,
                 wire83,
                 wire82,
                 wire81,
                 wire80,
                 wire79,
                 wire78,
                 wire77,
                 wire76,
                 wire52,
                 wire51,
                 wire50,
                 wire49,
                 wire48,
                 wire47,
                 wire46,
                 wire45,
                 wire44,
                 reg75,
                 reg74,
                 reg73,
                 reg72,
                 reg71,
                 reg70,
                 reg69,
                 reg68,
                 reg67,
                 reg66,
                 reg65,
                 reg64,
                 reg63,
                 reg62,
                 reg61,
                 reg60,
                 reg59,
                 reg58,
                 reg57,
                 reg56,
                 reg55,
                 reg54,
                 reg53,
                 (1'h0)};
  assign wire44 = $unsigned(((wire39[(2'h2):(1'h1)] ?
                          $signed($unsigned(wire40)) : ((^wire41) ?
                              wire39 : (8'hbb))) ?
                      (wire40 - ($signed(wire41) * $unsigned(wire42))) : wire39));
  assign wire45 = (~(8'hac));
  assign wire46 = wire40[(4'hb):(1'h1)];
  assign wire47 = (|{($unsigned((wire39 ^ (8'ha7))) << wire41[(3'h5):(1'h0)]),
                      $unsigned(($unsigned(wire41) + (wire46 ?
                          wire45 : wire46)))});
  assign wire48 = wire46[(4'hd):(4'h8)];
  assign wire49 = $unsigned(wire40);
  assign wire50 = $unsigned((~|$signed({(wire49 ? wire49 : wire46),
                      (wire46 ? wire40 : wire44)})));
  assign wire51 = {{wire41, $unsigned($signed($unsigned(wire48)))}};
  assign wire52 = $signed(({((wire41 || (8'hb9)) && $unsigned(wire42)),
                          wire40} ?
                      (($unsigned((8'h9f)) * {wire47}) - wire45) : (&wire46[(4'hf):(4'h9)])));
  always
    @(posedge clk) begin
      if (wire50)
        begin
          reg53 <= (((7'h40) <= ((wire43 < $unsigned(wire45)) ^~ $signed(wire42))) >>> wire48);
          reg54 <= ((&(+$signed({wire41, wire42}))) <= wire47[(3'h4):(1'h0)]);
          reg55 <= wire45;
        end
      else
        begin
          if ((wire51 ?
              (~^(!((wire48 > wire43) ?
                  (^~wire43) : (wire43 >> (8'haf))))) : wire50))
            begin
              reg53 <= {wire49, wire50};
            end
          else
            begin
              reg53 <= $unsigned(wire42);
              reg54 <= ((~^({$signed(wire43), (reg55 - wire51)} ?
                  (^$unsigned((8'hb1))) : $signed(wire41[(2'h3):(2'h2)]))) >= $unsigned({reg55[(4'h8):(1'h0)],
                  $unsigned(wire51)}));
              reg55 <= $signed(reg54[(3'h5):(2'h2)]);
              reg56 <= $signed($unsigned(wire47));
            end
          if ($unsigned((+(($unsigned((8'ha8)) ?
                  (|wire49) : $unsigned((8'ha5))) ?
              $unsigned($unsigned(wire45)) : ((wire45 > wire51) == reg55)))))
            begin
              reg57 <= $unsigned((wire41[(1'h1):(1'h1)] == wire40));
            end
          else
            begin
              reg57 <= wire51[(4'ha):(3'h6)];
              reg58 <= (wire45[(2'h2):(1'h0)] ~^ (({wire49} ?
                  $unsigned((wire40 ? reg54 : reg53)) : $unsigned(((8'ha3) ?
                      wire51 : (8'hbf)))) >> reg55));
              reg59 <= (wire47[(4'h8):(3'h7)] ~^ {($unsigned(wire47[(2'h3):(1'h1)]) ?
                      $signed((wire42 > wire47)) : wire46)});
              reg60 <= wire42[(1'h1):(1'h0)];
              reg61 <= {{((~^wire48) ?
                          wire41 : (+(reg59 ? (8'h9d) : (8'ha6))))}};
            end
          if ($signed(wire40[(5'h11):(5'h10)]))
            begin
              reg62 <= $signed(reg59);
              reg63 <= $signed((~reg59[(4'h9):(2'h3)]));
              reg64 <= ((wire43 ?
                      $signed(($signed(wire43) + (~|wire48))) : (~$unsigned(((8'hbb) - reg56)))) ?
                  wire41 : $signed(wire48[(3'h7):(3'h6)]));
              reg65 <= wire45;
              reg66 <= {(!$signed($signed(reg55))), wire43};
            end
          else
            begin
              reg62 <= (+($signed({(wire40 ? (8'hb5) : (8'ha6))}) ?
                  (!{wire42[(2'h2):(1'h1)]}) : $unsigned(($unsigned(wire47) ^ $unsigned(reg56)))));
              reg63 <= (~&(-wire46[(4'hd):(1'h0)]));
              reg64 <= reg61[(4'hd):(4'h9)];
            end
          if (wire49[(1'h1):(1'h1)])
            begin
              reg67 <= (wire50[(4'h9):(3'h7)] ?
                  ((reg65[(4'h8):(4'h8)] ?
                      (8'hb9) : reg66[(3'h6):(3'h4)]) == reg60[(4'ha):(4'h8)]) : $signed((wire45 > reg56)));
            end
          else
            begin
              reg67 <= (wire41 ?
                  ((({wire43} ?
                      $unsigned(wire41) : $signed(wire48)) || $signed($signed(wire42))) <<< $signed($unsigned((~^reg53)))) : ($signed((reg62[(4'hd):(4'h8)] ?
                          reg67[(4'he):(1'h1)] : (reg65 ? reg64 : (8'h9c)))) ?
                      ($signed(((8'hb5) >> reg62)) ?
                          $signed(((7'h42) ?
                              reg67 : wire44)) : $signed(reg59[(3'h4):(2'h3)])) : $signed(wire41)));
              reg68 <= (((reg61 < reg59) && (($signed(reg60) ?
                  $unsigned(reg64) : (reg63 ?
                      wire43 : (8'hab))) ^~ reg67[(1'h1):(1'h0)])) != wire49);
              reg69 <= wire49;
              reg70 <= wire50[(2'h2):(1'h1)];
              reg71 <= reg64;
            end
        end
      reg72 <= wire40;
      reg73 <= (+(|reg70));
      reg74 <= (($unsigned(((reg55 ? wire40 : reg69) ?
              $unsigned(wire50) : (~reg64))) != ($unsigned((reg62 | wire44)) <<< reg65)) ?
          {$signed(wire47[(4'hd):(4'ha)])} : (-{(~$unsigned(wire44))}));
      reg75 <= (-$unsigned(wire50));
    end
  assign wire76 = $signed(reg74[(1'h1):(1'h1)]);
  assign wire77 = reg54;
  assign wire78 = {$unsigned((reg63[(3'h7):(3'h5)] ?
                          $signed($signed(reg62)) : $signed($unsigned(reg57))))};
  assign wire79 = $signed({$unsigned(wire42[(4'h9):(4'h9)]),
                      ($signed($signed(reg65)) ?
                          ((reg69 <= reg72) ^ wire48) : (^(reg54 * reg75)))});
  assign wire80 = ($signed($unsigned(reg57)) ?
                      ($unsigned($unsigned($unsigned(reg70))) ?
                          $signed($signed((wire76 == wire47))) : {$unsigned((-wire79)),
                              reg58}) : {$signed(wire45[(2'h2):(1'h0)])});
  assign wire81 = $unsigned((reg57[(2'h3):(1'h0)] ?
                      (reg59[(1'h1):(1'h0)] ?
                          (&((8'hb3) ?
                              (8'ha6) : wire44)) : $unsigned($signed((8'hb5)))) : $unsigned(wire50[(4'h9):(3'h4)])));
  assign wire82 = wire39[(1'h1):(1'h1)];
  assign wire83 = $unsigned(wire41[(4'ha):(1'h1)]);
  assign wire84 = $unsigned((reg74 ? wire83 : $signed((^reg56))));
endmodule
