# 1 "../arch/arm64/boot/dts/qcom/apq8039-t2.dts"
# 1 "<built-in>" 1
# 1 "<built-in>" 3






# 1 "<command line>" 1
# 1 "<built-in>" 2
# 1 "../arch/arm64/boot/dts/qcom/apq8039-t2.dts" 2







/dts-v1/;

# 1 "../arch/arm64/boot/dts/qcom/msm8939.dtsi" 1






# 1 "../scripts/dtc/include-prefixes/dt-bindings/clock/qcom,gcc-msm8939.h" 1
# 8 "../arch/arm64/boot/dts/qcom/msm8939.dtsi" 2
# 1 "../scripts/dtc/include-prefixes/dt-bindings/clock/qcom,rpmcc.h" 1
# 9 "../arch/arm64/boot/dts/qcom/msm8939.dtsi" 2
# 1 "../scripts/dtc/include-prefixes/dt-bindings/interconnect/qcom,msm8939.h" 1
# 10 "../arch/arm64/boot/dts/qcom/msm8939.dtsi" 2
# 1 "../scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1








# 1 "../scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 10 "../scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 2
# 11 "../arch/arm64/boot/dts/qcom/msm8939.dtsi" 2
# 1 "../scripts/dtc/include-prefixes/dt-bindings/power/qcom-rpmpd.h" 1
# 12 "../arch/arm64/boot/dts/qcom/msm8939.dtsi" 2
# 1 "../scripts/dtc/include-prefixes/dt-bindings/reset/qcom,gcc-msm8939.h" 1
# 13 "../arch/arm64/boot/dts/qcom/msm8939.dtsi" 2
# 1 "../scripts/dtc/include-prefixes/dt-bindings/thermal/thermal.h" 1
# 14 "../arch/arm64/boot/dts/qcom/msm8939.dtsi" 2

/ {
 interrupt-parent = <&intc>;






 #address-cells = <2>;
 #size-cells = <2>;

 clocks {
  xo_board: xo-board {
   compatible = "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <19200000>;
  };

  sleep_clk: sleep-clk {
   compatible = "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <32768>;
  };
 };

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;

  CPU0: cpu@100 {
   compatible = "arm,cortex-a53";
   device_type = "cpu";
   enable-method = "spin-table";
   reg = <0x100>;
   next-level-cache = <&L2_1>;
   qcom,acc = <&acc0>;
   qcom,saw = <&saw0>;
   cpu-idle-states = <&CPU_SLEEP_0>;
   clocks = <&apcs1_mbox>;
   #cooling-cells = <2>;
   L2_1: l2-cache {
    compatible = "cache";
    cache-level = <2>;
    cache-unified;
   };
  };

  CPU1: cpu@101 {
   compatible = "arm,cortex-a53";
   device_type = "cpu";
   enable-method = "spin-table";
   reg = <0x101>;
   next-level-cache = <&L2_1>;
   qcom,acc = <&acc1>;
   qcom,saw = <&saw1>;
   cpu-idle-states = <&CPU_SLEEP_0>;
   clocks = <&apcs1_mbox>;
   #cooling-cells = <2>;
  };

  CPU2: cpu@102 {
   compatible = "arm,cortex-a53";
   device_type = "cpu";
   enable-method = "spin-table";
   reg = <0x102>;
   next-level-cache = <&L2_1>;
   qcom,acc = <&acc2>;
   qcom,saw = <&saw2>;
   cpu-idle-states = <&CPU_SLEEP_0>;
   clocks = <&apcs1_mbox>;
   #cooling-cells = <2>;
  };

  CPU3: cpu@103 {
   compatible = "arm,cortex-a53";
   device_type = "cpu";
   enable-method = "spin-table";
   reg = <0x103>;
   next-level-cache = <&L2_1>;
   qcom,acc = <&acc3>;
   qcom,saw = <&saw3>;
   cpu-idle-states = <&CPU_SLEEP_0>;
   clocks = <&apcs1_mbox>;
   #cooling-cells = <2>;
  };

  CPU4: cpu@0 {
   compatible = "arm,cortex-a53";
   device_type = "cpu";
   enable-method = "spin-table";
   reg = <0x0>;
   qcom,acc = <&acc4>;
   qcom,saw = <&saw4>;
   cpu-idle-states = <&CPU_SLEEP_0>;
   clocks = <&apcs0_mbox>;
   #cooling-cells = <2>;
   next-level-cache = <&L2_0>;
   L2_0: l2-cache {
    compatible = "cache";
    cache-level = <2>;
    cache-unified;
   };
  };

  CPU5: cpu@1 {
   compatible = "arm,cortex-a53";
   device_type = "cpu";
   enable-method = "spin-table";
   reg = <0x1>;
   next-level-cache = <&L2_0>;
   qcom,acc = <&acc5>;
   qcom,saw = <&saw5>;
   cpu-idle-states = <&CPU_SLEEP_0>;
   clocks = <&apcs0_mbox>;
   #cooling-cells = <2>;
  };

  CPU6: cpu@2 {
   compatible = "arm,cortex-a53";
   device_type = "cpu";
   enable-method = "spin-table";
   reg = <0x2>;
   next-level-cache = <&L2_0>;
   qcom,acc = <&acc6>;
   qcom,saw = <&saw6>;
   cpu-idle-states = <&CPU_SLEEP_0>;
   clocks = <&apcs0_mbox>;
   #cooling-cells = <2>;
  };

  CPU7: cpu@3 {
   compatible = "arm,cortex-a53";
   device_type = "cpu";
   enable-method = "spin-table";
   reg = <0x3>;
   next-level-cache = <&L2_0>;
   qcom,acc = <&acc7>;
   qcom,saw = <&saw7>;
   cpu-idle-states = <&CPU_SLEEP_0>;
   clocks = <&apcs0_mbox>;
   #cooling-cells = <2>;
  };

  idle-states {
   CPU_SLEEP_0: cpu-sleep-0 {
    compatible = "arm,idle-state";
    entry-latency-us = <130>;
    exit-latency-us = <150>;
    min-residency-us = <2000>;
    local-timer-stop;
   };
  };
 };
# 180 "../arch/arm64/boot/dts/qcom/msm8939.dtsi"
 cpu-map {

  cluster0 {
   core0 {
    cpu = <&CPU4>;
   };

   core1 {
    cpu = <&CPU5>;
   };

   core2 {
    cpu = <&CPU6>;
   };

   core3 {
    cpu = <&CPU7>;
   };
  };



  cluster1 {
   core0 {
    cpu = <&CPU0>;
   };

   core1 {
    cpu = <&CPU1>;
   };

   core2 {
    cpu = <&CPU2>;
   };

   core3 {
    cpu = <&CPU3>;
   };
  };
 };

 firmware {
  scm: scm {
   compatible = "qcom,scm-msm8916", "qcom,scm";
   clocks = <&gcc 104>,
     <&gcc 103>,
     <&gcc 102>;
   clock-names = "core", "bus", "iface";
   #reset-cells = <1>;

   qcom,dload-mode = <&tcsr 0x6100>;
  };
 };

 memory@80000000 {
  device_type = "memory";

  reg = <0x0 0x80000000 0x0 0x0>;
 };

 pmu {
  compatible = "arm,cortex-a53-pmu";
  interrupts = <1 7 ((((1 << (8)) - 1) << 8) | 4)>;
 };

 rpm: remoteproc {
  compatible = "qcom,msm8936-rpm-proc", "qcom,rpm-proc";

  smd-edge {
   interrupts = <0 168 1>;
   qcom,ipc = <&apcs1_mbox 8 0>;
   qcom,smd-edge = <15>;

   rpm_requests: rpm-requests {
    compatible = "qcom,rpm-msm8936";
    qcom,smd-channels = "rpm_requests";

    rpmcc: clock-controller {
     compatible = "qcom,rpmcc-msm8936", "qcom,rpmcc";
     #clock-cells = <1>;
     clock-names = "xo";
     clocks = <&xo_board>;
    };

    rpmpd: power-controller {
     compatible = "qcom,msm8939-rpmpd";
     #power-domain-cells = <1>;
     operating-points-v2 = <&rpmpd_opp_table>;

     rpmpd_opp_table: opp-table {
      compatible = "operating-points-v2";

      rpmpd_opp_ret: opp1 {
       opp-level = <1>;
      };

      rpmpd_opp_svs_krait: opp2 {
       opp-level = <2>;
      };

      rpmpd_opp_svs_soc: opp3 {
       opp-level = <3>;
      };

      rpmpd_opp_nom: opp4 {
       opp-level = <4>;
      };

      rpmpd_opp_turbo: opp5 {
       opp-level = <5>;
      };

      rpmpd_opp_super_turbo: opp6 {
       opp-level = <6>;
      };
     };
    };
   };
  };
 };

 reserved-memory {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  tz-apps@86000000 {
   reg = <0x0 0x86000000 0x0 0x300000>;
   no-map;
  };

  smem@86300000 {
   compatible = "qcom,smem";
   reg = <0x0 0x86300000 0x0 0x100000>;
   no-map;

   hwlocks = <&tcsr_mutex 3>;
   qcom,rpm-msg-ram = <&rpm_msg_ram>;
  };

  hypervisor@86400000 {
   reg = <0x0 0x86400000 0x0 0x100000>;
   no-map;
  };

  tz@86500000 {
   reg = <0x0 0x86500000 0x0 0x180000>;
   no-map;
  };

  reserved@86680000 {
   reg = <0x0 0x86680000 0x0 0x80000>;
   no-map;
  };

  rmtfs@86700000 {
   compatible = "qcom,rmtfs-mem";
   reg = <0x0 0x86700000 0x0 0xe0000>;
   no-map;

   qcom,client-id = <1>;
  };

  rfsa@867e0000 {
   reg = <0x0 0x867e0000 0x0 0x20000>;
   no-map;
  };

  mpss_mem: mpss@86800000 {
   reg = <0x0 0x86800000 0x0 0x5500000>;
   no-map;
  };

  wcnss_mem: wcnss@8bd00000 {
   reg = <0x0 0x8bd00000 0x0 0x600000>;
   no-map;
  };

  venus_mem: venus@8c300000 {
   reg = <0x0 0x8c300000 0x0 0x800000>;
   no-map;
  };

  mba_mem: mba@8cb00000 {
   reg = <0x0 0x8cb00000 0x0 0x100000>;
   no-map;
  };
 };

 smp2p-hexagon {
  compatible = "qcom,smp2p";
  qcom,smem = <435>, <428>;

  interrupts = <0 27 1>;

  mboxes = <&apcs1_mbox 14>;

  qcom,local-pid = <0>;
  qcom,remote-pid = <1>;

  hexagon_smp2p_out: master-kernel {
   qcom,entry-name = "master-kernel";

   #qcom,smem-state-cells = <1>;
  };

  hexagon_smp2p_in: slave-kernel {
   qcom,entry-name = "slave-kernel";

   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 smp2p-wcnss {
  compatible = "qcom,smp2p";
  qcom,smem = <451>, <431>;

  interrupts = <0 143 1>;

  mboxes = <&apcs1_mbox 18>;

  qcom,local-pid = <0>;
  qcom,remote-pid = <4>;

  wcnss_smp2p_in: slave-kernel {
   qcom,entry-name = "slave-kernel";

   interrupt-controller;
   #interrupt-cells = <2>;
  };

  wcnss_smp2p_out: master-kernel {
   qcom,entry-name = "master-kernel";

   #qcom,smem-state-cells = <1>;
  };
 };

 smsm {
  compatible = "qcom,smsm";

  #address-cells = <1>;
  #size-cells = <0>;

  qcom,ipc-1 = <&apcs1_mbox 8 13>;
  qcom,ipc-3 = <&apcs1_mbox 8 19>;

  apps_smsm: apps@0 {
   reg = <0>;

   #qcom,smem-state-cells = <1>;
  };

  hexagon_smsm: hexagon@1 {
   reg = <1>;
   interrupts = <0 26 1>;

   interrupt-controller;
   #interrupt-cells = <2>;
  };

  wcnss_smsm: wcnss@6 {
   reg = <6>;
   interrupts = <0 144 1>;

   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 soc: soc@0 {
  compatible = "simple-bus";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0 0 0 0xffffffff>;

  rng@22000 {
   compatible = "qcom,prng";
   reg = <0x00022000 0x200>;
   clocks = <&gcc 121>;
   clock-names = "core";
  };

  qfprom: qfprom@5c000 {
   compatible = "qcom,msm8916-qfprom", "qcom,qfprom";
   reg = <0x0005c000 0x1000>;
   #address-cells = <1>;
   #size-cells = <1>;

   tsens_base1: base1@a0 {
    reg = <0xa0 0x1>;
    bits = <0 8>;
   };

   tsens_s6_p1: s6-p1@a1 {
    reg = <0xa1 0x1>;
    bits = <0 6>;
   };

   tsens_s6_p2: s6-p2@a1 {
    reg = <0xa1 0x2>;
    bits = <6 6>;
   };

   tsens_s7_p1: s7-p1@a2 {
    reg = <0xa2 0x2>;
    bits = <4 6>;
   };

   tsens_s7_p2: s7-p2@a3 {
    reg = <0xa3 0x1>;
    bits = <2 6>;
   };

   tsens_s8_p1: s8-p1@a4 {
    reg = <0xa4 0x1>;
    bits = <0 6>;
   };

   tsens_s8_p2: s8-p2@a4 {
    reg = <0xa4 0x2>;
    bits = <6 6>;
   };

   tsens_s9_p1: s9-p1@a5 {
    reg = <0xa5 0x2>;
    bits = <4 6>;
   };

   tsens_s9_p2: s9-p2@a6 {
    reg = <0xa6 0x1>;
    bits = <2 6>;
   };

   tsens_base2: base2@a7 {
    reg = <0xa7 0x1>;
    bits = <0 8>;
   };

   tsens_mode: mode@d0 {
    reg = <0xd0 0x1>;
    bits = <0 3>;
   };

   tsens_s0_p1: s0-p1@d0 {
    reg = <0xd0 0x2>;
    bits = <3 6>;
   };

   tsens_s0_p2: s0-p1@d1 {
    reg = <0xd1 0x1>;
    bits = <1 6>;
   };

   tsens_s1_p1: s1-p1@d1 {
    reg = <0xd1 0x2>;
    bits = <7 6>;
   };

   tsens_s1_p2: s1-p2@d2 {
    reg = <0xd2 0x2>;
    bits = <5 6>;
   };

   tsens_s2_p1: s2-p1@d3 {
    reg = <0xd3 0x2>;
    bits = <3 6>;
   };

   tsens_s2_p2: s2-p2@d4 {
    reg = <0xd4 0x1>;
    bits = <1 6>;
   };

   tsens_s3_p1: s3-p1@d4 {
    reg = <0xd4 0x2>;
    bits = <7 6>;
   };

   tsens_s3_p2: s3-p2@d5 {
    reg = <0xd5 0x2>;
    bits = <5 6>;
   };

   tsens_s5_p1: s5-p1@d6 {
    reg = <0xd6 0x2>;
    bits = <3 6>;
   };

   tsens_s5_p2: s5-p2@d7 {
    reg = <0xd7 0x1>;
    bits = <1 6>;
   };
  };

  rpm_msg_ram: sram@60000 {
   compatible = "qcom,rpm-msg-ram";
   reg = <0x00060000 0x8000>;
  };

  bimc: interconnect@400000 {
   compatible = "qcom,msm8939-bimc";
   reg = <0x00400000 0x62000>;
   clock-names = "bus", "bus_a";
   clocks = <&rpmcc 6>,
     <&rpmcc 7>;
   #interconnect-cells = <1>;
  };

  tsens: thermal-sensor@4a9000 {
   compatible = "qcom,msm8939-tsens", "qcom,tsens-v0_1";
   reg = <0x004a9000 0x1000>,
         <0x004a8000 0x1000>;
   nvmem-cells = <&tsens_mode>,
          <&tsens_base1>, <&tsens_base2>,
          <&tsens_s0_p1>, <&tsens_s0_p2>,
          <&tsens_s1_p1>, <&tsens_s1_p2>,
          <&tsens_s2_p1>, <&tsens_s2_p2>,
          <&tsens_s3_p1>, <&tsens_s3_p2>,
          <&tsens_s5_p1>, <&tsens_s5_p2>,
          <&tsens_s6_p1>, <&tsens_s6_p2>,
          <&tsens_s7_p1>, <&tsens_s7_p2>,
          <&tsens_s8_p1>, <&tsens_s8_p2>,
          <&tsens_s9_p1>, <&tsens_s9_p2>;
   nvmem-cell-names = "mode",
        "base1", "base2",
        "s0_p1", "s0_p2",
        "s1_p1", "s1_p2",
        "s2_p1", "s2_p2",
        "s3_p1", "s3_p2",
        "s5_p1", "s5_p2",
        "s6_p1", "s6_p2",
        "s7_p1", "s7_p2",
        "s8_p1", "s8_p2",
        "s9_p1", "s9_p2";
   #qcom,sensors = <9>;
   interrupts = <0 184 4>;
   interrupt-names = "uplow";
   #thermal-sensor-cells = <1>;
  };

  restart@4ab000 {
   compatible = "qcom,pshold";
   reg = <0x004ab000 0x4>;
  };

  pcnoc: interconnect@500000 {
   compatible = "qcom,msm8939-pcnoc";
   reg = <0x00500000 0x11000>;
   clock-names = "bus", "bus_a";
   clocks = <&rpmcc 2>,
     <&rpmcc 3>;
   #interconnect-cells = <1>;
  };

  snoc: interconnect@580000 {
   compatible = "qcom,msm8939-snoc";
   reg = <0x00580000 0x14080>;
   clock-names = "bus", "bus_a";
   clocks = <&rpmcc 4>,
     <&rpmcc 5>;
   #interconnect-cells = <1>;

   snoc_mm: interconnect-snoc {
    compatible = "qcom,msm8939-snoc-mm";
    clock-names = "bus", "bus_a";
    clocks = <&rpmcc 100>,
      <&rpmcc 101>;
    #interconnect-cells = <1>;
   };
  };

  tlmm: pinctrl@1000000 {
   compatible = "qcom,msm8916-pinctrl";
   reg = <0x01000000 0x300000>;
   interrupts = <0 208 4>;
   gpio-controller;
   gpio-ranges = <&tlmm 0 0 122>;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;

   blsp_i2c1_default: blsp-i2c1-default-state {
    pins = "gpio2", "gpio3";
    function = "blsp_i2c1";
    drive-strength = <2>;
    bias-disable;
   };

   blsp_i2c1_sleep: blsp-i2c1-sleep-state {
    pins = "gpio2", "gpio3";
    function = "gpio";
    drive-strength = <2>;
    bias-disable;
   };

   blsp_i2c2_default: blsp-i2c2-default-state {
    pins = "gpio6", "gpio7";
    function = "blsp_i2c2";
    drive-strength = <2>;
    bias-disable;
   };

   blsp_i2c2_sleep: blsp-i2c2-sleep-state {
    pins = "gpio6", "gpio7";
    function = "gpio";
    drive-strength = <2>;
    bias-disable;
   };

   blsp_i2c3_default: blsp-i2c3-default-state {
    pins = "gpio10", "gpio11";
    function = "blsp_i2c3";
    drive-strength = <2>;
    bias-disable;
   };

   blsp_i2c3_sleep: blsp-i2c3-sleep-state {
    pins = "gpio10", "gpio11";
    function = "gpio";
    drive-strength = <2>;
    bias-disable;
   };

   blsp_i2c4_default: blsp-i2c4-default-state {
    pins = "gpio14", "gpio15";
    function = "blsp_i2c4";
    drive-strength = <2>;
    bias-disable;
   };

   blsp_i2c4_sleep: blsp-i2c4-sleep-state {
    pins = "gpio14", "gpio15";
    function = "gpio";
    drive-strength = <2>;
    bias-disable;
   };

   blsp_i2c5_default: blsp-i2c5-default-state {
    pins = "gpio18", "gpio19";
    function = "blsp_i2c5";
    drive-strength = <2>;
    bias-disable;
   };

   blsp_i2c5_sleep: blsp-i2c5-sleep-state {
    pins = "gpio18", "gpio19";
    function = "gpio";
    drive-strength = <2>;
    bias-disable;
   };

   blsp_i2c6_default: blsp-i2c6-default-state {
    pins = "gpio22", "gpio23";
    function = "blsp_i2c6";
    drive-strength = <2>;
    bias-disable;
   };

   blsp_i2c6_sleep: blsp-i2c6-sleep-state {
    pins = "gpio22", "gpio23";
    function = "gpio";
    drive-strength = <2>;
    bias-disable;
   };

   blsp_spi1_default: blsp-spi1-default-state {
    spi-pins {
     pins = "gpio0", "gpio1", "gpio3";
     function = "blsp_spi1";
     drive-strength = <12>;
     bias-disable;
    };

    cs-pins {
     pins = "gpio2";
     function = "gpio";
     drive-strength = <16>;
     bias-disable;
     output-high;
    };
   };

   blsp_spi1_sleep: blsp-spi1-sleep-state {
    pins = "gpio0", "gpio1", "gpio2", "gpio3";
    function = "gpio";
    drive-strength = <2>;
    bias-pull-down;
   };

   blsp_spi2_default: blsp-spi2-default-state {
    spi-pins {
     pins = "gpio4", "gpio5", "gpio7";
     function = "blsp_spi2";
     drive-strength = <12>;
     bias-disable;
    };

    cs-pins {
     pins = "gpio6";
     function = "gpio";
     drive-strength = <16>;
     bias-disable;
     output-high;
    };
   };

   blsp_spi2_sleep: blsp-spi2-sleep-state {
    pins = "gpio4", "gpio5", "gpio6", "gpio7";
    function = "gpio";
    drive-strength = <2>;
    bias-pull-down;
   };

   blsp_spi3_default: blsp-spi3-default-state {
    spi-pins {
     pins = "gpio8", "gpio9", "gpio11";
     function = "blsp_spi3";
     drive-strength = <12>;
     bias-disable;
    };

    cs-pins {
     pins = "gpio10";
     function = "gpio";
     drive-strength = <16>;
     bias-disable;
     output-high;
    };
   };

   blsp_spi3_sleep: blsp-spi3-sleep-state {
    pins = "gpio8", "gpio9", "gpio10", "gpio11";
    function = "gpio";
    drive-strength = <2>;
    bias-pull-down;
   };

   blsp_spi4_default: blsp-spi4-default-state {
    spi-pins {
     pins = "gpio12", "gpio13", "gpio15";
     function = "blsp_spi4";
     drive-strength = <12>;
     bias-disable;
    };

    cs-pins {
     pins = "gpio14";
     function = "gpio";
     drive-strength = <16>;
     bias-disable;
     output-high;
    };
   };

   blsp_spi4_sleep: blsp-spi4-sleep-state {
    pins = "gpio12", "gpio13", "gpio14", "gpio15";
    function = "gpio";
    drive-strength = <2>;
    bias-pull-down;
   };

   blsp_spi5_default: blsp-spi5-default-state {
    spi-pins {
     pins = "gpio16", "gpio17", "gpio19";
     function = "blsp_spi5";
     drive-strength = <12>;
     bias-disable;
    };

    cs-pins {
     pins = "gpio18";
     function = "gpio";
     drive-strength = <16>;
     bias-disable;
     output-high;
    };
   };

   blsp_spi5_sleep: blsp-spi5-sleep-state {
    pins = "gpio16", "gpio17", "gpio18", "gpio19";
    function = "gpio";
    drive-strength = <2>;
    bias-pull-down;
   };

   blsp_spi6_default: blsp-spi6-default-state {
    spi-pins {
     pins = "gpio20", "gpio21", "gpio23";
     function = "blsp_spi6";
     drive-strength = <12>;
     bias-disable;
    };

    cs-pins {
     pins = "gpio22";
     function = "gpio";
     drive-strength = <16>;
     bias-disable;
     output-high;
    };
   };

   blsp_spi6_sleep: blsp-spi6-sleep-state {
    pins = "gpio20", "gpio21", "gpio22", "gpio23";
    function = "gpio";
    drive-strength = <2>;
    bias-pull-down;
   };

   blsp_uart1_default: blsp-uart1-default-state {
    pins = "gpio0", "gpio1", "gpio2", "gpio3";
    function = "blsp_uart1";
    drive-strength = <16>;
    bias-disable;
   };

   blsp_uart1_sleep: blsp-uart1-sleep-state {
    pins = "gpio0", "gpio1", "gpio2", "gpio3";
    function = "gpio";
    drive-strength = <2>;
    bias-pull-down;
   };

   blsp_uart2_default: blsp-uart2-default-state {
    pins = "gpio4", "gpio5";
    function = "blsp_uart2";
    drive-strength = <16>;
    bias-disable;
   };

   blsp_uart2_sleep: blsp-uart2-sleep-state {
    pins = "gpio4", "gpio5";
    function = "gpio";
    drive-strength = <2>;
    bias-pull-down;
   };

   camera_front_default: camera-front-default-state {
    pwdn-pins {
     pins = "gpio33";
     function = "gpio";
     drive-strength = <16>;
     bias-disable;
    };

    rst-pins {
     pins = "gpio28";
     function = "gpio";
     drive-strength = <16>;
     bias-disable;
    };

    mclk1-pins {
     pins = "gpio27";
     function = "cam_mclk1";
     drive-strength = <16>;
     bias-disable;
    };
   };

   camera_rear_default: camera-rear-default-state {
    pwdn-pins {
     pins = "gpio34";
     function = "gpio";
     drive-strength = <16>;
     bias-disable;
    };

    rst-pins {
     pins = "gpio35";
     function = "gpio";
     drive-strength = <16>;
     bias-disable;
    };

    mclk0-pins {
     pins = "gpio26";
     function = "cam_mclk0";
     drive-strength = <16>;
     bias-disable;
    };
   };

   cci0_default: cci0-default-state {
    pins = "gpio29", "gpio30";
    function = "cci_i2c";
    drive-strength = <16>;
    bias-disable;
   };

   cdc_dmic_default: cdc-dmic-default-state {
    clk-pins {
     pins = "gpio0";
     function = "dmic0_clk";
     drive-strength = <8>;
    };

    data-pins {
     pins = "gpio1";
     function = "dmic0_data";
     drive-strength = <8>;
    };
   };

   cdc_dmic_sleep: cdc-dmic-sleep-state {
    clk-pins {
     pins = "gpio0";
     function = "dmic0_clk";
     drive-strength = <2>;
     bias-disable;
    };

    data-pins {
     pins = "gpio1";
     function = "dmic0_data";
     drive-strength = <2>;
     bias-disable;
    };
   };

   cdc_pdm_default: cdc-pdm-default-state {
    pins = "gpio63", "gpio64", "gpio65", "gpio66",
           "gpio67", "gpio68";
    function = "cdc_pdm0";
    drive-strength = <8>;
    bias-disable;
   };

   cdc_pdm_sleep: cdc-pdm-sleep-state {
    pins = "gpio63", "gpio64", "gpio65", "gpio66",
           "gpio67", "gpio68";
    function = "cdc_pdm0";
    drive-strength = <2>;
    bias-pull-down;
   };

   pri_mi2s_default: mi2s-pri-default-state {
    pins = "gpio113", "gpio114", "gpio115", "gpio116";
    function = "pri_mi2s";
    drive-strength = <8>;
    bias-disable;
   };

   pri_mi2s_sleep: mi2s-pri-sleep-state {
    pins = "gpio113", "gpio114", "gpio115", "gpio116";
    function = "pri_mi2s";
    drive-strength = <2>;
    bias-disable;
   };

   pri_mi2s_mclk_default: mi2s-pri-mclk-default-state {
    pins = "gpio116";
    function = "pri_mi2s";
    drive-strength = <8>;
    bias-disable;
   };

   pri_mi2s_mclk_sleep: mi2s-pri-mclk-sleep-state {
    pins = "gpio116";
    function = "pri_mi2s";
    drive-strength = <2>;
    bias-disable;
   };

   pri_mi2s_ws_default: mi2s-pri-ws-default-state {
    pins = "gpio110";
    function = "pri_mi2s_ws";
    drive-strength = <8>;
    bias-disable;
   };

   pri_mi2s_ws_sleep: mi2s-pri-ws-sleep-state {
    pins = "gpio110";
    function = "pri_mi2s_ws";
    drive-strength = <2>;
    bias-disable;
   };

   sec_mi2s_default: mi2s-sec-default-state {
    pins = "gpio112", "gpio117", "gpio118", "gpio119";
    function = "sec_mi2s";
    drive-strength = <8>;
    bias-disable;
   };

   sec_mi2s_sleep: mi2s-sec-sleep-state {
    pins = "gpio112", "gpio117", "gpio118", "gpio119";
    function = "sec_mi2s";
    drive-strength = <2>;
    bias-disable;
   };

   sdc1_default: sdc1-default-state {
    clk-pins {
     pins = "sdc1_clk";
     bias-disable;
     drive-strength = <16>;
    };

    cmd-pins {
     pins = "sdc1_cmd";
     bias-pull-up;
     drive-strength = <10>;
    };

    data-pins {
     pins = "sdc1_data";
     bias-pull-up;
     drive-strength = <10>;
    };
   };

   sdc1_sleep: sdc1-sleep-state {
    clk-pins {
     pins = "sdc1_clk";
     bias-disable;
     drive-strength = <2>;
    };

    cmd-pins {
     pins = "sdc1_cmd";
     bias-pull-up;
     drive-strength = <2>;
    };

    data-pins {
     pins = "sdc1_data";
     bias-pull-up;
     drive-strength = <2>;
    };
   };

   sdc2_default: sdc2-default-state {
    clk-pins {
     pins = "sdc2_clk";
     bias-disable;
     drive-strength = <16>;
    };

    cmd-pins {
     pins = "sdc2_cmd";
     bias-pull-up;
     drive-strength = <10>;
    };

    data-pins {
     pins = "sdc2_data";
     bias-pull-up;
     drive-strength = <10>;
    };
   };

   sdc2_sleep: sdc2-sleep-state {
    clk-pins {
     pins = "sdc2_clk";
     bias-disable;
     drive-strength = <2>;
    };

    cmd-pins {
     pins = "sdc2_cmd";
     bias-pull-up;
     drive-strength = <2>;
    };

    data-pins {
     pins = "sdc2_data";
     bias-pull-up;
     drive-strength = <2>;
    };
   };

   wcss_wlan_default: wcss-wlan-default-state {
    pins = "gpio40", "gpio41", "gpio42", "gpio43", "gpio44";
    function = "wcss_wlan";
    drive-strength = <6>;
    bias-pull-up;
   };
  };

  gcc: clock-controller@1800000 {
   compatible = "qcom,gcc-msm8939";
   reg = <0x01800000 0x80000>;
   clocks = <&rpmcc 0>,
     <&sleep_clk>,
     <&mdss_dsi0_phy 1>,
     <&mdss_dsi0_phy 0>,
     <0>,
     <0>,
     <0>;
   clock-names = "xo",
          "sleep_clk",
          "dsi0pll",
          "dsi0pllbyte",
          "ext_mclk",
          "ext_pri_i2s",
          "ext_sec_i2s";
   #clock-cells = <1>;
   #reset-cells = <1>;
   #power-domain-cells = <1>;
  };

  tcsr_mutex: hwlock@1905000 {
   compatible = "qcom,tcsr-mutex";
   reg = <0x01905000 0x20000>;
   #hwlock-cells = <1>;
  };

  tcsr: syscon@1937000 {
   compatible = "qcom,tcsr-msm8916", "syscon";
   reg = <0x01937000 0x30000>;
  };

  mdss: display-subsystem@1a00000 {
   compatible = "qcom,mdss";
   reg = <0x01a00000 0x1000>,
         <0x01ac8000 0x3000>;
   reg-names = "mdss_phys", "vbif_phys";

   interrupts = <0 72 4>;
   interrupt-controller;

   clocks = <&gcc 109>,
     <&gcc 110>,
     <&gcc 115>;
   clock-names = "iface",
          "bus",
          "vsync";

   power-domains = <&gcc 2>;

   #address-cells = <1>;
   #size-cells = <1>;
   #interrupt-cells = <1>;
   ranges;

   status = "disabled";

   mdss_mdp: display-controller@1a01000 {
    compatible = "qcom,mdp5";
    reg = <0x01a01000 0x89000>;
    reg-names = "mdp_phys";

    interrupt-parent = <&mdss>;
    interrupts = <0>;

    clocks = <&gcc 109>,
      <&gcc 110>,
      <&gcc 113>,
      <&gcc 115>;
    clock-names = "iface",
           "bus",
           "core",
           "vsync";

    iommus = <&apps_iommu 4>;

    interconnects = <&snoc_mm 3 &bimc 5>,
      <&snoc_mm 4 &bimc 5>;
    interconnect-names = "mdp0-mem", "mdp1-mem";

    ports {
     #address-cells = <1>;
     #size-cells = <0>;

     port@0 {
      reg = <0>;
      mdss_mdp_intf1_out: endpoint {
       remote-endpoint = <&mdss_dsi0_in>;
      };
     };

     port@1 {
      reg = <1>;
      mdss_mdp_intf2_out: endpoint {
       remote-endpoint = <&mdss_dsi1_in>;
      };
     };
    };
   };

   mdss_dsi0: dsi@1a98000 {
    compatible = "qcom,msm8916-dsi-ctrl",
          "qcom,mdss-dsi-ctrl";
    reg = <0x01a98000 0x25c>;
    reg-names = "dsi_ctrl";

    interrupt-parent = <&mdss>;
    interrupts = <4>;

    clocks = <&gcc 113>,
      <&gcc 109>,
      <&gcc 110>,
      <&gcc 111>,
      <&gcc 114>,
      <&gcc 112>;
    clock-names = "mdp_core",
           "iface",
           "bus",
           "byte",
           "pixel",
           "core";
    assigned-clocks = <&gcc 43>,
        <&gcc 46>;
    assigned-clock-parents = <&mdss_dsi0_phy 0>,
        <&mdss_dsi0_phy 1>;

    phys = <&mdss_dsi0_phy>;
    status = "disabled";

    #address-cells = <1>;
    #size-cells = <0>;

    ports {
     #address-cells = <1>;
     #size-cells = <0>;

     port@0 {
      reg = <0>;
      mdss_dsi0_in: endpoint {
       remote-endpoint = <&mdss_mdp_intf1_out>;
      };
     };

     port@1 {
      reg = <1>;
      mdss_dsi0_out: endpoint {
      };
     };
    };
   };

   mdss_dsi0_phy: phy@1a98300 {
    compatible = "qcom,dsi-phy-28nm-lp";
    reg = <0x01a98300 0xd4>,
          <0x01a98500 0x280>,
          <0x01a98780 0x30>;
    reg-names = "dsi_pll",
         "dsi_phy",
         "dsi_phy_regulator";

    clocks = <&gcc 109>,
      <&rpmcc 0>;
    clock-names = "iface", "ref";

    #clock-cells = <1>;
    #phy-cells = <0>;
    status = "disabled";
   };

   mdss_dsi1: dsi@1aa0000 {
    compatible = "qcom,msm8916-dsi-ctrl",
          "qcom,mdss-dsi-ctrl";
    reg = <0x01aa0000 0x25c>;
    reg-names = "dsi_ctrl";

    interrupt-parent = <&mdss>;
    interrupts = <5>;

    clocks = <&gcc 113>,
      <&gcc 109>,
      <&gcc 110>,
      <&gcc 170>,
      <&gcc 174>,
      <&gcc 172>;
    clock-names = "mdp_core",
           "iface",
           "bus",
           "byte",
           "pixel",
           "core";
    assigned-clocks = <&gcc 169>,
        <&gcc 173>;
    assigned-clock-parents = <&mdss_dsi0_phy 0>,
        <&mdss_dsi0_phy 1>;
    phys = <&mdss_dsi1_phy>;
    status = "disabled";

    ports {
     #address-cells = <1>;
     #size-cells = <0>;

     port@0 {
      reg = <0>;
      mdss_dsi1_in: endpoint {
       remote-endpoint = <&mdss_mdp_intf2_out>;
      };
     };

     port@1 {
      reg = <1>;
      mdss_dsi1_out: endpoint {
      };
     };
    };
   };

   mdss_dsi1_phy: phy@1aa0300 {
    compatible = "qcom,dsi-phy-28nm-lp";
    reg = <0x01aa0300 0xd4>,
          <0x01aa0500 0x280>,
          <0x01aa0780 0x30>;
    reg-names = "dsi_pll",
         "dsi_phy",
         "dsi_phy_regulator";

    clocks = <&gcc 109>,
      <&rpmcc 0>;
    clock-names = "iface", "ref";

    #clock-cells = <1>;
    #phy-cells = <0>;
    status = "disabled";
   };
  };

  gpu@1c00000 {
   compatible = "qcom,adreno-405.0", "qcom,adreno";
   reg = <0x01c00000 0x10000>;
   reg-names = "kgsl_3d0_reg_memory";
   interrupts = <0 33 4>;
   interrupt-names = "kgsl_3d0_irq";
   clock-names = "core",
          "iface",
          "mem",
          "mem_iface",
          "alt_mem_iface",
          "gfx3d",
          "rbbmtimer";
   clocks = <&gcc 118>,
     <&gcc 117>,
     <&gcc 105>,
     <&gcc 142>,
     <&gcc 143>,
     <&gcc 14>,
     <&gcc 185>;
   power-domains = <&gcc 5>;
   operating-points-v2 = <&opp_table>;
   iommus = <&gpu_iommu 1>, <&gpu_iommu 2>;

   opp_table: opp-table {
    compatible = "operating-points-v2";

    opp-550000000 {
     opp-hz = /bits/ 64 <550000000>;
    };

    opp-465000000 {
     opp-hz = /bits/ 64 <465000000>;
    };

    opp-400000000 {
     opp-hz = /bits/ 64 <400000000>;
    };

    opp-220000000 {
     opp-hz = /bits/ 64 <220000000>;
    };

    opp-19200000 {
     opp-hz = /bits/ 64 <19200000>;
    };
   };
  };

  apps_iommu: iommu@1ef0000 {
   compatible = "qcom,msm8916-iommu", "qcom,msm-iommu-v1";
   reg = <0x01ef0000 0x3000>;
   ranges = <0 0x01e20000 0x20000>;
   clocks = <&gcc 129>,
     <&gcc 139>;
   clock-names = "iface", "bus";
   #address-cells = <1>;
   #size-cells = <1>;
   #iommu-cells = <1>;
   qcom,iommu-secure-id = <17>;


   iommu-ctx@4000 {
    compatible = "qcom,msm-iommu-v1-ns";
    reg = <0x4000 0x1000>;
    interrupts = <0 58 4>;
   };


   iommu-ctx@5000 {
    compatible = "qcom,msm-iommu-v1-sec";
    reg = <0x5000 0x1000>;
    interrupts = <0 60 4>;
   };
  };

  gpu_iommu: iommu@1f08000 {
   compatible = "qcom,msm8916-iommu", "qcom,msm-iommu-v1";
   ranges = <0 0x1f08000 0x10000>;
   clocks = <&gcc 129>,
     <&gcc 140>,
     <&gcc 175>;
   clock-names = "iface", "bus", "tbu";
   #address-cells = <1>;
   #size-cells = <1>;
   #iommu-cells = <1>;
   qcom,iommu-secure-id = <18>;


   iommu-ctx@1000 {
    compatible = "qcom,msm-iommu-v1-ns";
    reg = <0x1000 0x1000>;
    interrupts = <0 241 4>;
   };


   iommu-ctx@2000 {
    compatible = "qcom,msm-iommu-v1-ns";
    reg = <0x2000 0x1000>;
    interrupts = <0 242 4>;
   };
  };

  spmi_bus: spmi@200f000 {
   compatible = "qcom,spmi-pmic-arb";
   reg = <0x0200f000 0x001000>,
         <0x02400000 0x400000>,
         <0x02c00000 0x400000>,
         <0x03800000 0x200000>,
         <0x0200a000 0x002100>;
   reg-names = "core", "chnls", "obsrvr", "intr", "cnfg";
   interrupt-names = "periph_irq";
   interrupts = <0 190 4>;
   qcom,ee = <0>;
   qcom,channel = <0>;
   #address-cells = <2>;
   #size-cells = <0>;
   interrupt-controller;
   #interrupt-cells = <4>;
  };

  mpss: remoteproc@4080000 {
   compatible = "qcom,msm8916-mss-pil";
   reg = <0x04080000 0x100>, <0x04020000 0x040>;
   reg-names = "qdsp6", "rmb";
   interrupts-extended = <&intc 0 24 1>,
           <&hexagon_smp2p_in 0 1>,
           <&hexagon_smp2p_in 1 1>,
           <&hexagon_smp2p_in 2 1>,
           <&hexagon_smp2p_in 3 1>;
   interrupt-names = "wdog",
       "fatal",
       "ready",
       "handover",
       "stop-ack";
   clocks = <&gcc 116>,
     <&gcc 160>,
     <&gcc 70>,
     <&rpmcc 0>;
   clock-names = "iface",
          "bus",
          "mem",
          "xo";
   power-domains = <&rpmpd 0>,
     <&rpmpd 6>;
   power-domain-names = "cx", "mx";
   qcom,smem-states = <&hexagon_smp2p_out 0>;
   qcom,smem-state-names = "stop";
   resets = <&scm 0>;
   reset-names = "mss_restart";
   qcom,halt-regs = <&tcsr 0x18000 0x19000 0x1a000>;
   status = "disabled";

   mba {
    memory-region = <&mba_mem>;
   };

   mpss {
    memory-region = <&mpss_mem>;
   };

   smd-edge {
    interrupts = <0 25 1>;

    qcom,smd-edge = <0>;
    mboxes = <&apcs1_mbox 12>;
    qcom,remote-pid = <1>;

    label = "hexagon";
   };
  };

  sound: sound@7702000 {
   compatible = "qcom,apq8016-sbc-sndcard";
   reg = <0x07702000 0x4>,
         <0x07702004 0x4>;
   reg-names = "mic-iomux", "spkr-iomux";
   status = "disabled";
  };

  lpass: audio-controller@7708000 {
   compatible = "qcom,apq8016-lpass-cpu";
   reg = <0x07708000 0x10000>;
   reg-names = "lpass-lpaif";
   interrupts = <0 160 4>;
   interrupt-names = "lpass-irq-lpaif";
   clocks = <&gcc 154>,
     <&gcc 156>,
     <&gcc 156>,
     <&gcc 157>,
     <&gcc 158>,
     <&gcc 150>,
     <&gcc 151>;
   clock-names = "ahbix-clk",
          "mi2s-bit-clk0",
          "mi2s-bit-clk1",
          "mi2s-bit-clk2",
          "mi2s-bit-clk3",
          "pcnoc-mport-clk",
          "pcnoc-sway-clk";
   #sound-dai-cells = <1>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  lpass_codec: audio-codec@771c000 {
   compatible = "qcom,msm8916-wcd-digital-codec";
   reg = <0x0771c000 0x400>;
   clocks = <&gcc 154>,
     <&gcc 159>;
   clock-names = "ahbix-clk", "mclk";
   #sound-dai-cells = <1>;
   status = "disabled";
  };

  sdhc_1: mmc@7824900 {
   compatible = "qcom,msm8916-sdhci", "qcom,sdhci-msm-v4";
   reg = <0x07824900 0x11c>, <0x07824000 0x800>;
   reg-names = "hc", "core";

   interrupts = <0 123 4>,
         <0 138 4>;
   interrupt-names = "hc_irq", "pwr_irq";
   clocks = <&gcc 122>,
     <&gcc 123>,
     <&rpmcc 0>;
   clock-names = "iface", "core", "xo";
   resets = <&gcc 36>;
   pinctrl-0 = <&sdc1_default>;
   pinctrl-1 = <&sdc1_sleep>;
   pinctrl-names = "default", "sleep";
   mmc-ddr-1_8v;
   bus-width = <8>;
   non-removable;
   status = "disabled";
  };

  sdhc_2: mmc@7864900 {
   compatible = "qcom,msm8916-sdhci", "qcom,sdhci-msm-v4";
   reg = <0x07864900 0x11c>, <0x07864000 0x800>;
   reg-names = "hc", "core";

   interrupts = <0 125 4>,
         <0 221 4>;
   interrupt-names = "hc_irq", "pwr_irq";
   clocks = <&gcc 124>,
     <&gcc 125>,
     <&rpmcc 0>;
   clock-names = "iface", "core", "xo";
   resets = <&gcc 37>;
   pinctrl-0 = <&sdc2_default>;
   pinctrl-1 = <&sdc2_sleep>;
   pinctrl-names = "default", "sleep";
   bus-width = <4>;
   status = "disabled";
  };

  blsp_dma: dma-controller@7884000 {
   compatible = "qcom,bam-v1.7.0";
   reg = <0x07884000 0x23000>;
   interrupts = <0 238 4>;
   clocks = <&gcc 54>;
   clock-names = "bam_clk";
   #dma-cells = <1>;
   qcom,ee = <0>;
   qcom,controlled-remotely;
  };

  blsp_uart1: serial@78af000 {
   compatible = "qcom,msm-uartdm-v1.4", "qcom,msm-uartdm";
   reg = <0x078af000 0x200>;
   interrupts = <0 107 4>;
   clocks = <&gcc 68>, <&gcc 54>;
   clock-names = "core", "iface";
   dmas = <&blsp_dma 0>, <&blsp_dma 1>;
   dma-names = "tx", "rx";
   pinctrl-0 = <&blsp_uart1_default>;
   pinctrl-1 = <&blsp_uart1_sleep>;
   pinctrl-names = "default", "sleep";
   status = "disabled";
  };

  blsp_uart2: serial@78b0000 {
   compatible = "qcom,msm-uartdm-v1.4", "qcom,msm-uartdm";
   reg = <0x078b0000 0x200>;
   interrupts = <0 108 4>;
   clocks = <&gcc 69>, <&gcc 54>;
   clock-names = "core", "iface";
   dmas = <&blsp_dma 2>, <&blsp_dma 3>;
   dma-names = "tx", "rx";
   pinctrl-0 = <&blsp_uart2_default>;
   pinctrl-1 = <&blsp_uart2_sleep>;
   pinctrl-names = "default", "sleep";
   status = "disabled";
  };

  blsp_i2c1: i2c@78b5000 {
   compatible = "qcom,i2c-qup-v2.2.1";
   reg = <0x078b5000 0x500>;
   interrupts = <0 95 4>;
   clocks = <&gcc 56>,
     <&gcc 54>;
   clock-names = "core", "iface";
   dmas = <&blsp_dma 4>, <&blsp_dma 5>;
   dma-names = "tx", "rx";
   pinctrl-0 = <&blsp_i2c1_default>;
   pinctrl-1 = <&blsp_i2c1_sleep>;
   pinctrl-names = "default", "sleep";
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  blsp_spi1: spi@78b5000 {
   compatible = "qcom,spi-qup-v2.2.1";
   reg = <0x078b5000 0x500>;
   interrupts = <0 95 4>;
   clocks = <&gcc 57>,
     <&gcc 54>;
   clock-names = "core", "iface";
   dmas = <&blsp_dma 4>, <&blsp_dma 5>;
   dma-names = "tx", "rx";
   pinctrl-0 = <&blsp_spi1_default>;
   pinctrl-1 = <&blsp_spi1_sleep>;
   pinctrl-names = "default", "sleep";
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  blsp_i2c2: i2c@78b6000 {
   compatible = "qcom,i2c-qup-v2.2.1";
   reg = <0x078b6000 0x500>;
   interrupts = <0 96 4>;
   clocks = <&gcc 58>,
     <&gcc 54>;
   clock-names = "core", "iface";
   dmas = <&blsp_dma 6>, <&blsp_dma 7>;
   dma-names = "tx", "rx";
   pinctrl-0 = <&blsp_i2c2_default>;
   pinctrl-1 = <&blsp_i2c2_sleep>;
   pinctrl-names = "default", "sleep";
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  blsp_spi2: spi@78b6000 {
   compatible = "qcom,spi-qup-v2.2.1";
   reg = <0x078b6000 0x500>;
   interrupts = <0 96 4>;
   clocks = <&gcc 59>,
     <&gcc 54>;
   clock-names = "core", "iface";
   dmas = <&blsp_dma 6>, <&blsp_dma 7>;
   dma-names = "tx", "rx";
   pinctrl-0 = <&blsp_spi2_default>;
   pinctrl-1 = <&blsp_spi2_sleep>;
   pinctrl-names = "default", "sleep";
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  blsp_i2c3: i2c@78b7000 {
   compatible = "qcom,i2c-qup-v2.2.1";
   reg = <0x078b7000 0x500>;
   interrupts = <0 97 4>;
   clocks = <&gcc 60>,
     <&gcc 54>;
   clock-names = "core", "iface";
   dmas = <&blsp_dma 8>, <&blsp_dma 9>;
   dma-names = "tx", "rx";
   pinctrl-0 = <&blsp_i2c3_default>;
   pinctrl-1 = <&blsp_i2c3_sleep>;
   pinctrl-names = "default", "sleep";
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  blsp_spi3: spi@78b7000 {
   compatible = "qcom,spi-qup-v2.2.1";
   reg = <0x078b7000 0x500>;
   interrupts = <0 97 4>;
   clocks = <&gcc 61>,
     <&gcc 54>;
   clock-names = "core", "iface";
   dmas = <&blsp_dma 8>, <&blsp_dma 9>;
   dma-names = "tx", "rx";
   pinctrl-0 = <&blsp_spi3_default>;
   pinctrl-1 = <&blsp_spi3_sleep>;
   pinctrl-names = "default", "sleep";
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  blsp_i2c4: i2c@78b8000 {
   compatible = "qcom,i2c-qup-v2.2.1";
   reg = <0x078b8000 0x500>;
   interrupts = <0 98 4>;
   clocks = <&gcc 62>,
     <&gcc 54>;
   clock-names = "core", "iface";
   dmas = <&blsp_dma 10>, <&blsp_dma 11>;
   dma-names = "tx", "rx";
   pinctrl-0 = <&blsp_i2c4_default>;
   pinctrl-1 = <&blsp_i2c4_sleep>;
   pinctrl-names = "default", "sleep";
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  blsp_spi4: spi@78b8000 {
   compatible = "qcom,spi-qup-v2.2.1";
   reg = <0x078b8000 0x500>;
   interrupts = <0 98 4>;
   clocks = <&gcc 63>,
     <&gcc 54>;
   clock-names = "core", "iface";
   dmas = <&blsp_dma 10>, <&blsp_dma 11>;
   dma-names = "tx", "rx";
   pinctrl-0 = <&blsp_spi4_default>;
   pinctrl-1 = <&blsp_spi4_sleep>;
   pinctrl-names = "default", "sleep";
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  blsp_i2c5: i2c@78b9000 {
   compatible = "qcom,i2c-qup-v2.2.1";
   reg = <0x078b9000 0x500>;
   interrupts = <0 99 4>;
   clocks = <&gcc 64>,
     <&gcc 54>;
   clock-names = "core", "iface";
   dmas = <&blsp_dma 12>, <&blsp_dma 13>;
   dma-names = "tx", "rx";
   pinctrl-0 = <&blsp_i2c5_default>;
   pinctrl-1 = <&blsp_i2c5_sleep>;
   pinctrl-names = "default", "sleep";
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  blsp_spi5: spi@78b9000 {
   compatible = "qcom,spi-qup-v2.2.1";
   reg = <0x078b9000 0x500>;
   interrupts = <0 99 4>;
   clocks = <&gcc 65>,
     <&gcc 54>;
   clock-names = "core", "iface";
   dmas = <&blsp_dma 12>, <&blsp_dma 13>;
   dma-names = "tx", "rx";
   pinctrl-0 = <&blsp_spi5_default>;
   pinctrl-1 = <&blsp_spi5_sleep>;
   pinctrl-names = "default", "sleep";
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  blsp_i2c6: i2c@78ba000 {
   compatible = "qcom,i2c-qup-v2.2.1";
   reg = <0x078ba000 0x500>;
   interrupts = <0 100 4>;
   clocks = <&gcc 66>,
     <&gcc 54>;
   clock-names = "core", "iface";
   dmas = <&blsp_dma 14>, <&blsp_dma 15>;
   dma-names = "tx", "rx";
   pinctrl-0 = <&blsp_i2c6_default>;
   pinctrl-1 = <&blsp_i2c6_sleep>;
   pinctrl-names = "default", "sleep";
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  blsp_spi6: spi@78ba000 {
   compatible = "qcom,spi-qup-v2.2.1";
   reg = <0x078ba000 0x500>;
   interrupts = <0 100 4>;
   clocks = <&gcc 67>,
     <&gcc 54>;
   clock-names = "core", "iface";
   dmas = <&blsp_dma 14>, <&blsp_dma 15>;
   dma-names = "tx", "rx";
   pinctrl-0 = <&blsp_spi6_default>;
   pinctrl-1 = <&blsp_spi6_sleep>;
   pinctrl-names = "default", "sleep";
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  usb: usb@78d9000 {
   compatible = "qcom,ci-hdrc";
   reg = <0x078d9000 0x200>,
         <0x078d9200 0x200>;
   interrupts = <0 134 4>,
         <0 140 4>;
   clocks = <&gcc 133>,
     <&gcc 134>;
   clock-names = "iface", "core";
   assigned-clocks = <&gcc 134>;
   assigned-clock-rates = <80000000>;
   resets = <&gcc 34>;
   reset-names = "core";
   #reset-cells = <1>;
   phy_type = "ulpi";
   dr_mode = "otg";
   adp-disable;
   hnp-disable;
   srp-disable;
   ahb-burst-config = <0>;
   phy-names = "usb-phy";
   phys = <&usb_hs_phy>;
   status = "disabled";

   ulpi {
    usb_hs_phy: phy {
     compatible = "qcom,usb-hs-phy-msm8916",
           "qcom,usb-hs-phy";
     clocks = <&rpmcc 0>,
       <&gcc 132>;
     clock-names = "ref", "sleep";
     resets = <&gcc 35>, <&usb 0>;
     reset-names = "phy", "por";
     #phy-cells = <0>;
     qcom,init-seq = /bits/ 8 <0x0 0x44>,
         <0x1 0x6b>,
         <0x2 0x24>,
         <0x3 0x13>;
    };
   };
  };

  wcnss: remoteproc@a204000 {
   compatible = "qcom,pronto-v2-pil", "qcom,pronto";
   interrupts-extended = <&intc 0 149 1>,
           <&wcnss_smp2p_in 0 1>,
           <&wcnss_smp2p_in 1 1>,
           <&wcnss_smp2p_in 2 1>,
           <&wcnss_smp2p_in 3 1>;
   interrupt-names = "wdog",
       "fatal",
       "ready",
       "handover",
       "stop-ack";
   reg = <0x0a204000 0x2000>,
         <0x0a202000 0x1000>,
         <0x0a21b000 0x3000>;
   reg-names = "ccu", "dxe", "pmu";

   memory-region = <&wcnss_mem>;

   power-domains = <&rpmpd 3>,
     <&rpmpd 6>;
   power-domain-names = "cx", "mx";

   qcom,smem-states = <&wcnss_smp2p_out 0>;
   qcom,smem-state-names = "stop";

   pinctrl-names = "default";
   pinctrl-0 = <&wcss_wlan_default>;

   status = "disabled";

   wcnss_iris: iris {

    clocks = <&rpmcc 16>;
    clock-names = "xo";
   };

   smd-edge {
    interrupts = <0 142 1>;
    qcom,ipc = <&apcs1_mbox 8 17>;
    qcom,smd-edge = <6>;
    qcom,remote-pid = <4>;

    label = "pronto";

    wcnss {
     compatible = "qcom,wcnss";
     qcom,smd-channels = "WCNSS_CTRL";

     qcom,mmio = <&wcnss>;

     wcnss_bt: bluetooth {
      compatible = "qcom,wcnss-bt";
     };

     wcnss_wifi: wifi {
      compatible = "qcom,wcnss-wlan";

      interrupts = <0 145 4>,
            <0 146 4>;
      interrupt-names = "tx", "rx";

      qcom,smem-states = <&apps_smsm 10>,
           <&apps_smsm 9>;
      qcom,smem-state-names = "tx-enable",
         "tx-rings-empty";
     };
    };
   };
  };

  intc: interrupt-controller@b000000 {
   compatible = "qcom,msm-qgic2";
   reg = <0x0b000000 0x1000>, <0x0b002000 0x2000>,
         <0x0b001000 0x1000>, <0x0b004000 0x2000>;
   interrupt-controller;
   #interrupt-cells = <3>;
   interrupts = <1 0 ((((1 << (8)) - 1) << 8) | 4)>;
  };

  apcs1_mbox: mailbox@b011000 {
   compatible = "qcom,msm8939-apcs-kpss-global", "syscon";
   reg = <0x0b011000 0x1000>;
   clocks = <&a53pll_c1>, <&gcc 1>, <&rpmcc 0>;
   clock-names = "pll", "aux", "ref";
   #clock-cells = <0>;
   assigned-clocks = <&apcs2>;
   assigned-clock-rates = <297600000>;
   #mbox-cells = <1>;
  };

  a53pll_c1: clock@b016000 {
   compatible = "qcom,msm8939-a53pll";
   reg = <0x0b016000 0x40>;
   #clock-cells = <0>;
  };

  acc0: clock-controller@b088000 {
   compatible = "qcom,kpss-acc-v2";
   reg = <0x0b088000 0x1000>;
  };

  saw0: power-manager@b089000 {
   compatible = "qcom,msm8939-saw2-v3.0-cpu", "qcom,saw2";
   reg = <0x0b089000 0x1000>;
  };

  acc1: clock-controller@b098000 {
   compatible = "qcom,kpss-acc-v2";
   reg = <0x0b098000 0x1000>;
  };

  saw1: power-manager@b099000 {
   compatible = "qcom,msm8939-saw2-v3.0-cpu", "qcom,saw2";
   reg = <0x0b099000 0x1000>;
  };

  acc2: clock-controller@b0a8000 {
   compatible = "qcom,kpss-acc-v2";
   reg = <0x0b0a8000 0x1000>;
  };

  saw2: power-manager@b0a9000 {
   compatible = "qcom,msm8939-saw2-v3.0-cpu", "qcom,saw2";
   reg = <0x0b0a9000 0x1000>;
  };

  acc3: clock-controller@b0b8000 {
   compatible = "qcom,kpss-acc-v2";
   reg = <0x0b0b8000 0x1000>;
  };

  saw3: power-manager@b0b9000 {
   compatible = "qcom,msm8939-saw2-v3.0-cpu", "qcom,saw2";
   reg = <0x0b0b9000 0x1000>;
  };

  apcs0_mbox: mailbox@b111000 {
   compatible = "qcom,msm8939-apcs-kpss-global", "syscon";
   reg = <0x0b111000 0x1000>;
   clocks = <&a53pll_c0>, <&gcc 1>, <&rpmcc 0>;
   clock-names = "pll", "aux", "ref";
   #clock-cells = <0>;
   #mbox-cells = <1>;
  };

  a53pll_c0: clock@b116000 {
   compatible = "qcom,msm8939-a53pll";
   reg = <0x0b116000 0x40>;
   #clock-cells = <0>;
  };

  timer@b120000 {
   compatible = "arm,armv7-timer-mem";
   reg = <0x0b120000 0x1000>;
   #address-cells = <1>;
   #size-cells = <1>;
   ranges;

   frame@b121000 {
    reg = <0x0b121000 0x1000>,
          <0x0b122000 0x1000>;
    interrupts = <0 8 4>,
          <0 7 4>;
    frame-number = <0>;
   };

   frame@b123000 {
    reg = <0x0b123000 0x1000>;
    interrupts = <0 9 4>;
    frame-number = <1>;
    status = "disabled";
   };

   frame@b124000 {
    reg = <0x0b124000 0x1000>;
    interrupts = <0 10 4>;
    frame-number = <2>;
    status = "disabled";
   };

   frame@b125000 {
    reg = <0x0b125000 0x1000>;
    interrupts = <0 11 4>;
    frame-number = <3>;
    status = "disabled";
   };

   frame@b126000 {
    reg = <0x0b126000 0x1000>;
    interrupts = <0 12 4>;
    frame-number = <4>;
    status = "disabled";
   };

   frame@b127000 {
    reg = <0x0b127000 0x1000>;
    interrupts = <0 13 4>;
    frame-number = <5>;
    status = "disabled";
   };

   frame@b128000 {
    reg = <0x0b128000 0x1000>;
    interrupts = <0 14 4>;
    frame-number = <6>;
    status = "disabled";
   };
  };

  acc4: clock-controller@b188000 {
   compatible = "qcom,kpss-acc-v2";
   reg = <0x0b188000 0x1000>;
  };

  saw4: power-manager@b189000 {
   compatible = "qcom,msm8939-saw2-v3.0-cpu", "qcom,saw2";
   reg = <0x0b189000 0x1000>;
  };

  acc5: clock-controller@b198000 {
   compatible = "qcom,kpss-acc-v2";
   reg = <0x0b198000 0x1000>;
  };

  saw5: power-manager@b199000 {
   compatible = "qcom,msm8939-saw2-v3.0-cpu", "qcom,saw2";
   reg = <0x0b199000 0x1000>;
  };

  acc6: clock-controller@b1a8000 {
   compatible = "qcom,kpss-acc-v2";
   reg = <0x0b1a8000 0x1000>;
  };

  saw6: power-manager@b1a9000 {
   compatible = "qcom,msm8939-saw2-v3.0-cpu", "qcom,saw2";
   reg = <0x0b1a9000 0x1000>;
  };

  acc7: clock-controller@b1b8000 {
   compatible = "qcom,kpss-acc-v2";
   reg = <0x0b1b8000 0x1000>;
  };

  saw7: power-manager@b1b9000 {
   compatible = "qcom,msm8939-saw2-v3.0-cpu", "qcom,saw2";
   reg = <0x0b1b9000 0x1000>;
  };

  a53pll_cci: clock@b1d0000 {
   compatible = "qcom,msm8939-a53pll";
   reg = <0x0b1d0000 0x40>;
   #clock-cells = <0>;
  };

  apcs2: mailbox@b1d1000 {
   compatible = "qcom,msm8939-apcs-kpss-global", "syscon";
   reg = <0x0b1d1000 0x1000>;
   clocks = <&a53pll_cci>, <&gcc 1>, <&rpmcc 0>;
   clock-names = "pll", "aux", "ref";
   #clock-cells = <0>;
   #mbox-cells = <1>;
  };
 };

 thermal_zones: thermal-zones {
  cpu0-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens 5>;

   trips {
    cpu0_alert: trip0 {
     temperature = <75000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu0_crit: trip1 {
     temperature = <115000>;
     hysteresis = <0>;
     type = "critical";
    };
   };

   cooling-maps {
    map0 {
     trip = <&cpu0_alert>;
     cooling-device = <&CPU0 (~0) (~0)>,
        <&CPU1 (~0) (~0)>,
        <&CPU2 (~0) (~0)>,
        <&CPU3 (~0) (~0)>;
    };
   };
  };

  cpu1-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens 6>;

   trips {
    cpu1_alert: trip0 {
     temperature = <75000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu1_crit: trip1 {
     temperature = <110000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };

   cooling-maps {
    map0 {
     trip = <&cpu1_alert>;
     cooling-device = <&CPU0 (~0) (~0)>,
        <&CPU1 (~0) (~0)>,
        <&CPU2 (~0) (~0)>,
        <&CPU3 (~0) (~0)>;
    };
   };
  };

  cpu2-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens 7>;

   trips {
    cpu2_alert: trip0 {
     temperature = <75000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu2_crit: trip1 {
     temperature = <110000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };

   cooling-maps {
    map0 {
     trip = <&cpu2_alert>;
     cooling-device = <&CPU0 (~0) (~0)>,
        <&CPU1 (~0) (~0)>,
        <&CPU2 (~0) (~0)>,
        <&CPU3 (~0) (~0)>;
    };
   };
  };

  cpu3-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens 8>;

   trips {
    cpu3_alert: trip0 {
     temperature = <75000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu3_crit: trip1 {
     temperature = <110000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };

   cooling-maps {
    map0 {
     trip = <&cpu3_alert>;
     cooling-device = <&CPU0 (~0) (~0)>,
        <&CPU1 (~0) (~0)>,
        <&CPU2 (~0) (~0)>,
        <&CPU3 (~0) (~0)>;
    };
   };
  };

  cpu4567-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens 9>;

   trips {
    cpu4567_alert: trip0 {
     temperature = <75000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu4567_crit: trip1 {
     temperature = <110000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };

   cooling-maps {
    map0 {
     trip = <&cpu4567_alert>;
     cooling-device = <&CPU4 (~0) (~0)>,
        <&CPU5 (~0) (~0)>,
        <&CPU6 (~0) (~0)>,
        <&CPU7 (~0) (~0)>;
    };
   };
  };

  gpu-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens 3>;

   trips {
    gpu_alert0: trip-point0 {
     temperature = <75000>;
     hysteresis = <2000>;
     type = "passive";
    };

    gpu_crit: gpu_crit {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };
  };

  modem1-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens 0>;

   trips {
    modem1_alert0: trip-point0 {
     temperature = <85000>;
     hysteresis = <2000>;
     type = "hot";
    };
   };
  };

  modem2-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens 2>;

   trips {
    modem2_alert0: trip-point0 {
     temperature = <85000>;
     hysteresis = <2000>;
     type = "hot";
    };
   };
  };

  camera-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens 1>;

   trips {
    cam_alert0: trip-point0 {
     temperature = <75000>;
     hysteresis = <2000>;
     type = "hot";
    };
   };
  };
 };

 timer {
  compatible = "arm,armv8-timer";
  interrupts = <1 2 ((((1 << (8)) - 1) << 8) | 8)>,
        <1 3 ((((1 << (8)) - 1) << 8) | 8)>,
        <1 4 ((((1 << (8)) - 1) << 8) | 8)>,
        <1 1 ((((1 << (8)) - 1) << 8) | 8)>;
 };
};
# 11 "../arch/arm64/boot/dts/qcom/apq8039-t2.dts" 2
# 1 "../arch/arm64/boot/dts/qcom/msm8939-pm8916.dtsi" 1
# 11 "../arch/arm64/boot/dts/qcom/msm8939-pm8916.dtsi"
# 1 "../arch/arm64/boot/dts/qcom/msm8939.dtsi" 1
# 15 "../arch/arm64/boot/dts/qcom/msm8939.dtsi"
/ {
 interrupt-parent = <&intc>;






 #address-cells = <2>;
 #size-cells = <2>;

 clocks {
  xo_board: xo-board {
   compatible = "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <19200000>;
  };

  sleep_clk: sleep-clk {
   compatible = "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <32768>;
  };
 };

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;

  CPU0: cpu@100 {
   compatible = "arm,cortex-a53";
   device_type = "cpu";
   enable-method = "spin-table";
   reg = <0x100>;
   next-level-cache = <&L2_1>;
   qcom,acc = <&acc0>;
   qcom,saw = <&saw0>;
   cpu-idle-states = <&CPU_SLEEP_0>;
   clocks = <&apcs1_mbox>;
   #cooling-cells = <2>;
   L2_1: l2-cache {
    compatible = "cache";
    cache-level = <2>;
    cache-unified;
   };
  };

  CPU1: cpu@101 {
   compatible = "arm,cortex-a53";
   device_type = "cpu";
   enable-method = "spin-table";
   reg = <0x101>;
   next-level-cache = <&L2_1>;
   qcom,acc = <&acc1>;
   qcom,saw = <&saw1>;
   cpu-idle-states = <&CPU_SLEEP_0>;
   clocks = <&apcs1_mbox>;
   #cooling-cells = <2>;
  };

  CPU2: cpu@102 {
   compatible = "arm,cortex-a53";
   device_type = "cpu";
   enable-method = "spin-table";
   reg = <0x102>;
   next-level-cache = <&L2_1>;
   qcom,acc = <&acc2>;
   qcom,saw = <&saw2>;
   cpu-idle-states = <&CPU_SLEEP_0>;
   clocks = <&apcs1_mbox>;
   #cooling-cells = <2>;
  };

  CPU3: cpu@103 {
   compatible = "arm,cortex-a53";
   device_type = "cpu";
   enable-method = "spin-table";
   reg = <0x103>;
   next-level-cache = <&L2_1>;
   qcom,acc = <&acc3>;
   qcom,saw = <&saw3>;
   cpu-idle-states = <&CPU_SLEEP_0>;
   clocks = <&apcs1_mbox>;
   #cooling-cells = <2>;
  };

  CPU4: cpu@0 {
   compatible = "arm,cortex-a53";
   device_type = "cpu";
   enable-method = "spin-table";
   reg = <0x0>;
   qcom,acc = <&acc4>;
   qcom,saw = <&saw4>;
   cpu-idle-states = <&CPU_SLEEP_0>;
   clocks = <&apcs0_mbox>;
   #cooling-cells = <2>;
   next-level-cache = <&L2_0>;
   L2_0: l2-cache {
    compatible = "cache";
    cache-level = <2>;
    cache-unified;
   };
  };

  CPU5: cpu@1 {
   compatible = "arm,cortex-a53";
   device_type = "cpu";
   enable-method = "spin-table";
   reg = <0x1>;
   next-level-cache = <&L2_0>;
   qcom,acc = <&acc5>;
   qcom,saw = <&saw5>;
   cpu-idle-states = <&CPU_SLEEP_0>;
   clocks = <&apcs0_mbox>;
   #cooling-cells = <2>;
  };

  CPU6: cpu@2 {
   compatible = "arm,cortex-a53";
   device_type = "cpu";
   enable-method = "spin-table";
   reg = <0x2>;
   next-level-cache = <&L2_0>;
   qcom,acc = <&acc6>;
   qcom,saw = <&saw6>;
   cpu-idle-states = <&CPU_SLEEP_0>;
   clocks = <&apcs0_mbox>;
   #cooling-cells = <2>;
  };

  CPU7: cpu@3 {
   compatible = "arm,cortex-a53";
   device_type = "cpu";
   enable-method = "spin-table";
   reg = <0x3>;
   next-level-cache = <&L2_0>;
   qcom,acc = <&acc7>;
   qcom,saw = <&saw7>;
   cpu-idle-states = <&CPU_SLEEP_0>;
   clocks = <&apcs0_mbox>;
   #cooling-cells = <2>;
  };

  idle-states {
   CPU_SLEEP_0: cpu-sleep-0 {
    compatible = "arm,idle-state";
    entry-latency-us = <130>;
    exit-latency-us = <150>;
    min-residency-us = <2000>;
    local-timer-stop;
   };
  };
 };
# 180 "../arch/arm64/boot/dts/qcom/msm8939.dtsi"
 cpu-map {

  cluster0 {
   core0 {
    cpu = <&CPU4>;
   };

   core1 {
    cpu = <&CPU5>;
   };

   core2 {
    cpu = <&CPU6>;
   };

   core3 {
    cpu = <&CPU7>;
   };
  };



  cluster1 {
   core0 {
    cpu = <&CPU0>;
   };

   core1 {
    cpu = <&CPU1>;
   };

   core2 {
    cpu = <&CPU2>;
   };

   core3 {
    cpu = <&CPU3>;
   };
  };
 };

 firmware {
  scm: scm {
   compatible = "qcom,scm-msm8916", "qcom,scm";
   clocks = <&gcc 104>,
     <&gcc 103>,
     <&gcc 102>;
   clock-names = "core", "bus", "iface";
   #reset-cells = <1>;

   qcom,dload-mode = <&tcsr 0x6100>;
  };
 };

 memory@80000000 {
  device_type = "memory";

  reg = <0x0 0x80000000 0x0 0x0>;
 };

 pmu {
  compatible = "arm,cortex-a53-pmu";
  interrupts = <1 7 ((((1 << (8)) - 1) << 8) | 4)>;
 };

 rpm: remoteproc {
  compatible = "qcom,msm8936-rpm-proc", "qcom,rpm-proc";

  smd-edge {
   interrupts = <0 168 1>;
   qcom,ipc = <&apcs1_mbox 8 0>;
   qcom,smd-edge = <15>;

   rpm_requests: rpm-requests {
    compatible = "qcom,rpm-msm8936";
    qcom,smd-channels = "rpm_requests";

    rpmcc: clock-controller {
     compatible = "qcom,rpmcc-msm8936", "qcom,rpmcc";
     #clock-cells = <1>;
     clock-names = "xo";
     clocks = <&xo_board>;
    };

    rpmpd: power-controller {
     compatible = "qcom,msm8939-rpmpd";
     #power-domain-cells = <1>;
     operating-points-v2 = <&rpmpd_opp_table>;

     rpmpd_opp_table: opp-table {
      compatible = "operating-points-v2";

      rpmpd_opp_ret: opp1 {
       opp-level = <1>;
      };

      rpmpd_opp_svs_krait: opp2 {
       opp-level = <2>;
      };

      rpmpd_opp_svs_soc: opp3 {
       opp-level = <3>;
      };

      rpmpd_opp_nom: opp4 {
       opp-level = <4>;
      };

      rpmpd_opp_turbo: opp5 {
       opp-level = <5>;
      };

      rpmpd_opp_super_turbo: opp6 {
       opp-level = <6>;
      };
     };
    };
   };
  };
 };

 reserved-memory {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  tz-apps@86000000 {
   reg = <0x0 0x86000000 0x0 0x300000>;
   no-map;
  };

  smem@86300000 {
   compatible = "qcom,smem";
   reg = <0x0 0x86300000 0x0 0x100000>;
   no-map;

   hwlocks = <&tcsr_mutex 3>;
   qcom,rpm-msg-ram = <&rpm_msg_ram>;
  };

  hypervisor@86400000 {
   reg = <0x0 0x86400000 0x0 0x100000>;
   no-map;
  };

  tz@86500000 {
   reg = <0x0 0x86500000 0x0 0x180000>;
   no-map;
  };

  reserved@86680000 {
   reg = <0x0 0x86680000 0x0 0x80000>;
   no-map;
  };

  rmtfs@86700000 {
   compatible = "qcom,rmtfs-mem";
   reg = <0x0 0x86700000 0x0 0xe0000>;
   no-map;

   qcom,client-id = <1>;
  };

  rfsa@867e0000 {
   reg = <0x0 0x867e0000 0x0 0x20000>;
   no-map;
  };

  mpss_mem: mpss@86800000 {
   reg = <0x0 0x86800000 0x0 0x5500000>;
   no-map;
  };

  wcnss_mem: wcnss@8bd00000 {
   reg = <0x0 0x8bd00000 0x0 0x600000>;
   no-map;
  };

  venus_mem: venus@8c300000 {
   reg = <0x0 0x8c300000 0x0 0x800000>;
   no-map;
  };

  mba_mem: mba@8cb00000 {
   reg = <0x0 0x8cb00000 0x0 0x100000>;
   no-map;
  };
 };

 smp2p-hexagon {
  compatible = "qcom,smp2p";
  qcom,smem = <435>, <428>;

  interrupts = <0 27 1>;

  mboxes = <&apcs1_mbox 14>;

  qcom,local-pid = <0>;
  qcom,remote-pid = <1>;

  hexagon_smp2p_out: master-kernel {
   qcom,entry-name = "master-kernel";

   #qcom,smem-state-cells = <1>;
  };

  hexagon_smp2p_in: slave-kernel {
   qcom,entry-name = "slave-kernel";

   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 smp2p-wcnss {
  compatible = "qcom,smp2p";
  qcom,smem = <451>, <431>;

  interrupts = <0 143 1>;

  mboxes = <&apcs1_mbox 18>;

  qcom,local-pid = <0>;
  qcom,remote-pid = <4>;

  wcnss_smp2p_in: slave-kernel {
   qcom,entry-name = "slave-kernel";

   interrupt-controller;
   #interrupt-cells = <2>;
  };

  wcnss_smp2p_out: master-kernel {
   qcom,entry-name = "master-kernel";

   #qcom,smem-state-cells = <1>;
  };
 };

 smsm {
  compatible = "qcom,smsm";

  #address-cells = <1>;
  #size-cells = <0>;

  qcom,ipc-1 = <&apcs1_mbox 8 13>;
  qcom,ipc-3 = <&apcs1_mbox 8 19>;

  apps_smsm: apps@0 {
   reg = <0>;

   #qcom,smem-state-cells = <1>;
  };

  hexagon_smsm: hexagon@1 {
   reg = <1>;
   interrupts = <0 26 1>;

   interrupt-controller;
   #interrupt-cells = <2>;
  };

  wcnss_smsm: wcnss@6 {
   reg = <6>;
   interrupts = <0 144 1>;

   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 soc: soc@0 {
  compatible = "simple-bus";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0 0 0 0xffffffff>;

  rng@22000 {
   compatible = "qcom,prng";
   reg = <0x00022000 0x200>;
   clocks = <&gcc 121>;
   clock-names = "core";
  };

  qfprom: qfprom@5c000 {
   compatible = "qcom,msm8916-qfprom", "qcom,qfprom";
   reg = <0x0005c000 0x1000>;
   #address-cells = <1>;
   #size-cells = <1>;

   tsens_base1: base1@a0 {
    reg = <0xa0 0x1>;
    bits = <0 8>;
   };

   tsens_s6_p1: s6-p1@a1 {
    reg = <0xa1 0x1>;
    bits = <0 6>;
   };

   tsens_s6_p2: s6-p2@a1 {
    reg = <0xa1 0x2>;
    bits = <6 6>;
   };

   tsens_s7_p1: s7-p1@a2 {
    reg = <0xa2 0x2>;
    bits = <4 6>;
   };

   tsens_s7_p2: s7-p2@a3 {
    reg = <0xa3 0x1>;
    bits = <2 6>;
   };

   tsens_s8_p1: s8-p1@a4 {
    reg = <0xa4 0x1>;
    bits = <0 6>;
   };

   tsens_s8_p2: s8-p2@a4 {
    reg = <0xa4 0x2>;
    bits = <6 6>;
   };

   tsens_s9_p1: s9-p1@a5 {
    reg = <0xa5 0x2>;
    bits = <4 6>;
   };

   tsens_s9_p2: s9-p2@a6 {
    reg = <0xa6 0x1>;
    bits = <2 6>;
   };

   tsens_base2: base2@a7 {
    reg = <0xa7 0x1>;
    bits = <0 8>;
   };

   tsens_mode: mode@d0 {
    reg = <0xd0 0x1>;
    bits = <0 3>;
   };

   tsens_s0_p1: s0-p1@d0 {
    reg = <0xd0 0x2>;
    bits = <3 6>;
   };

   tsens_s0_p2: s0-p1@d1 {
    reg = <0xd1 0x1>;
    bits = <1 6>;
   };

   tsens_s1_p1: s1-p1@d1 {
    reg = <0xd1 0x2>;
    bits = <7 6>;
   };

   tsens_s1_p2: s1-p2@d2 {
    reg = <0xd2 0x2>;
    bits = <5 6>;
   };

   tsens_s2_p1: s2-p1@d3 {
    reg = <0xd3 0x2>;
    bits = <3 6>;
   };

   tsens_s2_p2: s2-p2@d4 {
    reg = <0xd4 0x1>;
    bits = <1 6>;
   };

   tsens_s3_p1: s3-p1@d4 {
    reg = <0xd4 0x2>;
    bits = <7 6>;
   };

   tsens_s3_p2: s3-p2@d5 {
    reg = <0xd5 0x2>;
    bits = <5 6>;
   };

   tsens_s5_p1: s5-p1@d6 {
    reg = <0xd6 0x2>;
    bits = <3 6>;
   };

   tsens_s5_p2: s5-p2@d7 {
    reg = <0xd7 0x1>;
    bits = <1 6>;
   };
  };

  rpm_msg_ram: sram@60000 {
   compatible = "qcom,rpm-msg-ram";
   reg = <0x00060000 0x8000>;
  };

  bimc: interconnect@400000 {
   compatible = "qcom,msm8939-bimc";
   reg = <0x00400000 0x62000>;
   clock-names = "bus", "bus_a";
   clocks = <&rpmcc 6>,
     <&rpmcc 7>;
   #interconnect-cells = <1>;
  };

  tsens: thermal-sensor@4a9000 {
   compatible = "qcom,msm8939-tsens", "qcom,tsens-v0_1";
   reg = <0x004a9000 0x1000>,
         <0x004a8000 0x1000>;
   nvmem-cells = <&tsens_mode>,
          <&tsens_base1>, <&tsens_base2>,
          <&tsens_s0_p1>, <&tsens_s0_p2>,
          <&tsens_s1_p1>, <&tsens_s1_p2>,
          <&tsens_s2_p1>, <&tsens_s2_p2>,
          <&tsens_s3_p1>, <&tsens_s3_p2>,
          <&tsens_s5_p1>, <&tsens_s5_p2>,
          <&tsens_s6_p1>, <&tsens_s6_p2>,
          <&tsens_s7_p1>, <&tsens_s7_p2>,
          <&tsens_s8_p1>, <&tsens_s8_p2>,
          <&tsens_s9_p1>, <&tsens_s9_p2>;
   nvmem-cell-names = "mode",
        "base1", "base2",
        "s0_p1", "s0_p2",
        "s1_p1", "s1_p2",
        "s2_p1", "s2_p2",
        "s3_p1", "s3_p2",
        "s5_p1", "s5_p2",
        "s6_p1", "s6_p2",
        "s7_p1", "s7_p2",
        "s8_p1", "s8_p2",
        "s9_p1", "s9_p2";
   #qcom,sensors = <9>;
   interrupts = <0 184 4>;
   interrupt-names = "uplow";
   #thermal-sensor-cells = <1>;
  };

  restart@4ab000 {
   compatible = "qcom,pshold";
   reg = <0x004ab000 0x4>;
  };

  pcnoc: interconnect@500000 {
   compatible = "qcom,msm8939-pcnoc";
   reg = <0x00500000 0x11000>;
   clock-names = "bus", "bus_a";
   clocks = <&rpmcc 2>,
     <&rpmcc 3>;
   #interconnect-cells = <1>;
  };

  snoc: interconnect@580000 {
   compatible = "qcom,msm8939-snoc";
   reg = <0x00580000 0x14080>;
   clock-names = "bus", "bus_a";
   clocks = <&rpmcc 4>,
     <&rpmcc 5>;
   #interconnect-cells = <1>;

   snoc_mm: interconnect-snoc {
    compatible = "qcom,msm8939-snoc-mm";
    clock-names = "bus", "bus_a";
    clocks = <&rpmcc 100>,
      <&rpmcc 101>;
    #interconnect-cells = <1>;
   };
  };

  tlmm: pinctrl@1000000 {
   compatible = "qcom,msm8916-pinctrl";
   reg = <0x01000000 0x300000>;
   interrupts = <0 208 4>;
   gpio-controller;
   gpio-ranges = <&tlmm 0 0 122>;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;

   blsp_i2c1_default: blsp-i2c1-default-state {
    pins = "gpio2", "gpio3";
    function = "blsp_i2c1";
    drive-strength = <2>;
    bias-disable;
   };

   blsp_i2c1_sleep: blsp-i2c1-sleep-state {
    pins = "gpio2", "gpio3";
    function = "gpio";
    drive-strength = <2>;
    bias-disable;
   };

   blsp_i2c2_default: blsp-i2c2-default-state {
    pins = "gpio6", "gpio7";
    function = "blsp_i2c2";
    drive-strength = <2>;
    bias-disable;
   };

   blsp_i2c2_sleep: blsp-i2c2-sleep-state {
    pins = "gpio6", "gpio7";
    function = "gpio";
    drive-strength = <2>;
    bias-disable;
   };

   blsp_i2c3_default: blsp-i2c3-default-state {
    pins = "gpio10", "gpio11";
    function = "blsp_i2c3";
    drive-strength = <2>;
    bias-disable;
   };

   blsp_i2c3_sleep: blsp-i2c3-sleep-state {
    pins = "gpio10", "gpio11";
    function = "gpio";
    drive-strength = <2>;
    bias-disable;
   };

   blsp_i2c4_default: blsp-i2c4-default-state {
    pins = "gpio14", "gpio15";
    function = "blsp_i2c4";
    drive-strength = <2>;
    bias-disable;
   };

   blsp_i2c4_sleep: blsp-i2c4-sleep-state {
    pins = "gpio14", "gpio15";
    function = "gpio";
    drive-strength = <2>;
    bias-disable;
   };

   blsp_i2c5_default: blsp-i2c5-default-state {
    pins = "gpio18", "gpio19";
    function = "blsp_i2c5";
    drive-strength = <2>;
    bias-disable;
   };

   blsp_i2c5_sleep: blsp-i2c5-sleep-state {
    pins = "gpio18", "gpio19";
    function = "gpio";
    drive-strength = <2>;
    bias-disable;
   };

   blsp_i2c6_default: blsp-i2c6-default-state {
    pins = "gpio22", "gpio23";
    function = "blsp_i2c6";
    drive-strength = <2>;
    bias-disable;
   };

   blsp_i2c6_sleep: blsp-i2c6-sleep-state {
    pins = "gpio22", "gpio23";
    function = "gpio";
    drive-strength = <2>;
    bias-disable;
   };

   blsp_spi1_default: blsp-spi1-default-state {
    spi-pins {
     pins = "gpio0", "gpio1", "gpio3";
     function = "blsp_spi1";
     drive-strength = <12>;
     bias-disable;
    };

    cs-pins {
     pins = "gpio2";
     function = "gpio";
     drive-strength = <16>;
     bias-disable;
     output-high;
    };
   };

   blsp_spi1_sleep: blsp-spi1-sleep-state {
    pins = "gpio0", "gpio1", "gpio2", "gpio3";
    function = "gpio";
    drive-strength = <2>;
    bias-pull-down;
   };

   blsp_spi2_default: blsp-spi2-default-state {
    spi-pins {
     pins = "gpio4", "gpio5", "gpio7";
     function = "blsp_spi2";
     drive-strength = <12>;
     bias-disable;
    };

    cs-pins {
     pins = "gpio6";
     function = "gpio";
     drive-strength = <16>;
     bias-disable;
     output-high;
    };
   };

   blsp_spi2_sleep: blsp-spi2-sleep-state {
    pins = "gpio4", "gpio5", "gpio6", "gpio7";
    function = "gpio";
    drive-strength = <2>;
    bias-pull-down;
   };

   blsp_spi3_default: blsp-spi3-default-state {
    spi-pins {
     pins = "gpio8", "gpio9", "gpio11";
     function = "blsp_spi3";
     drive-strength = <12>;
     bias-disable;
    };

    cs-pins {
     pins = "gpio10";
     function = "gpio";
     drive-strength = <16>;
     bias-disable;
     output-high;
    };
   };

   blsp_spi3_sleep: blsp-spi3-sleep-state {
    pins = "gpio8", "gpio9", "gpio10", "gpio11";
    function = "gpio";
    drive-strength = <2>;
    bias-pull-down;
   };

   blsp_spi4_default: blsp-spi4-default-state {
    spi-pins {
     pins = "gpio12", "gpio13", "gpio15";
     function = "blsp_spi4";
     drive-strength = <12>;
     bias-disable;
    };

    cs-pins {
     pins = "gpio14";
     function = "gpio";
     drive-strength = <16>;
     bias-disable;
     output-high;
    };
   };

   blsp_spi4_sleep: blsp-spi4-sleep-state {
    pins = "gpio12", "gpio13", "gpio14", "gpio15";
    function = "gpio";
    drive-strength = <2>;
    bias-pull-down;
   };

   blsp_spi5_default: blsp-spi5-default-state {
    spi-pins {
     pins = "gpio16", "gpio17", "gpio19";
     function = "blsp_spi5";
     drive-strength = <12>;
     bias-disable;
    };

    cs-pins {
     pins = "gpio18";
     function = "gpio";
     drive-strength = <16>;
     bias-disable;
     output-high;
    };
   };

   blsp_spi5_sleep: blsp-spi5-sleep-state {
    pins = "gpio16", "gpio17", "gpio18", "gpio19";
    function = "gpio";
    drive-strength = <2>;
    bias-pull-down;
   };

   blsp_spi6_default: blsp-spi6-default-state {
    spi-pins {
     pins = "gpio20", "gpio21", "gpio23";
     function = "blsp_spi6";
     drive-strength = <12>;
     bias-disable;
    };

    cs-pins {
     pins = "gpio22";
     function = "gpio";
     drive-strength = <16>;
     bias-disable;
     output-high;
    };
   };

   blsp_spi6_sleep: blsp-spi6-sleep-state {
    pins = "gpio20", "gpio21", "gpio22", "gpio23";
    function = "gpio";
    drive-strength = <2>;
    bias-pull-down;
   };

   blsp_uart1_default: blsp-uart1-default-state {
    pins = "gpio0", "gpio1", "gpio2", "gpio3";
    function = "blsp_uart1";
    drive-strength = <16>;
    bias-disable;
   };

   blsp_uart1_sleep: blsp-uart1-sleep-state {
    pins = "gpio0", "gpio1", "gpio2", "gpio3";
    function = "gpio";
    drive-strength = <2>;
    bias-pull-down;
   };

   blsp_uart2_default: blsp-uart2-default-state {
    pins = "gpio4", "gpio5";
    function = "blsp_uart2";
    drive-strength = <16>;
    bias-disable;
   };

   blsp_uart2_sleep: blsp-uart2-sleep-state {
    pins = "gpio4", "gpio5";
    function = "gpio";
    drive-strength = <2>;
    bias-pull-down;
   };

   camera_front_default: camera-front-default-state {
    pwdn-pins {
     pins = "gpio33";
     function = "gpio";
     drive-strength = <16>;
     bias-disable;
    };

    rst-pins {
     pins = "gpio28";
     function = "gpio";
     drive-strength = <16>;
     bias-disable;
    };

    mclk1-pins {
     pins = "gpio27";
     function = "cam_mclk1";
     drive-strength = <16>;
     bias-disable;
    };
   };

   camera_rear_default: camera-rear-default-state {
    pwdn-pins {
     pins = "gpio34";
     function = "gpio";
     drive-strength = <16>;
     bias-disable;
    };

    rst-pins {
     pins = "gpio35";
     function = "gpio";
     drive-strength = <16>;
     bias-disable;
    };

    mclk0-pins {
     pins = "gpio26";
     function = "cam_mclk0";
     drive-strength = <16>;
     bias-disable;
    };
   };

   cci0_default: cci0-default-state {
    pins = "gpio29", "gpio30";
    function = "cci_i2c";
    drive-strength = <16>;
    bias-disable;
   };

   cdc_dmic_default: cdc-dmic-default-state {
    clk-pins {
     pins = "gpio0";
     function = "dmic0_clk";
     drive-strength = <8>;
    };

    data-pins {
     pins = "gpio1";
     function = "dmic0_data";
     drive-strength = <8>;
    };
   };

   cdc_dmic_sleep: cdc-dmic-sleep-state {
    clk-pins {
     pins = "gpio0";
     function = "dmic0_clk";
     drive-strength = <2>;
     bias-disable;
    };

    data-pins {
     pins = "gpio1";
     function = "dmic0_data";
     drive-strength = <2>;
     bias-disable;
    };
   };

   cdc_pdm_default: cdc-pdm-default-state {
    pins = "gpio63", "gpio64", "gpio65", "gpio66",
           "gpio67", "gpio68";
    function = "cdc_pdm0";
    drive-strength = <8>;
    bias-disable;
   };

   cdc_pdm_sleep: cdc-pdm-sleep-state {
    pins = "gpio63", "gpio64", "gpio65", "gpio66",
           "gpio67", "gpio68";
    function = "cdc_pdm0";
    drive-strength = <2>;
    bias-pull-down;
   };

   pri_mi2s_default: mi2s-pri-default-state {
    pins = "gpio113", "gpio114", "gpio115", "gpio116";
    function = "pri_mi2s";
    drive-strength = <8>;
    bias-disable;
   };

   pri_mi2s_sleep: mi2s-pri-sleep-state {
    pins = "gpio113", "gpio114", "gpio115", "gpio116";
    function = "pri_mi2s";
    drive-strength = <2>;
    bias-disable;
   };

   pri_mi2s_mclk_default: mi2s-pri-mclk-default-state {
    pins = "gpio116";
    function = "pri_mi2s";
    drive-strength = <8>;
    bias-disable;
   };

   pri_mi2s_mclk_sleep: mi2s-pri-mclk-sleep-state {
    pins = "gpio116";
    function = "pri_mi2s";
    drive-strength = <2>;
    bias-disable;
   };

   pri_mi2s_ws_default: mi2s-pri-ws-default-state {
    pins = "gpio110";
    function = "pri_mi2s_ws";
    drive-strength = <8>;
    bias-disable;
   };

   pri_mi2s_ws_sleep: mi2s-pri-ws-sleep-state {
    pins = "gpio110";
    function = "pri_mi2s_ws";
    drive-strength = <2>;
    bias-disable;
   };

   sec_mi2s_default: mi2s-sec-default-state {
    pins = "gpio112", "gpio117", "gpio118", "gpio119";
    function = "sec_mi2s";
    drive-strength = <8>;
    bias-disable;
   };

   sec_mi2s_sleep: mi2s-sec-sleep-state {
    pins = "gpio112", "gpio117", "gpio118", "gpio119";
    function = "sec_mi2s";
    drive-strength = <2>;
    bias-disable;
   };

   sdc1_default: sdc1-default-state {
    clk-pins {
     pins = "sdc1_clk";
     bias-disable;
     drive-strength = <16>;
    };

    cmd-pins {
     pins = "sdc1_cmd";
     bias-pull-up;
     drive-strength = <10>;
    };

    data-pins {
     pins = "sdc1_data";
     bias-pull-up;
     drive-strength = <10>;
    };
   };

   sdc1_sleep: sdc1-sleep-state {
    clk-pins {
     pins = "sdc1_clk";
     bias-disable;
     drive-strength = <2>;
    };

    cmd-pins {
     pins = "sdc1_cmd";
     bias-pull-up;
     drive-strength = <2>;
    };

    data-pins {
     pins = "sdc1_data";
     bias-pull-up;
     drive-strength = <2>;
    };
   };

   sdc2_default: sdc2-default-state {
    clk-pins {
     pins = "sdc2_clk";
     bias-disable;
     drive-strength = <16>;
    };

    cmd-pins {
     pins = "sdc2_cmd";
     bias-pull-up;
     drive-strength = <10>;
    };

    data-pins {
     pins = "sdc2_data";
     bias-pull-up;
     drive-strength = <10>;
    };
   };

   sdc2_sleep: sdc2-sleep-state {
    clk-pins {
     pins = "sdc2_clk";
     bias-disable;
     drive-strength = <2>;
    };

    cmd-pins {
     pins = "sdc2_cmd";
     bias-pull-up;
     drive-strength = <2>;
    };

    data-pins {
     pins = "sdc2_data";
     bias-pull-up;
     drive-strength = <2>;
    };
   };

   wcss_wlan_default: wcss-wlan-default-state {
    pins = "gpio40", "gpio41", "gpio42", "gpio43", "gpio44";
    function = "wcss_wlan";
    drive-strength = <6>;
    bias-pull-up;
   };
  };

  gcc: clock-controller@1800000 {
   compatible = "qcom,gcc-msm8939";
   reg = <0x01800000 0x80000>;
   clocks = <&rpmcc 0>,
     <&sleep_clk>,
     <&mdss_dsi0_phy 1>,
     <&mdss_dsi0_phy 0>,
     <0>,
     <0>,
     <0>;
   clock-names = "xo",
          "sleep_clk",
          "dsi0pll",
          "dsi0pllbyte",
          "ext_mclk",
          "ext_pri_i2s",
          "ext_sec_i2s";
   #clock-cells = <1>;
   #reset-cells = <1>;
   #power-domain-cells = <1>;
  };

  tcsr_mutex: hwlock@1905000 {
   compatible = "qcom,tcsr-mutex";
   reg = <0x01905000 0x20000>;
   #hwlock-cells = <1>;
  };

  tcsr: syscon@1937000 {
   compatible = "qcom,tcsr-msm8916", "syscon";
   reg = <0x01937000 0x30000>;
  };

  mdss: display-subsystem@1a00000 {
   compatible = "qcom,mdss";
   reg = <0x01a00000 0x1000>,
         <0x01ac8000 0x3000>;
   reg-names = "mdss_phys", "vbif_phys";

   interrupts = <0 72 4>;
   interrupt-controller;

   clocks = <&gcc 109>,
     <&gcc 110>,
     <&gcc 115>;
   clock-names = "iface",
          "bus",
          "vsync";

   power-domains = <&gcc 2>;

   #address-cells = <1>;
   #size-cells = <1>;
   #interrupt-cells = <1>;
   ranges;

   status = "disabled";

   mdss_mdp: display-controller@1a01000 {
    compatible = "qcom,mdp5";
    reg = <0x01a01000 0x89000>;
    reg-names = "mdp_phys";

    interrupt-parent = <&mdss>;
    interrupts = <0>;

    clocks = <&gcc 109>,
      <&gcc 110>,
      <&gcc 113>,
      <&gcc 115>;
    clock-names = "iface",
           "bus",
           "core",
           "vsync";

    iommus = <&apps_iommu 4>;

    interconnects = <&snoc_mm 3 &bimc 5>,
      <&snoc_mm 4 &bimc 5>;
    interconnect-names = "mdp0-mem", "mdp1-mem";

    ports {
     #address-cells = <1>;
     #size-cells = <0>;

     port@0 {
      reg = <0>;
      mdss_mdp_intf1_out: endpoint {
       remote-endpoint = <&mdss_dsi0_in>;
      };
     };

     port@1 {
      reg = <1>;
      mdss_mdp_intf2_out: endpoint {
       remote-endpoint = <&mdss_dsi1_in>;
      };
     };
    };
   };

   mdss_dsi0: dsi@1a98000 {
    compatible = "qcom,msm8916-dsi-ctrl",
          "qcom,mdss-dsi-ctrl";
    reg = <0x01a98000 0x25c>;
    reg-names = "dsi_ctrl";

    interrupt-parent = <&mdss>;
    interrupts = <4>;

    clocks = <&gcc 113>,
      <&gcc 109>,
      <&gcc 110>,
      <&gcc 111>,
      <&gcc 114>,
      <&gcc 112>;
    clock-names = "mdp_core",
           "iface",
           "bus",
           "byte",
           "pixel",
           "core";
    assigned-clocks = <&gcc 43>,
        <&gcc 46>;
    assigned-clock-parents = <&mdss_dsi0_phy 0>,
        <&mdss_dsi0_phy 1>;

    phys = <&mdss_dsi0_phy>;
    status = "disabled";

    #address-cells = <1>;
    #size-cells = <0>;

    ports {
     #address-cells = <1>;
     #size-cells = <0>;

     port@0 {
      reg = <0>;
      mdss_dsi0_in: endpoint {
       remote-endpoint = <&mdss_mdp_intf1_out>;
      };
     };

     port@1 {
      reg = <1>;
      mdss_dsi0_out: endpoint {
      };
     };
    };
   };

   mdss_dsi0_phy: phy@1a98300 {
    compatible = "qcom,dsi-phy-28nm-lp";
    reg = <0x01a98300 0xd4>,
          <0x01a98500 0x280>,
          <0x01a98780 0x30>;
    reg-names = "dsi_pll",
         "dsi_phy",
         "dsi_phy_regulator";

    clocks = <&gcc 109>,
      <&rpmcc 0>;
    clock-names = "iface", "ref";

    #clock-cells = <1>;
    #phy-cells = <0>;
    status = "disabled";
   };

   mdss_dsi1: dsi@1aa0000 {
    compatible = "qcom,msm8916-dsi-ctrl",
          "qcom,mdss-dsi-ctrl";
    reg = <0x01aa0000 0x25c>;
    reg-names = "dsi_ctrl";

    interrupt-parent = <&mdss>;
    interrupts = <5>;

    clocks = <&gcc 113>,
      <&gcc 109>,
      <&gcc 110>,
      <&gcc 170>,
      <&gcc 174>,
      <&gcc 172>;
    clock-names = "mdp_core",
           "iface",
           "bus",
           "byte",
           "pixel",
           "core";
    assigned-clocks = <&gcc 169>,
        <&gcc 173>;
    assigned-clock-parents = <&mdss_dsi0_phy 0>,
        <&mdss_dsi0_phy 1>;
    phys = <&mdss_dsi1_phy>;
    status = "disabled";

    ports {
     #address-cells = <1>;
     #size-cells = <0>;

     port@0 {
      reg = <0>;
      mdss_dsi1_in: endpoint {
       remote-endpoint = <&mdss_mdp_intf2_out>;
      };
     };

     port@1 {
      reg = <1>;
      mdss_dsi1_out: endpoint {
      };
     };
    };
   };

   mdss_dsi1_phy: phy@1aa0300 {
    compatible = "qcom,dsi-phy-28nm-lp";
    reg = <0x01aa0300 0xd4>,
          <0x01aa0500 0x280>,
          <0x01aa0780 0x30>;
    reg-names = "dsi_pll",
         "dsi_phy",
         "dsi_phy_regulator";

    clocks = <&gcc 109>,
      <&rpmcc 0>;
    clock-names = "iface", "ref";

    #clock-cells = <1>;
    #phy-cells = <0>;
    status = "disabled";
   };
  };

  gpu@1c00000 {
   compatible = "qcom,adreno-405.0", "qcom,adreno";
   reg = <0x01c00000 0x10000>;
   reg-names = "kgsl_3d0_reg_memory";
   interrupts = <0 33 4>;
   interrupt-names = "kgsl_3d0_irq";
   clock-names = "core",
          "iface",
          "mem",
          "mem_iface",
          "alt_mem_iface",
          "gfx3d",
          "rbbmtimer";
   clocks = <&gcc 118>,
     <&gcc 117>,
     <&gcc 105>,
     <&gcc 142>,
     <&gcc 143>,
     <&gcc 14>,
     <&gcc 185>;
   power-domains = <&gcc 5>;
   operating-points-v2 = <&opp_table>;
   iommus = <&gpu_iommu 1>, <&gpu_iommu 2>;

   opp_table: opp-table {
    compatible = "operating-points-v2";

    opp-550000000 {
     opp-hz = /bits/ 64 <550000000>;
    };

    opp-465000000 {
     opp-hz = /bits/ 64 <465000000>;
    };

    opp-400000000 {
     opp-hz = /bits/ 64 <400000000>;
    };

    opp-220000000 {
     opp-hz = /bits/ 64 <220000000>;
    };

    opp-19200000 {
     opp-hz = /bits/ 64 <19200000>;
    };
   };
  };

  apps_iommu: iommu@1ef0000 {
   compatible = "qcom,msm8916-iommu", "qcom,msm-iommu-v1";
   reg = <0x01ef0000 0x3000>;
   ranges = <0 0x01e20000 0x20000>;
   clocks = <&gcc 129>,
     <&gcc 139>;
   clock-names = "iface", "bus";
   #address-cells = <1>;
   #size-cells = <1>;
   #iommu-cells = <1>;
   qcom,iommu-secure-id = <17>;


   iommu-ctx@4000 {
    compatible = "qcom,msm-iommu-v1-ns";
    reg = <0x4000 0x1000>;
    interrupts = <0 58 4>;
   };


   iommu-ctx@5000 {
    compatible = "qcom,msm-iommu-v1-sec";
    reg = <0x5000 0x1000>;
    interrupts = <0 60 4>;
   };
  };

  gpu_iommu: iommu@1f08000 {
   compatible = "qcom,msm8916-iommu", "qcom,msm-iommu-v1";
   ranges = <0 0x1f08000 0x10000>;
   clocks = <&gcc 129>,
     <&gcc 140>,
     <&gcc 175>;
   clock-names = "iface", "bus", "tbu";
   #address-cells = <1>;
   #size-cells = <1>;
   #iommu-cells = <1>;
   qcom,iommu-secure-id = <18>;


   iommu-ctx@1000 {
    compatible = "qcom,msm-iommu-v1-ns";
    reg = <0x1000 0x1000>;
    interrupts = <0 241 4>;
   };


   iommu-ctx@2000 {
    compatible = "qcom,msm-iommu-v1-ns";
    reg = <0x2000 0x1000>;
    interrupts = <0 242 4>;
   };
  };

  spmi_bus: spmi@200f000 {
   compatible = "qcom,spmi-pmic-arb";
   reg = <0x0200f000 0x001000>,
         <0x02400000 0x400000>,
         <0x02c00000 0x400000>,
         <0x03800000 0x200000>,
         <0x0200a000 0x002100>;
   reg-names = "core", "chnls", "obsrvr", "intr", "cnfg";
   interrupt-names = "periph_irq";
   interrupts = <0 190 4>;
   qcom,ee = <0>;
   qcom,channel = <0>;
   #address-cells = <2>;
   #size-cells = <0>;
   interrupt-controller;
   #interrupt-cells = <4>;
  };

  mpss: remoteproc@4080000 {
   compatible = "qcom,msm8916-mss-pil";
   reg = <0x04080000 0x100>, <0x04020000 0x040>;
   reg-names = "qdsp6", "rmb";
   interrupts-extended = <&intc 0 24 1>,
           <&hexagon_smp2p_in 0 1>,
           <&hexagon_smp2p_in 1 1>,
           <&hexagon_smp2p_in 2 1>,
           <&hexagon_smp2p_in 3 1>;
   interrupt-names = "wdog",
       "fatal",
       "ready",
       "handover",
       "stop-ack";
   clocks = <&gcc 116>,
     <&gcc 160>,
     <&gcc 70>,
     <&rpmcc 0>;
   clock-names = "iface",
          "bus",
          "mem",
          "xo";
   power-domains = <&rpmpd 0>,
     <&rpmpd 6>;
   power-domain-names = "cx", "mx";
   qcom,smem-states = <&hexagon_smp2p_out 0>;
   qcom,smem-state-names = "stop";
   resets = <&scm 0>;
   reset-names = "mss_restart";
   qcom,halt-regs = <&tcsr 0x18000 0x19000 0x1a000>;
   status = "disabled";

   mba {
    memory-region = <&mba_mem>;
   };

   mpss {
    memory-region = <&mpss_mem>;
   };

   smd-edge {
    interrupts = <0 25 1>;

    qcom,smd-edge = <0>;
    mboxes = <&apcs1_mbox 12>;
    qcom,remote-pid = <1>;

    label = "hexagon";
   };
  };

  sound: sound@7702000 {
   compatible = "qcom,apq8016-sbc-sndcard";
   reg = <0x07702000 0x4>,
         <0x07702004 0x4>;
   reg-names = "mic-iomux", "spkr-iomux";
   status = "disabled";
  };

  lpass: audio-controller@7708000 {
   compatible = "qcom,apq8016-lpass-cpu";
   reg = <0x07708000 0x10000>;
   reg-names = "lpass-lpaif";
   interrupts = <0 160 4>;
   interrupt-names = "lpass-irq-lpaif";
   clocks = <&gcc 154>,
     <&gcc 156>,
     <&gcc 156>,
     <&gcc 157>,
     <&gcc 158>,
     <&gcc 150>,
     <&gcc 151>;
   clock-names = "ahbix-clk",
          "mi2s-bit-clk0",
          "mi2s-bit-clk1",
          "mi2s-bit-clk2",
          "mi2s-bit-clk3",
          "pcnoc-mport-clk",
          "pcnoc-sway-clk";
   #sound-dai-cells = <1>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  lpass_codec: audio-codec@771c000 {
   compatible = "qcom,msm8916-wcd-digital-codec";
   reg = <0x0771c000 0x400>;
   clocks = <&gcc 154>,
     <&gcc 159>;
   clock-names = "ahbix-clk", "mclk";
   #sound-dai-cells = <1>;
   status = "disabled";
  };

  sdhc_1: mmc@7824900 {
   compatible = "qcom,msm8916-sdhci", "qcom,sdhci-msm-v4";
   reg = <0x07824900 0x11c>, <0x07824000 0x800>;
   reg-names = "hc", "core";

   interrupts = <0 123 4>,
         <0 138 4>;
   interrupt-names = "hc_irq", "pwr_irq";
   clocks = <&gcc 122>,
     <&gcc 123>,
     <&rpmcc 0>;
   clock-names = "iface", "core", "xo";
   resets = <&gcc 36>;
   pinctrl-0 = <&sdc1_default>;
   pinctrl-1 = <&sdc1_sleep>;
   pinctrl-names = "default", "sleep";
   mmc-ddr-1_8v;
   bus-width = <8>;
   non-removable;
   status = "disabled";
  };

  sdhc_2: mmc@7864900 {
   compatible = "qcom,msm8916-sdhci", "qcom,sdhci-msm-v4";
   reg = <0x07864900 0x11c>, <0x07864000 0x800>;
   reg-names = "hc", "core";

   interrupts = <0 125 4>,
         <0 221 4>;
   interrupt-names = "hc_irq", "pwr_irq";
   clocks = <&gcc 124>,
     <&gcc 125>,
     <&rpmcc 0>;
   clock-names = "iface", "core", "xo";
   resets = <&gcc 37>;
   pinctrl-0 = <&sdc2_default>;
   pinctrl-1 = <&sdc2_sleep>;
   pinctrl-names = "default", "sleep";
   bus-width = <4>;
   status = "disabled";
  };

  blsp_dma: dma-controller@7884000 {
   compatible = "qcom,bam-v1.7.0";
   reg = <0x07884000 0x23000>;
   interrupts = <0 238 4>;
   clocks = <&gcc 54>;
   clock-names = "bam_clk";
   #dma-cells = <1>;
   qcom,ee = <0>;
   qcom,controlled-remotely;
  };

  blsp_uart1: serial@78af000 {
   compatible = "qcom,msm-uartdm-v1.4", "qcom,msm-uartdm";
   reg = <0x078af000 0x200>;
   interrupts = <0 107 4>;
   clocks = <&gcc 68>, <&gcc 54>;
   clock-names = "core", "iface";
   dmas = <&blsp_dma 0>, <&blsp_dma 1>;
   dma-names = "tx", "rx";
   pinctrl-0 = <&blsp_uart1_default>;
   pinctrl-1 = <&blsp_uart1_sleep>;
   pinctrl-names = "default", "sleep";
   status = "disabled";
  };

  blsp_uart2: serial@78b0000 {
   compatible = "qcom,msm-uartdm-v1.4", "qcom,msm-uartdm";
   reg = <0x078b0000 0x200>;
   interrupts = <0 108 4>;
   clocks = <&gcc 69>, <&gcc 54>;
   clock-names = "core", "iface";
   dmas = <&blsp_dma 2>, <&blsp_dma 3>;
   dma-names = "tx", "rx";
   pinctrl-0 = <&blsp_uart2_default>;
   pinctrl-1 = <&blsp_uart2_sleep>;
   pinctrl-names = "default", "sleep";
   status = "disabled";
  };

  blsp_i2c1: i2c@78b5000 {
   compatible = "qcom,i2c-qup-v2.2.1";
   reg = <0x078b5000 0x500>;
   interrupts = <0 95 4>;
   clocks = <&gcc 56>,
     <&gcc 54>;
   clock-names = "core", "iface";
   dmas = <&blsp_dma 4>, <&blsp_dma 5>;
   dma-names = "tx", "rx";
   pinctrl-0 = <&blsp_i2c1_default>;
   pinctrl-1 = <&blsp_i2c1_sleep>;
   pinctrl-names = "default", "sleep";
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  blsp_spi1: spi@78b5000 {
   compatible = "qcom,spi-qup-v2.2.1";
   reg = <0x078b5000 0x500>;
   interrupts = <0 95 4>;
   clocks = <&gcc 57>,
     <&gcc 54>;
   clock-names = "core", "iface";
   dmas = <&blsp_dma 4>, <&blsp_dma 5>;
   dma-names = "tx", "rx";
   pinctrl-0 = <&blsp_spi1_default>;
   pinctrl-1 = <&blsp_spi1_sleep>;
   pinctrl-names = "default", "sleep";
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  blsp_i2c2: i2c@78b6000 {
   compatible = "qcom,i2c-qup-v2.2.1";
   reg = <0x078b6000 0x500>;
   interrupts = <0 96 4>;
   clocks = <&gcc 58>,
     <&gcc 54>;
   clock-names = "core", "iface";
   dmas = <&blsp_dma 6>, <&blsp_dma 7>;
   dma-names = "tx", "rx";
   pinctrl-0 = <&blsp_i2c2_default>;
   pinctrl-1 = <&blsp_i2c2_sleep>;
   pinctrl-names = "default", "sleep";
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  blsp_spi2: spi@78b6000 {
   compatible = "qcom,spi-qup-v2.2.1";
   reg = <0x078b6000 0x500>;
   interrupts = <0 96 4>;
   clocks = <&gcc 59>,
     <&gcc 54>;
   clock-names = "core", "iface";
   dmas = <&blsp_dma 6>, <&blsp_dma 7>;
   dma-names = "tx", "rx";
   pinctrl-0 = <&blsp_spi2_default>;
   pinctrl-1 = <&blsp_spi2_sleep>;
   pinctrl-names = "default", "sleep";
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  blsp_i2c3: i2c@78b7000 {
   compatible = "qcom,i2c-qup-v2.2.1";
   reg = <0x078b7000 0x500>;
   interrupts = <0 97 4>;
   clocks = <&gcc 60>,
     <&gcc 54>;
   clock-names = "core", "iface";
   dmas = <&blsp_dma 8>, <&blsp_dma 9>;
   dma-names = "tx", "rx";
   pinctrl-0 = <&blsp_i2c3_default>;
   pinctrl-1 = <&blsp_i2c3_sleep>;
   pinctrl-names = "default", "sleep";
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  blsp_spi3: spi@78b7000 {
   compatible = "qcom,spi-qup-v2.2.1";
   reg = <0x078b7000 0x500>;
   interrupts = <0 97 4>;
   clocks = <&gcc 61>,
     <&gcc 54>;
   clock-names = "core", "iface";
   dmas = <&blsp_dma 8>, <&blsp_dma 9>;
   dma-names = "tx", "rx";
   pinctrl-0 = <&blsp_spi3_default>;
   pinctrl-1 = <&blsp_spi3_sleep>;
   pinctrl-names = "default", "sleep";
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  blsp_i2c4: i2c@78b8000 {
   compatible = "qcom,i2c-qup-v2.2.1";
   reg = <0x078b8000 0x500>;
   interrupts = <0 98 4>;
   clocks = <&gcc 62>,
     <&gcc 54>;
   clock-names = "core", "iface";
   dmas = <&blsp_dma 10>, <&blsp_dma 11>;
   dma-names = "tx", "rx";
   pinctrl-0 = <&blsp_i2c4_default>;
   pinctrl-1 = <&blsp_i2c4_sleep>;
   pinctrl-names = "default", "sleep";
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  blsp_spi4: spi@78b8000 {
   compatible = "qcom,spi-qup-v2.2.1";
   reg = <0x078b8000 0x500>;
   interrupts = <0 98 4>;
   clocks = <&gcc 63>,
     <&gcc 54>;
   clock-names = "core", "iface";
   dmas = <&blsp_dma 10>, <&blsp_dma 11>;
   dma-names = "tx", "rx";
   pinctrl-0 = <&blsp_spi4_default>;
   pinctrl-1 = <&blsp_spi4_sleep>;
   pinctrl-names = "default", "sleep";
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  blsp_i2c5: i2c@78b9000 {
   compatible = "qcom,i2c-qup-v2.2.1";
   reg = <0x078b9000 0x500>;
   interrupts = <0 99 4>;
   clocks = <&gcc 64>,
     <&gcc 54>;
   clock-names = "core", "iface";
   dmas = <&blsp_dma 12>, <&blsp_dma 13>;
   dma-names = "tx", "rx";
   pinctrl-0 = <&blsp_i2c5_default>;
   pinctrl-1 = <&blsp_i2c5_sleep>;
   pinctrl-names = "default", "sleep";
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  blsp_spi5: spi@78b9000 {
   compatible = "qcom,spi-qup-v2.2.1";
   reg = <0x078b9000 0x500>;
   interrupts = <0 99 4>;
   clocks = <&gcc 65>,
     <&gcc 54>;
   clock-names = "core", "iface";
   dmas = <&blsp_dma 12>, <&blsp_dma 13>;
   dma-names = "tx", "rx";
   pinctrl-0 = <&blsp_spi5_default>;
   pinctrl-1 = <&blsp_spi5_sleep>;
   pinctrl-names = "default", "sleep";
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  blsp_i2c6: i2c@78ba000 {
   compatible = "qcom,i2c-qup-v2.2.1";
   reg = <0x078ba000 0x500>;
   interrupts = <0 100 4>;
   clocks = <&gcc 66>,
     <&gcc 54>;
   clock-names = "core", "iface";
   dmas = <&blsp_dma 14>, <&blsp_dma 15>;
   dma-names = "tx", "rx";
   pinctrl-0 = <&blsp_i2c6_default>;
   pinctrl-1 = <&blsp_i2c6_sleep>;
   pinctrl-names = "default", "sleep";
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  blsp_spi6: spi@78ba000 {
   compatible = "qcom,spi-qup-v2.2.1";
   reg = <0x078ba000 0x500>;
   interrupts = <0 100 4>;
   clocks = <&gcc 67>,
     <&gcc 54>;
   clock-names = "core", "iface";
   dmas = <&blsp_dma 14>, <&blsp_dma 15>;
   dma-names = "tx", "rx";
   pinctrl-0 = <&blsp_spi6_default>;
   pinctrl-1 = <&blsp_spi6_sleep>;
   pinctrl-names = "default", "sleep";
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  usb: usb@78d9000 {
   compatible = "qcom,ci-hdrc";
   reg = <0x078d9000 0x200>,
         <0x078d9200 0x200>;
   interrupts = <0 134 4>,
         <0 140 4>;
   clocks = <&gcc 133>,
     <&gcc 134>;
   clock-names = "iface", "core";
   assigned-clocks = <&gcc 134>;
   assigned-clock-rates = <80000000>;
   resets = <&gcc 34>;
   reset-names = "core";
   #reset-cells = <1>;
   phy_type = "ulpi";
   dr_mode = "otg";
   adp-disable;
   hnp-disable;
   srp-disable;
   ahb-burst-config = <0>;
   phy-names = "usb-phy";
   phys = <&usb_hs_phy>;
   status = "disabled";

   ulpi {
    usb_hs_phy: phy {
     compatible = "qcom,usb-hs-phy-msm8916",
           "qcom,usb-hs-phy";
     clocks = <&rpmcc 0>,
       <&gcc 132>;
     clock-names = "ref", "sleep";
     resets = <&gcc 35>, <&usb 0>;
     reset-names = "phy", "por";
     #phy-cells = <0>;
     qcom,init-seq = /bits/ 8 <0x0 0x44>,
         <0x1 0x6b>,
         <0x2 0x24>,
         <0x3 0x13>;
    };
   };
  };

  wcnss: remoteproc@a204000 {
   compatible = "qcom,pronto-v2-pil", "qcom,pronto";
   interrupts-extended = <&intc 0 149 1>,
           <&wcnss_smp2p_in 0 1>,
           <&wcnss_smp2p_in 1 1>,
           <&wcnss_smp2p_in 2 1>,
           <&wcnss_smp2p_in 3 1>;
   interrupt-names = "wdog",
       "fatal",
       "ready",
       "handover",
       "stop-ack";
   reg = <0x0a204000 0x2000>,
         <0x0a202000 0x1000>,
         <0x0a21b000 0x3000>;
   reg-names = "ccu", "dxe", "pmu";

   memory-region = <&wcnss_mem>;

   power-domains = <&rpmpd 3>,
     <&rpmpd 6>;
   power-domain-names = "cx", "mx";

   qcom,smem-states = <&wcnss_smp2p_out 0>;
   qcom,smem-state-names = "stop";

   pinctrl-names = "default";
   pinctrl-0 = <&wcss_wlan_default>;

   status = "disabled";

   wcnss_iris: iris {

    clocks = <&rpmcc 16>;
    clock-names = "xo";
   };

   smd-edge {
    interrupts = <0 142 1>;
    qcom,ipc = <&apcs1_mbox 8 17>;
    qcom,smd-edge = <6>;
    qcom,remote-pid = <4>;

    label = "pronto";

    wcnss {
     compatible = "qcom,wcnss";
     qcom,smd-channels = "WCNSS_CTRL";

     qcom,mmio = <&wcnss>;

     wcnss_bt: bluetooth {
      compatible = "qcom,wcnss-bt";
     };

     wcnss_wifi: wifi {
      compatible = "qcom,wcnss-wlan";

      interrupts = <0 145 4>,
            <0 146 4>;
      interrupt-names = "tx", "rx";

      qcom,smem-states = <&apps_smsm 10>,
           <&apps_smsm 9>;
      qcom,smem-state-names = "tx-enable",
         "tx-rings-empty";
     };
    };
   };
  };

  intc: interrupt-controller@b000000 {
   compatible = "qcom,msm-qgic2";
   reg = <0x0b000000 0x1000>, <0x0b002000 0x2000>,
         <0x0b001000 0x1000>, <0x0b004000 0x2000>;
   interrupt-controller;
   #interrupt-cells = <3>;
   interrupts = <1 0 ((((1 << (8)) - 1) << 8) | 4)>;
  };

  apcs1_mbox: mailbox@b011000 {
   compatible = "qcom,msm8939-apcs-kpss-global", "syscon";
   reg = <0x0b011000 0x1000>;
   clocks = <&a53pll_c1>, <&gcc 1>, <&rpmcc 0>;
   clock-names = "pll", "aux", "ref";
   #clock-cells = <0>;
   assigned-clocks = <&apcs2>;
   assigned-clock-rates = <297600000>;
   #mbox-cells = <1>;
  };

  a53pll_c1: clock@b016000 {
   compatible = "qcom,msm8939-a53pll";
   reg = <0x0b016000 0x40>;
   #clock-cells = <0>;
  };

  acc0: clock-controller@b088000 {
   compatible = "qcom,kpss-acc-v2";
   reg = <0x0b088000 0x1000>;
  };

  saw0: power-manager@b089000 {
   compatible = "qcom,msm8939-saw2-v3.0-cpu", "qcom,saw2";
   reg = <0x0b089000 0x1000>;
  };

  acc1: clock-controller@b098000 {
   compatible = "qcom,kpss-acc-v2";
   reg = <0x0b098000 0x1000>;
  };

  saw1: power-manager@b099000 {
   compatible = "qcom,msm8939-saw2-v3.0-cpu", "qcom,saw2";
   reg = <0x0b099000 0x1000>;
  };

  acc2: clock-controller@b0a8000 {
   compatible = "qcom,kpss-acc-v2";
   reg = <0x0b0a8000 0x1000>;
  };

  saw2: power-manager@b0a9000 {
   compatible = "qcom,msm8939-saw2-v3.0-cpu", "qcom,saw2";
   reg = <0x0b0a9000 0x1000>;
  };

  acc3: clock-controller@b0b8000 {
   compatible = "qcom,kpss-acc-v2";
   reg = <0x0b0b8000 0x1000>;
  };

  saw3: power-manager@b0b9000 {
   compatible = "qcom,msm8939-saw2-v3.0-cpu", "qcom,saw2";
   reg = <0x0b0b9000 0x1000>;
  };

  apcs0_mbox: mailbox@b111000 {
   compatible = "qcom,msm8939-apcs-kpss-global", "syscon";
   reg = <0x0b111000 0x1000>;
   clocks = <&a53pll_c0>, <&gcc 1>, <&rpmcc 0>;
   clock-names = "pll", "aux", "ref";
   #clock-cells = <0>;
   #mbox-cells = <1>;
  };

  a53pll_c0: clock@b116000 {
   compatible = "qcom,msm8939-a53pll";
   reg = <0x0b116000 0x40>;
   #clock-cells = <0>;
  };

  timer@b120000 {
   compatible = "arm,armv7-timer-mem";
   reg = <0x0b120000 0x1000>;
   #address-cells = <1>;
   #size-cells = <1>;
   ranges;

   frame@b121000 {
    reg = <0x0b121000 0x1000>,
          <0x0b122000 0x1000>;
    interrupts = <0 8 4>,
          <0 7 4>;
    frame-number = <0>;
   };

   frame@b123000 {
    reg = <0x0b123000 0x1000>;
    interrupts = <0 9 4>;
    frame-number = <1>;
    status = "disabled";
   };

   frame@b124000 {
    reg = <0x0b124000 0x1000>;
    interrupts = <0 10 4>;
    frame-number = <2>;
    status = "disabled";
   };

   frame@b125000 {
    reg = <0x0b125000 0x1000>;
    interrupts = <0 11 4>;
    frame-number = <3>;
    status = "disabled";
   };

   frame@b126000 {
    reg = <0x0b126000 0x1000>;
    interrupts = <0 12 4>;
    frame-number = <4>;
    status = "disabled";
   };

   frame@b127000 {
    reg = <0x0b127000 0x1000>;
    interrupts = <0 13 4>;
    frame-number = <5>;
    status = "disabled";
   };

   frame@b128000 {
    reg = <0x0b128000 0x1000>;
    interrupts = <0 14 4>;
    frame-number = <6>;
    status = "disabled";
   };
  };

  acc4: clock-controller@b188000 {
   compatible = "qcom,kpss-acc-v2";
   reg = <0x0b188000 0x1000>;
  };

  saw4: power-manager@b189000 {
   compatible = "qcom,msm8939-saw2-v3.0-cpu", "qcom,saw2";
   reg = <0x0b189000 0x1000>;
  };

  acc5: clock-controller@b198000 {
   compatible = "qcom,kpss-acc-v2";
   reg = <0x0b198000 0x1000>;
  };

  saw5: power-manager@b199000 {
   compatible = "qcom,msm8939-saw2-v3.0-cpu", "qcom,saw2";
   reg = <0x0b199000 0x1000>;
  };

  acc6: clock-controller@b1a8000 {
   compatible = "qcom,kpss-acc-v2";
   reg = <0x0b1a8000 0x1000>;
  };

  saw6: power-manager@b1a9000 {
   compatible = "qcom,msm8939-saw2-v3.0-cpu", "qcom,saw2";
   reg = <0x0b1a9000 0x1000>;
  };

  acc7: clock-controller@b1b8000 {
   compatible = "qcom,kpss-acc-v2";
   reg = <0x0b1b8000 0x1000>;
  };

  saw7: power-manager@b1b9000 {
   compatible = "qcom,msm8939-saw2-v3.0-cpu", "qcom,saw2";
   reg = <0x0b1b9000 0x1000>;
  };

  a53pll_cci: clock@b1d0000 {
   compatible = "qcom,msm8939-a53pll";
   reg = <0x0b1d0000 0x40>;
   #clock-cells = <0>;
  };

  apcs2: mailbox@b1d1000 {
   compatible = "qcom,msm8939-apcs-kpss-global", "syscon";
   reg = <0x0b1d1000 0x1000>;
   clocks = <&a53pll_cci>, <&gcc 1>, <&rpmcc 0>;
   clock-names = "pll", "aux", "ref";
   #clock-cells = <0>;
   #mbox-cells = <1>;
  };
 };

 thermal_zones: thermal-zones {
  cpu0-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens 5>;

   trips {
    cpu0_alert: trip0 {
     temperature = <75000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu0_crit: trip1 {
     temperature = <115000>;
     hysteresis = <0>;
     type = "critical";
    };
   };

   cooling-maps {
    map0 {
     trip = <&cpu0_alert>;
     cooling-device = <&CPU0 (~0) (~0)>,
        <&CPU1 (~0) (~0)>,
        <&CPU2 (~0) (~0)>,
        <&CPU3 (~0) (~0)>;
    };
   };
  };

  cpu1-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens 6>;

   trips {
    cpu1_alert: trip0 {
     temperature = <75000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu1_crit: trip1 {
     temperature = <110000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };

   cooling-maps {
    map0 {
     trip = <&cpu1_alert>;
     cooling-device = <&CPU0 (~0) (~0)>,
        <&CPU1 (~0) (~0)>,
        <&CPU2 (~0) (~0)>,
        <&CPU3 (~0) (~0)>;
    };
   };
  };

  cpu2-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens 7>;

   trips {
    cpu2_alert: trip0 {
     temperature = <75000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu2_crit: trip1 {
     temperature = <110000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };

   cooling-maps {
    map0 {
     trip = <&cpu2_alert>;
     cooling-device = <&CPU0 (~0) (~0)>,
        <&CPU1 (~0) (~0)>,
        <&CPU2 (~0) (~0)>,
        <&CPU3 (~0) (~0)>;
    };
   };
  };

  cpu3-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens 8>;

   trips {
    cpu3_alert: trip0 {
     temperature = <75000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu3_crit: trip1 {
     temperature = <110000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };

   cooling-maps {
    map0 {
     trip = <&cpu3_alert>;
     cooling-device = <&CPU0 (~0) (~0)>,
        <&CPU1 (~0) (~0)>,
        <&CPU2 (~0) (~0)>,
        <&CPU3 (~0) (~0)>;
    };
   };
  };

  cpu4567-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens 9>;

   trips {
    cpu4567_alert: trip0 {
     temperature = <75000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu4567_crit: trip1 {
     temperature = <110000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };

   cooling-maps {
    map0 {
     trip = <&cpu4567_alert>;
     cooling-device = <&CPU4 (~0) (~0)>,
        <&CPU5 (~0) (~0)>,
        <&CPU6 (~0) (~0)>,
        <&CPU7 (~0) (~0)>;
    };
   };
  };

  gpu-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens 3>;

   trips {
    gpu_alert0: trip-point0 {
     temperature = <75000>;
     hysteresis = <2000>;
     type = "passive";
    };

    gpu_crit: gpu_crit {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };
  };

  modem1-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens 0>;

   trips {
    modem1_alert0: trip-point0 {
     temperature = <85000>;
     hysteresis = <2000>;
     type = "hot";
    };
   };
  };

  modem2-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens 2>;

   trips {
    modem2_alert0: trip-point0 {
     temperature = <85000>;
     hysteresis = <2000>;
     type = "hot";
    };
   };
  };

  camera-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens 1>;

   trips {
    cam_alert0: trip-point0 {
     temperature = <75000>;
     hysteresis = <2000>;
     type = "hot";
    };
   };
  };
 };

 timer {
  compatible = "arm,armv8-timer";
  interrupts = <1 2 ((((1 << (8)) - 1) << 8) | 8)>,
        <1 3 ((((1 << (8)) - 1) << 8) | 8)>,
        <1 4 ((((1 << (8)) - 1) << 8) | 8)>,
        <1 1 ((((1 << (8)) - 1) << 8) | 8)>;
 };
};
# 12 "../arch/arm64/boot/dts/qcom/msm8939-pm8916.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/pm8916.dtsi" 1

# 1 "../scripts/dtc/include-prefixes/dt-bindings/iio/qcom,spmi-vadc.h" 1
# 3 "../arch/arm64/boot/dts/qcom/pm8916.dtsi" 2
# 1 "../scripts/dtc/include-prefixes/dt-bindings/input/linux-event-codes.h" 1
# 4 "../arch/arm64/boot/dts/qcom/pm8916.dtsi" 2

# 1 "../scripts/dtc/include-prefixes/dt-bindings/spmi/spmi.h" 1
# 6 "../arch/arm64/boot/dts/qcom/pm8916.dtsi" 2

&spmi_bus {

 pm8916_0: pmic@0 {
  compatible = "qcom,pm8916", "qcom,spmi-pmic";
  reg = <0x0 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  pon@800 {
   compatible = "qcom,pm8916-pon";
   reg = <0x800>;
   mode-bootloader = <0x2>;
   mode-recovery = <0x1>;

   pwrkey {
    compatible = "qcom,pm8941-pwrkey";
    interrupts = <0x0 0x8 0 (2 | 1)>;
    debounce = <15625>;
    bias-pull-up;
    linux,code = <116>;
   };

   pm8916_resin: resin {
    compatible = "qcom,pm8941-resin";
    interrupts = <0x0 0x8 1 (2 | 1)>;
    debounce = <15625>;
    bias-pull-up;
    status = "disabled";
   };

   watchdog {
    compatible = "qcom,pm8916-wdt";
    interrupts = <0x0 0x8 6 1>;
    timeout-sec = <60>;
   };
  };

  pm8916_usbin: usb-detect@1300 {
   compatible = "qcom,pm8941-misc";
   reg = <0x1300>;
   interrupts = <0x0 0x13 1 (2 | 1)>;
   interrupt-names = "usb_vbus";
   status = "disabled";
  };

  pm8916_temp: temp-alarm@2400 {
   compatible = "qcom,spmi-temp-alarm";
   reg = <0x2400>;
   interrupts = <0 0x24 0 1>;
   io-channels = <&pm8916_vadc 0x08>;
   io-channel-names = "thermal";
   #thermal-sensor-cells = <0>;
  };

  pm8916_vadc: adc@3100 {
   compatible = "qcom,spmi-vadc";
   reg = <0x3100>;
   interrupts = <0x0 0x31 0x0 1>;
   #address-cells = <1>;
   #size-cells = <0>;
   #io-channel-cells = <1>;

   channel@0 {
    reg = <0x00>;
    qcom,pre-scaling = <1 10>;
   };
   channel@7 {
    reg = <0x07>;
    qcom,pre-scaling = <1 3>;
   };
   channel@8 {
    reg = <0x08>;
   };
   channel@9 {
    reg = <0x09>;
   };
   channel@a {
    reg = <0x0a>;
   };
   channel@e {
    reg = <0x0e>;
   };
   channel@f {
    reg = <0x0f>;
   };
  };

  rtc@6000 {
   compatible = "qcom,pm8941-rtc";
   reg = <0x6000>, <0x6100>;
   reg-names = "rtc", "alarm";
   interrupts = <0x0 0x61 0x1 1>;
  };

  pm8916_mpps: mpps@a000 {
   compatible = "qcom,pm8916-mpp", "qcom,spmi-mpp";
   reg = <0xa000>;
   gpio-controller;
   #gpio-cells = <2>;
   gpio-ranges = <&pm8916_mpps 0 0 4>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  pm8916_gpios: gpio@c000 {
   compatible = "qcom,pm8916-gpio", "qcom,spmi-gpio";
   reg = <0xc000>;
   gpio-controller;
   gpio-ranges = <&pm8916_gpios 0 0 4>;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 pm8916_1: pmic@1 {
  compatible = "qcom,pm8916", "qcom,spmi-pmic";
  reg = <0x1 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  pm8916_pwm: pwm {
   compatible = "qcom,pm8916-pwm";

   #pwm-cells = <2>;

   status = "disabled";
  };

  pm8916_vib: vibrator@c000 {
   compatible = "qcom,pm8916-vib";
   reg = <0xc000>;
   status = "disabled";
  };

  pm8916_codec: audio-codec@f000 {
   compatible = "qcom,pm8916-wcd-analog-codec";
   reg = <0xf000>;
   reg-names = "pmic-codec-core";
   clocks = <&gcc 159>;
   clock-names = "mclk";
   interrupt-parent = <&spmi_bus>;
   interrupts = <0x1 0xf0 0x0 0>,
         <0x1 0xf0 0x1 0>,
         <0x1 0xf0 0x2 0>,
         <0x1 0xf0 0x3 0>,
         <0x1 0xf0 0x4 0>,
         <0x1 0xf0 0x5 0>,
         <0x1 0xf0 0x6 0>,
         <0x1 0xf0 0x7 0>,
         <0x1 0xf1 0x0 0>,
         <0x1 0xf1 0x1 0>,
         <0x1 0xf1 0x2 0>,
         <0x1 0xf1 0x3 0>,
         <0x1 0xf1 0x4 0>,
         <0x1 0xf1 0x5 0>;
   interrupt-names = "cdc_spk_cnp_int",
       "cdc_spk_clip_int",
       "cdc_spk_ocp_int",
       "mbhc_ins_rem_det1",
       "mbhc_but_rel_det",
       "mbhc_but_press_det",
       "mbhc_ins_rem_det",
       "mbhc_switch_int",
       "cdc_ear_ocp_int",
       "cdc_hphr_ocp_int",
       "cdc_hphl_ocp_det",
       "cdc_ear_cnp_int",
       "cdc_hphr_cnp_int",
       "cdc_hphl_cnp_int";
   #sound-dai-cells = <1>;
   status = "disabled";
  };
 };
};
# 13 "../arch/arm64/boot/dts/qcom/msm8939-pm8916.dtsi" 2

&mdss_dsi0 {
 vdda-supply = <&pm8916_l2>;
 vddio-supply = <&pm8916_l6>;
};

&mdss_dsi0_phy {
 vddio-supply = <&pm8916_l6>;
};

&mdss_dsi1 {
 vdda-supply = <&pm8916_l2>;
 vddio-supply = <&pm8916_l6>;
};

&mdss_dsi1_phy {
 vddio-supply = <&pm8916_l6>;
};

&mpss {
 pll-supply = <&pm8916_l7>;
};

&pm8916_codec {
 vdd-cdc-io-supply = <&pm8916_l5>;
 vdd-cdc-tx-rx-cx-supply = <&pm8916_l5>;
 vdd-micbias-supply = <&pm8916_l13>;
};

&rpm_requests {
 pm8916_rpm_regulators: regulators {
  compatible = "qcom,rpm-pm8916-regulators";
  vdd_l1_l2_l3-supply = <&pm8916_s3>;
  vdd_l4_l5_l6-supply = <&pm8916_s4>;
  vdd_l7-supply = <&pm8916_s4>;



  pm8916_s3: s3 {
   regulator-min-microvolt = <1250000>;
   regulator-max-microvolt = <1350000>;
   regulator-always-on;
  };
  pm8916_s4: s4 {
   regulator-min-microvolt = <1850000>;
   regulator-max-microvolt = <2150000>;
   regulator-always-on;
  };
# 71 "../arch/arm64/boot/dts/qcom/msm8939-pm8916.dtsi"
  l1 {};

  pm8916_l2: l2 {
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1200000>;
   regulator-always-on;
  };



  l4 {};

  pm8916_l5: l5 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   regulator-always-on;
  };

  pm8916_l6: l6 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
  };

  pm8916_l7: l7 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   regulator-always-on;
  };

  pm8916_l8: l8 {
   regulator-min-microvolt = <2900000>;
   regulator-max-microvolt = <2900000>;
  };

  pm8916_l9: l9 {
   regulator-min-microvolt = <3300000>;
   regulator-max-microvolt = <3300000>;
  };

  l10 {};

  pm8916_l11: l11 {
   regulator-min-microvolt = <2950000>;
   regulator-max-microvolt = <2950000>;
   regulator-allow-set-load;
   regulator-system-load = <200000>;
  };

  pm8916_l12: l12 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <2950000>;
  };

  pm8916_l13: l13 {
   regulator-min-microvolt = <3075000>;
   regulator-max-microvolt = <3075000>;
  };

  l14 {};
  l15 {};
  l16 {};
  l17 {};
  l18 {};
 };
};

&sdhc_1 {
 vmmc-supply = <&pm8916_l8>;
 vqmmc-supply = <&pm8916_l5>;
};

&sdhc_2 {
 vmmc-supply = <&pm8916_l11>;
 vqmmc-supply = <&pm8916_l12>;
};

&usb_hs_phy {
 v1p8-supply = <&pm8916_l7>;
 v3p3-supply = <&pm8916_l13>;
};

&wcnss {
 vddpx-supply = <&pm8916_l7>;
};

&wcnss_iris {
 vddxo-supply = <&pm8916_l7>;
 vddrfa-supply = <&pm8916_s3>;
 vddpa-supply = <&pm8916_l9>;
 vdddig-supply = <&pm8916_l5>;
};
# 12 "../arch/arm64/boot/dts/qcom/apq8039-t2.dts" 2
# 1 "../scripts/dtc/include-prefixes/dt-bindings/arm/qcom,ids.h" 1
# 13 "../arch/arm64/boot/dts/qcom/apq8039-t2.dts" 2
# 1 "../scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
# 14 "../arch/arm64/boot/dts/qcom/apq8039-t2.dts" 2
# 1 "../scripts/dtc/include-prefixes/dt-bindings/pinctrl/qcom,pmic-gpio.h" 1
# 15 "../arch/arm64/boot/dts/qcom/apq8039-t2.dts" 2
# 1 "../scripts/dtc/include-prefixes/dt-bindings/sound/apq8016-lpass.h" 1




# 1 "../scripts/dtc/include-prefixes/dt-bindings/sound/qcom,lpass.h" 1
# 6 "../scripts/dtc/include-prefixes/dt-bindings/sound/apq8016-lpass.h" 2
# 16 "../arch/arm64/boot/dts/qcom/apq8039-t2.dts" 2

/ {
 model = "Square, Inc. T2 Devkit";
 compatible = "square,apq8039-t2", "qcom,msm8939";

 qcom,board-id = <0x53 0x54>;
 qcom,msm-id = <241 0x30000>;

 aliases {
  mmc0 = &sdhc_1;
  mmc1 = &sdhc_2;
  serial0 = &blsp_uart1;
  serial1 = &blsp_uart2;
 };

 bl: backlight {
  compatible = "gpio-backlight";
  pinctrl-0 = <&pinctrl_backlight>;
  pinctrl-names = "default";
  gpios = <&tlmm 98 0>;
 };

 chosen {
  stdout-path = "serial1:115200n8";
 };

 vreg_lcd_avdd_reg: lcd-avdd-regulator {
  compatible = "regulator-fixed";
  regulator-name = "lcd_avdd";
  regulator-min-microvolt = <5600000>;
  regulator-max-microvolt = <5600000>;
  pinctrl-0 = <&pinctrl_lcd_avdd_reg>;
  pinctrl-names = "default";
  gpio = <&tlmm 86 0>;
  startup-delay-us = <300>;
  enable-active-high;
 };

 vreg_lcd_avee_reg: lcd-avee-regulator {
  compatible = "regulator-fixed";
  regulator-name = "lcd_avee";
  regulator-min-microvolt = <5600000>;
  regulator-max-microvolt = <5600000>;
  pinctrl-0 = <&pinctrl_lcd_avee_reg>;
  pinctrl-names = "default";
  gpio = <&tlmm 87 0>;
  startup-delay-us = <300>;
  enable-active-high;
 };

 vreg_lcd_iovcc_reg: lcd-iovcc-regulator {
  compatible = "regulator-fixed";
  regulator-name = "lcd_iovcc";
  regulator-min-microvolt = <1800000>;
  regulator-max-microvolt = <1800000>;
  pinctrl-0 = <&pinctrl_lcd_iovcc_reg>;
  pinctrl-names = "default";
  gpio = <&tlmm 9 0>;
  startup-delay-us = <300>;
  enable-active-high;
 };
};

&blsp_i2c1 {
 status = "okay";
};

&blsp_i2c2 {
 status = "okay";
};

&blsp_i2c3 {
 status = "okay";

 typec_pd: usb-pd@38 {
  compatible = "ti,tps6598x";
  reg = <0x38>;

  interrupt-parent = <&tlmm>;
  interrupts = <107 8>;
  interrupt-names = "irq";

  pinctrl-names = "default";
  pinctrl-0 = <&typec_irq>;

  typec_con: connector {
   compatible = "usb-c-connector";
   label = "USB-C";

   port {
    typec_ep: endpoint {
     remote-endpoint = <&otg_ep>;
    };
   };
  };
 };
};

&blsp_i2c5 {
 status = "okay";
};

&blsp_uart1 {
 status = "okay";
};

&blsp_uart1_default {
 pins = "gpio0", "gpio1";
};

&blsp_uart1_sleep {
 pins = "gpio0", "gpio1";
};

&blsp_uart2 {
 status = "okay";
};

&lpass {
 status = "okay";
};

&lpass_codec {
 status = "okay";
};

&mdss {
 status = "okay";
};

&pm8916_codec {
 qcom,hphl-jack-type-normally-open;
 qcom,mbhc-vthreshold-low = <75 150 237 450 500>;
 qcom,mbhc-vthreshold-high = <75 150 237 450 500>;
 status = "okay";
};

&pm8916_gpios {
 gpio-line-names =
  "PM_GPIO1",
  "PM_GPIO2",
  "PM_GPIO3",
  "PM_GPIO4";
};

&sdhc_1 {
 status = "okay";
};

&sound {
 model = "apq8039-square-sndcard";
 audio-routing = "AMIC2", "MIC BIAS Internal2";
 pinctrl-names = "default", "sleep";
 pinctrl-0 = <&cdc_pdm_default>;
 pinctrl-1 = <&cdc_pdm_sleep>;

 internal-codec-playback-dai-link {
  link-name = "WCD";
  cpu {
   sound-dai = <&lpass 0>;
  };
  codec {
   sound-dai = <&lpass_codec 0>, <&pm8916_codec 0>;
  };
 };

 internal-codec-capture-dai-link {
  link-name = "WCD-Capture";
  cpu {
   sound-dai = <&lpass 2>;
  };
  codec {
   sound-dai = <&lpass_codec 1>, <&pm8916_codec 1>;
  };
 };
};





&tlmm {
 gpio-line-names =
  "APQ_UART1_TX",
  "APQ_UART1_RX",
  "APQ_I2C1_SDA",
  "APQ_I2C1_SCL",
  "APQ_UART2_TX_1V8",
  "APQ_UART2_RX_1V8",
  "APQ_I2C2_SDA",
  "APQ_I2C2_SCL",
  "NC",
  "APQ_LCD_IOVCC_EN",
  "APQ_I2C3_SDA",
  "APQ_I2C3_SCL",
  "TOUCH_RST_1V8_L",
  "NC",
  "APQ_I2C4_SDA",
  "APQ_I2C4_SCL",
  "APQ_ID5",
  "USB_DISCONNECT",
  "APQ_I2C5_SDA",
  "APQ_I2C5_SCL",
  "APQ_USBC_SPI_MOSI",
  "APQ_USBC_SPI_MISO",
  "APQ_USBC_SPI_SS_L",
  "APQ_USBC_SPI_CLK",
  "APQ_LCD_TE0",
  "APQ_LCD_RST_L",
  "NC",
  "NC",
  "ACCELEROMETER_INT1",
  "APQ_CAM_I2C0_SDA",
  "APQ_CAM_I2C0_SCL",
  "ACCELEROMETER_INT2",
  "NC",
  "NC",
  "NC",
  "APQ_K21_RST_1V8_L",
  "NC",
  "APQ_EDL_1V8",
  "TP145",
  "BT_SSBI",
  "NC",
  "NC",
  "NC",
  "NC",
  "NC",
  "NC",
  "NC",
  "BT_CTRL",
  "BT_DAT",
  "PWR_GPIO_IN",
  "PWR_GPIO_OUT",
  "CARD_DET_MLB_L",
  "HALL_SENSOR",
  "TP63",
  "TP64",
  "TP65",
  "NC",
  "NC",
  "NC",
  "NC",
  "NC",
  "NC",
  "APQ_K21_GPIO0_1V8",
  "CDC_PDM_CLK",
  "CDC_PDM_SYNC",
  "CDC_PDM_TX",
  "CDC_PDM_RX0",
  "CDC_PDM_RX1",
  "CDC_PDM_RX2",
  "APQ_K21_GPIO1_1V8",
  "NC",
  "APQ_HUB_SEL_1V8",
  "APQ_K21_GPIO2_1V8",
  "APQ_K21_GPIO3_1V8",
  "APQ_ID0",
  "APQ_ID1",
  "APQ_ID2",
  "APQ_ID3",
  "APQ_ID4",
  "APQ_HUB_SUSP_IND",
  "BOOT_CONFIG_0",
  "BOOT_CONFIG_1",
  "BOOT_CONFIG_2",
  "BOOT_CONFIG_3",
  "NC",
  "NC",
  "APQ_LCD_AVDD_EN",
  "APQ_LCD_AVEE_EN",
  "TP70",
  "NC",
  "APQ_DEBUG0",
  "APQ_DEBUG1",
  "APQ_DEBUG2",
  "APQ_DEBUG3",
  "TP165",
  "NC",
  "APQ_LNA_PWR_EN",
  "NC",
  "APQ_LCD_BL_EN",
  "NC",
  "APQ_LCD_ID0",
  "APQ_LCD_ID1",
  "USBC_GPIO5_1V8",
  "NC",
  "NC",
  "NC",
  "APQ_HUB_RST_1V8_L",
  "USBC_I2C_IRQ_1V8_L",
  "SPE_PWR_EN",
  "NC",
  "APQ_USB_ID",
  "APQ_EXT_BUCK_VSEL",
  "APQ_USB_ID_OUT",
  "NC",
  "PRNT_RST_L",
  "APQ_CRQ_I2C_RDY_1V8",
  "TYPEC_RST_1V8_H",
  "CHG_BACKPWR_EN",
  "CHG_PROCHOT_L",
  "NC",
  "USBC_GPIO7_1V8",
  "NC";

 pinctrl_backlight: backlight-state {
  pins = "gpio98";
  function = "gpio";
 };

 pinctrl_lcd_avdd_reg: lcd-avdd-reg-state {
  pins = "gpio86";
  function = "gpio";
 };

 pinctrl_lcd_avee_reg: lcd-avee-reg-state {
  pins = "gpio87";
  function = "gpio";
 };

 pinctrl_lcd_iovcc_reg: lcd-iovcc-reg-state {
  pins = "gpio9";
  function = "gpio";
 };

 pinctrl_lcd_rst: lcd-rst-state {
  pins = "gpio25";
  function = "gpio";
 };

 pinctrl_otg_default: otg-default-state {
  function = "gpio";
  pins = "gpio17";
  output-high;
 };

 pinctrl_otg_device: otg-device-state {
  function = "gpio";
  pins = "gpio17";
  output-low;
 };

 pinctrl_otg_host: otg-host-state {
  function = "gpio";
  pins = "gpio17";
  output-low;
 };

 typec_irq: typec-irq-state {
  function = "gpio";
  pins = "gpio107";
  bias-pull-up;
 };
};

&usb {
 pinctrl-names = "default", "host", "device";
 pinctrl-0 = <&pinctrl_otg_default>;
 pinctrl-1 = <&pinctrl_otg_host>;
 pinctrl-2 = <&pinctrl_otg_device>;
 usb-role-switch;
 status = "okay";

 port {
  otg_ep: endpoint {
   remote-endpoint = <&typec_ep>;
  };
 };
};

&wcnss {
 status = "okay";
};

&wcnss_iris {
 compatible = "qcom,wcn3680";
};
