
---------- Begin Simulation Statistics ----------
final_tick                               270776456906000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  46093                       # Simulator instruction rate (inst/s)
host_mem_usage                                 804420                       # Number of bytes of host memory used
host_op_rate                                    76973                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   216.95                       # Real time elapsed on the host
host_tick_rate                               42298674                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000010                       # Number of instructions simulated
sim_ops                                      16699646                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.009177                       # Number of seconds simulated
sim_ticks                                  9176852250                       # Number of ticks simulated
system.cpu.Branches                                 1                       # Number of branches fetched
system.cpu.committedInsts                           7                       # Number of instructions committed
system.cpu.committedOps                            18                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           5                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           1                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           9                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               20                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         20                       # Number of busy cycles
system.cpu.num_cc_register_writes                   2                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           1                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    18                       # Number of integer alu accesses
system.cpu.num_int_insts                           18                       # number of integer instructions
system.cpu.num_int_register_reads                  40                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 16                       # number of times the integer registers were written
system.cpu.num_load_insts                           5                       # Number of load instructions
system.cpu.num_mem_refs                             6                       # number of memory refs
system.cpu.num_store_insts                          1                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        12     66.67%     66.67% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::MemRead                        5     27.78%     94.44% # Class of executed instruction
system.cpu.op_class::MemWrite                       1      5.56%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         18                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       163669                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        330418                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      1220458                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           33                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        59800                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      1257323                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       941765                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      1220458                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       278693                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         1327748                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           35248                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        12211                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads           6150024                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          4090941                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        59870                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            1012410                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1373319                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      2198912                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000003                       # Number of instructions committed
system.switch_cpus.commit.committedOps       16699628                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     18012291                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.927124                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.290588                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     14528176     80.66%     80.66% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       946729      5.26%     85.91% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       119692      0.66%     86.58% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       190860      1.06%     87.64% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       480826      2.67%     90.31% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       254722      1.41%     91.72% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        68300      0.38%     92.10% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        49667      0.28%     92.38% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1373319      7.62%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     18012291                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            9250008                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        18108                       # Number of function calls committed.
system.switch_cpus.commit.int_insts           9386149                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               2651089                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        28068      0.17%      0.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      7077496     42.38%     42.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult           15      0.00%     42.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv           77      0.00%     42.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       834706      5.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      1472440      8.82%     56.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     56.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            6      0.00%     56.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc        40222      0.24%     56.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     56.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     56.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     56.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     56.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     56.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     56.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      1392117      8.34%     64.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     64.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp        20118      0.12%     65.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt      1492478      8.94%     74.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     74.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     74.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      1432276      8.58%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       789848      4.73%     87.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       194915      1.17%     88.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      1861241     11.15%     99.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite        63605      0.38%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     16699628                       # Class of committed instruction
system.switch_cpus.commit.refs                2909609                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000003                       # Number of Instructions Simulated
system.switch_cpus.committedOps              16699628                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.835368                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.835368                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      14490243                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       19627438                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1007223                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           1885625                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          60068                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        879904                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             3017332                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                 10924                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              287963                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   590                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             1327748                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           1491953                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              16721931                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         12147                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               12387098                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           65                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         1674                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          120136                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.072342                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      1539326                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       977013                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.674911                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     18323064                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.133067                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.554332                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         14789350     80.71%     80.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           312063      1.70%     82.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           188260      1.03%     83.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           214196      1.17%     84.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           331305      1.81%     86.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           277892      1.52%     87.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           431233      2.35%     90.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           102111      0.56%     90.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1676654      9.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     18323064                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          16021169                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          9302571                       # number of floating regfile writes
system.switch_cpus.idleCycles                   30620                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        67043                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          1089194                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.988367                       # Inst execution rate
system.switch_cpus.iew.exec_refs              3337543                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             287953                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         7566086                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       3068487                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         4730                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       322910                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     18896327                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       3049590                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       109260                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      18140183                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          80818                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        761237                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          60068                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        891060                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        21246                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads        36832                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          253                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          216                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads           32                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       417376                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores        64388                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          216                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        20159                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        46884                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          23656614                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              17910005                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.589572                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          13947273                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.975826                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               17935281                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         15411383                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         7198690                       # number of integer regfile writes
system.switch_cpus.ipc                       0.544850                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.544850                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        35700      0.20%      0.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       8003366     43.86%     44.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult           29      0.00%     44.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv            87      0.00%     44.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       898826      4.93%     48.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     48.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     48.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     48.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     48.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     48.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     48.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     48.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     48.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     48.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      1537303      8.42%     57.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     57.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt           14      0.00%     57.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc        41301      0.23%     57.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     57.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     57.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     57.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     57.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     57.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      1394996      7.64%     65.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp        20121      0.11%     65.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt      1498980      8.21%     73.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     73.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      1436149      7.87%     81.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     81.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     81.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     81.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     81.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     81.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     81.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     81.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     81.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     81.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     81.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     81.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     81.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      1080505      5.92%     87.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       228239      1.25%     88.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      2009696     11.01%     99.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite        64137      0.35%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       18249449                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         9746264                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     19311004                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      9415333                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     10138530                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              312359                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.017116                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          104204     33.36%     33.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     33.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     33.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     33.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     33.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     33.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     33.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     33.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     33.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     33.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     33.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     33.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     33.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu          53071     16.99%     50.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     50.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     50.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     50.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     50.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     50.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     50.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     50.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     50.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     50.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd        71220     22.80%     73.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     73.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     73.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt        19330      6.19%     79.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     79.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     79.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult         4124      1.32%     80.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     80.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     80.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     80.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     80.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     80.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     80.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     80.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     80.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     80.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     80.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     80.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     80.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     80.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     80.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     80.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     80.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          21172      6.78%     87.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite          3454      1.11%     88.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead        35728     11.44%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite           56      0.02%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        8779844                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     35860120                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      8494672                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     10954577                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           18896327                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          18249449                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      2196567                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        36809                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined      3284525                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     18323064                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.995982                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.867115                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     12682918     69.22%     69.22% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1457240      7.95%     77.17% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1072225      5.85%     83.02% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       873634      4.77%     87.79% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       773190      4.22%     92.01% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       522458      2.85%     94.86% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       451201      2.46%     97.32% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       306983      1.68%     99.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       183215      1.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     18323064                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.994321                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             1492214                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   297                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        44496                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        16694                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      3068487                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       322910                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         5606541                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 18353684                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        11627160                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      19126939                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        1527908                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1362583                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         445472                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        139817                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      46958438                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       19344523                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     22296287                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2353067                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents         675024                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          60068                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       2920185                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          3169190                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     16838262                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     17006361                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           4578113                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             35537512                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            38108627                       # The number of ROB writes
system.switch_cpus.timesIdled                     345                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       183464                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       158613                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       368242                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         158613                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 270776456906000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             156401                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        14874                       # Transaction distribution
system.membus.trans_dist::CleanEvict           148795                       # Transaction distribution
system.membus.trans_dist::ReadExReq             10347                       # Transaction distribution
system.membus.trans_dist::ReadExResp            10347                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        156402                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       497166                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       497166                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 497166                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     11623808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     11623808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                11623808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            166749                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  166749    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              166749                       # Request fanout histogram
system.membus.reqLayer2.occupancy           425029500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy          891301750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.7                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   9176852250                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 270776456906000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 270776456906000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 270776456906000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            172430                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        45506                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          177                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          317400                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            12347                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           12347                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           466                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       171965                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1109                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       551910                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                553019                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        41152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     13756352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               13797504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          179619                       # Total snoops (count)
system.tol2bus.snoopTraffic                    951936                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           364397                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.435275                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.495794                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 205784     56.47%     56.47% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 158613     43.53%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             364397                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          214927500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         276462000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            696000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 270776456906000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst           15                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        18014                       # number of demand (read+write) hits
system.l2.demand_hits::total                    18029                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst           15                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        18014                       # number of overall hits
system.l2.overall_hits::total                   18029                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          449                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       166295                       # number of demand (read+write) misses
system.l2.demand_misses::total                 166749                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 3                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          449                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       166295                       # number of overall misses
system.l2.overall_misses::total                166749                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     42472500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  13655260500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      13697733000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     42472500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  13655260500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     13697733000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          464                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       184309                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               184778                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          464                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       184309                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              184778                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.967672                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.902262                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.902429                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.967672                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.902262                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.902429                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 94593.541203                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 82114.678734                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82145.817966                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 94593.541203                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 82114.678734                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82145.817966                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               14874                       # number of writebacks
system.l2.writebacks::total                     14874                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          449                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       166295                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            166744                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          449                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       166295                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           166744                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     37982500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  11992320500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  12030303000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     37982500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  11992320500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  12030303000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.967672                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.902262                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.902402                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.967672                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.902262                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.902402                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 84593.541203                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 72114.738868                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72148.341170                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 84593.541203                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 72114.738868                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72148.341170                       # average overall mshr miss latency
system.l2.replacements                         179619                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        30632                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            30632                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        30632                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        30632                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          177                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              177                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          177                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          177                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       142664                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        142664                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         2000                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2000                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data        10346                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               10347                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    830410000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     830410000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data        12346                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             12347                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.838004                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.838017                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 80263.870095                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80256.112883                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        10346                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          10346                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    726950000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    726950000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.838004                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.837936                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 70263.870095                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70263.870095                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst           15                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 15                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          449                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              451                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     42472500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     42472500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          464                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            466                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.967672                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.967811                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 94593.541203                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 94174.057650                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          449                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          449                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     37982500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     37982500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.967672                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.963519                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 84593.541203                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 84593.541203                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        16014                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             16014                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data       155949                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          155951                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  12824850500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  12824850500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data       171963                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        171965                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.906875                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.906876                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 82237.465453                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82236.410796                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       155949                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       155949                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  11265370500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  11265370500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.906875                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.906865                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 72237.529577                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72237.529577                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 270776456906000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2037.044897                       # Cycle average of tags in use
system.l2.tags.total_refs                      193608                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    179619                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.077882                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              270767280054500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     248.584434                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.014314                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.041430                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     2.247353                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1786.157366                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.121379                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000020                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.001097                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.872147                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.994651                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          100                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          207                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          414                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1327                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3127603                       # Number of tag accesses
system.l2.tags.data_accesses                  3127603                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 270776456906000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        28736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     10642880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10671936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        28736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         28864                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       951936                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          951936                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          449                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       166295                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              166749                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        14874                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              14874                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             13948                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             20922                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      3131357                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1159752790                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1162919017                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        13948                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      3131357                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3145305                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      103732301                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            103732301                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      103732301                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            13948                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            20922                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      3131357                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1159752790                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1266651318                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     14870.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       449.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    166077.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000635368500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          919                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          919                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              339494                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              13944                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      166744                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      14874                       # Number of write requests accepted
system.mem_ctrls.readBursts                    166744                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    14874                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    218                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     4                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             10261                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             10650                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             11170                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             11547                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             12016                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             11134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             11393                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             11041                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11122                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9957                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             9906                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8596                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             9263                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9279                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             9386                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             9805                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               676                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               650                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1126                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1226                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1151                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1132                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1021                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1111                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1044                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1083                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              786                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              715                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              639                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              661                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              650                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.70                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.84                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2034369500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  832630000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5156732000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12216.53                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30966.53                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   127389                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   10542                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.50                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.89                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                166744                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                14874                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   98680                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   52396                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   11977                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    3439                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        43436                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    267.218713                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   155.751137                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   307.684469                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        19491     44.87%     44.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         9843     22.66%     67.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3810      8.77%     76.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2462      5.67%     81.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1228      2.83%     84.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1119      2.58%     87.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          795      1.83%     89.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          583      1.34%     90.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         4105      9.45%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        43436                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          919                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     180.466812                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     55.270862                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    390.940312                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           732     79.65%     79.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           77      8.38%     88.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767           54      5.88%     93.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023           25      2.72%     96.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           13      1.41%     98.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535           10      1.09%     99.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            2      0.22%     99.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            1      0.11%     99.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            1      0.11%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            2      0.22%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            2      0.22%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           919                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          919                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.155604                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.146182                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.576169                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              849     92.38%     92.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               14      1.52%     93.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               41      4.46%     98.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               13      1.41%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.22%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           919                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               10657664                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   13952                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  950208                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10671616                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               951936                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1161.36                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       103.54                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1162.88                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    103.73                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.88                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.07                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.81                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    9176731500                       # Total gap between requests
system.mem_ctrls.avgGap                      50527.65                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        28736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     10628928                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       950208                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 3131356.942136667669                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1158232442.938154459000                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 103544001.157913371921                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          449                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       166295                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        14874                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     19454000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   5137278000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 216765768000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     43327.39                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     30892.56                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  14573468.33                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    76.04                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            137580660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             73122060                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           552021960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           34916580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     724045920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       4018772460                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        139416000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         5679875640                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        618.935065                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    326117000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    306280000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   8544445000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            172595220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             91717560                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           636973680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           42584760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     724045920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3941278680                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        204911520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         5814107340                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.562270                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    494287750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    306280000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   8376274250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 270767280053750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     9176842000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 270776456906000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst            7                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1491329                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1491336                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            7                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1491329                       # number of overall hits
system.cpu.icache.overall_hits::total         1491336                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          624                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            626                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          624                       # number of overall misses
system.cpu.icache.overall_misses::total           626                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     53797000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     53797000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     53797000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     53797000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst            9                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1491953                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1491962                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst            9                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1491953                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1491962                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.222222                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000418                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000420                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.222222                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000418                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000420                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 86213.141026                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 85937.699681                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 86213.141026                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 85937.699681                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          120                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          120                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          177                       # number of writebacks
system.cpu.icache.writebacks::total               177                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          160                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          160                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          160                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          160                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          464                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          464                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          464                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          464                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     43332500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     43332500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     43332500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     43332500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000311                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000311                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000311                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000311                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 93389.008621                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 93389.008621                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 93389.008621                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 93389.008621                       # average overall mshr miss latency
system.cpu.icache.replacements                    177                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            7                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1491329                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1491336                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          624                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           626                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     53797000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     53797000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst            9                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1491953                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1491962                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.222222                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000418                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000420                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 86213.141026                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 85937.699681                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          160                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          160                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          464                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          464                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     43332500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     43332500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000311                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000311                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 93389.008621                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 93389.008621                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 270776456906000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.008788                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              354813                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               177                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2004.593220                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      270767280054500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000039                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.008750                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000017                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000017                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          289                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          278                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.564453                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2984390                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2984390                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 270776456906000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 270776456906000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 270776456906000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 270776456906000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 270776456906000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 270776456906000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 270776456906000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            3                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      2461543                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2461546                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            3                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      2461543                       # number of overall hits
system.cpu.dcache.overall_hits::total         2461546                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       770299                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         770302                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       770299                       # number of overall misses
system.cpu.dcache.overall_misses::total        770302                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  52881316912                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  52881316912                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  52881316912                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  52881316912                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      3231842                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3231848                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      3231842                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3231848                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.238347                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.238347                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.238347                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.238347                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 68650.377207                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 68650.109843                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 68650.377207                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 68650.109843                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       896017                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             22414                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    39.975774                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        30632                       # number of writebacks
system.cpu.dcache.writebacks::total             30632                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       585988                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       585988                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       585988                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       585988                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       184311                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       184311                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       184311                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       184311                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  14133354913                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  14133354913                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  14133354913                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  14133354913                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.057030                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.057030                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.057030                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.057030                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 76682.102061                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 76682.102061                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 76682.102061                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 76682.102061                       # average overall mshr miss latency
system.cpu.dcache.replacements                 183287                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            3                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2215412                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2215415                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       757906                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        757908                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  51996578500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  51996578500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      2973318                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2973323                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.400000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.254902                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.254903                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 68605.577077                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 68605.396038                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       585938                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       585938                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       171968                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       171968                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  13263352000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  13263352000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.057837                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.057837                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 77126.860811                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 77126.860811                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       246131                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         246131                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        12393                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        12394                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    884738412                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    884738412                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       258524                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       258525                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data            1                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.047938                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.047941                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 71390.172840                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71384.412780                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           50                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           50                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        12343                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        12343                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    870002913                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    870002913                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.047744                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.047744                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 70485.531313                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70485.531313                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 270776456906000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.034583                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2566521                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            183287                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             14.002744                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      270767280054500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.034580                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000034                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000034                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          204                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          817                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6648007                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6648007                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               270804028915000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  59613                       # Simulator instruction rate (inst/s)
host_mem_usage                                 814884                       # Number of bytes of host memory used
host_op_rate                                    99853                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   670.99                       # Real time elapsed on the host
host_tick_rate                               41091534                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000007                       # Number of instructions simulated
sim_ops                                      67000057                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.027572                       # Number of seconds simulated
sim_ticks                                 27572009000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       502148                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1004456                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      3814038                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       197776                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      3905616                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      2913735                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      3814038                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       900303                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         4142131                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          115579                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        47732                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          18613314                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         12734414                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       197816                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            3060063                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       4187969                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls           45                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      7423573                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     29999997                       # Number of instructions committed
system.switch_cpus.commit.committedOps       50300411                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     53951120                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.932333                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.304448                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     43577573     80.77%     80.77% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2709508      5.02%     85.79% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       437147      0.81%     86.60% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       630107      1.17%     87.77% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1303721      2.42%     90.19% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       699451      1.30%     91.49% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       229111      0.42%     91.91% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       176533      0.33%     92.24% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4187969      7.76%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     53951120                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           27065671                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        65144                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          29074553                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               8047941                       # Number of loads committed
system.switch_cpus.commit.membars                  20                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        85714      0.17%      0.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     21742509     43.23%     43.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          160      0.00%     43.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv          211      0.00%     43.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd      2629773      5.23%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd           18      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      4195732      8.34%     56.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     56.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt         1110      0.00%     56.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       124907      0.25%     57.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult           12      0.00%     57.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     57.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            8      0.00%     57.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     57.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     57.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     57.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      4072781      8.10%     65.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp        52369      0.10%     65.42% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt      4213474      8.38%     73.79% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv         8328      0.02%     73.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     73.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      4134332      8.22%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      2529110      5.03%     87.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       702923      1.40%     88.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      5518831     10.97%     99.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite       288109      0.57%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     50300411                       # Class of committed instruction
system.switch_cpus.commit.refs                9038973                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            29999997                       # Number of Instructions Simulated
system.switch_cpus.committedOps              50300411                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.838134                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.838134                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      42909584                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       60215333                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          3311264                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           6075050                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         201278                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       2498996                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             9255576                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                 35285                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             1178945                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  1902                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             4142131                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           4813859                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              49801311                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         42449                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           46                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               37910523                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           41                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          313                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          402556                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.075115                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      4993183                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      3029314                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.687482                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     54996172                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.162708                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.576249                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         44126420     80.24%     80.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           872740      1.59%     81.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           610681      1.11%     82.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           676508      1.23%     84.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           994781      1.81%     85.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           965466      1.76%     87.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          1332442      2.42%     90.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           317335      0.58%     90.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          5099799      9.27%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     54996172                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          46295266                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         27202805                       # number of floating regfile writes
system.switch_cpus.idleCycles                  147846                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       221009                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3325640                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.003494                       # Inst execution rate
system.switch_cpus.iew.exec_refs             10614418                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1178882                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        22594529                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       9446070                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts          193                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        18784                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1310284                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     57776713                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       9435536                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       359942                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      55336696                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         237942                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       2066570                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         201278                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       2444698                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        74253                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       121170                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          709                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          761                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads          171                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      1398129                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       319254                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          761                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        67727                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       153282                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          70546149                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              54519213                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.594560                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          41943911                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.988670                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               54631545                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         48709721                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        22708357                       # number of integer regfile writes
system.switch_cpus.ipc                       0.544030                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.544030                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       143694      0.26%      0.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      24921116     44.74%     45.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          216      0.00%     45.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv           361      0.00%     45.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd      2831921      5.08%     50.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     50.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     50.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     50.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     50.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     50.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     50.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     50.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd           18      0.00%     50.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     50.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      4386040      7.87%     57.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     57.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         1136      0.00%     57.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       127955      0.23%     58.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult           12      0.00%     58.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     58.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            8      0.00%     58.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     58.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     58.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     58.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      4086023      7.34%     65.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp        52375      0.09%     65.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt      4234509      7.60%     73.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv         8463      0.02%     73.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      4149138      7.45%     80.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     80.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     80.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     80.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     80.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     80.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     80.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     80.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     80.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     80.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     80.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     80.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      3516384      6.31%     87.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       844179      1.52%     88.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      6042047     10.85%     99.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite       351044      0.63%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       55696639                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        28758404                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     56923438                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     27704162                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     30049717                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1004581                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.018037                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          299216     29.79%     29.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     29.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     29.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     29.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     29.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     29.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     29.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     29.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     29.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     29.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     29.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     29.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     29.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu         166961     16.62%     46.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     46.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     46.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc          1921      0.19%     46.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     46.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     46.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     46.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     46.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     46.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     46.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       226739     22.57%     69.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt        62747      6.25%     75.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     75.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     75.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult        11860      1.18%     76.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     76.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     76.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     76.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     76.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     76.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     76.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     76.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     76.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     76.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     76.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     76.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     76.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     76.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     76.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     76.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          82077      8.17%     84.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         22076      2.20%     86.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead       127066     12.65%     99.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite         3918      0.39%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       27799122                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    110598911                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     26815051                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     35204016                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           57776140                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          55696639                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded          573                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      7476290                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       128319                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved          528                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     10515608                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     54996172                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.012737                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.889985                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     37936170     68.98%     68.98% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      4392643      7.99%     76.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      3181274      5.78%     82.75% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      2618097      4.76%     87.51% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2333637      4.24%     91.76% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1624940      2.95%     94.71% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1360372      2.47%     97.18% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       926635      1.68%     98.87% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       622404      1.13%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     54996172                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.010021                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             4813907                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    74                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       158572                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        70048                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      9446070                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1310284                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        17617592                       # number of misc regfile reads
system.switch_cpus.numCycles                 55144018                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        34691508                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      57617731                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        4291037                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          4338355                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        1531073                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        418876                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     143278207                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       59253249                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     68267700                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           7377376                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        1794911                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         201278                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       8386262                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         10649955                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     48712528                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     53972175                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles         1393                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts           89                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          13094404                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts           89                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            107450995                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           116494677                       # The number of ROB writes
system.switch_cpus.timesIdled                    2000                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       573129                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       481319                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1146427                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         481320                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  27572009000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             474925                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        45194                       # Transaction distribution
system.membus.trans_dist::CleanEvict           456953                       # Transaction distribution
system.membus.trans_dist::ReadExReq             27385                       # Transaction distribution
system.membus.trans_dist::ReadExResp            27385                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        474924                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1506766                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1506766                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1506766                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     35040256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     35040256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                35040256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            502309                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  502309    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              502309                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1294803500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2688524000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.8                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  27572009000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  27572009000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  27572009000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  27572009000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            539268                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       151960                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2910                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          965596                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            34031                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           34030                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3079                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       536188                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         9068                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1710657                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1719725                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       383296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     43327040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               43710336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          547337                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2892416                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1120635                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.429508                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.495008                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 639314     57.05%     57.05% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 481320     42.95%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1120635                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          682889500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         855329997                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4618999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  27572009000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst         1179                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        69810                       # number of demand (read+write) hits
system.l2.demand_hits::total                    70989                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst         1179                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        69810                       # number of overall hits
system.l2.overall_hits::total                   70989                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         1900                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       500409                       # number of demand (read+write) misses
system.l2.demand_misses::total                 502309                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         1900                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       500409                       # number of overall misses
system.l2.overall_misses::total                502309                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    164535500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  41545840000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      41710375500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    164535500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  41545840000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     41710375500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst         3079                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       570219                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               573298                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         3079                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       570219                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              573298                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.617083                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.877573                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.876174                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.617083                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.877573                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.876174                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 86597.631579                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 83023.766559                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83037.284819                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 86597.631579                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 83023.766559                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83037.284819                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               45194                       # number of writebacks
system.l2.writebacks::total                     45194                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst         1900                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       500409                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            502309                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         1900                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       500409                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           502309                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    145535500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  36541740000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  36687275500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    145535500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  36541740000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  36687275500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.617083                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.877573                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.876174                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.617083                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.877573                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.876174                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 76597.631579                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 73023.746575                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73037.264911                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 76597.631579                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 73023.746575                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73037.264911                       # average overall mshr miss latency
system.l2.replacements                         547337                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       106766                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           106766                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       106766                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       106766                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2910                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2910                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2910                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2910                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       436131                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        436131                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         6646                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  6646                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        27385                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               27385                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   2235484500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2235484500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        34031                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             34031                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.804707                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.804707                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 81631.714442                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81631.714442                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        27385                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          27385                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   1961634500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1961634500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.804707                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.804707                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 71631.714442                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71631.714442                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst         1179                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1179                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         1900                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1900                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    164535500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    164535500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         3079                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3079                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.617083                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.617083                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 86597.631579                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86597.631579                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         1900                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1900                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    145535500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    145535500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.617083                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.617083                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 76597.631579                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76597.631579                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        63164                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             63164                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       473024                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          473024                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  39310355500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  39310355500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       536188                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        536188                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.882198                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.882198                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 83104.357284                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83104.357284                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       473024                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       473024                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  34580105500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  34580105500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.882198                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.882198                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 73104.336144                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73104.336144                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  27572009000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         2048                       # Cycle average of tags in use
system.l2.tags.total_refs                      742265                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    549385                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.351083                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     311.456360                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     4.243668                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1732.299972                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.152078                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.002072                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.845850                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          108                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          191                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          439                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          927                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          383                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   9718745                       # Number of tag accesses
system.l2.tags.data_accesses                  9718745                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  27572009000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst       121600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     32026176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           32147776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst       121600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        121600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2892416                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2892416                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         1900                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       500409                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              502309                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        45194                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              45194                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst      4410270                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1161546698                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1165956967                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      4410270                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4410270                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      104904071                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            104904071                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      104904071                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      4410270                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1161546698                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1270861039                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     45124.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      1900.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    499670.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000619789250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2791                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2791                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1018980                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              42395                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      502309                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      45194                       # Number of write requests accepted
system.mem_ctrls.readBursts                    502309                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    45194                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    739                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    70                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             30577                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             31625                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             32641                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             34087                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             34718                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             33516                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             33851                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             34779                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             35149                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             29971                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            30386                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            26856                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            27771                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            27606                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            28183                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            29854                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2148                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1914                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2937                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3213                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3516                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3316                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3425                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3312                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3545                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3276                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3446                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2515                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2426                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1977                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2120                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2036                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.73                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.44                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   6563056750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2507850000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             15967494250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13085.03                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31835.03                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   374871                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   30384                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.74                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.33                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                502309                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                45194                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  290067                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  160968                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   39501                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   10946                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      72                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2879                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       141437                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    247.361808                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   148.259454                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   287.274198                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        64869     45.86%     45.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        33252     23.51%     69.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        13092      9.26%     78.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         8174      5.78%     84.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         4062      2.87%     87.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3279      2.32%     89.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2260      1.60%     91.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1707      1.21%     92.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        10742      7.59%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       141437                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2791                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     179.847725                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     62.374444                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    317.777935                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          2165     77.57%     77.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          264      9.46%     87.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767          214      7.67%     94.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023           69      2.47%     97.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           51      1.83%     99.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535           15      0.54%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            3      0.11%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            2      0.07%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            1      0.04%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            2      0.07%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            2      0.07%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            1      0.04%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583            1      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2791                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2791                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.166965                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.156800                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.598742                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2564     91.87%     91.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               46      1.65%     93.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              131      4.69%     98.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               43      1.54%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                6      0.21%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2791                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               32100480                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   47296                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2887808                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                32147776                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2892416                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1164.24                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       104.74                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1165.96                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    104.90                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.91                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.10                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.82                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   27571990000                       # Total gap between requests
system.mem_ctrls.avgGap                      50359.52                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst       121600                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     31978880                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2887808                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 4410269.850122273900                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1159831334.742419242859                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 104736945.356430128217                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         1900                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       500409                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        45194                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     67304000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  15900190250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 673105393250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     35423.16                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     31774.39                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  14893689.28                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    74.13                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            453996900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            241297485                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1683440640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          111400020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2176440240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      12125185350                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        376968960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        17168729595                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        622.686928                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    871922000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    920660000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  25779427000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            555863280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            295455930                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1897769160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          124136820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2176440240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      11877446250                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        585591360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        17512703040                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        635.162387                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1409106500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    920660000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  25242242500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 270767280053750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    36748851000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 270804028915000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst            7                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      6301469                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          6301476                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            7                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      6301469                       # number of overall hits
system.cpu.icache.overall_hits::total         6301476                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         4343                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4345                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         4343                       # number of overall misses
system.cpu.icache.overall_misses::total          4345                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    271457000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    271457000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    271457000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    271457000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst            9                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      6305812                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      6305821                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst            9                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      6305812                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      6305821                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.222222                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000689                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000689                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.222222                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000689                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000689                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 62504.489984                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 62475.719217                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 62504.489984                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 62475.719217                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          536                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 8                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           67                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         3087                       # number of writebacks
system.cpu.icache.writebacks::total              3087                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          800                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          800                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          800                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          800                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         3543                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3543                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         3543                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3543                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    224940500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    224940500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    224940500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    224940500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000562                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000562                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000562                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000562                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 63488.710133                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 63488.710133                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 63488.710133                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 63488.710133                       # average overall mshr miss latency
system.cpu.icache.replacements                   3087                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            7                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      6301469                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         6301476                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         4343                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4345                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    271457000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    271457000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst            9                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      6305812                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      6305821                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.222222                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000689                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000689                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 62504.489984                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 62475.719217                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          800                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          800                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         3543                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3543                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    224940500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    224940500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000562                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000562                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 63488.710133                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 63488.710133                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 270804028915000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.050092                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             6305021                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3545                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1778.567278                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      270767280054500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000110                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.049982                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000098                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000098                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          458                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          136                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          322                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.894531                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          12615187                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         12615187                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 270804028915000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 270804028915000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 270804028915000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 270804028915000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 270804028915000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 270804028915000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 270804028915000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            3                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     10250271                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         10250274                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            3                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     10266247                       # number of overall hits
system.cpu.dcache.overall_hits::total        10266250                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      3062519                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3062522                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      3062925                       # number of overall misses
system.cpu.dcache.overall_misses::total       3062928                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 210198880398                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 210198880398                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 210198880398                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 210198880398                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     13312790                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     13312796                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     13329172                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     13329178                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.230043                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.230043                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.229791                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.229791                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 68635.943287                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 68635.876052                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 68626.845384                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 68626.778167                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      3896433                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          119                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            101159                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    38.517907                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          119                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       137398                       # number of writebacks
system.cpu.dcache.writebacks::total            137398                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      2308151                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2308151                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      2308151                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2308151                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       754368                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       754368                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       754528                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       754528                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  57306242401                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  57306242401                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  57316268401                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  57316268401                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.056665                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.056665                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.056607                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.056607                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 75965.897812                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75965.897812                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 75963.076786                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75963.076786                       # average overall mshr miss latency
system.cpu.dcache.replacements                 753506                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            3                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      9047259                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         9047262                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      3015938                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3015940                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 206914687500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 206914687500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     12063197                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     12063202                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.400000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.250012                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.250012                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 68607.075974                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 68607.030478                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      2307936                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2307936                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       708002                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       708002                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  54079041000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  54079041000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.058691                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.058691                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 76382.610501                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 76382.610501                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1203012                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1203012                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        46581                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        46582                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   3284192898                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3284192898                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1249593                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1249594                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data            1                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.037277                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.037278                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 70504.989116                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70503.475548                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          215                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          215                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        46366                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        46366                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   3227201401                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3227201401                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.037105                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.037105                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 69602.756352                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 69602.756352                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        15976                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         15976                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data          406                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          406                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        16382                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        16382                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.024783                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.024783                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data          160                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          160                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data     10026000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     10026000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.009767                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.009767                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 62662.500000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 62662.500000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 270804028915000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.138838                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            11020780                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            754530                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             14.606152                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      270767280054500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.138836                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000136                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000136                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          208                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          813                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          27412886                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         27412886                       # Number of data accesses

---------- End Simulation Statistics   ----------
