// Seed: 1489450284
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_9;
  wire id_10;
  wire id_11;
  wire id_12;
  assign id_1 = id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23
);
  inout wire id_23;
  input wire id_22;
  inout wire id_21;
  input wire id_20;
  input wire id_19;
  input wire id_18;
  inout wire id_17;
  inout wire id_16;
  inout wire id_15;
  input wire id_14;
  inout wire id_13;
  output wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_24;
  id_25(
      .id_0((1)),
      .id_1(id_19),
      .id_2(1),
      .id_3(id_1[1'b0]),
      .id_4(1'b0),
      .id_5(id_5),
      .id_6(1),
      .id_7(1),
      .id_8(id_5),
      .id_9(1'b0),
      .id_10(id_5)
  ); module_0(
      id_21, id_10, id_19, id_2, id_23, id_13, id_3, id_23
  );
endmodule
