Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,934
design__instance__area,5863.12
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,2
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.0001344221964245662
power__switching__total,0.00008984044688986614
power__leakage__total,6.838722477198189E-9
power__total,0.0002242694899905473
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.2516013302248568
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.2516013302248568
timing__hold__ws__corner:nom_tt_025C_1v80,0.3253935546444572
timing__setup__ws__corner:nom_tt_025C_1v80,5.941651783201415
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.325394
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,18.313734
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,10
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,2
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.2517215673818243
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.2517215673818243
timing__hold__ws__corner:nom_ss_100C_1v60,0.910133882908549
timing__setup__ws__corner:nom_ss_100C_1v60,-0.6597087507448209
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,-2.7216096813226844
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,-0.6597087507448209
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.910134
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,5
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,13.412822
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,2
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.2515238366555463
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.2515238366555463
timing__hold__ws__corner:nom_ff_n40C_1v95,0.12276174868569019
timing__setup__ws__corner:nom_ff_n40C_1v95,8.070536467552232
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.122762
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,18.832546
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,13
design__max_fanout_violation__count,2
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.25105573885955
clock__skew__worst_setup,0.25105573885955
timing__hold__ws,0.11892015486723453
timing__setup__ws,-0.798058530737469
timing__hold__tns,0.0
timing__setup__tns,-3.3787622545033145
timing__hold__wns,0
timing__setup__wns,-0.798058530737469
timing__hold_vio__count,0
timing__hold_r2r__ws,0.118920
timing__hold_r2r_vio__count,0
timing__setup_vio__count,15
timing__setup_r2r__ws,13.326356
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 161.0 111.52
design__core__bbox,2.76 2.72 158.24 108.8
design__io,45
design__die__area,17954.7
design__core__area,16493.3
design__instance__count__stdcell,934
design__instance__area__stdcell,5863.12
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.355485
design__instance__utilization__stdcell,0.355485
design__instance__count__class:buffer,2
design__instance__count__class:inverter,39
design__instance__count__class:sequential_cell,32
design__instance__count__class:multi_input_combinational_cell,569
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,1313
design__instance__count__class:tap_cell,225
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,13132.9
design__violations,0
design__instance__count__class:timing_repair_buffer,63
design__instance__count__class:clock_buffer,4
design__instance__count__setup_buffer,6
design__instance__count__hold_buffer,6
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,727
route__net__special,2
route__drc_errors__iter:1,354
route__wirelength__iter:1,14812
route__drc_errors__iter:2,60
route__wirelength__iter:2,14508
route__drc_errors__iter:3,46
route__wirelength__iter:3,14568
route__drc_errors__iter:4,19
route__wirelength__iter:4,14528
route__drc_errors__iter:5,0
route__wirelength__iter:5,14528
route__drc_errors,0
route__wirelength,14528
route__vias,4937
route__vias__singlecut,4937
route__vias__multicut,0
design__disconnected_pin__count,9
design__critical_disconnected_pin__count,0
route__wirelength__max,176.12
timing__unannotated_net__count__corner:nom_tt_025C_1v80,18
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,18
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,18
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,2
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.25111061163409404
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.25111061163409404
timing__hold__ws__corner:min_tt_025C_1v80,0.3203953859573881
timing__setup__ws__corner:min_tt_025C_1v80,6.008178125075287
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.320395
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,18.332512
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,18
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,10
design__max_fanout_violation__count__corner:min_ss_100C_1v60,2
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.251118716262403
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.251118716262403
timing__hold__ws__corner:min_ss_100C_1v60,0.9006502465416829
timing__setup__ws__corner:min_ss_100C_1v60,-0.481135145343186
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,-1.9067716834056847
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,-0.481135145343186
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.900650
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,5
timing__setup_r2r__ws__corner:min_ss_100C_1v60,16.758486
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,18
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,2
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.25105573885955
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.25105573885955
timing__hold__ws__corner:min_ff_n40C_1v95,0.11892015486723453
timing__setup__ws__corner:min_ff_n40C_1v95,8.128291159105068
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.118920
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,18.851059
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,18
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,2
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.25248928662506515
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.25248928662506515
timing__hold__ws__corner:max_tt_025C_1v80,0.32981746045579763
timing__setup__ws__corner:max_tt_025C_1v80,5.886256093598021
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.329817
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,18.295252
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,18
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,13
design__max_fanout_violation__count__corner:max_ss_100C_1v60,2
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.25262084805720403
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.25262084805720403
timing__hold__ws__corner:max_ss_100C_1v60,0.9182357356598871
timing__setup__ws__corner:max_ss_100C_1v60,-0.798058530737469
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,-3.3787622545033145
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,-0.798058530737469
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.918236
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,5
timing__setup_r2r__ws__corner:max_ss_100C_1v60,13.326356
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,18
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,2
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.2524138469684083
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.2524138469684083
timing__hold__ws__corner:max_ff_n40C_1v95,0.12599316391255483
timing__setup__ws__corner:max_ff_n40C_1v95,8.024279245967586
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.125993
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,18.818678
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,18
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,18
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79995
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.8
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.0000516952
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000487
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.00000392994
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000487
design_powergrid__voltage__worst,0.0000487
design_powergrid__voltage__worst__net:VPWR,1.79995
design_powergrid__drop__worst,0.0000516952
design_powergrid__drop__worst__net:VPWR,0.0000516952
design_powergrid__voltage__worst__net:VGND,0.0000487
design_powergrid__drop__worst__net:VGND,0.0000487
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.0000038399999999999996568261599605431655390930245630443096160888671875
ir__drop__worst,0.0000517000000000000030603124201444842356067965738475322723388671875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
