#-----------------------------------------------------------
# Vivado v2018.3.1 (64-bit)
# SW Build 2489853 on Tue Mar 26 04:20:25 MDT 2019
# IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
# Start of session at: Sun Mar 20 10:58:34 2022
# Process ID: 1596
# Current directory: C:/Users/jiangja5/hash_server/hash_server.runs/synth_1
# Command line: vivado.exe -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: C:/Users/jiangja5/hash_server/hash_server.runs/synth_1/design_1_wrapper.vds
# Journal file: C:/Users/jiangja5/hash_server/hash_server.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jiangja5/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/DESL/Xilinx/Vivado/2018.3/data/ip'.
add_files: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 432.598 ; gain = 75.430
Command: synth_design -top design_1_wrapper -part xc7a200tsbg484-1 -fanout_limit 400 -fsm_extraction one_hot -keep_equivalent_registers -resource_sharing off -no_lc -shreg_min_size 5
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7372 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 548.324 ; gain = 115.727
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [C:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [C:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_ethernet_0_0' [C:/Users/jiangja5/hash_server/hash_server.runs/synth_1/.Xil/Vivado-1596-BA3145WS23/realtime/design_1_axi_ethernet_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_ethernet_0_0' (1#1) [C:/Users/jiangja5/hash_server/hash_server.runs/synth_1/.Xil/Vivado-1596-BA3145WS23/realtime/design_1_axi_ethernet_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_ethernet_0' of module 'design_1_axi_ethernet_0_0' requires 61 connections, but only 59 given [C:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/synth/design_1.v:552]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_ethernet_0_dma_0' [C:/Users/jiangja5/hash_server/hash_server.runs/synth_1/.Xil/Vivado-1596-BA3145WS23/realtime/design_1_axi_ethernet_0_dma_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_ethernet_0_dma_0' (2#1) [C:/Users/jiangja5/hash_server/hash_server.runs/synth_1/.Xil/Vivado-1596-BA3145WS23/realtime/design_1_axi_ethernet_0_dma_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_ethernet_0_dma' of module 'design_1_axi_ethernet_0_dma_0' requires 106 connections, but only 105 given [C:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/synth/design_1.v:612]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_gpio_0_0' [C:/Users/jiangja5/hash_server/hash_server.runs/synth_1/.Xil/Vivado-1596-BA3145WS23/realtime/design_1_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_gpio_0_0' (3#1) [C:/Users/jiangja5/hash_server/hash_server.runs/synth_1/.Xil/Vivado-1596-BA3145WS23/realtime/design_1_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_interconnect_0_0' [C:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/synth/design_1.v:1555]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1CA5Z32' [C:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/synth/design_1.v:5280]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_cc_1' [C:/Users/jiangja5/hash_server/hash_server.runs/synth_1/.Xil/Vivado-1596-BA3145WS23/realtime/design_1_auto_cc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_cc_1' (4#1) [C:/Users/jiangja5/hash_server/hash_server.runs/synth_1/.Xil/Vivado-1596-BA3145WS23/realtime/design_1_auto_cc_1_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_cc' of module 'design_1_auto_cc_1' requires 82 connections, but only 80 given [C:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/synth/design_1.v:5603]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1CA5Z32' (5#1) [C:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/synth/design_1.v:5280]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_O7FAN0' [C:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/synth/design_1.v:8523]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_O7FAN0' (6#1) [C:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/synth/design_1.v:8523]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_1F69D31' [C:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/synth/design_1.v:8767]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_cc_2' [C:/Users/jiangja5/hash_server/hash_server.runs/synth_1/.Xil/Vivado-1596-BA3145WS23/realtime/design_1_auto_cc_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_cc_2' (7#1) [C:/Users/jiangja5/hash_server/hash_server.runs/synth_1/.Xil/Vivado-1596-BA3145WS23/realtime/design_1_auto_cc_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_9' [C:/Users/jiangja5/hash_server/hash_server.runs/synth_1/.Xil/Vivado-1596-BA3145WS23/realtime/design_1_auto_pc_9_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_9' (8#1) [C:/Users/jiangja5/hash_server/hash_server.runs/synth_1/.Xil/Vivado-1596-BA3145WS23/realtime/design_1_auto_pc_9_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'design_1_auto_pc_9' requires 56 connections, but only 54 given [C:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/synth/design_1.v:9056]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_1F69D31' (9#1) [C:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/synth/design_1.v:8767]
INFO: [Synth 8-6157] synthesizing module 's02_couplers_imp_N071UN' [C:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/synth/design_1.v:9520]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_10' [C:/Users/jiangja5/hash_server/hash_server.runs/synth_1/.Xil/Vivado-1596-BA3145WS23/realtime/design_1_auto_pc_10_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_10' (10#1) [C:/Users/jiangja5/hash_server/hash_server.runs/synth_1/.Xil/Vivado-1596-BA3145WS23/realtime/design_1_auto_pc_10_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'design_1_auto_pc_10' requires 56 connections, but only 54 given [C:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/synth/design_1.v:9743]
INFO: [Synth 8-6155] done synthesizing module 's02_couplers_imp_N071UN' (11#1) [C:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/synth/design_1.v:9520]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_1' [C:/Users/jiangja5/hash_server/hash_server.runs/synth_1/.Xil/Vivado-1596-BA3145WS23/realtime/design_1_xbar_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_1' (12#1) [C:/Users/jiangja5/hash_server/hash_server.runs/synth_1/.Xil/Vivado-1596-BA3145WS23/realtime/design_1_xbar_1_stub.v:6]
WARNING: [Synth 8-350] instance 'xbar' of module 'design_1_xbar_1' requires 78 connections, but only 76 given [C:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/synth/design_1.v:2434]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_interconnect_0_0' (13#1) [C:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/synth/design_1.v:1555]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_timer_0_0' [C:/Users/jiangja5/hash_server/hash_server.runs/synth_1/.Xil/Vivado-1596-BA3145WS23/realtime/design_1_axi_timer_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_timer_0_0' (14#1) [C:/Users/jiangja5/hash_server/hash_server.runs/synth_1/.Xil/Vivado-1596-BA3145WS23/realtime/design_1_axi_timer_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_timer_0' of module 'design_1_axi_timer_0_0' requires 26 connections, but only 23 given [C:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/synth/design_1.v:859]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_uartlite_0_0' [C:/Users/jiangja5/hash_server/hash_server.runs/synth_1/.Xil/Vivado-1596-BA3145WS23/realtime/design_1_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_uartlite_0_0' (15#1) [C:/Users/jiangja5/hash_server/hash_server.runs/synth_1/.Xil/Vivado-1596-BA3145WS23/realtime/design_1_axi_uartlite_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_uartlite_0' of module 'design_1_axi_uartlite_0_0' requires 22 connections, but only 21 given [C:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/synth/design_1.v:883]
INFO: [Synth 8-6157] synthesizing module 'design_1_clk_wiz_1_0' [C:/Users/jiangja5/hash_server/hash_server.runs/synth_1/.Xil/Vivado-1596-BA3145WS23/realtime/design_1_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clk_wiz_1_0' (16#1) [C:/Users/jiangja5/hash_server/hash_server.runs/synth_1/.Xil/Vivado-1596-BA3145WS23/realtime/design_1_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_hash_table_mgr_0_0' [C:/Users/jiangja5/hash_server/hash_server.runs/synth_1/.Xil/Vivado-1596-BA3145WS23/realtime/design_1_hash_table_mgr_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_hash_table_mgr_0_0' (17#1) [C:/Users/jiangja5/hash_server/hash_server.runs/synth_1/.Xil/Vivado-1596-BA3145WS23/realtime/design_1_hash_table_mgr_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_hash_table_mgr_mig_0_0' [C:/Users/jiangja5/hash_server/hash_server.runs/synth_1/.Xil/Vivado-1596-BA3145WS23/realtime/design_1_hash_table_mgr_mig_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_hash_table_mgr_mig_0_0' (18#1) [C:/Users/jiangja5/hash_server/hash_server.runs/synth_1/.Xil/Vivado-1596-BA3145WS23/realtime/design_1_hash_table_mgr_mig_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_mdm_1_0' [C:/Users/jiangja5/hash_server/hash_server.runs/synth_1/.Xil/Vivado-1596-BA3145WS23/realtime/design_1_mdm_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_mdm_1_0' (19#1) [C:/Users/jiangja5/hash_server/hash_server.runs/synth_1/.Xil/Vivado-1596-BA3145WS23/realtime/design_1_mdm_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_microblaze_0_0' [C:/Users/jiangja5/hash_server/hash_server.runs/synth_1/.Xil/Vivado-1596-BA3145WS23/realtime/design_1_microblaze_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_microblaze_0_0' (20#1) [C:/Users/jiangja5/hash_server/hash_server.runs/synth_1/.Xil/Vivado-1596-BA3145WS23/realtime/design_1_microblaze_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'microblaze_0' of module 'design_1_microblaze_0_0' requires 71 connections, but only 64 given [C:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/synth/design_1.v:996]
INFO: [Synth 8-6157] synthesizing module 'design_1_microblaze_0_axi_intc_0' [C:/Users/jiangja5/hash_server/hash_server.runs/synth_1/.Xil/Vivado-1596-BA3145WS23/realtime/design_1_microblaze_0_axi_intc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_microblaze_0_axi_intc_0' (21#1) [C:/Users/jiangja5/hash_server/hash_server.runs/synth_1/.Xil/Vivado-1596-BA3145WS23/realtime/design_1_microblaze_0_axi_intc_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_microblaze_0_axi_periph_0' [C:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/synth/design_1.v:2513]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_8RVYHO' [C:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/synth/design_1.v:5686]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_0' [C:/Users/jiangja5/hash_server/hash_server.runs/synth_1/.Xil/Vivado-1596-BA3145WS23/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_0' (22#1) [C:/Users/jiangja5/hash_server/hash_server.runs/synth_1/.Xil/Vivado-1596-BA3145WS23/realtime/design_1_auto_pc_0_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'design_1_auto_pc_0' requires 56 connections, but only 54 given [C:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/synth/design_1.v:5909]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_8RVYHO' (23#1) [C:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/synth/design_1.v:5686]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1UTB3Y5' [C:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/synth/design_1.v:5966]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_1' [C:/Users/jiangja5/hash_server/hash_server.runs/synth_1/.Xil/Vivado-1596-BA3145WS23/realtime/design_1_auto_pc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_1' (24#1) [C:/Users/jiangja5/hash_server/hash_server.runs/synth_1/.Xil/Vivado-1596-BA3145WS23/realtime/design_1_auto_pc_1_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'design_1_auto_pc_1' requires 56 connections, but only 54 given [C:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/synth/design_1.v:6189]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1UTB3Y5' (25#1) [C:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/synth/design_1.v:5966]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_7ANRHB' [C:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/synth/design_1.v:6246]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_7ANRHB' (26#1) [C:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/synth/design_1.v:6246]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_1W07O72' [C:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/synth/design_1.v:6490]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_2' [C:/Users/jiangja5/hash_server/hash_server.runs/synth_1/.Xil/Vivado-1596-BA3145WS23/realtime/design_1_auto_pc_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_2' (27#1) [C:/Users/jiangja5/hash_server/hash_server.runs/synth_1/.Xil/Vivado-1596-BA3145WS23/realtime/design_1_auto_pc_2_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'design_1_auto_pc_2' requires 56 connections, but only 54 given [C:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/synth/design_1.v:6713]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_1W07O72' (28#1) [C:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/synth/design_1.v:6490]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_5LX7BU' [C:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/synth/design_1.v:6770]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_3' [C:/Users/jiangja5/hash_server/hash_server.runs/synth_1/.Xil/Vivado-1596-BA3145WS23/realtime/design_1_auto_pc_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_3' (29#1) [C:/Users/jiangja5/hash_server/hash_server.runs/synth_1/.Xil/Vivado-1596-BA3145WS23/realtime/design_1_auto_pc_3_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'design_1_auto_pc_3' requires 56 connections, but only 54 given [C:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/synth/design_1.v:6993]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_5LX7BU' (30#1) [C:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/synth/design_1.v:6770]
INFO: [Synth 8-6157] synthesizing module 'm05_couplers_imp_1XR4ZAZ' [C:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/synth/design_1.v:7050]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_cc_0' [C:/Users/jiangja5/hash_server/hash_server.runs/synth_1/.Xil/Vivado-1596-BA3145WS23/realtime/design_1_auto_cc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_cc_0' (31#1) [C:/Users/jiangja5/hash_server/hash_server.runs/synth_1/.Xil/Vivado-1596-BA3145WS23/realtime/design_1_auto_cc_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_4' [C:/Users/jiangja5/hash_server/hash_server.runs/synth_1/.Xil/Vivado-1596-BA3145WS23/realtime/design_1_auto_pc_4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_4' (32#1) [C:/Users/jiangja5/hash_server/hash_server.runs/synth_1/.Xil/Vivado-1596-BA3145WS23/realtime/design_1_auto_pc_4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'm05_couplers_imp_1XR4ZAZ' (33#1) [C:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/synth/design_1.v:7050]
INFO: [Synth 8-6157] synthesizing module 'm06_couplers_imp_4YOIXL' [C:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/synth/design_1.v:7454]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_5' [C:/Users/jiangja5/hash_server/hash_server.runs/synth_1/.Xil/Vivado-1596-BA3145WS23/realtime/design_1_auto_pc_5_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_5' (34#1) [C:/Users/jiangja5/hash_server/hash_server.runs/synth_1/.Xil/Vivado-1596-BA3145WS23/realtime/design_1_auto_pc_5_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'design_1_auto_pc_5' requires 56 connections, but only 54 given [C:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/synth/design_1.v:7677]
INFO: [Synth 8-6155] done synthesizing module 'm06_couplers_imp_4YOIXL' (35#1) [C:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/synth/design_1.v:7454]
INFO: [Synth 8-6157] synthesizing module 'm07_couplers_imp_1YO2N20' [C:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/synth/design_1.v:7734]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_6' [C:/Users/jiangja5/hash_server/hash_server.runs/synth_1/.Xil/Vivado-1596-BA3145WS23/realtime/design_1_auto_pc_6_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_6' (36#1) [C:/Users/jiangja5/hash_server/hash_server.runs/synth_1/.Xil/Vivado-1596-BA3145WS23/realtime/design_1_auto_pc_6_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'design_1_auto_pc_6' requires 56 connections, but only 53 given [C:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/synth/design_1.v:7953]
INFO: [Synth 8-6155] done synthesizing module 'm07_couplers_imp_1YO2N20' (37#1) [C:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/synth/design_1.v:7734]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1RZP34U' [C:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/synth/design_1.v:8243]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_7' [C:/Users/jiangja5/hash_server/hash_server.runs/synth_1/.Xil/Vivado-1596-BA3145WS23/realtime/design_1_auto_pc_7_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_7' (38#1) [C:/Users/jiangja5/hash_server/hash_server.runs/synth_1/.Xil/Vivado-1596-BA3145WS23/realtime/design_1_auto_pc_7_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'design_1_auto_pc_7' requires 56 connections, but only 54 given [C:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/synth/design_1.v:8466]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1RZP34U' (39#1) [C:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/synth/design_1.v:8243]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_2REGHR' [C:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/synth/design_1.v:9113]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_8' [C:/Users/jiangja5/hash_server/hash_server.runs/synth_1/.Xil/Vivado-1596-BA3145WS23/realtime/design_1_auto_pc_8_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_8' (40#1) [C:/Users/jiangja5/hash_server/hash_server.runs/synth_1/.Xil/Vivado-1596-BA3145WS23/realtime/design_1_auto_pc_8_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'design_1_auto_pc_8' requires 26 connections, but only 25 given [C:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/synth/design_1.v:9220]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_2REGHR' (41#1) [C:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/synth/design_1.v:9113]
INFO: [Synth 8-6157] synthesizing module 's02_couplers_imp_1R40M8T' [C:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/synth/design_1.v:9248]
INFO: [Synth 8-6155] done synthesizing module 's02_couplers_imp_1R40M8T' (42#1) [C:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/synth/design_1.v:9248]
INFO: [Synth 8-6157] synthesizing module 's03_couplers_imp_3DF69O' [C:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/synth/design_1.v:9800]
INFO: [Synth 8-6155] done synthesizing module 's03_couplers_imp_3DF69O' (43#1) [C:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/synth/design_1.v:9800]
INFO: [Synth 8-6157] synthesizing module 's04_couplers_imp_1TRPPG8' [C:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/synth/design_1.v:10072]
INFO: [Synth 8-6155] done synthesizing module 's04_couplers_imp_1TRPPG8' (44#1) [C:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/synth/design_1.v:10072]
INFO: [Synth 8-6157] synthesizing module 's05_couplers_imp_NJIEX' [C:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/synth/design_1.v:10288]
INFO: [Synth 8-6155] done synthesizing module 's05_couplers_imp_NJIEX' (45#1) [C:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/synth/design_1.v:10288]
INFO: [Synth 8-6157] synthesizing module 's06_couplers_imp_1SM0Z2Z' [C:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/synth/design_1.v:10392]
INFO: [Synth 8-6155] done synthesizing module 's06_couplers_imp_1SM0Z2Z' (46#1) [C:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/synth/design_1.v:10392]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_0' [C:/Users/jiangja5/hash_server/hash_server.runs/synth_1/.Xil/Vivado-1596-BA3145WS23/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_0' (47#1) [C:/Users/jiangja5/hash_server/hash_server.runs/synth_1/.Xil/Vivado-1596-BA3145WS23/realtime/design_1_xbar_0_stub.v:6]
WARNING: [Synth 8-689] width (6) of port connection 's_axi_arready' does not match port width (7) of module 'design_1_xbar_0' [C:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/synth/design_1.v:5249]
WARNING: [Synth 8-689] width (12) of port connection 's_axi_bid' does not match port width (21) of module 'design_1_xbar_0' [C:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/synth/design_1.v:5263]
WARNING: [Synth 8-689] width (192) of port connection 's_axi_rdata' does not match port width (224) of module 'design_1_xbar_0' [C:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/synth/design_1.v:5267]
WARNING: [Synth 8-689] width (12) of port connection 's_axi_rid' does not match port width (21) of module 'design_1_xbar_0' [C:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/synth/design_1.v:5268]
WARNING: [Synth 8-689] width (6) of port connection 's_axi_rlast' does not match port width (7) of module 'design_1_xbar_0' [C:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/synth/design_1.v:5269]
WARNING: [Synth 8-689] width (12) of port connection 's_axi_rresp' does not match port width (14) of module 'design_1_xbar_0' [C:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/synth/design_1.v:5271]
WARNING: [Synth 8-689] width (6) of port connection 's_axi_rvalid' does not match port width (7) of module 'design_1_xbar_0' [C:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/synth/design_1.v:5272]
INFO: [Synth 8-6155] done synthesizing module 'design_1_microblaze_0_axi_periph_0' (48#1) [C:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/synth/design_1.v:2513]
WARNING: [Synth 8-350] instance 'microblaze_0_axi_periph' of module 'design_1_microblaze_0_axi_periph_0' requires 344 connections, but only 322 given [C:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/synth/design_1.v:1087]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' [C:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/synth/design_1.v:8009]
INFO: [Synth 8-6157] synthesizing module 'design_1_dlmb_bram_if_cntlr_0' [C:/Users/jiangja5/hash_server/hash_server.runs/synth_1/.Xil/Vivado-1596-BA3145WS23/realtime/design_1_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_dlmb_bram_if_cntlr_0' (49#1) [C:/Users/jiangja5/hash_server/hash_server.runs/synth_1/.Xil/Vivado-1596-BA3145WS23/realtime/design_1_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_dlmb_v10_0' [C:/Users/jiangja5/hash_server/hash_server.runs/synth_1/.Xil/Vivado-1596-BA3145WS23/realtime/design_1_dlmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_dlmb_v10_0' (50#1) [C:/Users/jiangja5/hash_server/hash_server.runs/synth_1/.Xil/Vivado-1596-BA3145WS23/realtime/design_1_dlmb_v10_0_stub.v:6]
WARNING: [Synth 8-350] instance 'dlmb_v10' of module 'design_1_dlmb_v10_0' requires 25 connections, but only 24 given [C:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/synth/design_1.v:8155]
INFO: [Synth 8-6157] synthesizing module 'design_1_ilmb_bram_if_cntlr_0' [C:/Users/jiangja5/hash_server/hash_server.runs/synth_1/.Xil/Vivado-1596-BA3145WS23/realtime/design_1_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ilmb_bram_if_cntlr_0' (51#1) [C:/Users/jiangja5/hash_server/hash_server.runs/synth_1/.Xil/Vivado-1596-BA3145WS23/realtime/design_1_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_ilmb_v10_0' [C:/Users/jiangja5/hash_server/hash_server.runs/synth_1/.Xil/Vivado-1596-BA3145WS23/realtime/design_1_ilmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ilmb_v10_0' (52#1) [C:/Users/jiangja5/hash_server/hash_server.runs/synth_1/.Xil/Vivado-1596-BA3145WS23/realtime/design_1_ilmb_v10_0_stub.v:6]
WARNING: [Synth 8-350] instance 'ilmb_v10' of module 'design_1_ilmb_v10_0' requires 25 connections, but only 24 given [C:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/synth/design_1.v:8201]
INFO: [Synth 8-6157] synthesizing module 'design_1_lmb_bram_0' [C:/Users/jiangja5/hash_server/hash_server.runs/synth_1/.Xil/Vivado-1596-BA3145WS23/realtime/design_1_lmb_bram_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_lmb_bram_0' (53#1) [C:/Users/jiangja5/hash_server/hash_server.runs/synth_1/.Xil/Vivado-1596-BA3145WS23/realtime/design_1_lmb_bram_0_stub.v:6]
WARNING: [Synth 8-350] instance 'lmb_bram' of module 'design_1_lmb_bram_0' requires 16 connections, but only 14 given [C:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/synth/design_1.v:8226]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' (54#1) [C:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/synth/design_1.v:8009]
INFO: [Synth 8-6157] synthesizing module 'design_1_microblaze_0_xlconcat_0' [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_xlconcat_0/synth/design_1_microblaze_0_xlconcat_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_1_xlconcat' [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ipshared/2f66/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 5 - type: integer 
	Parameter NUM_PORTS bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_1_xlconcat' (55#1) [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ipshared/2f66/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'design_1_microblaze_0_xlconcat_0' (56#1) [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_xlconcat_0/synth/design_1_microblaze_0_xlconcat_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'design_1_mig_7series_0_0' [C:/Users/jiangja5/hash_server/hash_server.runs/synth_1/.Xil/Vivado-1596-BA3145WS23/realtime/design_1_mig_7series_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_mig_7series_0_0' (57#1) [C:/Users/jiangja5/hash_server/hash_server.runs/synth_1/.Xil/Vivado-1596-BA3145WS23/realtime/design_1_mig_7series_0_0_stub.v:5]
WARNING: [Synth 8-350] instance 'mig_7series_0' of module 'design_1_mig_7series_0_0' requires 62 connections, but only 57 given [C:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/synth/design_1.v:1439]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_clk_wiz_1_100M_0' [C:/Users/jiangja5/hash_server/hash_server.runs/synth_1/.Xil/Vivado-1596-BA3145WS23/realtime/design_1_rst_clk_wiz_1_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_clk_wiz_1_100M_0' (58#1) [C:/Users/jiangja5/hash_server/hash_server.runs/synth_1/.Xil/Vivado-1596-BA3145WS23/realtime/design_1_rst_clk_wiz_1_100M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_clk_wiz_1_100M' of module 'design_1_rst_clk_wiz_1_100M_0' requires 10 connections, but only 8 given [C:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/synth/design_1.v:1497]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_clk_wiz_1_100M_1' [C:/Users/jiangja5/hash_server/hash_server.runs/synth_1/.Xil/Vivado-1596-BA3145WS23/realtime/design_1_rst_clk_wiz_1_100M_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_clk_wiz_1_100M_1' (59#1) [C:/Users/jiangja5/hash_server/hash_server.runs/synth_1/.Xil/Vivado-1596-BA3145WS23/realtime/design_1_rst_clk_wiz_1_100M_1_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_clk_wiz_1_100M1' of module 'design_1_rst_clk_wiz_1_100M_1' requires 10 connections, but only 6 given [C:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/synth/design_1.v:1506]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_mig_7series_0_81M_0' [C:/Users/jiangja5/hash_server/hash_server.runs/synth_1/.Xil/Vivado-1596-BA3145WS23/realtime/design_1_rst_mig_7series_0_81M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_mig_7series_0_81M_0' (60#1) [C:/Users/jiangja5/hash_server/hash_server.runs/synth_1/.Xil/Vivado-1596-BA3145WS23/realtime/design_1_rst_mig_7series_0_81M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_mig_7series_0_81M' of module 'design_1_rst_mig_7series_0_81M_0' requires 10 connections, but only 6 given [C:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/synth/design_1.v:1513]
INFO: [Synth 8-6157] synthesizing module 'design_1_sd_card_controller_0_0' [C:/Users/jiangja5/hash_server/hash_server.runs/synth_1/.Xil/Vivado-1596-BA3145WS23/realtime/design_1_sd_card_controller_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_sd_card_controller_0_0' (61#1) [C:/Users/jiangja5/hash_server/hash_server.runs/synth_1/.Xil/Vivado-1596-BA3145WS23/realtime/design_1_sd_card_controller_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconstant_0_0' [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/synth/design_1_xlconstant_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_5_xlconstant' [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ipshared/4649/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 1 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_5_xlconstant' (62#1) [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ipshared/4649/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconstant_0_0' (63#1) [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/synth/design_1_xlconstant_0_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (64#1) [C:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/DESL/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:23616]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (65#1) [C:/DESL/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:23616]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (66#1) [C:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In5[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In6[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In7[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In8[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In9[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In10[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In11[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In12[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In13[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In14[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In15[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In16[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In17[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In18[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In19[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In20[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In21[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In22[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In23[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In24[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In25[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In26[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In27[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In28[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In29[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In30[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In31[0]
WARNING: [Synth 8-3331] design s06_couplers_imp_1SM0Z2Z has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s06_couplers_imp_1SM0Z2Z has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s06_couplers_imp_1SM0Z2Z has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s06_couplers_imp_1SM0Z2Z has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design s05_couplers_imp_NJIEX has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s05_couplers_imp_NJIEX has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s05_couplers_imp_NJIEX has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s05_couplers_imp_NJIEX has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design s04_couplers_imp_1TRPPG8 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s04_couplers_imp_1TRPPG8 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s04_couplers_imp_1TRPPG8 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s04_couplers_imp_1TRPPG8 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design s03_couplers_imp_3DF69O has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s03_couplers_imp_3DF69O has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s03_couplers_imp_3DF69O has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s03_couplers_imp_3DF69O has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design s02_couplers_imp_1R40M8T has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s02_couplers_imp_1R40M8T has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s02_couplers_imp_1R40M8T has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s02_couplers_imp_1R40M8T has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design s01_couplers_imp_2REGHR has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_2REGHR has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m07_couplers_imp_1YO2N20 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m07_couplers_imp_1YO2N20 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m06_couplers_imp_4YOIXL has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m06_couplers_imp_4YOIXL has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_5LX7BU has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_5LX7BU has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port S_AXI_araddr[31]
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port S_AXI_araddr[30]
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port S_AXI_araddr[29]
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port S_AXI_araddr[28]
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port S_AXI_araddr[27]
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port S_AXI_araddr[26]
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port S_AXI_araddr[25]
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port S_AXI_araddr[24]
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port S_AXI_araddr[23]
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port S_AXI_araddr[22]
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port S_AXI_araddr[21]
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port S_AXI_araddr[20]
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port S_AXI_araddr[19]
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port S_AXI_araddr[18]
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port S_AXI_awaddr[31]
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port S_AXI_awaddr[30]
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port S_AXI_awaddr[29]
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port S_AXI_awaddr[28]
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port S_AXI_awaddr[27]
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port S_AXI_awaddr[26]
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port S_AXI_awaddr[25]
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port S_AXI_awaddr[24]
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port S_AXI_awaddr[23]
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port S_AXI_awaddr[22]
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port S_AXI_awaddr[21]
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port S_AXI_awaddr[20]
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port S_AXI_awaddr[19]
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port S_AXI_awaddr[18]
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_8RVYHO has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_8RVYHO has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s02_couplers_imp_N071UN has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s02_couplers_imp_N071UN has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_O7FAN0 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_O7FAN0 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_O7FAN0 has unconnected port S_ACLK
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 611.891 ; gain = 179.293
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 611.891 ; gain = 179.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 611.891 ; gain = 179.293
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0/design_1_microblaze_0_0_in_context.xdc] for cell 'design_1_i/microblaze_0'
Finished Parsing XDC File [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0/design_1_microblaze_0_0_in_context.xdc] for cell 'design_1_i/microblaze_0'
Parsing XDC File [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0/design_1_ilmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0/design_1_ilmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0/design_1_ilmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0/design_1_ilmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_0/design_1_lmb_bram_0/design_1_lmb_bram_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_0/design_1_lmb_bram_0/design_1_lmb_bram_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_0/design_1_microblaze_0_axi_intc_0/design_1_microblaze_0_axi_intc_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_intc'
Finished Parsing XDC File [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_0/design_1_microblaze_0_axi_intc_0/design_1_microblaze_0_axi_intc_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_intc'
Parsing XDC File [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0/design_1_mdm_1_0_in_context.xdc] for cell 'design_1_i/mdm_1'
Finished Parsing XDC File [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0/design_1_mdm_1_0_in_context.xdc] for cell 'design_1_i/mdm_1'
Parsing XDC File [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_in_context.xdc] for cell 'design_1_i/clk_wiz_1'
Finished Parsing XDC File [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_in_context.xdc] for cell 'design_1_i/clk_wiz_1'
Parsing XDC File [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M'
Parsing XDC File [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_in_context.xdc] for cell 'design_1_i/axi_uartlite_0'
Finished Parsing XDC File [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_in_context.xdc] for cell 'design_1_i/axi_uartlite_0'
Parsing XDC File [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0/design_1_axi_timer_0_0_in_context.xdc] for cell 'design_1_i/axi_timer_0'
Finished Parsing XDC File [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0/design_1_axi_timer_0_0_in_context.xdc] for cell 'design_1_i/axi_timer_0'
Parsing XDC File [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_rst_mig_7series_0_81M_0/design_1_rst_mig_7series_0_81M_0/design_1_rst_mig_7series_0_81M_0_in_context.xdc] for cell 'design_1_i/rst_mig_7series_0_81M'
Finished Parsing XDC File [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_rst_mig_7series_0_81M_0/design_1_rst_mig_7series_0_81M_0/design_1_rst_mig_7series_0_81M_0_in_context.xdc] for cell 'design_1_i/rst_mig_7series_0_81M'
Parsing XDC File [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_hash_table_mgr_0_0/design_1_hash_table_mgr_0_0/design_1_hash_table_mgr_0_0_in_context.xdc] for cell 'design_1_i/hash_table_mgr_0'
Finished Parsing XDC File [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_hash_table_mgr_0_0/design_1_hash_table_mgr_0_0/design_1_hash_table_mgr_0_0_in_context.xdc] for cell 'design_1_i/hash_table_mgr_0'
Parsing XDC File [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_hash_table_mgr_mig_0_0/design_1_hash_table_mgr_mig_0_0/design_1_hash_table_mgr_mig_0_0_in_context.xdc] for cell 'design_1_i/hash_table_mgr_mig_0'
Finished Parsing XDC File [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_hash_table_mgr_mig_0_0/design_1_hash_table_mgr_mig_0_0/design_1_hash_table_mgr_mig_0_0_in_context.xdc] for cell 'design_1_i/hash_table_mgr_mig_0'
Parsing XDC File [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_1/design_1_rst_clk_wiz_1_100M_1/design_1_rst_clk_wiz_1_100M_1_in_context.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M1'
Finished Parsing XDC File [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_1/design_1_rst_clk_wiz_1_100M_1/design_1_rst_clk_wiz_1_100M_1_in_context.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M1'
Parsing XDC File [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc] for cell 'design_1_i/mig_7series_0'
Finished Parsing XDC File [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc] for cell 'design_1_i/mig_7series_0'
Parsing XDC File [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_sd_card_controller_0_0/design_1_sd_card_controller_0_0/design_1_sd_card_controller_0_0_in_context.xdc] for cell 'design_1_i/sd_card_controller_0'
Finished Parsing XDC File [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_sd_card_controller_0_0/design_1_sd_card_controller_0_0/design_1_sd_card_controller_0_0_in_context.xdc] for cell 'design_1_i/sd_card_controller_0'
Parsing XDC File [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_in_context.xdc] for cell 'design_1_i/axi_gpio_0'
Finished Parsing XDC File [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_in_context.xdc] for cell 'design_1_i/axi_gpio_0'
Parsing XDC File [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/design_1_axi_ethernet_0_0/design_1_axi_ethernet_0_0_in_context.xdc] for cell 'design_1_i/axi_ethernet_0'
Finished Parsing XDC File [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/design_1_axi_ethernet_0_0/design_1_axi_ethernet_0_0_in_context.xdc] for cell 'design_1_i/axi_ethernet_0'
Parsing XDC File [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_dma_0/design_1_axi_ethernet_0_dma_0/design_1_axi_ethernet_0_dma_0_in_context.xdc] for cell 'design_1_i/axi_ethernet_0_dma'
Finished Parsing XDC File [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_dma_0/design_1_axi_ethernet_0_dma_0/design_1_axi_ethernet_0_dma_0_in_context.xdc] for cell 'design_1_i/axi_ethernet_0_dma'
Parsing XDC File [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/design_1_xbar_1/design_1_xbar_1_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/xbar'
Finished Parsing XDC File [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/design_1_xbar_1/design_1_xbar_1_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/xbar'
Parsing XDC File [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_7/design_1_auto_pc_7/design_1_auto_pc_9_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_7/design_1_auto_pc_7/design_1_auto_pc_9_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_8/design_1_auto_pc_8/design_1_auto_pc_8_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/s01_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_8/design_1_auto_pc_8/design_1_auto_pc_8_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/s01_couplers/auto_pc'
Parsing XDC File [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_3_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m00_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_3_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m00_couplers/auto_pc'
Parsing XDC File [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1/design_1_auto_pc_3_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m01_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1/design_1_auto_pc_3_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m01_couplers/auto_pc'
Parsing XDC File [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2/design_1_auto_pc_2_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m03_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2/design_1_auto_pc_2_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m03_couplers/auto_pc'
Parsing XDC File [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_3/design_1_auto_pc_3/design_1_auto_pc_3_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m04_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_3/design_1_auto_pc_3/design_1_auto_pc_3_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m04_couplers/auto_pc'
Parsing XDC File [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0/design_1_auto_cc_1_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m05_couplers/auto_cc'
Finished Parsing XDC File [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0/design_1_auto_cc_1_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m05_couplers/auto_cc'
Parsing XDC File [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_4/design_1_auto_pc_4/design_1_auto_pc_4_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m05_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_4/design_1_auto_pc_4/design_1_auto_pc_4_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m05_couplers/auto_pc'
Parsing XDC File [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_5/design_1_auto_pc_5/design_1_auto_pc_3_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m06_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_5/design_1_auto_pc_5/design_1_auto_pc_3_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m06_couplers/auto_pc'
Parsing XDC File [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_6/design_1_auto_pc_6/design_1_auto_pc_3_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m07_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_6/design_1_auto_pc_6/design_1_auto_pc_3_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m07_couplers/auto_pc'
Parsing XDC File [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_2/design_1_auto_cc_2/design_1_auto_cc_2_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/s01_couplers/auto_cc'
Finished Parsing XDC File [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_2/design_1_auto_cc_2/design_1_auto_cc_2_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/s01_couplers/auto_cc'
Parsing XDC File [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_9/design_1_auto_pc_9/design_1_auto_pc_9_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/s01_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_9/design_1_auto_pc_9/design_1_auto_pc_9_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/s01_couplers/auto_pc'
Parsing XDC File [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_10/design_1_auto_pc_10/design_1_auto_pc_9_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/s02_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_10/design_1_auto_pc_10/design_1_auto_pc_9_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/s02_couplers/auto_pc'
Parsing XDC File [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_1/design_1_auto_cc_1/design_1_auto_cc_1_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/m00_couplers/auto_cc'
Finished Parsing XDC File [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_1/design_1_auto_cc_1/design_1_auto_cc_1_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/m00_couplers/auto_cc'
Parsing XDC File [C:/Users/jiangja5/hash_server/hash_server.srcs/constrs_1/new/SD_card.xdc]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/sd_card_controller_0/inst/addr_ptr'. [C:/Users/jiangja5/hash_server/hash_server.srcs/constrs_1/new/SD_card.xdc:13]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/sd_card_controller_0/inst/addr_ptr_reg[30]'. [C:/Users/jiangja5/hash_server/hash_server.srcs/constrs_1/new/SD_card.xdc:14]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/sd_card_controller_0/inst/addr_ptr_reg[29]'. [C:/Users/jiangja5/hash_server/hash_server.srcs/constrs_1/new/SD_card.xdc:15]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/sd_card_controller_0/inst/addr_ptr_reg[31]'. [C:/Users/jiangja5/hash_server/hash_server.srcs/constrs_1/new/SD_card.xdc:16]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/sd_card_controller_0/inst/sdcont/recv_data[3]'. [C:/Users/jiangja5/hash_server/hash_server.srcs/constrs_1/new/SD_card.xdc:19]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/sd_card_controller_0/inst/sdcont/version[4]'. [C:/Users/jiangja5/hash_server/hash_server.srcs/constrs_1/new/SD_card.xdc:20]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/sd_card_controller_0/SD_DAT[0]'. [C:/Users/jiangja5/hash_server/hash_server.srcs/constrs_1/new/SD_card.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/sd_card_controller_0/resetn'. [C:/Users/jiangja5/hash_server/hash_server.srcs/constrs_1/new/SD_card.xdc:22]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/sd_card_controller_0/inst/sdcont/version[5]'. [C:/Users/jiangja5/hash_server/hash_server.srcs/constrs_1/new/SD_card.xdc:23]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/sd_card_controller_0/load'. [C:/Users/jiangja5/hash_server/hash_server.srcs/constrs_1/new/SD_card.xdc:24]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/sd_card_controller_0/inst/sdcont/recv_data[1]'. [C:/Users/jiangja5/hash_server/hash_server.srcs/constrs_1/new/SD_card.xdc:25]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/sd_card_controller_0/inst/sdcont/recv_data[5]'. [C:/Users/jiangja5/hash_server/hash_server.srcs/constrs_1/new/SD_card.xdc:26]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/sd_card_controller_0/m00_axi_aresetn'. [C:/Users/jiangja5/hash_server/hash_server.srcs/constrs_1/new/SD_card.xdc:27]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/sd_card_controller_0/inst/sdcont/version[3]'. [C:/Users/jiangja5/hash_server/hash_server.srcs/constrs_1/new/SD_card.xdc:28]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/sd_card_controller_0/SD_DAT[3]'. [C:/Users/jiangja5/hash_server/hash_server.srcs/constrs_1/new/SD_card.xdc:29]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/sd_card_controller_0/inst/sdcont/version[0]'. [C:/Users/jiangja5/hash_server/hash_server.srcs/constrs_1/new/SD_card.xdc:30]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/sd_card_controller_0/SD_CMD'. [C:/Users/jiangja5/hash_server/hash_server.srcs/constrs_1/new/SD_card.xdc:31]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/sd_card_controller_0/inst/sdcont/recv_data[0]'. [C:/Users/jiangja5/hash_server/hash_server.srcs/constrs_1/new/SD_card.xdc:32]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/sd_card_controller_0/inst/sdcont/version[7]'. [C:/Users/jiangja5/hash_server/hash_server.srcs/constrs_1/new/SD_card.xdc:33]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/sd_card_controller_0/m00_axi_aclk'. [C:/Users/jiangja5/hash_server/hash_server.srcs/constrs_1/new/SD_card.xdc:34]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/sd_card_controller_0/inst/sdcont/version[1]'. [C:/Users/jiangja5/hash_server/hash_server.srcs/constrs_1/new/SD_card.xdc:35]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/sd_card_controller_0/inst/sdcont/version[2]'. [C:/Users/jiangja5/hash_server/hash_server.srcs/constrs_1/new/SD_card.xdc:36]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/sd_card_controller_0/SD_SCK'. [C:/Users/jiangja5/hash_server/hash_server.srcs/constrs_1/new/SD_card.xdc:37]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/sd_card_controller_0/inst/sdcont/recv_data[2]'. [C:/Users/jiangja5/hash_server/hash_server.srcs/constrs_1/new/SD_card.xdc:38]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/sd_card_controller_0/inst/sdcont/recv_data[7]'. [C:/Users/jiangja5/hash_server/hash_server.srcs/constrs_1/new/SD_card.xdc:39]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/sd_card_controller_0/inst/sdcont/recv_data[4]'. [C:/Users/jiangja5/hash_server/hash_server.srcs/constrs_1/new/SD_card.xdc:40]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/sd_card_controller_0/inst/sdcont/recv_data[6]'. [C:/Users/jiangja5/hash_server/hash_server.srcs/constrs_1/new/SD_card.xdc:41]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/sd_card_controller_0/inst/sdcont/version[6]'. [C:/Users/jiangja5/hash_server/hash_server.srcs/constrs_1/new/SD_card.xdc:42]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/sd_card_controller_0/inst/addr_ptr_reg[0]'. [C:/Users/jiangja5/hash_server/hash_server.srcs/constrs_1/new/SD_card.xdc:43]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/sd_card_controller_0/inst/addr_ptr_reg[1]'. [C:/Users/jiangja5/hash_server/hash_server.srcs/constrs_1/new/SD_card.xdc:44]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/sd_card_controller_0/inst/counter0[1]'. [C:/Users/jiangja5/hash_server/hash_server.srcs/constrs_1/new/SD_card.xdc:45]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/sd_card_controller_0/inst/byte_available_1'. [C:/Users/jiangja5/hash_server/hash_server.srcs/constrs_1/new/SD_card.xdc:46]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/sd_card_controller_0/inst/counter0[0]'. [C:/Users/jiangja5/hash_server/hash_server.srcs/constrs_1/new/SD_card.xdc:47]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/sd_card_controller_0/inst/counter0[2]'. [C:/Users/jiangja5/hash_server/hash_server.srcs/constrs_1/new/SD_card.xdc:48]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/sd_card_controller_0/inst/data'. [C:/Users/jiangja5/hash_server/hash_server.srcs/constrs_1/new/SD_card.xdc:49]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/sd_card_controller_0/m00_axi_awaddr[9]'. [C:/Users/jiangja5/hash_server/hash_server.srcs/constrs_1/new/SD_card.xdc:50]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/sd_card_controller_0/m00_axi_wdata[9]'. [C:/Users/jiangja5/hash_server/hash_server.srcs/constrs_1/new/SD_card.xdc:51]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/sd_card_controller_0/m00_axi_awaddr[13]'. [C:/Users/jiangja5/hash_server/hash_server.srcs/constrs_1/new/SD_card.xdc:52]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/sd_card_controller_0/m00_axi_awaddr[23]'. [C:/Users/jiangja5/hash_server/hash_server.srcs/constrs_1/new/SD_card.xdc:53]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/sd_card_controller_0/m00_axi_awaddr[24]'. [C:/Users/jiangja5/hash_server/hash_server.srcs/constrs_1/new/SD_card.xdc:54]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/sd_card_controller_0/m00_axi_wdata[19]'. [C:/Users/jiangja5/hash_server/hash_server.srcs/constrs_1/new/SD_card.xdc:55]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/sd_card_controller_0/m00_axi_wdata[24]'. [C:/Users/jiangja5/hash_server/hash_server.srcs/constrs_1/new/SD_card.xdc:56]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/sd_card_controller_0/m00_axi_wdata[29]'. [C:/Users/jiangja5/hash_server/hash_server.srcs/constrs_1/new/SD_card.xdc:57]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/sd_card_controller_0/m00_axi_wdata[2]'. [C:/Users/jiangja5/hash_server/hash_server.srcs/constrs_1/new/SD_card.xdc:58]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/sd_card_controller_0/m00_axi_awaddr[10]'. [C:/Users/jiangja5/hash_server/hash_server.srcs/constrs_1/new/SD_card.xdc:59]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/sd_card_controller_0/m00_axi_wdata[0]'. [C:/Users/jiangja5/hash_server/hash_server.srcs/constrs_1/new/SD_card.xdc:60]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/sd_card_controller_0/m00_axi_wdata[11]'. [C:/Users/jiangja5/hash_server/hash_server.srcs/constrs_1/new/SD_card.xdc:61]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/sd_card_controller_0/m00_axi_wdata[22]'. [C:/Users/jiangja5/hash_server/hash_server.srcs/constrs_1/new/SD_card.xdc:62]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/sd_card_controller_0/m00_axi_wdata[26]'. [C:/Users/jiangja5/hash_server/hash_server.srcs/constrs_1/new/SD_card.xdc:63]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/sd_card_controller_0/m00_axi_awaddr[11]'. [C:/Users/jiangja5/hash_server/hash_server.srcs/constrs_1/new/SD_card.xdc:64]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/sd_card_controller_0/m00_axi_awaddr[1]'. [C:/Users/jiangja5/hash_server/hash_server.srcs/constrs_1/new/SD_card.xdc:65]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/sd_card_controller_0/m00_axi_awaddr[19]'. [C:/Users/jiangja5/hash_server/hash_server.srcs/constrs_1/new/SD_card.xdc:66]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/sd_card_controller_0/m00_axi_awaddr[20]'. [C:/Users/jiangja5/hash_server/hash_server.srcs/constrs_1/new/SD_card.xdc:67]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/sd_card_controller_0/m00_axi_wdata[14]'. [C:/Users/jiangja5/hash_server/hash_server.srcs/constrs_1/new/SD_card.xdc:68]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/sd_card_controller_0/m00_axi_awaddr[22]'. [C:/Users/jiangja5/hash_server/hash_server.srcs/constrs_1/new/SD_card.xdc:69]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/sd_card_controller_0/m00_axi_wdata[25]'. [C:/Users/jiangja5/hash_server/hash_server.srcs/constrs_1/new/SD_card.xdc:70]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/sd_card_controller_0/m00_axi_wdata[30]'. [C:/Users/jiangja5/hash_server/hash_server.srcs/constrs_1/new/SD_card.xdc:71]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/sd_card_controller_0/m00_axi_awaddr[2]'. [C:/Users/jiangja5/hash_server/hash_server.srcs/constrs_1/new/SD_card.xdc:72]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/sd_card_controller_0/m00_axi_awaddr[6]'. [C:/Users/jiangja5/hash_server/hash_server.srcs/constrs_1/new/SD_card.xdc:73]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/sd_card_controller_0/m00_axi_wdata[4]'. [C:/Users/jiangja5/hash_server/hash_server.srcs/constrs_1/new/SD_card.xdc:74]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/sd_card_controller_0/m00_axi_awaddr[7]'. [C:/Users/jiangja5/hash_server/hash_server.srcs/constrs_1/new/SD_card.xdc:75]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/sd_card_controller_0/m00_axi_wdata[8]'. [C:/Users/jiangja5/hash_server/hash_server.srcs/constrs_1/new/SD_card.xdc:76]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/sd_card_controller_0/m00_axi_wdata[17]'. [C:/Users/jiangja5/hash_server/hash_server.srcs/constrs_1/new/SD_card.xdc:77]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/sd_card_controller_0/m00_axi_wdata[20]'. [C:/Users/jiangja5/hash_server/hash_server.srcs/constrs_1/new/SD_card.xdc:78]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/sd_card_controller_0/m00_axi_wdata[23]'. [C:/Users/jiangja5/hash_server/hash_server.srcs/constrs_1/new/SD_card.xdc:79]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/sd_card_controller_0/m00_axi_wdata[28]'. [C:/Users/jiangja5/hash_server/hash_server.srcs/constrs_1/new/SD_card.xdc:80]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/sd_card_controller_0/m00_axi_wdata[13]'. [C:/Users/jiangja5/hash_server/hash_server.srcs/constrs_1/new/SD_card.xdc:81]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/sd_card_controller_0/m00_axi_awaddr[14]'. [C:/Users/jiangja5/hash_server/hash_server.srcs/constrs_1/new/SD_card.xdc:82]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/sd_card_controller_0/m00_axi_awaddr[15]'. [C:/Users/jiangja5/hash_server/hash_server.srcs/constrs_1/new/SD_card.xdc:83]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/sd_card_controller_0/m00_axi_awaddr[17]'. [C:/Users/jiangja5/hash_server/hash_server.srcs/constrs_1/new/SD_card.xdc:84]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/sd_card_controller_0/m00_axi_awaddr[21]'. [C:/Users/jiangja5/hash_server/hash_server.srcs/constrs_1/new/SD_card.xdc:85]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/sd_card_controller_0/m00_axi_awaddr[3]'. [C:/Users/jiangja5/hash_server/hash_server.srcs/constrs_1/new/SD_card.xdc:86]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/sd_card_controller_0/m00_axi_awaddr[5]'. [C:/Users/jiangja5/hash_server/hash_server.srcs/constrs_1/new/SD_card.xdc:87]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/sd_card_controller_0/m00_axi_wdata[10]'. [C:/Users/jiangja5/hash_server/hash_server.srcs/constrs_1/new/SD_card.xdc:88]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/sd_card_controller_0/m00_axi_wdata[6]'. [C:/Users/jiangja5/hash_server/hash_server.srcs/constrs_1/new/SD_card.xdc:89]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/sd_card_controller_0/m00_axi_wdata[27]'. [C:/Users/jiangja5/hash_server/hash_server.srcs/constrs_1/new/SD_card.xdc:90]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/sd_card_controller_0/m00_axi_awaddr[4]'. [C:/Users/jiangja5/hash_server/hash_server.srcs/constrs_1/new/SD_card.xdc:91]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/sd_card_controller_0/m00_axi_awaddr[26]'. [C:/Users/jiangja5/hash_server/hash_server.srcs/constrs_1/new/SD_card.xdc:92]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/sd_card_controller_0/m00_axi_wdata[5]'. [C:/Users/jiangja5/hash_server/hash_server.srcs/constrs_1/new/SD_card.xdc:93]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/sd_card_controller_0/m00_axi_wdata[16]'. [C:/Users/jiangja5/hash_server/hash_server.srcs/constrs_1/new/SD_card.xdc:94]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/sd_card_controller_0/m00_axi_awaddr[16]'. [C:/Users/jiangja5/hash_server/hash_server.srcs/constrs_1/new/SD_card.xdc:95]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/sd_card_controller_0/m00_axi_awaddr[12]'. [C:/Users/jiangja5/hash_server/hash_server.srcs/constrs_1/new/SD_card.xdc:96]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/sd_card_controller_0/m00_axi_wdata[7]'. [C:/Users/jiangja5/hash_server/hash_server.srcs/constrs_1/new/SD_card.xdc:97]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/sd_card_controller_0/m00_axi_wdata[12]'. [C:/Users/jiangja5/hash_server/hash_server.srcs/constrs_1/new/SD_card.xdc:98]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/sd_card_controller_0/m00_axi_wdata[18]'. [C:/Users/jiangja5/hash_server/hash_server.srcs/constrs_1/new/SD_card.xdc:99]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/sd_card_controller_0/m00_axi_wdata[3]'. [C:/Users/jiangja5/hash_server/hash_server.srcs/constrs_1/new/SD_card.xdc:100]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/sd_card_controller_0/m00_axi_awaddr[8]'. [C:/Users/jiangja5/hash_server/hash_server.srcs/constrs_1/new/SD_card.xdc:101]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/sd_card_controller_0/m00_axi_wdata[1]'. [C:/Users/jiangja5/hash_server/hash_server.srcs/constrs_1/new/SD_card.xdc:102]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/sd_card_controller_0/m00_axi_wdata[15]'. [C:/Users/jiangja5/hash_server/hash_server.srcs/constrs_1/new/SD_card.xdc:103]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/sd_card_controller_0/m00_axi_awaddr[18]'. [C:/Users/jiangja5/hash_server/hash_server.srcs/constrs_1/new/SD_card.xdc:104]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/sd_card_controller_0/m00_axi_awaddr[25]'. [C:/Users/jiangja5/hash_server/hash_server.srcs/constrs_1/new/SD_card.xdc:105]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/sd_card_controller_0/m00_axi_wdata[21]'. [C:/Users/jiangja5/hash_server/hash_server.srcs/constrs_1/new/SD_card.xdc:106]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/sd_card_controller_0/m00_axi_wdata[31]'. [C:/Users/jiangja5/hash_server/hash_server.srcs/constrs_1/new/SD_card.xdc:107]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/sd_card_controller_0/inst/sd_card_controller_v1_0_M00_AXI_inst/m00_axi_init_axi_txn'. [C:/Users/jiangja5/hash_server/hash_server.srcs/constrs_1/new/SD_card.xdc:112]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/sd_card_controller_0/inst/addr_ptr_0[11]'. [C:/Users/jiangja5/hash_server/hash_server.srcs/constrs_1/new/SD_card.xdc:123]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/sd_card_controller_0/inst/data[9]'. [C:/Users/jiangja5/hash_server/hash_server.srcs/constrs_1/new/SD_card.xdc:124]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/sd_card_controller_0/inst/state[2]'. [C:/Users/jiangja5/hash_server/hash_server.srcs/constrs_1/new/SD_card.xdc:132]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/sd_card_controller_0/inst/data[30]'. [C:/Users/jiangja5/hash_server/hash_server.srcs/constrs_1/new/SD_card.xdc:133]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/sd_card_controller_0/inst/address[16]'. [C:/Users/jiangja5/hash_server/hash_server.srcs/constrs_1/new/SD_card.xdc:134]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/sd_card_controller_0/inst/m00_axi_awaddr[19]'. [C:/Users/jiangja5/hash_server/hash_server.srcs/constrs_1/new/SD_card.xdc:135]
INFO: [Common 17-14] Message 'Vivado 12-507' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [C:/Users/jiangja5/hash_server/hash_server.srcs/constrs_1/new/SD_card.xdc:135]
Finished Parsing XDC File [C:/Users/jiangja5/hash_server/hash_server.srcs/constrs_1/new/SD_card.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/jiangja5/hash_server/hash_server.srcs/constrs_1/new/SD_card.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/design_1_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/jiangja5/hash_server/hash_server.srcs/constrs_1/new/SD_card.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/jiangja5/hash_server/hash_server.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/jiangja5/hash_server/hash_server.runs/synth_1/dont_touch.xdc]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1159.242 ; gain = 0.000
write_xdc: Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 1159.242 ; gain = 157.867
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1159.242 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1159.262 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1159.297 ; gain = 0.055
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:39 ; elapsed = 00:00:28 . Memory (MB): peak = 1161.074 ; gain = 728.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tsbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:39 ; elapsed = 00:00:28 . Memory (MB): peak = 1161.074 ; gain = 728.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_addr[0]. (constraint file  c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_addr[0]. (constraint file  c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_addr[10]. (constraint file  c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_addr[10]. (constraint file  c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_addr[11]. (constraint file  c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_addr[11]. (constraint file  c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_addr[12]. (constraint file  c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_addr[12]. (constraint file  c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_addr[13]. (constraint file  c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_addr[13]. (constraint file  c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_addr[14]. (constraint file  c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_addr[14]. (constraint file  c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_addr[1]. (constraint file  c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_addr[1]. (constraint file  c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_addr[2]. (constraint file  c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_addr[2]. (constraint file  c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_addr[3]. (constraint file  c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_addr[3]. (constraint file  c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_addr[4]. (constraint file  c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_addr[4]. (constraint file  c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_addr[5]. (constraint file  c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_addr[5]. (constraint file  c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_addr[6]. (constraint file  c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_addr[6]. (constraint file  c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_addr[7]. (constraint file  c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_addr[7]. (constraint file  c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_addr[8]. (constraint file  c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_addr[8]. (constraint file  c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_addr[9]. (constraint file  c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_addr[9]. (constraint file  c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_ba[0]. (constraint file  c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_ba[0]. (constraint file  c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_ba[1]. (constraint file  c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_ba[1]. (constraint file  c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_ba[2]. (constraint file  c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_ba[2]. (constraint file  c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_cas_n. (constraint file  c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_cas_n. (constraint file  c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_ck_n[0]. (constraint file  c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_ck_n[0]. (constraint file  c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_ck_p[0]. (constraint file  c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_ck_p[0]. (constraint file  c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_cke[0]. (constraint file  c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_cke[0]. (constraint file  c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dm[0]. (constraint file  c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dm[0]. (constraint file  c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dm[1]. (constraint file  c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dm[1]. (constraint file  c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[0]. (constraint file  c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[0]. (constraint file  c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[10]. (constraint file  c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[10]. (constraint file  c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[11]. (constraint file  c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[11]. (constraint file  c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[12]. (constraint file  c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[12]. (constraint file  c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[13]. (constraint file  c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[13]. (constraint file  c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[14]. (constraint file  c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[14]. (constraint file  c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[15]. (constraint file  c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[15]. (constraint file  c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[1]. (constraint file  c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[1]. (constraint file  c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[2]. (constraint file  c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[2]. (constraint file  c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[3]. (constraint file  c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[3]. (constraint file  c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[4]. (constraint file  c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[4]. (constraint file  c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[5]. (constraint file  c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[5]. (constraint file  c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[6]. (constraint file  c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[6]. (constraint file  c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[7]. (constraint file  c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[7]. (constraint file  c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[8]. (constraint file  c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[8]. (constraint file  c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[9]. (constraint file  c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[9]. (constraint file  c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dqs_n[0]. (constraint file  c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dqs_n[0]. (constraint file  c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dqs_n[1]. (constraint file  c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dqs_n[1]. (constraint file  c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dqs_p[0]. (constraint file  c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dqs_p[0]. (constraint file  c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dqs_p[1]. (constraint file  c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dqs_p[1]. (constraint file  c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_odt[0]. (constraint file  c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_odt[0]. (constraint file  c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_ras_n. (constraint file  c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_ras_n. (constraint file  c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_reset_n. (constraint file  c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_reset_n. (constraint file  c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_we_n. (constraint file  c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_we_n. (constraint file  c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 97).
Applied set_property IO_BUFFER_TYPE = NONE for eth_rgmii_rd[0]. (constraint file  c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/design_1_axi_ethernet_0_0/design_1_axi_ethernet_0_0_in_context.xdc, line 135).
Applied set_property CLOCK_BUFFER_TYPE = NONE for eth_rgmii_rd[0]. (constraint file  c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/design_1_axi_ethernet_0_0/design_1_axi_ethernet_0_0_in_context.xdc, line 136).
Applied set_property IO_BUFFER_TYPE = NONE for eth_rgmii_rd[1]. (constraint file  c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/design_1_axi_ethernet_0_0/design_1_axi_ethernet_0_0_in_context.xdc, line 137).
Applied set_property CLOCK_BUFFER_TYPE = NONE for eth_rgmii_rd[1]. (constraint file  c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/design_1_axi_ethernet_0_0/design_1_axi_ethernet_0_0_in_context.xdc, line 138).
Applied set_property IO_BUFFER_TYPE = NONE for eth_rgmii_rd[2]. (constraint file  c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/design_1_axi_ethernet_0_0/design_1_axi_ethernet_0_0_in_context.xdc, line 139).
Applied set_property CLOCK_BUFFER_TYPE = NONE for eth_rgmii_rd[2]. (constraint file  c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/design_1_axi_ethernet_0_0/design_1_axi_ethernet_0_0_in_context.xdc, line 140).
Applied set_property IO_BUFFER_TYPE = NONE for eth_rgmii_rd[3]. (constraint file  c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/design_1_axi_ethernet_0_0/design_1_axi_ethernet_0_0_in_context.xdc, line 141).
Applied set_property CLOCK_BUFFER_TYPE = NONE for eth_rgmii_rd[3]. (constraint file  c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/design_1_axi_ethernet_0_0/design_1_axi_ethernet_0_0_in_context.xdc, line 142).
Applied set_property IO_BUFFER_TYPE = NONE for eth_rgmii_rx_ctl. (constraint file  c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/design_1_axi_ethernet_0_0/design_1_axi_ethernet_0_0_in_context.xdc, line 143).
Applied set_property CLOCK_BUFFER_TYPE = NONE for eth_rgmii_rx_ctl. (constraint file  c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/design_1_axi_ethernet_0_0/design_1_axi_ethernet_0_0_in_context.xdc, line 144).
Applied set_property IO_BUFFER_TYPE = NONE for eth_rgmii_rxc. (constraint file  c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/design_1_axi_ethernet_0_0/design_1_axi_ethernet_0_0_in_context.xdc, line 145).
Applied set_property CLOCK_BUFFER_TYPE = NONE for eth_rgmii_rxc. (constraint file  c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/design_1_axi_ethernet_0_0/design_1_axi_ethernet_0_0_in_context.xdc, line 146).
Applied set_property IO_BUFFER_TYPE = NONE for eth_rgmii_td[0]. (constraint file  c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/design_1_axi_ethernet_0_0/design_1_axi_ethernet_0_0_in_context.xdc, line 147).
Applied set_property CLOCK_BUFFER_TYPE = NONE for eth_rgmii_td[0]. (constraint file  c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/design_1_axi_ethernet_0_0/design_1_axi_ethernet_0_0_in_context.xdc, line 148).
Applied set_property IO_BUFFER_TYPE = NONE for eth_rgmii_td[1]. (constraint file  c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/design_1_axi_ethernet_0_0/design_1_axi_ethernet_0_0_in_context.xdc, line 149).
Applied set_property CLOCK_BUFFER_TYPE = NONE for eth_rgmii_td[1]. (constraint file  c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/design_1_axi_ethernet_0_0/design_1_axi_ethernet_0_0_in_context.xdc, line 150).
Applied set_property IO_BUFFER_TYPE = NONE for eth_rgmii_td[2]. (constraint file  c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/design_1_axi_ethernet_0_0/design_1_axi_ethernet_0_0_in_context.xdc, line 151).
Applied set_property CLOCK_BUFFER_TYPE = NONE for eth_rgmii_td[2]. (constraint file  c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/design_1_axi_ethernet_0_0/design_1_axi_ethernet_0_0_in_context.xdc, line 152).
Applied set_property IO_BUFFER_TYPE = NONE for eth_rgmii_td[3]. (constraint file  c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/design_1_axi_ethernet_0_0/design_1_axi_ethernet_0_0_in_context.xdc, line 153).
Applied set_property CLOCK_BUFFER_TYPE = NONE for eth_rgmii_td[3]. (constraint file  c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/design_1_axi_ethernet_0_0/design_1_axi_ethernet_0_0_in_context.xdc, line 154).
Applied set_property IO_BUFFER_TYPE = NONE for eth_rgmii_tx_ctl. (constraint file  c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/design_1_axi_ethernet_0_0/design_1_axi_ethernet_0_0_in_context.xdc, line 155).
Applied set_property CLOCK_BUFFER_TYPE = NONE for eth_rgmii_tx_ctl. (constraint file  c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/design_1_axi_ethernet_0_0/design_1_axi_ethernet_0_0_in_context.xdc, line 156).
Applied set_property IO_BUFFER_TYPE = NONE for eth_rgmii_txc. (constraint file  c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/design_1_axi_ethernet_0_0/design_1_axi_ethernet_0_0_in_context.xdc, line 157).
Applied set_property CLOCK_BUFFER_TYPE = NONE for eth_rgmii_txc. (constraint file  c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/design_1_axi_ethernet_0_0/design_1_axi_ethernet_0_0_in_context.xdc, line 158).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_intc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_xlconcat. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_clk_wiz_1_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_uartlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_timer_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_mig_7series_0_81M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/hash_table_mgr_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/hash_table_mgr_mig_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_clk_wiz_1_100M1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/mig_7series_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/sd_card_controller_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_gpio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_ethernet_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_ethernet_0_dma. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_0/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/s01_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/m00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/m01_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/m03_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/m04_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/m05_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/m05_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/m06_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/m07_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_0/s01_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_0/s01_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_0/s02_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_0/m00_couplers/auto_cc. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:00:30 . Memory (MB): peak = 1161.074 ; gain = 728.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:41 ; elapsed = 00:00:30 . Memory (MB): peak = 1161.074 ; gain = 728.477
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:31 . Memory (MB): peak = 1161.074 ; gain = 728.477
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/BRAM_Clk_A' to pin 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/BRAM_Clk_A' to pin 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mdm_1/Dbg_Clk_0' to pin 'design_1_i/mdm_1/bbstub_Dbg_Clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mdm_1/Dbg_Update_0' to pin 'design_1_i/mdm_1/bbstub_Dbg_Update_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_1/clk_out1' to pin 'design_1_i/clk_wiz_1/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_1/clk_out2' to pin 'design_1_i/clk_wiz_1/bbstub_clk_out2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_1/clk_out3' to pin 'design_1_i/clk_wiz_1/bbstub_clk_out3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_1/clk_out4' to pin 'design_1_i/clk_wiz_1/bbstub_clk_out4/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mig_7series_0/ui_clk' to pin 'design_1_i/mig_7series_0/bbstub_ui_clk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/axi_ethernet_0/interrupt' to pin 'design_1_i/axi_ethernet_0/bbstub_interrupt/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/axi_ethernet_0/m_axis_rxd_tdata[0]' to pin '{design_1_i/axi_ethernet_0/bbstub_m_axis_rxd_tdata[0]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/axi_ethernet_0/m_axis_rxd_tdata[10]' to pin '{design_1_i/axi_ethernet_0/bbstub_m_axis_rxd_tdata[10]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/axi_ethernet_0/m_axis_rxd_tdata[11]' to pin '{design_1_i/axi_ethernet_0/bbstub_m_axis_rxd_tdata[11]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/axi_ethernet_0/m_axis_rxd_tdata[12]' to pin '{design_1_i/axi_ethernet_0/bbstub_m_axis_rxd_tdata[12]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/axi_ethernet_0/m_axis_rxd_tdata[13]' to pin '{design_1_i/axi_ethernet_0/bbstub_m_axis_rxd_tdata[13]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/axi_ethernet_0/m_axis_rxd_tdata[14]' to pin '{design_1_i/axi_ethernet_0/bbstub_m_axis_rxd_tdata[14]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/axi_ethernet_0/m_axis_rxd_tdata[15]' to pin '{design_1_i/axi_ethernet_0/bbstub_m_axis_rxd_tdata[15]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/axi_ethernet_0/m_axis_rxd_tdata[16]' to pin '{design_1_i/axi_ethernet_0/bbstub_m_axis_rxd_tdata[16]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/axi_ethernet_0/m_axis_rxd_tdata[17]' to pin '{design_1_i/axi_ethernet_0/bbstub_m_axis_rxd_tdata[17]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/axi_ethernet_0/m_axis_rxd_tdata[18]' to pin '{design_1_i/axi_ethernet_0/bbstub_m_axis_rxd_tdata[18]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/axi_ethernet_0/m_axis_rxd_tdata[19]' to pin '{design_1_i/axi_ethernet_0/bbstub_m_axis_rxd_tdata[19]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/axi_ethernet_0/m_axis_rxd_tdata[1]' to pin '{design_1_i/axi_ethernet_0/bbstub_m_axis_rxd_tdata[1]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/axi_ethernet_0/m_axis_rxd_tdata[20]' to pin '{design_1_i/axi_ethernet_0/bbstub_m_axis_rxd_tdata[20]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/axi_ethernet_0/m_axis_rxd_tdata[21]' to pin '{design_1_i/axi_ethernet_0/bbstub_m_axis_rxd_tdata[21]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/axi_ethernet_0/m_axis_rxd_tdata[22]' to pin '{design_1_i/axi_ethernet_0/bbstub_m_axis_rxd_tdata[22]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/axi_ethernet_0/m_axis_rxd_tdata[23]' to pin '{design_1_i/axi_ethernet_0/bbstub_m_axis_rxd_tdata[23]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/axi_ethernet_0/m_axis_rxd_tdata[24]' to pin '{design_1_i/axi_ethernet_0/bbstub_m_axis_rxd_tdata[24]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/axi_ethernet_0/m_axis_rxd_tdata[25]' to pin '{design_1_i/axi_ethernet_0/bbstub_m_axis_rxd_tdata[25]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/axi_ethernet_0/m_axis_rxd_tdata[26]' to pin '{design_1_i/axi_ethernet_0/bbstub_m_axis_rxd_tdata[26]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/axi_ethernet_0/m_axis_rxd_tdata[27]' to pin '{design_1_i/axi_ethernet_0/bbstub_m_axis_rxd_tdata[27]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/axi_ethernet_0/m_axis_rxd_tdata[28]' to pin '{design_1_i/axi_ethernet_0/bbstub_m_axis_rxd_tdata[28]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/axi_ethernet_0/m_axis_rxd_tdata[29]' to pin '{design_1_i/axi_ethernet_0/bbstub_m_axis_rxd_tdata[29]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/axi_ethernet_0/m_axis_rxd_tdata[2]' to pin '{design_1_i/axi_ethernet_0/bbstub_m_axis_rxd_tdata[2]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/axi_ethernet_0/m_axis_rxd_tdata[30]' to pin '{design_1_i/axi_ethernet_0/bbstub_m_axis_rxd_tdata[30]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/axi_ethernet_0/m_axis_rxd_tdata[31]' to pin '{design_1_i/axi_ethernet_0/bbstub_m_axis_rxd_tdata[31]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/axi_ethernet_0/m_axis_rxd_tdata[3]' to pin '{design_1_i/axi_ethernet_0/bbstub_m_axis_rxd_tdata[3]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/axi_ethernet_0/m_axis_rxd_tdata[4]' to pin '{design_1_i/axi_ethernet_0/bbstub_m_axis_rxd_tdata[4]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/axi_ethernet_0/m_axis_rxd_tdata[5]' to pin '{design_1_i/axi_ethernet_0/bbstub_m_axis_rxd_tdata[5]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/axi_ethernet_0/m_axis_rxd_tdata[6]' to pin '{design_1_i/axi_ethernet_0/bbstub_m_axis_rxd_tdata[6]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/axi_ethernet_0/m_axis_rxd_tdata[7]' to pin '{design_1_i/axi_ethernet_0/bbstub_m_axis_rxd_tdata[7]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/axi_ethernet_0/m_axis_rxd_tdata[8]' to pin '{design_1_i/axi_ethernet_0/bbstub_m_axis_rxd_tdata[8]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/axi_ethernet_0/m_axis_rxd_tdata[9]' to pin '{design_1_i/axi_ethernet_0/bbstub_m_axis_rxd_tdata[9]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/axi_ethernet_0/m_axis_rxd_tkeep[0]' to pin '{design_1_i/axi_ethernet_0/bbstub_m_axis_rxd_tkeep[0]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/axi_ethernet_0/m_axis_rxd_tkeep[1]' to pin '{design_1_i/axi_ethernet_0/bbstub_m_axis_rxd_tkeep[1]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/axi_ethernet_0/m_axis_rxd_tkeep[2]' to pin '{design_1_i/axi_ethernet_0/bbstub_m_axis_rxd_tkeep[2]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/axi_ethernet_0/m_axis_rxd_tkeep[3]' to pin '{design_1_i/axi_ethernet_0/bbstub_m_axis_rxd_tkeep[3]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/axi_ethernet_0/m_axis_rxd_tlast' to pin 'design_1_i/axi_ethernet_0/bbstub_m_axis_rxd_tlast/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/axi_ethernet_0/m_axis_rxd_tvalid' to pin 'design_1_i/axi_ethernet_0/bbstub_m_axis_rxd_tvalid/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/axi_ethernet_0/m_axis_rxs_tdata[0]' to pin '{design_1_i/axi_ethernet_0/bbstub_m_axis_rxs_tdata[0]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/axi_ethernet_0/m_axis_rxs_tdata[10]' to pin '{design_1_i/axi_ethernet_0/bbstub_m_axis_rxs_tdata[10]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/axi_ethernet_0/m_axis_rxs_tdata[11]' to pin '{design_1_i/axi_ethernet_0/bbstub_m_axis_rxs_tdata[11]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/axi_ethernet_0/m_axis_rxs_tdata[12]' to pin '{design_1_i/axi_ethernet_0/bbstub_m_axis_rxs_tdata[12]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/axi_ethernet_0/m_axis_rxs_tdata[13]' to pin '{design_1_i/axi_ethernet_0/bbstub_m_axis_rxs_tdata[13]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/axi_ethernet_0/m_axis_rxs_tdata[14]' to pin '{design_1_i/axi_ethernet_0/bbstub_m_axis_rxs_tdata[14]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/axi_ethernet_0/m_axis_rxs_tdata[15]' to pin '{design_1_i/axi_ethernet_0/bbstub_m_axis_rxs_tdata[15]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/axi_ethernet_0/m_axis_rxs_tdata[16]' to pin '{design_1_i/axi_ethernet_0/bbstub_m_axis_rxs_tdata[16]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/axi_ethernet_0/m_axis_rxs_tdata[17]' to pin '{design_1_i/axi_ethernet_0/bbstub_m_axis_rxs_tdata[17]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/axi_ethernet_0/m_axis_rxs_tdata[18]' to pin '{design_1_i/axi_ethernet_0/bbstub_m_axis_rxs_tdata[18]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/axi_ethernet_0/m_axis_rxs_tdata[19]' to pin '{design_1_i/axi_ethernet_0/bbstub_m_axis_rxs_tdata[19]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/axi_ethernet_0/m_axis_rxs_tdata[1]' to pin '{design_1_i/axi_ethernet_0/bbstub_m_axis_rxs_tdata[1]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/axi_ethernet_0/m_axis_rxs_tdata[20]' to pin '{design_1_i/axi_ethernet_0/bbstub_m_axis_rxs_tdata[20]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/axi_ethernet_0/m_axis_rxs_tdata[21]' to pin '{design_1_i/axi_ethernet_0/bbstub_m_axis_rxs_tdata[21]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/axi_ethernet_0/m_axis_rxs_tdata[22]' to pin '{design_1_i/axi_ethernet_0/bbstub_m_axis_rxs_tdata[22]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/axi_ethernet_0/m_axis_rxs_tdata[23]' to pin '{design_1_i/axi_ethernet_0/bbstub_m_axis_rxs_tdata[23]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/axi_ethernet_0/m_axis_rxs_tdata[24]' to pin '{design_1_i/axi_ethernet_0/bbstub_m_axis_rxs_tdata[24]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/axi_ethernet_0/m_axis_rxs_tdata[25]' to pin '{design_1_i/axi_ethernet_0/bbstub_m_axis_rxs_tdata[25]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/axi_ethernet_0/m_axis_rxs_tdata[26]' to pin '{design_1_i/axi_ethernet_0/bbstub_m_axis_rxs_tdata[26]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/axi_ethernet_0/m_axis_rxs_tdata[27]' to pin '{design_1_i/axi_ethernet_0/bbstub_m_axis_rxs_tdata[27]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/axi_ethernet_0/m_axis_rxs_tdata[28]' to pin '{design_1_i/axi_ethernet_0/bbstub_m_axis_rxs_tdata[28]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/axi_ethernet_0/m_axis_rxs_tdata[29]' to pin '{design_1_i/axi_ethernet_0/bbstub_m_axis_rxs_tdata[29]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/axi_ethernet_0/m_axis_rxs_tdata[2]' to pin '{design_1_i/axi_ethernet_0/bbstub_m_axis_rxs_tdata[2]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/axi_ethernet_0/m_axis_rxs_tdata[30]' to pin '{design_1_i/axi_ethernet_0/bbstub_m_axis_rxs_tdata[30]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/axi_ethernet_0/m_axis_rxs_tdata[31]' to pin '{design_1_i/axi_ethernet_0/bbstub_m_axis_rxs_tdata[31]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/axi_ethernet_0/m_axis_rxs_tdata[3]' to pin '{design_1_i/axi_ethernet_0/bbstub_m_axis_rxs_tdata[3]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/axi_ethernet_0/m_axis_rxs_tdata[4]' to pin '{design_1_i/axi_ethernet_0/bbstub_m_axis_rxs_tdata[4]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/axi_ethernet_0/m_axis_rxs_tdata[5]' to pin '{design_1_i/axi_ethernet_0/bbstub_m_axis_rxs_tdata[5]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/axi_ethernet_0/m_axis_rxs_tdata[6]' to pin '{design_1_i/axi_ethernet_0/bbstub_m_axis_rxs_tdata[6]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/axi_ethernet_0/m_axis_rxs_tdata[7]' to pin '{design_1_i/axi_ethernet_0/bbstub_m_axis_rxs_tdata[7]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/axi_ethernet_0/m_axis_rxs_tdata[8]' to pin '{design_1_i/axi_ethernet_0/bbstub_m_axis_rxs_tdata[8]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/axi_ethernet_0/m_axis_rxs_tdata[9]' to pin '{design_1_i/axi_ethernet_0/bbstub_m_axis_rxs_tdata[9]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/axi_ethernet_0/m_axis_rxs_tkeep[0]' to pin '{design_1_i/axi_ethernet_0/bbstub_m_axis_rxs_tkeep[0]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/axi_ethernet_0/m_axis_rxs_tkeep[1]' to pin '{design_1_i/axi_ethernet_0/bbstub_m_axis_rxs_tkeep[1]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/axi_ethernet_0/m_axis_rxs_tkeep[2]' to pin '{design_1_i/axi_ethernet_0/bbstub_m_axis_rxs_tkeep[2]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/axi_ethernet_0/m_axis_rxs_tkeep[3]' to pin '{design_1_i/axi_ethernet_0/bbstub_m_axis_rxs_tkeep[3]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/axi_ethernet_0/m_axis_rxs_tlast' to pin 'design_1_i/axi_ethernet_0/bbstub_m_axis_rxs_tlast/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/axi_ethernet_0/m_axis_rxs_tvalid' to pin 'design_1_i/axi_ethernet_0/bbstub_m_axis_rxs_tvalid/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/axi_ethernet_0/phy_rst_n[0]' to pin '{design_1_i/axi_ethernet_0/bbstub_phy_rst_n[0]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/axi_ethernet_0/rgmii_txc' to pin 'design_1_i/axi_ethernet_0/bbstub_rgmii_txc/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/axi_ethernet_0/s_axi_arready' to pin 'design_1_i/axi_ethernet_0/bbstub_s_axi_arready/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/axi_ethernet_0/s_axi_awready' to pin 'design_1_i/axi_ethernet_0/bbstub_s_axi_awready/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/axi_ethernet_0/s_axi_bresp[0]' to pin '{design_1_i/axi_ethernet_0/bbstub_s_axi_bresp[0]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/axi_ethernet_0/s_axi_bresp[1]' to pin '{design_1_i/axi_ethernet_0/bbstub_s_axi_bresp[1]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/axi_ethernet_0/s_axi_bvalid' to pin 'design_1_i/axi_ethernet_0/bbstub_s_axi_bvalid/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/axi_ethernet_0/s_axi_rdata[0]' to pin '{design_1_i/axi_ethernet_0/bbstub_s_axi_rdata[0]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/axi_ethernet_0/s_axi_rdata[10]' to pin '{design_1_i/axi_ethernet_0/bbstub_s_axi_rdata[10]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/axi_ethernet_0/s_axi_rdata[11]' to pin '{design_1_i/axi_ethernet_0/bbstub_s_axi_rdata[11]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/axi_ethernet_0/s_axi_rdata[12]' to pin '{design_1_i/axi_ethernet_0/bbstub_s_axi_rdata[12]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/axi_ethernet_0/s_axi_rdata[13]' to pin '{design_1_i/axi_ethernet_0/bbstub_s_axi_rdata[13]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/axi_ethernet_0/s_axi_rdata[14]' to pin '{design_1_i/axi_ethernet_0/bbstub_s_axi_rdata[14]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/axi_ethernet_0/s_axi_rdata[15]' to pin '{design_1_i/axi_ethernet_0/bbstub_s_axi_rdata[15]/O}'
INFO: [Common 17-14] Message 'Synth 8-5578' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'design_1_i/axi_ethernet_0/gtx_clk' to 'design_1_i/clk_wiz_1/bbstub_clk_out4/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'design_1_i/axi_ethernet_0/gtx_clk' to 'design_1_i/clk_wiz_1/bbstub_clk_out4/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'design_1_i/axi_ethernet_0/gtx_clk' to 'design_1_i/clk_wiz_1/bbstub_clk_out4/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'design_1_i/axi_ethernet_0/gtx_clk' to 'design_1_i/clk_wiz_1/bbstub_clk_out4/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'design_1_i/axi_ethernet_0/gtx_clk' to 'design_1_i/clk_wiz_1/bbstub_clk_out4/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'design_1_i/axi_ethernet_0/gtx_clk' to 'design_1_i/clk_wiz_1/bbstub_clk_out4/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'design_1_i/axi_ethernet_0/gtx_clk' to 'design_1_i/clk_wiz_1/bbstub_clk_out4/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'design_1_i/axi_ethernet_0/gtx_clk' to 'design_1_i/clk_wiz_1/bbstub_clk_out4/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'design_1_i/axi_ethernet_0/gtx_clk' to 'design_1_i/clk_wiz_1/bbstub_clk_out4/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'design_1_i/axi_ethernet_0/gtx_clk' to 'design_1_i/clk_wiz_1/bbstub_clk_out4/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'design_1_i/axi_ethernet_0/gtx_clk' to 'design_1_i/clk_wiz_1/bbstub_clk_out4/O'
INFO: [Synth 8-5819] Moved 143 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:50 ; elapsed = 00:00:40 . Memory (MB): peak = 1161.074 ; gain = 728.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:00:40 . Memory (MB): peak = 1161.074 ; gain = 728.477
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:51 ; elapsed = 00:00:40 . Memory (MB): peak = 1161.074 ; gain = 728.477
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:52 ; elapsed = 00:00:41 . Memory (MB): peak = 1161.074 ; gain = 728.477
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:52 ; elapsed = 00:00:41 . Memory (MB): peak = 1161.074 ; gain = 728.477
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:52 ; elapsed = 00:00:41 . Memory (MB): peak = 1161.074 ; gain = 728.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:52 ; elapsed = 00:00:41 . Memory (MB): peak = 1161.074 ; gain = 728.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:52 ; elapsed = 00:00:41 . Memory (MB): peak = 1161.074 ; gain = 728.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:52 ; elapsed = 00:00:41 . Memory (MB): peak = 1161.074 ; gain = 728.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------------+----------+
|      |BlackBox name                    |Instances |
+------+---------------------------------+----------+
|1     |design_1_xbar_1                  |         1|
|2     |design_1_auto_cc_1               |         1|
|3     |design_1_auto_cc_2               |         1|
|4     |design_1_auto_pc_9               |         1|
|5     |design_1_auto_pc_10              |         1|
|6     |design_1_xbar_0                  |         1|
|7     |design_1_auto_pc_0               |         1|
|8     |design_1_auto_pc_1               |         1|
|9     |design_1_auto_pc_2               |         1|
|10    |design_1_auto_pc_3               |         1|
|11    |design_1_auto_cc_0               |         1|
|12    |design_1_auto_pc_4               |         1|
|13    |design_1_auto_pc_5               |         1|
|14    |design_1_auto_pc_6               |         1|
|15    |design_1_auto_pc_7               |         1|
|16    |design_1_auto_pc_8               |         1|
|17    |design_1_axi_ethernet_0_0        |         1|
|18    |design_1_axi_ethernet_0_dma_0    |         1|
|19    |design_1_axi_gpio_0_0            |         1|
|20    |design_1_axi_timer_0_0           |         1|
|21    |design_1_axi_uartlite_0_0        |         1|
|22    |design_1_clk_wiz_1_0             |         1|
|23    |design_1_hash_table_mgr_0_0      |         1|
|24    |design_1_hash_table_mgr_mig_0_0  |         1|
|25    |design_1_mdm_1_0                 |         1|
|26    |design_1_microblaze_0_0          |         1|
|27    |design_1_microblaze_0_axi_intc_0 |         1|
|28    |design_1_mig_7series_0_0         |         1|
|29    |design_1_rst_clk_wiz_1_100M_0    |         1|
|30    |design_1_rst_clk_wiz_1_100M_1    |         1|
|31    |design_1_rst_mig_7series_0_81M_0 |         1|
|32    |design_1_sd_card_controller_0_0  |         1|
|33    |design_1_dlmb_bram_if_cntlr_0    |         1|
|34    |design_1_dlmb_v10_0              |         1|
|35    |design_1_ilmb_bram_if_cntlr_0    |         1|
|36    |design_1_ilmb_v10_0              |         1|
|37    |design_1_lmb_bram_0              |         1|
+------+---------------------------------+----------+

Report Cell Usage: 
+------+---------------------------------+------+
|      |Cell                             |Count |
+------+---------------------------------+------+
|1     |design_1_auto_cc_0               |     1|
|2     |design_1_auto_cc_1               |     1|
|3     |design_1_auto_cc_2               |     1|
|4     |design_1_auto_pc_0               |     1|
|5     |design_1_auto_pc_1               |     1|
|6     |design_1_auto_pc_10              |     1|
|7     |design_1_auto_pc_2               |     1|
|8     |design_1_auto_pc_3               |     1|
|9     |design_1_auto_pc_4               |     1|
|10    |design_1_auto_pc_5               |     1|
|11    |design_1_auto_pc_6               |     1|
|12    |design_1_auto_pc_7               |     1|
|13    |design_1_auto_pc_8               |     1|
|14    |design_1_auto_pc_9               |     1|
|15    |design_1_axi_ethernet_0_0        |     1|
|16    |design_1_axi_ethernet_0_dma_0    |     1|
|17    |design_1_axi_gpio_0_0            |     1|
|18    |design_1_axi_timer_0_0           |     1|
|19    |design_1_axi_uartlite_0_0        |     1|
|20    |design_1_clk_wiz_1_0             |     1|
|21    |design_1_dlmb_bram_if_cntlr_0    |     1|
|22    |design_1_dlmb_v10_0              |     1|
|23    |design_1_hash_table_mgr_0_0      |     1|
|24    |design_1_hash_table_mgr_mig_0_0  |     1|
|25    |design_1_ilmb_bram_if_cntlr_0    |     1|
|26    |design_1_ilmb_v10_0              |     1|
|27    |design_1_lmb_bram_0              |     1|
|28    |design_1_mdm_1_0                 |     1|
|29    |design_1_microblaze_0_0          |     1|
|30    |design_1_microblaze_0_axi_intc_0 |     1|
|31    |design_1_mig_7series_0_0         |     1|
|32    |design_1_rst_clk_wiz_1_100M_0    |     1|
|33    |design_1_rst_clk_wiz_1_100M_1    |     1|
|34    |design_1_rst_mig_7series_0_81M_0 |     1|
|35    |design_1_sd_card_controller_0_0  |     1|
|36    |design_1_xbar_0                  |     1|
|37    |design_1_xbar_1                  |     1|
|38    |IBUF                             |     3|
|39    |IOBUF                            |     1|
|40    |OBUF                             |     6|
+------+---------------------------------+------+

Report Instance Areas: 
+------+------------------------------+--------------------------------------+------+
|      |Instance                      |Module                                |Cells |
+------+------------------------------+--------------------------------------+------+
|1     |top                           |                                      |  6975|
|2     |  design_1_i                  |design_1                              |  6965|
|3     |    axi_interconnect_0        |design_1_axi_interconnect_0_0         |  1076|
|4     |      m00_couplers            |m00_couplers_imp_1CA5Z32              |   208|
|5     |      s01_couplers            |s01_couplers_imp_1F69D31              |   357|
|6     |      s02_couplers            |s02_couplers_imp_N071UN               |   205|
|7     |    microblaze_0_axi_periph   |design_1_microblaze_0_axi_periph_0    |  3201|
|8     |      m00_couplers            |m00_couplers_imp_8RVYHO               |   153|
|9     |      m01_couplers            |m01_couplers_imp_1UTB3Y5              |   153|
|10    |      m03_couplers            |m03_couplers_imp_1W07O72              |   125|
|11    |      m04_couplers            |m04_couplers_imp_5LX7BU               |   153|
|12    |      m05_couplers            |m05_couplers_imp_1XR4ZAZ              |   359|
|13    |      m06_couplers            |m06_couplers_imp_4YOIXL               |   153|
|14    |      m07_couplers            |m07_couplers_imp_1YO2N20              |   153|
|15    |      s00_couplers            |s00_couplers_imp_1RZP34U              |   205|
|16    |      s01_couplers            |s01_couplers_imp_2REGHR               |    99|
|17    |    microblaze_0_xlconcat     |design_1_microblaze_0_xlconcat_0      |     0|
|18    |    xlconstant_0              |design_1_xlconstant_0_0               |     0|
|19    |    microblaze_0_local_memory |microblaze_0_local_memory_imp_1K0VQXK |   496|
+------+------------------------------+--------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:52 ; elapsed = 00:00:41 . Memory (MB): peak = 1161.074 ; gain = 728.477
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 26 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1161.074 ; gain = 179.293
Synthesis Optimization Complete : Time (s): cpu = 00:00:52 ; elapsed = 00:00:41 . Memory (MB): peak = 1161.074 ; gain = 728.477
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1161.074 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
264 Infos, 234 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:54 ; elapsed = 00:00:45 . Memory (MB): peak = 1161.074 ; gain = 728.477
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1161.074 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/jiangja5/hash_server/hash_server.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Mar 20 10:59:35 2022...
