Open Source VHDL Verification Methodology
#########################################

Open Source VHDL Verification Methodology (OSVVM) is an intelligent testbench
methodology that allows mixing of “Intelligent Coverage” (coverage driven
randomization) with directed, algorithmic, file based, and constrained random
test approaches. The methodology can be adopted in part or in whole as needed.
With OSVVM you can add advanced verification methodologies to your current
testbench without having to learn a new language or throw out your existing
testbench or testbench models.

News
****

xx.01.2016 - 2016.01 was release.
=================================

Lorem ipsum dolor sit amet, consetetur sadipscing elitr, sed diam nonumy eirmod tempor invidunt ut labore et dolore magna aliquyam erat, sed diam voluptua.
At vero eos et accusam et justo duo dolores et ea rebum. Stet clita kasd gubergren, no sea takimata sanctus est Lorem ipsum dolor sit amet. Lorem ipsum dolor
sit amet, consetetur sadipscing elitr, sed diam nonumy eirmod tempor invidunt ut labore et dolore magna aliquyam erat, sed diam voluptua. At vero eos et
accusam et justo duo dolores et ea rebum. Stet clita kasd gubergren, no sea takimata sanctus est Lorem ipsum dolor sit amet


.. toctree::
   :hidden:
    
   QuickStart
   FunctionalCoverage
   UserGuides/index
   References/index
   License
   GetInvolved
   AboutMe

.. This is a multiline Comment
   AlertLogPkg
   CoveragePkg
   MemoryPkg
   OsvvmGlobalPkg
   RandomPkg
   TranscriptPkg
	 