Part1: In this project, we will implement AES Sbox and its inversion in sage.
Part2: Afterwards, we also implemment AES Sbox design in Verilog. 
