Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Dec 30 18:59:44 2022
| Host         : LaptopHuaweiVito running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Robertson_Board_timing_summary_routed.rpt -pb Robertson_Board_timing_summary_routed.pb -rpx Robertson_Board_timing_summary_routed.rpx -warn_on_violation
| Design       : Robertson_Board
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert    2           
TIMING-18  Warning   Missing input or output delay   34          
TIMING-20  Warning   Non-clocked latch               8           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (32)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8)
5. checking no_input_delay (18)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (32)
-------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: Macchina_di_Robertson/C/tmp_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Macchina_di_Robertson/C/tmp_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Macchina_di_Robertson/C/tmp_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Macchina_di_Robertson/C/tmp_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Macchina_di_Robertson/UC/FSM_onehot_current_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Macchina_di_Robertson/UC/FSM_onehot_current_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Macchina_di_Robertson/UC/FSM_onehot_current_reg[2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Macchina_di_Robertson/UC/FSM_onehot_current_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Macchina_di_Robertson/UC/FSM_onehot_current_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Macchina_di_Robertson/UC/FSM_onehot_current_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Macchina_di_Robertson/UC/FSM_onehot_current_reg[6]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8)
------------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.225        0.000                      0                  150        0.176        0.000                      0                  150        4.500        0.000                       0                    94  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.225        0.000                      0                  149        0.176        0.000                      0                  149        4.500        0.000                       0                    94  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              7.029        0.000                      0                    1        0.733        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.225ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.225ns  (required time - arrival time)
  Source:                 Pul_start/deb.count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pul_start/deb.count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.310ns  (logic 1.076ns (20.262%)  route 4.234ns (79.738%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.712     5.315    Pul_start/clock_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  Pul_start/deb.count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  Pul_start/deb.count_reg[13]/Q
                         net (fo=3, routed)           1.290     7.060    Pul_start/deb.count_reg_n_0_[13]
    SLICE_X3Y79          LUT6 (Prop_lut6_I0_O)        0.124     7.184 r  Pul_start/FSM_sequential_BTN_state[1]_i_8/O
                         net (fo=1, routed)           0.298     7.482    Pul_start/FSM_sequential_BTN_state[1]_i_8_n_0
    SLICE_X5Y79          LUT6 (Prop_lut6_I0_O)        0.124     7.606 r  Pul_start/FSM_sequential_BTN_state[1]_i_6/O
                         net (fo=1, routed)           0.808     8.414    Pul_start/FSM_sequential_BTN_state[1]_i_6_n_0
    SLICE_X5Y81          LUT6 (Prop_lut6_I0_O)        0.124     8.538 r  Pul_start/FSM_sequential_BTN_state[1]_i_3/O
                         net (fo=1, routed)           0.550     9.088    Pul_start/FSM_sequential_BTN_state[1]_i_3_n_0
    SLICE_X3Y82          LUT4 (Prop_lut4_I0_O)        0.124     9.212 r  Pul_start/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=5, routed)           0.449     9.661    Pul_start/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X3Y81          LUT6 (Prop_lut6_I1_O)        0.124     9.785 r  Pul_start/deb.count[31]_i_1/O
                         net (fo=18, routed)          0.840    10.625    Pul_start/deb.count[31]_i_1_n_0
    SLICE_X4Y80          FDRE                                         r  Pul_start/deb.count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.592    15.015    Pul_start/clock_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  Pul_start/deb.count_reg[13]/C
                         clock pessimism              0.300    15.315    
                         clock uncertainty           -0.035    15.279    
    SLICE_X4Y80          FDRE (Setup_fdre_C_R)       -0.429    14.850    Pul_start/deb.count_reg[13]
  -------------------------------------------------------------------
                         required time                         14.850    
                         arrival time                         -10.625    
  -------------------------------------------------------------------
                         slack                                  4.225    

Slack (MET) :             4.225ns  (required time - arrival time)
  Source:                 Pul_start/deb.count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pul_start/deb.count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.310ns  (logic 1.076ns (20.262%)  route 4.234ns (79.738%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.712     5.315    Pul_start/clock_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  Pul_start/deb.count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  Pul_start/deb.count_reg[13]/Q
                         net (fo=3, routed)           1.290     7.060    Pul_start/deb.count_reg_n_0_[13]
    SLICE_X3Y79          LUT6 (Prop_lut6_I0_O)        0.124     7.184 r  Pul_start/FSM_sequential_BTN_state[1]_i_8/O
                         net (fo=1, routed)           0.298     7.482    Pul_start/FSM_sequential_BTN_state[1]_i_8_n_0
    SLICE_X5Y79          LUT6 (Prop_lut6_I0_O)        0.124     7.606 r  Pul_start/FSM_sequential_BTN_state[1]_i_6/O
                         net (fo=1, routed)           0.808     8.414    Pul_start/FSM_sequential_BTN_state[1]_i_6_n_0
    SLICE_X5Y81          LUT6 (Prop_lut6_I0_O)        0.124     8.538 r  Pul_start/FSM_sequential_BTN_state[1]_i_3/O
                         net (fo=1, routed)           0.550     9.088    Pul_start/FSM_sequential_BTN_state[1]_i_3_n_0
    SLICE_X3Y82          LUT4 (Prop_lut4_I0_O)        0.124     9.212 r  Pul_start/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=5, routed)           0.449     9.661    Pul_start/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X3Y81          LUT6 (Prop_lut6_I1_O)        0.124     9.785 r  Pul_start/deb.count[31]_i_1/O
                         net (fo=18, routed)          0.840    10.625    Pul_start/deb.count[31]_i_1_n_0
    SLICE_X4Y80          FDRE                                         r  Pul_start/deb.count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.592    15.015    Pul_start/clock_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  Pul_start/deb.count_reg[14]/C
                         clock pessimism              0.300    15.315    
                         clock uncertainty           -0.035    15.279    
    SLICE_X4Y80          FDRE (Setup_fdre_C_R)       -0.429    14.850    Pul_start/deb.count_reg[14]
  -------------------------------------------------------------------
                         required time                         14.850    
                         arrival time                         -10.625    
  -------------------------------------------------------------------
                         slack                                  4.225    

Slack (MET) :             4.225ns  (required time - arrival time)
  Source:                 Pul_start/deb.count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pul_start/deb.count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.310ns  (logic 1.076ns (20.262%)  route 4.234ns (79.738%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.712     5.315    Pul_start/clock_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  Pul_start/deb.count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  Pul_start/deb.count_reg[13]/Q
                         net (fo=3, routed)           1.290     7.060    Pul_start/deb.count_reg_n_0_[13]
    SLICE_X3Y79          LUT6 (Prop_lut6_I0_O)        0.124     7.184 r  Pul_start/FSM_sequential_BTN_state[1]_i_8/O
                         net (fo=1, routed)           0.298     7.482    Pul_start/FSM_sequential_BTN_state[1]_i_8_n_0
    SLICE_X5Y79          LUT6 (Prop_lut6_I0_O)        0.124     7.606 r  Pul_start/FSM_sequential_BTN_state[1]_i_6/O
                         net (fo=1, routed)           0.808     8.414    Pul_start/FSM_sequential_BTN_state[1]_i_6_n_0
    SLICE_X5Y81          LUT6 (Prop_lut6_I0_O)        0.124     8.538 r  Pul_start/FSM_sequential_BTN_state[1]_i_3/O
                         net (fo=1, routed)           0.550     9.088    Pul_start/FSM_sequential_BTN_state[1]_i_3_n_0
    SLICE_X3Y82          LUT4 (Prop_lut4_I0_O)        0.124     9.212 r  Pul_start/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=5, routed)           0.449     9.661    Pul_start/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X3Y81          LUT6 (Prop_lut6_I1_O)        0.124     9.785 r  Pul_start/deb.count[31]_i_1/O
                         net (fo=18, routed)          0.840    10.625    Pul_start/deb.count[31]_i_1_n_0
    SLICE_X4Y80          FDRE                                         r  Pul_start/deb.count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.592    15.015    Pul_start/clock_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  Pul_start/deb.count_reg[16]/C
                         clock pessimism              0.300    15.315    
                         clock uncertainty           -0.035    15.279    
    SLICE_X4Y80          FDRE (Setup_fdre_C_R)       -0.429    14.850    Pul_start/deb.count_reg[16]
  -------------------------------------------------------------------
                         required time                         14.850    
                         arrival time                         -10.625    
  -------------------------------------------------------------------
                         slack                                  4.225    

Slack (MET) :             4.300ns  (required time - arrival time)
  Source:                 Pul_start/deb.count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pul_start/deb.count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.211ns  (logic 1.076ns (20.648%)  route 4.135ns (79.351%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.712     5.315    Pul_start/clock_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  Pul_start/deb.count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  Pul_start/deb.count_reg[13]/Q
                         net (fo=3, routed)           1.290     7.060    Pul_start/deb.count_reg_n_0_[13]
    SLICE_X3Y79          LUT6 (Prop_lut6_I0_O)        0.124     7.184 r  Pul_start/FSM_sequential_BTN_state[1]_i_8/O
                         net (fo=1, routed)           0.298     7.482    Pul_start/FSM_sequential_BTN_state[1]_i_8_n_0
    SLICE_X5Y79          LUT6 (Prop_lut6_I0_O)        0.124     7.606 r  Pul_start/FSM_sequential_BTN_state[1]_i_6/O
                         net (fo=1, routed)           0.808     8.414    Pul_start/FSM_sequential_BTN_state[1]_i_6_n_0
    SLICE_X5Y81          LUT6 (Prop_lut6_I0_O)        0.124     8.538 r  Pul_start/FSM_sequential_BTN_state[1]_i_3/O
                         net (fo=1, routed)           0.550     9.088    Pul_start/FSM_sequential_BTN_state[1]_i_3_n_0
    SLICE_X3Y82          LUT4 (Prop_lut4_I0_O)        0.124     9.212 r  Pul_start/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=5, routed)           0.449     9.661    Pul_start/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X3Y81          LUT6 (Prop_lut6_I1_O)        0.124     9.785 r  Pul_start/deb.count[31]_i_1/O
                         net (fo=18, routed)          0.741    10.526    Pul_start/deb.count[31]_i_1_n_0
    SLICE_X4Y78          FDRE                                         r  Pul_start/deb.count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.591    15.014    Pul_start/clock_IBUF_BUFG
    SLICE_X4Y78          FDRE                                         r  Pul_start/deb.count_reg[7]/C
                         clock pessimism              0.276    15.290    
                         clock uncertainty           -0.035    15.254    
    SLICE_X4Y78          FDRE (Setup_fdre_C_R)       -0.429    14.825    Pul_start/deb.count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.825    
                         arrival time                         -10.526    
  -------------------------------------------------------------------
                         slack                                  4.300    

Slack (MET) :             4.300ns  (required time - arrival time)
  Source:                 Pul_start/deb.count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pul_start/deb.count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.211ns  (logic 1.076ns (20.648%)  route 4.135ns (79.351%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.712     5.315    Pul_start/clock_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  Pul_start/deb.count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  Pul_start/deb.count_reg[13]/Q
                         net (fo=3, routed)           1.290     7.060    Pul_start/deb.count_reg_n_0_[13]
    SLICE_X3Y79          LUT6 (Prop_lut6_I0_O)        0.124     7.184 r  Pul_start/FSM_sequential_BTN_state[1]_i_8/O
                         net (fo=1, routed)           0.298     7.482    Pul_start/FSM_sequential_BTN_state[1]_i_8_n_0
    SLICE_X5Y79          LUT6 (Prop_lut6_I0_O)        0.124     7.606 r  Pul_start/FSM_sequential_BTN_state[1]_i_6/O
                         net (fo=1, routed)           0.808     8.414    Pul_start/FSM_sequential_BTN_state[1]_i_6_n_0
    SLICE_X5Y81          LUT6 (Prop_lut6_I0_O)        0.124     8.538 r  Pul_start/FSM_sequential_BTN_state[1]_i_3/O
                         net (fo=1, routed)           0.550     9.088    Pul_start/FSM_sequential_BTN_state[1]_i_3_n_0
    SLICE_X3Y82          LUT4 (Prop_lut4_I0_O)        0.124     9.212 r  Pul_start/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=5, routed)           0.449     9.661    Pul_start/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X3Y81          LUT6 (Prop_lut6_I1_O)        0.124     9.785 r  Pul_start/deb.count[31]_i_1/O
                         net (fo=18, routed)          0.741    10.526    Pul_start/deb.count[31]_i_1_n_0
    SLICE_X4Y78          FDRE                                         r  Pul_start/deb.count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.591    15.014    Pul_start/clock_IBUF_BUFG
    SLICE_X4Y78          FDRE                                         r  Pul_start/deb.count_reg[8]/C
                         clock pessimism              0.276    15.290    
                         clock uncertainty           -0.035    15.254    
    SLICE_X4Y78          FDRE (Setup_fdre_C_R)       -0.429    14.825    Pul_start/deb.count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.825    
                         arrival time                         -10.526    
  -------------------------------------------------------------------
                         slack                                  4.300    

Slack (MET) :             4.340ns  (required time - arrival time)
  Source:                 Pul_start/deb.count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pul_start/deb.count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.172ns  (logic 1.076ns (20.805%)  route 4.096ns (79.195%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.712     5.315    Pul_start/clock_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  Pul_start/deb.count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  Pul_start/deb.count_reg[13]/Q
                         net (fo=3, routed)           1.290     7.060    Pul_start/deb.count_reg_n_0_[13]
    SLICE_X3Y79          LUT6 (Prop_lut6_I0_O)        0.124     7.184 r  Pul_start/FSM_sequential_BTN_state[1]_i_8/O
                         net (fo=1, routed)           0.298     7.482    Pul_start/FSM_sequential_BTN_state[1]_i_8_n_0
    SLICE_X5Y79          LUT6 (Prop_lut6_I0_O)        0.124     7.606 r  Pul_start/FSM_sequential_BTN_state[1]_i_6/O
                         net (fo=1, routed)           0.808     8.414    Pul_start/FSM_sequential_BTN_state[1]_i_6_n_0
    SLICE_X5Y81          LUT6 (Prop_lut6_I0_O)        0.124     8.538 r  Pul_start/FSM_sequential_BTN_state[1]_i_3/O
                         net (fo=1, routed)           0.550     9.088    Pul_start/FSM_sequential_BTN_state[1]_i_3_n_0
    SLICE_X3Y82          LUT4 (Prop_lut4_I0_O)        0.124     9.212 r  Pul_start/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=5, routed)           0.449     9.661    Pul_start/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X3Y81          LUT6 (Prop_lut6_I1_O)        0.124     9.785 r  Pul_start/deb.count[31]_i_1/O
                         net (fo=18, routed)          0.702    10.487    Pul_start/deb.count[31]_i_1_n_0
    SLICE_X4Y79          FDRE                                         r  Pul_start/deb.count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.592    15.015    Pul_start/clock_IBUF_BUFG
    SLICE_X4Y79          FDRE                                         r  Pul_start/deb.count_reg[11]/C
                         clock pessimism              0.276    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X4Y79          FDRE (Setup_fdre_C_R)       -0.429    14.826    Pul_start/deb.count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.826    
                         arrival time                         -10.487    
  -------------------------------------------------------------------
                         slack                                  4.340    

Slack (MET) :             4.353ns  (required time - arrival time)
  Source:                 Pul_start/deb.count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pul_start/deb.count_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.380ns  (logic 1.076ns (20.000%)  route 4.304ns (80.000%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.712     5.315    Pul_start/clock_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  Pul_start/deb.count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  Pul_start/deb.count_reg[13]/Q
                         net (fo=3, routed)           1.290     7.060    Pul_start/deb.count_reg_n_0_[13]
    SLICE_X3Y79          LUT6 (Prop_lut6_I0_O)        0.124     7.184 r  Pul_start/FSM_sequential_BTN_state[1]_i_8/O
                         net (fo=1, routed)           0.298     7.482    Pul_start/FSM_sequential_BTN_state[1]_i_8_n_0
    SLICE_X5Y79          LUT6 (Prop_lut6_I0_O)        0.124     7.606 r  Pul_start/FSM_sequential_BTN_state[1]_i_6/O
                         net (fo=1, routed)           0.808     8.414    Pul_start/FSM_sequential_BTN_state[1]_i_6_n_0
    SLICE_X5Y81          LUT6 (Prop_lut6_I0_O)        0.124     8.538 r  Pul_start/FSM_sequential_BTN_state[1]_i_3/O
                         net (fo=1, routed)           0.550     9.088    Pul_start/FSM_sequential_BTN_state[1]_i_3_n_0
    SLICE_X3Y82          LUT4 (Prop_lut4_I0_O)        0.124     9.212 r  Pul_start/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=5, routed)           0.454     9.666    Pul_start/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X3Y81          LUT5 (Prop_lut5_I3_O)        0.124     9.790 r  Pul_start/deb.count[31]_i_2/O
                         net (fo=32, routed)          0.905    10.695    Pul_start/deb.count[31]_i_2_n_0
    SLICE_X5Y77          FDSE                                         r  Pul_start/deb.count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.589    15.012    Pul_start/clock_IBUF_BUFG
    SLICE_X5Y77          FDSE                                         r  Pul_start/deb.count_reg[0]/C
                         clock pessimism              0.276    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X5Y77          FDSE (Setup_fdse_C_CE)      -0.205    15.047    Pul_start/deb.count_reg[0]
  -------------------------------------------------------------------
                         required time                         15.047    
                         arrival time                         -10.695    
  -------------------------------------------------------------------
                         slack                                  4.353    

Slack (MET) :             4.353ns  (required time - arrival time)
  Source:                 Pul_start/deb.count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pul_start/deb.count_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.380ns  (logic 1.076ns (20.000%)  route 4.304ns (80.000%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.712     5.315    Pul_start/clock_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  Pul_start/deb.count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  Pul_start/deb.count_reg[13]/Q
                         net (fo=3, routed)           1.290     7.060    Pul_start/deb.count_reg_n_0_[13]
    SLICE_X3Y79          LUT6 (Prop_lut6_I0_O)        0.124     7.184 r  Pul_start/FSM_sequential_BTN_state[1]_i_8/O
                         net (fo=1, routed)           0.298     7.482    Pul_start/FSM_sequential_BTN_state[1]_i_8_n_0
    SLICE_X5Y79          LUT6 (Prop_lut6_I0_O)        0.124     7.606 r  Pul_start/FSM_sequential_BTN_state[1]_i_6/O
                         net (fo=1, routed)           0.808     8.414    Pul_start/FSM_sequential_BTN_state[1]_i_6_n_0
    SLICE_X5Y81          LUT6 (Prop_lut6_I0_O)        0.124     8.538 r  Pul_start/FSM_sequential_BTN_state[1]_i_3/O
                         net (fo=1, routed)           0.550     9.088    Pul_start/FSM_sequential_BTN_state[1]_i_3_n_0
    SLICE_X3Y82          LUT4 (Prop_lut4_I0_O)        0.124     9.212 r  Pul_start/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=5, routed)           0.454     9.666    Pul_start/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X3Y81          LUT5 (Prop_lut5_I3_O)        0.124     9.790 r  Pul_start/deb.count[31]_i_2/O
                         net (fo=32, routed)          0.905    10.695    Pul_start/deb.count[31]_i_2_n_0
    SLICE_X5Y77          FDSE                                         r  Pul_start/deb.count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.589    15.012    Pul_start/clock_IBUF_BUFG
    SLICE_X5Y77          FDSE                                         r  Pul_start/deb.count_reg[1]/C
                         clock pessimism              0.276    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X5Y77          FDSE (Setup_fdse_C_CE)      -0.205    15.047    Pul_start/deb.count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.047    
                         arrival time                         -10.695    
  -------------------------------------------------------------------
                         slack                                  4.353    

Slack (MET) :             4.353ns  (required time - arrival time)
  Source:                 Pul_start/deb.count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pul_start/deb.count_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.380ns  (logic 1.076ns (20.000%)  route 4.304ns (80.000%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.712     5.315    Pul_start/clock_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  Pul_start/deb.count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  Pul_start/deb.count_reg[13]/Q
                         net (fo=3, routed)           1.290     7.060    Pul_start/deb.count_reg_n_0_[13]
    SLICE_X3Y79          LUT6 (Prop_lut6_I0_O)        0.124     7.184 r  Pul_start/FSM_sequential_BTN_state[1]_i_8/O
                         net (fo=1, routed)           0.298     7.482    Pul_start/FSM_sequential_BTN_state[1]_i_8_n_0
    SLICE_X5Y79          LUT6 (Prop_lut6_I0_O)        0.124     7.606 r  Pul_start/FSM_sequential_BTN_state[1]_i_6/O
                         net (fo=1, routed)           0.808     8.414    Pul_start/FSM_sequential_BTN_state[1]_i_6_n_0
    SLICE_X5Y81          LUT6 (Prop_lut6_I0_O)        0.124     8.538 r  Pul_start/FSM_sequential_BTN_state[1]_i_3/O
                         net (fo=1, routed)           0.550     9.088    Pul_start/FSM_sequential_BTN_state[1]_i_3_n_0
    SLICE_X3Y82          LUT4 (Prop_lut4_I0_O)        0.124     9.212 r  Pul_start/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=5, routed)           0.454     9.666    Pul_start/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X3Y81          LUT5 (Prop_lut5_I3_O)        0.124     9.790 r  Pul_start/deb.count[31]_i_2/O
                         net (fo=32, routed)          0.905    10.695    Pul_start/deb.count[31]_i_2_n_0
    SLICE_X5Y77          FDSE                                         r  Pul_start/deb.count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.589    15.012    Pul_start/clock_IBUF_BUFG
    SLICE_X5Y77          FDSE                                         r  Pul_start/deb.count_reg[2]/C
                         clock pessimism              0.276    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X5Y77          FDSE (Setup_fdse_C_CE)      -0.205    15.047    Pul_start/deb.count_reg[2]
  -------------------------------------------------------------------
                         required time                         15.047    
                         arrival time                         -10.695    
  -------------------------------------------------------------------
                         slack                                  4.353    

Slack (MET) :             4.353ns  (required time - arrival time)
  Source:                 Pul_start/deb.count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pul_start/deb.count_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.380ns  (logic 1.076ns (20.000%)  route 4.304ns (80.000%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.712     5.315    Pul_start/clock_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  Pul_start/deb.count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  Pul_start/deb.count_reg[13]/Q
                         net (fo=3, routed)           1.290     7.060    Pul_start/deb.count_reg_n_0_[13]
    SLICE_X3Y79          LUT6 (Prop_lut6_I0_O)        0.124     7.184 r  Pul_start/FSM_sequential_BTN_state[1]_i_8/O
                         net (fo=1, routed)           0.298     7.482    Pul_start/FSM_sequential_BTN_state[1]_i_8_n_0
    SLICE_X5Y79          LUT6 (Prop_lut6_I0_O)        0.124     7.606 r  Pul_start/FSM_sequential_BTN_state[1]_i_6/O
                         net (fo=1, routed)           0.808     8.414    Pul_start/FSM_sequential_BTN_state[1]_i_6_n_0
    SLICE_X5Y81          LUT6 (Prop_lut6_I0_O)        0.124     8.538 r  Pul_start/FSM_sequential_BTN_state[1]_i_3/O
                         net (fo=1, routed)           0.550     9.088    Pul_start/FSM_sequential_BTN_state[1]_i_3_n_0
    SLICE_X3Y82          LUT4 (Prop_lut4_I0_O)        0.124     9.212 r  Pul_start/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=5, routed)           0.454     9.666    Pul_start/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X3Y81          LUT5 (Prop_lut5_I3_O)        0.124     9.790 r  Pul_start/deb.count[31]_i_2/O
                         net (fo=32, routed)          0.905    10.695    Pul_start/deb.count[31]_i_2_n_0
    SLICE_X5Y77          FDSE                                         r  Pul_start/deb.count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.589    15.012    Pul_start/clock_IBUF_BUFG
    SLICE_X5Y77          FDSE                                         r  Pul_start/deb.count_reg[3]/C
                         clock pessimism              0.276    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X5Y77          FDSE (Setup_fdse_C_CE)      -0.205    15.047    Pul_start/deb.count_reg[3]
  -------------------------------------------------------------------
                         required time                         15.047    
                         arrival time                         -10.695    
  -------------------------------------------------------------------
                         slack                                  4.353    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 Macchina_di_Robertson/SR/T_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Macchina_di_Robertson/SR/T_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.271%)  route 0.123ns (39.729%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.594     1.513    Macchina_di_Robertson/SR/clock_IBUF_BUFG
    SLICE_X3Y78          FDCE                                         r  Macchina_di_Robertson/SR/T_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  Macchina_di_Robertson/SR/T_reg[0]/Q
                         net (fo=4, routed)           0.123     1.777    Macchina_di_Robertson/UC/temp[0]
    SLICE_X2Y78          LUT6 (Prop_lut6_I0_O)        0.045     1.822 r  Macchina_di_Robertson/UC/T[1]_i_2/O
                         net (fo=1, routed)           0.000     1.822    Macchina_di_Robertson/SR/D[13]
    SLICE_X2Y78          FDCE                                         r  Macchina_di_Robertson/SR/T_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.865     2.030    Macchina_di_Robertson/SR/clock_IBUF_BUFG
    SLICE_X2Y78          FDCE                                         r  Macchina_di_Robertson/SR/T_reg[1]/C
                         clock pessimism             -0.503     1.526    
    SLICE_X2Y78          FDCE (Hold_fdce_C_D)         0.120     1.646    Macchina_di_Robertson/SR/T_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 Macchina_di_Robertson/SR/T_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Macchina_di_Robertson/SR/T_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.263%)  route 0.145ns (43.737%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.595     1.514    Macchina_di_Robertson/SR/clock_IBUF_BUFG
    SLICE_X1Y79          FDCE                                         r  Macchina_di_Robertson/SR/T_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDCE (Prop_fdce_C_Q)         0.141     1.655 r  Macchina_di_Robertson/SR/T_reg[5]/Q
                         net (fo=5, routed)           0.145     1.800    Macchina_di_Robertson/UC/T_reg[1][10]
    SLICE_X0Y78          LUT6 (Prop_lut6_I0_O)        0.045     1.845 r  Macchina_di_Robertson/UC/T[6]_i_1/O
                         net (fo=1, routed)           0.000     1.845    Macchina_di_Robertson/SR/D[8]
    SLICE_X0Y78          FDCE                                         r  Macchina_di_Robertson/SR/T_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.865     2.030    Macchina_di_Robertson/SR/clock_IBUF_BUFG
    SLICE_X0Y78          FDCE                                         r  Macchina_di_Robertson/SR/T_reg[6]/C
                         clock pessimism             -0.502     1.527    
    SLICE_X0Y78          FDCE (Hold_fdce_C_D)         0.092     1.619    Macchina_di_Robertson/SR/T_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 Macchina_di_Robertson/C/tmp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Macchina_di_Robertson/C/tmp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.226ns (69.024%)  route 0.101ns (30.976%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.598     1.517    Macchina_di_Robertson/C/clock_IBUF_BUFG
    SLICE_X5Y83          FDRE                                         r  Macchina_di_Robertson/C/tmp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDRE (Prop_fdre_C_Q)         0.128     1.645 r  Macchina_di_Robertson/C/tmp_reg[2]/Q
                         net (fo=4, routed)           0.101     1.747    Macchina_di_Robertson/C/t3[2]
    SLICE_X5Y83          LUT6 (Prop_lut6_I3_O)        0.098     1.845 r  Macchina_di_Robertson/C/tmp[3]_i_1/O
                         net (fo=1, routed)           0.000     1.845    Macchina_di_Robertson/C/tmp[3]_i_1_n_0
    SLICE_X5Y83          FDRE                                         r  Macchina_di_Robertson/C/tmp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.867     2.032    Macchina_di_Robertson/C/clock_IBUF_BUFG
    SLICE_X5Y83          FDRE                                         r  Macchina_di_Robertson/C/tmp_reg[3]/C
                         clock pessimism             -0.514     1.517    
    SLICE_X5Y83          FDRE (Hold_fdre_C_D)         0.092     1.609    Macchina_di_Robertson/C/tmp_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 Macchina_di_Robertson/SR/T_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Macchina_di_Robertson/SR/T_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.226ns (69.007%)  route 0.102ns (30.993%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.596     1.515    Macchina_di_Robertson/SR/clock_IBUF_BUFG
    SLICE_X1Y80          FDCE                                         r  Macchina_di_Robertson/SR/T_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDCE (Prop_fdce_C_Q)         0.128     1.643 r  Macchina_di_Robertson/SR/T_reg[13]/Q
                         net (fo=2, routed)           0.102     1.745    Macchina_di_Robertson/UC/T_reg[1][2]
    SLICE_X1Y80          LUT3 (Prop_lut3_I2_O)        0.098     1.843 r  Macchina_di_Robertson/UC/T[14]_i_1/O
                         net (fo=1, routed)           0.000     1.843    Macchina_di_Robertson/SR/D[1]
    SLICE_X1Y80          FDCE                                         r  Macchina_di_Robertson/SR/T_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.867     2.032    Macchina_di_Robertson/SR/clock_IBUF_BUFG
    SLICE_X1Y80          FDCE                                         r  Macchina_di_Robertson/SR/T_reg[14]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X1Y80          FDCE (Hold_fdce_C_D)         0.092     1.607    Macchina_di_Robertson/SR/T_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 Macchina_di_Robertson/UC/FSM_onehot_current_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Macchina_di_Robertson/FF/qinternal_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.186ns (46.423%)  route 0.215ns (53.577%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.596     1.515    Macchina_di_Robertson/UC/clock_IBUF_BUFG
    SLICE_X7Y81          FDRE                                         r  Macchina_di_Robertson/UC/FSM_onehot_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y81          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  Macchina_di_Robertson/UC/FSM_onehot_current_reg[1]/Q
                         net (fo=5, routed)           0.215     1.871    Macchina_di_Robertson/FF/qinternal_reg_1[1]
    SLICE_X2Y80          LUT6 (Prop_lut6_I4_O)        0.045     1.916 r  Macchina_di_Robertson/FF/qinternal_i_1/O
                         net (fo=1, routed)           0.000     1.916    Macchina_di_Robertson/FF/qinternal_i_1_n_0
    SLICE_X2Y80          FDCE                                         r  Macchina_di_Robertson/FF/qinternal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.867     2.032    Macchina_di_Robertson/FF/clock_IBUF_BUFG
    SLICE_X2Y80          FDCE                                         r  Macchina_di_Robertson/FF/qinternal_reg/C
                         clock pessimism             -0.479     1.552    
    SLICE_X2Y80          FDCE (Hold_fdce_C_D)         0.121     1.673    Macchina_di_Robertson/FF/qinternal_reg
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 Macchina_di_Robertson/SR/T_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Macchina_di_Robertson/SR/T_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.596     1.515    Macchina_di_Robertson/SR/clock_IBUF_BUFG
    SLICE_X1Y80          FDCE                                         r  Macchina_di_Robertson/SR/T_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDCE (Prop_fdce_C_Q)         0.141     1.656 r  Macchina_di_Robertson/SR/T_reg[10]/Q
                         net (fo=2, routed)           0.168     1.825    Macchina_di_Robertson/UC/T_reg[1][5]
    SLICE_X1Y80          LUT3 (Prop_lut3_I2_O)        0.042     1.867 r  Macchina_di_Robertson/UC/T[11]_i_1/O
                         net (fo=1, routed)           0.000     1.867    Macchina_di_Robertson/SR/D[4]
    SLICE_X1Y80          FDCE                                         r  Macchina_di_Robertson/SR/T_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.867     2.032    Macchina_di_Robertson/SR/clock_IBUF_BUFG
    SLICE_X1Y80          FDCE                                         r  Macchina_di_Robertson/SR/T_reg[11]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X1Y80          FDCE (Hold_fdce_C_D)         0.107     1.622    Macchina_di_Robertson/SR/T_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 Macchina_di_Robertson/SR/T_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Macchina_di_Robertson/SR/T_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.430%)  route 0.161ns (43.570%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.594     1.513    Macchina_di_Robertson/SR/clock_IBUF_BUFG
    SLICE_X2Y78          FDCE                                         r  Macchina_di_Robertson/SR/T_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDCE (Prop_fdce_C_Q)         0.164     1.677 r  Macchina_di_Robertson/SR/T_reg[3]/Q
                         net (fo=5, routed)           0.161     1.839    Macchina_di_Robertson/UC/T_reg[1][12]
    SLICE_X2Y78          LUT6 (Prop_lut6_I4_O)        0.045     1.884 r  Macchina_di_Robertson/UC/T[3]_i_1/O
                         net (fo=1, routed)           0.000     1.884    Macchina_di_Robertson/SR/D[11]
    SLICE_X2Y78          FDCE                                         r  Macchina_di_Robertson/SR/T_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.865     2.030    Macchina_di_Robertson/SR/clock_IBUF_BUFG
    SLICE_X2Y78          FDCE                                         r  Macchina_di_Robertson/SR/T_reg[3]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X2Y78          FDCE (Hold_fdce_C_D)         0.121     1.634    Macchina_di_Robertson/SR/T_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 Pul_start/FSM_sequential_BTN_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pul_start/FSM_sequential_BTN_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.247ns (66.637%)  route 0.124ns (33.363%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.598     1.517    Pul_start/clock_IBUF_BUFG
    SLICE_X2Y82          FDRE                                         r  Pul_start/FSM_sequential_BTN_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.148     1.665 r  Pul_start/FSM_sequential_BTN_state_reg[1]/Q
                         net (fo=20, routed)          0.124     1.789    Pul_start/BTN_state__0[1]
    SLICE_X2Y82          LUT4 (Prop_lut4_I0_O)        0.099     1.888 r  Pul_start/FSM_sequential_BTN_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.888    Pul_start/FSM_sequential_BTN_state[0]_i_1_n_0
    SLICE_X2Y82          FDRE                                         r  Pul_start/FSM_sequential_BTN_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.869     2.034    Pul_start/clock_IBUF_BUFG
    SLICE_X2Y82          FDRE                                         r  Pul_start/FSM_sequential_BTN_state_reg[0]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X2Y82          FDRE (Hold_fdre_C_D)         0.121     1.638    Pul_start/FSM_sequential_BTN_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 Macchina_di_Robertson/SR/T_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Macchina_di_Robertson/SR/T_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.209ns (58.151%)  route 0.150ns (41.849%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.594     1.513    Macchina_di_Robertson/SR/clock_IBUF_BUFG
    SLICE_X2Y78          FDCE                                         r  Macchina_di_Robertson/SR/T_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDCE (Prop_fdce_C_Q)         0.164     1.677 r  Macchina_di_Robertson/SR/T_reg[3]/Q
                         net (fo=5, routed)           0.150     1.828    Macchina_di_Robertson/UC/T_reg[1][12]
    SLICE_X1Y79          LUT6 (Prop_lut6_I0_O)        0.045     1.873 r  Macchina_di_Robertson/UC/T[4]_i_1/O
                         net (fo=1, routed)           0.000     1.873    Macchina_di_Robertson/SR/D[10]
    SLICE_X1Y79          FDCE                                         r  Macchina_di_Robertson/SR/T_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.866     2.031    Macchina_di_Robertson/SR/clock_IBUF_BUFG
    SLICE_X1Y79          FDCE                                         r  Macchina_di_Robertson/SR/T_reg[4]/C
                         clock pessimism             -0.502     1.528    
    SLICE_X1Y79          FDCE (Hold_fdce_C_D)         0.091     1.619    Macchina_di_Robertson/SR/T_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 Pul_start/FSM_sequential_BTN_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pul_start/FSM_sequential_BTN_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.212ns (54.011%)  route 0.181ns (45.989%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.598     1.517    Pul_start/clock_IBUF_BUFG
    SLICE_X2Y82          FDRE                                         r  Pul_start/FSM_sequential_BTN_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.164     1.681 r  Pul_start/FSM_sequential_BTN_state_reg[0]/Q
                         net (fo=6, routed)           0.181     1.862    Pul_start/BTN_state__0[0]
    SLICE_X2Y82          LUT4 (Prop_lut4_I2_O)        0.048     1.910 r  Pul_start/FSM_sequential_BTN_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.910    Pul_start/FSM_sequential_BTN_state[1]_i_1_n_0
    SLICE_X2Y82          FDRE                                         r  Pul_start/FSM_sequential_BTN_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.869     2.034    Pul_start/clock_IBUF_BUFG
    SLICE_X2Y82          FDRE                                         r  Pul_start/FSM_sequential_BTN_state_reg[1]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X2Y82          FDRE (Hold_fdre_C_D)         0.131     1.648    Pul_start/FSM_sequential_BTN_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y80     Display/clk_divider_instance/clockfx_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y77     Display/clk_divider_instance/count_for_division.counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y80     Display/clk_divider_instance/count_for_division.counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y78     Display/clk_divider_instance/count_for_division.counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y78     Display/clk_divider_instance/count_for_division.counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y80     Display/clk_divider_instance/count_for_division.counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y80     Display/clk_divider_instance/count_for_division.counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y80     Display/clk_divider_instance/count_for_division.counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y80     Display/clk_divider_instance/count_for_division.counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y80     Display/clk_divider_instance/clockfx_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y80     Display/clk_divider_instance/clockfx_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y77     Display/clk_divider_instance/count_for_division.counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y77     Display/clk_divider_instance/count_for_division.counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y80     Display/clk_divider_instance/count_for_division.counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y80     Display/clk_divider_instance/count_for_division.counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y78     Display/clk_divider_instance/count_for_division.counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y78     Display/clk_divider_instance/count_for_division.counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y78     Display/clk_divider_instance/count_for_division.counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y78     Display/clk_divider_instance/count_for_division.counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y80     Display/clk_divider_instance/clockfx_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y80     Display/clk_divider_instance/clockfx_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y77     Display/clk_divider_instance/count_for_division.counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y77     Display/clk_divider_instance/count_for_division.counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y80     Display/clk_divider_instance/count_for_division.counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y80     Display/clk_divider_instance/count_for_division.counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y78     Display/clk_divider_instance/count_for_division.counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y78     Display/clk_divider_instance/count_for_division.counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y78     Display/clk_divider_instance/count_for_division.counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y78     Display/clk_divider_instance/count_for_division.counter_reg[12]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.029ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.733ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.029ns  (required time - arrival time)
  Source:                 Macchina_di_Robertson/UC/FSM_onehot_current_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Macchina_di_Robertson/FF/qinternal_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.375ns  (logic 0.606ns (25.515%)  route 1.769ns (74.485%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.713     5.316    Macchina_di_Robertson/UC/clock_IBUF_BUFG
    SLICE_X7Y81          FDRE                                         r  Macchina_di_Robertson/UC/FSM_onehot_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y81          FDRE (Prop_fdre_C_Q)         0.456     5.772 f  Macchina_di_Robertson/UC/FSM_onehot_current_reg[1]/Q
                         net (fo=5, routed)           1.000     6.772    Macchina_di_Robertson/UC/Q[1]
    SLICE_X3Y80          LUT4 (Prop_lut4_I0_O)        0.150     6.922 f  Macchina_di_Robertson/UC/qinternal_i_2/O
                         net (fo=1, routed)           0.769     7.691    Macchina_di_Robertson/FF/qinternal_reg_2
    SLICE_X2Y80          FDCE                                         f  Macchina_di_Robertson/FF/qinternal_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.594    15.017    Macchina_di_Robertson/FF/clock_IBUF_BUFG
    SLICE_X2Y80          FDCE                                         r  Macchina_di_Robertson/FF/qinternal_reg/C
                         clock pessimism              0.259    15.276    
                         clock uncertainty           -0.035    15.240    
    SLICE_X2Y80          FDCE (Recov_fdce_C_CLR)     -0.521    14.719    Macchina_di_Robertson/FF/qinternal_reg
  -------------------------------------------------------------------
                         required time                         14.719    
                         arrival time                          -7.691    
  -------------------------------------------------------------------
                         slack                                  7.029    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.733ns  (arrival time - required time)
  Source:                 Macchina_di_Robertson/UC/FSM_onehot_current_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Macchina_di_Robertson/FF/qinternal_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.189ns (29.476%)  route 0.452ns (70.524%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.596     1.515    Macchina_di_Robertson/UC/clock_IBUF_BUFG
    SLICE_X5Y81          FDRE                                         r  Macchina_di_Robertson/UC/FSM_onehot_current_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDRE (Prop_fdre_C_Q)         0.141     1.656 f  Macchina_di_Robertson/UC/FSM_onehot_current_reg[2]/Q
                         net (fo=14, routed)          0.209     1.865    Macchina_di_Robertson/UC/Q[2]
    SLICE_X3Y80          LUT4 (Prop_lut4_I1_O)        0.048     1.913 f  Macchina_di_Robertson/UC/qinternal_i_2/O
                         net (fo=1, routed)           0.243     2.157    Macchina_di_Robertson/FF/qinternal_reg_2
    SLICE_X2Y80          FDCE                                         f  Macchina_di_Robertson/FF/qinternal_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.867     2.032    Macchina_di_Robertson/FF/clock_IBUF_BUFG
    SLICE_X2Y80          FDCE                                         r  Macchina_di_Robertson/FF/qinternal_reg/C
                         clock pessimism             -0.479     1.552    
    SLICE_X2Y80          FDCE (Remov_fdce_C_CLR)     -0.129     1.423    Macchina_di_Robertson/FF/qinternal_reg
  -------------------------------------------------------------------
                         required time                         -1.423    
                         arrival time                           2.157    
  -------------------------------------------------------------------
                         slack                                  0.733    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Macchina_di_Robertson/UC/stop_reg/G
                            (positive level-sensitive latch)
  Destination:            Led_stop
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.550ns  (logic 4.079ns (62.276%)  route 2.471ns (37.724%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y82          LDCE                         0.000     0.000 r  Macchina_di_Robertson/UC/stop_reg/G
    SLICE_X7Y82          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  Macchina_di_Robertson/UC/stop_reg/Q
                         net (fo=1, routed)           2.471     3.030    Led_stop_OBUF
    H17                  OBUF (Prop_obuf_I_O)         3.520     6.550 r  Led_stop_OBUF_inst/O
                         net (fo=0)                   0.000     6.550    Led_stop
    H17                                                               r  Led_stop (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Macchina_di_Robertson/UC/stop_reg/G
                            (positive level-sensitive latch)
  Destination:            Led_stop
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.028ns  (logic 1.379ns (68.000%)  route 0.649ns (32.000%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y82          LDCE                         0.000     0.000 r  Macchina_di_Robertson/UC/stop_reg/G
    SLICE_X7Y82          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Macchina_di_Robertson/UC/stop_reg/Q
                         net (fo=1, routed)           0.649     0.807    Led_stop_OBUF
    H17                  OBUF (Prop_obuf_I_O)         1.221     2.028 r  Led_stop_OBUF_inst/O
                         net (fo=0)                   0.000     2.028    Led_stop
    H17                                                               r  Led_stop (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            23 Endpoints
Min Delay            23 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Display/counter_instance/c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.272ns  (logic 4.869ns (47.400%)  route 5.403ns (52.600%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.714     5.317    Display/counter_instance/clock_IBUF_BUFG
    SLICE_X0Y81          FDRE                                         r  Display/counter_instance/c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.456     5.773 f  Display/counter_instance/c_reg[0]/Q
                         net (fo=19, routed)          1.183     6.956    Display/counter_instance/c_reg_n_0_[0]
    SLICE_X1Y78          LUT5 (Prop_lut5_I2_O)        0.150     7.106 r  Display/counter_instance/cathodes_out_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.805     7.911    Display/counter_instance/cathodes_out_OBUF[6]_inst_i_9_n_0
    SLICE_X1Y80          LUT6 (Prop_lut6_I5_O)        0.326     8.237 r  Display/counter_instance/cathodes_out_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.671     8.908    Display/counter_instance/sel0[0]
    SLICE_X0Y80          LUT4 (Prop_lut4_I3_O)        0.152     9.060 r  Display/counter_instance/cathodes_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.744    11.804    cathodes_out_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.785    15.589 r  cathodes_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.589    cathodes_out[0]
    T10                                                               r  cathodes_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display/counter_instance/c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.010ns  (logic 4.611ns (46.067%)  route 5.399ns (53.933%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.714     5.317    Display/counter_instance/clock_IBUF_BUFG
    SLICE_X0Y81          FDRE                                         r  Display/counter_instance/c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.456     5.773 f  Display/counter_instance/c_reg[0]/Q
                         net (fo=19, routed)          1.183     6.956    Display/counter_instance/c_reg_n_0_[0]
    SLICE_X1Y78          LUT5 (Prop_lut5_I2_O)        0.150     7.106 r  Display/counter_instance/cathodes_out_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.805     7.911    Display/counter_instance/cathodes_out_OBUF[6]_inst_i_9_n_0
    SLICE_X1Y80          LUT6 (Prop_lut6_I5_O)        0.326     8.237 r  Display/counter_instance/cathodes_out_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.829     9.066    Display/counter_instance/sel0[0]
    SLICE_X0Y80          LUT4 (Prop_lut4_I3_O)        0.124     9.190 r  Display/counter_instance/cathodes_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.582    11.771    cathodes_out_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    15.327 r  cathodes_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.327    cathodes_out[1]
    R10                                                               r  cathodes_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display/counter_instance/c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.007ns  (logic 4.779ns (47.755%)  route 5.228ns (52.245%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.714     5.317    Display/counter_instance/clock_IBUF_BUFG
    SLICE_X0Y81          FDRE                                         r  Display/counter_instance/c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.456     5.773 r  Display/counter_instance/c_reg[0]/Q
                         net (fo=19, routed)          1.183     6.956    Display/counter_instance/c_reg_n_0_[0]
    SLICE_X1Y78          LUT5 (Prop_lut5_I2_O)        0.150     7.106 f  Display/counter_instance/cathodes_out_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.805     7.911    Display/counter_instance/cathodes_out_OBUF[6]_inst_i_9_n_0
    SLICE_X1Y80          LUT6 (Prop_lut6_I5_O)        0.326     8.237 f  Display/counter_instance/cathodes_out_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.829     9.066    Display/counter_instance/sel0[0]
    SLICE_X0Y80          LUT4 (Prop_lut4_I3_O)        0.152     9.218 r  Display/counter_instance/cathodes_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.411    11.629    cathodes_out_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.695    15.324 r  cathodes_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.324    cathodes_out[2]
    K16                                                               r  cathodes_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display/counter_instance/c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.972ns  (logic 4.606ns (46.194%)  route 5.365ns (53.806%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.714     5.317    Display/counter_instance/clock_IBUF_BUFG
    SLICE_X0Y81          FDRE                                         r  Display/counter_instance/c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.456     5.773 f  Display/counter_instance/c_reg[0]/Q
                         net (fo=19, routed)          1.183     6.956    Display/counter_instance/c_reg_n_0_[0]
    SLICE_X1Y78          LUT5 (Prop_lut5_I2_O)        0.150     7.106 r  Display/counter_instance/cathodes_out_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.805     7.911    Display/counter_instance/cathodes_out_OBUF[6]_inst_i_9_n_0
    SLICE_X1Y80          LUT6 (Prop_lut6_I5_O)        0.326     8.237 r  Display/counter_instance/cathodes_out_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.671     8.908    Display/counter_instance/sel0[0]
    SLICE_X0Y80          LUT4 (Prop_lut4_I1_O)        0.124     9.032 r  Display/counter_instance/cathodes_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.706    11.738    cathodes_out_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    15.288 r  cathodes_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.288    cathodes_out[3]
    K13                                                               r  cathodes_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display/counter_instance/c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.766ns  (logic 4.233ns (43.339%)  route 5.534ns (56.661%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.714     5.317    Display/counter_instance/clock_IBUF_BUFG
    SLICE_X0Y81          FDRE                                         r  Display/counter_instance/c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.419     5.736 f  Display/counter_instance/c_reg[2]/Q
                         net (fo=17, routed)          0.789     6.524    Display/counter_instance/c_reg_n_0_[2]
    SLICE_X2Y80          LUT3 (Prop_lut3_I0_O)        0.296     6.820 r  Display/counter_instance/anodes_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.745    11.565    anodes_out_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518    15.083 r  anodes_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.083    anodes_out[6]
    K2                                                                r  anodes_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display/counter_instance/c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.660ns  (logic 4.849ns (50.192%)  route 4.812ns (49.808%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.714     5.317    Display/counter_instance/clock_IBUF_BUFG
    SLICE_X0Y81          FDRE                                         r  Display/counter_instance/c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.456     5.773 f  Display/counter_instance/c_reg[0]/Q
                         net (fo=19, routed)          1.183     6.956    Display/counter_instance/c_reg_n_0_[0]
    SLICE_X1Y78          LUT5 (Prop_lut5_I2_O)        0.150     7.106 r  Display/counter_instance/cathodes_out_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.805     7.911    Display/counter_instance/cathodes_out_OBUF[6]_inst_i_9_n_0
    SLICE_X1Y80          LUT6 (Prop_lut6_I5_O)        0.326     8.237 r  Display/counter_instance/cathodes_out_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.525     8.761    Display/counter_instance/sel0[0]
    SLICE_X0Y80          LUT4 (Prop_lut4_I0_O)        0.153     8.914 r  Display/counter_instance/cathodes_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.299    11.213    cathodes_out_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.764    14.977 r  cathodes_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.977    cathodes_out[5]
    T11                                                               r  cathodes_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display/counter_instance/c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.168ns  (logic 4.593ns (50.102%)  route 4.575ns (49.898%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.714     5.317    Display/counter_instance/clock_IBUF_BUFG
    SLICE_X0Y81          FDRE                                         r  Display/counter_instance/c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.456     5.773 f  Display/counter_instance/c_reg[0]/Q
                         net (fo=19, routed)          1.183     6.956    Display/counter_instance/c_reg_n_0_[0]
    SLICE_X1Y78          LUT5 (Prop_lut5_I2_O)        0.150     7.106 r  Display/counter_instance/cathodes_out_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.805     7.911    Display/counter_instance/cathodes_out_OBUF[6]_inst_i_9_n_0
    SLICE_X1Y80          LUT6 (Prop_lut6_I5_O)        0.326     8.237 r  Display/counter_instance/cathodes_out_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.518     8.755    Display/counter_instance/sel0[0]
    SLICE_X0Y80          LUT4 (Prop_lut4_I3_O)        0.124     8.879 r  Display/counter_instance/cathodes_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.069    10.947    cathodes_out_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    14.485 r  cathodes_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.485    cathodes_out[6]
    L18                                                               r  cathodes_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display/counter_instance/c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.003ns  (logic 4.590ns (50.977%)  route 4.414ns (49.023%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.714     5.317    Display/counter_instance/clock_IBUF_BUFG
    SLICE_X0Y81          FDRE                                         r  Display/counter_instance/c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.456     5.773 f  Display/counter_instance/c_reg[0]/Q
                         net (fo=19, routed)          1.183     6.956    Display/counter_instance/c_reg_n_0_[0]
    SLICE_X1Y78          LUT5 (Prop_lut5_I2_O)        0.150     7.106 r  Display/counter_instance/cathodes_out_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.805     7.911    Display/counter_instance/cathodes_out_OBUF[6]_inst_i_9_n_0
    SLICE_X1Y80          LUT6 (Prop_lut6_I5_O)        0.326     8.237 r  Display/counter_instance/cathodes_out_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.525     8.761    Display/counter_instance/sel0[0]
    SLICE_X0Y80          LUT4 (Prop_lut4_I0_O)        0.124     8.885 r  Display/counter_instance/cathodes_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.901    10.786    cathodes_out_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    14.320 r  cathodes_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.320    cathodes_out[4]
    P15                                                               r  cathodes_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display/counter_instance/c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.471ns  (logic 4.493ns (53.042%)  route 3.978ns (46.958%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.714     5.317    Display/counter_instance/clock_IBUF_BUFG
    SLICE_X0Y81          FDRE                                         r  Display/counter_instance/c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.419     5.736 r  Display/counter_instance/c_reg[2]/Q
                         net (fo=17, routed)          1.164     6.899    Display/counter_instance/c_reg_n_0_[2]
    SLICE_X2Y80          LUT3 (Prop_lut3_I1_O)        0.318     7.217 r  Display/counter_instance/anodes_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.814    10.031    anodes_out_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.756    13.788 r  anodes_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.788    anodes_out[3]
    J14                                                               r  anodes_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display/counter_instance/c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.304ns  (logic 4.481ns (53.958%)  route 3.823ns (46.042%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.714     5.317    Display/counter_instance/clock_IBUF_BUFG
    SLICE_X0Y81          FDRE                                         r  Display/counter_instance/c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.419     5.736 r  Display/counter_instance/c_reg[2]/Q
                         net (fo=17, routed)          1.176     6.911    Display/counter_instance/c_reg_n_0_[2]
    SLICE_X0Y78          LUT3 (Prop_lut3_I0_O)        0.324     7.235 r  Display/counter_instance/anodes_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.647     9.883    anodes_out_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.738    13.620 r  anodes_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.620    anodes_out[0]
    J17                                                               r  anodes_out[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Macchina_di_Robertson/UC/FSM_onehot_current_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Macchina_di_Robertson/UC/load_add_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.141ns (44.933%)  route 0.173ns (55.067%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.596     1.515    Macchina_di_Robertson/UC/clock_IBUF_BUFG
    SLICE_X5Y81          FDRE                                         r  Macchina_di_Robertson/UC/FSM_onehot_current_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  Macchina_di_Robertson/UC/FSM_onehot_current_reg[2]/Q
                         net (fo=14, routed)          0.173     1.829    Macchina_di_Robertson/UC/Q[2]
    SLICE_X3Y82          LDCE                                         r  Macchina_di_Robertson/UC/load_add_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Macchina_di_Robertson/UC/FSM_onehot_current_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Macchina_di_Robertson/UC/fshift_en_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.128ns (40.058%)  route 0.192ns (59.942%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.596     1.515    Macchina_di_Robertson/UC/clock_IBUF_BUFG
    SLICE_X5Y81          FDRE                                         r  Macchina_di_Robertson/UC/FSM_onehot_current_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDRE (Prop_fdre_C_Q)         0.128     1.643 r  Macchina_di_Robertson/UC/FSM_onehot_current_reg[3]/Q
                         net (fo=9, routed)           0.192     1.835    Macchina_di_Robertson/UC/FSM_onehot_current_reg_n_0_[3]
    SLICE_X6Y82          LDCE                                         r  Macchina_di_Robertson/UC/fshift_en_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Macchina_di_Robertson/UC/FSM_onehot_current_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Macchina_di_Robertson/UC/stop_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.348ns  (logic 0.128ns (36.798%)  route 0.220ns (63.202%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.596     1.515    Macchina_di_Robertson/UC/clock_IBUF_BUFG
    SLICE_X5Y81          FDRE                                         r  Macchina_di_Robertson/UC/FSM_onehot_current_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDRE (Prop_fdre_C_Q)         0.128     1.643 r  Macchina_di_Robertson/UC/FSM_onehot_current_reg[3]/Q
                         net (fo=9, routed)           0.220     1.863    Macchina_di_Robertson/UC/FSM_onehot_current_reg_n_0_[3]
    SLICE_X7Y82          LDCE                                         r  Macchina_di_Robertson/UC/stop_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Macchina_di_Robertson/UC/FSM_onehot_current_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Macchina_di_Robertson/UC/subt_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.141ns (38.404%)  route 0.226ns (61.596%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.596     1.515    Macchina_di_Robertson/UC/clock_IBUF_BUFG
    SLICE_X5Y81          FDRE                                         r  Macchina_di_Robertson/UC/FSM_onehot_current_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  Macchina_di_Robertson/UC/FSM_onehot_current_reg[2]/Q
                         net (fo=14, routed)          0.226     1.882    Macchina_di_Robertson/UC/Q[2]
    SLICE_X1Y81          LDCE                                         r  Macchina_di_Robertson/UC/subt_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Macchina_di_Robertson/UC/FSM_onehot_current_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Macchina_di_Robertson/UC/enable_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.397ns  (logic 0.141ns (35.517%)  route 0.256ns (64.483%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.596     1.515    Macchina_di_Robertson/UC/clock_IBUF_BUFG
    SLICE_X7Y81          FDRE                                         r  Macchina_di_Robertson/UC/FSM_onehot_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y81          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  Macchina_di_Robertson/UC/FSM_onehot_current_reg[1]/Q
                         net (fo=5, routed)           0.256     1.912    Macchina_di_Robertson/UC/Q[1]
    SLICE_X3Y80          LDCE                                         r  Macchina_di_Robertson/UC/enable_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Macchina_di_Robertson/UC/FSM_onehot_current_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Macchina_di_Robertson/UC/shift_en_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.452ns  (logic 0.141ns (31.199%)  route 0.311ns (68.801%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.596     1.515    Macchina_di_Robertson/UC/clock_IBUF_BUFG
    SLICE_X5Y81          FDRE                                         r  Macchina_di_Robertson/UC/FSM_onehot_current_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  Macchina_di_Robertson/UC/FSM_onehot_current_reg[5]/Q
                         net (fo=6, routed)           0.311     1.967    Macchina_di_Robertson/UC/FSM_onehot_current_reg_n_0_[5]
    SLICE_X5Y82          LDCE                                         r  Macchina_di_Robertson/UC/shift_en_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Macchina_di_Robertson/UC/FSM_onehot_current_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Macchina_di_Robertson/UC/count_enable_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.547ns  (logic 0.141ns (25.791%)  route 0.406ns (74.209%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.596     1.515    Macchina_di_Robertson/UC/clock_IBUF_BUFG
    SLICE_X5Y81          FDRE                                         r  Macchina_di_Robertson/UC/FSM_onehot_current_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  Macchina_di_Robertson/UC/FSM_onehot_current_reg[2]/Q
                         net (fo=14, routed)          0.406     2.062    Macchina_di_Robertson/UC/Q[2]
    SLICE_X6Y81          LDCE                                         r  Macchina_di_Robertson/UC/count_enable_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Macchina_di_Robertson/UC/FSM_onehot_current_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Macchina_di_Robertson/UC/en_mux_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.645ns  (logic 0.186ns (28.823%)  route 0.459ns (71.177%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.596     1.515    Macchina_di_Robertson/UC/clock_IBUF_BUFG
    SLICE_X5Y81          FDRE                                         r  Macchina_di_Robertson/UC/FSM_onehot_current_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  Macchina_di_Robertson/UC/FSM_onehot_current_reg[2]/Q
                         net (fo=14, routed)          0.349     2.005    Macchina_di_Robertson/UC/Q[2]
    SLICE_X3Y80          LUT2 (Prop_lut2_I0_O)        0.045     2.050 r  Macchina_di_Robertson/UC/en_mux_reg_i_1/O
                         net (fo=1, routed)           0.110     2.161    Macchina_di_Robertson/UC/en_mux_reg_i_1_n_0
    SLICE_X2Y81          LDCE                                         r  Macchina_di_Robertson/UC/en_mux_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display/counter_instance/c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.156ns  (logic 1.500ns (69.553%)  route 0.656ns (30.447%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.597     1.516    Display/counter_instance/clock_IBUF_BUFG
    SLICE_X0Y81          FDRE                                         r  Display/counter_instance/c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  Display/counter_instance/c_reg[1]/Q
                         net (fo=18, routed)          0.244     1.901    Display/counter_instance/c_reg_n_0_[1]
    SLICE_X0Y79          LUT3 (Prop_lut3_I2_O)        0.046     1.947 r  Display/counter_instance/anodes_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.413     2.360    anodes_out_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.313     3.672 r  anodes_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.672    anodes_out[4]
    P14                                                               r  anodes_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display/counter_instance/c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.299ns  (logic 1.465ns (63.730%)  route 0.834ns (36.270%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.597     1.516    Display/counter_instance/clock_IBUF_BUFG
    SLICE_X0Y81          FDRE                                         r  Display/counter_instance/c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  Display/counter_instance/c_reg[1]/Q
                         net (fo=18, routed)          0.151     1.808    Display/counter_instance/c_reg_n_0_[1]
    SLICE_X2Y80          LUT6 (Prop_lut6_I1_O)        0.045     1.853 f  Display/counter_instance/cathodes_out_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.235     2.088    Display/counter_instance/sel0[1]
    SLICE_X0Y80          LUT4 (Prop_lut4_I2_O)        0.045     2.133 r  Display/counter_instance/cathodes_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.448     2.581    cathodes_out_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.234     3.816 r  cathodes_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.816    cathodes_out[4]
    P15                                                               r  cathodes_out[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           175 Endpoints
Min Delay           175 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Input_B[4]
                            (input port)
  Destination:            Macchina_di_Robertson/R/OutInternal_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.631ns  (logic 1.467ns (26.043%)  route 4.165ns (73.957%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  Input_B[4] (IN)
                         net (fo=0)                   0.000     0.000    Input_B[4]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  Input_B_IBUF[4]_inst/O
                         net (fo=1, routed)           4.165     5.631    Macchina_di_Robertson/R/D[4]
    SLICE_X2Y79          FDCE                                         r  Macchina_di_Robertson/R/OutInternal_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.594     5.017    Macchina_di_Robertson/R/clock_IBUF_BUFG
    SLICE_X2Y79          FDCE                                         r  Macchina_di_Robertson/R/OutInternal_reg[4]/C

Slack:                    inf
  Source:                 Input_B[1]
                            (input port)
  Destination:            Macchina_di_Robertson/R/OutInternal_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.343ns  (logic 0.967ns (18.100%)  route 4.376ns (81.900%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  Input_B[1] (IN)
                         net (fo=0)                   0.000     0.000    Input_B[1]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  Input_B_IBUF[1]_inst/O
                         net (fo=1, routed)           4.376     5.343    Macchina_di_Robertson/R/D[1]
    SLICE_X1Y78          FDCE                                         r  Macchina_di_Robertson/R/OutInternal_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.593     5.016    Macchina_di_Robertson/R/clock_IBUF_BUFG
    SLICE_X1Y78          FDCE                                         r  Macchina_di_Robertson/R/OutInternal_reg[1]/C

Slack:                    inf
  Source:                 Input_B[0]
                            (input port)
  Destination:            Macchina_di_Robertson/R/OutInternal_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.290ns  (logic 0.982ns (18.566%)  route 4.307ns (81.434%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  Input_B[0] (IN)
                         net (fo=0)                   0.000     0.000    Input_B[0]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  Input_B_IBUF[0]_inst/O
                         net (fo=1, routed)           4.307     5.290    Macchina_di_Robertson/R/D[0]
    SLICE_X1Y78          FDCE                                         r  Macchina_di_Robertson/R/OutInternal_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.593     5.016    Macchina_di_Robertson/R/clock_IBUF_BUFG
    SLICE_X1Y78          FDCE                                         r  Macchina_di_Robertson/R/OutInternal_reg[0]/C

Slack:                    inf
  Source:                 Macchina_di_Robertson/UC/en_mux_reg/G
                            (positive level-sensitive latch)
  Destination:            Macchina_di_Robertson/SR/T_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.140ns  (logic 1.731ns (33.679%)  route 3.409ns (66.321%))
  Logic Levels:           6  (LDCE=1 LUT3=1 LUT5=3 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          LDCE                         0.000     0.000 r  Macchina_di_Robertson/UC/en_mux_reg/G
    SLICE_X2Y81          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  Macchina_di_Robertson/UC/en_mux_reg/Q
                         net (fo=13, routed)          1.512     2.137    Macchina_di_Robertson/UC/t7
    SLICE_X1Y78          LUT3 (Prop_lut3_I1_O)        0.150     2.287 r  Macchina_di_Robertson/UC/T[4]_i_3/O
                         net (fo=2, routed)           0.416     2.703    Macchina_di_Robertson/UC/RP/complemento_y[3]
    SLICE_X1Y79          LUT5 (Prop_lut5_I4_O)        0.332     3.035 r  Macchina_di_Robertson/UC/T[3]_i_2/O
                         net (fo=3, routed)           0.314     3.349    Macchina_di_Robertson/UC/RP/RCA/cx_3
    SLICE_X2Y79          LUT5 (Prop_lut5_I2_O)        0.124     3.473 r  Macchina_di_Robertson/UC/T[1]_i_3/O
                         net (fo=2, routed)           0.820     4.293    Macchina_di_Robertson/UC/RP/RCA/cx_5
    SLICE_X2Y78          LUT5 (Prop_lut5_I0_O)        0.152     4.445 r  Macchina_di_Robertson/UC/T[0]_i_2/O
                         net (fo=1, routed)           0.347     4.792    Macchina_di_Robertson/SR/cx_6
    SLICE_X3Y78          LUT6 (Prop_lut6_I1_O)        0.348     5.140 r  Macchina_di_Robertson/SR/T[0]_i_1/O
                         net (fo=1, routed)           0.000     5.140    Macchina_di_Robertson/SR/T[0]_i_1_n_0
    SLICE_X3Y78          FDCE                                         r  Macchina_di_Robertson/SR/T_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.593     5.016    Macchina_di_Robertson/SR/clock_IBUF_BUFG
    SLICE_X3Y78          FDCE                                         r  Macchina_di_Robertson/SR/T_reg[0]/C

Slack:                    inf
  Source:                 Macchina_di_Robertson/UC/en_mux_reg/G
                            (positive level-sensitive latch)
  Destination:            Macchina_di_Robertson/SR/T_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.427ns  (logic 1.355ns (30.610%)  route 3.072ns (69.390%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          LDCE                         0.000     0.000 r  Macchina_di_Robertson/UC/en_mux_reg/G
    SLICE_X2Y81          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  Macchina_di_Robertson/UC/en_mux_reg/Q
                         net (fo=13, routed)          1.512     2.137    Macchina_di_Robertson/UC/t7
    SLICE_X1Y78          LUT3 (Prop_lut3_I1_O)        0.150     2.287 r  Macchina_di_Robertson/UC/T[4]_i_3/O
                         net (fo=2, routed)           0.416     2.703    Macchina_di_Robertson/UC/RP/complemento_y[3]
    SLICE_X1Y79          LUT5 (Prop_lut5_I4_O)        0.332     3.035 r  Macchina_di_Robertson/UC/T[3]_i_2/O
                         net (fo=3, routed)           0.314     3.349    Macchina_di_Robertson/UC/RP/RCA/cx_3
    SLICE_X2Y79          LUT5 (Prop_lut5_I2_O)        0.124     3.473 r  Macchina_di_Robertson/UC/T[1]_i_3/O
                         net (fo=2, routed)           0.830     4.303    Macchina_di_Robertson/UC/RP/RCA/cx_5
    SLICE_X2Y78          LUT6 (Prop_lut6_I1_O)        0.124     4.427 r  Macchina_di_Robertson/UC/T[1]_i_2/O
                         net (fo=1, routed)           0.000     4.427    Macchina_di_Robertson/SR/D[13]
    SLICE_X2Y78          FDCE                                         r  Macchina_di_Robertson/SR/T_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.593     5.016    Macchina_di_Robertson/SR/clock_IBUF_BUFG
    SLICE_X2Y78          FDCE                                         r  Macchina_di_Robertson/SR/T_reg[1]/C

Slack:                    inf
  Source:                 Macchina_di_Robertson/UC/en_mux_reg/G
                            (positive level-sensitive latch)
  Destination:            Macchina_di_Robertson/SR/T_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.342ns  (logic 1.355ns (31.203%)  route 2.987ns (68.797%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          LDCE                         0.000     0.000 r  Macchina_di_Robertson/UC/en_mux_reg/G
    SLICE_X2Y81          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  Macchina_di_Robertson/UC/en_mux_reg/Q
                         net (fo=13, routed)          1.512     2.137    Macchina_di_Robertson/UC/t7
    SLICE_X1Y78          LUT3 (Prop_lut3_I1_O)        0.150     2.287 r  Macchina_di_Robertson/UC/T[4]_i_3/O
                         net (fo=2, routed)           0.416     2.703    Macchina_di_Robertson/UC/RP/complemento_y[3]
    SLICE_X1Y79          LUT5 (Prop_lut5_I4_O)        0.332     3.035 r  Macchina_di_Robertson/UC/T[3]_i_2/O
                         net (fo=3, routed)           0.756     3.791    Macchina_di_Robertson/UC/RP/RCA/cx_3
    SLICE_X2Y79          LUT5 (Prop_lut5_I0_O)        0.124     3.915 r  Macchina_di_Robertson/UC/T[2]_i_2/O
                         net (fo=1, routed)           0.303     4.218    Macchina_di_Robertson/UC/RP/RCA/cx_4
    SLICE_X2Y78          LUT6 (Prop_lut6_I1_O)        0.124     4.342 r  Macchina_di_Robertson/UC/T[2]_i_1/O
                         net (fo=1, routed)           0.000     4.342    Macchina_di_Robertson/SR/D[12]
    SLICE_X2Y78          FDCE                                         r  Macchina_di_Robertson/SR/T_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.593     5.016    Macchina_di_Robertson/SR/clock_IBUF_BUFG
    SLICE_X2Y78          FDCE                                         r  Macchina_di_Robertson/SR/T_reg[2]/C

Slack:                    inf
  Source:                 pulsante_reset
                            (input port)
  Destination:            Pul_start/deb.count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.257ns  (logic 1.601ns (37.602%)  route 2.656ns (62.398%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  pulsante_reset (IN)
                         net (fo=0)                   0.000     0.000    pulsante_reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  pulsante_reset_IBUF_inst/O
                         net (fo=57, routed)          1.816     3.292    Pul_start/pulsante_reset_IBUF
    SLICE_X3Y81          LUT6 (Prop_lut6_I2_O)        0.124     3.416 r  Pul_start/deb.count[31]_i_1/O
                         net (fo=18, routed)          0.840     4.257    Pul_start/deb.count[31]_i_1_n_0
    SLICE_X4Y80          FDRE                                         r  Pul_start/deb.count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.592     5.015    Pul_start/clock_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  Pul_start/deb.count_reg[13]/C

Slack:                    inf
  Source:                 pulsante_reset
                            (input port)
  Destination:            Pul_start/deb.count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.257ns  (logic 1.601ns (37.602%)  route 2.656ns (62.398%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  pulsante_reset (IN)
                         net (fo=0)                   0.000     0.000    pulsante_reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  pulsante_reset_IBUF_inst/O
                         net (fo=57, routed)          1.816     3.292    Pul_start/pulsante_reset_IBUF
    SLICE_X3Y81          LUT6 (Prop_lut6_I2_O)        0.124     3.416 r  Pul_start/deb.count[31]_i_1/O
                         net (fo=18, routed)          0.840     4.257    Pul_start/deb.count[31]_i_1_n_0
    SLICE_X4Y80          FDRE                                         r  Pul_start/deb.count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.592     5.015    Pul_start/clock_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  Pul_start/deb.count_reg[14]/C

Slack:                    inf
  Source:                 pulsante_reset
                            (input port)
  Destination:            Pul_start/deb.count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.257ns  (logic 1.601ns (37.602%)  route 2.656ns (62.398%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  pulsante_reset (IN)
                         net (fo=0)                   0.000     0.000    pulsante_reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  pulsante_reset_IBUF_inst/O
                         net (fo=57, routed)          1.816     3.292    Pul_start/pulsante_reset_IBUF
    SLICE_X3Y81          LUT6 (Prop_lut6_I2_O)        0.124     3.416 r  Pul_start/deb.count[31]_i_1/O
                         net (fo=18, routed)          0.840     4.257    Pul_start/deb.count[31]_i_1_n_0
    SLICE_X4Y80          FDRE                                         r  Pul_start/deb.count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.592     5.015    Pul_start/clock_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  Pul_start/deb.count_reg[16]/C

Slack:                    inf
  Source:                 pulsante_reset
                            (input port)
  Destination:            Macchina_di_Robertson/FF/qinternal_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.226ns  (logic 1.629ns (38.537%)  route 2.597ns (61.463%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  pulsante_reset (IN)
                         net (fo=0)                   0.000     0.000    pulsante_reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  pulsante_reset_IBUF_inst/O
                         net (fo=57, routed)          1.828     3.305    Macchina_di_Robertson/UC/pulsante_reset_IBUF
    SLICE_X3Y80          LUT4 (Prop_lut4_I3_O)        0.152     3.457 f  Macchina_di_Robertson/UC/qinternal_i_2/O
                         net (fo=1, routed)           0.769     4.226    Macchina_di_Robertson/FF/qinternal_reg_2
    SLICE_X2Y80          FDCE                                         f  Macchina_di_Robertson/FF/qinternal_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.594     5.017    Macchina_di_Robertson/FF/clock_IBUF_BUFG
    SLICE_X2Y80          FDCE                                         r  Macchina_di_Robertson/FF/qinternal_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Macchina_di_Robertson/UC/enable_reg/G
                            (positive level-sensitive latch)
  Destination:            Macchina_di_Robertson/R/OutInternal_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.304ns  (logic 0.158ns (51.948%)  route 0.146ns (48.052%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          LDCE                         0.000     0.000 r  Macchina_di_Robertson/UC/enable_reg/G
    SLICE_X3Y80          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Macchina_di_Robertson/UC/enable_reg/Q
                         net (fo=26, routed)          0.146     0.304    Macchina_di_Robertson/R/t5
    SLICE_X2Y79          FDCE                                         r  Macchina_di_Robertson/R/OutInternal_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.866     2.031    Macchina_di_Robertson/R/clock_IBUF_BUFG
    SLICE_X2Y79          FDCE                                         r  Macchina_di_Robertson/R/OutInternal_reg[2]/C

Slack:                    inf
  Source:                 Macchina_di_Robertson/UC/enable_reg/G
                            (positive level-sensitive latch)
  Destination:            Macchina_di_Robertson/R/OutInternal_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.304ns  (logic 0.158ns (51.948%)  route 0.146ns (48.052%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          LDCE                         0.000     0.000 r  Macchina_di_Robertson/UC/enable_reg/G
    SLICE_X3Y80          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Macchina_di_Robertson/UC/enable_reg/Q
                         net (fo=26, routed)          0.146     0.304    Macchina_di_Robertson/R/t5
    SLICE_X2Y79          FDCE                                         r  Macchina_di_Robertson/R/OutInternal_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.866     2.031    Macchina_di_Robertson/R/clock_IBUF_BUFG
    SLICE_X2Y79          FDCE                                         r  Macchina_di_Robertson/R/OutInternal_reg[4]/C

Slack:                    inf
  Source:                 Macchina_di_Robertson/UC/enable_reg/G
                            (positive level-sensitive latch)
  Destination:            Macchina_di_Robertson/R/OutInternal_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.304ns  (logic 0.158ns (51.948%)  route 0.146ns (48.052%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          LDCE                         0.000     0.000 r  Macchina_di_Robertson/UC/enable_reg/G
    SLICE_X3Y80          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Macchina_di_Robertson/UC/enable_reg/Q
                         net (fo=26, routed)          0.146     0.304    Macchina_di_Robertson/R/t5
    SLICE_X2Y79          FDCE                                         r  Macchina_di_Robertson/R/OutInternal_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.866     2.031    Macchina_di_Robertson/R/clock_IBUF_BUFG
    SLICE_X2Y79          FDCE                                         r  Macchina_di_Robertson/R/OutInternal_reg[5]/C

Slack:                    inf
  Source:                 Macchina_di_Robertson/UC/enable_reg/G
                            (positive level-sensitive latch)
  Destination:            Macchina_di_Robertson/R/OutInternal_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.304ns  (logic 0.158ns (51.948%)  route 0.146ns (48.052%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          LDCE                         0.000     0.000 r  Macchina_di_Robertson/UC/enable_reg/G
    SLICE_X3Y80          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Macchina_di_Robertson/UC/enable_reg/Q
                         net (fo=26, routed)          0.146     0.304    Macchina_di_Robertson/R/t5
    SLICE_X2Y79          FDCE                                         r  Macchina_di_Robertson/R/OutInternal_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.866     2.031    Macchina_di_Robertson/R/clock_IBUF_BUFG
    SLICE_X2Y79          FDCE                                         r  Macchina_di_Robertson/R/OutInternal_reg[7]/C

Slack:                    inf
  Source:                 Macchina_di_Robertson/UC/enable_reg/G
                            (positive level-sensitive latch)
  Destination:            Macchina_di_Robertson/SR/T_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.425ns  (logic 0.203ns (47.769%)  route 0.222ns (52.231%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          LDCE                         0.000     0.000 r  Macchina_di_Robertson/UC/enable_reg/G
    SLICE_X3Y80          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Macchina_di_Robertson/UC/enable_reg/Q
                         net (fo=26, routed)          0.222     0.380    Macchina_di_Robertson/UC/t5
    SLICE_X2Y78          LUT6 (Prop_lut6_I2_O)        0.045     0.425 r  Macchina_di_Robertson/UC/T[3]_i_1/O
                         net (fo=1, routed)           0.000     0.425    Macchina_di_Robertson/SR/D[11]
    SLICE_X2Y78          FDCE                                         r  Macchina_di_Robertson/SR/T_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.865     2.030    Macchina_di_Robertson/SR/clock_IBUF_BUFG
    SLICE_X2Y78          FDCE                                         r  Macchina_di_Robertson/SR/T_reg[3]/C

Slack:                    inf
  Source:                 Macchina_di_Robertson/UC/enable_reg/G
                            (positive level-sensitive latch)
  Destination:            Macchina_di_Robertson/SR/T_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.435ns  (logic 0.203ns (46.625%)  route 0.232ns (53.375%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          LDCE                         0.000     0.000 r  Macchina_di_Robertson/UC/enable_reg/G
    SLICE_X3Y80          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Macchina_di_Robertson/UC/enable_reg/Q
                         net (fo=26, routed)          0.232     0.390    Macchina_di_Robertson/UC/t5
    SLICE_X1Y80          LUT3 (Prop_lut3_I1_O)        0.045     0.435 r  Macchina_di_Robertson/UC/T[10]_i_1/O
                         net (fo=1, routed)           0.000     0.435    Macchina_di_Robertson/SR/D[5]
    SLICE_X1Y80          FDCE                                         r  Macchina_di_Robertson/SR/T_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.867     2.032    Macchina_di_Robertson/SR/clock_IBUF_BUFG
    SLICE_X1Y80          FDCE                                         r  Macchina_di_Robertson/SR/T_reg[10]/C

Slack:                    inf
  Source:                 Macchina_di_Robertson/UC/enable_reg/G
                            (positive level-sensitive latch)
  Destination:            Macchina_di_Robertson/SR/T_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.435ns  (logic 0.203ns (46.625%)  route 0.232ns (53.375%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          LDCE                         0.000     0.000 r  Macchina_di_Robertson/UC/enable_reg/G
    SLICE_X3Y80          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Macchina_di_Robertson/UC/enable_reg/Q
                         net (fo=26, routed)          0.232     0.390    Macchina_di_Robertson/UC/t5
    SLICE_X1Y80          LUT3 (Prop_lut3_I1_O)        0.045     0.435 r  Macchina_di_Robertson/UC/T[12]_i_1/O
                         net (fo=1, routed)           0.000     0.435    Macchina_di_Robertson/SR/D[3]
    SLICE_X1Y80          FDCE                                         r  Macchina_di_Robertson/SR/T_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.867     2.032    Macchina_di_Robertson/SR/clock_IBUF_BUFG
    SLICE_X1Y80          FDCE                                         r  Macchina_di_Robertson/SR/T_reg[12]/C

Slack:                    inf
  Source:                 Macchina_di_Robertson/UC/enable_reg/G
                            (positive level-sensitive latch)
  Destination:            Macchina_di_Robertson/SR/T_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.435ns  (logic 0.203ns (46.625%)  route 0.232ns (53.375%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          LDCE                         0.000     0.000 r  Macchina_di_Robertson/UC/enable_reg/G
    SLICE_X3Y80          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Macchina_di_Robertson/UC/enable_reg/Q
                         net (fo=26, routed)          0.232     0.390    Macchina_di_Robertson/UC/t5
    SLICE_X1Y80          LUT3 (Prop_lut3_I1_O)        0.045     0.435 r  Macchina_di_Robertson/UC/T[13]_i_1/O
                         net (fo=1, routed)           0.000     0.435    Macchina_di_Robertson/SR/D[2]
    SLICE_X1Y80          FDCE                                         r  Macchina_di_Robertson/SR/T_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.867     2.032    Macchina_di_Robertson/SR/clock_IBUF_BUFG
    SLICE_X1Y80          FDCE                                         r  Macchina_di_Robertson/SR/T_reg[13]/C

Slack:                    inf
  Source:                 Macchina_di_Robertson/UC/enable_reg/G
                            (positive level-sensitive latch)
  Destination:            Macchina_di_Robertson/SR/T_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.436ns  (logic 0.204ns (46.747%)  route 0.232ns (53.253%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          LDCE                         0.000     0.000 r  Macchina_di_Robertson/UC/enable_reg/G
    SLICE_X3Y80          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Macchina_di_Robertson/UC/enable_reg/Q
                         net (fo=26, routed)          0.232     0.390    Macchina_di_Robertson/UC/t5
    SLICE_X1Y80          LUT3 (Prop_lut3_I1_O)        0.046     0.436 r  Macchina_di_Robertson/UC/T[11]_i_1/O
                         net (fo=1, routed)           0.000     0.436    Macchina_di_Robertson/SR/D[4]
    SLICE_X1Y80          FDCE                                         r  Macchina_di_Robertson/SR/T_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.867     2.032    Macchina_di_Robertson/SR/clock_IBUF_BUFG
    SLICE_X1Y80          FDCE                                         r  Macchina_di_Robertson/SR/T_reg[11]/C

Slack:                    inf
  Source:                 Macchina_di_Robertson/UC/en_mux_reg/G
                            (positive level-sensitive latch)
  Destination:            Macchina_di_Robertson/SR/T_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.463ns  (logic 0.223ns (48.129%)  route 0.240ns (51.871%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          LDCE                         0.000     0.000 r  Macchina_di_Robertson/UC/en_mux_reg/G
    SLICE_X2Y81          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  Macchina_di_Robertson/UC/en_mux_reg/Q
                         net (fo=13, routed)          0.240     0.418    Macchina_di_Robertson/SR/t7
    SLICE_X0Y78          LUT5 (Prop_lut5_I2_O)        0.045     0.463 r  Macchina_di_Robertson/SR/T[7]_i_1/O
                         net (fo=1, routed)           0.000     0.463    Macchina_di_Robertson/SR/p_1_in[8]
    SLICE_X0Y78          FDCE                                         r  Macchina_di_Robertson/SR/T_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.865     2.030    Macchina_di_Robertson/SR/clock_IBUF_BUFG
    SLICE_X0Y78          FDCE                                         r  Macchina_di_Robertson/SR/T_reg[7]/C





