Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Feb 12 17:00:41 2019
| Host         : Alex-XPS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Lab5_Waterfall_timing_summary_routed.rpt -pb Lab5_Waterfall_timing_summary_routed.pb -rpx Lab5_Waterfall_timing_summary_routed.rpx -warn_on_violation
| Design       : Lab5_Waterfall
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.529        0.000                      0                  100        0.177        0.000                      0                  100        4.500        0.000                       0                    45  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.529        0.000                      0                  100        0.177        0.000                      0                  100        4.500        0.000                       0                    45  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.529ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.529ns  (required time - arrival time)
  Source:                 mmc0/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d_reg/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.938ns  (logic 2.335ns (47.290%)  route 2.603ns (52.710%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 15.032 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.642     5.245    mmc0/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y62         FDRE                                         r  mmc0/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y62         FDRE (Prop_fdre_C_Q)         0.478     5.723 r  mmc0/q_reg[5]/Q
                         net (fo=5, routed)           0.865     6.588    mmc0/q[5]
    SLICE_X12Y61         LUT4 (Prop_lut4_I2_O)        0.323     6.911 r  mmc0/d_reg_i_3/O
                         net (fo=6, routed)           0.332     7.243    mmc0/d_reg_i_3_n_0
    SLICE_X12Y62         LUT6 (Prop_lut6_I5_O)        0.348     7.591 r  mmc0/d_reg_i_1/O
                         net (fo=53, routed)          0.659     8.250    ubc0/q_reg[16]_0
    SLICE_X12Y65         LUT3 (Prop_lut3_I1_O)        0.124     8.374 r  ubc0/q0_carry_i_5/O
                         net (fo=1, routed)           0.000     8.374    ubc0/q0_carry_i_5_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.887 r  ubc0/q0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.887    ubc0/q0_carry_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.004 r  ubc0/q0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.004    ubc0/q0_carry__0_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.121 r  ubc0/q0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.121    ubc0/q0_carry__1_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.436 r  ubc0/q0_carry__2/O[3]
                         net (fo=2, routed)           0.746    10.182    ubc0_n_17
    DSP48_X0Y26          DSP48E1                                      r  d_reg/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.610    15.032    CLK100MHZ_IBUF_BUFG
    DSP48_X0Y26          DSP48E1                                      r  d_reg/CLK
                         clock pessimism              0.259    15.291    
                         clock uncertainty           -0.035    15.256    
    DSP48_X0Y26          DSP48E1 (Setup_dsp48e1_CLK_A[16])
                                                     -0.545    14.711    d_reg
  -------------------------------------------------------------------
                         required time                         14.711    
                         arrival time                         -10.182    
  -------------------------------------------------------------------
                         slack                                  4.529    

Slack (MET) :             4.615ns  (required time - arrival time)
  Source:                 mmc0/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d_reg/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.764ns  (logic 2.343ns (49.181%)  route 2.421ns (50.819%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 15.032 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.642     5.245    mmc0/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y62         FDRE                                         r  mmc0/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y62         FDRE (Prop_fdre_C_Q)         0.478     5.723 r  mmc0/q_reg[5]/Q
                         net (fo=5, routed)           0.865     6.588    mmc0/q[5]
    SLICE_X12Y61         LUT4 (Prop_lut4_I2_O)        0.323     6.911 r  mmc0/d_reg_i_3/O
                         net (fo=6, routed)           0.332     7.243    mmc0/d_reg_i_3_n_0
    SLICE_X12Y62         LUT6 (Prop_lut6_I5_O)        0.348     7.591 r  mmc0/d_reg_i_1/O
                         net (fo=53, routed)          0.659     8.250    ubc0/q_reg[16]_0
    SLICE_X12Y65         LUT3 (Prop_lut3_I1_O)        0.124     8.374 r  ubc0/q0_carry_i_5/O
                         net (fo=1, routed)           0.000     8.374    ubc0/q0_carry_i_5_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.887 r  ubc0/q0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.887    ubc0/q0_carry_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.004 r  ubc0/q0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.004    ubc0/q0_carry__0_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.121 r  ubc0/q0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.121    ubc0/q0_carry__1_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.444 r  ubc0/q0_carry__2/O[1]
                         net (fo=2, routed)           0.565    10.009    ubc0_n_19
    DSP48_X0Y26          DSP48E1                                      r  d_reg/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.610    15.032    CLK100MHZ_IBUF_BUFG
    DSP48_X0Y26          DSP48E1                                      r  d_reg/CLK
                         clock pessimism              0.259    15.291    
                         clock uncertainty           -0.035    15.256    
    DSP48_X0Y26          DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -0.632    14.624    d_reg
  -------------------------------------------------------------------
                         required time                         14.624    
                         arrival time                         -10.009    
  -------------------------------------------------------------------
                         slack                                  4.615    

Slack (MET) :             4.630ns  (required time - arrival time)
  Source:                 mmc0/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d_reg/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.748ns  (logic 2.335ns (49.177%)  route 2.413ns (50.823%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 15.032 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.642     5.245    mmc0/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y62         FDRE                                         r  mmc0/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y62         FDRE (Prop_fdre_C_Q)         0.478     5.723 r  mmc0/q_reg[5]/Q
                         net (fo=5, routed)           0.865     6.588    mmc0/q[5]
    SLICE_X12Y61         LUT4 (Prop_lut4_I2_O)        0.323     6.911 r  mmc0/d_reg_i_3/O
                         net (fo=6, routed)           0.332     7.243    mmc0/d_reg_i_3_n_0
    SLICE_X12Y62         LUT6 (Prop_lut6_I5_O)        0.348     7.591 r  mmc0/d_reg_i_1/O
                         net (fo=53, routed)          0.659     8.250    ubc0/q_reg[16]_0
    SLICE_X12Y65         LUT3 (Prop_lut3_I1_O)        0.124     8.374 r  ubc0/q0_carry_i_5/O
                         net (fo=1, routed)           0.000     8.374    ubc0/q0_carry_i_5_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.887 r  ubc0/q0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.887    ubc0/q0_carry_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.004 r  ubc0/q0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.004    ubc0/q0_carry__0_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.121 r  ubc0/q0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.121    ubc0/q0_carry__1_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.436 r  ubc0/q0_carry__2/O[3]
                         net (fo=2, routed)           0.557     9.993    ubc0_n_17
    DSP48_X0Y26          DSP48E1                                      r  d_reg/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.610    15.032    CLK100MHZ_IBUF_BUFG
    DSP48_X0Y26          DSP48E1                                      r  d_reg/CLK
                         clock pessimism              0.259    15.291    
                         clock uncertainty           -0.035    15.256    
    DSP48_X0Y26          DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -0.633    14.623    d_reg
  -------------------------------------------------------------------
                         required time                         14.623    
                         arrival time                          -9.993    
  -------------------------------------------------------------------
                         slack                                  4.630    

Slack (MET) :             4.646ns  (required time - arrival time)
  Source:                 mmc0/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d_reg/A[12]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.821ns  (logic 2.218ns (46.011%)  route 2.603ns (53.989%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 15.032 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.642     5.245    mmc0/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y62         FDRE                                         r  mmc0/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y62         FDRE (Prop_fdre_C_Q)         0.478     5.723 r  mmc0/q_reg[5]/Q
                         net (fo=5, routed)           0.865     6.588    mmc0/q[5]
    SLICE_X12Y61         LUT4 (Prop_lut4_I2_O)        0.323     6.911 r  mmc0/d_reg_i_3/O
                         net (fo=6, routed)           0.332     7.243    mmc0/d_reg_i_3_n_0
    SLICE_X12Y62         LUT6 (Prop_lut6_I5_O)        0.348     7.591 r  mmc0/d_reg_i_1/O
                         net (fo=53, routed)          0.659     8.250    ubc0/q_reg[16]_0
    SLICE_X12Y65         LUT3 (Prop_lut3_I1_O)        0.124     8.374 r  ubc0/q0_carry_i_5/O
                         net (fo=1, routed)           0.000     8.374    ubc0/q0_carry_i_5_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.887 r  ubc0/q0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.887    ubc0/q0_carry_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.004 r  ubc0/q0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.004    ubc0/q0_carry__0_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.319 r  ubc0/q0_carry__1/O[3]
                         net (fo=2, routed)           0.746    10.065    ubc0_n_21
    DSP48_X0Y26          DSP48E1                                      r  d_reg/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.610    15.032    CLK100MHZ_IBUF_BUFG
    DSP48_X0Y26          DSP48E1                                      r  d_reg/CLK
                         clock pessimism              0.259    15.291    
                         clock uncertainty           -0.035    15.256    
    DSP48_X0Y26          DSP48E1 (Setup_dsp48e1_CLK_A[12])
                                                     -0.545    14.711    d_reg
  -------------------------------------------------------------------
                         required time                         14.711    
                         arrival time                         -10.065    
  -------------------------------------------------------------------
                         slack                                  4.646    

Slack (MET) :             4.692ns  (required time - arrival time)
  Source:                 mmc0/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d_reg/A[14]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.776ns  (logic 2.343ns (49.062%)  route 2.433ns (50.938%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 15.032 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.642     5.245    mmc0/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y62         FDRE                                         r  mmc0/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y62         FDRE (Prop_fdre_C_Q)         0.478     5.723 r  mmc0/q_reg[5]/Q
                         net (fo=5, routed)           0.865     6.588    mmc0/q[5]
    SLICE_X12Y61         LUT4 (Prop_lut4_I2_O)        0.323     6.911 r  mmc0/d_reg_i_3/O
                         net (fo=6, routed)           0.332     7.243    mmc0/d_reg_i_3_n_0
    SLICE_X12Y62         LUT6 (Prop_lut6_I5_O)        0.348     7.591 r  mmc0/d_reg_i_1/O
                         net (fo=53, routed)          0.659     8.250    ubc0/q_reg[16]_0
    SLICE_X12Y65         LUT3 (Prop_lut3_I1_O)        0.124     8.374 r  ubc0/q0_carry_i_5/O
                         net (fo=1, routed)           0.000     8.374    ubc0/q0_carry_i_5_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.887 r  ubc0/q0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.887    ubc0/q0_carry_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.004 r  ubc0/q0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.004    ubc0/q0_carry__0_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.121 r  ubc0/q0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.121    ubc0/q0_carry__1_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.444 r  ubc0/q0_carry__2/O[1]
                         net (fo=2, routed)           0.576    10.020    ubc0_n_19
    DSP48_X0Y26          DSP48E1                                      r  d_reg/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.610    15.032    CLK100MHZ_IBUF_BUFG
    DSP48_X0Y26          DSP48E1                                      r  d_reg/CLK
                         clock pessimism              0.259    15.291    
                         clock uncertainty           -0.035    15.256    
    DSP48_X0Y26          DSP48E1 (Setup_dsp48e1_CLK_A[14])
                                                     -0.544    14.712    d_reg
  -------------------------------------------------------------------
                         required time                         14.712    
                         arrival time                         -10.020    
  -------------------------------------------------------------------
                         slack                                  4.692    

Slack (MET) :             4.747ns  (required time - arrival time)
  Source:                 mmc0/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d_reg/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.631ns  (logic 2.218ns (47.893%)  route 2.413ns (52.107%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 15.032 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.642     5.245    mmc0/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y62         FDRE                                         r  mmc0/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y62         FDRE (Prop_fdre_C_Q)         0.478     5.723 r  mmc0/q_reg[5]/Q
                         net (fo=5, routed)           0.865     6.588    mmc0/q[5]
    SLICE_X12Y61         LUT4 (Prop_lut4_I2_O)        0.323     6.911 r  mmc0/d_reg_i_3/O
                         net (fo=6, routed)           0.332     7.243    mmc0/d_reg_i_3_n_0
    SLICE_X12Y62         LUT6 (Prop_lut6_I5_O)        0.348     7.591 r  mmc0/d_reg_i_1/O
                         net (fo=53, routed)          0.659     8.250    ubc0/q_reg[16]_0
    SLICE_X12Y65         LUT3 (Prop_lut3_I1_O)        0.124     8.374 r  ubc0/q0_carry_i_5/O
                         net (fo=1, routed)           0.000     8.374    ubc0/q0_carry_i_5_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.887 r  ubc0/q0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.887    ubc0/q0_carry_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.004 r  ubc0/q0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.004    ubc0/q0_carry__0_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.319 r  ubc0/q0_carry__1/O[3]
                         net (fo=2, routed)           0.557     9.876    ubc0_n_21
    DSP48_X0Y26          DSP48E1                                      r  d_reg/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.610    15.032    CLK100MHZ_IBUF_BUFG
    DSP48_X0Y26          DSP48E1                                      r  d_reg/CLK
                         clock pessimism              0.259    15.291    
                         clock uncertainty           -0.035    15.256    
    DSP48_X0Y26          DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -0.633    14.623    d_reg
  -------------------------------------------------------------------
                         required time                         14.623    
                         arrival time                          -9.876    
  -------------------------------------------------------------------
                         slack                                  4.747    

Slack (MET) :             4.752ns  (required time - arrival time)
  Source:                 mmc0/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d_reg/A[15]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.721ns  (logic 2.259ns (47.855%)  route 2.462ns (52.145%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 15.032 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.642     5.245    mmc0/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y62         FDRE                                         r  mmc0/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y62         FDRE (Prop_fdre_C_Q)         0.478     5.723 r  mmc0/q_reg[5]/Q
                         net (fo=5, routed)           0.865     6.588    mmc0/q[5]
    SLICE_X12Y61         LUT4 (Prop_lut4_I2_O)        0.323     6.911 r  mmc0/d_reg_i_3/O
                         net (fo=6, routed)           0.332     7.243    mmc0/d_reg_i_3_n_0
    SLICE_X12Y62         LUT6 (Prop_lut6_I5_O)        0.348     7.591 r  mmc0/d_reg_i_1/O
                         net (fo=53, routed)          0.659     8.250    ubc0/q_reg[16]_0
    SLICE_X12Y65         LUT3 (Prop_lut3_I1_O)        0.124     8.374 r  ubc0/q0_carry_i_5/O
                         net (fo=1, routed)           0.000     8.374    ubc0/q0_carry_i_5_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.887 r  ubc0/q0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.887    ubc0/q0_carry_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.004 r  ubc0/q0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.004    ubc0/q0_carry__0_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.121 r  ubc0/q0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.121    ubc0/q0_carry__1_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.360 r  ubc0/q0_carry__2/O[2]
                         net (fo=2, routed)           0.605     9.965    ubc0_n_18
    DSP48_X0Y26          DSP48E1                                      r  d_reg/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.610    15.032    CLK100MHZ_IBUF_BUFG
    DSP48_X0Y26          DSP48E1                                      r  d_reg/CLK
                         clock pessimism              0.259    15.291    
                         clock uncertainty           -0.035    15.256    
    DSP48_X0Y26          DSP48E1 (Setup_dsp48e1_CLK_A[15])
                                                     -0.539    14.717    d_reg
  -------------------------------------------------------------------
                         required time                         14.717    
                         arrival time                          -9.965    
  -------------------------------------------------------------------
                         slack                                  4.752    

Slack (MET) :             4.802ns  (required time - arrival time)
  Source:                 mmc0/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d_reg/B[8]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.576ns  (logic 2.101ns (45.909%)  route 2.475ns (54.091%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 15.032 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.642     5.245    mmc0/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y62         FDRE                                         r  mmc0/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y62         FDRE (Prop_fdre_C_Q)         0.478     5.723 r  mmc0/q_reg[5]/Q
                         net (fo=5, routed)           0.865     6.588    mmc0/q[5]
    SLICE_X12Y61         LUT4 (Prop_lut4_I2_O)        0.323     6.911 r  mmc0/d_reg_i_3/O
                         net (fo=6, routed)           0.332     7.243    mmc0/d_reg_i_3_n_0
    SLICE_X12Y62         LUT6 (Prop_lut6_I5_O)        0.348     7.591 r  mmc0/d_reg_i_1/O
                         net (fo=53, routed)          0.659     8.250    ubc0/q_reg[16]_0
    SLICE_X12Y65         LUT3 (Prop_lut3_I1_O)        0.124     8.374 r  ubc0/q0_carry_i_5/O
                         net (fo=1, routed)           0.000     8.374    ubc0/q0_carry_i_5_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.887 r  ubc0/q0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.887    ubc0/q0_carry_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.202 r  ubc0/q0_carry__0/O[3]
                         net (fo=2, routed)           0.619     9.821    ubc0_n_25
    DSP48_X0Y26          DSP48E1                                      r  d_reg/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.610    15.032    CLK100MHZ_IBUF_BUFG
    DSP48_X0Y26          DSP48E1                                      r  d_reg/CLK
                         clock pessimism              0.259    15.291    
                         clock uncertainty           -0.035    15.256    
    DSP48_X0Y26          DSP48E1 (Setup_dsp48e1_CLK_B[8])
                                                     -0.633    14.623    d_reg
  -------------------------------------------------------------------
                         required time                         14.623    
                         arrival time                          -9.821    
  -------------------------------------------------------------------
                         slack                                  4.802    

Slack (MET) :             4.808ns  (required time - arrival time)
  Source:                 mmc0/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d_reg/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.582ns  (logic 2.122ns (46.311%)  route 2.460ns (53.689%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 15.032 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.642     5.245    mmc0/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y62         FDRE                                         r  mmc0/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y62         FDRE (Prop_fdre_C_Q)         0.478     5.723 r  mmc0/q_reg[5]/Q
                         net (fo=5, routed)           0.865     6.588    mmc0/q[5]
    SLICE_X12Y61         LUT4 (Prop_lut4_I2_O)        0.323     6.911 r  mmc0/d_reg_i_3/O
                         net (fo=6, routed)           0.332     7.243    mmc0/d_reg_i_3_n_0
    SLICE_X12Y62         LUT6 (Prop_lut6_I5_O)        0.348     7.591 r  mmc0/d_reg_i_1/O
                         net (fo=53, routed)          0.659     8.250    ubc0/q_reg[16]_0
    SLICE_X12Y65         LUT3 (Prop_lut3_I1_O)        0.124     8.374 r  ubc0/q0_carry_i_5/O
                         net (fo=1, routed)           0.000     8.374    ubc0/q0_carry_i_5_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.887 r  ubc0/q0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.887    ubc0/q0_carry_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.004 r  ubc0/q0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.004    ubc0/q0_carry__0_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.223 r  ubc0/q0_carry__1/O[0]
                         net (fo=2, routed)           0.604     9.827    ubc0_n_24
    DSP48_X0Y26          DSP48E1                                      r  d_reg/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.610    15.032    CLK100MHZ_IBUF_BUFG
    DSP48_X0Y26          DSP48E1                                      r  d_reg/CLK
                         clock pessimism              0.259    15.291    
                         clock uncertainty           -0.035    15.256    
    DSP48_X0Y26          DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                     -0.621    14.635    d_reg
  -------------------------------------------------------------------
                         required time                         14.635    
                         arrival time                          -9.827    
  -------------------------------------------------------------------
                         slack                                  4.808    

Slack (MET) :             4.853ns  (required time - arrival time)
  Source:                 mmc0/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d_reg/B[15]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.531ns  (logic 2.259ns (49.856%)  route 2.272ns (50.144%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 15.032 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.642     5.245    mmc0/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y62         FDRE                                         r  mmc0/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y62         FDRE (Prop_fdre_C_Q)         0.478     5.723 r  mmc0/q_reg[5]/Q
                         net (fo=5, routed)           0.865     6.588    mmc0/q[5]
    SLICE_X12Y61         LUT4 (Prop_lut4_I2_O)        0.323     6.911 r  mmc0/d_reg_i_3/O
                         net (fo=6, routed)           0.332     7.243    mmc0/d_reg_i_3_n_0
    SLICE_X12Y62         LUT6 (Prop_lut6_I5_O)        0.348     7.591 r  mmc0/d_reg_i_1/O
                         net (fo=53, routed)          0.659     8.250    ubc0/q_reg[16]_0
    SLICE_X12Y65         LUT3 (Prop_lut3_I1_O)        0.124     8.374 r  ubc0/q0_carry_i_5/O
                         net (fo=1, routed)           0.000     8.374    ubc0/q0_carry_i_5_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.887 r  ubc0/q0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.887    ubc0/q0_carry_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.004 r  ubc0/q0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.004    ubc0/q0_carry__0_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.121 r  ubc0/q0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.121    ubc0/q0_carry__1_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.360 r  ubc0/q0_carry__2/O[2]
                         net (fo=2, routed)           0.416     9.776    ubc0_n_18
    DSP48_X0Y26          DSP48E1                                      r  d_reg/B[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.610    15.032    CLK100MHZ_IBUF_BUFG
    DSP48_X0Y26          DSP48E1                                      r  d_reg/CLK
                         clock pessimism              0.259    15.291    
                         clock uncertainty           -0.035    15.256    
    DSP48_X0Y26          DSP48E1 (Setup_dsp48e1_CLK_B[15])
                                                     -0.627    14.629    d_reg
  -------------------------------------------------------------------
                         required time                         14.629    
                         arrival time                          -9.776    
  -------------------------------------------------------------------
                         slack                                  4.853    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 mmc0/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmc0/q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.729%)  route 0.125ns (40.271%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.573     1.492    mmc0/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y61         FDRE                                         r  mmc0/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y61         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  mmc0/q_reg[0]/Q
                         net (fo=10, routed)          0.125     1.759    mmc0/q[0]
    SLICE_X12Y61         LUT6 (Prop_lut6_I1_O)        0.045     1.804 r  mmc0/q[8]_i_1/O
                         net (fo=1, routed)           0.000     1.804    mmc0/q_0[8]
    SLICE_X12Y61         FDRE                                         r  mmc0/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.844     2.009    mmc0/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y61         FDRE                                         r  mmc0/q_reg[8]/C
                         clock pessimism             -0.503     1.505    
    SLICE_X12Y61         FDRE (Hold_fdre_C_D)         0.121     1.626    mmc0/q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 mmc0/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmc0/q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.932%)  route 0.194ns (51.068%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.573     1.492    mmc0/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y61         FDRE                                         r  mmc0/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y61         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  mmc0/q_reg[0]/Q
                         net (fo=10, routed)          0.194     1.827    mmc0/q[0]
    SLICE_X12Y61         LUT6 (Prop_lut6_I4_O)        0.045     1.872 r  mmc0/q[7]_i_1/O
                         net (fo=1, routed)           0.000     1.872    mmc0/q_0[7]
    SLICE_X12Y61         FDRE                                         r  mmc0/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.844     2.009    mmc0/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y61         FDRE                                         r  mmc0/q_reg[7]/C
                         clock pessimism             -0.503     1.505    
    SLICE_X12Y61         FDRE (Hold_fdre_C_D)         0.121     1.626    mmc0/q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 up_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            up_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.569     1.488    CLK100MHZ_IBUF_BUFG
    SLICE_X14Y67         FDRE                                         r  up_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDRE (Prop_fdre_C_Q)         0.164     1.652 r  up_reg/Q
                         net (fo=35, routed)          0.175     1.828    ubc0/up
    SLICE_X14Y67         LUT3 (Prop_lut3_I1_O)        0.045     1.873 r  ubc0/up_i_1/O
                         net (fo=1, routed)           0.000     1.873    ubc0_n_34
    SLICE_X14Y67         FDRE                                         r  up_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.838     2.003    CLK100MHZ_IBUF_BUFG
    SLICE_X14Y67         FDRE                                         r  up_reg/C
                         clock pessimism             -0.514     1.488    
    SLICE_X14Y67         FDRE (Hold_fdre_C_D)         0.120     1.608    up_reg
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 mmc0/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmc0/q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.573     1.492    mmc0/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y61         FDRE                                         r  mmc0/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y61         FDRE (Prop_fdre_C_Q)         0.164     1.656 r  mmc0/q_reg[6]/Q
                         net (fo=4, routed)           0.186     1.843    mmc0/q[6]
    SLICE_X12Y61         LUT6 (Prop_lut6_I1_O)        0.045     1.888 r  mmc0/q[6]_i_1/O
                         net (fo=1, routed)           0.000     1.888    mmc0/q_0[6]
    SLICE_X12Y61         FDRE                                         r  mmc0/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.844     2.009    mmc0/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y61         FDRE                                         r  mmc0/q_reg[6]/C
                         clock pessimism             -0.516     1.492    
    SLICE_X12Y61         FDRE (Hold_fdre_C_D)         0.120     1.612    mmc0/q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 mmc0/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmc0/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.452%)  route 0.190ns (50.548%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.573     1.492    mmc0/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y61         FDRE                                         r  mmc0/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y61         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  mmc0/q_reg[0]/Q
                         net (fo=10, routed)          0.190     1.823    mmc0/q[0]
    SLICE_X13Y61         LUT6 (Prop_lut6_I4_O)        0.045     1.868 r  mmc0/q[3]_i_1/O
                         net (fo=1, routed)           0.000     1.868    mmc0/q_0[3]
    SLICE_X13Y61         FDRE                                         r  mmc0/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.844     2.009    mmc0/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y61         FDRE                                         r  mmc0/q_reg[3]/C
                         clock pessimism             -0.516     1.492    
    SLICE_X13Y61         FDRE (Hold_fdre_C_D)         0.092     1.584    mmc0/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 mmc0/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmc0/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.321%)  route 0.191ns (50.679%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.573     1.492    mmc0/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y61         FDRE                                         r  mmc0/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y61         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  mmc0/q_reg[0]/Q
                         net (fo=10, routed)          0.191     1.824    mmc0/q[0]
    SLICE_X13Y61         LUT6 (Prop_lut6_I4_O)        0.045     1.869 r  mmc0/q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.869    mmc0/q_0[2]
    SLICE_X13Y61         FDRE                                         r  mmc0/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.844     2.009    mmc0/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y61         FDRE                                         r  mmc0/q_reg[2]/C
                         clock pessimism             -0.516     1.492    
    SLICE_X13Y61         FDRE (Hold_fdre_C_D)         0.091     1.583    mmc0/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 mmc0/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmc0/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.765%)  route 0.203ns (52.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.573     1.492    mmc0/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y61         FDRE                                         r  mmc0/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y61         FDRE (Prop_fdre_C_Q)         0.141     1.633 f  mmc0/q_reg[0]/Q
                         net (fo=10, routed)          0.203     1.837    mmc0/q[0]
    SLICE_X13Y61         LUT6 (Prop_lut6_I5_O)        0.045     1.882 r  mmc0/q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.882    mmc0/q_0[0]
    SLICE_X13Y61         FDRE                                         r  mmc0/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.844     2.009    mmc0/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y61         FDRE                                         r  mmc0/q_reg[0]/C
                         clock pessimism             -0.516     1.492    
    SLICE_X13Y61         FDRE (Hold_fdre_C_D)         0.092     1.584    mmc0/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 mmc0/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmc0/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.642%)  route 0.204ns (52.358%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.573     1.492    mmc0/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y61         FDRE                                         r  mmc0/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y61         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  mmc0/q_reg[0]/Q
                         net (fo=10, routed)          0.204     1.838    mmc0/q[0]
    SLICE_X13Y61         LUT6 (Prop_lut6_I3_O)        0.045     1.883 r  mmc0/q[4]_i_1/O
                         net (fo=1, routed)           0.000     1.883    mmc0/q_0[4]
    SLICE_X13Y61         FDRE                                         r  mmc0/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.844     2.009    mmc0/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y61         FDRE                                         r  mmc0/q_reg[4]/C
                         clock pessimism             -0.516     1.492    
    SLICE_X13Y61         FDRE (Hold_fdre_C_D)         0.092     1.584    mmc0/q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 ubc0/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ubc0/q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.252ns (61.990%)  route 0.155ns (38.010%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.571     1.490    ubc0/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y63         FDRE                                         r  ubc0/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y63         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  ubc0/q_reg[6]/Q
                         net (fo=6, routed)           0.155     1.786    mmc0/q_reg[6]
    SLICE_X13Y63         LUT3 (Prop_lut3_I2_O)        0.045     1.831 r  mmc0/q[4]_i_7/O
                         net (fo=1, routed)           0.000     1.831    mmc0/q[4]_i_7_n_0
    SLICE_X13Y63         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.897 r  mmc0/q_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.897    ubc0/q_reg[7]_0[2]
    SLICE_X13Y63         FDRE                                         r  ubc0/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.841     2.006    ubc0/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y63         FDRE                                         r  ubc0/q_reg[6]/C
                         clock pessimism             -0.515     1.490    
    SLICE_X13Y63         FDRE (Hold_fdre_C_D)         0.105     1.595    ubc0/q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 mmc0/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmc0/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.249ns (56.851%)  route 0.189ns (43.149%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.572     1.491    mmc0/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y62         FDRE                                         r  mmc0/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y62         FDRE (Prop_fdre_C_Q)         0.148     1.639 r  mmc0/q_reg[5]/Q
                         net (fo=5, routed)           0.189     1.828    mmc0/q[5]
    SLICE_X12Y62         LUT5 (Prop_lut5_I4_O)        0.101     1.929 r  mmc0/q[5]_i_1/O
                         net (fo=1, routed)           0.000     1.929    mmc0/q_0[5]
    SLICE_X12Y62         FDRE                                         r  mmc0/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.842     2.007    mmc0/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y62         FDRE                                         r  mmc0/q_reg[5]/C
                         clock pessimism             -0.515     1.491    
    SLICE_X12Y62         FDRE (Hold_fdre_C_D)         0.131     1.622    mmc0/q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.307    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK  n/a            2.545         10.000      7.455      DSP48_X0Y26     d_reg/CLK
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X8Y70     LED_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X8Y67     LED_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X8Y69     LED_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X8Y69     LED_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X8Y69     LED_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X8Y67     LED_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X10Y65    LED_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X8Y70     LED_reg[1]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X13Y64    ubc0/q_reg[10]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X13Y64    ubc0/q_reg[11]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X13Y63    ubc0/q_reg[4]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X13Y63    ubc0/q_reg[5]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X13Y63    ubc0/q_reg[6]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X13Y63    ubc0/q_reg[7]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X13Y64    ubc0/q_reg[8]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X13Y64    ubc0/q_reg[9]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X8Y70     LED_reg[0]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X8Y67     LED_reg[10]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X8Y67     LED_reg[10]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X8Y67     LED_reg[14]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X8Y67     LED_reg[5]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X8Y67     LED_reg[6]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X8Y67     LED_reg[7]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X8Y67     LED_reg[8]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X14Y67    up_reg/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X8Y70     LED_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X8Y70     LED_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X8Y67     LED_reg[10]/C



