Analysis & Synthesis report for main
Sun Nov 27 13:49:52 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |main|state_present
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Registers Packed Into Inferred Megafunctions
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated
 15. Parameter Settings for Inferred Entity Instance: memory:memory_main|altsyncram:memory_storage_rtl_0
 16. altsyncram Parameter Settings by Entity Instance
 17. Port Connectivity Checks: "MUX_4x1_16BIT:m9"
 18. Port Connectivity Checks: "MUX_8X1_16BIT:m8"
 19. Port Connectivity Checks: "MUX_4x1_16BIT:m5"
 20. Port Connectivity Checks: "MUX_4x1_16BIT:m2"
 21. Port Connectivity Checks: "alu:alu_main|adder_16bit:adder|full_adder:fa0"
 22. Port Connectivity Checks: "temporary_register:t4"
 23. Post-Synthesis Netlist Statistics for Top Partition
 24. Elapsed Time Per Partition
 25. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Nov 27 13:49:52 2022       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; main                                        ;
; Top-level Entity Name              ; main                                        ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 0                                           ;
;     Total combinational functions  ; 0                                           ;
;     Dedicated logic registers      ; 0                                           ;
; Total registers                    ; 0                                           ;
; Total pins                         ; 2                                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M08DAF484C8G     ;                    ;
; Top-level entity name                                            ; main               ; main               ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                            ;
+--------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path     ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                           ; Library ;
+--------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------+---------+
; temporary.vhdl                       ; yes             ; User VHDL File                                        ; C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/temporary.vhdl                       ;         ;
; se10.vhdl                            ; yes             ; User VHDL File                                        ; C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/se10.vhdl                            ;         ;
; se7.vhdl                             ; yes             ; User VHDL File                                        ; C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/se7.vhdl                             ;         ;
; register_file.vhdl                   ; yes             ; User VHDL File                                        ; C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/register_file.vhdl                   ;         ;
; MUX8to1.vhdl                         ; yes             ; User VHDL File                                        ; C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/MUX8to1.vhdl                         ;         ;
; MUX4to1.vhd                          ; yes             ; User VHDL File                                        ; C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/MUX4to1.vhd                          ;         ;
; MUX2to1.vhd                          ; yes             ; User VHDL File                                        ; C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/MUX2to1.vhd                          ;         ;
; MUX_8X1_16BIT.vhdl                   ; yes             ; User VHDL File                                        ; C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/MUX_8X1_16BIT.vhdl                   ;         ;
; MUX_8X1_4BIT.vhdl                    ; yes             ; User VHDL File                                        ; C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/MUX_8X1_4BIT.vhdl                    ;         ;
; MUX_4X1_16BIT.vhdl                   ; yes             ; User VHDL File                                        ; C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/MUX_4X1_16BIT.vhdl                   ;         ;
; MUX_4X1_4BIT.vhdl                    ; yes             ; User VHDL File                                        ; C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/MUX_4X1_4BIT.vhdl                    ;         ;
; MUX_4x1_3BIT.vhdl                    ; yes             ; User VHDL File                                        ; C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/MUX_4x1_3BIT.vhdl                    ;         ;
; MUX_2X1_16BIT.vhdl                   ; yes             ; User VHDL File                                        ; C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/MUX_2X1_16BIT.vhdl                   ;         ;
; MUX_2X1_4BIT.vhdl                    ; yes             ; User VHDL File                                        ; C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/MUX_2X1_4BIT.vhdl                    ;         ;
; memory.vhdl                          ; yes             ; User VHDL File                                        ; C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/memory.vhdl                          ;         ;
; main.vhdl                            ; yes             ; User VHDL File                                        ; C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl                            ;         ;
; lmsm.vhdl                            ; yes             ; User VHDL File                                        ; C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/lmsm.vhdl                            ;         ;
; Gates.vhdl                           ; yes             ; User VHDL File                                        ; C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/Gates.vhdl                           ;         ;
; full_adder.vhdl                      ; yes             ; User VHDL File                                        ; C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/full_adder.vhdl                      ;         ;
; DEMUX1to2.vhdl                       ; yes             ; User VHDL File                                        ; C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/DEMUX1to2.vhdl                       ;         ;
; DEMUX_1X2_16BIT.vhdl                 ; yes             ; User VHDL File                                        ; C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/DEMUX_1X2_16BIT.vhdl                 ;         ;
; DEMUX_1X2_4BIT.vhdl                  ; yes             ; User VHDL File                                        ; C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/DEMUX_1X2_4BIT.vhdl                  ;         ;
; alu.vhdl                             ; yes             ; User VHDL File                                        ; C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/alu.vhdl                             ;         ;
; adder_16bit.vhdl                     ; yes             ; User VHDL File                                        ; C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/adder_16bit.vhdl                     ;         ;
; altsyncram.tdf                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                  ;         ;
; stratix_ram_block.inc                ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc           ;         ;
; lpm_mux.inc                          ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                     ;         ;
; lpm_decode.inc                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                  ;         ;
; aglobal201.inc                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                  ;         ;
; a_rdenreg.inc                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                   ;         ;
; altrom.inc                           ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc                      ;         ;
; altram.inc                           ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc                      ;         ;
; altdpram.inc                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                    ;         ;
; db/altsyncram_joh1.tdf               ; yes             ; Auto-Generated Megafunction                           ; C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf               ;         ;
; db/main.ram0_memory_e411fb78.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/main.ram0_memory_e411fb78.hdl.mif ;         ;
; db/decode_j7a.tdf                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/decode_j7a.tdf                    ;         ;
; db/mux_i3b.tdf                       ; yes             ; Auto-Generated Megafunction                           ; C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/mux_i3b.tdf                       ;         ;
+--------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
;                                             ;       ;
; Total combinational functions               ; 0     ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 0     ;
;     -- 3 input functions                    ; 0     ;
;     -- <=2 input functions                  ; 0     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 0     ;
;     -- arithmetic mode                      ; 0     ;
;                                             ;       ;
; Total registers                             ; 0     ;
;     -- Dedicated logic registers            ; 0     ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 2     ;
;                                             ;       ;
; Embedded Multiplier 9-bit elements          ; 0     ;
;                                             ;       ;
; Maximum fan-out node                        ; clock ;
; Maximum fan-out                             ; 1     ;
; Total fan-out                               ; 2     ;
; Average fan-out                             ; 0.50  ;
+---------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                ;
+----------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------+-------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name ; Entity Name ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------+-------------+--------------+
; |main                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 2    ; 0            ; 0          ; |main               ; main        ; work         ;
+----------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |main|state_present                                                                                                                                                                                                                                                                                                                          ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name              ; state_present.s17 ; state_present.s16 ; state_present.s15 ; state_present.s14 ; state_present.s13 ; state_present.s12 ; state_present.s11 ; state_present.s10 ; state_present.s9 ; state_present.s8 ; state_present.s7 ; state_present.s6 ; state_present.s5 ; state_present.s4 ; state_present.s3 ; state_present.s2 ; state_present.s1 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; state_present.s1  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; state_present.s2  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; state_present.s3  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; state_present.s4  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; state_present.s5  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; state_present.s6  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; state_present.s7  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; state_present.s8  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; state_present.s9  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; state_present.s10 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; state_present.s11 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; state_present.s12 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; state_present.s13 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; state_present.s14 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; state_present.s15 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; state_present.s16 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; state_present.s17 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------+------------------------------------------------+
; Register name                                                                                         ; Reason for Removal                             ;
+-------------------------------------------------------------------------------------------------------+------------------------------------------------+
; temporary_register:t4|temp_read[0..15]                                                                ; Stuck at GND due to stuck port clock_enable    ;
; temporary_register:t2|temp_read[4]                                                                    ; Merged with temporary_register:t2|temp_read[0] ;
; temporary_register:t2|temp_read[5]                                                                    ; Merged with temporary_register:t2|temp_read[1] ;
; alu:alu_main|outp[0]                                                                                  ; Merged with alu:alu_main|X[0]                  ;
; alu:alu_main|outp[1]                                                                                  ; Merged with alu:alu_main|X[1]                  ;
; alu:alu_main|outp[2]                                                                                  ; Merged with alu:alu_main|X[2]                  ;
; alu:alu_main|outp[3]                                                                                  ; Merged with alu:alu_main|X[3]                  ;
; alu:alu_main|outp[6]                                                                                  ; Merged with alu:alu_main|X[6]                  ;
; alu:alu_main|outp[7]                                                                                  ; Merged with alu:alu_main|X[7]                  ;
; alu:alu_main|outp[8]                                                                                  ; Merged with alu:alu_main|X[8]                  ;
; alu:alu_main|outp[9]                                                                                  ; Merged with alu:alu_main|X[9]                  ;
; alu:alu_main|outp[10]                                                                                 ; Merged with alu:alu_main|X[10]                 ;
; alu:alu_main|outp[11]                                                                                 ; Merged with alu:alu_main|X[11]                 ;
; alu:alu_main|outp[12]                                                                                 ; Merged with alu:alu_main|X[12]                 ;
; alu:alu_main|outp[13]                                                                                 ; Merged with alu:alu_main|X[13]                 ;
; alu:alu_main|outp[14]                                                                                 ; Merged with alu:alu_main|X[14]                 ;
; alu:alu_main|outp[15]                                                                                 ; Merged with alu:alu_main|X[15]                 ;
; alu:alu_main|outp[4]                                                                                  ; Merged with alu:alu_main|X[4]                  ;
; alu:alu_main|outp[5]                                                                                  ; Merged with alu:alu_main|X[5]                  ;
; memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|address_reg_b[3]    ; Stuck at GND due to stuck port data_in         ;
; temporary_register:t3|temp_read[0..15]                                                                ; Lost fanout                                    ;
; state_present.s10                                                                                     ; Lost fanout                                    ;
; state_present.s16                                                                                     ; Lost fanout                                    ;
; temporary_register:t1|temp_read[0,1]                                                                  ; Lost fanout                                    ;
; state_present.s3                                                                                      ; Lost fanout                                    ;
; state_present.s5                                                                                      ; Lost fanout                                    ;
; register_file:rf|registers[2][0]                                                                      ; Lost fanout                                    ;
; temporary_register:t1|temp_read[4,7]                                                                  ; Lost fanout                                    ;
; lmsm:lmsm_main|r_add[1]                                                                               ; Lost fanout                                    ;
; temporary_register:t1|temp_read[10]                                                                   ; Lost fanout                                    ;
; register_file:rf|registers[1][0]                                                                      ; Lost fanout                                    ;
; temporary_register:t1|temp_read[3,6]                                                                  ; Lost fanout                                    ;
; lmsm:lmsm_main|r_add[0]                                                                               ; Lost fanout                                    ;
; temporary_register:t1|temp_read[9]                                                                    ; Lost fanout                                    ;
; register_file:rf|registers[0][0]                                                                      ; Lost fanout                                    ;
; register_file:rf|registers[3][0]                                                                      ; Lost fanout                                    ;
; register_file:rf|registers[5][0]                                                                      ; Lost fanout                                    ;
; register_file:rf|registers[6][0]                                                                      ; Lost fanout                                    ;
; register_file:rf|registers[4][0]                                                                      ; Lost fanout                                    ;
; temporary_register:t1|temp_read[5,8]                                                                  ; Lost fanout                                    ;
; lmsm:lmsm_main|r_add[2]                                                                               ; Lost fanout                                    ;
; temporary_register:t1|temp_read[11]                                                                   ; Lost fanout                                    ;
; alu:alu_main|X[0]                                                                                     ; Lost fanout                                    ;
; register_file:rf|registers[2][1]                                                                      ; Lost fanout                                    ;
; register_file:rf|registers[1][1]                                                                      ; Lost fanout                                    ;
; register_file:rf|registers[0][1]                                                                      ; Lost fanout                                    ;
; register_file:rf|registers[3][1]                                                                      ; Lost fanout                                    ;
; register_file:rf|registers[5][1]                                                                      ; Lost fanout                                    ;
; register_file:rf|registers[6][1]                                                                      ; Lost fanout                                    ;
; register_file:rf|registers[4][1]                                                                      ; Lost fanout                                    ;
; register_file:rf|registers[2][2]                                                                      ; Lost fanout                                    ;
; register_file:rf|registers[1][2]                                                                      ; Lost fanout                                    ;
; register_file:rf|registers[0][2]                                                                      ; Lost fanout                                    ;
; register_file:rf|registers[3][2]                                                                      ; Lost fanout                                    ;
; register_file:rf|registers[5][2]                                                                      ; Lost fanout                                    ;
; register_file:rf|registers[6][2]                                                                      ; Lost fanout                                    ;
; register_file:rf|registers[4][2]                                                                      ; Lost fanout                                    ;
; register_file:rf|registers[2][3]                                                                      ; Lost fanout                                    ;
; register_file:rf|registers[1][3]                                                                      ; Lost fanout                                    ;
; register_file:rf|registers[0][3]                                                                      ; Lost fanout                                    ;
; register_file:rf|registers[3][3]                                                                      ; Lost fanout                                    ;
; register_file:rf|registers[5][3]                                                                      ; Lost fanout                                    ;
; register_file:rf|registers[6][3]                                                                      ; Lost fanout                                    ;
; register_file:rf|registers[4][3]                                                                      ; Lost fanout                                    ;
; register_file:rf|registers[2][6]                                                                      ; Lost fanout                                    ;
; register_file:rf|registers[1][6]                                                                      ; Lost fanout                                    ;
; register_file:rf|registers[0][6]                                                                      ; Lost fanout                                    ;
; register_file:rf|registers[3][6]                                                                      ; Lost fanout                                    ;
; register_file:rf|registers[5][6]                                                                      ; Lost fanout                                    ;
; register_file:rf|registers[6][6]                                                                      ; Lost fanout                                    ;
; register_file:rf|registers[4][6]                                                                      ; Lost fanout                                    ;
; register_file:rf|registers[2][7]                                                                      ; Lost fanout                                    ;
; register_file:rf|registers[1][7]                                                                      ; Lost fanout                                    ;
; register_file:rf|registers[0][7]                                                                      ; Lost fanout                                    ;
; register_file:rf|registers[3][7]                                                                      ; Lost fanout                                    ;
; register_file:rf|registers[5][7]                                                                      ; Lost fanout                                    ;
; register_file:rf|registers[6][7]                                                                      ; Lost fanout                                    ;
; register_file:rf|registers[4][7]                                                                      ; Lost fanout                                    ;
; register_file:rf|registers[2][8]                                                                      ; Lost fanout                                    ;
; register_file:rf|registers[1][8]                                                                      ; Lost fanout                                    ;
; register_file:rf|registers[0][8]                                                                      ; Lost fanout                                    ;
; register_file:rf|registers[3][8]                                                                      ; Lost fanout                                    ;
; register_file:rf|registers[5][8]                                                                      ; Lost fanout                                    ;
; register_file:rf|registers[6][8]                                                                      ; Lost fanout                                    ;
; register_file:rf|registers[4][8]                                                                      ; Lost fanout                                    ;
; register_file:rf|registers[2][9]                                                                      ; Lost fanout                                    ;
; register_file:rf|registers[1][9]                                                                      ; Lost fanout                                    ;
; register_file:rf|registers[0][9]                                                                      ; Lost fanout                                    ;
; register_file:rf|registers[3][9]                                                                      ; Lost fanout                                    ;
; register_file:rf|registers[5][9]                                                                      ; Lost fanout                                    ;
; register_file:rf|registers[6][9]                                                                      ; Lost fanout                                    ;
; register_file:rf|registers[4][9]                                                                      ; Lost fanout                                    ;
; register_file:rf|registers[2][10]                                                                     ; Lost fanout                                    ;
; register_file:rf|registers[1][10]                                                                     ; Lost fanout                                    ;
; register_file:rf|registers[0][10]                                                                     ; Lost fanout                                    ;
; register_file:rf|registers[3][10]                                                                     ; Lost fanout                                    ;
; register_file:rf|registers[5][10]                                                                     ; Lost fanout                                    ;
; register_file:rf|registers[6][10]                                                                     ; Lost fanout                                    ;
; register_file:rf|registers[4][10]                                                                     ; Lost fanout                                    ;
; register_file:rf|registers[2][11]                                                                     ; Lost fanout                                    ;
; register_file:rf|registers[1][11]                                                                     ; Lost fanout                                    ;
; register_file:rf|registers[0][11]                                                                     ; Lost fanout                                    ;
; register_file:rf|registers[3][11]                                                                     ; Lost fanout                                    ;
; register_file:rf|registers[5][11]                                                                     ; Lost fanout                                    ;
; register_file:rf|registers[6][11]                                                                     ; Lost fanout                                    ;
; register_file:rf|registers[4][11]                                                                     ; Lost fanout                                    ;
; register_file:rf|registers[2][12]                                                                     ; Lost fanout                                    ;
; register_file:rf|registers[1][12]                                                                     ; Lost fanout                                    ;
; register_file:rf|registers[0][12]                                                                     ; Lost fanout                                    ;
; register_file:rf|registers[3][12]                                                                     ; Lost fanout                                    ;
; register_file:rf|registers[5][12]                                                                     ; Lost fanout                                    ;
; register_file:rf|registers[6][12]                                                                     ; Lost fanout                                    ;
; register_file:rf|registers[4][12]                                                                     ; Lost fanout                                    ;
; register_file:rf|registers[2][13]                                                                     ; Lost fanout                                    ;
; register_file:rf|registers[1][13]                                                                     ; Lost fanout                                    ;
; register_file:rf|registers[0][13]                                                                     ; Lost fanout                                    ;
; register_file:rf|registers[3][13]                                                                     ; Lost fanout                                    ;
; register_file:rf|registers[5][13]                                                                     ; Lost fanout                                    ;
; register_file:rf|registers[6][13]                                                                     ; Lost fanout                                    ;
; register_file:rf|registers[4][13]                                                                     ; Lost fanout                                    ;
; register_file:rf|registers[2][14]                                                                     ; Lost fanout                                    ;
; register_file:rf|registers[1][14]                                                                     ; Lost fanout                                    ;
; register_file:rf|registers[0][14]                                                                     ; Lost fanout                                    ;
; register_file:rf|registers[3][14]                                                                     ; Lost fanout                                    ;
; register_file:rf|registers[5][14]                                                                     ; Lost fanout                                    ;
; register_file:rf|registers[6][14]                                                                     ; Lost fanout                                    ;
; register_file:rf|registers[4][14]                                                                     ; Lost fanout                                    ;
; register_file:rf|registers[2][15]                                                                     ; Lost fanout                                    ;
; register_file:rf|registers[1][15]                                                                     ; Lost fanout                                    ;
; register_file:rf|registers[0][15]                                                                     ; Lost fanout                                    ;
; register_file:rf|registers[3][15]                                                                     ; Lost fanout                                    ;
; register_file:rf|registers[5][15]                                                                     ; Lost fanout                                    ;
; register_file:rf|registers[6][15]                                                                     ; Lost fanout                                    ;
; register_file:rf|registers[4][15]                                                                     ; Lost fanout                                    ;
; state_present.s1                                                                                      ; Lost fanout                                    ;
; state_present.s9                                                                                      ; Lost fanout                                    ;
; register_file:rf|registers[2][4]                                                                      ; Lost fanout                                    ;
; register_file:rf|registers[1][4]                                                                      ; Lost fanout                                    ;
; register_file:rf|registers[0][4]                                                                      ; Lost fanout                                    ;
; register_file:rf|registers[3][4]                                                                      ; Lost fanout                                    ;
; register_file:rf|registers[5][4]                                                                      ; Lost fanout                                    ;
; register_file:rf|registers[6][4]                                                                      ; Lost fanout                                    ;
; register_file:rf|registers[4][4]                                                                      ; Lost fanout                                    ;
; register_file:rf|registers[2][5]                                                                      ; Lost fanout                                    ;
; register_file:rf|registers[1][5]                                                                      ; Lost fanout                                    ;
; register_file:rf|registers[0][5]                                                                      ; Lost fanout                                    ;
; register_file:rf|registers[3][5]                                                                      ; Lost fanout                                    ;
; register_file:rf|registers[5][5]                                                                      ; Lost fanout                                    ;
; register_file:rf|registers[6][5]                                                                      ; Lost fanout                                    ;
; register_file:rf|registers[4][5]                                                                      ; Lost fanout                                    ;
; state_present.s11                                                                                     ; Lost fanout                                    ;
; temporary_register:t1|temp_read[12,14,15]                                                             ; Lost fanout                                    ;
; state_present.s4                                                                                      ; Lost fanout                                    ;
; temporary_register:t1|temp_read[13]                                                                   ; Lost fanout                                    ;
; carry_present                                                                                         ; Lost fanout                                    ;
; zero_present                                                                                          ; Lost fanout                                    ;
; state_present.s8                                                                                      ; Lost fanout                                    ;
; state_present.s2                                                                                      ; Lost fanout                                    ;
; state_present.s6                                                                                      ; Lost fanout                                    ;
; state_present.s7                                                                                      ; Lost fanout                                    ;
; state_present.s12                                                                                     ; Lost fanout                                    ;
; state_present.s17                                                                                     ; Lost fanout                                    ;
; temporary_register:t1|temp_read[2]                                                                    ; Lost fanout                                    ;
; state_present.s13                                                                                     ; Lost fanout                                    ;
; state_present.s15                                                                                     ; Lost fanout                                    ;
; state_present.s14                                                                                     ; Lost fanout                                    ;
; lmsm:lmsm_main|count_now[0..31]                                                                       ; Lost fanout                                    ;
; alu:alu_main|C                                                                                        ; Lost fanout                                    ;
; alu:alu_main|Z                                                                                        ; Lost fanout                                    ;
; alu:alu_main|X[1..6]                                                                                  ; Lost fanout                                    ;
; temporary_register:t2|temp_read[0..3,6..15]                                                           ; Lost fanout                                    ;
; register_file:rf|registers[7][0]                                                                      ; Lost fanout                                    ;
; register_file:rf|registers[7][1]                                                                      ; Lost fanout                                    ;
; register_file:rf|registers[7][2]                                                                      ; Lost fanout                                    ;
; register_file:rf|registers[7][3]                                                                      ; Lost fanout                                    ;
; register_file:rf|registers[7][4]                                                                      ; Lost fanout                                    ;
; register_file:rf|registers[7][5]                                                                      ; Lost fanout                                    ;
; register_file:rf|registers[7][6]                                                                      ; Lost fanout                                    ;
; register_file:rf|registers[7][7]                                                                      ; Lost fanout                                    ;
; register_file:rf|registers[7][8]                                                                      ; Lost fanout                                    ;
; register_file:rf|registers[7][9]                                                                      ; Lost fanout                                    ;
; register_file:rf|registers[7][10]                                                                     ; Lost fanout                                    ;
; register_file:rf|registers[7][11]                                                                     ; Lost fanout                                    ;
; register_file:rf|registers[7][12]                                                                     ; Lost fanout                                    ;
; register_file:rf|registers[7][13]                                                                     ; Lost fanout                                    ;
; register_file:rf|registers[7][14]                                                                     ; Lost fanout                                    ;
; register_file:rf|registers[7][15]                                                                     ; Lost fanout                                    ;
; alu:alu_main|X[7..15]                                                                                 ; Lost fanout                                    ;
; memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|address_reg_b[0..2] ; Lost fanout                                    ;
; Total Number of Removed Registers = 284                                                               ;                                                ;
+-------------------------------------------------------------------------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                              ;
+----------------------------------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------+
; Register name                                                                                      ; Reason for Removal             ; Registers Removed due to This Register                                                             ;
+----------------------------------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------+
; memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|address_reg_b[3] ; Stuck at GND                   ; state_present.s3, state_present.s5, register_file:rf|registers[2][0],                              ;
;                                                                                                    ; due to stuck port data_in      ; lmsm:lmsm_main|r_add[1], lmsm:lmsm_main|r_add[0], temporary_register:t1|temp_read[9],              ;
;                                                                                                    ;                                ; register_file:rf|registers[5][0], alu:alu_main|X[0],                                               ;
;                                                                                                    ;                                ; register_file:rf|registers[2][1], register_file:rf|registers[5][1],                                ;
;                                                                                                    ;                                ; register_file:rf|registers[2][2], register_file:rf|registers[5][2],                                ;
;                                                                                                    ;                                ; register_file:rf|registers[2][3], register_file:rf|registers[5][3],                                ;
;                                                                                                    ;                                ; register_file:rf|registers[2][6], register_file:rf|registers[5][6],                                ;
;                                                                                                    ;                                ; register_file:rf|registers[2][7], register_file:rf|registers[5][7],                                ;
;                                                                                                    ;                                ; register_file:rf|registers[2][8], register_file:rf|registers[5][8],                                ;
;                                                                                                    ;                                ; register_file:rf|registers[2][9], register_file:rf|registers[5][9],                                ;
;                                                                                                    ;                                ; register_file:rf|registers[2][10], register_file:rf|registers[5][10],                              ;
;                                                                                                    ;                                ; register_file:rf|registers[2][11], register_file:rf|registers[5][11],                              ;
;                                                                                                    ;                                ; register_file:rf|registers[2][12], register_file:rf|registers[5][12],                              ;
;                                                                                                    ;                                ; register_file:rf|registers[2][13], register_file:rf|registers[5][13],                              ;
;                                                                                                    ;                                ; register_file:rf|registers[2][14], register_file:rf|registers[5][14],                              ;
;                                                                                                    ;                                ; register_file:rf|registers[2][15], register_file:rf|registers[5][15],                              ;
;                                                                                                    ;                                ; state_present.s1, state_present.s9, register_file:rf|registers[2][4],                              ;
;                                                                                                    ;                                ; register_file:rf|registers[2][5], state_present.s11, state_present.s4, carry_present,              ;
;                                                                                                    ;                                ; zero_present, state_present.s6, state_present.s7, state_present.s12, state_present.s13,            ;
;                                                                                                    ;                                ; state_present.s15, lmsm:lmsm_main|count_now[31], alu:alu_main|C, alu:alu_main|Z,                   ;
;                                                                                                    ;                                ; alu:alu_main|X[1], alu:alu_main|X[2], alu:alu_main|X[3], alu:alu_main|X[6],                        ;
;                                                                                                    ;                                ; alu:alu_main|X[4], alu:alu_main|X[5], alu:alu_main|X[7], alu:alu_main|X[8],                        ;
;                                                                                                    ;                                ; alu:alu_main|X[9], alu:alu_main|X[10], alu:alu_main|X[11], alu:alu_main|X[12],                     ;
;                                                                                                    ;                                ; alu:alu_main|X[13], alu:alu_main|X[14], alu:alu_main|X[15],                                        ;
;                                                                                                    ;                                ; memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|address_reg_b[2] ;
; temporary_register:t3|temp_read[0]                                                                 ; Lost Fanouts                   ; state_present.s16, temporary_register:t1|temp_read[10],                                            ;
;                                                                                                    ;                                ; register_file:rf|registers[1][0], register_file:rf|registers[3][0],                                ;
;                                                                                                    ;                                ; register_file:rf|registers[6][0], temporary_register:t1|temp_read[11],                             ;
;                                                                                                    ;                                ; state_present.s8, state_present.s2, state_present.s17, lmsm:lmsm_main|count_now[0],                ;
;                                                                                                    ;                                ; lmsm:lmsm_main|count_now[1], lmsm:lmsm_main|count_now[2],                                          ;
;                                                                                                    ;                                ; lmsm:lmsm_main|count_now[3], lmsm:lmsm_main|count_now[4],                                          ;
;                                                                                                    ;                                ; lmsm:lmsm_main|count_now[5], lmsm:lmsm_main|count_now[8],                                          ;
;                                                                                                    ;                                ; lmsm:lmsm_main|count_now[11], lmsm:lmsm_main|count_now[14],                                        ;
;                                                                                                    ;                                ; lmsm:lmsm_main|count_now[17], lmsm:lmsm_main|count_now[20],                                        ;
;                                                                                                    ;                                ; lmsm:lmsm_main|count_now[23], lmsm:lmsm_main|count_now[26],                                        ;
;                                                                                                    ;                                ; lmsm:lmsm_main|count_now[29]                                                                       ;
; lmsm:lmsm_main|r_add[2]                                                                            ; Lost Fanouts                   ; lmsm:lmsm_main|count_now[6], lmsm:lmsm_main|count_now[7],                                          ;
;                                                                                                    ;                                ; lmsm:lmsm_main|count_now[9], lmsm:lmsm_main|count_now[10],                                         ;
;                                                                                                    ;                                ; lmsm:lmsm_main|count_now[12], lmsm:lmsm_main|count_now[13],                                        ;
;                                                                                                    ;                                ; lmsm:lmsm_main|count_now[15], lmsm:lmsm_main|count_now[16],                                        ;
;                                                                                                    ;                                ; lmsm:lmsm_main|count_now[18], lmsm:lmsm_main|count_now[19],                                        ;
;                                                                                                    ;                                ; lmsm:lmsm_main|count_now[21], lmsm:lmsm_main|count_now[22],                                        ;
;                                                                                                    ;                                ; lmsm:lmsm_main|count_now[24], lmsm:lmsm_main|count_now[25],                                        ;
;                                                                                                    ;                                ; lmsm:lmsm_main|count_now[27], lmsm:lmsm_main|count_now[28],                                        ;
;                                                                                                    ;                                ; lmsm:lmsm_main|count_now[30]                                                                       ;
; state_present.s10                                                                                  ; Lost Fanouts                   ; temporary_register:t1|temp_read[15], temporary_register:t1|temp_read[14],                          ;
;                                                                                                    ;                                ; temporary_register:t1|temp_read[12], temporary_register:t1|temp_read[13],                          ;
;                                                                                                    ;                                ; state_present.s14,                                                                                 ;
;                                                                                                    ;                                ; memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|address_reg_b[0] ;
; temporary_register:t3|temp_read[5]                                                                 ; Lost Fanouts                   ; register_file:rf|registers[1][5], register_file:rf|registers[0][5],                                ;
;                                                                                                    ;                                ; register_file:rf|registers[3][5], register_file:rf|registers[5][5],                                ;
;                                                                                                    ;                                ; register_file:rf|registers[6][5]                                                                   ;
; temporary_register:t4|temp_read[1]                                                                 ; Stuck at GND                   ; temporary_register:t1|temp_read[1], temporary_register:t2|temp_read[1],                            ;
;                                                                                                    ; due to stuck port clock_enable ; register_file:rf|registers[7][1],                                                                  ;
;                                                                                                    ;                                ; memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|address_reg_b[1] ;
; temporary_register:t4|temp_read[8]                                                                 ; Stuck at GND                   ; temporary_register:t1|temp_read[8], temporary_register:t2|temp_read[8],                            ;
;                                                                                                    ; due to stuck port clock_enable ; register_file:rf|registers[7][8]                                                                   ;
; temporary_register:t4|temp_read[7]                                                                 ; Stuck at GND                   ; temporary_register:t1|temp_read[7], temporary_register:t2|temp_read[7],                            ;
;                                                                                                    ; due to stuck port clock_enable ; register_file:rf|registers[7][7]                                                                   ;
; temporary_register:t4|temp_read[6]                                                                 ; Stuck at GND                   ; temporary_register:t1|temp_read[6], temporary_register:t2|temp_read[6],                            ;
;                                                                                                    ; due to stuck port clock_enable ; register_file:rf|registers[7][6]                                                                   ;
; temporary_register:t4|temp_read[3]                                                                 ; Stuck at GND                   ; temporary_register:t1|temp_read[3], temporary_register:t2|temp_read[3],                            ;
;                                                                                                    ; due to stuck port clock_enable ; register_file:rf|registers[7][3]                                                                   ;
; temporary_register:t4|temp_read[2]                                                                 ; Stuck at GND                   ; temporary_register:t1|temp_read[2], temporary_register:t2|temp_read[2],                            ;
;                                                                                                    ; due to stuck port clock_enable ; register_file:rf|registers[7][2]                                                                   ;
; temporary_register:t4|temp_read[0]                                                                 ; Stuck at GND                   ; temporary_register:t1|temp_read[0], temporary_register:t2|temp_read[0],                            ;
;                                                                                                    ; due to stuck port clock_enable ; register_file:rf|registers[7][0]                                                                   ;
; temporary_register:t3|temp_read[1]                                                                 ; Lost Fanouts                   ; register_file:rf|registers[1][1], register_file:rf|registers[0][1],                                ;
;                                                                                                    ;                                ; register_file:rf|registers[3][1]                                                                   ;
; temporary_register:t3|temp_read[2]                                                                 ; Lost Fanouts                   ; register_file:rf|registers[1][2], register_file:rf|registers[3][2],                                ;
;                                                                                                    ;                                ; register_file:rf|registers[6][2]                                                                   ;
; temporary_register:t3|temp_read[3]                                                                 ; Lost Fanouts                   ; register_file:rf|registers[1][3], register_file:rf|registers[0][3],                                ;
;                                                                                                    ;                                ; register_file:rf|registers[3][3]                                                                   ;
; temporary_register:t3|temp_read[6]                                                                 ; Lost Fanouts                   ; register_file:rf|registers[1][6], register_file:rf|registers[3][6],                                ;
;                                                                                                    ;                                ; register_file:rf|registers[6][6]                                                                   ;
; temporary_register:t3|temp_read[7]                                                                 ; Lost Fanouts                   ; register_file:rf|registers[1][7], register_file:rf|registers[0][7],                                ;
;                                                                                                    ;                                ; register_file:rf|registers[3][7]                                                                   ;
; temporary_register:t3|temp_read[8]                                                                 ; Lost Fanouts                   ; register_file:rf|registers[1][8], register_file:rf|registers[3][8],                                ;
;                                                                                                    ;                                ; register_file:rf|registers[6][8]                                                                   ;
; temporary_register:t3|temp_read[9]                                                                 ; Lost Fanouts                   ; register_file:rf|registers[1][9], register_file:rf|registers[0][9],                                ;
;                                                                                                    ;                                ; register_file:rf|registers[3][9]                                                                   ;
; temporary_register:t3|temp_read[10]                                                                ; Lost Fanouts                   ; register_file:rf|registers[1][10], register_file:rf|registers[3][10],                              ;
;                                                                                                    ;                                ; register_file:rf|registers[6][10]                                                                  ;
; temporary_register:t3|temp_read[11]                                                                ; Lost Fanouts                   ; register_file:rf|registers[1][11], register_file:rf|registers[0][11],                              ;
;                                                                                                    ;                                ; register_file:rf|registers[3][11]                                                                  ;
; temporary_register:t3|temp_read[12]                                                                ; Lost Fanouts                   ; register_file:rf|registers[1][12], register_file:rf|registers[3][12],                              ;
;                                                                                                    ;                                ; register_file:rf|registers[6][12]                                                                  ;
; temporary_register:t3|temp_read[13]                                                                ; Lost Fanouts                   ; register_file:rf|registers[1][13], register_file:rf|registers[0][13],                              ;
;                                                                                                    ;                                ; register_file:rf|registers[3][13]                                                                  ;
; temporary_register:t3|temp_read[14]                                                                ; Lost Fanouts                   ; register_file:rf|registers[1][14], register_file:rf|registers[3][14],                              ;
;                                                                                                    ;                                ; register_file:rf|registers[6][14]                                                                  ;
; temporary_register:t3|temp_read[15]                                                                ; Lost Fanouts                   ; register_file:rf|registers[1][15], register_file:rf|registers[0][15],                              ;
;                                                                                                    ;                                ; register_file:rf|registers[3][15]                                                                  ;
; temporary_register:t3|temp_read[4]                                                                 ; Lost Fanouts                   ; register_file:rf|registers[3][4], register_file:rf|registers[5][4],                                ;
;                                                                                                    ;                                ; register_file:rf|registers[6][4]                                                                   ;
; temporary_register:t4|temp_read[14]                                                                ; Stuck at GND                   ; temporary_register:t2|temp_read[14], register_file:rf|registers[7][14]                             ;
;                                                                                                    ; due to stuck port clock_enable ;                                                                                                    ;
; temporary_register:t4|temp_read[13]                                                                ; Stuck at GND                   ; temporary_register:t2|temp_read[13], register_file:rf|registers[7][13]                             ;
;                                                                                                    ; due to stuck port clock_enable ;                                                                                                    ;
; temporary_register:t4|temp_read[12]                                                                ; Stuck at GND                   ; temporary_register:t2|temp_read[12], register_file:rf|registers[7][12]                             ;
;                                                                                                    ; due to stuck port clock_enable ;                                                                                                    ;
; temporary_register:t4|temp_read[11]                                                                ; Stuck at GND                   ; temporary_register:t2|temp_read[11], register_file:rf|registers[7][11]                             ;
;                                                                                                    ; due to stuck port clock_enable ;                                                                                                    ;
; temporary_register:t4|temp_read[10]                                                                ; Stuck at GND                   ; temporary_register:t2|temp_read[10], register_file:rf|registers[7][10]                             ;
;                                                                                                    ; due to stuck port clock_enable ;                                                                                                    ;
; temporary_register:t4|temp_read[9]                                                                 ; Stuck at GND                   ; temporary_register:t2|temp_read[9], register_file:rf|registers[7][9]                               ;
;                                                                                                    ; due to stuck port clock_enable ;                                                                                                    ;
; temporary_register:t4|temp_read[5]                                                                 ; Stuck at GND                   ; temporary_register:t1|temp_read[5], register_file:rf|registers[7][5]                               ;
;                                                                                                    ; due to stuck port clock_enable ;                                                                                                    ;
; temporary_register:t4|temp_read[4]                                                                 ; Stuck at GND                   ; temporary_register:t1|temp_read[4], register_file:rf|registers[7][4]                               ;
;                                                                                                    ; due to stuck port clock_enable ;                                                                                                    ;
; temporary_register:t4|temp_read[15]                                                                ; Stuck at GND                   ; temporary_register:t2|temp_read[15], register_file:rf|registers[7][15]                             ;
;                                                                                                    ; due to stuck port clock_enable ;                                                                                                    ;
+----------------------------------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                      ;
+----------------------------------+-----------------------------------------+------+
; Register Name                    ; Megafunction                            ; Type ;
+----------------------------------+-----------------------------------------+------+
; memory:memory_main|M_data[0..15] ; memory:memory_main|memory_storage_rtl_0 ; RAM  ;
+----------------------------------+-----------------------------------------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|register_file:rf|registers[7][5]                                      ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |main|alu:alu_main|outp[2]                                                  ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |main|alu:alu_main|outp[11]                                                 ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |main|register_file:rf|registers[7][12]                                     ;
; 11:1               ; 14 bits   ; 98 LEs        ; 98 LEs               ; 0 LEs                  ; Yes        ; |main|temporary_register:t3|temp_read[11]                                   ;
; 18:1               ; 2 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |main|temporary_register:t3|temp_read[4]                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |main|MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M2|MUX_4_1:M2|MUX_2_1:MUX2_3|OR_2:OR1|Y ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |main|MUX_4x1_3BIT:m4|MUX_4_1:M2|MUX_2_1:MUX2_3|OR_2:OR1|Y                  ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |main|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M1|MUX_2_1:M3|OR_2:OR1|Y     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |main|sel[0]                                                                ;
; 8:1                ; 14 bits   ; 70 LEs        ; 70 LEs               ; 0 LEs                  ; No         ; |main|register_file:rf|Mux13                                                ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |main|MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M3|MUX8to1:M3|MUX_2_1:M3|OR_2:OR1|Y     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------+
; Assignment                      ; Value              ; From ; To                                         ;
+---------------------------------+--------------------+------+--------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                          ;
+---------------------------------+--------------------+------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: memory:memory_main|altsyncram:memory_storage_rtl_0 ;
+------------------------------------+--------------------------------------+-------------------------+
; Parameter Name                     ; Value                                ; Type                    ;
+------------------------------------+--------------------------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                    ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                                   ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                  ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                                   ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                  ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                                    ; Untyped                 ;
; OPERATION_MODE                     ; DUAL_PORT                            ; Untyped                 ;
; WIDTH_A                            ; 16                                   ; Untyped                 ;
; WIDTHAD_A                          ; 17                                   ; Untyped                 ;
; NUMWORDS_A                         ; 65537                                ; Untyped                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                         ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                                 ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                                 ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                                 ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                                 ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                                 ; Untyped                 ;
; WIDTH_B                            ; 16                                   ; Untyped                 ;
; WIDTHAD_B                          ; 17                                   ; Untyped                 ;
; NUMWORDS_B                         ; 65537                                ; Untyped                 ;
; INDATA_REG_B                       ; CLOCK1                               ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                               ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1                               ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1                               ; Untyped                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                         ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1                               ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                                 ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                                 ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                                 ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                                 ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                                 ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                                 ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                                    ; Untyped                 ;
; WIDTH_BYTEENA_B                    ; 1                                    ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                                 ; Untyped                 ;
; BYTE_SIZE                          ; 8                                    ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                            ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                 ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                 ; Untyped                 ;
; INIT_FILE                          ; db/main.ram0_memory_e411fb78.hdl.mif ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                               ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                                    ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                               ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                               ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                      ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                      ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                                ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                                    ; Untyped                 ;
; DEVICE_FAMILY                      ; MAX 10                               ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_joh1                      ; Untyped                 ;
+------------------------------------+--------------------------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                               ;
+-------------------------------------------+----------------------------------------------------+
; Name                                      ; Value                                              ;
+-------------------------------------------+----------------------------------------------------+
; Number of entity instances                ; 1                                                  ;
; Entity Instance                           ; memory:memory_main|altsyncram:memory_storage_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                          ;
;     -- WIDTH_A                            ; 16                                                 ;
;     -- NUMWORDS_A                         ; 65537                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 16                                                 ;
;     -- NUMWORDS_B                         ; 65537                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
+-------------------------------------------+----------------------------------------------------+


+----------------------------------------------+
; Port Connectivity Checks: "MUX_4x1_16BIT:m9" ;
+-----------+-------+----------+---------------+
; Port      ; Type  ; Severity ; Details       ;
+-----------+-------+----------+---------------+
; d3        ; Input ; Info     ; Stuck at GND  ;
; d0[15..1] ; Input ; Info     ; Stuck at GND  ;
; d0[0]     ; Input ; Info     ; Stuck at VCC  ;
+-----------+-------+----------+---------------+


+----------------------------------------------+
; Port Connectivity Checks: "MUX_8X1_16BIT:m8" ;
+------+-------+----------+--------------------+
; Port ; Type  ; Severity ; Details            ;
+------+-------+----------+--------------------+
; a7   ; Input ; Info     ; Stuck at GND       ;
; a6   ; Input ; Info     ; Stuck at GND       ;
; a5   ; Input ; Info     ; Stuck at GND       ;
+------+-------+----------+--------------------+


+----------------------------------------------+
; Port Connectivity Checks: "MUX_4x1_16BIT:m5" ;
+------+-------+----------+--------------------+
; Port ; Type  ; Severity ; Details            ;
+------+-------+----------+--------------------+
; d3   ; Input ; Info     ; Stuck at GND       ;
+------+-------+----------+--------------------+


+----------------------------------------------+
; Port Connectivity Checks: "MUX_4x1_16BIT:m2" ;
+------+-------+----------+--------------------+
; Port ; Type  ; Severity ; Details            ;
+------+-------+----------+--------------------+
; d3   ; Input ; Info     ; Stuck at GND       ;
+------+-------+----------+--------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_main|adder_16bit:adder|full_adder:fa0" ;
+------+-------+----------+-------------------------------------------------+
; Port ; Type  ; Severity ; Details                                         ;
+------+-------+----------+-------------------------------------------------+
; c    ; Input ; Info     ; Stuck at GND                                    ;
+------+-------+----------+-------------------------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "temporary_register:t4" ;
+--------+-------+----------+-----------------------+
; Port   ; Type  ; Severity ; Details               ;
+--------+-------+----------+-----------------------+
; temp_w ; Input ; Info     ; Stuck at GND          ;
+--------+-------+----------+-----------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-------------------+---------------------------------+
; Type              ; Count                           ;
+-------------------+---------------------------------+
; boundary_port     ; 2                               ;
;                   ;                                 ;
; Max LUT depth     ; 0.00                            ;
; Average LUT depth ; 0.00                            ;
+-------------------+---------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Sun Nov 27 13:49:37 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off main -c main
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file temporary.vhdl
    Info (12022): Found design unit 1: temporary_register-behav File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/temporary.vhdl Line: 13
    Info (12023): Found entity 1: temporary_register File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/temporary.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file se10.vhdl
    Info (12022): Found design unit 1: se10-bhv File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/se10.vhdl Line: 9
    Info (12023): Found entity 1: se10 File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/se10.vhdl Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file se7.vhdl
    Info (12022): Found design unit 1: se7-bhv File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/se7.vhdl Line: 9
    Info (12023): Found entity 1: se7 File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/se7.vhdl Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file register_file.vhdl
    Info (12022): Found design unit 1: register_file-behav File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/register_file.vhdl Line: 14
    Info (12023): Found entity 1: register_file File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/register_file.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file mux8to1.vhdl
    Info (12022): Found design unit 1: MUX8to1-Struct File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/MUX8to1.vhdl Line: 11
    Info (12023): Found entity 1: MUX8to1 File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/MUX8to1.vhdl Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file mux4to1.vhd
    Info (12022): Found design unit 1: MUX_4_1-Struct File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/MUX4to1.vhd Line: 10
    Info (12023): Found entity 1: MUX_4_1 File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/MUX4to1.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file mux2to1.vhd
    Info (12022): Found design unit 1: MUX_2_1-Struct File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/MUX2to1.vhd Line: 11
    Info (12023): Found entity 1: MUX_2_1 File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/MUX2to1.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file mux_8x1_16bit.vhdl
    Info (12022): Found design unit 1: MUX_8X1_16BIT-Struct File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/MUX_8X1_16BIT.vhdl Line: 12
    Info (12023): Found entity 1: MUX_8X1_16BIT File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/MUX_8X1_16BIT.vhdl Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file mux_8x1_4bit.vhdl
    Info (12022): Found design unit 1: MUX_8X1_4BIT-Struct File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/MUX_8X1_4BIT.vhdl Line: 15
    Info (12023): Found entity 1: MUX_8X1_4BIT File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/MUX_8X1_4BIT.vhdl Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file mux_4x1_16bit.vhdl
    Info (12022): Found design unit 1: MUX_4x1_16BIT-Struct File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/MUX_4X1_16BIT.vhdl Line: 11
    Info (12023): Found entity 1: MUX_4x1_16BIT File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/MUX_4X1_16BIT.vhdl Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file mux_4x1_4bit.vhdl
    Info (12022): Found design unit 1: MUX_4X1_4BIT-Struct File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/MUX_4X1_4BIT.vhdl Line: 11
    Info (12023): Found entity 1: MUX_4X1_4BIT File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/MUX_4X1_4BIT.vhdl Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file mux_4x1_3bit.vhdl
    Info (12022): Found design unit 1: MUX_4x1_3BIT-struct File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/MUX_4x1_3BIT.vhdl Line: 10
    Info (12023): Found entity 1: MUX_4x1_3BIT File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/MUX_4x1_3BIT.vhdl Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file mux_2x1_16bit.vhdl
    Info (12022): Found design unit 1: MUX_1X2_16BIT-Struct File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/MUX_2X1_16BIT.vhdl Line: 11
    Info (12023): Found entity 1: MUX_1X2_16BIT File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/MUX_2X1_16BIT.vhdl Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file mux_2x1_4bit.vhdl
    Info (12022): Found design unit 1: MUX_1X2_4BIT-Struct File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/MUX_2X1_4BIT.vhdl Line: 11
    Info (12023): Found entity 1: MUX_1X2_4BIT File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/MUX_2X1_4BIT.vhdl Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file memory.vhdl
    Info (12022): Found design unit 1: memory-behav File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/memory.vhdl Line: 14
    Info (12023): Found entity 1: memory File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/memory.vhdl Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file main.vhdl
    Info (12022): Found design unit 1: main-bhv File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl Line: 17
    Info (12023): Found entity 1: main File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file lmsm.vhdl
    Info (12022): Found design unit 1: lmsm-bhv File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/lmsm.vhdl Line: 13
    Info (12023): Found entity 1: lmsm File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/lmsm.vhdl Line: 5
Info (12021): Found 17 design units, including 8 entities, in source file gates.vhdl
    Info (12022): Found design unit 1: Gates File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/Gates.vhdl Line: 7
    Info (12022): Found design unit 2: INVERTER-Equations File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/Gates.vhdl Line: 49
    Info (12022): Found design unit 3: AND_2-Equations File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/Gates.vhdl Line: 61
    Info (12022): Found design unit 4: NAND_2-Equations File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/Gates.vhdl Line: 72
    Info (12022): Found design unit 5: OR_2-Equations File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/Gates.vhdl Line: 83
    Info (12022): Found design unit 6: NOR_2-Equations File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/Gates.vhdl Line: 94
    Info (12022): Found design unit 7: XOR_2-Equations File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/Gates.vhdl Line: 106
    Info (12022): Found design unit 8: XNOR_2-Equations File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/Gates.vhdl Line: 117
    Info (12022): Found design unit 9: HALF_ADDER-Equations File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/Gates.vhdl Line: 128
    Info (12023): Found entity 1: INVERTER File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/Gates.vhdl Line: 45
    Info (12023): Found entity 2: AND_2 File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/Gates.vhdl Line: 57
    Info (12023): Found entity 3: NAND_2 File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/Gates.vhdl Line: 68
    Info (12023): Found entity 4: OR_2 File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/Gates.vhdl Line: 79
    Info (12023): Found entity 5: NOR_2 File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/Gates.vhdl Line: 90
    Info (12023): Found entity 6: XOR_2 File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/Gates.vhdl Line: 102
    Info (12023): Found entity 7: XNOR_2 File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/Gates.vhdl Line: 113
    Info (12023): Found entity 8: HALF_ADDER File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/Gates.vhdl Line: 124
Info (12021): Found 2 design units, including 1 entities, in source file full_adder.vhdl
    Info (12022): Found design unit 1: full_adder-Struct File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/full_adder.vhdl Line: 10
    Info (12023): Found entity 1: full_adder File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/full_adder.vhdl Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file demux1to2.vhdl
    Info (12022): Found design unit 1: DEMUX1to2-Struct File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/DEMUX1to2.vhdl Line: 10
    Info (12023): Found entity 1: DEMUX1to2 File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/DEMUX1to2.vhdl Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file demux_1x2_16bit.vhdl
    Info (12022): Found design unit 1: DEMUX_1X2_16BIT-Struct File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/DEMUX_1X2_16BIT.vhdl Line: 12
    Info (12023): Found entity 1: DEMUX_1X2_16BIT File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/DEMUX_1X2_16BIT.vhdl Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file demux_1x2_4bit.vhdl
    Info (12022): Found design unit 1: DEMUX_1X2_4BIT-Struct File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/DEMUX_1X2_4BIT.vhdl Line: 11
    Info (12023): Found entity 1: DEMUX_1X2_4BIT File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/DEMUX_1X2_4BIT.vhdl Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhdl
    Info (12022): Found design unit 1: alu-a1 File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/alu.vhdl Line: 15
    Info (12023): Found entity 1: alu File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/alu.vhdl Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file adder_16bit.vhdl
    Info (12022): Found design unit 1: adder_16bit-struct File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/adder_16bit.vhdl Line: 12
    Info (12023): Found entity 1: adder_16bit File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/adder_16bit.vhdl Line: 6
Info (12127): Elaborating entity "main" for the top level hierarchy
Warning (10631): VHDL Process Statement warning at main.vhdl(187): inferring latch(es) for signal or variable "a", which holds its previous value in one or more paths through the process File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl Line: 187
Warning (10631): VHDL Process Statement warning at main.vhdl(187): inferring latch(es) for signal or variable "b", which holds its previous value in one or more paths through the process File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl Line: 187
Warning (10631): VHDL Process Statement warning at main.vhdl(187): inferring latch(es) for signal or variable "c", which holds its previous value in one or more paths through the process File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl Line: 187
Warning (10631): VHDL Process Statement warning at main.vhdl(187): inferring latch(es) for signal or variable "d", which holds its previous value in one or more paths through the process File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl Line: 187
Warning (10631): VHDL Process Statement warning at main.vhdl(187): inferring latch(es) for signal or variable "e", which holds its previous value in one or more paths through the process File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl Line: 187
Warning (10631): VHDL Process Statement warning at main.vhdl(187): inferring latch(es) for signal or variable "f", which holds its previous value in one or more paths through the process File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl Line: 187
Warning (10631): VHDL Process Statement warning at main.vhdl(187): inferring latch(es) for signal or variable "g", which holds its previous value in one or more paths through the process File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl Line: 187
Warning (10631): VHDL Process Statement warning at main.vhdl(187): inferring latch(es) for signal or variable "h", which holds its previous value in one or more paths through the process File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl Line: 187
Warning (10631): VHDL Process Statement warning at main.vhdl(187): inferring latch(es) for signal or variable "i", which holds its previous value in one or more paths through the process File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl Line: 187
Warning (10631): VHDL Process Statement warning at main.vhdl(187): inferring latch(es) for signal or variable "j", which holds its previous value in one or more paths through the process File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl Line: 187
Warning (10631): VHDL Process Statement warning at main.vhdl(187): inferring latch(es) for signal or variable "k", which holds its previous value in one or more paths through the process File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl Line: 187
Warning (10631): VHDL Process Statement warning at main.vhdl(187): inferring latch(es) for signal or variable "l", which holds its previous value in one or more paths through the process File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl Line: 187
Warning (10631): VHDL Process Statement warning at main.vhdl(187): inferring latch(es) for signal or variable "m", which holds its previous value in one or more paths through the process File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl Line: 187
Warning (10631): VHDL Process Statement warning at main.vhdl(187): inferring latch(es) for signal or variable "n", which holds its previous value in one or more paths through the process File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl Line: 187
Warning (10631): VHDL Process Statement warning at main.vhdl(187): inferring latch(es) for signal or variable "p", which holds its previous value in one or more paths through the process File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl Line: 187
Warning (10631): VHDL Process Statement warning at main.vhdl(187): inferring latch(es) for signal or variable "q", which holds its previous value in one or more paths through the process File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl Line: 187
Warning (10631): VHDL Process Statement warning at main.vhdl(187): inferring latch(es) for signal or variable "r", which holds its previous value in one or more paths through the process File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl Line: 187
Warning (10631): VHDL Process Statement warning at main.vhdl(187): inferring latch(es) for signal or variable "s", which holds its previous value in one or more paths through the process File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl Line: 187
Warning (10631): VHDL Process Statement warning at main.vhdl(187): inferring latch(es) for signal or variable "mem_r", which holds its previous value in one or more paths through the process File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl Line: 187
Warning (10631): VHDL Process Statement warning at main.vhdl(187): inferring latch(es) for signal or variable "mem_w", which holds its previous value in one or more paths through the process File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl Line: 187
Warning (10631): VHDL Process Statement warning at main.vhdl(187): inferring latch(es) for signal or variable "pc_w", which holds its previous value in one or more paths through the process File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl Line: 187
Warning (10631): VHDL Process Statement warning at main.vhdl(187): inferring latch(es) for signal or variable "t1_w", which holds its previous value in one or more paths through the process File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl Line: 187
Warning (10631): VHDL Process Statement warning at main.vhdl(187): inferring latch(es) for signal or variable "t2_w", which holds its previous value in one or more paths through the process File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl Line: 187
Warning (10631): VHDL Process Statement warning at main.vhdl(187): inferring latch(es) for signal or variable "t3_w", which holds its previous value in one or more paths through the process File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl Line: 187
Warning (10631): VHDL Process Statement warning at main.vhdl(187): inferring latch(es) for signal or variable "t4_w", which holds its previous value in one or more paths through the process File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl Line: 187
Warning (10631): VHDL Process Statement warning at main.vhdl(187): inferring latch(es) for signal or variable "sel", which holds its previous value in one or more paths through the process File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl Line: 187
Warning (10631): VHDL Process Statement warning at main.vhdl(187): inferring latch(es) for signal or variable "rf_w", which holds its previous value in one or more paths through the process File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl Line: 187
Warning (10631): VHDL Process Statement warning at main.vhdl(187): inferring latch(es) for signal or variable "state_next", which holds its previous value in one or more paths through the process File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl Line: 187
Warning (10631): VHDL Process Statement warning at main.vhdl(187): inferring latch(es) for signal or variable "carry_next", which holds its previous value in one or more paths through the process File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl Line: 187
Warning (10631): VHDL Process Statement warning at main.vhdl(187): inferring latch(es) for signal or variable "zero_next", which holds its previous value in one or more paths through the process File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl Line: 187
Info (10041): Inferred latch for "zero_next" at main.vhdl(187) File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl Line: 187
Info (10041): Inferred latch for "carry_next" at main.vhdl(187) File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl Line: 187
Info (10041): Inferred latch for "state_next.s17" at main.vhdl(187) File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl Line: 187
Info (10041): Inferred latch for "state_next.s16" at main.vhdl(187) File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl Line: 187
Info (10041): Inferred latch for "state_next.s15" at main.vhdl(187) File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl Line: 187
Info (10041): Inferred latch for "state_next.s14" at main.vhdl(187) File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl Line: 187
Info (10041): Inferred latch for "state_next.s13" at main.vhdl(187) File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl Line: 187
Info (10041): Inferred latch for "state_next.s12" at main.vhdl(187) File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl Line: 187
Info (10041): Inferred latch for "state_next.s11" at main.vhdl(187) File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl Line: 187
Info (10041): Inferred latch for "state_next.s10" at main.vhdl(187) File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl Line: 187
Info (10041): Inferred latch for "state_next.s9" at main.vhdl(187) File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl Line: 187
Info (10041): Inferred latch for "state_next.s8" at main.vhdl(187) File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl Line: 187
Info (10041): Inferred latch for "state_next.s7" at main.vhdl(187) File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl Line: 187
Info (10041): Inferred latch for "state_next.s6" at main.vhdl(187) File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl Line: 187
Info (10041): Inferred latch for "state_next.s5" at main.vhdl(187) File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl Line: 187
Info (10041): Inferred latch for "state_next.s4" at main.vhdl(187) File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl Line: 187
Info (10041): Inferred latch for "state_next.s3" at main.vhdl(187) File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl Line: 187
Info (10041): Inferred latch for "state_next.s2" at main.vhdl(187) File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl Line: 187
Info (10041): Inferred latch for "state_next.s1" at main.vhdl(187) File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl Line: 187
Info (10041): Inferred latch for "rf_w" at main.vhdl(187) File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl Line: 187
Info (10041): Inferred latch for "sel[0]" at main.vhdl(187) File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl Line: 187
Info (10041): Inferred latch for "sel[1]" at main.vhdl(187) File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl Line: 187
Info (10041): Inferred latch for "t4_w" at main.vhdl(187) File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl Line: 187
Info (10041): Inferred latch for "t3_w" at main.vhdl(187) File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl Line: 187
Info (10041): Inferred latch for "t2_w" at main.vhdl(187) File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl Line: 187
Info (10041): Inferred latch for "t1_w" at main.vhdl(187) File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl Line: 187
Info (10041): Inferred latch for "pc_w" at main.vhdl(187) File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl Line: 187
Info (10041): Inferred latch for "mem_w" at main.vhdl(187) File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl Line: 187
Info (10041): Inferred latch for "mem_r" at main.vhdl(187) File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl Line: 187
Info (10041): Inferred latch for "s" at main.vhdl(187) File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl Line: 187
Info (10041): Inferred latch for "r" at main.vhdl(187) File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl Line: 187
Info (10041): Inferred latch for "q" at main.vhdl(187) File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl Line: 187
Info (10041): Inferred latch for "p" at main.vhdl(187) File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl Line: 187
Info (10041): Inferred latch for "n" at main.vhdl(187) File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl Line: 187
Info (10041): Inferred latch for "m" at main.vhdl(187) File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl Line: 187
Info (10041): Inferred latch for "l" at main.vhdl(187) File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl Line: 187
Info (10041): Inferred latch for "k" at main.vhdl(187) File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl Line: 187
Info (10041): Inferred latch for "j" at main.vhdl(187) File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl Line: 187
Info (10041): Inferred latch for "i" at main.vhdl(187) File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl Line: 187
Info (10041): Inferred latch for "h" at main.vhdl(187) File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl Line: 187
Info (10041): Inferred latch for "g" at main.vhdl(187) File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl Line: 187
Info (10041): Inferred latch for "f" at main.vhdl(187) File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl Line: 187
Info (10041): Inferred latch for "e" at main.vhdl(187) File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl Line: 187
Info (10041): Inferred latch for "d" at main.vhdl(187) File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl Line: 187
Info (10041): Inferred latch for "c" at main.vhdl(187) File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl Line: 187
Info (10041): Inferred latch for "b" at main.vhdl(187) File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl Line: 187
Info (10041): Inferred latch for "a" at main.vhdl(187) File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl Line: 187
Info (12128): Elaborating entity "register_file" for hierarchy "register_file:rf" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl Line: 124
Info (12128): Elaborating entity "memory" for hierarchy "memory:memory_main" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl Line: 128
Info (12128): Elaborating entity "temporary_register" for hierarchy "temporary_register:t1" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl Line: 131
Info (12128): Elaborating entity "alu" for hierarchy "alu:alu_main" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl Line: 143
Info (12128): Elaborating entity "adder_16bit" for hierarchy "alu:alu_main|adder_16bit:adder" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/alu.vhdl Line: 26
Info (12128): Elaborating entity "full_adder" for hierarchy "alu:alu_main|adder_16bit:adder|full_adder:fa0" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/adder_16bit.vhdl Line: 20
Info (12128): Elaborating entity "HALF_ADDER" for hierarchy "alu:alu_main|adder_16bit:adder|full_adder:fa0|HALF_ADDER:HA1" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/full_adder.vhdl Line: 13
Info (12128): Elaborating entity "OR_2" for hierarchy "alu:alu_main|adder_16bit:adder|full_adder:fa0|OR_2:OR1" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/full_adder.vhdl Line: 15
Info (12128): Elaborating entity "se7" for hierarchy "se7:se7_main" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl Line: 147
Info (12128): Elaborating entity "se10" for hierarchy "se10:se10_main" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl Line: 149
Info (12128): Elaborating entity "lmsm" for hierarchy "lmsm:lmsm_main" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl Line: 151
Warning (10631): VHDL Process Statement warning at lmsm.vhdl(28): inferring latch(es) for signal or variable "r_add_next", which holds its previous value in one or more paths through the process File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/lmsm.vhdl Line: 28
Warning (10631): VHDL Process Statement warning at lmsm.vhdl(52): inferring latch(es) for signal or variable "count_next", which holds its previous value in one or more paths through the process File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/lmsm.vhdl Line: 52
Info (10041): Inferred latch for "count_next[0]" at lmsm.vhdl(52) File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/lmsm.vhdl Line: 52
Info (10041): Inferred latch for "count_next[1]" at lmsm.vhdl(52) File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/lmsm.vhdl Line: 52
Info (10041): Inferred latch for "count_next[2]" at lmsm.vhdl(52) File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/lmsm.vhdl Line: 52
Info (10041): Inferred latch for "count_next[3]" at lmsm.vhdl(52) File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/lmsm.vhdl Line: 52
Info (10041): Inferred latch for "count_next[4]" at lmsm.vhdl(52) File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/lmsm.vhdl Line: 52
Info (10041): Inferred latch for "count_next[5]" at lmsm.vhdl(52) File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/lmsm.vhdl Line: 52
Info (10041): Inferred latch for "count_next[6]" at lmsm.vhdl(52) File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/lmsm.vhdl Line: 52
Info (10041): Inferred latch for "count_next[7]" at lmsm.vhdl(52) File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/lmsm.vhdl Line: 52
Info (10041): Inferred latch for "count_next[8]" at lmsm.vhdl(52) File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/lmsm.vhdl Line: 52
Info (10041): Inferred latch for "count_next[9]" at lmsm.vhdl(52) File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/lmsm.vhdl Line: 52
Info (10041): Inferred latch for "count_next[10]" at lmsm.vhdl(52) File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/lmsm.vhdl Line: 52
Info (10041): Inferred latch for "count_next[11]" at lmsm.vhdl(52) File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/lmsm.vhdl Line: 52
Info (10041): Inferred latch for "count_next[12]" at lmsm.vhdl(52) File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/lmsm.vhdl Line: 52
Info (10041): Inferred latch for "count_next[13]" at lmsm.vhdl(52) File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/lmsm.vhdl Line: 52
Info (10041): Inferred latch for "count_next[14]" at lmsm.vhdl(52) File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/lmsm.vhdl Line: 52
Info (10041): Inferred latch for "count_next[15]" at lmsm.vhdl(52) File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/lmsm.vhdl Line: 52
Info (10041): Inferred latch for "count_next[16]" at lmsm.vhdl(52) File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/lmsm.vhdl Line: 52
Info (10041): Inferred latch for "count_next[17]" at lmsm.vhdl(52) File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/lmsm.vhdl Line: 52
Info (10041): Inferred latch for "count_next[18]" at lmsm.vhdl(52) File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/lmsm.vhdl Line: 52
Info (10041): Inferred latch for "count_next[19]" at lmsm.vhdl(52) File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/lmsm.vhdl Line: 52
Info (10041): Inferred latch for "count_next[20]" at lmsm.vhdl(52) File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/lmsm.vhdl Line: 52
Info (10041): Inferred latch for "count_next[21]" at lmsm.vhdl(52) File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/lmsm.vhdl Line: 52
Info (10041): Inferred latch for "count_next[22]" at lmsm.vhdl(52) File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/lmsm.vhdl Line: 52
Info (10041): Inferred latch for "count_next[23]" at lmsm.vhdl(52) File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/lmsm.vhdl Line: 52
Info (10041): Inferred latch for "count_next[24]" at lmsm.vhdl(52) File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/lmsm.vhdl Line: 52
Info (10041): Inferred latch for "count_next[25]" at lmsm.vhdl(52) File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/lmsm.vhdl Line: 52
Info (10041): Inferred latch for "count_next[26]" at lmsm.vhdl(52) File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/lmsm.vhdl Line: 52
Info (10041): Inferred latch for "count_next[27]" at lmsm.vhdl(52) File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/lmsm.vhdl Line: 52
Info (10041): Inferred latch for "count_next[28]" at lmsm.vhdl(52) File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/lmsm.vhdl Line: 52
Info (10041): Inferred latch for "count_next[29]" at lmsm.vhdl(52) File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/lmsm.vhdl Line: 52
Info (10041): Inferred latch for "count_next[30]" at lmsm.vhdl(52) File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/lmsm.vhdl Line: 52
Info (10041): Inferred latch for "count_next[31]" at lmsm.vhdl(52) File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/lmsm.vhdl Line: 52
Info (10041): Inferred latch for "r_add_next[0]" at lmsm.vhdl(28) File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/lmsm.vhdl Line: 28
Info (10041): Inferred latch for "r_add_next[1]" at lmsm.vhdl(28) File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/lmsm.vhdl Line: 28
Info (10041): Inferred latch for "r_add_next[2]" at lmsm.vhdl(28) File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/lmsm.vhdl Line: 28
Info (12128): Elaborating entity "MUX_1X2_16BIT" for hierarchy "MUX_1X2_16BIT:m1" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl Line: 155
Info (12128): Elaborating entity "MUX_1X2_4BIT" for hierarchy "MUX_1X2_16BIT:m1|MUX_1X2_4BIT:M1" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/MUX_2X1_16BIT.vhdl Line: 20
Info (12128): Elaborating entity "MUX_2_1" for hierarchy "MUX_1X2_16BIT:m1|MUX_1X2_4BIT:M1|MUX_2_1:M1" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/MUX_2X1_4BIT.vhdl Line: 20
Info (12128): Elaborating entity "INVERTER" for hierarchy "MUX_1X2_16BIT:m1|MUX_1X2_4BIT:M1|MUX_2_1:M1|INVERTER:NOT1" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/MUX2to1.vhd Line: 15
Info (12128): Elaborating entity "AND_2" for hierarchy "MUX_1X2_16BIT:m1|MUX_1X2_4BIT:M1|MUX_2_1:M1|AND_2:AND1" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/MUX2to1.vhd Line: 16
Info (12128): Elaborating entity "MUX_4x1_16BIT" for hierarchy "MUX_4x1_16BIT:m2" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl Line: 156
Info (12128): Elaborating entity "MUX_4X1_4BIT" for hierarchy "MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M1" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/MUX_4X1_16BIT.vhdl Line: 21
Info (12128): Elaborating entity "MUX_4_1" for hierarchy "MUX_4x1_16BIT:m2|MUX_4X1_4BIT:M1|MUX_4_1:M1" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/MUX_4X1_4BIT.vhdl Line: 20
Info (12128): Elaborating entity "MUX_4x1_3BIT" for hierarchy "MUX_4x1_3BIT:m4" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl Line: 158
Info (12128): Elaborating entity "MUX_8X1_16BIT" for hierarchy "MUX_8X1_16BIT:m8" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl Line: 162
Info (12128): Elaborating entity "MUX_8X1_4BIT" for hierarchy "MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/MUX_8X1_16BIT.vhdl Line: 27
Info (12128): Elaborating entity "MUX8to1" for hierarchy "MUX_8X1_16BIT:m8|MUX_8X1_4BIT:M1|MUX8to1:M1" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/MUX_8X1_4BIT.vhdl Line: 26
Info (12128): Elaborating entity "DEMUX_1X2_16BIT" for hierarchy "DEMUX_1X2_16BIT:demux" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl Line: 164
Info (12128): Elaborating entity "DEMUX_1X2_4BIT" for hierarchy "DEMUX_1X2_16BIT:demux|DEMUX_1X2_4BIT:M1" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/DEMUX_1X2_16BIT.vhdl Line: 21
Info (12128): Elaborating entity "DEMUX1to2" for hierarchy "DEMUX_1X2_16BIT:demux|DEMUX_1X2_4BIT:M1|DEMUX1to2:M1" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/DEMUX_1X2_4BIT.vhdl Line: 20
Warning (113028): 65535 out of 131072 addresses are uninitialized. The Quartus Prime software will initialize them to "0". There are 1 warnings found, and 1 warnings are reported. File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/main.ram0_memory_e411fb78.hdl.mif Line: 1
    Warning (113027): Addresses ranging from 65537 to 131071 are not initialized File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/main.ram0_memory_e411fb78.hdl.mif Line: 1
Warning (276027): Inferred dual-clock RAM node "memory:memory_main|memory_storage_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "memory:memory_main|memory_storage_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 17
        Info (286033): Parameter NUMWORDS_A set to 65537
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 17
        Info (286033): Parameter NUMWORDS_B set to 65537
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/main.ram0_memory_e411fb78.hdl.mif
Info (12130): Elaborated megafunction instantiation "memory:memory_main|altsyncram:memory_storage_rtl_0"
Info (12133): Instantiated megafunction "memory:memory_main|altsyncram:memory_storage_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "17"
    Info (12134): Parameter "NUMWORDS_A" = "65537"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "17"
    Info (12134): Parameter "NUMWORDS_B" = "65537"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/main.ram0_memory_e411fb78.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_joh1.tdf
    Info (12023): Found entity 1: altsyncram_joh1 File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_j7a.tdf
    Info (12023): Found entity 1: decode_j7a File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/decode_j7a.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_i3b.tdf
    Info (12023): Found entity 1: mux_i3b File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/mux_i3b.tdf Line: 23
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a128" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 4144
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a129" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 4176
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a130" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 4208
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a131" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 4240
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a132" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 4272
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a133" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 4304
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a134" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 4336
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a135" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 4368
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a136" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 4400
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a137" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 4432
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a138" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 4464
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a139" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 4496
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a140" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 4528
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a141" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 4560
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a142" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 4592
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a143" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 4624
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a0" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 48
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a1" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 80
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a2" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 112
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a3" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 144
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a4" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 176
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a5" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 208
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a6" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 240
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a7" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 272
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a8" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 304
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a9" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 336
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a10" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 368
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a11" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 400
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a12" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 432
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a13" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 464
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a14" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 496
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a15" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 528
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a16" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 560
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a17" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 592
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a18" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 624
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a19" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 656
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a20" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 688
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a21" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 720
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a22" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 752
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a23" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 784
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a24" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 816
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a25" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 848
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a26" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 880
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a27" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 912
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a28" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 944
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a29" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 976
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a30" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 1008
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a31" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 1040
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a32" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 1072
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a33" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 1104
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a34" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 1136
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a35" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 1168
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a36" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 1200
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a37" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 1232
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a38" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 1264
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a39" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 1296
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a40" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 1328
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a41" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 1360
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a42" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 1392
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a43" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 1424
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a44" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 1456
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a45" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 1488
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a46" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 1520
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a47" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 1552
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a48" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 1584
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a49" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 1616
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a50" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 1648
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a51" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 1680
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a52" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 1712
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a53" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 1744
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a54" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 1776
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a55" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 1808
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a56" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 1840
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a57" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 1872
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a58" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 1904
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a59" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 1936
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a60" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 1968
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a61" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 2000
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a62" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 2032
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a63" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 2064
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a64" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 2096
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a65" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 2128
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a66" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 2160
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a67" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 2192
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a68" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 2224
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a69" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 2256
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a70" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 2288
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a71" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 2320
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a72" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 2352
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a73" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 2384
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a74" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 2416
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a75" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 2448
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a76" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 2480
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a77" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 2512
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a78" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 2544
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a79" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 2576
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a80" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 2608
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a81" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 2640
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a82" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 2672
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a83" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 2704
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a84" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 2736
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a85" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 2768
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a86" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 2800
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a87" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 2832
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a88" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 2864
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a89" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 2896
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a90" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 2928
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a91" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 2960
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a92" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 2992
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a93" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 3024
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a94" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 3056
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a95" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 3088
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a96" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 3120
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a97" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 3152
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a98" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 3184
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a99" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 3216
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a100" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 3248
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a101" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 3280
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a102" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 3312
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a103" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 3344
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a104" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 3376
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a105" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 3408
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a106" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 3440
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a107" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 3472
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a108" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 3504
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a109" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 3536
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a110" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 3568
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a111" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 3600
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a112" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 3632
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a113" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 3664
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a114" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 3696
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a115" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 3728
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a116" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 3760
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a117" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 3792
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a118" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 3824
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a119" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 3856
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a120" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 3888
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a121" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 3920
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a122" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 3952
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a123" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 3984
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a124" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 4016
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a125" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 4048
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a126" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 4080
        Warning (14320): Synthesized away node "memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_joh1:auto_generated|ram_block1a127" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_joh1.tdf Line: 4112
Info (17049): 249 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "clock" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl Line: 14
    Warning (15610): No output dependent on input pin "reset" File: C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl Line: 14
Info (21057): Implemented 2 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 0 output pins
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 187 warnings
    Info: Peak virtual memory: 4843 megabytes
    Info: Processing ended: Sun Nov 27 13:49:53 2022
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:27


