-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.3
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity StreamingMatrixVecto is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC;
    in_V_V_dout : IN STD_LOGIC_VECTOR (0 downto 0);
    in_V_V_empty_n : IN STD_LOGIC;
    in_V_V_read : OUT STD_LOGIC;
    out_V_V_din : OUT STD_LOGIC_VECTOR (63 downto 0);
    out_V_V_full_n : IN STD_LOGIC;
    out_V_V_write : OUT STD_LOGIC;
    weightMem_0_V_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    weightMem_0_V_ce0 : OUT STD_LOGIC;
    weightMem_0_V_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    weightMem_1_V_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    weightMem_1_V_ce0 : OUT STD_LOGIC;
    weightMem_1_V_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    weightMem_2_V_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    weightMem_2_V_ce0 : OUT STD_LOGIC;
    weightMem_2_V_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    weightMem_3_V_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    weightMem_3_V_ce0 : OUT STD_LOGIC;
    weightMem_3_V_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    means_in8_V_0 : IN STD_LOGIC_VECTOR (23 downto 0);
    means_in8_V_1 : IN STD_LOGIC_VECTOR (23 downto 0) );
end;


architecture behav of StreamingMatrixVecto is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (5 downto 0) := "000010";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (5 downto 0) := "000100";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (5 downto 0) := "001000";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (5 downto 0) := "010000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv14_0 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv14_2000 : STD_LOGIC_VECTOR (13 downto 0) := "10000000000000";
    constant ap_const_lv14_1 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000001";
    constant ap_const_lv12_200 : STD_LOGIC_VECTOR (11 downto 0) := "001000000000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_200 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001000000000";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";

    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal internal_ap_ready : STD_LOGIC;
    signal in_V_V_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal exitcond_reg_1341 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_reg_1350 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal out_V_V_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal exitcond_reg_1341_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_13_reg_1408 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_13_reg_1408_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal nf_reg_348 : STD_LOGIC_VECTOR (31 downto 0);
    signal i5_reg_360 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_fu_404_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal in_idx_1_fu_410_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal exitcond_fu_424_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state3_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter3 : BOOLEAN;
    signal ap_predicate_op291_write_state15 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal exitcond_reg_1341_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_reg_1341_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal i_fu_430_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal i_reg_1345 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_7_fu_439_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal inputBuf_V_addr_reg_1354 : STD_LOGIC_VECTOR (9 downto 0);
    signal inputBuf_V_addr_2_reg_1360 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_10_fu_471_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_10_reg_1366 : STD_LOGIC_VECTOR (31 downto 0);
    signal sf_2_fu_480_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sf_2_reg_1371 : STD_LOGIC_VECTOR (31 downto 0);
    signal inputBuf_V_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal inputBuf_V_load_reg_1377 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op76_read_state4 : BOOLEAN;
    signal ap_block_state4_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_state7_pp0_stage1_iter1 : BOOLEAN;
    signal ap_block_state10_pp0_stage1_iter2 : BOOLEAN;
    signal ap_block_state13_pp0_stage1_iter3 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal tmp_V_reg_1382 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_13_fu_493_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_13_reg_1408_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_13_reg_1408_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal nf_2_fu_502_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal weightMem_0_V_load_reg_1417 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op101_read_state5 : BOOLEAN;
    signal ap_block_state5_pp0_stage2_iter0 : BOOLEAN;
    signal ap_block_state8_pp0_stage2_iter1 : BOOLEAN;
    signal ap_block_state11_pp0_stage2_iter2 : BOOLEAN;
    signal ap_block_state14_pp0_stage2_iter3 : BOOLEAN;
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal weightMem_1_V_load_reg_1423 : STD_LOGIC_VECTOR (0 downto 0);
    signal weightMem_2_V_load_reg_1429 : STD_LOGIC_VECTOR (0 downto 0);
    signal weightMem_3_V_load_reg_1435 : STD_LOGIC_VECTOR (0 downto 0);
    signal inputBuf_V_load_1_reg_1441 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_V_20_reg_1446 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_nf_1_fu_514_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_nf_1_reg_1452 : STD_LOGIC_VECTOR (31 downto 0);
    signal agg_result_V_i_fu_541_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal agg_result_V_i_reg_1457 : STD_LOGIC_VECTOR (1 downto 0);
    signal agg_result_V_i3_fu_560_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal agg_result_V_i3_reg_1462 : STD_LOGIC_VECTOR (1 downto 0);
    signal agg_result_V_i6_fu_579_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal agg_result_V_i6_reg_1467 : STD_LOGIC_VECTOR (1 downto 0);
    signal agg_result_V_i9_fu_598_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal agg_result_V_i9_reg_1472 : STD_LOGIC_VECTOR (1 downto 0);
    signal agg_result_V_i1_fu_623_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal agg_result_V_i1_reg_1477 : STD_LOGIC_VECTOR (1 downto 0);
    signal agg_result_V_i2_fu_642_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal agg_result_V_i2_reg_1482 : STD_LOGIC_VECTOR (1 downto 0);
    signal agg_result_V_i4_fu_661_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal agg_result_V_i4_reg_1487 : STD_LOGIC_VECTOR (1 downto 0);
    signal agg_result_V_i5_fu_680_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal agg_result_V_i5_reg_1492 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_12_fu_689_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_12_reg_1497 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_73_0_1_fu_699_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_73_0_1_reg_1502 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_73_0_2_fu_709_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_73_0_2_reg_1507 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_73_0_3_fu_719_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_73_0_3_reg_1512 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_73_1_fu_729_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_73_1_reg_1517 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_73_1_1_fu_739_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_73_1_1_reg_1522 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_73_1_2_fu_749_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_73_1_2_reg_1527 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_73_1_3_fu_759_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_73_1_3_reg_1532 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_14_fu_773_p1 : STD_LOGIC_VECTOR (39 downto 0);
    signal tmp_14_reg_1542 : STD_LOGIC_VECTOR (39 downto 0);
    signal tmp_76_1_fu_793_p1 : STD_LOGIC_VECTOR (39 downto 0);
    signal tmp_76_1_reg_1570 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_fu_1223_p2 : STD_LOGIC_VECTOR (39 downto 0);
    signal r_V_3_reg_1583 : STD_LOGIC_VECTOR (39 downto 0);
    signal tmp_1227_fu_800_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1227_reg_1589 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1230_p2 : STD_LOGIC_VECTOR (39 downto 0);
    signal r_V_3_0_1_reg_1594 : STD_LOGIC_VECTOR (39 downto 0);
    signal tmp_1229_fu_803_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1229_reg_1600 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1237_p2 : STD_LOGIC_VECTOR (39 downto 0);
    signal r_V_3_0_2_reg_1605 : STD_LOGIC_VECTOR (39 downto 0);
    signal tmp_1231_fu_806_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1231_reg_1611 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_16_fu_815_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_reg_1626 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_fu_820_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1_reg_1631 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_2_fu_829_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_2_reg_1637 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_78_0_1_fu_835_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_78_0_1_reg_1642 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_fu_840_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_19_reg_1647 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_20_fu_849_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_20_reg_1653 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_78_0_2_fu_855_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_78_0_2_reg_1658 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1244_p2 : STD_LOGIC_VECTOR (39 downto 0);
    signal r_V_3_0_3_reg_1663 : STD_LOGIC_VECTOR (39 downto 0);
    signal tmp_1233_fu_860_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1233_reg_1669 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1250_p2 : STD_LOGIC_VECTOR (39 downto 0);
    signal r_V_3_1_reg_1674 : STD_LOGIC_VECTOR (39 downto 0);
    signal tmp_1235_fu_863_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1235_reg_1679 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1257_p2 : STD_LOGIC_VECTOR (39 downto 0);
    signal r_V_3_1_1_reg_1684 : STD_LOGIC_VECTOR (39 downto 0);
    signal tmp_1237_fu_866_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1237_reg_1689 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_26_fu_883_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_26_reg_1694 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_27_fu_892_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_27_reg_1700 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_78_0_3_fu_898_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_78_0_3_reg_1705 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_31_fu_903_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_31_reg_1710 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_32_fu_912_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_32_reg_1716 : STD_LOGIC_VECTOR (15 downto 0);
    signal ret_V_6_1_fu_942_p2 : STD_LOGIC_VECTOR (39 downto 0);
    attribute use_dsp48 : string;
    attribute use_dsp48 of ret_V_6_1_fu_942_p2 : signal is "no";
    signal ret_V_6_1_reg_1721 : STD_LOGIC_VECTOR (39 downto 0);
    signal tmp_78_1_fu_947_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_78_1_reg_1726 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_37_reg_1731 : STD_LOGIC_VECTOR (15 downto 0);
    signal ret_V_6_1_1_fu_986_p2 : STD_LOGIC_VECTOR (39 downto 0);
    attribute use_dsp48 of ret_V_6_1_1_fu_986_p2 : signal is "no";
    signal ret_V_6_1_1_reg_1738 : STD_LOGIC_VECTOR (39 downto 0);
    signal tmp_78_1_1_fu_991_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_78_1_1_reg_1743 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_43_reg_1748 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1264_p2 : STD_LOGIC_VECTOR (39 downto 0);
    signal r_V_3_1_2_reg_1755 : STD_LOGIC_VECTOR (39 downto 0);
    signal tmp_1239_fu_1006_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1239_reg_1760 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1270_p2 : STD_LOGIC_VECTOR (39 downto 0);
    signal r_V_3_1_3_reg_1765 : STD_LOGIC_VECTOR (39 downto 0);
    signal tmp_1241_fu_1009_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1241_reg_1770 : STD_LOGIC_VECTOR (7 downto 0);
    signal accResidual_0_V_fu_1044_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal accResidual_0_V_reg_1775 : STD_LOGIC_VECTOR (15 downto 0);
    signal accResidual_1_V_fu_1069_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal accResidual_1_V_reg_1780 : STD_LOGIC_VECTOR (15 downto 0);
    signal ret_V_6_1_2_fu_1100_p2 : STD_LOGIC_VECTOR (39 downto 0);
    attribute use_dsp48 of ret_V_6_1_2_fu_1100_p2 : signal is "no";
    signal ret_V_6_1_2_reg_1785 : STD_LOGIC_VECTOR (39 downto 0);
    signal tmp_78_1_2_fu_1105_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_78_1_2_reg_1790 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_reg_1795 : STD_LOGIC_VECTOR (15 downto 0);
    signal ret_V_6_1_3_fu_1144_p2 : STD_LOGIC_VECTOR (39 downto 0);
    attribute use_dsp48 of ret_V_6_1_3_fu_1144_p2 : signal is "no";
    signal ret_V_6_1_3_reg_1802 : STD_LOGIC_VECTOR (39 downto 0);
    signal tmp_78_1_3_fu_1149_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_78_1_3_reg_1807 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_55_reg_1812 : STD_LOGIC_VECTOR (15 downto 0);
    signal accResidual_2_V_fu_1182_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal accResidual_2_V_reg_1819 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_59_fu_1207_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_59_reg_1824 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state3 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal inputBuf_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inputBuf_V_ce0 : STD_LOGIC;
    signal inputBuf_V_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal inputBuf_V_ce1 : STD_LOGIC;
    signal inputBuf_V_we1 : STD_LOGIC;
    signal inputBuf_V_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal accPopCount_0_V_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal accPopCount_0_V_ce0 : STD_LOGIC;
    signal accPopCount_0_V_we0 : STD_LOGIC;
    signal accPopCount_0_V_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal accPopCount_0_V_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal accPopCount_0_V_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal accPopCount_0_V_ce1 : STD_LOGIC;
    signal accPopCount_0_V_we1 : STD_LOGIC;
    signal accPopCount_0_V_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal accPopCount_0_V_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal accPopCount_1_V_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal accPopCount_1_V_ce0 : STD_LOGIC;
    signal accPopCount_1_V_we0 : STD_LOGIC;
    signal accPopCount_1_V_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal accPopCount_1_V_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal accPopCount_1_V_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal accPopCount_1_V_ce1 : STD_LOGIC;
    signal accPopCount_1_V_we1 : STD_LOGIC;
    signal accPopCount_1_V_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal accPopCount_1_V_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal accPopCount_2_V_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal accPopCount_2_V_ce0 : STD_LOGIC;
    signal accPopCount_2_V_we0 : STD_LOGIC;
    signal accPopCount_2_V_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal accPopCount_2_V_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal accPopCount_2_V_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal accPopCount_2_V_ce1 : STD_LOGIC;
    signal accPopCount_2_V_we1 : STD_LOGIC;
    signal accPopCount_2_V_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal accPopCount_2_V_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal accPopCount_3_V_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal accPopCount_3_V_ce0 : STD_LOGIC;
    signal accPopCount_3_V_we0 : STD_LOGIC;
    signal accPopCount_3_V_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal accPopCount_3_V_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal accPopCount_3_V_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal accPopCount_3_V_ce1 : STD_LOGIC;
    signal accPopCount_3_V_we1 : STD_LOGIC;
    signal accPopCount_3_V_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal accPopCount_3_V_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal in_idx_reg_337 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal ap_phi_mux_nf_phi_fu_352_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_i5_phi_fu_364_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter0_nf_1_reg_371 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_rhs_V_reg_381 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_rhs_V_reg_381 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_rhs_V_s_phi_fu_393_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_rhs_V_s_reg_390 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_rhs_V_s_reg_390 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_fu_416_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_8_fu_445_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_36_cast_fu_460_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_11_fu_486_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal sf_fu_118 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1224_fu_450_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_36_fu_454_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_1225_fu_465_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_18_fu_508_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp1_fu_522_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_s_fu_528_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_fu_533_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_Result_1_fu_547_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i2_fu_552_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_Result_2_fu_566_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i5_fu_571_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_Result_3_fu_585_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i8_fu_590_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp5_fu_604_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_4_fu_610_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i1_fu_615_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_Result_5_fu_629_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i3_fu_634_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_Result_6_fu_648_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i4_fu_653_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_Result_7_fu_667_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i6_fu_672_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal agg_result_V_i_cast_fu_686_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal agg_result_V_i3_cast_fu_696_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal agg_result_V_i6_cast_fu_706_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal agg_result_V_i9_cast_fu_716_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal agg_result_V_i12_cas_fu_726_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal agg_result_V_i15_cas_fu_736_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal agg_result_V_i18_cas_fu_746_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal agg_result_V_i21_cas_fu_756_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1226_fu_869_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_42_fu_918_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_47_fu_923_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal lhs_V_2_1_fu_930_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal lhs_V_2_1_cast_fu_938_p1 : STD_LOGIC_VECTOR (39 downto 0);
    signal tmp_1228_fu_876_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_52_fu_962_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_54_fu_967_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal lhs_V_2_1_1_fu_974_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal lhs_V_2_1_1_cast_fu_982_p1 : STD_LOGIC_VECTOR (39 downto 0);
    signal tmp_38_fu_1033_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1234_fu_1026_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_39_fu_1038_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_44_fu_1058_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1236_fu_1051_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_45_fu_1063_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1230_fu_1012_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_fu_1076_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_62_fu_1081_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal lhs_V_2_1_2_fu_1088_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal lhs_V_2_1_2_cast_fu_1096_p1 : STD_LOGIC_VECTOR (39 downto 0);
    signal tmp_1232_fu_1019_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_64_fu_1120_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_66_fu_1125_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal lhs_V_2_1_3_fu_1132_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal lhs_V_2_1_3_cast_fu_1140_p1 : STD_LOGIC_VECTOR (39 downto 0);
    signal tmp_50_fu_1171_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1238_fu_1164_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_51_fu_1176_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_56_fu_1196_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1240_fu_1189_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_57_fu_1201_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1223_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_1230_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_1237_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_1244_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_1250_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_1257_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_1264_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_1270_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_1223_ce : STD_LOGIC;
    signal grp_fu_1230_ce : STD_LOGIC;
    signal grp_fu_1237_ce : STD_LOGIC;
    signal grp_fu_1244_ce : STD_LOGIC;
    signal grp_fu_1250_ce : STD_LOGIC;
    signal grp_fu_1257_ce : STD_LOGIC;
    signal grp_fu_1264_ce : STD_LOGIC;
    signal grp_fu_1270_ce : STD_LOGIC;
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_993 : BOOLEAN;
    signal ap_condition_262 : BOOLEAN;

    component BlackBoxJam_mul_mul_24s_16s_40_3_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (23 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (39 downto 0) );
    end component;


    component StreamingMatrixVecto_inputBuf_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        address1 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component StreamingMatrixVecto_accPopCount_0_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (0 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address1 : IN STD_LOGIC_VECTOR (0 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (15 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;



begin
    inputBuf_V_U : component StreamingMatrixVecto_inputBuf_V
    generic map (
        DataWidth => 1,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inputBuf_V_address0,
        ce0 => inputBuf_V_ce0,
        q0 => inputBuf_V_q0,
        address1 => inputBuf_V_address1,
        ce1 => inputBuf_V_ce1,
        we1 => inputBuf_V_we1,
        d1 => inputBuf_V_d1);

    accPopCount_0_V_U : component StreamingMatrixVecto_accPopCount_0_V
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => accPopCount_0_V_address0,
        ce0 => accPopCount_0_V_ce0,
        we0 => accPopCount_0_V_we0,
        d0 => accPopCount_0_V_d0,
        q0 => accPopCount_0_V_q0,
        address1 => accPopCount_0_V_address1,
        ce1 => accPopCount_0_V_ce1,
        we1 => accPopCount_0_V_we1,
        d1 => accPopCount_0_V_d1,
        q1 => accPopCount_0_V_q1);

    accPopCount_1_V_U : component StreamingMatrixVecto_accPopCount_0_V
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => accPopCount_1_V_address0,
        ce0 => accPopCount_1_V_ce0,
        we0 => accPopCount_1_V_we0,
        d0 => accPopCount_1_V_d0,
        q0 => accPopCount_1_V_q0,
        address1 => accPopCount_1_V_address1,
        ce1 => accPopCount_1_V_ce1,
        we1 => accPopCount_1_V_we1,
        d1 => accPopCount_1_V_d1,
        q1 => accPopCount_1_V_q1);

    accPopCount_2_V_U : component StreamingMatrixVecto_accPopCount_0_V
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => accPopCount_2_V_address0,
        ce0 => accPopCount_2_V_ce0,
        we0 => accPopCount_2_V_we0,
        d0 => accPopCount_2_V_d0,
        q0 => accPopCount_2_V_q0,
        address1 => accPopCount_2_V_address1,
        ce1 => accPopCount_2_V_ce1,
        we1 => accPopCount_2_V_we1,
        d1 => accPopCount_2_V_d1,
        q1 => accPopCount_2_V_q1);

    accPopCount_3_V_U : component StreamingMatrixVecto_accPopCount_0_V
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => accPopCount_3_V_address0,
        ce0 => accPopCount_3_V_ce0,
        we0 => accPopCount_3_V_we0,
        d0 => accPopCount_3_V_d0,
        q0 => accPopCount_3_V_q0,
        address1 => accPopCount_3_V_address1,
        ce1 => accPopCount_3_V_ce1,
        we1 => accPopCount_3_V_we1,
        d1 => accPopCount_3_V_d1,
        q1 => accPopCount_3_V_q1);

    BlackBoxJam_mul_mul_24s_16s_40_3_1_U626 : component BlackBoxJam_mul_mul_24s_16s_40_3_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 24,
        din1_WIDTH => 16,
        dout_WIDTH => 40)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1223_p0,
        din1 => tmp_12_reg_1497,
        ce => grp_fu_1223_ce,
        dout => grp_fu_1223_p2);

    BlackBoxJam_mul_mul_24s_16s_40_3_1_U627 : component BlackBoxJam_mul_mul_24s_16s_40_3_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 24,
        din1_WIDTH => 16,
        dout_WIDTH => 40)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1230_p0,
        din1 => tmp_73_0_1_reg_1502,
        ce => grp_fu_1230_ce,
        dout => grp_fu_1230_p2);

    BlackBoxJam_mul_mul_24s_16s_40_3_1_U628 : component BlackBoxJam_mul_mul_24s_16s_40_3_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 24,
        din1_WIDTH => 16,
        dout_WIDTH => 40)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1237_p0,
        din1 => tmp_73_0_2_reg_1507,
        ce => grp_fu_1237_ce,
        dout => grp_fu_1237_p2);

    BlackBoxJam_mul_mul_24s_16s_40_3_1_U629 : component BlackBoxJam_mul_mul_24s_16s_40_3_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 24,
        din1_WIDTH => 16,
        dout_WIDTH => 40)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1244_p0,
        din1 => tmp_73_0_3_reg_1512,
        ce => grp_fu_1244_ce,
        dout => grp_fu_1244_p2);

    BlackBoxJam_mul_mul_24s_16s_40_3_1_U630 : component BlackBoxJam_mul_mul_24s_16s_40_3_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 24,
        din1_WIDTH => 16,
        dout_WIDTH => 40)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1250_p0,
        din1 => tmp_73_1_reg_1517,
        ce => grp_fu_1250_ce,
        dout => grp_fu_1250_p2);

    BlackBoxJam_mul_mul_24s_16s_40_3_1_U631 : component BlackBoxJam_mul_mul_24s_16s_40_3_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 24,
        din1_WIDTH => 16,
        dout_WIDTH => 40)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1257_p0,
        din1 => tmp_73_1_1_reg_1522,
        ce => grp_fu_1257_ce,
        dout => grp_fu_1257_p2);

    BlackBoxJam_mul_mul_24s_16s_40_3_1_U632 : component BlackBoxJam_mul_mul_24s_16s_40_3_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 24,
        din1_WIDTH => 16,
        dout_WIDTH => 40)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1264_p0,
        din1 => tmp_73_1_2_reg_1527,
        ce => grp_fu_1264_ce,
        dout => grp_fu_1264_p2);

    BlackBoxJam_mul_mul_24s_16s_40_3_1_U633 : component BlackBoxJam_mul_mul_24s_16s_40_3_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 24,
        din1_WIDTH => 16,
        dout_WIDTH => 40)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1270_p0,
        din1 => tmp_73_1_3_reg_1532,
        ce => grp_fu_1270_ce,
        dout => grp_fu_1270_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((tmp_fu_404_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                elsif (((tmp_fu_404_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((internal_ap_ready = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter0_nf_1_reg_371_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_993)) then
                if ((tmp_13_fu_493_p2 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_nf_1_reg_371 <= nf_reg_348;
                elsif ((tmp_13_fu_493_p2 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_nf_1_reg_371 <= nf_2_fu_502_p2;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_rhs_V_reg_381_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_262)) then
                if (((tmp_7_reg_1350 = ap_const_lv1_0) and (exitcond_reg_1341 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_rhs_V_reg_381 <= inputBuf_V_load_reg_1377;
                elsif (((tmp_7_reg_1350 = ap_const_lv1_1) and (exitcond_reg_1341 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_rhs_V_reg_381 <= tmp_V_reg_1382;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_rhs_V_reg_381 <= ap_phi_reg_pp0_iter0_rhs_V_reg_381;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_rhs_V_s_reg_390_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_262)) then
                if (((tmp_7_reg_1350 = ap_const_lv1_1) and (exitcond_reg_1341 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_rhs_V_s_reg_390 <= in_V_V_dout;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_rhs_V_s_reg_390 <= ap_phi_reg_pp0_iter0_rhs_V_s_reg_390;
                end if;
            end if; 
        end if;
    end process;

    i5_reg_360_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_fu_404_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                i5_reg_360 <= ap_const_lv14_0;
            elsif (((exitcond_reg_1341 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                i5_reg_360 <= i_reg_1345;
            end if; 
        end if;
    end process;

    in_idx_reg_337_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_fu_404_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                in_idx_reg_337 <= in_idx_1_fu_410_p2;
            elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                in_idx_reg_337 <= ap_const_lv2_0;
            end if; 
        end if;
    end process;

    nf_reg_348_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_fu_404_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                nf_reg_348 <= ap_const_lv32_0;
            elsif (((exitcond_reg_1341 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                nf_reg_348 <= p_nf_1_reg_1452;
            end if; 
        end if;
    end process;

    sf_fu_118_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_13_fu_493_p2 = ap_const_lv1_0) and (exitcond_reg_1341 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                sf_fu_118 <= sf_2_reg_1371;
            elsif ((((tmp_13_fu_493_p2 = ap_const_lv1_1) and (exitcond_reg_1341 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((tmp_fu_404_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
                sf_fu_118 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_13_reg_1408_pp0_iter2_reg = ap_const_lv1_1) and (exitcond_reg_1341_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                accResidual_0_V_reg_1775 <= accResidual_0_V_fu_1044_p3;
                accResidual_1_V_reg_1780 <= accResidual_1_V_fu_1069_p3;
                ret_V_6_1_2_reg_1785 <= ret_V_6_1_2_fu_1100_p2;
                ret_V_6_1_3_reg_1802 <= ret_V_6_1_3_fu_1144_p2;
                tmp_49_reg_1795 <= ret_V_6_1_2_fu_1100_p2(23 downto 8);
                tmp_55_reg_1812 <= ret_V_6_1_3_fu_1144_p2(23 downto 8);
                tmp_78_1_2_reg_1790 <= tmp_78_1_2_fu_1105_p2;
                tmp_78_1_3_reg_1807 <= tmp_78_1_3_fu_1149_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_13_reg_1408_pp0_iter3_reg = ap_const_lv1_1) and (exitcond_reg_1341_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                accResidual_2_V_reg_1819 <= accResidual_2_V_fu_1182_p3;
                tmp_59_reg_1824 <= tmp_59_fu_1207_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                    agg_result_V_i1_reg_1477(1) <= agg_result_V_i1_fu_623_p2(1);
                    agg_result_V_i2_reg_1482(1) <= agg_result_V_i2_fu_642_p2(1);
                    agg_result_V_i3_reg_1462(1) <= agg_result_V_i3_fu_560_p2(1);
                    agg_result_V_i4_reg_1487(1) <= agg_result_V_i4_fu_661_p2(1);
                    agg_result_V_i5_reg_1492(1) <= agg_result_V_i5_fu_680_p2(1);
                    agg_result_V_i6_reg_1467(1) <= agg_result_V_i6_fu_579_p2(1);
                    agg_result_V_i9_reg_1472(1) <= agg_result_V_i9_fu_598_p2(1);
                    agg_result_V_i_reg_1457(1) <= agg_result_V_i_fu_541_p2(1);
                exitcond_reg_1341 <= exitcond_fu_424_p2;
                exitcond_reg_1341_pp0_iter1_reg <= exitcond_reg_1341;
                exitcond_reg_1341_pp0_iter2_reg <= exitcond_reg_1341_pp0_iter1_reg;
                exitcond_reg_1341_pp0_iter3_reg <= exitcond_reg_1341_pp0_iter2_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                i_reg_1345 <= i_fu_430_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_fu_424_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                inputBuf_V_addr_2_reg_1360 <= tmp_36_cast_fu_460_p1(10 - 1 downto 0);
                inputBuf_V_addr_reg_1354 <= tmp_8_fu_445_p1(10 - 1 downto 0);
                sf_2_reg_1371 <= sf_2_fu_480_p2;
                tmp_10_reg_1366 <= tmp_10_fu_471_p2;
                tmp_7_reg_1350 <= tmp_7_fu_439_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_7_reg_1350 = ap_const_lv1_0) and (exitcond_reg_1341 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                inputBuf_V_load_1_reg_1441 <= inputBuf_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_7_reg_1350 = ap_const_lv1_0) and (exitcond_reg_1341 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                inputBuf_V_load_reg_1377 <= inputBuf_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_reg_1341 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                p_nf_1_reg_1452 <= p_nf_1_fu_514_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_13_reg_1408_pp0_iter1_reg = ap_const_lv1_1) and (exitcond_reg_1341_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                r_V_3_0_1_reg_1594 <= grp_fu_1230_p2;
                r_V_3_0_2_reg_1605 <= grp_fu_1237_p2;
                r_V_3_reg_1583 <= grp_fu_1223_p2;
                tmp_1227_reg_1589 <= tmp_1227_fu_800_p1;
                tmp_1229_reg_1600 <= tmp_1229_fu_803_p1;
                tmp_1231_reg_1611 <= tmp_1231_fu_806_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_13_reg_1408_pp0_iter2_reg = ap_const_lv1_1) and (exitcond_reg_1341_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                r_V_3_0_3_reg_1663 <= grp_fu_1244_p2;
                r_V_3_1_1_reg_1684 <= grp_fu_1257_p2;
                r_V_3_1_reg_1674 <= grp_fu_1250_p2;
                tmp_1233_reg_1669 <= tmp_1233_fu_860_p1;
                tmp_1235_reg_1679 <= tmp_1235_fu_863_p1;
                tmp_1237_reg_1689 <= tmp_1237_fu_866_p1;
                tmp_16_reg_1626 <= tmp_16_fu_815_p2;
                tmp_19_reg_1647 <= r_V_3_0_1_reg_1594(23 downto 8);
                tmp_1_reg_1631 <= r_V_3_reg_1583(23 downto 8);
                tmp_20_reg_1653 <= tmp_20_fu_849_p2;
                tmp_2_reg_1637 <= tmp_2_fu_829_p2;
                tmp_78_0_1_reg_1642 <= tmp_78_0_1_fu_835_p2;
                tmp_78_0_2_reg_1658 <= tmp_78_0_2_fu_855_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_13_reg_1408_pp0_iter2_reg = ap_const_lv1_1) and (exitcond_reg_1341_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                r_V_3_1_2_reg_1755 <= grp_fu_1264_p2;
                r_V_3_1_3_reg_1765 <= grp_fu_1270_p2;
                ret_V_6_1_1_reg_1738 <= ret_V_6_1_1_fu_986_p2;
                ret_V_6_1_reg_1721 <= ret_V_6_1_fu_942_p2;
                tmp_1239_reg_1760 <= tmp_1239_fu_1006_p1;
                tmp_1241_reg_1770 <= tmp_1241_fu_1009_p1;
                tmp_26_reg_1694 <= r_V_3_0_2_reg_1605(23 downto 8);
                tmp_31_reg_1710 <= r_V_3_0_3_reg_1663(23 downto 8);
                tmp_32_reg_1716 <= tmp_32_fu_912_p2;
                tmp_37_reg_1731 <= ret_V_6_1_fu_942_p2(23 downto 8);
                tmp_43_reg_1748 <= ret_V_6_1_1_fu_986_p2(23 downto 8);
                tmp_78_0_3_reg_1705 <= tmp_78_0_3_fu_898_p2;
                tmp_78_1_1_reg_1743 <= tmp_78_1_1_fu_991_p2;
                tmp_78_1_reg_1726 <= tmp_78_1_fu_947_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                tmp_12_reg_1497 <= tmp_12_fu_689_p2;
                tmp_13_reg_1408_pp0_iter1_reg <= tmp_13_reg_1408;
                tmp_13_reg_1408_pp0_iter2_reg <= tmp_13_reg_1408_pp0_iter1_reg;
                tmp_13_reg_1408_pp0_iter3_reg <= tmp_13_reg_1408_pp0_iter2_reg;
                tmp_73_0_1_reg_1502 <= tmp_73_0_1_fu_699_p2;
                tmp_73_0_2_reg_1507 <= tmp_73_0_2_fu_709_p2;
                tmp_73_0_3_reg_1512 <= tmp_73_0_3_fu_719_p2;
                tmp_73_1_1_reg_1522 <= tmp_73_1_1_fu_739_p2;
                tmp_73_1_2_reg_1527 <= tmp_73_1_2_fu_749_p2;
                tmp_73_1_3_reg_1532 <= tmp_73_1_3_fu_759_p2;
                tmp_73_1_reg_1517 <= tmp_73_1_fu_729_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_reg_1341 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                tmp_13_reg_1408 <= tmp_13_fu_493_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_13_reg_1408_pp0_iter1_reg = ap_const_lv1_1) and (exitcond_reg_1341_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                tmp_14_reg_1542 <= tmp_14_fu_773_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_13_reg_1408_pp0_iter2_reg = ap_const_lv1_1) and (tmp_78_0_2_reg_1658 = ap_const_lv1_0) and (exitcond_reg_1341_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_27_reg_1700 <= tmp_27_fu_892_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_13_reg_1408_pp0_iter1_reg = ap_const_lv1_1) and (exitcond_reg_1341_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_76_1_reg_1570 <= tmp_76_1_fu_793_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_predicate_op101_read_state5 = ap_const_boolean_1))) then
                tmp_V_20_reg_1446 <= in_V_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_predicate_op76_read_state4 = ap_const_boolean_1))) then
                tmp_V_reg_1382 <= in_V_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_reg_1341 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                weightMem_0_V_load_reg_1417 <= weightMem_0_V_q0;
                weightMem_1_V_load_reg_1423 <= weightMem_1_V_q0;
                weightMem_2_V_load_reg_1429 <= weightMem_2_V_q0;
                weightMem_3_V_load_reg_1435 <= weightMem_3_V_q0;
            end if;
        end if;
    end process;
    agg_result_V_i_reg_1457(0) <= '1';
    agg_result_V_i3_reg_1462(0) <= '1';
    agg_result_V_i6_reg_1467(0) <= '1';
    agg_result_V_i9_reg_1472(0) <= '1';
    agg_result_V_i1_reg_1477(0) <= '1';
    agg_result_V_i2_reg_1482(0) <= '1';
    agg_result_V_i4_reg_1487(0) <= '1';
    agg_result_V_i5_reg_1492(0) <= '1';

    ap_NS_fsm_assign_proc : process (real_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter4, tmp_fu_404_p2, ap_CS_fsm_state2, exitcond_fu_424_p2, ap_block_pp0_stage0_subdone, ap_enable_reg_pp0_iter1, ap_block_pp0_stage2_subdone, ap_enable_reg_pp0_iter3, ap_block_pp0_stage1_subdone)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((tmp_fu_404_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((exitcond_fu_424_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) and not(((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                elsif ((((exitcond_fu_424_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then
                    ap_NS_fsm <= ap_ST_fsm_state16;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXX";
        end case;
    end process;

    accPopCount_0_V_address0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_CS_fsm_state2, ap_enable_reg_pp0_iter1, tmp_s_fu_416_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2)))) then 
            accPopCount_0_V_address0 <= ap_const_lv64_1(1 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            accPopCount_0_V_address0 <= ap_const_lv64_0(1 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accPopCount_0_V_address0 <= tmp_s_fu_416_p1(1 - 1 downto 0);
        else 
            accPopCount_0_V_address0 <= "X";
        end if; 
    end process;


    accPopCount_0_V_address1_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2)))) then 
            accPopCount_0_V_address1 <= ap_const_lv64_0(1 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            accPopCount_0_V_address1 <= ap_const_lv64_1(1 - 1 downto 0);
        else 
            accPopCount_0_V_address1 <= "X";
        end if; 
    end process;


    accPopCount_0_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage0, ap_CS_fsm_state2, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            accPopCount_0_V_ce0 <= ap_const_logic_1;
        else 
            accPopCount_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    accPopCount_0_V_ce1_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001, ap_enable_reg_pp0_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            accPopCount_0_V_ce1 <= ap_const_logic_1;
        else 
            accPopCount_0_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    accPopCount_0_V_d0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_state2, tmp_73_1_fu_729_p2, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            accPopCount_0_V_d0 <= tmp_73_1_fu_729_p2;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2)))) then 
            accPopCount_0_V_d0 <= ap_const_lv16_0;
        else 
            accPopCount_0_V_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    accPopCount_0_V_d1_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, tmp_12_fu_689_p2, ap_enable_reg_pp0_iter1)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
                accPopCount_0_V_d1 <= ap_const_lv16_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                accPopCount_0_V_d1 <= tmp_12_fu_689_p2;
            else 
                accPopCount_0_V_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            accPopCount_0_V_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    accPopCount_0_V_we0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, tmp_fu_404_p2, ap_CS_fsm_state2, exitcond_reg_1341_pp0_iter1_reg, ap_block_pp0_stage1_11001, tmp_13_reg_1408_pp0_iter1_reg, ap_block_pp0_stage2_11001, ap_enable_reg_pp0_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((tmp_fu_404_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2)) or ((tmp_13_reg_1408_pp0_iter1_reg = ap_const_lv1_1) and (exitcond_reg_1341_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            accPopCount_0_V_we0 <= ap_const_logic_1;
        else 
            accPopCount_0_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    accPopCount_0_V_we1_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, exitcond_reg_1341_pp0_iter1_reg, ap_block_pp0_stage1_11001, tmp_13_reg_1408_pp0_iter1_reg, ap_block_pp0_stage2_11001, ap_enable_reg_pp0_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((tmp_13_reg_1408_pp0_iter1_reg = ap_const_lv1_1) and (exitcond_reg_1341_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            accPopCount_0_V_we1 <= ap_const_logic_1;
        else 
            accPopCount_0_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    accPopCount_1_V_address0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_CS_fsm_state2, ap_enable_reg_pp0_iter1, tmp_s_fu_416_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2)))) then 
            accPopCount_1_V_address0 <= ap_const_lv64_1(1 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            accPopCount_1_V_address0 <= ap_const_lv64_0(1 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accPopCount_1_V_address0 <= tmp_s_fu_416_p1(1 - 1 downto 0);
        else 
            accPopCount_1_V_address0 <= "X";
        end if; 
    end process;


    accPopCount_1_V_address1_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2)))) then 
            accPopCount_1_V_address1 <= ap_const_lv64_0(1 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            accPopCount_1_V_address1 <= ap_const_lv64_1(1 - 1 downto 0);
        else 
            accPopCount_1_V_address1 <= "X";
        end if; 
    end process;


    accPopCount_1_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage0, ap_CS_fsm_state2, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            accPopCount_1_V_ce0 <= ap_const_logic_1;
        else 
            accPopCount_1_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    accPopCount_1_V_ce1_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001, ap_enable_reg_pp0_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            accPopCount_1_V_ce1 <= ap_const_logic_1;
        else 
            accPopCount_1_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    accPopCount_1_V_d0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_state2, tmp_73_1_1_fu_739_p2, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            accPopCount_1_V_d0 <= tmp_73_1_1_fu_739_p2;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2)))) then 
            accPopCount_1_V_d0 <= ap_const_lv16_0;
        else 
            accPopCount_1_V_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    accPopCount_1_V_d1_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, tmp_73_0_1_fu_699_p2, ap_enable_reg_pp0_iter1)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
                accPopCount_1_V_d1 <= ap_const_lv16_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                accPopCount_1_V_d1 <= tmp_73_0_1_fu_699_p2;
            else 
                accPopCount_1_V_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            accPopCount_1_V_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    accPopCount_1_V_we0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, tmp_fu_404_p2, ap_CS_fsm_state2, exitcond_reg_1341_pp0_iter1_reg, ap_block_pp0_stage1_11001, tmp_13_reg_1408_pp0_iter1_reg, ap_block_pp0_stage2_11001, ap_enable_reg_pp0_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((tmp_fu_404_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2)) or ((tmp_13_reg_1408_pp0_iter1_reg = ap_const_lv1_1) and (exitcond_reg_1341_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            accPopCount_1_V_we0 <= ap_const_logic_1;
        else 
            accPopCount_1_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    accPopCount_1_V_we1_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, exitcond_reg_1341_pp0_iter1_reg, ap_block_pp0_stage1_11001, tmp_13_reg_1408_pp0_iter1_reg, ap_block_pp0_stage2_11001, ap_enable_reg_pp0_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((tmp_13_reg_1408_pp0_iter1_reg = ap_const_lv1_1) and (exitcond_reg_1341_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            accPopCount_1_V_we1 <= ap_const_logic_1;
        else 
            accPopCount_1_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    accPopCount_2_V_address0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_CS_fsm_state2, ap_enable_reg_pp0_iter1, tmp_s_fu_416_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2)))) then 
            accPopCount_2_V_address0 <= ap_const_lv64_1(1 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            accPopCount_2_V_address0 <= ap_const_lv64_0(1 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accPopCount_2_V_address0 <= tmp_s_fu_416_p1(1 - 1 downto 0);
        else 
            accPopCount_2_V_address0 <= "X";
        end if; 
    end process;


    accPopCount_2_V_address1_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2)))) then 
            accPopCount_2_V_address1 <= ap_const_lv64_0(1 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            accPopCount_2_V_address1 <= ap_const_lv64_1(1 - 1 downto 0);
        else 
            accPopCount_2_V_address1 <= "X";
        end if; 
    end process;


    accPopCount_2_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage0, ap_CS_fsm_state2, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            accPopCount_2_V_ce0 <= ap_const_logic_1;
        else 
            accPopCount_2_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    accPopCount_2_V_ce1_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001, ap_enable_reg_pp0_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            accPopCount_2_V_ce1 <= ap_const_logic_1;
        else 
            accPopCount_2_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    accPopCount_2_V_d0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_state2, tmp_73_1_2_fu_749_p2, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            accPopCount_2_V_d0 <= tmp_73_1_2_fu_749_p2;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2)))) then 
            accPopCount_2_V_d0 <= ap_const_lv16_0;
        else 
            accPopCount_2_V_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    accPopCount_2_V_d1_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, tmp_73_0_2_fu_709_p2, ap_enable_reg_pp0_iter1)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
                accPopCount_2_V_d1 <= ap_const_lv16_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                accPopCount_2_V_d1 <= tmp_73_0_2_fu_709_p2;
            else 
                accPopCount_2_V_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            accPopCount_2_V_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    accPopCount_2_V_we0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, tmp_fu_404_p2, ap_CS_fsm_state2, exitcond_reg_1341_pp0_iter1_reg, ap_block_pp0_stage1_11001, tmp_13_reg_1408_pp0_iter1_reg, ap_block_pp0_stage2_11001, ap_enable_reg_pp0_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((tmp_fu_404_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2)) or ((tmp_13_reg_1408_pp0_iter1_reg = ap_const_lv1_1) and (exitcond_reg_1341_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            accPopCount_2_V_we0 <= ap_const_logic_1;
        else 
            accPopCount_2_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    accPopCount_2_V_we1_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, exitcond_reg_1341_pp0_iter1_reg, ap_block_pp0_stage1_11001, tmp_13_reg_1408_pp0_iter1_reg, ap_block_pp0_stage2_11001, ap_enable_reg_pp0_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((tmp_13_reg_1408_pp0_iter1_reg = ap_const_lv1_1) and (exitcond_reg_1341_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            accPopCount_2_V_we1 <= ap_const_logic_1;
        else 
            accPopCount_2_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    accPopCount_3_V_address0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_CS_fsm_state2, ap_enable_reg_pp0_iter1, tmp_s_fu_416_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2)))) then 
            accPopCount_3_V_address0 <= ap_const_lv64_1(1 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            accPopCount_3_V_address0 <= ap_const_lv64_0(1 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accPopCount_3_V_address0 <= tmp_s_fu_416_p1(1 - 1 downto 0);
        else 
            accPopCount_3_V_address0 <= "X";
        end if; 
    end process;


    accPopCount_3_V_address1_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2)))) then 
            accPopCount_3_V_address1 <= ap_const_lv64_0(1 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            accPopCount_3_V_address1 <= ap_const_lv64_1(1 - 1 downto 0);
        else 
            accPopCount_3_V_address1 <= "X";
        end if; 
    end process;


    accPopCount_3_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage0, ap_CS_fsm_state2, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            accPopCount_3_V_ce0 <= ap_const_logic_1;
        else 
            accPopCount_3_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    accPopCount_3_V_ce1_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001, ap_enable_reg_pp0_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            accPopCount_3_V_ce1 <= ap_const_logic_1;
        else 
            accPopCount_3_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    accPopCount_3_V_d0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_state2, tmp_73_1_3_fu_759_p2, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            accPopCount_3_V_d0 <= tmp_73_1_3_fu_759_p2;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2)))) then 
            accPopCount_3_V_d0 <= ap_const_lv16_0;
        else 
            accPopCount_3_V_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    accPopCount_3_V_d1_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, tmp_73_0_3_fu_719_p2, ap_enable_reg_pp0_iter1)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
                accPopCount_3_V_d1 <= ap_const_lv16_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                accPopCount_3_V_d1 <= tmp_73_0_3_fu_719_p2;
            else 
                accPopCount_3_V_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            accPopCount_3_V_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    accPopCount_3_V_we0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, tmp_fu_404_p2, ap_CS_fsm_state2, exitcond_reg_1341_pp0_iter1_reg, ap_block_pp0_stage1_11001, tmp_13_reg_1408_pp0_iter1_reg, ap_block_pp0_stage2_11001, ap_enable_reg_pp0_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((tmp_fu_404_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2)) or ((tmp_13_reg_1408_pp0_iter1_reg = ap_const_lv1_1) and (exitcond_reg_1341_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            accPopCount_3_V_we0 <= ap_const_logic_1;
        else 
            accPopCount_3_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    accPopCount_3_V_we1_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, exitcond_reg_1341_pp0_iter1_reg, ap_block_pp0_stage1_11001, tmp_13_reg_1408_pp0_iter1_reg, ap_block_pp0_stage2_11001, ap_enable_reg_pp0_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((tmp_13_reg_1408_pp0_iter1_reg = ap_const_lv1_1) and (exitcond_reg_1341_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            accPopCount_3_V_we1 <= ap_const_logic_1;
        else 
            accPopCount_3_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    accResidual_0_V_fu_1044_p3 <= 
        tmp_39_fu_1038_p3 when (tmp_1234_fu_1026_p3(0) = '1') else 
        tmp_37_reg_1731;
    accResidual_1_V_fu_1069_p3 <= 
        tmp_45_fu_1063_p3 when (tmp_1236_fu_1051_p3(0) = '1') else 
        tmp_43_reg_1748;
    accResidual_2_V_fu_1182_p3 <= 
        tmp_51_fu_1176_p3 when (tmp_1238_fu_1164_p3(0) = '1') else 
        tmp_49_reg_1795;
        agg_result_V_i12_cas_fu_726_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(agg_result_V_i1_reg_1477),16));

        agg_result_V_i15_cas_fu_736_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(agg_result_V_i2_reg_1482),16));

        agg_result_V_i18_cas_fu_746_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(agg_result_V_i4_reg_1487),16));

    agg_result_V_i1_fu_623_p2 <= std_logic_vector(unsigned(tmp_i1_fu_615_p3) + unsigned(ap_const_lv2_3));
        agg_result_V_i21_cas_fu_756_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(agg_result_V_i5_reg_1492),16));

    agg_result_V_i2_fu_642_p2 <= std_logic_vector(unsigned(tmp_i3_fu_634_p3) + unsigned(ap_const_lv2_3));
        agg_result_V_i3_cast_fu_696_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(agg_result_V_i3_reg_1462),16));

    agg_result_V_i3_fu_560_p2 <= std_logic_vector(unsigned(tmp_i2_fu_552_p3) + unsigned(ap_const_lv2_3));
    agg_result_V_i4_fu_661_p2 <= std_logic_vector(unsigned(tmp_i4_fu_653_p3) + unsigned(ap_const_lv2_3));
    agg_result_V_i5_fu_680_p2 <= std_logic_vector(unsigned(tmp_i6_fu_672_p3) + unsigned(ap_const_lv2_3));
        agg_result_V_i6_cast_fu_706_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(agg_result_V_i6_reg_1467),16));

    agg_result_V_i6_fu_579_p2 <= std_logic_vector(unsigned(tmp_i5_fu_571_p3) + unsigned(ap_const_lv2_3));
        agg_result_V_i9_cast_fu_716_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(agg_result_V_i9_reg_1472),16));

    agg_result_V_i9_fu_598_p2 <= std_logic_vector(unsigned(tmp_i8_fu_590_p3) + unsigned(ap_const_lv2_3));
        agg_result_V_i_cast_fu_686_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(agg_result_V_i_reg_1457),16));

    agg_result_V_i_fu_541_p2 <= std_logic_vector(unsigned(tmp_i_fu_533_p3) + unsigned(ap_const_lv2_3));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(2);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(3);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(4);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state16 <= ap_CS_fsm(5);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(out_V_V_full_n, ap_enable_reg_pp0_iter4, ap_predicate_op291_write_state15)
    begin
                ap_block_pp0_stage0_01001 <= ((out_V_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_predicate_op291_write_state15 = ap_const_boolean_1));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(out_V_V_full_n, ap_enable_reg_pp0_iter4, ap_predicate_op291_write_state15)
    begin
                ap_block_pp0_stage0_11001 <= ((out_V_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_predicate_op291_write_state15 = ap_const_boolean_1));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(out_V_V_full_n, ap_enable_reg_pp0_iter4, ap_predicate_op291_write_state15)
    begin
                ap_block_pp0_stage0_subdone <= ((out_V_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_predicate_op291_write_state15 = ap_const_boolean_1));
    end process;

        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage1_11001_assign_proc : process(in_V_V_empty_n, ap_enable_reg_pp0_iter0, ap_predicate_op76_read_state4)
    begin
                ap_block_pp0_stage1_11001 <= ((in_V_V_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op76_read_state4 = ap_const_boolean_1));
    end process;


    ap_block_pp0_stage1_subdone_assign_proc : process(in_V_V_empty_n, ap_enable_reg_pp0_iter0, ap_predicate_op76_read_state4)
    begin
                ap_block_pp0_stage1_subdone <= ((in_V_V_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op76_read_state4 = ap_const_boolean_1));
    end process;

        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage2_11001_assign_proc : process(in_V_V_empty_n, ap_enable_reg_pp0_iter0, ap_predicate_op101_read_state5)
    begin
                ap_block_pp0_stage2_11001 <= ((in_V_V_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op101_read_state5 = ap_const_boolean_1));
    end process;


    ap_block_pp0_stage2_subdone_assign_proc : process(in_V_V_empty_n, ap_enable_reg_pp0_iter0, ap_predicate_op101_read_state5)
    begin
                ap_block_pp0_stage2_subdone <= ((in_V_V_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op101_read_state5 = ap_const_boolean_1));
    end process;


    ap_block_state1_assign_proc : process(real_start, ap_done_reg)
    begin
                ap_block_state1 <= ((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;

        ap_block_state10_pp0_stage1_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage2_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage1_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage2_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state15_pp0_stage0_iter4_assign_proc : process(out_V_V_full_n, ap_predicate_op291_write_state15)
    begin
                ap_block_state15_pp0_stage0_iter4 <= ((out_V_V_full_n = ap_const_logic_0) and (ap_predicate_op291_write_state15 = ap_const_boolean_1));
    end process;

        ap_block_state3_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state4_pp0_stage1_iter0_assign_proc : process(in_V_V_empty_n, ap_predicate_op76_read_state4)
    begin
                ap_block_state4_pp0_stage1_iter0 <= ((in_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op76_read_state4 = ap_const_boolean_1));
    end process;


    ap_block_state5_pp0_stage2_iter0_assign_proc : process(in_V_V_empty_n, ap_predicate_op101_read_state5)
    begin
                ap_block_state5_pp0_stage2_iter0 <= ((in_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op101_read_state5 = ap_const_boolean_1));
    end process;

        ap_block_state6_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage1_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage2_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_262_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
                ap_condition_262 <= ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2));
    end process;


    ap_condition_993_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, exitcond_reg_1341, ap_block_pp0_stage1_11001)
    begin
                ap_condition_993 <= ((exitcond_reg_1341 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1));
    end process;


    ap_condition_pp0_exit_iter0_state3_assign_proc : process(exitcond_fu_424_p2)
    begin
        if ((exitcond_fu_424_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state3 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_assign_proc : process(real_start, ap_CS_fsm_state1)
    begin
        if (((real_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_i5_phi_fu_364_p4_assign_proc : process(exitcond_reg_1341, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, i5_reg_360, i_reg_1345, ap_enable_reg_pp0_iter1)
    begin
        if (((exitcond_reg_1341 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_i5_phi_fu_364_p4 <= i_reg_1345;
        else 
            ap_phi_mux_i5_phi_fu_364_p4 <= i5_reg_360;
        end if; 
    end process;


    ap_phi_mux_nf_phi_fu_352_p4_assign_proc : process(exitcond_reg_1341, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, nf_reg_348, p_nf_1_reg_1452, ap_enable_reg_pp0_iter1)
    begin
        if (((exitcond_reg_1341 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_nf_phi_fu_352_p4 <= p_nf_1_reg_1452;
        else 
            ap_phi_mux_nf_phi_fu_352_p4 <= nf_reg_348;
        end if; 
    end process;


    ap_phi_mux_rhs_V_s_phi_fu_393_p4_assign_proc : process(exitcond_reg_1341, tmp_7_reg_1350, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, inputBuf_V_load_1_reg_1441, ap_enable_reg_pp0_iter1, ap_phi_reg_pp0_iter1_rhs_V_s_reg_390)
    begin
        if (((tmp_7_reg_1350 = ap_const_lv1_0) and (exitcond_reg_1341 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_rhs_V_s_phi_fu_393_p4 <= inputBuf_V_load_1_reg_1441;
        else 
            ap_phi_mux_rhs_V_s_phi_fu_393_p4 <= ap_phi_reg_pp0_iter1_rhs_V_s_reg_390;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_rhs_V_reg_381 <= "X";
    ap_phi_reg_pp0_iter0_rhs_V_s_reg_390 <= "X";

    ap_predicate_op101_read_state5_assign_proc : process(exitcond_reg_1341, tmp_7_reg_1350)
    begin
                ap_predicate_op101_read_state5 <= ((tmp_7_reg_1350 = ap_const_lv1_1) and (exitcond_reg_1341 = ap_const_lv1_0));
    end process;


    ap_predicate_op291_write_state15_assign_proc : process(exitcond_reg_1341_pp0_iter3_reg, tmp_13_reg_1408_pp0_iter3_reg)
    begin
                ap_predicate_op291_write_state15 <= ((tmp_13_reg_1408_pp0_iter3_reg = ap_const_lv1_1) and (exitcond_reg_1341_pp0_iter3_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op76_read_state4_assign_proc : process(exitcond_reg_1341, tmp_7_reg_1350)
    begin
                ap_predicate_op76_read_state4 <= ((tmp_7_reg_1350 = ap_const_lv1_1) and (exitcond_reg_1341 = ap_const_lv1_0));
    end process;

    ap_ready <= internal_ap_ready;
    exitcond_fu_424_p2 <= "1" when (ap_phi_mux_i5_phi_fu_364_p4 = ap_const_lv14_2000) else "0";

    grp_fu_1223_ce_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            grp_fu_1223_ce <= ap_const_logic_1;
        else 
            grp_fu_1223_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1223_p0 <= tmp_14_fu_773_p1(24 - 1 downto 0);

    grp_fu_1230_ce_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            grp_fu_1230_ce <= ap_const_logic_1;
        else 
            grp_fu_1230_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1230_p0 <= tmp_14_fu_773_p1(24 - 1 downto 0);

    grp_fu_1237_ce_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            grp_fu_1237_ce <= ap_const_logic_1;
        else 
            grp_fu_1237_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1237_p0 <= tmp_14_fu_773_p1(24 - 1 downto 0);

    grp_fu_1244_ce_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            grp_fu_1244_ce <= ap_const_logic_1;
        else 
            grp_fu_1244_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1244_p0 <= tmp_14_reg_1542(24 - 1 downto 0);

    grp_fu_1250_ce_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            grp_fu_1250_ce <= ap_const_logic_1;
        else 
            grp_fu_1250_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1250_p0 <= tmp_76_1_fu_793_p1(24 - 1 downto 0);

    grp_fu_1257_ce_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            grp_fu_1257_ce <= ap_const_logic_1;
        else 
            grp_fu_1257_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1257_p0 <= tmp_76_1_fu_793_p1(24 - 1 downto 0);

    grp_fu_1264_ce_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            grp_fu_1264_ce <= ap_const_logic_1;
        else 
            grp_fu_1264_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1264_p0 <= tmp_76_1_reg_1570(24 - 1 downto 0);

    grp_fu_1270_ce_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            grp_fu_1270_ce <= ap_const_logic_1;
        else 
            grp_fu_1270_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1270_p0 <= tmp_76_1_reg_1570(24 - 1 downto 0);
    i_fu_430_p2 <= std_logic_vector(unsigned(ap_phi_mux_i5_phi_fu_364_p4) + unsigned(ap_const_lv14_1));

    in_V_V_blk_n_assign_proc : process(in_V_V_empty_n, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, exitcond_reg_1341, tmp_7_reg_1350, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2)
    begin
        if ((((tmp_7_reg_1350 = ap_const_lv1_1) and (exitcond_reg_1341 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2)) or ((tmp_7_reg_1350 = ap_const_lv1_1) and (exitcond_reg_1341 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            in_V_V_blk_n <= in_V_V_empty_n;
        else 
            in_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    in_V_V_read_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, ap_predicate_op76_read_state4, ap_block_pp0_stage1_11001, ap_predicate_op101_read_state5, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_predicate_op101_read_state5 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_predicate_op76_read_state4 = ap_const_boolean_1)))) then 
            in_V_V_read <= ap_const_logic_1;
        else 
            in_V_V_read <= ap_const_logic_0;
        end if; 
    end process;

    in_idx_1_fu_410_p2 <= std_logic_vector(unsigned(in_idx_reg_337) + unsigned(ap_const_lv2_1));

    inputBuf_V_address0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, inputBuf_V_addr_2_reg_1360, tmp_8_fu_445_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                inputBuf_V_address0 <= inputBuf_V_addr_2_reg_1360;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
                inputBuf_V_address0 <= tmp_8_fu_445_p1(10 - 1 downto 0);
            else 
                inputBuf_V_address0 <= "XXXXXXXXXX";
            end if;
        else 
            inputBuf_V_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inputBuf_V_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, inputBuf_V_addr_reg_1354, inputBuf_V_addr_2_reg_1360, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            inputBuf_V_address1 <= inputBuf_V_addr_2_reg_1360;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            inputBuf_V_address1 <= inputBuf_V_addr_reg_1354;
        else 
            inputBuf_V_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    inputBuf_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            inputBuf_V_ce0 <= ap_const_logic_1;
        else 
            inputBuf_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inputBuf_V_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_block_pp0_stage2_11001, ap_enable_reg_pp0_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            inputBuf_V_ce1 <= ap_const_logic_1;
        else 
            inputBuf_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    inputBuf_V_d1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, tmp_V_reg_1382, tmp_V_20_reg_1446, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            inputBuf_V_d1 <= tmp_V_20_reg_1446;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            inputBuf_V_d1 <= tmp_V_reg_1382;
        else 
            inputBuf_V_d1 <= "X";
        end if; 
    end process;


    inputBuf_V_we1_assign_proc : process(ap_enable_reg_pp0_iter0, exitcond_reg_1341, tmp_7_reg_1350, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_block_pp0_stage2_11001, ap_enable_reg_pp0_iter1)
    begin
        if ((((tmp_7_reg_1350 = ap_const_lv1_1) and (exitcond_reg_1341 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_7_reg_1350 = ap_const_lv1_1) and (exitcond_reg_1341 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            inputBuf_V_we1 <= ap_const_logic_1;
        else 
            inputBuf_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    internal_ap_ready_assign_proc : process(ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            internal_ap_ready <= ap_const_logic_1;
        else 
            internal_ap_ready <= ap_const_logic_0;
        end if; 
    end process;

        lhs_V_2_1_1_cast_fu_982_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(lhs_V_2_1_1_fu_974_p3),40));

    lhs_V_2_1_1_fu_974_p3 <= (tmp_54_fu_967_p3 & ap_const_lv8_0);
        lhs_V_2_1_2_cast_fu_1096_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(lhs_V_2_1_2_fu_1088_p3),40));

    lhs_V_2_1_2_fu_1088_p3 <= (tmp_62_fu_1081_p3 & ap_const_lv8_0);
        lhs_V_2_1_3_cast_fu_1140_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(lhs_V_2_1_3_fu_1132_p3),40));

    lhs_V_2_1_3_fu_1132_p3 <= (tmp_66_fu_1125_p3 & ap_const_lv8_0);
        lhs_V_2_1_cast_fu_938_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(lhs_V_2_1_fu_930_p3),40));

    lhs_V_2_1_fu_930_p3 <= (tmp_47_fu_923_p3 & ap_const_lv8_0);
    nf_2_fu_502_p2 <= std_logic_vector(unsigned(ap_const_lv32_1) + unsigned(nf_reg_348));

    out_V_V_blk_n_assign_proc : process(out_V_V_full_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter4, ap_block_pp0_stage0, exitcond_reg_1341_pp0_iter3_reg, tmp_13_reg_1408_pp0_iter3_reg)
    begin
        if (((tmp_13_reg_1408_pp0_iter3_reg = ap_const_lv1_1) and (exitcond_reg_1341_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            out_V_V_blk_n <= out_V_V_full_n;
        else 
            out_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    out_V_V_din <= (((tmp_59_reg_1824 & accResidual_2_V_reg_1819) & accResidual_1_V_reg_1780) & accResidual_0_V_reg_1775);

    out_V_V_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter4, ap_predicate_op291_write_state15, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op291_write_state15 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            out_V_V_write <= ap_const_logic_1;
        else 
            out_V_V_write <= ap_const_logic_0;
        end if; 
    end process;

    p_Result_1_fu_547_p2 <= (weightMem_1_V_load_reg_1423 xor tmp1_fu_522_p2);
    p_Result_2_fu_566_p2 <= (weightMem_2_V_load_reg_1429 xor tmp1_fu_522_p2);
    p_Result_3_fu_585_p2 <= (weightMem_3_V_load_reg_1435 xor tmp1_fu_522_p2);
    p_Result_4_fu_610_p2 <= (weightMem_0_V_load_reg_1417 xor tmp5_fu_604_p2);
    p_Result_5_fu_629_p2 <= (weightMem_1_V_load_reg_1423 xor tmp5_fu_604_p2);
    p_Result_6_fu_648_p2 <= (weightMem_2_V_load_reg_1429 xor tmp5_fu_604_p2);
    p_Result_7_fu_667_p2 <= (weightMem_3_V_load_reg_1435 xor tmp5_fu_604_p2);
    p_Result_s_fu_528_p2 <= (weightMem_0_V_load_reg_1417 xor tmp1_fu_522_p2);
    p_nf_1_fu_514_p3 <= 
        ap_const_lv32_0 when (tmp_18_fu_508_p2(0) = '1') else 
        ap_phi_reg_pp0_iter0_nf_1_reg_371;

    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (start_full_n = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;

    ret_V_6_1_1_fu_986_p2 <= std_logic_vector(signed(r_V_3_1_1_reg_1684) + signed(lhs_V_2_1_1_cast_fu_982_p1));
    ret_V_6_1_2_fu_1100_p2 <= std_logic_vector(signed(r_V_3_1_2_reg_1755) + signed(lhs_V_2_1_2_cast_fu_1096_p1));
    ret_V_6_1_3_fu_1144_p2 <= std_logic_vector(signed(r_V_3_1_3_reg_1765) + signed(lhs_V_2_1_3_cast_fu_1140_p1));
    ret_V_6_1_fu_942_p2 <= std_logic_vector(signed(r_V_3_1_reg_1674) + signed(lhs_V_2_1_cast_fu_938_p1));
    sf_2_fu_480_p2 <= std_logic_vector(unsigned(sf_fu_118) + unsigned(ap_const_lv32_1));
    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;

    tmp1_fu_522_p2 <= (ap_phi_reg_pp0_iter1_rhs_V_reg_381 xor ap_const_lv1_1);
    tmp5_fu_604_p2 <= (ap_phi_mux_rhs_V_s_phi_fu_393_p4 xor ap_const_lv1_1);
    tmp_10_fu_471_p2 <= std_logic_vector(unsigned(tmp_1225_fu_465_p2) + unsigned(sf_fu_118));
    tmp_11_fu_486_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_10_reg_1366),64));
    tmp_1224_fu_450_p1 <= sf_fu_118(12 - 1 downto 0);
    tmp_1225_fu_465_p2 <= std_logic_vector(shift_left(unsigned(ap_phi_mux_nf_phi_fu_352_p4),to_integer(unsigned('0' & ap_const_lv32_9(31-1 downto 0)))));
    tmp_1226_fu_869_p3 <= r_V_3_reg_1583(39 downto 39);
    tmp_1227_fu_800_p1 <= grp_fu_1223_p2(8 - 1 downto 0);
    tmp_1228_fu_876_p3 <= r_V_3_0_1_reg_1594(39 downto 39);
    tmp_1229_fu_803_p1 <= grp_fu_1230_p2(8 - 1 downto 0);
    tmp_1230_fu_1012_p3 <= r_V_3_0_2_reg_1605(39 downto 39);
    tmp_1231_fu_806_p1 <= grp_fu_1237_p2(8 - 1 downto 0);
    tmp_1232_fu_1019_p3 <= r_V_3_0_3_reg_1663(39 downto 39);
    tmp_1233_fu_860_p1 <= grp_fu_1244_p2(8 - 1 downto 0);
    tmp_1234_fu_1026_p3 <= ret_V_6_1_reg_1721(39 downto 39);
    tmp_1235_fu_863_p1 <= grp_fu_1250_p2(8 - 1 downto 0);
    tmp_1236_fu_1051_p3 <= ret_V_6_1_1_reg_1738(39 downto 39);
    tmp_1237_fu_866_p1 <= grp_fu_1257_p2(8 - 1 downto 0);
    tmp_1238_fu_1164_p3 <= ret_V_6_1_2_reg_1785(39 downto 39);
    tmp_1239_fu_1006_p1 <= grp_fu_1264_p2(8 - 1 downto 0);
    tmp_1240_fu_1189_p3 <= ret_V_6_1_3_reg_1802(39 downto 39);
    tmp_1241_fu_1009_p1 <= grp_fu_1270_p2(8 - 1 downto 0);
    tmp_12_fu_689_p2 <= std_logic_vector(signed(agg_result_V_i_cast_fu_686_p1) + signed(accPopCount_0_V_q0));
    tmp_13_fu_493_p2 <= "1" when (sf_2_reg_1371 = ap_const_lv32_200) else "0";
        tmp_14_fu_773_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(means_in8_V_0),40));

    tmp_16_fu_815_p2 <= "1" when (tmp_1227_reg_1589 = ap_const_lv8_0) else "0";
    tmp_18_fu_508_p2 <= "1" when (ap_phi_reg_pp0_iter0_nf_1_reg_371 = ap_const_lv32_10) else "0";
    tmp_19_fu_840_p4 <= r_V_3_0_1_reg_1594(23 downto 8);
    tmp_1_fu_820_p4 <= r_V_3_reg_1583(23 downto 8);
    tmp_20_fu_849_p2 <= std_logic_vector(unsigned(ap_const_lv16_1) + unsigned(tmp_19_fu_840_p4));
    tmp_26_fu_883_p4 <= r_V_3_0_2_reg_1605(23 downto 8);
    tmp_27_fu_892_p2 <= std_logic_vector(unsigned(ap_const_lv16_1) + unsigned(tmp_26_fu_883_p4));
    tmp_2_fu_829_p2 <= std_logic_vector(unsigned(ap_const_lv16_1) + unsigned(tmp_1_fu_820_p4));
    tmp_31_fu_903_p4 <= r_V_3_0_3_reg_1663(23 downto 8);
    tmp_32_fu_912_p2 <= std_logic_vector(unsigned(ap_const_lv16_1) + unsigned(tmp_31_fu_903_p4));
        tmp_36_cast_fu_460_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_36_fu_454_p2),64));

    tmp_36_fu_454_p2 <= std_logic_vector(unsigned(ap_const_lv12_200) + unsigned(tmp_1224_fu_450_p1));
    tmp_38_fu_1033_p2 <= std_logic_vector(unsigned(ap_const_lv16_1) + unsigned(tmp_37_reg_1731));
    tmp_39_fu_1038_p3 <= 
        tmp_37_reg_1731 when (tmp_78_1_reg_1726(0) = '1') else 
        tmp_38_fu_1033_p2;
    tmp_42_fu_918_p3 <= 
        tmp_1_reg_1631 when (tmp_16_reg_1626(0) = '1') else 
        tmp_2_reg_1637;
    tmp_44_fu_1058_p2 <= std_logic_vector(unsigned(ap_const_lv16_1) + unsigned(tmp_43_reg_1748));
    tmp_45_fu_1063_p3 <= 
        tmp_43_reg_1748 when (tmp_78_1_1_reg_1743(0) = '1') else 
        tmp_44_fu_1058_p2;
    tmp_47_fu_923_p3 <= 
        tmp_42_fu_918_p3 when (tmp_1226_fu_869_p3(0) = '1') else 
        tmp_1_reg_1631;
    tmp_50_fu_1171_p2 <= std_logic_vector(unsigned(ap_const_lv16_1) + unsigned(tmp_49_reg_1795));
    tmp_51_fu_1176_p3 <= 
        tmp_49_reg_1795 when (tmp_78_1_2_reg_1790(0) = '1') else 
        tmp_50_fu_1171_p2;
    tmp_52_fu_962_p3 <= 
        tmp_19_reg_1647 when (tmp_78_0_1_reg_1642(0) = '1') else 
        tmp_20_reg_1653;
    tmp_54_fu_967_p3 <= 
        tmp_52_fu_962_p3 when (tmp_1228_fu_876_p3(0) = '1') else 
        tmp_19_reg_1647;
    tmp_56_fu_1196_p2 <= std_logic_vector(unsigned(ap_const_lv16_1) + unsigned(tmp_55_reg_1812));
    tmp_57_fu_1201_p3 <= 
        tmp_55_reg_1812 when (tmp_78_1_3_reg_1807(0) = '1') else 
        tmp_56_fu_1196_p2;
    tmp_59_fu_1207_p3 <= 
        tmp_57_fu_1201_p3 when (tmp_1240_fu_1189_p3(0) = '1') else 
        tmp_55_reg_1812;
    tmp_60_fu_1076_p3 <= 
        tmp_26_reg_1694 when (tmp_78_0_2_reg_1658(0) = '1') else 
        tmp_27_reg_1700;
    tmp_62_fu_1081_p3 <= 
        tmp_60_fu_1076_p3 when (tmp_1230_fu_1012_p3(0) = '1') else 
        tmp_26_reg_1694;
    tmp_64_fu_1120_p3 <= 
        tmp_31_reg_1710 when (tmp_78_0_3_reg_1705(0) = '1') else 
        tmp_32_reg_1716;
    tmp_66_fu_1125_p3 <= 
        tmp_64_fu_1120_p3 when (tmp_1232_fu_1019_p3(0) = '1') else 
        tmp_31_reg_1710;
    tmp_73_0_1_fu_699_p2 <= std_logic_vector(signed(agg_result_V_i3_cast_fu_696_p1) + signed(accPopCount_1_V_q0));
    tmp_73_0_2_fu_709_p2 <= std_logic_vector(signed(agg_result_V_i6_cast_fu_706_p1) + signed(accPopCount_2_V_q0));
    tmp_73_0_3_fu_719_p2 <= std_logic_vector(signed(agg_result_V_i9_cast_fu_716_p1) + signed(accPopCount_3_V_q0));
    tmp_73_1_1_fu_739_p2 <= std_logic_vector(signed(agg_result_V_i15_cas_fu_736_p1) + signed(accPopCount_1_V_q1));
    tmp_73_1_2_fu_749_p2 <= std_logic_vector(signed(agg_result_V_i18_cas_fu_746_p1) + signed(accPopCount_2_V_q1));
    tmp_73_1_3_fu_759_p2 <= std_logic_vector(signed(agg_result_V_i21_cas_fu_756_p1) + signed(accPopCount_3_V_q1));
    tmp_73_1_fu_729_p2 <= std_logic_vector(signed(agg_result_V_i12_cas_fu_726_p1) + signed(accPopCount_0_V_q1));
        tmp_76_1_fu_793_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(means_in8_V_1),40));

    tmp_78_0_1_fu_835_p2 <= "1" when (tmp_1229_reg_1600 = ap_const_lv8_0) else "0";
    tmp_78_0_2_fu_855_p2 <= "1" when (tmp_1231_reg_1611 = ap_const_lv8_0) else "0";
    tmp_78_0_3_fu_898_p2 <= "1" when (tmp_1233_reg_1669 = ap_const_lv8_0) else "0";
    tmp_78_1_1_fu_991_p2 <= "1" when (tmp_1237_reg_1689 = ap_const_lv8_0) else "0";
    tmp_78_1_2_fu_1105_p2 <= "1" when (tmp_1239_reg_1760 = ap_const_lv8_0) else "0";
    tmp_78_1_3_fu_1149_p2 <= "1" when (tmp_1241_reg_1770 = ap_const_lv8_0) else "0";
    tmp_78_1_fu_947_p2 <= "1" when (tmp_1235_reg_1679 = ap_const_lv8_0) else "0";
    tmp_7_fu_439_p2 <= "1" when (ap_phi_mux_nf_phi_fu_352_p4 = ap_const_lv32_0) else "0";
    tmp_8_fu_445_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sf_fu_118),64));
    tmp_fu_404_p2 <= "1" when (in_idx_reg_337 = ap_const_lv2_2) else "0";
    tmp_i1_fu_615_p3 <= (p_Result_4_fu_610_p2 & ap_const_lv1_0);
    tmp_i2_fu_552_p3 <= (p_Result_1_fu_547_p2 & ap_const_lv1_0);
    tmp_i3_fu_634_p3 <= (p_Result_5_fu_629_p2 & ap_const_lv1_0);
    tmp_i4_fu_653_p3 <= (p_Result_6_fu_648_p2 & ap_const_lv1_0);
    tmp_i5_fu_571_p3 <= (p_Result_2_fu_566_p2 & ap_const_lv1_0);
    tmp_i6_fu_672_p3 <= (p_Result_7_fu_667_p2 & ap_const_lv1_0);
    tmp_i8_fu_590_p3 <= (p_Result_3_fu_585_p2 & ap_const_lv1_0);
    tmp_i_fu_533_p3 <= (p_Result_s_fu_528_p2 & ap_const_lv1_0);
    tmp_s_fu_416_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(in_idx_reg_337),64));
    weightMem_0_V_address0 <= tmp_11_fu_486_p1(13 - 1 downto 0);

    weightMem_0_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            weightMem_0_V_ce0 <= ap_const_logic_1;
        else 
            weightMem_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weightMem_1_V_address0 <= tmp_11_fu_486_p1(13 - 1 downto 0);

    weightMem_1_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            weightMem_1_V_ce0 <= ap_const_logic_1;
        else 
            weightMem_1_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weightMem_2_V_address0 <= tmp_11_fu_486_p1(13 - 1 downto 0);

    weightMem_2_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            weightMem_2_V_ce0 <= ap_const_logic_1;
        else 
            weightMem_2_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weightMem_3_V_address0 <= tmp_11_fu_486_p1(13 - 1 downto 0);

    weightMem_3_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            weightMem_3_V_ce0 <= ap_const_logic_1;
        else 
            weightMem_3_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

end behav;
