# SoCResearch
# 2026 Memory/Interconnection/AI Technical Conferences for SoC
High-Speed Interface, Memory Controller/PHY, System Architecture

## ğŸ“… Q1 & Q2 (Spring/Summer) - æ ¸å¿ƒæŠ€æœ¯ä¸æ ‡å‡†

| æ—¶é—´ (2026) | ä¼šè®®åç§° | ä¸»åŠæ–¹/ç±»å‹ | æ¶‰åŠå‚å•† (Key Players) | SoC æ ¸å¿ƒå…³æ³¨ç‚¹ (Actionable Insights) | åœ°ç‚¹ |
| :--- | :--- | :--- | :--- | :--- | :--- |
| **Feb 15-19** | **ISSCC** (Intl. Solid-State Circuits Conf.) | IEEE (å­¦æœ¯é¡¶ä¼š) | Samsung, SK Hynix, TSMC, Intel | **[PHY/Circuit]** LPDDR6/HBM4 çš„é¦–ä¸ª PHY ç¡…éªŒè¯æ•°æ®ï¼›224G SerDes æ¶æ„ï¼›DRAM Cell ç‰©ç†æé™ç ”ç©¶ã€‚ | San Francisco, CA |
| **Mar 11-12** | **SNUG Silicon Valley** | Synopsys (EDA/IP) | Synopsys | **[Implementation]** DDR PHY PPA ä¼˜åŒ–ï¼›UCIe IP é›†æˆæ¡ˆä¾‹ï¼›3D-IC ç‰©ç†è®¾è®¡æµç¨‹ (CoWoS)ã€‚ | Santa Clara, CA |
| **Mar 16-19** | **NVIDIA GTC** | NVIDIA (AI/Chip) | NVIDIA, Micron, SK Hynix | **[Architecture]** HBM4 åœ¨ä¸‹ä¸€ä»£ GPU (Rubin/Blackwell) ä¸­çš„ç³»ç»Ÿé›†æˆï¼›NVLink Switch äº’è”æ¶æ„ï¼›å¯é æ€§ (RAS) è®¾è®¡ã€‚ | San Jose, CA |
| **Apr 15-16** | **CadenceLIVE Silicon Valley** | Cadence (EDA/IP) | Cadence | **[Simulation]** LPDDR6/GDDR7 ä¿¡å·å®Œæ•´æ€§ (SI/PI) ä»¿çœŸï¼›DRAM Memory Controller éªŒè¯æ–¹æ³•å­¦ã€‚ | Santa Clara, CA |
| **May (TBD)** | **JEDEC Server/Mobile Workshop** | JEDEC (æ ‡å‡†ç»„ç»‡) | Google, Meta, Memory Vendors | **[Standard]** **LPDDR6 Spec æœ€ç»ˆè‰æ¡ˆ**ï¼›DDR6 æ—¶åºå®šä¹‰ï¼›CAMM2 æ¨¡ç»„æ ‡å‡†æ›´æ–°ã€‚ | Santa Clara / Hybrid |
| **Jun (TBD)** | **ISCA / MICRO** | IEEE/ACM (ä½“ç³»ç»“æ„) | Google, NVIDIA, Universities | **[Research]** å­˜å†…è®¡ç®— (PIM) æ¶æ„ï¼›Memory Pooling ç­–ç•¥ï¼›è§£å†³ Memory Wall çš„æ–°å‹æ¶æ„æ¢ç´¢ã€‚ | TBD |

## ğŸ“… Q3 & Q4 (Autumn/Winter) - ç”Ÿæ€è½åœ°ä¸æœªæ¥è·¯çº¿å›¾

| æ—¶é—´ (2026) | ä¼šè®®åç§° | ä¸»åŠæ–¹/ç±»å‹ | æ¶‰åŠå‚å•† (Key Players) | SoC æ ¸å¿ƒå…³æ³¨ç‚¹ (Actionable Insights) | åœ°ç‚¹ |
| :--- | :--- | :--- | :--- | :--- | :--- |
| **Aug 4-6** | **FMS** (Future of Memory and Storage) | è¡Œä¸šè”ç›Ÿ | **Micron**, Samsung, SK Hynix | **[Ecosystem]** **HBM4E å°è£…å±•ç¤º**ï¼›CXL 3.0 Switch èŠ¯ç‰‡é‡äº§è¿›åº¦ï¼›è½¦è§„çº§ LPDDR5X/GDDR7 è·¯çº¿å›¾ã€‚ | Santa Clara, CA |
| **Aug (TBD)** | **Hot Chips 2026** | IEEE (å·¥ä¸šç•Œ) | Tesla, AMD, Intel, NVIDIA | **[Competitor Analysis]** ç«å“ SoC (å¦‚ Thor, FSD) çš„ Memory Subsystem æ¶æ„æ‹†è§£ï¼›Chiplet äº’è”å®æˆ˜ã€‚ | Stanford Univ / Hybrid |
| **Sep 15-17** | **AI Infra Summit** | Kisaco (å‚ç›´è¡Œä¸š) | Hyperscalers (Meta/Msft) | **[System]** AI è®­ç»ƒé›†ç¾¤ä¸­çš„ HBM/CXL éƒ¨ç½²ç—›ç‚¹ï¼›Memory Wall è§£å†³æ–¹æ¡ˆ (åŸ MemCon è®®é¢˜)ã€‚ | Santa Clara, CA |
| **Sep/Oct** | **TSMC OIP Ecosystem Forum** | TSMC (Foundry) | TSMC, Synopsys, Cadence | **[Packaging]** CoWoS äº§èƒ½ä¸è®¾è®¡è§„åˆ™ï¼›3D Fabric å¯¹ HBM Base Die çš„å·¥è‰ºè¦æ±‚ï¼›HBM4 çƒ­ç®¡ç†ã€‚ | Santa Clara, CA |
| **Oct (TBD)** | **Samsung Tech Day** | Samsung (åŸå‚) |
