5 b 1 * 0
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd concat6.vcd -o concat6.cdd -v concat6.v
3 0 $root "$root" NA 0 0 1
3 0 main "main" concat6.v 1 16 1
2 1 4 100010 1 1 4 0 0 b
2 2 4 f0011 1 26 20004 1 0 2 34 30a
2 3 4 b000b 0 1 400 0 0 a
2 4 4 b0011 1 36 f006 2 3
1 b 3 3000b 1 0 1 0 2 33 a
1 a 4 3000b 1 0 1 0 2 33 a
4 4 4 4
3 1 main.$u0 "main.$u0" concat6.v 0 14 1
