Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu May 30 03:33:58 2019
| Host         : DESKTOP-9NGIUQU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.174        0.000                      0                22667        0.021        0.000                      0                22667        4.020        0.000                       0                  8228  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.174        0.000                      0                22667        0.021        0.000                      0                22667        4.020        0.000                       0                  8228  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (required time - arrival time)
  Source:                 design_1_i/pid_0/inst/p_Val2_21_reg_2768_reg__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pid_0/inst/tmp_29_reg_2808_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.095ns  (logic 4.172ns (45.869%)  route 4.923ns (54.131%))
  Logic Levels:           16  (CARRY4=11 LUT2=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.776ns = ( 12.776 - 10.000 ) 
    Source Clock Delay      (SCD):    3.153ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8276, routed)        1.859     3.153    design_1_i/pid_0/inst/ap_clk
    DSP48_X3Y31          DSP48E1                                      r  design_1_i/pid_0/inst/p_Val2_21_reg_2768_reg__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y31          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434     3.587 r  design_1_i/pid_0/inst/p_Val2_21_reg_2768_reg__2/P[0]
                         net (fo=2, routed)           0.883     4.469    design_1_i/pid_0/inst/p_Val2_21_reg_2768_reg__2_n_105
    SLICE_X94Y76         LUT2 (Prop_lut2_I0_O)        0.124     4.593 r  design_1_i/pid_0/inst/tmp_29_reg_2808[3]_i_39/O
                         net (fo=1, routed)           0.000     4.593    design_1_i/pid_0/inst/tmp_29_reg_2808[3]_i_39_n_0
    SLICE_X94Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.126 r  design_1_i/pid_0/inst/tmp_29_reg_2808_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.126    design_1_i/pid_0/inst/tmp_29_reg_2808_reg[3]_i_23_n_0
    SLICE_X94Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.243 r  design_1_i/pid_0/inst/tmp_29_reg_2808_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000     5.243    design_1_i/pid_0/inst/tmp_29_reg_2808_reg[3]_i_22_n_0
    SLICE_X94Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.360 r  design_1_i/pid_0/inst/tmp_29_reg_2808_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.360    design_1_i/pid_0/inst/tmp_29_reg_2808_reg[11]_i_11_n_0
    SLICE_X94Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.477 r  design_1_i/pid_0/inst/tmp_29_reg_2808_reg[15]_i_45/CO[3]
                         net (fo=1, routed)           0.000     5.477    design_1_i/pid_0/inst/tmp_29_reg_2808_reg[15]_i_45_n_0
    SLICE_X94Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.594 r  design_1_i/pid_0/inst/tmp_29_reg_2808_reg[15]_i_44/CO[3]
                         net (fo=1, routed)           0.000     5.594    design_1_i/pid_0/inst/tmp_29_reg_2808_reg[15]_i_44_n_0
    SLICE_X94Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.711 r  design_1_i/pid_0/inst/tmp_29_reg_2808_reg[15]_i_96/CO[3]
                         net (fo=1, routed)           0.000     5.711    design_1_i/pid_0/inst/tmp_29_reg_2808_reg[15]_i_96_n_0
    SLICE_X94Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.034 r  design_1_i/pid_0/inst/tmp_29_reg_2808_reg[15]_i_95/O[1]
                         net (fo=2, routed)           1.109     7.144    design_1_i/pid_0/inst/p_Val2_21_reg_2768_reg__3[41]
    SLICE_X94Y73         LUT3 (Prop_lut3_I0_O)        0.335     7.479 r  design_1_i/pid_0/inst/tmp_29_reg_2808[15]_i_65/O
                         net (fo=2, routed)           0.679     8.158    design_1_i/pid_0/inst/tmp_29_reg_2808[15]_i_65_n_0
    SLICE_X94Y73         LUT4 (Prop_lut4_I3_O)        0.331     8.489 r  design_1_i/pid_0/inst/tmp_29_reg_2808[15]_i_69/O
                         net (fo=1, routed)           0.000     8.489    design_1_i/pid_0/inst/tmp_29_reg_2808[15]_i_69_n_0
    SLICE_X94Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.865 r  design_1_i/pid_0/inst/tmp_29_reg_2808_reg[15]_i_43/CO[3]
                         net (fo=1, routed)           0.000     8.865    design_1_i/pid_0/inst/tmp_29_reg_2808_reg[15]_i_43_n_0
    SLICE_X94Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.982 r  design_1_i/pid_0/inst/tmp_29_reg_2808_reg[15]_i_42/CO[3]
                         net (fo=1, routed)           0.009     8.991    design_1_i/pid_0/inst/tmp_29_reg_2808_reg[15]_i_42_n_0
    SLICE_X94Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.210 f  design_1_i/pid_0/inst/tmp_29_reg_2808_reg[15]_i_41/O[0]
                         net (fo=4, routed)           0.850    10.060    design_1_i/pid_0/inst/tmp_19_fu_1120_p4__0[31]
    SLICE_X98Y72         LUT2 (Prop_lut2_I1_O)        0.295    10.355 r  design_1_i/pid_0/inst/tmp_29_reg_2808[15]_i_29/O
                         net (fo=1, routed)           0.000    10.355    design_1_i/pid_0/inst/tmp_29_reg_2808[15]_i_29_n_0
    SLICE_X98Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.731 r  design_1_i/pid_0/inst/tmp_29_reg_2808_reg[15]_i_6/CO[3]
                         net (fo=16, routed)          0.906    11.638    design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/CO[0]
    SLICE_X97Y71         LUT6 (Prop_lut6_I1_O)        0.124    11.762 r  design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/tmp_29_reg_2808[3]_i_1/O
                         net (fo=1, routed)           0.486    12.248    design_1_i/pid_0/inst/tmp_29_reg_2808[15]
    SLICE_X99Y70         FDRE                                         r  design_1_i/pid_0/inst/tmp_29_reg_2808_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8276, routed)        1.597    12.776    design_1_i/pid_0/inst/ap_clk
    SLICE_X99Y70         FDRE                                         r  design_1_i/pid_0/inst/tmp_29_reg_2808_reg[3]/C
                         clock pessimism              0.229    13.005    
                         clock uncertainty           -0.154    12.851    
    SLICE_X99Y70         FDRE (Setup_fdre_C_R)       -0.429    12.422    design_1_i/pid_0/inst/tmp_29_reg_2808_reg[3]
  -------------------------------------------------------------------
                         required time                         12.422    
                         arrival time                         -12.248    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.192ns  (required time - arrival time)
  Source:                 design_1_i/rcReceiver_0/inst/rcReceiver_CTRL_s_axi_U/int_SBUS_data/gen_write[1].mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rcReceiver_0/inst/grp_scaleRange_fu_952/x_int_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.028ns  (logic 3.858ns (42.736%)  route 5.170ns (57.264%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.670ns = ( 12.670 - 10.000 ) 
    Source Clock Delay      (SCD):    3.002ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8276, routed)        1.708     3.002    design_1_i/rcReceiver_0/inst/rcReceiver_CTRL_s_axi_U/int_SBUS_data/ap_clk
    RAMB36_X2Y7          RAMB36E1                                     r  design_1_i/rcReceiver_0/inst/rcReceiver_CTRL_s_axi_U/int_SBUS_data/gen_write[1].mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     5.456 f  design_1_i/rcReceiver_0/inst/rcReceiver_CTRL_s_axi_U/int_SBUS_data/gen_write[1].mem_reg/DOADO[5]
                         net (fo=2, routed)           1.038     6.494    design_1_i/rcReceiver_0/inst/rcReceiver_CTRL_s_axi_U/DOADO[5]
    SLICE_X33Y39         LUT6 (Prop_lut6_I3_O)        0.124     6.618 f  design_1_i/rcReceiver_0/inst/rcReceiver_CTRL_s_axi_U/SBUS_data_load_7_reg_2755[5]_i_2/O
                         net (fo=1, routed)           0.000     6.618    design_1_i/rcReceiver_0/inst/rcReceiver_CTRL_s_axi_U/SBUS_data_load_7_reg_2755[5]_i_2_n_0
    SLICE_X33Y39         MUXF7 (Prop_muxf7_I0_O)      0.238     6.856 f  design_1_i/rcReceiver_0/inst/rcReceiver_CTRL_s_axi_U/SBUS_data_load_7_reg_2755_reg[5]_i_1/O
                         net (fo=19, routed)          0.660     7.516    design_1_i/rcReceiver_0/inst/rcReceiver_CTRL_s_axi_U/int_SBUS_data/int_SBUS_data_shift_reg[0]_3[1]
    SLICE_X33Y35         LUT4 (Prop_lut4_I3_O)        0.298     7.814 f  design_1_i/rcReceiver_0/inst/rcReceiver_CTRL_s_axi_U/int_SBUS_data/p_Val2_s_reg_877[10]_i_2/O
                         net (fo=4, routed)           0.275     8.089    design_1_i/rcReceiver_0/inst/rcReceiver_CTRL_s_axi_U/int_SBUS_data/p_Val2_s_reg_877[10]_i_2_n_0
    SLICE_X33Y35         LUT6 (Prop_lut6_I0_O)        0.124     8.213 r  design_1_i/rcReceiver_0/inst/rcReceiver_CTRL_s_axi_U/int_SBUS_data/x_int_reg[10]_i_2__1/O
                         net (fo=97, routed)          0.738     8.950    design_1_i/rcReceiver_0/inst/rcReceiver_CTRL_s_axi_U/int_SBUS_data/or_cond_fu_1032_p2
    SLICE_X35Y35         LUT3 (Prop_lut3_I1_O)        0.124     9.074 f  design_1_i/rcReceiver_0/inst/rcReceiver_CTRL_s_axi_U/int_SBUS_data/p_Val2_6_reg_907[3]_i_1/O
                         net (fo=3, routed)           0.522     9.596    design_1_i/rcReceiver_0/inst/rcReceiver_CTRL_s_axi_U/int_SBUS_data/p_Val2_6_reg_907_reg[7][3]
    SLICE_X34Y35         LUT6 (Prop_lut6_I0_O)        0.124     9.720 f  design_1_i/rcReceiver_0/inst/rcReceiver_CTRL_s_axi_U/int_SBUS_data/x_int_reg[7]_i_4__0/O
                         net (fo=1, routed)           0.641    10.362    design_1_i/rcReceiver_0/inst/rcReceiver_CTRL_s_axi_U/int_SBUS_data/x_int_reg[7]_i_4__0_n_0
    SLICE_X35Y36         LUT6 (Prop_lut6_I5_O)        0.124    10.486 r  design_1_i/rcReceiver_0/inst/rcReceiver_CTRL_s_axi_U/int_SBUS_data/x_int_reg[7]_i_2__1/O
                         net (fo=3, routed)           0.496    10.981    design_1_i/rcReceiver_0/inst/rcReceiver_CTRL_s_axi_U/int_SBUS_data/x_int_reg[7]_i_2__1_n_0
    SLICE_X35Y36         LUT6 (Prop_lut6_I0_O)        0.124    11.105 r  design_1_i/rcReceiver_0/inst/rcReceiver_CTRL_s_axi_U/int_SBUS_data/x_int_reg[3]_i_2__0/O
                         net (fo=2, routed)           0.414    11.519    design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/channels_3_reg[7]
    SLICE_X35Y36         LUT6 (Prop_lut6_I5_O)        0.124    11.643 r  design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/x_int_reg[5]_i_1__0/O
                         net (fo=5, routed)           0.387    12.030    design_1_i/rcReceiver_0/inst/grp_scaleRange_fu_952/ap_CS_iter0_fsm_reg[14]
    SLICE_X34Y36         FDRE                                         r  design_1_i/rcReceiver_0/inst/grp_scaleRange_fu_952/x_int_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8276, routed)        1.491    12.670    design_1_i/rcReceiver_0/inst/grp_scaleRange_fu_952/ap_clk
    SLICE_X34Y36         FDRE                                         r  design_1_i/rcReceiver_0/inst/grp_scaleRange_fu_952/x_int_reg_reg[0]/C
                         clock pessimism              0.230    12.900    
                         clock uncertainty           -0.154    12.746    
    SLICE_X34Y36         FDRE (Setup_fdre_C_R)       -0.524    12.222    design_1_i/rcReceiver_0/inst/grp_scaleRange_fu_952/x_int_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.222    
                         arrival time                         -12.030    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (required time - arrival time)
  Source:                 design_1_i/rcReceiver_0/inst/rcReceiver_CTRL_s_axi_U/int_SBUS_data/gen_write[1].mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rcReceiver_0/inst/grp_scaleRange_fu_952/x_int_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.028ns  (logic 3.858ns (42.736%)  route 5.170ns (57.264%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.670ns = ( 12.670 - 10.000 ) 
    Source Clock Delay      (SCD):    3.002ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8276, routed)        1.708     3.002    design_1_i/rcReceiver_0/inst/rcReceiver_CTRL_s_axi_U/int_SBUS_data/ap_clk
    RAMB36_X2Y7          RAMB36E1                                     r  design_1_i/rcReceiver_0/inst/rcReceiver_CTRL_s_axi_U/int_SBUS_data/gen_write[1].mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     5.456 f  design_1_i/rcReceiver_0/inst/rcReceiver_CTRL_s_axi_U/int_SBUS_data/gen_write[1].mem_reg/DOADO[5]
                         net (fo=2, routed)           1.038     6.494    design_1_i/rcReceiver_0/inst/rcReceiver_CTRL_s_axi_U/DOADO[5]
    SLICE_X33Y39         LUT6 (Prop_lut6_I3_O)        0.124     6.618 f  design_1_i/rcReceiver_0/inst/rcReceiver_CTRL_s_axi_U/SBUS_data_load_7_reg_2755[5]_i_2/O
                         net (fo=1, routed)           0.000     6.618    design_1_i/rcReceiver_0/inst/rcReceiver_CTRL_s_axi_U/SBUS_data_load_7_reg_2755[5]_i_2_n_0
    SLICE_X33Y39         MUXF7 (Prop_muxf7_I0_O)      0.238     6.856 f  design_1_i/rcReceiver_0/inst/rcReceiver_CTRL_s_axi_U/SBUS_data_load_7_reg_2755_reg[5]_i_1/O
                         net (fo=19, routed)          0.660     7.516    design_1_i/rcReceiver_0/inst/rcReceiver_CTRL_s_axi_U/int_SBUS_data/int_SBUS_data_shift_reg[0]_3[1]
    SLICE_X33Y35         LUT4 (Prop_lut4_I3_O)        0.298     7.814 f  design_1_i/rcReceiver_0/inst/rcReceiver_CTRL_s_axi_U/int_SBUS_data/p_Val2_s_reg_877[10]_i_2/O
                         net (fo=4, routed)           0.275     8.089    design_1_i/rcReceiver_0/inst/rcReceiver_CTRL_s_axi_U/int_SBUS_data/p_Val2_s_reg_877[10]_i_2_n_0
    SLICE_X33Y35         LUT6 (Prop_lut6_I0_O)        0.124     8.213 r  design_1_i/rcReceiver_0/inst/rcReceiver_CTRL_s_axi_U/int_SBUS_data/x_int_reg[10]_i_2__1/O
                         net (fo=97, routed)          0.738     8.950    design_1_i/rcReceiver_0/inst/rcReceiver_CTRL_s_axi_U/int_SBUS_data/or_cond_fu_1032_p2
    SLICE_X35Y35         LUT3 (Prop_lut3_I1_O)        0.124     9.074 f  design_1_i/rcReceiver_0/inst/rcReceiver_CTRL_s_axi_U/int_SBUS_data/p_Val2_6_reg_907[3]_i_1/O
                         net (fo=3, routed)           0.522     9.596    design_1_i/rcReceiver_0/inst/rcReceiver_CTRL_s_axi_U/int_SBUS_data/p_Val2_6_reg_907_reg[7][3]
    SLICE_X34Y35         LUT6 (Prop_lut6_I0_O)        0.124     9.720 f  design_1_i/rcReceiver_0/inst/rcReceiver_CTRL_s_axi_U/int_SBUS_data/x_int_reg[7]_i_4__0/O
                         net (fo=1, routed)           0.641    10.362    design_1_i/rcReceiver_0/inst/rcReceiver_CTRL_s_axi_U/int_SBUS_data/x_int_reg[7]_i_4__0_n_0
    SLICE_X35Y36         LUT6 (Prop_lut6_I5_O)        0.124    10.486 r  design_1_i/rcReceiver_0/inst/rcReceiver_CTRL_s_axi_U/int_SBUS_data/x_int_reg[7]_i_2__1/O
                         net (fo=3, routed)           0.496    10.981    design_1_i/rcReceiver_0/inst/rcReceiver_CTRL_s_axi_U/int_SBUS_data/x_int_reg[7]_i_2__1_n_0
    SLICE_X35Y36         LUT6 (Prop_lut6_I0_O)        0.124    11.105 r  design_1_i/rcReceiver_0/inst/rcReceiver_CTRL_s_axi_U/int_SBUS_data/x_int_reg[3]_i_2__0/O
                         net (fo=2, routed)           0.414    11.519    design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/channels_3_reg[7]
    SLICE_X35Y36         LUT6 (Prop_lut6_I5_O)        0.124    11.643 r  design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/x_int_reg[5]_i_1__0/O
                         net (fo=5, routed)           0.387    12.030    design_1_i/rcReceiver_0/inst/grp_scaleRange_fu_952/ap_CS_iter0_fsm_reg[14]
    SLICE_X34Y36         FDRE                                         r  design_1_i/rcReceiver_0/inst/grp_scaleRange_fu_952/x_int_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8276, routed)        1.491    12.670    design_1_i/rcReceiver_0/inst/grp_scaleRange_fu_952/ap_clk
    SLICE_X34Y36         FDRE                                         r  design_1_i/rcReceiver_0/inst/grp_scaleRange_fu_952/x_int_reg_reg[1]/C
                         clock pessimism              0.230    12.900    
                         clock uncertainty           -0.154    12.746    
    SLICE_X34Y36         FDRE (Setup_fdre_C_R)       -0.524    12.222    design_1_i/rcReceiver_0/inst/grp_scaleRange_fu_952/x_int_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.222    
                         arrival time                         -12.030    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (required time - arrival time)
  Source:                 design_1_i/rcReceiver_0/inst/rcReceiver_CTRL_s_axi_U/int_SBUS_data/gen_write[1].mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rcReceiver_0/inst/grp_scaleRange_fu_952/x_int_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.028ns  (logic 3.858ns (42.736%)  route 5.170ns (57.264%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.670ns = ( 12.670 - 10.000 ) 
    Source Clock Delay      (SCD):    3.002ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8276, routed)        1.708     3.002    design_1_i/rcReceiver_0/inst/rcReceiver_CTRL_s_axi_U/int_SBUS_data/ap_clk
    RAMB36_X2Y7          RAMB36E1                                     r  design_1_i/rcReceiver_0/inst/rcReceiver_CTRL_s_axi_U/int_SBUS_data/gen_write[1].mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     5.456 f  design_1_i/rcReceiver_0/inst/rcReceiver_CTRL_s_axi_U/int_SBUS_data/gen_write[1].mem_reg/DOADO[5]
                         net (fo=2, routed)           1.038     6.494    design_1_i/rcReceiver_0/inst/rcReceiver_CTRL_s_axi_U/DOADO[5]
    SLICE_X33Y39         LUT6 (Prop_lut6_I3_O)        0.124     6.618 f  design_1_i/rcReceiver_0/inst/rcReceiver_CTRL_s_axi_U/SBUS_data_load_7_reg_2755[5]_i_2/O
                         net (fo=1, routed)           0.000     6.618    design_1_i/rcReceiver_0/inst/rcReceiver_CTRL_s_axi_U/SBUS_data_load_7_reg_2755[5]_i_2_n_0
    SLICE_X33Y39         MUXF7 (Prop_muxf7_I0_O)      0.238     6.856 f  design_1_i/rcReceiver_0/inst/rcReceiver_CTRL_s_axi_U/SBUS_data_load_7_reg_2755_reg[5]_i_1/O
                         net (fo=19, routed)          0.660     7.516    design_1_i/rcReceiver_0/inst/rcReceiver_CTRL_s_axi_U/int_SBUS_data/int_SBUS_data_shift_reg[0]_3[1]
    SLICE_X33Y35         LUT4 (Prop_lut4_I3_O)        0.298     7.814 f  design_1_i/rcReceiver_0/inst/rcReceiver_CTRL_s_axi_U/int_SBUS_data/p_Val2_s_reg_877[10]_i_2/O
                         net (fo=4, routed)           0.275     8.089    design_1_i/rcReceiver_0/inst/rcReceiver_CTRL_s_axi_U/int_SBUS_data/p_Val2_s_reg_877[10]_i_2_n_0
    SLICE_X33Y35         LUT6 (Prop_lut6_I0_O)        0.124     8.213 r  design_1_i/rcReceiver_0/inst/rcReceiver_CTRL_s_axi_U/int_SBUS_data/x_int_reg[10]_i_2__1/O
                         net (fo=97, routed)          0.738     8.950    design_1_i/rcReceiver_0/inst/rcReceiver_CTRL_s_axi_U/int_SBUS_data/or_cond_fu_1032_p2
    SLICE_X35Y35         LUT3 (Prop_lut3_I1_O)        0.124     9.074 f  design_1_i/rcReceiver_0/inst/rcReceiver_CTRL_s_axi_U/int_SBUS_data/p_Val2_6_reg_907[3]_i_1/O
                         net (fo=3, routed)           0.522     9.596    design_1_i/rcReceiver_0/inst/rcReceiver_CTRL_s_axi_U/int_SBUS_data/p_Val2_6_reg_907_reg[7][3]
    SLICE_X34Y35         LUT6 (Prop_lut6_I0_O)        0.124     9.720 f  design_1_i/rcReceiver_0/inst/rcReceiver_CTRL_s_axi_U/int_SBUS_data/x_int_reg[7]_i_4__0/O
                         net (fo=1, routed)           0.641    10.362    design_1_i/rcReceiver_0/inst/rcReceiver_CTRL_s_axi_U/int_SBUS_data/x_int_reg[7]_i_4__0_n_0
    SLICE_X35Y36         LUT6 (Prop_lut6_I5_O)        0.124    10.486 r  design_1_i/rcReceiver_0/inst/rcReceiver_CTRL_s_axi_U/int_SBUS_data/x_int_reg[7]_i_2__1/O
                         net (fo=3, routed)           0.496    10.981    design_1_i/rcReceiver_0/inst/rcReceiver_CTRL_s_axi_U/int_SBUS_data/x_int_reg[7]_i_2__1_n_0
    SLICE_X35Y36         LUT6 (Prop_lut6_I0_O)        0.124    11.105 r  design_1_i/rcReceiver_0/inst/rcReceiver_CTRL_s_axi_U/int_SBUS_data/x_int_reg[3]_i_2__0/O
                         net (fo=2, routed)           0.414    11.519    design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/channels_3_reg[7]
    SLICE_X35Y36         LUT6 (Prop_lut6_I5_O)        0.124    11.643 r  design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/x_int_reg[5]_i_1__0/O
                         net (fo=5, routed)           0.387    12.030    design_1_i/rcReceiver_0/inst/grp_scaleRange_fu_952/ap_CS_iter0_fsm_reg[14]
    SLICE_X34Y36         FDRE                                         r  design_1_i/rcReceiver_0/inst/grp_scaleRange_fu_952/x_int_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8276, routed)        1.491    12.670    design_1_i/rcReceiver_0/inst/grp_scaleRange_fu_952/ap_clk
    SLICE_X34Y36         FDRE                                         r  design_1_i/rcReceiver_0/inst/grp_scaleRange_fu_952/x_int_reg_reg[2]/C
                         clock pessimism              0.230    12.900    
                         clock uncertainty           -0.154    12.746    
    SLICE_X34Y36         FDRE (Setup_fdre_C_R)       -0.524    12.222    design_1_i/rcReceiver_0/inst/grp_scaleRange_fu_952/x_int_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.222    
                         arrival time                         -12.030    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (required time - arrival time)
  Source:                 design_1_i/rcReceiver_0/inst/rcReceiver_CTRL_s_axi_U/int_SBUS_data/gen_write[1].mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rcReceiver_0/inst/grp_scaleRange_fu_952/x_int_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.028ns  (logic 3.858ns (42.736%)  route 5.170ns (57.264%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.670ns = ( 12.670 - 10.000 ) 
    Source Clock Delay      (SCD):    3.002ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8276, routed)        1.708     3.002    design_1_i/rcReceiver_0/inst/rcReceiver_CTRL_s_axi_U/int_SBUS_data/ap_clk
    RAMB36_X2Y7          RAMB36E1                                     r  design_1_i/rcReceiver_0/inst/rcReceiver_CTRL_s_axi_U/int_SBUS_data/gen_write[1].mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     5.456 f  design_1_i/rcReceiver_0/inst/rcReceiver_CTRL_s_axi_U/int_SBUS_data/gen_write[1].mem_reg/DOADO[5]
                         net (fo=2, routed)           1.038     6.494    design_1_i/rcReceiver_0/inst/rcReceiver_CTRL_s_axi_U/DOADO[5]
    SLICE_X33Y39         LUT6 (Prop_lut6_I3_O)        0.124     6.618 f  design_1_i/rcReceiver_0/inst/rcReceiver_CTRL_s_axi_U/SBUS_data_load_7_reg_2755[5]_i_2/O
                         net (fo=1, routed)           0.000     6.618    design_1_i/rcReceiver_0/inst/rcReceiver_CTRL_s_axi_U/SBUS_data_load_7_reg_2755[5]_i_2_n_0
    SLICE_X33Y39         MUXF7 (Prop_muxf7_I0_O)      0.238     6.856 f  design_1_i/rcReceiver_0/inst/rcReceiver_CTRL_s_axi_U/SBUS_data_load_7_reg_2755_reg[5]_i_1/O
                         net (fo=19, routed)          0.660     7.516    design_1_i/rcReceiver_0/inst/rcReceiver_CTRL_s_axi_U/int_SBUS_data/int_SBUS_data_shift_reg[0]_3[1]
    SLICE_X33Y35         LUT4 (Prop_lut4_I3_O)        0.298     7.814 f  design_1_i/rcReceiver_0/inst/rcReceiver_CTRL_s_axi_U/int_SBUS_data/p_Val2_s_reg_877[10]_i_2/O
                         net (fo=4, routed)           0.275     8.089    design_1_i/rcReceiver_0/inst/rcReceiver_CTRL_s_axi_U/int_SBUS_data/p_Val2_s_reg_877[10]_i_2_n_0
    SLICE_X33Y35         LUT6 (Prop_lut6_I0_O)        0.124     8.213 r  design_1_i/rcReceiver_0/inst/rcReceiver_CTRL_s_axi_U/int_SBUS_data/x_int_reg[10]_i_2__1/O
                         net (fo=97, routed)          0.738     8.950    design_1_i/rcReceiver_0/inst/rcReceiver_CTRL_s_axi_U/int_SBUS_data/or_cond_fu_1032_p2
    SLICE_X35Y35         LUT3 (Prop_lut3_I1_O)        0.124     9.074 f  design_1_i/rcReceiver_0/inst/rcReceiver_CTRL_s_axi_U/int_SBUS_data/p_Val2_6_reg_907[3]_i_1/O
                         net (fo=3, routed)           0.522     9.596    design_1_i/rcReceiver_0/inst/rcReceiver_CTRL_s_axi_U/int_SBUS_data/p_Val2_6_reg_907_reg[7][3]
    SLICE_X34Y35         LUT6 (Prop_lut6_I0_O)        0.124     9.720 f  design_1_i/rcReceiver_0/inst/rcReceiver_CTRL_s_axi_U/int_SBUS_data/x_int_reg[7]_i_4__0/O
                         net (fo=1, routed)           0.641    10.362    design_1_i/rcReceiver_0/inst/rcReceiver_CTRL_s_axi_U/int_SBUS_data/x_int_reg[7]_i_4__0_n_0
    SLICE_X35Y36         LUT6 (Prop_lut6_I5_O)        0.124    10.486 r  design_1_i/rcReceiver_0/inst/rcReceiver_CTRL_s_axi_U/int_SBUS_data/x_int_reg[7]_i_2__1/O
                         net (fo=3, routed)           0.496    10.981    design_1_i/rcReceiver_0/inst/rcReceiver_CTRL_s_axi_U/int_SBUS_data/x_int_reg[7]_i_2__1_n_0
    SLICE_X35Y36         LUT6 (Prop_lut6_I0_O)        0.124    11.105 r  design_1_i/rcReceiver_0/inst/rcReceiver_CTRL_s_axi_U/int_SBUS_data/x_int_reg[3]_i_2__0/O
                         net (fo=2, routed)           0.414    11.519    design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/channels_3_reg[7]
    SLICE_X35Y36         LUT6 (Prop_lut6_I5_O)        0.124    11.643 r  design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/x_int_reg[5]_i_1__0/O
                         net (fo=5, routed)           0.387    12.030    design_1_i/rcReceiver_0/inst/grp_scaleRange_fu_952/ap_CS_iter0_fsm_reg[14]
    SLICE_X34Y36         FDRE                                         r  design_1_i/rcReceiver_0/inst/grp_scaleRange_fu_952/x_int_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8276, routed)        1.491    12.670    design_1_i/rcReceiver_0/inst/grp_scaleRange_fu_952/ap_clk
    SLICE_X34Y36         FDRE                                         r  design_1_i/rcReceiver_0/inst/grp_scaleRange_fu_952/x_int_reg_reg[4]/C
                         clock pessimism              0.230    12.900    
                         clock uncertainty           -0.154    12.746    
    SLICE_X34Y36         FDRE (Setup_fdre_C_R)       -0.524    12.222    design_1_i/rcReceiver_0/inst/grp_scaleRange_fu_952/x_int_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         12.222    
                         arrival time                         -12.030    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (required time - arrival time)
  Source:                 design_1_i/rcReceiver_0/inst/rcReceiver_CTRL_s_axi_U/int_SBUS_data/gen_write[1].mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rcReceiver_0/inst/grp_scaleRange_fu_952/x_int_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.028ns  (logic 3.858ns (42.736%)  route 5.170ns (57.264%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.670ns = ( 12.670 - 10.000 ) 
    Source Clock Delay      (SCD):    3.002ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8276, routed)        1.708     3.002    design_1_i/rcReceiver_0/inst/rcReceiver_CTRL_s_axi_U/int_SBUS_data/ap_clk
    RAMB36_X2Y7          RAMB36E1                                     r  design_1_i/rcReceiver_0/inst/rcReceiver_CTRL_s_axi_U/int_SBUS_data/gen_write[1].mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     5.456 f  design_1_i/rcReceiver_0/inst/rcReceiver_CTRL_s_axi_U/int_SBUS_data/gen_write[1].mem_reg/DOADO[5]
                         net (fo=2, routed)           1.038     6.494    design_1_i/rcReceiver_0/inst/rcReceiver_CTRL_s_axi_U/DOADO[5]
    SLICE_X33Y39         LUT6 (Prop_lut6_I3_O)        0.124     6.618 f  design_1_i/rcReceiver_0/inst/rcReceiver_CTRL_s_axi_U/SBUS_data_load_7_reg_2755[5]_i_2/O
                         net (fo=1, routed)           0.000     6.618    design_1_i/rcReceiver_0/inst/rcReceiver_CTRL_s_axi_U/SBUS_data_load_7_reg_2755[5]_i_2_n_0
    SLICE_X33Y39         MUXF7 (Prop_muxf7_I0_O)      0.238     6.856 f  design_1_i/rcReceiver_0/inst/rcReceiver_CTRL_s_axi_U/SBUS_data_load_7_reg_2755_reg[5]_i_1/O
                         net (fo=19, routed)          0.660     7.516    design_1_i/rcReceiver_0/inst/rcReceiver_CTRL_s_axi_U/int_SBUS_data/int_SBUS_data_shift_reg[0]_3[1]
    SLICE_X33Y35         LUT4 (Prop_lut4_I3_O)        0.298     7.814 f  design_1_i/rcReceiver_0/inst/rcReceiver_CTRL_s_axi_U/int_SBUS_data/p_Val2_s_reg_877[10]_i_2/O
                         net (fo=4, routed)           0.275     8.089    design_1_i/rcReceiver_0/inst/rcReceiver_CTRL_s_axi_U/int_SBUS_data/p_Val2_s_reg_877[10]_i_2_n_0
    SLICE_X33Y35         LUT6 (Prop_lut6_I0_O)        0.124     8.213 r  design_1_i/rcReceiver_0/inst/rcReceiver_CTRL_s_axi_U/int_SBUS_data/x_int_reg[10]_i_2__1/O
                         net (fo=97, routed)          0.738     8.950    design_1_i/rcReceiver_0/inst/rcReceiver_CTRL_s_axi_U/int_SBUS_data/or_cond_fu_1032_p2
    SLICE_X35Y35         LUT3 (Prop_lut3_I1_O)        0.124     9.074 f  design_1_i/rcReceiver_0/inst/rcReceiver_CTRL_s_axi_U/int_SBUS_data/p_Val2_6_reg_907[3]_i_1/O
                         net (fo=3, routed)           0.522     9.596    design_1_i/rcReceiver_0/inst/rcReceiver_CTRL_s_axi_U/int_SBUS_data/p_Val2_6_reg_907_reg[7][3]
    SLICE_X34Y35         LUT6 (Prop_lut6_I0_O)        0.124     9.720 f  design_1_i/rcReceiver_0/inst/rcReceiver_CTRL_s_axi_U/int_SBUS_data/x_int_reg[7]_i_4__0/O
                         net (fo=1, routed)           0.641    10.362    design_1_i/rcReceiver_0/inst/rcReceiver_CTRL_s_axi_U/int_SBUS_data/x_int_reg[7]_i_4__0_n_0
    SLICE_X35Y36         LUT6 (Prop_lut6_I5_O)        0.124    10.486 r  design_1_i/rcReceiver_0/inst/rcReceiver_CTRL_s_axi_U/int_SBUS_data/x_int_reg[7]_i_2__1/O
                         net (fo=3, routed)           0.496    10.981    design_1_i/rcReceiver_0/inst/rcReceiver_CTRL_s_axi_U/int_SBUS_data/x_int_reg[7]_i_2__1_n_0
    SLICE_X35Y36         LUT6 (Prop_lut6_I0_O)        0.124    11.105 r  design_1_i/rcReceiver_0/inst/rcReceiver_CTRL_s_axi_U/int_SBUS_data/x_int_reg[3]_i_2__0/O
                         net (fo=2, routed)           0.414    11.519    design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/channels_3_reg[7]
    SLICE_X35Y36         LUT6 (Prop_lut6_I5_O)        0.124    11.643 r  design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/x_int_reg[5]_i_1__0/O
                         net (fo=5, routed)           0.387    12.030    design_1_i/rcReceiver_0/inst/grp_scaleRange_fu_952/ap_CS_iter0_fsm_reg[14]
    SLICE_X34Y36         FDRE                                         r  design_1_i/rcReceiver_0/inst/grp_scaleRange_fu_952/x_int_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8276, routed)        1.491    12.670    design_1_i/rcReceiver_0/inst/grp_scaleRange_fu_952/ap_clk
    SLICE_X34Y36         FDRE                                         r  design_1_i/rcReceiver_0/inst/grp_scaleRange_fu_952/x_int_reg_reg[5]/C
                         clock pessimism              0.230    12.900    
                         clock uncertainty           -0.154    12.746    
    SLICE_X34Y36         FDRE (Setup_fdre_C_R)       -0.524    12.222    design_1_i/rcReceiver_0/inst/grp_scaleRange_fu_952/x_int_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         12.222    
                         arrival time                         -12.030    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.229ns  (required time - arrival time)
  Source:                 design_1_i/pid_0/inst/p_Val2_9_reg_2713_reg__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pid_0/inst/tmp_27_reg_2778_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.976ns  (logic 4.000ns (44.563%)  route 4.976ns (55.437%))
  Logic Levels:           12  (CARRY4=7 LUT2=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns = ( 12.708 - 10.000 ) 
    Source Clock Delay      (SCD):    3.149ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8276, routed)        1.855     3.149    design_1_i/pid_0/inst/ap_clk
    DSP48_X3Y29          DSP48E1                                      r  design_1_i/pid_0/inst/p_Val2_9_reg_2713_reg__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y29          DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      0.434     3.583 r  design_1_i/pid_0/inst/p_Val2_9_reg_2713_reg__2/P[8]
                         net (fo=2, routed)           1.004     4.586    design_1_i/pid_0/inst/p_Val2_9_reg_2713_reg__2_n_97
    SLICE_X95Y74         LUT2 (Prop_lut2_I0_O)        0.124     4.710 r  design_1_i/pid_0/inst/tmp_27_reg_2778[11]_i_14/O
                         net (fo=1, routed)           0.000     4.710    design_1_i/pid_0/inst/tmp_27_reg_2778[11]_i_14_n_0
    SLICE_X95Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.260 r  design_1_i/pid_0/inst/tmp_27_reg_2778_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.009     5.269    design_1_i/pid_0/inst/tmp_27_reg_2778_reg[11]_i_11_n_0
    SLICE_X95Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.603 r  design_1_i/pid_0/inst/tmp_27_reg_2778_reg[15]_i_45/O[1]
                         net (fo=2, routed)           0.941     6.544    design_1_i/pid_0/inst/p_Val2_9_reg_2713_reg__3[29]
    SLICE_X90Y73         LUT3 (Prop_lut3_I1_O)        0.332     6.876 r  design_1_i/pid_0/inst/tmp_27_reg_2778[11]_i_3/O
                         net (fo=2, routed)           0.679     7.556    design_1_i/pid_0/inst/tmp_27_reg_2778[11]_i_3_n_0
    SLICE_X90Y73         LUT4 (Prop_lut4_I3_O)        0.331     7.887 r  design_1_i/pid_0/inst/tmp_27_reg_2778[11]_i_7/O
                         net (fo=1, routed)           0.000     7.887    design_1_i/pid_0/inst/tmp_27_reg_2778[11]_i_7_n_0
    SLICE_X90Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.263 r  design_1_i/pid_0/inst/tmp_27_reg_2778_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.263    design_1_i/pid_0/inst/tmp_27_reg_2778_reg[11]_i_2_n_0
    SLICE_X90Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.380 r  design_1_i/pid_0/inst/tmp_27_reg_2778_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.009     8.389    design_1_i/pid_0/inst/tmp_27_reg_2778_reg[15]_i_5_n_0
    SLICE_X90Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.506 r  design_1_i/pid_0/inst/tmp_27_reg_2778_reg[15]_i_55/CO[3]
                         net (fo=1, routed)           0.000     8.506    design_1_i/pid_0/inst/tmp_27_reg_2778_reg[15]_i_55_n_0
    SLICE_X90Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.829 r  design_1_i/pid_0/inst/tmp_27_reg_2778_reg[15]_i_43/O[1]
                         net (fo=4, routed)           1.020     9.849    design_1_i/pid_0/inst/tmp_5_fu_1013_p4__0[24]
    SLICE_X89Y74         LUT2 (Prop_lut2_I0_O)        0.306    10.155 r  design_1_i/pid_0/inst/tmp_27_reg_2778[15]_i_15/O
                         net (fo=1, routed)           0.000    10.155    design_1_i/pid_0/inst/tmp_27_reg_2778[15]_i_15_n_0
    SLICE_X89Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.687 r  design_1_i/pid_0/inst/tmp_27_reg_2778_reg[15]_i_4/CO[3]
                         net (fo=17, routed)          0.678    11.365    design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/p_0_out__4[0]
    SLICE_X87Y74         LUT5 (Prop_lut5_I4_O)        0.124    11.489 r  design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/tmp_27_reg_2778[15]_i_1/O
                         net (fo=15, routed)          0.636    12.125    design_1_i/pid_0/inst/tmp_27_reg_27780_in[15]
    SLICE_X88Y74         FDRE                                         r  design_1_i/pid_0/inst/tmp_27_reg_2778_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8276, routed)        1.529    12.708    design_1_i/pid_0/inst/ap_clk
    SLICE_X88Y74         FDRE                                         r  design_1_i/pid_0/inst/tmp_27_reg_2778_reg[11]/C
                         clock pessimism              0.229    12.937    
                         clock uncertainty           -0.154    12.783    
    SLICE_X88Y74         FDRE (Setup_fdre_C_R)       -0.429    12.354    design_1_i/pid_0/inst/tmp_27_reg_2778_reg[11]
  -------------------------------------------------------------------
                         required time                         12.354    
                         arrival time                         -12.125    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.229ns  (required time - arrival time)
  Source:                 design_1_i/pid_0/inst/p_Val2_9_reg_2713_reg__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pid_0/inst/tmp_27_reg_2778_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.976ns  (logic 4.000ns (44.563%)  route 4.976ns (55.437%))
  Logic Levels:           12  (CARRY4=7 LUT2=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns = ( 12.708 - 10.000 ) 
    Source Clock Delay      (SCD):    3.149ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8276, routed)        1.855     3.149    design_1_i/pid_0/inst/ap_clk
    DSP48_X3Y29          DSP48E1                                      r  design_1_i/pid_0/inst/p_Val2_9_reg_2713_reg__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y29          DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      0.434     3.583 r  design_1_i/pid_0/inst/p_Val2_9_reg_2713_reg__2/P[8]
                         net (fo=2, routed)           1.004     4.586    design_1_i/pid_0/inst/p_Val2_9_reg_2713_reg__2_n_97
    SLICE_X95Y74         LUT2 (Prop_lut2_I0_O)        0.124     4.710 r  design_1_i/pid_0/inst/tmp_27_reg_2778[11]_i_14/O
                         net (fo=1, routed)           0.000     4.710    design_1_i/pid_0/inst/tmp_27_reg_2778[11]_i_14_n_0
    SLICE_X95Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.260 r  design_1_i/pid_0/inst/tmp_27_reg_2778_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.009     5.269    design_1_i/pid_0/inst/tmp_27_reg_2778_reg[11]_i_11_n_0
    SLICE_X95Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.603 r  design_1_i/pid_0/inst/tmp_27_reg_2778_reg[15]_i_45/O[1]
                         net (fo=2, routed)           0.941     6.544    design_1_i/pid_0/inst/p_Val2_9_reg_2713_reg__3[29]
    SLICE_X90Y73         LUT3 (Prop_lut3_I1_O)        0.332     6.876 r  design_1_i/pid_0/inst/tmp_27_reg_2778[11]_i_3/O
                         net (fo=2, routed)           0.679     7.556    design_1_i/pid_0/inst/tmp_27_reg_2778[11]_i_3_n_0
    SLICE_X90Y73         LUT4 (Prop_lut4_I3_O)        0.331     7.887 r  design_1_i/pid_0/inst/tmp_27_reg_2778[11]_i_7/O
                         net (fo=1, routed)           0.000     7.887    design_1_i/pid_0/inst/tmp_27_reg_2778[11]_i_7_n_0
    SLICE_X90Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.263 r  design_1_i/pid_0/inst/tmp_27_reg_2778_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.263    design_1_i/pid_0/inst/tmp_27_reg_2778_reg[11]_i_2_n_0
    SLICE_X90Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.380 r  design_1_i/pid_0/inst/tmp_27_reg_2778_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.009     8.389    design_1_i/pid_0/inst/tmp_27_reg_2778_reg[15]_i_5_n_0
    SLICE_X90Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.506 r  design_1_i/pid_0/inst/tmp_27_reg_2778_reg[15]_i_55/CO[3]
                         net (fo=1, routed)           0.000     8.506    design_1_i/pid_0/inst/tmp_27_reg_2778_reg[15]_i_55_n_0
    SLICE_X90Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.829 r  design_1_i/pid_0/inst/tmp_27_reg_2778_reg[15]_i_43/O[1]
                         net (fo=4, routed)           1.020     9.849    design_1_i/pid_0/inst/tmp_5_fu_1013_p4__0[24]
    SLICE_X89Y74         LUT2 (Prop_lut2_I0_O)        0.306    10.155 r  design_1_i/pid_0/inst/tmp_27_reg_2778[15]_i_15/O
                         net (fo=1, routed)           0.000    10.155    design_1_i/pid_0/inst/tmp_27_reg_2778[15]_i_15_n_0
    SLICE_X89Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.687 r  design_1_i/pid_0/inst/tmp_27_reg_2778_reg[15]_i_4/CO[3]
                         net (fo=17, routed)          0.678    11.365    design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/p_0_out__4[0]
    SLICE_X87Y74         LUT5 (Prop_lut5_I4_O)        0.124    11.489 r  design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/tmp_27_reg_2778[15]_i_1/O
                         net (fo=15, routed)          0.636    12.125    design_1_i/pid_0/inst/tmp_27_reg_27780_in[15]
    SLICE_X88Y74         FDRE                                         r  design_1_i/pid_0/inst/tmp_27_reg_2778_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8276, routed)        1.529    12.708    design_1_i/pid_0/inst/ap_clk
    SLICE_X88Y74         FDRE                                         r  design_1_i/pid_0/inst/tmp_27_reg_2778_reg[12]/C
                         clock pessimism              0.229    12.937    
                         clock uncertainty           -0.154    12.783    
    SLICE_X88Y74         FDRE (Setup_fdre_C_R)       -0.429    12.354    design_1_i/pid_0/inst/tmp_27_reg_2778_reg[12]
  -------------------------------------------------------------------
                         required time                         12.354    
                         arrival time                         -12.125    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.229ns  (required time - arrival time)
  Source:                 design_1_i/pid_0/inst/p_Val2_9_reg_2713_reg__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pid_0/inst/tmp_27_reg_2778_reg[13]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.976ns  (logic 4.000ns (44.563%)  route 4.976ns (55.437%))
  Logic Levels:           12  (CARRY4=7 LUT2=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns = ( 12.708 - 10.000 ) 
    Source Clock Delay      (SCD):    3.149ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8276, routed)        1.855     3.149    design_1_i/pid_0/inst/ap_clk
    DSP48_X3Y29          DSP48E1                                      r  design_1_i/pid_0/inst/p_Val2_9_reg_2713_reg__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y29          DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      0.434     3.583 r  design_1_i/pid_0/inst/p_Val2_9_reg_2713_reg__2/P[8]
                         net (fo=2, routed)           1.004     4.586    design_1_i/pid_0/inst/p_Val2_9_reg_2713_reg__2_n_97
    SLICE_X95Y74         LUT2 (Prop_lut2_I0_O)        0.124     4.710 r  design_1_i/pid_0/inst/tmp_27_reg_2778[11]_i_14/O
                         net (fo=1, routed)           0.000     4.710    design_1_i/pid_0/inst/tmp_27_reg_2778[11]_i_14_n_0
    SLICE_X95Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.260 r  design_1_i/pid_0/inst/tmp_27_reg_2778_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.009     5.269    design_1_i/pid_0/inst/tmp_27_reg_2778_reg[11]_i_11_n_0
    SLICE_X95Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.603 r  design_1_i/pid_0/inst/tmp_27_reg_2778_reg[15]_i_45/O[1]
                         net (fo=2, routed)           0.941     6.544    design_1_i/pid_0/inst/p_Val2_9_reg_2713_reg__3[29]
    SLICE_X90Y73         LUT3 (Prop_lut3_I1_O)        0.332     6.876 r  design_1_i/pid_0/inst/tmp_27_reg_2778[11]_i_3/O
                         net (fo=2, routed)           0.679     7.556    design_1_i/pid_0/inst/tmp_27_reg_2778[11]_i_3_n_0
    SLICE_X90Y73         LUT4 (Prop_lut4_I3_O)        0.331     7.887 r  design_1_i/pid_0/inst/tmp_27_reg_2778[11]_i_7/O
                         net (fo=1, routed)           0.000     7.887    design_1_i/pid_0/inst/tmp_27_reg_2778[11]_i_7_n_0
    SLICE_X90Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.263 r  design_1_i/pid_0/inst/tmp_27_reg_2778_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.263    design_1_i/pid_0/inst/tmp_27_reg_2778_reg[11]_i_2_n_0
    SLICE_X90Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.380 r  design_1_i/pid_0/inst/tmp_27_reg_2778_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.009     8.389    design_1_i/pid_0/inst/tmp_27_reg_2778_reg[15]_i_5_n_0
    SLICE_X90Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.506 r  design_1_i/pid_0/inst/tmp_27_reg_2778_reg[15]_i_55/CO[3]
                         net (fo=1, routed)           0.000     8.506    design_1_i/pid_0/inst/tmp_27_reg_2778_reg[15]_i_55_n_0
    SLICE_X90Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.829 r  design_1_i/pid_0/inst/tmp_27_reg_2778_reg[15]_i_43/O[1]
                         net (fo=4, routed)           1.020     9.849    design_1_i/pid_0/inst/tmp_5_fu_1013_p4__0[24]
    SLICE_X89Y74         LUT2 (Prop_lut2_I0_O)        0.306    10.155 r  design_1_i/pid_0/inst/tmp_27_reg_2778[15]_i_15/O
                         net (fo=1, routed)           0.000    10.155    design_1_i/pid_0/inst/tmp_27_reg_2778[15]_i_15_n_0
    SLICE_X89Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.687 r  design_1_i/pid_0/inst/tmp_27_reg_2778_reg[15]_i_4/CO[3]
                         net (fo=17, routed)          0.678    11.365    design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/p_0_out__4[0]
    SLICE_X87Y74         LUT5 (Prop_lut5_I4_O)        0.124    11.489 r  design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/tmp_27_reg_2778[15]_i_1/O
                         net (fo=15, routed)          0.636    12.125    design_1_i/pid_0/inst/tmp_27_reg_27780_in[15]
    SLICE_X88Y74         FDSE                                         r  design_1_i/pid_0/inst/tmp_27_reg_2778_reg[13]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8276, routed)        1.529    12.708    design_1_i/pid_0/inst/ap_clk
    SLICE_X88Y74         FDSE                                         r  design_1_i/pid_0/inst/tmp_27_reg_2778_reg[13]/C
                         clock pessimism              0.229    12.937    
                         clock uncertainty           -0.154    12.783    
    SLICE_X88Y74         FDSE (Setup_fdse_C_S)       -0.429    12.354    design_1_i/pid_0/inst/tmp_27_reg_2778_reg[13]
  -------------------------------------------------------------------
                         required time                         12.354    
                         arrival time                         -12.125    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.229ns  (required time - arrival time)
  Source:                 design_1_i/pid_0/inst/p_Val2_9_reg_2713_reg__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pid_0/inst/tmp_27_reg_2778_reg[14]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.976ns  (logic 4.000ns (44.563%)  route 4.976ns (55.437%))
  Logic Levels:           12  (CARRY4=7 LUT2=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns = ( 12.708 - 10.000 ) 
    Source Clock Delay      (SCD):    3.149ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8276, routed)        1.855     3.149    design_1_i/pid_0/inst/ap_clk
    DSP48_X3Y29          DSP48E1                                      r  design_1_i/pid_0/inst/p_Val2_9_reg_2713_reg__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y29          DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      0.434     3.583 r  design_1_i/pid_0/inst/p_Val2_9_reg_2713_reg__2/P[8]
                         net (fo=2, routed)           1.004     4.586    design_1_i/pid_0/inst/p_Val2_9_reg_2713_reg__2_n_97
    SLICE_X95Y74         LUT2 (Prop_lut2_I0_O)        0.124     4.710 r  design_1_i/pid_0/inst/tmp_27_reg_2778[11]_i_14/O
                         net (fo=1, routed)           0.000     4.710    design_1_i/pid_0/inst/tmp_27_reg_2778[11]_i_14_n_0
    SLICE_X95Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.260 r  design_1_i/pid_0/inst/tmp_27_reg_2778_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.009     5.269    design_1_i/pid_0/inst/tmp_27_reg_2778_reg[11]_i_11_n_0
    SLICE_X95Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.603 r  design_1_i/pid_0/inst/tmp_27_reg_2778_reg[15]_i_45/O[1]
                         net (fo=2, routed)           0.941     6.544    design_1_i/pid_0/inst/p_Val2_9_reg_2713_reg__3[29]
    SLICE_X90Y73         LUT3 (Prop_lut3_I1_O)        0.332     6.876 r  design_1_i/pid_0/inst/tmp_27_reg_2778[11]_i_3/O
                         net (fo=2, routed)           0.679     7.556    design_1_i/pid_0/inst/tmp_27_reg_2778[11]_i_3_n_0
    SLICE_X90Y73         LUT4 (Prop_lut4_I3_O)        0.331     7.887 r  design_1_i/pid_0/inst/tmp_27_reg_2778[11]_i_7/O
                         net (fo=1, routed)           0.000     7.887    design_1_i/pid_0/inst/tmp_27_reg_2778[11]_i_7_n_0
    SLICE_X90Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.263 r  design_1_i/pid_0/inst/tmp_27_reg_2778_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.263    design_1_i/pid_0/inst/tmp_27_reg_2778_reg[11]_i_2_n_0
    SLICE_X90Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.380 r  design_1_i/pid_0/inst/tmp_27_reg_2778_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.009     8.389    design_1_i/pid_0/inst/tmp_27_reg_2778_reg[15]_i_5_n_0
    SLICE_X90Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.506 r  design_1_i/pid_0/inst/tmp_27_reg_2778_reg[15]_i_55/CO[3]
                         net (fo=1, routed)           0.000     8.506    design_1_i/pid_0/inst/tmp_27_reg_2778_reg[15]_i_55_n_0
    SLICE_X90Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.829 r  design_1_i/pid_0/inst/tmp_27_reg_2778_reg[15]_i_43/O[1]
                         net (fo=4, routed)           1.020     9.849    design_1_i/pid_0/inst/tmp_5_fu_1013_p4__0[24]
    SLICE_X89Y74         LUT2 (Prop_lut2_I0_O)        0.306    10.155 r  design_1_i/pid_0/inst/tmp_27_reg_2778[15]_i_15/O
                         net (fo=1, routed)           0.000    10.155    design_1_i/pid_0/inst/tmp_27_reg_2778[15]_i_15_n_0
    SLICE_X89Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.687 r  design_1_i/pid_0/inst/tmp_27_reg_2778_reg[15]_i_4/CO[3]
                         net (fo=17, routed)          0.678    11.365    design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/p_0_out__4[0]
    SLICE_X87Y74         LUT5 (Prop_lut5_I4_O)        0.124    11.489 r  design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/tmp_27_reg_2778[15]_i_1/O
                         net (fo=15, routed)          0.636    12.125    design_1_i/pid_0/inst/tmp_27_reg_27780_in[15]
    SLICE_X88Y74         FDSE                                         r  design_1_i/pid_0/inst/tmp_27_reg_2778_reg[14]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8276, routed)        1.529    12.708    design_1_i/pid_0/inst/ap_clk
    SLICE_X88Y74         FDSE                                         r  design_1_i/pid_0/inst/tmp_27_reg_2778_reg[14]/C
                         clock pessimism              0.229    12.937    
                         clock uncertainty           -0.154    12.783    
    SLICE_X88Y74         FDSE (Setup_fdse_C_S)       -0.429    12.354    design_1_i/pid_0/inst/tmp_27_reg_2778_reg[14]
  -------------------------------------------------------------------
                         required time                         12.354    
                         arrival time                         -12.125    
  -------------------------------------------------------------------
                         slack                                  0.229    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/sect_addr_buf_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.186ns (49.793%)  route 0.188ns (50.207%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8276, routed)        0.636     0.972    design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/ap_clk
    SLICE_X49Y107        FDRE                                         r  design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/sect_addr_buf_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y107        FDRE (Prop_fdre_C_Q)         0.141     1.113 r  design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/sect_addr_buf_reg[16]/Q
                         net (fo=1, routed)           0.188     1.301    design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/sect_addr_buf_reg_n_0_[16]
    SLICE_X53Y106        LUT3 (Prop_lut3_I0_O)        0.045     1.346 r  design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/could_multi_bursts.awaddr_buf[16]_i_1__0/O
                         net (fo=1, routed)           0.000     1.346    design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/awaddr_tmp[16]
    SLICE_X53Y106        FDRE                                         r  design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8276, routed)        0.906     1.272    design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/ap_clk
    SLICE_X53Y106        FDRE                                         r  design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[16]/C
                         clock pessimism             -0.039     1.233    
    SLICE_X53Y106        FDRE (Hold_fdre_C_D)         0.091     1.324    design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.324    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/sect_addr_buf_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.229ns (54.216%)  route 0.193ns (45.784%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8276, routed)        0.554     0.890    design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/ap_clk
    SLICE_X48Y92         FDRE                                         r  design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/sect_addr_buf_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y92         FDRE (Prop_fdre_C_Q)         0.128     1.018 r  design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/sect_addr_buf_reg[29]/Q
                         net (fo=1, routed)           0.193     1.211    design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/sect_addr_buf_reg_n_0_[29]
    SLICE_X50Y92         LUT3 (Prop_lut3_I0_O)        0.101     1.312 r  design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/could_multi_bursts.awaddr_buf[29]_i_1/O
                         net (fo=1, routed)           0.000     1.312    design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/awaddr_tmp[29]
    SLICE_X50Y92         FDRE                                         r  design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8276, routed)        0.819     1.185    design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/ap_clk
    SLICE_X50Y92         FDRE                                         r  design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[29]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X50Y92         FDRE (Hold_fdre_C_D)         0.131     1.281    design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.281    
                         arrival time                           1.312    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/sect_addr_buf_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.510%)  route 0.197ns (51.490%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8276, routed)        0.636     0.972    design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/ap_clk
    SLICE_X49Y108        FDRE                                         r  design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/sect_addr_buf_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y108        FDRE (Prop_fdre_C_Q)         0.141     1.113 r  design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/sect_addr_buf_reg[23]/Q
                         net (fo=1, routed)           0.197     1.310    design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/sect_addr_buf_reg_n_0_[23]
    SLICE_X51Y108        LUT3 (Prop_lut3_I0_O)        0.045     1.355 r  design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/could_multi_bursts.awaddr_buf[23]_i_1__0/O
                         net (fo=1, routed)           0.000     1.355    design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/awaddr_tmp[23]
    SLICE_X51Y108        FDRE                                         r  design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8276, routed)        0.905     1.271    design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/ap_clk
    SLICE_X51Y108        FDRE                                         r  design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[23]/C
                         clock pessimism             -0.039     1.232    
    SLICE_X51Y108        FDRE (Hold_fdre_C_D)         0.091     1.323    design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.323    
                         arrival time                           1.355    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/fifo_rreq/empty_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/fifo_rreq_valid_buf_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.221%)  route 0.128ns (43.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8276, routed)        0.639     0.975    design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/fifo_rreq/ap_clk
    SLICE_X42Y100        FDRE                                         r  design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/fifo_rreq/empty_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y100        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/fifo_rreq/empty_n_reg/Q
                         net (fo=6, routed)           0.128     1.267    design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/fifo_rreq_valid
    SLICE_X40Y99         FDRE                                         r  design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/fifo_rreq_valid_buf_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8276, routed)        0.825     1.191    design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/ap_clk
    SLICE_X40Y99         FDRE                                         r  design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/fifo_rreq_valid_buf_reg/C
                         clock pessimism             -0.035     1.156    
    SLICE_X40Y99         FDRE (Hold_fdre_C_D)         0.075     1.231    design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/fifo_rreq_valid_buf_reg
  -------------------------------------------------------------------
                         required time                         -1.231    
                         arrival time                           1.267    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/sect_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/sect_addr_buf_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.246ns (51.288%)  route 0.234ns (48.712%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8276, routed)        0.557     0.893    design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/ap_clk
    SLICE_X42Y99         FDRE                                         r  design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/sect_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y99         FDRE (Prop_fdre_C_Q)         0.148     1.041 r  design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/sect_cnt_reg[7]/Q
                         net (fo=4, routed)           0.234     1.274    design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/sect_cnt_reg_n_0_[7]
    SLICE_X45Y100        LUT2 (Prop_lut2_I0_O)        0.098     1.372 r  design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/sect_addr_buf[19]_i_1__0/O
                         net (fo=1, routed)           0.000     1.372    design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/sect_addr_buf[19]_i_1__0_n_0
    SLICE_X45Y100        FDRE                                         r  design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/sect_addr_buf_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8276, routed)        0.911     1.277    design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/ap_clk
    SLICE_X45Y100        FDRE                                         r  design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/sect_addr_buf_reg[19]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X45Y100        FDRE (Hold_fdre_C_D)         0.092     1.334    design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/sect_addr_buf_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.334    
                         arrival time                           1.372    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.644%)  route 0.127ns (47.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.996ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8276, routed)        0.660     0.996    design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/ap_clk
    SLICE_X57Y100        FDRE                                         r  design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y100        FDRE (Prop_fdre_C_Q)         0.141     1.137 r  design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[23]/Q
                         net (fo=3, routed)           0.127     1.264    design_1_i/ps7_0_axi_periph/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awaddr[23]
    SLICE_X55Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8276, routed)        0.846     1.212    design_1_i/ps7_0_axi_periph/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X55Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[23]/C
                         clock pessimism             -0.035     1.177    
    SLICE_X55Y99         FDRE (Hold_fdre_C_D)         0.047     1.224    design_1_i/ps7_0_axi_periph/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.264    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_1_i/rcReceiver_0/inst/reg_972_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rcReceiver_0/inst/channels_10_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.407%)  route 0.226ns (61.593%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8276, routed)        0.559     0.895    design_1_i/rcReceiver_0/inst/ap_clk
    SLICE_X49Y38         FDRE                                         r  design_1_i/rcReceiver_0/inst/reg_972_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y38         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  design_1_i/rcReceiver_0/inst/reg_972_reg[2]/Q
                         net (fo=7, routed)           0.226     1.262    design_1_i/rcReceiver_0/inst/tmp_2_fu_1040_p3[2]
    SLICE_X51Y36         FDRE                                         r  design_1_i/rcReceiver_0/inst/channels_10_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8276, routed)        0.820     1.186    design_1_i/rcReceiver_0/inst/ap_clk
    SLICE_X51Y36         FDRE                                         r  design_1_i/rcReceiver_0/inst/channels_10_reg[4]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X51Y36         FDRE (Hold_fdre_C_D)         0.070     1.221    design_1_i/rcReceiver_0/inst/channels_10_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/AXI_UART_DRIVER_0/inst/cycle_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_UART_DRIVER_0/inst/cycle_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.392ns (77.332%)  route 0.115ns (22.668%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8276, routed)        0.559     0.895    design_1_i/AXI_UART_DRIVER_0/inst/ap_clk
    SLICE_X35Y99         FDRE                                         r  design_1_i/AXI_UART_DRIVER_0/inst/cycle_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y99         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  design_1_i/AXI_UART_DRIVER_0/inst/cycle_count_reg[8]/Q
                         net (fo=2, routed)           0.114     1.150    design_1_i/AXI_UART_DRIVER_0/inst/cycle_count_reg[8]
    SLICE_X35Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.347 r  design_1_i/AXI_UART_DRIVER_0/inst/cycle_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.348    design_1_i/AXI_UART_DRIVER_0/inst/cycle_count_reg[8]_i_1_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.402 r  design_1_i/AXI_UART_DRIVER_0/inst/cycle_count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.402    design_1_i/AXI_UART_DRIVER_0/inst/cycle_count_reg[12]_i_1_n_7
    SLICE_X35Y100        FDRE                                         r  design_1_i/AXI_UART_DRIVER_0/inst/cycle_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8276, routed)        0.912     1.278    design_1_i/AXI_UART_DRIVER_0/inst/ap_clk
    SLICE_X35Y100        FDRE                                         r  design_1_i/AXI_UART_DRIVER_0/inst/cycle_count_reg[12]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X35Y100        FDRE (Hold_fdre_C_D)         0.105     1.348    design_1_i/AXI_UART_DRIVER_0/inst/cycle_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.348    
                         arrival time                           1.402    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8276, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y101        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/Q
                         net (fo=1, routed)           0.110     1.243    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[15]
    SLICE_X26Y101        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8276, routed)        0.930     1.296    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y101        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
                         clock pessimism             -0.291     1.005    
    SLICE_X26Y101        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.188    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -1.188    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/sect_addr_buf_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.230ns (54.461%)  route 0.192ns (45.539%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8276, routed)        0.636     0.972    design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/ap_clk
    SLICE_X49Y108        FDRE                                         r  design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/sect_addr_buf_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y108        FDRE (Prop_fdre_C_Q)         0.128     1.100 r  design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/sect_addr_buf_reg[27]/Q
                         net (fo=1, routed)           0.192     1.292    design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/sect_addr_buf_reg_n_0_[27]
    SLICE_X53Y107        LUT3 (Prop_lut3_I0_O)        0.102     1.394 r  design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/could_multi_bursts.awaddr_buf[27]_i_1__0/O
                         net (fo=1, routed)           0.000     1.394    design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/awaddr_tmp[27]
    SLICE_X53Y107        FDRE                                         r  design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8276, routed)        0.905     1.271    design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/ap_clk
    SLICE_X53Y107        FDRE                                         r  design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[27]/C
                         clock pessimism             -0.039     1.232    
    SLICE_X53Y107        FDRE (Hold_fdre_C_D)         0.107     1.339    design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.339    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  0.055    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y23    design_1_i/pid_0/inst/p_0_out__6/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y31    design_1_i/pid_0/inst/p_Val2_21_reg_2768_reg__2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y29    design_1_i/pid_0/inst/p_Val2_9_reg_2713_reg__2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y19    design_1_i/pid_0/inst/p_Val2_50_reg_2869_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y21    design_1_i/pid_0/inst/p_Val2_53_reg_2889_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y23    design_1_i/pid_0/inst/p_Val2_41_reg_2879_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y19    design_1_i/pid_0/inst/p_Val2_41_reg_2879_reg__2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y13    design_1_i/rcReceiver_0/inst/grp_scaleRange_fu_952/rcReceiver_mul_43bkb_U1/rcReceiver_mul_43bkb_MulnS_0_U/p_reg__2__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y25    design_1_i/pid_0/inst/p_Val2_51_reg_2884_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y21    design_1_i/pid_0/inst/p_Val2_43_reg_2854_reg__0/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X42Y104  design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][0]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X42Y104  design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][1]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X42Y104  design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][2]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X42Y105  design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][32]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X42Y104  design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][3]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X42Y104  design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][4]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X62Y75   design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/fifo_resp/mem_reg[14][0]_srl15/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X62Y75   design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/fifo_resp/mem_reg[14][1]_srl15/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y78   design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][0]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y78   design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][1]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X62Y75   design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/fifo_resp/mem_reg[14][0]_srl15/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X62Y75   design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/fifo_resp/mem_reg[14][1]_srl15/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y99   design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/fifo_rreq/mem_reg[4][0]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y100  design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/fifo_rreq/mem_reg[4][10]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y99   design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/fifo_rreq/mem_reg[4][1]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y99   design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/fifo_rreq/mem_reg[4][2]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y100  design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/fifo_rreq/mem_reg[4][32]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X50Y78   design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][32]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y84   design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][0]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y84   design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][1]_srl5/CLK



