{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.663158",
   "Default View_TopLeft":"-97,0",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS
#  -string -flagsOSRD
preplace port DDR_0 -pg 1 -lvl 5 -x 1540 -y 390 -defaultsOSRD
preplace port FIXED_IO_0 -pg 1 -lvl 5 -x 1540 -y 410 -defaultsOSRD
preplace port HOLO_UART -pg 1 -lvl 5 -x 1540 -y 620 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 3 -x 1120 -y 490 -defaultsOSRD
preplace inst blk_mem_gen_0 -pg 1 -lvl 4 -x 1420 -y 260 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 1 -x 230 -y 440 -defaultsOSRD
preplace inst ps7_0_axi_periph -pg 1 -lvl 2 -x 680 -y 590 -defaultsOSRD
preplace inst rst_ps7_0_50M -pg 1 -lvl 1 -x 230 -y 660 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 1 -x 230 -y 250 -defaultsOSRD
preplace inst RAM_Controller_0 -pg 1 -lvl 2 -x 680 -y 190 -defaultsOSRD
preplace inst axi_uartlite_0 -pg 1 -lvl 3 -x 1120 -y 630 -defaultsOSRD
preplace inst Dijkstra_algorithm_0 -pg 1 -lvl 3 -x 1120 -y 140 -defaultsOSRD
preplace netloc Dijkstra_algorithm_0_addr_ram_ext 1 1 3 450 10 NJ 10 1290
preplace netloc Dijkstra_algorithm_0_din_ram_ext 1 1 3 460 20 NJ 20 1280
preplace netloc Dijkstra_algorithm_0_en_ram_ext 1 1 3 470 30 960J 240 1290
preplace netloc Dijkstra_algorithm_0_we_ram_ext 1 1 3 460 350 910J 260 1280
preplace netloc RAM_Controller_0_addr_ram 1 2 2 950 270 1300J
preplace netloc RAM_Controller_0_busy_ram_dijkstra 1 2 1 N 140
preplace netloc RAM_Controller_0_data_ram_dijkstra 1 2 1 N 120
preplace netloc RAM_Controller_0_din_ram 1 2 2 920 280 1320J
preplace netloc RAM_Controller_0_en_ram 1 2 2 900 310 NJ
preplace netloc RAM_Controller_0_we_ram 1 2 2 880 330 NJ
preplace netloc blk_mem_gen_0_doutb 1 1 3 470 360 920J 290 NJ
preplace netloc processing_system7_0_FCLK_CLK0 1 0 4 20 550 440 420 930 250 N
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 2 30 560 410
preplace netloc rst_ps7_0_50M_peripheral_aresetn 1 1 2 420 430 940
preplace netloc xlconstant_0_dout 1 1 1 N 250
preplace netloc axi_uartlite_0_UART 1 3 2 NJ 620 NJ
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 3 1 1310 190n
preplace netloc ps7_0_axi_periph_M01_AXI 1 2 1 960 470n
preplace netloc ps7_0_axi_periph_M00_AXI 1 2 1 890 100n
preplace netloc ps7_0_axi_periph_M02_AXI 1 2 1 N 610
preplace netloc processing_system7_0_DDR 1 1 4 NJ 390 NJ 390 NJ 390 NJ
preplace netloc processing_system7_0_FIXED_IO 1 1 4 NJ 410 NJ 410 NJ 410 NJ
preplace netloc processing_system7_0_M_AXI_GP0 1 1 1 430 450n
levelinfo -pg 1 0 230 680 1120 1420 1540
pagesize -pg 1 -db -bbox -sgen 0 0 1660 760
"
}
{
   "da_axi4_cnt":"1",
   "da_board_cnt":"1"
}
