{"Source Block": ["hdl/library/axi_jesd_gt/axi_jesd_gt.v@361:371@HdlIdDef", "  wire                                          up_wreq_s;\n  wire    [ 13:0]                               up_waddr_s;\n  wire    [ 31:0]                               up_wdata_s;\n  wire                                          up_wack_s;\n  wire                                          up_rreq_s;\n  wire    [ 13:0]                               up_raddr_s;\n  wire    [ 31:0]                               up_rdata_s;\n  wire                                          up_rack_s;\n\n  // debug interface\n\n"], "Clone Blocks": [["hdl/library/axi_ad9643/axi_ad9643.v@185:195", "  wire    [31:0]  up_rdata_s[0:3];\n  wire            up_rack_s[0:3];\n  wire            up_wack_s[0:3];\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n\n  // signal name changes\n\n"], ["hdl/library/axi_ad9625/axi_ad9625.v@146:156", "  wire            up_adc_pn_oos_s;\n  wire            up_adc_or_s;\n  wire    [ 31:0] up_rdata_s[0:1];\n  wire            up_rack_s[0:1];\n  wire            up_wack_s[0:1];\n  wire            up_wreq_s;\n  wire    [ 13:0] up_waddr_s;\n  wire    [ 31:0] up_wdata_s;\n  wire            up_rreq_s;\n  wire    [ 13:0] up_raddr_s;\n\n"], ["hdl/library/axi_ad9739a/axi_ad9739a.v@160:170", "  wire    [ 15:0]   dac_data_15_s;\n  wire              dac_status_s;\n  wire              up_wreq_s;\n  wire    [ 13:0]   up_waddr_s;\n  wire    [ 31:0]   up_wdata_s;\n  wire              up_wack_s;\n  wire              up_rreq_s;\n  wire    [ 13:0]   up_raddr_s;\n  wire    [ 31:0]   up_rdata_s;\n  wire              up_rack_s;\n\n"], ["hdl/library/util_pmod_fmeter/util_pmod_fmeter.v@104:114", "  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_rdata_s;\n  wire            up_rack_s;\n  wire            up_wack_s;\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n\n  wire    [31:0]  signal_freq_s;\n\n  //defaults\n"], ["hdl/library/axi_ad9739a/axi_ad9739a.v@163:173", "  wire    [ 13:0]   up_waddr_s;\n  wire    [ 31:0]   up_wdata_s;\n  wire              up_wack_s;\n  wire              up_rreq_s;\n  wire    [ 13:0]   up_raddr_s;\n  wire    [ 31:0]   up_rdata_s;\n  wire              up_rack_s;\n\n  // signal name changes\n\n  assign up_clk = s_axi_aclk;\n"], ["hdl/library/axi_ad9144/axi_ad9144.v@169:179", "  wire    [ 15:0]                           dac_data_3_2_s;\n  wire    [ 15:0]                           dac_data_3_3_s;\n  wire                                      up_wreq_s;\n  wire    [ 13:0]                           up_waddr_s;\n  wire    [ 31:0]                           up_wdata_s;\n  wire                                      up_wack_s;\n  wire                                      up_rreq_s;\n  wire    [ 13:0]                           up_raddr_s;\n  wire    [ 31:0]                           up_rdata_s;\n  wire                                      up_rack_s;\n\n"], ["hdl/library/axi_ad9122/axi_ad9122.v@184:194", "  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_wack_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_rdata_s;\n  wire            up_rack_s;\n\n  // signal name changes\n\n"], ["hdl/library/axi_ad9652/axi_ad9652.v@183:193", "  wire            up_rack_s[0:3];\n  wire            up_wack_s[0:3];\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n\n  // signal name changes\n\n  assign up_clk = s_axi_aclk;\n"], ["hdl/library/util_pmod_fmeter/util_pmod_fmeter.v@101:111", "  wire            up_rstn;\n  wire            reset;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_rdata_s;\n  wire            up_rack_s;\n  wire            up_wack_s;\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n\n"], ["hdl/library/util_pmod_fmeter/util_pmod_fmeter.v@99:109", "\n  wire            up_clk;\n  wire            up_rstn;\n  wire            reset;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_rdata_s;\n  wire            up_rack_s;\n  wire            up_wack_s;\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n"], ["hdl/library/axi_jesd_gt/axi_jesd_gt.v@359:369", "  wire                                          up_es_dmaerr_s;\n  wire                                          up_es_status_s;\n  wire                                          up_wreq_s;\n  wire    [ 13:0]                               up_waddr_s;\n  wire    [ 31:0]                               up_wdata_s;\n  wire                                          up_wack_s;\n  wire                                          up_rreq_s;\n  wire    [ 13:0]                               up_raddr_s;\n  wire    [ 31:0]                               up_rdata_s;\n  wire                                          up_rack_s;\n\n"], ["hdl/library/axi_mc_current_monitor/axi_mc_current_monitor.v@101:111", "\n// internal signals\n\nwire            up_rreq_s;\nwire            up_wreq_s;\nwire    [13:0]  up_waddr_s;\nwire    [13:0]  up_raddr_s;\nwire    [31:0]  up_wdata_s;\nwire    [31:0]  up_adc_common_rdata_s;\nwire            up_adc_common_ack_s;\nwire    [31:0]  up_rdata_0_s;\n"], ["hdl/library/axi_ad9467/axi_ad9467.v@161:171", "  wire            up_status_pn_oos_s;\n  wire            up_status_or_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_rdata_s[0:2];\n  wire            up_rack_s[0:2];\n  wire            up_wack_s[0:2];\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n\n"], ["hdl/library/axi_ad9265/axi_ad9265.v@169:179", "  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_rdata_s[0:2];\n  wire            up_rack_s[0:2];\n  wire            up_wack_s[0:2];\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_rreq_s;\n\n  // signal name changes\n\n"], ["hdl/library/axi_hdmi_tx/axi_hdmi_tx.v@182:192", "\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_wack_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_rdata_s;\n  wire            up_rack_s;\n  wire            hdmi_full_range_s;\n  wire            hdmi_csc_bypass_s;\n"], ["hdl/library/axi_ad9625/axi_ad9625.v@147:157", "  wire            up_adc_or_s;\n  wire    [ 31:0] up_rdata_s[0:1];\n  wire            up_rack_s[0:1];\n  wire            up_wack_s[0:1];\n  wire            up_wreq_s;\n  wire    [ 13:0] up_waddr_s;\n  wire    [ 31:0] up_wdata_s;\n  wire            up_rreq_s;\n  wire    [ 13:0] up_raddr_s;\n\n  // signal name changes\n"], ["hdl/library/axi_ad9144/axi_ad9144.v@173:183", "  wire    [ 31:0]                           up_wdata_s;\n  wire                                      up_wack_s;\n  wire                                      up_rreq_s;\n  wire    [ 13:0]                           up_raddr_s;\n  wire    [ 31:0]                           up_rdata_s;\n  wire                                      up_rack_s;\n\n  // signal name changes\n\n  assign up_clk = s_axi_aclk;\n  assign up_rstn = s_axi_aresetn;\n"], ["hdl/library/axi_mc_controller/axi_mc_controller.v@147:157", "\n// internal signals\n\nwire            up_rreq_s;\nwire            up_wreq_s;\nwire    [13:0]  up_raddr_s;\nwire    [13:0]  up_waddr_s;\nwire    [31:0]  up_wdata_s;\nwire    [31:0]  up_adc_common_rdata_s;\nwire    [31:0]  up_control_rdata_s;\nwire    [31:0]  rdata_c0_s;\n"], ["hdl/library/axi_ad6676/axi_ad6676.v@154:164", "  wire            up_rack_s[0:2];\n  wire            up_wack_s[0:2];\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n\n  // signal name changes\n\n  assign up_clk = s_axi_aclk;\n"], ["hdl/library/util_pmod_fmeter/util_pmod_fmeter.v@98:108", "  // internal signals\n\n  wire            up_clk;\n  wire            up_rstn;\n  wire            reset;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_rdata_s;\n  wire            up_rack_s;\n  wire            up_wack_s;\n  wire            up_wreq_s;\n"], ["hdl/library/axi_hdmi_rx/axi_hdmi_rx.v@117:127", "\n  // internal signals\n\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_wack_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_rdata_s;\n  wire            up_rack_s;\n"], ["hdl/library/axi_ad9739a/axi_ad9739a.v@161:171", "  wire              dac_status_s;\n  wire              up_wreq_s;\n  wire    [ 13:0]   up_waddr_s;\n  wire    [ 31:0]   up_wdata_s;\n  wire              up_wack_s;\n  wire              up_rreq_s;\n  wire    [ 13:0]   up_raddr_s;\n  wire    [ 31:0]   up_rdata_s;\n  wire              up_rack_s;\n\n  // signal name changes\n"], ["hdl/library/axi_ad9152/axi_ad9152.v@143:153", "  wire    [ 15:0]   dac_data_1_2_s;\n  wire    [ 15:0]   dac_data_1_3_s;\n  wire              up_wreq_s;\n  wire    [ 13:0]   up_waddr_s;\n  wire    [ 31:0]   up_wdata_s;\n  wire              up_wack_s;\n  wire              up_rreq_s;\n  wire    [ 13:0]   up_raddr_s;\n  wire    [ 31:0]   up_rdata_s;\n  wire              up_rack_s;\n\n"], ["hdl/library/axi_ad9152/axi_ad9152.v@147:157", "  wire    [ 31:0]   up_wdata_s;\n  wire              up_wack_s;\n  wire              up_rreq_s;\n  wire    [ 13:0]   up_raddr_s;\n  wire    [ 31:0]   up_rdata_s;\n  wire              up_rack_s;\n\n  // signal name changes\n\n  assign up_clk = s_axi_aclk;\n  assign up_rstn = s_axi_aresetn;\n"], ["hdl/library/axi_ad9152/axi_ad9152.v@146:156", "  wire    [ 13:0]   up_waddr_s;\n  wire    [ 31:0]   up_wdata_s;\n  wire              up_wack_s;\n  wire              up_rreq_s;\n  wire    [ 13:0]   up_raddr_s;\n  wire    [ 31:0]   up_rdata_s;\n  wire              up_rack_s;\n\n  // signal name changes\n\n  assign up_clk = s_axi_aclk;\n"], ["hdl/library/axi_ad9671/axi_ad9671.v@163:173", "  wire    [ 13:0]                       up_waddr_s;\n  wire    [ 31:0]                       up_wdata_s;\n  wire                                  up_rreq_s;\n  wire    [ 13:0]                       up_raddr_s;\n  wire    [ 31:0]                       up_rdata_s[8:0];\n  wire                                  up_rack_s[8:0];\n  wire                                  up_wack_s[8:0];\n  wire    [ 31:0]                       adc_start_code;\n  wire                                  adc_sync;\n\n  // signal name changes\n"], ["hdl/library/axi_ad6676/axi_ad6676.v@152:162", "  wire    [ 1:0]  up_status_or_s;\n  wire    [31:0]  up_rdata_s[0:2];\n  wire            up_rack_s[0:2];\n  wire            up_wack_s[0:2];\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n\n  // signal name changes\n"], ["hdl/library/axi_generic_adc/axi_generic_adc.v@39:49", "\n// internal signals\n\nwire        up_sel_s;\nwire        up_wr_s;\nwire [13:0] up_addr_s;\nwire [31:0] up_wdata_s;\nwire [31:0] up_rdata_s[0:NUM_CHANNELS];\nwire        up_rack_s[0:NUM_CHANNELS];\nwire        up_wack_s[0:NUM_CHANNELS];\n\n"], ["hdl/library/util_pmod_fmeter/util_pmod_fmeter.v@100:110", "  wire            up_clk;\n  wire            up_rstn;\n  wire            reset;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_rdata_s;\n  wire            up_rack_s;\n  wire            up_wack_s;\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n"], ["hdl/library/axi_ad9625/axi_ad9625.v@150:160", "  wire            up_wack_s[0:1];\n  wire            up_wreq_s;\n  wire    [ 13:0] up_waddr_s;\n  wire    [ 31:0] up_wdata_s;\n  wire            up_rreq_s;\n  wire    [ 13:0] up_raddr_s;\n\n  // signal name changes\n\n  assign up_clk = s_axi_aclk;\n  assign up_rstn = s_axi_aresetn;\n"], ["hdl/library/axi_ad9467/axi_ad9467.v@163:173", "  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_rdata_s[0:2];\n  wire            up_rack_s[0:2];\n  wire            up_wack_s[0:2];\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n\n  //defaults\n\n"], ["hdl/library/axi_ad9152/axi_ad9152.v@145:155", "  wire              up_wreq_s;\n  wire    [ 13:0]   up_waddr_s;\n  wire    [ 31:0]   up_wdata_s;\n  wire              up_wack_s;\n  wire              up_rreq_s;\n  wire    [ 13:0]   up_raddr_s;\n  wire    [ 31:0]   up_rdata_s;\n  wire              up_rack_s;\n\n  // signal name changes\n\n"], ["hdl/library/axi_clkgen/axi_clkgen.v@120:130", "  wire            up_drp_ready_s;\n  wire            up_drp_locked_s;\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_wack_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_rdata_s;\n  wire            up_rack_s;\n\n"], ["hdl/library/axi_ad9234/axi_ad9234.v@153:163", "  wire    [31:0]  up_rdata_s[0:2];\n  wire            up_rack_s[0:2];\n  wire            up_wack_s[0:2];\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n\n  // signal name changes\n\n"], ["hdl/library/axi_ad9680/axi_ad9680.v@156:166", "  wire            up_rack_s[0:2];\n  wire            up_wack_s[0:2];\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n\n  // signal name changes\n\n  assign up_clk = s_axi_aclk;\n"], ["hdl/library/axi_ad9361/axi_ad9361.v@302:312", "  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_wack_rx_s;\n  wire            up_wack_tx_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_rdata_rx_s;\n  wire            up_rack_rx_s;\n  wire    [31:0]  up_rdata_tx_s;\n  wire            up_rack_tx_s;\n"], ["hdl/library/axi_hdmi_rx/axi_hdmi_rx.v@115:125", "  output  [31:0]  s_axi_rdata;\n  input           s_axi_rready;\n\n  // internal signals\n\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_wack_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n"], ["hdl/library/axi_ad9739a/axi_ad9739a.v@162:172", "  wire              up_wreq_s;\n  wire    [ 13:0]   up_waddr_s;\n  wire    [ 31:0]   up_wdata_s;\n  wire              up_wack_s;\n  wire              up_rreq_s;\n  wire    [ 13:0]   up_raddr_s;\n  wire    [ 31:0]   up_rdata_s;\n  wire              up_rack_s;\n\n  // signal name changes\n\n"], ["hdl/library/axi_ad9434/axi_ad9434.v@135:145", "  wire            mmcm_rst;\n  wire            up_clk;\n  wire            adc_clk;\n\n  // internal signals\n  wire            up_wreq_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire    [31:0]  up_rdata_s;\n"], ["hdl/library/axi_ad9643/axi_ad9643.v@186:196", "  wire            up_rack_s[0:3];\n  wire            up_wack_s[0:3];\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n\n  // signal name changes\n\n  assign up_clk = s_axi_aclk;\n"], ["hdl/library/axi_mc_controller/axi_mc_controller.v@146:156", "wire            up_clk;\n\n// internal signals\n\nwire            up_rreq_s;\nwire            up_wreq_s;\nwire    [13:0]  up_raddr_s;\nwire    [13:0]  up_waddr_s;\nwire    [31:0]  up_wdata_s;\nwire    [31:0]  up_adc_common_rdata_s;\nwire    [31:0]  up_control_rdata_s;\n"], ["hdl/library/axi_ad9652/axi_ad9652.v@181:191", "  wire            delay_locked_s;\n  wire    [31:0]  up_rdata_s[0:3];\n  wire            up_rack_s[0:3];\n  wire            up_wack_s[0:3];\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n\n  // signal name changes\n"], ["hdl/library/axi_ad9467/axi_ad9467.v@162:172", "  wire            up_status_or_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_rdata_s[0:2];\n  wire            up_rack_s[0:2];\n  wire            up_wack_s[0:2];\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n\n  //defaults\n"], ["hdl/library/axi_ad9234/axi_ad9234.v@155:165", "  wire            up_wack_s[0:2];\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n\n  // signal name changes\n\n  assign up_clk = s_axi_aclk;\n  assign up_rstn = s_axi_aresetn;\n"], ["hdl/library/axi_clkgen/axi_clkgen.v@122:132", "  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_wack_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_rdata_s;\n  wire            up_rack_s;\n\n  // signal name changes\n\n"], ["hdl/library/axi_mc_controller/axi_mc_controller.v@145:155", "wire            up_rstn;\nwire            up_clk;\n\n// internal signals\n\nwire            up_rreq_s;\nwire            up_wreq_s;\nwire    [13:0]  up_raddr_s;\nwire    [13:0]  up_waddr_s;\nwire    [31:0]  up_wdata_s;\nwire    [31:0]  up_adc_common_rdata_s;\n"], ["hdl/library/axi_ad9434/axi_ad9434.v@138:148", "\n  // internal signals\n  wire            up_wreq_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire    [31:0]  up_rdata_s;\n  wire            up_wack_s;\n  wire            up_rack_s;\n\n"], ["hdl/library/axi_hdmi_rx/axi_hdmi_rx.v@119:129", "\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_wack_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_rdata_s;\n  wire            up_rack_s;\n  wire            hdmi_edge_sel_s;\n  wire            hdmi_bgr_s;\n"], ["hdl/library/axi_ad9144/axi_ad9144.v@172:182", "  wire    [ 13:0]                           up_waddr_s;\n  wire    [ 31:0]                           up_wdata_s;\n  wire                                      up_wack_s;\n  wire                                      up_rreq_s;\n  wire    [ 13:0]                           up_raddr_s;\n  wire    [ 31:0]                           up_rdata_s;\n  wire                                      up_rack_s;\n\n  // signal name changes\n\n  assign up_clk = s_axi_aclk;\n"], ["hdl/library/axi_ad9122/axi_ad9122.v@183:193", "  wire            up_drp_locked_s;\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_wack_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_rdata_s;\n  wire            up_rack_s;\n\n  // signal name changes\n"], ["hdl/library/axi_ad9265/axi_ad9265.v@171:181", "  wire            up_rack_s[0:2];\n  wire            up_wack_s[0:2];\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_rreq_s;\n\n  // signal name changes\n\n  assign up_clk = s_axi_aclk;\n  assign up_rstn = s_axi_aresetn;\n"], ["hdl/library/axi_mc_current_monitor/axi_mc_current_monitor.v@102:112", "// internal signals\n\nwire            up_rreq_s;\nwire            up_wreq_s;\nwire    [13:0]  up_waddr_s;\nwire    [13:0]  up_raddr_s;\nwire    [31:0]  up_wdata_s;\nwire    [31:0]  up_adc_common_rdata_s;\nwire            up_adc_common_ack_s;\nwire    [31:0]  up_rdata_0_s;\nwire    [31:0]  up_rdata_1_s;\n"], ["hdl/library/axi_ad9265/axi_ad9265.v@168:178", "  wire            delay_locked_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_rdata_s[0:2];\n  wire            up_rack_s[0:2];\n  wire            up_wack_s[0:2];\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_rreq_s;\n\n  // signal name changes\n"], ["hdl/library/axi_ad9122/axi_ad9122.v@182:192", "  wire            up_drp_ready_s;\n  wire            up_drp_locked_s;\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_wack_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_rdata_s;\n  wire            up_rack_s;\n\n"], ["hdl/library/axi_ad9144/axi_ad9144.v@170:180", "  wire    [ 15:0]                           dac_data_3_3_s;\n  wire                                      up_wreq_s;\n  wire    [ 13:0]                           up_waddr_s;\n  wire    [ 31:0]                           up_wdata_s;\n  wire                                      up_wack_s;\n  wire                                      up_rreq_s;\n  wire    [ 13:0]                           up_raddr_s;\n  wire    [ 31:0]                           up_rdata_s;\n  wire                                      up_rack_s;\n\n  // signal name changes\n"], ["hdl/library/axi_generic_adc/axi_generic_adc.v@38:48", "wire [13:0] up_raddr_s;\n\n// internal signals\n\nwire        up_sel_s;\nwire        up_wr_s;\nwire [13:0] up_addr_s;\nwire [31:0] up_wdata_s;\nwire [31:0] up_rdata_s[0:NUM_CHANNELS];\nwire        up_rack_s[0:NUM_CHANNELS];\nwire        up_wack_s[0:NUM_CHANNELS];\n"], ["hdl/library/axi_ad9434/axi_ad9434.v@139:149", "  // internal signals\n  wire            up_wreq_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire    [31:0]  up_rdata_s;\n  wire            up_wack_s;\n  wire            up_rack_s;\n\n  wire    [ 1:0]  up_status_pn_err_s;\n"], ["hdl/library/axi_ad9250/axi_ad9250.v@158:168", "  wire            up_rack_s[0:2];\n  wire            up_wack_s[0:2];\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n\n  // signal name changes\n\n  assign up_clk = s_axi_aclk;\n"], ["hdl/library/axi_ad9680/axi_ad9680.v@157:167", "  wire            up_wack_s[0:2];\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n\n  // signal name changes\n\n  assign up_clk = s_axi_aclk;\n  assign up_rstn = s_axi_aresetn;\n"], ["hdl/library/axi_ad9643/axi_ad9643.v@187:197", "  wire            up_wack_s[0:3];\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n\n  // signal name changes\n\n  assign up_clk = s_axi_aclk;\n  assign up_rstn = s_axi_aresetn;\n"], ["hdl/library/axi_clkgen/axi_clkgen.v@123:133", "  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_wack_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_rdata_s;\n  wire            up_rack_s;\n\n  // signal name changes\n\n  assign up_clk = s_axi_aclk;\n"], ["hdl/library/axi_ad9652/axi_ad9652.v@184:194", "  wire            up_wack_s[0:3];\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n\n  // signal name changes\n\n  assign up_clk = s_axi_aclk;\n  assign up_rstn = s_axi_aresetn;\n"], ["hdl/library/axi_ad9265/axi_ad9265.v@170:180", "  wire    [31:0]  up_rdata_s[0:2];\n  wire            up_rack_s[0:2];\n  wire            up_wack_s[0:2];\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_rreq_s;\n\n  // signal name changes\n\n  assign up_clk = s_axi_aclk;\n"], ["hdl/library/axi_ad9122/axi_ad9122.v@185:195", "  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_wack_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_rdata_s;\n  wire            up_rack_s;\n\n  // signal name changes\n\n  assign up_clk = s_axi_aclk;\n"], ["hdl/library/axi_hdmi_rx/axi_hdmi_rx.v@116:126", "  input           s_axi_rready;\n\n  // internal signals\n\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_wack_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_rdata_s;\n"], ["hdl/library/axi_hdmi_tx/axi_hdmi_tx.v@181:191", "  // internal signals\n\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_wack_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_rdata_s;\n  wire            up_rack_s;\n  wire            hdmi_full_range_s;\n"], ["hdl/library/util_pmod_fmeter/util_pmod_fmeter.v@103:113", "  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_rdata_s;\n  wire            up_rack_s;\n  wire            up_wack_s;\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n\n  wire    [31:0]  signal_freq_s;\n\n"], ["hdl/library/axi_ad9643/axi_ad9643.v@184:194", "  wire            delay_locked_s;\n  wire    [31:0]  up_rdata_s[0:3];\n  wire            up_rack_s[0:3];\n  wire            up_wack_s[0:3];\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n\n  // signal name changes\n"], ["hdl/library/axi_ad9739a/axi_ad9739a.v@164:174", "  wire    [ 31:0]   up_wdata_s;\n  wire              up_wack_s;\n  wire              up_rreq_s;\n  wire    [ 13:0]   up_raddr_s;\n  wire    [ 31:0]   up_rdata_s;\n  wire              up_rack_s;\n\n  // signal name changes\n\n  assign up_clk = s_axi_aclk;\n  assign up_rstn = s_axi_aresetn;\n"], ["hdl/library/util_pmod_fmeter/util_pmod_fmeter.v@102:112", "  wire            reset;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_rdata_s;\n  wire            up_rack_s;\n  wire            up_wack_s;\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n\n  wire    [31:0]  signal_freq_s;\n"], ["hdl/library/axi_ad9144/axi_ad9144.v@171:181", "  wire                                      up_wreq_s;\n  wire    [ 13:0]                           up_waddr_s;\n  wire    [ 31:0]                           up_wdata_s;\n  wire                                      up_wack_s;\n  wire                                      up_rreq_s;\n  wire    [ 13:0]                           up_raddr_s;\n  wire    [ 31:0]                           up_rdata_s;\n  wire                                      up_rack_s;\n\n  // signal name changes\n\n"], ["hdl/library/axi_hdmi_tx/axi_hdmi_tx.v@180:190", "\n  // internal signals\n\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_wack_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_rdata_s;\n  wire            up_rack_s;\n"], ["hdl/library/axi_ad9680/axi_ad9680.v@155:165", "  wire    [31:0]  up_rdata_s[0:2];\n  wire            up_rack_s[0:2];\n  wire            up_wack_s[0:2];\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n\n  // signal name changes\n\n"], ["hdl/library/axi_mc_current_monitor/axi_mc_current_monitor.v@99:109", "wire            up_rstn;\nwire            up_clk;\n\n// internal signals\n\nwire            up_rreq_s;\nwire            up_wreq_s;\nwire    [13:0]  up_waddr_s;\nwire    [13:0]  up_raddr_s;\nwire    [31:0]  up_wdata_s;\nwire    [31:0]  up_adc_common_rdata_s;\n"], ["hdl/library/axi_ad9250/axi_ad9250.v@156:166", "  wire    [ 1:0]  up_status_or_s;\n  wire    [31:0]  up_rdata_s[0:2];\n  wire            up_rack_s[0:2];\n  wire            up_wack_s[0:2];\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n\n  // signal name changes\n"], ["hdl/library/util_pmod_fmeter/util_pmod_fmeter.v@97:107", "\n  // internal signals\n\n  wire            up_clk;\n  wire            up_rstn;\n  wire            reset;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_rdata_s;\n  wire            up_rack_s;\n  wire            up_wack_s;\n"], ["hdl/library/axi_hdmi_tx/axi_hdmi_tx.v@178:188", "  wire            vdma_clk;\n  wire            vdma_rst;\n\n  // internal signals\n\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_wack_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n"], ["hdl/library/axi_jesd_gt/axi_jesd_gt.v@360:370", "  wire                                          up_es_status_s;\n  wire                                          up_wreq_s;\n  wire    [ 13:0]                               up_waddr_s;\n  wire    [ 31:0]                               up_wdata_s;\n  wire                                          up_wack_s;\n  wire                                          up_rreq_s;\n  wire    [ 13:0]                               up_raddr_s;\n  wire    [ 31:0]                               up_rdata_s;\n  wire                                          up_rack_s;\n\n  // debug interface\n"], ["hdl/library/axi_ad9152/axi_ad9152.v@144:154", "  wire    [ 15:0]   dac_data_1_3_s;\n  wire              up_wreq_s;\n  wire    [ 13:0]   up_waddr_s;\n  wire    [ 31:0]   up_wdata_s;\n  wire              up_wack_s;\n  wire              up_rreq_s;\n  wire    [ 13:0]   up_raddr_s;\n  wire    [ 31:0]   up_rdata_s;\n  wire              up_rack_s;\n\n  // signal name changes\n"], ["hdl/library/axi_ad9671/axi_ad9671.v@164:174", "  wire    [ 31:0]                       up_wdata_s;\n  wire                                  up_rreq_s;\n  wire    [ 13:0]                       up_raddr_s;\n  wire    [ 31:0]                       up_rdata_s[8:0];\n  wire                                  up_rack_s[8:0];\n  wire                                  up_wack_s[8:0];\n  wire    [ 31:0]                       adc_start_code;\n  wire                                  adc_sync;\n\n  // signal name changes\n\n"], ["hdl/library/axi_ad9122/axi_ad9122.v@186:196", "  wire    [31:0]  up_wdata_s;\n  wire            up_wack_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_rdata_s;\n  wire            up_rack_s;\n\n  // signal name changes\n\n  assign up_clk = s_axi_aclk;\n  assign up_rstn = s_axi_aresetn;\n"], ["hdl/library/axi_ad6676/axi_ad6676.v@155:165", "  wire            up_wack_s[0:2];\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n\n  // signal name changes\n\n  assign up_clk = s_axi_aclk;\n  assign up_rstn = s_axi_aresetn;\n"], ["hdl/library/axi_clkgen/axi_clkgen.v@124:134", "  wire    [31:0]  up_wdata_s;\n  wire            up_wack_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_rdata_s;\n  wire            up_rack_s;\n\n  // signal name changes\n\n  assign up_clk = s_axi_aclk;\n  assign up_rstn = s_axi_aresetn;\n"], ["hdl/library/axi_ad9652/axi_ad9652.v@182:192", "  wire    [31:0]  up_rdata_s[0:3];\n  wire            up_rack_s[0:3];\n  wire            up_wack_s[0:3];\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n\n  // signal name changes\n\n"], ["hdl/library/axi_hdmi_tx/axi_hdmi_tx.v@179:189", "  wire            vdma_rst;\n\n  // internal signals\n\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_wack_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_rdata_s;\n"], ["hdl/library/axi_ad9467/axi_ad9467.v@164:174", "  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_rdata_s[0:2];\n  wire            up_rack_s[0:2];\n  wire            up_wack_s[0:2];\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n\n  //defaults\n\n  assign up_clk = s_axi_aclk;\n"], ["hdl/library/axi_ad9250/axi_ad9250.v@157:167", "  wire    [31:0]  up_rdata_s[0:2];\n  wire            up_rack_s[0:2];\n  wire            up_wack_s[0:2];\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n\n  // signal name changes\n\n"], ["hdl/library/axi_ad9434/axi_ad9434.v@137:147", "  wire            adc_clk;\n\n  // internal signals\n  wire            up_wreq_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire    [31:0]  up_rdata_s;\n  wire            up_wack_s;\n  wire            up_rack_s;\n"], ["hdl/library/axi_ad9234/axi_ad9234.v@152:162", "  wire    [ 1:0]  up_adc_or_s;\n  wire    [31:0]  up_rdata_s[0:2];\n  wire            up_rack_s[0:2];\n  wire            up_wack_s[0:2];\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n\n  // signal name changes\n"], ["hdl/library/axi_mc_current_monitor/axi_mc_current_monitor.v@100:110", "wire            up_clk;\n\n// internal signals\n\nwire            up_rreq_s;\nwire            up_wreq_s;\nwire    [13:0]  up_waddr_s;\nwire    [13:0]  up_raddr_s;\nwire    [31:0]  up_wdata_s;\nwire    [31:0]  up_adc_common_rdata_s;\nwire            up_adc_common_ack_s;\n"], ["hdl/library/axi_ad9234/axi_ad9234.v@154:164", "  wire            up_rack_s[0:2];\n  wire            up_wack_s[0:2];\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n\n  // signal name changes\n\n  assign up_clk = s_axi_aclk;\n"], ["hdl/library/axi_ad9739a/axi_ad9739a.v@159:169", "  wire    [ 15:0]   dac_data_14_s;\n  wire    [ 15:0]   dac_data_15_s;\n  wire              dac_status_s;\n  wire              up_wreq_s;\n  wire    [ 13:0]   up_waddr_s;\n  wire    [ 31:0]   up_wdata_s;\n  wire              up_wack_s;\n  wire              up_rreq_s;\n  wire    [ 13:0]   up_raddr_s;\n  wire    [ 31:0]   up_rdata_s;\n  wire              up_rack_s;\n"], ["hdl/library/axi_clkgen/axi_clkgen.v@121:131", "  wire            up_drp_locked_s;\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_wack_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_rdata_s;\n  wire            up_rack_s;\n\n  // signal name changes\n"], ["hdl/library/util_pmod_fmeter/util_pmod_fmeter.v@105:115", "  wire    [31:0]  up_rdata_s;\n  wire            up_rack_s;\n  wire            up_wack_s;\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n\n  wire    [31:0]  signal_freq_s;\n\n  //defaults\n\n"], ["hdl/library/axi_ad9250/axi_ad9250.v@159:169", "  wire            up_wack_s[0:2];\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n\n  // signal name changes\n\n  assign up_clk = s_axi_aclk;\n  assign up_rstn = s_axi_aresetn;\n"], ["hdl/library/axi_mc_speed/axi_mc_speed.v@85:95", "wire            up_rstn;\nwire            up_clk;\n\n// internal signals\nwire    [31:0]  speed_data_s;\nwire            adc_enable_s;\nwire            adc_status_s;\nwire            up_rreq_s;\nwire            up_wreq_s;\nwire    [13:0]  up_waddr_s;\nwire    [13:0]  up_raddr_s;\n"], ["hdl/library/axi_ad6676/axi_ad6676.v@153:163", "  wire    [31:0]  up_rdata_s[0:2];\n  wire            up_rack_s[0:2];\n  wire            up_wack_s[0:2];\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n\n  // signal name changes\n\n"], ["hdl/library/axi_ad9434/axi_ad9434.v@140:150", "  wire            up_wreq_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire    [31:0]  up_rdata_s;\n  wire            up_wack_s;\n  wire            up_rack_s;\n\n  wire    [ 1:0]  up_status_pn_err_s;\n  wire    [ 1:0]  up_status_pn_oos_s;\n"], ["hdl/library/axi_ad9625/axi_ad9625.v@148:158", "  wire    [ 31:0] up_rdata_s[0:1];\n  wire            up_rack_s[0:1];\n  wire            up_wack_s[0:1];\n  wire            up_wreq_s;\n  wire    [ 13:0] up_waddr_s;\n  wire    [ 31:0] up_wdata_s;\n  wire            up_rreq_s;\n  wire    [ 13:0] up_raddr_s;\n\n  // signal name changes\n\n"], ["hdl/library/axi_mc_speed/axi_mc_speed.v@86:96", "wire            up_clk;\n\n// internal signals\nwire    [31:0]  speed_data_s;\nwire            adc_enable_s;\nwire            adc_status_s;\nwire            up_rreq_s;\nwire            up_wreq_s;\nwire    [13:0]  up_waddr_s;\nwire    [13:0]  up_raddr_s;\nwire    [31:0]  up_wdata_s;\n"], ["hdl/library/axi_ad9625/axi_ad9625.v@149:159", "  wire            up_rack_s[0:1];\n  wire            up_wack_s[0:1];\n  wire            up_wreq_s;\n  wire    [ 13:0] up_waddr_s;\n  wire    [ 31:0] up_wdata_s;\n  wire            up_rreq_s;\n  wire    [ 13:0] up_raddr_s;\n\n  // signal name changes\n\n  assign up_clk = s_axi_aclk;\n"], ["hdl/library/axi_ad9434/axi_ad9434.v@136:146", "  wire            up_clk;\n  wire            adc_clk;\n\n  // internal signals\n  wire            up_wreq_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire    [31:0]  up_rdata_s;\n  wire            up_wack_s;\n"], ["hdl/library/axi_generic_adc/axi_generic_adc.v@37:47", "wire [13:0] up_waddr_s;\nwire [13:0] up_raddr_s;\n\n// internal signals\n\nwire        up_sel_s;\nwire        up_wr_s;\nwire [13:0] up_addr_s;\nwire [31:0] up_wdata_s;\nwire [31:0] up_rdata_s[0:NUM_CHANNELS];\nwire        up_rack_s[0:NUM_CHANNELS];\n"], ["hdl/library/axi_hdmi_rx/axi_hdmi_rx.v@118:128", "  // internal signals\n\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_wack_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_rdata_s;\n  wire            up_rack_s;\n  wire            hdmi_edge_sel_s;\n"], ["hdl/library/axi_ad9680/axi_ad9680.v@154:164", "  wire    [ 1:0]  up_adc_or_s;\n  wire    [31:0]  up_rdata_s[0:2];\n  wire            up_rack_s[0:2];\n  wire            up_wack_s[0:2];\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n\n  // signal name changes\n"]], "Diff Content": {"Delete": [[366, "  wire    [ 13:0]                               up_raddr_s;\n"]], "Add": []}}