#-----------------------------------------------------------
# Webtalk v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Fri Jun  1 21:50:36 2018
# Process ID: 566
# Current directory: /home/udagawa/projects/FPGA/Vivado/CNT60_ALL/CNT60_ALL.sim/sim_1/behav/xsim
# Command line: wbtcv -mode batch -source /home/udagawa/projects/FPGA/Vivado/CNT60_ALL/CNT60_ALL.sim/sim_1/behav/xsim/xsim.dir/TEST_CNT60_ALL_behav/webtalk/xsim_webtalk.tcl -notrace
# Log file: /home/udagawa/projects/FPGA/Vivado/CNT60_ALL/CNT60_ALL.sim/sim_1/behav/xsim/webtalk.log
# Journal file: /home/udagawa/projects/FPGA/Vivado/CNT60_ALL/CNT60_ALL.sim/sim_1/behav/xsim/webtalk.jou
#-----------------------------------------------------------
source /home/udagawa/projects/FPGA/Vivado/CNT60_ALL/CNT60_ALL.sim/sim_1/behav/xsim/xsim.dir/TEST_CNT60_ALL_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/udagawa/projects/FPGA/Vivado/CNT60_ALL/CNT60_ALL.sim/sim_1/behav/xsim/xsim.dir/TEST_CNT60_ALL_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Jun  1 21:50:40 2018. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2018.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Jun  1 21:50:40 2018...
