
Seavo_ControlSW.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006a38  08000110  08000110  00010110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000005c  08006b48  08006b48  00016b48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006ba4  08006ba4  000200e0  2**0
                  CONTENTS
  4 .ARM          00000000  08006ba4  08006ba4  000200e0  2**0
                  CONTENTS
  5 .preinit_array 00000000  08006ba4  08006ba4  000200e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006ba4  08006ba4  00016ba4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006ba8  08006ba8  00016ba8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000e0  20000000  08006bac  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001398  200000e0  08006c8c  000200e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001478  08006c8c  00021478  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000200e0  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020109  2**0
                  CONTENTS, READONLY
 13 .debug_info   00014a4a  00000000  00000000  0002014c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000340a  00000000  00000000  00034b96  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001248  00000000  00000000  00037fa0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000e27  00000000  00000000  000391e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000199d9  00000000  00000000  0003a00f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000142e0  00000000  00000000  000539e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00094d9c  00000000  00000000  00067cc8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  0000508c  00000000  00000000  000fca64  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000065  00000000  00000000  00101af0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200000e0 	.word	0x200000e0
 800012c:	00000000 	.word	0x00000000
 8000130:	08006b30 	.word	0x08006b30

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200000e4 	.word	0x200000e4
 800014c:	08006b30 	.word	0x08006b30

08000150 <__aeabi_drsub>:
 8000150:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000154:	e002      	b.n	800015c <__adddf3>
 8000156:	bf00      	nop

08000158 <__aeabi_dsub>:
 8000158:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800015c <__adddf3>:
 800015c:	b530      	push	{r4, r5, lr}
 800015e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000162:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000166:	ea94 0f05 	teq	r4, r5
 800016a:	bf08      	it	eq
 800016c:	ea90 0f02 	teqeq	r0, r2
 8000170:	bf1f      	itttt	ne
 8000172:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000176:	ea55 0c02 	orrsne.w	ip, r5, r2
 800017a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000182:	f000 80e2 	beq.w	800034a <__adddf3+0x1ee>
 8000186:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800018a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018e:	bfb8      	it	lt
 8000190:	426d      	neglt	r5, r5
 8000192:	dd0c      	ble.n	80001ae <__adddf3+0x52>
 8000194:	442c      	add	r4, r5
 8000196:	ea80 0202 	eor.w	r2, r0, r2
 800019a:	ea81 0303 	eor.w	r3, r1, r3
 800019e:	ea82 0000 	eor.w	r0, r2, r0
 80001a2:	ea83 0101 	eor.w	r1, r3, r1
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	2d36      	cmp	r5, #54	; 0x36
 80001b0:	bf88      	it	hi
 80001b2:	bd30      	pophi	{r4, r5, pc}
 80001b4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001bc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c4:	d002      	beq.n	80001cc <__adddf3+0x70>
 80001c6:	4240      	negs	r0, r0
 80001c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001cc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d8:	d002      	beq.n	80001e0 <__adddf3+0x84>
 80001da:	4252      	negs	r2, r2
 80001dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001e0:	ea94 0f05 	teq	r4, r5
 80001e4:	f000 80a7 	beq.w	8000336 <__adddf3+0x1da>
 80001e8:	f1a4 0401 	sub.w	r4, r4, #1
 80001ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80001f0:	db0d      	blt.n	800020e <__adddf3+0xb2>
 80001f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f6:	fa22 f205 	lsr.w	r2, r2, r5
 80001fa:	1880      	adds	r0, r0, r2
 80001fc:	f141 0100 	adc.w	r1, r1, #0
 8000200:	fa03 f20e 	lsl.w	r2, r3, lr
 8000204:	1880      	adds	r0, r0, r2
 8000206:	fa43 f305 	asr.w	r3, r3, r5
 800020a:	4159      	adcs	r1, r3
 800020c:	e00e      	b.n	800022c <__adddf3+0xd0>
 800020e:	f1a5 0520 	sub.w	r5, r5, #32
 8000212:	f10e 0e20 	add.w	lr, lr, #32
 8000216:	2a01      	cmp	r2, #1
 8000218:	fa03 fc0e 	lsl.w	ip, r3, lr
 800021c:	bf28      	it	cs
 800021e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000222:	fa43 f305 	asr.w	r3, r3, r5
 8000226:	18c0      	adds	r0, r0, r3
 8000228:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800022c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000230:	d507      	bpl.n	8000242 <__adddf3+0xe6>
 8000232:	f04f 0e00 	mov.w	lr, #0
 8000236:	f1dc 0c00 	rsbs	ip, ip, #0
 800023a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000242:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000246:	d31b      	bcc.n	8000280 <__adddf3+0x124>
 8000248:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800024c:	d30c      	bcc.n	8000268 <__adddf3+0x10c>
 800024e:	0849      	lsrs	r1, r1, #1
 8000250:	ea5f 0030 	movs.w	r0, r0, rrx
 8000254:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000258:	f104 0401 	add.w	r4, r4, #1
 800025c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000260:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000264:	f080 809a 	bcs.w	800039c <__adddf3+0x240>
 8000268:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	ea41 0105 	orr.w	r1, r1, r5
 800027e:	bd30      	pop	{r4, r5, pc}
 8000280:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000284:	4140      	adcs	r0, r0
 8000286:	eb41 0101 	adc.w	r1, r1, r1
 800028a:	3c01      	subs	r4, #1
 800028c:	bf28      	it	cs
 800028e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000292:	d2e9      	bcs.n	8000268 <__adddf3+0x10c>
 8000294:	f091 0f00 	teq	r1, #0
 8000298:	bf04      	itt	eq
 800029a:	4601      	moveq	r1, r0
 800029c:	2000      	moveq	r0, #0
 800029e:	fab1 f381 	clz	r3, r1
 80002a2:	bf08      	it	eq
 80002a4:	3320      	addeq	r3, #32
 80002a6:	f1a3 030b 	sub.w	r3, r3, #11
 80002aa:	f1b3 0220 	subs.w	r2, r3, #32
 80002ae:	da0c      	bge.n	80002ca <__adddf3+0x16e>
 80002b0:	320c      	adds	r2, #12
 80002b2:	dd08      	ble.n	80002c6 <__adddf3+0x16a>
 80002b4:	f102 0c14 	add.w	ip, r2, #20
 80002b8:	f1c2 020c 	rsb	r2, r2, #12
 80002bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002c0:	fa21 f102 	lsr.w	r1, r1, r2
 80002c4:	e00c      	b.n	80002e0 <__adddf3+0x184>
 80002c6:	f102 0214 	add.w	r2, r2, #20
 80002ca:	bfd8      	it	le
 80002cc:	f1c2 0c20 	rsble	ip, r2, #32
 80002d0:	fa01 f102 	lsl.w	r1, r1, r2
 80002d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d8:	bfdc      	itt	le
 80002da:	ea41 010c 	orrle.w	r1, r1, ip
 80002de:	4090      	lslle	r0, r2
 80002e0:	1ae4      	subs	r4, r4, r3
 80002e2:	bfa2      	ittt	ge
 80002e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e8:	4329      	orrge	r1, r5
 80002ea:	bd30      	popge	{r4, r5, pc}
 80002ec:	ea6f 0404 	mvn.w	r4, r4
 80002f0:	3c1f      	subs	r4, #31
 80002f2:	da1c      	bge.n	800032e <__adddf3+0x1d2>
 80002f4:	340c      	adds	r4, #12
 80002f6:	dc0e      	bgt.n	8000316 <__adddf3+0x1ba>
 80002f8:	f104 0414 	add.w	r4, r4, #20
 80002fc:	f1c4 0220 	rsb	r2, r4, #32
 8000300:	fa20 f004 	lsr.w	r0, r0, r4
 8000304:	fa01 f302 	lsl.w	r3, r1, r2
 8000308:	ea40 0003 	orr.w	r0, r0, r3
 800030c:	fa21 f304 	lsr.w	r3, r1, r4
 8000310:	ea45 0103 	orr.w	r1, r5, r3
 8000314:	bd30      	pop	{r4, r5, pc}
 8000316:	f1c4 040c 	rsb	r4, r4, #12
 800031a:	f1c4 0220 	rsb	r2, r4, #32
 800031e:	fa20 f002 	lsr.w	r0, r0, r2
 8000322:	fa01 f304 	lsl.w	r3, r1, r4
 8000326:	ea40 0003 	orr.w	r0, r0, r3
 800032a:	4629      	mov	r1, r5
 800032c:	bd30      	pop	{r4, r5, pc}
 800032e:	fa21 f004 	lsr.w	r0, r1, r4
 8000332:	4629      	mov	r1, r5
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f094 0f00 	teq	r4, #0
 800033a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800033e:	bf06      	itte	eq
 8000340:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000344:	3401      	addeq	r4, #1
 8000346:	3d01      	subne	r5, #1
 8000348:	e74e      	b.n	80001e8 <__adddf3+0x8c>
 800034a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034e:	bf18      	it	ne
 8000350:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000354:	d029      	beq.n	80003aa <__adddf3+0x24e>
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	d005      	beq.n	800036e <__adddf3+0x212>
 8000362:	ea54 0c00 	orrs.w	ip, r4, r0
 8000366:	bf04      	itt	eq
 8000368:	4619      	moveq	r1, r3
 800036a:	4610      	moveq	r0, r2
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	ea91 0f03 	teq	r1, r3
 8000372:	bf1e      	ittt	ne
 8000374:	2100      	movne	r1, #0
 8000376:	2000      	movne	r0, #0
 8000378:	bd30      	popne	{r4, r5, pc}
 800037a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037e:	d105      	bne.n	800038c <__adddf3+0x230>
 8000380:	0040      	lsls	r0, r0, #1
 8000382:	4149      	adcs	r1, r1
 8000384:	bf28      	it	cs
 8000386:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800038a:	bd30      	pop	{r4, r5, pc}
 800038c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000390:	bf3c      	itt	cc
 8000392:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000396:	bd30      	popcc	{r4, r5, pc}
 8000398:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800039c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd30      	pop	{r4, r5, pc}
 80003aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ae:	bf1a      	itte	ne
 80003b0:	4619      	movne	r1, r3
 80003b2:	4610      	movne	r0, r2
 80003b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b8:	bf1c      	itt	ne
 80003ba:	460b      	movne	r3, r1
 80003bc:	4602      	movne	r2, r0
 80003be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003c2:	bf06      	itte	eq
 80003c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c8:	ea91 0f03 	teqeq	r1, r3
 80003cc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	bf00      	nop

080003d4 <__aeabi_ui2d>:
 80003d4:	f090 0f00 	teq	r0, #0
 80003d8:	bf04      	itt	eq
 80003da:	2100      	moveq	r1, #0
 80003dc:	4770      	bxeq	lr
 80003de:	b530      	push	{r4, r5, lr}
 80003e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003e8:	f04f 0500 	mov.w	r5, #0
 80003ec:	f04f 0100 	mov.w	r1, #0
 80003f0:	e750      	b.n	8000294 <__adddf3+0x138>
 80003f2:	bf00      	nop

080003f4 <__aeabi_i2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000408:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800040c:	bf48      	it	mi
 800040e:	4240      	negmi	r0, r0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e73e      	b.n	8000294 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_f2d>:
 8000418:	0042      	lsls	r2, r0, #1
 800041a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000422:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000426:	bf1f      	itttt	ne
 8000428:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800042c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000430:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000434:	4770      	bxne	lr
 8000436:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800043a:	bf08      	it	eq
 800043c:	4770      	bxeq	lr
 800043e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000442:	bf04      	itt	eq
 8000444:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000448:	4770      	bxeq	lr
 800044a:	b530      	push	{r4, r5, lr}
 800044c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000454:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000458:	e71c      	b.n	8000294 <__adddf3+0x138>
 800045a:	bf00      	nop

0800045c <__aeabi_ul2d>:
 800045c:	ea50 0201 	orrs.w	r2, r0, r1
 8000460:	bf08      	it	eq
 8000462:	4770      	bxeq	lr
 8000464:	b530      	push	{r4, r5, lr}
 8000466:	f04f 0500 	mov.w	r5, #0
 800046a:	e00a      	b.n	8000482 <__aeabi_l2d+0x16>

0800046c <__aeabi_l2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800047a:	d502      	bpl.n	8000482 <__aeabi_l2d+0x16>
 800047c:	4240      	negs	r0, r0
 800047e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000482:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000486:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800048a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800048e:	f43f aed8 	beq.w	8000242 <__adddf3+0xe6>
 8000492:	f04f 0203 	mov.w	r2, #3
 8000496:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049a:	bf18      	it	ne
 800049c:	3203      	addne	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004aa:	f1c2 0320 	rsb	r3, r2, #32
 80004ae:	fa00 fc03 	lsl.w	ip, r0, r3
 80004b2:	fa20 f002 	lsr.w	r0, r0, r2
 80004b6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ba:	ea40 000e 	orr.w	r0, r0, lr
 80004be:	fa21 f102 	lsr.w	r1, r1, r2
 80004c2:	4414      	add	r4, r2
 80004c4:	e6bd      	b.n	8000242 <__adddf3+0xe6>
 80004c6:	bf00      	nop

080004c8 <__aeabi_dmul>:
 80004c8:	b570      	push	{r4, r5, r6, lr}
 80004ca:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004ce:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004d6:	bf1d      	ittte	ne
 80004d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004dc:	ea94 0f0c 	teqne	r4, ip
 80004e0:	ea95 0f0c 	teqne	r5, ip
 80004e4:	f000 f8de 	bleq	80006a4 <__aeabi_dmul+0x1dc>
 80004e8:	442c      	add	r4, r5
 80004ea:	ea81 0603 	eor.w	r6, r1, r3
 80004ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004fa:	bf18      	it	ne
 80004fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000500:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000504:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000508:	d038      	beq.n	800057c <__aeabi_dmul+0xb4>
 800050a:	fba0 ce02 	umull	ip, lr, r0, r2
 800050e:	f04f 0500 	mov.w	r5, #0
 8000512:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000516:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800051a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800051e:	f04f 0600 	mov.w	r6, #0
 8000522:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000526:	f09c 0f00 	teq	ip, #0
 800052a:	bf18      	it	ne
 800052c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000530:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000534:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000538:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800053c:	d204      	bcs.n	8000548 <__aeabi_dmul+0x80>
 800053e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000542:	416d      	adcs	r5, r5
 8000544:	eb46 0606 	adc.w	r6, r6, r6
 8000548:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800054c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000550:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000554:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000558:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800055c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000560:	bf88      	it	hi
 8000562:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000566:	d81e      	bhi.n	80005a6 <__aeabi_dmul+0xde>
 8000568:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800056c:	bf08      	it	eq
 800056e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000572:	f150 0000 	adcs.w	r0, r0, #0
 8000576:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800057a:	bd70      	pop	{r4, r5, r6, pc}
 800057c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000580:	ea46 0101 	orr.w	r1, r6, r1
 8000584:	ea40 0002 	orr.w	r0, r0, r2
 8000588:	ea81 0103 	eor.w	r1, r1, r3
 800058c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000590:	bfc2      	ittt	gt
 8000592:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000596:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800059a:	bd70      	popgt	{r4, r5, r6, pc}
 800059c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005a0:	f04f 0e00 	mov.w	lr, #0
 80005a4:	3c01      	subs	r4, #1
 80005a6:	f300 80ab 	bgt.w	8000700 <__aeabi_dmul+0x238>
 80005aa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005ae:	bfde      	ittt	le
 80005b0:	2000      	movle	r0, #0
 80005b2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005b6:	bd70      	pople	{r4, r5, r6, pc}
 80005b8:	f1c4 0400 	rsb	r4, r4, #0
 80005bc:	3c20      	subs	r4, #32
 80005be:	da35      	bge.n	800062c <__aeabi_dmul+0x164>
 80005c0:	340c      	adds	r4, #12
 80005c2:	dc1b      	bgt.n	80005fc <__aeabi_dmul+0x134>
 80005c4:	f104 0414 	add.w	r4, r4, #20
 80005c8:	f1c4 0520 	rsb	r5, r4, #32
 80005cc:	fa00 f305 	lsl.w	r3, r0, r5
 80005d0:	fa20 f004 	lsr.w	r0, r0, r4
 80005d4:	fa01 f205 	lsl.w	r2, r1, r5
 80005d8:	ea40 0002 	orr.w	r0, r0, r2
 80005dc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005e0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005e8:	fa21 f604 	lsr.w	r6, r1, r4
 80005ec:	eb42 0106 	adc.w	r1, r2, r6
 80005f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005f4:	bf08      	it	eq
 80005f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f1c4 040c 	rsb	r4, r4, #12
 8000600:	f1c4 0520 	rsb	r5, r4, #32
 8000604:	fa00 f304 	lsl.w	r3, r0, r4
 8000608:	fa20 f005 	lsr.w	r0, r0, r5
 800060c:	fa01 f204 	lsl.w	r2, r1, r4
 8000610:	ea40 0002 	orr.w	r0, r0, r2
 8000614:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000618:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800061c:	f141 0100 	adc.w	r1, r1, #0
 8000620:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000624:	bf08      	it	eq
 8000626:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f1c4 0520 	rsb	r5, r4, #32
 8000630:	fa00 f205 	lsl.w	r2, r0, r5
 8000634:	ea4e 0e02 	orr.w	lr, lr, r2
 8000638:	fa20 f304 	lsr.w	r3, r0, r4
 800063c:	fa01 f205 	lsl.w	r2, r1, r5
 8000640:	ea43 0302 	orr.w	r3, r3, r2
 8000644:	fa21 f004 	lsr.w	r0, r1, r4
 8000648:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800064c:	fa21 f204 	lsr.w	r2, r1, r4
 8000650:	ea20 0002 	bic.w	r0, r0, r2
 8000654:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000658:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800065c:	bf08      	it	eq
 800065e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f094 0f00 	teq	r4, #0
 8000668:	d10f      	bne.n	800068a <__aeabi_dmul+0x1c2>
 800066a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800066e:	0040      	lsls	r0, r0, #1
 8000670:	eb41 0101 	adc.w	r1, r1, r1
 8000674:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000678:	bf08      	it	eq
 800067a:	3c01      	subeq	r4, #1
 800067c:	d0f7      	beq.n	800066e <__aeabi_dmul+0x1a6>
 800067e:	ea41 0106 	orr.w	r1, r1, r6
 8000682:	f095 0f00 	teq	r5, #0
 8000686:	bf18      	it	ne
 8000688:	4770      	bxne	lr
 800068a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800068e:	0052      	lsls	r2, r2, #1
 8000690:	eb43 0303 	adc.w	r3, r3, r3
 8000694:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000698:	bf08      	it	eq
 800069a:	3d01      	subeq	r5, #1
 800069c:	d0f7      	beq.n	800068e <__aeabi_dmul+0x1c6>
 800069e:	ea43 0306 	orr.w	r3, r3, r6
 80006a2:	4770      	bx	lr
 80006a4:	ea94 0f0c 	teq	r4, ip
 80006a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006ac:	bf18      	it	ne
 80006ae:	ea95 0f0c 	teqne	r5, ip
 80006b2:	d00c      	beq.n	80006ce <__aeabi_dmul+0x206>
 80006b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006b8:	bf18      	it	ne
 80006ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006be:	d1d1      	bne.n	8000664 <__aeabi_dmul+0x19c>
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c8:	f04f 0000 	mov.w	r0, #0
 80006cc:	bd70      	pop	{r4, r5, r6, pc}
 80006ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006d2:	bf06      	itte	eq
 80006d4:	4610      	moveq	r0, r2
 80006d6:	4619      	moveq	r1, r3
 80006d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006dc:	d019      	beq.n	8000712 <__aeabi_dmul+0x24a>
 80006de:	ea94 0f0c 	teq	r4, ip
 80006e2:	d102      	bne.n	80006ea <__aeabi_dmul+0x222>
 80006e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006e8:	d113      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006ea:	ea95 0f0c 	teq	r5, ip
 80006ee:	d105      	bne.n	80006fc <__aeabi_dmul+0x234>
 80006f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006f4:	bf1c      	itt	ne
 80006f6:	4610      	movne	r0, r2
 80006f8:	4619      	movne	r1, r3
 80006fa:	d10a      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006fc:	ea81 0103 	eor.w	r1, r1, r3
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000704:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000708:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800070c:	f04f 0000 	mov.w	r0, #0
 8000710:	bd70      	pop	{r4, r5, r6, pc}
 8000712:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000716:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800071a:	bd70      	pop	{r4, r5, r6, pc}

0800071c <__aeabi_ddiv>:
 800071c:	b570      	push	{r4, r5, r6, lr}
 800071e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000722:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000726:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800072a:	bf1d      	ittte	ne
 800072c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000730:	ea94 0f0c 	teqne	r4, ip
 8000734:	ea95 0f0c 	teqne	r5, ip
 8000738:	f000 f8a7 	bleq	800088a <__aeabi_ddiv+0x16e>
 800073c:	eba4 0405 	sub.w	r4, r4, r5
 8000740:	ea81 0e03 	eor.w	lr, r1, r3
 8000744:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000748:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800074c:	f000 8088 	beq.w	8000860 <__aeabi_ddiv+0x144>
 8000750:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000754:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000758:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800075c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000760:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000764:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000768:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800076c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000770:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000774:	429d      	cmp	r5, r3
 8000776:	bf08      	it	eq
 8000778:	4296      	cmpeq	r6, r2
 800077a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800077e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000782:	d202      	bcs.n	800078a <__aeabi_ddiv+0x6e>
 8000784:	085b      	lsrs	r3, r3, #1
 8000786:	ea4f 0232 	mov.w	r2, r2, rrx
 800078a:	1ab6      	subs	r6, r6, r2
 800078c:	eb65 0503 	sbc.w	r5, r5, r3
 8000790:	085b      	lsrs	r3, r3, #1
 8000792:	ea4f 0232 	mov.w	r2, r2, rrx
 8000796:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800079a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800079e:	ebb6 0e02 	subs.w	lr, r6, r2
 80007a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007a6:	bf22      	ittt	cs
 80007a8:	1ab6      	subcs	r6, r6, r2
 80007aa:	4675      	movcs	r5, lr
 80007ac:	ea40 000c 	orrcs.w	r0, r0, ip
 80007b0:	085b      	lsrs	r3, r3, #1
 80007b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007be:	bf22      	ittt	cs
 80007c0:	1ab6      	subcs	r6, r6, r2
 80007c2:	4675      	movcs	r5, lr
 80007c4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007c8:	085b      	lsrs	r3, r3, #1
 80007ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80007d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d6:	bf22      	ittt	cs
 80007d8:	1ab6      	subcs	r6, r6, r2
 80007da:	4675      	movcs	r5, lr
 80007dc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007e0:	085b      	lsrs	r3, r3, #1
 80007e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ee:	bf22      	ittt	cs
 80007f0:	1ab6      	subcs	r6, r6, r2
 80007f2:	4675      	movcs	r5, lr
 80007f4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007f8:	ea55 0e06 	orrs.w	lr, r5, r6
 80007fc:	d018      	beq.n	8000830 <__aeabi_ddiv+0x114>
 80007fe:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000802:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000806:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800080a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800080e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000812:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000816:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800081a:	d1c0      	bne.n	800079e <__aeabi_ddiv+0x82>
 800081c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000820:	d10b      	bne.n	800083a <__aeabi_ddiv+0x11e>
 8000822:	ea41 0100 	orr.w	r1, r1, r0
 8000826:	f04f 0000 	mov.w	r0, #0
 800082a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800082e:	e7b6      	b.n	800079e <__aeabi_ddiv+0x82>
 8000830:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000834:	bf04      	itt	eq
 8000836:	4301      	orreq	r1, r0
 8000838:	2000      	moveq	r0, #0
 800083a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800083e:	bf88      	it	hi
 8000840:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000844:	f63f aeaf 	bhi.w	80005a6 <__aeabi_dmul+0xde>
 8000848:	ebb5 0c03 	subs.w	ip, r5, r3
 800084c:	bf04      	itt	eq
 800084e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000852:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000856:	f150 0000 	adcs.w	r0, r0, #0
 800085a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800085e:	bd70      	pop	{r4, r5, r6, pc}
 8000860:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000864:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000868:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800086c:	bfc2      	ittt	gt
 800086e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000872:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000876:	bd70      	popgt	{r4, r5, r6, pc}
 8000878:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800087c:	f04f 0e00 	mov.w	lr, #0
 8000880:	3c01      	subs	r4, #1
 8000882:	e690      	b.n	80005a6 <__aeabi_dmul+0xde>
 8000884:	ea45 0e06 	orr.w	lr, r5, r6
 8000888:	e68d      	b.n	80005a6 <__aeabi_dmul+0xde>
 800088a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800088e:	ea94 0f0c 	teq	r4, ip
 8000892:	bf08      	it	eq
 8000894:	ea95 0f0c 	teqeq	r5, ip
 8000898:	f43f af3b 	beq.w	8000712 <__aeabi_dmul+0x24a>
 800089c:	ea94 0f0c 	teq	r4, ip
 80008a0:	d10a      	bne.n	80008b8 <__aeabi_ddiv+0x19c>
 80008a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008a6:	f47f af34 	bne.w	8000712 <__aeabi_dmul+0x24a>
 80008aa:	ea95 0f0c 	teq	r5, ip
 80008ae:	f47f af25 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008b2:	4610      	mov	r0, r2
 80008b4:	4619      	mov	r1, r3
 80008b6:	e72c      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008b8:	ea95 0f0c 	teq	r5, ip
 80008bc:	d106      	bne.n	80008cc <__aeabi_ddiv+0x1b0>
 80008be:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c2:	f43f aefd 	beq.w	80006c0 <__aeabi_dmul+0x1f8>
 80008c6:	4610      	mov	r0, r2
 80008c8:	4619      	mov	r1, r3
 80008ca:	e722      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d0:	bf18      	it	ne
 80008d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008d6:	f47f aec5 	bne.w	8000664 <__aeabi_dmul+0x19c>
 80008da:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008de:	f47f af0d 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008e2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008e6:	f47f aeeb 	bne.w	80006c0 <__aeabi_dmul+0x1f8>
 80008ea:	e712      	b.n	8000712 <__aeabi_dmul+0x24a>

080008ec <__aeabi_d2iz>:
 80008ec:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80008f0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 80008f4:	d215      	bcs.n	8000922 <__aeabi_d2iz+0x36>
 80008f6:	d511      	bpl.n	800091c <__aeabi_d2iz+0x30>
 80008f8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 80008fc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000900:	d912      	bls.n	8000928 <__aeabi_d2iz+0x3c>
 8000902:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000906:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800090a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800090e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000912:	fa23 f002 	lsr.w	r0, r3, r2
 8000916:	bf18      	it	ne
 8000918:	4240      	negne	r0, r0
 800091a:	4770      	bx	lr
 800091c:	f04f 0000 	mov.w	r0, #0
 8000920:	4770      	bx	lr
 8000922:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000926:	d105      	bne.n	8000934 <__aeabi_d2iz+0x48>
 8000928:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 800092c:	bf08      	it	eq
 800092e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000932:	4770      	bx	lr
 8000934:	f04f 0000 	mov.w	r0, #0
 8000938:	4770      	bx	lr
 800093a:	bf00      	nop

0800093c <__aeabi_d2uiz>:
 800093c:	004a      	lsls	r2, r1, #1
 800093e:	d211      	bcs.n	8000964 <__aeabi_d2uiz+0x28>
 8000940:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000944:	d211      	bcs.n	800096a <__aeabi_d2uiz+0x2e>
 8000946:	d50d      	bpl.n	8000964 <__aeabi_d2uiz+0x28>
 8000948:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 800094c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000950:	d40e      	bmi.n	8000970 <__aeabi_d2uiz+0x34>
 8000952:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000956:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800095a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800095e:	fa23 f002 	lsr.w	r0, r3, r2
 8000962:	4770      	bx	lr
 8000964:	f04f 0000 	mov.w	r0, #0
 8000968:	4770      	bx	lr
 800096a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800096e:	d102      	bne.n	8000976 <__aeabi_d2uiz+0x3a>
 8000970:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000974:	4770      	bx	lr
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	4770      	bx	lr

0800097c <__aeabi_frsub>:
 800097c:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000980:	e002      	b.n	8000988 <__addsf3>
 8000982:	bf00      	nop

08000984 <__aeabi_fsub>:
 8000984:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000988 <__addsf3>:
 8000988:	0042      	lsls	r2, r0, #1
 800098a:	bf1f      	itttt	ne
 800098c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000990:	ea92 0f03 	teqne	r2, r3
 8000994:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000998:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800099c:	d06a      	beq.n	8000a74 <__addsf3+0xec>
 800099e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 80009a2:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 80009a6:	bfc1      	itttt	gt
 80009a8:	18d2      	addgt	r2, r2, r3
 80009aa:	4041      	eorgt	r1, r0
 80009ac:	4048      	eorgt	r0, r1
 80009ae:	4041      	eorgt	r1, r0
 80009b0:	bfb8      	it	lt
 80009b2:	425b      	neglt	r3, r3
 80009b4:	2b19      	cmp	r3, #25
 80009b6:	bf88      	it	hi
 80009b8:	4770      	bxhi	lr
 80009ba:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 80009be:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80009c2:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 80009c6:	bf18      	it	ne
 80009c8:	4240      	negne	r0, r0
 80009ca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80009ce:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 80009d2:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 80009d6:	bf18      	it	ne
 80009d8:	4249      	negne	r1, r1
 80009da:	ea92 0f03 	teq	r2, r3
 80009de:	d03f      	beq.n	8000a60 <__addsf3+0xd8>
 80009e0:	f1a2 0201 	sub.w	r2, r2, #1
 80009e4:	fa41 fc03 	asr.w	ip, r1, r3
 80009e8:	eb10 000c 	adds.w	r0, r0, ip
 80009ec:	f1c3 0320 	rsb	r3, r3, #32
 80009f0:	fa01 f103 	lsl.w	r1, r1, r3
 80009f4:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80009f8:	d502      	bpl.n	8000a00 <__addsf3+0x78>
 80009fa:	4249      	negs	r1, r1
 80009fc:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000a00:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000a04:	d313      	bcc.n	8000a2e <__addsf3+0xa6>
 8000a06:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000a0a:	d306      	bcc.n	8000a1a <__addsf3+0x92>
 8000a0c:	0840      	lsrs	r0, r0, #1
 8000a0e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000a12:	f102 0201 	add.w	r2, r2, #1
 8000a16:	2afe      	cmp	r2, #254	; 0xfe
 8000a18:	d251      	bcs.n	8000abe <__addsf3+0x136>
 8000a1a:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000a1e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000a22:	bf08      	it	eq
 8000a24:	f020 0001 	biceq.w	r0, r0, #1
 8000a28:	ea40 0003 	orr.w	r0, r0, r3
 8000a2c:	4770      	bx	lr
 8000a2e:	0049      	lsls	r1, r1, #1
 8000a30:	eb40 0000 	adc.w	r0, r0, r0
 8000a34:	3a01      	subs	r2, #1
 8000a36:	bf28      	it	cs
 8000a38:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000a3c:	d2ed      	bcs.n	8000a1a <__addsf3+0x92>
 8000a3e:	fab0 fc80 	clz	ip, r0
 8000a42:	f1ac 0c08 	sub.w	ip, ip, #8
 8000a46:	ebb2 020c 	subs.w	r2, r2, ip
 8000a4a:	fa00 f00c 	lsl.w	r0, r0, ip
 8000a4e:	bfaa      	itet	ge
 8000a50:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000a54:	4252      	neglt	r2, r2
 8000a56:	4318      	orrge	r0, r3
 8000a58:	bfbc      	itt	lt
 8000a5a:	40d0      	lsrlt	r0, r2
 8000a5c:	4318      	orrlt	r0, r3
 8000a5e:	4770      	bx	lr
 8000a60:	f092 0f00 	teq	r2, #0
 8000a64:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000a68:	bf06      	itte	eq
 8000a6a:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000a6e:	3201      	addeq	r2, #1
 8000a70:	3b01      	subne	r3, #1
 8000a72:	e7b5      	b.n	80009e0 <__addsf3+0x58>
 8000a74:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000a78:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000a7c:	bf18      	it	ne
 8000a7e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000a82:	d021      	beq.n	8000ac8 <__addsf3+0x140>
 8000a84:	ea92 0f03 	teq	r2, r3
 8000a88:	d004      	beq.n	8000a94 <__addsf3+0x10c>
 8000a8a:	f092 0f00 	teq	r2, #0
 8000a8e:	bf08      	it	eq
 8000a90:	4608      	moveq	r0, r1
 8000a92:	4770      	bx	lr
 8000a94:	ea90 0f01 	teq	r0, r1
 8000a98:	bf1c      	itt	ne
 8000a9a:	2000      	movne	r0, #0
 8000a9c:	4770      	bxne	lr
 8000a9e:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000aa2:	d104      	bne.n	8000aae <__addsf3+0x126>
 8000aa4:	0040      	lsls	r0, r0, #1
 8000aa6:	bf28      	it	cs
 8000aa8:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000aac:	4770      	bx	lr
 8000aae:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000ab2:	bf3c      	itt	cc
 8000ab4:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000ab8:	4770      	bxcc	lr
 8000aba:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000abe:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000ac2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ac6:	4770      	bx	lr
 8000ac8:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000acc:	bf16      	itet	ne
 8000ace:	4608      	movne	r0, r1
 8000ad0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000ad4:	4601      	movne	r1, r0
 8000ad6:	0242      	lsls	r2, r0, #9
 8000ad8:	bf06      	itte	eq
 8000ada:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000ade:	ea90 0f01 	teqeq	r0, r1
 8000ae2:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000ae6:	4770      	bx	lr

08000ae8 <__aeabi_ui2f>:
 8000ae8:	f04f 0300 	mov.w	r3, #0
 8000aec:	e004      	b.n	8000af8 <__aeabi_i2f+0x8>
 8000aee:	bf00      	nop

08000af0 <__aeabi_i2f>:
 8000af0:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000af4:	bf48      	it	mi
 8000af6:	4240      	negmi	r0, r0
 8000af8:	ea5f 0c00 	movs.w	ip, r0
 8000afc:	bf08      	it	eq
 8000afe:	4770      	bxeq	lr
 8000b00:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000b04:	4601      	mov	r1, r0
 8000b06:	f04f 0000 	mov.w	r0, #0
 8000b0a:	e01c      	b.n	8000b46 <__aeabi_l2f+0x2a>

08000b0c <__aeabi_ul2f>:
 8000b0c:	ea50 0201 	orrs.w	r2, r0, r1
 8000b10:	bf08      	it	eq
 8000b12:	4770      	bxeq	lr
 8000b14:	f04f 0300 	mov.w	r3, #0
 8000b18:	e00a      	b.n	8000b30 <__aeabi_l2f+0x14>
 8000b1a:	bf00      	nop

08000b1c <__aeabi_l2f>:
 8000b1c:	ea50 0201 	orrs.w	r2, r0, r1
 8000b20:	bf08      	it	eq
 8000b22:	4770      	bxeq	lr
 8000b24:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000b28:	d502      	bpl.n	8000b30 <__aeabi_l2f+0x14>
 8000b2a:	4240      	negs	r0, r0
 8000b2c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b30:	ea5f 0c01 	movs.w	ip, r1
 8000b34:	bf02      	ittt	eq
 8000b36:	4684      	moveq	ip, r0
 8000b38:	4601      	moveq	r1, r0
 8000b3a:	2000      	moveq	r0, #0
 8000b3c:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000b40:	bf08      	it	eq
 8000b42:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000b46:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000b4a:	fabc f28c 	clz	r2, ip
 8000b4e:	3a08      	subs	r2, #8
 8000b50:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000b54:	db10      	blt.n	8000b78 <__aeabi_l2f+0x5c>
 8000b56:	fa01 fc02 	lsl.w	ip, r1, r2
 8000b5a:	4463      	add	r3, ip
 8000b5c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000b60:	f1c2 0220 	rsb	r2, r2, #32
 8000b64:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000b68:	fa20 f202 	lsr.w	r2, r0, r2
 8000b6c:	eb43 0002 	adc.w	r0, r3, r2
 8000b70:	bf08      	it	eq
 8000b72:	f020 0001 	biceq.w	r0, r0, #1
 8000b76:	4770      	bx	lr
 8000b78:	f102 0220 	add.w	r2, r2, #32
 8000b7c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000b80:	f1c2 0220 	rsb	r2, r2, #32
 8000b84:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000b88:	fa21 f202 	lsr.w	r2, r1, r2
 8000b8c:	eb43 0002 	adc.w	r0, r3, r2
 8000b90:	bf08      	it	eq
 8000b92:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_fmul>:
 8000b98:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000b9c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ba0:	bf1e      	ittt	ne
 8000ba2:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000ba6:	ea92 0f0c 	teqne	r2, ip
 8000baa:	ea93 0f0c 	teqne	r3, ip
 8000bae:	d06f      	beq.n	8000c90 <__aeabi_fmul+0xf8>
 8000bb0:	441a      	add	r2, r3
 8000bb2:	ea80 0c01 	eor.w	ip, r0, r1
 8000bb6:	0240      	lsls	r0, r0, #9
 8000bb8:	bf18      	it	ne
 8000bba:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000bbe:	d01e      	beq.n	8000bfe <__aeabi_fmul+0x66>
 8000bc0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000bc4:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000bc8:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000bcc:	fba0 3101 	umull	r3, r1, r0, r1
 8000bd0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000bd4:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000bd8:	bf3e      	ittt	cc
 8000bda:	0049      	lslcc	r1, r1, #1
 8000bdc:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000be0:	005b      	lslcc	r3, r3, #1
 8000be2:	ea40 0001 	orr.w	r0, r0, r1
 8000be6:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000bea:	2afd      	cmp	r2, #253	; 0xfd
 8000bec:	d81d      	bhi.n	8000c2a <__aeabi_fmul+0x92>
 8000bee:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000bf2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bf6:	bf08      	it	eq
 8000bf8:	f020 0001 	biceq.w	r0, r0, #1
 8000bfc:	4770      	bx	lr
 8000bfe:	f090 0f00 	teq	r0, #0
 8000c02:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000c06:	bf08      	it	eq
 8000c08:	0249      	lsleq	r1, r1, #9
 8000c0a:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000c0e:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000c12:	3a7f      	subs	r2, #127	; 0x7f
 8000c14:	bfc2      	ittt	gt
 8000c16:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000c1a:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000c1e:	4770      	bxgt	lr
 8000c20:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c24:	f04f 0300 	mov.w	r3, #0
 8000c28:	3a01      	subs	r2, #1
 8000c2a:	dc5d      	bgt.n	8000ce8 <__aeabi_fmul+0x150>
 8000c2c:	f112 0f19 	cmn.w	r2, #25
 8000c30:	bfdc      	itt	le
 8000c32:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000c36:	4770      	bxle	lr
 8000c38:	f1c2 0200 	rsb	r2, r2, #0
 8000c3c:	0041      	lsls	r1, r0, #1
 8000c3e:	fa21 f102 	lsr.w	r1, r1, r2
 8000c42:	f1c2 0220 	rsb	r2, r2, #32
 8000c46:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c4a:	ea5f 0031 	movs.w	r0, r1, rrx
 8000c4e:	f140 0000 	adc.w	r0, r0, #0
 8000c52:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000c56:	bf08      	it	eq
 8000c58:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000c5c:	4770      	bx	lr
 8000c5e:	f092 0f00 	teq	r2, #0
 8000c62:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000c66:	bf02      	ittt	eq
 8000c68:	0040      	lsleq	r0, r0, #1
 8000c6a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000c6e:	3a01      	subeq	r2, #1
 8000c70:	d0f9      	beq.n	8000c66 <__aeabi_fmul+0xce>
 8000c72:	ea40 000c 	orr.w	r0, r0, ip
 8000c76:	f093 0f00 	teq	r3, #0
 8000c7a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c7e:	bf02      	ittt	eq
 8000c80:	0049      	lsleq	r1, r1, #1
 8000c82:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000c86:	3b01      	subeq	r3, #1
 8000c88:	d0f9      	beq.n	8000c7e <__aeabi_fmul+0xe6>
 8000c8a:	ea41 010c 	orr.w	r1, r1, ip
 8000c8e:	e78f      	b.n	8000bb0 <__aeabi_fmul+0x18>
 8000c90:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000c94:	ea92 0f0c 	teq	r2, ip
 8000c98:	bf18      	it	ne
 8000c9a:	ea93 0f0c 	teqne	r3, ip
 8000c9e:	d00a      	beq.n	8000cb6 <__aeabi_fmul+0x11e>
 8000ca0:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000ca4:	bf18      	it	ne
 8000ca6:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000caa:	d1d8      	bne.n	8000c5e <__aeabi_fmul+0xc6>
 8000cac:	ea80 0001 	eor.w	r0, r0, r1
 8000cb0:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000cb4:	4770      	bx	lr
 8000cb6:	f090 0f00 	teq	r0, #0
 8000cba:	bf17      	itett	ne
 8000cbc:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000cc0:	4608      	moveq	r0, r1
 8000cc2:	f091 0f00 	teqne	r1, #0
 8000cc6:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000cca:	d014      	beq.n	8000cf6 <__aeabi_fmul+0x15e>
 8000ccc:	ea92 0f0c 	teq	r2, ip
 8000cd0:	d101      	bne.n	8000cd6 <__aeabi_fmul+0x13e>
 8000cd2:	0242      	lsls	r2, r0, #9
 8000cd4:	d10f      	bne.n	8000cf6 <__aeabi_fmul+0x15e>
 8000cd6:	ea93 0f0c 	teq	r3, ip
 8000cda:	d103      	bne.n	8000ce4 <__aeabi_fmul+0x14c>
 8000cdc:	024b      	lsls	r3, r1, #9
 8000cde:	bf18      	it	ne
 8000ce0:	4608      	movne	r0, r1
 8000ce2:	d108      	bne.n	8000cf6 <__aeabi_fmul+0x15e>
 8000ce4:	ea80 0001 	eor.w	r0, r0, r1
 8000ce8:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000cec:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cf0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cf4:	4770      	bx	lr
 8000cf6:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cfa:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000cfe:	4770      	bx	lr

08000d00 <__aeabi_fdiv>:
 8000d00:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d04:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d08:	bf1e      	ittt	ne
 8000d0a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d0e:	ea92 0f0c 	teqne	r2, ip
 8000d12:	ea93 0f0c 	teqne	r3, ip
 8000d16:	d069      	beq.n	8000dec <__aeabi_fdiv+0xec>
 8000d18:	eba2 0203 	sub.w	r2, r2, r3
 8000d1c:	ea80 0c01 	eor.w	ip, r0, r1
 8000d20:	0249      	lsls	r1, r1, #9
 8000d22:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000d26:	d037      	beq.n	8000d98 <__aeabi_fdiv+0x98>
 8000d28:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000d2c:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000d30:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000d34:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000d38:	428b      	cmp	r3, r1
 8000d3a:	bf38      	it	cc
 8000d3c:	005b      	lslcc	r3, r3, #1
 8000d3e:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000d42:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000d46:	428b      	cmp	r3, r1
 8000d48:	bf24      	itt	cs
 8000d4a:	1a5b      	subcs	r3, r3, r1
 8000d4c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000d50:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000d54:	bf24      	itt	cs
 8000d56:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000d5a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000d5e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000d62:	bf24      	itt	cs
 8000d64:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000d68:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000d6c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000d70:	bf24      	itt	cs
 8000d72:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000d76:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000d7a:	011b      	lsls	r3, r3, #4
 8000d7c:	bf18      	it	ne
 8000d7e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000d82:	d1e0      	bne.n	8000d46 <__aeabi_fdiv+0x46>
 8000d84:	2afd      	cmp	r2, #253	; 0xfd
 8000d86:	f63f af50 	bhi.w	8000c2a <__aeabi_fmul+0x92>
 8000d8a:	428b      	cmp	r3, r1
 8000d8c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d90:	bf08      	it	eq
 8000d92:	f020 0001 	biceq.w	r0, r0, #1
 8000d96:	4770      	bx	lr
 8000d98:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000d9c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000da0:	327f      	adds	r2, #127	; 0x7f
 8000da2:	bfc2      	ittt	gt
 8000da4:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000da8:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000dac:	4770      	bxgt	lr
 8000dae:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000db2:	f04f 0300 	mov.w	r3, #0
 8000db6:	3a01      	subs	r2, #1
 8000db8:	e737      	b.n	8000c2a <__aeabi_fmul+0x92>
 8000dba:	f092 0f00 	teq	r2, #0
 8000dbe:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000dc2:	bf02      	ittt	eq
 8000dc4:	0040      	lsleq	r0, r0, #1
 8000dc6:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000dca:	3a01      	subeq	r2, #1
 8000dcc:	d0f9      	beq.n	8000dc2 <__aeabi_fdiv+0xc2>
 8000dce:	ea40 000c 	orr.w	r0, r0, ip
 8000dd2:	f093 0f00 	teq	r3, #0
 8000dd6:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000dda:	bf02      	ittt	eq
 8000ddc:	0049      	lsleq	r1, r1, #1
 8000dde:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000de2:	3b01      	subeq	r3, #1
 8000de4:	d0f9      	beq.n	8000dda <__aeabi_fdiv+0xda>
 8000de6:	ea41 010c 	orr.w	r1, r1, ip
 8000dea:	e795      	b.n	8000d18 <__aeabi_fdiv+0x18>
 8000dec:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000df0:	ea92 0f0c 	teq	r2, ip
 8000df4:	d108      	bne.n	8000e08 <__aeabi_fdiv+0x108>
 8000df6:	0242      	lsls	r2, r0, #9
 8000df8:	f47f af7d 	bne.w	8000cf6 <__aeabi_fmul+0x15e>
 8000dfc:	ea93 0f0c 	teq	r3, ip
 8000e00:	f47f af70 	bne.w	8000ce4 <__aeabi_fmul+0x14c>
 8000e04:	4608      	mov	r0, r1
 8000e06:	e776      	b.n	8000cf6 <__aeabi_fmul+0x15e>
 8000e08:	ea93 0f0c 	teq	r3, ip
 8000e0c:	d104      	bne.n	8000e18 <__aeabi_fdiv+0x118>
 8000e0e:	024b      	lsls	r3, r1, #9
 8000e10:	f43f af4c 	beq.w	8000cac <__aeabi_fmul+0x114>
 8000e14:	4608      	mov	r0, r1
 8000e16:	e76e      	b.n	8000cf6 <__aeabi_fmul+0x15e>
 8000e18:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e1c:	bf18      	it	ne
 8000e1e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e22:	d1ca      	bne.n	8000dba <__aeabi_fdiv+0xba>
 8000e24:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000e28:	f47f af5c 	bne.w	8000ce4 <__aeabi_fmul+0x14c>
 8000e2c:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000e30:	f47f af3c 	bne.w	8000cac <__aeabi_fmul+0x114>
 8000e34:	e75f      	b.n	8000cf6 <__aeabi_fmul+0x15e>
 8000e36:	bf00      	nop

08000e38 <__gesf2>:
 8000e38:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000e3c:	e006      	b.n	8000e4c <__cmpsf2+0x4>
 8000e3e:	bf00      	nop

08000e40 <__lesf2>:
 8000e40:	f04f 0c01 	mov.w	ip, #1
 8000e44:	e002      	b.n	8000e4c <__cmpsf2+0x4>
 8000e46:	bf00      	nop

08000e48 <__cmpsf2>:
 8000e48:	f04f 0c01 	mov.w	ip, #1
 8000e4c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000e50:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000e54:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000e58:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000e5c:	bf18      	it	ne
 8000e5e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000e62:	d011      	beq.n	8000e88 <__cmpsf2+0x40>
 8000e64:	b001      	add	sp, #4
 8000e66:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000e6a:	bf18      	it	ne
 8000e6c:	ea90 0f01 	teqne	r0, r1
 8000e70:	bf58      	it	pl
 8000e72:	ebb2 0003 	subspl.w	r0, r2, r3
 8000e76:	bf88      	it	hi
 8000e78:	17c8      	asrhi	r0, r1, #31
 8000e7a:	bf38      	it	cc
 8000e7c:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000e80:	bf18      	it	ne
 8000e82:	f040 0001 	orrne.w	r0, r0, #1
 8000e86:	4770      	bx	lr
 8000e88:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000e8c:	d102      	bne.n	8000e94 <__cmpsf2+0x4c>
 8000e8e:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000e92:	d105      	bne.n	8000ea0 <__cmpsf2+0x58>
 8000e94:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000e98:	d1e4      	bne.n	8000e64 <__cmpsf2+0x1c>
 8000e9a:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000e9e:	d0e1      	beq.n	8000e64 <__cmpsf2+0x1c>
 8000ea0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ea4:	4770      	bx	lr
 8000ea6:	bf00      	nop

08000ea8 <__aeabi_cfrcmple>:
 8000ea8:	4684      	mov	ip, r0
 8000eaa:	4608      	mov	r0, r1
 8000eac:	4661      	mov	r1, ip
 8000eae:	e7ff      	b.n	8000eb0 <__aeabi_cfcmpeq>

08000eb0 <__aeabi_cfcmpeq>:
 8000eb0:	b50f      	push	{r0, r1, r2, r3, lr}
 8000eb2:	f7ff ffc9 	bl	8000e48 <__cmpsf2>
 8000eb6:	2800      	cmp	r0, #0
 8000eb8:	bf48      	it	mi
 8000eba:	f110 0f00 	cmnmi.w	r0, #0
 8000ebe:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000ec0 <__aeabi_fcmpeq>:
 8000ec0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ec4:	f7ff fff4 	bl	8000eb0 <__aeabi_cfcmpeq>
 8000ec8:	bf0c      	ite	eq
 8000eca:	2001      	moveq	r0, #1
 8000ecc:	2000      	movne	r0, #0
 8000ece:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ed2:	bf00      	nop

08000ed4 <__aeabi_fcmplt>:
 8000ed4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ed8:	f7ff ffea 	bl	8000eb0 <__aeabi_cfcmpeq>
 8000edc:	bf34      	ite	cc
 8000ede:	2001      	movcc	r0, #1
 8000ee0:	2000      	movcs	r0, #0
 8000ee2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ee6:	bf00      	nop

08000ee8 <__aeabi_fcmple>:
 8000ee8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000eec:	f7ff ffe0 	bl	8000eb0 <__aeabi_cfcmpeq>
 8000ef0:	bf94      	ite	ls
 8000ef2:	2001      	movls	r0, #1
 8000ef4:	2000      	movhi	r0, #0
 8000ef6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000efa:	bf00      	nop

08000efc <__aeabi_fcmpge>:
 8000efc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f00:	f7ff ffd2 	bl	8000ea8 <__aeabi_cfrcmple>
 8000f04:	bf94      	ite	ls
 8000f06:	2001      	movls	r0, #1
 8000f08:	2000      	movhi	r0, #0
 8000f0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f0e:	bf00      	nop

08000f10 <__aeabi_fcmpgt>:
 8000f10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f14:	f7ff ffc8 	bl	8000ea8 <__aeabi_cfrcmple>
 8000f18:	bf34      	ite	cc
 8000f1a:	2001      	movcc	r0, #1
 8000f1c:	2000      	movcs	r0, #0
 8000f1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f22:	bf00      	nop

08000f24 <__aeabi_f2iz>:
 8000f24:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000f28:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000f2c:	d30f      	bcc.n	8000f4e <__aeabi_f2iz+0x2a>
 8000f2e:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000f32:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000f36:	d90d      	bls.n	8000f54 <__aeabi_f2iz+0x30>
 8000f38:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000f3c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000f40:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000f44:	fa23 f002 	lsr.w	r0, r3, r2
 8000f48:	bf18      	it	ne
 8000f4a:	4240      	negne	r0, r0
 8000f4c:	4770      	bx	lr
 8000f4e:	f04f 0000 	mov.w	r0, #0
 8000f52:	4770      	bx	lr
 8000f54:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000f58:	d101      	bne.n	8000f5e <__aeabi_f2iz+0x3a>
 8000f5a:	0242      	lsls	r2, r0, #9
 8000f5c:	d105      	bne.n	8000f6a <__aeabi_f2iz+0x46>
 8000f5e:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 8000f62:	bf08      	it	eq
 8000f64:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000f68:	4770      	bx	lr
 8000f6a:	f04f 0000 	mov.w	r0, #0
 8000f6e:	4770      	bx	lr

08000f70 <MX_CAN_Init>:

CAN_HandleTypeDef hcan;

/* CAN init function */
void MX_CAN_Init(void)
{
 8000f70:	b580      	push	{r7, lr}
 8000f72:	b08a      	sub	sp, #40	; 0x28
 8000f74:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN1;
 8000f76:	4b25      	ldr	r3, [pc, #148]	; (800100c <MX_CAN_Init+0x9c>)
 8000f78:	4a25      	ldr	r2, [pc, #148]	; (8001010 <MX_CAN_Init+0xa0>)
 8000f7a:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 18;
 8000f7c:	4b23      	ldr	r3, [pc, #140]	; (800100c <MX_CAN_Init+0x9c>)
 8000f7e:	2212      	movs	r2, #18
 8000f80:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 8000f82:	4b22      	ldr	r3, [pc, #136]	; (800100c <MX_CAN_Init+0x9c>)
 8000f84:	2200      	movs	r2, #0
 8000f86:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000f88:	4b20      	ldr	r3, [pc, #128]	; (800100c <MX_CAN_Init+0x9c>)
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_4TQ;
 8000f8e:	4b1f      	ldr	r3, [pc, #124]	; (800100c <MX_CAN_Init+0x9c>)
 8000f90:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8000f94:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_3TQ;
 8000f96:	4b1d      	ldr	r3, [pc, #116]	; (800100c <MX_CAN_Init+0x9c>)
 8000f98:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8000f9c:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 8000f9e:	4b1b      	ldr	r3, [pc, #108]	; (800100c <MX_CAN_Init+0x9c>)
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 8000fa4:	4b19      	ldr	r3, [pc, #100]	; (800100c <MX_CAN_Init+0x9c>)
 8000fa6:	2200      	movs	r2, #0
 8000fa8:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 8000faa:	4b18      	ldr	r3, [pc, #96]	; (800100c <MX_CAN_Init+0x9c>)
 8000fac:	2200      	movs	r2, #0
 8000fae:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 8000fb0:	4b16      	ldr	r3, [pc, #88]	; (800100c <MX_CAN_Init+0x9c>)
 8000fb2:	2200      	movs	r2, #0
 8000fb4:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 8000fb6:	4b15      	ldr	r3, [pc, #84]	; (800100c <MX_CAN_Init+0x9c>)
 8000fb8:	2200      	movs	r2, #0
 8000fba:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 8000fbc:	4b13      	ldr	r3, [pc, #76]	; (800100c <MX_CAN_Init+0x9c>)
 8000fbe:	2200      	movs	r2, #0
 8000fc0:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8000fc2:	4812      	ldr	r0, [pc, #72]	; (800100c <MX_CAN_Init+0x9c>)
 8000fc4:	f001 fc82 	bl	80028cc <HAL_CAN_Init>
 8000fc8:	4603      	mov	r3, r0
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	d001      	beq.n	8000fd2 <MX_CAN_Init+0x62>
  {
    Error_Handler();
 8000fce:	f001 f8cd 	bl	800216c <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */
	CAN_FilterTypeDef canfilterconfig;

	canfilterconfig.FilterActivation = CAN_FILTER_ENABLE;
 8000fd2:	2301      	movs	r3, #1
 8000fd4:	623b      	str	r3, [r7, #32]
	canfilterconfig.FilterBank = 10;  // which filter bank to use from the assigned ones
 8000fd6:	230a      	movs	r3, #10
 8000fd8:	617b      	str	r3, [r7, #20]
	canfilterconfig.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 8000fda:	2300      	movs	r3, #0
 8000fdc:	613b      	str	r3, [r7, #16]
	canfilterconfig.FilterIdHigh = 0;
 8000fde:	2300      	movs	r3, #0
 8000fe0:	603b      	str	r3, [r7, #0]
	canfilterconfig.FilterIdLow = 0x0000;
 8000fe2:	2300      	movs	r3, #0
 8000fe4:	607b      	str	r3, [r7, #4]
	canfilterconfig.FilterMaskIdHigh = 0;
 8000fe6:	2300      	movs	r3, #0
 8000fe8:	60bb      	str	r3, [r7, #8]
	canfilterconfig.FilterMaskIdLow = 0x0000;
 8000fea:	2300      	movs	r3, #0
 8000fec:	60fb      	str	r3, [r7, #12]
	canfilterconfig.FilterMode = CAN_FILTERMODE_IDMASK;
 8000fee:	2300      	movs	r3, #0
 8000ff0:	61bb      	str	r3, [r7, #24]
	canfilterconfig.FilterScale = CAN_FILTERSCALE_32BIT;
 8000ff2:	2301      	movs	r3, #1
 8000ff4:	61fb      	str	r3, [r7, #28]
	canfilterconfig.SlaveStartFilterBank = 0;  // how many filters to assign to the CAN1 (master can)
 8000ff6:	2300      	movs	r3, #0
 8000ff8:	627b      	str	r3, [r7, #36]	; 0x24

	HAL_CAN_ConfigFilter(&hcan, &canfilterconfig);
 8000ffa:	463b      	mov	r3, r7
 8000ffc:	4619      	mov	r1, r3
 8000ffe:	4803      	ldr	r0, [pc, #12]	; (800100c <MX_CAN_Init+0x9c>)
 8001000:	f001 fd5f 	bl	8002ac2 <HAL_CAN_ConfigFilter>

  /* USER CODE END CAN_Init 2 */

}
 8001004:	bf00      	nop
 8001006:	3728      	adds	r7, #40	; 0x28
 8001008:	46bd      	mov	sp, r7
 800100a:	bd80      	pop	{r7, pc}
 800100c:	200000fc 	.word	0x200000fc
 8001010:	40006400 	.word	0x40006400

08001014 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8001014:	b580      	push	{r7, lr}
 8001016:	b088      	sub	sp, #32
 8001018:	af00      	add	r7, sp, #0
 800101a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800101c:	f107 0310 	add.w	r3, r7, #16
 8001020:	2200      	movs	r2, #0
 8001022:	601a      	str	r2, [r3, #0]
 8001024:	605a      	str	r2, [r3, #4]
 8001026:	609a      	str	r2, [r3, #8]
 8001028:	60da      	str	r2, [r3, #12]
  if(canHandle->Instance==CAN1)
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	681b      	ldr	r3, [r3, #0]
 800102e:	4a2c      	ldr	r2, [pc, #176]	; (80010e0 <HAL_CAN_MspInit+0xcc>)
 8001030:	4293      	cmp	r3, r2
 8001032:	d151      	bne.n	80010d8 <HAL_CAN_MspInit+0xc4>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001034:	4b2b      	ldr	r3, [pc, #172]	; (80010e4 <HAL_CAN_MspInit+0xd0>)
 8001036:	69db      	ldr	r3, [r3, #28]
 8001038:	4a2a      	ldr	r2, [pc, #168]	; (80010e4 <HAL_CAN_MspInit+0xd0>)
 800103a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800103e:	61d3      	str	r3, [r2, #28]
 8001040:	4b28      	ldr	r3, [pc, #160]	; (80010e4 <HAL_CAN_MspInit+0xd0>)
 8001042:	69db      	ldr	r3, [r3, #28]
 8001044:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001048:	60fb      	str	r3, [r7, #12]
 800104a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800104c:	4b25      	ldr	r3, [pc, #148]	; (80010e4 <HAL_CAN_MspInit+0xd0>)
 800104e:	699b      	ldr	r3, [r3, #24]
 8001050:	4a24      	ldr	r2, [pc, #144]	; (80010e4 <HAL_CAN_MspInit+0xd0>)
 8001052:	f043 0304 	orr.w	r3, r3, #4
 8001056:	6193      	str	r3, [r2, #24]
 8001058:	4b22      	ldr	r3, [pc, #136]	; (80010e4 <HAL_CAN_MspInit+0xd0>)
 800105a:	699b      	ldr	r3, [r3, #24]
 800105c:	f003 0304 	and.w	r3, r3, #4
 8001060:	60bb      	str	r3, [r7, #8]
 8001062:	68bb      	ldr	r3, [r7, #8]
    /**CAN GPIO Configuration
    PA11     ------> CAN_RX
    PA12     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8001064:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001068:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800106a:	2300      	movs	r3, #0
 800106c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800106e:	2300      	movs	r3, #0
 8001070:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001072:	f107 0310 	add.w	r3, r7, #16
 8001076:	4619      	mov	r1, r3
 8001078:	481b      	ldr	r0, [pc, #108]	; (80010e8 <HAL_CAN_MspInit+0xd4>)
 800107a:	f002 fa79 	bl	8003570 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 800107e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001082:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001084:	2302      	movs	r3, #2
 8001086:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001088:	2303      	movs	r3, #3
 800108a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800108c:	f107 0310 	add.w	r3, r7, #16
 8001090:	4619      	mov	r1, r3
 8001092:	4815      	ldr	r0, [pc, #84]	; (80010e8 <HAL_CAN_MspInit+0xd4>)
 8001094:	f002 fa6c 	bl	8003570 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(USB_HP_CAN1_TX_IRQn, 5, 0);
 8001098:	2200      	movs	r2, #0
 800109a:	2105      	movs	r1, #5
 800109c:	2013      	movs	r0, #19
 800109e:	f002 fa3c 	bl	800351a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_HP_CAN1_TX_IRQn);
 80010a2:	2013      	movs	r0, #19
 80010a4:	f002 fa55 	bl	8003552 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 5, 0);
 80010a8:	2200      	movs	r2, #0
 80010aa:	2105      	movs	r1, #5
 80010ac:	2014      	movs	r0, #20
 80010ae:	f002 fa34 	bl	800351a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 80010b2:	2014      	movs	r0, #20
 80010b4:	f002 fa4d 	bl	8003552 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 5, 0);
 80010b8:	2200      	movs	r2, #0
 80010ba:	2105      	movs	r1, #5
 80010bc:	2015      	movs	r0, #21
 80010be:	f002 fa2c 	bl	800351a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 80010c2:	2015      	movs	r0, #21
 80010c4:	f002 fa45 	bl	8003552 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_SCE_IRQn, 5, 0);
 80010c8:	2200      	movs	r2, #0
 80010ca:	2105      	movs	r1, #5
 80010cc:	2016      	movs	r0, #22
 80010ce:	f002 fa24 	bl	800351a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_SCE_IRQn);
 80010d2:	2016      	movs	r0, #22
 80010d4:	f002 fa3d 	bl	8003552 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 80010d8:	bf00      	nop
 80010da:	3720      	adds	r7, #32
 80010dc:	46bd      	mov	sp, r7
 80010de:	bd80      	pop	{r7, pc}
 80010e0:	40006400 	.word	0x40006400
 80010e4:	40021000 	.word	0x40021000
 80010e8:	40010800 	.word	0x40010800

080010ec <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80010ec:	b480      	push	{r7}
 80010ee:	b085      	sub	sp, #20
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	60f8      	str	r0, [r7, #12]
 80010f4:	60b9      	str	r1, [r7, #8]
 80010f6:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80010f8:	68fb      	ldr	r3, [r7, #12]
 80010fa:	4a06      	ldr	r2, [pc, #24]	; (8001114 <vApplicationGetIdleTaskMemory+0x28>)
 80010fc:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80010fe:	68bb      	ldr	r3, [r7, #8]
 8001100:	4a05      	ldr	r2, [pc, #20]	; (8001118 <vApplicationGetIdleTaskMemory+0x2c>)
 8001102:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	2280      	movs	r2, #128	; 0x80
 8001108:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800110a:	bf00      	nop
 800110c:	3714      	adds	r7, #20
 800110e:	46bd      	mov	sp, r7
 8001110:	bc80      	pop	{r7}
 8001112:	4770      	bx	lr
 8001114:	20000128 	.word	0x20000128
 8001118:	200001c8 	.word	0x200001c8

0800111c <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 800111c:	b5b0      	push	{r4, r5, r7, lr}
 800111e:	b088      	sub	sp, #32
 8001120:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8001122:	4b0a      	ldr	r3, [pc, #40]	; (800114c <MX_FREERTOS_Init+0x30>)
 8001124:	1d3c      	adds	r4, r7, #4
 8001126:	461d      	mov	r5, r3
 8001128:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800112a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800112c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001130:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8001134:	1d3b      	adds	r3, r7, #4
 8001136:	2100      	movs	r1, #0
 8001138:	4618      	mov	r0, r3
 800113a:	f004 fa3b 	bl	80055b4 <osThreadCreate>
 800113e:	4603      	mov	r3, r0
 8001140:	4a03      	ldr	r2, [pc, #12]	; (8001150 <MX_FREERTOS_Init+0x34>)
 8001142:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 8001144:	bf00      	nop
 8001146:	3720      	adds	r7, #32
 8001148:	46bd      	mov	sp, r7
 800114a:	bdb0      	pop	{r4, r5, r7, pc}
 800114c:	08006b54 	.word	0x08006b54
 8001150:	20000124 	.word	0x20000124

08001154 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8001154:	b580      	push	{r7, lr}
 8001156:	b082      	sub	sp, #8
 8001158:	af00      	add	r7, sp, #0
 800115a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 800115c:	2001      	movs	r0, #1
 800115e:	f004 fa75 	bl	800564c <osDelay>
 8001162:	e7fb      	b.n	800115c <StartDefaultTask+0x8>

08001164 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001164:	b580      	push	{r7, lr}
 8001166:	b088      	sub	sp, #32
 8001168:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800116a:	f107 0310 	add.w	r3, r7, #16
 800116e:	2200      	movs	r2, #0
 8001170:	601a      	str	r2, [r3, #0]
 8001172:	605a      	str	r2, [r3, #4]
 8001174:	609a      	str	r2, [r3, #8]
 8001176:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001178:	4b4e      	ldr	r3, [pc, #312]	; (80012b4 <MX_GPIO_Init+0x150>)
 800117a:	699b      	ldr	r3, [r3, #24]
 800117c:	4a4d      	ldr	r2, [pc, #308]	; (80012b4 <MX_GPIO_Init+0x150>)
 800117e:	f043 0310 	orr.w	r3, r3, #16
 8001182:	6193      	str	r3, [r2, #24]
 8001184:	4b4b      	ldr	r3, [pc, #300]	; (80012b4 <MX_GPIO_Init+0x150>)
 8001186:	699b      	ldr	r3, [r3, #24]
 8001188:	f003 0310 	and.w	r3, r3, #16
 800118c:	60fb      	str	r3, [r7, #12]
 800118e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001190:	4b48      	ldr	r3, [pc, #288]	; (80012b4 <MX_GPIO_Init+0x150>)
 8001192:	699b      	ldr	r3, [r3, #24]
 8001194:	4a47      	ldr	r2, [pc, #284]	; (80012b4 <MX_GPIO_Init+0x150>)
 8001196:	f043 0320 	orr.w	r3, r3, #32
 800119a:	6193      	str	r3, [r2, #24]
 800119c:	4b45      	ldr	r3, [pc, #276]	; (80012b4 <MX_GPIO_Init+0x150>)
 800119e:	699b      	ldr	r3, [r3, #24]
 80011a0:	f003 0320 	and.w	r3, r3, #32
 80011a4:	60bb      	str	r3, [r7, #8]
 80011a6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80011a8:	4b42      	ldr	r3, [pc, #264]	; (80012b4 <MX_GPIO_Init+0x150>)
 80011aa:	699b      	ldr	r3, [r3, #24]
 80011ac:	4a41      	ldr	r2, [pc, #260]	; (80012b4 <MX_GPIO_Init+0x150>)
 80011ae:	f043 0304 	orr.w	r3, r3, #4
 80011b2:	6193      	str	r3, [r2, #24]
 80011b4:	4b3f      	ldr	r3, [pc, #252]	; (80012b4 <MX_GPIO_Init+0x150>)
 80011b6:	699b      	ldr	r3, [r3, #24]
 80011b8:	f003 0304 	and.w	r3, r3, #4
 80011bc:	607b      	str	r3, [r7, #4]
 80011be:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80011c0:	4b3c      	ldr	r3, [pc, #240]	; (80012b4 <MX_GPIO_Init+0x150>)
 80011c2:	699b      	ldr	r3, [r3, #24]
 80011c4:	4a3b      	ldr	r2, [pc, #236]	; (80012b4 <MX_GPIO_Init+0x150>)
 80011c6:	f043 0308 	orr.w	r3, r3, #8
 80011ca:	6193      	str	r3, [r2, #24]
 80011cc:	4b39      	ldr	r3, [pc, #228]	; (80012b4 <MX_GPIO_Init+0x150>)
 80011ce:	699b      	ldr	r3, [r3, #24]
 80011d0:	f003 0308 	and.w	r3, r3, #8
 80011d4:	603b      	str	r3, [r7, #0]
 80011d6:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 80011d8:	2201      	movs	r2, #1
 80011da:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80011de:	4836      	ldr	r0, [pc, #216]	; (80012b8 <MX_GPIO_Init+0x154>)
 80011e0:	f002 fb61 	bl	80038a6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_SET);
 80011e4:	2201      	movs	r2, #1
 80011e6:	2101      	movs	r1, #1
 80011e8:	4834      	ldr	r0, [pc, #208]	; (80012bc <MX_GPIO_Init+0x158>)
 80011ea:	f002 fb5c 	bl	80038a6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_RESET);
 80011ee:	2200      	movs	r2, #0
 80011f0:	2180      	movs	r1, #128	; 0x80
 80011f2:	4832      	ldr	r0, [pc, #200]	; (80012bc <MX_GPIO_Init+0x158>)
 80011f4:	f002 fb57 	bl	80038a6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_10, GPIO_PIN_RESET);
 80011f8:	2200      	movs	r2, #0
 80011fa:	f240 4103 	movw	r1, #1027	; 0x403
 80011fe:	4830      	ldr	r0, [pc, #192]	; (80012c0 <MX_GPIO_Init+0x15c>)
 8001200:	f002 fb51 	bl	80038a6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001204:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001208:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800120a:	2301      	movs	r3, #1
 800120c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800120e:	2300      	movs	r3, #0
 8001210:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001212:	2302      	movs	r3, #2
 8001214:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001216:	f107 0310 	add.w	r3, r7, #16
 800121a:	4619      	mov	r1, r3
 800121c:	4826      	ldr	r0, [pc, #152]	; (80012b8 <MX_GPIO_Init+0x154>)
 800121e:	f002 f9a7 	bl	8003570 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001222:	2301      	movs	r3, #1
 8001224:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8001226:	2311      	movs	r3, #17
 8001228:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800122a:	2300      	movs	r3, #0
 800122c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800122e:	2302      	movs	r3, #2
 8001230:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001232:	f107 0310 	add.w	r3, r7, #16
 8001236:	4619      	mov	r1, r3
 8001238:	4820      	ldr	r0, [pc, #128]	; (80012bc <MX_GPIO_Init+0x158>)
 800123a:	f002 f999 	bl	8003570 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA2 PA3 PA4
                           PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4
 800123e:	f248 031e 	movw	r3, #32798	; 0x801e
 8001242:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001244:	2300      	movs	r3, #0
 8001246:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001248:	2301      	movs	r3, #1
 800124a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800124c:	f107 0310 	add.w	r3, r7, #16
 8001250:	4619      	mov	r1, r3
 8001252:	481a      	ldr	r0, [pc, #104]	; (80012bc <MX_GPIO_Init+0x158>)
 8001254:	f002 f98c 	bl	8003570 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001258:	2380      	movs	r3, #128	; 0x80
 800125a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800125c:	2301      	movs	r3, #1
 800125e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001260:	2300      	movs	r3, #0
 8001262:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001264:	2302      	movs	r3, #2
 8001266:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001268:	f107 0310 	add.w	r3, r7, #16
 800126c:	4619      	mov	r1, r3
 800126e:	4813      	ldr	r0, [pc, #76]	; (80012bc <MX_GPIO_Init+0x158>)
 8001270:	f002 f97e 	bl	8003570 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB10 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_10;
 8001274:	f240 4303 	movw	r3, #1027	; 0x403
 8001278:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800127a:	2301      	movs	r3, #1
 800127c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800127e:	2300      	movs	r3, #0
 8001280:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001282:	2302      	movs	r3, #2
 8001284:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001286:	f107 0310 	add.w	r3, r7, #16
 800128a:	4619      	mov	r1, r3
 800128c:	480c      	ldr	r0, [pc, #48]	; (80012c0 <MX_GPIO_Init+0x15c>)
 800128e:	f002 f96f 	bl	8003570 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB11 PB3 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_3;
 8001292:	f640 0308 	movw	r3, #2056	; 0x808
 8001296:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001298:	2300      	movs	r3, #0
 800129a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800129c:	2300      	movs	r3, #0
 800129e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012a0:	f107 0310 	add.w	r3, r7, #16
 80012a4:	4619      	mov	r1, r3
 80012a6:	4806      	ldr	r0, [pc, #24]	; (80012c0 <MX_GPIO_Init+0x15c>)
 80012a8:	f002 f962 	bl	8003570 <HAL_GPIO_Init>

}
 80012ac:	bf00      	nop
 80012ae:	3720      	adds	r7, #32
 80012b0:	46bd      	mov	sp, r7
 80012b2:	bd80      	pop	{r7, pc}
 80012b4:	40021000 	.word	0x40021000
 80012b8:	40011000 	.word	0x40011000
 80012bc:	40010800 	.word	0x40010800
 80012c0:	40010c00 	.word	0x40010c00

080012c4 <int32ToAsciiArray>:
uint8_t Termination[3] = {0xff,0xff,0xff};
int size=0;
uint8_t arr[50];

int int32ToAsciiArray(int32_t number, uint8_t arr[], int maxSize) ;
int int32ToAsciiArray(int32_t number, uint8_t arr[], int maxSize) {
 80012c4:	b480      	push	{r7}
 80012c6:	b089      	sub	sp, #36	; 0x24
 80012c8:	af00      	add	r7, sp, #0
 80012ca:	60f8      	str	r0, [r7, #12]
 80012cc:	60b9      	str	r1, [r7, #8]
 80012ce:	607a      	str	r2, [r7, #4]
	int index = 0;
 80012d0:	2300      	movs	r3, #0
 80012d2:	61fb      	str	r3, [r7, #28]
	char isNegative = 0;
 80012d4:	2300      	movs	r3, #0
 80012d6:	76fb      	strb	r3, [r7, #27]

	// Handle negative numbers by converting them to positive and recording the sign
	if (number < 0) {
 80012d8:	68fb      	ldr	r3, [r7, #12]
 80012da:	2b00      	cmp	r3, #0
 80012dc:	da04      	bge.n	80012e8 <int32ToAsciiArray+0x24>
		isNegative = 1;
 80012de:	2301      	movs	r3, #1
 80012e0:	76fb      	strb	r3, [r7, #27]
		number = -number;
 80012e2:	68fb      	ldr	r3, [r7, #12]
 80012e4:	425b      	negs	r3, r3
 80012e6:	60fb      	str	r3, [r7, #12]
	}

	// Determine the digits and store them in reverse order
	do {
		if (index < maxSize) {
 80012e8:	69fa      	ldr	r2, [r7, #28]
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	429a      	cmp	r2, r3
 80012ee:	da15      	bge.n	800131c <int32ToAsciiArray+0x58>
			arr[index++] = (number % 10) + '0';
 80012f0:	68fa      	ldr	r2, [r7, #12]
 80012f2:	4b2e      	ldr	r3, [pc, #184]	; (80013ac <int32ToAsciiArray+0xe8>)
 80012f4:	fb83 1302 	smull	r1, r3, r3, r2
 80012f8:	1099      	asrs	r1, r3, #2
 80012fa:	17d3      	asrs	r3, r2, #31
 80012fc:	1ac9      	subs	r1, r1, r3
 80012fe:	460b      	mov	r3, r1
 8001300:	009b      	lsls	r3, r3, #2
 8001302:	440b      	add	r3, r1
 8001304:	005b      	lsls	r3, r3, #1
 8001306:	1ad1      	subs	r1, r2, r3
 8001308:	b2ca      	uxtb	r2, r1
 800130a:	69fb      	ldr	r3, [r7, #28]
 800130c:	1c59      	adds	r1, r3, #1
 800130e:	61f9      	str	r1, [r7, #28]
 8001310:	4619      	mov	r1, r3
 8001312:	68bb      	ldr	r3, [r7, #8]
 8001314:	440b      	add	r3, r1
 8001316:	3230      	adds	r2, #48	; 0x30
 8001318:	b2d2      	uxtb	r2, r2
 800131a:	701a      	strb	r2, [r3, #0]
		}
		number /= 10;
 800131c:	68fb      	ldr	r3, [r7, #12]
 800131e:	4a23      	ldr	r2, [pc, #140]	; (80013ac <int32ToAsciiArray+0xe8>)
 8001320:	fb82 1203 	smull	r1, r2, r2, r3
 8001324:	1092      	asrs	r2, r2, #2
 8001326:	17db      	asrs	r3, r3, #31
 8001328:	1ad3      	subs	r3, r2, r3
 800132a:	60fb      	str	r3, [r7, #12]
	} while (number > 0);
 800132c:	68fb      	ldr	r3, [r7, #12]
 800132e:	2b00      	cmp	r3, #0
 8001330:	dcda      	bgt.n	80012e8 <int32ToAsciiArray+0x24>

	// Add the negative sign if the number was negative
	if (isNegative && index < maxSize) {
 8001332:	7efb      	ldrb	r3, [r7, #27]
 8001334:	2b00      	cmp	r3, #0
 8001336:	d00b      	beq.n	8001350 <int32ToAsciiArray+0x8c>
 8001338:	69fa      	ldr	r2, [r7, #28]
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	429a      	cmp	r2, r3
 800133e:	da07      	bge.n	8001350 <int32ToAsciiArray+0x8c>
		arr[index++] = '-';
 8001340:	69fb      	ldr	r3, [r7, #28]
 8001342:	1c5a      	adds	r2, r3, #1
 8001344:	61fa      	str	r2, [r7, #28]
 8001346:	461a      	mov	r2, r3
 8001348:	68bb      	ldr	r3, [r7, #8]
 800134a:	4413      	add	r3, r2
 800134c:	222d      	movs	r2, #45	; 0x2d
 800134e:	701a      	strb	r2, [r3, #0]
	}

	// Reverse the array to get the correct order
	for (int i = 0; i < index / 2; ++i) {
 8001350:	2300      	movs	r3, #0
 8001352:	617b      	str	r3, [r7, #20]
 8001354:	e01c      	b.n	8001390 <int32ToAsciiArray+0xcc>
		uint8_t temp = arr[i];
 8001356:	697b      	ldr	r3, [r7, #20]
 8001358:	68ba      	ldr	r2, [r7, #8]
 800135a:	4413      	add	r3, r2
 800135c:	781b      	ldrb	r3, [r3, #0]
 800135e:	74fb      	strb	r3, [r7, #19]
		arr[i] = arr[index - 1 - i];
 8001360:	69fb      	ldr	r3, [r7, #28]
 8001362:	1e5a      	subs	r2, r3, #1
 8001364:	697b      	ldr	r3, [r7, #20]
 8001366:	1ad3      	subs	r3, r2, r3
 8001368:	461a      	mov	r2, r3
 800136a:	68bb      	ldr	r3, [r7, #8]
 800136c:	441a      	add	r2, r3
 800136e:	697b      	ldr	r3, [r7, #20]
 8001370:	68b9      	ldr	r1, [r7, #8]
 8001372:	440b      	add	r3, r1
 8001374:	7812      	ldrb	r2, [r2, #0]
 8001376:	701a      	strb	r2, [r3, #0]
		arr[index - 1 - i] = temp;
 8001378:	69fb      	ldr	r3, [r7, #28]
 800137a:	1e5a      	subs	r2, r3, #1
 800137c:	697b      	ldr	r3, [r7, #20]
 800137e:	1ad3      	subs	r3, r2, r3
 8001380:	461a      	mov	r2, r3
 8001382:	68bb      	ldr	r3, [r7, #8]
 8001384:	4413      	add	r3, r2
 8001386:	7cfa      	ldrb	r2, [r7, #19]
 8001388:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < index / 2; ++i) {
 800138a:	697b      	ldr	r3, [r7, #20]
 800138c:	3301      	adds	r3, #1
 800138e:	617b      	str	r3, [r7, #20]
 8001390:	69fb      	ldr	r3, [r7, #28]
 8001392:	0fda      	lsrs	r2, r3, #31
 8001394:	4413      	add	r3, r2
 8001396:	105b      	asrs	r3, r3, #1
 8001398:	461a      	mov	r2, r3
 800139a:	697b      	ldr	r3, [r7, #20]
 800139c:	4293      	cmp	r3, r2
 800139e:	dbda      	blt.n	8001356 <int32ToAsciiArray+0x92>
	}

	// Return the number of characters stored in the array
	return index;
 80013a0:	69fb      	ldr	r3, [r7, #28]
}
 80013a2:	4618      	mov	r0, r3
 80013a4:	3724      	adds	r7, #36	; 0x24
 80013a6:	46bd      	mov	sp, r7
 80013a8:	bc80      	pop	{r7}
 80013aa:	4770      	bx	lr
 80013ac:	66666667 	.word	0x66666667

080013b0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80013b0:	b580      	push	{r7, lr}
 80013b2:	b082      	sub	sp, #8
 80013b4:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80013b6:	f001 fa57 	bl	8002868 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80013ba:	f000 f85f 	bl	800147c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80013be:	f7ff fed1 	bl	8001164 <MX_GPIO_Init>
  MX_TIM1_Init();
 80013c2:	f000 ffef 	bl	80023a4 <MX_TIM1_Init>
  MX_TIM4_Init();
 80013c6:	f001 f8db 	bl	8002580 <MX_TIM4_Init>
  MX_TIM3_Init();
 80013ca:	f001 f88b 	bl	80024e4 <MX_TIM3_Init>
  MX_USART1_UART_Init();
 80013ce:	f001 f9af 	bl	8002730 <MX_USART1_UART_Init>
  MX_CAN_Init();
 80013d2:	f7ff fdcd 	bl	8000f70 <MX_CAN_Init>
  /* USER CODE BEGIN 2 */
	System_State = System_OpenSequenceOn;
 80013d6:	4b22      	ldr	r3, [pc, #136]	; (8001460 <main+0xb0>)
 80013d8:	2200      	movs	r2, #0
 80013da:	701a      	strb	r2, [r3, #0]
	xTaskCreate(ShutDowenSequenceFunctio_Task, NULL, 128 , NULL , 4 , NULL);
 80013dc:	2300      	movs	r3, #0
 80013de:	9301      	str	r3, [sp, #4]
 80013e0:	2304      	movs	r3, #4
 80013e2:	9300      	str	r3, [sp, #0]
 80013e4:	2300      	movs	r3, #0
 80013e6:	2280      	movs	r2, #128	; 0x80
 80013e8:	2100      	movs	r1, #0
 80013ea:	481e      	ldr	r0, [pc, #120]	; (8001464 <main+0xb4>)
 80013ec:	f004 fa4d 	bl	800588a <xTaskCreate>
	xTaskCreate(ControlMainFunction_Task, NULL, 128 , NULL , 2 , NULL);
 80013f0:	2300      	movs	r3, #0
 80013f2:	9301      	str	r3, [sp, #4]
 80013f4:	2302      	movs	r3, #2
 80013f6:	9300      	str	r3, [sp, #0]
 80013f8:	2300      	movs	r3, #0
 80013fa:	2280      	movs	r2, #128	; 0x80
 80013fc:	2100      	movs	r1, #0
 80013fe:	481a      	ldr	r0, [pc, #104]	; (8001468 <main+0xb8>)
 8001400:	f004 fa43 	bl	800588a <xTaskCreate>
	xTaskCreate(SpeedControl_Task, NULL, 100 , NULL , 3 , NULL);
 8001404:	2300      	movs	r3, #0
 8001406:	9301      	str	r3, [sp, #4]
 8001408:	2303      	movs	r3, #3
 800140a:	9300      	str	r3, [sp, #0]
 800140c:	2300      	movs	r3, #0
 800140e:	2264      	movs	r2, #100	; 0x64
 8001410:	2100      	movs	r1, #0
 8001412:	4816      	ldr	r0, [pc, #88]	; (800146c <main+0xbc>)
 8001414:	f004 fa39 	bl	800588a <xTaskCreate>
	xTaskCreate(DashboardDisplay_Task, NULL, 128 , NULL , 1 , NULL);
 8001418:	2300      	movs	r3, #0
 800141a:	9301      	str	r3, [sp, #4]
 800141c:	2301      	movs	r3, #1
 800141e:	9300      	str	r3, [sp, #0]
 8001420:	2300      	movs	r3, #0
 8001422:	2280      	movs	r2, #128	; 0x80
 8001424:	2100      	movs	r1, #0
 8001426:	4812      	ldr	r0, [pc, #72]	; (8001470 <main+0xc0>)
 8001428:	f004 fa2f 	bl	800588a <xTaskCreate>

	__HAL_TIM_SET_COMPARE(&htim1 ,TIM_CHANNEL_1 , 500);
 800142c:	4b11      	ldr	r3, [pc, #68]	; (8001474 <main+0xc4>)
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8001434:	635a      	str	r2, [r3, #52]	; 0x34
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8001436:	2100      	movs	r1, #0
 8001438:	480e      	ldr	r0, [pc, #56]	; (8001474 <main+0xc4>)
 800143a:	f002 ffad 	bl	8004398 <HAL_TIM_PWM_Start>

	HAL_CAN_Start(&hcan);
 800143e:	480e      	ldr	r0, [pc, #56]	; (8001478 <main+0xc8>)
 8001440:	f001 fc08 	bl	8002c54 <HAL_CAN_Start>
	if (HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK)
 8001444:	2102      	movs	r1, #2
 8001446:	480c      	ldr	r0, [pc, #48]	; (8001478 <main+0xc8>)
 8001448:	f001 fd69 	bl	8002f1e <HAL_CAN_ActivateNotification>
 800144c:	4603      	mov	r3, r0
 800144e:	2b00      	cmp	r3, #0
 8001450:	d001      	beq.n	8001456 <main+0xa6>
	{
		Error_Handler();
 8001452:	f000 fe8b 	bl	800216c <Error_Handler>
	//HAL_UART_Transmit(&huart1, Display_IntroScreen, sizeof(Display_IntroScreen), HAL_MAX_DELAY);

  /* USER CODE END 2 */

  /* Call init function for freertos objects (in freertos.c) */
  MX_FREERTOS_Init();
 8001456:	f7ff fe61 	bl	800111c <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 800145a:	f004 f8a4 	bl	80055a6 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
 800145e:	e7fe      	b.n	800145e <main+0xae>
 8001460:	20000447 	.word	0x20000447
 8001464:	080016f9 	.word	0x080016f9
 8001468:	08001509 	.word	0x08001509
 800146c:	08001861 	.word	0x08001861
 8001470:	08001911 	.word	0x08001911
 8001474:	200004c8 	.word	0x200004c8
 8001478:	200000fc 	.word	0x200000fc

0800147c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800147c:	b580      	push	{r7, lr}
 800147e:	b090      	sub	sp, #64	; 0x40
 8001480:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001482:	f107 0318 	add.w	r3, r7, #24
 8001486:	2228      	movs	r2, #40	; 0x28
 8001488:	2100      	movs	r1, #0
 800148a:	4618      	mov	r0, r3
 800148c:	f005 fa78 	bl	8006980 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001490:	1d3b      	adds	r3, r7, #4
 8001492:	2200      	movs	r2, #0
 8001494:	601a      	str	r2, [r3, #0]
 8001496:	605a      	str	r2, [r3, #4]
 8001498:	609a      	str	r2, [r3, #8]
 800149a:	60da      	str	r2, [r3, #12]
 800149c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800149e:	2301      	movs	r3, #1
 80014a0:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80014a2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80014a6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80014a8:	2300      	movs	r3, #0
 80014aa:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80014ac:	2301      	movs	r3, #1
 80014ae:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80014b0:	2302      	movs	r3, #2
 80014b2:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80014b4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80014b8:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80014ba:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80014be:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80014c0:	f107 0318 	add.w	r3, r7, #24
 80014c4:	4618      	mov	r0, r3
 80014c6:	f002 fa07 	bl	80038d8 <HAL_RCC_OscConfig>
 80014ca:	4603      	mov	r3, r0
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d001      	beq.n	80014d4 <SystemClock_Config+0x58>
  {
    Error_Handler();
 80014d0:	f000 fe4c 	bl	800216c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80014d4:	230f      	movs	r3, #15
 80014d6:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80014d8:	2302      	movs	r3, #2
 80014da:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80014dc:	2300      	movs	r3, #0
 80014de:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80014e0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80014e4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80014e6:	2300      	movs	r3, #0
 80014e8:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80014ea:	1d3b      	adds	r3, r7, #4
 80014ec:	2102      	movs	r1, #2
 80014ee:	4618      	mov	r0, r3
 80014f0:	f002 fc74 	bl	8003ddc <HAL_RCC_ClockConfig>
 80014f4:	4603      	mov	r3, r0
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d001      	beq.n	80014fe <SystemClock_Config+0x82>
  {
    Error_Handler();
 80014fa:	f000 fe37 	bl	800216c <Error_Handler>
  }
}
 80014fe:	bf00      	nop
 8001500:	3740      	adds	r7, #64	; 0x40
 8001502:	46bd      	mov	sp, r7
 8001504:	bd80      	pop	{r7, pc}
	...

08001508 <ControlMainFunction_Task>:

/* USER CODE BEGIN 4 */

void ControlMainFunction_Task(void *argument) {
 8001508:	b580      	push	{r7, lr}
 800150a:	b082      	sub	sp, #8
 800150c:	af00      	add	r7, sp, #0
 800150e:	6078      	str	r0, [r7, #4]
	while (1) {

		switch (System_State) {
 8001510:	4b6c      	ldr	r3, [pc, #432]	; (80016c4 <ControlMainFunction_Task+0x1bc>)
 8001512:	781b      	ldrb	r3, [r3, #0]
 8001514:	2b00      	cmp	r3, #0
 8001516:	d002      	beq.n	800151e <ControlMainFunction_Task+0x16>
 8001518:	2b01      	cmp	r3, #1
 800151a:	d066      	beq.n	80015ea <ControlMainFunction_Task+0xe2>
				}
			}
			break;

		default:
			break;
 800151c:	e0cd      	b.n	80016ba <ControlMainFunction_Task+0x1b2>
			u8_RequestedSpeed = 500;
 800151e:	4b6a      	ldr	r3, [pc, #424]	; (80016c8 <ControlMainFunction_Task+0x1c0>)
 8001520:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8001524:	601a      	str	r2, [r3, #0]
			iterator = 1;
 8001526:	4b69      	ldr	r3, [pc, #420]	; (80016cc <ControlMainFunction_Task+0x1c4>)
 8001528:	2201      	movs	r2, #1
 800152a:	701a      	strb	r2, [r3, #0]
			current_speed = 500;
 800152c:	4b68      	ldr	r3, [pc, #416]	; (80016d0 <ControlMainFunction_Task+0x1c8>)
 800152e:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8001532:	601a      	str	r2, [r3, #0]
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, current_speed);
 8001534:	4b66      	ldr	r3, [pc, #408]	; (80016d0 <ControlMainFunction_Task+0x1c8>)
 8001536:	681a      	ldr	r2, [r3, #0]
 8001538:	4b66      	ldr	r3, [pc, #408]	; (80016d4 <ControlMainFunction_Task+0x1cc>)
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	635a      	str	r2, [r3, #52]	; 0x34
			Switch1_State = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_3);
 800153e:	2108      	movs	r1, #8
 8001540:	4865      	ldr	r0, [pc, #404]	; (80016d8 <ControlMainFunction_Task+0x1d0>)
 8001542:	f002 f999 	bl	8003878 <HAL_GPIO_ReadPin>
 8001546:	4603      	mov	r3, r0
 8001548:	461a      	mov	r2, r3
 800154a:	4b64      	ldr	r3, [pc, #400]	; (80016dc <ControlMainFunction_Task+0x1d4>)
 800154c:	701a      	strb	r2, [r3, #0]
			Switch2_State = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_15);
 800154e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001552:	4861      	ldr	r0, [pc, #388]	; (80016d8 <ControlMainFunction_Task+0x1d0>)
 8001554:	f002 f990 	bl	8003878 <HAL_GPIO_ReadPin>
 8001558:	4603      	mov	r3, r0
 800155a:	461a      	mov	r2, r3
 800155c:	4b60      	ldr	r3, [pc, #384]	; (80016e0 <ControlMainFunction_Task+0x1d8>)
 800155e:	701a      	strb	r2, [r3, #0]
			if (Switch1_State == GPIO_PIN_RESET && Switch2_State == GPIO_PIN_RESET) {
 8001560:	4b5e      	ldr	r3, [pc, #376]	; (80016dc <ControlMainFunction_Task+0x1d4>)
 8001562:	781b      	ldrb	r3, [r3, #0]
 8001564:	2b00      	cmp	r3, #0
 8001566:	d107      	bne.n	8001578 <ControlMainFunction_Task+0x70>
 8001568:	4b5d      	ldr	r3, [pc, #372]	; (80016e0 <ControlMainFunction_Task+0x1d8>)
 800156a:	781b      	ldrb	r3, [r3, #0]
 800156c:	2b00      	cmp	r3, #0
 800156e:	d103      	bne.n	8001578 <ControlMainFunction_Task+0x70>
				HAL_TIM_Base_Start_IT(&htim3);  // Start timer
 8001570:	485c      	ldr	r0, [pc, #368]	; (80016e4 <ControlMainFunction_Task+0x1dc>)
 8001572:	f002 fe67 	bl	8004244 <HAL_TIM_Base_Start_IT>
 8001576:	e007      	b.n	8001588 <ControlMainFunction_Task+0x80>
				HAL_TIM_Base_Stop(&htim3);  // Stop and reset timer
 8001578:	485a      	ldr	r0, [pc, #360]	; (80016e4 <ControlMainFunction_Task+0x1dc>)
 800157a:	f002 fe3c 	bl	80041f6 <HAL_TIM_Base_Stop>
				__HAL_TIM_SET_COUNTER(&htim3, 500);
 800157e:	4b59      	ldr	r3, [pc, #356]	; (80016e4 <ControlMainFunction_Task+0x1dc>)
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8001586:	625a      	str	r2, [r3, #36]	; 0x24
			if (u8_TimeOutFlag1 == 1) {
 8001588:	4b57      	ldr	r3, [pc, #348]	; (80016e8 <ControlMainFunction_Task+0x1e0>)
 800158a:	781b      	ldrb	r3, [r3, #0]
 800158c:	2b01      	cmp	r3, #1
 800158e:	f040 8091 	bne.w	80016b4 <ControlMainFunction_Task+0x1ac>
				u8_TimeOutFlag1 = 0;
 8001592:	4b55      	ldr	r3, [pc, #340]	; (80016e8 <ControlMainFunction_Task+0x1e0>)
 8001594:	2200      	movs	r2, #0
 8001596:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);
 8001598:	2201      	movs	r2, #1
 800159a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800159e:	4853      	ldr	r0, [pc, #332]	; (80016ec <ControlMainFunction_Task+0x1e4>)
 80015a0:	f002 f981 	bl	80038a6 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, 0);
 80015a4:	2200      	movs	r2, #0
 80015a6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80015aa:	4851      	ldr	r0, [pc, #324]	; (80016f0 <ControlMainFunction_Task+0x1e8>)
 80015ac:	f002 f97b 	bl	80038a6 <HAL_GPIO_WritePin>
				HAL_TIM_Base_Stop(&htim3);
 80015b0:	484c      	ldr	r0, [pc, #304]	; (80016e4 <ControlMainFunction_Task+0x1dc>)
 80015b2:	f002 fe20 	bl	80041f6 <HAL_TIM_Base_Stop>
				__HAL_TIM_SET_COUNTER(&htim3, 500);
 80015b6:	4b4b      	ldr	r3, [pc, #300]	; (80016e4 <ControlMainFunction_Task+0x1dc>)
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80015be:	625a      	str	r2, [r3, #36]	; 0x24
				FristTimeFlag = 1;
 80015c0:	4b4c      	ldr	r3, [pc, #304]	; (80016f4 <ControlMainFunction_Task+0x1ec>)
 80015c2:	2201      	movs	r2, #1
 80015c4:	701a      	strb	r2, [r3, #0]
				System_State = System_Operation;
 80015c6:	4b3f      	ldr	r3, [pc, #252]	; (80016c4 <ControlMainFunction_Task+0x1bc>)
 80015c8:	2201      	movs	r2, #1
 80015ca:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_SET);
 80015cc:	2201      	movs	r2, #1
 80015ce:	2102      	movs	r1, #2
 80015d0:	4846      	ldr	r0, [pc, #280]	; (80016ec <ControlMainFunction_Task+0x1e4>)
 80015d2:	f002 f968 	bl	80038a6 <HAL_GPIO_WritePin>
				vTaskDelay(2000);
 80015d6:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80015da:	f004 fa9b 	bl	8005b14 <vTaskDelay>
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
 80015de:	2200      	movs	r2, #0
 80015e0:	2102      	movs	r1, #2
 80015e2:	4842      	ldr	r0, [pc, #264]	; (80016ec <ControlMainFunction_Task+0x1e4>)
 80015e4:	f002 f95f 	bl	80038a6 <HAL_GPIO_WritePin>
			break;
 80015e8:	e064      	b.n	80016b4 <ControlMainFunction_Task+0x1ac>
			if (FristTimeFlag) {
 80015ea:	4b42      	ldr	r3, [pc, #264]	; (80016f4 <ControlMainFunction_Task+0x1ec>)
 80015ec:	781b      	ldrb	r3, [r3, #0]
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	d006      	beq.n	8001600 <ControlMainFunction_Task+0xf8>
				FristTimeFlag = 0;
 80015f2:	4b40      	ldr	r3, [pc, #256]	; (80016f4 <ControlMainFunction_Task+0x1ec>)
 80015f4:	2200      	movs	r2, #0
 80015f6:	701a      	strb	r2, [r3, #0]
				vTaskDelay(500);
 80015f8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80015fc:	f004 fa8a 	bl	8005b14 <vTaskDelay>
			Switch1_State = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_3);
 8001600:	2108      	movs	r1, #8
 8001602:	4835      	ldr	r0, [pc, #212]	; (80016d8 <ControlMainFunction_Task+0x1d0>)
 8001604:	f002 f938 	bl	8003878 <HAL_GPIO_ReadPin>
 8001608:	4603      	mov	r3, r0
 800160a:	461a      	mov	r2, r3
 800160c:	4b33      	ldr	r3, [pc, #204]	; (80016dc <ControlMainFunction_Task+0x1d4>)
 800160e:	701a      	strb	r2, [r3, #0]
			Switch2_State = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_15);
 8001610:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001614:	4830      	ldr	r0, [pc, #192]	; (80016d8 <ControlMainFunction_Task+0x1d0>)
 8001616:	f002 f92f 	bl	8003878 <HAL_GPIO_ReadPin>
 800161a:	4603      	mov	r3, r0
 800161c:	461a      	mov	r2, r3
 800161e:	4b30      	ldr	r3, [pc, #192]	; (80016e0 <ControlMainFunction_Task+0x1d8>)
 8001620:	701a      	strb	r2, [r3, #0]
			if (Switch1_State == GPIO_PIN_SET && Switch2_State == GPIO_PIN_RESET) {
 8001622:	4b2e      	ldr	r3, [pc, #184]	; (80016dc <ControlMainFunction_Task+0x1d4>)
 8001624:	781b      	ldrb	r3, [r3, #0]
 8001626:	2b01      	cmp	r3, #1
 8001628:	d120      	bne.n	800166c <ControlMainFunction_Task+0x164>
 800162a:	4b2d      	ldr	r3, [pc, #180]	; (80016e0 <ControlMainFunction_Task+0x1d8>)
 800162c:	781b      	ldrb	r3, [r3, #0]
 800162e:	2b00      	cmp	r3, #0
 8001630:	d11c      	bne.n	800166c <ControlMainFunction_Task+0x164>
					Switch2_State = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_15);
 8001632:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001636:	4828      	ldr	r0, [pc, #160]	; (80016d8 <ControlMainFunction_Task+0x1d0>)
 8001638:	f002 f91e 	bl	8003878 <HAL_GPIO_ReadPin>
 800163c:	4603      	mov	r3, r0
 800163e:	461a      	mov	r2, r3
 8001640:	4b27      	ldr	r3, [pc, #156]	; (80016e0 <ControlMainFunction_Task+0x1d8>)
 8001642:	701a      	strb	r2, [r3, #0]
				} while (Switch2_State == GPIO_PIN_RESET);
 8001644:	4b26      	ldr	r3, [pc, #152]	; (80016e0 <ControlMainFunction_Task+0x1d8>)
 8001646:	781b      	ldrb	r3, [r3, #0]
 8001648:	2b00      	cmp	r3, #0
 800164a:	d0f2      	beq.n	8001632 <ControlMainFunction_Task+0x12a>
				u8_RequestedSpeed += 90;
 800164c:	4b1e      	ldr	r3, [pc, #120]	; (80016c8 <ControlMainFunction_Task+0x1c0>)
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	335a      	adds	r3, #90	; 0x5a
 8001652:	4a1d      	ldr	r2, [pc, #116]	; (80016c8 <ControlMainFunction_Task+0x1c0>)
 8001654:	6013      	str	r3, [r2, #0]
				if (u8_RequestedSpeed > 950) {
 8001656:	4b1c      	ldr	r3, [pc, #112]	; (80016c8 <ControlMainFunction_Task+0x1c0>)
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	f240 32b6 	movw	r2, #950	; 0x3b6
 800165e:	4293      	cmp	r3, r2
 8001660:	dd27      	ble.n	80016b2 <ControlMainFunction_Task+0x1aa>
					u8_RequestedSpeed = 950;
 8001662:	4b19      	ldr	r3, [pc, #100]	; (80016c8 <ControlMainFunction_Task+0x1c0>)
 8001664:	f240 32b6 	movw	r2, #950	; 0x3b6
 8001668:	601a      	str	r2, [r3, #0]
				if (u8_RequestedSpeed > 950) {
 800166a:	e022      	b.n	80016b2 <ControlMainFunction_Task+0x1aa>
			} else if (Switch1_State == GPIO_PIN_RESET && Switch2_State == GPIO_PIN_SET) {
 800166c:	4b1b      	ldr	r3, [pc, #108]	; (80016dc <ControlMainFunction_Task+0x1d4>)
 800166e:	781b      	ldrb	r3, [r3, #0]
 8001670:	2b00      	cmp	r3, #0
 8001672:	d121      	bne.n	80016b8 <ControlMainFunction_Task+0x1b0>
 8001674:	4b1a      	ldr	r3, [pc, #104]	; (80016e0 <ControlMainFunction_Task+0x1d8>)
 8001676:	781b      	ldrb	r3, [r3, #0]
 8001678:	2b01      	cmp	r3, #1
 800167a:	d11d      	bne.n	80016b8 <ControlMainFunction_Task+0x1b0>
					Switch1_State = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_3);
 800167c:	2108      	movs	r1, #8
 800167e:	4816      	ldr	r0, [pc, #88]	; (80016d8 <ControlMainFunction_Task+0x1d0>)
 8001680:	f002 f8fa 	bl	8003878 <HAL_GPIO_ReadPin>
 8001684:	4603      	mov	r3, r0
 8001686:	461a      	mov	r2, r3
 8001688:	4b14      	ldr	r3, [pc, #80]	; (80016dc <ControlMainFunction_Task+0x1d4>)
 800168a:	701a      	strb	r2, [r3, #0]
				} while (Switch1_State == GPIO_PIN_RESET);
 800168c:	4b13      	ldr	r3, [pc, #76]	; (80016dc <ControlMainFunction_Task+0x1d4>)
 800168e:	781b      	ldrb	r3, [r3, #0]
 8001690:	2b00      	cmp	r3, #0
 8001692:	d0f3      	beq.n	800167c <ControlMainFunction_Task+0x174>
				u8_RequestedSpeed -= 90;
 8001694:	4b0c      	ldr	r3, [pc, #48]	; (80016c8 <ControlMainFunction_Task+0x1c0>)
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	3b5a      	subs	r3, #90	; 0x5a
 800169a:	4a0b      	ldr	r2, [pc, #44]	; (80016c8 <ControlMainFunction_Task+0x1c0>)
 800169c:	6013      	str	r3, [r2, #0]
				if (u8_RequestedSpeed < 500) {
 800169e:	4b0a      	ldr	r3, [pc, #40]	; (80016c8 <ControlMainFunction_Task+0x1c0>)
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80016a6:	da07      	bge.n	80016b8 <ControlMainFunction_Task+0x1b0>
					u8_RequestedSpeed = 500;
 80016a8:	4b07      	ldr	r3, [pc, #28]	; (80016c8 <ControlMainFunction_Task+0x1c0>)
 80016aa:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80016ae:	601a      	str	r2, [r3, #0]
			break;
 80016b0:	e002      	b.n	80016b8 <ControlMainFunction_Task+0x1b0>
 80016b2:	e001      	b.n	80016b8 <ControlMainFunction_Task+0x1b0>
			break;
 80016b4:	bf00      	nop
 80016b6:	e000      	b.n	80016ba <ControlMainFunction_Task+0x1b2>
			break;
 80016b8:	bf00      	nop
		}
		vTaskDelay(30);
 80016ba:	201e      	movs	r0, #30
 80016bc:	f004 fa2a 	bl	8005b14 <vTaskDelay>
		switch (System_State) {
 80016c0:	e726      	b.n	8001510 <ControlMainFunction_Task+0x8>
 80016c2:	bf00      	nop
 80016c4:	20000447 	.word	0x20000447
 80016c8:	20000000 	.word	0x20000000
 80016cc:	20000443 	.word	0x20000443
 80016d0:	20000004 	.word	0x20000004
 80016d4:	200004c8 	.word	0x200004c8
 80016d8:	40010800 	.word	0x40010800
 80016dc:	20000441 	.word	0x20000441
 80016e0:	20000442 	.word	0x20000442
 80016e4:	20000510 	.word	0x20000510
 80016e8:	2000043f 	.word	0x2000043f
 80016ec:	40010c00 	.word	0x40010c00
 80016f0:	40011000 	.word	0x40011000
 80016f4:	2000043e 	.word	0x2000043e

080016f8 <ShutDowenSequenceFunctio_Task>:
	}
}



void ShutDowenSequenceFunctio_Task(void *argument) {
 80016f8:	b580      	push	{r7, lr}
 80016fa:	b082      	sub	sp, #8
 80016fc:	af00      	add	r7, sp, #0
 80016fe:	6078      	str	r0, [r7, #4]
	while (1) {
		if (System_State == System_Operation) {
 8001700:	4b49      	ldr	r3, [pc, #292]	; (8001828 <ShutDowenSequenceFunctio_Task+0x130>)
 8001702:	781b      	ldrb	r3, [r3, #0]
 8001704:	2b01      	cmp	r3, #1
 8001706:	f040 808a 	bne.w	800181e <ShutDowenSequenceFunctio_Task+0x126>
			RighProximity_State = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_3);
 800170a:	2108      	movs	r1, #8
 800170c:	4847      	ldr	r0, [pc, #284]	; (800182c <ShutDowenSequenceFunctio_Task+0x134>)
 800170e:	f002 f8b3 	bl	8003878 <HAL_GPIO_ReadPin>
 8001712:	4603      	mov	r3, r0
 8001714:	461a      	mov	r2, r3
 8001716:	4b46      	ldr	r3, [pc, #280]	; (8001830 <ShutDowenSequenceFunctio_Task+0x138>)
 8001718:	701a      	strb	r2, [r3, #0]
			LeftProximity_State = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_11);
 800171a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800171e:	4843      	ldr	r0, [pc, #268]	; (800182c <ShutDowenSequenceFunctio_Task+0x134>)
 8001720:	f002 f8aa 	bl	8003878 <HAL_GPIO_ReadPin>
 8001724:	4603      	mov	r3, r0
 8001726:	461a      	mov	r2, r3
 8001728:	4b42      	ldr	r3, [pc, #264]	; (8001834 <ShutDowenSequenceFunctio_Task+0x13c>)
 800172a:	701a      	strb	r2, [r3, #0]

			// Check proximity sensors
			//if (RighProximity_State != GPIO_PIN_RESET || LeftProximity_State != GPIO_PIN_RESET)
			if (RighProximity_State != GPIO_PIN_RESET ) {
 800172c:	4b40      	ldr	r3, [pc, #256]	; (8001830 <ShutDowenSequenceFunctio_Task+0x138>)
 800172e:	781b      	ldrb	r3, [r3, #0]
 8001730:	2b00      	cmp	r3, #0
 8001732:	d00f      	beq.n	8001754 <ShutDowenSequenceFunctio_Task+0x5c>
				iterator = 0;
 8001734:	4b40      	ldr	r3, [pc, #256]	; (8001838 <ShutDowenSequenceFunctio_Task+0x140>)
 8001736:	2200      	movs	r2, #0
 8001738:	701a      	strb	r2, [r3, #0]
				current_speed = 500;
 800173a:	4b40      	ldr	r3, [pc, #256]	; (800183c <ShutDowenSequenceFunctio_Task+0x144>)
 800173c:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8001740:	601a      	str	r2, [r3, #0]
				__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, current_speed);
 8001742:	4b3e      	ldr	r3, [pc, #248]	; (800183c <ShutDowenSequenceFunctio_Task+0x144>)
 8001744:	681a      	ldr	r2, [r3, #0]
 8001746:	4b3e      	ldr	r3, [pc, #248]	; (8001840 <ShutDowenSequenceFunctio_Task+0x148>)
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	635a      	str	r2, [r3, #52]	; 0x34
				HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1);
 800174c:	2100      	movs	r1, #0
 800174e:	483c      	ldr	r0, [pc, #240]	; (8001840 <ShutDowenSequenceFunctio_Task+0x148>)
 8001750:	f002 fec4 	bl	80044dc <HAL_TIM_PWM_Stop>
			}

			// Check switches
			Switch1_State = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_3);
 8001754:	2108      	movs	r1, #8
 8001756:	483b      	ldr	r0, [pc, #236]	; (8001844 <ShutDowenSequenceFunctio_Task+0x14c>)
 8001758:	f002 f88e 	bl	8003878 <HAL_GPIO_ReadPin>
 800175c:	4603      	mov	r3, r0
 800175e:	461a      	mov	r2, r3
 8001760:	4b39      	ldr	r3, [pc, #228]	; (8001848 <ShutDowenSequenceFunctio_Task+0x150>)
 8001762:	701a      	strb	r2, [r3, #0]
			Switch2_State = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_15);
 8001764:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001768:	4836      	ldr	r0, [pc, #216]	; (8001844 <ShutDowenSequenceFunctio_Task+0x14c>)
 800176a:	f002 f885 	bl	8003878 <HAL_GPIO_ReadPin>
 800176e:	4603      	mov	r3, r0
 8001770:	461a      	mov	r2, r3
 8001772:	4b36      	ldr	r3, [pc, #216]	; (800184c <ShutDowenSequenceFunctio_Task+0x154>)
 8001774:	701a      	strb	r2, [r3, #0]

			if (Switch1_State == GPIO_PIN_RESET && Switch2_State == GPIO_PIN_RESET) {
 8001776:	4b34      	ldr	r3, [pc, #208]	; (8001848 <ShutDowenSequenceFunctio_Task+0x150>)
 8001778:	781b      	ldrb	r3, [r3, #0]
 800177a:	2b00      	cmp	r3, #0
 800177c:	d107      	bne.n	800178e <ShutDowenSequenceFunctio_Task+0x96>
 800177e:	4b33      	ldr	r3, [pc, #204]	; (800184c <ShutDowenSequenceFunctio_Task+0x154>)
 8001780:	781b      	ldrb	r3, [r3, #0]
 8001782:	2b00      	cmp	r3, #0
 8001784:	d103      	bne.n	800178e <ShutDowenSequenceFunctio_Task+0x96>
				//				do{
				//					Switch1_State = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_3);
				//					Switch2_State = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_15);
				//				}while(Switch1_State == GPIO_PIN_RESET && Switch2_State == GPIO_PIN_RESET);
				HAL_TIM_Base_Start_IT(&htim3);  // Start timer
 8001786:	4832      	ldr	r0, [pc, #200]	; (8001850 <ShutDowenSequenceFunctio_Task+0x158>)
 8001788:	f002 fd5c 	bl	8004244 <HAL_TIM_Base_Start_IT>
 800178c:	e007      	b.n	800179e <ShutDowenSequenceFunctio_Task+0xa6>
			} else {
				HAL_TIM_Base_Stop(&htim3);  // Stop and reset timer
 800178e:	4830      	ldr	r0, [pc, #192]	; (8001850 <ShutDowenSequenceFunctio_Task+0x158>)
 8001790:	f002 fd31 	bl	80041f6 <HAL_TIM_Base_Stop>
				__HAL_TIM_SET_COUNTER(&htim3, 500);
 8001794:	4b2e      	ldr	r3, [pc, #184]	; (8001850 <ShutDowenSequenceFunctio_Task+0x158>)
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 800179c:	625a      	str	r2, [r3, #36]	; 0x24
			}

			if (u8_TimeOutFlag1 == 2) {
 800179e:	4b2d      	ldr	r3, [pc, #180]	; (8001854 <ShutDowenSequenceFunctio_Task+0x15c>)
 80017a0:	781b      	ldrb	r3, [r3, #0]
 80017a2:	2b02      	cmp	r3, #2
 80017a4:	d13b      	bne.n	800181e <ShutDowenSequenceFunctio_Task+0x126>
				u8_TimeOutFlag1 = 0;
 80017a6:	4b2b      	ldr	r3, [pc, #172]	; (8001854 <ShutDowenSequenceFunctio_Task+0x15c>)
 80017a8:	2200      	movs	r2, #0
 80017aa:	701a      	strb	r2, [r3, #0]

				HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, 1);
 80017ac:	2201      	movs	r2, #1
 80017ae:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80017b2:	4829      	ldr	r0, [pc, #164]	; (8001858 <ShutDowenSequenceFunctio_Task+0x160>)
 80017b4:	f002 f877 	bl	80038a6 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET);
 80017b8:	2200      	movs	r2, #0
 80017ba:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80017be:	481b      	ldr	r0, [pc, #108]	; (800182c <ShutDowenSequenceFunctio_Task+0x134>)
 80017c0:	f002 f871 	bl	80038a6 <HAL_GPIO_WritePin>
				HAL_TIM_Base_Stop(&htim3);
 80017c4:	4822      	ldr	r0, [pc, #136]	; (8001850 <ShutDowenSequenceFunctio_Task+0x158>)
 80017c6:	f002 fd16 	bl	80041f6 <HAL_TIM_Base_Stop>
				__HAL_TIM_SET_COUNTER(&htim3, 500);
 80017ca:	4b21      	ldr	r3, [pc, #132]	; (8001850 <ShutDowenSequenceFunctio_Task+0x158>)
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80017d2:	625a      	str	r2, [r3, #36]	; 0x24
				u8_RequestedSpeed = 500;
 80017d4:	4b21      	ldr	r3, [pc, #132]	; (800185c <ShutDowenSequenceFunctio_Task+0x164>)
 80017d6:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80017da:	601a      	str	r2, [r3, #0]
				iterator = 1;
 80017dc:	4b16      	ldr	r3, [pc, #88]	; (8001838 <ShutDowenSequenceFunctio_Task+0x140>)
 80017de:	2201      	movs	r2, #1
 80017e0:	701a      	strb	r2, [r3, #0]
				current_speed = 500;
 80017e2:	4b16      	ldr	r3, [pc, #88]	; (800183c <ShutDowenSequenceFunctio_Task+0x144>)
 80017e4:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80017e8:	601a      	str	r2, [r3, #0]
				__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, current_speed);
 80017ea:	4b14      	ldr	r3, [pc, #80]	; (800183c <ShutDowenSequenceFunctio_Task+0x144>)
 80017ec:	681a      	ldr	r2, [r3, #0]
 80017ee:	4b14      	ldr	r3, [pc, #80]	; (8001840 <ShutDowenSequenceFunctio_Task+0x148>)
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	635a      	str	r2, [r3, #52]	; 0x34
				HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1);
 80017f4:	2100      	movs	r1, #0
 80017f6:	4812      	ldr	r0, [pc, #72]	; (8001840 <ShutDowenSequenceFunctio_Task+0x148>)
 80017f8:	f002 fe70 	bl	80044dc <HAL_TIM_PWM_Stop>
				System_State = System_OpenSequenceOn;
 80017fc:	4b0a      	ldr	r3, [pc, #40]	; (8001828 <ShutDowenSequenceFunctio_Task+0x130>)
 80017fe:	2200      	movs	r2, #0
 8001800:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_SET);
 8001802:	2201      	movs	r2, #1
 8001804:	2102      	movs	r1, #2
 8001806:	4809      	ldr	r0, [pc, #36]	; (800182c <ShutDowenSequenceFunctio_Task+0x134>)
 8001808:	f002 f84d 	bl	80038a6 <HAL_GPIO_WritePin>
				vTaskDelay(5000);
 800180c:	f241 3088 	movw	r0, #5000	; 0x1388
 8001810:	f004 f980 	bl	8005b14 <vTaskDelay>
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
 8001814:	2200      	movs	r2, #0
 8001816:	2102      	movs	r1, #2
 8001818:	4804      	ldr	r0, [pc, #16]	; (800182c <ShutDowenSequenceFunctio_Task+0x134>)
 800181a:	f002 f844 	bl	80038a6 <HAL_GPIO_WritePin>
			}
		}
		vTaskDelay(30);
 800181e:	201e      	movs	r0, #30
 8001820:	f004 f978 	bl	8005b14 <vTaskDelay>
		if (System_State == System_Operation) {
 8001824:	e76c      	b.n	8001700 <ShutDowenSequenceFunctio_Task+0x8>
 8001826:	bf00      	nop
 8001828:	20000447 	.word	0x20000447
 800182c:	40010c00 	.word	0x40010c00
 8001830:	20000444 	.word	0x20000444
 8001834:	20000445 	.word	0x20000445
 8001838:	20000443 	.word	0x20000443
 800183c:	20000004 	.word	0x20000004
 8001840:	200004c8 	.word	0x200004c8
 8001844:	40010800 	.word	0x40010800
 8001848:	20000441 	.word	0x20000441
 800184c:	20000442 	.word	0x20000442
 8001850:	20000510 	.word	0x20000510
 8001854:	2000043f 	.word	0x2000043f
 8001858:	40011000 	.word	0x40011000
 800185c:	20000000 	.word	0x20000000

08001860 <SpeedControl_Task>:
	}
}

void SpeedControl_Task(void *argument) {
 8001860:	b580      	push	{r7, lr}
 8001862:	b082      	sub	sp, #8
 8001864:	af00      	add	r7, sp, #0
 8001866:	6078      	str	r0, [r7, #4]
	while (1) {
		// Read the proximity states
		RighProximity_State = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_3);
 8001868:	2108      	movs	r1, #8
 800186a:	4822      	ldr	r0, [pc, #136]	; (80018f4 <SpeedControl_Task+0x94>)
 800186c:	f002 f804 	bl	8003878 <HAL_GPIO_ReadPin>
 8001870:	4603      	mov	r3, r0
 8001872:	461a      	mov	r2, r3
 8001874:	4b20      	ldr	r3, [pc, #128]	; (80018f8 <SpeedControl_Task+0x98>)
 8001876:	701a      	strb	r2, [r3, #0]
		LeftProximity_State = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_11);
 8001878:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800187c:	481d      	ldr	r0, [pc, #116]	; (80018f4 <SpeedControl_Task+0x94>)
 800187e:	f001 fffb 	bl	8003878 <HAL_GPIO_ReadPin>
 8001882:	4603      	mov	r3, r0
 8001884:	461a      	mov	r2, r3
 8001886:	4b1d      	ldr	r3, [pc, #116]	; (80018fc <SpeedControl_Task+0x9c>)
 8001888:	701a      	strb	r2, [r3, #0]

		// Check if the system is in operation mode and both proximity sensors are not triggered
		//if (System_State == System_Operation && RighProximity_State == GPIO_PIN_RESET && LeftProximity_State == GPIO_PIN_RESET)
		if (System_State == System_Operation && RighProximity_State == GPIO_PIN_RESET) {
 800188a:	4b1d      	ldr	r3, [pc, #116]	; (8001900 <SpeedControl_Task+0xa0>)
 800188c:	781b      	ldrb	r3, [r3, #0]
 800188e:	2b01      	cmp	r3, #1
 8001890:	d128      	bne.n	80018e4 <SpeedControl_Task+0x84>
 8001892:	4b19      	ldr	r3, [pc, #100]	; (80018f8 <SpeedControl_Task+0x98>)
 8001894:	781b      	ldrb	r3, [r3, #0]
 8001896:	2b00      	cmp	r3, #0
 8001898:	d124      	bne.n	80018e4 <SpeedControl_Task+0x84>
			// Start the PWM signal
			HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 800189a:	2100      	movs	r1, #0
 800189c:	4819      	ldr	r0, [pc, #100]	; (8001904 <SpeedControl_Task+0xa4>)
 800189e:	f002 fd7b 	bl	8004398 <HAL_TIM_PWM_Start>

			// Adjust the current speed to match the requested speed
			if (u8_RequestedSpeed > current_speed) {
 80018a2:	4b19      	ldr	r3, [pc, #100]	; (8001908 <SpeedControl_Task+0xa8>)
 80018a4:	681a      	ldr	r2, [r3, #0]
 80018a6:	4b19      	ldr	r3, [pc, #100]	; (800190c <SpeedControl_Task+0xac>)
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	429a      	cmp	r2, r3
 80018ac:	dd05      	ble.n	80018ba <SpeedControl_Task+0x5a>
				current_speed++; // Increment current speed
 80018ae:	4b17      	ldr	r3, [pc, #92]	; (800190c <SpeedControl_Task+0xac>)
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	3301      	adds	r3, #1
 80018b4:	4a15      	ldr	r2, [pc, #84]	; (800190c <SpeedControl_Task+0xac>)
 80018b6:	6013      	str	r3, [r2, #0]
 80018b8:	e00a      	b.n	80018d0 <SpeedControl_Task+0x70>
			} else if (u8_RequestedSpeed < current_speed) {
 80018ba:	4b13      	ldr	r3, [pc, #76]	; (8001908 <SpeedControl_Task+0xa8>)
 80018bc:	681a      	ldr	r2, [r3, #0]
 80018be:	4b13      	ldr	r3, [pc, #76]	; (800190c <SpeedControl_Task+0xac>)
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	429a      	cmp	r2, r3
 80018c4:	da04      	bge.n	80018d0 <SpeedControl_Task+0x70>
				current_speed--; // Decrement current speed
 80018c6:	4b11      	ldr	r3, [pc, #68]	; (800190c <SpeedControl_Task+0xac>)
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	3b01      	subs	r3, #1
 80018cc:	4a0f      	ldr	r2, [pc, #60]	; (800190c <SpeedControl_Task+0xac>)
 80018ce:	6013      	str	r3, [r2, #0]
			}

			// Set the new compare value to adjust the duty cycle
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, current_speed);
 80018d0:	4b0e      	ldr	r3, [pc, #56]	; (800190c <SpeedControl_Task+0xac>)
 80018d2:	681a      	ldr	r2, [r3, #0]
 80018d4:	4b0b      	ldr	r3, [pc, #44]	; (8001904 <SpeedControl_Task+0xa4>)
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	635a      	str	r2, [r3, #52]	; 0x34



			// Restart the PWM with the new compare value
			HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80018da:	2100      	movs	r1, #0
 80018dc:	4809      	ldr	r0, [pc, #36]	; (8001904 <SpeedControl_Task+0xa4>)
 80018de:	f002 fd5b 	bl	8004398 <HAL_TIM_PWM_Start>
 80018e2:	e003      	b.n	80018ec <SpeedControl_Task+0x8c>
		} else {
			// If the system is not in operation or proximity sensors are triggered, stop the PWM
			HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1);
 80018e4:	2100      	movs	r1, #0
 80018e6:	4807      	ldr	r0, [pc, #28]	; (8001904 <SpeedControl_Task+0xa4>)
 80018e8:	f002 fdf8 	bl	80044dc <HAL_TIM_PWM_Stop>
		}

		// Add a delay to control the speed adjustment rate
		vTaskDelay(20); // Adjust this value as needed
 80018ec:	2014      	movs	r0, #20
 80018ee:	f004 f911 	bl	8005b14 <vTaskDelay>
		RighProximity_State = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_3);
 80018f2:	e7b9      	b.n	8001868 <SpeedControl_Task+0x8>
 80018f4:	40010c00 	.word	0x40010c00
 80018f8:	20000444 	.word	0x20000444
 80018fc:	20000445 	.word	0x20000445
 8001900:	20000447 	.word	0x20000447
 8001904:	200004c8 	.word	0x200004c8
 8001908:	20000000 	.word	0x20000000
 800190c:	20000004 	.word	0x20000004

08001910 <DashboardDisplay_Task>:
	}
}
void DashboardDisplay_Task(void *argument)
{
 8001910:	b580      	push	{r7, lr}
 8001912:	b082      	sub	sp, #8
 8001914:	af00      	add	r7, sp, #0
 8001916:	6078      	str	r0, [r7, #4]
	while(1)
	{
		switch(System_State)
 8001918:	4b5e      	ldr	r3, [pc, #376]	; (8001a94 <DashboardDisplay_Task+0x184>)
 800191a:	781b      	ldrb	r3, [r3, #0]
 800191c:	2b00      	cmp	r3, #0
 800191e:	d002      	beq.n	8001926 <DashboardDisplay_Task+0x16>
 8001920:	2b01      	cmp	r3, #1
 8001922:	d00e      	beq.n	8001942 <DashboardDisplay_Task+0x32>
			}
			break;



			default: break;
 8001924:	e0cf      	b.n	8001ac6 <DashboardDisplay_Task+0x1b6>
			if (current_display != Display_Black)
 8001926:	4b5c      	ldr	r3, [pc, #368]	; (8001a98 <DashboardDisplay_Task+0x188>)
 8001928:	781b      	ldrb	r3, [r3, #0]
 800192a:	2b01      	cmp	r3, #1
 800192c:	f000 80ca 	beq.w	8001ac4 <DashboardDisplay_Task+0x1b4>
				current_display = Display_Black;
 8001930:	4b59      	ldr	r3, [pc, #356]	; (8001a98 <DashboardDisplay_Task+0x188>)
 8001932:	2201      	movs	r2, #1
 8001934:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, 0);
 8001936:	2200      	movs	r2, #0
 8001938:	2180      	movs	r1, #128	; 0x80
 800193a:	4858      	ldr	r0, [pc, #352]	; (8001a9c <DashboardDisplay_Task+0x18c>)
 800193c:	f001 ffb3 	bl	80038a6 <HAL_GPIO_WritePin>
			break;
 8001940:	e0c0      	b.n	8001ac4 <DashboardDisplay_Task+0x1b4>
			if (current_display == Display_Black) // Check if we are transitioning from OpenSequence
 8001942:	4b55      	ldr	r3, [pc, #340]	; (8001a98 <DashboardDisplay_Task+0x188>)
 8001944:	781b      	ldrb	r3, [r3, #0]
 8001946:	2b01      	cmp	r3, #1
 8001948:	d115      	bne.n	8001976 <DashboardDisplay_Task+0x66>
				HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, 1);
 800194a:	2201      	movs	r2, #1
 800194c:	2180      	movs	r1, #128	; 0x80
 800194e:	4853      	ldr	r0, [pc, #332]	; (8001a9c <DashboardDisplay_Task+0x18c>)
 8001950:	f001 ffa9 	bl	80038a6 <HAL_GPIO_WritePin>
				vTaskDelay(100);
 8001954:	2064      	movs	r0, #100	; 0x64
 8001956:	f004 f8dd 	bl	8005b14 <vTaskDelay>
				current_display = Display_Intro;
 800195a:	4b4f      	ldr	r3, [pc, #316]	; (8001a98 <DashboardDisplay_Task+0x188>)
 800195c:	2202      	movs	r2, #2
 800195e:	701a      	strb	r2, [r3, #0]
				HAL_UART_Transmit(&huart1, Display_IntroScreen, 9, 1000);
 8001960:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001964:	2209      	movs	r2, #9
 8001966:	494e      	ldr	r1, [pc, #312]	; (8001aa0 <DashboardDisplay_Task+0x190>)
 8001968:	484e      	ldr	r0, [pc, #312]	; (8001aa4 <DashboardDisplay_Task+0x194>)
 800196a:	f003 fc86 	bl	800527a <HAL_UART_Transmit>
				vTaskDelay(9000); // Display intro for 3 seconds
 800196e:	f242 3028 	movw	r0, #9000	; 0x2328
 8001972:	f004 f8cf 	bl	8005b14 <vTaskDelay>
			switch(u8_RequestedSpeed)
 8001976:	4b4c      	ldr	r3, [pc, #304]	; (8001aa8 <DashboardDisplay_Task+0x198>)
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	f240 32b6 	movw	r2, #950	; 0x3b6
 800197e:	4293      	cmp	r3, r2
 8001980:	d06a      	beq.n	8001a58 <DashboardDisplay_Task+0x148>
 8001982:	f240 32b6 	movw	r2, #950	; 0x3b6
 8001986:	4293      	cmp	r3, r2
 8001988:	dc75      	bgt.n	8001a76 <DashboardDisplay_Task+0x166>
 800198a:	f5b3 7f57 	cmp.w	r3, #860	; 0x35c
 800198e:	d054      	beq.n	8001a3a <DashboardDisplay_Task+0x12a>
 8001990:	f5b3 7f57 	cmp.w	r3, #860	; 0x35c
 8001994:	dc6f      	bgt.n	8001a76 <DashboardDisplay_Task+0x166>
 8001996:	f240 3202 	movw	r2, #770	; 0x302
 800199a:	4293      	cmp	r3, r2
 800199c:	d03e      	beq.n	8001a1c <DashboardDisplay_Task+0x10c>
 800199e:	f240 3202 	movw	r2, #770	; 0x302
 80019a2:	4293      	cmp	r3, r2
 80019a4:	dc67      	bgt.n	8001a76 <DashboardDisplay_Task+0x166>
 80019a6:	f5b3 7f2a 	cmp.w	r3, #680	; 0x2a8
 80019aa:	d028      	beq.n	80019fe <DashboardDisplay_Task+0xee>
 80019ac:	f5b3 7f2a 	cmp.w	r3, #680	; 0x2a8
 80019b0:	dc61      	bgt.n	8001a76 <DashboardDisplay_Task+0x166>
 80019b2:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80019b6:	d004      	beq.n	80019c2 <DashboardDisplay_Task+0xb2>
 80019b8:	f240 224e 	movw	r2, #590	; 0x24e
 80019bc:	4293      	cmp	r3, r2
 80019be:	d00f      	beq.n	80019e0 <DashboardDisplay_Task+0xd0>
			default: break;
 80019c0:	e059      	b.n	8001a76 <DashboardDisplay_Task+0x166>
				if(current_display != Display_Gear0)
 80019c2:	4b35      	ldr	r3, [pc, #212]	; (8001a98 <DashboardDisplay_Task+0x188>)
 80019c4:	781b      	ldrb	r3, [r3, #0]
 80019c6:	2b03      	cmp	r3, #3
 80019c8:	d057      	beq.n	8001a7a <DashboardDisplay_Task+0x16a>
					current_display = Display_Gear0;
 80019ca:	4b33      	ldr	r3, [pc, #204]	; (8001a98 <DashboardDisplay_Task+0x188>)
 80019cc:	2203      	movs	r2, #3
 80019ce:	701a      	strb	r2, [r3, #0]
					HAL_UART_Transmit(&huart1, Display_Speed0, 9, 1000);
 80019d0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80019d4:	2209      	movs	r2, #9
 80019d6:	4935      	ldr	r1, [pc, #212]	; (8001aac <DashboardDisplay_Task+0x19c>)
 80019d8:	4832      	ldr	r0, [pc, #200]	; (8001aa4 <DashboardDisplay_Task+0x194>)
 80019da:	f003 fc4e 	bl	800527a <HAL_UART_Transmit>
				break;
 80019de:	e04c      	b.n	8001a7a <DashboardDisplay_Task+0x16a>
				if(current_display != Display_Gear1)
 80019e0:	4b2d      	ldr	r3, [pc, #180]	; (8001a98 <DashboardDisplay_Task+0x188>)
 80019e2:	781b      	ldrb	r3, [r3, #0]
 80019e4:	2b04      	cmp	r3, #4
 80019e6:	d04a      	beq.n	8001a7e <DashboardDisplay_Task+0x16e>
					current_display = Display_Gear1;
 80019e8:	4b2b      	ldr	r3, [pc, #172]	; (8001a98 <DashboardDisplay_Task+0x188>)
 80019ea:	2204      	movs	r2, #4
 80019ec:	701a      	strb	r2, [r3, #0]
					HAL_UART_Transmit(&huart1, Display_Speed1, 9, 1000);
 80019ee:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80019f2:	2209      	movs	r2, #9
 80019f4:	492e      	ldr	r1, [pc, #184]	; (8001ab0 <DashboardDisplay_Task+0x1a0>)
 80019f6:	482b      	ldr	r0, [pc, #172]	; (8001aa4 <DashboardDisplay_Task+0x194>)
 80019f8:	f003 fc3f 	bl	800527a <HAL_UART_Transmit>
				break;
 80019fc:	e03f      	b.n	8001a7e <DashboardDisplay_Task+0x16e>
				if(current_display != Display_Gear2)
 80019fe:	4b26      	ldr	r3, [pc, #152]	; (8001a98 <DashboardDisplay_Task+0x188>)
 8001a00:	781b      	ldrb	r3, [r3, #0]
 8001a02:	2b05      	cmp	r3, #5
 8001a04:	d03d      	beq.n	8001a82 <DashboardDisplay_Task+0x172>
					current_display = Display_Gear2;
 8001a06:	4b24      	ldr	r3, [pc, #144]	; (8001a98 <DashboardDisplay_Task+0x188>)
 8001a08:	2205      	movs	r2, #5
 8001a0a:	701a      	strb	r2, [r3, #0]
					HAL_UART_Transmit(&huart1, Display_Speed2, 9, 1000);
 8001a0c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001a10:	2209      	movs	r2, #9
 8001a12:	4928      	ldr	r1, [pc, #160]	; (8001ab4 <DashboardDisplay_Task+0x1a4>)
 8001a14:	4823      	ldr	r0, [pc, #140]	; (8001aa4 <DashboardDisplay_Task+0x194>)
 8001a16:	f003 fc30 	bl	800527a <HAL_UART_Transmit>
				break;
 8001a1a:	e032      	b.n	8001a82 <DashboardDisplay_Task+0x172>
				if(current_display != Display_Gear3)
 8001a1c:	4b1e      	ldr	r3, [pc, #120]	; (8001a98 <DashboardDisplay_Task+0x188>)
 8001a1e:	781b      	ldrb	r3, [r3, #0]
 8001a20:	2b06      	cmp	r3, #6
 8001a22:	d030      	beq.n	8001a86 <DashboardDisplay_Task+0x176>
					current_display = Display_Gear3;
 8001a24:	4b1c      	ldr	r3, [pc, #112]	; (8001a98 <DashboardDisplay_Task+0x188>)
 8001a26:	2206      	movs	r2, #6
 8001a28:	701a      	strb	r2, [r3, #0]
					HAL_UART_Transmit(&huart1, Display_Speed3, 9, 1000);
 8001a2a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001a2e:	2209      	movs	r2, #9
 8001a30:	4921      	ldr	r1, [pc, #132]	; (8001ab8 <DashboardDisplay_Task+0x1a8>)
 8001a32:	481c      	ldr	r0, [pc, #112]	; (8001aa4 <DashboardDisplay_Task+0x194>)
 8001a34:	f003 fc21 	bl	800527a <HAL_UART_Transmit>
				break;
 8001a38:	e025      	b.n	8001a86 <DashboardDisplay_Task+0x176>
				if(current_display != Display_Gear4)
 8001a3a:	4b17      	ldr	r3, [pc, #92]	; (8001a98 <DashboardDisplay_Task+0x188>)
 8001a3c:	781b      	ldrb	r3, [r3, #0]
 8001a3e:	2b07      	cmp	r3, #7
 8001a40:	d023      	beq.n	8001a8a <DashboardDisplay_Task+0x17a>
					current_display = Display_Gear4;
 8001a42:	4b15      	ldr	r3, [pc, #84]	; (8001a98 <DashboardDisplay_Task+0x188>)
 8001a44:	2207      	movs	r2, #7
 8001a46:	701a      	strb	r2, [r3, #0]
					HAL_UART_Transmit(&huart1, Display_Speed4, 9, 1000);
 8001a48:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001a4c:	2209      	movs	r2, #9
 8001a4e:	491b      	ldr	r1, [pc, #108]	; (8001abc <DashboardDisplay_Task+0x1ac>)
 8001a50:	4814      	ldr	r0, [pc, #80]	; (8001aa4 <DashboardDisplay_Task+0x194>)
 8001a52:	f003 fc12 	bl	800527a <HAL_UART_Transmit>
				break;
 8001a56:	e018      	b.n	8001a8a <DashboardDisplay_Task+0x17a>
				if(current_display != Display_Gear5)
 8001a58:	4b0f      	ldr	r3, [pc, #60]	; (8001a98 <DashboardDisplay_Task+0x188>)
 8001a5a:	781b      	ldrb	r3, [r3, #0]
 8001a5c:	2b08      	cmp	r3, #8
 8001a5e:	d016      	beq.n	8001a8e <DashboardDisplay_Task+0x17e>
					current_display = Display_Gear5;
 8001a60:	4b0d      	ldr	r3, [pc, #52]	; (8001a98 <DashboardDisplay_Task+0x188>)
 8001a62:	2208      	movs	r2, #8
 8001a64:	701a      	strb	r2, [r3, #0]
					HAL_UART_Transmit(&huart1, Display_Speed5, 9, 1000);
 8001a66:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001a6a:	2209      	movs	r2, #9
 8001a6c:	4914      	ldr	r1, [pc, #80]	; (8001ac0 <DashboardDisplay_Task+0x1b0>)
 8001a6e:	480d      	ldr	r0, [pc, #52]	; (8001aa4 <DashboardDisplay_Task+0x194>)
 8001a70:	f003 fc03 	bl	800527a <HAL_UART_Transmit>
				break;
 8001a74:	e00b      	b.n	8001a8e <DashboardDisplay_Task+0x17e>
			default: break;
 8001a76:	bf00      	nop
 8001a78:	e025      	b.n	8001ac6 <DashboardDisplay_Task+0x1b6>
				break;
 8001a7a:	bf00      	nop
 8001a7c:	e023      	b.n	8001ac6 <DashboardDisplay_Task+0x1b6>
				break;
 8001a7e:	bf00      	nop
 8001a80:	e021      	b.n	8001ac6 <DashboardDisplay_Task+0x1b6>
				break;
 8001a82:	bf00      	nop
 8001a84:	e01f      	b.n	8001ac6 <DashboardDisplay_Task+0x1b6>
				break;
 8001a86:	bf00      	nop
 8001a88:	e01d      	b.n	8001ac6 <DashboardDisplay_Task+0x1b6>
				break;
 8001a8a:	bf00      	nop
 8001a8c:	e01b      	b.n	8001ac6 <DashboardDisplay_Task+0x1b6>
				break;
 8001a8e:	bf00      	nop
			break;
 8001a90:	e019      	b.n	8001ac6 <DashboardDisplay_Task+0x1b6>
 8001a92:	bf00      	nop
 8001a94:	20000447 	.word	0x20000447
 8001a98:	20000446 	.word	0x20000446
 8001a9c:	40010800 	.word	0x40010800
 8001aa0:	20000008 	.word	0x20000008
 8001aa4:	200005a0 	.word	0x200005a0
 8001aa8:	20000000 	.word	0x20000000
 8001aac:	20000014 	.word	0x20000014
 8001ab0:	20000020 	.word	0x20000020
 8001ab4:	2000002c 	.word	0x2000002c
 8001ab8:	20000038 	.word	0x20000038
 8001abc:	20000044 	.word	0x20000044
 8001ac0:	20000050 	.word	0x20000050
			break;
 8001ac4:	bf00      	nop
		}

		if(DutyCycle >= 0)
 8001ac6:	4b54      	ldr	r3, [pc, #336]	; (8001c18 <DashboardDisplay_Task+0x308>)
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	f04f 0100 	mov.w	r1, #0
 8001ace:	4618      	mov	r0, r3
 8001ad0:	f7ff fa14 	bl	8000efc <__aeabi_fcmpge>
 8001ad4:	4603      	mov	r3, r0
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d024      	beq.n	8001b24 <DashboardDisplay_Task+0x214>
		{
			size = int32ToAsciiArray(DutyCycle , arr , sizeof(arr));
 8001ada:	4b4f      	ldr	r3, [pc, #316]	; (8001c18 <DashboardDisplay_Task+0x308>)
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	4618      	mov	r0, r3
 8001ae0:	f7ff fa20 	bl	8000f24 <__aeabi_f2iz>
 8001ae4:	4603      	mov	r3, r0
 8001ae6:	2232      	movs	r2, #50	; 0x32
 8001ae8:	494c      	ldr	r1, [pc, #304]	; (8001c1c <DashboardDisplay_Task+0x30c>)
 8001aea:	4618      	mov	r0, r3
 8001aec:	f7ff fbea 	bl	80012c4 <int32ToAsciiArray>
 8001af0:	4603      	mov	r3, r0
 8001af2:	4a4b      	ldr	r2, [pc, #300]	; (8001c20 <DashboardDisplay_Task+0x310>)
 8001af4:	6013      	str	r3, [r2, #0]
			HAL_UART_Transmit(&huart1, DUTY, sizeof(DUTY), 1000);
 8001af6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001afa:	2207      	movs	r2, #7
 8001afc:	4949      	ldr	r1, [pc, #292]	; (8001c24 <DashboardDisplay_Task+0x314>)
 8001afe:	484a      	ldr	r0, [pc, #296]	; (8001c28 <DashboardDisplay_Task+0x318>)
 8001b00:	f003 fbbb 	bl	800527a <HAL_UART_Transmit>
			HAL_UART_Transmit(&huart1, arr, size, 1000);
 8001b04:	4b46      	ldr	r3, [pc, #280]	; (8001c20 <DashboardDisplay_Task+0x310>)
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	b29a      	uxth	r2, r3
 8001b0a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001b0e:	4943      	ldr	r1, [pc, #268]	; (8001c1c <DashboardDisplay_Task+0x30c>)
 8001b10:	4845      	ldr	r0, [pc, #276]	; (8001c28 <DashboardDisplay_Task+0x318>)
 8001b12:	f003 fbb2 	bl	800527a <HAL_UART_Transmit>
			HAL_UART_Transmit(&huart1, Termination, sizeof(Termination), 1000);
 8001b16:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001b1a:	2203      	movs	r2, #3
 8001b1c:	4943      	ldr	r1, [pc, #268]	; (8001c2c <DashboardDisplay_Task+0x31c>)
 8001b1e:	4842      	ldr	r0, [pc, #264]	; (8001c28 <DashboardDisplay_Task+0x318>)
 8001b20:	f003 fbab 	bl	800527a <HAL_UART_Transmit>
		}


		if(Current >= 0)
 8001b24:	4b42      	ldr	r3, [pc, #264]	; (8001c30 <DashboardDisplay_Task+0x320>)
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	f04f 0100 	mov.w	r1, #0
 8001b2c:	4618      	mov	r0, r3
 8001b2e:	f7ff f9e5 	bl	8000efc <__aeabi_fcmpge>
 8001b32:	4603      	mov	r3, r0
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d024      	beq.n	8001b82 <DashboardDisplay_Task+0x272>
		{
			size = int32ToAsciiArray(Current , arr , sizeof(arr));
 8001b38:	4b3d      	ldr	r3, [pc, #244]	; (8001c30 <DashboardDisplay_Task+0x320>)
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	4618      	mov	r0, r3
 8001b3e:	f7ff f9f1 	bl	8000f24 <__aeabi_f2iz>
 8001b42:	4603      	mov	r3, r0
 8001b44:	2232      	movs	r2, #50	; 0x32
 8001b46:	4935      	ldr	r1, [pc, #212]	; (8001c1c <DashboardDisplay_Task+0x30c>)
 8001b48:	4618      	mov	r0, r3
 8001b4a:	f7ff fbbb 	bl	80012c4 <int32ToAsciiArray>
 8001b4e:	4603      	mov	r3, r0
 8001b50:	4a33      	ldr	r2, [pc, #204]	; (8001c20 <DashboardDisplay_Task+0x310>)
 8001b52:	6013      	str	r3, [r2, #0]
			HAL_UART_Transmit(&huart1, CUR, sizeof(CUR), 1000);
 8001b54:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001b58:	2207      	movs	r2, #7
 8001b5a:	4936      	ldr	r1, [pc, #216]	; (8001c34 <DashboardDisplay_Task+0x324>)
 8001b5c:	4832      	ldr	r0, [pc, #200]	; (8001c28 <DashboardDisplay_Task+0x318>)
 8001b5e:	f003 fb8c 	bl	800527a <HAL_UART_Transmit>
			HAL_UART_Transmit(&huart1, arr, size, 1000);
 8001b62:	4b2f      	ldr	r3, [pc, #188]	; (8001c20 <DashboardDisplay_Task+0x310>)
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	b29a      	uxth	r2, r3
 8001b68:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001b6c:	492b      	ldr	r1, [pc, #172]	; (8001c1c <DashboardDisplay_Task+0x30c>)
 8001b6e:	482e      	ldr	r0, [pc, #184]	; (8001c28 <DashboardDisplay_Task+0x318>)
 8001b70:	f003 fb83 	bl	800527a <HAL_UART_Transmit>
			HAL_UART_Transmit(&huart1, Termination, sizeof(Termination), 1000);
 8001b74:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001b78:	2203      	movs	r2, #3
 8001b7a:	492c      	ldr	r1, [pc, #176]	; (8001c2c <DashboardDisplay_Task+0x31c>)
 8001b7c:	482a      	ldr	r0, [pc, #168]	; (8001c28 <DashboardDisplay_Task+0x318>)
 8001b7e:	f003 fb7c 	bl	800527a <HAL_UART_Transmit>
		}

		if(ERPM >= 0)
 8001b82:	4b2d      	ldr	r3, [pc, #180]	; (8001c38 <DashboardDisplay_Task+0x328>)
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	db20      	blt.n	8001bcc <DashboardDisplay_Task+0x2bc>
		{
			size = int32ToAsciiArray(ERPM , arr , sizeof(arr));
 8001b8a:	4b2b      	ldr	r3, [pc, #172]	; (8001c38 <DashboardDisplay_Task+0x328>)
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	2232      	movs	r2, #50	; 0x32
 8001b90:	4922      	ldr	r1, [pc, #136]	; (8001c1c <DashboardDisplay_Task+0x30c>)
 8001b92:	4618      	mov	r0, r3
 8001b94:	f7ff fb96 	bl	80012c4 <int32ToAsciiArray>
 8001b98:	4603      	mov	r3, r0
 8001b9a:	4a21      	ldr	r2, [pc, #132]	; (8001c20 <DashboardDisplay_Task+0x310>)
 8001b9c:	6013      	str	r3, [r2, #0]
			HAL_UART_Transmit(&huart1, RPM, sizeof(RPM), 1000);
 8001b9e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001ba2:	2207      	movs	r2, #7
 8001ba4:	4925      	ldr	r1, [pc, #148]	; (8001c3c <DashboardDisplay_Task+0x32c>)
 8001ba6:	4820      	ldr	r0, [pc, #128]	; (8001c28 <DashboardDisplay_Task+0x318>)
 8001ba8:	f003 fb67 	bl	800527a <HAL_UART_Transmit>
			HAL_UART_Transmit(&huart1, arr, size, 1000);
 8001bac:	4b1c      	ldr	r3, [pc, #112]	; (8001c20 <DashboardDisplay_Task+0x310>)
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	b29a      	uxth	r2, r3
 8001bb2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001bb6:	4919      	ldr	r1, [pc, #100]	; (8001c1c <DashboardDisplay_Task+0x30c>)
 8001bb8:	481b      	ldr	r0, [pc, #108]	; (8001c28 <DashboardDisplay_Task+0x318>)
 8001bba:	f003 fb5e 	bl	800527a <HAL_UART_Transmit>
			HAL_UART_Transmit(&huart1, Termination, sizeof(Termination), 1000);
 8001bbe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001bc2:	2203      	movs	r2, #3
 8001bc4:	4919      	ldr	r1, [pc, #100]	; (8001c2c <DashboardDisplay_Task+0x31c>)
 8001bc6:	4818      	ldr	r0, [pc, #96]	; (8001c28 <DashboardDisplay_Task+0x318>)
 8001bc8:	f003 fb57 	bl	800527a <HAL_UART_Transmit>
		}

		if(WhUsed >= 0)
		{
			size = int32ToAsciiArray(WhUsed , arr , sizeof(arr));
 8001bcc:	4b1c      	ldr	r3, [pc, #112]	; (8001c40 <DashboardDisplay_Task+0x330>)
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	2232      	movs	r2, #50	; 0x32
 8001bd2:	4912      	ldr	r1, [pc, #72]	; (8001c1c <DashboardDisplay_Task+0x30c>)
 8001bd4:	4618      	mov	r0, r3
 8001bd6:	f7ff fb75 	bl	80012c4 <int32ToAsciiArray>
 8001bda:	4603      	mov	r3, r0
 8001bdc:	4a10      	ldr	r2, [pc, #64]	; (8001c20 <DashboardDisplay_Task+0x310>)
 8001bde:	6013      	str	r3, [r2, #0]
			HAL_UART_Transmit(&huart1, WH, sizeof(WH), 1000);
 8001be0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001be4:	2207      	movs	r2, #7
 8001be6:	4917      	ldr	r1, [pc, #92]	; (8001c44 <DashboardDisplay_Task+0x334>)
 8001be8:	480f      	ldr	r0, [pc, #60]	; (8001c28 <DashboardDisplay_Task+0x318>)
 8001bea:	f003 fb46 	bl	800527a <HAL_UART_Transmit>
			HAL_UART_Transmit(&huart1, arr, size, 1000);
 8001bee:	4b0c      	ldr	r3, [pc, #48]	; (8001c20 <DashboardDisplay_Task+0x310>)
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	b29a      	uxth	r2, r3
 8001bf4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001bf8:	4908      	ldr	r1, [pc, #32]	; (8001c1c <DashboardDisplay_Task+0x30c>)
 8001bfa:	480b      	ldr	r0, [pc, #44]	; (8001c28 <DashboardDisplay_Task+0x318>)
 8001bfc:	f003 fb3d 	bl	800527a <HAL_UART_Transmit>
			HAL_UART_Transmit(&huart1, Termination, sizeof(Termination), 1000);
 8001c00:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001c04:	2203      	movs	r2, #3
 8001c06:	4909      	ldr	r1, [pc, #36]	; (8001c2c <DashboardDisplay_Task+0x31c>)
 8001c08:	4807      	ldr	r0, [pc, #28]	; (8001c28 <DashboardDisplay_Task+0x318>)
 8001c0a:	f003 fb36 	bl	800527a <HAL_UART_Transmit>
		}
		vTaskDelay(250); // Task delay
 8001c0e:	20fa      	movs	r0, #250	; 0xfa
 8001c10:	f003 ff80 	bl	8005b14 <vTaskDelay>
		switch(System_State)
 8001c14:	e680      	b.n	8001918 <DashboardDisplay_Task+0x8>
 8001c16:	bf00      	nop
 8001c18:	2000041c 	.word	0x2000041c
 8001c1c:	2000044c 	.word	0x2000044c
 8001c20:	20000448 	.word	0x20000448
 8001c24:	2000006c 	.word	0x2000006c
 8001c28:	200005a0 	.word	0x200005a0
 8001c2c:	2000007c 	.word	0x2000007c
 8001c30:	20000418 	.word	0x20000418
 8001c34:	20000064 	.word	0x20000064
 8001c38:	20000414 	.word	0x20000414
 8001c3c:	2000005c 	.word	0x2000005c
 8001c40:	20000428 	.word	0x20000428
 8001c44:	20000074 	.word	0x20000074

08001c48 <HAL_CAN_RxFifo0MsgPendingCallback>:
	}
}


void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8001c48:	b580      	push	{r7, lr}
 8001c4a:	b084      	sub	sp, #16
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	6078      	str	r0, [r7, #4]

	// Get the message
	if (HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &rxHeader, rxData) != HAL_OK)
 8001c50:	4b8b      	ldr	r3, [pc, #556]	; (8001e80 <HAL_CAN_RxFifo0MsgPendingCallback+0x238>)
 8001c52:	4a8c      	ldr	r2, [pc, #560]	; (8001e84 <HAL_CAN_RxFifo0MsgPendingCallback+0x23c>)
 8001c54:	2100      	movs	r1, #0
 8001c56:	6878      	ldr	r0, [r7, #4]
 8001c58:	f001 f840 	bl	8002cdc <HAL_CAN_GetRxMessage>
	{
		// Reception error
	}

	// Extract the Command ID from the received message
	uint8_t commandID = (rxHeader.ExtId >> 8) & 0xFF;
 8001c5c:	4b89      	ldr	r3, [pc, #548]	; (8001e84 <HAL_CAN_RxFifo0MsgPendingCallback+0x23c>)
 8001c5e:	685b      	ldr	r3, [r3, #4]
 8001c60:	0a1b      	lsrs	r3, r3, #8
 8001c62:	73fb      	strb	r3, [r7, #15]

	switch (commandID)
 8001c64:	7bfb      	ldrb	r3, [r7, #15]
 8001c66:	3b09      	subs	r3, #9
 8001c68:	2b13      	cmp	r3, #19
 8001c6a:	f200 820a 	bhi.w	8002082 <HAL_CAN_RxFifo0MsgPendingCallback+0x43a>
 8001c6e:	a201      	add	r2, pc, #4	; (adr r2, 8001c74 <HAL_CAN_RxFifo0MsgPendingCallback+0x2c>)
 8001c70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c74:	08001cc5 	.word	0x08001cc5
 8001c78:	08002083 	.word	0x08002083
 8001c7c:	08002083 	.word	0x08002083
 8001c80:	08002083 	.word	0x08002083
 8001c84:	08002083 	.word	0x08002083
 8001c88:	08001d57 	.word	0x08001d57
 8001c8c:	08001dd5 	.word	0x08001dd5
 8001c90:	08001ec9 	.word	0x08001ec9
 8001c94:	08002083 	.word	0x08002083
 8001c98:	08002083 	.word	0x08002083
 8001c9c:	08002083 	.word	0x08002083
 8001ca0:	08002083 	.word	0x08002083
 8001ca4:	08002083 	.word	0x08002083
 8001ca8:	08002083 	.word	0x08002083
 8001cac:	08002083 	.word	0x08002083
 8001cb0:	08002083 	.word	0x08002083
 8001cb4:	08002083 	.word	0x08002083
 8001cb8:	08002083 	.word	0x08002083
 8001cbc:	08001feb 	.word	0x08001feb
 8001cc0:	08002083 	.word	0x08002083
	{
	case 9: // CAN_PACKET_STATUS
	{
		Rec_ERPM = (rxData[0] << 24) | (rxData[1] << 16) | (rxData[2] << 8) | rxData[3];
 8001cc4:	4b6e      	ldr	r3, [pc, #440]	; (8001e80 <HAL_CAN_RxFifo0MsgPendingCallback+0x238>)
 8001cc6:	781b      	ldrb	r3, [r3, #0]
 8001cc8:	061a      	lsls	r2, r3, #24
 8001cca:	4b6d      	ldr	r3, [pc, #436]	; (8001e80 <HAL_CAN_RxFifo0MsgPendingCallback+0x238>)
 8001ccc:	785b      	ldrb	r3, [r3, #1]
 8001cce:	041b      	lsls	r3, r3, #16
 8001cd0:	431a      	orrs	r2, r3
 8001cd2:	4b6b      	ldr	r3, [pc, #428]	; (8001e80 <HAL_CAN_RxFifo0MsgPendingCallback+0x238>)
 8001cd4:	789b      	ldrb	r3, [r3, #2]
 8001cd6:	021b      	lsls	r3, r3, #8
 8001cd8:	4313      	orrs	r3, r2
 8001cda:	4a69      	ldr	r2, [pc, #420]	; (8001e80 <HAL_CAN_RxFifo0MsgPendingCallback+0x238>)
 8001cdc:	78d2      	ldrb	r2, [r2, #3]
 8001cde:	4313      	orrs	r3, r2
 8001ce0:	4a69      	ldr	r2, [pc, #420]	; (8001e88 <HAL_CAN_RxFifo0MsgPendingCallback+0x240>)
 8001ce2:	6013      	str	r3, [r2, #0]
		ERPM = Rec_ERPM;
 8001ce4:	4b68      	ldr	r3, [pc, #416]	; (8001e88 <HAL_CAN_RxFifo0MsgPendingCallback+0x240>)
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	4a68      	ldr	r2, [pc, #416]	; (8001e8c <HAL_CAN_RxFifo0MsgPendingCallback+0x244>)
 8001cea:	6013      	str	r3, [r2, #0]
		Rec_Current = (rxData[4] << 8) | rxData[5];
 8001cec:	4b64      	ldr	r3, [pc, #400]	; (8001e80 <HAL_CAN_RxFifo0MsgPendingCallback+0x238>)
 8001cee:	791b      	ldrb	r3, [r3, #4]
 8001cf0:	021b      	lsls	r3, r3, #8
 8001cf2:	b21a      	sxth	r2, r3
 8001cf4:	4b62      	ldr	r3, [pc, #392]	; (8001e80 <HAL_CAN_RxFifo0MsgPendingCallback+0x238>)
 8001cf6:	795b      	ldrb	r3, [r3, #5]
 8001cf8:	b21b      	sxth	r3, r3
 8001cfa:	4313      	orrs	r3, r2
 8001cfc:	b21a      	sxth	r2, r3
 8001cfe:	4b64      	ldr	r3, [pc, #400]	; (8001e90 <HAL_CAN_RxFifo0MsgPendingCallback+0x248>)
 8001d00:	801a      	strh	r2, [r3, #0]
		Current = (float)Rec_Current / 10.0;
 8001d02:	4b63      	ldr	r3, [pc, #396]	; (8001e90 <HAL_CAN_RxFifo0MsgPendingCallback+0x248>)
 8001d04:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001d08:	4618      	mov	r0, r3
 8001d0a:	f7fe fef1 	bl	8000af0 <__aeabi_i2f>
 8001d0e:	4603      	mov	r3, r0
 8001d10:	4960      	ldr	r1, [pc, #384]	; (8001e94 <HAL_CAN_RxFifo0MsgPendingCallback+0x24c>)
 8001d12:	4618      	mov	r0, r3
 8001d14:	f7fe fff4 	bl	8000d00 <__aeabi_fdiv>
 8001d18:	4603      	mov	r3, r0
 8001d1a:	461a      	mov	r2, r3
 8001d1c:	4b5e      	ldr	r3, [pc, #376]	; (8001e98 <HAL_CAN_RxFifo0MsgPendingCallback+0x250>)
 8001d1e:	601a      	str	r2, [r3, #0]
		Rec_DutyCycle = (rxData[6] << 8) | rxData[7];
 8001d20:	4b57      	ldr	r3, [pc, #348]	; (8001e80 <HAL_CAN_RxFifo0MsgPendingCallback+0x238>)
 8001d22:	799b      	ldrb	r3, [r3, #6]
 8001d24:	021b      	lsls	r3, r3, #8
 8001d26:	b21a      	sxth	r2, r3
 8001d28:	4b55      	ldr	r3, [pc, #340]	; (8001e80 <HAL_CAN_RxFifo0MsgPendingCallback+0x238>)
 8001d2a:	79db      	ldrb	r3, [r3, #7]
 8001d2c:	b21b      	sxth	r3, r3
 8001d2e:	4313      	orrs	r3, r2
 8001d30:	b21a      	sxth	r2, r3
 8001d32:	4b5a      	ldr	r3, [pc, #360]	; (8001e9c <HAL_CAN_RxFifo0MsgPendingCallback+0x254>)
 8001d34:	801a      	strh	r2, [r3, #0]
		DutyCycle = (float)Rec_DutyCycle / 10.0;
 8001d36:	4b59      	ldr	r3, [pc, #356]	; (8001e9c <HAL_CAN_RxFifo0MsgPendingCallback+0x254>)
 8001d38:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001d3c:	4618      	mov	r0, r3
 8001d3e:	f7fe fed7 	bl	8000af0 <__aeabi_i2f>
 8001d42:	4603      	mov	r3, r0
 8001d44:	4953      	ldr	r1, [pc, #332]	; (8001e94 <HAL_CAN_RxFifo0MsgPendingCallback+0x24c>)
 8001d46:	4618      	mov	r0, r3
 8001d48:	f7fe ffda 	bl	8000d00 <__aeabi_fdiv>
 8001d4c:	4603      	mov	r3, r0
 8001d4e:	461a      	mov	r2, r3
 8001d50:	4b53      	ldr	r3, [pc, #332]	; (8001ea0 <HAL_CAN_RxFifo0MsgPendingCallback+0x258>)
 8001d52:	601a      	str	r2, [r3, #0]

		// Process ERPM, Current, DutyCycle
	}
	break;
 8001d54:	e196      	b.n	8002084 <HAL_CAN_RxFifo0MsgPendingCallback+0x43c>

	case 14: // CAN_PACKET_STATUS_2
	{
		Rec_AhUsed = (rxData[0] << 24) | (rxData[1] << 16) | (rxData[2] << 8) | rxData[3];
 8001d56:	4b4a      	ldr	r3, [pc, #296]	; (8001e80 <HAL_CAN_RxFifo0MsgPendingCallback+0x238>)
 8001d58:	781b      	ldrb	r3, [r3, #0]
 8001d5a:	061a      	lsls	r2, r3, #24
 8001d5c:	4b48      	ldr	r3, [pc, #288]	; (8001e80 <HAL_CAN_RxFifo0MsgPendingCallback+0x238>)
 8001d5e:	785b      	ldrb	r3, [r3, #1]
 8001d60:	041b      	lsls	r3, r3, #16
 8001d62:	431a      	orrs	r2, r3
 8001d64:	4b46      	ldr	r3, [pc, #280]	; (8001e80 <HAL_CAN_RxFifo0MsgPendingCallback+0x238>)
 8001d66:	789b      	ldrb	r3, [r3, #2]
 8001d68:	021b      	lsls	r3, r3, #8
 8001d6a:	4313      	orrs	r3, r2
 8001d6c:	4a44      	ldr	r2, [pc, #272]	; (8001e80 <HAL_CAN_RxFifo0MsgPendingCallback+0x238>)
 8001d6e:	78d2      	ldrb	r2, [r2, #3]
 8001d70:	4313      	orrs	r3, r2
 8001d72:	461a      	mov	r2, r3
 8001d74:	4b4b      	ldr	r3, [pc, #300]	; (8001ea4 <HAL_CAN_RxFifo0MsgPendingCallback+0x25c>)
 8001d76:	601a      	str	r2, [r3, #0]
		AhUsed = (float)Rec_AhUsed / 10000.0;
 8001d78:	4b4a      	ldr	r3, [pc, #296]	; (8001ea4 <HAL_CAN_RxFifo0MsgPendingCallback+0x25c>)
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	4618      	mov	r0, r3
 8001d7e:	f7fe feb3 	bl	8000ae8 <__aeabi_ui2f>
 8001d82:	4603      	mov	r3, r0
 8001d84:	4948      	ldr	r1, [pc, #288]	; (8001ea8 <HAL_CAN_RxFifo0MsgPendingCallback+0x260>)
 8001d86:	4618      	mov	r0, r3
 8001d88:	f7fe ffba 	bl	8000d00 <__aeabi_fdiv>
 8001d8c:	4603      	mov	r3, r0
 8001d8e:	461a      	mov	r2, r3
 8001d90:	4b46      	ldr	r3, [pc, #280]	; (8001eac <HAL_CAN_RxFifo0MsgPendingCallback+0x264>)
 8001d92:	601a      	str	r2, [r3, #0]
		Rec_AhCharged = (rxData[4] << 24) | (rxData[5] << 16) | (rxData[6] << 8) | rxData[7];
 8001d94:	4b3a      	ldr	r3, [pc, #232]	; (8001e80 <HAL_CAN_RxFifo0MsgPendingCallback+0x238>)
 8001d96:	791b      	ldrb	r3, [r3, #4]
 8001d98:	061a      	lsls	r2, r3, #24
 8001d9a:	4b39      	ldr	r3, [pc, #228]	; (8001e80 <HAL_CAN_RxFifo0MsgPendingCallback+0x238>)
 8001d9c:	795b      	ldrb	r3, [r3, #5]
 8001d9e:	041b      	lsls	r3, r3, #16
 8001da0:	431a      	orrs	r2, r3
 8001da2:	4b37      	ldr	r3, [pc, #220]	; (8001e80 <HAL_CAN_RxFifo0MsgPendingCallback+0x238>)
 8001da4:	799b      	ldrb	r3, [r3, #6]
 8001da6:	021b      	lsls	r3, r3, #8
 8001da8:	4313      	orrs	r3, r2
 8001daa:	4a35      	ldr	r2, [pc, #212]	; (8001e80 <HAL_CAN_RxFifo0MsgPendingCallback+0x238>)
 8001dac:	79d2      	ldrb	r2, [r2, #7]
 8001dae:	4313      	orrs	r3, r2
 8001db0:	461a      	mov	r2, r3
 8001db2:	4b3f      	ldr	r3, [pc, #252]	; (8001eb0 <HAL_CAN_RxFifo0MsgPendingCallback+0x268>)
 8001db4:	601a      	str	r2, [r3, #0]
		AhCharged = (float)Rec_AhCharged / 10000.0;
 8001db6:	4b3e      	ldr	r3, [pc, #248]	; (8001eb0 <HAL_CAN_RxFifo0MsgPendingCallback+0x268>)
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	4618      	mov	r0, r3
 8001dbc:	f7fe fe94 	bl	8000ae8 <__aeabi_ui2f>
 8001dc0:	4603      	mov	r3, r0
 8001dc2:	4939      	ldr	r1, [pc, #228]	; (8001ea8 <HAL_CAN_RxFifo0MsgPendingCallback+0x260>)
 8001dc4:	4618      	mov	r0, r3
 8001dc6:	f7fe ff9b 	bl	8000d00 <__aeabi_fdiv>
 8001dca:	4603      	mov	r3, r0
 8001dcc:	461a      	mov	r2, r3
 8001dce:	4b39      	ldr	r3, [pc, #228]	; (8001eb4 <HAL_CAN_RxFifo0MsgPendingCallback+0x26c>)
 8001dd0:	601a      	str	r2, [r3, #0]

		// Process AhUsed, AhCharged
	}
	break;
 8001dd2:	e157      	b.n	8002084 <HAL_CAN_RxFifo0MsgPendingCallback+0x43c>

	case 15: // CAN_PACKET_STATUS_3
	{
		Rec_WhUsed = (rxData[0] << 24) | (rxData[1] << 16) | (rxData[2] << 8) | rxData[3];
 8001dd4:	4b2a      	ldr	r3, [pc, #168]	; (8001e80 <HAL_CAN_RxFifo0MsgPendingCallback+0x238>)
 8001dd6:	781b      	ldrb	r3, [r3, #0]
 8001dd8:	061a      	lsls	r2, r3, #24
 8001dda:	4b29      	ldr	r3, [pc, #164]	; (8001e80 <HAL_CAN_RxFifo0MsgPendingCallback+0x238>)
 8001ddc:	785b      	ldrb	r3, [r3, #1]
 8001dde:	041b      	lsls	r3, r3, #16
 8001de0:	431a      	orrs	r2, r3
 8001de2:	4b27      	ldr	r3, [pc, #156]	; (8001e80 <HAL_CAN_RxFifo0MsgPendingCallback+0x238>)
 8001de4:	789b      	ldrb	r3, [r3, #2]
 8001de6:	021b      	lsls	r3, r3, #8
 8001de8:	4313      	orrs	r3, r2
 8001dea:	4a25      	ldr	r2, [pc, #148]	; (8001e80 <HAL_CAN_RxFifo0MsgPendingCallback+0x238>)
 8001dec:	78d2      	ldrb	r2, [r2, #3]
 8001dee:	4313      	orrs	r3, r2
 8001df0:	461a      	mov	r2, r3
 8001df2:	4b31      	ldr	r3, [pc, #196]	; (8001eb8 <HAL_CAN_RxFifo0MsgPendingCallback+0x270>)
 8001df4:	601a      	str	r2, [r3, #0]
		WhUsed = (float)Rec_WhUsed / 10000.0;
 8001df6:	4b30      	ldr	r3, [pc, #192]	; (8001eb8 <HAL_CAN_RxFifo0MsgPendingCallback+0x270>)
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	4618      	mov	r0, r3
 8001dfc:	f7fe fe74 	bl	8000ae8 <__aeabi_ui2f>
 8001e00:	4603      	mov	r3, r0
 8001e02:	4618      	mov	r0, r3
 8001e04:	f7fe fb08 	bl	8000418 <__aeabi_f2d>
 8001e08:	a31b      	add	r3, pc, #108	; (adr r3, 8001e78 <HAL_CAN_RxFifo0MsgPendingCallback+0x230>)
 8001e0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e0e:	f7fe fc85 	bl	800071c <__aeabi_ddiv>
 8001e12:	4602      	mov	r2, r0
 8001e14:	460b      	mov	r3, r1
 8001e16:	4610      	mov	r0, r2
 8001e18:	4619      	mov	r1, r3
 8001e1a:	f7fe fd8f 	bl	800093c <__aeabi_d2uiz>
 8001e1e:	4603      	mov	r3, r0
 8001e20:	4a26      	ldr	r2, [pc, #152]	; (8001ebc <HAL_CAN_RxFifo0MsgPendingCallback+0x274>)
 8001e22:	6013      	str	r3, [r2, #0]
		Rec_WhCharged = (rxData[4] << 24) | (rxData[5] << 16) | (rxData[6] << 8) | rxData[7];
 8001e24:	4b16      	ldr	r3, [pc, #88]	; (8001e80 <HAL_CAN_RxFifo0MsgPendingCallback+0x238>)
 8001e26:	791b      	ldrb	r3, [r3, #4]
 8001e28:	061a      	lsls	r2, r3, #24
 8001e2a:	4b15      	ldr	r3, [pc, #84]	; (8001e80 <HAL_CAN_RxFifo0MsgPendingCallback+0x238>)
 8001e2c:	795b      	ldrb	r3, [r3, #5]
 8001e2e:	041b      	lsls	r3, r3, #16
 8001e30:	431a      	orrs	r2, r3
 8001e32:	4b13      	ldr	r3, [pc, #76]	; (8001e80 <HAL_CAN_RxFifo0MsgPendingCallback+0x238>)
 8001e34:	799b      	ldrb	r3, [r3, #6]
 8001e36:	021b      	lsls	r3, r3, #8
 8001e38:	4313      	orrs	r3, r2
 8001e3a:	4a11      	ldr	r2, [pc, #68]	; (8001e80 <HAL_CAN_RxFifo0MsgPendingCallback+0x238>)
 8001e3c:	79d2      	ldrb	r2, [r2, #7]
 8001e3e:	4313      	orrs	r3, r2
 8001e40:	461a      	mov	r2, r3
 8001e42:	4b1f      	ldr	r3, [pc, #124]	; (8001ec0 <HAL_CAN_RxFifo0MsgPendingCallback+0x278>)
 8001e44:	601a      	str	r2, [r3, #0]
		WhCharged = (float)Rec_WhCharged / 10000.0;
 8001e46:	4b1e      	ldr	r3, [pc, #120]	; (8001ec0 <HAL_CAN_RxFifo0MsgPendingCallback+0x278>)
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	4618      	mov	r0, r3
 8001e4c:	f7fe fe4c 	bl	8000ae8 <__aeabi_ui2f>
 8001e50:	4603      	mov	r3, r0
 8001e52:	4618      	mov	r0, r3
 8001e54:	f7fe fae0 	bl	8000418 <__aeabi_f2d>
 8001e58:	a307      	add	r3, pc, #28	; (adr r3, 8001e78 <HAL_CAN_RxFifo0MsgPendingCallback+0x230>)
 8001e5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e5e:	f7fe fc5d 	bl	800071c <__aeabi_ddiv>
 8001e62:	4602      	mov	r2, r0
 8001e64:	460b      	mov	r3, r1
 8001e66:	4610      	mov	r0, r2
 8001e68:	4619      	mov	r1, r3
 8001e6a:	f7fe fd67 	bl	800093c <__aeabi_d2uiz>
 8001e6e:	4603      	mov	r3, r0
 8001e70:	4a14      	ldr	r2, [pc, #80]	; (8001ec4 <HAL_CAN_RxFifo0MsgPendingCallback+0x27c>)
 8001e72:	6013      	str	r3, [r2, #0]

		// Process WhUsed, WhCharged
	}
	break;
 8001e74:	e106      	b.n	8002084 <HAL_CAN_RxFifo0MsgPendingCallback+0x43c>
 8001e76:	bf00      	nop
 8001e78:	00000000 	.word	0x00000000
 8001e7c:	40c38800 	.word	0x40c38800
 8001e80:	200003e4 	.word	0x200003e4
 8001e84:	200003c8 	.word	0x200003c8
 8001e88:	200003ec 	.word	0x200003ec
 8001e8c:	20000414 	.word	0x20000414
 8001e90:	200003f0 	.word	0x200003f0
 8001e94:	41200000 	.word	0x41200000
 8001e98:	20000418 	.word	0x20000418
 8001e9c:	200003f2 	.word	0x200003f2
 8001ea0:	2000041c 	.word	0x2000041c
 8001ea4:	200003f4 	.word	0x200003f4
 8001ea8:	461c4000 	.word	0x461c4000
 8001eac:	20000420 	.word	0x20000420
 8001eb0:	200003f8 	.word	0x200003f8
 8001eb4:	20000424 	.word	0x20000424
 8001eb8:	200003fc 	.word	0x200003fc
 8001ebc:	20000428 	.word	0x20000428
 8001ec0:	20000400 	.word	0x20000400
 8001ec4:	2000042c 	.word	0x2000042c

	case 16: // CAN_PACKET_STATUS_4
	{
		Rec_TempFET = (rxData[0] << 8) | rxData[1];
 8001ec8:	4b70      	ldr	r3, [pc, #448]	; (800208c <HAL_CAN_RxFifo0MsgPendingCallback+0x444>)
 8001eca:	781b      	ldrb	r3, [r3, #0]
 8001ecc:	021b      	lsls	r3, r3, #8
 8001ece:	b21a      	sxth	r2, r3
 8001ed0:	4b6e      	ldr	r3, [pc, #440]	; (800208c <HAL_CAN_RxFifo0MsgPendingCallback+0x444>)
 8001ed2:	785b      	ldrb	r3, [r3, #1]
 8001ed4:	b21b      	sxth	r3, r3
 8001ed6:	4313      	orrs	r3, r2
 8001ed8:	b21a      	sxth	r2, r3
 8001eda:	4b6d      	ldr	r3, [pc, #436]	; (8002090 <HAL_CAN_RxFifo0MsgPendingCallback+0x448>)
 8001edc:	801a      	strh	r2, [r3, #0]
		TempFET = (float)Rec_TempFET / 10.0;
 8001ede:	4b6c      	ldr	r3, [pc, #432]	; (8002090 <HAL_CAN_RxFifo0MsgPendingCallback+0x448>)
 8001ee0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001ee4:	4618      	mov	r0, r3
 8001ee6:	f7fe fe03 	bl	8000af0 <__aeabi_i2f>
 8001eea:	4603      	mov	r3, r0
 8001eec:	4618      	mov	r0, r3
 8001eee:	f7fe fa93 	bl	8000418 <__aeabi_f2d>
 8001ef2:	f04f 0200 	mov.w	r2, #0
 8001ef6:	4b67      	ldr	r3, [pc, #412]	; (8002094 <HAL_CAN_RxFifo0MsgPendingCallback+0x44c>)
 8001ef8:	f7fe fc10 	bl	800071c <__aeabi_ddiv>
 8001efc:	4602      	mov	r2, r0
 8001efe:	460b      	mov	r3, r1
 8001f00:	4610      	mov	r0, r2
 8001f02:	4619      	mov	r1, r3
 8001f04:	f7fe fcf2 	bl	80008ec <__aeabi_d2iz>
 8001f08:	4603      	mov	r3, r0
 8001f0a:	b21a      	sxth	r2, r3
 8001f0c:	4b62      	ldr	r3, [pc, #392]	; (8002098 <HAL_CAN_RxFifo0MsgPendingCallback+0x450>)
 8001f0e:	801a      	strh	r2, [r3, #0]
		Rec_TempMotor = (rxData[2] << 8) | rxData[3];
 8001f10:	4b5e      	ldr	r3, [pc, #376]	; (800208c <HAL_CAN_RxFifo0MsgPendingCallback+0x444>)
 8001f12:	789b      	ldrb	r3, [r3, #2]
 8001f14:	021b      	lsls	r3, r3, #8
 8001f16:	b21a      	sxth	r2, r3
 8001f18:	4b5c      	ldr	r3, [pc, #368]	; (800208c <HAL_CAN_RxFifo0MsgPendingCallback+0x444>)
 8001f1a:	78db      	ldrb	r3, [r3, #3]
 8001f1c:	b21b      	sxth	r3, r3
 8001f1e:	4313      	orrs	r3, r2
 8001f20:	b21a      	sxth	r2, r3
 8001f22:	4b5e      	ldr	r3, [pc, #376]	; (800209c <HAL_CAN_RxFifo0MsgPendingCallback+0x454>)
 8001f24:	801a      	strh	r2, [r3, #0]
		TempMotor = (float)Rec_TempMotor / 10.0;
 8001f26:	4b5d      	ldr	r3, [pc, #372]	; (800209c <HAL_CAN_RxFifo0MsgPendingCallback+0x454>)
 8001f28:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001f2c:	4618      	mov	r0, r3
 8001f2e:	f7fe fddf 	bl	8000af0 <__aeabi_i2f>
 8001f32:	4603      	mov	r3, r0
 8001f34:	4618      	mov	r0, r3
 8001f36:	f7fe fa6f 	bl	8000418 <__aeabi_f2d>
 8001f3a:	f04f 0200 	mov.w	r2, #0
 8001f3e:	4b55      	ldr	r3, [pc, #340]	; (8002094 <HAL_CAN_RxFifo0MsgPendingCallback+0x44c>)
 8001f40:	f7fe fbec 	bl	800071c <__aeabi_ddiv>
 8001f44:	4602      	mov	r2, r0
 8001f46:	460b      	mov	r3, r1
 8001f48:	4610      	mov	r0, r2
 8001f4a:	4619      	mov	r1, r3
 8001f4c:	f7fe fcce 	bl	80008ec <__aeabi_d2iz>
 8001f50:	4603      	mov	r3, r0
 8001f52:	b21a      	sxth	r2, r3
 8001f54:	4b52      	ldr	r3, [pc, #328]	; (80020a0 <HAL_CAN_RxFifo0MsgPendingCallback+0x458>)
 8001f56:	801a      	strh	r2, [r3, #0]
		Rec_CurrentIn = (rxData[4] << 8) | rxData[5];
 8001f58:	4b4c      	ldr	r3, [pc, #304]	; (800208c <HAL_CAN_RxFifo0MsgPendingCallback+0x444>)
 8001f5a:	791b      	ldrb	r3, [r3, #4]
 8001f5c:	021b      	lsls	r3, r3, #8
 8001f5e:	b21a      	sxth	r2, r3
 8001f60:	4b4a      	ldr	r3, [pc, #296]	; (800208c <HAL_CAN_RxFifo0MsgPendingCallback+0x444>)
 8001f62:	795b      	ldrb	r3, [r3, #5]
 8001f64:	b21b      	sxth	r3, r3
 8001f66:	4313      	orrs	r3, r2
 8001f68:	b21a      	sxth	r2, r3
 8001f6a:	4b4e      	ldr	r3, [pc, #312]	; (80020a4 <HAL_CAN_RxFifo0MsgPendingCallback+0x45c>)
 8001f6c:	801a      	strh	r2, [r3, #0]
		CurrentIn = (float)Rec_CurrentIn / 10.0;
 8001f6e:	4b4d      	ldr	r3, [pc, #308]	; (80020a4 <HAL_CAN_RxFifo0MsgPendingCallback+0x45c>)
 8001f70:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001f74:	4618      	mov	r0, r3
 8001f76:	f7fe fdbb 	bl	8000af0 <__aeabi_i2f>
 8001f7a:	4603      	mov	r3, r0
 8001f7c:	4618      	mov	r0, r3
 8001f7e:	f7fe fa4b 	bl	8000418 <__aeabi_f2d>
 8001f82:	f04f 0200 	mov.w	r2, #0
 8001f86:	4b43      	ldr	r3, [pc, #268]	; (8002094 <HAL_CAN_RxFifo0MsgPendingCallback+0x44c>)
 8001f88:	f7fe fbc8 	bl	800071c <__aeabi_ddiv>
 8001f8c:	4602      	mov	r2, r0
 8001f8e:	460b      	mov	r3, r1
 8001f90:	4610      	mov	r0, r2
 8001f92:	4619      	mov	r1, r3
 8001f94:	f7fe fcaa 	bl	80008ec <__aeabi_d2iz>
 8001f98:	4603      	mov	r3, r0
 8001f9a:	b21a      	sxth	r2, r3
 8001f9c:	4b42      	ldr	r3, [pc, #264]	; (80020a8 <HAL_CAN_RxFifo0MsgPendingCallback+0x460>)
 8001f9e:	801a      	strh	r2, [r3, #0]
		Rec_PIDPos = (rxData[6] << 8) | rxData[7];
 8001fa0:	4b3a      	ldr	r3, [pc, #232]	; (800208c <HAL_CAN_RxFifo0MsgPendingCallback+0x444>)
 8001fa2:	799b      	ldrb	r3, [r3, #6]
 8001fa4:	021b      	lsls	r3, r3, #8
 8001fa6:	b21a      	sxth	r2, r3
 8001fa8:	4b38      	ldr	r3, [pc, #224]	; (800208c <HAL_CAN_RxFifo0MsgPendingCallback+0x444>)
 8001faa:	79db      	ldrb	r3, [r3, #7]
 8001fac:	b21b      	sxth	r3, r3
 8001fae:	4313      	orrs	r3, r2
 8001fb0:	b21a      	sxth	r2, r3
 8001fb2:	4b3e      	ldr	r3, [pc, #248]	; (80020ac <HAL_CAN_RxFifo0MsgPendingCallback+0x464>)
 8001fb4:	801a      	strh	r2, [r3, #0]
		PIDPos = (float)Rec_PIDPos / 50.0;
 8001fb6:	4b3d      	ldr	r3, [pc, #244]	; (80020ac <HAL_CAN_RxFifo0MsgPendingCallback+0x464>)
 8001fb8:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001fbc:	4618      	mov	r0, r3
 8001fbe:	f7fe fd97 	bl	8000af0 <__aeabi_i2f>
 8001fc2:	4603      	mov	r3, r0
 8001fc4:	4618      	mov	r0, r3
 8001fc6:	f7fe fa27 	bl	8000418 <__aeabi_f2d>
 8001fca:	f04f 0200 	mov.w	r2, #0
 8001fce:	4b38      	ldr	r3, [pc, #224]	; (80020b0 <HAL_CAN_RxFifo0MsgPendingCallback+0x468>)
 8001fd0:	f7fe fba4 	bl	800071c <__aeabi_ddiv>
 8001fd4:	4602      	mov	r2, r0
 8001fd6:	460b      	mov	r3, r1
 8001fd8:	4610      	mov	r0, r2
 8001fda:	4619      	mov	r1, r3
 8001fdc:	f7fe fc86 	bl	80008ec <__aeabi_d2iz>
 8001fe0:	4603      	mov	r3, r0
 8001fe2:	b21a      	sxth	r2, r3
 8001fe4:	4b33      	ldr	r3, [pc, #204]	; (80020b4 <HAL_CAN_RxFifo0MsgPendingCallback+0x46c>)
 8001fe6:	801a      	strh	r2, [r3, #0]

		// Process TempFET, TempMotor, CurrentIn, PIDPos
	}
	break;
 8001fe8:	e04c      	b.n	8002084 <HAL_CAN_RxFifo0MsgPendingCallback+0x43c>

	case 27: // CAN_PACKET_STATUS_5
	{
		Rec_Tachometer = (rxData[0] << 24) | (rxData[1] << 16) | (rxData[2] << 8) | rxData[3];
 8001fea:	4b28      	ldr	r3, [pc, #160]	; (800208c <HAL_CAN_RxFifo0MsgPendingCallback+0x444>)
 8001fec:	781b      	ldrb	r3, [r3, #0]
 8001fee:	061a      	lsls	r2, r3, #24
 8001ff0:	4b26      	ldr	r3, [pc, #152]	; (800208c <HAL_CAN_RxFifo0MsgPendingCallback+0x444>)
 8001ff2:	785b      	ldrb	r3, [r3, #1]
 8001ff4:	041b      	lsls	r3, r3, #16
 8001ff6:	431a      	orrs	r2, r3
 8001ff8:	4b24      	ldr	r3, [pc, #144]	; (800208c <HAL_CAN_RxFifo0MsgPendingCallback+0x444>)
 8001ffa:	789b      	ldrb	r3, [r3, #2]
 8001ffc:	021b      	lsls	r3, r3, #8
 8001ffe:	4313      	orrs	r3, r2
 8002000:	4a22      	ldr	r2, [pc, #136]	; (800208c <HAL_CAN_RxFifo0MsgPendingCallback+0x444>)
 8002002:	78d2      	ldrb	r2, [r2, #3]
 8002004:	4313      	orrs	r3, r2
 8002006:	4a2c      	ldr	r2, [pc, #176]	; (80020b8 <HAL_CAN_RxFifo0MsgPendingCallback+0x470>)
 8002008:	6013      	str	r3, [r2, #0]
		Tachometer = (float)Rec_Tachometer / 6.0;
 800200a:	4b2b      	ldr	r3, [pc, #172]	; (80020b8 <HAL_CAN_RxFifo0MsgPendingCallback+0x470>)
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	4618      	mov	r0, r3
 8002010:	f7fe fd6e 	bl	8000af0 <__aeabi_i2f>
 8002014:	4603      	mov	r3, r0
 8002016:	4618      	mov	r0, r3
 8002018:	f7fe f9fe 	bl	8000418 <__aeabi_f2d>
 800201c:	f04f 0200 	mov.w	r2, #0
 8002020:	4b26      	ldr	r3, [pc, #152]	; (80020bc <HAL_CAN_RxFifo0MsgPendingCallback+0x474>)
 8002022:	f7fe fb7b 	bl	800071c <__aeabi_ddiv>
 8002026:	4602      	mov	r2, r0
 8002028:	460b      	mov	r3, r1
 800202a:	4610      	mov	r0, r2
 800202c:	4619      	mov	r1, r3
 800202e:	f7fe fc5d 	bl	80008ec <__aeabi_d2iz>
 8002032:	4603      	mov	r3, r0
 8002034:	4a22      	ldr	r2, [pc, #136]	; (80020c0 <HAL_CAN_RxFifo0MsgPendingCallback+0x478>)
 8002036:	6013      	str	r3, [r2, #0]
		Rec_VoltageIn = (rxData[4] << 8) | rxData[5];
 8002038:	4b14      	ldr	r3, [pc, #80]	; (800208c <HAL_CAN_RxFifo0MsgPendingCallback+0x444>)
 800203a:	791b      	ldrb	r3, [r3, #4]
 800203c:	021b      	lsls	r3, r3, #8
 800203e:	b21a      	sxth	r2, r3
 8002040:	4b12      	ldr	r3, [pc, #72]	; (800208c <HAL_CAN_RxFifo0MsgPendingCallback+0x444>)
 8002042:	795b      	ldrb	r3, [r3, #5]
 8002044:	b21b      	sxth	r3, r3
 8002046:	4313      	orrs	r3, r2
 8002048:	b21a      	sxth	r2, r3
 800204a:	4b1e      	ldr	r3, [pc, #120]	; (80020c4 <HAL_CAN_RxFifo0MsgPendingCallback+0x47c>)
 800204c:	801a      	strh	r2, [r3, #0]
		VoltageIn = (float)Rec_VoltageIn / 10.0;
 800204e:	4b1d      	ldr	r3, [pc, #116]	; (80020c4 <HAL_CAN_RxFifo0MsgPendingCallback+0x47c>)
 8002050:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002054:	4618      	mov	r0, r3
 8002056:	f7fe fd4b 	bl	8000af0 <__aeabi_i2f>
 800205a:	4603      	mov	r3, r0
 800205c:	4618      	mov	r0, r3
 800205e:	f7fe f9db 	bl	8000418 <__aeabi_f2d>
 8002062:	f04f 0200 	mov.w	r2, #0
 8002066:	4b0b      	ldr	r3, [pc, #44]	; (8002094 <HAL_CAN_RxFifo0MsgPendingCallback+0x44c>)
 8002068:	f7fe fb58 	bl	800071c <__aeabi_ddiv>
 800206c:	4602      	mov	r2, r0
 800206e:	460b      	mov	r3, r1
 8002070:	4610      	mov	r0, r2
 8002072:	4619      	mov	r1, r3
 8002074:	f7fe fc3a 	bl	80008ec <__aeabi_d2iz>
 8002078:	4603      	mov	r3, r0
 800207a:	b21a      	sxth	r2, r3
 800207c:	4b12      	ldr	r3, [pc, #72]	; (80020c8 <HAL_CAN_RxFifo0MsgPendingCallback+0x480>)
 800207e:	801a      	strh	r2, [r3, #0]

		// Process Tachometer, VoltageIn
	}
	break;
 8002080:	e000      	b.n	8002084 <HAL_CAN_RxFifo0MsgPendingCallback+0x43c>
	}
	break;

	default:
		// Handle unknown or unsupported command IDs
		break;
 8002082:	bf00      	nop
	}

}
 8002084:	bf00      	nop
 8002086:	3710      	adds	r7, #16
 8002088:	46bd      	mov	sp, r7
 800208a:	bd80      	pop	{r7, pc}
 800208c:	200003e4 	.word	0x200003e4
 8002090:	20000404 	.word	0x20000404
 8002094:	40240000 	.word	0x40240000
 8002098:	20000430 	.word	0x20000430
 800209c:	20000406 	.word	0x20000406
 80020a0:	20000432 	.word	0x20000432
 80020a4:	20000408 	.word	0x20000408
 80020a8:	20000434 	.word	0x20000434
 80020ac:	2000040a 	.word	0x2000040a
 80020b0:	40490000 	.word	0x40490000
 80020b4:	20000436 	.word	0x20000436
 80020b8:	2000040c 	.word	0x2000040c
 80020bc:	40180000 	.word	0x40180000
 80020c0:	20000438 	.word	0x20000438
 80020c4:	20000410 	.word	0x20000410
 80020c8:	2000043c 	.word	0x2000043c

080020cc <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80020cc:	b580      	push	{r7, lr}
 80020ce:	b082      	sub	sp, #8
 80020d0:	af00      	add	r7, sp, #0
 80020d2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM2) {
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80020dc:	d101      	bne.n	80020e2 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80020de:	f000 fbd9 	bl	8002894 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */
	if(htim->Instance == TIM3)
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	4a1a      	ldr	r2, [pc, #104]	; (8002150 <HAL_TIM_PeriodElapsedCallback+0x84>)
 80020e8:	4293      	cmp	r3, r2
 80020ea:	d11b      	bne.n	8002124 <HAL_TIM_PeriodElapsedCallback+0x58>
	{
		static uint8_t IntErrorFlag1=0;
		IntErrorFlag1++;
 80020ec:	4b19      	ldr	r3, [pc, #100]	; (8002154 <HAL_TIM_PeriodElapsedCallback+0x88>)
 80020ee:	781b      	ldrb	r3, [r3, #0]
 80020f0:	3301      	adds	r3, #1
 80020f2:	b2da      	uxtb	r2, r3
 80020f4:	4b17      	ldr	r3, [pc, #92]	; (8002154 <HAL_TIM_PeriodElapsedCallback+0x88>)
 80020f6:	701a      	strb	r2, [r3, #0]
		if(IntErrorFlag1 > 1)
 80020f8:	4b16      	ldr	r3, [pc, #88]	; (8002154 <HAL_TIM_PeriodElapsedCallback+0x88>)
 80020fa:	781b      	ldrb	r3, [r3, #0]
 80020fc:	2b01      	cmp	r3, #1
 80020fe:	d911      	bls.n	8002124 <HAL_TIM_PeriodElapsedCallback+0x58>
		{
			if(System_State == System_OpenSequenceOn)
 8002100:	4b15      	ldr	r3, [pc, #84]	; (8002158 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8002102:	781b      	ldrb	r3, [r3, #0]
 8002104:	2b00      	cmp	r3, #0
 8002106:	d103      	bne.n	8002110 <HAL_TIM_PeriodElapsedCallback+0x44>
			{
				u8_TimeOutFlag1 = 1;
 8002108:	4b14      	ldr	r3, [pc, #80]	; (800215c <HAL_TIM_PeriodElapsedCallback+0x90>)
 800210a:	2201      	movs	r2, #1
 800210c:	701a      	strb	r2, [r3, #0]
 800210e:	e009      	b.n	8002124 <HAL_TIM_PeriodElapsedCallback+0x58>
			}
			else if (System_State == System_Operation)
 8002110:	4b11      	ldr	r3, [pc, #68]	; (8002158 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8002112:	781b      	ldrb	r3, [r3, #0]
 8002114:	2b01      	cmp	r3, #1
 8002116:	d105      	bne.n	8002124 <HAL_TIM_PeriodElapsedCallback+0x58>
			{
				u8_TimeOutFlag1++;
 8002118:	4b10      	ldr	r3, [pc, #64]	; (800215c <HAL_TIM_PeriodElapsedCallback+0x90>)
 800211a:	781b      	ldrb	r3, [r3, #0]
 800211c:	3301      	adds	r3, #1
 800211e:	b2da      	uxtb	r2, r3
 8002120:	4b0e      	ldr	r3, [pc, #56]	; (800215c <HAL_TIM_PeriodElapsedCallback+0x90>)
 8002122:	701a      	strb	r2, [r3, #0]
			{

			}
		}
	}
	if(htim->Instance == TIM4)
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	4a0d      	ldr	r2, [pc, #52]	; (8002160 <HAL_TIM_PeriodElapsedCallback+0x94>)
 800212a:	4293      	cmp	r3, r2
 800212c:	d10c      	bne.n	8002148 <HAL_TIM_PeriodElapsedCallback+0x7c>
	{
		static uint8_t IntErrorFlag4=0;
		IntErrorFlag4++;
 800212e:	4b0d      	ldr	r3, [pc, #52]	; (8002164 <HAL_TIM_PeriodElapsedCallback+0x98>)
 8002130:	781b      	ldrb	r3, [r3, #0]
 8002132:	3301      	adds	r3, #1
 8002134:	b2da      	uxtb	r2, r3
 8002136:	4b0b      	ldr	r3, [pc, #44]	; (8002164 <HAL_TIM_PeriodElapsedCallback+0x98>)
 8002138:	701a      	strb	r2, [r3, #0]
		if(IntErrorFlag4 > 1)
 800213a:	4b0a      	ldr	r3, [pc, #40]	; (8002164 <HAL_TIM_PeriodElapsedCallback+0x98>)
 800213c:	781b      	ldrb	r3, [r3, #0]
 800213e:	2b01      	cmp	r3, #1
 8002140:	d902      	bls.n	8002148 <HAL_TIM_PeriodElapsedCallback+0x7c>
		{
			u8_TimeOutFlag4 = 1;
 8002142:	4b09      	ldr	r3, [pc, #36]	; (8002168 <HAL_TIM_PeriodElapsedCallback+0x9c>)
 8002144:	2201      	movs	r2, #1
 8002146:	701a      	strb	r2, [r3, #0]
		}
	}
  /* USER CODE END Callback 1 */
}
 8002148:	bf00      	nop
 800214a:	3708      	adds	r7, #8
 800214c:	46bd      	mov	sp, r7
 800214e:	bd80      	pop	{r7, pc}
 8002150:	40000400 	.word	0x40000400
 8002154:	2000047e 	.word	0x2000047e
 8002158:	20000447 	.word	0x20000447
 800215c:	2000043f 	.word	0x2000043f
 8002160:	40000800 	.word	0x40000800
 8002164:	2000047f 	.word	0x2000047f
 8002168:	20000440 	.word	0x20000440

0800216c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800216c:	b480      	push	{r7}
 800216e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002170:	b672      	cpsid	i
}
 8002172:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8002174:	e7fe      	b.n	8002174 <Error_Handler+0x8>
	...

08002178 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002178:	b580      	push	{r7, lr}
 800217a:	b084      	sub	sp, #16
 800217c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800217e:	4b18      	ldr	r3, [pc, #96]	; (80021e0 <HAL_MspInit+0x68>)
 8002180:	699b      	ldr	r3, [r3, #24]
 8002182:	4a17      	ldr	r2, [pc, #92]	; (80021e0 <HAL_MspInit+0x68>)
 8002184:	f043 0301 	orr.w	r3, r3, #1
 8002188:	6193      	str	r3, [r2, #24]
 800218a:	4b15      	ldr	r3, [pc, #84]	; (80021e0 <HAL_MspInit+0x68>)
 800218c:	699b      	ldr	r3, [r3, #24]
 800218e:	f003 0301 	and.w	r3, r3, #1
 8002192:	60bb      	str	r3, [r7, #8]
 8002194:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002196:	4b12      	ldr	r3, [pc, #72]	; (80021e0 <HAL_MspInit+0x68>)
 8002198:	69db      	ldr	r3, [r3, #28]
 800219a:	4a11      	ldr	r2, [pc, #68]	; (80021e0 <HAL_MspInit+0x68>)
 800219c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80021a0:	61d3      	str	r3, [r2, #28]
 80021a2:	4b0f      	ldr	r3, [pc, #60]	; (80021e0 <HAL_MspInit+0x68>)
 80021a4:	69db      	ldr	r3, [r3, #28]
 80021a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80021aa:	607b      	str	r3, [r7, #4]
 80021ac:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80021ae:	2200      	movs	r2, #0
 80021b0:	210f      	movs	r1, #15
 80021b2:	f06f 0001 	mvn.w	r0, #1
 80021b6:	f001 f9b0 	bl	800351a <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80021ba:	4b0a      	ldr	r3, [pc, #40]	; (80021e4 <HAL_MspInit+0x6c>)
 80021bc:	685b      	ldr	r3, [r3, #4]
 80021be:	60fb      	str	r3, [r7, #12]
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80021c6:	60fb      	str	r3, [r7, #12]
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80021ce:	60fb      	str	r3, [r7, #12]
 80021d0:	4a04      	ldr	r2, [pc, #16]	; (80021e4 <HAL_MspInit+0x6c>)
 80021d2:	68fb      	ldr	r3, [r7, #12]
 80021d4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80021d6:	bf00      	nop
 80021d8:	3710      	adds	r7, #16
 80021da:	46bd      	mov	sp, r7
 80021dc:	bd80      	pop	{r7, pc}
 80021de:	bf00      	nop
 80021e0:	40021000 	.word	0x40021000
 80021e4:	40010000 	.word	0x40010000

080021e8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80021e8:	b580      	push	{r7, lr}
 80021ea:	b08e      	sub	sp, #56	; 0x38
 80021ec:	af00      	add	r7, sp, #0
 80021ee:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 80021f0:	2300      	movs	r3, #0
 80021f2:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 80021f4:	2300      	movs	r3, #0
 80021f6:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 80021f8:	2300      	movs	r3, #0
 80021fa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  /* Enable TIM2 clock */
  __HAL_RCC_TIM2_CLK_ENABLE();
 80021fe:	4b34      	ldr	r3, [pc, #208]	; (80022d0 <HAL_InitTick+0xe8>)
 8002200:	69db      	ldr	r3, [r3, #28]
 8002202:	4a33      	ldr	r2, [pc, #204]	; (80022d0 <HAL_InitTick+0xe8>)
 8002204:	f043 0301 	orr.w	r3, r3, #1
 8002208:	61d3      	str	r3, [r2, #28]
 800220a:	4b31      	ldr	r3, [pc, #196]	; (80022d0 <HAL_InitTick+0xe8>)
 800220c:	69db      	ldr	r3, [r3, #28]
 800220e:	f003 0301 	and.w	r3, r3, #1
 8002212:	60fb      	str	r3, [r7, #12]
 8002214:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002216:	f107 0210 	add.w	r2, r7, #16
 800221a:	f107 0314 	add.w	r3, r7, #20
 800221e:	4611      	mov	r1, r2
 8002220:	4618      	mov	r0, r3
 8002222:	f001 ff4b 	bl	80040bc <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8002226:	6a3b      	ldr	r3, [r7, #32]
 8002228:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM2 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 800222a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800222c:	2b00      	cmp	r3, #0
 800222e:	d103      	bne.n	8002238 <HAL_InitTick+0x50>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8002230:	f001 ff1c 	bl	800406c <HAL_RCC_GetPCLK1Freq>
 8002234:	6378      	str	r0, [r7, #52]	; 0x34
 8002236:	e004      	b.n	8002242 <HAL_InitTick+0x5a>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8002238:	f001 ff18 	bl	800406c <HAL_RCC_GetPCLK1Freq>
 800223c:	4603      	mov	r3, r0
 800223e:	005b      	lsls	r3, r3, #1
 8002240:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM2 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002242:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002244:	4a23      	ldr	r2, [pc, #140]	; (80022d4 <HAL_InitTick+0xec>)
 8002246:	fba2 2303 	umull	r2, r3, r2, r3
 800224a:	0c9b      	lsrs	r3, r3, #18
 800224c:	3b01      	subs	r3, #1
 800224e:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM2 */
  htim2.Instance = TIM2;
 8002250:	4b21      	ldr	r3, [pc, #132]	; (80022d8 <HAL_InitTick+0xf0>)
 8002252:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002256:	601a      	str	r2, [r3, #0]
  + Period = [(TIM2CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim2.Init.Period = (1000000U / 1000U) - 1U;
 8002258:	4b1f      	ldr	r3, [pc, #124]	; (80022d8 <HAL_InitTick+0xf0>)
 800225a:	f240 32e7 	movw	r2, #999	; 0x3e7
 800225e:	60da      	str	r2, [r3, #12]
  htim2.Init.Prescaler = uwPrescalerValue;
 8002260:	4a1d      	ldr	r2, [pc, #116]	; (80022d8 <HAL_InitTick+0xf0>)
 8002262:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002264:	6053      	str	r3, [r2, #4]
  htim2.Init.ClockDivision = 0;
 8002266:	4b1c      	ldr	r3, [pc, #112]	; (80022d8 <HAL_InitTick+0xf0>)
 8002268:	2200      	movs	r2, #0
 800226a:	611a      	str	r2, [r3, #16]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800226c:	4b1a      	ldr	r3, [pc, #104]	; (80022d8 <HAL_InitTick+0xf0>)
 800226e:	2200      	movs	r2, #0
 8002270:	609a      	str	r2, [r3, #8]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002272:	4b19      	ldr	r3, [pc, #100]	; (80022d8 <HAL_InitTick+0xf0>)
 8002274:	2200      	movs	r2, #0
 8002276:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim2);
 8002278:	4817      	ldr	r0, [pc, #92]	; (80022d8 <HAL_InitTick+0xf0>)
 800227a:	f001 ff6d 	bl	8004158 <HAL_TIM_Base_Init>
 800227e:	4603      	mov	r3, r0
 8002280:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 8002284:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8002288:	2b00      	cmp	r3, #0
 800228a:	d11b      	bne.n	80022c4 <HAL_InitTick+0xdc>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim2);
 800228c:	4812      	ldr	r0, [pc, #72]	; (80022d8 <HAL_InitTick+0xf0>)
 800228e:	f001 ffd9 	bl	8004244 <HAL_TIM_Base_Start_IT>
 8002292:	4603      	mov	r3, r0
 8002294:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 8002298:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800229c:	2b00      	cmp	r3, #0
 800229e:	d111      	bne.n	80022c4 <HAL_InitTick+0xdc>
    {
    /* Enable the TIM2 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80022a0:	201c      	movs	r0, #28
 80022a2:	f001 f956 	bl	8003552 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	2b0f      	cmp	r3, #15
 80022aa:	d808      	bhi.n	80022be <HAL_InitTick+0xd6>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM2_IRQn, TickPriority, 0U);
 80022ac:	2200      	movs	r2, #0
 80022ae:	6879      	ldr	r1, [r7, #4]
 80022b0:	201c      	movs	r0, #28
 80022b2:	f001 f932 	bl	800351a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80022b6:	4a09      	ldr	r2, [pc, #36]	; (80022dc <HAL_InitTick+0xf4>)
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	6013      	str	r3, [r2, #0]
 80022bc:	e002      	b.n	80022c4 <HAL_InitTick+0xdc>
      }
      else
      {
        status = HAL_ERROR;
 80022be:	2301      	movs	r3, #1
 80022c0:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 80022c4:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 80022c8:	4618      	mov	r0, r3
 80022ca:	3738      	adds	r7, #56	; 0x38
 80022cc:	46bd      	mov	sp, r7
 80022ce:	bd80      	pop	{r7, pc}
 80022d0:	40021000 	.word	0x40021000
 80022d4:	431bde83 	.word	0x431bde83
 80022d8:	20000480 	.word	0x20000480
 80022dc:	20000084 	.word	0x20000084

080022e0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80022e0:	b480      	push	{r7}
 80022e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80022e4:	e7fe      	b.n	80022e4 <NMI_Handler+0x4>

080022e6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80022e6:	b480      	push	{r7}
 80022e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80022ea:	e7fe      	b.n	80022ea <HardFault_Handler+0x4>

080022ec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80022ec:	b480      	push	{r7}
 80022ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80022f0:	e7fe      	b.n	80022f0 <MemManage_Handler+0x4>

080022f2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80022f2:	b480      	push	{r7}
 80022f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80022f6:	e7fe      	b.n	80022f6 <BusFault_Handler+0x4>

080022f8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80022f8:	b480      	push	{r7}
 80022fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80022fc:	e7fe      	b.n	80022fc <UsageFault_Handler+0x4>

080022fe <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80022fe:	b480      	push	{r7}
 8002300:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002302:	bf00      	nop
 8002304:	46bd      	mov	sp, r7
 8002306:	bc80      	pop	{r7}
 8002308:	4770      	bx	lr
	...

0800230c <USB_HP_CAN1_TX_IRQHandler>:

/**
  * @brief This function handles USB high priority or CAN TX interrupts.
  */
void USB_HP_CAN1_TX_IRQHandler(void)
{
 800230c:	b580      	push	{r7, lr}
 800230e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HP_CAN1_TX_IRQn 0 */

  /* USER CODE END USB_HP_CAN1_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8002310:	4802      	ldr	r0, [pc, #8]	; (800231c <USB_HP_CAN1_TX_IRQHandler+0x10>)
 8002312:	f000 fe29 	bl	8002f68 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN USB_HP_CAN1_TX_IRQn 1 */

  /* USER CODE END USB_HP_CAN1_TX_IRQn 1 */
}
 8002316:	bf00      	nop
 8002318:	bd80      	pop	{r7, pc}
 800231a:	bf00      	nop
 800231c:	200000fc 	.word	0x200000fc

08002320 <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8002320:	b580      	push	{r7, lr}
 8002322:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8002324:	4802      	ldr	r0, [pc, #8]	; (8002330 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 8002326:	f000 fe1f 	bl	8002f68 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 800232a:	bf00      	nop
 800232c:	bd80      	pop	{r7, pc}
 800232e:	bf00      	nop
 8002330:	200000fc 	.word	0x200000fc

08002334 <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 8002334:	b580      	push	{r7, lr}
 8002336:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8002338:	4802      	ldr	r0, [pc, #8]	; (8002344 <CAN1_RX1_IRQHandler+0x10>)
 800233a:	f000 fe15 	bl	8002f68 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 800233e:	bf00      	nop
 8002340:	bd80      	pop	{r7, pc}
 8002342:	bf00      	nop
 8002344:	200000fc 	.word	0x200000fc

08002348 <CAN1_SCE_IRQHandler>:

/**
  * @brief This function handles CAN SCE interrupt.
  */
void CAN1_SCE_IRQHandler(void)
{
 8002348:	b580      	push	{r7, lr}
 800234a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_SCE_IRQn 0 */

  /* USER CODE END CAN1_SCE_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 800234c:	4802      	ldr	r0, [pc, #8]	; (8002358 <CAN1_SCE_IRQHandler+0x10>)
 800234e:	f000 fe0b 	bl	8002f68 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_SCE_IRQn 1 */

  /* USER CODE END CAN1_SCE_IRQn 1 */
}
 8002352:	bf00      	nop
 8002354:	bd80      	pop	{r7, pc}
 8002356:	bf00      	nop
 8002358:	200000fc 	.word	0x200000fc

0800235c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800235c:	b580      	push	{r7, lr}
 800235e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002360:	4802      	ldr	r0, [pc, #8]	; (800236c <TIM2_IRQHandler+0x10>)
 8002362:	f002 f91f 	bl	80045a4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002366:	bf00      	nop
 8002368:	bd80      	pop	{r7, pc}
 800236a:	bf00      	nop
 800236c:	20000480 	.word	0x20000480

08002370 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002370:	b580      	push	{r7, lr}
 8002372:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002374:	4802      	ldr	r0, [pc, #8]	; (8002380 <TIM3_IRQHandler+0x10>)
 8002376:	f002 f915 	bl	80045a4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800237a:	bf00      	nop
 800237c:	bd80      	pop	{r7, pc}
 800237e:	bf00      	nop
 8002380:	20000510 	.word	0x20000510

08002384 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8002384:	b580      	push	{r7, lr}
 8002386:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8002388:	4802      	ldr	r0, [pc, #8]	; (8002394 <TIM4_IRQHandler+0x10>)
 800238a:	f002 f90b 	bl	80045a4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 800238e:	bf00      	nop
 8002390:	bd80      	pop	{r7, pc}
 8002392:	bf00      	nop
 8002394:	20000558 	.word	0x20000558

08002398 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002398:	b480      	push	{r7}
 800239a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800239c:	bf00      	nop
 800239e:	46bd      	mov	sp, r7
 80023a0:	bc80      	pop	{r7}
 80023a2:	4770      	bx	lr

080023a4 <MX_TIM1_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80023a4:	b580      	push	{r7, lr}
 80023a6:	b096      	sub	sp, #88	; 0x58
 80023a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80023aa:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80023ae:	2200      	movs	r2, #0
 80023b0:	601a      	str	r2, [r3, #0]
 80023b2:	605a      	str	r2, [r3, #4]
 80023b4:	609a      	str	r2, [r3, #8]
 80023b6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80023b8:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80023bc:	2200      	movs	r2, #0
 80023be:	601a      	str	r2, [r3, #0]
 80023c0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80023c2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80023c6:	2200      	movs	r2, #0
 80023c8:	601a      	str	r2, [r3, #0]
 80023ca:	605a      	str	r2, [r3, #4]
 80023cc:	609a      	str	r2, [r3, #8]
 80023ce:	60da      	str	r2, [r3, #12]
 80023d0:	611a      	str	r2, [r3, #16]
 80023d2:	615a      	str	r2, [r3, #20]
 80023d4:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80023d6:	1d3b      	adds	r3, r7, #4
 80023d8:	2220      	movs	r2, #32
 80023da:	2100      	movs	r1, #0
 80023dc:	4618      	mov	r0, r3
 80023de:	f004 facf 	bl	8006980 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80023e2:	4b3e      	ldr	r3, [pc, #248]	; (80024dc <MX_TIM1_Init+0x138>)
 80023e4:	4a3e      	ldr	r2, [pc, #248]	; (80024e0 <MX_TIM1_Init+0x13c>)
 80023e6:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 144-1;
 80023e8:	4b3c      	ldr	r3, [pc, #240]	; (80024dc <MX_TIM1_Init+0x138>)
 80023ea:	228f      	movs	r2, #143	; 0x8f
 80023ec:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80023ee:	4b3b      	ldr	r3, [pc, #236]	; (80024dc <MX_TIM1_Init+0x138>)
 80023f0:	2200      	movs	r2, #0
 80023f2:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000-1;
 80023f4:	4b39      	ldr	r3, [pc, #228]	; (80024dc <MX_TIM1_Init+0x138>)
 80023f6:	f240 32e7 	movw	r2, #999	; 0x3e7
 80023fa:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80023fc:	4b37      	ldr	r3, [pc, #220]	; (80024dc <MX_TIM1_Init+0x138>)
 80023fe:	2200      	movs	r2, #0
 8002400:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002402:	4b36      	ldr	r3, [pc, #216]	; (80024dc <MX_TIM1_Init+0x138>)
 8002404:	2200      	movs	r2, #0
 8002406:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002408:	4b34      	ldr	r3, [pc, #208]	; (80024dc <MX_TIM1_Init+0x138>)
 800240a:	2200      	movs	r2, #0
 800240c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800240e:	4833      	ldr	r0, [pc, #204]	; (80024dc <MX_TIM1_Init+0x138>)
 8002410:	f001 fea2 	bl	8004158 <HAL_TIM_Base_Init>
 8002414:	4603      	mov	r3, r0
 8002416:	2b00      	cmp	r3, #0
 8002418:	d001      	beq.n	800241e <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 800241a:	f7ff fea7 	bl	800216c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800241e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002422:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002424:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002428:	4619      	mov	r1, r3
 800242a:	482c      	ldr	r0, [pc, #176]	; (80024dc <MX_TIM1_Init+0x138>)
 800242c:	f002 fa84 	bl	8004938 <HAL_TIM_ConfigClockSource>
 8002430:	4603      	mov	r3, r0
 8002432:	2b00      	cmp	r3, #0
 8002434:	d001      	beq.n	800243a <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8002436:	f7ff fe99 	bl	800216c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800243a:	4828      	ldr	r0, [pc, #160]	; (80024dc <MX_TIM1_Init+0x138>)
 800243c:	f001 ff54 	bl	80042e8 <HAL_TIM_PWM_Init>
 8002440:	4603      	mov	r3, r0
 8002442:	2b00      	cmp	r3, #0
 8002444:	d001      	beq.n	800244a <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8002446:	f7ff fe91 	bl	800216c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800244a:	2300      	movs	r3, #0
 800244c:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800244e:	2300      	movs	r3, #0
 8002450:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002452:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002456:	4619      	mov	r1, r3
 8002458:	4820      	ldr	r0, [pc, #128]	; (80024dc <MX_TIM1_Init+0x138>)
 800245a:	f002 fdfd 	bl	8005058 <HAL_TIMEx_MasterConfigSynchronization>
 800245e:	4603      	mov	r3, r0
 8002460:	2b00      	cmp	r3, #0
 8002462:	d001      	beq.n	8002468 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8002464:	f7ff fe82 	bl	800216c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002468:	2360      	movs	r3, #96	; 0x60
 800246a:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 800246c:	2300      	movs	r3, #0
 800246e:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002470:	2300      	movs	r3, #0
 8002472:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002474:	2300      	movs	r3, #0
 8002476:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002478:	2300      	movs	r3, #0
 800247a:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800247c:	2300      	movs	r3, #0
 800247e:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002480:	2300      	movs	r3, #0
 8002482:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002484:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002488:	2200      	movs	r2, #0
 800248a:	4619      	mov	r1, r3
 800248c:	4813      	ldr	r0, [pc, #76]	; (80024dc <MX_TIM1_Init+0x138>)
 800248e:	f002 f991 	bl	80047b4 <HAL_TIM_PWM_ConfigChannel>
 8002492:	4603      	mov	r3, r0
 8002494:	2b00      	cmp	r3, #0
 8002496:	d001      	beq.n	800249c <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8002498:	f7ff fe68 	bl	800216c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800249c:	2300      	movs	r3, #0
 800249e:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80024a0:	2300      	movs	r3, #0
 80024a2:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80024a4:	2300      	movs	r3, #0
 80024a6:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80024a8:	2300      	movs	r3, #0
 80024aa:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80024ac:	2300      	movs	r3, #0
 80024ae:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80024b0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80024b4:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80024b6:	2300      	movs	r3, #0
 80024b8:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80024ba:	1d3b      	adds	r3, r7, #4
 80024bc:	4619      	mov	r1, r3
 80024be:	4807      	ldr	r0, [pc, #28]	; (80024dc <MX_TIM1_Init+0x138>)
 80024c0:	f002 fe28 	bl	8005114 <HAL_TIMEx_ConfigBreakDeadTime>
 80024c4:	4603      	mov	r3, r0
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d001      	beq.n	80024ce <MX_TIM1_Init+0x12a>
  {
    Error_Handler();
 80024ca:	f7ff fe4f 	bl	800216c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80024ce:	4803      	ldr	r0, [pc, #12]	; (80024dc <MX_TIM1_Init+0x138>)
 80024d0:	f000 f8fa 	bl	80026c8 <HAL_TIM_MspPostInit>

}
 80024d4:	bf00      	nop
 80024d6:	3758      	adds	r7, #88	; 0x58
 80024d8:	46bd      	mov	sp, r7
 80024da:	bd80      	pop	{r7, pc}
 80024dc:	200004c8 	.word	0x200004c8
 80024e0:	40012c00 	.word	0x40012c00

080024e4 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80024e4:	b580      	push	{r7, lr}
 80024e6:	b086      	sub	sp, #24
 80024e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80024ea:	f107 0308 	add.w	r3, r7, #8
 80024ee:	2200      	movs	r2, #0
 80024f0:	601a      	str	r2, [r3, #0]
 80024f2:	605a      	str	r2, [r3, #4]
 80024f4:	609a      	str	r2, [r3, #8]
 80024f6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80024f8:	463b      	mov	r3, r7
 80024fa:	2200      	movs	r2, #0
 80024fc:	601a      	str	r2, [r3, #0]
 80024fe:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002500:	4b1d      	ldr	r3, [pc, #116]	; (8002578 <MX_TIM3_Init+0x94>)
 8002502:	4a1e      	ldr	r2, [pc, #120]	; (800257c <MX_TIM3_Init+0x98>)
 8002504:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 6500-1;
 8002506:	4b1c      	ldr	r3, [pc, #112]	; (8002578 <MX_TIM3_Init+0x94>)
 8002508:	f641 1263 	movw	r2, #6499	; 0x1963
 800250c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800250e:	4b1a      	ldr	r3, [pc, #104]	; (8002578 <MX_TIM3_Init+0x94>)
 8002510:	2200      	movs	r2, #0
 8002512:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 5000-1;
 8002514:	4b18      	ldr	r3, [pc, #96]	; (8002578 <MX_TIM3_Init+0x94>)
 8002516:	f241 3287 	movw	r2, #4999	; 0x1387
 800251a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800251c:	4b16      	ldr	r3, [pc, #88]	; (8002578 <MX_TIM3_Init+0x94>)
 800251e:	2200      	movs	r2, #0
 8002520:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002522:	4b15      	ldr	r3, [pc, #84]	; (8002578 <MX_TIM3_Init+0x94>)
 8002524:	2200      	movs	r2, #0
 8002526:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002528:	4813      	ldr	r0, [pc, #76]	; (8002578 <MX_TIM3_Init+0x94>)
 800252a:	f001 fe15 	bl	8004158 <HAL_TIM_Base_Init>
 800252e:	4603      	mov	r3, r0
 8002530:	2b00      	cmp	r3, #0
 8002532:	d001      	beq.n	8002538 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8002534:	f7ff fe1a 	bl	800216c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002538:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800253c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800253e:	f107 0308 	add.w	r3, r7, #8
 8002542:	4619      	mov	r1, r3
 8002544:	480c      	ldr	r0, [pc, #48]	; (8002578 <MX_TIM3_Init+0x94>)
 8002546:	f002 f9f7 	bl	8004938 <HAL_TIM_ConfigClockSource>
 800254a:	4603      	mov	r3, r0
 800254c:	2b00      	cmp	r3, #0
 800254e:	d001      	beq.n	8002554 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8002550:	f7ff fe0c 	bl	800216c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002554:	2300      	movs	r3, #0
 8002556:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002558:	2300      	movs	r3, #0
 800255a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800255c:	463b      	mov	r3, r7
 800255e:	4619      	mov	r1, r3
 8002560:	4805      	ldr	r0, [pc, #20]	; (8002578 <MX_TIM3_Init+0x94>)
 8002562:	f002 fd79 	bl	8005058 <HAL_TIMEx_MasterConfigSynchronization>
 8002566:	4603      	mov	r3, r0
 8002568:	2b00      	cmp	r3, #0
 800256a:	d001      	beq.n	8002570 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 800256c:	f7ff fdfe 	bl	800216c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8002570:	bf00      	nop
 8002572:	3718      	adds	r7, #24
 8002574:	46bd      	mov	sp, r7
 8002576:	bd80      	pop	{r7, pc}
 8002578:	20000510 	.word	0x20000510
 800257c:	40000400 	.word	0x40000400

08002580 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8002580:	b580      	push	{r7, lr}
 8002582:	b086      	sub	sp, #24
 8002584:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002586:	f107 0308 	add.w	r3, r7, #8
 800258a:	2200      	movs	r2, #0
 800258c:	601a      	str	r2, [r3, #0]
 800258e:	605a      	str	r2, [r3, #4]
 8002590:	609a      	str	r2, [r3, #8]
 8002592:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002594:	463b      	mov	r3, r7
 8002596:	2200      	movs	r2, #0
 8002598:	601a      	str	r2, [r3, #0]
 800259a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800259c:	4b1d      	ldr	r3, [pc, #116]	; (8002614 <MX_TIM4_Init+0x94>)
 800259e:	4a1e      	ldr	r2, [pc, #120]	; (8002618 <MX_TIM4_Init+0x98>)
 80025a0:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 4000-1;
 80025a2:	4b1c      	ldr	r3, [pc, #112]	; (8002614 <MX_TIM4_Init+0x94>)
 80025a4:	f640 729f 	movw	r2, #3999	; 0xf9f
 80025a8:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80025aa:	4b1a      	ldr	r3, [pc, #104]	; (8002614 <MX_TIM4_Init+0x94>)
 80025ac:	2200      	movs	r2, #0
 80025ae:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 5000-1;
 80025b0:	4b18      	ldr	r3, [pc, #96]	; (8002614 <MX_TIM4_Init+0x94>)
 80025b2:	f241 3287 	movw	r2, #4999	; 0x1387
 80025b6:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80025b8:	4b16      	ldr	r3, [pc, #88]	; (8002614 <MX_TIM4_Init+0x94>)
 80025ba:	2200      	movs	r2, #0
 80025bc:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80025be:	4b15      	ldr	r3, [pc, #84]	; (8002614 <MX_TIM4_Init+0x94>)
 80025c0:	2200      	movs	r2, #0
 80025c2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80025c4:	4813      	ldr	r0, [pc, #76]	; (8002614 <MX_TIM4_Init+0x94>)
 80025c6:	f001 fdc7 	bl	8004158 <HAL_TIM_Base_Init>
 80025ca:	4603      	mov	r3, r0
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d001      	beq.n	80025d4 <MX_TIM4_Init+0x54>
  {
    Error_Handler();
 80025d0:	f7ff fdcc 	bl	800216c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80025d4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80025d8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80025da:	f107 0308 	add.w	r3, r7, #8
 80025de:	4619      	mov	r1, r3
 80025e0:	480c      	ldr	r0, [pc, #48]	; (8002614 <MX_TIM4_Init+0x94>)
 80025e2:	f002 f9a9 	bl	8004938 <HAL_TIM_ConfigClockSource>
 80025e6:	4603      	mov	r3, r0
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d001      	beq.n	80025f0 <MX_TIM4_Init+0x70>
  {
    Error_Handler();
 80025ec:	f7ff fdbe 	bl	800216c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80025f0:	2300      	movs	r3, #0
 80025f2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80025f4:	2300      	movs	r3, #0
 80025f6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80025f8:	463b      	mov	r3, r7
 80025fa:	4619      	mov	r1, r3
 80025fc:	4805      	ldr	r0, [pc, #20]	; (8002614 <MX_TIM4_Init+0x94>)
 80025fe:	f002 fd2b 	bl	8005058 <HAL_TIMEx_MasterConfigSynchronization>
 8002602:	4603      	mov	r3, r0
 8002604:	2b00      	cmp	r3, #0
 8002606:	d001      	beq.n	800260c <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 8002608:	f7ff fdb0 	bl	800216c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 800260c:	bf00      	nop
 800260e:	3718      	adds	r7, #24
 8002610:	46bd      	mov	sp, r7
 8002612:	bd80      	pop	{r7, pc}
 8002614:	20000558 	.word	0x20000558
 8002618:	40000800 	.word	0x40000800

0800261c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800261c:	b580      	push	{r7, lr}
 800261e:	b086      	sub	sp, #24
 8002620:	af00      	add	r7, sp, #0
 8002622:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	4a23      	ldr	r2, [pc, #140]	; (80026b8 <HAL_TIM_Base_MspInit+0x9c>)
 800262a:	4293      	cmp	r3, r2
 800262c:	d10c      	bne.n	8002648 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800262e:	4b23      	ldr	r3, [pc, #140]	; (80026bc <HAL_TIM_Base_MspInit+0xa0>)
 8002630:	699b      	ldr	r3, [r3, #24]
 8002632:	4a22      	ldr	r2, [pc, #136]	; (80026bc <HAL_TIM_Base_MspInit+0xa0>)
 8002634:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002638:	6193      	str	r3, [r2, #24]
 800263a:	4b20      	ldr	r3, [pc, #128]	; (80026bc <HAL_TIM_Base_MspInit+0xa0>)
 800263c:	699b      	ldr	r3, [r3, #24]
 800263e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002642:	617b      	str	r3, [r7, #20]
 8002644:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8002646:	e032      	b.n	80026ae <HAL_TIM_Base_MspInit+0x92>
  else if(tim_baseHandle->Instance==TIM3)
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	4a1c      	ldr	r2, [pc, #112]	; (80026c0 <HAL_TIM_Base_MspInit+0xa4>)
 800264e:	4293      	cmp	r3, r2
 8002650:	d114      	bne.n	800267c <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002652:	4b1a      	ldr	r3, [pc, #104]	; (80026bc <HAL_TIM_Base_MspInit+0xa0>)
 8002654:	69db      	ldr	r3, [r3, #28]
 8002656:	4a19      	ldr	r2, [pc, #100]	; (80026bc <HAL_TIM_Base_MspInit+0xa0>)
 8002658:	f043 0302 	orr.w	r3, r3, #2
 800265c:	61d3      	str	r3, [r2, #28]
 800265e:	4b17      	ldr	r3, [pc, #92]	; (80026bc <HAL_TIM_Base_MspInit+0xa0>)
 8002660:	69db      	ldr	r3, [r3, #28]
 8002662:	f003 0302 	and.w	r3, r3, #2
 8002666:	613b      	str	r3, [r7, #16]
 8002668:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 800266a:	2200      	movs	r2, #0
 800266c:	2105      	movs	r1, #5
 800266e:	201d      	movs	r0, #29
 8002670:	f000 ff53 	bl	800351a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002674:	201d      	movs	r0, #29
 8002676:	f000 ff6c 	bl	8003552 <HAL_NVIC_EnableIRQ>
}
 800267a:	e018      	b.n	80026ae <HAL_TIM_Base_MspInit+0x92>
  else if(tim_baseHandle->Instance==TIM4)
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	4a10      	ldr	r2, [pc, #64]	; (80026c4 <HAL_TIM_Base_MspInit+0xa8>)
 8002682:	4293      	cmp	r3, r2
 8002684:	d113      	bne.n	80026ae <HAL_TIM_Base_MspInit+0x92>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002686:	4b0d      	ldr	r3, [pc, #52]	; (80026bc <HAL_TIM_Base_MspInit+0xa0>)
 8002688:	69db      	ldr	r3, [r3, #28]
 800268a:	4a0c      	ldr	r2, [pc, #48]	; (80026bc <HAL_TIM_Base_MspInit+0xa0>)
 800268c:	f043 0304 	orr.w	r3, r3, #4
 8002690:	61d3      	str	r3, [r2, #28]
 8002692:	4b0a      	ldr	r3, [pc, #40]	; (80026bc <HAL_TIM_Base_MspInit+0xa0>)
 8002694:	69db      	ldr	r3, [r3, #28]
 8002696:	f003 0304 	and.w	r3, r3, #4
 800269a:	60fb      	str	r3, [r7, #12]
 800269c:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM4_IRQn, 5, 0);
 800269e:	2200      	movs	r2, #0
 80026a0:	2105      	movs	r1, #5
 80026a2:	201e      	movs	r0, #30
 80026a4:	f000 ff39 	bl	800351a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80026a8:	201e      	movs	r0, #30
 80026aa:	f000 ff52 	bl	8003552 <HAL_NVIC_EnableIRQ>
}
 80026ae:	bf00      	nop
 80026b0:	3718      	adds	r7, #24
 80026b2:	46bd      	mov	sp, r7
 80026b4:	bd80      	pop	{r7, pc}
 80026b6:	bf00      	nop
 80026b8:	40012c00 	.word	0x40012c00
 80026bc:	40021000 	.word	0x40021000
 80026c0:	40000400 	.word	0x40000400
 80026c4:	40000800 	.word	0x40000800

080026c8 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80026c8:	b580      	push	{r7, lr}
 80026ca:	b088      	sub	sp, #32
 80026cc:	af00      	add	r7, sp, #0
 80026ce:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026d0:	f107 0310 	add.w	r3, r7, #16
 80026d4:	2200      	movs	r2, #0
 80026d6:	601a      	str	r2, [r3, #0]
 80026d8:	605a      	str	r2, [r3, #4]
 80026da:	609a      	str	r2, [r3, #8]
 80026dc:	60da      	str	r2, [r3, #12]
  if(timHandle->Instance==TIM1)
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	4a10      	ldr	r2, [pc, #64]	; (8002724 <HAL_TIM_MspPostInit+0x5c>)
 80026e4:	4293      	cmp	r3, r2
 80026e6:	d118      	bne.n	800271a <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80026e8:	4b0f      	ldr	r3, [pc, #60]	; (8002728 <HAL_TIM_MspPostInit+0x60>)
 80026ea:	699b      	ldr	r3, [r3, #24]
 80026ec:	4a0e      	ldr	r2, [pc, #56]	; (8002728 <HAL_TIM_MspPostInit+0x60>)
 80026ee:	f043 0304 	orr.w	r3, r3, #4
 80026f2:	6193      	str	r3, [r2, #24]
 80026f4:	4b0c      	ldr	r3, [pc, #48]	; (8002728 <HAL_TIM_MspPostInit+0x60>)
 80026f6:	699b      	ldr	r3, [r3, #24]
 80026f8:	f003 0304 	and.w	r3, r3, #4
 80026fc:	60fb      	str	r3, [r7, #12]
 80026fe:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002700:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002704:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002706:	2302      	movs	r3, #2
 8002708:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800270a:	2302      	movs	r3, #2
 800270c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800270e:	f107 0310 	add.w	r3, r7, #16
 8002712:	4619      	mov	r1, r3
 8002714:	4805      	ldr	r0, [pc, #20]	; (800272c <HAL_TIM_MspPostInit+0x64>)
 8002716:	f000 ff2b 	bl	8003570 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 800271a:	bf00      	nop
 800271c:	3720      	adds	r7, #32
 800271e:	46bd      	mov	sp, r7
 8002720:	bd80      	pop	{r7, pc}
 8002722:	bf00      	nop
 8002724:	40012c00 	.word	0x40012c00
 8002728:	40021000 	.word	0x40021000
 800272c:	40010800 	.word	0x40010800

08002730 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002730:	b580      	push	{r7, lr}
 8002732:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002734:	4b11      	ldr	r3, [pc, #68]	; (800277c <MX_USART1_UART_Init+0x4c>)
 8002736:	4a12      	ldr	r2, [pc, #72]	; (8002780 <MX_USART1_UART_Init+0x50>)
 8002738:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 800273a:	4b10      	ldr	r3, [pc, #64]	; (800277c <MX_USART1_UART_Init+0x4c>)
 800273c:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8002740:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002742:	4b0e      	ldr	r3, [pc, #56]	; (800277c <MX_USART1_UART_Init+0x4c>)
 8002744:	2200      	movs	r2, #0
 8002746:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002748:	4b0c      	ldr	r3, [pc, #48]	; (800277c <MX_USART1_UART_Init+0x4c>)
 800274a:	2200      	movs	r2, #0
 800274c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800274e:	4b0b      	ldr	r3, [pc, #44]	; (800277c <MX_USART1_UART_Init+0x4c>)
 8002750:	2200      	movs	r2, #0
 8002752:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002754:	4b09      	ldr	r3, [pc, #36]	; (800277c <MX_USART1_UART_Init+0x4c>)
 8002756:	220c      	movs	r2, #12
 8002758:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800275a:	4b08      	ldr	r3, [pc, #32]	; (800277c <MX_USART1_UART_Init+0x4c>)
 800275c:	2200      	movs	r2, #0
 800275e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002760:	4b06      	ldr	r3, [pc, #24]	; (800277c <MX_USART1_UART_Init+0x4c>)
 8002762:	2200      	movs	r2, #0
 8002764:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002766:	4805      	ldr	r0, [pc, #20]	; (800277c <MX_USART1_UART_Init+0x4c>)
 8002768:	f002 fd37 	bl	80051da <HAL_UART_Init>
 800276c:	4603      	mov	r3, r0
 800276e:	2b00      	cmp	r3, #0
 8002770:	d001      	beq.n	8002776 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002772:	f7ff fcfb 	bl	800216c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002776:	bf00      	nop
 8002778:	bd80      	pop	{r7, pc}
 800277a:	bf00      	nop
 800277c:	200005a0 	.word	0x200005a0
 8002780:	40013800 	.word	0x40013800

08002784 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002784:	b580      	push	{r7, lr}
 8002786:	b088      	sub	sp, #32
 8002788:	af00      	add	r7, sp, #0
 800278a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800278c:	f107 0310 	add.w	r3, r7, #16
 8002790:	2200      	movs	r2, #0
 8002792:	601a      	str	r2, [r3, #0]
 8002794:	605a      	str	r2, [r3, #4]
 8002796:	609a      	str	r2, [r3, #8]
 8002798:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	4a1c      	ldr	r2, [pc, #112]	; (8002810 <HAL_UART_MspInit+0x8c>)
 80027a0:	4293      	cmp	r3, r2
 80027a2:	d131      	bne.n	8002808 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80027a4:	4b1b      	ldr	r3, [pc, #108]	; (8002814 <HAL_UART_MspInit+0x90>)
 80027a6:	699b      	ldr	r3, [r3, #24]
 80027a8:	4a1a      	ldr	r2, [pc, #104]	; (8002814 <HAL_UART_MspInit+0x90>)
 80027aa:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80027ae:	6193      	str	r3, [r2, #24]
 80027b0:	4b18      	ldr	r3, [pc, #96]	; (8002814 <HAL_UART_MspInit+0x90>)
 80027b2:	699b      	ldr	r3, [r3, #24]
 80027b4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80027b8:	60fb      	str	r3, [r7, #12]
 80027ba:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80027bc:	4b15      	ldr	r3, [pc, #84]	; (8002814 <HAL_UART_MspInit+0x90>)
 80027be:	699b      	ldr	r3, [r3, #24]
 80027c0:	4a14      	ldr	r2, [pc, #80]	; (8002814 <HAL_UART_MspInit+0x90>)
 80027c2:	f043 0304 	orr.w	r3, r3, #4
 80027c6:	6193      	str	r3, [r2, #24]
 80027c8:	4b12      	ldr	r3, [pc, #72]	; (8002814 <HAL_UART_MspInit+0x90>)
 80027ca:	699b      	ldr	r3, [r3, #24]
 80027cc:	f003 0304 	and.w	r3, r3, #4
 80027d0:	60bb      	str	r3, [r7, #8]
 80027d2:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80027d4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80027d8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027da:	2302      	movs	r3, #2
 80027dc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80027de:	2303      	movs	r3, #3
 80027e0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027e2:	f107 0310 	add.w	r3, r7, #16
 80027e6:	4619      	mov	r1, r3
 80027e8:	480b      	ldr	r0, [pc, #44]	; (8002818 <HAL_UART_MspInit+0x94>)
 80027ea:	f000 fec1 	bl	8003570 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80027ee:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80027f2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80027f4:	2300      	movs	r3, #0
 80027f6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027f8:	2300      	movs	r3, #0
 80027fa:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027fc:	f107 0310 	add.w	r3, r7, #16
 8002800:	4619      	mov	r1, r3
 8002802:	4805      	ldr	r0, [pc, #20]	; (8002818 <HAL_UART_MspInit+0x94>)
 8002804:	f000 feb4 	bl	8003570 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8002808:	bf00      	nop
 800280a:	3720      	adds	r7, #32
 800280c:	46bd      	mov	sp, r7
 800280e:	bd80      	pop	{r7, pc}
 8002810:	40013800 	.word	0x40013800
 8002814:	40021000 	.word	0x40021000
 8002818:	40010800 	.word	0x40010800

0800281c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 800281c:	f7ff fdbc 	bl	8002398 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002820:	480b      	ldr	r0, [pc, #44]	; (8002850 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8002822:	490c      	ldr	r1, [pc, #48]	; (8002854 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8002824:	4a0c      	ldr	r2, [pc, #48]	; (8002858 <LoopFillZerobss+0x16>)
  movs r3, #0
 8002826:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002828:	e002      	b.n	8002830 <LoopCopyDataInit>

0800282a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800282a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800282c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800282e:	3304      	adds	r3, #4

08002830 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002830:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002832:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002834:	d3f9      	bcc.n	800282a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002836:	4a09      	ldr	r2, [pc, #36]	; (800285c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8002838:	4c09      	ldr	r4, [pc, #36]	; (8002860 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800283a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800283c:	e001      	b.n	8002842 <LoopFillZerobss>

0800283e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800283e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002840:	3204      	adds	r2, #4

08002842 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002842:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002844:	d3fb      	bcc.n	800283e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002846:	f004 f8f9 	bl	8006a3c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800284a:	f7fe fdb1 	bl	80013b0 <main>
  bx lr
 800284e:	4770      	bx	lr
  ldr r0, =_sdata
 8002850:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002854:	200000e0 	.word	0x200000e0
  ldr r2, =_sidata
 8002858:	08006bac 	.word	0x08006bac
  ldr r2, =_sbss
 800285c:	200000e0 	.word	0x200000e0
  ldr r4, =_ebss
 8002860:	20001478 	.word	0x20001478

08002864 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002864:	e7fe      	b.n	8002864 <ADC1_2_IRQHandler>
	...

08002868 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002868:	b580      	push	{r7, lr}
 800286a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800286c:	4b08      	ldr	r3, [pc, #32]	; (8002890 <HAL_Init+0x28>)
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	4a07      	ldr	r2, [pc, #28]	; (8002890 <HAL_Init+0x28>)
 8002872:	f043 0310 	orr.w	r3, r3, #16
 8002876:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002878:	2003      	movs	r0, #3
 800287a:	f000 fe43 	bl	8003504 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800287e:	200f      	movs	r0, #15
 8002880:	f7ff fcb2 	bl	80021e8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002884:	f7ff fc78 	bl	8002178 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002888:	2300      	movs	r3, #0
}
 800288a:	4618      	mov	r0, r3
 800288c:	bd80      	pop	{r7, pc}
 800288e:	bf00      	nop
 8002890:	40022000 	.word	0x40022000

08002894 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002894:	b480      	push	{r7}
 8002896:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002898:	4b05      	ldr	r3, [pc, #20]	; (80028b0 <HAL_IncTick+0x1c>)
 800289a:	781b      	ldrb	r3, [r3, #0]
 800289c:	461a      	mov	r2, r3
 800289e:	4b05      	ldr	r3, [pc, #20]	; (80028b4 <HAL_IncTick+0x20>)
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	4413      	add	r3, r2
 80028a4:	4a03      	ldr	r2, [pc, #12]	; (80028b4 <HAL_IncTick+0x20>)
 80028a6:	6013      	str	r3, [r2, #0]
}
 80028a8:	bf00      	nop
 80028aa:	46bd      	mov	sp, r7
 80028ac:	bc80      	pop	{r7}
 80028ae:	4770      	bx	lr
 80028b0:	20000088 	.word	0x20000088
 80028b4:	200005e8 	.word	0x200005e8

080028b8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80028b8:	b480      	push	{r7}
 80028ba:	af00      	add	r7, sp, #0
  return uwTick;
 80028bc:	4b02      	ldr	r3, [pc, #8]	; (80028c8 <HAL_GetTick+0x10>)
 80028be:	681b      	ldr	r3, [r3, #0]
}
 80028c0:	4618      	mov	r0, r3
 80028c2:	46bd      	mov	sp, r7
 80028c4:	bc80      	pop	{r7}
 80028c6:	4770      	bx	lr
 80028c8:	200005e8 	.word	0x200005e8

080028cc <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80028cc:	b580      	push	{r7, lr}
 80028ce:	b084      	sub	sp, #16
 80028d0:	af00      	add	r7, sp, #0
 80028d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d101      	bne.n	80028de <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80028da:	2301      	movs	r3, #1
 80028dc:	e0ed      	b.n	8002aba <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80028e4:	b2db      	uxtb	r3, r3
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d102      	bne.n	80028f0 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80028ea:	6878      	ldr	r0, [r7, #4]
 80028ec:	f7fe fb92 	bl	8001014 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	681a      	ldr	r2, [r3, #0]
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	f042 0201 	orr.w	r2, r2, #1
 80028fe:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002900:	f7ff ffda 	bl	80028b8 <HAL_GetTick>
 8002904:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002906:	e012      	b.n	800292e <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002908:	f7ff ffd6 	bl	80028b8 <HAL_GetTick>
 800290c:	4602      	mov	r2, r0
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	1ad3      	subs	r3, r2, r3
 8002912:	2b0a      	cmp	r3, #10
 8002914:	d90b      	bls.n	800292e <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800291a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	2205      	movs	r2, #5
 8002926:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800292a:	2301      	movs	r3, #1
 800292c:	e0c5      	b.n	8002aba <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	685b      	ldr	r3, [r3, #4]
 8002934:	f003 0301 	and.w	r3, r3, #1
 8002938:	2b00      	cmp	r3, #0
 800293a:	d0e5      	beq.n	8002908 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	681a      	ldr	r2, [r3, #0]
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	f022 0202 	bic.w	r2, r2, #2
 800294a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800294c:	f7ff ffb4 	bl	80028b8 <HAL_GetTick>
 8002950:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002952:	e012      	b.n	800297a <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002954:	f7ff ffb0 	bl	80028b8 <HAL_GetTick>
 8002958:	4602      	mov	r2, r0
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	1ad3      	subs	r3, r2, r3
 800295e:	2b0a      	cmp	r3, #10
 8002960:	d90b      	bls.n	800297a <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002966:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	2205      	movs	r2, #5
 8002972:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002976:	2301      	movs	r3, #1
 8002978:	e09f      	b.n	8002aba <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	685b      	ldr	r3, [r3, #4]
 8002980:	f003 0302 	and.w	r3, r3, #2
 8002984:	2b00      	cmp	r3, #0
 8002986:	d1e5      	bne.n	8002954 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	7e1b      	ldrb	r3, [r3, #24]
 800298c:	2b01      	cmp	r3, #1
 800298e:	d108      	bne.n	80029a2 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	681a      	ldr	r2, [r3, #0]
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800299e:	601a      	str	r2, [r3, #0]
 80029a0:	e007      	b.n	80029b2 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	681a      	ldr	r2, [r3, #0]
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80029b0:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	7e5b      	ldrb	r3, [r3, #25]
 80029b6:	2b01      	cmp	r3, #1
 80029b8:	d108      	bne.n	80029cc <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	681a      	ldr	r2, [r3, #0]
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80029c8:	601a      	str	r2, [r3, #0]
 80029ca:	e007      	b.n	80029dc <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	681a      	ldr	r2, [r3, #0]
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80029da:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	7e9b      	ldrb	r3, [r3, #26]
 80029e0:	2b01      	cmp	r3, #1
 80029e2:	d108      	bne.n	80029f6 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	681a      	ldr	r2, [r3, #0]
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	f042 0220 	orr.w	r2, r2, #32
 80029f2:	601a      	str	r2, [r3, #0]
 80029f4:	e007      	b.n	8002a06 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	681a      	ldr	r2, [r3, #0]
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	f022 0220 	bic.w	r2, r2, #32
 8002a04:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	7edb      	ldrb	r3, [r3, #27]
 8002a0a:	2b01      	cmp	r3, #1
 8002a0c:	d108      	bne.n	8002a20 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	681a      	ldr	r2, [r3, #0]
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	f022 0210 	bic.w	r2, r2, #16
 8002a1c:	601a      	str	r2, [r3, #0]
 8002a1e:	e007      	b.n	8002a30 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	681a      	ldr	r2, [r3, #0]
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	f042 0210 	orr.w	r2, r2, #16
 8002a2e:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	7f1b      	ldrb	r3, [r3, #28]
 8002a34:	2b01      	cmp	r3, #1
 8002a36:	d108      	bne.n	8002a4a <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	681a      	ldr	r2, [r3, #0]
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	f042 0208 	orr.w	r2, r2, #8
 8002a46:	601a      	str	r2, [r3, #0]
 8002a48:	e007      	b.n	8002a5a <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	681a      	ldr	r2, [r3, #0]
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	f022 0208 	bic.w	r2, r2, #8
 8002a58:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	7f5b      	ldrb	r3, [r3, #29]
 8002a5e:	2b01      	cmp	r3, #1
 8002a60:	d108      	bne.n	8002a74 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	681a      	ldr	r2, [r3, #0]
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	f042 0204 	orr.w	r2, r2, #4
 8002a70:	601a      	str	r2, [r3, #0]
 8002a72:	e007      	b.n	8002a84 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	681a      	ldr	r2, [r3, #0]
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	f022 0204 	bic.w	r2, r2, #4
 8002a82:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	689a      	ldr	r2, [r3, #8]
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	68db      	ldr	r3, [r3, #12]
 8002a8c:	431a      	orrs	r2, r3
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	691b      	ldr	r3, [r3, #16]
 8002a92:	431a      	orrs	r2, r3
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	695b      	ldr	r3, [r3, #20]
 8002a98:	ea42 0103 	orr.w	r1, r2, r3
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	685b      	ldr	r3, [r3, #4]
 8002aa0:	1e5a      	subs	r2, r3, #1
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	430a      	orrs	r2, r1
 8002aa8:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	2200      	movs	r2, #0
 8002aae:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	2201      	movs	r2, #1
 8002ab4:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8002ab8:	2300      	movs	r3, #0
}
 8002aba:	4618      	mov	r0, r3
 8002abc:	3710      	adds	r7, #16
 8002abe:	46bd      	mov	sp, r7
 8002ac0:	bd80      	pop	{r7, pc}

08002ac2 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8002ac2:	b480      	push	{r7}
 8002ac4:	b087      	sub	sp, #28
 8002ac6:	af00      	add	r7, sp, #0
 8002ac8:	6078      	str	r0, [r7, #4]
 8002aca:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002ad8:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8002ada:	7cfb      	ldrb	r3, [r7, #19]
 8002adc:	2b01      	cmp	r3, #1
 8002ade:	d003      	beq.n	8002ae8 <HAL_CAN_ConfigFilter+0x26>
 8002ae0:	7cfb      	ldrb	r3, [r7, #19]
 8002ae2:	2b02      	cmp	r3, #2
 8002ae4:	f040 80aa 	bne.w	8002c3c <HAL_CAN_ConfigFilter+0x17a>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002ae8:	697b      	ldr	r3, [r7, #20]
 8002aea:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002aee:	f043 0201 	orr.w	r2, r3, #1
 8002af2:	697b      	ldr	r3, [r7, #20]
 8002af4:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8002af8:	683b      	ldr	r3, [r7, #0]
 8002afa:	695b      	ldr	r3, [r3, #20]
 8002afc:	f003 031f 	and.w	r3, r3, #31
 8002b00:	2201      	movs	r2, #1
 8002b02:	fa02 f303 	lsl.w	r3, r2, r3
 8002b06:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8002b08:	697b      	ldr	r3, [r7, #20]
 8002b0a:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	43db      	mvns	r3, r3
 8002b12:	401a      	ands	r2, r3
 8002b14:	697b      	ldr	r3, [r7, #20]
 8002b16:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8002b1a:	683b      	ldr	r3, [r7, #0]
 8002b1c:	69db      	ldr	r3, [r3, #28]
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d123      	bne.n	8002b6a <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8002b22:	697b      	ldr	r3, [r7, #20]
 8002b24:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	43db      	mvns	r3, r3
 8002b2c:	401a      	ands	r2, r3
 8002b2e:	697b      	ldr	r3, [r7, #20]
 8002b30:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002b34:	683b      	ldr	r3, [r7, #0]
 8002b36:	68db      	ldr	r3, [r3, #12]
 8002b38:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8002b3a:	683b      	ldr	r3, [r7, #0]
 8002b3c:	685b      	ldr	r3, [r3, #4]
 8002b3e:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002b40:	683a      	ldr	r2, [r7, #0]
 8002b42:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002b44:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002b46:	697b      	ldr	r3, [r7, #20]
 8002b48:	3248      	adds	r2, #72	; 0x48
 8002b4a:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002b4e:	683b      	ldr	r3, [r7, #0]
 8002b50:	689b      	ldr	r3, [r3, #8]
 8002b52:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8002b54:	683b      	ldr	r3, [r7, #0]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002b5a:	683b      	ldr	r3, [r7, #0]
 8002b5c:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002b5e:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002b60:	6979      	ldr	r1, [r7, #20]
 8002b62:	3348      	adds	r3, #72	; 0x48
 8002b64:	00db      	lsls	r3, r3, #3
 8002b66:	440b      	add	r3, r1
 8002b68:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8002b6a:	683b      	ldr	r3, [r7, #0]
 8002b6c:	69db      	ldr	r3, [r3, #28]
 8002b6e:	2b01      	cmp	r3, #1
 8002b70:	d122      	bne.n	8002bb8 <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8002b72:	697b      	ldr	r3, [r7, #20]
 8002b74:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	431a      	orrs	r2, r3
 8002b7c:	697b      	ldr	r3, [r7, #20]
 8002b7e:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8002b82:	683b      	ldr	r3, [r7, #0]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8002b88:	683b      	ldr	r3, [r7, #0]
 8002b8a:	685b      	ldr	r3, [r3, #4]
 8002b8c:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002b8e:	683a      	ldr	r2, [r7, #0]
 8002b90:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8002b92:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002b94:	697b      	ldr	r3, [r7, #20]
 8002b96:	3248      	adds	r2, #72	; 0x48
 8002b98:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002b9c:	683b      	ldr	r3, [r7, #0]
 8002b9e:	689b      	ldr	r3, [r3, #8]
 8002ba0:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8002ba2:	683b      	ldr	r3, [r7, #0]
 8002ba4:	68db      	ldr	r3, [r3, #12]
 8002ba6:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002ba8:	683b      	ldr	r3, [r7, #0]
 8002baa:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002bac:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002bae:	6979      	ldr	r1, [r7, #20]
 8002bb0:	3348      	adds	r3, #72	; 0x48
 8002bb2:	00db      	lsls	r3, r3, #3
 8002bb4:	440b      	add	r3, r1
 8002bb6:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8002bb8:	683b      	ldr	r3, [r7, #0]
 8002bba:	699b      	ldr	r3, [r3, #24]
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d109      	bne.n	8002bd4 <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8002bc0:	697b      	ldr	r3, [r7, #20]
 8002bc2:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	43db      	mvns	r3, r3
 8002bca:	401a      	ands	r2, r3
 8002bcc:	697b      	ldr	r3, [r7, #20]
 8002bce:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8002bd2:	e007      	b.n	8002be4 <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8002bd4:	697b      	ldr	r3, [r7, #20]
 8002bd6:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	431a      	orrs	r2, r3
 8002bde:	697b      	ldr	r3, [r7, #20]
 8002be0:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8002be4:	683b      	ldr	r3, [r7, #0]
 8002be6:	691b      	ldr	r3, [r3, #16]
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d109      	bne.n	8002c00 <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8002bec:	697b      	ldr	r3, [r7, #20]
 8002bee:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	43db      	mvns	r3, r3
 8002bf6:	401a      	ands	r2, r3
 8002bf8:	697b      	ldr	r3, [r7, #20]
 8002bfa:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8002bfe:	e007      	b.n	8002c10 <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8002c00:	697b      	ldr	r3, [r7, #20]
 8002c02:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	431a      	orrs	r2, r3
 8002c0a:	697b      	ldr	r3, [r7, #20]
 8002c0c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8002c10:	683b      	ldr	r3, [r7, #0]
 8002c12:	6a1b      	ldr	r3, [r3, #32]
 8002c14:	2b01      	cmp	r3, #1
 8002c16:	d107      	bne.n	8002c28 <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8002c18:	697b      	ldr	r3, [r7, #20]
 8002c1a:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	431a      	orrs	r2, r3
 8002c22:	697b      	ldr	r3, [r7, #20]
 8002c24:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002c28:	697b      	ldr	r3, [r7, #20]
 8002c2a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002c2e:	f023 0201 	bic.w	r2, r3, #1
 8002c32:	697b      	ldr	r3, [r7, #20]
 8002c34:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8002c38:	2300      	movs	r3, #0
 8002c3a:	e006      	b.n	8002c4a <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c40:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002c48:	2301      	movs	r3, #1
  }
}
 8002c4a:	4618      	mov	r0, r3
 8002c4c:	371c      	adds	r7, #28
 8002c4e:	46bd      	mov	sp, r7
 8002c50:	bc80      	pop	{r7}
 8002c52:	4770      	bx	lr

08002c54 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8002c54:	b580      	push	{r7, lr}
 8002c56:	b084      	sub	sp, #16
 8002c58:	af00      	add	r7, sp, #0
 8002c5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002c62:	b2db      	uxtb	r3, r3
 8002c64:	2b01      	cmp	r3, #1
 8002c66:	d12e      	bne.n	8002cc6 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	2202      	movs	r2, #2
 8002c6c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	681a      	ldr	r2, [r3, #0]
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	f022 0201 	bic.w	r2, r2, #1
 8002c7e:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002c80:	f7ff fe1a 	bl	80028b8 <HAL_GetTick>
 8002c84:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002c86:	e012      	b.n	8002cae <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002c88:	f7ff fe16 	bl	80028b8 <HAL_GetTick>
 8002c8c:	4602      	mov	r2, r0
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	1ad3      	subs	r3, r2, r3
 8002c92:	2b0a      	cmp	r3, #10
 8002c94:	d90b      	bls.n	8002cae <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c9a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	2205      	movs	r2, #5
 8002ca6:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8002caa:	2301      	movs	r3, #1
 8002cac:	e012      	b.n	8002cd4 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	685b      	ldr	r3, [r3, #4]
 8002cb4:	f003 0301 	and.w	r3, r3, #1
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d1e5      	bne.n	8002c88 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	2200      	movs	r2, #0
 8002cc0:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8002cc2:	2300      	movs	r3, #0
 8002cc4:	e006      	b.n	8002cd4 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cca:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002cd2:	2301      	movs	r3, #1
  }
}
 8002cd4:	4618      	mov	r0, r3
 8002cd6:	3710      	adds	r7, #16
 8002cd8:	46bd      	mov	sp, r7
 8002cda:	bd80      	pop	{r7, pc}

08002cdc <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8002cdc:	b480      	push	{r7}
 8002cde:	b087      	sub	sp, #28
 8002ce0:	af00      	add	r7, sp, #0
 8002ce2:	60f8      	str	r0, [r7, #12]
 8002ce4:	60b9      	str	r1, [r7, #8]
 8002ce6:	607a      	str	r2, [r7, #4]
 8002ce8:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002cf0:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8002cf2:	7dfb      	ldrb	r3, [r7, #23]
 8002cf4:	2b01      	cmp	r3, #1
 8002cf6:	d003      	beq.n	8002d00 <HAL_CAN_GetRxMessage+0x24>
 8002cf8:	7dfb      	ldrb	r3, [r7, #23]
 8002cfa:	2b02      	cmp	r3, #2
 8002cfc:	f040 8103 	bne.w	8002f06 <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8002d00:	68bb      	ldr	r3, [r7, #8]
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d10e      	bne.n	8002d24 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	68db      	ldr	r3, [r3, #12]
 8002d0c:	f003 0303 	and.w	r3, r3, #3
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d116      	bne.n	8002d42 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d18:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8002d20:	2301      	movs	r3, #1
 8002d22:	e0f7      	b.n	8002f14 <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	691b      	ldr	r3, [r3, #16]
 8002d2a:	f003 0303 	and.w	r3, r3, #3
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d107      	bne.n	8002d42 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d36:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8002d3e:	2301      	movs	r3, #1
 8002d40:	e0e8      	b.n	8002f14 <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	681a      	ldr	r2, [r3, #0]
 8002d46:	68bb      	ldr	r3, [r7, #8]
 8002d48:	331b      	adds	r3, #27
 8002d4a:	011b      	lsls	r3, r3, #4
 8002d4c:	4413      	add	r3, r2
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	f003 0204 	and.w	r2, r3, #4
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	689b      	ldr	r3, [r3, #8]
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d10c      	bne.n	8002d7a <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	681a      	ldr	r2, [r3, #0]
 8002d64:	68bb      	ldr	r3, [r7, #8]
 8002d66:	331b      	adds	r3, #27
 8002d68:	011b      	lsls	r3, r3, #4
 8002d6a:	4413      	add	r3, r2
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	0d5b      	lsrs	r3, r3, #21
 8002d70:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	601a      	str	r2, [r3, #0]
 8002d78:	e00b      	b.n	8002d92 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	681a      	ldr	r2, [r3, #0]
 8002d7e:	68bb      	ldr	r3, [r7, #8]
 8002d80:	331b      	adds	r3, #27
 8002d82:	011b      	lsls	r3, r3, #4
 8002d84:	4413      	add	r3, r2
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	08db      	lsrs	r3, r3, #3
 8002d8a:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	681a      	ldr	r2, [r3, #0]
 8002d96:	68bb      	ldr	r3, [r7, #8]
 8002d98:	331b      	adds	r3, #27
 8002d9a:	011b      	lsls	r3, r3, #4
 8002d9c:	4413      	add	r3, r2
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	f003 0202 	and.w	r2, r3, #2
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	681a      	ldr	r2, [r3, #0]
 8002dac:	68bb      	ldr	r3, [r7, #8]
 8002dae:	331b      	adds	r3, #27
 8002db0:	011b      	lsls	r3, r3, #4
 8002db2:	4413      	add	r3, r2
 8002db4:	3304      	adds	r3, #4
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	f003 0308 	and.w	r3, r3, #8
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d003      	beq.n	8002dc8 <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	2208      	movs	r2, #8
 8002dc4:	611a      	str	r2, [r3, #16]
 8002dc6:	e00b      	b.n	8002de0 <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	681a      	ldr	r2, [r3, #0]
 8002dcc:	68bb      	ldr	r3, [r7, #8]
 8002dce:	331b      	adds	r3, #27
 8002dd0:	011b      	lsls	r3, r3, #4
 8002dd2:	4413      	add	r3, r2
 8002dd4:	3304      	adds	r3, #4
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	f003 020f 	and.w	r2, r3, #15
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	681a      	ldr	r2, [r3, #0]
 8002de4:	68bb      	ldr	r3, [r7, #8]
 8002de6:	331b      	adds	r3, #27
 8002de8:	011b      	lsls	r3, r3, #4
 8002dea:	4413      	add	r3, r2
 8002dec:	3304      	adds	r3, #4
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	0a1b      	lsrs	r3, r3, #8
 8002df2:	b2da      	uxtb	r2, r3
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	681a      	ldr	r2, [r3, #0]
 8002dfc:	68bb      	ldr	r3, [r7, #8]
 8002dfe:	331b      	adds	r3, #27
 8002e00:	011b      	lsls	r3, r3, #4
 8002e02:	4413      	add	r3, r2
 8002e04:	3304      	adds	r3, #4
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	0c1b      	lsrs	r3, r3, #16
 8002e0a:	b29a      	uxth	r2, r3
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	681a      	ldr	r2, [r3, #0]
 8002e14:	68bb      	ldr	r3, [r7, #8]
 8002e16:	011b      	lsls	r3, r3, #4
 8002e18:	4413      	add	r3, r2
 8002e1a:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	b2da      	uxtb	r2, r3
 8002e22:	683b      	ldr	r3, [r7, #0]
 8002e24:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	681a      	ldr	r2, [r3, #0]
 8002e2a:	68bb      	ldr	r3, [r7, #8]
 8002e2c:	011b      	lsls	r3, r3, #4
 8002e2e:	4413      	add	r3, r2
 8002e30:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	0a1a      	lsrs	r2, r3, #8
 8002e38:	683b      	ldr	r3, [r7, #0]
 8002e3a:	3301      	adds	r3, #1
 8002e3c:	b2d2      	uxtb	r2, r2
 8002e3e:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	681a      	ldr	r2, [r3, #0]
 8002e44:	68bb      	ldr	r3, [r7, #8]
 8002e46:	011b      	lsls	r3, r3, #4
 8002e48:	4413      	add	r3, r2
 8002e4a:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	0c1a      	lsrs	r2, r3, #16
 8002e52:	683b      	ldr	r3, [r7, #0]
 8002e54:	3302      	adds	r3, #2
 8002e56:	b2d2      	uxtb	r2, r2
 8002e58:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	681a      	ldr	r2, [r3, #0]
 8002e5e:	68bb      	ldr	r3, [r7, #8]
 8002e60:	011b      	lsls	r3, r3, #4
 8002e62:	4413      	add	r3, r2
 8002e64:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	0e1a      	lsrs	r2, r3, #24
 8002e6c:	683b      	ldr	r3, [r7, #0]
 8002e6e:	3303      	adds	r3, #3
 8002e70:	b2d2      	uxtb	r2, r2
 8002e72:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	681a      	ldr	r2, [r3, #0]
 8002e78:	68bb      	ldr	r3, [r7, #8]
 8002e7a:	011b      	lsls	r3, r3, #4
 8002e7c:	4413      	add	r3, r2
 8002e7e:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8002e82:	681a      	ldr	r2, [r3, #0]
 8002e84:	683b      	ldr	r3, [r7, #0]
 8002e86:	3304      	adds	r3, #4
 8002e88:	b2d2      	uxtb	r2, r2
 8002e8a:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	681a      	ldr	r2, [r3, #0]
 8002e90:	68bb      	ldr	r3, [r7, #8]
 8002e92:	011b      	lsls	r3, r3, #4
 8002e94:	4413      	add	r3, r2
 8002e96:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	0a1a      	lsrs	r2, r3, #8
 8002e9e:	683b      	ldr	r3, [r7, #0]
 8002ea0:	3305      	adds	r3, #5
 8002ea2:	b2d2      	uxtb	r2, r2
 8002ea4:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	681a      	ldr	r2, [r3, #0]
 8002eaa:	68bb      	ldr	r3, [r7, #8]
 8002eac:	011b      	lsls	r3, r3, #4
 8002eae:	4413      	add	r3, r2
 8002eb0:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	0c1a      	lsrs	r2, r3, #16
 8002eb8:	683b      	ldr	r3, [r7, #0]
 8002eba:	3306      	adds	r3, #6
 8002ebc:	b2d2      	uxtb	r2, r2
 8002ebe:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	681a      	ldr	r2, [r3, #0]
 8002ec4:	68bb      	ldr	r3, [r7, #8]
 8002ec6:	011b      	lsls	r3, r3, #4
 8002ec8:	4413      	add	r3, r2
 8002eca:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	0e1a      	lsrs	r2, r3, #24
 8002ed2:	683b      	ldr	r3, [r7, #0]
 8002ed4:	3307      	adds	r3, #7
 8002ed6:	b2d2      	uxtb	r2, r2
 8002ed8:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8002eda:	68bb      	ldr	r3, [r7, #8]
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d108      	bne.n	8002ef2 <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	68da      	ldr	r2, [r3, #12]
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	f042 0220 	orr.w	r2, r2, #32
 8002eee:	60da      	str	r2, [r3, #12]
 8002ef0:	e007      	b.n	8002f02 <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	691a      	ldr	r2, [r3, #16]
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	f042 0220 	orr.w	r2, r2, #32
 8002f00:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8002f02:	2300      	movs	r3, #0
 8002f04:	e006      	b.n	8002f14 <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f0a:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002f12:	2301      	movs	r3, #1
  }
}
 8002f14:	4618      	mov	r0, r3
 8002f16:	371c      	adds	r7, #28
 8002f18:	46bd      	mov	sp, r7
 8002f1a:	bc80      	pop	{r7}
 8002f1c:	4770      	bx	lr

08002f1e <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8002f1e:	b480      	push	{r7}
 8002f20:	b085      	sub	sp, #20
 8002f22:	af00      	add	r7, sp, #0
 8002f24:	6078      	str	r0, [r7, #4]
 8002f26:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002f2e:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8002f30:	7bfb      	ldrb	r3, [r7, #15]
 8002f32:	2b01      	cmp	r3, #1
 8002f34:	d002      	beq.n	8002f3c <HAL_CAN_ActivateNotification+0x1e>
 8002f36:	7bfb      	ldrb	r3, [r7, #15]
 8002f38:	2b02      	cmp	r3, #2
 8002f3a:	d109      	bne.n	8002f50 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	6959      	ldr	r1, [r3, #20]
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	683a      	ldr	r2, [r7, #0]
 8002f48:	430a      	orrs	r2, r1
 8002f4a:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8002f4c:	2300      	movs	r3, #0
 8002f4e:	e006      	b.n	8002f5e <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f54:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002f5c:	2301      	movs	r3, #1
  }
}
 8002f5e:	4618      	mov	r0, r3
 8002f60:	3714      	adds	r7, #20
 8002f62:	46bd      	mov	sp, r7
 8002f64:	bc80      	pop	{r7}
 8002f66:	4770      	bx	lr

08002f68 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8002f68:	b580      	push	{r7, lr}
 8002f6a:	b08a      	sub	sp, #40	; 0x28
 8002f6c:	af00      	add	r7, sp, #0
 8002f6e:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8002f70:	2300      	movs	r3, #0
 8002f72:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	695b      	ldr	r3, [r3, #20]
 8002f7a:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	685b      	ldr	r3, [r3, #4]
 8002f82:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	689b      	ldr	r3, [r3, #8]
 8002f8a:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	68db      	ldr	r3, [r3, #12]
 8002f92:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	691b      	ldr	r3, [r3, #16]
 8002f9a:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	699b      	ldr	r3, [r3, #24]
 8002fa2:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8002fa4:	6a3b      	ldr	r3, [r7, #32]
 8002fa6:	f003 0301 	and.w	r3, r3, #1
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d07c      	beq.n	80030a8 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8002fae:	69bb      	ldr	r3, [r7, #24]
 8002fb0:	f003 0301 	and.w	r3, r3, #1
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d023      	beq.n	8003000 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	2201      	movs	r2, #1
 8002fbe:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8002fc0:	69bb      	ldr	r3, [r7, #24]
 8002fc2:	f003 0302 	and.w	r3, r3, #2
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d003      	beq.n	8002fd2 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8002fca:	6878      	ldr	r0, [r7, #4]
 8002fcc:	f000 f983 	bl	80032d6 <HAL_CAN_TxMailbox0CompleteCallback>
 8002fd0:	e016      	b.n	8003000 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8002fd2:	69bb      	ldr	r3, [r7, #24]
 8002fd4:	f003 0304 	and.w	r3, r3, #4
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d004      	beq.n	8002fe6 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8002fdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fde:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002fe2:	627b      	str	r3, [r7, #36]	; 0x24
 8002fe4:	e00c      	b.n	8003000 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8002fe6:	69bb      	ldr	r3, [r7, #24]
 8002fe8:	f003 0308 	and.w	r3, r3, #8
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d004      	beq.n	8002ffa <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8002ff0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ff2:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002ff6:	627b      	str	r3, [r7, #36]	; 0x24
 8002ff8:	e002      	b.n	8003000 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8002ffa:	6878      	ldr	r0, [r7, #4]
 8002ffc:	f000 f986 	bl	800330c <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8003000:	69bb      	ldr	r3, [r7, #24]
 8003002:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003006:	2b00      	cmp	r3, #0
 8003008:	d024      	beq.n	8003054 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003012:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8003014:	69bb      	ldr	r3, [r7, #24]
 8003016:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800301a:	2b00      	cmp	r3, #0
 800301c:	d003      	beq.n	8003026 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 800301e:	6878      	ldr	r0, [r7, #4]
 8003020:	f000 f962 	bl	80032e8 <HAL_CAN_TxMailbox1CompleteCallback>
 8003024:	e016      	b.n	8003054 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8003026:	69bb      	ldr	r3, [r7, #24]
 8003028:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800302c:	2b00      	cmp	r3, #0
 800302e:	d004      	beq.n	800303a <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8003030:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003032:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003036:	627b      	str	r3, [r7, #36]	; 0x24
 8003038:	e00c      	b.n	8003054 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 800303a:	69bb      	ldr	r3, [r7, #24]
 800303c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003040:	2b00      	cmp	r3, #0
 8003042:	d004      	beq.n	800304e <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8003044:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003046:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800304a:	627b      	str	r3, [r7, #36]	; 0x24
 800304c:	e002      	b.n	8003054 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 800304e:	6878      	ldr	r0, [r7, #4]
 8003050:	f000 f965 	bl	800331e <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8003054:	69bb      	ldr	r3, [r7, #24]
 8003056:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800305a:	2b00      	cmp	r3, #0
 800305c:	d024      	beq.n	80030a8 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8003066:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8003068:	69bb      	ldr	r3, [r7, #24]
 800306a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800306e:	2b00      	cmp	r3, #0
 8003070:	d003      	beq.n	800307a <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8003072:	6878      	ldr	r0, [r7, #4]
 8003074:	f000 f941 	bl	80032fa <HAL_CAN_TxMailbox2CompleteCallback>
 8003078:	e016      	b.n	80030a8 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 800307a:	69bb      	ldr	r3, [r7, #24]
 800307c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003080:	2b00      	cmp	r3, #0
 8003082:	d004      	beq.n	800308e <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8003084:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003086:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800308a:	627b      	str	r3, [r7, #36]	; 0x24
 800308c:	e00c      	b.n	80030a8 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 800308e:	69bb      	ldr	r3, [r7, #24]
 8003090:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003094:	2b00      	cmp	r3, #0
 8003096:	d004      	beq.n	80030a2 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8003098:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800309a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800309e:	627b      	str	r3, [r7, #36]	; 0x24
 80030a0:	e002      	b.n	80030a8 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 80030a2:	6878      	ldr	r0, [r7, #4]
 80030a4:	f000 f944 	bl	8003330 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80030a8:	6a3b      	ldr	r3, [r7, #32]
 80030aa:	f003 0308 	and.w	r3, r3, #8
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d00c      	beq.n	80030cc <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80030b2:	697b      	ldr	r3, [r7, #20]
 80030b4:	f003 0310 	and.w	r3, r3, #16
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d007      	beq.n	80030cc <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 80030bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030be:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80030c2:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	2210      	movs	r2, #16
 80030ca:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 80030cc:	6a3b      	ldr	r3, [r7, #32]
 80030ce:	f003 0304 	and.w	r3, r3, #4
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d00b      	beq.n	80030ee <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 80030d6:	697b      	ldr	r3, [r7, #20]
 80030d8:	f003 0308 	and.w	r3, r3, #8
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d006      	beq.n	80030ee <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	2208      	movs	r2, #8
 80030e6:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 80030e8:	6878      	ldr	r0, [r7, #4]
 80030ea:	f000 f92a 	bl	8003342 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 80030ee:	6a3b      	ldr	r3, [r7, #32]
 80030f0:	f003 0302 	and.w	r3, r3, #2
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d009      	beq.n	800310c <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	68db      	ldr	r3, [r3, #12]
 80030fe:	f003 0303 	and.w	r3, r3, #3
 8003102:	2b00      	cmp	r3, #0
 8003104:	d002      	beq.n	800310c <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8003106:	6878      	ldr	r0, [r7, #4]
 8003108:	f7fe fd9e 	bl	8001c48 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 800310c:	6a3b      	ldr	r3, [r7, #32]
 800310e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003112:	2b00      	cmp	r3, #0
 8003114:	d00c      	beq.n	8003130 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8003116:	693b      	ldr	r3, [r7, #16]
 8003118:	f003 0310 	and.w	r3, r3, #16
 800311c:	2b00      	cmp	r3, #0
 800311e:	d007      	beq.n	8003130 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8003120:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003122:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003126:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	2210      	movs	r2, #16
 800312e:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8003130:	6a3b      	ldr	r3, [r7, #32]
 8003132:	f003 0320 	and.w	r3, r3, #32
 8003136:	2b00      	cmp	r3, #0
 8003138:	d00b      	beq.n	8003152 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 800313a:	693b      	ldr	r3, [r7, #16]
 800313c:	f003 0308 	and.w	r3, r3, #8
 8003140:	2b00      	cmp	r3, #0
 8003142:	d006      	beq.n	8003152 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	2208      	movs	r2, #8
 800314a:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 800314c:	6878      	ldr	r0, [r7, #4]
 800314e:	f000 f90a 	bl	8003366 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8003152:	6a3b      	ldr	r3, [r7, #32]
 8003154:	f003 0310 	and.w	r3, r3, #16
 8003158:	2b00      	cmp	r3, #0
 800315a:	d009      	beq.n	8003170 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	691b      	ldr	r3, [r3, #16]
 8003162:	f003 0303 	and.w	r3, r3, #3
 8003166:	2b00      	cmp	r3, #0
 8003168:	d002      	beq.n	8003170 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 800316a:	6878      	ldr	r0, [r7, #4]
 800316c:	f000 f8f2 	bl	8003354 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8003170:	6a3b      	ldr	r3, [r7, #32]
 8003172:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003176:	2b00      	cmp	r3, #0
 8003178:	d00b      	beq.n	8003192 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 800317a:	69fb      	ldr	r3, [r7, #28]
 800317c:	f003 0310 	and.w	r3, r3, #16
 8003180:	2b00      	cmp	r3, #0
 8003182:	d006      	beq.n	8003192 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	2210      	movs	r2, #16
 800318a:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 800318c:	6878      	ldr	r0, [r7, #4]
 800318e:	f000 f8f3 	bl	8003378 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8003192:	6a3b      	ldr	r3, [r7, #32]
 8003194:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003198:	2b00      	cmp	r3, #0
 800319a:	d00b      	beq.n	80031b4 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 800319c:	69fb      	ldr	r3, [r7, #28]
 800319e:	f003 0308 	and.w	r3, r3, #8
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d006      	beq.n	80031b4 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	2208      	movs	r2, #8
 80031ac:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80031ae:	6878      	ldr	r0, [r7, #4]
 80031b0:	f000 f8eb 	bl	800338a <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80031b4:	6a3b      	ldr	r3, [r7, #32]
 80031b6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d07b      	beq.n	80032b6 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 80031be:	69fb      	ldr	r3, [r7, #28]
 80031c0:	f003 0304 	and.w	r3, r3, #4
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d072      	beq.n	80032ae <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80031c8:	6a3b      	ldr	r3, [r7, #32]
 80031ca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d008      	beq.n	80031e4 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d003      	beq.n	80031e4 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 80031dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031de:	f043 0301 	orr.w	r3, r3, #1
 80031e2:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80031e4:	6a3b      	ldr	r3, [r7, #32]
 80031e6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d008      	beq.n	8003200 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d003      	beq.n	8003200 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 80031f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031fa:	f043 0302 	orr.w	r3, r3, #2
 80031fe:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8003200:	6a3b      	ldr	r3, [r7, #32]
 8003202:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003206:	2b00      	cmp	r3, #0
 8003208:	d008      	beq.n	800321c <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8003210:	2b00      	cmp	r3, #0
 8003212:	d003      	beq.n	800321c <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8003214:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003216:	f043 0304 	orr.w	r3, r3, #4
 800321a:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800321c:	6a3b      	ldr	r3, [r7, #32]
 800321e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003222:	2b00      	cmp	r3, #0
 8003224:	d043      	beq.n	80032ae <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800322c:	2b00      	cmp	r3, #0
 800322e:	d03e      	beq.n	80032ae <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8003236:	2b60      	cmp	r3, #96	; 0x60
 8003238:	d02b      	beq.n	8003292 <HAL_CAN_IRQHandler+0x32a>
 800323a:	2b60      	cmp	r3, #96	; 0x60
 800323c:	d82e      	bhi.n	800329c <HAL_CAN_IRQHandler+0x334>
 800323e:	2b50      	cmp	r3, #80	; 0x50
 8003240:	d022      	beq.n	8003288 <HAL_CAN_IRQHandler+0x320>
 8003242:	2b50      	cmp	r3, #80	; 0x50
 8003244:	d82a      	bhi.n	800329c <HAL_CAN_IRQHandler+0x334>
 8003246:	2b40      	cmp	r3, #64	; 0x40
 8003248:	d019      	beq.n	800327e <HAL_CAN_IRQHandler+0x316>
 800324a:	2b40      	cmp	r3, #64	; 0x40
 800324c:	d826      	bhi.n	800329c <HAL_CAN_IRQHandler+0x334>
 800324e:	2b30      	cmp	r3, #48	; 0x30
 8003250:	d010      	beq.n	8003274 <HAL_CAN_IRQHandler+0x30c>
 8003252:	2b30      	cmp	r3, #48	; 0x30
 8003254:	d822      	bhi.n	800329c <HAL_CAN_IRQHandler+0x334>
 8003256:	2b10      	cmp	r3, #16
 8003258:	d002      	beq.n	8003260 <HAL_CAN_IRQHandler+0x2f8>
 800325a:	2b20      	cmp	r3, #32
 800325c:	d005      	beq.n	800326a <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 800325e:	e01d      	b.n	800329c <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8003260:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003262:	f043 0308 	orr.w	r3, r3, #8
 8003266:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003268:	e019      	b.n	800329e <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 800326a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800326c:	f043 0310 	orr.w	r3, r3, #16
 8003270:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003272:	e014      	b.n	800329e <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8003274:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003276:	f043 0320 	orr.w	r3, r3, #32
 800327a:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800327c:	e00f      	b.n	800329e <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 800327e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003280:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003284:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003286:	e00a      	b.n	800329e <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8003288:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800328a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800328e:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003290:	e005      	b.n	800329e <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8003292:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003294:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003298:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800329a:	e000      	b.n	800329e <HAL_CAN_IRQHandler+0x336>
            break;
 800329c:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	699a      	ldr	r2, [r3, #24]
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80032ac:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	2204      	movs	r2, #4
 80032b4:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 80032b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d008      	beq.n	80032ce <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80032c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032c2:	431a      	orrs	r2, r3
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 80032c8:	6878      	ldr	r0, [r7, #4]
 80032ca:	f000 f867 	bl	800339c <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 80032ce:	bf00      	nop
 80032d0:	3728      	adds	r7, #40	; 0x28
 80032d2:	46bd      	mov	sp, r7
 80032d4:	bd80      	pop	{r7, pc}

080032d6 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80032d6:	b480      	push	{r7}
 80032d8:	b083      	sub	sp, #12
 80032da:	af00      	add	r7, sp, #0
 80032dc:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 80032de:	bf00      	nop
 80032e0:	370c      	adds	r7, #12
 80032e2:	46bd      	mov	sp, r7
 80032e4:	bc80      	pop	{r7}
 80032e6:	4770      	bx	lr

080032e8 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80032e8:	b480      	push	{r7}
 80032ea:	b083      	sub	sp, #12
 80032ec:	af00      	add	r7, sp, #0
 80032ee:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 80032f0:	bf00      	nop
 80032f2:	370c      	adds	r7, #12
 80032f4:	46bd      	mov	sp, r7
 80032f6:	bc80      	pop	{r7}
 80032f8:	4770      	bx	lr

080032fa <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80032fa:	b480      	push	{r7}
 80032fc:	b083      	sub	sp, #12
 80032fe:	af00      	add	r7, sp, #0
 8003300:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8003302:	bf00      	nop
 8003304:	370c      	adds	r7, #12
 8003306:	46bd      	mov	sp, r7
 8003308:	bc80      	pop	{r7}
 800330a:	4770      	bx	lr

0800330c <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 800330c:	b480      	push	{r7}
 800330e:	b083      	sub	sp, #12
 8003310:	af00      	add	r7, sp, #0
 8003312:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8003314:	bf00      	nop
 8003316:	370c      	adds	r7, #12
 8003318:	46bd      	mov	sp, r7
 800331a:	bc80      	pop	{r7}
 800331c:	4770      	bx	lr

0800331e <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 800331e:	b480      	push	{r7}
 8003320:	b083      	sub	sp, #12
 8003322:	af00      	add	r7, sp, #0
 8003324:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8003326:	bf00      	nop
 8003328:	370c      	adds	r7, #12
 800332a:	46bd      	mov	sp, r7
 800332c:	bc80      	pop	{r7}
 800332e:	4770      	bx	lr

08003330 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003330:	b480      	push	{r7}
 8003332:	b083      	sub	sp, #12
 8003334:	af00      	add	r7, sp, #0
 8003336:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8003338:	bf00      	nop
 800333a:	370c      	adds	r7, #12
 800333c:	46bd      	mov	sp, r7
 800333e:	bc80      	pop	{r7}
 8003340:	4770      	bx	lr

08003342 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8003342:	b480      	push	{r7}
 8003344:	b083      	sub	sp, #12
 8003346:	af00      	add	r7, sp, #0
 8003348:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 800334a:	bf00      	nop
 800334c:	370c      	adds	r7, #12
 800334e:	46bd      	mov	sp, r7
 8003350:	bc80      	pop	{r7}
 8003352:	4770      	bx	lr

08003354 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8003354:	b480      	push	{r7}
 8003356:	b083      	sub	sp, #12
 8003358:	af00      	add	r7, sp, #0
 800335a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 800335c:	bf00      	nop
 800335e:	370c      	adds	r7, #12
 8003360:	46bd      	mov	sp, r7
 8003362:	bc80      	pop	{r7}
 8003364:	4770      	bx	lr

08003366 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8003366:	b480      	push	{r7}
 8003368:	b083      	sub	sp, #12
 800336a:	af00      	add	r7, sp, #0
 800336c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 800336e:	bf00      	nop
 8003370:	370c      	adds	r7, #12
 8003372:	46bd      	mov	sp, r7
 8003374:	bc80      	pop	{r7}
 8003376:	4770      	bx	lr

08003378 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8003378:	b480      	push	{r7}
 800337a:	b083      	sub	sp, #12
 800337c:	af00      	add	r7, sp, #0
 800337e:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8003380:	bf00      	nop
 8003382:	370c      	adds	r7, #12
 8003384:	46bd      	mov	sp, r7
 8003386:	bc80      	pop	{r7}
 8003388:	4770      	bx	lr

0800338a <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 800338a:	b480      	push	{r7}
 800338c:	b083      	sub	sp, #12
 800338e:	af00      	add	r7, sp, #0
 8003390:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8003392:	bf00      	nop
 8003394:	370c      	adds	r7, #12
 8003396:	46bd      	mov	sp, r7
 8003398:	bc80      	pop	{r7}
 800339a:	4770      	bx	lr

0800339c <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 800339c:	b480      	push	{r7}
 800339e:	b083      	sub	sp, #12
 80033a0:	af00      	add	r7, sp, #0
 80033a2:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 80033a4:	bf00      	nop
 80033a6:	370c      	adds	r7, #12
 80033a8:	46bd      	mov	sp, r7
 80033aa:	bc80      	pop	{r7}
 80033ac:	4770      	bx	lr
	...

080033b0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80033b0:	b480      	push	{r7}
 80033b2:	b085      	sub	sp, #20
 80033b4:	af00      	add	r7, sp, #0
 80033b6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	f003 0307 	and.w	r3, r3, #7
 80033be:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80033c0:	4b0c      	ldr	r3, [pc, #48]	; (80033f4 <__NVIC_SetPriorityGrouping+0x44>)
 80033c2:	68db      	ldr	r3, [r3, #12]
 80033c4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80033c6:	68ba      	ldr	r2, [r7, #8]
 80033c8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80033cc:	4013      	ands	r3, r2
 80033ce:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80033d4:	68bb      	ldr	r3, [r7, #8]
 80033d6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80033d8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80033dc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80033e0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80033e2:	4a04      	ldr	r2, [pc, #16]	; (80033f4 <__NVIC_SetPriorityGrouping+0x44>)
 80033e4:	68bb      	ldr	r3, [r7, #8]
 80033e6:	60d3      	str	r3, [r2, #12]
}
 80033e8:	bf00      	nop
 80033ea:	3714      	adds	r7, #20
 80033ec:	46bd      	mov	sp, r7
 80033ee:	bc80      	pop	{r7}
 80033f0:	4770      	bx	lr
 80033f2:	bf00      	nop
 80033f4:	e000ed00 	.word	0xe000ed00

080033f8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80033f8:	b480      	push	{r7}
 80033fa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80033fc:	4b04      	ldr	r3, [pc, #16]	; (8003410 <__NVIC_GetPriorityGrouping+0x18>)
 80033fe:	68db      	ldr	r3, [r3, #12]
 8003400:	0a1b      	lsrs	r3, r3, #8
 8003402:	f003 0307 	and.w	r3, r3, #7
}
 8003406:	4618      	mov	r0, r3
 8003408:	46bd      	mov	sp, r7
 800340a:	bc80      	pop	{r7}
 800340c:	4770      	bx	lr
 800340e:	bf00      	nop
 8003410:	e000ed00 	.word	0xe000ed00

08003414 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003414:	b480      	push	{r7}
 8003416:	b083      	sub	sp, #12
 8003418:	af00      	add	r7, sp, #0
 800341a:	4603      	mov	r3, r0
 800341c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800341e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003422:	2b00      	cmp	r3, #0
 8003424:	db0b      	blt.n	800343e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003426:	79fb      	ldrb	r3, [r7, #7]
 8003428:	f003 021f 	and.w	r2, r3, #31
 800342c:	4906      	ldr	r1, [pc, #24]	; (8003448 <__NVIC_EnableIRQ+0x34>)
 800342e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003432:	095b      	lsrs	r3, r3, #5
 8003434:	2001      	movs	r0, #1
 8003436:	fa00 f202 	lsl.w	r2, r0, r2
 800343a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800343e:	bf00      	nop
 8003440:	370c      	adds	r7, #12
 8003442:	46bd      	mov	sp, r7
 8003444:	bc80      	pop	{r7}
 8003446:	4770      	bx	lr
 8003448:	e000e100 	.word	0xe000e100

0800344c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800344c:	b480      	push	{r7}
 800344e:	b083      	sub	sp, #12
 8003450:	af00      	add	r7, sp, #0
 8003452:	4603      	mov	r3, r0
 8003454:	6039      	str	r1, [r7, #0]
 8003456:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003458:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800345c:	2b00      	cmp	r3, #0
 800345e:	db0a      	blt.n	8003476 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003460:	683b      	ldr	r3, [r7, #0]
 8003462:	b2da      	uxtb	r2, r3
 8003464:	490c      	ldr	r1, [pc, #48]	; (8003498 <__NVIC_SetPriority+0x4c>)
 8003466:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800346a:	0112      	lsls	r2, r2, #4
 800346c:	b2d2      	uxtb	r2, r2
 800346e:	440b      	add	r3, r1
 8003470:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003474:	e00a      	b.n	800348c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003476:	683b      	ldr	r3, [r7, #0]
 8003478:	b2da      	uxtb	r2, r3
 800347a:	4908      	ldr	r1, [pc, #32]	; (800349c <__NVIC_SetPriority+0x50>)
 800347c:	79fb      	ldrb	r3, [r7, #7]
 800347e:	f003 030f 	and.w	r3, r3, #15
 8003482:	3b04      	subs	r3, #4
 8003484:	0112      	lsls	r2, r2, #4
 8003486:	b2d2      	uxtb	r2, r2
 8003488:	440b      	add	r3, r1
 800348a:	761a      	strb	r2, [r3, #24]
}
 800348c:	bf00      	nop
 800348e:	370c      	adds	r7, #12
 8003490:	46bd      	mov	sp, r7
 8003492:	bc80      	pop	{r7}
 8003494:	4770      	bx	lr
 8003496:	bf00      	nop
 8003498:	e000e100 	.word	0xe000e100
 800349c:	e000ed00 	.word	0xe000ed00

080034a0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80034a0:	b480      	push	{r7}
 80034a2:	b089      	sub	sp, #36	; 0x24
 80034a4:	af00      	add	r7, sp, #0
 80034a6:	60f8      	str	r0, [r7, #12]
 80034a8:	60b9      	str	r1, [r7, #8]
 80034aa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	f003 0307 	and.w	r3, r3, #7
 80034b2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80034b4:	69fb      	ldr	r3, [r7, #28]
 80034b6:	f1c3 0307 	rsb	r3, r3, #7
 80034ba:	2b04      	cmp	r3, #4
 80034bc:	bf28      	it	cs
 80034be:	2304      	movcs	r3, #4
 80034c0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80034c2:	69fb      	ldr	r3, [r7, #28]
 80034c4:	3304      	adds	r3, #4
 80034c6:	2b06      	cmp	r3, #6
 80034c8:	d902      	bls.n	80034d0 <NVIC_EncodePriority+0x30>
 80034ca:	69fb      	ldr	r3, [r7, #28]
 80034cc:	3b03      	subs	r3, #3
 80034ce:	e000      	b.n	80034d2 <NVIC_EncodePriority+0x32>
 80034d0:	2300      	movs	r3, #0
 80034d2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80034d4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80034d8:	69bb      	ldr	r3, [r7, #24]
 80034da:	fa02 f303 	lsl.w	r3, r2, r3
 80034de:	43da      	mvns	r2, r3
 80034e0:	68bb      	ldr	r3, [r7, #8]
 80034e2:	401a      	ands	r2, r3
 80034e4:	697b      	ldr	r3, [r7, #20]
 80034e6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80034e8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80034ec:	697b      	ldr	r3, [r7, #20]
 80034ee:	fa01 f303 	lsl.w	r3, r1, r3
 80034f2:	43d9      	mvns	r1, r3
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80034f8:	4313      	orrs	r3, r2
         );
}
 80034fa:	4618      	mov	r0, r3
 80034fc:	3724      	adds	r7, #36	; 0x24
 80034fe:	46bd      	mov	sp, r7
 8003500:	bc80      	pop	{r7}
 8003502:	4770      	bx	lr

08003504 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003504:	b580      	push	{r7, lr}
 8003506:	b082      	sub	sp, #8
 8003508:	af00      	add	r7, sp, #0
 800350a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800350c:	6878      	ldr	r0, [r7, #4]
 800350e:	f7ff ff4f 	bl	80033b0 <__NVIC_SetPriorityGrouping>
}
 8003512:	bf00      	nop
 8003514:	3708      	adds	r7, #8
 8003516:	46bd      	mov	sp, r7
 8003518:	bd80      	pop	{r7, pc}

0800351a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800351a:	b580      	push	{r7, lr}
 800351c:	b086      	sub	sp, #24
 800351e:	af00      	add	r7, sp, #0
 8003520:	4603      	mov	r3, r0
 8003522:	60b9      	str	r1, [r7, #8]
 8003524:	607a      	str	r2, [r7, #4]
 8003526:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003528:	2300      	movs	r3, #0
 800352a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800352c:	f7ff ff64 	bl	80033f8 <__NVIC_GetPriorityGrouping>
 8003530:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003532:	687a      	ldr	r2, [r7, #4]
 8003534:	68b9      	ldr	r1, [r7, #8]
 8003536:	6978      	ldr	r0, [r7, #20]
 8003538:	f7ff ffb2 	bl	80034a0 <NVIC_EncodePriority>
 800353c:	4602      	mov	r2, r0
 800353e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003542:	4611      	mov	r1, r2
 8003544:	4618      	mov	r0, r3
 8003546:	f7ff ff81 	bl	800344c <__NVIC_SetPriority>
}
 800354a:	bf00      	nop
 800354c:	3718      	adds	r7, #24
 800354e:	46bd      	mov	sp, r7
 8003550:	bd80      	pop	{r7, pc}

08003552 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003552:	b580      	push	{r7, lr}
 8003554:	b082      	sub	sp, #8
 8003556:	af00      	add	r7, sp, #0
 8003558:	4603      	mov	r3, r0
 800355a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800355c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003560:	4618      	mov	r0, r3
 8003562:	f7ff ff57 	bl	8003414 <__NVIC_EnableIRQ>
}
 8003566:	bf00      	nop
 8003568:	3708      	adds	r7, #8
 800356a:	46bd      	mov	sp, r7
 800356c:	bd80      	pop	{r7, pc}
	...

08003570 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003570:	b480      	push	{r7}
 8003572:	b08b      	sub	sp, #44	; 0x2c
 8003574:	af00      	add	r7, sp, #0
 8003576:	6078      	str	r0, [r7, #4]
 8003578:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800357a:	2300      	movs	r3, #0
 800357c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800357e:	2300      	movs	r3, #0
 8003580:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003582:	e169      	b.n	8003858 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003584:	2201      	movs	r2, #1
 8003586:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003588:	fa02 f303 	lsl.w	r3, r2, r3
 800358c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800358e:	683b      	ldr	r3, [r7, #0]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	69fa      	ldr	r2, [r7, #28]
 8003594:	4013      	ands	r3, r2
 8003596:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003598:	69ba      	ldr	r2, [r7, #24]
 800359a:	69fb      	ldr	r3, [r7, #28]
 800359c:	429a      	cmp	r2, r3
 800359e:	f040 8158 	bne.w	8003852 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80035a2:	683b      	ldr	r3, [r7, #0]
 80035a4:	685b      	ldr	r3, [r3, #4]
 80035a6:	4a9a      	ldr	r2, [pc, #616]	; (8003810 <HAL_GPIO_Init+0x2a0>)
 80035a8:	4293      	cmp	r3, r2
 80035aa:	d05e      	beq.n	800366a <HAL_GPIO_Init+0xfa>
 80035ac:	4a98      	ldr	r2, [pc, #608]	; (8003810 <HAL_GPIO_Init+0x2a0>)
 80035ae:	4293      	cmp	r3, r2
 80035b0:	d875      	bhi.n	800369e <HAL_GPIO_Init+0x12e>
 80035b2:	4a98      	ldr	r2, [pc, #608]	; (8003814 <HAL_GPIO_Init+0x2a4>)
 80035b4:	4293      	cmp	r3, r2
 80035b6:	d058      	beq.n	800366a <HAL_GPIO_Init+0xfa>
 80035b8:	4a96      	ldr	r2, [pc, #600]	; (8003814 <HAL_GPIO_Init+0x2a4>)
 80035ba:	4293      	cmp	r3, r2
 80035bc:	d86f      	bhi.n	800369e <HAL_GPIO_Init+0x12e>
 80035be:	4a96      	ldr	r2, [pc, #600]	; (8003818 <HAL_GPIO_Init+0x2a8>)
 80035c0:	4293      	cmp	r3, r2
 80035c2:	d052      	beq.n	800366a <HAL_GPIO_Init+0xfa>
 80035c4:	4a94      	ldr	r2, [pc, #592]	; (8003818 <HAL_GPIO_Init+0x2a8>)
 80035c6:	4293      	cmp	r3, r2
 80035c8:	d869      	bhi.n	800369e <HAL_GPIO_Init+0x12e>
 80035ca:	4a94      	ldr	r2, [pc, #592]	; (800381c <HAL_GPIO_Init+0x2ac>)
 80035cc:	4293      	cmp	r3, r2
 80035ce:	d04c      	beq.n	800366a <HAL_GPIO_Init+0xfa>
 80035d0:	4a92      	ldr	r2, [pc, #584]	; (800381c <HAL_GPIO_Init+0x2ac>)
 80035d2:	4293      	cmp	r3, r2
 80035d4:	d863      	bhi.n	800369e <HAL_GPIO_Init+0x12e>
 80035d6:	4a92      	ldr	r2, [pc, #584]	; (8003820 <HAL_GPIO_Init+0x2b0>)
 80035d8:	4293      	cmp	r3, r2
 80035da:	d046      	beq.n	800366a <HAL_GPIO_Init+0xfa>
 80035dc:	4a90      	ldr	r2, [pc, #576]	; (8003820 <HAL_GPIO_Init+0x2b0>)
 80035de:	4293      	cmp	r3, r2
 80035e0:	d85d      	bhi.n	800369e <HAL_GPIO_Init+0x12e>
 80035e2:	2b12      	cmp	r3, #18
 80035e4:	d82a      	bhi.n	800363c <HAL_GPIO_Init+0xcc>
 80035e6:	2b12      	cmp	r3, #18
 80035e8:	d859      	bhi.n	800369e <HAL_GPIO_Init+0x12e>
 80035ea:	a201      	add	r2, pc, #4	; (adr r2, 80035f0 <HAL_GPIO_Init+0x80>)
 80035ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80035f0:	0800366b 	.word	0x0800366b
 80035f4:	08003645 	.word	0x08003645
 80035f8:	08003657 	.word	0x08003657
 80035fc:	08003699 	.word	0x08003699
 8003600:	0800369f 	.word	0x0800369f
 8003604:	0800369f 	.word	0x0800369f
 8003608:	0800369f 	.word	0x0800369f
 800360c:	0800369f 	.word	0x0800369f
 8003610:	0800369f 	.word	0x0800369f
 8003614:	0800369f 	.word	0x0800369f
 8003618:	0800369f 	.word	0x0800369f
 800361c:	0800369f 	.word	0x0800369f
 8003620:	0800369f 	.word	0x0800369f
 8003624:	0800369f 	.word	0x0800369f
 8003628:	0800369f 	.word	0x0800369f
 800362c:	0800369f 	.word	0x0800369f
 8003630:	0800369f 	.word	0x0800369f
 8003634:	0800364d 	.word	0x0800364d
 8003638:	08003661 	.word	0x08003661
 800363c:	4a79      	ldr	r2, [pc, #484]	; (8003824 <HAL_GPIO_Init+0x2b4>)
 800363e:	4293      	cmp	r3, r2
 8003640:	d013      	beq.n	800366a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8003642:	e02c      	b.n	800369e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003644:	683b      	ldr	r3, [r7, #0]
 8003646:	68db      	ldr	r3, [r3, #12]
 8003648:	623b      	str	r3, [r7, #32]
          break;
 800364a:	e029      	b.n	80036a0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800364c:	683b      	ldr	r3, [r7, #0]
 800364e:	68db      	ldr	r3, [r3, #12]
 8003650:	3304      	adds	r3, #4
 8003652:	623b      	str	r3, [r7, #32]
          break;
 8003654:	e024      	b.n	80036a0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8003656:	683b      	ldr	r3, [r7, #0]
 8003658:	68db      	ldr	r3, [r3, #12]
 800365a:	3308      	adds	r3, #8
 800365c:	623b      	str	r3, [r7, #32]
          break;
 800365e:	e01f      	b.n	80036a0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003660:	683b      	ldr	r3, [r7, #0]
 8003662:	68db      	ldr	r3, [r3, #12]
 8003664:	330c      	adds	r3, #12
 8003666:	623b      	str	r3, [r7, #32]
          break;
 8003668:	e01a      	b.n	80036a0 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800366a:	683b      	ldr	r3, [r7, #0]
 800366c:	689b      	ldr	r3, [r3, #8]
 800366e:	2b00      	cmp	r3, #0
 8003670:	d102      	bne.n	8003678 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003672:	2304      	movs	r3, #4
 8003674:	623b      	str	r3, [r7, #32]
          break;
 8003676:	e013      	b.n	80036a0 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003678:	683b      	ldr	r3, [r7, #0]
 800367a:	689b      	ldr	r3, [r3, #8]
 800367c:	2b01      	cmp	r3, #1
 800367e:	d105      	bne.n	800368c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003680:	2308      	movs	r3, #8
 8003682:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	69fa      	ldr	r2, [r7, #28]
 8003688:	611a      	str	r2, [r3, #16]
          break;
 800368a:	e009      	b.n	80036a0 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800368c:	2308      	movs	r3, #8
 800368e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	69fa      	ldr	r2, [r7, #28]
 8003694:	615a      	str	r2, [r3, #20]
          break;
 8003696:	e003      	b.n	80036a0 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003698:	2300      	movs	r3, #0
 800369a:	623b      	str	r3, [r7, #32]
          break;
 800369c:	e000      	b.n	80036a0 <HAL_GPIO_Init+0x130>
          break;
 800369e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80036a0:	69bb      	ldr	r3, [r7, #24]
 80036a2:	2bff      	cmp	r3, #255	; 0xff
 80036a4:	d801      	bhi.n	80036aa <HAL_GPIO_Init+0x13a>
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	e001      	b.n	80036ae <HAL_GPIO_Init+0x13e>
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	3304      	adds	r3, #4
 80036ae:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80036b0:	69bb      	ldr	r3, [r7, #24]
 80036b2:	2bff      	cmp	r3, #255	; 0xff
 80036b4:	d802      	bhi.n	80036bc <HAL_GPIO_Init+0x14c>
 80036b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036b8:	009b      	lsls	r3, r3, #2
 80036ba:	e002      	b.n	80036c2 <HAL_GPIO_Init+0x152>
 80036bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036be:	3b08      	subs	r3, #8
 80036c0:	009b      	lsls	r3, r3, #2
 80036c2:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80036c4:	697b      	ldr	r3, [r7, #20]
 80036c6:	681a      	ldr	r2, [r3, #0]
 80036c8:	210f      	movs	r1, #15
 80036ca:	693b      	ldr	r3, [r7, #16]
 80036cc:	fa01 f303 	lsl.w	r3, r1, r3
 80036d0:	43db      	mvns	r3, r3
 80036d2:	401a      	ands	r2, r3
 80036d4:	6a39      	ldr	r1, [r7, #32]
 80036d6:	693b      	ldr	r3, [r7, #16]
 80036d8:	fa01 f303 	lsl.w	r3, r1, r3
 80036dc:	431a      	orrs	r2, r3
 80036de:	697b      	ldr	r3, [r7, #20]
 80036e0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80036e2:	683b      	ldr	r3, [r7, #0]
 80036e4:	685b      	ldr	r3, [r3, #4]
 80036e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	f000 80b1 	beq.w	8003852 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80036f0:	4b4d      	ldr	r3, [pc, #308]	; (8003828 <HAL_GPIO_Init+0x2b8>)
 80036f2:	699b      	ldr	r3, [r3, #24]
 80036f4:	4a4c      	ldr	r2, [pc, #304]	; (8003828 <HAL_GPIO_Init+0x2b8>)
 80036f6:	f043 0301 	orr.w	r3, r3, #1
 80036fa:	6193      	str	r3, [r2, #24]
 80036fc:	4b4a      	ldr	r3, [pc, #296]	; (8003828 <HAL_GPIO_Init+0x2b8>)
 80036fe:	699b      	ldr	r3, [r3, #24]
 8003700:	f003 0301 	and.w	r3, r3, #1
 8003704:	60bb      	str	r3, [r7, #8]
 8003706:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003708:	4a48      	ldr	r2, [pc, #288]	; (800382c <HAL_GPIO_Init+0x2bc>)
 800370a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800370c:	089b      	lsrs	r3, r3, #2
 800370e:	3302      	adds	r3, #2
 8003710:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003714:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003716:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003718:	f003 0303 	and.w	r3, r3, #3
 800371c:	009b      	lsls	r3, r3, #2
 800371e:	220f      	movs	r2, #15
 8003720:	fa02 f303 	lsl.w	r3, r2, r3
 8003724:	43db      	mvns	r3, r3
 8003726:	68fa      	ldr	r2, [r7, #12]
 8003728:	4013      	ands	r3, r2
 800372a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	4a40      	ldr	r2, [pc, #256]	; (8003830 <HAL_GPIO_Init+0x2c0>)
 8003730:	4293      	cmp	r3, r2
 8003732:	d013      	beq.n	800375c <HAL_GPIO_Init+0x1ec>
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	4a3f      	ldr	r2, [pc, #252]	; (8003834 <HAL_GPIO_Init+0x2c4>)
 8003738:	4293      	cmp	r3, r2
 800373a:	d00d      	beq.n	8003758 <HAL_GPIO_Init+0x1e8>
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	4a3e      	ldr	r2, [pc, #248]	; (8003838 <HAL_GPIO_Init+0x2c8>)
 8003740:	4293      	cmp	r3, r2
 8003742:	d007      	beq.n	8003754 <HAL_GPIO_Init+0x1e4>
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	4a3d      	ldr	r2, [pc, #244]	; (800383c <HAL_GPIO_Init+0x2cc>)
 8003748:	4293      	cmp	r3, r2
 800374a:	d101      	bne.n	8003750 <HAL_GPIO_Init+0x1e0>
 800374c:	2303      	movs	r3, #3
 800374e:	e006      	b.n	800375e <HAL_GPIO_Init+0x1ee>
 8003750:	2304      	movs	r3, #4
 8003752:	e004      	b.n	800375e <HAL_GPIO_Init+0x1ee>
 8003754:	2302      	movs	r3, #2
 8003756:	e002      	b.n	800375e <HAL_GPIO_Init+0x1ee>
 8003758:	2301      	movs	r3, #1
 800375a:	e000      	b.n	800375e <HAL_GPIO_Init+0x1ee>
 800375c:	2300      	movs	r3, #0
 800375e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003760:	f002 0203 	and.w	r2, r2, #3
 8003764:	0092      	lsls	r2, r2, #2
 8003766:	4093      	lsls	r3, r2
 8003768:	68fa      	ldr	r2, [r7, #12]
 800376a:	4313      	orrs	r3, r2
 800376c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800376e:	492f      	ldr	r1, [pc, #188]	; (800382c <HAL_GPIO_Init+0x2bc>)
 8003770:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003772:	089b      	lsrs	r3, r3, #2
 8003774:	3302      	adds	r3, #2
 8003776:	68fa      	ldr	r2, [r7, #12]
 8003778:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800377c:	683b      	ldr	r3, [r7, #0]
 800377e:	685b      	ldr	r3, [r3, #4]
 8003780:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003784:	2b00      	cmp	r3, #0
 8003786:	d006      	beq.n	8003796 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003788:	4b2d      	ldr	r3, [pc, #180]	; (8003840 <HAL_GPIO_Init+0x2d0>)
 800378a:	689a      	ldr	r2, [r3, #8]
 800378c:	492c      	ldr	r1, [pc, #176]	; (8003840 <HAL_GPIO_Init+0x2d0>)
 800378e:	69bb      	ldr	r3, [r7, #24]
 8003790:	4313      	orrs	r3, r2
 8003792:	608b      	str	r3, [r1, #8]
 8003794:	e006      	b.n	80037a4 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003796:	4b2a      	ldr	r3, [pc, #168]	; (8003840 <HAL_GPIO_Init+0x2d0>)
 8003798:	689a      	ldr	r2, [r3, #8]
 800379a:	69bb      	ldr	r3, [r7, #24]
 800379c:	43db      	mvns	r3, r3
 800379e:	4928      	ldr	r1, [pc, #160]	; (8003840 <HAL_GPIO_Init+0x2d0>)
 80037a0:	4013      	ands	r3, r2
 80037a2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80037a4:	683b      	ldr	r3, [r7, #0]
 80037a6:	685b      	ldr	r3, [r3, #4]
 80037a8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d006      	beq.n	80037be <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80037b0:	4b23      	ldr	r3, [pc, #140]	; (8003840 <HAL_GPIO_Init+0x2d0>)
 80037b2:	68da      	ldr	r2, [r3, #12]
 80037b4:	4922      	ldr	r1, [pc, #136]	; (8003840 <HAL_GPIO_Init+0x2d0>)
 80037b6:	69bb      	ldr	r3, [r7, #24]
 80037b8:	4313      	orrs	r3, r2
 80037ba:	60cb      	str	r3, [r1, #12]
 80037bc:	e006      	b.n	80037cc <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80037be:	4b20      	ldr	r3, [pc, #128]	; (8003840 <HAL_GPIO_Init+0x2d0>)
 80037c0:	68da      	ldr	r2, [r3, #12]
 80037c2:	69bb      	ldr	r3, [r7, #24]
 80037c4:	43db      	mvns	r3, r3
 80037c6:	491e      	ldr	r1, [pc, #120]	; (8003840 <HAL_GPIO_Init+0x2d0>)
 80037c8:	4013      	ands	r3, r2
 80037ca:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80037cc:	683b      	ldr	r3, [r7, #0]
 80037ce:	685b      	ldr	r3, [r3, #4]
 80037d0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d006      	beq.n	80037e6 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80037d8:	4b19      	ldr	r3, [pc, #100]	; (8003840 <HAL_GPIO_Init+0x2d0>)
 80037da:	685a      	ldr	r2, [r3, #4]
 80037dc:	4918      	ldr	r1, [pc, #96]	; (8003840 <HAL_GPIO_Init+0x2d0>)
 80037de:	69bb      	ldr	r3, [r7, #24]
 80037e0:	4313      	orrs	r3, r2
 80037e2:	604b      	str	r3, [r1, #4]
 80037e4:	e006      	b.n	80037f4 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80037e6:	4b16      	ldr	r3, [pc, #88]	; (8003840 <HAL_GPIO_Init+0x2d0>)
 80037e8:	685a      	ldr	r2, [r3, #4]
 80037ea:	69bb      	ldr	r3, [r7, #24]
 80037ec:	43db      	mvns	r3, r3
 80037ee:	4914      	ldr	r1, [pc, #80]	; (8003840 <HAL_GPIO_Init+0x2d0>)
 80037f0:	4013      	ands	r3, r2
 80037f2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80037f4:	683b      	ldr	r3, [r7, #0]
 80037f6:	685b      	ldr	r3, [r3, #4]
 80037f8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d021      	beq.n	8003844 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003800:	4b0f      	ldr	r3, [pc, #60]	; (8003840 <HAL_GPIO_Init+0x2d0>)
 8003802:	681a      	ldr	r2, [r3, #0]
 8003804:	490e      	ldr	r1, [pc, #56]	; (8003840 <HAL_GPIO_Init+0x2d0>)
 8003806:	69bb      	ldr	r3, [r7, #24]
 8003808:	4313      	orrs	r3, r2
 800380a:	600b      	str	r3, [r1, #0]
 800380c:	e021      	b.n	8003852 <HAL_GPIO_Init+0x2e2>
 800380e:	bf00      	nop
 8003810:	10320000 	.word	0x10320000
 8003814:	10310000 	.word	0x10310000
 8003818:	10220000 	.word	0x10220000
 800381c:	10210000 	.word	0x10210000
 8003820:	10120000 	.word	0x10120000
 8003824:	10110000 	.word	0x10110000
 8003828:	40021000 	.word	0x40021000
 800382c:	40010000 	.word	0x40010000
 8003830:	40010800 	.word	0x40010800
 8003834:	40010c00 	.word	0x40010c00
 8003838:	40011000 	.word	0x40011000
 800383c:	40011400 	.word	0x40011400
 8003840:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003844:	4b0b      	ldr	r3, [pc, #44]	; (8003874 <HAL_GPIO_Init+0x304>)
 8003846:	681a      	ldr	r2, [r3, #0]
 8003848:	69bb      	ldr	r3, [r7, #24]
 800384a:	43db      	mvns	r3, r3
 800384c:	4909      	ldr	r1, [pc, #36]	; (8003874 <HAL_GPIO_Init+0x304>)
 800384e:	4013      	ands	r3, r2
 8003850:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8003852:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003854:	3301      	adds	r3, #1
 8003856:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003858:	683b      	ldr	r3, [r7, #0]
 800385a:	681a      	ldr	r2, [r3, #0]
 800385c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800385e:	fa22 f303 	lsr.w	r3, r2, r3
 8003862:	2b00      	cmp	r3, #0
 8003864:	f47f ae8e 	bne.w	8003584 <HAL_GPIO_Init+0x14>
  }
}
 8003868:	bf00      	nop
 800386a:	bf00      	nop
 800386c:	372c      	adds	r7, #44	; 0x2c
 800386e:	46bd      	mov	sp, r7
 8003870:	bc80      	pop	{r7}
 8003872:	4770      	bx	lr
 8003874:	40010400 	.word	0x40010400

08003878 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003878:	b480      	push	{r7}
 800387a:	b085      	sub	sp, #20
 800387c:	af00      	add	r7, sp, #0
 800387e:	6078      	str	r0, [r7, #4]
 8003880:	460b      	mov	r3, r1
 8003882:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	689a      	ldr	r2, [r3, #8]
 8003888:	887b      	ldrh	r3, [r7, #2]
 800388a:	4013      	ands	r3, r2
 800388c:	2b00      	cmp	r3, #0
 800388e:	d002      	beq.n	8003896 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003890:	2301      	movs	r3, #1
 8003892:	73fb      	strb	r3, [r7, #15]
 8003894:	e001      	b.n	800389a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003896:	2300      	movs	r3, #0
 8003898:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800389a:	7bfb      	ldrb	r3, [r7, #15]
}
 800389c:	4618      	mov	r0, r3
 800389e:	3714      	adds	r7, #20
 80038a0:	46bd      	mov	sp, r7
 80038a2:	bc80      	pop	{r7}
 80038a4:	4770      	bx	lr

080038a6 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80038a6:	b480      	push	{r7}
 80038a8:	b083      	sub	sp, #12
 80038aa:	af00      	add	r7, sp, #0
 80038ac:	6078      	str	r0, [r7, #4]
 80038ae:	460b      	mov	r3, r1
 80038b0:	807b      	strh	r3, [r7, #2]
 80038b2:	4613      	mov	r3, r2
 80038b4:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80038b6:	787b      	ldrb	r3, [r7, #1]
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d003      	beq.n	80038c4 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80038bc:	887a      	ldrh	r2, [r7, #2]
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80038c2:	e003      	b.n	80038cc <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80038c4:	887b      	ldrh	r3, [r7, #2]
 80038c6:	041a      	lsls	r2, r3, #16
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	611a      	str	r2, [r3, #16]
}
 80038cc:	bf00      	nop
 80038ce:	370c      	adds	r7, #12
 80038d0:	46bd      	mov	sp, r7
 80038d2:	bc80      	pop	{r7}
 80038d4:	4770      	bx	lr
	...

080038d8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80038d8:	b580      	push	{r7, lr}
 80038da:	b086      	sub	sp, #24
 80038dc:	af00      	add	r7, sp, #0
 80038de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d101      	bne.n	80038ea <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80038e6:	2301      	movs	r3, #1
 80038e8:	e272      	b.n	8003dd0 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	f003 0301 	and.w	r3, r3, #1
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	f000 8087 	beq.w	8003a06 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80038f8:	4b92      	ldr	r3, [pc, #584]	; (8003b44 <HAL_RCC_OscConfig+0x26c>)
 80038fa:	685b      	ldr	r3, [r3, #4]
 80038fc:	f003 030c 	and.w	r3, r3, #12
 8003900:	2b04      	cmp	r3, #4
 8003902:	d00c      	beq.n	800391e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003904:	4b8f      	ldr	r3, [pc, #572]	; (8003b44 <HAL_RCC_OscConfig+0x26c>)
 8003906:	685b      	ldr	r3, [r3, #4]
 8003908:	f003 030c 	and.w	r3, r3, #12
 800390c:	2b08      	cmp	r3, #8
 800390e:	d112      	bne.n	8003936 <HAL_RCC_OscConfig+0x5e>
 8003910:	4b8c      	ldr	r3, [pc, #560]	; (8003b44 <HAL_RCC_OscConfig+0x26c>)
 8003912:	685b      	ldr	r3, [r3, #4]
 8003914:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003918:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800391c:	d10b      	bne.n	8003936 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800391e:	4b89      	ldr	r3, [pc, #548]	; (8003b44 <HAL_RCC_OscConfig+0x26c>)
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003926:	2b00      	cmp	r3, #0
 8003928:	d06c      	beq.n	8003a04 <HAL_RCC_OscConfig+0x12c>
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	685b      	ldr	r3, [r3, #4]
 800392e:	2b00      	cmp	r3, #0
 8003930:	d168      	bne.n	8003a04 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003932:	2301      	movs	r3, #1
 8003934:	e24c      	b.n	8003dd0 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	685b      	ldr	r3, [r3, #4]
 800393a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800393e:	d106      	bne.n	800394e <HAL_RCC_OscConfig+0x76>
 8003940:	4b80      	ldr	r3, [pc, #512]	; (8003b44 <HAL_RCC_OscConfig+0x26c>)
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	4a7f      	ldr	r2, [pc, #508]	; (8003b44 <HAL_RCC_OscConfig+0x26c>)
 8003946:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800394a:	6013      	str	r3, [r2, #0]
 800394c:	e02e      	b.n	80039ac <HAL_RCC_OscConfig+0xd4>
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	685b      	ldr	r3, [r3, #4]
 8003952:	2b00      	cmp	r3, #0
 8003954:	d10c      	bne.n	8003970 <HAL_RCC_OscConfig+0x98>
 8003956:	4b7b      	ldr	r3, [pc, #492]	; (8003b44 <HAL_RCC_OscConfig+0x26c>)
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	4a7a      	ldr	r2, [pc, #488]	; (8003b44 <HAL_RCC_OscConfig+0x26c>)
 800395c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003960:	6013      	str	r3, [r2, #0]
 8003962:	4b78      	ldr	r3, [pc, #480]	; (8003b44 <HAL_RCC_OscConfig+0x26c>)
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	4a77      	ldr	r2, [pc, #476]	; (8003b44 <HAL_RCC_OscConfig+0x26c>)
 8003968:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800396c:	6013      	str	r3, [r2, #0]
 800396e:	e01d      	b.n	80039ac <HAL_RCC_OscConfig+0xd4>
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	685b      	ldr	r3, [r3, #4]
 8003974:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003978:	d10c      	bne.n	8003994 <HAL_RCC_OscConfig+0xbc>
 800397a:	4b72      	ldr	r3, [pc, #456]	; (8003b44 <HAL_RCC_OscConfig+0x26c>)
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	4a71      	ldr	r2, [pc, #452]	; (8003b44 <HAL_RCC_OscConfig+0x26c>)
 8003980:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003984:	6013      	str	r3, [r2, #0]
 8003986:	4b6f      	ldr	r3, [pc, #444]	; (8003b44 <HAL_RCC_OscConfig+0x26c>)
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	4a6e      	ldr	r2, [pc, #440]	; (8003b44 <HAL_RCC_OscConfig+0x26c>)
 800398c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003990:	6013      	str	r3, [r2, #0]
 8003992:	e00b      	b.n	80039ac <HAL_RCC_OscConfig+0xd4>
 8003994:	4b6b      	ldr	r3, [pc, #428]	; (8003b44 <HAL_RCC_OscConfig+0x26c>)
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	4a6a      	ldr	r2, [pc, #424]	; (8003b44 <HAL_RCC_OscConfig+0x26c>)
 800399a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800399e:	6013      	str	r3, [r2, #0]
 80039a0:	4b68      	ldr	r3, [pc, #416]	; (8003b44 <HAL_RCC_OscConfig+0x26c>)
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	4a67      	ldr	r2, [pc, #412]	; (8003b44 <HAL_RCC_OscConfig+0x26c>)
 80039a6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80039aa:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	685b      	ldr	r3, [r3, #4]
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d013      	beq.n	80039dc <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039b4:	f7fe ff80 	bl	80028b8 <HAL_GetTick>
 80039b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80039ba:	e008      	b.n	80039ce <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80039bc:	f7fe ff7c 	bl	80028b8 <HAL_GetTick>
 80039c0:	4602      	mov	r2, r0
 80039c2:	693b      	ldr	r3, [r7, #16]
 80039c4:	1ad3      	subs	r3, r2, r3
 80039c6:	2b64      	cmp	r3, #100	; 0x64
 80039c8:	d901      	bls.n	80039ce <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80039ca:	2303      	movs	r3, #3
 80039cc:	e200      	b.n	8003dd0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80039ce:	4b5d      	ldr	r3, [pc, #372]	; (8003b44 <HAL_RCC_OscConfig+0x26c>)
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d0f0      	beq.n	80039bc <HAL_RCC_OscConfig+0xe4>
 80039da:	e014      	b.n	8003a06 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039dc:	f7fe ff6c 	bl	80028b8 <HAL_GetTick>
 80039e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80039e2:	e008      	b.n	80039f6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80039e4:	f7fe ff68 	bl	80028b8 <HAL_GetTick>
 80039e8:	4602      	mov	r2, r0
 80039ea:	693b      	ldr	r3, [r7, #16]
 80039ec:	1ad3      	subs	r3, r2, r3
 80039ee:	2b64      	cmp	r3, #100	; 0x64
 80039f0:	d901      	bls.n	80039f6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80039f2:	2303      	movs	r3, #3
 80039f4:	e1ec      	b.n	8003dd0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80039f6:	4b53      	ldr	r3, [pc, #332]	; (8003b44 <HAL_RCC_OscConfig+0x26c>)
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d1f0      	bne.n	80039e4 <HAL_RCC_OscConfig+0x10c>
 8003a02:	e000      	b.n	8003a06 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a04:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	f003 0302 	and.w	r3, r3, #2
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d063      	beq.n	8003ada <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003a12:	4b4c      	ldr	r3, [pc, #304]	; (8003b44 <HAL_RCC_OscConfig+0x26c>)
 8003a14:	685b      	ldr	r3, [r3, #4]
 8003a16:	f003 030c 	and.w	r3, r3, #12
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d00b      	beq.n	8003a36 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003a1e:	4b49      	ldr	r3, [pc, #292]	; (8003b44 <HAL_RCC_OscConfig+0x26c>)
 8003a20:	685b      	ldr	r3, [r3, #4]
 8003a22:	f003 030c 	and.w	r3, r3, #12
 8003a26:	2b08      	cmp	r3, #8
 8003a28:	d11c      	bne.n	8003a64 <HAL_RCC_OscConfig+0x18c>
 8003a2a:	4b46      	ldr	r3, [pc, #280]	; (8003b44 <HAL_RCC_OscConfig+0x26c>)
 8003a2c:	685b      	ldr	r3, [r3, #4]
 8003a2e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d116      	bne.n	8003a64 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003a36:	4b43      	ldr	r3, [pc, #268]	; (8003b44 <HAL_RCC_OscConfig+0x26c>)
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	f003 0302 	and.w	r3, r3, #2
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d005      	beq.n	8003a4e <HAL_RCC_OscConfig+0x176>
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	691b      	ldr	r3, [r3, #16]
 8003a46:	2b01      	cmp	r3, #1
 8003a48:	d001      	beq.n	8003a4e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003a4a:	2301      	movs	r3, #1
 8003a4c:	e1c0      	b.n	8003dd0 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a4e:	4b3d      	ldr	r3, [pc, #244]	; (8003b44 <HAL_RCC_OscConfig+0x26c>)
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	695b      	ldr	r3, [r3, #20]
 8003a5a:	00db      	lsls	r3, r3, #3
 8003a5c:	4939      	ldr	r1, [pc, #228]	; (8003b44 <HAL_RCC_OscConfig+0x26c>)
 8003a5e:	4313      	orrs	r3, r2
 8003a60:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003a62:	e03a      	b.n	8003ada <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	691b      	ldr	r3, [r3, #16]
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d020      	beq.n	8003aae <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003a6c:	4b36      	ldr	r3, [pc, #216]	; (8003b48 <HAL_RCC_OscConfig+0x270>)
 8003a6e:	2201      	movs	r2, #1
 8003a70:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a72:	f7fe ff21 	bl	80028b8 <HAL_GetTick>
 8003a76:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a78:	e008      	b.n	8003a8c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003a7a:	f7fe ff1d 	bl	80028b8 <HAL_GetTick>
 8003a7e:	4602      	mov	r2, r0
 8003a80:	693b      	ldr	r3, [r7, #16]
 8003a82:	1ad3      	subs	r3, r2, r3
 8003a84:	2b02      	cmp	r3, #2
 8003a86:	d901      	bls.n	8003a8c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003a88:	2303      	movs	r3, #3
 8003a8a:	e1a1      	b.n	8003dd0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a8c:	4b2d      	ldr	r3, [pc, #180]	; (8003b44 <HAL_RCC_OscConfig+0x26c>)
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	f003 0302 	and.w	r3, r3, #2
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d0f0      	beq.n	8003a7a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a98:	4b2a      	ldr	r3, [pc, #168]	; (8003b44 <HAL_RCC_OscConfig+0x26c>)
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	695b      	ldr	r3, [r3, #20]
 8003aa4:	00db      	lsls	r3, r3, #3
 8003aa6:	4927      	ldr	r1, [pc, #156]	; (8003b44 <HAL_RCC_OscConfig+0x26c>)
 8003aa8:	4313      	orrs	r3, r2
 8003aaa:	600b      	str	r3, [r1, #0]
 8003aac:	e015      	b.n	8003ada <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003aae:	4b26      	ldr	r3, [pc, #152]	; (8003b48 <HAL_RCC_OscConfig+0x270>)
 8003ab0:	2200      	movs	r2, #0
 8003ab2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ab4:	f7fe ff00 	bl	80028b8 <HAL_GetTick>
 8003ab8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003aba:	e008      	b.n	8003ace <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003abc:	f7fe fefc 	bl	80028b8 <HAL_GetTick>
 8003ac0:	4602      	mov	r2, r0
 8003ac2:	693b      	ldr	r3, [r7, #16]
 8003ac4:	1ad3      	subs	r3, r2, r3
 8003ac6:	2b02      	cmp	r3, #2
 8003ac8:	d901      	bls.n	8003ace <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003aca:	2303      	movs	r3, #3
 8003acc:	e180      	b.n	8003dd0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003ace:	4b1d      	ldr	r3, [pc, #116]	; (8003b44 <HAL_RCC_OscConfig+0x26c>)
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	f003 0302 	and.w	r3, r3, #2
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d1f0      	bne.n	8003abc <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	f003 0308 	and.w	r3, r3, #8
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d03a      	beq.n	8003b5c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	699b      	ldr	r3, [r3, #24]
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d019      	beq.n	8003b22 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003aee:	4b17      	ldr	r3, [pc, #92]	; (8003b4c <HAL_RCC_OscConfig+0x274>)
 8003af0:	2201      	movs	r2, #1
 8003af2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003af4:	f7fe fee0 	bl	80028b8 <HAL_GetTick>
 8003af8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003afa:	e008      	b.n	8003b0e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003afc:	f7fe fedc 	bl	80028b8 <HAL_GetTick>
 8003b00:	4602      	mov	r2, r0
 8003b02:	693b      	ldr	r3, [r7, #16]
 8003b04:	1ad3      	subs	r3, r2, r3
 8003b06:	2b02      	cmp	r3, #2
 8003b08:	d901      	bls.n	8003b0e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003b0a:	2303      	movs	r3, #3
 8003b0c:	e160      	b.n	8003dd0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003b0e:	4b0d      	ldr	r3, [pc, #52]	; (8003b44 <HAL_RCC_OscConfig+0x26c>)
 8003b10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b12:	f003 0302 	and.w	r3, r3, #2
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d0f0      	beq.n	8003afc <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003b1a:	2001      	movs	r0, #1
 8003b1c:	f000 fafe 	bl	800411c <RCC_Delay>
 8003b20:	e01c      	b.n	8003b5c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003b22:	4b0a      	ldr	r3, [pc, #40]	; (8003b4c <HAL_RCC_OscConfig+0x274>)
 8003b24:	2200      	movs	r2, #0
 8003b26:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003b28:	f7fe fec6 	bl	80028b8 <HAL_GetTick>
 8003b2c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003b2e:	e00f      	b.n	8003b50 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003b30:	f7fe fec2 	bl	80028b8 <HAL_GetTick>
 8003b34:	4602      	mov	r2, r0
 8003b36:	693b      	ldr	r3, [r7, #16]
 8003b38:	1ad3      	subs	r3, r2, r3
 8003b3a:	2b02      	cmp	r3, #2
 8003b3c:	d908      	bls.n	8003b50 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003b3e:	2303      	movs	r3, #3
 8003b40:	e146      	b.n	8003dd0 <HAL_RCC_OscConfig+0x4f8>
 8003b42:	bf00      	nop
 8003b44:	40021000 	.word	0x40021000
 8003b48:	42420000 	.word	0x42420000
 8003b4c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003b50:	4b92      	ldr	r3, [pc, #584]	; (8003d9c <HAL_RCC_OscConfig+0x4c4>)
 8003b52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b54:	f003 0302 	and.w	r3, r3, #2
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d1e9      	bne.n	8003b30 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	f003 0304 	and.w	r3, r3, #4
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	f000 80a6 	beq.w	8003cb6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003b6a:	2300      	movs	r3, #0
 8003b6c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003b6e:	4b8b      	ldr	r3, [pc, #556]	; (8003d9c <HAL_RCC_OscConfig+0x4c4>)
 8003b70:	69db      	ldr	r3, [r3, #28]
 8003b72:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d10d      	bne.n	8003b96 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003b7a:	4b88      	ldr	r3, [pc, #544]	; (8003d9c <HAL_RCC_OscConfig+0x4c4>)
 8003b7c:	69db      	ldr	r3, [r3, #28]
 8003b7e:	4a87      	ldr	r2, [pc, #540]	; (8003d9c <HAL_RCC_OscConfig+0x4c4>)
 8003b80:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003b84:	61d3      	str	r3, [r2, #28]
 8003b86:	4b85      	ldr	r3, [pc, #532]	; (8003d9c <HAL_RCC_OscConfig+0x4c4>)
 8003b88:	69db      	ldr	r3, [r3, #28]
 8003b8a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b8e:	60bb      	str	r3, [r7, #8]
 8003b90:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003b92:	2301      	movs	r3, #1
 8003b94:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b96:	4b82      	ldr	r3, [pc, #520]	; (8003da0 <HAL_RCC_OscConfig+0x4c8>)
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d118      	bne.n	8003bd4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003ba2:	4b7f      	ldr	r3, [pc, #508]	; (8003da0 <HAL_RCC_OscConfig+0x4c8>)
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	4a7e      	ldr	r2, [pc, #504]	; (8003da0 <HAL_RCC_OscConfig+0x4c8>)
 8003ba8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003bac:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003bae:	f7fe fe83 	bl	80028b8 <HAL_GetTick>
 8003bb2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003bb4:	e008      	b.n	8003bc8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003bb6:	f7fe fe7f 	bl	80028b8 <HAL_GetTick>
 8003bba:	4602      	mov	r2, r0
 8003bbc:	693b      	ldr	r3, [r7, #16]
 8003bbe:	1ad3      	subs	r3, r2, r3
 8003bc0:	2b64      	cmp	r3, #100	; 0x64
 8003bc2:	d901      	bls.n	8003bc8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003bc4:	2303      	movs	r3, #3
 8003bc6:	e103      	b.n	8003dd0 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003bc8:	4b75      	ldr	r3, [pc, #468]	; (8003da0 <HAL_RCC_OscConfig+0x4c8>)
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d0f0      	beq.n	8003bb6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	68db      	ldr	r3, [r3, #12]
 8003bd8:	2b01      	cmp	r3, #1
 8003bda:	d106      	bne.n	8003bea <HAL_RCC_OscConfig+0x312>
 8003bdc:	4b6f      	ldr	r3, [pc, #444]	; (8003d9c <HAL_RCC_OscConfig+0x4c4>)
 8003bde:	6a1b      	ldr	r3, [r3, #32]
 8003be0:	4a6e      	ldr	r2, [pc, #440]	; (8003d9c <HAL_RCC_OscConfig+0x4c4>)
 8003be2:	f043 0301 	orr.w	r3, r3, #1
 8003be6:	6213      	str	r3, [r2, #32]
 8003be8:	e02d      	b.n	8003c46 <HAL_RCC_OscConfig+0x36e>
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	68db      	ldr	r3, [r3, #12]
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d10c      	bne.n	8003c0c <HAL_RCC_OscConfig+0x334>
 8003bf2:	4b6a      	ldr	r3, [pc, #424]	; (8003d9c <HAL_RCC_OscConfig+0x4c4>)
 8003bf4:	6a1b      	ldr	r3, [r3, #32]
 8003bf6:	4a69      	ldr	r2, [pc, #420]	; (8003d9c <HAL_RCC_OscConfig+0x4c4>)
 8003bf8:	f023 0301 	bic.w	r3, r3, #1
 8003bfc:	6213      	str	r3, [r2, #32]
 8003bfe:	4b67      	ldr	r3, [pc, #412]	; (8003d9c <HAL_RCC_OscConfig+0x4c4>)
 8003c00:	6a1b      	ldr	r3, [r3, #32]
 8003c02:	4a66      	ldr	r2, [pc, #408]	; (8003d9c <HAL_RCC_OscConfig+0x4c4>)
 8003c04:	f023 0304 	bic.w	r3, r3, #4
 8003c08:	6213      	str	r3, [r2, #32]
 8003c0a:	e01c      	b.n	8003c46 <HAL_RCC_OscConfig+0x36e>
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	68db      	ldr	r3, [r3, #12]
 8003c10:	2b05      	cmp	r3, #5
 8003c12:	d10c      	bne.n	8003c2e <HAL_RCC_OscConfig+0x356>
 8003c14:	4b61      	ldr	r3, [pc, #388]	; (8003d9c <HAL_RCC_OscConfig+0x4c4>)
 8003c16:	6a1b      	ldr	r3, [r3, #32]
 8003c18:	4a60      	ldr	r2, [pc, #384]	; (8003d9c <HAL_RCC_OscConfig+0x4c4>)
 8003c1a:	f043 0304 	orr.w	r3, r3, #4
 8003c1e:	6213      	str	r3, [r2, #32]
 8003c20:	4b5e      	ldr	r3, [pc, #376]	; (8003d9c <HAL_RCC_OscConfig+0x4c4>)
 8003c22:	6a1b      	ldr	r3, [r3, #32]
 8003c24:	4a5d      	ldr	r2, [pc, #372]	; (8003d9c <HAL_RCC_OscConfig+0x4c4>)
 8003c26:	f043 0301 	orr.w	r3, r3, #1
 8003c2a:	6213      	str	r3, [r2, #32]
 8003c2c:	e00b      	b.n	8003c46 <HAL_RCC_OscConfig+0x36e>
 8003c2e:	4b5b      	ldr	r3, [pc, #364]	; (8003d9c <HAL_RCC_OscConfig+0x4c4>)
 8003c30:	6a1b      	ldr	r3, [r3, #32]
 8003c32:	4a5a      	ldr	r2, [pc, #360]	; (8003d9c <HAL_RCC_OscConfig+0x4c4>)
 8003c34:	f023 0301 	bic.w	r3, r3, #1
 8003c38:	6213      	str	r3, [r2, #32]
 8003c3a:	4b58      	ldr	r3, [pc, #352]	; (8003d9c <HAL_RCC_OscConfig+0x4c4>)
 8003c3c:	6a1b      	ldr	r3, [r3, #32]
 8003c3e:	4a57      	ldr	r2, [pc, #348]	; (8003d9c <HAL_RCC_OscConfig+0x4c4>)
 8003c40:	f023 0304 	bic.w	r3, r3, #4
 8003c44:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	68db      	ldr	r3, [r3, #12]
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d015      	beq.n	8003c7a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003c4e:	f7fe fe33 	bl	80028b8 <HAL_GetTick>
 8003c52:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003c54:	e00a      	b.n	8003c6c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003c56:	f7fe fe2f 	bl	80028b8 <HAL_GetTick>
 8003c5a:	4602      	mov	r2, r0
 8003c5c:	693b      	ldr	r3, [r7, #16]
 8003c5e:	1ad3      	subs	r3, r2, r3
 8003c60:	f241 3288 	movw	r2, #5000	; 0x1388
 8003c64:	4293      	cmp	r3, r2
 8003c66:	d901      	bls.n	8003c6c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003c68:	2303      	movs	r3, #3
 8003c6a:	e0b1      	b.n	8003dd0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003c6c:	4b4b      	ldr	r3, [pc, #300]	; (8003d9c <HAL_RCC_OscConfig+0x4c4>)
 8003c6e:	6a1b      	ldr	r3, [r3, #32]
 8003c70:	f003 0302 	and.w	r3, r3, #2
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d0ee      	beq.n	8003c56 <HAL_RCC_OscConfig+0x37e>
 8003c78:	e014      	b.n	8003ca4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003c7a:	f7fe fe1d 	bl	80028b8 <HAL_GetTick>
 8003c7e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003c80:	e00a      	b.n	8003c98 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003c82:	f7fe fe19 	bl	80028b8 <HAL_GetTick>
 8003c86:	4602      	mov	r2, r0
 8003c88:	693b      	ldr	r3, [r7, #16]
 8003c8a:	1ad3      	subs	r3, r2, r3
 8003c8c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003c90:	4293      	cmp	r3, r2
 8003c92:	d901      	bls.n	8003c98 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003c94:	2303      	movs	r3, #3
 8003c96:	e09b      	b.n	8003dd0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003c98:	4b40      	ldr	r3, [pc, #256]	; (8003d9c <HAL_RCC_OscConfig+0x4c4>)
 8003c9a:	6a1b      	ldr	r3, [r3, #32]
 8003c9c:	f003 0302 	and.w	r3, r3, #2
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d1ee      	bne.n	8003c82 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003ca4:	7dfb      	ldrb	r3, [r7, #23]
 8003ca6:	2b01      	cmp	r3, #1
 8003ca8:	d105      	bne.n	8003cb6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003caa:	4b3c      	ldr	r3, [pc, #240]	; (8003d9c <HAL_RCC_OscConfig+0x4c4>)
 8003cac:	69db      	ldr	r3, [r3, #28]
 8003cae:	4a3b      	ldr	r2, [pc, #236]	; (8003d9c <HAL_RCC_OscConfig+0x4c4>)
 8003cb0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003cb4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	69db      	ldr	r3, [r3, #28]
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	f000 8087 	beq.w	8003dce <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003cc0:	4b36      	ldr	r3, [pc, #216]	; (8003d9c <HAL_RCC_OscConfig+0x4c4>)
 8003cc2:	685b      	ldr	r3, [r3, #4]
 8003cc4:	f003 030c 	and.w	r3, r3, #12
 8003cc8:	2b08      	cmp	r3, #8
 8003cca:	d061      	beq.n	8003d90 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	69db      	ldr	r3, [r3, #28]
 8003cd0:	2b02      	cmp	r3, #2
 8003cd2:	d146      	bne.n	8003d62 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003cd4:	4b33      	ldr	r3, [pc, #204]	; (8003da4 <HAL_RCC_OscConfig+0x4cc>)
 8003cd6:	2200      	movs	r2, #0
 8003cd8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003cda:	f7fe fded 	bl	80028b8 <HAL_GetTick>
 8003cde:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003ce0:	e008      	b.n	8003cf4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ce2:	f7fe fde9 	bl	80028b8 <HAL_GetTick>
 8003ce6:	4602      	mov	r2, r0
 8003ce8:	693b      	ldr	r3, [r7, #16]
 8003cea:	1ad3      	subs	r3, r2, r3
 8003cec:	2b02      	cmp	r3, #2
 8003cee:	d901      	bls.n	8003cf4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003cf0:	2303      	movs	r3, #3
 8003cf2:	e06d      	b.n	8003dd0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003cf4:	4b29      	ldr	r3, [pc, #164]	; (8003d9c <HAL_RCC_OscConfig+0x4c4>)
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d1f0      	bne.n	8003ce2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	6a1b      	ldr	r3, [r3, #32]
 8003d04:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003d08:	d108      	bne.n	8003d1c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003d0a:	4b24      	ldr	r3, [pc, #144]	; (8003d9c <HAL_RCC_OscConfig+0x4c4>)
 8003d0c:	685b      	ldr	r3, [r3, #4]
 8003d0e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	689b      	ldr	r3, [r3, #8]
 8003d16:	4921      	ldr	r1, [pc, #132]	; (8003d9c <HAL_RCC_OscConfig+0x4c4>)
 8003d18:	4313      	orrs	r3, r2
 8003d1a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003d1c:	4b1f      	ldr	r3, [pc, #124]	; (8003d9c <HAL_RCC_OscConfig+0x4c4>)
 8003d1e:	685b      	ldr	r3, [r3, #4]
 8003d20:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	6a19      	ldr	r1, [r3, #32]
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d2c:	430b      	orrs	r3, r1
 8003d2e:	491b      	ldr	r1, [pc, #108]	; (8003d9c <HAL_RCC_OscConfig+0x4c4>)
 8003d30:	4313      	orrs	r3, r2
 8003d32:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003d34:	4b1b      	ldr	r3, [pc, #108]	; (8003da4 <HAL_RCC_OscConfig+0x4cc>)
 8003d36:	2201      	movs	r2, #1
 8003d38:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d3a:	f7fe fdbd 	bl	80028b8 <HAL_GetTick>
 8003d3e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003d40:	e008      	b.n	8003d54 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d42:	f7fe fdb9 	bl	80028b8 <HAL_GetTick>
 8003d46:	4602      	mov	r2, r0
 8003d48:	693b      	ldr	r3, [r7, #16]
 8003d4a:	1ad3      	subs	r3, r2, r3
 8003d4c:	2b02      	cmp	r3, #2
 8003d4e:	d901      	bls.n	8003d54 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003d50:	2303      	movs	r3, #3
 8003d52:	e03d      	b.n	8003dd0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003d54:	4b11      	ldr	r3, [pc, #68]	; (8003d9c <HAL_RCC_OscConfig+0x4c4>)
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d0f0      	beq.n	8003d42 <HAL_RCC_OscConfig+0x46a>
 8003d60:	e035      	b.n	8003dce <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d62:	4b10      	ldr	r3, [pc, #64]	; (8003da4 <HAL_RCC_OscConfig+0x4cc>)
 8003d64:	2200      	movs	r2, #0
 8003d66:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d68:	f7fe fda6 	bl	80028b8 <HAL_GetTick>
 8003d6c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003d6e:	e008      	b.n	8003d82 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d70:	f7fe fda2 	bl	80028b8 <HAL_GetTick>
 8003d74:	4602      	mov	r2, r0
 8003d76:	693b      	ldr	r3, [r7, #16]
 8003d78:	1ad3      	subs	r3, r2, r3
 8003d7a:	2b02      	cmp	r3, #2
 8003d7c:	d901      	bls.n	8003d82 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003d7e:	2303      	movs	r3, #3
 8003d80:	e026      	b.n	8003dd0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003d82:	4b06      	ldr	r3, [pc, #24]	; (8003d9c <HAL_RCC_OscConfig+0x4c4>)
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d1f0      	bne.n	8003d70 <HAL_RCC_OscConfig+0x498>
 8003d8e:	e01e      	b.n	8003dce <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	69db      	ldr	r3, [r3, #28]
 8003d94:	2b01      	cmp	r3, #1
 8003d96:	d107      	bne.n	8003da8 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003d98:	2301      	movs	r3, #1
 8003d9a:	e019      	b.n	8003dd0 <HAL_RCC_OscConfig+0x4f8>
 8003d9c:	40021000 	.word	0x40021000
 8003da0:	40007000 	.word	0x40007000
 8003da4:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003da8:	4b0b      	ldr	r3, [pc, #44]	; (8003dd8 <HAL_RCC_OscConfig+0x500>)
 8003daa:	685b      	ldr	r3, [r3, #4]
 8003dac:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	6a1b      	ldr	r3, [r3, #32]
 8003db8:	429a      	cmp	r2, r3
 8003dba:	d106      	bne.n	8003dca <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003dc6:	429a      	cmp	r2, r3
 8003dc8:	d001      	beq.n	8003dce <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8003dca:	2301      	movs	r3, #1
 8003dcc:	e000      	b.n	8003dd0 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003dce:	2300      	movs	r3, #0
}
 8003dd0:	4618      	mov	r0, r3
 8003dd2:	3718      	adds	r7, #24
 8003dd4:	46bd      	mov	sp, r7
 8003dd6:	bd80      	pop	{r7, pc}
 8003dd8:	40021000 	.word	0x40021000

08003ddc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003ddc:	b580      	push	{r7, lr}
 8003dde:	b084      	sub	sp, #16
 8003de0:	af00      	add	r7, sp, #0
 8003de2:	6078      	str	r0, [r7, #4]
 8003de4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d101      	bne.n	8003df0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003dec:	2301      	movs	r3, #1
 8003dee:	e0d0      	b.n	8003f92 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003df0:	4b6a      	ldr	r3, [pc, #424]	; (8003f9c <HAL_RCC_ClockConfig+0x1c0>)
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	f003 0307 	and.w	r3, r3, #7
 8003df8:	683a      	ldr	r2, [r7, #0]
 8003dfa:	429a      	cmp	r2, r3
 8003dfc:	d910      	bls.n	8003e20 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003dfe:	4b67      	ldr	r3, [pc, #412]	; (8003f9c <HAL_RCC_ClockConfig+0x1c0>)
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	f023 0207 	bic.w	r2, r3, #7
 8003e06:	4965      	ldr	r1, [pc, #404]	; (8003f9c <HAL_RCC_ClockConfig+0x1c0>)
 8003e08:	683b      	ldr	r3, [r7, #0]
 8003e0a:	4313      	orrs	r3, r2
 8003e0c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e0e:	4b63      	ldr	r3, [pc, #396]	; (8003f9c <HAL_RCC_ClockConfig+0x1c0>)
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	f003 0307 	and.w	r3, r3, #7
 8003e16:	683a      	ldr	r2, [r7, #0]
 8003e18:	429a      	cmp	r2, r3
 8003e1a:	d001      	beq.n	8003e20 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003e1c:	2301      	movs	r3, #1
 8003e1e:	e0b8      	b.n	8003f92 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	f003 0302 	and.w	r3, r3, #2
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d020      	beq.n	8003e6e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	f003 0304 	and.w	r3, r3, #4
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d005      	beq.n	8003e44 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003e38:	4b59      	ldr	r3, [pc, #356]	; (8003fa0 <HAL_RCC_ClockConfig+0x1c4>)
 8003e3a:	685b      	ldr	r3, [r3, #4]
 8003e3c:	4a58      	ldr	r2, [pc, #352]	; (8003fa0 <HAL_RCC_ClockConfig+0x1c4>)
 8003e3e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003e42:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	f003 0308 	and.w	r3, r3, #8
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d005      	beq.n	8003e5c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003e50:	4b53      	ldr	r3, [pc, #332]	; (8003fa0 <HAL_RCC_ClockConfig+0x1c4>)
 8003e52:	685b      	ldr	r3, [r3, #4]
 8003e54:	4a52      	ldr	r2, [pc, #328]	; (8003fa0 <HAL_RCC_ClockConfig+0x1c4>)
 8003e56:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8003e5a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003e5c:	4b50      	ldr	r3, [pc, #320]	; (8003fa0 <HAL_RCC_ClockConfig+0x1c4>)
 8003e5e:	685b      	ldr	r3, [r3, #4]
 8003e60:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	689b      	ldr	r3, [r3, #8]
 8003e68:	494d      	ldr	r1, [pc, #308]	; (8003fa0 <HAL_RCC_ClockConfig+0x1c4>)
 8003e6a:	4313      	orrs	r3, r2
 8003e6c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	f003 0301 	and.w	r3, r3, #1
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d040      	beq.n	8003efc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	685b      	ldr	r3, [r3, #4]
 8003e7e:	2b01      	cmp	r3, #1
 8003e80:	d107      	bne.n	8003e92 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e82:	4b47      	ldr	r3, [pc, #284]	; (8003fa0 <HAL_RCC_ClockConfig+0x1c4>)
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d115      	bne.n	8003eba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003e8e:	2301      	movs	r3, #1
 8003e90:	e07f      	b.n	8003f92 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	685b      	ldr	r3, [r3, #4]
 8003e96:	2b02      	cmp	r3, #2
 8003e98:	d107      	bne.n	8003eaa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003e9a:	4b41      	ldr	r3, [pc, #260]	; (8003fa0 <HAL_RCC_ClockConfig+0x1c4>)
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d109      	bne.n	8003eba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003ea6:	2301      	movs	r3, #1
 8003ea8:	e073      	b.n	8003f92 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003eaa:	4b3d      	ldr	r3, [pc, #244]	; (8003fa0 <HAL_RCC_ClockConfig+0x1c4>)
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	f003 0302 	and.w	r3, r3, #2
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d101      	bne.n	8003eba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003eb6:	2301      	movs	r3, #1
 8003eb8:	e06b      	b.n	8003f92 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003eba:	4b39      	ldr	r3, [pc, #228]	; (8003fa0 <HAL_RCC_ClockConfig+0x1c4>)
 8003ebc:	685b      	ldr	r3, [r3, #4]
 8003ebe:	f023 0203 	bic.w	r2, r3, #3
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	685b      	ldr	r3, [r3, #4]
 8003ec6:	4936      	ldr	r1, [pc, #216]	; (8003fa0 <HAL_RCC_ClockConfig+0x1c4>)
 8003ec8:	4313      	orrs	r3, r2
 8003eca:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003ecc:	f7fe fcf4 	bl	80028b8 <HAL_GetTick>
 8003ed0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003ed2:	e00a      	b.n	8003eea <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003ed4:	f7fe fcf0 	bl	80028b8 <HAL_GetTick>
 8003ed8:	4602      	mov	r2, r0
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	1ad3      	subs	r3, r2, r3
 8003ede:	f241 3288 	movw	r2, #5000	; 0x1388
 8003ee2:	4293      	cmp	r3, r2
 8003ee4:	d901      	bls.n	8003eea <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003ee6:	2303      	movs	r3, #3
 8003ee8:	e053      	b.n	8003f92 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003eea:	4b2d      	ldr	r3, [pc, #180]	; (8003fa0 <HAL_RCC_ClockConfig+0x1c4>)
 8003eec:	685b      	ldr	r3, [r3, #4]
 8003eee:	f003 020c 	and.w	r2, r3, #12
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	685b      	ldr	r3, [r3, #4]
 8003ef6:	009b      	lsls	r3, r3, #2
 8003ef8:	429a      	cmp	r2, r3
 8003efa:	d1eb      	bne.n	8003ed4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003efc:	4b27      	ldr	r3, [pc, #156]	; (8003f9c <HAL_RCC_ClockConfig+0x1c0>)
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	f003 0307 	and.w	r3, r3, #7
 8003f04:	683a      	ldr	r2, [r7, #0]
 8003f06:	429a      	cmp	r2, r3
 8003f08:	d210      	bcs.n	8003f2c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f0a:	4b24      	ldr	r3, [pc, #144]	; (8003f9c <HAL_RCC_ClockConfig+0x1c0>)
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	f023 0207 	bic.w	r2, r3, #7
 8003f12:	4922      	ldr	r1, [pc, #136]	; (8003f9c <HAL_RCC_ClockConfig+0x1c0>)
 8003f14:	683b      	ldr	r3, [r7, #0]
 8003f16:	4313      	orrs	r3, r2
 8003f18:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f1a:	4b20      	ldr	r3, [pc, #128]	; (8003f9c <HAL_RCC_ClockConfig+0x1c0>)
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	f003 0307 	and.w	r3, r3, #7
 8003f22:	683a      	ldr	r2, [r7, #0]
 8003f24:	429a      	cmp	r2, r3
 8003f26:	d001      	beq.n	8003f2c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003f28:	2301      	movs	r3, #1
 8003f2a:	e032      	b.n	8003f92 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	f003 0304 	and.w	r3, r3, #4
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d008      	beq.n	8003f4a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003f38:	4b19      	ldr	r3, [pc, #100]	; (8003fa0 <HAL_RCC_ClockConfig+0x1c4>)
 8003f3a:	685b      	ldr	r3, [r3, #4]
 8003f3c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	68db      	ldr	r3, [r3, #12]
 8003f44:	4916      	ldr	r1, [pc, #88]	; (8003fa0 <HAL_RCC_ClockConfig+0x1c4>)
 8003f46:	4313      	orrs	r3, r2
 8003f48:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	f003 0308 	and.w	r3, r3, #8
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d009      	beq.n	8003f6a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003f56:	4b12      	ldr	r3, [pc, #72]	; (8003fa0 <HAL_RCC_ClockConfig+0x1c4>)
 8003f58:	685b      	ldr	r3, [r3, #4]
 8003f5a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	691b      	ldr	r3, [r3, #16]
 8003f62:	00db      	lsls	r3, r3, #3
 8003f64:	490e      	ldr	r1, [pc, #56]	; (8003fa0 <HAL_RCC_ClockConfig+0x1c4>)
 8003f66:	4313      	orrs	r3, r2
 8003f68:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003f6a:	f000 f821 	bl	8003fb0 <HAL_RCC_GetSysClockFreq>
 8003f6e:	4602      	mov	r2, r0
 8003f70:	4b0b      	ldr	r3, [pc, #44]	; (8003fa0 <HAL_RCC_ClockConfig+0x1c4>)
 8003f72:	685b      	ldr	r3, [r3, #4]
 8003f74:	091b      	lsrs	r3, r3, #4
 8003f76:	f003 030f 	and.w	r3, r3, #15
 8003f7a:	490a      	ldr	r1, [pc, #40]	; (8003fa4 <HAL_RCC_ClockConfig+0x1c8>)
 8003f7c:	5ccb      	ldrb	r3, [r1, r3]
 8003f7e:	fa22 f303 	lsr.w	r3, r2, r3
 8003f82:	4a09      	ldr	r2, [pc, #36]	; (8003fa8 <HAL_RCC_ClockConfig+0x1cc>)
 8003f84:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003f86:	4b09      	ldr	r3, [pc, #36]	; (8003fac <HAL_RCC_ClockConfig+0x1d0>)
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	4618      	mov	r0, r3
 8003f8c:	f7fe f92c 	bl	80021e8 <HAL_InitTick>

  return HAL_OK;
 8003f90:	2300      	movs	r3, #0
}
 8003f92:	4618      	mov	r0, r3
 8003f94:	3710      	adds	r7, #16
 8003f96:	46bd      	mov	sp, r7
 8003f98:	bd80      	pop	{r7, pc}
 8003f9a:	bf00      	nop
 8003f9c:	40022000 	.word	0x40022000
 8003fa0:	40021000 	.word	0x40021000
 8003fa4:	08006b78 	.word	0x08006b78
 8003fa8:	20000080 	.word	0x20000080
 8003fac:	20000084 	.word	0x20000084

08003fb0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003fb0:	b480      	push	{r7}
 8003fb2:	b087      	sub	sp, #28
 8003fb4:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003fb6:	2300      	movs	r3, #0
 8003fb8:	60fb      	str	r3, [r7, #12]
 8003fba:	2300      	movs	r3, #0
 8003fbc:	60bb      	str	r3, [r7, #8]
 8003fbe:	2300      	movs	r3, #0
 8003fc0:	617b      	str	r3, [r7, #20]
 8003fc2:	2300      	movs	r3, #0
 8003fc4:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003fc6:	2300      	movs	r3, #0
 8003fc8:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003fca:	4b1e      	ldr	r3, [pc, #120]	; (8004044 <HAL_RCC_GetSysClockFreq+0x94>)
 8003fcc:	685b      	ldr	r3, [r3, #4]
 8003fce:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	f003 030c 	and.w	r3, r3, #12
 8003fd6:	2b04      	cmp	r3, #4
 8003fd8:	d002      	beq.n	8003fe0 <HAL_RCC_GetSysClockFreq+0x30>
 8003fda:	2b08      	cmp	r3, #8
 8003fdc:	d003      	beq.n	8003fe6 <HAL_RCC_GetSysClockFreq+0x36>
 8003fde:	e027      	b.n	8004030 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003fe0:	4b19      	ldr	r3, [pc, #100]	; (8004048 <HAL_RCC_GetSysClockFreq+0x98>)
 8003fe2:	613b      	str	r3, [r7, #16]
      break;
 8003fe4:	e027      	b.n	8004036 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	0c9b      	lsrs	r3, r3, #18
 8003fea:	f003 030f 	and.w	r3, r3, #15
 8003fee:	4a17      	ldr	r2, [pc, #92]	; (800404c <HAL_RCC_GetSysClockFreq+0x9c>)
 8003ff0:	5cd3      	ldrb	r3, [r2, r3]
 8003ff2:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d010      	beq.n	8004020 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003ffe:	4b11      	ldr	r3, [pc, #68]	; (8004044 <HAL_RCC_GetSysClockFreq+0x94>)
 8004000:	685b      	ldr	r3, [r3, #4]
 8004002:	0c5b      	lsrs	r3, r3, #17
 8004004:	f003 0301 	and.w	r3, r3, #1
 8004008:	4a11      	ldr	r2, [pc, #68]	; (8004050 <HAL_RCC_GetSysClockFreq+0xa0>)
 800400a:	5cd3      	ldrb	r3, [r2, r3]
 800400c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	4a0d      	ldr	r2, [pc, #52]	; (8004048 <HAL_RCC_GetSysClockFreq+0x98>)
 8004012:	fb03 f202 	mul.w	r2, r3, r2
 8004016:	68bb      	ldr	r3, [r7, #8]
 8004018:	fbb2 f3f3 	udiv	r3, r2, r3
 800401c:	617b      	str	r3, [r7, #20]
 800401e:	e004      	b.n	800402a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	4a0c      	ldr	r2, [pc, #48]	; (8004054 <HAL_RCC_GetSysClockFreq+0xa4>)
 8004024:	fb02 f303 	mul.w	r3, r2, r3
 8004028:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800402a:	697b      	ldr	r3, [r7, #20]
 800402c:	613b      	str	r3, [r7, #16]
      break;
 800402e:	e002      	b.n	8004036 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004030:	4b05      	ldr	r3, [pc, #20]	; (8004048 <HAL_RCC_GetSysClockFreq+0x98>)
 8004032:	613b      	str	r3, [r7, #16]
      break;
 8004034:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004036:	693b      	ldr	r3, [r7, #16]
}
 8004038:	4618      	mov	r0, r3
 800403a:	371c      	adds	r7, #28
 800403c:	46bd      	mov	sp, r7
 800403e:	bc80      	pop	{r7}
 8004040:	4770      	bx	lr
 8004042:	bf00      	nop
 8004044:	40021000 	.word	0x40021000
 8004048:	007a1200 	.word	0x007a1200
 800404c:	08006b90 	.word	0x08006b90
 8004050:	08006ba0 	.word	0x08006ba0
 8004054:	003d0900 	.word	0x003d0900

08004058 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004058:	b480      	push	{r7}
 800405a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800405c:	4b02      	ldr	r3, [pc, #8]	; (8004068 <HAL_RCC_GetHCLKFreq+0x10>)
 800405e:	681b      	ldr	r3, [r3, #0]
}
 8004060:	4618      	mov	r0, r3
 8004062:	46bd      	mov	sp, r7
 8004064:	bc80      	pop	{r7}
 8004066:	4770      	bx	lr
 8004068:	20000080 	.word	0x20000080

0800406c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800406c:	b580      	push	{r7, lr}
 800406e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004070:	f7ff fff2 	bl	8004058 <HAL_RCC_GetHCLKFreq>
 8004074:	4602      	mov	r2, r0
 8004076:	4b05      	ldr	r3, [pc, #20]	; (800408c <HAL_RCC_GetPCLK1Freq+0x20>)
 8004078:	685b      	ldr	r3, [r3, #4]
 800407a:	0a1b      	lsrs	r3, r3, #8
 800407c:	f003 0307 	and.w	r3, r3, #7
 8004080:	4903      	ldr	r1, [pc, #12]	; (8004090 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004082:	5ccb      	ldrb	r3, [r1, r3]
 8004084:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004088:	4618      	mov	r0, r3
 800408a:	bd80      	pop	{r7, pc}
 800408c:	40021000 	.word	0x40021000
 8004090:	08006b88 	.word	0x08006b88

08004094 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004094:	b580      	push	{r7, lr}
 8004096:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004098:	f7ff ffde 	bl	8004058 <HAL_RCC_GetHCLKFreq>
 800409c:	4602      	mov	r2, r0
 800409e:	4b05      	ldr	r3, [pc, #20]	; (80040b4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80040a0:	685b      	ldr	r3, [r3, #4]
 80040a2:	0adb      	lsrs	r3, r3, #11
 80040a4:	f003 0307 	and.w	r3, r3, #7
 80040a8:	4903      	ldr	r1, [pc, #12]	; (80040b8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80040aa:	5ccb      	ldrb	r3, [r1, r3]
 80040ac:	fa22 f303 	lsr.w	r3, r2, r3
}
 80040b0:	4618      	mov	r0, r3
 80040b2:	bd80      	pop	{r7, pc}
 80040b4:	40021000 	.word	0x40021000
 80040b8:	08006b88 	.word	0x08006b88

080040bc <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80040bc:	b480      	push	{r7}
 80040be:	b083      	sub	sp, #12
 80040c0:	af00      	add	r7, sp, #0
 80040c2:	6078      	str	r0, [r7, #4]
 80040c4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	220f      	movs	r2, #15
 80040ca:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80040cc:	4b11      	ldr	r3, [pc, #68]	; (8004114 <HAL_RCC_GetClockConfig+0x58>)
 80040ce:	685b      	ldr	r3, [r3, #4]
 80040d0:	f003 0203 	and.w	r2, r3, #3
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80040d8:	4b0e      	ldr	r3, [pc, #56]	; (8004114 <HAL_RCC_GetClockConfig+0x58>)
 80040da:	685b      	ldr	r3, [r3, #4]
 80040dc:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80040e4:	4b0b      	ldr	r3, [pc, #44]	; (8004114 <HAL_RCC_GetClockConfig+0x58>)
 80040e6:	685b      	ldr	r3, [r3, #4]
 80040e8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 80040f0:	4b08      	ldr	r3, [pc, #32]	; (8004114 <HAL_RCC_GetClockConfig+0x58>)
 80040f2:	685b      	ldr	r3, [r3, #4]
 80040f4:	08db      	lsrs	r3, r3, #3
 80040f6:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80040fe:	4b06      	ldr	r3, [pc, #24]	; (8004118 <HAL_RCC_GetClockConfig+0x5c>)
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	f003 0207 	and.w	r2, r3, #7
 8004106:	683b      	ldr	r3, [r7, #0]
 8004108:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 800410a:	bf00      	nop
 800410c:	370c      	adds	r7, #12
 800410e:	46bd      	mov	sp, r7
 8004110:	bc80      	pop	{r7}
 8004112:	4770      	bx	lr
 8004114:	40021000 	.word	0x40021000
 8004118:	40022000 	.word	0x40022000

0800411c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800411c:	b480      	push	{r7}
 800411e:	b085      	sub	sp, #20
 8004120:	af00      	add	r7, sp, #0
 8004122:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004124:	4b0a      	ldr	r3, [pc, #40]	; (8004150 <RCC_Delay+0x34>)
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	4a0a      	ldr	r2, [pc, #40]	; (8004154 <RCC_Delay+0x38>)
 800412a:	fba2 2303 	umull	r2, r3, r2, r3
 800412e:	0a5b      	lsrs	r3, r3, #9
 8004130:	687a      	ldr	r2, [r7, #4]
 8004132:	fb02 f303 	mul.w	r3, r2, r3
 8004136:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004138:	bf00      	nop
  }
  while (Delay --);
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	1e5a      	subs	r2, r3, #1
 800413e:	60fa      	str	r2, [r7, #12]
 8004140:	2b00      	cmp	r3, #0
 8004142:	d1f9      	bne.n	8004138 <RCC_Delay+0x1c>
}
 8004144:	bf00      	nop
 8004146:	bf00      	nop
 8004148:	3714      	adds	r7, #20
 800414a:	46bd      	mov	sp, r7
 800414c:	bc80      	pop	{r7}
 800414e:	4770      	bx	lr
 8004150:	20000080 	.word	0x20000080
 8004154:	10624dd3 	.word	0x10624dd3

08004158 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004158:	b580      	push	{r7, lr}
 800415a:	b082      	sub	sp, #8
 800415c:	af00      	add	r7, sp, #0
 800415e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	2b00      	cmp	r3, #0
 8004164:	d101      	bne.n	800416a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004166:	2301      	movs	r3, #1
 8004168:	e041      	b.n	80041ee <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004170:	b2db      	uxtb	r3, r3
 8004172:	2b00      	cmp	r3, #0
 8004174:	d106      	bne.n	8004184 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	2200      	movs	r2, #0
 800417a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800417e:	6878      	ldr	r0, [r7, #4]
 8004180:	f7fe fa4c 	bl	800261c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	2202      	movs	r2, #2
 8004188:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681a      	ldr	r2, [r3, #0]
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	3304      	adds	r3, #4
 8004194:	4619      	mov	r1, r3
 8004196:	4610      	mov	r0, r2
 8004198:	f000 fcba 	bl	8004b10 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	2201      	movs	r2, #1
 80041a0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	2201      	movs	r2, #1
 80041a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	2201      	movs	r2, #1
 80041b0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	2201      	movs	r2, #1
 80041b8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	2201      	movs	r2, #1
 80041c0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	2201      	movs	r2, #1
 80041c8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	2201      	movs	r2, #1
 80041d0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	2201      	movs	r2, #1
 80041d8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	2201      	movs	r2, #1
 80041e0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	2201      	movs	r2, #1
 80041e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80041ec:	2300      	movs	r3, #0
}
 80041ee:	4618      	mov	r0, r3
 80041f0:	3708      	adds	r7, #8
 80041f2:	46bd      	mov	sp, r7
 80041f4:	bd80      	pop	{r7, pc}

080041f6 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 80041f6:	b480      	push	{r7}
 80041f8:	b083      	sub	sp, #12
 80041fa:	af00      	add	r7, sp, #0
 80041fc:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	6a1a      	ldr	r2, [r3, #32]
 8004204:	f241 1311 	movw	r3, #4369	; 0x1111
 8004208:	4013      	ands	r3, r2
 800420a:	2b00      	cmp	r3, #0
 800420c:	d10f      	bne.n	800422e <HAL_TIM_Base_Stop+0x38>
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	6a1a      	ldr	r2, [r3, #32]
 8004214:	f240 4344 	movw	r3, #1092	; 0x444
 8004218:	4013      	ands	r3, r2
 800421a:	2b00      	cmp	r3, #0
 800421c:	d107      	bne.n	800422e <HAL_TIM_Base_Stop+0x38>
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	681a      	ldr	r2, [r3, #0]
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	f022 0201 	bic.w	r2, r2, #1
 800422c:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	2201      	movs	r2, #1
 8004232:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8004236:	2300      	movs	r3, #0
}
 8004238:	4618      	mov	r0, r3
 800423a:	370c      	adds	r7, #12
 800423c:	46bd      	mov	sp, r7
 800423e:	bc80      	pop	{r7}
 8004240:	4770      	bx	lr
	...

08004244 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004244:	b480      	push	{r7}
 8004246:	b085      	sub	sp, #20
 8004248:	af00      	add	r7, sp, #0
 800424a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004252:	b2db      	uxtb	r3, r3
 8004254:	2b01      	cmp	r3, #1
 8004256:	d001      	beq.n	800425c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004258:	2301      	movs	r3, #1
 800425a:	e03a      	b.n	80042d2 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	2202      	movs	r2, #2
 8004260:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	68da      	ldr	r2, [r3, #12]
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	f042 0201 	orr.w	r2, r2, #1
 8004272:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	4a18      	ldr	r2, [pc, #96]	; (80042dc <HAL_TIM_Base_Start_IT+0x98>)
 800427a:	4293      	cmp	r3, r2
 800427c:	d00e      	beq.n	800429c <HAL_TIM_Base_Start_IT+0x58>
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004286:	d009      	beq.n	800429c <HAL_TIM_Base_Start_IT+0x58>
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	4a14      	ldr	r2, [pc, #80]	; (80042e0 <HAL_TIM_Base_Start_IT+0x9c>)
 800428e:	4293      	cmp	r3, r2
 8004290:	d004      	beq.n	800429c <HAL_TIM_Base_Start_IT+0x58>
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	4a13      	ldr	r2, [pc, #76]	; (80042e4 <HAL_TIM_Base_Start_IT+0xa0>)
 8004298:	4293      	cmp	r3, r2
 800429a:	d111      	bne.n	80042c0 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	689b      	ldr	r3, [r3, #8]
 80042a2:	f003 0307 	and.w	r3, r3, #7
 80042a6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	2b06      	cmp	r3, #6
 80042ac:	d010      	beq.n	80042d0 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	681a      	ldr	r2, [r3, #0]
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	f042 0201 	orr.w	r2, r2, #1
 80042bc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80042be:	e007      	b.n	80042d0 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	681a      	ldr	r2, [r3, #0]
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	f042 0201 	orr.w	r2, r2, #1
 80042ce:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80042d0:	2300      	movs	r3, #0
}
 80042d2:	4618      	mov	r0, r3
 80042d4:	3714      	adds	r7, #20
 80042d6:	46bd      	mov	sp, r7
 80042d8:	bc80      	pop	{r7}
 80042da:	4770      	bx	lr
 80042dc:	40012c00 	.word	0x40012c00
 80042e0:	40000400 	.word	0x40000400
 80042e4:	40000800 	.word	0x40000800

080042e8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80042e8:	b580      	push	{r7, lr}
 80042ea:	b082      	sub	sp, #8
 80042ec:	af00      	add	r7, sp, #0
 80042ee:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d101      	bne.n	80042fa <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80042f6:	2301      	movs	r3, #1
 80042f8:	e041      	b.n	800437e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004300:	b2db      	uxtb	r3, r3
 8004302:	2b00      	cmp	r3, #0
 8004304:	d106      	bne.n	8004314 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	2200      	movs	r2, #0
 800430a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800430e:	6878      	ldr	r0, [r7, #4]
 8004310:	f000 f839 	bl	8004386 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	2202      	movs	r2, #2
 8004318:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	681a      	ldr	r2, [r3, #0]
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	3304      	adds	r3, #4
 8004324:	4619      	mov	r1, r3
 8004326:	4610      	mov	r0, r2
 8004328:	f000 fbf2 	bl	8004b10 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	2201      	movs	r2, #1
 8004330:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	2201      	movs	r2, #1
 8004338:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	2201      	movs	r2, #1
 8004340:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	2201      	movs	r2, #1
 8004348:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	2201      	movs	r2, #1
 8004350:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	2201      	movs	r2, #1
 8004358:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	2201      	movs	r2, #1
 8004360:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	2201      	movs	r2, #1
 8004368:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	2201      	movs	r2, #1
 8004370:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	2201      	movs	r2, #1
 8004378:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800437c:	2300      	movs	r3, #0
}
 800437e:	4618      	mov	r0, r3
 8004380:	3708      	adds	r7, #8
 8004382:	46bd      	mov	sp, r7
 8004384:	bd80      	pop	{r7, pc}

08004386 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004386:	b480      	push	{r7}
 8004388:	b083      	sub	sp, #12
 800438a:	af00      	add	r7, sp, #0
 800438c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800438e:	bf00      	nop
 8004390:	370c      	adds	r7, #12
 8004392:	46bd      	mov	sp, r7
 8004394:	bc80      	pop	{r7}
 8004396:	4770      	bx	lr

08004398 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004398:	b580      	push	{r7, lr}
 800439a:	b084      	sub	sp, #16
 800439c:	af00      	add	r7, sp, #0
 800439e:	6078      	str	r0, [r7, #4]
 80043a0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80043a2:	683b      	ldr	r3, [r7, #0]
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d109      	bne.n	80043bc <HAL_TIM_PWM_Start+0x24>
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80043ae:	b2db      	uxtb	r3, r3
 80043b0:	2b01      	cmp	r3, #1
 80043b2:	bf14      	ite	ne
 80043b4:	2301      	movne	r3, #1
 80043b6:	2300      	moveq	r3, #0
 80043b8:	b2db      	uxtb	r3, r3
 80043ba:	e022      	b.n	8004402 <HAL_TIM_PWM_Start+0x6a>
 80043bc:	683b      	ldr	r3, [r7, #0]
 80043be:	2b04      	cmp	r3, #4
 80043c0:	d109      	bne.n	80043d6 <HAL_TIM_PWM_Start+0x3e>
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80043c8:	b2db      	uxtb	r3, r3
 80043ca:	2b01      	cmp	r3, #1
 80043cc:	bf14      	ite	ne
 80043ce:	2301      	movne	r3, #1
 80043d0:	2300      	moveq	r3, #0
 80043d2:	b2db      	uxtb	r3, r3
 80043d4:	e015      	b.n	8004402 <HAL_TIM_PWM_Start+0x6a>
 80043d6:	683b      	ldr	r3, [r7, #0]
 80043d8:	2b08      	cmp	r3, #8
 80043da:	d109      	bne.n	80043f0 <HAL_TIM_PWM_Start+0x58>
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80043e2:	b2db      	uxtb	r3, r3
 80043e4:	2b01      	cmp	r3, #1
 80043e6:	bf14      	ite	ne
 80043e8:	2301      	movne	r3, #1
 80043ea:	2300      	moveq	r3, #0
 80043ec:	b2db      	uxtb	r3, r3
 80043ee:	e008      	b.n	8004402 <HAL_TIM_PWM_Start+0x6a>
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80043f6:	b2db      	uxtb	r3, r3
 80043f8:	2b01      	cmp	r3, #1
 80043fa:	bf14      	ite	ne
 80043fc:	2301      	movne	r3, #1
 80043fe:	2300      	moveq	r3, #0
 8004400:	b2db      	uxtb	r3, r3
 8004402:	2b00      	cmp	r3, #0
 8004404:	d001      	beq.n	800440a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8004406:	2301      	movs	r3, #1
 8004408:	e05e      	b.n	80044c8 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800440a:	683b      	ldr	r3, [r7, #0]
 800440c:	2b00      	cmp	r3, #0
 800440e:	d104      	bne.n	800441a <HAL_TIM_PWM_Start+0x82>
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	2202      	movs	r2, #2
 8004414:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004418:	e013      	b.n	8004442 <HAL_TIM_PWM_Start+0xaa>
 800441a:	683b      	ldr	r3, [r7, #0]
 800441c:	2b04      	cmp	r3, #4
 800441e:	d104      	bne.n	800442a <HAL_TIM_PWM_Start+0x92>
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	2202      	movs	r2, #2
 8004424:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004428:	e00b      	b.n	8004442 <HAL_TIM_PWM_Start+0xaa>
 800442a:	683b      	ldr	r3, [r7, #0]
 800442c:	2b08      	cmp	r3, #8
 800442e:	d104      	bne.n	800443a <HAL_TIM_PWM_Start+0xa2>
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	2202      	movs	r2, #2
 8004434:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004438:	e003      	b.n	8004442 <HAL_TIM_PWM_Start+0xaa>
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	2202      	movs	r2, #2
 800443e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	2201      	movs	r2, #1
 8004448:	6839      	ldr	r1, [r7, #0]
 800444a:	4618      	mov	r0, r3
 800444c:	f000 fde0 	bl	8005010 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	4a1e      	ldr	r2, [pc, #120]	; (80044d0 <HAL_TIM_PWM_Start+0x138>)
 8004456:	4293      	cmp	r3, r2
 8004458:	d107      	bne.n	800446a <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004468:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	4a18      	ldr	r2, [pc, #96]	; (80044d0 <HAL_TIM_PWM_Start+0x138>)
 8004470:	4293      	cmp	r3, r2
 8004472:	d00e      	beq.n	8004492 <HAL_TIM_PWM_Start+0xfa>
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800447c:	d009      	beq.n	8004492 <HAL_TIM_PWM_Start+0xfa>
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	4a14      	ldr	r2, [pc, #80]	; (80044d4 <HAL_TIM_PWM_Start+0x13c>)
 8004484:	4293      	cmp	r3, r2
 8004486:	d004      	beq.n	8004492 <HAL_TIM_PWM_Start+0xfa>
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	4a12      	ldr	r2, [pc, #72]	; (80044d8 <HAL_TIM_PWM_Start+0x140>)
 800448e:	4293      	cmp	r3, r2
 8004490:	d111      	bne.n	80044b6 <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	689b      	ldr	r3, [r3, #8]
 8004498:	f003 0307 	and.w	r3, r3, #7
 800449c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	2b06      	cmp	r3, #6
 80044a2:	d010      	beq.n	80044c6 <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	681a      	ldr	r2, [r3, #0]
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	f042 0201 	orr.w	r2, r2, #1
 80044b2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80044b4:	e007      	b.n	80044c6 <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	681a      	ldr	r2, [r3, #0]
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	f042 0201 	orr.w	r2, r2, #1
 80044c4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80044c6:	2300      	movs	r3, #0
}
 80044c8:	4618      	mov	r0, r3
 80044ca:	3710      	adds	r7, #16
 80044cc:	46bd      	mov	sp, r7
 80044ce:	bd80      	pop	{r7, pc}
 80044d0:	40012c00 	.word	0x40012c00
 80044d4:	40000400 	.word	0x40000400
 80044d8:	40000800 	.word	0x40000800

080044dc <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80044dc:	b580      	push	{r7, lr}
 80044de:	b082      	sub	sp, #8
 80044e0:	af00      	add	r7, sp, #0
 80044e2:	6078      	str	r0, [r7, #4]
 80044e4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	2200      	movs	r2, #0
 80044ec:	6839      	ldr	r1, [r7, #0]
 80044ee:	4618      	mov	r0, r3
 80044f0:	f000 fd8e 	bl	8005010 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	4a29      	ldr	r2, [pc, #164]	; (80045a0 <HAL_TIM_PWM_Stop+0xc4>)
 80044fa:	4293      	cmp	r3, r2
 80044fc:	d117      	bne.n	800452e <HAL_TIM_PWM_Stop+0x52>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	6a1a      	ldr	r2, [r3, #32]
 8004504:	f241 1311 	movw	r3, #4369	; 0x1111
 8004508:	4013      	ands	r3, r2
 800450a:	2b00      	cmp	r3, #0
 800450c:	d10f      	bne.n	800452e <HAL_TIM_PWM_Stop+0x52>
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	6a1a      	ldr	r2, [r3, #32]
 8004514:	f240 4344 	movw	r3, #1092	; 0x444
 8004518:	4013      	ands	r3, r2
 800451a:	2b00      	cmp	r3, #0
 800451c:	d107      	bne.n	800452e <HAL_TIM_PWM_Stop+0x52>
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800452c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	6a1a      	ldr	r2, [r3, #32]
 8004534:	f241 1311 	movw	r3, #4369	; 0x1111
 8004538:	4013      	ands	r3, r2
 800453a:	2b00      	cmp	r3, #0
 800453c:	d10f      	bne.n	800455e <HAL_TIM_PWM_Stop+0x82>
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	6a1a      	ldr	r2, [r3, #32]
 8004544:	f240 4344 	movw	r3, #1092	; 0x444
 8004548:	4013      	ands	r3, r2
 800454a:	2b00      	cmp	r3, #0
 800454c:	d107      	bne.n	800455e <HAL_TIM_PWM_Stop+0x82>
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	681a      	ldr	r2, [r3, #0]
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	f022 0201 	bic.w	r2, r2, #1
 800455c:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800455e:	683b      	ldr	r3, [r7, #0]
 8004560:	2b00      	cmp	r3, #0
 8004562:	d104      	bne.n	800456e <HAL_TIM_PWM_Stop+0x92>
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	2201      	movs	r2, #1
 8004568:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800456c:	e013      	b.n	8004596 <HAL_TIM_PWM_Stop+0xba>
 800456e:	683b      	ldr	r3, [r7, #0]
 8004570:	2b04      	cmp	r3, #4
 8004572:	d104      	bne.n	800457e <HAL_TIM_PWM_Stop+0xa2>
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	2201      	movs	r2, #1
 8004578:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800457c:	e00b      	b.n	8004596 <HAL_TIM_PWM_Stop+0xba>
 800457e:	683b      	ldr	r3, [r7, #0]
 8004580:	2b08      	cmp	r3, #8
 8004582:	d104      	bne.n	800458e <HAL_TIM_PWM_Stop+0xb2>
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	2201      	movs	r2, #1
 8004588:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800458c:	e003      	b.n	8004596 <HAL_TIM_PWM_Stop+0xba>
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	2201      	movs	r2, #1
 8004592:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Return function status */
  return HAL_OK;
 8004596:	2300      	movs	r3, #0
}
 8004598:	4618      	mov	r0, r3
 800459a:	3708      	adds	r7, #8
 800459c:	46bd      	mov	sp, r7
 800459e:	bd80      	pop	{r7, pc}
 80045a0:	40012c00 	.word	0x40012c00

080045a4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80045a4:	b580      	push	{r7, lr}
 80045a6:	b082      	sub	sp, #8
 80045a8:	af00      	add	r7, sp, #0
 80045aa:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	691b      	ldr	r3, [r3, #16]
 80045b2:	f003 0302 	and.w	r3, r3, #2
 80045b6:	2b02      	cmp	r3, #2
 80045b8:	d122      	bne.n	8004600 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	68db      	ldr	r3, [r3, #12]
 80045c0:	f003 0302 	and.w	r3, r3, #2
 80045c4:	2b02      	cmp	r3, #2
 80045c6:	d11b      	bne.n	8004600 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	f06f 0202 	mvn.w	r2, #2
 80045d0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	2201      	movs	r2, #1
 80045d6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	699b      	ldr	r3, [r3, #24]
 80045de:	f003 0303 	and.w	r3, r3, #3
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d003      	beq.n	80045ee <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80045e6:	6878      	ldr	r0, [r7, #4]
 80045e8:	f000 fa76 	bl	8004ad8 <HAL_TIM_IC_CaptureCallback>
 80045ec:	e005      	b.n	80045fa <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80045ee:	6878      	ldr	r0, [r7, #4]
 80045f0:	f000 fa69 	bl	8004ac6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80045f4:	6878      	ldr	r0, [r7, #4]
 80045f6:	f000 fa78 	bl	8004aea <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	2200      	movs	r2, #0
 80045fe:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	691b      	ldr	r3, [r3, #16]
 8004606:	f003 0304 	and.w	r3, r3, #4
 800460a:	2b04      	cmp	r3, #4
 800460c:	d122      	bne.n	8004654 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	68db      	ldr	r3, [r3, #12]
 8004614:	f003 0304 	and.w	r3, r3, #4
 8004618:	2b04      	cmp	r3, #4
 800461a:	d11b      	bne.n	8004654 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	f06f 0204 	mvn.w	r2, #4
 8004624:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	2202      	movs	r2, #2
 800462a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	699b      	ldr	r3, [r3, #24]
 8004632:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004636:	2b00      	cmp	r3, #0
 8004638:	d003      	beq.n	8004642 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800463a:	6878      	ldr	r0, [r7, #4]
 800463c:	f000 fa4c 	bl	8004ad8 <HAL_TIM_IC_CaptureCallback>
 8004640:	e005      	b.n	800464e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004642:	6878      	ldr	r0, [r7, #4]
 8004644:	f000 fa3f 	bl	8004ac6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004648:	6878      	ldr	r0, [r7, #4]
 800464a:	f000 fa4e 	bl	8004aea <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	2200      	movs	r2, #0
 8004652:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	691b      	ldr	r3, [r3, #16]
 800465a:	f003 0308 	and.w	r3, r3, #8
 800465e:	2b08      	cmp	r3, #8
 8004660:	d122      	bne.n	80046a8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	68db      	ldr	r3, [r3, #12]
 8004668:	f003 0308 	and.w	r3, r3, #8
 800466c:	2b08      	cmp	r3, #8
 800466e:	d11b      	bne.n	80046a8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	f06f 0208 	mvn.w	r2, #8
 8004678:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	2204      	movs	r2, #4
 800467e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	69db      	ldr	r3, [r3, #28]
 8004686:	f003 0303 	and.w	r3, r3, #3
 800468a:	2b00      	cmp	r3, #0
 800468c:	d003      	beq.n	8004696 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800468e:	6878      	ldr	r0, [r7, #4]
 8004690:	f000 fa22 	bl	8004ad8 <HAL_TIM_IC_CaptureCallback>
 8004694:	e005      	b.n	80046a2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004696:	6878      	ldr	r0, [r7, #4]
 8004698:	f000 fa15 	bl	8004ac6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800469c:	6878      	ldr	r0, [r7, #4]
 800469e:	f000 fa24 	bl	8004aea <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	2200      	movs	r2, #0
 80046a6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	691b      	ldr	r3, [r3, #16]
 80046ae:	f003 0310 	and.w	r3, r3, #16
 80046b2:	2b10      	cmp	r3, #16
 80046b4:	d122      	bne.n	80046fc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	68db      	ldr	r3, [r3, #12]
 80046bc:	f003 0310 	and.w	r3, r3, #16
 80046c0:	2b10      	cmp	r3, #16
 80046c2:	d11b      	bne.n	80046fc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	f06f 0210 	mvn.w	r2, #16
 80046cc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	2208      	movs	r2, #8
 80046d2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	69db      	ldr	r3, [r3, #28]
 80046da:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d003      	beq.n	80046ea <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80046e2:	6878      	ldr	r0, [r7, #4]
 80046e4:	f000 f9f8 	bl	8004ad8 <HAL_TIM_IC_CaptureCallback>
 80046e8:	e005      	b.n	80046f6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80046ea:	6878      	ldr	r0, [r7, #4]
 80046ec:	f000 f9eb 	bl	8004ac6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80046f0:	6878      	ldr	r0, [r7, #4]
 80046f2:	f000 f9fa 	bl	8004aea <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	2200      	movs	r2, #0
 80046fa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	691b      	ldr	r3, [r3, #16]
 8004702:	f003 0301 	and.w	r3, r3, #1
 8004706:	2b01      	cmp	r3, #1
 8004708:	d10e      	bne.n	8004728 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	68db      	ldr	r3, [r3, #12]
 8004710:	f003 0301 	and.w	r3, r3, #1
 8004714:	2b01      	cmp	r3, #1
 8004716:	d107      	bne.n	8004728 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	f06f 0201 	mvn.w	r2, #1
 8004720:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004722:	6878      	ldr	r0, [r7, #4]
 8004724:	f7fd fcd2 	bl	80020cc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	691b      	ldr	r3, [r3, #16]
 800472e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004732:	2b80      	cmp	r3, #128	; 0x80
 8004734:	d10e      	bne.n	8004754 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	68db      	ldr	r3, [r3, #12]
 800473c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004740:	2b80      	cmp	r3, #128	; 0x80
 8004742:	d107      	bne.n	8004754 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800474c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800474e:	6878      	ldr	r0, [r7, #4]
 8004750:	f000 fd3a 	bl	80051c8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	691b      	ldr	r3, [r3, #16]
 800475a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800475e:	2b40      	cmp	r3, #64	; 0x40
 8004760:	d10e      	bne.n	8004780 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	68db      	ldr	r3, [r3, #12]
 8004768:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800476c:	2b40      	cmp	r3, #64	; 0x40
 800476e:	d107      	bne.n	8004780 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004778:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800477a:	6878      	ldr	r0, [r7, #4]
 800477c:	f000 f9be 	bl	8004afc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	691b      	ldr	r3, [r3, #16]
 8004786:	f003 0320 	and.w	r3, r3, #32
 800478a:	2b20      	cmp	r3, #32
 800478c:	d10e      	bne.n	80047ac <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	68db      	ldr	r3, [r3, #12]
 8004794:	f003 0320 	and.w	r3, r3, #32
 8004798:	2b20      	cmp	r3, #32
 800479a:	d107      	bne.n	80047ac <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	f06f 0220 	mvn.w	r2, #32
 80047a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80047a6:	6878      	ldr	r0, [r7, #4]
 80047a8:	f000 fd05 	bl	80051b6 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80047ac:	bf00      	nop
 80047ae:	3708      	adds	r7, #8
 80047b0:	46bd      	mov	sp, r7
 80047b2:	bd80      	pop	{r7, pc}

080047b4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80047b4:	b580      	push	{r7, lr}
 80047b6:	b086      	sub	sp, #24
 80047b8:	af00      	add	r7, sp, #0
 80047ba:	60f8      	str	r0, [r7, #12]
 80047bc:	60b9      	str	r1, [r7, #8]
 80047be:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80047c0:	2300      	movs	r3, #0
 80047c2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80047ca:	2b01      	cmp	r3, #1
 80047cc:	d101      	bne.n	80047d2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80047ce:	2302      	movs	r3, #2
 80047d0:	e0ae      	b.n	8004930 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	2201      	movs	r2, #1
 80047d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	2b0c      	cmp	r3, #12
 80047de:	f200 809f 	bhi.w	8004920 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80047e2:	a201      	add	r2, pc, #4	; (adr r2, 80047e8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80047e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80047e8:	0800481d 	.word	0x0800481d
 80047ec:	08004921 	.word	0x08004921
 80047f0:	08004921 	.word	0x08004921
 80047f4:	08004921 	.word	0x08004921
 80047f8:	0800485d 	.word	0x0800485d
 80047fc:	08004921 	.word	0x08004921
 8004800:	08004921 	.word	0x08004921
 8004804:	08004921 	.word	0x08004921
 8004808:	0800489f 	.word	0x0800489f
 800480c:	08004921 	.word	0x08004921
 8004810:	08004921 	.word	0x08004921
 8004814:	08004921 	.word	0x08004921
 8004818:	080048df 	.word	0x080048df
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	68b9      	ldr	r1, [r7, #8]
 8004822:	4618      	mov	r0, r3
 8004824:	f000 f9d6 	bl	8004bd4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	699a      	ldr	r2, [r3, #24]
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	f042 0208 	orr.w	r2, r2, #8
 8004836:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	699a      	ldr	r2, [r3, #24]
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	f022 0204 	bic.w	r2, r2, #4
 8004846:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	6999      	ldr	r1, [r3, #24]
 800484e:	68bb      	ldr	r3, [r7, #8]
 8004850:	691a      	ldr	r2, [r3, #16]
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	430a      	orrs	r2, r1
 8004858:	619a      	str	r2, [r3, #24]
      break;
 800485a:	e064      	b.n	8004926 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	68b9      	ldr	r1, [r7, #8]
 8004862:	4618      	mov	r0, r3
 8004864:	f000 fa1c 	bl	8004ca0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	699a      	ldr	r2, [r3, #24]
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004876:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	699a      	ldr	r2, [r3, #24]
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004886:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	6999      	ldr	r1, [r3, #24]
 800488e:	68bb      	ldr	r3, [r7, #8]
 8004890:	691b      	ldr	r3, [r3, #16]
 8004892:	021a      	lsls	r2, r3, #8
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	430a      	orrs	r2, r1
 800489a:	619a      	str	r2, [r3, #24]
      break;
 800489c:	e043      	b.n	8004926 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	68b9      	ldr	r1, [r7, #8]
 80048a4:	4618      	mov	r0, r3
 80048a6:	f000 fa65 	bl	8004d74 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	69da      	ldr	r2, [r3, #28]
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	f042 0208 	orr.w	r2, r2, #8
 80048b8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	69da      	ldr	r2, [r3, #28]
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	f022 0204 	bic.w	r2, r2, #4
 80048c8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	69d9      	ldr	r1, [r3, #28]
 80048d0:	68bb      	ldr	r3, [r7, #8]
 80048d2:	691a      	ldr	r2, [r3, #16]
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	430a      	orrs	r2, r1
 80048da:	61da      	str	r2, [r3, #28]
      break;
 80048dc:	e023      	b.n	8004926 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	68b9      	ldr	r1, [r7, #8]
 80048e4:	4618      	mov	r0, r3
 80048e6:	f000 faaf 	bl	8004e48 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	69da      	ldr	r2, [r3, #28]
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80048f8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	69da      	ldr	r2, [r3, #28]
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004908:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	69d9      	ldr	r1, [r3, #28]
 8004910:	68bb      	ldr	r3, [r7, #8]
 8004912:	691b      	ldr	r3, [r3, #16]
 8004914:	021a      	lsls	r2, r3, #8
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	430a      	orrs	r2, r1
 800491c:	61da      	str	r2, [r3, #28]
      break;
 800491e:	e002      	b.n	8004926 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004920:	2301      	movs	r3, #1
 8004922:	75fb      	strb	r3, [r7, #23]
      break;
 8004924:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	2200      	movs	r2, #0
 800492a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800492e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004930:	4618      	mov	r0, r3
 8004932:	3718      	adds	r7, #24
 8004934:	46bd      	mov	sp, r7
 8004936:	bd80      	pop	{r7, pc}

08004938 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004938:	b580      	push	{r7, lr}
 800493a:	b084      	sub	sp, #16
 800493c:	af00      	add	r7, sp, #0
 800493e:	6078      	str	r0, [r7, #4]
 8004940:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004942:	2300      	movs	r3, #0
 8004944:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800494c:	2b01      	cmp	r3, #1
 800494e:	d101      	bne.n	8004954 <HAL_TIM_ConfigClockSource+0x1c>
 8004950:	2302      	movs	r3, #2
 8004952:	e0b4      	b.n	8004abe <HAL_TIM_ConfigClockSource+0x186>
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	2201      	movs	r2, #1
 8004958:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	2202      	movs	r2, #2
 8004960:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	689b      	ldr	r3, [r3, #8]
 800496a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800496c:	68bb      	ldr	r3, [r7, #8]
 800496e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004972:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004974:	68bb      	ldr	r3, [r7, #8]
 8004976:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800497a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	68ba      	ldr	r2, [r7, #8]
 8004982:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004984:	683b      	ldr	r3, [r7, #0]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800498c:	d03e      	beq.n	8004a0c <HAL_TIM_ConfigClockSource+0xd4>
 800498e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004992:	f200 8087 	bhi.w	8004aa4 <HAL_TIM_ConfigClockSource+0x16c>
 8004996:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800499a:	f000 8086 	beq.w	8004aaa <HAL_TIM_ConfigClockSource+0x172>
 800499e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80049a2:	d87f      	bhi.n	8004aa4 <HAL_TIM_ConfigClockSource+0x16c>
 80049a4:	2b70      	cmp	r3, #112	; 0x70
 80049a6:	d01a      	beq.n	80049de <HAL_TIM_ConfigClockSource+0xa6>
 80049a8:	2b70      	cmp	r3, #112	; 0x70
 80049aa:	d87b      	bhi.n	8004aa4 <HAL_TIM_ConfigClockSource+0x16c>
 80049ac:	2b60      	cmp	r3, #96	; 0x60
 80049ae:	d050      	beq.n	8004a52 <HAL_TIM_ConfigClockSource+0x11a>
 80049b0:	2b60      	cmp	r3, #96	; 0x60
 80049b2:	d877      	bhi.n	8004aa4 <HAL_TIM_ConfigClockSource+0x16c>
 80049b4:	2b50      	cmp	r3, #80	; 0x50
 80049b6:	d03c      	beq.n	8004a32 <HAL_TIM_ConfigClockSource+0xfa>
 80049b8:	2b50      	cmp	r3, #80	; 0x50
 80049ba:	d873      	bhi.n	8004aa4 <HAL_TIM_ConfigClockSource+0x16c>
 80049bc:	2b40      	cmp	r3, #64	; 0x40
 80049be:	d058      	beq.n	8004a72 <HAL_TIM_ConfigClockSource+0x13a>
 80049c0:	2b40      	cmp	r3, #64	; 0x40
 80049c2:	d86f      	bhi.n	8004aa4 <HAL_TIM_ConfigClockSource+0x16c>
 80049c4:	2b30      	cmp	r3, #48	; 0x30
 80049c6:	d064      	beq.n	8004a92 <HAL_TIM_ConfigClockSource+0x15a>
 80049c8:	2b30      	cmp	r3, #48	; 0x30
 80049ca:	d86b      	bhi.n	8004aa4 <HAL_TIM_ConfigClockSource+0x16c>
 80049cc:	2b20      	cmp	r3, #32
 80049ce:	d060      	beq.n	8004a92 <HAL_TIM_ConfigClockSource+0x15a>
 80049d0:	2b20      	cmp	r3, #32
 80049d2:	d867      	bhi.n	8004aa4 <HAL_TIM_ConfigClockSource+0x16c>
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d05c      	beq.n	8004a92 <HAL_TIM_ConfigClockSource+0x15a>
 80049d8:	2b10      	cmp	r3, #16
 80049da:	d05a      	beq.n	8004a92 <HAL_TIM_ConfigClockSource+0x15a>
 80049dc:	e062      	b.n	8004aa4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80049e2:	683b      	ldr	r3, [r7, #0]
 80049e4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80049e6:	683b      	ldr	r3, [r7, #0]
 80049e8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80049ea:	683b      	ldr	r3, [r7, #0]
 80049ec:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80049ee:	f000 faf0 	bl	8004fd2 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	689b      	ldr	r3, [r3, #8]
 80049f8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80049fa:	68bb      	ldr	r3, [r7, #8]
 80049fc:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004a00:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	68ba      	ldr	r2, [r7, #8]
 8004a08:	609a      	str	r2, [r3, #8]
      break;
 8004a0a:	e04f      	b.n	8004aac <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004a10:	683b      	ldr	r3, [r7, #0]
 8004a12:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004a14:	683b      	ldr	r3, [r7, #0]
 8004a16:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004a18:	683b      	ldr	r3, [r7, #0]
 8004a1a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004a1c:	f000 fad9 	bl	8004fd2 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	689a      	ldr	r2, [r3, #8]
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004a2e:	609a      	str	r2, [r3, #8]
      break;
 8004a30:	e03c      	b.n	8004aac <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004a36:	683b      	ldr	r3, [r7, #0]
 8004a38:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004a3a:	683b      	ldr	r3, [r7, #0]
 8004a3c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004a3e:	461a      	mov	r2, r3
 8004a40:	f000 fa50 	bl	8004ee4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	2150      	movs	r1, #80	; 0x50
 8004a4a:	4618      	mov	r0, r3
 8004a4c:	f000 faa7 	bl	8004f9e <TIM_ITRx_SetConfig>
      break;
 8004a50:	e02c      	b.n	8004aac <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004a56:	683b      	ldr	r3, [r7, #0]
 8004a58:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004a5a:	683b      	ldr	r3, [r7, #0]
 8004a5c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004a5e:	461a      	mov	r2, r3
 8004a60:	f000 fa6e 	bl	8004f40 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	2160      	movs	r1, #96	; 0x60
 8004a6a:	4618      	mov	r0, r3
 8004a6c:	f000 fa97 	bl	8004f9e <TIM_ITRx_SetConfig>
      break;
 8004a70:	e01c      	b.n	8004aac <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004a76:	683b      	ldr	r3, [r7, #0]
 8004a78:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004a7a:	683b      	ldr	r3, [r7, #0]
 8004a7c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004a7e:	461a      	mov	r2, r3
 8004a80:	f000 fa30 	bl	8004ee4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	2140      	movs	r1, #64	; 0x40
 8004a8a:	4618      	mov	r0, r3
 8004a8c:	f000 fa87 	bl	8004f9e <TIM_ITRx_SetConfig>
      break;
 8004a90:	e00c      	b.n	8004aac <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	681a      	ldr	r2, [r3, #0]
 8004a96:	683b      	ldr	r3, [r7, #0]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	4619      	mov	r1, r3
 8004a9c:	4610      	mov	r0, r2
 8004a9e:	f000 fa7e 	bl	8004f9e <TIM_ITRx_SetConfig>
      break;
 8004aa2:	e003      	b.n	8004aac <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004aa4:	2301      	movs	r3, #1
 8004aa6:	73fb      	strb	r3, [r7, #15]
      break;
 8004aa8:	e000      	b.n	8004aac <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004aaa:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	2201      	movs	r2, #1
 8004ab0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	2200      	movs	r2, #0
 8004ab8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004abc:	7bfb      	ldrb	r3, [r7, #15]
}
 8004abe:	4618      	mov	r0, r3
 8004ac0:	3710      	adds	r7, #16
 8004ac2:	46bd      	mov	sp, r7
 8004ac4:	bd80      	pop	{r7, pc}

08004ac6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004ac6:	b480      	push	{r7}
 8004ac8:	b083      	sub	sp, #12
 8004aca:	af00      	add	r7, sp, #0
 8004acc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004ace:	bf00      	nop
 8004ad0:	370c      	adds	r7, #12
 8004ad2:	46bd      	mov	sp, r7
 8004ad4:	bc80      	pop	{r7}
 8004ad6:	4770      	bx	lr

08004ad8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004ad8:	b480      	push	{r7}
 8004ada:	b083      	sub	sp, #12
 8004adc:	af00      	add	r7, sp, #0
 8004ade:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004ae0:	bf00      	nop
 8004ae2:	370c      	adds	r7, #12
 8004ae4:	46bd      	mov	sp, r7
 8004ae6:	bc80      	pop	{r7}
 8004ae8:	4770      	bx	lr

08004aea <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004aea:	b480      	push	{r7}
 8004aec:	b083      	sub	sp, #12
 8004aee:	af00      	add	r7, sp, #0
 8004af0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004af2:	bf00      	nop
 8004af4:	370c      	adds	r7, #12
 8004af6:	46bd      	mov	sp, r7
 8004af8:	bc80      	pop	{r7}
 8004afa:	4770      	bx	lr

08004afc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004afc:	b480      	push	{r7}
 8004afe:	b083      	sub	sp, #12
 8004b00:	af00      	add	r7, sp, #0
 8004b02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004b04:	bf00      	nop
 8004b06:	370c      	adds	r7, #12
 8004b08:	46bd      	mov	sp, r7
 8004b0a:	bc80      	pop	{r7}
 8004b0c:	4770      	bx	lr
	...

08004b10 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004b10:	b480      	push	{r7}
 8004b12:	b085      	sub	sp, #20
 8004b14:	af00      	add	r7, sp, #0
 8004b16:	6078      	str	r0, [r7, #4]
 8004b18:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	4a29      	ldr	r2, [pc, #164]	; (8004bc8 <TIM_Base_SetConfig+0xb8>)
 8004b24:	4293      	cmp	r3, r2
 8004b26:	d00b      	beq.n	8004b40 <TIM_Base_SetConfig+0x30>
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004b2e:	d007      	beq.n	8004b40 <TIM_Base_SetConfig+0x30>
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	4a26      	ldr	r2, [pc, #152]	; (8004bcc <TIM_Base_SetConfig+0xbc>)
 8004b34:	4293      	cmp	r3, r2
 8004b36:	d003      	beq.n	8004b40 <TIM_Base_SetConfig+0x30>
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	4a25      	ldr	r2, [pc, #148]	; (8004bd0 <TIM_Base_SetConfig+0xc0>)
 8004b3c:	4293      	cmp	r3, r2
 8004b3e:	d108      	bne.n	8004b52 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004b46:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004b48:	683b      	ldr	r3, [r7, #0]
 8004b4a:	685b      	ldr	r3, [r3, #4]
 8004b4c:	68fa      	ldr	r2, [r7, #12]
 8004b4e:	4313      	orrs	r3, r2
 8004b50:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	4a1c      	ldr	r2, [pc, #112]	; (8004bc8 <TIM_Base_SetConfig+0xb8>)
 8004b56:	4293      	cmp	r3, r2
 8004b58:	d00b      	beq.n	8004b72 <TIM_Base_SetConfig+0x62>
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004b60:	d007      	beq.n	8004b72 <TIM_Base_SetConfig+0x62>
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	4a19      	ldr	r2, [pc, #100]	; (8004bcc <TIM_Base_SetConfig+0xbc>)
 8004b66:	4293      	cmp	r3, r2
 8004b68:	d003      	beq.n	8004b72 <TIM_Base_SetConfig+0x62>
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	4a18      	ldr	r2, [pc, #96]	; (8004bd0 <TIM_Base_SetConfig+0xc0>)
 8004b6e:	4293      	cmp	r3, r2
 8004b70:	d108      	bne.n	8004b84 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004b78:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004b7a:	683b      	ldr	r3, [r7, #0]
 8004b7c:	68db      	ldr	r3, [r3, #12]
 8004b7e:	68fa      	ldr	r2, [r7, #12]
 8004b80:	4313      	orrs	r3, r2
 8004b82:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004b8a:	683b      	ldr	r3, [r7, #0]
 8004b8c:	695b      	ldr	r3, [r3, #20]
 8004b8e:	4313      	orrs	r3, r2
 8004b90:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	68fa      	ldr	r2, [r7, #12]
 8004b96:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004b98:	683b      	ldr	r3, [r7, #0]
 8004b9a:	689a      	ldr	r2, [r3, #8]
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004ba0:	683b      	ldr	r3, [r7, #0]
 8004ba2:	681a      	ldr	r2, [r3, #0]
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	4a07      	ldr	r2, [pc, #28]	; (8004bc8 <TIM_Base_SetConfig+0xb8>)
 8004bac:	4293      	cmp	r3, r2
 8004bae:	d103      	bne.n	8004bb8 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004bb0:	683b      	ldr	r3, [r7, #0]
 8004bb2:	691a      	ldr	r2, [r3, #16]
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	2201      	movs	r2, #1
 8004bbc:	615a      	str	r2, [r3, #20]
}
 8004bbe:	bf00      	nop
 8004bc0:	3714      	adds	r7, #20
 8004bc2:	46bd      	mov	sp, r7
 8004bc4:	bc80      	pop	{r7}
 8004bc6:	4770      	bx	lr
 8004bc8:	40012c00 	.word	0x40012c00
 8004bcc:	40000400 	.word	0x40000400
 8004bd0:	40000800 	.word	0x40000800

08004bd4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004bd4:	b480      	push	{r7}
 8004bd6:	b087      	sub	sp, #28
 8004bd8:	af00      	add	r7, sp, #0
 8004bda:	6078      	str	r0, [r7, #4]
 8004bdc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	6a1b      	ldr	r3, [r3, #32]
 8004be2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	6a1b      	ldr	r3, [r3, #32]
 8004be8:	f023 0201 	bic.w	r2, r3, #1
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	685b      	ldr	r3, [r3, #4]
 8004bf4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	699b      	ldr	r3, [r3, #24]
 8004bfa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004c02:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	f023 0303 	bic.w	r3, r3, #3
 8004c0a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004c0c:	683b      	ldr	r3, [r7, #0]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	68fa      	ldr	r2, [r7, #12]
 8004c12:	4313      	orrs	r3, r2
 8004c14:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004c16:	697b      	ldr	r3, [r7, #20]
 8004c18:	f023 0302 	bic.w	r3, r3, #2
 8004c1c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004c1e:	683b      	ldr	r3, [r7, #0]
 8004c20:	689b      	ldr	r3, [r3, #8]
 8004c22:	697a      	ldr	r2, [r7, #20]
 8004c24:	4313      	orrs	r3, r2
 8004c26:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	4a1c      	ldr	r2, [pc, #112]	; (8004c9c <TIM_OC1_SetConfig+0xc8>)
 8004c2c:	4293      	cmp	r3, r2
 8004c2e:	d10c      	bne.n	8004c4a <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004c30:	697b      	ldr	r3, [r7, #20]
 8004c32:	f023 0308 	bic.w	r3, r3, #8
 8004c36:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004c38:	683b      	ldr	r3, [r7, #0]
 8004c3a:	68db      	ldr	r3, [r3, #12]
 8004c3c:	697a      	ldr	r2, [r7, #20]
 8004c3e:	4313      	orrs	r3, r2
 8004c40:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004c42:	697b      	ldr	r3, [r7, #20]
 8004c44:	f023 0304 	bic.w	r3, r3, #4
 8004c48:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	4a13      	ldr	r2, [pc, #76]	; (8004c9c <TIM_OC1_SetConfig+0xc8>)
 8004c4e:	4293      	cmp	r3, r2
 8004c50:	d111      	bne.n	8004c76 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004c52:	693b      	ldr	r3, [r7, #16]
 8004c54:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004c58:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004c5a:	693b      	ldr	r3, [r7, #16]
 8004c5c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004c60:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004c62:	683b      	ldr	r3, [r7, #0]
 8004c64:	695b      	ldr	r3, [r3, #20]
 8004c66:	693a      	ldr	r2, [r7, #16]
 8004c68:	4313      	orrs	r3, r2
 8004c6a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004c6c:	683b      	ldr	r3, [r7, #0]
 8004c6e:	699b      	ldr	r3, [r3, #24]
 8004c70:	693a      	ldr	r2, [r7, #16]
 8004c72:	4313      	orrs	r3, r2
 8004c74:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	693a      	ldr	r2, [r7, #16]
 8004c7a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	68fa      	ldr	r2, [r7, #12]
 8004c80:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004c82:	683b      	ldr	r3, [r7, #0]
 8004c84:	685a      	ldr	r2, [r3, #4]
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	697a      	ldr	r2, [r7, #20]
 8004c8e:	621a      	str	r2, [r3, #32]
}
 8004c90:	bf00      	nop
 8004c92:	371c      	adds	r7, #28
 8004c94:	46bd      	mov	sp, r7
 8004c96:	bc80      	pop	{r7}
 8004c98:	4770      	bx	lr
 8004c9a:	bf00      	nop
 8004c9c:	40012c00 	.word	0x40012c00

08004ca0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004ca0:	b480      	push	{r7}
 8004ca2:	b087      	sub	sp, #28
 8004ca4:	af00      	add	r7, sp, #0
 8004ca6:	6078      	str	r0, [r7, #4]
 8004ca8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	6a1b      	ldr	r3, [r3, #32]
 8004cae:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	6a1b      	ldr	r3, [r3, #32]
 8004cb4:	f023 0210 	bic.w	r2, r3, #16
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	685b      	ldr	r3, [r3, #4]
 8004cc0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	699b      	ldr	r3, [r3, #24]
 8004cc6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004cce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004cd6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004cd8:	683b      	ldr	r3, [r7, #0]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	021b      	lsls	r3, r3, #8
 8004cde:	68fa      	ldr	r2, [r7, #12]
 8004ce0:	4313      	orrs	r3, r2
 8004ce2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004ce4:	697b      	ldr	r3, [r7, #20]
 8004ce6:	f023 0320 	bic.w	r3, r3, #32
 8004cea:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004cec:	683b      	ldr	r3, [r7, #0]
 8004cee:	689b      	ldr	r3, [r3, #8]
 8004cf0:	011b      	lsls	r3, r3, #4
 8004cf2:	697a      	ldr	r2, [r7, #20]
 8004cf4:	4313      	orrs	r3, r2
 8004cf6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	4a1d      	ldr	r2, [pc, #116]	; (8004d70 <TIM_OC2_SetConfig+0xd0>)
 8004cfc:	4293      	cmp	r3, r2
 8004cfe:	d10d      	bne.n	8004d1c <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004d00:	697b      	ldr	r3, [r7, #20]
 8004d02:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004d06:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004d08:	683b      	ldr	r3, [r7, #0]
 8004d0a:	68db      	ldr	r3, [r3, #12]
 8004d0c:	011b      	lsls	r3, r3, #4
 8004d0e:	697a      	ldr	r2, [r7, #20]
 8004d10:	4313      	orrs	r3, r2
 8004d12:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004d14:	697b      	ldr	r3, [r7, #20]
 8004d16:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004d1a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	4a14      	ldr	r2, [pc, #80]	; (8004d70 <TIM_OC2_SetConfig+0xd0>)
 8004d20:	4293      	cmp	r3, r2
 8004d22:	d113      	bne.n	8004d4c <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004d24:	693b      	ldr	r3, [r7, #16]
 8004d26:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004d2a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004d2c:	693b      	ldr	r3, [r7, #16]
 8004d2e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004d32:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004d34:	683b      	ldr	r3, [r7, #0]
 8004d36:	695b      	ldr	r3, [r3, #20]
 8004d38:	009b      	lsls	r3, r3, #2
 8004d3a:	693a      	ldr	r2, [r7, #16]
 8004d3c:	4313      	orrs	r3, r2
 8004d3e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004d40:	683b      	ldr	r3, [r7, #0]
 8004d42:	699b      	ldr	r3, [r3, #24]
 8004d44:	009b      	lsls	r3, r3, #2
 8004d46:	693a      	ldr	r2, [r7, #16]
 8004d48:	4313      	orrs	r3, r2
 8004d4a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	693a      	ldr	r2, [r7, #16]
 8004d50:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	68fa      	ldr	r2, [r7, #12]
 8004d56:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004d58:	683b      	ldr	r3, [r7, #0]
 8004d5a:	685a      	ldr	r2, [r3, #4]
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	697a      	ldr	r2, [r7, #20]
 8004d64:	621a      	str	r2, [r3, #32]
}
 8004d66:	bf00      	nop
 8004d68:	371c      	adds	r7, #28
 8004d6a:	46bd      	mov	sp, r7
 8004d6c:	bc80      	pop	{r7}
 8004d6e:	4770      	bx	lr
 8004d70:	40012c00 	.word	0x40012c00

08004d74 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004d74:	b480      	push	{r7}
 8004d76:	b087      	sub	sp, #28
 8004d78:	af00      	add	r7, sp, #0
 8004d7a:	6078      	str	r0, [r7, #4]
 8004d7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	6a1b      	ldr	r3, [r3, #32]
 8004d82:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	6a1b      	ldr	r3, [r3, #32]
 8004d88:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	685b      	ldr	r3, [r3, #4]
 8004d94:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	69db      	ldr	r3, [r3, #28]
 8004d9a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004da2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	f023 0303 	bic.w	r3, r3, #3
 8004daa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004dac:	683b      	ldr	r3, [r7, #0]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	68fa      	ldr	r2, [r7, #12]
 8004db2:	4313      	orrs	r3, r2
 8004db4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004db6:	697b      	ldr	r3, [r7, #20]
 8004db8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004dbc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004dbe:	683b      	ldr	r3, [r7, #0]
 8004dc0:	689b      	ldr	r3, [r3, #8]
 8004dc2:	021b      	lsls	r3, r3, #8
 8004dc4:	697a      	ldr	r2, [r7, #20]
 8004dc6:	4313      	orrs	r3, r2
 8004dc8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	4a1d      	ldr	r2, [pc, #116]	; (8004e44 <TIM_OC3_SetConfig+0xd0>)
 8004dce:	4293      	cmp	r3, r2
 8004dd0:	d10d      	bne.n	8004dee <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004dd2:	697b      	ldr	r3, [r7, #20]
 8004dd4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004dd8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004dda:	683b      	ldr	r3, [r7, #0]
 8004ddc:	68db      	ldr	r3, [r3, #12]
 8004dde:	021b      	lsls	r3, r3, #8
 8004de0:	697a      	ldr	r2, [r7, #20]
 8004de2:	4313      	orrs	r3, r2
 8004de4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004de6:	697b      	ldr	r3, [r7, #20]
 8004de8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004dec:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	4a14      	ldr	r2, [pc, #80]	; (8004e44 <TIM_OC3_SetConfig+0xd0>)
 8004df2:	4293      	cmp	r3, r2
 8004df4:	d113      	bne.n	8004e1e <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004df6:	693b      	ldr	r3, [r7, #16]
 8004df8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004dfc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004dfe:	693b      	ldr	r3, [r7, #16]
 8004e00:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004e04:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004e06:	683b      	ldr	r3, [r7, #0]
 8004e08:	695b      	ldr	r3, [r3, #20]
 8004e0a:	011b      	lsls	r3, r3, #4
 8004e0c:	693a      	ldr	r2, [r7, #16]
 8004e0e:	4313      	orrs	r3, r2
 8004e10:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004e12:	683b      	ldr	r3, [r7, #0]
 8004e14:	699b      	ldr	r3, [r3, #24]
 8004e16:	011b      	lsls	r3, r3, #4
 8004e18:	693a      	ldr	r2, [r7, #16]
 8004e1a:	4313      	orrs	r3, r2
 8004e1c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	693a      	ldr	r2, [r7, #16]
 8004e22:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	68fa      	ldr	r2, [r7, #12]
 8004e28:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004e2a:	683b      	ldr	r3, [r7, #0]
 8004e2c:	685a      	ldr	r2, [r3, #4]
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	697a      	ldr	r2, [r7, #20]
 8004e36:	621a      	str	r2, [r3, #32]
}
 8004e38:	bf00      	nop
 8004e3a:	371c      	adds	r7, #28
 8004e3c:	46bd      	mov	sp, r7
 8004e3e:	bc80      	pop	{r7}
 8004e40:	4770      	bx	lr
 8004e42:	bf00      	nop
 8004e44:	40012c00 	.word	0x40012c00

08004e48 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004e48:	b480      	push	{r7}
 8004e4a:	b087      	sub	sp, #28
 8004e4c:	af00      	add	r7, sp, #0
 8004e4e:	6078      	str	r0, [r7, #4]
 8004e50:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	6a1b      	ldr	r3, [r3, #32]
 8004e56:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	6a1b      	ldr	r3, [r3, #32]
 8004e5c:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	685b      	ldr	r3, [r3, #4]
 8004e68:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	69db      	ldr	r3, [r3, #28]
 8004e6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004e76:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004e7e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004e80:	683b      	ldr	r3, [r7, #0]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	021b      	lsls	r3, r3, #8
 8004e86:	68fa      	ldr	r2, [r7, #12]
 8004e88:	4313      	orrs	r3, r2
 8004e8a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004e8c:	693b      	ldr	r3, [r7, #16]
 8004e8e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004e92:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004e94:	683b      	ldr	r3, [r7, #0]
 8004e96:	689b      	ldr	r3, [r3, #8]
 8004e98:	031b      	lsls	r3, r3, #12
 8004e9a:	693a      	ldr	r2, [r7, #16]
 8004e9c:	4313      	orrs	r3, r2
 8004e9e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	4a0f      	ldr	r2, [pc, #60]	; (8004ee0 <TIM_OC4_SetConfig+0x98>)
 8004ea4:	4293      	cmp	r3, r2
 8004ea6:	d109      	bne.n	8004ebc <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004ea8:	697b      	ldr	r3, [r7, #20]
 8004eaa:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004eae:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004eb0:	683b      	ldr	r3, [r7, #0]
 8004eb2:	695b      	ldr	r3, [r3, #20]
 8004eb4:	019b      	lsls	r3, r3, #6
 8004eb6:	697a      	ldr	r2, [r7, #20]
 8004eb8:	4313      	orrs	r3, r2
 8004eba:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	697a      	ldr	r2, [r7, #20]
 8004ec0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	68fa      	ldr	r2, [r7, #12]
 8004ec6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004ec8:	683b      	ldr	r3, [r7, #0]
 8004eca:	685a      	ldr	r2, [r3, #4]
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	693a      	ldr	r2, [r7, #16]
 8004ed4:	621a      	str	r2, [r3, #32]
}
 8004ed6:	bf00      	nop
 8004ed8:	371c      	adds	r7, #28
 8004eda:	46bd      	mov	sp, r7
 8004edc:	bc80      	pop	{r7}
 8004ede:	4770      	bx	lr
 8004ee0:	40012c00 	.word	0x40012c00

08004ee4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004ee4:	b480      	push	{r7}
 8004ee6:	b087      	sub	sp, #28
 8004ee8:	af00      	add	r7, sp, #0
 8004eea:	60f8      	str	r0, [r7, #12]
 8004eec:	60b9      	str	r1, [r7, #8]
 8004eee:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	6a1b      	ldr	r3, [r3, #32]
 8004ef4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	6a1b      	ldr	r3, [r3, #32]
 8004efa:	f023 0201 	bic.w	r2, r3, #1
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	699b      	ldr	r3, [r3, #24]
 8004f06:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004f08:	693b      	ldr	r3, [r7, #16]
 8004f0a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004f0e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	011b      	lsls	r3, r3, #4
 8004f14:	693a      	ldr	r2, [r7, #16]
 8004f16:	4313      	orrs	r3, r2
 8004f18:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004f1a:	697b      	ldr	r3, [r7, #20]
 8004f1c:	f023 030a 	bic.w	r3, r3, #10
 8004f20:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004f22:	697a      	ldr	r2, [r7, #20]
 8004f24:	68bb      	ldr	r3, [r7, #8]
 8004f26:	4313      	orrs	r3, r2
 8004f28:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	693a      	ldr	r2, [r7, #16]
 8004f2e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	697a      	ldr	r2, [r7, #20]
 8004f34:	621a      	str	r2, [r3, #32]
}
 8004f36:	bf00      	nop
 8004f38:	371c      	adds	r7, #28
 8004f3a:	46bd      	mov	sp, r7
 8004f3c:	bc80      	pop	{r7}
 8004f3e:	4770      	bx	lr

08004f40 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004f40:	b480      	push	{r7}
 8004f42:	b087      	sub	sp, #28
 8004f44:	af00      	add	r7, sp, #0
 8004f46:	60f8      	str	r0, [r7, #12]
 8004f48:	60b9      	str	r1, [r7, #8]
 8004f4a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	6a1b      	ldr	r3, [r3, #32]
 8004f50:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	6a1b      	ldr	r3, [r3, #32]
 8004f56:	f023 0210 	bic.w	r2, r3, #16
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	699b      	ldr	r3, [r3, #24]
 8004f62:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004f64:	693b      	ldr	r3, [r7, #16]
 8004f66:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004f6a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	031b      	lsls	r3, r3, #12
 8004f70:	693a      	ldr	r2, [r7, #16]
 8004f72:	4313      	orrs	r3, r2
 8004f74:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004f76:	697b      	ldr	r3, [r7, #20]
 8004f78:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004f7c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004f7e:	68bb      	ldr	r3, [r7, #8]
 8004f80:	011b      	lsls	r3, r3, #4
 8004f82:	697a      	ldr	r2, [r7, #20]
 8004f84:	4313      	orrs	r3, r2
 8004f86:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	693a      	ldr	r2, [r7, #16]
 8004f8c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	697a      	ldr	r2, [r7, #20]
 8004f92:	621a      	str	r2, [r3, #32]
}
 8004f94:	bf00      	nop
 8004f96:	371c      	adds	r7, #28
 8004f98:	46bd      	mov	sp, r7
 8004f9a:	bc80      	pop	{r7}
 8004f9c:	4770      	bx	lr

08004f9e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004f9e:	b480      	push	{r7}
 8004fa0:	b085      	sub	sp, #20
 8004fa2:	af00      	add	r7, sp, #0
 8004fa4:	6078      	str	r0, [r7, #4]
 8004fa6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	689b      	ldr	r3, [r3, #8]
 8004fac:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004fb4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004fb6:	683a      	ldr	r2, [r7, #0]
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	4313      	orrs	r3, r2
 8004fbc:	f043 0307 	orr.w	r3, r3, #7
 8004fc0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	68fa      	ldr	r2, [r7, #12]
 8004fc6:	609a      	str	r2, [r3, #8]
}
 8004fc8:	bf00      	nop
 8004fca:	3714      	adds	r7, #20
 8004fcc:	46bd      	mov	sp, r7
 8004fce:	bc80      	pop	{r7}
 8004fd0:	4770      	bx	lr

08004fd2 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004fd2:	b480      	push	{r7}
 8004fd4:	b087      	sub	sp, #28
 8004fd6:	af00      	add	r7, sp, #0
 8004fd8:	60f8      	str	r0, [r7, #12]
 8004fda:	60b9      	str	r1, [r7, #8]
 8004fdc:	607a      	str	r2, [r7, #4]
 8004fde:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	689b      	ldr	r3, [r3, #8]
 8004fe4:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004fe6:	697b      	ldr	r3, [r7, #20]
 8004fe8:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004fec:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004fee:	683b      	ldr	r3, [r7, #0]
 8004ff0:	021a      	lsls	r2, r3, #8
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	431a      	orrs	r2, r3
 8004ff6:	68bb      	ldr	r3, [r7, #8]
 8004ff8:	4313      	orrs	r3, r2
 8004ffa:	697a      	ldr	r2, [r7, #20]
 8004ffc:	4313      	orrs	r3, r2
 8004ffe:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	697a      	ldr	r2, [r7, #20]
 8005004:	609a      	str	r2, [r3, #8]
}
 8005006:	bf00      	nop
 8005008:	371c      	adds	r7, #28
 800500a:	46bd      	mov	sp, r7
 800500c:	bc80      	pop	{r7}
 800500e:	4770      	bx	lr

08005010 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005010:	b480      	push	{r7}
 8005012:	b087      	sub	sp, #28
 8005014:	af00      	add	r7, sp, #0
 8005016:	60f8      	str	r0, [r7, #12]
 8005018:	60b9      	str	r1, [r7, #8]
 800501a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800501c:	68bb      	ldr	r3, [r7, #8]
 800501e:	f003 031f 	and.w	r3, r3, #31
 8005022:	2201      	movs	r2, #1
 8005024:	fa02 f303 	lsl.w	r3, r2, r3
 8005028:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	6a1a      	ldr	r2, [r3, #32]
 800502e:	697b      	ldr	r3, [r7, #20]
 8005030:	43db      	mvns	r3, r3
 8005032:	401a      	ands	r2, r3
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	6a1a      	ldr	r2, [r3, #32]
 800503c:	68bb      	ldr	r3, [r7, #8]
 800503e:	f003 031f 	and.w	r3, r3, #31
 8005042:	6879      	ldr	r1, [r7, #4]
 8005044:	fa01 f303 	lsl.w	r3, r1, r3
 8005048:	431a      	orrs	r2, r3
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	621a      	str	r2, [r3, #32]
}
 800504e:	bf00      	nop
 8005050:	371c      	adds	r7, #28
 8005052:	46bd      	mov	sp, r7
 8005054:	bc80      	pop	{r7}
 8005056:	4770      	bx	lr

08005058 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005058:	b480      	push	{r7}
 800505a:	b085      	sub	sp, #20
 800505c:	af00      	add	r7, sp, #0
 800505e:	6078      	str	r0, [r7, #4]
 8005060:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005068:	2b01      	cmp	r3, #1
 800506a:	d101      	bne.n	8005070 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800506c:	2302      	movs	r3, #2
 800506e:	e046      	b.n	80050fe <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	2201      	movs	r2, #1
 8005074:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	2202      	movs	r2, #2
 800507c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	685b      	ldr	r3, [r3, #4]
 8005086:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	689b      	ldr	r3, [r3, #8]
 800508e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005096:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005098:	683b      	ldr	r3, [r7, #0]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	68fa      	ldr	r2, [r7, #12]
 800509e:	4313      	orrs	r3, r2
 80050a0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	68fa      	ldr	r2, [r7, #12]
 80050a8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	4a16      	ldr	r2, [pc, #88]	; (8005108 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80050b0:	4293      	cmp	r3, r2
 80050b2:	d00e      	beq.n	80050d2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80050bc:	d009      	beq.n	80050d2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	4a12      	ldr	r2, [pc, #72]	; (800510c <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80050c4:	4293      	cmp	r3, r2
 80050c6:	d004      	beq.n	80050d2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	4a10      	ldr	r2, [pc, #64]	; (8005110 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80050ce:	4293      	cmp	r3, r2
 80050d0:	d10c      	bne.n	80050ec <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80050d2:	68bb      	ldr	r3, [r7, #8]
 80050d4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80050d8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80050da:	683b      	ldr	r3, [r7, #0]
 80050dc:	685b      	ldr	r3, [r3, #4]
 80050de:	68ba      	ldr	r2, [r7, #8]
 80050e0:	4313      	orrs	r3, r2
 80050e2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	68ba      	ldr	r2, [r7, #8]
 80050ea:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	2201      	movs	r2, #1
 80050f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	2200      	movs	r2, #0
 80050f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80050fc:	2300      	movs	r3, #0
}
 80050fe:	4618      	mov	r0, r3
 8005100:	3714      	adds	r7, #20
 8005102:	46bd      	mov	sp, r7
 8005104:	bc80      	pop	{r7}
 8005106:	4770      	bx	lr
 8005108:	40012c00 	.word	0x40012c00
 800510c:	40000400 	.word	0x40000400
 8005110:	40000800 	.word	0x40000800

08005114 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005114:	b480      	push	{r7}
 8005116:	b085      	sub	sp, #20
 8005118:	af00      	add	r7, sp, #0
 800511a:	6078      	str	r0, [r7, #4]
 800511c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800511e:	2300      	movs	r3, #0
 8005120:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005128:	2b01      	cmp	r3, #1
 800512a:	d101      	bne.n	8005130 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800512c:	2302      	movs	r3, #2
 800512e:	e03d      	b.n	80051ac <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	2201      	movs	r2, #1
 8005134:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800513e:	683b      	ldr	r3, [r7, #0]
 8005140:	68db      	ldr	r3, [r3, #12]
 8005142:	4313      	orrs	r3, r2
 8005144:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800514c:	683b      	ldr	r3, [r7, #0]
 800514e:	689b      	ldr	r3, [r3, #8]
 8005150:	4313      	orrs	r3, r2
 8005152:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800515a:	683b      	ldr	r3, [r7, #0]
 800515c:	685b      	ldr	r3, [r3, #4]
 800515e:	4313      	orrs	r3, r2
 8005160:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8005168:	683b      	ldr	r3, [r7, #0]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	4313      	orrs	r3, r2
 800516e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005176:	683b      	ldr	r3, [r7, #0]
 8005178:	691b      	ldr	r3, [r3, #16]
 800517a:	4313      	orrs	r3, r2
 800517c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8005184:	683b      	ldr	r3, [r7, #0]
 8005186:	695b      	ldr	r3, [r3, #20]
 8005188:	4313      	orrs	r3, r2
 800518a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8005192:	683b      	ldr	r3, [r7, #0]
 8005194:	69db      	ldr	r3, [r3, #28]
 8005196:	4313      	orrs	r3, r2
 8005198:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	68fa      	ldr	r2, [r7, #12]
 80051a0:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	2200      	movs	r2, #0
 80051a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80051aa:	2300      	movs	r3, #0
}
 80051ac:	4618      	mov	r0, r3
 80051ae:	3714      	adds	r7, #20
 80051b0:	46bd      	mov	sp, r7
 80051b2:	bc80      	pop	{r7}
 80051b4:	4770      	bx	lr

080051b6 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80051b6:	b480      	push	{r7}
 80051b8:	b083      	sub	sp, #12
 80051ba:	af00      	add	r7, sp, #0
 80051bc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80051be:	bf00      	nop
 80051c0:	370c      	adds	r7, #12
 80051c2:	46bd      	mov	sp, r7
 80051c4:	bc80      	pop	{r7}
 80051c6:	4770      	bx	lr

080051c8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80051c8:	b480      	push	{r7}
 80051ca:	b083      	sub	sp, #12
 80051cc:	af00      	add	r7, sp, #0
 80051ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80051d0:	bf00      	nop
 80051d2:	370c      	adds	r7, #12
 80051d4:	46bd      	mov	sp, r7
 80051d6:	bc80      	pop	{r7}
 80051d8:	4770      	bx	lr

080051da <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80051da:	b580      	push	{r7, lr}
 80051dc:	b082      	sub	sp, #8
 80051de:	af00      	add	r7, sp, #0
 80051e0:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d101      	bne.n	80051ec <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80051e8:	2301      	movs	r3, #1
 80051ea:	e042      	b.n	8005272 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80051f2:	b2db      	uxtb	r3, r3
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d106      	bne.n	8005206 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	2200      	movs	r2, #0
 80051fc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005200:	6878      	ldr	r0, [r7, #4]
 8005202:	f7fd fabf 	bl	8002784 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	2224      	movs	r2, #36	; 0x24
 800520a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	68da      	ldr	r2, [r3, #12]
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800521c:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800521e:	6878      	ldr	r0, [r7, #4]
 8005220:	f000 f91c 	bl	800545c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	691a      	ldr	r2, [r3, #16]
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005232:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	695a      	ldr	r2, [r3, #20]
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005242:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	68da      	ldr	r2, [r3, #12]
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005252:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	2200      	movs	r2, #0
 8005258:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	2220      	movs	r2, #32
 800525e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	2220      	movs	r2, #32
 8005266:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	2200      	movs	r2, #0
 800526e:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8005270:	2300      	movs	r3, #0
}
 8005272:	4618      	mov	r0, r3
 8005274:	3708      	adds	r7, #8
 8005276:	46bd      	mov	sp, r7
 8005278:	bd80      	pop	{r7, pc}

0800527a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800527a:	b580      	push	{r7, lr}
 800527c:	b08a      	sub	sp, #40	; 0x28
 800527e:	af02      	add	r7, sp, #8
 8005280:	60f8      	str	r0, [r7, #12]
 8005282:	60b9      	str	r1, [r7, #8]
 8005284:	603b      	str	r3, [r7, #0]
 8005286:	4613      	mov	r3, r2
 8005288:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800528a:	2300      	movs	r3, #0
 800528c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005294:	b2db      	uxtb	r3, r3
 8005296:	2b20      	cmp	r3, #32
 8005298:	d16d      	bne.n	8005376 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 800529a:	68bb      	ldr	r3, [r7, #8]
 800529c:	2b00      	cmp	r3, #0
 800529e:	d002      	beq.n	80052a6 <HAL_UART_Transmit+0x2c>
 80052a0:	88fb      	ldrh	r3, [r7, #6]
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d101      	bne.n	80052aa <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80052a6:	2301      	movs	r3, #1
 80052a8:	e066      	b.n	8005378 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	2200      	movs	r2, #0
 80052ae:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	2221      	movs	r2, #33	; 0x21
 80052b4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80052b8:	f7fd fafe 	bl	80028b8 <HAL_GetTick>
 80052bc:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	88fa      	ldrh	r2, [r7, #6]
 80052c2:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	88fa      	ldrh	r2, [r7, #6]
 80052c8:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	689b      	ldr	r3, [r3, #8]
 80052ce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80052d2:	d108      	bne.n	80052e6 <HAL_UART_Transmit+0x6c>
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	691b      	ldr	r3, [r3, #16]
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d104      	bne.n	80052e6 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80052dc:	2300      	movs	r3, #0
 80052de:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80052e0:	68bb      	ldr	r3, [r7, #8]
 80052e2:	61bb      	str	r3, [r7, #24]
 80052e4:	e003      	b.n	80052ee <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80052e6:	68bb      	ldr	r3, [r7, #8]
 80052e8:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80052ea:	2300      	movs	r3, #0
 80052ec:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80052ee:	e02a      	b.n	8005346 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80052f0:	683b      	ldr	r3, [r7, #0]
 80052f2:	9300      	str	r3, [sp, #0]
 80052f4:	697b      	ldr	r3, [r7, #20]
 80052f6:	2200      	movs	r2, #0
 80052f8:	2180      	movs	r1, #128	; 0x80
 80052fa:	68f8      	ldr	r0, [r7, #12]
 80052fc:	f000 f840 	bl	8005380 <UART_WaitOnFlagUntilTimeout>
 8005300:	4603      	mov	r3, r0
 8005302:	2b00      	cmp	r3, #0
 8005304:	d001      	beq.n	800530a <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 8005306:	2303      	movs	r3, #3
 8005308:	e036      	b.n	8005378 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 800530a:	69fb      	ldr	r3, [r7, #28]
 800530c:	2b00      	cmp	r3, #0
 800530e:	d10b      	bne.n	8005328 <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005310:	69bb      	ldr	r3, [r7, #24]
 8005312:	881b      	ldrh	r3, [r3, #0]
 8005314:	461a      	mov	r2, r3
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800531e:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005320:	69bb      	ldr	r3, [r7, #24]
 8005322:	3302      	adds	r3, #2
 8005324:	61bb      	str	r3, [r7, #24]
 8005326:	e007      	b.n	8005338 <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005328:	69fb      	ldr	r3, [r7, #28]
 800532a:	781a      	ldrb	r2, [r3, #0]
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005332:	69fb      	ldr	r3, [r7, #28]
 8005334:	3301      	adds	r3, #1
 8005336:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800533c:	b29b      	uxth	r3, r3
 800533e:	3b01      	subs	r3, #1
 8005340:	b29a      	uxth	r2, r3
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800534a:	b29b      	uxth	r3, r3
 800534c:	2b00      	cmp	r3, #0
 800534e:	d1cf      	bne.n	80052f0 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005350:	683b      	ldr	r3, [r7, #0]
 8005352:	9300      	str	r3, [sp, #0]
 8005354:	697b      	ldr	r3, [r7, #20]
 8005356:	2200      	movs	r2, #0
 8005358:	2140      	movs	r1, #64	; 0x40
 800535a:	68f8      	ldr	r0, [r7, #12]
 800535c:	f000 f810 	bl	8005380 <UART_WaitOnFlagUntilTimeout>
 8005360:	4603      	mov	r3, r0
 8005362:	2b00      	cmp	r3, #0
 8005364:	d001      	beq.n	800536a <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 8005366:	2303      	movs	r3, #3
 8005368:	e006      	b.n	8005378 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	2220      	movs	r2, #32
 800536e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8005372:	2300      	movs	r3, #0
 8005374:	e000      	b.n	8005378 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8005376:	2302      	movs	r3, #2
  }
}
 8005378:	4618      	mov	r0, r3
 800537a:	3720      	adds	r7, #32
 800537c:	46bd      	mov	sp, r7
 800537e:	bd80      	pop	{r7, pc}

08005380 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005380:	b580      	push	{r7, lr}
 8005382:	b090      	sub	sp, #64	; 0x40
 8005384:	af00      	add	r7, sp, #0
 8005386:	60f8      	str	r0, [r7, #12]
 8005388:	60b9      	str	r1, [r7, #8]
 800538a:	603b      	str	r3, [r7, #0]
 800538c:	4613      	mov	r3, r2
 800538e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005390:	e050      	b.n	8005434 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005392:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005394:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005398:	d04c      	beq.n	8005434 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800539a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800539c:	2b00      	cmp	r3, #0
 800539e:	d007      	beq.n	80053b0 <UART_WaitOnFlagUntilTimeout+0x30>
 80053a0:	f7fd fa8a 	bl	80028b8 <HAL_GetTick>
 80053a4:	4602      	mov	r2, r0
 80053a6:	683b      	ldr	r3, [r7, #0]
 80053a8:	1ad3      	subs	r3, r2, r3
 80053aa:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80053ac:	429a      	cmp	r2, r3
 80053ae:	d241      	bcs.n	8005434 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	330c      	adds	r3, #12
 80053b6:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80053ba:	e853 3f00 	ldrex	r3, [r3]
 80053be:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80053c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053c2:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80053c6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	330c      	adds	r3, #12
 80053ce:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80053d0:	637a      	str	r2, [r7, #52]	; 0x34
 80053d2:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053d4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80053d6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80053d8:	e841 2300 	strex	r3, r2, [r1]
 80053dc:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80053de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	d1e5      	bne.n	80053b0 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	3314      	adds	r3, #20
 80053ea:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053ec:	697b      	ldr	r3, [r7, #20]
 80053ee:	e853 3f00 	ldrex	r3, [r3]
 80053f2:	613b      	str	r3, [r7, #16]
   return(result);
 80053f4:	693b      	ldr	r3, [r7, #16]
 80053f6:	f023 0301 	bic.w	r3, r3, #1
 80053fa:	63bb      	str	r3, [r7, #56]	; 0x38
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	3314      	adds	r3, #20
 8005402:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005404:	623a      	str	r2, [r7, #32]
 8005406:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005408:	69f9      	ldr	r1, [r7, #28]
 800540a:	6a3a      	ldr	r2, [r7, #32]
 800540c:	e841 2300 	strex	r3, r2, [r1]
 8005410:	61bb      	str	r3, [r7, #24]
   return(result);
 8005412:	69bb      	ldr	r3, [r7, #24]
 8005414:	2b00      	cmp	r3, #0
 8005416:	d1e5      	bne.n	80053e4 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	2220      	movs	r2, #32
 800541c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	2220      	movs	r2, #32
 8005424:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	2200      	movs	r2, #0
 800542c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 8005430:	2303      	movs	r3, #3
 8005432:	e00f      	b.n	8005454 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	681a      	ldr	r2, [r3, #0]
 800543a:	68bb      	ldr	r3, [r7, #8]
 800543c:	4013      	ands	r3, r2
 800543e:	68ba      	ldr	r2, [r7, #8]
 8005440:	429a      	cmp	r2, r3
 8005442:	bf0c      	ite	eq
 8005444:	2301      	moveq	r3, #1
 8005446:	2300      	movne	r3, #0
 8005448:	b2db      	uxtb	r3, r3
 800544a:	461a      	mov	r2, r3
 800544c:	79fb      	ldrb	r3, [r7, #7]
 800544e:	429a      	cmp	r2, r3
 8005450:	d09f      	beq.n	8005392 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005452:	2300      	movs	r3, #0
}
 8005454:	4618      	mov	r0, r3
 8005456:	3740      	adds	r7, #64	; 0x40
 8005458:	46bd      	mov	sp, r7
 800545a:	bd80      	pop	{r7, pc}

0800545c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800545c:	b580      	push	{r7, lr}
 800545e:	b084      	sub	sp, #16
 8005460:	af00      	add	r7, sp, #0
 8005462:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	691b      	ldr	r3, [r3, #16]
 800546a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	68da      	ldr	r2, [r3, #12]
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	430a      	orrs	r2, r1
 8005478:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	689a      	ldr	r2, [r3, #8]
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	691b      	ldr	r3, [r3, #16]
 8005482:	431a      	orrs	r2, r3
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	695b      	ldr	r3, [r3, #20]
 8005488:	4313      	orrs	r3, r2
 800548a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	68db      	ldr	r3, [r3, #12]
 8005492:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8005496:	f023 030c 	bic.w	r3, r3, #12
 800549a:	687a      	ldr	r2, [r7, #4]
 800549c:	6812      	ldr	r2, [r2, #0]
 800549e:	68b9      	ldr	r1, [r7, #8]
 80054a0:	430b      	orrs	r3, r1
 80054a2:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	695b      	ldr	r3, [r3, #20]
 80054aa:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	699a      	ldr	r2, [r3, #24]
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	430a      	orrs	r2, r1
 80054b8:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	4a2c      	ldr	r2, [pc, #176]	; (8005570 <UART_SetConfig+0x114>)
 80054c0:	4293      	cmp	r3, r2
 80054c2:	d103      	bne.n	80054cc <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80054c4:	f7fe fde6 	bl	8004094 <HAL_RCC_GetPCLK2Freq>
 80054c8:	60f8      	str	r0, [r7, #12]
 80054ca:	e002      	b.n	80054d2 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80054cc:	f7fe fdce 	bl	800406c <HAL_RCC_GetPCLK1Freq>
 80054d0:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80054d2:	68fa      	ldr	r2, [r7, #12]
 80054d4:	4613      	mov	r3, r2
 80054d6:	009b      	lsls	r3, r3, #2
 80054d8:	4413      	add	r3, r2
 80054da:	009a      	lsls	r2, r3, #2
 80054dc:	441a      	add	r2, r3
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	685b      	ldr	r3, [r3, #4]
 80054e2:	009b      	lsls	r3, r3, #2
 80054e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80054e8:	4a22      	ldr	r2, [pc, #136]	; (8005574 <UART_SetConfig+0x118>)
 80054ea:	fba2 2303 	umull	r2, r3, r2, r3
 80054ee:	095b      	lsrs	r3, r3, #5
 80054f0:	0119      	lsls	r1, r3, #4
 80054f2:	68fa      	ldr	r2, [r7, #12]
 80054f4:	4613      	mov	r3, r2
 80054f6:	009b      	lsls	r3, r3, #2
 80054f8:	4413      	add	r3, r2
 80054fa:	009a      	lsls	r2, r3, #2
 80054fc:	441a      	add	r2, r3
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	685b      	ldr	r3, [r3, #4]
 8005502:	009b      	lsls	r3, r3, #2
 8005504:	fbb2 f2f3 	udiv	r2, r2, r3
 8005508:	4b1a      	ldr	r3, [pc, #104]	; (8005574 <UART_SetConfig+0x118>)
 800550a:	fba3 0302 	umull	r0, r3, r3, r2
 800550e:	095b      	lsrs	r3, r3, #5
 8005510:	2064      	movs	r0, #100	; 0x64
 8005512:	fb00 f303 	mul.w	r3, r0, r3
 8005516:	1ad3      	subs	r3, r2, r3
 8005518:	011b      	lsls	r3, r3, #4
 800551a:	3332      	adds	r3, #50	; 0x32
 800551c:	4a15      	ldr	r2, [pc, #84]	; (8005574 <UART_SetConfig+0x118>)
 800551e:	fba2 2303 	umull	r2, r3, r2, r3
 8005522:	095b      	lsrs	r3, r3, #5
 8005524:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005528:	4419      	add	r1, r3
 800552a:	68fa      	ldr	r2, [r7, #12]
 800552c:	4613      	mov	r3, r2
 800552e:	009b      	lsls	r3, r3, #2
 8005530:	4413      	add	r3, r2
 8005532:	009a      	lsls	r2, r3, #2
 8005534:	441a      	add	r2, r3
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	685b      	ldr	r3, [r3, #4]
 800553a:	009b      	lsls	r3, r3, #2
 800553c:	fbb2 f2f3 	udiv	r2, r2, r3
 8005540:	4b0c      	ldr	r3, [pc, #48]	; (8005574 <UART_SetConfig+0x118>)
 8005542:	fba3 0302 	umull	r0, r3, r3, r2
 8005546:	095b      	lsrs	r3, r3, #5
 8005548:	2064      	movs	r0, #100	; 0x64
 800554a:	fb00 f303 	mul.w	r3, r0, r3
 800554e:	1ad3      	subs	r3, r2, r3
 8005550:	011b      	lsls	r3, r3, #4
 8005552:	3332      	adds	r3, #50	; 0x32
 8005554:	4a07      	ldr	r2, [pc, #28]	; (8005574 <UART_SetConfig+0x118>)
 8005556:	fba2 2303 	umull	r2, r3, r2, r3
 800555a:	095b      	lsrs	r3, r3, #5
 800555c:	f003 020f 	and.w	r2, r3, #15
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	440a      	add	r2, r1
 8005566:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8005568:	bf00      	nop
 800556a:	3710      	adds	r7, #16
 800556c:	46bd      	mov	sp, r7
 800556e:	bd80      	pop	{r7, pc}
 8005570:	40013800 	.word	0x40013800
 8005574:	51eb851f 	.word	0x51eb851f

08005578 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8005578:	b480      	push	{r7}
 800557a:	b085      	sub	sp, #20
 800557c:	af00      	add	r7, sp, #0
 800557e:	4603      	mov	r3, r0
 8005580:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8005582:	2300      	movs	r3, #0
 8005584:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8005586:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800558a:	2b84      	cmp	r3, #132	; 0x84
 800558c:	d005      	beq.n	800559a <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800558e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	4413      	add	r3, r2
 8005596:	3303      	adds	r3, #3
 8005598:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800559a:	68fb      	ldr	r3, [r7, #12]
}
 800559c:	4618      	mov	r0, r3
 800559e:	3714      	adds	r7, #20
 80055a0:	46bd      	mov	sp, r7
 80055a2:	bc80      	pop	{r7}
 80055a4:	4770      	bx	lr

080055a6 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 80055a6:	b580      	push	{r7, lr}
 80055a8:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 80055aa:	f000 fae7 	bl	8005b7c <vTaskStartScheduler>
  
  return osOK;
 80055ae:	2300      	movs	r3, #0
}
 80055b0:	4618      	mov	r0, r3
 80055b2:	bd80      	pop	{r7, pc}

080055b4 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 80055b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80055b6:	b089      	sub	sp, #36	; 0x24
 80055b8:	af04      	add	r7, sp, #16
 80055ba:	6078      	str	r0, [r7, #4]
 80055bc:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	695b      	ldr	r3, [r3, #20]
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d020      	beq.n	8005608 <osThreadCreate+0x54>
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	699b      	ldr	r3, [r3, #24]
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d01c      	beq.n	8005608 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	685c      	ldr	r4, [r3, #4]
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	691e      	ldr	r6, [r3, #16]
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80055e0:	4618      	mov	r0, r3
 80055e2:	f7ff ffc9 	bl	8005578 <makeFreeRtosPriority>
 80055e6:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	695b      	ldr	r3, [r3, #20]
 80055ec:	687a      	ldr	r2, [r7, #4]
 80055ee:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80055f0:	9202      	str	r2, [sp, #8]
 80055f2:	9301      	str	r3, [sp, #4]
 80055f4:	9100      	str	r1, [sp, #0]
 80055f6:	683b      	ldr	r3, [r7, #0]
 80055f8:	4632      	mov	r2, r6
 80055fa:	4629      	mov	r1, r5
 80055fc:	4620      	mov	r0, r4
 80055fe:	f000 f8e8 	bl	80057d2 <xTaskCreateStatic>
 8005602:	4603      	mov	r3, r0
 8005604:	60fb      	str	r3, [r7, #12]
 8005606:	e01c      	b.n	8005642 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	685c      	ldr	r4, [r3, #4]
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005614:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800561c:	4618      	mov	r0, r3
 800561e:	f7ff ffab 	bl	8005578 <makeFreeRtosPriority>
 8005622:	4602      	mov	r2, r0
 8005624:	f107 030c 	add.w	r3, r7, #12
 8005628:	9301      	str	r3, [sp, #4]
 800562a:	9200      	str	r2, [sp, #0]
 800562c:	683b      	ldr	r3, [r7, #0]
 800562e:	4632      	mov	r2, r6
 8005630:	4629      	mov	r1, r5
 8005632:	4620      	mov	r0, r4
 8005634:	f000 f929 	bl	800588a <xTaskCreate>
 8005638:	4603      	mov	r3, r0
 800563a:	2b01      	cmp	r3, #1
 800563c:	d001      	beq.n	8005642 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800563e:	2300      	movs	r3, #0
 8005640:	e000      	b.n	8005644 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8005642:	68fb      	ldr	r3, [r7, #12]
}
 8005644:	4618      	mov	r0, r3
 8005646:	3714      	adds	r7, #20
 8005648:	46bd      	mov	sp, r7
 800564a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800564c <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800564c:	b580      	push	{r7, lr}
 800564e:	b084      	sub	sp, #16
 8005650:	af00      	add	r7, sp, #0
 8005652:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	2b00      	cmp	r3, #0
 800565c:	d001      	beq.n	8005662 <osDelay+0x16>
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	e000      	b.n	8005664 <osDelay+0x18>
 8005662:	2301      	movs	r3, #1
 8005664:	4618      	mov	r0, r3
 8005666:	f000 fa55 	bl	8005b14 <vTaskDelay>
  
  return osOK;
 800566a:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800566c:	4618      	mov	r0, r3
 800566e:	3710      	adds	r7, #16
 8005670:	46bd      	mov	sp, r7
 8005672:	bd80      	pop	{r7, pc}

08005674 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8005674:	b480      	push	{r7}
 8005676:	b083      	sub	sp, #12
 8005678:	af00      	add	r7, sp, #0
 800567a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	f103 0208 	add.w	r2, r3, #8
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800568c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	f103 0208 	add.w	r2, r3, #8
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	f103 0208 	add.w	r2, r3, #8
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	2200      	movs	r2, #0
 80056a6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80056a8:	bf00      	nop
 80056aa:	370c      	adds	r7, #12
 80056ac:	46bd      	mov	sp, r7
 80056ae:	bc80      	pop	{r7}
 80056b0:	4770      	bx	lr

080056b2 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80056b2:	b480      	push	{r7}
 80056b4:	b083      	sub	sp, #12
 80056b6:	af00      	add	r7, sp, #0
 80056b8:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	2200      	movs	r2, #0
 80056be:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80056c0:	bf00      	nop
 80056c2:	370c      	adds	r7, #12
 80056c4:	46bd      	mov	sp, r7
 80056c6:	bc80      	pop	{r7}
 80056c8:	4770      	bx	lr

080056ca <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80056ca:	b480      	push	{r7}
 80056cc:	b085      	sub	sp, #20
 80056ce:	af00      	add	r7, sp, #0
 80056d0:	6078      	str	r0, [r7, #4]
 80056d2:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	685b      	ldr	r3, [r3, #4]
 80056d8:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80056da:	683b      	ldr	r3, [r7, #0]
 80056dc:	68fa      	ldr	r2, [r7, #12]
 80056de:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	689a      	ldr	r2, [r3, #8]
 80056e4:	683b      	ldr	r3, [r7, #0]
 80056e6:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	689b      	ldr	r3, [r3, #8]
 80056ec:	683a      	ldr	r2, [r7, #0]
 80056ee:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	683a      	ldr	r2, [r7, #0]
 80056f4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 80056f6:	683b      	ldr	r3, [r7, #0]
 80056f8:	687a      	ldr	r2, [r7, #4]
 80056fa:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	1c5a      	adds	r2, r3, #1
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	601a      	str	r2, [r3, #0]
}
 8005706:	bf00      	nop
 8005708:	3714      	adds	r7, #20
 800570a:	46bd      	mov	sp, r7
 800570c:	bc80      	pop	{r7}
 800570e:	4770      	bx	lr

08005710 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005710:	b480      	push	{r7}
 8005712:	b085      	sub	sp, #20
 8005714:	af00      	add	r7, sp, #0
 8005716:	6078      	str	r0, [r7, #4]
 8005718:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800571a:	683b      	ldr	r3, [r7, #0]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8005720:	68bb      	ldr	r3, [r7, #8]
 8005722:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005726:	d103      	bne.n	8005730 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	691b      	ldr	r3, [r3, #16]
 800572c:	60fb      	str	r3, [r7, #12]
 800572e:	e00c      	b.n	800574a <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	3308      	adds	r3, #8
 8005734:	60fb      	str	r3, [r7, #12]
 8005736:	e002      	b.n	800573e <vListInsert+0x2e>
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	685b      	ldr	r3, [r3, #4]
 800573c:	60fb      	str	r3, [r7, #12]
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	685b      	ldr	r3, [r3, #4]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	68ba      	ldr	r2, [r7, #8]
 8005746:	429a      	cmp	r2, r3
 8005748:	d2f6      	bcs.n	8005738 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	685a      	ldr	r2, [r3, #4]
 800574e:	683b      	ldr	r3, [r7, #0]
 8005750:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8005752:	683b      	ldr	r3, [r7, #0]
 8005754:	685b      	ldr	r3, [r3, #4]
 8005756:	683a      	ldr	r2, [r7, #0]
 8005758:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800575a:	683b      	ldr	r3, [r7, #0]
 800575c:	68fa      	ldr	r2, [r7, #12]
 800575e:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	683a      	ldr	r2, [r7, #0]
 8005764:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8005766:	683b      	ldr	r3, [r7, #0]
 8005768:	687a      	ldr	r2, [r7, #4]
 800576a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	1c5a      	adds	r2, r3, #1
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	601a      	str	r2, [r3, #0]
}
 8005776:	bf00      	nop
 8005778:	3714      	adds	r7, #20
 800577a:	46bd      	mov	sp, r7
 800577c:	bc80      	pop	{r7}
 800577e:	4770      	bx	lr

08005780 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8005780:	b480      	push	{r7}
 8005782:	b085      	sub	sp, #20
 8005784:	af00      	add	r7, sp, #0
 8005786:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	691b      	ldr	r3, [r3, #16]
 800578c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	685b      	ldr	r3, [r3, #4]
 8005792:	687a      	ldr	r2, [r7, #4]
 8005794:	6892      	ldr	r2, [r2, #8]
 8005796:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	689b      	ldr	r3, [r3, #8]
 800579c:	687a      	ldr	r2, [r7, #4]
 800579e:	6852      	ldr	r2, [r2, #4]
 80057a0:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	685b      	ldr	r3, [r3, #4]
 80057a6:	687a      	ldr	r2, [r7, #4]
 80057a8:	429a      	cmp	r2, r3
 80057aa:	d103      	bne.n	80057b4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	689a      	ldr	r2, [r3, #8]
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	2200      	movs	r2, #0
 80057b8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	1e5a      	subs	r2, r3, #1
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	681b      	ldr	r3, [r3, #0]
}
 80057c8:	4618      	mov	r0, r3
 80057ca:	3714      	adds	r7, #20
 80057cc:	46bd      	mov	sp, r7
 80057ce:	bc80      	pop	{r7}
 80057d0:	4770      	bx	lr

080057d2 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80057d2:	b580      	push	{r7, lr}
 80057d4:	b08e      	sub	sp, #56	; 0x38
 80057d6:	af04      	add	r7, sp, #16
 80057d8:	60f8      	str	r0, [r7, #12]
 80057da:	60b9      	str	r1, [r7, #8]
 80057dc:	607a      	str	r2, [r7, #4]
 80057de:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80057e0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d10a      	bne.n	80057fc <xTaskCreateStatic+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80057e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80057ea:	f383 8811 	msr	BASEPRI, r3
 80057ee:	f3bf 8f6f 	isb	sy
 80057f2:	f3bf 8f4f 	dsb	sy
 80057f6:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80057f8:	bf00      	nop
 80057fa:	e7fe      	b.n	80057fa <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80057fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d10a      	bne.n	8005818 <xTaskCreateStatic+0x46>
	__asm volatile
 8005802:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005806:	f383 8811 	msr	BASEPRI, r3
 800580a:	f3bf 8f6f 	isb	sy
 800580e:	f3bf 8f4f 	dsb	sy
 8005812:	61fb      	str	r3, [r7, #28]
}
 8005814:	bf00      	nop
 8005816:	e7fe      	b.n	8005816 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8005818:	23a0      	movs	r3, #160	; 0xa0
 800581a:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800581c:	693b      	ldr	r3, [r7, #16]
 800581e:	2ba0      	cmp	r3, #160	; 0xa0
 8005820:	d00a      	beq.n	8005838 <xTaskCreateStatic+0x66>
	__asm volatile
 8005822:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005826:	f383 8811 	msr	BASEPRI, r3
 800582a:	f3bf 8f6f 	isb	sy
 800582e:	f3bf 8f4f 	dsb	sy
 8005832:	61bb      	str	r3, [r7, #24]
}
 8005834:	bf00      	nop
 8005836:	e7fe      	b.n	8005836 <xTaskCreateStatic+0x64>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8005838:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800583a:	2b00      	cmp	r3, #0
 800583c:	d01e      	beq.n	800587c <xTaskCreateStatic+0xaa>
 800583e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005840:	2b00      	cmp	r3, #0
 8005842:	d01b      	beq.n	800587c <xTaskCreateStatic+0xaa>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005844:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005846:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8005848:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800584a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800584c:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800584e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005850:	2202      	movs	r2, #2
 8005852:	f883 209d 	strb.w	r2, [r3, #157]	; 0x9d
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8005856:	2300      	movs	r3, #0
 8005858:	9303      	str	r3, [sp, #12]
 800585a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800585c:	9302      	str	r3, [sp, #8]
 800585e:	f107 0314 	add.w	r3, r7, #20
 8005862:	9301      	str	r3, [sp, #4]
 8005864:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005866:	9300      	str	r3, [sp, #0]
 8005868:	683b      	ldr	r3, [r7, #0]
 800586a:	687a      	ldr	r2, [r7, #4]
 800586c:	68b9      	ldr	r1, [r7, #8]
 800586e:	68f8      	ldr	r0, [r7, #12]
 8005870:	f000 f850 	bl	8005914 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005874:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8005876:	f000 f8e3 	bl	8005a40 <prvAddNewTaskToReadyList>
 800587a:	e001      	b.n	8005880 <xTaskCreateStatic+0xae>
		}
		else
		{
			xReturn = NULL;
 800587c:	2300      	movs	r3, #0
 800587e:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8005880:	697b      	ldr	r3, [r7, #20]
	}
 8005882:	4618      	mov	r0, r3
 8005884:	3728      	adds	r7, #40	; 0x28
 8005886:	46bd      	mov	sp, r7
 8005888:	bd80      	pop	{r7, pc}

0800588a <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800588a:	b580      	push	{r7, lr}
 800588c:	b08c      	sub	sp, #48	; 0x30
 800588e:	af04      	add	r7, sp, #16
 8005890:	60f8      	str	r0, [r7, #12]
 8005892:	60b9      	str	r1, [r7, #8]
 8005894:	603b      	str	r3, [r7, #0]
 8005896:	4613      	mov	r3, r2
 8005898:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800589a:	88fb      	ldrh	r3, [r7, #6]
 800589c:	009b      	lsls	r3, r3, #2
 800589e:	4618      	mov	r0, r3
 80058a0:	f000 fe96 	bl	80065d0 <pvPortMalloc>
 80058a4:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80058a6:	697b      	ldr	r3, [r7, #20]
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	d00e      	beq.n	80058ca <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 80058ac:	20a0      	movs	r0, #160	; 0xa0
 80058ae:	f000 fe8f 	bl	80065d0 <pvPortMalloc>
 80058b2:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80058b4:	69fb      	ldr	r3, [r7, #28]
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d003      	beq.n	80058c2 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80058ba:	69fb      	ldr	r3, [r7, #28]
 80058bc:	697a      	ldr	r2, [r7, #20]
 80058be:	631a      	str	r2, [r3, #48]	; 0x30
 80058c0:	e005      	b.n	80058ce <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80058c2:	6978      	ldr	r0, [r7, #20]
 80058c4:	f000 ff48 	bl	8006758 <vPortFree>
 80058c8:	e001      	b.n	80058ce <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80058ca:	2300      	movs	r3, #0
 80058cc:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80058ce:	69fb      	ldr	r3, [r7, #28]
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	d017      	beq.n	8005904 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80058d4:	69fb      	ldr	r3, [r7, #28]
 80058d6:	2200      	movs	r2, #0
 80058d8:	f883 209d 	strb.w	r2, [r3, #157]	; 0x9d
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80058dc:	88fa      	ldrh	r2, [r7, #6]
 80058de:	2300      	movs	r3, #0
 80058e0:	9303      	str	r3, [sp, #12]
 80058e2:	69fb      	ldr	r3, [r7, #28]
 80058e4:	9302      	str	r3, [sp, #8]
 80058e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80058e8:	9301      	str	r3, [sp, #4]
 80058ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80058ec:	9300      	str	r3, [sp, #0]
 80058ee:	683b      	ldr	r3, [r7, #0]
 80058f0:	68b9      	ldr	r1, [r7, #8]
 80058f2:	68f8      	ldr	r0, [r7, #12]
 80058f4:	f000 f80e 	bl	8005914 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80058f8:	69f8      	ldr	r0, [r7, #28]
 80058fa:	f000 f8a1 	bl	8005a40 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80058fe:	2301      	movs	r3, #1
 8005900:	61bb      	str	r3, [r7, #24]
 8005902:	e002      	b.n	800590a <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005904:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005908:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800590a:	69bb      	ldr	r3, [r7, #24]
	}
 800590c:	4618      	mov	r0, r3
 800590e:	3720      	adds	r7, #32
 8005910:	46bd      	mov	sp, r7
 8005912:	bd80      	pop	{r7, pc}

08005914 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005914:	b580      	push	{r7, lr}
 8005916:	b088      	sub	sp, #32
 8005918:	af00      	add	r7, sp, #0
 800591a:	60f8      	str	r0, [r7, #12]
 800591c:	60b9      	str	r1, [r7, #8]
 800591e:	607a      	str	r2, [r7, #4]
 8005920:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8005922:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005924:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800592c:	3b01      	subs	r3, #1
 800592e:	009b      	lsls	r3, r3, #2
 8005930:	4413      	add	r3, r2
 8005932:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8005934:	69bb      	ldr	r3, [r7, #24]
 8005936:	f023 0307 	bic.w	r3, r3, #7
 800593a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800593c:	69bb      	ldr	r3, [r7, #24]
 800593e:	f003 0307 	and.w	r3, r3, #7
 8005942:	2b00      	cmp	r3, #0
 8005944:	d00a      	beq.n	800595c <prvInitialiseNewTask+0x48>
	__asm volatile
 8005946:	f04f 0350 	mov.w	r3, #80	; 0x50
 800594a:	f383 8811 	msr	BASEPRI, r3
 800594e:	f3bf 8f6f 	isb	sy
 8005952:	f3bf 8f4f 	dsb	sy
 8005956:	617b      	str	r3, [r7, #20]
}
 8005958:	bf00      	nop
 800595a:	e7fe      	b.n	800595a <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800595c:	2300      	movs	r3, #0
 800595e:	61fb      	str	r3, [r7, #28]
 8005960:	e012      	b.n	8005988 <prvInitialiseNewTask+0x74>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005962:	68ba      	ldr	r2, [r7, #8]
 8005964:	69fb      	ldr	r3, [r7, #28]
 8005966:	4413      	add	r3, r2
 8005968:	7819      	ldrb	r1, [r3, #0]
 800596a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800596c:	69fb      	ldr	r3, [r7, #28]
 800596e:	4413      	add	r3, r2
 8005970:	3334      	adds	r3, #52	; 0x34
 8005972:	460a      	mov	r2, r1
 8005974:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8005976:	68ba      	ldr	r2, [r7, #8]
 8005978:	69fb      	ldr	r3, [r7, #28]
 800597a:	4413      	add	r3, r2
 800597c:	781b      	ldrb	r3, [r3, #0]
 800597e:	2b00      	cmp	r3, #0
 8005980:	d006      	beq.n	8005990 <prvInitialiseNewTask+0x7c>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005982:	69fb      	ldr	r3, [r7, #28]
 8005984:	3301      	adds	r3, #1
 8005986:	61fb      	str	r3, [r7, #28]
 8005988:	69fb      	ldr	r3, [r7, #28]
 800598a:	2b0f      	cmp	r3, #15
 800598c:	d9e9      	bls.n	8005962 <prvInitialiseNewTask+0x4e>
 800598e:	e000      	b.n	8005992 <prvInitialiseNewTask+0x7e>
		{
			break;
 8005990:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005992:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005994:	2200      	movs	r2, #0
 8005996:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800599a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800599c:	2b06      	cmp	r3, #6
 800599e:	d901      	bls.n	80059a4 <prvInitialiseNewTask+0x90>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80059a0:	2306      	movs	r3, #6
 80059a2:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80059a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80059a6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80059a8:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80059aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80059ac:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80059ae:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80059b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80059b2:	2200      	movs	r2, #0
 80059b4:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80059b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80059b8:	3304      	adds	r3, #4
 80059ba:	4618      	mov	r0, r3
 80059bc:	f7ff fe79 	bl	80056b2 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80059c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80059c2:	3318      	adds	r3, #24
 80059c4:	4618      	mov	r0, r3
 80059c6:	f7ff fe74 	bl	80056b2 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80059ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80059cc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80059ce:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80059d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059d2:	f1c3 0207 	rsb	r2, r3, #7
 80059d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80059d8:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80059da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80059dc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80059de:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80059e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80059e2:	2200      	movs	r2, #0
 80059e4:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80059e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80059ea:	2200      	movs	r2, #0
 80059ec:	f883 209c 	strb.w	r2, [r3, #156]	; 0x9c
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80059f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80059f2:	334c      	adds	r3, #76	; 0x4c
 80059f4:	224c      	movs	r2, #76	; 0x4c
 80059f6:	2100      	movs	r1, #0
 80059f8:	4618      	mov	r0, r3
 80059fa:	f000 ffc1 	bl	8006980 <memset>
 80059fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a00:	4a0c      	ldr	r2, [pc, #48]	; (8005a34 <prvInitialiseNewTask+0x120>)
 8005a02:	651a      	str	r2, [r3, #80]	; 0x50
 8005a04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a06:	4a0c      	ldr	r2, [pc, #48]	; (8005a38 <prvInitialiseNewTask+0x124>)
 8005a08:	655a      	str	r2, [r3, #84]	; 0x54
 8005a0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a0c:	4a0b      	ldr	r2, [pc, #44]	; (8005a3c <prvInitialiseNewTask+0x128>)
 8005a0e:	659a      	str	r2, [r3, #88]	; 0x58
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005a10:	683a      	ldr	r2, [r7, #0]
 8005a12:	68f9      	ldr	r1, [r7, #12]
 8005a14:	69b8      	ldr	r0, [r7, #24]
 8005a16:	f000 fc29 	bl	800626c <pxPortInitialiseStack>
 8005a1a:	4602      	mov	r2, r0
 8005a1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a1e:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8005a20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	d002      	beq.n	8005a2c <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005a26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005a28:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005a2a:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005a2c:	bf00      	nop
 8005a2e:	3720      	adds	r7, #32
 8005a30:	46bd      	mov	sp, r7
 8005a32:	bd80      	pop	{r7, pc}
 8005a34:	20001338 	.word	0x20001338
 8005a38:	200013a0 	.word	0x200013a0
 8005a3c:	20001408 	.word	0x20001408

08005a40 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005a40:	b580      	push	{r7, lr}
 8005a42:	b082      	sub	sp, #8
 8005a44:	af00      	add	r7, sp, #0
 8005a46:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005a48:	f000 fd00 	bl	800644c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005a4c:	4b2a      	ldr	r3, [pc, #168]	; (8005af8 <prvAddNewTaskToReadyList+0xb8>)
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	3301      	adds	r3, #1
 8005a52:	4a29      	ldr	r2, [pc, #164]	; (8005af8 <prvAddNewTaskToReadyList+0xb8>)
 8005a54:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8005a56:	4b29      	ldr	r3, [pc, #164]	; (8005afc <prvAddNewTaskToReadyList+0xbc>)
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	d109      	bne.n	8005a72 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8005a5e:	4a27      	ldr	r2, [pc, #156]	; (8005afc <prvAddNewTaskToReadyList+0xbc>)
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005a64:	4b24      	ldr	r3, [pc, #144]	; (8005af8 <prvAddNewTaskToReadyList+0xb8>)
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	2b01      	cmp	r3, #1
 8005a6a:	d110      	bne.n	8005a8e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005a6c:	f000 fad2 	bl	8006014 <prvInitialiseTaskLists>
 8005a70:	e00d      	b.n	8005a8e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8005a72:	4b23      	ldr	r3, [pc, #140]	; (8005b00 <prvAddNewTaskToReadyList+0xc0>)
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	d109      	bne.n	8005a8e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005a7a:	4b20      	ldr	r3, [pc, #128]	; (8005afc <prvAddNewTaskToReadyList+0xbc>)
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a84:	429a      	cmp	r2, r3
 8005a86:	d802      	bhi.n	8005a8e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005a88:	4a1c      	ldr	r2, [pc, #112]	; (8005afc <prvAddNewTaskToReadyList+0xbc>)
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8005a8e:	4b1d      	ldr	r3, [pc, #116]	; (8005b04 <prvAddNewTaskToReadyList+0xc4>)
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	3301      	adds	r3, #1
 8005a94:	4a1b      	ldr	r2, [pc, #108]	; (8005b04 <prvAddNewTaskToReadyList+0xc4>)
 8005a96:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a9c:	2201      	movs	r2, #1
 8005a9e:	409a      	lsls	r2, r3
 8005aa0:	4b19      	ldr	r3, [pc, #100]	; (8005b08 <prvAddNewTaskToReadyList+0xc8>)
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	4313      	orrs	r3, r2
 8005aa6:	4a18      	ldr	r2, [pc, #96]	; (8005b08 <prvAddNewTaskToReadyList+0xc8>)
 8005aa8:	6013      	str	r3, [r2, #0]
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005aae:	4613      	mov	r3, r2
 8005ab0:	009b      	lsls	r3, r3, #2
 8005ab2:	4413      	add	r3, r2
 8005ab4:	009b      	lsls	r3, r3, #2
 8005ab6:	4a15      	ldr	r2, [pc, #84]	; (8005b0c <prvAddNewTaskToReadyList+0xcc>)
 8005ab8:	441a      	add	r2, r3
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	3304      	adds	r3, #4
 8005abe:	4619      	mov	r1, r3
 8005ac0:	4610      	mov	r0, r2
 8005ac2:	f7ff fe02 	bl	80056ca <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8005ac6:	f000 fcf1 	bl	80064ac <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8005aca:	4b0d      	ldr	r3, [pc, #52]	; (8005b00 <prvAddNewTaskToReadyList+0xc0>)
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	d00e      	beq.n	8005af0 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005ad2:	4b0a      	ldr	r3, [pc, #40]	; (8005afc <prvAddNewTaskToReadyList+0xbc>)
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005adc:	429a      	cmp	r2, r3
 8005ade:	d207      	bcs.n	8005af0 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8005ae0:	4b0b      	ldr	r3, [pc, #44]	; (8005b10 <prvAddNewTaskToReadyList+0xd0>)
 8005ae2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005ae6:	601a      	str	r2, [r3, #0]
 8005ae8:	f3bf 8f4f 	dsb	sy
 8005aec:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005af0:	bf00      	nop
 8005af2:	3708      	adds	r7, #8
 8005af4:	46bd      	mov	sp, r7
 8005af6:	bd80      	pop	{r7, pc}
 8005af8:	200006ec 	.word	0x200006ec
 8005afc:	200005ec 	.word	0x200005ec
 8005b00:	200006f8 	.word	0x200006f8
 8005b04:	20000708 	.word	0x20000708
 8005b08:	200006f4 	.word	0x200006f4
 8005b0c:	200005f0 	.word	0x200005f0
 8005b10:	e000ed04 	.word	0xe000ed04

08005b14 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005b14:	b580      	push	{r7, lr}
 8005b16:	b084      	sub	sp, #16
 8005b18:	af00      	add	r7, sp, #0
 8005b1a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005b1c:	2300      	movs	r3, #0
 8005b1e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	d017      	beq.n	8005b56 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8005b26:	4b13      	ldr	r3, [pc, #76]	; (8005b74 <vTaskDelay+0x60>)
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d00a      	beq.n	8005b44 <vTaskDelay+0x30>
	__asm volatile
 8005b2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b32:	f383 8811 	msr	BASEPRI, r3
 8005b36:	f3bf 8f6f 	isb	sy
 8005b3a:	f3bf 8f4f 	dsb	sy
 8005b3e:	60bb      	str	r3, [r7, #8]
}
 8005b40:	bf00      	nop
 8005b42:	e7fe      	b.n	8005b42 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8005b44:	f000 f884 	bl	8005c50 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8005b48:	2100      	movs	r1, #0
 8005b4a:	6878      	ldr	r0, [r7, #4]
 8005b4c:	f000 fb28 	bl	80061a0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8005b50:	f000 f88c 	bl	8005c6c <xTaskResumeAll>
 8005b54:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d107      	bne.n	8005b6c <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8005b5c:	4b06      	ldr	r3, [pc, #24]	; (8005b78 <vTaskDelay+0x64>)
 8005b5e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005b62:	601a      	str	r2, [r3, #0]
 8005b64:	f3bf 8f4f 	dsb	sy
 8005b68:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005b6c:	bf00      	nop
 8005b6e:	3710      	adds	r7, #16
 8005b70:	46bd      	mov	sp, r7
 8005b72:	bd80      	pop	{r7, pc}
 8005b74:	20000714 	.word	0x20000714
 8005b78:	e000ed04 	.word	0xe000ed04

08005b7c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005b7c:	b580      	push	{r7, lr}
 8005b7e:	b08a      	sub	sp, #40	; 0x28
 8005b80:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8005b82:	2300      	movs	r3, #0
 8005b84:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8005b86:	2300      	movs	r3, #0
 8005b88:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8005b8a:	463a      	mov	r2, r7
 8005b8c:	1d39      	adds	r1, r7, #4
 8005b8e:	f107 0308 	add.w	r3, r7, #8
 8005b92:	4618      	mov	r0, r3
 8005b94:	f7fb faaa 	bl	80010ec <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005b98:	6839      	ldr	r1, [r7, #0]
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	68ba      	ldr	r2, [r7, #8]
 8005b9e:	9202      	str	r2, [sp, #8]
 8005ba0:	9301      	str	r3, [sp, #4]
 8005ba2:	2300      	movs	r3, #0
 8005ba4:	9300      	str	r3, [sp, #0]
 8005ba6:	2300      	movs	r3, #0
 8005ba8:	460a      	mov	r2, r1
 8005baa:	4921      	ldr	r1, [pc, #132]	; (8005c30 <vTaskStartScheduler+0xb4>)
 8005bac:	4821      	ldr	r0, [pc, #132]	; (8005c34 <vTaskStartScheduler+0xb8>)
 8005bae:	f7ff fe10 	bl	80057d2 <xTaskCreateStatic>
 8005bb2:	4603      	mov	r3, r0
 8005bb4:	4a20      	ldr	r2, [pc, #128]	; (8005c38 <vTaskStartScheduler+0xbc>)
 8005bb6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8005bb8:	4b1f      	ldr	r3, [pc, #124]	; (8005c38 <vTaskStartScheduler+0xbc>)
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	d002      	beq.n	8005bc6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8005bc0:	2301      	movs	r3, #1
 8005bc2:	617b      	str	r3, [r7, #20]
 8005bc4:	e001      	b.n	8005bca <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8005bc6:	2300      	movs	r3, #0
 8005bc8:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8005bca:	697b      	ldr	r3, [r7, #20]
 8005bcc:	2b01      	cmp	r3, #1
 8005bce:	d11b      	bne.n	8005c08 <vTaskStartScheduler+0x8c>
	__asm volatile
 8005bd0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005bd4:	f383 8811 	msr	BASEPRI, r3
 8005bd8:	f3bf 8f6f 	isb	sy
 8005bdc:	f3bf 8f4f 	dsb	sy
 8005be0:	613b      	str	r3, [r7, #16]
}
 8005be2:	bf00      	nop

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005be4:	4b15      	ldr	r3, [pc, #84]	; (8005c3c <vTaskStartScheduler+0xc0>)
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	334c      	adds	r3, #76	; 0x4c
 8005bea:	4a15      	ldr	r2, [pc, #84]	; (8005c40 <vTaskStartScheduler+0xc4>)
 8005bec:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005bee:	4b15      	ldr	r3, [pc, #84]	; (8005c44 <vTaskStartScheduler+0xc8>)
 8005bf0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005bf4:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005bf6:	4b14      	ldr	r3, [pc, #80]	; (8005c48 <vTaskStartScheduler+0xcc>)
 8005bf8:	2201      	movs	r2, #1
 8005bfa:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8005bfc:	4b13      	ldr	r3, [pc, #76]	; (8005c4c <vTaskStartScheduler+0xd0>)
 8005bfe:	2200      	movs	r2, #0
 8005c00:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005c02:	f000 fbb1 	bl	8006368 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005c06:	e00e      	b.n	8005c26 <vTaskStartScheduler+0xaa>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005c08:	697b      	ldr	r3, [r7, #20]
 8005c0a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005c0e:	d10a      	bne.n	8005c26 <vTaskStartScheduler+0xaa>
	__asm volatile
 8005c10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c14:	f383 8811 	msr	BASEPRI, r3
 8005c18:	f3bf 8f6f 	isb	sy
 8005c1c:	f3bf 8f4f 	dsb	sy
 8005c20:	60fb      	str	r3, [r7, #12]
}
 8005c22:	bf00      	nop
 8005c24:	e7fe      	b.n	8005c24 <vTaskStartScheduler+0xa8>
}
 8005c26:	bf00      	nop
 8005c28:	3718      	adds	r7, #24
 8005c2a:	46bd      	mov	sp, r7
 8005c2c:	bd80      	pop	{r7, pc}
 8005c2e:	bf00      	nop
 8005c30:	08006b70 	.word	0x08006b70
 8005c34:	08005fe5 	.word	0x08005fe5
 8005c38:	20000710 	.word	0x20000710
 8005c3c:	200005ec 	.word	0x200005ec
 8005c40:	200000dc 	.word	0x200000dc
 8005c44:	2000070c 	.word	0x2000070c
 8005c48:	200006f8 	.word	0x200006f8
 8005c4c:	200006f0 	.word	0x200006f0

08005c50 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005c50:	b480      	push	{r7}
 8005c52:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8005c54:	4b04      	ldr	r3, [pc, #16]	; (8005c68 <vTaskSuspendAll+0x18>)
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	3301      	adds	r3, #1
 8005c5a:	4a03      	ldr	r2, [pc, #12]	; (8005c68 <vTaskSuspendAll+0x18>)
 8005c5c:	6013      	str	r3, [r2, #0]
}
 8005c5e:	bf00      	nop
 8005c60:	46bd      	mov	sp, r7
 8005c62:	bc80      	pop	{r7}
 8005c64:	4770      	bx	lr
 8005c66:	bf00      	nop
 8005c68:	20000714 	.word	0x20000714

08005c6c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005c6c:	b580      	push	{r7, lr}
 8005c6e:	b084      	sub	sp, #16
 8005c70:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8005c72:	2300      	movs	r3, #0
 8005c74:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8005c76:	2300      	movs	r3, #0
 8005c78:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8005c7a:	4b41      	ldr	r3, [pc, #260]	; (8005d80 <xTaskResumeAll+0x114>)
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	2b00      	cmp	r3, #0
 8005c80:	d10a      	bne.n	8005c98 <xTaskResumeAll+0x2c>
	__asm volatile
 8005c82:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c86:	f383 8811 	msr	BASEPRI, r3
 8005c8a:	f3bf 8f6f 	isb	sy
 8005c8e:	f3bf 8f4f 	dsb	sy
 8005c92:	603b      	str	r3, [r7, #0]
}
 8005c94:	bf00      	nop
 8005c96:	e7fe      	b.n	8005c96 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8005c98:	f000 fbd8 	bl	800644c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8005c9c:	4b38      	ldr	r3, [pc, #224]	; (8005d80 <xTaskResumeAll+0x114>)
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	3b01      	subs	r3, #1
 8005ca2:	4a37      	ldr	r2, [pc, #220]	; (8005d80 <xTaskResumeAll+0x114>)
 8005ca4:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005ca6:	4b36      	ldr	r3, [pc, #216]	; (8005d80 <xTaskResumeAll+0x114>)
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	d161      	bne.n	8005d72 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005cae:	4b35      	ldr	r3, [pc, #212]	; (8005d84 <xTaskResumeAll+0x118>)
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	d05d      	beq.n	8005d72 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005cb6:	e02e      	b.n	8005d16 <xTaskResumeAll+0xaa>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8005cb8:	4b33      	ldr	r3, [pc, #204]	; (8005d88 <xTaskResumeAll+0x11c>)
 8005cba:	68db      	ldr	r3, [r3, #12]
 8005cbc:	68db      	ldr	r3, [r3, #12]
 8005cbe:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	3318      	adds	r3, #24
 8005cc4:	4618      	mov	r0, r3
 8005cc6:	f7ff fd5b 	bl	8005780 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	3304      	adds	r3, #4
 8005cce:	4618      	mov	r0, r3
 8005cd0:	f7ff fd56 	bl	8005780 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005cd8:	2201      	movs	r2, #1
 8005cda:	409a      	lsls	r2, r3
 8005cdc:	4b2b      	ldr	r3, [pc, #172]	; (8005d8c <xTaskResumeAll+0x120>)
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	4313      	orrs	r3, r2
 8005ce2:	4a2a      	ldr	r2, [pc, #168]	; (8005d8c <xTaskResumeAll+0x120>)
 8005ce4:	6013      	str	r3, [r2, #0]
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005cea:	4613      	mov	r3, r2
 8005cec:	009b      	lsls	r3, r3, #2
 8005cee:	4413      	add	r3, r2
 8005cf0:	009b      	lsls	r3, r3, #2
 8005cf2:	4a27      	ldr	r2, [pc, #156]	; (8005d90 <xTaskResumeAll+0x124>)
 8005cf4:	441a      	add	r2, r3
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	3304      	adds	r3, #4
 8005cfa:	4619      	mov	r1, r3
 8005cfc:	4610      	mov	r0, r2
 8005cfe:	f7ff fce4 	bl	80056ca <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005d06:	4b23      	ldr	r3, [pc, #140]	; (8005d94 <xTaskResumeAll+0x128>)
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d0c:	429a      	cmp	r2, r3
 8005d0e:	d302      	bcc.n	8005d16 <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8005d10:	4b21      	ldr	r3, [pc, #132]	; (8005d98 <xTaskResumeAll+0x12c>)
 8005d12:	2201      	movs	r2, #1
 8005d14:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005d16:	4b1c      	ldr	r3, [pc, #112]	; (8005d88 <xTaskResumeAll+0x11c>)
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	d1cc      	bne.n	8005cb8 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	d001      	beq.n	8005d28 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005d24:	f000 fa18 	bl	8006158 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8005d28:	4b1c      	ldr	r3, [pc, #112]	; (8005d9c <xTaskResumeAll+0x130>)
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d010      	beq.n	8005d56 <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005d34:	f000 f836 	bl	8005da4 <xTaskIncrementTick>
 8005d38:	4603      	mov	r3, r0
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	d002      	beq.n	8005d44 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8005d3e:	4b16      	ldr	r3, [pc, #88]	; (8005d98 <xTaskResumeAll+0x12c>)
 8005d40:	2201      	movs	r2, #1
 8005d42:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	3b01      	subs	r3, #1
 8005d48:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	d1f1      	bne.n	8005d34 <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 8005d50:	4b12      	ldr	r3, [pc, #72]	; (8005d9c <xTaskResumeAll+0x130>)
 8005d52:	2200      	movs	r2, #0
 8005d54:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8005d56:	4b10      	ldr	r3, [pc, #64]	; (8005d98 <xTaskResumeAll+0x12c>)
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	d009      	beq.n	8005d72 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8005d5e:	2301      	movs	r3, #1
 8005d60:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8005d62:	4b0f      	ldr	r3, [pc, #60]	; (8005da0 <xTaskResumeAll+0x134>)
 8005d64:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005d68:	601a      	str	r2, [r3, #0]
 8005d6a:	f3bf 8f4f 	dsb	sy
 8005d6e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005d72:	f000 fb9b 	bl	80064ac <vPortExitCritical>

	return xAlreadyYielded;
 8005d76:	68bb      	ldr	r3, [r7, #8]
}
 8005d78:	4618      	mov	r0, r3
 8005d7a:	3710      	adds	r7, #16
 8005d7c:	46bd      	mov	sp, r7
 8005d7e:	bd80      	pop	{r7, pc}
 8005d80:	20000714 	.word	0x20000714
 8005d84:	200006ec 	.word	0x200006ec
 8005d88:	200006ac 	.word	0x200006ac
 8005d8c:	200006f4 	.word	0x200006f4
 8005d90:	200005f0 	.word	0x200005f0
 8005d94:	200005ec 	.word	0x200005ec
 8005d98:	20000700 	.word	0x20000700
 8005d9c:	200006fc 	.word	0x200006fc
 8005da0:	e000ed04 	.word	0xe000ed04

08005da4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005da4:	b580      	push	{r7, lr}
 8005da6:	b086      	sub	sp, #24
 8005da8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8005daa:	2300      	movs	r3, #0
 8005dac:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005dae:	4b51      	ldr	r3, [pc, #324]	; (8005ef4 <xTaskIncrementTick+0x150>)
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	f040 808d 	bne.w	8005ed2 <xTaskIncrementTick+0x12e>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005db8:	4b4f      	ldr	r3, [pc, #316]	; (8005ef8 <xTaskIncrementTick+0x154>)
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	3301      	adds	r3, #1
 8005dbe:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005dc0:	4a4d      	ldr	r2, [pc, #308]	; (8005ef8 <xTaskIncrementTick+0x154>)
 8005dc2:	693b      	ldr	r3, [r7, #16]
 8005dc4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8005dc6:	693b      	ldr	r3, [r7, #16]
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	d120      	bne.n	8005e0e <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8005dcc:	4b4b      	ldr	r3, [pc, #300]	; (8005efc <xTaskIncrementTick+0x158>)
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	d00a      	beq.n	8005dec <xTaskIncrementTick+0x48>
	__asm volatile
 8005dd6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005dda:	f383 8811 	msr	BASEPRI, r3
 8005dde:	f3bf 8f6f 	isb	sy
 8005de2:	f3bf 8f4f 	dsb	sy
 8005de6:	603b      	str	r3, [r7, #0]
}
 8005de8:	bf00      	nop
 8005dea:	e7fe      	b.n	8005dea <xTaskIncrementTick+0x46>
 8005dec:	4b43      	ldr	r3, [pc, #268]	; (8005efc <xTaskIncrementTick+0x158>)
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	60fb      	str	r3, [r7, #12]
 8005df2:	4b43      	ldr	r3, [pc, #268]	; (8005f00 <xTaskIncrementTick+0x15c>)
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	4a41      	ldr	r2, [pc, #260]	; (8005efc <xTaskIncrementTick+0x158>)
 8005df8:	6013      	str	r3, [r2, #0]
 8005dfa:	4a41      	ldr	r2, [pc, #260]	; (8005f00 <xTaskIncrementTick+0x15c>)
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	6013      	str	r3, [r2, #0]
 8005e00:	4b40      	ldr	r3, [pc, #256]	; (8005f04 <xTaskIncrementTick+0x160>)
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	3301      	adds	r3, #1
 8005e06:	4a3f      	ldr	r2, [pc, #252]	; (8005f04 <xTaskIncrementTick+0x160>)
 8005e08:	6013      	str	r3, [r2, #0]
 8005e0a:	f000 f9a5 	bl	8006158 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005e0e:	4b3e      	ldr	r3, [pc, #248]	; (8005f08 <xTaskIncrementTick+0x164>)
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	693a      	ldr	r2, [r7, #16]
 8005e14:	429a      	cmp	r2, r3
 8005e16:	d34d      	bcc.n	8005eb4 <xTaskIncrementTick+0x110>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005e18:	4b38      	ldr	r3, [pc, #224]	; (8005efc <xTaskIncrementTick+0x158>)
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d101      	bne.n	8005e26 <xTaskIncrementTick+0x82>
 8005e22:	2301      	movs	r3, #1
 8005e24:	e000      	b.n	8005e28 <xTaskIncrementTick+0x84>
 8005e26:	2300      	movs	r3, #0
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d004      	beq.n	8005e36 <xTaskIncrementTick+0x92>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005e2c:	4b36      	ldr	r3, [pc, #216]	; (8005f08 <xTaskIncrementTick+0x164>)
 8005e2e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005e32:	601a      	str	r2, [r3, #0]
					break;
 8005e34:	e03e      	b.n	8005eb4 <xTaskIncrementTick+0x110>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8005e36:	4b31      	ldr	r3, [pc, #196]	; (8005efc <xTaskIncrementTick+0x158>)
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	68db      	ldr	r3, [r3, #12]
 8005e3c:	68db      	ldr	r3, [r3, #12]
 8005e3e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005e40:	68bb      	ldr	r3, [r7, #8]
 8005e42:	685b      	ldr	r3, [r3, #4]
 8005e44:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8005e46:	693a      	ldr	r2, [r7, #16]
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	429a      	cmp	r2, r3
 8005e4c:	d203      	bcs.n	8005e56 <xTaskIncrementTick+0xb2>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8005e4e:	4a2e      	ldr	r2, [pc, #184]	; (8005f08 <xTaskIncrementTick+0x164>)
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	6013      	str	r3, [r2, #0]
						break;
 8005e54:	e02e      	b.n	8005eb4 <xTaskIncrementTick+0x110>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005e56:	68bb      	ldr	r3, [r7, #8]
 8005e58:	3304      	adds	r3, #4
 8005e5a:	4618      	mov	r0, r3
 8005e5c:	f7ff fc90 	bl	8005780 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005e60:	68bb      	ldr	r3, [r7, #8]
 8005e62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	d004      	beq.n	8005e72 <xTaskIncrementTick+0xce>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005e68:	68bb      	ldr	r3, [r7, #8]
 8005e6a:	3318      	adds	r3, #24
 8005e6c:	4618      	mov	r0, r3
 8005e6e:	f7ff fc87 	bl	8005780 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8005e72:	68bb      	ldr	r3, [r7, #8]
 8005e74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e76:	2201      	movs	r2, #1
 8005e78:	409a      	lsls	r2, r3
 8005e7a:	4b24      	ldr	r3, [pc, #144]	; (8005f0c <xTaskIncrementTick+0x168>)
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	4313      	orrs	r3, r2
 8005e80:	4a22      	ldr	r2, [pc, #136]	; (8005f0c <xTaskIncrementTick+0x168>)
 8005e82:	6013      	str	r3, [r2, #0]
 8005e84:	68bb      	ldr	r3, [r7, #8]
 8005e86:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005e88:	4613      	mov	r3, r2
 8005e8a:	009b      	lsls	r3, r3, #2
 8005e8c:	4413      	add	r3, r2
 8005e8e:	009b      	lsls	r3, r3, #2
 8005e90:	4a1f      	ldr	r2, [pc, #124]	; (8005f10 <xTaskIncrementTick+0x16c>)
 8005e92:	441a      	add	r2, r3
 8005e94:	68bb      	ldr	r3, [r7, #8]
 8005e96:	3304      	adds	r3, #4
 8005e98:	4619      	mov	r1, r3
 8005e9a:	4610      	mov	r0, r2
 8005e9c:	f7ff fc15 	bl	80056ca <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005ea0:	68bb      	ldr	r3, [r7, #8]
 8005ea2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005ea4:	4b1b      	ldr	r3, [pc, #108]	; (8005f14 <xTaskIncrementTick+0x170>)
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005eaa:	429a      	cmp	r2, r3
 8005eac:	d3b4      	bcc.n	8005e18 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8005eae:	2301      	movs	r3, #1
 8005eb0:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005eb2:	e7b1      	b.n	8005e18 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8005eb4:	4b17      	ldr	r3, [pc, #92]	; (8005f14 <xTaskIncrementTick+0x170>)
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005eba:	4915      	ldr	r1, [pc, #84]	; (8005f10 <xTaskIncrementTick+0x16c>)
 8005ebc:	4613      	mov	r3, r2
 8005ebe:	009b      	lsls	r3, r3, #2
 8005ec0:	4413      	add	r3, r2
 8005ec2:	009b      	lsls	r3, r3, #2
 8005ec4:	440b      	add	r3, r1
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	2b01      	cmp	r3, #1
 8005eca:	d907      	bls.n	8005edc <xTaskIncrementTick+0x138>
			{
				xSwitchRequired = pdTRUE;
 8005ecc:	2301      	movs	r3, #1
 8005ece:	617b      	str	r3, [r7, #20]
 8005ed0:	e004      	b.n	8005edc <xTaskIncrementTick+0x138>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8005ed2:	4b11      	ldr	r3, [pc, #68]	; (8005f18 <xTaskIncrementTick+0x174>)
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	3301      	adds	r3, #1
 8005ed8:	4a0f      	ldr	r2, [pc, #60]	; (8005f18 <xTaskIncrementTick+0x174>)
 8005eda:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8005edc:	4b0f      	ldr	r3, [pc, #60]	; (8005f1c <xTaskIncrementTick+0x178>)
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	d001      	beq.n	8005ee8 <xTaskIncrementTick+0x144>
		{
			xSwitchRequired = pdTRUE;
 8005ee4:	2301      	movs	r3, #1
 8005ee6:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8005ee8:	697b      	ldr	r3, [r7, #20]
}
 8005eea:	4618      	mov	r0, r3
 8005eec:	3718      	adds	r7, #24
 8005eee:	46bd      	mov	sp, r7
 8005ef0:	bd80      	pop	{r7, pc}
 8005ef2:	bf00      	nop
 8005ef4:	20000714 	.word	0x20000714
 8005ef8:	200006f0 	.word	0x200006f0
 8005efc:	200006a4 	.word	0x200006a4
 8005f00:	200006a8 	.word	0x200006a8
 8005f04:	20000704 	.word	0x20000704
 8005f08:	2000070c 	.word	0x2000070c
 8005f0c:	200006f4 	.word	0x200006f4
 8005f10:	200005f0 	.word	0x200005f0
 8005f14:	200005ec 	.word	0x200005ec
 8005f18:	200006fc 	.word	0x200006fc
 8005f1c:	20000700 	.word	0x20000700

08005f20 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005f20:	b480      	push	{r7}
 8005f22:	b087      	sub	sp, #28
 8005f24:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8005f26:	4b29      	ldr	r3, [pc, #164]	; (8005fcc <vTaskSwitchContext+0xac>)
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	d003      	beq.n	8005f36 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8005f2e:	4b28      	ldr	r3, [pc, #160]	; (8005fd0 <vTaskSwitchContext+0xb0>)
 8005f30:	2201      	movs	r2, #1
 8005f32:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8005f34:	e044      	b.n	8005fc0 <vTaskSwitchContext+0xa0>
		xYieldPending = pdFALSE;
 8005f36:	4b26      	ldr	r3, [pc, #152]	; (8005fd0 <vTaskSwitchContext+0xb0>)
 8005f38:	2200      	movs	r2, #0
 8005f3a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8005f3c:	4b25      	ldr	r3, [pc, #148]	; (8005fd4 <vTaskSwitchContext+0xb4>)
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	fab3 f383 	clz	r3, r3
 8005f48:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8005f4a:	7afb      	ldrb	r3, [r7, #11]
 8005f4c:	f1c3 031f 	rsb	r3, r3, #31
 8005f50:	617b      	str	r3, [r7, #20]
 8005f52:	4921      	ldr	r1, [pc, #132]	; (8005fd8 <vTaskSwitchContext+0xb8>)
 8005f54:	697a      	ldr	r2, [r7, #20]
 8005f56:	4613      	mov	r3, r2
 8005f58:	009b      	lsls	r3, r3, #2
 8005f5a:	4413      	add	r3, r2
 8005f5c:	009b      	lsls	r3, r3, #2
 8005f5e:	440b      	add	r3, r1
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d10a      	bne.n	8005f7c <vTaskSwitchContext+0x5c>
	__asm volatile
 8005f66:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f6a:	f383 8811 	msr	BASEPRI, r3
 8005f6e:	f3bf 8f6f 	isb	sy
 8005f72:	f3bf 8f4f 	dsb	sy
 8005f76:	607b      	str	r3, [r7, #4]
}
 8005f78:	bf00      	nop
 8005f7a:	e7fe      	b.n	8005f7a <vTaskSwitchContext+0x5a>
 8005f7c:	697a      	ldr	r2, [r7, #20]
 8005f7e:	4613      	mov	r3, r2
 8005f80:	009b      	lsls	r3, r3, #2
 8005f82:	4413      	add	r3, r2
 8005f84:	009b      	lsls	r3, r3, #2
 8005f86:	4a14      	ldr	r2, [pc, #80]	; (8005fd8 <vTaskSwitchContext+0xb8>)
 8005f88:	4413      	add	r3, r2
 8005f8a:	613b      	str	r3, [r7, #16]
 8005f8c:	693b      	ldr	r3, [r7, #16]
 8005f8e:	685b      	ldr	r3, [r3, #4]
 8005f90:	685a      	ldr	r2, [r3, #4]
 8005f92:	693b      	ldr	r3, [r7, #16]
 8005f94:	605a      	str	r2, [r3, #4]
 8005f96:	693b      	ldr	r3, [r7, #16]
 8005f98:	685a      	ldr	r2, [r3, #4]
 8005f9a:	693b      	ldr	r3, [r7, #16]
 8005f9c:	3308      	adds	r3, #8
 8005f9e:	429a      	cmp	r2, r3
 8005fa0:	d104      	bne.n	8005fac <vTaskSwitchContext+0x8c>
 8005fa2:	693b      	ldr	r3, [r7, #16]
 8005fa4:	685b      	ldr	r3, [r3, #4]
 8005fa6:	685a      	ldr	r2, [r3, #4]
 8005fa8:	693b      	ldr	r3, [r7, #16]
 8005faa:	605a      	str	r2, [r3, #4]
 8005fac:	693b      	ldr	r3, [r7, #16]
 8005fae:	685b      	ldr	r3, [r3, #4]
 8005fb0:	68db      	ldr	r3, [r3, #12]
 8005fb2:	4a0a      	ldr	r2, [pc, #40]	; (8005fdc <vTaskSwitchContext+0xbc>)
 8005fb4:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005fb6:	4b09      	ldr	r3, [pc, #36]	; (8005fdc <vTaskSwitchContext+0xbc>)
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	334c      	adds	r3, #76	; 0x4c
 8005fbc:	4a08      	ldr	r2, [pc, #32]	; (8005fe0 <vTaskSwitchContext+0xc0>)
 8005fbe:	6013      	str	r3, [r2, #0]
}
 8005fc0:	bf00      	nop
 8005fc2:	371c      	adds	r7, #28
 8005fc4:	46bd      	mov	sp, r7
 8005fc6:	bc80      	pop	{r7}
 8005fc8:	4770      	bx	lr
 8005fca:	bf00      	nop
 8005fcc:	20000714 	.word	0x20000714
 8005fd0:	20000700 	.word	0x20000700
 8005fd4:	200006f4 	.word	0x200006f4
 8005fd8:	200005f0 	.word	0x200005f0
 8005fdc:	200005ec 	.word	0x200005ec
 8005fe0:	200000dc 	.word	0x200000dc

08005fe4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8005fe4:	b580      	push	{r7, lr}
 8005fe6:	b082      	sub	sp, #8
 8005fe8:	af00      	add	r7, sp, #0
 8005fea:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8005fec:	f000 f852 	bl	8006094 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005ff0:	4b06      	ldr	r3, [pc, #24]	; (800600c <prvIdleTask+0x28>)
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	2b01      	cmp	r3, #1
 8005ff6:	d9f9      	bls.n	8005fec <prvIdleTask+0x8>
			{
				taskYIELD();
 8005ff8:	4b05      	ldr	r3, [pc, #20]	; (8006010 <prvIdleTask+0x2c>)
 8005ffa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005ffe:	601a      	str	r2, [r3, #0]
 8006000:	f3bf 8f4f 	dsb	sy
 8006004:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8006008:	e7f0      	b.n	8005fec <prvIdleTask+0x8>
 800600a:	bf00      	nop
 800600c:	200005f0 	.word	0x200005f0
 8006010:	e000ed04 	.word	0xe000ed04

08006014 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8006014:	b580      	push	{r7, lr}
 8006016:	b082      	sub	sp, #8
 8006018:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800601a:	2300      	movs	r3, #0
 800601c:	607b      	str	r3, [r7, #4]
 800601e:	e00c      	b.n	800603a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006020:	687a      	ldr	r2, [r7, #4]
 8006022:	4613      	mov	r3, r2
 8006024:	009b      	lsls	r3, r3, #2
 8006026:	4413      	add	r3, r2
 8006028:	009b      	lsls	r3, r3, #2
 800602a:	4a12      	ldr	r2, [pc, #72]	; (8006074 <prvInitialiseTaskLists+0x60>)
 800602c:	4413      	add	r3, r2
 800602e:	4618      	mov	r0, r3
 8006030:	f7ff fb20 	bl	8005674 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	3301      	adds	r3, #1
 8006038:	607b      	str	r3, [r7, #4]
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	2b06      	cmp	r3, #6
 800603e:	d9ef      	bls.n	8006020 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8006040:	480d      	ldr	r0, [pc, #52]	; (8006078 <prvInitialiseTaskLists+0x64>)
 8006042:	f7ff fb17 	bl	8005674 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8006046:	480d      	ldr	r0, [pc, #52]	; (800607c <prvInitialiseTaskLists+0x68>)
 8006048:	f7ff fb14 	bl	8005674 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800604c:	480c      	ldr	r0, [pc, #48]	; (8006080 <prvInitialiseTaskLists+0x6c>)
 800604e:	f7ff fb11 	bl	8005674 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8006052:	480c      	ldr	r0, [pc, #48]	; (8006084 <prvInitialiseTaskLists+0x70>)
 8006054:	f7ff fb0e 	bl	8005674 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8006058:	480b      	ldr	r0, [pc, #44]	; (8006088 <prvInitialiseTaskLists+0x74>)
 800605a:	f7ff fb0b 	bl	8005674 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800605e:	4b0b      	ldr	r3, [pc, #44]	; (800608c <prvInitialiseTaskLists+0x78>)
 8006060:	4a05      	ldr	r2, [pc, #20]	; (8006078 <prvInitialiseTaskLists+0x64>)
 8006062:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8006064:	4b0a      	ldr	r3, [pc, #40]	; (8006090 <prvInitialiseTaskLists+0x7c>)
 8006066:	4a05      	ldr	r2, [pc, #20]	; (800607c <prvInitialiseTaskLists+0x68>)
 8006068:	601a      	str	r2, [r3, #0]
}
 800606a:	bf00      	nop
 800606c:	3708      	adds	r7, #8
 800606e:	46bd      	mov	sp, r7
 8006070:	bd80      	pop	{r7, pc}
 8006072:	bf00      	nop
 8006074:	200005f0 	.word	0x200005f0
 8006078:	2000067c 	.word	0x2000067c
 800607c:	20000690 	.word	0x20000690
 8006080:	200006ac 	.word	0x200006ac
 8006084:	200006c0 	.word	0x200006c0
 8006088:	200006d8 	.word	0x200006d8
 800608c:	200006a4 	.word	0x200006a4
 8006090:	200006a8 	.word	0x200006a8

08006094 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8006094:	b580      	push	{r7, lr}
 8006096:	b082      	sub	sp, #8
 8006098:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800609a:	e019      	b.n	80060d0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800609c:	f000 f9d6 	bl	800644c <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 80060a0:	4b10      	ldr	r3, [pc, #64]	; (80060e4 <prvCheckTasksWaitingTermination+0x50>)
 80060a2:	68db      	ldr	r3, [r3, #12]
 80060a4:	68db      	ldr	r3, [r3, #12]
 80060a6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	3304      	adds	r3, #4
 80060ac:	4618      	mov	r0, r3
 80060ae:	f7ff fb67 	bl	8005780 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80060b2:	4b0d      	ldr	r3, [pc, #52]	; (80060e8 <prvCheckTasksWaitingTermination+0x54>)
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	3b01      	subs	r3, #1
 80060b8:	4a0b      	ldr	r2, [pc, #44]	; (80060e8 <prvCheckTasksWaitingTermination+0x54>)
 80060ba:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80060bc:	4b0b      	ldr	r3, [pc, #44]	; (80060ec <prvCheckTasksWaitingTermination+0x58>)
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	3b01      	subs	r3, #1
 80060c2:	4a0a      	ldr	r2, [pc, #40]	; (80060ec <prvCheckTasksWaitingTermination+0x58>)
 80060c4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80060c6:	f000 f9f1 	bl	80064ac <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80060ca:	6878      	ldr	r0, [r7, #4]
 80060cc:	f000 f810 	bl	80060f0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80060d0:	4b06      	ldr	r3, [pc, #24]	; (80060ec <prvCheckTasksWaitingTermination+0x58>)
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	d1e1      	bne.n	800609c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80060d8:	bf00      	nop
 80060da:	bf00      	nop
 80060dc:	3708      	adds	r7, #8
 80060de:	46bd      	mov	sp, r7
 80060e0:	bd80      	pop	{r7, pc}
 80060e2:	bf00      	nop
 80060e4:	200006c0 	.word	0x200006c0
 80060e8:	200006ec 	.word	0x200006ec
 80060ec:	200006d4 	.word	0x200006d4

080060f0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80060f0:	b580      	push	{r7, lr}
 80060f2:	b084      	sub	sp, #16
 80060f4:	af00      	add	r7, sp, #0
 80060f6:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	334c      	adds	r3, #76	; 0x4c
 80060fc:	4618      	mov	r0, r3
 80060fe:	f000 fc47 	bl	8006990 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	f893 309d 	ldrb.w	r3, [r3, #157]	; 0x9d
 8006108:	2b00      	cmp	r3, #0
 800610a:	d108      	bne.n	800611e <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006110:	4618      	mov	r0, r3
 8006112:	f000 fb21 	bl	8006758 <vPortFree>
				vPortFree( pxTCB );
 8006116:	6878      	ldr	r0, [r7, #4]
 8006118:	f000 fb1e 	bl	8006758 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800611c:	e018      	b.n	8006150 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	f893 309d 	ldrb.w	r3, [r3, #157]	; 0x9d
 8006124:	2b01      	cmp	r3, #1
 8006126:	d103      	bne.n	8006130 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8006128:	6878      	ldr	r0, [r7, #4]
 800612a:	f000 fb15 	bl	8006758 <vPortFree>
	}
 800612e:	e00f      	b.n	8006150 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	f893 309d 	ldrb.w	r3, [r3, #157]	; 0x9d
 8006136:	2b02      	cmp	r3, #2
 8006138:	d00a      	beq.n	8006150 <prvDeleteTCB+0x60>
	__asm volatile
 800613a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800613e:	f383 8811 	msr	BASEPRI, r3
 8006142:	f3bf 8f6f 	isb	sy
 8006146:	f3bf 8f4f 	dsb	sy
 800614a:	60fb      	str	r3, [r7, #12]
}
 800614c:	bf00      	nop
 800614e:	e7fe      	b.n	800614e <prvDeleteTCB+0x5e>
	}
 8006150:	bf00      	nop
 8006152:	3710      	adds	r7, #16
 8006154:	46bd      	mov	sp, r7
 8006156:	bd80      	pop	{r7, pc}

08006158 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006158:	b480      	push	{r7}
 800615a:	b083      	sub	sp, #12
 800615c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800615e:	4b0e      	ldr	r3, [pc, #56]	; (8006198 <prvResetNextTaskUnblockTime+0x40>)
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	2b00      	cmp	r3, #0
 8006166:	d101      	bne.n	800616c <prvResetNextTaskUnblockTime+0x14>
 8006168:	2301      	movs	r3, #1
 800616a:	e000      	b.n	800616e <prvResetNextTaskUnblockTime+0x16>
 800616c:	2300      	movs	r3, #0
 800616e:	2b00      	cmp	r3, #0
 8006170:	d004      	beq.n	800617c <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8006172:	4b0a      	ldr	r3, [pc, #40]	; (800619c <prvResetNextTaskUnblockTime+0x44>)
 8006174:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006178:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800617a:	e008      	b.n	800618e <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800617c:	4b06      	ldr	r3, [pc, #24]	; (8006198 <prvResetNextTaskUnblockTime+0x40>)
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	68db      	ldr	r3, [r3, #12]
 8006182:	68db      	ldr	r3, [r3, #12]
 8006184:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	685b      	ldr	r3, [r3, #4]
 800618a:	4a04      	ldr	r2, [pc, #16]	; (800619c <prvResetNextTaskUnblockTime+0x44>)
 800618c:	6013      	str	r3, [r2, #0]
}
 800618e:	bf00      	nop
 8006190:	370c      	adds	r7, #12
 8006192:	46bd      	mov	sp, r7
 8006194:	bc80      	pop	{r7}
 8006196:	4770      	bx	lr
 8006198:	200006a4 	.word	0x200006a4
 800619c:	2000070c 	.word	0x2000070c

080061a0 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80061a0:	b580      	push	{r7, lr}
 80061a2:	b084      	sub	sp, #16
 80061a4:	af00      	add	r7, sp, #0
 80061a6:	6078      	str	r0, [r7, #4]
 80061a8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80061aa:	4b29      	ldr	r3, [pc, #164]	; (8006250 <prvAddCurrentTaskToDelayedList+0xb0>)
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80061b0:	4b28      	ldr	r3, [pc, #160]	; (8006254 <prvAddCurrentTaskToDelayedList+0xb4>)
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	3304      	adds	r3, #4
 80061b6:	4618      	mov	r0, r3
 80061b8:	f7ff fae2 	bl	8005780 <uxListRemove>
 80061bc:	4603      	mov	r3, r0
 80061be:	2b00      	cmp	r3, #0
 80061c0:	d10b      	bne.n	80061da <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 80061c2:	4b24      	ldr	r3, [pc, #144]	; (8006254 <prvAddCurrentTaskToDelayedList+0xb4>)
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80061c8:	2201      	movs	r2, #1
 80061ca:	fa02 f303 	lsl.w	r3, r2, r3
 80061ce:	43da      	mvns	r2, r3
 80061d0:	4b21      	ldr	r3, [pc, #132]	; (8006258 <prvAddCurrentTaskToDelayedList+0xb8>)
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	4013      	ands	r3, r2
 80061d6:	4a20      	ldr	r2, [pc, #128]	; (8006258 <prvAddCurrentTaskToDelayedList+0xb8>)
 80061d8:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80061e0:	d10a      	bne.n	80061f8 <prvAddCurrentTaskToDelayedList+0x58>
 80061e2:	683b      	ldr	r3, [r7, #0]
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	d007      	beq.n	80061f8 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80061e8:	4b1a      	ldr	r3, [pc, #104]	; (8006254 <prvAddCurrentTaskToDelayedList+0xb4>)
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	3304      	adds	r3, #4
 80061ee:	4619      	mov	r1, r3
 80061f0:	481a      	ldr	r0, [pc, #104]	; (800625c <prvAddCurrentTaskToDelayedList+0xbc>)
 80061f2:	f7ff fa6a 	bl	80056ca <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80061f6:	e026      	b.n	8006246 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80061f8:	68fa      	ldr	r2, [r7, #12]
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	4413      	add	r3, r2
 80061fe:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8006200:	4b14      	ldr	r3, [pc, #80]	; (8006254 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	68ba      	ldr	r2, [r7, #8]
 8006206:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8006208:	68ba      	ldr	r2, [r7, #8]
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	429a      	cmp	r2, r3
 800620e:	d209      	bcs.n	8006224 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006210:	4b13      	ldr	r3, [pc, #76]	; (8006260 <prvAddCurrentTaskToDelayedList+0xc0>)
 8006212:	681a      	ldr	r2, [r3, #0]
 8006214:	4b0f      	ldr	r3, [pc, #60]	; (8006254 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	3304      	adds	r3, #4
 800621a:	4619      	mov	r1, r3
 800621c:	4610      	mov	r0, r2
 800621e:	f7ff fa77 	bl	8005710 <vListInsert>
}
 8006222:	e010      	b.n	8006246 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006224:	4b0f      	ldr	r3, [pc, #60]	; (8006264 <prvAddCurrentTaskToDelayedList+0xc4>)
 8006226:	681a      	ldr	r2, [r3, #0]
 8006228:	4b0a      	ldr	r3, [pc, #40]	; (8006254 <prvAddCurrentTaskToDelayedList+0xb4>)
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	3304      	adds	r3, #4
 800622e:	4619      	mov	r1, r3
 8006230:	4610      	mov	r0, r2
 8006232:	f7ff fa6d 	bl	8005710 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8006236:	4b0c      	ldr	r3, [pc, #48]	; (8006268 <prvAddCurrentTaskToDelayedList+0xc8>)
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	68ba      	ldr	r2, [r7, #8]
 800623c:	429a      	cmp	r2, r3
 800623e:	d202      	bcs.n	8006246 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8006240:	4a09      	ldr	r2, [pc, #36]	; (8006268 <prvAddCurrentTaskToDelayedList+0xc8>)
 8006242:	68bb      	ldr	r3, [r7, #8]
 8006244:	6013      	str	r3, [r2, #0]
}
 8006246:	bf00      	nop
 8006248:	3710      	adds	r7, #16
 800624a:	46bd      	mov	sp, r7
 800624c:	bd80      	pop	{r7, pc}
 800624e:	bf00      	nop
 8006250:	200006f0 	.word	0x200006f0
 8006254:	200005ec 	.word	0x200005ec
 8006258:	200006f4 	.word	0x200006f4
 800625c:	200006d8 	.word	0x200006d8
 8006260:	200006a8 	.word	0x200006a8
 8006264:	200006a4 	.word	0x200006a4
 8006268:	2000070c 	.word	0x2000070c

0800626c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800626c:	b480      	push	{r7}
 800626e:	b085      	sub	sp, #20
 8006270:	af00      	add	r7, sp, #0
 8006272:	60f8      	str	r0, [r7, #12]
 8006274:	60b9      	str	r1, [r7, #8]
 8006276:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	3b04      	subs	r3, #4
 800627c:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8006284:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	3b04      	subs	r3, #4
 800628a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800628c:	68bb      	ldr	r3, [r7, #8]
 800628e:	f023 0201 	bic.w	r2, r3, #1
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	3b04      	subs	r3, #4
 800629a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800629c:	4a08      	ldr	r2, [pc, #32]	; (80062c0 <pxPortInitialiseStack+0x54>)
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	3b14      	subs	r3, #20
 80062a6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80062a8:	687a      	ldr	r2, [r7, #4]
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	3b20      	subs	r3, #32
 80062b2:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80062b4:	68fb      	ldr	r3, [r7, #12]
}
 80062b6:	4618      	mov	r0, r3
 80062b8:	3714      	adds	r7, #20
 80062ba:	46bd      	mov	sp, r7
 80062bc:	bc80      	pop	{r7}
 80062be:	4770      	bx	lr
 80062c0:	080062c5 	.word	0x080062c5

080062c4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80062c4:	b480      	push	{r7}
 80062c6:	b085      	sub	sp, #20
 80062c8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 80062ca:	2300      	movs	r3, #0
 80062cc:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80062ce:	4b12      	ldr	r3, [pc, #72]	; (8006318 <prvTaskExitError+0x54>)
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80062d6:	d00a      	beq.n	80062ee <prvTaskExitError+0x2a>
	__asm volatile
 80062d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80062dc:	f383 8811 	msr	BASEPRI, r3
 80062e0:	f3bf 8f6f 	isb	sy
 80062e4:	f3bf 8f4f 	dsb	sy
 80062e8:	60fb      	str	r3, [r7, #12]
}
 80062ea:	bf00      	nop
 80062ec:	e7fe      	b.n	80062ec <prvTaskExitError+0x28>
	__asm volatile
 80062ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80062f2:	f383 8811 	msr	BASEPRI, r3
 80062f6:	f3bf 8f6f 	isb	sy
 80062fa:	f3bf 8f4f 	dsb	sy
 80062fe:	60bb      	str	r3, [r7, #8]
}
 8006300:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8006302:	bf00      	nop
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	2b00      	cmp	r3, #0
 8006308:	d0fc      	beq.n	8006304 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800630a:	bf00      	nop
 800630c:	bf00      	nop
 800630e:	3714      	adds	r7, #20
 8006310:	46bd      	mov	sp, r7
 8006312:	bc80      	pop	{r7}
 8006314:	4770      	bx	lr
 8006316:	bf00      	nop
 8006318:	2000008c 	.word	0x2000008c
 800631c:	00000000 	.word	0x00000000

08006320 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8006320:	4b07      	ldr	r3, [pc, #28]	; (8006340 <pxCurrentTCBConst2>)
 8006322:	6819      	ldr	r1, [r3, #0]
 8006324:	6808      	ldr	r0, [r1, #0]
 8006326:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800632a:	f380 8809 	msr	PSP, r0
 800632e:	f3bf 8f6f 	isb	sy
 8006332:	f04f 0000 	mov.w	r0, #0
 8006336:	f380 8811 	msr	BASEPRI, r0
 800633a:	f04e 0e0d 	orr.w	lr, lr, #13
 800633e:	4770      	bx	lr

08006340 <pxCurrentTCBConst2>:
 8006340:	200005ec 	.word	0x200005ec
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006344:	bf00      	nop
 8006346:	bf00      	nop

08006348 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8006348:	4806      	ldr	r0, [pc, #24]	; (8006364 <prvPortStartFirstTask+0x1c>)
 800634a:	6800      	ldr	r0, [r0, #0]
 800634c:	6800      	ldr	r0, [r0, #0]
 800634e:	f380 8808 	msr	MSP, r0
 8006352:	b662      	cpsie	i
 8006354:	b661      	cpsie	f
 8006356:	f3bf 8f4f 	dsb	sy
 800635a:	f3bf 8f6f 	isb	sy
 800635e:	df00      	svc	0
 8006360:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8006362:	bf00      	nop
 8006364:	e000ed08 	.word	0xe000ed08

08006368 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006368:	b580      	push	{r7, lr}
 800636a:	b084      	sub	sp, #16
 800636c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800636e:	4b32      	ldr	r3, [pc, #200]	; (8006438 <xPortStartScheduler+0xd0>)
 8006370:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	781b      	ldrb	r3, [r3, #0]
 8006376:	b2db      	uxtb	r3, r3
 8006378:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	22ff      	movs	r2, #255	; 0xff
 800637e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	781b      	ldrb	r3, [r3, #0]
 8006384:	b2db      	uxtb	r3, r3
 8006386:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006388:	78fb      	ldrb	r3, [r7, #3]
 800638a:	b2db      	uxtb	r3, r3
 800638c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8006390:	b2da      	uxtb	r2, r3
 8006392:	4b2a      	ldr	r3, [pc, #168]	; (800643c <xPortStartScheduler+0xd4>)
 8006394:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8006396:	4b2a      	ldr	r3, [pc, #168]	; (8006440 <xPortStartScheduler+0xd8>)
 8006398:	2207      	movs	r2, #7
 800639a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800639c:	e009      	b.n	80063b2 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800639e:	4b28      	ldr	r3, [pc, #160]	; (8006440 <xPortStartScheduler+0xd8>)
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	3b01      	subs	r3, #1
 80063a4:	4a26      	ldr	r2, [pc, #152]	; (8006440 <xPortStartScheduler+0xd8>)
 80063a6:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80063a8:	78fb      	ldrb	r3, [r7, #3]
 80063aa:	b2db      	uxtb	r3, r3
 80063ac:	005b      	lsls	r3, r3, #1
 80063ae:	b2db      	uxtb	r3, r3
 80063b0:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80063b2:	78fb      	ldrb	r3, [r7, #3]
 80063b4:	b2db      	uxtb	r3, r3
 80063b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80063ba:	2b80      	cmp	r3, #128	; 0x80
 80063bc:	d0ef      	beq.n	800639e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80063be:	4b20      	ldr	r3, [pc, #128]	; (8006440 <xPortStartScheduler+0xd8>)
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	f1c3 0307 	rsb	r3, r3, #7
 80063c6:	2b04      	cmp	r3, #4
 80063c8:	d00a      	beq.n	80063e0 <xPortStartScheduler+0x78>
	__asm volatile
 80063ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80063ce:	f383 8811 	msr	BASEPRI, r3
 80063d2:	f3bf 8f6f 	isb	sy
 80063d6:	f3bf 8f4f 	dsb	sy
 80063da:	60bb      	str	r3, [r7, #8]
}
 80063dc:	bf00      	nop
 80063de:	e7fe      	b.n	80063de <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80063e0:	4b17      	ldr	r3, [pc, #92]	; (8006440 <xPortStartScheduler+0xd8>)
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	021b      	lsls	r3, r3, #8
 80063e6:	4a16      	ldr	r2, [pc, #88]	; (8006440 <xPortStartScheduler+0xd8>)
 80063e8:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80063ea:	4b15      	ldr	r3, [pc, #84]	; (8006440 <xPortStartScheduler+0xd8>)
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80063f2:	4a13      	ldr	r2, [pc, #76]	; (8006440 <xPortStartScheduler+0xd8>)
 80063f4:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	b2da      	uxtb	r2, r3
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80063fe:	4b11      	ldr	r3, [pc, #68]	; (8006444 <xPortStartScheduler+0xdc>)
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	4a10      	ldr	r2, [pc, #64]	; (8006444 <xPortStartScheduler+0xdc>)
 8006404:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8006408:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800640a:	4b0e      	ldr	r3, [pc, #56]	; (8006444 <xPortStartScheduler+0xdc>)
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	4a0d      	ldr	r2, [pc, #52]	; (8006444 <xPortStartScheduler+0xdc>)
 8006410:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8006414:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8006416:	f000 f8b9 	bl	800658c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800641a:	4b0b      	ldr	r3, [pc, #44]	; (8006448 <xPortStartScheduler+0xe0>)
 800641c:	2200      	movs	r2, #0
 800641e:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8006420:	f7ff ff92 	bl	8006348 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8006424:	f7ff fd7c 	bl	8005f20 <vTaskSwitchContext>
	prvTaskExitError();
 8006428:	f7ff ff4c 	bl	80062c4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800642c:	2300      	movs	r3, #0
}
 800642e:	4618      	mov	r0, r3
 8006430:	3710      	adds	r7, #16
 8006432:	46bd      	mov	sp, r7
 8006434:	bd80      	pop	{r7, pc}
 8006436:	bf00      	nop
 8006438:	e000e400 	.word	0xe000e400
 800643c:	20000718 	.word	0x20000718
 8006440:	2000071c 	.word	0x2000071c
 8006444:	e000ed20 	.word	0xe000ed20
 8006448:	2000008c 	.word	0x2000008c

0800644c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800644c:	b480      	push	{r7}
 800644e:	b083      	sub	sp, #12
 8006450:	af00      	add	r7, sp, #0
	__asm volatile
 8006452:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006456:	f383 8811 	msr	BASEPRI, r3
 800645a:	f3bf 8f6f 	isb	sy
 800645e:	f3bf 8f4f 	dsb	sy
 8006462:	607b      	str	r3, [r7, #4]
}
 8006464:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8006466:	4b0f      	ldr	r3, [pc, #60]	; (80064a4 <vPortEnterCritical+0x58>)
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	3301      	adds	r3, #1
 800646c:	4a0d      	ldr	r2, [pc, #52]	; (80064a4 <vPortEnterCritical+0x58>)
 800646e:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8006470:	4b0c      	ldr	r3, [pc, #48]	; (80064a4 <vPortEnterCritical+0x58>)
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	2b01      	cmp	r3, #1
 8006476:	d10f      	bne.n	8006498 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006478:	4b0b      	ldr	r3, [pc, #44]	; (80064a8 <vPortEnterCritical+0x5c>)
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	b2db      	uxtb	r3, r3
 800647e:	2b00      	cmp	r3, #0
 8006480:	d00a      	beq.n	8006498 <vPortEnterCritical+0x4c>
	__asm volatile
 8006482:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006486:	f383 8811 	msr	BASEPRI, r3
 800648a:	f3bf 8f6f 	isb	sy
 800648e:	f3bf 8f4f 	dsb	sy
 8006492:	603b      	str	r3, [r7, #0]
}
 8006494:	bf00      	nop
 8006496:	e7fe      	b.n	8006496 <vPortEnterCritical+0x4a>
	}
}
 8006498:	bf00      	nop
 800649a:	370c      	adds	r7, #12
 800649c:	46bd      	mov	sp, r7
 800649e:	bc80      	pop	{r7}
 80064a0:	4770      	bx	lr
 80064a2:	bf00      	nop
 80064a4:	2000008c 	.word	0x2000008c
 80064a8:	e000ed04 	.word	0xe000ed04

080064ac <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80064ac:	b480      	push	{r7}
 80064ae:	b083      	sub	sp, #12
 80064b0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80064b2:	4b11      	ldr	r3, [pc, #68]	; (80064f8 <vPortExitCritical+0x4c>)
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	2b00      	cmp	r3, #0
 80064b8:	d10a      	bne.n	80064d0 <vPortExitCritical+0x24>
	__asm volatile
 80064ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80064be:	f383 8811 	msr	BASEPRI, r3
 80064c2:	f3bf 8f6f 	isb	sy
 80064c6:	f3bf 8f4f 	dsb	sy
 80064ca:	607b      	str	r3, [r7, #4]
}
 80064cc:	bf00      	nop
 80064ce:	e7fe      	b.n	80064ce <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80064d0:	4b09      	ldr	r3, [pc, #36]	; (80064f8 <vPortExitCritical+0x4c>)
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	3b01      	subs	r3, #1
 80064d6:	4a08      	ldr	r2, [pc, #32]	; (80064f8 <vPortExitCritical+0x4c>)
 80064d8:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80064da:	4b07      	ldr	r3, [pc, #28]	; (80064f8 <vPortExitCritical+0x4c>)
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	2b00      	cmp	r3, #0
 80064e0:	d105      	bne.n	80064ee <vPortExitCritical+0x42>
 80064e2:	2300      	movs	r3, #0
 80064e4:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80064e6:	683b      	ldr	r3, [r7, #0]
 80064e8:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80064ec:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80064ee:	bf00      	nop
 80064f0:	370c      	adds	r7, #12
 80064f2:	46bd      	mov	sp, r7
 80064f4:	bc80      	pop	{r7}
 80064f6:	4770      	bx	lr
 80064f8:	2000008c 	.word	0x2000008c
 80064fc:	00000000 	.word	0x00000000

08006500 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006500:	f3ef 8009 	mrs	r0, PSP
 8006504:	f3bf 8f6f 	isb	sy
 8006508:	4b0d      	ldr	r3, [pc, #52]	; (8006540 <pxCurrentTCBConst>)
 800650a:	681a      	ldr	r2, [r3, #0]
 800650c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8006510:	6010      	str	r0, [r2, #0]
 8006512:	e92d 4008 	stmdb	sp!, {r3, lr}
 8006516:	f04f 0050 	mov.w	r0, #80	; 0x50
 800651a:	f380 8811 	msr	BASEPRI, r0
 800651e:	f7ff fcff 	bl	8005f20 <vTaskSwitchContext>
 8006522:	f04f 0000 	mov.w	r0, #0
 8006526:	f380 8811 	msr	BASEPRI, r0
 800652a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800652e:	6819      	ldr	r1, [r3, #0]
 8006530:	6808      	ldr	r0, [r1, #0]
 8006532:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8006536:	f380 8809 	msr	PSP, r0
 800653a:	f3bf 8f6f 	isb	sy
 800653e:	4770      	bx	lr

08006540 <pxCurrentTCBConst>:
 8006540:	200005ec 	.word	0x200005ec
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006544:	bf00      	nop
 8006546:	bf00      	nop

08006548 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006548:	b580      	push	{r7, lr}
 800654a:	b082      	sub	sp, #8
 800654c:	af00      	add	r7, sp, #0
	__asm volatile
 800654e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006552:	f383 8811 	msr	BASEPRI, r3
 8006556:	f3bf 8f6f 	isb	sy
 800655a:	f3bf 8f4f 	dsb	sy
 800655e:	607b      	str	r3, [r7, #4]
}
 8006560:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006562:	f7ff fc1f 	bl	8005da4 <xTaskIncrementTick>
 8006566:	4603      	mov	r3, r0
 8006568:	2b00      	cmp	r3, #0
 800656a:	d003      	beq.n	8006574 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800656c:	4b06      	ldr	r3, [pc, #24]	; (8006588 <SysTick_Handler+0x40>)
 800656e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006572:	601a      	str	r2, [r3, #0]
 8006574:	2300      	movs	r3, #0
 8006576:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006578:	683b      	ldr	r3, [r7, #0]
 800657a:	f383 8811 	msr	BASEPRI, r3
}
 800657e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8006580:	bf00      	nop
 8006582:	3708      	adds	r7, #8
 8006584:	46bd      	mov	sp, r7
 8006586:	bd80      	pop	{r7, pc}
 8006588:	e000ed04 	.word	0xe000ed04

0800658c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800658c:	b480      	push	{r7}
 800658e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006590:	4b0a      	ldr	r3, [pc, #40]	; (80065bc <vPortSetupTimerInterrupt+0x30>)
 8006592:	2200      	movs	r2, #0
 8006594:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006596:	4b0a      	ldr	r3, [pc, #40]	; (80065c0 <vPortSetupTimerInterrupt+0x34>)
 8006598:	2200      	movs	r2, #0
 800659a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800659c:	4b09      	ldr	r3, [pc, #36]	; (80065c4 <vPortSetupTimerInterrupt+0x38>)
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	4a09      	ldr	r2, [pc, #36]	; (80065c8 <vPortSetupTimerInterrupt+0x3c>)
 80065a2:	fba2 2303 	umull	r2, r3, r2, r3
 80065a6:	099b      	lsrs	r3, r3, #6
 80065a8:	4a08      	ldr	r2, [pc, #32]	; (80065cc <vPortSetupTimerInterrupt+0x40>)
 80065aa:	3b01      	subs	r3, #1
 80065ac:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80065ae:	4b03      	ldr	r3, [pc, #12]	; (80065bc <vPortSetupTimerInterrupt+0x30>)
 80065b0:	2207      	movs	r2, #7
 80065b2:	601a      	str	r2, [r3, #0]
}
 80065b4:	bf00      	nop
 80065b6:	46bd      	mov	sp, r7
 80065b8:	bc80      	pop	{r7}
 80065ba:	4770      	bx	lr
 80065bc:	e000e010 	.word	0xe000e010
 80065c0:	e000e018 	.word	0xe000e018
 80065c4:	20000080 	.word	0x20000080
 80065c8:	10624dd3 	.word	0x10624dd3
 80065cc:	e000e014 	.word	0xe000e014

080065d0 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80065d0:	b580      	push	{r7, lr}
 80065d2:	b08a      	sub	sp, #40	; 0x28
 80065d4:	af00      	add	r7, sp, #0
 80065d6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80065d8:	2300      	movs	r3, #0
 80065da:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80065dc:	f7ff fb38 	bl	8005c50 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80065e0:	4b58      	ldr	r3, [pc, #352]	; (8006744 <pvPortMalloc+0x174>)
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	2b00      	cmp	r3, #0
 80065e6:	d101      	bne.n	80065ec <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80065e8:	f000 f910 	bl	800680c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80065ec:	4b56      	ldr	r3, [pc, #344]	; (8006748 <pvPortMalloc+0x178>)
 80065ee:	681a      	ldr	r2, [r3, #0]
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	4013      	ands	r3, r2
 80065f4:	2b00      	cmp	r3, #0
 80065f6:	f040 808e 	bne.w	8006716 <pvPortMalloc+0x146>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	d01d      	beq.n	800663c <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8006600:	2208      	movs	r2, #8
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	4413      	add	r3, r2
 8006606:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	f003 0307 	and.w	r3, r3, #7
 800660e:	2b00      	cmp	r3, #0
 8006610:	d014      	beq.n	800663c <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	f023 0307 	bic.w	r3, r3, #7
 8006618:	3308      	adds	r3, #8
 800661a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	f003 0307 	and.w	r3, r3, #7
 8006622:	2b00      	cmp	r3, #0
 8006624:	d00a      	beq.n	800663c <pvPortMalloc+0x6c>
	__asm volatile
 8006626:	f04f 0350 	mov.w	r3, #80	; 0x50
 800662a:	f383 8811 	msr	BASEPRI, r3
 800662e:	f3bf 8f6f 	isb	sy
 8006632:	f3bf 8f4f 	dsb	sy
 8006636:	617b      	str	r3, [r7, #20]
}
 8006638:	bf00      	nop
 800663a:	e7fe      	b.n	800663a <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	2b00      	cmp	r3, #0
 8006640:	d069      	beq.n	8006716 <pvPortMalloc+0x146>
 8006642:	4b42      	ldr	r3, [pc, #264]	; (800674c <pvPortMalloc+0x17c>)
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	687a      	ldr	r2, [r7, #4]
 8006648:	429a      	cmp	r2, r3
 800664a:	d864      	bhi.n	8006716 <pvPortMalloc+0x146>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800664c:	4b40      	ldr	r3, [pc, #256]	; (8006750 <pvPortMalloc+0x180>)
 800664e:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8006650:	4b3f      	ldr	r3, [pc, #252]	; (8006750 <pvPortMalloc+0x180>)
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006656:	e004      	b.n	8006662 <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8006658:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800665a:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800665c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006662:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006664:	685b      	ldr	r3, [r3, #4]
 8006666:	687a      	ldr	r2, [r7, #4]
 8006668:	429a      	cmp	r2, r3
 800666a:	d903      	bls.n	8006674 <pvPortMalloc+0xa4>
 800666c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	2b00      	cmp	r3, #0
 8006672:	d1f1      	bne.n	8006658 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8006674:	4b33      	ldr	r3, [pc, #204]	; (8006744 <pvPortMalloc+0x174>)
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800667a:	429a      	cmp	r2, r3
 800667c:	d04b      	beq.n	8006716 <pvPortMalloc+0x146>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800667e:	6a3b      	ldr	r3, [r7, #32]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	2208      	movs	r2, #8
 8006684:	4413      	add	r3, r2
 8006686:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006688:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800668a:	681a      	ldr	r2, [r3, #0]
 800668c:	6a3b      	ldr	r3, [r7, #32]
 800668e:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8006690:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006692:	685a      	ldr	r2, [r3, #4]
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	1ad2      	subs	r2, r2, r3
 8006698:	2308      	movs	r3, #8
 800669a:	005b      	lsls	r3, r3, #1
 800669c:	429a      	cmp	r2, r3
 800669e:	d91f      	bls.n	80066e0 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80066a0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	4413      	add	r3, r2
 80066a6:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80066a8:	69bb      	ldr	r3, [r7, #24]
 80066aa:	f003 0307 	and.w	r3, r3, #7
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	d00a      	beq.n	80066c8 <pvPortMalloc+0xf8>
	__asm volatile
 80066b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80066b6:	f383 8811 	msr	BASEPRI, r3
 80066ba:	f3bf 8f6f 	isb	sy
 80066be:	f3bf 8f4f 	dsb	sy
 80066c2:	613b      	str	r3, [r7, #16]
}
 80066c4:	bf00      	nop
 80066c6:	e7fe      	b.n	80066c6 <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80066c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066ca:	685a      	ldr	r2, [r3, #4]
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	1ad2      	subs	r2, r2, r3
 80066d0:	69bb      	ldr	r3, [r7, #24]
 80066d2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80066d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066d6:	687a      	ldr	r2, [r7, #4]
 80066d8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80066da:	69b8      	ldr	r0, [r7, #24]
 80066dc:	f000 f8f8 	bl	80068d0 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80066e0:	4b1a      	ldr	r3, [pc, #104]	; (800674c <pvPortMalloc+0x17c>)
 80066e2:	681a      	ldr	r2, [r3, #0]
 80066e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066e6:	685b      	ldr	r3, [r3, #4]
 80066e8:	1ad3      	subs	r3, r2, r3
 80066ea:	4a18      	ldr	r2, [pc, #96]	; (800674c <pvPortMalloc+0x17c>)
 80066ec:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80066ee:	4b17      	ldr	r3, [pc, #92]	; (800674c <pvPortMalloc+0x17c>)
 80066f0:	681a      	ldr	r2, [r3, #0]
 80066f2:	4b18      	ldr	r3, [pc, #96]	; (8006754 <pvPortMalloc+0x184>)
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	429a      	cmp	r2, r3
 80066f8:	d203      	bcs.n	8006702 <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80066fa:	4b14      	ldr	r3, [pc, #80]	; (800674c <pvPortMalloc+0x17c>)
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	4a15      	ldr	r2, [pc, #84]	; (8006754 <pvPortMalloc+0x184>)
 8006700:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8006702:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006704:	685a      	ldr	r2, [r3, #4]
 8006706:	4b10      	ldr	r3, [pc, #64]	; (8006748 <pvPortMalloc+0x178>)
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	431a      	orrs	r2, r3
 800670c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800670e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8006710:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006712:	2200      	movs	r2, #0
 8006714:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8006716:	f7ff faa9 	bl	8005c6c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800671a:	69fb      	ldr	r3, [r7, #28]
 800671c:	f003 0307 	and.w	r3, r3, #7
 8006720:	2b00      	cmp	r3, #0
 8006722:	d00a      	beq.n	800673a <pvPortMalloc+0x16a>
	__asm volatile
 8006724:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006728:	f383 8811 	msr	BASEPRI, r3
 800672c:	f3bf 8f6f 	isb	sy
 8006730:	f3bf 8f4f 	dsb	sy
 8006734:	60fb      	str	r3, [r7, #12]
}
 8006736:	bf00      	nop
 8006738:	e7fe      	b.n	8006738 <pvPortMalloc+0x168>
	return pvReturn;
 800673a:	69fb      	ldr	r3, [r7, #28]
}
 800673c:	4618      	mov	r0, r3
 800673e:	3728      	adds	r7, #40	; 0x28
 8006740:	46bd      	mov	sp, r7
 8006742:	bd80      	pop	{r7, pc}
 8006744:	20001328 	.word	0x20001328
 8006748:	20001334 	.word	0x20001334
 800674c:	2000132c 	.word	0x2000132c
 8006750:	20001320 	.word	0x20001320
 8006754:	20001330 	.word	0x20001330

08006758 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8006758:	b580      	push	{r7, lr}
 800675a:	b086      	sub	sp, #24
 800675c:	af00      	add	r7, sp, #0
 800675e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	2b00      	cmp	r3, #0
 8006768:	d048      	beq.n	80067fc <vPortFree+0xa4>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800676a:	2308      	movs	r3, #8
 800676c:	425b      	negs	r3, r3
 800676e:	697a      	ldr	r2, [r7, #20]
 8006770:	4413      	add	r3, r2
 8006772:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8006774:	697b      	ldr	r3, [r7, #20]
 8006776:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006778:	693b      	ldr	r3, [r7, #16]
 800677a:	685a      	ldr	r2, [r3, #4]
 800677c:	4b21      	ldr	r3, [pc, #132]	; (8006804 <vPortFree+0xac>)
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	4013      	ands	r3, r2
 8006782:	2b00      	cmp	r3, #0
 8006784:	d10a      	bne.n	800679c <vPortFree+0x44>
	__asm volatile
 8006786:	f04f 0350 	mov.w	r3, #80	; 0x50
 800678a:	f383 8811 	msr	BASEPRI, r3
 800678e:	f3bf 8f6f 	isb	sy
 8006792:	f3bf 8f4f 	dsb	sy
 8006796:	60fb      	str	r3, [r7, #12]
}
 8006798:	bf00      	nop
 800679a:	e7fe      	b.n	800679a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800679c:	693b      	ldr	r3, [r7, #16]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	2b00      	cmp	r3, #0
 80067a2:	d00a      	beq.n	80067ba <vPortFree+0x62>
	__asm volatile
 80067a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80067a8:	f383 8811 	msr	BASEPRI, r3
 80067ac:	f3bf 8f6f 	isb	sy
 80067b0:	f3bf 8f4f 	dsb	sy
 80067b4:	60bb      	str	r3, [r7, #8]
}
 80067b6:	bf00      	nop
 80067b8:	e7fe      	b.n	80067b8 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80067ba:	693b      	ldr	r3, [r7, #16]
 80067bc:	685a      	ldr	r2, [r3, #4]
 80067be:	4b11      	ldr	r3, [pc, #68]	; (8006804 <vPortFree+0xac>)
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	4013      	ands	r3, r2
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	d019      	beq.n	80067fc <vPortFree+0xa4>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80067c8:	693b      	ldr	r3, [r7, #16]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	d115      	bne.n	80067fc <vPortFree+0xa4>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80067d0:	693b      	ldr	r3, [r7, #16]
 80067d2:	685a      	ldr	r2, [r3, #4]
 80067d4:	4b0b      	ldr	r3, [pc, #44]	; (8006804 <vPortFree+0xac>)
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	43db      	mvns	r3, r3
 80067da:	401a      	ands	r2, r3
 80067dc:	693b      	ldr	r3, [r7, #16]
 80067de:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80067e0:	f7ff fa36 	bl	8005c50 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80067e4:	693b      	ldr	r3, [r7, #16]
 80067e6:	685a      	ldr	r2, [r3, #4]
 80067e8:	4b07      	ldr	r3, [pc, #28]	; (8006808 <vPortFree+0xb0>)
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	4413      	add	r3, r2
 80067ee:	4a06      	ldr	r2, [pc, #24]	; (8006808 <vPortFree+0xb0>)
 80067f0:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80067f2:	6938      	ldr	r0, [r7, #16]
 80067f4:	f000 f86c 	bl	80068d0 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 80067f8:	f7ff fa38 	bl	8005c6c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80067fc:	bf00      	nop
 80067fe:	3718      	adds	r7, #24
 8006800:	46bd      	mov	sp, r7
 8006802:	bd80      	pop	{r7, pc}
 8006804:	20001334 	.word	0x20001334
 8006808:	2000132c 	.word	0x2000132c

0800680c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800680c:	b480      	push	{r7}
 800680e:	b085      	sub	sp, #20
 8006810:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8006812:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8006816:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8006818:	4b27      	ldr	r3, [pc, #156]	; (80068b8 <prvHeapInit+0xac>)
 800681a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	f003 0307 	and.w	r3, r3, #7
 8006822:	2b00      	cmp	r3, #0
 8006824:	d00c      	beq.n	8006840 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	3307      	adds	r3, #7
 800682a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	f023 0307 	bic.w	r3, r3, #7
 8006832:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006834:	68ba      	ldr	r2, [r7, #8]
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	1ad3      	subs	r3, r2, r3
 800683a:	4a1f      	ldr	r2, [pc, #124]	; (80068b8 <prvHeapInit+0xac>)
 800683c:	4413      	add	r3, r2
 800683e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8006844:	4a1d      	ldr	r2, [pc, #116]	; (80068bc <prvHeapInit+0xb0>)
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800684a:	4b1c      	ldr	r3, [pc, #112]	; (80068bc <prvHeapInit+0xb0>)
 800684c:	2200      	movs	r2, #0
 800684e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	68ba      	ldr	r2, [r7, #8]
 8006854:	4413      	add	r3, r2
 8006856:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8006858:	2208      	movs	r2, #8
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	1a9b      	subs	r3, r3, r2
 800685e:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	f023 0307 	bic.w	r3, r3, #7
 8006866:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	4a15      	ldr	r2, [pc, #84]	; (80068c0 <prvHeapInit+0xb4>)
 800686c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800686e:	4b14      	ldr	r3, [pc, #80]	; (80068c0 <prvHeapInit+0xb4>)
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	2200      	movs	r2, #0
 8006874:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8006876:	4b12      	ldr	r3, [pc, #72]	; (80068c0 <prvHeapInit+0xb4>)
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	2200      	movs	r2, #0
 800687c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8006882:	683b      	ldr	r3, [r7, #0]
 8006884:	68fa      	ldr	r2, [r7, #12]
 8006886:	1ad2      	subs	r2, r2, r3
 8006888:	683b      	ldr	r3, [r7, #0]
 800688a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800688c:	4b0c      	ldr	r3, [pc, #48]	; (80068c0 <prvHeapInit+0xb4>)
 800688e:	681a      	ldr	r2, [r3, #0]
 8006890:	683b      	ldr	r3, [r7, #0]
 8006892:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006894:	683b      	ldr	r3, [r7, #0]
 8006896:	685b      	ldr	r3, [r3, #4]
 8006898:	4a0a      	ldr	r2, [pc, #40]	; (80068c4 <prvHeapInit+0xb8>)
 800689a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800689c:	683b      	ldr	r3, [r7, #0]
 800689e:	685b      	ldr	r3, [r3, #4]
 80068a0:	4a09      	ldr	r2, [pc, #36]	; (80068c8 <prvHeapInit+0xbc>)
 80068a2:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80068a4:	4b09      	ldr	r3, [pc, #36]	; (80068cc <prvHeapInit+0xc0>)
 80068a6:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80068aa:	601a      	str	r2, [r3, #0]
}
 80068ac:	bf00      	nop
 80068ae:	3714      	adds	r7, #20
 80068b0:	46bd      	mov	sp, r7
 80068b2:	bc80      	pop	{r7}
 80068b4:	4770      	bx	lr
 80068b6:	bf00      	nop
 80068b8:	20000720 	.word	0x20000720
 80068bc:	20001320 	.word	0x20001320
 80068c0:	20001328 	.word	0x20001328
 80068c4:	20001330 	.word	0x20001330
 80068c8:	2000132c 	.word	0x2000132c
 80068cc:	20001334 	.word	0x20001334

080068d0 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80068d0:	b480      	push	{r7}
 80068d2:	b085      	sub	sp, #20
 80068d4:	af00      	add	r7, sp, #0
 80068d6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80068d8:	4b27      	ldr	r3, [pc, #156]	; (8006978 <prvInsertBlockIntoFreeList+0xa8>)
 80068da:	60fb      	str	r3, [r7, #12]
 80068dc:	e002      	b.n	80068e4 <prvInsertBlockIntoFreeList+0x14>
 80068de:	68fb      	ldr	r3, [r7, #12]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	60fb      	str	r3, [r7, #12]
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	687a      	ldr	r2, [r7, #4]
 80068ea:	429a      	cmp	r2, r3
 80068ec:	d8f7      	bhi.n	80068de <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80068f2:	68fb      	ldr	r3, [r7, #12]
 80068f4:	685b      	ldr	r3, [r3, #4]
 80068f6:	68ba      	ldr	r2, [r7, #8]
 80068f8:	4413      	add	r3, r2
 80068fa:	687a      	ldr	r2, [r7, #4]
 80068fc:	429a      	cmp	r2, r3
 80068fe:	d108      	bne.n	8006912 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	685a      	ldr	r2, [r3, #4]
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	685b      	ldr	r3, [r3, #4]
 8006908:	441a      	add	r2, r3
 800690a:	68fb      	ldr	r3, [r7, #12]
 800690c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	685b      	ldr	r3, [r3, #4]
 800691a:	68ba      	ldr	r2, [r7, #8]
 800691c:	441a      	add	r2, r3
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	429a      	cmp	r2, r3
 8006924:	d118      	bne.n	8006958 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8006926:	68fb      	ldr	r3, [r7, #12]
 8006928:	681a      	ldr	r2, [r3, #0]
 800692a:	4b14      	ldr	r3, [pc, #80]	; (800697c <prvInsertBlockIntoFreeList+0xac>)
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	429a      	cmp	r2, r3
 8006930:	d00d      	beq.n	800694e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	685a      	ldr	r2, [r3, #4]
 8006936:	68fb      	ldr	r3, [r7, #12]
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	685b      	ldr	r3, [r3, #4]
 800693c:	441a      	add	r2, r3
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	681a      	ldr	r2, [r3, #0]
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	601a      	str	r2, [r3, #0]
 800694c:	e008      	b.n	8006960 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800694e:	4b0b      	ldr	r3, [pc, #44]	; (800697c <prvInsertBlockIntoFreeList+0xac>)
 8006950:	681a      	ldr	r2, [r3, #0]
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	601a      	str	r2, [r3, #0]
 8006956:	e003      	b.n	8006960 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	681a      	ldr	r2, [r3, #0]
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8006960:	68fa      	ldr	r2, [r7, #12]
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	429a      	cmp	r2, r3
 8006966:	d002      	beq.n	800696e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	687a      	ldr	r2, [r7, #4]
 800696c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800696e:	bf00      	nop
 8006970:	3714      	adds	r7, #20
 8006972:	46bd      	mov	sp, r7
 8006974:	bc80      	pop	{r7}
 8006976:	4770      	bx	lr
 8006978:	20001320 	.word	0x20001320
 800697c:	20001328 	.word	0x20001328

08006980 <memset>:
 8006980:	4603      	mov	r3, r0
 8006982:	4402      	add	r2, r0
 8006984:	4293      	cmp	r3, r2
 8006986:	d100      	bne.n	800698a <memset+0xa>
 8006988:	4770      	bx	lr
 800698a:	f803 1b01 	strb.w	r1, [r3], #1
 800698e:	e7f9      	b.n	8006984 <memset+0x4>

08006990 <_reclaim_reent>:
 8006990:	4b29      	ldr	r3, [pc, #164]	; (8006a38 <_reclaim_reent+0xa8>)
 8006992:	b570      	push	{r4, r5, r6, lr}
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	4604      	mov	r4, r0
 8006998:	4283      	cmp	r3, r0
 800699a:	d04b      	beq.n	8006a34 <_reclaim_reent+0xa4>
 800699c:	69c3      	ldr	r3, [r0, #28]
 800699e:	b143      	cbz	r3, 80069b2 <_reclaim_reent+0x22>
 80069a0:	68db      	ldr	r3, [r3, #12]
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	d144      	bne.n	8006a30 <_reclaim_reent+0xa0>
 80069a6:	69e3      	ldr	r3, [r4, #28]
 80069a8:	6819      	ldr	r1, [r3, #0]
 80069aa:	b111      	cbz	r1, 80069b2 <_reclaim_reent+0x22>
 80069ac:	4620      	mov	r0, r4
 80069ae:	f000 f86b 	bl	8006a88 <_free_r>
 80069b2:	6961      	ldr	r1, [r4, #20]
 80069b4:	b111      	cbz	r1, 80069bc <_reclaim_reent+0x2c>
 80069b6:	4620      	mov	r0, r4
 80069b8:	f000 f866 	bl	8006a88 <_free_r>
 80069bc:	69e1      	ldr	r1, [r4, #28]
 80069be:	b111      	cbz	r1, 80069c6 <_reclaim_reent+0x36>
 80069c0:	4620      	mov	r0, r4
 80069c2:	f000 f861 	bl	8006a88 <_free_r>
 80069c6:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80069c8:	b111      	cbz	r1, 80069d0 <_reclaim_reent+0x40>
 80069ca:	4620      	mov	r0, r4
 80069cc:	f000 f85c 	bl	8006a88 <_free_r>
 80069d0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80069d2:	b111      	cbz	r1, 80069da <_reclaim_reent+0x4a>
 80069d4:	4620      	mov	r0, r4
 80069d6:	f000 f857 	bl	8006a88 <_free_r>
 80069da:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80069dc:	b111      	cbz	r1, 80069e4 <_reclaim_reent+0x54>
 80069de:	4620      	mov	r0, r4
 80069e0:	f000 f852 	bl	8006a88 <_free_r>
 80069e4:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 80069e6:	b111      	cbz	r1, 80069ee <_reclaim_reent+0x5e>
 80069e8:	4620      	mov	r0, r4
 80069ea:	f000 f84d 	bl	8006a88 <_free_r>
 80069ee:	6c61      	ldr	r1, [r4, #68]	; 0x44
 80069f0:	b111      	cbz	r1, 80069f8 <_reclaim_reent+0x68>
 80069f2:	4620      	mov	r0, r4
 80069f4:	f000 f848 	bl	8006a88 <_free_r>
 80069f8:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 80069fa:	b111      	cbz	r1, 8006a02 <_reclaim_reent+0x72>
 80069fc:	4620      	mov	r0, r4
 80069fe:	f000 f843 	bl	8006a88 <_free_r>
 8006a02:	6a23      	ldr	r3, [r4, #32]
 8006a04:	b1b3      	cbz	r3, 8006a34 <_reclaim_reent+0xa4>
 8006a06:	4620      	mov	r0, r4
 8006a08:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8006a0c:	4718      	bx	r3
 8006a0e:	5949      	ldr	r1, [r1, r5]
 8006a10:	b941      	cbnz	r1, 8006a24 <_reclaim_reent+0x94>
 8006a12:	3504      	adds	r5, #4
 8006a14:	69e3      	ldr	r3, [r4, #28]
 8006a16:	2d80      	cmp	r5, #128	; 0x80
 8006a18:	68d9      	ldr	r1, [r3, #12]
 8006a1a:	d1f8      	bne.n	8006a0e <_reclaim_reent+0x7e>
 8006a1c:	4620      	mov	r0, r4
 8006a1e:	f000 f833 	bl	8006a88 <_free_r>
 8006a22:	e7c0      	b.n	80069a6 <_reclaim_reent+0x16>
 8006a24:	680e      	ldr	r6, [r1, #0]
 8006a26:	4620      	mov	r0, r4
 8006a28:	f000 f82e 	bl	8006a88 <_free_r>
 8006a2c:	4631      	mov	r1, r6
 8006a2e:	e7ef      	b.n	8006a10 <_reclaim_reent+0x80>
 8006a30:	2500      	movs	r5, #0
 8006a32:	e7ef      	b.n	8006a14 <_reclaim_reent+0x84>
 8006a34:	bd70      	pop	{r4, r5, r6, pc}
 8006a36:	bf00      	nop
 8006a38:	200000dc 	.word	0x200000dc

08006a3c <__libc_init_array>:
 8006a3c:	b570      	push	{r4, r5, r6, lr}
 8006a3e:	2600      	movs	r6, #0
 8006a40:	4d0c      	ldr	r5, [pc, #48]	; (8006a74 <__libc_init_array+0x38>)
 8006a42:	4c0d      	ldr	r4, [pc, #52]	; (8006a78 <__libc_init_array+0x3c>)
 8006a44:	1b64      	subs	r4, r4, r5
 8006a46:	10a4      	asrs	r4, r4, #2
 8006a48:	42a6      	cmp	r6, r4
 8006a4a:	d109      	bne.n	8006a60 <__libc_init_array+0x24>
 8006a4c:	f000 f870 	bl	8006b30 <_init>
 8006a50:	2600      	movs	r6, #0
 8006a52:	4d0a      	ldr	r5, [pc, #40]	; (8006a7c <__libc_init_array+0x40>)
 8006a54:	4c0a      	ldr	r4, [pc, #40]	; (8006a80 <__libc_init_array+0x44>)
 8006a56:	1b64      	subs	r4, r4, r5
 8006a58:	10a4      	asrs	r4, r4, #2
 8006a5a:	42a6      	cmp	r6, r4
 8006a5c:	d105      	bne.n	8006a6a <__libc_init_array+0x2e>
 8006a5e:	bd70      	pop	{r4, r5, r6, pc}
 8006a60:	f855 3b04 	ldr.w	r3, [r5], #4
 8006a64:	4798      	blx	r3
 8006a66:	3601      	adds	r6, #1
 8006a68:	e7ee      	b.n	8006a48 <__libc_init_array+0xc>
 8006a6a:	f855 3b04 	ldr.w	r3, [r5], #4
 8006a6e:	4798      	blx	r3
 8006a70:	3601      	adds	r6, #1
 8006a72:	e7f2      	b.n	8006a5a <__libc_init_array+0x1e>
 8006a74:	08006ba4 	.word	0x08006ba4
 8006a78:	08006ba4 	.word	0x08006ba4
 8006a7c:	08006ba4 	.word	0x08006ba4
 8006a80:	08006ba8 	.word	0x08006ba8

08006a84 <__retarget_lock_acquire_recursive>:
 8006a84:	4770      	bx	lr

08006a86 <__retarget_lock_release_recursive>:
 8006a86:	4770      	bx	lr

08006a88 <_free_r>:
 8006a88:	b538      	push	{r3, r4, r5, lr}
 8006a8a:	4605      	mov	r5, r0
 8006a8c:	2900      	cmp	r1, #0
 8006a8e:	d040      	beq.n	8006b12 <_free_r+0x8a>
 8006a90:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006a94:	1f0c      	subs	r4, r1, #4
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	bfb8      	it	lt
 8006a9a:	18e4      	addlt	r4, r4, r3
 8006a9c:	f000 f83c 	bl	8006b18 <__malloc_lock>
 8006aa0:	4a1c      	ldr	r2, [pc, #112]	; (8006b14 <_free_r+0x8c>)
 8006aa2:	6813      	ldr	r3, [r2, #0]
 8006aa4:	b933      	cbnz	r3, 8006ab4 <_free_r+0x2c>
 8006aa6:	6063      	str	r3, [r4, #4]
 8006aa8:	6014      	str	r4, [r2, #0]
 8006aaa:	4628      	mov	r0, r5
 8006aac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006ab0:	f000 b838 	b.w	8006b24 <__malloc_unlock>
 8006ab4:	42a3      	cmp	r3, r4
 8006ab6:	d908      	bls.n	8006aca <_free_r+0x42>
 8006ab8:	6820      	ldr	r0, [r4, #0]
 8006aba:	1821      	adds	r1, r4, r0
 8006abc:	428b      	cmp	r3, r1
 8006abe:	bf01      	itttt	eq
 8006ac0:	6819      	ldreq	r1, [r3, #0]
 8006ac2:	685b      	ldreq	r3, [r3, #4]
 8006ac4:	1809      	addeq	r1, r1, r0
 8006ac6:	6021      	streq	r1, [r4, #0]
 8006ac8:	e7ed      	b.n	8006aa6 <_free_r+0x1e>
 8006aca:	461a      	mov	r2, r3
 8006acc:	685b      	ldr	r3, [r3, #4]
 8006ace:	b10b      	cbz	r3, 8006ad4 <_free_r+0x4c>
 8006ad0:	42a3      	cmp	r3, r4
 8006ad2:	d9fa      	bls.n	8006aca <_free_r+0x42>
 8006ad4:	6811      	ldr	r1, [r2, #0]
 8006ad6:	1850      	adds	r0, r2, r1
 8006ad8:	42a0      	cmp	r0, r4
 8006ada:	d10b      	bne.n	8006af4 <_free_r+0x6c>
 8006adc:	6820      	ldr	r0, [r4, #0]
 8006ade:	4401      	add	r1, r0
 8006ae0:	1850      	adds	r0, r2, r1
 8006ae2:	4283      	cmp	r3, r0
 8006ae4:	6011      	str	r1, [r2, #0]
 8006ae6:	d1e0      	bne.n	8006aaa <_free_r+0x22>
 8006ae8:	6818      	ldr	r0, [r3, #0]
 8006aea:	685b      	ldr	r3, [r3, #4]
 8006aec:	4408      	add	r0, r1
 8006aee:	6010      	str	r0, [r2, #0]
 8006af0:	6053      	str	r3, [r2, #4]
 8006af2:	e7da      	b.n	8006aaa <_free_r+0x22>
 8006af4:	d902      	bls.n	8006afc <_free_r+0x74>
 8006af6:	230c      	movs	r3, #12
 8006af8:	602b      	str	r3, [r5, #0]
 8006afa:	e7d6      	b.n	8006aaa <_free_r+0x22>
 8006afc:	6820      	ldr	r0, [r4, #0]
 8006afe:	1821      	adds	r1, r4, r0
 8006b00:	428b      	cmp	r3, r1
 8006b02:	bf01      	itttt	eq
 8006b04:	6819      	ldreq	r1, [r3, #0]
 8006b06:	685b      	ldreq	r3, [r3, #4]
 8006b08:	1809      	addeq	r1, r1, r0
 8006b0a:	6021      	streq	r1, [r4, #0]
 8006b0c:	6063      	str	r3, [r4, #4]
 8006b0e:	6054      	str	r4, [r2, #4]
 8006b10:	e7cb      	b.n	8006aaa <_free_r+0x22>
 8006b12:	bd38      	pop	{r3, r4, r5, pc}
 8006b14:	20001474 	.word	0x20001474

08006b18 <__malloc_lock>:
 8006b18:	4801      	ldr	r0, [pc, #4]	; (8006b20 <__malloc_lock+0x8>)
 8006b1a:	f7ff bfb3 	b.w	8006a84 <__retarget_lock_acquire_recursive>
 8006b1e:	bf00      	nop
 8006b20:	20001470 	.word	0x20001470

08006b24 <__malloc_unlock>:
 8006b24:	4801      	ldr	r0, [pc, #4]	; (8006b2c <__malloc_unlock+0x8>)
 8006b26:	f7ff bfae 	b.w	8006a86 <__retarget_lock_release_recursive>
 8006b2a:	bf00      	nop
 8006b2c:	20001470 	.word	0x20001470

08006b30 <_init>:
 8006b30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b32:	bf00      	nop
 8006b34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006b36:	bc08      	pop	{r3}
 8006b38:	469e      	mov	lr, r3
 8006b3a:	4770      	bx	lr

08006b3c <_fini>:
 8006b3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b3e:	bf00      	nop
 8006b40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006b42:	bc08      	pop	{r3}
 8006b44:	469e      	mov	lr, r3
 8006b46:	4770      	bx	lr
