Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Thu Apr 25 15:53:54 2024
| Host         : chengjie-RedmiBook-14-II running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (102)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (102)
5. checking no_input_delay (0)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (28)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (102)
--------------------------
 There are 102 register/latch pins with no clock driven by root clock pin: system_i/slow_clock_generator_0/inst/slow_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (102)
--------------------------------------------------
 There are 102 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (28)
-------------------------------------
 There are 28 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.832        0.000                      0                 4335        0.031        0.000                      0                 4321        3.020        0.000                       0                  2489  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
adc_clk     {0.000 4.000}        8.000           125.000         
clk_fpga_0  {0.000 4.000}        8.000           125.000         
rx_clk      {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_clk             1.315        0.000                      0                  735        0.123        0.000                      0                  721        3.020        0.000                       0                   640  
clk_fpga_0          2.133        0.000                      0                 3600        0.031        0.000                      0                 3600        3.020        0.000                       0                  1849  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0    adc_clk             0.832        0.000                      0                  101        0.093        0.000                      0                  101  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.315ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.123ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.315ns  (required time - arrival time)
  Source:                 system_i/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/high_threshold_0/inst/vlh_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.141ns  (logic 1.479ns (24.086%)  route 4.662ns (75.914%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.394ns = ( 12.394 - 8.000 ) 
    Source Clock Delay      (SCD):    4.932ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=639, routed)         1.770     4.932    system_i/axis_red_pitaya_adc_0/inst/adc_clk
    ILOGIC_X0Y13         FDRE                                         r  system_i/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y13         FDRE (Prop_fdre_C_Q)         0.517     5.449 r  system_i/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[1]/Q
                         net (fo=7, routed)           3.793     9.241    system_i/high_threshold_0/inst/adc_dat_a[1]
    SLICE_X14Y54         LUT4 (Prop_lut4_I3_O)        0.180     9.421 r  system_i/high_threshold_0/inst/vlh0_carry_i_8/O
                         net (fo=1, routed)           0.000     9.421    system_i/high_threshold_0/inst/vlh0_carry_i_8_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.953 r  system_i/high_threshold_0/inst/vlh0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.953    system_i/high_threshold_0/inst/vlh0_carry_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    10.203 r  system_i/high_threshold_0/inst/vlh0_carry__0/CO[2]
                         net (fo=2, routed)           0.869    11.072    system_i/high_threshold_0/inst/p_1_in
    SLICE_X16Y67         FDRE                                         r  system_i/high_threshold_0/inst/vlh_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=639, routed)         1.482    12.394    system_i/high_threshold_0/inst/adc_clk
    SLICE_X16Y67         FDRE                                         r  system_i/high_threshold_0/inst/vlh_reg_lopt_replica/C
                         clock pessimism              0.249    12.643    
                         clock uncertainty           -0.035    12.607    
    SLICE_X16Y67         FDRE (Setup_fdre_C_D)       -0.220    12.387    system_i/high_threshold_0/inst/vlh_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         12.387    
                         arrival time                         -11.072    
  -------------------------------------------------------------------
                         slack                                  1.315    

Slack (MET) :             1.531ns  (required time - arrival time)
  Source:                 system_i/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/low_threshold_0/inst/vgl_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        5.902ns  (logic 1.479ns (25.057%)  route 4.423ns (74.943%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.399ns = ( 12.399 - 8.000 ) 
    Source Clock Delay      (SCD):    4.932ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=639, routed)         1.770     4.932    system_i/axis_red_pitaya_adc_0/inst/adc_clk
    ILOGIC_X0Y13         FDRE                                         r  system_i/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y13         FDRE (Prop_fdre_C_Q)         0.517     5.449 r  system_i/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[1]/Q
                         net (fo=7, routed)           3.472     8.920    system_i/low_threshold_0/inst/adc_dat_a[1]
    SLICE_X14Y52         LUT4 (Prop_lut4_I2_O)        0.180     9.100 r  system_i/low_threshold_0/inst/vgl0_carry_i_8/O
                         net (fo=1, routed)           0.000     9.100    system_i/low_threshold_0/inst/vgl0_carry_i_8_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.632 r  system_i/low_threshold_0/inst/vgl0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.632    system_i/low_threshold_0/inst/vgl0_carry_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     9.882 r  system_i/low_threshold_0/inst/vgl0_carry__0/CO[2]
                         net (fo=2, routed)           0.952    10.834    system_i/low_threshold_0/inst/p_1_in
    SLICE_X20Y59         FDRE                                         r  system_i/low_threshold_0/inst/vgl_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=639, routed)         1.487    12.399    system_i/low_threshold_0/inst/adc_clk
    SLICE_X20Y59         FDRE                                         r  system_i/low_threshold_0/inst/vgl_reg_lopt_replica/C
                         clock pessimism              0.249    12.648    
                         clock uncertainty           -0.035    12.612    
    SLICE_X20Y59         FDRE (Setup_fdre_C_D)       -0.247    12.365    system_i/low_threshold_0/inst/vgl_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         12.365    
                         arrival time                         -10.834    
  -------------------------------------------------------------------
                         slack                                  1.531    

Slack (MET) :             1.864ns  (required time - arrival time)
  Source:                 system_i/forward_skim_1/inst/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/forward_skim_1/inst/counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        5.789ns  (logic 0.946ns (16.342%)  route 4.843ns (83.658%))
  Logic Levels:           4  (LUT1=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.393ns = ( 12.393 - 8.000 ) 
    Source Clock Delay      (SCD):    4.819ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=639, routed)         1.658     4.819    system_i/forward_skim_1/inst/clk
    SLICE_X22Y56         FDRE                                         r  system_i/forward_skim_1/inst/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y56         FDRE (Prop_fdre_C_Q)         0.456     5.275 r  system_i/forward_skim_1/inst/counter_reg[4]/Q
                         net (fo=3, routed)           0.981     6.256    system_i/forward_skim_1/inst/counter[4]
    SLICE_X24Y56         LUT4 (Prop_lut4_I1_O)        0.124     6.380 r  system_i/forward_skim_1/inst/enable_i_6/O
                         net (fo=1, routed)           0.658     7.038    system_i/forward_skim_1/inst/enable_i_6_n_0
    SLICE_X24Y56         LUT6 (Prop_lut6_I0_O)        0.124     7.162 r  system_i/forward_skim_1/inst/enable_i_3/O
                         net (fo=34, routed)          1.096     8.259    system_i/forward_skim_1/inst/enable_i_3_n_0
    SLICE_X22Y62         LUT6 (Prop_lut6_I1_O)        0.124     8.383 r  system_i/forward_skim_1/inst/counter[29]_i_1/O
                         net (fo=1, routed)           1.119     9.502    system_i/forward_skim_1/inst/p_0_in[29]
    SLICE_X22Y78         LUT1 (Prop_lut1_I0_O)        0.118     9.620 r  system_i/forward_skim_1/inst/p_0_in[29]_hold_fix/O
                         net (fo=1, routed)           0.988    10.608    system_i/forward_skim_1/inst/p_0_in[29]_hold_fix_1
    SLICE_X22Y62         FDRE                                         r  system_i/forward_skim_1/inst/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=639, routed)         1.481    12.393    system_i/forward_skim_1/inst/clk
    SLICE_X22Y62         FDRE                                         r  system_i/forward_skim_1/inst/counter_reg[29]/C
                         clock pessimism              0.397    12.790    
                         clock uncertainty           -0.035    12.755    
    SLICE_X22Y62         FDRE (Setup_fdre_C_D)       -0.283    12.472    system_i/forward_skim_1/inst/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         12.472    
                         arrival time                         -10.608    
  -------------------------------------------------------------------
                         slack                                  1.864    

Slack (MET) :             1.872ns  (required time - arrival time)
  Source:                 system_i/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/adc_smooth_mossbauer_0/inst/accumulator_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        5.873ns  (logic 2.471ns (42.074%)  route 3.402ns (57.926%))
  Logic Levels:           10  (CARRY4=8 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns = ( 12.401 - 8.000 ) 
    Source Clock Delay      (SCD):    4.932ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=639, routed)         1.770     4.932    system_i/axis_red_pitaya_adc_0/inst/adc_clk
    ILOGIC_X0Y13         FDRE                                         r  system_i/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y13         FDRE (Prop_fdre_C_Q)         0.517     5.449 f  system_i/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[1]/Q
                         net (fo=7, routed)           3.120     8.569    system_i/adc_smooth_mossbauer_0/inst/adc_dat_a[1]
    SLICE_X21Y46         LUT3 (Prop_lut3_I2_O)        0.206     8.775 r  system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry_i_2/O
                         net (fo=2, routed)           0.281     9.056    system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry_i_2_n_0
    SLICE_X21Y46         LUT4 (Prop_lut4_I3_O)        0.332     9.388 r  system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry_i_5/O
                         net (fo=1, routed)           0.000     9.388    system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry_i_5_n_0
    SLICE_X21Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.786 r  system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.786    system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry_n_0
    SLICE_X21Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.900 r  system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.900    system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry__0_n_0
    SLICE_X21Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.014 r  system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.014    system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry__1_n_0
    SLICE_X21Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.128 r  system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry__2/CO[3]
                         net (fo=1, routed)           0.001    10.129    system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry__2_n_0
    SLICE_X21Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.243 r  system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.243    system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry__3_n_0
    SLICE_X21Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.357 r  system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.357    system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry__4_n_0
    SLICE_X21Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.471 r  system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.471    system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry__5_n_0
    SLICE_X21Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.805 r  system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry__6/O[1]
                         net (fo=1, routed)           0.000    10.805    system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry__6_n_6
    SLICE_X21Y53         FDRE                                         r  system_i/adc_smooth_mossbauer_0/inst/accumulator_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=639, routed)         1.489    12.401    system_i/adc_smooth_mossbauer_0/inst/adc_clk
    SLICE_X21Y53         FDRE                                         r  system_i/adc_smooth_mossbauer_0/inst/accumulator_reg[29]/C
                         clock pessimism              0.249    12.650    
                         clock uncertainty           -0.035    12.614    
    SLICE_X21Y53         FDRE (Setup_fdre_C_D)        0.062    12.676    system_i/adc_smooth_mossbauer_0/inst/accumulator_reg[29]
  -------------------------------------------------------------------
                         required time                         12.676    
                         arrival time                         -10.805    
  -------------------------------------------------------------------
                         slack                                  1.872    

Slack (MET) :             1.893ns  (required time - arrival time)
  Source:                 system_i/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/adc_smooth_mossbauer_0/inst/accumulator_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        5.852ns  (logic 2.450ns (41.866%)  route 3.402ns (58.134%))
  Logic Levels:           10  (CARRY4=8 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns = ( 12.401 - 8.000 ) 
    Source Clock Delay      (SCD):    4.932ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=639, routed)         1.770     4.932    system_i/axis_red_pitaya_adc_0/inst/adc_clk
    ILOGIC_X0Y13         FDRE                                         r  system_i/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y13         FDRE (Prop_fdre_C_Q)         0.517     5.449 f  system_i/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[1]/Q
                         net (fo=7, routed)           3.120     8.569    system_i/adc_smooth_mossbauer_0/inst/adc_dat_a[1]
    SLICE_X21Y46         LUT3 (Prop_lut3_I2_O)        0.206     8.775 r  system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry_i_2/O
                         net (fo=2, routed)           0.281     9.056    system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry_i_2_n_0
    SLICE_X21Y46         LUT4 (Prop_lut4_I3_O)        0.332     9.388 r  system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry_i_5/O
                         net (fo=1, routed)           0.000     9.388    system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry_i_5_n_0
    SLICE_X21Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.786 r  system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.786    system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry_n_0
    SLICE_X21Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.900 r  system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.900    system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry__0_n_0
    SLICE_X21Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.014 r  system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.014    system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry__1_n_0
    SLICE_X21Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.128 r  system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry__2/CO[3]
                         net (fo=1, routed)           0.001    10.129    system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry__2_n_0
    SLICE_X21Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.243 r  system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.243    system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry__3_n_0
    SLICE_X21Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.357 r  system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.357    system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry__4_n_0
    SLICE_X21Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.471 r  system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.471    system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry__5_n_0
    SLICE_X21Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.784 r  system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry__6/O[3]
                         net (fo=1, routed)           0.000    10.784    system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry__6_n_4
    SLICE_X21Y53         FDRE                                         r  system_i/adc_smooth_mossbauer_0/inst/accumulator_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=639, routed)         1.489    12.401    system_i/adc_smooth_mossbauer_0/inst/adc_clk
    SLICE_X21Y53         FDRE                                         r  system_i/adc_smooth_mossbauer_0/inst/accumulator_reg[31]/C
                         clock pessimism              0.249    12.650    
                         clock uncertainty           -0.035    12.614    
    SLICE_X21Y53         FDRE (Setup_fdre_C_D)        0.062    12.676    system_i/adc_smooth_mossbauer_0/inst/accumulator_reg[31]
  -------------------------------------------------------------------
                         required time                         12.676    
                         arrival time                         -10.784    
  -------------------------------------------------------------------
                         slack                                  1.893    

Slack (MET) :             1.967ns  (required time - arrival time)
  Source:                 system_i/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/adc_smooth_mossbauer_0/inst/accumulator_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        5.778ns  (logic 2.376ns (41.122%)  route 3.402ns (58.878%))
  Logic Levels:           10  (CARRY4=8 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns = ( 12.401 - 8.000 ) 
    Source Clock Delay      (SCD):    4.932ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=639, routed)         1.770     4.932    system_i/axis_red_pitaya_adc_0/inst/adc_clk
    ILOGIC_X0Y13         FDRE                                         r  system_i/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y13         FDRE (Prop_fdre_C_Q)         0.517     5.449 f  system_i/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[1]/Q
                         net (fo=7, routed)           3.120     8.569    system_i/adc_smooth_mossbauer_0/inst/adc_dat_a[1]
    SLICE_X21Y46         LUT3 (Prop_lut3_I2_O)        0.206     8.775 r  system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry_i_2/O
                         net (fo=2, routed)           0.281     9.056    system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry_i_2_n_0
    SLICE_X21Y46         LUT4 (Prop_lut4_I3_O)        0.332     9.388 r  system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry_i_5/O
                         net (fo=1, routed)           0.000     9.388    system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry_i_5_n_0
    SLICE_X21Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.786 r  system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.786    system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry_n_0
    SLICE_X21Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.900 r  system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.900    system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry__0_n_0
    SLICE_X21Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.014 r  system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.014    system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry__1_n_0
    SLICE_X21Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.128 r  system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry__2/CO[3]
                         net (fo=1, routed)           0.001    10.129    system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry__2_n_0
    SLICE_X21Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.243 r  system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.243    system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry__3_n_0
    SLICE_X21Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.357 r  system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.357    system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry__4_n_0
    SLICE_X21Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.471 r  system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.471    system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry__5_n_0
    SLICE_X21Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.710 r  system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry__6/O[2]
                         net (fo=1, routed)           0.000    10.710    system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry__6_n_5
    SLICE_X21Y53         FDRE                                         r  system_i/adc_smooth_mossbauer_0/inst/accumulator_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=639, routed)         1.489    12.401    system_i/adc_smooth_mossbauer_0/inst/adc_clk
    SLICE_X21Y53         FDRE                                         r  system_i/adc_smooth_mossbauer_0/inst/accumulator_reg[30]/C
                         clock pessimism              0.249    12.650    
                         clock uncertainty           -0.035    12.614    
    SLICE_X21Y53         FDRE (Setup_fdre_C_D)        0.062    12.676    system_i/adc_smooth_mossbauer_0/inst/accumulator_reg[30]
  -------------------------------------------------------------------
                         required time                         12.676    
                         arrival time                         -10.710    
  -------------------------------------------------------------------
                         slack                                  1.967    

Slack (MET) :             1.983ns  (required time - arrival time)
  Source:                 system_i/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/adc_smooth_mossbauer_0/inst/accumulator_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        5.762ns  (logic 2.360ns (40.958%)  route 3.402ns (59.042%))
  Logic Levels:           10  (CARRY4=8 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns = ( 12.401 - 8.000 ) 
    Source Clock Delay      (SCD):    4.932ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=639, routed)         1.770     4.932    system_i/axis_red_pitaya_adc_0/inst/adc_clk
    ILOGIC_X0Y13         FDRE                                         r  system_i/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y13         FDRE (Prop_fdre_C_Q)         0.517     5.449 f  system_i/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[1]/Q
                         net (fo=7, routed)           3.120     8.569    system_i/adc_smooth_mossbauer_0/inst/adc_dat_a[1]
    SLICE_X21Y46         LUT3 (Prop_lut3_I2_O)        0.206     8.775 r  system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry_i_2/O
                         net (fo=2, routed)           0.281     9.056    system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry_i_2_n_0
    SLICE_X21Y46         LUT4 (Prop_lut4_I3_O)        0.332     9.388 r  system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry_i_5/O
                         net (fo=1, routed)           0.000     9.388    system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry_i_5_n_0
    SLICE_X21Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.786 r  system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.786    system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry_n_0
    SLICE_X21Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.900 r  system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.900    system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry__0_n_0
    SLICE_X21Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.014 r  system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.014    system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry__1_n_0
    SLICE_X21Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.128 r  system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry__2/CO[3]
                         net (fo=1, routed)           0.001    10.129    system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry__2_n_0
    SLICE_X21Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.243 r  system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.243    system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry__3_n_0
    SLICE_X21Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.357 r  system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.357    system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry__4_n_0
    SLICE_X21Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.471 r  system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.471    system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry__5_n_0
    SLICE_X21Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.694 r  system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry__6/O[0]
                         net (fo=1, routed)           0.000    10.694    system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry__6_n_7
    SLICE_X21Y53         FDRE                                         r  system_i/adc_smooth_mossbauer_0/inst/accumulator_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=639, routed)         1.489    12.401    system_i/adc_smooth_mossbauer_0/inst/adc_clk
    SLICE_X21Y53         FDRE                                         r  system_i/adc_smooth_mossbauer_0/inst/accumulator_reg[28]/C
                         clock pessimism              0.249    12.650    
                         clock uncertainty           -0.035    12.614    
    SLICE_X21Y53         FDRE (Setup_fdre_C_D)        0.062    12.676    system_i/adc_smooth_mossbauer_0/inst/accumulator_reg[28]
  -------------------------------------------------------------------
                         required time                         12.676    
                         arrival time                         -10.694    
  -------------------------------------------------------------------
                         slack                                  1.983    

Slack (MET) :             1.985ns  (required time - arrival time)
  Source:                 system_i/forward_skim_1/inst/counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/forward_skim_1/inst/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        5.698ns  (logic 0.978ns (17.164%)  route 4.720ns (82.836%))
  Logic Levels:           4  (LUT1=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.396ns = ( 12.396 - 8.000 ) 
    Source Clock Delay      (SCD):    4.815ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=639, routed)         1.654     4.815    system_i/forward_skim_1/inst/clk
    SLICE_X22Y62         FDRE                                         r  system_i/forward_skim_1/inst/counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y62         FDRE (Prop_fdre_C_Q)         0.456     5.271 r  system_i/forward_skim_1/inst/counter_reg[29]/Q
                         net (fo=3, routed)           0.825     6.096    system_i/forward_skim_1/inst/counter[29]
    SLICE_X22Y62         LUT4 (Prop_lut4_I0_O)        0.124     6.220 r  system_i/forward_skim_1/inst/enable_i_9/O
                         net (fo=1, routed)           0.445     6.665    system_i/forward_skim_1/inst/enable_i_9_n_0
    SLICE_X22Y61         LUT5 (Prop_lut5_I4_O)        0.124     6.789 r  system_i/forward_skim_1/inst/enable_i_4/O
                         net (fo=34, routed)          1.213     8.002    system_i/forward_skim_1/inst/enable_i_4_n_0
    SLICE_X22Y58         LUT6 (Prop_lut6_I2_O)        0.124     8.126 r  system_i/forward_skim_1/inst/counter[16]_i_1/O
                         net (fo=1, routed)           1.216     9.342    system_i/forward_skim_1/inst/p_0_in[16]
    SLICE_X22Y77         LUT1 (Prop_lut1_I0_O)        0.150     9.492 r  system_i/forward_skim_1/inst/p_0_in[16]_hold_fix/O
                         net (fo=1, routed)           1.022    10.513    system_i/forward_skim_1/inst/p_0_in[16]_hold_fix_1
    SLICE_X22Y58         FDRE                                         r  system_i/forward_skim_1/inst/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=639, routed)         1.484    12.396    system_i/forward_skim_1/inst/clk
    SLICE_X22Y58         FDRE                                         r  system_i/forward_skim_1/inst/counter_reg[16]/C
                         clock pessimism              0.397    12.793    
                         clock uncertainty           -0.035    12.758    
    SLICE_X22Y58         FDRE (Setup_fdre_C_D)       -0.260    12.498    system_i/forward_skim_1/inst/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         12.498    
                         arrival time                         -10.513    
  -------------------------------------------------------------------
                         slack                                  1.985    

Slack (MET) :             1.987ns  (required time - arrival time)
  Source:                 system_i/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/adc_smooth_mossbauer_0/inst/accumulator_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        5.759ns  (logic 2.357ns (40.927%)  route 3.402ns (59.073%))
  Logic Levels:           9  (CARRY4=7 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.402ns = ( 12.402 - 8.000 ) 
    Source Clock Delay      (SCD):    4.932ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=639, routed)         1.770     4.932    system_i/axis_red_pitaya_adc_0/inst/adc_clk
    ILOGIC_X0Y13         FDRE                                         r  system_i/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y13         FDRE (Prop_fdre_C_Q)         0.517     5.449 f  system_i/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[1]/Q
                         net (fo=7, routed)           3.120     8.569    system_i/adc_smooth_mossbauer_0/inst/adc_dat_a[1]
    SLICE_X21Y46         LUT3 (Prop_lut3_I2_O)        0.206     8.775 r  system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry_i_2/O
                         net (fo=2, routed)           0.281     9.056    system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry_i_2_n_0
    SLICE_X21Y46         LUT4 (Prop_lut4_I3_O)        0.332     9.388 r  system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry_i_5/O
                         net (fo=1, routed)           0.000     9.388    system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry_i_5_n_0
    SLICE_X21Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.786 r  system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.786    system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry_n_0
    SLICE_X21Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.900 r  system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.900    system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry__0_n_0
    SLICE_X21Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.014 r  system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.014    system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry__1_n_0
    SLICE_X21Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.128 r  system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry__2/CO[3]
                         net (fo=1, routed)           0.001    10.129    system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry__2_n_0
    SLICE_X21Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.243 r  system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.243    system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry__3_n_0
    SLICE_X21Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.357 r  system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.357    system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry__4_n_0
    SLICE_X21Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.691 r  system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry__5/O[1]
                         net (fo=1, routed)           0.000    10.691    system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry__5_n_6
    SLICE_X21Y52         FDRE                                         r  system_i/adc_smooth_mossbauer_0/inst/accumulator_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=639, routed)         1.490    12.402    system_i/adc_smooth_mossbauer_0/inst/adc_clk
    SLICE_X21Y52         FDRE                                         r  system_i/adc_smooth_mossbauer_0/inst/accumulator_reg[25]/C
                         clock pessimism              0.249    12.651    
                         clock uncertainty           -0.035    12.615    
    SLICE_X21Y52         FDRE (Setup_fdre_C_D)        0.062    12.677    system_i/adc_smooth_mossbauer_0/inst/accumulator_reg[25]
  -------------------------------------------------------------------
                         required time                         12.677    
                         arrival time                         -10.691    
  -------------------------------------------------------------------
                         slack                                  1.987    

Slack (MET) :             2.008ns  (required time - arrival time)
  Source:                 system_i/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/adc_smooth_mossbauer_0/inst/accumulator_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        5.738ns  (logic 2.336ns (40.711%)  route 3.402ns (59.289%))
  Logic Levels:           9  (CARRY4=7 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.402ns = ( 12.402 - 8.000 ) 
    Source Clock Delay      (SCD):    4.932ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=639, routed)         1.770     4.932    system_i/axis_red_pitaya_adc_0/inst/adc_clk
    ILOGIC_X0Y13         FDRE                                         r  system_i/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y13         FDRE (Prop_fdre_C_Q)         0.517     5.449 f  system_i/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[1]/Q
                         net (fo=7, routed)           3.120     8.569    system_i/adc_smooth_mossbauer_0/inst/adc_dat_a[1]
    SLICE_X21Y46         LUT3 (Prop_lut3_I2_O)        0.206     8.775 r  system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry_i_2/O
                         net (fo=2, routed)           0.281     9.056    system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry_i_2_n_0
    SLICE_X21Y46         LUT4 (Prop_lut4_I3_O)        0.332     9.388 r  system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry_i_5/O
                         net (fo=1, routed)           0.000     9.388    system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry_i_5_n_0
    SLICE_X21Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.786 r  system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.786    system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry_n_0
    SLICE_X21Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.900 r  system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.900    system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry__0_n_0
    SLICE_X21Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.014 r  system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.014    system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry__1_n_0
    SLICE_X21Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.128 r  system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry__2/CO[3]
                         net (fo=1, routed)           0.001    10.129    system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry__2_n_0
    SLICE_X21Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.243 r  system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.243    system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry__3_n_0
    SLICE_X21Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.357 r  system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.357    system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry__4_n_0
    SLICE_X21Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.670 r  system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry__5/O[3]
                         net (fo=1, routed)           0.000    10.670    system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry__5_n_4
    SLICE_X21Y52         FDRE                                         r  system_i/adc_smooth_mossbauer_0/inst/accumulator_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=639, routed)         1.490    12.402    system_i/adc_smooth_mossbauer_0/inst/adc_clk
    SLICE_X21Y52         FDRE                                         r  system_i/adc_smooth_mossbauer_0/inst/accumulator_reg[27]/C
                         clock pessimism              0.249    12.651    
                         clock uncertainty           -0.035    12.615    
    SLICE_X21Y52         FDRE (Setup_fdre_C_D)        0.062    12.677    system_i/adc_smooth_mossbauer_0/inst/accumulator_reg[27]
  -------------------------------------------------------------------
                         required time                         12.677    
                         arrival time                         -10.670    
  -------------------------------------------------------------------
                         slack                                  2.008    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 system_i/adc_smooth_mossbauer_0/inst/shift_reg_reg[1023][12]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/adc_smooth_mossbauer_0/inst/accumulator_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.415ns (83.367%)  route 0.083ns (16.633%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=639, routed)         0.561     1.616    system_i/adc_smooth_mossbauer_0/inst/adc_clk
    SLICE_X20Y49         FDRE                                         r  system_i/adc_smooth_mossbauer_0/inst/shift_reg_reg[1023][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y49         FDRE (Prop_fdre_C_Q)         0.164     1.780 r  system_i/adc_smooth_mossbauer_0/inst/shift_reg_reg[1023][12]/Q
                         net (fo=2, routed)           0.082     1.862    system_i/adc_smooth_mossbauer_0/inst/shift_reg_reg[1023][12]
    SLICE_X21Y49         LUT4 (Prop_lut4_I0_O)        0.045     1.907 r  system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry__2_i_7/O
                         net (fo=1, routed)           0.000     1.907    system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry__2_i_7_n_0
    SLICE_X21Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.059 r  system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry__2/CO[3]
                         net (fo=1, routed)           0.001     2.060    system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry__2_n_0
    SLICE_X21Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.114 r  system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry__3/O[0]
                         net (fo=1, routed)           0.000     2.114    system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry__3_n_7
    SLICE_X21Y50         FDRE                                         r  system_i/adc_smooth_mossbauer_0/inst/accumulator_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=639, routed)         0.830     1.976    system_i/adc_smooth_mossbauer_0/inst/adc_clk
    SLICE_X21Y50         FDRE                                         r  system_i/adc_smooth_mossbauer_0/inst/accumulator_reg[16]/C
                         clock pessimism             -0.090     1.886    
    SLICE_X21Y50         FDRE (Hold_fdre_C_D)         0.105     1.991    system_i/adc_smooth_mossbauer_0/inst/accumulator_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.991    
                         arrival time                           2.114    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 system_i/adc_smooth_mossbauer_0/inst/shift_reg_reg[1023][8]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/adc_smooth_mossbauer_0/inst/accumulator_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.279ns (55.781%)  route 0.221ns (44.219%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=639, routed)         0.562     1.617    system_i/adc_smooth_mossbauer_0/inst/adc_clk
    SLICE_X16Y51         FDRE                                         r  system_i/adc_smooth_mossbauer_0/inst/shift_reg_reg[1023][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y51         FDRE (Prop_fdre_C_Q)         0.164     1.781 r  system_i/adc_smooth_mossbauer_0/inst/shift_reg_reg[1023][8]/Q
                         net (fo=2, routed)           0.221     2.002    system_i/adc_smooth_mossbauer_0/inst/shift_reg_reg[1023][8]
    SLICE_X21Y48         LUT4 (Prop_lut4_I0_O)        0.045     2.047 r  system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry__1_i_8/O
                         net (fo=1, routed)           0.000     2.047    system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry__1_i_8_n_0
    SLICE_X21Y48         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.117 r  system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry__1/O[0]
                         net (fo=1, routed)           0.000     2.117    system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry__1_n_7
    SLICE_X21Y48         FDRE                                         r  system_i/adc_smooth_mossbauer_0/inst/accumulator_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=639, routed)         0.831     1.977    system_i/adc_smooth_mossbauer_0/inst/adc_clk
    SLICE_X21Y48         FDRE                                         r  system_i/adc_smooth_mossbauer_0/inst/accumulator_reg[8]/C
                         clock pessimism             -0.090     1.887    
    SLICE_X21Y48         FDRE (Hold_fdre_C_D)         0.105     1.992    system_i/adc_smooth_mossbauer_0/inst/accumulator_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           2.117    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 system_i/adc_smooth_mossbauer_0/inst/shift_reg_reg[1023][12]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/adc_smooth_mossbauer_0/inst/accumulator_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.426ns (83.727%)  route 0.083ns (16.273%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=639, routed)         0.561     1.616    system_i/adc_smooth_mossbauer_0/inst/adc_clk
    SLICE_X20Y49         FDRE                                         r  system_i/adc_smooth_mossbauer_0/inst/shift_reg_reg[1023][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y49         FDRE (Prop_fdre_C_Q)         0.164     1.780 r  system_i/adc_smooth_mossbauer_0/inst/shift_reg_reg[1023][12]/Q
                         net (fo=2, routed)           0.082     1.862    system_i/adc_smooth_mossbauer_0/inst/shift_reg_reg[1023][12]
    SLICE_X21Y49         LUT4 (Prop_lut4_I0_O)        0.045     1.907 r  system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry__2_i_7/O
                         net (fo=1, routed)           0.000     1.907    system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry__2_i_7_n_0
    SLICE_X21Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.059 r  system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry__2/CO[3]
                         net (fo=1, routed)           0.001     2.060    system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry__2_n_0
    SLICE_X21Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.125 r  system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry__3/O[2]
                         net (fo=1, routed)           0.000     2.125    system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry__3_n_5
    SLICE_X21Y50         FDRE                                         r  system_i/adc_smooth_mossbauer_0/inst/accumulator_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=639, routed)         0.830     1.976    system_i/adc_smooth_mossbauer_0/inst/adc_clk
    SLICE_X21Y50         FDRE                                         r  system_i/adc_smooth_mossbauer_0/inst/accumulator_reg[18]/C
                         clock pessimism             -0.090     1.886    
    SLICE_X21Y50         FDRE (Hold_fdre_C_D)         0.105     1.991    system_i/adc_smooth_mossbauer_0/inst/accumulator_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.991    
                         arrival time                           2.125    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 system_i/adc_smooth_mossbauer_0/inst/accumulator_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/adc_smooth_mossbauer_0/inst/smooth_data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=639, routed)         0.559     1.614    system_i/adc_smooth_mossbauer_0/inst/adc_clk
    SLICE_X21Y51         FDRE                                         r  system_i/adc_smooth_mossbauer_0/inst/accumulator_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDRE (Prop_fdre_C_Q)         0.141     1.755 r  system_i/adc_smooth_mossbauer_0/inst/accumulator_reg[21]/Q
                         net (fo=4, routed)           0.067     1.822    system_i/adc_smooth_mossbauer_0/inst/accumulator_reg_n_0_[21]
    SLICE_X21Y51         FDRE                                         r  system_i/adc_smooth_mossbauer_0/inst/smooth_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=639, routed)         0.830     1.976    system_i/adc_smooth_mossbauer_0/inst/adc_clk
    SLICE_X21Y51         FDRE                                         r  system_i/adc_smooth_mossbauer_0/inst/smooth_data_reg[11]/C
                         clock pessimism             -0.362     1.614    
    SLICE_X21Y51         FDRE (Hold_fdre_C_D)         0.071     1.685    system_i/adc_smooth_mossbauer_0/inst/smooth_data_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.685    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 system_i/adc_smooth_mossbauer_0/inst/accumulator_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/adc_smooth_mossbauer_0/inst/smooth_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=639, routed)         0.559     1.614    system_i/adc_smooth_mossbauer_0/inst/adc_clk
    SLICE_X21Y52         FDRE                                         r  system_i/adc_smooth_mossbauer_0/inst/accumulator_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y52         FDRE (Prop_fdre_C_Q)         0.141     1.755 r  system_i/adc_smooth_mossbauer_0/inst/accumulator_reg[25]/Q
                         net (fo=4, routed)           0.067     1.822    system_i/adc_smooth_mossbauer_0/inst/accumulator_reg_n_0_[25]
    SLICE_X21Y52         FDRE                                         r  system_i/adc_smooth_mossbauer_0/inst/smooth_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=639, routed)         0.830     1.976    system_i/adc_smooth_mossbauer_0/inst/adc_clk
    SLICE_X21Y52         FDRE                                         r  system_i/adc_smooth_mossbauer_0/inst/smooth_data_reg[15]/C
                         clock pessimism             -0.362     1.614    
    SLICE_X21Y52         FDRE (Hold_fdre_C_D)         0.071     1.685    system_i/adc_smooth_mossbauer_0/inst/smooth_data_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.685    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 system_i/adc_smooth_mossbauer_0/inst/accumulator_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/adc_smooth_mossbauer_0/inst/smooth_data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.141ns (64.352%)  route 0.078ns (35.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=639, routed)         0.559     1.614    system_i/adc_smooth_mossbauer_0/inst/adc_clk
    SLICE_X21Y51         FDRE                                         r  system_i/adc_smooth_mossbauer_0/inst/accumulator_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDRE (Prop_fdre_C_Q)         0.141     1.755 r  system_i/adc_smooth_mossbauer_0/inst/accumulator_reg[22]/Q
                         net (fo=4, routed)           0.078     1.833    system_i/adc_smooth_mossbauer_0/inst/accumulator_reg_n_0_[22]
    SLICE_X21Y51         FDRE                                         r  system_i/adc_smooth_mossbauer_0/inst/smooth_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=639, routed)         0.830     1.976    system_i/adc_smooth_mossbauer_0/inst/adc_clk
    SLICE_X21Y51         FDRE                                         r  system_i/adc_smooth_mossbauer_0/inst/smooth_data_reg[12]/C
                         clock pessimism             -0.362     1.614    
    SLICE_X21Y51         FDRE (Hold_fdre_C_D)         0.076     1.690    system_i/adc_smooth_mossbauer_0/inst/smooth_data_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 system_i/adc_smooth_mossbauer_0/inst/accumulator_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/adc_smooth_mossbauer_0/inst/smooth_data_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.141ns (64.352%)  route 0.078ns (35.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=639, routed)         0.559     1.614    system_i/adc_smooth_mossbauer_0/inst/adc_clk
    SLICE_X21Y52         FDRE                                         r  system_i/adc_smooth_mossbauer_0/inst/accumulator_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y52         FDRE (Prop_fdre_C_Q)         0.141     1.755 r  system_i/adc_smooth_mossbauer_0/inst/accumulator_reg[26]/Q
                         net (fo=4, routed)           0.078     1.833    system_i/adc_smooth_mossbauer_0/inst/accumulator_reg_n_0_[26]
    SLICE_X21Y52         FDRE                                         r  system_i/adc_smooth_mossbauer_0/inst/smooth_data_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=639, routed)         0.830     1.976    system_i/adc_smooth_mossbauer_0/inst/adc_clk
    SLICE_X21Y52         FDRE                                         r  system_i/adc_smooth_mossbauer_0/inst/smooth_data_reg[16]/C
                         clock pessimism             -0.362     1.614    
    SLICE_X21Y52         FDRE (Hold_fdre_C_D)         0.076     1.690    system_i/adc_smooth_mossbauer_0/inst/smooth_data_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 system_i/adc_smooth_mossbauer_0/inst/accumulator_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/adc_smooth_mossbauer_0/inst/smooth_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.141ns (64.352%)  route 0.078ns (35.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=639, routed)         0.559     1.614    system_i/adc_smooth_mossbauer_0/inst/adc_clk
    SLICE_X21Y51         FDRE                                         r  system_i/adc_smooth_mossbauer_0/inst/accumulator_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDRE (Prop_fdre_C_Q)         0.141     1.755 r  system_i/adc_smooth_mossbauer_0/inst/accumulator_reg[20]/Q
                         net (fo=4, routed)           0.078     1.833    system_i/adc_smooth_mossbauer_0/inst/accumulator_reg_n_0_[20]
    SLICE_X21Y51         FDRE                                         r  system_i/adc_smooth_mossbauer_0/inst/smooth_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=639, routed)         0.830     1.976    system_i/adc_smooth_mossbauer_0/inst/adc_clk
    SLICE_X21Y51         FDRE                                         r  system_i/adc_smooth_mossbauer_0/inst/smooth_data_reg[10]/C
                         clock pessimism             -0.362     1.614    
    SLICE_X21Y51         FDRE (Hold_fdre_C_D)         0.075     1.689    system_i/adc_smooth_mossbauer_0/inst/smooth_data_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 system_i/adc_smooth_mossbauer_0/inst/shift_reg_reg[895][12]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/adc_smooth_mossbauer_0/inst/shift_reg_reg[927][12]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.378ns (69.493%)  route 0.166ns (30.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=639, routed)         0.562     1.617    system_i/adc_smooth_mossbauer_0/inst/adc_clk
    SLICE_X16Y50         SRLC32E                                      r  system_i/adc_smooth_mossbauer_0/inst/shift_reg_reg[895][12]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y50         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.378     1.995 r  system_i/adc_smooth_mossbauer_0/inst/shift_reg_reg[895][12]_srl32/Q31
                         net (fo=1, routed)           0.166     2.161    system_i/adc_smooth_mossbauer_0/inst/xlnx_opt__87
    SLICE_X20Y49         SRLC32E                                      r  system_i/adc_smooth_mossbauer_0/inst/shift_reg_reg[927][12]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=639, routed)         0.831     1.977    system_i/adc_smooth_mossbauer_0/inst/adc_clk
    SLICE_X20Y49         SRLC32E                                      r  system_i/adc_smooth_mossbauer_0/inst/shift_reg_reg[927][12]_srl32/CLK
                         clock pessimism             -0.090     1.887    
    SLICE_X20Y49         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.122     2.009    system_i/adc_smooth_mossbauer_0/inst/shift_reg_reg[927][12]_srl32
  -------------------------------------------------------------------
                         required time                         -2.009    
                         arrival time                           2.161    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 system_i/adc_smooth_mossbauer_0/inst/accumulator_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/adc_smooth_mossbauer_0/inst/smooth_data_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.141ns (29.781%)  route 0.332ns (70.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=639, routed)         0.559     1.614    system_i/adc_smooth_mossbauer_0/inst/adc_clk
    SLICE_X21Y52         FDRE                                         r  system_i/adc_smooth_mossbauer_0/inst/accumulator_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y52         FDRE (Prop_fdre_C_Q)         0.141     1.755 r  system_i/adc_smooth_mossbauer_0/inst/accumulator_reg[27]/Q
                         net (fo=4, routed)           0.332     2.088    system_i/adc_smooth_mossbauer_0/inst/accumulator_reg_n_0_[27]
    SLICE_X23Y56         FDRE                                         r  system_i/adc_smooth_mossbauer_0/inst/smooth_data_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=639, routed)         0.827     1.973    system_i/adc_smooth_mossbauer_0/inst/adc_clk
    SLICE_X23Y56         FDRE                                         r  system_i/adc_smooth_mossbauer_0/inst/smooth_data_reg[17]/C
                         clock pessimism             -0.095     1.878    
    SLICE_X23Y56         FDRE (Hold_fdre_C_D)         0.057     1.935    system_i/adc_smooth_mossbauer_0/inst/smooth_data_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.088    
  -------------------------------------------------------------------
                         slack                                  0.153    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adc_clk_p_i }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/I
Min Period        n/a     FDRE/C       n/a            1.474         8.000       6.526      ILOGIC_X0Y32   system_i/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.474         8.000       6.526      ILOGIC_X0Y14   system_i/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.474         8.000       6.526      ILOGIC_X0Y13   system_i/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.474         8.000       6.526      ILOGIC_X0Y36   system_i/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.474         8.000       6.526      ILOGIC_X0Y29   system_i/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.474         8.000       6.526      ILOGIC_X0Y34   system_i/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.474         8.000       6.526      ILOGIC_X0Y33   system_i/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[5]/C
Min Period        n/a     FDRE/C       n/a            1.474         8.000       6.526      ILOGIC_X0Y41   system_i/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[6]/C
Min Period        n/a     FDRE/C       n/a            1.474         8.000       6.526      ILOGIC_X0Y42   system_i/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[7]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y41    system_i/adc_smooth_mossbauer_0/inst/shift_reg_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X16Y36   system_i/adc_smooth_mossbauer_0/inst/shift_reg_reg[735][2]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X16Y34   system_i/adc_smooth_mossbauer_0/inst/shift_reg_reg[735][3]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y46    system_i/adc_smooth_mossbauer_0/inst/shift_reg_reg[735][6]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y45   system_i/adc_smooth_mossbauer_0/inst/shift_reg_reg[735][7]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X10Y49   system_i/adc_smooth_mossbauer_0/inst/shift_reg_reg[735][8]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X10Y46   system_i/adc_smooth_mossbauer_0/inst/shift_reg_reg[31][6]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y42   system_i/adc_smooth_mossbauer_0/inst/shift_reg_reg[31][7]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y43   system_i/adc_smooth_mossbauer_0/inst/shift_reg_reg[735][9]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X16Y36   system_i/adc_smooth_mossbauer_0/inst/shift_reg_reg[767][2]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X10Y34   system_i/adc_smooth_mossbauer_0/inst/shift_reg_reg[735][5]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X20Y45   system_i/adc_smooth_mossbauer_0/inst/shift_reg_reg[351][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X10Y34   system_i/adc_smooth_mossbauer_0/inst/shift_reg_reg[767][5]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X16Y43   system_i/adc_smooth_mossbauer_0/inst/shift_reg_reg[799][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X20Y45   system_i/adc_smooth_mossbauer_0/inst/shift_reg_reg[383][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y34   system_i/adc_smooth_mossbauer_0/inst/shift_reg_reg[799][5]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X16Y45   system_i/adc_smooth_mossbauer_0/inst/shift_reg_reg[799][7]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X16Y43   system_i/adc_smooth_mossbauer_0/inst/shift_reg_reg[831][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y34   system_i/adc_smooth_mossbauer_0/inst/shift_reg_reg[831][5]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X16Y45   system_i/adc_smooth_mossbauer_0/inst/shift_reg_reg[831][7]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.133ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.133ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.304ns  (logic 1.341ns (25.280%)  route 3.963ns (74.720%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 10.741 - 8.000 ) 
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1850, routed)        1.712     3.020    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X1Y55          FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.456     3.476 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           0.737     4.213    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X1Y55          LUT2 (Prop_lut2_I1_O)        0.149     4.362 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_arready[0]_INST_0/O
                         net (fo=15, routed)          1.703     6.064    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/m_axi_arready
    SLICE_X6Y37          LUT5 (Prop_lut5_I3_O)        0.360     6.424 f  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/FSM_sequential_state[0]_i_2__0/O
                         net (fo=1, routed)           1.049     7.474    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]_0
    SLICE_X5Y39          LUT5 (Prop_lut5_I3_O)        0.376     7.850 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state[0]_i_1__0/O
                         net (fo=1, routed)           0.475     8.324    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/next_state__0[0]
    SLICE_X5Y39          FDSE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1850, routed)        1.549    10.741    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/aclk
    SLICE_X5Y39          FDSE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.116    10.857    
                         clock uncertainty           -0.125    10.732    
    SLICE_X5Y39          FDSE (Setup_fdse_C_D)       -0.275    10.457    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         10.457    
                         arrival time                          -8.324    
  -------------------------------------------------------------------
                         slack                                  2.133    

Slack (MET) :             2.289ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.385ns  (logic 1.936ns (35.950%)  route 3.449ns (64.050%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.728ns = ( 10.728 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1850, routed)        1.765     3.073    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 f  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.853     6.260    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X2Y59          LUT4 (Prop_lut4_I0_O)        0.152     6.412 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d[1]_i_2/O
                         net (fo=4, routed)           1.130     7.542    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid_0_sn_1
    SLICE_X1Y57          LUT5 (Prop_lut5_I2_O)        0.326     7.868 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d[2]_i_3/O
                         net (fo=3, routed)           0.466     8.334    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[2]_1
    SLICE_X1Y57          LUT5 (Prop_lut5_I3_O)        0.124     8.458 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[0]_i_1/O
                         net (fo=1, routed)           0.000     8.458    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[0]_i_1_n_0
    SLICE_X1Y57          FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1850, routed)        1.536    10.728    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/aclk
    SLICE_X1Y57          FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[0]/C
                         clock pessimism              0.116    10.844    
                         clock uncertainty           -0.125    10.719    
    SLICE_X1Y57          FDRE (Setup_fdre_C_D)        0.029    10.748    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[0]
  -------------------------------------------------------------------
                         required time                         10.748    
                         arrival time                          -8.458    
  -------------------------------------------------------------------
                         slack                                  2.289    

Slack (MET) :             2.294ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.382ns  (logic 1.936ns (35.970%)  route 3.446ns (64.030%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.728ns = ( 10.728 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1850, routed)        1.765     3.073    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 f  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.853     6.260    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X2Y59          LUT4 (Prop_lut4_I0_O)        0.152     6.412 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d[1]_i_2/O
                         net (fo=4, routed)           1.130     7.542    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid_0_sn_1
    SLICE_X1Y57          LUT5 (Prop_lut5_I2_O)        0.326     7.868 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d[2]_i_3/O
                         net (fo=3, routed)           0.463     8.331    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[2]_1
    SLICE_X1Y57          LUT5 (Prop_lut5_I3_O)        0.124     8.455 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[1]_i_1/O
                         net (fo=1, routed)           0.000     8.455    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[1]_i_1_n_0
    SLICE_X1Y57          FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1850, routed)        1.536    10.728    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/aclk
    SLICE_X1Y57          FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[1]/C
                         clock pessimism              0.116    10.844    
                         clock uncertainty           -0.125    10.719    
    SLICE_X1Y57          FDRE (Setup_fdre_C_D)        0.031    10.750    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[1]
  -------------------------------------------------------------------
                         required time                         10.750    
                         arrival time                          -8.455    
  -------------------------------------------------------------------
                         slack                                  2.294    

Slack (MET) :             2.341ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.890ns  (logic 1.576ns (32.232%)  route 3.314ns (67.768%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 10.684 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1850, routed)        1.765     3.073    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.853     6.260    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X2Y59          LUT5 (Prop_lut5_I4_O)        0.124     6.384 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=6, routed)           0.899     7.283    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_wvalid
    SLICE_X5Y61          LUT5 (Prop_lut5_I2_O)        0.118     7.401 r  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1/O
                         net (fo=4, routed)           0.562     7.962    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0
    SLICE_X6Y62          FDRE                                         r  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1850, routed)        1.492    10.684    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X6Y62          FDRE                                         r  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
                         clock pessimism              0.116    10.800    
                         clock uncertainty           -0.125    10.675    
    SLICE_X6Y62          FDRE (Setup_fdre_C_CE)      -0.371    10.304    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]
  -------------------------------------------------------------------
                         required time                         10.304    
                         arrival time                          -7.962    
  -------------------------------------------------------------------
                         slack                                  2.341    

Slack (MET) :             2.341ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.890ns  (logic 1.576ns (32.232%)  route 3.314ns (67.768%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 10.684 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1850, routed)        1.765     3.073    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.853     6.260    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X2Y59          LUT5 (Prop_lut5_I4_O)        0.124     6.384 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=6, routed)           0.899     7.283    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_wvalid
    SLICE_X5Y61          LUT5 (Prop_lut5_I2_O)        0.118     7.401 r  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1/O
                         net (fo=4, routed)           0.562     7.962    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0
    SLICE_X6Y62          FDRE                                         r  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1850, routed)        1.492    10.684    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X6Y62          FDRE                                         r  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                         clock pessimism              0.116    10.800    
                         clock uncertainty           -0.125    10.675    
    SLICE_X6Y62          FDRE (Setup_fdre_C_CE)      -0.371    10.304    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]
  -------------------------------------------------------------------
                         required time                         10.304    
                         arrival time                          -7.962    
  -------------------------------------------------------------------
                         slack                                  2.341    

Slack (MET) :             2.341ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.890ns  (logic 1.576ns (32.232%)  route 3.314ns (67.768%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 10.684 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1850, routed)        1.765     3.073    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.853     6.260    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X2Y59          LUT5 (Prop_lut5_I4_O)        0.124     6.384 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=6, routed)           0.899     7.283    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_wvalid
    SLICE_X5Y61          LUT5 (Prop_lut5_I2_O)        0.118     7.401 r  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1/O
                         net (fo=4, routed)           0.562     7.962    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0
    SLICE_X6Y62          FDRE                                         r  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1850, routed)        1.492    10.684    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X6Y62          FDRE                                         r  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/C
                         clock pessimism              0.116    10.800    
                         clock uncertainty           -0.125    10.675    
    SLICE_X6Y62          FDRE (Setup_fdre_C_CE)      -0.371    10.304    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]
  -------------------------------------------------------------------
                         required time                         10.304    
                         arrival time                          -7.962    
  -------------------------------------------------------------------
                         slack                                  2.341    

Slack (MET) :             2.341ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.890ns  (logic 1.576ns (32.232%)  route 3.314ns (67.768%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 10.684 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1850, routed)        1.765     3.073    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.853     6.260    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X2Y59          LUT5 (Prop_lut5_I4_O)        0.124     6.384 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=6, routed)           0.899     7.283    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_wvalid
    SLICE_X5Y61          LUT5 (Prop_lut5_I2_O)        0.118     7.401 r  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1/O
                         net (fo=4, routed)           0.562     7.962    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0
    SLICE_X6Y62          FDRE                                         r  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1850, routed)        1.492    10.684    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X6Y62          FDRE                                         r  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/C
                         clock pessimism              0.116    10.800    
                         clock uncertainty           -0.125    10.675    
    SLICE_X6Y62          FDRE (Setup_fdre_C_CE)      -0.371    10.304    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg
  -------------------------------------------------------------------
                         required time                         10.304    
                         arrival time                          -7.962    
  -------------------------------------------------------------------
                         slack                                  2.341    

Slack (MET) :             2.360ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[24].reg1_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.923ns  (logic 0.580ns (11.781%)  route 4.343ns (88.219%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 10.694 - 8.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1850, routed)        1.665     2.973    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X9Y64          FDRE                                         r  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y64          FDRE (Prop_fdre_C_Q)         0.456     3.429 f  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]/Q
                         net (fo=5, routed)           0.849     4.278    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_0
    SLICE_X7Y64          LUT4 (Prop_lut4_I3_O)        0.124     4.402 r  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.ALLIN0_ND_G0.READ_REG_GEN[31].reg1[31]_i_1/O
                         net (fo=64, routed)          3.494     7.896    system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[0].reg3_reg[0]_0
    SLICE_X14Y48         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[24].reg1_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1850, routed)        1.502    10.694    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X14Y48         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[24].reg1_reg[24]/C
                         clock pessimism              0.116    10.810    
                         clock uncertainty           -0.125    10.685    
    SLICE_X14Y48         FDRE (Setup_fdre_C_R)       -0.429    10.256    system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[24].reg1_reg[24]
  -------------------------------------------------------------------
                         required time                         10.256    
                         arrival time                          -7.896    
  -------------------------------------------------------------------
                         slack                                  2.360    

Slack (MET) :             2.360ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[25].reg1_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.923ns  (logic 0.580ns (11.781%)  route 4.343ns (88.219%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 10.694 - 8.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1850, routed)        1.665     2.973    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X9Y64          FDRE                                         r  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y64          FDRE (Prop_fdre_C_Q)         0.456     3.429 f  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]/Q
                         net (fo=5, routed)           0.849     4.278    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_0
    SLICE_X7Y64          LUT4 (Prop_lut4_I3_O)        0.124     4.402 r  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.ALLIN0_ND_G0.READ_REG_GEN[31].reg1[31]_i_1/O
                         net (fo=64, routed)          3.494     7.896    system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[0].reg3_reg[0]_0
    SLICE_X14Y48         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[25].reg1_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1850, routed)        1.502    10.694    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X14Y48         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[25].reg1_reg[25]/C
                         clock pessimism              0.116    10.810    
                         clock uncertainty           -0.125    10.685    
    SLICE_X14Y48         FDRE (Setup_fdre_C_R)       -0.429    10.256    system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[25].reg1_reg[25]
  -------------------------------------------------------------------
                         required time                         10.256    
                         arrival time                          -7.896    
  -------------------------------------------------------------------
                         slack                                  2.360    

Slack (MET) :             2.360ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[27].reg1_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.923ns  (logic 0.580ns (11.781%)  route 4.343ns (88.219%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 10.694 - 8.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1850, routed)        1.665     2.973    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X9Y64          FDRE                                         r  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y64          FDRE (Prop_fdre_C_Q)         0.456     3.429 f  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]/Q
                         net (fo=5, routed)           0.849     4.278    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_0
    SLICE_X7Y64          LUT4 (Prop_lut4_I3_O)        0.124     4.402 r  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.ALLIN0_ND_G0.READ_REG_GEN[31].reg1[31]_i_1/O
                         net (fo=64, routed)          3.494     7.896    system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[0].reg3_reg[0]_0
    SLICE_X14Y48         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[27].reg1_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1850, routed)        1.502    10.694    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X14Y48         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[27].reg1_reg[27]/C
                         clock pessimism              0.116    10.810    
                         clock uncertainty           -0.125    10.685    
    SLICE_X14Y48         FDRE (Setup_fdre_C_R)       -0.429    10.256    system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[27].reg1_reg[27]
  -------------------------------------------------------------------
                         required time                         10.256    
                         arrival time                          -7.896    
  -------------------------------------------------------------------
                         slack                                  2.360    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[31].reg1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.694%)  route 0.204ns (52.306%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1850, routed)        0.564     0.905    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y49         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[31].reg1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y49         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[31].reg1_reg[31]/Q
                         net (fo=1, routed)           0.204     1.249    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.ALLIN0_ND_G0.READ_REG_GEN[31].reg1_reg
    SLICE_X14Y50         LUT5 (Prop_lut5_I2_O)        0.045     1.294 r  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[31]_i_1/O
                         net (fo=1, routed)           0.000     1.294    system_i/axi_gpio_0/U0/ip2bus_data[31]
    SLICE_X14Y50         FDRE                                         r  system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1850, routed)        0.831     1.201    system_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X14Y50         FDRE                                         r  system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[31]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X14Y50         FDRE (Hold_fdre_C_D)         0.092     1.264    system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.294    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.656%)  route 0.224ns (61.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1850, routed)        0.564     0.905    system_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X14Y49         FDRE                                         r  system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[26]/Q
                         net (fo=1, routed)           0.224     1.269    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[5]
    SLICE_X13Y50         FDRE                                         r  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1850, routed)        0.834     1.204    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X13Y50         FDRE                                         r  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X13Y50         FDRE (Hold_fdre_C_D)         0.047     1.222    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (36.972%)  route 0.240ns (63.028%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1850, routed)        0.586     0.927    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X3Y48          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDRE (Prop_fdre_C_Q)         0.141     1.068 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[52]/Q
                         net (fo=1, routed)           0.240     1.308    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/Q[22]
    SLICE_X2Y53          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1850, routed)        0.852     1.222    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X2Y53          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/C
                         clock pessimism             -0.029     1.193    
    SLICE_X2Y53          FDRE (Hold_fdre_C_D)         0.066     1.259    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.259    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_OE_reg[26]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[26].reg3_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.186ns (42.326%)  route 0.253ns (57.674%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1850, routed)        0.562     0.903    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y51         FDSE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_OE_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y51         FDSE (Prop_fdse_C_Q)         0.141     1.044 r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_OE_reg[26]/Q
                         net (fo=1, routed)           0.253     1.297    system_i/axi_gpio_0/U0/gpio_core_1/gpio2_io_t[5]
    SLICE_X17Y49         LUT5 (Prop_lut5_I1_O)        0.045     1.342 r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[26].reg3[26]_i_1/O
                         net (fo=1, routed)           0.000     1.342    system_i/axi_gpio_0/U0/gpio_core_1/Read_Reg2_In[26]
    SLICE_X17Y49         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[26].reg3_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1850, routed)        0.832     1.202    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X17Y49         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[26].reg3_reg[26]/C
                         clock pessimism             -0.029     1.173    
    SLICE_X17Y49         FDRE (Hold_fdre_C_D)         0.092     1.265    system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[26].reg3_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.342    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.164ns (33.622%)  route 0.324ns (66.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1850, routed)        0.565     0.906    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X6Y51          FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y51          FDRE (Prop_fdre_C_Q)         0.164     1.070 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]/Q
                         net (fo=1, routed)           0.324     1.393    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[19]
    SLICE_X4Y45          SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1850, routed)        0.853     1.223    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X4Y45          SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
                         clock pessimism             -0.029     1.194    
    SLICE_X4Y45          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.311    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32
  -------------------------------------------------------------------
                         required time                         -1.311    
                         arrival time                           1.393    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[22].reg3_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.186ns (41.999%)  route 0.257ns (58.001%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1850, routed)        0.564     0.905    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y49         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[22].reg3_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y49         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[22].reg3_reg[22]/Q
                         net (fo=1, routed)           0.257     1.302    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/reg3[22]
    SLICE_X14Y50         LUT5 (Prop_lut5_I3_O)        0.045     1.347 r  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[22]_i_1/O
                         net (fo=1, routed)           0.000     1.347    system_i/axi_gpio_0/U0/ip2bus_data[22]
    SLICE_X14Y50         FDRE                                         r  system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1850, routed)        0.831     1.201    system_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X14Y50         FDRE                                         r  system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[22]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X14Y50         FDRE (Hold_fdre_C_D)         0.092     1.264    system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.148ns (38.700%)  route 0.234ns (61.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1850, routed)        0.567     0.908    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X6Y47          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y47          FDRE (Prop_fdre_C_Q)         0.148     1.056 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[8]/Q
                         net (fo=4, routed)           0.234     1.290    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/Q[8]
    SLICE_X6Y50          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1850, routed)        0.834     1.204    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X6Y50          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[8]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X6Y50          FDRE (Hold_fdre_C_D)         0.030     1.205    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.205    
                         arrival time                           1.290    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.624%)  route 0.143ns (50.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1850, routed)        0.567     0.908    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X11Y47         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y47         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.143     1.192    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[7]
    SLICE_X10Y45         SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1850, routed)        0.834     1.204    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X10Y45         SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.281     0.923    
    SLICE_X10Y45         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.105    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           1.192    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_In_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[12].reg1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.186ns (41.374%)  route 0.264ns (58.626%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1850, routed)        0.557     0.898    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X23Y57         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_In_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y57         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_In_reg[12]/Q
                         net (fo=1, routed)           0.264     1.302    system_i/axi_gpio_0/U0/gpio_core_1/gpio_Data_In[12]
    SLICE_X17Y57         LUT5 (Prop_lut5_I0_O)        0.045     1.347 r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[12].reg1[12]_i_1/O
                         net (fo=1, routed)           0.000     1.347    system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[12].reg1[12]_i_1_n_0
    SLICE_X17Y57         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[12].reg1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1850, routed)        0.829     1.199    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X17Y57         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[12].reg1_reg[12]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X17Y57         FDRE (Hold_fdre_C_D)         0.091     1.256    system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[12].reg1_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_In_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[16].reg3_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.186ns (38.657%)  route 0.295ns (61.343%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1850, routed)        0.558     0.899    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X22Y54         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_In_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y54         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_In_reg[16]/Q
                         net (fo=1, routed)           0.295     1.335    system_i/axi_gpio_0/U0/gpio_core_1/gpio2_Data_In[16]
    SLICE_X16Y55         LUT5 (Prop_lut5_I0_O)        0.045     1.380 r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[16].reg3[16]_i_1/O
                         net (fo=1, routed)           0.000     1.380    system_i/axi_gpio_0/U0/gpio_core_1/Read_Reg2_In[16]
    SLICE_X16Y55         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[16].reg3_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1850, routed)        0.830     1.200    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X16Y55         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[16].reg3_reg[16]/C
                         clock pessimism             -0.034     1.166    
    SLICE_X16Y55         FDRE (Hold_fdre_C_D)         0.121     1.287    system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[16].reg3_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.380    
  -------------------------------------------------------------------
                         slack                                  0.093    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X11Y61   system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X11Y61   system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[24]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X11Y61   system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X11Y61   system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X11Y61   system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[27]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X12Y61   system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X12Y61   system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[29]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X13Y52   system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X11Y61   system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X4Y54    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X0Y51    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X0Y51    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X0Y51    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X0Y51    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X0Y51    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X0Y51    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X0Y51    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X0Y51    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X4Y54    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X4Y54    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X4Y54    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X4Y54    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X4Y54    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X4Y56    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X4Y56    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X30Y61   system_i/rst_ps7_0_125M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X10Y45   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X10Y45   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X10Y45   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.832ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.832ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/back_skim/inst/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.187ns  (logic 2.839ns (34.678%)  route 5.348ns (65.322%))
  Logic Levels:           10  (CARRY4=7 LUT1=2 LUT6=1)
  Clock Path Skew:        1.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.400ns = ( 12.400 - 8.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1850, routed)        1.663     2.971    system_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X17Y55         FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y55         FDRE (Prop_fdre_C_Q)         0.419     3.390 r  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=2, routed)           1.460     4.850    system_i/axi_gpio_1/U0/gpio_core_1/gpio_io_o[0]
    SLICE_X0Y41          LUT1 (Prop_lut1_I0_O)        0.291     5.141 r  system_i/axi_gpio_1/U0/gpio_core_1/gpio_io_o[0]_hold_fix/O
                         net (fo=4, routed)           1.421     6.561    system_i/back_skim/inst/gpio_io_o[0]_hold_fix_1_alias
    SLICE_X20Y55         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.799     7.360 r  system_i/back_skim/inst/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.360    system_i/back_skim/inst/counter0_carry_n_0
    SLICE_X20Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.477 r  system_i/back_skim/inst/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.477    system_i/back_skim/inst/counter0_carry__0_n_0
    SLICE_X20Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.594 r  system_i/back_skim/inst/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.594    system_i/back_skim/inst/counter0_carry__1_n_0
    SLICE_X20Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.711 r  system_i/back_skim/inst/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.711    system_i/back_skim/inst/counter0_carry__2_n_0
    SLICE_X20Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.828 r  system_i/back_skim/inst/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.828    system_i/back_skim/inst/counter0_carry__3_n_0
    SLICE_X20Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.945 r  system_i/back_skim/inst/counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.945    system_i/back_skim/inst/counter0_carry__4_n_0
    SLICE_X20Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.268 r  system_i/back_skim/inst/counter0_carry__5/O[1]
                         net (fo=1, routed)           0.454     8.723    system_i/back_skim/inst/counter0[26]
    SLICE_X17Y60         LUT6 (Prop_lut6_I5_O)        0.306     9.029 r  system_i/back_skim/inst/counter[26]_i_1/O
                         net (fo=1, routed)           1.003    10.032    system_i/back_skim/inst/p_0_in[26]
    SLICE_X16Y75         LUT1 (Prop_lut1_I0_O)        0.116    10.148 r  system_i/back_skim/inst/p_0_in[26]_hold_fix/O
                         net (fo=1, routed)           1.010    11.158    system_i/back_skim/inst/p_0_in[26]_hold_fix_1
    SLICE_X17Y60         FDRE                                         r  system_i/back_skim/inst/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=639, routed)         1.488    12.400    system_i/back_skim/inst/clk
    SLICE_X17Y60         FDRE                                         r  system_i/back_skim/inst/counter_reg[26]/C
                         clock pessimism              0.000    12.400    
                         clock uncertainty           -0.125    12.275    
    SLICE_X17Y60         FDRE (Setup_fdre_C_D)       -0.285    11.990    system_i/back_skim/inst/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         11.990    
                         arrival time                         -11.158    
  -------------------------------------------------------------------
                         slack                                  0.832    

Slack (MET) :             0.855ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/forward_skim_1/inst/counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.158ns  (logic 2.817ns (34.530%)  route 5.341ns (65.470%))
  Logic Levels:           11  (CARRY4=8 LUT1=2 LUT6=1)
  Clock Path Skew:        1.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.393ns = ( 12.393 - 8.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1850, routed)        1.663     2.971    system_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X17Y55         FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y55         FDRE (Prop_fdre_C_Q)         0.419     3.390 r  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=2, routed)           1.460     4.850    system_i/axi_gpio_1/U0/gpio_core_1/gpio_io_o[0]
    SLICE_X0Y41          LUT1 (Prop_lut1_I0_O)        0.291     5.141 r  system_i/axi_gpio_1/U0/gpio_core_1/gpio_io_o[0]_hold_fix/O
                         net (fo=4, routed)           1.466     6.607    system_i/forward_skim_1/inst/gpio_io_o[0]_hold_fix_1_alias
    SLICE_X21Y55         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784     7.391 r  system_i/forward_skim_1/inst/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.391    system_i/forward_skim_1/inst/counter0_carry_n_0
    SLICE_X21Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.505 r  system_i/forward_skim_1/inst/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.505    system_i/forward_skim_1/inst/counter0_carry__0_n_0
    SLICE_X21Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.619 r  system_i/forward_skim_1/inst/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.619    system_i/forward_skim_1/inst/counter0_carry__1_n_0
    SLICE_X21Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.733 r  system_i/forward_skim_1/inst/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.733    system_i/forward_skim_1/inst/counter0_carry__2_n_0
    SLICE_X21Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.847 r  system_i/forward_skim_1/inst/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.847    system_i/forward_skim_1/inst/counter0_carry__3_n_0
    SLICE_X21Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.961 r  system_i/forward_skim_1/inst/counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.961    system_i/forward_skim_1/inst/counter0_carry__4_n_0
    SLICE_X21Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.075 r  system_i/forward_skim_1/inst/counter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.075    system_i/forward_skim_1/inst/counter0_carry__5_n_0
    SLICE_X21Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.297 r  system_i/forward_skim_1/inst/counter0_carry__6/O[0]
                         net (fo=1, routed)           0.308     8.605    system_i/forward_skim_1/inst/counter0[29]
    SLICE_X22Y62         LUT6 (Prop_lut6_I5_O)        0.299     8.904 r  system_i/forward_skim_1/inst/counter[29]_i_1/O
                         net (fo=1, routed)           1.119    10.023    system_i/forward_skim_1/inst/p_0_in[29]
    SLICE_X22Y78         LUT1 (Prop_lut1_I0_O)        0.118    10.141 r  system_i/forward_skim_1/inst/p_0_in[29]_hold_fix/O
                         net (fo=1, routed)           0.988    11.129    system_i/forward_skim_1/inst/p_0_in[29]_hold_fix_1
    SLICE_X22Y62         FDRE                                         r  system_i/forward_skim_1/inst/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=639, routed)         1.481    12.393    system_i/forward_skim_1/inst/clk
    SLICE_X22Y62         FDRE                                         r  system_i/forward_skim_1/inst/counter_reg[29]/C
                         clock pessimism              0.000    12.393    
                         clock uncertainty           -0.125    12.268    
    SLICE_X22Y62         FDRE (Setup_fdre_C_D)       -0.283    11.985    system_i/forward_skim_1/inst/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         11.985    
                         arrival time                         -11.129    
  -------------------------------------------------------------------
                         slack                                  0.855    

Slack (MET) :             0.893ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/back_skim/inst/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.121ns  (logic 2.753ns (33.900%)  route 5.368ns (66.100%))
  Logic Levels:           10  (CARRY4=7 LUT1=2 LUT6=1)
  Clock Path Skew:        1.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.399ns = ( 12.399 - 8.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1850, routed)        1.663     2.971    system_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X17Y55         FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y55         FDRE (Prop_fdre_C_Q)         0.419     3.390 r  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=2, routed)           1.460     4.850    system_i/axi_gpio_1/U0/gpio_core_1/gpio_io_o[0]
    SLICE_X0Y41          LUT1 (Prop_lut1_I0_O)        0.291     5.141 r  system_i/axi_gpio_1/U0/gpio_core_1/gpio_io_o[0]_hold_fix/O
                         net (fo=4, routed)           1.421     6.561    system_i/back_skim/inst/gpio_io_o[0]_hold_fix_1_alias
    SLICE_X20Y55         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.799     7.360 r  system_i/back_skim/inst/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.360    system_i/back_skim/inst/counter0_carry_n_0
    SLICE_X20Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.477 r  system_i/back_skim/inst/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.477    system_i/back_skim/inst/counter0_carry__0_n_0
    SLICE_X20Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.594 r  system_i/back_skim/inst/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.594    system_i/back_skim/inst/counter0_carry__1_n_0
    SLICE_X20Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.711 r  system_i/back_skim/inst/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.711    system_i/back_skim/inst/counter0_carry__2_n_0
    SLICE_X20Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.828 r  system_i/back_skim/inst/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.828    system_i/back_skim/inst/counter0_carry__3_n_0
    SLICE_X20Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.945 r  system_i/back_skim/inst/counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.945    system_i/back_skim/inst/counter0_carry__4_n_0
    SLICE_X20Y61         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.184 r  system_i/back_skim/inst/counter0_carry__5/O[2]
                         net (fo=1, routed)           0.420     8.604    system_i/back_skim/inst/counter0[27]
    SLICE_X19Y61         LUT6 (Prop_lut6_I5_O)        0.301     8.905 r  system_i/back_skim/inst/counter[27]_i_1/O
                         net (fo=1, routed)           1.041     9.947    system_i/back_skim/inst/p_0_in[27]
    SLICE_X18Y73         LUT1 (Prop_lut1_I0_O)        0.119    10.066 r  system_i/back_skim/inst/p_0_in[27]_hold_fix/O
                         net (fo=1, routed)           1.026    11.092    system_i/back_skim/inst/p_0_in[27]_hold_fix_1
    SLICE_X19Y61         FDRE                                         r  system_i/back_skim/inst/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=639, routed)         1.487    12.399    system_i/back_skim/inst/clk
    SLICE_X19Y61         FDRE                                         r  system_i/back_skim/inst/counter_reg[27]/C
                         clock pessimism              0.000    12.399    
                         clock uncertainty           -0.125    12.274    
    SLICE_X19Y61         FDRE (Setup_fdre_C_D)       -0.289    11.985    system_i/back_skim/inst/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         11.985    
                         arrival time                         -11.092    
  -------------------------------------------------------------------
                         slack                                  0.893    

Slack (MET) :             0.996ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/forward_skim_1/inst/counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.066ns  (logic 2.931ns (36.340%)  route 5.135ns (63.660%))
  Logic Levels:           11  (CARRY4=8 LUT1=2 LUT6=1)
  Clock Path Skew:        1.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.393ns = ( 12.393 - 8.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1850, routed)        1.663     2.971    system_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X17Y55         FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y55         FDRE (Prop_fdre_C_Q)         0.419     3.390 r  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=2, routed)           1.460     4.850    system_i/axi_gpio_1/U0/gpio_core_1/gpio_io_o[0]
    SLICE_X0Y41          LUT1 (Prop_lut1_I0_O)        0.291     5.141 r  system_i/axi_gpio_1/U0/gpio_core_1/gpio_io_o[0]_hold_fix/O
                         net (fo=4, routed)           1.466     6.607    system_i/forward_skim_1/inst/gpio_io_o[0]_hold_fix_1_alias
    SLICE_X21Y55         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784     7.391 r  system_i/forward_skim_1/inst/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.391    system_i/forward_skim_1/inst/counter0_carry_n_0
    SLICE_X21Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.505 r  system_i/forward_skim_1/inst/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.505    system_i/forward_skim_1/inst/counter0_carry__0_n_0
    SLICE_X21Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.619 r  system_i/forward_skim_1/inst/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.619    system_i/forward_skim_1/inst/counter0_carry__1_n_0
    SLICE_X21Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.733 r  system_i/forward_skim_1/inst/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.733    system_i/forward_skim_1/inst/counter0_carry__2_n_0
    SLICE_X21Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.847 r  system_i/forward_skim_1/inst/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.847    system_i/forward_skim_1/inst/counter0_carry__3_n_0
    SLICE_X21Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.961 r  system_i/forward_skim_1/inst/counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.961    system_i/forward_skim_1/inst/counter0_carry__4_n_0
    SLICE_X21Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.075 r  system_i/forward_skim_1/inst/counter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.075    system_i/forward_skim_1/inst/counter0_carry__5_n_0
    SLICE_X21Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.409 r  system_i/forward_skim_1/inst/counter0_carry__6/O[1]
                         net (fo=1, routed)           0.448     8.857    system_i/forward_skim_1/inst/counter0[30]
    SLICE_X24Y62         LUT6 (Prop_lut6_I5_O)        0.303     9.160 r  system_i/forward_skim_1/inst/counter[30]_i_1/O
                         net (fo=1, routed)           0.837     9.996    system_i/forward_skim_1/inst/p_0_in[30]
    SLICE_X24Y75         LUT1 (Prop_lut1_I0_O)        0.116    10.112 r  system_i/forward_skim_1/inst/p_0_in[30]_hold_fix/O
                         net (fo=1, routed)           0.924    11.037    system_i/forward_skim_1/inst/p_0_in[30]_hold_fix_1
    SLICE_X24Y62         FDRE                                         r  system_i/forward_skim_1/inst/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=639, routed)         1.481    12.393    system_i/forward_skim_1/inst/clk
    SLICE_X24Y62         FDRE                                         r  system_i/forward_skim_1/inst/counter_reg[30]/C
                         clock pessimism              0.000    12.393    
                         clock uncertainty           -0.125    12.268    
    SLICE_X24Y62         FDRE (Setup_fdre_C_D)       -0.235    12.033    system_i/forward_skim_1/inst/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         12.033    
                         arrival time                         -11.037    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             1.035ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/back_skim/inst/counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.998ns  (logic 2.843ns (35.546%)  route 5.155ns (64.454%))
  Logic Levels:           11  (CARRY4=8 LUT1=2 LUT6=1)
  Clock Path Skew:        1.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.398ns = ( 12.398 - 8.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1850, routed)        1.663     2.971    system_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X17Y55         FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y55         FDRE (Prop_fdre_C_Q)         0.419     3.390 r  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=2, routed)           1.460     4.850    system_i/axi_gpio_1/U0/gpio_core_1/gpio_io_o[0]
    SLICE_X0Y41          LUT1 (Prop_lut1_I0_O)        0.291     5.141 r  system_i/axi_gpio_1/U0/gpio_core_1/gpio_io_o[0]_hold_fix/O
                         net (fo=4, routed)           1.421     6.561    system_i/back_skim/inst/gpio_io_o[0]_hold_fix_1_alias
    SLICE_X20Y55         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.799     7.360 r  system_i/back_skim/inst/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.360    system_i/back_skim/inst/counter0_carry_n_0
    SLICE_X20Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.477 r  system_i/back_skim/inst/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.477    system_i/back_skim/inst/counter0_carry__0_n_0
    SLICE_X20Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.594 r  system_i/back_skim/inst/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.594    system_i/back_skim/inst/counter0_carry__1_n_0
    SLICE_X20Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.711 r  system_i/back_skim/inst/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.711    system_i/back_skim/inst/counter0_carry__2_n_0
    SLICE_X20Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.828 r  system_i/back_skim/inst/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.828    system_i/back_skim/inst/counter0_carry__3_n_0
    SLICE_X20Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.945 r  system_i/back_skim/inst/counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.945    system_i/back_skim/inst/counter0_carry__4_n_0
    SLICE_X20Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.062 r  system_i/back_skim/inst/counter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.062    system_i/back_skim/inst/counter0_carry__5_n_0
    SLICE_X20Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.281 r  system_i/back_skim/inst/counter0_carry__6/O[0]
                         net (fo=1, routed)           0.476     8.757    system_i/back_skim/inst/counter0[29]
    SLICE_X19Y62         LUT6 (Prop_lut6_I5_O)        0.295     9.052 r  system_i/back_skim/inst/counter[29]_i_1/O
                         net (fo=1, routed)           0.836     9.888    system_i/back_skim/inst/p_0_in[29]
    SLICE_X18Y75         LUT1 (Prop_lut1_I0_O)        0.118    10.006 r  system_i/back_skim/inst/p_0_in[29]_hold_fix/O
                         net (fo=1, routed)           0.963    10.969    system_i/back_skim/inst/p_0_in[29]_hold_fix_1
    SLICE_X19Y62         FDRE                                         r  system_i/back_skim/inst/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=639, routed)         1.486    12.398    system_i/back_skim/inst/clk
    SLICE_X19Y62         FDRE                                         r  system_i/back_skim/inst/counter_reg[29]/C
                         clock pessimism              0.000    12.398    
                         clock uncertainty           -0.125    12.273    
    SLICE_X19Y62         FDRE (Setup_fdre_C_D)       -0.269    12.004    system_i/back_skim/inst/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         12.004    
                         arrival time                         -10.969    
  -------------------------------------------------------------------
                         slack                                  1.035    

Slack (MET) :             1.069ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/forward_skim_1/inst/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.970ns  (logic 2.491ns (31.253%)  route 5.479ns (68.747%))
  Logic Levels:           7  (CARRY4=4 LUT1=2 LUT6=1)
  Clock Path Skew:        1.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.396ns = ( 12.396 - 8.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1850, routed)        1.663     2.971    system_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X17Y55         FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y55         FDRE (Prop_fdre_C_Q)         0.419     3.390 r  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=2, routed)           1.460     4.850    system_i/axi_gpio_1/U0/gpio_core_1/gpio_io_o[0]
    SLICE_X0Y41          LUT1 (Prop_lut1_I0_O)        0.291     5.141 r  system_i/axi_gpio_1/U0/gpio_core_1/gpio_io_o[0]_hold_fix/O
                         net (fo=4, routed)           1.466     6.607    system_i/forward_skim_1/inst/gpio_io_o[0]_hold_fix_1_alias
    SLICE_X21Y55         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784     7.391 r  system_i/forward_skim_1/inst/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.391    system_i/forward_skim_1/inst/counter0_carry_n_0
    SLICE_X21Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.505 r  system_i/forward_skim_1/inst/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.505    system_i/forward_skim_1/inst/counter0_carry__0_n_0
    SLICE_X21Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.619 r  system_i/forward_skim_1/inst/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.619    system_i/forward_skim_1/inst/counter0_carry__1_n_0
    SLICE_X21Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.932 r  system_i/forward_skim_1/inst/counter0_carry__2/O[3]
                         net (fo=1, routed)           0.316     8.248    system_i/forward_skim_1/inst/counter0[16]
    SLICE_X22Y58         LUT6 (Prop_lut6_I5_O)        0.306     8.554 r  system_i/forward_skim_1/inst/counter[16]_i_1/O
                         net (fo=1, routed)           1.216     9.770    system_i/forward_skim_1/inst/p_0_in[16]
    SLICE_X22Y77         LUT1 (Prop_lut1_I0_O)        0.150     9.920 r  system_i/forward_skim_1/inst/p_0_in[16]_hold_fix/O
                         net (fo=1, routed)           1.022    10.941    system_i/forward_skim_1/inst/p_0_in[16]_hold_fix_1
    SLICE_X22Y58         FDRE                                         r  system_i/forward_skim_1/inst/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=639, routed)         1.484    12.396    system_i/forward_skim_1/inst/clk
    SLICE_X22Y58         FDRE                                         r  system_i/forward_skim_1/inst/counter_reg[16]/C
                         clock pessimism              0.000    12.396    
                         clock uncertainty           -0.125    12.271    
    SLICE_X22Y58         FDRE (Setup_fdre_C_D)       -0.260    12.011    system_i/forward_skim_1/inst/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         12.011    
                         arrival time                         -10.941    
  -------------------------------------------------------------------
                         slack                                  1.069    

Slack (MET) :             1.132ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/back_skim/inst/counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.902ns  (logic 2.833ns (35.852%)  route 5.069ns (64.148%))
  Logic Levels:           10  (CARRY4=7 LUT1=2 LUT6=1)
  Clock Path Skew:        1.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.399ns = ( 12.399 - 8.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1850, routed)        1.663     2.971    system_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X17Y55         FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y55         FDRE (Prop_fdre_C_Q)         0.419     3.390 r  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=2, routed)           1.460     4.850    system_i/axi_gpio_1/U0/gpio_core_1/gpio_io_o[0]
    SLICE_X0Y41          LUT1 (Prop_lut1_I0_O)        0.291     5.141 r  system_i/axi_gpio_1/U0/gpio_core_1/gpio_io_o[0]_hold_fix/O
                         net (fo=4, routed)           1.421     6.561    system_i/back_skim/inst/gpio_io_o[0]_hold_fix_1_alias
    SLICE_X20Y55         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.799     7.360 r  system_i/back_skim/inst/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.360    system_i/back_skim/inst/counter0_carry_n_0
    SLICE_X20Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.477 r  system_i/back_skim/inst/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.477    system_i/back_skim/inst/counter0_carry__0_n_0
    SLICE_X20Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.594 r  system_i/back_skim/inst/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.594    system_i/back_skim/inst/counter0_carry__1_n_0
    SLICE_X20Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.711 r  system_i/back_skim/inst/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.711    system_i/back_skim/inst/counter0_carry__2_n_0
    SLICE_X20Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.828 r  system_i/back_skim/inst/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.828    system_i/back_skim/inst/counter0_carry__3_n_0
    SLICE_X20Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.945 r  system_i/back_skim/inst/counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.945    system_i/back_skim/inst/counter0_carry__4_n_0
    SLICE_X20Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.260 r  system_i/back_skim/inst/counter0_carry__5/O[3]
                         net (fo=1, routed)           0.453     8.713    system_i/back_skim/inst/counter0[28]
    SLICE_X19Y61         LUT6 (Prop_lut6_I5_O)        0.307     9.020 r  system_i/back_skim/inst/counter[28]_i_1/O
                         net (fo=1, routed)           0.772     9.793    system_i/back_skim/inst/p_0_in[28]
    SLICE_X7Y61          LUT1 (Prop_lut1_I0_O)        0.117     9.910 r  system_i/back_skim/inst/p_0_in[28]_hold_fix/O
                         net (fo=1, routed)           0.963    10.873    system_i/back_skim/inst/p_0_in[28]_hold_fix_1
    SLICE_X19Y61         FDRE                                         r  system_i/back_skim/inst/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=639, routed)         1.487    12.399    system_i/back_skim/inst/clk
    SLICE_X19Y61         FDRE                                         r  system_i/back_skim/inst/counter_reg[28]/C
                         clock pessimism              0.000    12.399    
                         clock uncertainty           -0.125    12.274    
    SLICE_X19Y61         FDRE (Setup_fdre_C_D)       -0.269    12.005    system_i/back_skim/inst/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         12.005    
                         arrival time                         -10.873    
  -------------------------------------------------------------------
                         slack                                  1.132    

Slack (MET) :             1.135ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/back_skim/inst/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.901ns  (logic 2.490ns (31.516%)  route 5.411ns (68.484%))
  Logic Levels:           7  (CARRY4=4 LUT1=2 LUT6=1)
  Clock Path Skew:        1.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns = ( 12.401 - 8.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1850, routed)        1.663     2.971    system_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X17Y55         FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y55         FDRE (Prop_fdre_C_Q)         0.419     3.390 r  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=2, routed)           1.460     4.850    system_i/axi_gpio_1/U0/gpio_core_1/gpio_io_o[0]
    SLICE_X0Y41          LUT1 (Prop_lut1_I0_O)        0.291     5.141 r  system_i/axi_gpio_1/U0/gpio_core_1/gpio_io_o[0]_hold_fix/O
                         net (fo=4, routed)           1.421     6.561    system_i/back_skim/inst/gpio_io_o[0]_hold_fix_1_alias
    SLICE_X20Y55         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.799     7.360 r  system_i/back_skim/inst/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.360    system_i/back_skim/inst/counter0_carry_n_0
    SLICE_X20Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.477 r  system_i/back_skim/inst/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.477    system_i/back_skim/inst/counter0_carry__0_n_0
    SLICE_X20Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.594 r  system_i/back_skim/inst/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.594    system_i/back_skim/inst/counter0_carry__1_n_0
    SLICE_X20Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.917 r  system_i/back_skim/inst/counter0_carry__2/O[1]
                         net (fo=1, routed)           0.310     8.227    system_i/back_skim/inst/counter0[14]
    SLICE_X19Y58         LUT6 (Prop_lut6_I5_O)        0.306     8.533 r  system_i/back_skim/inst/counter[14]_i_1/O
                         net (fo=1, routed)           1.033     9.566    system_i/back_skim/inst/p_0_in[14]
    SLICE_X18Y78         LUT1 (Prop_lut1_I0_O)        0.118     9.684 r  system_i/back_skim/inst/p_0_in[14]_hold_fix/O
                         net (fo=1, routed)           1.187    10.872    system_i/back_skim/inst/p_0_in[14]_hold_fix_1
    SLICE_X19Y58         FDRE                                         r  system_i/back_skim/inst/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=639, routed)         1.489    12.401    system_i/back_skim/inst/clk
    SLICE_X19Y58         FDRE                                         r  system_i/back_skim/inst/counter_reg[14]/C
                         clock pessimism              0.000    12.401    
                         clock uncertainty           -0.125    12.276    
    SLICE_X19Y58         FDRE (Setup_fdre_C_D)       -0.269    12.007    system_i/back_skim/inst/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         12.007    
                         arrival time                         -10.872    
  -------------------------------------------------------------------
                         slack                                  1.135    

Slack (MET) :             1.197ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/back_skim/inst/counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.836ns  (logic 2.870ns (36.628%)  route 4.966ns (63.372%))
  Logic Levels:           11  (CARRY4=8 LUT1=2 LUT6=1)
  Clock Path Skew:        1.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.398ns = ( 12.398 - 8.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1850, routed)        1.663     2.971    system_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X17Y55         FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y55         FDRE (Prop_fdre_C_Q)         0.419     3.390 r  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=2, routed)           1.460     4.850    system_i/axi_gpio_1/U0/gpio_core_1/gpio_io_o[0]
    SLICE_X0Y41          LUT1 (Prop_lut1_I0_O)        0.291     5.141 r  system_i/axi_gpio_1/U0/gpio_core_1/gpio_io_o[0]_hold_fix/O
                         net (fo=4, routed)           1.421     6.561    system_i/back_skim/inst/gpio_io_o[0]_hold_fix_1_alias
    SLICE_X20Y55         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.799     7.360 r  system_i/back_skim/inst/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.360    system_i/back_skim/inst/counter0_carry_n_0
    SLICE_X20Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.477 r  system_i/back_skim/inst/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.477    system_i/back_skim/inst/counter0_carry__0_n_0
    SLICE_X20Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.594 r  system_i/back_skim/inst/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.594    system_i/back_skim/inst/counter0_carry__1_n_0
    SLICE_X20Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.711 r  system_i/back_skim/inst/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.711    system_i/back_skim/inst/counter0_carry__2_n_0
    SLICE_X20Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.828 r  system_i/back_skim/inst/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.828    system_i/back_skim/inst/counter0_carry__3_n_0
    SLICE_X20Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.945 r  system_i/back_skim/inst/counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.945    system_i/back_skim/inst/counter0_carry__4_n_0
    SLICE_X20Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.062 r  system_i/back_skim/inst/counter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.062    system_i/back_skim/inst/counter0_carry__5_n_0
    SLICE_X20Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.301 r  system_i/back_skim/inst/counter0_carry__6/O[2]
                         net (fo=1, routed)           0.304     8.605    system_i/back_skim/inst/counter0[31]
    SLICE_X19Y62         LUT6 (Prop_lut6_I5_O)        0.301     8.906 r  system_i/back_skim/inst/counter[31]_i_2/O
                         net (fo=1, routed)           0.904     9.811    system_i/back_skim/inst/p_0_in[31]
    SLICE_X7Y62          LUT1 (Prop_lut1_I0_O)        0.119     9.930 r  system_i/back_skim/inst/p_0_in[31]_hold_fix/O
                         net (fo=1, routed)           0.877    10.807    system_i/back_skim/inst/p_0_in[31]_hold_fix_1
    SLICE_X19Y62         FDRE                                         r  system_i/back_skim/inst/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=639, routed)         1.486    12.398    system_i/back_skim/inst/clk
    SLICE_X19Y62         FDRE                                         r  system_i/back_skim/inst/counter_reg[31]/C
                         clock pessimism              0.000    12.398    
                         clock uncertainty           -0.125    12.273    
    SLICE_X19Y62         FDRE (Setup_fdre_C_D)       -0.269    12.004    system_i/back_skim/inst/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         12.004    
                         arrival time                         -10.807    
  -------------------------------------------------------------------
                         slack                                  1.197    

Slack (MET) :             1.212ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/back_skim/inst/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.811ns  (logic 2.256ns (28.882%)  route 5.555ns (71.118%))
  Logic Levels:           5  (CARRY4=2 LUT1=2 LUT6=1)
  Clock Path Skew:        1.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.402ns = ( 12.402 - 8.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1850, routed)        1.663     2.971    system_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X17Y55         FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y55         FDRE (Prop_fdre_C_Q)         0.419     3.390 r  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=2, routed)           1.460     4.850    system_i/axi_gpio_1/U0/gpio_core_1/gpio_io_o[0]
    SLICE_X0Y41          LUT1 (Prop_lut1_I0_O)        0.291     5.141 r  system_i/axi_gpio_1/U0/gpio_core_1/gpio_io_o[0]_hold_fix/O
                         net (fo=4, routed)           1.421     6.561    system_i/back_skim/inst/gpio_io_o[0]_hold_fix_1_alias
    SLICE_X20Y55         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.799     7.360 r  system_i/back_skim/inst/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.360    system_i/back_skim/inst/counter0_carry_n_0
    SLICE_X20Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.683 r  system_i/back_skim/inst/counter0_carry__0/O[1]
                         net (fo=1, routed)           0.307     7.990    system_i/back_skim/inst/counter0[6]
    SLICE_X19Y56         LUT6 (Prop_lut6_I5_O)        0.306     8.296 r  system_i/back_skim/inst/counter[6]_i_1/O
                         net (fo=1, routed)           1.173     9.469    system_i/back_skim/inst/p_0_in[6]
    SLICE_X18Y76         LUT1 (Prop_lut1_I0_O)        0.118     9.587 r  system_i/back_skim/inst/p_0_in[6]_hold_fix/O
                         net (fo=1, routed)           1.195    10.782    system_i/back_skim/inst/p_0_in[6]_hold_fix_1
    SLICE_X19Y56         FDRE                                         r  system_i/back_skim/inst/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=639, routed)         1.490    12.402    system_i/back_skim/inst/clk
    SLICE_X19Y56         FDRE                                         r  system_i/back_skim/inst/counter_reg[6]/C
                         clock pessimism              0.000    12.402    
                         clock uncertainty           -0.125    12.277    
    SLICE_X19Y56         FDRE (Setup_fdre_C_D)       -0.283    11.994    system_i/back_skim/inst/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         11.994    
                         arrival time                         -10.782    
  -------------------------------------------------------------------
                         slack                                  1.212    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/forward_skim_1/inst/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.382ns  (logic 0.512ns (37.059%)  route 0.870ns (62.941%))
  Logic Levels:           4  (CARRY4=1 LUT1=2 LUT6=1)
  Clock Path Skew:        1.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1850, routed)        0.561     0.902    system_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X17Y55         FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y55         FDRE (Prop_fdre_C_Q)         0.128     1.030 f  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[29]/Q
                         net (fo=2, routed)           0.326     1.355    system_i/axi_gpio_1/U0/gpio_core_1/gpio_io_o[2]
    SLICE_X6Y55          LUT1 (Prop_lut1_I0_O)        0.101     1.456 f  system_i/axi_gpio_1/U0/gpio_core_1/gpio_io_o[2]_hold_fix/O
                         net (fo=4, routed)           0.349     1.805    system_i/forward_skim_1/inst/gpio_io_o[2]_hold_fix_1_alias
    SLICE_X21Y55         LUT1 (Prop_lut1_I0_O)        0.111     1.916 r  system_i/forward_skim_1/inst/counter0_carry_i_3/O
                         net (fo=1, routed)           0.000     1.916    system_i/forward_skim_1/inst/counter0_carry_i_3_n_0
    SLICE_X21Y55         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.981 r  system_i/forward_skim_1/inst/counter0_carry/O[1]
                         net (fo=1, routed)           0.195     2.176    system_i/forward_skim_1/inst/counter0[2]
    SLICE_X25Y56         LUT6 (Prop_lut6_I5_O)        0.107     2.283 r  system_i/forward_skim_1/inst/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.283    system_i/forward_skim_1/inst/p_0_in[2]
    SLICE_X25Y56         FDRE                                         r  system_i/forward_skim_1/inst/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=639, routed)         0.827     1.973    system_i/forward_skim_1/inst/clk
    SLICE_X25Y56         FDRE                                         r  system_i/forward_skim_1/inst/counter_reg[2]/C
                         clock pessimism              0.000     1.973    
                         clock uncertainty            0.125     2.098    
    SLICE_X25Y56         FDRE (Hold_fdre_C_D)         0.092     2.190    system_i/forward_skim_1/inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.190    
                         arrival time                           2.283    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/forward_skim_1/inst/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.457ns  (logic 0.549ns (37.668%)  route 0.908ns (62.332%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT6=1)
  Clock Path Skew:        1.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1850, routed)        0.561     0.902    system_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X17Y55         FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y55         FDRE (Prop_fdre_C_Q)         0.128     1.030 r  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[29]/Q
                         net (fo=2, routed)           0.326     1.355    system_i/axi_gpio_1/U0/gpio_core_1/gpio_io_o[2]
    SLICE_X6Y55          LUT1 (Prop_lut1_I0_O)        0.101     1.456 r  system_i/axi_gpio_1/U0/gpio_core_1/gpio_io_o[2]_hold_fix/O
                         net (fo=4, routed)           0.366     1.822    system_i/forward_skim_1/inst/gpio_io_o[2]_hold_fix_1_alias
    SLICE_X21Y55         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.212     2.034 r  system_i/forward_skim_1/inst/counter0_carry/O[2]
                         net (fo=1, routed)           0.217     2.251    system_i/forward_skim_1/inst/counter0[3]
    SLICE_X25Y56         LUT6 (Prop_lut6_I5_O)        0.108     2.359 r  system_i/forward_skim_1/inst/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     2.359    system_i/forward_skim_1/inst/p_0_in[3]
    SLICE_X25Y56         FDRE                                         r  system_i/forward_skim_1/inst/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=639, routed)         0.827     1.973    system_i/forward_skim_1/inst/clk
    SLICE_X25Y56         FDRE                                         r  system_i/forward_skim_1/inst/counter_reg[3]/C
                         clock pessimism              0.000     1.973    
                         clock uncertainty            0.125     2.098    
    SLICE_X25Y56         FDRE (Hold_fdre_C_D)         0.092     2.190    system_i/forward_skim_1/inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.190    
                         arrival time                           2.359    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[24]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/back_skim/inst/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.473ns  (logic 0.585ns (39.712%)  route 0.888ns (60.288%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT6=1)
  Clock Path Skew:        1.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1850, routed)        0.561     0.902    system_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X17Y55         FDSE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y55         FDSE (Prop_fdse_C_Q)         0.128     1.030 r  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[24]/Q
                         net (fo=2, routed)           0.326     1.356    system_i/axi_gpio_1/U0/gpio_core_1/gpio_io_o[7]
    SLICE_X17Y68         LUT1 (Prop_lut1_I0_O)        0.102     1.458 r  system_i/axi_gpio_1/U0/gpio_core_1/gpio_io_o[7]_hold_fix/O
                         net (fo=4, routed)           0.323     1.780    system_i/back_skim/inst/gpio_io_o[7]_hold_fix_1_alias
    SLICE_X20Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.181     1.961 r  system_i/back_skim/inst/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.961    system_i/back_skim/inst/counter0_carry__0_n_0
    SLICE_X20Y57         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.027 r  system_i/back_skim/inst/counter0_carry__1/O[2]
                         net (fo=1, routed)           0.239     2.267    system_i/back_skim/inst/counter0[11]
    SLICE_X17Y58         LUT6 (Prop_lut6_I5_O)        0.108     2.375 r  system_i/back_skim/inst/counter[11]_i_1/O
                         net (fo=1, routed)           0.000     2.375    system_i/back_skim/inst/p_0_in[11]
    SLICE_X17Y58         FDRE                                         r  system_i/back_skim/inst/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=639, routed)         0.829     1.975    system_i/back_skim/inst/clk
    SLICE_X17Y58         FDRE                                         r  system_i/back_skim/inst/counter_reg[11]/C
                         clock pessimism              0.000     1.975    
                         clock uncertainty            0.125     2.100    
    SLICE_X17Y58         FDRE (Hold_fdre_C_D)         0.091     2.191    system_i/back_skim/inst/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.191    
                         arrival time                           2.375    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/forward_skim_1/inst/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.517ns  (logic 0.682ns (44.950%)  route 0.835ns (55.050%))
  Logic Levels:           5  (CARRY4=2 LUT1=2 LUT6=1)
  Clock Path Skew:        1.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1850, routed)        0.558     0.899    system_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X16Y62         FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y62         FDRE (Prop_fdre_C_Q)         0.148     1.047 f  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[7]/Q
                         net (fo=2, routed)           0.317     1.364    system_i/axi_gpio_1/U0/gpio_core_1/gpio_io_o[24]
    SLICE_X6Y60          LUT1 (Prop_lut1_I0_O)        0.102     1.466 f  system_i/axi_gpio_1/U0/gpio_core_1/gpio_io_o[24]_hold_fix/O
                         net (fo=4, routed)           0.353     1.819    system_i/forward_skim_1/inst/gpio_io_o[24]_hold_fix_1_alias
    SLICE_X21Y60         LUT1 (Prop_lut1_I0_O)        0.119     1.938 r  system_i/forward_skim_1/inst/counter0_carry__4_i_1/O
                         net (fo=1, routed)           0.000     1.938    system_i/forward_skim_1/inst/counter0_carry__4_i_1_n_0
    SLICE_X21Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     2.053 r  system_i/forward_skim_1/inst/counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.053    system_i/forward_skim_1/inst/counter0_carry__4_n_0
    SLICE_X21Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.091     2.144 r  system_i/forward_skim_1/inst/counter0_carry__5/O[1]
                         net (fo=1, routed)           0.165     2.309    system_i/forward_skim_1/inst/counter0[26]
    SLICE_X22Y61         LUT6 (Prop_lut6_I5_O)        0.107     2.416 r  system_i/forward_skim_1/inst/counter[26]_i_1/O
                         net (fo=1, routed)           0.000     2.416    system_i/forward_skim_1/inst/p_0_in[26]
    SLICE_X22Y61         FDRE                                         r  system_i/forward_skim_1/inst/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=639, routed)         0.825     1.971    system_i/forward_skim_1/inst/clk
    SLICE_X22Y61         FDRE                                         r  system_i/forward_skim_1/inst/counter_reg[26]/C
                         clock pessimism              0.000     1.971    
                         clock uncertainty            0.125     2.096    
    SLICE_X22Y61         FDRE (Hold_fdre_C_D)         0.092     2.188    system_i/forward_skim_1/inst/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.188    
                         arrival time                           2.416    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/back_skim/inst/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.528ns  (logic 0.520ns (34.022%)  route 1.008ns (65.978%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT6=1)
  Clock Path Skew:        1.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1850, routed)        0.560     0.901    system_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X16Y58         FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y58         FDRE (Prop_fdre_C_Q)         0.164     1.065 r  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[12]/Q
                         net (fo=2, routed)           0.430     1.494    system_i/axi_gpio_1/U0/gpio_core_1/gpio_io_o[19]
    SLICE_X17Y77         LUT1 (Prop_lut1_I0_O)        0.049     1.543 r  system_i/axi_gpio_1/U0/gpio_core_1/gpio_io_o[19]_hold_fix/O
                         net (fo=4, routed)           0.371     1.915    system_i/back_skim/inst/gpio_io_o[19]_hold_fix_1_alias
    SLICE_X20Y59         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.196     2.111 r  system_i/back_skim/inst/counter0_carry__3/O[3]
                         net (fo=1, routed)           0.207     2.318    system_i/back_skim/inst/counter0[20]
    SLICE_X19Y59         LUT6 (Prop_lut6_I5_O)        0.111     2.429 r  system_i/back_skim/inst/counter[20]_i_1/O
                         net (fo=1, routed)           0.000     2.429    system_i/back_skim/inst/p_0_in[20]
    SLICE_X19Y59         FDRE                                         r  system_i/back_skim/inst/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=639, routed)         0.829     1.975    system_i/back_skim/inst/clk
    SLICE_X19Y59         FDRE                                         r  system_i/back_skim/inst/counter_reg[20]/C
                         clock pessimism              0.000     1.975    
                         clock uncertainty            0.125     2.100    
    SLICE_X19Y59         FDRE (Hold_fdre_C_D)         0.092     2.192    system_i/back_skim/inst/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.192    
                         arrival time                           2.429    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/back_skim/inst/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.558ns  (logic 0.511ns (32.799%)  route 1.047ns (67.201%))
  Logic Levels:           4  (CARRY4=1 LUT1=2 LUT6=1)
  Clock Path Skew:        1.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1850, routed)        0.561     0.902    system_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X17Y55         FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y55         FDRE (Prop_fdre_C_Q)         0.128     1.030 f  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/Q
                         net (fo=2, routed)           0.406     1.436    system_i/axi_gpio_1/U0/gpio_core_1/gpio_io_o[1]
    SLICE_X17Y74         LUT1 (Prop_lut1_I0_O)        0.101     1.537 f  system_i/axi_gpio_1/U0/gpio_core_1/gpio_io_o[1]_hold_fix/O
                         net (fo=4, routed)           0.466     2.003    system_i/back_skim/inst/gpio_io_o[1]_hold_fix_1_alias
    SLICE_X20Y55         LUT1 (Prop_lut1_I0_O)        0.107     2.110 r  system_i/back_skim/inst/counter0_carry_i_4/O
                         net (fo=1, routed)           0.000     2.110    system_i/back_skim/inst/counter0_carry_i_4_n_0
    SLICE_X20Y55         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.180 r  system_i/back_skim/inst/counter0_carry/O[0]
                         net (fo=1, routed)           0.175     2.355    system_i/back_skim/inst/counter0[1]
    SLICE_X19Y55         LUT6 (Prop_lut6_I5_O)        0.105     2.460 r  system_i/back_skim/inst/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.460    system_i/back_skim/inst/p_0_in[1]
    SLICE_X19Y55         FDRE                                         r  system_i/back_skim/inst/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=639, routed)         0.830     1.976    system_i/back_skim/inst/clk
    SLICE_X19Y55         FDRE                                         r  system_i/back_skim/inst/counter_reg[1]/C
                         clock pessimism              0.000     1.976    
                         clock uncertainty            0.125     2.101    
    SLICE_X19Y55         FDRE (Hold_fdre_C_D)         0.091     2.192    system_i/back_skim/inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.192    
                         arrival time                           2.460    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/forward_skim_1/inst/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.560ns  (logic 0.513ns (32.893%)  route 1.047ns (67.107%))
  Logic Levels:           4  (CARRY4=1 LUT1=2 LUT6=1)
  Clock Path Skew:        1.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1850, routed)        0.561     0.902    system_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X17Y55         FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y55         FDRE (Prop_fdre_C_Q)         0.128     1.030 f  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/Q
                         net (fo=2, routed)           0.406     1.436    system_i/axi_gpio_1/U0/gpio_core_1/gpio_io_o[1]
    SLICE_X17Y74         LUT1 (Prop_lut1_I0_O)        0.101     1.537 f  system_i/axi_gpio_1/U0/gpio_core_1/gpio_io_o[1]_hold_fix/O
                         net (fo=4, routed)           0.479     2.016    system_i/forward_skim_1/inst/gpio_io_o[1]_hold_fix_1_alias
    SLICE_X21Y55         LUT1 (Prop_lut1_I0_O)        0.107     2.123 r  system_i/forward_skim_1/inst/counter0_carry_i_4/O
                         net (fo=1, routed)           0.000     2.123    system_i/forward_skim_1/inst/counter0_carry_i_4_n_0
    SLICE_X21Y55         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.193 r  system_i/forward_skim_1/inst/counter0_carry/O[0]
                         net (fo=1, routed)           0.161     2.354    system_i/forward_skim_1/inst/counter0[1]
    SLICE_X25Y56         LUT6 (Prop_lut6_I5_O)        0.107     2.461 r  system_i/forward_skim_1/inst/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.461    system_i/forward_skim_1/inst/p_0_in[1]
    SLICE_X25Y56         FDRE                                         r  system_i/forward_skim_1/inst/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=639, routed)         0.827     1.973    system_i/forward_skim_1/inst/clk
    SLICE_X25Y56         FDRE                                         r  system_i/forward_skim_1/inst/counter_reg[1]/C
                         clock pessimism              0.000     1.973    
                         clock uncertainty            0.125     2.098    
    SLICE_X25Y56         FDRE (Hold_fdre_C_D)         0.091     2.189    system_i/forward_skim_1/inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.189    
                         arrival time                           2.461    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/low_threshold_0/inst/vgl_reg/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.575ns  (logic 0.540ns (34.276%)  route 1.035ns (65.724%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT4=1)
  Clock Path Skew:        1.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1850, routed)        0.561     0.902    system_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X16Y54         FDRE                                         r  system_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y54         FDRE (Prop_fdre_C_Q)         0.148     1.050 f  system_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/Q
                         net (fo=2, routed)           0.494     1.543    system_i/axi_gpio_2/U0/gpio_core_1/gpio_io_o[2]
    SLICE_X15Y67         LUT1 (Prop_lut1_I0_O)        0.102     1.645 f  system_i/axi_gpio_2/U0/gpio_core_1/gpio_io_o[2]_hold_fix/O
                         net (fo=2, routed)           0.542     2.187    system_i/low_threshold_0/inst/gpio_io_o[2]_hold_fix_1_alias
    SLICE_X14Y52         LUT4 (Prop_lut4_I1_O)        0.107     2.294 r  system_i/low_threshold_0/inst/vgl0_carry_i_3/O
                         net (fo=1, routed)           0.000     2.294    system_i/low_threshold_0/inst/vgl0_carry_i_3_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.119     2.413 r  system_i/low_threshold_0/inst/vgl0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.413    system_i/low_threshold_0/inst/vgl0_carry_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.064     2.477 r  system_i/low_threshold_0/inst/vgl0_carry__0/CO[2]
                         net (fo=2, routed)           0.000     2.477    system_i/low_threshold_0/inst/p_1_in
    SLICE_X14Y53         FDRE                                         r  system_i/low_threshold_0/inst/vgl_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=639, routed)         0.830     1.976    system_i/low_threshold_0/inst/adc_clk
    SLICE_X14Y53         FDRE                                         r  system_i/low_threshold_0/inst/vgl_reg/C
                         clock pessimism              0.000     1.976    
                         clock uncertainty            0.125     2.101    
    SLICE_X14Y53         FDRE (Hold_fdre_C_D)         0.091     2.192    system_i/low_threshold_0/inst/vgl_reg
  -------------------------------------------------------------------
                         required time                         -2.192    
                         arrival time                           2.477    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/back_skim/inst/counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.584ns  (logic 0.429ns (27.088%)  route 1.155ns (72.912%))
  Logic Levels:           4  (CARRY4=1 LUT1=2 LUT6=1)
  Clock Path Skew:        1.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1850, routed)        0.558     0.899    system_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X16Y62         FDSE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y62         FDSE (Prop_fdse_C_Q)         0.164     1.063 f  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/Q
                         net (fo=2, routed)           0.477     1.540    system_i/axi_gpio_1/U0/gpio_core_1/gpio_io_o[21]
    SLICE_X7Y60          LUT1 (Prop_lut1_I0_O)        0.045     1.585 f  system_i/axi_gpio_1/U0/gpio_core_1/gpio_io_o[21]_hold_fix/O
                         net (fo=4, routed)           0.392     1.976    system_i/back_skim/inst/gpio_io_o[21]_hold_fix_1_alias
    SLICE_X20Y60         LUT1 (Prop_lut1_I0_O)        0.045     2.021 r  system_i/back_skim/inst/counter0_carry__4_i_4/O
                         net (fo=1, routed)           0.000     2.021    system_i/back_skim/inst/counter0_carry__4_i_4_n_0
    SLICE_X20Y60         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.091 r  system_i/back_skim/inst/counter0_carry__4/O[0]
                         net (fo=1, routed)           0.286     2.377    system_i/back_skim/inst/counter0[21]
    SLICE_X19Y60         LUT6 (Prop_lut6_I5_O)        0.105     2.482 r  system_i/back_skim/inst/counter[21]_i_1/O
                         net (fo=1, routed)           0.000     2.482    system_i/back_skim/inst/p_0_in[21]
    SLICE_X19Y60         FDRE                                         r  system_i/back_skim/inst/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=639, routed)         0.828     1.974    system_i/back_skim/inst/clk
    SLICE_X19Y60         FDRE                                         r  system_i/back_skim/inst/counter_reg[21]/C
                         clock pessimism              0.000     1.974    
                         clock uncertainty            0.125     2.099    
    SLICE_X19Y60         FDRE (Hold_fdre_C_D)         0.091     2.190    system_i/back_skim/inst/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.190    
                         arrival time                           2.482    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/high_threshold_0/inst/vlh_reg/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.584ns  (logic 0.465ns (29.348%)  route 1.119ns (70.652%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT4=1)
  Clock Path Skew:        1.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1850, routed)        0.563     0.904    system_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X13Y58         FDSE                                         r  system_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y58         FDSE (Prop_fdse_C_Q)         0.128     1.032 r  system_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]/Q
                         net (fo=2, routed)           0.545     1.576    system_i/axi_gpio_2/U0/gpio_core_1/gpio_io_o[24]
    SLICE_X13Y70         LUT1 (Prop_lut1_I0_O)        0.099     1.675 r  system_i/axi_gpio_2/U0/gpio_core_1/gpio_io_o[24]_hold_fix/O
                         net (fo=2, routed)           0.575     2.250    system_i/high_threshold_0/inst/gpio_io_o[24]_hold_fix_1_alias
    SLICE_X14Y55         LUT4 (Prop_lut4_I0_O)        0.106     2.356 r  system_i/high_threshold_0/inst/vlh0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     2.356    system_i/high_threshold_0/inst/vlh0_carry__0_i_3_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.132     2.488 r  system_i/high_threshold_0/inst/vlh0_carry__0/CO[2]
                         net (fo=2, routed)           0.000     2.488    system_i/high_threshold_0/inst/p_1_in
    SLICE_X14Y55         FDRE                                         r  system_i/high_threshold_0/inst/vlh_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=639, routed)         0.830     1.976    system_i/high_threshold_0/inst/adc_clk
    SLICE_X14Y55         FDRE                                         r  system_i/high_threshold_0/inst/vlh_reg/C
                         clock pessimism              0.000     1.976    
                         clock uncertainty            0.125     2.101    
    SLICE_X14Y55         FDRE (Hold_fdre_C_D)         0.091     2.192    system_i/high_threshold_0/inst/vlh_reg
  -------------------------------------------------------------------
                         required time                         -2.192    
                         arrival time                           2.488    
  -------------------------------------------------------------------
                         slack                                  0.296    





