

================================================================
== Vivado HLS Report for 'MPI_Recv'
================================================================
* Date:           Wed Mar 14 18:12:19 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        jacobi
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku115-flva1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      3.66|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|   3 ~ 4  |          -|          -|     ?|    no    |
        |- Loop 2     |    ?|    ?|         2|          -|          -|     ?|    no    |
        |- Loop 3     |    ?|    ?|         1|          -|          -|     ?|    no    |
        |- Loop 4     |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 4.1  |    ?|    ?|         1|          -|          -|     ?|    no    |
        | + Loop 4.2  |    2|    2|         1|          -|          -|     2|    no    |
        | + Loop 4.3  |    ?|    ?|         1|          -|          -|     ?|    no    |
        | + Loop 4.4  |    ?|    ?|   3 ~ 7  |          -|          -|     ?|    no    |
        | + Loop 4.5  |    ?|    ?|   3 ~ 7  |          -|          -|     ?|    no    |
        | + Loop 4.6  |    ?|    ?|   3 ~ 7  |          -|          -|     ?|    no    |
        | + Loop 4.7  |    ?|    ?|   3 ~ 7  |          -|          -|     ?|    no    |
        |- Loop 5     |    ?|    ?|         1|          -|          -|     ?|    no    |
        |- Loop 6     |    ?|    ?|         1|          -|          -|     ?|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+--------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT  |
+---------------------+---------+-------+---------+--------+
|DSP                  |        -|      -|        -|       -|
|Expression           |        -|      -|     2213|    1795|
|FIFO                 |        -|      -|        -|       -|
|Instance             |        -|      -|      394|     238|
|Memory               |        -|      -|        -|       -|
|Multiplexer          |        -|      -|        -|    1248|
|Register             |        -|      -|     1419|       -|
+---------------------+---------+-------+---------+--------+
|Total                |        0|      0|     4026|    3281|
+---------------------+---------+-------+---------+--------+
|Available SLR        |     2160|   2760|   663360|  331680|
+---------------------+---------+-------+---------+--------+
|Utilization SLR (%)  |        0|      0|    ~0   |   ~0   |
+---------------------+---------+-------+---------+--------+
|Available            |     4320|   5520|  1326720|  663360|
+---------------------+---------+-------+---------+--------+
|Utilization (%)      |        0|      0|    ~0   |   ~0   |
+---------------------+---------+-------+---------+--------+

+ Detail: 
    * Instance: 
    +----------------------------+----------------------+---------+-------+-----+-----+
    |          Instance          |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +----------------------------+----------------------+---------+-------+-----+-----+
    |jacobi_srem_32ns_kbM_x_U92  |jacobi_srem_32ns_kbM  |        0|      0|  394|  238|
    +----------------------------+----------------------+---------+-------+-----+-----+
    |Total                       |                      |        0|      0|  394|  238|
    +----------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+-----+-----+------------+------------+
    |          Variable Name          | Operation| DSP48E|  FF | LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+-----+-----+------------+------------+
    |grp_fu_1170_p2                   |     +    |      0|  101|   38|          32|           2|
    |i_27_fu_1807_p2                  |     +    |      0|   98|   37|          31|           1|
    |i_28_fu_1684_p2                  |     +    |      0|   98|   37|          31|           1|
    |i_29_fu_1643_p2                  |     +    |      0|   98|   37|          31|           1|
    |i_35_fu_2150_p2                  |     +    |      0|   98|   37|          31|           1|
    |i_37_fu_1847_p2                  |     +    |      0|   98|   37|          31|           1|
    |i_38_fu_2096_p2                  |     +    |      0|  101|   38|          32|           1|
    |j_13_fu_2208_p2                  |     +    |      0|  101|   38|          32|           1|
    |j_14_fu_1932_p2                  |     +    |      0|   11|    8|           2|           1|
    |seq_num_fu_1557_p2               |     +    |      0|  101|   38|          32|           1|
    |tmp_243_fu_1427_p2               |     +    |      0|  101|   38|           3|          32|
    |tmp_251_fu_1443_p2               |     +    |      0|  197|   70|          64|           1|
    |tmp_253_fu_2191_p2               |     +    |      0|  101|   38|          32|           2|
    |tmp_267_fu_1938_p2               |     +    |      0|  101|   38|          32|          32|
    |tmp_281_fu_1867_p2               |     +    |      0|  101|   38|          32|           1|
    |tmp_288_fu_1827_p2               |     +    |      0|  101|   38|          32|           1|
    |tmp_292_fu_1705_p2               |     +    |      0|  101|   38|          32|           1|
    |tmp_300_fu_1663_p2               |     +    |      0|  101|   38|          32|           1|
    |tmp_356_fu_1991_p2               |     -    |      0|   26|   13|           7|           7|
    |tmp_358_fu_2003_p2               |     -    |      0|   26|   13|           7|           7|
    |tmp_362_fu_2032_p2               |     -    |      0|   26|   13|           6|           7|
    |ap_block_state39                 |    and   |      0|    0|    2|           1|           1|
    |ap_block_state40                 |    and   |      0|    0|    2|           1|           1|
    |ap_block_state68                 |    and   |      0|    0|    2|           1|           1|
    |ap_block_state75                 |    and   |      0|    0|    2|           1|           1|
    |ap_condition_603                 |    and   |      0|    0|    2|           1|           1|
    |ap_condition_754                 |    and   |      0|    0|    2|           1|           1|
    |ap_predicate_op126_read_state2   |    and   |      0|    0|    2|           1|           1|
    |ap_predicate_op147_write_state2  |    and   |      0|    0|    2|           1|           1|
    |ap_predicate_op200_read_state39  |    and   |      0|    0|    2|           1|           1|
    |ap_predicate_op98_write_state1   |    and   |      0|    0|    2|           1|           1|
    |demorgan_fu_1505_p2              |    and   |      0|    0|    2|           1|           1|
    |or_cond1_fu_2300_p2              |    and   |      0|    0|    2|           1|           1|
    |p_Result_s_200_fu_2058_p2        |    and   |      0|    0|   64|          64|          64|
    |exitcond_fu_1926_p2              |   icmp   |      0|    0|    1|           2|           3|
    |grp_fu_1273_p2                   |   icmp   |      0|    0|    4|           8|           1|
    |grp_fu_1279_p2                   |   icmp   |      0|    0|    4|           8|           1|
    |icmp_fu_1415_p2                  |   icmp   |      0|    0|   16|          31|           1|
    |tmp_13_fu_2288_p2                |   icmp   |      0|    0|    4|           8|           1|
    |tmp_238_fu_2144_p2               |   icmp   |      0|    0|   16|          32|          32|
    |tmp_244_fu_1433_p2               |   icmp   |      0|    0|   16|          32|           1|
    |tmp_245_fu_2161_p2               |   icmp   |      0|    0|    8|          16|           1|
    |tmp_248_fu_2167_p2               |   icmp   |      0|    0|    4|           8|           1|
    |tmp_250_fu_1475_p2               |   icmp   |      0|    0|    2|           4|           1|
    |tmp_252_fu_1455_p2               |   icmp   |      0|    0|   32|          64|          29|
    |tmp_256_fu_1499_p2               |   icmp   |      0|    0|   17|          33|          33|
    |tmp_257_fu_2203_p2               |   icmp   |      0|    0|   16|          32|          32|
    |tmp_259_fu_2294_p2               |   icmp   |      0|    0|    4|           8|           1|
    |tmp_263_fu_1551_p2               |   icmp   |      0|    0|    5|          10|           1|
    |tmp_266_fu_1579_p2               |   icmp   |      0|    0|    2|           4|           1|
    |tmp_268_fu_1943_p2               |   icmp   |      0|    0|   16|          32|           1|
    |tmp_271_fu_1594_p2               |   icmp   |      0|    0|    2|           4|           1|
    |tmp_272_fu_1267_p2               |   icmp   |      0|    0|    4|           8|           1|
    |tmp_273_fu_1600_p2               |   icmp   |      0|    0|    2|           4|           1|
    |tmp_275_fu_1261_p2               |   icmp   |      0|    0|    4|           8|           1|
    |tmp_276_fu_1842_p2               |   icmp   |      0|    0|   16|          32|          32|
    |tmp_279_fu_1900_p2               |   icmp   |      0|    0|    4|           8|           8|
    |tmp_282_fu_1802_p2               |   icmp   |      0|    0|   16|          32|          32|
    |tmp_283_fu_1678_p2               |   icmp   |      0|    0|   16|          32|          32|
    |tmp_284_fu_1905_p2               |   icmp   |      0|    0|    8|          16|          16|
    |tmp_286_fu_1878_p2               |   icmp   |      0|    0|    4|           8|           8|
    |tmp_290_fu_1776_p2               |   icmp   |      0|    0|    4|           8|           8|
    |tmp_293_fu_1638_p2               |   icmp   |      0|    0|   16|          32|          32|
    |tmp_295_fu_1883_p2               |   icmp   |      0|    0|    8|          16|          16|
    |tmp_296_fu_1781_p2               |   icmp   |      0|    0|    8|          16|          16|
    |tmp_298_fu_1717_p2               |   icmp   |      0|    0|    4|           8|           8|
    |tmp_301_fu_1910_p2               |   icmp   |      0|    0|   16|          32|          32|
    |tmp_303_fu_1722_p2               |   icmp   |      0|    0|    8|          16|          16|
    |tmp_304_fu_1916_p2               |   icmp   |      0|    0|    4|           8|           8|
    |tmp_305_fu_1888_p2               |   icmp   |      0|    0|   16|          32|          32|
    |tmp_306_fu_1786_p2               |   icmp   |      0|    0|   16|          32|          32|
    |tmp_307_fu_1727_p2               |   icmp   |      0|    0|    4|           8|           1|
    |tmp_308_fu_1763_p2               |   icmp   |      0|    0|    2|           4|           4|
    |tmp_309_fu_1792_p2               |   icmp   |      0|    0|    4|           8|           8|
    |tmp_310_fu_1733_p2               |   icmp   |      0|    0|   16|          32|          32|
    |tmp_311_fu_1757_p2               |   icmp   |      0|    0|    2|           4|           4|
    |tmp_312_fu_1751_p2               |   icmp   |      0|    0|    2|           4|           4|
    |tmp_313_fu_1739_p2               |   icmp   |      0|    0|    4|           8|           8|
    |tmp_314_fu_1745_p2               |   icmp   |      0|    0|    2|           4|           4|
    |tmp_352_fu_1967_p2               |   icmp   |      0|    0|    3|           6|           6|
    |tmp_s_fu_1894_p2                 |   icmp   |      0|    0|    4|           8|           8|
    |tmp_365_fu_2046_p2               |   lshr   |      0|  163|  182|          64|          64|
    |tmp_366_fu_2052_p2               |   lshr   |      0|  163|  182|           2|          64|
    |Hi_assign_fu_1961_p2             |    or    |      0|    0|    6|           6|           5|
    |ap_block_state1                  |    or    |      0|    0|    2|           1|           1|
    |ap_block_state2                  |    or    |      0|    0|    2|           1|           1|
    |ap_block_state66                 |    or    |      0|    0|    2|           1|           1|
    |ap_block_state67                 |    or    |      0|    0|    2|           1|           1|
    |tmp_12_fu_2282_p2                |    or    |      0|    0|    8|           8|           8|
    |write_flag_2_fu_2072_p2          |    or    |      0|    0|    2|           1|           1|
    |buf_0_2_fu_2078_p3               |  select  |      0|    0|   32|           1|          32|
    |mrv_sel_fu_1769_p3               |  select  |      0|    0|   32|           1|          32|
    |p_s_fu_1563_p3                   |  select  |      0|    0|   32|           1|          32|
    |seq_num_2_fu_1570_p3             |  select  |      0|    0|   32|           1|          32|
    |tmp_359_fu_2009_p3               |  select  |      0|    0|    7|           1|           7|
    |tmp_360_fu_2017_p3               |  select  |      0|    0|   64|           1|          64|
    |tmp_361_fu_2024_p3               |  select  |      0|    0|    7|           1|           7|
    |tmp_357_fu_1997_p2               |    xor   |      0|    0|    7|           7|           6|
    +---------------------------------+----------+-------+-----+-----+------------+------------+
    |Total                            |          |      0| 2213| 1795|        1509|        1089|
    +---------------------------------+----------+-------+-----+-----+------------+------------+

    * Multiplexer: 
    +--------------------------------+-----+-----------+-----+-----------+
    |              Name              | LUT | Input Size| Bits| Total Bits|
    +--------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                       |  361|         76|    1|         76|
    |ap_return                       |    9|          2|   32|         64|
    |buf_0_4_phi_fu_1018_p22         |    9|          2|   32|         64|
    |clr2snd_error_o                 |    9|          2|    1|          2|
    |envlp_DEST_V_o                  |   13|          3|   16|         48|
    |envlp_MSG_SIZE_V_o              |   13|          3|   32|         96|
    |envlp_SRC_V_o                   |   13|          3|    8|         24|
    |error_MSG_SIZE_V_fu_244         |   13|          3|   32|         96|
    |float_clr2snd_array_1_address0  |   13|          3|    9|         27|
    |float_clr2snd_array_3_address0  |   13|          3|    9|         27|
    |float_clr2snd_array_4_address0  |   13|          3|    9|         27|
    |float_clr2snd_array_5_address0  |   13|          3|    9|         27|
    |float_clr2snd_array_7_address0  |   13|          3|    9|         27|
    |float_clr2snd_array_s_address0  |   13|          3|    9|         27|
    |float_clr_num_o                 |    9|          2|   32|         64|
    |float_req_num_o                 |   13|          3|   32|         96|
    |float_request_array_1_address0  |   33|          6|    9|         54|
    |float_request_array_1_d0        |   13|          3|   16|         48|
    |float_request_array_3_address0  |   33|          6|    9|         54|
    |float_request_array_3_d0        |   13|          3|   32|         96|
    |float_request_array_4_address0  |   33|          6|    9|         54|
    |float_request_array_4_d0        |   13|          3|    8|         24|
    |float_request_array_5_address0  |   33|          6|    9|         54|
    |float_request_array_5_d0        |   13|          3|    8|         24|
    |float_request_array_6_address0  |   13|          3|    9|         27|
    |float_request_array_7_address0  |   25|          5|    9|         45|
    |float_request_array_7_d0        |   13|          3|    4|         12|
    |float_request_array_s_address0  |   25|          5|    9|         45|
    |float_request_array_s_d0        |   13|          3|    8|         24|
    |grp_fu_1170_p0                  |   13|          3|   32|         96|
    |i11_reg_971                     |    9|          2|   31|         62|
    |i12_reg_960                     |    9|          2|   31|         62|
    |i3_4_reg_1079                   |    9|          2|   32|         64|
    |i3_reg_918                      |    9|          2|   32|         64|
    |i8_reg_1057                     |    9|          2|   31|         62|
    |i9_reg_1046                     |    9|          2|   31|         62|
    |int_clr2snd_array_DA_address0   |   13|          3|    9|         27|
    |int_clr2snd_array_DE_address0   |   13|          3|    9|         27|
    |int_clr2snd_array_MS_address0   |   13|          3|    9|         27|
    |int_clr2snd_array_PK_address0   |   13|          3|    9|         27|
    |int_clr2snd_array_SR_address0   |   13|          3|    9|         27|
    |int_clr2snd_array_TA_address0   |   13|          3|    9|         27|
    |int_clr_num_o                   |    9|          2|   32|         64|
    |int_req_num_o                   |    9|          2|   32|         64|
    |int_request_array_DA_address0   |   13|          3|    9|         27|
    |int_request_array_DE_address0   |   13|          3|    9|         27|
    |int_request_array_MS_address0   |   13|          3|    9|         27|
    |int_request_array_PK_address0   |   13|          3|    9|         27|
    |int_request_array_SR_address0   |   13|          3|    9|         27|
    |int_request_array_TA_address0   |   13|          3|    9|         27|
    |j10_reg_1130                    |    9|          2|   32|         64|
    |j7_reg_1068                     |    9|          2|    2|          4|
    |j_reg_1119                      |    9|          2|   31|         62|
    |last_V_fu_240                   |   13|          3|    1|          3|
    |p_0610_1_reg_1101               |    9|          2|    1|          2|
    |p_0610_2_reg_930                |    9|          2|    1|          2|
    |p_0610_3_phi_fu_942_p4          |    9|          2|    1|          2|
    |p_0610_3_reg_939                |    9|          2|    1|          2|
    |p_0610_4_reg_950                |    9|          2|    1|          2|
    |p_0610_9_reg_1110               |    9|          2|    1|          2|
    |state_1_o                       |   17|          4|    2|          8|
    |stream_in_V_blk_n               |    9|          2|    1|          2|
    |stream_out_V_blk_n              |    9|          2|    1|          2|
    |stream_out_V_din                |   25|          5|  121|        605|
    |time_V_o                        |   13|          3|   64|        192|
    |write_flag_4_phi_fu_986_p22     |    9|          2|    1|          2|
    |write_flag_4_reg_982            |    9|          2|    1|          2|
    |write_flag_fu_236               |    9|          2|    1|          2|
    +--------------------------------+-----+-----------+-----+-----------+
    |Total                           | 1248|        270| 1067|       3237|
    +--------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+-----+----+-----+-----------+
    |               Name               |  FF | LUT| Bits| Const Bits|
    +----------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                         |   75|   0|   75|          0|
    |ap_return_preg                    |   32|   0|   32|          0|
    |buf_0_4_reg_1014                  |   32|   0|   32|          0|
    |buf_0_load_reg_2367               |   32|   0|   32|          0|
    |buf_0_s_fu_232                    |   32|   0|   32|          0|
    |error_MSG_SIZE_V_fu_244           |   32|   0|   32|          0|
    |error_SRC_V_reg_2357              |    8|   0|    8|          0|
    |float_clr_num_load_reg_2500       |   32|   0|   32|          0|
    |i11_reg_971                       |   31|   0|   31|          0|
    |i12_reg_960                       |   31|   0|   31|          0|
    |i3_4_reg_1079                     |   32|   0|   32|          0|
    |i3_reg_918                        |   32|   0|   32|          0|
    |i8_reg_1057                       |   31|   0|   31|          0|
    |i9_reg_1046                       |   31|   0|   31|          0|
    |i_27_reg_2699                     |   31|   0|   31|          0|
    |i_28_reg_2570                     |   31|   0|   31|          0|
    |i_29_reg_2548                     |   31|   0|   31|          0|
    |i_35_reg_2866                     |   31|   0|   31|          0|
    |i_37_reg_2721                     |   31|   0|   31|          0|
    |icmp_reg_2395                     |    1|   0|    1|          0|
    |int_clr2snd_array_PK_19_reg_2763  |    1|   0|    1|          0|
    |int_clr_num_load_reg_2531         |   32|   0|   32|          0|
    |int_req_num_load_reg_2538         |   32|   0|   32|          0|
    |int_request_array_PK_19_reg_2808  |    1|   0|    1|          0|
    |j10_reg_1130                      |   32|   0|   32|          0|
    |j7_reg_1068                       |    2|   0|    2|          0|
    |j_13_reg_2922                     |   32|   0|   32|          0|
    |j_cast_reg_2858                   |   31|   0|   32|          1|
    |j_reg_1119                        |   31|   0|   31|          0|
    |last_V_11_reg_1140                |    1|   0|    1|          0|
    |last_V_fu_240                     |    1|   0|    1|          0|
    |p_0610_1_reg_1101                 |    1|   0|    1|          0|
    |p_0610_2_reg_930                  |    1|   0|    1|          0|
    |p_0610_3_reg_939                  |    1|   0|    1|          0|
    |p_0610_4_reg_950                  |    1|   0|    1|          0|
    |p_0610_9_reg_1110                 |    1|   0|    1|          0|
    |p_2_fu_248                        |    1|   0|    1|          0|
    |p_Result_s_reg_2431               |    4|   0|    4|          0|
    |pkt_out_dest_V_reg_2315           |    8|   0|    8|          0|
    |recv_data_data_V_reg_2420         |   64|   0|   64|          0|
    |recv_data_last_V_reg_2425         |    1|   0|    1|          0|
    |reg_1285                          |   32|   0|   32|          0|
    |reg_1295                          |  121|   0|  121|          0|
    |reg_1303                          |    8|   0|    8|          0|
    |reg_1307                          |   32|   0|   32|          0|
    |reg_1315                          |    8|   0|    8|          0|
    |reg_1323                          |    4|   0|    4|          0|
    |seq_num_2_reg_2456                |   32|   0|   32|          0|
    |state_1_load_reg_2311             |    2|   0|    2|          0|
    |temp_diff_src_or_typ_46_reg_2515  |    8|   0|    8|          0|
    |temp_diff_src_or_typ_51_reg_2476  |    8|   0|   16|          8|
    |temp_diff_src_or_typ_52_reg_2484  |    8|   0|    8|          0|
    |temp_diff_src_or_typ_reg_2507     |    8|   0|   16|          8|
    |tmp_240_reg_2871                  |   31|   0|   64|         33|
    |tmp_241_reg_2888                  |    1|   0|    1|          0|
    |tmp_243_reg_2404                  |   31|   0|   32|          1|
    |tmp_244_reg_2409                  |    1|   0|    1|          0|
    |tmp_245_reg_2897                  |    1|   0|    1|          0|
    |tmp_250_reg_2436                  |    1|   0|    1|          0|
    |tmp_253_reg_2914                  |   32|   0|   32|          0|
    |tmp_263_reg_2447                  |    1|   0|    1|          0|
    |tmp_271_reg_2469                  |    1|   0|    1|          0|
    |tmp_272_reg_2523                  |    1|   0|    1|          0|
    |tmp_274_reg_2527                  |    1|   0|    1|          0|
    |tmp_275_reg_2492                  |    1|   0|    1|          0|
    |tmp_277_reg_2496                  |    1|   0|    1|          0|
    |tmp_278_reg_2726                  |   31|   0|   64|         33|
    |tmp_279_reg_2790                  |    1|   0|    1|          0|
    |tmp_284_reg_2799                  |    1|   0|    1|          0|
    |tmp_285_reg_2704                  |   31|   0|   64|         33|
    |tmp_286_reg_2745                  |    1|   0|    1|          0|
    |tmp_289_reg_2575                  |   31|   0|   64|         33|
    |tmp_290_reg_2651                  |    1|   0|    1|          0|
    |tmp_295_reg_2754                  |    1|   0|    1|          0|
    |tmp_296_reg_2660                  |    1|   0|    1|          0|
    |tmp_297_reg_2553                  |   31|   0|   64|         33|
    |tmp_298_reg_2594                  |    1|   0|    1|          0|
    |tmp_301_reg_2817                  |    1|   0|    1|          0|
    |tmp_302_reg_2669                  |    1|   0|    1|          0|
    |tmp_303_reg_2603                  |    1|   0|    1|          0|
    |tmp_304_reg_2826                  |    1|   0|    1|          0|
    |tmp_305_reg_2772                  |    1|   0|    1|          0|
    |tmp_306_reg_2678                  |    1|   0|    1|          0|
    |tmp_307_reg_2612                  |    1|   0|    1|          0|
    |tmp_309_reg_2687                  |    1|   0|    1|          0|
    |tmp_310_reg_2621                  |    1|   0|    1|          0|
    |tmp_313_reg_2630                  |    1|   0|    1|          0|
    |tmp_reg_2413                      |    1|   0|    1|          0|
    |tmp_s_reg_2781                    |    1|   0|    1|          0|
    |write_flag_4_reg_982              |    1|   0|    1|          0|
    |write_flag_fu_236                 |    1|   0|    1|          0|
    |write_flag_load_reg_2378          |    1|   0|    1|          0|
    +----------------------------------+-----+----+-----+-----------+
    |Total                             | 1419|   0| 1602|        183|
    +----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+-----------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+--------------------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                          |  in |    1| ap_ctrl_hs |        MPI_Recv       | return value |
|ap_rst                          |  in |    1| ap_ctrl_hs |        MPI_Recv       | return value |
|ap_start                        |  in |    1| ap_ctrl_hs |        MPI_Recv       | return value |
|ap_done                         | out |    1| ap_ctrl_hs |        MPI_Recv       | return value |
|ap_idle                         | out |    1| ap_ctrl_hs |        MPI_Recv       | return value |
|ap_ready                        | out |    1| ap_ctrl_hs |        MPI_Recv       | return value |
|ap_return                       | out |   32| ap_ctrl_hs |        MPI_Recv       | return value |
|p_read                          |  in |   32|   ap_none  |         p_read        |    scalar    |
|state_1_i                       |  in |    2|   ap_ovld  |        state_1        |    pointer   |
|state_1_o                       | out |    2|   ap_ovld  |        state_1        |    pointer   |
|state_1_o_ap_vld                | out |    1|   ap_ovld  |        state_1        |    pointer   |
|envlp_SRC_V_i                   |  in |    8|   ap_ovld  |      envlp_SRC_V      |    pointer   |
|envlp_SRC_V_o                   | out |    8|   ap_ovld  |      envlp_SRC_V      |    pointer   |
|envlp_SRC_V_o_ap_vld            | out |    1|   ap_ovld  |      envlp_SRC_V      |    pointer   |
|envlp_DEST_V_i                  |  in |   16|   ap_ovld  |      envlp_DEST_V     |    pointer   |
|envlp_DEST_V_o                  | out |   16|   ap_ovld  |      envlp_DEST_V     |    pointer   |
|envlp_DEST_V_o_ap_vld           | out |    1|   ap_ovld  |      envlp_DEST_V     |    pointer   |
|float_req_num_i                 |  in |   32|   ap_ovld  |     float_req_num     |    pointer   |
|float_req_num_o                 | out |   32|   ap_ovld  |     float_req_num     |    pointer   |
|float_req_num_o_ap_vld          | out |    1|   ap_ovld  |     float_req_num     |    pointer   |
|float_request_array_4_address0  | out |    9|  ap_memory | float_request_array_4 |     array    |
|float_request_array_4_ce0       | out |    1|  ap_memory | float_request_array_4 |     array    |
|float_request_array_4_we0       | out |    1|  ap_memory | float_request_array_4 |     array    |
|float_request_array_4_d0        | out |    8|  ap_memory | float_request_array_4 |     array    |
|float_request_array_4_q0        |  in |    8|  ap_memory | float_request_array_4 |     array    |
|float_request_array_1_address0  | out |    9|  ap_memory | float_request_array_1 |     array    |
|float_request_array_1_ce0       | out |    1|  ap_memory | float_request_array_1 |     array    |
|float_request_array_1_we0       | out |    1|  ap_memory | float_request_array_1 |     array    |
|float_request_array_1_d0        | out |   16|  ap_memory | float_request_array_1 |     array    |
|float_request_array_1_q0        |  in |   16|  ap_memory | float_request_array_1 |     array    |
|float_request_array_5_address0  | out |    9|  ap_memory | float_request_array_5 |     array    |
|float_request_array_5_ce0       | out |    1|  ap_memory | float_request_array_5 |     array    |
|float_request_array_5_we0       | out |    1|  ap_memory | float_request_array_5 |     array    |
|float_request_array_5_d0        | out |    8|  ap_memory | float_request_array_5 |     array    |
|float_request_array_5_q0        |  in |    8|  ap_memory | float_request_array_5 |     array    |
|float_request_array_3_address0  | out |    9|  ap_memory | float_request_array_3 |     array    |
|float_request_array_3_ce0       | out |    1|  ap_memory | float_request_array_3 |     array    |
|float_request_array_3_we0       | out |    1|  ap_memory | float_request_array_3 |     array    |
|float_request_array_3_d0        | out |   32|  ap_memory | float_request_array_3 |     array    |
|float_request_array_3_q0        |  in |   32|  ap_memory | float_request_array_3 |     array    |
|envlp_MSG_SIZE_V_i              |  in |   32|   ap_ovld  |    envlp_MSG_SIZE_V   |    pointer   |
|envlp_MSG_SIZE_V_o              | out |   32|   ap_ovld  |    envlp_MSG_SIZE_V   |    pointer   |
|envlp_MSG_SIZE_V_o_ap_vld       | out |    1|   ap_ovld  |    envlp_MSG_SIZE_V   |    pointer   |
|float_request_array_s_address0  | out |    9|  ap_memory | float_request_array_s |     array    |
|float_request_array_s_ce0       | out |    1|  ap_memory | float_request_array_s |     array    |
|float_request_array_s_we0       | out |    1|  ap_memory | float_request_array_s |     array    |
|float_request_array_s_d0        | out |    8|  ap_memory | float_request_array_s |     array    |
|float_request_array_s_q0        |  in |    8|  ap_memory | float_request_array_s |     array    |
|float_request_array_7_address0  | out |    9|  ap_memory | float_request_array_7 |     array    |
|float_request_array_7_ce0       | out |    1|  ap_memory | float_request_array_7 |     array    |
|float_request_array_7_we0       | out |    1|  ap_memory | float_request_array_7 |     array    |
|float_request_array_7_d0        | out |    4|  ap_memory | float_request_array_7 |     array    |
|float_request_array_7_q0        |  in |    4|  ap_memory | float_request_array_7 |     array    |
|float_request_array_6_address0  | out |    9|  ap_memory | float_request_array_6 |     array    |
|float_request_array_6_ce0       | out |    1|  ap_memory | float_request_array_6 |     array    |
|float_request_array_6_we0       | out |    1|  ap_memory | float_request_array_6 |     array    |
|float_request_array_6_d0        | out |    4|  ap_memory | float_request_array_6 |     array    |
|float_request_array_6_q0        |  in |    4|  ap_memory | float_request_array_6 |     array    |
|stream_in_V_dout                |  in |  121|   ap_fifo  |      stream_in_V      |    pointer   |
|stream_in_V_empty_n             |  in |    1|   ap_fifo  |      stream_in_V      |    pointer   |
|stream_in_V_read                | out |    1|   ap_fifo  |      stream_in_V      |    pointer   |
|clr2snd_error_i                 |  in |    1|   ap_ovld  |     clr2snd_error     |    pointer   |
|clr2snd_error_o                 | out |    1|   ap_ovld  |     clr2snd_error     |    pointer   |
|clr2snd_error_o_ap_vld          | out |    1|   ap_ovld  |     clr2snd_error     |    pointer   |
|stream_out_V_din                | out |  121|   ap_fifo  |      stream_out_V     |    pointer   |
|stream_out_V_full_n             |  in |    1|   ap_fifo  |      stream_out_V     |    pointer   |
|stream_out_V_write              | out |    1|   ap_fifo  |      stream_out_V     |    pointer   |
|time_V_i                        |  in |   64|   ap_ovld  |         time_V        |    pointer   |
|time_V_o                        | out |   64|   ap_ovld  |         time_V        |    pointer   |
|time_V_o_ap_vld                 | out |    1|   ap_ovld  |         time_V        |    pointer   |
|int_req_num_i                   |  in |   32|   ap_ovld  |      int_req_num      |    pointer   |
|int_req_num_o                   | out |   32|   ap_ovld  |      int_req_num      |    pointer   |
|int_req_num_o_ap_vld            | out |    1|   ap_ovld  |      int_req_num      |    pointer   |
|int_request_array_SR_address0   | out |    9|  ap_memory |  int_request_array_SR |     array    |
|int_request_array_SR_ce0        | out |    1|  ap_memory |  int_request_array_SR |     array    |
|int_request_array_SR_we0        | out |    1|  ap_memory |  int_request_array_SR |     array    |
|int_request_array_SR_d0         | out |    8|  ap_memory |  int_request_array_SR |     array    |
|int_request_array_SR_q0         |  in |    8|  ap_memory |  int_request_array_SR |     array    |
|int_request_array_DE_address0   | out |    9|  ap_memory |  int_request_array_DE |     array    |
|int_request_array_DE_ce0        | out |    1|  ap_memory |  int_request_array_DE |     array    |
|int_request_array_DE_we0        | out |    1|  ap_memory |  int_request_array_DE |     array    |
|int_request_array_DE_d0         | out |   16|  ap_memory |  int_request_array_DE |     array    |
|int_request_array_DE_q0         |  in |   16|  ap_memory |  int_request_array_DE |     array    |
|int_request_array_PK_address0   | out |    9|  ap_memory |  int_request_array_PK |     array    |
|int_request_array_PK_ce0        | out |    1|  ap_memory |  int_request_array_PK |     array    |
|int_request_array_PK_we0        | out |    1|  ap_memory |  int_request_array_PK |     array    |
|int_request_array_PK_d0         | out |    1|  ap_memory |  int_request_array_PK |     array    |
|int_request_array_PK_q0         |  in |    1|  ap_memory |  int_request_array_PK |     array    |
|int_request_array_MS_address0   | out |    9|  ap_memory |  int_request_array_MS |     array    |
|int_request_array_MS_ce0        | out |    1|  ap_memory |  int_request_array_MS |     array    |
|int_request_array_MS_we0        | out |    1|  ap_memory |  int_request_array_MS |     array    |
|int_request_array_MS_d0         | out |   32|  ap_memory |  int_request_array_MS |     array    |
|int_request_array_MS_q0         |  in |   32|  ap_memory |  int_request_array_MS |     array    |
|int_request_array_TA_address0   | out |    9|  ap_memory |  int_request_array_TA |     array    |
|int_request_array_TA_ce0        | out |    1|  ap_memory |  int_request_array_TA |     array    |
|int_request_array_TA_we0        | out |    1|  ap_memory |  int_request_array_TA |     array    |
|int_request_array_TA_d0         | out |    8|  ap_memory |  int_request_array_TA |     array    |
|int_request_array_TA_q0         |  in |    8|  ap_memory |  int_request_array_TA |     array    |
|int_request_array_DA_address0   | out |    9|  ap_memory |  int_request_array_DA |     array    |
|int_request_array_DA_ce0        | out |    1|  ap_memory |  int_request_array_DA |     array    |
|int_request_array_DA_we0        | out |    1|  ap_memory |  int_request_array_DA |     array    |
|int_request_array_DA_d0         | out |    4|  ap_memory |  int_request_array_DA |     array    |
|int_request_array_DA_q0         |  in |    4|  ap_memory |  int_request_array_DA |     array    |
|int_clr_num_i                   |  in |   32|   ap_ovld  |      int_clr_num      |    pointer   |
|int_clr_num_o                   | out |   32|   ap_ovld  |      int_clr_num      |    pointer   |
|int_clr_num_o_ap_vld            | out |    1|   ap_ovld  |      int_clr_num      |    pointer   |
|int_clr2snd_array_SR_address0   | out |    9|  ap_memory |  int_clr2snd_array_SR |     array    |
|int_clr2snd_array_SR_ce0        | out |    1|  ap_memory |  int_clr2snd_array_SR |     array    |
|int_clr2snd_array_SR_we0        | out |    1|  ap_memory |  int_clr2snd_array_SR |     array    |
|int_clr2snd_array_SR_d0         | out |    8|  ap_memory |  int_clr2snd_array_SR |     array    |
|int_clr2snd_array_SR_q0         |  in |    8|  ap_memory |  int_clr2snd_array_SR |     array    |
|int_clr2snd_array_DE_address0   | out |    9|  ap_memory |  int_clr2snd_array_DE |     array    |
|int_clr2snd_array_DE_ce0        | out |    1|  ap_memory |  int_clr2snd_array_DE |     array    |
|int_clr2snd_array_DE_we0        | out |    1|  ap_memory |  int_clr2snd_array_DE |     array    |
|int_clr2snd_array_DE_d0         | out |   16|  ap_memory |  int_clr2snd_array_DE |     array    |
|int_clr2snd_array_DE_q0         |  in |   16|  ap_memory |  int_clr2snd_array_DE |     array    |
|int_clr2snd_array_PK_address0   | out |    9|  ap_memory |  int_clr2snd_array_PK |     array    |
|int_clr2snd_array_PK_ce0        | out |    1|  ap_memory |  int_clr2snd_array_PK |     array    |
|int_clr2snd_array_PK_we0        | out |    1|  ap_memory |  int_clr2snd_array_PK |     array    |
|int_clr2snd_array_PK_d0         | out |    1|  ap_memory |  int_clr2snd_array_PK |     array    |
|int_clr2snd_array_PK_q0         |  in |    1|  ap_memory |  int_clr2snd_array_PK |     array    |
|int_clr2snd_array_MS_address0   | out |    9|  ap_memory |  int_clr2snd_array_MS |     array    |
|int_clr2snd_array_MS_ce0        | out |    1|  ap_memory |  int_clr2snd_array_MS |     array    |
|int_clr2snd_array_MS_we0        | out |    1|  ap_memory |  int_clr2snd_array_MS |     array    |
|int_clr2snd_array_MS_d0         | out |   32|  ap_memory |  int_clr2snd_array_MS |     array    |
|int_clr2snd_array_MS_q0         |  in |   32|  ap_memory |  int_clr2snd_array_MS |     array    |
|int_clr2snd_array_TA_address0   | out |    9|  ap_memory |  int_clr2snd_array_TA |     array    |
|int_clr2snd_array_TA_ce0        | out |    1|  ap_memory |  int_clr2snd_array_TA |     array    |
|int_clr2snd_array_TA_we0        | out |    1|  ap_memory |  int_clr2snd_array_TA |     array    |
|int_clr2snd_array_TA_d0         | out |    8|  ap_memory |  int_clr2snd_array_TA |     array    |
|int_clr2snd_array_TA_q0         |  in |    8|  ap_memory |  int_clr2snd_array_TA |     array    |
|int_clr2snd_array_DA_address0   | out |    9|  ap_memory |  int_clr2snd_array_DA |     array    |
|int_clr2snd_array_DA_ce0        | out |    1|  ap_memory |  int_clr2snd_array_DA |     array    |
|int_clr2snd_array_DA_we0        | out |    1|  ap_memory |  int_clr2snd_array_DA |     array    |
|int_clr2snd_array_DA_d0         | out |    4|  ap_memory |  int_clr2snd_array_DA |     array    |
|int_clr2snd_array_DA_q0         |  in |    4|  ap_memory |  int_clr2snd_array_DA |     array    |
|float_clr_num_i                 |  in |   32|   ap_ovld  |     float_clr_num     |    pointer   |
|float_clr_num_o                 | out |   32|   ap_ovld  |     float_clr_num     |    pointer   |
|float_clr_num_o_ap_vld          | out |    1|   ap_ovld  |     float_clr_num     |    pointer   |
|float_clr2snd_array_5_address0  | out |    9|  ap_memory | float_clr2snd_array_5 |     array    |
|float_clr2snd_array_5_ce0       | out |    1|  ap_memory | float_clr2snd_array_5 |     array    |
|float_clr2snd_array_5_we0       | out |    1|  ap_memory | float_clr2snd_array_5 |     array    |
|float_clr2snd_array_5_d0        | out |    8|  ap_memory | float_clr2snd_array_5 |     array    |
|float_clr2snd_array_5_q0        |  in |    8|  ap_memory | float_clr2snd_array_5 |     array    |
|float_clr2snd_array_1_address0  | out |    9|  ap_memory | float_clr2snd_array_1 |     array    |
|float_clr2snd_array_1_ce0       | out |    1|  ap_memory | float_clr2snd_array_1 |     array    |
|float_clr2snd_array_1_we0       | out |    1|  ap_memory | float_clr2snd_array_1 |     array    |
|float_clr2snd_array_1_d0        | out |   16|  ap_memory | float_clr2snd_array_1 |     array    |
|float_clr2snd_array_1_q0        |  in |   16|  ap_memory | float_clr2snd_array_1 |     array    |
|float_clr2snd_array_4_address0  | out |    9|  ap_memory | float_clr2snd_array_4 |     array    |
|float_clr2snd_array_4_ce0       | out |    1|  ap_memory | float_clr2snd_array_4 |     array    |
|float_clr2snd_array_4_we0       | out |    1|  ap_memory | float_clr2snd_array_4 |     array    |
|float_clr2snd_array_4_d0        | out |    8|  ap_memory | float_clr2snd_array_4 |     array    |
|float_clr2snd_array_4_q0        |  in |    8|  ap_memory | float_clr2snd_array_4 |     array    |
|float_clr2snd_array_3_address0  | out |    9|  ap_memory | float_clr2snd_array_3 |     array    |
|float_clr2snd_array_3_ce0       | out |    1|  ap_memory | float_clr2snd_array_3 |     array    |
|float_clr2snd_array_3_we0       | out |    1|  ap_memory | float_clr2snd_array_3 |     array    |
|float_clr2snd_array_3_d0        | out |   32|  ap_memory | float_clr2snd_array_3 |     array    |
|float_clr2snd_array_3_q0        |  in |   32|  ap_memory | float_clr2snd_array_3 |     array    |
|float_clr2snd_array_s_address0  | out |    9|  ap_memory | float_clr2snd_array_s |     array    |
|float_clr2snd_array_s_ce0       | out |    1|  ap_memory | float_clr2snd_array_s |     array    |
|float_clr2snd_array_s_we0       | out |    1|  ap_memory | float_clr2snd_array_s |     array    |
|float_clr2snd_array_s_d0        | out |    8|  ap_memory | float_clr2snd_array_s |     array    |
|float_clr2snd_array_s_q0        |  in |    8|  ap_memory | float_clr2snd_array_s |     array    |
|float_clr2snd_array_7_address0  | out |    9|  ap_memory | float_clr2snd_array_7 |     array    |
|float_clr2snd_array_7_ce0       | out |    1|  ap_memory | float_clr2snd_array_7 |     array    |
|float_clr2snd_array_7_we0       | out |    1|  ap_memory | float_clr2snd_array_7 |     array    |
|float_clr2snd_array_7_d0        | out |    4|  ap_memory | float_clr2snd_array_7 |     array    |
|float_clr2snd_array_7_q0        |  in |    4|  ap_memory | float_clr2snd_array_7 |     array    |
+--------------------------------+-----+-----+------------+-----------------------+--------------+

