<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="fulladder.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="fulladder.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="fulladder.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="fulladder.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="fulladder.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="fulladder.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="fulladder.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="fulladder.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="fulladder.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="fulladder.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="fulladder.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="fulladder.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="fulladder.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="fulladder.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="fulladder.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="fulladder.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="fulladder.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="fulladder.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="fulladder.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="fulladder.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="fulladder.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="fulladder.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="fulladder.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="fulladder.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="fulladder.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="fulladder.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="fulladder_envsettings.html"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="fulladder_fulladder_sch_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="fulladder_fulladder_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="fulladder_fulladder_sch_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="fulladder_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="fulladder_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="fulladder_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="fulladder_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="fulladder_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="fulladder_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="fulladder_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="fulladder_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="fulladder_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="fulladder_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="fulladder_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="fulladder_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="fulladder_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="fulladder_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="halfadder.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="halfadder.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1411282301" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1411282301">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1411282301" xil_pn:in_ck="4903268151459895" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1411282301">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="fulltest.v"/>
    </transform>
    <transform xil_pn:end_ts="1411282301" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-4727553988571561266" xil_pn:start_ts="1411282301">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1411282303" xil_pn:in_ck="-7112486653466707141" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="7426642639406014086" xil_pn:start_ts="1411282301">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="fulladder.vf"/>
      <outfile xil_pn:name="halfadder.vf"/>
    </transform>
    <transform xil_pn:end_ts="1411282303" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-4233592453556731106" xil_pn:start_ts="1411282303">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1411282303" xil_pn:in_ck="-8360265085352525991" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1411282303">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="fulladder.vf"/>
      <outfile xil_pn:name="fulltest.v"/>
      <outfile xil_pn:name="halfadder.vf"/>
    </transform>
    <transform xil_pn:end_ts="1411282306" xil_pn:in_ck="-8360265085352525991" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-5992264774847760552" xil_pn:start_ts="1411282303">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="fulladder_fulladder_sch_tb_beh.prj"/>
      <outfile xil_pn:name="fulladder_fulladder_sch_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1411282307" xil_pn:in_ck="-37989976987845146" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="4492948661844182395" xil_pn:start_ts="1411282306">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fulladder_fulladder_sch_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
    </transform>
    <transform xil_pn:end_ts="1411207761" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1411207761">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1411207764" xil_pn:in_ck="-7112486653466707141" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="5039411562130629122" xil_pn:start_ts="1411207761">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="fulladder.vf"/>
      <outfile xil_pn:name="halfadder.vf"/>
    </transform>
    <transform xil_pn:end_ts="1411207764" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-4233592453556731106" xil_pn:start_ts="1411207764">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1411207764" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1411207764">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1411207764" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-1662158064916977590" xil_pn:start_ts="1411207764">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1411207764" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1110319057739476154" xil_pn:start_ts="1411207764">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1411207764" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="4769168858395682536" xil_pn:start_ts="1411207764">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1411207777" xil_pn:in_ck="3018947466005195874" xil_pn:name="TRANEXT_xstsynthesize_spartan3" xil_pn:prop_ck="-1064330502328181058" xil_pn:start_ts="1411207764">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="fulladder.jhd"/>
      <outfile xil_pn:name="fulladder.lso"/>
      <outfile xil_pn:name="fulladder.ngc"/>
      <outfile xil_pn:name="fulladder.ngr"/>
      <outfile xil_pn:name="fulladder.prj"/>
      <outfile xil_pn:name="fulladder.stx"/>
      <outfile xil_pn:name="fulladder.syr"/>
      <outfile xil_pn:name="fulladder.xst"/>
      <outfile xil_pn:name="fulladder_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1411207779" xil_pn:in_ck="-8258719962344323585" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-8119206434105330187" xil_pn:start_ts="1411207779">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1411207788" xil_pn:in_ck="-2377761620285287592" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-1786030452610910468" xil_pn:start_ts="1411207779">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="fulladder.bld"/>
      <outfile xil_pn:name="fulladder.ngd"/>
      <outfile xil_pn:name="fulladder_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1411207794" xil_pn:in_ck="-2677639847965438727" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="6068476255904139836" xil_pn:start_ts="1411207788">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="fulladder.pcf"/>
      <outfile xil_pn:name="fulladder_map.map"/>
      <outfile xil_pn:name="fulladder_map.mrp"/>
      <outfile xil_pn:name="fulladder_map.ncd"/>
      <outfile xil_pn:name="fulladder_map.ngm"/>
      <outfile xil_pn:name="fulladder_map.xrpt"/>
      <outfile xil_pn:name="fulladder_summary.xml"/>
      <outfile xil_pn:name="fulladder_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1411207803" xil_pn:in_ck="-1511977100293625678" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="3333849164707216606" xil_pn:start_ts="1411207794">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="fulladder.ncd"/>
      <outfile xil_pn:name="fulladder.pad"/>
      <outfile xil_pn:name="fulladder.par"/>
      <outfile xil_pn:name="fulladder.ptwx"/>
      <outfile xil_pn:name="fulladder.unroutes"/>
      <outfile xil_pn:name="fulladder.xpi"/>
      <outfile xil_pn:name="fulladder_pad.csv"/>
      <outfile xil_pn:name="fulladder_pad.txt"/>
      <outfile xil_pn:name="fulladder_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1411207817" xil_pn:in_ck="-8258719962344331210" xil_pn:name="TRANEXT_bitFile_spartan3" xil_pn:prop_ck="-2672950586390118423" xil_pn:start_ts="1411207805">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="fulladder.bgn"/>
      <outfile xil_pn:name="fulladder.bit"/>
      <outfile xil_pn:name="fulladder.drc"/>
      <outfile xil_pn:name="fulladder.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1411207803" xil_pn:in_ck="12798058395407861" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1411207799">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="fulladder.twr"/>
      <outfile xil_pn:name="fulladder.twx"/>
    </transform>
  </transforms>

</generated_project>
