<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2017.05.17.16:02:47"
 outputDirectory="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Cyclone IV E"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="EP4CE115F29C7"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="7"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_AUDIO_PLL_REF_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_AUDIO_PLL_REF_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_AUDIO_PLL_REF_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_SYSTEM_PLL_REF_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_SYSTEM_PLL_REF_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_SYSTEM_PLL_REF_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="audio" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="audio_ADCDAT" direction="input" role="ADCDAT" width="1" />
   <port name="audio_ADCLRCK" direction="input" role="ADCLRCK" width="1" />
   <port name="audio_BCLK" direction="input" role="BCLK" width="1" />
   <port name="audio_DACDAT" direction="output" role="DACDAT" width="1" />
   <port name="audio_DACLRCK" direction="input" role="DACLRCK" width="1" />
  </interface>
  <interface name="audio_clk" kind="clock" start="1">
   <property name="associatedDirectClock" value="" />
   <property name="clockRate" value="12288000" />
   <property name="clockRateKnown" value="true" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="audio_clk_clk" direction="output" role="clk" width="1" />
  </interface>
  <interface name="audio_pll_ref_clk" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="audio_pll_ref_clk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="audio_pll_ref_reset" kind="reset" start="0">
   <property name="associatedClock" value="audio_pll_ref_clk" />
   <property name="synchronousEdges" value="DEASSERT" />
   <port
       name="audio_pll_ref_reset_reset"
       direction="input"
       role="reset"
       width="1" />
  </interface>
  <interface name="av_config" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="av_config_SDAT" direction="bidir" role="SDAT" width="1" />
   <port name="av_config_SCLK" direction="output" role="SCLK" width="1" />
  </interface>
  <interface name="expansion_jp5" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="expansion_jp5_export"
       direction="bidir"
       role="export"
       width="32" />
  </interface>
  <interface name="flash" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="flash_ADDR" direction="output" role="ADDR" width="23" />
   <port name="flash_CE_N" direction="output" role="CE_N" width="1" />
   <port name="flash_OE_N" direction="output" role="OE_N" width="1" />
   <port name="flash_WE_N" direction="output" role="WE_N" width="1" />
   <port name="flash_RST_N" direction="output" role="RST_N" width="1" />
   <port name="flash_DQ" direction="bidir" role="DQ" width="8" />
  </interface>
  <interface name="green_leds" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="green_leds_export" direction="output" role="export" width="9" />
  </interface>
  <interface name="pushbuttons" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="pushbuttons_export" direction="input" role="export" width="4" />
  </interface>
  <interface name="red_leds" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="red_leds_export" direction="output" role="export" width="18" />
  </interface>
  <interface name="sdram" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="sdram_addr" direction="output" role="addr" width="13" />
   <port name="sdram_ba" direction="output" role="ba" width="2" />
   <port name="sdram_cas_n" direction="output" role="cas_n" width="1" />
   <port name="sdram_cke" direction="output" role="cke" width="1" />
   <port name="sdram_cs_n" direction="output" role="cs_n" width="1" />
   <port name="sdram_dq" direction="bidir" role="dq" width="32" />
   <port name="sdram_dqm" direction="output" role="dqm" width="4" />
   <port name="sdram_ras_n" direction="output" role="ras_n" width="1" />
   <port name="sdram_we_n" direction="output" role="we_n" width="1" />
  </interface>
  <interface name="sdram_clk" kind="clock" start="1">
   <property name="associatedDirectClock" value="" />
   <property name="clockRate" value="50000000" />
   <property name="clockRateKnown" value="true" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="sdram_clk_clk" direction="output" role="clk" width="1" />
  </interface>
  <interface name="serial_port" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="serial_port_RXD" direction="input" role="RXD" width="1" />
   <port name="serial_port_TXD" direction="output" role="TXD" width="1" />
  </interface>
  <interface name="slider_switches" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="slider_switches_export"
       direction="input"
       role="export"
       width="18" />
  </interface>
  <interface name="sram" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="sram_DQ" direction="bidir" role="DQ" width="16" />
   <port name="sram_ADDR" direction="output" role="ADDR" width="20" />
   <port name="sram_LB_N" direction="output" role="LB_N" width="1" />
   <port name="sram_UB_N" direction="output" role="UB_N" width="1" />
   <port name="sram_CE_N" direction="output" role="CE_N" width="1" />
   <port name="sram_OE_N" direction="output" role="OE_N" width="1" />
   <port name="sram_WE_N" direction="output" role="WE_N" width="1" />
  </interface>
  <interface name="system_pll_ref_clk" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="system_pll_ref_clk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="system_pll_ref_reset" kind="reset" start="0">
   <property name="associatedClock" value="system_pll_ref_clk" />
   <property name="synchronousEdges" value="DEASSERT" />
   <port
       name="system_pll_ref_reset_reset"
       direction="input"
       role="reset"
       width="1" />
  </interface>
  <interface name="video_ext_1" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="video_ext_1_PIXEL_CLK"
       direction="input"
       role="PIXEL_CLK"
       width="1" />
   <port
       name="video_ext_1_LINE_VALID"
       direction="input"
       role="LINE_VALID"
       width="1" />
   <port
       name="video_ext_1_FRAME_VALID"
       direction="input"
       role="FRAME_VALID"
       width="1" />
   <port
       name="video_ext_1_pixel_clk_reset"
       direction="input"
       role="pixel_clk_reset"
       width="1" />
   <port
       name="video_ext_1_PIXEL_DATA"
       direction="input"
       role="PIXEL_DATA"
       width="12" />
  </interface>
 </perimeter>
 <entity
   path=""
   parameterizationKey="nios_system:1.0:AUTO_AUDIO_PLL_REF_CLK_CLOCK_DOMAIN=-1,AUTO_AUDIO_PLL_REF_CLK_CLOCK_RATE=-1,AUTO_AUDIO_PLL_REF_CLK_RESET_DOMAIN=-1,AUTO_DEVICE=EP4CE115F29C7,AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_DEVICE_SPEEDGRADE=7,AUTO_GENERATION_ID=1495029672,AUTO_SYSTEM_PLL_REF_CLK_CLOCK_DOMAIN=-1,AUTO_SYSTEM_PLL_REF_CLK_CLOCK_RATE=-1,AUTO_SYSTEM_PLL_REF_CLK_RESET_DOMAIN=-1,AUTO_UNIQUE_ID=(altera_up_avalon_audio_and_video_config:16.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,audio_in=Microphone to ADC,bit_length=32,board=DE2-115,bosr=250fs/256fs,d5m_resolution=2592 x 1944,dac_enable=true,data_format=Left Justified,device=On-Board Peripherals,eai=true,exposure=false,line_in_bypass=true,mic_attenuation=-6dB,mic_bypass=false,sampling_rate=48 kHz,sr_register=0,video_format=NTSC)(Audio_Subsystem:1.0:AUTO_AUDIO_PLL_REF_CLK_CLOCK_DOMAIN=6,AUTO_AUDIO_PLL_REF_CLK_CLOCK_RATE=0,AUTO_AUDIO_PLL_REF_CLK_RESET_DOMAIN=6,AUTO_DEVICE=EP4CE115F29C7,AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_DEVICE_SPEEDGRADE=7,AUTO_GENERATION_ID=1495029672,AUTO_SYS_CLK_CLOCK_DOMAIN=4,AUTO_SYS_CLK_CLOCK_RATE=50000000,AUTO_SYS_CLK_RESET_DOMAIN=4,AUTO_UNIQUE_ID=nios_system_Audio_Subsystem(altera_up_avalon_audio:16.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,audio_in=true,audio_out=true,avalon_bus_type=Memory Mapped,dw=32)(altera_up_avalon_audio_pll:16.1:AUTO_DEVICE=EP4CE115F29C7,AUTO_DEVICE_SPEEDGRADE=7,audio_clk_freq=12.288,device_family=Cyclone IV E,gui_refclk=50.0,refclk=50.0(altera_up_altpll:16.1:DEVICE_FAMILY=Cyclone IV,OUTCLK0_DIV=297,OUTCLK0_MULT=73,OUTCLK1_DIV=1,OUTCLK1_MULT=1,OUTCLK2_DIV=1,OUTCLK2_MULT=1,PHASE_SHIFT=0,audio_clk_freq=12.288,gui_device_family=Cyclone IV E,type=Audio,video_out=4.3&quot; LCD (TRDB_LTM))(altera_up_avalon_reset_from_locked_signal:16.1:)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0))(clock_source:16.1:clockFrequency=50000000,clockFrequencyKnown=false,inputClockFrequency=50000000,resetSynchronousEdges=NONE)(clock:16.1:)(reset:16.1:))(CameraD5M:1.0:AUTO_CLK_CLOCK_DOMAIN=4,AUTO_CLK_CLOCK_RATE=50000000,AUTO_CLK_RESET_DOMAIN=4,AUTO_DEVICE=EP4CE115F29C7,AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_DEVICE_SPEEDGRADE=7,AUTO_GENERATION_ID=1495029672,AUTO_UNIQUE_ID=nios_system_CameraD5M_0(cam_detect:1.0:)(clock_source:16.1:clockFrequency=50000000,clockFrequencyKnown=true,inputClockFrequency=50000000,resetSynchronousEdges=NONE)(altera_up_avalon_video_bayer_resampler:16.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,custom_height_in=1944,custom_width_in=2592,device=5MP daughtercard (THDB_D5M),height_in=1944,use_custom_format=true,width_in=2592)(altera_up_avalon_video_decoder:16.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,video_source=5MP Daughtercard (THDB_D5M))(avalon_streaming:16.1:)(avalon_streaming:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:))(altera_up_avalon_parallel_port:16.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,DW=32,board=DE2-115,capture=true,custom_DW=32,custom_direction=Input only,custom_port=false,direction=Bidirectional (tri-state),edge=Falling,gpio=GPIO 0 (JP1),irq=true,irq_type=Edge,leds=Green,preset=Expansion Header,sevensegs=3 to 0)(Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:16.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,FLASH_MEMORY_ADDRESS_WIDTH=23)(altera_up_avalon_parallel_port:16.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,DW=9,board=DE2-115,capture=false,custom_DW=32,custom_direction=Input only,custom_port=false,direction=Output only,edge=Rising,gpio=GPIO 0 (JP1),irq=false,irq_type=Edge,leds=Green,preset=LEDs,sevensegs=3 to 0)(altera_avalon_timer:16.1:alwaysRun=false,counterSize=32,fixedPeriod=false,loadValue=6249999,mult=0.001,period=125.0,periodUnits=MSEC,periodUnitsString=ms,resetOutput=false,slave_address_width=3,snapshot=true,systemFrequency=50000000,ticksPerSec=8.0,timeoutPulseOutput=false,timerPreset=FULL_FEATURED,valueInSecond=0.001,watchdogPulse=2)(altera_avalon_jtag_uart:16.1:allowMultipleConnections=false,avalonSpec=2.0,clkFreq=50000000,enableInteractiveInput=false,enableInteractiveOutput=false,hubInstanceID=0,legacySignalAllow=false,readBufferDepth=64,readIRQThreshold=8,simInputCharacterStream=,simInteractiveOptions=NO_INTERACTIVE_WINDOWS,useRegistersForReadBuffer=false,useRegistersForWriteBuffer=false,useRelativePathForSimFile=false,writeBufferDepth=64,writeIRQThreshold=8)(altera_avalon_jtag_uart:16.1:allowMultipleConnections=false,avalonSpec=2.0,clkFreq=50000000,enableInteractiveInput=false,enableInteractiveOutput=false,hubInstanceID=0,legacySignalAllow=false,readBufferDepth=64,readIRQThreshold=8,simInputCharacterStream=,simInteractiveOptions=NO_INTERACTIVE_WINDOWS,useRegistersForReadBuffer=false,useRegistersForWriteBuffer=false,useRelativePathForSimFile=false,writeBufferDepth=64,writeIRQThreshold=8)(altera_jtag_avalon_master:16.1:AUTO_DEVICE=EP4CE115F29C7,AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_DEVICE_SPEEDGRADE=7,COMPONENT_CLOCK=0,FAST_VER=0,FIFO_DEPTHS=2,PLI_PORT=50000,USE_PLI=0(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_jtag_dc_streaming:16.1:COMPONENT_CLOCK=0,DOWNSTREAM_FIFO_SIZE=64,EXPORT_JTAG=0,FABRIC=2.0,MGMT_CHANNEL_WIDTH=-1,PLI_PORT=50000,PURPOSE=1,UPSTREAM_FIFO_SIZE=0,USE_DOWNSTREAM_READY=0,USE_PLI=0)(timing_adapter:16.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=64,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_avalon_st_bytes_to_packets:16.1:CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0)(altera_avalon_st_packets_to_bytes:16.1:CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0)(altera_avalon_packets_to_master:16.1:EXPORT_MASTER_SIGNALS=0,FAST_VER=0,FIFO_DEPTHS=2,FIFO_WIDTHU=1)(channel_adapter:16.1:inBitsPerSymbol=8,inChannelWidth=8,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=255,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=0,outMaxChannel=0)(channel_adapter:16.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=8,outMaxChannel=255)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:))(altera_nios_custom_instr_floating_point:16.1:useDivider=1)(altera_nios_custom_instr_floating_point:16.1:useDivider=1)(altera_nios2_gen2:16.1:AUTO_CLK_CLOCK_DOMAIN=4,AUTO_CLK_RESET_DOMAIN=4,AUTO_DEVICE=EP4CE115F29C7,AUTO_DEVICE_SPEEDGRADE=7,bht_ramBlockType=Automatic,breakAbsoluteAddr=167772192,breakOffset=32,breakSlave=None,breakSlave_derived=Processor1.debug_mem_slave,cdx_enabled=false,clockFrequency=50000000,cpuArchRev=1,cpuID=0,cpuReset=false,customInstSlavesSystemInfo=&lt;info&gt;&lt;slave name=&quot;nios2_floating_point&quot; baseAddress=&quot;252&quot; addressSpan=&quot;4&quot; clockCycleType=&quot;VARIABLE&quot; /&gt;&lt;/info&gt;,customInstSlavesSystemInfo_nios_a=&lt;info/&gt;,customInstSlavesSystemInfo_nios_b=&lt;info/&gt;,customInstSlavesSystemInfo_nios_c=&lt;info/&gt;,dataAddrWidth=29,dataMasterHighPerformanceAddrWidth=1,dataMasterHighPerformanceMapParam=,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;SDRAM.s1&apos; start=&apos;0x0&apos; end=&apos;0x8000000&apos; type=&apos;altera_avalon_new_sdram_controller.s1&apos; /&gt;&lt;slave name=&apos;CameraD5M_0_cam_detect_0.camera_slave&apos; start=&apos;0x8200000&apos; end=&apos;0x8200004&apos; type=&apos;cam_detect.camera_slave&apos; /&gt;&lt;slave name=&apos;Processor1.debug_mem_slave&apos; start=&apos;0xA000000&apos; end=&apos;0xA000800&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;Pushbuttons.avalon_parallel_port_slave&apos; start=&apos;0x10000050&apos; end=&apos;0x10000060&apos; type=&apos;altera_up_avalon_parallel_port.avalon_parallel_port_slave&apos; /&gt;&lt;slave name=&apos;Expansion_JP5.avalon_parallel_port_slave&apos; start=&apos;0x10000060&apos; end=&apos;0x10000070&apos; type=&apos;altera_up_avalon_parallel_port.avalon_parallel_port_slave&apos; /&gt;&lt;slave name=&apos;JTAG_UART.avalon_jtag_slave&apos; start=&apos;0x10001000&apos; end=&apos;0x10001008&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;Serial_Port.avalon_rs232_slave&apos; start=&apos;0x10001010&apos; end=&apos;0x10001018&apos; type=&apos;altera_up_avalon_rs232.avalon_rs232_slave&apos; /&gt;&lt;slave name=&apos;Interval_Timer.s1&apos; start=&apos;0x10002000&apos; end=&apos;0x10002020&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;Audio_Subsystem_Audio.avalon_audio_slave&apos; start=&apos;0x10003040&apos; end=&apos;0x10003050&apos; type=&apos;altera_up_avalon_audio.avalon_audio_slave&apos; /&gt;&lt;/address-map&gt;,data_master_high_performance_paddr_base=0,data_master_high_performance_paddr_size=0,data_master_paddr_base=0,data_master_paddr_size=0,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_ramBlockType=Automatic,dcache_size=2048,dcache_size_derived=2048,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_datatrace=false,debug_datatrigger=0,debug_debugReqSignals=false,debug_enabled=true,debug_hwbreakpoint=0,debug_insttrace=false,debug_jtagInstanceID=0,debug_offchiptrace=false,debug_onchiptrace=false,debug_traceStorage=onchip_trace,debug_traceType=none,debug_triggerArming=true,deviceFamilyName=Cyclone IV E,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dividerType=no_div,exceptionAbsoluteAddr=32,exceptionOffset=32,exceptionSlave=SDRAM.s1,faAddrWidth=1,faSlaveMapParam=,fa_cache_line=2,fa_cache_linesize=0,flash_instruction_master_paddr_base=0,flash_instruction_master_paddr_size=0,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=4096,icache_tagramBlockType=Automatic,impl=Tiny,instAddrWidth=28,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;SDRAM.s1&apos; start=&apos;0x0&apos; end=&apos;0x8000000&apos; type=&apos;altera_avalon_new_sdram_controller.s1&apos; /&gt;&lt;slave name=&apos;Processor1.debug_mem_slave&apos; start=&apos;0xA000000&apos; end=&apos;0xA000800&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;/address-map&gt;,instructionMasterHighPerformanceAddrWidth=1,instructionMasterHighPerformanceMapParam=,instruction_master_high_performance_paddr_base=0,instruction_master_high_performance_paddr_size=0,instruction_master_paddr_base=0,instruction_master_paddr_size=0,internalIrqMaskSystemInfo=63,io_regionbase=0,io_regionsize=0,master_addr_map=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,mpx_enabled=false,mul_32_impl=2,mul_64_impl=0,mul_shift_choice=0,multiplierType=no_mul,ocimem_ramBlockType=Automatic,ocimem_ramInit=false,regfile_ramBlockType=Automatic,register_file_por=false,resetAbsoluteAddr=0,resetOffset=0,resetSlave=SDRAM.s1,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=false,setting_allow_break_inst=false,setting_alwaysEncrypt=true,setting_asic_add_scan_mode_input=false,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_asic_third_party_synthesis=false,setting_avalonDebugPortPresent=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=false,setting_branchpredictiontype=Dynamic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=true,setting_disable_tmr_inj=false,setting_disableocitrace=false,setting_dtcm_ecc_present=true,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportHostDebugPort=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportdebuginfo=false,setting_exportvectors=false,setting_fast_register_read=false,setting_ic_ecc_present=true,setting_interruptControllerType=Internal,setting_ioregionBypassDCache=false,setting_itcm_ecc_present=true,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_oci_version=1,setting_preciseIllegalMemAccessException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,setting_support31bitdcachebypass=true,setting_tmr_output_disable=false,setting_usedesignware=false,shift_rot_impl=1,shifterType=medium_le_shift,stratix_dspblock_shift_mul=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,tightly_coupled_data_master_0_paddr_base=0,tightly_coupled_data_master_0_paddr_size=0,tightly_coupled_data_master_1_paddr_base=0,tightly_coupled_data_master_1_paddr_size=0,tightly_coupled_data_master_2_paddr_base=0,tightly_coupled_data_master_2_paddr_size=0,tightly_coupled_data_master_3_paddr_base=0,tightly_coupled_data_master_3_paddr_size=0,tightly_coupled_instruction_master_0_paddr_base=0,tightly_coupled_instruction_master_0_paddr_size=0,tightly_coupled_instruction_master_1_paddr_base=0,tightly_coupled_instruction_master_1_paddr_size=0,tightly_coupled_instruction_master_2_paddr_base=0,tightly_coupled_instruction_master_2_paddr_size=0,tightly_coupled_instruction_master_3_paddr_base=0,tightly_coupled_instruction_master_3_paddr_size=0,tmr_enabled=false,tracefilename=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings=(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=50000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=50000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=1)(altera_nios2_gen2_unit:16.1:bht_ramBlockType=Automatic,breakAbsoluteAddr=167772192,breakOffset=32,breakSlave=None,breakSlave_derived=Processor1.debug_mem_slave,cdx_enabled=false,clockFrequency=50000000,cpuArchRev=1,cpuID=0,cpuReset=false,cpu_name=cpu,customInstSlavesSystemInfo=&lt;info&gt;&lt;slave name=&quot;nios2_floating_point&quot; baseAddress=&quot;252&quot; addressSpan=&quot;4&quot; clockCycleType=&quot;VARIABLE&quot; /&gt;&lt;/info&gt;,dataAddrWidth=29,dataMasterHighPerformanceAddrWidth=1,dataMasterHighPerformanceMapParam=,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;SDRAM.s1&apos; start=&apos;0x0&apos; end=&apos;0x8000000&apos; type=&apos;altera_avalon_new_sdram_controller.s1&apos; /&gt;&lt;slave name=&apos;CameraD5M_0_cam_detect_0.camera_slave&apos; start=&apos;0x8200000&apos; end=&apos;0x8200004&apos; type=&apos;cam_detect.camera_slave&apos; /&gt;&lt;slave name=&apos;Processor1.debug_mem_slave&apos; start=&apos;0xA000000&apos; end=&apos;0xA000800&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;Pushbuttons.avalon_parallel_port_slave&apos; start=&apos;0x10000050&apos; end=&apos;0x10000060&apos; type=&apos;altera_up_avalon_parallel_port.avalon_parallel_port_slave&apos; /&gt;&lt;slave name=&apos;Expansion_JP5.avalon_parallel_port_slave&apos; start=&apos;0x10000060&apos; end=&apos;0x10000070&apos; type=&apos;altera_up_avalon_parallel_port.avalon_parallel_port_slave&apos; /&gt;&lt;slave name=&apos;JTAG_UART.avalon_jtag_slave&apos; start=&apos;0x10001000&apos; end=&apos;0x10001008&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;Serial_Port.avalon_rs232_slave&apos; start=&apos;0x10001010&apos; end=&apos;0x10001018&apos; type=&apos;altera_up_avalon_rs232.avalon_rs232_slave&apos; /&gt;&lt;slave name=&apos;Interval_Timer.s1&apos; start=&apos;0x10002000&apos; end=&apos;0x10002020&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;Audio_Subsystem_Audio.avalon_audio_slave&apos; start=&apos;0x10003040&apos; end=&apos;0x10003050&apos; type=&apos;altera_up_avalon_audio.avalon_audio_slave&apos; /&gt;&lt;/address-map&gt;,data_master_high_performance_paddr_base=0,data_master_high_performance_paddr_top=0,data_master_paddr_base=0,data_master_paddr_top=0,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_ramBlockType=Automatic,dcache_size=2048,dcache_size_derived=2048,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_datatrace=false,debug_datatrigger=0,debug_debugReqSignals=false,debug_enabled=true,debug_hwbreakpoint=0,debug_insttrace=false,debug_jtagInstanceID=0,debug_offchiptrace=false,debug_onchiptrace=false,debug_traceStorage=onchip_trace,debug_traceType=none,debug_triggerArming=true,deviceFamilyName=Cyclone IV E,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dividerType=no_div,exceptionAbsoluteAddr=32,exceptionOffset=32,exceptionSlave=SDRAM.s1,faAddrWidth=1,faSlaveMapParam=,fa_cache_line=2,fa_cache_linesize=0,flash_instruction_master_paddr_base=0,flash_instruction_master_paddr_top=0,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=4096,icache_tagramBlockType=Automatic,impl=Tiny,instAddrWidth=28,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;SDRAM.s1&apos; start=&apos;0x0&apos; end=&apos;0x8000000&apos; type=&apos;altera_avalon_new_sdram_controller.s1&apos; /&gt;&lt;slave name=&apos;Processor1.debug_mem_slave&apos; start=&apos;0xA000000&apos; end=&apos;0xA000800&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;/address-map&gt;,instructionMasterHighPerformanceAddrWidth=1,instructionMasterHighPerformanceMapParam=,instruction_master_high_performance_paddr_base=0,instruction_master_high_performance_paddr_top=0,instruction_master_paddr_base=0,instruction_master_paddr_top=0,internalIrqMaskSystemInfo=63,io_regionbase=0,io_regionsize=0,master_addr_map=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,mpx_enabled=false,multiplierType=no_mul,ocimem_ramBlockType=Automatic,ocimem_ramInit=false,regfile_ramBlockType=Automatic,register_file_por=false,resetAbsoluteAddr=0,resetOffset=0,resetSlave=SDRAM.s1,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=false,setting_allow_break_inst=false,setting_alwaysEncrypt=true,setting_asic_add_scan_mode_input=false,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_asic_third_party_synthesis=false,setting_avalonDebugPortPresent=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=false,setting_branchPredictionType=Dynamic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=true,setting_disableocitrace=false,setting_dtcm_ecc_present=true,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportdebuginfo=false,setting_exportvectors=false,setting_fast_register_read=false,setting_ic_ecc_present=true,setting_interruptControllerType=Internal,setting_ioregionBypassDCache=false,setting_itcm_ecc_present=true,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_oci_version=1,setting_preciseIllegalMemAccessException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,setting_support31bitdcachebypass=true,setting_usedesignware=false,shifterType=medium_le_shift,stratix_dspblock_shift_mul=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,tightly_coupled_data_master_0_paddr_base=0,tightly_coupled_data_master_0_paddr_top=0,tightly_coupled_data_master_1_paddr_base=0,tightly_coupled_data_master_1_paddr_top=0,tightly_coupled_data_master_2_paddr_base=0,tightly_coupled_data_master_2_paddr_top=0,tightly_coupled_data_master_3_paddr_base=0,tightly_coupled_data_master_3_paddr_top=0,tightly_coupled_instruction_master_0_paddr_base=0,tightly_coupled_instruction_master_0_paddr_top=0,tightly_coupled_instruction_master_1_paddr_base=0,tightly_coupled_instruction_master_1_paddr_top=0,tightly_coupled_instruction_master_2_paddr_base=0,tightly_coupled_instruction_master_2_paddr_top=0,tightly_coupled_instruction_master_3_paddr_base=0,tightly_coupled_instruction_master_3_paddr_top=0,tmr_enabled=false,tracefilename=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings=)(clock:16.1:)(clock:16.1:)(reset:16.1:))(altera_nios2_gen2:16.1:AUTO_CLK_CLOCK_DOMAIN=4,AUTO_CLK_RESET_DOMAIN=4,AUTO_DEVICE=EP4CE115F29C7,AUTO_DEVICE_SPEEDGRADE=7,bht_ramBlockType=Automatic,breakAbsoluteAddr=167772192,breakOffset=32,breakSlave=None,breakSlave_derived=Processor2.debug_mem_slave,cdx_enabled=false,clockFrequency=50000000,cpuArchRev=1,cpuID=0,cpuReset=false,customInstSlavesSystemInfo=&lt;info&gt;&lt;slave name=&quot;nios2_floating_point_2nd_core&quot; baseAddress=&quot;252&quot; addressSpan=&quot;4&quot; clockCycleType=&quot;VARIABLE&quot; /&gt;&lt;/info&gt;,customInstSlavesSystemInfo_nios_a=&lt;info/&gt;,customInstSlavesSystemInfo_nios_b=&lt;info/&gt;,customInstSlavesSystemInfo_nios_c=&lt;info/&gt;,dataAddrWidth=29,dataMasterHighPerformanceAddrWidth=1,dataMasterHighPerformanceMapParam=,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;SDRAM.s1&apos; start=&apos;0x0&apos; end=&apos;0x8000000&apos; type=&apos;altera_avalon_new_sdram_controller.s1&apos; /&gt;&lt;slave name=&apos;CameraD5M_0_cam_detect_0.camera_slave&apos; start=&apos;0x8200000&apos; end=&apos;0x8200004&apos; type=&apos;cam_detect.camera_slave&apos; /&gt;&lt;slave name=&apos;Processor2.debug_mem_slave&apos; start=&apos;0xA000000&apos; end=&apos;0xA000800&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;Pushbuttons.avalon_parallel_port_slave&apos; start=&apos;0x10000050&apos; end=&apos;0x10000060&apos; type=&apos;altera_up_avalon_parallel_port.avalon_parallel_port_slave&apos; /&gt;&lt;slave name=&apos;Expansion_JP5.avalon_parallel_port_slave&apos; start=&apos;0x10000060&apos; end=&apos;0x10000070&apos; type=&apos;altera_up_avalon_parallel_port.avalon_parallel_port_slave&apos; /&gt;&lt;slave name=&apos;JTAG_UART_2nd_Core.avalon_jtag_slave&apos; start=&apos;0x10001000&apos; end=&apos;0x10001008&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;Serial_Port.avalon_rs232_slave&apos; start=&apos;0x10001010&apos; end=&apos;0x10001018&apos; type=&apos;altera_up_avalon_rs232.avalon_rs232_slave&apos; /&gt;&lt;slave name=&apos;Interval_Timer.s1&apos; start=&apos;0x10002000&apos; end=&apos;0x10002020&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;Audio_Subsystem_Audio.avalon_audio_slave&apos; start=&apos;0x10003040&apos; end=&apos;0x10003050&apos; type=&apos;altera_up_avalon_audio.avalon_audio_slave&apos; /&gt;&lt;/address-map&gt;,data_master_high_performance_paddr_base=0,data_master_high_performance_paddr_size=0,data_master_paddr_base=0,data_master_paddr_size=0,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_ramBlockType=Automatic,dcache_size=2048,dcache_size_derived=2048,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_datatrace=false,debug_datatrigger=0,debug_debugReqSignals=false,debug_enabled=true,debug_hwbreakpoint=0,debug_insttrace=false,debug_jtagInstanceID=0,debug_offchiptrace=false,debug_onchiptrace=false,debug_traceStorage=onchip_trace,debug_traceType=none,debug_triggerArming=true,deviceFamilyName=Cyclone IV E,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dividerType=no_div,exceptionAbsoluteAddr=32,exceptionOffset=32,exceptionSlave=SDRAM.s1,faAddrWidth=1,faSlaveMapParam=,fa_cache_line=2,fa_cache_linesize=0,flash_instruction_master_paddr_base=0,flash_instruction_master_paddr_size=0,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=4096,icache_tagramBlockType=Automatic,impl=Tiny,instAddrWidth=28,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;SDRAM.s1&apos; start=&apos;0x0&apos; end=&apos;0x8000000&apos; type=&apos;altera_avalon_new_sdram_controller.s1&apos; /&gt;&lt;slave name=&apos;Processor2.debug_mem_slave&apos; start=&apos;0xA000000&apos; end=&apos;0xA000800&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;/address-map&gt;,instructionMasterHighPerformanceAddrWidth=1,instructionMasterHighPerformanceMapParam=,instruction_master_high_performance_paddr_base=0,instruction_master_high_performance_paddr_size=0,instruction_master_paddr_base=0,instruction_master_paddr_size=0,internalIrqMaskSystemInfo=63,io_regionbase=0,io_regionsize=0,master_addr_map=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,mpx_enabled=false,mul_32_impl=2,mul_64_impl=0,mul_shift_choice=0,multiplierType=no_mul,ocimem_ramBlockType=Automatic,ocimem_ramInit=false,regfile_ramBlockType=Automatic,register_file_por=false,resetAbsoluteAddr=0,resetOffset=0,resetSlave=SDRAM.s1,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=false,setting_allow_break_inst=false,setting_alwaysEncrypt=true,setting_asic_add_scan_mode_input=false,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_asic_third_party_synthesis=false,setting_avalonDebugPortPresent=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=false,setting_branchpredictiontype=Dynamic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=true,setting_disable_tmr_inj=false,setting_disableocitrace=false,setting_dtcm_ecc_present=true,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportHostDebugPort=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportdebuginfo=false,setting_exportvectors=false,setting_fast_register_read=false,setting_ic_ecc_present=true,setting_interruptControllerType=Internal,setting_ioregionBypassDCache=false,setting_itcm_ecc_present=true,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_oci_version=1,setting_preciseIllegalMemAccessException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,setting_support31bitdcachebypass=true,setting_tmr_output_disable=false,setting_usedesignware=false,shift_rot_impl=1,shifterType=medium_le_shift,stratix_dspblock_shift_mul=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,tightly_coupled_data_master_0_paddr_base=0,tightly_coupled_data_master_0_paddr_size=0,tightly_coupled_data_master_1_paddr_base=0,tightly_coupled_data_master_1_paddr_size=0,tightly_coupled_data_master_2_paddr_base=0,tightly_coupled_data_master_2_paddr_size=0,tightly_coupled_data_master_3_paddr_base=0,tightly_coupled_data_master_3_paddr_size=0,tightly_coupled_instruction_master_0_paddr_base=0,tightly_coupled_instruction_master_0_paddr_size=0,tightly_coupled_instruction_master_1_paddr_base=0,tightly_coupled_instruction_master_1_paddr_size=0,tightly_coupled_instruction_master_2_paddr_base=0,tightly_coupled_instruction_master_2_paddr_size=0,tightly_coupled_instruction_master_3_paddr_base=0,tightly_coupled_instruction_master_3_paddr_size=0,tmr_enabled=false,tracefilename=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings=(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=50000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=50000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=1)(altera_nios2_gen2_unit:16.1:bht_ramBlockType=Automatic,breakAbsoluteAddr=167772192,breakOffset=32,breakSlave=None,breakSlave_derived=Processor2.debug_mem_slave,cdx_enabled=false,clockFrequency=50000000,cpuArchRev=1,cpuID=0,cpuReset=false,cpu_name=cpu,customInstSlavesSystemInfo=&lt;info&gt;&lt;slave name=&quot;nios2_floating_point_2nd_core&quot; baseAddress=&quot;252&quot; addressSpan=&quot;4&quot; clockCycleType=&quot;VARIABLE&quot; /&gt;&lt;/info&gt;,dataAddrWidth=29,dataMasterHighPerformanceAddrWidth=1,dataMasterHighPerformanceMapParam=,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;SDRAM.s1&apos; start=&apos;0x0&apos; end=&apos;0x8000000&apos; type=&apos;altera_avalon_new_sdram_controller.s1&apos; /&gt;&lt;slave name=&apos;CameraD5M_0_cam_detect_0.camera_slave&apos; start=&apos;0x8200000&apos; end=&apos;0x8200004&apos; type=&apos;cam_detect.camera_slave&apos; /&gt;&lt;slave name=&apos;Processor2.debug_mem_slave&apos; start=&apos;0xA000000&apos; end=&apos;0xA000800&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;Pushbuttons.avalon_parallel_port_slave&apos; start=&apos;0x10000050&apos; end=&apos;0x10000060&apos; type=&apos;altera_up_avalon_parallel_port.avalon_parallel_port_slave&apos; /&gt;&lt;slave name=&apos;Expansion_JP5.avalon_parallel_port_slave&apos; start=&apos;0x10000060&apos; end=&apos;0x10000070&apos; type=&apos;altera_up_avalon_parallel_port.avalon_parallel_port_slave&apos; /&gt;&lt;slave name=&apos;JTAG_UART_2nd_Core.avalon_jtag_slave&apos; start=&apos;0x10001000&apos; end=&apos;0x10001008&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;Serial_Port.avalon_rs232_slave&apos; start=&apos;0x10001010&apos; end=&apos;0x10001018&apos; type=&apos;altera_up_avalon_rs232.avalon_rs232_slave&apos; /&gt;&lt;slave name=&apos;Interval_Timer.s1&apos; start=&apos;0x10002000&apos; end=&apos;0x10002020&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;Audio_Subsystem_Audio.avalon_audio_slave&apos; start=&apos;0x10003040&apos; end=&apos;0x10003050&apos; type=&apos;altera_up_avalon_audio.avalon_audio_slave&apos; /&gt;&lt;/address-map&gt;,data_master_high_performance_paddr_base=0,data_master_high_performance_paddr_top=0,data_master_paddr_base=0,data_master_paddr_top=0,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_ramBlockType=Automatic,dcache_size=2048,dcache_size_derived=2048,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_datatrace=false,debug_datatrigger=0,debug_debugReqSignals=false,debug_enabled=true,debug_hwbreakpoint=0,debug_insttrace=false,debug_jtagInstanceID=0,debug_offchiptrace=false,debug_onchiptrace=false,debug_traceStorage=onchip_trace,debug_traceType=none,debug_triggerArming=true,deviceFamilyName=Cyclone IV E,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dividerType=no_div,exceptionAbsoluteAddr=32,exceptionOffset=32,exceptionSlave=SDRAM.s1,faAddrWidth=1,faSlaveMapParam=,fa_cache_line=2,fa_cache_linesize=0,flash_instruction_master_paddr_base=0,flash_instruction_master_paddr_top=0,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=4096,icache_tagramBlockType=Automatic,impl=Tiny,instAddrWidth=28,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;SDRAM.s1&apos; start=&apos;0x0&apos; end=&apos;0x8000000&apos; type=&apos;altera_avalon_new_sdram_controller.s1&apos; /&gt;&lt;slave name=&apos;Processor2.debug_mem_slave&apos; start=&apos;0xA000000&apos; end=&apos;0xA000800&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;/address-map&gt;,instructionMasterHighPerformanceAddrWidth=1,instructionMasterHighPerformanceMapParam=,instruction_master_high_performance_paddr_base=0,instruction_master_high_performance_paddr_top=0,instruction_master_paddr_base=0,instruction_master_paddr_top=0,internalIrqMaskSystemInfo=63,io_regionbase=0,io_regionsize=0,master_addr_map=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,mpx_enabled=false,multiplierType=no_mul,ocimem_ramBlockType=Automatic,ocimem_ramInit=false,regfile_ramBlockType=Automatic,register_file_por=false,resetAbsoluteAddr=0,resetOffset=0,resetSlave=SDRAM.s1,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=false,setting_allow_break_inst=false,setting_alwaysEncrypt=true,setting_asic_add_scan_mode_input=false,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_asic_third_party_synthesis=false,setting_avalonDebugPortPresent=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=false,setting_branchPredictionType=Dynamic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=true,setting_disableocitrace=false,setting_dtcm_ecc_present=true,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportdebuginfo=false,setting_exportvectors=false,setting_fast_register_read=false,setting_ic_ecc_present=true,setting_interruptControllerType=Internal,setting_ioregionBypassDCache=false,setting_itcm_ecc_present=true,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_oci_version=1,setting_preciseIllegalMemAccessException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,setting_support31bitdcachebypass=true,setting_usedesignware=false,shifterType=medium_le_shift,stratix_dspblock_shift_mul=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,tightly_coupled_data_master_0_paddr_base=0,tightly_coupled_data_master_0_paddr_top=0,tightly_coupled_data_master_1_paddr_base=0,tightly_coupled_data_master_1_paddr_top=0,tightly_coupled_data_master_2_paddr_base=0,tightly_coupled_data_master_2_paddr_top=0,tightly_coupled_data_master_3_paddr_base=0,tightly_coupled_data_master_3_paddr_top=0,tightly_coupled_instruction_master_0_paddr_base=0,tightly_coupled_instruction_master_0_paddr_top=0,tightly_coupled_instruction_master_1_paddr_base=0,tightly_coupled_instruction_master_1_paddr_top=0,tightly_coupled_instruction_master_2_paddr_base=0,tightly_coupled_instruction_master_2_paddr_top=0,tightly_coupled_instruction_master_3_paddr_base=0,tightly_coupled_instruction_master_3_paddr_top=0,tmr_enabled=false,tracefilename=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings=)(clock:16.1:)(clock:16.1:)(reset:16.1:))(altera_up_avalon_parallel_port:16.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,DW=4,board=DE2-115,capture=true,custom_DW=32,custom_direction=Input only,custom_port=false,direction=Input only,edge=Falling,gpio=GPIO 0 (JP1),irq=true,irq_type=Edge,leds=Green,preset=Pushbuttons,sevensegs=3 to 0)(altera_up_avalon_parallel_port:16.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,DW=18,board=DE2-115,capture=false,custom_DW=32,custom_direction=Input only,custom_port=false,direction=Output only,edge=Rising,gpio=GPIO 0 (JP1),irq=false,irq_type=Edge,leds=Red,preset=LEDs,sevensegs=3 to 0)(altera_avalon_new_sdram_controller:16.1:TAC=5.5,TMRD=3,TRCD=20.0,TRFC=70.0,TRP=20.0,TWR=14.0,addressWidth=25,bankWidth=2,casLatency=3,clockRate=50000000,columnWidth=10,componentName=nios_system_SDRAM,dataWidth=32,generateSimulationModel=true,initNOPDelay=0.0,initRefreshCommands=2,masteredTristateBridgeSlave=0,model=single_Micron_MT48LC4M32B2_7_chip,numberOfBanks=4,numberOfChipSelects=1,pinsSharedViaTriState=false,powerUpDelay=100.0,refreshPeriod=15.625,registerDataIn=true,rowWidth=13,size=134217728)(altera_up_avalon_sram:16.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,board=DE2-115,pixel_buffer=true)(altera_up_avalon_rs232:16.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,avalon_bus_type=Memory Mapped,baud=115200,clk_rate=50000000,data_bits=8,parity=Odd,stop_bits=1)(altera_up_avalon_parallel_port:16.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,DW=18,board=DE2-115,capture=false,custom_DW=32,custom_direction=Input only,custom_port=false,direction=Input only,edge=Rising,gpio=GPIO 0 (JP1),irq=false,irq_type=Edge,leds=Green,preset=Slider Switches,sevensegs=3 to 0)(altera_avalon_sysid_qsys:16.1:id=-2003203943,timestamp=1495029672)(altera_up_avalon_sys_sdram_pll:16.1:AUTO_DEVICE=EP4CE115F29C7,AUTO_DEVICE_SPEEDGRADE=7,CIII_boards=DE0,CIV_boards=DE2-115,CV_boards=DE1-SoC,MAX10_boards=DE10-Lite,board=DE2-115,device_family=Cyclone IV E,gui_outclk=50.0,gui_refclk=50.0,other_boards=None,outclk=50.0,refclk=50.0(altera_up_altpll:16.1:DEVICE_FAMILY=Cyclone IV,OUTCLK0_DIV=1,OUTCLK0_MULT=1,OUTCLK1_DIV=1,OUTCLK1_MULT=1,OUTCLK2_DIV=1,OUTCLK2_MULT=1,PHASE_SHIFT=-3000,audio_clk_freq=12.288,gui_device_family=Cyclone IV E,type=System/SDRAM,video_out=4.3&quot; LCD (TRDB_LTM))(altera_up_avalon_reset_from_locked_signal:16.1:)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0))(avalon:16.1:arbitrationPriority=1,baseAddress=0x10003040,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x10003040,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x10001000,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x10001000,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x10000060,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x10000060,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x10000050,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x10000050,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x10001010,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x10001010,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x08200000,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x08200000,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0a000000,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0a000000,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x10002000,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x10002000,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0a000000,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0a000000,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x10003040,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x10003000,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x10001000,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x10000000,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x10000010,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x10000040,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x10000050,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x10000060,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x10001010,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x08000000,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x08200000,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x10002020,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0c000000,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0bff0000,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x10002000,defaultConnection=false)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(interrupt:16.1:irqNumber=0)(interrupt:16.1:irqNumber=0)(interrupt:16.1:irqNumber=1)(interrupt:16.1:irqNumber=1)(interrupt:16.1:irqNumber=4)(interrupt:16.1:irqNumber=4)(interrupt:16.1:irqNumber=5)(interrupt:16.1:irqNumber=5)(interrupt:16.1:irqNumber=2)(interrupt:16.1:irqNumber=2)(interrupt:16.1:irqNumber=3)(interrupt:16.1:irqNumber=3)(nios_custom_instruction:16.1:CIName=nios2_floating_point,CINameUpgrade=,arbitrationPriority=1,baseAddress=252,opcodeExtensionUpgrade=-1)(nios_custom_instruction:16.1:CIName=nios2_floating_point_2nd_core,CINameUpgrade=,arbitrationPriority=1,baseAddress=252,opcodeExtensionUpgrade=-1)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)"
   instancePathKey="nios_system"
   kind="nios_system"
   version="1.0"
   name="nios_system">
  <parameter name="AUTO_SYSTEM_PLL_REF_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_AUDIO_PLL_REF_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="1495029672" />
  <parameter name="AUTO_DEVICE" value="EP4CE115F29C7" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="AUTO_AUDIO_PLL_REF_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_SYSTEM_PLL_REF_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_SYSTEM_PLL_REF_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_AUDIO_PLL_REF_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7" />
  <generatedFiles>
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/nios_system.vhd"
       type="VHDL" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/nios_system_rst_controller.vhd"
       type="VHDL" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/nios_system_rst_controller_001.vhd"
       type="VHDL" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_av_config_serial_bus_controller.v"
       type="VERILOG" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_slow_clock_generator.v"
       type="VERILOG" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_av_config_auto_init.v"
       type="VERILOG" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_av_config_auto_init_dc2.v"
       type="VERILOG" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_av_config_auto_init_d5m.v"
       type="VERILOG" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_av_config_auto_init_lcm.v"
       type="VERILOG" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_av_config_auto_init_ltm.v"
       type="VERILOG" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v"
       type="VERILOG" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v"
       type="VERILOG" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v"
       type="VERILOG" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v"
       type="VERILOG" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v"
       type="VERILOG" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_AV_Config.v"
       type="VERILOG" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Audio_Subsystem.vhd"
       type="VHDL" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_audio_bit_counter.v"
       type="VERILOG" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_audio_in_deserializer.v"
       type="VERILOG" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_audio_out_serializer.v"
       type="VERILOG" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_clock_edge.v"
       type="VERILOG" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_sync_fifo.v"
       type="VERILOG" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Audio_Subsystem_Audio.v"
       type="VERILOG" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Audio_Subsystem_Audio_PLL.v"
       type="VERILOG" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_altpll.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_CameraD5M_0.vhd"
       type="VHDL" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/cam_detect.vhd"
       type="VHDL"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_CameraD5M_0_video_bayer_resampler_0.v"
       type="VERILOG" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_video_itu_656_decoder.v"
       type="VERILOG" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_video_decoder_add_endofpacket.v"
       type="VERILOG" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_video_camera_decoder.v"
       type="VERILOG" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_video_dual_clock_fifo.v"
       type="VERILOG" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_CameraD5M_0_video_decoder_0.v"
       type="VERILOG" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_CameraD5M_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_CameraD5M_0_avalon_st_adapter_timing_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Expansion_JP5.v"
       type="VERILOG" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/Altera_UP_Flash_Memory_IP_Core_Avalon_Interface.vhd"
       type="VHDL" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/Altera_UP_Flash_Memory_Controller.vhd"
       type="VHDL" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/Altera_UP_Flash_Memory_IP_Core_Standalone.vhd"
       type="VHDL" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/Altera_UP_Flash_Memory_User_Interface.vhd"
       type="VHDL" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Green_LEDs.v"
       type="VERILOG" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Interval_Timer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_JTAG_UART.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_JTAG_to_FPGA_Bridge.v"
       type="VERILOG" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_st_jtag_interface.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_jtag_dc_streaming.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_jtag_sld_node.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_jtag_streaming.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_st_idle_remover.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_st_idle_inserter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_st_jtag_interface.sdc"
       type="SDC"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_JTAG_to_FPGA_Bridge_timing_adt.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_packets_to_master.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_JTAG_to_FPGA_Bridge_b2p_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_JTAG_to_FPGA_Bridge_p2b_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_wrapper.v"
       type="VERILOG" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_qsys.v"
       type="VERILOG" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v"
       type="VERILOG" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1.v"
       type="VERILOG" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.sdc"
       type="SDC"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu_debug_slave_sysclk.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu_debug_slave_tck.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu_debug_slave_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu_ociram_default_contents.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu_rf_ram_a.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu_rf_ram_b.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu_test_bench.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2.v"
       type="VERILOG" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu.sdc"
       type="SDC"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu_debug_slave_sysclk.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu_debug_slave_tck.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu_debug_slave_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu_ociram_default_contents.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu_rf_ram_a.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu_rf_ram_b.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu_test_bench.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Pushbuttons.v"
       type="VERILOG" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Red_LEDs.v"
       type="VERILOG" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_SDRAM.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_SDRAM_test_component.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_SRAM.v"
       type="VERILOG" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_rs232_counters.v"
       type="VERILOG" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_rs232_in_deserializer.v"
       type="VERILOG" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_rs232_out_serializer.v"
       type="VERILOG" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_sync_fifo.v"
       type="VERILOG" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Serial_Port.v"
       type="VERILOG" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Slider_Switches.v"
       type="VERILOG" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_SysID.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_System_PLL.v"
       type="VERILOG" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_customins_master_translator.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_custom_instruction_master_multi_xconnect.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_customins_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0.v"
       type="VERILOG" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_005.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_006.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_011.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_013.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_014.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_015.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_019.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_023.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_incr_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_wrap_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_default_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_006.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_008.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux_008.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_014.v"
       type="VERILOG" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_014_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_irq_mapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="D:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE2-115/DE2-115_Media_Computer/verilog/nios_system.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/altera_up_avalon_audio_and_video_config_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_serial_bus_controller.v" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_slow_clock_generator.v" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init.v" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_dc2.v" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_d5m.v" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_lcm.v" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_ltm.v" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_ob_de1_soc.v" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_ob_de2_115.v" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_ob_audio.v" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_ob_adv7180.v" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_ob_adv7181.v" />
   <file
       path="D:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE2-115/DE2-115_Media_Computer/verilog/Audio_Subsystem.qsys" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/university_program/audio_video/altera_up_avalon_audio/altera_up_avalon_audio_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/university_program/audio_video/altera_up_avalon_audio/hdl/altera_up_audio_bit_counter.v" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/university_program/audio_video/altera_up_avalon_audio/hdl/altera_up_audio_in_deserializer.v" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/university_program/audio_video/altera_up_avalon_audio/hdl/altera_up_audio_out_serializer.v" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/university_program/audio_video/altera_up_avalon_audio/hdl/altera_up_clock_edge.v" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/university_program/audio_video/altera_up_avalon_audio/hdl/altera_up_sync_fifo.v" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/university_program/clocks/altera_up_avalon_audio_pll/altera_up_avalon_audio_pll_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/university_program/clocks/altera_up_altpll/altera_up_altpll_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/university_program/clocks/altera_up_avalon_reset_from_locked_signal/altera_up_avalon_reset_from_locked_signal_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
   <file
       path="D:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE2-115/DE2-115_Media_Computer/verilog/CameraD5M.qsys" />
   <file
       path="D:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE2-115/DE2-115_Media_Computer/verilog/cam_detect_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_bayer_resampler/altera_up_avalon_video_bayer_resampler_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_decoder/altera_up_avalon_video_decoder_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_decoder/hdl/altera_up_video_itu_656_decoder.v" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_decoder/hdl/altera_up_video_decoder_add_endofpacket.v" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_decoder/hdl/altera_up_video_camera_decoder.v" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_decoder/hdl/altera_up_video_dual_clock_fifo.v" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/university_program/input_output/altera_up_avalon_parallel_port/altera_up_avalon_parallel_port_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/university_program/memory/altera_up_flash_memory/Altera_UP_Flash_Memory_IP_Core_Avalon_Interface_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/university_program/memory/altera_up_flash_memory/hdl/Altera_UP_Flash_Memory_IP_Core_Avalon_Interface.vhd" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/university_program/memory/altera_up_flash_memory/hdl/Altera_UP_Flash_Memory_Controller.vhd" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/university_program/memory/altera_up_flash_memory/hdl/Altera_UP_Flash_Memory_IP_Core_Standalone.vhd" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/university_program/memory/altera_up_flash_memory/hdl/Altera_UP_Flash_Memory_User_Interface.vhd" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/university_program/input_output/altera_up_avalon_parallel_port/altera_up_avalon_parallel_port_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/sopc_builder_ip/altera_avalon_timer/altera_avalon_timer_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/altera_avalon_jtag_uart_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/sopc_builder_ip/altera_jtag_avalon_master/altera_jtag_avalon_master_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/sopc_builder_ip/altera_avalon_jtag_phy/altera_avalon_st_jtag_interface_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/sopc_builder_ip/altera_avalon_st_bytes_to_packets/altera_avalon_st_bytes_to_packets_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/sopc_builder_ip/altera_avalon_st_packets_to_bytes/altera_avalon_st_packets_to_bytes_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/sopc_builder_ip/altera_avalon_packets_to_master/altera_avalon_packets_to_master_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/sopc_builder_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/sopc_builder_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_wrapper.v" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/sopc_builder_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/sopc_builder_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_unit_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_unit_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/university_program/input_output/altera_up_avalon_parallel_port/altera_up_avalon_parallel_port_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/university_program/input_output/altera_up_avalon_parallel_port/altera_up_avalon_parallel_port_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/altera_avalon_new_sdram_controller_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/university_program/memory/altera_up_avalon_sram/altera_up_avalon_sram_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/university_program/communication/altera_up_avalon_rs232/altera_up_avalon_rs232_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/university_program/communication/altera_up_avalon_rs232/hdl/altera_up_rs232_counters.v" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/university_program/communication/altera_up_avalon_rs232/hdl/altera_up_rs232_in_deserializer.v" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/university_program/communication/altera_up_avalon_rs232/hdl/altera_up_rs232_out_serializer.v" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/university_program/communication/altera_up_avalon_rs232/hdl/altera_up_sync_fifo.v" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/university_program/input_output/altera_up_avalon_parallel_port/altera_up_avalon_parallel_port_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/sopc_builder_ip/altera_avalon_sysid_qsys/altera_avalon_sysid_qsys_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/university_program/clocks/altera_up_avalon_sys_sdram_pll/altera_up_avalon_sys_sdram_pll_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/university_program/clocks/altera_up_altpll/altera_up_altpll_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/university_program/clocks/altera_up_avalon_reset_from_locked_signal/altera_up_avalon_reset_from_locked_signal_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/merlin/altera_customins_master_translator/altera_customins_master_translator_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/merlin/altera_customins_xconnect/altera_customins_xconnect_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/merlin/altera_customins_slave_translator/altera_customins_slave_translator_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/merlin/altera_irq_mapper/altera_irq_mapper_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="nios_system">queue size: 0 starting:nios_system "nios_system"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>28</b> modules, <b>98</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>20</b> modules, <b>78</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>44</b> modules, <b>156</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces Processor2.data_master and Processor2_data_master_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces Processor1.data_master and Processor1_data_master_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces JTAG_to_FPGA_Bridge.master and JTAG_to_FPGA_Bridge_master_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces Processor1.instruction_master and Processor1_instruction_master_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces Processor2.instruction_master and Processor2_instruction_master_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces Audio_Subsystem_audio_slave_translator.avalon_anti_slave_0 and Audio_Subsystem.audio_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces JTAG_UART_2nd_Core_avalon_jtag_slave_translator.avalon_anti_slave_0 and JTAG_UART_2nd_Core.avalon_jtag_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces Expansion_JP5_avalon_parallel_port_slave_translator.avalon_anti_slave_0 and Expansion_JP5.avalon_parallel_port_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces Pushbuttons_avalon_parallel_port_slave_translator.avalon_anti_slave_0 and Pushbuttons.avalon_parallel_port_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces Serial_Port_avalon_rs232_slave_translator.avalon_anti_slave_0 and Serial_Port.avalon_rs232_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces CameraD5M_0_camera_slave_translator.avalon_anti_slave_0 and CameraD5M_0.camera_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces Processor2_debug_mem_slave_translator.avalon_anti_slave_0 and Processor2.debug_mem_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces Interval_Timer_s1_translator.avalon_anti_slave_0 and Interval_Timer.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces SDRAM_s1_translator.avalon_anti_slave_0 and SDRAM.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces AV_Config_avalon_av_config_slave_translator.avalon_anti_slave_0 and AV_Config.avalon_av_config_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces JTAG_UART_avalon_jtag_slave_translator.avalon_anti_slave_0 and JTAG_UART.avalon_jtag_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces Red_LEDs_avalon_parallel_port_slave_translator.avalon_anti_slave_0 and Red_LEDs.avalon_parallel_port_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces Green_LEDs_avalon_parallel_port_slave_translator.avalon_anti_slave_0 and Green_LEDs.avalon_parallel_port_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces Slider_Switches_avalon_parallel_port_slave_translator.avalon_anti_slave_0 and Slider_Switches.avalon_parallel_port_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces SRAM_avalon_sram_slave_translator.avalon_anti_slave_0 and SRAM.avalon_sram_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces SysID_control_slave_translator.avalon_anti_slave_0 and SysID.control_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces Flash_flash_data_translator.avalon_anti_slave_0 and Flash.flash_data</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces Flash_flash_erase_control_translator.avalon_anti_slave_0 and Flash.flash_erase_control</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces Processor1_debug_mem_slave_translator.avalon_anti_slave_0 and Processor1.debug_mem_slave</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>89</b> modules, <b>398</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>113</b> modules, <b>476</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_traffic_limiter_transform"><![CDATA[After transform: <b>114</b> modules, <b>480</b> connections]]></message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_burst_transform"><![CDATA[After transform: <b>115</b> modules, <b>483</b> connections]]></message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>162</b> modules, <b>613</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_width_transform"><![CDATA[After transform: <b>164</b> modules, <b>619</b> connections]]></message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug" culprit="limiter_update_transform"><![CDATA[After transform: <b>164</b> modules, <b>620</b> connections]]></message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>169</b> modules, <b>788</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>29</b> modules, <b>91</b> connections]]></message>
   <message level="Debug" culprit="merlin_mm_transform"><![CDATA[After transform: <b>29</b> modules, <b>91</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_interrupt_mapper_transform"><![CDATA[After transform: <b>31</b> modules, <b>99</b> connections]]></message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_interrupt_fanout_transform"><![CDATA[After transform: <b>36</b> modules, <b>114</b> connections]]></message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>41</b> modules, <b>122</b> connections]]></message>
   <message level="Warning" culprit="nios_system">"No matching role found for Processor1_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_ipending (ipending)"</message>
   <message level="Warning" culprit="nios_system">"No matching role found for Processor1_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_estatus (estatus)"</message>
   <message level="Warning" culprit="nios_system">"No matching role found for Processor2_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_ipending (ipending)"</message>
   <message level="Warning" culprit="nios_system">"No matching role found for Processor2_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_estatus (estatus)"</message>
   <message level="Debug" culprit="nios_system"><![CDATA["<b>nios_system</b>" reuses <b>altera_up_avalon_audio_and_video_config</b> "<b>submodules/nios_system_AV_Config</b>"]]></message>
   <message level="Debug" culprit="nios_system"><![CDATA["<b>nios_system</b>" reuses <b>Audio_Subsystem</b> "<b>submodules/nios_system_Audio_Subsystem</b>"]]></message>
   <message level="Debug" culprit="nios_system"><![CDATA["<b>nios_system</b>" reuses <b>CameraD5M</b> "<b>submodules/nios_system_CameraD5M_0</b>"]]></message>
   <message level="Debug" culprit="nios_system"><![CDATA["<b>nios_system</b>" reuses <b>altera_up_avalon_parallel_port</b> "<b>submodules/nios_system_Expansion_JP5</b>"]]></message>
   <message level="Debug" culprit="nios_system"><![CDATA["<b>nios_system</b>" reuses <b>Altera_UP_Flash_Memory_IP_Core_Avalon_Interface</b> "<b>submodules/Altera_UP_Flash_Memory_IP_Core_Avalon_Interface</b>"]]></message>
   <message level="Debug" culprit="nios_system"><![CDATA["<b>nios_system</b>" reuses <b>altera_up_avalon_parallel_port</b> "<b>submodules/nios_system_Green_LEDs</b>"]]></message>
   <message level="Debug" culprit="nios_system"><![CDATA["<b>nios_system</b>" reuses <b>altera_avalon_timer</b> "<b>submodules/nios_system_Interval_Timer</b>"]]></message>
   <message level="Debug" culprit="nios_system"><![CDATA["<b>nios_system</b>" reuses <b>altera_avalon_jtag_uart</b> "<b>submodules/nios_system_JTAG_UART</b>"]]></message>
   <message level="Debug" culprit="nios_system"><![CDATA["<b>nios_system</b>" reuses <b>altera_avalon_jtag_uart</b> "<b>submodules/nios_system_JTAG_UART</b>"]]></message>
   <message level="Debug" culprit="nios_system"><![CDATA["<b>nios_system</b>" reuses <b>altera_jtag_avalon_master</b> "<b>submodules/nios_system_JTAG_to_FPGA_Bridge</b>"]]></message>
   <message level="Debug" culprit="nios_system"><![CDATA["<b>nios_system</b>" reuses <b>altera_nios_custom_instr_floating_point</b> "<b>submodules/fpoint_wrapper</b>"]]></message>
   <message level="Debug" culprit="nios_system"><![CDATA["<b>nios_system</b>" reuses <b>altera_nios_custom_instr_floating_point</b> "<b>submodules/fpoint_wrapper</b>"]]></message>
   <message level="Debug" culprit="nios_system"><![CDATA["<b>nios_system</b>" reuses <b>altera_nios2_gen2</b> "<b>submodules/nios_system_Processor1</b>"]]></message>
   <message level="Debug" culprit="nios_system"><![CDATA["<b>nios_system</b>" reuses <b>altera_nios2_gen2</b> "<b>submodules/nios_system_Processor2</b>"]]></message>
   <message level="Debug" culprit="nios_system"><![CDATA["<b>nios_system</b>" reuses <b>altera_up_avalon_parallel_port</b> "<b>submodules/nios_system_Pushbuttons</b>"]]></message>
   <message level="Debug" culprit="nios_system"><![CDATA["<b>nios_system</b>" reuses <b>altera_up_avalon_parallel_port</b> "<b>submodules/nios_system_Red_LEDs</b>"]]></message>
   <message level="Debug" culprit="nios_system"><![CDATA["<b>nios_system</b>" reuses <b>altera_avalon_new_sdram_controller</b> "<b>submodules/nios_system_SDRAM</b>"]]></message>
   <message level="Debug" culprit="nios_system"><![CDATA["<b>nios_system</b>" reuses <b>altera_up_avalon_sram</b> "<b>submodules/nios_system_SRAM</b>"]]></message>
   <message level="Debug" culprit="nios_system"><![CDATA["<b>nios_system</b>" reuses <b>altera_up_avalon_rs232</b> "<b>submodules/nios_system_Serial_Port</b>"]]></message>
   <message level="Debug" culprit="nios_system"><![CDATA["<b>nios_system</b>" reuses <b>altera_up_avalon_parallel_port</b> "<b>submodules/nios_system_Slider_Switches</b>"]]></message>
   <message level="Debug" culprit="nios_system"><![CDATA["<b>nios_system</b>" reuses <b>altera_avalon_sysid_qsys</b> "<b>submodules/nios_system_SysID</b>"]]></message>
   <message level="Debug" culprit="nios_system"><![CDATA["<b>nios_system</b>" reuses <b>altera_up_avalon_sys_sdram_pll</b> "<b>submodules/nios_system_System_PLL</b>"]]></message>
   <message level="Debug" culprit="nios_system"><![CDATA["<b>nios_system</b>" reuses <b>altera_customins_master_translator</b> "<b>submodules/altera_customins_master_translator</b>"]]></message>
   <message level="Debug" culprit="nios_system"><![CDATA["<b>nios_system</b>" reuses <b>altera_customins_xconnect</b> "<b>submodules/nios_system_Processor1_custom_instruction_master_multi_xconnect</b>"]]></message>
   <message level="Debug" culprit="nios_system"><![CDATA["<b>nios_system</b>" reuses <b>altera_customins_slave_translator</b> "<b>submodules/altera_customins_slave_translator</b>"]]></message>
   <message level="Debug" culprit="nios_system"><![CDATA["<b>nios_system</b>" reuses <b>altera_customins_master_translator</b> "<b>submodules/altera_customins_master_translator</b>"]]></message>
   <message level="Debug" culprit="nios_system"><![CDATA["<b>nios_system</b>" reuses <b>altera_customins_xconnect</b> "<b>submodules/nios_system_Processor1_custom_instruction_master_multi_xconnect</b>"]]></message>
   <message level="Debug" culprit="nios_system"><![CDATA["<b>nios_system</b>" reuses <b>altera_customins_slave_translator</b> "<b>submodules/altera_customins_slave_translator</b>"]]></message>
   <message level="Debug" culprit="nios_system"><![CDATA["<b>nios_system</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/nios_system_mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="nios_system"><![CDATA["<b>nios_system</b>" reuses <b>altera_irq_mapper</b> "<b>submodules/nios_system_irq_mapper</b>"]]></message>
   <message level="Debug" culprit="nios_system"><![CDATA["<b>nios_system</b>" reuses <b>altera_irq_mapper</b> "<b>submodules/nios_system_irq_mapper</b>"]]></message>
   <message level="Debug" culprit="nios_system"><![CDATA["<b>nios_system</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="nios_system"><![CDATA["<b>nios_system</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="nios_system"><![CDATA["<b>nios_system</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="nios_system"><![CDATA["<b>nios_system</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="nios_system"><![CDATA["<b>nios_system</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 35 starting:altera_up_avalon_audio_and_video_config "submodules/nios_system_AV_Config"</message>
   <message level="Info" culprit="AV_Config">Starting Generation of Audio and Video Config</message>
   <message level="Info" culprit="AV_Config"><![CDATA["<b>nios_system</b>" instantiated <b>altera_up_avalon_audio_and_video_config</b> "<b>AV_Config</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 34 starting:Audio_Subsystem "submodules/nios_system_Audio_Subsystem"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>2</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>4</b> modules, <b>4</b> connections]]></message>
   <message level="Debug" culprit="Audio_Subsystem"><![CDATA["<b>Audio_Subsystem</b>" reuses <b>altera_up_avalon_audio</b> "<b>submodules/nios_system_Audio_Subsystem_Audio</b>"]]></message>
   <message level="Debug" culprit="Audio_Subsystem"><![CDATA["<b>Audio_Subsystem</b>" reuses <b>altera_up_avalon_audio_pll</b> "<b>submodules/nios_system_Audio_Subsystem_Audio_PLL</b>"]]></message>
   <message level="Debug" culprit="Audio_Subsystem"><![CDATA["<b>Audio_Subsystem</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="Audio_Subsystem"><![CDATA["<b>nios_system</b>" instantiated <b>Audio_Subsystem</b> "<b>Audio_Subsystem</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 183 starting:altera_up_avalon_audio "submodules/nios_system_Audio_Subsystem_Audio"</message>
   <message level="Info" culprit="Audio">Starting Generation of Audio Controller</message>
   <message level="Info" culprit="Audio"><![CDATA["<b>Audio_Subsystem</b>" instantiated <b>altera_up_avalon_audio</b> "<b>Audio</b>"]]></message>
   <message level="Warning"><![CDATA[Overwriting different file <b>D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_sync_fifo.v</b>]]></message>
   <message level="Debug" culprit="nios_system">queue size: 182 starting:altera_up_avalon_audio_pll "submodules/nios_system_Audio_Subsystem_Audio_PLL"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>2</b> modules, <b>1</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="Audio_PLL"><![CDATA["<b>Audio_PLL</b>" reuses <b>altera_up_altpll</b> "<b>submodules/altera_up_altpll</b>"]]></message>
   <message level="Debug" culprit="Audio_PLL"><![CDATA["<b>Audio_PLL</b>" reuses <b>altera_up_avalon_reset_from_locked_signal</b> "<b>submodules/altera_up_avalon_reset_from_locked_signal</b>"]]></message>
   <message level="Info" culprit="Audio_PLL"><![CDATA["<b>Audio_Subsystem</b>" instantiated <b>altera_up_avalon_audio_pll</b> "<b>Audio_PLL</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 167 starting:altera_up_altpll "submodules/altera_up_altpll"</message>
   <message level="Info" culprit="sys_pll"><![CDATA["<b>System_PLL</b>" instantiated <b>altera_up_altpll</b> "<b>sys_pll</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 166 starting:altera_up_avalon_reset_from_locked_signal "submodules/altera_up_avalon_reset_from_locked_signal"</message>
   <message level="Info" culprit="reset_from_locked"><![CDATA["<b>System_PLL</b>" instantiated <b>altera_up_avalon_reset_from_locked_signal</b> "<b>reset_from_locked</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 188 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>nios_system</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 36 starting:CameraD5M "submodules/nios_system_CameraD5M_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>8</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting timing_adapter: timing_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.008s/0.016s</message>
   <message level="Debug" culprit="avalon_st_adapter.timing_adapter_0">Timing: ELA:1/0.016s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.057s/0.110s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>5</b> modules, <b>11</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>6</b> modules, <b>13</b> connections]]></message>
   <message level="Debug" culprit="CameraD5M_0"><![CDATA["<b>CameraD5M_0</b>" reuses <b>cam_detect</b> "<b>submodules/cam_detect</b>"]]></message>
   <message level="Debug" culprit="CameraD5M_0"><![CDATA["<b>CameraD5M_0</b>" reuses <b>altera_up_avalon_video_bayer_resampler</b> "<b>submodules/nios_system_CameraD5M_0_video_bayer_resampler_0</b>"]]></message>
   <message level="Debug" culprit="CameraD5M_0"><![CDATA["<b>CameraD5M_0</b>" reuses <b>altera_up_avalon_video_decoder</b> "<b>submodules/nios_system_CameraD5M_0_video_decoder_0</b>"]]></message>
   <message level="Debug" culprit="CameraD5M_0"><![CDATA["<b>CameraD5M_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/nios_system_CameraD5M_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="CameraD5M_0"><![CDATA["<b>CameraD5M_0</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="CameraD5M_0"><![CDATA["<b>nios_system</b>" instantiated <b>CameraD5M</b> "<b>CameraD5M_0</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 182 starting:cam_detect "submodules/cam_detect"</message>
   <message level="Info" culprit="cam_detect_0"><![CDATA["<b>CameraD5M_0</b>" instantiated <b>cam_detect</b> "<b>cam_detect_0</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 181 starting:altera_up_avalon_video_bayer_resampler "submodules/nios_system_CameraD5M_0_video_bayer_resampler_0"</message>
   <message level="Info" culprit="video_bayer_resampler_0">Starting Generation of Video Bayer Pattern Resampler</message>
   <message level="Info" culprit="video_bayer_resampler_0"><![CDATA["<b>CameraD5M_0</b>" instantiated <b>altera_up_avalon_video_bayer_resampler</b> "<b>video_bayer_resampler_0</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 180 starting:altera_up_avalon_video_decoder "submodules/nios_system_CameraD5M_0_video_decoder_0"</message>
   <message level="Info" culprit="video_decoder_0">Starting Generation of Video In Decoder</message>
   <message level="Info" culprit="video_decoder_0"><![CDATA["<b>CameraD5M_0</b>" instantiated <b>altera_up_avalon_video_decoder</b> "<b>video_decoder_0</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 179 starting:altera_avalon_st_adapter "submodules/nios_system_CameraD5M_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>timing_adapter</b> "<b>submodules/nios_system_CameraD5M_0_avalon_st_adapter_timing_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>CameraD5M_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 2 starting:timing_adapter "submodules/nios_system_CameraD5M_0_avalon_st_adapter_timing_adapter_0"</message>
   <message level="Info" culprit="timing_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>timing_adapter</b> "<b>timing_adapter_0</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 188 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>nios_system</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 40 starting:altera_up_avalon_parallel_port "submodules/nios_system_Expansion_JP5"</message>
   <message level="Info" culprit="Expansion_JP5">Starting Generation of Parallel Port</message>
   <message level="Info" culprit="Expansion_JP5"><![CDATA["<b>nios_system</b>" instantiated <b>altera_up_avalon_parallel_port</b> "<b>Expansion_JP5</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 39 starting:Altera_UP_Flash_Memory_IP_Core_Avalon_Interface "submodules/Altera_UP_Flash_Memory_IP_Core_Avalon_Interface"</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: D:/intelfpga_lite/16.1/quartus\bin64/quartus_map.exe not_a_project --generate_hdl_interface=D:/intelfpga_lite/16.1/ip/altera/university_program/memory/altera_up_flash_memory/hdl/Altera_UP_Flash_Memory_IP_Core_Avalon_Interface.vhd --source=D:/intelfpga_lite/16.1/ip/altera/university_program/memory/altera_up_flash_memory/hdl/Altera_UP_Flash_Memory_Controller.vhd --source=D:/intelfpga_lite/16.1/ip/altera/university_program/memory/altera_up_flash_memory/hdl/Altera_UP_Flash_Memory_IP_Core_Standalone.vhd --source=D:/intelfpga_lite/16.1/ip/altera/university_program/memory/altera_up_flash_memory/hdl/Altera_UP_Flash_Memory_User_Interface.vhd --source=D:/intelfpga_lite/16.1/ip/altera/university_program/memory/altera_up_flash_memory/hdl/Altera_UP_Flash_Memory_IP_Core_Avalon_Interface.vhd --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/Martijn/AppData/Local/Temp/alt7303_3007588974926677495.dir/0544_sopcqmap/ --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 4.180s</message>
   <message level="Info" culprit="Flash"><![CDATA["<b>nios_system</b>" instantiated <b>Altera_UP_Flash_Memory_IP_Core_Avalon_Interface</b> "<b>Flash</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 38 starting:altera_up_avalon_parallel_port "submodules/nios_system_Green_LEDs"</message>
   <message level="Info" culprit="Green_LEDs">Starting Generation of Parallel Port</message>
   <message level="Info" culprit="Green_LEDs"><![CDATA["<b>nios_system</b>" instantiated <b>altera_up_avalon_parallel_port</b> "<b>Green_LEDs</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 37 starting:altera_avalon_timer "submodules/nios_system_Interval_Timer"</message>
   <message level="Info" culprit="Interval_Timer">Starting RTL generation for module 'nios_system_Interval_Timer'</message>
   <message level="Info" culprit="Interval_Timer">  Generation command is [exec D:/intelFPGA_lite/16.1/quartus/bin64//perl/bin/perl.exe -I D:/intelFPGA_lite/16.1/quartus/bin64//perl/lib -I D:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- D:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=nios_system_Interval_Timer --dir=C:/Users/Martijn/AppData/Local/Temp/alt7303_3007588974926677495.dir/0551_Interval_Timer_gen/ --quartus_dir=D:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/Martijn/AppData/Local/Temp/alt7303_3007588974926677495.dir/0551_Interval_Timer_gen//nios_system_Interval_Timer_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="Interval_Timer">Done RTL generation for module 'nios_system_Interval_Timer'</message>
   <message level="Info" culprit="Interval_Timer"><![CDATA["<b>nios_system</b>" instantiated <b>altera_avalon_timer</b> "<b>Interval_Timer</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 36 starting:altera_avalon_jtag_uart "submodules/nios_system_JTAG_UART"</message>
   <message level="Info" culprit="JTAG_UART">Starting RTL generation for module 'nios_system_JTAG_UART'</message>
   <message level="Info" culprit="JTAG_UART">  Generation command is [exec D:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_system_JTAG_UART --dir=C:/Users/Martijn/AppData/Local/Temp/alt7303_3007588974926677495.dir/0552_JTAG_UART_gen/ --quartus_dir=D:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/Martijn/AppData/Local/Temp/alt7303_3007588974926677495.dir/0552_JTAG_UART_gen//nios_system_JTAG_UART_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="JTAG_UART">Done RTL generation for module 'nios_system_JTAG_UART'</message>
   <message level="Info" culprit="JTAG_UART"><![CDATA["<b>nios_system</b>" instantiated <b>altera_avalon_jtag_uart</b> "<b>JTAG_UART</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 34 starting:altera_jtag_avalon_master "submodules/nios_system_JTAG_to_FPGA_Bridge"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>10</b> modules, <b>24</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>11</b> modules, <b>26</b> connections]]></message>
   <message level="Debug" culprit="JTAG_to_FPGA_Bridge"><![CDATA["<b>JTAG_to_FPGA_Bridge</b>" reuses <b>altera_jtag_dc_streaming</b> "<b>submodules/altera_avalon_st_jtag_interface</b>"]]></message>
   <message level="Debug" culprit="JTAG_to_FPGA_Bridge"><![CDATA["<b>JTAG_to_FPGA_Bridge</b>" reuses <b>timing_adapter</b> "<b>submodules/nios_system_JTAG_to_FPGA_Bridge_timing_adt</b>"]]></message>
   <message level="Debug" culprit="JTAG_to_FPGA_Bridge"><![CDATA["<b>JTAG_to_FPGA_Bridge</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="JTAG_to_FPGA_Bridge"><![CDATA["<b>JTAG_to_FPGA_Bridge</b>" reuses <b>altera_avalon_st_bytes_to_packets</b> "<b>submodules/altera_avalon_st_bytes_to_packets</b>"]]></message>
   <message level="Debug" culprit="JTAG_to_FPGA_Bridge"><![CDATA["<b>JTAG_to_FPGA_Bridge</b>" reuses <b>altera_avalon_st_packets_to_bytes</b> "<b>submodules/altera_avalon_st_packets_to_bytes</b>"]]></message>
   <message level="Debug" culprit="JTAG_to_FPGA_Bridge"><![CDATA["<b>JTAG_to_FPGA_Bridge</b>" reuses <b>altera_avalon_packets_to_master</b> "<b>submodules/altera_avalon_packets_to_master</b>"]]></message>
   <message level="Debug" culprit="JTAG_to_FPGA_Bridge"><![CDATA["<b>JTAG_to_FPGA_Bridge</b>" reuses <b>channel_adapter</b> "<b>submodules/nios_system_JTAG_to_FPGA_Bridge_b2p_adapter</b>"]]></message>
   <message level="Debug" culprit="JTAG_to_FPGA_Bridge"><![CDATA["<b>JTAG_to_FPGA_Bridge</b>" reuses <b>channel_adapter</b> "<b>submodules/nios_system_JTAG_to_FPGA_Bridge_p2b_adapter</b>"]]></message>
   <message level="Debug" culprit="JTAG_to_FPGA_Bridge"><![CDATA["<b>JTAG_to_FPGA_Bridge</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="JTAG_to_FPGA_Bridge"><![CDATA["<b>nios_system</b>" instantiated <b>altera_jtag_avalon_master</b> "<b>JTAG_to_FPGA_Bridge</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 178 starting:altera_jtag_dc_streaming "submodules/altera_avalon_st_jtag_interface"</message>
   <message level="Info" culprit="jtag_phy_embedded_in_jtag_master"><![CDATA["<b>JTAG_to_FPGA_Bridge</b>" instantiated <b>altera_jtag_dc_streaming</b> "<b>jtag_phy_embedded_in_jtag_master</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 177 starting:timing_adapter "submodules/nios_system_JTAG_to_FPGA_Bridge_timing_adt"</message>
   <message level="Info" culprit="timing_adt"><![CDATA["<b>JTAG_to_FPGA_Bridge</b>" instantiated <b>timing_adapter</b> "<b>timing_adt</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 176 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="fifo"><![CDATA["<b>JTAG_to_FPGA_Bridge</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>fifo</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 175 starting:altera_avalon_st_bytes_to_packets "submodules/altera_avalon_st_bytes_to_packets"</message>
   <message level="Info" culprit="b2p"><![CDATA["<b>JTAG_to_FPGA_Bridge</b>" instantiated <b>altera_avalon_st_bytes_to_packets</b> "<b>b2p</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 174 starting:altera_avalon_st_packets_to_bytes "submodules/altera_avalon_st_packets_to_bytes"</message>
   <message level="Info" culprit="p2b"><![CDATA["<b>JTAG_to_FPGA_Bridge</b>" instantiated <b>altera_avalon_st_packets_to_bytes</b> "<b>p2b</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 173 starting:altera_avalon_packets_to_master "submodules/altera_avalon_packets_to_master"</message>
   <message level="Info" culprit="transacto"><![CDATA["<b>JTAG_to_FPGA_Bridge</b>" instantiated <b>altera_avalon_packets_to_master</b> "<b>transacto</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 172 starting:channel_adapter "submodules/nios_system_JTAG_to_FPGA_Bridge_b2p_adapter"</message>
   <message level="Info" culprit="b2p_adapter"><![CDATA["<b>JTAG_to_FPGA_Bridge</b>" instantiated <b>channel_adapter</b> "<b>b2p_adapter</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 171 starting:channel_adapter "submodules/nios_system_JTAG_to_FPGA_Bridge_p2b_adapter"</message>
   <message level="Info" culprit="p2b_adapter"><![CDATA["<b>JTAG_to_FPGA_Bridge</b>" instantiated <b>channel_adapter</b> "<b>p2b_adapter</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 188 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>nios_system</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 42 starting:altera_nios_custom_instr_floating_point "submodules/fpoint_wrapper"</message>
   <message level="Info" culprit="Nios2_Floating_Point"><![CDATA["<b>nios_system</b>" instantiated <b>altera_nios_custom_instr_floating_point</b> "<b>Nios2_Floating_Point</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 40 starting:altera_nios2_gen2 "submodules/nios_system_Processor1"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="Processor1"><![CDATA["<b>Processor1</b>" reuses <b>altera_nios2_gen2_unit</b> "<b>submodules/nios_system_Processor1_cpu</b>"]]></message>
   <message level="Info" culprit="Processor1"><![CDATA["<b>nios_system</b>" instantiated <b>altera_nios2_gen2</b> "<b>Processor1</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 169 starting:altera_nios2_gen2_unit "submodules/nios_system_Processor1_cpu"</message>
   <message level="Info" culprit="cpu">Starting RTL generation for module 'nios_system_Processor1_cpu'</message>
   <message level="Info" culprit="cpu">  Generation command is [exec D:/intelFPGA_lite/16.1/quartus/bin64//eperlcmd.exe -I D:/intelFPGA_lite/16.1/quartus/bin64//perl/lib -I D:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I D:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I D:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I D:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- D:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios_system_Processor1_cpu --dir=C:/Users/Martijn/AppData/Local/Temp/alt7303_3007588974926677495.dir/0577_cpu_gen/ --quartus_bindir=D:/intelFPGA_lite/16.1/quartus/bin64/ --verilog --config=C:/Users/Martijn/AppData/Local/Temp/alt7303_3007588974926677495.dir/0577_cpu_gen//nios_system_Processor1_cpu_processor_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="cpu"># 2017.05.17 16:02:22 (*) Starting Nios II generation</message>
   <message level="Info" culprit="cpu"># 2017.05.17 16:02:22 (*)   Checking for plaintext license.</message>
   <message level="Info" culprit="cpu"># 2017.05.17 16:02:24 (*)   Couldn't query license setup in Quartus directory D:/intelFPGA_lite/16.1/quartus/bin64/</message>
   <message level="Info" culprit="cpu"># 2017.05.17 16:02:24 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable</message>
   <message level="Info" culprit="cpu"># 2017.05.17 16:02:24 (*)   LM_LICENSE_FILE environment variable is empty</message>
   <message level="Info" culprit="cpu"># 2017.05.17 16:02:24 (*)   Plaintext license not found.</message>
   <message level="Info" culprit="cpu"># 2017.05.17 16:02:24 (*)   No license required to generate encrypted Nios II/e.</message>
   <message level="Info" culprit="cpu"># 2017.05.17 16:02:24 (*)   Elaborating CPU configuration settings</message>
   <message level="Info" culprit="cpu"># 2017.05.17 16:02:24 (*)   Creating all objects for CPU</message>
   <message level="Info" culprit="cpu"># 2017.05.17 16:02:29 (*)   Generating RTL from CPU objects</message>
   <message level="Info" culprit="cpu"># 2017.05.17 16:02:29 (*)   Creating plain-text RTL</message>
   <message level="Info" culprit="cpu"># 2017.05.17 16:02:32 (*) Done Nios II generation</message>
   <message level="Info" culprit="cpu">Done RTL generation for module 'nios_system_Processor1_cpu'</message>
   <message level="Info" culprit="cpu"><![CDATA["<b>Processor1</b>" instantiated <b>altera_nios2_gen2_unit</b> "<b>cpu</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 40 starting:altera_nios2_gen2 "submodules/nios_system_Processor2"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="Processor2"><![CDATA["<b>Processor2</b>" reuses <b>altera_nios2_gen2_unit</b> "<b>submodules/nios_system_Processor2_cpu</b>"]]></message>
   <message level="Info" culprit="Processor2"><![CDATA["<b>nios_system</b>" instantiated <b>altera_nios2_gen2</b> "<b>Processor2</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 168 starting:altera_nios2_gen2_unit "submodules/nios_system_Processor2_cpu"</message>
   <message level="Info" culprit="cpu">Starting RTL generation for module 'nios_system_Processor2_cpu'</message>
   <message level="Info" culprit="cpu">  Generation command is [exec D:/intelFPGA_lite/16.1/quartus/bin64//eperlcmd.exe -I D:/intelFPGA_lite/16.1/quartus/bin64//perl/lib -I D:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I D:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I D:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I D:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- D:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios_system_Processor2_cpu --dir=C:/Users/Martijn/AppData/Local/Temp/alt7303_3007588974926677495.dir/0578_cpu_gen/ --quartus_bindir=D:/intelFPGA_lite/16.1/quartus/bin64/ --verilog --config=C:/Users/Martijn/AppData/Local/Temp/alt7303_3007588974926677495.dir/0578_cpu_gen//nios_system_Processor2_cpu_processor_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="cpu"># 2017.05.17 16:02:34 (*) Starting Nios II generation</message>
   <message level="Info" culprit="cpu"># 2017.05.17 16:02:34 (*)   Checking for plaintext license.</message>
   <message level="Info" culprit="cpu"># 2017.05.17 16:02:35 (*)   Couldn't query license setup in Quartus directory D:/intelFPGA_lite/16.1/quartus/bin64/</message>
   <message level="Info" culprit="cpu"># 2017.05.17 16:02:35 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable</message>
   <message level="Info" culprit="cpu"># 2017.05.17 16:02:35 (*)   LM_LICENSE_FILE environment variable is empty</message>
   <message level="Info" culprit="cpu"># 2017.05.17 16:02:35 (*)   Plaintext license not found.</message>
   <message level="Info" culprit="cpu"># 2017.05.17 16:02:35 (*)   No license required to generate encrypted Nios II/e.</message>
   <message level="Info" culprit="cpu"># 2017.05.17 16:02:35 (*)   Elaborating CPU configuration settings</message>
   <message level="Info" culprit="cpu"># 2017.05.17 16:02:36 (*)   Creating all objects for CPU</message>
   <message level="Info" culprit="cpu"># 2017.05.17 16:02:40 (*)   Generating RTL from CPU objects</message>
   <message level="Info" culprit="cpu"># 2017.05.17 16:02:40 (*)   Creating plain-text RTL</message>
   <message level="Info" culprit="cpu"># 2017.05.17 16:02:43 (*) Done Nios II generation</message>
   <message level="Info" culprit="cpu">Done RTL generation for module 'nios_system_Processor2_cpu'</message>
   <message level="Info" culprit="cpu"><![CDATA["<b>Processor2</b>" instantiated <b>altera_nios2_gen2_unit</b> "<b>cpu</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 40 starting:altera_up_avalon_parallel_port "submodules/nios_system_Pushbuttons"</message>
   <message level="Info" culprit="Pushbuttons">Starting Generation of Parallel Port</message>
   <message level="Info" culprit="Pushbuttons"><![CDATA["<b>nios_system</b>" instantiated <b>altera_up_avalon_parallel_port</b> "<b>Pushbuttons</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 39 starting:altera_up_avalon_parallel_port "submodules/nios_system_Red_LEDs"</message>
   <message level="Info" culprit="Red_LEDs">Starting Generation of Parallel Port</message>
   <message level="Info" culprit="Red_LEDs"><![CDATA["<b>nios_system</b>" instantiated <b>altera_up_avalon_parallel_port</b> "<b>Red_LEDs</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 38 starting:altera_avalon_new_sdram_controller "submodules/nios_system_SDRAM"</message>
   <message level="Info" culprit="SDRAM">Starting RTL generation for module 'nios_system_SDRAM'</message>
   <message level="Info" culprit="SDRAM">  Generation command is [exec D:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- D:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=nios_system_SDRAM --dir=C:/Users/Martijn/AppData/Local/Temp/alt7303_3007588974926677495.dir/0555_SDRAM_gen/ --quartus_dir=D:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/Martijn/AppData/Local/Temp/alt7303_3007588974926677495.dir/0555_SDRAM_gen//nios_system_SDRAM_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="SDRAM">Done RTL generation for module 'nios_system_SDRAM'</message>
   <message level="Info" culprit="SDRAM"><![CDATA["<b>nios_system</b>" instantiated <b>altera_avalon_new_sdram_controller</b> "<b>SDRAM</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 37 starting:altera_up_avalon_sram "submodules/nios_system_SRAM"</message>
   <message level="Info" culprit="SRAM">Starting Generation of SRAM or SSRAM Controller</message>
   <message level="Info" culprit="SRAM"><![CDATA["<b>nios_system</b>" instantiated <b>altera_up_avalon_sram</b> "<b>SRAM</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 36 starting:altera_up_avalon_rs232 "submodules/nios_system_Serial_Port"</message>
   <message level="Info" culprit="Serial_Port">Starting Generation of RS232 UART</message>
   <message level="Info" culprit="Serial_Port"><![CDATA["<b>nios_system</b>" instantiated <b>altera_up_avalon_rs232</b> "<b>Serial_Port</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 35 starting:altera_up_avalon_parallel_port "submodules/nios_system_Slider_Switches"</message>
   <message level="Info" culprit="Slider_Switches">Starting Generation of Parallel Port</message>
   <message level="Info" culprit="Slider_Switches"><![CDATA["<b>nios_system</b>" instantiated <b>altera_up_avalon_parallel_port</b> "<b>Slider_Switches</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 34 starting:altera_avalon_sysid_qsys "submodules/nios_system_SysID"</message>
   <message level="Info" culprit="SysID"><![CDATA["<b>nios_system</b>" instantiated <b>altera_avalon_sysid_qsys</b> "<b>SysID</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 33 starting:altera_up_avalon_sys_sdram_pll "submodules/nios_system_System_PLL"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>2</b> modules, <b>1</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="System_PLL"><![CDATA["<b>System_PLL</b>" reuses <b>altera_up_altpll</b> "<b>submodules/altera_up_altpll</b>"]]></message>
   <message level="Debug" culprit="System_PLL"><![CDATA["<b>System_PLL</b>" reuses <b>altera_up_avalon_reset_from_locked_signal</b> "<b>submodules/altera_up_avalon_reset_from_locked_signal</b>"]]></message>
   <message level="Info" culprit="System_PLL"><![CDATA["<b>nios_system</b>" instantiated <b>altera_up_avalon_sys_sdram_pll</b> "<b>System_PLL</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 167 starting:altera_up_altpll "submodules/altera_up_altpll"</message>
   <message level="Info" culprit="sys_pll"><![CDATA["<b>System_PLL</b>" instantiated <b>altera_up_altpll</b> "<b>sys_pll</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 166 starting:altera_up_avalon_reset_from_locked_signal "submodules/altera_up_avalon_reset_from_locked_signal"</message>
   <message level="Info" culprit="reset_from_locked"><![CDATA["<b>System_PLL</b>" instantiated <b>altera_up_avalon_reset_from_locked_signal</b> "<b>reset_from_locked</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 34 starting:altera_customins_master_translator "submodules/altera_customins_master_translator"</message>
   <message
       level="Info"
       culprit="Processor1_custom_instruction_master_translator"><![CDATA["<b>nios_system</b>" instantiated <b>altera_customins_master_translator</b> "<b>Processor1_custom_instruction_master_translator</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 33 starting:altera_customins_xconnect "submodules/nios_system_Processor1_custom_instruction_master_multi_xconnect"</message>
   <message
       level="Info"
       culprit="Processor1_custom_instruction_master_multi_xconnect"><![CDATA["<b>nios_system</b>" instantiated <b>altera_customins_xconnect</b> "<b>Processor1_custom_instruction_master_multi_xconnect</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 32 starting:altera_customins_slave_translator "submodules/altera_customins_slave_translator"</message>
   <message
       level="Info"
       culprit="Processor1_custom_instruction_master_multi_slave_translator0"><![CDATA["<b>nios_system</b>" instantiated <b>altera_customins_slave_translator</b> "<b>Processor1_custom_instruction_master_multi_slave_translator0</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 28 starting:altera_mm_interconnect "submodules/nios_system_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>149</b> modules, <b>528</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>149</b> modules, <b>528</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>149</b> modules, <b>528</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>149</b> modules, <b>528</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>149</b> modules, <b>528</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>149</b> modules, <b>528</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>149</b> modules, <b>528</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>149</b> modules, <b>528</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>149</b> modules, <b>528</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>149</b> modules, <b>528</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>149</b> modules, <b>528</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>149</b> modules, <b>528</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>149</b> modules, <b>528</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>149</b> modules, <b>528</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>149</b> modules, <b>528</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>149</b> modules, <b>528</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>149</b> modules, <b>528</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>149</b> modules, <b>528</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>149</b> modules, <b>528</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>149</b> modules, <b>528</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>149</b> modules, <b>528</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>149</b> modules, <b>528</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>149</b> modules, <b>528</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>149</b> modules, <b>528</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>149</b> modules, <b>528</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.020s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.057s/0.101s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.015s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.047s/0.047s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_002">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_002.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.error_adapter_0">Timing: ELA:1/0.031s</message>
   <message level="Debug" culprit="avalon_st_adapter_002">Timing: COM:3/0.038s/0.052s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_003">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_003.clk_bridge_0">Timing: ELA:1/0.016s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.error_adapter_0">Timing: ELA:1/0.016s</message>
   <message level="Debug" culprit="avalon_st_adapter_003">Timing: COM:3/0.046s/0.047s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_004">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_004.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.rst_bridge_0">Timing: ELA:2/0.008s/0.016s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.error_adapter_0">Timing: ELA:1/0.015s</message>
   <message level="Debug" culprit="avalon_st_adapter_004">Timing: COM:3/0.047s/0.047s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_005">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_005.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.rst_bridge_0">Timing: ELA:2/0.008s/0.016s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.error_adapter_0">Timing: ELA:1/0.016s</message>
   <message level="Debug" culprit="avalon_st_adapter_005">Timing: COM:3/0.041s/0.047s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_006">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_006.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.error_adapter_0">Timing: ELA:1/0.016s</message>
   <message level="Debug" culprit="avalon_st_adapter_006">Timing: COM:3/0.036s/0.047s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_007">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_007.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_007.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_007.error_adapter_0">Timing: ELA:1/0.031s</message>
   <message level="Debug" culprit="avalon_st_adapter_007">Timing: COM:3/0.036s/0.047s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_008">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_008.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_008.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_008.error_adapter_0">Timing: ELA:1/0.016s</message>
   <message level="Debug" culprit="avalon_st_adapter_008">Timing: COM:3/0.041s/0.047s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_009">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_009.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_009.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_009.error_adapter_0">Timing: ELA:1/0.031s</message>
   <message level="Debug" culprit="avalon_st_adapter_009">Timing: COM:3/0.036s/0.047s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_010">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_010.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_010.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_010.error_adapter_0">Timing: ELA:1/0.032s</message>
   <message level="Debug" culprit="avalon_st_adapter_010">Timing: COM:3/0.036s/0.046s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_011">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_011.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_011.rst_bridge_0">Timing: ELA:2/0.002s/0.002s</message>
   <message level="Debug" culprit="avalon_st_adapter_011.error_adapter_0">Timing: ELA:1/0.024s</message>
   <message level="Debug" culprit="avalon_st_adapter_011">Timing: COM:3/0.041s/0.044s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_012">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_012.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_012.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_012.error_adapter_0">Timing: ELA:1/0.015s</message>
   <message level="Debug" culprit="avalon_st_adapter_012">Timing: COM:3/0.029s/0.037s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_013">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_013.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_013.rst_bridge_0">Timing: ELA:2/0.008s/0.016s</message>
   <message level="Debug" culprit="avalon_st_adapter_013.error_adapter_0">Timing: ELA:1/0.016s</message>
   <message level="Debug" culprit="avalon_st_adapter_013">Timing: COM:3/0.031s/0.032s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_014">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_014.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_014.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_014.error_adapter_0">Timing: ELA:1/0.015s</message>
   <message level="Debug" culprit="avalon_st_adapter_014">Timing: COM:3/0.031s/0.032s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_015">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_015.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_015.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_015.error_adapter_0">Timing: ELA:1/0.015s</message>
   <message level="Debug" culprit="avalon_st_adapter_015">Timing: COM:3/0.031s/0.031s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_016">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_016.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_016.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_016.error_adapter_0">Timing: ELA:1/0.028s</message>
   <message level="Debug" culprit="avalon_st_adapter_016">Timing: COM:3/0.038s/0.047s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_017">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_017.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_017.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_017.error_adapter_0">Timing: ELA:1/0.031s</message>
   <message level="Debug" culprit="avalon_st_adapter_017">Timing: COM:3/0.036s/0.047s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_018">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_018.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_018.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_018.error_adapter_0">Timing: ELA:1/0.016s</message>
   <message level="Debug" culprit="avalon_st_adapter_018">Timing: COM:3/0.031s/0.032s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>168</b> modules, <b>585</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/nios_system_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/nios_system_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/nios_system_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/nios_system_mm_interconnect_0_router_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/nios_system_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/nios_system_mm_interconnect_0_router_005</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/nios_system_mm_interconnect_0_router_006</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/nios_system_mm_interconnect_0_router_005</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/nios_system_mm_interconnect_0_router_005</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/nios_system_mm_interconnect_0_router_005</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/nios_system_mm_interconnect_0_router_005</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/nios_system_mm_interconnect_0_router_011</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/nios_system_mm_interconnect_0_router_005</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/nios_system_mm_interconnect_0_router_013</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/nios_system_mm_interconnect_0_router_014</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/nios_system_mm_interconnect_0_router_015</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/nios_system_mm_interconnect_0_router_014</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/nios_system_mm_interconnect_0_router_014</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/nios_system_mm_interconnect_0_router_014</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/nios_system_mm_interconnect_0_router_019</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/nios_system_mm_interconnect_0_router_014</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/nios_system_mm_interconnect_0_router_014</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/nios_system_mm_interconnect_0_router_014</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/nios_system_mm_interconnect_0_router_023</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/nios_system_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/nios_system_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/nios_system_mm_interconnect_0_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/nios_system_mm_interconnect_0_cmd_demux_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/nios_system_mm_interconnect_0_cmd_demux_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/nios_system_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/nios_system_mm_interconnect_0_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/nios_system_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/nios_system_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/nios_system_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/nios_system_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/nios_system_mm_interconnect_0_cmd_mux_006</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/nios_system_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/nios_system_mm_interconnect_0_cmd_mux_008</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/nios_system_mm_interconnect_0_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/nios_system_mm_interconnect_0_cmd_mux_006</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/nios_system_mm_interconnect_0_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/nios_system_mm_interconnect_0_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/nios_system_mm_interconnect_0_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/nios_system_mm_interconnect_0_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/nios_system_mm_interconnect_0_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/nios_system_mm_interconnect_0_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/nios_system_mm_interconnect_0_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/nios_system_mm_interconnect_0_cmd_mux_006</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/nios_system_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/nios_system_mm_interconnect_0_rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/nios_system_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/nios_system_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/nios_system_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/nios_system_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/nios_system_mm_interconnect_0_cmd_demux_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/nios_system_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/nios_system_mm_interconnect_0_rsp_demux_008</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/nios_system_mm_interconnect_0_rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/nios_system_mm_interconnect_0_cmd_demux_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/nios_system_mm_interconnect_0_rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/nios_system_mm_interconnect_0_rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/nios_system_mm_interconnect_0_rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/nios_system_mm_interconnect_0_rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/nios_system_mm_interconnect_0_rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/nios_system_mm_interconnect_0_rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/nios_system_mm_interconnect_0_rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/nios_system_mm_interconnect_0_cmd_demux_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/nios_system_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/nios_system_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/nios_system_mm_interconnect_0_rsp_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/nios_system_mm_interconnect_0_rsp_mux_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/nios_system_mm_interconnect_0_rsp_mux_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/nios_system_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/nios_system_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/nios_system_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/nios_system_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/nios_system_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/nios_system_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/nios_system_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/nios_system_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/nios_system_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/nios_system_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/nios_system_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/nios_system_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/nios_system_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/nios_system_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/nios_system_mm_interconnect_0_avalon_st_adapter_014</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/nios_system_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/nios_system_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/nios_system_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/nios_system_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>nios_system</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 165 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="Processor2_data_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>Processor2_data_master_translator</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 160 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="Audio_Subsystem_audio_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>Audio_Subsystem_audio_slave_translator</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 141 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="Processor2_data_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>Processor2_data_master_agent</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 136 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="Audio_Subsystem_audio_slave_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>Audio_Subsystem_audio_slave_agent</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 176 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="fifo"><![CDATA["<b>JTAG_to_FPGA_Bridge</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>fifo</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 97 starting:altera_merlin_router "submodules/nios_system_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 96 starting:altera_merlin_router "submodules/nios_system_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 95 starting:altera_merlin_router "submodules/nios_system_mm_interconnect_0_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 94 starting:altera_merlin_router "submodules/nios_system_mm_interconnect_0_router_003"</message>
   <message level="Info" culprit="router_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_003</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 93 starting:altera_merlin_router "submodules/nios_system_mm_interconnect_0_router_004"</message>
   <message level="Info" culprit="router_004"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_004</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 92 starting:altera_merlin_router "submodules/nios_system_mm_interconnect_0_router_005"</message>
   <message level="Info" culprit="router_005"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_005</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 91 starting:altera_merlin_router "submodules/nios_system_mm_interconnect_0_router_006"</message>
   <message level="Info" culprit="router_006"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_006</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 86 starting:altera_merlin_router "submodules/nios_system_mm_interconnect_0_router_011"</message>
   <message level="Info" culprit="router_011"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_011</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 84 starting:altera_merlin_router "submodules/nios_system_mm_interconnect_0_router_013"</message>
   <message level="Info" culprit="router_013"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_013</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 83 starting:altera_merlin_router "submodules/nios_system_mm_interconnect_0_router_014"</message>
   <message level="Info" culprit="router_014"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_014</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 82 starting:altera_merlin_router "submodules/nios_system_mm_interconnect_0_router_015"</message>
   <message level="Info" culprit="router_015"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_015</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 78 starting:altera_merlin_router "submodules/nios_system_mm_interconnect_0_router_019"</message>
   <message level="Info" culprit="router_019"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_019</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 74 starting:altera_merlin_router "submodules/nios_system_mm_interconnect_0_router_023"</message>
   <message level="Info" culprit="router_023"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_023</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 73 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="JTAG_to_FPGA_Bridge_master_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>JTAG_to_FPGA_Bridge_master_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="nios_system">queue size: 72 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="SRAM_avalon_sram_slave_burst_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>SRAM_avalon_sram_slave_burst_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="nios_system">queue size: 71 starting:altera_merlin_demultiplexer "submodules/nios_system_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 69 starting:altera_merlin_demultiplexer "submodules/nios_system_mm_interconnect_0_cmd_demux_002"</message>
   <message level="Info" culprit="cmd_demux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 68 starting:altera_merlin_demultiplexer "submodules/nios_system_mm_interconnect_0_cmd_demux_003"</message>
   <message level="Info" culprit="cmd_demux_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_003</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 66 starting:altera_merlin_multiplexer "submodules/nios_system_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 65 starting:altera_merlin_multiplexer "submodules/nios_system_mm_interconnect_0_cmd_mux_001"</message>
   <message level="Info" culprit="cmd_mux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="nios_system">queue size: 60 starting:altera_merlin_multiplexer "submodules/nios_system_mm_interconnect_0_cmd_mux_006"</message>
   <message level="Info" culprit="cmd_mux_006"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_006</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="nios_system">queue size: 58 starting:altera_merlin_multiplexer "submodules/nios_system_mm_interconnect_0_cmd_mux_008"</message>
   <message level="Info" culprit="cmd_mux_008"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_008</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="nios_system">queue size: 47 starting:altera_merlin_demultiplexer "submodules/nios_system_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 46 starting:altera_merlin_demultiplexer "submodules/nios_system_mm_interconnect_0_rsp_demux_001"</message>
   <message level="Info" culprit="rsp_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 39 starting:altera_merlin_demultiplexer "submodules/nios_system_mm_interconnect_0_rsp_demux_008"</message>
   <message level="Info" culprit="rsp_demux_008"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_008</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 28 starting:altera_merlin_multiplexer "submodules/nios_system_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="nios_system">queue size: 26 starting:altera_merlin_multiplexer "submodules/nios_system_mm_interconnect_0_rsp_mux_002"</message>
   <message level="Info" culprit="rsp_mux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_002</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="nios_system">queue size: 25 starting:altera_merlin_multiplexer "submodules/nios_system_mm_interconnect_0_rsp_mux_003"</message>
   <message level="Info" culprit="rsp_mux_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_003</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="nios_system">queue size: 23 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message level="Info" culprit="SRAM_avalon_sram_slave_rsp_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>SRAM_avalon_sram_slave_rsp_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="nios_system">queue size: 21 starting:altera_avalon_st_adapter "submodules/nios_system_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 1 starting:error_adapter "submodules/nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 8 starting:altera_avalon_st_adapter "submodules/nios_system_mm_interconnect_0_avalon_st_adapter_014"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_014"><![CDATA["<b>avalon_st_adapter_014</b>" reuses <b>error_adapter</b> "<b>submodules/nios_system_mm_interconnect_0_avalon_st_adapter_014_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_014"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_014</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 0 starting:error_adapter "submodules/nios_system_mm_interconnect_0_avalon_st_adapter_014_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_014</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 190 starting:altera_irq_mapper "submodules/nios_system_irq_mapper"</message>
   <message level="Info" culprit="irq_mapper"><![CDATA["<b>nios_system</b>" instantiated <b>altera_irq_mapper</b> "<b>irq_mapper</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 188 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>nios_system</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_audio_and_video_config:16.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,audio_in=Microphone to ADC,bit_length=32,board=DE2-115,bosr=250fs/256fs,d5m_resolution=2592 x 1944,dac_enable=true,data_format=Left Justified,device=On-Board Peripherals,eai=true,exposure=false,line_in_bypass=true,mic_attenuation=-6dB,mic_bypass=false,sampling_rate=48 kHz,sr_register=0,video_format=NTSC"
   instancePathKey="nios_system:.:AV_Config"
   kind="altera_up_avalon_audio_and_video_config"
   version="16.1"
   name="nios_system_AV_Config">
  <parameter name="data_format" value="Left Justified" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="bosr" value="250fs/256fs" />
  <parameter name="audio_in" value="Microphone to ADC" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="d5m_resolution" value="2592 x 1944" />
  <parameter name="video_format" value="NTSC" />
  <parameter name="dac_enable" value="true" />
  <parameter name="eai" value="true" />
  <parameter name="line_in_bypass" value="true" />
  <parameter name="bit_length" value="32" />
  <parameter name="sampling_rate" value="48 kHz" />
  <parameter name="sr_register" value="0" />
  <parameter name="mic_bypass" value="false" />
  <parameter name="exposure" value="false" />
  <parameter name="mic_attenuation" value="-6dB" />
  <parameter name="device" value="On-Board Peripherals" />
  <parameter name="board" value="DE2-115" />
  <generatedFiles>
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_av_config_serial_bus_controller.v"
       type="VERILOG" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_slow_clock_generator.v"
       type="VERILOG" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_av_config_auto_init.v"
       type="VERILOG" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_av_config_auto_init_dc2.v"
       type="VERILOG" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_av_config_auto_init_d5m.v"
       type="VERILOG" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_av_config_auto_init_lcm.v"
       type="VERILOG" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_av_config_auto_init_ltm.v"
       type="VERILOG" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v"
       type="VERILOG" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v"
       type="VERILOG" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v"
       type="VERILOG" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v"
       type="VERILOG" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v"
       type="VERILOG" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_AV_Config.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/altera_up_avalon_audio_and_video_config_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_serial_bus_controller.v" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_slow_clock_generator.v" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init.v" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_dc2.v" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_d5m.v" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_lcm.v" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_ltm.v" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_ob_de1_soc.v" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_ob_de2_115.v" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_ob_audio.v" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_ob_adv7180.v" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_ob_adv7181.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="nios_system" as="AV_Config" />
  <messages>
   <message level="Debug" culprit="nios_system">queue size: 35 starting:altera_up_avalon_audio_and_video_config "submodules/nios_system_AV_Config"</message>
   <message level="Info" culprit="AV_Config">Starting Generation of Audio and Video Config</message>
   <message level="Info" culprit="AV_Config"><![CDATA["<b>nios_system</b>" instantiated <b>altera_up_avalon_audio_and_video_config</b> "<b>AV_Config</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="Audio_Subsystem:1.0:AUTO_AUDIO_PLL_REF_CLK_CLOCK_DOMAIN=6,AUTO_AUDIO_PLL_REF_CLK_CLOCK_RATE=0,AUTO_AUDIO_PLL_REF_CLK_RESET_DOMAIN=6,AUTO_DEVICE=EP4CE115F29C7,AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_DEVICE_SPEEDGRADE=7,AUTO_GENERATION_ID=1495029672,AUTO_SYS_CLK_CLOCK_DOMAIN=4,AUTO_SYS_CLK_CLOCK_RATE=50000000,AUTO_SYS_CLK_RESET_DOMAIN=4,AUTO_UNIQUE_ID=nios_system_Audio_Subsystem(altera_up_avalon_audio:16.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,audio_in=true,audio_out=true,avalon_bus_type=Memory Mapped,dw=32)(altera_up_avalon_audio_pll:16.1:AUTO_DEVICE=EP4CE115F29C7,AUTO_DEVICE_SPEEDGRADE=7,audio_clk_freq=12.288,device_family=Cyclone IV E,gui_refclk=50.0,refclk=50.0(altera_up_altpll:16.1:DEVICE_FAMILY=Cyclone IV,OUTCLK0_DIV=297,OUTCLK0_MULT=73,OUTCLK1_DIV=1,OUTCLK1_MULT=1,OUTCLK2_DIV=1,OUTCLK2_MULT=1,PHASE_SHIFT=0,audio_clk_freq=12.288,gui_device_family=Cyclone IV E,type=Audio,video_out=4.3&quot; LCD (TRDB_LTM))(altera_up_avalon_reset_from_locked_signal:16.1:)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0))(clock_source:16.1:clockFrequency=50000000,clockFrequencyKnown=false,inputClockFrequency=50000000,resetSynchronousEdges=NONE)(clock:16.1:)(reset:16.1:)"
   instancePathKey="nios_system:.:Audio_Subsystem"
   kind="Audio_Subsystem"
   version="1.0"
   name="nios_system_Audio_Subsystem">
  <parameter name="AUTO_SYS_CLK_RESET_DOMAIN" value="4" />
  <parameter name="AUTO_AUDIO_PLL_REF_CLK_RESET_DOMAIN" value="6" />
  <parameter name="AUTO_GENERATION_ID" value="1495029672" />
  <parameter name="AUTO_DEVICE" value="EP4CE115F29C7" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="AUTO_AUDIO_PLL_REF_CLK_CLOCK_DOMAIN" value="6" />
  <parameter name="AUTO_AUDIO_PLL_REF_CLK_CLOCK_RATE" value="0" />
  <parameter name="AUTO_UNIQUE_ID" value="nios_system_Audio_Subsystem" />
  <parameter name="AUTO_SYS_CLK_CLOCK_DOMAIN" value="4" />
  <parameter name="AUTO_SYS_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7" />
  <generatedFiles>
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Audio_Subsystem.vhd"
       type="VHDL" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_audio_bit_counter.v"
       type="VERILOG" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_audio_in_deserializer.v"
       type="VERILOG" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_audio_out_serializer.v"
       type="VERILOG" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_clock_edge.v"
       type="VERILOG" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_sync_fifo.v"
       type="VERILOG" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Audio_Subsystem_Audio.v"
       type="VERILOG" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Audio_Subsystem_Audio_PLL.v"
       type="VERILOG" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_altpll.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="D:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE2-115/DE2-115_Media_Computer/verilog/Audio_Subsystem.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/university_program/audio_video/altera_up_avalon_audio/altera_up_avalon_audio_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/university_program/audio_video/altera_up_avalon_audio/hdl/altera_up_audio_bit_counter.v" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/university_program/audio_video/altera_up_avalon_audio/hdl/altera_up_audio_in_deserializer.v" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/university_program/audio_video/altera_up_avalon_audio/hdl/altera_up_audio_out_serializer.v" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/university_program/audio_video/altera_up_avalon_audio/hdl/altera_up_clock_edge.v" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/university_program/audio_video/altera_up_avalon_audio/hdl/altera_up_sync_fifo.v" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/university_program/clocks/altera_up_avalon_audio_pll/altera_up_avalon_audio_pll_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/university_program/clocks/altera_up_altpll/altera_up_altpll_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/university_program/clocks/altera_up_avalon_reset_from_locked_signal/altera_up_avalon_reset_from_locked_signal_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="nios_system" as="Audio_Subsystem" />
  <messages>
   <message level="Debug" culprit="nios_system">queue size: 34 starting:Audio_Subsystem "submodules/nios_system_Audio_Subsystem"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>2</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>4</b> modules, <b>4</b> connections]]></message>
   <message level="Debug" culprit="Audio_Subsystem"><![CDATA["<b>Audio_Subsystem</b>" reuses <b>altera_up_avalon_audio</b> "<b>submodules/nios_system_Audio_Subsystem_Audio</b>"]]></message>
   <message level="Debug" culprit="Audio_Subsystem"><![CDATA["<b>Audio_Subsystem</b>" reuses <b>altera_up_avalon_audio_pll</b> "<b>submodules/nios_system_Audio_Subsystem_Audio_PLL</b>"]]></message>
   <message level="Debug" culprit="Audio_Subsystem"><![CDATA["<b>Audio_Subsystem</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="Audio_Subsystem"><![CDATA["<b>nios_system</b>" instantiated <b>Audio_Subsystem</b> "<b>Audio_Subsystem</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 183 starting:altera_up_avalon_audio "submodules/nios_system_Audio_Subsystem_Audio"</message>
   <message level="Info" culprit="Audio">Starting Generation of Audio Controller</message>
   <message level="Info" culprit="Audio"><![CDATA["<b>Audio_Subsystem</b>" instantiated <b>altera_up_avalon_audio</b> "<b>Audio</b>"]]></message>
   <message level="Warning"><![CDATA[Overwriting different file <b>D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_sync_fifo.v</b>]]></message>
   <message level="Debug" culprit="nios_system">queue size: 182 starting:altera_up_avalon_audio_pll "submodules/nios_system_Audio_Subsystem_Audio_PLL"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>2</b> modules, <b>1</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="Audio_PLL"><![CDATA["<b>Audio_PLL</b>" reuses <b>altera_up_altpll</b> "<b>submodules/altera_up_altpll</b>"]]></message>
   <message level="Debug" culprit="Audio_PLL"><![CDATA["<b>Audio_PLL</b>" reuses <b>altera_up_avalon_reset_from_locked_signal</b> "<b>submodules/altera_up_avalon_reset_from_locked_signal</b>"]]></message>
   <message level="Info" culprit="Audio_PLL"><![CDATA["<b>Audio_Subsystem</b>" instantiated <b>altera_up_avalon_audio_pll</b> "<b>Audio_PLL</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 167 starting:altera_up_altpll "submodules/altera_up_altpll"</message>
   <message level="Info" culprit="sys_pll"><![CDATA["<b>System_PLL</b>" instantiated <b>altera_up_altpll</b> "<b>sys_pll</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 166 starting:altera_up_avalon_reset_from_locked_signal "submodules/altera_up_avalon_reset_from_locked_signal"</message>
   <message level="Info" culprit="reset_from_locked"><![CDATA["<b>System_PLL</b>" instantiated <b>altera_up_avalon_reset_from_locked_signal</b> "<b>reset_from_locked</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 188 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>nios_system</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="CameraD5M:1.0:AUTO_CLK_CLOCK_DOMAIN=4,AUTO_CLK_CLOCK_RATE=50000000,AUTO_CLK_RESET_DOMAIN=4,AUTO_DEVICE=EP4CE115F29C7,AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_DEVICE_SPEEDGRADE=7,AUTO_GENERATION_ID=1495029672,AUTO_UNIQUE_ID=nios_system_CameraD5M_0(cam_detect:1.0:)(clock_source:16.1:clockFrequency=50000000,clockFrequencyKnown=true,inputClockFrequency=50000000,resetSynchronousEdges=NONE)(altera_up_avalon_video_bayer_resampler:16.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,custom_height_in=1944,custom_width_in=2592,device=5MP daughtercard (THDB_D5M),height_in=1944,use_custom_format=true,width_in=2592)(altera_up_avalon_video_decoder:16.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,video_source=5MP Daughtercard (THDB_D5M))(avalon_streaming:16.1:)(avalon_streaming:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)"
   instancePathKey="nios_system:.:CameraD5M_0"
   kind="CameraD5M"
   version="1.0"
   name="nios_system_CameraD5M_0">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="AUTO_GENERATION_ID" value="1495029672" />
  <parameter name="AUTO_DEVICE" value="EP4CE115F29C7" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="4" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="4" />
  <parameter name="AUTO_UNIQUE_ID" value="nios_system_CameraD5M_0" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7" />
  <generatedFiles>
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_CameraD5M_0.vhd"
       type="VHDL" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/cam_detect.vhd"
       type="VHDL"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_CameraD5M_0_video_bayer_resampler_0.v"
       type="VERILOG" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_video_itu_656_decoder.v"
       type="VERILOG" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_video_decoder_add_endofpacket.v"
       type="VERILOG" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_video_camera_decoder.v"
       type="VERILOG" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_video_dual_clock_fifo.v"
       type="VERILOG" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_CameraD5M_0_video_decoder_0.v"
       type="VERILOG" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_CameraD5M_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_CameraD5M_0_avalon_st_adapter_timing_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="D:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE2-115/DE2-115_Media_Computer/verilog/CameraD5M.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="D:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE2-115/DE2-115_Media_Computer/verilog/cam_detect_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_bayer_resampler/altera_up_avalon_video_bayer_resampler_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_decoder/altera_up_avalon_video_decoder_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_decoder/hdl/altera_up_video_itu_656_decoder.v" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_decoder/hdl/altera_up_video_decoder_add_endofpacket.v" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_decoder/hdl/altera_up_video_camera_decoder.v" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_decoder/hdl/altera_up_video_dual_clock_fifo.v" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="nios_system" as="CameraD5M_0" />
  <messages>
   <message level="Debug" culprit="nios_system">queue size: 36 starting:CameraD5M "submodules/nios_system_CameraD5M_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>8</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting timing_adapter: timing_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.008s/0.016s</message>
   <message level="Debug" culprit="avalon_st_adapter.timing_adapter_0">Timing: ELA:1/0.016s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.057s/0.110s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>5</b> modules, <b>11</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>6</b> modules, <b>13</b> connections]]></message>
   <message level="Debug" culprit="CameraD5M_0"><![CDATA["<b>CameraD5M_0</b>" reuses <b>cam_detect</b> "<b>submodules/cam_detect</b>"]]></message>
   <message level="Debug" culprit="CameraD5M_0"><![CDATA["<b>CameraD5M_0</b>" reuses <b>altera_up_avalon_video_bayer_resampler</b> "<b>submodules/nios_system_CameraD5M_0_video_bayer_resampler_0</b>"]]></message>
   <message level="Debug" culprit="CameraD5M_0"><![CDATA["<b>CameraD5M_0</b>" reuses <b>altera_up_avalon_video_decoder</b> "<b>submodules/nios_system_CameraD5M_0_video_decoder_0</b>"]]></message>
   <message level="Debug" culprit="CameraD5M_0"><![CDATA["<b>CameraD5M_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/nios_system_CameraD5M_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="CameraD5M_0"><![CDATA["<b>CameraD5M_0</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="CameraD5M_0"><![CDATA["<b>nios_system</b>" instantiated <b>CameraD5M</b> "<b>CameraD5M_0</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 182 starting:cam_detect "submodules/cam_detect"</message>
   <message level="Info" culprit="cam_detect_0"><![CDATA["<b>CameraD5M_0</b>" instantiated <b>cam_detect</b> "<b>cam_detect_0</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 181 starting:altera_up_avalon_video_bayer_resampler "submodules/nios_system_CameraD5M_0_video_bayer_resampler_0"</message>
   <message level="Info" culprit="video_bayer_resampler_0">Starting Generation of Video Bayer Pattern Resampler</message>
   <message level="Info" culprit="video_bayer_resampler_0"><![CDATA["<b>CameraD5M_0</b>" instantiated <b>altera_up_avalon_video_bayer_resampler</b> "<b>video_bayer_resampler_0</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 180 starting:altera_up_avalon_video_decoder "submodules/nios_system_CameraD5M_0_video_decoder_0"</message>
   <message level="Info" culprit="video_decoder_0">Starting Generation of Video In Decoder</message>
   <message level="Info" culprit="video_decoder_0"><![CDATA["<b>CameraD5M_0</b>" instantiated <b>altera_up_avalon_video_decoder</b> "<b>video_decoder_0</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 179 starting:altera_avalon_st_adapter "submodules/nios_system_CameraD5M_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>timing_adapter</b> "<b>submodules/nios_system_CameraD5M_0_avalon_st_adapter_timing_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>CameraD5M_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 2 starting:timing_adapter "submodules/nios_system_CameraD5M_0_avalon_st_adapter_timing_adapter_0"</message>
   <message level="Info" culprit="timing_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>timing_adapter</b> "<b>timing_adapter_0</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 188 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>nios_system</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_parallel_port:16.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,DW=32,board=DE2-115,capture=true,custom_DW=32,custom_direction=Input only,custom_port=false,direction=Bidirectional (tri-state),edge=Falling,gpio=GPIO 0 (JP1),irq=true,irq_type=Edge,leds=Green,preset=Expansion Header,sevensegs=3 to 0"
   instancePathKey="nios_system:.:Expansion_JP5"
   kind="altera_up_avalon_parallel_port"
   version="16.1"
   name="nios_system_Expansion_JP5">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="custom_port" value="false" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="custom_direction" value="Input only" />
  <parameter name="capture" value="true" />
  <parameter name="irq" value="true" />
  <parameter name="preset" value="Expansion Header" />
  <parameter name="custom_DW" value="32" />
  <parameter name="edge" value="Falling" />
  <parameter name="DW" value="32" />
  <parameter name="irq_type" value="Edge" />
  <parameter name="leds" value="Green" />
  <parameter name="sevensegs" value="3 to 0" />
  <parameter name="board" value="DE2-115" />
  <parameter name="gpio" value="GPIO 0 (JP1)" />
  <parameter name="direction" value="Bidirectional (tri-state)" />
  <generatedFiles>
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Expansion_JP5.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/university_program/input_output/altera_up_avalon_parallel_port/altera_up_avalon_parallel_port_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="nios_system" as="Expansion_JP5" />
  <messages>
   <message level="Debug" culprit="nios_system">queue size: 40 starting:altera_up_avalon_parallel_port "submodules/nios_system_Expansion_JP5"</message>
   <message level="Info" culprit="Expansion_JP5">Starting Generation of Parallel Port</message>
   <message level="Info" culprit="Expansion_JP5"><![CDATA["<b>nios_system</b>" instantiated <b>altera_up_avalon_parallel_port</b> "<b>Expansion_JP5</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:16.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,FLASH_MEMORY_ADDRESS_WIDTH=23"
   instancePathKey="nios_system:.:Flash"
   kind="Altera_UP_Flash_Memory_IP_Core_Avalon_Interface"
   version="16.1"
   name="Altera_UP_Flash_Memory_IP_Core_Avalon_Interface">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <generatedFiles>
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/Altera_UP_Flash_Memory_IP_Core_Avalon_Interface.vhd"
       type="VHDL" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/Altera_UP_Flash_Memory_Controller.vhd"
       type="VHDL" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/Altera_UP_Flash_Memory_IP_Core_Standalone.vhd"
       type="VHDL" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/Altera_UP_Flash_Memory_User_Interface.vhd"
       type="VHDL" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/university_program/memory/altera_up_flash_memory/Altera_UP_Flash_Memory_IP_Core_Avalon_Interface_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/university_program/memory/altera_up_flash_memory/hdl/Altera_UP_Flash_Memory_IP_Core_Avalon_Interface.vhd" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/university_program/memory/altera_up_flash_memory/hdl/Altera_UP_Flash_Memory_Controller.vhd" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/university_program/memory/altera_up_flash_memory/hdl/Altera_UP_Flash_Memory_IP_Core_Standalone.vhd" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/university_program/memory/altera_up_flash_memory/hdl/Altera_UP_Flash_Memory_User_Interface.vhd" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="nios_system" as="Flash" />
  <messages>
   <message level="Debug" culprit="nios_system">queue size: 39 starting:Altera_UP_Flash_Memory_IP_Core_Avalon_Interface "submodules/Altera_UP_Flash_Memory_IP_Core_Avalon_Interface"</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: D:/intelfpga_lite/16.1/quartus\bin64/quartus_map.exe not_a_project --generate_hdl_interface=D:/intelfpga_lite/16.1/ip/altera/university_program/memory/altera_up_flash_memory/hdl/Altera_UP_Flash_Memory_IP_Core_Avalon_Interface.vhd --source=D:/intelfpga_lite/16.1/ip/altera/university_program/memory/altera_up_flash_memory/hdl/Altera_UP_Flash_Memory_Controller.vhd --source=D:/intelfpga_lite/16.1/ip/altera/university_program/memory/altera_up_flash_memory/hdl/Altera_UP_Flash_Memory_IP_Core_Standalone.vhd --source=D:/intelfpga_lite/16.1/ip/altera/university_program/memory/altera_up_flash_memory/hdl/Altera_UP_Flash_Memory_User_Interface.vhd --source=D:/intelfpga_lite/16.1/ip/altera/university_program/memory/altera_up_flash_memory/hdl/Altera_UP_Flash_Memory_IP_Core_Avalon_Interface.vhd --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/Martijn/AppData/Local/Temp/alt7303_3007588974926677495.dir/0544_sopcqmap/ --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 4.180s</message>
   <message level="Info" culprit="Flash"><![CDATA["<b>nios_system</b>" instantiated <b>Altera_UP_Flash_Memory_IP_Core_Avalon_Interface</b> "<b>Flash</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_parallel_port:16.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,DW=9,board=DE2-115,capture=false,custom_DW=32,custom_direction=Input only,custom_port=false,direction=Output only,edge=Rising,gpio=GPIO 0 (JP1),irq=false,irq_type=Edge,leds=Green,preset=LEDs,sevensegs=3 to 0"
   instancePathKey="nios_system:.:Green_LEDs"
   kind="altera_up_avalon_parallel_port"
   version="16.1"
   name="nios_system_Green_LEDs">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="custom_port" value="false" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="custom_direction" value="Input only" />
  <parameter name="capture" value="false" />
  <parameter name="irq" value="false" />
  <parameter name="preset" value="LEDs" />
  <parameter name="custom_DW" value="32" />
  <parameter name="edge" value="Rising" />
  <parameter name="DW" value="9" />
  <parameter name="irq_type" value="Edge" />
  <parameter name="leds" value="Green" />
  <parameter name="sevensegs" value="3 to 0" />
  <parameter name="board" value="DE2-115" />
  <parameter name="gpio" value="GPIO 0 (JP1)" />
  <parameter name="direction" value="Output only" />
  <generatedFiles>
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Green_LEDs.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/university_program/input_output/altera_up_avalon_parallel_port/altera_up_avalon_parallel_port_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="nios_system" as="Green_LEDs" />
  <messages>
   <message level="Debug" culprit="nios_system">queue size: 38 starting:altera_up_avalon_parallel_port "submodules/nios_system_Green_LEDs"</message>
   <message level="Info" culprit="Green_LEDs">Starting Generation of Parallel Port</message>
   <message level="Info" culprit="Green_LEDs"><![CDATA["<b>nios_system</b>" instantiated <b>altera_up_avalon_parallel_port</b> "<b>Green_LEDs</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_timer:16.1:alwaysRun=false,counterSize=32,fixedPeriod=false,loadValue=6249999,mult=0.001,period=125.0,periodUnits=MSEC,periodUnitsString=ms,resetOutput=false,slave_address_width=3,snapshot=true,systemFrequency=50000000,ticksPerSec=8.0,timeoutPulseOutput=false,timerPreset=FULL_FEATURED,valueInSecond=0.001,watchdogPulse=2"
   instancePathKey="nios_system:.:Interval_Timer"
   kind="altera_avalon_timer"
   version="16.1"
   name="nios_system_Interval_Timer">
  <parameter name="loadValue" value="6249999" />
  <parameter name="timeoutPulseOutput" value="false" />
  <parameter name="period" value="125.0" />
  <parameter name="periodUnitsString" value="ms" />
  <parameter name="mult" value="0.001" />
  <parameter name="ticksPerSec" value="8.0" />
  <parameter name="systemFrequency" value="50000000" />
  <parameter name="alwaysRun" value="false" />
  <parameter name="valueInSecond" value="0.001" />
  <parameter name="fixedPeriod" value="false" />
  <parameter name="counterSize" value="32" />
  <parameter name="periodUnits" value="MSEC" />
  <parameter name="watchdogPulse" value="2" />
  <parameter name="slave_address_width" value="3" />
  <parameter name="resetOutput" value="false" />
  <parameter name="snapshot" value="true" />
  <parameter name="timerPreset" value="FULL_FEATURED" />
  <generatedFiles>
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Interval_Timer.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/sopc_builder_ip/altera_avalon_timer/altera_avalon_timer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="nios_system" as="Interval_Timer" />
  <messages>
   <message level="Debug" culprit="nios_system">queue size: 37 starting:altera_avalon_timer "submodules/nios_system_Interval_Timer"</message>
   <message level="Info" culprit="Interval_Timer">Starting RTL generation for module 'nios_system_Interval_Timer'</message>
   <message level="Info" culprit="Interval_Timer">  Generation command is [exec D:/intelFPGA_lite/16.1/quartus/bin64//perl/bin/perl.exe -I D:/intelFPGA_lite/16.1/quartus/bin64//perl/lib -I D:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- D:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=nios_system_Interval_Timer --dir=C:/Users/Martijn/AppData/Local/Temp/alt7303_3007588974926677495.dir/0551_Interval_Timer_gen/ --quartus_dir=D:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/Martijn/AppData/Local/Temp/alt7303_3007588974926677495.dir/0551_Interval_Timer_gen//nios_system_Interval_Timer_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="Interval_Timer">Done RTL generation for module 'nios_system_Interval_Timer'</message>
   <message level="Info" culprit="Interval_Timer"><![CDATA["<b>nios_system</b>" instantiated <b>altera_avalon_timer</b> "<b>Interval_Timer</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_jtag_uart:16.1:allowMultipleConnections=false,avalonSpec=2.0,clkFreq=50000000,enableInteractiveInput=false,enableInteractiveOutput=false,hubInstanceID=0,legacySignalAllow=false,readBufferDepth=64,readIRQThreshold=8,simInputCharacterStream=,simInteractiveOptions=NO_INTERACTIVE_WINDOWS,useRegistersForReadBuffer=false,useRegistersForWriteBuffer=false,useRelativePathForSimFile=false,writeBufferDepth=64,writeIRQThreshold=8"
   instancePathKey="nios_system:.:JTAG_UART"
   kind="altera_avalon_jtag_uart"
   version="16.1"
   name="nios_system_JTAG_UART">
  <parameter name="readBufferDepth" value="64" />
  <parameter name="clkFreq" value="50000000" />
  <parameter name="useRelativePathForSimFile" value="false" />
  <parameter name="hubInstanceID" value="0" />
  <parameter name="enableInteractiveInput" value="false" />
  <parameter name="avalonSpec" value="2.0" />
  <parameter name="simInputCharacterStream" value="" />
  <parameter name="readIRQThreshold" value="8" />
  <parameter name="useRegistersForWriteBuffer" value="false" />
  <parameter name="useRegistersForReadBuffer" value="false" />
  <parameter name="simInteractiveOptions" value="NO_INTERACTIVE_WINDOWS" />
  <parameter name="enableInteractiveOutput" value="false" />
  <parameter name="writeIRQThreshold" value="8" />
  <parameter name="writeBufferDepth" value="64" />
  <parameter name="allowMultipleConnections" value="false" />
  <parameter name="legacySignalAllow" value="false" />
  <generatedFiles>
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_JTAG_UART.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/altera_avalon_jtag_uart_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="nios_system" as="JTAG_UART,JTAG_UART_2nd_Core" />
  <messages>
   <message level="Debug" culprit="nios_system">queue size: 36 starting:altera_avalon_jtag_uart "submodules/nios_system_JTAG_UART"</message>
   <message level="Info" culprit="JTAG_UART">Starting RTL generation for module 'nios_system_JTAG_UART'</message>
   <message level="Info" culprit="JTAG_UART">  Generation command is [exec D:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_system_JTAG_UART --dir=C:/Users/Martijn/AppData/Local/Temp/alt7303_3007588974926677495.dir/0552_JTAG_UART_gen/ --quartus_dir=D:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/Martijn/AppData/Local/Temp/alt7303_3007588974926677495.dir/0552_JTAG_UART_gen//nios_system_JTAG_UART_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="JTAG_UART">Done RTL generation for module 'nios_system_JTAG_UART'</message>
   <message level="Info" culprit="JTAG_UART"><![CDATA["<b>nios_system</b>" instantiated <b>altera_avalon_jtag_uart</b> "<b>JTAG_UART</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_jtag_avalon_master:16.1:AUTO_DEVICE=EP4CE115F29C7,AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_DEVICE_SPEEDGRADE=7,COMPONENT_CLOCK=0,FAST_VER=0,FIFO_DEPTHS=2,PLI_PORT=50000,USE_PLI=0(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_jtag_dc_streaming:16.1:COMPONENT_CLOCK=0,DOWNSTREAM_FIFO_SIZE=64,EXPORT_JTAG=0,FABRIC=2.0,MGMT_CHANNEL_WIDTH=-1,PLI_PORT=50000,PURPOSE=1,UPSTREAM_FIFO_SIZE=0,USE_DOWNSTREAM_READY=0,USE_PLI=0)(timing_adapter:16.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=64,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_avalon_st_bytes_to_packets:16.1:CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0)(altera_avalon_st_packets_to_bytes:16.1:CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0)(altera_avalon_packets_to_master:16.1:EXPORT_MASTER_SIGNALS=0,FAST_VER=0,FIFO_DEPTHS=2,FIFO_WIDTHU=1)(channel_adapter:16.1:inBitsPerSymbol=8,inChannelWidth=8,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=255,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=0,outMaxChannel=0)(channel_adapter:16.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=8,outMaxChannel=255)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)"
   instancePathKey="nios_system:.:JTAG_to_FPGA_Bridge"
   kind="altera_jtag_avalon_master"
   version="16.1"
   name="nios_system_JTAG_to_FPGA_Bridge">
  <parameter name="FAST_VER" value="0" />
  <parameter name="AUTO_DEVICE" value="EP4CE115F29C7" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="USE_PLI" value="0" />
  <parameter name="PLI_PORT" value="50000" />
  <parameter name="COMPONENT_CLOCK" value="0" />
  <parameter name="FIFO_DEPTHS" value="2" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7" />
  <generatedFiles>
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_JTAG_to_FPGA_Bridge.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_st_jtag_interface.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_jtag_dc_streaming.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_jtag_sld_node.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_jtag_streaming.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_st_idle_remover.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_st_idle_inserter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_st_jtag_interface.sdc"
       type="SDC"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_JTAG_to_FPGA_Bridge_timing_adt.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_packets_to_master.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_JTAG_to_FPGA_Bridge_b2p_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_JTAG_to_FPGA_Bridge_p2b_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/sopc_builder_ip/altera_jtag_avalon_master/altera_jtag_avalon_master_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/sopc_builder_ip/altera_avalon_jtag_phy/altera_avalon_st_jtag_interface_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/sopc_builder_ip/altera_avalon_st_bytes_to_packets/altera_avalon_st_bytes_to_packets_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/sopc_builder_ip/altera_avalon_st_packets_to_bytes/altera_avalon_st_packets_to_bytes_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/sopc_builder_ip/altera_avalon_packets_to_master/altera_avalon_packets_to_master_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="nios_system" as="JTAG_to_FPGA_Bridge" />
  <messages>
   <message level="Debug" culprit="nios_system">queue size: 34 starting:altera_jtag_avalon_master "submodules/nios_system_JTAG_to_FPGA_Bridge"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>10</b> modules, <b>24</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>11</b> modules, <b>26</b> connections]]></message>
   <message level="Debug" culprit="JTAG_to_FPGA_Bridge"><![CDATA["<b>JTAG_to_FPGA_Bridge</b>" reuses <b>altera_jtag_dc_streaming</b> "<b>submodules/altera_avalon_st_jtag_interface</b>"]]></message>
   <message level="Debug" culprit="JTAG_to_FPGA_Bridge"><![CDATA["<b>JTAG_to_FPGA_Bridge</b>" reuses <b>timing_adapter</b> "<b>submodules/nios_system_JTAG_to_FPGA_Bridge_timing_adt</b>"]]></message>
   <message level="Debug" culprit="JTAG_to_FPGA_Bridge"><![CDATA["<b>JTAG_to_FPGA_Bridge</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="JTAG_to_FPGA_Bridge"><![CDATA["<b>JTAG_to_FPGA_Bridge</b>" reuses <b>altera_avalon_st_bytes_to_packets</b> "<b>submodules/altera_avalon_st_bytes_to_packets</b>"]]></message>
   <message level="Debug" culprit="JTAG_to_FPGA_Bridge"><![CDATA["<b>JTAG_to_FPGA_Bridge</b>" reuses <b>altera_avalon_st_packets_to_bytes</b> "<b>submodules/altera_avalon_st_packets_to_bytes</b>"]]></message>
   <message level="Debug" culprit="JTAG_to_FPGA_Bridge"><![CDATA["<b>JTAG_to_FPGA_Bridge</b>" reuses <b>altera_avalon_packets_to_master</b> "<b>submodules/altera_avalon_packets_to_master</b>"]]></message>
   <message level="Debug" culprit="JTAG_to_FPGA_Bridge"><![CDATA["<b>JTAG_to_FPGA_Bridge</b>" reuses <b>channel_adapter</b> "<b>submodules/nios_system_JTAG_to_FPGA_Bridge_b2p_adapter</b>"]]></message>
   <message level="Debug" culprit="JTAG_to_FPGA_Bridge"><![CDATA["<b>JTAG_to_FPGA_Bridge</b>" reuses <b>channel_adapter</b> "<b>submodules/nios_system_JTAG_to_FPGA_Bridge_p2b_adapter</b>"]]></message>
   <message level="Debug" culprit="JTAG_to_FPGA_Bridge"><![CDATA["<b>JTAG_to_FPGA_Bridge</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="JTAG_to_FPGA_Bridge"><![CDATA["<b>nios_system</b>" instantiated <b>altera_jtag_avalon_master</b> "<b>JTAG_to_FPGA_Bridge</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 178 starting:altera_jtag_dc_streaming "submodules/altera_avalon_st_jtag_interface"</message>
   <message level="Info" culprit="jtag_phy_embedded_in_jtag_master"><![CDATA["<b>JTAG_to_FPGA_Bridge</b>" instantiated <b>altera_jtag_dc_streaming</b> "<b>jtag_phy_embedded_in_jtag_master</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 177 starting:timing_adapter "submodules/nios_system_JTAG_to_FPGA_Bridge_timing_adt"</message>
   <message level="Info" culprit="timing_adt"><![CDATA["<b>JTAG_to_FPGA_Bridge</b>" instantiated <b>timing_adapter</b> "<b>timing_adt</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 176 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="fifo"><![CDATA["<b>JTAG_to_FPGA_Bridge</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>fifo</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 175 starting:altera_avalon_st_bytes_to_packets "submodules/altera_avalon_st_bytes_to_packets"</message>
   <message level="Info" culprit="b2p"><![CDATA["<b>JTAG_to_FPGA_Bridge</b>" instantiated <b>altera_avalon_st_bytes_to_packets</b> "<b>b2p</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 174 starting:altera_avalon_st_packets_to_bytes "submodules/altera_avalon_st_packets_to_bytes"</message>
   <message level="Info" culprit="p2b"><![CDATA["<b>JTAG_to_FPGA_Bridge</b>" instantiated <b>altera_avalon_st_packets_to_bytes</b> "<b>p2b</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 173 starting:altera_avalon_packets_to_master "submodules/altera_avalon_packets_to_master"</message>
   <message level="Info" culprit="transacto"><![CDATA["<b>JTAG_to_FPGA_Bridge</b>" instantiated <b>altera_avalon_packets_to_master</b> "<b>transacto</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 172 starting:channel_adapter "submodules/nios_system_JTAG_to_FPGA_Bridge_b2p_adapter"</message>
   <message level="Info" culprit="b2p_adapter"><![CDATA["<b>JTAG_to_FPGA_Bridge</b>" instantiated <b>channel_adapter</b> "<b>b2p_adapter</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 171 starting:channel_adapter "submodules/nios_system_JTAG_to_FPGA_Bridge_p2b_adapter"</message>
   <message level="Info" culprit="p2b_adapter"><![CDATA["<b>JTAG_to_FPGA_Bridge</b>" instantiated <b>channel_adapter</b> "<b>p2b_adapter</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 188 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>nios_system</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_nios_custom_instr_floating_point:16.1:useDivider=1"
   instancePathKey="nios_system:.:Nios2_Floating_Point"
   kind="altera_nios_custom_instr_floating_point"
   version="16.1"
   name="fpoint_wrapper">
  <generatedFiles>
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_wrapper.v"
       type="VERILOG" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_qsys.v"
       type="VERILOG" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/sopc_builder_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/sopc_builder_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_wrapper.v" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/sopc_builder_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/sopc_builder_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="nios_system"
     as="Nios2_Floating_Point,Nios2_Floating_Point_2nd_Core" />
  <messages>
   <message level="Debug" culprit="nios_system">queue size: 42 starting:altera_nios_custom_instr_floating_point "submodules/fpoint_wrapper"</message>
   <message level="Info" culprit="Nios2_Floating_Point"><![CDATA["<b>nios_system</b>" instantiated <b>altera_nios_custom_instr_floating_point</b> "<b>Nios2_Floating_Point</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_nios2_gen2:16.1:AUTO_CLK_CLOCK_DOMAIN=4,AUTO_CLK_RESET_DOMAIN=4,AUTO_DEVICE=EP4CE115F29C7,AUTO_DEVICE_SPEEDGRADE=7,bht_ramBlockType=Automatic,breakAbsoluteAddr=167772192,breakOffset=32,breakSlave=None,breakSlave_derived=Processor1.debug_mem_slave,cdx_enabled=false,clockFrequency=50000000,cpuArchRev=1,cpuID=0,cpuReset=false,customInstSlavesSystemInfo=&lt;info&gt;&lt;slave name=&quot;nios2_floating_point&quot; baseAddress=&quot;252&quot; addressSpan=&quot;4&quot; clockCycleType=&quot;VARIABLE&quot; /&gt;&lt;/info&gt;,customInstSlavesSystemInfo_nios_a=&lt;info/&gt;,customInstSlavesSystemInfo_nios_b=&lt;info/&gt;,customInstSlavesSystemInfo_nios_c=&lt;info/&gt;,dataAddrWidth=29,dataMasterHighPerformanceAddrWidth=1,dataMasterHighPerformanceMapParam=,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;SDRAM.s1&apos; start=&apos;0x0&apos; end=&apos;0x8000000&apos; type=&apos;altera_avalon_new_sdram_controller.s1&apos; /&gt;&lt;slave name=&apos;CameraD5M_0_cam_detect_0.camera_slave&apos; start=&apos;0x8200000&apos; end=&apos;0x8200004&apos; type=&apos;cam_detect.camera_slave&apos; /&gt;&lt;slave name=&apos;Processor1.debug_mem_slave&apos; start=&apos;0xA000000&apos; end=&apos;0xA000800&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;Pushbuttons.avalon_parallel_port_slave&apos; start=&apos;0x10000050&apos; end=&apos;0x10000060&apos; type=&apos;altera_up_avalon_parallel_port.avalon_parallel_port_slave&apos; /&gt;&lt;slave name=&apos;Expansion_JP5.avalon_parallel_port_slave&apos; start=&apos;0x10000060&apos; end=&apos;0x10000070&apos; type=&apos;altera_up_avalon_parallel_port.avalon_parallel_port_slave&apos; /&gt;&lt;slave name=&apos;JTAG_UART.avalon_jtag_slave&apos; start=&apos;0x10001000&apos; end=&apos;0x10001008&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;Serial_Port.avalon_rs232_slave&apos; start=&apos;0x10001010&apos; end=&apos;0x10001018&apos; type=&apos;altera_up_avalon_rs232.avalon_rs232_slave&apos; /&gt;&lt;slave name=&apos;Interval_Timer.s1&apos; start=&apos;0x10002000&apos; end=&apos;0x10002020&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;Audio_Subsystem_Audio.avalon_audio_slave&apos; start=&apos;0x10003040&apos; end=&apos;0x10003050&apos; type=&apos;altera_up_avalon_audio.avalon_audio_slave&apos; /&gt;&lt;/address-map&gt;,data_master_high_performance_paddr_base=0,data_master_high_performance_paddr_size=0,data_master_paddr_base=0,data_master_paddr_size=0,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_ramBlockType=Automatic,dcache_size=2048,dcache_size_derived=2048,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_datatrace=false,debug_datatrigger=0,debug_debugReqSignals=false,debug_enabled=true,debug_hwbreakpoint=0,debug_insttrace=false,debug_jtagInstanceID=0,debug_offchiptrace=false,debug_onchiptrace=false,debug_traceStorage=onchip_trace,debug_traceType=none,debug_triggerArming=true,deviceFamilyName=Cyclone IV E,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dividerType=no_div,exceptionAbsoluteAddr=32,exceptionOffset=32,exceptionSlave=SDRAM.s1,faAddrWidth=1,faSlaveMapParam=,fa_cache_line=2,fa_cache_linesize=0,flash_instruction_master_paddr_base=0,flash_instruction_master_paddr_size=0,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=4096,icache_tagramBlockType=Automatic,impl=Tiny,instAddrWidth=28,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;SDRAM.s1&apos; start=&apos;0x0&apos; end=&apos;0x8000000&apos; type=&apos;altera_avalon_new_sdram_controller.s1&apos; /&gt;&lt;slave name=&apos;Processor1.debug_mem_slave&apos; start=&apos;0xA000000&apos; end=&apos;0xA000800&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;/address-map&gt;,instructionMasterHighPerformanceAddrWidth=1,instructionMasterHighPerformanceMapParam=,instruction_master_high_performance_paddr_base=0,instruction_master_high_performance_paddr_size=0,instruction_master_paddr_base=0,instruction_master_paddr_size=0,internalIrqMaskSystemInfo=63,io_regionbase=0,io_regionsize=0,master_addr_map=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,mpx_enabled=false,mul_32_impl=2,mul_64_impl=0,mul_shift_choice=0,multiplierType=no_mul,ocimem_ramBlockType=Automatic,ocimem_ramInit=false,regfile_ramBlockType=Automatic,register_file_por=false,resetAbsoluteAddr=0,resetOffset=0,resetSlave=SDRAM.s1,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=false,setting_allow_break_inst=false,setting_alwaysEncrypt=true,setting_asic_add_scan_mode_input=false,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_asic_third_party_synthesis=false,setting_avalonDebugPortPresent=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=false,setting_branchpredictiontype=Dynamic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=true,setting_disable_tmr_inj=false,setting_disableocitrace=false,setting_dtcm_ecc_present=true,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportHostDebugPort=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportdebuginfo=false,setting_exportvectors=false,setting_fast_register_read=false,setting_ic_ecc_present=true,setting_interruptControllerType=Internal,setting_ioregionBypassDCache=false,setting_itcm_ecc_present=true,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_oci_version=1,setting_preciseIllegalMemAccessException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,setting_support31bitdcachebypass=true,setting_tmr_output_disable=false,setting_usedesignware=false,shift_rot_impl=1,shifterType=medium_le_shift,stratix_dspblock_shift_mul=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,tightly_coupled_data_master_0_paddr_base=0,tightly_coupled_data_master_0_paddr_size=0,tightly_coupled_data_master_1_paddr_base=0,tightly_coupled_data_master_1_paddr_size=0,tightly_coupled_data_master_2_paddr_base=0,tightly_coupled_data_master_2_paddr_size=0,tightly_coupled_data_master_3_paddr_base=0,tightly_coupled_data_master_3_paddr_size=0,tightly_coupled_instruction_master_0_paddr_base=0,tightly_coupled_instruction_master_0_paddr_size=0,tightly_coupled_instruction_master_1_paddr_base=0,tightly_coupled_instruction_master_1_paddr_size=0,tightly_coupled_instruction_master_2_paddr_base=0,tightly_coupled_instruction_master_2_paddr_size=0,tightly_coupled_instruction_master_3_paddr_base=0,tightly_coupled_instruction_master_3_paddr_size=0,tmr_enabled=false,tracefilename=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings=(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=50000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=50000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=1)(altera_nios2_gen2_unit:16.1:bht_ramBlockType=Automatic,breakAbsoluteAddr=167772192,breakOffset=32,breakSlave=None,breakSlave_derived=Processor1.debug_mem_slave,cdx_enabled=false,clockFrequency=50000000,cpuArchRev=1,cpuID=0,cpuReset=false,cpu_name=cpu,customInstSlavesSystemInfo=&lt;info&gt;&lt;slave name=&quot;nios2_floating_point&quot; baseAddress=&quot;252&quot; addressSpan=&quot;4&quot; clockCycleType=&quot;VARIABLE&quot; /&gt;&lt;/info&gt;,dataAddrWidth=29,dataMasterHighPerformanceAddrWidth=1,dataMasterHighPerformanceMapParam=,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;SDRAM.s1&apos; start=&apos;0x0&apos; end=&apos;0x8000000&apos; type=&apos;altera_avalon_new_sdram_controller.s1&apos; /&gt;&lt;slave name=&apos;CameraD5M_0_cam_detect_0.camera_slave&apos; start=&apos;0x8200000&apos; end=&apos;0x8200004&apos; type=&apos;cam_detect.camera_slave&apos; /&gt;&lt;slave name=&apos;Processor1.debug_mem_slave&apos; start=&apos;0xA000000&apos; end=&apos;0xA000800&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;Pushbuttons.avalon_parallel_port_slave&apos; start=&apos;0x10000050&apos; end=&apos;0x10000060&apos; type=&apos;altera_up_avalon_parallel_port.avalon_parallel_port_slave&apos; /&gt;&lt;slave name=&apos;Expansion_JP5.avalon_parallel_port_slave&apos; start=&apos;0x10000060&apos; end=&apos;0x10000070&apos; type=&apos;altera_up_avalon_parallel_port.avalon_parallel_port_slave&apos; /&gt;&lt;slave name=&apos;JTAG_UART.avalon_jtag_slave&apos; start=&apos;0x10001000&apos; end=&apos;0x10001008&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;Serial_Port.avalon_rs232_slave&apos; start=&apos;0x10001010&apos; end=&apos;0x10001018&apos; type=&apos;altera_up_avalon_rs232.avalon_rs232_slave&apos; /&gt;&lt;slave name=&apos;Interval_Timer.s1&apos; start=&apos;0x10002000&apos; end=&apos;0x10002020&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;Audio_Subsystem_Audio.avalon_audio_slave&apos; start=&apos;0x10003040&apos; end=&apos;0x10003050&apos; type=&apos;altera_up_avalon_audio.avalon_audio_slave&apos; /&gt;&lt;/address-map&gt;,data_master_high_performance_paddr_base=0,data_master_high_performance_paddr_top=0,data_master_paddr_base=0,data_master_paddr_top=0,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_ramBlockType=Automatic,dcache_size=2048,dcache_size_derived=2048,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_datatrace=false,debug_datatrigger=0,debug_debugReqSignals=false,debug_enabled=true,debug_hwbreakpoint=0,debug_insttrace=false,debug_jtagInstanceID=0,debug_offchiptrace=false,debug_onchiptrace=false,debug_traceStorage=onchip_trace,debug_traceType=none,debug_triggerArming=true,deviceFamilyName=Cyclone IV E,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dividerType=no_div,exceptionAbsoluteAddr=32,exceptionOffset=32,exceptionSlave=SDRAM.s1,faAddrWidth=1,faSlaveMapParam=,fa_cache_line=2,fa_cache_linesize=0,flash_instruction_master_paddr_base=0,flash_instruction_master_paddr_top=0,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=4096,icache_tagramBlockType=Automatic,impl=Tiny,instAddrWidth=28,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;SDRAM.s1&apos; start=&apos;0x0&apos; end=&apos;0x8000000&apos; type=&apos;altera_avalon_new_sdram_controller.s1&apos; /&gt;&lt;slave name=&apos;Processor1.debug_mem_slave&apos; start=&apos;0xA000000&apos; end=&apos;0xA000800&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;/address-map&gt;,instructionMasterHighPerformanceAddrWidth=1,instructionMasterHighPerformanceMapParam=,instruction_master_high_performance_paddr_base=0,instruction_master_high_performance_paddr_top=0,instruction_master_paddr_base=0,instruction_master_paddr_top=0,internalIrqMaskSystemInfo=63,io_regionbase=0,io_regionsize=0,master_addr_map=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,mpx_enabled=false,multiplierType=no_mul,ocimem_ramBlockType=Automatic,ocimem_ramInit=false,regfile_ramBlockType=Automatic,register_file_por=false,resetAbsoluteAddr=0,resetOffset=0,resetSlave=SDRAM.s1,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=false,setting_allow_break_inst=false,setting_alwaysEncrypt=true,setting_asic_add_scan_mode_input=false,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_asic_third_party_synthesis=false,setting_avalonDebugPortPresent=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=false,setting_branchPredictionType=Dynamic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=true,setting_disableocitrace=false,setting_dtcm_ecc_present=true,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportdebuginfo=false,setting_exportvectors=false,setting_fast_register_read=false,setting_ic_ecc_present=true,setting_interruptControllerType=Internal,setting_ioregionBypassDCache=false,setting_itcm_ecc_present=true,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_oci_version=1,setting_preciseIllegalMemAccessException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,setting_support31bitdcachebypass=true,setting_usedesignware=false,shifterType=medium_le_shift,stratix_dspblock_shift_mul=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,tightly_coupled_data_master_0_paddr_base=0,tightly_coupled_data_master_0_paddr_top=0,tightly_coupled_data_master_1_paddr_base=0,tightly_coupled_data_master_1_paddr_top=0,tightly_coupled_data_master_2_paddr_base=0,tightly_coupled_data_master_2_paddr_top=0,tightly_coupled_data_master_3_paddr_base=0,tightly_coupled_data_master_3_paddr_top=0,tightly_coupled_instruction_master_0_paddr_base=0,tightly_coupled_instruction_master_0_paddr_top=0,tightly_coupled_instruction_master_1_paddr_base=0,tightly_coupled_instruction_master_1_paddr_top=0,tightly_coupled_instruction_master_2_paddr_base=0,tightly_coupled_instruction_master_2_paddr_top=0,tightly_coupled_instruction_master_3_paddr_base=0,tightly_coupled_instruction_master_3_paddr_top=0,tmr_enabled=false,tracefilename=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings=)(clock:16.1:)(clock:16.1:)(reset:16.1:)"
   instancePathKey="nios_system:.:Processor1"
   kind="altera_nios2_gen2"
   version="16.1"
   name="nios_system_Processor1">
  <parameter name="mpx_enabled" value="false" />
  <parameter name="ocimem_ramBlockType" value="Automatic" />
  <parameter name="dcache_victim_buf_impl" value="ram" />
  <parameter name="setting_exportPCB" value="false" />
  <parameter name="setting_ic_ecc_present" value="true" />
  <parameter name="dcache_size_derived" value="2048" />
  <parameter name="mmu_udtlbNumEntries" value="6" />
  <parameter
     name="deviceFeaturesSystemInfo"
     value="ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1" />
  <parameter name="bht_ramBlockType" value="Automatic" />
  <parameter name="mmu_TLBMissExcSlave" value="None" />
  <parameter name="impl" value="Tiny" />
  <parameter name="setting_branchpredictiontype" value="Dynamic" />
  <parameter name="tightly_coupled_instruction_master_0_paddr_size" value="0" />
  <parameter name="breakOffset" value="32" />
  <parameter name="setting_activateTrace" value="false" />
  <parameter name="debug_offchiptrace" value="false" />
  <parameter name="setting_avalonDebugPortPresent" value="false" />
  <parameter name="dcache_numTCDM" value="0" />
  <parameter name="setting_tmr_output_disable" value="false" />
  <parameter name="tightlyCoupledInstructionMaster0AddrWidth" value="1" />
  <parameter name="tightly_coupled_data_master_2_paddr_base" value="0" />
  <parameter name="debug_debugReqSignals" value="false" />
  <parameter name="AUTO_DEVICE" value="EP4CE115F29C7" />
  <parameter name="instruction_master_high_performance_paddr_size" value="0" />
  <parameter name="tightly_coupled_instruction_master_2_paddr_base" value="0" />
  <parameter name="mmu_processIDNumBits" value="8" />
  <parameter name="debug_onchiptrace" value="false" />
  <parameter name="setting_rf_ecc_present" value="true" />
  <parameter name="ocimem_ramInit" value="false" />
  <parameter name="internalIrqMaskSystemInfo" value="63" />
  <parameter name="tightly_coupled_data_master_0_paddr_size" value="0" />
  <parameter name="exceptionAbsoluteAddr" value="32" />
  <parameter name="icache_size" value="4096" />
  <parameter
     name="dataSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;SDRAM.s1&apos; start=&apos;0x0&apos; end=&apos;0x8000000&apos; type=&apos;altera_avalon_new_sdram_controller.s1&apos; /&gt;&lt;slave name=&apos;CameraD5M_0_cam_detect_0.camera_slave&apos; start=&apos;0x8200000&apos; end=&apos;0x8200004&apos; type=&apos;cam_detect.camera_slave&apos; /&gt;&lt;slave name=&apos;Processor1.debug_mem_slave&apos; start=&apos;0xA000000&apos; end=&apos;0xA000800&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;Pushbuttons.avalon_parallel_port_slave&apos; start=&apos;0x10000050&apos; end=&apos;0x10000060&apos; type=&apos;altera_up_avalon_parallel_port.avalon_parallel_port_slave&apos; /&gt;&lt;slave name=&apos;Expansion_JP5.avalon_parallel_port_slave&apos; start=&apos;0x10000060&apos; end=&apos;0x10000070&apos; type=&apos;altera_up_avalon_parallel_port.avalon_parallel_port_slave&apos; /&gt;&lt;slave name=&apos;JTAG_UART.avalon_jtag_slave&apos; start=&apos;0x10001000&apos; end=&apos;0x10001008&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;Serial_Port.avalon_rs232_slave&apos; start=&apos;0x10001010&apos; end=&apos;0x10001018&apos; type=&apos;altera_up_avalon_rs232.avalon_rs232_slave&apos; /&gt;&lt;slave name=&apos;Interval_Timer.s1&apos; start=&apos;0x10002000&apos; end=&apos;0x10002020&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;Audio_Subsystem_Audio.avalon_audio_slave&apos; start=&apos;0x10003040&apos; end=&apos;0x10003050&apos; type=&apos;altera_up_avalon_audio.avalon_audio_slave&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="mpu_enabled" value="false" />
  <parameter name="flash_instruction_master_paddr_size" value="0" />
  <parameter name="setting_ecc_present" value="false" />
  <parameter name="stratix_dspblock_shift_mul" value="false" />
  <parameter name="shift_rot_impl" value="1" />
  <parameter name="setting_ioregionBypassDCache" value="false" />
  <parameter name="register_file_por" value="false" />
  <parameter name="faAddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster2MapParam" value="" />
  <parameter name="resetrequest_enabled" value="true" />
  <parameter name="exceptionSlave" value="SDRAM.s1" />
  <parameter name="debug_triggerArming" value="true" />
  <parameter name="debug_OCIOnchipTrace" value="_128" />
  <parameter name="dataAddrWidth" value="29" />
  <parameter name="setting_bit31BypassDCache" value="false" />
  <parameter name="instAddrWidth" value="28" />
  <parameter name="io_regionbase" value="0" />
  <parameter name="mul_32_impl" value="2" />
  <parameter name="translate_on" value=" &quot;synthesis translate_on&quot;  " />
  <parameter name="tightly_coupled_instruction_master_1_paddr_base" value="0" />
  <parameter name="mmu_autoAssignTlbPtrSz" value="true" />
  <parameter name="instruction_master_paddr_base" value="0" />
  <parameter name="userDefinedSettings" value="" />
  <parameter name="mul_64_impl" value="0" />
  <parameter name="clockFrequency" value="50000000" />
  <parameter name="resetOffset" value="0" />
  <parameter name="dcache_ramBlockType" value="Automatic" />
  <parameter name="dataMasterHighPerformanceAddrWidth" value="1" />
  <parameter name="mul_shift_choice" value="0" />
  <parameter name="tightlyCoupledDataMaster2MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster2AddrWidth" value="1" />
  <parameter name="tightly_coupled_data_master_1_paddr_size" value="0" />
  <parameter name="setting_asic_third_party_synthesis" value="false" />
  <parameter name="mpu_minInstRegionSize" value="12" />
  <parameter name="setting_exportdebuginfo" value="false" />
  <parameter name="mmu_tlbPtrSz" value="7" />
  <parameter name="resetSlave" value="SDRAM.s1" />
  <parameter name="dcache_bursts_derived" value="false" />
  <parameter name="multiplierType" value="no_mul" />
  <parameter name="debug_traceStorage" value="onchip_trace" />
  <parameter name="setting_preciseIllegalMemAccessException" value="false" />
  <parameter name="fa_cache_linesize" value="0" />
  <parameter name="data_master_paddr_size" value="0" />
  <parameter name="setting_HBreakTest" value="false" />
  <parameter name="setting_disableocitrace" value="false" />
  <parameter name="tightlyCoupledInstructionMaster1AddrWidth" value="1" />
  <parameter name="setting_showInternalSettings" value="false" />
  <parameter name="instructionMasterHighPerformanceMapParam" value="" />
  <parameter name="tightly_coupled_instruction_master_3_paddr_base" value="0" />
  <parameter name="debug_datatrigger" value="0" />
  <parameter name="tightlyCoupledDataMaster2AddrWidth" value="1" />
  <parameter name="debug_enabled" value="true" />
  <parameter name="setting_export_large_RAMs" value="false" />
  <parameter name="setting_dc_ecc_present" value="true" />
  <parameter name="dividerType" value="no_div" />
  <parameter name="setting_exportvectors" value="false" />
  <parameter name="breakSlave_derived" value="Processor1.debug_mem_slave" />
  <parameter name="tightly_coupled_data_master_0_paddr_base" value="0" />
  <parameter name="mmu_ramBlockType" value="Automatic" />
  <parameter name="cdx_enabled" value="false" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7" />
  <parameter
     name="customInstSlavesSystemInfo"
     value="&lt;info&gt;&lt;slave name=&quot;nios2_floating_point&quot; baseAddress=&quot;252&quot; addressSpan=&quot;4&quot; clockCycleType=&quot;VARIABLE&quot; /&gt;&lt;/info&gt;" />
  <parameter name="tracefilename" value="" />
  <parameter name="instructionMasterHighPerformanceAddrWidth" value="1" />
  <parameter name="tightly_coupled_instruction_master_2_paddr_size" value="0" />
  <parameter name="setting_oci_version" value="1" />
  <parameter name="icache_burstType" value="None" />
  <parameter name="data_master_high_performance_paddr_size" value="0" />
  <parameter name="setting_disable_tmr_inj" value="false" />
  <parameter name="instruction_master_high_performance_paddr_base" value="0" />
  <parameter name="tightly_coupled_instruction_master_3_paddr_size" value="0" />
  <parameter name="regfile_ramBlockType" value="Automatic" />
  <parameter name="dcache_size" value="2048" />
  <parameter name="breakSlave" value="None" />
  <parameter name="exceptionOffset" value="32" />
  <parameter name="tightlyCoupledDataMaster0MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster1MapParam" value="" />
  <parameter name="breakAbsoluteAddr" value="167772192" />
  <parameter name="setting_ecc_sim_test_ports" value="false" />
  <parameter name="setting_showUnpublishedSettings" value="false" />
  <parameter name="master_addr_map" value="false" />
  <parameter name="tightlyCoupledDataMaster3AddrWidth" value="1" />
  <parameter name="resetAbsoluteAddr" value="0" />
  <parameter name="cpuArchRev" value="1" />
  <parameter name="setting_dtcm_ecc_present" value="true" />
  <parameter name="customInstSlavesSystemInfo_nios_c" value="&lt;info/&gt;" />
  <parameter name="customInstSlavesSystemInfo_nios_b" value="&lt;info/&gt;" />
  <parameter name="customInstSlavesSystemInfo_nios_a" value="&lt;info/&gt;" />
  <parameter name="setting_interruptControllerType" value="Internal" />
  <parameter name="dcache_tagramBlockType" value="Automatic" />
  <parameter name="debug_insttrace" value="false" />
  <parameter name="setting_itcm_ecc_present" value="true" />
  <parameter name="tightly_coupled_instruction_master_0_paddr_base" value="0" />
  <parameter name="mmu_TLBMissExcAbsAddr" value="0" />
  <parameter name="mpu_useLimit" value="false" />
  <parameter name="icache_numTCIM" value="0" />
  <parameter name="setting_usedesignware" value="false" />
  <parameter name="tightlyCoupledDataMaster3MapParam" value="" />
  <parameter name="instruction_master_paddr_size" value="0" />
  <parameter name="mmu_TLBMissExcOffset" value="0" />
  <parameter name="mmu_enabled" value="false" />
  <parameter name="mmu_uitlbNumEntries" value="4" />
  <parameter name="tightlyCoupledDataMaster1AddrWidth" value="1" />
  <parameter name="setting_activateTestEndChecker" value="false" />
  <parameter name="cpuID" value="0" />
  <parameter name="tightly_coupled_data_master_2_paddr_size" value="0" />
  <parameter name="setting_asic_enabled" value="false" />
  <parameter name="setting_HDLSimCachesCleared" value="true" />
  <parameter name="setting_asic_add_scan_mode_input" value="false" />
  <parameter name="setting_shadowRegisterSets" value="0" />
  <parameter name="tightly_coupled_data_master_3_paddr_size" value="0" />
  <parameter name="icache_ramBlockType" value="Automatic" />
  <parameter name="faSlaveMapParam" value="" />
  <parameter name="setting_clearXBitsLDNonBypass" value="true" />
  <parameter name="tightlyCoupledDataMaster0AddrWidth" value="1" />
  <parameter name="fa_cache_line" value="2" />
  <parameter name="debug_assignJtagInstanceID" value="false" />
  <parameter name="setting_activateMonitors" value="true" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="4" />
  <parameter name="setting_allow_break_inst" value="false" />
  <parameter name="io_regionsize" value="0" />
  <parameter name="tightly_coupled_data_master_3_paddr_base" value="0" />
  <parameter name="translate_off" value=" &quot;synthesis translate_off&quot; " />
  <parameter name="mpu_numOfInstRegion" value="8" />
  <parameter name="flash_instruction_master_paddr_base" value="0" />
  <parameter name="cpuReset" value="false" />
  <parameter name="setting_removeRAMinit" value="false" />
  <parameter name="icache_tagramBlockType" value="Automatic" />
  <parameter name="setting_mmu_ecc_present" value="true" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="4" />
  <parameter name="debug_datatrace" value="false" />
  <parameter name="debug_hwbreakpoint" value="0" />
  <parameter name="tightlyCoupledInstructionMaster3MapParam" value="" />
  <parameter name="dataMasterHighPerformanceMapParam" value="" />
  <parameter name="setting_bigEndian" value="false" />
  <parameter name="mpu_minDataRegionSize" value="12" />
  <parameter name="tightly_coupled_data_master_1_paddr_base" value="0" />
  <parameter name="debug_jtagInstanceID" value="0" />
  <parameter name="setting_breakslaveoveride" value="false" />
  <parameter name="debug_traceType" value="none" />
  <parameter name="setting_alwaysEncrypt" value="true" />
  <parameter name="setting_oci_export_jtag_signals" value="false" />
  <parameter name="dcache_lineSize_derived" value="32" />
  <parameter name="deviceFamilyName" value="Cyclone IV E" />
  <parameter name="tightlyCoupledDataMaster1MapParam" value="" />
  <parameter name="setting_support31bitdcachebypass" value="true" />
  <parameter
     name="instSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;SDRAM.s1&apos; start=&apos;0x0&apos; end=&apos;0x8000000&apos; type=&apos;altera_avalon_new_sdram_controller.s1&apos; /&gt;&lt;slave name=&apos;Processor1.debug_mem_slave&apos; start=&apos;0xA000000&apos; end=&apos;0xA000800&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="setting_bhtPtrSz" value="8" />
  <parameter name="setting_exportHostDebugPort" value="false" />
  <parameter name="tmr_enabled" value="false" />
  <parameter name="data_master_paddr_base" value="0" />
  <parameter name="tightlyCoupledInstructionMaster3AddrWidth" value="1" />
  <parameter name="mpu_numOfDataRegion" value="8" />
  <parameter name="data_master_high_performance_paddr_base" value="0" />
  <parameter name="tightly_coupled_instruction_master_1_paddr_size" value="0" />
  <parameter name="tightlyCoupledInstructionMaster0MapParam" value="" />
  <parameter name="dcache_bursts" value="false" />
  <parameter name="setting_asic_synopsys_translate_on_off" value="false" />
  <parameter name="setting_fast_register_read" value="false" />
  <parameter name="mmu_tlbNumWays" value="16" />
  <parameter name="shifterType" value="medium_le_shift" />
  <generatedFiles>
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.sdc"
       type="SDC"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu_debug_slave_sysclk.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu_debug_slave_tck.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu_debug_slave_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu_ociram_default_contents.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu_rf_ram_a.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu_rf_ram_b.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu_test_bench.v"
       type="VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_unit_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="nios_system" as="Processor1" />
  <messages>
   <message level="Debug" culprit="nios_system">queue size: 40 starting:altera_nios2_gen2 "submodules/nios_system_Processor1"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="Processor1"><![CDATA["<b>Processor1</b>" reuses <b>altera_nios2_gen2_unit</b> "<b>submodules/nios_system_Processor1_cpu</b>"]]></message>
   <message level="Info" culprit="Processor1"><![CDATA["<b>nios_system</b>" instantiated <b>altera_nios2_gen2</b> "<b>Processor1</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 169 starting:altera_nios2_gen2_unit "submodules/nios_system_Processor1_cpu"</message>
   <message level="Info" culprit="cpu">Starting RTL generation for module 'nios_system_Processor1_cpu'</message>
   <message level="Info" culprit="cpu">  Generation command is [exec D:/intelFPGA_lite/16.1/quartus/bin64//eperlcmd.exe -I D:/intelFPGA_lite/16.1/quartus/bin64//perl/lib -I D:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I D:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I D:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I D:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- D:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios_system_Processor1_cpu --dir=C:/Users/Martijn/AppData/Local/Temp/alt7303_3007588974926677495.dir/0577_cpu_gen/ --quartus_bindir=D:/intelFPGA_lite/16.1/quartus/bin64/ --verilog --config=C:/Users/Martijn/AppData/Local/Temp/alt7303_3007588974926677495.dir/0577_cpu_gen//nios_system_Processor1_cpu_processor_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="cpu"># 2017.05.17 16:02:22 (*) Starting Nios II generation</message>
   <message level="Info" culprit="cpu"># 2017.05.17 16:02:22 (*)   Checking for plaintext license.</message>
   <message level="Info" culprit="cpu"># 2017.05.17 16:02:24 (*)   Couldn't query license setup in Quartus directory D:/intelFPGA_lite/16.1/quartus/bin64/</message>
   <message level="Info" culprit="cpu"># 2017.05.17 16:02:24 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable</message>
   <message level="Info" culprit="cpu"># 2017.05.17 16:02:24 (*)   LM_LICENSE_FILE environment variable is empty</message>
   <message level="Info" culprit="cpu"># 2017.05.17 16:02:24 (*)   Plaintext license not found.</message>
   <message level="Info" culprit="cpu"># 2017.05.17 16:02:24 (*)   No license required to generate encrypted Nios II/e.</message>
   <message level="Info" culprit="cpu"># 2017.05.17 16:02:24 (*)   Elaborating CPU configuration settings</message>
   <message level="Info" culprit="cpu"># 2017.05.17 16:02:24 (*)   Creating all objects for CPU</message>
   <message level="Info" culprit="cpu"># 2017.05.17 16:02:29 (*)   Generating RTL from CPU objects</message>
   <message level="Info" culprit="cpu"># 2017.05.17 16:02:29 (*)   Creating plain-text RTL</message>
   <message level="Info" culprit="cpu"># 2017.05.17 16:02:32 (*) Done Nios II generation</message>
   <message level="Info" culprit="cpu">Done RTL generation for module 'nios_system_Processor1_cpu'</message>
   <message level="Info" culprit="cpu"><![CDATA["<b>Processor1</b>" instantiated <b>altera_nios2_gen2_unit</b> "<b>cpu</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_nios2_gen2:16.1:AUTO_CLK_CLOCK_DOMAIN=4,AUTO_CLK_RESET_DOMAIN=4,AUTO_DEVICE=EP4CE115F29C7,AUTO_DEVICE_SPEEDGRADE=7,bht_ramBlockType=Automatic,breakAbsoluteAddr=167772192,breakOffset=32,breakSlave=None,breakSlave_derived=Processor2.debug_mem_slave,cdx_enabled=false,clockFrequency=50000000,cpuArchRev=1,cpuID=0,cpuReset=false,customInstSlavesSystemInfo=&lt;info&gt;&lt;slave name=&quot;nios2_floating_point_2nd_core&quot; baseAddress=&quot;252&quot; addressSpan=&quot;4&quot; clockCycleType=&quot;VARIABLE&quot; /&gt;&lt;/info&gt;,customInstSlavesSystemInfo_nios_a=&lt;info/&gt;,customInstSlavesSystemInfo_nios_b=&lt;info/&gt;,customInstSlavesSystemInfo_nios_c=&lt;info/&gt;,dataAddrWidth=29,dataMasterHighPerformanceAddrWidth=1,dataMasterHighPerformanceMapParam=,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;SDRAM.s1&apos; start=&apos;0x0&apos; end=&apos;0x8000000&apos; type=&apos;altera_avalon_new_sdram_controller.s1&apos; /&gt;&lt;slave name=&apos;CameraD5M_0_cam_detect_0.camera_slave&apos; start=&apos;0x8200000&apos; end=&apos;0x8200004&apos; type=&apos;cam_detect.camera_slave&apos; /&gt;&lt;slave name=&apos;Processor2.debug_mem_slave&apos; start=&apos;0xA000000&apos; end=&apos;0xA000800&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;Pushbuttons.avalon_parallel_port_slave&apos; start=&apos;0x10000050&apos; end=&apos;0x10000060&apos; type=&apos;altera_up_avalon_parallel_port.avalon_parallel_port_slave&apos; /&gt;&lt;slave name=&apos;Expansion_JP5.avalon_parallel_port_slave&apos; start=&apos;0x10000060&apos; end=&apos;0x10000070&apos; type=&apos;altera_up_avalon_parallel_port.avalon_parallel_port_slave&apos; /&gt;&lt;slave name=&apos;JTAG_UART_2nd_Core.avalon_jtag_slave&apos; start=&apos;0x10001000&apos; end=&apos;0x10001008&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;Serial_Port.avalon_rs232_slave&apos; start=&apos;0x10001010&apos; end=&apos;0x10001018&apos; type=&apos;altera_up_avalon_rs232.avalon_rs232_slave&apos; /&gt;&lt;slave name=&apos;Interval_Timer.s1&apos; start=&apos;0x10002000&apos; end=&apos;0x10002020&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;Audio_Subsystem_Audio.avalon_audio_slave&apos; start=&apos;0x10003040&apos; end=&apos;0x10003050&apos; type=&apos;altera_up_avalon_audio.avalon_audio_slave&apos; /&gt;&lt;/address-map&gt;,data_master_high_performance_paddr_base=0,data_master_high_performance_paddr_size=0,data_master_paddr_base=0,data_master_paddr_size=0,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_ramBlockType=Automatic,dcache_size=2048,dcache_size_derived=2048,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_datatrace=false,debug_datatrigger=0,debug_debugReqSignals=false,debug_enabled=true,debug_hwbreakpoint=0,debug_insttrace=false,debug_jtagInstanceID=0,debug_offchiptrace=false,debug_onchiptrace=false,debug_traceStorage=onchip_trace,debug_traceType=none,debug_triggerArming=true,deviceFamilyName=Cyclone IV E,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dividerType=no_div,exceptionAbsoluteAddr=32,exceptionOffset=32,exceptionSlave=SDRAM.s1,faAddrWidth=1,faSlaveMapParam=,fa_cache_line=2,fa_cache_linesize=0,flash_instruction_master_paddr_base=0,flash_instruction_master_paddr_size=0,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=4096,icache_tagramBlockType=Automatic,impl=Tiny,instAddrWidth=28,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;SDRAM.s1&apos; start=&apos;0x0&apos; end=&apos;0x8000000&apos; type=&apos;altera_avalon_new_sdram_controller.s1&apos; /&gt;&lt;slave name=&apos;Processor2.debug_mem_slave&apos; start=&apos;0xA000000&apos; end=&apos;0xA000800&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;/address-map&gt;,instructionMasterHighPerformanceAddrWidth=1,instructionMasterHighPerformanceMapParam=,instruction_master_high_performance_paddr_base=0,instruction_master_high_performance_paddr_size=0,instruction_master_paddr_base=0,instruction_master_paddr_size=0,internalIrqMaskSystemInfo=63,io_regionbase=0,io_regionsize=0,master_addr_map=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,mpx_enabled=false,mul_32_impl=2,mul_64_impl=0,mul_shift_choice=0,multiplierType=no_mul,ocimem_ramBlockType=Automatic,ocimem_ramInit=false,regfile_ramBlockType=Automatic,register_file_por=false,resetAbsoluteAddr=0,resetOffset=0,resetSlave=SDRAM.s1,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=false,setting_allow_break_inst=false,setting_alwaysEncrypt=true,setting_asic_add_scan_mode_input=false,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_asic_third_party_synthesis=false,setting_avalonDebugPortPresent=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=false,setting_branchpredictiontype=Dynamic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=true,setting_disable_tmr_inj=false,setting_disableocitrace=false,setting_dtcm_ecc_present=true,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportHostDebugPort=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportdebuginfo=false,setting_exportvectors=false,setting_fast_register_read=false,setting_ic_ecc_present=true,setting_interruptControllerType=Internal,setting_ioregionBypassDCache=false,setting_itcm_ecc_present=true,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_oci_version=1,setting_preciseIllegalMemAccessException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,setting_support31bitdcachebypass=true,setting_tmr_output_disable=false,setting_usedesignware=false,shift_rot_impl=1,shifterType=medium_le_shift,stratix_dspblock_shift_mul=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,tightly_coupled_data_master_0_paddr_base=0,tightly_coupled_data_master_0_paddr_size=0,tightly_coupled_data_master_1_paddr_base=0,tightly_coupled_data_master_1_paddr_size=0,tightly_coupled_data_master_2_paddr_base=0,tightly_coupled_data_master_2_paddr_size=0,tightly_coupled_data_master_3_paddr_base=0,tightly_coupled_data_master_3_paddr_size=0,tightly_coupled_instruction_master_0_paddr_base=0,tightly_coupled_instruction_master_0_paddr_size=0,tightly_coupled_instruction_master_1_paddr_base=0,tightly_coupled_instruction_master_1_paddr_size=0,tightly_coupled_instruction_master_2_paddr_base=0,tightly_coupled_instruction_master_2_paddr_size=0,tightly_coupled_instruction_master_3_paddr_base=0,tightly_coupled_instruction_master_3_paddr_size=0,tmr_enabled=false,tracefilename=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings=(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=50000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=50000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=1)(altera_nios2_gen2_unit:16.1:bht_ramBlockType=Automatic,breakAbsoluteAddr=167772192,breakOffset=32,breakSlave=None,breakSlave_derived=Processor2.debug_mem_slave,cdx_enabled=false,clockFrequency=50000000,cpuArchRev=1,cpuID=0,cpuReset=false,cpu_name=cpu,customInstSlavesSystemInfo=&lt;info&gt;&lt;slave name=&quot;nios2_floating_point_2nd_core&quot; baseAddress=&quot;252&quot; addressSpan=&quot;4&quot; clockCycleType=&quot;VARIABLE&quot; /&gt;&lt;/info&gt;,dataAddrWidth=29,dataMasterHighPerformanceAddrWidth=1,dataMasterHighPerformanceMapParam=,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;SDRAM.s1&apos; start=&apos;0x0&apos; end=&apos;0x8000000&apos; type=&apos;altera_avalon_new_sdram_controller.s1&apos; /&gt;&lt;slave name=&apos;CameraD5M_0_cam_detect_0.camera_slave&apos; start=&apos;0x8200000&apos; end=&apos;0x8200004&apos; type=&apos;cam_detect.camera_slave&apos; /&gt;&lt;slave name=&apos;Processor2.debug_mem_slave&apos; start=&apos;0xA000000&apos; end=&apos;0xA000800&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;Pushbuttons.avalon_parallel_port_slave&apos; start=&apos;0x10000050&apos; end=&apos;0x10000060&apos; type=&apos;altera_up_avalon_parallel_port.avalon_parallel_port_slave&apos; /&gt;&lt;slave name=&apos;Expansion_JP5.avalon_parallel_port_slave&apos; start=&apos;0x10000060&apos; end=&apos;0x10000070&apos; type=&apos;altera_up_avalon_parallel_port.avalon_parallel_port_slave&apos; /&gt;&lt;slave name=&apos;JTAG_UART_2nd_Core.avalon_jtag_slave&apos; start=&apos;0x10001000&apos; end=&apos;0x10001008&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;Serial_Port.avalon_rs232_slave&apos; start=&apos;0x10001010&apos; end=&apos;0x10001018&apos; type=&apos;altera_up_avalon_rs232.avalon_rs232_slave&apos; /&gt;&lt;slave name=&apos;Interval_Timer.s1&apos; start=&apos;0x10002000&apos; end=&apos;0x10002020&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;Audio_Subsystem_Audio.avalon_audio_slave&apos; start=&apos;0x10003040&apos; end=&apos;0x10003050&apos; type=&apos;altera_up_avalon_audio.avalon_audio_slave&apos; /&gt;&lt;/address-map&gt;,data_master_high_performance_paddr_base=0,data_master_high_performance_paddr_top=0,data_master_paddr_base=0,data_master_paddr_top=0,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_ramBlockType=Automatic,dcache_size=2048,dcache_size_derived=2048,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_datatrace=false,debug_datatrigger=0,debug_debugReqSignals=false,debug_enabled=true,debug_hwbreakpoint=0,debug_insttrace=false,debug_jtagInstanceID=0,debug_offchiptrace=false,debug_onchiptrace=false,debug_traceStorage=onchip_trace,debug_traceType=none,debug_triggerArming=true,deviceFamilyName=Cyclone IV E,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dividerType=no_div,exceptionAbsoluteAddr=32,exceptionOffset=32,exceptionSlave=SDRAM.s1,faAddrWidth=1,faSlaveMapParam=,fa_cache_line=2,fa_cache_linesize=0,flash_instruction_master_paddr_base=0,flash_instruction_master_paddr_top=0,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=4096,icache_tagramBlockType=Automatic,impl=Tiny,instAddrWidth=28,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;SDRAM.s1&apos; start=&apos;0x0&apos; end=&apos;0x8000000&apos; type=&apos;altera_avalon_new_sdram_controller.s1&apos; /&gt;&lt;slave name=&apos;Processor2.debug_mem_slave&apos; start=&apos;0xA000000&apos; end=&apos;0xA000800&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;/address-map&gt;,instructionMasterHighPerformanceAddrWidth=1,instructionMasterHighPerformanceMapParam=,instruction_master_high_performance_paddr_base=0,instruction_master_high_performance_paddr_top=0,instruction_master_paddr_base=0,instruction_master_paddr_top=0,internalIrqMaskSystemInfo=63,io_regionbase=0,io_regionsize=0,master_addr_map=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,mpx_enabled=false,multiplierType=no_mul,ocimem_ramBlockType=Automatic,ocimem_ramInit=false,regfile_ramBlockType=Automatic,register_file_por=false,resetAbsoluteAddr=0,resetOffset=0,resetSlave=SDRAM.s1,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=false,setting_allow_break_inst=false,setting_alwaysEncrypt=true,setting_asic_add_scan_mode_input=false,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_asic_third_party_synthesis=false,setting_avalonDebugPortPresent=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=false,setting_branchPredictionType=Dynamic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=true,setting_disableocitrace=false,setting_dtcm_ecc_present=true,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportdebuginfo=false,setting_exportvectors=false,setting_fast_register_read=false,setting_ic_ecc_present=true,setting_interruptControllerType=Internal,setting_ioregionBypassDCache=false,setting_itcm_ecc_present=true,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_oci_version=1,setting_preciseIllegalMemAccessException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,setting_support31bitdcachebypass=true,setting_usedesignware=false,shifterType=medium_le_shift,stratix_dspblock_shift_mul=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,tightly_coupled_data_master_0_paddr_base=0,tightly_coupled_data_master_0_paddr_top=0,tightly_coupled_data_master_1_paddr_base=0,tightly_coupled_data_master_1_paddr_top=0,tightly_coupled_data_master_2_paddr_base=0,tightly_coupled_data_master_2_paddr_top=0,tightly_coupled_data_master_3_paddr_base=0,tightly_coupled_data_master_3_paddr_top=0,tightly_coupled_instruction_master_0_paddr_base=0,tightly_coupled_instruction_master_0_paddr_top=0,tightly_coupled_instruction_master_1_paddr_base=0,tightly_coupled_instruction_master_1_paddr_top=0,tightly_coupled_instruction_master_2_paddr_base=0,tightly_coupled_instruction_master_2_paddr_top=0,tightly_coupled_instruction_master_3_paddr_base=0,tightly_coupled_instruction_master_3_paddr_top=0,tmr_enabled=false,tracefilename=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings=)(clock:16.1:)(clock:16.1:)(reset:16.1:)"
   instancePathKey="nios_system:.:Processor2"
   kind="altera_nios2_gen2"
   version="16.1"
   name="nios_system_Processor2">
  <parameter name="mpx_enabled" value="false" />
  <parameter name="ocimem_ramBlockType" value="Automatic" />
  <parameter name="dcache_victim_buf_impl" value="ram" />
  <parameter name="setting_exportPCB" value="false" />
  <parameter name="setting_ic_ecc_present" value="true" />
  <parameter name="dcache_size_derived" value="2048" />
  <parameter name="mmu_udtlbNumEntries" value="6" />
  <parameter
     name="deviceFeaturesSystemInfo"
     value="ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1" />
  <parameter name="bht_ramBlockType" value="Automatic" />
  <parameter name="mmu_TLBMissExcSlave" value="None" />
  <parameter name="impl" value="Tiny" />
  <parameter name="setting_branchpredictiontype" value="Dynamic" />
  <parameter name="tightly_coupled_instruction_master_0_paddr_size" value="0" />
  <parameter name="breakOffset" value="32" />
  <parameter name="setting_activateTrace" value="false" />
  <parameter name="debug_offchiptrace" value="false" />
  <parameter name="setting_avalonDebugPortPresent" value="false" />
  <parameter name="dcache_numTCDM" value="0" />
  <parameter name="setting_tmr_output_disable" value="false" />
  <parameter name="tightlyCoupledInstructionMaster0AddrWidth" value="1" />
  <parameter name="tightly_coupled_data_master_2_paddr_base" value="0" />
  <parameter name="debug_debugReqSignals" value="false" />
  <parameter name="AUTO_DEVICE" value="EP4CE115F29C7" />
  <parameter name="instruction_master_high_performance_paddr_size" value="0" />
  <parameter name="tightly_coupled_instruction_master_2_paddr_base" value="0" />
  <parameter name="mmu_processIDNumBits" value="8" />
  <parameter name="debug_onchiptrace" value="false" />
  <parameter name="setting_rf_ecc_present" value="true" />
  <parameter name="ocimem_ramInit" value="false" />
  <parameter name="internalIrqMaskSystemInfo" value="63" />
  <parameter name="tightly_coupled_data_master_0_paddr_size" value="0" />
  <parameter name="exceptionAbsoluteAddr" value="32" />
  <parameter name="icache_size" value="4096" />
  <parameter
     name="dataSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;SDRAM.s1&apos; start=&apos;0x0&apos; end=&apos;0x8000000&apos; type=&apos;altera_avalon_new_sdram_controller.s1&apos; /&gt;&lt;slave name=&apos;CameraD5M_0_cam_detect_0.camera_slave&apos; start=&apos;0x8200000&apos; end=&apos;0x8200004&apos; type=&apos;cam_detect.camera_slave&apos; /&gt;&lt;slave name=&apos;Processor2.debug_mem_slave&apos; start=&apos;0xA000000&apos; end=&apos;0xA000800&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;Pushbuttons.avalon_parallel_port_slave&apos; start=&apos;0x10000050&apos; end=&apos;0x10000060&apos; type=&apos;altera_up_avalon_parallel_port.avalon_parallel_port_slave&apos; /&gt;&lt;slave name=&apos;Expansion_JP5.avalon_parallel_port_slave&apos; start=&apos;0x10000060&apos; end=&apos;0x10000070&apos; type=&apos;altera_up_avalon_parallel_port.avalon_parallel_port_slave&apos; /&gt;&lt;slave name=&apos;JTAG_UART_2nd_Core.avalon_jtag_slave&apos; start=&apos;0x10001000&apos; end=&apos;0x10001008&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;Serial_Port.avalon_rs232_slave&apos; start=&apos;0x10001010&apos; end=&apos;0x10001018&apos; type=&apos;altera_up_avalon_rs232.avalon_rs232_slave&apos; /&gt;&lt;slave name=&apos;Interval_Timer.s1&apos; start=&apos;0x10002000&apos; end=&apos;0x10002020&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;Audio_Subsystem_Audio.avalon_audio_slave&apos; start=&apos;0x10003040&apos; end=&apos;0x10003050&apos; type=&apos;altera_up_avalon_audio.avalon_audio_slave&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="mpu_enabled" value="false" />
  <parameter name="flash_instruction_master_paddr_size" value="0" />
  <parameter name="setting_ecc_present" value="false" />
  <parameter name="stratix_dspblock_shift_mul" value="false" />
  <parameter name="shift_rot_impl" value="1" />
  <parameter name="setting_ioregionBypassDCache" value="false" />
  <parameter name="register_file_por" value="false" />
  <parameter name="faAddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster2MapParam" value="" />
  <parameter name="resetrequest_enabled" value="true" />
  <parameter name="exceptionSlave" value="SDRAM.s1" />
  <parameter name="debug_triggerArming" value="true" />
  <parameter name="debug_OCIOnchipTrace" value="_128" />
  <parameter name="dataAddrWidth" value="29" />
  <parameter name="setting_bit31BypassDCache" value="false" />
  <parameter name="instAddrWidth" value="28" />
  <parameter name="io_regionbase" value="0" />
  <parameter name="mul_32_impl" value="2" />
  <parameter name="translate_on" value=" &quot;synthesis translate_on&quot;  " />
  <parameter name="tightly_coupled_instruction_master_1_paddr_base" value="0" />
  <parameter name="mmu_autoAssignTlbPtrSz" value="true" />
  <parameter name="instruction_master_paddr_base" value="0" />
  <parameter name="userDefinedSettings" value="" />
  <parameter name="mul_64_impl" value="0" />
  <parameter name="clockFrequency" value="50000000" />
  <parameter name="resetOffset" value="0" />
  <parameter name="dcache_ramBlockType" value="Automatic" />
  <parameter name="dataMasterHighPerformanceAddrWidth" value="1" />
  <parameter name="mul_shift_choice" value="0" />
  <parameter name="tightlyCoupledDataMaster2MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster2AddrWidth" value="1" />
  <parameter name="tightly_coupled_data_master_1_paddr_size" value="0" />
  <parameter name="setting_asic_third_party_synthesis" value="false" />
  <parameter name="mpu_minInstRegionSize" value="12" />
  <parameter name="setting_exportdebuginfo" value="false" />
  <parameter name="mmu_tlbPtrSz" value="7" />
  <parameter name="resetSlave" value="SDRAM.s1" />
  <parameter name="dcache_bursts_derived" value="false" />
  <parameter name="multiplierType" value="no_mul" />
  <parameter name="debug_traceStorage" value="onchip_trace" />
  <parameter name="setting_preciseIllegalMemAccessException" value="false" />
  <parameter name="fa_cache_linesize" value="0" />
  <parameter name="data_master_paddr_size" value="0" />
  <parameter name="setting_HBreakTest" value="false" />
  <parameter name="setting_disableocitrace" value="false" />
  <parameter name="tightlyCoupledInstructionMaster1AddrWidth" value="1" />
  <parameter name="setting_showInternalSettings" value="false" />
  <parameter name="instructionMasterHighPerformanceMapParam" value="" />
  <parameter name="tightly_coupled_instruction_master_3_paddr_base" value="0" />
  <parameter name="debug_datatrigger" value="0" />
  <parameter name="tightlyCoupledDataMaster2AddrWidth" value="1" />
  <parameter name="debug_enabled" value="true" />
  <parameter name="setting_export_large_RAMs" value="false" />
  <parameter name="setting_dc_ecc_present" value="true" />
  <parameter name="dividerType" value="no_div" />
  <parameter name="setting_exportvectors" value="false" />
  <parameter name="breakSlave_derived" value="Processor2.debug_mem_slave" />
  <parameter name="tightly_coupled_data_master_0_paddr_base" value="0" />
  <parameter name="mmu_ramBlockType" value="Automatic" />
  <parameter name="cdx_enabled" value="false" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7" />
  <parameter
     name="customInstSlavesSystemInfo"
     value="&lt;info&gt;&lt;slave name=&quot;nios2_floating_point_2nd_core&quot; baseAddress=&quot;252&quot; addressSpan=&quot;4&quot; clockCycleType=&quot;VARIABLE&quot; /&gt;&lt;/info&gt;" />
  <parameter name="tracefilename" value="" />
  <parameter name="instructionMasterHighPerformanceAddrWidth" value="1" />
  <parameter name="tightly_coupled_instruction_master_2_paddr_size" value="0" />
  <parameter name="setting_oci_version" value="1" />
  <parameter name="icache_burstType" value="None" />
  <parameter name="data_master_high_performance_paddr_size" value="0" />
  <parameter name="setting_disable_tmr_inj" value="false" />
  <parameter name="instruction_master_high_performance_paddr_base" value="0" />
  <parameter name="tightly_coupled_instruction_master_3_paddr_size" value="0" />
  <parameter name="regfile_ramBlockType" value="Automatic" />
  <parameter name="dcache_size" value="2048" />
  <parameter name="breakSlave" value="None" />
  <parameter name="exceptionOffset" value="32" />
  <parameter name="tightlyCoupledDataMaster0MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster1MapParam" value="" />
  <parameter name="breakAbsoluteAddr" value="167772192" />
  <parameter name="setting_ecc_sim_test_ports" value="false" />
  <parameter name="setting_showUnpublishedSettings" value="false" />
  <parameter name="master_addr_map" value="false" />
  <parameter name="tightlyCoupledDataMaster3AddrWidth" value="1" />
  <parameter name="resetAbsoluteAddr" value="0" />
  <parameter name="cpuArchRev" value="1" />
  <parameter name="setting_dtcm_ecc_present" value="true" />
  <parameter name="customInstSlavesSystemInfo_nios_c" value="&lt;info/&gt;" />
  <parameter name="customInstSlavesSystemInfo_nios_b" value="&lt;info/&gt;" />
  <parameter name="customInstSlavesSystemInfo_nios_a" value="&lt;info/&gt;" />
  <parameter name="setting_interruptControllerType" value="Internal" />
  <parameter name="dcache_tagramBlockType" value="Automatic" />
  <parameter name="debug_insttrace" value="false" />
  <parameter name="setting_itcm_ecc_present" value="true" />
  <parameter name="tightly_coupled_instruction_master_0_paddr_base" value="0" />
  <parameter name="mmu_TLBMissExcAbsAddr" value="0" />
  <parameter name="mpu_useLimit" value="false" />
  <parameter name="icache_numTCIM" value="0" />
  <parameter name="setting_usedesignware" value="false" />
  <parameter name="tightlyCoupledDataMaster3MapParam" value="" />
  <parameter name="instruction_master_paddr_size" value="0" />
  <parameter name="mmu_TLBMissExcOffset" value="0" />
  <parameter name="mmu_enabled" value="false" />
  <parameter name="mmu_uitlbNumEntries" value="4" />
  <parameter name="tightlyCoupledDataMaster1AddrWidth" value="1" />
  <parameter name="setting_activateTestEndChecker" value="false" />
  <parameter name="cpuID" value="0" />
  <parameter name="tightly_coupled_data_master_2_paddr_size" value="0" />
  <parameter name="setting_asic_enabled" value="false" />
  <parameter name="setting_HDLSimCachesCleared" value="true" />
  <parameter name="setting_asic_add_scan_mode_input" value="false" />
  <parameter name="setting_shadowRegisterSets" value="0" />
  <parameter name="tightly_coupled_data_master_3_paddr_size" value="0" />
  <parameter name="icache_ramBlockType" value="Automatic" />
  <parameter name="faSlaveMapParam" value="" />
  <parameter name="setting_clearXBitsLDNonBypass" value="true" />
  <parameter name="tightlyCoupledDataMaster0AddrWidth" value="1" />
  <parameter name="fa_cache_line" value="2" />
  <parameter name="debug_assignJtagInstanceID" value="false" />
  <parameter name="setting_activateMonitors" value="true" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="4" />
  <parameter name="setting_allow_break_inst" value="false" />
  <parameter name="io_regionsize" value="0" />
  <parameter name="tightly_coupled_data_master_3_paddr_base" value="0" />
  <parameter name="translate_off" value=" &quot;synthesis translate_off&quot; " />
  <parameter name="mpu_numOfInstRegion" value="8" />
  <parameter name="flash_instruction_master_paddr_base" value="0" />
  <parameter name="cpuReset" value="false" />
  <parameter name="setting_removeRAMinit" value="false" />
  <parameter name="icache_tagramBlockType" value="Automatic" />
  <parameter name="setting_mmu_ecc_present" value="true" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="4" />
  <parameter name="debug_datatrace" value="false" />
  <parameter name="debug_hwbreakpoint" value="0" />
  <parameter name="tightlyCoupledInstructionMaster3MapParam" value="" />
  <parameter name="dataMasterHighPerformanceMapParam" value="" />
  <parameter name="setting_bigEndian" value="false" />
  <parameter name="mpu_minDataRegionSize" value="12" />
  <parameter name="tightly_coupled_data_master_1_paddr_base" value="0" />
  <parameter name="debug_jtagInstanceID" value="0" />
  <parameter name="setting_breakslaveoveride" value="false" />
  <parameter name="debug_traceType" value="none" />
  <parameter name="setting_alwaysEncrypt" value="true" />
  <parameter name="setting_oci_export_jtag_signals" value="false" />
  <parameter name="dcache_lineSize_derived" value="32" />
  <parameter name="deviceFamilyName" value="Cyclone IV E" />
  <parameter name="tightlyCoupledDataMaster1MapParam" value="" />
  <parameter name="setting_support31bitdcachebypass" value="true" />
  <parameter
     name="instSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;SDRAM.s1&apos; start=&apos;0x0&apos; end=&apos;0x8000000&apos; type=&apos;altera_avalon_new_sdram_controller.s1&apos; /&gt;&lt;slave name=&apos;Processor2.debug_mem_slave&apos; start=&apos;0xA000000&apos; end=&apos;0xA000800&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="setting_bhtPtrSz" value="8" />
  <parameter name="setting_exportHostDebugPort" value="false" />
  <parameter name="tmr_enabled" value="false" />
  <parameter name="data_master_paddr_base" value="0" />
  <parameter name="tightlyCoupledInstructionMaster3AddrWidth" value="1" />
  <parameter name="mpu_numOfDataRegion" value="8" />
  <parameter name="data_master_high_performance_paddr_base" value="0" />
  <parameter name="tightly_coupled_instruction_master_1_paddr_size" value="0" />
  <parameter name="tightlyCoupledInstructionMaster0MapParam" value="" />
  <parameter name="dcache_bursts" value="false" />
  <parameter name="setting_asic_synopsys_translate_on_off" value="false" />
  <parameter name="setting_fast_register_read" value="false" />
  <parameter name="mmu_tlbNumWays" value="16" />
  <parameter name="shifterType" value="medium_le_shift" />
  <generatedFiles>
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu.sdc"
       type="SDC"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu_debug_slave_sysclk.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu_debug_slave_tck.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu_debug_slave_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu_ociram_default_contents.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu_rf_ram_a.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu_rf_ram_b.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu_test_bench.v"
       type="VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_unit_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="nios_system" as="Processor2" />
  <messages>
   <message level="Debug" culprit="nios_system">queue size: 40 starting:altera_nios2_gen2 "submodules/nios_system_Processor2"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="Processor2"><![CDATA["<b>Processor2</b>" reuses <b>altera_nios2_gen2_unit</b> "<b>submodules/nios_system_Processor2_cpu</b>"]]></message>
   <message level="Info" culprit="Processor2"><![CDATA["<b>nios_system</b>" instantiated <b>altera_nios2_gen2</b> "<b>Processor2</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 168 starting:altera_nios2_gen2_unit "submodules/nios_system_Processor2_cpu"</message>
   <message level="Info" culprit="cpu">Starting RTL generation for module 'nios_system_Processor2_cpu'</message>
   <message level="Info" culprit="cpu">  Generation command is [exec D:/intelFPGA_lite/16.1/quartus/bin64//eperlcmd.exe -I D:/intelFPGA_lite/16.1/quartus/bin64//perl/lib -I D:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I D:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I D:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I D:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- D:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios_system_Processor2_cpu --dir=C:/Users/Martijn/AppData/Local/Temp/alt7303_3007588974926677495.dir/0578_cpu_gen/ --quartus_bindir=D:/intelFPGA_lite/16.1/quartus/bin64/ --verilog --config=C:/Users/Martijn/AppData/Local/Temp/alt7303_3007588974926677495.dir/0578_cpu_gen//nios_system_Processor2_cpu_processor_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="cpu"># 2017.05.17 16:02:34 (*) Starting Nios II generation</message>
   <message level="Info" culprit="cpu"># 2017.05.17 16:02:34 (*)   Checking for plaintext license.</message>
   <message level="Info" culprit="cpu"># 2017.05.17 16:02:35 (*)   Couldn't query license setup in Quartus directory D:/intelFPGA_lite/16.1/quartus/bin64/</message>
   <message level="Info" culprit="cpu"># 2017.05.17 16:02:35 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable</message>
   <message level="Info" culprit="cpu"># 2017.05.17 16:02:35 (*)   LM_LICENSE_FILE environment variable is empty</message>
   <message level="Info" culprit="cpu"># 2017.05.17 16:02:35 (*)   Plaintext license not found.</message>
   <message level="Info" culprit="cpu"># 2017.05.17 16:02:35 (*)   No license required to generate encrypted Nios II/e.</message>
   <message level="Info" culprit="cpu"># 2017.05.17 16:02:35 (*)   Elaborating CPU configuration settings</message>
   <message level="Info" culprit="cpu"># 2017.05.17 16:02:36 (*)   Creating all objects for CPU</message>
   <message level="Info" culprit="cpu"># 2017.05.17 16:02:40 (*)   Generating RTL from CPU objects</message>
   <message level="Info" culprit="cpu"># 2017.05.17 16:02:40 (*)   Creating plain-text RTL</message>
   <message level="Info" culprit="cpu"># 2017.05.17 16:02:43 (*) Done Nios II generation</message>
   <message level="Info" culprit="cpu">Done RTL generation for module 'nios_system_Processor2_cpu'</message>
   <message level="Info" culprit="cpu"><![CDATA["<b>Processor2</b>" instantiated <b>altera_nios2_gen2_unit</b> "<b>cpu</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_parallel_port:16.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,DW=4,board=DE2-115,capture=true,custom_DW=32,custom_direction=Input only,custom_port=false,direction=Input only,edge=Falling,gpio=GPIO 0 (JP1),irq=true,irq_type=Edge,leds=Green,preset=Pushbuttons,sevensegs=3 to 0"
   instancePathKey="nios_system:.:Pushbuttons"
   kind="altera_up_avalon_parallel_port"
   version="16.1"
   name="nios_system_Pushbuttons">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="custom_port" value="false" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="custom_direction" value="Input only" />
  <parameter name="capture" value="true" />
  <parameter name="irq" value="true" />
  <parameter name="preset" value="Pushbuttons" />
  <parameter name="custom_DW" value="32" />
  <parameter name="edge" value="Falling" />
  <parameter name="DW" value="4" />
  <parameter name="irq_type" value="Edge" />
  <parameter name="leds" value="Green" />
  <parameter name="sevensegs" value="3 to 0" />
  <parameter name="board" value="DE2-115" />
  <parameter name="gpio" value="GPIO 0 (JP1)" />
  <parameter name="direction" value="Input only" />
  <generatedFiles>
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Pushbuttons.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/university_program/input_output/altera_up_avalon_parallel_port/altera_up_avalon_parallel_port_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="nios_system" as="Pushbuttons" />
  <messages>
   <message level="Debug" culprit="nios_system">queue size: 40 starting:altera_up_avalon_parallel_port "submodules/nios_system_Pushbuttons"</message>
   <message level="Info" culprit="Pushbuttons">Starting Generation of Parallel Port</message>
   <message level="Info" culprit="Pushbuttons"><![CDATA["<b>nios_system</b>" instantiated <b>altera_up_avalon_parallel_port</b> "<b>Pushbuttons</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_parallel_port:16.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,DW=18,board=DE2-115,capture=false,custom_DW=32,custom_direction=Input only,custom_port=false,direction=Output only,edge=Rising,gpio=GPIO 0 (JP1),irq=false,irq_type=Edge,leds=Red,preset=LEDs,sevensegs=3 to 0"
   instancePathKey="nios_system:.:Red_LEDs"
   kind="altera_up_avalon_parallel_port"
   version="16.1"
   name="nios_system_Red_LEDs">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="custom_port" value="false" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="custom_direction" value="Input only" />
  <parameter name="capture" value="false" />
  <parameter name="irq" value="false" />
  <parameter name="preset" value="LEDs" />
  <parameter name="custom_DW" value="32" />
  <parameter name="edge" value="Rising" />
  <parameter name="DW" value="18" />
  <parameter name="irq_type" value="Edge" />
  <parameter name="leds" value="Red" />
  <parameter name="sevensegs" value="3 to 0" />
  <parameter name="board" value="DE2-115" />
  <parameter name="gpio" value="GPIO 0 (JP1)" />
  <parameter name="direction" value="Output only" />
  <generatedFiles>
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Red_LEDs.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/university_program/input_output/altera_up_avalon_parallel_port/altera_up_avalon_parallel_port_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="nios_system" as="Red_LEDs" />
  <messages>
   <message level="Debug" culprit="nios_system">queue size: 39 starting:altera_up_avalon_parallel_port "submodules/nios_system_Red_LEDs"</message>
   <message level="Info" culprit="Red_LEDs">Starting Generation of Parallel Port</message>
   <message level="Info" culprit="Red_LEDs"><![CDATA["<b>nios_system</b>" instantiated <b>altera_up_avalon_parallel_port</b> "<b>Red_LEDs</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_new_sdram_controller:16.1:TAC=5.5,TMRD=3,TRCD=20.0,TRFC=70.0,TRP=20.0,TWR=14.0,addressWidth=25,bankWidth=2,casLatency=3,clockRate=50000000,columnWidth=10,componentName=nios_system_SDRAM,dataWidth=32,generateSimulationModel=true,initNOPDelay=0.0,initRefreshCommands=2,masteredTristateBridgeSlave=0,model=single_Micron_MT48LC4M32B2_7_chip,numberOfBanks=4,numberOfChipSelects=1,pinsSharedViaTriState=false,powerUpDelay=100.0,refreshPeriod=15.625,registerDataIn=true,rowWidth=13,size=134217728"
   instancePathKey="nios_system:.:SDRAM"
   kind="altera_avalon_new_sdram_controller"
   version="16.1"
   name="nios_system_SDRAM">
  <parameter name="registerDataIn" value="true" />
  <parameter name="casLatency" value="3" />
  <parameter name="refreshPeriod" value="15.625" />
  <parameter name="masteredTristateBridgeSlave" value="0" />
  <parameter name="TMRD" value="3" />
  <parameter name="pinsSharedViaTriState" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="TRP" value="20.0" />
  <parameter name="numberOfChipSelects" value="1" />
  <parameter name="columnWidth" value="10" />
  <parameter name="componentName" value="nios_system_SDRAM" />
  <parameter name="TRFC" value="70.0" />
  <parameter name="generateSimulationModel" value="true" />
  <parameter name="dataWidth" value="32" />
  <parameter name="rowWidth" value="13" />
  <parameter name="bankWidth" value="2" />
  <parameter name="powerUpDelay" value="100.0" />
  <parameter name="TWR" value="14.0" />
  <parameter name="size" value="134217728" />
  <parameter name="TAC" value="5.5" />
  <parameter name="initRefreshCommands" value="2" />
  <parameter name="TRCD" value="20.0" />
  <parameter name="initNOPDelay" value="0.0" />
  <parameter name="addressWidth" value="25" />
  <parameter name="numberOfBanks" value="4" />
  <generatedFiles>
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_SDRAM.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_SDRAM_test_component.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/altera_avalon_new_sdram_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="nios_system" as="SDRAM" />
  <messages>
   <message level="Debug" culprit="nios_system">queue size: 38 starting:altera_avalon_new_sdram_controller "submodules/nios_system_SDRAM"</message>
   <message level="Info" culprit="SDRAM">Starting RTL generation for module 'nios_system_SDRAM'</message>
   <message level="Info" culprit="SDRAM">  Generation command is [exec D:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- D:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=nios_system_SDRAM --dir=C:/Users/Martijn/AppData/Local/Temp/alt7303_3007588974926677495.dir/0555_SDRAM_gen/ --quartus_dir=D:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/Martijn/AppData/Local/Temp/alt7303_3007588974926677495.dir/0555_SDRAM_gen//nios_system_SDRAM_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="SDRAM">Done RTL generation for module 'nios_system_SDRAM'</message>
   <message level="Info" culprit="SDRAM"><![CDATA["<b>nios_system</b>" instantiated <b>altera_avalon_new_sdram_controller</b> "<b>SDRAM</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_sram:16.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,board=DE2-115,pixel_buffer=true"
   instancePathKey="nios_system:.:SRAM"
   kind="altera_up_avalon_sram"
   version="16.1"
   name="nios_system_SRAM">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="pixel_buffer" value="true" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="board" value="DE2-115" />
  <generatedFiles>
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_SRAM.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/university_program/memory/altera_up_avalon_sram/altera_up_avalon_sram_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="nios_system" as="SRAM" />
  <messages>
   <message level="Debug" culprit="nios_system">queue size: 37 starting:altera_up_avalon_sram "submodules/nios_system_SRAM"</message>
   <message level="Info" culprit="SRAM">Starting Generation of SRAM or SSRAM Controller</message>
   <message level="Info" culprit="SRAM"><![CDATA["<b>nios_system</b>" instantiated <b>altera_up_avalon_sram</b> "<b>SRAM</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_rs232:16.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,avalon_bus_type=Memory Mapped,baud=115200,clk_rate=50000000,data_bits=8,parity=Odd,stop_bits=1"
   instancePathKey="nios_system:.:Serial_Port"
   kind="altera_up_avalon_rs232"
   version="16.1"
   name="nios_system_Serial_Port">
  <parameter name="baud" value="115200" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="stop_bits" value="1" />
  <parameter name="avalon_bus_type" value="Memory Mapped" />
  <parameter name="data_bits" value="8" />
  <parameter name="clk_rate" value="50000000" />
  <parameter name="parity" value="Odd" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <generatedFiles>
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_rs232_counters.v"
       type="VERILOG" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_rs232_in_deserializer.v"
       type="VERILOG" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_rs232_out_serializer.v"
       type="VERILOG" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_sync_fifo.v"
       type="VERILOG" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Serial_Port.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/university_program/communication/altera_up_avalon_rs232/altera_up_avalon_rs232_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/university_program/communication/altera_up_avalon_rs232/hdl/altera_up_rs232_counters.v" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/university_program/communication/altera_up_avalon_rs232/hdl/altera_up_rs232_in_deserializer.v" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/university_program/communication/altera_up_avalon_rs232/hdl/altera_up_rs232_out_serializer.v" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/university_program/communication/altera_up_avalon_rs232/hdl/altera_up_sync_fifo.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="nios_system" as="Serial_Port" />
  <messages>
   <message level="Debug" culprit="nios_system">queue size: 36 starting:altera_up_avalon_rs232 "submodules/nios_system_Serial_Port"</message>
   <message level="Info" culprit="Serial_Port">Starting Generation of RS232 UART</message>
   <message level="Info" culprit="Serial_Port"><![CDATA["<b>nios_system</b>" instantiated <b>altera_up_avalon_rs232</b> "<b>Serial_Port</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_parallel_port:16.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,DW=18,board=DE2-115,capture=false,custom_DW=32,custom_direction=Input only,custom_port=false,direction=Input only,edge=Rising,gpio=GPIO 0 (JP1),irq=false,irq_type=Edge,leds=Green,preset=Slider Switches,sevensegs=3 to 0"
   instancePathKey="nios_system:.:Slider_Switches"
   kind="altera_up_avalon_parallel_port"
   version="16.1"
   name="nios_system_Slider_Switches">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="custom_port" value="false" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="custom_direction" value="Input only" />
  <parameter name="capture" value="false" />
  <parameter name="irq" value="false" />
  <parameter name="preset" value="Slider Switches" />
  <parameter name="custom_DW" value="32" />
  <parameter name="edge" value="Rising" />
  <parameter name="DW" value="18" />
  <parameter name="irq_type" value="Edge" />
  <parameter name="leds" value="Green" />
  <parameter name="sevensegs" value="3 to 0" />
  <parameter name="board" value="DE2-115" />
  <parameter name="gpio" value="GPIO 0 (JP1)" />
  <parameter name="direction" value="Input only" />
  <generatedFiles>
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Slider_Switches.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/university_program/input_output/altera_up_avalon_parallel_port/altera_up_avalon_parallel_port_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="nios_system" as="Slider_Switches" />
  <messages>
   <message level="Debug" culprit="nios_system">queue size: 35 starting:altera_up_avalon_parallel_port "submodules/nios_system_Slider_Switches"</message>
   <message level="Info" culprit="Slider_Switches">Starting Generation of Parallel Port</message>
   <message level="Info" culprit="Slider_Switches"><![CDATA["<b>nios_system</b>" instantiated <b>altera_up_avalon_parallel_port</b> "<b>Slider_Switches</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_sysid_qsys:16.1:id=-2003203943,timestamp=1495029672"
   instancePathKey="nios_system:.:SysID"
   kind="altera_avalon_sysid_qsys"
   version="16.1"
   name="nios_system_SysID">
  <parameter name="id" value="-2003203943" />
  <parameter name="timestamp" value="1495029672" />
  <generatedFiles>
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_SysID.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/sopc_builder_ip/altera_avalon_sysid_qsys/altera_avalon_sysid_qsys_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="nios_system" as="SysID" />
  <messages>
   <message level="Debug" culprit="nios_system">queue size: 34 starting:altera_avalon_sysid_qsys "submodules/nios_system_SysID"</message>
   <message level="Info" culprit="SysID"><![CDATA["<b>nios_system</b>" instantiated <b>altera_avalon_sysid_qsys</b> "<b>SysID</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_sys_sdram_pll:16.1:AUTO_DEVICE=EP4CE115F29C7,AUTO_DEVICE_SPEEDGRADE=7,CIII_boards=DE0,CIV_boards=DE2-115,CV_boards=DE1-SoC,MAX10_boards=DE10-Lite,board=DE2-115,device_family=Cyclone IV E,gui_outclk=50.0,gui_refclk=50.0,other_boards=None,outclk=50.0,refclk=50.0(altera_up_altpll:16.1:DEVICE_FAMILY=Cyclone IV,OUTCLK0_DIV=1,OUTCLK0_MULT=1,OUTCLK1_DIV=1,OUTCLK1_MULT=1,OUTCLK2_DIV=1,OUTCLK2_MULT=1,PHASE_SHIFT=-3000,audio_clk_freq=12.288,gui_device_family=Cyclone IV E,type=System/SDRAM,video_out=4.3&quot; LCD (TRDB_LTM))(altera_up_avalon_reset_from_locked_signal:16.1:)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)"
   instancePathKey="nios_system:.:System_PLL"
   kind="altera_up_avalon_sys_sdram_pll"
   version="16.1"
   name="nios_system_System_PLL">
  <parameter name="outclk" value="50.0" />
  <parameter name="other_boards" value="None" />
  <parameter name="refclk" value="50.0" />
  <parameter name="device_family" value="Cyclone IV E" />
  <parameter name="CIV_boards" value="DE2-115" />
  <parameter name="MAX10_boards" value="DE10-Lite" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7" />
  <parameter name="gui_refclk" value="50.0" />
  <parameter name="AUTO_DEVICE" value="EP4CE115F29C7" />
  <parameter name="gui_outclk" value="50.0" />
  <parameter name="CV_boards" value="DE1-SoC" />
  <parameter name="CIII_boards" value="DE0" />
  <parameter name="board" value="DE2-115" />
  <generatedFiles>
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_System_PLL.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_altpll.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/university_program/clocks/altera_up_avalon_sys_sdram_pll/altera_up_avalon_sys_sdram_pll_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/university_program/clocks/altera_up_altpll/altera_up_altpll_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/university_program/clocks/altera_up_avalon_reset_from_locked_signal/altera_up_avalon_reset_from_locked_signal_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="nios_system" as="System_PLL" />
  <messages>
   <message level="Debug" culprit="nios_system">queue size: 33 starting:altera_up_avalon_sys_sdram_pll "submodules/nios_system_System_PLL"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>2</b> modules, <b>1</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="System_PLL"><![CDATA["<b>System_PLL</b>" reuses <b>altera_up_altpll</b> "<b>submodules/altera_up_altpll</b>"]]></message>
   <message level="Debug" culprit="System_PLL"><![CDATA["<b>System_PLL</b>" reuses <b>altera_up_avalon_reset_from_locked_signal</b> "<b>submodules/altera_up_avalon_reset_from_locked_signal</b>"]]></message>
   <message level="Info" culprit="System_PLL"><![CDATA["<b>nios_system</b>" instantiated <b>altera_up_avalon_sys_sdram_pll</b> "<b>System_PLL</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 167 starting:altera_up_altpll "submodules/altera_up_altpll"</message>
   <message level="Info" culprit="sys_pll"><![CDATA["<b>System_PLL</b>" instantiated <b>altera_up_altpll</b> "<b>sys_pll</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 166 starting:altera_up_avalon_reset_from_locked_signal "submodules/altera_up_avalon_reset_from_locked_signal"</message>
   <message level="Info" culprit="reset_from_locked"><![CDATA["<b>System_PLL</b>" instantiated <b>altera_up_avalon_reset_from_locked_signal</b> "<b>reset_from_locked</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_customins_master_translator:16.1:ENABLE_MULTICYCLE=1,SHARED_COMB_AND_MULTI=1,USE_DATAA=1,USE_DATAB=1,USE_DONE=1,USE_ESTATUS=1,USE_IPENDING=1,USE_MULTI_DATAA=1,USE_MULTI_DATAB=1,USE_MULTI_N=1,USE_MULTI_READRA=1,USE_MULTI_READRB=1,USE_MULTI_RESULT=1,USE_MULTI_WRITERC=1,USE_N=1,USE_READRA=1,USE_READRB=1,USE_START=1,USE_WRITERC=1"
   instancePathKey="nios_system:.:Processor1_custom_instruction_master_translator"
   kind="altera_customins_master_translator"
   version="16.1"
   name="altera_customins_master_translator">
  <parameter name="USE_WRITERC" value="1" />
  <parameter name="USE_DATAB" value="1" />
  <parameter name="USE_N" value="1" />
  <parameter name="USE_IPENDING" value="1" />
  <parameter name="USE_MULTI_WRITERC" value="1" />
  <parameter name="USE_MULTI_RESULT" value="1" />
  <parameter name="ENABLE_MULTICYCLE" value="1" />
  <parameter name="USE_ESTATUS" value="1" />
  <parameter name="USE_MULTI_N" value="1" />
  <parameter name="USE_MULTI_READRB" value="1" />
  <parameter name="USE_MULTI_READRA" value="1" />
  <parameter name="USE_READRB" value="1" />
  <parameter name="USE_READRA" value="1" />
  <parameter name="USE_START" value="1" />
  <parameter name="USE_DONE" value="1" />
  <parameter name="USE_MULTI_DATAA" value="1" />
  <parameter name="USE_MULTI_DATAB" value="1" />
  <parameter name="USE_DATAA" value="1" />
  <parameter name="SHARED_COMB_AND_MULTI" value="1" />
  <generatedFiles>
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_customins_master_translator.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/merlin/altera_customins_master_translator/altera_customins_master_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="nios_system"
     as="Processor1_custom_instruction_master_translator,Processor2_custom_instruction_master_translator" />
  <messages>
   <message level="Debug" culprit="nios_system">queue size: 34 starting:altera_customins_master_translator "submodules/altera_customins_master_translator"</message>
   <message
       level="Info"
       culprit="Processor1_custom_instruction_master_translator"><![CDATA["<b>nios_system</b>" instantiated <b>altera_customins_master_translator</b> "<b>Processor1_custom_instruction_master_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_customins_xconnect:16.1:ENABLE_MULTICYCLE=1,MASTER_INDEX=0,OPCODE_H=256,OPCODE_L=252"
   instancePathKey="nios_system:.:Processor1_custom_instruction_master_multi_xconnect"
   kind="altera_customins_xconnect"
   version="16.1"
   name="nios_system_Processor1_custom_instruction_master_multi_xconnect">
  <parameter name="OPCODE_L" value="252" />
  <parameter name="OPCODE_H" value="256" />
  <parameter name="MASTER_INDEX" value="0" />
  <parameter name="ENABLE_MULTICYCLE" value="1" />
  <generatedFiles>
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_custom_instruction_master_multi_xconnect.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/merlin/altera_customins_xconnect/altera_customins_xconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="nios_system"
     as="Processor1_custom_instruction_master_multi_xconnect,Processor2_custom_instruction_master_multi_xconnect" />
  <messages>
   <message level="Debug" culprit="nios_system">queue size: 33 starting:altera_customins_xconnect "submodules/nios_system_Processor1_custom_instruction_master_multi_xconnect"</message>
   <message
       level="Info"
       culprit="Processor1_custom_instruction_master_multi_xconnect"><![CDATA["<b>nios_system</b>" instantiated <b>altera_customins_xconnect</b> "<b>Processor1_custom_instruction_master_multi_xconnect</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_customins_slave_translator:16.1:ENABLE_MULTICYCLE=1,NUM_FIXED_CYCLES=1,N_WIDTH=2,USE_DATAA=1,USE_DATAB=1,USE_DONE=1,USE_ESTATUS=0,USE_IPENDING=0,USE_N=1,USE_READRA=0,USE_READRB=0,USE_RESET_REQUEST=0,USE_START=1,USE_WRITERC=0"
   instancePathKey="nios_system:.:Processor1_custom_instruction_master_multi_slave_translator0"
   kind="altera_customins_slave_translator"
   version="16.1"
   name="altera_customins_slave_translator">
  <parameter name="USE_WRITERC" value="0" />
  <parameter name="USE_DATAB" value="1" />
  <parameter name="USE_N" value="1" />
  <parameter name="USE_IPENDING" value="0" />
  <parameter name="NUM_FIXED_CYCLES" value="1" />
  <parameter name="USE_RESET_REQUEST" value="0" />
  <parameter name="ENABLE_MULTICYCLE" value="1" />
  <parameter name="USE_ESTATUS" value="0" />
  <parameter name="USE_READRB" value="0" />
  <parameter name="USE_READRA" value="0" />
  <parameter name="USE_START" value="1" />
  <parameter name="USE_DONE" value="1" />
  <parameter name="N_WIDTH" value="2" />
  <parameter name="USE_DATAA" value="1" />
  <generatedFiles>
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_customins_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/merlin/altera_customins_slave_translator/altera_customins_slave_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="nios_system"
     as="Processor1_custom_instruction_master_multi_slave_translator0,Processor2_custom_instruction_master_multi_slave_translator0" />
  <messages>
   <message level="Debug" culprit="nios_system">queue size: 32 starting:altera_customins_slave_translator "submodules/altera_customins_slave_translator"</message>
   <message
       level="Info"
       culprit="Processor1_custom_instruction_master_multi_slave_translator0"><![CDATA["<b>nios_system</b>" instantiated <b>altera_customins_slave_translator</b> "<b>Processor1_custom_instruction_master_multi_slave_translator0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mm_interconnect:16.1:AUTO_DEVICE=EP4CE115F29C7,AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_DEVICE_SPEEDGRADE=,COMPOSE_CONTENTS=add_instance {Processor2_data_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {Processor2_data_master_translator} {AV_ADDRESS_W} {29};set_instance_parameter_value {Processor2_data_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {Processor2_data_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {Processor2_data_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {Processor2_data_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {Processor2_data_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {Processor2_data_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {Processor2_data_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {Processor2_data_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {Processor2_data_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {Processor2_data_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {Processor2_data_master_translator} {USE_READDATA} {1};set_instance_parameter_value {Processor2_data_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {Processor2_data_master_translator} {USE_READ} {1};set_instance_parameter_value {Processor2_data_master_translator} {USE_WRITE} {1};set_instance_parameter_value {Processor2_data_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {Processor2_data_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {Processor2_data_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {Processor2_data_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {Processor2_data_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {Processor2_data_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {Processor2_data_master_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {Processor2_data_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {Processor2_data_master_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {Processor2_data_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {Processor2_data_master_translator} {USE_LOCK} {0};set_instance_parameter_value {Processor2_data_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {Processor2_data_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Processor2_data_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {Processor2_data_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {Processor2_data_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Processor2_data_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Processor2_data_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Processor2_data_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Processor2_data_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {Processor2_data_master_translator} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {Processor2_data_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {Processor2_data_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {Processor2_data_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {Processor2_data_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {Processor2_data_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {Processor2_data_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {Processor2_data_master_translator} {AV_REGISTERINCOMINGSIGNALS} {1};set_instance_parameter_value {Processor2_data_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {Processor2_data_master_translator} {SYNC_RESET} {0};add_instance {Processor1_data_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {Processor1_data_master_translator} {AV_ADDRESS_W} {29};set_instance_parameter_value {Processor1_data_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {Processor1_data_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {Processor1_data_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {Processor1_data_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {Processor1_data_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {Processor1_data_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {Processor1_data_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {Processor1_data_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {Processor1_data_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {Processor1_data_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {Processor1_data_master_translator} {USE_READDATA} {1};set_instance_parameter_value {Processor1_data_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {Processor1_data_master_translator} {USE_READ} {1};set_instance_parameter_value {Processor1_data_master_translator} {USE_WRITE} {1};set_instance_parameter_value {Processor1_data_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {Processor1_data_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {Processor1_data_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {Processor1_data_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {Processor1_data_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {Processor1_data_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {Processor1_data_master_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {Processor1_data_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {Processor1_data_master_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {Processor1_data_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {Processor1_data_master_translator} {USE_LOCK} {0};set_instance_parameter_value {Processor1_data_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {Processor1_data_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Processor1_data_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {Processor1_data_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {Processor1_data_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Processor1_data_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Processor1_data_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Processor1_data_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Processor1_data_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {Processor1_data_master_translator} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {Processor1_data_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {Processor1_data_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {Processor1_data_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {Processor1_data_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {Processor1_data_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {Processor1_data_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {Processor1_data_master_translator} {AV_REGISTERINCOMINGSIGNALS} {1};set_instance_parameter_value {Processor1_data_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {Processor1_data_master_translator} {SYNC_RESET} {0};add_instance {JTAG_to_FPGA_Bridge_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {USE_READDATA} {1};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {USE_READ} {1};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {USE_WRITE} {1};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {USE_LOCK} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {SYNC_RESET} {0};add_instance {Processor1_instruction_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {Processor1_instruction_master_translator} {AV_ADDRESS_W} {28};set_instance_parameter_value {Processor1_instruction_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {Processor1_instruction_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {Processor1_instruction_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {Processor1_instruction_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {Processor1_instruction_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {Processor1_instruction_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {Processor1_instruction_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {Processor1_instruction_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {Processor1_instruction_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {Processor1_instruction_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {Processor1_instruction_master_translator} {USE_READDATA} {1};set_instance_parameter_value {Processor1_instruction_master_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {Processor1_instruction_master_translator} {USE_READ} {1};set_instance_parameter_value {Processor1_instruction_master_translator} {USE_WRITE} {0};set_instance_parameter_value {Processor1_instruction_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {Processor1_instruction_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {Processor1_instruction_master_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {Processor1_instruction_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {Processor1_instruction_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {Processor1_instruction_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {Processor1_instruction_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {Processor1_instruction_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {Processor1_instruction_master_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {Processor1_instruction_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {Processor1_instruction_master_translator} {USE_LOCK} {0};set_instance_parameter_value {Processor1_instruction_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {Processor1_instruction_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Processor1_instruction_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {Processor1_instruction_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {Processor1_instruction_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Processor1_instruction_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Processor1_instruction_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Processor1_instruction_master_translator} {AV_LINEWRAPBURSTS} {1};set_instance_parameter_value {Processor1_instruction_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {Processor1_instruction_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Processor1_instruction_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {Processor1_instruction_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {Processor1_instruction_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {Processor1_instruction_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {Processor1_instruction_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {Processor1_instruction_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {Processor1_instruction_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {Processor1_instruction_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {Processor1_instruction_master_translator} {SYNC_RESET} {0};add_instance {Processor2_instruction_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {Processor2_instruction_master_translator} {AV_ADDRESS_W} {28};set_instance_parameter_value {Processor2_instruction_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {Processor2_instruction_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {Processor2_instruction_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {Processor2_instruction_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {Processor2_instruction_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {Processor2_instruction_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {Processor2_instruction_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {Processor2_instruction_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {Processor2_instruction_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {Processor2_instruction_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {Processor2_instruction_master_translator} {USE_READDATA} {1};set_instance_parameter_value {Processor2_instruction_master_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {Processor2_instruction_master_translator} {USE_READ} {1};set_instance_parameter_value {Processor2_instruction_master_translator} {USE_WRITE} {0};set_instance_parameter_value {Processor2_instruction_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {Processor2_instruction_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {Processor2_instruction_master_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {Processor2_instruction_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {Processor2_instruction_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {Processor2_instruction_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {Processor2_instruction_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {Processor2_instruction_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {Processor2_instruction_master_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {Processor2_instruction_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {Processor2_instruction_master_translator} {USE_LOCK} {0};set_instance_parameter_value {Processor2_instruction_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {Processor2_instruction_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Processor2_instruction_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {Processor2_instruction_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {Processor2_instruction_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Processor2_instruction_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Processor2_instruction_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Processor2_instruction_master_translator} {AV_LINEWRAPBURSTS} {1};set_instance_parameter_value {Processor2_instruction_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {Processor2_instruction_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Processor2_instruction_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {Processor2_instruction_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {Processor2_instruction_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {Processor2_instruction_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {Processor2_instruction_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {Processor2_instruction_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {Processor2_instruction_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {Processor2_instruction_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {Processor2_instruction_master_translator} {SYNC_RESET} {0};add_instance {Audio_Subsystem_audio_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {AV_READLATENCY} {1};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {USE_READ} {1};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {JTAG_UART_2nd_Core_avalon_jtag_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_translator} {USE_READ} {1};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {Expansion_JP5_avalon_parallel_port_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_translator} {AV_READLATENCY} {1};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_translator} {USE_READ} {1};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {Pushbuttons_avalon_parallel_port_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_translator} {AV_READLATENCY} {1};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_translator} {USE_READ} {1};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {Serial_Port_avalon_rs232_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_translator} {AV_READLATENCY} {1};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_translator} {USE_READ} {1};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {CameraD5M_0_camera_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {CameraD5M_0_camera_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {CameraD5M_0_camera_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {CameraD5M_0_camera_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {CameraD5M_0_camera_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {CameraD5M_0_camera_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {CameraD5M_0_camera_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {CameraD5M_0_camera_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {CameraD5M_0_camera_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {CameraD5M_0_camera_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {CameraD5M_0_camera_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {CameraD5M_0_camera_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {CameraD5M_0_camera_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {CameraD5M_0_camera_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {CameraD5M_0_camera_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {CameraD5M_0_camera_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {CameraD5M_0_camera_slave_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {CameraD5M_0_camera_slave_translator} {USE_READ} {0};set_instance_parameter_value {CameraD5M_0_camera_slave_translator} {USE_WRITE} {0};set_instance_parameter_value {CameraD5M_0_camera_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {CameraD5M_0_camera_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {CameraD5M_0_camera_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {CameraD5M_0_camera_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {CameraD5M_0_camera_slave_translator} {USE_ADDRESS} {0};set_instance_parameter_value {CameraD5M_0_camera_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {CameraD5M_0_camera_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {CameraD5M_0_camera_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {CameraD5M_0_camera_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {CameraD5M_0_camera_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {CameraD5M_0_camera_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {CameraD5M_0_camera_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {CameraD5M_0_camera_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {CameraD5M_0_camera_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {CameraD5M_0_camera_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {CameraD5M_0_camera_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {CameraD5M_0_camera_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {CameraD5M_0_camera_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {CameraD5M_0_camera_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {CameraD5M_0_camera_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {CameraD5M_0_camera_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {CameraD5M_0_camera_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {CameraD5M_0_camera_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {CameraD5M_0_camera_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {CameraD5M_0_camera_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {CameraD5M_0_camera_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {CameraD5M_0_camera_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {CameraD5M_0_camera_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {CameraD5M_0_camera_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {CameraD5M_0_camera_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {CameraD5M_0_camera_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {CameraD5M_0_camera_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {CameraD5M_0_camera_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {CameraD5M_0_camera_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {CameraD5M_0_camera_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {Processor2_debug_mem_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {Processor2_debug_mem_slave_translator} {AV_ADDRESS_W} {9};set_instance_parameter_value {Processor2_debug_mem_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {Processor2_debug_mem_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {Processor2_debug_mem_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {Processor2_debug_mem_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {Processor2_debug_mem_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {Processor2_debug_mem_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {Processor2_debug_mem_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {Processor2_debug_mem_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {Processor2_debug_mem_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {Processor2_debug_mem_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {Processor2_debug_mem_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {Processor2_debug_mem_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {Processor2_debug_mem_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {Processor2_debug_mem_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {Processor2_debug_mem_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {Processor2_debug_mem_slave_translator} {USE_READ} {1};set_instance_parameter_value {Processor2_debug_mem_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {Processor2_debug_mem_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {Processor2_debug_mem_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {Processor2_debug_mem_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {Processor2_debug_mem_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {Processor2_debug_mem_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {Processor2_debug_mem_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {Processor2_debug_mem_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {Processor2_debug_mem_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {Processor2_debug_mem_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {Processor2_debug_mem_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {Processor2_debug_mem_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {Processor2_debug_mem_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {Processor2_debug_mem_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {Processor2_debug_mem_slave_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {Processor2_debug_mem_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {Processor2_debug_mem_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Processor2_debug_mem_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {Processor2_debug_mem_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {Processor2_debug_mem_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Processor2_debug_mem_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Processor2_debug_mem_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Processor2_debug_mem_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {Processor2_debug_mem_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Processor2_debug_mem_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {Processor2_debug_mem_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {Processor2_debug_mem_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Processor2_debug_mem_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {Processor2_debug_mem_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {Processor2_debug_mem_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {Processor2_debug_mem_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {Processor2_debug_mem_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {Processor2_debug_mem_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {Processor2_debug_mem_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {1};set_instance_parameter_value {Processor2_debug_mem_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {Processor2_debug_mem_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {Interval_Timer_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_DATA_W} {16};set_instance_parameter_value {Interval_Timer_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {Interval_Timer_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {Interval_Timer_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {Interval_Timer_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {Interval_Timer_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {Interval_Timer_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {Interval_Timer_s1_translator} {USE_READ} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {Interval_Timer_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {Interval_Timer_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {Interval_Timer_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {SDRAM_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {SDRAM_s1_translator} {AV_ADDRESS_W} {25};set_instance_parameter_value {SDRAM_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {SDRAM_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {SDRAM_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {SDRAM_s1_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {SDRAM_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {SDRAM_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {SDRAM_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {SDRAM_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {SDRAM_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {SDRAM_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {SDRAM_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {SDRAM_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {SDRAM_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {SDRAM_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {SDRAM_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {SDRAM_s1_translator} {USE_READ} {1};set_instance_parameter_value {SDRAM_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {SDRAM_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {SDRAM_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {SDRAM_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {SDRAM_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {SDRAM_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {SDRAM_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {SDRAM_s1_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {SDRAM_s1_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {SDRAM_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {SDRAM_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {SDRAM_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {SDRAM_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {SDRAM_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {SDRAM_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {SDRAM_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {SDRAM_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {SDRAM_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {SDRAM_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {SDRAM_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {SDRAM_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {SDRAM_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {SDRAM_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {SDRAM_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {SDRAM_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {7};set_instance_parameter_value {SDRAM_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {SDRAM_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {SDRAM_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {SDRAM_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {SDRAM_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {SDRAM_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {SDRAM_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {SDRAM_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {SDRAM_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {SDRAM_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {SDRAM_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {AV_Config_avalon_av_config_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {AV_READLATENCY} {1};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {USE_READ} {1};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {JTAG_UART_avalon_jtag_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_READ} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {Red_LEDs_avalon_parallel_port_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_translator} {AV_READLATENCY} {1};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_translator} {USE_READ} {1};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {Green_LEDs_avalon_parallel_port_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_translator} {AV_READLATENCY} {1};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_translator} {USE_READ} {1};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {Slider_Switches_avalon_parallel_port_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_translator} {AV_READLATENCY} {1};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_translator} {USE_READ} {1};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {SRAM_avalon_sram_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {SRAM_avalon_sram_slave_translator} {AV_ADDRESS_W} {20};set_instance_parameter_value {SRAM_avalon_sram_slave_translator} {AV_DATA_W} {16};set_instance_parameter_value {SRAM_avalon_sram_slave_translator} {UAV_DATA_W} {16};set_instance_parameter_value {SRAM_avalon_sram_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {SRAM_avalon_sram_slave_translator} {AV_BYTEENABLE_W} {2};set_instance_parameter_value {SRAM_avalon_sram_slave_translator} {UAV_BYTEENABLE_W} {2};set_instance_parameter_value {SRAM_avalon_sram_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {SRAM_avalon_sram_slave_translator} {UAV_BURSTCOUNT_W} {2};set_instance_parameter_value {SRAM_avalon_sram_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {SRAM_avalon_sram_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {SRAM_avalon_sram_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {SRAM_avalon_sram_slave_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {SRAM_avalon_sram_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {SRAM_avalon_sram_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {SRAM_avalon_sram_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {SRAM_avalon_sram_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {SRAM_avalon_sram_slave_translator} {USE_READ} {1};set_instance_parameter_value {SRAM_avalon_sram_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {SRAM_avalon_sram_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {SRAM_avalon_sram_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {SRAM_avalon_sram_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {SRAM_avalon_sram_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {SRAM_avalon_sram_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {SRAM_avalon_sram_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {SRAM_avalon_sram_slave_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {SRAM_avalon_sram_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {SRAM_avalon_sram_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {SRAM_avalon_sram_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {SRAM_avalon_sram_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {SRAM_avalon_sram_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {SRAM_avalon_sram_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {SRAM_avalon_sram_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {SRAM_avalon_sram_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {SRAM_avalon_sram_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {SRAM_avalon_sram_slave_translator} {AV_SYMBOLS_PER_WORD} {2};set_instance_parameter_value {SRAM_avalon_sram_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {SRAM_avalon_sram_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {SRAM_avalon_sram_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {SRAM_avalon_sram_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {SRAM_avalon_sram_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {SRAM_avalon_sram_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {SRAM_avalon_sram_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {2};set_instance_parameter_value {SRAM_avalon_sram_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {SRAM_avalon_sram_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {SRAM_avalon_sram_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {SRAM_avalon_sram_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {SRAM_avalon_sram_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {SRAM_avalon_sram_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {SRAM_avalon_sram_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {SRAM_avalon_sram_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {SRAM_avalon_sram_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {SRAM_avalon_sram_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {SRAM_avalon_sram_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {SysID_control_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {SysID_control_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {SysID_control_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {SysID_control_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {SysID_control_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {SysID_control_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {SysID_control_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {SysID_control_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {SysID_control_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {SysID_control_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {SysID_control_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {SysID_control_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {SysID_control_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {SysID_control_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {SysID_control_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {SysID_control_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {SysID_control_slave_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {SysID_control_slave_translator} {USE_READ} {0};set_instance_parameter_value {SysID_control_slave_translator} {USE_WRITE} {0};set_instance_parameter_value {SysID_control_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {SysID_control_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {SysID_control_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {SysID_control_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {SysID_control_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {SysID_control_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {SysID_control_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {SysID_control_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {SysID_control_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {SysID_control_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {SysID_control_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {SysID_control_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {SysID_control_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {SysID_control_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {SysID_control_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {SysID_control_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {SysID_control_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {SysID_control_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {SysID_control_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {SysID_control_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {SysID_control_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {SysID_control_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {SysID_control_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {SysID_control_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {SysID_control_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {SysID_control_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {SysID_control_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {SysID_control_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {SysID_control_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {SysID_control_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {SysID_control_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {SysID_control_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {SysID_control_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {SysID_control_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {SysID_control_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {Flash_flash_data_translator} {altera_merlin_slave_translator};set_instance_parameter_value {Flash_flash_data_translator} {AV_ADDRESS_W} {21};set_instance_parameter_value {Flash_flash_data_translator} {AV_DATA_W} {32};set_instance_parameter_value {Flash_flash_data_translator} {UAV_DATA_W} {32};set_instance_parameter_value {Flash_flash_data_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {Flash_flash_data_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {Flash_flash_data_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {Flash_flash_data_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {Flash_flash_data_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {Flash_flash_data_translator} {AV_READLATENCY} {0};set_instance_parameter_value {Flash_flash_data_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {Flash_flash_data_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {Flash_flash_data_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {Flash_flash_data_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {Flash_flash_data_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {Flash_flash_data_translator} {USE_READDATA} {1};set_instance_parameter_value {Flash_flash_data_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {Flash_flash_data_translator} {USE_READ} {1};set_instance_parameter_value {Flash_flash_data_translator} {USE_WRITE} {1};set_instance_parameter_value {Flash_flash_data_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {Flash_flash_data_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {Flash_flash_data_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {Flash_flash_data_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {Flash_flash_data_translator} {USE_ADDRESS} {1};set_instance_parameter_value {Flash_flash_data_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {Flash_flash_data_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {Flash_flash_data_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {Flash_flash_data_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {Flash_flash_data_translator} {USE_LOCK} {0};set_instance_parameter_value {Flash_flash_data_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {Flash_flash_data_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {Flash_flash_data_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {Flash_flash_data_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {Flash_flash_data_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {Flash_flash_data_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Flash_flash_data_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {Flash_flash_data_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {Flash_flash_data_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Flash_flash_data_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Flash_flash_data_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Flash_flash_data_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {Flash_flash_data_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Flash_flash_data_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {Flash_flash_data_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {Flash_flash_data_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Flash_flash_data_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {Flash_flash_data_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {Flash_flash_data_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {Flash_flash_data_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {Flash_flash_data_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {Flash_flash_data_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {Flash_flash_data_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {Flash_flash_data_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {Flash_flash_data_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {Flash_flash_erase_control_translator} {altera_merlin_slave_translator};set_instance_parameter_value {Flash_flash_erase_control_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {Flash_flash_erase_control_translator} {AV_DATA_W} {32};set_instance_parameter_value {Flash_flash_erase_control_translator} {UAV_DATA_W} {32};set_instance_parameter_value {Flash_flash_erase_control_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {Flash_flash_erase_control_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {Flash_flash_erase_control_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {Flash_flash_erase_control_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {Flash_flash_erase_control_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {Flash_flash_erase_control_translator} {AV_READLATENCY} {0};set_instance_parameter_value {Flash_flash_erase_control_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {Flash_flash_erase_control_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {Flash_flash_erase_control_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {Flash_flash_erase_control_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {Flash_flash_erase_control_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {Flash_flash_erase_control_translator} {USE_READDATA} {1};set_instance_parameter_value {Flash_flash_erase_control_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {Flash_flash_erase_control_translator} {USE_READ} {1};set_instance_parameter_value {Flash_flash_erase_control_translator} {USE_WRITE} {1};set_instance_parameter_value {Flash_flash_erase_control_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {Flash_flash_erase_control_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {Flash_flash_erase_control_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {Flash_flash_erase_control_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {Flash_flash_erase_control_translator} {USE_ADDRESS} {0};set_instance_parameter_value {Flash_flash_erase_control_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {Flash_flash_erase_control_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {Flash_flash_erase_control_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {Flash_flash_erase_control_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {Flash_flash_erase_control_translator} {USE_LOCK} {0};set_instance_parameter_value {Flash_flash_erase_control_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {Flash_flash_erase_control_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {Flash_flash_erase_control_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {Flash_flash_erase_control_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {Flash_flash_erase_control_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {Flash_flash_erase_control_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Flash_flash_erase_control_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {Flash_flash_erase_control_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {Flash_flash_erase_control_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Flash_flash_erase_control_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Flash_flash_erase_control_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Flash_flash_erase_control_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {Flash_flash_erase_control_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Flash_flash_erase_control_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {Flash_flash_erase_control_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {Flash_flash_erase_control_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Flash_flash_erase_control_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {Flash_flash_erase_control_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {Flash_flash_erase_control_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {Flash_flash_erase_control_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {Flash_flash_erase_control_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {Flash_flash_erase_control_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {Flash_flash_erase_control_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {Flash_flash_erase_control_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {Flash_flash_erase_control_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {Processor1_debug_mem_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {Processor1_debug_mem_slave_translator} {AV_ADDRESS_W} {9};set_instance_parameter_value {Processor1_debug_mem_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {Processor1_debug_mem_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {Processor1_debug_mem_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {Processor1_debug_mem_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {Processor1_debug_mem_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {Processor1_debug_mem_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {Processor1_debug_mem_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {Processor1_debug_mem_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {Processor1_debug_mem_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {Processor1_debug_mem_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {Processor1_debug_mem_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {Processor1_debug_mem_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {Processor1_debug_mem_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {Processor1_debug_mem_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {Processor1_debug_mem_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {Processor1_debug_mem_slave_translator} {USE_READ} {1};set_instance_parameter_value {Processor1_debug_mem_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {Processor1_debug_mem_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {Processor1_debug_mem_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {Processor1_debug_mem_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {Processor1_debug_mem_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {Processor1_debug_mem_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {Processor1_debug_mem_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {Processor1_debug_mem_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {Processor1_debug_mem_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {Processor1_debug_mem_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {Processor1_debug_mem_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {Processor1_debug_mem_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {Processor1_debug_mem_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {Processor1_debug_mem_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {Processor1_debug_mem_slave_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {Processor1_debug_mem_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {Processor1_debug_mem_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Processor1_debug_mem_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {Processor1_debug_mem_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {Processor1_debug_mem_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Processor1_debug_mem_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Processor1_debug_mem_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Processor1_debug_mem_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {Processor1_debug_mem_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Processor1_debug_mem_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {Processor1_debug_mem_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {Processor1_debug_mem_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Processor1_debug_mem_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {Processor1_debug_mem_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {Processor1_debug_mem_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {Processor1_debug_mem_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {Processor1_debug_mem_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {Processor1_debug_mem_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {Processor1_debug_mem_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {1};set_instance_parameter_value {Processor1_debug_mem_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {Processor1_debug_mem_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {Processor2_data_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {Processor2_data_master_agent} {PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {Processor2_data_master_agent} {PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {Processor2_data_master_agent} {PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {Processor2_data_master_agent} {PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {Processor2_data_master_agent} {PKT_QOS_H} {88};set_instance_parameter_value {Processor2_data_master_agent} {PKT_QOS_L} {88};set_instance_parameter_value {Processor2_data_master_agent} {PKT_DATA_SIDEBAND_H} {86};set_instance_parameter_value {Processor2_data_master_agent} {PKT_DATA_SIDEBAND_L} {86};set_instance_parameter_value {Processor2_data_master_agent} {PKT_ADDR_SIDEBAND_H} {85};set_instance_parameter_value {Processor2_data_master_agent} {PKT_ADDR_SIDEBAND_L} {85};set_instance_parameter_value {Processor2_data_master_agent} {PKT_BURST_TYPE_H} {84};set_instance_parameter_value {Processor2_data_master_agent} {PKT_BURST_TYPE_L} {83};set_instance_parameter_value {Processor2_data_master_agent} {PKT_CACHE_H} {106};set_instance_parameter_value {Processor2_data_master_agent} {PKT_CACHE_L} {103};set_instance_parameter_value {Processor2_data_master_agent} {PKT_THREAD_ID_H} {99};set_instance_parameter_value {Processor2_data_master_agent} {PKT_THREAD_ID_L} {99};set_instance_parameter_value {Processor2_data_master_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {Processor2_data_master_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {Processor2_data_master_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {Processor2_data_master_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {Processor2_data_master_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {Processor2_data_master_agent} {PKT_PROTECTION_H} {102};set_instance_parameter_value {Processor2_data_master_agent} {PKT_PROTECTION_L} {100};set_instance_parameter_value {Processor2_data_master_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {Processor2_data_master_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {Processor2_data_master_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {Processor2_data_master_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {Processor2_data_master_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {Processor2_data_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {Processor2_data_master_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {Processor2_data_master_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {Processor2_data_master_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {Processor2_data_master_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {Processor2_data_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {Processor2_data_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {Processor2_data_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {Processor2_data_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {Processor2_data_master_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {Processor2_data_master_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {Processor2_data_master_agent} {PKT_DEST_ID_H} {98};set_instance_parameter_value {Processor2_data_master_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {Processor2_data_master_agent} {ST_DATA_W} {112};set_instance_parameter_value {Processor2_data_master_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {Processor2_data_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {Processor2_data_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Processor2_data_master_agent} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {Processor2_data_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Processor2_data_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;Audio_Subsystem_audio_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010003040&quot;
   end=&quot;0x00000000010003050&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;8&quot;
   name=&quot;JTAG_UART_2nd_Core_avalon_jtag_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010001000&quot;
   end=&quot;0x00000000010001008&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;Expansion_JP5_avalon_parallel_port_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010000060&quot;
   end=&quot;0x00000000010000070&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;12&quot;
   name=&quot;Pushbuttons_avalon_parallel_port_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010000050&quot;
   end=&quot;0x00000000010000060&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;16&quot;
   name=&quot;Serial_Port_avalon_rs232_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010001010&quot;
   end=&quot;0x00000000010001018&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;CameraD5M_0_camera_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000008200000&quot;
   end=&quot;0x00000000008200004&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;11&quot;
   name=&quot;Processor2_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x000000000a000000&quot;
   end=&quot;0x0000000000a000800&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;7&quot;
   name=&quot;Interval_Timer_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010002000&quot;
   end=&quot;0x00000000010002020&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;14&quot;
   name=&quot;SDRAM_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000008000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {Processor2_data_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {Processor2_data_master_agent} {ID} {3};set_instance_parameter_value {Processor2_data_master_agent} {BURSTWRAP_VALUE} {7};set_instance_parameter_value {Processor2_data_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {Processor2_data_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {Processor2_data_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {Processor2_data_master_agent} {USE_WRITERESPONSE} {0};add_instance {Processor1_data_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {Processor1_data_master_agent} {PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {Processor1_data_master_agent} {PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {Processor1_data_master_agent} {PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {Processor1_data_master_agent} {PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {Processor1_data_master_agent} {PKT_QOS_H} {88};set_instance_parameter_value {Processor1_data_master_agent} {PKT_QOS_L} {88};set_instance_parameter_value {Processor1_data_master_agent} {PKT_DATA_SIDEBAND_H} {86};set_instance_parameter_value {Processor1_data_master_agent} {PKT_DATA_SIDEBAND_L} {86};set_instance_parameter_value {Processor1_data_master_agent} {PKT_ADDR_SIDEBAND_H} {85};set_instance_parameter_value {Processor1_data_master_agent} {PKT_ADDR_SIDEBAND_L} {85};set_instance_parameter_value {Processor1_data_master_agent} {PKT_BURST_TYPE_H} {84};set_instance_parameter_value {Processor1_data_master_agent} {PKT_BURST_TYPE_L} {83};set_instance_parameter_value {Processor1_data_master_agent} {PKT_CACHE_H} {106};set_instance_parameter_value {Processor1_data_master_agent} {PKT_CACHE_L} {103};set_instance_parameter_value {Processor1_data_master_agent} {PKT_THREAD_ID_H} {99};set_instance_parameter_value {Processor1_data_master_agent} {PKT_THREAD_ID_L} {99};set_instance_parameter_value {Processor1_data_master_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {Processor1_data_master_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {Processor1_data_master_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {Processor1_data_master_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {Processor1_data_master_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {Processor1_data_master_agent} {PKT_PROTECTION_H} {102};set_instance_parameter_value {Processor1_data_master_agent} {PKT_PROTECTION_L} {100};set_instance_parameter_value {Processor1_data_master_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {Processor1_data_master_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {Processor1_data_master_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {Processor1_data_master_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {Processor1_data_master_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {Processor1_data_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {Processor1_data_master_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {Processor1_data_master_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {Processor1_data_master_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {Processor1_data_master_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {Processor1_data_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {Processor1_data_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {Processor1_data_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {Processor1_data_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {Processor1_data_master_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {Processor1_data_master_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {Processor1_data_master_agent} {PKT_DEST_ID_H} {98};set_instance_parameter_value {Processor1_data_master_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {Processor1_data_master_agent} {ST_DATA_W} {112};set_instance_parameter_value {Processor1_data_master_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {Processor1_data_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {Processor1_data_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Processor1_data_master_agent} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {Processor1_data_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Processor1_data_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;Audio_Subsystem_audio_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010003040&quot;
   end=&quot;0x00000000010003050&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;9&quot;
   name=&quot;JTAG_UART_avalon_jtag_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010001000&quot;
   end=&quot;0x00000000010001008&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;Expansion_JP5_avalon_parallel_port_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010000060&quot;
   end=&quot;0x00000000010000070&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;12&quot;
   name=&quot;Pushbuttons_avalon_parallel_port_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010000050&quot;
   end=&quot;0x00000000010000060&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;16&quot;
   name=&quot;Serial_Port_avalon_rs232_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010001010&quot;
   end=&quot;0x00000000010001018&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;CameraD5M_0_camera_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000008200000&quot;
   end=&quot;0x00000000008200004&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;7&quot;
   name=&quot;Interval_Timer_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010002000&quot;
   end=&quot;0x00000000010002020&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;14&quot;
   name=&quot;SDRAM_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000008000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;10&quot;
   name=&quot;Processor1_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x000000000a000000&quot;
   end=&quot;0x0000000000a000800&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {Processor1_data_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {Processor1_data_master_agent} {ID} {1};set_instance_parameter_value {Processor1_data_master_agent} {BURSTWRAP_VALUE} {7};set_instance_parameter_value {Processor1_data_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {Processor1_data_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {Processor1_data_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {Processor1_data_master_agent} {USE_WRITERESPONSE} {0};add_instance {JTAG_to_FPGA_Bridge_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_QOS_H} {88};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_QOS_L} {88};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_DATA_SIDEBAND_H} {86};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_DATA_SIDEBAND_L} {86};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_ADDR_SIDEBAND_H} {85};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_ADDR_SIDEBAND_L} {85};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_BURST_TYPE_H} {84};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_BURST_TYPE_L} {83};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_CACHE_H} {106};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_CACHE_L} {103};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_THREAD_ID_H} {99};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_THREAD_ID_L} {99};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_PROTECTION_H} {102};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_PROTECTION_L} {100};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_DEST_ID_H} {98};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {ST_DATA_W} {112};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;Audio_Subsystem_audio_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010003040&quot;
   end=&quot;0x00000000010003050&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;Expansion_JP5_avalon_parallel_port_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010000060&quot;
   end=&quot;0x00000000010000070&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;12&quot;
   name=&quot;Pushbuttons_avalon_parallel_port_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010000050&quot;
   end=&quot;0x00000000010000060&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;16&quot;
   name=&quot;Serial_Port_avalon_rs232_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010001010&quot;
   end=&quot;0x00000000010001018&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;CameraD5M_0_camera_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000008200000&quot;
   end=&quot;0x00000000008200004&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;7&quot;
   name=&quot;Interval_Timer_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010002000&quot;
   end=&quot;0x00000000010002020&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;14&quot;
   name=&quot;SDRAM_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000008000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;AV_Config_avalon_av_config_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010003000&quot;
   end=&quot;0x00000000010003010&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;9&quot;
   name=&quot;JTAG_UART_avalon_jtag_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010001000&quot;
   end=&quot;0x00000000010001008&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;13&quot;
   name=&quot;Red_LEDs_avalon_parallel_port_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010000000&quot;
   end=&quot;0x00000000010000010&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;Green_LEDs_avalon_parallel_port_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010000010&quot;
   end=&quot;0x00000000010000020&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;17&quot;
   name=&quot;Slider_Switches_avalon_parallel_port_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010000040&quot;
   end=&quot;0x00000000010000050&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;15&quot;
   name=&quot;SRAM_avalon_sram_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000008000000&quot;
   end=&quot;0x00000000008200000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;18&quot;
   name=&quot;SysID_control_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010002020&quot;
   end=&quot;0x00000000010002028&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;Flash_flash_data_translator.avalon_universal_slave_0&quot;
   start=&quot;0x000000000c000000&quot;
   end=&quot;0x0000000000c800000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;Flash_flash_erase_control_translator.avalon_universal_slave_0&quot;
   start=&quot;0x000000000bff0000&quot;
   end=&quot;0x0000000000bff0004&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {ID} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {BURSTWRAP_VALUE} {7};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {USE_WRITERESPONSE} {0};add_instance {Processor1_instruction_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {Processor1_instruction_master_agent} {PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {Processor1_instruction_master_agent} {PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {Processor1_instruction_master_agent} {PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {Processor1_instruction_master_agent} {PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {Processor1_instruction_master_agent} {PKT_QOS_H} {88};set_instance_parameter_value {Processor1_instruction_master_agent} {PKT_QOS_L} {88};set_instance_parameter_value {Processor1_instruction_master_agent} {PKT_DATA_SIDEBAND_H} {86};set_instance_parameter_value {Processor1_instruction_master_agent} {PKT_DATA_SIDEBAND_L} {86};set_instance_parameter_value {Processor1_instruction_master_agent} {PKT_ADDR_SIDEBAND_H} {85};set_instance_parameter_value {Processor1_instruction_master_agent} {PKT_ADDR_SIDEBAND_L} {85};set_instance_parameter_value {Processor1_instruction_master_agent} {PKT_BURST_TYPE_H} {84};set_instance_parameter_value {Processor1_instruction_master_agent} {PKT_BURST_TYPE_L} {83};set_instance_parameter_value {Processor1_instruction_master_agent} {PKT_CACHE_H} {106};set_instance_parameter_value {Processor1_instruction_master_agent} {PKT_CACHE_L} {103};set_instance_parameter_value {Processor1_instruction_master_agent} {PKT_THREAD_ID_H} {99};set_instance_parameter_value {Processor1_instruction_master_agent} {PKT_THREAD_ID_L} {99};set_instance_parameter_value {Processor1_instruction_master_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {Processor1_instruction_master_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {Processor1_instruction_master_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {Processor1_instruction_master_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {Processor1_instruction_master_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {Processor1_instruction_master_agent} {PKT_PROTECTION_H} {102};set_instance_parameter_value {Processor1_instruction_master_agent} {PKT_PROTECTION_L} {100};set_instance_parameter_value {Processor1_instruction_master_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {Processor1_instruction_master_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {Processor1_instruction_master_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {Processor1_instruction_master_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {Processor1_instruction_master_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {Processor1_instruction_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {Processor1_instruction_master_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {Processor1_instruction_master_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {Processor1_instruction_master_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {Processor1_instruction_master_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {Processor1_instruction_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {Processor1_instruction_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {Processor1_instruction_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {Processor1_instruction_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {Processor1_instruction_master_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {Processor1_instruction_master_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {Processor1_instruction_master_agent} {PKT_DEST_ID_H} {98};set_instance_parameter_value {Processor1_instruction_master_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {Processor1_instruction_master_agent} {ST_DATA_W} {112};set_instance_parameter_value {Processor1_instruction_master_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {Processor1_instruction_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {Processor1_instruction_master_agent} {AV_LINEWRAPBURSTS} {1};set_instance_parameter_value {Processor1_instruction_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Processor1_instruction_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Processor1_instruction_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;10&quot;
   name=&quot;Processor1_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x000000000a000000&quot;
   end=&quot;0x0000000000a000800&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;14&quot;
   name=&quot;SDRAM_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000008000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {Processor1_instruction_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {Processor1_instruction_master_agent} {ID} {2};set_instance_parameter_value {Processor1_instruction_master_agent} {BURSTWRAP_VALUE} {3};set_instance_parameter_value {Processor1_instruction_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {Processor1_instruction_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {Processor1_instruction_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {Processor1_instruction_master_agent} {USE_WRITERESPONSE} {0};add_instance {Processor2_instruction_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {Processor2_instruction_master_agent} {PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {Processor2_instruction_master_agent} {PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {Processor2_instruction_master_agent} {PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {Processor2_instruction_master_agent} {PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {Processor2_instruction_master_agent} {PKT_QOS_H} {88};set_instance_parameter_value {Processor2_instruction_master_agent} {PKT_QOS_L} {88};set_instance_parameter_value {Processor2_instruction_master_agent} {PKT_DATA_SIDEBAND_H} {86};set_instance_parameter_value {Processor2_instruction_master_agent} {PKT_DATA_SIDEBAND_L} {86};set_instance_parameter_value {Processor2_instruction_master_agent} {PKT_ADDR_SIDEBAND_H} {85};set_instance_parameter_value {Processor2_instruction_master_agent} {PKT_ADDR_SIDEBAND_L} {85};set_instance_parameter_value {Processor2_instruction_master_agent} {PKT_BURST_TYPE_H} {84};set_instance_parameter_value {Processor2_instruction_master_agent} {PKT_BURST_TYPE_L} {83};set_instance_parameter_value {Processor2_instruction_master_agent} {PKT_CACHE_H} {106};set_instance_parameter_value {Processor2_instruction_master_agent} {PKT_CACHE_L} {103};set_instance_parameter_value {Processor2_instruction_master_agent} {PKT_THREAD_ID_H} {99};set_instance_parameter_value {Processor2_instruction_master_agent} {PKT_THREAD_ID_L} {99};set_instance_parameter_value {Processor2_instruction_master_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {Processor2_instruction_master_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {Processor2_instruction_master_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {Processor2_instruction_master_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {Processor2_instruction_master_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {Processor2_instruction_master_agent} {PKT_PROTECTION_H} {102};set_instance_parameter_value {Processor2_instruction_master_agent} {PKT_PROTECTION_L} {100};set_instance_parameter_value {Processor2_instruction_master_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {Processor2_instruction_master_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {Processor2_instruction_master_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {Processor2_instruction_master_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {Processor2_instruction_master_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {Processor2_instruction_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {Processor2_instruction_master_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {Processor2_instruction_master_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {Processor2_instruction_master_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {Processor2_instruction_master_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {Processor2_instruction_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {Processor2_instruction_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {Processor2_instruction_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {Processor2_instruction_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {Processor2_instruction_master_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {Processor2_instruction_master_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {Processor2_instruction_master_agent} {PKT_DEST_ID_H} {98};set_instance_parameter_value {Processor2_instruction_master_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {Processor2_instruction_master_agent} {ST_DATA_W} {112};set_instance_parameter_value {Processor2_instruction_master_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {Processor2_instruction_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {Processor2_instruction_master_agent} {AV_LINEWRAPBURSTS} {1};set_instance_parameter_value {Processor2_instruction_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Processor2_instruction_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Processor2_instruction_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;14&quot;
   name=&quot;SDRAM_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000008000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;11&quot;
   name=&quot;Processor2_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x000000000a000000&quot;
   end=&quot;0x0000000000a000800&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {Processor2_instruction_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {Processor2_instruction_master_agent} {ID} {4};set_instance_parameter_value {Processor2_instruction_master_agent} {BURSTWRAP_VALUE} {3};set_instance_parameter_value {Processor2_instruction_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {Processor2_instruction_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {Processor2_instruction_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {Processor2_instruction_master_agent} {USE_WRITERESPONSE} {0};add_instance {Audio_Subsystem_audio_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {PKT_PROTECTION_H} {102};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {PKT_PROTECTION_L} {100};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {PKT_DEST_ID_H} {98};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {ST_DATA_W} {112};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {ID} {1};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {ECC_ENABLE} {0};add_instance {Audio_Subsystem_audio_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {113};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {JTAG_UART_2nd_Core_avalon_jtag_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_agent} {PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_agent} {PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_agent} {PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_agent} {PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_agent} {PKT_PROTECTION_H} {102};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_agent} {PKT_PROTECTION_L} {100};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_agent} {PKT_DEST_ID_H} {98};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_agent} {ST_DATA_W} {112};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_agent} {ID} {8};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_agent} {ECC_ENABLE} {0};add_instance {JTAG_UART_2nd_Core_avalon_jtag_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {113};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {Expansion_JP5_avalon_parallel_port_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_agent} {PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_agent} {PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_agent} {PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_agent} {PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_agent} {PKT_PROTECTION_H} {102};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_agent} {PKT_PROTECTION_L} {100};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_agent} {PKT_DEST_ID_H} {98};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_agent} {ST_DATA_W} {112};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_agent} {ID} {3};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_agent} {ECC_ENABLE} {0};add_instance {Expansion_JP5_avalon_parallel_port_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {113};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {Pushbuttons_avalon_parallel_port_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_agent} {PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_agent} {PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_agent} {PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_agent} {PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_agent} {PKT_PROTECTION_H} {102};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_agent} {PKT_PROTECTION_L} {100};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_agent} {PKT_DEST_ID_H} {98};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_agent} {ST_DATA_W} {112};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_agent} {ID} {12};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_agent} {ECC_ENABLE} {0};add_instance {Pushbuttons_avalon_parallel_port_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {113};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {Serial_Port_avalon_rs232_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_agent} {PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_agent} {PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_agent} {PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_agent} {PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_agent} {PKT_PROTECTION_H} {102};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_agent} {PKT_PROTECTION_L} {100};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_agent} {PKT_DEST_ID_H} {98};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_agent} {ST_DATA_W} {112};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_agent} {ID} {16};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_agent} {ECC_ENABLE} {0};add_instance {Serial_Port_avalon_rs232_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {113};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {CameraD5M_0_camera_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {CameraD5M_0_camera_slave_agent} {PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {CameraD5M_0_camera_slave_agent} {PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {CameraD5M_0_camera_slave_agent} {PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {CameraD5M_0_camera_slave_agent} {PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {CameraD5M_0_camera_slave_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {CameraD5M_0_camera_slave_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {CameraD5M_0_camera_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {CameraD5M_0_camera_slave_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {CameraD5M_0_camera_slave_agent} {PKT_PROTECTION_H} {102};set_instance_parameter_value {CameraD5M_0_camera_slave_agent} {PKT_PROTECTION_L} {100};set_instance_parameter_value {CameraD5M_0_camera_slave_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {CameraD5M_0_camera_slave_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {CameraD5M_0_camera_slave_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {CameraD5M_0_camera_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {CameraD5M_0_camera_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {CameraD5M_0_camera_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {CameraD5M_0_camera_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {CameraD5M_0_camera_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {CameraD5M_0_camera_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {CameraD5M_0_camera_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {CameraD5M_0_camera_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {CameraD5M_0_camera_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {CameraD5M_0_camera_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {CameraD5M_0_camera_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {CameraD5M_0_camera_slave_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {CameraD5M_0_camera_slave_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {CameraD5M_0_camera_slave_agent} {PKT_DEST_ID_H} {98};set_instance_parameter_value {CameraD5M_0_camera_slave_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {CameraD5M_0_camera_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {CameraD5M_0_camera_slave_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {CameraD5M_0_camera_slave_agent} {ST_DATA_W} {112};set_instance_parameter_value {CameraD5M_0_camera_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {CameraD5M_0_camera_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {CameraD5M_0_camera_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {CameraD5M_0_camera_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {CameraD5M_0_camera_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {CameraD5M_0_camera_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {CameraD5M_0_camera_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {CameraD5M_0_camera_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {CameraD5M_0_camera_slave_agent} {ID} {2};set_instance_parameter_value {CameraD5M_0_camera_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {CameraD5M_0_camera_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {CameraD5M_0_camera_slave_agent} {ECC_ENABLE} {0};add_instance {CameraD5M_0_camera_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {CameraD5M_0_camera_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {CameraD5M_0_camera_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {113};set_instance_parameter_value {CameraD5M_0_camera_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {CameraD5M_0_camera_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {CameraD5M_0_camera_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {CameraD5M_0_camera_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {CameraD5M_0_camera_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {CameraD5M_0_camera_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {CameraD5M_0_camera_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {CameraD5M_0_camera_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {CameraD5M_0_camera_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {CameraD5M_0_camera_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {CameraD5M_0_camera_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {CameraD5M_0_camera_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {Processor2_debug_mem_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {Processor2_debug_mem_slave_agent} {PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {Processor2_debug_mem_slave_agent} {PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {Processor2_debug_mem_slave_agent} {PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {Processor2_debug_mem_slave_agent} {PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {Processor2_debug_mem_slave_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {Processor2_debug_mem_slave_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {Processor2_debug_mem_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {Processor2_debug_mem_slave_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {Processor2_debug_mem_slave_agent} {PKT_PROTECTION_H} {102};set_instance_parameter_value {Processor2_debug_mem_slave_agent} {PKT_PROTECTION_L} {100};set_instance_parameter_value {Processor2_debug_mem_slave_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {Processor2_debug_mem_slave_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {Processor2_debug_mem_slave_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {Processor2_debug_mem_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {Processor2_debug_mem_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {Processor2_debug_mem_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {Processor2_debug_mem_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {Processor2_debug_mem_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {Processor2_debug_mem_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {Processor2_debug_mem_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {Processor2_debug_mem_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {Processor2_debug_mem_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {Processor2_debug_mem_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {Processor2_debug_mem_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {Processor2_debug_mem_slave_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {Processor2_debug_mem_slave_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {Processor2_debug_mem_slave_agent} {PKT_DEST_ID_H} {98};set_instance_parameter_value {Processor2_debug_mem_slave_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {Processor2_debug_mem_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {Processor2_debug_mem_slave_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {Processor2_debug_mem_slave_agent} {ST_DATA_W} {112};set_instance_parameter_value {Processor2_debug_mem_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Processor2_debug_mem_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {Processor2_debug_mem_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Processor2_debug_mem_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Processor2_debug_mem_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {Processor2_debug_mem_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {Processor2_debug_mem_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {Processor2_debug_mem_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {Processor2_debug_mem_slave_agent} {ID} {11};set_instance_parameter_value {Processor2_debug_mem_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {Processor2_debug_mem_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Processor2_debug_mem_slave_agent} {ECC_ENABLE} {0};add_instance {Processor2_debug_mem_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {Processor2_debug_mem_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {Processor2_debug_mem_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {113};set_instance_parameter_value {Processor2_debug_mem_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {Processor2_debug_mem_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {Processor2_debug_mem_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {Processor2_debug_mem_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {Processor2_debug_mem_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {Processor2_debug_mem_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {Processor2_debug_mem_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {Processor2_debug_mem_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {Processor2_debug_mem_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {Processor2_debug_mem_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {Processor2_debug_mem_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {Processor2_debug_mem_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {Interval_Timer_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_PROTECTION_H} {102};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_PROTECTION_L} {100};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_DEST_ID_H} {98};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {Interval_Timer_s1_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {Interval_Timer_s1_agent} {ST_DATA_W} {112};set_instance_parameter_value {Interval_Timer_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Interval_Timer_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {Interval_Timer_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Interval_Timer_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Interval_Timer_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {Interval_Timer_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {Interval_Timer_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {Interval_Timer_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {Interval_Timer_s1_agent} {ID} {7};set_instance_parameter_value {Interval_Timer_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {Interval_Timer_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Interval_Timer_s1_agent} {ECC_ENABLE} {0};add_instance {Interval_Timer_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {Interval_Timer_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {Interval_Timer_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {113};set_instance_parameter_value {Interval_Timer_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {Interval_Timer_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {Interval_Timer_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {Interval_Timer_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {Interval_Timer_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {Interval_Timer_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {Interval_Timer_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {Interval_Timer_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {Interval_Timer_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {Interval_Timer_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {Interval_Timer_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {Interval_Timer_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {SDRAM_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {SDRAM_s1_agent} {PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {SDRAM_s1_agent} {PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {SDRAM_s1_agent} {PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {SDRAM_s1_agent} {PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {SDRAM_s1_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {SDRAM_s1_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {SDRAM_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {SDRAM_s1_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {SDRAM_s1_agent} {PKT_PROTECTION_H} {102};set_instance_parameter_value {SDRAM_s1_agent} {PKT_PROTECTION_L} {100};set_instance_parameter_value {SDRAM_s1_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {SDRAM_s1_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {SDRAM_s1_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {SDRAM_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {SDRAM_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {SDRAM_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {SDRAM_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {SDRAM_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {SDRAM_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {SDRAM_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {SDRAM_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {SDRAM_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {SDRAM_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {SDRAM_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {SDRAM_s1_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {SDRAM_s1_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {SDRAM_s1_agent} {PKT_DEST_ID_H} {98};set_instance_parameter_value {SDRAM_s1_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {SDRAM_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {SDRAM_s1_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {SDRAM_s1_agent} {ST_DATA_W} {112};set_instance_parameter_value {SDRAM_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {SDRAM_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {SDRAM_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {SDRAM_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {SDRAM_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {SDRAM_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {SDRAM_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {SDRAM_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {SDRAM_s1_agent} {ID} {14};set_instance_parameter_value {SDRAM_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {SDRAM_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {SDRAM_s1_agent} {ECC_ENABLE} {0};add_instance {SDRAM_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {SDRAM_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {SDRAM_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {113};set_instance_parameter_value {SDRAM_s1_agent_rsp_fifo} {FIFO_DEPTH} {8};set_instance_parameter_value {SDRAM_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {SDRAM_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {SDRAM_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {SDRAM_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {SDRAM_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {SDRAM_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {SDRAM_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {SDRAM_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {SDRAM_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {SDRAM_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {SDRAM_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {AV_Config_avalon_av_config_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {PKT_PROTECTION_H} {102};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {PKT_PROTECTION_L} {100};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {PKT_DEST_ID_H} {98};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {ST_DATA_W} {112};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {ID} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {ECC_ENABLE} {0};add_instance {AV_Config_avalon_av_config_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {113};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {JTAG_UART_avalon_jtag_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_PROTECTION_H} {102};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_PROTECTION_L} {100};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_DEST_ID_H} {98};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {ST_DATA_W} {112};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {ID} {9};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {ECC_ENABLE} {0};add_instance {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {113};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {Red_LEDs_avalon_parallel_port_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_agent} {PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_agent} {PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_agent} {PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_agent} {PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_agent} {PKT_PROTECTION_H} {102};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_agent} {PKT_PROTECTION_L} {100};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_agent} {PKT_DEST_ID_H} {98};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_agent} {ST_DATA_W} {112};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_agent} {ID} {13};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_agent} {ECC_ENABLE} {0};add_instance {Red_LEDs_avalon_parallel_port_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {113};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {Green_LEDs_avalon_parallel_port_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_agent} {PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_agent} {PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_agent} {PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_agent} {PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_agent} {PKT_PROTECTION_H} {102};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_agent} {PKT_PROTECTION_L} {100};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_agent} {PKT_DEST_ID_H} {98};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_agent} {ST_DATA_W} {112};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_agent} {ID} {6};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_agent} {ECC_ENABLE} {0};add_instance {Green_LEDs_avalon_parallel_port_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {113};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {Slider_Switches_avalon_parallel_port_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_agent} {PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_agent} {PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_agent} {PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_agent} {PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_agent} {PKT_PROTECTION_H} {102};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_agent} {PKT_PROTECTION_L} {100};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_agent} {PKT_DEST_ID_H} {98};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_agent} {ST_DATA_W} {112};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_agent} {ID} {17};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_agent} {ECC_ENABLE} {0};add_instance {Slider_Switches_avalon_parallel_port_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {113};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {SRAM_avalon_sram_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {SRAM_avalon_sram_slave_agent} {PKT_ORI_BURST_SIZE_H} {93};set_instance_parameter_value {SRAM_avalon_sram_slave_agent} {PKT_ORI_BURST_SIZE_L} {91};set_instance_parameter_value {SRAM_avalon_sram_slave_agent} {PKT_RESPONSE_STATUS_H} {90};set_instance_parameter_value {SRAM_avalon_sram_slave_agent} {PKT_RESPONSE_STATUS_L} {89};set_instance_parameter_value {SRAM_avalon_sram_slave_agent} {PKT_BURST_SIZE_H} {64};set_instance_parameter_value {SRAM_avalon_sram_slave_agent} {PKT_BURST_SIZE_L} {62};set_instance_parameter_value {SRAM_avalon_sram_slave_agent} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {SRAM_avalon_sram_slave_agent} {PKT_BEGIN_BURST} {69};set_instance_parameter_value {SRAM_avalon_sram_slave_agent} {PKT_PROTECTION_H} {84};set_instance_parameter_value {SRAM_avalon_sram_slave_agent} {PKT_PROTECTION_L} {82};set_instance_parameter_value {SRAM_avalon_sram_slave_agent} {PKT_BURSTWRAP_H} {61};set_instance_parameter_value {SRAM_avalon_sram_slave_agent} {PKT_BURSTWRAP_L} {59};set_instance_parameter_value {SRAM_avalon_sram_slave_agent} {PKT_BYTE_CNT_H} {58};set_instance_parameter_value {SRAM_avalon_sram_slave_agent} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {SRAM_avalon_sram_slave_agent} {PKT_ADDR_H} {49};set_instance_parameter_value {SRAM_avalon_sram_slave_agent} {PKT_ADDR_L} {18};set_instance_parameter_value {SRAM_avalon_sram_slave_agent} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {SRAM_avalon_sram_slave_agent} {PKT_TRANS_POSTED} {51};set_instance_parameter_value {SRAM_avalon_sram_slave_agent} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {SRAM_avalon_sram_slave_agent} {PKT_TRANS_READ} {53};set_instance_parameter_value {SRAM_avalon_sram_slave_agent} {PKT_DATA_H} {15};set_instance_parameter_value {SRAM_avalon_sram_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {SRAM_avalon_sram_slave_agent} {PKT_BYTEEN_H} {17};set_instance_parameter_value {SRAM_avalon_sram_slave_agent} {PKT_BYTEEN_L} {16};set_instance_parameter_value {SRAM_avalon_sram_slave_agent} {PKT_SRC_ID_H} {75};set_instance_parameter_value {SRAM_avalon_sram_slave_agent} {PKT_SRC_ID_L} {71};set_instance_parameter_value {SRAM_avalon_sram_slave_agent} {PKT_DEST_ID_H} {80};set_instance_parameter_value {SRAM_avalon_sram_slave_agent} {PKT_DEST_ID_L} {76};set_instance_parameter_value {SRAM_avalon_sram_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {SRAM_avalon_sram_slave_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {SRAM_avalon_sram_slave_agent} {ST_DATA_W} {94};set_instance_parameter_value {SRAM_avalon_sram_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {SRAM_avalon_sram_slave_agent} {AVS_BURSTCOUNT_W} {2};set_instance_parameter_value {SRAM_avalon_sram_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {SRAM_avalon_sram_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:76) src_id(75:71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61:59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {SRAM_avalon_sram_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {SRAM_avalon_sram_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {SRAM_avalon_sram_slave_agent} {MAX_BYTE_CNT} {2};set_instance_parameter_value {SRAM_avalon_sram_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {SRAM_avalon_sram_slave_agent} {ID} {15};set_instance_parameter_value {SRAM_avalon_sram_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {SRAM_avalon_sram_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {SRAM_avalon_sram_slave_agent} {ECC_ENABLE} {0};add_instance {SRAM_avalon_sram_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {SRAM_avalon_sram_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {SRAM_avalon_sram_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {95};set_instance_parameter_value {SRAM_avalon_sram_slave_agent_rsp_fifo} {FIFO_DEPTH} {3};set_instance_parameter_value {SRAM_avalon_sram_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {SRAM_avalon_sram_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {SRAM_avalon_sram_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {SRAM_avalon_sram_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {SRAM_avalon_sram_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {SRAM_avalon_sram_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {SRAM_avalon_sram_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {SRAM_avalon_sram_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {SRAM_avalon_sram_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {SRAM_avalon_sram_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {SRAM_avalon_sram_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {SRAM_avalon_sram_slave_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {SRAM_avalon_sram_slave_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {SRAM_avalon_sram_slave_agent_rdata_fifo} {BITS_PER_SYMBOL} {18};set_instance_parameter_value {SRAM_avalon_sram_slave_agent_rdata_fifo} {FIFO_DEPTH} {3};set_instance_parameter_value {SRAM_avalon_sram_slave_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {SRAM_avalon_sram_slave_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {SRAM_avalon_sram_slave_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {SRAM_avalon_sram_slave_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {SRAM_avalon_sram_slave_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {SRAM_avalon_sram_slave_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {SRAM_avalon_sram_slave_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {SRAM_avalon_sram_slave_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {SRAM_avalon_sram_slave_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {SRAM_avalon_sram_slave_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {SRAM_avalon_sram_slave_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {SysID_control_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {SysID_control_slave_agent} {PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {SysID_control_slave_agent} {PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {SysID_control_slave_agent} {PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {SysID_control_slave_agent} {PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {SysID_control_slave_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {SysID_control_slave_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {SysID_control_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {SysID_control_slave_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {SysID_control_slave_agent} {PKT_PROTECTION_H} {102};set_instance_parameter_value {SysID_control_slave_agent} {PKT_PROTECTION_L} {100};set_instance_parameter_value {SysID_control_slave_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {SysID_control_slave_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {SysID_control_slave_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {SysID_control_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {SysID_control_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {SysID_control_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {SysID_control_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {SysID_control_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {SysID_control_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {SysID_control_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {SysID_control_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {SysID_control_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {SysID_control_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {SysID_control_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {SysID_control_slave_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {SysID_control_slave_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {SysID_control_slave_agent} {PKT_DEST_ID_H} {98};set_instance_parameter_value {SysID_control_slave_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {SysID_control_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {SysID_control_slave_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {SysID_control_slave_agent} {ST_DATA_W} {112};set_instance_parameter_value {SysID_control_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {SysID_control_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {SysID_control_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {SysID_control_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {SysID_control_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {SysID_control_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {SysID_control_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {SysID_control_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {SysID_control_slave_agent} {ID} {18};set_instance_parameter_value {SysID_control_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {SysID_control_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {SysID_control_slave_agent} {ECC_ENABLE} {0};add_instance {SysID_control_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {SysID_control_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {SysID_control_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {113};set_instance_parameter_value {SysID_control_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {SysID_control_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {SysID_control_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {SysID_control_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {SysID_control_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {SysID_control_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {SysID_control_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {SysID_control_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {SysID_control_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {SysID_control_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {SysID_control_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {SysID_control_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {Flash_flash_data_agent} {altera_merlin_slave_agent};set_instance_parameter_value {Flash_flash_data_agent} {PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {Flash_flash_data_agent} {PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {Flash_flash_data_agent} {PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {Flash_flash_data_agent} {PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {Flash_flash_data_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {Flash_flash_data_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {Flash_flash_data_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {Flash_flash_data_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {Flash_flash_data_agent} {PKT_PROTECTION_H} {102};set_instance_parameter_value {Flash_flash_data_agent} {PKT_PROTECTION_L} {100};set_instance_parameter_value {Flash_flash_data_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {Flash_flash_data_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {Flash_flash_data_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {Flash_flash_data_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {Flash_flash_data_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {Flash_flash_data_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {Flash_flash_data_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {Flash_flash_data_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {Flash_flash_data_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {Flash_flash_data_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {Flash_flash_data_agent} {PKT_DATA_H} {31};set_instance_parameter_value {Flash_flash_data_agent} {PKT_DATA_L} {0};set_instance_parameter_value {Flash_flash_data_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {Flash_flash_data_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {Flash_flash_data_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {Flash_flash_data_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {Flash_flash_data_agent} {PKT_DEST_ID_H} {98};set_instance_parameter_value {Flash_flash_data_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {Flash_flash_data_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {Flash_flash_data_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {Flash_flash_data_agent} {ST_DATA_W} {112};set_instance_parameter_value {Flash_flash_data_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Flash_flash_data_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {Flash_flash_data_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Flash_flash_data_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Flash_flash_data_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {Flash_flash_data_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {Flash_flash_data_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {Flash_flash_data_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {Flash_flash_data_agent} {ID} {4};set_instance_parameter_value {Flash_flash_data_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {Flash_flash_data_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Flash_flash_data_agent} {ECC_ENABLE} {0};add_instance {Flash_flash_data_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {Flash_flash_data_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {Flash_flash_data_agent_rsp_fifo} {BITS_PER_SYMBOL} {113};set_instance_parameter_value {Flash_flash_data_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {Flash_flash_data_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {Flash_flash_data_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {Flash_flash_data_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {Flash_flash_data_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {Flash_flash_data_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {Flash_flash_data_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {Flash_flash_data_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {Flash_flash_data_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {Flash_flash_data_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {Flash_flash_data_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {Flash_flash_data_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {Flash_flash_erase_control_agent} {altera_merlin_slave_agent};set_instance_parameter_value {Flash_flash_erase_control_agent} {PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {Flash_flash_erase_control_agent} {PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {Flash_flash_erase_control_agent} {PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {Flash_flash_erase_control_agent} {PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {Flash_flash_erase_control_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {Flash_flash_erase_control_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {Flash_flash_erase_control_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {Flash_flash_erase_control_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {Flash_flash_erase_control_agent} {PKT_PROTECTION_H} {102};set_instance_parameter_value {Flash_flash_erase_control_agent} {PKT_PROTECTION_L} {100};set_instance_parameter_value {Flash_flash_erase_control_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {Flash_flash_erase_control_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {Flash_flash_erase_control_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {Flash_flash_erase_control_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {Flash_flash_erase_control_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {Flash_flash_erase_control_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {Flash_flash_erase_control_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {Flash_flash_erase_control_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {Flash_flash_erase_control_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {Flash_flash_erase_control_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {Flash_flash_erase_control_agent} {PKT_DATA_H} {31};set_instance_parameter_value {Flash_flash_erase_control_agent} {PKT_DATA_L} {0};set_instance_parameter_value {Flash_flash_erase_control_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {Flash_flash_erase_control_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {Flash_flash_erase_control_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {Flash_flash_erase_control_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {Flash_flash_erase_control_agent} {PKT_DEST_ID_H} {98};set_instance_parameter_value {Flash_flash_erase_control_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {Flash_flash_erase_control_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {Flash_flash_erase_control_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {Flash_flash_erase_control_agent} {ST_DATA_W} {112};set_instance_parameter_value {Flash_flash_erase_control_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Flash_flash_erase_control_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {Flash_flash_erase_control_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Flash_flash_erase_control_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Flash_flash_erase_control_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {Flash_flash_erase_control_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {Flash_flash_erase_control_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {Flash_flash_erase_control_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {Flash_flash_erase_control_agent} {ID} {5};set_instance_parameter_value {Flash_flash_erase_control_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {Flash_flash_erase_control_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Flash_flash_erase_control_agent} {ECC_ENABLE} {0};add_instance {Flash_flash_erase_control_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {Flash_flash_erase_control_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {Flash_flash_erase_control_agent_rsp_fifo} {BITS_PER_SYMBOL} {113};set_instance_parameter_value {Flash_flash_erase_control_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {Flash_flash_erase_control_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {Flash_flash_erase_control_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {Flash_flash_erase_control_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {Flash_flash_erase_control_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {Flash_flash_erase_control_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {Flash_flash_erase_control_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {Flash_flash_erase_control_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {Flash_flash_erase_control_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {Flash_flash_erase_control_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {Flash_flash_erase_control_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {Flash_flash_erase_control_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {Processor1_debug_mem_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {Processor1_debug_mem_slave_agent} {PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {Processor1_debug_mem_slave_agent} {PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {Processor1_debug_mem_slave_agent} {PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {Processor1_debug_mem_slave_agent} {PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {Processor1_debug_mem_slave_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {Processor1_debug_mem_slave_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {Processor1_debug_mem_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {Processor1_debug_mem_slave_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {Processor1_debug_mem_slave_agent} {PKT_PROTECTION_H} {102};set_instance_parameter_value {Processor1_debug_mem_slave_agent} {PKT_PROTECTION_L} {100};set_instance_parameter_value {Processor1_debug_mem_slave_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {Processor1_debug_mem_slave_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {Processor1_debug_mem_slave_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {Processor1_debug_mem_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {Processor1_debug_mem_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {Processor1_debug_mem_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {Processor1_debug_mem_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {Processor1_debug_mem_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {Processor1_debug_mem_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {Processor1_debug_mem_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {Processor1_debug_mem_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {Processor1_debug_mem_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {Processor1_debug_mem_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {Processor1_debug_mem_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {Processor1_debug_mem_slave_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {Processor1_debug_mem_slave_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {Processor1_debug_mem_slave_agent} {PKT_DEST_ID_H} {98};set_instance_parameter_value {Processor1_debug_mem_slave_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {Processor1_debug_mem_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {Processor1_debug_mem_slave_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {Processor1_debug_mem_slave_agent} {ST_DATA_W} {112};set_instance_parameter_value {Processor1_debug_mem_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Processor1_debug_mem_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {Processor1_debug_mem_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Processor1_debug_mem_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Processor1_debug_mem_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {Processor1_debug_mem_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {Processor1_debug_mem_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {Processor1_debug_mem_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {Processor1_debug_mem_slave_agent} {ID} {10};set_instance_parameter_value {Processor1_debug_mem_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {Processor1_debug_mem_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Processor1_debug_mem_slave_agent} {ECC_ENABLE} {0};add_instance {Processor1_debug_mem_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {Processor1_debug_mem_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {Processor1_debug_mem_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {113};set_instance_parameter_value {Processor1_debug_mem_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {Processor1_debug_mem_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {Processor1_debug_mem_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {Processor1_debug_mem_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {Processor1_debug_mem_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {Processor1_debug_mem_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {Processor1_debug_mem_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {Processor1_debug_mem_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {Processor1_debug_mem_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {Processor1_debug_mem_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {Processor1_debug_mem_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {Processor1_debug_mem_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {14 2 11 12 3 8 16 7 1 };set_instance_parameter_value {router} {CHANNEL_ID} {100000000 000100000 001000000 000001000 000000100 000000010 000010000 010000000 000000001 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both read both both both both both both both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 0x8200000 0xa000000 0x10000050 0x10000060 0x10001000 0x10001010 0x10002000 0x10003040 };set_instance_parameter_value {router} {END_ADDRESS} {0x8000000 0x8200004 0xa000800 0x10000060 0x10000070 0x10001008 0x10001018 0x10002020 0x10003050 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 1 1 1 1 1 1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 0 0 0 0 0 0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 0 0 0 0 0 0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {67};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {102};set_instance_parameter_value {router} {PKT_PROTECTION_L} {100};set_instance_parameter_value {router} {PKT_DEST_ID_H} {98};set_instance_parameter_value {router} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router} {PKT_TRANS_READ} {71};set_instance_parameter_value {router} {ST_DATA_W} {112};set_instance_parameter_value {router} {ST_CHANNEL_W} {19};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {8};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {14};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {14 2 10 12 3 9 16 7 1 };set_instance_parameter_value {router_001} {CHANNEL_ID} {001000000 000010000 100000000 000000100 000000010 010000000 000001000 000100000 000000001 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both read both both both both both both both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 0x8200000 0xa000000 0x10000050 0x10000060 0x10001000 0x10001010 0x10002000 0x10003040 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x8000000 0x8200004 0xa000800 0x10000060 0x10000070 0x10001008 0x10001018 0x10002020 0x10003050 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 1 1 1 1 1 1 1 1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 0 0 0 0 0 0 0 0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 0 0 0 0 0 0 0 0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {67};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {102};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {100};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {98};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_001} {ST_DATA_W} {112};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {6};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {14};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {14 15 2 5 4 13 6 17 12 3 9 16 7 18 0 1 };set_instance_parameter_value {router_002} {CHANNEL_ID} {0000000001000000 0001000000000000 0000000000010000 1000000000000000 0100000000000000 0000001000000000 0000010000000000 0000100000000000 0000000000000100 0000000000000010 0000000100000000 0000000000001000 0000000000100000 0010000000000000 0000000010000000 0000000000000001 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both both read both both both both both both both both both both read both both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 0x8000000 0x8200000 0xbff0000 0xc000000 0x10000000 0x10000010 0x10000040 0x10000050 0x10000060 0x10001000 0x10001010 0x10002000 0x10002020 0x10003000 0x10003040 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x8000000 0x8200000 0x8200004 0xbff0004 0xc800000 0x10000010 0x10000020 0x10000050 0x10000060 0x10000070 0x10001008 0x10001018 0x10002020 0x10002028 0x10003010 0x10003050 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {67};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {102};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {100};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {98};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_002} {ST_DATA_W} {112};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_002} {DECODER_TYPE} {0};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {6};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {14};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {14 10 };set_instance_parameter_value {router_003} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 0xa000000 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x8000000 0xa000800 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {67};set_instance_parameter_value {router_003} {PKT_ADDR_L} {36};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {102};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {100};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {98};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_003} {ST_DATA_W} {112};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_003} {DECODER_TYPE} {0};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {14};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};add_instance {router_004} {altera_merlin_router};set_instance_parameter_value {router_004} {DESTINATION_ID} {14 11 };set_instance_parameter_value {router_004} {CHANNEL_ID} {10 01 };set_instance_parameter_value {router_004} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_004} {START_ADDRESS} {0x0 0xa000000 };set_instance_parameter_value {router_004} {END_ADDRESS} {0x8000000 0xa000800 };set_instance_parameter_value {router_004} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_004} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_004} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_004} {SPAN_OFFSET} {};set_instance_parameter_value {router_004} {PKT_ADDR_H} {67};set_instance_parameter_value {router_004} {PKT_ADDR_L} {36};set_instance_parameter_value {router_004} {PKT_PROTECTION_H} {102};set_instance_parameter_value {router_004} {PKT_PROTECTION_L} {100};set_instance_parameter_value {router_004} {PKT_DEST_ID_H} {98};set_instance_parameter_value {router_004} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router_004} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_004} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_004} {ST_DATA_W} {112};set_instance_parameter_value {router_004} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_004} {DECODER_TYPE} {0};set_instance_parameter_value {router_004} {DEFAULT_CHANNEL} {1};set_instance_parameter_value {router_004} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_DESTID} {14};set_instance_parameter_value {router_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_004} {MEMORY_ALIASING_DECODE} {0};add_instance {router_005} {altera_merlin_router};set_instance_parameter_value {router_005} {DESTINATION_ID} {3 1 0 };set_instance_parameter_value {router_005} {CHANNEL_ID} {001 010 100 };set_instance_parameter_value {router_005} {TYPE_OF_TRANSACTION} {both both both };set_instance_parameter_value {router_005} {START_ADDRESS} {0x0 0x0 0x0 };set_instance_parameter_value {router_005} {END_ADDRESS} {0x0 0x0 0x0 };set_instance_parameter_value {router_005} {NON_SECURED_TAG} {1 1 1 };set_instance_parameter_value {router_005} {SECURED_RANGE_PAIRS} {0 0 0 };set_instance_parameter_value {router_005} {SECURED_RANGE_LIST} {0 0 0 };set_instance_parameter_value {router_005} {SPAN_OFFSET} {};set_instance_parameter_value {router_005} {PKT_ADDR_H} {67};set_instance_parameter_value {router_005} {PKT_ADDR_L} {36};set_instance_parameter_value {router_005} {PKT_PROTECTION_H} {102};set_instance_parameter_value {router_005} {PKT_PROTECTION_L} {100};set_instance_parameter_value {router_005} {PKT_DEST_ID_H} {98};set_instance_parameter_value {router_005} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router_005} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_005} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_005} {ST_DATA_W} {112};set_instance_parameter_value {router_005} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_005} {DECODER_TYPE} {1};set_instance_parameter_value {router_005} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_005} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_DESTID} {3};set_instance_parameter_value {router_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_005} {MEMORY_ALIASING_DECODE} {0};add_instance {router_006} {altera_merlin_router};set_instance_parameter_value {router_006} {DESTINATION_ID} {3 };set_instance_parameter_value {router_006} {CHANNEL_ID} {1 };set_instance_parameter_value {router_006} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_006} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_006} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_006} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_006} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_006} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_006} {SPAN_OFFSET} {};set_instance_parameter_value {router_006} {PKT_ADDR_H} {67};set_instance_parameter_value {router_006} {PKT_ADDR_L} {36};set_instance_parameter_value {router_006} {PKT_PROTECTION_H} {102};set_instance_parameter_value {router_006} {PKT_PROTECTION_L} {100};set_instance_parameter_value {router_006} {PKT_DEST_ID_H} {98};set_instance_parameter_value {router_006} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router_006} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_006} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_006} {ST_DATA_W} {112};set_instance_parameter_value {router_006} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_006} {DECODER_TYPE} {1};set_instance_parameter_value {router_006} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_006} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_DESTID} {3};set_instance_parameter_value {router_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_006} {MEMORY_ALIASING_DECODE} {0};add_instance {router_007} {altera_merlin_router};set_instance_parameter_value {router_007} {DESTINATION_ID} {3 1 0 };set_instance_parameter_value {router_007} {CHANNEL_ID} {001 010 100 };set_instance_parameter_value {router_007} {TYPE_OF_TRANSACTION} {both both both };set_instance_parameter_value {router_007} {START_ADDRESS} {0x0 0x0 0x0 };set_instance_parameter_value {router_007} {END_ADDRESS} {0x0 0x0 0x0 };set_instance_parameter_value {router_007} {NON_SECURED_TAG} {1 1 1 };set_instance_parameter_value {router_007} {SECURED_RANGE_PAIRS} {0 0 0 };set_instance_parameter_value {router_007} {SECURED_RANGE_LIST} {0 0 0 };set_instance_parameter_value {router_007} {SPAN_OFFSET} {};set_instance_parameter_value {router_007} {PKT_ADDR_H} {67};set_instance_parameter_value {router_007} {PKT_ADDR_L} {36};set_instance_parameter_value {router_007} {PKT_PROTECTION_H} {102};set_instance_parameter_value {router_007} {PKT_PROTECTION_L} {100};set_instance_parameter_value {router_007} {PKT_DEST_ID_H} {98};set_instance_parameter_value {router_007} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router_007} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_007} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_007} {ST_DATA_W} {112};set_instance_parameter_value {router_007} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_007} {DECODER_TYPE} {1};set_instance_parameter_value {router_007} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_007} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_DESTID} {3};set_instance_parameter_value {router_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_007} {MEMORY_ALIASING_DECODE} {0};add_instance {router_008} {altera_merlin_router};set_instance_parameter_value {router_008} {DESTINATION_ID} {3 1 0 };set_instance_parameter_value {router_008} {CHANNEL_ID} {001 010 100 };set_instance_parameter_value {router_008} {TYPE_OF_TRANSACTION} {both both both };set_instance_parameter_value {router_008} {START_ADDRESS} {0x0 0x0 0x0 };set_instance_parameter_value {router_008} {END_ADDRESS} {0x0 0x0 0x0 };set_instance_parameter_value {router_008} {NON_SECURED_TAG} {1 1 1 };set_instance_parameter_value {router_008} {SECURED_RANGE_PAIRS} {0 0 0 };set_instance_parameter_value {router_008} {SECURED_RANGE_LIST} {0 0 0 };set_instance_parameter_value {router_008} {SPAN_OFFSET} {};set_instance_parameter_value {router_008} {PKT_ADDR_H} {67};set_instance_parameter_value {router_008} {PKT_ADDR_L} {36};set_instance_parameter_value {router_008} {PKT_PROTECTION_H} {102};set_instance_parameter_value {router_008} {PKT_PROTECTION_L} {100};set_instance_parameter_value {router_008} {PKT_DEST_ID_H} {98};set_instance_parameter_value {router_008} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router_008} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_008} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_008} {ST_DATA_W} {112};set_instance_parameter_value {router_008} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_008} {DECODER_TYPE} {1};set_instance_parameter_value {router_008} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_008} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_DESTID} {3};set_instance_parameter_value {router_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_008} {MEMORY_ALIASING_DECODE} {0};add_instance {router_009} {altera_merlin_router};set_instance_parameter_value {router_009} {DESTINATION_ID} {3 1 0 };set_instance_parameter_value {router_009} {CHANNEL_ID} {001 010 100 };set_instance_parameter_value {router_009} {TYPE_OF_TRANSACTION} {both both both };set_instance_parameter_value {router_009} {START_ADDRESS} {0x0 0x0 0x0 };set_instance_parameter_value {router_009} {END_ADDRESS} {0x0 0x0 0x0 };set_instance_parameter_value {router_009} {NON_SECURED_TAG} {1 1 1 };set_instance_parameter_value {router_009} {SECURED_RANGE_PAIRS} {0 0 0 };set_instance_parameter_value {router_009} {SECURED_RANGE_LIST} {0 0 0 };set_instance_parameter_value {router_009} {SPAN_OFFSET} {};set_instance_parameter_value {router_009} {PKT_ADDR_H} {67};set_instance_parameter_value {router_009} {PKT_ADDR_L} {36};set_instance_parameter_value {router_009} {PKT_PROTECTION_H} {102};set_instance_parameter_value {router_009} {PKT_PROTECTION_L} {100};set_instance_parameter_value {router_009} {PKT_DEST_ID_H} {98};set_instance_parameter_value {router_009} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router_009} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_009} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_009} {ST_DATA_W} {112};set_instance_parameter_value {router_009} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_009} {DECODER_TYPE} {1};set_instance_parameter_value {router_009} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_009} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_009} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_009} {DEFAULT_DESTID} {3};set_instance_parameter_value {router_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_009} {MEMORY_ALIASING_DECODE} {0};add_instance {router_010} {altera_merlin_router};set_instance_parameter_value {router_010} {DESTINATION_ID} {3 1 0 };set_instance_parameter_value {router_010} {CHANNEL_ID} {001 010 100 };set_instance_parameter_value {router_010} {TYPE_OF_TRANSACTION} {both both both };set_instance_parameter_value {router_010} {START_ADDRESS} {0x0 0x0 0x0 };set_instance_parameter_value {router_010} {END_ADDRESS} {0x0 0x0 0x0 };set_instance_parameter_value {router_010} {NON_SECURED_TAG} {1 1 1 };set_instance_parameter_value {router_010} {SECURED_RANGE_PAIRS} {0 0 0 };set_instance_parameter_value {router_010} {SECURED_RANGE_LIST} {0 0 0 };set_instance_parameter_value {router_010} {SPAN_OFFSET} {};set_instance_parameter_value {router_010} {PKT_ADDR_H} {67};set_instance_parameter_value {router_010} {PKT_ADDR_L} {36};set_instance_parameter_value {router_010} {PKT_PROTECTION_H} {102};set_instance_parameter_value {router_010} {PKT_PROTECTION_L} {100};set_instance_parameter_value {router_010} {PKT_DEST_ID_H} {98};set_instance_parameter_value {router_010} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router_010} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_010} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_010} {ST_DATA_W} {112};set_instance_parameter_value {router_010} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_010} {DECODER_TYPE} {1};set_instance_parameter_value {router_010} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_010} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_010} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_010} {DEFAULT_DESTID} {3};set_instance_parameter_value {router_010} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_010} {MEMORY_ALIASING_DECODE} {0};add_instance {router_011} {altera_merlin_router};set_instance_parameter_value {router_011} {DESTINATION_ID} {3 4 };set_instance_parameter_value {router_011} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_011} {TYPE_OF_TRANSACTION} {both read };set_instance_parameter_value {router_011} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_011} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_011} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_011} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_011} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_011} {SPAN_OFFSET} {};set_instance_parameter_value {router_011} {PKT_ADDR_H} {67};set_instance_parameter_value {router_011} {PKT_ADDR_L} {36};set_instance_parameter_value {router_011} {PKT_PROTECTION_H} {102};set_instance_parameter_value {router_011} {PKT_PROTECTION_L} {100};set_instance_parameter_value {router_011} {PKT_DEST_ID_H} {98};set_instance_parameter_value {router_011} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router_011} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_011} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_011} {ST_DATA_W} {112};set_instance_parameter_value {router_011} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_011} {DECODER_TYPE} {1};set_instance_parameter_value {router_011} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_011} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_011} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_011} {DEFAULT_DESTID} {3};set_instance_parameter_value {router_011} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_011} {MEMORY_ALIASING_DECODE} {0};add_instance {router_012} {altera_merlin_router};set_instance_parameter_value {router_012} {DESTINATION_ID} {3 1 0 };set_instance_parameter_value {router_012} {CHANNEL_ID} {001 010 100 };set_instance_parameter_value {router_012} {TYPE_OF_TRANSACTION} {both both both };set_instance_parameter_value {router_012} {START_ADDRESS} {0x0 0x0 0x0 };set_instance_parameter_value {router_012} {END_ADDRESS} {0x0 0x0 0x0 };set_instance_parameter_value {router_012} {NON_SECURED_TAG} {1 1 1 };set_instance_parameter_value {router_012} {SECURED_RANGE_PAIRS} {0 0 0 };set_instance_parameter_value {router_012} {SECURED_RANGE_LIST} {0 0 0 };set_instance_parameter_value {router_012} {SPAN_OFFSET} {};set_instance_parameter_value {router_012} {PKT_ADDR_H} {67};set_instance_parameter_value {router_012} {PKT_ADDR_L} {36};set_instance_parameter_value {router_012} {PKT_PROTECTION_H} {102};set_instance_parameter_value {router_012} {PKT_PROTECTION_L} {100};set_instance_parameter_value {router_012} {PKT_DEST_ID_H} {98};set_instance_parameter_value {router_012} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router_012} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_012} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_012} {ST_DATA_W} {112};set_instance_parameter_value {router_012} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_012} {DECODER_TYPE} {1};set_instance_parameter_value {router_012} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_012} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_012} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_012} {DEFAULT_DESTID} {3};set_instance_parameter_value {router_012} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_012} {MEMORY_ALIASING_DECODE} {0};add_instance {router_013} {altera_merlin_router};set_instance_parameter_value {router_013} {DESTINATION_ID} {3 1 0 2 4 };set_instance_parameter_value {router_013} {CHANNEL_ID} {00001 00010 00100 01000 10000 };set_instance_parameter_value {router_013} {TYPE_OF_TRANSACTION} {both both both read read };set_instance_parameter_value {router_013} {START_ADDRESS} {0x0 0x0 0x0 0x0 0x0 };set_instance_parameter_value {router_013} {END_ADDRESS} {0x0 0x0 0x0 0x0 0x0 };set_instance_parameter_value {router_013} {NON_SECURED_TAG} {1 1 1 1 1 };set_instance_parameter_value {router_013} {SECURED_RANGE_PAIRS} {0 0 0 0 0 };set_instance_parameter_value {router_013} {SECURED_RANGE_LIST} {0 0 0 0 0 };set_instance_parameter_value {router_013} {SPAN_OFFSET} {};set_instance_parameter_value {router_013} {PKT_ADDR_H} {67};set_instance_parameter_value {router_013} {PKT_ADDR_L} {36};set_instance_parameter_value {router_013} {PKT_PROTECTION_H} {102};set_instance_parameter_value {router_013} {PKT_PROTECTION_L} {100};set_instance_parameter_value {router_013} {PKT_DEST_ID_H} {98};set_instance_parameter_value {router_013} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router_013} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_013} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_013} {ST_DATA_W} {112};set_instance_parameter_value {router_013} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_013} {DECODER_TYPE} {1};set_instance_parameter_value {router_013} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_013} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_013} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_013} {DEFAULT_DESTID} {3};set_instance_parameter_value {router_013} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_013} {MEMORY_ALIASING_DECODE} {0};add_instance {router_014} {altera_merlin_router};set_instance_parameter_value {router_014} {DESTINATION_ID} {0 };set_instance_parameter_value {router_014} {CHANNEL_ID} {1 };set_instance_parameter_value {router_014} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_014} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_014} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_014} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_014} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_014} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_014} {SPAN_OFFSET} {};set_instance_parameter_value {router_014} {PKT_ADDR_H} {67};set_instance_parameter_value {router_014} {PKT_ADDR_L} {36};set_instance_parameter_value {router_014} {PKT_PROTECTION_H} {102};set_instance_parameter_value {router_014} {PKT_PROTECTION_L} {100};set_instance_parameter_value {router_014} {PKT_DEST_ID_H} {98};set_instance_parameter_value {router_014} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router_014} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_014} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_014} {ST_DATA_W} {112};set_instance_parameter_value {router_014} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_014} {DECODER_TYPE} {1};set_instance_parameter_value {router_014} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_014} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_014} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_014} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_014} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_014} {MEMORY_ALIASING_DECODE} {0};add_instance {router_015} {altera_merlin_router};set_instance_parameter_value {router_015} {DESTINATION_ID} {1 0 };set_instance_parameter_value {router_015} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_015} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_015} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_015} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_015} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_015} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_015} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_015} {SPAN_OFFSET} {};set_instance_parameter_value {router_015} {PKT_ADDR_H} {67};set_instance_parameter_value {router_015} {PKT_ADDR_L} {36};set_instance_parameter_value {router_015} {PKT_PROTECTION_H} {102};set_instance_parameter_value {router_015} {PKT_PROTECTION_L} {100};set_instance_parameter_value {router_015} {PKT_DEST_ID_H} {98};set_instance_parameter_value {router_015} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router_015} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_015} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_015} {ST_DATA_W} {112};set_instance_parameter_value {router_015} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_015} {DECODER_TYPE} {1};set_instance_parameter_value {router_015} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_015} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_015} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_015} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_015} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_015} {MEMORY_ALIASING_DECODE} {0};add_instance {router_016} {altera_merlin_router};set_instance_parameter_value {router_016} {DESTINATION_ID} {0 };set_instance_parameter_value {router_016} {CHANNEL_ID} {1 };set_instance_parameter_value {router_016} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_016} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_016} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_016} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_016} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_016} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_016} {SPAN_OFFSET} {};set_instance_parameter_value {router_016} {PKT_ADDR_H} {67};set_instance_parameter_value {router_016} {PKT_ADDR_L} {36};set_instance_parameter_value {router_016} {PKT_PROTECTION_H} {102};set_instance_parameter_value {router_016} {PKT_PROTECTION_L} {100};set_instance_parameter_value {router_016} {PKT_DEST_ID_H} {98};set_instance_parameter_value {router_016} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router_016} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_016} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_016} {ST_DATA_W} {112};set_instance_parameter_value {router_016} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_016} {DECODER_TYPE} {1};set_instance_parameter_value {router_016} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_016} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_016} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_016} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_016} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_016} {MEMORY_ALIASING_DECODE} {0};add_instance {router_017} {altera_merlin_router};set_instance_parameter_value {router_017} {DESTINATION_ID} {0 };set_instance_parameter_value {router_017} {CHANNEL_ID} {1 };set_instance_parameter_value {router_017} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_017} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_017} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_017} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_017} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_017} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_017} {SPAN_OFFSET} {};set_instance_parameter_value {router_017} {PKT_ADDR_H} {67};set_instance_parameter_value {router_017} {PKT_ADDR_L} {36};set_instance_parameter_value {router_017} {PKT_PROTECTION_H} {102};set_instance_parameter_value {router_017} {PKT_PROTECTION_L} {100};set_instance_parameter_value {router_017} {PKT_DEST_ID_H} {98};set_instance_parameter_value {router_017} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router_017} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_017} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_017} {ST_DATA_W} {112};set_instance_parameter_value {router_017} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_017} {DECODER_TYPE} {1};set_instance_parameter_value {router_017} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_017} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_017} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_017} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_017} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_017} {MEMORY_ALIASING_DECODE} {0};add_instance {router_018} {altera_merlin_router};set_instance_parameter_value {router_018} {DESTINATION_ID} {0 };set_instance_parameter_value {router_018} {CHANNEL_ID} {1 };set_instance_parameter_value {router_018} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_018} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_018} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_018} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_018} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_018} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_018} {SPAN_OFFSET} {};set_instance_parameter_value {router_018} {PKT_ADDR_H} {67};set_instance_parameter_value {router_018} {PKT_ADDR_L} {36};set_instance_parameter_value {router_018} {PKT_PROTECTION_H} {102};set_instance_parameter_value {router_018} {PKT_PROTECTION_L} {100};set_instance_parameter_value {router_018} {PKT_DEST_ID_H} {98};set_instance_parameter_value {router_018} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router_018} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_018} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_018} {ST_DATA_W} {112};set_instance_parameter_value {router_018} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_018} {DECODER_TYPE} {1};set_instance_parameter_value {router_018} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_018} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_018} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_018} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_018} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_018} {MEMORY_ALIASING_DECODE} {0};add_instance {router_019} {altera_merlin_router};set_instance_parameter_value {router_019} {DESTINATION_ID} {0 };set_instance_parameter_value {router_019} {CHANNEL_ID} {1 };set_instance_parameter_value {router_019} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_019} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_019} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_019} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_019} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_019} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_019} {SPAN_OFFSET} {};set_instance_parameter_value {router_019} {PKT_ADDR_H} {49};set_instance_parameter_value {router_019} {PKT_ADDR_L} {18};set_instance_parameter_value {router_019} {PKT_PROTECTION_H} {84};set_instance_parameter_value {router_019} {PKT_PROTECTION_L} {82};set_instance_parameter_value {router_019} {PKT_DEST_ID_H} {80};set_instance_parameter_value {router_019} {PKT_DEST_ID_L} {76};set_instance_parameter_value {router_019} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {router_019} {PKT_TRANS_READ} {53};set_instance_parameter_value {router_019} {ST_DATA_W} {94};set_instance_parameter_value {router_019} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_019} {DECODER_TYPE} {1};set_instance_parameter_value {router_019} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_019} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_019} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_019} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_019} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:76) src_id(75:71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61:59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {router_019} {MEMORY_ALIASING_DECODE} {0};add_instance {router_020} {altera_merlin_router};set_instance_parameter_value {router_020} {DESTINATION_ID} {0 };set_instance_parameter_value {router_020} {CHANNEL_ID} {1 };set_instance_parameter_value {router_020} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_020} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_020} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_020} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_020} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_020} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_020} {SPAN_OFFSET} {};set_instance_parameter_value {router_020} {PKT_ADDR_H} {67};set_instance_parameter_value {router_020} {PKT_ADDR_L} {36};set_instance_parameter_value {router_020} {PKT_PROTECTION_H} {102};set_instance_parameter_value {router_020} {PKT_PROTECTION_L} {100};set_instance_parameter_value {router_020} {PKT_DEST_ID_H} {98};set_instance_parameter_value {router_020} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router_020} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_020} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_020} {ST_DATA_W} {112};set_instance_parameter_value {router_020} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_020} {DECODER_TYPE} {1};set_instance_parameter_value {router_020} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_020} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_020} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_020} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_020} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_020} {MEMORY_ALIASING_DECODE} {0};add_instance {router_021} {altera_merlin_router};set_instance_parameter_value {router_021} {DESTINATION_ID} {0 };set_instance_parameter_value {router_021} {CHANNEL_ID} {1 };set_instance_parameter_value {router_021} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_021} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_021} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_021} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_021} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_021} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_021} {SPAN_OFFSET} {};set_instance_parameter_value {router_021} {PKT_ADDR_H} {67};set_instance_parameter_value {router_021} {PKT_ADDR_L} {36};set_instance_parameter_value {router_021} {PKT_PROTECTION_H} {102};set_instance_parameter_value {router_021} {PKT_PROTECTION_L} {100};set_instance_parameter_value {router_021} {PKT_DEST_ID_H} {98};set_instance_parameter_value {router_021} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router_021} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_021} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_021} {ST_DATA_W} {112};set_instance_parameter_value {router_021} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_021} {DECODER_TYPE} {1};set_instance_parameter_value {router_021} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_021} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_021} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_021} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_021} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_021} {MEMORY_ALIASING_DECODE} {0};add_instance {router_022} {altera_merlin_router};set_instance_parameter_value {router_022} {DESTINATION_ID} {0 };set_instance_parameter_value {router_022} {CHANNEL_ID} {1 };set_instance_parameter_value {router_022} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_022} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_022} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_022} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_022} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_022} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_022} {SPAN_OFFSET} {};set_instance_parameter_value {router_022} {PKT_ADDR_H} {67};set_instance_parameter_value {router_022} {PKT_ADDR_L} {36};set_instance_parameter_value {router_022} {PKT_PROTECTION_H} {102};set_instance_parameter_value {router_022} {PKT_PROTECTION_L} {100};set_instance_parameter_value {router_022} {PKT_DEST_ID_H} {98};set_instance_parameter_value {router_022} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router_022} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_022} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_022} {ST_DATA_W} {112};set_instance_parameter_value {router_022} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_022} {DECODER_TYPE} {1};set_instance_parameter_value {router_022} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_022} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_022} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_022} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_022} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_022} {MEMORY_ALIASING_DECODE} {0};add_instance {router_023} {altera_merlin_router};set_instance_parameter_value {router_023} {DESTINATION_ID} {1 2 };set_instance_parameter_value {router_023} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_023} {TYPE_OF_TRANSACTION} {both read };set_instance_parameter_value {router_023} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_023} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_023} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_023} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_023} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_023} {SPAN_OFFSET} {};set_instance_parameter_value {router_023} {PKT_ADDR_H} {67};set_instance_parameter_value {router_023} {PKT_ADDR_L} {36};set_instance_parameter_value {router_023} {PKT_PROTECTION_H} {102};set_instance_parameter_value {router_023} {PKT_PROTECTION_L} {100};set_instance_parameter_value {router_023} {PKT_DEST_ID_H} {98};set_instance_parameter_value {router_023} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router_023} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_023} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_023} {ST_DATA_W} {112};set_instance_parameter_value {router_023} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_023} {DECODER_TYPE} {1};set_instance_parameter_value {router_023} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_023} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_023} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_023} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_023} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_023} {MEMORY_ALIASING_DECODE} {0};add_instance {JTAG_to_FPGA_Bridge_master_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_limiter} {PKT_DEST_ID_H} {98};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_limiter} {PKT_DEST_ID_L} {94};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_limiter} {PKT_SRC_ID_H} {93};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_limiter} {PKT_SRC_ID_L} {89};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_limiter} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_limiter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_limiter} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_limiter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_limiter} {PKT_THREAD_ID_H} {99};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_limiter} {PKT_THREAD_ID_L} {99};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_limiter} {MAX_OUTSTANDING_RESPONSES} {7};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_limiter} {PIPELINED} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_limiter} {ST_DATA_W} {112};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_limiter} {ST_CHANNEL_W} {19};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_limiter} {VALID_WIDTH} {19};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_limiter} {REORDER} {0};add_instance {SRAM_avalon_sram_slave_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {SRAM_avalon_sram_slave_burst_adapter} {PKT_ADDR_H} {49};set_instance_parameter_value {SRAM_avalon_sram_slave_burst_adapter} {PKT_ADDR_L} {18};set_instance_parameter_value {SRAM_avalon_sram_slave_burst_adapter} {PKT_BEGIN_BURST} {69};set_instance_parameter_value {SRAM_avalon_sram_slave_burst_adapter} {PKT_BYTE_CNT_H} {58};set_instance_parameter_value {SRAM_avalon_sram_slave_burst_adapter} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {SRAM_avalon_sram_slave_burst_adapter} {PKT_BYTEEN_H} {17};set_instance_parameter_value {SRAM_avalon_sram_slave_burst_adapter} {PKT_BYTEEN_L} {16};set_instance_parameter_value {SRAM_avalon_sram_slave_burst_adapter} {PKT_BURST_SIZE_H} {64};set_instance_parameter_value {SRAM_avalon_sram_slave_burst_adapter} {PKT_BURST_SIZE_L} {62};set_instance_parameter_value {SRAM_avalon_sram_slave_burst_adapter} {PKT_BURST_TYPE_H} {66};set_instance_parameter_value {SRAM_avalon_sram_slave_burst_adapter} {PKT_BURST_TYPE_L} {65};set_instance_parameter_value {SRAM_avalon_sram_slave_burst_adapter} {PKT_BURSTWRAP_H} {61};set_instance_parameter_value {SRAM_avalon_sram_slave_burst_adapter} {PKT_BURSTWRAP_L} {59};set_instance_parameter_value {SRAM_avalon_sram_slave_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {SRAM_avalon_sram_slave_burst_adapter} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {SRAM_avalon_sram_slave_burst_adapter} {PKT_TRANS_READ} {53};set_instance_parameter_value {SRAM_avalon_sram_slave_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {SRAM_avalon_sram_slave_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {SRAM_avalon_sram_slave_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {SRAM_avalon_sram_slave_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {SRAM_avalon_sram_slave_burst_adapter} {ST_DATA_W} {94};set_instance_parameter_value {SRAM_avalon_sram_slave_burst_adapter} {ST_CHANNEL_W} {19};set_instance_parameter_value {SRAM_avalon_sram_slave_burst_adapter} {OUT_BYTE_CNT_H} {57};set_instance_parameter_value {SRAM_avalon_sram_slave_burst_adapter} {OUT_BURSTWRAP_H} {61};set_instance_parameter_value {SRAM_avalon_sram_slave_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:76) src_id(75:71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61:59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {SRAM_avalon_sram_slave_burst_adapter} {COMPRESSED_READ_SUPPORT} {0};set_instance_parameter_value {SRAM_avalon_sram_slave_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {SRAM_avalon_sram_slave_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {SRAM_avalon_sram_slave_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {SRAM_avalon_sram_slave_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {SRAM_avalon_sram_slave_burst_adapter} {BURSTWRAP_CONST_MASK} {7};set_instance_parameter_value {SRAM_avalon_sram_slave_burst_adapter} {BURSTWRAP_CONST_VALUE} {7};set_instance_parameter_value {SRAM_avalon_sram_slave_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {112};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {9};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {112};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {9};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_002} {ST_DATA_W} {112};set_instance_parameter_value {cmd_demux_002} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_demux_002} {NUM_OUTPUTS} {16};set_instance_parameter_value {cmd_demux_002} {VALID_WIDTH} {19};set_instance_parameter_value {cmd_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_003} {ST_DATA_W} {112};set_instance_parameter_value {cmd_demux_003} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_demux_003} {NUM_OUTPUTS} {2};set_instance_parameter_value {cmd_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_004} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_004} {ST_DATA_W} {112};set_instance_parameter_value {cmd_demux_004} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_demux_004} {NUM_OUTPUTS} {2};set_instance_parameter_value {cmd_demux_004} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {112};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {3};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 1 1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {112};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_002} {ST_DATA_W} {112};set_instance_parameter_value {cmd_mux_002} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_002} {NUM_INPUTS} {3};set_instance_parameter_value {cmd_mux_002} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_002} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SHARES} {1 1 1 };set_instance_parameter_value {cmd_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_003} {ST_DATA_W} {112};set_instance_parameter_value {cmd_mux_003} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_003} {NUM_INPUTS} {3};set_instance_parameter_value {cmd_mux_003} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_003} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SHARES} {1 1 1 };set_instance_parameter_value {cmd_mux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_004} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_004} {ST_DATA_W} {112};set_instance_parameter_value {cmd_mux_004} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_004} {NUM_INPUTS} {3};set_instance_parameter_value {cmd_mux_004} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_004} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_004} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SHARES} {1 1 1 };set_instance_parameter_value {cmd_mux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_005} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_005} {ST_DATA_W} {112};set_instance_parameter_value {cmd_mux_005} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_005} {NUM_INPUTS} {3};set_instance_parameter_value {cmd_mux_005} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_005} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_005} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SHARES} {1 1 1 };set_instance_parameter_value {cmd_mux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_006} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_006} {ST_DATA_W} {112};set_instance_parameter_value {cmd_mux_006} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_006} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_006} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_006} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_006} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_007} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_007} {ST_DATA_W} {112};set_instance_parameter_value {cmd_mux_007} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_007} {NUM_INPUTS} {3};set_instance_parameter_value {cmd_mux_007} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_007} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_007} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_007} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_007} {ARBITRATION_SHARES} {1 1 1 };set_instance_parameter_value {cmd_mux_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_008} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_008} {ST_DATA_W} {112};set_instance_parameter_value {cmd_mux_008} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_008} {NUM_INPUTS} {5};set_instance_parameter_value {cmd_mux_008} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_008} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_008} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_008} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_008} {ARBITRATION_SHARES} {1 1 1 1 1 };set_instance_parameter_value {cmd_mux_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_009} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_009} {ST_DATA_W} {112};set_instance_parameter_value {cmd_mux_009} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_009} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_009} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_009} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_009} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_009} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_009} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_010} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_010} {ST_DATA_W} {112};set_instance_parameter_value {cmd_mux_010} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_010} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_010} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_010} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_010} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_010} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_010} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_010} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_011} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_011} {ST_DATA_W} {112};set_instance_parameter_value {cmd_mux_011} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_011} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_011} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_011} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_011} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_011} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_011} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_011} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_012} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_012} {ST_DATA_W} {112};set_instance_parameter_value {cmd_mux_012} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_012} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_012} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_012} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_012} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_012} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_012} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_012} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_013} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_013} {ST_DATA_W} {112};set_instance_parameter_value {cmd_mux_013} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_013} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_013} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_013} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_013} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_013} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_013} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_013} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_014} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_014} {ST_DATA_W} {112};set_instance_parameter_value {cmd_mux_014} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_014} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_014} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_014} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_014} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_014} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_014} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_014} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_015} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_015} {ST_DATA_W} {112};set_instance_parameter_value {cmd_mux_015} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_015} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_015} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_015} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_015} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_015} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_015} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_015} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_016} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_016} {ST_DATA_W} {112};set_instance_parameter_value {cmd_mux_016} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_016} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_016} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_016} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_016} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_016} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_016} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_016} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_017} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_017} {ST_DATA_W} {112};set_instance_parameter_value {cmd_mux_017} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_017} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_017} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_017} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_017} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_017} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_017} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_017} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_018} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_018} {ST_DATA_W} {112};set_instance_parameter_value {cmd_mux_018} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_018} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_018} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_018} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_018} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_018} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_018} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_018} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {112};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {3};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {112};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_002} {ST_DATA_W} {112};set_instance_parameter_value {rsp_demux_002} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_002} {NUM_OUTPUTS} {3};set_instance_parameter_value {rsp_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_003} {ST_DATA_W} {112};set_instance_parameter_value {rsp_demux_003} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_003} {NUM_OUTPUTS} {3};set_instance_parameter_value {rsp_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_004} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_004} {ST_DATA_W} {112};set_instance_parameter_value {rsp_demux_004} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_004} {NUM_OUTPUTS} {3};set_instance_parameter_value {rsp_demux_004} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_005} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_005} {ST_DATA_W} {112};set_instance_parameter_value {rsp_demux_005} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_005} {NUM_OUTPUTS} {3};set_instance_parameter_value {rsp_demux_005} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_006} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_006} {ST_DATA_W} {112};set_instance_parameter_value {rsp_demux_006} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_006} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_006} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_007} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_007} {ST_DATA_W} {112};set_instance_parameter_value {rsp_demux_007} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_007} {NUM_OUTPUTS} {3};set_instance_parameter_value {rsp_demux_007} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_008} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_008} {ST_DATA_W} {112};set_instance_parameter_value {rsp_demux_008} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_008} {NUM_OUTPUTS} {5};set_instance_parameter_value {rsp_demux_008} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_009} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_009} {ST_DATA_W} {112};set_instance_parameter_value {rsp_demux_009} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_009} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_009} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_010} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_010} {ST_DATA_W} {112};set_instance_parameter_value {rsp_demux_010} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_010} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_010} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_010} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_011} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_011} {ST_DATA_W} {112};set_instance_parameter_value {rsp_demux_011} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_011} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_011} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_011} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_012} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_012} {ST_DATA_W} {112};set_instance_parameter_value {rsp_demux_012} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_012} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_012} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_012} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_013} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_013} {ST_DATA_W} {112};set_instance_parameter_value {rsp_demux_013} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_013} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_013} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_013} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_014} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_014} {ST_DATA_W} {112};set_instance_parameter_value {rsp_demux_014} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_014} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_014} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_014} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_015} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_015} {ST_DATA_W} {112};set_instance_parameter_value {rsp_demux_015} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_015} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_015} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_015} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_016} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_016} {ST_DATA_W} {112};set_instance_parameter_value {rsp_demux_016} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_016} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_016} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_016} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_017} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_017} {ST_DATA_W} {112};set_instance_parameter_value {rsp_demux_017} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_017} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_017} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_017} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_018} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_018} {ST_DATA_W} {112};set_instance_parameter_value {rsp_demux_018} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_018} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_018} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_018} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {112};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {9};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 1 1 1 1 1 1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {112};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {9};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 1 1 1 1 1 1 1 1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_002} {ST_DATA_W} {112};set_instance_parameter_value {rsp_mux_002} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_mux_002} {NUM_INPUTS} {16};set_instance_parameter_value {rsp_mux_002} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_002} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux_002} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_002} {ARBITRATION_SHARES} {1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 };set_instance_parameter_value {rsp_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_003} {ST_DATA_W} {112};set_instance_parameter_value {rsp_mux_003} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_mux_003} {NUM_INPUTS} {2};set_instance_parameter_value {rsp_mux_003} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_003} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux_003} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_003} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {rsp_mux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_004} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_004} {ST_DATA_W} {112};set_instance_parameter_value {rsp_mux_004} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_mux_004} {NUM_INPUTS} {2};set_instance_parameter_value {rsp_mux_004} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_004} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_004} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux_004} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_004} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {rsp_mux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {SRAM_avalon_sram_slave_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {SRAM_avalon_sram_slave_rsp_width_adapter} {IN_PKT_ADDR_H} {49};set_instance_parameter_value {SRAM_avalon_sram_slave_rsp_width_adapter} {IN_PKT_ADDR_L} {18};set_instance_parameter_value {SRAM_avalon_sram_slave_rsp_width_adapter} {IN_PKT_DATA_H} {15};set_instance_parameter_value {SRAM_avalon_sram_slave_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {SRAM_avalon_sram_slave_rsp_width_adapter} {IN_PKT_BYTEEN_H} {17};set_instance_parameter_value {SRAM_avalon_sram_slave_rsp_width_adapter} {IN_PKT_BYTEEN_L} {16};set_instance_parameter_value {SRAM_avalon_sram_slave_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {58};set_instance_parameter_value {SRAM_avalon_sram_slave_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {56};set_instance_parameter_value {SRAM_avalon_sram_slave_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {SRAM_avalon_sram_slave_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {52};set_instance_parameter_value {SRAM_avalon_sram_slave_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {61};set_instance_parameter_value {SRAM_avalon_sram_slave_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {59};set_instance_parameter_value {SRAM_avalon_sram_slave_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {64};set_instance_parameter_value {SRAM_avalon_sram_slave_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {62};set_instance_parameter_value {SRAM_avalon_sram_slave_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {90};set_instance_parameter_value {SRAM_avalon_sram_slave_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {89};set_instance_parameter_value {SRAM_avalon_sram_slave_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {55};set_instance_parameter_value {SRAM_avalon_sram_slave_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {66};set_instance_parameter_value {SRAM_avalon_sram_slave_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {65};set_instance_parameter_value {SRAM_avalon_sram_slave_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {91};set_instance_parameter_value {SRAM_avalon_sram_slave_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {93};set_instance_parameter_value {SRAM_avalon_sram_slave_rsp_width_adapter} {IN_ST_DATA_W} {94};set_instance_parameter_value {SRAM_avalon_sram_slave_rsp_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {SRAM_avalon_sram_slave_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {SRAM_avalon_sram_slave_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {SRAM_avalon_sram_slave_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {SRAM_avalon_sram_slave_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {SRAM_avalon_sram_slave_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {SRAM_avalon_sram_slave_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {76};set_instance_parameter_value {SRAM_avalon_sram_slave_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {SRAM_avalon_sram_slave_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {SRAM_avalon_sram_slave_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {82};set_instance_parameter_value {SRAM_avalon_sram_slave_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {80};set_instance_parameter_value {SRAM_avalon_sram_slave_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {SRAM_avalon_sram_slave_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {SRAM_avalon_sram_slave_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {SRAM_avalon_sram_slave_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {84};set_instance_parameter_value {SRAM_avalon_sram_slave_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {83};set_instance_parameter_value {SRAM_avalon_sram_slave_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {SRAM_avalon_sram_slave_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {SRAM_avalon_sram_slave_rsp_width_adapter} {OUT_ST_DATA_W} {112};set_instance_parameter_value {SRAM_avalon_sram_slave_rsp_width_adapter} {ST_CHANNEL_W} {19};set_instance_parameter_value {SRAM_avalon_sram_slave_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {SRAM_avalon_sram_slave_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {SRAM_avalon_sram_slave_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {SRAM_avalon_sram_slave_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {SRAM_avalon_sram_slave_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:76) src_id(75:71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61:59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {SRAM_avalon_sram_slave_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {SRAM_avalon_sram_slave_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {SRAM_avalon_sram_slave_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {SRAM_avalon_sram_slave_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {SRAM_avalon_sram_slave_cmd_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {SRAM_avalon_sram_slave_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {SRAM_avalon_sram_slave_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {SRAM_avalon_sram_slave_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {SRAM_avalon_sram_slave_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {SRAM_avalon_sram_slave_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {SRAM_avalon_sram_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {76};set_instance_parameter_value {SRAM_avalon_sram_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {SRAM_avalon_sram_slave_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {SRAM_avalon_sram_slave_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {SRAM_avalon_sram_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {79};set_instance_parameter_value {SRAM_avalon_sram_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {77};set_instance_parameter_value {SRAM_avalon_sram_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {82};set_instance_parameter_value {SRAM_avalon_sram_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {80};set_instance_parameter_value {SRAM_avalon_sram_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {SRAM_avalon_sram_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {SRAM_avalon_sram_slave_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {SRAM_avalon_sram_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {84};set_instance_parameter_value {SRAM_avalon_sram_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {83};set_instance_parameter_value {SRAM_avalon_sram_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {SRAM_avalon_sram_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {SRAM_avalon_sram_slave_cmd_width_adapter} {IN_ST_DATA_W} {112};set_instance_parameter_value {SRAM_avalon_sram_slave_cmd_width_adapter} {OUT_PKT_ADDR_H} {49};set_instance_parameter_value {SRAM_avalon_sram_slave_cmd_width_adapter} {OUT_PKT_ADDR_L} {18};set_instance_parameter_value {SRAM_avalon_sram_slave_cmd_width_adapter} {OUT_PKT_DATA_H} {15};set_instance_parameter_value {SRAM_avalon_sram_slave_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {SRAM_avalon_sram_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {17};set_instance_parameter_value {SRAM_avalon_sram_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {16};set_instance_parameter_value {SRAM_avalon_sram_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {58};set_instance_parameter_value {SRAM_avalon_sram_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {56};set_instance_parameter_value {SRAM_avalon_sram_slave_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {SRAM_avalon_sram_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {64};set_instance_parameter_value {SRAM_avalon_sram_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {62};set_instance_parameter_value {SRAM_avalon_sram_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {90};set_instance_parameter_value {SRAM_avalon_sram_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {89};set_instance_parameter_value {SRAM_avalon_sram_slave_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {55};set_instance_parameter_value {SRAM_avalon_sram_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {66};set_instance_parameter_value {SRAM_avalon_sram_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {65};set_instance_parameter_value {SRAM_avalon_sram_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {91};set_instance_parameter_value {SRAM_avalon_sram_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {93};set_instance_parameter_value {SRAM_avalon_sram_slave_cmd_width_adapter} {OUT_ST_DATA_W} {94};set_instance_parameter_value {SRAM_avalon_sram_slave_cmd_width_adapter} {ST_CHANNEL_W} {19};set_instance_parameter_value {SRAM_avalon_sram_slave_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {SRAM_avalon_sram_slave_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {SRAM_avalon_sram_slave_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {SRAM_avalon_sram_slave_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {SRAM_avalon_sram_slave_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {SRAM_avalon_sram_slave_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:76) src_id(75:71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61:59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {SRAM_avalon_sram_slave_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {SRAM_avalon_sram_slave_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {Processor2_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {Processor2_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {Processor2_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {Processor2_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {Processor2_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {Processor1_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {Processor1_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {Processor1_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {Processor1_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {Processor1_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {JTAG_to_FPGA_Bridge_clk_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {JTAG_to_FPGA_Bridge_clk_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_clk_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {JTAG_to_FPGA_Bridge_clk_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {JTAG_to_FPGA_Bridge_clk_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {JTAG_UART_2nd_Core_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {JTAG_UART_2nd_Core_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {JTAG_UART_2nd_Core_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {JTAG_UART_2nd_Core_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {JTAG_UART_2nd_Core_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {System_PLL_sys_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {System_PLL_sys_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {50000000};set_instance_parameter_value {System_PLL_sys_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {Processor2_data_master_translator.avalon_universal_master_0} {Processor2_data_master_agent.av} {avalon};set_connection_parameter_value {Processor2_data_master_translator.avalon_universal_master_0/Processor2_data_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {Processor2_data_master_translator.avalon_universal_master_0/Processor2_data_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {Processor2_data_master_translator.avalon_universal_master_0/Processor2_data_master_agent.av} {defaultConnection} {false};add_connection {rsp_mux.src} {Processor2_data_master_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/Processor2_data_master_agent.rp} {qsys_mm.response};add_connection {Processor1_data_master_translator.avalon_universal_master_0} {Processor1_data_master_agent.av} {avalon};set_connection_parameter_value {Processor1_data_master_translator.avalon_universal_master_0/Processor1_data_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {Processor1_data_master_translator.avalon_universal_master_0/Processor1_data_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {Processor1_data_master_translator.avalon_universal_master_0/Processor1_data_master_agent.av} {defaultConnection} {false};add_connection {rsp_mux_001.src} {Processor1_data_master_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_001.src/Processor1_data_master_agent.rp} {qsys_mm.response};add_connection {JTAG_to_FPGA_Bridge_master_translator.avalon_universal_master_0} {JTAG_to_FPGA_Bridge_master_agent.av} {avalon};set_connection_parameter_value {JTAG_to_FPGA_Bridge_master_translator.avalon_universal_master_0/JTAG_to_FPGA_Bridge_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {JTAG_to_FPGA_Bridge_master_translator.avalon_universal_master_0/JTAG_to_FPGA_Bridge_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {JTAG_to_FPGA_Bridge_master_translator.avalon_universal_master_0/JTAG_to_FPGA_Bridge_master_agent.av} {defaultConnection} {false};add_connection {Processor1_instruction_master_translator.avalon_universal_master_0} {Processor1_instruction_master_agent.av} {avalon};set_connection_parameter_value {Processor1_instruction_master_translator.avalon_universal_master_0/Processor1_instruction_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {Processor1_instruction_master_translator.avalon_universal_master_0/Processor1_instruction_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {Processor1_instruction_master_translator.avalon_universal_master_0/Processor1_instruction_master_agent.av} {defaultConnection} {false};add_connection {rsp_mux_003.src} {Processor1_instruction_master_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_003.src/Processor1_instruction_master_agent.rp} {qsys_mm.response};add_connection {Processor2_instruction_master_translator.avalon_universal_master_0} {Processor2_instruction_master_agent.av} {avalon};set_connection_parameter_value {Processor2_instruction_master_translator.avalon_universal_master_0/Processor2_instruction_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {Processor2_instruction_master_translator.avalon_universal_master_0/Processor2_instruction_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {Processor2_instruction_master_translator.avalon_universal_master_0/Processor2_instruction_master_agent.av} {defaultConnection} {false};add_connection {rsp_mux_004.src} {Processor2_instruction_master_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_004.src/Processor2_instruction_master_agent.rp} {qsys_mm.response};add_connection {Audio_Subsystem_audio_slave_agent.m0} {Audio_Subsystem_audio_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {Audio_Subsystem_audio_slave_agent.m0/Audio_Subsystem_audio_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {Audio_Subsystem_audio_slave_agent.m0/Audio_Subsystem_audio_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {Audio_Subsystem_audio_slave_agent.m0/Audio_Subsystem_audio_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {Audio_Subsystem_audio_slave_agent.rf_source} {Audio_Subsystem_audio_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {Audio_Subsystem_audio_slave_agent_rsp_fifo.out} {Audio_Subsystem_audio_slave_agent.rf_sink} {avalon_streaming};add_connection {Audio_Subsystem_audio_slave_agent.rdata_fifo_src} {Audio_Subsystem_audio_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux.src} {Audio_Subsystem_audio_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/Audio_Subsystem_audio_slave_agent.cp} {qsys_mm.command};add_connection {JTAG_UART_2nd_Core_avalon_jtag_slave_agent.m0} {JTAG_UART_2nd_Core_avalon_jtag_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_agent.m0/JTAG_UART_2nd_Core_avalon_jtag_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_agent.m0/JTAG_UART_2nd_Core_avalon_jtag_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_agent.m0/JTAG_UART_2nd_Core_avalon_jtag_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {JTAG_UART_2nd_Core_avalon_jtag_slave_agent.rf_source} {JTAG_UART_2nd_Core_avalon_jtag_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {JTAG_UART_2nd_Core_avalon_jtag_slave_agent_rsp_fifo.out} {JTAG_UART_2nd_Core_avalon_jtag_slave_agent.rf_sink} {avalon_streaming};add_connection {JTAG_UART_2nd_Core_avalon_jtag_slave_agent.rdata_fifo_src} {JTAG_UART_2nd_Core_avalon_jtag_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_001.src} {JTAG_UART_2nd_Core_avalon_jtag_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/JTAG_UART_2nd_Core_avalon_jtag_slave_agent.cp} {qsys_mm.command};add_connection {Expansion_JP5_avalon_parallel_port_slave_agent.m0} {Expansion_JP5_avalon_parallel_port_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {Expansion_JP5_avalon_parallel_port_slave_agent.m0/Expansion_JP5_avalon_parallel_port_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {Expansion_JP5_avalon_parallel_port_slave_agent.m0/Expansion_JP5_avalon_parallel_port_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {Expansion_JP5_avalon_parallel_port_slave_agent.m0/Expansion_JP5_avalon_parallel_port_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {Expansion_JP5_avalon_parallel_port_slave_agent.rf_source} {Expansion_JP5_avalon_parallel_port_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {Expansion_JP5_avalon_parallel_port_slave_agent_rsp_fifo.out} {Expansion_JP5_avalon_parallel_port_slave_agent.rf_sink} {avalon_streaming};add_connection {Expansion_JP5_avalon_parallel_port_slave_agent.rdata_fifo_src} {Expansion_JP5_avalon_parallel_port_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_002.src} {Expansion_JP5_avalon_parallel_port_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_002.src/Expansion_JP5_avalon_parallel_port_slave_agent.cp} {qsys_mm.command};add_connection {Pushbuttons_avalon_parallel_port_slave_agent.m0} {Pushbuttons_avalon_parallel_port_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {Pushbuttons_avalon_parallel_port_slave_agent.m0/Pushbuttons_avalon_parallel_port_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {Pushbuttons_avalon_parallel_port_slave_agent.m0/Pushbuttons_avalon_parallel_port_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {Pushbuttons_avalon_parallel_port_slave_agent.m0/Pushbuttons_avalon_parallel_port_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {Pushbuttons_avalon_parallel_port_slave_agent.rf_source} {Pushbuttons_avalon_parallel_port_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {Pushbuttons_avalon_parallel_port_slave_agent_rsp_fifo.out} {Pushbuttons_avalon_parallel_port_slave_agent.rf_sink} {avalon_streaming};add_connection {Pushbuttons_avalon_parallel_port_slave_agent.rdata_fifo_src} {Pushbuttons_avalon_parallel_port_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_003.src} {Pushbuttons_avalon_parallel_port_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_003.src/Pushbuttons_avalon_parallel_port_slave_agent.cp} {qsys_mm.command};add_connection {Serial_Port_avalon_rs232_slave_agent.m0} {Serial_Port_avalon_rs232_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {Serial_Port_avalon_rs232_slave_agent.m0/Serial_Port_avalon_rs232_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {Serial_Port_avalon_rs232_slave_agent.m0/Serial_Port_avalon_rs232_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {Serial_Port_avalon_rs232_slave_agent.m0/Serial_Port_avalon_rs232_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {Serial_Port_avalon_rs232_slave_agent.rf_source} {Serial_Port_avalon_rs232_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {Serial_Port_avalon_rs232_slave_agent_rsp_fifo.out} {Serial_Port_avalon_rs232_slave_agent.rf_sink} {avalon_streaming};add_connection {Serial_Port_avalon_rs232_slave_agent.rdata_fifo_src} {Serial_Port_avalon_rs232_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_004.src} {Serial_Port_avalon_rs232_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_004.src/Serial_Port_avalon_rs232_slave_agent.cp} {qsys_mm.command};add_connection {CameraD5M_0_camera_slave_agent.m0} {CameraD5M_0_camera_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {CameraD5M_0_camera_slave_agent.m0/CameraD5M_0_camera_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {CameraD5M_0_camera_slave_agent.m0/CameraD5M_0_camera_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {CameraD5M_0_camera_slave_agent.m0/CameraD5M_0_camera_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {CameraD5M_0_camera_slave_agent.rf_source} {CameraD5M_0_camera_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {CameraD5M_0_camera_slave_agent_rsp_fifo.out} {CameraD5M_0_camera_slave_agent.rf_sink} {avalon_streaming};add_connection {CameraD5M_0_camera_slave_agent.rdata_fifo_src} {CameraD5M_0_camera_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_005.src} {CameraD5M_0_camera_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_005.src/CameraD5M_0_camera_slave_agent.cp} {qsys_mm.command};add_connection {Processor2_debug_mem_slave_agent.m0} {Processor2_debug_mem_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {Processor2_debug_mem_slave_agent.m0/Processor2_debug_mem_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {Processor2_debug_mem_slave_agent.m0/Processor2_debug_mem_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {Processor2_debug_mem_slave_agent.m0/Processor2_debug_mem_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {Processor2_debug_mem_slave_agent.rf_source} {Processor2_debug_mem_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {Processor2_debug_mem_slave_agent_rsp_fifo.out} {Processor2_debug_mem_slave_agent.rf_sink} {avalon_streaming};add_connection {Processor2_debug_mem_slave_agent.rdata_fifo_src} {Processor2_debug_mem_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_006.src} {Processor2_debug_mem_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_006.src/Processor2_debug_mem_slave_agent.cp} {qsys_mm.command};add_connection {Interval_Timer_s1_agent.m0} {Interval_Timer_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {Interval_Timer_s1_agent.m0/Interval_Timer_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {Interval_Timer_s1_agent.m0/Interval_Timer_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {Interval_Timer_s1_agent.m0/Interval_Timer_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {Interval_Timer_s1_agent.rf_source} {Interval_Timer_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {Interval_Timer_s1_agent_rsp_fifo.out} {Interval_Timer_s1_agent.rf_sink} {avalon_streaming};add_connection {Interval_Timer_s1_agent.rdata_fifo_src} {Interval_Timer_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_007.src} {Interval_Timer_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_007.src/Interval_Timer_s1_agent.cp} {qsys_mm.command};add_connection {SDRAM_s1_agent.m0} {SDRAM_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {SDRAM_s1_agent.m0/SDRAM_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {SDRAM_s1_agent.m0/SDRAM_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {SDRAM_s1_agent.m0/SDRAM_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {SDRAM_s1_agent.rf_source} {SDRAM_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {SDRAM_s1_agent_rsp_fifo.out} {SDRAM_s1_agent.rf_sink} {avalon_streaming};add_connection {SDRAM_s1_agent.rdata_fifo_src} {SDRAM_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_008.src} {SDRAM_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_008.src/SDRAM_s1_agent.cp} {qsys_mm.command};add_connection {AV_Config_avalon_av_config_slave_agent.m0} {AV_Config_avalon_av_config_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {AV_Config_avalon_av_config_slave_agent.m0/AV_Config_avalon_av_config_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {AV_Config_avalon_av_config_slave_agent.m0/AV_Config_avalon_av_config_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {AV_Config_avalon_av_config_slave_agent.m0/AV_Config_avalon_av_config_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {AV_Config_avalon_av_config_slave_agent.rf_source} {AV_Config_avalon_av_config_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {AV_Config_avalon_av_config_slave_agent_rsp_fifo.out} {AV_Config_avalon_av_config_slave_agent.rf_sink} {avalon_streaming};add_connection {AV_Config_avalon_av_config_slave_agent.rdata_fifo_src} {AV_Config_avalon_av_config_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_009.src} {AV_Config_avalon_av_config_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_009.src/AV_Config_avalon_av_config_slave_agent.cp} {qsys_mm.command};add_connection {JTAG_UART_avalon_jtag_slave_agent.m0} {JTAG_UART_avalon_jtag_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {JTAG_UART_avalon_jtag_slave_agent.m0/JTAG_UART_avalon_jtag_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {JTAG_UART_avalon_jtag_slave_agent.m0/JTAG_UART_avalon_jtag_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {JTAG_UART_avalon_jtag_slave_agent.m0/JTAG_UART_avalon_jtag_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {JTAG_UART_avalon_jtag_slave_agent.rf_source} {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo.out} {JTAG_UART_avalon_jtag_slave_agent.rf_sink} {avalon_streaming};add_connection {JTAG_UART_avalon_jtag_slave_agent.rdata_fifo_src} {JTAG_UART_avalon_jtag_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_010.src} {JTAG_UART_avalon_jtag_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_010.src/JTAG_UART_avalon_jtag_slave_agent.cp} {qsys_mm.command};add_connection {Red_LEDs_avalon_parallel_port_slave_agent.m0} {Red_LEDs_avalon_parallel_port_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {Red_LEDs_avalon_parallel_port_slave_agent.m0/Red_LEDs_avalon_parallel_port_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {Red_LEDs_avalon_parallel_port_slave_agent.m0/Red_LEDs_avalon_parallel_port_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {Red_LEDs_avalon_parallel_port_slave_agent.m0/Red_LEDs_avalon_parallel_port_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {Red_LEDs_avalon_parallel_port_slave_agent.rf_source} {Red_LEDs_avalon_parallel_port_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {Red_LEDs_avalon_parallel_port_slave_agent_rsp_fifo.out} {Red_LEDs_avalon_parallel_port_slave_agent.rf_sink} {avalon_streaming};add_connection {Red_LEDs_avalon_parallel_port_slave_agent.rdata_fifo_src} {Red_LEDs_avalon_parallel_port_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_011.src} {Red_LEDs_avalon_parallel_port_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_011.src/Red_LEDs_avalon_parallel_port_slave_agent.cp} {qsys_mm.command};add_connection {Green_LEDs_avalon_parallel_port_slave_agent.m0} {Green_LEDs_avalon_parallel_port_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {Green_LEDs_avalon_parallel_port_slave_agent.m0/Green_LEDs_avalon_parallel_port_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {Green_LEDs_avalon_parallel_port_slave_agent.m0/Green_LEDs_avalon_parallel_port_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {Green_LEDs_avalon_parallel_port_slave_agent.m0/Green_LEDs_avalon_parallel_port_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {Green_LEDs_avalon_parallel_port_slave_agent.rf_source} {Green_LEDs_avalon_parallel_port_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {Green_LEDs_avalon_parallel_port_slave_agent_rsp_fifo.out} {Green_LEDs_avalon_parallel_port_slave_agent.rf_sink} {avalon_streaming};add_connection {Green_LEDs_avalon_parallel_port_slave_agent.rdata_fifo_src} {Green_LEDs_avalon_parallel_port_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_012.src} {Green_LEDs_avalon_parallel_port_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_012.src/Green_LEDs_avalon_parallel_port_slave_agent.cp} {qsys_mm.command};add_connection {Slider_Switches_avalon_parallel_port_slave_agent.m0} {Slider_Switches_avalon_parallel_port_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {Slider_Switches_avalon_parallel_port_slave_agent.m0/Slider_Switches_avalon_parallel_port_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {Slider_Switches_avalon_parallel_port_slave_agent.m0/Slider_Switches_avalon_parallel_port_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {Slider_Switches_avalon_parallel_port_slave_agent.m0/Slider_Switches_avalon_parallel_port_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {Slider_Switches_avalon_parallel_port_slave_agent.rf_source} {Slider_Switches_avalon_parallel_port_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {Slider_Switches_avalon_parallel_port_slave_agent_rsp_fifo.out} {Slider_Switches_avalon_parallel_port_slave_agent.rf_sink} {avalon_streaming};add_connection {Slider_Switches_avalon_parallel_port_slave_agent.rdata_fifo_src} {Slider_Switches_avalon_parallel_port_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_013.src} {Slider_Switches_avalon_parallel_port_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_013.src/Slider_Switches_avalon_parallel_port_slave_agent.cp} {qsys_mm.command};add_connection {SRAM_avalon_sram_slave_agent.m0} {SRAM_avalon_sram_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {SRAM_avalon_sram_slave_agent.m0/SRAM_avalon_sram_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {SRAM_avalon_sram_slave_agent.m0/SRAM_avalon_sram_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {SRAM_avalon_sram_slave_agent.m0/SRAM_avalon_sram_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {SRAM_avalon_sram_slave_agent.rf_source} {SRAM_avalon_sram_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {SRAM_avalon_sram_slave_agent_rsp_fifo.out} {SRAM_avalon_sram_slave_agent.rf_sink} {avalon_streaming};add_connection {SRAM_avalon_sram_slave_agent.rdata_fifo_src} {SRAM_avalon_sram_slave_agent_rdata_fifo.in} {avalon_streaming};add_connection {SRAM_avalon_sram_slave_agent_rdata_fifo.out} {SRAM_avalon_sram_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {SysID_control_slave_agent.m0} {SysID_control_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {SysID_control_slave_agent.m0/SysID_control_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {SysID_control_slave_agent.m0/SysID_control_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {SysID_control_slave_agent.m0/SysID_control_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {SysID_control_slave_agent.rf_source} {SysID_control_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {SysID_control_slave_agent_rsp_fifo.out} {SysID_control_slave_agent.rf_sink} {avalon_streaming};add_connection {SysID_control_slave_agent.rdata_fifo_src} {SysID_control_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_015.src} {SysID_control_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_015.src/SysID_control_slave_agent.cp} {qsys_mm.command};add_connection {Flash_flash_data_agent.m0} {Flash_flash_data_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {Flash_flash_data_agent.m0/Flash_flash_data_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {Flash_flash_data_agent.m0/Flash_flash_data_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {Flash_flash_data_agent.m0/Flash_flash_data_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {Flash_flash_data_agent.rf_source} {Flash_flash_data_agent_rsp_fifo.in} {avalon_streaming};add_connection {Flash_flash_data_agent_rsp_fifo.out} {Flash_flash_data_agent.rf_sink} {avalon_streaming};add_connection {Flash_flash_data_agent.rdata_fifo_src} {Flash_flash_data_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_016.src} {Flash_flash_data_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_016.src/Flash_flash_data_agent.cp} {qsys_mm.command};add_connection {Flash_flash_erase_control_agent.m0} {Flash_flash_erase_control_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {Flash_flash_erase_control_agent.m0/Flash_flash_erase_control_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {Flash_flash_erase_control_agent.m0/Flash_flash_erase_control_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {Flash_flash_erase_control_agent.m0/Flash_flash_erase_control_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {Flash_flash_erase_control_agent.rf_source} {Flash_flash_erase_control_agent_rsp_fifo.in} {avalon_streaming};add_connection {Flash_flash_erase_control_agent_rsp_fifo.out} {Flash_flash_erase_control_agent.rf_sink} {avalon_streaming};add_connection {Flash_flash_erase_control_agent.rdata_fifo_src} {Flash_flash_erase_control_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_017.src} {Flash_flash_erase_control_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_017.src/Flash_flash_erase_control_agent.cp} {qsys_mm.command};add_connection {Processor1_debug_mem_slave_agent.m0} {Processor1_debug_mem_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {Processor1_debug_mem_slave_agent.m0/Processor1_debug_mem_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {Processor1_debug_mem_slave_agent.m0/Processor1_debug_mem_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {Processor1_debug_mem_slave_agent.m0/Processor1_debug_mem_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {Processor1_debug_mem_slave_agent.rf_source} {Processor1_debug_mem_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {Processor1_debug_mem_slave_agent_rsp_fifo.out} {Processor1_debug_mem_slave_agent.rf_sink} {avalon_streaming};add_connection {Processor1_debug_mem_slave_agent.rdata_fifo_src} {Processor1_debug_mem_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_018.src} {Processor1_debug_mem_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_018.src/Processor1_debug_mem_slave_agent.cp} {qsys_mm.command};add_connection {Processor2_data_master_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {Processor2_data_master_agent.cp/router.sink} {qsys_mm.command};add_connection {router.src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {router.src/cmd_demux.sink} {qsys_mm.command};add_connection {Processor1_data_master_agent.cp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {Processor1_data_master_agent.cp/router_001.sink} {qsys_mm.command};add_connection {router_001.src} {cmd_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/cmd_demux_001.sink} {qsys_mm.command};add_connection {JTAG_to_FPGA_Bridge_master_agent.cp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {JTAG_to_FPGA_Bridge_master_agent.cp/router_002.sink} {qsys_mm.command};add_connection {Processor1_instruction_master_agent.cp} {router_003.sink} {avalon_streaming};preview_set_connection_tag {Processor1_instruction_master_agent.cp/router_003.sink} {qsys_mm.command};add_connection {router_003.src} {cmd_demux_003.sink} {avalon_streaming};preview_set_connection_tag {router_003.src/cmd_demux_003.sink} {qsys_mm.command};add_connection {Processor2_instruction_master_agent.cp} {router_004.sink} {avalon_streaming};preview_set_connection_tag {Processor2_instruction_master_agent.cp/router_004.sink} {qsys_mm.command};add_connection {router_004.src} {cmd_demux_004.sink} {avalon_streaming};preview_set_connection_tag {router_004.src/cmd_demux_004.sink} {qsys_mm.command};add_connection {Audio_Subsystem_audio_slave_agent.rp} {router_005.sink} {avalon_streaming};preview_set_connection_tag {Audio_Subsystem_audio_slave_agent.rp/router_005.sink} {qsys_mm.response};add_connection {router_005.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_005.src/rsp_demux.sink} {qsys_mm.response};add_connection {JTAG_UART_2nd_Core_avalon_jtag_slave_agent.rp} {router_006.sink} {avalon_streaming};preview_set_connection_tag {JTAG_UART_2nd_Core_avalon_jtag_slave_agent.rp/router_006.sink} {qsys_mm.response};add_connection {router_006.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_006.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {Expansion_JP5_avalon_parallel_port_slave_agent.rp} {router_007.sink} {avalon_streaming};preview_set_connection_tag {Expansion_JP5_avalon_parallel_port_slave_agent.rp/router_007.sink} {qsys_mm.response};add_connection {router_007.src} {rsp_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_007.src/rsp_demux_002.sink} {qsys_mm.response};add_connection {Pushbuttons_avalon_parallel_port_slave_agent.rp} {router_008.sink} {avalon_streaming};preview_set_connection_tag {Pushbuttons_avalon_parallel_port_slave_agent.rp/router_008.sink} {qsys_mm.response};add_connection {router_008.src} {rsp_demux_003.sink} {avalon_streaming};preview_set_connection_tag {router_008.src/rsp_demux_003.sink} {qsys_mm.response};add_connection {Serial_Port_avalon_rs232_slave_agent.rp} {router_009.sink} {avalon_streaming};preview_set_connection_tag {Serial_Port_avalon_rs232_slave_agent.rp/router_009.sink} {qsys_mm.response};add_connection {router_009.src} {rsp_demux_004.sink} {avalon_streaming};preview_set_connection_tag {router_009.src/rsp_demux_004.sink} {qsys_mm.response};add_connection {CameraD5M_0_camera_slave_agent.rp} {router_010.sink} {avalon_streaming};preview_set_connection_tag {CameraD5M_0_camera_slave_agent.rp/router_010.sink} {qsys_mm.response};add_connection {router_010.src} {rsp_demux_005.sink} {avalon_streaming};preview_set_connection_tag {router_010.src/rsp_demux_005.sink} {qsys_mm.response};add_connection {Processor2_debug_mem_slave_agent.rp} {router_011.sink} {avalon_streaming};preview_set_connection_tag {Processor2_debug_mem_slave_agent.rp/router_011.sink} {qsys_mm.response};add_connection {router_011.src} {rsp_demux_006.sink} {avalon_streaming};preview_set_connection_tag {router_011.src/rsp_demux_006.sink} {qsys_mm.response};add_connection {Interval_Timer_s1_agent.rp} {router_012.sink} {avalon_streaming};preview_set_connection_tag {Interval_Timer_s1_agent.rp/router_012.sink} {qsys_mm.response};add_connection {router_012.src} {rsp_demux_007.sink} {avalon_streaming};preview_set_connection_tag {router_012.src/rsp_demux_007.sink} {qsys_mm.response};add_connection {SDRAM_s1_agent.rp} {router_013.sink} {avalon_streaming};preview_set_connection_tag {SDRAM_s1_agent.rp/router_013.sink} {qsys_mm.response};add_connection {router_013.src} {rsp_demux_008.sink} {avalon_streaming};preview_set_connection_tag {router_013.src/rsp_demux_008.sink} {qsys_mm.response};add_connection {AV_Config_avalon_av_config_slave_agent.rp} {router_014.sink} {avalon_streaming};preview_set_connection_tag {AV_Config_avalon_av_config_slave_agent.rp/router_014.sink} {qsys_mm.response};add_connection {router_014.src} {rsp_demux_009.sink} {avalon_streaming};preview_set_connection_tag {router_014.src/rsp_demux_009.sink} {qsys_mm.response};add_connection {JTAG_UART_avalon_jtag_slave_agent.rp} {router_015.sink} {avalon_streaming};preview_set_connection_tag {JTAG_UART_avalon_jtag_slave_agent.rp/router_015.sink} {qsys_mm.response};add_connection {router_015.src} {rsp_demux_010.sink} {avalon_streaming};preview_set_connection_tag {router_015.src/rsp_demux_010.sink} {qsys_mm.response};add_connection {Red_LEDs_avalon_parallel_port_slave_agent.rp} {router_016.sink} {avalon_streaming};preview_set_connection_tag {Red_LEDs_avalon_parallel_port_slave_agent.rp/router_016.sink} {qsys_mm.response};add_connection {router_016.src} {rsp_demux_011.sink} {avalon_streaming};preview_set_connection_tag {router_016.src/rsp_demux_011.sink} {qsys_mm.response};add_connection {Green_LEDs_avalon_parallel_port_slave_agent.rp} {router_017.sink} {avalon_streaming};preview_set_connection_tag {Green_LEDs_avalon_parallel_port_slave_agent.rp/router_017.sink} {qsys_mm.response};add_connection {router_017.src} {rsp_demux_012.sink} {avalon_streaming};preview_set_connection_tag {router_017.src/rsp_demux_012.sink} {qsys_mm.response};add_connection {Slider_Switches_avalon_parallel_port_slave_agent.rp} {router_018.sink} {avalon_streaming};preview_set_connection_tag {Slider_Switches_avalon_parallel_port_slave_agent.rp/router_018.sink} {qsys_mm.response};add_connection {router_018.src} {rsp_demux_013.sink} {avalon_streaming};preview_set_connection_tag {router_018.src/rsp_demux_013.sink} {qsys_mm.response};add_connection {SRAM_avalon_sram_slave_agent.rp} {router_019.sink} {avalon_streaming};preview_set_connection_tag {SRAM_avalon_sram_slave_agent.rp/router_019.sink} {qsys_mm.response};add_connection {SysID_control_slave_agent.rp} {router_020.sink} {avalon_streaming};preview_set_connection_tag {SysID_control_slave_agent.rp/router_020.sink} {qsys_mm.response};add_connection {router_020.src} {rsp_demux_015.sink} {avalon_streaming};preview_set_connection_tag {router_020.src/rsp_demux_015.sink} {qsys_mm.response};add_connection {Flash_flash_data_agent.rp} {router_021.sink} {avalon_streaming};preview_set_connection_tag {Flash_flash_data_agent.rp/router_021.sink} {qsys_mm.response};add_connection {router_021.src} {rsp_demux_016.sink} {avalon_streaming};preview_set_connection_tag {router_021.src/rsp_demux_016.sink} {qsys_mm.response};add_connection {Flash_flash_erase_control_agent.rp} {router_022.sink} {avalon_streaming};preview_set_connection_tag {Flash_flash_erase_control_agent.rp/router_022.sink} {qsys_mm.response};add_connection {router_022.src} {rsp_demux_017.sink} {avalon_streaming};preview_set_connection_tag {router_022.src/rsp_demux_017.sink} {qsys_mm.response};add_connection {Processor1_debug_mem_slave_agent.rp} {router_023.sink} {avalon_streaming};preview_set_connection_tag {Processor1_debug_mem_slave_agent.rp/router_023.sink} {qsys_mm.response};add_connection {router_023.src} {rsp_demux_018.sink} {avalon_streaming};preview_set_connection_tag {router_023.src/rsp_demux_018.sink} {qsys_mm.response};add_connection {router_002.src} {JTAG_to_FPGA_Bridge_master_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router_002.src/JTAG_to_FPGA_Bridge_master_limiter.cmd_sink} {qsys_mm.command};add_connection {JTAG_to_FPGA_Bridge_master_limiter.cmd_src} {cmd_demux_002.sink} {avalon_streaming};preview_set_connection_tag {JTAG_to_FPGA_Bridge_master_limiter.cmd_src/cmd_demux_002.sink} {qsys_mm.command};add_connection {rsp_mux_002.src} {JTAG_to_FPGA_Bridge_master_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux_002.src/JTAG_to_FPGA_Bridge_master_limiter.rsp_sink} {qsys_mm.response};add_connection {JTAG_to_FPGA_Bridge_master_limiter.rsp_src} {JTAG_to_FPGA_Bridge_master_agent.rp} {avalon_streaming};preview_set_connection_tag {JTAG_to_FPGA_Bridge_master_limiter.rsp_src/JTAG_to_FPGA_Bridge_master_agent.rp} {qsys_mm.response};add_connection {SRAM_avalon_sram_slave_burst_adapter.source0} {SRAM_avalon_sram_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {SRAM_avalon_sram_slave_burst_adapter.source0/SRAM_avalon_sram_slave_agent.cp} {qsys_mm.command};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux.src1} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux.src2} {cmd_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.command};add_connection {cmd_demux.src3} {cmd_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src3/cmd_mux_003.sink0} {qsys_mm.command};add_connection {cmd_demux.src4} {cmd_mux_004.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src4/cmd_mux_004.sink0} {qsys_mm.command};add_connection {cmd_demux.src5} {cmd_mux_005.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src5/cmd_mux_005.sink0} {qsys_mm.command};add_connection {cmd_demux.src6} {cmd_mux_006.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src6/cmd_mux_006.sink0} {qsys_mm.command};add_connection {cmd_demux.src7} {cmd_mux_007.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src7/cmd_mux_007.sink0} {qsys_mm.command};add_connection {cmd_demux.src8} {cmd_mux_008.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src8/cmd_mux_008.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src0} {cmd_mux.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src0/cmd_mux.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src1} {cmd_mux_002.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src1/cmd_mux_002.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src2} {cmd_mux_003.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src2/cmd_mux_003.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src3} {cmd_mux_004.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src3/cmd_mux_004.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src4} {cmd_mux_005.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src4/cmd_mux_005.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src5} {cmd_mux_007.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src5/cmd_mux_007.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src6} {cmd_mux_008.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src6/cmd_mux_008.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src7} {cmd_mux_010.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src7/cmd_mux_010.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src8} {cmd_mux_018.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src8/cmd_mux_018.sink0} {qsys_mm.command};add_connection {cmd_demux_002.src0} {cmd_mux.sink2} {avalon_streaming};preview_set_connection_tag {cmd_demux_002.src0/cmd_mux.sink2} {qsys_mm.command};add_connection {cmd_demux_002.src1} {cmd_mux_002.sink2} {avalon_streaming};preview_set_connection_tag {cmd_demux_002.src1/cmd_mux_002.sink2} {qsys_mm.command};add_connection {cmd_demux_002.src2} {cmd_mux_003.sink2} {avalon_streaming};preview_set_connection_tag {cmd_demux_002.src2/cmd_mux_003.sink2} {qsys_mm.command};add_connection {cmd_demux_002.src3} {cmd_mux_004.sink2} {avalon_streaming};preview_set_connection_tag {cmd_demux_002.src3/cmd_mux_004.sink2} {qsys_mm.command};add_connection {cmd_demux_002.src4} {cmd_mux_005.sink2} {avalon_streaming};preview_set_connection_tag {cmd_demux_002.src4/cmd_mux_005.sink2} {qsys_mm.command};add_connection {cmd_demux_002.src5} {cmd_mux_007.sink2} {avalon_streaming};preview_set_connection_tag {cmd_demux_002.src5/cmd_mux_007.sink2} {qsys_mm.command};add_connection {cmd_demux_002.src6} {cmd_mux_008.sink2} {avalon_streaming};preview_set_connection_tag {cmd_demux_002.src6/cmd_mux_008.sink2} {qsys_mm.command};add_connection {cmd_demux_002.src7} {cmd_mux_009.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_002.src7/cmd_mux_009.sink0} {qsys_mm.command};add_connection {cmd_demux_002.src8} {cmd_mux_010.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_002.src8/cmd_mux_010.sink1} {qsys_mm.command};add_connection {cmd_demux_002.src9} {cmd_mux_011.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_002.src9/cmd_mux_011.sink0} {qsys_mm.command};add_connection {cmd_demux_002.src10} {cmd_mux_012.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_002.src10/cmd_mux_012.sink0} {qsys_mm.command};add_connection {cmd_demux_002.src11} {cmd_mux_013.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_002.src11/cmd_mux_013.sink0} {qsys_mm.command};add_connection {cmd_demux_002.src12} {cmd_mux_014.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_002.src12/cmd_mux_014.sink0} {qsys_mm.command};add_connection {cmd_demux_002.src13} {cmd_mux_015.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_002.src13/cmd_mux_015.sink0} {qsys_mm.command};add_connection {cmd_demux_002.src14} {cmd_mux_016.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_002.src14/cmd_mux_016.sink0} {qsys_mm.command};add_connection {cmd_demux_002.src15} {cmd_mux_017.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_002.src15/cmd_mux_017.sink0} {qsys_mm.command};add_connection {cmd_demux_003.src0} {cmd_mux_008.sink3} {avalon_streaming};preview_set_connection_tag {cmd_demux_003.src0/cmd_mux_008.sink3} {qsys_mm.command};add_connection {cmd_demux_003.src1} {cmd_mux_018.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_003.src1/cmd_mux_018.sink1} {qsys_mm.command};add_connection {cmd_demux_004.src0} {cmd_mux_006.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_004.src0/cmd_mux_006.sink1} {qsys_mm.command};add_connection {cmd_demux_004.src1} {cmd_mux_008.sink4} {avalon_streaming};preview_set_connection_tag {cmd_demux_004.src1/cmd_mux_008.sink4} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux.src1} {rsp_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src1/rsp_mux_001.sink0} {qsys_mm.response};add_connection {rsp_demux.src2} {rsp_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src2/rsp_mux_002.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.response};add_connection {rsp_demux_002.src0} {rsp_mux.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.response};add_connection {rsp_demux_002.src1} {rsp_mux_001.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src1/rsp_mux_001.sink1} {qsys_mm.response};add_connection {rsp_demux_002.src2} {rsp_mux_002.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src2/rsp_mux_002.sink1} {qsys_mm.response};add_connection {rsp_demux_003.src0} {rsp_mux.sink3} {avalon_streaming};preview_set_connection_tag {rsp_demux_003.src0/rsp_mux.sink3} {qsys_mm.response};add_connection {rsp_demux_003.src1} {rsp_mux_001.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_003.src1/rsp_mux_001.sink2} {qsys_mm.response};add_connection {rsp_demux_003.src2} {rsp_mux_002.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_003.src2/rsp_mux_002.sink2} {qsys_mm.response};add_connection {rsp_demux_004.src0} {rsp_mux.sink4} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src0/rsp_mux.sink4} {qsys_mm.response};add_connection {rsp_demux_004.src1} {rsp_mux_001.sink3} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src1/rsp_mux_001.sink3} {qsys_mm.response};add_connection {rsp_demux_004.src2} {rsp_mux_002.sink3} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src2/rsp_mux_002.sink3} {qsys_mm.response};add_connection {rsp_demux_005.src0} {rsp_mux.sink5} {avalon_streaming};preview_set_connection_tag {rsp_demux_005.src0/rsp_mux.sink5} {qsys_mm.response};add_connection {rsp_demux_005.src1} {rsp_mux_001.sink4} {avalon_streaming};preview_set_connection_tag {rsp_demux_005.src1/rsp_mux_001.sink4} {qsys_mm.response};add_connection {rsp_demux_005.src2} {rsp_mux_002.sink4} {avalon_streaming};preview_set_connection_tag {rsp_demux_005.src2/rsp_mux_002.sink4} {qsys_mm.response};add_connection {rsp_demux_006.src0} {rsp_mux.sink6} {avalon_streaming};preview_set_connection_tag {rsp_demux_006.src0/rsp_mux.sink6} {qsys_mm.response};add_connection {rsp_demux_006.src1} {rsp_mux_004.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_006.src1/rsp_mux_004.sink0} {qsys_mm.response};add_connection {rsp_demux_007.src0} {rsp_mux.sink7} {avalon_streaming};preview_set_connection_tag {rsp_demux_007.src0/rsp_mux.sink7} {qsys_mm.response};add_connection {rsp_demux_007.src1} {rsp_mux_001.sink5} {avalon_streaming};preview_set_connection_tag {rsp_demux_007.src1/rsp_mux_001.sink5} {qsys_mm.response};add_connection {rsp_demux_007.src2} {rsp_mux_002.sink5} {avalon_streaming};preview_set_connection_tag {rsp_demux_007.src2/rsp_mux_002.sink5} {qsys_mm.response};add_connection {rsp_demux_008.src0} {rsp_mux.sink8} {avalon_streaming};preview_set_connection_tag {rsp_demux_008.src0/rsp_mux.sink8} {qsys_mm.response};add_connection {rsp_demux_008.src1} {rsp_mux_001.sink6} {avalon_streaming};preview_set_connection_tag {rsp_demux_008.src1/rsp_mux_001.sink6} {qsys_mm.response};add_connection {rsp_demux_008.src2} {rsp_mux_002.sink6} {avalon_streaming};preview_set_connection_tag {rsp_demux_008.src2/rsp_mux_002.sink6} {qsys_mm.response};add_connection {rsp_demux_008.src3} {rsp_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_008.src3/rsp_mux_003.sink0} {qsys_mm.response};add_connection {rsp_demux_008.src4} {rsp_mux_004.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_008.src4/rsp_mux_004.sink1} {qsys_mm.response};add_connection {rsp_demux_009.src0} {rsp_mux_002.sink7} {avalon_streaming};preview_set_connection_tag {rsp_demux_009.src0/rsp_mux_002.sink7} {qsys_mm.response};add_connection {rsp_demux_010.src0} {rsp_mux_001.sink7} {avalon_streaming};preview_set_connection_tag {rsp_demux_010.src0/rsp_mux_001.sink7} {qsys_mm.response};add_connection {rsp_demux_010.src1} {rsp_mux_002.sink8} {avalon_streaming};preview_set_connection_tag {rsp_demux_010.src1/rsp_mux_002.sink8} {qsys_mm.response};add_connection {rsp_demux_011.src0} {rsp_mux_002.sink9} {avalon_streaming};preview_set_connection_tag {rsp_demux_011.src0/rsp_mux_002.sink9} {qsys_mm.response};add_connection {rsp_demux_012.src0} {rsp_mux_002.sink10} {avalon_streaming};preview_set_connection_tag {rsp_demux_012.src0/rsp_mux_002.sink10} {qsys_mm.response};add_connection {rsp_demux_013.src0} {rsp_mux_002.sink11} {avalon_streaming};preview_set_connection_tag {rsp_demux_013.src0/rsp_mux_002.sink11} {qsys_mm.response};add_connection {rsp_demux_014.src0} {rsp_mux_002.sink12} {avalon_streaming};preview_set_connection_tag {rsp_demux_014.src0/rsp_mux_002.sink12} {qsys_mm.response};add_connection {rsp_demux_015.src0} {rsp_mux_002.sink13} {avalon_streaming};preview_set_connection_tag {rsp_demux_015.src0/rsp_mux_002.sink13} {qsys_mm.response};add_connection {rsp_demux_016.src0} {rsp_mux_002.sink14} {avalon_streaming};preview_set_connection_tag {rsp_demux_016.src0/rsp_mux_002.sink14} {qsys_mm.response};add_connection {rsp_demux_017.src0} {rsp_mux_002.sink15} {avalon_streaming};preview_set_connection_tag {rsp_demux_017.src0/rsp_mux_002.sink15} {qsys_mm.response};add_connection {rsp_demux_018.src0} {rsp_mux_001.sink8} {avalon_streaming};preview_set_connection_tag {rsp_demux_018.src0/rsp_mux_001.sink8} {qsys_mm.response};add_connection {rsp_demux_018.src1} {rsp_mux_003.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_018.src1/rsp_mux_003.sink1} {qsys_mm.response};add_connection {router_019.src} {SRAM_avalon_sram_slave_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_019.src/SRAM_avalon_sram_slave_rsp_width_adapter.sink} {qsys_mm.response};add_connection {SRAM_avalon_sram_slave_rsp_width_adapter.src} {rsp_demux_014.sink} {avalon_streaming};preview_set_connection_tag {SRAM_avalon_sram_slave_rsp_width_adapter.src/rsp_demux_014.sink} {qsys_mm.response};add_connection {cmd_mux_014.src} {SRAM_avalon_sram_slave_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux_014.src/SRAM_avalon_sram_slave_cmd_width_adapter.sink} {qsys_mm.command};add_connection {SRAM_avalon_sram_slave_cmd_width_adapter.src} {SRAM_avalon_sram_slave_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {SRAM_avalon_sram_slave_cmd_width_adapter.src/SRAM_avalon_sram_slave_burst_adapter.sink0} {qsys_mm.command};add_connection {JTAG_to_FPGA_Bridge_master_limiter.cmd_valid} {cmd_demux_002.sink_valid} {avalon_streaming};add_connection {Processor2_reset_reset_bridge.out_reset} {Processor2_data_master_translator.reset} {reset};add_connection {Processor2_reset_reset_bridge.out_reset} {Processor2_instruction_master_translator.reset} {reset};add_connection {Processor2_reset_reset_bridge.out_reset} {Processor2_debug_mem_slave_translator.reset} {reset};add_connection {Processor2_reset_reset_bridge.out_reset} {Processor2_data_master_agent.clk_reset} {reset};add_connection {Processor2_reset_reset_bridge.out_reset} {Processor2_instruction_master_agent.clk_reset} {reset};add_connection {Processor2_reset_reset_bridge.out_reset} {Processor2_debug_mem_slave_agent.clk_reset} {reset};add_connection {Processor2_reset_reset_bridge.out_reset} {Processor2_debug_mem_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {Processor2_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {Processor2_reset_reset_bridge.out_reset} {router_004.clk_reset} {reset};add_connection {Processor2_reset_reset_bridge.out_reset} {router_011.clk_reset} {reset};add_connection {Processor2_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {Processor2_reset_reset_bridge.out_reset} {cmd_demux_004.clk_reset} {reset};add_connection {Processor2_reset_reset_bridge.out_reset} {cmd_mux_006.clk_reset} {reset};add_connection {Processor2_reset_reset_bridge.out_reset} {rsp_demux_006.clk_reset} {reset};add_connection {Processor2_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {Processor2_reset_reset_bridge.out_reset} {rsp_mux_004.clk_reset} {reset};add_connection {Processor1_reset_reset_bridge.out_reset} {Processor1_data_master_translator.reset} {reset};add_connection {Processor1_reset_reset_bridge.out_reset} {Processor1_instruction_master_translator.reset} {reset};add_connection {Processor1_reset_reset_bridge.out_reset} {Processor1_debug_mem_slave_translator.reset} {reset};add_connection {Processor1_reset_reset_bridge.out_reset} {Processor1_data_master_agent.clk_reset} {reset};add_connection {Processor1_reset_reset_bridge.out_reset} {Processor1_instruction_master_agent.clk_reset} {reset};add_connection {Processor1_reset_reset_bridge.out_reset} {Processor1_debug_mem_slave_agent.clk_reset} {reset};add_connection {Processor1_reset_reset_bridge.out_reset} {Processor1_debug_mem_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {Processor1_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {Processor1_reset_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {Processor1_reset_reset_bridge.out_reset} {router_023.clk_reset} {reset};add_connection {Processor1_reset_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {Processor1_reset_reset_bridge.out_reset} {cmd_demux_003.clk_reset} {reset};add_connection {Processor1_reset_reset_bridge.out_reset} {cmd_mux_018.clk_reset} {reset};add_connection {Processor1_reset_reset_bridge.out_reset} {rsp_demux_018.clk_reset} {reset};add_connection {Processor1_reset_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {Processor1_reset_reset_bridge.out_reset} {rsp_mux_003.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {JTAG_to_FPGA_Bridge_master_translator.reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {Audio_Subsystem_audio_slave_translator.reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {JTAG_UART_2nd_Core_avalon_jtag_slave_translator.reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {Expansion_JP5_avalon_parallel_port_slave_translator.reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {Pushbuttons_avalon_parallel_port_slave_translator.reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {Serial_Port_avalon_rs232_slave_translator.reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {CameraD5M_0_camera_slave_translator.reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {Interval_Timer_s1_translator.reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {SDRAM_s1_translator.reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {AV_Config_avalon_av_config_slave_translator.reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {JTAG_UART_avalon_jtag_slave_translator.reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {Red_LEDs_avalon_parallel_port_slave_translator.reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {Green_LEDs_avalon_parallel_port_slave_translator.reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {Slider_Switches_avalon_parallel_port_slave_translator.reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {SRAM_avalon_sram_slave_translator.reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {SysID_control_slave_translator.reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {Flash_flash_data_translator.reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {Flash_flash_erase_control_translator.reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {JTAG_to_FPGA_Bridge_master_agent.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {Audio_Subsystem_audio_slave_agent.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {Audio_Subsystem_audio_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {JTAG_UART_2nd_Core_avalon_jtag_slave_agent.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {JTAG_UART_2nd_Core_avalon_jtag_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {Expansion_JP5_avalon_parallel_port_slave_agent.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {Expansion_JP5_avalon_parallel_port_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {Pushbuttons_avalon_parallel_port_slave_agent.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {Pushbuttons_avalon_parallel_port_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {Serial_Port_avalon_rs232_slave_agent.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {Serial_Port_avalon_rs232_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {CameraD5M_0_camera_slave_agent.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {CameraD5M_0_camera_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {Interval_Timer_s1_agent.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {Interval_Timer_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {SDRAM_s1_agent.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {SDRAM_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {AV_Config_avalon_av_config_slave_agent.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {AV_Config_avalon_av_config_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {JTAG_UART_avalon_jtag_slave_agent.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {Red_LEDs_avalon_parallel_port_slave_agent.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {Red_LEDs_avalon_parallel_port_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {Green_LEDs_avalon_parallel_port_slave_agent.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {Green_LEDs_avalon_parallel_port_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {Slider_Switches_avalon_parallel_port_slave_agent.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {Slider_Switches_avalon_parallel_port_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {SRAM_avalon_sram_slave_agent.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {SRAM_avalon_sram_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {SRAM_avalon_sram_slave_agent_rdata_fifo.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {SysID_control_slave_agent.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {SysID_control_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {Flash_flash_data_agent.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {Flash_flash_data_agent_rsp_fifo.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {Flash_flash_erase_control_agent.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {Flash_flash_erase_control_agent_rsp_fifo.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {router_005.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {router_006.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {router_007.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {router_008.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {router_009.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {router_010.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {router_012.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {router_013.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {router_014.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {router_015.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {router_016.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {router_017.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {router_018.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {router_019.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {router_020.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {router_021.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {router_022.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {JTAG_to_FPGA_Bridge_master_limiter.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {SRAM_avalon_sram_slave_burst_adapter.cr0_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {cmd_demux_002.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {cmd_mux_002.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {cmd_mux_003.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {cmd_mux_004.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {cmd_mux_005.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {cmd_mux_007.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {cmd_mux_008.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {cmd_mux_009.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {cmd_mux_010.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {cmd_mux_011.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {cmd_mux_012.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {cmd_mux_013.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {cmd_mux_014.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {cmd_mux_015.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {cmd_mux_016.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {cmd_mux_017.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {rsp_demux_002.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {rsp_demux_003.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {rsp_demux_004.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {rsp_demux_005.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {rsp_demux_007.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {rsp_demux_008.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {rsp_demux_009.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {rsp_demux_010.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {rsp_demux_011.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {rsp_demux_012.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {rsp_demux_013.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {rsp_demux_014.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {rsp_demux_015.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {rsp_demux_016.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {rsp_demux_017.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {rsp_mux_002.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {SRAM_avalon_sram_slave_rsp_width_adapter.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {SRAM_avalon_sram_slave_cmd_width_adapter.clk_reset} {reset};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Processor2_data_master_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Processor1_data_master_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {JTAG_to_FPGA_Bridge_master_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Processor1_instruction_master_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Processor2_instruction_master_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Audio_Subsystem_audio_slave_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {JTAG_UART_2nd_Core_avalon_jtag_slave_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Expansion_JP5_avalon_parallel_port_slave_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Pushbuttons_avalon_parallel_port_slave_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Serial_Port_avalon_rs232_slave_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {CameraD5M_0_camera_slave_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Processor2_debug_mem_slave_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Interval_Timer_s1_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {SDRAM_s1_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {AV_Config_avalon_av_config_slave_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {JTAG_UART_avalon_jtag_slave_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Red_LEDs_avalon_parallel_port_slave_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Green_LEDs_avalon_parallel_port_slave_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Slider_Switches_avalon_parallel_port_slave_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {SRAM_avalon_sram_slave_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {SysID_control_slave_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Flash_flash_data_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Flash_flash_erase_control_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Processor1_debug_mem_slave_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Processor2_data_master_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Processor1_data_master_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {JTAG_to_FPGA_Bridge_master_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Processor1_instruction_master_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Processor2_instruction_master_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Audio_Subsystem_audio_slave_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Audio_Subsystem_audio_slave_agent_rsp_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {JTAG_UART_2nd_Core_avalon_jtag_slave_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {JTAG_UART_2nd_Core_avalon_jtag_slave_agent_rsp_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Expansion_JP5_avalon_parallel_port_slave_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Expansion_JP5_avalon_parallel_port_slave_agent_rsp_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Pushbuttons_avalon_parallel_port_slave_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Pushbuttons_avalon_parallel_port_slave_agent_rsp_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Serial_Port_avalon_rs232_slave_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Serial_Port_avalon_rs232_slave_agent_rsp_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {CameraD5M_0_camera_slave_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {CameraD5M_0_camera_slave_agent_rsp_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Processor2_debug_mem_slave_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Processor2_debug_mem_slave_agent_rsp_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Interval_Timer_s1_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Interval_Timer_s1_agent_rsp_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {SDRAM_s1_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {SDRAM_s1_agent_rsp_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {AV_Config_avalon_av_config_slave_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {AV_Config_avalon_av_config_slave_agent_rsp_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {JTAG_UART_avalon_jtag_slave_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Red_LEDs_avalon_parallel_port_slave_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Red_LEDs_avalon_parallel_port_slave_agent_rsp_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Green_LEDs_avalon_parallel_port_slave_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Green_LEDs_avalon_parallel_port_slave_agent_rsp_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Slider_Switches_avalon_parallel_port_slave_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Slider_Switches_avalon_parallel_port_slave_agent_rsp_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {SRAM_avalon_sram_slave_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {SRAM_avalon_sram_slave_agent_rsp_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {SRAM_avalon_sram_slave_agent_rdata_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {SysID_control_slave_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {SysID_control_slave_agent_rsp_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Flash_flash_data_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Flash_flash_data_agent_rsp_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Flash_flash_erase_control_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Flash_flash_erase_control_agent_rsp_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Processor1_debug_mem_slave_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Processor1_debug_mem_slave_agent_rsp_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_004.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_005.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_006.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_007.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_008.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_009.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_010.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_011.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_012.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_013.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_014.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_015.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_016.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_017.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_018.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_019.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_020.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_021.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_022.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_023.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {JTAG_to_FPGA_Bridge_master_limiter.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {SRAM_avalon_sram_slave_burst_adapter.cr0} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_demux_002.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_mux_002.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_demux_003.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_mux_003.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_demux_004.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_mux_004.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_mux_002.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_demux_002.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_mux_003.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_demux_003.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_mux_004.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_demux_004.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_mux_005.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_demux_005.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_mux_006.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_demux_006.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_mux_007.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_demux_007.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_mux_008.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_demux_008.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_mux_009.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_demux_009.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_mux_010.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_demux_010.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_mux_011.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_demux_011.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_mux_012.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_demux_012.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_mux_013.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_demux_013.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_mux_014.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_demux_014.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_mux_015.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_demux_015.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_mux_016.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_demux_016.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_mux_017.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_demux_017.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_mux_018.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_demux_018.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {SRAM_avalon_sram_slave_rsp_width_adapter.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {SRAM_avalon_sram_slave_cmd_width_adapter.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Processor2_reset_reset_bridge.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Processor1_reset_reset_bridge.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {JTAG_to_FPGA_Bridge_clk_reset_reset_bridge.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {JTAG_UART_2nd_Core_reset_reset_bridge.clk} {clock};add_interface {System_PLL_sys_clk} {clock} {slave};set_interface_property {System_PLL_sys_clk} {EXPORT_OF} {System_PLL_sys_clk_clock_bridge.in_clk};add_interface {JTAG_to_FPGA_Bridge_clk_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {JTAG_to_FPGA_Bridge_clk_reset_reset_bridge_in_reset} {EXPORT_OF} {JTAG_to_FPGA_Bridge_clk_reset_reset_bridge.in_reset};add_interface {JTAG_UART_2nd_Core_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {JTAG_UART_2nd_Core_reset_reset_bridge_in_reset} {EXPORT_OF} {JTAG_UART_2nd_Core_reset_reset_bridge.in_reset};add_interface {Processor1_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {Processor1_reset_reset_bridge_in_reset} {EXPORT_OF} {Processor1_reset_reset_bridge.in_reset};add_interface {Processor2_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {Processor2_reset_reset_bridge_in_reset} {EXPORT_OF} {Processor2_reset_reset_bridge.in_reset};add_interface {JTAG_to_FPGA_Bridge_master} {avalon} {slave};set_interface_property {JTAG_to_FPGA_Bridge_master} {EXPORT_OF} {JTAG_to_FPGA_Bridge_master_translator.avalon_anti_master_0};add_interface {Processor1_data_master} {avalon} {slave};set_interface_property {Processor1_data_master} {EXPORT_OF} {Processor1_data_master_translator.avalon_anti_master_0};add_interface {Processor1_instruction_master} {avalon} {slave};set_interface_property {Processor1_instruction_master} {EXPORT_OF} {Processor1_instruction_master_translator.avalon_anti_master_0};add_interface {Processor2_data_master} {avalon} {slave};set_interface_property {Processor2_data_master} {EXPORT_OF} {Processor2_data_master_translator.avalon_anti_master_0};add_interface {Processor2_instruction_master} {avalon} {slave};set_interface_property {Processor2_instruction_master} {EXPORT_OF} {Processor2_instruction_master_translator.avalon_anti_master_0};add_interface {Audio_Subsystem_audio_slave} {avalon} {master};set_interface_property {Audio_Subsystem_audio_slave} {EXPORT_OF} {Audio_Subsystem_audio_slave_translator.avalon_anti_slave_0};add_interface {AV_Config_avalon_av_config_slave} {avalon} {master};set_interface_property {AV_Config_avalon_av_config_slave} {EXPORT_OF} {AV_Config_avalon_av_config_slave_translator.avalon_anti_slave_0};add_interface {CameraD5M_0_camera_slave} {avalon} {master};set_interface_property {CameraD5M_0_camera_slave} {EXPORT_OF} {CameraD5M_0_camera_slave_translator.avalon_anti_slave_0};add_interface {Expansion_JP5_avalon_parallel_port_slave} {avalon} {master};set_interface_property {Expansion_JP5_avalon_parallel_port_slave} {EXPORT_OF} {Expansion_JP5_avalon_parallel_port_slave_translator.avalon_anti_slave_0};add_interface {Flash_flash_data} {avalon} {master};set_interface_property {Flash_flash_data} {EXPORT_OF} {Flash_flash_data_translator.avalon_anti_slave_0};add_interface {Flash_flash_erase_control} {avalon} {master};set_interface_property {Flash_flash_erase_control} {EXPORT_OF} {Flash_flash_erase_control_translator.avalon_anti_slave_0};add_interface {Green_LEDs_avalon_parallel_port_slave} {avalon} {master};set_interface_property {Green_LEDs_avalon_parallel_port_slave} {EXPORT_OF} {Green_LEDs_avalon_parallel_port_slave_translator.avalon_anti_slave_0};add_interface {Interval_Timer_s1} {avalon} {master};set_interface_property {Interval_Timer_s1} {EXPORT_OF} {Interval_Timer_s1_translator.avalon_anti_slave_0};add_interface {JTAG_UART_avalon_jtag_slave} {avalon} {master};set_interface_property {JTAG_UART_avalon_jtag_slave} {EXPORT_OF} {JTAG_UART_avalon_jtag_slave_translator.avalon_anti_slave_0};add_interface {JTAG_UART_2nd_Core_avalon_jtag_slave} {avalon} {master};set_interface_property {JTAG_UART_2nd_Core_avalon_jtag_slave} {EXPORT_OF} {JTAG_UART_2nd_Core_avalon_jtag_slave_translator.avalon_anti_slave_0};add_interface {Processor1_debug_mem_slave} {avalon} {master};set_interface_property {Processor1_debug_mem_slave} {EXPORT_OF} {Processor1_debug_mem_slave_translator.avalon_anti_slave_0};add_interface {Processor2_debug_mem_slave} {avalon} {master};set_interface_property {Processor2_debug_mem_slave} {EXPORT_OF} {Processor2_debug_mem_slave_translator.avalon_anti_slave_0};add_interface {Pushbuttons_avalon_parallel_port_slave} {avalon} {master};set_interface_property {Pushbuttons_avalon_parallel_port_slave} {EXPORT_OF} {Pushbuttons_avalon_parallel_port_slave_translator.avalon_anti_slave_0};add_interface {Red_LEDs_avalon_parallel_port_slave} {avalon} {master};set_interface_property {Red_LEDs_avalon_parallel_port_slave} {EXPORT_OF} {Red_LEDs_avalon_parallel_port_slave_translator.avalon_anti_slave_0};add_interface {SDRAM_s1} {avalon} {master};set_interface_property {SDRAM_s1} {EXPORT_OF} {SDRAM_s1_translator.avalon_anti_slave_0};add_interface {Serial_Port_avalon_rs232_slave} {avalon} {master};set_interface_property {Serial_Port_avalon_rs232_slave} {EXPORT_OF} {Serial_Port_avalon_rs232_slave_translator.avalon_anti_slave_0};add_interface {Slider_Switches_avalon_parallel_port_slave} {avalon} {master};set_interface_property {Slider_Switches_avalon_parallel_port_slave} {EXPORT_OF} {Slider_Switches_avalon_parallel_port_slave_translator.avalon_anti_slave_0};add_interface {SRAM_avalon_sram_slave} {avalon} {master};set_interface_property {SRAM_avalon_sram_slave} {EXPORT_OF} {SRAM_avalon_sram_slave_translator.avalon_anti_slave_0};add_interface {SysID_control_slave} {avalon} {master};set_interface_property {SysID_control_slave} {EXPORT_OF} {SysID_control_slave_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.AV_Config.avalon_av_config_slave} {0};set_module_assignment {interconnect_id.Audio_Subsystem.audio_slave} {1};set_module_assignment {interconnect_id.CameraD5M_0.camera_slave} {2};set_module_assignment {interconnect_id.Expansion_JP5.avalon_parallel_port_slave} {3};set_module_assignment {interconnect_id.Flash.flash_data} {4};set_module_assignment {interconnect_id.Flash.flash_erase_control} {5};set_module_assignment {interconnect_id.Green_LEDs.avalon_parallel_port_slave} {6};set_module_assignment {interconnect_id.Interval_Timer.s1} {7};set_module_assignment {interconnect_id.JTAG_UART.avalon_jtag_slave} {8};set_module_assignment {interconnect_id.JTAG_UART_2nd_Core.avalon_jtag_slave} {9};set_module_assignment {interconnect_id.JTAG_to_FPGA_Bridge.master} {0};set_module_assignment {interconnect_id.Processor1.data_master} {1};set_module_assignment {interconnect_id.Processor1.debug_mem_slave} {10};set_module_assignment {interconnect_id.Processor1.instruction_master} {2};set_module_assignment {interconnect_id.Processor2.data_master} {3};set_module_assignment {interconnect_id.Processor2.debug_mem_slave} {11};set_module_assignment {interconnect_id.Processor2.instruction_master} {4};set_module_assignment {interconnect_id.Pushbuttons.avalon_parallel_port_slave} {12};set_module_assignment {interconnect_id.Red_LEDs.avalon_parallel_port_slave} {13};set_module_assignment {interconnect_id.SDRAM.s1} {14};set_module_assignment {interconnect_id.SRAM.avalon_sram_slave} {15};set_module_assignment {interconnect_id.Serial_Port.avalon_rs232_slave} {16};set_module_assignment {interconnect_id.Slider_Switches.avalon_parallel_port_slave} {17};set_module_assignment {interconnect_id.SysID.control_slave} {18};(altera_merlin_master_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=29,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=1,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=1,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=29,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=1,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=1,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=32,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=28,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=1,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0)(altera_merlin_master_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=28,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=1,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=1,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=1,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=1,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=0,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=0,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=9,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=1,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=3,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=16,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=25,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=7,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=1,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=20,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=2,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=16,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=2,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=2,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=2,UAV_BYTEENABLE_W=2,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=16,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=1,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=0,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=21,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=1,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=0,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=9,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=1,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_agent:16.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;Audio_Subsystem_audio_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010003040&quot;
   end=&quot;0x00000000010003050&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;8&quot;
   name=&quot;JTAG_UART_2nd_Core_avalon_jtag_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010001000&quot;
   end=&quot;0x00000000010001008&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;Expansion_JP5_avalon_parallel_port_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010000060&quot;
   end=&quot;0x00000000010000070&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;12&quot;
   name=&quot;Pushbuttons_avalon_parallel_port_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010000050&quot;
   end=&quot;0x00000000010000060&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;16&quot;
   name=&quot;Serial_Port_avalon_rs232_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010001010&quot;
   end=&quot;0x00000000010001018&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;CameraD5M_0_camera_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000008200000&quot;
   end=&quot;0x00000000008200004&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;11&quot;
   name=&quot;Processor2_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x000000000a000000&quot;
   end=&quot;0x0000000000a000800&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;7&quot;
   name=&quot;Interval_Timer_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010002000&quot;
   end=&quot;0x00000000010002020&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;14&quot;
   name=&quot;SDRAM_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000008000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=1,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=7,CACHE_VALUE=0,ID=3,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=85,PKT_ADDR_SIDEBAND_L=85,PKT_BEGIN_BURST=87,PKT_BURSTWRAP_H=79,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=82,PKT_BURST_SIZE_L=80,PKT_BURST_TYPE_H=84,PKT_BURST_TYPE_L=83,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_CACHE_H=106,PKT_CACHE_L=103,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=86,PKT_DATA_SIDEBAND_L=86,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_ORI_BURST_SIZE_H=111,PKT_ORI_BURST_SIZE_L=109,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_QOS_H=88,PKT_QOS_L=88,PKT_RESPONSE_STATUS_H=108,PKT_RESPONSE_STATUS_L=107,PKT_SRC_ID_H=93,PKT_SRC_ID_L=89,PKT_THREAD_ID_H=99,PKT_THREAD_ID_L=99,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_EXCLUSIVE=73,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=19,ST_DATA_W=112,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_master_agent:16.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;Audio_Subsystem_audio_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010003040&quot;
   end=&quot;0x00000000010003050&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;9&quot;
   name=&quot;JTAG_UART_avalon_jtag_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010001000&quot;
   end=&quot;0x00000000010001008&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;Expansion_JP5_avalon_parallel_port_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010000060&quot;
   end=&quot;0x00000000010000070&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;12&quot;
   name=&quot;Pushbuttons_avalon_parallel_port_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010000050&quot;
   end=&quot;0x00000000010000060&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;16&quot;
   name=&quot;Serial_Port_avalon_rs232_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010001010&quot;
   end=&quot;0x00000000010001018&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;CameraD5M_0_camera_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000008200000&quot;
   end=&quot;0x00000000008200004&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;7&quot;
   name=&quot;Interval_Timer_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010002000&quot;
   end=&quot;0x00000000010002020&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;14&quot;
   name=&quot;SDRAM_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000008000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;10&quot;
   name=&quot;Processor1_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x000000000a000000&quot;
   end=&quot;0x0000000000a000800&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=1,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=7,CACHE_VALUE=0,ID=1,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=85,PKT_ADDR_SIDEBAND_L=85,PKT_BEGIN_BURST=87,PKT_BURSTWRAP_H=79,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=82,PKT_BURST_SIZE_L=80,PKT_BURST_TYPE_H=84,PKT_BURST_TYPE_L=83,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_CACHE_H=106,PKT_CACHE_L=103,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=86,PKT_DATA_SIDEBAND_L=86,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_ORI_BURST_SIZE_H=111,PKT_ORI_BURST_SIZE_L=109,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_QOS_H=88,PKT_QOS_L=88,PKT_RESPONSE_STATUS_H=108,PKT_RESPONSE_STATUS_L=107,PKT_SRC_ID_H=93,PKT_SRC_ID_L=89,PKT_THREAD_ID_H=99,PKT_THREAD_ID_L=99,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_EXCLUSIVE=73,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=19,ST_DATA_W=112,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_master_agent:16.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;Audio_Subsystem_audio_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010003040&quot;
   end=&quot;0x00000000010003050&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;Expansion_JP5_avalon_parallel_port_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010000060&quot;
   end=&quot;0x00000000010000070&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;12&quot;
   name=&quot;Pushbuttons_avalon_parallel_port_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010000050&quot;
   end=&quot;0x00000000010000060&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;16&quot;
   name=&quot;Serial_Port_avalon_rs232_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010001010&quot;
   end=&quot;0x00000000010001018&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;CameraD5M_0_camera_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000008200000&quot;
   end=&quot;0x00000000008200004&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;7&quot;
   name=&quot;Interval_Timer_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010002000&quot;
   end=&quot;0x00000000010002020&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;14&quot;
   name=&quot;SDRAM_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000008000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;AV_Config_avalon_av_config_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010003000&quot;
   end=&quot;0x00000000010003010&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;9&quot;
   name=&quot;JTAG_UART_avalon_jtag_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010001000&quot;
   end=&quot;0x00000000010001008&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;13&quot;
   name=&quot;Red_LEDs_avalon_parallel_port_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010000000&quot;
   end=&quot;0x00000000010000010&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;Green_LEDs_avalon_parallel_port_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010000010&quot;
   end=&quot;0x00000000010000020&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;17&quot;
   name=&quot;Slider_Switches_avalon_parallel_port_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010000040&quot;
   end=&quot;0x00000000010000050&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;15&quot;
   name=&quot;SRAM_avalon_sram_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000008000000&quot;
   end=&quot;0x00000000008200000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;18&quot;
   name=&quot;SysID_control_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010002020&quot;
   end=&quot;0x00000000010002028&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;Flash_flash_data_translator.avalon_universal_slave_0&quot;
   start=&quot;0x000000000c000000&quot;
   end=&quot;0x0000000000c800000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;Flash_flash_erase_control_translator.avalon_universal_slave_0&quot;
   start=&quot;0x000000000bff0000&quot;
   end=&quot;0x0000000000bff0004&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=7,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=85,PKT_ADDR_SIDEBAND_L=85,PKT_BEGIN_BURST=87,PKT_BURSTWRAP_H=79,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=82,PKT_BURST_SIZE_L=80,PKT_BURST_TYPE_H=84,PKT_BURST_TYPE_L=83,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_CACHE_H=106,PKT_CACHE_L=103,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=86,PKT_DATA_SIDEBAND_L=86,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_ORI_BURST_SIZE_H=111,PKT_ORI_BURST_SIZE_L=109,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_QOS_H=88,PKT_QOS_L=88,PKT_RESPONSE_STATUS_H=108,PKT_RESPONSE_STATUS_L=107,PKT_SRC_ID_H=93,PKT_SRC_ID_L=89,PKT_THREAD_ID_H=99,PKT_THREAD_ID_L=99,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_EXCLUSIVE=73,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=19,ST_DATA_W=112,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_master_agent:16.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;10&quot;
   name=&quot;Processor1_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x000000000a000000&quot;
   end=&quot;0x0000000000a000800&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;14&quot;
   name=&quot;SDRAM_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000008000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=1,BURSTWRAP_VALUE=3,CACHE_VALUE=0,ID=2,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=85,PKT_ADDR_SIDEBAND_L=85,PKT_BEGIN_BURST=87,PKT_BURSTWRAP_H=79,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=82,PKT_BURST_SIZE_L=80,PKT_BURST_TYPE_H=84,PKT_BURST_TYPE_L=83,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_CACHE_H=106,PKT_CACHE_L=103,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=86,PKT_DATA_SIDEBAND_L=86,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_ORI_BURST_SIZE_H=111,PKT_ORI_BURST_SIZE_L=109,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_QOS_H=88,PKT_QOS_L=88,PKT_RESPONSE_STATUS_H=108,PKT_RESPONSE_STATUS_L=107,PKT_SRC_ID_H=93,PKT_SRC_ID_L=89,PKT_THREAD_ID_H=99,PKT_THREAD_ID_L=99,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_EXCLUSIVE=73,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=19,ST_DATA_W=112,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_master_agent:16.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;14&quot;
   name=&quot;SDRAM_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000008000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;11&quot;
   name=&quot;Processor2_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x000000000a000000&quot;
   end=&quot;0x0000000000a000800&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=1,BURSTWRAP_VALUE=3,CACHE_VALUE=0,ID=4,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=85,PKT_ADDR_SIDEBAND_L=85,PKT_BEGIN_BURST=87,PKT_BURSTWRAP_H=79,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=82,PKT_BURST_SIZE_L=80,PKT_BURST_TYPE_H=84,PKT_BURST_TYPE_L=83,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_CACHE_H=106,PKT_CACHE_L=103,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=86,PKT_DATA_SIDEBAND_L=86,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_ORI_BURST_SIZE_H=111,PKT_ORI_BURST_SIZE_L=109,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_QOS_H=88,PKT_QOS_L=88,PKT_RESPONSE_STATUS_H=108,PKT_RESPONSE_STATUS_L=107,PKT_SRC_ID_H=93,PKT_SRC_ID_L=89,PKT_THREAD_ID_H=99,PKT_THREAD_ID_L=99,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_EXCLUSIVE=73,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=19,ST_DATA_W=112,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_slave_agent:16.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=1,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=87,PKT_BURSTWRAP_H=79,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=82,PKT_BURST_SIZE_L=80,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_ORI_BURST_SIZE_H=111,PKT_ORI_BURST_SIZE_L=109,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_RESPONSE_STATUS_H=108,PKT_RESPONSE_STATUS_L=107,PKT_SRC_ID_H=93,PKT_SRC_ID_L=89,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=19,ST_DATA_W=112,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=113,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:16.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=8,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=87,PKT_BURSTWRAP_H=79,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=82,PKT_BURST_SIZE_L=80,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_ORI_BURST_SIZE_H=111,PKT_ORI_BURST_SIZE_L=109,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_RESPONSE_STATUS_H=108,PKT_RESPONSE_STATUS_L=107,PKT_SRC_ID_H=93,PKT_SRC_ID_L=89,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=19,ST_DATA_W=112,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=113,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:16.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=3,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=87,PKT_BURSTWRAP_H=79,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=82,PKT_BURST_SIZE_L=80,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_ORI_BURST_SIZE_H=111,PKT_ORI_BURST_SIZE_L=109,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_RESPONSE_STATUS_H=108,PKT_RESPONSE_STATUS_L=107,PKT_SRC_ID_H=93,PKT_SRC_ID_L=89,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=19,ST_DATA_W=112,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=113,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:16.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=12,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=87,PKT_BURSTWRAP_H=79,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=82,PKT_BURST_SIZE_L=80,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_ORI_BURST_SIZE_H=111,PKT_ORI_BURST_SIZE_L=109,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_RESPONSE_STATUS_H=108,PKT_RESPONSE_STATUS_L=107,PKT_SRC_ID_H=93,PKT_SRC_ID_L=89,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=19,ST_DATA_W=112,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=113,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:16.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=16,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=87,PKT_BURSTWRAP_H=79,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=82,PKT_BURST_SIZE_L=80,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_ORI_BURST_SIZE_H=111,PKT_ORI_BURST_SIZE_L=109,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_RESPONSE_STATUS_H=108,PKT_RESPONSE_STATUS_L=107,PKT_SRC_ID_H=93,PKT_SRC_ID_L=89,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=19,ST_DATA_W=112,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=113,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:16.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=2,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=87,PKT_BURSTWRAP_H=79,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=82,PKT_BURST_SIZE_L=80,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_ORI_BURST_SIZE_H=111,PKT_ORI_BURST_SIZE_L=109,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_RESPONSE_STATUS_H=108,PKT_RESPONSE_STATUS_L=107,PKT_SRC_ID_H=93,PKT_SRC_ID_L=89,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=19,ST_DATA_W=112,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=113,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:16.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=11,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=87,PKT_BURSTWRAP_H=79,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=82,PKT_BURST_SIZE_L=80,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_ORI_BURST_SIZE_H=111,PKT_ORI_BURST_SIZE_L=109,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_RESPONSE_STATUS_H=108,PKT_RESPONSE_STATUS_L=107,PKT_SRC_ID_H=93,PKT_SRC_ID_L=89,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=19,ST_DATA_W=112,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=113,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:16.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=7,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=87,PKT_BURSTWRAP_H=79,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=82,PKT_BURST_SIZE_L=80,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_ORI_BURST_SIZE_H=111,PKT_ORI_BURST_SIZE_L=109,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_RESPONSE_STATUS_H=108,PKT_RESPONSE_STATUS_L=107,PKT_SRC_ID_H=93,PKT_SRC_ID_L=89,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=19,ST_DATA_W=112,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=113,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:16.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=14,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=87,PKT_BURSTWRAP_H=79,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=82,PKT_BURST_SIZE_L=80,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_ORI_BURST_SIZE_H=111,PKT_ORI_BURST_SIZE_L=109,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_RESPONSE_STATUS_H=108,PKT_RESPONSE_STATUS_L=107,PKT_SRC_ID_H=93,PKT_SRC_ID_L=89,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=19,ST_DATA_W=112,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=113,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=8,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:16.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=0,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=87,PKT_BURSTWRAP_H=79,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=82,PKT_BURST_SIZE_L=80,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_ORI_BURST_SIZE_H=111,PKT_ORI_BURST_SIZE_L=109,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_RESPONSE_STATUS_H=108,PKT_RESPONSE_STATUS_L=107,PKT_SRC_ID_H=93,PKT_SRC_ID_L=89,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=19,ST_DATA_W=112,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=113,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:16.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=9,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=87,PKT_BURSTWRAP_H=79,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=82,PKT_BURST_SIZE_L=80,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_ORI_BURST_SIZE_H=111,PKT_ORI_BURST_SIZE_L=109,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_RESPONSE_STATUS_H=108,PKT_RESPONSE_STATUS_L=107,PKT_SRC_ID_H=93,PKT_SRC_ID_L=89,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=19,ST_DATA_W=112,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=113,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:16.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=13,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=87,PKT_BURSTWRAP_H=79,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=82,PKT_BURST_SIZE_L=80,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_ORI_BURST_SIZE_H=111,PKT_ORI_BURST_SIZE_L=109,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_RESPONSE_STATUS_H=108,PKT_RESPONSE_STATUS_L=107,PKT_SRC_ID_H=93,PKT_SRC_ID_L=89,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=19,ST_DATA_W=112,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=113,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:16.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=6,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=87,PKT_BURSTWRAP_H=79,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=82,PKT_BURST_SIZE_L=80,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_ORI_BURST_SIZE_H=111,PKT_ORI_BURST_SIZE_L=109,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_RESPONSE_STATUS_H=108,PKT_RESPONSE_STATUS_L=107,PKT_SRC_ID_H=93,PKT_SRC_ID_L=89,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=19,ST_DATA_W=112,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=113,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:16.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=17,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=87,PKT_BURSTWRAP_H=79,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=82,PKT_BURST_SIZE_L=80,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_ORI_BURST_SIZE_H=111,PKT_ORI_BURST_SIZE_L=109,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_RESPONSE_STATUS_H=108,PKT_RESPONSE_STATUS_L=107,PKT_SRC_ID_H=93,PKT_SRC_ID_L=89,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=19,ST_DATA_W=112,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=113,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:16.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=2,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=15,MAX_BURSTWRAP=7,MAX_BYTE_CNT=2,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:76) src_id(75:71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61:59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),PKT_ADDR_H=49,PKT_ADDR_L=18,PKT_BEGIN_BURST=69,PKT_BURSTWRAP_H=61,PKT_BURSTWRAP_L=59,PKT_BURST_SIZE_H=64,PKT_BURST_SIZE_L=62,PKT_BYTEEN_H=17,PKT_BYTEEN_L=16,PKT_BYTE_CNT_H=58,PKT_BYTE_CNT_L=56,PKT_DATA_H=15,PKT_DATA_L=0,PKT_DEST_ID_H=80,PKT_DEST_ID_L=76,PKT_ORI_BURST_SIZE_H=93,PKT_ORI_BURST_SIZE_L=91,PKT_PROTECTION_H=84,PKT_PROTECTION_L=82,PKT_RESPONSE_STATUS_H=90,PKT_RESPONSE_STATUS_L=89,PKT_SRC_ID_H=75,PKT_SRC_ID_L=71,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=50,PKT_TRANS_LOCK=54,PKT_TRANS_POSTED=51,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=19,ST_DATA_W=94,SUPPRESS_0_BYTEEN_CMD=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=95,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=3,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=18,CHANNEL_WIDTH=0,EMPTY_LATENCY=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=3,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:16.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=18,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=87,PKT_BURSTWRAP_H=79,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=82,PKT_BURST_SIZE_L=80,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_ORI_BURST_SIZE_H=111,PKT_ORI_BURST_SIZE_L=109,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_RESPONSE_STATUS_H=108,PKT_RESPONSE_STATUS_L=107,PKT_SRC_ID_H=93,PKT_SRC_ID_L=89,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=19,ST_DATA_W=112,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=113,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:16.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=4,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=87,PKT_BURSTWRAP_H=79,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=82,PKT_BURST_SIZE_L=80,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_ORI_BURST_SIZE_H=111,PKT_ORI_BURST_SIZE_L=109,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_RESPONSE_STATUS_H=108,PKT_RESPONSE_STATUS_L=107,PKT_SRC_ID_H=93,PKT_SRC_ID_L=89,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=19,ST_DATA_W=112,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=113,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:16.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=5,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=87,PKT_BURSTWRAP_H=79,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=82,PKT_BURST_SIZE_L=80,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_ORI_BURST_SIZE_H=111,PKT_ORI_BURST_SIZE_L=109,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_RESPONSE_STATUS_H=108,PKT_RESPONSE_STATUS_L=107,PKT_SRC_ID_H=93,PKT_SRC_ID_L=89,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=19,ST_DATA_W=112,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=113,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:16.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=10,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=87,PKT_BURSTWRAP_H=79,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=82,PKT_BURST_SIZE_L=80,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_ORI_BURST_SIZE_H=111,PKT_ORI_BURST_SIZE_L=109,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_RESPONSE_STATUS_H=108,PKT_RESPONSE_STATUS_L=107,PKT_SRC_ID_H=93,PKT_SRC_ID_L=89,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=19,ST_DATA_W=112,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=113,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_router:16.1:CHANNEL_ID=100000000,000100000,001000000,000001000,000000100,000000010,000010000,010000000,000000001,DECODER_TYPE=0,DEFAULT_CHANNEL=8,DEFAULT_DESTID=14,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=14,2,11,12,3,8,16,7,1,END_ADDRESS=0x8000000,0x8200004,0xa000800,0x10000060,0x10000070,0x10001008,0x10001018,0x10002020,0x10003050,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,1,1,1,1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,0,0,0,0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,0,0,0,0,0,SLAVES_INFO=14:100000000:0x0:0x8000000:both:1:0:0:1,2:000100000:0x8200000:0x8200004:read:1:0:0:1,11:001000000:0xa000000:0xa000800:both:1:0:0:1,12:000001000:0x10000050:0x10000060:both:1:0:0:1,3:000000100:0x10000060:0x10000070:both:1:0:0:1,8:000000010:0x10001000:0x10001008:both:1:0:0:1,16:000010000:0x10001010:0x10001018:both:1:0:0:1,7:010000000:0x10002000:0x10002020:both:1:0:0:1,1:000000001:0x10003040:0x10003050:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x8200000,0xa000000,0x10000050,0x10000060,0x10001000,0x10001010,0x10002000,0x10003040,ST_CHANNEL_W=19,ST_DATA_W=112,TYPE_OF_TRANSACTION=both,read,both,both,both,both,both,both,both)(altera_merlin_router:16.1:CHANNEL_ID=001000000,000010000,100000000,000000100,000000010,010000000,000001000,000100000,000000001,DECODER_TYPE=0,DEFAULT_CHANNEL=6,DEFAULT_DESTID=14,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=14,2,10,12,3,9,16,7,1,END_ADDRESS=0x8000000,0x8200004,0xa000800,0x10000060,0x10000070,0x10001008,0x10001018,0x10002020,0x10003050,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,1,1,1,1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,0,0,0,0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,0,0,0,0,0,SLAVES_INFO=14:001000000:0x0:0x8000000:both:1:0:0:1,2:000010000:0x8200000:0x8200004:read:1:0:0:1,10:100000000:0xa000000:0xa000800:both:1:0:0:1,12:000000100:0x10000050:0x10000060:both:1:0:0:1,3:000000010:0x10000060:0x10000070:both:1:0:0:1,9:010000000:0x10001000:0x10001008:both:1:0:0:1,16:000001000:0x10001010:0x10001018:both:1:0:0:1,7:000100000:0x10002000:0x10002020:both:1:0:0:1,1:000000001:0x10003040:0x10003050:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x8200000,0xa000000,0x10000050,0x10000060,0x10001000,0x10001010,0x10002000,0x10003040,ST_CHANNEL_W=19,ST_DATA_W=112,TYPE_OF_TRANSACTION=both,read,both,both,both,both,both,both,both)(altera_merlin_router:16.1:CHANNEL_ID=0000000001000000,0001000000000000,0000000000010000,1000000000000000,0100000000000000,0000001000000000,0000010000000000,0000100000000000,0000000000000100,0000000000000010,0000000100000000,0000000000001000,0000000000100000,0010000000000000,0000000010000000,0000000000000001,DECODER_TYPE=0,DEFAULT_CHANNEL=6,DEFAULT_DESTID=14,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=14,15,2,5,4,13,6,17,12,3,9,16,7,18,0,1,END_ADDRESS=0x8000000,0x8200000,0x8200004,0xbff0004,0xc800000,0x10000010,0x10000020,0x10000050,0x10000060,0x10000070,0x10001008,0x10001018,0x10002020,0x10002028,0x10003010,0x10003050,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,SLAVES_INFO=14:0000000001000000:0x0:0x8000000:both:1:0:0:1,15:0001000000000000:0x8000000:0x8200000:both:1:0:0:1,2:0000000000010000:0x8200000:0x8200004:read:1:0:0:1,5:1000000000000000:0xbff0000:0xbff0004:both:1:0:0:1,4:0100000000000000:0xc000000:0xc800000:both:1:0:0:1,13:0000001000000000:0x10000000:0x10000010:both:1:0:0:1,6:0000010000000000:0x10000010:0x10000020:both:1:0:0:1,17:0000100000000000:0x10000040:0x10000050:both:1:0:0:1,12:0000000000000100:0x10000050:0x10000060:both:1:0:0:1,3:0000000000000010:0x10000060:0x10000070:both:1:0:0:1,9:0000000100000000:0x10001000:0x10001008:both:1:0:0:1,16:0000000000001000:0x10001010:0x10001018:both:1:0:0:1,7:0000000000100000:0x10002000:0x10002020:both:1:0:0:1,18:0010000000000000:0x10002020:0x10002028:read:1:0:0:1,0:0000000010000000:0x10003000:0x10003010:both:1:0:0:1,1:0000000000000001:0x10003040:0x10003050:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x8000000,0x8200000,0xbff0000,0xc000000,0x10000000,0x10000010,0x10000040,0x10000050,0x10000060,0x10001000,0x10001010,0x10002000,0x10002020,0x10003000,0x10003040,ST_CHANNEL_W=19,ST_DATA_W=112,TYPE_OF_TRANSACTION=both,both,read,both,both,both,both,both,both,both,both,both,both,read,both,both)(altera_merlin_router:16.1:CHANNEL_ID=01,10,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=14,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=14,10,END_ADDRESS=0x8000000,0xa000800,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=14:01:0x0:0x8000000:both:1:0:0:1,10:10:0xa000000:0xa000800:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0xa000000,ST_CHANNEL_W=19,ST_DATA_W=112,TYPE_OF_TRANSACTION=both,both)(altera_merlin_router:16.1:CHANNEL_ID=10,01,DECODER_TYPE=0,DEFAULT_CHANNEL=1,DEFAULT_DESTID=14,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=14,11,END_ADDRESS=0x8000000,0xa000800,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=14:10:0x0:0x8000000:both:1:0:0:1,11:01:0xa000000:0xa000800:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0xa000000,ST_CHANNEL_W=19,ST_DATA_W=112,TYPE_OF_TRANSACTION=both,both)(altera_merlin_router:16.1:CHANNEL_ID=001,010,100,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=3,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=3,1,0,END_ADDRESS=0x0,0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,0,SECURED_RANGE_PAIRS=0,0,0,SLAVES_INFO=3:001:0x0:0x0:both:1:0:0:1,1:010:0x0:0x0:both:1:0:0:1,0:100:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,0x0,ST_CHANNEL_W=19,ST_DATA_W=112,TYPE_OF_TRANSACTION=both,both,both)(altera_merlin_router:16.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=3,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=3,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=3:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=19,ST_DATA_W=112,TYPE_OF_TRANSACTION=both)(altera_merlin_router:16.1:CHANNEL_ID=001,010,100,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=3,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=3,1,0,END_ADDRESS=0x0,0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,0,SECURED_RANGE_PAIRS=0,0,0,SLAVES_INFO=3:001:0x0:0x0:both:1:0:0:1,1:010:0x0:0x0:both:1:0:0:1,0:100:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,0x0,ST_CHANNEL_W=19,ST_DATA_W=112,TYPE_OF_TRANSACTION=both,both,both)(altera_merlin_router:16.1:CHANNEL_ID=001,010,100,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=3,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=3,1,0,END_ADDRESS=0x0,0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,0,SECURED_RANGE_PAIRS=0,0,0,SLAVES_INFO=3:001:0x0:0x0:both:1:0:0:1,1:010:0x0:0x0:both:1:0:0:1,0:100:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,0x0,ST_CHANNEL_W=19,ST_DATA_W=112,TYPE_OF_TRANSACTION=both,both,both)(altera_merlin_router:16.1:CHANNEL_ID=001,010,100,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=3,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=3,1,0,END_ADDRESS=0x0,0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,0,SECURED_RANGE_PAIRS=0,0,0,SLAVES_INFO=3:001:0x0:0x0:both:1:0:0:1,1:010:0x0:0x0:both:1:0:0:1,0:100:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,0x0,ST_CHANNEL_W=19,ST_DATA_W=112,TYPE_OF_TRANSACTION=both,both,both)(altera_merlin_router:16.1:CHANNEL_ID=001,010,100,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=3,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=3,1,0,END_ADDRESS=0x0,0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,0,SECURED_RANGE_PAIRS=0,0,0,SLAVES_INFO=3:001:0x0:0x0:both:1:0:0:1,1:010:0x0:0x0:both:1:0:0:1,0:100:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,0x0,ST_CHANNEL_W=19,ST_DATA_W=112,TYPE_OF_TRANSACTION=both,both,both)(altera_merlin_router:16.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=3,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=3,4,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=3:01:0x0:0x0:both:1:0:0:1,4:10:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=19,ST_DATA_W=112,TYPE_OF_TRANSACTION=both,read)(altera_merlin_router:16.1:CHANNEL_ID=001,010,100,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=3,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=3,1,0,END_ADDRESS=0x0,0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,0,SECURED_RANGE_PAIRS=0,0,0,SLAVES_INFO=3:001:0x0:0x0:both:1:0:0:1,1:010:0x0:0x0:both:1:0:0:1,0:100:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,0x0,ST_CHANNEL_W=19,ST_DATA_W=112,TYPE_OF_TRANSACTION=both,both,both)(altera_merlin_router:16.1:CHANNEL_ID=00001,00010,00100,01000,10000,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=3,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=3,1,0,2,4,END_ADDRESS=0x0,0x0,0x0,0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,0,SLAVES_INFO=3:00001:0x0:0x0:both:1:0:0:1,1:00010:0x0:0x0:both:1:0:0:1,0:00100:0x0:0x0:both:1:0:0:1,2:01000:0x0:0x0:read:1:0:0:1,4:10000:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,0x0,0x0,0x0,ST_CHANNEL_W=19,ST_DATA_W=112,TYPE_OF_TRANSACTION=both,both,both,read,read)(altera_merlin_router:16.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=19,ST_DATA_W=112,TYPE_OF_TRANSACTION=both)(altera_merlin_router:16.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,0,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=1:01:0x0:0x0:both:1:0:0:1,0:10:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=19,ST_DATA_W=112,TYPE_OF_TRANSACTION=both,both)(altera_merlin_router:16.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=19,ST_DATA_W=112,TYPE_OF_TRANSACTION=both)(altera_merlin_router:16.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=19,ST_DATA_W=112,TYPE_OF_TRANSACTION=both)(altera_merlin_router:16.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=19,ST_DATA_W=112,TYPE_OF_TRANSACTION=both)(altera_merlin_router:16.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:76) src_id(75:71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61:59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),NON_SECURED_TAG=1,PKT_ADDR_H=49,PKT_ADDR_L=18,PKT_DEST_ID_H=80,PKT_DEST_ID_L=76,PKT_PROTECTION_H=84,PKT_PROTECTION_L=82,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=19,ST_DATA_W=94,TYPE_OF_TRANSACTION=both)(altera_merlin_router:16.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=19,ST_DATA_W=112,TYPE_OF_TRANSACTION=both)(altera_merlin_router:16.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=19,ST_DATA_W=112,TYPE_OF_TRANSACTION=both)(altera_merlin_router:16.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=19,ST_DATA_W=112,TYPE_OF_TRANSACTION=both)(altera_merlin_router:16.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,2,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=1:01:0x0:0x0:both:1:0:0:1,2:10:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=19,ST_DATA_W=112,TYPE_OF_TRANSACTION=both,read)(altera_merlin_traffic_limiter:16.1:ENFORCE_ORDER=1,MAX_BURST_LENGTH=1,MAX_OUTSTANDING_RESPONSES=7,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PIPELINED=0,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_SRC_ID_H=93,PKT_SRC_ID_L=89,PKT_THREAD_ID_H=99,PKT_THREAD_ID_L=99,PKT_TRANS_POSTED=69,PKT_TRANS_WRITE=70,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=19,ST_DATA_W=112,SUPPORTS_NONPOSTED_WRITES=0,SUPPORTS_POSTED_WRITES=1,VALID_WIDTH=19)(altera_merlin_burst_adapter:16.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=7,BURSTWRAP_CONST_VALUE=7,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=0,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:76) src_id(75:71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61:59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=61,OUT_BYTE_CNT_H=57,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=49,PKT_ADDR_L=18,PKT_BEGIN_BURST=69,PKT_BURSTWRAP_H=61,PKT_BURSTWRAP_L=59,PKT_BURST_SIZE_H=64,PKT_BURST_SIZE_L=62,PKT_BURST_TYPE_H=66,PKT_BURST_TYPE_L=65,PKT_BYTEEN_H=17,PKT_BYTEEN_L=16,PKT_BYTE_CNT_H=58,PKT_BYTE_CNT_L=56,PKT_TRANS_COMPRESSED_READ=50,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,ST_CHANNEL_W=19,ST_DATA_W=94)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=9,ST_CHANNEL_W=19,ST_DATA_W=112,VALID_WIDTH=1)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=9,ST_CHANNEL_W=19,ST_DATA_W=112,VALID_WIDTH=1)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=16,ST_CHANNEL_W=19,ST_DATA_W=112,VALID_WIDTH=19)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=19,ST_DATA_W=112,VALID_WIDTH=1)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=19,ST_DATA_W=112,VALID_WIDTH=1)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=3,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=19,ST_DATA_W=112,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=19,ST_DATA_W=112,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=3,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=19,ST_DATA_W=112,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=3,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=19,ST_DATA_W=112,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=3,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=19,ST_DATA_W=112,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=3,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=19,ST_DATA_W=112,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=19,ST_DATA_W=112,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=3,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=19,ST_DATA_W=112,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=5,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=19,ST_DATA_W=112,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=19,ST_DATA_W=112,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=19,ST_DATA_W=112,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=19,ST_DATA_W=112,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=19,ST_DATA_W=112,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=19,ST_DATA_W=112,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=19,ST_DATA_W=112,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=19,ST_DATA_W=112,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=19,ST_DATA_W=112,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=19,ST_DATA_W=112,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=19,ST_DATA_W=112,USE_EXTERNAL_ARB=0)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=3,ST_CHANNEL_W=19,ST_DATA_W=112,VALID_WIDTH=1)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=19,ST_DATA_W=112,VALID_WIDTH=1)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=3,ST_CHANNEL_W=19,ST_DATA_W=112,VALID_WIDTH=1)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=3,ST_CHANNEL_W=19,ST_DATA_W=112,VALID_WIDTH=1)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=3,ST_CHANNEL_W=19,ST_DATA_W=112,VALID_WIDTH=1)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=3,ST_CHANNEL_W=19,ST_DATA_W=112,VALID_WIDTH=1)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=19,ST_DATA_W=112,VALID_WIDTH=1)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=3,ST_CHANNEL_W=19,ST_DATA_W=112,VALID_WIDTH=1)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=5,ST_CHANNEL_W=19,ST_DATA_W=112,VALID_WIDTH=1)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=19,ST_DATA_W=112,VALID_WIDTH=1)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=19,ST_DATA_W=112,VALID_WIDTH=1)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=19,ST_DATA_W=112,VALID_WIDTH=1)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=19,ST_DATA_W=112,VALID_WIDTH=1)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=19,ST_DATA_W=112,VALID_WIDTH=1)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=19,ST_DATA_W=112,VALID_WIDTH=1)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=19,ST_DATA_W=112,VALID_WIDTH=1)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=19,ST_DATA_W=112,VALID_WIDTH=1)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=19,ST_DATA_W=112,VALID_WIDTH=1)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=19,ST_DATA_W=112,VALID_WIDTH=1)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,1,1,1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=9,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=19,ST_DATA_W=112,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,1,1,1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=9,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=19,ST_DATA_W=112,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=16,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=19,ST_DATA_W=112,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=19,ST_DATA_W=112,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=19,ST_DATA_W=112,USE_EXTERNAL_ARB=0)(altera_merlin_width_adapter:16.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:76) src_id(75:71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61:59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),IN_PKT_ADDR_H=49,IN_PKT_ADDR_L=18,IN_PKT_BURSTWRAP_H=61,IN_PKT_BURSTWRAP_L=59,IN_PKT_BURST_SIZE_H=64,IN_PKT_BURST_SIZE_L=62,IN_PKT_BURST_TYPE_H=66,IN_PKT_BURST_TYPE_L=65,IN_PKT_BYTEEN_H=17,IN_PKT_BYTEEN_L=16,IN_PKT_BYTE_CNT_H=58,IN_PKT_BYTE_CNT_L=56,IN_PKT_DATA_H=15,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=93,IN_PKT_ORI_BURST_SIZE_L=91,IN_PKT_RESPONSE_STATUS_H=90,IN_PKT_RESPONSE_STATUS_L=89,IN_PKT_TRANS_COMPRESSED_READ=50,IN_PKT_TRANS_EXCLUSIVE=55,IN_PKT_TRANS_WRITE=52,IN_ST_DATA_W=94,OPTIMIZE_FOR_RSP=1,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=67,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=82,OUT_PKT_BURST_SIZE_L=80,OUT_PKT_BURST_TYPE_H=84,OUT_PKT_BURST_TYPE_L=83,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=76,OUT_PKT_BYTE_CNT_L=74,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=111,OUT_PKT_ORI_BURST_SIZE_L=109,OUT_PKT_RESPONSE_STATUS_H=108,OUT_PKT_RESPONSE_STATUS_L=107,OUT_PKT_TRANS_COMPRESSED_READ=68,OUT_PKT_TRANS_EXCLUSIVE=73,OUT_ST_DATA_W=112,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=19)(altera_merlin_width_adapter:16.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=67,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=79,IN_PKT_BURSTWRAP_L=77,IN_PKT_BURST_SIZE_H=82,IN_PKT_BURST_SIZE_L=80,IN_PKT_BURST_TYPE_H=84,IN_PKT_BURST_TYPE_L=83,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=76,IN_PKT_BYTE_CNT_L=74,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=111,IN_PKT_ORI_BURST_SIZE_L=109,IN_PKT_RESPONSE_STATUS_H=108,IN_PKT_RESPONSE_STATUS_L=107,IN_PKT_TRANS_COMPRESSED_READ=68,IN_PKT_TRANS_EXCLUSIVE=73,IN_PKT_TRANS_WRITE=70,IN_ST_DATA_W=112,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:76) src_id(75:71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61:59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),OUT_PKT_ADDR_H=49,OUT_PKT_ADDR_L=18,OUT_PKT_BURST_SIZE_H=64,OUT_PKT_BURST_SIZE_L=62,OUT_PKT_BURST_TYPE_H=66,OUT_PKT_BURST_TYPE_L=65,OUT_PKT_BYTEEN_H=17,OUT_PKT_BYTEEN_L=16,OUT_PKT_BYTE_CNT_H=58,OUT_PKT_BYTE_CNT_L=56,OUT_PKT_DATA_H=15,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=93,OUT_PKT_ORI_BURST_SIZE_L=91,OUT_PKT_RESPONSE_STATUS_H=90,OUT_PKT_RESPONSE_STATUS_L=89,OUT_PKT_TRANS_COMPRESSED_READ=50,OUT_PKT_TRANS_EXCLUSIVE=55,OUT_ST_DATA_W=94,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=19)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=50000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=50000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=50000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=50000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=50000000,NUM_CLOCK_OUTPUTS=1)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)"
   instancePathKey="nios_system:.:mm_interconnect_0"
   kind="altera_mm_interconnect"
   version="16.1"
   name="nios_system_mm_interconnect_0">
  <parameter name="AUTO_DEVICE" value="EP4CE115F29C7" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {Processor2_data_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {Processor2_data_master_translator} {AV_ADDRESS_W} {29};set_instance_parameter_value {Processor2_data_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {Processor2_data_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {Processor2_data_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {Processor2_data_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {Processor2_data_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {Processor2_data_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {Processor2_data_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {Processor2_data_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {Processor2_data_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {Processor2_data_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {Processor2_data_master_translator} {USE_READDATA} {1};set_instance_parameter_value {Processor2_data_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {Processor2_data_master_translator} {USE_READ} {1};set_instance_parameter_value {Processor2_data_master_translator} {USE_WRITE} {1};set_instance_parameter_value {Processor2_data_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {Processor2_data_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {Processor2_data_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {Processor2_data_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {Processor2_data_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {Processor2_data_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {Processor2_data_master_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {Processor2_data_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {Processor2_data_master_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {Processor2_data_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {Processor2_data_master_translator} {USE_LOCK} {0};set_instance_parameter_value {Processor2_data_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {Processor2_data_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Processor2_data_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {Processor2_data_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {Processor2_data_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Processor2_data_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Processor2_data_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Processor2_data_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Processor2_data_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {Processor2_data_master_translator} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {Processor2_data_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {Processor2_data_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {Processor2_data_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {Processor2_data_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {Processor2_data_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {Processor2_data_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {Processor2_data_master_translator} {AV_REGISTERINCOMINGSIGNALS} {1};set_instance_parameter_value {Processor2_data_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {Processor2_data_master_translator} {SYNC_RESET} {0};add_instance {Processor1_data_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {Processor1_data_master_translator} {AV_ADDRESS_W} {29};set_instance_parameter_value {Processor1_data_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {Processor1_data_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {Processor1_data_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {Processor1_data_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {Processor1_data_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {Processor1_data_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {Processor1_data_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {Processor1_data_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {Processor1_data_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {Processor1_data_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {Processor1_data_master_translator} {USE_READDATA} {1};set_instance_parameter_value {Processor1_data_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {Processor1_data_master_translator} {USE_READ} {1};set_instance_parameter_value {Processor1_data_master_translator} {USE_WRITE} {1};set_instance_parameter_value {Processor1_data_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {Processor1_data_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {Processor1_data_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {Processor1_data_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {Processor1_data_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {Processor1_data_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {Processor1_data_master_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {Processor1_data_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {Processor1_data_master_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {Processor1_data_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {Processor1_data_master_translator} {USE_LOCK} {0};set_instance_parameter_value {Processor1_data_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {Processor1_data_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Processor1_data_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {Processor1_data_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {Processor1_data_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Processor1_data_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Processor1_data_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Processor1_data_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Processor1_data_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {Processor1_data_master_translator} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {Processor1_data_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {Processor1_data_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {Processor1_data_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {Processor1_data_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {Processor1_data_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {Processor1_data_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {Processor1_data_master_translator} {AV_REGISTERINCOMINGSIGNALS} {1};set_instance_parameter_value {Processor1_data_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {Processor1_data_master_translator} {SYNC_RESET} {0};add_instance {JTAG_to_FPGA_Bridge_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {USE_READDATA} {1};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {USE_READ} {1};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {USE_WRITE} {1};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {USE_LOCK} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_translator} {SYNC_RESET} {0};add_instance {Processor1_instruction_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {Processor1_instruction_master_translator} {AV_ADDRESS_W} {28};set_instance_parameter_value {Processor1_instruction_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {Processor1_instruction_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {Processor1_instruction_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {Processor1_instruction_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {Processor1_instruction_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {Processor1_instruction_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {Processor1_instruction_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {Processor1_instruction_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {Processor1_instruction_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {Processor1_instruction_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {Processor1_instruction_master_translator} {USE_READDATA} {1};set_instance_parameter_value {Processor1_instruction_master_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {Processor1_instruction_master_translator} {USE_READ} {1};set_instance_parameter_value {Processor1_instruction_master_translator} {USE_WRITE} {0};set_instance_parameter_value {Processor1_instruction_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {Processor1_instruction_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {Processor1_instruction_master_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {Processor1_instruction_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {Processor1_instruction_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {Processor1_instruction_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {Processor1_instruction_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {Processor1_instruction_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {Processor1_instruction_master_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {Processor1_instruction_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {Processor1_instruction_master_translator} {USE_LOCK} {0};set_instance_parameter_value {Processor1_instruction_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {Processor1_instruction_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Processor1_instruction_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {Processor1_instruction_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {Processor1_instruction_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Processor1_instruction_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Processor1_instruction_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Processor1_instruction_master_translator} {AV_LINEWRAPBURSTS} {1};set_instance_parameter_value {Processor1_instruction_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {Processor1_instruction_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Processor1_instruction_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {Processor1_instruction_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {Processor1_instruction_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {Processor1_instruction_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {Processor1_instruction_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {Processor1_instruction_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {Processor1_instruction_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {Processor1_instruction_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {Processor1_instruction_master_translator} {SYNC_RESET} {0};add_instance {Processor2_instruction_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {Processor2_instruction_master_translator} {AV_ADDRESS_W} {28};set_instance_parameter_value {Processor2_instruction_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {Processor2_instruction_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {Processor2_instruction_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {Processor2_instruction_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {Processor2_instruction_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {Processor2_instruction_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {Processor2_instruction_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {Processor2_instruction_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {Processor2_instruction_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {Processor2_instruction_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {Processor2_instruction_master_translator} {USE_READDATA} {1};set_instance_parameter_value {Processor2_instruction_master_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {Processor2_instruction_master_translator} {USE_READ} {1};set_instance_parameter_value {Processor2_instruction_master_translator} {USE_WRITE} {0};set_instance_parameter_value {Processor2_instruction_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {Processor2_instruction_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {Processor2_instruction_master_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {Processor2_instruction_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {Processor2_instruction_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {Processor2_instruction_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {Processor2_instruction_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {Processor2_instruction_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {Processor2_instruction_master_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {Processor2_instruction_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {Processor2_instruction_master_translator} {USE_LOCK} {0};set_instance_parameter_value {Processor2_instruction_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {Processor2_instruction_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Processor2_instruction_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {Processor2_instruction_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {Processor2_instruction_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Processor2_instruction_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Processor2_instruction_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Processor2_instruction_master_translator} {AV_LINEWRAPBURSTS} {1};set_instance_parameter_value {Processor2_instruction_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {Processor2_instruction_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Processor2_instruction_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {Processor2_instruction_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {Processor2_instruction_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {Processor2_instruction_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {Processor2_instruction_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {Processor2_instruction_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {Processor2_instruction_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {Processor2_instruction_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {Processor2_instruction_master_translator} {SYNC_RESET} {0};add_instance {Audio_Subsystem_audio_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {AV_READLATENCY} {1};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {USE_READ} {1};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {JTAG_UART_2nd_Core_avalon_jtag_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_translator} {USE_READ} {1};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {Expansion_JP5_avalon_parallel_port_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_translator} {AV_READLATENCY} {1};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_translator} {USE_READ} {1};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {Pushbuttons_avalon_parallel_port_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_translator} {AV_READLATENCY} {1};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_translator} {USE_READ} {1};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {Serial_Port_avalon_rs232_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_translator} {AV_READLATENCY} {1};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_translator} {USE_READ} {1};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {CameraD5M_0_camera_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {CameraD5M_0_camera_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {CameraD5M_0_camera_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {CameraD5M_0_camera_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {CameraD5M_0_camera_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {CameraD5M_0_camera_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {CameraD5M_0_camera_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {CameraD5M_0_camera_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {CameraD5M_0_camera_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {CameraD5M_0_camera_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {CameraD5M_0_camera_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {CameraD5M_0_camera_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {CameraD5M_0_camera_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {CameraD5M_0_camera_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {CameraD5M_0_camera_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {CameraD5M_0_camera_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {CameraD5M_0_camera_slave_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {CameraD5M_0_camera_slave_translator} {USE_READ} {0};set_instance_parameter_value {CameraD5M_0_camera_slave_translator} {USE_WRITE} {0};set_instance_parameter_value {CameraD5M_0_camera_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {CameraD5M_0_camera_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {CameraD5M_0_camera_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {CameraD5M_0_camera_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {CameraD5M_0_camera_slave_translator} {USE_ADDRESS} {0};set_instance_parameter_value {CameraD5M_0_camera_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {CameraD5M_0_camera_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {CameraD5M_0_camera_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {CameraD5M_0_camera_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {CameraD5M_0_camera_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {CameraD5M_0_camera_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {CameraD5M_0_camera_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {CameraD5M_0_camera_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {CameraD5M_0_camera_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {CameraD5M_0_camera_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {CameraD5M_0_camera_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {CameraD5M_0_camera_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {CameraD5M_0_camera_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {CameraD5M_0_camera_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {CameraD5M_0_camera_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {CameraD5M_0_camera_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {CameraD5M_0_camera_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {CameraD5M_0_camera_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {CameraD5M_0_camera_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {CameraD5M_0_camera_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {CameraD5M_0_camera_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {CameraD5M_0_camera_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {CameraD5M_0_camera_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {CameraD5M_0_camera_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {CameraD5M_0_camera_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {CameraD5M_0_camera_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {CameraD5M_0_camera_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {CameraD5M_0_camera_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {CameraD5M_0_camera_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {CameraD5M_0_camera_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {Processor2_debug_mem_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {Processor2_debug_mem_slave_translator} {AV_ADDRESS_W} {9};set_instance_parameter_value {Processor2_debug_mem_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {Processor2_debug_mem_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {Processor2_debug_mem_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {Processor2_debug_mem_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {Processor2_debug_mem_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {Processor2_debug_mem_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {Processor2_debug_mem_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {Processor2_debug_mem_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {Processor2_debug_mem_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {Processor2_debug_mem_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {Processor2_debug_mem_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {Processor2_debug_mem_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {Processor2_debug_mem_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {Processor2_debug_mem_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {Processor2_debug_mem_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {Processor2_debug_mem_slave_translator} {USE_READ} {1};set_instance_parameter_value {Processor2_debug_mem_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {Processor2_debug_mem_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {Processor2_debug_mem_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {Processor2_debug_mem_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {Processor2_debug_mem_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {Processor2_debug_mem_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {Processor2_debug_mem_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {Processor2_debug_mem_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {Processor2_debug_mem_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {Processor2_debug_mem_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {Processor2_debug_mem_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {Processor2_debug_mem_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {Processor2_debug_mem_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {Processor2_debug_mem_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {Processor2_debug_mem_slave_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {Processor2_debug_mem_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {Processor2_debug_mem_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Processor2_debug_mem_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {Processor2_debug_mem_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {Processor2_debug_mem_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Processor2_debug_mem_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Processor2_debug_mem_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Processor2_debug_mem_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {Processor2_debug_mem_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Processor2_debug_mem_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {Processor2_debug_mem_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {Processor2_debug_mem_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Processor2_debug_mem_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {Processor2_debug_mem_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {Processor2_debug_mem_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {Processor2_debug_mem_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {Processor2_debug_mem_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {Processor2_debug_mem_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {Processor2_debug_mem_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {1};set_instance_parameter_value {Processor2_debug_mem_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {Processor2_debug_mem_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {Interval_Timer_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_DATA_W} {16};set_instance_parameter_value {Interval_Timer_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {Interval_Timer_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {Interval_Timer_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {Interval_Timer_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {Interval_Timer_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {Interval_Timer_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {Interval_Timer_s1_translator} {USE_READ} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {Interval_Timer_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {Interval_Timer_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {Interval_Timer_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {Interval_Timer_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {SDRAM_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {SDRAM_s1_translator} {AV_ADDRESS_W} {25};set_instance_parameter_value {SDRAM_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {SDRAM_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {SDRAM_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {SDRAM_s1_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {SDRAM_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {SDRAM_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {SDRAM_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {SDRAM_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {SDRAM_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {SDRAM_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {SDRAM_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {SDRAM_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {SDRAM_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {SDRAM_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {SDRAM_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {SDRAM_s1_translator} {USE_READ} {1};set_instance_parameter_value {SDRAM_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {SDRAM_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {SDRAM_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {SDRAM_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {SDRAM_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {SDRAM_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {SDRAM_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {SDRAM_s1_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {SDRAM_s1_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {SDRAM_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {SDRAM_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {SDRAM_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {SDRAM_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {SDRAM_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {SDRAM_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {SDRAM_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {SDRAM_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {SDRAM_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {SDRAM_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {SDRAM_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {SDRAM_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {SDRAM_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {SDRAM_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {SDRAM_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {SDRAM_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {7};set_instance_parameter_value {SDRAM_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {SDRAM_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {SDRAM_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {SDRAM_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {SDRAM_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {SDRAM_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {SDRAM_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {SDRAM_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {SDRAM_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {SDRAM_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {SDRAM_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {AV_Config_avalon_av_config_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {AV_READLATENCY} {1};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {USE_READ} {1};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {JTAG_UART_avalon_jtag_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_READ} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {Red_LEDs_avalon_parallel_port_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_translator} {AV_READLATENCY} {1};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_translator} {USE_READ} {1};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {Green_LEDs_avalon_parallel_port_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_translator} {AV_READLATENCY} {1};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_translator} {USE_READ} {1};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {Slider_Switches_avalon_parallel_port_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_translator} {AV_READLATENCY} {1};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_translator} {USE_READ} {1};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {SRAM_avalon_sram_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {SRAM_avalon_sram_slave_translator} {AV_ADDRESS_W} {20};set_instance_parameter_value {SRAM_avalon_sram_slave_translator} {AV_DATA_W} {16};set_instance_parameter_value {SRAM_avalon_sram_slave_translator} {UAV_DATA_W} {16};set_instance_parameter_value {SRAM_avalon_sram_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {SRAM_avalon_sram_slave_translator} {AV_BYTEENABLE_W} {2};set_instance_parameter_value {SRAM_avalon_sram_slave_translator} {UAV_BYTEENABLE_W} {2};set_instance_parameter_value {SRAM_avalon_sram_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {SRAM_avalon_sram_slave_translator} {UAV_BURSTCOUNT_W} {2};set_instance_parameter_value {SRAM_avalon_sram_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {SRAM_avalon_sram_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {SRAM_avalon_sram_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {SRAM_avalon_sram_slave_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {SRAM_avalon_sram_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {SRAM_avalon_sram_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {SRAM_avalon_sram_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {SRAM_avalon_sram_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {SRAM_avalon_sram_slave_translator} {USE_READ} {1};set_instance_parameter_value {SRAM_avalon_sram_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {SRAM_avalon_sram_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {SRAM_avalon_sram_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {SRAM_avalon_sram_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {SRAM_avalon_sram_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {SRAM_avalon_sram_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {SRAM_avalon_sram_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {SRAM_avalon_sram_slave_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {SRAM_avalon_sram_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {SRAM_avalon_sram_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {SRAM_avalon_sram_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {SRAM_avalon_sram_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {SRAM_avalon_sram_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {SRAM_avalon_sram_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {SRAM_avalon_sram_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {SRAM_avalon_sram_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {SRAM_avalon_sram_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {SRAM_avalon_sram_slave_translator} {AV_SYMBOLS_PER_WORD} {2};set_instance_parameter_value {SRAM_avalon_sram_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {SRAM_avalon_sram_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {SRAM_avalon_sram_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {SRAM_avalon_sram_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {SRAM_avalon_sram_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {SRAM_avalon_sram_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {SRAM_avalon_sram_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {2};set_instance_parameter_value {SRAM_avalon_sram_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {SRAM_avalon_sram_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {SRAM_avalon_sram_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {SRAM_avalon_sram_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {SRAM_avalon_sram_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {SRAM_avalon_sram_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {SRAM_avalon_sram_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {SRAM_avalon_sram_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {SRAM_avalon_sram_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {SRAM_avalon_sram_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {SRAM_avalon_sram_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {SysID_control_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {SysID_control_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {SysID_control_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {SysID_control_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {SysID_control_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {SysID_control_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {SysID_control_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {SysID_control_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {SysID_control_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {SysID_control_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {SysID_control_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {SysID_control_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {SysID_control_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {SysID_control_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {SysID_control_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {SysID_control_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {SysID_control_slave_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {SysID_control_slave_translator} {USE_READ} {0};set_instance_parameter_value {SysID_control_slave_translator} {USE_WRITE} {0};set_instance_parameter_value {SysID_control_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {SysID_control_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {SysID_control_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {SysID_control_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {SysID_control_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {SysID_control_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {SysID_control_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {SysID_control_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {SysID_control_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {SysID_control_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {SysID_control_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {SysID_control_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {SysID_control_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {SysID_control_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {SysID_control_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {SysID_control_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {SysID_control_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {SysID_control_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {SysID_control_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {SysID_control_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {SysID_control_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {SysID_control_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {SysID_control_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {SysID_control_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {SysID_control_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {SysID_control_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {SysID_control_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {SysID_control_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {SysID_control_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {SysID_control_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {SysID_control_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {SysID_control_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {SysID_control_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {SysID_control_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {SysID_control_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {Flash_flash_data_translator} {altera_merlin_slave_translator};set_instance_parameter_value {Flash_flash_data_translator} {AV_ADDRESS_W} {21};set_instance_parameter_value {Flash_flash_data_translator} {AV_DATA_W} {32};set_instance_parameter_value {Flash_flash_data_translator} {UAV_DATA_W} {32};set_instance_parameter_value {Flash_flash_data_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {Flash_flash_data_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {Flash_flash_data_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {Flash_flash_data_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {Flash_flash_data_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {Flash_flash_data_translator} {AV_READLATENCY} {0};set_instance_parameter_value {Flash_flash_data_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {Flash_flash_data_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {Flash_flash_data_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {Flash_flash_data_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {Flash_flash_data_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {Flash_flash_data_translator} {USE_READDATA} {1};set_instance_parameter_value {Flash_flash_data_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {Flash_flash_data_translator} {USE_READ} {1};set_instance_parameter_value {Flash_flash_data_translator} {USE_WRITE} {1};set_instance_parameter_value {Flash_flash_data_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {Flash_flash_data_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {Flash_flash_data_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {Flash_flash_data_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {Flash_flash_data_translator} {USE_ADDRESS} {1};set_instance_parameter_value {Flash_flash_data_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {Flash_flash_data_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {Flash_flash_data_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {Flash_flash_data_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {Flash_flash_data_translator} {USE_LOCK} {0};set_instance_parameter_value {Flash_flash_data_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {Flash_flash_data_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {Flash_flash_data_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {Flash_flash_data_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {Flash_flash_data_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {Flash_flash_data_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Flash_flash_data_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {Flash_flash_data_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {Flash_flash_data_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Flash_flash_data_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Flash_flash_data_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Flash_flash_data_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {Flash_flash_data_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Flash_flash_data_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {Flash_flash_data_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {Flash_flash_data_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Flash_flash_data_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {Flash_flash_data_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {Flash_flash_data_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {Flash_flash_data_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {Flash_flash_data_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {Flash_flash_data_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {Flash_flash_data_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {Flash_flash_data_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {Flash_flash_data_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {Flash_flash_erase_control_translator} {altera_merlin_slave_translator};set_instance_parameter_value {Flash_flash_erase_control_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {Flash_flash_erase_control_translator} {AV_DATA_W} {32};set_instance_parameter_value {Flash_flash_erase_control_translator} {UAV_DATA_W} {32};set_instance_parameter_value {Flash_flash_erase_control_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {Flash_flash_erase_control_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {Flash_flash_erase_control_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {Flash_flash_erase_control_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {Flash_flash_erase_control_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {Flash_flash_erase_control_translator} {AV_READLATENCY} {0};set_instance_parameter_value {Flash_flash_erase_control_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {Flash_flash_erase_control_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {Flash_flash_erase_control_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {Flash_flash_erase_control_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {Flash_flash_erase_control_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {Flash_flash_erase_control_translator} {USE_READDATA} {1};set_instance_parameter_value {Flash_flash_erase_control_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {Flash_flash_erase_control_translator} {USE_READ} {1};set_instance_parameter_value {Flash_flash_erase_control_translator} {USE_WRITE} {1};set_instance_parameter_value {Flash_flash_erase_control_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {Flash_flash_erase_control_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {Flash_flash_erase_control_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {Flash_flash_erase_control_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {Flash_flash_erase_control_translator} {USE_ADDRESS} {0};set_instance_parameter_value {Flash_flash_erase_control_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {Flash_flash_erase_control_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {Flash_flash_erase_control_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {Flash_flash_erase_control_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {Flash_flash_erase_control_translator} {USE_LOCK} {0};set_instance_parameter_value {Flash_flash_erase_control_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {Flash_flash_erase_control_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {Flash_flash_erase_control_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {Flash_flash_erase_control_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {Flash_flash_erase_control_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {Flash_flash_erase_control_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Flash_flash_erase_control_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {Flash_flash_erase_control_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {Flash_flash_erase_control_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Flash_flash_erase_control_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Flash_flash_erase_control_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Flash_flash_erase_control_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {Flash_flash_erase_control_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Flash_flash_erase_control_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {Flash_flash_erase_control_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {Flash_flash_erase_control_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Flash_flash_erase_control_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {Flash_flash_erase_control_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {Flash_flash_erase_control_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {Flash_flash_erase_control_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {Flash_flash_erase_control_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {Flash_flash_erase_control_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {Flash_flash_erase_control_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {Flash_flash_erase_control_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {Flash_flash_erase_control_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {Processor1_debug_mem_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {Processor1_debug_mem_slave_translator} {AV_ADDRESS_W} {9};set_instance_parameter_value {Processor1_debug_mem_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {Processor1_debug_mem_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {Processor1_debug_mem_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {Processor1_debug_mem_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {Processor1_debug_mem_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {Processor1_debug_mem_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {Processor1_debug_mem_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {Processor1_debug_mem_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {Processor1_debug_mem_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {Processor1_debug_mem_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {Processor1_debug_mem_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {Processor1_debug_mem_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {Processor1_debug_mem_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {Processor1_debug_mem_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {Processor1_debug_mem_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {Processor1_debug_mem_slave_translator} {USE_READ} {1};set_instance_parameter_value {Processor1_debug_mem_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {Processor1_debug_mem_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {Processor1_debug_mem_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {Processor1_debug_mem_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {Processor1_debug_mem_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {Processor1_debug_mem_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {Processor1_debug_mem_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {Processor1_debug_mem_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {Processor1_debug_mem_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {Processor1_debug_mem_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {Processor1_debug_mem_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {Processor1_debug_mem_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {Processor1_debug_mem_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {Processor1_debug_mem_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {Processor1_debug_mem_slave_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {Processor1_debug_mem_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {Processor1_debug_mem_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Processor1_debug_mem_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {Processor1_debug_mem_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {Processor1_debug_mem_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Processor1_debug_mem_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Processor1_debug_mem_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Processor1_debug_mem_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {Processor1_debug_mem_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Processor1_debug_mem_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {Processor1_debug_mem_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {Processor1_debug_mem_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Processor1_debug_mem_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {Processor1_debug_mem_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {Processor1_debug_mem_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {Processor1_debug_mem_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {Processor1_debug_mem_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {Processor1_debug_mem_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {Processor1_debug_mem_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {1};set_instance_parameter_value {Processor1_debug_mem_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {Processor1_debug_mem_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {Processor2_data_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {Processor2_data_master_agent} {PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {Processor2_data_master_agent} {PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {Processor2_data_master_agent} {PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {Processor2_data_master_agent} {PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {Processor2_data_master_agent} {PKT_QOS_H} {88};set_instance_parameter_value {Processor2_data_master_agent} {PKT_QOS_L} {88};set_instance_parameter_value {Processor2_data_master_agent} {PKT_DATA_SIDEBAND_H} {86};set_instance_parameter_value {Processor2_data_master_agent} {PKT_DATA_SIDEBAND_L} {86};set_instance_parameter_value {Processor2_data_master_agent} {PKT_ADDR_SIDEBAND_H} {85};set_instance_parameter_value {Processor2_data_master_agent} {PKT_ADDR_SIDEBAND_L} {85};set_instance_parameter_value {Processor2_data_master_agent} {PKT_BURST_TYPE_H} {84};set_instance_parameter_value {Processor2_data_master_agent} {PKT_BURST_TYPE_L} {83};set_instance_parameter_value {Processor2_data_master_agent} {PKT_CACHE_H} {106};set_instance_parameter_value {Processor2_data_master_agent} {PKT_CACHE_L} {103};set_instance_parameter_value {Processor2_data_master_agent} {PKT_THREAD_ID_H} {99};set_instance_parameter_value {Processor2_data_master_agent} {PKT_THREAD_ID_L} {99};set_instance_parameter_value {Processor2_data_master_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {Processor2_data_master_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {Processor2_data_master_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {Processor2_data_master_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {Processor2_data_master_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {Processor2_data_master_agent} {PKT_PROTECTION_H} {102};set_instance_parameter_value {Processor2_data_master_agent} {PKT_PROTECTION_L} {100};set_instance_parameter_value {Processor2_data_master_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {Processor2_data_master_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {Processor2_data_master_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {Processor2_data_master_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {Processor2_data_master_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {Processor2_data_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {Processor2_data_master_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {Processor2_data_master_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {Processor2_data_master_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {Processor2_data_master_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {Processor2_data_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {Processor2_data_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {Processor2_data_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {Processor2_data_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {Processor2_data_master_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {Processor2_data_master_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {Processor2_data_master_agent} {PKT_DEST_ID_H} {98};set_instance_parameter_value {Processor2_data_master_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {Processor2_data_master_agent} {ST_DATA_W} {112};set_instance_parameter_value {Processor2_data_master_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {Processor2_data_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {Processor2_data_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Processor2_data_master_agent} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {Processor2_data_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Processor2_data_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;Audio_Subsystem_audio_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010003040&quot;
   end=&quot;0x00000000010003050&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;8&quot;
   name=&quot;JTAG_UART_2nd_Core_avalon_jtag_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010001000&quot;
   end=&quot;0x00000000010001008&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;Expansion_JP5_avalon_parallel_port_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010000060&quot;
   end=&quot;0x00000000010000070&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;12&quot;
   name=&quot;Pushbuttons_avalon_parallel_port_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010000050&quot;
   end=&quot;0x00000000010000060&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;16&quot;
   name=&quot;Serial_Port_avalon_rs232_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010001010&quot;
   end=&quot;0x00000000010001018&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;CameraD5M_0_camera_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000008200000&quot;
   end=&quot;0x00000000008200004&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;11&quot;
   name=&quot;Processor2_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x000000000a000000&quot;
   end=&quot;0x0000000000a000800&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;7&quot;
   name=&quot;Interval_Timer_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010002000&quot;
   end=&quot;0x00000000010002020&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;14&quot;
   name=&quot;SDRAM_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000008000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {Processor2_data_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {Processor2_data_master_agent} {ID} {3};set_instance_parameter_value {Processor2_data_master_agent} {BURSTWRAP_VALUE} {7};set_instance_parameter_value {Processor2_data_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {Processor2_data_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {Processor2_data_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {Processor2_data_master_agent} {USE_WRITERESPONSE} {0};add_instance {Processor1_data_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {Processor1_data_master_agent} {PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {Processor1_data_master_agent} {PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {Processor1_data_master_agent} {PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {Processor1_data_master_agent} {PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {Processor1_data_master_agent} {PKT_QOS_H} {88};set_instance_parameter_value {Processor1_data_master_agent} {PKT_QOS_L} {88};set_instance_parameter_value {Processor1_data_master_agent} {PKT_DATA_SIDEBAND_H} {86};set_instance_parameter_value {Processor1_data_master_agent} {PKT_DATA_SIDEBAND_L} {86};set_instance_parameter_value {Processor1_data_master_agent} {PKT_ADDR_SIDEBAND_H} {85};set_instance_parameter_value {Processor1_data_master_agent} {PKT_ADDR_SIDEBAND_L} {85};set_instance_parameter_value {Processor1_data_master_agent} {PKT_BURST_TYPE_H} {84};set_instance_parameter_value {Processor1_data_master_agent} {PKT_BURST_TYPE_L} {83};set_instance_parameter_value {Processor1_data_master_agent} {PKT_CACHE_H} {106};set_instance_parameter_value {Processor1_data_master_agent} {PKT_CACHE_L} {103};set_instance_parameter_value {Processor1_data_master_agent} {PKT_THREAD_ID_H} {99};set_instance_parameter_value {Processor1_data_master_agent} {PKT_THREAD_ID_L} {99};set_instance_parameter_value {Processor1_data_master_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {Processor1_data_master_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {Processor1_data_master_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {Processor1_data_master_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {Processor1_data_master_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {Processor1_data_master_agent} {PKT_PROTECTION_H} {102};set_instance_parameter_value {Processor1_data_master_agent} {PKT_PROTECTION_L} {100};set_instance_parameter_value {Processor1_data_master_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {Processor1_data_master_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {Processor1_data_master_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {Processor1_data_master_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {Processor1_data_master_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {Processor1_data_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {Processor1_data_master_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {Processor1_data_master_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {Processor1_data_master_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {Processor1_data_master_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {Processor1_data_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {Processor1_data_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {Processor1_data_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {Processor1_data_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {Processor1_data_master_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {Processor1_data_master_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {Processor1_data_master_agent} {PKT_DEST_ID_H} {98};set_instance_parameter_value {Processor1_data_master_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {Processor1_data_master_agent} {ST_DATA_W} {112};set_instance_parameter_value {Processor1_data_master_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {Processor1_data_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {Processor1_data_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Processor1_data_master_agent} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {Processor1_data_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Processor1_data_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;Audio_Subsystem_audio_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010003040&quot;
   end=&quot;0x00000000010003050&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;9&quot;
   name=&quot;JTAG_UART_avalon_jtag_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010001000&quot;
   end=&quot;0x00000000010001008&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;Expansion_JP5_avalon_parallel_port_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010000060&quot;
   end=&quot;0x00000000010000070&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;12&quot;
   name=&quot;Pushbuttons_avalon_parallel_port_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010000050&quot;
   end=&quot;0x00000000010000060&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;16&quot;
   name=&quot;Serial_Port_avalon_rs232_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010001010&quot;
   end=&quot;0x00000000010001018&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;CameraD5M_0_camera_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000008200000&quot;
   end=&quot;0x00000000008200004&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;7&quot;
   name=&quot;Interval_Timer_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010002000&quot;
   end=&quot;0x00000000010002020&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;14&quot;
   name=&quot;SDRAM_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000008000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;10&quot;
   name=&quot;Processor1_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x000000000a000000&quot;
   end=&quot;0x0000000000a000800&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {Processor1_data_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {Processor1_data_master_agent} {ID} {1};set_instance_parameter_value {Processor1_data_master_agent} {BURSTWRAP_VALUE} {7};set_instance_parameter_value {Processor1_data_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {Processor1_data_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {Processor1_data_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {Processor1_data_master_agent} {USE_WRITERESPONSE} {0};add_instance {JTAG_to_FPGA_Bridge_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_QOS_H} {88};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_QOS_L} {88};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_DATA_SIDEBAND_H} {86};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_DATA_SIDEBAND_L} {86};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_ADDR_SIDEBAND_H} {85};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_ADDR_SIDEBAND_L} {85};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_BURST_TYPE_H} {84};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_BURST_TYPE_L} {83};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_CACHE_H} {106};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_CACHE_L} {103};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_THREAD_ID_H} {99};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_THREAD_ID_L} {99};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_PROTECTION_H} {102};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_PROTECTION_L} {100};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_DEST_ID_H} {98};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {ST_DATA_W} {112};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;Audio_Subsystem_audio_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010003040&quot;
   end=&quot;0x00000000010003050&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;Expansion_JP5_avalon_parallel_port_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010000060&quot;
   end=&quot;0x00000000010000070&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;12&quot;
   name=&quot;Pushbuttons_avalon_parallel_port_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010000050&quot;
   end=&quot;0x00000000010000060&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;16&quot;
   name=&quot;Serial_Port_avalon_rs232_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010001010&quot;
   end=&quot;0x00000000010001018&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;CameraD5M_0_camera_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000008200000&quot;
   end=&quot;0x00000000008200004&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;7&quot;
   name=&quot;Interval_Timer_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010002000&quot;
   end=&quot;0x00000000010002020&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;14&quot;
   name=&quot;SDRAM_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000008000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;AV_Config_avalon_av_config_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010003000&quot;
   end=&quot;0x00000000010003010&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;9&quot;
   name=&quot;JTAG_UART_avalon_jtag_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010001000&quot;
   end=&quot;0x00000000010001008&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;13&quot;
   name=&quot;Red_LEDs_avalon_parallel_port_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010000000&quot;
   end=&quot;0x00000000010000010&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;Green_LEDs_avalon_parallel_port_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010000010&quot;
   end=&quot;0x00000000010000020&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;17&quot;
   name=&quot;Slider_Switches_avalon_parallel_port_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010000040&quot;
   end=&quot;0x00000000010000050&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;15&quot;
   name=&quot;SRAM_avalon_sram_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000008000000&quot;
   end=&quot;0x00000000008200000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;18&quot;
   name=&quot;SysID_control_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010002020&quot;
   end=&quot;0x00000000010002028&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;Flash_flash_data_translator.avalon_universal_slave_0&quot;
   start=&quot;0x000000000c000000&quot;
   end=&quot;0x0000000000c800000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;Flash_flash_erase_control_translator.avalon_universal_slave_0&quot;
   start=&quot;0x000000000bff0000&quot;
   end=&quot;0x0000000000bff0004&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {ID} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {BURSTWRAP_VALUE} {7};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_agent} {USE_WRITERESPONSE} {0};add_instance {Processor1_instruction_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {Processor1_instruction_master_agent} {PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {Processor1_instruction_master_agent} {PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {Processor1_instruction_master_agent} {PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {Processor1_instruction_master_agent} {PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {Processor1_instruction_master_agent} {PKT_QOS_H} {88};set_instance_parameter_value {Processor1_instruction_master_agent} {PKT_QOS_L} {88};set_instance_parameter_value {Processor1_instruction_master_agent} {PKT_DATA_SIDEBAND_H} {86};set_instance_parameter_value {Processor1_instruction_master_agent} {PKT_DATA_SIDEBAND_L} {86};set_instance_parameter_value {Processor1_instruction_master_agent} {PKT_ADDR_SIDEBAND_H} {85};set_instance_parameter_value {Processor1_instruction_master_agent} {PKT_ADDR_SIDEBAND_L} {85};set_instance_parameter_value {Processor1_instruction_master_agent} {PKT_BURST_TYPE_H} {84};set_instance_parameter_value {Processor1_instruction_master_agent} {PKT_BURST_TYPE_L} {83};set_instance_parameter_value {Processor1_instruction_master_agent} {PKT_CACHE_H} {106};set_instance_parameter_value {Processor1_instruction_master_agent} {PKT_CACHE_L} {103};set_instance_parameter_value {Processor1_instruction_master_agent} {PKT_THREAD_ID_H} {99};set_instance_parameter_value {Processor1_instruction_master_agent} {PKT_THREAD_ID_L} {99};set_instance_parameter_value {Processor1_instruction_master_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {Processor1_instruction_master_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {Processor1_instruction_master_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {Processor1_instruction_master_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {Processor1_instruction_master_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {Processor1_instruction_master_agent} {PKT_PROTECTION_H} {102};set_instance_parameter_value {Processor1_instruction_master_agent} {PKT_PROTECTION_L} {100};set_instance_parameter_value {Processor1_instruction_master_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {Processor1_instruction_master_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {Processor1_instruction_master_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {Processor1_instruction_master_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {Processor1_instruction_master_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {Processor1_instruction_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {Processor1_instruction_master_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {Processor1_instruction_master_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {Processor1_instruction_master_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {Processor1_instruction_master_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {Processor1_instruction_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {Processor1_instruction_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {Processor1_instruction_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {Processor1_instruction_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {Processor1_instruction_master_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {Processor1_instruction_master_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {Processor1_instruction_master_agent} {PKT_DEST_ID_H} {98};set_instance_parameter_value {Processor1_instruction_master_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {Processor1_instruction_master_agent} {ST_DATA_W} {112};set_instance_parameter_value {Processor1_instruction_master_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {Processor1_instruction_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {Processor1_instruction_master_agent} {AV_LINEWRAPBURSTS} {1};set_instance_parameter_value {Processor1_instruction_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Processor1_instruction_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Processor1_instruction_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;10&quot;
   name=&quot;Processor1_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x000000000a000000&quot;
   end=&quot;0x0000000000a000800&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;14&quot;
   name=&quot;SDRAM_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000008000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {Processor1_instruction_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {Processor1_instruction_master_agent} {ID} {2};set_instance_parameter_value {Processor1_instruction_master_agent} {BURSTWRAP_VALUE} {3};set_instance_parameter_value {Processor1_instruction_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {Processor1_instruction_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {Processor1_instruction_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {Processor1_instruction_master_agent} {USE_WRITERESPONSE} {0};add_instance {Processor2_instruction_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {Processor2_instruction_master_agent} {PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {Processor2_instruction_master_agent} {PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {Processor2_instruction_master_agent} {PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {Processor2_instruction_master_agent} {PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {Processor2_instruction_master_agent} {PKT_QOS_H} {88};set_instance_parameter_value {Processor2_instruction_master_agent} {PKT_QOS_L} {88};set_instance_parameter_value {Processor2_instruction_master_agent} {PKT_DATA_SIDEBAND_H} {86};set_instance_parameter_value {Processor2_instruction_master_agent} {PKT_DATA_SIDEBAND_L} {86};set_instance_parameter_value {Processor2_instruction_master_agent} {PKT_ADDR_SIDEBAND_H} {85};set_instance_parameter_value {Processor2_instruction_master_agent} {PKT_ADDR_SIDEBAND_L} {85};set_instance_parameter_value {Processor2_instruction_master_agent} {PKT_BURST_TYPE_H} {84};set_instance_parameter_value {Processor2_instruction_master_agent} {PKT_BURST_TYPE_L} {83};set_instance_parameter_value {Processor2_instruction_master_agent} {PKT_CACHE_H} {106};set_instance_parameter_value {Processor2_instruction_master_agent} {PKT_CACHE_L} {103};set_instance_parameter_value {Processor2_instruction_master_agent} {PKT_THREAD_ID_H} {99};set_instance_parameter_value {Processor2_instruction_master_agent} {PKT_THREAD_ID_L} {99};set_instance_parameter_value {Processor2_instruction_master_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {Processor2_instruction_master_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {Processor2_instruction_master_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {Processor2_instruction_master_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {Processor2_instruction_master_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {Processor2_instruction_master_agent} {PKT_PROTECTION_H} {102};set_instance_parameter_value {Processor2_instruction_master_agent} {PKT_PROTECTION_L} {100};set_instance_parameter_value {Processor2_instruction_master_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {Processor2_instruction_master_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {Processor2_instruction_master_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {Processor2_instruction_master_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {Processor2_instruction_master_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {Processor2_instruction_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {Processor2_instruction_master_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {Processor2_instruction_master_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {Processor2_instruction_master_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {Processor2_instruction_master_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {Processor2_instruction_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {Processor2_instruction_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {Processor2_instruction_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {Processor2_instruction_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {Processor2_instruction_master_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {Processor2_instruction_master_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {Processor2_instruction_master_agent} {PKT_DEST_ID_H} {98};set_instance_parameter_value {Processor2_instruction_master_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {Processor2_instruction_master_agent} {ST_DATA_W} {112};set_instance_parameter_value {Processor2_instruction_master_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {Processor2_instruction_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {Processor2_instruction_master_agent} {AV_LINEWRAPBURSTS} {1};set_instance_parameter_value {Processor2_instruction_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Processor2_instruction_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Processor2_instruction_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;14&quot;
   name=&quot;SDRAM_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000008000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;11&quot;
   name=&quot;Processor2_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x000000000a000000&quot;
   end=&quot;0x0000000000a000800&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {Processor2_instruction_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {Processor2_instruction_master_agent} {ID} {4};set_instance_parameter_value {Processor2_instruction_master_agent} {BURSTWRAP_VALUE} {3};set_instance_parameter_value {Processor2_instruction_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {Processor2_instruction_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {Processor2_instruction_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {Processor2_instruction_master_agent} {USE_WRITERESPONSE} {0};add_instance {Audio_Subsystem_audio_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {PKT_PROTECTION_H} {102};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {PKT_PROTECTION_L} {100};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {PKT_DEST_ID_H} {98};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {ST_DATA_W} {112};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {ID} {1};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent} {ECC_ENABLE} {0};add_instance {Audio_Subsystem_audio_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {113};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {Audio_Subsystem_audio_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {JTAG_UART_2nd_Core_avalon_jtag_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_agent} {PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_agent} {PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_agent} {PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_agent} {PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_agent} {PKT_PROTECTION_H} {102};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_agent} {PKT_PROTECTION_L} {100};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_agent} {PKT_DEST_ID_H} {98};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_agent} {ST_DATA_W} {112};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_agent} {ID} {8};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_agent} {ECC_ENABLE} {0};add_instance {JTAG_UART_2nd_Core_avalon_jtag_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {113};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {Expansion_JP5_avalon_parallel_port_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_agent} {PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_agent} {PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_agent} {PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_agent} {PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_agent} {PKT_PROTECTION_H} {102};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_agent} {PKT_PROTECTION_L} {100};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_agent} {PKT_DEST_ID_H} {98};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_agent} {ST_DATA_W} {112};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_agent} {ID} {3};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_agent} {ECC_ENABLE} {0};add_instance {Expansion_JP5_avalon_parallel_port_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {113};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {Expansion_JP5_avalon_parallel_port_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {Pushbuttons_avalon_parallel_port_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_agent} {PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_agent} {PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_agent} {PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_agent} {PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_agent} {PKT_PROTECTION_H} {102};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_agent} {PKT_PROTECTION_L} {100};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_agent} {PKT_DEST_ID_H} {98};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_agent} {ST_DATA_W} {112};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_agent} {ID} {12};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_agent} {ECC_ENABLE} {0};add_instance {Pushbuttons_avalon_parallel_port_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {113};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {Pushbuttons_avalon_parallel_port_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {Serial_Port_avalon_rs232_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_agent} {PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_agent} {PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_agent} {PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_agent} {PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_agent} {PKT_PROTECTION_H} {102};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_agent} {PKT_PROTECTION_L} {100};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_agent} {PKT_DEST_ID_H} {98};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_agent} {ST_DATA_W} {112};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_agent} {ID} {16};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_agent} {ECC_ENABLE} {0};add_instance {Serial_Port_avalon_rs232_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {113};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {Serial_Port_avalon_rs232_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {CameraD5M_0_camera_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {CameraD5M_0_camera_slave_agent} {PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {CameraD5M_0_camera_slave_agent} {PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {CameraD5M_0_camera_slave_agent} {PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {CameraD5M_0_camera_slave_agent} {PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {CameraD5M_0_camera_slave_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {CameraD5M_0_camera_slave_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {CameraD5M_0_camera_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {CameraD5M_0_camera_slave_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {CameraD5M_0_camera_slave_agent} {PKT_PROTECTION_H} {102};set_instance_parameter_value {CameraD5M_0_camera_slave_agent} {PKT_PROTECTION_L} {100};set_instance_parameter_value {CameraD5M_0_camera_slave_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {CameraD5M_0_camera_slave_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {CameraD5M_0_camera_slave_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {CameraD5M_0_camera_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {CameraD5M_0_camera_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {CameraD5M_0_camera_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {CameraD5M_0_camera_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {CameraD5M_0_camera_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {CameraD5M_0_camera_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {CameraD5M_0_camera_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {CameraD5M_0_camera_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {CameraD5M_0_camera_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {CameraD5M_0_camera_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {CameraD5M_0_camera_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {CameraD5M_0_camera_slave_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {CameraD5M_0_camera_slave_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {CameraD5M_0_camera_slave_agent} {PKT_DEST_ID_H} {98};set_instance_parameter_value {CameraD5M_0_camera_slave_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {CameraD5M_0_camera_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {CameraD5M_0_camera_slave_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {CameraD5M_0_camera_slave_agent} {ST_DATA_W} {112};set_instance_parameter_value {CameraD5M_0_camera_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {CameraD5M_0_camera_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {CameraD5M_0_camera_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {CameraD5M_0_camera_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {CameraD5M_0_camera_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {CameraD5M_0_camera_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {CameraD5M_0_camera_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {CameraD5M_0_camera_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {CameraD5M_0_camera_slave_agent} {ID} {2};set_instance_parameter_value {CameraD5M_0_camera_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {CameraD5M_0_camera_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {CameraD5M_0_camera_slave_agent} {ECC_ENABLE} {0};add_instance {CameraD5M_0_camera_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {CameraD5M_0_camera_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {CameraD5M_0_camera_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {113};set_instance_parameter_value {CameraD5M_0_camera_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {CameraD5M_0_camera_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {CameraD5M_0_camera_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {CameraD5M_0_camera_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {CameraD5M_0_camera_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {CameraD5M_0_camera_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {CameraD5M_0_camera_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {CameraD5M_0_camera_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {CameraD5M_0_camera_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {CameraD5M_0_camera_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {CameraD5M_0_camera_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {CameraD5M_0_camera_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {Processor2_debug_mem_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {Processor2_debug_mem_slave_agent} {PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {Processor2_debug_mem_slave_agent} {PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {Processor2_debug_mem_slave_agent} {PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {Processor2_debug_mem_slave_agent} {PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {Processor2_debug_mem_slave_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {Processor2_debug_mem_slave_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {Processor2_debug_mem_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {Processor2_debug_mem_slave_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {Processor2_debug_mem_slave_agent} {PKT_PROTECTION_H} {102};set_instance_parameter_value {Processor2_debug_mem_slave_agent} {PKT_PROTECTION_L} {100};set_instance_parameter_value {Processor2_debug_mem_slave_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {Processor2_debug_mem_slave_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {Processor2_debug_mem_slave_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {Processor2_debug_mem_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {Processor2_debug_mem_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {Processor2_debug_mem_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {Processor2_debug_mem_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {Processor2_debug_mem_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {Processor2_debug_mem_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {Processor2_debug_mem_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {Processor2_debug_mem_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {Processor2_debug_mem_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {Processor2_debug_mem_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {Processor2_debug_mem_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {Processor2_debug_mem_slave_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {Processor2_debug_mem_slave_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {Processor2_debug_mem_slave_agent} {PKT_DEST_ID_H} {98};set_instance_parameter_value {Processor2_debug_mem_slave_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {Processor2_debug_mem_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {Processor2_debug_mem_slave_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {Processor2_debug_mem_slave_agent} {ST_DATA_W} {112};set_instance_parameter_value {Processor2_debug_mem_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Processor2_debug_mem_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {Processor2_debug_mem_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Processor2_debug_mem_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Processor2_debug_mem_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {Processor2_debug_mem_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {Processor2_debug_mem_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {Processor2_debug_mem_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {Processor2_debug_mem_slave_agent} {ID} {11};set_instance_parameter_value {Processor2_debug_mem_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {Processor2_debug_mem_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Processor2_debug_mem_slave_agent} {ECC_ENABLE} {0};add_instance {Processor2_debug_mem_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {Processor2_debug_mem_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {Processor2_debug_mem_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {113};set_instance_parameter_value {Processor2_debug_mem_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {Processor2_debug_mem_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {Processor2_debug_mem_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {Processor2_debug_mem_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {Processor2_debug_mem_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {Processor2_debug_mem_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {Processor2_debug_mem_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {Processor2_debug_mem_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {Processor2_debug_mem_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {Processor2_debug_mem_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {Processor2_debug_mem_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {Processor2_debug_mem_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {Interval_Timer_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_PROTECTION_H} {102};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_PROTECTION_L} {100};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_DEST_ID_H} {98};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {Interval_Timer_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {Interval_Timer_s1_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {Interval_Timer_s1_agent} {ST_DATA_W} {112};set_instance_parameter_value {Interval_Timer_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Interval_Timer_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {Interval_Timer_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Interval_Timer_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Interval_Timer_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {Interval_Timer_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {Interval_Timer_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {Interval_Timer_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {Interval_Timer_s1_agent} {ID} {7};set_instance_parameter_value {Interval_Timer_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {Interval_Timer_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Interval_Timer_s1_agent} {ECC_ENABLE} {0};add_instance {Interval_Timer_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {Interval_Timer_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {Interval_Timer_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {113};set_instance_parameter_value {Interval_Timer_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {Interval_Timer_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {Interval_Timer_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {Interval_Timer_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {Interval_Timer_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {Interval_Timer_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {Interval_Timer_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {Interval_Timer_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {Interval_Timer_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {Interval_Timer_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {Interval_Timer_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {Interval_Timer_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {SDRAM_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {SDRAM_s1_agent} {PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {SDRAM_s1_agent} {PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {SDRAM_s1_agent} {PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {SDRAM_s1_agent} {PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {SDRAM_s1_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {SDRAM_s1_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {SDRAM_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {SDRAM_s1_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {SDRAM_s1_agent} {PKT_PROTECTION_H} {102};set_instance_parameter_value {SDRAM_s1_agent} {PKT_PROTECTION_L} {100};set_instance_parameter_value {SDRAM_s1_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {SDRAM_s1_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {SDRAM_s1_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {SDRAM_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {SDRAM_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {SDRAM_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {SDRAM_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {SDRAM_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {SDRAM_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {SDRAM_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {SDRAM_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {SDRAM_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {SDRAM_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {SDRAM_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {SDRAM_s1_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {SDRAM_s1_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {SDRAM_s1_agent} {PKT_DEST_ID_H} {98};set_instance_parameter_value {SDRAM_s1_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {SDRAM_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {SDRAM_s1_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {SDRAM_s1_agent} {ST_DATA_W} {112};set_instance_parameter_value {SDRAM_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {SDRAM_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {SDRAM_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {SDRAM_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {SDRAM_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {SDRAM_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {SDRAM_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {SDRAM_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {SDRAM_s1_agent} {ID} {14};set_instance_parameter_value {SDRAM_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {SDRAM_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {SDRAM_s1_agent} {ECC_ENABLE} {0};add_instance {SDRAM_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {SDRAM_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {SDRAM_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {113};set_instance_parameter_value {SDRAM_s1_agent_rsp_fifo} {FIFO_DEPTH} {8};set_instance_parameter_value {SDRAM_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {SDRAM_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {SDRAM_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {SDRAM_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {SDRAM_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {SDRAM_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {SDRAM_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {SDRAM_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {SDRAM_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {SDRAM_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {SDRAM_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {AV_Config_avalon_av_config_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {PKT_PROTECTION_H} {102};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {PKT_PROTECTION_L} {100};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {PKT_DEST_ID_H} {98};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {ST_DATA_W} {112};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {ID} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent} {ECC_ENABLE} {0};add_instance {AV_Config_avalon_av_config_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {113};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {AV_Config_avalon_av_config_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {JTAG_UART_avalon_jtag_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_PROTECTION_H} {102};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_PROTECTION_L} {100};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_DEST_ID_H} {98};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {ST_DATA_W} {112};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {ID} {9};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {ECC_ENABLE} {0};add_instance {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {113};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {Red_LEDs_avalon_parallel_port_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_agent} {PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_agent} {PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_agent} {PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_agent} {PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_agent} {PKT_PROTECTION_H} {102};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_agent} {PKT_PROTECTION_L} {100};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_agent} {PKT_DEST_ID_H} {98};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_agent} {ST_DATA_W} {112};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_agent} {ID} {13};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_agent} {ECC_ENABLE} {0};add_instance {Red_LEDs_avalon_parallel_port_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {113};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {Red_LEDs_avalon_parallel_port_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {Green_LEDs_avalon_parallel_port_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_agent} {PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_agent} {PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_agent} {PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_agent} {PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_agent} {PKT_PROTECTION_H} {102};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_agent} {PKT_PROTECTION_L} {100};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_agent} {PKT_DEST_ID_H} {98};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_agent} {ST_DATA_W} {112};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_agent} {ID} {6};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_agent} {ECC_ENABLE} {0};add_instance {Green_LEDs_avalon_parallel_port_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {113};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {Green_LEDs_avalon_parallel_port_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {Slider_Switches_avalon_parallel_port_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_agent} {PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_agent} {PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_agent} {PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_agent} {PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_agent} {PKT_PROTECTION_H} {102};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_agent} {PKT_PROTECTION_L} {100};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_agent} {PKT_DEST_ID_H} {98};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_agent} {ST_DATA_W} {112};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_agent} {ID} {17};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_agent} {ECC_ENABLE} {0};add_instance {Slider_Switches_avalon_parallel_port_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {113};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {Slider_Switches_avalon_parallel_port_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {SRAM_avalon_sram_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {SRAM_avalon_sram_slave_agent} {PKT_ORI_BURST_SIZE_H} {93};set_instance_parameter_value {SRAM_avalon_sram_slave_agent} {PKT_ORI_BURST_SIZE_L} {91};set_instance_parameter_value {SRAM_avalon_sram_slave_agent} {PKT_RESPONSE_STATUS_H} {90};set_instance_parameter_value {SRAM_avalon_sram_slave_agent} {PKT_RESPONSE_STATUS_L} {89};set_instance_parameter_value {SRAM_avalon_sram_slave_agent} {PKT_BURST_SIZE_H} {64};set_instance_parameter_value {SRAM_avalon_sram_slave_agent} {PKT_BURST_SIZE_L} {62};set_instance_parameter_value {SRAM_avalon_sram_slave_agent} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {SRAM_avalon_sram_slave_agent} {PKT_BEGIN_BURST} {69};set_instance_parameter_value {SRAM_avalon_sram_slave_agent} {PKT_PROTECTION_H} {84};set_instance_parameter_value {SRAM_avalon_sram_slave_agent} {PKT_PROTECTION_L} {82};set_instance_parameter_value {SRAM_avalon_sram_slave_agent} {PKT_BURSTWRAP_H} {61};set_instance_parameter_value {SRAM_avalon_sram_slave_agent} {PKT_BURSTWRAP_L} {59};set_instance_parameter_value {SRAM_avalon_sram_slave_agent} {PKT_BYTE_CNT_H} {58};set_instance_parameter_value {SRAM_avalon_sram_slave_agent} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {SRAM_avalon_sram_slave_agent} {PKT_ADDR_H} {49};set_instance_parameter_value {SRAM_avalon_sram_slave_agent} {PKT_ADDR_L} {18};set_instance_parameter_value {SRAM_avalon_sram_slave_agent} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {SRAM_avalon_sram_slave_agent} {PKT_TRANS_POSTED} {51};set_instance_parameter_value {SRAM_avalon_sram_slave_agent} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {SRAM_avalon_sram_slave_agent} {PKT_TRANS_READ} {53};set_instance_parameter_value {SRAM_avalon_sram_slave_agent} {PKT_DATA_H} {15};set_instance_parameter_value {SRAM_avalon_sram_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {SRAM_avalon_sram_slave_agent} {PKT_BYTEEN_H} {17};set_instance_parameter_value {SRAM_avalon_sram_slave_agent} {PKT_BYTEEN_L} {16};set_instance_parameter_value {SRAM_avalon_sram_slave_agent} {PKT_SRC_ID_H} {75};set_instance_parameter_value {SRAM_avalon_sram_slave_agent} {PKT_SRC_ID_L} {71};set_instance_parameter_value {SRAM_avalon_sram_slave_agent} {PKT_DEST_ID_H} {80};set_instance_parameter_value {SRAM_avalon_sram_slave_agent} {PKT_DEST_ID_L} {76};set_instance_parameter_value {SRAM_avalon_sram_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {SRAM_avalon_sram_slave_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {SRAM_avalon_sram_slave_agent} {ST_DATA_W} {94};set_instance_parameter_value {SRAM_avalon_sram_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {SRAM_avalon_sram_slave_agent} {AVS_BURSTCOUNT_W} {2};set_instance_parameter_value {SRAM_avalon_sram_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {SRAM_avalon_sram_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:76) src_id(75:71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61:59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {SRAM_avalon_sram_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {SRAM_avalon_sram_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {SRAM_avalon_sram_slave_agent} {MAX_BYTE_CNT} {2};set_instance_parameter_value {SRAM_avalon_sram_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {SRAM_avalon_sram_slave_agent} {ID} {15};set_instance_parameter_value {SRAM_avalon_sram_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {SRAM_avalon_sram_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {SRAM_avalon_sram_slave_agent} {ECC_ENABLE} {0};add_instance {SRAM_avalon_sram_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {SRAM_avalon_sram_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {SRAM_avalon_sram_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {95};set_instance_parameter_value {SRAM_avalon_sram_slave_agent_rsp_fifo} {FIFO_DEPTH} {3};set_instance_parameter_value {SRAM_avalon_sram_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {SRAM_avalon_sram_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {SRAM_avalon_sram_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {SRAM_avalon_sram_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {SRAM_avalon_sram_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {SRAM_avalon_sram_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {SRAM_avalon_sram_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {SRAM_avalon_sram_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {SRAM_avalon_sram_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {SRAM_avalon_sram_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {SRAM_avalon_sram_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {SRAM_avalon_sram_slave_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {SRAM_avalon_sram_slave_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {SRAM_avalon_sram_slave_agent_rdata_fifo} {BITS_PER_SYMBOL} {18};set_instance_parameter_value {SRAM_avalon_sram_slave_agent_rdata_fifo} {FIFO_DEPTH} {3};set_instance_parameter_value {SRAM_avalon_sram_slave_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {SRAM_avalon_sram_slave_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {SRAM_avalon_sram_slave_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {SRAM_avalon_sram_slave_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {SRAM_avalon_sram_slave_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {SRAM_avalon_sram_slave_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {SRAM_avalon_sram_slave_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {SRAM_avalon_sram_slave_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {SRAM_avalon_sram_slave_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {SRAM_avalon_sram_slave_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {SRAM_avalon_sram_slave_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {SysID_control_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {SysID_control_slave_agent} {PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {SysID_control_slave_agent} {PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {SysID_control_slave_agent} {PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {SysID_control_slave_agent} {PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {SysID_control_slave_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {SysID_control_slave_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {SysID_control_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {SysID_control_slave_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {SysID_control_slave_agent} {PKT_PROTECTION_H} {102};set_instance_parameter_value {SysID_control_slave_agent} {PKT_PROTECTION_L} {100};set_instance_parameter_value {SysID_control_slave_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {SysID_control_slave_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {SysID_control_slave_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {SysID_control_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {SysID_control_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {SysID_control_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {SysID_control_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {SysID_control_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {SysID_control_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {SysID_control_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {SysID_control_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {SysID_control_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {SysID_control_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {SysID_control_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {SysID_control_slave_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {SysID_control_slave_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {SysID_control_slave_agent} {PKT_DEST_ID_H} {98};set_instance_parameter_value {SysID_control_slave_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {SysID_control_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {SysID_control_slave_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {SysID_control_slave_agent} {ST_DATA_W} {112};set_instance_parameter_value {SysID_control_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {SysID_control_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {SysID_control_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {SysID_control_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {SysID_control_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {SysID_control_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {SysID_control_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {SysID_control_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {SysID_control_slave_agent} {ID} {18};set_instance_parameter_value {SysID_control_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {SysID_control_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {SysID_control_slave_agent} {ECC_ENABLE} {0};add_instance {SysID_control_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {SysID_control_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {SysID_control_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {113};set_instance_parameter_value {SysID_control_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {SysID_control_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {SysID_control_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {SysID_control_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {SysID_control_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {SysID_control_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {SysID_control_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {SysID_control_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {SysID_control_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {SysID_control_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {SysID_control_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {SysID_control_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {Flash_flash_data_agent} {altera_merlin_slave_agent};set_instance_parameter_value {Flash_flash_data_agent} {PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {Flash_flash_data_agent} {PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {Flash_flash_data_agent} {PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {Flash_flash_data_agent} {PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {Flash_flash_data_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {Flash_flash_data_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {Flash_flash_data_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {Flash_flash_data_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {Flash_flash_data_agent} {PKT_PROTECTION_H} {102};set_instance_parameter_value {Flash_flash_data_agent} {PKT_PROTECTION_L} {100};set_instance_parameter_value {Flash_flash_data_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {Flash_flash_data_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {Flash_flash_data_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {Flash_flash_data_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {Flash_flash_data_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {Flash_flash_data_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {Flash_flash_data_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {Flash_flash_data_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {Flash_flash_data_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {Flash_flash_data_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {Flash_flash_data_agent} {PKT_DATA_H} {31};set_instance_parameter_value {Flash_flash_data_agent} {PKT_DATA_L} {0};set_instance_parameter_value {Flash_flash_data_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {Flash_flash_data_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {Flash_flash_data_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {Flash_flash_data_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {Flash_flash_data_agent} {PKT_DEST_ID_H} {98};set_instance_parameter_value {Flash_flash_data_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {Flash_flash_data_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {Flash_flash_data_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {Flash_flash_data_agent} {ST_DATA_W} {112};set_instance_parameter_value {Flash_flash_data_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Flash_flash_data_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {Flash_flash_data_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Flash_flash_data_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Flash_flash_data_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {Flash_flash_data_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {Flash_flash_data_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {Flash_flash_data_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {Flash_flash_data_agent} {ID} {4};set_instance_parameter_value {Flash_flash_data_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {Flash_flash_data_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Flash_flash_data_agent} {ECC_ENABLE} {0};add_instance {Flash_flash_data_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {Flash_flash_data_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {Flash_flash_data_agent_rsp_fifo} {BITS_PER_SYMBOL} {113};set_instance_parameter_value {Flash_flash_data_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {Flash_flash_data_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {Flash_flash_data_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {Flash_flash_data_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {Flash_flash_data_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {Flash_flash_data_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {Flash_flash_data_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {Flash_flash_data_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {Flash_flash_data_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {Flash_flash_data_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {Flash_flash_data_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {Flash_flash_data_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {Flash_flash_erase_control_agent} {altera_merlin_slave_agent};set_instance_parameter_value {Flash_flash_erase_control_agent} {PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {Flash_flash_erase_control_agent} {PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {Flash_flash_erase_control_agent} {PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {Flash_flash_erase_control_agent} {PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {Flash_flash_erase_control_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {Flash_flash_erase_control_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {Flash_flash_erase_control_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {Flash_flash_erase_control_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {Flash_flash_erase_control_agent} {PKT_PROTECTION_H} {102};set_instance_parameter_value {Flash_flash_erase_control_agent} {PKT_PROTECTION_L} {100};set_instance_parameter_value {Flash_flash_erase_control_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {Flash_flash_erase_control_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {Flash_flash_erase_control_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {Flash_flash_erase_control_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {Flash_flash_erase_control_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {Flash_flash_erase_control_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {Flash_flash_erase_control_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {Flash_flash_erase_control_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {Flash_flash_erase_control_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {Flash_flash_erase_control_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {Flash_flash_erase_control_agent} {PKT_DATA_H} {31};set_instance_parameter_value {Flash_flash_erase_control_agent} {PKT_DATA_L} {0};set_instance_parameter_value {Flash_flash_erase_control_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {Flash_flash_erase_control_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {Flash_flash_erase_control_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {Flash_flash_erase_control_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {Flash_flash_erase_control_agent} {PKT_DEST_ID_H} {98};set_instance_parameter_value {Flash_flash_erase_control_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {Flash_flash_erase_control_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {Flash_flash_erase_control_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {Flash_flash_erase_control_agent} {ST_DATA_W} {112};set_instance_parameter_value {Flash_flash_erase_control_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Flash_flash_erase_control_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {Flash_flash_erase_control_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Flash_flash_erase_control_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Flash_flash_erase_control_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {Flash_flash_erase_control_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {Flash_flash_erase_control_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {Flash_flash_erase_control_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {Flash_flash_erase_control_agent} {ID} {5};set_instance_parameter_value {Flash_flash_erase_control_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {Flash_flash_erase_control_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Flash_flash_erase_control_agent} {ECC_ENABLE} {0};add_instance {Flash_flash_erase_control_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {Flash_flash_erase_control_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {Flash_flash_erase_control_agent_rsp_fifo} {BITS_PER_SYMBOL} {113};set_instance_parameter_value {Flash_flash_erase_control_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {Flash_flash_erase_control_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {Flash_flash_erase_control_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {Flash_flash_erase_control_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {Flash_flash_erase_control_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {Flash_flash_erase_control_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {Flash_flash_erase_control_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {Flash_flash_erase_control_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {Flash_flash_erase_control_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {Flash_flash_erase_control_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {Flash_flash_erase_control_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {Flash_flash_erase_control_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {Processor1_debug_mem_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {Processor1_debug_mem_slave_agent} {PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {Processor1_debug_mem_slave_agent} {PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {Processor1_debug_mem_slave_agent} {PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {Processor1_debug_mem_slave_agent} {PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {Processor1_debug_mem_slave_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {Processor1_debug_mem_slave_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {Processor1_debug_mem_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {Processor1_debug_mem_slave_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {Processor1_debug_mem_slave_agent} {PKT_PROTECTION_H} {102};set_instance_parameter_value {Processor1_debug_mem_slave_agent} {PKT_PROTECTION_L} {100};set_instance_parameter_value {Processor1_debug_mem_slave_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {Processor1_debug_mem_slave_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {Processor1_debug_mem_slave_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {Processor1_debug_mem_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {Processor1_debug_mem_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {Processor1_debug_mem_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {Processor1_debug_mem_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {Processor1_debug_mem_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {Processor1_debug_mem_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {Processor1_debug_mem_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {Processor1_debug_mem_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {Processor1_debug_mem_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {Processor1_debug_mem_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {Processor1_debug_mem_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {Processor1_debug_mem_slave_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {Processor1_debug_mem_slave_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {Processor1_debug_mem_slave_agent} {PKT_DEST_ID_H} {98};set_instance_parameter_value {Processor1_debug_mem_slave_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {Processor1_debug_mem_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {Processor1_debug_mem_slave_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {Processor1_debug_mem_slave_agent} {ST_DATA_W} {112};set_instance_parameter_value {Processor1_debug_mem_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Processor1_debug_mem_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {Processor1_debug_mem_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Processor1_debug_mem_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Processor1_debug_mem_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {Processor1_debug_mem_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {Processor1_debug_mem_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {Processor1_debug_mem_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {Processor1_debug_mem_slave_agent} {ID} {10};set_instance_parameter_value {Processor1_debug_mem_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {Processor1_debug_mem_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Processor1_debug_mem_slave_agent} {ECC_ENABLE} {0};add_instance {Processor1_debug_mem_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {Processor1_debug_mem_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {Processor1_debug_mem_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {113};set_instance_parameter_value {Processor1_debug_mem_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {Processor1_debug_mem_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {Processor1_debug_mem_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {Processor1_debug_mem_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {Processor1_debug_mem_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {Processor1_debug_mem_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {Processor1_debug_mem_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {Processor1_debug_mem_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {Processor1_debug_mem_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {Processor1_debug_mem_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {Processor1_debug_mem_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {Processor1_debug_mem_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {14 2 11 12 3 8 16 7 1 };set_instance_parameter_value {router} {CHANNEL_ID} {100000000 000100000 001000000 000001000 000000100 000000010 000010000 010000000 000000001 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both read both both both both both both both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 0x8200000 0xa000000 0x10000050 0x10000060 0x10001000 0x10001010 0x10002000 0x10003040 };set_instance_parameter_value {router} {END_ADDRESS} {0x8000000 0x8200004 0xa000800 0x10000060 0x10000070 0x10001008 0x10001018 0x10002020 0x10003050 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 1 1 1 1 1 1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 0 0 0 0 0 0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 0 0 0 0 0 0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {67};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {102};set_instance_parameter_value {router} {PKT_PROTECTION_L} {100};set_instance_parameter_value {router} {PKT_DEST_ID_H} {98};set_instance_parameter_value {router} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router} {PKT_TRANS_READ} {71};set_instance_parameter_value {router} {ST_DATA_W} {112};set_instance_parameter_value {router} {ST_CHANNEL_W} {19};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {8};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {14};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {14 2 10 12 3 9 16 7 1 };set_instance_parameter_value {router_001} {CHANNEL_ID} {001000000 000010000 100000000 000000100 000000010 010000000 000001000 000100000 000000001 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both read both both both both both both both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 0x8200000 0xa000000 0x10000050 0x10000060 0x10001000 0x10001010 0x10002000 0x10003040 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x8000000 0x8200004 0xa000800 0x10000060 0x10000070 0x10001008 0x10001018 0x10002020 0x10003050 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 1 1 1 1 1 1 1 1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 0 0 0 0 0 0 0 0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 0 0 0 0 0 0 0 0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {67};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {102};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {100};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {98};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_001} {ST_DATA_W} {112};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {6};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {14};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {14 15 2 5 4 13 6 17 12 3 9 16 7 18 0 1 };set_instance_parameter_value {router_002} {CHANNEL_ID} {0000000001000000 0001000000000000 0000000000010000 1000000000000000 0100000000000000 0000001000000000 0000010000000000 0000100000000000 0000000000000100 0000000000000010 0000000100000000 0000000000001000 0000000000100000 0010000000000000 0000000010000000 0000000000000001 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both both read both both both both both both both both both both read both both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 0x8000000 0x8200000 0xbff0000 0xc000000 0x10000000 0x10000010 0x10000040 0x10000050 0x10000060 0x10001000 0x10001010 0x10002000 0x10002020 0x10003000 0x10003040 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x8000000 0x8200000 0x8200004 0xbff0004 0xc800000 0x10000010 0x10000020 0x10000050 0x10000060 0x10000070 0x10001008 0x10001018 0x10002020 0x10002028 0x10003010 0x10003050 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {67};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {102};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {100};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {98};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_002} {ST_DATA_W} {112};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_002} {DECODER_TYPE} {0};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {6};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {14};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {14 10 };set_instance_parameter_value {router_003} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 0xa000000 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x8000000 0xa000800 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {67};set_instance_parameter_value {router_003} {PKT_ADDR_L} {36};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {102};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {100};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {98};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_003} {ST_DATA_W} {112};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_003} {DECODER_TYPE} {0};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {14};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};add_instance {router_004} {altera_merlin_router};set_instance_parameter_value {router_004} {DESTINATION_ID} {14 11 };set_instance_parameter_value {router_004} {CHANNEL_ID} {10 01 };set_instance_parameter_value {router_004} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_004} {START_ADDRESS} {0x0 0xa000000 };set_instance_parameter_value {router_004} {END_ADDRESS} {0x8000000 0xa000800 };set_instance_parameter_value {router_004} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_004} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_004} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_004} {SPAN_OFFSET} {};set_instance_parameter_value {router_004} {PKT_ADDR_H} {67};set_instance_parameter_value {router_004} {PKT_ADDR_L} {36};set_instance_parameter_value {router_004} {PKT_PROTECTION_H} {102};set_instance_parameter_value {router_004} {PKT_PROTECTION_L} {100};set_instance_parameter_value {router_004} {PKT_DEST_ID_H} {98};set_instance_parameter_value {router_004} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router_004} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_004} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_004} {ST_DATA_W} {112};set_instance_parameter_value {router_004} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_004} {DECODER_TYPE} {0};set_instance_parameter_value {router_004} {DEFAULT_CHANNEL} {1};set_instance_parameter_value {router_004} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_DESTID} {14};set_instance_parameter_value {router_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_004} {MEMORY_ALIASING_DECODE} {0};add_instance {router_005} {altera_merlin_router};set_instance_parameter_value {router_005} {DESTINATION_ID} {3 1 0 };set_instance_parameter_value {router_005} {CHANNEL_ID} {001 010 100 };set_instance_parameter_value {router_005} {TYPE_OF_TRANSACTION} {both both both };set_instance_parameter_value {router_005} {START_ADDRESS} {0x0 0x0 0x0 };set_instance_parameter_value {router_005} {END_ADDRESS} {0x0 0x0 0x0 };set_instance_parameter_value {router_005} {NON_SECURED_TAG} {1 1 1 };set_instance_parameter_value {router_005} {SECURED_RANGE_PAIRS} {0 0 0 };set_instance_parameter_value {router_005} {SECURED_RANGE_LIST} {0 0 0 };set_instance_parameter_value {router_005} {SPAN_OFFSET} {};set_instance_parameter_value {router_005} {PKT_ADDR_H} {67};set_instance_parameter_value {router_005} {PKT_ADDR_L} {36};set_instance_parameter_value {router_005} {PKT_PROTECTION_H} {102};set_instance_parameter_value {router_005} {PKT_PROTECTION_L} {100};set_instance_parameter_value {router_005} {PKT_DEST_ID_H} {98};set_instance_parameter_value {router_005} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router_005} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_005} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_005} {ST_DATA_W} {112};set_instance_parameter_value {router_005} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_005} {DECODER_TYPE} {1};set_instance_parameter_value {router_005} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_005} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_DESTID} {3};set_instance_parameter_value {router_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_005} {MEMORY_ALIASING_DECODE} {0};add_instance {router_006} {altera_merlin_router};set_instance_parameter_value {router_006} {DESTINATION_ID} {3 };set_instance_parameter_value {router_006} {CHANNEL_ID} {1 };set_instance_parameter_value {router_006} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_006} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_006} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_006} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_006} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_006} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_006} {SPAN_OFFSET} {};set_instance_parameter_value {router_006} {PKT_ADDR_H} {67};set_instance_parameter_value {router_006} {PKT_ADDR_L} {36};set_instance_parameter_value {router_006} {PKT_PROTECTION_H} {102};set_instance_parameter_value {router_006} {PKT_PROTECTION_L} {100};set_instance_parameter_value {router_006} {PKT_DEST_ID_H} {98};set_instance_parameter_value {router_006} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router_006} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_006} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_006} {ST_DATA_W} {112};set_instance_parameter_value {router_006} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_006} {DECODER_TYPE} {1};set_instance_parameter_value {router_006} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_006} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_DESTID} {3};set_instance_parameter_value {router_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_006} {MEMORY_ALIASING_DECODE} {0};add_instance {router_007} {altera_merlin_router};set_instance_parameter_value {router_007} {DESTINATION_ID} {3 1 0 };set_instance_parameter_value {router_007} {CHANNEL_ID} {001 010 100 };set_instance_parameter_value {router_007} {TYPE_OF_TRANSACTION} {both both both };set_instance_parameter_value {router_007} {START_ADDRESS} {0x0 0x0 0x0 };set_instance_parameter_value {router_007} {END_ADDRESS} {0x0 0x0 0x0 };set_instance_parameter_value {router_007} {NON_SECURED_TAG} {1 1 1 };set_instance_parameter_value {router_007} {SECURED_RANGE_PAIRS} {0 0 0 };set_instance_parameter_value {router_007} {SECURED_RANGE_LIST} {0 0 0 };set_instance_parameter_value {router_007} {SPAN_OFFSET} {};set_instance_parameter_value {router_007} {PKT_ADDR_H} {67};set_instance_parameter_value {router_007} {PKT_ADDR_L} {36};set_instance_parameter_value {router_007} {PKT_PROTECTION_H} {102};set_instance_parameter_value {router_007} {PKT_PROTECTION_L} {100};set_instance_parameter_value {router_007} {PKT_DEST_ID_H} {98};set_instance_parameter_value {router_007} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router_007} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_007} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_007} {ST_DATA_W} {112};set_instance_parameter_value {router_007} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_007} {DECODER_TYPE} {1};set_instance_parameter_value {router_007} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_007} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_DESTID} {3};set_instance_parameter_value {router_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_007} {MEMORY_ALIASING_DECODE} {0};add_instance {router_008} {altera_merlin_router};set_instance_parameter_value {router_008} {DESTINATION_ID} {3 1 0 };set_instance_parameter_value {router_008} {CHANNEL_ID} {001 010 100 };set_instance_parameter_value {router_008} {TYPE_OF_TRANSACTION} {both both both };set_instance_parameter_value {router_008} {START_ADDRESS} {0x0 0x0 0x0 };set_instance_parameter_value {router_008} {END_ADDRESS} {0x0 0x0 0x0 };set_instance_parameter_value {router_008} {NON_SECURED_TAG} {1 1 1 };set_instance_parameter_value {router_008} {SECURED_RANGE_PAIRS} {0 0 0 };set_instance_parameter_value {router_008} {SECURED_RANGE_LIST} {0 0 0 };set_instance_parameter_value {router_008} {SPAN_OFFSET} {};set_instance_parameter_value {router_008} {PKT_ADDR_H} {67};set_instance_parameter_value {router_008} {PKT_ADDR_L} {36};set_instance_parameter_value {router_008} {PKT_PROTECTION_H} {102};set_instance_parameter_value {router_008} {PKT_PROTECTION_L} {100};set_instance_parameter_value {router_008} {PKT_DEST_ID_H} {98};set_instance_parameter_value {router_008} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router_008} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_008} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_008} {ST_DATA_W} {112};set_instance_parameter_value {router_008} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_008} {DECODER_TYPE} {1};set_instance_parameter_value {router_008} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_008} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_DESTID} {3};set_instance_parameter_value {router_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_008} {MEMORY_ALIASING_DECODE} {0};add_instance {router_009} {altera_merlin_router};set_instance_parameter_value {router_009} {DESTINATION_ID} {3 1 0 };set_instance_parameter_value {router_009} {CHANNEL_ID} {001 010 100 };set_instance_parameter_value {router_009} {TYPE_OF_TRANSACTION} {both both both };set_instance_parameter_value {router_009} {START_ADDRESS} {0x0 0x0 0x0 };set_instance_parameter_value {router_009} {END_ADDRESS} {0x0 0x0 0x0 };set_instance_parameter_value {router_009} {NON_SECURED_TAG} {1 1 1 };set_instance_parameter_value {router_009} {SECURED_RANGE_PAIRS} {0 0 0 };set_instance_parameter_value {router_009} {SECURED_RANGE_LIST} {0 0 0 };set_instance_parameter_value {router_009} {SPAN_OFFSET} {};set_instance_parameter_value {router_009} {PKT_ADDR_H} {67};set_instance_parameter_value {router_009} {PKT_ADDR_L} {36};set_instance_parameter_value {router_009} {PKT_PROTECTION_H} {102};set_instance_parameter_value {router_009} {PKT_PROTECTION_L} {100};set_instance_parameter_value {router_009} {PKT_DEST_ID_H} {98};set_instance_parameter_value {router_009} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router_009} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_009} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_009} {ST_DATA_W} {112};set_instance_parameter_value {router_009} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_009} {DECODER_TYPE} {1};set_instance_parameter_value {router_009} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_009} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_009} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_009} {DEFAULT_DESTID} {3};set_instance_parameter_value {router_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_009} {MEMORY_ALIASING_DECODE} {0};add_instance {router_010} {altera_merlin_router};set_instance_parameter_value {router_010} {DESTINATION_ID} {3 1 0 };set_instance_parameter_value {router_010} {CHANNEL_ID} {001 010 100 };set_instance_parameter_value {router_010} {TYPE_OF_TRANSACTION} {both both both };set_instance_parameter_value {router_010} {START_ADDRESS} {0x0 0x0 0x0 };set_instance_parameter_value {router_010} {END_ADDRESS} {0x0 0x0 0x0 };set_instance_parameter_value {router_010} {NON_SECURED_TAG} {1 1 1 };set_instance_parameter_value {router_010} {SECURED_RANGE_PAIRS} {0 0 0 };set_instance_parameter_value {router_010} {SECURED_RANGE_LIST} {0 0 0 };set_instance_parameter_value {router_010} {SPAN_OFFSET} {};set_instance_parameter_value {router_010} {PKT_ADDR_H} {67};set_instance_parameter_value {router_010} {PKT_ADDR_L} {36};set_instance_parameter_value {router_010} {PKT_PROTECTION_H} {102};set_instance_parameter_value {router_010} {PKT_PROTECTION_L} {100};set_instance_parameter_value {router_010} {PKT_DEST_ID_H} {98};set_instance_parameter_value {router_010} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router_010} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_010} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_010} {ST_DATA_W} {112};set_instance_parameter_value {router_010} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_010} {DECODER_TYPE} {1};set_instance_parameter_value {router_010} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_010} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_010} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_010} {DEFAULT_DESTID} {3};set_instance_parameter_value {router_010} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_010} {MEMORY_ALIASING_DECODE} {0};add_instance {router_011} {altera_merlin_router};set_instance_parameter_value {router_011} {DESTINATION_ID} {3 4 };set_instance_parameter_value {router_011} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_011} {TYPE_OF_TRANSACTION} {both read };set_instance_parameter_value {router_011} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_011} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_011} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_011} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_011} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_011} {SPAN_OFFSET} {};set_instance_parameter_value {router_011} {PKT_ADDR_H} {67};set_instance_parameter_value {router_011} {PKT_ADDR_L} {36};set_instance_parameter_value {router_011} {PKT_PROTECTION_H} {102};set_instance_parameter_value {router_011} {PKT_PROTECTION_L} {100};set_instance_parameter_value {router_011} {PKT_DEST_ID_H} {98};set_instance_parameter_value {router_011} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router_011} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_011} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_011} {ST_DATA_W} {112};set_instance_parameter_value {router_011} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_011} {DECODER_TYPE} {1};set_instance_parameter_value {router_011} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_011} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_011} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_011} {DEFAULT_DESTID} {3};set_instance_parameter_value {router_011} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_011} {MEMORY_ALIASING_DECODE} {0};add_instance {router_012} {altera_merlin_router};set_instance_parameter_value {router_012} {DESTINATION_ID} {3 1 0 };set_instance_parameter_value {router_012} {CHANNEL_ID} {001 010 100 };set_instance_parameter_value {router_012} {TYPE_OF_TRANSACTION} {both both both };set_instance_parameter_value {router_012} {START_ADDRESS} {0x0 0x0 0x0 };set_instance_parameter_value {router_012} {END_ADDRESS} {0x0 0x0 0x0 };set_instance_parameter_value {router_012} {NON_SECURED_TAG} {1 1 1 };set_instance_parameter_value {router_012} {SECURED_RANGE_PAIRS} {0 0 0 };set_instance_parameter_value {router_012} {SECURED_RANGE_LIST} {0 0 0 };set_instance_parameter_value {router_012} {SPAN_OFFSET} {};set_instance_parameter_value {router_012} {PKT_ADDR_H} {67};set_instance_parameter_value {router_012} {PKT_ADDR_L} {36};set_instance_parameter_value {router_012} {PKT_PROTECTION_H} {102};set_instance_parameter_value {router_012} {PKT_PROTECTION_L} {100};set_instance_parameter_value {router_012} {PKT_DEST_ID_H} {98};set_instance_parameter_value {router_012} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router_012} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_012} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_012} {ST_DATA_W} {112};set_instance_parameter_value {router_012} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_012} {DECODER_TYPE} {1};set_instance_parameter_value {router_012} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_012} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_012} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_012} {DEFAULT_DESTID} {3};set_instance_parameter_value {router_012} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_012} {MEMORY_ALIASING_DECODE} {0};add_instance {router_013} {altera_merlin_router};set_instance_parameter_value {router_013} {DESTINATION_ID} {3 1 0 2 4 };set_instance_parameter_value {router_013} {CHANNEL_ID} {00001 00010 00100 01000 10000 };set_instance_parameter_value {router_013} {TYPE_OF_TRANSACTION} {both both both read read };set_instance_parameter_value {router_013} {START_ADDRESS} {0x0 0x0 0x0 0x0 0x0 };set_instance_parameter_value {router_013} {END_ADDRESS} {0x0 0x0 0x0 0x0 0x0 };set_instance_parameter_value {router_013} {NON_SECURED_TAG} {1 1 1 1 1 };set_instance_parameter_value {router_013} {SECURED_RANGE_PAIRS} {0 0 0 0 0 };set_instance_parameter_value {router_013} {SECURED_RANGE_LIST} {0 0 0 0 0 };set_instance_parameter_value {router_013} {SPAN_OFFSET} {};set_instance_parameter_value {router_013} {PKT_ADDR_H} {67};set_instance_parameter_value {router_013} {PKT_ADDR_L} {36};set_instance_parameter_value {router_013} {PKT_PROTECTION_H} {102};set_instance_parameter_value {router_013} {PKT_PROTECTION_L} {100};set_instance_parameter_value {router_013} {PKT_DEST_ID_H} {98};set_instance_parameter_value {router_013} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router_013} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_013} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_013} {ST_DATA_W} {112};set_instance_parameter_value {router_013} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_013} {DECODER_TYPE} {1};set_instance_parameter_value {router_013} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_013} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_013} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_013} {DEFAULT_DESTID} {3};set_instance_parameter_value {router_013} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_013} {MEMORY_ALIASING_DECODE} {0};add_instance {router_014} {altera_merlin_router};set_instance_parameter_value {router_014} {DESTINATION_ID} {0 };set_instance_parameter_value {router_014} {CHANNEL_ID} {1 };set_instance_parameter_value {router_014} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_014} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_014} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_014} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_014} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_014} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_014} {SPAN_OFFSET} {};set_instance_parameter_value {router_014} {PKT_ADDR_H} {67};set_instance_parameter_value {router_014} {PKT_ADDR_L} {36};set_instance_parameter_value {router_014} {PKT_PROTECTION_H} {102};set_instance_parameter_value {router_014} {PKT_PROTECTION_L} {100};set_instance_parameter_value {router_014} {PKT_DEST_ID_H} {98};set_instance_parameter_value {router_014} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router_014} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_014} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_014} {ST_DATA_W} {112};set_instance_parameter_value {router_014} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_014} {DECODER_TYPE} {1};set_instance_parameter_value {router_014} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_014} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_014} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_014} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_014} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_014} {MEMORY_ALIASING_DECODE} {0};add_instance {router_015} {altera_merlin_router};set_instance_parameter_value {router_015} {DESTINATION_ID} {1 0 };set_instance_parameter_value {router_015} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_015} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_015} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_015} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_015} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_015} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_015} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_015} {SPAN_OFFSET} {};set_instance_parameter_value {router_015} {PKT_ADDR_H} {67};set_instance_parameter_value {router_015} {PKT_ADDR_L} {36};set_instance_parameter_value {router_015} {PKT_PROTECTION_H} {102};set_instance_parameter_value {router_015} {PKT_PROTECTION_L} {100};set_instance_parameter_value {router_015} {PKT_DEST_ID_H} {98};set_instance_parameter_value {router_015} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router_015} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_015} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_015} {ST_DATA_W} {112};set_instance_parameter_value {router_015} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_015} {DECODER_TYPE} {1};set_instance_parameter_value {router_015} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_015} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_015} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_015} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_015} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_015} {MEMORY_ALIASING_DECODE} {0};add_instance {router_016} {altera_merlin_router};set_instance_parameter_value {router_016} {DESTINATION_ID} {0 };set_instance_parameter_value {router_016} {CHANNEL_ID} {1 };set_instance_parameter_value {router_016} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_016} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_016} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_016} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_016} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_016} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_016} {SPAN_OFFSET} {};set_instance_parameter_value {router_016} {PKT_ADDR_H} {67};set_instance_parameter_value {router_016} {PKT_ADDR_L} {36};set_instance_parameter_value {router_016} {PKT_PROTECTION_H} {102};set_instance_parameter_value {router_016} {PKT_PROTECTION_L} {100};set_instance_parameter_value {router_016} {PKT_DEST_ID_H} {98};set_instance_parameter_value {router_016} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router_016} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_016} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_016} {ST_DATA_W} {112};set_instance_parameter_value {router_016} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_016} {DECODER_TYPE} {1};set_instance_parameter_value {router_016} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_016} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_016} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_016} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_016} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_016} {MEMORY_ALIASING_DECODE} {0};add_instance {router_017} {altera_merlin_router};set_instance_parameter_value {router_017} {DESTINATION_ID} {0 };set_instance_parameter_value {router_017} {CHANNEL_ID} {1 };set_instance_parameter_value {router_017} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_017} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_017} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_017} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_017} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_017} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_017} {SPAN_OFFSET} {};set_instance_parameter_value {router_017} {PKT_ADDR_H} {67};set_instance_parameter_value {router_017} {PKT_ADDR_L} {36};set_instance_parameter_value {router_017} {PKT_PROTECTION_H} {102};set_instance_parameter_value {router_017} {PKT_PROTECTION_L} {100};set_instance_parameter_value {router_017} {PKT_DEST_ID_H} {98};set_instance_parameter_value {router_017} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router_017} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_017} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_017} {ST_DATA_W} {112};set_instance_parameter_value {router_017} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_017} {DECODER_TYPE} {1};set_instance_parameter_value {router_017} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_017} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_017} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_017} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_017} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_017} {MEMORY_ALIASING_DECODE} {0};add_instance {router_018} {altera_merlin_router};set_instance_parameter_value {router_018} {DESTINATION_ID} {0 };set_instance_parameter_value {router_018} {CHANNEL_ID} {1 };set_instance_parameter_value {router_018} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_018} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_018} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_018} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_018} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_018} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_018} {SPAN_OFFSET} {};set_instance_parameter_value {router_018} {PKT_ADDR_H} {67};set_instance_parameter_value {router_018} {PKT_ADDR_L} {36};set_instance_parameter_value {router_018} {PKT_PROTECTION_H} {102};set_instance_parameter_value {router_018} {PKT_PROTECTION_L} {100};set_instance_parameter_value {router_018} {PKT_DEST_ID_H} {98};set_instance_parameter_value {router_018} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router_018} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_018} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_018} {ST_DATA_W} {112};set_instance_parameter_value {router_018} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_018} {DECODER_TYPE} {1};set_instance_parameter_value {router_018} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_018} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_018} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_018} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_018} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_018} {MEMORY_ALIASING_DECODE} {0};add_instance {router_019} {altera_merlin_router};set_instance_parameter_value {router_019} {DESTINATION_ID} {0 };set_instance_parameter_value {router_019} {CHANNEL_ID} {1 };set_instance_parameter_value {router_019} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_019} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_019} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_019} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_019} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_019} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_019} {SPAN_OFFSET} {};set_instance_parameter_value {router_019} {PKT_ADDR_H} {49};set_instance_parameter_value {router_019} {PKT_ADDR_L} {18};set_instance_parameter_value {router_019} {PKT_PROTECTION_H} {84};set_instance_parameter_value {router_019} {PKT_PROTECTION_L} {82};set_instance_parameter_value {router_019} {PKT_DEST_ID_H} {80};set_instance_parameter_value {router_019} {PKT_DEST_ID_L} {76};set_instance_parameter_value {router_019} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {router_019} {PKT_TRANS_READ} {53};set_instance_parameter_value {router_019} {ST_DATA_W} {94};set_instance_parameter_value {router_019} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_019} {DECODER_TYPE} {1};set_instance_parameter_value {router_019} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_019} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_019} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_019} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_019} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:76) src_id(75:71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61:59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {router_019} {MEMORY_ALIASING_DECODE} {0};add_instance {router_020} {altera_merlin_router};set_instance_parameter_value {router_020} {DESTINATION_ID} {0 };set_instance_parameter_value {router_020} {CHANNEL_ID} {1 };set_instance_parameter_value {router_020} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_020} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_020} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_020} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_020} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_020} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_020} {SPAN_OFFSET} {};set_instance_parameter_value {router_020} {PKT_ADDR_H} {67};set_instance_parameter_value {router_020} {PKT_ADDR_L} {36};set_instance_parameter_value {router_020} {PKT_PROTECTION_H} {102};set_instance_parameter_value {router_020} {PKT_PROTECTION_L} {100};set_instance_parameter_value {router_020} {PKT_DEST_ID_H} {98};set_instance_parameter_value {router_020} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router_020} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_020} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_020} {ST_DATA_W} {112};set_instance_parameter_value {router_020} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_020} {DECODER_TYPE} {1};set_instance_parameter_value {router_020} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_020} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_020} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_020} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_020} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_020} {MEMORY_ALIASING_DECODE} {0};add_instance {router_021} {altera_merlin_router};set_instance_parameter_value {router_021} {DESTINATION_ID} {0 };set_instance_parameter_value {router_021} {CHANNEL_ID} {1 };set_instance_parameter_value {router_021} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_021} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_021} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_021} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_021} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_021} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_021} {SPAN_OFFSET} {};set_instance_parameter_value {router_021} {PKT_ADDR_H} {67};set_instance_parameter_value {router_021} {PKT_ADDR_L} {36};set_instance_parameter_value {router_021} {PKT_PROTECTION_H} {102};set_instance_parameter_value {router_021} {PKT_PROTECTION_L} {100};set_instance_parameter_value {router_021} {PKT_DEST_ID_H} {98};set_instance_parameter_value {router_021} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router_021} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_021} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_021} {ST_DATA_W} {112};set_instance_parameter_value {router_021} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_021} {DECODER_TYPE} {1};set_instance_parameter_value {router_021} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_021} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_021} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_021} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_021} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_021} {MEMORY_ALIASING_DECODE} {0};add_instance {router_022} {altera_merlin_router};set_instance_parameter_value {router_022} {DESTINATION_ID} {0 };set_instance_parameter_value {router_022} {CHANNEL_ID} {1 };set_instance_parameter_value {router_022} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_022} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_022} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_022} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_022} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_022} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_022} {SPAN_OFFSET} {};set_instance_parameter_value {router_022} {PKT_ADDR_H} {67};set_instance_parameter_value {router_022} {PKT_ADDR_L} {36};set_instance_parameter_value {router_022} {PKT_PROTECTION_H} {102};set_instance_parameter_value {router_022} {PKT_PROTECTION_L} {100};set_instance_parameter_value {router_022} {PKT_DEST_ID_H} {98};set_instance_parameter_value {router_022} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router_022} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_022} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_022} {ST_DATA_W} {112};set_instance_parameter_value {router_022} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_022} {DECODER_TYPE} {1};set_instance_parameter_value {router_022} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_022} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_022} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_022} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_022} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_022} {MEMORY_ALIASING_DECODE} {0};add_instance {router_023} {altera_merlin_router};set_instance_parameter_value {router_023} {DESTINATION_ID} {1 2 };set_instance_parameter_value {router_023} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_023} {TYPE_OF_TRANSACTION} {both read };set_instance_parameter_value {router_023} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_023} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_023} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_023} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_023} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_023} {SPAN_OFFSET} {};set_instance_parameter_value {router_023} {PKT_ADDR_H} {67};set_instance_parameter_value {router_023} {PKT_ADDR_L} {36};set_instance_parameter_value {router_023} {PKT_PROTECTION_H} {102};set_instance_parameter_value {router_023} {PKT_PROTECTION_L} {100};set_instance_parameter_value {router_023} {PKT_DEST_ID_H} {98};set_instance_parameter_value {router_023} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router_023} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_023} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_023} {ST_DATA_W} {112};set_instance_parameter_value {router_023} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_023} {DECODER_TYPE} {1};set_instance_parameter_value {router_023} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_023} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_023} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_023} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_023} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_023} {MEMORY_ALIASING_DECODE} {0};add_instance {JTAG_to_FPGA_Bridge_master_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_limiter} {PKT_DEST_ID_H} {98};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_limiter} {PKT_DEST_ID_L} {94};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_limiter} {PKT_SRC_ID_H} {93};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_limiter} {PKT_SRC_ID_L} {89};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_limiter} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_limiter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_limiter} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_limiter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_limiter} {PKT_THREAD_ID_H} {99};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_limiter} {PKT_THREAD_ID_L} {99};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_limiter} {MAX_OUTSTANDING_RESPONSES} {7};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_limiter} {PIPELINED} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_limiter} {ST_DATA_W} {112};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_limiter} {ST_CHANNEL_W} {19};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_limiter} {VALID_WIDTH} {19};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {JTAG_to_FPGA_Bridge_master_limiter} {REORDER} {0};add_instance {SRAM_avalon_sram_slave_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {SRAM_avalon_sram_slave_burst_adapter} {PKT_ADDR_H} {49};set_instance_parameter_value {SRAM_avalon_sram_slave_burst_adapter} {PKT_ADDR_L} {18};set_instance_parameter_value {SRAM_avalon_sram_slave_burst_adapter} {PKT_BEGIN_BURST} {69};set_instance_parameter_value {SRAM_avalon_sram_slave_burst_adapter} {PKT_BYTE_CNT_H} {58};set_instance_parameter_value {SRAM_avalon_sram_slave_burst_adapter} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {SRAM_avalon_sram_slave_burst_adapter} {PKT_BYTEEN_H} {17};set_instance_parameter_value {SRAM_avalon_sram_slave_burst_adapter} {PKT_BYTEEN_L} {16};set_instance_parameter_value {SRAM_avalon_sram_slave_burst_adapter} {PKT_BURST_SIZE_H} {64};set_instance_parameter_value {SRAM_avalon_sram_slave_burst_adapter} {PKT_BURST_SIZE_L} {62};set_instance_parameter_value {SRAM_avalon_sram_slave_burst_adapter} {PKT_BURST_TYPE_H} {66};set_instance_parameter_value {SRAM_avalon_sram_slave_burst_adapter} {PKT_BURST_TYPE_L} {65};set_instance_parameter_value {SRAM_avalon_sram_slave_burst_adapter} {PKT_BURSTWRAP_H} {61};set_instance_parameter_value {SRAM_avalon_sram_slave_burst_adapter} {PKT_BURSTWRAP_L} {59};set_instance_parameter_value {SRAM_avalon_sram_slave_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {SRAM_avalon_sram_slave_burst_adapter} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {SRAM_avalon_sram_slave_burst_adapter} {PKT_TRANS_READ} {53};set_instance_parameter_value {SRAM_avalon_sram_slave_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {SRAM_avalon_sram_slave_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {SRAM_avalon_sram_slave_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {SRAM_avalon_sram_slave_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {SRAM_avalon_sram_slave_burst_adapter} {ST_DATA_W} {94};set_instance_parameter_value {SRAM_avalon_sram_slave_burst_adapter} {ST_CHANNEL_W} {19};set_instance_parameter_value {SRAM_avalon_sram_slave_burst_adapter} {OUT_BYTE_CNT_H} {57};set_instance_parameter_value {SRAM_avalon_sram_slave_burst_adapter} {OUT_BURSTWRAP_H} {61};set_instance_parameter_value {SRAM_avalon_sram_slave_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:76) src_id(75:71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61:59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {SRAM_avalon_sram_slave_burst_adapter} {COMPRESSED_READ_SUPPORT} {0};set_instance_parameter_value {SRAM_avalon_sram_slave_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {SRAM_avalon_sram_slave_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {SRAM_avalon_sram_slave_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {SRAM_avalon_sram_slave_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {SRAM_avalon_sram_slave_burst_adapter} {BURSTWRAP_CONST_MASK} {7};set_instance_parameter_value {SRAM_avalon_sram_slave_burst_adapter} {BURSTWRAP_CONST_VALUE} {7};set_instance_parameter_value {SRAM_avalon_sram_slave_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {112};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {9};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {112};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {9};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_002} {ST_DATA_W} {112};set_instance_parameter_value {cmd_demux_002} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_demux_002} {NUM_OUTPUTS} {16};set_instance_parameter_value {cmd_demux_002} {VALID_WIDTH} {19};set_instance_parameter_value {cmd_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_003} {ST_DATA_W} {112};set_instance_parameter_value {cmd_demux_003} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_demux_003} {NUM_OUTPUTS} {2};set_instance_parameter_value {cmd_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_004} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_004} {ST_DATA_W} {112};set_instance_parameter_value {cmd_demux_004} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_demux_004} {NUM_OUTPUTS} {2};set_instance_parameter_value {cmd_demux_004} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {112};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {3};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 1 1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {112};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_002} {ST_DATA_W} {112};set_instance_parameter_value {cmd_mux_002} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_002} {NUM_INPUTS} {3};set_instance_parameter_value {cmd_mux_002} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_002} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SHARES} {1 1 1 };set_instance_parameter_value {cmd_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_003} {ST_DATA_W} {112};set_instance_parameter_value {cmd_mux_003} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_003} {NUM_INPUTS} {3};set_instance_parameter_value {cmd_mux_003} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_003} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SHARES} {1 1 1 };set_instance_parameter_value {cmd_mux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_004} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_004} {ST_DATA_W} {112};set_instance_parameter_value {cmd_mux_004} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_004} {NUM_INPUTS} {3};set_instance_parameter_value {cmd_mux_004} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_004} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_004} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SHARES} {1 1 1 };set_instance_parameter_value {cmd_mux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_005} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_005} {ST_DATA_W} {112};set_instance_parameter_value {cmd_mux_005} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_005} {NUM_INPUTS} {3};set_instance_parameter_value {cmd_mux_005} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_005} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_005} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SHARES} {1 1 1 };set_instance_parameter_value {cmd_mux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_006} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_006} {ST_DATA_W} {112};set_instance_parameter_value {cmd_mux_006} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_006} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_006} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_006} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_006} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_007} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_007} {ST_DATA_W} {112};set_instance_parameter_value {cmd_mux_007} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_007} {NUM_INPUTS} {3};set_instance_parameter_value {cmd_mux_007} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_007} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_007} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_007} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_007} {ARBITRATION_SHARES} {1 1 1 };set_instance_parameter_value {cmd_mux_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_008} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_008} {ST_DATA_W} {112};set_instance_parameter_value {cmd_mux_008} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_008} {NUM_INPUTS} {5};set_instance_parameter_value {cmd_mux_008} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_008} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_008} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_008} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_008} {ARBITRATION_SHARES} {1 1 1 1 1 };set_instance_parameter_value {cmd_mux_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_009} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_009} {ST_DATA_W} {112};set_instance_parameter_value {cmd_mux_009} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_009} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_009} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_009} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_009} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_009} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_009} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_010} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_010} {ST_DATA_W} {112};set_instance_parameter_value {cmd_mux_010} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_010} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_010} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_010} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_010} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_010} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_010} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_010} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_011} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_011} {ST_DATA_W} {112};set_instance_parameter_value {cmd_mux_011} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_011} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_011} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_011} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_011} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_011} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_011} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_011} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_012} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_012} {ST_DATA_W} {112};set_instance_parameter_value {cmd_mux_012} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_012} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_012} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_012} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_012} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_012} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_012} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_012} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_013} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_013} {ST_DATA_W} {112};set_instance_parameter_value {cmd_mux_013} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_013} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_013} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_013} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_013} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_013} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_013} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_013} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_014} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_014} {ST_DATA_W} {112};set_instance_parameter_value {cmd_mux_014} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_014} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_014} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_014} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_014} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_014} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_014} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_014} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_015} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_015} {ST_DATA_W} {112};set_instance_parameter_value {cmd_mux_015} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_015} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_015} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_015} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_015} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_015} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_015} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_015} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_016} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_016} {ST_DATA_W} {112};set_instance_parameter_value {cmd_mux_016} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_016} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_016} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_016} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_016} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_016} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_016} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_016} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_017} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_017} {ST_DATA_W} {112};set_instance_parameter_value {cmd_mux_017} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_017} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_017} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_017} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_017} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_017} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_017} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_017} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_018} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_018} {ST_DATA_W} {112};set_instance_parameter_value {cmd_mux_018} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_018} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_018} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_018} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_018} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_018} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_018} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_018} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {112};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {3};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {112};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_002} {ST_DATA_W} {112};set_instance_parameter_value {rsp_demux_002} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_002} {NUM_OUTPUTS} {3};set_instance_parameter_value {rsp_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_003} {ST_DATA_W} {112};set_instance_parameter_value {rsp_demux_003} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_003} {NUM_OUTPUTS} {3};set_instance_parameter_value {rsp_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_004} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_004} {ST_DATA_W} {112};set_instance_parameter_value {rsp_demux_004} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_004} {NUM_OUTPUTS} {3};set_instance_parameter_value {rsp_demux_004} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_005} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_005} {ST_DATA_W} {112};set_instance_parameter_value {rsp_demux_005} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_005} {NUM_OUTPUTS} {3};set_instance_parameter_value {rsp_demux_005} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_006} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_006} {ST_DATA_W} {112};set_instance_parameter_value {rsp_demux_006} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_006} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_006} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_007} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_007} {ST_DATA_W} {112};set_instance_parameter_value {rsp_demux_007} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_007} {NUM_OUTPUTS} {3};set_instance_parameter_value {rsp_demux_007} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_008} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_008} {ST_DATA_W} {112};set_instance_parameter_value {rsp_demux_008} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_008} {NUM_OUTPUTS} {5};set_instance_parameter_value {rsp_demux_008} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_009} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_009} {ST_DATA_W} {112};set_instance_parameter_value {rsp_demux_009} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_009} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_009} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_010} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_010} {ST_DATA_W} {112};set_instance_parameter_value {rsp_demux_010} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_010} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_010} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_010} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_011} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_011} {ST_DATA_W} {112};set_instance_parameter_value {rsp_demux_011} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_011} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_011} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_011} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_012} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_012} {ST_DATA_W} {112};set_instance_parameter_value {rsp_demux_012} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_012} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_012} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_012} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_013} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_013} {ST_DATA_W} {112};set_instance_parameter_value {rsp_demux_013} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_013} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_013} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_013} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_014} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_014} {ST_DATA_W} {112};set_instance_parameter_value {rsp_demux_014} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_014} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_014} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_014} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_015} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_015} {ST_DATA_W} {112};set_instance_parameter_value {rsp_demux_015} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_015} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_015} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_015} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_016} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_016} {ST_DATA_W} {112};set_instance_parameter_value {rsp_demux_016} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_016} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_016} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_016} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_017} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_017} {ST_DATA_W} {112};set_instance_parameter_value {rsp_demux_017} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_017} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_017} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_017} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_018} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_018} {ST_DATA_W} {112};set_instance_parameter_value {rsp_demux_018} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_018} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_018} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_018} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {112};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {9};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 1 1 1 1 1 1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {112};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {9};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 1 1 1 1 1 1 1 1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_002} {ST_DATA_W} {112};set_instance_parameter_value {rsp_mux_002} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_mux_002} {NUM_INPUTS} {16};set_instance_parameter_value {rsp_mux_002} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_002} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux_002} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_002} {ARBITRATION_SHARES} {1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 };set_instance_parameter_value {rsp_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_003} {ST_DATA_W} {112};set_instance_parameter_value {rsp_mux_003} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_mux_003} {NUM_INPUTS} {2};set_instance_parameter_value {rsp_mux_003} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_003} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux_003} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_003} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {rsp_mux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_004} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_004} {ST_DATA_W} {112};set_instance_parameter_value {rsp_mux_004} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_mux_004} {NUM_INPUTS} {2};set_instance_parameter_value {rsp_mux_004} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_004} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_004} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux_004} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_004} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {rsp_mux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {SRAM_avalon_sram_slave_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {SRAM_avalon_sram_slave_rsp_width_adapter} {IN_PKT_ADDR_H} {49};set_instance_parameter_value {SRAM_avalon_sram_slave_rsp_width_adapter} {IN_PKT_ADDR_L} {18};set_instance_parameter_value {SRAM_avalon_sram_slave_rsp_width_adapter} {IN_PKT_DATA_H} {15};set_instance_parameter_value {SRAM_avalon_sram_slave_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {SRAM_avalon_sram_slave_rsp_width_adapter} {IN_PKT_BYTEEN_H} {17};set_instance_parameter_value {SRAM_avalon_sram_slave_rsp_width_adapter} {IN_PKT_BYTEEN_L} {16};set_instance_parameter_value {SRAM_avalon_sram_slave_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {58};set_instance_parameter_value {SRAM_avalon_sram_slave_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {56};set_instance_parameter_value {SRAM_avalon_sram_slave_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {SRAM_avalon_sram_slave_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {52};set_instance_parameter_value {SRAM_avalon_sram_slave_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {61};set_instance_parameter_value {SRAM_avalon_sram_slave_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {59};set_instance_parameter_value {SRAM_avalon_sram_slave_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {64};set_instance_parameter_value {SRAM_avalon_sram_slave_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {62};set_instance_parameter_value {SRAM_avalon_sram_slave_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {90};set_instance_parameter_value {SRAM_avalon_sram_slave_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {89};set_instance_parameter_value {SRAM_avalon_sram_slave_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {55};set_instance_parameter_value {SRAM_avalon_sram_slave_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {66};set_instance_parameter_value {SRAM_avalon_sram_slave_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {65};set_instance_parameter_value {SRAM_avalon_sram_slave_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {91};set_instance_parameter_value {SRAM_avalon_sram_slave_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {93};set_instance_parameter_value {SRAM_avalon_sram_slave_rsp_width_adapter} {IN_ST_DATA_W} {94};set_instance_parameter_value {SRAM_avalon_sram_slave_rsp_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {SRAM_avalon_sram_slave_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {SRAM_avalon_sram_slave_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {SRAM_avalon_sram_slave_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {SRAM_avalon_sram_slave_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {SRAM_avalon_sram_slave_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {SRAM_avalon_sram_slave_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {76};set_instance_parameter_value {SRAM_avalon_sram_slave_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {SRAM_avalon_sram_slave_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {SRAM_avalon_sram_slave_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {82};set_instance_parameter_value {SRAM_avalon_sram_slave_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {80};set_instance_parameter_value {SRAM_avalon_sram_slave_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {SRAM_avalon_sram_slave_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {SRAM_avalon_sram_slave_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {SRAM_avalon_sram_slave_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {84};set_instance_parameter_value {SRAM_avalon_sram_slave_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {83};set_instance_parameter_value {SRAM_avalon_sram_slave_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {SRAM_avalon_sram_slave_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {SRAM_avalon_sram_slave_rsp_width_adapter} {OUT_ST_DATA_W} {112};set_instance_parameter_value {SRAM_avalon_sram_slave_rsp_width_adapter} {ST_CHANNEL_W} {19};set_instance_parameter_value {SRAM_avalon_sram_slave_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {SRAM_avalon_sram_slave_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {SRAM_avalon_sram_slave_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {SRAM_avalon_sram_slave_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {SRAM_avalon_sram_slave_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:76) src_id(75:71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61:59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {SRAM_avalon_sram_slave_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {SRAM_avalon_sram_slave_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {SRAM_avalon_sram_slave_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {SRAM_avalon_sram_slave_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {SRAM_avalon_sram_slave_cmd_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {SRAM_avalon_sram_slave_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {SRAM_avalon_sram_slave_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {SRAM_avalon_sram_slave_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {SRAM_avalon_sram_slave_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {SRAM_avalon_sram_slave_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {SRAM_avalon_sram_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {76};set_instance_parameter_value {SRAM_avalon_sram_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {SRAM_avalon_sram_slave_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {SRAM_avalon_sram_slave_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {SRAM_avalon_sram_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {79};set_instance_parameter_value {SRAM_avalon_sram_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {77};set_instance_parameter_value {SRAM_avalon_sram_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {82};set_instance_parameter_value {SRAM_avalon_sram_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {80};set_instance_parameter_value {SRAM_avalon_sram_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {SRAM_avalon_sram_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {SRAM_avalon_sram_slave_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {SRAM_avalon_sram_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {84};set_instance_parameter_value {SRAM_avalon_sram_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {83};set_instance_parameter_value {SRAM_avalon_sram_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {SRAM_avalon_sram_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {SRAM_avalon_sram_slave_cmd_width_adapter} {IN_ST_DATA_W} {112};set_instance_parameter_value {SRAM_avalon_sram_slave_cmd_width_adapter} {OUT_PKT_ADDR_H} {49};set_instance_parameter_value {SRAM_avalon_sram_slave_cmd_width_adapter} {OUT_PKT_ADDR_L} {18};set_instance_parameter_value {SRAM_avalon_sram_slave_cmd_width_adapter} {OUT_PKT_DATA_H} {15};set_instance_parameter_value {SRAM_avalon_sram_slave_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {SRAM_avalon_sram_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {17};set_instance_parameter_value {SRAM_avalon_sram_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {16};set_instance_parameter_value {SRAM_avalon_sram_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {58};set_instance_parameter_value {SRAM_avalon_sram_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {56};set_instance_parameter_value {SRAM_avalon_sram_slave_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {SRAM_avalon_sram_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {64};set_instance_parameter_value {SRAM_avalon_sram_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {62};set_instance_parameter_value {SRAM_avalon_sram_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {90};set_instance_parameter_value {SRAM_avalon_sram_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {89};set_instance_parameter_value {SRAM_avalon_sram_slave_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {55};set_instance_parameter_value {SRAM_avalon_sram_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {66};set_instance_parameter_value {SRAM_avalon_sram_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {65};set_instance_parameter_value {SRAM_avalon_sram_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {91};set_instance_parameter_value {SRAM_avalon_sram_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {93};set_instance_parameter_value {SRAM_avalon_sram_slave_cmd_width_adapter} {OUT_ST_DATA_W} {94};set_instance_parameter_value {SRAM_avalon_sram_slave_cmd_width_adapter} {ST_CHANNEL_W} {19};set_instance_parameter_value {SRAM_avalon_sram_slave_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {SRAM_avalon_sram_slave_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {SRAM_avalon_sram_slave_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {SRAM_avalon_sram_slave_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {SRAM_avalon_sram_slave_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {SRAM_avalon_sram_slave_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:76) src_id(75:71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61:59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {SRAM_avalon_sram_slave_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {SRAM_avalon_sram_slave_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {Processor2_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {Processor2_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {Processor2_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {Processor2_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {Processor2_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {Processor1_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {Processor1_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {Processor1_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {Processor1_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {Processor1_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {JTAG_to_FPGA_Bridge_clk_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {JTAG_to_FPGA_Bridge_clk_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {JTAG_to_FPGA_Bridge_clk_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {JTAG_to_FPGA_Bridge_clk_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {JTAG_to_FPGA_Bridge_clk_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {JTAG_UART_2nd_Core_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {JTAG_UART_2nd_Core_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {JTAG_UART_2nd_Core_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {JTAG_UART_2nd_Core_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {JTAG_UART_2nd_Core_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {System_PLL_sys_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {System_PLL_sys_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {50000000};set_instance_parameter_value {System_PLL_sys_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {Processor2_data_master_translator.avalon_universal_master_0} {Processor2_data_master_agent.av} {avalon};set_connection_parameter_value {Processor2_data_master_translator.avalon_universal_master_0/Processor2_data_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {Processor2_data_master_translator.avalon_universal_master_0/Processor2_data_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {Processor2_data_master_translator.avalon_universal_master_0/Processor2_data_master_agent.av} {defaultConnection} {false};add_connection {rsp_mux.src} {Processor2_data_master_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/Processor2_data_master_agent.rp} {qsys_mm.response};add_connection {Processor1_data_master_translator.avalon_universal_master_0} {Processor1_data_master_agent.av} {avalon};set_connection_parameter_value {Processor1_data_master_translator.avalon_universal_master_0/Processor1_data_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {Processor1_data_master_translator.avalon_universal_master_0/Processor1_data_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {Processor1_data_master_translator.avalon_universal_master_0/Processor1_data_master_agent.av} {defaultConnection} {false};add_connection {rsp_mux_001.src} {Processor1_data_master_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_001.src/Processor1_data_master_agent.rp} {qsys_mm.response};add_connection {JTAG_to_FPGA_Bridge_master_translator.avalon_universal_master_0} {JTAG_to_FPGA_Bridge_master_agent.av} {avalon};set_connection_parameter_value {JTAG_to_FPGA_Bridge_master_translator.avalon_universal_master_0/JTAG_to_FPGA_Bridge_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {JTAG_to_FPGA_Bridge_master_translator.avalon_universal_master_0/JTAG_to_FPGA_Bridge_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {JTAG_to_FPGA_Bridge_master_translator.avalon_universal_master_0/JTAG_to_FPGA_Bridge_master_agent.av} {defaultConnection} {false};add_connection {Processor1_instruction_master_translator.avalon_universal_master_0} {Processor1_instruction_master_agent.av} {avalon};set_connection_parameter_value {Processor1_instruction_master_translator.avalon_universal_master_0/Processor1_instruction_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {Processor1_instruction_master_translator.avalon_universal_master_0/Processor1_instruction_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {Processor1_instruction_master_translator.avalon_universal_master_0/Processor1_instruction_master_agent.av} {defaultConnection} {false};add_connection {rsp_mux_003.src} {Processor1_instruction_master_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_003.src/Processor1_instruction_master_agent.rp} {qsys_mm.response};add_connection {Processor2_instruction_master_translator.avalon_universal_master_0} {Processor2_instruction_master_agent.av} {avalon};set_connection_parameter_value {Processor2_instruction_master_translator.avalon_universal_master_0/Processor2_instruction_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {Processor2_instruction_master_translator.avalon_universal_master_0/Processor2_instruction_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {Processor2_instruction_master_translator.avalon_universal_master_0/Processor2_instruction_master_agent.av} {defaultConnection} {false};add_connection {rsp_mux_004.src} {Processor2_instruction_master_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_004.src/Processor2_instruction_master_agent.rp} {qsys_mm.response};add_connection {Audio_Subsystem_audio_slave_agent.m0} {Audio_Subsystem_audio_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {Audio_Subsystem_audio_slave_agent.m0/Audio_Subsystem_audio_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {Audio_Subsystem_audio_slave_agent.m0/Audio_Subsystem_audio_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {Audio_Subsystem_audio_slave_agent.m0/Audio_Subsystem_audio_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {Audio_Subsystem_audio_slave_agent.rf_source} {Audio_Subsystem_audio_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {Audio_Subsystem_audio_slave_agent_rsp_fifo.out} {Audio_Subsystem_audio_slave_agent.rf_sink} {avalon_streaming};add_connection {Audio_Subsystem_audio_slave_agent.rdata_fifo_src} {Audio_Subsystem_audio_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux.src} {Audio_Subsystem_audio_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/Audio_Subsystem_audio_slave_agent.cp} {qsys_mm.command};add_connection {JTAG_UART_2nd_Core_avalon_jtag_slave_agent.m0} {JTAG_UART_2nd_Core_avalon_jtag_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_agent.m0/JTAG_UART_2nd_Core_avalon_jtag_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_agent.m0/JTAG_UART_2nd_Core_avalon_jtag_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {JTAG_UART_2nd_Core_avalon_jtag_slave_agent.m0/JTAG_UART_2nd_Core_avalon_jtag_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {JTAG_UART_2nd_Core_avalon_jtag_slave_agent.rf_source} {JTAG_UART_2nd_Core_avalon_jtag_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {JTAG_UART_2nd_Core_avalon_jtag_slave_agent_rsp_fifo.out} {JTAG_UART_2nd_Core_avalon_jtag_slave_agent.rf_sink} {avalon_streaming};add_connection {JTAG_UART_2nd_Core_avalon_jtag_slave_agent.rdata_fifo_src} {JTAG_UART_2nd_Core_avalon_jtag_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_001.src} {JTAG_UART_2nd_Core_avalon_jtag_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/JTAG_UART_2nd_Core_avalon_jtag_slave_agent.cp} {qsys_mm.command};add_connection {Expansion_JP5_avalon_parallel_port_slave_agent.m0} {Expansion_JP5_avalon_parallel_port_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {Expansion_JP5_avalon_parallel_port_slave_agent.m0/Expansion_JP5_avalon_parallel_port_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {Expansion_JP5_avalon_parallel_port_slave_agent.m0/Expansion_JP5_avalon_parallel_port_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {Expansion_JP5_avalon_parallel_port_slave_agent.m0/Expansion_JP5_avalon_parallel_port_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {Expansion_JP5_avalon_parallel_port_slave_agent.rf_source} {Expansion_JP5_avalon_parallel_port_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {Expansion_JP5_avalon_parallel_port_slave_agent_rsp_fifo.out} {Expansion_JP5_avalon_parallel_port_slave_agent.rf_sink} {avalon_streaming};add_connection {Expansion_JP5_avalon_parallel_port_slave_agent.rdata_fifo_src} {Expansion_JP5_avalon_parallel_port_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_002.src} {Expansion_JP5_avalon_parallel_port_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_002.src/Expansion_JP5_avalon_parallel_port_slave_agent.cp} {qsys_mm.command};add_connection {Pushbuttons_avalon_parallel_port_slave_agent.m0} {Pushbuttons_avalon_parallel_port_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {Pushbuttons_avalon_parallel_port_slave_agent.m0/Pushbuttons_avalon_parallel_port_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {Pushbuttons_avalon_parallel_port_slave_agent.m0/Pushbuttons_avalon_parallel_port_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {Pushbuttons_avalon_parallel_port_slave_agent.m0/Pushbuttons_avalon_parallel_port_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {Pushbuttons_avalon_parallel_port_slave_agent.rf_source} {Pushbuttons_avalon_parallel_port_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {Pushbuttons_avalon_parallel_port_slave_agent_rsp_fifo.out} {Pushbuttons_avalon_parallel_port_slave_agent.rf_sink} {avalon_streaming};add_connection {Pushbuttons_avalon_parallel_port_slave_agent.rdata_fifo_src} {Pushbuttons_avalon_parallel_port_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_003.src} {Pushbuttons_avalon_parallel_port_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_003.src/Pushbuttons_avalon_parallel_port_slave_agent.cp} {qsys_mm.command};add_connection {Serial_Port_avalon_rs232_slave_agent.m0} {Serial_Port_avalon_rs232_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {Serial_Port_avalon_rs232_slave_agent.m0/Serial_Port_avalon_rs232_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {Serial_Port_avalon_rs232_slave_agent.m0/Serial_Port_avalon_rs232_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {Serial_Port_avalon_rs232_slave_agent.m0/Serial_Port_avalon_rs232_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {Serial_Port_avalon_rs232_slave_agent.rf_source} {Serial_Port_avalon_rs232_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {Serial_Port_avalon_rs232_slave_agent_rsp_fifo.out} {Serial_Port_avalon_rs232_slave_agent.rf_sink} {avalon_streaming};add_connection {Serial_Port_avalon_rs232_slave_agent.rdata_fifo_src} {Serial_Port_avalon_rs232_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_004.src} {Serial_Port_avalon_rs232_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_004.src/Serial_Port_avalon_rs232_slave_agent.cp} {qsys_mm.command};add_connection {CameraD5M_0_camera_slave_agent.m0} {CameraD5M_0_camera_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {CameraD5M_0_camera_slave_agent.m0/CameraD5M_0_camera_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {CameraD5M_0_camera_slave_agent.m0/CameraD5M_0_camera_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {CameraD5M_0_camera_slave_agent.m0/CameraD5M_0_camera_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {CameraD5M_0_camera_slave_agent.rf_source} {CameraD5M_0_camera_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {CameraD5M_0_camera_slave_agent_rsp_fifo.out} {CameraD5M_0_camera_slave_agent.rf_sink} {avalon_streaming};add_connection {CameraD5M_0_camera_slave_agent.rdata_fifo_src} {CameraD5M_0_camera_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_005.src} {CameraD5M_0_camera_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_005.src/CameraD5M_0_camera_slave_agent.cp} {qsys_mm.command};add_connection {Processor2_debug_mem_slave_agent.m0} {Processor2_debug_mem_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {Processor2_debug_mem_slave_agent.m0/Processor2_debug_mem_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {Processor2_debug_mem_slave_agent.m0/Processor2_debug_mem_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {Processor2_debug_mem_slave_agent.m0/Processor2_debug_mem_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {Processor2_debug_mem_slave_agent.rf_source} {Processor2_debug_mem_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {Processor2_debug_mem_slave_agent_rsp_fifo.out} {Processor2_debug_mem_slave_agent.rf_sink} {avalon_streaming};add_connection {Processor2_debug_mem_slave_agent.rdata_fifo_src} {Processor2_debug_mem_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_006.src} {Processor2_debug_mem_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_006.src/Processor2_debug_mem_slave_agent.cp} {qsys_mm.command};add_connection {Interval_Timer_s1_agent.m0} {Interval_Timer_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {Interval_Timer_s1_agent.m0/Interval_Timer_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {Interval_Timer_s1_agent.m0/Interval_Timer_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {Interval_Timer_s1_agent.m0/Interval_Timer_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {Interval_Timer_s1_agent.rf_source} {Interval_Timer_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {Interval_Timer_s1_agent_rsp_fifo.out} {Interval_Timer_s1_agent.rf_sink} {avalon_streaming};add_connection {Interval_Timer_s1_agent.rdata_fifo_src} {Interval_Timer_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_007.src} {Interval_Timer_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_007.src/Interval_Timer_s1_agent.cp} {qsys_mm.command};add_connection {SDRAM_s1_agent.m0} {SDRAM_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {SDRAM_s1_agent.m0/SDRAM_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {SDRAM_s1_agent.m0/SDRAM_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {SDRAM_s1_agent.m0/SDRAM_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {SDRAM_s1_agent.rf_source} {SDRAM_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {SDRAM_s1_agent_rsp_fifo.out} {SDRAM_s1_agent.rf_sink} {avalon_streaming};add_connection {SDRAM_s1_agent.rdata_fifo_src} {SDRAM_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_008.src} {SDRAM_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_008.src/SDRAM_s1_agent.cp} {qsys_mm.command};add_connection {AV_Config_avalon_av_config_slave_agent.m0} {AV_Config_avalon_av_config_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {AV_Config_avalon_av_config_slave_agent.m0/AV_Config_avalon_av_config_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {AV_Config_avalon_av_config_slave_agent.m0/AV_Config_avalon_av_config_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {AV_Config_avalon_av_config_slave_agent.m0/AV_Config_avalon_av_config_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {AV_Config_avalon_av_config_slave_agent.rf_source} {AV_Config_avalon_av_config_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {AV_Config_avalon_av_config_slave_agent_rsp_fifo.out} {AV_Config_avalon_av_config_slave_agent.rf_sink} {avalon_streaming};add_connection {AV_Config_avalon_av_config_slave_agent.rdata_fifo_src} {AV_Config_avalon_av_config_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_009.src} {AV_Config_avalon_av_config_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_009.src/AV_Config_avalon_av_config_slave_agent.cp} {qsys_mm.command};add_connection {JTAG_UART_avalon_jtag_slave_agent.m0} {JTAG_UART_avalon_jtag_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {JTAG_UART_avalon_jtag_slave_agent.m0/JTAG_UART_avalon_jtag_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {JTAG_UART_avalon_jtag_slave_agent.m0/JTAG_UART_avalon_jtag_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {JTAG_UART_avalon_jtag_slave_agent.m0/JTAG_UART_avalon_jtag_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {JTAG_UART_avalon_jtag_slave_agent.rf_source} {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo.out} {JTAG_UART_avalon_jtag_slave_agent.rf_sink} {avalon_streaming};add_connection {JTAG_UART_avalon_jtag_slave_agent.rdata_fifo_src} {JTAG_UART_avalon_jtag_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_010.src} {JTAG_UART_avalon_jtag_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_010.src/JTAG_UART_avalon_jtag_slave_agent.cp} {qsys_mm.command};add_connection {Red_LEDs_avalon_parallel_port_slave_agent.m0} {Red_LEDs_avalon_parallel_port_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {Red_LEDs_avalon_parallel_port_slave_agent.m0/Red_LEDs_avalon_parallel_port_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {Red_LEDs_avalon_parallel_port_slave_agent.m0/Red_LEDs_avalon_parallel_port_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {Red_LEDs_avalon_parallel_port_slave_agent.m0/Red_LEDs_avalon_parallel_port_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {Red_LEDs_avalon_parallel_port_slave_agent.rf_source} {Red_LEDs_avalon_parallel_port_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {Red_LEDs_avalon_parallel_port_slave_agent_rsp_fifo.out} {Red_LEDs_avalon_parallel_port_slave_agent.rf_sink} {avalon_streaming};add_connection {Red_LEDs_avalon_parallel_port_slave_agent.rdata_fifo_src} {Red_LEDs_avalon_parallel_port_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_011.src} {Red_LEDs_avalon_parallel_port_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_011.src/Red_LEDs_avalon_parallel_port_slave_agent.cp} {qsys_mm.command};add_connection {Green_LEDs_avalon_parallel_port_slave_agent.m0} {Green_LEDs_avalon_parallel_port_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {Green_LEDs_avalon_parallel_port_slave_agent.m0/Green_LEDs_avalon_parallel_port_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {Green_LEDs_avalon_parallel_port_slave_agent.m0/Green_LEDs_avalon_parallel_port_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {Green_LEDs_avalon_parallel_port_slave_agent.m0/Green_LEDs_avalon_parallel_port_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {Green_LEDs_avalon_parallel_port_slave_agent.rf_source} {Green_LEDs_avalon_parallel_port_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {Green_LEDs_avalon_parallel_port_slave_agent_rsp_fifo.out} {Green_LEDs_avalon_parallel_port_slave_agent.rf_sink} {avalon_streaming};add_connection {Green_LEDs_avalon_parallel_port_slave_agent.rdata_fifo_src} {Green_LEDs_avalon_parallel_port_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_012.src} {Green_LEDs_avalon_parallel_port_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_012.src/Green_LEDs_avalon_parallel_port_slave_agent.cp} {qsys_mm.command};add_connection {Slider_Switches_avalon_parallel_port_slave_agent.m0} {Slider_Switches_avalon_parallel_port_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {Slider_Switches_avalon_parallel_port_slave_agent.m0/Slider_Switches_avalon_parallel_port_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {Slider_Switches_avalon_parallel_port_slave_agent.m0/Slider_Switches_avalon_parallel_port_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {Slider_Switches_avalon_parallel_port_slave_agent.m0/Slider_Switches_avalon_parallel_port_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {Slider_Switches_avalon_parallel_port_slave_agent.rf_source} {Slider_Switches_avalon_parallel_port_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {Slider_Switches_avalon_parallel_port_slave_agent_rsp_fifo.out} {Slider_Switches_avalon_parallel_port_slave_agent.rf_sink} {avalon_streaming};add_connection {Slider_Switches_avalon_parallel_port_slave_agent.rdata_fifo_src} {Slider_Switches_avalon_parallel_port_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_013.src} {Slider_Switches_avalon_parallel_port_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_013.src/Slider_Switches_avalon_parallel_port_slave_agent.cp} {qsys_mm.command};add_connection {SRAM_avalon_sram_slave_agent.m0} {SRAM_avalon_sram_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {SRAM_avalon_sram_slave_agent.m0/SRAM_avalon_sram_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {SRAM_avalon_sram_slave_agent.m0/SRAM_avalon_sram_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {SRAM_avalon_sram_slave_agent.m0/SRAM_avalon_sram_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {SRAM_avalon_sram_slave_agent.rf_source} {SRAM_avalon_sram_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {SRAM_avalon_sram_slave_agent_rsp_fifo.out} {SRAM_avalon_sram_slave_agent.rf_sink} {avalon_streaming};add_connection {SRAM_avalon_sram_slave_agent.rdata_fifo_src} {SRAM_avalon_sram_slave_agent_rdata_fifo.in} {avalon_streaming};add_connection {SRAM_avalon_sram_slave_agent_rdata_fifo.out} {SRAM_avalon_sram_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {SysID_control_slave_agent.m0} {SysID_control_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {SysID_control_slave_agent.m0/SysID_control_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {SysID_control_slave_agent.m0/SysID_control_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {SysID_control_slave_agent.m0/SysID_control_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {SysID_control_slave_agent.rf_source} {SysID_control_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {SysID_control_slave_agent_rsp_fifo.out} {SysID_control_slave_agent.rf_sink} {avalon_streaming};add_connection {SysID_control_slave_agent.rdata_fifo_src} {SysID_control_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_015.src} {SysID_control_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_015.src/SysID_control_slave_agent.cp} {qsys_mm.command};add_connection {Flash_flash_data_agent.m0} {Flash_flash_data_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {Flash_flash_data_agent.m0/Flash_flash_data_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {Flash_flash_data_agent.m0/Flash_flash_data_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {Flash_flash_data_agent.m0/Flash_flash_data_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {Flash_flash_data_agent.rf_source} {Flash_flash_data_agent_rsp_fifo.in} {avalon_streaming};add_connection {Flash_flash_data_agent_rsp_fifo.out} {Flash_flash_data_agent.rf_sink} {avalon_streaming};add_connection {Flash_flash_data_agent.rdata_fifo_src} {Flash_flash_data_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_016.src} {Flash_flash_data_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_016.src/Flash_flash_data_agent.cp} {qsys_mm.command};add_connection {Flash_flash_erase_control_agent.m0} {Flash_flash_erase_control_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {Flash_flash_erase_control_agent.m0/Flash_flash_erase_control_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {Flash_flash_erase_control_agent.m0/Flash_flash_erase_control_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {Flash_flash_erase_control_agent.m0/Flash_flash_erase_control_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {Flash_flash_erase_control_agent.rf_source} {Flash_flash_erase_control_agent_rsp_fifo.in} {avalon_streaming};add_connection {Flash_flash_erase_control_agent_rsp_fifo.out} {Flash_flash_erase_control_agent.rf_sink} {avalon_streaming};add_connection {Flash_flash_erase_control_agent.rdata_fifo_src} {Flash_flash_erase_control_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_017.src} {Flash_flash_erase_control_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_017.src/Flash_flash_erase_control_agent.cp} {qsys_mm.command};add_connection {Processor1_debug_mem_slave_agent.m0} {Processor1_debug_mem_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {Processor1_debug_mem_slave_agent.m0/Processor1_debug_mem_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {Processor1_debug_mem_slave_agent.m0/Processor1_debug_mem_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {Processor1_debug_mem_slave_agent.m0/Processor1_debug_mem_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {Processor1_debug_mem_slave_agent.rf_source} {Processor1_debug_mem_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {Processor1_debug_mem_slave_agent_rsp_fifo.out} {Processor1_debug_mem_slave_agent.rf_sink} {avalon_streaming};add_connection {Processor1_debug_mem_slave_agent.rdata_fifo_src} {Processor1_debug_mem_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_018.src} {Processor1_debug_mem_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_018.src/Processor1_debug_mem_slave_agent.cp} {qsys_mm.command};add_connection {Processor2_data_master_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {Processor2_data_master_agent.cp/router.sink} {qsys_mm.command};add_connection {router.src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {router.src/cmd_demux.sink} {qsys_mm.command};add_connection {Processor1_data_master_agent.cp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {Processor1_data_master_agent.cp/router_001.sink} {qsys_mm.command};add_connection {router_001.src} {cmd_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/cmd_demux_001.sink} {qsys_mm.command};add_connection {JTAG_to_FPGA_Bridge_master_agent.cp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {JTAG_to_FPGA_Bridge_master_agent.cp/router_002.sink} {qsys_mm.command};add_connection {Processor1_instruction_master_agent.cp} {router_003.sink} {avalon_streaming};preview_set_connection_tag {Processor1_instruction_master_agent.cp/router_003.sink} {qsys_mm.command};add_connection {router_003.src} {cmd_demux_003.sink} {avalon_streaming};preview_set_connection_tag {router_003.src/cmd_demux_003.sink} {qsys_mm.command};add_connection {Processor2_instruction_master_agent.cp} {router_004.sink} {avalon_streaming};preview_set_connection_tag {Processor2_instruction_master_agent.cp/router_004.sink} {qsys_mm.command};add_connection {router_004.src} {cmd_demux_004.sink} {avalon_streaming};preview_set_connection_tag {router_004.src/cmd_demux_004.sink} {qsys_mm.command};add_connection {Audio_Subsystem_audio_slave_agent.rp} {router_005.sink} {avalon_streaming};preview_set_connection_tag {Audio_Subsystem_audio_slave_agent.rp/router_005.sink} {qsys_mm.response};add_connection {router_005.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_005.src/rsp_demux.sink} {qsys_mm.response};add_connection {JTAG_UART_2nd_Core_avalon_jtag_slave_agent.rp} {router_006.sink} {avalon_streaming};preview_set_connection_tag {JTAG_UART_2nd_Core_avalon_jtag_slave_agent.rp/router_006.sink} {qsys_mm.response};add_connection {router_006.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_006.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {Expansion_JP5_avalon_parallel_port_slave_agent.rp} {router_007.sink} {avalon_streaming};preview_set_connection_tag {Expansion_JP5_avalon_parallel_port_slave_agent.rp/router_007.sink} {qsys_mm.response};add_connection {router_007.src} {rsp_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_007.src/rsp_demux_002.sink} {qsys_mm.response};add_connection {Pushbuttons_avalon_parallel_port_slave_agent.rp} {router_008.sink} {avalon_streaming};preview_set_connection_tag {Pushbuttons_avalon_parallel_port_slave_agent.rp/router_008.sink} {qsys_mm.response};add_connection {router_008.src} {rsp_demux_003.sink} {avalon_streaming};preview_set_connection_tag {router_008.src/rsp_demux_003.sink} {qsys_mm.response};add_connection {Serial_Port_avalon_rs232_slave_agent.rp} {router_009.sink} {avalon_streaming};preview_set_connection_tag {Serial_Port_avalon_rs232_slave_agent.rp/router_009.sink} {qsys_mm.response};add_connection {router_009.src} {rsp_demux_004.sink} {avalon_streaming};preview_set_connection_tag {router_009.src/rsp_demux_004.sink} {qsys_mm.response};add_connection {CameraD5M_0_camera_slave_agent.rp} {router_010.sink} {avalon_streaming};preview_set_connection_tag {CameraD5M_0_camera_slave_agent.rp/router_010.sink} {qsys_mm.response};add_connection {router_010.src} {rsp_demux_005.sink} {avalon_streaming};preview_set_connection_tag {router_010.src/rsp_demux_005.sink} {qsys_mm.response};add_connection {Processor2_debug_mem_slave_agent.rp} {router_011.sink} {avalon_streaming};preview_set_connection_tag {Processor2_debug_mem_slave_agent.rp/router_011.sink} {qsys_mm.response};add_connection {router_011.src} {rsp_demux_006.sink} {avalon_streaming};preview_set_connection_tag {router_011.src/rsp_demux_006.sink} {qsys_mm.response};add_connection {Interval_Timer_s1_agent.rp} {router_012.sink} {avalon_streaming};preview_set_connection_tag {Interval_Timer_s1_agent.rp/router_012.sink} {qsys_mm.response};add_connection {router_012.src} {rsp_demux_007.sink} {avalon_streaming};preview_set_connection_tag {router_012.src/rsp_demux_007.sink} {qsys_mm.response};add_connection {SDRAM_s1_agent.rp} {router_013.sink} {avalon_streaming};preview_set_connection_tag {SDRAM_s1_agent.rp/router_013.sink} {qsys_mm.response};add_connection {router_013.src} {rsp_demux_008.sink} {avalon_streaming};preview_set_connection_tag {router_013.src/rsp_demux_008.sink} {qsys_mm.response};add_connection {AV_Config_avalon_av_config_slave_agent.rp} {router_014.sink} {avalon_streaming};preview_set_connection_tag {AV_Config_avalon_av_config_slave_agent.rp/router_014.sink} {qsys_mm.response};add_connection {router_014.src} {rsp_demux_009.sink} {avalon_streaming};preview_set_connection_tag {router_014.src/rsp_demux_009.sink} {qsys_mm.response};add_connection {JTAG_UART_avalon_jtag_slave_agent.rp} {router_015.sink} {avalon_streaming};preview_set_connection_tag {JTAG_UART_avalon_jtag_slave_agent.rp/router_015.sink} {qsys_mm.response};add_connection {router_015.src} {rsp_demux_010.sink} {avalon_streaming};preview_set_connection_tag {router_015.src/rsp_demux_010.sink} {qsys_mm.response};add_connection {Red_LEDs_avalon_parallel_port_slave_agent.rp} {router_016.sink} {avalon_streaming};preview_set_connection_tag {Red_LEDs_avalon_parallel_port_slave_agent.rp/router_016.sink} {qsys_mm.response};add_connection {router_016.src} {rsp_demux_011.sink} {avalon_streaming};preview_set_connection_tag {router_016.src/rsp_demux_011.sink} {qsys_mm.response};add_connection {Green_LEDs_avalon_parallel_port_slave_agent.rp} {router_017.sink} {avalon_streaming};preview_set_connection_tag {Green_LEDs_avalon_parallel_port_slave_agent.rp/router_017.sink} {qsys_mm.response};add_connection {router_017.src} {rsp_demux_012.sink} {avalon_streaming};preview_set_connection_tag {router_017.src/rsp_demux_012.sink} {qsys_mm.response};add_connection {Slider_Switches_avalon_parallel_port_slave_agent.rp} {router_018.sink} {avalon_streaming};preview_set_connection_tag {Slider_Switches_avalon_parallel_port_slave_agent.rp/router_018.sink} {qsys_mm.response};add_connection {router_018.src} {rsp_demux_013.sink} {avalon_streaming};preview_set_connection_tag {router_018.src/rsp_demux_013.sink} {qsys_mm.response};add_connection {SRAM_avalon_sram_slave_agent.rp} {router_019.sink} {avalon_streaming};preview_set_connection_tag {SRAM_avalon_sram_slave_agent.rp/router_019.sink} {qsys_mm.response};add_connection {SysID_control_slave_agent.rp} {router_020.sink} {avalon_streaming};preview_set_connection_tag {SysID_control_slave_agent.rp/router_020.sink} {qsys_mm.response};add_connection {router_020.src} {rsp_demux_015.sink} {avalon_streaming};preview_set_connection_tag {router_020.src/rsp_demux_015.sink} {qsys_mm.response};add_connection {Flash_flash_data_agent.rp} {router_021.sink} {avalon_streaming};preview_set_connection_tag {Flash_flash_data_agent.rp/router_021.sink} {qsys_mm.response};add_connection {router_021.src} {rsp_demux_016.sink} {avalon_streaming};preview_set_connection_tag {router_021.src/rsp_demux_016.sink} {qsys_mm.response};add_connection {Flash_flash_erase_control_agent.rp} {router_022.sink} {avalon_streaming};preview_set_connection_tag {Flash_flash_erase_control_agent.rp/router_022.sink} {qsys_mm.response};add_connection {router_022.src} {rsp_demux_017.sink} {avalon_streaming};preview_set_connection_tag {router_022.src/rsp_demux_017.sink} {qsys_mm.response};add_connection {Processor1_debug_mem_slave_agent.rp} {router_023.sink} {avalon_streaming};preview_set_connection_tag {Processor1_debug_mem_slave_agent.rp/router_023.sink} {qsys_mm.response};add_connection {router_023.src} {rsp_demux_018.sink} {avalon_streaming};preview_set_connection_tag {router_023.src/rsp_demux_018.sink} {qsys_mm.response};add_connection {router_002.src} {JTAG_to_FPGA_Bridge_master_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router_002.src/JTAG_to_FPGA_Bridge_master_limiter.cmd_sink} {qsys_mm.command};add_connection {JTAG_to_FPGA_Bridge_master_limiter.cmd_src} {cmd_demux_002.sink} {avalon_streaming};preview_set_connection_tag {JTAG_to_FPGA_Bridge_master_limiter.cmd_src/cmd_demux_002.sink} {qsys_mm.command};add_connection {rsp_mux_002.src} {JTAG_to_FPGA_Bridge_master_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux_002.src/JTAG_to_FPGA_Bridge_master_limiter.rsp_sink} {qsys_mm.response};add_connection {JTAG_to_FPGA_Bridge_master_limiter.rsp_src} {JTAG_to_FPGA_Bridge_master_agent.rp} {avalon_streaming};preview_set_connection_tag {JTAG_to_FPGA_Bridge_master_limiter.rsp_src/JTAG_to_FPGA_Bridge_master_agent.rp} {qsys_mm.response};add_connection {SRAM_avalon_sram_slave_burst_adapter.source0} {SRAM_avalon_sram_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {SRAM_avalon_sram_slave_burst_adapter.source0/SRAM_avalon_sram_slave_agent.cp} {qsys_mm.command};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux.src1} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux.src2} {cmd_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.command};add_connection {cmd_demux.src3} {cmd_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src3/cmd_mux_003.sink0} {qsys_mm.command};add_connection {cmd_demux.src4} {cmd_mux_004.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src4/cmd_mux_004.sink0} {qsys_mm.command};add_connection {cmd_demux.src5} {cmd_mux_005.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src5/cmd_mux_005.sink0} {qsys_mm.command};add_connection {cmd_demux.src6} {cmd_mux_006.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src6/cmd_mux_006.sink0} {qsys_mm.command};add_connection {cmd_demux.src7} {cmd_mux_007.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src7/cmd_mux_007.sink0} {qsys_mm.command};add_connection {cmd_demux.src8} {cmd_mux_008.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src8/cmd_mux_008.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src0} {cmd_mux.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src0/cmd_mux.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src1} {cmd_mux_002.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src1/cmd_mux_002.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src2} {cmd_mux_003.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src2/cmd_mux_003.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src3} {cmd_mux_004.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src3/cmd_mux_004.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src4} {cmd_mux_005.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src4/cmd_mux_005.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src5} {cmd_mux_007.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src5/cmd_mux_007.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src6} {cmd_mux_008.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src6/cmd_mux_008.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src7} {cmd_mux_010.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src7/cmd_mux_010.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src8} {cmd_mux_018.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src8/cmd_mux_018.sink0} {qsys_mm.command};add_connection {cmd_demux_002.src0} {cmd_mux.sink2} {avalon_streaming};preview_set_connection_tag {cmd_demux_002.src0/cmd_mux.sink2} {qsys_mm.command};add_connection {cmd_demux_002.src1} {cmd_mux_002.sink2} {avalon_streaming};preview_set_connection_tag {cmd_demux_002.src1/cmd_mux_002.sink2} {qsys_mm.command};add_connection {cmd_demux_002.src2} {cmd_mux_003.sink2} {avalon_streaming};preview_set_connection_tag {cmd_demux_002.src2/cmd_mux_003.sink2} {qsys_mm.command};add_connection {cmd_demux_002.src3} {cmd_mux_004.sink2} {avalon_streaming};preview_set_connection_tag {cmd_demux_002.src3/cmd_mux_004.sink2} {qsys_mm.command};add_connection {cmd_demux_002.src4} {cmd_mux_005.sink2} {avalon_streaming};preview_set_connection_tag {cmd_demux_002.src4/cmd_mux_005.sink2} {qsys_mm.command};add_connection {cmd_demux_002.src5} {cmd_mux_007.sink2} {avalon_streaming};preview_set_connection_tag {cmd_demux_002.src5/cmd_mux_007.sink2} {qsys_mm.command};add_connection {cmd_demux_002.src6} {cmd_mux_008.sink2} {avalon_streaming};preview_set_connection_tag {cmd_demux_002.src6/cmd_mux_008.sink2} {qsys_mm.command};add_connection {cmd_demux_002.src7} {cmd_mux_009.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_002.src7/cmd_mux_009.sink0} {qsys_mm.command};add_connection {cmd_demux_002.src8} {cmd_mux_010.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_002.src8/cmd_mux_010.sink1} {qsys_mm.command};add_connection {cmd_demux_002.src9} {cmd_mux_011.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_002.src9/cmd_mux_011.sink0} {qsys_mm.command};add_connection {cmd_demux_002.src10} {cmd_mux_012.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_002.src10/cmd_mux_012.sink0} {qsys_mm.command};add_connection {cmd_demux_002.src11} {cmd_mux_013.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_002.src11/cmd_mux_013.sink0} {qsys_mm.command};add_connection {cmd_demux_002.src12} {cmd_mux_014.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_002.src12/cmd_mux_014.sink0} {qsys_mm.command};add_connection {cmd_demux_002.src13} {cmd_mux_015.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_002.src13/cmd_mux_015.sink0} {qsys_mm.command};add_connection {cmd_demux_002.src14} {cmd_mux_016.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_002.src14/cmd_mux_016.sink0} {qsys_mm.command};add_connection {cmd_demux_002.src15} {cmd_mux_017.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_002.src15/cmd_mux_017.sink0} {qsys_mm.command};add_connection {cmd_demux_003.src0} {cmd_mux_008.sink3} {avalon_streaming};preview_set_connection_tag {cmd_demux_003.src0/cmd_mux_008.sink3} {qsys_mm.command};add_connection {cmd_demux_003.src1} {cmd_mux_018.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_003.src1/cmd_mux_018.sink1} {qsys_mm.command};add_connection {cmd_demux_004.src0} {cmd_mux_006.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_004.src0/cmd_mux_006.sink1} {qsys_mm.command};add_connection {cmd_demux_004.src1} {cmd_mux_008.sink4} {avalon_streaming};preview_set_connection_tag {cmd_demux_004.src1/cmd_mux_008.sink4} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux.src1} {rsp_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src1/rsp_mux_001.sink0} {qsys_mm.response};add_connection {rsp_demux.src2} {rsp_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src2/rsp_mux_002.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.response};add_connection {rsp_demux_002.src0} {rsp_mux.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.response};add_connection {rsp_demux_002.src1} {rsp_mux_001.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src1/rsp_mux_001.sink1} {qsys_mm.response};add_connection {rsp_demux_002.src2} {rsp_mux_002.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src2/rsp_mux_002.sink1} {qsys_mm.response};add_connection {rsp_demux_003.src0} {rsp_mux.sink3} {avalon_streaming};preview_set_connection_tag {rsp_demux_003.src0/rsp_mux.sink3} {qsys_mm.response};add_connection {rsp_demux_003.src1} {rsp_mux_001.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_003.src1/rsp_mux_001.sink2} {qsys_mm.response};add_connection {rsp_demux_003.src2} {rsp_mux_002.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_003.src2/rsp_mux_002.sink2} {qsys_mm.response};add_connection {rsp_demux_004.src0} {rsp_mux.sink4} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src0/rsp_mux.sink4} {qsys_mm.response};add_connection {rsp_demux_004.src1} {rsp_mux_001.sink3} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src1/rsp_mux_001.sink3} {qsys_mm.response};add_connection {rsp_demux_004.src2} {rsp_mux_002.sink3} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src2/rsp_mux_002.sink3} {qsys_mm.response};add_connection {rsp_demux_005.src0} {rsp_mux.sink5} {avalon_streaming};preview_set_connection_tag {rsp_demux_005.src0/rsp_mux.sink5} {qsys_mm.response};add_connection {rsp_demux_005.src1} {rsp_mux_001.sink4} {avalon_streaming};preview_set_connection_tag {rsp_demux_005.src1/rsp_mux_001.sink4} {qsys_mm.response};add_connection {rsp_demux_005.src2} {rsp_mux_002.sink4} {avalon_streaming};preview_set_connection_tag {rsp_demux_005.src2/rsp_mux_002.sink4} {qsys_mm.response};add_connection {rsp_demux_006.src0} {rsp_mux.sink6} {avalon_streaming};preview_set_connection_tag {rsp_demux_006.src0/rsp_mux.sink6} {qsys_mm.response};add_connection {rsp_demux_006.src1} {rsp_mux_004.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_006.src1/rsp_mux_004.sink0} {qsys_mm.response};add_connection {rsp_demux_007.src0} {rsp_mux.sink7} {avalon_streaming};preview_set_connection_tag {rsp_demux_007.src0/rsp_mux.sink7} {qsys_mm.response};add_connection {rsp_demux_007.src1} {rsp_mux_001.sink5} {avalon_streaming};preview_set_connection_tag {rsp_demux_007.src1/rsp_mux_001.sink5} {qsys_mm.response};add_connection {rsp_demux_007.src2} {rsp_mux_002.sink5} {avalon_streaming};preview_set_connection_tag {rsp_demux_007.src2/rsp_mux_002.sink5} {qsys_mm.response};add_connection {rsp_demux_008.src0} {rsp_mux.sink8} {avalon_streaming};preview_set_connection_tag {rsp_demux_008.src0/rsp_mux.sink8} {qsys_mm.response};add_connection {rsp_demux_008.src1} {rsp_mux_001.sink6} {avalon_streaming};preview_set_connection_tag {rsp_demux_008.src1/rsp_mux_001.sink6} {qsys_mm.response};add_connection {rsp_demux_008.src2} {rsp_mux_002.sink6} {avalon_streaming};preview_set_connection_tag {rsp_demux_008.src2/rsp_mux_002.sink6} {qsys_mm.response};add_connection {rsp_demux_008.src3} {rsp_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_008.src3/rsp_mux_003.sink0} {qsys_mm.response};add_connection {rsp_demux_008.src4} {rsp_mux_004.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_008.src4/rsp_mux_004.sink1} {qsys_mm.response};add_connection {rsp_demux_009.src0} {rsp_mux_002.sink7} {avalon_streaming};preview_set_connection_tag {rsp_demux_009.src0/rsp_mux_002.sink7} {qsys_mm.response};add_connection {rsp_demux_010.src0} {rsp_mux_001.sink7} {avalon_streaming};preview_set_connection_tag {rsp_demux_010.src0/rsp_mux_001.sink7} {qsys_mm.response};add_connection {rsp_demux_010.src1} {rsp_mux_002.sink8} {avalon_streaming};preview_set_connection_tag {rsp_demux_010.src1/rsp_mux_002.sink8} {qsys_mm.response};add_connection {rsp_demux_011.src0} {rsp_mux_002.sink9} {avalon_streaming};preview_set_connection_tag {rsp_demux_011.src0/rsp_mux_002.sink9} {qsys_mm.response};add_connection {rsp_demux_012.src0} {rsp_mux_002.sink10} {avalon_streaming};preview_set_connection_tag {rsp_demux_012.src0/rsp_mux_002.sink10} {qsys_mm.response};add_connection {rsp_demux_013.src0} {rsp_mux_002.sink11} {avalon_streaming};preview_set_connection_tag {rsp_demux_013.src0/rsp_mux_002.sink11} {qsys_mm.response};add_connection {rsp_demux_014.src0} {rsp_mux_002.sink12} {avalon_streaming};preview_set_connection_tag {rsp_demux_014.src0/rsp_mux_002.sink12} {qsys_mm.response};add_connection {rsp_demux_015.src0} {rsp_mux_002.sink13} {avalon_streaming};preview_set_connection_tag {rsp_demux_015.src0/rsp_mux_002.sink13} {qsys_mm.response};add_connection {rsp_demux_016.src0} {rsp_mux_002.sink14} {avalon_streaming};preview_set_connection_tag {rsp_demux_016.src0/rsp_mux_002.sink14} {qsys_mm.response};add_connection {rsp_demux_017.src0} {rsp_mux_002.sink15} {avalon_streaming};preview_set_connection_tag {rsp_demux_017.src0/rsp_mux_002.sink15} {qsys_mm.response};add_connection {rsp_demux_018.src0} {rsp_mux_001.sink8} {avalon_streaming};preview_set_connection_tag {rsp_demux_018.src0/rsp_mux_001.sink8} {qsys_mm.response};add_connection {rsp_demux_018.src1} {rsp_mux_003.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_018.src1/rsp_mux_003.sink1} {qsys_mm.response};add_connection {router_019.src} {SRAM_avalon_sram_slave_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_019.src/SRAM_avalon_sram_slave_rsp_width_adapter.sink} {qsys_mm.response};add_connection {SRAM_avalon_sram_slave_rsp_width_adapter.src} {rsp_demux_014.sink} {avalon_streaming};preview_set_connection_tag {SRAM_avalon_sram_slave_rsp_width_adapter.src/rsp_demux_014.sink} {qsys_mm.response};add_connection {cmd_mux_014.src} {SRAM_avalon_sram_slave_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux_014.src/SRAM_avalon_sram_slave_cmd_width_adapter.sink} {qsys_mm.command};add_connection {SRAM_avalon_sram_slave_cmd_width_adapter.src} {SRAM_avalon_sram_slave_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {SRAM_avalon_sram_slave_cmd_width_adapter.src/SRAM_avalon_sram_slave_burst_adapter.sink0} {qsys_mm.command};add_connection {JTAG_to_FPGA_Bridge_master_limiter.cmd_valid} {cmd_demux_002.sink_valid} {avalon_streaming};add_connection {Processor2_reset_reset_bridge.out_reset} {Processor2_data_master_translator.reset} {reset};add_connection {Processor2_reset_reset_bridge.out_reset} {Processor2_instruction_master_translator.reset} {reset};add_connection {Processor2_reset_reset_bridge.out_reset} {Processor2_debug_mem_slave_translator.reset} {reset};add_connection {Processor2_reset_reset_bridge.out_reset} {Processor2_data_master_agent.clk_reset} {reset};add_connection {Processor2_reset_reset_bridge.out_reset} {Processor2_instruction_master_agent.clk_reset} {reset};add_connection {Processor2_reset_reset_bridge.out_reset} {Processor2_debug_mem_slave_agent.clk_reset} {reset};add_connection {Processor2_reset_reset_bridge.out_reset} {Processor2_debug_mem_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {Processor2_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {Processor2_reset_reset_bridge.out_reset} {router_004.clk_reset} {reset};add_connection {Processor2_reset_reset_bridge.out_reset} {router_011.clk_reset} {reset};add_connection {Processor2_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {Processor2_reset_reset_bridge.out_reset} {cmd_demux_004.clk_reset} {reset};add_connection {Processor2_reset_reset_bridge.out_reset} {cmd_mux_006.clk_reset} {reset};add_connection {Processor2_reset_reset_bridge.out_reset} {rsp_demux_006.clk_reset} {reset};add_connection {Processor2_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {Processor2_reset_reset_bridge.out_reset} {rsp_mux_004.clk_reset} {reset};add_connection {Processor1_reset_reset_bridge.out_reset} {Processor1_data_master_translator.reset} {reset};add_connection {Processor1_reset_reset_bridge.out_reset} {Processor1_instruction_master_translator.reset} {reset};add_connection {Processor1_reset_reset_bridge.out_reset} {Processor1_debug_mem_slave_translator.reset} {reset};add_connection {Processor1_reset_reset_bridge.out_reset} {Processor1_data_master_agent.clk_reset} {reset};add_connection {Processor1_reset_reset_bridge.out_reset} {Processor1_instruction_master_agent.clk_reset} {reset};add_connection {Processor1_reset_reset_bridge.out_reset} {Processor1_debug_mem_slave_agent.clk_reset} {reset};add_connection {Processor1_reset_reset_bridge.out_reset} {Processor1_debug_mem_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {Processor1_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {Processor1_reset_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {Processor1_reset_reset_bridge.out_reset} {router_023.clk_reset} {reset};add_connection {Processor1_reset_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {Processor1_reset_reset_bridge.out_reset} {cmd_demux_003.clk_reset} {reset};add_connection {Processor1_reset_reset_bridge.out_reset} {cmd_mux_018.clk_reset} {reset};add_connection {Processor1_reset_reset_bridge.out_reset} {rsp_demux_018.clk_reset} {reset};add_connection {Processor1_reset_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {Processor1_reset_reset_bridge.out_reset} {rsp_mux_003.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {JTAG_to_FPGA_Bridge_master_translator.reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {Audio_Subsystem_audio_slave_translator.reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {JTAG_UART_2nd_Core_avalon_jtag_slave_translator.reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {Expansion_JP5_avalon_parallel_port_slave_translator.reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {Pushbuttons_avalon_parallel_port_slave_translator.reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {Serial_Port_avalon_rs232_slave_translator.reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {CameraD5M_0_camera_slave_translator.reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {Interval_Timer_s1_translator.reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {SDRAM_s1_translator.reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {AV_Config_avalon_av_config_slave_translator.reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {JTAG_UART_avalon_jtag_slave_translator.reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {Red_LEDs_avalon_parallel_port_slave_translator.reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {Green_LEDs_avalon_parallel_port_slave_translator.reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {Slider_Switches_avalon_parallel_port_slave_translator.reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {SRAM_avalon_sram_slave_translator.reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {SysID_control_slave_translator.reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {Flash_flash_data_translator.reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {Flash_flash_erase_control_translator.reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {JTAG_to_FPGA_Bridge_master_agent.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {Audio_Subsystem_audio_slave_agent.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {Audio_Subsystem_audio_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {JTAG_UART_2nd_Core_avalon_jtag_slave_agent.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {JTAG_UART_2nd_Core_avalon_jtag_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {Expansion_JP5_avalon_parallel_port_slave_agent.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {Expansion_JP5_avalon_parallel_port_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {Pushbuttons_avalon_parallel_port_slave_agent.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {Pushbuttons_avalon_parallel_port_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {Serial_Port_avalon_rs232_slave_agent.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {Serial_Port_avalon_rs232_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {CameraD5M_0_camera_slave_agent.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {CameraD5M_0_camera_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {Interval_Timer_s1_agent.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {Interval_Timer_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {SDRAM_s1_agent.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {SDRAM_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {AV_Config_avalon_av_config_slave_agent.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {AV_Config_avalon_av_config_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {JTAG_UART_avalon_jtag_slave_agent.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {Red_LEDs_avalon_parallel_port_slave_agent.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {Red_LEDs_avalon_parallel_port_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {Green_LEDs_avalon_parallel_port_slave_agent.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {Green_LEDs_avalon_parallel_port_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {Slider_Switches_avalon_parallel_port_slave_agent.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {Slider_Switches_avalon_parallel_port_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {SRAM_avalon_sram_slave_agent.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {SRAM_avalon_sram_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {SRAM_avalon_sram_slave_agent_rdata_fifo.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {SysID_control_slave_agent.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {SysID_control_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {Flash_flash_data_agent.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {Flash_flash_data_agent_rsp_fifo.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {Flash_flash_erase_control_agent.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {Flash_flash_erase_control_agent_rsp_fifo.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {router_005.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {router_006.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {router_007.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {router_008.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {router_009.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {router_010.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {router_012.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {router_013.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {router_014.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {router_015.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {router_016.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {router_017.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {router_018.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {router_019.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {router_020.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {router_021.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {router_022.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {JTAG_to_FPGA_Bridge_master_limiter.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {SRAM_avalon_sram_slave_burst_adapter.cr0_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {cmd_demux_002.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {cmd_mux_002.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {cmd_mux_003.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {cmd_mux_004.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {cmd_mux_005.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {cmd_mux_007.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {cmd_mux_008.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {cmd_mux_009.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {cmd_mux_010.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {cmd_mux_011.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {cmd_mux_012.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {cmd_mux_013.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {cmd_mux_014.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {cmd_mux_015.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {cmd_mux_016.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {cmd_mux_017.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {rsp_demux_002.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {rsp_demux_003.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {rsp_demux_004.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {rsp_demux_005.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {rsp_demux_007.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {rsp_demux_008.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {rsp_demux_009.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {rsp_demux_010.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {rsp_demux_011.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {rsp_demux_012.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {rsp_demux_013.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {rsp_demux_014.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {rsp_demux_015.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {rsp_demux_016.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {rsp_demux_017.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {rsp_mux_002.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {SRAM_avalon_sram_slave_rsp_width_adapter.clk_reset} {reset};add_connection {JTAG_UART_2nd_Core_reset_reset_bridge.out_reset} {SRAM_avalon_sram_slave_cmd_width_adapter.clk_reset} {reset};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Processor2_data_master_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Processor1_data_master_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {JTAG_to_FPGA_Bridge_master_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Processor1_instruction_master_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Processor2_instruction_master_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Audio_Subsystem_audio_slave_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {JTAG_UART_2nd_Core_avalon_jtag_slave_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Expansion_JP5_avalon_parallel_port_slave_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Pushbuttons_avalon_parallel_port_slave_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Serial_Port_avalon_rs232_slave_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {CameraD5M_0_camera_slave_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Processor2_debug_mem_slave_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Interval_Timer_s1_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {SDRAM_s1_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {AV_Config_avalon_av_config_slave_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {JTAG_UART_avalon_jtag_slave_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Red_LEDs_avalon_parallel_port_slave_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Green_LEDs_avalon_parallel_port_slave_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Slider_Switches_avalon_parallel_port_slave_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {SRAM_avalon_sram_slave_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {SysID_control_slave_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Flash_flash_data_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Flash_flash_erase_control_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Processor1_debug_mem_slave_translator.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Processor2_data_master_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Processor1_data_master_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {JTAG_to_FPGA_Bridge_master_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Processor1_instruction_master_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Processor2_instruction_master_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Audio_Subsystem_audio_slave_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Audio_Subsystem_audio_slave_agent_rsp_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {JTAG_UART_2nd_Core_avalon_jtag_slave_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {JTAG_UART_2nd_Core_avalon_jtag_slave_agent_rsp_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Expansion_JP5_avalon_parallel_port_slave_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Expansion_JP5_avalon_parallel_port_slave_agent_rsp_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Pushbuttons_avalon_parallel_port_slave_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Pushbuttons_avalon_parallel_port_slave_agent_rsp_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Serial_Port_avalon_rs232_slave_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Serial_Port_avalon_rs232_slave_agent_rsp_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {CameraD5M_0_camera_slave_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {CameraD5M_0_camera_slave_agent_rsp_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Processor2_debug_mem_slave_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Processor2_debug_mem_slave_agent_rsp_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Interval_Timer_s1_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Interval_Timer_s1_agent_rsp_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {SDRAM_s1_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {SDRAM_s1_agent_rsp_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {AV_Config_avalon_av_config_slave_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {AV_Config_avalon_av_config_slave_agent_rsp_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {JTAG_UART_avalon_jtag_slave_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Red_LEDs_avalon_parallel_port_slave_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Red_LEDs_avalon_parallel_port_slave_agent_rsp_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Green_LEDs_avalon_parallel_port_slave_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Green_LEDs_avalon_parallel_port_slave_agent_rsp_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Slider_Switches_avalon_parallel_port_slave_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Slider_Switches_avalon_parallel_port_slave_agent_rsp_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {SRAM_avalon_sram_slave_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {SRAM_avalon_sram_slave_agent_rsp_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {SRAM_avalon_sram_slave_agent_rdata_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {SysID_control_slave_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {SysID_control_slave_agent_rsp_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Flash_flash_data_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Flash_flash_data_agent_rsp_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Flash_flash_erase_control_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Flash_flash_erase_control_agent_rsp_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Processor1_debug_mem_slave_agent.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Processor1_debug_mem_slave_agent_rsp_fifo.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_004.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_005.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_006.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_007.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_008.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_009.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_010.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_011.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_012.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_013.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_014.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_015.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_016.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_017.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_018.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_019.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_020.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_021.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_022.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {router_023.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {JTAG_to_FPGA_Bridge_master_limiter.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {SRAM_avalon_sram_slave_burst_adapter.cr0} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_demux_002.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_mux_002.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_demux_003.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_mux_003.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_demux_004.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_mux_004.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_mux_002.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_demux_002.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_mux_003.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_demux_003.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_mux_004.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_demux_004.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_mux_005.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_demux_005.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_mux_006.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_demux_006.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_mux_007.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_demux_007.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_mux_008.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_demux_008.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_mux_009.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_demux_009.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_mux_010.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_demux_010.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_mux_011.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_demux_011.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_mux_012.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_demux_012.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_mux_013.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_demux_013.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_mux_014.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_demux_014.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_mux_015.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_demux_015.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_mux_016.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_demux_016.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_mux_017.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_demux_017.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {cmd_mux_018.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {rsp_demux_018.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {SRAM_avalon_sram_slave_rsp_width_adapter.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {SRAM_avalon_sram_slave_cmd_width_adapter.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Processor2_reset_reset_bridge.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {Processor1_reset_reset_bridge.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {JTAG_to_FPGA_Bridge_clk_reset_reset_bridge.clk} {clock};add_connection {System_PLL_sys_clk_clock_bridge.out_clk} {JTAG_UART_2nd_Core_reset_reset_bridge.clk} {clock};add_interface {System_PLL_sys_clk} {clock} {slave};set_interface_property {System_PLL_sys_clk} {EXPORT_OF} {System_PLL_sys_clk_clock_bridge.in_clk};add_interface {JTAG_to_FPGA_Bridge_clk_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {JTAG_to_FPGA_Bridge_clk_reset_reset_bridge_in_reset} {EXPORT_OF} {JTAG_to_FPGA_Bridge_clk_reset_reset_bridge.in_reset};add_interface {JTAG_UART_2nd_Core_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {JTAG_UART_2nd_Core_reset_reset_bridge_in_reset} {EXPORT_OF} {JTAG_UART_2nd_Core_reset_reset_bridge.in_reset};add_interface {Processor1_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {Processor1_reset_reset_bridge_in_reset} {EXPORT_OF} {Processor1_reset_reset_bridge.in_reset};add_interface {Processor2_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {Processor2_reset_reset_bridge_in_reset} {EXPORT_OF} {Processor2_reset_reset_bridge.in_reset};add_interface {JTAG_to_FPGA_Bridge_master} {avalon} {slave};set_interface_property {JTAG_to_FPGA_Bridge_master} {EXPORT_OF} {JTAG_to_FPGA_Bridge_master_translator.avalon_anti_master_0};add_interface {Processor1_data_master} {avalon} {slave};set_interface_property {Processor1_data_master} {EXPORT_OF} {Processor1_data_master_translator.avalon_anti_master_0};add_interface {Processor1_instruction_master} {avalon} {slave};set_interface_property {Processor1_instruction_master} {EXPORT_OF} {Processor1_instruction_master_translator.avalon_anti_master_0};add_interface {Processor2_data_master} {avalon} {slave};set_interface_property {Processor2_data_master} {EXPORT_OF} {Processor2_data_master_translator.avalon_anti_master_0};add_interface {Processor2_instruction_master} {avalon} {slave};set_interface_property {Processor2_instruction_master} {EXPORT_OF} {Processor2_instruction_master_translator.avalon_anti_master_0};add_interface {Audio_Subsystem_audio_slave} {avalon} {master};set_interface_property {Audio_Subsystem_audio_slave} {EXPORT_OF} {Audio_Subsystem_audio_slave_translator.avalon_anti_slave_0};add_interface {AV_Config_avalon_av_config_slave} {avalon} {master};set_interface_property {AV_Config_avalon_av_config_slave} {EXPORT_OF} {AV_Config_avalon_av_config_slave_translator.avalon_anti_slave_0};add_interface {CameraD5M_0_camera_slave} {avalon} {master};set_interface_property {CameraD5M_0_camera_slave} {EXPORT_OF} {CameraD5M_0_camera_slave_translator.avalon_anti_slave_0};add_interface {Expansion_JP5_avalon_parallel_port_slave} {avalon} {master};set_interface_property {Expansion_JP5_avalon_parallel_port_slave} {EXPORT_OF} {Expansion_JP5_avalon_parallel_port_slave_translator.avalon_anti_slave_0};add_interface {Flash_flash_data} {avalon} {master};set_interface_property {Flash_flash_data} {EXPORT_OF} {Flash_flash_data_translator.avalon_anti_slave_0};add_interface {Flash_flash_erase_control} {avalon} {master};set_interface_property {Flash_flash_erase_control} {EXPORT_OF} {Flash_flash_erase_control_translator.avalon_anti_slave_0};add_interface {Green_LEDs_avalon_parallel_port_slave} {avalon} {master};set_interface_property {Green_LEDs_avalon_parallel_port_slave} {EXPORT_OF} {Green_LEDs_avalon_parallel_port_slave_translator.avalon_anti_slave_0};add_interface {Interval_Timer_s1} {avalon} {master};set_interface_property {Interval_Timer_s1} {EXPORT_OF} {Interval_Timer_s1_translator.avalon_anti_slave_0};add_interface {JTAG_UART_avalon_jtag_slave} {avalon} {master};set_interface_property {JTAG_UART_avalon_jtag_slave} {EXPORT_OF} {JTAG_UART_avalon_jtag_slave_translator.avalon_anti_slave_0};add_interface {JTAG_UART_2nd_Core_avalon_jtag_slave} {avalon} {master};set_interface_property {JTAG_UART_2nd_Core_avalon_jtag_slave} {EXPORT_OF} {JTAG_UART_2nd_Core_avalon_jtag_slave_translator.avalon_anti_slave_0};add_interface {Processor1_debug_mem_slave} {avalon} {master};set_interface_property {Processor1_debug_mem_slave} {EXPORT_OF} {Processor1_debug_mem_slave_translator.avalon_anti_slave_0};add_interface {Processor2_debug_mem_slave} {avalon} {master};set_interface_property {Processor2_debug_mem_slave} {EXPORT_OF} {Processor2_debug_mem_slave_translator.avalon_anti_slave_0};add_interface {Pushbuttons_avalon_parallel_port_slave} {avalon} {master};set_interface_property {Pushbuttons_avalon_parallel_port_slave} {EXPORT_OF} {Pushbuttons_avalon_parallel_port_slave_translator.avalon_anti_slave_0};add_interface {Red_LEDs_avalon_parallel_port_slave} {avalon} {master};set_interface_property {Red_LEDs_avalon_parallel_port_slave} {EXPORT_OF} {Red_LEDs_avalon_parallel_port_slave_translator.avalon_anti_slave_0};add_interface {SDRAM_s1} {avalon} {master};set_interface_property {SDRAM_s1} {EXPORT_OF} {SDRAM_s1_translator.avalon_anti_slave_0};add_interface {Serial_Port_avalon_rs232_slave} {avalon} {master};set_interface_property {Serial_Port_avalon_rs232_slave} {EXPORT_OF} {Serial_Port_avalon_rs232_slave_translator.avalon_anti_slave_0};add_interface {Slider_Switches_avalon_parallel_port_slave} {avalon} {master};set_interface_property {Slider_Switches_avalon_parallel_port_slave} {EXPORT_OF} {Slider_Switches_avalon_parallel_port_slave_translator.avalon_anti_slave_0};add_interface {SRAM_avalon_sram_slave} {avalon} {master};set_interface_property {SRAM_avalon_sram_slave} {EXPORT_OF} {SRAM_avalon_sram_slave_translator.avalon_anti_slave_0};add_interface {SysID_control_slave} {avalon} {master};set_interface_property {SysID_control_slave} {EXPORT_OF} {SysID_control_slave_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.AV_Config.avalon_av_config_slave} {0};set_module_assignment {interconnect_id.Audio_Subsystem.audio_slave} {1};set_module_assignment {interconnect_id.CameraD5M_0.camera_slave} {2};set_module_assignment {interconnect_id.Expansion_JP5.avalon_parallel_port_slave} {3};set_module_assignment {interconnect_id.Flash.flash_data} {4};set_module_assignment {interconnect_id.Flash.flash_erase_control} {5};set_module_assignment {interconnect_id.Green_LEDs.avalon_parallel_port_slave} {6};set_module_assignment {interconnect_id.Interval_Timer.s1} {7};set_module_assignment {interconnect_id.JTAG_UART.avalon_jtag_slave} {8};set_module_assignment {interconnect_id.JTAG_UART_2nd_Core.avalon_jtag_slave} {9};set_module_assignment {interconnect_id.JTAG_to_FPGA_Bridge.master} {0};set_module_assignment {interconnect_id.Processor1.data_master} {1};set_module_assignment {interconnect_id.Processor1.debug_mem_slave} {10};set_module_assignment {interconnect_id.Processor1.instruction_master} {2};set_module_assignment {interconnect_id.Processor2.data_master} {3};set_module_assignment {interconnect_id.Processor2.debug_mem_slave} {11};set_module_assignment {interconnect_id.Processor2.instruction_master} {4};set_module_assignment {interconnect_id.Pushbuttons.avalon_parallel_port_slave} {12};set_module_assignment {interconnect_id.Red_LEDs.avalon_parallel_port_slave} {13};set_module_assignment {interconnect_id.SDRAM.s1} {14};set_module_assignment {interconnect_id.SRAM.avalon_sram_slave} {15};set_module_assignment {interconnect_id.Serial_Port.avalon_rs232_slave} {16};set_module_assignment {interconnect_id.Slider_Switches.avalon_parallel_port_slave} {17};set_module_assignment {interconnect_id.SysID.control_slave} {18};" />
  <generatedFiles>
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_005.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_006.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_011.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_013.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_014.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_015.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_019.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_023.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_incr_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_wrap_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_default_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_006.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_008.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux_008.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_014.v"
       type="VERILOG" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_014_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="nios_system" as="mm_interconnect_0" />
  <messages>
   <message level="Debug" culprit="nios_system">queue size: 28 starting:altera_mm_interconnect "submodules/nios_system_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>149</b> modules, <b>528</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>149</b> modules, <b>528</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>149</b> modules, <b>528</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>149</b> modules, <b>528</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>149</b> modules, <b>528</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>149</b> modules, <b>528</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>149</b> modules, <b>528</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>149</b> modules, <b>528</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>149</b> modules, <b>528</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>149</b> modules, <b>528</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>149</b> modules, <b>528</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>149</b> modules, <b>528</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>149</b> modules, <b>528</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>149</b> modules, <b>528</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>149</b> modules, <b>528</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>149</b> modules, <b>528</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>149</b> modules, <b>528</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>149</b> modules, <b>528</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>149</b> modules, <b>528</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>149</b> modules, <b>528</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>149</b> modules, <b>528</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>149</b> modules, <b>528</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>149</b> modules, <b>528</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>149</b> modules, <b>528</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>149</b> modules, <b>528</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.020s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.057s/0.101s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.015s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.047s/0.047s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_002">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_002.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.error_adapter_0">Timing: ELA:1/0.031s</message>
   <message level="Debug" culprit="avalon_st_adapter_002">Timing: COM:3/0.038s/0.052s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_003">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_003.clk_bridge_0">Timing: ELA:1/0.016s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.error_adapter_0">Timing: ELA:1/0.016s</message>
   <message level="Debug" culprit="avalon_st_adapter_003">Timing: COM:3/0.046s/0.047s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_004">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_004.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.rst_bridge_0">Timing: ELA:2/0.008s/0.016s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.error_adapter_0">Timing: ELA:1/0.015s</message>
   <message level="Debug" culprit="avalon_st_adapter_004">Timing: COM:3/0.047s/0.047s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_005">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_005.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.rst_bridge_0">Timing: ELA:2/0.008s/0.016s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.error_adapter_0">Timing: ELA:1/0.016s</message>
   <message level="Debug" culprit="avalon_st_adapter_005">Timing: COM:3/0.041s/0.047s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_006">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_006.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.error_adapter_0">Timing: ELA:1/0.016s</message>
   <message level="Debug" culprit="avalon_st_adapter_006">Timing: COM:3/0.036s/0.047s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_007">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_007.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_007.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_007.error_adapter_0">Timing: ELA:1/0.031s</message>
   <message level="Debug" culprit="avalon_st_adapter_007">Timing: COM:3/0.036s/0.047s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_008">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_008.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_008.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_008.error_adapter_0">Timing: ELA:1/0.016s</message>
   <message level="Debug" culprit="avalon_st_adapter_008">Timing: COM:3/0.041s/0.047s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_009">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_009.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_009.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_009.error_adapter_0">Timing: ELA:1/0.031s</message>
   <message level="Debug" culprit="avalon_st_adapter_009">Timing: COM:3/0.036s/0.047s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_010">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_010.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_010.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_010.error_adapter_0">Timing: ELA:1/0.032s</message>
   <message level="Debug" culprit="avalon_st_adapter_010">Timing: COM:3/0.036s/0.046s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_011">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_011.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_011.rst_bridge_0">Timing: ELA:2/0.002s/0.002s</message>
   <message level="Debug" culprit="avalon_st_adapter_011.error_adapter_0">Timing: ELA:1/0.024s</message>
   <message level="Debug" culprit="avalon_st_adapter_011">Timing: COM:3/0.041s/0.044s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_012">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_012.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_012.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_012.error_adapter_0">Timing: ELA:1/0.015s</message>
   <message level="Debug" culprit="avalon_st_adapter_012">Timing: COM:3/0.029s/0.037s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_013">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_013.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_013.rst_bridge_0">Timing: ELA:2/0.008s/0.016s</message>
   <message level="Debug" culprit="avalon_st_adapter_013.error_adapter_0">Timing: ELA:1/0.016s</message>
   <message level="Debug" culprit="avalon_st_adapter_013">Timing: COM:3/0.031s/0.032s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_014">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_014.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_014.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_014.error_adapter_0">Timing: ELA:1/0.015s</message>
   <message level="Debug" culprit="avalon_st_adapter_014">Timing: COM:3/0.031s/0.032s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_015">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_015.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_015.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_015.error_adapter_0">Timing: ELA:1/0.015s</message>
   <message level="Debug" culprit="avalon_st_adapter_015">Timing: COM:3/0.031s/0.031s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_016">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_016.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_016.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_016.error_adapter_0">Timing: ELA:1/0.028s</message>
   <message level="Debug" culprit="avalon_st_adapter_016">Timing: COM:3/0.038s/0.047s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_017">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_017.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_017.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_017.error_adapter_0">Timing: ELA:1/0.031s</message>
   <message level="Debug" culprit="avalon_st_adapter_017">Timing: COM:3/0.036s/0.047s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_018">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_018.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_018.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_018.error_adapter_0">Timing: ELA:1/0.016s</message>
   <message level="Debug" culprit="avalon_st_adapter_018">Timing: COM:3/0.031s/0.032s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>168</b> modules, <b>585</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/nios_system_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/nios_system_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/nios_system_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/nios_system_mm_interconnect_0_router_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/nios_system_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/nios_system_mm_interconnect_0_router_005</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/nios_system_mm_interconnect_0_router_006</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/nios_system_mm_interconnect_0_router_005</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/nios_system_mm_interconnect_0_router_005</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/nios_system_mm_interconnect_0_router_005</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/nios_system_mm_interconnect_0_router_005</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/nios_system_mm_interconnect_0_router_011</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/nios_system_mm_interconnect_0_router_005</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/nios_system_mm_interconnect_0_router_013</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/nios_system_mm_interconnect_0_router_014</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/nios_system_mm_interconnect_0_router_015</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/nios_system_mm_interconnect_0_router_014</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/nios_system_mm_interconnect_0_router_014</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/nios_system_mm_interconnect_0_router_014</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/nios_system_mm_interconnect_0_router_019</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/nios_system_mm_interconnect_0_router_014</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/nios_system_mm_interconnect_0_router_014</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/nios_system_mm_interconnect_0_router_014</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/nios_system_mm_interconnect_0_router_023</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/nios_system_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/nios_system_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/nios_system_mm_interconnect_0_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/nios_system_mm_interconnect_0_cmd_demux_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/nios_system_mm_interconnect_0_cmd_demux_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/nios_system_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/nios_system_mm_interconnect_0_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/nios_system_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/nios_system_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/nios_system_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/nios_system_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/nios_system_mm_interconnect_0_cmd_mux_006</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/nios_system_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/nios_system_mm_interconnect_0_cmd_mux_008</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/nios_system_mm_interconnect_0_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/nios_system_mm_interconnect_0_cmd_mux_006</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/nios_system_mm_interconnect_0_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/nios_system_mm_interconnect_0_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/nios_system_mm_interconnect_0_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/nios_system_mm_interconnect_0_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/nios_system_mm_interconnect_0_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/nios_system_mm_interconnect_0_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/nios_system_mm_interconnect_0_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/nios_system_mm_interconnect_0_cmd_mux_006</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/nios_system_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/nios_system_mm_interconnect_0_rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/nios_system_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/nios_system_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/nios_system_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/nios_system_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/nios_system_mm_interconnect_0_cmd_demux_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/nios_system_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/nios_system_mm_interconnect_0_rsp_demux_008</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/nios_system_mm_interconnect_0_rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/nios_system_mm_interconnect_0_cmd_demux_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/nios_system_mm_interconnect_0_rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/nios_system_mm_interconnect_0_rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/nios_system_mm_interconnect_0_rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/nios_system_mm_interconnect_0_rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/nios_system_mm_interconnect_0_rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/nios_system_mm_interconnect_0_rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/nios_system_mm_interconnect_0_rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/nios_system_mm_interconnect_0_cmd_demux_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/nios_system_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/nios_system_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/nios_system_mm_interconnect_0_rsp_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/nios_system_mm_interconnect_0_rsp_mux_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/nios_system_mm_interconnect_0_rsp_mux_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/nios_system_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/nios_system_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/nios_system_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/nios_system_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/nios_system_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/nios_system_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/nios_system_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/nios_system_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/nios_system_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/nios_system_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/nios_system_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/nios_system_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/nios_system_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/nios_system_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/nios_system_mm_interconnect_0_avalon_st_adapter_014</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/nios_system_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/nios_system_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/nios_system_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/nios_system_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>nios_system</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 165 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="Processor2_data_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>Processor2_data_master_translator</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 160 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="Audio_Subsystem_audio_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>Audio_Subsystem_audio_slave_translator</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 141 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="Processor2_data_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>Processor2_data_master_agent</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 136 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="Audio_Subsystem_audio_slave_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>Audio_Subsystem_audio_slave_agent</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 176 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="fifo"><![CDATA["<b>JTAG_to_FPGA_Bridge</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>fifo</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 97 starting:altera_merlin_router "submodules/nios_system_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 96 starting:altera_merlin_router "submodules/nios_system_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 95 starting:altera_merlin_router "submodules/nios_system_mm_interconnect_0_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 94 starting:altera_merlin_router "submodules/nios_system_mm_interconnect_0_router_003"</message>
   <message level="Info" culprit="router_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_003</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 93 starting:altera_merlin_router "submodules/nios_system_mm_interconnect_0_router_004"</message>
   <message level="Info" culprit="router_004"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_004</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 92 starting:altera_merlin_router "submodules/nios_system_mm_interconnect_0_router_005"</message>
   <message level="Info" culprit="router_005"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_005</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 91 starting:altera_merlin_router "submodules/nios_system_mm_interconnect_0_router_006"</message>
   <message level="Info" culprit="router_006"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_006</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 86 starting:altera_merlin_router "submodules/nios_system_mm_interconnect_0_router_011"</message>
   <message level="Info" culprit="router_011"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_011</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 84 starting:altera_merlin_router "submodules/nios_system_mm_interconnect_0_router_013"</message>
   <message level="Info" culprit="router_013"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_013</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 83 starting:altera_merlin_router "submodules/nios_system_mm_interconnect_0_router_014"</message>
   <message level="Info" culprit="router_014"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_014</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 82 starting:altera_merlin_router "submodules/nios_system_mm_interconnect_0_router_015"</message>
   <message level="Info" culprit="router_015"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_015</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 78 starting:altera_merlin_router "submodules/nios_system_mm_interconnect_0_router_019"</message>
   <message level="Info" culprit="router_019"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_019</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 74 starting:altera_merlin_router "submodules/nios_system_mm_interconnect_0_router_023"</message>
   <message level="Info" culprit="router_023"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_023</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 73 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="JTAG_to_FPGA_Bridge_master_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>JTAG_to_FPGA_Bridge_master_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="nios_system">queue size: 72 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="SRAM_avalon_sram_slave_burst_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>SRAM_avalon_sram_slave_burst_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="nios_system">queue size: 71 starting:altera_merlin_demultiplexer "submodules/nios_system_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 69 starting:altera_merlin_demultiplexer "submodules/nios_system_mm_interconnect_0_cmd_demux_002"</message>
   <message level="Info" culprit="cmd_demux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 68 starting:altera_merlin_demultiplexer "submodules/nios_system_mm_interconnect_0_cmd_demux_003"</message>
   <message level="Info" culprit="cmd_demux_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_003</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 66 starting:altera_merlin_multiplexer "submodules/nios_system_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 65 starting:altera_merlin_multiplexer "submodules/nios_system_mm_interconnect_0_cmd_mux_001"</message>
   <message level="Info" culprit="cmd_mux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="nios_system">queue size: 60 starting:altera_merlin_multiplexer "submodules/nios_system_mm_interconnect_0_cmd_mux_006"</message>
   <message level="Info" culprit="cmd_mux_006"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_006</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="nios_system">queue size: 58 starting:altera_merlin_multiplexer "submodules/nios_system_mm_interconnect_0_cmd_mux_008"</message>
   <message level="Info" culprit="cmd_mux_008"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_008</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="nios_system">queue size: 47 starting:altera_merlin_demultiplexer "submodules/nios_system_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 46 starting:altera_merlin_demultiplexer "submodules/nios_system_mm_interconnect_0_rsp_demux_001"</message>
   <message level="Info" culprit="rsp_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 39 starting:altera_merlin_demultiplexer "submodules/nios_system_mm_interconnect_0_rsp_demux_008"</message>
   <message level="Info" culprit="rsp_demux_008"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_008</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 28 starting:altera_merlin_multiplexer "submodules/nios_system_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="nios_system">queue size: 26 starting:altera_merlin_multiplexer "submodules/nios_system_mm_interconnect_0_rsp_mux_002"</message>
   <message level="Info" culprit="rsp_mux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_002</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="nios_system">queue size: 25 starting:altera_merlin_multiplexer "submodules/nios_system_mm_interconnect_0_rsp_mux_003"</message>
   <message level="Info" culprit="rsp_mux_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_003</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="nios_system">queue size: 23 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message level="Info" culprit="SRAM_avalon_sram_slave_rsp_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>SRAM_avalon_sram_slave_rsp_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="nios_system">queue size: 21 starting:altera_avalon_st_adapter "submodules/nios_system_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 1 starting:error_adapter "submodules/nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 8 starting:altera_avalon_st_adapter "submodules/nios_system_mm_interconnect_0_avalon_st_adapter_014"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_014"><![CDATA["<b>avalon_st_adapter_014</b>" reuses <b>error_adapter</b> "<b>submodules/nios_system_mm_interconnect_0_avalon_st_adapter_014_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_014"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_014</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 0 starting:error_adapter "submodules/nios_system_mm_interconnect_0_avalon_st_adapter_014_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_014</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_irq_mapper:16.1:AUTO_DEVICE_FAMILY=Cyclone IV E,IRQ_MAP=0:0,1:1,2:4,3:5,4:2,5:3,NUM_RCVRS=6,SENDER_IRQ_WIDTH=32"
   instancePathKey="nios_system:.:irq_mapper"
   kind="altera_irq_mapper"
   version="16.1"
   name="nios_system_irq_mapper">
  <parameter name="NUM_RCVRS" value="6" />
  <parameter name="IRQ_MAP" value="0:0,1:1,2:4,3:5,4:2,5:3" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="SENDER_IRQ_WIDTH" value="32" />
  <generatedFiles>
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_irq_mapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/merlin/altera_irq_mapper/altera_irq_mapper_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="nios_system" as="irq_mapper,irq_mapper_001" />
  <messages>
   <message level="Debug" culprit="nios_system">queue size: 190 starting:altera_irq_mapper "submodules/nios_system_irq_mapper"</message>
   <message level="Info" culprit="irq_mapper"><![CDATA["<b>nios_system</b>" instantiated <b>altera_irq_mapper</b> "<b>irq_mapper</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_reset_controller:16.1:ADAPT_RESET_REQUEST=0,MIN_RST_ASSERTION_TIME=3,NUM_RESET_INPUTS=1,OUTPUT_RESET_SYNC_EDGES=deassert,RESET_REQUEST_PRESENT=0,RESET_REQ_EARLY_DSRT_TIME=1,RESET_REQ_WAIT_TIME=1,SYNC_DEPTH=2,USE_RESET_REQUEST_IN0=0,USE_RESET_REQUEST_IN1=0,USE_RESET_REQUEST_IN10=0,USE_RESET_REQUEST_IN11=0,USE_RESET_REQUEST_IN12=0,USE_RESET_REQUEST_IN13=0,USE_RESET_REQUEST_IN14=0,USE_RESET_REQUEST_IN15=0,USE_RESET_REQUEST_IN2=0,USE_RESET_REQUEST_IN3=0,USE_RESET_REQUEST_IN4=0,USE_RESET_REQUEST_IN5=0,USE_RESET_REQUEST_IN6=0,USE_RESET_REQUEST_IN7=0,USE_RESET_REQUEST_IN8=0,USE_RESET_REQUEST_IN9=0,USE_RESET_REQUEST_INPUT=0"
   instancePathKey="nios_system:.:rst_controller"
   kind="altera_reset_controller"
   version="16.1"
   name="altera_reset_controller">
  <generatedFiles>
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="nios_system"
     as="rst_controller,rst_controller_001,rst_controller_002,rst_controller,rst_controller_001" />
  <instantiator instantiator="nios_system_Audio_Subsystem" as="rst_controller" />
  <instantiator instantiator="nios_system_CameraD5M_0" as="rst_controller" />
  <instantiator instantiator="nios_system_JTAG_to_FPGA_Bridge" as="rst_controller" />
  <messages>
   <message level="Debug" culprit="nios_system">queue size: 188 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>nios_system</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_audio:16.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,audio_in=true,audio_out=true,avalon_bus_type=Memory Mapped,dw=32"
   instancePathKey="nios_system:.:Audio_Subsystem:.:Audio"
   kind="altera_up_avalon_audio"
   version="16.1"
   name="nios_system_Audio_Subsystem_Audio">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="dw" value="32" />
  <parameter name="avalon_bus_type" value="Memory Mapped" />
  <parameter name="audio_in" value="true" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="audio_out" value="true" />
  <generatedFiles>
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_audio_bit_counter.v"
       type="VERILOG" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_audio_in_deserializer.v"
       type="VERILOG" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_audio_out_serializer.v"
       type="VERILOG" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_clock_edge.v"
       type="VERILOG" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_sync_fifo.v"
       type="VERILOG" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Audio_Subsystem_Audio.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/university_program/audio_video/altera_up_avalon_audio/altera_up_avalon_audio_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/university_program/audio_video/altera_up_avalon_audio/hdl/altera_up_audio_bit_counter.v" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/university_program/audio_video/altera_up_avalon_audio/hdl/altera_up_audio_in_deserializer.v" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/university_program/audio_video/altera_up_avalon_audio/hdl/altera_up_audio_out_serializer.v" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/university_program/audio_video/altera_up_avalon_audio/hdl/altera_up_clock_edge.v" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/university_program/audio_video/altera_up_avalon_audio/hdl/altera_up_sync_fifo.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="nios_system_Audio_Subsystem" as="Audio" />
  <messages>
   <message level="Debug" culprit="nios_system">queue size: 183 starting:altera_up_avalon_audio "submodules/nios_system_Audio_Subsystem_Audio"</message>
   <message level="Info" culprit="Audio">Starting Generation of Audio Controller</message>
   <message level="Info" culprit="Audio"><![CDATA["<b>Audio_Subsystem</b>" instantiated <b>altera_up_avalon_audio</b> "<b>Audio</b>"]]></message>
   <message level="Warning"><![CDATA[Overwriting different file <b>D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_sync_fifo.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_audio_pll:16.1:AUTO_DEVICE=EP4CE115F29C7,AUTO_DEVICE_SPEEDGRADE=7,audio_clk_freq=12.288,device_family=Cyclone IV E,gui_refclk=50.0,refclk=50.0(altera_up_altpll:16.1:DEVICE_FAMILY=Cyclone IV,OUTCLK0_DIV=297,OUTCLK0_MULT=73,OUTCLK1_DIV=1,OUTCLK1_MULT=1,OUTCLK2_DIV=1,OUTCLK2_MULT=1,PHASE_SHIFT=0,audio_clk_freq=12.288,gui_device_family=Cyclone IV E,type=Audio,video_out=4.3&quot; LCD (TRDB_LTM))(altera_up_avalon_reset_from_locked_signal:16.1:)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)"
   instancePathKey="nios_system:.:Audio_Subsystem:.:Audio_PLL"
   kind="altera_up_avalon_audio_pll"
   version="16.1"
   name="nios_system_Audio_Subsystem_Audio_PLL">
  <parameter name="gui_refclk" value="50.0" />
  <parameter name="AUTO_DEVICE" value="EP4CE115F29C7" />
  <parameter name="refclk" value="50.0" />
  <parameter name="device_family" value="Cyclone IV E" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7" />
  <parameter name="audio_clk_freq" value="12.288" />
  <generatedFiles>
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Audio_Subsystem_Audio_PLL.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_altpll.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/university_program/clocks/altera_up_avalon_audio_pll/altera_up_avalon_audio_pll_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/university_program/clocks/altera_up_altpll/altera_up_altpll_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/university_program/clocks/altera_up_avalon_reset_from_locked_signal/altera_up_avalon_reset_from_locked_signal_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="nios_system_Audio_Subsystem" as="Audio_PLL" />
  <messages>
   <message level="Debug" culprit="nios_system">queue size: 182 starting:altera_up_avalon_audio_pll "submodules/nios_system_Audio_Subsystem_Audio_PLL"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>2</b> modules, <b>1</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="Audio_PLL"><![CDATA["<b>Audio_PLL</b>" reuses <b>altera_up_altpll</b> "<b>submodules/altera_up_altpll</b>"]]></message>
   <message level="Debug" culprit="Audio_PLL"><![CDATA["<b>Audio_PLL</b>" reuses <b>altera_up_avalon_reset_from_locked_signal</b> "<b>submodules/altera_up_avalon_reset_from_locked_signal</b>"]]></message>
   <message level="Info" culprit="Audio_PLL"><![CDATA["<b>Audio_Subsystem</b>" instantiated <b>altera_up_avalon_audio_pll</b> "<b>Audio_PLL</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 167 starting:altera_up_altpll "submodules/altera_up_altpll"</message>
   <message level="Info" culprit="sys_pll"><![CDATA["<b>System_PLL</b>" instantiated <b>altera_up_altpll</b> "<b>sys_pll</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 166 starting:altera_up_avalon_reset_from_locked_signal "submodules/altera_up_avalon_reset_from_locked_signal"</message>
   <message level="Info" culprit="reset_from_locked"><![CDATA["<b>System_PLL</b>" instantiated <b>altera_up_avalon_reset_from_locked_signal</b> "<b>reset_from_locked</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="cam_detect:1.0:"
   instancePathKey="nios_system:.:CameraD5M_0:.:cam_detect_0"
   kind="cam_detect"
   version="1.0"
   name="cam_detect">
  <generatedFiles>
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/cam_detect.vhd"
       type="VHDL"
       attributes="TOP_LEVEL_FILE" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE2-115/DE2-115_Media_Computer/verilog/cam_detect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="nios_system_CameraD5M_0" as="cam_detect_0" />
  <messages>
   <message level="Debug" culprit="nios_system">queue size: 182 starting:cam_detect "submodules/cam_detect"</message>
   <message level="Info" culprit="cam_detect_0"><![CDATA["<b>CameraD5M_0</b>" instantiated <b>cam_detect</b> "<b>cam_detect_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_video_bayer_resampler:16.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,custom_height_in=1944,custom_width_in=2592,device=5MP daughtercard (THDB_D5M),height_in=1944,use_custom_format=true,width_in=2592"
   instancePathKey="nios_system:.:CameraD5M_0:.:video_bayer_resampler_0"
   kind="altera_up_avalon_video_bayer_resampler"
   version="16.1"
   name="nios_system_CameraD5M_0_video_bayer_resampler_0">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="custom_height_in" value="1944" />
  <parameter name="custom_width_in" value="2592" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="height_in" value="1944" />
  <parameter name="width_in" value="2592" />
  <parameter name="device" value="5MP daughtercard (THDB_D5M)" />
  <parameter name="use_custom_format" value="true" />
  <generatedFiles>
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_CameraD5M_0_video_bayer_resampler_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_bayer_resampler/altera_up_avalon_video_bayer_resampler_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="nios_system_CameraD5M_0" as="video_bayer_resampler_0" />
  <messages>
   <message level="Debug" culprit="nios_system">queue size: 181 starting:altera_up_avalon_video_bayer_resampler "submodules/nios_system_CameraD5M_0_video_bayer_resampler_0"</message>
   <message level="Info" culprit="video_bayer_resampler_0">Starting Generation of Video Bayer Pattern Resampler</message>
   <message level="Info" culprit="video_bayer_resampler_0"><![CDATA["<b>CameraD5M_0</b>" instantiated <b>altera_up_avalon_video_bayer_resampler</b> "<b>video_bayer_resampler_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_video_decoder:16.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,video_source=5MP Daughtercard (THDB_D5M)"
   instancePathKey="nios_system:.:CameraD5M_0:.:video_decoder_0"
   kind="altera_up_avalon_video_decoder"
   version="16.1"
   name="nios_system_CameraD5M_0_video_decoder_0">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="video_source" value="5MP Daughtercard (THDB_D5M)" />
  <generatedFiles>
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_video_itu_656_decoder.v"
       type="VERILOG" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_video_decoder_add_endofpacket.v"
       type="VERILOG" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_video_camera_decoder.v"
       type="VERILOG" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_video_dual_clock_fifo.v"
       type="VERILOG" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_CameraD5M_0_video_decoder_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_decoder/altera_up_avalon_video_decoder_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_decoder/hdl/altera_up_video_itu_656_decoder.v" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_decoder/hdl/altera_up_video_decoder_add_endofpacket.v" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_decoder/hdl/altera_up_video_camera_decoder.v" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_decoder/hdl/altera_up_video_dual_clock_fifo.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="nios_system_CameraD5M_0" as="video_decoder_0" />
  <messages>
   <message level="Debug" culprit="nios_system">queue size: 180 starting:altera_up_avalon_video_decoder "submodules/nios_system_CameraD5M_0_video_decoder_0"</message>
   <message level="Info" culprit="video_decoder_0">Starting Generation of Video In Decoder</message>
   <message level="Info" culprit="video_decoder_0"><![CDATA["<b>CameraD5M_0</b>" instantiated <b>altera_up_avalon_video_decoder</b> "<b>video_decoder_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_adapter:16.1:AUTO_DEVICE=EP4CE115F29C7,AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_DEVICE_SPEEDGRADE=,inBitsPerSymbol=8,inChannelWidth=0,inDataWidth=24,inEmptyWidth=2,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inUseEmptyPort=0,inUsePackets=1,inUseReady=1,inUseValid=1,outChannelWidth=0,outDataWidth=24,outEmptyWidth=2,outErrorDescriptor=,outErrorWidth=0,outMaxChannel=0,outReadyLatency=0,outUseEmptyPort=0,outUseReady=0,outUseValid=1(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(timing_adapter:16.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=3,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=true,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=true)(clock:16.1:)(clock:16.1:)(reset:16.1:)"
   instancePathKey="nios_system:.:CameraD5M_0:.:avalon_st_adapter"
   kind="altera_avalon_st_adapter"
   version="16.1"
   name="nios_system_CameraD5M_0_avalon_st_adapter">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="outUseEmptyPort" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="0" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="1" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inEmptyWidth" value="2" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="outDataWidth" value="24" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="0" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="EP4CE115F29C7" />
  <parameter name="inDataWidth" value="24" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="2" />
  <generatedFiles>
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_CameraD5M_0_avalon_st_adapter.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_CameraD5M_0_avalon_st_adapter_timing_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="nios_system_CameraD5M_0" as="avalon_st_adapter" />
  <messages>
   <message level="Debug" culprit="nios_system">queue size: 179 starting:altera_avalon_st_adapter "submodules/nios_system_CameraD5M_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>timing_adapter</b> "<b>submodules/nios_system_CameraD5M_0_avalon_st_adapter_timing_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>CameraD5M_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 2 starting:timing_adapter "submodules/nios_system_CameraD5M_0_avalon_st_adapter_timing_adapter_0"</message>
   <message level="Info" culprit="timing_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>timing_adapter</b> "<b>timing_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_jtag_dc_streaming:16.1:COMPONENT_CLOCK=0,DOWNSTREAM_FIFO_SIZE=64,EXPORT_JTAG=0,FABRIC=2.0,MGMT_CHANNEL_WIDTH=-1,PLI_PORT=50000,PURPOSE=1,UPSTREAM_FIFO_SIZE=0,USE_DOWNSTREAM_READY=0,USE_PLI=0"
   instancePathKey="nios_system:.:JTAG_to_FPGA_Bridge:.:jtag_phy_embedded_in_jtag_master"
   kind="altera_jtag_dc_streaming"
   version="16.1"
   name="altera_avalon_st_jtag_interface">
  <parameter name="UPSTREAM_FIFO_SIZE" value="0" />
  <parameter name="USE_DOWNSTREAM_READY" value="0" />
  <parameter name="FABRIC" value="2.0" />
  <parameter name="DOWNSTREAM_FIFO_SIZE" value="64" />
  <parameter name="MGMT_CHANNEL_WIDTH" value="-1" />
  <parameter name="PURPOSE" value="1" />
  <parameter name="USE_PLI" value="0" />
  <parameter name="PLI_PORT" value="50000" />
  <parameter name="COMPONENT_CLOCK" value="0" />
  <parameter name="EXPORT_JTAG" value="0" />
  <generatedFiles>
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_st_jtag_interface.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_jtag_dc_streaming.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_jtag_sld_node.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_jtag_streaming.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_st_idle_remover.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_st_idle_inserter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_st_jtag_interface.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/sopc_builder_ip/altera_avalon_jtag_phy/altera_avalon_st_jtag_interface_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="nios_system_JTAG_to_FPGA_Bridge"
     as="jtag_phy_embedded_in_jtag_master" />
  <messages>
   <message level="Debug" culprit="nios_system">queue size: 178 starting:altera_jtag_dc_streaming "submodules/altera_avalon_st_jtag_interface"</message>
   <message level="Info" culprit="jtag_phy_embedded_in_jtag_master"><![CDATA["<b>JTAG_to_FPGA_Bridge</b>" instantiated <b>altera_jtag_dc_streaming</b> "<b>jtag_phy_embedded_in_jtag_master</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="timing_adapter:16.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true"
   instancePathKey="nios_system:.:JTAG_to_FPGA_Bridge:.:timing_adt"
   kind="timing_adapter"
   version="16.1"
   name="nios_system_JTAG_to_FPGA_Bridge_timing_adt">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseValid" value="true" />
  <parameter name="inUseReady" value="false" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="true" />
  <parameter name="outUseValid" value="true" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_JTAG_to_FPGA_Bridge_timing_adt.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="nios_system_JTAG_to_FPGA_Bridge" as="timing_adt" />
  <messages>
   <message level="Debug" culprit="nios_system">queue size: 177 starting:timing_adapter "submodules/nios_system_JTAG_to_FPGA_Bridge_timing_adt"</message>
   <message level="Info" culprit="timing_adt"><![CDATA["<b>JTAG_to_FPGA_Bridge</b>" instantiated <b>timing_adapter</b> "<b>timing_adt</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=64,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=0,USE_STORE_FORWARD=0"
   instancePathKey="nios_system:.:JTAG_to_FPGA_Bridge:.:fifo"
   kind="altera_avalon_sc_fifo"
   version="16.1"
   name="altera_avalon_sc_fifo">
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <generatedFiles>
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="nios_system_JTAG_to_FPGA_Bridge" as="fifo" />
  <instantiator
     instantiator="nios_system_mm_interconnect_0"
     as="Audio_Subsystem_audio_slave_agent_rsp_fifo,JTAG_UART_2nd_Core_avalon_jtag_slave_agent_rsp_fifo,Expansion_JP5_avalon_parallel_port_slave_agent_rsp_fifo,Pushbuttons_avalon_parallel_port_slave_agent_rsp_fifo,Serial_Port_avalon_rs232_slave_agent_rsp_fifo,CameraD5M_0_camera_slave_agent_rsp_fifo,Processor2_debug_mem_slave_agent_rsp_fifo,Interval_Timer_s1_agent_rsp_fifo,SDRAM_s1_agent_rsp_fifo,AV_Config_avalon_av_config_slave_agent_rsp_fifo,JTAG_UART_avalon_jtag_slave_agent_rsp_fifo,Red_LEDs_avalon_parallel_port_slave_agent_rsp_fifo,Green_LEDs_avalon_parallel_port_slave_agent_rsp_fifo,Slider_Switches_avalon_parallel_port_slave_agent_rsp_fifo,SRAM_avalon_sram_slave_agent_rsp_fifo,SRAM_avalon_sram_slave_agent_rdata_fifo,SysID_control_slave_agent_rsp_fifo,Flash_flash_data_agent_rsp_fifo,Flash_flash_erase_control_agent_rsp_fifo,Processor1_debug_mem_slave_agent_rsp_fifo" />
  <messages>
   <message level="Debug" culprit="nios_system">queue size: 176 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="fifo"><![CDATA["<b>JTAG_to_FPGA_Bridge</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>fifo</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_bytes_to_packets:16.1:CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0"
   instancePathKey="nios_system:.:JTAG_to_FPGA_Bridge:.:b2p"
   kind="altera_avalon_st_bytes_to_packets"
   version="16.1"
   name="altera_avalon_st_bytes_to_packets">
  <parameter name="CHANNEL_WIDTH_DERIVED" value="8" />
  <parameter name="ENCODING" value="0" />
  <parameter name="CHANNEL_WIDTH" value="8" />
  <generatedFiles>
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/sopc_builder_ip/altera_avalon_st_bytes_to_packets/altera_avalon_st_bytes_to_packets_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="nios_system_JTAG_to_FPGA_Bridge" as="b2p" />
  <messages>
   <message level="Debug" culprit="nios_system">queue size: 175 starting:altera_avalon_st_bytes_to_packets "submodules/altera_avalon_st_bytes_to_packets"</message>
   <message level="Info" culprit="b2p"><![CDATA["<b>JTAG_to_FPGA_Bridge</b>" instantiated <b>altera_avalon_st_bytes_to_packets</b> "<b>b2p</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_packets_to_bytes:16.1:CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0"
   instancePathKey="nios_system:.:JTAG_to_FPGA_Bridge:.:p2b"
   kind="altera_avalon_st_packets_to_bytes"
   version="16.1"
   name="altera_avalon_st_packets_to_bytes">
  <parameter name="CHANNEL_WIDTH_DERIVED" value="8" />
  <parameter name="ENCODING" value="0" />
  <parameter name="CHANNEL_WIDTH" value="8" />
  <generatedFiles>
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/sopc_builder_ip/altera_avalon_st_packets_to_bytes/altera_avalon_st_packets_to_bytes_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="nios_system_JTAG_to_FPGA_Bridge" as="p2b" />
  <messages>
   <message level="Debug" culprit="nios_system">queue size: 174 starting:altera_avalon_st_packets_to_bytes "submodules/altera_avalon_st_packets_to_bytes"</message>
   <message level="Info" culprit="p2b"><![CDATA["<b>JTAG_to_FPGA_Bridge</b>" instantiated <b>altera_avalon_st_packets_to_bytes</b> "<b>p2b</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_packets_to_master:16.1:EXPORT_MASTER_SIGNALS=0,FAST_VER=0,FIFO_DEPTHS=2,FIFO_WIDTHU=1"
   instancePathKey="nios_system:.:JTAG_to_FPGA_Bridge:.:transacto"
   kind="altera_avalon_packets_to_master"
   version="16.1"
   name="altera_avalon_packets_to_master">
  <parameter name="EXPORT_MASTER_SIGNALS" value="0" />
  <parameter name="FAST_VER" value="0" />
  <parameter name="FIFO_WIDTHU" value="1" />
  <parameter name="FIFO_DEPTHS" value="2" />
  <generatedFiles>
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_packets_to_master.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/sopc_builder_ip/altera_avalon_packets_to_master/altera_avalon_packets_to_master_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="nios_system_JTAG_to_FPGA_Bridge" as="transacto" />
  <messages>
   <message level="Debug" culprit="nios_system">queue size: 173 starting:altera_avalon_packets_to_master "submodules/altera_avalon_packets_to_master"</message>
   <message level="Info" culprit="transacto"><![CDATA["<b>JTAG_to_FPGA_Bridge</b>" instantiated <b>altera_avalon_packets_to_master</b> "<b>transacto</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="channel_adapter:16.1:inBitsPerSymbol=8,inChannelWidth=8,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=255,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=0,outMaxChannel=0"
   instancePathKey="nios_system:.:JTAG_to_FPGA_Bridge:.:b2p_adapter"
   kind="channel_adapter"
   version="16.1"
   name="nios_system_JTAG_to_FPGA_Bridge_b2p_adapter">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="inChannelWidth" value="8" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inUseEmptyPort" value="AUTO" />
  <parameter name="inMaxChannel" value="255" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="true" />
  <generatedFiles>
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_JTAG_to_FPGA_Bridge_b2p_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="nios_system_JTAG_to_FPGA_Bridge" as="b2p_adapter" />
  <messages>
   <message level="Debug" culprit="nios_system">queue size: 172 starting:channel_adapter "submodules/nios_system_JTAG_to_FPGA_Bridge_b2p_adapter"</message>
   <message level="Info" culprit="b2p_adapter"><![CDATA["<b>JTAG_to_FPGA_Bridge</b>" instantiated <b>channel_adapter</b> "<b>b2p_adapter</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="channel_adapter:16.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=8,outMaxChannel=255"
   instancePathKey="nios_system:.:JTAG_to_FPGA_Bridge:.:p2b_adapter"
   kind="channel_adapter"
   version="16.1"
   name="nios_system_JTAG_to_FPGA_Bridge_p2b_adapter">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="outChannelWidth" value="8" />
  <parameter name="inUseEmptyPort" value="AUTO" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outMaxChannel" value="255" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="true" />
  <generatedFiles>
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_JTAG_to_FPGA_Bridge_p2b_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="nios_system_JTAG_to_FPGA_Bridge" as="p2b_adapter" />
  <messages>
   <message level="Debug" culprit="nios_system">queue size: 171 starting:channel_adapter "submodules/nios_system_JTAG_to_FPGA_Bridge_p2b_adapter"</message>
   <message level="Info" culprit="p2b_adapter"><![CDATA["<b>JTAG_to_FPGA_Bridge</b>" instantiated <b>channel_adapter</b> "<b>p2b_adapter</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_nios2_gen2_unit:16.1:bht_ramBlockType=Automatic,breakAbsoluteAddr=167772192,breakOffset=32,breakSlave=None,breakSlave_derived=Processor1.debug_mem_slave,cdx_enabled=false,clockFrequency=50000000,cpuArchRev=1,cpuID=0,cpuReset=false,cpu_name=cpu,customInstSlavesSystemInfo=&lt;info&gt;&lt;slave name=&quot;nios2_floating_point&quot; baseAddress=&quot;252&quot; addressSpan=&quot;4&quot; clockCycleType=&quot;VARIABLE&quot; /&gt;&lt;/info&gt;,dataAddrWidth=29,dataMasterHighPerformanceAddrWidth=1,dataMasterHighPerformanceMapParam=,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;SDRAM.s1&apos; start=&apos;0x0&apos; end=&apos;0x8000000&apos; type=&apos;altera_avalon_new_sdram_controller.s1&apos; /&gt;&lt;slave name=&apos;CameraD5M_0_cam_detect_0.camera_slave&apos; start=&apos;0x8200000&apos; end=&apos;0x8200004&apos; type=&apos;cam_detect.camera_slave&apos; /&gt;&lt;slave name=&apos;Processor1.debug_mem_slave&apos; start=&apos;0xA000000&apos; end=&apos;0xA000800&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;Pushbuttons.avalon_parallel_port_slave&apos; start=&apos;0x10000050&apos; end=&apos;0x10000060&apos; type=&apos;altera_up_avalon_parallel_port.avalon_parallel_port_slave&apos; /&gt;&lt;slave name=&apos;Expansion_JP5.avalon_parallel_port_slave&apos; start=&apos;0x10000060&apos; end=&apos;0x10000070&apos; type=&apos;altera_up_avalon_parallel_port.avalon_parallel_port_slave&apos; /&gt;&lt;slave name=&apos;JTAG_UART.avalon_jtag_slave&apos; start=&apos;0x10001000&apos; end=&apos;0x10001008&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;Serial_Port.avalon_rs232_slave&apos; start=&apos;0x10001010&apos; end=&apos;0x10001018&apos; type=&apos;altera_up_avalon_rs232.avalon_rs232_slave&apos; /&gt;&lt;slave name=&apos;Interval_Timer.s1&apos; start=&apos;0x10002000&apos; end=&apos;0x10002020&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;Audio_Subsystem_Audio.avalon_audio_slave&apos; start=&apos;0x10003040&apos; end=&apos;0x10003050&apos; type=&apos;altera_up_avalon_audio.avalon_audio_slave&apos; /&gt;&lt;/address-map&gt;,data_master_high_performance_paddr_base=0,data_master_high_performance_paddr_top=0,data_master_paddr_base=0,data_master_paddr_top=0,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_ramBlockType=Automatic,dcache_size=2048,dcache_size_derived=2048,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_datatrace=false,debug_datatrigger=0,debug_debugReqSignals=false,debug_enabled=true,debug_hwbreakpoint=0,debug_insttrace=false,debug_jtagInstanceID=0,debug_offchiptrace=false,debug_onchiptrace=false,debug_traceStorage=onchip_trace,debug_traceType=none,debug_triggerArming=true,deviceFamilyName=Cyclone IV E,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dividerType=no_div,exceptionAbsoluteAddr=32,exceptionOffset=32,exceptionSlave=SDRAM.s1,faAddrWidth=1,faSlaveMapParam=,fa_cache_line=2,fa_cache_linesize=0,flash_instruction_master_paddr_base=0,flash_instruction_master_paddr_top=0,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=4096,icache_tagramBlockType=Automatic,impl=Tiny,instAddrWidth=28,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;SDRAM.s1&apos; start=&apos;0x0&apos; end=&apos;0x8000000&apos; type=&apos;altera_avalon_new_sdram_controller.s1&apos; /&gt;&lt;slave name=&apos;Processor1.debug_mem_slave&apos; start=&apos;0xA000000&apos; end=&apos;0xA000800&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;/address-map&gt;,instructionMasterHighPerformanceAddrWidth=1,instructionMasterHighPerformanceMapParam=,instruction_master_high_performance_paddr_base=0,instruction_master_high_performance_paddr_top=0,instruction_master_paddr_base=0,instruction_master_paddr_top=0,internalIrqMaskSystemInfo=63,io_regionbase=0,io_regionsize=0,master_addr_map=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,mpx_enabled=false,multiplierType=no_mul,ocimem_ramBlockType=Automatic,ocimem_ramInit=false,regfile_ramBlockType=Automatic,register_file_por=false,resetAbsoluteAddr=0,resetOffset=0,resetSlave=SDRAM.s1,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=false,setting_allow_break_inst=false,setting_alwaysEncrypt=true,setting_asic_add_scan_mode_input=false,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_asic_third_party_synthesis=false,setting_avalonDebugPortPresent=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=false,setting_branchPredictionType=Dynamic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=true,setting_disableocitrace=false,setting_dtcm_ecc_present=true,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportdebuginfo=false,setting_exportvectors=false,setting_fast_register_read=false,setting_ic_ecc_present=true,setting_interruptControllerType=Internal,setting_ioregionBypassDCache=false,setting_itcm_ecc_present=true,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_oci_version=1,setting_preciseIllegalMemAccessException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,setting_support31bitdcachebypass=true,setting_usedesignware=false,shifterType=medium_le_shift,stratix_dspblock_shift_mul=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,tightly_coupled_data_master_0_paddr_base=0,tightly_coupled_data_master_0_paddr_top=0,tightly_coupled_data_master_1_paddr_base=0,tightly_coupled_data_master_1_paddr_top=0,tightly_coupled_data_master_2_paddr_base=0,tightly_coupled_data_master_2_paddr_top=0,tightly_coupled_data_master_3_paddr_base=0,tightly_coupled_data_master_3_paddr_top=0,tightly_coupled_instruction_master_0_paddr_base=0,tightly_coupled_instruction_master_0_paddr_top=0,tightly_coupled_instruction_master_1_paddr_base=0,tightly_coupled_instruction_master_1_paddr_top=0,tightly_coupled_instruction_master_2_paddr_base=0,tightly_coupled_instruction_master_2_paddr_top=0,tightly_coupled_instruction_master_3_paddr_base=0,tightly_coupled_instruction_master_3_paddr_top=0,tmr_enabled=false,tracefilename=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings="
   instancePathKey="nios_system:.:Processor1:.:cpu"
   kind="altera_nios2_gen2_unit"
   version="16.1"
   name="nios_system_Processor1_cpu">
  <parameter name="icache_burstType" value="None" />
  <parameter name="setting_oci_version" value="1" />
  <parameter name="mpx_enabled" value="false" />
  <parameter name="ocimem_ramBlockType" value="Automatic" />
  <parameter name="dcache_victim_buf_impl" value="ram" />
  <parameter name="setting_exportPCB" value="false" />
  <parameter name="setting_ic_ecc_present" value="true" />
  <parameter name="dcache_size_derived" value="2048" />
  <parameter name="mmu_udtlbNumEntries" value="6" />
  <parameter name="tightly_coupled_instruction_master_3_paddr_top" value="0" />
  <parameter
     name="deviceFeaturesSystemInfo"
     value="ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1" />
  <parameter name="bht_ramBlockType" value="Automatic" />
  <parameter name="instruction_master_high_performance_paddr_base" value="0" />
  <parameter name="mmu_TLBMissExcSlave" value="None" />
  <parameter name="impl" value="Tiny" />
  <parameter name="regfile_ramBlockType" value="Automatic" />
  <parameter name="dcache_size" value="2048" />
  <parameter name="tightly_coupled_data_master_0_paddr_top" value="0" />
  <parameter name="breakOffset" value="32" />
  <parameter name="breakSlave" value="None" />
  <parameter name="setting_branchPredictionType" value="Dynamic" />
  <parameter name="exceptionOffset" value="32" />
  <parameter name="flash_instruction_master_paddr_top" value="0" />
  <parameter name="tightlyCoupledDataMaster0MapParam" value="" />
  <parameter name="cpu_name" value="cpu" />
  <parameter name="tightlyCoupledInstructionMaster1MapParam" value="" />
  <parameter name="breakAbsoluteAddr" value="167772192" />
  <parameter name="setting_activateTrace" value="false" />
  <parameter name="debug_offchiptrace" value="false" />
  <parameter name="setting_avalonDebugPortPresent" value="false" />
  <parameter name="dcache_numTCDM" value="0" />
  <parameter name="setting_ecc_sim_test_ports" value="false" />
  <parameter name="tightlyCoupledInstructionMaster0AddrWidth" value="1" />
  <parameter name="setting_showUnpublishedSettings" value="false" />
  <parameter name="tightly_coupled_data_master_2_paddr_base" value="0" />
  <parameter name="debug_debugReqSignals" value="false" />
  <parameter name="master_addr_map" value="false" />
  <parameter name="tightly_coupled_instruction_master_2_paddr_base" value="0" />
  <parameter name="mmu_processIDNumBits" value="8" />
  <parameter name="tightlyCoupledDataMaster3AddrWidth" value="1" />
  <parameter name="debug_onchiptrace" value="false" />
  <parameter name="setting_rf_ecc_present" value="true" />
  <parameter name="resetAbsoluteAddr" value="0" />
  <parameter name="tightly_coupled_data_master_1_paddr_top" value="0" />
  <parameter name="ocimem_ramInit" value="false" />
  <parameter name="internalIrqMaskSystemInfo" value="63" />
  <parameter name="instruction_master_paddr_top" value="0" />
  <parameter name="cpuArchRev" value="1" />
  <parameter name="setting_dtcm_ecc_present" value="true" />
  <parameter name="exceptionAbsoluteAddr" value="32" />
  <parameter name="setting_interruptControllerType" value="Internal" />
  <parameter name="dcache_tagramBlockType" value="Automatic" />
  <parameter name="debug_insttrace" value="false" />
  <parameter name="icache_size" value="4096" />
  <parameter name="setting_itcm_ecc_present" value="true" />
  <parameter name="tightly_coupled_instruction_master_0_paddr_base" value="0" />
  <parameter
     name="dataSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;SDRAM.s1&apos; start=&apos;0x0&apos; end=&apos;0x8000000&apos; type=&apos;altera_avalon_new_sdram_controller.s1&apos; /&gt;&lt;slave name=&apos;CameraD5M_0_cam_detect_0.camera_slave&apos; start=&apos;0x8200000&apos; end=&apos;0x8200004&apos; type=&apos;cam_detect.camera_slave&apos; /&gt;&lt;slave name=&apos;Processor1.debug_mem_slave&apos; start=&apos;0xA000000&apos; end=&apos;0xA000800&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;Pushbuttons.avalon_parallel_port_slave&apos; start=&apos;0x10000050&apos; end=&apos;0x10000060&apos; type=&apos;altera_up_avalon_parallel_port.avalon_parallel_port_slave&apos; /&gt;&lt;slave name=&apos;Expansion_JP5.avalon_parallel_port_slave&apos; start=&apos;0x10000060&apos; end=&apos;0x10000070&apos; type=&apos;altera_up_avalon_parallel_port.avalon_parallel_port_slave&apos; /&gt;&lt;slave name=&apos;JTAG_UART.avalon_jtag_slave&apos; start=&apos;0x10001000&apos; end=&apos;0x10001008&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;Serial_Port.avalon_rs232_slave&apos; start=&apos;0x10001010&apos; end=&apos;0x10001018&apos; type=&apos;altera_up_avalon_rs232.avalon_rs232_slave&apos; /&gt;&lt;slave name=&apos;Interval_Timer.s1&apos; start=&apos;0x10002000&apos; end=&apos;0x10002020&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;Audio_Subsystem_Audio.avalon_audio_slave&apos; start=&apos;0x10003040&apos; end=&apos;0x10003050&apos; type=&apos;altera_up_avalon_audio.avalon_audio_slave&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="mpu_enabled" value="false" />
  <parameter name="setting_ecc_present" value="false" />
  <parameter name="mmu_TLBMissExcAbsAddr" value="0" />
  <parameter name="mpu_useLimit" value="false" />
  <parameter name="stratix_dspblock_shift_mul" value="false" />
  <parameter name="icache_numTCIM" value="0" />
  <parameter name="setting_usedesignware" value="false" />
  <parameter name="tightlyCoupledDataMaster3MapParam" value="" />
  <parameter name="instruction_master_high_performance_paddr_top" value="0" />
  <parameter name="setting_ioregionBypassDCache" value="false" />
  <parameter name="mmu_TLBMissExcOffset" value="0" />
  <parameter name="mmu_enabled" value="false" />
  <parameter name="mmu_uitlbNumEntries" value="4" />
  <parameter name="register_file_por" value="false" />
  <parameter name="faAddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster2MapParam" value="" />
  <parameter name="tightly_coupled_data_master_3_paddr_top" value="0" />
  <parameter name="tightlyCoupledDataMaster1AddrWidth" value="1" />
  <parameter name="setting_activateTestEndChecker" value="false" />
  <parameter name="cpuID" value="0" />
  <parameter name="resetrequest_enabled" value="true" />
  <parameter name="setting_asic_enabled" value="false" />
  <parameter name="exceptionSlave" value="SDRAM.s1" />
  <parameter name="setting_HDLSimCachesCleared" value="true" />
  <parameter name="debug_triggerArming" value="true" />
  <parameter name="debug_OCIOnchipTrace" value="_128" />
  <parameter name="dataAddrWidth" value="29" />
  <parameter name="setting_bit31BypassDCache" value="false" />
  <parameter name="instAddrWidth" value="28" />
  <parameter name="setting_asic_add_scan_mode_input" value="false" />
  <parameter name="tightly_coupled_instruction_master_1_paddr_top" value="0" />
  <parameter name="io_regionbase" value="0" />
  <parameter name="setting_shadowRegisterSets" value="0" />
  <parameter name="icache_ramBlockType" value="Automatic" />
  <parameter name="data_master_paddr_top" value="0" />
  <parameter name="translate_on" value=" &quot;synthesis translate_on&quot;  " />
  <parameter name="faSlaveMapParam" value="" />
  <parameter name="setting_clearXBitsLDNonBypass" value="true" />
  <parameter name="tightly_coupled_instruction_master_1_paddr_base" value="0" />
  <parameter name="tightlyCoupledDataMaster0AddrWidth" value="1" />
  <parameter name="mmu_autoAssignTlbPtrSz" value="true" />
  <parameter name="fa_cache_line" value="2" />
  <parameter name="debug_assignJtagInstanceID" value="false" />
  <parameter name="instruction_master_paddr_base" value="0" />
  <parameter name="userDefinedSettings" value="" />
  <parameter name="clockFrequency" value="50000000" />
  <parameter name="setting_activateMonitors" value="true" />
  <parameter name="resetOffset" value="0" />
  <parameter name="dcache_ramBlockType" value="Automatic" />
  <parameter name="dataMasterHighPerformanceAddrWidth" value="1" />
  <parameter name="tightlyCoupledDataMaster2MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster2AddrWidth" value="1" />
  <parameter name="tightly_coupled_instruction_master_0_paddr_top" value="0" />
  <parameter name="setting_allow_break_inst" value="false" />
  <parameter name="setting_asic_third_party_synthesis" value="false" />
  <parameter name="io_regionsize" value="0" />
  <parameter name="mpu_minInstRegionSize" value="12" />
  <parameter name="tightly_coupled_data_master_3_paddr_base" value="0" />
  <parameter name="translate_off" value=" &quot;synthesis translate_off&quot; " />
  <parameter name="mpu_numOfInstRegion" value="8" />
  <parameter name="flash_instruction_master_paddr_base" value="0" />
  <parameter name="setting_exportdebuginfo" value="false" />
  <parameter name="mmu_tlbPtrSz" value="7" />
  <parameter name="cpuReset" value="false" />
  <parameter name="resetSlave" value="SDRAM.s1" />
  <parameter name="dcache_bursts_derived" value="false" />
  <parameter name="multiplierType" value="no_mul" />
  <parameter name="setting_removeRAMinit" value="false" />
  <parameter name="icache_tagramBlockType" value="Automatic" />
  <parameter name="debug_traceStorage" value="onchip_trace" />
  <parameter name="setting_preciseIllegalMemAccessException" value="false" />
  <parameter name="fa_cache_linesize" value="0" />
  <parameter name="setting_mmu_ecc_present" value="true" />
  <parameter name="debug_datatrace" value="false" />
  <parameter name="setting_HBreakTest" value="false" />
  <parameter name="debug_hwbreakpoint" value="0" />
  <parameter name="tightlyCoupledInstructionMaster3MapParam" value="" />
  <parameter name="dataMasterHighPerformanceMapParam" value="" />
  <parameter name="tightly_coupled_data_master_2_paddr_top" value="0" />
  <parameter name="setting_disableocitrace" value="false" />
  <parameter name="setting_bigEndian" value="false" />
  <parameter name="mpu_minDataRegionSize" value="12" />
  <parameter name="tightly_coupled_data_master_1_paddr_base" value="0" />
  <parameter name="tightlyCoupledInstructionMaster1AddrWidth" value="1" />
  <parameter name="debug_jtagInstanceID" value="0" />
  <parameter name="setting_showInternalSettings" value="false" />
  <parameter name="setting_breakslaveoveride" value="false" />
  <parameter name="debug_traceType" value="none" />
  <parameter name="instructionMasterHighPerformanceMapParam" value="" />
  <parameter name="tightly_coupled_instruction_master_2_paddr_top" value="0" />
  <parameter name="setting_alwaysEncrypt" value="true" />
  <parameter name="setting_oci_export_jtag_signals" value="false" />
  <parameter name="tightly_coupled_instruction_master_3_paddr_base" value="0" />
  <parameter name="data_master_high_performance_paddr_top" value="0" />
  <parameter name="dcache_lineSize_derived" value="32" />
  <parameter name="deviceFamilyName" value="Cyclone IV E" />
  <parameter name="debug_datatrigger" value="0" />
  <parameter name="tightlyCoupledDataMaster2AddrWidth" value="1" />
  <parameter name="debug_enabled" value="true" />
  <parameter name="setting_export_large_RAMs" value="false" />
  <parameter name="tightlyCoupledDataMaster1MapParam" value="" />
  <parameter name="setting_dc_ecc_present" value="true" />
  <parameter name="setting_support31bitdcachebypass" value="true" />
  <parameter
     name="instSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;SDRAM.s1&apos; start=&apos;0x0&apos; end=&apos;0x8000000&apos; type=&apos;altera_avalon_new_sdram_controller.s1&apos; /&gt;&lt;slave name=&apos;Processor1.debug_mem_slave&apos; start=&apos;0xA000000&apos; end=&apos;0xA000800&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="dividerType" value="no_div" />
  <parameter name="setting_bhtPtrSz" value="8" />
  <parameter name="setting_exportvectors" value="false" />
  <parameter name="tmr_enabled" value="false" />
  <parameter name="data_master_paddr_base" value="0" />
  <parameter name="breakSlave_derived" value="Processor1.debug_mem_slave" />
  <parameter name="tightlyCoupledInstructionMaster3AddrWidth" value="1" />
  <parameter name="mpu_numOfDataRegion" value="8" />
  <parameter name="tightly_coupled_data_master_0_paddr_base" value="0" />
  <parameter name="mmu_ramBlockType" value="Automatic" />
  <parameter name="data_master_high_performance_paddr_base" value="0" />
  <parameter name="cdx_enabled" value="false" />
  <parameter
     name="customInstSlavesSystemInfo"
     value="&lt;info&gt;&lt;slave name=&quot;nios2_floating_point&quot; baseAddress=&quot;252&quot; addressSpan=&quot;4&quot; clockCycleType=&quot;VARIABLE&quot; /&gt;&lt;/info&gt;" />
  <parameter name="tightlyCoupledInstructionMaster0MapParam" value="" />
  <parameter name="dcache_bursts" value="false" />
  <parameter name="tracefilename" value="" />
  <parameter name="instructionMasterHighPerformanceAddrWidth" value="1" />
  <parameter name="setting_asic_synopsys_translate_on_off" value="false" />
  <parameter name="setting_fast_register_read" value="false" />
  <parameter name="mmu_tlbNumWays" value="16" />
  <parameter name="shifterType" value="medium_le_shift" />
  <generatedFiles>
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.sdc"
       type="SDC"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu_debug_slave_sysclk.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu_debug_slave_tck.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu_debug_slave_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu_ociram_default_contents.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu_rf_ram_a.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu_rf_ram_b.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu_test_bench.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_unit_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="nios_system_Processor1" as="cpu" />
  <messages>
   <message level="Debug" culprit="nios_system">queue size: 169 starting:altera_nios2_gen2_unit "submodules/nios_system_Processor1_cpu"</message>
   <message level="Info" culprit="cpu">Starting RTL generation for module 'nios_system_Processor1_cpu'</message>
   <message level="Info" culprit="cpu">  Generation command is [exec D:/intelFPGA_lite/16.1/quartus/bin64//eperlcmd.exe -I D:/intelFPGA_lite/16.1/quartus/bin64//perl/lib -I D:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I D:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I D:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I D:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- D:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios_system_Processor1_cpu --dir=C:/Users/Martijn/AppData/Local/Temp/alt7303_3007588974926677495.dir/0577_cpu_gen/ --quartus_bindir=D:/intelFPGA_lite/16.1/quartus/bin64/ --verilog --config=C:/Users/Martijn/AppData/Local/Temp/alt7303_3007588974926677495.dir/0577_cpu_gen//nios_system_Processor1_cpu_processor_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="cpu"># 2017.05.17 16:02:22 (*) Starting Nios II generation</message>
   <message level="Info" culprit="cpu"># 2017.05.17 16:02:22 (*)   Checking for plaintext license.</message>
   <message level="Info" culprit="cpu"># 2017.05.17 16:02:24 (*)   Couldn't query license setup in Quartus directory D:/intelFPGA_lite/16.1/quartus/bin64/</message>
   <message level="Info" culprit="cpu"># 2017.05.17 16:02:24 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable</message>
   <message level="Info" culprit="cpu"># 2017.05.17 16:02:24 (*)   LM_LICENSE_FILE environment variable is empty</message>
   <message level="Info" culprit="cpu"># 2017.05.17 16:02:24 (*)   Plaintext license not found.</message>
   <message level="Info" culprit="cpu"># 2017.05.17 16:02:24 (*)   No license required to generate encrypted Nios II/e.</message>
   <message level="Info" culprit="cpu"># 2017.05.17 16:02:24 (*)   Elaborating CPU configuration settings</message>
   <message level="Info" culprit="cpu"># 2017.05.17 16:02:24 (*)   Creating all objects for CPU</message>
   <message level="Info" culprit="cpu"># 2017.05.17 16:02:29 (*)   Generating RTL from CPU objects</message>
   <message level="Info" culprit="cpu"># 2017.05.17 16:02:29 (*)   Creating plain-text RTL</message>
   <message level="Info" culprit="cpu"># 2017.05.17 16:02:32 (*) Done Nios II generation</message>
   <message level="Info" culprit="cpu">Done RTL generation for module 'nios_system_Processor1_cpu'</message>
   <message level="Info" culprit="cpu"><![CDATA["<b>Processor1</b>" instantiated <b>altera_nios2_gen2_unit</b> "<b>cpu</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_nios2_gen2_unit:16.1:bht_ramBlockType=Automatic,breakAbsoluteAddr=167772192,breakOffset=32,breakSlave=None,breakSlave_derived=Processor2.debug_mem_slave,cdx_enabled=false,clockFrequency=50000000,cpuArchRev=1,cpuID=0,cpuReset=false,cpu_name=cpu,customInstSlavesSystemInfo=&lt;info&gt;&lt;slave name=&quot;nios2_floating_point_2nd_core&quot; baseAddress=&quot;252&quot; addressSpan=&quot;4&quot; clockCycleType=&quot;VARIABLE&quot; /&gt;&lt;/info&gt;,dataAddrWidth=29,dataMasterHighPerformanceAddrWidth=1,dataMasterHighPerformanceMapParam=,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;SDRAM.s1&apos; start=&apos;0x0&apos; end=&apos;0x8000000&apos; type=&apos;altera_avalon_new_sdram_controller.s1&apos; /&gt;&lt;slave name=&apos;CameraD5M_0_cam_detect_0.camera_slave&apos; start=&apos;0x8200000&apos; end=&apos;0x8200004&apos; type=&apos;cam_detect.camera_slave&apos; /&gt;&lt;slave name=&apos;Processor2.debug_mem_slave&apos; start=&apos;0xA000000&apos; end=&apos;0xA000800&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;Pushbuttons.avalon_parallel_port_slave&apos; start=&apos;0x10000050&apos; end=&apos;0x10000060&apos; type=&apos;altera_up_avalon_parallel_port.avalon_parallel_port_slave&apos; /&gt;&lt;slave name=&apos;Expansion_JP5.avalon_parallel_port_slave&apos; start=&apos;0x10000060&apos; end=&apos;0x10000070&apos; type=&apos;altera_up_avalon_parallel_port.avalon_parallel_port_slave&apos; /&gt;&lt;slave name=&apos;JTAG_UART_2nd_Core.avalon_jtag_slave&apos; start=&apos;0x10001000&apos; end=&apos;0x10001008&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;Serial_Port.avalon_rs232_slave&apos; start=&apos;0x10001010&apos; end=&apos;0x10001018&apos; type=&apos;altera_up_avalon_rs232.avalon_rs232_slave&apos; /&gt;&lt;slave name=&apos;Interval_Timer.s1&apos; start=&apos;0x10002000&apos; end=&apos;0x10002020&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;Audio_Subsystem_Audio.avalon_audio_slave&apos; start=&apos;0x10003040&apos; end=&apos;0x10003050&apos; type=&apos;altera_up_avalon_audio.avalon_audio_slave&apos; /&gt;&lt;/address-map&gt;,data_master_high_performance_paddr_base=0,data_master_high_performance_paddr_top=0,data_master_paddr_base=0,data_master_paddr_top=0,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_ramBlockType=Automatic,dcache_size=2048,dcache_size_derived=2048,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_datatrace=false,debug_datatrigger=0,debug_debugReqSignals=false,debug_enabled=true,debug_hwbreakpoint=0,debug_insttrace=false,debug_jtagInstanceID=0,debug_offchiptrace=false,debug_onchiptrace=false,debug_traceStorage=onchip_trace,debug_traceType=none,debug_triggerArming=true,deviceFamilyName=Cyclone IV E,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dividerType=no_div,exceptionAbsoluteAddr=32,exceptionOffset=32,exceptionSlave=SDRAM.s1,faAddrWidth=1,faSlaveMapParam=,fa_cache_line=2,fa_cache_linesize=0,flash_instruction_master_paddr_base=0,flash_instruction_master_paddr_top=0,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=4096,icache_tagramBlockType=Automatic,impl=Tiny,instAddrWidth=28,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;SDRAM.s1&apos; start=&apos;0x0&apos; end=&apos;0x8000000&apos; type=&apos;altera_avalon_new_sdram_controller.s1&apos; /&gt;&lt;slave name=&apos;Processor2.debug_mem_slave&apos; start=&apos;0xA000000&apos; end=&apos;0xA000800&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;/address-map&gt;,instructionMasterHighPerformanceAddrWidth=1,instructionMasterHighPerformanceMapParam=,instruction_master_high_performance_paddr_base=0,instruction_master_high_performance_paddr_top=0,instruction_master_paddr_base=0,instruction_master_paddr_top=0,internalIrqMaskSystemInfo=63,io_regionbase=0,io_regionsize=0,master_addr_map=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,mpx_enabled=false,multiplierType=no_mul,ocimem_ramBlockType=Automatic,ocimem_ramInit=false,regfile_ramBlockType=Automatic,register_file_por=false,resetAbsoluteAddr=0,resetOffset=0,resetSlave=SDRAM.s1,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=false,setting_allow_break_inst=false,setting_alwaysEncrypt=true,setting_asic_add_scan_mode_input=false,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_asic_third_party_synthesis=false,setting_avalonDebugPortPresent=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=false,setting_branchPredictionType=Dynamic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=true,setting_disableocitrace=false,setting_dtcm_ecc_present=true,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportdebuginfo=false,setting_exportvectors=false,setting_fast_register_read=false,setting_ic_ecc_present=true,setting_interruptControllerType=Internal,setting_ioregionBypassDCache=false,setting_itcm_ecc_present=true,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_oci_version=1,setting_preciseIllegalMemAccessException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,setting_support31bitdcachebypass=true,setting_usedesignware=false,shifterType=medium_le_shift,stratix_dspblock_shift_mul=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,tightly_coupled_data_master_0_paddr_base=0,tightly_coupled_data_master_0_paddr_top=0,tightly_coupled_data_master_1_paddr_base=0,tightly_coupled_data_master_1_paddr_top=0,tightly_coupled_data_master_2_paddr_base=0,tightly_coupled_data_master_2_paddr_top=0,tightly_coupled_data_master_3_paddr_base=0,tightly_coupled_data_master_3_paddr_top=0,tightly_coupled_instruction_master_0_paddr_base=0,tightly_coupled_instruction_master_0_paddr_top=0,tightly_coupled_instruction_master_1_paddr_base=0,tightly_coupled_instruction_master_1_paddr_top=0,tightly_coupled_instruction_master_2_paddr_base=0,tightly_coupled_instruction_master_2_paddr_top=0,tightly_coupled_instruction_master_3_paddr_base=0,tightly_coupled_instruction_master_3_paddr_top=0,tmr_enabled=false,tracefilename=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings="
   instancePathKey="nios_system:.:Processor2:.:cpu"
   kind="altera_nios2_gen2_unit"
   version="16.1"
   name="nios_system_Processor2_cpu">
  <parameter name="icache_burstType" value="None" />
  <parameter name="setting_oci_version" value="1" />
  <parameter name="mpx_enabled" value="false" />
  <parameter name="ocimem_ramBlockType" value="Automatic" />
  <parameter name="dcache_victim_buf_impl" value="ram" />
  <parameter name="setting_exportPCB" value="false" />
  <parameter name="setting_ic_ecc_present" value="true" />
  <parameter name="dcache_size_derived" value="2048" />
  <parameter name="mmu_udtlbNumEntries" value="6" />
  <parameter name="tightly_coupled_instruction_master_3_paddr_top" value="0" />
  <parameter
     name="deviceFeaturesSystemInfo"
     value="ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1" />
  <parameter name="bht_ramBlockType" value="Automatic" />
  <parameter name="instruction_master_high_performance_paddr_base" value="0" />
  <parameter name="mmu_TLBMissExcSlave" value="None" />
  <parameter name="impl" value="Tiny" />
  <parameter name="regfile_ramBlockType" value="Automatic" />
  <parameter name="dcache_size" value="2048" />
  <parameter name="tightly_coupled_data_master_0_paddr_top" value="0" />
  <parameter name="breakOffset" value="32" />
  <parameter name="breakSlave" value="None" />
  <parameter name="setting_branchPredictionType" value="Dynamic" />
  <parameter name="exceptionOffset" value="32" />
  <parameter name="flash_instruction_master_paddr_top" value="0" />
  <parameter name="tightlyCoupledDataMaster0MapParam" value="" />
  <parameter name="cpu_name" value="cpu" />
  <parameter name="tightlyCoupledInstructionMaster1MapParam" value="" />
  <parameter name="breakAbsoluteAddr" value="167772192" />
  <parameter name="setting_activateTrace" value="false" />
  <parameter name="debug_offchiptrace" value="false" />
  <parameter name="setting_avalonDebugPortPresent" value="false" />
  <parameter name="dcache_numTCDM" value="0" />
  <parameter name="setting_ecc_sim_test_ports" value="false" />
  <parameter name="tightlyCoupledInstructionMaster0AddrWidth" value="1" />
  <parameter name="setting_showUnpublishedSettings" value="false" />
  <parameter name="tightly_coupled_data_master_2_paddr_base" value="0" />
  <parameter name="debug_debugReqSignals" value="false" />
  <parameter name="master_addr_map" value="false" />
  <parameter name="tightly_coupled_instruction_master_2_paddr_base" value="0" />
  <parameter name="mmu_processIDNumBits" value="8" />
  <parameter name="tightlyCoupledDataMaster3AddrWidth" value="1" />
  <parameter name="debug_onchiptrace" value="false" />
  <parameter name="setting_rf_ecc_present" value="true" />
  <parameter name="resetAbsoluteAddr" value="0" />
  <parameter name="tightly_coupled_data_master_1_paddr_top" value="0" />
  <parameter name="ocimem_ramInit" value="false" />
  <parameter name="internalIrqMaskSystemInfo" value="63" />
  <parameter name="instruction_master_paddr_top" value="0" />
  <parameter name="cpuArchRev" value="1" />
  <parameter name="setting_dtcm_ecc_present" value="true" />
  <parameter name="exceptionAbsoluteAddr" value="32" />
  <parameter name="setting_interruptControllerType" value="Internal" />
  <parameter name="dcache_tagramBlockType" value="Automatic" />
  <parameter name="debug_insttrace" value="false" />
  <parameter name="icache_size" value="4096" />
  <parameter name="setting_itcm_ecc_present" value="true" />
  <parameter name="tightly_coupled_instruction_master_0_paddr_base" value="0" />
  <parameter
     name="dataSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;SDRAM.s1&apos; start=&apos;0x0&apos; end=&apos;0x8000000&apos; type=&apos;altera_avalon_new_sdram_controller.s1&apos; /&gt;&lt;slave name=&apos;CameraD5M_0_cam_detect_0.camera_slave&apos; start=&apos;0x8200000&apos; end=&apos;0x8200004&apos; type=&apos;cam_detect.camera_slave&apos; /&gt;&lt;slave name=&apos;Processor2.debug_mem_slave&apos; start=&apos;0xA000000&apos; end=&apos;0xA000800&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;Pushbuttons.avalon_parallel_port_slave&apos; start=&apos;0x10000050&apos; end=&apos;0x10000060&apos; type=&apos;altera_up_avalon_parallel_port.avalon_parallel_port_slave&apos; /&gt;&lt;slave name=&apos;Expansion_JP5.avalon_parallel_port_slave&apos; start=&apos;0x10000060&apos; end=&apos;0x10000070&apos; type=&apos;altera_up_avalon_parallel_port.avalon_parallel_port_slave&apos; /&gt;&lt;slave name=&apos;JTAG_UART_2nd_Core.avalon_jtag_slave&apos; start=&apos;0x10001000&apos; end=&apos;0x10001008&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;Serial_Port.avalon_rs232_slave&apos; start=&apos;0x10001010&apos; end=&apos;0x10001018&apos; type=&apos;altera_up_avalon_rs232.avalon_rs232_slave&apos; /&gt;&lt;slave name=&apos;Interval_Timer.s1&apos; start=&apos;0x10002000&apos; end=&apos;0x10002020&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;Audio_Subsystem_Audio.avalon_audio_slave&apos; start=&apos;0x10003040&apos; end=&apos;0x10003050&apos; type=&apos;altera_up_avalon_audio.avalon_audio_slave&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="mpu_enabled" value="false" />
  <parameter name="setting_ecc_present" value="false" />
  <parameter name="mmu_TLBMissExcAbsAddr" value="0" />
  <parameter name="mpu_useLimit" value="false" />
  <parameter name="stratix_dspblock_shift_mul" value="false" />
  <parameter name="icache_numTCIM" value="0" />
  <parameter name="setting_usedesignware" value="false" />
  <parameter name="tightlyCoupledDataMaster3MapParam" value="" />
  <parameter name="instruction_master_high_performance_paddr_top" value="0" />
  <parameter name="setting_ioregionBypassDCache" value="false" />
  <parameter name="mmu_TLBMissExcOffset" value="0" />
  <parameter name="mmu_enabled" value="false" />
  <parameter name="mmu_uitlbNumEntries" value="4" />
  <parameter name="register_file_por" value="false" />
  <parameter name="faAddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster2MapParam" value="" />
  <parameter name="tightly_coupled_data_master_3_paddr_top" value="0" />
  <parameter name="tightlyCoupledDataMaster1AddrWidth" value="1" />
  <parameter name="setting_activateTestEndChecker" value="false" />
  <parameter name="cpuID" value="0" />
  <parameter name="resetrequest_enabled" value="true" />
  <parameter name="setting_asic_enabled" value="false" />
  <parameter name="exceptionSlave" value="SDRAM.s1" />
  <parameter name="setting_HDLSimCachesCleared" value="true" />
  <parameter name="debug_triggerArming" value="true" />
  <parameter name="debug_OCIOnchipTrace" value="_128" />
  <parameter name="dataAddrWidth" value="29" />
  <parameter name="setting_bit31BypassDCache" value="false" />
  <parameter name="instAddrWidth" value="28" />
  <parameter name="setting_asic_add_scan_mode_input" value="false" />
  <parameter name="tightly_coupled_instruction_master_1_paddr_top" value="0" />
  <parameter name="io_regionbase" value="0" />
  <parameter name="setting_shadowRegisterSets" value="0" />
  <parameter name="icache_ramBlockType" value="Automatic" />
  <parameter name="data_master_paddr_top" value="0" />
  <parameter name="translate_on" value=" &quot;synthesis translate_on&quot;  " />
  <parameter name="faSlaveMapParam" value="" />
  <parameter name="setting_clearXBitsLDNonBypass" value="true" />
  <parameter name="tightly_coupled_instruction_master_1_paddr_base" value="0" />
  <parameter name="tightlyCoupledDataMaster0AddrWidth" value="1" />
  <parameter name="mmu_autoAssignTlbPtrSz" value="true" />
  <parameter name="fa_cache_line" value="2" />
  <parameter name="debug_assignJtagInstanceID" value="false" />
  <parameter name="instruction_master_paddr_base" value="0" />
  <parameter name="userDefinedSettings" value="" />
  <parameter name="clockFrequency" value="50000000" />
  <parameter name="setting_activateMonitors" value="true" />
  <parameter name="resetOffset" value="0" />
  <parameter name="dcache_ramBlockType" value="Automatic" />
  <parameter name="dataMasterHighPerformanceAddrWidth" value="1" />
  <parameter name="tightlyCoupledDataMaster2MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster2AddrWidth" value="1" />
  <parameter name="tightly_coupled_instruction_master_0_paddr_top" value="0" />
  <parameter name="setting_allow_break_inst" value="false" />
  <parameter name="setting_asic_third_party_synthesis" value="false" />
  <parameter name="io_regionsize" value="0" />
  <parameter name="mpu_minInstRegionSize" value="12" />
  <parameter name="tightly_coupled_data_master_3_paddr_base" value="0" />
  <parameter name="translate_off" value=" &quot;synthesis translate_off&quot; " />
  <parameter name="mpu_numOfInstRegion" value="8" />
  <parameter name="flash_instruction_master_paddr_base" value="0" />
  <parameter name="setting_exportdebuginfo" value="false" />
  <parameter name="mmu_tlbPtrSz" value="7" />
  <parameter name="cpuReset" value="false" />
  <parameter name="resetSlave" value="SDRAM.s1" />
  <parameter name="dcache_bursts_derived" value="false" />
  <parameter name="multiplierType" value="no_mul" />
  <parameter name="setting_removeRAMinit" value="false" />
  <parameter name="icache_tagramBlockType" value="Automatic" />
  <parameter name="debug_traceStorage" value="onchip_trace" />
  <parameter name="setting_preciseIllegalMemAccessException" value="false" />
  <parameter name="fa_cache_linesize" value="0" />
  <parameter name="setting_mmu_ecc_present" value="true" />
  <parameter name="debug_datatrace" value="false" />
  <parameter name="setting_HBreakTest" value="false" />
  <parameter name="debug_hwbreakpoint" value="0" />
  <parameter name="tightlyCoupledInstructionMaster3MapParam" value="" />
  <parameter name="dataMasterHighPerformanceMapParam" value="" />
  <parameter name="tightly_coupled_data_master_2_paddr_top" value="0" />
  <parameter name="setting_disableocitrace" value="false" />
  <parameter name="setting_bigEndian" value="false" />
  <parameter name="mpu_minDataRegionSize" value="12" />
  <parameter name="tightly_coupled_data_master_1_paddr_base" value="0" />
  <parameter name="tightlyCoupledInstructionMaster1AddrWidth" value="1" />
  <parameter name="debug_jtagInstanceID" value="0" />
  <parameter name="setting_showInternalSettings" value="false" />
  <parameter name="setting_breakslaveoveride" value="false" />
  <parameter name="debug_traceType" value="none" />
  <parameter name="instructionMasterHighPerformanceMapParam" value="" />
  <parameter name="tightly_coupled_instruction_master_2_paddr_top" value="0" />
  <parameter name="setting_alwaysEncrypt" value="true" />
  <parameter name="setting_oci_export_jtag_signals" value="false" />
  <parameter name="tightly_coupled_instruction_master_3_paddr_base" value="0" />
  <parameter name="data_master_high_performance_paddr_top" value="0" />
  <parameter name="dcache_lineSize_derived" value="32" />
  <parameter name="deviceFamilyName" value="Cyclone IV E" />
  <parameter name="debug_datatrigger" value="0" />
  <parameter name="tightlyCoupledDataMaster2AddrWidth" value="1" />
  <parameter name="debug_enabled" value="true" />
  <parameter name="setting_export_large_RAMs" value="false" />
  <parameter name="tightlyCoupledDataMaster1MapParam" value="" />
  <parameter name="setting_dc_ecc_present" value="true" />
  <parameter name="setting_support31bitdcachebypass" value="true" />
  <parameter
     name="instSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;SDRAM.s1&apos; start=&apos;0x0&apos; end=&apos;0x8000000&apos; type=&apos;altera_avalon_new_sdram_controller.s1&apos; /&gt;&lt;slave name=&apos;Processor2.debug_mem_slave&apos; start=&apos;0xA000000&apos; end=&apos;0xA000800&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="dividerType" value="no_div" />
  <parameter name="setting_bhtPtrSz" value="8" />
  <parameter name="setting_exportvectors" value="false" />
  <parameter name="tmr_enabled" value="false" />
  <parameter name="data_master_paddr_base" value="0" />
  <parameter name="breakSlave_derived" value="Processor2.debug_mem_slave" />
  <parameter name="tightlyCoupledInstructionMaster3AddrWidth" value="1" />
  <parameter name="mpu_numOfDataRegion" value="8" />
  <parameter name="tightly_coupled_data_master_0_paddr_base" value="0" />
  <parameter name="mmu_ramBlockType" value="Automatic" />
  <parameter name="data_master_high_performance_paddr_base" value="0" />
  <parameter name="cdx_enabled" value="false" />
  <parameter
     name="customInstSlavesSystemInfo"
     value="&lt;info&gt;&lt;slave name=&quot;nios2_floating_point_2nd_core&quot; baseAddress=&quot;252&quot; addressSpan=&quot;4&quot; clockCycleType=&quot;VARIABLE&quot; /&gt;&lt;/info&gt;" />
  <parameter name="tightlyCoupledInstructionMaster0MapParam" value="" />
  <parameter name="dcache_bursts" value="false" />
  <parameter name="tracefilename" value="" />
  <parameter name="instructionMasterHighPerformanceAddrWidth" value="1" />
  <parameter name="setting_asic_synopsys_translate_on_off" value="false" />
  <parameter name="setting_fast_register_read" value="false" />
  <parameter name="mmu_tlbNumWays" value="16" />
  <parameter name="shifterType" value="medium_le_shift" />
  <generatedFiles>
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu.sdc"
       type="SDC"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu_debug_slave_sysclk.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu_debug_slave_tck.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu_debug_slave_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu_ociram_default_contents.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu_rf_ram_a.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu_rf_ram_b.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu_test_bench.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_unit_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="nios_system_Processor2" as="cpu" />
  <messages>
   <message level="Debug" culprit="nios_system">queue size: 168 starting:altera_nios2_gen2_unit "submodules/nios_system_Processor2_cpu"</message>
   <message level="Info" culprit="cpu">Starting RTL generation for module 'nios_system_Processor2_cpu'</message>
   <message level="Info" culprit="cpu">  Generation command is [exec D:/intelFPGA_lite/16.1/quartus/bin64//eperlcmd.exe -I D:/intelFPGA_lite/16.1/quartus/bin64//perl/lib -I D:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I D:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I D:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I D:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- D:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios_system_Processor2_cpu --dir=C:/Users/Martijn/AppData/Local/Temp/alt7303_3007588974926677495.dir/0578_cpu_gen/ --quartus_bindir=D:/intelFPGA_lite/16.1/quartus/bin64/ --verilog --config=C:/Users/Martijn/AppData/Local/Temp/alt7303_3007588974926677495.dir/0578_cpu_gen//nios_system_Processor2_cpu_processor_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="cpu"># 2017.05.17 16:02:34 (*) Starting Nios II generation</message>
   <message level="Info" culprit="cpu"># 2017.05.17 16:02:34 (*)   Checking for plaintext license.</message>
   <message level="Info" culprit="cpu"># 2017.05.17 16:02:35 (*)   Couldn't query license setup in Quartus directory D:/intelFPGA_lite/16.1/quartus/bin64/</message>
   <message level="Info" culprit="cpu"># 2017.05.17 16:02:35 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable</message>
   <message level="Info" culprit="cpu"># 2017.05.17 16:02:35 (*)   LM_LICENSE_FILE environment variable is empty</message>
   <message level="Info" culprit="cpu"># 2017.05.17 16:02:35 (*)   Plaintext license not found.</message>
   <message level="Info" culprit="cpu"># 2017.05.17 16:02:35 (*)   No license required to generate encrypted Nios II/e.</message>
   <message level="Info" culprit="cpu"># 2017.05.17 16:02:35 (*)   Elaborating CPU configuration settings</message>
   <message level="Info" culprit="cpu"># 2017.05.17 16:02:36 (*)   Creating all objects for CPU</message>
   <message level="Info" culprit="cpu"># 2017.05.17 16:02:40 (*)   Generating RTL from CPU objects</message>
   <message level="Info" culprit="cpu"># 2017.05.17 16:02:40 (*)   Creating plain-text RTL</message>
   <message level="Info" culprit="cpu"># 2017.05.17 16:02:43 (*) Done Nios II generation</message>
   <message level="Info" culprit="cpu">Done RTL generation for module 'nios_system_Processor2_cpu'</message>
   <message level="Info" culprit="cpu"><![CDATA["<b>Processor2</b>" instantiated <b>altera_nios2_gen2_unit</b> "<b>cpu</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_altpll:16.1:DEVICE_FAMILY=Cyclone IV,OUTCLK0_DIV=1,OUTCLK0_MULT=1,OUTCLK1_DIV=1,OUTCLK1_MULT=1,OUTCLK2_DIV=1,OUTCLK2_MULT=1,PHASE_SHIFT=-3000,audio_clk_freq=12.288,gui_device_family=Cyclone IV E,type=System/SDRAM,video_out=4.3&quot; LCD (TRDB_LTM)"
   instancePathKey="nios_system:.:System_PLL:.:sys_pll"
   kind="altera_up_altpll"
   version="16.1"
   name="altera_up_altpll">
  <parameter name="OUTCLK0_DIV" value="1" />
  <parameter name="OUTCLK2_MULT" value="1" />
  <parameter name="PHASE_SHIFT" value="-3000" />
  <parameter name="OUTCLK1_DIV" value="1" />
  <parameter name="OUTCLK0_MULT" value="1" />
  <parameter name="DEVICE_FAMILY" value="Cyclone IV" />
  <parameter name="gui_device_family" value="Cyclone IV E" />
  <parameter name="OUTCLK2_DIV" value="1" />
  <parameter name="OUTCLK1_MULT" value="1" />
  <generatedFiles>
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_altpll.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/university_program/clocks/altera_up_altpll/altera_up_altpll_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="nios_system_System_PLL" as="sys_pll" />
  <instantiator instantiator="nios_system_Audio_Subsystem_Audio_PLL" as="audio_pll" />
  <messages>
   <message level="Debug" culprit="nios_system">queue size: 167 starting:altera_up_altpll "submodules/altera_up_altpll"</message>
   <message level="Info" culprit="sys_pll"><![CDATA["<b>System_PLL</b>" instantiated <b>altera_up_altpll</b> "<b>sys_pll</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_reset_from_locked_signal:16.1:"
   instancePathKey="nios_system:.:System_PLL:.:reset_from_locked"
   kind="altera_up_avalon_reset_from_locked_signal"
   version="16.1"
   name="altera_up_avalon_reset_from_locked_signal">
  <generatedFiles>
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/university_program/clocks/altera_up_avalon_reset_from_locked_signal/altera_up_avalon_reset_from_locked_signal_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="nios_system_System_PLL" as="reset_from_locked" />
  <instantiator
     instantiator="nios_system_Audio_Subsystem_Audio_PLL"
     as="reset_from_locked" />
  <messages>
   <message level="Debug" culprit="nios_system">queue size: 166 starting:altera_up_avalon_reset_from_locked_signal "submodules/altera_up_avalon_reset_from_locked_signal"</message>
   <message level="Info" culprit="reset_from_locked"><![CDATA["<b>System_PLL</b>" instantiated <b>altera_up_avalon_reset_from_locked_signal</b> "<b>reset_from_locked</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=29,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=1,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=1,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0"
   instancePathKey="nios_system:.:mm_interconnect_0:.:Processor2_data_master_translator"
   kind="altera_merlin_master_translator"
   version="16.1"
   name="altera_merlin_master_translator">
  <parameter name="SYNC_RESET" value="0" />
  <generatedFiles>
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="nios_system_mm_interconnect_0"
     as="Processor2_data_master_translator,Processor1_data_master_translator,JTAG_to_FPGA_Bridge_master_translator,Processor1_instruction_master_translator,Processor2_instruction_master_translator" />
  <messages>
   <message level="Debug" culprit="nios_system">queue size: 165 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="Processor2_data_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>Processor2_data_master_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0"
   instancePathKey="nios_system:.:mm_interconnect_0:.:Audio_Subsystem_audio_slave_translator"
   kind="altera_merlin_slave_translator"
   version="16.1"
   name="altera_merlin_slave_translator">
  <generatedFiles>
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="nios_system_mm_interconnect_0"
     as="Audio_Subsystem_audio_slave_translator,JTAG_UART_2nd_Core_avalon_jtag_slave_translator,Expansion_JP5_avalon_parallel_port_slave_translator,Pushbuttons_avalon_parallel_port_slave_translator,Serial_Port_avalon_rs232_slave_translator,CameraD5M_0_camera_slave_translator,Processor2_debug_mem_slave_translator,Interval_Timer_s1_translator,SDRAM_s1_translator,AV_Config_avalon_av_config_slave_translator,JTAG_UART_avalon_jtag_slave_translator,Red_LEDs_avalon_parallel_port_slave_translator,Green_LEDs_avalon_parallel_port_slave_translator,Slider_Switches_avalon_parallel_port_slave_translator,SRAM_avalon_sram_slave_translator,SysID_control_slave_translator,Flash_flash_data_translator,Flash_flash_erase_control_translator,Processor1_debug_mem_slave_translator" />
  <messages>
   <message level="Debug" culprit="nios_system">queue size: 160 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="Audio_Subsystem_audio_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>Audio_Subsystem_audio_slave_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_agent:16.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;Audio_Subsystem_audio_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010003040&quot;
   end=&quot;0x00000000010003050&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;8&quot;
   name=&quot;JTAG_UART_2nd_Core_avalon_jtag_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010001000&quot;
   end=&quot;0x00000000010001008&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;Expansion_JP5_avalon_parallel_port_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010000060&quot;
   end=&quot;0x00000000010000070&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;12&quot;
   name=&quot;Pushbuttons_avalon_parallel_port_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010000050&quot;
   end=&quot;0x00000000010000060&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;16&quot;
   name=&quot;Serial_Port_avalon_rs232_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010001010&quot;
   end=&quot;0x00000000010001018&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;CameraD5M_0_camera_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000008200000&quot;
   end=&quot;0x00000000008200004&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;11&quot;
   name=&quot;Processor2_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x000000000a000000&quot;
   end=&quot;0x0000000000a000800&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;7&quot;
   name=&quot;Interval_Timer_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010002000&quot;
   end=&quot;0x00000000010002020&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;14&quot;
   name=&quot;SDRAM_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000008000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=1,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=7,CACHE_VALUE=0,ID=3,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=85,PKT_ADDR_SIDEBAND_L=85,PKT_BEGIN_BURST=87,PKT_BURSTWRAP_H=79,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=82,PKT_BURST_SIZE_L=80,PKT_BURST_TYPE_H=84,PKT_BURST_TYPE_L=83,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_CACHE_H=106,PKT_CACHE_L=103,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=86,PKT_DATA_SIDEBAND_L=86,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_ORI_BURST_SIZE_H=111,PKT_ORI_BURST_SIZE_L=109,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_QOS_H=88,PKT_QOS_L=88,PKT_RESPONSE_STATUS_H=108,PKT_RESPONSE_STATUS_L=107,PKT_SRC_ID_H=93,PKT_SRC_ID_L=89,PKT_THREAD_ID_H=99,PKT_THREAD_ID_L=99,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_EXCLUSIVE=73,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=19,ST_DATA_W=112,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0"
   instancePathKey="nios_system:.:mm_interconnect_0:.:Processor2_data_master_agent"
   kind="altera_merlin_master_agent"
   version="16.1"
   name="altera_merlin_master_agent">
  <generatedFiles>
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="nios_system_mm_interconnect_0"
     as="Processor2_data_master_agent,Processor1_data_master_agent,JTAG_to_FPGA_Bridge_master_agent,Processor1_instruction_master_agent,Processor2_instruction_master_agent" />
  <messages>
   <message level="Debug" culprit="nios_system">queue size: 141 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="Processor2_data_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>Processor2_data_master_agent</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_agent:16.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=1,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=87,PKT_BURSTWRAP_H=79,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=82,PKT_BURST_SIZE_L=80,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_ORI_BURST_SIZE_H=111,PKT_ORI_BURST_SIZE_L=109,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_RESPONSE_STATUS_H=108,PKT_RESPONSE_STATUS_L=107,PKT_SRC_ID_H=93,PKT_SRC_ID_L=89,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=19,ST_DATA_W=112,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0"
   instancePathKey="nios_system:.:mm_interconnect_0:.:Audio_Subsystem_audio_slave_agent"
   kind="altera_merlin_slave_agent"
   version="16.1"
   name="altera_merlin_slave_agent">
  <generatedFiles>
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="nios_system_mm_interconnect_0"
     as="Audio_Subsystem_audio_slave_agent,JTAG_UART_2nd_Core_avalon_jtag_slave_agent,Expansion_JP5_avalon_parallel_port_slave_agent,Pushbuttons_avalon_parallel_port_slave_agent,Serial_Port_avalon_rs232_slave_agent,CameraD5M_0_camera_slave_agent,Processor2_debug_mem_slave_agent,Interval_Timer_s1_agent,SDRAM_s1_agent,AV_Config_avalon_av_config_slave_agent,JTAG_UART_avalon_jtag_slave_agent,Red_LEDs_avalon_parallel_port_slave_agent,Green_LEDs_avalon_parallel_port_slave_agent,Slider_Switches_avalon_parallel_port_slave_agent,SRAM_avalon_sram_slave_agent,SysID_control_slave_agent,Flash_flash_data_agent,Flash_flash_erase_control_agent,Processor1_debug_mem_slave_agent" />
  <messages>
   <message level="Debug" culprit="nios_system">queue size: 136 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="Audio_Subsystem_audio_slave_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>Audio_Subsystem_audio_slave_agent</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:16.1:CHANNEL_ID=100000000,000100000,001000000,000001000,000000100,000000010,000010000,010000000,000000001,DECODER_TYPE=0,DEFAULT_CHANNEL=8,DEFAULT_DESTID=14,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=14,2,11,12,3,8,16,7,1,END_ADDRESS=0x8000000,0x8200004,0xa000800,0x10000060,0x10000070,0x10001008,0x10001018,0x10002020,0x10003050,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,1,1,1,1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,0,0,0,0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,0,0,0,0,0,SLAVES_INFO=14:100000000:0x0:0x8000000:both:1:0:0:1,2:000100000:0x8200000:0x8200004:read:1:0:0:1,11:001000000:0xa000000:0xa000800:both:1:0:0:1,12:000001000:0x10000050:0x10000060:both:1:0:0:1,3:000000100:0x10000060:0x10000070:both:1:0:0:1,8:000000010:0x10001000:0x10001008:both:1:0:0:1,16:000010000:0x10001010:0x10001018:both:1:0:0:1,7:010000000:0x10002000:0x10002020:both:1:0:0:1,1:000000001:0x10003040:0x10003050:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x8200000,0xa000000,0x10000050,0x10000060,0x10001000,0x10001010,0x10002000,0x10003040,ST_CHANNEL_W=19,ST_DATA_W=112,TYPE_OF_TRANSACTION=both,read,both,both,both,both,both,both,both"
   instancePathKey="nios_system:.:mm_interconnect_0:.:router"
   kind="altera_merlin_router"
   version="16.1"
   name="nios_system_mm_interconnect_0_router">
  <parameter name="ST_CHANNEL_W" value="19" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter
     name="START_ADDRESS"
     value="0x0,0x8200000,0xa000000,0x10000050,0x10000060,0x10001000,0x10001010,0x10002000,0x10003040" />
  <parameter name="DEFAULT_CHANNEL" value="8" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="14:100000000:0x0:0x8000000:both:1:0:0:1,2:000100000:0x8200000:0x8200004:read:1:0:0:1,11:001000000:0xa000000:0xa000800:both:1:0:0:1,12:000001000:0x10000050:0x10000060:both:1:0:0:1,3:000000100:0x10000060:0x10000070:both:1:0:0:1,8:000000010:0x10001000:0x10001008:both:1:0:0:1,16:000010000:0x10001010:0x10001018:both:1:0:0:1,7:010000000:0x10002000:0x10002020:both:1:0:0:1,1:000000001:0x10003040:0x10003050:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="PKT_DEST_ID_H" value="98" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="94" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter
     name="CHANNEL_ID"
     value="100000000,000100000,001000000,000001000,000000100,000000010,000010000,010000000,000000001" />
  <parameter
     name="TYPE_OF_TRANSACTION"
     value="both,read,both,both,both,both,both,both,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0,0,0,0,0,0,0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="112" />
  <parameter name="SECURED_RANGE_LIST" value="0,0,0,0,0,0,0,0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="102" />
  <parameter
     name="END_ADDRESS"
     value="0x8000000,0x8200004,0xa000800,0x10000060,0x10000070,0x10001008,0x10001018,0x10002020,0x10003050" />
  <parameter name="PKT_PROTECTION_L" value="100" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="14" />
  <parameter name="DESTINATION_ID" value="14,2,11,12,3,8,16,7,1" />
  <parameter name="NON_SECURED_TAG" value="1,1,1,1,1,1,1,1,1" />
  <generatedFiles>
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="nios_system_mm_interconnect_0" as="router" />
  <messages>
   <message level="Debug" culprit="nios_system">queue size: 97 starting:altera_merlin_router "submodules/nios_system_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:16.1:CHANNEL_ID=001000000,000010000,100000000,000000100,000000010,010000000,000001000,000100000,000000001,DECODER_TYPE=0,DEFAULT_CHANNEL=6,DEFAULT_DESTID=14,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=14,2,10,12,3,9,16,7,1,END_ADDRESS=0x8000000,0x8200004,0xa000800,0x10000060,0x10000070,0x10001008,0x10001018,0x10002020,0x10003050,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,1,1,1,1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,0,0,0,0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,0,0,0,0,0,SLAVES_INFO=14:001000000:0x0:0x8000000:both:1:0:0:1,2:000010000:0x8200000:0x8200004:read:1:0:0:1,10:100000000:0xa000000:0xa000800:both:1:0:0:1,12:000000100:0x10000050:0x10000060:both:1:0:0:1,3:000000010:0x10000060:0x10000070:both:1:0:0:1,9:010000000:0x10001000:0x10001008:both:1:0:0:1,16:000001000:0x10001010:0x10001018:both:1:0:0:1,7:000100000:0x10002000:0x10002020:both:1:0:0:1,1:000000001:0x10003040:0x10003050:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x8200000,0xa000000,0x10000050,0x10000060,0x10001000,0x10001010,0x10002000,0x10003040,ST_CHANNEL_W=19,ST_DATA_W=112,TYPE_OF_TRANSACTION=both,read,both,both,both,both,both,both,both"
   instancePathKey="nios_system:.:mm_interconnect_0:.:router_001"
   kind="altera_merlin_router"
   version="16.1"
   name="nios_system_mm_interconnect_0_router_001">
  <parameter name="ST_CHANNEL_W" value="19" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter
     name="START_ADDRESS"
     value="0x0,0x8200000,0xa000000,0x10000050,0x10000060,0x10001000,0x10001010,0x10002000,0x10003040" />
  <parameter name="DEFAULT_CHANNEL" value="6" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="14:001000000:0x0:0x8000000:both:1:0:0:1,2:000010000:0x8200000:0x8200004:read:1:0:0:1,10:100000000:0xa000000:0xa000800:both:1:0:0:1,12:000000100:0x10000050:0x10000060:both:1:0:0:1,3:000000010:0x10000060:0x10000070:both:1:0:0:1,9:010000000:0x10001000:0x10001008:both:1:0:0:1,16:000001000:0x10001010:0x10001018:both:1:0:0:1,7:000100000:0x10002000:0x10002020:both:1:0:0:1,1:000000001:0x10003040:0x10003050:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="PKT_DEST_ID_H" value="98" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="94" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter
     name="CHANNEL_ID"
     value="001000000,000010000,100000000,000000100,000000010,010000000,000001000,000100000,000000001" />
  <parameter
     name="TYPE_OF_TRANSACTION"
     value="both,read,both,both,both,both,both,both,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0,0,0,0,0,0,0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="112" />
  <parameter name="SECURED_RANGE_LIST" value="0,0,0,0,0,0,0,0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="102" />
  <parameter
     name="END_ADDRESS"
     value="0x8000000,0x8200004,0xa000800,0x10000060,0x10000070,0x10001008,0x10001018,0x10002020,0x10003050" />
  <parameter name="PKT_PROTECTION_L" value="100" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="14" />
  <parameter name="DESTINATION_ID" value="14,2,10,12,3,9,16,7,1" />
  <parameter name="NON_SECURED_TAG" value="1,1,1,1,1,1,1,1,1" />
  <generatedFiles>
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="nios_system_mm_interconnect_0" as="router_001" />
  <messages>
   <message level="Debug" culprit="nios_system">queue size: 96 starting:altera_merlin_router "submodules/nios_system_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:16.1:CHANNEL_ID=0000000001000000,0001000000000000,0000000000010000,1000000000000000,0100000000000000,0000001000000000,0000010000000000,0000100000000000,0000000000000100,0000000000000010,0000000100000000,0000000000001000,0000000000100000,0010000000000000,0000000010000000,0000000000000001,DECODER_TYPE=0,DEFAULT_CHANNEL=6,DEFAULT_DESTID=14,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=14,15,2,5,4,13,6,17,12,3,9,16,7,18,0,1,END_ADDRESS=0x8000000,0x8200000,0x8200004,0xbff0004,0xc800000,0x10000010,0x10000020,0x10000050,0x10000060,0x10000070,0x10001008,0x10001018,0x10002020,0x10002028,0x10003010,0x10003050,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,SLAVES_INFO=14:0000000001000000:0x0:0x8000000:both:1:0:0:1,15:0001000000000000:0x8000000:0x8200000:both:1:0:0:1,2:0000000000010000:0x8200000:0x8200004:read:1:0:0:1,5:1000000000000000:0xbff0000:0xbff0004:both:1:0:0:1,4:0100000000000000:0xc000000:0xc800000:both:1:0:0:1,13:0000001000000000:0x10000000:0x10000010:both:1:0:0:1,6:0000010000000000:0x10000010:0x10000020:both:1:0:0:1,17:0000100000000000:0x10000040:0x10000050:both:1:0:0:1,12:0000000000000100:0x10000050:0x10000060:both:1:0:0:1,3:0000000000000010:0x10000060:0x10000070:both:1:0:0:1,9:0000000100000000:0x10001000:0x10001008:both:1:0:0:1,16:0000000000001000:0x10001010:0x10001018:both:1:0:0:1,7:0000000000100000:0x10002000:0x10002020:both:1:0:0:1,18:0010000000000000:0x10002020:0x10002028:read:1:0:0:1,0:0000000010000000:0x10003000:0x10003010:both:1:0:0:1,1:0000000000000001:0x10003040:0x10003050:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x8000000,0x8200000,0xbff0000,0xc000000,0x10000000,0x10000010,0x10000040,0x10000050,0x10000060,0x10001000,0x10001010,0x10002000,0x10002020,0x10003000,0x10003040,ST_CHANNEL_W=19,ST_DATA_W=112,TYPE_OF_TRANSACTION=both,both,read,both,both,both,both,both,both,both,both,both,both,read,both,both"
   instancePathKey="nios_system:.:mm_interconnect_0:.:router_002"
   kind="altera_merlin_router"
   version="16.1"
   name="nios_system_mm_interconnect_0_router_002">
  <parameter name="ST_CHANNEL_W" value="19" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter
     name="START_ADDRESS"
     value="0x0,0x8000000,0x8200000,0xbff0000,0xc000000,0x10000000,0x10000010,0x10000040,0x10000050,0x10000060,0x10001000,0x10001010,0x10002000,0x10002020,0x10003000,0x10003040" />
  <parameter name="DEFAULT_CHANNEL" value="6" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="14:0000000001000000:0x0:0x8000000:both:1:0:0:1,15:0001000000000000:0x8000000:0x8200000:both:1:0:0:1,2:0000000000010000:0x8200000:0x8200004:read:1:0:0:1,5:1000000000000000:0xbff0000:0xbff0004:both:1:0:0:1,4:0100000000000000:0xc000000:0xc800000:both:1:0:0:1,13:0000001000000000:0x10000000:0x10000010:both:1:0:0:1,6:0000010000000000:0x10000010:0x10000020:both:1:0:0:1,17:0000100000000000:0x10000040:0x10000050:both:1:0:0:1,12:0000000000000100:0x10000050:0x10000060:both:1:0:0:1,3:0000000000000010:0x10000060:0x10000070:both:1:0:0:1,9:0000000100000000:0x10001000:0x10001008:both:1:0:0:1,16:0000000000001000:0x10001010:0x10001018:both:1:0:0:1,7:0000000000100000:0x10002000:0x10002020:both:1:0:0:1,18:0010000000000000:0x10002020:0x10002028:read:1:0:0:1,0:0000000010000000:0x10003000:0x10003010:both:1:0:0:1,1:0000000000000001:0x10003040:0x10003050:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="PKT_DEST_ID_H" value="98" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="94" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter
     name="CHANNEL_ID"
     value="0000000001000000,0001000000000000,0000000000010000,1000000000000000,0100000000000000,0000001000000000,0000010000000000,0000100000000000,0000000000000100,0000000000000010,0000000100000000,0000000000001000,0000000000100000,0010000000000000,0000000010000000,0000000000000001" />
  <parameter
     name="TYPE_OF_TRANSACTION"
     value="both,both,read,both,both,both,both,both,both,both,both,both,both,read,both,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="112" />
  <parameter name="SECURED_RANGE_LIST" value="0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="102" />
  <parameter
     name="END_ADDRESS"
     value="0x8000000,0x8200000,0x8200004,0xbff0004,0xc800000,0x10000010,0x10000020,0x10000050,0x10000060,0x10000070,0x10001008,0x10001018,0x10002020,0x10002028,0x10003010,0x10003050" />
  <parameter name="PKT_PROTECTION_L" value="100" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="14" />
  <parameter name="DESTINATION_ID" value="14,15,2,5,4,13,6,17,12,3,9,16,7,18,0,1" />
  <parameter name="NON_SECURED_TAG" value="1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1" />
  <generatedFiles>
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="nios_system_mm_interconnect_0" as="router_002" />
  <messages>
   <message level="Debug" culprit="nios_system">queue size: 95 starting:altera_merlin_router "submodules/nios_system_mm_interconnect_0_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:16.1:CHANNEL_ID=01,10,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=14,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=14,10,END_ADDRESS=0x8000000,0xa000800,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=14:01:0x0:0x8000000:both:1:0:0:1,10:10:0xa000000:0xa000800:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0xa000000,ST_CHANNEL_W=19,ST_DATA_W=112,TYPE_OF_TRANSACTION=both,both"
   instancePathKey="nios_system:.:mm_interconnect_0:.:router_003"
   kind="altera_merlin_router"
   version="16.1"
   name="nios_system_mm_interconnect_0_router_003">
  <parameter name="ST_CHANNEL_W" value="19" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter name="START_ADDRESS" value="0x0,0xa000000" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="14:01:0x0:0x8000000:both:1:0:0:1,10:10:0xa000000:0xa000800:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="PKT_DEST_ID_H" value="98" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="94" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="01,10" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="112" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="102" />
  <parameter name="END_ADDRESS" value="0x8000000,0xa000800" />
  <parameter name="PKT_PROTECTION_L" value="100" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="14" />
  <parameter name="DESTINATION_ID" value="14,10" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <generatedFiles>
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="nios_system_mm_interconnect_0" as="router_003" />
  <messages>
   <message level="Debug" culprit="nios_system">queue size: 94 starting:altera_merlin_router "submodules/nios_system_mm_interconnect_0_router_003"</message>
   <message level="Info" culprit="router_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_003</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:16.1:CHANNEL_ID=10,01,DECODER_TYPE=0,DEFAULT_CHANNEL=1,DEFAULT_DESTID=14,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=14,11,END_ADDRESS=0x8000000,0xa000800,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=14:10:0x0:0x8000000:both:1:0:0:1,11:01:0xa000000:0xa000800:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0xa000000,ST_CHANNEL_W=19,ST_DATA_W=112,TYPE_OF_TRANSACTION=both,both"
   instancePathKey="nios_system:.:mm_interconnect_0:.:router_004"
   kind="altera_merlin_router"
   version="16.1"
   name="nios_system_mm_interconnect_0_router_004">
  <parameter name="ST_CHANNEL_W" value="19" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter name="START_ADDRESS" value="0x0,0xa000000" />
  <parameter name="DEFAULT_CHANNEL" value="1" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="14:10:0x0:0x8000000:both:1:0:0:1,11:01:0xa000000:0xa000800:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="PKT_DEST_ID_H" value="98" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="94" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="10,01" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="112" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="102" />
  <parameter name="END_ADDRESS" value="0x8000000,0xa000800" />
  <parameter name="PKT_PROTECTION_L" value="100" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="14" />
  <parameter name="DESTINATION_ID" value="14,11" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <generatedFiles>
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="nios_system_mm_interconnect_0" as="router_004" />
  <messages>
   <message level="Debug" culprit="nios_system">queue size: 93 starting:altera_merlin_router "submodules/nios_system_mm_interconnect_0_router_004"</message>
   <message level="Info" culprit="router_004"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_004</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:16.1:CHANNEL_ID=001,010,100,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=3,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=3,1,0,END_ADDRESS=0x0,0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,0,SECURED_RANGE_PAIRS=0,0,0,SLAVES_INFO=3:001:0x0:0x0:both:1:0:0:1,1:010:0x0:0x0:both:1:0:0:1,0:100:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,0x0,ST_CHANNEL_W=19,ST_DATA_W=112,TYPE_OF_TRANSACTION=both,both,both"
   instancePathKey="nios_system:.:mm_interconnect_0:.:router_005"
   kind="altera_merlin_router"
   version="16.1"
   name="nios_system_mm_interconnect_0_router_005">
  <parameter name="ST_CHANNEL_W" value="19" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter name="START_ADDRESS" value="0x0,0x0,0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="3:001:0x0:0x0:both:1:0:0:1,1:010:0x0:0x0:both:1:0:0:1,0:100:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="PKT_DEST_ID_H" value="98" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="94" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="001,010,100" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,both,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="112" />
  <parameter name="SECURED_RANGE_LIST" value="0,0,0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="102" />
  <parameter name="END_ADDRESS" value="0x0,0x0,0x0" />
  <parameter name="PKT_PROTECTION_L" value="100" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="3" />
  <parameter name="DESTINATION_ID" value="3,1,0" />
  <parameter name="NON_SECURED_TAG" value="1,1,1" />
  <generatedFiles>
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_005.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="nios_system_mm_interconnect_0"
     as="router_005,router_007,router_008,router_009,router_010,router_012" />
  <messages>
   <message level="Debug" culprit="nios_system">queue size: 92 starting:altera_merlin_router "submodules/nios_system_mm_interconnect_0_router_005"</message>
   <message level="Info" culprit="router_005"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_005</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:16.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=3,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=3,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=3:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=19,ST_DATA_W=112,TYPE_OF_TRANSACTION=both"
   instancePathKey="nios_system:.:mm_interconnect_0:.:router_006"
   kind="altera_merlin_router"
   version="16.1"
   name="nios_system_mm_interconnect_0_router_006">
  <parameter name="ST_CHANNEL_W" value="19" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="3:1:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="PKT_DEST_ID_H" value="98" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="94" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="112" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="102" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="PKT_PROTECTION_L" value="100" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="3" />
  <parameter name="DESTINATION_ID" value="3" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_006.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="nios_system_mm_interconnect_0" as="router_006" />
  <messages>
   <message level="Debug" culprit="nios_system">queue size: 91 starting:altera_merlin_router "submodules/nios_system_mm_interconnect_0_router_006"</message>
   <message level="Info" culprit="router_006"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_006</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:16.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=3,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=3,4,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=3:01:0x0:0x0:both:1:0:0:1,4:10:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=19,ST_DATA_W=112,TYPE_OF_TRANSACTION=both,read"
   instancePathKey="nios_system:.:mm_interconnect_0:.:router_011"
   kind="altera_merlin_router"
   version="16.1"
   name="nios_system_mm_interconnect_0_router_011">
  <parameter name="ST_CHANNEL_W" value="19" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter name="START_ADDRESS" value="0x0,0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="3:01:0x0:0x0:both:1:0:0:1,4:10:0x0:0x0:read:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="PKT_DEST_ID_H" value="98" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="94" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="01,10" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,read" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="112" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="102" />
  <parameter name="END_ADDRESS" value="0x0,0x0" />
  <parameter name="PKT_PROTECTION_L" value="100" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="3" />
  <parameter name="DESTINATION_ID" value="3,4" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <generatedFiles>
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_011.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="nios_system_mm_interconnect_0" as="router_011" />
  <messages>
   <message level="Debug" culprit="nios_system">queue size: 86 starting:altera_merlin_router "submodules/nios_system_mm_interconnect_0_router_011"</message>
   <message level="Info" culprit="router_011"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_011</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:16.1:CHANNEL_ID=00001,00010,00100,01000,10000,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=3,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=3,1,0,2,4,END_ADDRESS=0x0,0x0,0x0,0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,0,SLAVES_INFO=3:00001:0x0:0x0:both:1:0:0:1,1:00010:0x0:0x0:both:1:0:0:1,0:00100:0x0:0x0:both:1:0:0:1,2:01000:0x0:0x0:read:1:0:0:1,4:10000:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,0x0,0x0,0x0,ST_CHANNEL_W=19,ST_DATA_W=112,TYPE_OF_TRANSACTION=both,both,both,read,read"
   instancePathKey="nios_system:.:mm_interconnect_0:.:router_013"
   kind="altera_merlin_router"
   version="16.1"
   name="nios_system_mm_interconnect_0_router_013">
  <parameter name="ST_CHANNEL_W" value="19" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter name="START_ADDRESS" value="0x0,0x0,0x0,0x0,0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="3:00001:0x0:0x0:both:1:0:0:1,1:00010:0x0:0x0:both:1:0:0:1,0:00100:0x0:0x0:both:1:0:0:1,2:01000:0x0:0x0:read:1:0:0:1,4:10000:0x0:0x0:read:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="PKT_DEST_ID_H" value="98" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="94" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="00001,00010,00100,01000,10000" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,both,both,read,read" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0,0,0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="112" />
  <parameter name="SECURED_RANGE_LIST" value="0,0,0,0,0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="102" />
  <parameter name="END_ADDRESS" value="0x0,0x0,0x0,0x0,0x0" />
  <parameter name="PKT_PROTECTION_L" value="100" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="3" />
  <parameter name="DESTINATION_ID" value="3,1,0,2,4" />
  <parameter name="NON_SECURED_TAG" value="1,1,1,1,1" />
  <generatedFiles>
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_013.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="nios_system_mm_interconnect_0" as="router_013" />
  <messages>
   <message level="Debug" culprit="nios_system">queue size: 84 starting:altera_merlin_router "submodules/nios_system_mm_interconnect_0_router_013"</message>
   <message level="Info" culprit="router_013"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_013</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:16.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=19,ST_DATA_W=112,TYPE_OF_TRANSACTION=both"
   instancePathKey="nios_system:.:mm_interconnect_0:.:router_014"
   kind="altera_merlin_router"
   version="16.1"
   name="nios_system_mm_interconnect_0_router_014">
  <parameter name="ST_CHANNEL_W" value="19" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="PKT_DEST_ID_H" value="98" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="94" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="112" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="102" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="PKT_PROTECTION_L" value="100" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_014.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="nios_system_mm_interconnect_0"
     as="router_014,router_016,router_017,router_018,router_020,router_021,router_022" />
  <messages>
   <message level="Debug" culprit="nios_system">queue size: 83 starting:altera_merlin_router "submodules/nios_system_mm_interconnect_0_router_014"</message>
   <message level="Info" culprit="router_014"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_014</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:16.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,0,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=1:01:0x0:0x0:both:1:0:0:1,0:10:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=19,ST_DATA_W=112,TYPE_OF_TRANSACTION=both,both"
   instancePathKey="nios_system:.:mm_interconnect_0:.:router_015"
   kind="altera_merlin_router"
   version="16.1"
   name="nios_system_mm_interconnect_0_router_015">
  <parameter name="ST_CHANNEL_W" value="19" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter name="START_ADDRESS" value="0x0,0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="1:01:0x0:0x0:both:1:0:0:1,0:10:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="PKT_DEST_ID_H" value="98" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="94" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="01,10" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="112" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="102" />
  <parameter name="END_ADDRESS" value="0x0,0x0" />
  <parameter name="PKT_PROTECTION_L" value="100" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="1" />
  <parameter name="DESTINATION_ID" value="1,0" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <generatedFiles>
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_015.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="nios_system_mm_interconnect_0" as="router_015" />
  <messages>
   <message level="Debug" culprit="nios_system">queue size: 82 starting:altera_merlin_router "submodules/nios_system_mm_interconnect_0_router_015"</message>
   <message level="Info" culprit="router_015"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_015</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:16.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:76) src_id(75:71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61:59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),NON_SECURED_TAG=1,PKT_ADDR_H=49,PKT_ADDR_L=18,PKT_DEST_ID_H=80,PKT_DEST_ID_L=76,PKT_PROTECTION_H=84,PKT_PROTECTION_L=82,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=19,ST_DATA_W=94,TYPE_OF_TRANSACTION=both"
   instancePathKey="nios_system:.:mm_interconnect_0:.:router_019"
   kind="altera_merlin_router"
   version="16.1"
   name="nios_system_mm_interconnect_0_router_019">
  <parameter name="ST_CHANNEL_W" value="19" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="53" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="49" />
  <parameter name="PKT_DEST_ID_H" value="80" />
  <parameter name="PKT_ADDR_L" value="18" />
  <parameter name="PKT_DEST_ID_L" value="76" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:76) src_id(75:71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61:59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="94" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="84" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="PKT_PROTECTION_L" value="82" />
  <parameter name="PKT_TRANS_WRITE" value="52" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_019.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="nios_system_mm_interconnect_0" as="router_019" />
  <messages>
   <message level="Debug" culprit="nios_system">queue size: 78 starting:altera_merlin_router "submodules/nios_system_mm_interconnect_0_router_019"</message>
   <message level="Info" culprit="router_019"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_019</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:16.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,2,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=1:01:0x0:0x0:both:1:0:0:1,2:10:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=19,ST_DATA_W=112,TYPE_OF_TRANSACTION=both,read"
   instancePathKey="nios_system:.:mm_interconnect_0:.:router_023"
   kind="altera_merlin_router"
   version="16.1"
   name="nios_system_mm_interconnect_0_router_023">
  <parameter name="ST_CHANNEL_W" value="19" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter name="START_ADDRESS" value="0x0,0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="1:01:0x0:0x0:both:1:0:0:1,2:10:0x0:0x0:read:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="PKT_DEST_ID_H" value="98" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="94" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="01,10" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,read" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="112" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="102" />
  <parameter name="END_ADDRESS" value="0x0,0x0" />
  <parameter name="PKT_PROTECTION_L" value="100" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="1" />
  <parameter name="DESTINATION_ID" value="1,2" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <generatedFiles>
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_023.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="nios_system_mm_interconnect_0" as="router_023" />
  <messages>
   <message level="Debug" culprit="nios_system">queue size: 74 starting:altera_merlin_router "submodules/nios_system_mm_interconnect_0_router_023"</message>
   <message level="Info" culprit="router_023"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_023</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_traffic_limiter:16.1:ENFORCE_ORDER=1,MAX_BURST_LENGTH=1,MAX_OUTSTANDING_RESPONSES=7,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PIPELINED=0,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_DEST_ID_H=98,PKT_DEST_ID_L=94,PKT_SRC_ID_H=93,PKT_SRC_ID_L=89,PKT_THREAD_ID_H=99,PKT_THREAD_ID_L=99,PKT_TRANS_POSTED=69,PKT_TRANS_WRITE=70,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=19,ST_DATA_W=112,SUPPORTS_NONPOSTED_WRITES=0,SUPPORTS_POSTED_WRITES=1,VALID_WIDTH=19"
   instancePathKey="nios_system:.:mm_interconnect_0:.:JTAG_to_FPGA_Bridge_master_limiter"
   kind="altera_merlin_traffic_limiter"
   version="16.1"
   name="altera_merlin_traffic_limiter">
  <generatedFiles>
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="nios_system_mm_interconnect_0"
     as="JTAG_to_FPGA_Bridge_master_limiter" />
  <messages>
   <message level="Debug" culprit="nios_system">queue size: 73 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="JTAG_to_FPGA_Bridge_master_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>JTAG_to_FPGA_Bridge_master_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_burst_adapter:16.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=7,BURSTWRAP_CONST_VALUE=7,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=0,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:76) src_id(75:71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61:59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=61,OUT_BYTE_CNT_H=57,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=49,PKT_ADDR_L=18,PKT_BEGIN_BURST=69,PKT_BURSTWRAP_H=61,PKT_BURSTWRAP_L=59,PKT_BURST_SIZE_H=64,PKT_BURST_SIZE_L=62,PKT_BURST_TYPE_H=66,PKT_BURST_TYPE_L=65,PKT_BYTEEN_H=17,PKT_BYTEEN_L=16,PKT_BYTE_CNT_H=58,PKT_BYTE_CNT_L=56,PKT_TRANS_COMPRESSED_READ=50,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,ST_CHANNEL_W=19,ST_DATA_W=94"
   instancePathKey="nios_system:.:mm_interconnect_0:.:SRAM_avalon_sram_slave_burst_adapter"
   kind="altera_merlin_burst_adapter"
   version="16.1"
   name="altera_merlin_burst_adapter">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:76) src_id(75:71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61:59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)" />
  <parameter name="PKT_TRANS_COMPRESSED_READ" value="50" />
  <generatedFiles>
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_incr_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_wrap_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_default_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="nios_system_mm_interconnect_0"
     as="SRAM_avalon_sram_slave_burst_adapter" />
  <messages>
   <message level="Debug" culprit="nios_system">queue size: 72 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="SRAM_avalon_sram_slave_burst_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>SRAM_avalon_sram_slave_burst_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=9,ST_CHANNEL_W=19,ST_DATA_W=112,VALID_WIDTH=1"
   instancePathKey="nios_system:.:mm_interconnect_0:.:cmd_demux"
   kind="altera_merlin_demultiplexer"
   version="16.1"
   name="nios_system_mm_interconnect_0_cmd_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="19" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="ST_DATA_W" value="112" />
  <parameter name="NUM_OUTPUTS" value="9" />
  <generatedFiles>
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="nios_system_mm_interconnect_0"
     as="cmd_demux,cmd_demux_001" />
  <messages>
   <message level="Debug" culprit="nios_system">queue size: 71 starting:altera_merlin_demultiplexer "submodules/nios_system_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=16,ST_CHANNEL_W=19,ST_DATA_W=112,VALID_WIDTH=19"
   instancePathKey="nios_system:.:mm_interconnect_0:.:cmd_demux_002"
   kind="altera_merlin_demultiplexer"
   version="16.1"
   name="nios_system_mm_interconnect_0_cmd_demux_002">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="19" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="VALID_WIDTH" value="19" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="ST_DATA_W" value="112" />
  <parameter name="NUM_OUTPUTS" value="16" />
  <generatedFiles>
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="nios_system_mm_interconnect_0" as="cmd_demux_002" />
  <messages>
   <message level="Debug" culprit="nios_system">queue size: 69 starting:altera_merlin_demultiplexer "submodules/nios_system_mm_interconnect_0_cmd_demux_002"</message>
   <message level="Info" culprit="cmd_demux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_002</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=19,ST_DATA_W=112,VALID_WIDTH=1"
   instancePathKey="nios_system:.:mm_interconnect_0:.:cmd_demux_003"
   kind="altera_merlin_demultiplexer"
   version="16.1"
   name="nios_system_mm_interconnect_0_cmd_demux_003">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="19" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="ST_DATA_W" value="112" />
  <parameter name="NUM_OUTPUTS" value="2" />
  <generatedFiles>
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="nios_system_mm_interconnect_0"
     as="cmd_demux_003,cmd_demux_004,rsp_demux_006,rsp_demux_010,rsp_demux_018" />
  <messages>
   <message level="Debug" culprit="nios_system">queue size: 68 starting:altera_merlin_demultiplexer "submodules/nios_system_mm_interconnect_0_cmd_demux_003"</message>
   <message level="Info" culprit="cmd_demux_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_003</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=3,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=19,ST_DATA_W=112,USE_EXTERNAL_ARB=0"
   instancePathKey="nios_system:.:mm_interconnect_0:.:cmd_mux"
   kind="altera_merlin_multiplexer"
   version="16.1"
   name="nios_system_mm_interconnect_0_cmd_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="19" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1" />
  <parameter name="NUM_INPUTS" value="3" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="112" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="72" />
  <generatedFiles>
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="nios_system_mm_interconnect_0"
     as="cmd_mux,cmd_mux_002,cmd_mux_003,cmd_mux_004,cmd_mux_005,cmd_mux_007" />
  <messages>
   <message level="Debug" culprit="nios_system">queue size: 66 starting:altera_merlin_multiplexer "submodules/nios_system_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=19,ST_DATA_W=112,USE_EXTERNAL_ARB=0"
   instancePathKey="nios_system:.:mm_interconnect_0:.:cmd_mux_001"
   kind="altera_merlin_multiplexer"
   version="16.1"
   name="nios_system_mm_interconnect_0_cmd_mux_001">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="19" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="112" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="72" />
  <generatedFiles>
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="nios_system_mm_interconnect_0"
     as="cmd_mux_001,cmd_mux_009,cmd_mux_011,cmd_mux_012,cmd_mux_013,cmd_mux_014,cmd_mux_015,cmd_mux_016,cmd_mux_017" />
  <messages>
   <message level="Debug" culprit="nios_system">queue size: 65 starting:altera_merlin_multiplexer "submodules/nios_system_mm_interconnect_0_cmd_mux_001"</message>
   <message level="Info" culprit="cmd_mux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=19,ST_DATA_W=112,USE_EXTERNAL_ARB=0"
   instancePathKey="nios_system:.:mm_interconnect_0:.:cmd_mux_006"
   kind="altera_merlin_multiplexer"
   version="16.1"
   name="nios_system_mm_interconnect_0_cmd_mux_006">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="19" />
  <parameter name="ARBITRATION_SHARES" value="1,1" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="112" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="72" />
  <generatedFiles>
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_006.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="nios_system_mm_interconnect_0"
     as="cmd_mux_006,cmd_mux_010,cmd_mux_018" />
  <messages>
   <message level="Debug" culprit="nios_system">queue size: 60 starting:altera_merlin_multiplexer "submodules/nios_system_mm_interconnect_0_cmd_mux_006"</message>
   <message level="Info" culprit="cmd_mux_006"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_006</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=5,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=19,ST_DATA_W=112,USE_EXTERNAL_ARB=0"
   instancePathKey="nios_system:.:mm_interconnect_0:.:cmd_mux_008"
   kind="altera_merlin_multiplexer"
   version="16.1"
   name="nios_system_mm_interconnect_0_cmd_mux_008">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="19" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1,1,1" />
  <parameter name="NUM_INPUTS" value="5" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="112" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="72" />
  <generatedFiles>
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_008.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="nios_system_mm_interconnect_0" as="cmd_mux_008" />
  <messages>
   <message level="Debug" culprit="nios_system">queue size: 58 starting:altera_merlin_multiplexer "submodules/nios_system_mm_interconnect_0_cmd_mux_008"</message>
   <message level="Info" culprit="cmd_mux_008"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_008</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=3,ST_CHANNEL_W=19,ST_DATA_W=112,VALID_WIDTH=1"
   instancePathKey="nios_system:.:mm_interconnect_0:.:rsp_demux"
   kind="altera_merlin_demultiplexer"
   version="16.1"
   name="nios_system_mm_interconnect_0_rsp_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="19" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="ST_DATA_W" value="112" />
  <parameter name="NUM_OUTPUTS" value="3" />
  <generatedFiles>
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="nios_system_mm_interconnect_0"
     as="rsp_demux,rsp_demux_002,rsp_demux_003,rsp_demux_004,rsp_demux_005,rsp_demux_007" />
  <messages>
   <message level="Debug" culprit="nios_system">queue size: 47 starting:altera_merlin_demultiplexer "submodules/nios_system_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=19,ST_DATA_W=112,VALID_WIDTH=1"
   instancePathKey="nios_system:.:mm_interconnect_0:.:rsp_demux_001"
   kind="altera_merlin_demultiplexer"
   version="16.1"
   name="nios_system_mm_interconnect_0_rsp_demux_001">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="19" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="ST_DATA_W" value="112" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="nios_system_mm_interconnect_0"
     as="rsp_demux_001,rsp_demux_009,rsp_demux_011,rsp_demux_012,rsp_demux_013,rsp_demux_014,rsp_demux_015,rsp_demux_016,rsp_demux_017" />
  <messages>
   <message level="Debug" culprit="nios_system">queue size: 46 starting:altera_merlin_demultiplexer "submodules/nios_system_mm_interconnect_0_rsp_demux_001"</message>
   <message level="Info" culprit="rsp_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=5,ST_CHANNEL_W=19,ST_DATA_W=112,VALID_WIDTH=1"
   instancePathKey="nios_system:.:mm_interconnect_0:.:rsp_demux_008"
   kind="altera_merlin_demultiplexer"
   version="16.1"
   name="nios_system_mm_interconnect_0_rsp_demux_008">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="19" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="ST_DATA_W" value="112" />
  <parameter name="NUM_OUTPUTS" value="5" />
  <generatedFiles>
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux_008.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="nios_system_mm_interconnect_0" as="rsp_demux_008" />
  <messages>
   <message level="Debug" culprit="nios_system">queue size: 39 starting:altera_merlin_demultiplexer "submodules/nios_system_mm_interconnect_0_rsp_demux_008"</message>
   <message level="Info" culprit="rsp_demux_008"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_008</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,1,1,1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=9,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=19,ST_DATA_W=112,USE_EXTERNAL_ARB=0"
   instancePathKey="nios_system:.:mm_interconnect_0:.:rsp_mux"
   kind="altera_merlin_multiplexer"
   version="16.1"
   name="nios_system_mm_interconnect_0_rsp_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="19" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1,1,1,1,1,1,1" />
  <parameter name="NUM_INPUTS" value="9" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="112" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="72" />
  <generatedFiles>
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="nios_system_mm_interconnect_0" as="rsp_mux,rsp_mux_001" />
  <messages>
   <message level="Debug" culprit="nios_system">queue size: 28 starting:altera_merlin_multiplexer "submodules/nios_system_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=16,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=19,ST_DATA_W=112,USE_EXTERNAL_ARB=0"
   instancePathKey="nios_system:.:mm_interconnect_0:.:rsp_mux_002"
   kind="altera_merlin_multiplexer"
   version="16.1"
   name="nios_system_mm_interconnect_0_rsp_mux_002">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="19" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1" />
  <parameter name="NUM_INPUTS" value="16" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="112" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="72" />
  <generatedFiles>
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="nios_system_mm_interconnect_0" as="rsp_mux_002" />
  <messages>
   <message level="Debug" culprit="nios_system">queue size: 26 starting:altera_merlin_multiplexer "submodules/nios_system_mm_interconnect_0_rsp_mux_002"</message>
   <message level="Info" culprit="rsp_mux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_002</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=19,ST_DATA_W=112,USE_EXTERNAL_ARB=0"
   instancePathKey="nios_system:.:mm_interconnect_0:.:rsp_mux_003"
   kind="altera_merlin_multiplexer"
   version="16.1"
   name="nios_system_mm_interconnect_0_rsp_mux_003">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="19" />
  <parameter name="ARBITRATION_SHARES" value="1,1" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="112" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="72" />
  <generatedFiles>
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="nios_system_mm_interconnect_0"
     as="rsp_mux_003,rsp_mux_004" />
  <messages>
   <message level="Debug" culprit="nios_system">queue size: 25 starting:altera_merlin_multiplexer "submodules/nios_system_mm_interconnect_0_rsp_mux_003"</message>
   <message level="Info" culprit="rsp_mux_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_003</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_width_adapter:16.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:76) src_id(75:71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61:59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),IN_PKT_ADDR_H=49,IN_PKT_ADDR_L=18,IN_PKT_BURSTWRAP_H=61,IN_PKT_BURSTWRAP_L=59,IN_PKT_BURST_SIZE_H=64,IN_PKT_BURST_SIZE_L=62,IN_PKT_BURST_TYPE_H=66,IN_PKT_BURST_TYPE_L=65,IN_PKT_BYTEEN_H=17,IN_PKT_BYTEEN_L=16,IN_PKT_BYTE_CNT_H=58,IN_PKT_BYTE_CNT_L=56,IN_PKT_DATA_H=15,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=93,IN_PKT_ORI_BURST_SIZE_L=91,IN_PKT_RESPONSE_STATUS_H=90,IN_PKT_RESPONSE_STATUS_L=89,IN_PKT_TRANS_COMPRESSED_READ=50,IN_PKT_TRANS_EXCLUSIVE=55,IN_PKT_TRANS_WRITE=52,IN_ST_DATA_W=94,OPTIMIZE_FOR_RSP=1,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=67,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=82,OUT_PKT_BURST_SIZE_L=80,OUT_PKT_BURST_TYPE_H=84,OUT_PKT_BURST_TYPE_L=83,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=76,OUT_PKT_BYTE_CNT_L=74,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=111,OUT_PKT_ORI_BURST_SIZE_L=109,OUT_PKT_RESPONSE_STATUS_H=108,OUT_PKT_RESPONSE_STATUS_L=107,OUT_PKT_TRANS_COMPRESSED_READ=68,OUT_PKT_TRANS_EXCLUSIVE=73,OUT_ST_DATA_W=112,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=19"
   instancePathKey="nios_system:.:mm_interconnect_0:.:SRAM_avalon_sram_slave_rsp_width_adapter"
   kind="altera_merlin_width_adapter"
   version="16.1"
   name="altera_merlin_width_adapter">
  <parameter name="OUT_PKT_ORI_BURST_SIZE_H" value="111" />
  <parameter name="OUT_PKT_ORI_BURST_SIZE_L" value="109" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_H" value="93" />
  <parameter
     name="OUT_MERLIN_PACKET_FORMAT"
     value="ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:94) src_id(93:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter
     name="IN_MERLIN_PACKET_FORMAT"
     value="ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:76) src_id(75:71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61:59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_L" value="91" />
  <generatedFiles>
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="nios_system_mm_interconnect_0"
     as="SRAM_avalon_sram_slave_rsp_width_adapter,SRAM_avalon_sram_slave_cmd_width_adapter" />
  <messages>
   <message level="Debug" culprit="nios_system">queue size: 23 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message level="Info" culprit="SRAM_avalon_sram_slave_rsp_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>SRAM_avalon_sram_slave_rsp_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_adapter:16.1:AUTO_DEVICE=EP4CE115F29C7,AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_DEVICE_SPEEDGRADE=,inBitsPerSymbol=34,inChannelWidth=0,inDataWidth=34,inEmptyWidth=1,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inUseEmptyPort=0,inUsePackets=0,inUseReady=1,inUseValid=1,outChannelWidth=0,outDataWidth=34,outEmptyWidth=1,outErrorDescriptor=,outErrorWidth=1,outMaxChannel=0,outReadyLatency=0,outUseEmptyPort=0,outUseReady=1,outUseValid=1(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(error_adapter:16.1:inBitsPerSymbol=34,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1)(clock:16.1:)(clock:16.1:)(reset:16.1:)"
   instancePathKey="nios_system:.:mm_interconnect_0:.:avalon_st_adapter"
   kind="altera_avalon_st_adapter"
   version="16.1"
   name="nios_system_mm_interconnect_0_avalon_st_adapter">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="34" />
  <parameter name="outUseEmptyPort" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="0" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inEmptyWidth" value="1" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="outDataWidth" value="34" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="0" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="EP4CE115F29C7" />
  <parameter name="inDataWidth" value="34" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="1" />
  <generatedFiles>
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="nios_system_mm_interconnect_0"
     as="avalon_st_adapter,avalon_st_adapter_001,avalon_st_adapter_002,avalon_st_adapter_003,avalon_st_adapter_004,avalon_st_adapter_005,avalon_st_adapter_006,avalon_st_adapter_007,avalon_st_adapter_008,avalon_st_adapter_009,avalon_st_adapter_010,avalon_st_adapter_011,avalon_st_adapter_012,avalon_st_adapter_013,avalon_st_adapter_015,avalon_st_adapter_016,avalon_st_adapter_017,avalon_st_adapter_018" />
  <messages>
   <message level="Debug" culprit="nios_system">queue size: 21 starting:altera_avalon_st_adapter "submodules/nios_system_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 1 starting:error_adapter "submodules/nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_adapter:16.1:AUTO_DEVICE=EP4CE115F29C7,AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_DEVICE_SPEEDGRADE=,inBitsPerSymbol=18,inChannelWidth=0,inDataWidth=18,inEmptyWidth=1,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inUseEmptyPort=0,inUsePackets=0,inUseReady=1,inUseValid=1,outChannelWidth=0,outDataWidth=18,outEmptyWidth=1,outErrorDescriptor=,outErrorWidth=1,outMaxChannel=0,outReadyLatency=0,outUseEmptyPort=0,outUseReady=1,outUseValid=1(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(error_adapter:16.1:inBitsPerSymbol=18,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1)(clock:16.1:)(clock:16.1:)(reset:16.1:)"
   instancePathKey="nios_system:.:mm_interconnect_0:.:avalon_st_adapter_014"
   kind="altera_avalon_st_adapter"
   version="16.1"
   name="nios_system_mm_interconnect_0_avalon_st_adapter_014">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="18" />
  <parameter name="outUseEmptyPort" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="0" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inEmptyWidth" value="1" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="outDataWidth" value="18" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="0" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="EP4CE115F29C7" />
  <parameter name="inDataWidth" value="18" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="1" />
  <generatedFiles>
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_014.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_014_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="nios_system_mm_interconnect_0"
     as="avalon_st_adapter_014" />
  <messages>
   <message level="Debug" culprit="nios_system">queue size: 8 starting:altera_avalon_st_adapter "submodules/nios_system_mm_interconnect_0_avalon_st_adapter_014"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_014"><![CDATA["<b>avalon_st_adapter_014</b>" reuses <b>error_adapter</b> "<b>submodules/nios_system_mm_interconnect_0_avalon_st_adapter_014_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_014"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_014</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 0 starting:error_adapter "submodules/nios_system_mm_interconnect_0_avalon_st_adapter_014_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_014</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="timing_adapter:16.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=3,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=true,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=true"
   instancePathKey="nios_system:.:CameraD5M_0:.:avalon_st_adapter:.:timing_adapter_0"
   kind="timing_adapter"
   version="16.1"
   name="nios_system_CameraD5M_0_avalon_st_adapter_timing_adapter_0">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseValid" value="true" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="3" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="false" />
  <parameter name="outUseValid" value="true" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="true" />
  <generatedFiles>
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_CameraD5M_0_avalon_st_adapter_timing_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="nios_system_CameraD5M_0_avalon_st_adapter"
     as="timing_adapter_0" />
  <messages>
   <message level="Debug" culprit="nios_system">queue size: 2 starting:timing_adapter "submodules/nios_system_CameraD5M_0_avalon_st_adapter_timing_adapter_0"</message>
   <message level="Info" culprit="timing_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>timing_adapter</b> "<b>timing_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="error_adapter:16.1:inBitsPerSymbol=34,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1"
   instancePathKey="nios_system:.:mm_interconnect_0:.:avalon_st_adapter:.:error_adapter_0"
   kind="error_adapter"
   version="16.1"
   name="nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="34" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="nios_system_mm_interconnect_0_avalon_st_adapter"
     as="error_adapter_0" />
  <messages>
   <message level="Debug" culprit="nios_system">queue size: 1 starting:error_adapter "submodules/nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="error_adapter:16.1:inBitsPerSymbol=18,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1"
   instancePathKey="nios_system:.:mm_interconnect_0:.:avalon_st_adapter_014:.:error_adapter_0"
   kind="error_adapter"
   version="16.1"
   name="nios_system_mm_interconnect_0_avalon_st_adapter_014_error_adapter_0">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="18" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_014_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="nios_system_mm_interconnect_0_avalon_st_adapter_014"
     as="error_adapter_0" />
  <messages>
   <message level="Debug" culprit="nios_system">queue size: 0 starting:error_adapter "submodules/nios_system_mm_interconnect_0_avalon_st_adapter_014_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_014</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
</deploy>
