%#!/usr/bin/pdflatex \catcode35=14 \input
%\catcode`\#=6

\documentclass{beamer}
%\usetheme{Default}
\usepackage{verbatim,subcaption}
\usepackage[format=plain]{caption}

\iffalse 
Sections
  Who we are, what is vicharak
  Architectures of the next decade
  Overview of Modern Household Compute
  Deficiency of modern compute
  Reconfigurable computing
  Existing reconfigurable hardware (FPGA)
  How to design a reconfigurable architecture (problems)
  Problem 1 - Programming model of a recf computer
  Programming model of a GPU
  Our proposed programming model
  Problem 2 - HDLs are hard
  Intro to an FPGA 'compiler'
  The need for reverse engineering
  Our efforts to reverse engineer the FPGA
  Projects done so far that'll take us towards recf computing
  Gati - An ML accelerator
  Periplex - A protocol multiplexor
  Conclusion
\fi

\iffalse

Abstract

As Moore's law's imminent slow down is in effect, there is a need for innovative
architectures designed from ground-up with both hardware and software in mind.
We describe an architecture along with a family of software programs (compilers
and runtimes) that form the basis of this hardware-software system. Moreover,
interoperation with existing compute infrastructure is proposed. The
architecture at its core executes expected functionality (i.e.  operations
expected to be performed by a traditional processor) not with a fixed
instruction set but by reconfiguring flexible re-programmable hardwares
dynamically at the time of computation. This reconfiguration, driven by a
software compiler specializes the hardware for every function but generalizes
(in the time domain) through re-configuration. In contrast to traditional
cpu-memory back-and-forth dataflow, this architecture exihibits a uni-lateral
flow of data with zero instruction overhead (as a result of there being no
instructions at all) alleviating the von-neumann bottleneck. Additionally,
oppurtunities to improve existing compilers for reconfigurable chips (FPGAs) are
also discussed.

\fi

\title{No-ISA is the Best ISA}
\subtitle{}
\author{Shreeyash Pandey, Rishik Ram Jallarapu}
\institute{Vicharak, India @ vicharak.in}
\date{28th September, 2024}

%\usebackgroundtemplate%
%{%
%    \includegraphics[width=\paperwidth,height=\paperheight]{logo.eps}%
%}

\usepackage[backend=bibtex,style=numeric]{biblatex}
\addbibresource{slides.bib}

\titlegraphic{
  \includegraphics[width=2cm]{logo.png}
}


\begin{document}

\begin{frame}
\titlepage
\end{frame}

{
\logo{\includegraphics[width=.07\textwidth]{logo.png}}

\begin{frame}[fragile]
\frametitle{About us}

  Vicharak was founded with the idea: to introduce software-level
  reconfigurability to the hardware world with real parallel machines to enhance
  computing. 

  Our \textbf{goal} is to create consumer and industrial
  computing hardware, as well as an entirely new kind of computing ecosystem
  that can sit on your desk, rest in your palm, or exist in the cloud. 

  For such an ambitious goal, Vicharak is ready to work on every vertical with
  a team of \~{}50 passionate engineers and thinkers deeply entrenched to make this
  vision a reality.

  - Akshar Vastarpara (Founder and CEO, Vicharak)

\framesubtitle{}
\end{frame}

\begin{frame}[fragile]
\frametitle{Contents}

  \begin{itemize}
    \item Chapter 1 - Motivations for our Work
    \item Chapter 2 - Introduction to Reconfigurable and Heterogeneous Computing
    \item Chapter 3 - Need for modern EDA compilers
    \item Chapter 4 - Work Done Towards Implementation  
  \end{itemize}
\end{frame}

\begin{frame}[c,fragile]
  \frametitle{}
  \centering
  \textbf{Chapter 1}
  \centering
  Motivations for our Work
\end{frame}

\begin{frame}[fragile]
\frametitle{Problems Facing Modern Compute}
\framesubtitle{Moore's law is slowing down}

  \begin{figure}
    \centering
    \includegraphics[width=0.85\textwidth]{mooreslaw.png}
    \caption{From "A Golden Age of Computers - David Patterson"
    \cite{patterson19}}
  \end{figure}

\end{frame}

\begin{frame}[fragile]
\frametitle{Problems Facing Modern Compute}
  \framesubtitle{Dennard Scaling has stopped working}

  \begin{figure}
    \centering
    \includegraphics[width=0.85\textwidth]{dennardscaling.png}
    \caption{From "A Golden Age of Computers - David Patterson"}
  \end{figure}
\end{frame}

\begin{frame}[fragile]
\frametitle{Problems Facing Modern Compute}
  \framesubtitle{}
  \begin{enumerate}
    \item The free lunch afforded by hardware improvements over years
      is coming to an end
    \item Hardwares are designed first and complying softwares to support
      them after it.
    \item New and creative architectures need to be designed along with the
      software abstractions to use them. 
  \end{enumerate}
\end{frame}


\begin{frame}[fragile]
\frametitle{Overview of Modern Compute}
\framesubtitle{}
  \begin{enumerate}
    \item An average motherboard has a CPU and optionally a GPU
    \item In specialized domains, one may find ASICs being used (for e.g., 
      ML acceleration)
    \item ASICs are pretty cool (and fast) and solve domain specific problems
      that CPU/GPUs may not be able to solve, but are they for everyone?
    \item For starters, they are expensive to engineer and require a team
      of expert hardware engineers to be designed and fabricated
    \item Once that's done, expert systems software engineers are required
      to make the ASIC usable/compatible with the existing operating systems.
    \item A lot of hardwork, definitely not for everyone.  As a result, ASICs are far and few
    \item Should modern compute be restricted to CPUs/GPUs and a handful
      of ASICs?
    \item What about the problems where none of existing compute suffices?
  \end{enumerate}
\end{frame}

\begin{frame}[fragile]
  \frametitle{Hard-to-solve Problems for Modern Compute}
  \framesubtitle{Example 1}
  \textbf{Problems involving many peripherals and compute}

  For example, \\

  An embedded application that uses object detection to find
  objects in a line of sight and responds to it by driving many motors in
  real time needs heavy compute (for OD) and flexible I/O to be able to 
  drive all the motors reliably. \\

  Existing solution would involve using a GPU for ML workload, and
  driving the motors from a CPU. A CPU may or may not have as many I/Os
  as required, in which case an I/O expander or an ASIC may have to be set up.
\end{frame}

\begin{frame}[fragile]
  \frametitle{Hard-to-solve Problems for Modern Compute}
  \framesubtitle{Example 2}
  \textbf{Unusual Representation of Numbers}

  Quantization is a technique of reducing precision of numbers at the loss of
  accuracy. Quantization is used extensively to speed up Neural Network
  inference. New techniques such as heterogeneous quantization of layers (i.e.
  different bit-widths of numbers at layer granularity), odd-number quantization
  (such as 9-bit numbers), ternary computers etc. pose a significant challenge
  for existing fixed-bit-width computers. 

  See \cite{coelho21}.

\end{frame}

\begin{frame}[fragile]
  \frametitle{Hard-to-solve Problems for Modern Compute}
  \framesubtitle{Example 3}
  \textbf{New Architectures/Solutions for Old Problems}

  New solutions to old problems are those that are fundamentally different to
  all existing solutions. For example, Kolmogorov-Arnold Networks (KANs) propose
  an alternative to MLPs (which is at the core of machine learning today). KANs
  replace the static parameter of MLPs with a learnt spline function. Wrappers
  can be built around existing hardware to execute KANs too, but since its
  different on a fundamental level, dedicated hardwares would be beneficial.

\end{frame}

\begin{frame}[fragile]
  \frametitle{Hard-to-solve Problems for Modern Compute}
  \framesubtitle{Example 4}

  \textbf{Power-efficiency without sacrifices}

  CPUs/GPUs sacrifice power efficiency for generality. 

  Unlike general purpose chips, on FPGAs you only get what you need. As a
  result, the overall power efficiency of dedicated hardware tends to be
  higher than general purpose processors. 

  FPGAs offer a fair middle-ground in terms of power efficiency. FPGAs
  can have flexibility of CPUs but with the power efficiency that they possess
  because of re-programmability.

\end{frame}

\begin{frame}[fragile]
  \frametitle{Hard-to-solve Problems for Modern Compute}
  \framesubtitle{Example 4 - Continue}

  \textbf{Power-efficiency without sacrifices}

  \begin{figure}
    \centering
    \includegraphics[width=0.75\textwidth]{power.png}
    \caption{Power difference b/w CPUs, GPUs, FPGAs, ASICs}
    \label{}
  \end{figure}

\end{frame}

\begin{frame}[fragile]
  \frametitle{"Should I throw away my CPU?"}
  \framesubtitle{}
  \begin{enumerate}
    \item Strengths of existing compute are known. We would like
      to have these strengths in our systems and bring reconfigurable
      heterogeneous compute to tackle the weaknesses. 
    \item We don't have to forego our CPUs, GPUs.
    \item CPUs are good at running operating systems, they should continue
      doing it. 
    \item The goal is to \textcolor{green}{complement} existing compute not
      \textcolor{red}{replace}.
  \end{enumerate}

\end{frame}

\begin{frame}[c,fragile]
  \frametitle{}

  \centering
  \textbf{Chapter 2}
  \centering
  Introduction To Reconfigurable And Heterogeneous Computing
\end{frame}

\begin{frame}[fragile]
  \frametitle{Setting the stage}
  \framesubtitle{}
    Two key ideas:
      \begin{enumerate}
        \item Reconfiguration: The process through which a "reconfigurable
      processor" is re-programmed to implement a new circuit
        \item Heterogeneity: The idea that a system must include processors of different 
          capacities/abilities well integrated together.
      \end{enumerate}
\end{frame}

\begin{frame}[fragile]
\frametitle{Reconfigurability: An Introduction to FPGAs}
\framesubtitle{}
  \begin{enumerate}
    \item FPGAs are a grid of cells that can be reprogrammed to implement
      any circuit. 
    \item Digital circuits consist of gates (that implement logic) and
      connections (that connect gates to each other).
    \item FPGAs popularly consist of SRAM cells (that implement the
      functionality of gates by storing their truth-tables in it) and
      programmable interconnect (implemented via switch boxes) that allow
      connections
    \item Circuits for FPGAs are described using Hardware Descriptions Languages
      (HDLs) such as Verilog, VHDL.
    \item High level description of a circuit is compiled into real hardware
      (i.e. a representation that only uses FPGA primitives) by a "compiler"
  \end{enumerate}

\end{frame}

\begin{frame}[fragile]
\frametitle{Key Problems With Reconfigurable-Heterogenous Computing}
\framesubtitle{}
    To implement a reconfigurable heterogeneous computer with FPGAs,
      the problems are two-fold:
  \begin{enumerate}
    \item Problem 1: Using FPGAs with traditional software is in-convenient.
    \item Problem 2: Writing new hardwares for FPGAs, implementing custom solutions is
      tedious with a very steep learning curve, often times requiring 
      domain expertise.
  \end{enumerate}
\end{frame}

\begin{frame}[fragile]
\frametitle{Problem 1: Programming model for FPGAs}
\framesubtitle{}
  \begin{enumerate}
    \item GPUs enjoy a concrete (in the sense of coverage) and abstract (in
      terms of usability) programming model
    \item No true industry grade programming model exists for FPGAs
    \item There's OpenCL support for FPGAs. But that involves treating
      FPGAs like an ASIC.
    \item A true programming model for FPGAs would heavily exploit
      reconfigurability
  \end{enumerate}
\end{frame}

\begin{frame}[fragile]
  \frametitle{Comparison Of a Reconfigurable-Heterogenous Programming Model With a Von Neumann
  Computer}
  \framesubtitle{}
  \begin{figure}
    \centering
    \includegraphics[width=0.75\textwidth]{flow.png}
    \caption{a) A Von-Neumann Computer b) A Flowing Reconfigurable Computer}
    \label{}
  \end{figure}
  Figure a) is a Von-Neumann computer which executes
  \textbf{instructions} on \textbf{data} over a \textbf{bus} resulting in
  back-and-forth of computation. 

  Figure b) is a flow computer where the
  hardware is configured to cause incoming data to be transformed in the
  way desired. 
\end{frame}

\begin{frame}[fragile]
  \frametitle{Comparison of a Reconfigurable-Heterogenous Programming Model with a Von-Neumann
  computer}
  \framesubtitle{}

  \begin{itemize}
    \item There are \textcolor{red}{no instructions} as the hardware
  is configured to a desired operation. Data flows in and out
  of the chip transformed. 

\item It could be said from the previous slide that the reconfigurable style of
  architecture has no Instruction Set Architecture (ISA) (hence the title
  of this talk). 

\item "What to do with data" is a part of the hardware, instead
  of being attached with the data in the form of instructions. It's the
  only thing that it does.
  \end{itemize}
  %See also: Can programming be liberated from the von Neumann style?
  %\cite{backus78}
  Following are a few examples of reconfigurable no-ISA architecture. They
  include a JPEG encoder and a CNN accelerator:
\end{frame}



\begin{frame}[fragile]
  \frametitle{Flow architecture for JPEG encoding}
  \framesubtitle{}
  \begin{figure}
    \centering
    \includegraphics[width=0.95\textwidth]{flowjpeg.png}
    \caption{JPEG compression. Each operation has its own hardware}
    \label{}
  \end{figure}

  RAW images flow in, pass through the blocks, being encoded
  and the process and JPEG compressed images come out
\end{frame}

\begin{frame}[fragile]
  \frametitle{Flow architecture for CNN inference}
  \framesubtitle{}
  \begin{figure}
    \centering
    \includegraphics[width=0.95\textwidth]{flowcnn.png}
    \caption{CNN inference. Each layer of a network has its own hardware}
    \label{}
  \end{figure}

  Images (according to the pre-process pipeline of a network) flow
  in, each layer manipulates and passes its computation to the
  hardware after it and end-results are returned by the last
  block.
\end{frame}

\begin{frame}[fragile]
  \frametitle{Observation on flow-based computers}
  \framesubtitle{}
  \begin{enumerate}
      
    \item Hardwares for a problem are generated by a "Compiler" from a high-level
      specification that describes connection of coarse functions.
    \item Any coarse hardware can be programmatically plucked and placed in a
      different setting thanks to the compilers ability to reason with hardware
      connections.
    \item Flow based computer exhibit a more functional approach towards
      computation
    \item On a coarser scale, purity of computation is maintained as hardware
      blocks do not depend on a global state to execute
  \end{enumerate}
\end{frame}

\begin{frame}[fragile]
  \frametitle{An Exemplary DSL for Reconfigurable Compute Architectures}
\framesubtitle{}
  Following is an example of a DSL that allows specification of coarse hardware.
  It provides an interface to define connections b/w hardware, control
  reconfiguration (through existing programming constructs (slide 3) and
  integrate it with existing codebases

\end{frame}

\begin{frame}[fragile]
  \frametitle{An exemplary DSL for reconfigurable compute architectures}
\framesubtitle{}
  \begin{verbatim}
    Base *input = new PeripheralGen(nullptr, "MIPI", 
                    "primary_input");
    Base *b = new MLEngineCore(input, "gc1");
    *b = input;
    Base *b1 = new PeripheralGen(b, "AHB", "ml_to_sha");
    *b1 = b;
    Base *b_array[100];
    for (int i = 0; i < 100; ++i) {
      b_array[i] = new Sha256(b);
      *(b_array[i]) = b1;
    }
    Model m1 = new Model(input, b_array);
  \end{verbatim}

  Describes an Ml accelerator connected to a peripheral generator
  which is connected to 100 Sha256 hardware blocks, all through c++.
\end{frame}

\begin{frame}[fragile]
  \frametitle{An exemplary DSL for reconfigurable compute architectures (2)}
\framesubtitle{}
  \begin{verbatim}
    Base *cam_in = new CameraCore("MIPI0", "cam1");
    Base *proc_one = new JPEGEncoderTillDct(input, 
                          "jpeg_encoder");
    *proc_one = cam_in;
    Base *proc_two = new MlEngineCore(input, "ml_core");
    *proc_two = proc_one;
    Base *display_out = new PeripheralGen(proc_one, 
      l                   "LVDS", "out1");
    *display_out = proc_two;
    Model m2 = new Model(cam_in, display_out);
  \end{verbatim}
  Describes an application that takes raw inputs from camera, passes it through
  a JPEGEncoder that stops after the DCT step, executes ML inference on the
  outputs of the encoder, returns the results on the LVDS.

  Next slides shows the digram for this model:

\end{frame}

\begin{frame}[fragile]
  \frametitle{An exemplary DSL for reconfigurable compute architectures (2)}
\framesubtitle{Continue}
   \begin{figure}
        \centering
        \includegraphics[width=1\linewidth]{flowcnnjpeg.png}
        \caption{Data flow for JPEG (Partial) + CNN inference}
    \end{figure}
\end{frame}

\begin{frame}[fragile]
  \frametitle{An exemplary DSL for reconfigurable compute architectures (3)}
\framesubtitle{}
  \begin{verbatim}
    m1->compute(input);
    if (some_user_defined_condition(m1->output())) {
      m2->compute(m1->output());
    } else {
      return m1->out();
    }
\end{verbatim}
  \texttt{model->compute} is the function that triggers generation, flashing and
  computation on a hardware described by a Model.

  Demonstrates conditional reconfiguration where based on \texttt{m1->compute}'s
  result. If the result meets a user specified condition, m2's hardware is
  generated, flashed and computation begins for it.
\end{frame}

\begin{frame}[c,fragile]
  \frametitle{}

  \centering
  \textbf{Chapter 3} 
  \centering
  Need for modern EDA compilers
\end{frame}

\newcommand\myheading[1]{%
  \par\bigskip
  {\Large\bfseries#1}\par\smallskip}

 
\begin{frame}[fragile]
  \frametitle{Problem 2: Writing Hardware Is Hard}
  \framesubtitle{}
  \begin{enumerate}
    \item Writing HDLs is a tedious task often requiring domain expertise
    \item EDA tools are propreitary and hard-to-work-with
    \item The general problem of compilation of hardwares is NP-Complete but
      there are special cases that can be exploited.
  \end{enumerate}
\end{frame}


\begin{frame}[fragile]
  \frametitle{The FPGA}
  \begin{figure}
    \centering
    \includegraphics[width=0.5\linewidth]{images/fpga_fabric.png}
    \caption{Sample FPGA Fabric\cite{brown92}}
    \label{exa-fabric}
  \end{figure}
\end{frame}

\begin{frame}[fragile]
   \frametitle{The FPGA}
   \framesubtitle{CLB Cell}

  \begin{columns}
   \begin{column}{0.5\textwidth}
     \begin{enumerate}
     	\item Every mux in a CLB is programmable
	\item Look Up table is configured with LUT Mask from part of a complex expression 
	\item Which internally has muxes (for 4 input lut - 16:1 Mux can be used )
     \end{enumerate}
    \end{column}
% Column 2    
   \begin{column}{0.5\textwidth}		
   \begin{figure}[h]
       \centering
       \includegraphics[width=1\linewidth]{images/xc2000clb.png} 
       \caption{XC2000 CLB}
       \label{exa_block}
    \end{figure}
   \end{column}
   \end{columns}
\end{frame}

\begin{frame}[fragile]
  \frametitle{FPGA CAD Toolflow}
  \framesubtitle{}
   \begin{figure}
        \centering
        \includegraphics[width=1\linewidth]{images/cad_flow.png}
        \caption{FPGA CAD Tool Flow}
        \label{exa_cadflow}
    \end{figure}
\end{frame}


\begin{frame}[fragile]
  \frametitle{FPGA CAD Toolflow: Synthesis/Mapping Via Example}
  \begin{columns}
   \begin{column}{0.5\textwidth}
     Boolean expression:
    \end{column}
% Column 2    
   \begin{column}{0.5\textwidth}		
     \[{S}_0 = \overline{CNT}\cdot{S}_0+ CNT \cdot \overline{{S}_0} \]
     \[{S}_1  ={S}_1 (\overline{CNT} \cdot\overline{{S}_0}) + CNT\cdot{S}_0\cdot\overline{{S}_1} \]
   \end{column}
   \end{columns}
   \begin{figure}[h]
       \centering
       \includegraphics[width=0.45\linewidth]{images/basic_block.png} 
       \caption{Two bit counter block}
       \label{exa_block}
    \end{figure}
\end{frame}


\begin{frame}[fragile]
    \frametitle{FPGA CAD Toolflow: The Frontend}
    \framesubtitle{Logical Synthesis,Technology Mapping}
    \begin{enumerate}
      \item Logical synthesis is the process that parses HDL, performs
        technology-agnostic optimisations, and outputs a circuit (netlist)
        of generic primitives
      \item Technology Mapping maps generic primitives generated by synthesis to
        FPGA-specific primitives. 
    \end{enumerate}
    \begin{figure}
        \includegraphics[width=0.5\linewidth]{images/netlist_gate.png}
        \caption{Gates Mapped for given Expression}
        \label{exa_mapgate}
    \end{figure}

\end{frame}


\begin{frame}[fragile]
  \frametitle{FPGA CAD Toolflow: The Backend}
  \framesubtitle{Placement}
  Simulated Annealing (industry standard algorithm) is used for placement
  following a Minimum-cost model. 
  \begin{figure}
    \centering
    \includegraphics[width=0.35\linewidth]{images/Lut_bare.png}
    \caption{LUTs in FPGA Fabric\cite{brown92}}
    \label{exa-fabric}
  \end{figure}

\end{frame}

\begin{frame}[fragile]
  \frametitle{FPGA CAD Toolflow: The Backend}
  \framesubtitle{Routing}
  Routing: Interconnect the configurable logic blocks with minimum timing cost.
  The Pathfinder algorithm is used traditionally for routing.
  \begin{figure}
    \centering
    \includegraphics[width=0.5\linewidth]{images/switch_matrix.png}
    \caption{FPGA Interconnect}
    \label{exa_interconnect}
  \end{figure}
\end{frame}

\begin{frame}[fragile]
  \frametitle{FPGA CAD Toolflow: Backend via Example}
  \framesubtitle{Placement, Routing}

  Placement and Routing for the two-bit counter would be 

  \begin{figure}
    \centering
    \includegraphics[width=0.5\linewidth]{images/fpga_luts.png}
    \caption{LUTs Connected with wire\cite{brown92}}
    \label{exa_interconnect}
  \end{figure}
\end{frame}


\begin{frame}[fragile]
  \frametitle{Opensource EDA Compilers}
  \framesubtitle{}
  \begin{enumerate}
    \item Groups such as f4pga, YosysHQ and openfpga are trying to create opensource
      alternatives for proprietary CAD tools by reverse engineering FPGAs
      but are limited by the resources 
    \item Creating Open Software Infrastructure for Hardware (flexibility),
      which is community-driven 
    \item Most of the opensource EDA compilers such as yosys, CIRCT, verilator,
      openvaf can't create real hardware. They are limited to
      logical synthesis and simulation.
     \item vpr\cite{vpr2},nextpnr\cite{nextpnr1} compilers used for placement and routing  
  \end{enumerate}
\end{frame}


\begin{frame}[fragile]
    \frametitle{Compilers in EDA}
     \myheading{yosys\footnote{\url{https://github.com/YosysHQ/yosys}}}
        \begin{enumerate}
            \item Compiler that generates  verilog to netlist format (support Technology Mapping)
            \item IR: RTLIL
            \item Support simulation: CXXRTL (cycle-driven simulator) (supports
              only 2 states)
            \item Largely community-driven
        \end{enumerate}
    \myheading{verilator\footnote{\url{https://github.com/verilator/verilator}}}
        \begin{enumerate}
            \item Compiler that generates Cpp code from Verilog files
            \item Used extensively for cycle based simualation (supports only 2 states)
            \item Competes with proprietary simulators, community-driven.
        \end{enumerate}
    
\end{frame}


\begin{frame}[fragile]
    \frametitle{Compilers in EDA}
    \myheading{CIRCT\footnote{\url{https://circt.llvm.org/}}}
        \begin{enumerate}
            \item Modular usage of libraries, designs similar to LLVM/MLIR in Hardware  
            \item \{HLS, sv\} to \{sv, vcd etc\}
            \item Hardware MLIR  dialects 
            \item Arcilator used for simulation 
                \item Cycle based simulation (supports only 2 states)
            \item Supports only simulation 
        \end{enumerate}
    \myheading{openvaf\footnote{\url{https://openvaf.semimod.de/}}}
        \begin{enumerate}
            \item Verilog-A frontend 
            \item Uses LLVM and generates a binary file for simulation
        \end{enumerate}
\end{frame}

\begin{frame}[fragile]
   \frametitle{Compilers in EDA}
   \myheading{nextpnr\footnote{\url{https://github.com/YosysHQ/nextpnr}}}
   \begin{enumerate}
   	\item vendor neutral place and Route tool 
	\item Community-driven , used to test new CAD algorithms and used as backend opensource solution for proprietary FPGAs 
	\item such as ProjectXray,ProjectTrellis etc.
   \end{enumerate}

   \myheading{vpr \footnote{\url{https://docs.verilogtorouting.org/en/latest/vpr/}}}
   \begin{enumerate}
   	\item place and route Tool 
	\item extensively used in research exploration of new FPGA architectures and CAD algorithms
   \end{enumerate}
\end{frame}


\begin{frame}[fragile]
   \frametitle{Compilers in EDA}
     \begin{figure}
         \centering
	 \includegraphics[width=1\linewidth]{images/nextpnr_ecosystem.png}
	 \hspace*{1pt}\hbox{\scriptsize Credit:\thinspace{\small\itshape Myrtle Shah Orconf 2019}}
	 \caption{nextpnr ecosystem}
	 \label{exa_nextpnr}
     \end{figure}
\end{frame}


\begin{frame}[fragile]
  \frametitle{Optimization oppurtunity for EDA compilers}
  \framesubtitle{}
  \begin{enumerate}
    \item Our DSL compiler connects hardware together. The mapping phase
      of hardware generation can be completely bypassed if The compiler can
      be designed to operate on netlists directly instead of verilog.
    \item The mapping process involves, among many steps, a phase where it looks
      for a minimal boolean expression. In iterative write-compile-debug loops
      entire hardware may not change frequently so their resulting minimal
      boolean expressions can be cached and further sped up by performing a
      look up in this cache instead of searching all over again.
    \item Routing can be designed to make use of GPUs.
  \end{enumerate}
\end{frame}

\begin{frame}[c,fragile]

  \centering
  \textbf{Chapter 4}
  Work Done Towards Implementation
\end{frame}

\begin{frame}[fragile]
  \frametitle{Realizing this goal}
  \begin{enumerate}
    \item Realizing this goal requires design and implementation from
      first principles
    \item To achieve this, we designed our own hardware: Vaaman. 
    \item Vaaman is a reconfigurable heterogenous computer.
    \item To understand the nature of applications (in the sense of what
      bottlenecks exist and whether or not a certain application would
      benefit from reconfigurable-heterogenous architecture), projects have been implemented
    \item These include: Gati (an ML accelerator) and Periplex (a peripheral
      generator)
    \item Discussion on this work follows:
  \end{enumerate}
  \framesubtitle{}
\end{frame}

\begin{frame}[fragile]
  \frametitle{The Hardware (Vaaman)}
  \framesubtitle{}
  \begin{figure}
    \centering
    \includegraphics[width=0.95\textwidth]{vaaman.jpg}
    \caption{Vaaman: A heterogenous SBC \\ \url{https://shorturl.at/5y9QA}}
    \label{neuron}
  \end{figure}
  
\end{frame}

\begin{frame}[fragile]
  \frametitle{ML Accelerator (Gati)}
  Gati is a set of hardware and software programs that perform CNN
  acceleration with FPGA as a co-processor on Vaaman.
  \begin{enumerate}
    \item At the core of Gati is a systolic array pipeline based MAC engine
    \item \textcolor{red}{Gati has an ISA}. The Gati-ISA is a macro-ISA (i.e. implements complex operations directly
      like Convolution) instead of breaking them down into primitives
    \item The instructions have almost a one-to-one match with 'layers'
      from a neural network
    \item Assisting this hardware is a Compiler/Runtime.
  \end{enumerate}
\end{frame}

\begin{frame}[fragile]
  \frametitle{ML Accelerator (Gati)}
  \begin{enumerate}
    \item The compiler does two primary things:
      \begin{enumerate}
        \item Parsing of input data and NN models (protobufs (ONNX) etc.),
          transpositions of kernels to allow contiguous memory access on the 
          FPGA, and generation
          of a byte stream that can be fed to the FPGA
        \item Generating custom hardware for every nn model
      \end{enumerate}
    \item The runtime partitions a network into execute-on-host and
      execute-on-device, re-orders inputs, and offloads computation
      to the FPGA
  \end{enumerate}
\end{frame}

\begin{frame}[fragile]
  \frametitle{Gati has an ISA? But you said ISAs are bad?}
  Gati is a testbed for modelling complex problems found in real world.
  At the moment it does and does not do many things that we eventually want
  from it.
  For example:
  \begin{enumerate}
    \item Gati has a hardware generator. If this generator is generalized
      enough, we end up solving a part of problem 1.
    \item It still uses an ISA. But its possible to partition an ML
      model so that it can entirely fit into 
      the FPGA hardwired to do only a part of the model followed by
      reconfiguration to execute later parts.
  \end{enumerate}
\end{frame}

\begin{frame}[fragile]
  \frametitle{Periplex - On-the-Fly Peripheral Generation}
  \framesubtitle{Problem}
  \begin{enumerate}
    \item Hardware peripherals are limited by fabrication at the ASIC level or
      in MCUs and MPUs.
    \item The world is moving towards more complex combinations of physical
      peripherals, instead of just (2 UARTs, 4 SPI, etc.).
    \item Due to ASIC manufacturing costs and time, the hardware peripheralsâ€™
      average innovation/scale period from concept to fabricated chip and to
      consumers is around 2-3 years.
    \item Emerging embedded industries like drones, autonomous
  vehicles,industrial gateways, robotics require more hardware peripheral
  accessibility and innovation due to real-time operations.
  \end{enumerate}
\end{frame}


\begin{frame}[fragile]
  \frametitle{Periplex - On-the-Fly Peripheral Generation}
  \framesubtitle{Solution}
  \begin{enumerate}
    \item Periplex allows software-defined generation of peripherals on
      reconfigurable hardware (FPGAs) which allows rapid prototyping
      and development hardware supporting newer peripherals in days not years.
    \item Periplex operates on a JSON-driven configuration that specifies 
      what peripherals are needed and how they should be connected, 
      generates FPGA bitstream and uploads it the the FPGA.
    \item Periplex accomodates drivers for these peripherals directly into
      the linux kernel so that it can be accessed through linux APIs easily.
  \end{enumerate}
\end{frame}

\begin{frame}[fragile]
  \frametitle{Periplex - On-the-Fly Peripheral Generation}
  \framesubtitle{Solution}
  \begin{enumerate}
     \item Peripherals supported by periplex include (more will be added):
       UART, I2C, CAN, WS28128B (LED), GPIO, PWN, SPI, 1-Wire
     \item Periplex brings 'software updates' to peripherals. Addition of new
       peripherals can be realized into hardware withing minutes. (I3C, I2S,
       PCM etc.)
     \item With Periplex, there's no need to buy new special-purpose
       chips/modules.
  \end{enumerate}
\end{frame}

\begin{frame}[fragile]
  \frametitle{Conclusion}
  \framesubtitle{}

  \begin{enumerate}
    \item Reconfigurable architectures can provide a way to solve many problems
      that existing compute struggle with and help alleviate the von-neumann
      bottleneck.
    \item Heterogenous approach of assisting instead of replacing integration of
      new hardwares in systems can allow existing infrastructure to be used.
    \item Two of the biggest problems with achieving this are a) programming
      model that exploits reconfigurability b) fast and flexible hardware
      compilers (EDA tools)
    \item Solutions to problem a) manifest themselves in the form of novel DSLs
      and compiler/runtime toolchains compatible with current
      toolchain/workflows used by CPUs
    \item Solutions to problem b) involve finding optimization oppurtunities
      to speed up EDA tools, making use of modern parallel hardwares such as
      GPU, and other accelerators.
  \end{enumerate}
\end{frame}

\begin{frame}[allowframebreaks]
\frametitle{References}
\printbibliography
\end{frame}

}

\end{document}
