--------------------------------------------------------------------------------
Release 13.4 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

D:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml ual.twx ual.ncd -o ual.twr ual.pcf

Design file:              ual.ncd
Physical constraint file: ual.pcf
Device,package,speed:     xc6slx16,csg324,C,-2 (PRODUCTION 1.21 2012-01-07)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
A<0>        |    6.739(R)|      SLOW  |   -0.549(R)|      FAST  |CLK_BUFGP         |   0.000|
A<1>        |    6.729(R)|      SLOW  |   -0.451(R)|      SLOW  |CLK_BUFGP         |   0.000|
A<2>        |    6.551(R)|      SLOW  |   -0.619(R)|      FAST  |CLK_BUFGP         |   0.000|
A<3>        |    6.788(R)|      SLOW  |   -0.656(R)|      FAST  |CLK_BUFGP         |   0.000|
A<4>        |    6.848(R)|      SLOW  |   -0.584(R)|      FAST  |CLK_BUFGP         |   0.000|
A<5>        |    6.795(R)|      SLOW  |   -0.821(R)|      FAST  |CLK_BUFGP         |   0.000|
A<6>        |    6.785(R)|      SLOW  |   -0.493(R)|      SLOW  |CLK_BUFGP         |   0.000|
A<7>        |    6.711(R)|      SLOW  |   -0.430(R)|      SLOW  |CLK_BUFGP         |   0.000|
B<0>        |    6.500(R)|      SLOW  |   -1.020(R)|      FAST  |CLK_BUFGP         |   0.000|
B<1>        |    6.523(R)|      SLOW  |   -0.756(R)|      FAST  |CLK_BUFGP         |   0.000|
B<2>        |    7.000(R)|      SLOW  |   -0.800(R)|      FAST  |CLK_BUFGP         |   0.000|
B<3>        |    6.137(R)|      SLOW  |   -0.453(R)|      SLOW  |CLK_BUFGP         |   0.000|
B<4>        |    6.652(R)|      SLOW  |   -0.961(R)|      FAST  |CLK_BUFGP         |   0.000|
B<5>        |    7.109(R)|      SLOW  |   -0.937(R)|      FAST  |CLK_BUFGP         |   0.000|
B<6>        |    6.795(R)|      SLOW  |   -1.110(R)|      FAST  |CLK_BUFGP         |   0.000|
B<7>        |    6.488(R)|      SLOW  |   -0.415(R)|      SLOW  |CLK_BUFGP         |   0.000|
Ctrl_Alu<0> |    1.962(R)|      SLOW  |   -0.056(R)|      SLOW  |CLK_BUFGP         |   0.000|
Ctrl_Alu<1> |    2.062(R)|      SLOW  |    0.161(R)|      SLOW  |CLK_BUFGP         |   0.000|
Ctrl_Alu<2> |    1.954(R)|      SLOW  |    0.079(R)|      SLOW  |CLK_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
C           |         8.350(R)|      SLOW  |         3.336(R)|      FAST  |CLK_BUFGP         |   0.000|
N           |         8.467(R)|      SLOW  |         3.396(R)|      FAST  |CLK_BUFGP         |   0.000|
O           |         8.532(R)|      SLOW  |         3.432(R)|      FAST  |CLK_BUFGP         |   0.000|
S<0>        |         8.711(R)|      SLOW  |         3.533(R)|      FAST  |CLK_BUFGP         |   0.000|
S<1>        |         8.711(R)|      SLOW  |         3.533(R)|      FAST  |CLK_BUFGP         |   0.000|
S<2>        |         8.578(R)|      SLOW  |         3.486(R)|      FAST  |CLK_BUFGP         |   0.000|
S<3>        |         8.578(R)|      SLOW  |         3.486(R)|      FAST  |CLK_BUFGP         |   0.000|
S<4>        |         8.562(R)|      SLOW  |         3.440(R)|      FAST  |CLK_BUFGP         |   0.000|
S<5>        |         8.561(R)|      SLOW  |         3.449(R)|      FAST  |CLK_BUFGP         |   0.000|
S<6>        |         8.580(R)|      SLOW  |         3.473(R)|      FAST  |CLK_BUFGP         |   0.000|
S<7>        |         8.580(R)|      SLOW  |         3.473(R)|      FAST  |CLK_BUFGP         |   0.000|
Z           |         8.916(R)|      SLOW  |         3.642(R)|      FAST  |CLK_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    2.340|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed Apr 22 16:10:30 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4555 MB



