/***************************************************************************
 *     Copyright (c) 1999-2010, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_t2_glb.h $
 * $brcm_Revision: Hydra_Software_Devel/5 $
 * $brcm_Date: 11/9/10 4:34p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Tue Nov  9 15:58:14 2010
 *                 MD5 Checksum         06d1d82bb69aa82337907497f8e5e951
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/3461/rdb/a0/bchp_t2_glb.h $
 * 
 * Hydra_Software_Devel/5   11/9/10 4:34p farshidf
 * SW3461-1: update RDB
 *
 ***************************************************************************/

#ifndef BCHP_T2_GLB_H__
#define BCHP_T2_GLB_H__

/***************************************************************************
 *T2_GLB - T2 Global Control Registers
 ***************************************************************************/
#define BCHP_T2_GLB_REVID                        0x000d0000 /* Revision ID */
#define BCHP_T2_GLB_CLK                          0x000d0004 /* Clock Control */
#define BCHP_T2_GLB_RST                          0x000d0008 /* Reset Control */
#define BCHP_T2_GLB_FRZ                          0x000d000c /* Freeze Control */
#define BCHP_T2_GLB_EN                           0x000d0010 /* Enable Control */
#define BCHP_T2_GLB_BYP                          0x000d0014 /* Bypass Control */
#define BCHP_T2_GLB_TP                           0x000d0018 /* Testport Control */
#define BCHP_T2_GLB_TP_FE                        0x000d001c /* FE Testport Control */
#define BCHP_T2_GLB_TP_OFDM                      0x000d0020 /* OFDM Testport Control */
#define BCHP_T2_GLB_TP_OI                        0x000d0024 /* OI Testport Control */
#define BCHP_T2_GLB_TP_TEST_MODE                 0x000d0028 /* TP Test Mode register */
#define BCHP_T2_GLB_TP_TEST_MISC0                0x000d002c /* TP Test MISC0 register */
#define BCHP_T2_GLB_TP_TEST_MISC1                0x000d0030 /* TP Test MISC1 register */
#define BCHP_T2_GLB_TP_TEST_MISC2                0x000d0034 /* TP Test MISC2 register */
#define BCHP_T2_GLB_FSCNT0                       0x000d0038 /* Sample Rate Counter 0 */
#define BCHP_T2_GLB_FSCNT1                       0x000d003c /* Sample Rate Counter 1 */
#define BCHP_T2_GLB_FBCNT0                       0x000d0040 /* Bin Rate Counter 0 */
#define BCHP_T2_GLB_FBCNT1                       0x000d0044 /* Bin Rate Counter 1 */
#define BCHP_T2_GLB_STATUS0                      0x000d0048 /* Real-Time Status */
#define BCHP_T2_GLB_INTR_STATUS0                 0x000d004c /* Interrupt Status */
#define BCHP_T2_GLB_INTR_STATUS0_CLR             0x000d0050 /* Interrupt Status Clear */
#define BCHP_T2_GLB_STATUS1                      0x000d0054 /* Real-Time Status */
#define BCHP_T2_GLB_INTR_STATUS1                 0x000d0058 /* Interrupt Status */
#define BCHP_T2_GLB_INTR_STATUS1_CLR             0x000d005c /* Interrupt Status Clear */
#define BCHP_T2_GLB_STATUS2                      0x000d0060 /* Real-Time Status */
#define BCHP_T2_GLB_INTR_STATUS2                 0x000d0064 /* Interrupt Status */
#define BCHP_T2_GLB_INTR_STATUS2_CLR             0x000d0068 /* Interrupt Status Clear */
#define BCHP_T2_GLB_SW_SPARE0                    0x000d006c /* Software Spare 0 Register */
#define BCHP_T2_GLB_SW_SPARE1                    0x000d0070 /* Software Spare 1 Register */
#define BCHP_T2_GLB_ECO_SPARE0                   0x000d0074 /* ECO Spare 0 Register */
#define BCHP_T2_GLB_ECO_SPARE1                   0x000d0078 /* ECO Spare 1 Register */

/***************************************************************************
 *REVID - Revision ID
 ***************************************************************************/
/* T2_GLB :: REVID :: reserved0 [31:16] */
#define BCHP_T2_GLB_REVID_reserved0_MASK                           0xffff0000
#define BCHP_T2_GLB_REVID_reserved0_SHIFT                          16

/* T2_GLB :: REVID :: MAJOR [15:08] */
#define BCHP_T2_GLB_REVID_MAJOR_MASK                               0x0000ff00
#define BCHP_T2_GLB_REVID_MAJOR_SHIFT                              8

/* T2_GLB :: REVID :: MINOR [07:00] */
#define BCHP_T2_GLB_REVID_MINOR_MASK                               0x000000ff
#define BCHP_T2_GLB_REVID_MINOR_SHIFT                              0

/***************************************************************************
 *CLK - Clock Control
 ***************************************************************************/
/* T2_GLB :: CLK :: reserved0 [31:02] */
#define BCHP_T2_GLB_CLK_reserved0_MASK                             0xfffffffc
#define BCHP_T2_GLB_CLK_reserved0_SHIFT                            2

/* T2_GLB :: CLK :: DIS_CLK_DP [01:01] */
#define BCHP_T2_GLB_CLK_DIS_CLK_DP_MASK                            0x00000002
#define BCHP_T2_GLB_CLK_DIS_CLK_DP_SHIFT                           1

/* T2_GLB :: CLK :: DIS_CLK_FS [00:00] */
#define BCHP_T2_GLB_CLK_DIS_CLK_FS_MASK                            0x00000001
#define BCHP_T2_GLB_CLK_DIS_CLK_FS_SHIFT                           0

/***************************************************************************
 *RST - Reset Control
 ***************************************************************************/
/* T2_GLB :: RST :: reserved0 [31:26] */
#define BCHP_T2_GLB_RST_reserved0_MASK                             0xfc000000
#define BCHP_T2_GLB_RST_reserved0_SHIFT                            26

/* T2_GLB :: RST :: OI_SM_FIFO_SRST [25:25] */
#define BCHP_T2_GLB_RST_OI_SM_FIFO_SRST_MASK                       0x02000000
#define BCHP_T2_GLB_RST_OI_SM_FIFO_SRST_SHIFT                      25

/* T2_GLB :: RST :: PP_CPE_SRST [24:24] */
#define BCHP_T2_GLB_RST_PP_CPE_SRST_MASK                           0x01000000
#define BCHP_T2_GLB_RST_PP_CPE_SRST_SHIFT                          24

/* T2_GLB :: RST :: IMPE_CNT_SRST [23:23] */
#define BCHP_T2_GLB_RST_IMPE_CNT_SRST_MASK                         0x00800000
#define BCHP_T2_GLB_RST_IMPE_CNT_SRST_SHIFT                        23

/* T2_GLB :: RST :: DAGC_SRST [22:22] */
#define BCHP_T2_GLB_RST_DAGC_SRST_MASK                             0x00400000
#define BCHP_T2_GLB_RST_DAGC_SRST_SHIFT                            22

/* T2_GLB :: RST :: TL_SRST [21:21] */
#define BCHP_T2_GLB_RST_TL_SRST_MASK                               0x00200000
#define BCHP_T2_GLB_RST_TL_SRST_SHIFT                              21

/* T2_GLB :: RST :: CL_SRST [20:20] */
#define BCHP_T2_GLB_RST_CL_SRST_MASK                               0x00100000
#define BCHP_T2_GLB_RST_CL_SRST_SHIFT                              20

/* T2_GLB :: RST :: CP_BAD_SRST [19:19] */
#define BCHP_T2_GLB_RST_CP_BAD_SRST_MASK                           0x00080000
#define BCHP_T2_GLB_RST_CP_BAD_SRST_SHIFT                          19

/* T2_GLB :: RST :: NE_SIG_AVG_ALL_SRST [18:18] */
#define BCHP_T2_GLB_RST_NE_SIG_AVG_ALL_SRST_MASK                   0x00040000
#define BCHP_T2_GLB_RST_NE_SIG_AVG_ALL_SRST_SHIFT                  18

/* T2_GLB :: RST :: NE_NSE_MED_ALL_SRST [17:17] */
#define BCHP_T2_GLB_RST_NE_NSE_MED_ALL_SRST_MASK                   0x00020000
#define BCHP_T2_GLB_RST_NE_NSE_MED_ALL_SRST_SHIFT                  17

/* T2_GLB :: RST :: NE_NSE_AVG_ALL_SRST [16:16] */
#define BCHP_T2_GLB_RST_NE_NSE_AVG_ALL_SRST_MASK                   0x00010000
#define BCHP_T2_GLB_RST_NE_NSE_AVG_ALL_SRST_SHIFT                  16

/* T2_GLB :: RST :: NE_NSE_AVG_SRST [15:15] */
#define BCHP_T2_GLB_RST_NE_NSE_AVG_SRST_MASK                       0x00008000
#define BCHP_T2_GLB_RST_NE_NSE_AVG_SRST_SHIFT                      15

/* T2_GLB :: RST :: TI_AVG_SRST [14:14] */
#define BCHP_T2_GLB_RST_TI_AVG_SRST_MASK                           0x00004000
#define BCHP_T2_GLB_RST_TI_AVG_SRST_SHIFT                          14

/* T2_GLB :: RST :: TI_LMS_SRST [13:13] */
#define BCHP_T2_GLB_RST_TI_LMS_SRST_MASK                           0x00002000
#define BCHP_T2_GLB_RST_TI_LMS_SRST_SHIFT                          13

/* T2_GLB :: RST :: TI_SRST [12:12] */
#define BCHP_T2_GLB_RST_TI_SRST_MASK                               0x00001000
#define BCHP_T2_GLB_RST_TI_SRST_SHIFT                              12

/* T2_GLB :: RST :: WPO_SP_AVG_SRST [11:11] */
#define BCHP_T2_GLB_RST_WPO_SP_AVG_SRST_MASK                       0x00000800
#define BCHP_T2_GLB_RST_WPO_SP_AVG_SRST_SHIFT                      11

/* T2_GLB :: RST :: WPO_ERR_AVG_SRST [10:10] */
#define BCHP_T2_GLB_RST_WPO_ERR_AVG_SRST_MASK                      0x00000400
#define BCHP_T2_GLB_RST_WPO_ERR_AVG_SRST_SHIFT                     10

/* T2_GLB :: RST :: WPO_SRST [09:09] */
#define BCHP_T2_GLB_RST_WPO_SRST_MASK                              0x00000200
#define BCHP_T2_GLB_RST_WPO_SRST_SHIFT                             9

/* T2_GLB :: RST :: FTT_AVG_SRST [08:08] */
#define BCHP_T2_GLB_RST_FTT_AVG_SRST_MASK                          0x00000100
#define BCHP_T2_GLB_RST_FTT_AVG_SRST_SHIFT                         8

/* T2_GLB :: RST :: FTT_SRST [07:07] */
#define BCHP_T2_GLB_RST_FTT_SRST_MASK                              0x00000080
#define BCHP_T2_GLB_RST_FTT_SRST_SHIFT                             7

/* T2_GLB :: RST :: PP_SRST [06:06] */
#define BCHP_T2_GLB_RST_PP_SRST_MASK                               0x00000040
#define BCHP_T2_GLB_RST_PP_SRST_SHIFT                              6

/* T2_GLB :: RST :: GI_SRST [05:05] */
#define BCHP_T2_GLB_RST_GI_SRST_MASK                               0x00000020
#define BCHP_T2_GLB_RST_GI_SRST_SHIFT                              5

/* T2_GLB :: RST :: P1_SRST [04:04] */
#define BCHP_T2_GLB_RST_P1_SRST_MASK                               0x00000010
#define BCHP_T2_GLB_RST_P1_SRST_SHIFT                              4

/* T2_GLB :: RST :: FE_FIFO_SRST [03:03] */
#define BCHP_T2_GLB_RST_FE_FIFO_SRST_MASK                          0x00000008
#define BCHP_T2_GLB_RST_FE_FIFO_SRST_SHIFT                         3

/* T2_GLB :: RST :: OI_SRST [02:02] */
#define BCHP_T2_GLB_RST_OI_SRST_MASK                               0x00000004
#define BCHP_T2_GLB_RST_OI_SRST_SHIFT                              2

/* T2_GLB :: RST :: OFDM_SRST [01:01] */
#define BCHP_T2_GLB_RST_OFDM_SRST_MASK                             0x00000002
#define BCHP_T2_GLB_RST_OFDM_SRST_SHIFT                            1

/* T2_GLB :: RST :: FE_SRST [00:00] */
#define BCHP_T2_GLB_RST_FE_SRST_MASK                               0x00000001
#define BCHP_T2_GLB_RST_FE_SRST_SHIFT                              0

/***************************************************************************
 *FRZ - Freeze Control
 ***************************************************************************/
/* T2_GLB :: FRZ :: reserved0 [31:22] */
#define BCHP_T2_GLB_FRZ_reserved0_MASK                             0xffc00000
#define BCHP_T2_GLB_FRZ_reserved0_SHIFT                            22

/* T2_GLB :: FRZ :: GI_CFE_FRZ [21:21] */
#define BCHP_T2_GLB_FRZ_GI_CFE_FRZ_MASK                            0x00200000
#define BCHP_T2_GLB_FRZ_GI_CFE_FRZ_SHIFT                           21

/* T2_GLB :: FRZ :: P1_CFE_FRZ [20:20] */
#define BCHP_T2_GLB_FRZ_P1_CFE_FRZ_MASK                            0x00100000
#define BCHP_T2_GLB_FRZ_P1_CFE_FRZ_SHIFT                           20

/* T2_GLB :: FRZ :: P1_CIE_FRZ [19:19] */
#define BCHP_T2_GLB_FRZ_P1_CIE_FRZ_MASK                            0x00080000
#define BCHP_T2_GLB_FRZ_P1_CIE_FRZ_SHIFT                           19

/* T2_GLB :: FRZ :: TI_AVG_FRZ [18:18] */
#define BCHP_T2_GLB_FRZ_TI_AVG_FRZ_MASK                            0x00040000
#define BCHP_T2_GLB_FRZ_TI_AVG_FRZ_SHIFT                           18

/* T2_GLB :: FRZ :: TI_LMS_FRZ [17:17] */
#define BCHP_T2_GLB_FRZ_TI_LMS_FRZ_MASK                            0x00020000
#define BCHP_T2_GLB_FRZ_TI_LMS_FRZ_SHIFT                           17

/* T2_GLB :: FRZ :: FFT_TRIGGER_FRZ [16:16] */
#define BCHP_T2_GLB_FRZ_FFT_TRIGGER_FRZ_MASK                       0x00010000
#define BCHP_T2_GLB_FRZ_FFT_TRIGGER_FRZ_SHIFT                      16

/* T2_GLB :: FRZ :: reserved1 [15:15] */
#define BCHP_T2_GLB_FRZ_reserved1_MASK                             0x00008000
#define BCHP_T2_GLB_FRZ_reserved1_SHIFT                            15

/* T2_GLB :: FRZ :: PRE_SLOPE_FRZ [14:14] */
#define BCHP_T2_GLB_FRZ_PRE_SLOPE_FRZ_MASK                         0x00004000
#define BCHP_T2_GLB_FRZ_PRE_SLOPE_FRZ_SHIFT                        14

/* T2_GLB :: FRZ :: PP_TFE_FRZ [13:13] */
#define BCHP_T2_GLB_FRZ_PP_TFE_FRZ_MASK                            0x00002000
#define BCHP_T2_GLB_FRZ_PP_TFE_FRZ_SHIFT                           13

/* T2_GLB :: FRZ :: PP_CFE_FRZ [12:12] */
#define BCHP_T2_GLB_FRZ_PP_CFE_FRZ_MASK                            0x00001000
#define BCHP_T2_GLB_FRZ_PP_CFE_FRZ_SHIFT                           12

/* T2_GLB :: FRZ :: PP_CIE_FRZ [11:11] */
#define BCHP_T2_GLB_FRZ_PP_CIE_FRZ_MASK                            0x00000800
#define BCHP_T2_GLB_FRZ_PP_CIE_FRZ_SHIFT                           11

/* T2_GLB :: FRZ :: PP_CPE_FRZ [10:10] */
#define BCHP_T2_GLB_FRZ_PP_CPE_FRZ_MASK                            0x00000400
#define BCHP_T2_GLB_FRZ_PP_CPE_FRZ_SHIFT                           10

/* T2_GLB :: FRZ :: PP_CGE_FRZ [09:09] */
#define BCHP_T2_GLB_FRZ_PP_CGE_FRZ_MASK                            0x00000200
#define BCHP_T2_GLB_FRZ_PP_CGE_FRZ_SHIFT                           9

/* T2_GLB :: FRZ :: NOTCH_DDFS_FRZ [08:08] */
#define BCHP_T2_GLB_FRZ_NOTCH_DDFS_FRZ_MASK                        0x00000100
#define BCHP_T2_GLB_FRZ_NOTCH_DDFS_FRZ_SHIFT                       8

/* T2_GLB :: FRZ :: NOTCH4_FRZ [07:07] */
#define BCHP_T2_GLB_FRZ_NOTCH4_FRZ_MASK                            0x00000080
#define BCHP_T2_GLB_FRZ_NOTCH4_FRZ_SHIFT                           7

/* T2_GLB :: FRZ :: NOTCH3_FRZ [06:06] */
#define BCHP_T2_GLB_FRZ_NOTCH3_FRZ_MASK                            0x00000040
#define BCHP_T2_GLB_FRZ_NOTCH3_FRZ_SHIFT                           6

/* T2_GLB :: FRZ :: NOTCH2_FRZ [05:05] */
#define BCHP_T2_GLB_FRZ_NOTCH2_FRZ_MASK                            0x00000020
#define BCHP_T2_GLB_FRZ_NOTCH2_FRZ_SHIFT                           5

/* T2_GLB :: FRZ :: NOTCH1_FRZ [04:04] */
#define BCHP_T2_GLB_FRZ_NOTCH1_FRZ_MASK                            0x00000010
#define BCHP_T2_GLB_FRZ_NOTCH1_FRZ_SHIFT                           4

/* T2_GLB :: FRZ :: NOTCH0_FRZ [03:03] */
#define BCHP_T2_GLB_FRZ_NOTCH0_FRZ_MASK                            0x00000008
#define BCHP_T2_GLB_FRZ_NOTCH0_FRZ_SHIFT                           3

/* T2_GLB :: FRZ :: TL_FRZ [02:02] */
#define BCHP_T2_GLB_FRZ_TL_FRZ_MASK                                0x00000004
#define BCHP_T2_GLB_FRZ_TL_FRZ_SHIFT                               2

/* T2_GLB :: FRZ :: CL_FRZ [01:01] */
#define BCHP_T2_GLB_FRZ_CL_FRZ_MASK                                0x00000002
#define BCHP_T2_GLB_FRZ_CL_FRZ_SHIFT                               1

/* T2_GLB :: FRZ :: DAGC_FRZ [00:00] */
#define BCHP_T2_GLB_FRZ_DAGC_FRZ_MASK                              0x00000001
#define BCHP_T2_GLB_FRZ_DAGC_FRZ_SHIFT                             0

/***************************************************************************
 *EN - Enable Control
 ***************************************************************************/
/* T2_GLB :: EN :: reserved0 [31:09] */
#define BCHP_T2_GLB_EN_reserved0_MASK                              0xfffffe00
#define BCHP_T2_GLB_EN_reserved0_SHIFT                             9

/* T2_GLB :: EN :: OI_EN [08:08] */
#define BCHP_T2_GLB_EN_OI_EN_MASK                                  0x00000100
#define BCHP_T2_GLB_EN_OI_EN_SHIFT                                 8

/* T2_GLB :: EN :: DFRM_EN [07:07] */
#define BCHP_T2_GLB_EN_DFRM_EN_MASK                                0x00000080
#define BCHP_T2_GLB_EN_DFRM_EN_SHIFT                               7

/* T2_GLB :: EN :: WPO_SEARCH_EN [06:06] */
#define BCHP_T2_GLB_EN_WPO_SEARCH_EN_MASK                          0x00000040
#define BCHP_T2_GLB_EN_WPO_SEARCH_EN_SHIFT                         6

/* T2_GLB :: EN :: WPO_ERR_EN [05:05] */
#define BCHP_T2_GLB_EN_WPO_ERR_EN_MASK                             0x00000020
#define BCHP_T2_GLB_EN_WPO_ERR_EN_SHIFT                            5

/* T2_GLB :: EN :: FTT_EN [04:04] */
#define BCHP_T2_GLB_EN_FTT_EN_MASK                                 0x00000010
#define BCHP_T2_GLB_EN_FTT_EN_SHIFT                                4

/* T2_GLB :: EN :: FFT_EN [03:03] */
#define BCHP_T2_GLB_EN_FFT_EN_MASK                                 0x00000008
#define BCHP_T2_GLB_EN_FFT_EN_SHIFT                                3

/* T2_GLB :: EN :: GI_EN [02:02] */
#define BCHP_T2_GLB_EN_GI_EN_MASK                                  0x00000004
#define BCHP_T2_GLB_EN_GI_EN_SHIFT                                 2

/* T2_GLB :: EN :: P1_EN [01:01] */
#define BCHP_T2_GLB_EN_P1_EN_MASK                                  0x00000002
#define BCHP_T2_GLB_EN_P1_EN_SHIFT                                 1

/* T2_GLB :: EN :: reserved1 [00:00] */
#define BCHP_T2_GLB_EN_reserved1_MASK                              0x00000001
#define BCHP_T2_GLB_EN_reserved1_SHIFT                             0

/***************************************************************************
 *BYP - Bypass Control
 ***************************************************************************/
/* T2_GLB :: BYP :: reserved0 [31:19] */
#define BCHP_T2_GLB_BYP_reserved0_MASK                             0xfff80000
#define BCHP_T2_GLB_BYP_reserved0_SHIFT                            19

/* T2_GLB :: BYP :: TL_NCO_BYP [18:18] */
#define BCHP_T2_GLB_BYP_TL_NCO_BYP_MASK                            0x00040000
#define BCHP_T2_GLB_BYP_TL_NCO_BYP_SHIFT                           18

/* T2_GLB :: BYP :: WPO_SP_AVG_BYP [17:17] */
#define BCHP_T2_GLB_BYP_WPO_SP_AVG_BYP_MASK                        0x00020000
#define BCHP_T2_GLB_BYP_WPO_SP_AVG_BYP_SHIFT                       17

/* T2_GLB :: BYP :: WPO_CP_AVG_BYP [16:16] */
#define BCHP_T2_GLB_BYP_WPO_CP_AVG_BYP_MASK                        0x00010000
#define BCHP_T2_GLB_BYP_WPO_CP_AVG_BYP_SHIFT                       16

/* T2_GLB :: BYP :: FTT_AVG_BYP [15:15] */
#define BCHP_T2_GLB_BYP_FTT_AVG_BYP_MASK                           0x00008000
#define BCHP_T2_GLB_BYP_FTT_AVG_BYP_SHIFT                          15

/* T2_GLB :: BYP :: EXP_NSE_AVG_ALL_BYP [14:14] */
#define BCHP_T2_GLB_BYP_EXP_NSE_AVG_ALL_BYP_MASK                   0x00004000
#define BCHP_T2_GLB_BYP_EXP_NSE_AVG_ALL_BYP_SHIFT                  14

/* T2_GLB :: BYP :: EXP_NSE_AVG_BYP [13:13] */
#define BCHP_T2_GLB_BYP_EXP_NSE_AVG_BYP_MASK                       0x00002000
#define BCHP_T2_GLB_BYP_EXP_NSE_AVG_BYP_SHIFT                      13

/* T2_GLB :: BYP :: EXP_CE_BYP [12:12] */
#define BCHP_T2_GLB_BYP_EXP_CE_BYP_MASK                            0x00001000
#define BCHP_T2_GLB_BYP_EXP_CE_BYP_SHIFT                           12

/* T2_GLB :: BYP :: NE_AVG_BYP [11:11] */
#define BCHP_T2_GLB_BYP_NE_AVG_BYP_MASK                            0x00000800
#define BCHP_T2_GLB_BYP_NE_AVG_BYP_SHIFT                           11

/* T2_GLB :: BYP :: TI_AVG_BYP [10:10] */
#define BCHP_T2_GLB_BYP_TI_AVG_BYP_MASK                            0x00000400
#define BCHP_T2_GLB_BYP_TI_AVG_BYP_SHIFT                           10

/* T2_GLB :: BYP :: reserved1 [09:08] */
#define BCHP_T2_GLB_BYP_reserved1_MASK                             0x00000300
#define BCHP_T2_GLB_BYP_reserved1_SHIFT                            8

/* T2_GLB :: BYP :: POST_SLOPE_BYP [07:07] */
#define BCHP_T2_GLB_BYP_POST_SLOPE_BYP_MASK                        0x00000080
#define BCHP_T2_GLB_BYP_POST_SLOPE_BYP_SHIFT                       7

/* T2_GLB :: BYP :: PRE_SLOPE_BYP [06:06] */
#define BCHP_T2_GLB_BYP_PRE_SLOPE_BYP_MASK                         0x00000040
#define BCHP_T2_GLB_BYP_PRE_SLOPE_BYP_SHIFT                        6

/* T2_GLB :: BYP :: CPE_BYP [05:05] */
#define BCHP_T2_GLB_BYP_CPE_BYP_MASK                               0x00000020
#define BCHP_T2_GLB_BYP_CPE_BYP_SHIFT                              5

/* T2_GLB :: BYP :: CGE_BYP [04:04] */
#define BCHP_T2_GLB_BYP_CGE_BYP_MASK                               0x00000010
#define BCHP_T2_GLB_BYP_CGE_BYP_SHIFT                              4

/* T2_GLB :: BYP :: IMPE_BYP [03:03] */
#define BCHP_T2_GLB_BYP_IMPE_BYP_MASK                              0x00000008
#define BCHP_T2_GLB_BYP_IMPE_BYP_SHIFT                             3

/* T2_GLB :: BYP :: NOTCH_BYP [02:02] */
#define BCHP_T2_GLB_BYP_NOTCH_BYP_MASK                             0x00000004
#define BCHP_T2_GLB_BYP_NOTCH_BYP_SHIFT                            2

/* T2_GLB :: BYP :: DAGC_LA_BYP [01:01] */
#define BCHP_T2_GLB_BYP_DAGC_LA_BYP_MASK                           0x00000002
#define BCHP_T2_GLB_BYP_DAGC_LA_BYP_SHIFT                          1

/* T2_GLB :: BYP :: DAGC_BYP [00:00] */
#define BCHP_T2_GLB_BYP_DAGC_BYP_MASK                              0x00000001
#define BCHP_T2_GLB_BYP_DAGC_BYP_SHIFT                             0

/***************************************************************************
 *TP - Testport Control
 ***************************************************************************/
/* T2_GLB :: TP :: reserved0 [31:06] */
#define BCHP_T2_GLB_TP_reserved0_MASK                              0xffffffc0
#define BCHP_T2_GLB_TP_reserved0_SHIFT                             6

/* T2_GLB :: TP :: OUT_SELECT [05:04] */
#define BCHP_T2_GLB_TP_OUT_SELECT_MASK                             0x00000030
#define BCHP_T2_GLB_TP_OUT_SELECT_SHIFT                            4

/* T2_GLB :: TP :: reserved1 [03:01] */
#define BCHP_T2_GLB_TP_reserved1_MASK                              0x0000000e
#define BCHP_T2_GLB_TP_reserved1_SHIFT                             1

/* T2_GLB :: TP :: OUT_EN [00:00] */
#define BCHP_T2_GLB_TP_OUT_EN_MASK                                 0x00000001
#define BCHP_T2_GLB_TP_OUT_EN_SHIFT                                0

/***************************************************************************
 *TP_FE - FE Testport Control
 ***************************************************************************/
/* T2_GLB :: TP_FE :: reserved0 [31:21] */
#define BCHP_T2_GLB_TP_FE_reserved0_MASK                           0xffe00000
#define BCHP_T2_GLB_TP_FE_reserved0_SHIFT                          21

/* T2_GLB :: TP_FE :: IN_SELECT [20:20] */
#define BCHP_T2_GLB_TP_FE_IN_SELECT_MASK                           0x00100000
#define BCHP_T2_GLB_TP_FE_IN_SELECT_SHIFT                          20

/* T2_GLB :: TP_FE :: reserved1 [19:17] */
#define BCHP_T2_GLB_TP_FE_reserved1_MASK                           0x000e0000
#define BCHP_T2_GLB_TP_FE_reserved1_SHIFT                          17

/* T2_GLB :: TP_FE :: IN_EN [16:16] */
#define BCHP_T2_GLB_TP_FE_IN_EN_MASK                               0x00010000
#define BCHP_T2_GLB_TP_FE_IN_EN_SHIFT                              16

/* T2_GLB :: TP_FE :: reserved2 [15:08] */
#define BCHP_T2_GLB_TP_FE_reserved2_MASK                           0x0000ff00
#define BCHP_T2_GLB_TP_FE_reserved2_SHIFT                          8

/* T2_GLB :: TP_FE :: OUT_SELECT [07:04] */
#define BCHP_T2_GLB_TP_FE_OUT_SELECT_MASK                          0x000000f0
#define BCHP_T2_GLB_TP_FE_OUT_SELECT_SHIFT                         4

/* T2_GLB :: TP_FE :: reserved3 [03:02] */
#define BCHP_T2_GLB_TP_FE_reserved3_MASK                           0x0000000c
#define BCHP_T2_GLB_TP_FE_reserved3_SHIFT                          2

/* T2_GLB :: TP_FE :: OUT_SWAP [01:01] */
#define BCHP_T2_GLB_TP_FE_OUT_SWAP_MASK                            0x00000002
#define BCHP_T2_GLB_TP_FE_OUT_SWAP_SHIFT                           1

/* T2_GLB :: TP_FE :: OUT_EN [00:00] */
#define BCHP_T2_GLB_TP_FE_OUT_EN_MASK                              0x00000001
#define BCHP_T2_GLB_TP_FE_OUT_EN_SHIFT                             0

/***************************************************************************
 *TP_OFDM - OFDM Testport Control
 ***************************************************************************/
/* T2_GLB :: TP_OFDM :: reserved0 [31:21] */
#define BCHP_T2_GLB_TP_OFDM_reserved0_MASK                         0xffe00000
#define BCHP_T2_GLB_TP_OFDM_reserved0_SHIFT                        21

/* T2_GLB :: TP_OFDM :: IN_SELECT [20:20] */
#define BCHP_T2_GLB_TP_OFDM_IN_SELECT_MASK                         0x00100000
#define BCHP_T2_GLB_TP_OFDM_IN_SELECT_SHIFT                        20

/* T2_GLB :: TP_OFDM :: reserved1 [19:17] */
#define BCHP_T2_GLB_TP_OFDM_reserved1_MASK                         0x000e0000
#define BCHP_T2_GLB_TP_OFDM_reserved1_SHIFT                        17

/* T2_GLB :: TP_OFDM :: IN_EN [16:16] */
#define BCHP_T2_GLB_TP_OFDM_IN_EN_MASK                             0x00010000
#define BCHP_T2_GLB_TP_OFDM_IN_EN_SHIFT                            16

/* T2_GLB :: TP_OFDM :: reserved2 [15:08] */
#define BCHP_T2_GLB_TP_OFDM_reserved2_MASK                         0x0000ff00
#define BCHP_T2_GLB_TP_OFDM_reserved2_SHIFT                        8

/* T2_GLB :: TP_OFDM :: OUT_SELECT [07:04] */
#define BCHP_T2_GLB_TP_OFDM_OUT_SELECT_MASK                        0x000000f0
#define BCHP_T2_GLB_TP_OFDM_OUT_SELECT_SHIFT                       4

/* T2_GLB :: TP_OFDM :: reserved3 [03:01] */
#define BCHP_T2_GLB_TP_OFDM_reserved3_MASK                         0x0000000e
#define BCHP_T2_GLB_TP_OFDM_reserved3_SHIFT                        1

/* T2_GLB :: TP_OFDM :: OUT_EN [00:00] */
#define BCHP_T2_GLB_TP_OFDM_OUT_EN_MASK                            0x00000001
#define BCHP_T2_GLB_TP_OFDM_OUT_EN_SHIFT                           0

/***************************************************************************
 *TP_OI - OI Testport Control
 ***************************************************************************/
/* T2_GLB :: TP_OI :: reserved0 [31:21] */
#define BCHP_T2_GLB_TP_OI_reserved0_MASK                           0xffe00000
#define BCHP_T2_GLB_TP_OI_reserved0_SHIFT                          21

/* T2_GLB :: TP_OI :: IN_SELECT [20:20] */
#define BCHP_T2_GLB_TP_OI_IN_SELECT_MASK                           0x00100000
#define BCHP_T2_GLB_TP_OI_IN_SELECT_SHIFT                          20

/* T2_GLB :: TP_OI :: reserved1 [19:17] */
#define BCHP_T2_GLB_TP_OI_reserved1_MASK                           0x000e0000
#define BCHP_T2_GLB_TP_OI_reserved1_SHIFT                          17

/* T2_GLB :: TP_OI :: IN_EN [16:16] */
#define BCHP_T2_GLB_TP_OI_IN_EN_MASK                               0x00010000
#define BCHP_T2_GLB_TP_OI_IN_EN_SHIFT                              16

/* T2_GLB :: TP_OI :: reserved2 [15:08] */
#define BCHP_T2_GLB_TP_OI_reserved2_MASK                           0x0000ff00
#define BCHP_T2_GLB_TP_OI_reserved2_SHIFT                          8

/* T2_GLB :: TP_OI :: OUT_SELECT [07:04] */
#define BCHP_T2_GLB_TP_OI_OUT_SELECT_MASK                          0x000000f0
#define BCHP_T2_GLB_TP_OI_OUT_SELECT_SHIFT                         4

/* T2_GLB :: TP_OI :: reserved3 [03:01] */
#define BCHP_T2_GLB_TP_OI_reserved3_MASK                           0x0000000e
#define BCHP_T2_GLB_TP_OI_reserved3_SHIFT                          1

/* T2_GLB :: TP_OI :: OUT_EN [00:00] */
#define BCHP_T2_GLB_TP_OI_OUT_EN_MASK                              0x00000001
#define BCHP_T2_GLB_TP_OI_OUT_EN_SHIFT                             0

/***************************************************************************
 *TP_TEST_MODE - TP Test Mode register
 ***************************************************************************/
/* T2_GLB :: TP_TEST_MODE :: reserved0 [31:09] */
#define BCHP_T2_GLB_TP_TEST_MODE_reserved0_MASK                    0xfffffe00
#define BCHP_T2_GLB_TP_TEST_MODE_reserved0_SHIFT                   9

/* T2_GLB :: TP_TEST_MODE :: ENABLE [08:08] */
#define BCHP_T2_GLB_TP_TEST_MODE_ENABLE_MASK                       0x00000100
#define BCHP_T2_GLB_TP_TEST_MODE_ENABLE_SHIFT                      8

/* T2_GLB :: TP_TEST_MODE :: MODE [07:00] */
#define BCHP_T2_GLB_TP_TEST_MODE_MODE_MASK                         0x000000ff
#define BCHP_T2_GLB_TP_TEST_MODE_MODE_SHIFT                        0

/***************************************************************************
 *TP_TEST_MISC0 - TP Test MISC0 register
 ***************************************************************************/
/* T2_GLB :: TP_TEST_MISC0 :: DATA [31:00] */
#define BCHP_T2_GLB_TP_TEST_MISC0_DATA_MASK                        0xffffffff
#define BCHP_T2_GLB_TP_TEST_MISC0_DATA_SHIFT                       0

/***************************************************************************
 *TP_TEST_MISC1 - TP Test MISC1 register
 ***************************************************************************/
/* T2_GLB :: TP_TEST_MISC1 :: DATA [31:00] */
#define BCHP_T2_GLB_TP_TEST_MISC1_DATA_MASK                        0xffffffff
#define BCHP_T2_GLB_TP_TEST_MISC1_DATA_SHIFT                       0

/***************************************************************************
 *TP_TEST_MISC2 - TP Test MISC2 register
 ***************************************************************************/
/* T2_GLB :: TP_TEST_MISC2 :: DATA [31:00] */
#define BCHP_T2_GLB_TP_TEST_MISC2_DATA_MASK                        0xffffffff
#define BCHP_T2_GLB_TP_TEST_MISC2_DATA_SHIFT                       0

/***************************************************************************
 *FSCNT0 - Sample Rate Counter 0
 ***************************************************************************/
/* T2_GLB :: FSCNT0 :: COUNT [31:00] */
#define BCHP_T2_GLB_FSCNT0_COUNT_MASK                              0xffffffff
#define BCHP_T2_GLB_FSCNT0_COUNT_SHIFT                             0

/***************************************************************************
 *FSCNT1 - Sample Rate Counter 1
 ***************************************************************************/
/* T2_GLB :: FSCNT1 :: COUNT [31:00] */
#define BCHP_T2_GLB_FSCNT1_COUNT_MASK                              0xffffffff
#define BCHP_T2_GLB_FSCNT1_COUNT_SHIFT                             0

/***************************************************************************
 *FBCNT0 - Bin Rate Counter 0
 ***************************************************************************/
/* T2_GLB :: FBCNT0 :: COUNT [31:00] */
#define BCHP_T2_GLB_FBCNT0_COUNT_MASK                              0xffffffff
#define BCHP_T2_GLB_FBCNT0_COUNT_SHIFT                             0

/***************************************************************************
 *FBCNT1 - Bin Rate Counter 1
 ***************************************************************************/
/* T2_GLB :: FBCNT1 :: COUNT [31:00] */
#define BCHP_T2_GLB_FBCNT1_COUNT_MASK                              0xffffffff
#define BCHP_T2_GLB_FBCNT1_COUNT_SHIFT                             0

/***************************************************************************
 *STATUS0 - Real-Time Status
 ***************************************************************************/
/* T2_GLB :: STATUS0 :: reserved0 [31:29] */
#define BCHP_T2_GLB_STATUS0_reserved0_MASK                         0xe0000000
#define BCHP_T2_GLB_STATUS0_reserved0_SHIFT                        29

/* T2_GLB :: STATUS0 :: OI_INTR3 [28:28] */
#define BCHP_T2_GLB_STATUS0_OI_INTR3_MASK                          0x10000000
#define BCHP_T2_GLB_STATUS0_OI_INTR3_SHIFT                         28

/* T2_GLB :: STATUS0 :: OI_INTR2 [27:27] */
#define BCHP_T2_GLB_STATUS0_OI_INTR2_MASK                          0x08000000
#define BCHP_T2_GLB_STATUS0_OI_INTR2_SHIFT                         27

/* T2_GLB :: STATUS0 :: OI_INTR1 [26:26] */
#define BCHP_T2_GLB_STATUS0_OI_INTR1_MASK                          0x04000000
#define BCHP_T2_GLB_STATUS0_OI_INTR1_SHIFT                         26

/* T2_GLB :: STATUS0 :: P1_DEC_FEF [25:25] */
#define BCHP_T2_GLB_STATUS0_P1_DEC_FEF_MASK                        0x02000000
#define BCHP_T2_GLB_STATUS0_P1_DEC_FEF_SHIFT                       25

/* T2_GLB :: STATUS0 :: OFDM_FRAME_END [24:24] */
#define BCHP_T2_GLB_STATUS0_OFDM_FRAME_END_MASK                    0x01000000
#define BCHP_T2_GLB_STATUS0_OFDM_FRAME_END_SHIFT                   24

/* T2_GLB :: STATUS0 :: INBAND1_DEC_DONE [23:23] */
#define BCHP_T2_GLB_STATUS0_INBAND1_DEC_DONE_MASK                  0x00800000
#define BCHP_T2_GLB_STATUS0_INBAND1_DEC_DONE_SHIFT                 23

/* T2_GLB :: STATUS0 :: INBAND0_DEC_DONE [22:22] */
#define BCHP_T2_GLB_STATUS0_INBAND0_DEC_DONE_MASK                  0x00400000
#define BCHP_T2_GLB_STATUS0_INBAND0_DEC_DONE_SHIFT                 22

/* T2_GLB :: STATUS0 :: L1_POST_DEC_DONE [21:21] */
#define BCHP_T2_GLB_STATUS0_L1_POST_DEC_DONE_MASK                  0x00200000
#define BCHP_T2_GLB_STATUS0_L1_POST_DEC_DONE_SHIFT                 21

/* T2_GLB :: STATUS0 :: L1_PRE_DEC_DONE [20:20] */
#define BCHP_T2_GLB_STATUS0_L1_PRE_DEC_DONE_MASK                   0x00100000
#define BCHP_T2_GLB_STATUS0_L1_PRE_DEC_DONE_SHIFT                  20

/* T2_GLB :: STATUS0 :: FDI_MEM_OFLOW [19:19] */
#define BCHP_T2_GLB_STATUS0_FDI_MEM_OFLOW_MASK                     0x00080000
#define BCHP_T2_GLB_STATUS0_FDI_MEM_OFLOW_SHIFT                    19

/* T2_GLB :: STATUS0 :: WPO_SEARCH_DONE [18:18] */
#define BCHP_T2_GLB_STATUS0_WPO_SEARCH_DONE_MASK                   0x00040000
#define BCHP_T2_GLB_STATUS0_WPO_SEARCH_DONE_SHIFT                  18

/* T2_GLB :: STATUS0 :: WPO_SEARCH_START [17:17] */
#define BCHP_T2_GLB_STATUS0_WPO_SEARCH_START_MASK                  0x00020000
#define BCHP_T2_GLB_STATUS0_WPO_SEARCH_START_SHIFT                 17

/* T2_GLB :: STATUS0 :: FFT_SLIP_VALID [16:16] */
#define BCHP_T2_GLB_STATUS0_FFT_SLIP_VALID_MASK                    0x00010000
#define BCHP_T2_GLB_STATUS0_FFT_SLIP_VALID_SHIFT                   16

/* T2_GLB :: STATUS0 :: TI_EST_VALID [15:15] */
#define BCHP_T2_GLB_STATUS0_TI_EST_VALID_MASK                      0x00008000
#define BCHP_T2_GLB_STATUS0_TI_EST_VALID_SHIFT                     15

/* T2_GLB :: STATUS0 :: PP_TRK_DONE [14:14] */
#define BCHP_T2_GLB_STATUS0_PP_TRK_DONE_MASK                       0x00004000
#define BCHP_T2_GLB_STATUS0_PP_TRK_DONE_SHIFT                      14

/* T2_GLB :: STATUS0 :: PP_ACQ_DONE [13:13] */
#define BCHP_T2_GLB_STATUS0_PP_ACQ_DONE_MASK                       0x00002000
#define BCHP_T2_GLB_STATUS0_PP_ACQ_DONE_SHIFT                      13

/* T2_GLB :: STATUS0 :: PP_ACQ_SYM_DONE [12:12] */
#define BCHP_T2_GLB_STATUS0_PP_ACQ_SYM_DONE_MASK                   0x00001000
#define BCHP_T2_GLB_STATUS0_PP_ACQ_SYM_DONE_SHIFT                  12

/* T2_GLB :: STATUS0 :: GI_TRIGGER_DONE [11:11] */
#define BCHP_T2_GLB_STATUS0_GI_TRIGGER_DONE_MASK                   0x00000800
#define BCHP_T2_GLB_STATUS0_GI_TRIGGER_DONE_SHIFT                  11

/* T2_GLB :: STATUS0 :: GI_SEARCH_DONE [10:10] */
#define BCHP_T2_GLB_STATUS0_GI_SEARCH_DONE_MASK                    0x00000400
#define BCHP_T2_GLB_STATUS0_GI_SEARCH_DONE_SHIFT                   10

/* T2_GLB :: STATUS0 :: P1_DEC_DONE [09:09] */
#define BCHP_T2_GLB_STATUS0_P1_DEC_DONE_MASK                       0x00000200
#define BCHP_T2_GLB_STATUS0_P1_DEC_DONE_SHIFT                      9

/* T2_GLB :: STATUS0 :: P1_DEC_ERR [08:08] */
#define BCHP_T2_GLB_STATUS0_P1_DEC_ERR_MASK                        0x00000100
#define BCHP_T2_GLB_STATUS0_P1_DEC_ERR_SHIFT                       8

/* T2_GLB :: STATUS0 :: P1_VAL_VALID [07:07] */
#define BCHP_T2_GLB_STATUS0_P1_VAL_VALID_MASK                      0x00000080
#define BCHP_T2_GLB_STATUS0_P1_VAL_VALID_SHIFT                     7

/* T2_GLB :: STATUS0 :: P1_VAL_ERR [06:06] */
#define BCHP_T2_GLB_STATUS0_P1_VAL_ERR_MASK                        0x00000040
#define BCHP_T2_GLB_STATUS0_P1_VAL_ERR_SHIFT                       6

/* T2_GLB :: STATUS0 :: P1_DET_VALID [05:05] */
#define BCHP_T2_GLB_STATUS0_P1_DET_VALID_MASK                      0x00000020
#define BCHP_T2_GLB_STATUS0_P1_DET_VALID_SHIFT                     5

/* T2_GLB :: STATUS0 :: P1_DET_ERR [04:04] */
#define BCHP_T2_GLB_STATUS0_P1_DET_ERR_MASK                        0x00000010
#define BCHP_T2_GLB_STATUS0_P1_DET_ERR_SHIFT                       4

/* T2_GLB :: STATUS0 :: FBCNT1_ZERO [03:03] */
#define BCHP_T2_GLB_STATUS0_FBCNT1_ZERO_MASK                       0x00000008
#define BCHP_T2_GLB_STATUS0_FBCNT1_ZERO_SHIFT                      3

/* T2_GLB :: STATUS0 :: FBCNT0_ZERO [02:02] */
#define BCHP_T2_GLB_STATUS0_FBCNT0_ZERO_MASK                       0x00000004
#define BCHP_T2_GLB_STATUS0_FBCNT0_ZERO_SHIFT                      2

/* T2_GLB :: STATUS0 :: FSCNT1_ZERO [01:01] */
#define BCHP_T2_GLB_STATUS0_FSCNT1_ZERO_MASK                       0x00000002
#define BCHP_T2_GLB_STATUS0_FSCNT1_ZERO_SHIFT                      1

/* T2_GLB :: STATUS0 :: FSCNT0_ZERO [00:00] */
#define BCHP_T2_GLB_STATUS0_FSCNT0_ZERO_MASK                       0x00000001
#define BCHP_T2_GLB_STATUS0_FSCNT0_ZERO_SHIFT                      0

/***************************************************************************
 *INTR_STATUS0 - Interrupt Status
 ***************************************************************************/
/* T2_GLB :: INTR_STATUS0 :: reserved0 [31:29] */
#define BCHP_T2_GLB_INTR_STATUS0_reserved0_MASK                    0xe0000000
#define BCHP_T2_GLB_INTR_STATUS0_reserved0_SHIFT                   29

/* T2_GLB :: INTR_STATUS0 :: OI_INTR3 [28:28] */
#define BCHP_T2_GLB_INTR_STATUS0_OI_INTR3_MASK                     0x10000000
#define BCHP_T2_GLB_INTR_STATUS0_OI_INTR3_SHIFT                    28

/* T2_GLB :: INTR_STATUS0 :: OI_INTR2 [27:27] */
#define BCHP_T2_GLB_INTR_STATUS0_OI_INTR2_MASK                     0x08000000
#define BCHP_T2_GLB_INTR_STATUS0_OI_INTR2_SHIFT                    27

/* T2_GLB :: INTR_STATUS0 :: OI_INTR1 [26:26] */
#define BCHP_T2_GLB_INTR_STATUS0_OI_INTR1_MASK                     0x04000000
#define BCHP_T2_GLB_INTR_STATUS0_OI_INTR1_SHIFT                    26

/* T2_GLB :: INTR_STATUS0 :: P1_DEC_FEF [25:25] */
#define BCHP_T2_GLB_INTR_STATUS0_P1_DEC_FEF_MASK                   0x02000000
#define BCHP_T2_GLB_INTR_STATUS0_P1_DEC_FEF_SHIFT                  25

/* T2_GLB :: INTR_STATUS0 :: OFDM_FRAME_END [24:24] */
#define BCHP_T2_GLB_INTR_STATUS0_OFDM_FRAME_END_MASK               0x01000000
#define BCHP_T2_GLB_INTR_STATUS0_OFDM_FRAME_END_SHIFT              24

/* T2_GLB :: INTR_STATUS0 :: INBAND1_DEC_DONE [23:23] */
#define BCHP_T2_GLB_INTR_STATUS0_INBAND1_DEC_DONE_MASK             0x00800000
#define BCHP_T2_GLB_INTR_STATUS0_INBAND1_DEC_DONE_SHIFT            23

/* T2_GLB :: INTR_STATUS0 :: INBAND0_DEC_DONE [22:22] */
#define BCHP_T2_GLB_INTR_STATUS0_INBAND0_DEC_DONE_MASK             0x00400000
#define BCHP_T2_GLB_INTR_STATUS0_INBAND0_DEC_DONE_SHIFT            22

/* T2_GLB :: INTR_STATUS0 :: L1_POST_DEC_DONE [21:21] */
#define BCHP_T2_GLB_INTR_STATUS0_L1_POST_DEC_DONE_MASK             0x00200000
#define BCHP_T2_GLB_INTR_STATUS0_L1_POST_DEC_DONE_SHIFT            21

/* T2_GLB :: INTR_STATUS0 :: L1_PRE_DEC_DONE [20:20] */
#define BCHP_T2_GLB_INTR_STATUS0_L1_PRE_DEC_DONE_MASK              0x00100000
#define BCHP_T2_GLB_INTR_STATUS0_L1_PRE_DEC_DONE_SHIFT             20

/* T2_GLB :: INTR_STATUS0 :: FDI_MEM_OFLOW [19:19] */
#define BCHP_T2_GLB_INTR_STATUS0_FDI_MEM_OFLOW_MASK                0x00080000
#define BCHP_T2_GLB_INTR_STATUS0_FDI_MEM_OFLOW_SHIFT               19

/* T2_GLB :: INTR_STATUS0 :: WPO_SEARCH_DONE [18:18] */
#define BCHP_T2_GLB_INTR_STATUS0_WPO_SEARCH_DONE_MASK              0x00040000
#define BCHP_T2_GLB_INTR_STATUS0_WPO_SEARCH_DONE_SHIFT             18

/* T2_GLB :: INTR_STATUS0 :: WPO_SEARCH_START [17:17] */
#define BCHP_T2_GLB_INTR_STATUS0_WPO_SEARCH_START_MASK             0x00020000
#define BCHP_T2_GLB_INTR_STATUS0_WPO_SEARCH_START_SHIFT            17

/* T2_GLB :: INTR_STATUS0 :: FFT_SLIP_VALID [16:16] */
#define BCHP_T2_GLB_INTR_STATUS0_FFT_SLIP_VALID_MASK               0x00010000
#define BCHP_T2_GLB_INTR_STATUS0_FFT_SLIP_VALID_SHIFT              16

/* T2_GLB :: INTR_STATUS0 :: TI_EST_VALID [15:15] */
#define BCHP_T2_GLB_INTR_STATUS0_TI_EST_VALID_MASK                 0x00008000
#define BCHP_T2_GLB_INTR_STATUS0_TI_EST_VALID_SHIFT                15

/* T2_GLB :: INTR_STATUS0 :: PP_TRK_DONE [14:14] */
#define BCHP_T2_GLB_INTR_STATUS0_PP_TRK_DONE_MASK                  0x00004000
#define BCHP_T2_GLB_INTR_STATUS0_PP_TRK_DONE_SHIFT                 14

/* T2_GLB :: INTR_STATUS0 :: PP_ACQ_DONE [13:13] */
#define BCHP_T2_GLB_INTR_STATUS0_PP_ACQ_DONE_MASK                  0x00002000
#define BCHP_T2_GLB_INTR_STATUS0_PP_ACQ_DONE_SHIFT                 13

/* T2_GLB :: INTR_STATUS0 :: PP_ACQ_SYM_DONE [12:12] */
#define BCHP_T2_GLB_INTR_STATUS0_PP_ACQ_SYM_DONE_MASK              0x00001000
#define BCHP_T2_GLB_INTR_STATUS0_PP_ACQ_SYM_DONE_SHIFT             12

/* T2_GLB :: INTR_STATUS0 :: GI_TRIGGER_DONE [11:11] */
#define BCHP_T2_GLB_INTR_STATUS0_GI_TRIGGER_DONE_MASK              0x00000800
#define BCHP_T2_GLB_INTR_STATUS0_GI_TRIGGER_DONE_SHIFT             11

/* T2_GLB :: INTR_STATUS0 :: GI_SEARCH_DONE [10:10] */
#define BCHP_T2_GLB_INTR_STATUS0_GI_SEARCH_DONE_MASK               0x00000400
#define BCHP_T2_GLB_INTR_STATUS0_GI_SEARCH_DONE_SHIFT              10

/* T2_GLB :: INTR_STATUS0 :: P1_DEC_VALID [09:09] */
#define BCHP_T2_GLB_INTR_STATUS0_P1_DEC_VALID_MASK                 0x00000200
#define BCHP_T2_GLB_INTR_STATUS0_P1_DEC_VALID_SHIFT                9

/* T2_GLB :: INTR_STATUS0 :: P1_DEC_ERR [08:08] */
#define BCHP_T2_GLB_INTR_STATUS0_P1_DEC_ERR_MASK                   0x00000100
#define BCHP_T2_GLB_INTR_STATUS0_P1_DEC_ERR_SHIFT                  8

/* T2_GLB :: INTR_STATUS0 :: P1_VAL_VALID [07:07] */
#define BCHP_T2_GLB_INTR_STATUS0_P1_VAL_VALID_MASK                 0x00000080
#define BCHP_T2_GLB_INTR_STATUS0_P1_VAL_VALID_SHIFT                7

/* T2_GLB :: INTR_STATUS0 :: P1_VAL_ERR [06:06] */
#define BCHP_T2_GLB_INTR_STATUS0_P1_VAL_ERR_MASK                   0x00000040
#define BCHP_T2_GLB_INTR_STATUS0_P1_VAL_ERR_SHIFT                  6

/* T2_GLB :: INTR_STATUS0 :: P1_DET_VALID [05:05] */
#define BCHP_T2_GLB_INTR_STATUS0_P1_DET_VALID_MASK                 0x00000020
#define BCHP_T2_GLB_INTR_STATUS0_P1_DET_VALID_SHIFT                5

/* T2_GLB :: INTR_STATUS0 :: P1_DET_ERR [04:04] */
#define BCHP_T2_GLB_INTR_STATUS0_P1_DET_ERR_MASK                   0x00000010
#define BCHP_T2_GLB_INTR_STATUS0_P1_DET_ERR_SHIFT                  4

/* T2_GLB :: INTR_STATUS0 :: FBCNT1_ZERO [03:03] */
#define BCHP_T2_GLB_INTR_STATUS0_FBCNT1_ZERO_MASK                  0x00000008
#define BCHP_T2_GLB_INTR_STATUS0_FBCNT1_ZERO_SHIFT                 3

/* T2_GLB :: INTR_STATUS0 :: FBCNT0_ZERO [02:02] */
#define BCHP_T2_GLB_INTR_STATUS0_FBCNT0_ZERO_MASK                  0x00000004
#define BCHP_T2_GLB_INTR_STATUS0_FBCNT0_ZERO_SHIFT                 2

/* T2_GLB :: INTR_STATUS0 :: FSCNT1_ZERO [01:01] */
#define BCHP_T2_GLB_INTR_STATUS0_FSCNT1_ZERO_MASK                  0x00000002
#define BCHP_T2_GLB_INTR_STATUS0_FSCNT1_ZERO_SHIFT                 1

/* T2_GLB :: INTR_STATUS0 :: FSCNT0_ZERO [00:00] */
#define BCHP_T2_GLB_INTR_STATUS0_FSCNT0_ZERO_MASK                  0x00000001
#define BCHP_T2_GLB_INTR_STATUS0_FSCNT0_ZERO_SHIFT                 0

/***************************************************************************
 *INTR_STATUS0_CLR - Interrupt Status Clear
 ***************************************************************************/
/* T2_GLB :: INTR_STATUS0_CLR :: reserved0 [31:29] */
#define BCHP_T2_GLB_INTR_STATUS0_CLR_reserved0_MASK                0xe0000000
#define BCHP_T2_GLB_INTR_STATUS0_CLR_reserved0_SHIFT               29

/* T2_GLB :: INTR_STATUS0_CLR :: OI_INTR3 [28:28] */
#define BCHP_T2_GLB_INTR_STATUS0_CLR_OI_INTR3_MASK                 0x10000000
#define BCHP_T2_GLB_INTR_STATUS0_CLR_OI_INTR3_SHIFT                28

/* T2_GLB :: INTR_STATUS0_CLR :: OI_INTR2 [27:27] */
#define BCHP_T2_GLB_INTR_STATUS0_CLR_OI_INTR2_MASK                 0x08000000
#define BCHP_T2_GLB_INTR_STATUS0_CLR_OI_INTR2_SHIFT                27

/* T2_GLB :: INTR_STATUS0_CLR :: OI_INTR1 [26:26] */
#define BCHP_T2_GLB_INTR_STATUS0_CLR_OI_INTR1_MASK                 0x04000000
#define BCHP_T2_GLB_INTR_STATUS0_CLR_OI_INTR1_SHIFT                26

/* T2_GLB :: INTR_STATUS0_CLR :: P1_DEC_FEF [25:25] */
#define BCHP_T2_GLB_INTR_STATUS0_CLR_P1_DEC_FEF_MASK               0x02000000
#define BCHP_T2_GLB_INTR_STATUS0_CLR_P1_DEC_FEF_SHIFT              25

/* T2_GLB :: INTR_STATUS0_CLR :: OFDM_FRAME_END [24:24] */
#define BCHP_T2_GLB_INTR_STATUS0_CLR_OFDM_FRAME_END_MASK           0x01000000
#define BCHP_T2_GLB_INTR_STATUS0_CLR_OFDM_FRAME_END_SHIFT          24

/* T2_GLB :: INTR_STATUS0_CLR :: INBAND1_DEC_DONE [23:23] */
#define BCHP_T2_GLB_INTR_STATUS0_CLR_INBAND1_DEC_DONE_MASK         0x00800000
#define BCHP_T2_GLB_INTR_STATUS0_CLR_INBAND1_DEC_DONE_SHIFT        23

/* T2_GLB :: INTR_STATUS0_CLR :: INBAND0_DEC_DONE [22:22] */
#define BCHP_T2_GLB_INTR_STATUS0_CLR_INBAND0_DEC_DONE_MASK         0x00400000
#define BCHP_T2_GLB_INTR_STATUS0_CLR_INBAND0_DEC_DONE_SHIFT        22

/* T2_GLB :: INTR_STATUS0_CLR :: L1_POST_DEC_DONE [21:21] */
#define BCHP_T2_GLB_INTR_STATUS0_CLR_L1_POST_DEC_DONE_MASK         0x00200000
#define BCHP_T2_GLB_INTR_STATUS0_CLR_L1_POST_DEC_DONE_SHIFT        21

/* T2_GLB :: INTR_STATUS0_CLR :: L1_PRE_DEC_DONE [20:20] */
#define BCHP_T2_GLB_INTR_STATUS0_CLR_L1_PRE_DEC_DONE_MASK          0x00100000
#define BCHP_T2_GLB_INTR_STATUS0_CLR_L1_PRE_DEC_DONE_SHIFT         20

/* T2_GLB :: INTR_STATUS0_CLR :: FDI_MEM_OFLOW [19:19] */
#define BCHP_T2_GLB_INTR_STATUS0_CLR_FDI_MEM_OFLOW_MASK            0x00080000
#define BCHP_T2_GLB_INTR_STATUS0_CLR_FDI_MEM_OFLOW_SHIFT           19

/* T2_GLB :: INTR_STATUS0_CLR :: WPO_SEARCH_DONE [18:18] */
#define BCHP_T2_GLB_INTR_STATUS0_CLR_WPO_SEARCH_DONE_MASK          0x00040000
#define BCHP_T2_GLB_INTR_STATUS0_CLR_WPO_SEARCH_DONE_SHIFT         18

/* T2_GLB :: INTR_STATUS0_CLR :: WPO_SEARCH_START [17:17] */
#define BCHP_T2_GLB_INTR_STATUS0_CLR_WPO_SEARCH_START_MASK         0x00020000
#define BCHP_T2_GLB_INTR_STATUS0_CLR_WPO_SEARCH_START_SHIFT        17

/* T2_GLB :: INTR_STATUS0_CLR :: FFT_SLIP_VALID [16:16] */
#define BCHP_T2_GLB_INTR_STATUS0_CLR_FFT_SLIP_VALID_MASK           0x00010000
#define BCHP_T2_GLB_INTR_STATUS0_CLR_FFT_SLIP_VALID_SHIFT          16

/* T2_GLB :: INTR_STATUS0_CLR :: TI_EST_VALID [15:15] */
#define BCHP_T2_GLB_INTR_STATUS0_CLR_TI_EST_VALID_MASK             0x00008000
#define BCHP_T2_GLB_INTR_STATUS0_CLR_TI_EST_VALID_SHIFT            15

/* T2_GLB :: INTR_STATUS0_CLR :: PP_TRK_DONE [14:14] */
#define BCHP_T2_GLB_INTR_STATUS0_CLR_PP_TRK_DONE_MASK              0x00004000
#define BCHP_T2_GLB_INTR_STATUS0_CLR_PP_TRK_DONE_SHIFT             14

/* T2_GLB :: INTR_STATUS0_CLR :: PP_ACQ_DONE [13:13] */
#define BCHP_T2_GLB_INTR_STATUS0_CLR_PP_ACQ_DONE_MASK              0x00002000
#define BCHP_T2_GLB_INTR_STATUS0_CLR_PP_ACQ_DONE_SHIFT             13

/* T2_GLB :: INTR_STATUS0_CLR :: PP_ACQ_SYM_DONE [12:12] */
#define BCHP_T2_GLB_INTR_STATUS0_CLR_PP_ACQ_SYM_DONE_MASK          0x00001000
#define BCHP_T2_GLB_INTR_STATUS0_CLR_PP_ACQ_SYM_DONE_SHIFT         12

/* T2_GLB :: INTR_STATUS0_CLR :: GI_TRIGGER_DONE [11:11] */
#define BCHP_T2_GLB_INTR_STATUS0_CLR_GI_TRIGGER_DONE_MASK          0x00000800
#define BCHP_T2_GLB_INTR_STATUS0_CLR_GI_TRIGGER_DONE_SHIFT         11

/* T2_GLB :: INTR_STATUS0_CLR :: GI_SEARCH_DONE [10:10] */
#define BCHP_T2_GLB_INTR_STATUS0_CLR_GI_SEARCH_DONE_MASK           0x00000400
#define BCHP_T2_GLB_INTR_STATUS0_CLR_GI_SEARCH_DONE_SHIFT          10

/* T2_GLB :: INTR_STATUS0_CLR :: P1_DEC_VALID [09:09] */
#define BCHP_T2_GLB_INTR_STATUS0_CLR_P1_DEC_VALID_MASK             0x00000200
#define BCHP_T2_GLB_INTR_STATUS0_CLR_P1_DEC_VALID_SHIFT            9

/* T2_GLB :: INTR_STATUS0_CLR :: P1_DEC_ERR [08:08] */
#define BCHP_T2_GLB_INTR_STATUS0_CLR_P1_DEC_ERR_MASK               0x00000100
#define BCHP_T2_GLB_INTR_STATUS0_CLR_P1_DEC_ERR_SHIFT              8

/* T2_GLB :: INTR_STATUS0_CLR :: P1_VAL_VALID [07:07] */
#define BCHP_T2_GLB_INTR_STATUS0_CLR_P1_VAL_VALID_MASK             0x00000080
#define BCHP_T2_GLB_INTR_STATUS0_CLR_P1_VAL_VALID_SHIFT            7

/* T2_GLB :: INTR_STATUS0_CLR :: P1_VAL_ERR [06:06] */
#define BCHP_T2_GLB_INTR_STATUS0_CLR_P1_VAL_ERR_MASK               0x00000040
#define BCHP_T2_GLB_INTR_STATUS0_CLR_P1_VAL_ERR_SHIFT              6

/* T2_GLB :: INTR_STATUS0_CLR :: P1_DET_VALID [05:05] */
#define BCHP_T2_GLB_INTR_STATUS0_CLR_P1_DET_VALID_MASK             0x00000020
#define BCHP_T2_GLB_INTR_STATUS0_CLR_P1_DET_VALID_SHIFT            5

/* T2_GLB :: INTR_STATUS0_CLR :: P1_DET_ERR [04:04] */
#define BCHP_T2_GLB_INTR_STATUS0_CLR_P1_DET_ERR_MASK               0x00000010
#define BCHP_T2_GLB_INTR_STATUS0_CLR_P1_DET_ERR_SHIFT              4

/* T2_GLB :: INTR_STATUS0_CLR :: FBCNT1_ZERO [03:03] */
#define BCHP_T2_GLB_INTR_STATUS0_CLR_FBCNT1_ZERO_MASK              0x00000008
#define BCHP_T2_GLB_INTR_STATUS0_CLR_FBCNT1_ZERO_SHIFT             3

/* T2_GLB :: INTR_STATUS0_CLR :: FBCNT0_ZERO [02:02] */
#define BCHP_T2_GLB_INTR_STATUS0_CLR_FBCNT0_ZERO_MASK              0x00000004
#define BCHP_T2_GLB_INTR_STATUS0_CLR_FBCNT0_ZERO_SHIFT             2

/* T2_GLB :: INTR_STATUS0_CLR :: FSCNT1_ZERO [01:01] */
#define BCHP_T2_GLB_INTR_STATUS0_CLR_FSCNT1_ZERO_MASK              0x00000002
#define BCHP_T2_GLB_INTR_STATUS0_CLR_FSCNT1_ZERO_SHIFT             1

/* T2_GLB :: INTR_STATUS0_CLR :: FSCNT0_ZERO [00:00] */
#define BCHP_T2_GLB_INTR_STATUS0_CLR_FSCNT0_ZERO_MASK              0x00000001
#define BCHP_T2_GLB_INTR_STATUS0_CLR_FSCNT0_ZERO_SHIFT             0

/***************************************************************************
 *STATUS1 - Real-Time Status
 ***************************************************************************/
/* T2_GLB :: STATUS1 :: reserved0 [31:09] */
#define BCHP_T2_GLB_STATUS1_reserved0_MASK                         0xfffffe00
#define BCHP_T2_GLB_STATUS1_reserved0_SHIFT                        9

/* T2_GLB :: STATUS1 :: FTT_CLIP [08:08] */
#define BCHP_T2_GLB_STATUS1_FTT_CLIP_MASK                          0x00000100
#define BCHP_T2_GLB_STATUS1_FTT_CLIP_SHIFT                         8

/* T2_GLB :: STATUS1 :: FTT_SLIP_TOTAL_OF [07:07] */
#define BCHP_T2_GLB_STATUS1_FTT_SLIP_TOTAL_OF_MASK                 0x00000080
#define BCHP_T2_GLB_STATUS1_FTT_SLIP_TOTAL_OF_SHIFT                7

/* T2_GLB :: STATUS1 :: FDI_FIFO_UF [06:06] */
#define BCHP_T2_GLB_STATUS1_FDI_FIFO_UF_MASK                       0x00000040
#define BCHP_T2_GLB_STATUS1_FDI_FIFO_UF_SHIFT                      6

/* T2_GLB :: STATUS1 :: FDI_FIFO_OF [05:05] */
#define BCHP_T2_GLB_STATUS1_FDI_FIFO_OF_MASK                       0x00000020
#define BCHP_T2_GLB_STATUS1_FDI_FIFO_OF_SHIFT                      5

/* T2_GLB :: STATUS1 :: ALIGN_FIFO_UF [04:04] */
#define BCHP_T2_GLB_STATUS1_ALIGN_FIFO_UF_MASK                     0x00000010
#define BCHP_T2_GLB_STATUS1_ALIGN_FIFO_UF_SHIFT                    4

/* T2_GLB :: STATUS1 :: ALIGN_FIFO_OF [03:03] */
#define BCHP_T2_GLB_STATUS1_ALIGN_FIFO_OF_MASK                     0x00000008
#define BCHP_T2_GLB_STATUS1_ALIGN_FIFO_OF_SHIFT                    3

/* T2_GLB :: STATUS1 :: FE_IMPE_CNT_OF [02:02] */
#define BCHP_T2_GLB_STATUS1_FE_IMPE_CNT_OF_MASK                    0x00000004
#define BCHP_T2_GLB_STATUS1_FE_IMPE_CNT_OF_SHIFT                   2

/* T2_GLB :: STATUS1 :: FE_FIFO_UF [01:01] */
#define BCHP_T2_GLB_STATUS1_FE_FIFO_UF_MASK                        0x00000002
#define BCHP_T2_GLB_STATUS1_FE_FIFO_UF_SHIFT                       1

/* T2_GLB :: STATUS1 :: FE_FIFO_OF [00:00] */
#define BCHP_T2_GLB_STATUS1_FE_FIFO_OF_MASK                        0x00000001
#define BCHP_T2_GLB_STATUS1_FE_FIFO_OF_SHIFT                       0

/***************************************************************************
 *INTR_STATUS1 - Interrupt Status
 ***************************************************************************/
/* T2_GLB :: INTR_STATUS1 :: reserved0 [31:09] */
#define BCHP_T2_GLB_INTR_STATUS1_reserved0_MASK                    0xfffffe00
#define BCHP_T2_GLB_INTR_STATUS1_reserved0_SHIFT                   9

/* T2_GLB :: INTR_STATUS1 :: FTT_CLIP [08:08] */
#define BCHP_T2_GLB_INTR_STATUS1_FTT_CLIP_MASK                     0x00000100
#define BCHP_T2_GLB_INTR_STATUS1_FTT_CLIP_SHIFT                    8

/* T2_GLB :: INTR_STATUS1 :: FTT_SLIP_TOTAL_OF [07:07] */
#define BCHP_T2_GLB_INTR_STATUS1_FTT_SLIP_TOTAL_OF_MASK            0x00000080
#define BCHP_T2_GLB_INTR_STATUS1_FTT_SLIP_TOTAL_OF_SHIFT           7

/* T2_GLB :: INTR_STATUS1 :: FDI_FIFO_UF [06:06] */
#define BCHP_T2_GLB_INTR_STATUS1_FDI_FIFO_UF_MASK                  0x00000040
#define BCHP_T2_GLB_INTR_STATUS1_FDI_FIFO_UF_SHIFT                 6

/* T2_GLB :: INTR_STATUS1 :: FDI_FIFO_OF [05:05] */
#define BCHP_T2_GLB_INTR_STATUS1_FDI_FIFO_OF_MASK                  0x00000020
#define BCHP_T2_GLB_INTR_STATUS1_FDI_FIFO_OF_SHIFT                 5

/* T2_GLB :: INTR_STATUS1 :: ALIGN_FIFO_UF [04:04] */
#define BCHP_T2_GLB_INTR_STATUS1_ALIGN_FIFO_UF_MASK                0x00000010
#define BCHP_T2_GLB_INTR_STATUS1_ALIGN_FIFO_UF_SHIFT               4

/* T2_GLB :: INTR_STATUS1 :: ALIGN_FIFO_OF [03:03] */
#define BCHP_T2_GLB_INTR_STATUS1_ALIGN_FIFO_OF_MASK                0x00000008
#define BCHP_T2_GLB_INTR_STATUS1_ALIGN_FIFO_OF_SHIFT               3

/* T2_GLB :: INTR_STATUS1 :: FE_IMPE_CNT_OF [02:02] */
#define BCHP_T2_GLB_INTR_STATUS1_FE_IMPE_CNT_OF_MASK               0x00000004
#define BCHP_T2_GLB_INTR_STATUS1_FE_IMPE_CNT_OF_SHIFT              2

/* T2_GLB :: INTR_STATUS1 :: FE_FIFO_UF [01:01] */
#define BCHP_T2_GLB_INTR_STATUS1_FE_FIFO_UF_MASK                   0x00000002
#define BCHP_T2_GLB_INTR_STATUS1_FE_FIFO_UF_SHIFT                  1

/* T2_GLB :: INTR_STATUS1 :: FE_FIFO_OF [00:00] */
#define BCHP_T2_GLB_INTR_STATUS1_FE_FIFO_OF_MASK                   0x00000001
#define BCHP_T2_GLB_INTR_STATUS1_FE_FIFO_OF_SHIFT                  0

/***************************************************************************
 *INTR_STATUS1_CLR - Interrupt Status Clear
 ***************************************************************************/
/* T2_GLB :: INTR_STATUS1_CLR :: reserved0 [31:09] */
#define BCHP_T2_GLB_INTR_STATUS1_CLR_reserved0_MASK                0xfffffe00
#define BCHP_T2_GLB_INTR_STATUS1_CLR_reserved0_SHIFT               9

/* T2_GLB :: INTR_STATUS1_CLR :: FTT_CLIP [08:08] */
#define BCHP_T2_GLB_INTR_STATUS1_CLR_FTT_CLIP_MASK                 0x00000100
#define BCHP_T2_GLB_INTR_STATUS1_CLR_FTT_CLIP_SHIFT                8

/* T2_GLB :: INTR_STATUS1_CLR :: FTT_SLIP_TOTAL_OF [07:07] */
#define BCHP_T2_GLB_INTR_STATUS1_CLR_FTT_SLIP_TOTAL_OF_MASK        0x00000080
#define BCHP_T2_GLB_INTR_STATUS1_CLR_FTT_SLIP_TOTAL_OF_SHIFT       7

/* T2_GLB :: INTR_STATUS1_CLR :: FDI_FIFO_UF [06:06] */
#define BCHP_T2_GLB_INTR_STATUS1_CLR_FDI_FIFO_UF_MASK              0x00000040
#define BCHP_T2_GLB_INTR_STATUS1_CLR_FDI_FIFO_UF_SHIFT             6

/* T2_GLB :: INTR_STATUS1_CLR :: FDI_FIFO_OF [05:05] */
#define BCHP_T2_GLB_INTR_STATUS1_CLR_FDI_FIFO_OF_MASK              0x00000020
#define BCHP_T2_GLB_INTR_STATUS1_CLR_FDI_FIFO_OF_SHIFT             5

/* T2_GLB :: INTR_STATUS1_CLR :: ALIGN_FIFO_UF [04:04] */
#define BCHP_T2_GLB_INTR_STATUS1_CLR_ALIGN_FIFO_UF_MASK            0x00000010
#define BCHP_T2_GLB_INTR_STATUS1_CLR_ALIGN_FIFO_UF_SHIFT           4

/* T2_GLB :: INTR_STATUS1_CLR :: ALIGN_FIFO_OF [03:03] */
#define BCHP_T2_GLB_INTR_STATUS1_CLR_ALIGN_FIFO_OF_MASK            0x00000008
#define BCHP_T2_GLB_INTR_STATUS1_CLR_ALIGN_FIFO_OF_SHIFT           3

/* T2_GLB :: INTR_STATUS1_CLR :: FE_IMPE_CNT_OF [02:02] */
#define BCHP_T2_GLB_INTR_STATUS1_CLR_FE_IMPE_CNT_OF_MASK           0x00000004
#define BCHP_T2_GLB_INTR_STATUS1_CLR_FE_IMPE_CNT_OF_SHIFT          2

/* T2_GLB :: INTR_STATUS1_CLR :: FE_FIFO_UF [01:01] */
#define BCHP_T2_GLB_INTR_STATUS1_CLR_FE_FIFO_UF_MASK               0x00000002
#define BCHP_T2_GLB_INTR_STATUS1_CLR_FE_FIFO_UF_SHIFT              1

/* T2_GLB :: INTR_STATUS1_CLR :: FE_FIFO_OF [00:00] */
#define BCHP_T2_GLB_INTR_STATUS1_CLR_FE_FIFO_OF_MASK               0x00000001
#define BCHP_T2_GLB_INTR_STATUS1_CLR_FE_FIFO_OF_SHIFT              0

/***************************************************************************
 *STATUS2 - Real-Time Status
 ***************************************************************************/
/* T2_GLB :: STATUS2 :: reserved0 [31:20] */
#define BCHP_T2_GLB_STATUS2_reserved0_MASK                         0xfff00000
#define BCHP_T2_GLB_STATUS2_reserved0_SHIFT                        20

/* T2_GLB :: STATUS2 :: OI_SM_FIFO_UF [19:19] */
#define BCHP_T2_GLB_STATUS2_OI_SM_FIFO_UF_MASK                     0x00080000
#define BCHP_T2_GLB_STATUS2_OI_SM_FIFO_UF_SHIFT                    19

/* T2_GLB :: STATUS2 :: OI_SM_FIFO_OF [18:18] */
#define BCHP_T2_GLB_STATUS2_OI_SM_FIFO_OF_MASK                     0x00040000
#define BCHP_T2_GLB_STATUS2_OI_SM_FIFO_OF_SHIFT                    18

/* T2_GLB :: STATUS2 :: OI_SM_FIFO_EMPTY [17:17] */
#define BCHP_T2_GLB_STATUS2_OI_SM_FIFO_EMPTY_MASK                  0x00020000
#define BCHP_T2_GLB_STATUS2_OI_SM_FIFO_EMPTY_SHIFT                 17

/* T2_GLB :: STATUS2 :: OI_SM_FIFO_FULL [16:16] */
#define BCHP_T2_GLB_STATUS2_OI_SM_FIFO_FULL_MASK                   0x00010000
#define BCHP_T2_GLB_STATUS2_OI_SM_FIFO_FULL_SHIFT                  16

/* T2_GLB :: STATUS2 :: OI_BB_MEM_OF [15:15] */
#define BCHP_T2_GLB_STATUS2_OI_BB_MEM_OF_MASK                      0x00008000
#define BCHP_T2_GLB_STATUS2_OI_BB_MEM_OF_SHIFT                     15

/* T2_GLB :: STATUS2 :: OI_BB_AVG_ISCR_VALID [14:14] */
#define BCHP_T2_GLB_STATUS2_OI_BB_AVG_ISCR_VALID_MASK              0x00004000
#define BCHP_T2_GLB_STATUS2_OI_BB_AVG_ISCR_VALID_SHIFT             14

/* T2_GLB :: STATUS2 :: OI_BB_BAD_TTO [13:13] */
#define BCHP_T2_GLB_STATUS2_OI_BB_BAD_TTO_MASK                     0x00002000
#define BCHP_T2_GLB_STATUS2_OI_BB_BAD_TTO_SHIFT                    13

/* T2_GLB :: STATUS2 :: OI_BB_MULT_PLP_ERR [12:12] */
#define BCHP_T2_GLB_STATUS2_OI_BB_MULT_PLP_ERR_MASK                0x00001000
#define BCHP_T2_GLB_STATUS2_OI_BB_MULT_PLP_ERR_SHIFT               12

/* T2_GLB :: STATUS2 :: OI_BB_SINGLE_PLP_ERR [11:11] */
#define BCHP_T2_GLB_STATUS2_OI_BB_SINGLE_PLP_ERR_MASK              0x00000800
#define BCHP_T2_GLB_STATUS2_OI_BB_SINGLE_PLP_ERR_SHIFT             11

/* T2_GLB :: STATUS2 :: OI_BB_STREAM_CHG [10:10] */
#define BCHP_T2_GLB_STATUS2_OI_BB_STREAM_CHG_MASK                  0x00000400
#define BCHP_T2_GLB_STATUS2_OI_BB_STREAM_CHG_SHIFT                 10

/* T2_GLB :: STATUS2 :: OI_BB_BAD_STREAM [09:09] */
#define BCHP_T2_GLB_STATUS2_OI_BB_BAD_STREAM_MASK                  0x00000200
#define BCHP_T2_GLB_STATUS2_OI_BB_BAD_STREAM_SHIFT                 9

/* T2_GLB :: STATUS2 :: OI_BB_SYNCD_GT_EXP [08:08] */
#define BCHP_T2_GLB_STATUS2_OI_BB_SYNCD_GT_EXP_MASK                0x00000100
#define BCHP_T2_GLB_STATUS2_OI_BB_SYNCD_GT_EXP_SHIFT               8

/* T2_GLB :: STATUS2 :: OI_BB_SYNCD_LT_EXP [07:07] */
#define BCHP_T2_GLB_STATUS2_OI_BB_SYNCD_LT_EXP_MASK                0x00000080
#define BCHP_T2_GLB_STATUS2_OI_BB_SYNCD_LT_EXP_SHIFT               7

/* T2_GLB :: STATUS2 :: OI_BB_BAD_EOF [06:06] */
#define BCHP_T2_GLB_STATUS2_OI_BB_BAD_EOF_MASK                     0x00000040
#define BCHP_T2_GLB_STATUS2_OI_BB_BAD_EOF_SHIFT                    6

/* T2_GLB :: STATUS2 :: OI_BB_BAD_SYNC [05:05] */
#define BCHP_T2_GLB_STATUS2_OI_BB_BAD_SYNC_MASK                    0x00000020
#define BCHP_T2_GLB_STATUS2_OI_BB_BAD_SYNC_SHIFT                   5

/* T2_GLB :: STATUS2 :: OI_BB_BCH_LT_DFL [04:04] */
#define BCHP_T2_GLB_STATUS2_OI_BB_BCH_LT_DFL_MASK                  0x00000010
#define BCHP_T2_GLB_STATUS2_OI_BB_BCH_LT_DFL_SHIFT                 4

/* T2_GLB :: STATUS2 :: OI_BB_BAD_BCH_PKT [03:03] */
#define BCHP_T2_GLB_STATUS2_OI_BB_BAD_BCH_PKT_MASK                 0x00000008
#define BCHP_T2_GLB_STATUS2_OI_BB_BAD_BCH_PKT_SHIFT                3

/* T2_GLB :: STATUS2 :: OI_BB_BAD_CPKT_CRC [02:02] */
#define BCHP_T2_GLB_STATUS2_OI_BB_BAD_CPKT_CRC_MASK                0x00000004
#define BCHP_T2_GLB_STATUS2_OI_BB_BAD_CPKT_CRC_SHIFT               2

/* T2_GLB :: STATUS2 :: OI_BB_BAD_DPKT_CRC [01:01] */
#define BCHP_T2_GLB_STATUS2_OI_BB_BAD_DPKT_CRC_MASK                0x00000002
#define BCHP_T2_GLB_STATUS2_OI_BB_BAD_DPKT_CRC_SHIFT               1

/* T2_GLB :: STATUS2 :: OI_BB_BAD_HDR_CRC [00:00] */
#define BCHP_T2_GLB_STATUS2_OI_BB_BAD_HDR_CRC_MASK                 0x00000001
#define BCHP_T2_GLB_STATUS2_OI_BB_BAD_HDR_CRC_SHIFT                0

/***************************************************************************
 *INTR_STATUS2 - Interrupt Status
 ***************************************************************************/
/* T2_GLB :: INTR_STATUS2 :: reserved0 [31:20] */
#define BCHP_T2_GLB_INTR_STATUS2_reserved0_MASK                    0xfff00000
#define BCHP_T2_GLB_INTR_STATUS2_reserved0_SHIFT                   20

/* T2_GLB :: INTR_STATUS2 :: OI_SM_FIFO_UF [19:19] */
#define BCHP_T2_GLB_INTR_STATUS2_OI_SM_FIFO_UF_MASK                0x00080000
#define BCHP_T2_GLB_INTR_STATUS2_OI_SM_FIFO_UF_SHIFT               19

/* T2_GLB :: INTR_STATUS2 :: OI_SM_FIFO_OF [18:18] */
#define BCHP_T2_GLB_INTR_STATUS2_OI_SM_FIFO_OF_MASK                0x00040000
#define BCHP_T2_GLB_INTR_STATUS2_OI_SM_FIFO_OF_SHIFT               18

/* T2_GLB :: INTR_STATUS2 :: OI_SM_FIFO_EMPTY [17:17] */
#define BCHP_T2_GLB_INTR_STATUS2_OI_SM_FIFO_EMPTY_MASK             0x00020000
#define BCHP_T2_GLB_INTR_STATUS2_OI_SM_FIFO_EMPTY_SHIFT            17

/* T2_GLB :: INTR_STATUS2 :: OI_SM_FIFO_FULL [16:16] */
#define BCHP_T2_GLB_INTR_STATUS2_OI_SM_FIFO_FULL_MASK              0x00010000
#define BCHP_T2_GLB_INTR_STATUS2_OI_SM_FIFO_FULL_SHIFT             16

/* T2_GLB :: INTR_STATUS2 :: OI_BB_MEM_OF [15:15] */
#define BCHP_T2_GLB_INTR_STATUS2_OI_BB_MEM_OF_MASK                 0x00008000
#define BCHP_T2_GLB_INTR_STATUS2_OI_BB_MEM_OF_SHIFT                15

/* T2_GLB :: INTR_STATUS2 :: OI_BB_AVG_ISCR_VALID [14:14] */
#define BCHP_T2_GLB_INTR_STATUS2_OI_BB_AVG_ISCR_VALID_MASK         0x00004000
#define BCHP_T2_GLB_INTR_STATUS2_OI_BB_AVG_ISCR_VALID_SHIFT        14

/* T2_GLB :: INTR_STATUS2 :: OI_BB_BAD_TTO [13:13] */
#define BCHP_T2_GLB_INTR_STATUS2_OI_BB_BAD_TTO_MASK                0x00002000
#define BCHP_T2_GLB_INTR_STATUS2_OI_BB_BAD_TTO_SHIFT               13

/* T2_GLB :: INTR_STATUS2 :: OI_BB_MULT_PLP_ERR [12:12] */
#define BCHP_T2_GLB_INTR_STATUS2_OI_BB_MULT_PLP_ERR_MASK           0x00001000
#define BCHP_T2_GLB_INTR_STATUS2_OI_BB_MULT_PLP_ERR_SHIFT          12

/* T2_GLB :: INTR_STATUS2 :: OI_BB_SINGLE_PLP_ERR [11:11] */
#define BCHP_T2_GLB_INTR_STATUS2_OI_BB_SINGLE_PLP_ERR_MASK         0x00000800
#define BCHP_T2_GLB_INTR_STATUS2_OI_BB_SINGLE_PLP_ERR_SHIFT        11

/* T2_GLB :: INTR_STATUS2 :: OI_BB_STREAM_CHG [10:10] */
#define BCHP_T2_GLB_INTR_STATUS2_OI_BB_STREAM_CHG_MASK             0x00000400
#define BCHP_T2_GLB_INTR_STATUS2_OI_BB_STREAM_CHG_SHIFT            10

/* T2_GLB :: INTR_STATUS2 :: OI_BB_BAD_STREAM [09:09] */
#define BCHP_T2_GLB_INTR_STATUS2_OI_BB_BAD_STREAM_MASK             0x00000200
#define BCHP_T2_GLB_INTR_STATUS2_OI_BB_BAD_STREAM_SHIFT            9

/* T2_GLB :: INTR_STATUS2 :: OI_BB_SYNCD_GT_EXP [08:08] */
#define BCHP_T2_GLB_INTR_STATUS2_OI_BB_SYNCD_GT_EXP_MASK           0x00000100
#define BCHP_T2_GLB_INTR_STATUS2_OI_BB_SYNCD_GT_EXP_SHIFT          8

/* T2_GLB :: INTR_STATUS2 :: OI_BB_SYNCD_LT_EXP [07:07] */
#define BCHP_T2_GLB_INTR_STATUS2_OI_BB_SYNCD_LT_EXP_MASK           0x00000080
#define BCHP_T2_GLB_INTR_STATUS2_OI_BB_SYNCD_LT_EXP_SHIFT          7

/* T2_GLB :: INTR_STATUS2 :: OI_BB_BAD_EOF [06:06] */
#define BCHP_T2_GLB_INTR_STATUS2_OI_BB_BAD_EOF_MASK                0x00000040
#define BCHP_T2_GLB_INTR_STATUS2_OI_BB_BAD_EOF_SHIFT               6

/* T2_GLB :: INTR_STATUS2 :: OI_BB_BAD_SYNC [05:05] */
#define BCHP_T2_GLB_INTR_STATUS2_OI_BB_BAD_SYNC_MASK               0x00000020
#define BCHP_T2_GLB_INTR_STATUS2_OI_BB_BAD_SYNC_SHIFT              5

/* T2_GLB :: INTR_STATUS2 :: OI_BB_BCH_LT_DFL [04:04] */
#define BCHP_T2_GLB_INTR_STATUS2_OI_BB_BCH_LT_DFL_MASK             0x00000010
#define BCHP_T2_GLB_INTR_STATUS2_OI_BB_BCH_LT_DFL_SHIFT            4

/* T2_GLB :: INTR_STATUS2 :: OI_BB_BAD_BCH_PKT [03:03] */
#define BCHP_T2_GLB_INTR_STATUS2_OI_BB_BAD_BCH_PKT_MASK            0x00000008
#define BCHP_T2_GLB_INTR_STATUS2_OI_BB_BAD_BCH_PKT_SHIFT           3

/* T2_GLB :: INTR_STATUS2 :: OI_BB_BAD_CPKT_CRC [02:02] */
#define BCHP_T2_GLB_INTR_STATUS2_OI_BB_BAD_CPKT_CRC_MASK           0x00000004
#define BCHP_T2_GLB_INTR_STATUS2_OI_BB_BAD_CPKT_CRC_SHIFT          2

/* T2_GLB :: INTR_STATUS2 :: OI_BB_BAD_DPKT_CRC [01:01] */
#define BCHP_T2_GLB_INTR_STATUS2_OI_BB_BAD_DPKT_CRC_MASK           0x00000002
#define BCHP_T2_GLB_INTR_STATUS2_OI_BB_BAD_DPKT_CRC_SHIFT          1

/* T2_GLB :: INTR_STATUS2 :: OI_BB_BAD_HDR_CRC [00:00] */
#define BCHP_T2_GLB_INTR_STATUS2_OI_BB_BAD_HDR_CRC_MASK            0x00000001
#define BCHP_T2_GLB_INTR_STATUS2_OI_BB_BAD_HDR_CRC_SHIFT           0

/***************************************************************************
 *INTR_STATUS2_CLR - Interrupt Status Clear
 ***************************************************************************/
/* T2_GLB :: INTR_STATUS2_CLR :: reserved0 [31:20] */
#define BCHP_T2_GLB_INTR_STATUS2_CLR_reserved0_MASK                0xfff00000
#define BCHP_T2_GLB_INTR_STATUS2_CLR_reserved0_SHIFT               20

/* T2_GLB :: INTR_STATUS2_CLR :: OI_SM_FIFO_UF [19:19] */
#define BCHP_T2_GLB_INTR_STATUS2_CLR_OI_SM_FIFO_UF_MASK            0x00080000
#define BCHP_T2_GLB_INTR_STATUS2_CLR_OI_SM_FIFO_UF_SHIFT           19

/* T2_GLB :: INTR_STATUS2_CLR :: OI_SM_FIFO_OF [18:18] */
#define BCHP_T2_GLB_INTR_STATUS2_CLR_OI_SM_FIFO_OF_MASK            0x00040000
#define BCHP_T2_GLB_INTR_STATUS2_CLR_OI_SM_FIFO_OF_SHIFT           18

/* T2_GLB :: INTR_STATUS2_CLR :: OI_SM_FIFO_EMPTY [17:17] */
#define BCHP_T2_GLB_INTR_STATUS2_CLR_OI_SM_FIFO_EMPTY_MASK         0x00020000
#define BCHP_T2_GLB_INTR_STATUS2_CLR_OI_SM_FIFO_EMPTY_SHIFT        17

/* T2_GLB :: INTR_STATUS2_CLR :: OI_SM_FIFO_FULL [16:16] */
#define BCHP_T2_GLB_INTR_STATUS2_CLR_OI_SM_FIFO_FULL_MASK          0x00010000
#define BCHP_T2_GLB_INTR_STATUS2_CLR_OI_SM_FIFO_FULL_SHIFT         16

/* T2_GLB :: INTR_STATUS2_CLR :: OI_BB_MEM_OF [15:15] */
#define BCHP_T2_GLB_INTR_STATUS2_CLR_OI_BB_MEM_OF_MASK             0x00008000
#define BCHP_T2_GLB_INTR_STATUS2_CLR_OI_BB_MEM_OF_SHIFT            15

/* T2_GLB :: INTR_STATUS2_CLR :: OI_BB_AVG_ISCR_VALID [14:14] */
#define BCHP_T2_GLB_INTR_STATUS2_CLR_OI_BB_AVG_ISCR_VALID_MASK     0x00004000
#define BCHP_T2_GLB_INTR_STATUS2_CLR_OI_BB_AVG_ISCR_VALID_SHIFT    14

/* T2_GLB :: INTR_STATUS2_CLR :: OI_BB_BAD_TTO [13:13] */
#define BCHP_T2_GLB_INTR_STATUS2_CLR_OI_BB_BAD_TTO_MASK            0x00002000
#define BCHP_T2_GLB_INTR_STATUS2_CLR_OI_BB_BAD_TTO_SHIFT           13

/* T2_GLB :: INTR_STATUS2_CLR :: OI_BB_MULT_PLP_ERR [12:12] */
#define BCHP_T2_GLB_INTR_STATUS2_CLR_OI_BB_MULT_PLP_ERR_MASK       0x00001000
#define BCHP_T2_GLB_INTR_STATUS2_CLR_OI_BB_MULT_PLP_ERR_SHIFT      12

/* T2_GLB :: INTR_STATUS2_CLR :: OI_BB_SINGLE_PLP_ERR [11:11] */
#define BCHP_T2_GLB_INTR_STATUS2_CLR_OI_BB_SINGLE_PLP_ERR_MASK     0x00000800
#define BCHP_T2_GLB_INTR_STATUS2_CLR_OI_BB_SINGLE_PLP_ERR_SHIFT    11

/* T2_GLB :: INTR_STATUS2_CLR :: OI_BB_STREAM_CHG [10:10] */
#define BCHP_T2_GLB_INTR_STATUS2_CLR_OI_BB_STREAM_CHG_MASK         0x00000400
#define BCHP_T2_GLB_INTR_STATUS2_CLR_OI_BB_STREAM_CHG_SHIFT        10

/* T2_GLB :: INTR_STATUS2_CLR :: OI_BB_BAD_STREAM [09:09] */
#define BCHP_T2_GLB_INTR_STATUS2_CLR_OI_BB_BAD_STREAM_MASK         0x00000200
#define BCHP_T2_GLB_INTR_STATUS2_CLR_OI_BB_BAD_STREAM_SHIFT        9

/* T2_GLB :: INTR_STATUS2_CLR :: OI_BB_SYNCD_GT_EXP [08:08] */
#define BCHP_T2_GLB_INTR_STATUS2_CLR_OI_BB_SYNCD_GT_EXP_MASK       0x00000100
#define BCHP_T2_GLB_INTR_STATUS2_CLR_OI_BB_SYNCD_GT_EXP_SHIFT      8

/* T2_GLB :: INTR_STATUS2_CLR :: OI_BB_SYNCD_LT_EXP [07:07] */
#define BCHP_T2_GLB_INTR_STATUS2_CLR_OI_BB_SYNCD_LT_EXP_MASK       0x00000080
#define BCHP_T2_GLB_INTR_STATUS2_CLR_OI_BB_SYNCD_LT_EXP_SHIFT      7

/* T2_GLB :: INTR_STATUS2_CLR :: OI_BB_BAD_EOF [06:06] */
#define BCHP_T2_GLB_INTR_STATUS2_CLR_OI_BB_BAD_EOF_MASK            0x00000040
#define BCHP_T2_GLB_INTR_STATUS2_CLR_OI_BB_BAD_EOF_SHIFT           6

/* T2_GLB :: INTR_STATUS2_CLR :: OI_BB_BAD_SYNC [05:05] */
#define BCHP_T2_GLB_INTR_STATUS2_CLR_OI_BB_BAD_SYNC_MASK           0x00000020
#define BCHP_T2_GLB_INTR_STATUS2_CLR_OI_BB_BAD_SYNC_SHIFT          5

/* T2_GLB :: INTR_STATUS2_CLR :: OI_BB_BCH_LT_DFL [04:04] */
#define BCHP_T2_GLB_INTR_STATUS2_CLR_OI_BB_BCH_LT_DFL_MASK         0x00000010
#define BCHP_T2_GLB_INTR_STATUS2_CLR_OI_BB_BCH_LT_DFL_SHIFT        4

/* T2_GLB :: INTR_STATUS2_CLR :: OI_BB_BAD_BCH_PKT [03:03] */
#define BCHP_T2_GLB_INTR_STATUS2_CLR_OI_BB_BAD_BCH_PKT_MASK        0x00000008
#define BCHP_T2_GLB_INTR_STATUS2_CLR_OI_BB_BAD_BCH_PKT_SHIFT       3

/* T2_GLB :: INTR_STATUS2_CLR :: OI_BB_BAD_CPKT_CRC [02:02] */
#define BCHP_T2_GLB_INTR_STATUS2_CLR_OI_BB_BAD_CPKT_CRC_MASK       0x00000004
#define BCHP_T2_GLB_INTR_STATUS2_CLR_OI_BB_BAD_CPKT_CRC_SHIFT      2

/* T2_GLB :: INTR_STATUS2_CLR :: OI_BB_BAD_DPKT_CRC [01:01] */
#define BCHP_T2_GLB_INTR_STATUS2_CLR_OI_BB_BAD_DPKT_CRC_MASK       0x00000002
#define BCHP_T2_GLB_INTR_STATUS2_CLR_OI_BB_BAD_DPKT_CRC_SHIFT      1

/* T2_GLB :: INTR_STATUS2_CLR :: OI_BB_BAD_HDR_CRC [00:00] */
#define BCHP_T2_GLB_INTR_STATUS2_CLR_OI_BB_BAD_HDR_CRC_MASK        0x00000001
#define BCHP_T2_GLB_INTR_STATUS2_CLR_OI_BB_BAD_HDR_CRC_SHIFT       0

/***************************************************************************
 *SW_SPARE0 - Software Spare 0 Register
 ***************************************************************************/
/* T2_GLB :: SW_SPARE0 :: SPARE [31:00] */
#define BCHP_T2_GLB_SW_SPARE0_SPARE_MASK                           0xffffffff
#define BCHP_T2_GLB_SW_SPARE0_SPARE_SHIFT                          0

/***************************************************************************
 *SW_SPARE1 - Software Spare 1 Register
 ***************************************************************************/
/* T2_GLB :: SW_SPARE1 :: SPARE [31:00] */
#define BCHP_T2_GLB_SW_SPARE1_SPARE_MASK                           0xffffffff
#define BCHP_T2_GLB_SW_SPARE1_SPARE_SHIFT                          0

/***************************************************************************
 *ECO_SPARE0 - ECO Spare 0 Register
 ***************************************************************************/
/* T2_GLB :: ECO_SPARE0 :: SPARE [31:00] */
#define BCHP_T2_GLB_ECO_SPARE0_SPARE_MASK                          0xffffffff
#define BCHP_T2_GLB_ECO_SPARE0_SPARE_SHIFT                         0

/***************************************************************************
 *ECO_SPARE1 - ECO Spare 1 Register
 ***************************************************************************/
/* T2_GLB :: ECO_SPARE1 :: SPARE [31:00] */
#define BCHP_T2_GLB_ECO_SPARE1_SPARE_MASK                          0xffffffff
#define BCHP_T2_GLB_ECO_SPARE1_SPARE_SHIFT                         0

#endif /* #ifndef BCHP_T2_GLB_H__ */

/* End of File */
