************************************
Synthesis atax
Checking dot... PASS
Checking vhdl... PASS
Simulating atax
Checking results...FAIL
Checking if simulations run...FAIL
