<profile>

<section name = "Vivado HLS Report for 'pynq_dsp_hls'" level="0">
<item name = "Date">Sun Mar 15 02:30:42 2020
</item>
<item name = "Version">2019.1.3 (Build 2642998 on Wed Sep 04 10:25:22 MDT 2019)</item>
<item name = "Project">pynq_dsp_hls</item>
<item name = "Solution">pynq_dsp_hls</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">8.00, 8.061, 1.00</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">11, 932, 11, 932, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="grp_effect_delay_fu_1181">effect_delay, 10, 50, 10, 50, none</column>
<column name="grp_effect_iir_fu_1210">effect_iir, 37, 37, 37, 37, none</column>
<column name="grp_effect_compressor_fu_1235">effect_compressor, 22, 22, 22, 22, none</column>
<column name="grp_effect_distortion_fu_1260">effect_distortion, 4, 4, 4, 4, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 1105, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">6, 51, 10668, 17150, -</column>
<column name="Memory">4, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, -, 3030, -</column>
<column name="Register">-, -, 2395, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">3, 23, 12, 40, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="grp_effect_compressor_fu_1235">effect_compressor, 0, 10, 1348, 2559, 0</column>
<column name="grp_effect_delay_fu_1181">effect_delay, 0, 24, 3472, 5724, 0</column>
<column name="grp_effect_distortion_fu_1260">effect_distortion, 0, 0, 460, 1297, 0</column>
<column name="grp_effect_iir_fu_1210">effect_iir, 0, 14, 1561, 2307, 0</column>
<column name="pynq_dsp_hls_AXILiteS_s_axi_U">pynq_dsp_hls_AXILiteS_s_axi, 2, 0, 458, 686, 0</column>
<column name="pynq_dsp_hls_extMemPtr_V_m_axi_U">pynq_dsp_hls_extMemPtr_V_m_axi, 2, 0, 512, 580, 0</column>
<column name="pynq_dsp_hls_fdivibs_U50">pynq_dsp_hls_fdivibs, 0, 0, 761, 994, 0</column>
<column name="pynq_dsp_hls_fdivibs_U51">pynq_dsp_hls_fdivibs, 0, 0, 761, 994, 0</column>
<column name="pynq_dsp_hls_fmulcud_U49">pynq_dsp_hls_fmulcud, 0, 3, 143, 321, 0</column>
<column name="pynq_dsp_hls_physMemPtr_V_m_axi_U">pynq_dsp_hls_physMemPtr_V_m_axi, 2, 0, 512, 580, 0</column>
<column name="pynq_dsp_hls_sitojbC_U52">pynq_dsp_hls_sitojbC, 0, 0, 340, 554, 0</column>
<column name="pynq_dsp_hls_sitojbC_U53">pynq_dsp_hls_sitojbC, 0, 0, 340, 554, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="srcDatas_l_U">pynq_dsp_hls_srcDg8j, 2, 0, 0, 0, 16, 32, 1, 512</column>
<column name="srcDatas_r_U">pynq_dsp_hls_srcDg8j, 2, 0, 0, 0, 16, 32, 1, 512</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln207_fu_1662_p2">+, 0, 0, 39, 1, 32</column>
<column name="ret_V_1_fu_2096_p2">+, 0, 0, 38, 2, 31</column>
<column name="ret_V_fu_1576_p2">+, 0, 0, 38, 31, 3</column>
<column name="sh_amt_1_fu_1820_p2">-, 0, 0, 15, 1, 9</column>
<column name="sh_amt_2_fu_1924_p2">-, 0, 0, 15, 8, 9</column>
<column name="sh_amt_3_fu_2031_p2">-, 0, 0, 15, 1, 9</column>
<column name="sh_amt_fu_1788_p2">-, 0, 0, 15, 8, 9</column>
<column name="sub_ln461_1_fu_2197_p2">-, 0, 0, 31, 1, 24</column>
<column name="sub_ln461_fu_2101_p2">-, 0, 0, 31, 1, 24</column>
<column name="and_ln198_fu_1621_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln282_1_fu_2175_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln282_fu_1999_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln284_1_fu_2058_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln284_fu_1847_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln285_1_fu_1981_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln285_2_fu_2064_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln285_3_fu_2157_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln285_fu_1853_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln295_1_fu_2090_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln295_fu_1879_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state11_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op1219_writeresp_state208">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op286_readreq_state11">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln207_fu_1656_p2">icmp, 0, 0, 18, 32, 3</column>
<column name="icmp_ln278_1_fu_1918_p2">icmp, 0, 0, 18, 31, 1</column>
<column name="icmp_ln278_fu_1782_p2">icmp, 0, 0, 18, 31, 1</column>
<column name="icmp_ln282_1_fu_1930_p2">icmp, 0, 0, 11, 8, 8</column>
<column name="icmp_ln282_fu_1794_p2">icmp, 0, 0, 11, 8, 8</column>
<column name="icmp_ln284_1_fu_2021_p2">icmp, 0, 0, 13, 9, 1</column>
<column name="icmp_ln284_fu_1810_p2">icmp, 0, 0, 13, 9, 1</column>
<column name="icmp_ln285_1_fu_2026_p2">icmp, 0, 0, 13, 9, 5</column>
<column name="icmp_ln285_fu_1815_p2">icmp, 0, 0, 13, 9, 5</column>
<column name="icmp_ln295_1_fu_2036_p2">icmp, 0, 0, 13, 9, 5</column>
<column name="icmp_ln295_fu_1825_p2">icmp, 0, 0, 13, 9, 5</column>
<column name="icmp_ln761_fu_1592_p2">icmp, 0, 0, 18, 32, 1</column>
<column name="lshr_ln286_1_fu_2042_p2">lshr, 0, 0, 69, 24, 24</column>
<column name="lshr_ln286_fu_1831_p2">lshr, 0, 0, 69, 24, 24</column>
<column name="ap_block_state108_on_subcall_done">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state118_on_subcall_done">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state128_on_subcall_done">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state138_on_subcall_done">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state148_on_subcall_done">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state158_on_subcall_done">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state168_on_subcall_done">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state178_on_subcall_done">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state188_on_subcall_done">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state208">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state43_on_subcall_done">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state48_on_subcall_done">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state58_on_subcall_done">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state68_on_subcall_done">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state78_on_subcall_done">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state88_on_subcall_done">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state98_on_subcall_done">or, 0, 0, 2, 1, 1</column>
<column name="or_ln193_fu_1605_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln198_fu_1632_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln282_1_fu_2048_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln282_fu_1837_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln284_1_fu_2078_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln284_fu_1867_p2">or, 0, 0, 2, 1, 1</column>
<column name="select_ln207_fu_1668_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln278_1_fu_2145_p3">select, 0, 0, 24, 1, 1</column>
<column name="select_ln278_fu_1969_p3">select, 0, 0, 24, 1, 1</column>
<column name="select_ln282_1_fu_2180_p3">select, 0, 0, 24, 1, 24</column>
<column name="select_ln282_fu_2004_p3">select, 0, 0, 24, 1, 24</column>
<column name="select_ln285_1_fu_1986_p3">select, 0, 0, 24, 1, 24</column>
<column name="select_ln285_2_fu_2070_p3">select, 0, 0, 24, 1, 24</column>
<column name="select_ln285_3_fu_2162_p3">select, 0, 0, 24, 1, 24</column>
<column name="select_ln285_fu_1859_p3">select, 0, 0, 24, 1, 24</column>
<column name="select_ln288_1_fu_2122_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln288_fu_1946_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln295_1_fu_2139_p3">select, 0, 0, 24, 1, 24</column>
<column name="select_ln295_fu_1963_p3">select, 0, 0, 24, 1, 24</column>
<column name="select_ln303_1_fu_2202_p3">select, 0, 0, 24, 1, 24</column>
<column name="select_ln303_fu_2106_p3">select, 0, 0, 24, 1, 24</column>
<column name="shl_ln297_1_fu_2134_p2">shl, 0, 0, 69, 24, 24</column>
<column name="shl_ln297_fu_1958_p2">shl, 0, 0, 69, 24, 24</column>
<column name="xor_ln193_fu_1610_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln198_1_fu_1626_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln198_fu_1615_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln278_1_fu_2170_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln278_fu_1994_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln282_1_fu_2052_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln282_fu_1841_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln284_1_fu_2084_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln284_fu_1873_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln285_1_fu_2152_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln285_fu_1976_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">901, 209, 1, 209</column>
<column name="ap_phi_mux_readyLch_flag_1_phi_fu_1171_p6">9, 2, 1, 2</column>
<column name="ap_phi_mux_readyRch_flag_1_phi_fu_1141_p6">9, 2, 1, 2</column>
<column name="ap_phi_mux_readyRch_new_1_phi_fu_1156_p6">9, 2, 1, 2</column>
<column name="configReg_address0">101, 21, 8, 168</column>
<column name="configReg_ce0">33, 6, 1, 6</column>
<column name="configReg_d0">15, 3, 32, 96</column>
<column name="configReg_we0">15, 3, 1, 3</column>
<column name="dstDatas_l_0_0_reg_612">27, 5, 32, 160</column>
<column name="dstDatas_l_10_0_reg_952">27, 5, 32, 160</column>
<column name="dstDatas_l_11_0_reg_986">27, 5, 32, 160</column>
<column name="dstDatas_l_12_0_reg_1020">27, 5, 32, 160</column>
<column name="dstDatas_l_13_0_reg_1054">27, 5, 32, 160</column>
<column name="dstDatas_l_14_0_reg_1088">27, 5, 32, 160</column>
<column name="dstDatas_l_1_0_reg_646">27, 5, 32, 160</column>
<column name="dstDatas_l_2_0_reg_680">27, 5, 32, 160</column>
<column name="dstDatas_l_3_0_reg_714">27, 5, 32, 160</column>
<column name="dstDatas_l_4_0_reg_748">27, 5, 32, 160</column>
<column name="dstDatas_l_5_0_reg_782">27, 5, 32, 160</column>
<column name="dstDatas_l_6_0_reg_816">27, 5, 32, 160</column>
<column name="dstDatas_l_7_0_reg_850">27, 5, 32, 160</column>
<column name="dstDatas_l_8_0_reg_884">27, 5, 32, 160</column>
<column name="dstDatas_l_9_0_reg_918">27, 5, 32, 160</column>
<column name="dstDatas_l_load_reg_1121">27, 5, 32, 160</column>
<column name="dstDatas_r_0_0_reg_595">27, 5, 32, 160</column>
<column name="dstDatas_r_10_0_reg_935">27, 5, 32, 160</column>
<column name="dstDatas_r_11_0_reg_969">27, 5, 32, 160</column>
<column name="dstDatas_r_12_0_reg_1003">27, 5, 32, 160</column>
<column name="dstDatas_r_13_0_reg_1037">27, 5, 32, 160</column>
<column name="dstDatas_r_14_0_reg_1071">27, 5, 32, 160</column>
<column name="dstDatas_r_1_0_reg_629">27, 5, 32, 160</column>
<column name="dstDatas_r_2_0_reg_663">27, 5, 32, 160</column>
<column name="dstDatas_r_3_0_reg_697">27, 5, 32, 160</column>
<column name="dstDatas_r_4_0_reg_731">27, 5, 32, 160</column>
<column name="dstDatas_r_5_0_reg_765">27, 5, 32, 160</column>
<column name="dstDatas_r_6_0_reg_799">27, 5, 32, 160</column>
<column name="dstDatas_r_7_0_reg_833">27, 5, 32, 160</column>
<column name="dstDatas_r_8_0_reg_867">27, 5, 32, 160</column>
<column name="dstDatas_r_9_0_reg_901">27, 5, 32, 160</column>
<column name="dstDatas_r_load_reg_1105">27, 5, 32, 160</column>
<column name="extMemPtr_V_ARVALID">9, 2, 1, 2</column>
<column name="extMemPtr_V_AWVALID">9, 2, 1, 2</column>
<column name="extMemPtr_V_BREADY">9, 2, 1, 2</column>
<column name="extMemPtr_V_RREADY">9, 2, 1, 2</column>
<column name="extMemPtr_V_WVALID">9, 2, 1, 2</column>
<column name="grp_effect_compressor_fu_1235_config_offset">85, 17, 5, 85</column>
<column name="grp_effect_compressor_fu_1235_inData_l">15, 3, 32, 96</column>
<column name="grp_effect_compressor_fu_1235_inData_r">15, 3, 32, 96</column>
<column name="grp_effect_delay_fu_1181_config_offset">85, 17, 5, 85</column>
<column name="grp_effect_delay_fu_1181_inData_l">15, 3, 32, 96</column>
<column name="grp_effect_delay_fu_1181_inData_r">15, 3, 32, 96</column>
<column name="grp_effect_distortion_fu_1260_config_offset">85, 17, 5, 85</column>
<column name="grp_effect_distortion_fu_1260_inData_l">15, 3, 32, 96</column>
<column name="grp_effect_distortion_fu_1260_inData_r">15, 3, 32, 96</column>
<column name="grp_effect_iir_fu_1210_config_offset">85, 17, 5, 85</column>
<column name="grp_effect_iir_fu_1210_inData_l">15, 3, 32, 96</column>
<column name="grp_effect_iir_fu_1210_inData_r">15, 3, 32, 96</column>
<column name="grp_fu_1285_p0">15, 3, 32, 96</column>
<column name="physMemPtr_V_ARADDR">15, 3, 32, 96</column>
<column name="physMemPtr_V_ARLEN">15, 3, 32, 96</column>
<column name="physMemPtr_V_WDATA">15, 3, 32, 96</column>
<column name="physMemPtr_V_blk_n_AR">9, 2, 1, 2</column>
<column name="physMemPtr_V_blk_n_AW">9, 2, 1, 2</column>
<column name="physMemPtr_V_blk_n_B">9, 2, 1, 2</column>
<column name="physMemPtr_V_blk_n_R">9, 2, 1, 2</column>
<column name="physMemPtr_V_blk_n_W">9, 2, 1, 2</column>
<column name="readyLch_flag_1_reg_1167">15, 3, 1, 3</column>
<column name="readyRch_flag_1_reg_1137">15, 3, 1, 3</column>
<column name="srcDatas_l_address0">85, 17, 4, 68</column>
<column name="srcDatas_l_address1">44, 9, 4, 36</column>
<column name="srcDatas_l_d0">44, 9, 32, 288</column>
<column name="srcDatas_l_d1">44, 9, 32, 288</column>
<column name="srcDatas_r_address0">85, 17, 4, 68</column>
<column name="srcDatas_r_address1">44, 9, 4, 36</column>
<column name="srcDatas_r_d0">44, 9, 32, 288</column>
<column name="srcDatas_r_d1">44, 9, 32, 288</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="and_ln284_1_reg_2619">1, 0, 1, 0</column>
<column name="and_ln284_reg_2546">1, 0, 1, 0</column>
<column name="and_ln295_1_reg_2629">1, 0, 1, 0</column>
<column name="and_ln295_reg_2556">1, 0, 1, 0</column>
<column name="ap_CS_fsm">208, 0, 208, 0</column>
<column name="basePhysAddr_V_0_data_reg">32, 0, 32, 0</column>
<column name="basePhysAddr_V_0_vld_reg">0, 0, 1, 1</column>
<column name="configSizePerStage_1_data_reg">1, 0, 32, 31</column>
<column name="configSizePerStage_1_state">0, 0, 2, 2</column>
<column name="configSizePerStage_1_vld_reg">1, 0, 1, 0</column>
<column name="counter_0_data_reg">32, 0, 32, 0</column>
<column name="counter_0_vld_reg">0, 0, 1, 1</column>
<column name="counter_1_data_reg">32, 0, 32, 0</column>
<column name="counter_1_state">0, 0, 2, 2</column>
<column name="counter_1_vld_reg">1, 0, 1, 0</column>
<column name="dstDatas_0_l_5_reg_2400">32, 0, 32, 0</column>
<column name="dstDatas_0_r_5_reg_2411">32, 0, 32, 0</column>
<column name="dstDatas_l_0_0_reg_612">32, 0, 32, 0</column>
<column name="dstDatas_l_10_0_reg_952">32, 0, 32, 0</column>
<column name="dstDatas_l_11_0_reg_986">32, 0, 32, 0</column>
<column name="dstDatas_l_12_0_reg_1020">32, 0, 32, 0</column>
<column name="dstDatas_l_13_0_reg_1054">32, 0, 32, 0</column>
<column name="dstDatas_l_14_0_reg_1088">32, 0, 32, 0</column>
<column name="dstDatas_l_1_0_reg_646">32, 0, 32, 0</column>
<column name="dstDatas_l_2_0_reg_680">32, 0, 32, 0</column>
<column name="dstDatas_l_3_0_reg_714">32, 0, 32, 0</column>
<column name="dstDatas_l_4_0_reg_748">32, 0, 32, 0</column>
<column name="dstDatas_l_5_0_reg_782">32, 0, 32, 0</column>
<column name="dstDatas_l_6_0_reg_816">32, 0, 32, 0</column>
<column name="dstDatas_l_7_0_reg_850">32, 0, 32, 0</column>
<column name="dstDatas_l_8_0_reg_884">32, 0, 32, 0</column>
<column name="dstDatas_l_9_0_reg_918">32, 0, 32, 0</column>
<column name="dstDatas_l_load_reg_1121">32, 0, 32, 0</column>
<column name="dstDatas_r_0_0_reg_595">32, 0, 32, 0</column>
<column name="dstDatas_r_10_0_reg_935">32, 0, 32, 0</column>
<column name="dstDatas_r_11_0_reg_969">32, 0, 32, 0</column>
<column name="dstDatas_r_12_0_reg_1003">32, 0, 32, 0</column>
<column name="dstDatas_r_13_0_reg_1037">32, 0, 32, 0</column>
<column name="dstDatas_r_14_0_reg_1071">32, 0, 32, 0</column>
<column name="dstDatas_r_1_0_reg_629">32, 0, 32, 0</column>
<column name="dstDatas_r_2_0_reg_663">32, 0, 32, 0</column>
<column name="dstDatas_r_3_0_reg_697">32, 0, 32, 0</column>
<column name="dstDatas_r_4_0_reg_731">32, 0, 32, 0</column>
<column name="dstDatas_r_5_0_reg_765">32, 0, 32, 0</column>
<column name="dstDatas_r_6_0_reg_799">32, 0, 32, 0</column>
<column name="dstDatas_r_7_0_reg_833">32, 0, 32, 0</column>
<column name="dstDatas_r_8_0_reg_867">32, 0, 32, 0</column>
<column name="dstDatas_r_9_0_reg_901">32, 0, 32, 0</column>
<column name="dstDatas_r_load_reg_1105">32, 0, 32, 0</column>
<column name="floatDstL_reg_2482">32, 0, 32, 0</column>
<column name="floatDstR_reg_2488">32, 0, 32, 0</column>
<column name="grp_effect_compressor_fu_1235_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_effect_delay_fu_1181_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_effect_distortion_fu_1260_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_effect_iir_fu_1210_ap_start_reg">1, 0, 1, 0</column>
<column name="icmp_ln278_1_reg_2576">1, 0, 1, 0</column>
<column name="icmp_ln278_reg_2509">1, 0, 1, 0</column>
<column name="icmp_ln282_1_reg_2591">1, 0, 1, 0</column>
<column name="icmp_ln282_reg_2524">1, 0, 1, 0</column>
<column name="icmp_ln285_1_reg_2609">1, 0, 1, 0</column>
<column name="icmp_ln285_reg_2536">1, 0, 1, 0</column>
<column name="icmp_ln761_reg_2342">1, 0, 1, 0</column>
<column name="lrclk_0_data_reg">1, 0, 1, 0</column>
<column name="lrclk_0_vld_reg">0, 0, 1, 1</column>
<column name="monitorDstL_1_data_reg">32, 0, 32, 0</column>
<column name="monitorDstL_1_state">0, 0, 2, 2</column>
<column name="monitorDstL_1_vld_reg">1, 0, 1, 0</column>
<column name="monitorDstR_1_data_reg">32, 0, 32, 0</column>
<column name="monitorDstR_1_state">0, 0, 2, 2</column>
<column name="monitorDstR_1_vld_reg">1, 0, 1, 0</column>
<column name="monitorSrcL_1_data_reg">32, 0, 32, 0</column>
<column name="monitorSrcL_1_state">0, 0, 2, 2</column>
<column name="monitorSrcL_1_vld_reg">1, 0, 1, 0</column>
<column name="monitorSrcR_1_data_reg">32, 0, 32, 0</column>
<column name="monitorSrcR_1_state">0, 0, 2, 2</column>
<column name="monitorSrcR_1_vld_reg">1, 0, 1, 0</column>
<column name="numOfStage_1_data_reg">1, 0, 32, 31</column>
<column name="numOfStage_1_state">0, 0, 2, 2</column>
<column name="numOfStage_1_vld_reg">1, 0, 1, 0</column>
<column name="or_ln198_reg_2351">1, 0, 1, 0</column>
<column name="p_Result_3_reg_2499">1, 0, 1, 0</column>
<column name="p_Result_5_reg_2566">1, 0, 1, 0</column>
<column name="r_V_reg_2236">30, 0, 30, 0</column>
<column name="readyLch">1, 0, 1, 0</column>
<column name="readyLch_flag_1_reg_1167">1, 0, 1, 0</column>
<column name="readyRch">1, 0, 1, 0</column>
<column name="readyRch_flag_1_reg_1137">1, 0, 1, 0</column>
<column name="readyRch_new_1_reg_1151">1, 0, 1, 0</column>
<column name="reg_1500">32, 0, 32, 0</column>
<column name="reg_1506">32, 0, 32, 0</column>
<column name="reg_1512">32, 0, 32, 0</column>
<column name="reg_1518">32, 0, 32, 0</column>
<column name="reg_V_1_reg_2561">32, 0, 32, 0</column>
<column name="reg_V_reg_2494">32, 0, 32, 0</column>
<column name="ret_V_1_reg_2634">31, 0, 31, 0</column>
<column name="ret_V_reg_2246">31, 0, 31, 0</column>
<column name="select_ln282_1_reg_2644">24, 0, 24, 0</column>
<column name="select_ln282_reg_2597">24, 0, 24, 0</column>
<column name="select_ln285_2_reg_2624">24, 0, 24, 0</column>
<column name="select_ln285_reg_2551">24, 0, 24, 0</column>
<column name="select_ln303_1_reg_2657">24, 0, 24, 0</column>
<column name="select_ln303_reg_2639">24, 0, 24, 0</column>
<column name="sh_amt_1_reg_2541">9, 0, 9, 0</column>
<column name="sh_amt_2_reg_2583">9, 0, 9, 0</column>
<column name="sh_amt_3_reg_2614">9, 0, 9, 0</column>
<column name="sh_amt_reg_2516">9, 0, 9, 0</column>
<column name="srcL_V_reg_2365">24, 0, 24, 0</column>
<column name="srcR_V_reg_2375">24, 0, 24, 0</column>
<column name="status_V_reg_2257">32, 0, 32, 0</column>
<column name="tmp_1_reg_2395">32, 0, 32, 0</column>
<column name="tmp_65_reg_2530">23, 0, 24, 1</column>
<column name="tmp_66_reg_2603">23, 0, 24, 1</column>
<column name="tmp_reg_2390">32, 0, 32, 0</column>
<column name="trunc_ln226_10_reg_2458">3, 0, 3, 0</column>
<column name="trunc_ln226_11_reg_2462">3, 0, 3, 0</column>
<column name="trunc_ln226_12_reg_2466">3, 0, 3, 0</column>
<column name="trunc_ln226_13_reg_2470">3, 0, 3, 0</column>
<column name="trunc_ln226_14_reg_2474">3, 0, 3, 0</column>
<column name="trunc_ln226_15_reg_2478">3, 0, 3, 0</column>
<column name="trunc_ln226_1_reg_2422">3, 0, 3, 0</column>
<column name="trunc_ln226_2_reg_2426">3, 0, 3, 0</column>
<column name="trunc_ln226_3_reg_2430">3, 0, 3, 0</column>
<column name="trunc_ln226_4_reg_2434">3, 0, 3, 0</column>
<column name="trunc_ln226_5_reg_2438">3, 0, 3, 0</column>
<column name="trunc_ln226_6_reg_2442">3, 0, 3, 0</column>
<column name="trunc_ln226_7_reg_2446">3, 0, 3, 0</column>
<column name="trunc_ln226_8_reg_2450">3, 0, 3, 0</column>
<column name="trunc_ln226_9_reg_2454">3, 0, 3, 0</column>
<column name="trunc_ln226_reg_2361">3, 0, 3, 0</column>
<column name="trunc_ln270_1_reg_2571">23, 0, 23, 0</column>
<column name="trunc_ln270_reg_2504">23, 0, 23, 0</column>
<column name="zext_ln215_reg_2241">30, 0, 31, 1</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_AXILiteS_AWVALID">in, 1, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_AWREADY">out, 1, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_AWADDR">in, 11, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_WVALID">in, 1, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_WREADY">out, 1, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_WDATA">in, 32, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_WSTRB">in, 4, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_ARVALID">in, 1, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_ARREADY">out, 1, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_ARADDR">in, 11, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_RVALID">out, 1, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_RREADY">in, 1, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_RDATA">out, 32, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_RRESP">out, 2, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_BVALID">out, 1, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_BREADY">in, 1, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_BRESP">out, 2, s_axi, AXILiteS, array</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, pynq_dsp_hls, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, pynq_dsp_hls, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, pynq_dsp_hls, return value</column>
<column name="lrclk">in, 1, ap_none, lrclk, scalar</column>
<column name="m_axi_physMemPtr_V_AWVALID">out, 1, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_AWREADY">in, 1, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_AWADDR">out, 32, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_AWID">out, 1, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_AWLEN">out, 8, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_AWSIZE">out, 3, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_AWBURST">out, 2, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_AWLOCK">out, 2, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_AWCACHE">out, 4, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_AWPROT">out, 3, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_AWQOS">out, 4, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_AWREGION">out, 4, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_AWUSER">out, 1, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_WVALID">out, 1, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_WREADY">in, 1, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_WDATA">out, 32, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_WSTRB">out, 4, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_WLAST">out, 1, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_WID">out, 1, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_WUSER">out, 1, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_ARVALID">out, 1, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_ARREADY">in, 1, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_ARADDR">out, 32, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_ARID">out, 1, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_ARLEN">out, 8, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_ARSIZE">out, 3, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_ARBURST">out, 2, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_ARLOCK">out, 2, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_ARCACHE">out, 4, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_ARPROT">out, 3, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_ARQOS">out, 4, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_ARREGION">out, 4, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_ARUSER">out, 1, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_RVALID">in, 1, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_RREADY">out, 1, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_RDATA">in, 32, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_RLAST">in, 1, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_RID">in, 1, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_RUSER">in, 1, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_RRESP">in, 2, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_BVALID">in, 1, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_BREADY">out, 1, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_BRESP">in, 2, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_BID">in, 1, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_BUSER">in, 1, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_AWVALID">out, 1, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_AWREADY">in, 1, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_AWADDR">out, 32, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_AWID">out, 1, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_AWLEN">out, 8, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_AWSIZE">out, 3, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_AWBURST">out, 2, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_AWLOCK">out, 2, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_AWCACHE">out, 4, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_AWPROT">out, 3, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_AWQOS">out, 4, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_AWREGION">out, 4, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_AWUSER">out, 1, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_WVALID">out, 1, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_WREADY">in, 1, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_WDATA">out, 32, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_WSTRB">out, 4, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_WLAST">out, 1, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_WID">out, 1, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_WUSER">out, 1, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_ARVALID">out, 1, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_ARREADY">in, 1, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_ARADDR">out, 32, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_ARID">out, 1, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_ARLEN">out, 8, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_ARSIZE">out, 3, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_ARBURST">out, 2, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_ARLOCK">out, 2, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_ARCACHE">out, 4, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_ARPROT">out, 3, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_ARQOS">out, 4, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_ARREGION">out, 4, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_ARUSER">out, 1, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_RVALID">in, 1, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_RREADY">out, 1, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_RDATA">in, 32, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_RLAST">in, 1, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_RID">in, 1, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_RUSER">in, 1, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_RRESP">in, 2, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_BVALID">in, 1, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_BREADY">out, 1, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_BRESP">in, 2, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_BID">in, 1, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_BUSER">in, 1, m_axi, extMemPtr_V, pointer</column>
</table>
</item>
</section>
</profile>
