// Seed: 1771733913
module module_0 (
    output supply1 id_0
);
  assign module_2.type_10 = 0;
  assign module_1.type_0  = 0;
endmodule
module module_1 (
    input tri1 id_0,
    input uwire id_1,
    output logic id_2,
    input supply1 id_3,
    output tri0 id_4,
    output wor id_5,
    input wire id_6,
    input wand id_7,
    input logic id_8
);
  always if (id_7) id_2 <= id_8;
  module_0 modCall_1 (id_4);
  assign id_5 = id_8 == -1'h0;
endmodule
module module_2 (
    output wand id_0,
    output supply0 id_1,
    input tri1 id_2,
    input wor id_3,
    input supply0 id_4,
    input supply0 id_5,
    input wire id_6,
    id_21,
    input uwire id_7,
    output wire id_8,
    output tri0 id_9,
    input wor id_10,
    input wire id_11,
    output uwire id_12,
    input uwire id_13,
    input tri1 id_14,
    input wire id_15,
    input tri0 id_16,
    input wire id_17,
    input tri id_18,
    input wor id_19
);
  assign id_12 = id_4;
  assign id_0  = -1;
  module_0 modCall_1 (id_0);
endmodule
