# verySimpleCPU
Very simple CPU design using verilog for Introduction to Digital Systems project.

![](https://raw.githubusercontent.com/karatayemre/verySimpleCpu/main/network.png)

