
umbrellaFella.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005178  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000dc  08005348  08005348  00006348  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005424  08005424  00007068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08005424  08005424  00006424  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800542c  0800542c  00007068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800542c  0800542c  0000642c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005430  08005430  00006430  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08005434  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000248  20000068  0800549c  00007068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200002b0  0800549c  000072b0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00007068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e04a  00000000  00000000  00007098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001f27  00000000  00000000  000150e2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000dd0  00000000  00000000  00017010  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000acb  00000000  00000000  00017de0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000240fd  00000000  00000000  000188ab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000105be  00000000  00000000  0003c9a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000dfc61  00000000  00000000  0004cf66  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0012cbc7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000042d0  00000000  00000000  0012cc0c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000068  00000000  00000000  00130edc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000068 	.word	0x20000068
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08005330 	.word	0x08005330

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	2000006c 	.word	0x2000006c
 800020c:	08005330 	.word	0x08005330

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_dmul>:
 80002b0:	b570      	push	{r4, r5, r6, lr}
 80002b2:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80002b6:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80002ba:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80002be:	bf1d      	ittte	ne
 80002c0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80002c4:	ea94 0f0c 	teqne	r4, ip
 80002c8:	ea95 0f0c 	teqne	r5, ip
 80002cc:	f000 f8de 	bleq	800048c <__aeabi_dmul+0x1dc>
 80002d0:	442c      	add	r4, r5
 80002d2:	ea81 0603 	eor.w	r6, r1, r3
 80002d6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80002da:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80002de:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80002e2:	bf18      	it	ne
 80002e4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80002e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80002ec:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80002f0:	d038      	beq.n	8000364 <__aeabi_dmul+0xb4>
 80002f2:	fba0 ce02 	umull	ip, lr, r0, r2
 80002f6:	f04f 0500 	mov.w	r5, #0
 80002fa:	fbe1 e502 	umlal	lr, r5, r1, r2
 80002fe:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000302:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000306:	f04f 0600 	mov.w	r6, #0
 800030a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800030e:	f09c 0f00 	teq	ip, #0
 8000312:	bf18      	it	ne
 8000314:	f04e 0e01 	orrne.w	lr, lr, #1
 8000318:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 800031c:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000320:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000324:	d204      	bcs.n	8000330 <__aeabi_dmul+0x80>
 8000326:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800032a:	416d      	adcs	r5, r5
 800032c:	eb46 0606 	adc.w	r6, r6, r6
 8000330:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000334:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000338:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800033c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000340:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000344:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000348:	bf88      	it	hi
 800034a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800034e:	d81e      	bhi.n	800038e <__aeabi_dmul+0xde>
 8000350:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000354:	bf08      	it	eq
 8000356:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800035a:	f150 0000 	adcs.w	r0, r0, #0
 800035e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000362:	bd70      	pop	{r4, r5, r6, pc}
 8000364:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000368:	ea46 0101 	orr.w	r1, r6, r1
 800036c:	ea40 0002 	orr.w	r0, r0, r2
 8000370:	ea81 0103 	eor.w	r1, r1, r3
 8000374:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000378:	bfc2      	ittt	gt
 800037a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800037e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000382:	bd70      	popgt	{r4, r5, r6, pc}
 8000384:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000388:	f04f 0e00 	mov.w	lr, #0
 800038c:	3c01      	subs	r4, #1
 800038e:	f300 80ab 	bgt.w	80004e8 <__aeabi_dmul+0x238>
 8000392:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000396:	bfde      	ittt	le
 8000398:	2000      	movle	r0, #0
 800039a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800039e:	bd70      	pople	{r4, r5, r6, pc}
 80003a0:	f1c4 0400 	rsb	r4, r4, #0
 80003a4:	3c20      	subs	r4, #32
 80003a6:	da35      	bge.n	8000414 <__aeabi_dmul+0x164>
 80003a8:	340c      	adds	r4, #12
 80003aa:	dc1b      	bgt.n	80003e4 <__aeabi_dmul+0x134>
 80003ac:	f104 0414 	add.w	r4, r4, #20
 80003b0:	f1c4 0520 	rsb	r5, r4, #32
 80003b4:	fa00 f305 	lsl.w	r3, r0, r5
 80003b8:	fa20 f004 	lsr.w	r0, r0, r4
 80003bc:	fa01 f205 	lsl.w	r2, r1, r5
 80003c0:	ea40 0002 	orr.w	r0, r0, r2
 80003c4:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80003c8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80003cc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80003d0:	fa21 f604 	lsr.w	r6, r1, r4
 80003d4:	eb42 0106 	adc.w	r1, r2, r6
 80003d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003dc:	bf08      	it	eq
 80003de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003e2:	bd70      	pop	{r4, r5, r6, pc}
 80003e4:	f1c4 040c 	rsb	r4, r4, #12
 80003e8:	f1c4 0520 	rsb	r5, r4, #32
 80003ec:	fa00 f304 	lsl.w	r3, r0, r4
 80003f0:	fa20 f005 	lsr.w	r0, r0, r5
 80003f4:	fa01 f204 	lsl.w	r2, r1, r4
 80003f8:	ea40 0002 	orr.w	r0, r0, r2
 80003fc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000400:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000404:	f141 0100 	adc.w	r1, r1, #0
 8000408:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800040c:	bf08      	it	eq
 800040e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000412:	bd70      	pop	{r4, r5, r6, pc}
 8000414:	f1c4 0520 	rsb	r5, r4, #32
 8000418:	fa00 f205 	lsl.w	r2, r0, r5
 800041c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000420:	fa20 f304 	lsr.w	r3, r0, r4
 8000424:	fa01 f205 	lsl.w	r2, r1, r5
 8000428:	ea43 0302 	orr.w	r3, r3, r2
 800042c:	fa21 f004 	lsr.w	r0, r1, r4
 8000430:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000434:	fa21 f204 	lsr.w	r2, r1, r4
 8000438:	ea20 0002 	bic.w	r0, r0, r2
 800043c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000440:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000444:	bf08      	it	eq
 8000446:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800044a:	bd70      	pop	{r4, r5, r6, pc}
 800044c:	f094 0f00 	teq	r4, #0
 8000450:	d10f      	bne.n	8000472 <__aeabi_dmul+0x1c2>
 8000452:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000456:	0040      	lsls	r0, r0, #1
 8000458:	eb41 0101 	adc.w	r1, r1, r1
 800045c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000460:	bf08      	it	eq
 8000462:	3c01      	subeq	r4, #1
 8000464:	d0f7      	beq.n	8000456 <__aeabi_dmul+0x1a6>
 8000466:	ea41 0106 	orr.w	r1, r1, r6
 800046a:	f095 0f00 	teq	r5, #0
 800046e:	bf18      	it	ne
 8000470:	4770      	bxne	lr
 8000472:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000476:	0052      	lsls	r2, r2, #1
 8000478:	eb43 0303 	adc.w	r3, r3, r3
 800047c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000480:	bf08      	it	eq
 8000482:	3d01      	subeq	r5, #1
 8000484:	d0f7      	beq.n	8000476 <__aeabi_dmul+0x1c6>
 8000486:	ea43 0306 	orr.w	r3, r3, r6
 800048a:	4770      	bx	lr
 800048c:	ea94 0f0c 	teq	r4, ip
 8000490:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000494:	bf18      	it	ne
 8000496:	ea95 0f0c 	teqne	r5, ip
 800049a:	d00c      	beq.n	80004b6 <__aeabi_dmul+0x206>
 800049c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80004a0:	bf18      	it	ne
 80004a2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80004a6:	d1d1      	bne.n	800044c <__aeabi_dmul+0x19c>
 80004a8:	ea81 0103 	eor.w	r1, r1, r3
 80004ac:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80004b0:	f04f 0000 	mov.w	r0, #0
 80004b4:	bd70      	pop	{r4, r5, r6, pc}
 80004b6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80004ba:	bf06      	itte	eq
 80004bc:	4610      	moveq	r0, r2
 80004be:	4619      	moveq	r1, r3
 80004c0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80004c4:	d019      	beq.n	80004fa <__aeabi_dmul+0x24a>
 80004c6:	ea94 0f0c 	teq	r4, ip
 80004ca:	d102      	bne.n	80004d2 <__aeabi_dmul+0x222>
 80004cc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80004d0:	d113      	bne.n	80004fa <__aeabi_dmul+0x24a>
 80004d2:	ea95 0f0c 	teq	r5, ip
 80004d6:	d105      	bne.n	80004e4 <__aeabi_dmul+0x234>
 80004d8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80004dc:	bf1c      	itt	ne
 80004de:	4610      	movne	r0, r2
 80004e0:	4619      	movne	r1, r3
 80004e2:	d10a      	bne.n	80004fa <__aeabi_dmul+0x24a>
 80004e4:	ea81 0103 	eor.w	r1, r1, r3
 80004e8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80004ec:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd70      	pop	{r4, r5, r6, pc}
 80004fa:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80004fe:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000502:	bd70      	pop	{r4, r5, r6, pc}

08000504 <__aeabi_drsub>:
 8000504:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000508:	e002      	b.n	8000510 <__adddf3>
 800050a:	bf00      	nop

0800050c <__aeabi_dsub>:
 800050c:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000510 <__adddf3>:
 8000510:	b530      	push	{r4, r5, lr}
 8000512:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000516:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800051a:	ea94 0f05 	teq	r4, r5
 800051e:	bf08      	it	eq
 8000520:	ea90 0f02 	teqeq	r0, r2
 8000524:	bf1f      	itttt	ne
 8000526:	ea54 0c00 	orrsne.w	ip, r4, r0
 800052a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800052e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000532:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000536:	f000 80e2 	beq.w	80006fe <__adddf3+0x1ee>
 800053a:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800053e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000542:	bfb8      	it	lt
 8000544:	426d      	neglt	r5, r5
 8000546:	dd0c      	ble.n	8000562 <__adddf3+0x52>
 8000548:	442c      	add	r4, r5
 800054a:	ea80 0202 	eor.w	r2, r0, r2
 800054e:	ea81 0303 	eor.w	r3, r1, r3
 8000552:	ea82 0000 	eor.w	r0, r2, r0
 8000556:	ea83 0101 	eor.w	r1, r3, r1
 800055a:	ea80 0202 	eor.w	r2, r0, r2
 800055e:	ea81 0303 	eor.w	r3, r1, r3
 8000562:	2d36      	cmp	r5, #54	@ 0x36
 8000564:	bf88      	it	hi
 8000566:	bd30      	pophi	{r4, r5, pc}
 8000568:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800056c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000570:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000574:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000578:	d002      	beq.n	8000580 <__adddf3+0x70>
 800057a:	4240      	negs	r0, r0
 800057c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000580:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000584:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000588:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800058c:	d002      	beq.n	8000594 <__adddf3+0x84>
 800058e:	4252      	negs	r2, r2
 8000590:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000594:	ea94 0f05 	teq	r4, r5
 8000598:	f000 80a7 	beq.w	80006ea <__adddf3+0x1da>
 800059c:	f1a4 0401 	sub.w	r4, r4, #1
 80005a0:	f1d5 0e20 	rsbs	lr, r5, #32
 80005a4:	db0d      	blt.n	80005c2 <__adddf3+0xb2>
 80005a6:	fa02 fc0e 	lsl.w	ip, r2, lr
 80005aa:	fa22 f205 	lsr.w	r2, r2, r5
 80005ae:	1880      	adds	r0, r0, r2
 80005b0:	f141 0100 	adc.w	r1, r1, #0
 80005b4:	fa03 f20e 	lsl.w	r2, r3, lr
 80005b8:	1880      	adds	r0, r0, r2
 80005ba:	fa43 f305 	asr.w	r3, r3, r5
 80005be:	4159      	adcs	r1, r3
 80005c0:	e00e      	b.n	80005e0 <__adddf3+0xd0>
 80005c2:	f1a5 0520 	sub.w	r5, r5, #32
 80005c6:	f10e 0e20 	add.w	lr, lr, #32
 80005ca:	2a01      	cmp	r2, #1
 80005cc:	fa03 fc0e 	lsl.w	ip, r3, lr
 80005d0:	bf28      	it	cs
 80005d2:	f04c 0c02 	orrcs.w	ip, ip, #2
 80005d6:	fa43 f305 	asr.w	r3, r3, r5
 80005da:	18c0      	adds	r0, r0, r3
 80005dc:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80005e0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005e4:	d507      	bpl.n	80005f6 <__adddf3+0xe6>
 80005e6:	f04f 0e00 	mov.w	lr, #0
 80005ea:	f1dc 0c00 	rsbs	ip, ip, #0
 80005ee:	eb7e 0000 	sbcs.w	r0, lr, r0
 80005f2:	eb6e 0101 	sbc.w	r1, lr, r1
 80005f6:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80005fa:	d31b      	bcc.n	8000634 <__adddf3+0x124>
 80005fc:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000600:	d30c      	bcc.n	800061c <__adddf3+0x10c>
 8000602:	0849      	lsrs	r1, r1, #1
 8000604:	ea5f 0030 	movs.w	r0, r0, rrx
 8000608:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800060c:	f104 0401 	add.w	r4, r4, #1
 8000610:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000614:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000618:	f080 809a 	bcs.w	8000750 <__adddf3+0x240>
 800061c:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000620:	bf08      	it	eq
 8000622:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000626:	f150 0000 	adcs.w	r0, r0, #0
 800062a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800062e:	ea41 0105 	orr.w	r1, r1, r5
 8000632:	bd30      	pop	{r4, r5, pc}
 8000634:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000638:	4140      	adcs	r0, r0
 800063a:	eb41 0101 	adc.w	r1, r1, r1
 800063e:	3c01      	subs	r4, #1
 8000640:	bf28      	it	cs
 8000642:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000646:	d2e9      	bcs.n	800061c <__adddf3+0x10c>
 8000648:	f091 0f00 	teq	r1, #0
 800064c:	bf04      	itt	eq
 800064e:	4601      	moveq	r1, r0
 8000650:	2000      	moveq	r0, #0
 8000652:	fab1 f381 	clz	r3, r1
 8000656:	bf08      	it	eq
 8000658:	3320      	addeq	r3, #32
 800065a:	f1a3 030b 	sub.w	r3, r3, #11
 800065e:	f1b3 0220 	subs.w	r2, r3, #32
 8000662:	da0c      	bge.n	800067e <__adddf3+0x16e>
 8000664:	320c      	adds	r2, #12
 8000666:	dd08      	ble.n	800067a <__adddf3+0x16a>
 8000668:	f102 0c14 	add.w	ip, r2, #20
 800066c:	f1c2 020c 	rsb	r2, r2, #12
 8000670:	fa01 f00c 	lsl.w	r0, r1, ip
 8000674:	fa21 f102 	lsr.w	r1, r1, r2
 8000678:	e00c      	b.n	8000694 <__adddf3+0x184>
 800067a:	f102 0214 	add.w	r2, r2, #20
 800067e:	bfd8      	it	le
 8000680:	f1c2 0c20 	rsble	ip, r2, #32
 8000684:	fa01 f102 	lsl.w	r1, r1, r2
 8000688:	fa20 fc0c 	lsr.w	ip, r0, ip
 800068c:	bfdc      	itt	le
 800068e:	ea41 010c 	orrle.w	r1, r1, ip
 8000692:	4090      	lslle	r0, r2
 8000694:	1ae4      	subs	r4, r4, r3
 8000696:	bfa2      	ittt	ge
 8000698:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800069c:	4329      	orrge	r1, r5
 800069e:	bd30      	popge	{r4, r5, pc}
 80006a0:	ea6f 0404 	mvn.w	r4, r4
 80006a4:	3c1f      	subs	r4, #31
 80006a6:	da1c      	bge.n	80006e2 <__adddf3+0x1d2>
 80006a8:	340c      	adds	r4, #12
 80006aa:	dc0e      	bgt.n	80006ca <__adddf3+0x1ba>
 80006ac:	f104 0414 	add.w	r4, r4, #20
 80006b0:	f1c4 0220 	rsb	r2, r4, #32
 80006b4:	fa20 f004 	lsr.w	r0, r0, r4
 80006b8:	fa01 f302 	lsl.w	r3, r1, r2
 80006bc:	ea40 0003 	orr.w	r0, r0, r3
 80006c0:	fa21 f304 	lsr.w	r3, r1, r4
 80006c4:	ea45 0103 	orr.w	r1, r5, r3
 80006c8:	bd30      	pop	{r4, r5, pc}
 80006ca:	f1c4 040c 	rsb	r4, r4, #12
 80006ce:	f1c4 0220 	rsb	r2, r4, #32
 80006d2:	fa20 f002 	lsr.w	r0, r0, r2
 80006d6:	fa01 f304 	lsl.w	r3, r1, r4
 80006da:	ea40 0003 	orr.w	r0, r0, r3
 80006de:	4629      	mov	r1, r5
 80006e0:	bd30      	pop	{r4, r5, pc}
 80006e2:	fa21 f004 	lsr.w	r0, r1, r4
 80006e6:	4629      	mov	r1, r5
 80006e8:	bd30      	pop	{r4, r5, pc}
 80006ea:	f094 0f00 	teq	r4, #0
 80006ee:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80006f2:	bf06      	itte	eq
 80006f4:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80006f8:	3401      	addeq	r4, #1
 80006fa:	3d01      	subne	r5, #1
 80006fc:	e74e      	b.n	800059c <__adddf3+0x8c>
 80006fe:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000702:	bf18      	it	ne
 8000704:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000708:	d029      	beq.n	800075e <__adddf3+0x24e>
 800070a:	ea94 0f05 	teq	r4, r5
 800070e:	bf08      	it	eq
 8000710:	ea90 0f02 	teqeq	r0, r2
 8000714:	d005      	beq.n	8000722 <__adddf3+0x212>
 8000716:	ea54 0c00 	orrs.w	ip, r4, r0
 800071a:	bf04      	itt	eq
 800071c:	4619      	moveq	r1, r3
 800071e:	4610      	moveq	r0, r2
 8000720:	bd30      	pop	{r4, r5, pc}
 8000722:	ea91 0f03 	teq	r1, r3
 8000726:	bf1e      	ittt	ne
 8000728:	2100      	movne	r1, #0
 800072a:	2000      	movne	r0, #0
 800072c:	bd30      	popne	{r4, r5, pc}
 800072e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000732:	d105      	bne.n	8000740 <__adddf3+0x230>
 8000734:	0040      	lsls	r0, r0, #1
 8000736:	4149      	adcs	r1, r1
 8000738:	bf28      	it	cs
 800073a:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800073e:	bd30      	pop	{r4, r5, pc}
 8000740:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000744:	bf3c      	itt	cc
 8000746:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800074a:	bd30      	popcc	{r4, r5, pc}
 800074c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000750:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000754:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000758:	f04f 0000 	mov.w	r0, #0
 800075c:	bd30      	pop	{r4, r5, pc}
 800075e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000762:	bf1a      	itte	ne
 8000764:	4619      	movne	r1, r3
 8000766:	4610      	movne	r0, r2
 8000768:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800076c:	bf1c      	itt	ne
 800076e:	460b      	movne	r3, r1
 8000770:	4602      	movne	r2, r0
 8000772:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000776:	bf06      	itte	eq
 8000778:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800077c:	ea91 0f03 	teqeq	r1, r3
 8000780:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000784:	bd30      	pop	{r4, r5, pc}
 8000786:	bf00      	nop

08000788 <__aeabi_ui2d>:
 8000788:	f090 0f00 	teq	r0, #0
 800078c:	bf04      	itt	eq
 800078e:	2100      	moveq	r1, #0
 8000790:	4770      	bxeq	lr
 8000792:	b530      	push	{r4, r5, lr}
 8000794:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000798:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800079c:	f04f 0500 	mov.w	r5, #0
 80007a0:	f04f 0100 	mov.w	r1, #0
 80007a4:	e750      	b.n	8000648 <__adddf3+0x138>
 80007a6:	bf00      	nop

080007a8 <__aeabi_i2d>:
 80007a8:	f090 0f00 	teq	r0, #0
 80007ac:	bf04      	itt	eq
 80007ae:	2100      	moveq	r1, #0
 80007b0:	4770      	bxeq	lr
 80007b2:	b530      	push	{r4, r5, lr}
 80007b4:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80007b8:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80007bc:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80007c0:	bf48      	it	mi
 80007c2:	4240      	negmi	r0, r0
 80007c4:	f04f 0100 	mov.w	r1, #0
 80007c8:	e73e      	b.n	8000648 <__adddf3+0x138>
 80007ca:	bf00      	nop

080007cc <__aeabi_f2d>:
 80007cc:	0042      	lsls	r2, r0, #1
 80007ce:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80007d2:	ea4f 0131 	mov.w	r1, r1, rrx
 80007d6:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80007da:	bf1f      	itttt	ne
 80007dc:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80007e0:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80007e4:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80007e8:	4770      	bxne	lr
 80007ea:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80007ee:	bf08      	it	eq
 80007f0:	4770      	bxeq	lr
 80007f2:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80007f6:	bf04      	itt	eq
 80007f8:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80007fc:	4770      	bxeq	lr
 80007fe:	b530      	push	{r4, r5, lr}
 8000800:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000804:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000808:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800080c:	e71c      	b.n	8000648 <__adddf3+0x138>
 800080e:	bf00      	nop

08000810 <__aeabi_ul2d>:
 8000810:	ea50 0201 	orrs.w	r2, r0, r1
 8000814:	bf08      	it	eq
 8000816:	4770      	bxeq	lr
 8000818:	b530      	push	{r4, r5, lr}
 800081a:	f04f 0500 	mov.w	r5, #0
 800081e:	e00a      	b.n	8000836 <__aeabi_l2d+0x16>

08000820 <__aeabi_l2d>:
 8000820:	ea50 0201 	orrs.w	r2, r0, r1
 8000824:	bf08      	it	eq
 8000826:	4770      	bxeq	lr
 8000828:	b530      	push	{r4, r5, lr}
 800082a:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800082e:	d502      	bpl.n	8000836 <__aeabi_l2d+0x16>
 8000830:	4240      	negs	r0, r0
 8000832:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000836:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800083a:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800083e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000842:	f43f aed8 	beq.w	80005f6 <__adddf3+0xe6>
 8000846:	f04f 0203 	mov.w	r2, #3
 800084a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800084e:	bf18      	it	ne
 8000850:	3203      	addne	r2, #3
 8000852:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000856:	bf18      	it	ne
 8000858:	3203      	addne	r2, #3
 800085a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800085e:	f1c2 0320 	rsb	r3, r2, #32
 8000862:	fa00 fc03 	lsl.w	ip, r0, r3
 8000866:	fa20 f002 	lsr.w	r0, r0, r2
 800086a:	fa01 fe03 	lsl.w	lr, r1, r3
 800086e:	ea40 000e 	orr.w	r0, r0, lr
 8000872:	fa21 f102 	lsr.w	r1, r1, r2
 8000876:	4414      	add	r4, r2
 8000878:	e6bd      	b.n	80005f6 <__adddf3+0xe6>
 800087a:	bf00      	nop

0800087c <__aeabi_d2iz>:
 800087c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000880:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000884:	d215      	bcs.n	80008b2 <__aeabi_d2iz+0x36>
 8000886:	d511      	bpl.n	80008ac <__aeabi_d2iz+0x30>
 8000888:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 800088c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000890:	d912      	bls.n	80008b8 <__aeabi_d2iz+0x3c>
 8000892:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000896:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800089a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800089e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80008a2:	fa23 f002 	lsr.w	r0, r3, r2
 80008a6:	bf18      	it	ne
 80008a8:	4240      	negne	r0, r0
 80008aa:	4770      	bx	lr
 80008ac:	f04f 0000 	mov.w	r0, #0
 80008b0:	4770      	bx	lr
 80008b2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80008b6:	d105      	bne.n	80008c4 <__aeabi_d2iz+0x48>
 80008b8:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 80008bc:	bf08      	it	eq
 80008be:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 80008c2:	4770      	bx	lr
 80008c4:	f04f 0000 	mov.w	r0, #0
 80008c8:	4770      	bx	lr
 80008ca:	bf00      	nop

080008cc <__aeabi_uldivmod>:
 80008cc:	b953      	cbnz	r3, 80008e4 <__aeabi_uldivmod+0x18>
 80008ce:	b94a      	cbnz	r2, 80008e4 <__aeabi_uldivmod+0x18>
 80008d0:	2900      	cmp	r1, #0
 80008d2:	bf08      	it	eq
 80008d4:	2800      	cmpeq	r0, #0
 80008d6:	bf1c      	itt	ne
 80008d8:	f04f 31ff 	movne.w	r1, #4294967295
 80008dc:	f04f 30ff 	movne.w	r0, #4294967295
 80008e0:	f000 b988 	b.w	8000bf4 <__aeabi_idiv0>
 80008e4:	f1ad 0c08 	sub.w	ip, sp, #8
 80008e8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80008ec:	f000 f806 	bl	80008fc <__udivmoddi4>
 80008f0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80008f4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80008f8:	b004      	add	sp, #16
 80008fa:	4770      	bx	lr

080008fc <__udivmoddi4>:
 80008fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000900:	9d08      	ldr	r5, [sp, #32]
 8000902:	468e      	mov	lr, r1
 8000904:	4604      	mov	r4, r0
 8000906:	4688      	mov	r8, r1
 8000908:	2b00      	cmp	r3, #0
 800090a:	d14a      	bne.n	80009a2 <__udivmoddi4+0xa6>
 800090c:	428a      	cmp	r2, r1
 800090e:	4617      	mov	r7, r2
 8000910:	d962      	bls.n	80009d8 <__udivmoddi4+0xdc>
 8000912:	fab2 f682 	clz	r6, r2
 8000916:	b14e      	cbz	r6, 800092c <__udivmoddi4+0x30>
 8000918:	f1c6 0320 	rsb	r3, r6, #32
 800091c:	fa01 f806 	lsl.w	r8, r1, r6
 8000920:	fa20 f303 	lsr.w	r3, r0, r3
 8000924:	40b7      	lsls	r7, r6
 8000926:	ea43 0808 	orr.w	r8, r3, r8
 800092a:	40b4      	lsls	r4, r6
 800092c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000930:	fa1f fc87 	uxth.w	ip, r7
 8000934:	fbb8 f1fe 	udiv	r1, r8, lr
 8000938:	0c23      	lsrs	r3, r4, #16
 800093a:	fb0e 8811 	mls	r8, lr, r1, r8
 800093e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000942:	fb01 f20c 	mul.w	r2, r1, ip
 8000946:	429a      	cmp	r2, r3
 8000948:	d909      	bls.n	800095e <__udivmoddi4+0x62>
 800094a:	18fb      	adds	r3, r7, r3
 800094c:	f101 30ff 	add.w	r0, r1, #4294967295
 8000950:	f080 80ea 	bcs.w	8000b28 <__udivmoddi4+0x22c>
 8000954:	429a      	cmp	r2, r3
 8000956:	f240 80e7 	bls.w	8000b28 <__udivmoddi4+0x22c>
 800095a:	3902      	subs	r1, #2
 800095c:	443b      	add	r3, r7
 800095e:	1a9a      	subs	r2, r3, r2
 8000960:	b2a3      	uxth	r3, r4
 8000962:	fbb2 f0fe 	udiv	r0, r2, lr
 8000966:	fb0e 2210 	mls	r2, lr, r0, r2
 800096a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800096e:	fb00 fc0c 	mul.w	ip, r0, ip
 8000972:	459c      	cmp	ip, r3
 8000974:	d909      	bls.n	800098a <__udivmoddi4+0x8e>
 8000976:	18fb      	adds	r3, r7, r3
 8000978:	f100 32ff 	add.w	r2, r0, #4294967295
 800097c:	f080 80d6 	bcs.w	8000b2c <__udivmoddi4+0x230>
 8000980:	459c      	cmp	ip, r3
 8000982:	f240 80d3 	bls.w	8000b2c <__udivmoddi4+0x230>
 8000986:	443b      	add	r3, r7
 8000988:	3802      	subs	r0, #2
 800098a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800098e:	eba3 030c 	sub.w	r3, r3, ip
 8000992:	2100      	movs	r1, #0
 8000994:	b11d      	cbz	r5, 800099e <__udivmoddi4+0xa2>
 8000996:	40f3      	lsrs	r3, r6
 8000998:	2200      	movs	r2, #0
 800099a:	e9c5 3200 	strd	r3, r2, [r5]
 800099e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80009a2:	428b      	cmp	r3, r1
 80009a4:	d905      	bls.n	80009b2 <__udivmoddi4+0xb6>
 80009a6:	b10d      	cbz	r5, 80009ac <__udivmoddi4+0xb0>
 80009a8:	e9c5 0100 	strd	r0, r1, [r5]
 80009ac:	2100      	movs	r1, #0
 80009ae:	4608      	mov	r0, r1
 80009b0:	e7f5      	b.n	800099e <__udivmoddi4+0xa2>
 80009b2:	fab3 f183 	clz	r1, r3
 80009b6:	2900      	cmp	r1, #0
 80009b8:	d146      	bne.n	8000a48 <__udivmoddi4+0x14c>
 80009ba:	4573      	cmp	r3, lr
 80009bc:	d302      	bcc.n	80009c4 <__udivmoddi4+0xc8>
 80009be:	4282      	cmp	r2, r0
 80009c0:	f200 8105 	bhi.w	8000bce <__udivmoddi4+0x2d2>
 80009c4:	1a84      	subs	r4, r0, r2
 80009c6:	eb6e 0203 	sbc.w	r2, lr, r3
 80009ca:	2001      	movs	r0, #1
 80009cc:	4690      	mov	r8, r2
 80009ce:	2d00      	cmp	r5, #0
 80009d0:	d0e5      	beq.n	800099e <__udivmoddi4+0xa2>
 80009d2:	e9c5 4800 	strd	r4, r8, [r5]
 80009d6:	e7e2      	b.n	800099e <__udivmoddi4+0xa2>
 80009d8:	2a00      	cmp	r2, #0
 80009da:	f000 8090 	beq.w	8000afe <__udivmoddi4+0x202>
 80009de:	fab2 f682 	clz	r6, r2
 80009e2:	2e00      	cmp	r6, #0
 80009e4:	f040 80a4 	bne.w	8000b30 <__udivmoddi4+0x234>
 80009e8:	1a8a      	subs	r2, r1, r2
 80009ea:	0c03      	lsrs	r3, r0, #16
 80009ec:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80009f0:	b280      	uxth	r0, r0
 80009f2:	b2bc      	uxth	r4, r7
 80009f4:	2101      	movs	r1, #1
 80009f6:	fbb2 fcfe 	udiv	ip, r2, lr
 80009fa:	fb0e 221c 	mls	r2, lr, ip, r2
 80009fe:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000a02:	fb04 f20c 	mul.w	r2, r4, ip
 8000a06:	429a      	cmp	r2, r3
 8000a08:	d907      	bls.n	8000a1a <__udivmoddi4+0x11e>
 8000a0a:	18fb      	adds	r3, r7, r3
 8000a0c:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000a10:	d202      	bcs.n	8000a18 <__udivmoddi4+0x11c>
 8000a12:	429a      	cmp	r2, r3
 8000a14:	f200 80e0 	bhi.w	8000bd8 <__udivmoddi4+0x2dc>
 8000a18:	46c4      	mov	ip, r8
 8000a1a:	1a9b      	subs	r3, r3, r2
 8000a1c:	fbb3 f2fe 	udiv	r2, r3, lr
 8000a20:	fb0e 3312 	mls	r3, lr, r2, r3
 8000a24:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000a28:	fb02 f404 	mul.w	r4, r2, r4
 8000a2c:	429c      	cmp	r4, r3
 8000a2e:	d907      	bls.n	8000a40 <__udivmoddi4+0x144>
 8000a30:	18fb      	adds	r3, r7, r3
 8000a32:	f102 30ff 	add.w	r0, r2, #4294967295
 8000a36:	d202      	bcs.n	8000a3e <__udivmoddi4+0x142>
 8000a38:	429c      	cmp	r4, r3
 8000a3a:	f200 80ca 	bhi.w	8000bd2 <__udivmoddi4+0x2d6>
 8000a3e:	4602      	mov	r2, r0
 8000a40:	1b1b      	subs	r3, r3, r4
 8000a42:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000a46:	e7a5      	b.n	8000994 <__udivmoddi4+0x98>
 8000a48:	f1c1 0620 	rsb	r6, r1, #32
 8000a4c:	408b      	lsls	r3, r1
 8000a4e:	fa22 f706 	lsr.w	r7, r2, r6
 8000a52:	431f      	orrs	r7, r3
 8000a54:	fa0e f401 	lsl.w	r4, lr, r1
 8000a58:	fa20 f306 	lsr.w	r3, r0, r6
 8000a5c:	fa2e fe06 	lsr.w	lr, lr, r6
 8000a60:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000a64:	4323      	orrs	r3, r4
 8000a66:	fa00 f801 	lsl.w	r8, r0, r1
 8000a6a:	fa1f fc87 	uxth.w	ip, r7
 8000a6e:	fbbe f0f9 	udiv	r0, lr, r9
 8000a72:	0c1c      	lsrs	r4, r3, #16
 8000a74:	fb09 ee10 	mls	lr, r9, r0, lr
 8000a78:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000a7c:	fb00 fe0c 	mul.w	lr, r0, ip
 8000a80:	45a6      	cmp	lr, r4
 8000a82:	fa02 f201 	lsl.w	r2, r2, r1
 8000a86:	d909      	bls.n	8000a9c <__udivmoddi4+0x1a0>
 8000a88:	193c      	adds	r4, r7, r4
 8000a8a:	f100 3aff 	add.w	sl, r0, #4294967295
 8000a8e:	f080 809c 	bcs.w	8000bca <__udivmoddi4+0x2ce>
 8000a92:	45a6      	cmp	lr, r4
 8000a94:	f240 8099 	bls.w	8000bca <__udivmoddi4+0x2ce>
 8000a98:	3802      	subs	r0, #2
 8000a9a:	443c      	add	r4, r7
 8000a9c:	eba4 040e 	sub.w	r4, r4, lr
 8000aa0:	fa1f fe83 	uxth.w	lr, r3
 8000aa4:	fbb4 f3f9 	udiv	r3, r4, r9
 8000aa8:	fb09 4413 	mls	r4, r9, r3, r4
 8000aac:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ab0:	fb03 fc0c 	mul.w	ip, r3, ip
 8000ab4:	45a4      	cmp	ip, r4
 8000ab6:	d908      	bls.n	8000aca <__udivmoddi4+0x1ce>
 8000ab8:	193c      	adds	r4, r7, r4
 8000aba:	f103 3eff 	add.w	lr, r3, #4294967295
 8000abe:	f080 8082 	bcs.w	8000bc6 <__udivmoddi4+0x2ca>
 8000ac2:	45a4      	cmp	ip, r4
 8000ac4:	d97f      	bls.n	8000bc6 <__udivmoddi4+0x2ca>
 8000ac6:	3b02      	subs	r3, #2
 8000ac8:	443c      	add	r4, r7
 8000aca:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000ace:	eba4 040c 	sub.w	r4, r4, ip
 8000ad2:	fba0 ec02 	umull	lr, ip, r0, r2
 8000ad6:	4564      	cmp	r4, ip
 8000ad8:	4673      	mov	r3, lr
 8000ada:	46e1      	mov	r9, ip
 8000adc:	d362      	bcc.n	8000ba4 <__udivmoddi4+0x2a8>
 8000ade:	d05f      	beq.n	8000ba0 <__udivmoddi4+0x2a4>
 8000ae0:	b15d      	cbz	r5, 8000afa <__udivmoddi4+0x1fe>
 8000ae2:	ebb8 0203 	subs.w	r2, r8, r3
 8000ae6:	eb64 0409 	sbc.w	r4, r4, r9
 8000aea:	fa04 f606 	lsl.w	r6, r4, r6
 8000aee:	fa22 f301 	lsr.w	r3, r2, r1
 8000af2:	431e      	orrs	r6, r3
 8000af4:	40cc      	lsrs	r4, r1
 8000af6:	e9c5 6400 	strd	r6, r4, [r5]
 8000afa:	2100      	movs	r1, #0
 8000afc:	e74f      	b.n	800099e <__udivmoddi4+0xa2>
 8000afe:	fbb1 fcf2 	udiv	ip, r1, r2
 8000b02:	0c01      	lsrs	r1, r0, #16
 8000b04:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000b08:	b280      	uxth	r0, r0
 8000b0a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000b0e:	463b      	mov	r3, r7
 8000b10:	4638      	mov	r0, r7
 8000b12:	463c      	mov	r4, r7
 8000b14:	46b8      	mov	r8, r7
 8000b16:	46be      	mov	lr, r7
 8000b18:	2620      	movs	r6, #32
 8000b1a:	fbb1 f1f7 	udiv	r1, r1, r7
 8000b1e:	eba2 0208 	sub.w	r2, r2, r8
 8000b22:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000b26:	e766      	b.n	80009f6 <__udivmoddi4+0xfa>
 8000b28:	4601      	mov	r1, r0
 8000b2a:	e718      	b.n	800095e <__udivmoddi4+0x62>
 8000b2c:	4610      	mov	r0, r2
 8000b2e:	e72c      	b.n	800098a <__udivmoddi4+0x8e>
 8000b30:	f1c6 0220 	rsb	r2, r6, #32
 8000b34:	fa2e f302 	lsr.w	r3, lr, r2
 8000b38:	40b7      	lsls	r7, r6
 8000b3a:	40b1      	lsls	r1, r6
 8000b3c:	fa20 f202 	lsr.w	r2, r0, r2
 8000b40:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000b44:	430a      	orrs	r2, r1
 8000b46:	fbb3 f8fe 	udiv	r8, r3, lr
 8000b4a:	b2bc      	uxth	r4, r7
 8000b4c:	fb0e 3318 	mls	r3, lr, r8, r3
 8000b50:	0c11      	lsrs	r1, r2, #16
 8000b52:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000b56:	fb08 f904 	mul.w	r9, r8, r4
 8000b5a:	40b0      	lsls	r0, r6
 8000b5c:	4589      	cmp	r9, r1
 8000b5e:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000b62:	b280      	uxth	r0, r0
 8000b64:	d93e      	bls.n	8000be4 <__udivmoddi4+0x2e8>
 8000b66:	1879      	adds	r1, r7, r1
 8000b68:	f108 3cff 	add.w	ip, r8, #4294967295
 8000b6c:	d201      	bcs.n	8000b72 <__udivmoddi4+0x276>
 8000b6e:	4589      	cmp	r9, r1
 8000b70:	d81f      	bhi.n	8000bb2 <__udivmoddi4+0x2b6>
 8000b72:	eba1 0109 	sub.w	r1, r1, r9
 8000b76:	fbb1 f9fe 	udiv	r9, r1, lr
 8000b7a:	fb09 f804 	mul.w	r8, r9, r4
 8000b7e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000b82:	b292      	uxth	r2, r2
 8000b84:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000b88:	4542      	cmp	r2, r8
 8000b8a:	d229      	bcs.n	8000be0 <__udivmoddi4+0x2e4>
 8000b8c:	18ba      	adds	r2, r7, r2
 8000b8e:	f109 31ff 	add.w	r1, r9, #4294967295
 8000b92:	d2c4      	bcs.n	8000b1e <__udivmoddi4+0x222>
 8000b94:	4542      	cmp	r2, r8
 8000b96:	d2c2      	bcs.n	8000b1e <__udivmoddi4+0x222>
 8000b98:	f1a9 0102 	sub.w	r1, r9, #2
 8000b9c:	443a      	add	r2, r7
 8000b9e:	e7be      	b.n	8000b1e <__udivmoddi4+0x222>
 8000ba0:	45f0      	cmp	r8, lr
 8000ba2:	d29d      	bcs.n	8000ae0 <__udivmoddi4+0x1e4>
 8000ba4:	ebbe 0302 	subs.w	r3, lr, r2
 8000ba8:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000bac:	3801      	subs	r0, #1
 8000bae:	46e1      	mov	r9, ip
 8000bb0:	e796      	b.n	8000ae0 <__udivmoddi4+0x1e4>
 8000bb2:	eba7 0909 	sub.w	r9, r7, r9
 8000bb6:	4449      	add	r1, r9
 8000bb8:	f1a8 0c02 	sub.w	ip, r8, #2
 8000bbc:	fbb1 f9fe 	udiv	r9, r1, lr
 8000bc0:	fb09 f804 	mul.w	r8, r9, r4
 8000bc4:	e7db      	b.n	8000b7e <__udivmoddi4+0x282>
 8000bc6:	4673      	mov	r3, lr
 8000bc8:	e77f      	b.n	8000aca <__udivmoddi4+0x1ce>
 8000bca:	4650      	mov	r0, sl
 8000bcc:	e766      	b.n	8000a9c <__udivmoddi4+0x1a0>
 8000bce:	4608      	mov	r0, r1
 8000bd0:	e6fd      	b.n	80009ce <__udivmoddi4+0xd2>
 8000bd2:	443b      	add	r3, r7
 8000bd4:	3a02      	subs	r2, #2
 8000bd6:	e733      	b.n	8000a40 <__udivmoddi4+0x144>
 8000bd8:	f1ac 0c02 	sub.w	ip, ip, #2
 8000bdc:	443b      	add	r3, r7
 8000bde:	e71c      	b.n	8000a1a <__udivmoddi4+0x11e>
 8000be0:	4649      	mov	r1, r9
 8000be2:	e79c      	b.n	8000b1e <__udivmoddi4+0x222>
 8000be4:	eba1 0109 	sub.w	r1, r1, r9
 8000be8:	46c4      	mov	ip, r8
 8000bea:	fbb1 f9fe 	udiv	r9, r1, lr
 8000bee:	fb09 f804 	mul.w	r8, r9, r4
 8000bf2:	e7c4      	b.n	8000b7e <__udivmoddi4+0x282>

08000bf4 <__aeabi_idiv0>:
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <read_adc_channel>:
static void MX_USART2_UART_Init(void);
static void MX_ADC1_Init(void);
static void MX_TIM2_Init(void);
/* USER CODE BEGIN PFP */

	uint32_t read_adc_channel(uint32_t channel) {
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	b086      	sub	sp, #24
 8000bfc:	af00      	add	r7, sp, #0
 8000bfe:	6078      	str	r0, [r7, #4]
		ADC_ChannelConfTypeDef sConfig = {0};
 8000c00:	f107 0308 	add.w	r3, r7, #8
 8000c04:	2200      	movs	r2, #0
 8000c06:	601a      	str	r2, [r3, #0]
 8000c08:	605a      	str	r2, [r3, #4]
 8000c0a:	609a      	str	r2, [r3, #8]
 8000c0c:	60da      	str	r2, [r3, #12]

		sConfig.Channel = channel;			//Cycles setting different channels to read
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	60bb      	str	r3, [r7, #8]
		sConfig.Rank = 1;					//Prioritizes current channel
 8000c12:	2301      	movs	r3, #1
 8000c14:	60fb      	str	r3, [r7, #12]
		sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000c16:	2300      	movs	r3, #0
 8000c18:	613b      	str	r3, [r7, #16]
		sConfig.Offset = 0;
 8000c1a:	2300      	movs	r3, #0
 8000c1c:	617b      	str	r3, [r7, #20]

		//If channel configuration fails enter error handler
		if(HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 8000c1e:	f107 0308 	add.w	r3, r7, #8
 8000c22:	4619      	mov	r1, r3
 8000c24:	480b      	ldr	r0, [pc, #44]	@ (8000c54 <read_adc_channel+0x5c>)
 8000c26:	f001 f8b5 	bl	8001d94 <HAL_ADC_ConfigChannel>
 8000c2a:	4603      	mov	r3, r0
 8000c2c:	2b00      	cmp	r3, #0
 8000c2e:	d001      	beq.n	8000c34 <read_adc_channel+0x3c>
			Error_Handler();
 8000c30:	f000 fc4c 	bl	80014cc <Error_Handler>
		}

		HAL_ADC_Start(&hadc1);
 8000c34:	4807      	ldr	r0, [pc, #28]	@ (8000c54 <read_adc_channel+0x5c>)
 8000c36:	f000 ff43 	bl	8001ac0 <HAL_ADC_Start>
		HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 8000c3a:	f04f 31ff 	mov.w	r1, #4294967295
 8000c3e:	4805      	ldr	r0, [pc, #20]	@ (8000c54 <read_adc_channel+0x5c>)
 8000c40:	f001 f810 	bl	8001c64 <HAL_ADC_PollForConversion>
		return HAL_ADC_GetValue(&hadc1);
 8000c44:	4803      	ldr	r0, [pc, #12]	@ (8000c54 <read_adc_channel+0x5c>)
 8000c46:	f001 f898 	bl	8001d7a <HAL_ADC_GetValue>
 8000c4a:	4603      	mov	r3, r0

	}
 8000c4c:	4618      	mov	r0, r3
 8000c4e:	3718      	adds	r7, #24
 8000c50:	46bd      	mov	sp, r7
 8000c52:	bd80      	pop	{r7, pc}
 8000c54:	20000084 	.word	0x20000084

08000c58 <__io_putchar>:


	int __io_putchar(int ch)
	{
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	b082      	sub	sp, #8
 8000c5c:	af00      	add	r7, sp, #0
 8000c5e:	6078      	str	r0, [r7, #4]
	    HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8000c60:	1d39      	adds	r1, r7, #4
 8000c62:	f04f 33ff 	mov.w	r3, #4294967295
 8000c66:	2201      	movs	r2, #1
 8000c68:	4803      	ldr	r0, [pc, #12]	@ (8000c78 <__io_putchar+0x20>)
 8000c6a:	f003 f877 	bl	8003d5c <HAL_UART_Transmit>
	    return ch;
 8000c6e:	687b      	ldr	r3, [r7, #4]
	}
 8000c70:	4618      	mov	r0, r3
 8000c72:	3708      	adds	r7, #8
 8000c74:	46bd      	mov	sp, r7
 8000c76:	bd80      	pop	{r7, pc}
 8000c78:	20000114 	.word	0x20000114
 8000c7c:	00000000 	.word	0x00000000

08000c80 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000c80:	b580      	push	{r7, lr}
 8000c82:	b096      	sub	sp, #88	@ 0x58
 8000c84:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000c86:	f000 fe41 	bl	800190c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000c8a:	f000 fa23 	bl	80010d4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000c8e:	f000 fb99 	bl	80013c4 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000c92:	f000 fb6d 	bl	8001370 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8000c96:	f000 fa8b 	bl	80011b0 <MX_ADC1_Init>
  MX_TIM2_Init();
 8000c9a:	f000 fb05 	bl	80012a8 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8000c9e:	2100      	movs	r1, #0
 8000ca0:	48a9      	ldr	r0, [pc, #676]	@ (8000f48 <main+0x2c8>)
 8000ca2:	f002 fb89 	bl	80033b8 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 8000ca6:	2104      	movs	r1, #4
 8000ca8:	48a7      	ldr	r0, [pc, #668]	@ (8000f48 <main+0x2c8>)
 8000caa:	f002 fb85 	bl	80033b8 <HAL_TIM_PWM_Start>

	 unsigned int arr = __HAL_TIM_GET_AUTORELOAD(&htim2);
 8000cae:	4ba6      	ldr	r3, [pc, #664]	@ (8000f48 <main+0x2c8>)
 8000cb0:	681b      	ldr	r3, [r3, #0]
 8000cb2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000cb4:	633b      	str	r3, [r7, #48]	@ 0x30
	 int n, s, e, w;
	 GPIO_PinState inA_ns, inB_ns, inA_ew, inB_ew;
	 int nsDiff, ewDiff;
	 int CCR_ch1, CCR_ch2;
	 int pwmMax = (int)(0.85*arr);
 8000cb6:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8000cb8:	f7ff fd66 	bl	8000788 <__aeabi_ui2d>
 8000cbc:	a3a0      	add	r3, pc, #640	@ (adr r3, 8000f40 <main+0x2c0>)
 8000cbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000cc2:	f7ff faf5 	bl	80002b0 <__aeabi_dmul>
 8000cc6:	4602      	mov	r2, r0
 8000cc8:	460b      	mov	r3, r1
 8000cca:	4610      	mov	r0, r2
 8000ccc:	4619      	mov	r1, r3
 8000cce:	f7ff fdd5 	bl	800087c <__aeabi_d2iz>
 8000cd2:	4603      	mov	r3, r0
 8000cd4:	62fb      	str	r3, [r7, #44]	@ 0x2c
	 int pwmMin = (int)(0.25*arr);
 8000cd6:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8000cd8:	f7ff fd56 	bl	8000788 <__aeabi_ui2d>
 8000cdc:	f04f 0200 	mov.w	r2, #0
 8000ce0:	4b9a      	ldr	r3, [pc, #616]	@ (8000f4c <main+0x2cc>)
 8000ce2:	f7ff fae5 	bl	80002b0 <__aeabi_dmul>
 8000ce6:	4602      	mov	r2, r0
 8000ce8:	460b      	mov	r3, r1
 8000cea:	4610      	mov	r0, r2
 8000cec:	4619      	mov	r1, r3
 8000cee:	f7ff fdc5 	bl	800087c <__aeabi_d2iz>
 8000cf2:	4603      	mov	r3, r0
 8000cf4:	62bb      	str	r3, [r7, #40]	@ 0x28
	 int pwmStart = 100;
 8000cf6:	2364      	movs	r3, #100	@ 0x64
 8000cf8:	627b      	str	r3, [r7, #36]	@ 0x24
	 int pwmDead = 75;
 8000cfa:	234b      	movs	r3, #75	@ 0x4b
 8000cfc:	623b      	str	r3, [r7, #32]
	 int maxDiff = 340;
 8000cfe:	f44f 73aa 	mov.w	r3, #340	@ 0x154
 8000d02:	61fb      	str	r3, [r7, #28]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  n = read_adc_channel(ADC_CHANNEL_10);
 8000d04:	200a      	movs	r0, #10
 8000d06:	f7ff ff77 	bl	8000bf8 <read_adc_channel>
 8000d0a:	4603      	mov	r3, r0
 8000d0c:	61bb      	str	r3, [r7, #24]
	  s = read_adc_channel(ADC_CHANNEL_11);
 8000d0e:	200b      	movs	r0, #11
 8000d10:	f7ff ff72 	bl	8000bf8 <read_adc_channel>
 8000d14:	4603      	mov	r3, r0
 8000d16:	617b      	str	r3, [r7, #20]
	  w = read_adc_channel(ADC_CHANNEL_12);
 8000d18:	200c      	movs	r0, #12
 8000d1a:	f7ff ff6d 	bl	8000bf8 <read_adc_channel>
 8000d1e:	4603      	mov	r3, r0
 8000d20:	613b      	str	r3, [r7, #16]
	  e = read_adc_channel(ADC_CHANNEL_13);
 8000d22:	200d      	movs	r0, #13
 8000d24:	f7ff ff68 	bl	8000bf8 <read_adc_channel>
 8000d28:	4603      	mov	r3, r0
 8000d2a:	60fb      	str	r3, [r7, #12]
	  nsDiff = n-s;
 8000d2c:	69ba      	ldr	r2, [r7, #24]
 8000d2e:	697b      	ldr	r3, [r7, #20]
 8000d30:	1ad3      	subs	r3, r2, r3
 8000d32:	60bb      	str	r3, [r7, #8]
	  ewDiff = e-w;
 8000d34:	68fa      	ldr	r2, [r7, #12]
 8000d36:	693b      	ldr	r3, [r7, #16]
 8000d38:	1ad3      	subs	r3, r2, r3
 8000d3a:	607b      	str	r3, [r7, #4]
//==============================Linear Actuator(NORTH/SOUTH)===================================
	  //If difference is greater than 100 start
	  if(abs(nsDiff) >= pwmStart) {
 8000d3c:	68bb      	ldr	r3, [r7, #8]
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	bfb8      	it	lt
 8000d42:	425b      	neglt	r3, r3
 8000d44:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000d46:	429a      	cmp	r2, r3
 8000d48:	f300 80a3 	bgt.w	8000e92 <main+0x212>

		  //If difference is greater than 340 clamp to max PWM speed
		  if(abs(nsDiff) > maxDiff){
 8000d4c:	68bb      	ldr	r3, [r7, #8]
 8000d4e:	2b00      	cmp	r3, #0
 8000d50:	bfb8      	it	lt
 8000d52:	425b      	neglt	r3, r3
 8000d54:	69fa      	ldr	r2, [r7, #28]
 8000d56:	429a      	cmp	r2, r3
 8000d58:	da40      	bge.n	8000ddc <main+0x15c>
			  //Handles direction based on the NORTH/SOUTH difference sign (MAX PWM)
			  if(nsDiff > 0) {
 8000d5a:	68bb      	ldr	r3, [r7, #8]
 8000d5c:	2b00      	cmp	r3, #0
 8000d5e:	dd1e      	ble.n	8000d9e <main+0x11e>
				  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_SET);
 8000d60:	2201      	movs	r2, #1
 8000d62:	2140      	movs	r1, #64	@ 0x40
 8000d64:	487a      	ldr	r0, [pc, #488]	@ (8000f50 <main+0x2d0>)
 8000d66:	f001 fcd5 	bl	8002714 <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_RESET);
 8000d6a:	2200      	movs	r2, #0
 8000d6c:	2180      	movs	r1, #128	@ 0x80
 8000d6e:	4878      	ldr	r0, [pc, #480]	@ (8000f50 <main+0x2d0>)
 8000d70:	f001 fcd0 	bl	8002714 <HAL_GPIO_WritePin>
				  CCR_ch1 = pwmMax;
 8000d74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000d76:	63bb      	str	r3, [r7, #56]	@ 0x38
				  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, CCR_ch1);
 8000d78:	4b73      	ldr	r3, [pc, #460]	@ (8000f48 <main+0x2c8>)
 8000d7a:	681b      	ldr	r3, [r3, #0]
 8000d7c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8000d7e:	635a      	str	r2, [r3, #52]	@ 0x34

				  //Reading H-bridge directional pins into variables for debugging
				  inA_ns = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_6);
 8000d80:	2140      	movs	r1, #64	@ 0x40
 8000d82:	4873      	ldr	r0, [pc, #460]	@ (8000f50 <main+0x2d0>)
 8000d84:	f001 fcae 	bl	80026e4 <HAL_GPIO_ReadPin>
 8000d88:	4603      	mov	r3, r0
 8000d8a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
				  inB_ns = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_7);
 8000d8e:	2180      	movs	r1, #128	@ 0x80
 8000d90:	486f      	ldr	r0, [pc, #444]	@ (8000f50 <main+0x2d0>)
 8000d92:	f001 fca7 	bl	80026e4 <HAL_GPIO_ReadPin>
 8000d96:	4603      	mov	r3, r0
 8000d98:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
 8000d9c:	e09e      	b.n	8000edc <main+0x25c>
			  }
			  //If difference is negative reverse direction of linear actuator at max PWM
			  else {
				  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);
 8000d9e:	2200      	movs	r2, #0
 8000da0:	2140      	movs	r1, #64	@ 0x40
 8000da2:	486b      	ldr	r0, [pc, #428]	@ (8000f50 <main+0x2d0>)
 8000da4:	f001 fcb6 	bl	8002714 <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_SET);
 8000da8:	2201      	movs	r2, #1
 8000daa:	2180      	movs	r1, #128	@ 0x80
 8000dac:	4868      	ldr	r0, [pc, #416]	@ (8000f50 <main+0x2d0>)
 8000dae:	f001 fcb1 	bl	8002714 <HAL_GPIO_WritePin>
				  CCR_ch1 = pwmMax;
 8000db2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000db4:	63bb      	str	r3, [r7, #56]	@ 0x38
				  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, CCR_ch1);
 8000db6:	4b64      	ldr	r3, [pc, #400]	@ (8000f48 <main+0x2c8>)
 8000db8:	681b      	ldr	r3, [r3, #0]
 8000dba:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8000dbc:	635a      	str	r2, [r3, #52]	@ 0x34

				  //Reading H-bridge directional pins into variables for debugging
				  inA_ns = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_6);
 8000dbe:	2140      	movs	r1, #64	@ 0x40
 8000dc0:	4863      	ldr	r0, [pc, #396]	@ (8000f50 <main+0x2d0>)
 8000dc2:	f001 fc8f 	bl	80026e4 <HAL_GPIO_ReadPin>
 8000dc6:	4603      	mov	r3, r0
 8000dc8:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
				  inB_ns = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_7);
 8000dcc:	2180      	movs	r1, #128	@ 0x80
 8000dce:	4860      	ldr	r0, [pc, #384]	@ (8000f50 <main+0x2d0>)
 8000dd0:	f001 fc88 	bl	80026e4 <HAL_GPIO_ReadPin>
 8000dd4:	4603      	mov	r3, r0
 8000dd6:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
 8000dda:	e07f      	b.n	8000edc <main+0x25c>
			  }
		  }
		  //Handles direction based on the NORTH/SOUTH difference sign (Variable PWN)
		  else if(nsDiff > 0) {
 8000ddc:	68bb      	ldr	r3, [r7, #8]
 8000dde:	2b00      	cmp	r3, #0
 8000de0:	dd2b      	ble.n	8000e3a <main+0x1ba>
			  //Tilt South (set GPIO pin for forward direction INA and clear INB)
			  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_SET);
 8000de2:	2201      	movs	r2, #1
 8000de4:	2140      	movs	r1, #64	@ 0x40
 8000de6:	485a      	ldr	r0, [pc, #360]	@ (8000f50 <main+0x2d0>)
 8000de8:	f001 fc94 	bl	8002714 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_RESET);
 8000dec:	2200      	movs	r2, #0
 8000dee:	2180      	movs	r1, #128	@ 0x80
 8000df0:	4857      	ldr	r0, [pc, #348]	@ (8000f50 <main+0x2d0>)
 8000df2:	f001 fc8f 	bl	8002714 <HAL_GPIO_WritePin>
			  CCR_ch1 = pwmMin + ((pwmMax-pwmMin)*abs(nsDiff)) / maxDiff;
 8000df6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000df8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000dfa:	1ad3      	subs	r3, r2, r3
 8000dfc:	68ba      	ldr	r2, [r7, #8]
 8000dfe:	2a00      	cmp	r2, #0
 8000e00:	bfb8      	it	lt
 8000e02:	4252      	neglt	r2, r2
 8000e04:	fb03 f202 	mul.w	r2, r3, r2
 8000e08:	69fb      	ldr	r3, [r7, #28]
 8000e0a:	fb92 f3f3 	sdiv	r3, r2, r3
 8000e0e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000e10:	4413      	add	r3, r2
 8000e12:	63bb      	str	r3, [r7, #56]	@ 0x38
			  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, CCR_ch1);
 8000e14:	4b4c      	ldr	r3, [pc, #304]	@ (8000f48 <main+0x2c8>)
 8000e16:	681b      	ldr	r3, [r3, #0]
 8000e18:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8000e1a:	635a      	str	r2, [r3, #52]	@ 0x34

			  //Reading H-bridge directional pins into variables for debugging
			  inA_ns = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_6);
 8000e1c:	2140      	movs	r1, #64	@ 0x40
 8000e1e:	484c      	ldr	r0, [pc, #304]	@ (8000f50 <main+0x2d0>)
 8000e20:	f001 fc60 	bl	80026e4 <HAL_GPIO_ReadPin>
 8000e24:	4603      	mov	r3, r0
 8000e26:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
			  inB_ns = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_7);
 8000e2a:	2180      	movs	r1, #128	@ 0x80
 8000e2c:	4848      	ldr	r0, [pc, #288]	@ (8000f50 <main+0x2d0>)
 8000e2e:	f001 fc59 	bl	80026e4 <HAL_GPIO_ReadPin>
 8000e32:	4603      	mov	r3, r0
 8000e34:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
 8000e38:	e050      	b.n	8000edc <main+0x25c>
		  }
		  //If difference is negative reverse direction of linear actuator at variable PWM
		  else {
			  //Tilt North (set GPIO pin for reverse direction INB and clear INA)
			  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);
 8000e3a:	2200      	movs	r2, #0
 8000e3c:	2140      	movs	r1, #64	@ 0x40
 8000e3e:	4844      	ldr	r0, [pc, #272]	@ (8000f50 <main+0x2d0>)
 8000e40:	f001 fc68 	bl	8002714 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_SET);
 8000e44:	2201      	movs	r2, #1
 8000e46:	2180      	movs	r1, #128	@ 0x80
 8000e48:	4841      	ldr	r0, [pc, #260]	@ (8000f50 <main+0x2d0>)
 8000e4a:	f001 fc63 	bl	8002714 <HAL_GPIO_WritePin>
			  CCR_ch1 = pwmMin + ((pwmMax-pwmMin)*abs(nsDiff)) / maxDiff;
 8000e4e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000e50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000e52:	1ad3      	subs	r3, r2, r3
 8000e54:	68ba      	ldr	r2, [r7, #8]
 8000e56:	2a00      	cmp	r2, #0
 8000e58:	bfb8      	it	lt
 8000e5a:	4252      	neglt	r2, r2
 8000e5c:	fb03 f202 	mul.w	r2, r3, r2
 8000e60:	69fb      	ldr	r3, [r7, #28]
 8000e62:	fb92 f3f3 	sdiv	r3, r2, r3
 8000e66:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000e68:	4413      	add	r3, r2
 8000e6a:	63bb      	str	r3, [r7, #56]	@ 0x38
			  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, CCR_ch1);
 8000e6c:	4b36      	ldr	r3, [pc, #216]	@ (8000f48 <main+0x2c8>)
 8000e6e:	681b      	ldr	r3, [r3, #0]
 8000e70:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8000e72:	635a      	str	r2, [r3, #52]	@ 0x34

			  //Reading H-bridge directional pins into variables for debugging
			  inA_ns = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_6);
 8000e74:	2140      	movs	r1, #64	@ 0x40
 8000e76:	4836      	ldr	r0, [pc, #216]	@ (8000f50 <main+0x2d0>)
 8000e78:	f001 fc34 	bl	80026e4 <HAL_GPIO_ReadPin>
 8000e7c:	4603      	mov	r3, r0
 8000e7e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
			  inB_ns = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_7);
 8000e82:	2180      	movs	r1, #128	@ 0x80
 8000e84:	4832      	ldr	r0, [pc, #200]	@ (8000f50 <main+0x2d0>)
 8000e86:	f001 fc2d 	bl	80026e4 <HAL_GPIO_ReadPin>
 8000e8a:	4603      	mov	r3, r0
 8000e8c:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
 8000e90:	e024      	b.n	8000edc <main+0x25c>
		  }
	  }
	  //If difference is less than 70 stop the linear actuator
	  else if(abs(nsDiff) < pwmDead) {
 8000e92:	68bb      	ldr	r3, [r7, #8]
 8000e94:	2b00      	cmp	r3, #0
 8000e96:	bfb8      	it	lt
 8000e98:	425b      	neglt	r3, r3
 8000e9a:	6a3a      	ldr	r2, [r7, #32]
 8000e9c:	429a      	cmp	r2, r3
 8000e9e:	dd1d      	ble.n	8000edc <main+0x25c>
		  CCR_ch1 = 0;
 8000ea0:	2300      	movs	r3, #0
 8000ea2:	63bb      	str	r3, [r7, #56]	@ 0x38
		  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, CCR_ch1);
 8000ea4:	4b28      	ldr	r3, [pc, #160]	@ (8000f48 <main+0x2c8>)
 8000ea6:	681b      	ldr	r3, [r3, #0]
 8000ea8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8000eaa:	635a      	str	r2, [r3, #52]	@ 0x34
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);
 8000eac:	2200      	movs	r2, #0
 8000eae:	2140      	movs	r1, #64	@ 0x40
 8000eb0:	4827      	ldr	r0, [pc, #156]	@ (8000f50 <main+0x2d0>)
 8000eb2:	f001 fc2f 	bl	8002714 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_RESET);
 8000eb6:	2200      	movs	r2, #0
 8000eb8:	2180      	movs	r1, #128	@ 0x80
 8000eba:	4825      	ldr	r0, [pc, #148]	@ (8000f50 <main+0x2d0>)
 8000ebc:	f001 fc2a 	bl	8002714 <HAL_GPIO_WritePin>

		  //Reading H-bridge directional pins into variables for debugging
		  inA_ns = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_6);
 8000ec0:	2140      	movs	r1, #64	@ 0x40
 8000ec2:	4823      	ldr	r0, [pc, #140]	@ (8000f50 <main+0x2d0>)
 8000ec4:	f001 fc0e 	bl	80026e4 <HAL_GPIO_ReadPin>
 8000ec8:	4603      	mov	r3, r0
 8000eca:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
		  inB_ns = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_7);
 8000ece:	2180      	movs	r1, #128	@ 0x80
 8000ed0:	481f      	ldr	r0, [pc, #124]	@ (8000f50 <main+0x2d0>)
 8000ed2:	f001 fc07 	bl	80026e4 <HAL_GPIO_ReadPin>
 8000ed6:	4603      	mov	r3, r0
 8000ed8:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
	  }
//=====================================================================================
//==============================WORM GEAR(EAST/WEST)===================================
	  //If difference is greater than 100 start
	  if(abs(ewDiff) >= pwmStart) {
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	2b00      	cmp	r3, #0
 8000ee0:	bfb8      	it	lt
 8000ee2:	425b      	neglt	r3, r3
 8000ee4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000ee6:	429a      	cmp	r2, r3
 8000ee8:	f300 80b0 	bgt.w	800104c <main+0x3cc>
		  //If difference is greater than 340 clamp to max PWM speed
		  if(abs(ewDiff) > maxDiff){
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	bfb8      	it	lt
 8000ef2:	425b      	neglt	r3, r3
 8000ef4:	69fa      	ldr	r2, [r7, #28]
 8000ef6:	429a      	cmp	r2, r3
 8000ef8:	da4d      	bge.n	8000f96 <main+0x316>
			  //Handles direction based on the EAST/WEST difference sign (MAX PWM)
			  if(ewDiff > 0) {
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	2b00      	cmp	r3, #0
 8000efe:	dd2b      	ble.n	8000f58 <main+0x2d8>
				  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_SET);
 8000f00:	2201      	movs	r2, #1
 8000f02:	2110      	movs	r1, #16
 8000f04:	4813      	ldr	r0, [pc, #76]	@ (8000f54 <main+0x2d4>)
 8000f06:	f001 fc05 	bl	8002714 <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 8000f0a:	2200      	movs	r2, #0
 8000f0c:	2120      	movs	r1, #32
 8000f0e:	4811      	ldr	r0, [pc, #68]	@ (8000f54 <main+0x2d4>)
 8000f10:	f001 fc00 	bl	8002714 <HAL_GPIO_WritePin>
				  CCR_ch2 = pwmMax;
 8000f14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000f16:	637b      	str	r3, [r7, #52]	@ 0x34
				  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, CCR_ch2);
 8000f18:	4b0b      	ldr	r3, [pc, #44]	@ (8000f48 <main+0x2c8>)
 8000f1a:	681b      	ldr	r3, [r3, #0]
 8000f1c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8000f1e:	639a      	str	r2, [r3, #56]	@ 0x38

				  //Reading H-bridge directional pins into variables for debugging
				  inA_ew = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_4);
 8000f20:	2110      	movs	r1, #16
 8000f22:	480c      	ldr	r0, [pc, #48]	@ (8000f54 <main+0x2d4>)
 8000f24:	f001 fbde 	bl	80026e4 <HAL_GPIO_ReadPin>
 8000f28:	4603      	mov	r3, r0
 8000f2a:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
				  inB_ew = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_5);
 8000f2e:	2120      	movs	r1, #32
 8000f30:	4808      	ldr	r0, [pc, #32]	@ (8000f54 <main+0x2d4>)
 8000f32:	f001 fbd7 	bl	80026e4 <HAL_GPIO_ReadPin>
 8000f36:	4603      	mov	r3, r0
 8000f38:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
 8000f3c:	e0ab      	b.n	8001096 <main+0x416>
 8000f3e:	bf00      	nop
 8000f40:	33333333 	.word	0x33333333
 8000f44:	3feb3333 	.word	0x3feb3333
 8000f48:	200000cc 	.word	0x200000cc
 8000f4c:	3fd00000 	.word	0x3fd00000
 8000f50:	40020000 	.word	0x40020000
 8000f54:	40020400 	.word	0x40020400
			  }
			  //If difference is negative reverse direction of worm gear at max PWM
			  else {
				  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
 8000f58:	2200      	movs	r2, #0
 8000f5a:	2110      	movs	r1, #16
 8000f5c:	485a      	ldr	r0, [pc, #360]	@ (80010c8 <main+0x448>)
 8000f5e:	f001 fbd9 	bl	8002714 <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 8000f62:	2201      	movs	r2, #1
 8000f64:	2120      	movs	r1, #32
 8000f66:	4858      	ldr	r0, [pc, #352]	@ (80010c8 <main+0x448>)
 8000f68:	f001 fbd4 	bl	8002714 <HAL_GPIO_WritePin>
				  CCR_ch2 = pwmMax;
 8000f6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000f6e:	637b      	str	r3, [r7, #52]	@ 0x34
				  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, CCR_ch2);
 8000f70:	4b56      	ldr	r3, [pc, #344]	@ (80010cc <main+0x44c>)
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8000f76:	639a      	str	r2, [r3, #56]	@ 0x38

				  //Reading H-bridge directional pins into variables for debugging
				  inA_ew = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_4);
 8000f78:	2110      	movs	r1, #16
 8000f7a:	4853      	ldr	r0, [pc, #332]	@ (80010c8 <main+0x448>)
 8000f7c:	f001 fbb2 	bl	80026e4 <HAL_GPIO_ReadPin>
 8000f80:	4603      	mov	r3, r0
 8000f82:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
				  inB_ew = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_5);
 8000f86:	2120      	movs	r1, #32
 8000f88:	484f      	ldr	r0, [pc, #316]	@ (80010c8 <main+0x448>)
 8000f8a:	f001 fbab 	bl	80026e4 <HAL_GPIO_ReadPin>
 8000f8e:	4603      	mov	r3, r0
 8000f90:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
 8000f94:	e07f      	b.n	8001096 <main+0x416>
			  }
		  }
		  //Handles direction based on the EAST/WEST difference sign (Variable PWM)
		  else if(ewDiff > 0) {
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	dd2b      	ble.n	8000ff4 <main+0x374>
			  //Tilt West (set GPIO pin for forward direction INA and clear INB)
			  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_SET);
 8000f9c:	2201      	movs	r2, #1
 8000f9e:	2110      	movs	r1, #16
 8000fa0:	4849      	ldr	r0, [pc, #292]	@ (80010c8 <main+0x448>)
 8000fa2:	f001 fbb7 	bl	8002714 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 8000fa6:	2200      	movs	r2, #0
 8000fa8:	2120      	movs	r1, #32
 8000faa:	4847      	ldr	r0, [pc, #284]	@ (80010c8 <main+0x448>)
 8000fac:	f001 fbb2 	bl	8002714 <HAL_GPIO_WritePin>
			  CCR_ch2 = pwmMin + ((pwmMax-pwmMin)*abs(ewDiff)) / maxDiff;
 8000fb0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000fb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000fb4:	1ad3      	subs	r3, r2, r3
 8000fb6:	687a      	ldr	r2, [r7, #4]
 8000fb8:	2a00      	cmp	r2, #0
 8000fba:	bfb8      	it	lt
 8000fbc:	4252      	neglt	r2, r2
 8000fbe:	fb03 f202 	mul.w	r2, r3, r2
 8000fc2:	69fb      	ldr	r3, [r7, #28]
 8000fc4:	fb92 f3f3 	sdiv	r3, r2, r3
 8000fc8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000fca:	4413      	add	r3, r2
 8000fcc:	637b      	str	r3, [r7, #52]	@ 0x34
			  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, CCR_ch2);
 8000fce:	4b3f      	ldr	r3, [pc, #252]	@ (80010cc <main+0x44c>)
 8000fd0:	681b      	ldr	r3, [r3, #0]
 8000fd2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8000fd4:	639a      	str	r2, [r3, #56]	@ 0x38

			  //Reading H-bridge directional pins into variables for debugging
			  inA_ew = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_4);
 8000fd6:	2110      	movs	r1, #16
 8000fd8:	483b      	ldr	r0, [pc, #236]	@ (80010c8 <main+0x448>)
 8000fda:	f001 fb83 	bl	80026e4 <HAL_GPIO_ReadPin>
 8000fde:	4603      	mov	r3, r0
 8000fe0:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
			  inB_ew = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_5);
 8000fe4:	2120      	movs	r1, #32
 8000fe6:	4838      	ldr	r0, [pc, #224]	@ (80010c8 <main+0x448>)
 8000fe8:	f001 fb7c 	bl	80026e4 <HAL_GPIO_ReadPin>
 8000fec:	4603      	mov	r3, r0
 8000fee:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
 8000ff2:	e050      	b.n	8001096 <main+0x416>
		  }
		  //If difference is negative reverse direction of worm gear at variable PWM
		  else {
			  //Tilt East (set GPIO pin for reverse direction INB and clear INA)
			  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
 8000ff4:	2200      	movs	r2, #0
 8000ff6:	2110      	movs	r1, #16
 8000ff8:	4833      	ldr	r0, [pc, #204]	@ (80010c8 <main+0x448>)
 8000ffa:	f001 fb8b 	bl	8002714 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 8000ffe:	2201      	movs	r2, #1
 8001000:	2120      	movs	r1, #32
 8001002:	4831      	ldr	r0, [pc, #196]	@ (80010c8 <main+0x448>)
 8001004:	f001 fb86 	bl	8002714 <HAL_GPIO_WritePin>
			  CCR_ch2 = pwmMin + ((pwmMax-pwmMin)*abs(ewDiff)) / maxDiff;
 8001008:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800100a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800100c:	1ad3      	subs	r3, r2, r3
 800100e:	687a      	ldr	r2, [r7, #4]
 8001010:	2a00      	cmp	r2, #0
 8001012:	bfb8      	it	lt
 8001014:	4252      	neglt	r2, r2
 8001016:	fb03 f202 	mul.w	r2, r3, r2
 800101a:	69fb      	ldr	r3, [r7, #28]
 800101c:	fb92 f3f3 	sdiv	r3, r2, r3
 8001020:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001022:	4413      	add	r3, r2
 8001024:	637b      	str	r3, [r7, #52]	@ 0x34
			  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, CCR_ch2);
 8001026:	4b29      	ldr	r3, [pc, #164]	@ (80010cc <main+0x44c>)
 8001028:	681b      	ldr	r3, [r3, #0]
 800102a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800102c:	639a      	str	r2, [r3, #56]	@ 0x38

			  //Reading H-bridge directional pins into variables for debugging
			  inA_ew = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_4);
 800102e:	2110      	movs	r1, #16
 8001030:	4825      	ldr	r0, [pc, #148]	@ (80010c8 <main+0x448>)
 8001032:	f001 fb57 	bl	80026e4 <HAL_GPIO_ReadPin>
 8001036:	4603      	mov	r3, r0
 8001038:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
			  inB_ew = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_5);
 800103c:	2120      	movs	r1, #32
 800103e:	4822      	ldr	r0, [pc, #136]	@ (80010c8 <main+0x448>)
 8001040:	f001 fb50 	bl	80026e4 <HAL_GPIO_ReadPin>
 8001044:	4603      	mov	r3, r0
 8001046:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
 800104a:	e024      	b.n	8001096 <main+0x416>
		  }
	  }
	  //If difference is less than 70 stop the worm gear
	  else if(abs(ewDiff) < pwmDead) {
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	2b00      	cmp	r3, #0
 8001050:	bfb8      	it	lt
 8001052:	425b      	neglt	r3, r3
 8001054:	6a3a      	ldr	r2, [r7, #32]
 8001056:	429a      	cmp	r2, r3
 8001058:	dd1d      	ble.n	8001096 <main+0x416>
		  CCR_ch2 = 0;
 800105a:	2300      	movs	r3, #0
 800105c:	637b      	str	r3, [r7, #52]	@ 0x34
		  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, CCR_ch2);
 800105e:	4b1b      	ldr	r3, [pc, #108]	@ (80010cc <main+0x44c>)
 8001060:	681b      	ldr	r3, [r3, #0]
 8001062:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001064:	639a      	str	r2, [r3, #56]	@ 0x38
		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
 8001066:	2200      	movs	r2, #0
 8001068:	2110      	movs	r1, #16
 800106a:	4817      	ldr	r0, [pc, #92]	@ (80010c8 <main+0x448>)
 800106c:	f001 fb52 	bl	8002714 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 8001070:	2200      	movs	r2, #0
 8001072:	2120      	movs	r1, #32
 8001074:	4814      	ldr	r0, [pc, #80]	@ (80010c8 <main+0x448>)
 8001076:	f001 fb4d 	bl	8002714 <HAL_GPIO_WritePin>

		  //Reading H-bridge directional pins into variables for debugging
		  inA_ew = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_4);
 800107a:	2110      	movs	r1, #16
 800107c:	4812      	ldr	r0, [pc, #72]	@ (80010c8 <main+0x448>)
 800107e:	f001 fb31 	bl	80026e4 <HAL_GPIO_ReadPin>
 8001082:	4603      	mov	r3, r0
 8001084:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
		  inB_ew = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_5);
 8001088:	2120      	movs	r1, #32
 800108a:	480f      	ldr	r0, [pc, #60]	@ (80010c8 <main+0x448>)
 800108c:	f001 fb2a 	bl	80026e4 <HAL_GPIO_ReadPin>
 8001090:	4603      	mov	r3, r0
 8001092:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
	  }
//=====================================================================================
	printf("Linear Actuator Value: %4d|Worm Gear Value: %4d|nsDiff: %4d|ewDiff: %4d|Extend(LA): %4d Retract(LA): %4d| Forward(WG): %4d Reverse(WG): %4d\r\n", CCR_ch1, CCR_ch2, nsDiff, ewDiff, inA_ns, inB_ns, inA_ew, inB_ew);
 8001096:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800109a:	f897 203e 	ldrb.w	r2, [r7, #62]	@ 0x3e
 800109e:	f897 103d 	ldrb.w	r1, [r7, #61]	@ 0x3d
 80010a2:	f897 003c 	ldrb.w	r0, [r7, #60]	@ 0x3c
 80010a6:	9004      	str	r0, [sp, #16]
 80010a8:	9103      	str	r1, [sp, #12]
 80010aa:	9202      	str	r2, [sp, #8]
 80010ac:	9301      	str	r3, [sp, #4]
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	9300      	str	r3, [sp, #0]
 80010b2:	68bb      	ldr	r3, [r7, #8]
 80010b4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80010b6:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80010b8:	4805      	ldr	r0, [pc, #20]	@ (80010d0 <main+0x450>)
 80010ba:	f003 facd 	bl	8004658 <iprintf>
	HAL_Delay(1000);
 80010be:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80010c2:	f000 fc95 	bl	80019f0 <HAL_Delay>
	  n = read_adc_channel(ADC_CHANNEL_10);
 80010c6:	e61d      	b.n	8000d04 <main+0x84>
 80010c8:	40020400 	.word	0x40020400
 80010cc:	200000cc 	.word	0x200000cc
 80010d0:	08005348 	.word	0x08005348

080010d4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	b094      	sub	sp, #80	@ 0x50
 80010d8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80010da:	f107 031c 	add.w	r3, r7, #28
 80010de:	2234      	movs	r2, #52	@ 0x34
 80010e0:	2100      	movs	r1, #0
 80010e2:	4618      	mov	r0, r3
 80010e4:	f003 fb0d 	bl	8004702 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80010e8:	f107 0308 	add.w	r3, r7, #8
 80010ec:	2200      	movs	r2, #0
 80010ee:	601a      	str	r2, [r3, #0]
 80010f0:	605a      	str	r2, [r3, #4]
 80010f2:	609a      	str	r2, [r3, #8]
 80010f4:	60da      	str	r2, [r3, #12]
 80010f6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80010f8:	2300      	movs	r3, #0
 80010fa:	607b      	str	r3, [r7, #4]
 80010fc:	4b2a      	ldr	r3, [pc, #168]	@ (80011a8 <SystemClock_Config+0xd4>)
 80010fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001100:	4a29      	ldr	r2, [pc, #164]	@ (80011a8 <SystemClock_Config+0xd4>)
 8001102:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001106:	6413      	str	r3, [r2, #64]	@ 0x40
 8001108:	4b27      	ldr	r3, [pc, #156]	@ (80011a8 <SystemClock_Config+0xd4>)
 800110a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800110c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001110:	607b      	str	r3, [r7, #4]
 8001112:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001114:	2300      	movs	r3, #0
 8001116:	603b      	str	r3, [r7, #0]
 8001118:	4b24      	ldr	r3, [pc, #144]	@ (80011ac <SystemClock_Config+0xd8>)
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001120:	4a22      	ldr	r2, [pc, #136]	@ (80011ac <SystemClock_Config+0xd8>)
 8001122:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001126:	6013      	str	r3, [r2, #0]
 8001128:	4b20      	ldr	r3, [pc, #128]	@ (80011ac <SystemClock_Config+0xd8>)
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001130:	603b      	str	r3, [r7, #0]
 8001132:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001134:	2302      	movs	r3, #2
 8001136:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001138:	2301      	movs	r3, #1
 800113a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800113c:	2310      	movs	r3, #16
 800113e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001140:	2302      	movs	r3, #2
 8001142:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001144:	2300      	movs	r3, #0
 8001146:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8001148:	2310      	movs	r3, #16
 800114a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 800114c:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8001150:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001152:	2304      	movs	r3, #4
 8001154:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001156:	2302      	movs	r3, #2
 8001158:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 800115a:	2302      	movs	r3, #2
 800115c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800115e:	f107 031c 	add.w	r3, r7, #28
 8001162:	4618      	mov	r0, r3
 8001164:	f001 fe3a 	bl	8002ddc <HAL_RCC_OscConfig>
 8001168:	4603      	mov	r3, r0
 800116a:	2b00      	cmp	r3, #0
 800116c:	d001      	beq.n	8001172 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 800116e:	f000 f9ad 	bl	80014cc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001172:	230f      	movs	r3, #15
 8001174:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001176:	2302      	movs	r3, #2
 8001178:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800117a:	2300      	movs	r3, #0
 800117c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800117e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001182:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001184:	2300      	movs	r3, #0
 8001186:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001188:	f107 0308 	add.w	r3, r7, #8
 800118c:	2102      	movs	r1, #2
 800118e:	4618      	mov	r0, r3
 8001190:	f001 fada 	bl	8002748 <HAL_RCC_ClockConfig>
 8001194:	4603      	mov	r3, r0
 8001196:	2b00      	cmp	r3, #0
 8001198:	d001      	beq.n	800119e <SystemClock_Config+0xca>
  {
    Error_Handler();
 800119a:	f000 f997 	bl	80014cc <Error_Handler>
  }
}
 800119e:	bf00      	nop
 80011a0:	3750      	adds	r7, #80	@ 0x50
 80011a2:	46bd      	mov	sp, r7
 80011a4:	bd80      	pop	{r7, pc}
 80011a6:	bf00      	nop
 80011a8:	40023800 	.word	0x40023800
 80011ac:	40007000 	.word	0x40007000

080011b0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80011b0:	b580      	push	{r7, lr}
 80011b2:	b084      	sub	sp, #16
 80011b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80011b6:	463b      	mov	r3, r7
 80011b8:	2200      	movs	r2, #0
 80011ba:	601a      	str	r2, [r3, #0]
 80011bc:	605a      	str	r2, [r3, #4]
 80011be:	609a      	str	r2, [r3, #8]
 80011c0:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80011c2:	4b36      	ldr	r3, [pc, #216]	@ (800129c <MX_ADC1_Init+0xec>)
 80011c4:	4a36      	ldr	r2, [pc, #216]	@ (80012a0 <MX_ADC1_Init+0xf0>)
 80011c6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80011c8:	4b34      	ldr	r3, [pc, #208]	@ (800129c <MX_ADC1_Init+0xec>)
 80011ca:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80011ce:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80011d0:	4b32      	ldr	r3, [pc, #200]	@ (800129c <MX_ADC1_Init+0xec>)
 80011d2:	2200      	movs	r2, #0
 80011d4:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80011d6:	4b31      	ldr	r3, [pc, #196]	@ (800129c <MX_ADC1_Init+0xec>)
 80011d8:	2200      	movs	r2, #0
 80011da:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80011dc:	4b2f      	ldr	r3, [pc, #188]	@ (800129c <MX_ADC1_Init+0xec>)
 80011de:	2200      	movs	r2, #0
 80011e0:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80011e2:	4b2e      	ldr	r3, [pc, #184]	@ (800129c <MX_ADC1_Init+0xec>)
 80011e4:	2200      	movs	r2, #0
 80011e6:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80011ea:	4b2c      	ldr	r3, [pc, #176]	@ (800129c <MX_ADC1_Init+0xec>)
 80011ec:	2200      	movs	r2, #0
 80011ee:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80011f0:	4b2a      	ldr	r3, [pc, #168]	@ (800129c <MX_ADC1_Init+0xec>)
 80011f2:	4a2c      	ldr	r2, [pc, #176]	@ (80012a4 <MX_ADC1_Init+0xf4>)
 80011f4:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80011f6:	4b29      	ldr	r3, [pc, #164]	@ (800129c <MX_ADC1_Init+0xec>)
 80011f8:	2200      	movs	r2, #0
 80011fa:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80011fc:	4b27      	ldr	r3, [pc, #156]	@ (800129c <MX_ADC1_Init+0xec>)
 80011fe:	2201      	movs	r2, #1
 8001200:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001202:	4b26      	ldr	r3, [pc, #152]	@ (800129c <MX_ADC1_Init+0xec>)
 8001204:	2200      	movs	r2, #0
 8001206:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800120a:	4b24      	ldr	r3, [pc, #144]	@ (800129c <MX_ADC1_Init+0xec>)
 800120c:	2201      	movs	r2, #1
 800120e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001210:	4822      	ldr	r0, [pc, #136]	@ (800129c <MX_ADC1_Init+0xec>)
 8001212:	f000 fc11 	bl	8001a38 <HAL_ADC_Init>
 8001216:	4603      	mov	r3, r0
 8001218:	2b00      	cmp	r3, #0
 800121a:	d001      	beq.n	8001220 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 800121c:	f000 f956 	bl	80014cc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8001220:	230a      	movs	r3, #10
 8001222:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001224:	2301      	movs	r3, #1
 8001226:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001228:	2300      	movs	r3, #0
 800122a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800122c:	463b      	mov	r3, r7
 800122e:	4619      	mov	r1, r3
 8001230:	481a      	ldr	r0, [pc, #104]	@ (800129c <MX_ADC1_Init+0xec>)
 8001232:	f000 fdaf 	bl	8001d94 <HAL_ADC_ConfigChannel>
 8001236:	4603      	mov	r3, r0
 8001238:	2b00      	cmp	r3, #0
 800123a:	d001      	beq.n	8001240 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 800123c:	f000 f946 	bl	80014cc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8001240:	230b      	movs	r3, #11
 8001242:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8001244:	2302      	movs	r3, #2
 8001246:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001248:	463b      	mov	r3, r7
 800124a:	4619      	mov	r1, r3
 800124c:	4813      	ldr	r0, [pc, #76]	@ (800129c <MX_ADC1_Init+0xec>)
 800124e:	f000 fda1 	bl	8001d94 <HAL_ADC_ConfigChannel>
 8001252:	4603      	mov	r3, r0
 8001254:	2b00      	cmp	r3, #0
 8001256:	d001      	beq.n	800125c <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8001258:	f000 f938 	bl	80014cc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 800125c:	230c      	movs	r3, #12
 800125e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8001260:	2303      	movs	r3, #3
 8001262:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001264:	463b      	mov	r3, r7
 8001266:	4619      	mov	r1, r3
 8001268:	480c      	ldr	r0, [pc, #48]	@ (800129c <MX_ADC1_Init+0xec>)
 800126a:	f000 fd93 	bl	8001d94 <HAL_ADC_ConfigChannel>
 800126e:	4603      	mov	r3, r0
 8001270:	2b00      	cmp	r3, #0
 8001272:	d001      	beq.n	8001278 <MX_ADC1_Init+0xc8>
  {
    Error_Handler();
 8001274:	f000 f92a 	bl	80014cc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 8001278:	230d      	movs	r3, #13
 800127a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 800127c:	2304      	movs	r3, #4
 800127e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001280:	463b      	mov	r3, r7
 8001282:	4619      	mov	r1, r3
 8001284:	4805      	ldr	r0, [pc, #20]	@ (800129c <MX_ADC1_Init+0xec>)
 8001286:	f000 fd85 	bl	8001d94 <HAL_ADC_ConfigChannel>
 800128a:	4603      	mov	r3, r0
 800128c:	2b00      	cmp	r3, #0
 800128e:	d001      	beq.n	8001294 <MX_ADC1_Init+0xe4>
  {
    Error_Handler();
 8001290:	f000 f91c 	bl	80014cc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001294:	bf00      	nop
 8001296:	3710      	adds	r7, #16
 8001298:	46bd      	mov	sp, r7
 800129a:	bd80      	pop	{r7, pc}
 800129c:	20000084 	.word	0x20000084
 80012a0:	40012000 	.word	0x40012000
 80012a4:	0f000001 	.word	0x0f000001

080012a8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80012a8:	b580      	push	{r7, lr}
 80012aa:	b08a      	sub	sp, #40	@ 0x28
 80012ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80012ae:	f107 0320 	add.w	r3, r7, #32
 80012b2:	2200      	movs	r2, #0
 80012b4:	601a      	str	r2, [r3, #0]
 80012b6:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80012b8:	1d3b      	adds	r3, r7, #4
 80012ba:	2200      	movs	r2, #0
 80012bc:	601a      	str	r2, [r3, #0]
 80012be:	605a      	str	r2, [r3, #4]
 80012c0:	609a      	str	r2, [r3, #8]
 80012c2:	60da      	str	r2, [r3, #12]
 80012c4:	611a      	str	r2, [r3, #16]
 80012c6:	615a      	str	r2, [r3, #20]
 80012c8:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80012ca:	4b28      	ldr	r3, [pc, #160]	@ (800136c <MX_TIM2_Init+0xc4>)
 80012cc:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80012d0:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 5;
 80012d2:	4b26      	ldr	r3, [pc, #152]	@ (800136c <MX_TIM2_Init+0xc4>)
 80012d4:	2205      	movs	r2, #5
 80012d6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80012d8:	4b24      	ldr	r3, [pc, #144]	@ (800136c <MX_TIM2_Init+0xc4>)
 80012da:	2200      	movs	r2, #0
 80012dc:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 874;
 80012de:	4b23      	ldr	r3, [pc, #140]	@ (800136c <MX_TIM2_Init+0xc4>)
 80012e0:	f240 326a 	movw	r2, #874	@ 0x36a
 80012e4:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80012e6:	4b21      	ldr	r3, [pc, #132]	@ (800136c <MX_TIM2_Init+0xc4>)
 80012e8:	2200      	movs	r2, #0
 80012ea:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80012ec:	4b1f      	ldr	r3, [pc, #124]	@ (800136c <MX_TIM2_Init+0xc4>)
 80012ee:	2200      	movs	r2, #0
 80012f0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80012f2:	481e      	ldr	r0, [pc, #120]	@ (800136c <MX_TIM2_Init+0xc4>)
 80012f4:	f002 f810 	bl	8003318 <HAL_TIM_PWM_Init>
 80012f8:	4603      	mov	r3, r0
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d001      	beq.n	8001302 <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 80012fe:	f000 f8e5 	bl	80014cc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001302:	2300      	movs	r3, #0
 8001304:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001306:	2300      	movs	r3, #0
 8001308:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800130a:	f107 0320 	add.w	r3, r7, #32
 800130e:	4619      	mov	r1, r3
 8001310:	4816      	ldr	r0, [pc, #88]	@ (800136c <MX_TIM2_Init+0xc4>)
 8001312:	f002 fc57 	bl	8003bc4 <HAL_TIMEx_MasterConfigSynchronization>
 8001316:	4603      	mov	r3, r0
 8001318:	2b00      	cmp	r3, #0
 800131a:	d001      	beq.n	8001320 <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 800131c:	f000 f8d6 	bl	80014cc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001320:	2360      	movs	r3, #96	@ 0x60
 8001322:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001324:	2300      	movs	r3, #0
 8001326:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001328:	2300      	movs	r3, #0
 800132a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800132c:	2300      	movs	r3, #0
 800132e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001330:	1d3b      	adds	r3, r7, #4
 8001332:	2200      	movs	r2, #0
 8001334:	4619      	mov	r1, r3
 8001336:	480d      	ldr	r0, [pc, #52]	@ (800136c <MX_TIM2_Init+0xc4>)
 8001338:	f002 f906 	bl	8003548 <HAL_TIM_PWM_ConfigChannel>
 800133c:	4603      	mov	r3, r0
 800133e:	2b00      	cmp	r3, #0
 8001340:	d001      	beq.n	8001346 <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 8001342:	f000 f8c3 	bl	80014cc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001346:	1d3b      	adds	r3, r7, #4
 8001348:	2204      	movs	r2, #4
 800134a:	4619      	mov	r1, r3
 800134c:	4807      	ldr	r0, [pc, #28]	@ (800136c <MX_TIM2_Init+0xc4>)
 800134e:	f002 f8fb 	bl	8003548 <HAL_TIM_PWM_ConfigChannel>
 8001352:	4603      	mov	r3, r0
 8001354:	2b00      	cmp	r3, #0
 8001356:	d001      	beq.n	800135c <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8001358:	f000 f8b8 	bl	80014cc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800135c:	4803      	ldr	r0, [pc, #12]	@ (800136c <MX_TIM2_Init+0xc4>)
 800135e:	f000 f947 	bl	80015f0 <HAL_TIM_MspPostInit>

}
 8001362:	bf00      	nop
 8001364:	3728      	adds	r7, #40	@ 0x28
 8001366:	46bd      	mov	sp, r7
 8001368:	bd80      	pop	{r7, pc}
 800136a:	bf00      	nop
 800136c:	200000cc 	.word	0x200000cc

08001370 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001370:	b580      	push	{r7, lr}
 8001372:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001374:	4b11      	ldr	r3, [pc, #68]	@ (80013bc <MX_USART2_UART_Init+0x4c>)
 8001376:	4a12      	ldr	r2, [pc, #72]	@ (80013c0 <MX_USART2_UART_Init+0x50>)
 8001378:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800137a:	4b10      	ldr	r3, [pc, #64]	@ (80013bc <MX_USART2_UART_Init+0x4c>)
 800137c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001380:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001382:	4b0e      	ldr	r3, [pc, #56]	@ (80013bc <MX_USART2_UART_Init+0x4c>)
 8001384:	2200      	movs	r2, #0
 8001386:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001388:	4b0c      	ldr	r3, [pc, #48]	@ (80013bc <MX_USART2_UART_Init+0x4c>)
 800138a:	2200      	movs	r2, #0
 800138c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800138e:	4b0b      	ldr	r3, [pc, #44]	@ (80013bc <MX_USART2_UART_Init+0x4c>)
 8001390:	2200      	movs	r2, #0
 8001392:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001394:	4b09      	ldr	r3, [pc, #36]	@ (80013bc <MX_USART2_UART_Init+0x4c>)
 8001396:	220c      	movs	r2, #12
 8001398:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800139a:	4b08      	ldr	r3, [pc, #32]	@ (80013bc <MX_USART2_UART_Init+0x4c>)
 800139c:	2200      	movs	r2, #0
 800139e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80013a0:	4b06      	ldr	r3, [pc, #24]	@ (80013bc <MX_USART2_UART_Init+0x4c>)
 80013a2:	2200      	movs	r2, #0
 80013a4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80013a6:	4805      	ldr	r0, [pc, #20]	@ (80013bc <MX_USART2_UART_Init+0x4c>)
 80013a8:	f002 fc88 	bl	8003cbc <HAL_UART_Init>
 80013ac:	4603      	mov	r3, r0
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d001      	beq.n	80013b6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80013b2:	f000 f88b 	bl	80014cc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80013b6:	bf00      	nop
 80013b8:	bd80      	pop	{r7, pc}
 80013ba:	bf00      	nop
 80013bc:	20000114 	.word	0x20000114
 80013c0:	40004400 	.word	0x40004400

080013c4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80013c4:	b580      	push	{r7, lr}
 80013c6:	b08a      	sub	sp, #40	@ 0x28
 80013c8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013ca:	f107 0314 	add.w	r3, r7, #20
 80013ce:	2200      	movs	r2, #0
 80013d0:	601a      	str	r2, [r3, #0]
 80013d2:	605a      	str	r2, [r3, #4]
 80013d4:	609a      	str	r2, [r3, #8]
 80013d6:	60da      	str	r2, [r3, #12]
 80013d8:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80013da:	2300      	movs	r3, #0
 80013dc:	613b      	str	r3, [r7, #16]
 80013de:	4b37      	ldr	r3, [pc, #220]	@ (80014bc <MX_GPIO_Init+0xf8>)
 80013e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013e2:	4a36      	ldr	r2, [pc, #216]	@ (80014bc <MX_GPIO_Init+0xf8>)
 80013e4:	f043 0304 	orr.w	r3, r3, #4
 80013e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80013ea:	4b34      	ldr	r3, [pc, #208]	@ (80014bc <MX_GPIO_Init+0xf8>)
 80013ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013ee:	f003 0304 	and.w	r3, r3, #4
 80013f2:	613b      	str	r3, [r7, #16]
 80013f4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80013f6:	2300      	movs	r3, #0
 80013f8:	60fb      	str	r3, [r7, #12]
 80013fa:	4b30      	ldr	r3, [pc, #192]	@ (80014bc <MX_GPIO_Init+0xf8>)
 80013fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013fe:	4a2f      	ldr	r2, [pc, #188]	@ (80014bc <MX_GPIO_Init+0xf8>)
 8001400:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001404:	6313      	str	r3, [r2, #48]	@ 0x30
 8001406:	4b2d      	ldr	r3, [pc, #180]	@ (80014bc <MX_GPIO_Init+0xf8>)
 8001408:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800140a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800140e:	60fb      	str	r3, [r7, #12]
 8001410:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001412:	2300      	movs	r3, #0
 8001414:	60bb      	str	r3, [r7, #8]
 8001416:	4b29      	ldr	r3, [pc, #164]	@ (80014bc <MX_GPIO_Init+0xf8>)
 8001418:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800141a:	4a28      	ldr	r2, [pc, #160]	@ (80014bc <MX_GPIO_Init+0xf8>)
 800141c:	f043 0301 	orr.w	r3, r3, #1
 8001420:	6313      	str	r3, [r2, #48]	@ 0x30
 8001422:	4b26      	ldr	r3, [pc, #152]	@ (80014bc <MX_GPIO_Init+0xf8>)
 8001424:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001426:	f003 0301 	and.w	r3, r3, #1
 800142a:	60bb      	str	r3, [r7, #8]
 800142c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800142e:	2300      	movs	r3, #0
 8001430:	607b      	str	r3, [r7, #4]
 8001432:	4b22      	ldr	r3, [pc, #136]	@ (80014bc <MX_GPIO_Init+0xf8>)
 8001434:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001436:	4a21      	ldr	r2, [pc, #132]	@ (80014bc <MX_GPIO_Init+0xf8>)
 8001438:	f043 0302 	orr.w	r3, r3, #2
 800143c:	6313      	str	r3, [r2, #48]	@ 0x30
 800143e:	4b1f      	ldr	r3, [pc, #124]	@ (80014bc <MX_GPIO_Init+0xf8>)
 8001440:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001442:	f003 0302 	and.w	r3, r3, #2
 8001446:	607b      	str	r3, [r7, #4]
 8001448:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);
 800144a:	2200      	movs	r2, #0
 800144c:	21c0      	movs	r1, #192	@ 0xc0
 800144e:	481c      	ldr	r0, [pc, #112]	@ (80014c0 <MX_GPIO_Init+0xfc>)
 8001450:	f001 f960 	bl	8002714 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_RESET);
 8001454:	2200      	movs	r2, #0
 8001456:	2130      	movs	r1, #48	@ 0x30
 8001458:	481a      	ldr	r0, [pc, #104]	@ (80014c4 <MX_GPIO_Init+0x100>)
 800145a:	f001 f95b 	bl	8002714 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800145e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001462:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001464:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001468:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800146a:	2300      	movs	r3, #0
 800146c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800146e:	f107 0314 	add.w	r3, r7, #20
 8001472:	4619      	mov	r1, r3
 8001474:	4814      	ldr	r0, [pc, #80]	@ (80014c8 <MX_GPIO_Init+0x104>)
 8001476:	f000 ffa1 	bl	80023bc <HAL_GPIO_Init>

  /*Configure GPIO pins : PA6 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800147a:	23c0      	movs	r3, #192	@ 0xc0
 800147c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800147e:	2301      	movs	r3, #1
 8001480:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001482:	2300      	movs	r3, #0
 8001484:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001486:	2300      	movs	r3, #0
 8001488:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800148a:	f107 0314 	add.w	r3, r7, #20
 800148e:	4619      	mov	r1, r3
 8001490:	480b      	ldr	r0, [pc, #44]	@ (80014c0 <MX_GPIO_Init+0xfc>)
 8001492:	f000 ff93 	bl	80023bc <HAL_GPIO_Init>

  /*Configure GPIO pins : PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8001496:	2330      	movs	r3, #48	@ 0x30
 8001498:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800149a:	2301      	movs	r3, #1
 800149c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800149e:	2300      	movs	r3, #0
 80014a0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014a2:	2300      	movs	r3, #0
 80014a4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014a6:	f107 0314 	add.w	r3, r7, #20
 80014aa:	4619      	mov	r1, r3
 80014ac:	4805      	ldr	r0, [pc, #20]	@ (80014c4 <MX_GPIO_Init+0x100>)
 80014ae:	f000 ff85 	bl	80023bc <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 80014b2:	bf00      	nop
 80014b4:	3728      	adds	r7, #40	@ 0x28
 80014b6:	46bd      	mov	sp, r7
 80014b8:	bd80      	pop	{r7, pc}
 80014ba:	bf00      	nop
 80014bc:	40023800 	.word	0x40023800
 80014c0:	40020000 	.word	0x40020000
 80014c4:	40020400 	.word	0x40020400
 80014c8:	40020800 	.word	0x40020800

080014cc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80014cc:	b480      	push	{r7}
 80014ce:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80014d0:	b672      	cpsid	i
}
 80014d2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80014d4:	bf00      	nop
 80014d6:	e7fd      	b.n	80014d4 <Error_Handler+0x8>

080014d8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80014d8:	b580      	push	{r7, lr}
 80014da:	b082      	sub	sp, #8
 80014dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80014de:	2300      	movs	r3, #0
 80014e0:	607b      	str	r3, [r7, #4]
 80014e2:	4b10      	ldr	r3, [pc, #64]	@ (8001524 <HAL_MspInit+0x4c>)
 80014e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014e6:	4a0f      	ldr	r2, [pc, #60]	@ (8001524 <HAL_MspInit+0x4c>)
 80014e8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80014ec:	6453      	str	r3, [r2, #68]	@ 0x44
 80014ee:	4b0d      	ldr	r3, [pc, #52]	@ (8001524 <HAL_MspInit+0x4c>)
 80014f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014f2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80014f6:	607b      	str	r3, [r7, #4]
 80014f8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80014fa:	2300      	movs	r3, #0
 80014fc:	603b      	str	r3, [r7, #0]
 80014fe:	4b09      	ldr	r3, [pc, #36]	@ (8001524 <HAL_MspInit+0x4c>)
 8001500:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001502:	4a08      	ldr	r2, [pc, #32]	@ (8001524 <HAL_MspInit+0x4c>)
 8001504:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001508:	6413      	str	r3, [r2, #64]	@ 0x40
 800150a:	4b06      	ldr	r3, [pc, #24]	@ (8001524 <HAL_MspInit+0x4c>)
 800150c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800150e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001512:	603b      	str	r3, [r7, #0]
 8001514:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001516:	2007      	movs	r0, #7
 8001518:	f000 ff1c 	bl	8002354 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800151c:	bf00      	nop
 800151e:	3708      	adds	r7, #8
 8001520:	46bd      	mov	sp, r7
 8001522:	bd80      	pop	{r7, pc}
 8001524:	40023800 	.word	0x40023800

08001528 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001528:	b580      	push	{r7, lr}
 800152a:	b08a      	sub	sp, #40	@ 0x28
 800152c:	af00      	add	r7, sp, #0
 800152e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001530:	f107 0314 	add.w	r3, r7, #20
 8001534:	2200      	movs	r2, #0
 8001536:	601a      	str	r2, [r3, #0]
 8001538:	605a      	str	r2, [r3, #4]
 800153a:	609a      	str	r2, [r3, #8]
 800153c:	60da      	str	r2, [r3, #12]
 800153e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	4a17      	ldr	r2, [pc, #92]	@ (80015a4 <HAL_ADC_MspInit+0x7c>)
 8001546:	4293      	cmp	r3, r2
 8001548:	d127      	bne.n	800159a <HAL_ADC_MspInit+0x72>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800154a:	2300      	movs	r3, #0
 800154c:	613b      	str	r3, [r7, #16]
 800154e:	4b16      	ldr	r3, [pc, #88]	@ (80015a8 <HAL_ADC_MspInit+0x80>)
 8001550:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001552:	4a15      	ldr	r2, [pc, #84]	@ (80015a8 <HAL_ADC_MspInit+0x80>)
 8001554:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001558:	6453      	str	r3, [r2, #68]	@ 0x44
 800155a:	4b13      	ldr	r3, [pc, #76]	@ (80015a8 <HAL_ADC_MspInit+0x80>)
 800155c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800155e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001562:	613b      	str	r3, [r7, #16]
 8001564:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001566:	2300      	movs	r3, #0
 8001568:	60fb      	str	r3, [r7, #12]
 800156a:	4b0f      	ldr	r3, [pc, #60]	@ (80015a8 <HAL_ADC_MspInit+0x80>)
 800156c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800156e:	4a0e      	ldr	r2, [pc, #56]	@ (80015a8 <HAL_ADC_MspInit+0x80>)
 8001570:	f043 0304 	orr.w	r3, r3, #4
 8001574:	6313      	str	r3, [r2, #48]	@ 0x30
 8001576:	4b0c      	ldr	r3, [pc, #48]	@ (80015a8 <HAL_ADC_MspInit+0x80>)
 8001578:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800157a:	f003 0304 	and.w	r3, r3, #4
 800157e:	60fb      	str	r3, [r7, #12]
 8001580:	68fb      	ldr	r3, [r7, #12]
    PC0     ------> ADC1_IN10
    PC1     ------> ADC1_IN11
    PC2     ------> ADC1_IN12
    PC3     ------> ADC1_IN13
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8001582:	230f      	movs	r3, #15
 8001584:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001586:	2303      	movs	r3, #3
 8001588:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800158a:	2300      	movs	r3, #0
 800158c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800158e:	f107 0314 	add.w	r3, r7, #20
 8001592:	4619      	mov	r1, r3
 8001594:	4805      	ldr	r0, [pc, #20]	@ (80015ac <HAL_ADC_MspInit+0x84>)
 8001596:	f000 ff11 	bl	80023bc <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 800159a:	bf00      	nop
 800159c:	3728      	adds	r7, #40	@ 0x28
 800159e:	46bd      	mov	sp, r7
 80015a0:	bd80      	pop	{r7, pc}
 80015a2:	bf00      	nop
 80015a4:	40012000 	.word	0x40012000
 80015a8:	40023800 	.word	0x40023800
 80015ac:	40020800 	.word	0x40020800

080015b0 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80015b0:	b480      	push	{r7}
 80015b2:	b085      	sub	sp, #20
 80015b4:	af00      	add	r7, sp, #0
 80015b6:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80015c0:	d10d      	bne.n	80015de <HAL_TIM_PWM_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80015c2:	2300      	movs	r3, #0
 80015c4:	60fb      	str	r3, [r7, #12]
 80015c6:	4b09      	ldr	r3, [pc, #36]	@ (80015ec <HAL_TIM_PWM_MspInit+0x3c>)
 80015c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015ca:	4a08      	ldr	r2, [pc, #32]	@ (80015ec <HAL_TIM_PWM_MspInit+0x3c>)
 80015cc:	f043 0301 	orr.w	r3, r3, #1
 80015d0:	6413      	str	r3, [r2, #64]	@ 0x40
 80015d2:	4b06      	ldr	r3, [pc, #24]	@ (80015ec <HAL_TIM_PWM_MspInit+0x3c>)
 80015d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015d6:	f003 0301 	and.w	r3, r3, #1
 80015da:	60fb      	str	r3, [r7, #12]
 80015dc:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 80015de:	bf00      	nop
 80015e0:	3714      	adds	r7, #20
 80015e2:	46bd      	mov	sp, r7
 80015e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e8:	4770      	bx	lr
 80015ea:	bf00      	nop
 80015ec:	40023800 	.word	0x40023800

080015f0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80015f0:	b580      	push	{r7, lr}
 80015f2:	b088      	sub	sp, #32
 80015f4:	af00      	add	r7, sp, #0
 80015f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015f8:	f107 030c 	add.w	r3, r7, #12
 80015fc:	2200      	movs	r2, #0
 80015fe:	601a      	str	r2, [r3, #0]
 8001600:	605a      	str	r2, [r3, #4]
 8001602:	609a      	str	r2, [r3, #8]
 8001604:	60da      	str	r2, [r3, #12]
 8001606:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001610:	d11d      	bne.n	800164e <HAL_TIM_MspPostInit+0x5e>
  {
    /* USER CODE BEGIN TIM2_MspPostInit 0 */

    /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001612:	2300      	movs	r3, #0
 8001614:	60bb      	str	r3, [r7, #8]
 8001616:	4b10      	ldr	r3, [pc, #64]	@ (8001658 <HAL_TIM_MspPostInit+0x68>)
 8001618:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800161a:	4a0f      	ldr	r2, [pc, #60]	@ (8001658 <HAL_TIM_MspPostInit+0x68>)
 800161c:	f043 0301 	orr.w	r3, r3, #1
 8001620:	6313      	str	r3, [r2, #48]	@ 0x30
 8001622:	4b0d      	ldr	r3, [pc, #52]	@ (8001658 <HAL_TIM_MspPostInit+0x68>)
 8001624:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001626:	f003 0301 	and.w	r3, r3, #1
 800162a:	60bb      	str	r3, [r7, #8]
 800162c:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA1     ------> TIM2_CH2
    PA5     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_5;
 800162e:	2322      	movs	r3, #34	@ 0x22
 8001630:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001632:	2302      	movs	r3, #2
 8001634:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001636:	2300      	movs	r3, #0
 8001638:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800163a:	2300      	movs	r3, #0
 800163c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800163e:	2301      	movs	r3, #1
 8001640:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001642:	f107 030c 	add.w	r3, r7, #12
 8001646:	4619      	mov	r1, r3
 8001648:	4804      	ldr	r0, [pc, #16]	@ (800165c <HAL_TIM_MspPostInit+0x6c>)
 800164a:	f000 feb7 	bl	80023bc <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM2_MspPostInit 1 */

    /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 800164e:	bf00      	nop
 8001650:	3720      	adds	r7, #32
 8001652:	46bd      	mov	sp, r7
 8001654:	bd80      	pop	{r7, pc}
 8001656:	bf00      	nop
 8001658:	40023800 	.word	0x40023800
 800165c:	40020000 	.word	0x40020000

08001660 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001660:	b580      	push	{r7, lr}
 8001662:	b08a      	sub	sp, #40	@ 0x28
 8001664:	af00      	add	r7, sp, #0
 8001666:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001668:	f107 0314 	add.w	r3, r7, #20
 800166c:	2200      	movs	r2, #0
 800166e:	601a      	str	r2, [r3, #0]
 8001670:	605a      	str	r2, [r3, #4]
 8001672:	609a      	str	r2, [r3, #8]
 8001674:	60da      	str	r2, [r3, #12]
 8001676:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	4a19      	ldr	r2, [pc, #100]	@ (80016e4 <HAL_UART_MspInit+0x84>)
 800167e:	4293      	cmp	r3, r2
 8001680:	d12b      	bne.n	80016da <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001682:	2300      	movs	r3, #0
 8001684:	613b      	str	r3, [r7, #16]
 8001686:	4b18      	ldr	r3, [pc, #96]	@ (80016e8 <HAL_UART_MspInit+0x88>)
 8001688:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800168a:	4a17      	ldr	r2, [pc, #92]	@ (80016e8 <HAL_UART_MspInit+0x88>)
 800168c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001690:	6413      	str	r3, [r2, #64]	@ 0x40
 8001692:	4b15      	ldr	r3, [pc, #84]	@ (80016e8 <HAL_UART_MspInit+0x88>)
 8001694:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001696:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800169a:	613b      	str	r3, [r7, #16]
 800169c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800169e:	2300      	movs	r3, #0
 80016a0:	60fb      	str	r3, [r7, #12]
 80016a2:	4b11      	ldr	r3, [pc, #68]	@ (80016e8 <HAL_UART_MspInit+0x88>)
 80016a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016a6:	4a10      	ldr	r2, [pc, #64]	@ (80016e8 <HAL_UART_MspInit+0x88>)
 80016a8:	f043 0301 	orr.w	r3, r3, #1
 80016ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80016ae:	4b0e      	ldr	r3, [pc, #56]	@ (80016e8 <HAL_UART_MspInit+0x88>)
 80016b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016b2:	f003 0301 	and.w	r3, r3, #1
 80016b6:	60fb      	str	r3, [r7, #12]
 80016b8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80016ba:	230c      	movs	r3, #12
 80016bc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016be:	2302      	movs	r3, #2
 80016c0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016c2:	2300      	movs	r3, #0
 80016c4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016c6:	2303      	movs	r3, #3
 80016c8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80016ca:	2307      	movs	r3, #7
 80016cc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016ce:	f107 0314 	add.w	r3, r7, #20
 80016d2:	4619      	mov	r1, r3
 80016d4:	4805      	ldr	r0, [pc, #20]	@ (80016ec <HAL_UART_MspInit+0x8c>)
 80016d6:	f000 fe71 	bl	80023bc <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 80016da:	bf00      	nop
 80016dc:	3728      	adds	r7, #40	@ 0x28
 80016de:	46bd      	mov	sp, r7
 80016e0:	bd80      	pop	{r7, pc}
 80016e2:	bf00      	nop
 80016e4:	40004400 	.word	0x40004400
 80016e8:	40023800 	.word	0x40023800
 80016ec:	40020000 	.word	0x40020000

080016f0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80016f0:	b480      	push	{r7}
 80016f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80016f4:	bf00      	nop
 80016f6:	e7fd      	b.n	80016f4 <NMI_Handler+0x4>

080016f8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80016f8:	b480      	push	{r7}
 80016fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80016fc:	bf00      	nop
 80016fe:	e7fd      	b.n	80016fc <HardFault_Handler+0x4>

08001700 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001700:	b480      	push	{r7}
 8001702:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001704:	bf00      	nop
 8001706:	e7fd      	b.n	8001704 <MemManage_Handler+0x4>

08001708 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001708:	b480      	push	{r7}
 800170a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800170c:	bf00      	nop
 800170e:	e7fd      	b.n	800170c <BusFault_Handler+0x4>

08001710 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001710:	b480      	push	{r7}
 8001712:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001714:	bf00      	nop
 8001716:	e7fd      	b.n	8001714 <UsageFault_Handler+0x4>

08001718 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001718:	b480      	push	{r7}
 800171a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800171c:	bf00      	nop
 800171e:	46bd      	mov	sp, r7
 8001720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001724:	4770      	bx	lr

08001726 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001726:	b480      	push	{r7}
 8001728:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800172a:	bf00      	nop
 800172c:	46bd      	mov	sp, r7
 800172e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001732:	4770      	bx	lr

08001734 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001734:	b480      	push	{r7}
 8001736:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001738:	bf00      	nop
 800173a:	46bd      	mov	sp, r7
 800173c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001740:	4770      	bx	lr

08001742 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001742:	b580      	push	{r7, lr}
 8001744:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001746:	f000 f933 	bl	80019b0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800174a:	bf00      	nop
 800174c:	bd80      	pop	{r7, pc}

0800174e <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800174e:	b580      	push	{r7, lr}
 8001750:	b086      	sub	sp, #24
 8001752:	af00      	add	r7, sp, #0
 8001754:	60f8      	str	r0, [r7, #12]
 8001756:	60b9      	str	r1, [r7, #8]
 8001758:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800175a:	2300      	movs	r3, #0
 800175c:	617b      	str	r3, [r7, #20]
 800175e:	e00a      	b.n	8001776 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001760:	f3af 8000 	nop.w
 8001764:	4601      	mov	r1, r0
 8001766:	68bb      	ldr	r3, [r7, #8]
 8001768:	1c5a      	adds	r2, r3, #1
 800176a:	60ba      	str	r2, [r7, #8]
 800176c:	b2ca      	uxtb	r2, r1
 800176e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001770:	697b      	ldr	r3, [r7, #20]
 8001772:	3301      	adds	r3, #1
 8001774:	617b      	str	r3, [r7, #20]
 8001776:	697a      	ldr	r2, [r7, #20]
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	429a      	cmp	r2, r3
 800177c:	dbf0      	blt.n	8001760 <_read+0x12>
  }

  return len;
 800177e:	687b      	ldr	r3, [r7, #4]
}
 8001780:	4618      	mov	r0, r3
 8001782:	3718      	adds	r7, #24
 8001784:	46bd      	mov	sp, r7
 8001786:	bd80      	pop	{r7, pc}

08001788 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001788:	b580      	push	{r7, lr}
 800178a:	b086      	sub	sp, #24
 800178c:	af00      	add	r7, sp, #0
 800178e:	60f8      	str	r0, [r7, #12]
 8001790:	60b9      	str	r1, [r7, #8]
 8001792:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001794:	2300      	movs	r3, #0
 8001796:	617b      	str	r3, [r7, #20]
 8001798:	e009      	b.n	80017ae <_write+0x26>
  {
    __io_putchar(*ptr++);
 800179a:	68bb      	ldr	r3, [r7, #8]
 800179c:	1c5a      	adds	r2, r3, #1
 800179e:	60ba      	str	r2, [r7, #8]
 80017a0:	781b      	ldrb	r3, [r3, #0]
 80017a2:	4618      	mov	r0, r3
 80017a4:	f7ff fa58 	bl	8000c58 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017a8:	697b      	ldr	r3, [r7, #20]
 80017aa:	3301      	adds	r3, #1
 80017ac:	617b      	str	r3, [r7, #20]
 80017ae:	697a      	ldr	r2, [r7, #20]
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	429a      	cmp	r2, r3
 80017b4:	dbf1      	blt.n	800179a <_write+0x12>
  }
  return len;
 80017b6:	687b      	ldr	r3, [r7, #4]
}
 80017b8:	4618      	mov	r0, r3
 80017ba:	3718      	adds	r7, #24
 80017bc:	46bd      	mov	sp, r7
 80017be:	bd80      	pop	{r7, pc}

080017c0 <_close>:

int _close(int file)
{
 80017c0:	b480      	push	{r7}
 80017c2:	b083      	sub	sp, #12
 80017c4:	af00      	add	r7, sp, #0
 80017c6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80017c8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80017cc:	4618      	mov	r0, r3
 80017ce:	370c      	adds	r7, #12
 80017d0:	46bd      	mov	sp, r7
 80017d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d6:	4770      	bx	lr

080017d8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80017d8:	b480      	push	{r7}
 80017da:	b083      	sub	sp, #12
 80017dc:	af00      	add	r7, sp, #0
 80017de:	6078      	str	r0, [r7, #4]
 80017e0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80017e2:	683b      	ldr	r3, [r7, #0]
 80017e4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80017e8:	605a      	str	r2, [r3, #4]
  return 0;
 80017ea:	2300      	movs	r3, #0
}
 80017ec:	4618      	mov	r0, r3
 80017ee:	370c      	adds	r7, #12
 80017f0:	46bd      	mov	sp, r7
 80017f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f6:	4770      	bx	lr

080017f8 <_isatty>:

int _isatty(int file)
{
 80017f8:	b480      	push	{r7}
 80017fa:	b083      	sub	sp, #12
 80017fc:	af00      	add	r7, sp, #0
 80017fe:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001800:	2301      	movs	r3, #1
}
 8001802:	4618      	mov	r0, r3
 8001804:	370c      	adds	r7, #12
 8001806:	46bd      	mov	sp, r7
 8001808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800180c:	4770      	bx	lr

0800180e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800180e:	b480      	push	{r7}
 8001810:	b085      	sub	sp, #20
 8001812:	af00      	add	r7, sp, #0
 8001814:	60f8      	str	r0, [r7, #12]
 8001816:	60b9      	str	r1, [r7, #8]
 8001818:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800181a:	2300      	movs	r3, #0
}
 800181c:	4618      	mov	r0, r3
 800181e:	3714      	adds	r7, #20
 8001820:	46bd      	mov	sp, r7
 8001822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001826:	4770      	bx	lr

08001828 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001828:	b580      	push	{r7, lr}
 800182a:	b086      	sub	sp, #24
 800182c:	af00      	add	r7, sp, #0
 800182e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001830:	4a14      	ldr	r2, [pc, #80]	@ (8001884 <_sbrk+0x5c>)
 8001832:	4b15      	ldr	r3, [pc, #84]	@ (8001888 <_sbrk+0x60>)
 8001834:	1ad3      	subs	r3, r2, r3
 8001836:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001838:	697b      	ldr	r3, [r7, #20]
 800183a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800183c:	4b13      	ldr	r3, [pc, #76]	@ (800188c <_sbrk+0x64>)
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	2b00      	cmp	r3, #0
 8001842:	d102      	bne.n	800184a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001844:	4b11      	ldr	r3, [pc, #68]	@ (800188c <_sbrk+0x64>)
 8001846:	4a12      	ldr	r2, [pc, #72]	@ (8001890 <_sbrk+0x68>)
 8001848:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800184a:	4b10      	ldr	r3, [pc, #64]	@ (800188c <_sbrk+0x64>)
 800184c:	681a      	ldr	r2, [r3, #0]
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	4413      	add	r3, r2
 8001852:	693a      	ldr	r2, [r7, #16]
 8001854:	429a      	cmp	r2, r3
 8001856:	d207      	bcs.n	8001868 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001858:	f002 ffa2 	bl	80047a0 <__errno>
 800185c:	4603      	mov	r3, r0
 800185e:	220c      	movs	r2, #12
 8001860:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001862:	f04f 33ff 	mov.w	r3, #4294967295
 8001866:	e009      	b.n	800187c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001868:	4b08      	ldr	r3, [pc, #32]	@ (800188c <_sbrk+0x64>)
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800186e:	4b07      	ldr	r3, [pc, #28]	@ (800188c <_sbrk+0x64>)
 8001870:	681a      	ldr	r2, [r3, #0]
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	4413      	add	r3, r2
 8001876:	4a05      	ldr	r2, [pc, #20]	@ (800188c <_sbrk+0x64>)
 8001878:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800187a:	68fb      	ldr	r3, [r7, #12]
}
 800187c:	4618      	mov	r0, r3
 800187e:	3718      	adds	r7, #24
 8001880:	46bd      	mov	sp, r7
 8001882:	bd80      	pop	{r7, pc}
 8001884:	20020000 	.word	0x20020000
 8001888:	00000400 	.word	0x00000400
 800188c:	2000015c 	.word	0x2000015c
 8001890:	200002b0 	.word	0x200002b0

08001894 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001894:	b480      	push	{r7}
 8001896:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001898:	4b06      	ldr	r3, [pc, #24]	@ (80018b4 <SystemInit+0x20>)
 800189a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800189e:	4a05      	ldr	r2, [pc, #20]	@ (80018b4 <SystemInit+0x20>)
 80018a0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80018a4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80018a8:	bf00      	nop
 80018aa:	46bd      	mov	sp, r7
 80018ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b0:	4770      	bx	lr
 80018b2:	bf00      	nop
 80018b4:	e000ed00 	.word	0xe000ed00

080018b8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80018b8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80018f0 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80018bc:	f7ff ffea 	bl	8001894 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80018c0:	480c      	ldr	r0, [pc, #48]	@ (80018f4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80018c2:	490d      	ldr	r1, [pc, #52]	@ (80018f8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80018c4:	4a0d      	ldr	r2, [pc, #52]	@ (80018fc <LoopFillZerobss+0x1a>)
  movs r3, #0
 80018c6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80018c8:	e002      	b.n	80018d0 <LoopCopyDataInit>

080018ca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80018ca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80018cc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80018ce:	3304      	adds	r3, #4

080018d0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80018d0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80018d2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80018d4:	d3f9      	bcc.n	80018ca <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80018d6:	4a0a      	ldr	r2, [pc, #40]	@ (8001900 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80018d8:	4c0a      	ldr	r4, [pc, #40]	@ (8001904 <LoopFillZerobss+0x22>)
  movs r3, #0
 80018da:	2300      	movs	r3, #0
  b LoopFillZerobss
 80018dc:	e001      	b.n	80018e2 <LoopFillZerobss>

080018de <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80018de:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80018e0:	3204      	adds	r2, #4

080018e2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80018e2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80018e4:	d3fb      	bcc.n	80018de <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80018e6:	f002 ff61 	bl	80047ac <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80018ea:	f7ff f9c9 	bl	8000c80 <main>
  bx  lr    
 80018ee:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80018f0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80018f4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80018f8:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 80018fc:	08005434 	.word	0x08005434
  ldr r2, =_sbss
 8001900:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8001904:	200002b0 	.word	0x200002b0

08001908 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001908:	e7fe      	b.n	8001908 <ADC_IRQHandler>
	...

0800190c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800190c:	b580      	push	{r7, lr}
 800190e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001910:	4b0e      	ldr	r3, [pc, #56]	@ (800194c <HAL_Init+0x40>)
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	4a0d      	ldr	r2, [pc, #52]	@ (800194c <HAL_Init+0x40>)
 8001916:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800191a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800191c:	4b0b      	ldr	r3, [pc, #44]	@ (800194c <HAL_Init+0x40>)
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	4a0a      	ldr	r2, [pc, #40]	@ (800194c <HAL_Init+0x40>)
 8001922:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001926:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001928:	4b08      	ldr	r3, [pc, #32]	@ (800194c <HAL_Init+0x40>)
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	4a07      	ldr	r2, [pc, #28]	@ (800194c <HAL_Init+0x40>)
 800192e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001932:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001934:	2003      	movs	r0, #3
 8001936:	f000 fd0d 	bl	8002354 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800193a:	2000      	movs	r0, #0
 800193c:	f000 f808 	bl	8001950 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001940:	f7ff fdca 	bl	80014d8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001944:	2300      	movs	r3, #0
}
 8001946:	4618      	mov	r0, r3
 8001948:	bd80      	pop	{r7, pc}
 800194a:	bf00      	nop
 800194c:	40023c00 	.word	0x40023c00

08001950 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001950:	b580      	push	{r7, lr}
 8001952:	b082      	sub	sp, #8
 8001954:	af00      	add	r7, sp, #0
 8001956:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001958:	4b12      	ldr	r3, [pc, #72]	@ (80019a4 <HAL_InitTick+0x54>)
 800195a:	681a      	ldr	r2, [r3, #0]
 800195c:	4b12      	ldr	r3, [pc, #72]	@ (80019a8 <HAL_InitTick+0x58>)
 800195e:	781b      	ldrb	r3, [r3, #0]
 8001960:	4619      	mov	r1, r3
 8001962:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001966:	fbb3 f3f1 	udiv	r3, r3, r1
 800196a:	fbb2 f3f3 	udiv	r3, r2, r3
 800196e:	4618      	mov	r0, r3
 8001970:	f000 fd17 	bl	80023a2 <HAL_SYSTICK_Config>
 8001974:	4603      	mov	r3, r0
 8001976:	2b00      	cmp	r3, #0
 8001978:	d001      	beq.n	800197e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800197a:	2301      	movs	r3, #1
 800197c:	e00e      	b.n	800199c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	2b0f      	cmp	r3, #15
 8001982:	d80a      	bhi.n	800199a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001984:	2200      	movs	r2, #0
 8001986:	6879      	ldr	r1, [r7, #4]
 8001988:	f04f 30ff 	mov.w	r0, #4294967295
 800198c:	f000 fced 	bl	800236a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001990:	4a06      	ldr	r2, [pc, #24]	@ (80019ac <HAL_InitTick+0x5c>)
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001996:	2300      	movs	r3, #0
 8001998:	e000      	b.n	800199c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800199a:	2301      	movs	r3, #1
}
 800199c:	4618      	mov	r0, r3
 800199e:	3708      	adds	r7, #8
 80019a0:	46bd      	mov	sp, r7
 80019a2:	bd80      	pop	{r7, pc}
 80019a4:	20000000 	.word	0x20000000
 80019a8:	20000008 	.word	0x20000008
 80019ac:	20000004 	.word	0x20000004

080019b0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80019b0:	b480      	push	{r7}
 80019b2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80019b4:	4b06      	ldr	r3, [pc, #24]	@ (80019d0 <HAL_IncTick+0x20>)
 80019b6:	781b      	ldrb	r3, [r3, #0]
 80019b8:	461a      	mov	r2, r3
 80019ba:	4b06      	ldr	r3, [pc, #24]	@ (80019d4 <HAL_IncTick+0x24>)
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	4413      	add	r3, r2
 80019c0:	4a04      	ldr	r2, [pc, #16]	@ (80019d4 <HAL_IncTick+0x24>)
 80019c2:	6013      	str	r3, [r2, #0]
}
 80019c4:	bf00      	nop
 80019c6:	46bd      	mov	sp, r7
 80019c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019cc:	4770      	bx	lr
 80019ce:	bf00      	nop
 80019d0:	20000008 	.word	0x20000008
 80019d4:	20000160 	.word	0x20000160

080019d8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80019d8:	b480      	push	{r7}
 80019da:	af00      	add	r7, sp, #0
  return uwTick;
 80019dc:	4b03      	ldr	r3, [pc, #12]	@ (80019ec <HAL_GetTick+0x14>)
 80019de:	681b      	ldr	r3, [r3, #0]
}
 80019e0:	4618      	mov	r0, r3
 80019e2:	46bd      	mov	sp, r7
 80019e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e8:	4770      	bx	lr
 80019ea:	bf00      	nop
 80019ec:	20000160 	.word	0x20000160

080019f0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	b084      	sub	sp, #16
 80019f4:	af00      	add	r7, sp, #0
 80019f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80019f8:	f7ff ffee 	bl	80019d8 <HAL_GetTick>
 80019fc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001a02:	68fb      	ldr	r3, [r7, #12]
 8001a04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a08:	d005      	beq.n	8001a16 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001a0a:	4b0a      	ldr	r3, [pc, #40]	@ (8001a34 <HAL_Delay+0x44>)
 8001a0c:	781b      	ldrb	r3, [r3, #0]
 8001a0e:	461a      	mov	r2, r3
 8001a10:	68fb      	ldr	r3, [r7, #12]
 8001a12:	4413      	add	r3, r2
 8001a14:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001a16:	bf00      	nop
 8001a18:	f7ff ffde 	bl	80019d8 <HAL_GetTick>
 8001a1c:	4602      	mov	r2, r0
 8001a1e:	68bb      	ldr	r3, [r7, #8]
 8001a20:	1ad3      	subs	r3, r2, r3
 8001a22:	68fa      	ldr	r2, [r7, #12]
 8001a24:	429a      	cmp	r2, r3
 8001a26:	d8f7      	bhi.n	8001a18 <HAL_Delay+0x28>
  {
  }
}
 8001a28:	bf00      	nop
 8001a2a:	bf00      	nop
 8001a2c:	3710      	adds	r7, #16
 8001a2e:	46bd      	mov	sp, r7
 8001a30:	bd80      	pop	{r7, pc}
 8001a32:	bf00      	nop
 8001a34:	20000008 	.word	0x20000008

08001a38 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	b084      	sub	sp, #16
 8001a3c:	af00      	add	r7, sp, #0
 8001a3e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001a40:	2300      	movs	r3, #0
 8001a42:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d101      	bne.n	8001a4e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001a4a:	2301      	movs	r3, #1
 8001a4c:	e033      	b.n	8001ab6 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d109      	bne.n	8001a6a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001a56:	6878      	ldr	r0, [r7, #4]
 8001a58:	f7ff fd66 	bl	8001528 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	2200      	movs	r2, #0
 8001a60:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	2200      	movs	r2, #0
 8001a66:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a6e:	f003 0310 	and.w	r3, r3, #16
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d118      	bne.n	8001aa8 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a7a:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001a7e:	f023 0302 	bic.w	r3, r3, #2
 8001a82:	f043 0202 	orr.w	r2, r3, #2
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8001a8a:	6878      	ldr	r0, [r7, #4]
 8001a8c:	f000 fab4 	bl	8001ff8 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	2200      	movs	r2, #0
 8001a94:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a9a:	f023 0303 	bic.w	r3, r3, #3
 8001a9e:	f043 0201 	orr.w	r2, r3, #1
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	641a      	str	r2, [r3, #64]	@ 0x40
 8001aa6:	e001      	b.n	8001aac <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001aa8:	2301      	movs	r3, #1
 8001aaa:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	2200      	movs	r2, #0
 8001ab0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001ab4:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ab6:	4618      	mov	r0, r3
 8001ab8:	3710      	adds	r7, #16
 8001aba:	46bd      	mov	sp, r7
 8001abc:	bd80      	pop	{r7, pc}
	...

08001ac0 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8001ac0:	b480      	push	{r7}
 8001ac2:	b085      	sub	sp, #20
 8001ac4:	af00      	add	r7, sp, #0
 8001ac6:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8001ac8:	2300      	movs	r3, #0
 8001aca:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001ad2:	2b01      	cmp	r3, #1
 8001ad4:	d101      	bne.n	8001ada <HAL_ADC_Start+0x1a>
 8001ad6:	2302      	movs	r3, #2
 8001ad8:	e0b2      	b.n	8001c40 <HAL_ADC_Start+0x180>
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	2201      	movs	r2, #1
 8001ade:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	689b      	ldr	r3, [r3, #8]
 8001ae8:	f003 0301 	and.w	r3, r3, #1
 8001aec:	2b01      	cmp	r3, #1
 8001aee:	d018      	beq.n	8001b22 <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	689a      	ldr	r2, [r3, #8]
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	f042 0201 	orr.w	r2, r2, #1
 8001afe:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001b00:	4b52      	ldr	r3, [pc, #328]	@ (8001c4c <HAL_ADC_Start+0x18c>)
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	4a52      	ldr	r2, [pc, #328]	@ (8001c50 <HAL_ADC_Start+0x190>)
 8001b06:	fba2 2303 	umull	r2, r3, r2, r3
 8001b0a:	0c9a      	lsrs	r2, r3, #18
 8001b0c:	4613      	mov	r3, r2
 8001b0e:	005b      	lsls	r3, r3, #1
 8001b10:	4413      	add	r3, r2
 8001b12:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8001b14:	e002      	b.n	8001b1c <HAL_ADC_Start+0x5c>
    {
      counter--;
 8001b16:	68bb      	ldr	r3, [r7, #8]
 8001b18:	3b01      	subs	r3, #1
 8001b1a:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8001b1c:	68bb      	ldr	r3, [r7, #8]
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d1f9      	bne.n	8001b16 <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	689b      	ldr	r3, [r3, #8]
 8001b28:	f003 0301 	and.w	r3, r3, #1
 8001b2c:	2b01      	cmp	r3, #1
 8001b2e:	d17a      	bne.n	8001c26 <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b34:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8001b38:	f023 0301 	bic.w	r3, r3, #1
 8001b3c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	685b      	ldr	r3, [r3, #4]
 8001b4a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d007      	beq.n	8001b62 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b56:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001b5a:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b66:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001b6a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001b6e:	d106      	bne.n	8001b7e <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b74:	f023 0206 	bic.w	r2, r3, #6
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	645a      	str	r2, [r3, #68]	@ 0x44
 8001b7c:	e002      	b.n	8001b84 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	2200      	movs	r2, #0
 8001b82:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	2200      	movs	r2, #0
 8001b88:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001b8c:	4b31      	ldr	r3, [pc, #196]	@ (8001c54 <HAL_ADC_Start+0x194>)
 8001b8e:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8001b98:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001b9a:	68fb      	ldr	r3, [r7, #12]
 8001b9c:	685b      	ldr	r3, [r3, #4]
 8001b9e:	f003 031f 	and.w	r3, r3, #31
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d12a      	bne.n	8001bfc <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	4a2b      	ldr	r2, [pc, #172]	@ (8001c58 <HAL_ADC_Start+0x198>)
 8001bac:	4293      	cmp	r3, r2
 8001bae:	d015      	beq.n	8001bdc <HAL_ADC_Start+0x11c>
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	4a29      	ldr	r2, [pc, #164]	@ (8001c5c <HAL_ADC_Start+0x19c>)
 8001bb6:	4293      	cmp	r3, r2
 8001bb8:	d105      	bne.n	8001bc6 <HAL_ADC_Start+0x106>
 8001bba:	4b26      	ldr	r3, [pc, #152]	@ (8001c54 <HAL_ADC_Start+0x194>)
 8001bbc:	685b      	ldr	r3, [r3, #4]
 8001bbe:	f003 031f 	and.w	r3, r3, #31
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d00a      	beq.n	8001bdc <HAL_ADC_Start+0x11c>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	4a25      	ldr	r2, [pc, #148]	@ (8001c60 <HAL_ADC_Start+0x1a0>)
 8001bcc:	4293      	cmp	r3, r2
 8001bce:	d136      	bne.n	8001c3e <HAL_ADC_Start+0x17e>
 8001bd0:	4b20      	ldr	r3, [pc, #128]	@ (8001c54 <HAL_ADC_Start+0x194>)
 8001bd2:	685b      	ldr	r3, [r3, #4]
 8001bd4:	f003 0310 	and.w	r3, r3, #16
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d130      	bne.n	8001c3e <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	689b      	ldr	r3, [r3, #8]
 8001be2:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d129      	bne.n	8001c3e <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	689a      	ldr	r2, [r3, #8]
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001bf8:	609a      	str	r2, [r3, #8]
 8001bfa:	e020      	b.n	8001c3e <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	4a15      	ldr	r2, [pc, #84]	@ (8001c58 <HAL_ADC_Start+0x198>)
 8001c02:	4293      	cmp	r3, r2
 8001c04:	d11b      	bne.n	8001c3e <HAL_ADC_Start+0x17e>
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	689b      	ldr	r3, [r3, #8]
 8001c0c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	d114      	bne.n	8001c3e <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	689a      	ldr	r2, [r3, #8]
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001c22:	609a      	str	r2, [r3, #8]
 8001c24:	e00b      	b.n	8001c3e <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c2a:	f043 0210 	orr.w	r2, r3, #16
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c36:	f043 0201 	orr.w	r2, r3, #1
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8001c3e:	2300      	movs	r3, #0
}
 8001c40:	4618      	mov	r0, r3
 8001c42:	3714      	adds	r7, #20
 8001c44:	46bd      	mov	sp, r7
 8001c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c4a:	4770      	bx	lr
 8001c4c:	20000000 	.word	0x20000000
 8001c50:	431bde83 	.word	0x431bde83
 8001c54:	40012300 	.word	0x40012300
 8001c58:	40012000 	.word	0x40012000
 8001c5c:	40012100 	.word	0x40012100
 8001c60:	40012200 	.word	0x40012200

08001c64 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8001c64:	b580      	push	{r7, lr}
 8001c66:	b084      	sub	sp, #16
 8001c68:	af00      	add	r7, sp, #0
 8001c6a:	6078      	str	r0, [r7, #4]
 8001c6c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001c6e:	2300      	movs	r3, #0
 8001c70:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	689b      	ldr	r3, [r3, #8]
 8001c78:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001c7c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001c80:	d113      	bne.n	8001caa <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	689b      	ldr	r3, [r3, #8]
 8001c88:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001c8c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001c90:	d10b      	bne.n	8001caa <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c96:	f043 0220 	orr.w	r2, r3, #32
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	2200      	movs	r2, #0
 8001ca2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8001ca6:	2301      	movs	r3, #1
 8001ca8:	e063      	b.n	8001d72 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 8001caa:	f7ff fe95 	bl	80019d8 <HAL_GetTick>
 8001cae:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001cb0:	e021      	b.n	8001cf6 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8001cb2:	683b      	ldr	r3, [r7, #0]
 8001cb4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001cb8:	d01d      	beq.n	8001cf6 <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8001cba:	683b      	ldr	r3, [r7, #0]
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d007      	beq.n	8001cd0 <HAL_ADC_PollForConversion+0x6c>
 8001cc0:	f7ff fe8a 	bl	80019d8 <HAL_GetTick>
 8001cc4:	4602      	mov	r2, r0
 8001cc6:	68fb      	ldr	r3, [r7, #12]
 8001cc8:	1ad3      	subs	r3, r2, r3
 8001cca:	683a      	ldr	r2, [r7, #0]
 8001ccc:	429a      	cmp	r2, r3
 8001cce:	d212      	bcs.n	8001cf6 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	f003 0302 	and.w	r3, r3, #2
 8001cda:	2b02      	cmp	r3, #2
 8001cdc:	d00b      	beq.n	8001cf6 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ce2:	f043 0204 	orr.w	r2, r3, #4
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	2200      	movs	r2, #0
 8001cee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 8001cf2:	2303      	movs	r3, #3
 8001cf4:	e03d      	b.n	8001d72 <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	f003 0302 	and.w	r3, r3, #2
 8001d00:	2b02      	cmp	r3, #2
 8001d02:	d1d6      	bne.n	8001cb2 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	f06f 0212 	mvn.w	r2, #18
 8001d0c:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d12:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	689b      	ldr	r3, [r3, #8]
 8001d20:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d123      	bne.n	8001d70 <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d11f      	bne.n	8001d70 <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d36:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d006      	beq.n	8001d4c <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	689b      	ldr	r3, [r3, #8]
 8001d44:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d111      	bne.n	8001d70 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d50:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d5c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d105      	bne.n	8001d70 <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d68:	f043 0201 	orr.w	r2, r3, #1
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 8001d70:	2300      	movs	r3, #0
}
 8001d72:	4618      	mov	r0, r3
 8001d74:	3710      	adds	r7, #16
 8001d76:	46bd      	mov	sp, r7
 8001d78:	bd80      	pop	{r7, pc}

08001d7a <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8001d7a:	b480      	push	{r7}
 8001d7c:	b083      	sub	sp, #12
 8001d7e:	af00      	add	r7, sp, #0
 8001d80:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8001d88:	4618      	mov	r0, r3
 8001d8a:	370c      	adds	r7, #12
 8001d8c:	46bd      	mov	sp, r7
 8001d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d92:	4770      	bx	lr

08001d94 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8001d94:	b480      	push	{r7}
 8001d96:	b085      	sub	sp, #20
 8001d98:	af00      	add	r7, sp, #0
 8001d9a:	6078      	str	r0, [r7, #4]
 8001d9c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001d9e:	2300      	movs	r3, #0
 8001da0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001da8:	2b01      	cmp	r3, #1
 8001daa:	d101      	bne.n	8001db0 <HAL_ADC_ConfigChannel+0x1c>
 8001dac:	2302      	movs	r3, #2
 8001dae:	e113      	b.n	8001fd8 <HAL_ADC_ConfigChannel+0x244>
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	2201      	movs	r2, #1
 8001db4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001db8:	683b      	ldr	r3, [r7, #0]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	2b09      	cmp	r3, #9
 8001dbe:	d925      	bls.n	8001e0c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	68d9      	ldr	r1, [r3, #12]
 8001dc6:	683b      	ldr	r3, [r7, #0]
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	b29b      	uxth	r3, r3
 8001dcc:	461a      	mov	r2, r3
 8001dce:	4613      	mov	r3, r2
 8001dd0:	005b      	lsls	r3, r3, #1
 8001dd2:	4413      	add	r3, r2
 8001dd4:	3b1e      	subs	r3, #30
 8001dd6:	2207      	movs	r2, #7
 8001dd8:	fa02 f303 	lsl.w	r3, r2, r3
 8001ddc:	43da      	mvns	r2, r3
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	400a      	ands	r2, r1
 8001de4:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	68d9      	ldr	r1, [r3, #12]
 8001dec:	683b      	ldr	r3, [r7, #0]
 8001dee:	689a      	ldr	r2, [r3, #8]
 8001df0:	683b      	ldr	r3, [r7, #0]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	b29b      	uxth	r3, r3
 8001df6:	4618      	mov	r0, r3
 8001df8:	4603      	mov	r3, r0
 8001dfa:	005b      	lsls	r3, r3, #1
 8001dfc:	4403      	add	r3, r0
 8001dfe:	3b1e      	subs	r3, #30
 8001e00:	409a      	lsls	r2, r3
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	430a      	orrs	r2, r1
 8001e08:	60da      	str	r2, [r3, #12]
 8001e0a:	e022      	b.n	8001e52 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	6919      	ldr	r1, [r3, #16]
 8001e12:	683b      	ldr	r3, [r7, #0]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	b29b      	uxth	r3, r3
 8001e18:	461a      	mov	r2, r3
 8001e1a:	4613      	mov	r3, r2
 8001e1c:	005b      	lsls	r3, r3, #1
 8001e1e:	4413      	add	r3, r2
 8001e20:	2207      	movs	r2, #7
 8001e22:	fa02 f303 	lsl.w	r3, r2, r3
 8001e26:	43da      	mvns	r2, r3
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	400a      	ands	r2, r1
 8001e2e:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	6919      	ldr	r1, [r3, #16]
 8001e36:	683b      	ldr	r3, [r7, #0]
 8001e38:	689a      	ldr	r2, [r3, #8]
 8001e3a:	683b      	ldr	r3, [r7, #0]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	b29b      	uxth	r3, r3
 8001e40:	4618      	mov	r0, r3
 8001e42:	4603      	mov	r3, r0
 8001e44:	005b      	lsls	r3, r3, #1
 8001e46:	4403      	add	r3, r0
 8001e48:	409a      	lsls	r2, r3
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	430a      	orrs	r2, r1
 8001e50:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001e52:	683b      	ldr	r3, [r7, #0]
 8001e54:	685b      	ldr	r3, [r3, #4]
 8001e56:	2b06      	cmp	r3, #6
 8001e58:	d824      	bhi.n	8001ea4 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001e60:	683b      	ldr	r3, [r7, #0]
 8001e62:	685a      	ldr	r2, [r3, #4]
 8001e64:	4613      	mov	r3, r2
 8001e66:	009b      	lsls	r3, r3, #2
 8001e68:	4413      	add	r3, r2
 8001e6a:	3b05      	subs	r3, #5
 8001e6c:	221f      	movs	r2, #31
 8001e6e:	fa02 f303 	lsl.w	r3, r2, r3
 8001e72:	43da      	mvns	r2, r3
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	400a      	ands	r2, r1
 8001e7a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001e82:	683b      	ldr	r3, [r7, #0]
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	b29b      	uxth	r3, r3
 8001e88:	4618      	mov	r0, r3
 8001e8a:	683b      	ldr	r3, [r7, #0]
 8001e8c:	685a      	ldr	r2, [r3, #4]
 8001e8e:	4613      	mov	r3, r2
 8001e90:	009b      	lsls	r3, r3, #2
 8001e92:	4413      	add	r3, r2
 8001e94:	3b05      	subs	r3, #5
 8001e96:	fa00 f203 	lsl.w	r2, r0, r3
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	430a      	orrs	r2, r1
 8001ea0:	635a      	str	r2, [r3, #52]	@ 0x34
 8001ea2:	e04c      	b.n	8001f3e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001ea4:	683b      	ldr	r3, [r7, #0]
 8001ea6:	685b      	ldr	r3, [r3, #4]
 8001ea8:	2b0c      	cmp	r3, #12
 8001eaa:	d824      	bhi.n	8001ef6 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001eb2:	683b      	ldr	r3, [r7, #0]
 8001eb4:	685a      	ldr	r2, [r3, #4]
 8001eb6:	4613      	mov	r3, r2
 8001eb8:	009b      	lsls	r3, r3, #2
 8001eba:	4413      	add	r3, r2
 8001ebc:	3b23      	subs	r3, #35	@ 0x23
 8001ebe:	221f      	movs	r2, #31
 8001ec0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ec4:	43da      	mvns	r2, r3
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	400a      	ands	r2, r1
 8001ecc:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001ed4:	683b      	ldr	r3, [r7, #0]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	b29b      	uxth	r3, r3
 8001eda:	4618      	mov	r0, r3
 8001edc:	683b      	ldr	r3, [r7, #0]
 8001ede:	685a      	ldr	r2, [r3, #4]
 8001ee0:	4613      	mov	r3, r2
 8001ee2:	009b      	lsls	r3, r3, #2
 8001ee4:	4413      	add	r3, r2
 8001ee6:	3b23      	subs	r3, #35	@ 0x23
 8001ee8:	fa00 f203 	lsl.w	r2, r0, r3
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	430a      	orrs	r2, r1
 8001ef2:	631a      	str	r2, [r3, #48]	@ 0x30
 8001ef4:	e023      	b.n	8001f3e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001efc:	683b      	ldr	r3, [r7, #0]
 8001efe:	685a      	ldr	r2, [r3, #4]
 8001f00:	4613      	mov	r3, r2
 8001f02:	009b      	lsls	r3, r3, #2
 8001f04:	4413      	add	r3, r2
 8001f06:	3b41      	subs	r3, #65	@ 0x41
 8001f08:	221f      	movs	r2, #31
 8001f0a:	fa02 f303 	lsl.w	r3, r2, r3
 8001f0e:	43da      	mvns	r2, r3
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	400a      	ands	r2, r1
 8001f16:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001f1e:	683b      	ldr	r3, [r7, #0]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	b29b      	uxth	r3, r3
 8001f24:	4618      	mov	r0, r3
 8001f26:	683b      	ldr	r3, [r7, #0]
 8001f28:	685a      	ldr	r2, [r3, #4]
 8001f2a:	4613      	mov	r3, r2
 8001f2c:	009b      	lsls	r3, r3, #2
 8001f2e:	4413      	add	r3, r2
 8001f30:	3b41      	subs	r3, #65	@ 0x41
 8001f32:	fa00 f203 	lsl.w	r2, r0, r3
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	430a      	orrs	r2, r1
 8001f3c:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001f3e:	4b29      	ldr	r3, [pc, #164]	@ (8001fe4 <HAL_ADC_ConfigChannel+0x250>)
 8001f40:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	4a28      	ldr	r2, [pc, #160]	@ (8001fe8 <HAL_ADC_ConfigChannel+0x254>)
 8001f48:	4293      	cmp	r3, r2
 8001f4a:	d10f      	bne.n	8001f6c <HAL_ADC_ConfigChannel+0x1d8>
 8001f4c:	683b      	ldr	r3, [r7, #0]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	2b12      	cmp	r3, #18
 8001f52:	d10b      	bne.n	8001f6c <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8001f54:	68fb      	ldr	r3, [r7, #12]
 8001f56:	685b      	ldr	r3, [r3, #4]
 8001f58:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8001f5c:	68fb      	ldr	r3, [r7, #12]
 8001f5e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001f60:	68fb      	ldr	r3, [r7, #12]
 8001f62:	685b      	ldr	r3, [r3, #4]
 8001f64:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8001f68:	68fb      	ldr	r3, [r7, #12]
 8001f6a:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	4a1d      	ldr	r2, [pc, #116]	@ (8001fe8 <HAL_ADC_ConfigChannel+0x254>)
 8001f72:	4293      	cmp	r3, r2
 8001f74:	d12b      	bne.n	8001fce <HAL_ADC_ConfigChannel+0x23a>
 8001f76:	683b      	ldr	r3, [r7, #0]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	4a1c      	ldr	r2, [pc, #112]	@ (8001fec <HAL_ADC_ConfigChannel+0x258>)
 8001f7c:	4293      	cmp	r3, r2
 8001f7e:	d003      	beq.n	8001f88 <HAL_ADC_ConfigChannel+0x1f4>
 8001f80:	683b      	ldr	r3, [r7, #0]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	2b11      	cmp	r3, #17
 8001f86:	d122      	bne.n	8001fce <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8001f88:	68fb      	ldr	r3, [r7, #12]
 8001f8a:	685b      	ldr	r3, [r3, #4]
 8001f8c:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001f94:	68fb      	ldr	r3, [r7, #12]
 8001f96:	685b      	ldr	r3, [r3, #4]
 8001f98:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8001f9c:	68fb      	ldr	r3, [r7, #12]
 8001f9e:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001fa0:	683b      	ldr	r3, [r7, #0]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	4a11      	ldr	r2, [pc, #68]	@ (8001fec <HAL_ADC_ConfigChannel+0x258>)
 8001fa6:	4293      	cmp	r3, r2
 8001fa8:	d111      	bne.n	8001fce <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001faa:	4b11      	ldr	r3, [pc, #68]	@ (8001ff0 <HAL_ADC_ConfigChannel+0x25c>)
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	4a11      	ldr	r2, [pc, #68]	@ (8001ff4 <HAL_ADC_ConfigChannel+0x260>)
 8001fb0:	fba2 2303 	umull	r2, r3, r2, r3
 8001fb4:	0c9a      	lsrs	r2, r3, #18
 8001fb6:	4613      	mov	r3, r2
 8001fb8:	009b      	lsls	r3, r3, #2
 8001fba:	4413      	add	r3, r2
 8001fbc:	005b      	lsls	r3, r3, #1
 8001fbe:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8001fc0:	e002      	b.n	8001fc8 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8001fc2:	68bb      	ldr	r3, [r7, #8]
 8001fc4:	3b01      	subs	r3, #1
 8001fc6:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8001fc8:	68bb      	ldr	r3, [r7, #8]
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d1f9      	bne.n	8001fc2 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	2200      	movs	r2, #0
 8001fd2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8001fd6:	2300      	movs	r3, #0
}
 8001fd8:	4618      	mov	r0, r3
 8001fda:	3714      	adds	r7, #20
 8001fdc:	46bd      	mov	sp, r7
 8001fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe2:	4770      	bx	lr
 8001fe4:	40012300 	.word	0x40012300
 8001fe8:	40012000 	.word	0x40012000
 8001fec:	10000012 	.word	0x10000012
 8001ff0:	20000000 	.word	0x20000000
 8001ff4:	431bde83 	.word	0x431bde83

08001ff8 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001ff8:	b480      	push	{r7}
 8001ffa:	b085      	sub	sp, #20
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002000:	4b79      	ldr	r3, [pc, #484]	@ (80021e8 <ADC_Init+0x1f0>)
 8002002:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002004:	68fb      	ldr	r3, [r7, #12]
 8002006:	685b      	ldr	r3, [r3, #4]
 8002008:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	685a      	ldr	r2, [r3, #4]
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	685b      	ldr	r3, [r3, #4]
 8002018:	431a      	orrs	r2, r3
 800201a:	68fb      	ldr	r3, [r7, #12]
 800201c:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	685a      	ldr	r2, [r3, #4]
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800202c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	6859      	ldr	r1, [r3, #4]
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	691b      	ldr	r3, [r3, #16]
 8002038:	021a      	lsls	r2, r3, #8
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	430a      	orrs	r2, r1
 8002040:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	685a      	ldr	r2, [r3, #4]
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002050:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	6859      	ldr	r1, [r3, #4]
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	689a      	ldr	r2, [r3, #8]
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	430a      	orrs	r2, r1
 8002062:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	689a      	ldr	r2, [r3, #8]
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002072:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	6899      	ldr	r1, [r3, #8]
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	68da      	ldr	r2, [r3, #12]
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	430a      	orrs	r2, r1
 8002084:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800208a:	4a58      	ldr	r2, [pc, #352]	@ (80021ec <ADC_Init+0x1f4>)
 800208c:	4293      	cmp	r3, r2
 800208e:	d022      	beq.n	80020d6 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	689a      	ldr	r2, [r3, #8]
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800209e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	6899      	ldr	r1, [r3, #8]
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	430a      	orrs	r2, r1
 80020b0:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	689a      	ldr	r2, [r3, #8]
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80020c0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	6899      	ldr	r1, [r3, #8]
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	430a      	orrs	r2, r1
 80020d2:	609a      	str	r2, [r3, #8]
 80020d4:	e00f      	b.n	80020f6 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	689a      	ldr	r2, [r3, #8]
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80020e4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	689a      	ldr	r2, [r3, #8]
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80020f4:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	689a      	ldr	r2, [r3, #8]
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	f022 0202 	bic.w	r2, r2, #2
 8002104:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	6899      	ldr	r1, [r3, #8]
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	7e1b      	ldrb	r3, [r3, #24]
 8002110:	005a      	lsls	r2, r3, #1
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	430a      	orrs	r2, r1
 8002118:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002120:	2b00      	cmp	r3, #0
 8002122:	d01b      	beq.n	800215c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	685a      	ldr	r2, [r3, #4]
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002132:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	685a      	ldr	r2, [r3, #4]
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8002142:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	6859      	ldr	r1, [r3, #4]
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800214e:	3b01      	subs	r3, #1
 8002150:	035a      	lsls	r2, r3, #13
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	430a      	orrs	r2, r1
 8002158:	605a      	str	r2, [r3, #4]
 800215a:	e007      	b.n	800216c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	685a      	ldr	r2, [r3, #4]
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800216a:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 800217a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	69db      	ldr	r3, [r3, #28]
 8002186:	3b01      	subs	r3, #1
 8002188:	051a      	lsls	r2, r3, #20
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	430a      	orrs	r2, r1
 8002190:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	689a      	ldr	r2, [r3, #8]
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80021a0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	6899      	ldr	r1, [r3, #8]
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80021ae:	025a      	lsls	r2, r3, #9
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	430a      	orrs	r2, r1
 80021b6:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	689a      	ldr	r2, [r3, #8]
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80021c6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	6899      	ldr	r1, [r3, #8]
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	695b      	ldr	r3, [r3, #20]
 80021d2:	029a      	lsls	r2, r3, #10
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	430a      	orrs	r2, r1
 80021da:	609a      	str	r2, [r3, #8]
}
 80021dc:	bf00      	nop
 80021de:	3714      	adds	r7, #20
 80021e0:	46bd      	mov	sp, r7
 80021e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e6:	4770      	bx	lr
 80021e8:	40012300 	.word	0x40012300
 80021ec:	0f000001 	.word	0x0f000001

080021f0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80021f0:	b480      	push	{r7}
 80021f2:	b085      	sub	sp, #20
 80021f4:	af00      	add	r7, sp, #0
 80021f6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	f003 0307 	and.w	r3, r3, #7
 80021fe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002200:	4b0c      	ldr	r3, [pc, #48]	@ (8002234 <__NVIC_SetPriorityGrouping+0x44>)
 8002202:	68db      	ldr	r3, [r3, #12]
 8002204:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002206:	68ba      	ldr	r2, [r7, #8]
 8002208:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800220c:	4013      	ands	r3, r2
 800220e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002214:	68bb      	ldr	r3, [r7, #8]
 8002216:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002218:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800221c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002220:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002222:	4a04      	ldr	r2, [pc, #16]	@ (8002234 <__NVIC_SetPriorityGrouping+0x44>)
 8002224:	68bb      	ldr	r3, [r7, #8]
 8002226:	60d3      	str	r3, [r2, #12]
}
 8002228:	bf00      	nop
 800222a:	3714      	adds	r7, #20
 800222c:	46bd      	mov	sp, r7
 800222e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002232:	4770      	bx	lr
 8002234:	e000ed00 	.word	0xe000ed00

08002238 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002238:	b480      	push	{r7}
 800223a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800223c:	4b04      	ldr	r3, [pc, #16]	@ (8002250 <__NVIC_GetPriorityGrouping+0x18>)
 800223e:	68db      	ldr	r3, [r3, #12]
 8002240:	0a1b      	lsrs	r3, r3, #8
 8002242:	f003 0307 	and.w	r3, r3, #7
}
 8002246:	4618      	mov	r0, r3
 8002248:	46bd      	mov	sp, r7
 800224a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800224e:	4770      	bx	lr
 8002250:	e000ed00 	.word	0xe000ed00

08002254 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002254:	b480      	push	{r7}
 8002256:	b083      	sub	sp, #12
 8002258:	af00      	add	r7, sp, #0
 800225a:	4603      	mov	r3, r0
 800225c:	6039      	str	r1, [r7, #0]
 800225e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002260:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002264:	2b00      	cmp	r3, #0
 8002266:	db0a      	blt.n	800227e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002268:	683b      	ldr	r3, [r7, #0]
 800226a:	b2da      	uxtb	r2, r3
 800226c:	490c      	ldr	r1, [pc, #48]	@ (80022a0 <__NVIC_SetPriority+0x4c>)
 800226e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002272:	0112      	lsls	r2, r2, #4
 8002274:	b2d2      	uxtb	r2, r2
 8002276:	440b      	add	r3, r1
 8002278:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800227c:	e00a      	b.n	8002294 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800227e:	683b      	ldr	r3, [r7, #0]
 8002280:	b2da      	uxtb	r2, r3
 8002282:	4908      	ldr	r1, [pc, #32]	@ (80022a4 <__NVIC_SetPriority+0x50>)
 8002284:	79fb      	ldrb	r3, [r7, #7]
 8002286:	f003 030f 	and.w	r3, r3, #15
 800228a:	3b04      	subs	r3, #4
 800228c:	0112      	lsls	r2, r2, #4
 800228e:	b2d2      	uxtb	r2, r2
 8002290:	440b      	add	r3, r1
 8002292:	761a      	strb	r2, [r3, #24]
}
 8002294:	bf00      	nop
 8002296:	370c      	adds	r7, #12
 8002298:	46bd      	mov	sp, r7
 800229a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800229e:	4770      	bx	lr
 80022a0:	e000e100 	.word	0xe000e100
 80022a4:	e000ed00 	.word	0xe000ed00

080022a8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80022a8:	b480      	push	{r7}
 80022aa:	b089      	sub	sp, #36	@ 0x24
 80022ac:	af00      	add	r7, sp, #0
 80022ae:	60f8      	str	r0, [r7, #12]
 80022b0:	60b9      	str	r1, [r7, #8]
 80022b2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	f003 0307 	and.w	r3, r3, #7
 80022ba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80022bc:	69fb      	ldr	r3, [r7, #28]
 80022be:	f1c3 0307 	rsb	r3, r3, #7
 80022c2:	2b04      	cmp	r3, #4
 80022c4:	bf28      	it	cs
 80022c6:	2304      	movcs	r3, #4
 80022c8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80022ca:	69fb      	ldr	r3, [r7, #28]
 80022cc:	3304      	adds	r3, #4
 80022ce:	2b06      	cmp	r3, #6
 80022d0:	d902      	bls.n	80022d8 <NVIC_EncodePriority+0x30>
 80022d2:	69fb      	ldr	r3, [r7, #28]
 80022d4:	3b03      	subs	r3, #3
 80022d6:	e000      	b.n	80022da <NVIC_EncodePriority+0x32>
 80022d8:	2300      	movs	r3, #0
 80022da:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80022dc:	f04f 32ff 	mov.w	r2, #4294967295
 80022e0:	69bb      	ldr	r3, [r7, #24]
 80022e2:	fa02 f303 	lsl.w	r3, r2, r3
 80022e6:	43da      	mvns	r2, r3
 80022e8:	68bb      	ldr	r3, [r7, #8]
 80022ea:	401a      	ands	r2, r3
 80022ec:	697b      	ldr	r3, [r7, #20]
 80022ee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80022f0:	f04f 31ff 	mov.w	r1, #4294967295
 80022f4:	697b      	ldr	r3, [r7, #20]
 80022f6:	fa01 f303 	lsl.w	r3, r1, r3
 80022fa:	43d9      	mvns	r1, r3
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002300:	4313      	orrs	r3, r2
         );
}
 8002302:	4618      	mov	r0, r3
 8002304:	3724      	adds	r7, #36	@ 0x24
 8002306:	46bd      	mov	sp, r7
 8002308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800230c:	4770      	bx	lr
	...

08002310 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002310:	b580      	push	{r7, lr}
 8002312:	b082      	sub	sp, #8
 8002314:	af00      	add	r7, sp, #0
 8002316:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	3b01      	subs	r3, #1
 800231c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002320:	d301      	bcc.n	8002326 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002322:	2301      	movs	r3, #1
 8002324:	e00f      	b.n	8002346 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002326:	4a0a      	ldr	r2, [pc, #40]	@ (8002350 <SysTick_Config+0x40>)
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	3b01      	subs	r3, #1
 800232c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800232e:	210f      	movs	r1, #15
 8002330:	f04f 30ff 	mov.w	r0, #4294967295
 8002334:	f7ff ff8e 	bl	8002254 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002338:	4b05      	ldr	r3, [pc, #20]	@ (8002350 <SysTick_Config+0x40>)
 800233a:	2200      	movs	r2, #0
 800233c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800233e:	4b04      	ldr	r3, [pc, #16]	@ (8002350 <SysTick_Config+0x40>)
 8002340:	2207      	movs	r2, #7
 8002342:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002344:	2300      	movs	r3, #0
}
 8002346:	4618      	mov	r0, r3
 8002348:	3708      	adds	r7, #8
 800234a:	46bd      	mov	sp, r7
 800234c:	bd80      	pop	{r7, pc}
 800234e:	bf00      	nop
 8002350:	e000e010 	.word	0xe000e010

08002354 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002354:	b580      	push	{r7, lr}
 8002356:	b082      	sub	sp, #8
 8002358:	af00      	add	r7, sp, #0
 800235a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800235c:	6878      	ldr	r0, [r7, #4]
 800235e:	f7ff ff47 	bl	80021f0 <__NVIC_SetPriorityGrouping>
}
 8002362:	bf00      	nop
 8002364:	3708      	adds	r7, #8
 8002366:	46bd      	mov	sp, r7
 8002368:	bd80      	pop	{r7, pc}

0800236a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800236a:	b580      	push	{r7, lr}
 800236c:	b086      	sub	sp, #24
 800236e:	af00      	add	r7, sp, #0
 8002370:	4603      	mov	r3, r0
 8002372:	60b9      	str	r1, [r7, #8]
 8002374:	607a      	str	r2, [r7, #4]
 8002376:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002378:	2300      	movs	r3, #0
 800237a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800237c:	f7ff ff5c 	bl	8002238 <__NVIC_GetPriorityGrouping>
 8002380:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002382:	687a      	ldr	r2, [r7, #4]
 8002384:	68b9      	ldr	r1, [r7, #8]
 8002386:	6978      	ldr	r0, [r7, #20]
 8002388:	f7ff ff8e 	bl	80022a8 <NVIC_EncodePriority>
 800238c:	4602      	mov	r2, r0
 800238e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002392:	4611      	mov	r1, r2
 8002394:	4618      	mov	r0, r3
 8002396:	f7ff ff5d 	bl	8002254 <__NVIC_SetPriority>
}
 800239a:	bf00      	nop
 800239c:	3718      	adds	r7, #24
 800239e:	46bd      	mov	sp, r7
 80023a0:	bd80      	pop	{r7, pc}

080023a2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80023a2:	b580      	push	{r7, lr}
 80023a4:	b082      	sub	sp, #8
 80023a6:	af00      	add	r7, sp, #0
 80023a8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80023aa:	6878      	ldr	r0, [r7, #4]
 80023ac:	f7ff ffb0 	bl	8002310 <SysTick_Config>
 80023b0:	4603      	mov	r3, r0
}
 80023b2:	4618      	mov	r0, r3
 80023b4:	3708      	adds	r7, #8
 80023b6:	46bd      	mov	sp, r7
 80023b8:	bd80      	pop	{r7, pc}
	...

080023bc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80023bc:	b480      	push	{r7}
 80023be:	b089      	sub	sp, #36	@ 0x24
 80023c0:	af00      	add	r7, sp, #0
 80023c2:	6078      	str	r0, [r7, #4]
 80023c4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80023c6:	2300      	movs	r3, #0
 80023c8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80023ca:	2300      	movs	r3, #0
 80023cc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80023ce:	2300      	movs	r3, #0
 80023d0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80023d2:	2300      	movs	r3, #0
 80023d4:	61fb      	str	r3, [r7, #28]
 80023d6:	e165      	b.n	80026a4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80023d8:	2201      	movs	r2, #1
 80023da:	69fb      	ldr	r3, [r7, #28]
 80023dc:	fa02 f303 	lsl.w	r3, r2, r3
 80023e0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80023e2:	683b      	ldr	r3, [r7, #0]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	697a      	ldr	r2, [r7, #20]
 80023e8:	4013      	ands	r3, r2
 80023ea:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80023ec:	693a      	ldr	r2, [r7, #16]
 80023ee:	697b      	ldr	r3, [r7, #20]
 80023f0:	429a      	cmp	r2, r3
 80023f2:	f040 8154 	bne.w	800269e <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80023f6:	683b      	ldr	r3, [r7, #0]
 80023f8:	685b      	ldr	r3, [r3, #4]
 80023fa:	f003 0303 	and.w	r3, r3, #3
 80023fe:	2b01      	cmp	r3, #1
 8002400:	d005      	beq.n	800240e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002402:	683b      	ldr	r3, [r7, #0]
 8002404:	685b      	ldr	r3, [r3, #4]
 8002406:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800240a:	2b02      	cmp	r3, #2
 800240c:	d130      	bne.n	8002470 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	689b      	ldr	r3, [r3, #8]
 8002412:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002414:	69fb      	ldr	r3, [r7, #28]
 8002416:	005b      	lsls	r3, r3, #1
 8002418:	2203      	movs	r2, #3
 800241a:	fa02 f303 	lsl.w	r3, r2, r3
 800241e:	43db      	mvns	r3, r3
 8002420:	69ba      	ldr	r2, [r7, #24]
 8002422:	4013      	ands	r3, r2
 8002424:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002426:	683b      	ldr	r3, [r7, #0]
 8002428:	68da      	ldr	r2, [r3, #12]
 800242a:	69fb      	ldr	r3, [r7, #28]
 800242c:	005b      	lsls	r3, r3, #1
 800242e:	fa02 f303 	lsl.w	r3, r2, r3
 8002432:	69ba      	ldr	r2, [r7, #24]
 8002434:	4313      	orrs	r3, r2
 8002436:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	69ba      	ldr	r2, [r7, #24]
 800243c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	685b      	ldr	r3, [r3, #4]
 8002442:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002444:	2201      	movs	r2, #1
 8002446:	69fb      	ldr	r3, [r7, #28]
 8002448:	fa02 f303 	lsl.w	r3, r2, r3
 800244c:	43db      	mvns	r3, r3
 800244e:	69ba      	ldr	r2, [r7, #24]
 8002450:	4013      	ands	r3, r2
 8002452:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002454:	683b      	ldr	r3, [r7, #0]
 8002456:	685b      	ldr	r3, [r3, #4]
 8002458:	091b      	lsrs	r3, r3, #4
 800245a:	f003 0201 	and.w	r2, r3, #1
 800245e:	69fb      	ldr	r3, [r7, #28]
 8002460:	fa02 f303 	lsl.w	r3, r2, r3
 8002464:	69ba      	ldr	r2, [r7, #24]
 8002466:	4313      	orrs	r3, r2
 8002468:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	69ba      	ldr	r2, [r7, #24]
 800246e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002470:	683b      	ldr	r3, [r7, #0]
 8002472:	685b      	ldr	r3, [r3, #4]
 8002474:	f003 0303 	and.w	r3, r3, #3
 8002478:	2b03      	cmp	r3, #3
 800247a:	d017      	beq.n	80024ac <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	68db      	ldr	r3, [r3, #12]
 8002480:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002482:	69fb      	ldr	r3, [r7, #28]
 8002484:	005b      	lsls	r3, r3, #1
 8002486:	2203      	movs	r2, #3
 8002488:	fa02 f303 	lsl.w	r3, r2, r3
 800248c:	43db      	mvns	r3, r3
 800248e:	69ba      	ldr	r2, [r7, #24]
 8002490:	4013      	ands	r3, r2
 8002492:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002494:	683b      	ldr	r3, [r7, #0]
 8002496:	689a      	ldr	r2, [r3, #8]
 8002498:	69fb      	ldr	r3, [r7, #28]
 800249a:	005b      	lsls	r3, r3, #1
 800249c:	fa02 f303 	lsl.w	r3, r2, r3
 80024a0:	69ba      	ldr	r2, [r7, #24]
 80024a2:	4313      	orrs	r3, r2
 80024a4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	69ba      	ldr	r2, [r7, #24]
 80024aa:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80024ac:	683b      	ldr	r3, [r7, #0]
 80024ae:	685b      	ldr	r3, [r3, #4]
 80024b0:	f003 0303 	and.w	r3, r3, #3
 80024b4:	2b02      	cmp	r3, #2
 80024b6:	d123      	bne.n	8002500 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80024b8:	69fb      	ldr	r3, [r7, #28]
 80024ba:	08da      	lsrs	r2, r3, #3
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	3208      	adds	r2, #8
 80024c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80024c4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80024c6:	69fb      	ldr	r3, [r7, #28]
 80024c8:	f003 0307 	and.w	r3, r3, #7
 80024cc:	009b      	lsls	r3, r3, #2
 80024ce:	220f      	movs	r2, #15
 80024d0:	fa02 f303 	lsl.w	r3, r2, r3
 80024d4:	43db      	mvns	r3, r3
 80024d6:	69ba      	ldr	r2, [r7, #24]
 80024d8:	4013      	ands	r3, r2
 80024da:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80024dc:	683b      	ldr	r3, [r7, #0]
 80024de:	691a      	ldr	r2, [r3, #16]
 80024e0:	69fb      	ldr	r3, [r7, #28]
 80024e2:	f003 0307 	and.w	r3, r3, #7
 80024e6:	009b      	lsls	r3, r3, #2
 80024e8:	fa02 f303 	lsl.w	r3, r2, r3
 80024ec:	69ba      	ldr	r2, [r7, #24]
 80024ee:	4313      	orrs	r3, r2
 80024f0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80024f2:	69fb      	ldr	r3, [r7, #28]
 80024f4:	08da      	lsrs	r2, r3, #3
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	3208      	adds	r2, #8
 80024fa:	69b9      	ldr	r1, [r7, #24]
 80024fc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002506:	69fb      	ldr	r3, [r7, #28]
 8002508:	005b      	lsls	r3, r3, #1
 800250a:	2203      	movs	r2, #3
 800250c:	fa02 f303 	lsl.w	r3, r2, r3
 8002510:	43db      	mvns	r3, r3
 8002512:	69ba      	ldr	r2, [r7, #24]
 8002514:	4013      	ands	r3, r2
 8002516:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002518:	683b      	ldr	r3, [r7, #0]
 800251a:	685b      	ldr	r3, [r3, #4]
 800251c:	f003 0203 	and.w	r2, r3, #3
 8002520:	69fb      	ldr	r3, [r7, #28]
 8002522:	005b      	lsls	r3, r3, #1
 8002524:	fa02 f303 	lsl.w	r3, r2, r3
 8002528:	69ba      	ldr	r2, [r7, #24]
 800252a:	4313      	orrs	r3, r2
 800252c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	69ba      	ldr	r2, [r7, #24]
 8002532:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002534:	683b      	ldr	r3, [r7, #0]
 8002536:	685b      	ldr	r3, [r3, #4]
 8002538:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800253c:	2b00      	cmp	r3, #0
 800253e:	f000 80ae 	beq.w	800269e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002542:	2300      	movs	r3, #0
 8002544:	60fb      	str	r3, [r7, #12]
 8002546:	4b5d      	ldr	r3, [pc, #372]	@ (80026bc <HAL_GPIO_Init+0x300>)
 8002548:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800254a:	4a5c      	ldr	r2, [pc, #368]	@ (80026bc <HAL_GPIO_Init+0x300>)
 800254c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002550:	6453      	str	r3, [r2, #68]	@ 0x44
 8002552:	4b5a      	ldr	r3, [pc, #360]	@ (80026bc <HAL_GPIO_Init+0x300>)
 8002554:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002556:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800255a:	60fb      	str	r3, [r7, #12]
 800255c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800255e:	4a58      	ldr	r2, [pc, #352]	@ (80026c0 <HAL_GPIO_Init+0x304>)
 8002560:	69fb      	ldr	r3, [r7, #28]
 8002562:	089b      	lsrs	r3, r3, #2
 8002564:	3302      	adds	r3, #2
 8002566:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800256a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800256c:	69fb      	ldr	r3, [r7, #28]
 800256e:	f003 0303 	and.w	r3, r3, #3
 8002572:	009b      	lsls	r3, r3, #2
 8002574:	220f      	movs	r2, #15
 8002576:	fa02 f303 	lsl.w	r3, r2, r3
 800257a:	43db      	mvns	r3, r3
 800257c:	69ba      	ldr	r2, [r7, #24]
 800257e:	4013      	ands	r3, r2
 8002580:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	4a4f      	ldr	r2, [pc, #316]	@ (80026c4 <HAL_GPIO_Init+0x308>)
 8002586:	4293      	cmp	r3, r2
 8002588:	d025      	beq.n	80025d6 <HAL_GPIO_Init+0x21a>
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	4a4e      	ldr	r2, [pc, #312]	@ (80026c8 <HAL_GPIO_Init+0x30c>)
 800258e:	4293      	cmp	r3, r2
 8002590:	d01f      	beq.n	80025d2 <HAL_GPIO_Init+0x216>
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	4a4d      	ldr	r2, [pc, #308]	@ (80026cc <HAL_GPIO_Init+0x310>)
 8002596:	4293      	cmp	r3, r2
 8002598:	d019      	beq.n	80025ce <HAL_GPIO_Init+0x212>
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	4a4c      	ldr	r2, [pc, #304]	@ (80026d0 <HAL_GPIO_Init+0x314>)
 800259e:	4293      	cmp	r3, r2
 80025a0:	d013      	beq.n	80025ca <HAL_GPIO_Init+0x20e>
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	4a4b      	ldr	r2, [pc, #300]	@ (80026d4 <HAL_GPIO_Init+0x318>)
 80025a6:	4293      	cmp	r3, r2
 80025a8:	d00d      	beq.n	80025c6 <HAL_GPIO_Init+0x20a>
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	4a4a      	ldr	r2, [pc, #296]	@ (80026d8 <HAL_GPIO_Init+0x31c>)
 80025ae:	4293      	cmp	r3, r2
 80025b0:	d007      	beq.n	80025c2 <HAL_GPIO_Init+0x206>
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	4a49      	ldr	r2, [pc, #292]	@ (80026dc <HAL_GPIO_Init+0x320>)
 80025b6:	4293      	cmp	r3, r2
 80025b8:	d101      	bne.n	80025be <HAL_GPIO_Init+0x202>
 80025ba:	2306      	movs	r3, #6
 80025bc:	e00c      	b.n	80025d8 <HAL_GPIO_Init+0x21c>
 80025be:	2307      	movs	r3, #7
 80025c0:	e00a      	b.n	80025d8 <HAL_GPIO_Init+0x21c>
 80025c2:	2305      	movs	r3, #5
 80025c4:	e008      	b.n	80025d8 <HAL_GPIO_Init+0x21c>
 80025c6:	2304      	movs	r3, #4
 80025c8:	e006      	b.n	80025d8 <HAL_GPIO_Init+0x21c>
 80025ca:	2303      	movs	r3, #3
 80025cc:	e004      	b.n	80025d8 <HAL_GPIO_Init+0x21c>
 80025ce:	2302      	movs	r3, #2
 80025d0:	e002      	b.n	80025d8 <HAL_GPIO_Init+0x21c>
 80025d2:	2301      	movs	r3, #1
 80025d4:	e000      	b.n	80025d8 <HAL_GPIO_Init+0x21c>
 80025d6:	2300      	movs	r3, #0
 80025d8:	69fa      	ldr	r2, [r7, #28]
 80025da:	f002 0203 	and.w	r2, r2, #3
 80025de:	0092      	lsls	r2, r2, #2
 80025e0:	4093      	lsls	r3, r2
 80025e2:	69ba      	ldr	r2, [r7, #24]
 80025e4:	4313      	orrs	r3, r2
 80025e6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80025e8:	4935      	ldr	r1, [pc, #212]	@ (80026c0 <HAL_GPIO_Init+0x304>)
 80025ea:	69fb      	ldr	r3, [r7, #28]
 80025ec:	089b      	lsrs	r3, r3, #2
 80025ee:	3302      	adds	r3, #2
 80025f0:	69ba      	ldr	r2, [r7, #24]
 80025f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80025f6:	4b3a      	ldr	r3, [pc, #232]	@ (80026e0 <HAL_GPIO_Init+0x324>)
 80025f8:	689b      	ldr	r3, [r3, #8]
 80025fa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80025fc:	693b      	ldr	r3, [r7, #16]
 80025fe:	43db      	mvns	r3, r3
 8002600:	69ba      	ldr	r2, [r7, #24]
 8002602:	4013      	ands	r3, r2
 8002604:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002606:	683b      	ldr	r3, [r7, #0]
 8002608:	685b      	ldr	r3, [r3, #4]
 800260a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800260e:	2b00      	cmp	r3, #0
 8002610:	d003      	beq.n	800261a <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8002612:	69ba      	ldr	r2, [r7, #24]
 8002614:	693b      	ldr	r3, [r7, #16]
 8002616:	4313      	orrs	r3, r2
 8002618:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800261a:	4a31      	ldr	r2, [pc, #196]	@ (80026e0 <HAL_GPIO_Init+0x324>)
 800261c:	69bb      	ldr	r3, [r7, #24]
 800261e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002620:	4b2f      	ldr	r3, [pc, #188]	@ (80026e0 <HAL_GPIO_Init+0x324>)
 8002622:	68db      	ldr	r3, [r3, #12]
 8002624:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002626:	693b      	ldr	r3, [r7, #16]
 8002628:	43db      	mvns	r3, r3
 800262a:	69ba      	ldr	r2, [r7, #24]
 800262c:	4013      	ands	r3, r2
 800262e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002630:	683b      	ldr	r3, [r7, #0]
 8002632:	685b      	ldr	r3, [r3, #4]
 8002634:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002638:	2b00      	cmp	r3, #0
 800263a:	d003      	beq.n	8002644 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 800263c:	69ba      	ldr	r2, [r7, #24]
 800263e:	693b      	ldr	r3, [r7, #16]
 8002640:	4313      	orrs	r3, r2
 8002642:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002644:	4a26      	ldr	r2, [pc, #152]	@ (80026e0 <HAL_GPIO_Init+0x324>)
 8002646:	69bb      	ldr	r3, [r7, #24]
 8002648:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800264a:	4b25      	ldr	r3, [pc, #148]	@ (80026e0 <HAL_GPIO_Init+0x324>)
 800264c:	685b      	ldr	r3, [r3, #4]
 800264e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002650:	693b      	ldr	r3, [r7, #16]
 8002652:	43db      	mvns	r3, r3
 8002654:	69ba      	ldr	r2, [r7, #24]
 8002656:	4013      	ands	r3, r2
 8002658:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800265a:	683b      	ldr	r3, [r7, #0]
 800265c:	685b      	ldr	r3, [r3, #4]
 800265e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002662:	2b00      	cmp	r3, #0
 8002664:	d003      	beq.n	800266e <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8002666:	69ba      	ldr	r2, [r7, #24]
 8002668:	693b      	ldr	r3, [r7, #16]
 800266a:	4313      	orrs	r3, r2
 800266c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800266e:	4a1c      	ldr	r2, [pc, #112]	@ (80026e0 <HAL_GPIO_Init+0x324>)
 8002670:	69bb      	ldr	r3, [r7, #24]
 8002672:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002674:	4b1a      	ldr	r3, [pc, #104]	@ (80026e0 <HAL_GPIO_Init+0x324>)
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800267a:	693b      	ldr	r3, [r7, #16]
 800267c:	43db      	mvns	r3, r3
 800267e:	69ba      	ldr	r2, [r7, #24]
 8002680:	4013      	ands	r3, r2
 8002682:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002684:	683b      	ldr	r3, [r7, #0]
 8002686:	685b      	ldr	r3, [r3, #4]
 8002688:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800268c:	2b00      	cmp	r3, #0
 800268e:	d003      	beq.n	8002698 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002690:	69ba      	ldr	r2, [r7, #24]
 8002692:	693b      	ldr	r3, [r7, #16]
 8002694:	4313      	orrs	r3, r2
 8002696:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002698:	4a11      	ldr	r2, [pc, #68]	@ (80026e0 <HAL_GPIO_Init+0x324>)
 800269a:	69bb      	ldr	r3, [r7, #24]
 800269c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800269e:	69fb      	ldr	r3, [r7, #28]
 80026a0:	3301      	adds	r3, #1
 80026a2:	61fb      	str	r3, [r7, #28]
 80026a4:	69fb      	ldr	r3, [r7, #28]
 80026a6:	2b0f      	cmp	r3, #15
 80026a8:	f67f ae96 	bls.w	80023d8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80026ac:	bf00      	nop
 80026ae:	bf00      	nop
 80026b0:	3724      	adds	r7, #36	@ 0x24
 80026b2:	46bd      	mov	sp, r7
 80026b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b8:	4770      	bx	lr
 80026ba:	bf00      	nop
 80026bc:	40023800 	.word	0x40023800
 80026c0:	40013800 	.word	0x40013800
 80026c4:	40020000 	.word	0x40020000
 80026c8:	40020400 	.word	0x40020400
 80026cc:	40020800 	.word	0x40020800
 80026d0:	40020c00 	.word	0x40020c00
 80026d4:	40021000 	.word	0x40021000
 80026d8:	40021400 	.word	0x40021400
 80026dc:	40021800 	.word	0x40021800
 80026e0:	40013c00 	.word	0x40013c00

080026e4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80026e4:	b480      	push	{r7}
 80026e6:	b085      	sub	sp, #20
 80026e8:	af00      	add	r7, sp, #0
 80026ea:	6078      	str	r0, [r7, #4]
 80026ec:	460b      	mov	r3, r1
 80026ee:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	691a      	ldr	r2, [r3, #16]
 80026f4:	887b      	ldrh	r3, [r7, #2]
 80026f6:	4013      	ands	r3, r2
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d002      	beq.n	8002702 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80026fc:	2301      	movs	r3, #1
 80026fe:	73fb      	strb	r3, [r7, #15]
 8002700:	e001      	b.n	8002706 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002702:	2300      	movs	r3, #0
 8002704:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002706:	7bfb      	ldrb	r3, [r7, #15]
}
 8002708:	4618      	mov	r0, r3
 800270a:	3714      	adds	r7, #20
 800270c:	46bd      	mov	sp, r7
 800270e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002712:	4770      	bx	lr

08002714 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002714:	b480      	push	{r7}
 8002716:	b083      	sub	sp, #12
 8002718:	af00      	add	r7, sp, #0
 800271a:	6078      	str	r0, [r7, #4]
 800271c:	460b      	mov	r3, r1
 800271e:	807b      	strh	r3, [r7, #2]
 8002720:	4613      	mov	r3, r2
 8002722:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002724:	787b      	ldrb	r3, [r7, #1]
 8002726:	2b00      	cmp	r3, #0
 8002728:	d003      	beq.n	8002732 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800272a:	887a      	ldrh	r2, [r7, #2]
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002730:	e003      	b.n	800273a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002732:	887b      	ldrh	r3, [r7, #2]
 8002734:	041a      	lsls	r2, r3, #16
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	619a      	str	r2, [r3, #24]
}
 800273a:	bf00      	nop
 800273c:	370c      	adds	r7, #12
 800273e:	46bd      	mov	sp, r7
 8002740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002744:	4770      	bx	lr
	...

08002748 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002748:	b580      	push	{r7, lr}
 800274a:	b084      	sub	sp, #16
 800274c:	af00      	add	r7, sp, #0
 800274e:	6078      	str	r0, [r7, #4]
 8002750:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	2b00      	cmp	r3, #0
 8002756:	d101      	bne.n	800275c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002758:	2301      	movs	r3, #1
 800275a:	e0cc      	b.n	80028f6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800275c:	4b68      	ldr	r3, [pc, #416]	@ (8002900 <HAL_RCC_ClockConfig+0x1b8>)
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	f003 030f 	and.w	r3, r3, #15
 8002764:	683a      	ldr	r2, [r7, #0]
 8002766:	429a      	cmp	r2, r3
 8002768:	d90c      	bls.n	8002784 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800276a:	4b65      	ldr	r3, [pc, #404]	@ (8002900 <HAL_RCC_ClockConfig+0x1b8>)
 800276c:	683a      	ldr	r2, [r7, #0]
 800276e:	b2d2      	uxtb	r2, r2
 8002770:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002772:	4b63      	ldr	r3, [pc, #396]	@ (8002900 <HAL_RCC_ClockConfig+0x1b8>)
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	f003 030f 	and.w	r3, r3, #15
 800277a:	683a      	ldr	r2, [r7, #0]
 800277c:	429a      	cmp	r2, r3
 800277e:	d001      	beq.n	8002784 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002780:	2301      	movs	r3, #1
 8002782:	e0b8      	b.n	80028f6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	f003 0302 	and.w	r3, r3, #2
 800278c:	2b00      	cmp	r3, #0
 800278e:	d020      	beq.n	80027d2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	f003 0304 	and.w	r3, r3, #4
 8002798:	2b00      	cmp	r3, #0
 800279a:	d005      	beq.n	80027a8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800279c:	4b59      	ldr	r3, [pc, #356]	@ (8002904 <HAL_RCC_ClockConfig+0x1bc>)
 800279e:	689b      	ldr	r3, [r3, #8]
 80027a0:	4a58      	ldr	r2, [pc, #352]	@ (8002904 <HAL_RCC_ClockConfig+0x1bc>)
 80027a2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80027a6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	f003 0308 	and.w	r3, r3, #8
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d005      	beq.n	80027c0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80027b4:	4b53      	ldr	r3, [pc, #332]	@ (8002904 <HAL_RCC_ClockConfig+0x1bc>)
 80027b6:	689b      	ldr	r3, [r3, #8]
 80027b8:	4a52      	ldr	r2, [pc, #328]	@ (8002904 <HAL_RCC_ClockConfig+0x1bc>)
 80027ba:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80027be:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80027c0:	4b50      	ldr	r3, [pc, #320]	@ (8002904 <HAL_RCC_ClockConfig+0x1bc>)
 80027c2:	689b      	ldr	r3, [r3, #8]
 80027c4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	689b      	ldr	r3, [r3, #8]
 80027cc:	494d      	ldr	r1, [pc, #308]	@ (8002904 <HAL_RCC_ClockConfig+0x1bc>)
 80027ce:	4313      	orrs	r3, r2
 80027d0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	f003 0301 	and.w	r3, r3, #1
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d044      	beq.n	8002868 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	685b      	ldr	r3, [r3, #4]
 80027e2:	2b01      	cmp	r3, #1
 80027e4:	d107      	bne.n	80027f6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80027e6:	4b47      	ldr	r3, [pc, #284]	@ (8002904 <HAL_RCC_ClockConfig+0x1bc>)
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d119      	bne.n	8002826 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80027f2:	2301      	movs	r3, #1
 80027f4:	e07f      	b.n	80028f6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	685b      	ldr	r3, [r3, #4]
 80027fa:	2b02      	cmp	r3, #2
 80027fc:	d003      	beq.n	8002806 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002802:	2b03      	cmp	r3, #3
 8002804:	d107      	bne.n	8002816 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002806:	4b3f      	ldr	r3, [pc, #252]	@ (8002904 <HAL_RCC_ClockConfig+0x1bc>)
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800280e:	2b00      	cmp	r3, #0
 8002810:	d109      	bne.n	8002826 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002812:	2301      	movs	r3, #1
 8002814:	e06f      	b.n	80028f6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002816:	4b3b      	ldr	r3, [pc, #236]	@ (8002904 <HAL_RCC_ClockConfig+0x1bc>)
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	f003 0302 	and.w	r3, r3, #2
 800281e:	2b00      	cmp	r3, #0
 8002820:	d101      	bne.n	8002826 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002822:	2301      	movs	r3, #1
 8002824:	e067      	b.n	80028f6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002826:	4b37      	ldr	r3, [pc, #220]	@ (8002904 <HAL_RCC_ClockConfig+0x1bc>)
 8002828:	689b      	ldr	r3, [r3, #8]
 800282a:	f023 0203 	bic.w	r2, r3, #3
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	685b      	ldr	r3, [r3, #4]
 8002832:	4934      	ldr	r1, [pc, #208]	@ (8002904 <HAL_RCC_ClockConfig+0x1bc>)
 8002834:	4313      	orrs	r3, r2
 8002836:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002838:	f7ff f8ce 	bl	80019d8 <HAL_GetTick>
 800283c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800283e:	e00a      	b.n	8002856 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002840:	f7ff f8ca 	bl	80019d8 <HAL_GetTick>
 8002844:	4602      	mov	r2, r0
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	1ad3      	subs	r3, r2, r3
 800284a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800284e:	4293      	cmp	r3, r2
 8002850:	d901      	bls.n	8002856 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002852:	2303      	movs	r3, #3
 8002854:	e04f      	b.n	80028f6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002856:	4b2b      	ldr	r3, [pc, #172]	@ (8002904 <HAL_RCC_ClockConfig+0x1bc>)
 8002858:	689b      	ldr	r3, [r3, #8]
 800285a:	f003 020c 	and.w	r2, r3, #12
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	685b      	ldr	r3, [r3, #4]
 8002862:	009b      	lsls	r3, r3, #2
 8002864:	429a      	cmp	r2, r3
 8002866:	d1eb      	bne.n	8002840 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002868:	4b25      	ldr	r3, [pc, #148]	@ (8002900 <HAL_RCC_ClockConfig+0x1b8>)
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	f003 030f 	and.w	r3, r3, #15
 8002870:	683a      	ldr	r2, [r7, #0]
 8002872:	429a      	cmp	r2, r3
 8002874:	d20c      	bcs.n	8002890 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002876:	4b22      	ldr	r3, [pc, #136]	@ (8002900 <HAL_RCC_ClockConfig+0x1b8>)
 8002878:	683a      	ldr	r2, [r7, #0]
 800287a:	b2d2      	uxtb	r2, r2
 800287c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800287e:	4b20      	ldr	r3, [pc, #128]	@ (8002900 <HAL_RCC_ClockConfig+0x1b8>)
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	f003 030f 	and.w	r3, r3, #15
 8002886:	683a      	ldr	r2, [r7, #0]
 8002888:	429a      	cmp	r2, r3
 800288a:	d001      	beq.n	8002890 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800288c:	2301      	movs	r3, #1
 800288e:	e032      	b.n	80028f6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	f003 0304 	and.w	r3, r3, #4
 8002898:	2b00      	cmp	r3, #0
 800289a:	d008      	beq.n	80028ae <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800289c:	4b19      	ldr	r3, [pc, #100]	@ (8002904 <HAL_RCC_ClockConfig+0x1bc>)
 800289e:	689b      	ldr	r3, [r3, #8]
 80028a0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	68db      	ldr	r3, [r3, #12]
 80028a8:	4916      	ldr	r1, [pc, #88]	@ (8002904 <HAL_RCC_ClockConfig+0x1bc>)
 80028aa:	4313      	orrs	r3, r2
 80028ac:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	f003 0308 	and.w	r3, r3, #8
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d009      	beq.n	80028ce <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80028ba:	4b12      	ldr	r3, [pc, #72]	@ (8002904 <HAL_RCC_ClockConfig+0x1bc>)
 80028bc:	689b      	ldr	r3, [r3, #8]
 80028be:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	691b      	ldr	r3, [r3, #16]
 80028c6:	00db      	lsls	r3, r3, #3
 80028c8:	490e      	ldr	r1, [pc, #56]	@ (8002904 <HAL_RCC_ClockConfig+0x1bc>)
 80028ca:	4313      	orrs	r3, r2
 80028cc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80028ce:	f000 f855 	bl	800297c <HAL_RCC_GetSysClockFreq>
 80028d2:	4602      	mov	r2, r0
 80028d4:	4b0b      	ldr	r3, [pc, #44]	@ (8002904 <HAL_RCC_ClockConfig+0x1bc>)
 80028d6:	689b      	ldr	r3, [r3, #8]
 80028d8:	091b      	lsrs	r3, r3, #4
 80028da:	f003 030f 	and.w	r3, r3, #15
 80028de:	490a      	ldr	r1, [pc, #40]	@ (8002908 <HAL_RCC_ClockConfig+0x1c0>)
 80028e0:	5ccb      	ldrb	r3, [r1, r3]
 80028e2:	fa22 f303 	lsr.w	r3, r2, r3
 80028e6:	4a09      	ldr	r2, [pc, #36]	@ (800290c <HAL_RCC_ClockConfig+0x1c4>)
 80028e8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80028ea:	4b09      	ldr	r3, [pc, #36]	@ (8002910 <HAL_RCC_ClockConfig+0x1c8>)
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	4618      	mov	r0, r3
 80028f0:	f7ff f82e 	bl	8001950 <HAL_InitTick>

  return HAL_OK;
 80028f4:	2300      	movs	r3, #0
}
 80028f6:	4618      	mov	r0, r3
 80028f8:	3710      	adds	r7, #16
 80028fa:	46bd      	mov	sp, r7
 80028fc:	bd80      	pop	{r7, pc}
 80028fe:	bf00      	nop
 8002900:	40023c00 	.word	0x40023c00
 8002904:	40023800 	.word	0x40023800
 8002908:	080053d8 	.word	0x080053d8
 800290c:	20000000 	.word	0x20000000
 8002910:	20000004 	.word	0x20000004

08002914 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002914:	b480      	push	{r7}
 8002916:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002918:	4b03      	ldr	r3, [pc, #12]	@ (8002928 <HAL_RCC_GetHCLKFreq+0x14>)
 800291a:	681b      	ldr	r3, [r3, #0]
}
 800291c:	4618      	mov	r0, r3
 800291e:	46bd      	mov	sp, r7
 8002920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002924:	4770      	bx	lr
 8002926:	bf00      	nop
 8002928:	20000000 	.word	0x20000000

0800292c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800292c:	b580      	push	{r7, lr}
 800292e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002930:	f7ff fff0 	bl	8002914 <HAL_RCC_GetHCLKFreq>
 8002934:	4602      	mov	r2, r0
 8002936:	4b05      	ldr	r3, [pc, #20]	@ (800294c <HAL_RCC_GetPCLK1Freq+0x20>)
 8002938:	689b      	ldr	r3, [r3, #8]
 800293a:	0a9b      	lsrs	r3, r3, #10
 800293c:	f003 0307 	and.w	r3, r3, #7
 8002940:	4903      	ldr	r1, [pc, #12]	@ (8002950 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002942:	5ccb      	ldrb	r3, [r1, r3]
 8002944:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002948:	4618      	mov	r0, r3
 800294a:	bd80      	pop	{r7, pc}
 800294c:	40023800 	.word	0x40023800
 8002950:	080053e8 	.word	0x080053e8

08002954 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002954:	b580      	push	{r7, lr}
 8002956:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002958:	f7ff ffdc 	bl	8002914 <HAL_RCC_GetHCLKFreq>
 800295c:	4602      	mov	r2, r0
 800295e:	4b05      	ldr	r3, [pc, #20]	@ (8002974 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002960:	689b      	ldr	r3, [r3, #8]
 8002962:	0b5b      	lsrs	r3, r3, #13
 8002964:	f003 0307 	and.w	r3, r3, #7
 8002968:	4903      	ldr	r1, [pc, #12]	@ (8002978 <HAL_RCC_GetPCLK2Freq+0x24>)
 800296a:	5ccb      	ldrb	r3, [r1, r3]
 800296c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002970:	4618      	mov	r0, r3
 8002972:	bd80      	pop	{r7, pc}
 8002974:	40023800 	.word	0x40023800
 8002978:	080053e8 	.word	0x080053e8

0800297c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800297c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002980:	b0ae      	sub	sp, #184	@ 0xb8
 8002982:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002984:	2300      	movs	r3, #0
 8002986:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 800298a:	2300      	movs	r3, #0
 800298c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8002990:	2300      	movs	r3, #0
 8002992:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8002996:	2300      	movs	r3, #0
 8002998:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 800299c:	2300      	movs	r3, #0
 800299e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80029a2:	4bcb      	ldr	r3, [pc, #812]	@ (8002cd0 <HAL_RCC_GetSysClockFreq+0x354>)
 80029a4:	689b      	ldr	r3, [r3, #8]
 80029a6:	f003 030c 	and.w	r3, r3, #12
 80029aa:	2b0c      	cmp	r3, #12
 80029ac:	f200 8206 	bhi.w	8002dbc <HAL_RCC_GetSysClockFreq+0x440>
 80029b0:	a201      	add	r2, pc, #4	@ (adr r2, 80029b8 <HAL_RCC_GetSysClockFreq+0x3c>)
 80029b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80029b6:	bf00      	nop
 80029b8:	080029ed 	.word	0x080029ed
 80029bc:	08002dbd 	.word	0x08002dbd
 80029c0:	08002dbd 	.word	0x08002dbd
 80029c4:	08002dbd 	.word	0x08002dbd
 80029c8:	080029f5 	.word	0x080029f5
 80029cc:	08002dbd 	.word	0x08002dbd
 80029d0:	08002dbd 	.word	0x08002dbd
 80029d4:	08002dbd 	.word	0x08002dbd
 80029d8:	080029fd 	.word	0x080029fd
 80029dc:	08002dbd 	.word	0x08002dbd
 80029e0:	08002dbd 	.word	0x08002dbd
 80029e4:	08002dbd 	.word	0x08002dbd
 80029e8:	08002bed 	.word	0x08002bed
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80029ec:	4bb9      	ldr	r3, [pc, #740]	@ (8002cd4 <HAL_RCC_GetSysClockFreq+0x358>)
 80029ee:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80029f2:	e1e7      	b.n	8002dc4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80029f4:	4bb8      	ldr	r3, [pc, #736]	@ (8002cd8 <HAL_RCC_GetSysClockFreq+0x35c>)
 80029f6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80029fa:	e1e3      	b.n	8002dc4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80029fc:	4bb4      	ldr	r3, [pc, #720]	@ (8002cd0 <HAL_RCC_GetSysClockFreq+0x354>)
 80029fe:	685b      	ldr	r3, [r3, #4]
 8002a00:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002a04:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002a08:	4bb1      	ldr	r3, [pc, #708]	@ (8002cd0 <HAL_RCC_GetSysClockFreq+0x354>)
 8002a0a:	685b      	ldr	r3, [r3, #4]
 8002a0c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d071      	beq.n	8002af8 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002a14:	4bae      	ldr	r3, [pc, #696]	@ (8002cd0 <HAL_RCC_GetSysClockFreq+0x354>)
 8002a16:	685b      	ldr	r3, [r3, #4]
 8002a18:	099b      	lsrs	r3, r3, #6
 8002a1a:	2200      	movs	r2, #0
 8002a1c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8002a20:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8002a24:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002a28:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002a2c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8002a30:	2300      	movs	r3, #0
 8002a32:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8002a36:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8002a3a:	4622      	mov	r2, r4
 8002a3c:	462b      	mov	r3, r5
 8002a3e:	f04f 0000 	mov.w	r0, #0
 8002a42:	f04f 0100 	mov.w	r1, #0
 8002a46:	0159      	lsls	r1, r3, #5
 8002a48:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002a4c:	0150      	lsls	r0, r2, #5
 8002a4e:	4602      	mov	r2, r0
 8002a50:	460b      	mov	r3, r1
 8002a52:	4621      	mov	r1, r4
 8002a54:	1a51      	subs	r1, r2, r1
 8002a56:	6439      	str	r1, [r7, #64]	@ 0x40
 8002a58:	4629      	mov	r1, r5
 8002a5a:	eb63 0301 	sbc.w	r3, r3, r1
 8002a5e:	647b      	str	r3, [r7, #68]	@ 0x44
 8002a60:	f04f 0200 	mov.w	r2, #0
 8002a64:	f04f 0300 	mov.w	r3, #0
 8002a68:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8002a6c:	4649      	mov	r1, r9
 8002a6e:	018b      	lsls	r3, r1, #6
 8002a70:	4641      	mov	r1, r8
 8002a72:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002a76:	4641      	mov	r1, r8
 8002a78:	018a      	lsls	r2, r1, #6
 8002a7a:	4641      	mov	r1, r8
 8002a7c:	1a51      	subs	r1, r2, r1
 8002a7e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8002a80:	4649      	mov	r1, r9
 8002a82:	eb63 0301 	sbc.w	r3, r3, r1
 8002a86:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002a88:	f04f 0200 	mov.w	r2, #0
 8002a8c:	f04f 0300 	mov.w	r3, #0
 8002a90:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8002a94:	4649      	mov	r1, r9
 8002a96:	00cb      	lsls	r3, r1, #3
 8002a98:	4641      	mov	r1, r8
 8002a9a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002a9e:	4641      	mov	r1, r8
 8002aa0:	00ca      	lsls	r2, r1, #3
 8002aa2:	4610      	mov	r0, r2
 8002aa4:	4619      	mov	r1, r3
 8002aa6:	4603      	mov	r3, r0
 8002aa8:	4622      	mov	r2, r4
 8002aaa:	189b      	adds	r3, r3, r2
 8002aac:	633b      	str	r3, [r7, #48]	@ 0x30
 8002aae:	462b      	mov	r3, r5
 8002ab0:	460a      	mov	r2, r1
 8002ab2:	eb42 0303 	adc.w	r3, r2, r3
 8002ab6:	637b      	str	r3, [r7, #52]	@ 0x34
 8002ab8:	f04f 0200 	mov.w	r2, #0
 8002abc:	f04f 0300 	mov.w	r3, #0
 8002ac0:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002ac4:	4629      	mov	r1, r5
 8002ac6:	024b      	lsls	r3, r1, #9
 8002ac8:	4621      	mov	r1, r4
 8002aca:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002ace:	4621      	mov	r1, r4
 8002ad0:	024a      	lsls	r2, r1, #9
 8002ad2:	4610      	mov	r0, r2
 8002ad4:	4619      	mov	r1, r3
 8002ad6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002ada:	2200      	movs	r2, #0
 8002adc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002ae0:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8002ae4:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8002ae8:	f7fd fef0 	bl	80008cc <__aeabi_uldivmod>
 8002aec:	4602      	mov	r2, r0
 8002aee:	460b      	mov	r3, r1
 8002af0:	4613      	mov	r3, r2
 8002af2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002af6:	e067      	b.n	8002bc8 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002af8:	4b75      	ldr	r3, [pc, #468]	@ (8002cd0 <HAL_RCC_GetSysClockFreq+0x354>)
 8002afa:	685b      	ldr	r3, [r3, #4]
 8002afc:	099b      	lsrs	r3, r3, #6
 8002afe:	2200      	movs	r2, #0
 8002b00:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002b04:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8002b08:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002b0c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002b10:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002b12:	2300      	movs	r3, #0
 8002b14:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8002b16:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8002b1a:	4622      	mov	r2, r4
 8002b1c:	462b      	mov	r3, r5
 8002b1e:	f04f 0000 	mov.w	r0, #0
 8002b22:	f04f 0100 	mov.w	r1, #0
 8002b26:	0159      	lsls	r1, r3, #5
 8002b28:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002b2c:	0150      	lsls	r0, r2, #5
 8002b2e:	4602      	mov	r2, r0
 8002b30:	460b      	mov	r3, r1
 8002b32:	4621      	mov	r1, r4
 8002b34:	1a51      	subs	r1, r2, r1
 8002b36:	62b9      	str	r1, [r7, #40]	@ 0x28
 8002b38:	4629      	mov	r1, r5
 8002b3a:	eb63 0301 	sbc.w	r3, r3, r1
 8002b3e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002b40:	f04f 0200 	mov.w	r2, #0
 8002b44:	f04f 0300 	mov.w	r3, #0
 8002b48:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8002b4c:	4649      	mov	r1, r9
 8002b4e:	018b      	lsls	r3, r1, #6
 8002b50:	4641      	mov	r1, r8
 8002b52:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002b56:	4641      	mov	r1, r8
 8002b58:	018a      	lsls	r2, r1, #6
 8002b5a:	4641      	mov	r1, r8
 8002b5c:	ebb2 0a01 	subs.w	sl, r2, r1
 8002b60:	4649      	mov	r1, r9
 8002b62:	eb63 0b01 	sbc.w	fp, r3, r1
 8002b66:	f04f 0200 	mov.w	r2, #0
 8002b6a:	f04f 0300 	mov.w	r3, #0
 8002b6e:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002b72:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002b76:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002b7a:	4692      	mov	sl, r2
 8002b7c:	469b      	mov	fp, r3
 8002b7e:	4623      	mov	r3, r4
 8002b80:	eb1a 0303 	adds.w	r3, sl, r3
 8002b84:	623b      	str	r3, [r7, #32]
 8002b86:	462b      	mov	r3, r5
 8002b88:	eb4b 0303 	adc.w	r3, fp, r3
 8002b8c:	627b      	str	r3, [r7, #36]	@ 0x24
 8002b8e:	f04f 0200 	mov.w	r2, #0
 8002b92:	f04f 0300 	mov.w	r3, #0
 8002b96:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8002b9a:	4629      	mov	r1, r5
 8002b9c:	028b      	lsls	r3, r1, #10
 8002b9e:	4621      	mov	r1, r4
 8002ba0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002ba4:	4621      	mov	r1, r4
 8002ba6:	028a      	lsls	r2, r1, #10
 8002ba8:	4610      	mov	r0, r2
 8002baa:	4619      	mov	r1, r3
 8002bac:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002bb0:	2200      	movs	r2, #0
 8002bb2:	673b      	str	r3, [r7, #112]	@ 0x70
 8002bb4:	677a      	str	r2, [r7, #116]	@ 0x74
 8002bb6:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8002bba:	f7fd fe87 	bl	80008cc <__aeabi_uldivmod>
 8002bbe:	4602      	mov	r2, r0
 8002bc0:	460b      	mov	r3, r1
 8002bc2:	4613      	mov	r3, r2
 8002bc4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002bc8:	4b41      	ldr	r3, [pc, #260]	@ (8002cd0 <HAL_RCC_GetSysClockFreq+0x354>)
 8002bca:	685b      	ldr	r3, [r3, #4]
 8002bcc:	0c1b      	lsrs	r3, r3, #16
 8002bce:	f003 0303 	and.w	r3, r3, #3
 8002bd2:	3301      	adds	r3, #1
 8002bd4:	005b      	lsls	r3, r3, #1
 8002bd6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 8002bda:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002bde:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002be2:	fbb2 f3f3 	udiv	r3, r2, r3
 8002be6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002bea:	e0eb      	b.n	8002dc4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002bec:	4b38      	ldr	r3, [pc, #224]	@ (8002cd0 <HAL_RCC_GetSysClockFreq+0x354>)
 8002bee:	685b      	ldr	r3, [r3, #4]
 8002bf0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002bf4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002bf8:	4b35      	ldr	r3, [pc, #212]	@ (8002cd0 <HAL_RCC_GetSysClockFreq+0x354>)
 8002bfa:	685b      	ldr	r3, [r3, #4]
 8002bfc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d06b      	beq.n	8002cdc <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002c04:	4b32      	ldr	r3, [pc, #200]	@ (8002cd0 <HAL_RCC_GetSysClockFreq+0x354>)
 8002c06:	685b      	ldr	r3, [r3, #4]
 8002c08:	099b      	lsrs	r3, r3, #6
 8002c0a:	2200      	movs	r2, #0
 8002c0c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002c0e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8002c10:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002c12:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002c16:	663b      	str	r3, [r7, #96]	@ 0x60
 8002c18:	2300      	movs	r3, #0
 8002c1a:	667b      	str	r3, [r7, #100]	@ 0x64
 8002c1c:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8002c20:	4622      	mov	r2, r4
 8002c22:	462b      	mov	r3, r5
 8002c24:	f04f 0000 	mov.w	r0, #0
 8002c28:	f04f 0100 	mov.w	r1, #0
 8002c2c:	0159      	lsls	r1, r3, #5
 8002c2e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002c32:	0150      	lsls	r0, r2, #5
 8002c34:	4602      	mov	r2, r0
 8002c36:	460b      	mov	r3, r1
 8002c38:	4621      	mov	r1, r4
 8002c3a:	1a51      	subs	r1, r2, r1
 8002c3c:	61b9      	str	r1, [r7, #24]
 8002c3e:	4629      	mov	r1, r5
 8002c40:	eb63 0301 	sbc.w	r3, r3, r1
 8002c44:	61fb      	str	r3, [r7, #28]
 8002c46:	f04f 0200 	mov.w	r2, #0
 8002c4a:	f04f 0300 	mov.w	r3, #0
 8002c4e:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8002c52:	4659      	mov	r1, fp
 8002c54:	018b      	lsls	r3, r1, #6
 8002c56:	4651      	mov	r1, sl
 8002c58:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002c5c:	4651      	mov	r1, sl
 8002c5e:	018a      	lsls	r2, r1, #6
 8002c60:	4651      	mov	r1, sl
 8002c62:	ebb2 0801 	subs.w	r8, r2, r1
 8002c66:	4659      	mov	r1, fp
 8002c68:	eb63 0901 	sbc.w	r9, r3, r1
 8002c6c:	f04f 0200 	mov.w	r2, #0
 8002c70:	f04f 0300 	mov.w	r3, #0
 8002c74:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002c78:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002c7c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002c80:	4690      	mov	r8, r2
 8002c82:	4699      	mov	r9, r3
 8002c84:	4623      	mov	r3, r4
 8002c86:	eb18 0303 	adds.w	r3, r8, r3
 8002c8a:	613b      	str	r3, [r7, #16]
 8002c8c:	462b      	mov	r3, r5
 8002c8e:	eb49 0303 	adc.w	r3, r9, r3
 8002c92:	617b      	str	r3, [r7, #20]
 8002c94:	f04f 0200 	mov.w	r2, #0
 8002c98:	f04f 0300 	mov.w	r3, #0
 8002c9c:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8002ca0:	4629      	mov	r1, r5
 8002ca2:	024b      	lsls	r3, r1, #9
 8002ca4:	4621      	mov	r1, r4
 8002ca6:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002caa:	4621      	mov	r1, r4
 8002cac:	024a      	lsls	r2, r1, #9
 8002cae:	4610      	mov	r0, r2
 8002cb0:	4619      	mov	r1, r3
 8002cb2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002cb6:	2200      	movs	r2, #0
 8002cb8:	65bb      	str	r3, [r7, #88]	@ 0x58
 8002cba:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8002cbc:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8002cc0:	f7fd fe04 	bl	80008cc <__aeabi_uldivmod>
 8002cc4:	4602      	mov	r2, r0
 8002cc6:	460b      	mov	r3, r1
 8002cc8:	4613      	mov	r3, r2
 8002cca:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002cce:	e065      	b.n	8002d9c <HAL_RCC_GetSysClockFreq+0x420>
 8002cd0:	40023800 	.word	0x40023800
 8002cd4:	00f42400 	.word	0x00f42400
 8002cd8:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002cdc:	4b3d      	ldr	r3, [pc, #244]	@ (8002dd4 <HAL_RCC_GetSysClockFreq+0x458>)
 8002cde:	685b      	ldr	r3, [r3, #4]
 8002ce0:	099b      	lsrs	r3, r3, #6
 8002ce2:	2200      	movs	r2, #0
 8002ce4:	4618      	mov	r0, r3
 8002ce6:	4611      	mov	r1, r2
 8002ce8:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002cec:	653b      	str	r3, [r7, #80]	@ 0x50
 8002cee:	2300      	movs	r3, #0
 8002cf0:	657b      	str	r3, [r7, #84]	@ 0x54
 8002cf2:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8002cf6:	4642      	mov	r2, r8
 8002cf8:	464b      	mov	r3, r9
 8002cfa:	f04f 0000 	mov.w	r0, #0
 8002cfe:	f04f 0100 	mov.w	r1, #0
 8002d02:	0159      	lsls	r1, r3, #5
 8002d04:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002d08:	0150      	lsls	r0, r2, #5
 8002d0a:	4602      	mov	r2, r0
 8002d0c:	460b      	mov	r3, r1
 8002d0e:	4641      	mov	r1, r8
 8002d10:	1a51      	subs	r1, r2, r1
 8002d12:	60b9      	str	r1, [r7, #8]
 8002d14:	4649      	mov	r1, r9
 8002d16:	eb63 0301 	sbc.w	r3, r3, r1
 8002d1a:	60fb      	str	r3, [r7, #12]
 8002d1c:	f04f 0200 	mov.w	r2, #0
 8002d20:	f04f 0300 	mov.w	r3, #0
 8002d24:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8002d28:	4659      	mov	r1, fp
 8002d2a:	018b      	lsls	r3, r1, #6
 8002d2c:	4651      	mov	r1, sl
 8002d2e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002d32:	4651      	mov	r1, sl
 8002d34:	018a      	lsls	r2, r1, #6
 8002d36:	4651      	mov	r1, sl
 8002d38:	1a54      	subs	r4, r2, r1
 8002d3a:	4659      	mov	r1, fp
 8002d3c:	eb63 0501 	sbc.w	r5, r3, r1
 8002d40:	f04f 0200 	mov.w	r2, #0
 8002d44:	f04f 0300 	mov.w	r3, #0
 8002d48:	00eb      	lsls	r3, r5, #3
 8002d4a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002d4e:	00e2      	lsls	r2, r4, #3
 8002d50:	4614      	mov	r4, r2
 8002d52:	461d      	mov	r5, r3
 8002d54:	4643      	mov	r3, r8
 8002d56:	18e3      	adds	r3, r4, r3
 8002d58:	603b      	str	r3, [r7, #0]
 8002d5a:	464b      	mov	r3, r9
 8002d5c:	eb45 0303 	adc.w	r3, r5, r3
 8002d60:	607b      	str	r3, [r7, #4]
 8002d62:	f04f 0200 	mov.w	r2, #0
 8002d66:	f04f 0300 	mov.w	r3, #0
 8002d6a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002d6e:	4629      	mov	r1, r5
 8002d70:	028b      	lsls	r3, r1, #10
 8002d72:	4621      	mov	r1, r4
 8002d74:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002d78:	4621      	mov	r1, r4
 8002d7a:	028a      	lsls	r2, r1, #10
 8002d7c:	4610      	mov	r0, r2
 8002d7e:	4619      	mov	r1, r3
 8002d80:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002d84:	2200      	movs	r2, #0
 8002d86:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002d88:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8002d8a:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8002d8e:	f7fd fd9d 	bl	80008cc <__aeabi_uldivmod>
 8002d92:	4602      	mov	r2, r0
 8002d94:	460b      	mov	r3, r1
 8002d96:	4613      	mov	r3, r2
 8002d98:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8002d9c:	4b0d      	ldr	r3, [pc, #52]	@ (8002dd4 <HAL_RCC_GetSysClockFreq+0x458>)
 8002d9e:	685b      	ldr	r3, [r3, #4]
 8002da0:	0f1b      	lsrs	r3, r3, #28
 8002da2:	f003 0307 	and.w	r3, r3, #7
 8002da6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8002daa:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002dae:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002db2:	fbb2 f3f3 	udiv	r3, r2, r3
 8002db6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002dba:	e003      	b.n	8002dc4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002dbc:	4b06      	ldr	r3, [pc, #24]	@ (8002dd8 <HAL_RCC_GetSysClockFreq+0x45c>)
 8002dbe:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002dc2:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002dc4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8002dc8:	4618      	mov	r0, r3
 8002dca:	37b8      	adds	r7, #184	@ 0xb8
 8002dcc:	46bd      	mov	sp, r7
 8002dce:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002dd2:	bf00      	nop
 8002dd4:	40023800 	.word	0x40023800
 8002dd8:	00f42400 	.word	0x00f42400

08002ddc <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002ddc:	b580      	push	{r7, lr}
 8002dde:	b086      	sub	sp, #24
 8002de0:	af00      	add	r7, sp, #0
 8002de2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d101      	bne.n	8002dee <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002dea:	2301      	movs	r3, #1
 8002dec:	e28d      	b.n	800330a <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	f003 0301 	and.w	r3, r3, #1
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	f000 8083 	beq.w	8002f02 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002dfc:	4b94      	ldr	r3, [pc, #592]	@ (8003050 <HAL_RCC_OscConfig+0x274>)
 8002dfe:	689b      	ldr	r3, [r3, #8]
 8002e00:	f003 030c 	and.w	r3, r3, #12
 8002e04:	2b04      	cmp	r3, #4
 8002e06:	d019      	beq.n	8002e3c <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002e08:	4b91      	ldr	r3, [pc, #580]	@ (8003050 <HAL_RCC_OscConfig+0x274>)
 8002e0a:	689b      	ldr	r3, [r3, #8]
 8002e0c:	f003 030c 	and.w	r3, r3, #12
        || \
 8002e10:	2b08      	cmp	r3, #8
 8002e12:	d106      	bne.n	8002e22 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002e14:	4b8e      	ldr	r3, [pc, #568]	@ (8003050 <HAL_RCC_OscConfig+0x274>)
 8002e16:	685b      	ldr	r3, [r3, #4]
 8002e18:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002e1c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002e20:	d00c      	beq.n	8002e3c <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002e22:	4b8b      	ldr	r3, [pc, #556]	@ (8003050 <HAL_RCC_OscConfig+0x274>)
 8002e24:	689b      	ldr	r3, [r3, #8]
 8002e26:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002e2a:	2b0c      	cmp	r3, #12
 8002e2c:	d112      	bne.n	8002e54 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002e2e:	4b88      	ldr	r3, [pc, #544]	@ (8003050 <HAL_RCC_OscConfig+0x274>)
 8002e30:	685b      	ldr	r3, [r3, #4]
 8002e32:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002e36:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002e3a:	d10b      	bne.n	8002e54 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e3c:	4b84      	ldr	r3, [pc, #528]	@ (8003050 <HAL_RCC_OscConfig+0x274>)
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d05b      	beq.n	8002f00 <HAL_RCC_OscConfig+0x124>
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	685b      	ldr	r3, [r3, #4]
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d157      	bne.n	8002f00 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8002e50:	2301      	movs	r3, #1
 8002e52:	e25a      	b.n	800330a <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	685b      	ldr	r3, [r3, #4]
 8002e58:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002e5c:	d106      	bne.n	8002e6c <HAL_RCC_OscConfig+0x90>
 8002e5e:	4b7c      	ldr	r3, [pc, #496]	@ (8003050 <HAL_RCC_OscConfig+0x274>)
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	4a7b      	ldr	r2, [pc, #492]	@ (8003050 <HAL_RCC_OscConfig+0x274>)
 8002e64:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002e68:	6013      	str	r3, [r2, #0]
 8002e6a:	e01d      	b.n	8002ea8 <HAL_RCC_OscConfig+0xcc>
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	685b      	ldr	r3, [r3, #4]
 8002e70:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002e74:	d10c      	bne.n	8002e90 <HAL_RCC_OscConfig+0xb4>
 8002e76:	4b76      	ldr	r3, [pc, #472]	@ (8003050 <HAL_RCC_OscConfig+0x274>)
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	4a75      	ldr	r2, [pc, #468]	@ (8003050 <HAL_RCC_OscConfig+0x274>)
 8002e7c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002e80:	6013      	str	r3, [r2, #0]
 8002e82:	4b73      	ldr	r3, [pc, #460]	@ (8003050 <HAL_RCC_OscConfig+0x274>)
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	4a72      	ldr	r2, [pc, #456]	@ (8003050 <HAL_RCC_OscConfig+0x274>)
 8002e88:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002e8c:	6013      	str	r3, [r2, #0]
 8002e8e:	e00b      	b.n	8002ea8 <HAL_RCC_OscConfig+0xcc>
 8002e90:	4b6f      	ldr	r3, [pc, #444]	@ (8003050 <HAL_RCC_OscConfig+0x274>)
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	4a6e      	ldr	r2, [pc, #440]	@ (8003050 <HAL_RCC_OscConfig+0x274>)
 8002e96:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002e9a:	6013      	str	r3, [r2, #0]
 8002e9c:	4b6c      	ldr	r3, [pc, #432]	@ (8003050 <HAL_RCC_OscConfig+0x274>)
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	4a6b      	ldr	r2, [pc, #428]	@ (8003050 <HAL_RCC_OscConfig+0x274>)
 8002ea2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002ea6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	685b      	ldr	r3, [r3, #4]
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d013      	beq.n	8002ed8 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002eb0:	f7fe fd92 	bl	80019d8 <HAL_GetTick>
 8002eb4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002eb6:	e008      	b.n	8002eca <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002eb8:	f7fe fd8e 	bl	80019d8 <HAL_GetTick>
 8002ebc:	4602      	mov	r2, r0
 8002ebe:	693b      	ldr	r3, [r7, #16]
 8002ec0:	1ad3      	subs	r3, r2, r3
 8002ec2:	2b64      	cmp	r3, #100	@ 0x64
 8002ec4:	d901      	bls.n	8002eca <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8002ec6:	2303      	movs	r3, #3
 8002ec8:	e21f      	b.n	800330a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002eca:	4b61      	ldr	r3, [pc, #388]	@ (8003050 <HAL_RCC_OscConfig+0x274>)
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d0f0      	beq.n	8002eb8 <HAL_RCC_OscConfig+0xdc>
 8002ed6:	e014      	b.n	8002f02 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ed8:	f7fe fd7e 	bl	80019d8 <HAL_GetTick>
 8002edc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002ede:	e008      	b.n	8002ef2 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ee0:	f7fe fd7a 	bl	80019d8 <HAL_GetTick>
 8002ee4:	4602      	mov	r2, r0
 8002ee6:	693b      	ldr	r3, [r7, #16]
 8002ee8:	1ad3      	subs	r3, r2, r3
 8002eea:	2b64      	cmp	r3, #100	@ 0x64
 8002eec:	d901      	bls.n	8002ef2 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8002eee:	2303      	movs	r3, #3
 8002ef0:	e20b      	b.n	800330a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002ef2:	4b57      	ldr	r3, [pc, #348]	@ (8003050 <HAL_RCC_OscConfig+0x274>)
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d1f0      	bne.n	8002ee0 <HAL_RCC_OscConfig+0x104>
 8002efe:	e000      	b.n	8002f02 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f00:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	f003 0302 	and.w	r3, r3, #2
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d06f      	beq.n	8002fee <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8002f0e:	4b50      	ldr	r3, [pc, #320]	@ (8003050 <HAL_RCC_OscConfig+0x274>)
 8002f10:	689b      	ldr	r3, [r3, #8]
 8002f12:	f003 030c 	and.w	r3, r3, #12
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d017      	beq.n	8002f4a <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8002f1a:	4b4d      	ldr	r3, [pc, #308]	@ (8003050 <HAL_RCC_OscConfig+0x274>)
 8002f1c:	689b      	ldr	r3, [r3, #8]
 8002f1e:	f003 030c 	and.w	r3, r3, #12
        || \
 8002f22:	2b08      	cmp	r3, #8
 8002f24:	d105      	bne.n	8002f32 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8002f26:	4b4a      	ldr	r3, [pc, #296]	@ (8003050 <HAL_RCC_OscConfig+0x274>)
 8002f28:	685b      	ldr	r3, [r3, #4]
 8002f2a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d00b      	beq.n	8002f4a <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002f32:	4b47      	ldr	r3, [pc, #284]	@ (8003050 <HAL_RCC_OscConfig+0x274>)
 8002f34:	689b      	ldr	r3, [r3, #8]
 8002f36:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8002f3a:	2b0c      	cmp	r3, #12
 8002f3c:	d11c      	bne.n	8002f78 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002f3e:	4b44      	ldr	r3, [pc, #272]	@ (8003050 <HAL_RCC_OscConfig+0x274>)
 8002f40:	685b      	ldr	r3, [r3, #4]
 8002f42:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d116      	bne.n	8002f78 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002f4a:	4b41      	ldr	r3, [pc, #260]	@ (8003050 <HAL_RCC_OscConfig+0x274>)
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	f003 0302 	and.w	r3, r3, #2
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d005      	beq.n	8002f62 <HAL_RCC_OscConfig+0x186>
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	68db      	ldr	r3, [r3, #12]
 8002f5a:	2b01      	cmp	r3, #1
 8002f5c:	d001      	beq.n	8002f62 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8002f5e:	2301      	movs	r3, #1
 8002f60:	e1d3      	b.n	800330a <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f62:	4b3b      	ldr	r3, [pc, #236]	@ (8003050 <HAL_RCC_OscConfig+0x274>)
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	691b      	ldr	r3, [r3, #16]
 8002f6e:	00db      	lsls	r3, r3, #3
 8002f70:	4937      	ldr	r1, [pc, #220]	@ (8003050 <HAL_RCC_OscConfig+0x274>)
 8002f72:	4313      	orrs	r3, r2
 8002f74:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002f76:	e03a      	b.n	8002fee <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	68db      	ldr	r3, [r3, #12]
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d020      	beq.n	8002fc2 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002f80:	4b34      	ldr	r3, [pc, #208]	@ (8003054 <HAL_RCC_OscConfig+0x278>)
 8002f82:	2201      	movs	r2, #1
 8002f84:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f86:	f7fe fd27 	bl	80019d8 <HAL_GetTick>
 8002f8a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f8c:	e008      	b.n	8002fa0 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002f8e:	f7fe fd23 	bl	80019d8 <HAL_GetTick>
 8002f92:	4602      	mov	r2, r0
 8002f94:	693b      	ldr	r3, [r7, #16]
 8002f96:	1ad3      	subs	r3, r2, r3
 8002f98:	2b02      	cmp	r3, #2
 8002f9a:	d901      	bls.n	8002fa0 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8002f9c:	2303      	movs	r3, #3
 8002f9e:	e1b4      	b.n	800330a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002fa0:	4b2b      	ldr	r3, [pc, #172]	@ (8003050 <HAL_RCC_OscConfig+0x274>)
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	f003 0302 	and.w	r3, r3, #2
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d0f0      	beq.n	8002f8e <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002fac:	4b28      	ldr	r3, [pc, #160]	@ (8003050 <HAL_RCC_OscConfig+0x274>)
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	691b      	ldr	r3, [r3, #16]
 8002fb8:	00db      	lsls	r3, r3, #3
 8002fba:	4925      	ldr	r1, [pc, #148]	@ (8003050 <HAL_RCC_OscConfig+0x274>)
 8002fbc:	4313      	orrs	r3, r2
 8002fbe:	600b      	str	r3, [r1, #0]
 8002fc0:	e015      	b.n	8002fee <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002fc2:	4b24      	ldr	r3, [pc, #144]	@ (8003054 <HAL_RCC_OscConfig+0x278>)
 8002fc4:	2200      	movs	r2, #0
 8002fc6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002fc8:	f7fe fd06 	bl	80019d8 <HAL_GetTick>
 8002fcc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002fce:	e008      	b.n	8002fe2 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002fd0:	f7fe fd02 	bl	80019d8 <HAL_GetTick>
 8002fd4:	4602      	mov	r2, r0
 8002fd6:	693b      	ldr	r3, [r7, #16]
 8002fd8:	1ad3      	subs	r3, r2, r3
 8002fda:	2b02      	cmp	r3, #2
 8002fdc:	d901      	bls.n	8002fe2 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8002fde:	2303      	movs	r3, #3
 8002fe0:	e193      	b.n	800330a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002fe2:	4b1b      	ldr	r3, [pc, #108]	@ (8003050 <HAL_RCC_OscConfig+0x274>)
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	f003 0302 	and.w	r3, r3, #2
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d1f0      	bne.n	8002fd0 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	f003 0308 	and.w	r3, r3, #8
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d036      	beq.n	8003068 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	695b      	ldr	r3, [r3, #20]
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d016      	beq.n	8003030 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003002:	4b15      	ldr	r3, [pc, #84]	@ (8003058 <HAL_RCC_OscConfig+0x27c>)
 8003004:	2201      	movs	r2, #1
 8003006:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003008:	f7fe fce6 	bl	80019d8 <HAL_GetTick>
 800300c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800300e:	e008      	b.n	8003022 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003010:	f7fe fce2 	bl	80019d8 <HAL_GetTick>
 8003014:	4602      	mov	r2, r0
 8003016:	693b      	ldr	r3, [r7, #16]
 8003018:	1ad3      	subs	r3, r2, r3
 800301a:	2b02      	cmp	r3, #2
 800301c:	d901      	bls.n	8003022 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 800301e:	2303      	movs	r3, #3
 8003020:	e173      	b.n	800330a <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003022:	4b0b      	ldr	r3, [pc, #44]	@ (8003050 <HAL_RCC_OscConfig+0x274>)
 8003024:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003026:	f003 0302 	and.w	r3, r3, #2
 800302a:	2b00      	cmp	r3, #0
 800302c:	d0f0      	beq.n	8003010 <HAL_RCC_OscConfig+0x234>
 800302e:	e01b      	b.n	8003068 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003030:	4b09      	ldr	r3, [pc, #36]	@ (8003058 <HAL_RCC_OscConfig+0x27c>)
 8003032:	2200      	movs	r2, #0
 8003034:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003036:	f7fe fccf 	bl	80019d8 <HAL_GetTick>
 800303a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800303c:	e00e      	b.n	800305c <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800303e:	f7fe fccb 	bl	80019d8 <HAL_GetTick>
 8003042:	4602      	mov	r2, r0
 8003044:	693b      	ldr	r3, [r7, #16]
 8003046:	1ad3      	subs	r3, r2, r3
 8003048:	2b02      	cmp	r3, #2
 800304a:	d907      	bls.n	800305c <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 800304c:	2303      	movs	r3, #3
 800304e:	e15c      	b.n	800330a <HAL_RCC_OscConfig+0x52e>
 8003050:	40023800 	.word	0x40023800
 8003054:	42470000 	.word	0x42470000
 8003058:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800305c:	4b8a      	ldr	r3, [pc, #552]	@ (8003288 <HAL_RCC_OscConfig+0x4ac>)
 800305e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003060:	f003 0302 	and.w	r3, r3, #2
 8003064:	2b00      	cmp	r3, #0
 8003066:	d1ea      	bne.n	800303e <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	f003 0304 	and.w	r3, r3, #4
 8003070:	2b00      	cmp	r3, #0
 8003072:	f000 8097 	beq.w	80031a4 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003076:	2300      	movs	r3, #0
 8003078:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800307a:	4b83      	ldr	r3, [pc, #524]	@ (8003288 <HAL_RCC_OscConfig+0x4ac>)
 800307c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800307e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003082:	2b00      	cmp	r3, #0
 8003084:	d10f      	bne.n	80030a6 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003086:	2300      	movs	r3, #0
 8003088:	60bb      	str	r3, [r7, #8]
 800308a:	4b7f      	ldr	r3, [pc, #508]	@ (8003288 <HAL_RCC_OscConfig+0x4ac>)
 800308c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800308e:	4a7e      	ldr	r2, [pc, #504]	@ (8003288 <HAL_RCC_OscConfig+0x4ac>)
 8003090:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003094:	6413      	str	r3, [r2, #64]	@ 0x40
 8003096:	4b7c      	ldr	r3, [pc, #496]	@ (8003288 <HAL_RCC_OscConfig+0x4ac>)
 8003098:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800309a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800309e:	60bb      	str	r3, [r7, #8]
 80030a0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80030a2:	2301      	movs	r3, #1
 80030a4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80030a6:	4b79      	ldr	r3, [pc, #484]	@ (800328c <HAL_RCC_OscConfig+0x4b0>)
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d118      	bne.n	80030e4 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80030b2:	4b76      	ldr	r3, [pc, #472]	@ (800328c <HAL_RCC_OscConfig+0x4b0>)
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	4a75      	ldr	r2, [pc, #468]	@ (800328c <HAL_RCC_OscConfig+0x4b0>)
 80030b8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80030bc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80030be:	f7fe fc8b 	bl	80019d8 <HAL_GetTick>
 80030c2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80030c4:	e008      	b.n	80030d8 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80030c6:	f7fe fc87 	bl	80019d8 <HAL_GetTick>
 80030ca:	4602      	mov	r2, r0
 80030cc:	693b      	ldr	r3, [r7, #16]
 80030ce:	1ad3      	subs	r3, r2, r3
 80030d0:	2b02      	cmp	r3, #2
 80030d2:	d901      	bls.n	80030d8 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80030d4:	2303      	movs	r3, #3
 80030d6:	e118      	b.n	800330a <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80030d8:	4b6c      	ldr	r3, [pc, #432]	@ (800328c <HAL_RCC_OscConfig+0x4b0>)
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d0f0      	beq.n	80030c6 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	689b      	ldr	r3, [r3, #8]
 80030e8:	2b01      	cmp	r3, #1
 80030ea:	d106      	bne.n	80030fa <HAL_RCC_OscConfig+0x31e>
 80030ec:	4b66      	ldr	r3, [pc, #408]	@ (8003288 <HAL_RCC_OscConfig+0x4ac>)
 80030ee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80030f0:	4a65      	ldr	r2, [pc, #404]	@ (8003288 <HAL_RCC_OscConfig+0x4ac>)
 80030f2:	f043 0301 	orr.w	r3, r3, #1
 80030f6:	6713      	str	r3, [r2, #112]	@ 0x70
 80030f8:	e01c      	b.n	8003134 <HAL_RCC_OscConfig+0x358>
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	689b      	ldr	r3, [r3, #8]
 80030fe:	2b05      	cmp	r3, #5
 8003100:	d10c      	bne.n	800311c <HAL_RCC_OscConfig+0x340>
 8003102:	4b61      	ldr	r3, [pc, #388]	@ (8003288 <HAL_RCC_OscConfig+0x4ac>)
 8003104:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003106:	4a60      	ldr	r2, [pc, #384]	@ (8003288 <HAL_RCC_OscConfig+0x4ac>)
 8003108:	f043 0304 	orr.w	r3, r3, #4
 800310c:	6713      	str	r3, [r2, #112]	@ 0x70
 800310e:	4b5e      	ldr	r3, [pc, #376]	@ (8003288 <HAL_RCC_OscConfig+0x4ac>)
 8003110:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003112:	4a5d      	ldr	r2, [pc, #372]	@ (8003288 <HAL_RCC_OscConfig+0x4ac>)
 8003114:	f043 0301 	orr.w	r3, r3, #1
 8003118:	6713      	str	r3, [r2, #112]	@ 0x70
 800311a:	e00b      	b.n	8003134 <HAL_RCC_OscConfig+0x358>
 800311c:	4b5a      	ldr	r3, [pc, #360]	@ (8003288 <HAL_RCC_OscConfig+0x4ac>)
 800311e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003120:	4a59      	ldr	r2, [pc, #356]	@ (8003288 <HAL_RCC_OscConfig+0x4ac>)
 8003122:	f023 0301 	bic.w	r3, r3, #1
 8003126:	6713      	str	r3, [r2, #112]	@ 0x70
 8003128:	4b57      	ldr	r3, [pc, #348]	@ (8003288 <HAL_RCC_OscConfig+0x4ac>)
 800312a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800312c:	4a56      	ldr	r2, [pc, #344]	@ (8003288 <HAL_RCC_OscConfig+0x4ac>)
 800312e:	f023 0304 	bic.w	r3, r3, #4
 8003132:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	689b      	ldr	r3, [r3, #8]
 8003138:	2b00      	cmp	r3, #0
 800313a:	d015      	beq.n	8003168 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800313c:	f7fe fc4c 	bl	80019d8 <HAL_GetTick>
 8003140:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003142:	e00a      	b.n	800315a <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003144:	f7fe fc48 	bl	80019d8 <HAL_GetTick>
 8003148:	4602      	mov	r2, r0
 800314a:	693b      	ldr	r3, [r7, #16]
 800314c:	1ad3      	subs	r3, r2, r3
 800314e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003152:	4293      	cmp	r3, r2
 8003154:	d901      	bls.n	800315a <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8003156:	2303      	movs	r3, #3
 8003158:	e0d7      	b.n	800330a <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800315a:	4b4b      	ldr	r3, [pc, #300]	@ (8003288 <HAL_RCC_OscConfig+0x4ac>)
 800315c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800315e:	f003 0302 	and.w	r3, r3, #2
 8003162:	2b00      	cmp	r3, #0
 8003164:	d0ee      	beq.n	8003144 <HAL_RCC_OscConfig+0x368>
 8003166:	e014      	b.n	8003192 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003168:	f7fe fc36 	bl	80019d8 <HAL_GetTick>
 800316c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800316e:	e00a      	b.n	8003186 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003170:	f7fe fc32 	bl	80019d8 <HAL_GetTick>
 8003174:	4602      	mov	r2, r0
 8003176:	693b      	ldr	r3, [r7, #16]
 8003178:	1ad3      	subs	r3, r2, r3
 800317a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800317e:	4293      	cmp	r3, r2
 8003180:	d901      	bls.n	8003186 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8003182:	2303      	movs	r3, #3
 8003184:	e0c1      	b.n	800330a <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003186:	4b40      	ldr	r3, [pc, #256]	@ (8003288 <HAL_RCC_OscConfig+0x4ac>)
 8003188:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800318a:	f003 0302 	and.w	r3, r3, #2
 800318e:	2b00      	cmp	r3, #0
 8003190:	d1ee      	bne.n	8003170 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003192:	7dfb      	ldrb	r3, [r7, #23]
 8003194:	2b01      	cmp	r3, #1
 8003196:	d105      	bne.n	80031a4 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003198:	4b3b      	ldr	r3, [pc, #236]	@ (8003288 <HAL_RCC_OscConfig+0x4ac>)
 800319a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800319c:	4a3a      	ldr	r2, [pc, #232]	@ (8003288 <HAL_RCC_OscConfig+0x4ac>)
 800319e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80031a2:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	699b      	ldr	r3, [r3, #24]
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	f000 80ad 	beq.w	8003308 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80031ae:	4b36      	ldr	r3, [pc, #216]	@ (8003288 <HAL_RCC_OscConfig+0x4ac>)
 80031b0:	689b      	ldr	r3, [r3, #8]
 80031b2:	f003 030c 	and.w	r3, r3, #12
 80031b6:	2b08      	cmp	r3, #8
 80031b8:	d060      	beq.n	800327c <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	699b      	ldr	r3, [r3, #24]
 80031be:	2b02      	cmp	r3, #2
 80031c0:	d145      	bne.n	800324e <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80031c2:	4b33      	ldr	r3, [pc, #204]	@ (8003290 <HAL_RCC_OscConfig+0x4b4>)
 80031c4:	2200      	movs	r2, #0
 80031c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031c8:	f7fe fc06 	bl	80019d8 <HAL_GetTick>
 80031cc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80031ce:	e008      	b.n	80031e2 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80031d0:	f7fe fc02 	bl	80019d8 <HAL_GetTick>
 80031d4:	4602      	mov	r2, r0
 80031d6:	693b      	ldr	r3, [r7, #16]
 80031d8:	1ad3      	subs	r3, r2, r3
 80031da:	2b02      	cmp	r3, #2
 80031dc:	d901      	bls.n	80031e2 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80031de:	2303      	movs	r3, #3
 80031e0:	e093      	b.n	800330a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80031e2:	4b29      	ldr	r3, [pc, #164]	@ (8003288 <HAL_RCC_OscConfig+0x4ac>)
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d1f0      	bne.n	80031d0 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	69da      	ldr	r2, [r3, #28]
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	6a1b      	ldr	r3, [r3, #32]
 80031f6:	431a      	orrs	r2, r3
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031fc:	019b      	lsls	r3, r3, #6
 80031fe:	431a      	orrs	r2, r3
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003204:	085b      	lsrs	r3, r3, #1
 8003206:	3b01      	subs	r3, #1
 8003208:	041b      	lsls	r3, r3, #16
 800320a:	431a      	orrs	r2, r3
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003210:	061b      	lsls	r3, r3, #24
 8003212:	431a      	orrs	r2, r3
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003218:	071b      	lsls	r3, r3, #28
 800321a:	491b      	ldr	r1, [pc, #108]	@ (8003288 <HAL_RCC_OscConfig+0x4ac>)
 800321c:	4313      	orrs	r3, r2
 800321e:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003220:	4b1b      	ldr	r3, [pc, #108]	@ (8003290 <HAL_RCC_OscConfig+0x4b4>)
 8003222:	2201      	movs	r2, #1
 8003224:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003226:	f7fe fbd7 	bl	80019d8 <HAL_GetTick>
 800322a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800322c:	e008      	b.n	8003240 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800322e:	f7fe fbd3 	bl	80019d8 <HAL_GetTick>
 8003232:	4602      	mov	r2, r0
 8003234:	693b      	ldr	r3, [r7, #16]
 8003236:	1ad3      	subs	r3, r2, r3
 8003238:	2b02      	cmp	r3, #2
 800323a:	d901      	bls.n	8003240 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 800323c:	2303      	movs	r3, #3
 800323e:	e064      	b.n	800330a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003240:	4b11      	ldr	r3, [pc, #68]	@ (8003288 <HAL_RCC_OscConfig+0x4ac>)
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003248:	2b00      	cmp	r3, #0
 800324a:	d0f0      	beq.n	800322e <HAL_RCC_OscConfig+0x452>
 800324c:	e05c      	b.n	8003308 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800324e:	4b10      	ldr	r3, [pc, #64]	@ (8003290 <HAL_RCC_OscConfig+0x4b4>)
 8003250:	2200      	movs	r2, #0
 8003252:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003254:	f7fe fbc0 	bl	80019d8 <HAL_GetTick>
 8003258:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800325a:	e008      	b.n	800326e <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800325c:	f7fe fbbc 	bl	80019d8 <HAL_GetTick>
 8003260:	4602      	mov	r2, r0
 8003262:	693b      	ldr	r3, [r7, #16]
 8003264:	1ad3      	subs	r3, r2, r3
 8003266:	2b02      	cmp	r3, #2
 8003268:	d901      	bls.n	800326e <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 800326a:	2303      	movs	r3, #3
 800326c:	e04d      	b.n	800330a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800326e:	4b06      	ldr	r3, [pc, #24]	@ (8003288 <HAL_RCC_OscConfig+0x4ac>)
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003276:	2b00      	cmp	r3, #0
 8003278:	d1f0      	bne.n	800325c <HAL_RCC_OscConfig+0x480>
 800327a:	e045      	b.n	8003308 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	699b      	ldr	r3, [r3, #24]
 8003280:	2b01      	cmp	r3, #1
 8003282:	d107      	bne.n	8003294 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8003284:	2301      	movs	r3, #1
 8003286:	e040      	b.n	800330a <HAL_RCC_OscConfig+0x52e>
 8003288:	40023800 	.word	0x40023800
 800328c:	40007000 	.word	0x40007000
 8003290:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003294:	4b1f      	ldr	r3, [pc, #124]	@ (8003314 <HAL_RCC_OscConfig+0x538>)
 8003296:	685b      	ldr	r3, [r3, #4]
 8003298:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	699b      	ldr	r3, [r3, #24]
 800329e:	2b01      	cmp	r3, #1
 80032a0:	d030      	beq.n	8003304 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80032ac:	429a      	cmp	r2, r3
 80032ae:	d129      	bne.n	8003304 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80032ba:	429a      	cmp	r2, r3
 80032bc:	d122      	bne.n	8003304 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80032be:	68fa      	ldr	r2, [r7, #12]
 80032c0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80032c4:	4013      	ands	r3, r2
 80032c6:	687a      	ldr	r2, [r7, #4]
 80032c8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80032ca:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80032cc:	4293      	cmp	r3, r2
 80032ce:	d119      	bne.n	8003304 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032da:	085b      	lsrs	r3, r3, #1
 80032dc:	3b01      	subs	r3, #1
 80032de:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80032e0:	429a      	cmp	r2, r3
 80032e2:	d10f      	bne.n	8003304 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032ee:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80032f0:	429a      	cmp	r2, r3
 80032f2:	d107      	bne.n	8003304 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032fe:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003300:	429a      	cmp	r2, r3
 8003302:	d001      	beq.n	8003308 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003304:	2301      	movs	r3, #1
 8003306:	e000      	b.n	800330a <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8003308:	2300      	movs	r3, #0
}
 800330a:	4618      	mov	r0, r3
 800330c:	3718      	adds	r7, #24
 800330e:	46bd      	mov	sp, r7
 8003310:	bd80      	pop	{r7, pc}
 8003312:	bf00      	nop
 8003314:	40023800 	.word	0x40023800

08003318 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003318:	b580      	push	{r7, lr}
 800331a:	b082      	sub	sp, #8
 800331c:	af00      	add	r7, sp, #0
 800331e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	2b00      	cmp	r3, #0
 8003324:	d101      	bne.n	800332a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003326:	2301      	movs	r3, #1
 8003328:	e041      	b.n	80033ae <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003330:	b2db      	uxtb	r3, r3
 8003332:	2b00      	cmp	r3, #0
 8003334:	d106      	bne.n	8003344 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	2200      	movs	r2, #0
 800333a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800333e:	6878      	ldr	r0, [r7, #4]
 8003340:	f7fe f936 	bl	80015b0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	2202      	movs	r2, #2
 8003348:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681a      	ldr	r2, [r3, #0]
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	3304      	adds	r3, #4
 8003354:	4619      	mov	r1, r3
 8003356:	4610      	mov	r0, r2
 8003358:	f000 f9b8 	bl	80036cc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	2201      	movs	r2, #1
 8003360:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	2201      	movs	r2, #1
 8003368:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	2201      	movs	r2, #1
 8003370:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	2201      	movs	r2, #1
 8003378:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	2201      	movs	r2, #1
 8003380:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	2201      	movs	r2, #1
 8003388:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	2201      	movs	r2, #1
 8003390:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	2201      	movs	r2, #1
 8003398:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	2201      	movs	r2, #1
 80033a0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	2201      	movs	r2, #1
 80033a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80033ac:	2300      	movs	r3, #0
}
 80033ae:	4618      	mov	r0, r3
 80033b0:	3708      	adds	r7, #8
 80033b2:	46bd      	mov	sp, r7
 80033b4:	bd80      	pop	{r7, pc}
	...

080033b8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80033b8:	b580      	push	{r7, lr}
 80033ba:	b084      	sub	sp, #16
 80033bc:	af00      	add	r7, sp, #0
 80033be:	6078      	str	r0, [r7, #4]
 80033c0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80033c2:	683b      	ldr	r3, [r7, #0]
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d109      	bne.n	80033dc <HAL_TIM_PWM_Start+0x24>
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80033ce:	b2db      	uxtb	r3, r3
 80033d0:	2b01      	cmp	r3, #1
 80033d2:	bf14      	ite	ne
 80033d4:	2301      	movne	r3, #1
 80033d6:	2300      	moveq	r3, #0
 80033d8:	b2db      	uxtb	r3, r3
 80033da:	e022      	b.n	8003422 <HAL_TIM_PWM_Start+0x6a>
 80033dc:	683b      	ldr	r3, [r7, #0]
 80033de:	2b04      	cmp	r3, #4
 80033e0:	d109      	bne.n	80033f6 <HAL_TIM_PWM_Start+0x3e>
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80033e8:	b2db      	uxtb	r3, r3
 80033ea:	2b01      	cmp	r3, #1
 80033ec:	bf14      	ite	ne
 80033ee:	2301      	movne	r3, #1
 80033f0:	2300      	moveq	r3, #0
 80033f2:	b2db      	uxtb	r3, r3
 80033f4:	e015      	b.n	8003422 <HAL_TIM_PWM_Start+0x6a>
 80033f6:	683b      	ldr	r3, [r7, #0]
 80033f8:	2b08      	cmp	r3, #8
 80033fa:	d109      	bne.n	8003410 <HAL_TIM_PWM_Start+0x58>
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003402:	b2db      	uxtb	r3, r3
 8003404:	2b01      	cmp	r3, #1
 8003406:	bf14      	ite	ne
 8003408:	2301      	movne	r3, #1
 800340a:	2300      	moveq	r3, #0
 800340c:	b2db      	uxtb	r3, r3
 800340e:	e008      	b.n	8003422 <HAL_TIM_PWM_Start+0x6a>
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003416:	b2db      	uxtb	r3, r3
 8003418:	2b01      	cmp	r3, #1
 800341a:	bf14      	ite	ne
 800341c:	2301      	movne	r3, #1
 800341e:	2300      	moveq	r3, #0
 8003420:	b2db      	uxtb	r3, r3
 8003422:	2b00      	cmp	r3, #0
 8003424:	d001      	beq.n	800342a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8003426:	2301      	movs	r3, #1
 8003428:	e07c      	b.n	8003524 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800342a:	683b      	ldr	r3, [r7, #0]
 800342c:	2b00      	cmp	r3, #0
 800342e:	d104      	bne.n	800343a <HAL_TIM_PWM_Start+0x82>
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	2202      	movs	r2, #2
 8003434:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003438:	e013      	b.n	8003462 <HAL_TIM_PWM_Start+0xaa>
 800343a:	683b      	ldr	r3, [r7, #0]
 800343c:	2b04      	cmp	r3, #4
 800343e:	d104      	bne.n	800344a <HAL_TIM_PWM_Start+0x92>
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	2202      	movs	r2, #2
 8003444:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003448:	e00b      	b.n	8003462 <HAL_TIM_PWM_Start+0xaa>
 800344a:	683b      	ldr	r3, [r7, #0]
 800344c:	2b08      	cmp	r3, #8
 800344e:	d104      	bne.n	800345a <HAL_TIM_PWM_Start+0xa2>
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	2202      	movs	r2, #2
 8003454:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003458:	e003      	b.n	8003462 <HAL_TIM_PWM_Start+0xaa>
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	2202      	movs	r2, #2
 800345e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	2201      	movs	r2, #1
 8003468:	6839      	ldr	r1, [r7, #0]
 800346a:	4618      	mov	r0, r3
 800346c:	f000 fb84 	bl	8003b78 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	4a2d      	ldr	r2, [pc, #180]	@ (800352c <HAL_TIM_PWM_Start+0x174>)
 8003476:	4293      	cmp	r3, r2
 8003478:	d004      	beq.n	8003484 <HAL_TIM_PWM_Start+0xcc>
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	4a2c      	ldr	r2, [pc, #176]	@ (8003530 <HAL_TIM_PWM_Start+0x178>)
 8003480:	4293      	cmp	r3, r2
 8003482:	d101      	bne.n	8003488 <HAL_TIM_PWM_Start+0xd0>
 8003484:	2301      	movs	r3, #1
 8003486:	e000      	b.n	800348a <HAL_TIM_PWM_Start+0xd2>
 8003488:	2300      	movs	r3, #0
 800348a:	2b00      	cmp	r3, #0
 800348c:	d007      	beq.n	800349e <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800349c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	4a22      	ldr	r2, [pc, #136]	@ (800352c <HAL_TIM_PWM_Start+0x174>)
 80034a4:	4293      	cmp	r3, r2
 80034a6:	d022      	beq.n	80034ee <HAL_TIM_PWM_Start+0x136>
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80034b0:	d01d      	beq.n	80034ee <HAL_TIM_PWM_Start+0x136>
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	4a1f      	ldr	r2, [pc, #124]	@ (8003534 <HAL_TIM_PWM_Start+0x17c>)
 80034b8:	4293      	cmp	r3, r2
 80034ba:	d018      	beq.n	80034ee <HAL_TIM_PWM_Start+0x136>
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	4a1d      	ldr	r2, [pc, #116]	@ (8003538 <HAL_TIM_PWM_Start+0x180>)
 80034c2:	4293      	cmp	r3, r2
 80034c4:	d013      	beq.n	80034ee <HAL_TIM_PWM_Start+0x136>
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	4a1c      	ldr	r2, [pc, #112]	@ (800353c <HAL_TIM_PWM_Start+0x184>)
 80034cc:	4293      	cmp	r3, r2
 80034ce:	d00e      	beq.n	80034ee <HAL_TIM_PWM_Start+0x136>
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	4a16      	ldr	r2, [pc, #88]	@ (8003530 <HAL_TIM_PWM_Start+0x178>)
 80034d6:	4293      	cmp	r3, r2
 80034d8:	d009      	beq.n	80034ee <HAL_TIM_PWM_Start+0x136>
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	4a18      	ldr	r2, [pc, #96]	@ (8003540 <HAL_TIM_PWM_Start+0x188>)
 80034e0:	4293      	cmp	r3, r2
 80034e2:	d004      	beq.n	80034ee <HAL_TIM_PWM_Start+0x136>
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	4a16      	ldr	r2, [pc, #88]	@ (8003544 <HAL_TIM_PWM_Start+0x18c>)
 80034ea:	4293      	cmp	r3, r2
 80034ec:	d111      	bne.n	8003512 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	689b      	ldr	r3, [r3, #8]
 80034f4:	f003 0307 	and.w	r3, r3, #7
 80034f8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	2b06      	cmp	r3, #6
 80034fe:	d010      	beq.n	8003522 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	681a      	ldr	r2, [r3, #0]
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	f042 0201 	orr.w	r2, r2, #1
 800350e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003510:	e007      	b.n	8003522 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	681a      	ldr	r2, [r3, #0]
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	f042 0201 	orr.w	r2, r2, #1
 8003520:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003522:	2300      	movs	r3, #0
}
 8003524:	4618      	mov	r0, r3
 8003526:	3710      	adds	r7, #16
 8003528:	46bd      	mov	sp, r7
 800352a:	bd80      	pop	{r7, pc}
 800352c:	40010000 	.word	0x40010000
 8003530:	40010400 	.word	0x40010400
 8003534:	40000400 	.word	0x40000400
 8003538:	40000800 	.word	0x40000800
 800353c:	40000c00 	.word	0x40000c00
 8003540:	40014000 	.word	0x40014000
 8003544:	40001800 	.word	0x40001800

08003548 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003548:	b580      	push	{r7, lr}
 800354a:	b086      	sub	sp, #24
 800354c:	af00      	add	r7, sp, #0
 800354e:	60f8      	str	r0, [r7, #12]
 8003550:	60b9      	str	r1, [r7, #8]
 8003552:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003554:	2300      	movs	r3, #0
 8003556:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800355e:	2b01      	cmp	r3, #1
 8003560:	d101      	bne.n	8003566 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8003562:	2302      	movs	r3, #2
 8003564:	e0ae      	b.n	80036c4 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	2201      	movs	r2, #1
 800356a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	2b0c      	cmp	r3, #12
 8003572:	f200 809f 	bhi.w	80036b4 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8003576:	a201      	add	r2, pc, #4	@ (adr r2, 800357c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003578:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800357c:	080035b1 	.word	0x080035b1
 8003580:	080036b5 	.word	0x080036b5
 8003584:	080036b5 	.word	0x080036b5
 8003588:	080036b5 	.word	0x080036b5
 800358c:	080035f1 	.word	0x080035f1
 8003590:	080036b5 	.word	0x080036b5
 8003594:	080036b5 	.word	0x080036b5
 8003598:	080036b5 	.word	0x080036b5
 800359c:	08003633 	.word	0x08003633
 80035a0:	080036b5 	.word	0x080036b5
 80035a4:	080036b5 	.word	0x080036b5
 80035a8:	080036b5 	.word	0x080036b5
 80035ac:	08003673 	.word	0x08003673
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	68b9      	ldr	r1, [r7, #8]
 80035b6:	4618      	mov	r0, r3
 80035b8:	f000 f92e 	bl	8003818 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	699a      	ldr	r2, [r3, #24]
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	f042 0208 	orr.w	r2, r2, #8
 80035ca:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	699a      	ldr	r2, [r3, #24]
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	f022 0204 	bic.w	r2, r2, #4
 80035da:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	6999      	ldr	r1, [r3, #24]
 80035e2:	68bb      	ldr	r3, [r7, #8]
 80035e4:	691a      	ldr	r2, [r3, #16]
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	430a      	orrs	r2, r1
 80035ec:	619a      	str	r2, [r3, #24]
      break;
 80035ee:	e064      	b.n	80036ba <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	68b9      	ldr	r1, [r7, #8]
 80035f6:	4618      	mov	r0, r3
 80035f8:	f000 f97e 	bl	80038f8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	699a      	ldr	r2, [r3, #24]
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800360a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	699a      	ldr	r2, [r3, #24]
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800361a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	6999      	ldr	r1, [r3, #24]
 8003622:	68bb      	ldr	r3, [r7, #8]
 8003624:	691b      	ldr	r3, [r3, #16]
 8003626:	021a      	lsls	r2, r3, #8
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	430a      	orrs	r2, r1
 800362e:	619a      	str	r2, [r3, #24]
      break;
 8003630:	e043      	b.n	80036ba <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	68b9      	ldr	r1, [r7, #8]
 8003638:	4618      	mov	r0, r3
 800363a:	f000 f9d3 	bl	80039e4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	69da      	ldr	r2, [r3, #28]
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	f042 0208 	orr.w	r2, r2, #8
 800364c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	69da      	ldr	r2, [r3, #28]
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	f022 0204 	bic.w	r2, r2, #4
 800365c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	69d9      	ldr	r1, [r3, #28]
 8003664:	68bb      	ldr	r3, [r7, #8]
 8003666:	691a      	ldr	r2, [r3, #16]
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	430a      	orrs	r2, r1
 800366e:	61da      	str	r2, [r3, #28]
      break;
 8003670:	e023      	b.n	80036ba <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	68b9      	ldr	r1, [r7, #8]
 8003678:	4618      	mov	r0, r3
 800367a:	f000 fa27 	bl	8003acc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	69da      	ldr	r2, [r3, #28]
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800368c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	69da      	ldr	r2, [r3, #28]
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800369c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	69d9      	ldr	r1, [r3, #28]
 80036a4:	68bb      	ldr	r3, [r7, #8]
 80036a6:	691b      	ldr	r3, [r3, #16]
 80036a8:	021a      	lsls	r2, r3, #8
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	430a      	orrs	r2, r1
 80036b0:	61da      	str	r2, [r3, #28]
      break;
 80036b2:	e002      	b.n	80036ba <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80036b4:	2301      	movs	r3, #1
 80036b6:	75fb      	strb	r3, [r7, #23]
      break;
 80036b8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	2200      	movs	r2, #0
 80036be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80036c2:	7dfb      	ldrb	r3, [r7, #23]
}
 80036c4:	4618      	mov	r0, r3
 80036c6:	3718      	adds	r7, #24
 80036c8:	46bd      	mov	sp, r7
 80036ca:	bd80      	pop	{r7, pc}

080036cc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80036cc:	b480      	push	{r7}
 80036ce:	b085      	sub	sp, #20
 80036d0:	af00      	add	r7, sp, #0
 80036d2:	6078      	str	r0, [r7, #4]
 80036d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	4a43      	ldr	r2, [pc, #268]	@ (80037ec <TIM_Base_SetConfig+0x120>)
 80036e0:	4293      	cmp	r3, r2
 80036e2:	d013      	beq.n	800370c <TIM_Base_SetConfig+0x40>
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80036ea:	d00f      	beq.n	800370c <TIM_Base_SetConfig+0x40>
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	4a40      	ldr	r2, [pc, #256]	@ (80037f0 <TIM_Base_SetConfig+0x124>)
 80036f0:	4293      	cmp	r3, r2
 80036f2:	d00b      	beq.n	800370c <TIM_Base_SetConfig+0x40>
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	4a3f      	ldr	r2, [pc, #252]	@ (80037f4 <TIM_Base_SetConfig+0x128>)
 80036f8:	4293      	cmp	r3, r2
 80036fa:	d007      	beq.n	800370c <TIM_Base_SetConfig+0x40>
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	4a3e      	ldr	r2, [pc, #248]	@ (80037f8 <TIM_Base_SetConfig+0x12c>)
 8003700:	4293      	cmp	r3, r2
 8003702:	d003      	beq.n	800370c <TIM_Base_SetConfig+0x40>
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	4a3d      	ldr	r2, [pc, #244]	@ (80037fc <TIM_Base_SetConfig+0x130>)
 8003708:	4293      	cmp	r3, r2
 800370a:	d108      	bne.n	800371e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003712:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003714:	683b      	ldr	r3, [r7, #0]
 8003716:	685b      	ldr	r3, [r3, #4]
 8003718:	68fa      	ldr	r2, [r7, #12]
 800371a:	4313      	orrs	r3, r2
 800371c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	4a32      	ldr	r2, [pc, #200]	@ (80037ec <TIM_Base_SetConfig+0x120>)
 8003722:	4293      	cmp	r3, r2
 8003724:	d02b      	beq.n	800377e <TIM_Base_SetConfig+0xb2>
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800372c:	d027      	beq.n	800377e <TIM_Base_SetConfig+0xb2>
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	4a2f      	ldr	r2, [pc, #188]	@ (80037f0 <TIM_Base_SetConfig+0x124>)
 8003732:	4293      	cmp	r3, r2
 8003734:	d023      	beq.n	800377e <TIM_Base_SetConfig+0xb2>
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	4a2e      	ldr	r2, [pc, #184]	@ (80037f4 <TIM_Base_SetConfig+0x128>)
 800373a:	4293      	cmp	r3, r2
 800373c:	d01f      	beq.n	800377e <TIM_Base_SetConfig+0xb2>
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	4a2d      	ldr	r2, [pc, #180]	@ (80037f8 <TIM_Base_SetConfig+0x12c>)
 8003742:	4293      	cmp	r3, r2
 8003744:	d01b      	beq.n	800377e <TIM_Base_SetConfig+0xb2>
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	4a2c      	ldr	r2, [pc, #176]	@ (80037fc <TIM_Base_SetConfig+0x130>)
 800374a:	4293      	cmp	r3, r2
 800374c:	d017      	beq.n	800377e <TIM_Base_SetConfig+0xb2>
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	4a2b      	ldr	r2, [pc, #172]	@ (8003800 <TIM_Base_SetConfig+0x134>)
 8003752:	4293      	cmp	r3, r2
 8003754:	d013      	beq.n	800377e <TIM_Base_SetConfig+0xb2>
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	4a2a      	ldr	r2, [pc, #168]	@ (8003804 <TIM_Base_SetConfig+0x138>)
 800375a:	4293      	cmp	r3, r2
 800375c:	d00f      	beq.n	800377e <TIM_Base_SetConfig+0xb2>
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	4a29      	ldr	r2, [pc, #164]	@ (8003808 <TIM_Base_SetConfig+0x13c>)
 8003762:	4293      	cmp	r3, r2
 8003764:	d00b      	beq.n	800377e <TIM_Base_SetConfig+0xb2>
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	4a28      	ldr	r2, [pc, #160]	@ (800380c <TIM_Base_SetConfig+0x140>)
 800376a:	4293      	cmp	r3, r2
 800376c:	d007      	beq.n	800377e <TIM_Base_SetConfig+0xb2>
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	4a27      	ldr	r2, [pc, #156]	@ (8003810 <TIM_Base_SetConfig+0x144>)
 8003772:	4293      	cmp	r3, r2
 8003774:	d003      	beq.n	800377e <TIM_Base_SetConfig+0xb2>
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	4a26      	ldr	r2, [pc, #152]	@ (8003814 <TIM_Base_SetConfig+0x148>)
 800377a:	4293      	cmp	r3, r2
 800377c:	d108      	bne.n	8003790 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003784:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003786:	683b      	ldr	r3, [r7, #0]
 8003788:	68db      	ldr	r3, [r3, #12]
 800378a:	68fa      	ldr	r2, [r7, #12]
 800378c:	4313      	orrs	r3, r2
 800378e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003796:	683b      	ldr	r3, [r7, #0]
 8003798:	695b      	ldr	r3, [r3, #20]
 800379a:	4313      	orrs	r3, r2
 800379c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800379e:	683b      	ldr	r3, [r7, #0]
 80037a0:	689a      	ldr	r2, [r3, #8]
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80037a6:	683b      	ldr	r3, [r7, #0]
 80037a8:	681a      	ldr	r2, [r3, #0]
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	4a0e      	ldr	r2, [pc, #56]	@ (80037ec <TIM_Base_SetConfig+0x120>)
 80037b2:	4293      	cmp	r3, r2
 80037b4:	d003      	beq.n	80037be <TIM_Base_SetConfig+0xf2>
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	4a10      	ldr	r2, [pc, #64]	@ (80037fc <TIM_Base_SetConfig+0x130>)
 80037ba:	4293      	cmp	r3, r2
 80037bc:	d103      	bne.n	80037c6 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80037be:	683b      	ldr	r3, [r7, #0]
 80037c0:	691a      	ldr	r2, [r3, #16]
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	f043 0204 	orr.w	r2, r3, #4
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	2201      	movs	r2, #1
 80037d6:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	68fa      	ldr	r2, [r7, #12]
 80037dc:	601a      	str	r2, [r3, #0]
}
 80037de:	bf00      	nop
 80037e0:	3714      	adds	r7, #20
 80037e2:	46bd      	mov	sp, r7
 80037e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e8:	4770      	bx	lr
 80037ea:	bf00      	nop
 80037ec:	40010000 	.word	0x40010000
 80037f0:	40000400 	.word	0x40000400
 80037f4:	40000800 	.word	0x40000800
 80037f8:	40000c00 	.word	0x40000c00
 80037fc:	40010400 	.word	0x40010400
 8003800:	40014000 	.word	0x40014000
 8003804:	40014400 	.word	0x40014400
 8003808:	40014800 	.word	0x40014800
 800380c:	40001800 	.word	0x40001800
 8003810:	40001c00 	.word	0x40001c00
 8003814:	40002000 	.word	0x40002000

08003818 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003818:	b480      	push	{r7}
 800381a:	b087      	sub	sp, #28
 800381c:	af00      	add	r7, sp, #0
 800381e:	6078      	str	r0, [r7, #4]
 8003820:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	6a1b      	ldr	r3, [r3, #32]
 8003826:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	6a1b      	ldr	r3, [r3, #32]
 800382c:	f023 0201 	bic.w	r2, r3, #1
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	685b      	ldr	r3, [r3, #4]
 8003838:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	699b      	ldr	r3, [r3, #24]
 800383e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003846:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	f023 0303 	bic.w	r3, r3, #3
 800384e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003850:	683b      	ldr	r3, [r7, #0]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	68fa      	ldr	r2, [r7, #12]
 8003856:	4313      	orrs	r3, r2
 8003858:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800385a:	697b      	ldr	r3, [r7, #20]
 800385c:	f023 0302 	bic.w	r3, r3, #2
 8003860:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003862:	683b      	ldr	r3, [r7, #0]
 8003864:	689b      	ldr	r3, [r3, #8]
 8003866:	697a      	ldr	r2, [r7, #20]
 8003868:	4313      	orrs	r3, r2
 800386a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	4a20      	ldr	r2, [pc, #128]	@ (80038f0 <TIM_OC1_SetConfig+0xd8>)
 8003870:	4293      	cmp	r3, r2
 8003872:	d003      	beq.n	800387c <TIM_OC1_SetConfig+0x64>
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	4a1f      	ldr	r2, [pc, #124]	@ (80038f4 <TIM_OC1_SetConfig+0xdc>)
 8003878:	4293      	cmp	r3, r2
 800387a:	d10c      	bne.n	8003896 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800387c:	697b      	ldr	r3, [r7, #20]
 800387e:	f023 0308 	bic.w	r3, r3, #8
 8003882:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003884:	683b      	ldr	r3, [r7, #0]
 8003886:	68db      	ldr	r3, [r3, #12]
 8003888:	697a      	ldr	r2, [r7, #20]
 800388a:	4313      	orrs	r3, r2
 800388c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800388e:	697b      	ldr	r3, [r7, #20]
 8003890:	f023 0304 	bic.w	r3, r3, #4
 8003894:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	4a15      	ldr	r2, [pc, #84]	@ (80038f0 <TIM_OC1_SetConfig+0xd8>)
 800389a:	4293      	cmp	r3, r2
 800389c:	d003      	beq.n	80038a6 <TIM_OC1_SetConfig+0x8e>
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	4a14      	ldr	r2, [pc, #80]	@ (80038f4 <TIM_OC1_SetConfig+0xdc>)
 80038a2:	4293      	cmp	r3, r2
 80038a4:	d111      	bne.n	80038ca <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80038a6:	693b      	ldr	r3, [r7, #16]
 80038a8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80038ac:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80038ae:	693b      	ldr	r3, [r7, #16]
 80038b0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80038b4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80038b6:	683b      	ldr	r3, [r7, #0]
 80038b8:	695b      	ldr	r3, [r3, #20]
 80038ba:	693a      	ldr	r2, [r7, #16]
 80038bc:	4313      	orrs	r3, r2
 80038be:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80038c0:	683b      	ldr	r3, [r7, #0]
 80038c2:	699b      	ldr	r3, [r3, #24]
 80038c4:	693a      	ldr	r2, [r7, #16]
 80038c6:	4313      	orrs	r3, r2
 80038c8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	693a      	ldr	r2, [r7, #16]
 80038ce:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	68fa      	ldr	r2, [r7, #12]
 80038d4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80038d6:	683b      	ldr	r3, [r7, #0]
 80038d8:	685a      	ldr	r2, [r3, #4]
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	697a      	ldr	r2, [r7, #20]
 80038e2:	621a      	str	r2, [r3, #32]
}
 80038e4:	bf00      	nop
 80038e6:	371c      	adds	r7, #28
 80038e8:	46bd      	mov	sp, r7
 80038ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ee:	4770      	bx	lr
 80038f0:	40010000 	.word	0x40010000
 80038f4:	40010400 	.word	0x40010400

080038f8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80038f8:	b480      	push	{r7}
 80038fa:	b087      	sub	sp, #28
 80038fc:	af00      	add	r7, sp, #0
 80038fe:	6078      	str	r0, [r7, #4]
 8003900:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	6a1b      	ldr	r3, [r3, #32]
 8003906:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	6a1b      	ldr	r3, [r3, #32]
 800390c:	f023 0210 	bic.w	r2, r3, #16
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	685b      	ldr	r3, [r3, #4]
 8003918:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	699b      	ldr	r3, [r3, #24]
 800391e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003926:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800392e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003930:	683b      	ldr	r3, [r7, #0]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	021b      	lsls	r3, r3, #8
 8003936:	68fa      	ldr	r2, [r7, #12]
 8003938:	4313      	orrs	r3, r2
 800393a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800393c:	697b      	ldr	r3, [r7, #20]
 800393e:	f023 0320 	bic.w	r3, r3, #32
 8003942:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003944:	683b      	ldr	r3, [r7, #0]
 8003946:	689b      	ldr	r3, [r3, #8]
 8003948:	011b      	lsls	r3, r3, #4
 800394a:	697a      	ldr	r2, [r7, #20]
 800394c:	4313      	orrs	r3, r2
 800394e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	4a22      	ldr	r2, [pc, #136]	@ (80039dc <TIM_OC2_SetConfig+0xe4>)
 8003954:	4293      	cmp	r3, r2
 8003956:	d003      	beq.n	8003960 <TIM_OC2_SetConfig+0x68>
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	4a21      	ldr	r2, [pc, #132]	@ (80039e0 <TIM_OC2_SetConfig+0xe8>)
 800395c:	4293      	cmp	r3, r2
 800395e:	d10d      	bne.n	800397c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003960:	697b      	ldr	r3, [r7, #20]
 8003962:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003966:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003968:	683b      	ldr	r3, [r7, #0]
 800396a:	68db      	ldr	r3, [r3, #12]
 800396c:	011b      	lsls	r3, r3, #4
 800396e:	697a      	ldr	r2, [r7, #20]
 8003970:	4313      	orrs	r3, r2
 8003972:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003974:	697b      	ldr	r3, [r7, #20]
 8003976:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800397a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	4a17      	ldr	r2, [pc, #92]	@ (80039dc <TIM_OC2_SetConfig+0xe4>)
 8003980:	4293      	cmp	r3, r2
 8003982:	d003      	beq.n	800398c <TIM_OC2_SetConfig+0x94>
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	4a16      	ldr	r2, [pc, #88]	@ (80039e0 <TIM_OC2_SetConfig+0xe8>)
 8003988:	4293      	cmp	r3, r2
 800398a:	d113      	bne.n	80039b4 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800398c:	693b      	ldr	r3, [r7, #16]
 800398e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003992:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003994:	693b      	ldr	r3, [r7, #16]
 8003996:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800399a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800399c:	683b      	ldr	r3, [r7, #0]
 800399e:	695b      	ldr	r3, [r3, #20]
 80039a0:	009b      	lsls	r3, r3, #2
 80039a2:	693a      	ldr	r2, [r7, #16]
 80039a4:	4313      	orrs	r3, r2
 80039a6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80039a8:	683b      	ldr	r3, [r7, #0]
 80039aa:	699b      	ldr	r3, [r3, #24]
 80039ac:	009b      	lsls	r3, r3, #2
 80039ae:	693a      	ldr	r2, [r7, #16]
 80039b0:	4313      	orrs	r3, r2
 80039b2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	693a      	ldr	r2, [r7, #16]
 80039b8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	68fa      	ldr	r2, [r7, #12]
 80039be:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80039c0:	683b      	ldr	r3, [r7, #0]
 80039c2:	685a      	ldr	r2, [r3, #4]
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	697a      	ldr	r2, [r7, #20]
 80039cc:	621a      	str	r2, [r3, #32]
}
 80039ce:	bf00      	nop
 80039d0:	371c      	adds	r7, #28
 80039d2:	46bd      	mov	sp, r7
 80039d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039d8:	4770      	bx	lr
 80039da:	bf00      	nop
 80039dc:	40010000 	.word	0x40010000
 80039e0:	40010400 	.word	0x40010400

080039e4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80039e4:	b480      	push	{r7}
 80039e6:	b087      	sub	sp, #28
 80039e8:	af00      	add	r7, sp, #0
 80039ea:	6078      	str	r0, [r7, #4]
 80039ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	6a1b      	ldr	r3, [r3, #32]
 80039f2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	6a1b      	ldr	r3, [r3, #32]
 80039f8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	685b      	ldr	r3, [r3, #4]
 8003a04:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	69db      	ldr	r3, [r3, #28]
 8003a0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003a12:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	f023 0303 	bic.w	r3, r3, #3
 8003a1a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003a1c:	683b      	ldr	r3, [r7, #0]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	68fa      	ldr	r2, [r7, #12]
 8003a22:	4313      	orrs	r3, r2
 8003a24:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003a26:	697b      	ldr	r3, [r7, #20]
 8003a28:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003a2c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003a2e:	683b      	ldr	r3, [r7, #0]
 8003a30:	689b      	ldr	r3, [r3, #8]
 8003a32:	021b      	lsls	r3, r3, #8
 8003a34:	697a      	ldr	r2, [r7, #20]
 8003a36:	4313      	orrs	r3, r2
 8003a38:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	4a21      	ldr	r2, [pc, #132]	@ (8003ac4 <TIM_OC3_SetConfig+0xe0>)
 8003a3e:	4293      	cmp	r3, r2
 8003a40:	d003      	beq.n	8003a4a <TIM_OC3_SetConfig+0x66>
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	4a20      	ldr	r2, [pc, #128]	@ (8003ac8 <TIM_OC3_SetConfig+0xe4>)
 8003a46:	4293      	cmp	r3, r2
 8003a48:	d10d      	bne.n	8003a66 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003a4a:	697b      	ldr	r3, [r7, #20]
 8003a4c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003a50:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003a52:	683b      	ldr	r3, [r7, #0]
 8003a54:	68db      	ldr	r3, [r3, #12]
 8003a56:	021b      	lsls	r3, r3, #8
 8003a58:	697a      	ldr	r2, [r7, #20]
 8003a5a:	4313      	orrs	r3, r2
 8003a5c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003a5e:	697b      	ldr	r3, [r7, #20]
 8003a60:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003a64:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	4a16      	ldr	r2, [pc, #88]	@ (8003ac4 <TIM_OC3_SetConfig+0xe0>)
 8003a6a:	4293      	cmp	r3, r2
 8003a6c:	d003      	beq.n	8003a76 <TIM_OC3_SetConfig+0x92>
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	4a15      	ldr	r2, [pc, #84]	@ (8003ac8 <TIM_OC3_SetConfig+0xe4>)
 8003a72:	4293      	cmp	r3, r2
 8003a74:	d113      	bne.n	8003a9e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003a76:	693b      	ldr	r3, [r7, #16]
 8003a78:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003a7c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003a7e:	693b      	ldr	r3, [r7, #16]
 8003a80:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003a84:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003a86:	683b      	ldr	r3, [r7, #0]
 8003a88:	695b      	ldr	r3, [r3, #20]
 8003a8a:	011b      	lsls	r3, r3, #4
 8003a8c:	693a      	ldr	r2, [r7, #16]
 8003a8e:	4313      	orrs	r3, r2
 8003a90:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003a92:	683b      	ldr	r3, [r7, #0]
 8003a94:	699b      	ldr	r3, [r3, #24]
 8003a96:	011b      	lsls	r3, r3, #4
 8003a98:	693a      	ldr	r2, [r7, #16]
 8003a9a:	4313      	orrs	r3, r2
 8003a9c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	693a      	ldr	r2, [r7, #16]
 8003aa2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	68fa      	ldr	r2, [r7, #12]
 8003aa8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003aaa:	683b      	ldr	r3, [r7, #0]
 8003aac:	685a      	ldr	r2, [r3, #4]
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	697a      	ldr	r2, [r7, #20]
 8003ab6:	621a      	str	r2, [r3, #32]
}
 8003ab8:	bf00      	nop
 8003aba:	371c      	adds	r7, #28
 8003abc:	46bd      	mov	sp, r7
 8003abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ac2:	4770      	bx	lr
 8003ac4:	40010000 	.word	0x40010000
 8003ac8:	40010400 	.word	0x40010400

08003acc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003acc:	b480      	push	{r7}
 8003ace:	b087      	sub	sp, #28
 8003ad0:	af00      	add	r7, sp, #0
 8003ad2:	6078      	str	r0, [r7, #4]
 8003ad4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	6a1b      	ldr	r3, [r3, #32]
 8003ada:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	6a1b      	ldr	r3, [r3, #32]
 8003ae0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	685b      	ldr	r3, [r3, #4]
 8003aec:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	69db      	ldr	r3, [r3, #28]
 8003af2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003afa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003b02:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003b04:	683b      	ldr	r3, [r7, #0]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	021b      	lsls	r3, r3, #8
 8003b0a:	68fa      	ldr	r2, [r7, #12]
 8003b0c:	4313      	orrs	r3, r2
 8003b0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003b10:	693b      	ldr	r3, [r7, #16]
 8003b12:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003b16:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003b18:	683b      	ldr	r3, [r7, #0]
 8003b1a:	689b      	ldr	r3, [r3, #8]
 8003b1c:	031b      	lsls	r3, r3, #12
 8003b1e:	693a      	ldr	r2, [r7, #16]
 8003b20:	4313      	orrs	r3, r2
 8003b22:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	4a12      	ldr	r2, [pc, #72]	@ (8003b70 <TIM_OC4_SetConfig+0xa4>)
 8003b28:	4293      	cmp	r3, r2
 8003b2a:	d003      	beq.n	8003b34 <TIM_OC4_SetConfig+0x68>
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	4a11      	ldr	r2, [pc, #68]	@ (8003b74 <TIM_OC4_SetConfig+0xa8>)
 8003b30:	4293      	cmp	r3, r2
 8003b32:	d109      	bne.n	8003b48 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003b34:	697b      	ldr	r3, [r7, #20]
 8003b36:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003b3a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003b3c:	683b      	ldr	r3, [r7, #0]
 8003b3e:	695b      	ldr	r3, [r3, #20]
 8003b40:	019b      	lsls	r3, r3, #6
 8003b42:	697a      	ldr	r2, [r7, #20]
 8003b44:	4313      	orrs	r3, r2
 8003b46:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	697a      	ldr	r2, [r7, #20]
 8003b4c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	68fa      	ldr	r2, [r7, #12]
 8003b52:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003b54:	683b      	ldr	r3, [r7, #0]
 8003b56:	685a      	ldr	r2, [r3, #4]
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	693a      	ldr	r2, [r7, #16]
 8003b60:	621a      	str	r2, [r3, #32]
}
 8003b62:	bf00      	nop
 8003b64:	371c      	adds	r7, #28
 8003b66:	46bd      	mov	sp, r7
 8003b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b6c:	4770      	bx	lr
 8003b6e:	bf00      	nop
 8003b70:	40010000 	.word	0x40010000
 8003b74:	40010400 	.word	0x40010400

08003b78 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003b78:	b480      	push	{r7}
 8003b7a:	b087      	sub	sp, #28
 8003b7c:	af00      	add	r7, sp, #0
 8003b7e:	60f8      	str	r0, [r7, #12]
 8003b80:	60b9      	str	r1, [r7, #8]
 8003b82:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003b84:	68bb      	ldr	r3, [r7, #8]
 8003b86:	f003 031f 	and.w	r3, r3, #31
 8003b8a:	2201      	movs	r2, #1
 8003b8c:	fa02 f303 	lsl.w	r3, r2, r3
 8003b90:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	6a1a      	ldr	r2, [r3, #32]
 8003b96:	697b      	ldr	r3, [r7, #20]
 8003b98:	43db      	mvns	r3, r3
 8003b9a:	401a      	ands	r2, r3
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	6a1a      	ldr	r2, [r3, #32]
 8003ba4:	68bb      	ldr	r3, [r7, #8]
 8003ba6:	f003 031f 	and.w	r3, r3, #31
 8003baa:	6879      	ldr	r1, [r7, #4]
 8003bac:	fa01 f303 	lsl.w	r3, r1, r3
 8003bb0:	431a      	orrs	r2, r3
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	621a      	str	r2, [r3, #32]
}
 8003bb6:	bf00      	nop
 8003bb8:	371c      	adds	r7, #28
 8003bba:	46bd      	mov	sp, r7
 8003bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bc0:	4770      	bx	lr
	...

08003bc4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003bc4:	b480      	push	{r7}
 8003bc6:	b085      	sub	sp, #20
 8003bc8:	af00      	add	r7, sp, #0
 8003bca:	6078      	str	r0, [r7, #4]
 8003bcc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003bd4:	2b01      	cmp	r3, #1
 8003bd6:	d101      	bne.n	8003bdc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003bd8:	2302      	movs	r3, #2
 8003bda:	e05a      	b.n	8003c92 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	2201      	movs	r2, #1
 8003be0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	2202      	movs	r2, #2
 8003be8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	685b      	ldr	r3, [r3, #4]
 8003bf2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	689b      	ldr	r3, [r3, #8]
 8003bfa:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003c02:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003c04:	683b      	ldr	r3, [r7, #0]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	68fa      	ldr	r2, [r7, #12]
 8003c0a:	4313      	orrs	r3, r2
 8003c0c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	68fa      	ldr	r2, [r7, #12]
 8003c14:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	4a21      	ldr	r2, [pc, #132]	@ (8003ca0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8003c1c:	4293      	cmp	r3, r2
 8003c1e:	d022      	beq.n	8003c66 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003c28:	d01d      	beq.n	8003c66 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	4a1d      	ldr	r2, [pc, #116]	@ (8003ca4 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8003c30:	4293      	cmp	r3, r2
 8003c32:	d018      	beq.n	8003c66 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	4a1b      	ldr	r2, [pc, #108]	@ (8003ca8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8003c3a:	4293      	cmp	r3, r2
 8003c3c:	d013      	beq.n	8003c66 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	4a1a      	ldr	r2, [pc, #104]	@ (8003cac <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8003c44:	4293      	cmp	r3, r2
 8003c46:	d00e      	beq.n	8003c66 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	4a18      	ldr	r2, [pc, #96]	@ (8003cb0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8003c4e:	4293      	cmp	r3, r2
 8003c50:	d009      	beq.n	8003c66 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	4a17      	ldr	r2, [pc, #92]	@ (8003cb4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8003c58:	4293      	cmp	r3, r2
 8003c5a:	d004      	beq.n	8003c66 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	4a15      	ldr	r2, [pc, #84]	@ (8003cb8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8003c62:	4293      	cmp	r3, r2
 8003c64:	d10c      	bne.n	8003c80 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003c66:	68bb      	ldr	r3, [r7, #8]
 8003c68:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003c6c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003c6e:	683b      	ldr	r3, [r7, #0]
 8003c70:	685b      	ldr	r3, [r3, #4]
 8003c72:	68ba      	ldr	r2, [r7, #8]
 8003c74:	4313      	orrs	r3, r2
 8003c76:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	68ba      	ldr	r2, [r7, #8]
 8003c7e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	2201      	movs	r2, #1
 8003c84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	2200      	movs	r2, #0
 8003c8c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003c90:	2300      	movs	r3, #0
}
 8003c92:	4618      	mov	r0, r3
 8003c94:	3714      	adds	r7, #20
 8003c96:	46bd      	mov	sp, r7
 8003c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c9c:	4770      	bx	lr
 8003c9e:	bf00      	nop
 8003ca0:	40010000 	.word	0x40010000
 8003ca4:	40000400 	.word	0x40000400
 8003ca8:	40000800 	.word	0x40000800
 8003cac:	40000c00 	.word	0x40000c00
 8003cb0:	40010400 	.word	0x40010400
 8003cb4:	40014000 	.word	0x40014000
 8003cb8:	40001800 	.word	0x40001800

08003cbc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003cbc:	b580      	push	{r7, lr}
 8003cbe:	b082      	sub	sp, #8
 8003cc0:	af00      	add	r7, sp, #0
 8003cc2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d101      	bne.n	8003cce <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003cca:	2301      	movs	r3, #1
 8003ccc:	e042      	b.n	8003d54 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003cd4:	b2db      	uxtb	r3, r3
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d106      	bne.n	8003ce8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	2200      	movs	r2, #0
 8003cde:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003ce2:	6878      	ldr	r0, [r7, #4]
 8003ce4:	f7fd fcbc 	bl	8001660 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	2224      	movs	r2, #36	@ 0x24
 8003cec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	68da      	ldr	r2, [r3, #12]
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003cfe:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003d00:	6878      	ldr	r0, [r7, #4]
 8003d02:	f000 f973 	bl	8003fec <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	691a      	ldr	r2, [r3, #16]
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003d14:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	695a      	ldr	r2, [r3, #20]
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003d24:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	68da      	ldr	r2, [r3, #12]
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003d34:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	2200      	movs	r2, #0
 8003d3a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	2220      	movs	r2, #32
 8003d40:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	2220      	movs	r2, #32
 8003d48:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	2200      	movs	r2, #0
 8003d50:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003d52:	2300      	movs	r3, #0
}
 8003d54:	4618      	mov	r0, r3
 8003d56:	3708      	adds	r7, #8
 8003d58:	46bd      	mov	sp, r7
 8003d5a:	bd80      	pop	{r7, pc}

08003d5c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003d5c:	b580      	push	{r7, lr}
 8003d5e:	b08a      	sub	sp, #40	@ 0x28
 8003d60:	af02      	add	r7, sp, #8
 8003d62:	60f8      	str	r0, [r7, #12]
 8003d64:	60b9      	str	r1, [r7, #8]
 8003d66:	603b      	str	r3, [r7, #0]
 8003d68:	4613      	mov	r3, r2
 8003d6a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003d6c:	2300      	movs	r3, #0
 8003d6e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003d76:	b2db      	uxtb	r3, r3
 8003d78:	2b20      	cmp	r3, #32
 8003d7a:	d175      	bne.n	8003e68 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003d7c:	68bb      	ldr	r3, [r7, #8]
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d002      	beq.n	8003d88 <HAL_UART_Transmit+0x2c>
 8003d82:	88fb      	ldrh	r3, [r7, #6]
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d101      	bne.n	8003d8c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003d88:	2301      	movs	r3, #1
 8003d8a:	e06e      	b.n	8003e6a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	2200      	movs	r2, #0
 8003d90:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	2221      	movs	r2, #33	@ 0x21
 8003d96:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003d9a:	f7fd fe1d 	bl	80019d8 <HAL_GetTick>
 8003d9e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	88fa      	ldrh	r2, [r7, #6]
 8003da4:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	88fa      	ldrh	r2, [r7, #6]
 8003daa:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	689b      	ldr	r3, [r3, #8]
 8003db0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003db4:	d108      	bne.n	8003dc8 <HAL_UART_Transmit+0x6c>
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	691b      	ldr	r3, [r3, #16]
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d104      	bne.n	8003dc8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003dbe:	2300      	movs	r3, #0
 8003dc0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003dc2:	68bb      	ldr	r3, [r7, #8]
 8003dc4:	61bb      	str	r3, [r7, #24]
 8003dc6:	e003      	b.n	8003dd0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003dc8:	68bb      	ldr	r3, [r7, #8]
 8003dca:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003dcc:	2300      	movs	r3, #0
 8003dce:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003dd0:	e02e      	b.n	8003e30 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003dd2:	683b      	ldr	r3, [r7, #0]
 8003dd4:	9300      	str	r3, [sp, #0]
 8003dd6:	697b      	ldr	r3, [r7, #20]
 8003dd8:	2200      	movs	r2, #0
 8003dda:	2180      	movs	r1, #128	@ 0x80
 8003ddc:	68f8      	ldr	r0, [r7, #12]
 8003dde:	f000 f848 	bl	8003e72 <UART_WaitOnFlagUntilTimeout>
 8003de2:	4603      	mov	r3, r0
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d005      	beq.n	8003df4 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	2220      	movs	r2, #32
 8003dec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8003df0:	2303      	movs	r3, #3
 8003df2:	e03a      	b.n	8003e6a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003df4:	69fb      	ldr	r3, [r7, #28]
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d10b      	bne.n	8003e12 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003dfa:	69bb      	ldr	r3, [r7, #24]
 8003dfc:	881b      	ldrh	r3, [r3, #0]
 8003dfe:	461a      	mov	r2, r3
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003e08:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003e0a:	69bb      	ldr	r3, [r7, #24]
 8003e0c:	3302      	adds	r3, #2
 8003e0e:	61bb      	str	r3, [r7, #24]
 8003e10:	e007      	b.n	8003e22 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003e12:	69fb      	ldr	r3, [r7, #28]
 8003e14:	781a      	ldrb	r2, [r3, #0]
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003e1c:	69fb      	ldr	r3, [r7, #28]
 8003e1e:	3301      	adds	r3, #1
 8003e20:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003e26:	b29b      	uxth	r3, r3
 8003e28:	3b01      	subs	r3, #1
 8003e2a:	b29a      	uxth	r2, r3
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003e34:	b29b      	uxth	r3, r3
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d1cb      	bne.n	8003dd2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003e3a:	683b      	ldr	r3, [r7, #0]
 8003e3c:	9300      	str	r3, [sp, #0]
 8003e3e:	697b      	ldr	r3, [r7, #20]
 8003e40:	2200      	movs	r2, #0
 8003e42:	2140      	movs	r1, #64	@ 0x40
 8003e44:	68f8      	ldr	r0, [r7, #12]
 8003e46:	f000 f814 	bl	8003e72 <UART_WaitOnFlagUntilTimeout>
 8003e4a:	4603      	mov	r3, r0
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d005      	beq.n	8003e5c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	2220      	movs	r2, #32
 8003e54:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8003e58:	2303      	movs	r3, #3
 8003e5a:	e006      	b.n	8003e6a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	2220      	movs	r2, #32
 8003e60:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8003e64:	2300      	movs	r3, #0
 8003e66:	e000      	b.n	8003e6a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003e68:	2302      	movs	r3, #2
  }
}
 8003e6a:	4618      	mov	r0, r3
 8003e6c:	3720      	adds	r7, #32
 8003e6e:	46bd      	mov	sp, r7
 8003e70:	bd80      	pop	{r7, pc}

08003e72 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003e72:	b580      	push	{r7, lr}
 8003e74:	b086      	sub	sp, #24
 8003e76:	af00      	add	r7, sp, #0
 8003e78:	60f8      	str	r0, [r7, #12]
 8003e7a:	60b9      	str	r1, [r7, #8]
 8003e7c:	603b      	str	r3, [r7, #0]
 8003e7e:	4613      	mov	r3, r2
 8003e80:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003e82:	e03b      	b.n	8003efc <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003e84:	6a3b      	ldr	r3, [r7, #32]
 8003e86:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e8a:	d037      	beq.n	8003efc <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e8c:	f7fd fda4 	bl	80019d8 <HAL_GetTick>
 8003e90:	4602      	mov	r2, r0
 8003e92:	683b      	ldr	r3, [r7, #0]
 8003e94:	1ad3      	subs	r3, r2, r3
 8003e96:	6a3a      	ldr	r2, [r7, #32]
 8003e98:	429a      	cmp	r2, r3
 8003e9a:	d302      	bcc.n	8003ea2 <UART_WaitOnFlagUntilTimeout+0x30>
 8003e9c:	6a3b      	ldr	r3, [r7, #32]
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d101      	bne.n	8003ea6 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003ea2:	2303      	movs	r3, #3
 8003ea4:	e03a      	b.n	8003f1c <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	68db      	ldr	r3, [r3, #12]
 8003eac:	f003 0304 	and.w	r3, r3, #4
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d023      	beq.n	8003efc <UART_WaitOnFlagUntilTimeout+0x8a>
 8003eb4:	68bb      	ldr	r3, [r7, #8]
 8003eb6:	2b80      	cmp	r3, #128	@ 0x80
 8003eb8:	d020      	beq.n	8003efc <UART_WaitOnFlagUntilTimeout+0x8a>
 8003eba:	68bb      	ldr	r3, [r7, #8]
 8003ebc:	2b40      	cmp	r3, #64	@ 0x40
 8003ebe:	d01d      	beq.n	8003efc <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	f003 0308 	and.w	r3, r3, #8
 8003eca:	2b08      	cmp	r3, #8
 8003ecc:	d116      	bne.n	8003efc <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8003ece:	2300      	movs	r3, #0
 8003ed0:	617b      	str	r3, [r7, #20]
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	617b      	str	r3, [r7, #20]
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	685b      	ldr	r3, [r3, #4]
 8003ee0:	617b      	str	r3, [r7, #20]
 8003ee2:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003ee4:	68f8      	ldr	r0, [r7, #12]
 8003ee6:	f000 f81d 	bl	8003f24 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	2208      	movs	r2, #8
 8003eee:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	2200      	movs	r2, #0
 8003ef4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003ef8:	2301      	movs	r3, #1
 8003efa:	e00f      	b.n	8003f1c <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	681a      	ldr	r2, [r3, #0]
 8003f02:	68bb      	ldr	r3, [r7, #8]
 8003f04:	4013      	ands	r3, r2
 8003f06:	68ba      	ldr	r2, [r7, #8]
 8003f08:	429a      	cmp	r2, r3
 8003f0a:	bf0c      	ite	eq
 8003f0c:	2301      	moveq	r3, #1
 8003f0e:	2300      	movne	r3, #0
 8003f10:	b2db      	uxtb	r3, r3
 8003f12:	461a      	mov	r2, r3
 8003f14:	79fb      	ldrb	r3, [r7, #7]
 8003f16:	429a      	cmp	r2, r3
 8003f18:	d0b4      	beq.n	8003e84 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003f1a:	2300      	movs	r3, #0
}
 8003f1c:	4618      	mov	r0, r3
 8003f1e:	3718      	adds	r7, #24
 8003f20:	46bd      	mov	sp, r7
 8003f22:	bd80      	pop	{r7, pc}

08003f24 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003f24:	b480      	push	{r7}
 8003f26:	b095      	sub	sp, #84	@ 0x54
 8003f28:	af00      	add	r7, sp, #0
 8003f2a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	330c      	adds	r3, #12
 8003f32:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f34:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003f36:	e853 3f00 	ldrex	r3, [r3]
 8003f3a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003f3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f3e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003f42:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	330c      	adds	r3, #12
 8003f4a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003f4c:	643a      	str	r2, [r7, #64]	@ 0x40
 8003f4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f50:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003f52:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003f54:	e841 2300 	strex	r3, r2, [r1]
 8003f58:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003f5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d1e5      	bne.n	8003f2c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	3314      	adds	r3, #20
 8003f66:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f68:	6a3b      	ldr	r3, [r7, #32]
 8003f6a:	e853 3f00 	ldrex	r3, [r3]
 8003f6e:	61fb      	str	r3, [r7, #28]
   return(result);
 8003f70:	69fb      	ldr	r3, [r7, #28]
 8003f72:	f023 0301 	bic.w	r3, r3, #1
 8003f76:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	3314      	adds	r3, #20
 8003f7e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003f80:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003f82:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f84:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003f86:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003f88:	e841 2300 	strex	r3, r2, [r1]
 8003f8c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003f8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d1e5      	bne.n	8003f60 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f98:	2b01      	cmp	r3, #1
 8003f9a:	d119      	bne.n	8003fd0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	330c      	adds	r3, #12
 8003fa2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	e853 3f00 	ldrex	r3, [r3]
 8003faa:	60bb      	str	r3, [r7, #8]
   return(result);
 8003fac:	68bb      	ldr	r3, [r7, #8]
 8003fae:	f023 0310 	bic.w	r3, r3, #16
 8003fb2:	647b      	str	r3, [r7, #68]	@ 0x44
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	330c      	adds	r3, #12
 8003fba:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003fbc:	61ba      	str	r2, [r7, #24]
 8003fbe:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003fc0:	6979      	ldr	r1, [r7, #20]
 8003fc2:	69ba      	ldr	r2, [r7, #24]
 8003fc4:	e841 2300 	strex	r3, r2, [r1]
 8003fc8:	613b      	str	r3, [r7, #16]
   return(result);
 8003fca:	693b      	ldr	r3, [r7, #16]
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d1e5      	bne.n	8003f9c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	2220      	movs	r2, #32
 8003fd4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	2200      	movs	r2, #0
 8003fdc:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003fde:	bf00      	nop
 8003fe0:	3754      	adds	r7, #84	@ 0x54
 8003fe2:	46bd      	mov	sp, r7
 8003fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fe8:	4770      	bx	lr
	...

08003fec <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003fec:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003ff0:	b0c0      	sub	sp, #256	@ 0x100
 8003ff2:	af00      	add	r7, sp, #0
 8003ff4:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003ff8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	691b      	ldr	r3, [r3, #16]
 8004000:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8004004:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004008:	68d9      	ldr	r1, [r3, #12]
 800400a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800400e:	681a      	ldr	r2, [r3, #0]
 8004010:	ea40 0301 	orr.w	r3, r0, r1
 8004014:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004016:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800401a:	689a      	ldr	r2, [r3, #8]
 800401c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004020:	691b      	ldr	r3, [r3, #16]
 8004022:	431a      	orrs	r2, r3
 8004024:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004028:	695b      	ldr	r3, [r3, #20]
 800402a:	431a      	orrs	r2, r3
 800402c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004030:	69db      	ldr	r3, [r3, #28]
 8004032:	4313      	orrs	r3, r2
 8004034:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004038:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	68db      	ldr	r3, [r3, #12]
 8004040:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8004044:	f021 010c 	bic.w	r1, r1, #12
 8004048:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800404c:	681a      	ldr	r2, [r3, #0]
 800404e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8004052:	430b      	orrs	r3, r1
 8004054:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004056:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	695b      	ldr	r3, [r3, #20]
 800405e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8004062:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004066:	6999      	ldr	r1, [r3, #24]
 8004068:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800406c:	681a      	ldr	r2, [r3, #0]
 800406e:	ea40 0301 	orr.w	r3, r0, r1
 8004072:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004074:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004078:	681a      	ldr	r2, [r3, #0]
 800407a:	4b8f      	ldr	r3, [pc, #572]	@ (80042b8 <UART_SetConfig+0x2cc>)
 800407c:	429a      	cmp	r2, r3
 800407e:	d005      	beq.n	800408c <UART_SetConfig+0xa0>
 8004080:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004084:	681a      	ldr	r2, [r3, #0]
 8004086:	4b8d      	ldr	r3, [pc, #564]	@ (80042bc <UART_SetConfig+0x2d0>)
 8004088:	429a      	cmp	r2, r3
 800408a:	d104      	bne.n	8004096 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800408c:	f7fe fc62 	bl	8002954 <HAL_RCC_GetPCLK2Freq>
 8004090:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8004094:	e003      	b.n	800409e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004096:	f7fe fc49 	bl	800292c <HAL_RCC_GetPCLK1Freq>
 800409a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800409e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80040a2:	69db      	ldr	r3, [r3, #28]
 80040a4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80040a8:	f040 810c 	bne.w	80042c4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80040ac:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80040b0:	2200      	movs	r2, #0
 80040b2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80040b6:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80040ba:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80040be:	4622      	mov	r2, r4
 80040c0:	462b      	mov	r3, r5
 80040c2:	1891      	adds	r1, r2, r2
 80040c4:	65b9      	str	r1, [r7, #88]	@ 0x58
 80040c6:	415b      	adcs	r3, r3
 80040c8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80040ca:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80040ce:	4621      	mov	r1, r4
 80040d0:	eb12 0801 	adds.w	r8, r2, r1
 80040d4:	4629      	mov	r1, r5
 80040d6:	eb43 0901 	adc.w	r9, r3, r1
 80040da:	f04f 0200 	mov.w	r2, #0
 80040de:	f04f 0300 	mov.w	r3, #0
 80040e2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80040e6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80040ea:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80040ee:	4690      	mov	r8, r2
 80040f0:	4699      	mov	r9, r3
 80040f2:	4623      	mov	r3, r4
 80040f4:	eb18 0303 	adds.w	r3, r8, r3
 80040f8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80040fc:	462b      	mov	r3, r5
 80040fe:	eb49 0303 	adc.w	r3, r9, r3
 8004102:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004106:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800410a:	685b      	ldr	r3, [r3, #4]
 800410c:	2200      	movs	r2, #0
 800410e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004112:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8004116:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800411a:	460b      	mov	r3, r1
 800411c:	18db      	adds	r3, r3, r3
 800411e:	653b      	str	r3, [r7, #80]	@ 0x50
 8004120:	4613      	mov	r3, r2
 8004122:	eb42 0303 	adc.w	r3, r2, r3
 8004126:	657b      	str	r3, [r7, #84]	@ 0x54
 8004128:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800412c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8004130:	f7fc fbcc 	bl	80008cc <__aeabi_uldivmod>
 8004134:	4602      	mov	r2, r0
 8004136:	460b      	mov	r3, r1
 8004138:	4b61      	ldr	r3, [pc, #388]	@ (80042c0 <UART_SetConfig+0x2d4>)
 800413a:	fba3 2302 	umull	r2, r3, r3, r2
 800413e:	095b      	lsrs	r3, r3, #5
 8004140:	011c      	lsls	r4, r3, #4
 8004142:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004146:	2200      	movs	r2, #0
 8004148:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800414c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8004150:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8004154:	4642      	mov	r2, r8
 8004156:	464b      	mov	r3, r9
 8004158:	1891      	adds	r1, r2, r2
 800415a:	64b9      	str	r1, [r7, #72]	@ 0x48
 800415c:	415b      	adcs	r3, r3
 800415e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004160:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004164:	4641      	mov	r1, r8
 8004166:	eb12 0a01 	adds.w	sl, r2, r1
 800416a:	4649      	mov	r1, r9
 800416c:	eb43 0b01 	adc.w	fp, r3, r1
 8004170:	f04f 0200 	mov.w	r2, #0
 8004174:	f04f 0300 	mov.w	r3, #0
 8004178:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800417c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004180:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004184:	4692      	mov	sl, r2
 8004186:	469b      	mov	fp, r3
 8004188:	4643      	mov	r3, r8
 800418a:	eb1a 0303 	adds.w	r3, sl, r3
 800418e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004192:	464b      	mov	r3, r9
 8004194:	eb4b 0303 	adc.w	r3, fp, r3
 8004198:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800419c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80041a0:	685b      	ldr	r3, [r3, #4]
 80041a2:	2200      	movs	r2, #0
 80041a4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80041a8:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80041ac:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80041b0:	460b      	mov	r3, r1
 80041b2:	18db      	adds	r3, r3, r3
 80041b4:	643b      	str	r3, [r7, #64]	@ 0x40
 80041b6:	4613      	mov	r3, r2
 80041b8:	eb42 0303 	adc.w	r3, r2, r3
 80041bc:	647b      	str	r3, [r7, #68]	@ 0x44
 80041be:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80041c2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80041c6:	f7fc fb81 	bl	80008cc <__aeabi_uldivmod>
 80041ca:	4602      	mov	r2, r0
 80041cc:	460b      	mov	r3, r1
 80041ce:	4611      	mov	r1, r2
 80041d0:	4b3b      	ldr	r3, [pc, #236]	@ (80042c0 <UART_SetConfig+0x2d4>)
 80041d2:	fba3 2301 	umull	r2, r3, r3, r1
 80041d6:	095b      	lsrs	r3, r3, #5
 80041d8:	2264      	movs	r2, #100	@ 0x64
 80041da:	fb02 f303 	mul.w	r3, r2, r3
 80041de:	1acb      	subs	r3, r1, r3
 80041e0:	00db      	lsls	r3, r3, #3
 80041e2:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80041e6:	4b36      	ldr	r3, [pc, #216]	@ (80042c0 <UART_SetConfig+0x2d4>)
 80041e8:	fba3 2302 	umull	r2, r3, r3, r2
 80041ec:	095b      	lsrs	r3, r3, #5
 80041ee:	005b      	lsls	r3, r3, #1
 80041f0:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80041f4:	441c      	add	r4, r3
 80041f6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80041fa:	2200      	movs	r2, #0
 80041fc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004200:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8004204:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8004208:	4642      	mov	r2, r8
 800420a:	464b      	mov	r3, r9
 800420c:	1891      	adds	r1, r2, r2
 800420e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004210:	415b      	adcs	r3, r3
 8004212:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004214:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004218:	4641      	mov	r1, r8
 800421a:	1851      	adds	r1, r2, r1
 800421c:	6339      	str	r1, [r7, #48]	@ 0x30
 800421e:	4649      	mov	r1, r9
 8004220:	414b      	adcs	r3, r1
 8004222:	637b      	str	r3, [r7, #52]	@ 0x34
 8004224:	f04f 0200 	mov.w	r2, #0
 8004228:	f04f 0300 	mov.w	r3, #0
 800422c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8004230:	4659      	mov	r1, fp
 8004232:	00cb      	lsls	r3, r1, #3
 8004234:	4651      	mov	r1, sl
 8004236:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800423a:	4651      	mov	r1, sl
 800423c:	00ca      	lsls	r2, r1, #3
 800423e:	4610      	mov	r0, r2
 8004240:	4619      	mov	r1, r3
 8004242:	4603      	mov	r3, r0
 8004244:	4642      	mov	r2, r8
 8004246:	189b      	adds	r3, r3, r2
 8004248:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800424c:	464b      	mov	r3, r9
 800424e:	460a      	mov	r2, r1
 8004250:	eb42 0303 	adc.w	r3, r2, r3
 8004254:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004258:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800425c:	685b      	ldr	r3, [r3, #4]
 800425e:	2200      	movs	r2, #0
 8004260:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004264:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8004268:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800426c:	460b      	mov	r3, r1
 800426e:	18db      	adds	r3, r3, r3
 8004270:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004272:	4613      	mov	r3, r2
 8004274:	eb42 0303 	adc.w	r3, r2, r3
 8004278:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800427a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800427e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8004282:	f7fc fb23 	bl	80008cc <__aeabi_uldivmod>
 8004286:	4602      	mov	r2, r0
 8004288:	460b      	mov	r3, r1
 800428a:	4b0d      	ldr	r3, [pc, #52]	@ (80042c0 <UART_SetConfig+0x2d4>)
 800428c:	fba3 1302 	umull	r1, r3, r3, r2
 8004290:	095b      	lsrs	r3, r3, #5
 8004292:	2164      	movs	r1, #100	@ 0x64
 8004294:	fb01 f303 	mul.w	r3, r1, r3
 8004298:	1ad3      	subs	r3, r2, r3
 800429a:	00db      	lsls	r3, r3, #3
 800429c:	3332      	adds	r3, #50	@ 0x32
 800429e:	4a08      	ldr	r2, [pc, #32]	@ (80042c0 <UART_SetConfig+0x2d4>)
 80042a0:	fba2 2303 	umull	r2, r3, r2, r3
 80042a4:	095b      	lsrs	r3, r3, #5
 80042a6:	f003 0207 	and.w	r2, r3, #7
 80042aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	4422      	add	r2, r4
 80042b2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80042b4:	e106      	b.n	80044c4 <UART_SetConfig+0x4d8>
 80042b6:	bf00      	nop
 80042b8:	40011000 	.word	0x40011000
 80042bc:	40011400 	.word	0x40011400
 80042c0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80042c4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80042c8:	2200      	movs	r2, #0
 80042ca:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80042ce:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80042d2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80042d6:	4642      	mov	r2, r8
 80042d8:	464b      	mov	r3, r9
 80042da:	1891      	adds	r1, r2, r2
 80042dc:	6239      	str	r1, [r7, #32]
 80042de:	415b      	adcs	r3, r3
 80042e0:	627b      	str	r3, [r7, #36]	@ 0x24
 80042e2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80042e6:	4641      	mov	r1, r8
 80042e8:	1854      	adds	r4, r2, r1
 80042ea:	4649      	mov	r1, r9
 80042ec:	eb43 0501 	adc.w	r5, r3, r1
 80042f0:	f04f 0200 	mov.w	r2, #0
 80042f4:	f04f 0300 	mov.w	r3, #0
 80042f8:	00eb      	lsls	r3, r5, #3
 80042fa:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80042fe:	00e2      	lsls	r2, r4, #3
 8004300:	4614      	mov	r4, r2
 8004302:	461d      	mov	r5, r3
 8004304:	4643      	mov	r3, r8
 8004306:	18e3      	adds	r3, r4, r3
 8004308:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800430c:	464b      	mov	r3, r9
 800430e:	eb45 0303 	adc.w	r3, r5, r3
 8004312:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004316:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800431a:	685b      	ldr	r3, [r3, #4]
 800431c:	2200      	movs	r2, #0
 800431e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004322:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004326:	f04f 0200 	mov.w	r2, #0
 800432a:	f04f 0300 	mov.w	r3, #0
 800432e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8004332:	4629      	mov	r1, r5
 8004334:	008b      	lsls	r3, r1, #2
 8004336:	4621      	mov	r1, r4
 8004338:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800433c:	4621      	mov	r1, r4
 800433e:	008a      	lsls	r2, r1, #2
 8004340:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8004344:	f7fc fac2 	bl	80008cc <__aeabi_uldivmod>
 8004348:	4602      	mov	r2, r0
 800434a:	460b      	mov	r3, r1
 800434c:	4b60      	ldr	r3, [pc, #384]	@ (80044d0 <UART_SetConfig+0x4e4>)
 800434e:	fba3 2302 	umull	r2, r3, r3, r2
 8004352:	095b      	lsrs	r3, r3, #5
 8004354:	011c      	lsls	r4, r3, #4
 8004356:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800435a:	2200      	movs	r2, #0
 800435c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004360:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004364:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8004368:	4642      	mov	r2, r8
 800436a:	464b      	mov	r3, r9
 800436c:	1891      	adds	r1, r2, r2
 800436e:	61b9      	str	r1, [r7, #24]
 8004370:	415b      	adcs	r3, r3
 8004372:	61fb      	str	r3, [r7, #28]
 8004374:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004378:	4641      	mov	r1, r8
 800437a:	1851      	adds	r1, r2, r1
 800437c:	6139      	str	r1, [r7, #16]
 800437e:	4649      	mov	r1, r9
 8004380:	414b      	adcs	r3, r1
 8004382:	617b      	str	r3, [r7, #20]
 8004384:	f04f 0200 	mov.w	r2, #0
 8004388:	f04f 0300 	mov.w	r3, #0
 800438c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004390:	4659      	mov	r1, fp
 8004392:	00cb      	lsls	r3, r1, #3
 8004394:	4651      	mov	r1, sl
 8004396:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800439a:	4651      	mov	r1, sl
 800439c:	00ca      	lsls	r2, r1, #3
 800439e:	4610      	mov	r0, r2
 80043a0:	4619      	mov	r1, r3
 80043a2:	4603      	mov	r3, r0
 80043a4:	4642      	mov	r2, r8
 80043a6:	189b      	adds	r3, r3, r2
 80043a8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80043ac:	464b      	mov	r3, r9
 80043ae:	460a      	mov	r2, r1
 80043b0:	eb42 0303 	adc.w	r3, r2, r3
 80043b4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80043b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80043bc:	685b      	ldr	r3, [r3, #4]
 80043be:	2200      	movs	r2, #0
 80043c0:	67bb      	str	r3, [r7, #120]	@ 0x78
 80043c2:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80043c4:	f04f 0200 	mov.w	r2, #0
 80043c8:	f04f 0300 	mov.w	r3, #0
 80043cc:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80043d0:	4649      	mov	r1, r9
 80043d2:	008b      	lsls	r3, r1, #2
 80043d4:	4641      	mov	r1, r8
 80043d6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80043da:	4641      	mov	r1, r8
 80043dc:	008a      	lsls	r2, r1, #2
 80043de:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80043e2:	f7fc fa73 	bl	80008cc <__aeabi_uldivmod>
 80043e6:	4602      	mov	r2, r0
 80043e8:	460b      	mov	r3, r1
 80043ea:	4611      	mov	r1, r2
 80043ec:	4b38      	ldr	r3, [pc, #224]	@ (80044d0 <UART_SetConfig+0x4e4>)
 80043ee:	fba3 2301 	umull	r2, r3, r3, r1
 80043f2:	095b      	lsrs	r3, r3, #5
 80043f4:	2264      	movs	r2, #100	@ 0x64
 80043f6:	fb02 f303 	mul.w	r3, r2, r3
 80043fa:	1acb      	subs	r3, r1, r3
 80043fc:	011b      	lsls	r3, r3, #4
 80043fe:	3332      	adds	r3, #50	@ 0x32
 8004400:	4a33      	ldr	r2, [pc, #204]	@ (80044d0 <UART_SetConfig+0x4e4>)
 8004402:	fba2 2303 	umull	r2, r3, r2, r3
 8004406:	095b      	lsrs	r3, r3, #5
 8004408:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800440c:	441c      	add	r4, r3
 800440e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004412:	2200      	movs	r2, #0
 8004414:	673b      	str	r3, [r7, #112]	@ 0x70
 8004416:	677a      	str	r2, [r7, #116]	@ 0x74
 8004418:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800441c:	4642      	mov	r2, r8
 800441e:	464b      	mov	r3, r9
 8004420:	1891      	adds	r1, r2, r2
 8004422:	60b9      	str	r1, [r7, #8]
 8004424:	415b      	adcs	r3, r3
 8004426:	60fb      	str	r3, [r7, #12]
 8004428:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800442c:	4641      	mov	r1, r8
 800442e:	1851      	adds	r1, r2, r1
 8004430:	6039      	str	r1, [r7, #0]
 8004432:	4649      	mov	r1, r9
 8004434:	414b      	adcs	r3, r1
 8004436:	607b      	str	r3, [r7, #4]
 8004438:	f04f 0200 	mov.w	r2, #0
 800443c:	f04f 0300 	mov.w	r3, #0
 8004440:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004444:	4659      	mov	r1, fp
 8004446:	00cb      	lsls	r3, r1, #3
 8004448:	4651      	mov	r1, sl
 800444a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800444e:	4651      	mov	r1, sl
 8004450:	00ca      	lsls	r2, r1, #3
 8004452:	4610      	mov	r0, r2
 8004454:	4619      	mov	r1, r3
 8004456:	4603      	mov	r3, r0
 8004458:	4642      	mov	r2, r8
 800445a:	189b      	adds	r3, r3, r2
 800445c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800445e:	464b      	mov	r3, r9
 8004460:	460a      	mov	r2, r1
 8004462:	eb42 0303 	adc.w	r3, r2, r3
 8004466:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004468:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800446c:	685b      	ldr	r3, [r3, #4]
 800446e:	2200      	movs	r2, #0
 8004470:	663b      	str	r3, [r7, #96]	@ 0x60
 8004472:	667a      	str	r2, [r7, #100]	@ 0x64
 8004474:	f04f 0200 	mov.w	r2, #0
 8004478:	f04f 0300 	mov.w	r3, #0
 800447c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8004480:	4649      	mov	r1, r9
 8004482:	008b      	lsls	r3, r1, #2
 8004484:	4641      	mov	r1, r8
 8004486:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800448a:	4641      	mov	r1, r8
 800448c:	008a      	lsls	r2, r1, #2
 800448e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8004492:	f7fc fa1b 	bl	80008cc <__aeabi_uldivmod>
 8004496:	4602      	mov	r2, r0
 8004498:	460b      	mov	r3, r1
 800449a:	4b0d      	ldr	r3, [pc, #52]	@ (80044d0 <UART_SetConfig+0x4e4>)
 800449c:	fba3 1302 	umull	r1, r3, r3, r2
 80044a0:	095b      	lsrs	r3, r3, #5
 80044a2:	2164      	movs	r1, #100	@ 0x64
 80044a4:	fb01 f303 	mul.w	r3, r1, r3
 80044a8:	1ad3      	subs	r3, r2, r3
 80044aa:	011b      	lsls	r3, r3, #4
 80044ac:	3332      	adds	r3, #50	@ 0x32
 80044ae:	4a08      	ldr	r2, [pc, #32]	@ (80044d0 <UART_SetConfig+0x4e4>)
 80044b0:	fba2 2303 	umull	r2, r3, r2, r3
 80044b4:	095b      	lsrs	r3, r3, #5
 80044b6:	f003 020f 	and.w	r2, r3, #15
 80044ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	4422      	add	r2, r4
 80044c2:	609a      	str	r2, [r3, #8]
}
 80044c4:	bf00      	nop
 80044c6:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80044ca:	46bd      	mov	sp, r7
 80044cc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80044d0:	51eb851f 	.word	0x51eb851f

080044d4 <std>:
 80044d4:	2300      	movs	r3, #0
 80044d6:	b510      	push	{r4, lr}
 80044d8:	4604      	mov	r4, r0
 80044da:	e9c0 3300 	strd	r3, r3, [r0]
 80044de:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80044e2:	6083      	str	r3, [r0, #8]
 80044e4:	8181      	strh	r1, [r0, #12]
 80044e6:	6643      	str	r3, [r0, #100]	@ 0x64
 80044e8:	81c2      	strh	r2, [r0, #14]
 80044ea:	6183      	str	r3, [r0, #24]
 80044ec:	4619      	mov	r1, r3
 80044ee:	2208      	movs	r2, #8
 80044f0:	305c      	adds	r0, #92	@ 0x5c
 80044f2:	f000 f906 	bl	8004702 <memset>
 80044f6:	4b0d      	ldr	r3, [pc, #52]	@ (800452c <std+0x58>)
 80044f8:	6263      	str	r3, [r4, #36]	@ 0x24
 80044fa:	4b0d      	ldr	r3, [pc, #52]	@ (8004530 <std+0x5c>)
 80044fc:	62a3      	str	r3, [r4, #40]	@ 0x28
 80044fe:	4b0d      	ldr	r3, [pc, #52]	@ (8004534 <std+0x60>)
 8004500:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004502:	4b0d      	ldr	r3, [pc, #52]	@ (8004538 <std+0x64>)
 8004504:	6323      	str	r3, [r4, #48]	@ 0x30
 8004506:	4b0d      	ldr	r3, [pc, #52]	@ (800453c <std+0x68>)
 8004508:	6224      	str	r4, [r4, #32]
 800450a:	429c      	cmp	r4, r3
 800450c:	d006      	beq.n	800451c <std+0x48>
 800450e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8004512:	4294      	cmp	r4, r2
 8004514:	d002      	beq.n	800451c <std+0x48>
 8004516:	33d0      	adds	r3, #208	@ 0xd0
 8004518:	429c      	cmp	r4, r3
 800451a:	d105      	bne.n	8004528 <std+0x54>
 800451c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004520:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004524:	f000 b966 	b.w	80047f4 <__retarget_lock_init_recursive>
 8004528:	bd10      	pop	{r4, pc}
 800452a:	bf00      	nop
 800452c:	0800467d 	.word	0x0800467d
 8004530:	0800469f 	.word	0x0800469f
 8004534:	080046d7 	.word	0x080046d7
 8004538:	080046fb 	.word	0x080046fb
 800453c:	20000164 	.word	0x20000164

08004540 <stdio_exit_handler>:
 8004540:	4a02      	ldr	r2, [pc, #8]	@ (800454c <stdio_exit_handler+0xc>)
 8004542:	4903      	ldr	r1, [pc, #12]	@ (8004550 <stdio_exit_handler+0x10>)
 8004544:	4803      	ldr	r0, [pc, #12]	@ (8004554 <stdio_exit_handler+0x14>)
 8004546:	f000 b869 	b.w	800461c <_fwalk_sglue>
 800454a:	bf00      	nop
 800454c:	2000000c 	.word	0x2000000c
 8004550:	08005091 	.word	0x08005091
 8004554:	2000001c 	.word	0x2000001c

08004558 <cleanup_stdio>:
 8004558:	6841      	ldr	r1, [r0, #4]
 800455a:	4b0c      	ldr	r3, [pc, #48]	@ (800458c <cleanup_stdio+0x34>)
 800455c:	4299      	cmp	r1, r3
 800455e:	b510      	push	{r4, lr}
 8004560:	4604      	mov	r4, r0
 8004562:	d001      	beq.n	8004568 <cleanup_stdio+0x10>
 8004564:	f000 fd94 	bl	8005090 <_fflush_r>
 8004568:	68a1      	ldr	r1, [r4, #8]
 800456a:	4b09      	ldr	r3, [pc, #36]	@ (8004590 <cleanup_stdio+0x38>)
 800456c:	4299      	cmp	r1, r3
 800456e:	d002      	beq.n	8004576 <cleanup_stdio+0x1e>
 8004570:	4620      	mov	r0, r4
 8004572:	f000 fd8d 	bl	8005090 <_fflush_r>
 8004576:	68e1      	ldr	r1, [r4, #12]
 8004578:	4b06      	ldr	r3, [pc, #24]	@ (8004594 <cleanup_stdio+0x3c>)
 800457a:	4299      	cmp	r1, r3
 800457c:	d004      	beq.n	8004588 <cleanup_stdio+0x30>
 800457e:	4620      	mov	r0, r4
 8004580:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004584:	f000 bd84 	b.w	8005090 <_fflush_r>
 8004588:	bd10      	pop	{r4, pc}
 800458a:	bf00      	nop
 800458c:	20000164 	.word	0x20000164
 8004590:	200001cc 	.word	0x200001cc
 8004594:	20000234 	.word	0x20000234

08004598 <global_stdio_init.part.0>:
 8004598:	b510      	push	{r4, lr}
 800459a:	4b0b      	ldr	r3, [pc, #44]	@ (80045c8 <global_stdio_init.part.0+0x30>)
 800459c:	4c0b      	ldr	r4, [pc, #44]	@ (80045cc <global_stdio_init.part.0+0x34>)
 800459e:	4a0c      	ldr	r2, [pc, #48]	@ (80045d0 <global_stdio_init.part.0+0x38>)
 80045a0:	601a      	str	r2, [r3, #0]
 80045a2:	4620      	mov	r0, r4
 80045a4:	2200      	movs	r2, #0
 80045a6:	2104      	movs	r1, #4
 80045a8:	f7ff ff94 	bl	80044d4 <std>
 80045ac:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80045b0:	2201      	movs	r2, #1
 80045b2:	2109      	movs	r1, #9
 80045b4:	f7ff ff8e 	bl	80044d4 <std>
 80045b8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80045bc:	2202      	movs	r2, #2
 80045be:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80045c2:	2112      	movs	r1, #18
 80045c4:	f7ff bf86 	b.w	80044d4 <std>
 80045c8:	2000029c 	.word	0x2000029c
 80045cc:	20000164 	.word	0x20000164
 80045d0:	08004541 	.word	0x08004541

080045d4 <__sfp_lock_acquire>:
 80045d4:	4801      	ldr	r0, [pc, #4]	@ (80045dc <__sfp_lock_acquire+0x8>)
 80045d6:	f000 b90e 	b.w	80047f6 <__retarget_lock_acquire_recursive>
 80045da:	bf00      	nop
 80045dc:	200002a5 	.word	0x200002a5

080045e0 <__sfp_lock_release>:
 80045e0:	4801      	ldr	r0, [pc, #4]	@ (80045e8 <__sfp_lock_release+0x8>)
 80045e2:	f000 b909 	b.w	80047f8 <__retarget_lock_release_recursive>
 80045e6:	bf00      	nop
 80045e8:	200002a5 	.word	0x200002a5

080045ec <__sinit>:
 80045ec:	b510      	push	{r4, lr}
 80045ee:	4604      	mov	r4, r0
 80045f0:	f7ff fff0 	bl	80045d4 <__sfp_lock_acquire>
 80045f4:	6a23      	ldr	r3, [r4, #32]
 80045f6:	b11b      	cbz	r3, 8004600 <__sinit+0x14>
 80045f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80045fc:	f7ff bff0 	b.w	80045e0 <__sfp_lock_release>
 8004600:	4b04      	ldr	r3, [pc, #16]	@ (8004614 <__sinit+0x28>)
 8004602:	6223      	str	r3, [r4, #32]
 8004604:	4b04      	ldr	r3, [pc, #16]	@ (8004618 <__sinit+0x2c>)
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	2b00      	cmp	r3, #0
 800460a:	d1f5      	bne.n	80045f8 <__sinit+0xc>
 800460c:	f7ff ffc4 	bl	8004598 <global_stdio_init.part.0>
 8004610:	e7f2      	b.n	80045f8 <__sinit+0xc>
 8004612:	bf00      	nop
 8004614:	08004559 	.word	0x08004559
 8004618:	2000029c 	.word	0x2000029c

0800461c <_fwalk_sglue>:
 800461c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004620:	4607      	mov	r7, r0
 8004622:	4688      	mov	r8, r1
 8004624:	4614      	mov	r4, r2
 8004626:	2600      	movs	r6, #0
 8004628:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800462c:	f1b9 0901 	subs.w	r9, r9, #1
 8004630:	d505      	bpl.n	800463e <_fwalk_sglue+0x22>
 8004632:	6824      	ldr	r4, [r4, #0]
 8004634:	2c00      	cmp	r4, #0
 8004636:	d1f7      	bne.n	8004628 <_fwalk_sglue+0xc>
 8004638:	4630      	mov	r0, r6
 800463a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800463e:	89ab      	ldrh	r3, [r5, #12]
 8004640:	2b01      	cmp	r3, #1
 8004642:	d907      	bls.n	8004654 <_fwalk_sglue+0x38>
 8004644:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004648:	3301      	adds	r3, #1
 800464a:	d003      	beq.n	8004654 <_fwalk_sglue+0x38>
 800464c:	4629      	mov	r1, r5
 800464e:	4638      	mov	r0, r7
 8004650:	47c0      	blx	r8
 8004652:	4306      	orrs	r6, r0
 8004654:	3568      	adds	r5, #104	@ 0x68
 8004656:	e7e9      	b.n	800462c <_fwalk_sglue+0x10>

08004658 <iprintf>:
 8004658:	b40f      	push	{r0, r1, r2, r3}
 800465a:	b507      	push	{r0, r1, r2, lr}
 800465c:	4906      	ldr	r1, [pc, #24]	@ (8004678 <iprintf+0x20>)
 800465e:	ab04      	add	r3, sp, #16
 8004660:	6808      	ldr	r0, [r1, #0]
 8004662:	f853 2b04 	ldr.w	r2, [r3], #4
 8004666:	6881      	ldr	r1, [r0, #8]
 8004668:	9301      	str	r3, [sp, #4]
 800466a:	f000 f9e9 	bl	8004a40 <_vfiprintf_r>
 800466e:	b003      	add	sp, #12
 8004670:	f85d eb04 	ldr.w	lr, [sp], #4
 8004674:	b004      	add	sp, #16
 8004676:	4770      	bx	lr
 8004678:	20000018 	.word	0x20000018

0800467c <__sread>:
 800467c:	b510      	push	{r4, lr}
 800467e:	460c      	mov	r4, r1
 8004680:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004684:	f000 f868 	bl	8004758 <_read_r>
 8004688:	2800      	cmp	r0, #0
 800468a:	bfab      	itete	ge
 800468c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800468e:	89a3      	ldrhlt	r3, [r4, #12]
 8004690:	181b      	addge	r3, r3, r0
 8004692:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8004696:	bfac      	ite	ge
 8004698:	6563      	strge	r3, [r4, #84]	@ 0x54
 800469a:	81a3      	strhlt	r3, [r4, #12]
 800469c:	bd10      	pop	{r4, pc}

0800469e <__swrite>:
 800469e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80046a2:	461f      	mov	r7, r3
 80046a4:	898b      	ldrh	r3, [r1, #12]
 80046a6:	05db      	lsls	r3, r3, #23
 80046a8:	4605      	mov	r5, r0
 80046aa:	460c      	mov	r4, r1
 80046ac:	4616      	mov	r6, r2
 80046ae:	d505      	bpl.n	80046bc <__swrite+0x1e>
 80046b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80046b4:	2302      	movs	r3, #2
 80046b6:	2200      	movs	r2, #0
 80046b8:	f000 f83c 	bl	8004734 <_lseek_r>
 80046bc:	89a3      	ldrh	r3, [r4, #12]
 80046be:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80046c2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80046c6:	81a3      	strh	r3, [r4, #12]
 80046c8:	4632      	mov	r2, r6
 80046ca:	463b      	mov	r3, r7
 80046cc:	4628      	mov	r0, r5
 80046ce:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80046d2:	f000 b853 	b.w	800477c <_write_r>

080046d6 <__sseek>:
 80046d6:	b510      	push	{r4, lr}
 80046d8:	460c      	mov	r4, r1
 80046da:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80046de:	f000 f829 	bl	8004734 <_lseek_r>
 80046e2:	1c43      	adds	r3, r0, #1
 80046e4:	89a3      	ldrh	r3, [r4, #12]
 80046e6:	bf15      	itete	ne
 80046e8:	6560      	strne	r0, [r4, #84]	@ 0x54
 80046ea:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80046ee:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80046f2:	81a3      	strheq	r3, [r4, #12]
 80046f4:	bf18      	it	ne
 80046f6:	81a3      	strhne	r3, [r4, #12]
 80046f8:	bd10      	pop	{r4, pc}

080046fa <__sclose>:
 80046fa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80046fe:	f000 b809 	b.w	8004714 <_close_r>

08004702 <memset>:
 8004702:	4402      	add	r2, r0
 8004704:	4603      	mov	r3, r0
 8004706:	4293      	cmp	r3, r2
 8004708:	d100      	bne.n	800470c <memset+0xa>
 800470a:	4770      	bx	lr
 800470c:	f803 1b01 	strb.w	r1, [r3], #1
 8004710:	e7f9      	b.n	8004706 <memset+0x4>
	...

08004714 <_close_r>:
 8004714:	b538      	push	{r3, r4, r5, lr}
 8004716:	4d06      	ldr	r5, [pc, #24]	@ (8004730 <_close_r+0x1c>)
 8004718:	2300      	movs	r3, #0
 800471a:	4604      	mov	r4, r0
 800471c:	4608      	mov	r0, r1
 800471e:	602b      	str	r3, [r5, #0]
 8004720:	f7fd f84e 	bl	80017c0 <_close>
 8004724:	1c43      	adds	r3, r0, #1
 8004726:	d102      	bne.n	800472e <_close_r+0x1a>
 8004728:	682b      	ldr	r3, [r5, #0]
 800472a:	b103      	cbz	r3, 800472e <_close_r+0x1a>
 800472c:	6023      	str	r3, [r4, #0]
 800472e:	bd38      	pop	{r3, r4, r5, pc}
 8004730:	200002a0 	.word	0x200002a0

08004734 <_lseek_r>:
 8004734:	b538      	push	{r3, r4, r5, lr}
 8004736:	4d07      	ldr	r5, [pc, #28]	@ (8004754 <_lseek_r+0x20>)
 8004738:	4604      	mov	r4, r0
 800473a:	4608      	mov	r0, r1
 800473c:	4611      	mov	r1, r2
 800473e:	2200      	movs	r2, #0
 8004740:	602a      	str	r2, [r5, #0]
 8004742:	461a      	mov	r2, r3
 8004744:	f7fd f863 	bl	800180e <_lseek>
 8004748:	1c43      	adds	r3, r0, #1
 800474a:	d102      	bne.n	8004752 <_lseek_r+0x1e>
 800474c:	682b      	ldr	r3, [r5, #0]
 800474e:	b103      	cbz	r3, 8004752 <_lseek_r+0x1e>
 8004750:	6023      	str	r3, [r4, #0]
 8004752:	bd38      	pop	{r3, r4, r5, pc}
 8004754:	200002a0 	.word	0x200002a0

08004758 <_read_r>:
 8004758:	b538      	push	{r3, r4, r5, lr}
 800475a:	4d07      	ldr	r5, [pc, #28]	@ (8004778 <_read_r+0x20>)
 800475c:	4604      	mov	r4, r0
 800475e:	4608      	mov	r0, r1
 8004760:	4611      	mov	r1, r2
 8004762:	2200      	movs	r2, #0
 8004764:	602a      	str	r2, [r5, #0]
 8004766:	461a      	mov	r2, r3
 8004768:	f7fc fff1 	bl	800174e <_read>
 800476c:	1c43      	adds	r3, r0, #1
 800476e:	d102      	bne.n	8004776 <_read_r+0x1e>
 8004770:	682b      	ldr	r3, [r5, #0]
 8004772:	b103      	cbz	r3, 8004776 <_read_r+0x1e>
 8004774:	6023      	str	r3, [r4, #0]
 8004776:	bd38      	pop	{r3, r4, r5, pc}
 8004778:	200002a0 	.word	0x200002a0

0800477c <_write_r>:
 800477c:	b538      	push	{r3, r4, r5, lr}
 800477e:	4d07      	ldr	r5, [pc, #28]	@ (800479c <_write_r+0x20>)
 8004780:	4604      	mov	r4, r0
 8004782:	4608      	mov	r0, r1
 8004784:	4611      	mov	r1, r2
 8004786:	2200      	movs	r2, #0
 8004788:	602a      	str	r2, [r5, #0]
 800478a:	461a      	mov	r2, r3
 800478c:	f7fc fffc 	bl	8001788 <_write>
 8004790:	1c43      	adds	r3, r0, #1
 8004792:	d102      	bne.n	800479a <_write_r+0x1e>
 8004794:	682b      	ldr	r3, [r5, #0]
 8004796:	b103      	cbz	r3, 800479a <_write_r+0x1e>
 8004798:	6023      	str	r3, [r4, #0]
 800479a:	bd38      	pop	{r3, r4, r5, pc}
 800479c:	200002a0 	.word	0x200002a0

080047a0 <__errno>:
 80047a0:	4b01      	ldr	r3, [pc, #4]	@ (80047a8 <__errno+0x8>)
 80047a2:	6818      	ldr	r0, [r3, #0]
 80047a4:	4770      	bx	lr
 80047a6:	bf00      	nop
 80047a8:	20000018 	.word	0x20000018

080047ac <__libc_init_array>:
 80047ac:	b570      	push	{r4, r5, r6, lr}
 80047ae:	4d0d      	ldr	r5, [pc, #52]	@ (80047e4 <__libc_init_array+0x38>)
 80047b0:	4c0d      	ldr	r4, [pc, #52]	@ (80047e8 <__libc_init_array+0x3c>)
 80047b2:	1b64      	subs	r4, r4, r5
 80047b4:	10a4      	asrs	r4, r4, #2
 80047b6:	2600      	movs	r6, #0
 80047b8:	42a6      	cmp	r6, r4
 80047ba:	d109      	bne.n	80047d0 <__libc_init_array+0x24>
 80047bc:	4d0b      	ldr	r5, [pc, #44]	@ (80047ec <__libc_init_array+0x40>)
 80047be:	4c0c      	ldr	r4, [pc, #48]	@ (80047f0 <__libc_init_array+0x44>)
 80047c0:	f000 fdb6 	bl	8005330 <_init>
 80047c4:	1b64      	subs	r4, r4, r5
 80047c6:	10a4      	asrs	r4, r4, #2
 80047c8:	2600      	movs	r6, #0
 80047ca:	42a6      	cmp	r6, r4
 80047cc:	d105      	bne.n	80047da <__libc_init_array+0x2e>
 80047ce:	bd70      	pop	{r4, r5, r6, pc}
 80047d0:	f855 3b04 	ldr.w	r3, [r5], #4
 80047d4:	4798      	blx	r3
 80047d6:	3601      	adds	r6, #1
 80047d8:	e7ee      	b.n	80047b8 <__libc_init_array+0xc>
 80047da:	f855 3b04 	ldr.w	r3, [r5], #4
 80047de:	4798      	blx	r3
 80047e0:	3601      	adds	r6, #1
 80047e2:	e7f2      	b.n	80047ca <__libc_init_array+0x1e>
 80047e4:	0800542c 	.word	0x0800542c
 80047e8:	0800542c 	.word	0x0800542c
 80047ec:	0800542c 	.word	0x0800542c
 80047f0:	08005430 	.word	0x08005430

080047f4 <__retarget_lock_init_recursive>:
 80047f4:	4770      	bx	lr

080047f6 <__retarget_lock_acquire_recursive>:
 80047f6:	4770      	bx	lr

080047f8 <__retarget_lock_release_recursive>:
 80047f8:	4770      	bx	lr
	...

080047fc <_free_r>:
 80047fc:	b538      	push	{r3, r4, r5, lr}
 80047fe:	4605      	mov	r5, r0
 8004800:	2900      	cmp	r1, #0
 8004802:	d041      	beq.n	8004888 <_free_r+0x8c>
 8004804:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004808:	1f0c      	subs	r4, r1, #4
 800480a:	2b00      	cmp	r3, #0
 800480c:	bfb8      	it	lt
 800480e:	18e4      	addlt	r4, r4, r3
 8004810:	f000 f8e0 	bl	80049d4 <__malloc_lock>
 8004814:	4a1d      	ldr	r2, [pc, #116]	@ (800488c <_free_r+0x90>)
 8004816:	6813      	ldr	r3, [r2, #0]
 8004818:	b933      	cbnz	r3, 8004828 <_free_r+0x2c>
 800481a:	6063      	str	r3, [r4, #4]
 800481c:	6014      	str	r4, [r2, #0]
 800481e:	4628      	mov	r0, r5
 8004820:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004824:	f000 b8dc 	b.w	80049e0 <__malloc_unlock>
 8004828:	42a3      	cmp	r3, r4
 800482a:	d908      	bls.n	800483e <_free_r+0x42>
 800482c:	6820      	ldr	r0, [r4, #0]
 800482e:	1821      	adds	r1, r4, r0
 8004830:	428b      	cmp	r3, r1
 8004832:	bf01      	itttt	eq
 8004834:	6819      	ldreq	r1, [r3, #0]
 8004836:	685b      	ldreq	r3, [r3, #4]
 8004838:	1809      	addeq	r1, r1, r0
 800483a:	6021      	streq	r1, [r4, #0]
 800483c:	e7ed      	b.n	800481a <_free_r+0x1e>
 800483e:	461a      	mov	r2, r3
 8004840:	685b      	ldr	r3, [r3, #4]
 8004842:	b10b      	cbz	r3, 8004848 <_free_r+0x4c>
 8004844:	42a3      	cmp	r3, r4
 8004846:	d9fa      	bls.n	800483e <_free_r+0x42>
 8004848:	6811      	ldr	r1, [r2, #0]
 800484a:	1850      	adds	r0, r2, r1
 800484c:	42a0      	cmp	r0, r4
 800484e:	d10b      	bne.n	8004868 <_free_r+0x6c>
 8004850:	6820      	ldr	r0, [r4, #0]
 8004852:	4401      	add	r1, r0
 8004854:	1850      	adds	r0, r2, r1
 8004856:	4283      	cmp	r3, r0
 8004858:	6011      	str	r1, [r2, #0]
 800485a:	d1e0      	bne.n	800481e <_free_r+0x22>
 800485c:	6818      	ldr	r0, [r3, #0]
 800485e:	685b      	ldr	r3, [r3, #4]
 8004860:	6053      	str	r3, [r2, #4]
 8004862:	4408      	add	r0, r1
 8004864:	6010      	str	r0, [r2, #0]
 8004866:	e7da      	b.n	800481e <_free_r+0x22>
 8004868:	d902      	bls.n	8004870 <_free_r+0x74>
 800486a:	230c      	movs	r3, #12
 800486c:	602b      	str	r3, [r5, #0]
 800486e:	e7d6      	b.n	800481e <_free_r+0x22>
 8004870:	6820      	ldr	r0, [r4, #0]
 8004872:	1821      	adds	r1, r4, r0
 8004874:	428b      	cmp	r3, r1
 8004876:	bf04      	itt	eq
 8004878:	6819      	ldreq	r1, [r3, #0]
 800487a:	685b      	ldreq	r3, [r3, #4]
 800487c:	6063      	str	r3, [r4, #4]
 800487e:	bf04      	itt	eq
 8004880:	1809      	addeq	r1, r1, r0
 8004882:	6021      	streq	r1, [r4, #0]
 8004884:	6054      	str	r4, [r2, #4]
 8004886:	e7ca      	b.n	800481e <_free_r+0x22>
 8004888:	bd38      	pop	{r3, r4, r5, pc}
 800488a:	bf00      	nop
 800488c:	200002ac 	.word	0x200002ac

08004890 <sbrk_aligned>:
 8004890:	b570      	push	{r4, r5, r6, lr}
 8004892:	4e0f      	ldr	r6, [pc, #60]	@ (80048d0 <sbrk_aligned+0x40>)
 8004894:	460c      	mov	r4, r1
 8004896:	6831      	ldr	r1, [r6, #0]
 8004898:	4605      	mov	r5, r0
 800489a:	b911      	cbnz	r1, 80048a2 <sbrk_aligned+0x12>
 800489c:	f000 fcb4 	bl	8005208 <_sbrk_r>
 80048a0:	6030      	str	r0, [r6, #0]
 80048a2:	4621      	mov	r1, r4
 80048a4:	4628      	mov	r0, r5
 80048a6:	f000 fcaf 	bl	8005208 <_sbrk_r>
 80048aa:	1c43      	adds	r3, r0, #1
 80048ac:	d103      	bne.n	80048b6 <sbrk_aligned+0x26>
 80048ae:	f04f 34ff 	mov.w	r4, #4294967295
 80048b2:	4620      	mov	r0, r4
 80048b4:	bd70      	pop	{r4, r5, r6, pc}
 80048b6:	1cc4      	adds	r4, r0, #3
 80048b8:	f024 0403 	bic.w	r4, r4, #3
 80048bc:	42a0      	cmp	r0, r4
 80048be:	d0f8      	beq.n	80048b2 <sbrk_aligned+0x22>
 80048c0:	1a21      	subs	r1, r4, r0
 80048c2:	4628      	mov	r0, r5
 80048c4:	f000 fca0 	bl	8005208 <_sbrk_r>
 80048c8:	3001      	adds	r0, #1
 80048ca:	d1f2      	bne.n	80048b2 <sbrk_aligned+0x22>
 80048cc:	e7ef      	b.n	80048ae <sbrk_aligned+0x1e>
 80048ce:	bf00      	nop
 80048d0:	200002a8 	.word	0x200002a8

080048d4 <_malloc_r>:
 80048d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80048d8:	1ccd      	adds	r5, r1, #3
 80048da:	f025 0503 	bic.w	r5, r5, #3
 80048de:	3508      	adds	r5, #8
 80048e0:	2d0c      	cmp	r5, #12
 80048e2:	bf38      	it	cc
 80048e4:	250c      	movcc	r5, #12
 80048e6:	2d00      	cmp	r5, #0
 80048e8:	4606      	mov	r6, r0
 80048ea:	db01      	blt.n	80048f0 <_malloc_r+0x1c>
 80048ec:	42a9      	cmp	r1, r5
 80048ee:	d904      	bls.n	80048fa <_malloc_r+0x26>
 80048f0:	230c      	movs	r3, #12
 80048f2:	6033      	str	r3, [r6, #0]
 80048f4:	2000      	movs	r0, #0
 80048f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80048fa:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80049d0 <_malloc_r+0xfc>
 80048fe:	f000 f869 	bl	80049d4 <__malloc_lock>
 8004902:	f8d8 3000 	ldr.w	r3, [r8]
 8004906:	461c      	mov	r4, r3
 8004908:	bb44      	cbnz	r4, 800495c <_malloc_r+0x88>
 800490a:	4629      	mov	r1, r5
 800490c:	4630      	mov	r0, r6
 800490e:	f7ff ffbf 	bl	8004890 <sbrk_aligned>
 8004912:	1c43      	adds	r3, r0, #1
 8004914:	4604      	mov	r4, r0
 8004916:	d158      	bne.n	80049ca <_malloc_r+0xf6>
 8004918:	f8d8 4000 	ldr.w	r4, [r8]
 800491c:	4627      	mov	r7, r4
 800491e:	2f00      	cmp	r7, #0
 8004920:	d143      	bne.n	80049aa <_malloc_r+0xd6>
 8004922:	2c00      	cmp	r4, #0
 8004924:	d04b      	beq.n	80049be <_malloc_r+0xea>
 8004926:	6823      	ldr	r3, [r4, #0]
 8004928:	4639      	mov	r1, r7
 800492a:	4630      	mov	r0, r6
 800492c:	eb04 0903 	add.w	r9, r4, r3
 8004930:	f000 fc6a 	bl	8005208 <_sbrk_r>
 8004934:	4581      	cmp	r9, r0
 8004936:	d142      	bne.n	80049be <_malloc_r+0xea>
 8004938:	6821      	ldr	r1, [r4, #0]
 800493a:	1a6d      	subs	r5, r5, r1
 800493c:	4629      	mov	r1, r5
 800493e:	4630      	mov	r0, r6
 8004940:	f7ff ffa6 	bl	8004890 <sbrk_aligned>
 8004944:	3001      	adds	r0, #1
 8004946:	d03a      	beq.n	80049be <_malloc_r+0xea>
 8004948:	6823      	ldr	r3, [r4, #0]
 800494a:	442b      	add	r3, r5
 800494c:	6023      	str	r3, [r4, #0]
 800494e:	f8d8 3000 	ldr.w	r3, [r8]
 8004952:	685a      	ldr	r2, [r3, #4]
 8004954:	bb62      	cbnz	r2, 80049b0 <_malloc_r+0xdc>
 8004956:	f8c8 7000 	str.w	r7, [r8]
 800495a:	e00f      	b.n	800497c <_malloc_r+0xa8>
 800495c:	6822      	ldr	r2, [r4, #0]
 800495e:	1b52      	subs	r2, r2, r5
 8004960:	d420      	bmi.n	80049a4 <_malloc_r+0xd0>
 8004962:	2a0b      	cmp	r2, #11
 8004964:	d917      	bls.n	8004996 <_malloc_r+0xc2>
 8004966:	1961      	adds	r1, r4, r5
 8004968:	42a3      	cmp	r3, r4
 800496a:	6025      	str	r5, [r4, #0]
 800496c:	bf18      	it	ne
 800496e:	6059      	strne	r1, [r3, #4]
 8004970:	6863      	ldr	r3, [r4, #4]
 8004972:	bf08      	it	eq
 8004974:	f8c8 1000 	streq.w	r1, [r8]
 8004978:	5162      	str	r2, [r4, r5]
 800497a:	604b      	str	r3, [r1, #4]
 800497c:	4630      	mov	r0, r6
 800497e:	f000 f82f 	bl	80049e0 <__malloc_unlock>
 8004982:	f104 000b 	add.w	r0, r4, #11
 8004986:	1d23      	adds	r3, r4, #4
 8004988:	f020 0007 	bic.w	r0, r0, #7
 800498c:	1ac2      	subs	r2, r0, r3
 800498e:	bf1c      	itt	ne
 8004990:	1a1b      	subne	r3, r3, r0
 8004992:	50a3      	strne	r3, [r4, r2]
 8004994:	e7af      	b.n	80048f6 <_malloc_r+0x22>
 8004996:	6862      	ldr	r2, [r4, #4]
 8004998:	42a3      	cmp	r3, r4
 800499a:	bf0c      	ite	eq
 800499c:	f8c8 2000 	streq.w	r2, [r8]
 80049a0:	605a      	strne	r2, [r3, #4]
 80049a2:	e7eb      	b.n	800497c <_malloc_r+0xa8>
 80049a4:	4623      	mov	r3, r4
 80049a6:	6864      	ldr	r4, [r4, #4]
 80049a8:	e7ae      	b.n	8004908 <_malloc_r+0x34>
 80049aa:	463c      	mov	r4, r7
 80049ac:	687f      	ldr	r7, [r7, #4]
 80049ae:	e7b6      	b.n	800491e <_malloc_r+0x4a>
 80049b0:	461a      	mov	r2, r3
 80049b2:	685b      	ldr	r3, [r3, #4]
 80049b4:	42a3      	cmp	r3, r4
 80049b6:	d1fb      	bne.n	80049b0 <_malloc_r+0xdc>
 80049b8:	2300      	movs	r3, #0
 80049ba:	6053      	str	r3, [r2, #4]
 80049bc:	e7de      	b.n	800497c <_malloc_r+0xa8>
 80049be:	230c      	movs	r3, #12
 80049c0:	6033      	str	r3, [r6, #0]
 80049c2:	4630      	mov	r0, r6
 80049c4:	f000 f80c 	bl	80049e0 <__malloc_unlock>
 80049c8:	e794      	b.n	80048f4 <_malloc_r+0x20>
 80049ca:	6005      	str	r5, [r0, #0]
 80049cc:	e7d6      	b.n	800497c <_malloc_r+0xa8>
 80049ce:	bf00      	nop
 80049d0:	200002ac 	.word	0x200002ac

080049d4 <__malloc_lock>:
 80049d4:	4801      	ldr	r0, [pc, #4]	@ (80049dc <__malloc_lock+0x8>)
 80049d6:	f7ff bf0e 	b.w	80047f6 <__retarget_lock_acquire_recursive>
 80049da:	bf00      	nop
 80049dc:	200002a4 	.word	0x200002a4

080049e0 <__malloc_unlock>:
 80049e0:	4801      	ldr	r0, [pc, #4]	@ (80049e8 <__malloc_unlock+0x8>)
 80049e2:	f7ff bf09 	b.w	80047f8 <__retarget_lock_release_recursive>
 80049e6:	bf00      	nop
 80049e8:	200002a4 	.word	0x200002a4

080049ec <__sfputc_r>:
 80049ec:	6893      	ldr	r3, [r2, #8]
 80049ee:	3b01      	subs	r3, #1
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	b410      	push	{r4}
 80049f4:	6093      	str	r3, [r2, #8]
 80049f6:	da08      	bge.n	8004a0a <__sfputc_r+0x1e>
 80049f8:	6994      	ldr	r4, [r2, #24]
 80049fa:	42a3      	cmp	r3, r4
 80049fc:	db01      	blt.n	8004a02 <__sfputc_r+0x16>
 80049fe:	290a      	cmp	r1, #10
 8004a00:	d103      	bne.n	8004a0a <__sfputc_r+0x1e>
 8004a02:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004a06:	f000 bb6b 	b.w	80050e0 <__swbuf_r>
 8004a0a:	6813      	ldr	r3, [r2, #0]
 8004a0c:	1c58      	adds	r0, r3, #1
 8004a0e:	6010      	str	r0, [r2, #0]
 8004a10:	7019      	strb	r1, [r3, #0]
 8004a12:	4608      	mov	r0, r1
 8004a14:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004a18:	4770      	bx	lr

08004a1a <__sfputs_r>:
 8004a1a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004a1c:	4606      	mov	r6, r0
 8004a1e:	460f      	mov	r7, r1
 8004a20:	4614      	mov	r4, r2
 8004a22:	18d5      	adds	r5, r2, r3
 8004a24:	42ac      	cmp	r4, r5
 8004a26:	d101      	bne.n	8004a2c <__sfputs_r+0x12>
 8004a28:	2000      	movs	r0, #0
 8004a2a:	e007      	b.n	8004a3c <__sfputs_r+0x22>
 8004a2c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004a30:	463a      	mov	r2, r7
 8004a32:	4630      	mov	r0, r6
 8004a34:	f7ff ffda 	bl	80049ec <__sfputc_r>
 8004a38:	1c43      	adds	r3, r0, #1
 8004a3a:	d1f3      	bne.n	8004a24 <__sfputs_r+0xa>
 8004a3c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004a40 <_vfiprintf_r>:
 8004a40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a44:	460d      	mov	r5, r1
 8004a46:	b09d      	sub	sp, #116	@ 0x74
 8004a48:	4614      	mov	r4, r2
 8004a4a:	4698      	mov	r8, r3
 8004a4c:	4606      	mov	r6, r0
 8004a4e:	b118      	cbz	r0, 8004a58 <_vfiprintf_r+0x18>
 8004a50:	6a03      	ldr	r3, [r0, #32]
 8004a52:	b90b      	cbnz	r3, 8004a58 <_vfiprintf_r+0x18>
 8004a54:	f7ff fdca 	bl	80045ec <__sinit>
 8004a58:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004a5a:	07d9      	lsls	r1, r3, #31
 8004a5c:	d405      	bmi.n	8004a6a <_vfiprintf_r+0x2a>
 8004a5e:	89ab      	ldrh	r3, [r5, #12]
 8004a60:	059a      	lsls	r2, r3, #22
 8004a62:	d402      	bmi.n	8004a6a <_vfiprintf_r+0x2a>
 8004a64:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004a66:	f7ff fec6 	bl	80047f6 <__retarget_lock_acquire_recursive>
 8004a6a:	89ab      	ldrh	r3, [r5, #12]
 8004a6c:	071b      	lsls	r3, r3, #28
 8004a6e:	d501      	bpl.n	8004a74 <_vfiprintf_r+0x34>
 8004a70:	692b      	ldr	r3, [r5, #16]
 8004a72:	b99b      	cbnz	r3, 8004a9c <_vfiprintf_r+0x5c>
 8004a74:	4629      	mov	r1, r5
 8004a76:	4630      	mov	r0, r6
 8004a78:	f000 fb70 	bl	800515c <__swsetup_r>
 8004a7c:	b170      	cbz	r0, 8004a9c <_vfiprintf_r+0x5c>
 8004a7e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004a80:	07dc      	lsls	r4, r3, #31
 8004a82:	d504      	bpl.n	8004a8e <_vfiprintf_r+0x4e>
 8004a84:	f04f 30ff 	mov.w	r0, #4294967295
 8004a88:	b01d      	add	sp, #116	@ 0x74
 8004a8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004a8e:	89ab      	ldrh	r3, [r5, #12]
 8004a90:	0598      	lsls	r0, r3, #22
 8004a92:	d4f7      	bmi.n	8004a84 <_vfiprintf_r+0x44>
 8004a94:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004a96:	f7ff feaf 	bl	80047f8 <__retarget_lock_release_recursive>
 8004a9a:	e7f3      	b.n	8004a84 <_vfiprintf_r+0x44>
 8004a9c:	2300      	movs	r3, #0
 8004a9e:	9309      	str	r3, [sp, #36]	@ 0x24
 8004aa0:	2320      	movs	r3, #32
 8004aa2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004aa6:	f8cd 800c 	str.w	r8, [sp, #12]
 8004aaa:	2330      	movs	r3, #48	@ 0x30
 8004aac:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8004c5c <_vfiprintf_r+0x21c>
 8004ab0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004ab4:	f04f 0901 	mov.w	r9, #1
 8004ab8:	4623      	mov	r3, r4
 8004aba:	469a      	mov	sl, r3
 8004abc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004ac0:	b10a      	cbz	r2, 8004ac6 <_vfiprintf_r+0x86>
 8004ac2:	2a25      	cmp	r2, #37	@ 0x25
 8004ac4:	d1f9      	bne.n	8004aba <_vfiprintf_r+0x7a>
 8004ac6:	ebba 0b04 	subs.w	fp, sl, r4
 8004aca:	d00b      	beq.n	8004ae4 <_vfiprintf_r+0xa4>
 8004acc:	465b      	mov	r3, fp
 8004ace:	4622      	mov	r2, r4
 8004ad0:	4629      	mov	r1, r5
 8004ad2:	4630      	mov	r0, r6
 8004ad4:	f7ff ffa1 	bl	8004a1a <__sfputs_r>
 8004ad8:	3001      	adds	r0, #1
 8004ada:	f000 80a7 	beq.w	8004c2c <_vfiprintf_r+0x1ec>
 8004ade:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004ae0:	445a      	add	r2, fp
 8004ae2:	9209      	str	r2, [sp, #36]	@ 0x24
 8004ae4:	f89a 3000 	ldrb.w	r3, [sl]
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	f000 809f 	beq.w	8004c2c <_vfiprintf_r+0x1ec>
 8004aee:	2300      	movs	r3, #0
 8004af0:	f04f 32ff 	mov.w	r2, #4294967295
 8004af4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004af8:	f10a 0a01 	add.w	sl, sl, #1
 8004afc:	9304      	str	r3, [sp, #16]
 8004afe:	9307      	str	r3, [sp, #28]
 8004b00:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004b04:	931a      	str	r3, [sp, #104]	@ 0x68
 8004b06:	4654      	mov	r4, sl
 8004b08:	2205      	movs	r2, #5
 8004b0a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004b0e:	4853      	ldr	r0, [pc, #332]	@ (8004c5c <_vfiprintf_r+0x21c>)
 8004b10:	f7fb fb7e 	bl	8000210 <memchr>
 8004b14:	9a04      	ldr	r2, [sp, #16]
 8004b16:	b9d8      	cbnz	r0, 8004b50 <_vfiprintf_r+0x110>
 8004b18:	06d1      	lsls	r1, r2, #27
 8004b1a:	bf44      	itt	mi
 8004b1c:	2320      	movmi	r3, #32
 8004b1e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004b22:	0713      	lsls	r3, r2, #28
 8004b24:	bf44      	itt	mi
 8004b26:	232b      	movmi	r3, #43	@ 0x2b
 8004b28:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004b2c:	f89a 3000 	ldrb.w	r3, [sl]
 8004b30:	2b2a      	cmp	r3, #42	@ 0x2a
 8004b32:	d015      	beq.n	8004b60 <_vfiprintf_r+0x120>
 8004b34:	9a07      	ldr	r2, [sp, #28]
 8004b36:	4654      	mov	r4, sl
 8004b38:	2000      	movs	r0, #0
 8004b3a:	f04f 0c0a 	mov.w	ip, #10
 8004b3e:	4621      	mov	r1, r4
 8004b40:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004b44:	3b30      	subs	r3, #48	@ 0x30
 8004b46:	2b09      	cmp	r3, #9
 8004b48:	d94b      	bls.n	8004be2 <_vfiprintf_r+0x1a2>
 8004b4a:	b1b0      	cbz	r0, 8004b7a <_vfiprintf_r+0x13a>
 8004b4c:	9207      	str	r2, [sp, #28]
 8004b4e:	e014      	b.n	8004b7a <_vfiprintf_r+0x13a>
 8004b50:	eba0 0308 	sub.w	r3, r0, r8
 8004b54:	fa09 f303 	lsl.w	r3, r9, r3
 8004b58:	4313      	orrs	r3, r2
 8004b5a:	9304      	str	r3, [sp, #16]
 8004b5c:	46a2      	mov	sl, r4
 8004b5e:	e7d2      	b.n	8004b06 <_vfiprintf_r+0xc6>
 8004b60:	9b03      	ldr	r3, [sp, #12]
 8004b62:	1d19      	adds	r1, r3, #4
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	9103      	str	r1, [sp, #12]
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	bfbb      	ittet	lt
 8004b6c:	425b      	neglt	r3, r3
 8004b6e:	f042 0202 	orrlt.w	r2, r2, #2
 8004b72:	9307      	strge	r3, [sp, #28]
 8004b74:	9307      	strlt	r3, [sp, #28]
 8004b76:	bfb8      	it	lt
 8004b78:	9204      	strlt	r2, [sp, #16]
 8004b7a:	7823      	ldrb	r3, [r4, #0]
 8004b7c:	2b2e      	cmp	r3, #46	@ 0x2e
 8004b7e:	d10a      	bne.n	8004b96 <_vfiprintf_r+0x156>
 8004b80:	7863      	ldrb	r3, [r4, #1]
 8004b82:	2b2a      	cmp	r3, #42	@ 0x2a
 8004b84:	d132      	bne.n	8004bec <_vfiprintf_r+0x1ac>
 8004b86:	9b03      	ldr	r3, [sp, #12]
 8004b88:	1d1a      	adds	r2, r3, #4
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	9203      	str	r2, [sp, #12]
 8004b8e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004b92:	3402      	adds	r4, #2
 8004b94:	9305      	str	r3, [sp, #20]
 8004b96:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8004c6c <_vfiprintf_r+0x22c>
 8004b9a:	7821      	ldrb	r1, [r4, #0]
 8004b9c:	2203      	movs	r2, #3
 8004b9e:	4650      	mov	r0, sl
 8004ba0:	f7fb fb36 	bl	8000210 <memchr>
 8004ba4:	b138      	cbz	r0, 8004bb6 <_vfiprintf_r+0x176>
 8004ba6:	9b04      	ldr	r3, [sp, #16]
 8004ba8:	eba0 000a 	sub.w	r0, r0, sl
 8004bac:	2240      	movs	r2, #64	@ 0x40
 8004bae:	4082      	lsls	r2, r0
 8004bb0:	4313      	orrs	r3, r2
 8004bb2:	3401      	adds	r4, #1
 8004bb4:	9304      	str	r3, [sp, #16]
 8004bb6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004bba:	4829      	ldr	r0, [pc, #164]	@ (8004c60 <_vfiprintf_r+0x220>)
 8004bbc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004bc0:	2206      	movs	r2, #6
 8004bc2:	f7fb fb25 	bl	8000210 <memchr>
 8004bc6:	2800      	cmp	r0, #0
 8004bc8:	d03f      	beq.n	8004c4a <_vfiprintf_r+0x20a>
 8004bca:	4b26      	ldr	r3, [pc, #152]	@ (8004c64 <_vfiprintf_r+0x224>)
 8004bcc:	bb1b      	cbnz	r3, 8004c16 <_vfiprintf_r+0x1d6>
 8004bce:	9b03      	ldr	r3, [sp, #12]
 8004bd0:	3307      	adds	r3, #7
 8004bd2:	f023 0307 	bic.w	r3, r3, #7
 8004bd6:	3308      	adds	r3, #8
 8004bd8:	9303      	str	r3, [sp, #12]
 8004bda:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004bdc:	443b      	add	r3, r7
 8004bde:	9309      	str	r3, [sp, #36]	@ 0x24
 8004be0:	e76a      	b.n	8004ab8 <_vfiprintf_r+0x78>
 8004be2:	fb0c 3202 	mla	r2, ip, r2, r3
 8004be6:	460c      	mov	r4, r1
 8004be8:	2001      	movs	r0, #1
 8004bea:	e7a8      	b.n	8004b3e <_vfiprintf_r+0xfe>
 8004bec:	2300      	movs	r3, #0
 8004bee:	3401      	adds	r4, #1
 8004bf0:	9305      	str	r3, [sp, #20]
 8004bf2:	4619      	mov	r1, r3
 8004bf4:	f04f 0c0a 	mov.w	ip, #10
 8004bf8:	4620      	mov	r0, r4
 8004bfa:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004bfe:	3a30      	subs	r2, #48	@ 0x30
 8004c00:	2a09      	cmp	r2, #9
 8004c02:	d903      	bls.n	8004c0c <_vfiprintf_r+0x1cc>
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d0c6      	beq.n	8004b96 <_vfiprintf_r+0x156>
 8004c08:	9105      	str	r1, [sp, #20]
 8004c0a:	e7c4      	b.n	8004b96 <_vfiprintf_r+0x156>
 8004c0c:	fb0c 2101 	mla	r1, ip, r1, r2
 8004c10:	4604      	mov	r4, r0
 8004c12:	2301      	movs	r3, #1
 8004c14:	e7f0      	b.n	8004bf8 <_vfiprintf_r+0x1b8>
 8004c16:	ab03      	add	r3, sp, #12
 8004c18:	9300      	str	r3, [sp, #0]
 8004c1a:	462a      	mov	r2, r5
 8004c1c:	4b12      	ldr	r3, [pc, #72]	@ (8004c68 <_vfiprintf_r+0x228>)
 8004c1e:	a904      	add	r1, sp, #16
 8004c20:	4630      	mov	r0, r6
 8004c22:	f3af 8000 	nop.w
 8004c26:	4607      	mov	r7, r0
 8004c28:	1c78      	adds	r0, r7, #1
 8004c2a:	d1d6      	bne.n	8004bda <_vfiprintf_r+0x19a>
 8004c2c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004c2e:	07d9      	lsls	r1, r3, #31
 8004c30:	d405      	bmi.n	8004c3e <_vfiprintf_r+0x1fe>
 8004c32:	89ab      	ldrh	r3, [r5, #12]
 8004c34:	059a      	lsls	r2, r3, #22
 8004c36:	d402      	bmi.n	8004c3e <_vfiprintf_r+0x1fe>
 8004c38:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004c3a:	f7ff fddd 	bl	80047f8 <__retarget_lock_release_recursive>
 8004c3e:	89ab      	ldrh	r3, [r5, #12]
 8004c40:	065b      	lsls	r3, r3, #25
 8004c42:	f53f af1f 	bmi.w	8004a84 <_vfiprintf_r+0x44>
 8004c46:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004c48:	e71e      	b.n	8004a88 <_vfiprintf_r+0x48>
 8004c4a:	ab03      	add	r3, sp, #12
 8004c4c:	9300      	str	r3, [sp, #0]
 8004c4e:	462a      	mov	r2, r5
 8004c50:	4b05      	ldr	r3, [pc, #20]	@ (8004c68 <_vfiprintf_r+0x228>)
 8004c52:	a904      	add	r1, sp, #16
 8004c54:	4630      	mov	r0, r6
 8004c56:	f000 f879 	bl	8004d4c <_printf_i>
 8004c5a:	e7e4      	b.n	8004c26 <_vfiprintf_r+0x1e6>
 8004c5c:	080053f0 	.word	0x080053f0
 8004c60:	080053fa 	.word	0x080053fa
 8004c64:	00000000 	.word	0x00000000
 8004c68:	08004a1b 	.word	0x08004a1b
 8004c6c:	080053f6 	.word	0x080053f6

08004c70 <_printf_common>:
 8004c70:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004c74:	4616      	mov	r6, r2
 8004c76:	4698      	mov	r8, r3
 8004c78:	688a      	ldr	r2, [r1, #8]
 8004c7a:	690b      	ldr	r3, [r1, #16]
 8004c7c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004c80:	4293      	cmp	r3, r2
 8004c82:	bfb8      	it	lt
 8004c84:	4613      	movlt	r3, r2
 8004c86:	6033      	str	r3, [r6, #0]
 8004c88:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004c8c:	4607      	mov	r7, r0
 8004c8e:	460c      	mov	r4, r1
 8004c90:	b10a      	cbz	r2, 8004c96 <_printf_common+0x26>
 8004c92:	3301      	adds	r3, #1
 8004c94:	6033      	str	r3, [r6, #0]
 8004c96:	6823      	ldr	r3, [r4, #0]
 8004c98:	0699      	lsls	r1, r3, #26
 8004c9a:	bf42      	ittt	mi
 8004c9c:	6833      	ldrmi	r3, [r6, #0]
 8004c9e:	3302      	addmi	r3, #2
 8004ca0:	6033      	strmi	r3, [r6, #0]
 8004ca2:	6825      	ldr	r5, [r4, #0]
 8004ca4:	f015 0506 	ands.w	r5, r5, #6
 8004ca8:	d106      	bne.n	8004cb8 <_printf_common+0x48>
 8004caa:	f104 0a19 	add.w	sl, r4, #25
 8004cae:	68e3      	ldr	r3, [r4, #12]
 8004cb0:	6832      	ldr	r2, [r6, #0]
 8004cb2:	1a9b      	subs	r3, r3, r2
 8004cb4:	42ab      	cmp	r3, r5
 8004cb6:	dc26      	bgt.n	8004d06 <_printf_common+0x96>
 8004cb8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004cbc:	6822      	ldr	r2, [r4, #0]
 8004cbe:	3b00      	subs	r3, #0
 8004cc0:	bf18      	it	ne
 8004cc2:	2301      	movne	r3, #1
 8004cc4:	0692      	lsls	r2, r2, #26
 8004cc6:	d42b      	bmi.n	8004d20 <_printf_common+0xb0>
 8004cc8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004ccc:	4641      	mov	r1, r8
 8004cce:	4638      	mov	r0, r7
 8004cd0:	47c8      	blx	r9
 8004cd2:	3001      	adds	r0, #1
 8004cd4:	d01e      	beq.n	8004d14 <_printf_common+0xa4>
 8004cd6:	6823      	ldr	r3, [r4, #0]
 8004cd8:	6922      	ldr	r2, [r4, #16]
 8004cda:	f003 0306 	and.w	r3, r3, #6
 8004cde:	2b04      	cmp	r3, #4
 8004ce0:	bf02      	ittt	eq
 8004ce2:	68e5      	ldreq	r5, [r4, #12]
 8004ce4:	6833      	ldreq	r3, [r6, #0]
 8004ce6:	1aed      	subeq	r5, r5, r3
 8004ce8:	68a3      	ldr	r3, [r4, #8]
 8004cea:	bf0c      	ite	eq
 8004cec:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004cf0:	2500      	movne	r5, #0
 8004cf2:	4293      	cmp	r3, r2
 8004cf4:	bfc4      	itt	gt
 8004cf6:	1a9b      	subgt	r3, r3, r2
 8004cf8:	18ed      	addgt	r5, r5, r3
 8004cfa:	2600      	movs	r6, #0
 8004cfc:	341a      	adds	r4, #26
 8004cfe:	42b5      	cmp	r5, r6
 8004d00:	d11a      	bne.n	8004d38 <_printf_common+0xc8>
 8004d02:	2000      	movs	r0, #0
 8004d04:	e008      	b.n	8004d18 <_printf_common+0xa8>
 8004d06:	2301      	movs	r3, #1
 8004d08:	4652      	mov	r2, sl
 8004d0a:	4641      	mov	r1, r8
 8004d0c:	4638      	mov	r0, r7
 8004d0e:	47c8      	blx	r9
 8004d10:	3001      	adds	r0, #1
 8004d12:	d103      	bne.n	8004d1c <_printf_common+0xac>
 8004d14:	f04f 30ff 	mov.w	r0, #4294967295
 8004d18:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004d1c:	3501      	adds	r5, #1
 8004d1e:	e7c6      	b.n	8004cae <_printf_common+0x3e>
 8004d20:	18e1      	adds	r1, r4, r3
 8004d22:	1c5a      	adds	r2, r3, #1
 8004d24:	2030      	movs	r0, #48	@ 0x30
 8004d26:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004d2a:	4422      	add	r2, r4
 8004d2c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004d30:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004d34:	3302      	adds	r3, #2
 8004d36:	e7c7      	b.n	8004cc8 <_printf_common+0x58>
 8004d38:	2301      	movs	r3, #1
 8004d3a:	4622      	mov	r2, r4
 8004d3c:	4641      	mov	r1, r8
 8004d3e:	4638      	mov	r0, r7
 8004d40:	47c8      	blx	r9
 8004d42:	3001      	adds	r0, #1
 8004d44:	d0e6      	beq.n	8004d14 <_printf_common+0xa4>
 8004d46:	3601      	adds	r6, #1
 8004d48:	e7d9      	b.n	8004cfe <_printf_common+0x8e>
	...

08004d4c <_printf_i>:
 8004d4c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004d50:	7e0f      	ldrb	r7, [r1, #24]
 8004d52:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004d54:	2f78      	cmp	r7, #120	@ 0x78
 8004d56:	4691      	mov	r9, r2
 8004d58:	4680      	mov	r8, r0
 8004d5a:	460c      	mov	r4, r1
 8004d5c:	469a      	mov	sl, r3
 8004d5e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004d62:	d807      	bhi.n	8004d74 <_printf_i+0x28>
 8004d64:	2f62      	cmp	r7, #98	@ 0x62
 8004d66:	d80a      	bhi.n	8004d7e <_printf_i+0x32>
 8004d68:	2f00      	cmp	r7, #0
 8004d6a:	f000 80d1 	beq.w	8004f10 <_printf_i+0x1c4>
 8004d6e:	2f58      	cmp	r7, #88	@ 0x58
 8004d70:	f000 80b8 	beq.w	8004ee4 <_printf_i+0x198>
 8004d74:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004d78:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004d7c:	e03a      	b.n	8004df4 <_printf_i+0xa8>
 8004d7e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004d82:	2b15      	cmp	r3, #21
 8004d84:	d8f6      	bhi.n	8004d74 <_printf_i+0x28>
 8004d86:	a101      	add	r1, pc, #4	@ (adr r1, 8004d8c <_printf_i+0x40>)
 8004d88:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004d8c:	08004de5 	.word	0x08004de5
 8004d90:	08004df9 	.word	0x08004df9
 8004d94:	08004d75 	.word	0x08004d75
 8004d98:	08004d75 	.word	0x08004d75
 8004d9c:	08004d75 	.word	0x08004d75
 8004da0:	08004d75 	.word	0x08004d75
 8004da4:	08004df9 	.word	0x08004df9
 8004da8:	08004d75 	.word	0x08004d75
 8004dac:	08004d75 	.word	0x08004d75
 8004db0:	08004d75 	.word	0x08004d75
 8004db4:	08004d75 	.word	0x08004d75
 8004db8:	08004ef7 	.word	0x08004ef7
 8004dbc:	08004e23 	.word	0x08004e23
 8004dc0:	08004eb1 	.word	0x08004eb1
 8004dc4:	08004d75 	.word	0x08004d75
 8004dc8:	08004d75 	.word	0x08004d75
 8004dcc:	08004f19 	.word	0x08004f19
 8004dd0:	08004d75 	.word	0x08004d75
 8004dd4:	08004e23 	.word	0x08004e23
 8004dd8:	08004d75 	.word	0x08004d75
 8004ddc:	08004d75 	.word	0x08004d75
 8004de0:	08004eb9 	.word	0x08004eb9
 8004de4:	6833      	ldr	r3, [r6, #0]
 8004de6:	1d1a      	adds	r2, r3, #4
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	6032      	str	r2, [r6, #0]
 8004dec:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004df0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004df4:	2301      	movs	r3, #1
 8004df6:	e09c      	b.n	8004f32 <_printf_i+0x1e6>
 8004df8:	6833      	ldr	r3, [r6, #0]
 8004dfa:	6820      	ldr	r0, [r4, #0]
 8004dfc:	1d19      	adds	r1, r3, #4
 8004dfe:	6031      	str	r1, [r6, #0]
 8004e00:	0606      	lsls	r6, r0, #24
 8004e02:	d501      	bpl.n	8004e08 <_printf_i+0xbc>
 8004e04:	681d      	ldr	r5, [r3, #0]
 8004e06:	e003      	b.n	8004e10 <_printf_i+0xc4>
 8004e08:	0645      	lsls	r5, r0, #25
 8004e0a:	d5fb      	bpl.n	8004e04 <_printf_i+0xb8>
 8004e0c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004e10:	2d00      	cmp	r5, #0
 8004e12:	da03      	bge.n	8004e1c <_printf_i+0xd0>
 8004e14:	232d      	movs	r3, #45	@ 0x2d
 8004e16:	426d      	negs	r5, r5
 8004e18:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004e1c:	4858      	ldr	r0, [pc, #352]	@ (8004f80 <_printf_i+0x234>)
 8004e1e:	230a      	movs	r3, #10
 8004e20:	e011      	b.n	8004e46 <_printf_i+0xfa>
 8004e22:	6821      	ldr	r1, [r4, #0]
 8004e24:	6833      	ldr	r3, [r6, #0]
 8004e26:	0608      	lsls	r0, r1, #24
 8004e28:	f853 5b04 	ldr.w	r5, [r3], #4
 8004e2c:	d402      	bmi.n	8004e34 <_printf_i+0xe8>
 8004e2e:	0649      	lsls	r1, r1, #25
 8004e30:	bf48      	it	mi
 8004e32:	b2ad      	uxthmi	r5, r5
 8004e34:	2f6f      	cmp	r7, #111	@ 0x6f
 8004e36:	4852      	ldr	r0, [pc, #328]	@ (8004f80 <_printf_i+0x234>)
 8004e38:	6033      	str	r3, [r6, #0]
 8004e3a:	bf14      	ite	ne
 8004e3c:	230a      	movne	r3, #10
 8004e3e:	2308      	moveq	r3, #8
 8004e40:	2100      	movs	r1, #0
 8004e42:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004e46:	6866      	ldr	r6, [r4, #4]
 8004e48:	60a6      	str	r6, [r4, #8]
 8004e4a:	2e00      	cmp	r6, #0
 8004e4c:	db05      	blt.n	8004e5a <_printf_i+0x10e>
 8004e4e:	6821      	ldr	r1, [r4, #0]
 8004e50:	432e      	orrs	r6, r5
 8004e52:	f021 0104 	bic.w	r1, r1, #4
 8004e56:	6021      	str	r1, [r4, #0]
 8004e58:	d04b      	beq.n	8004ef2 <_printf_i+0x1a6>
 8004e5a:	4616      	mov	r6, r2
 8004e5c:	fbb5 f1f3 	udiv	r1, r5, r3
 8004e60:	fb03 5711 	mls	r7, r3, r1, r5
 8004e64:	5dc7      	ldrb	r7, [r0, r7]
 8004e66:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004e6a:	462f      	mov	r7, r5
 8004e6c:	42bb      	cmp	r3, r7
 8004e6e:	460d      	mov	r5, r1
 8004e70:	d9f4      	bls.n	8004e5c <_printf_i+0x110>
 8004e72:	2b08      	cmp	r3, #8
 8004e74:	d10b      	bne.n	8004e8e <_printf_i+0x142>
 8004e76:	6823      	ldr	r3, [r4, #0]
 8004e78:	07df      	lsls	r7, r3, #31
 8004e7a:	d508      	bpl.n	8004e8e <_printf_i+0x142>
 8004e7c:	6923      	ldr	r3, [r4, #16]
 8004e7e:	6861      	ldr	r1, [r4, #4]
 8004e80:	4299      	cmp	r1, r3
 8004e82:	bfde      	ittt	le
 8004e84:	2330      	movle	r3, #48	@ 0x30
 8004e86:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004e8a:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004e8e:	1b92      	subs	r2, r2, r6
 8004e90:	6122      	str	r2, [r4, #16]
 8004e92:	f8cd a000 	str.w	sl, [sp]
 8004e96:	464b      	mov	r3, r9
 8004e98:	aa03      	add	r2, sp, #12
 8004e9a:	4621      	mov	r1, r4
 8004e9c:	4640      	mov	r0, r8
 8004e9e:	f7ff fee7 	bl	8004c70 <_printf_common>
 8004ea2:	3001      	adds	r0, #1
 8004ea4:	d14a      	bne.n	8004f3c <_printf_i+0x1f0>
 8004ea6:	f04f 30ff 	mov.w	r0, #4294967295
 8004eaa:	b004      	add	sp, #16
 8004eac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004eb0:	6823      	ldr	r3, [r4, #0]
 8004eb2:	f043 0320 	orr.w	r3, r3, #32
 8004eb6:	6023      	str	r3, [r4, #0]
 8004eb8:	4832      	ldr	r0, [pc, #200]	@ (8004f84 <_printf_i+0x238>)
 8004eba:	2778      	movs	r7, #120	@ 0x78
 8004ebc:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004ec0:	6823      	ldr	r3, [r4, #0]
 8004ec2:	6831      	ldr	r1, [r6, #0]
 8004ec4:	061f      	lsls	r7, r3, #24
 8004ec6:	f851 5b04 	ldr.w	r5, [r1], #4
 8004eca:	d402      	bmi.n	8004ed2 <_printf_i+0x186>
 8004ecc:	065f      	lsls	r7, r3, #25
 8004ece:	bf48      	it	mi
 8004ed0:	b2ad      	uxthmi	r5, r5
 8004ed2:	6031      	str	r1, [r6, #0]
 8004ed4:	07d9      	lsls	r1, r3, #31
 8004ed6:	bf44      	itt	mi
 8004ed8:	f043 0320 	orrmi.w	r3, r3, #32
 8004edc:	6023      	strmi	r3, [r4, #0]
 8004ede:	b11d      	cbz	r5, 8004ee8 <_printf_i+0x19c>
 8004ee0:	2310      	movs	r3, #16
 8004ee2:	e7ad      	b.n	8004e40 <_printf_i+0xf4>
 8004ee4:	4826      	ldr	r0, [pc, #152]	@ (8004f80 <_printf_i+0x234>)
 8004ee6:	e7e9      	b.n	8004ebc <_printf_i+0x170>
 8004ee8:	6823      	ldr	r3, [r4, #0]
 8004eea:	f023 0320 	bic.w	r3, r3, #32
 8004eee:	6023      	str	r3, [r4, #0]
 8004ef0:	e7f6      	b.n	8004ee0 <_printf_i+0x194>
 8004ef2:	4616      	mov	r6, r2
 8004ef4:	e7bd      	b.n	8004e72 <_printf_i+0x126>
 8004ef6:	6833      	ldr	r3, [r6, #0]
 8004ef8:	6825      	ldr	r5, [r4, #0]
 8004efa:	6961      	ldr	r1, [r4, #20]
 8004efc:	1d18      	adds	r0, r3, #4
 8004efe:	6030      	str	r0, [r6, #0]
 8004f00:	062e      	lsls	r6, r5, #24
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	d501      	bpl.n	8004f0a <_printf_i+0x1be>
 8004f06:	6019      	str	r1, [r3, #0]
 8004f08:	e002      	b.n	8004f10 <_printf_i+0x1c4>
 8004f0a:	0668      	lsls	r0, r5, #25
 8004f0c:	d5fb      	bpl.n	8004f06 <_printf_i+0x1ba>
 8004f0e:	8019      	strh	r1, [r3, #0]
 8004f10:	2300      	movs	r3, #0
 8004f12:	6123      	str	r3, [r4, #16]
 8004f14:	4616      	mov	r6, r2
 8004f16:	e7bc      	b.n	8004e92 <_printf_i+0x146>
 8004f18:	6833      	ldr	r3, [r6, #0]
 8004f1a:	1d1a      	adds	r2, r3, #4
 8004f1c:	6032      	str	r2, [r6, #0]
 8004f1e:	681e      	ldr	r6, [r3, #0]
 8004f20:	6862      	ldr	r2, [r4, #4]
 8004f22:	2100      	movs	r1, #0
 8004f24:	4630      	mov	r0, r6
 8004f26:	f7fb f973 	bl	8000210 <memchr>
 8004f2a:	b108      	cbz	r0, 8004f30 <_printf_i+0x1e4>
 8004f2c:	1b80      	subs	r0, r0, r6
 8004f2e:	6060      	str	r0, [r4, #4]
 8004f30:	6863      	ldr	r3, [r4, #4]
 8004f32:	6123      	str	r3, [r4, #16]
 8004f34:	2300      	movs	r3, #0
 8004f36:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004f3a:	e7aa      	b.n	8004e92 <_printf_i+0x146>
 8004f3c:	6923      	ldr	r3, [r4, #16]
 8004f3e:	4632      	mov	r2, r6
 8004f40:	4649      	mov	r1, r9
 8004f42:	4640      	mov	r0, r8
 8004f44:	47d0      	blx	sl
 8004f46:	3001      	adds	r0, #1
 8004f48:	d0ad      	beq.n	8004ea6 <_printf_i+0x15a>
 8004f4a:	6823      	ldr	r3, [r4, #0]
 8004f4c:	079b      	lsls	r3, r3, #30
 8004f4e:	d413      	bmi.n	8004f78 <_printf_i+0x22c>
 8004f50:	68e0      	ldr	r0, [r4, #12]
 8004f52:	9b03      	ldr	r3, [sp, #12]
 8004f54:	4298      	cmp	r0, r3
 8004f56:	bfb8      	it	lt
 8004f58:	4618      	movlt	r0, r3
 8004f5a:	e7a6      	b.n	8004eaa <_printf_i+0x15e>
 8004f5c:	2301      	movs	r3, #1
 8004f5e:	4632      	mov	r2, r6
 8004f60:	4649      	mov	r1, r9
 8004f62:	4640      	mov	r0, r8
 8004f64:	47d0      	blx	sl
 8004f66:	3001      	adds	r0, #1
 8004f68:	d09d      	beq.n	8004ea6 <_printf_i+0x15a>
 8004f6a:	3501      	adds	r5, #1
 8004f6c:	68e3      	ldr	r3, [r4, #12]
 8004f6e:	9903      	ldr	r1, [sp, #12]
 8004f70:	1a5b      	subs	r3, r3, r1
 8004f72:	42ab      	cmp	r3, r5
 8004f74:	dcf2      	bgt.n	8004f5c <_printf_i+0x210>
 8004f76:	e7eb      	b.n	8004f50 <_printf_i+0x204>
 8004f78:	2500      	movs	r5, #0
 8004f7a:	f104 0619 	add.w	r6, r4, #25
 8004f7e:	e7f5      	b.n	8004f6c <_printf_i+0x220>
 8004f80:	08005401 	.word	0x08005401
 8004f84:	08005412 	.word	0x08005412

08004f88 <__sflush_r>:
 8004f88:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004f8c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004f90:	0716      	lsls	r6, r2, #28
 8004f92:	4605      	mov	r5, r0
 8004f94:	460c      	mov	r4, r1
 8004f96:	d454      	bmi.n	8005042 <__sflush_r+0xba>
 8004f98:	684b      	ldr	r3, [r1, #4]
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	dc02      	bgt.n	8004fa4 <__sflush_r+0x1c>
 8004f9e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8004fa0:	2b00      	cmp	r3, #0
 8004fa2:	dd48      	ble.n	8005036 <__sflush_r+0xae>
 8004fa4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004fa6:	2e00      	cmp	r6, #0
 8004fa8:	d045      	beq.n	8005036 <__sflush_r+0xae>
 8004faa:	2300      	movs	r3, #0
 8004fac:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8004fb0:	682f      	ldr	r7, [r5, #0]
 8004fb2:	6a21      	ldr	r1, [r4, #32]
 8004fb4:	602b      	str	r3, [r5, #0]
 8004fb6:	d030      	beq.n	800501a <__sflush_r+0x92>
 8004fb8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8004fba:	89a3      	ldrh	r3, [r4, #12]
 8004fbc:	0759      	lsls	r1, r3, #29
 8004fbe:	d505      	bpl.n	8004fcc <__sflush_r+0x44>
 8004fc0:	6863      	ldr	r3, [r4, #4]
 8004fc2:	1ad2      	subs	r2, r2, r3
 8004fc4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8004fc6:	b10b      	cbz	r3, 8004fcc <__sflush_r+0x44>
 8004fc8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004fca:	1ad2      	subs	r2, r2, r3
 8004fcc:	2300      	movs	r3, #0
 8004fce:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004fd0:	6a21      	ldr	r1, [r4, #32]
 8004fd2:	4628      	mov	r0, r5
 8004fd4:	47b0      	blx	r6
 8004fd6:	1c43      	adds	r3, r0, #1
 8004fd8:	89a3      	ldrh	r3, [r4, #12]
 8004fda:	d106      	bne.n	8004fea <__sflush_r+0x62>
 8004fdc:	6829      	ldr	r1, [r5, #0]
 8004fde:	291d      	cmp	r1, #29
 8004fe0:	d82b      	bhi.n	800503a <__sflush_r+0xb2>
 8004fe2:	4a2a      	ldr	r2, [pc, #168]	@ (800508c <__sflush_r+0x104>)
 8004fe4:	40ca      	lsrs	r2, r1
 8004fe6:	07d6      	lsls	r6, r2, #31
 8004fe8:	d527      	bpl.n	800503a <__sflush_r+0xb2>
 8004fea:	2200      	movs	r2, #0
 8004fec:	6062      	str	r2, [r4, #4]
 8004fee:	04d9      	lsls	r1, r3, #19
 8004ff0:	6922      	ldr	r2, [r4, #16]
 8004ff2:	6022      	str	r2, [r4, #0]
 8004ff4:	d504      	bpl.n	8005000 <__sflush_r+0x78>
 8004ff6:	1c42      	adds	r2, r0, #1
 8004ff8:	d101      	bne.n	8004ffe <__sflush_r+0x76>
 8004ffa:	682b      	ldr	r3, [r5, #0]
 8004ffc:	b903      	cbnz	r3, 8005000 <__sflush_r+0x78>
 8004ffe:	6560      	str	r0, [r4, #84]	@ 0x54
 8005000:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005002:	602f      	str	r7, [r5, #0]
 8005004:	b1b9      	cbz	r1, 8005036 <__sflush_r+0xae>
 8005006:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800500a:	4299      	cmp	r1, r3
 800500c:	d002      	beq.n	8005014 <__sflush_r+0x8c>
 800500e:	4628      	mov	r0, r5
 8005010:	f7ff fbf4 	bl	80047fc <_free_r>
 8005014:	2300      	movs	r3, #0
 8005016:	6363      	str	r3, [r4, #52]	@ 0x34
 8005018:	e00d      	b.n	8005036 <__sflush_r+0xae>
 800501a:	2301      	movs	r3, #1
 800501c:	4628      	mov	r0, r5
 800501e:	47b0      	blx	r6
 8005020:	4602      	mov	r2, r0
 8005022:	1c50      	adds	r0, r2, #1
 8005024:	d1c9      	bne.n	8004fba <__sflush_r+0x32>
 8005026:	682b      	ldr	r3, [r5, #0]
 8005028:	2b00      	cmp	r3, #0
 800502a:	d0c6      	beq.n	8004fba <__sflush_r+0x32>
 800502c:	2b1d      	cmp	r3, #29
 800502e:	d001      	beq.n	8005034 <__sflush_r+0xac>
 8005030:	2b16      	cmp	r3, #22
 8005032:	d11e      	bne.n	8005072 <__sflush_r+0xea>
 8005034:	602f      	str	r7, [r5, #0]
 8005036:	2000      	movs	r0, #0
 8005038:	e022      	b.n	8005080 <__sflush_r+0xf8>
 800503a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800503e:	b21b      	sxth	r3, r3
 8005040:	e01b      	b.n	800507a <__sflush_r+0xf2>
 8005042:	690f      	ldr	r7, [r1, #16]
 8005044:	2f00      	cmp	r7, #0
 8005046:	d0f6      	beq.n	8005036 <__sflush_r+0xae>
 8005048:	0793      	lsls	r3, r2, #30
 800504a:	680e      	ldr	r6, [r1, #0]
 800504c:	bf08      	it	eq
 800504e:	694b      	ldreq	r3, [r1, #20]
 8005050:	600f      	str	r7, [r1, #0]
 8005052:	bf18      	it	ne
 8005054:	2300      	movne	r3, #0
 8005056:	eba6 0807 	sub.w	r8, r6, r7
 800505a:	608b      	str	r3, [r1, #8]
 800505c:	f1b8 0f00 	cmp.w	r8, #0
 8005060:	dde9      	ble.n	8005036 <__sflush_r+0xae>
 8005062:	6a21      	ldr	r1, [r4, #32]
 8005064:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8005066:	4643      	mov	r3, r8
 8005068:	463a      	mov	r2, r7
 800506a:	4628      	mov	r0, r5
 800506c:	47b0      	blx	r6
 800506e:	2800      	cmp	r0, #0
 8005070:	dc08      	bgt.n	8005084 <__sflush_r+0xfc>
 8005072:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005076:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800507a:	81a3      	strh	r3, [r4, #12]
 800507c:	f04f 30ff 	mov.w	r0, #4294967295
 8005080:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005084:	4407      	add	r7, r0
 8005086:	eba8 0800 	sub.w	r8, r8, r0
 800508a:	e7e7      	b.n	800505c <__sflush_r+0xd4>
 800508c:	20400001 	.word	0x20400001

08005090 <_fflush_r>:
 8005090:	b538      	push	{r3, r4, r5, lr}
 8005092:	690b      	ldr	r3, [r1, #16]
 8005094:	4605      	mov	r5, r0
 8005096:	460c      	mov	r4, r1
 8005098:	b913      	cbnz	r3, 80050a0 <_fflush_r+0x10>
 800509a:	2500      	movs	r5, #0
 800509c:	4628      	mov	r0, r5
 800509e:	bd38      	pop	{r3, r4, r5, pc}
 80050a0:	b118      	cbz	r0, 80050aa <_fflush_r+0x1a>
 80050a2:	6a03      	ldr	r3, [r0, #32]
 80050a4:	b90b      	cbnz	r3, 80050aa <_fflush_r+0x1a>
 80050a6:	f7ff faa1 	bl	80045ec <__sinit>
 80050aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d0f3      	beq.n	800509a <_fflush_r+0xa>
 80050b2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80050b4:	07d0      	lsls	r0, r2, #31
 80050b6:	d404      	bmi.n	80050c2 <_fflush_r+0x32>
 80050b8:	0599      	lsls	r1, r3, #22
 80050ba:	d402      	bmi.n	80050c2 <_fflush_r+0x32>
 80050bc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80050be:	f7ff fb9a 	bl	80047f6 <__retarget_lock_acquire_recursive>
 80050c2:	4628      	mov	r0, r5
 80050c4:	4621      	mov	r1, r4
 80050c6:	f7ff ff5f 	bl	8004f88 <__sflush_r>
 80050ca:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80050cc:	07da      	lsls	r2, r3, #31
 80050ce:	4605      	mov	r5, r0
 80050d0:	d4e4      	bmi.n	800509c <_fflush_r+0xc>
 80050d2:	89a3      	ldrh	r3, [r4, #12]
 80050d4:	059b      	lsls	r3, r3, #22
 80050d6:	d4e1      	bmi.n	800509c <_fflush_r+0xc>
 80050d8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80050da:	f7ff fb8d 	bl	80047f8 <__retarget_lock_release_recursive>
 80050de:	e7dd      	b.n	800509c <_fflush_r+0xc>

080050e0 <__swbuf_r>:
 80050e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80050e2:	460e      	mov	r6, r1
 80050e4:	4614      	mov	r4, r2
 80050e6:	4605      	mov	r5, r0
 80050e8:	b118      	cbz	r0, 80050f2 <__swbuf_r+0x12>
 80050ea:	6a03      	ldr	r3, [r0, #32]
 80050ec:	b90b      	cbnz	r3, 80050f2 <__swbuf_r+0x12>
 80050ee:	f7ff fa7d 	bl	80045ec <__sinit>
 80050f2:	69a3      	ldr	r3, [r4, #24]
 80050f4:	60a3      	str	r3, [r4, #8]
 80050f6:	89a3      	ldrh	r3, [r4, #12]
 80050f8:	071a      	lsls	r2, r3, #28
 80050fa:	d501      	bpl.n	8005100 <__swbuf_r+0x20>
 80050fc:	6923      	ldr	r3, [r4, #16]
 80050fe:	b943      	cbnz	r3, 8005112 <__swbuf_r+0x32>
 8005100:	4621      	mov	r1, r4
 8005102:	4628      	mov	r0, r5
 8005104:	f000 f82a 	bl	800515c <__swsetup_r>
 8005108:	b118      	cbz	r0, 8005112 <__swbuf_r+0x32>
 800510a:	f04f 37ff 	mov.w	r7, #4294967295
 800510e:	4638      	mov	r0, r7
 8005110:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005112:	6823      	ldr	r3, [r4, #0]
 8005114:	6922      	ldr	r2, [r4, #16]
 8005116:	1a98      	subs	r0, r3, r2
 8005118:	6963      	ldr	r3, [r4, #20]
 800511a:	b2f6      	uxtb	r6, r6
 800511c:	4283      	cmp	r3, r0
 800511e:	4637      	mov	r7, r6
 8005120:	dc05      	bgt.n	800512e <__swbuf_r+0x4e>
 8005122:	4621      	mov	r1, r4
 8005124:	4628      	mov	r0, r5
 8005126:	f7ff ffb3 	bl	8005090 <_fflush_r>
 800512a:	2800      	cmp	r0, #0
 800512c:	d1ed      	bne.n	800510a <__swbuf_r+0x2a>
 800512e:	68a3      	ldr	r3, [r4, #8]
 8005130:	3b01      	subs	r3, #1
 8005132:	60a3      	str	r3, [r4, #8]
 8005134:	6823      	ldr	r3, [r4, #0]
 8005136:	1c5a      	adds	r2, r3, #1
 8005138:	6022      	str	r2, [r4, #0]
 800513a:	701e      	strb	r6, [r3, #0]
 800513c:	6962      	ldr	r2, [r4, #20]
 800513e:	1c43      	adds	r3, r0, #1
 8005140:	429a      	cmp	r2, r3
 8005142:	d004      	beq.n	800514e <__swbuf_r+0x6e>
 8005144:	89a3      	ldrh	r3, [r4, #12]
 8005146:	07db      	lsls	r3, r3, #31
 8005148:	d5e1      	bpl.n	800510e <__swbuf_r+0x2e>
 800514a:	2e0a      	cmp	r6, #10
 800514c:	d1df      	bne.n	800510e <__swbuf_r+0x2e>
 800514e:	4621      	mov	r1, r4
 8005150:	4628      	mov	r0, r5
 8005152:	f7ff ff9d 	bl	8005090 <_fflush_r>
 8005156:	2800      	cmp	r0, #0
 8005158:	d0d9      	beq.n	800510e <__swbuf_r+0x2e>
 800515a:	e7d6      	b.n	800510a <__swbuf_r+0x2a>

0800515c <__swsetup_r>:
 800515c:	b538      	push	{r3, r4, r5, lr}
 800515e:	4b29      	ldr	r3, [pc, #164]	@ (8005204 <__swsetup_r+0xa8>)
 8005160:	4605      	mov	r5, r0
 8005162:	6818      	ldr	r0, [r3, #0]
 8005164:	460c      	mov	r4, r1
 8005166:	b118      	cbz	r0, 8005170 <__swsetup_r+0x14>
 8005168:	6a03      	ldr	r3, [r0, #32]
 800516a:	b90b      	cbnz	r3, 8005170 <__swsetup_r+0x14>
 800516c:	f7ff fa3e 	bl	80045ec <__sinit>
 8005170:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005174:	0719      	lsls	r1, r3, #28
 8005176:	d422      	bmi.n	80051be <__swsetup_r+0x62>
 8005178:	06da      	lsls	r2, r3, #27
 800517a:	d407      	bmi.n	800518c <__swsetup_r+0x30>
 800517c:	2209      	movs	r2, #9
 800517e:	602a      	str	r2, [r5, #0]
 8005180:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005184:	81a3      	strh	r3, [r4, #12]
 8005186:	f04f 30ff 	mov.w	r0, #4294967295
 800518a:	e033      	b.n	80051f4 <__swsetup_r+0x98>
 800518c:	0758      	lsls	r0, r3, #29
 800518e:	d512      	bpl.n	80051b6 <__swsetup_r+0x5a>
 8005190:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005192:	b141      	cbz	r1, 80051a6 <__swsetup_r+0x4a>
 8005194:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005198:	4299      	cmp	r1, r3
 800519a:	d002      	beq.n	80051a2 <__swsetup_r+0x46>
 800519c:	4628      	mov	r0, r5
 800519e:	f7ff fb2d 	bl	80047fc <_free_r>
 80051a2:	2300      	movs	r3, #0
 80051a4:	6363      	str	r3, [r4, #52]	@ 0x34
 80051a6:	89a3      	ldrh	r3, [r4, #12]
 80051a8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80051ac:	81a3      	strh	r3, [r4, #12]
 80051ae:	2300      	movs	r3, #0
 80051b0:	6063      	str	r3, [r4, #4]
 80051b2:	6923      	ldr	r3, [r4, #16]
 80051b4:	6023      	str	r3, [r4, #0]
 80051b6:	89a3      	ldrh	r3, [r4, #12]
 80051b8:	f043 0308 	orr.w	r3, r3, #8
 80051bc:	81a3      	strh	r3, [r4, #12]
 80051be:	6923      	ldr	r3, [r4, #16]
 80051c0:	b94b      	cbnz	r3, 80051d6 <__swsetup_r+0x7a>
 80051c2:	89a3      	ldrh	r3, [r4, #12]
 80051c4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80051c8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80051cc:	d003      	beq.n	80051d6 <__swsetup_r+0x7a>
 80051ce:	4621      	mov	r1, r4
 80051d0:	4628      	mov	r0, r5
 80051d2:	f000 f84f 	bl	8005274 <__smakebuf_r>
 80051d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80051da:	f013 0201 	ands.w	r2, r3, #1
 80051de:	d00a      	beq.n	80051f6 <__swsetup_r+0x9a>
 80051e0:	2200      	movs	r2, #0
 80051e2:	60a2      	str	r2, [r4, #8]
 80051e4:	6962      	ldr	r2, [r4, #20]
 80051e6:	4252      	negs	r2, r2
 80051e8:	61a2      	str	r2, [r4, #24]
 80051ea:	6922      	ldr	r2, [r4, #16]
 80051ec:	b942      	cbnz	r2, 8005200 <__swsetup_r+0xa4>
 80051ee:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80051f2:	d1c5      	bne.n	8005180 <__swsetup_r+0x24>
 80051f4:	bd38      	pop	{r3, r4, r5, pc}
 80051f6:	0799      	lsls	r1, r3, #30
 80051f8:	bf58      	it	pl
 80051fa:	6962      	ldrpl	r2, [r4, #20]
 80051fc:	60a2      	str	r2, [r4, #8]
 80051fe:	e7f4      	b.n	80051ea <__swsetup_r+0x8e>
 8005200:	2000      	movs	r0, #0
 8005202:	e7f7      	b.n	80051f4 <__swsetup_r+0x98>
 8005204:	20000018 	.word	0x20000018

08005208 <_sbrk_r>:
 8005208:	b538      	push	{r3, r4, r5, lr}
 800520a:	4d06      	ldr	r5, [pc, #24]	@ (8005224 <_sbrk_r+0x1c>)
 800520c:	2300      	movs	r3, #0
 800520e:	4604      	mov	r4, r0
 8005210:	4608      	mov	r0, r1
 8005212:	602b      	str	r3, [r5, #0]
 8005214:	f7fc fb08 	bl	8001828 <_sbrk>
 8005218:	1c43      	adds	r3, r0, #1
 800521a:	d102      	bne.n	8005222 <_sbrk_r+0x1a>
 800521c:	682b      	ldr	r3, [r5, #0]
 800521e:	b103      	cbz	r3, 8005222 <_sbrk_r+0x1a>
 8005220:	6023      	str	r3, [r4, #0]
 8005222:	bd38      	pop	{r3, r4, r5, pc}
 8005224:	200002a0 	.word	0x200002a0

08005228 <__swhatbuf_r>:
 8005228:	b570      	push	{r4, r5, r6, lr}
 800522a:	460c      	mov	r4, r1
 800522c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005230:	2900      	cmp	r1, #0
 8005232:	b096      	sub	sp, #88	@ 0x58
 8005234:	4615      	mov	r5, r2
 8005236:	461e      	mov	r6, r3
 8005238:	da0d      	bge.n	8005256 <__swhatbuf_r+0x2e>
 800523a:	89a3      	ldrh	r3, [r4, #12]
 800523c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8005240:	f04f 0100 	mov.w	r1, #0
 8005244:	bf14      	ite	ne
 8005246:	2340      	movne	r3, #64	@ 0x40
 8005248:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800524c:	2000      	movs	r0, #0
 800524e:	6031      	str	r1, [r6, #0]
 8005250:	602b      	str	r3, [r5, #0]
 8005252:	b016      	add	sp, #88	@ 0x58
 8005254:	bd70      	pop	{r4, r5, r6, pc}
 8005256:	466a      	mov	r2, sp
 8005258:	f000 f848 	bl	80052ec <_fstat_r>
 800525c:	2800      	cmp	r0, #0
 800525e:	dbec      	blt.n	800523a <__swhatbuf_r+0x12>
 8005260:	9901      	ldr	r1, [sp, #4]
 8005262:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8005266:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800526a:	4259      	negs	r1, r3
 800526c:	4159      	adcs	r1, r3
 800526e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005272:	e7eb      	b.n	800524c <__swhatbuf_r+0x24>

08005274 <__smakebuf_r>:
 8005274:	898b      	ldrh	r3, [r1, #12]
 8005276:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005278:	079d      	lsls	r5, r3, #30
 800527a:	4606      	mov	r6, r0
 800527c:	460c      	mov	r4, r1
 800527e:	d507      	bpl.n	8005290 <__smakebuf_r+0x1c>
 8005280:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8005284:	6023      	str	r3, [r4, #0]
 8005286:	6123      	str	r3, [r4, #16]
 8005288:	2301      	movs	r3, #1
 800528a:	6163      	str	r3, [r4, #20]
 800528c:	b003      	add	sp, #12
 800528e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005290:	ab01      	add	r3, sp, #4
 8005292:	466a      	mov	r2, sp
 8005294:	f7ff ffc8 	bl	8005228 <__swhatbuf_r>
 8005298:	9f00      	ldr	r7, [sp, #0]
 800529a:	4605      	mov	r5, r0
 800529c:	4639      	mov	r1, r7
 800529e:	4630      	mov	r0, r6
 80052a0:	f7ff fb18 	bl	80048d4 <_malloc_r>
 80052a4:	b948      	cbnz	r0, 80052ba <__smakebuf_r+0x46>
 80052a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80052aa:	059a      	lsls	r2, r3, #22
 80052ac:	d4ee      	bmi.n	800528c <__smakebuf_r+0x18>
 80052ae:	f023 0303 	bic.w	r3, r3, #3
 80052b2:	f043 0302 	orr.w	r3, r3, #2
 80052b6:	81a3      	strh	r3, [r4, #12]
 80052b8:	e7e2      	b.n	8005280 <__smakebuf_r+0xc>
 80052ba:	89a3      	ldrh	r3, [r4, #12]
 80052bc:	6020      	str	r0, [r4, #0]
 80052be:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80052c2:	81a3      	strh	r3, [r4, #12]
 80052c4:	9b01      	ldr	r3, [sp, #4]
 80052c6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80052ca:	b15b      	cbz	r3, 80052e4 <__smakebuf_r+0x70>
 80052cc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80052d0:	4630      	mov	r0, r6
 80052d2:	f000 f81d 	bl	8005310 <_isatty_r>
 80052d6:	b128      	cbz	r0, 80052e4 <__smakebuf_r+0x70>
 80052d8:	89a3      	ldrh	r3, [r4, #12]
 80052da:	f023 0303 	bic.w	r3, r3, #3
 80052de:	f043 0301 	orr.w	r3, r3, #1
 80052e2:	81a3      	strh	r3, [r4, #12]
 80052e4:	89a3      	ldrh	r3, [r4, #12]
 80052e6:	431d      	orrs	r5, r3
 80052e8:	81a5      	strh	r5, [r4, #12]
 80052ea:	e7cf      	b.n	800528c <__smakebuf_r+0x18>

080052ec <_fstat_r>:
 80052ec:	b538      	push	{r3, r4, r5, lr}
 80052ee:	4d07      	ldr	r5, [pc, #28]	@ (800530c <_fstat_r+0x20>)
 80052f0:	2300      	movs	r3, #0
 80052f2:	4604      	mov	r4, r0
 80052f4:	4608      	mov	r0, r1
 80052f6:	4611      	mov	r1, r2
 80052f8:	602b      	str	r3, [r5, #0]
 80052fa:	f7fc fa6d 	bl	80017d8 <_fstat>
 80052fe:	1c43      	adds	r3, r0, #1
 8005300:	d102      	bne.n	8005308 <_fstat_r+0x1c>
 8005302:	682b      	ldr	r3, [r5, #0]
 8005304:	b103      	cbz	r3, 8005308 <_fstat_r+0x1c>
 8005306:	6023      	str	r3, [r4, #0]
 8005308:	bd38      	pop	{r3, r4, r5, pc}
 800530a:	bf00      	nop
 800530c:	200002a0 	.word	0x200002a0

08005310 <_isatty_r>:
 8005310:	b538      	push	{r3, r4, r5, lr}
 8005312:	4d06      	ldr	r5, [pc, #24]	@ (800532c <_isatty_r+0x1c>)
 8005314:	2300      	movs	r3, #0
 8005316:	4604      	mov	r4, r0
 8005318:	4608      	mov	r0, r1
 800531a:	602b      	str	r3, [r5, #0]
 800531c:	f7fc fa6c 	bl	80017f8 <_isatty>
 8005320:	1c43      	adds	r3, r0, #1
 8005322:	d102      	bne.n	800532a <_isatty_r+0x1a>
 8005324:	682b      	ldr	r3, [r5, #0]
 8005326:	b103      	cbz	r3, 800532a <_isatty_r+0x1a>
 8005328:	6023      	str	r3, [r4, #0]
 800532a:	bd38      	pop	{r3, r4, r5, pc}
 800532c:	200002a0 	.word	0x200002a0

08005330 <_init>:
 8005330:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005332:	bf00      	nop
 8005334:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005336:	bc08      	pop	{r3}
 8005338:	469e      	mov	lr, r3
 800533a:	4770      	bx	lr

0800533c <_fini>:
 800533c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800533e:	bf00      	nop
 8005340:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005342:	bc08      	pop	{r3}
 8005344:	469e      	mov	lr, r3
 8005346:	4770      	bx	lr
