[05/31 13:47:43      0s] 
[05/31 13:47:43      0s] Cadence Innovus(TM) Implementation System.
[05/31 13:47:43      0s] Copyright 2024 Cadence Design Systems, Inc. All rights reserved worldwide.
[05/31 13:47:43      0s] 
[05/31 13:47:43      0s] Version:	v23.10-p003_1, built Thu Feb 1 13:54:57 PST 2024
[05/31 13:47:43      0s] Options:	
[05/31 13:47:43      0s] Date:		Sat May 31 13:47:43 2025
[05/31 13:47:43      0s] Host:		linrack12.bioeelocal (x86_64 w/Linux 4.18.0-553.22.1.el8_10.x86_64) (24cores*48cpus*Intel(R) Xeon(R) Gold 6240R CPU @ 2.40GHz 36608KB)
[05/31 13:47:43      0s] OS:		Red Hat Enterprise Linux 8.10 (Ootpa)
[05/31 13:47:43      0s] 
[05/31 13:47:43      0s] License:
[05/31 13:47:43      0s] 		[13:47:43.494513] Configured Lic search path (23.02-s003): 5280@bioeelincad.ee.columbia.edu

[05/31 13:47:43      0s] 		invs	Innovus Implementation System	23.1	checkout succeeded
[05/31 13:47:43      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[05/31 13:47:45      1s] {{{ isCertus 0,  isCertusOrDistOptClient = 0, isInnovusCertusClient = 0}}}
[05/31 13:48:01     14s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v23.10-p003_1 (64bit) 02/01/2024 13:54 (Linux 3.10.0-693.el7.x86_64)
[05/31 13:48:05     17s] @(#)CDS: NanoRoute 23.10-p003_1 NR240109-1512/23_10-UB (database version 18.20.618) {superthreading v2.20}
[05/31 13:48:05     17s] @(#)CDS: AAE 23.10-p002 (64bit) 02/01/2024 (Linux 3.10.0-693.el7.x86_64)
[05/31 13:48:05     17s] @(#)CDS: CTE 23.10-p003_1 () Dec  5 2023 19:42:23 ( )
[05/31 13:48:05     17s] @(#)CDS: SYNTECH 23.10-p002_1 () Nov 29 2023 02:17:21 ( )
[05/31 13:48:05     17s] @(#)CDS: CPE v23.10-p004
[05/31 13:48:05     17s] @(#)CDS: IQuantus/TQuantus 22.1.1-s215 (64bit) Mon Nov 20 10:05:08 PST 2023 (Linux 3.10.0-693.el7.x86_64)
[05/31 13:48:05     17s] @(#)CDS: OA 22.61-p007 Wed Sep 27 19:40:10 2023
[05/31 13:48:05     17s] @(#)CDS: SGN 23.10-d005 (03-Oct-2023) (64 bit executable, TkQt5.15.9)
[05/31 13:48:05     17s] @(#)CDS: RCDB 11.15.0
[05/31 13:48:05     17s] @(#)CDS: STYLUS 23.10-a001_1 (12/04/2023 04:39 PST)
[05/31 13:48:05     17s] @(#)CDS: IntegrityPlanner-23.10-12651 (23.10) (2023-09-06 08:32:42+0800)
[05/31 13:48:05     17s] @(#)CDS: SYNTHESIS_ENGINE 23.10-b027
[05/31 13:48:05     17s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_1000984_linrack12.bioeelocal_ssokolovskiy_5P1KWF.

[05/31 13:48:05     17s] Change the soft stacksize limit to 0.2%RAM (1544 mbytes). Set global soft_stack_size_limit to change the value.
[05/31 13:48:07     18s] 
[05/31 13:48:07     18s] **INFO:  MMMC transition support version v31-84 
[05/31 13:48:07     18s] 
[05/31 13:48:07     18s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[05/31 13:48:07     18s] <CMD> suppressMessage ENCEXT-2799
[05/31 13:48:08     18s] <CMD> getVersion
[05/31 13:48:08     18s] [INFO] Loading PVS 23.10 fill procedures
[05/31 13:48:08     18s] <CMD> win
[05/31 13:48:19     19s] <CMD> set_message -id IMPLF-200 -suppress
[05/31 13:48:19     19s] <CMD> set_message -id IMPLF-201 -suppress
[05/31 13:48:19     19s] <CMD> set_message -id IMPFP-3961 -suppress
[05/31 13:48:19     19s] <CMD> set_message -id IMPSP-9025 -suppress
[05/31 13:48:19     19s] <CMD> set init_gnd_net gnd
[05/31 13:48:19     19s] <CMD> set init_lef_file {/tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PlaceRoute/Innovus/Techfiles/10M_2Mx_5Cx_1Jx_2Qx_LB/22FDSOI_10M_2Mx_5Cx_1Jx_2Qx_LB_116cpp_tech.lef /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PlaceRoute/Innovus/Techfiles/22fdsoi_standard_site.lef /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/lef/5.8/gf22nspslogl24edl116f.lef}
[05/31 13:48:19     19s] <CMD> set init_design_settop 0
[05/31 13:48:19     19s] <CMD> set init_verilog ../adder_nl.v
[05/31 13:48:19     19s] <CMD> set init_mmmc_file mmmc_setup.tcl
[05/31 13:48:19     19s] <CMD> set init_pwr_net vdd
[05/31 13:48:19     19s] <CMD> init_design -setup view_slow_mission -hold view_fast_mission
[05/31 13:48:19     19s] #% Begin Load MMMC data ... (date=05/31 13:48:19, mem=1787.3M)
[05/31 13:48:19     19s] #% End Load MMMC data ... (date=05/31 13:48:19, total cpu=0:00:00.0, real=0:00:00.0, peak res=1788.4M, current mem=1788.4M)
[05/31 13:48:19     19s] INFO: New setup and hold views overwrite old settings during design initialization
[05/31 13:48:19     19s] 
[05/31 13:48:19     19s] Loading LEF file /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PlaceRoute/Innovus/Techfiles/10M_2Mx_5Cx_1Jx_2Qx_LB/22FDSOI_10M_2Mx_5Cx_1Jx_2Qx_LB_116cpp_tech.lef ...
[05/31 13:48:19     19s] 
[05/31 13:48:19     19s] Loading LEF file /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PlaceRoute/Innovus/Techfiles/22fdsoi_standard_site.lef ...
[05/31 13:48:19     19s] 
[05/31 13:48:19     19s] Loading LEF file /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/lef/5.8/gf22nspslogl24edl116f.lef ...
[05/31 13:48:19     19s] Set DBUPerIGU to M1 pitch 116.
[05/31 13:48:19     19s] [13:48:19.274129] Periodic Lic check successful
[13:48:19.274161] Feature usage summary:
[13:48:19.274161] Innovus_Impl_System
[13:48:19.274162] Innovus_20nm_Opt

[05/31 13:48:19     19s] This command "init_design -setup view_slow_mission -hold view_fast_mission" required an extra checkout of license invs_20nm.
[05/31 13:48:19     19s] Additional license(s) checked out: 1 'Innovus_20nm_Opt' license(s)
[05/31 13:48:19     20s] 
##  Check design process and node:  
##  Both design process and tech node are not set.

[05/31 13:48:19     20s] Loading view definition file from mmmc_setup.tcl
[05/31 13:48:19     20s] Reading lib_slow timing library '/tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib' ...
[05/31 13:48:49     49s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_TIEDIN_1'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[05/31 13:48:49     49s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT9'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[05/31 13:48:49     49s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT8'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[05/31 13:48:49     49s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT7'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[05/31 13:48:49     49s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT6'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[05/31 13:48:49     49s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT5'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[05/31 13:48:49     49s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT4'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[05/31 13:48:49     49s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT3'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[05/31 13:48:49     49s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT20'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[05/31 13:48:49     49s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT2'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[05/31 13:48:49     49s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT19'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[05/31 13:48:49     49s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT18'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[05/31 13:48:49     49s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT17'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[05/31 13:48:49     49s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT16'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[05/31 13:48:49     49s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT15'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[05/31 13:48:49     49s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT14'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[05/31 13:48:49     49s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT13'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[05/31 13:48:49     49s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT12'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[05/31 13:48:49     49s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT11'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[05/31 13:48:49     49s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT10'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[05/31 13:48:49     49s] Message <TECHLIB-302> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[05/31 13:48:55     55s] Read 1371 cells in library 'gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C' 
[05/31 13:48:55     55s] Reading lib_fast timing library '/tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_FFG_0P88V_0P00V_0P00V_0P00V_M40C.lib' ...
[05/31 13:49:31     91s] Read 1371 cells in library 'gf22nspslogl24edl116f_FFG_0P88V_0P00V_0P00V_0P00V_M40C' 
[05/31 13:49:31     92s] Ending "PreSetAnalysisView" (total cpu=0:01:12, real=0:01:12, peak res=3455.9M, current mem=2019.8M)
[05/31 13:49:31     92s] *** End library_loading (cpu=1.19min, real=1.20min, mem=1010.1M, fe_cpu=1.53min, fe_real=1.80min, fe_mem=2672.7M) ***
[05/31 13:49:31     92s] #% Begin Load netlist data ... (date=05/31 13:49:31, mem=2019.9M)
[05/31 13:49:31     92s] *** Begin netlist parsing (mem=2672.7M) ***
[05/31 13:49:31     92s] Created 1371 new cells from 2 timing libraries.
[05/31 13:49:31     92s] Reading netlist ...
[05/31 13:49:31     92s] Backslashed names will retain backslash and a trailing blank character.
[05/31 13:49:31     92s] Reading verilog netlist '../adder_nl.v'
[05/31 13:49:31     92s] 
[05/31 13:49:31     92s] *** Memory Usage v#2 (Current mem = 2672.723M, initial mem = 820.590M) ***
[05/31 13:49:31     92s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=2672.7M) ***
[05/31 13:49:31     92s] #% End Load netlist data ... (date=05/31 13:49:31, total cpu=0:00:00.1, real=0:00:00.0, peak res=2263.2M, current mem=2263.2M)
[05/31 13:49:31     92s] Top level cell is adder.
[05/31 13:49:33     93s] Hooked 2742 DB cells to tlib cells.
[05/31 13:49:33     93s] Ending "BindLib:" (total cpu=0:00:01.0, real=0:00:01.0, peak res=2877.8M, current mem=2877.8M)
[05/31 13:49:33     93s] Starting recursive module instantiation check.
[05/31 13:49:33     93s] No recursion found.
[05/31 13:49:33     93s] Building hierarchical netlist for Cell adder ...
[05/31 13:49:33     93s] ***** UseNewTieNetMode *****.
[05/31 13:49:33     93s] *** Netlist is unique.
[05/31 13:49:33     93s] Setting Std. cell height to 540 DBU (smallest netlist inst).
[05/31 13:49:33     93s] ** info: there are 2743 modules.
[05/31 13:49:33     93s] ** info: there are 10 stdCell insts.
[05/31 13:49:33     93s] ** info: there are 0 insts with no signal pins.
[05/31 13:49:33     93s] 
[05/31 13:49:33     93s] *** Memory Usage v#2 (Current mem = 2854.137M, initial mem = 820.590M) ***
[05/31 13:49:33     93s] 
[05/31 13:49:33     93s] Honor LEF defined pitches for advanced node
[05/31 13:49:33     93s] Start create_tracks
[05/31 13:49:33     93s] Extraction setup Started for TopCell adder 
[05/31 13:49:33     93s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[05/31 13:49:33     93s] Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
[05/31 13:49:33     93s] eee: __QRC_SADV_USE_LE__ is set 0
[05/31 13:49:34     94s] Generating auto layer map file.
[05/31 13:49:34     94s] eee:  LayerId	    Name	QrcTechId	QrcTechName	Type
[05/31 13:49:34     94s] eee:        1	      M1	        5	         m1	Metal          
[05/31 13:49:34     94s] eee:       34	      V1	        6	         v1	Via            
[05/31 13:49:34     94s] eee:        2	      M2	        7	         m2	Metal          
[05/31 13:49:34     94s] eee:       35	      AY	        8	         ay	Via            
[05/31 13:49:34     94s] eee:        3	      C1	        9	         c1	Metal          
[05/31 13:49:34     94s] eee:       36	      A1	       10	         a1	Via            
[05/31 13:49:34     94s] eee:        4	      C2	       11	         c2	Metal          
[05/31 13:49:34     94s] eee:       37	      A2	       12	         a2	Via            
[05/31 13:49:34     94s] eee:        5	      C3	       13	         c3	Metal          
[05/31 13:49:34     94s] eee:       38	      A3	       14	         a3	Via            
[05/31 13:49:34     94s] eee:        6	      C4	       15	         c4	Metal          
[05/31 13:49:34     94s] eee:       39	      A4	       16	         a4	Via            
[05/31 13:49:34     94s] eee:        7	      C5	       17	         c5	Metal          
[05/31 13:49:34     94s] eee:       40	      YS	       18	         ys	Via            
[05/31 13:49:34     94s] eee:        8	      JA	       19	         ja	Metal          
[05/31 13:49:34     94s] eee:       41	      JV	       20	         jv	Via            
[05/31 13:49:34     94s] eee:        9	      QA	       21	         qa	Metal          
[05/31 13:49:34     94s] eee:       42	      JW	       22	         jw	Via            
[05/31 13:49:34     94s] eee:       10	      QB	       23	         qb	Metal          
[05/31 13:49:34     94s] eee:       43	      VV	       24	         vv	Via            
[05/31 13:49:34     94s] eee:       11	      LB	       25	         lb	Metal          
[05/31 13:49:34     95s] eee: TechFile: /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile
[05/31 13:49:34     95s] eee: HoWee  : 0 0 0 0 0 0 0 0 0 0 0 
[05/31 13:49:34     95s] eee: Erosn  : 0 0 0 0 0 0 0 0 0 0 0 
[05/31 13:49:34     95s] eee: nrColor: 4 4 0 0 0 0 0 0 0 0 0 
[05/31 13:49:35     95s] eee: TechFile: /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile
[05/31 13:49:35     95s] eee: HoWee  : 0 0 0 0 0 0 0 0 0 0 0 
[05/31 13:49:35     95s] eee: Erosn  : 0 0 0 0 0 0 0 0 0 0 0 
[05/31 13:49:35     95s] eee: nrColor: 4 4 0 0 0 0 0 0 0 0 0 
[05/31 13:49:35     95s] eee: Save / Restore of RC patterns enabled 
[05/31 13:49:35     95s] eee: Pattern meta data file doesn't exist
[05/31 13:49:35     95s] eee: Pattern data restore failed for 2 tech files
[05/31 13:49:35     95s] eee: Pattern extraction started for 2 tech files
[05/31 13:49:35     95s] Importing multi-corner technology file(s) for preRoute extraction...
[05/31 13:49:35      0s] /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile
[05/31 13:49:36      0s] Generating auto layer map file.
[05/31 13:49:36      0s] eee:  LayerId	    Name	QrcTechId	QrcTechName	Type
[05/31 13:49:36      0s] eee:        1	      M1	        5	         m1	Metal          
[05/31 13:49:36      0s] eee:       34	      V1	        6	         v1	Via            
[05/31 13:49:36      0s] eee:        2	      M2	        7	         m2	Metal          
[05/31 13:49:36      0s] eee:       35	      AY	        8	         ay	Via            
[05/31 13:49:36      0s] eee:        3	      C1	        9	         c1	Metal          
[05/31 13:49:36      0s] eee:       36	      A1	       10	         a1	Via            
[05/31 13:49:36      0s] eee:        4	      C2	       11	         c2	Metal          
[05/31 13:49:36      0s] eee:       37	      A2	       12	         a2	Via            
[05/31 13:49:36      0s] eee:        5	      C3	       13	         c3	Metal          
[05/31 13:49:36      0s] eee:       38	      A3	       14	         a3	Via            
[05/31 13:49:36      0s] eee:        6	      C4	       15	         c4	Metal          
[05/31 13:49:36      0s] eee:       39	      A4	       16	         a4	Via            
[05/31 13:49:36      0s] eee:        7	      C5	       17	         c5	Metal          
[05/31 13:49:36      0s] eee:       40	      YS	       18	         ys	Via            
[05/31 13:49:36      0s] eee:        8	      JA	       19	         ja	Metal          
[05/31 13:49:36      0s] eee:       41	      JV	       20	         jv	Via            
[05/31 13:49:36      0s] eee:        9	      QA	       21	         qa	Metal          
[05/31 13:49:36      0s] eee:       42	      JW	       22	         jw	Via            
[05/31 13:49:36      0s] eee:       10	      QB	       23	         qb	Metal          
[05/31 13:49:36      0s] eee:       43	      VV	       24	         vv	Via            
[05/31 13:49:36      0s] eee:       11	      LB	       25	         lb	Metal          

[05/31 13:49:38      0s] /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile
[05/31 13:49:39      0s] Generating auto layer map file.
[05/31 13:49:39      0s] eee:  LayerId	    Name	QrcTechId	QrcTechName	Type
[05/31 13:49:39      0s] eee:        1	      M1	        5	         m1	Metal          
[05/31 13:49:39      0s] eee:       34	      V1	        6	         v1	Via            
[05/31 13:49:39      0s] eee:        2	      M2	        7	         m2	Metal          
[05/31 13:49:39      0s] eee:       35	      AY	        8	         ay	Via            
[05/31 13:49:39      0s] eee:        3	      C1	        9	         c1	Metal          
[05/31 13:49:39      0s] eee:       36	      A1	       10	         a1	Via            
[05/31 13:49:39      0s] eee:        4	      C2	       11	         c2	Metal          
[05/31 13:49:39      0s] eee:       37	      A2	       12	         a2	Via            
[05/31 13:49:39      0s] eee:        5	      C3	       13	         c3	Metal          
[05/31 13:49:39      0s] eee:       38	      A3	       14	         a3	Via            
[05/31 13:49:39      0s] eee:        6	      C4	       15	         c4	Metal          
[05/31 13:49:39      0s] eee:       39	      A4	       16	         a4	Via            
[05/31 13:49:39      0s] eee:        7	      C5	       17	         c5	Metal          
[05/31 13:49:39      0s] eee:       40	      YS	       18	         ys	Via            
[05/31 13:49:39      0s] eee:        8	      JA	       19	         ja	Metal          
[05/31 13:49:39      0s] eee:       41	      JV	       20	         jv	Via            
[05/31 13:49:39      0s] eee:        9	      QA	       21	         qa	Metal          
[05/31 13:49:39      0s] eee:       42	      JW	       22	         jw	Via            
[05/31 13:49:39      0s] eee:       10	      QB	       23	         qb	Metal          
[05/31 13:49:39      0s] eee:       43	      VV	       24	         vv	Via            
[05/31 13:49:39      0s] eee:       11	      LB	       25	         lb	Metal          

[05/31 13:49:42     99s] eee: Pattern extraction completed
[05/31 13:49:42     99s] Completed (cpu: 0:00:05.7 real: 0:00:09.0)
[05/31 13:49:42     99s] Set Shrink Factor to 1.00000
[05/31 13:49:42     99s] Summary of Active RC-Corners : 
[05/31 13:49:42     99s]  
[05/31 13:49:42     99s]  Analysis View: view_slow_mission
[05/31 13:49:42     99s]     RC-Corner Name        : rc_slow
[05/31 13:49:42     99s]     RC-Corner Index       : 0
[05/31 13:49:42     99s]     RC-Corner Temperature : 25 Celsius
[05/31 13:49:42     99s]     RC-Corner Cap Table   : ''
[05/31 13:49:42     99s]     RC-Corner PreRoute Res Factor         : 1
[05/31 13:49:42     99s]     RC-Corner PreRoute Cap Factor         : 1
[05/31 13:49:42     99s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[05/31 13:49:42     99s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[05/31 13:49:42     99s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[05/31 13:49:42     99s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[05/31 13:49:42     99s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[05/31 13:49:42     99s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[05/31 13:49:42     99s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[05/31 13:49:42     99s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[05/31 13:49:42     99s]     RC-Corner Technology file: '/tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile'
[05/31 13:49:42     99s]  
[05/31 13:49:42     99s]  Analysis View: view_fast_mission
[05/31 13:49:42     99s]     RC-Corner Name        : rc_fast
[05/31 13:49:42     99s]     RC-Corner Index       : 1
[05/31 13:49:42     99s]     RC-Corner Temperature : 25 Celsius
[05/31 13:49:42     99s]     RC-Corner Cap Table   : ''
[05/31 13:49:42     99s]     RC-Corner PreRoute Res Factor         : 1
[05/31 13:49:42     99s]     RC-Corner PreRoute Cap Factor         : 1
[05/31 13:49:42     99s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[05/31 13:49:42     99s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[05/31 13:49:42     99s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[05/31 13:49:42     99s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[05/31 13:49:42     99s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[05/31 13:49:42     99s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[05/31 13:49:42     99s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[05/31 13:49:42     99s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[05/31 13:49:42     99s]     RC-Corner Technology file: '/tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile'
[05/31 13:49:42     99s] Technology file '/tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile' associated with first view 'view_slow_mission' will be used as the primary corner for the multi-corner extraction.
[05/31 13:49:42     99s] eee: RC Grid memory allocated = 528 (2 X 2 X 11 X 12b)
[05/31 13:49:42     99s] Updating RC Grid density data for preRoute extraction ...
[05/31 13:49:42     99s] eee: pegSigSF=1.070000
[05/31 13:49:42     99s] Initializing multi-corner resistance tables ...
[05/31 13:49:42     99s] eee: Grid unit RC data computation started
[05/31 13:49:42     99s] eee: Grid unit RC data computation completed
[05/31 13:49:42     99s] eee: l=1 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 13:49:42     99s] eee: l=2 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 13:49:42     99s] eee: l=3 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 13:49:42     99s] eee: l=4 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 13:49:42     99s] eee: l=5 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 13:49:42     99s] eee: l=6 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 13:49:42     99s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 13:49:42     99s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 13:49:42     99s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 13:49:42     99s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 13:49:42     99s] eee: l=11 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 13:49:42     99s] {RT rc_slow 0 2 11  {8 0} 1}
[05/31 13:49:42     99s] eee: LAM-FP: thresh=1 ; dimX=53.500000 ; dimY=40.500000 ; multX=1.000000 ; multY=1.000000 ; minP=80 ; fpMult=1.000000 ;
[05/31 13:49:42     99s] eee: LAM: n=32 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 pModAss=50 wcR=0.664000 crit=0.000000 siPrev=0 newSi=0.000000 wHLS=1.660000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[05/31 13:49:42     99s] eee: NetCapCache creation started. (Current Mem: 3115.941M) 
[05/31 13:49:42     99s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3115.941M) 
[05/31 13:49:42     99s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(4.280000, 3.240000)], Layers = [f(11) b(0)], Grid size = 5.400000 um, Grid Dim = (1 X 1)
[05/31 13:49:42     99s] eee: Metal Layers Info:
[05/31 13:49:42     99s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/31 13:49:42     99s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[05/31 13:49:42     99s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/31 13:49:42     99s] eee: |       M1 |   1 |   0.040 |   0.040 |   0.116 |  0.159 |  14.77 | V | 0 |  1 |
[05/31 13:49:42     99s] eee: |       M2 |   2 |   0.040 |   0.040 |   0.080 |  0.174 |  20.55 | H | 0 |  1 |
[05/31 13:49:42     99s] eee: |       C1 |   3 |   0.044 |   0.046 |   0.090 |  0.185 |  12.71 | V | 0 |  1 |
[05/31 13:49:42     99s] eee: |       C2 |   4 |   0.044 |   0.046 |   0.090 |  0.184 |  12.75 | H | 0 |  1 |
[05/31 13:49:42     99s] eee: |       C3 |   5 |   0.044 |   0.046 |   0.090 |  0.184 |  12.71 | V | 0 |  1 |
[05/31 13:49:42     99s] eee: |       C4 |   6 |   0.044 |   0.046 |   0.090 |  0.185 |  12.70 | H | 0 |  1 |
[05/31 13:49:42     99s] eee: |       C5 |   7 |   0.044 |   0.046 |   0.090 |  0.194 |  12.75 | V | 0 |  1 |
[05/31 13:49:42     99s] eee: |       JA |   8 |   0.450 |   0.450 |   0.900 |  0.371 |   0.03 | H | 0 |  1 |
[05/31 13:49:42     99s] eee: |       QA |   9 |   1.200 |   1.200 |   2.400 |  0.385 |   0.01 | V | 0 |  1 |
[05/31 13:49:42     99s] eee: |       QB |  10 |   1.200 |   1.200 |   2.400 |  0.372 |   0.01 | H | 0 |  1 |
[05/31 13:49:42     99s] eee: |       LB |  11 |   1.800 |   1.800 |   3.600 |  0.366 |   0.01 | V | 0 |  1 |
[05/31 13:49:42     99s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/31 13:49:42     99s] eee: uC/uR for corner rc_slow, min-width/min-spacing, 30 perc over/under densities.
[05/31 13:49:42     99s] Default value for postRoute extraction mode's effortLevel (-effortLevel option of setExtractRCMode) changed to 'medium'.
[05/31 13:49:42     99s] *Info: initialize multi-corner CTS.
[05/31 13:49:42    100s] Ending "SetAnalysisView" (total cpu=0:00:00.3, real=0:00:00.0, peak res=2877.8M, current mem=2272.3M)
[05/31 13:49:42    100s] Reading timing constraints file '../report/con.sdc' ...
[05/31 13:49:42    100s] Current (total cpu=0:01:40, real=0:01:59, peak res=3455.9M, current mem=3049.2M)
[05/31 13:49:42    100s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../report/con.sdc, Line 8).
[05/31 13:49:42    100s] 
[05/31 13:49:42    100s] INFO (CTE): Reading of timing constraints file ../report/con.sdc completed, with 1 WARNING
[05/31 13:49:42    100s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3063.8M, current mem=3063.8M)
[05/31 13:49:42    100s] Current (total cpu=0:01:41, real=0:01:59, peak res=3455.9M, current mem=3063.8M)
[05/31 13:49:42    100s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/31 13:49:42    100s] 
[05/31 13:49:42    100s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[05/31 13:49:42    100s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 13:49:42    100s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/31 13:49:42    100s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 13:49:42    100s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/31 13:49:42    100s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/31 13:49:42    100s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/31 13:49:42    100s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/31 13:49:42    100s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/31 13:49:42    100s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/31 13:49:42    100s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/31 13:49:42    100s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/31 13:49:42    100s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/31 13:49:42    100s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/31 13:49:42    100s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/31 13:49:42    100s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 13:49:42    100s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/31 13:49:42    100s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 13:49:42    100s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/31 13:49:42    100s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/31 13:49:42    100s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/31 13:49:42    100s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/31 13:49:42    100s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/31 13:49:42    100s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/31 13:49:42    100s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/31 13:49:42    100s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/31 13:49:42    100s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/31 13:49:43    100s] Summary for sequential cells identification: 
[05/31 13:49:43    100s]   Identified SBFF number: 299
[05/31 13:49:43    100s]   Identified MBFF number: 75
[05/31 13:49:43    100s]   Identified SB Latch number: 22
[05/31 13:49:43    100s]   Identified MB Latch number: 0
[05/31 13:49:43    100s]   Not identified SBFF number: 15
[05/31 13:49:43    100s]   Not identified MBFF number: 0
[05/31 13:49:43    100s]   Not identified SB Latch number: 0
[05/31 13:49:43    100s]   Not identified MB Latch number: 0
[05/31 13:49:43    100s]   Number of sequential cells which are not FFs: 45
[05/31 13:49:43    100s] Total number of combinational cells: 890
[05/31 13:49:43    100s] Total number of sequential cells: 456
[05/31 13:49:43    100s] Total number of tristate cells: 0
[05/31 13:49:43    100s] Total number of level shifter cells: 0
[05/31 13:49:43    100s] Total number of power gating cells: 0
[05/31 13:49:43    100s] Total number of isolation cells: 0
[05/31 13:49:43    100s] Total number of power switch cells: 0
[05/31 13:49:43    100s] Total number of pulse generator cells: 0
[05/31 13:49:43    100s] Total number of always on buffers: 0
[05/31 13:49:43    100s] Total number of retention cells: 0
[05/31 13:49:43    100s] Total number of physical cells: 25
[05/31 13:49:43    100s] List of usable buffers: UDB116SVT24_BUF_1 UDB116SVT24_BUF_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_12P5 UDB116SVT24_BUF_16 UDB116SVT24_BUF_16P5 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_24 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_3 UDB116SVT24_BUF_32 UDB116SVT24_BUF_3P5 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_7P5 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_L_1 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_M_2 UDB116SVT24_BUF_S_1 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_M_4 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_S_10 UDB116SVT24_BUF_S_12 UDB116SVT24_BUF_S_16 UDB116SVT24_BUF_S_2 UDB116SVT24_BUF_S_1P5 UDB116SVT24_BUF_S_20 UDB116SVT24_BUF_S_24 UDB116SVT24_BUF_S_3 UDB116SVT24_BUF_S_2P5 UDB116SVT24_BUF_S_32 UDB116SVT24_BUF_S_4 UDB116SVT24_BUF_S_5 UDB116SVT24_BUF_S_6 UDB116SVT24_BUF_S_8
[05/31 13:49:43    100s] Total number of usable buffers: 48
[05/31 13:49:43    100s] List of unusable buffers: UDB116SVT24_BUF_20 UDB116SVT24_BUF_ECOCT_1 UDB116SVT24_BUF_ECOCT_2 UDB116SVT24_BUF_ECOCT_4
[05/31 13:49:43    100s] Total number of unusable buffers: 4
[05/31 13:49:43    100s] List of usable inverters: UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_10 UDB116SVT24_INV_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_18 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_3 UDB116SVT24_INV_20 UDB116SVT24_INV_24 UDB116SVT24_INV_32 UDB116SVT24_INV_4 UDB116SVT24_INV_5 UDB116SVT24_INV_6 UDB116SVT24_INV_8 UDB116SVT24_INV_9 UDB116SVT24_INV_S_1 UDB116SVT24_INV_S_0P75 UDB116SVT24_INV_S_10 UDB116SVT24_INV_S_12 UDB116SVT24_INV_S_16 UDB116SVT24_INV_S_1P25 UDB116SVT24_INV_S_2 UDB116SVT24_INV_S_1P5 UDB116SVT24_INV_S_20 UDB116SVT24_INV_S_24 UDB116SVT24_INV_S_3 UDB116SVT24_INV_S_2P5 UDB116SVT24_INV_S_32 UDB116SVT24_INV_S_4 UDB116SVT24_INV_S_5 UDB116SVT24_INV_S_6 UDB116SVT24_INV_S_7 UDB116SVT24_INV_S_8 UDB116SVT24_INV_S_9
[05/31 13:49:43    100s] Total number of usable inverters: 37
[05/31 13:49:43    100s] List of unusable inverters: UDB116SVT24_INV_ECOCT_2 UDB116SVT24_INV_ECOCT_1 UDB116SVT24_INV_ECOCT_4
[05/31 13:49:43    100s] Total number of unusable inverters: 3
[05/31 13:49:43    100s] List of identified usable delay cells:
[05/31 13:49:43    100s] Total number of identified usable delay cells: 0
[05/31 13:49:43    100s] List of identified unusable delay cells: UDB116SVT24_DEL_L10D250_2 UDB116SVT24_DEL_L10D250_1 UDB116SVT24_DEL_L10D250_4 UDB116SVT24_DEL_L10D250_8 UDB116SVT24_DEL_L10D300_2 UDB116SVT24_DEL_L10D300_1 UDB116SVT24_DEL_L10D300_4 UDB116SVT24_DEL_L10D300_8 UDB116SVT24_DEL_L14D500_2 UDB116SVT24_DEL_L14D500_1 UDB116SVT24_DEL_L14D500_4 UDB116SVT24_DEL_L14D500_8 UDB116SVT24_DEL_L22D1000_2 UDB116SVT24_DEL_L22D1000_1 UDB116SVT24_DEL_L22D1000_4 UDB116SVT24_DEL_L22D1000_8 UDB116SVT24_DEL_L4D50_2 UDB116SVT24_DEL_L4D50_1 UDB116SVT24_DEL_L4D50_4 UDB116SVT24_DEL_L4D50_8 UDB116SVT24_DEL_L4D75_2 UDB116SVT24_DEL_L4D75_1 UDB116SVT24_DEL_L4D75_4 UDB116SVT24_DEL_L4D75_8 UDB116SVT24_DEL_L6D100_2 UDB116SVT24_DEL_L6D100_1 UDB116SVT24_DEL_L6D100_4 UDB116SVT24_DEL_L6D100_8 UDB116SVT24_DEL_L6D125_2 UDB116SVT24_DEL_L6D125_1 UDB116SVT24_DEL_L6D125_4 UDB116SVT24_DEL_L6D125_8 UDB116SVT24_DEL_L6D150_2 UDB116SVT24_DEL_L6D150_1 UDB116SVT24_DEL_L6D150_4 UDB116SVT24_DEL_L6D150_8 UDB116SVT24_DEL_L8D175_2 UDB116SVT24_DEL_L8D175_1 UDB116SVT24_DEL_L8D175_4 UDB116SVT24_DEL_L8D175_8 UDB116SVT24_DEL_L8D200_2 UDB116SVT24_DEL_L8D200_1 UDB116SVT24_DEL_L8D200_4 UDB116SVT24_DEL_L8D200_8
[05/31 13:49:43    100s] Total number of identified unusable delay cells: 44
[05/31 13:49:43    100s] 
[05/31 13:49:43    100s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[05/31 13:49:43    100s] All delay cells are dont_use. Buffers will be used to fix hold violations.
[05/31 13:49:43    100s] 
[05/31 13:49:43    100s] TimeStamp Deleting Cell Server Begin ...
[05/31 13:49:43    100s] 
[05/31 13:49:43    100s] TimeStamp Deleting Cell Server End ...
[05/31 13:49:43    100s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=3091.2M, current mem=3091.2M)
[05/31 13:49:43    100s] 
[05/31 13:49:43    100s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/31 13:49:43    100s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 13:49:43    100s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/31 13:49:43    100s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 13:49:43    100s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/31 13:49:43    100s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/31 13:49:43    100s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/31 13:49:43    100s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/31 13:49:43    100s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/31 13:49:43    100s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/31 13:49:43    100s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/31 13:49:43    100s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/31 13:49:43    100s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/31 13:49:43    100s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/31 13:49:43    100s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/31 13:49:43    100s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 13:49:43    100s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/31 13:49:43    100s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 13:49:43    100s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/31 13:49:43    100s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/31 13:49:43    100s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/31 13:49:43    100s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/31 13:49:43    100s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/31 13:49:43    100s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/31 13:49:43    100s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/31 13:49:43    100s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/31 13:49:43    100s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/31 13:49:43    100s] Summary for sequential cells identification: 
[05/31 13:49:43    100s]   Identified SBFF number: 299
[05/31 13:49:43    100s]   Identified MBFF number: 75
[05/31 13:49:43    100s]   Identified SB Latch number: 22
[05/31 13:49:43    100s]   Identified MB Latch number: 0
[05/31 13:49:43    100s]   Not identified SBFF number: 15
[05/31 13:49:43    100s]   Not identified MBFF number: 0
[05/31 13:49:43    100s]   Not identified SB Latch number: 0
[05/31 13:49:43    100s]   Not identified MB Latch number: 0
[05/31 13:49:43    100s]   Number of sequential cells which are not FFs: 45
[05/31 13:49:43    100s]  Visiting view : view_slow_mission
[05/31 13:49:43    100s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[05/31 13:49:43    100s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[05/31 13:49:43    100s]  Visiting view : view_fast_mission
[05/31 13:49:43    100s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/31 13:49:43    100s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/31 13:49:43    100s] TLC MultiMap info (StdDelay):
[05/31 13:49:43    100s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[05/31 13:49:43    100s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[05/31 13:49:43    100s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[05/31 13:49:43    100s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[05/31 13:49:43    100s]  Setting StdDelay to: 6.1ps
[05/31 13:49:43    100s] 
[05/31 13:49:43    100s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/31 13:49:43    100s] 
[05/31 13:49:43    100s] TimeStamp Deleting Cell Server Begin ...
[05/31 13:49:43    100s] 
[05/31 13:49:43    100s] TimeStamp Deleting Cell Server End ...
[05/31 13:49:43    100s] 
[05/31 13:49:43    100s] *** Summary of all messages that are not suppressed in this session:
[05/31 13:49:43    100s] Severity  ID               Count  Summary                                  
[05/31 13:49:43    100s] WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
[05/31 13:49:43    100s] WARNING   TECHLIB-302         42  No function defined for cell '%s'. The c...
[05/31 13:49:43    100s] *** Message Summary: 43 warning(s), 0 error(s)
[05/31 13:49:43    100s] 
[05/31 13:49:43    100s] <CMD> setDesignMode -process 22
[05/31 13:49:43    100s] ##  Process: 22            (User Set)               
[05/31 13:49:43    100s] ##     Node: (not set)                           
[05/31 13:49:43    100s] 
##  Check design process and node:  
##  Design tech node is not set.

[05/31 13:49:43    100s] Applying the recommended capacitance filtering threshold values for 22nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[05/31 13:49:43    100s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[05/31 13:49:43    100s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[05/31 13:49:43    100s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[05/31 13:49:43    100s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'medium'.
[05/31 13:49:43    100s] <CMD> setDesignMode -congEffort high -flowEffort extreme
[05/31 13:49:43    100s] **INFO: setDesignMode -flowEffort extreme -> setting 'setOptMode -opt_exp_flow_effort_extreme true'
[05/31 13:49:43    100s] <CMD> getIoFlowFlag
[05/31 13:49:43    100s] <CMD> setIoFlowFlag 0
[05/31 13:49:43    100s] <CMD> floorPlan -site GF22_DST -s 5 5 1 1 1 1
[05/31 13:49:43    100s] The core width changes from 5.000000 to 4.988000 when snapping to grid "PlacementGrid".
[05/31 13:49:43    100s] The core height changes from 5.000000 to 4.960000 when snapping to grid "PlacementGrid".
[05/31 13:49:43    100s] **WARN: (IMPFP-4026):	Adjusting core to 'Left' to 1.044000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[05/31 13:49:43    100s] **WARN: (IMPFP-4026):	Adjusting core to 'Bottom' to 0.960000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[05/31 13:49:43    100s] **WARN: (IMPFP-4026):	Adjusting core to 'Right' to 1.044000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[05/31 13:49:43    100s] **WARN: (IMPFP-4026):	Adjusting core to 'Top' to 0.960000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[05/31 13:49:43    100s] 
[05/31 13:49:43    100s] Honor LEF defined pitches for advanced node
[05/31 13:49:43    100s] Start create_tracks
[05/31 13:49:43    100s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[05/31 13:49:43    100s] <CMD> uiSetTool select
[05/31 13:49:43    100s] <CMD> getIoFlowFlag
[05/31 13:49:43    100s] <CMD> fit
[05/31 13:49:43    100s] 
[05/31 13:49:43    100s] Honor LEF defined pitches for advanced node
[05/31 13:49:43    100s] Start create_tracks
[05/31 13:49:43    100s] TRACKS Y 3360 DO 1 STEP 3600 LAYER  LB ;  
[05/31 13:49:43    100s] TRACKS X 3658 DO 1 STEP 3600 LAYER  LB ;  
[05/31 13:49:43    100s] TRACKS X 3444 DO 2 STEP 2400 LAYER  QB ;  
[05/31 13:49:43    100s] TRACKS Y 3360 DO 2 STEP 2400 LAYER  QB ;  
[05/31 13:49:43    100s] TRACKS Y 3360 DO 2 STEP 2400 LAYER  QA ;  
[05/31 13:49:43    100s] TRACKS X 3444 DO 2 STEP 2400 LAYER  QA ;  
[05/31 13:49:43    100s] TRACKS X 54 DO 79 STEP 90 LAYER  JA ;  
[05/31 13:49:43    100s] TRACKS Y 960 DO 7 STEP 900 LAYER  JA ;  
[05/31 13:49:43    100s] TRACKS Y 60 DO 76 STEP 90 LAYER  C5 ;  
[05/31 13:49:43    100s] TRACKS X 54 DO 79 STEP 90 LAYER  C5 ;  
[05/31 13:49:43    100s] TRACKS X 54 DO 79 STEP 90 LAYER  C4 ;  
[05/31 13:49:43    100s] TRACKS Y 60 DO 76 STEP 90 LAYER  C4 ;  
[05/31 13:49:43    100s] TRACKS Y 60 DO 76 STEP 90 LAYER  C3 ;  
[05/31 13:49:43    100s] TRACKS X 54 DO 79 STEP 90 LAYER  C3 ;  
[05/31 13:49:43    100s] TRACKS X 54 DO 79 STEP 90 LAYER  C2 ;  
[05/31 13:49:43    100s] TRACKS Y 60 DO 76 STEP 90 LAYER  C2 ;  
[05/31 13:49:43    100s] TRACKS Y 60 DO 76 STEP 90 LAYER  C1 ;  
[05/31 13:49:43    100s] TRACKS X 54 DO 79 STEP 90 LAYER  C1 ;  
[05/31 13:49:43    100s] TRACKS X 84 DO 88 STEP 80 LAYER  M2 ;  
[05/31 13:49:43    100s] TRACKS Y 80 DO 85 STEP 80 LAYER  M2 ;  
[05/31 13:49:43    100s] TRACKS Y 80 DO 85 STEP 80 LAYER  M1 ;  
[05/31 13:49:43    100s] TRACKS X 58 DO 61 STEP 116 LAYER  M1 ;  
[05/31 13:49:43    100s] M1 pitch=116 (min=80) [80 130]  80  116  0  58 
[05/31 13:49:43    100s] M2 pitch=80 (min=80) [80 140]  80  80  80  80 
[05/31 13:49:43    100s] M3 pitch=90 (min=90) [90 151]  90  90  0  0 
[05/31 13:49:43    100s] M4 pitch=90 (min=90) [90 193]  90  90  0  0 
[05/31 13:49:43    100s] M5 pitch=90 (min=90) [90 153]  90  90  0  0 
[05/31 13:49:43    100s] M6 pitch=90 (min=90) [90 153]  90  90  0  0 
[05/31 13:49:43    100s] M7 pitch=90 (min=90) [90 293]  90  90  0  0 
[05/31 13:49:43    100s] M8 pitch=900 (min=900) [900 1875]  900  -  0  0 
[05/31 13:49:43    100s] M9 pitch=2400 (min=2400) [2400 3000]  2400  2400  0  0 
[05/31 13:49:43    100s] M10 pitch=2400 (min=2400) [2400 3600]  2400  2400  0  0 
[05/31 13:49:43    100s] M11 pitch=3600 (min=3600) [3600 4500]  3600  3600  -  - 
[05/31 13:49:43    100s] <CMD> clearGlobalNets
[05/31 13:49:43    100s] <CMD> globalNetConnect vdd -type pgpin -pin VDD -inst * -verbose
[05/31 13:49:43    100s] 10 new pwr-pin connections were made to global net 'vdd'.
[05/31 13:49:43    100s] <CMD> globalNetConnect gnd -type pgpin -pin VSS -inst * -verbose
[05/31 13:49:43    100s] 10 new gnd-pin connections were made to global net 'gnd'.
[05/31 13:49:43    100s] <CMD> applyGlobalNets
[05/31 13:49:43    100s] *** Checked 2 GNC rules.
[05/31 13:49:43    100s] *** Applying global-net connections...
[05/31 13:49:43    100s] 10 new pwr-pin connections were made to global net 'vdd'.
[05/31 13:49:43    100s] 10 new gnd-pin connections were made to global net 'gnd'.
[05/31 13:49:43    100s] *** Applied 2 GNC rules (cpu = 0:00:00.0)
[05/31 13:49:43    100s] <CMD> addRing -nets {vdd gnd} -layer {top M1 bottom M1 left M2 right M2} -width 1.0 -spacing 0.4 -offset 0.4
[05/31 13:49:43    100s] #% Begin addRing (date=05/31 13:49:43, mem=3096.9M)
[05/31 13:49:43    100s] 
[05/31 13:49:43    100s] 
[05/31 13:49:43    100s] viaInitial starts at Sat May 31 13:49:43 2025
viaInitial ends at Sat May 31 13:49:43 2025
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 3300.9M)
[05/31 13:49:43    100s] **WARN: (IMPPP-220):	The power planner does not create core rings outside the design boundary. Check the design boundary, or specify valid offsets.
[05/31 13:49:43    100s] **WARN: (IMPPP-4051):	Failed to add rings, because the IO cells might contain gaps. Run the 'addIoFiller' command to fill gaps between the cells and try again.
[05/31 13:49:43    100s] Type 'man IMPPP-4051' for more detail.
[05/31 13:49:43    100s] #% End addRing (date=05/31 13:49:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=3099.0M, current mem=3099.0M)
[05/31 13:49:43    100s] <CMD> sroute -nets {vdd gnd}
[05/31 13:49:43    100s] #% Begin sroute (date=05/31 13:49:43, mem=3099.0M)
[05/31 13:49:43    100s] *** Begin SPECIAL ROUTE on Sat May 31 13:49:43 2025 ***
[05/31 13:49:43    100s] SPECIAL ROUTE ran on directory: /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr
[05/31 13:49:43    100s] SPECIAL ROUTE ran on machine: linrack12.bioeelocal (Linux 4.18.0-553.22.1.el8_10.x86_64 Xeon 2.40Ghz)
[05/31 13:49:43    100s] 
[05/31 13:49:43    100s] Begin option processing ...
[05/31 13:49:43    100s] srouteConnectPowerBump set to false
[05/31 13:49:43    100s] routeSelectNet set to "vdd gnd"
[05/31 13:49:43    100s] routeSpecial set to true
[05/31 13:49:43    100s] srouteConnectConverterPin set to false
[05/31 13:49:43    100s] srouteFollowCorePinEnd set to 3
[05/31 13:49:43    100s] srouteJogControl set to "preferWithChanges differentLayer"
[05/31 13:49:43    100s] sroutePadPinAllPorts set to true
[05/31 13:49:43    100s] sroutePreserveExistingRoutes set to true
[05/31 13:49:43    100s] srouteRoutePowerBarPortOnBothDir set to true
[05/31 13:49:43    100s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 962.00 megs.
[05/31 13:49:43    100s] 
[05/31 13:49:43    100s] Reading DB technology information...
[05/31 13:49:43    100s] Finished reading DB technology information.
[05/31 13:49:43    100s] Reading floorplan and netlist information...
[05/31 13:49:43    100s] Finished reading floorplan and netlist information.
[05/31 13:49:43    100s] **WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
[05/31 13:49:43    101s] Read in 23 layers, 11 routing layers, 1 overlap layer
[05/31 13:49:43    101s] Read in 1371 macros, 5 used
[05/31 13:49:43    101s] Read in 3 components
[05/31 13:49:43    101s]   3 core components: 3 unplaced, 0 placed, 0 fixed
[05/31 13:49:43    101s] Read in 29 logical pins
[05/31 13:49:43    101s] Read in 29 nets
[05/31 13:49:43    101s] Read in 2 special nets
[05/31 13:49:43    101s] Read in 6 terminals
[05/31 13:49:43    101s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
[05/31 13:49:43    101s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
[05/31 13:49:43    101s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
[05/31 13:49:43    101s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
[05/31 13:49:43    101s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
[05/31 13:49:43    101s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
[05/31 13:49:43    101s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
[05/31 13:49:43    101s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
[05/31 13:49:43    101s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
[05/31 13:49:43    101s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
[05/31 13:49:43    101s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
[05/31 13:49:43    101s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
[05/31 13:49:43    101s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
[05/31 13:49:43    101s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
[05/31 13:49:43    101s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
[05/31 13:49:43    101s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
[05/31 13:49:43    101s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
[05/31 13:49:43    101s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
[05/31 13:49:43    101s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
[05/31 13:49:43    101s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
[05/31 13:49:43    101s] **WARN: (EMS-27):	Message (IMPSR-4305) has exceeded the current message display limit of 20.
[05/31 13:49:43    101s] To increase the message display limit, refer to the product command reference manual.
[05/31 13:49:43    101s] 2 nets selected.
[05/31 13:49:43    101s] 
[05/31 13:49:43    101s] Begin power routing ...
[05/31 13:49:44    101s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=1949298079 routing_via=1 timing=1 sns=1
[05/31 13:49:44    101s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 13:49:44    101s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 13:49:44    101s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the vdd net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[05/31 13:49:44    101s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the vdd net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[05/31 13:49:44    101s] Type 'man IMPSR-1256' for more detail.
[05/31 13:49:44    101s] Cannot find any AREAIO class pad pin of net vdd. Check net list, or change port class in the technology file, or change option to include pin in given range.
[05/31 13:49:44    101s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the gnd net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[05/31 13:49:44    101s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the gnd net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[05/31 13:49:44    101s] Type 'man IMPSR-1256' for more detail.
[05/31 13:49:44    101s] Cannot find any AREAIO class pad pin of net gnd. Check net list, or change port class in the technology file, or change option to include pin in given range.
[05/31 13:49:44    101s] CPU time for vdd FollowPin 0 seconds
[05/31 13:49:44    101s] CPU time for gnd FollowPin 0 seconds
[05/31 13:49:44    101s]   Number of IO ports routed: 0
[05/31 13:49:44    101s]   Number of Block ports routed: 0
[05/31 13:49:44    101s]   Number of Stripe ports routed: 0
[05/31 13:49:44    101s]   Number of Core ports routed: 0  open: 20
[05/31 13:49:44    101s]   Number of Pad ports routed: 0
[05/31 13:49:44    101s]   Number of Power Bump ports routed: 0
[05/31 13:49:44    101s]   Number of Followpin connections: 10
[05/31 13:49:44    101s] End power routing: cpu: 0:00:00, real: 0:00:01, peak: 1018.00 megs.
[05/31 13:49:44    101s] 
[05/31 13:49:44    101s] 
[05/31 13:49:44    101s] 
[05/31 13:49:44    101s]  Begin updating DB with routing results ...
[05/31 13:49:44    101s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[05/31 13:49:44    101s] Pin and blockage extraction finished
[05/31 13:49:44    101s] 
[05/31 13:49:44    101s] sroute created 10 wires.
[05/31 13:49:44    101s] ViaGen created 0 via, deleted 0 via to avoid violation.
[05/31 13:49:44    101s] +--------+----------------+----------------+
[05/31 13:49:44    101s] |  Layer |     Created    |     Deleted    |
[05/31 13:49:44    101s] +--------+----------------+----------------+
[05/31 13:49:44    101s] |   M1   |       10       |       NA       |
[05/31 13:49:44    101s] +--------+----------------+----------------+
[05/31 13:49:44    101s] #% End sroute (date=05/31 13:49:44, total cpu=0:00:00.9, real=0:00:01.0, peak res=3138.0M, current mem=3138.0M)
[05/31 13:49:44    101s] <CMD> saveDesign floorplan.inn
[05/31 13:49:44    101s] #% Begin save design ... (date=05/31 13:49:44, mem=3141.4M)
[05/31 13:49:44    101s] % Begin Save ccopt configuration ... (date=05/31 13:49:44, mem=3141.4M)
[05/31 13:49:44    101s] % End Save ccopt configuration ... (date=05/31 13:49:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=3143.7M, current mem=3143.7M)
[05/31 13:49:44    101s] % Begin Save netlist data ... (date=05/31 13:49:44, mem=3143.7M)
[05/31 13:49:44    101s] Writing Binary DB to floorplan.inn.dat/adder.v.bin in single-threaded mode...
[05/31 13:49:44    101s] % End Save netlist data ... (date=05/31 13:49:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=3143.9M, current mem=3143.9M)
[05/31 13:49:44    101s] Saving symbol-table file ...
[05/31 13:49:44    101s] Saving congestion map file floorplan.inn.dat/adder.route.congmap.gz ...
[05/31 13:49:44    101s] % Begin Save AAE data ... (date=05/31 13:49:44, mem=3144.3M)
[05/31 13:49:44    101s] Saving AAE Data ...
[05/31 13:49:44    101s] % End Save AAE data ... (date=05/31 13:49:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=3144.3M, current mem=3143.9M)
[05/31 13:49:44    101s] Saving preference file floorplan.inn.dat/gui.pref.tcl ...
[05/31 13:49:44    101s] Saving mode setting ...
[05/31 13:49:44    102s] Saving global file ...
[05/31 13:49:45    102s] % Begin Save floorplan data ... (date=05/31 13:49:45, mem=3147.4M)
[05/31 13:49:45    102s] Saving floorplan file ...
[05/31 13:49:45    102s] % End Save floorplan data ... (date=05/31 13:49:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=3147.5M, current mem=3147.5M)
[05/31 13:49:45    102s] Saving PG file floorplan.inn.dat/adder.pg.gz, version#2, (Created by Innovus v23.10-p003_1 on Sat May 31 13:49:45 2025)
[05/31 13:49:45    102s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=3331.7M) ***
[05/31 13:49:45    102s] *info - save blackBox cells to lef file floorplan.inn.dat/adder.bbox.lef
[05/31 13:49:45    102s] Saving Drc markers ...
[05/31 13:49:45    102s] ... 20 markers are saved ...
[05/31 13:49:45    102s] ... 0 geometry drc markers are saved ...
[05/31 13:49:45    102s] ... 0 antenna drc markers are saved ...
[05/31 13:49:45    102s] % Begin Save placement data ... (date=05/31 13:49:45, mem=3147.5M)
[05/31 13:49:45    102s] ** Saving stdCellPlacement_binary (version# 2) ...
[05/31 13:49:45    102s] Save Adaptive View Pruning View Names to Binary file
[05/31 13:49:45    102s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=3334.7M) ***
[05/31 13:49:45    102s] % End Save placement data ... (date=05/31 13:49:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=3148.1M, current mem=3148.1M)
[05/31 13:49:45    102s] % Begin Save routing data ... (date=05/31 13:49:45, mem=3148.1M)
[05/31 13:49:45    102s] Saving route file ...
[05/31 13:49:45    102s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=3331.7M) ***
[05/31 13:49:45    102s] % End Save routing data ... (date=05/31 13:49:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=3148.3M, current mem=3148.3M)
[05/31 13:49:45    102s] Saving property file floorplan.inn.dat/adder.prop
[05/31 13:49:45    102s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3334.7M) ***
[05/31 13:49:45    102s] Saving preRoute extracted patterns in file 'floorplan.inn.dat/adder.techData.gz' ...
[05/31 13:49:45    102s] Saving preRoute extraction data in directory 'floorplan.inn.dat/extraction/' ...
[05/31 13:49:45    102s] eee: Checksum of RC Grid density data=132
[05/31 13:49:45    102s] % Begin Save power constraints data ... (date=05/31 13:49:45, mem=3152.4M)
[05/31 13:49:45    102s] % End Save power constraints data ... (date=05/31 13:49:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=3152.4M, current mem=3152.4M)
[05/31 13:49:46    102s] Generated self-contained design floorplan.inn.dat
[05/31 13:49:46    102s] #% End save design ... (date=05/31 13:49:46, total cpu=0:00:00.9, real=0:00:02.0, peak res=3154.5M, current mem=3154.5M)
[05/31 13:49:46    102s] *** Message Summary: 0 warning(s), 0 error(s)
[05/31 13:49:46    102s] 
[05/31 13:49:46    102s] <CMD> checkDesign -all
[05/31 13:49:46    102s] Creating directory checkDesign.
[05/31 13:49:46    102s] OPERPROF: Starting checkPlace at level 1, MEM:3389.0M, EPOCH TIME: 1748713786.323663
[05/31 13:49:46    102s] Processing tracks to init pin-track alignment.
[05/31 13:49:46    102s] z: 1, totalTracks: 1
[05/31 13:49:46    102s] z: 3, totalTracks: 1
[05/31 13:49:46    102s] z: 5, totalTracks: 1
[05/31 13:49:46    102s] z: 7, totalTracks: 1
[05/31 13:49:46    102s] #spOpts: N=22 dpt autoPA advPA mergeVia=T pinDensity cut2cut hrOri=1 hrSnap=1 
[05/31 13:49:46    102s] #spOpts: rpCkHalo=4 
[05/31 13:49:46    102s] Initializing Route Infrastructure for color support ...
[05/31 13:49:46    102s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:3390.0M, EPOCH TIME: 1748713786.658971
[05/31 13:49:46    102s] ### info: trigger incremental cell import ( 1371 new cells ).
[05/31 13:49:47    103s] ### import design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=1949298079 routing_via=1 timing=1 sns=1
[05/31 13:49:47    103s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 13:49:47    103s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 13:49:48    104s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 13:49:48    104s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 13:49:48    104s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:2.014, REAL:2.018, MEM:3476.5M, EPOCH TIME: 1748713788.677260
[05/31 13:49:48    104s] Route Infrastructure Initialized for color support successfully.
[05/31 13:49:48    105s] Cell adder LLGs are deleted
[05/31 13:49:48    105s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:49:48    105s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:49:48    105s] # Building adder llgBox search-tree.
[05/31 13:49:48    105s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/31 13:49:48    105s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3484.5M, EPOCH TIME: 1748713788.688909
[05/31 13:49:48    105s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:49:48    105s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:49:48    105s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3484.5M, EPOCH TIME: 1748713788.689196
[05/31 13:49:48    105s] Max number of tech site patterns supported in site array is 256.
[05/31 13:49:48    105s] Core basic site is GF22_DST
[05/31 13:49:48    105s] Processing tracks to init pin-track alignment.
[05/31 13:49:48    105s] z: 1, totalTracks: 1
[05/31 13:49:48    105s] z: 3, totalTracks: 1
[05/31 13:49:48    105s] z: 5, totalTracks: 1
[05/31 13:49:48    105s] z: 7, totalTracks: 1
[05/31 13:49:48    105s] DP-Init: Signature of floorplan is 4fc9677613f26480. Signature of routing blockage is 54767f9232752cc2.
[05/31 13:49:48    105s] After signature check, allow fast init is false, keep pre-filter is false.
[05/31 13:49:48    105s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[05/31 13:49:48    105s] Use non-trimmed site array because memory saving is not enough.
[05/31 13:49:48    105s] SiteArray: non-trimmed site array dimensions = 9 x 43
[05/31 13:49:48    105s] SiteArray: use 12,288 bytes
[05/31 13:49:48    105s] SiteArray: current memory after site array memory allocation 3490.5M
[05/31 13:49:48    105s] SiteArray: FP blocked sites are writable
[05/31 13:49:48    105s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x4717e3e0): Create thread pool 0x7f448b92e440.
[05/31 13:49:48    105s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x4717e3e0): 0 out of 1 thread pools are available.
[05/31 13:49:48    105s] Estimated cell power/ground rail width = 0.075 um
[05/31 13:49:48    105s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/31 13:49:48    105s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:3618.5M, EPOCH TIME: 1748713788.835337
[05/31 13:49:48    105s] Process 10 wires and vias for routing blockage analysis
[05/31 13:49:48    105s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.000, REAL:0.000, MEM:3618.5M, EPOCH TIME: 1748713788.835390
[05/31 13:49:48    105s] SiteArray: number of non floorplan blocked sites for llg default is 387
[05/31 13:49:48    105s] Atter site array init, number of instance map data is 0.
[05/31 13:49:48    105s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.208, REAL:0.208, MEM:3636.5M, EPOCH TIME: 1748713788.897200
[05/31 13:49:48    105s] 
[05/31 13:49:48    105s] Scanning PG Shapes for Pre-Colorizing...Done.
[05/31 13:49:48    105s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 13:49:48    105s] 
[05/31 13:49:48    105s]  Pre_CCE_Colorizing is beginning ...
[05/31 13:49:48    105s] 
[05/31 13:49:48    105s]    Running colorizing using single thread! ...
[05/31 13:49:48    105s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[05/31 13:49:48    105s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[05/31 13:49:48    105s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[05/31 13:49:48    105s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[05/31 13:49:48    105s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[05/31 13:49:48    105s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[05/31 13:49:48    105s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[05/31 13:49:48    105s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[05/31 13:49:48    105s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[05/31 13:49:48    105s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[05/31 13:49:48    105s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[05/31 13:49:48    105s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[05/31 13:49:48    105s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[05/31 13:49:48    105s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[05/31 13:49:48    105s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[05/31 13:49:48    105s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[05/31 13:49:48    105s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[05/31 13:49:48    105s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[05/31 13:49:48    105s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[05/31 13:49:48    105s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[05/31 13:49:48    105s] #WARNING (EMS-27) Message (NRDB-2135) has exceeded the current message display limit of 20.
[05/31 13:49:48    105s] #To increase the message display limit, refer to the product command reference manual.
[05/31 13:49:48    105s] **Info: (IMPSP-2051): cell: "UDB116SVT24_AO2222_0P75" has been colorized, but may have problem!
[05/31 13:49:48    105s] 
[05/31 13:49:49    105s] **Info: (IMPSP-2051): cell: "UDB116SVT24_EN3_1" has been colorized, but may have problem!
[05/31 13:49:49    105s] 
[05/31 13:49:49    105s] **Info: (IMPSP-2051): cell: "UDB116SVT24_EN3_2" has been colorized, but may have problem!
[05/31 13:49:49    105s] 
[05/31 13:49:49    105s] **Info: (IMPSP-2051): cell: "UDB116SVT24_FSDPQ_V3_1" has been colorized, but may have problem!
[05/31 13:49:49    105s] 
[05/31 13:49:49    105s] **Info: (IMPSP-2051): cell: "UDB116SVT24_FSDPQ_V3_2" has been colorized, but may have problem!
[05/31 13:49:49    105s] 
[05/31 13:49:49    105s] **Info: (IMPSP-2051): cell: "UDB116SVT24_FSDPRBQ_F4_6" has been colorized, but may have problem!
[05/31 13:49:49    105s] 
[05/31 13:49:49    105s] **Info: (IMPSP-2051): cell: "UDB116SVT24_FSDPRBQM2SS_DICEY4_4" has been colorized, but may have problem!
[05/31 13:49:49    105s] 
[05/31 13:49:49    105s] 
[05/31 13:49:49    105s] 	Real Time: 0.538423  Cpu Time: 0.536846
[05/31 13:49:49    105s]    1371 cells have been colorized (1362+7+2),
[05/31 13:49:49    105s]  Pre_CCE_Colorizing is done.
[05/31 13:49:49    105s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.746, REAL:0.748, MEM:3650.5M, EPOCH TIME: 1748713789.436514
[05/31 13:49:49    105s] Begin checking placement ... (start mem=3389.0M, init mem=3650.5M)
[05/31 13:49:49    105s] Begin checking exclusive groups violation ...
[05/31 13:49:49    105s] There are 0 groups to check, max #box is 0, total #box is 0
[05/31 13:49:49    105s] Finished checking exclusive groups violations. Found 0 Vio.
[05/31 13:49:49    105s] 
[05/31 13:49:49    105s] Running CheckPlace using 1 thread in normal mode...
[05/31 13:49:49    105s] 
[05/31 13:49:49    105s] ...checkPlace normal is done!
[05/31 13:49:49    105s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3650.5M, EPOCH TIME: 1748713789.438945
[05/31 13:49:49    105s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:3650.5M, EPOCH TIME: 1748713789.438980
[05/31 13:49:49    105s] *info: Recommended don't use cell = 0           
[05/31 13:49:49    105s] *info: Placed = 0             
[05/31 13:49:49    105s] *info: Unplaced = 10          
[05/31 13:49:49    105s] Placement Density:40.05%(9/24)
[05/31 13:49:49    105s] Placement Density (including fixed std cells):40.05%(9/24)
[05/31 13:49:49    105s] Cell adder LLGs are deleted
[05/31 13:49:49    105s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:49:49    105s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:49:49    105s] # Resetting pin-track-align track data.
[05/31 13:49:49    105s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:49:49    105s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:49:49    105s] Finished checkPlace (total: cpu=0:00:03.1, real=0:00:03.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=3650.5M)
[05/31 13:49:49    105s] OPERPROF: Finished checkPlace at level 1, CPU:3.123, REAL:3.132, MEM:3650.5M, EPOCH TIME: 1748713789.455760
[05/31 13:49:49    105s] Design: adder
[05/31 13:49:49    105s] 
[05/31 13:49:49    105s] ------ Design Summary:
[05/31 13:49:49    105s] Total Standard Cell Number   (cells) : 10
[05/31 13:49:49    105s] Total Block Cell Number      (cells) : 0
[05/31 13:49:49    105s] Total I/O Pad Cell Number    (cells) : 0
[05/31 13:49:49    105s] Total Standard Cell Area     ( um^2) : 9.71
[05/31 13:49:49    105s] Total Block Cell Area        ( um^2) : 0.00
[05/31 13:49:49    105s] Total I/O Pad Cell Area      ( um^2) : 0.00
[05/31 13:49:49    105s] 
[05/31 13:49:49    105s] ------ Design Statistics:
[05/31 13:49:49    105s] 
[05/31 13:49:49    105s] Number of Instances            : 10
[05/31 13:49:49    105s] Number of Non-uniquified Insts : 8
[05/31 13:49:49    105s] Number of Nets                 : 40
[05/31 13:49:49    105s] Average number of Pins per Net : 1.90
[05/31 13:49:49    105s] Maximum number of Pins in Net  : 3
[05/31 13:49:49    105s] 
[05/31 13:49:49    105s] ------ I/O Port summary
[05/31 13:49:49    105s] 
[05/31 13:49:49    105s] Number of Primary I/O Ports    : 29
[05/31 13:49:49    105s] Number of Input Ports          : 19
[05/31 13:49:49    105s] Number of Output Ports         : 10
[05/31 13:49:49    105s] Number of Bidirectional Ports  : 0
[05/31 13:49:49    105s] Number of Power/Ground Ports   : 0
[05/31 13:49:49    105s] Number of Floating Ports                     *: 1
[05/31 13:49:49    105s] Number of Ports Connected to Multiple Pads   *: 0
[05/31 13:49:49    105s] Number of Ports Connected to Core Instances   : 28
[05/31 13:49:49    105s] **WARN: (IMPREPO-200):	There are 1 Floating Ports in the top design.
[05/31 13:49:49    105s] **WARN: (IMPREPO-202):	There are 28 Ports connected to core instances.
[05/31 13:49:49    105s] 
[05/31 13:49:49    105s] ------ Design Rule Checking:
[05/31 13:49:49    105s] 
[05/31 13:49:49    105s] Number of Output Pins connect to Power/Ground *: 0
[05/31 13:49:49    105s] Number of Insts with Input Pins tied together ?: 0
[05/31 13:49:49    105s] Number of TieHi/Lo term nets not connected to instance's PG terms ?: 0
[05/31 13:49:49    105s] Number of Input/InOut Floating Pins            : 0
[05/31 13:49:49    105s] Number of Output Floating Pins                 : 0
[05/31 13:49:49    105s] Number of Output Term Marked TieHi/Lo         *: 0
[05/31 13:49:49    105s] 
[05/31 13:49:49    105s] Number of nets with tri-state drivers          : 0
[05/31 13:49:49    105s] Number of nets with parallel drivers           : 0
[05/31 13:49:49    105s] Number of nets with multiple drivers           : 0
[05/31 13:49:49    105s] Number of nets with no driver (No FanIn)       : 0
[05/31 13:49:49    105s] Number of Output Floating nets (No FanOut)     : 1
[05/31 13:49:49    105s] Number of High Fanout nets (>50)               : 0
[05/31 13:49:49    105s] **WARN: (IMPREPO-212):	There are 1 Floating I/O Pins.
[05/31 13:49:49    105s] **WARN: (IMPREPO-213):	There are 28 I/O Pins connected to Non-IO Insts.
[05/31 13:49:49    105s] Checking for any assigns in the netlist...
[05/31 13:49:49    105s] Assigns in module adder
[05/31 13:49:49    105s]   carry intadd_0/n1
[05/31 13:49:49    105s] Checking routing tracks.....
[05/31 13:49:49    105s] Checking other grids.....
[05/31 13:49:49    105s] Checking FINFET Grid is on Manufacture Grid.....

[05/31 13:49:49    105s] Checking core/die box is on Grid.....

[05/31 13:49:49    105s] Checking snap rule ......

[05/31 13:49:49    105s] Checking Row is on grid......

[05/31 13:49:49    105s] Checking AreaIO row.....
[05/31 13:49:49    105s] Checking routing blockage.....
[05/31 13:49:49    105s] Checking components.....
[05/31 13:49:49    105s] Checking constraints (guide/region/fence).....
[05/31 13:49:49    105s] Checking groups.....
[05/31 13:49:49    105s] Checking Ptn Core Box.....
[05/31 13:49:49    105s] 
[05/31 13:49:49    105s] Checking Preroutes.....
[05/31 13:49:49    105s] No. of regular pre-routes not on tracks : 0 
[05/31 13:49:49    105s]  Design check done.
[05/31 13:49:49    105s] Report saved in file checkDesign/adder.main.htm.ascii
[05/31 13:49:49    105s] 
[05/31 13:49:49    105s] *** Summary of all messages that are not suppressed in this session:
[05/31 13:49:49    105s] Severity  ID               Count  Summary                                  
[05/31 13:49:49    105s] WARNING   IMPREPO-200          1  There are %d Floating Ports in the top d...
[05/31 13:49:49    105s] WARNING   IMPREPO-202          1  There are %d Ports connected to core ins...
[05/31 13:49:49    105s] WARNING   IMPREPO-212          1  There are %d Floating I/O Pins.          
[05/31 13:49:49    105s] WARNING   IMPREPO-213          1  There are %d I/O Pins connected to Non-I...
[05/31 13:49:49    105s] WARNING   NRDB-2135          350  Color conflict in cell %s, layer %s      
[05/31 13:49:49    105s] WARNING   NRIF-95              4  Option setNanoRouteMode -routeTopRouting...
[05/31 13:49:49    105s] *** Message Summary: 358 warning(s), 0 error(s)
[05/31 13:49:49    105s] 
[05/31 13:49:49    105s] <CMD> check_timing
[05/31 13:49:49    105s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/31 13:49:50    106s] AAE DB initialization (MEM=3666.91 CPU=0:00:00.0 REAL=0:00:00.0) 
[05/31 13:49:50    106s] #################################################################################
[05/31 13:49:50    106s] # Design Stage: PreRoute
[05/31 13:49:50    106s] # Design Name: adder
[05/31 13:49:50    106s] # Design Mode: 22nm
[05/31 13:49:50    106s] # Analysis Mode: MMMC Non-OCV 
[05/31 13:49:50    106s] # Parasitics Mode: No SPEF/RCDB 
[05/31 13:49:50    106s] # Signoff Settings: SI Off 
[05/31 13:49:50    106s] #################################################################################
[05/31 13:49:50    106s] Calculate delays in BcWc mode...
[05/31 13:49:50    106s] Topological Sorting (REAL = 0:00:00.0, MEM = 3689.2M, InitMEM = 3687.2M)
[05/31 13:49:50    106s] Start delay calculation (fullDC) (1 T). (MEM=3533.33)
[05/31 13:49:50    106s] Start AAE Lib Loading. (MEM=3689.21)
[05/31 13:49:50    106s] End AAE Lib Loading. (MEM=3890.21 CPU=0:00:00.1 Real=0:00:00.0)
[05/31 13:49:50    106s] End AAE Lib Interpolated Model. (MEM=3890.21 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 13:49:50    106s] Total number of fetched objects 36
[05/31 13:49:50    106s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 13:49:50    106s] End delay calculation. (MEM=3000.94 CPU=0:00:00.0 REAL=0:00:00.0)
[05/31 13:49:51    107s] End delay calculation (fullDC). (MEM=2972.25 CPU=0:00:00.8 REAL=0:00:01.0)
[05/31 13:49:51    107s] *** CDM Built up (cpu=0:00:00.8  real=0:00:01.0  mem= 4064.1M) ***
[05/31 13:49:51    107s] <CMD> timeDesign -preplace -prefix preplace_setup -outDir timingReports
[05/31 13:49:51    107s] Info: The option -ignoreNetLoad is different with the value of internal variable, sync the option -ignoreNetLoad to true based on the value of internal variable.
[05/31 13:49:51    107s] *** timeDesign #1 [begin] () : totSession cpu/real = 0:01:47.5/0:02:05.6 (0.9), mem = 3743.6M
[05/31 13:49:51    107s] Set Using Default Delay Limit as 101.
[05/31 13:49:51    107s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[05/31 13:49:51    107s] Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
[05/31 13:49:51    107s] Set Default Net Delay as 0 ps.
[05/31 13:49:51    107s] Set Default Net Load as 0 pF. 
[05/31 13:49:51    107s] Set Default Input Pin Transition as 1 ps.
[05/31 13:49:51    107s] INFO: setAnalysisMode clkSrcPath true -> false
[05/31 13:49:51    107s] INFO: setAnalysisMode clockPropagation sdcControl -> forcedIdeal
[05/31 13:49:51    107s] Cell adder LLGs are deleted
[05/31 13:49:51    107s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:49:51    107s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:49:51    107s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3661.6M, EPOCH TIME: 1748713791.327573
[05/31 13:49:51    107s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:49:51    107s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:49:51    107s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3661.6M, EPOCH TIME: 1748713791.327917
[05/31 13:49:51    107s] Max number of tech site patterns supported in site array is 256.
[05/31 13:49:51    107s] Core basic site is GF22_DST
[05/31 13:49:51    107s] After signature check, allow fast init is false, keep pre-filter is true.
[05/31 13:49:51    107s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/31 13:49:51    107s] SiteArray: non-trimmed site array dimensions = 9 x 43
[05/31 13:49:51    107s] SiteArray: use 12,288 bytes
[05/31 13:49:51    107s] SiteArray: current memory after site array memory allocation 3661.6M
[05/31 13:49:51    107s] SiteArray: FP blocked sites are writable
[05/31 13:49:51    107s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:3661.6M, EPOCH TIME: 1748713791.478976
[05/31 13:49:51    107s] Process 10 wires and vias for routing blockage analysis
[05/31 13:49:51    107s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.000, REAL:0.000, MEM:3661.6M, EPOCH TIME: 1748713791.479020
[05/31 13:49:51    107s] SiteArray: number of non floorplan blocked sites for llg default is 387
[05/31 13:49:51    107s] Atter site array init, number of instance map data is 0.
[05/31 13:49:51    107s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.207, REAL:0.208, MEM:3661.6M, EPOCH TIME: 1748713791.535628
[05/31 13:49:51    107s] 
[05/31 13:49:51    107s] 
[05/31 13:49:51    107s]  Skipping Pre_CCE_Colorizing (1369+2)!
[05/31 13:49:51    107s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.208, REAL:0.208, MEM:3661.6M, EPOCH TIME: 1748713791.535848
[05/31 13:49:51    107s] Cell adder LLGs are deleted
[05/31 13:49:51    107s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:49:51    107s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:49:51    107s] Starting delay calculation for Setup views
[05/31 13:49:51    107s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/31 13:49:51    107s] AAE DB initialization (MEM=3671.09 CPU=0:00:00.0 REAL=0:00:00.0) 
[05/31 13:49:51    107s] #################################################################################
[05/31 13:49:51    107s] # Design Stage: PreRoute
[05/31 13:49:51    107s] # Design Name: adder
[05/31 13:49:51    107s] # Design Mode: 22nm
[05/31 13:49:51    107s] # Analysis Mode: MMMC Non-OCV 
[05/31 13:49:51    107s] # Parasitics Mode: No SPEF/RCDB 
[05/31 13:49:51    107s] # Signoff Settings: SI Off 
[05/31 13:49:51    107s] #################################################################################
[05/31 13:49:51    107s] Calculate delays in BcWc mode...
[05/31 13:49:51    107s] Topological Sorting (REAL = 0:00:00.0, MEM = 3697.4M, InitMEM = 3697.4M)
[05/31 13:49:51    107s] Start delay calculation (fullDC) (1 T). (MEM=3529.46)
[05/31 13:49:51    107s] Start AAE Lib Loading. (MEM=3697.42)
[05/31 13:49:51    108s] End AAE Lib Loading. (MEM=3917.5 CPU=0:00:00.1 Real=0:00:00.0)
[05/31 13:49:51    108s] End AAE Lib Interpolated Model. (MEM=3917.5 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 13:49:51    108s] Total number of fetched objects 36
[05/31 13:49:51    108s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 13:49:51    108s] End delay calculation. (MEM=3672.77 CPU=0:00:00.0 REAL=0:00:00.0)
[05/31 13:49:52    108s] End delay calculation (fullDC). (MEM=2970.6 CPU=0:00:00.5 REAL=0:00:01.0)
[05/31 13:49:52    108s] *** CDM Built up (cpu=0:00:00.5  real=0:00:01.0  mem= 4083.2M) ***
[05/31 13:49:52    108s] *** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:01:49 mem=4075.2M)
[05/31 13:49:52    108s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):| 99.484  | 99.484  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|   10    |   10    |
+--------------------+---------+---------+

Density: 40.052%
------------------------------------------------------------------

[05/31 13:49:52    108s] Resetting back High Fanout Nets as non-ideal
[05/31 13:49:52    108s] Set Using Default Delay Limit as 1000.
[05/31 13:49:52    108s] Set Default Net Delay as 1000 ps.
[05/31 13:49:52    108s] Set Default Input Pin Transition as 0.1 ps.
[05/31 13:49:52    108s] Set Default Net Load as 0.5 pF. 
[05/31 13:49:52    108s] Reported timing to dir timingReports
[05/31 13:49:52    108s] Total CPU time: 1.2 sec
[05/31 13:49:52    108s] Total Real time: 1.0 sec
[05/31 13:49:52    108s] Total Memory Usage: 4000.675781 Mbytes
[05/31 13:49:52    108s] *** timeDesign #1 [finish] () : cpu/real = 0:00:01.1/0:00:01.2 (1.0), totSession cpu/real = 0:01:48.7/0:02:06.8 (0.9), mem = 4000.7M
[05/31 13:49:52    108s] 
[05/31 13:49:52    108s] =============================================================================================
[05/31 13:49:52    108s]  Final TAT Report : timeDesign #1                                               23.10-p003_1
[05/31 13:49:52    108s] =============================================================================================
[05/31 13:49:52    108s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/31 13:49:52    108s] ---------------------------------------------------------------------------------------------
[05/31 13:49:52    108s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:49:52    108s] [ OptSummaryReport       ]      1   0:00:00.2  (  19.9 % )     0:00:01.1 /  0:00:01.1    1.0
[05/31 13:49:52    108s] [ UpdateTimingGraph      ]      1   0:00:00.3  (  26.3 % )     0:00:00.8 /  0:00:00.8    1.0
[05/31 13:49:52    108s] [ FullDelayCalc          ]      1   0:00:00.5  (  44.4 % )     0:00:00.5 /  0:00:00.5    1.0
[05/31 13:49:52    108s] [ TimingUpdate           ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:49:52    108s] [ TimingReport           ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:49:52    108s] [ GenerateReports        ]      1   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    0.6
[05/31 13:49:52    108s] [ MISC                   ]          0:00:00.1  (   7.3 % )     0:00:00.1 /  0:00:00.1    0.7
[05/31 13:49:52    108s] ---------------------------------------------------------------------------------------------
[05/31 13:49:52    108s]  timeDesign #1 TOTAL                0:00:01.2  ( 100.0 % )     0:00:01.2 /  0:00:01.1    1.0
[05/31 13:49:52    108s] ---------------------------------------------------------------------------------------------
[05/31 13:49:52    108s] 
[05/31 13:49:52    108s] <CMD> timeDesign -preplace -hold -prefix preplace_hold -outDir timingReports
[05/31 13:49:52    108s] *** timeDesign #2 [begin] () : totSession cpu/real = 0:01:48.7/0:02:06.8 (0.9), mem = 4000.7M
[05/31 13:49:52    108s] Set Using Default Delay Limit as 101.
[05/31 13:49:52    108s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[05/31 13:49:52    108s] Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
[05/31 13:49:52    108s] Set Default Net Delay as 0 ps.
[05/31 13:49:52    108s] Set Default Net Load as 0 pF. 
[05/31 13:49:52    108s] INFO: setAnalysisMode checkType setup -> hold
[05/31 13:49:52    108s] Cell adder LLGs are deleted
[05/31 13:49:52    108s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:49:52    108s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:49:52    108s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4002.7M, EPOCH TIME: 1748713792.488361
[05/31 13:49:52    108s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:49:52    108s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:49:52    108s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:4002.7M, EPOCH TIME: 1748713792.488649
[05/31 13:49:52    108s] Max number of tech site patterns supported in site array is 256.
[05/31 13:49:52    108s] Core basic site is GF22_DST
[05/31 13:49:52    108s] After signature check, allow fast init is true, keep pre-filter is true.
[05/31 13:49:52    108s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/31 13:49:52    108s] Fast DP-INIT is on for default
[05/31 13:49:52    108s] Atter site array init, number of instance map data is 0.
[05/31 13:49:52    108s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.205, REAL:0.205, MEM:4002.7M, EPOCH TIME: 1748713792.693709
[05/31 13:49:52    108s] 
[05/31 13:49:52    108s] 
[05/31 13:49:52    108s]  Skipping Pre_CCE_Colorizing (1369+2)!
[05/31 13:49:52    108s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.205, REAL:0.206, MEM:4002.7M, EPOCH TIME: 1748713792.693925
[05/31 13:49:52    108s] Cell adder LLGs are deleted
[05/31 13:49:52    108s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:49:52    108s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:49:52    108s] OPTC: user 20.0
[05/31 13:49:52    108s] Starting delay calculation for Hold views
[05/31 13:49:52    109s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/31 13:49:52    109s] #################################################################################
[05/31 13:49:52    109s] # Design Stage: PreRoute
[05/31 13:49:52    109s] # Design Name: adder
[05/31 13:49:52    109s] # Design Mode: 22nm
[05/31 13:49:52    109s] # Analysis Mode: MMMC Non-OCV 
[05/31 13:49:52    109s] # Parasitics Mode: No SPEF/RCDB 
[05/31 13:49:52    109s] # Signoff Settings: SI Off 
[05/31 13:49:52    109s] #################################################################################
[05/31 13:49:52    109s] Calculate delays in BcWc mode...
[05/31 13:49:52    109s] Topological Sorting (REAL = 0:00:00.0, MEM = 4025.7M, InitMEM = 4025.7M)
[05/31 13:49:52    109s] Start delay calculation (fullDC) (1 T). (MEM=3539.01)
[05/31 13:49:52    109s] *** Calculating scaling factor for lib_fast libraries using the default operating condition of each library.
[05/31 13:49:52    109s] End AAE Lib Interpolated Model. (MEM=4025.75 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 13:49:52    109s] Total number of fetched objects 36
[05/31 13:49:52    109s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 13:49:52    109s] End delay calculation. (MEM=3565.83 CPU=0:00:00.0 REAL=0:00:00.0)
[05/31 13:49:52    109s] End delay calculation (fullDC). (MEM=3565.83 CPU=0:00:00.1 REAL=0:00:00.0)
[05/31 13:49:52    109s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 4083.4M) ***
[05/31 13:49:52    109s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:01:49 mem=4083.4M)
[05/31 13:49:53    109s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 view_fast_mission 

+--------------------+---------+---------+
|     Hold mode      |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):| -0.034  | -0.034  |
|           TNS (ns):| -0.332  | -0.332  |
|    Violating Paths:|   10    |   10    |
|          All Paths:|   10    |   10    |
+--------------------+---------+---------+

Density: 40.052%
------------------------------------------------------------------

[05/31 13:49:53    109s] Resetting back High Fanout Nets as non-ideal
[05/31 13:49:53    109s] Set Using Default Delay Limit as 1000.
[05/31 13:49:53    109s] Set Default Net Delay as 1000 ps.
[05/31 13:49:53    109s] Set Default Net Load as 0.5 pF. 
[05/31 13:49:53    109s] Reported timing to dir timingReports
[05/31 13:49:53    109s] Total CPU time: 0.6 sec
[05/31 13:49:53    109s] Total Real time: 1.0 sec
[05/31 13:49:53    109s] Total Memory Usage: 4004.925781 Mbytes
[05/31 13:49:53    109s] *** timeDesign #2 [finish] () : cpu/real = 0:00:00.6/0:00:00.6 (1.0), totSession cpu/real = 0:01:49.3/0:02:07.4 (0.9), mem = 4004.9M
[05/31 13:49:53    109s] 
[05/31 13:49:53    109s] =============================================================================================
[05/31 13:49:53    109s]  Final TAT Report : timeDesign #2                                               23.10-p003_1
[05/31 13:49:53    109s] =============================================================================================
[05/31 13:49:53    109s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/31 13:49:53    109s] ---------------------------------------------------------------------------------------------
[05/31 13:49:53    109s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:49:53    109s] [ OptSummaryReport       ]      1   0:00:00.2  (  36.6 % )     0:00:00.5 /  0:00:00.5    1.0
[05/31 13:49:53    109s] [ UpdateTimingGraph      ]      1   0:00:00.2  (  32.1 % )     0:00:00.3 /  0:00:00.3    1.0
[05/31 13:49:53    109s] [ FullDelayCalc          ]      1   0:00:00.1  (  13.6 % )     0:00:00.1 /  0:00:00.1    0.9
[05/31 13:49:53    109s] [ TimingUpdate           ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:49:53    109s] [ TimingReport           ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:49:53    109s] [ GenerateReports        ]      1   0:00:00.0  (   2.3 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:49:53    109s] [ MISC                   ]          0:00:00.1  (  14.5 % )     0:00:00.1 /  0:00:00.1    1.0
[05/31 13:49:53    109s] ---------------------------------------------------------------------------------------------
[05/31 13:49:53    109s]  timeDesign #2 TOTAL                0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.6    1.0
[05/31 13:49:53    109s] ---------------------------------------------------------------------------------------------
[05/31 13:49:53    109s] 
[05/31 13:49:53    109s] <CMD> setPlaceMode -place_global_cong_effort high
[05/31 13:49:53    109s] <CMD> setPlaceMode -place_global_clock_power_driven true
[05/31 13:49:53    109s] <CMD> setPlaceMode -place_global_clock_power_driven_effort high
[05/31 13:49:53    109s] <CMD> setPlaceMode -placeIOPins true -checkRoute true
[05/31 13:49:53    109s] <CMD> place_opt_design
[05/31 13:49:53    109s] #% Begin place_opt_design (date=05/31 13:49:53, mem=3533.5M)
[05/31 13:49:53    109s] **INFO: User settings:
[05/31 13:49:53    109s] setDesignMode -congEffort                             high
[05/31 13:49:53    109s] setDesignMode -flowEffort                             extreme
[05/31 13:49:53    109s] setDesignMode -process                                22
[05/31 13:49:53    109s] setExtractRCMode -coupling_c_th                       0.1
[05/31 13:49:53    109s] setExtractRCMode -relative_c_th                       1
[05/31 13:49:53    109s] setExtractRCMode -total_c_th                          0
[05/31 13:49:53    109s] setDelayCalMode -enable_high_fanout                   true
[05/31 13:49:53    109s] setDelayCalMode -engine                               aae
[05/31 13:49:53    109s] setDelayCalMode -ignoreNetLoad                        true
[05/31 13:49:53    109s] setDelayCalMode -socv_accuracy_mode                   low
[05/31 13:49:53    109s] setOptMode -opt_exp_buffer_drv1_2d_congestion_aware   true
[05/31 13:49:53    109s] setOptMode -opt_exp_buffer_congestion_aware_extreme   true
[05/31 13:49:53    109s] setOptMode -opt_exp_flow_effort_extreme               true
[05/31 13:49:53    109s] setOptMode -opt_area_recovery                         true
[05/31 13:49:53    109s] setPlaceMode -place_detail_check_route                true
[05/31 13:49:53    109s] setPlaceMode -place_detail_dpt_flow                   true
[05/31 13:49:53    109s] setPlaceMode -place_global_clock_power_driven         true
[05/31 13:49:53    109s] setPlaceMode -place_global_clock_power_driven_effort  high
[05/31 13:49:53    109s] setPlaceMode -place_global_cong_effort                high
[05/31 13:49:53    109s] setPlaceMode -place_global_place_io_pins              true
[05/31 13:49:53    109s] setAnalysisMode -analysisType                         bcwc
[05/31 13:49:53    109s] setAnalysisMode -checkType                            setup
[05/31 13:49:53    109s] setAnalysisMode -clkSrcPath                           false
[05/31 13:49:53    109s] setAnalysisMode -clockPropagation                     forcedIdeal
[05/31 13:49:53    109s] 
[05/31 13:49:53    109s] *** place_opt_design #1 [begin] () : totSession cpu/real = 0:01:49.3/0:02:07.5 (0.9), mem = 4004.9M
[05/31 13:49:53    109s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[05/31 13:49:53    109s] *** Starting GigaPlace ***
[05/31 13:49:53    109s] Starting place_opt_design V2 flow
[05/31 13:49:53    109s] #optDebug: fT-E <X 2 3 1 0>
[05/31 13:49:53    109s] OPERPROF: Starting DPlace-Init at level 1, MEM:4004.9M, EPOCH TIME: 1748713793.131606
[05/31 13:49:53    109s] Processing tracks to init pin-track alignment.
[05/31 13:49:53    109s] z: 1, totalTracks: 1
[05/31 13:49:53    109s] z: 3, totalTracks: 1
[05/31 13:49:53    109s] z: 5, totalTracks: 1
[05/31 13:49:53    109s] z: 7, totalTracks: 1
[05/31 13:49:53    109s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[05/31 13:49:53    109s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/31 13:49:53    109s] Initializing Route Infrastructure for color support ...
[05/31 13:49:53    109s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:4004.9M, EPOCH TIME: 1748713793.131764
[05/31 13:49:53    109s] ### Add 31 auto generated vias to default rule
[05/31 13:49:53    109s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.004, REAL:0.004, MEM:4004.9M, EPOCH TIME: 1748713793.135446
[05/31 13:49:53    109s] Route Infrastructure Initialized for color support successfully.
[05/31 13:49:53    109s] Cell adder LLGs are deleted
[05/31 13:49:53    109s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:49:53    109s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:49:53    109s] # Building adder llgBox search-tree.
[05/31 13:49:53    109s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/31 13:49:53    109s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4004.9M, EPOCH TIME: 1748713793.141803
[05/31 13:49:53    109s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:49:53    109s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:49:53    109s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:4004.9M, EPOCH TIME: 1748713793.142075
[05/31 13:49:53    109s] Max number of tech site patterns supported in site array is 256.
[05/31 13:49:53    109s] Core basic site is GF22_DST
[05/31 13:49:53    109s] After signature check, allow fast init is false, keep pre-filter is true.
[05/31 13:49:53    109s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[05/31 13:49:53    109s] SiteArray: non-trimmed site array dimensions = 9 x 43
[05/31 13:49:53    109s] SiteArray: use 12,288 bytes
[05/31 13:49:53    109s] SiteArray: current memory after site array memory allocation 4004.9M
[05/31 13:49:53    109s] SiteArray: FP blocked sites are writable
[05/31 13:49:53    109s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/31 13:49:53    109s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:4004.9M, EPOCH TIME: 1748713793.291811
[05/31 13:49:53    109s] Process 10 wires and vias for routing blockage analysis
[05/31 13:49:53    109s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.000, REAL:0.000, MEM:4004.9M, EPOCH TIME: 1748713793.291856
[05/31 13:49:53    109s] SiteArray: number of non floorplan blocked sites for llg default is 387
[05/31 13:49:53    109s] Atter site array init, number of instance map data is 0.
[05/31 13:49:53    109s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.205, REAL:0.205, MEM:4004.9M, EPOCH TIME: 1748713793.347395
[05/31 13:49:53    109s] 
[05/31 13:49:53    109s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 13:49:53    109s] 
[05/31 13:49:53    109s]  Skipping Pre_CCE_Colorizing (1369+2)!
[05/31 13:49:53    109s] OPERPROF:     Starting CMU at level 3, MEM:4004.9M, EPOCH TIME: 1748713793.347597
[05/31 13:49:53    109s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:4004.9M, EPOCH TIME: 1748713793.347771
[05/31 13:49:53    109s] 
[05/31 13:49:53    109s] Bad Lib Cell Checking (CMU) is done! (0)
[05/31 13:49:53    109s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.206, REAL:0.206, MEM:4004.9M, EPOCH TIME: 1748713793.347832
[05/31 13:49:53    109s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4004.9M, EPOCH TIME: 1748713793.347854
[05/31 13:49:53    109s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4004.9M, EPOCH TIME: 1748713793.348013
[05/31 13:49:53    109s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=4004.9MB).
[05/31 13:49:53    109s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.216, REAL:0.216, MEM:4004.9M, EPOCH TIME: 1748713793.348100
[05/31 13:49:53    109s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:4004.9M, EPOCH TIME: 1748713793.348119
[05/31 13:49:53    109s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:49:53    109s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:49:53    109s] Cell adder LLGs are deleted
[05/31 13:49:53    109s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:49:53    109s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:49:53    109s] # Resetting pin-track-align track data.
[05/31 13:49:53    109s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.014, REAL:0.014, MEM:4004.9M, EPOCH TIME: 1748713793.362508
[05/31 13:49:53    109s] *** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:49.6/0:02:07.7 (0.9), mem = 4004.9M
[05/31 13:49:53    109s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/31 13:49:53    109s] no activity file in design. spp won't run.
[05/31 13:49:53    109s] {MMLU 0 0 36}
[05/31 13:49:53    109s] [oiLAM] Zs 11, 12
[05/31 13:49:53    109s] ### Creating LA Mngr. totSessionCpu=0:01:50 mem=4004.9M
[05/31 13:49:53    109s] ### Creating LA Mngr, finished. totSessionCpu=0:01:50 mem=4004.9M
[05/31 13:49:53    109s] *** Start deleteBufferTree ***
[05/31 13:49:53    109s] Info: Detect buffers to remove automatically.
[05/31 13:49:53    109s] Analyzing netlist ...
[05/31 13:49:53    109s] Updating netlist
[05/31 13:49:53    109s] 
[05/31 13:49:53    109s] *summary: 0 instances (buffers/inverters) removed
[05/31 13:49:53    109s] *** Finish deleteBufferTree (0:00:00.0) ***
[05/31 13:49:53    109s] Info: 1 threads available for lower-level modules during optimization.
[05/31 13:49:53    109s] OPERPROF: Starting Placement-Del-Filler at level 1, MEM:4020.5M, EPOCH TIME: 1748713793.528742
[05/31 13:49:53    109s] Info: dbgTechHead->isTsmcN2Feature() is false. 
[05/31 13:49:53    109s]  Deleted 0 physical inst  (cell - / prefix -).
[05/31 13:49:53    109s] OPERPROF: Finished Placement-Del-Filler at level 1, CPU:0.000, REAL:0.000, MEM:4020.5M, EPOCH TIME: 1748713793.529051
[05/31 13:49:53    109s] INFO: #ExclusiveGroups=0
[05/31 13:49:53    109s] INFO: There are no Exclusive Groups.
[05/31 13:49:53    109s] No user-set net weight.
[05/31 13:49:53    109s] Net fanout histogram:
[05/31 13:49:53    109s] 2		: 33 (91.7%) nets
[05/31 13:49:53    109s] 3		: 3 (8.3%) nets
[05/31 13:49:53    109s] 4     -	14	: 0 (0.0%) nets
[05/31 13:49:53    109s] 15    -	39	: 0 (0.0%) nets
[05/31 13:49:53    109s] 40    -	79	: 0 (0.0%) nets
[05/31 13:49:53    109s] 80    -	159	: 0 (0.0%) nets
[05/31 13:49:53    109s] 160   -	319	: 0 (0.0%) nets
[05/31 13:49:53    109s] 320   -	639	: 0 (0.0%) nets
[05/31 13:49:53    109s] 640   -	1279	: 0 (0.0%) nets
[05/31 13:49:53    109s] 1280  -	2559	: 0 (0.0%) nets
[05/31 13:49:53    109s] 2560  -	5119	: 0 (0.0%) nets
[05/31 13:49:53    109s] 5120+		: 0 (0.0%) nets
[05/31 13:49:53    109s] no activity file in design. spp won't run.
[05/31 13:49:53    109s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=high gpEffort=medium 
[05/31 13:49:53    109s] Scan chains were not defined.
[05/31 13:49:53    109s] Processing tracks to init pin-track alignment.
[05/31 13:49:53    109s] z: 1, totalTracks: 1
[05/31 13:49:53    109s] z: 3, totalTracks: 1
[05/31 13:49:53    109s] z: 5, totalTracks: 1
[05/31 13:49:53    109s] z: 7, totalTracks: 1
[05/31 13:49:53    109s] #spOpts: N=22 dpt minPadR=1.1 mergeVia=T sncAbut cut2cut hrOri=1 hrSnap=1 
[05/31 13:49:53    109s] #spOpts: rpCkHalo=4 
[05/31 13:49:53    109s] Initializing Route Infrastructure for color support ...
[05/31 13:49:53    109s] OPERPROF: Starting Route-Infrastructure-Color-Support-Init at level 1, MEM:4020.5M, EPOCH TIME: 1748713793.529510
[05/31 13:49:53    109s] ### Add 31 auto generated vias to default rule
[05/31 13:49:53    109s] OPERPROF: Finished Route-Infrastructure-Color-Support-Init at level 1, CPU:0.003, REAL:0.003, MEM:4020.5M, EPOCH TIME: 1748713793.532284
[05/31 13:49:53    109s] Route Infrastructure Initialized for color support successfully.
[05/31 13:49:53    109s] Cell adder LLGs are deleted
[05/31 13:49:53    109s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:49:53    109s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:49:53    109s] # Building adder llgBox search-tree.
[05/31 13:49:53    109s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/31 13:49:53    109s] #std cell=10 (0 fixed + 10 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
[05/31 13:49:53    109s] #ioInst=0 #net=36 #term=75 #term/net=2.08, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=28
[05/31 13:49:53    109s] stdCell: 10 single + 0 double + 0 multi
[05/31 13:49:53    109s] Total standard cell length = 0.0180 (mm), area = 0.0000 (mm^2)
[05/31 13:49:53    109s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4020.5M, EPOCH TIME: 1748713793.538602
[05/31 13:49:53    109s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:49:53    109s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:49:53    109s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:4020.5M, EPOCH TIME: 1748713793.538867
[05/31 13:49:53    109s] Max number of tech site patterns supported in site array is 256.
[05/31 13:49:53    109s] Core basic site is GF22_DST
[05/31 13:49:53    109s] Processing tracks to init pin-track alignment.
[05/31 13:49:53    109s] z: 1, totalTracks: 1
[05/31 13:49:53    109s] z: 3, totalTracks: 1
[05/31 13:49:53    109s] z: 5, totalTracks: 1
[05/31 13:49:53    109s] z: 7, totalTracks: 1
[05/31 13:49:53    109s] After signature check, allow fast init is true, keep pre-filter is true.
[05/31 13:49:53    109s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[05/31 13:49:53    109s] SiteArray: non-trimmed site array dimensions = 9 x 43
[05/31 13:49:53    109s] SiteArray: use 12,288 bytes
[05/31 13:49:53    109s] SiteArray: current memory after site array memory allocation 4020.5M
[05/31 13:49:53    109s] SiteArray: FP blocked sites are writable
[05/31 13:49:53    109s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/31 13:49:53    109s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:4020.5M, EPOCH TIME: 1748713793.686863
[05/31 13:49:53    109s] Process 10 wires and vias for routing blockage analysis
[05/31 13:49:53    109s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.000, REAL:0.000, MEM:4020.5M, EPOCH TIME: 1748713793.686903
[05/31 13:49:53    109s] SiteArray: number of non floorplan blocked sites for llg default is 387
[05/31 13:49:53    109s] Atter site array init, number of instance map data is 0.
[05/31 13:49:53    109s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.148, REAL:0.148, MEM:4020.5M, EPOCH TIME: 1748713793.687130
[05/31 13:49:53    109s] 
[05/31 13:49:53    109s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 13:49:53    109s] 
[05/31 13:49:53    109s]  Skipping Pre_CCE_Colorizing (1369+2)!
[05/31 13:49:53    109s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.148, REAL:0.149, MEM:4020.5M, EPOCH TIME: 1748713793.687308
[05/31 13:49:53    109s] 
[05/31 13:49:53    109s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 13:49:53    109s] 
[05/31 13:49:53    109s]  Skipping Pre_CCE_Colorizing (1369+2)!
[05/31 13:49:53    109s] Average module density = 0.401.
[05/31 13:49:53    109s] Density for the design = 0.401.
[05/31 13:49:53    109s]        = stdcell_area 155 sites (10 um^2) / alloc_area 387 sites (24 um^2).
[05/31 13:49:53    109s] Pin Density = 0.1938.
[05/31 13:49:53    109s]             = total # of pins 75 / total area 387.
[05/31 13:49:53    109s] OPERPROF: Starting Setup-Regin-Box-For-Spare-Inst-Group at level 1, MEM:4020.5M, EPOCH TIME: 1748713793.687492
[05/31 13:49:53    109s] OPERPROF: Finished Setup-Regin-Box-For-Spare-Inst-Group at level 1, CPU:0.000, REAL:0.000, MEM:4020.5M, EPOCH TIME: 1748713793.687533
[05/31 13:49:53    109s] OPERPROF: Starting pre-place ADS at level 1, MEM:4020.5M, EPOCH TIME: 1748713793.687559
[05/31 13:49:53    109s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:4020.5M, EPOCH TIME: 1748713793.687615
[05/31 13:49:53    109s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:4020.5M, EPOCH TIME: 1748713793.687634
[05/31 13:49:53    109s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:4020.5M, EPOCH TIME: 1748713793.687657
[05/31 13:49:53    109s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:4020.5M, EPOCH TIME: 1748713793.687679
[05/31 13:49:53    109s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:4020.5M, EPOCH TIME: 1748713793.687697
[05/31 13:49:53    109s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:4020.5M, EPOCH TIME: 1748713793.687722
[05/31 13:49:53    109s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:4020.5M, EPOCH TIME: 1748713793.687740
[05/31 13:49:53    109s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:4020.5M, EPOCH TIME: 1748713793.687758
[05/31 13:49:53    109s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.000, MEM:4020.5M, EPOCH TIME: 1748713793.687776
[05/31 13:49:53    109s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.000, MEM:4020.5M, EPOCH TIME: 1748713793.687795
[05/31 13:49:53    109s] Skip auto density screen due to aggressive settings.
[05/31 13:49:53    109s] res site 1.
[05/31 13:49:53    109s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.000, REAL:0.000, MEM:4020.5M, EPOCH TIME: 1748713793.687848
[05/31 13:49:53    109s] OPERPROF: Starting Compute-Min-Padding at level 1, MEM:4012.5M, EPOCH TIME: 1748713793.688490
[05/31 13:49:53    109s] OPERPROF:   Starting Get-Context-Min-Padding at level 2, MEM:4012.5M, EPOCH TIME: 1748713793.688525
[05/31 13:49:53    109s] spContextMPad 3 3.
[05/31 13:49:53    109s] OPERPROF:   Finished Get-Context-Min-Padding at level 2, CPU:0.000, REAL:0.000, MEM:4012.5M, EPOCH TIME: 1748713793.688713
[05/31 13:49:53    109s] OPERPROF: Finished Compute-Min-Padding at level 1, CPU:0.000, REAL:0.000, MEM:4012.5M, EPOCH TIME: 1748713793.688736
[05/31 13:49:53    109s] Initial padding reaches pin density 0.336 for top
[05/31 13:49:53    109s] InitPadU 0.401 -> 0.454 for top
[05/31 13:49:53    109s] OPERPROF: Starting GP-eGR-PG-Init at level 1, MEM:4012.5M, EPOCH TIME: 1748713793.688934
[05/31 13:49:53    109s] OPERPROF: Finished GP-eGR-PG-Init at level 1, CPU:0.000, REAL:0.000, MEM:4012.5M, EPOCH TIME: 1748713793.688971
[05/31 13:49:53    109s] OPERPROF: Starting Section-Head-Init at level 1, MEM:4012.5M, EPOCH TIME: 1748713793.689002
[05/31 13:49:53    109s] OPERPROF: Finished Section-Head-Init at level 1, CPU:0.000, REAL:0.000, MEM:4012.5M, EPOCH TIME: 1748713793.689027
[05/31 13:49:53    109s] === lastAutoLevel = 4 
[05/31 13:49:53    109s] OPERPROF: Starting Placement-Init-Net-Weight at level 1, MEM:4012.5M, EPOCH TIME: 1748713793.689112
[05/31 13:49:53    109s] no activity file in design. spp won't run.
[05/31 13:49:53    109s] [spp] 0
[05/31 13:49:53    109s] [adp] 0:1:1:2
[05/31 13:49:53    109s] OPERPROF: Finished Placement-Init-Net-Weight at level 1, CPU:0.000, REAL:0.000, MEM:4012.5M, EPOCH TIME: 1748713793.689158
[05/31 13:49:53    109s] Clock gating cells determined by native netlist tracing.
[05/31 13:49:53    109s] no activity file in design. spp won't run.
[05/31 13:49:53    109s] no activity file in design. spp won't run.
[05/31 13:49:53    109s] OPERPROF: Starting NP-MAIN at level 1, MEM:4012.5M, EPOCH TIME: 1748713793.689237
[05/31 13:49:54    109s] OPERPROF:   Starting NP-Place at level 2, MEM:4036.5M, EPOCH TIME: 1748713794.692725
[05/31 13:49:54    109s] Iteration  1: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
[05/31 13:49:54    109s]               Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
[05/31 13:49:54    109s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 4036.5M
[05/31 13:49:54    109s] Iteration  2: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
[05/31 13:49:54    109s]               Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
[05/31 13:49:54    109s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 4036.5M
[05/31 13:49:54    109s] OPERPROF:     Starting InitSKP at level 3, MEM:4036.5M, EPOCH TIME: 1748713794.695686
[05/31 13:49:54    109s] 
[05/31 13:49:54    109s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/31 13:49:54    109s] TLC MultiMap info (StdDelay):
[05/31 13:49:54    109s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[05/31 13:49:54    109s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[05/31 13:49:54    109s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[05/31 13:49:54    109s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[05/31 13:49:54    109s]  Setting StdDelay to: 6.1ps
[05/31 13:49:54    109s] 
[05/31 13:49:54    109s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/31 13:49:54    109s] 
[05/31 13:49:54    109s] TimeStamp Deleting Cell Server Begin ...
[05/31 13:49:54    109s] 
[05/31 13:49:54    109s] TimeStamp Deleting Cell Server End ...
[05/31 13:49:54    110s] 
[05/31 13:49:54    110s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/31 13:49:54    110s] TLC MultiMap info (StdDelay):
[05/31 13:49:54    110s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[05/31 13:49:54    110s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[05/31 13:49:54    110s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[05/31 13:49:54    110s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[05/31 13:49:54    110s]  Setting StdDelay to: 6.1ps
[05/31 13:49:54    110s] 
[05/31 13:49:54    110s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/31 13:49:57    112s] 
[05/31 13:49:57    112s] TimeStamp Deleting Cell Server Begin ...
[05/31 13:49:57    112s] 
[05/31 13:49:57    112s] TimeStamp Deleting Cell Server End ...
[05/31 13:49:57    112s] 
[05/31 13:49:57    112s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/31 13:49:57    112s] TLC MultiMap info (StdDelay):
[05/31 13:49:57    112s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[05/31 13:49:57    112s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[05/31 13:49:57    112s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[05/31 13:49:57    112s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[05/31 13:49:57    112s]  Setting StdDelay to: 6.1ps
[05/31 13:49:57    112s] 
[05/31 13:49:57    112s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/31 13:50:02    117s] *** Distribution of endpoint levels
[05/31 13:50:02    117s]   [0-9]: 4 / 10 = 40.00%
[05/31 13:50:02    117s]   [10-19]: 6 / 10 = 60.00%
[05/31 13:50:02    117s]   [20-29]: 0 / 10 = 0.00%
[05/31 13:50:02    117s]   [30-39]: 0 / 10 = 0.00%
[05/31 13:50:02    117s]   [40-49]: 0 / 10 = 0.00%
[05/31 13:50:02    117s]   [50-59]: 0 / 10 = 0.00%
[05/31 13:50:02    117s]   [60-69]: 0 / 10 = 0.00%
[05/31 13:50:02    117s]   [70-79]: 0 / 10 = 0.00%
[05/31 13:50:02    117s]   [80-89]: 0 / 10 = 0.00%
[05/31 13:50:02    117s]   [90+]: 0 / 10 = 0.00%
[05/31 13:50:02    117s] Max Level = 19, on carry
[05/31 13:50:02    117s] *** Finished SKP initialization (cpu=0:00:07.9, real=0:00:08.0)***
[05/31 13:50:02    117s] OPERPROF:     Finished InitSKP at level 3, CPU:7.893, REAL:7.911, MEM:4471.7M, EPOCH TIME: 1748713802.606795
[05/31 13:50:02    117s] SKP will use view:
[05/31 13:50:02    117s]   view_slow_mission
[05/31 13:50:02    117s] exp_mt_sequential is set from setPlaceMode option to 1
[05/31 13:50:02    117s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[05/31 13:50:02    117s] place_exp_mt_interval set to default 32
[05/31 13:50:02    117s] place_exp_mt_interval_bias (first half) set to default 0.750000
[05/31 13:50:02    117s] Iteration  3: Total net bbox = 3.489e-02 (2.77e-02 7.17e-03)
[05/31 13:50:02    117s]               Est.  stn bbox = 3.489e-02 (2.77e-02 7.17e-03)
[05/31 13:50:02    117s]               cpu = 0:00:07.9 real = 0:00:08.0 mem = 4496.2M
[05/31 13:50:02    117s] Iteration  4: Total net bbox = 7.357e+00 (3.01e+00 4.35e+00)
[05/31 13:50:02    117s]               Est.  stn bbox = 7.357e+00 (3.01e+00 4.35e+00)
[05/31 13:50:02    117s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 4496.2M
[05/31 13:50:02    117s] Iteration  5: Total net bbox = 7.357e+00 (3.01e+00 4.35e+00)
[05/31 13:50:02    117s]               Est.  stn bbox = 7.357e+00 (3.01e+00 4.35e+00)
[05/31 13:50:02    117s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 4496.2M
[05/31 13:50:02    117s] OPERPROF:   Finished NP-Place at level 2, CPU:7.940, REAL:7.958, MEM:4496.2M, EPOCH TIME: 1748713802.651113
[05/31 13:50:02    117s] OPERPROF: Finished NP-MAIN at level 1, CPU:7.944, REAL:8.962, MEM:4496.2M, EPOCH TIME: 1748713802.651405
[05/31 13:50:02    117s] [adp] clock
[05/31 13:50:02    117s] [adp] weight, nr nets, wire length
[05/31 13:50:02    117s] [adp]      0        0  0.000000
[05/31 13:50:02    117s] [adp] data
[05/31 13:50:02    117s] [adp] weight, nr nets, wire length
[05/31 13:50:02    117s] [adp]      0       36  188.633000
[05/31 13:50:02    117s] [adp] 0.000000|0.000000|0.000000
[05/31 13:50:02    117s] Iteration  6: Total net bbox = 7.062e+01 (3.56e+01 3.50e+01)
[05/31 13:50:02    117s]               Est.  stn bbox = 7.062e+01 (3.56e+01 3.50e+01)
[05/31 13:50:02    117s]               cpu = 0:00:07.9 real = 0:00:09.0 mem = 4496.2M
[05/31 13:50:02    117s] Clear WL Bound Manager after Global Placement... 
[05/31 13:50:02    117s] Finished Global Placement (cpu=0:00:07.9, real=0:00:09.0, mem=4496.2M)
[05/31 13:50:02    117s] Keep Tdgp Graph and DB for later use
[05/31 13:50:02    117s] Info: 0 clock gating cells identified, 0 (on average) moved 0/1
[05/31 13:50:02    117s] OPERPROF: Starting GP-eGR-PG-Cleanup at level 1, MEM:4496.2M, EPOCH TIME: 1748713802.651721
[05/31 13:50:02    117s] OPERPROF: Finished GP-eGR-PG-Cleanup at level 1, CPU:0.000, REAL:0.000, MEM:4496.2M, EPOCH TIME: 1748713802.651740
[05/31 13:50:02    117s] Saved padding area to DB
[05/31 13:50:02    117s] Cell adder LLGs are deleted
[05/31 13:50:02    117s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:50:02    117s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:50:02    117s] # Resetting pin-track-align track data.
[05/31 13:50:02    117s] Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
[05/31 13:50:02    117s] Core Placement runtime cpu: 0:00:07.9 real: 0:00:09.0
[05/31 13:50:02    117s] Begin: Reorder Scan Chains
[05/31 13:50:02    117s] End: Reorder Scan Chains
[05/31 13:50:02    117s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:4496.2M, EPOCH TIME: 1748713802.655500
[05/31 13:50:02    117s] OPERPROF:   Starting DPlace-Init at level 2, MEM:4496.2M, EPOCH TIME: 1748713802.655555
[05/31 13:50:02    117s] Processing tracks to init pin-track alignment.
[05/31 13:50:02    117s] z: 1, totalTracks: 1
[05/31 13:50:02    117s] z: 3, totalTracks: 1
[05/31 13:50:02    117s] z: 5, totalTracks: 1
[05/31 13:50:02    117s] z: 7, totalTracks: 1
[05/31 13:50:02    117s] #spOpts: N=22 dpt minPadR=1.1 mergeVia=T sncAbut cut2cut hrOri=1 hrSnap=1 
[05/31 13:50:02    117s] #spOpts: rpCkHalo=4 
[05/31 13:50:02    117s] Initializing Route Infrastructure for color support ...
[05/31 13:50:02    117s] OPERPROF:     Starting Route-Infrastructure-Color-Support-Init at level 3, MEM:4496.2M, EPOCH TIME: 1748713802.655725
[05/31 13:50:02    117s] ### Add 31 auto generated vias to default rule
[05/31 13:50:02    117s] OPERPROF:     Finished Route-Infrastructure-Color-Support-Init at level 3, CPU:0.003, REAL:0.003, MEM:4496.2M, EPOCH TIME: 1748713802.658612
[05/31 13:50:02    117s] Route Infrastructure Initialized for color support successfully.
[05/31 13:50:02    117s] Cell adder LLGs are deleted
[05/31 13:50:02    117s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:50:02    117s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:50:02    117s] # Building adder llgBox search-tree.
[05/31 13:50:02    117s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/31 13:50:02    117s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:4496.2M, EPOCH TIME: 1748713802.664839
[05/31 13:50:02    117s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:50:02    117s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:50:02    117s] OPERPROF:       Starting SiteArray-Init-FPlan at level 4, MEM:4496.2M, EPOCH TIME: 1748713802.665096
[05/31 13:50:02    117s] Max number of tech site patterns supported in site array is 256.
[05/31 13:50:02    117s] Core basic site is GF22_DST
[05/31 13:50:02    118s] After signature check, allow fast init is true, keep pre-filter is true.
[05/31 13:50:02    118s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/31 13:50:02    118s] Fast DP-INIT is on for default
[05/31 13:50:02    118s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/31 13:50:02    118s] Atter site array init, number of instance map data is 0.
[05/31 13:50:02    118s] OPERPROF:       Finished SiteArray-Init-FPlan at level 4, CPU:0.148, REAL:0.149, MEM:4496.2M, EPOCH TIME: 1748713802.813778
[05/31 13:50:02    118s] 
[05/31 13:50:02    118s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 13:50:02    118s] 
[05/31 13:50:02    118s]  Skipping Pre_CCE_Colorizing (1369+2)!
[05/31 13:50:02    118s] OPERPROF:       Starting CMU at level 4, MEM:4496.2M, EPOCH TIME: 1748713802.813960
[05/31 13:50:02    118s] OPERPROF:       Finished CMU at level 4, CPU:0.001, REAL:0.001, MEM:4496.2M, EPOCH TIME: 1748713802.815395
[05/31 13:50:02    118s] 
[05/31 13:50:02    118s] Bad Lib Cell Checking (CMU) is done! (0)
[05/31 13:50:02    118s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.150, REAL:0.151, MEM:4496.2M, EPOCH TIME: 1748713802.815466
[05/31 13:50:02    118s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:4496.2M, EPOCH TIME: 1748713802.815488
[05/31 13:50:02    118s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:4496.2M, EPOCH TIME: 1748713802.815525
[05/31 13:50:02    118s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=4496.2MB).
[05/31 13:50:02    118s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.160, REAL:0.160, MEM:4496.2M, EPOCH TIME: 1748713802.815594
[05/31 13:50:02    118s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.160, REAL:0.160, MEM:4496.2M, EPOCH TIME: 1748713802.815623
[05/31 13:50:02    118s] TDRefine: refinePlace mode is spiral
[05/31 13:50:02    118s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1000984.1
[05/31 13:50:02    118s] OPERPROF: Starting Refine-Place at level 1, MEM:4496.2M, EPOCH TIME: 1748713802.815682
[05/31 13:50:02    118s] *** Starting refinePlace (0:01:58 mem=4496.2M) ***
[05/31 13:50:02    118s] Total net bbox length = 9.338e+01 (4.844e+01 4.494e+01) (ext = 8.095e+01)
[05/31 13:50:02    118s] 
[05/31 13:50:02    118s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 13:50:02    118s] 
[05/31 13:50:02    118s]  Skipping Pre_CCE_Colorizing (1369+2)!
[05/31 13:50:02    118s] OPERPROF:   Starting RPlace-Color-Fixed-Insts at level 2, MEM:4496.2M, EPOCH TIME: 1748713802.815866
[05/31 13:50:02    118s] # Found 0 legal fixed insts to color.
[05/31 13:50:02    118s] OPERPROF:   Finished RPlace-Color-Fixed-Insts at level 2, CPU:0.000, REAL:0.000, MEM:4496.2M, EPOCH TIME: 1748713802.815899
[05/31 13:50:02    118s] OPERPROF:   Starting Placement-Init-Reg-Wire-Search-Tree at level 2, MEM:4496.2M, EPOCH TIME: 1748713802.815928
[05/31 13:50:02    118s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[05/31 13:50:02    118s] OPERPROF:   Finished Placement-Init-Reg-Wire-Search-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4496.2M, EPOCH TIME: 1748713802.815989
[05/31 13:50:02    118s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/31 13:50:02    118s] Set min layer with default ( 2 )
[05/31 13:50:02    118s] Set max layer with default ( 127 )
[05/31 13:50:02    118s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 13:50:02    118s] Min route layer (adjusted) = 2
[05/31 13:50:02    118s] Max route layer (adjusted) = 11
[05/31 13:50:02    118s] Set min layer with default ( 2 )
[05/31 13:50:02    118s] Set max layer with default ( 127 )
[05/31 13:50:02    118s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 13:50:02    118s] Min route layer (adjusted) = 2
[05/31 13:50:02    118s] Max route layer (adjusted) = 11
[05/31 13:50:02    118s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:4496.2M, EPOCH TIME: 1748713802.819813
[05/31 13:50:02    118s] Starting refinePlace ...
[05/31 13:50:02    118s] Set min layer with default ( 2 )
[05/31 13:50:02    118s] Set max layer with default ( 127 )
[05/31 13:50:02    118s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 13:50:02    118s] Min route layer (adjusted) = 2
[05/31 13:50:02    118s] Max route layer (adjusted) = 11
[05/31 13:50:02    118s] Set min layer with default ( 2 )
[05/31 13:50:02    118s] Set max layer with default ( 127 )
[05/31 13:50:02    118s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 13:50:02    118s] Min route layer (adjusted) = 2
[05/31 13:50:02    118s] Max route layer (adjusted) = 11
[05/31 13:50:02    118s] DDP initSite1 nrRow 9 nrJob 9
[05/31 13:50:02    118s] DDP markSite nrRow 9 nrJob 9
[05/31 13:50:02    118s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[05/31 13:50:02    118s] ** Cut row section cpu time 0:00:00.0.
[05/31 13:50:02    118s]  ** Cut row section real time 0:00:00.0.
[05/31 13:50:02    118s]    Spread Effort: high, standalone mode, useDDP on.
[05/31 13:50:02    118s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=4496.2MB) @(0:01:58 - 0:01:58).
[05/31 13:50:02    118s] Move report: preRPlace moves 10 insts, mean move: 0.25 um, max move: 0.42 um 
[05/31 13:50:02    118s] 	Max move on inst (intadd_0/U6): (1.49, 1.84) --> (1.28, 2.04)
[05/31 13:50:02    118s] 	Length: 18 sites, height: 1 rows, site name: GF22_DST, cell type: UDB116SVT24_ADDF_V1_1
[05/31 13:50:02    118s] OPERPROF:     Starting spsTweakCongEngine::run at level 3, MEM:4496.2M, EPOCH TIME: 1748713802.826043
[05/31 13:50:02    118s] Tweakage: fix icg 0, fix clk 0.
[05/31 13:50:02    118s] Tweakage: density cost 0, scale 0.4.
[05/31 13:50:02    118s] Tweakage: activity cost 0, scale 1.0.
[05/31 13:50:02    118s] OPERPROF:       Starting Tweak-Cong-Engine/Core-Operation at level 4, MEM:4496.2M, EPOCH TIME: 1748713802.826222
[05/31 13:50:02    118s] OPERPROF:         Starting Tweak-Cong-Engine/Run-Tweak-WL-Only at level 5, MEM:4496.2M, EPOCH TIME: 1748713802.829391
[05/31 13:50:02    118s] Tweakage swap 0 pairs.
[05/31 13:50:02    118s] Tweakage perm 0 insts, flip 0 insts.
[05/31 13:50:02    118s] Tweakage perm 0 insts, flip 0 insts.
[05/31 13:50:02    118s] Tweakage swap 0 pairs.
[05/31 13:50:02    118s] Tweakage swap 1 pairs.
[05/31 13:50:02    118s] Tweakage perm 0 insts, flip 0 insts.
[05/31 13:50:02    118s] Tweakage perm 0 insts, flip 0 insts.
[05/31 13:50:02    118s] OPERPROF:         Finished Tweak-Cong-Engine/Run-Tweak-WL-Only at level 5, CPU:0.000, REAL:0.000, MEM:4496.2M, EPOCH TIME: 1748713802.829842
[05/31 13:50:02    118s] OPERPROF:       Finished Tweak-Cong-Engine/Core-Operation at level 4, CPU:0.004, REAL:0.004, MEM:4496.2M, EPOCH TIME: 1748713802.829964
[05/31 13:50:02    118s] OPERPROF:     Finished spsTweakCongEngine::run at level 3, CPU:0.004, REAL:0.004, MEM:4496.2M, EPOCH TIME: 1748713802.830025
[05/31 13:50:02    118s] Move report: Congestion aware Tweak moves 2 insts, mean move: 0.77 um, max move: 0.77 um 
[05/31 13:50:02    118s] 	Max move on inst (intadd_0/U3): (3.71, 2.58) --> (3.94, 3.12)
[05/31 13:50:02    118s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:00.0, real=0:00:00.0, mem=4496.2mb) @(0:01:58 - 0:01:58).
[05/31 13:50:02    118s] 
[05/31 13:50:02    118s]  === Spiral for Logical I: (movable: 10) ===
[05/31 13:50:02    118s] 
[05/31 13:50:02    118s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[05/31 13:50:02    118s] 
[05/31 13:50:02    118s]  Info: 0 filler has been deleted!
[05/31 13:50:02    118s] Move report: legalization moves 1 insts, mean move: 0.12 um, max move: 0.12 um spiral
[05/31 13:50:02    118s] 	Max move on inst (intadd_0/U4): (3.36, 2.04) --> (3.48, 2.04)
[05/31 13:50:02    118s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[05/31 13:50:02    118s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/31 13:50:02    118s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=4464.2MB) @(0:01:58 - 0:01:58).
[05/31 13:50:02    118s] Move report: Detail placement moves 10 insts, mean move: 0.34 um, max move: 0.82 um 
[05/31 13:50:02    118s] 	Max move on inst (intadd_0/U3): (3.75, 2.50) --> (3.94, 3.12)
[05/31 13:50:02    118s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 4464.2MB
[05/31 13:50:02    118s] Statistics of distance of Instance movement in refine placement:
[05/31 13:50:02    118s]   maximum (X+Y) =         0.82 um
[05/31 13:50:02    118s]   inst (intadd_0/U3) with max move: (3.746, 2.496) -> (3.944, 3.12)
[05/31 13:50:02    118s]   mean    (X+Y) =         0.34 um
[05/31 13:50:02    118s] Summary Report:
[05/31 13:50:02    118s] Instances move: 10 (out of 10 movable)
[05/31 13:50:02    118s] Instances flipped: 0
[05/31 13:50:02    118s] Mean displacement: 0.34 um
[05/31 13:50:02    118s] Max displacement: 0.82 um (Instance: intadd_0/U3) (3.746, 2.496) -> (3.944, 3.12)
[05/31 13:50:02    118s] 	Length: 18 sites, height: 1 rows, site name: GF22_DST, cell type: UDB116SVT24_ADDF_V1_1
[05/31 13:50:02    118s] 	Violation at original loc: Overlapping with other instance
[05/31 13:50:02    118s] Physical-only instances move: 0 (out of 0 movable physical-only)
[05/31 13:50:02    118s] Total instances moved : 10
[05/31 13:50:02    118s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:0.018, REAL:0.018, MEM:4464.2M, EPOCH TIME: 1748713802.838289
[05/31 13:50:02    118s] Total net bbox length = 9.858e+01 (4.853e+01 5.005e+01) (ext = 8.314e+01)
[05/31 13:50:02    118s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 4464.2MB
[05/31 13:50:02    118s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=4464.2MB) @(0:01:58 - 0:01:58).
[05/31 13:50:02    118s] *** Finished refinePlace (0:01:58 mem=4464.2M) ***
[05/31 13:50:02    118s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1000984.1
[05/31 13:50:02    118s] OPERPROF: Finished Refine-Place at level 1, CPU:0.023, REAL:0.023, MEM:4464.2M, EPOCH TIME: 1748713802.838479
[05/31 13:50:02    118s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:4464.2M, EPOCH TIME: 1748713802.838521
[05/31 13:50:02    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10).
[05/31 13:50:02    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:50:02    118s] Cell adder LLGs are deleted
[05/31 13:50:02    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:50:02    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:50:02    118s] # Resetting pin-track-align track data.
[05/31 13:50:02    118s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.003, REAL:0.003, MEM:4464.2M, EPOCH TIME: 1748713802.841582
[05/31 13:50:02    118s] *** Finished Initial Placement (cpu=0:00:08.3, real=0:00:09.0, mem=4464.2M) ***
[05/31 13:50:02    118s] Processing tracks to init pin-track alignment.
[05/31 13:50:02    118s] z: 1, totalTracks: 1
[05/31 13:50:02    118s] z: 3, totalTracks: 1
[05/31 13:50:02    118s] z: 5, totalTracks: 1
[05/31 13:50:02    118s] z: 7, totalTracks: 1
[05/31 13:50:02    118s] #spOpts: N=22 dpt minPadR=1.1 mergeVia=T sncAbut cut2cut hrOri=1 hrSnap=1 
[05/31 13:50:02    118s] #spOpts: rpCkHalo=4 
[05/31 13:50:02    118s] Cell adder LLGs are deleted
[05/31 13:50:02    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:50:02    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:50:02    118s] # Building adder llgBox search-tree.
[05/31 13:50:02    118s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/31 13:50:02    118s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4464.2M, EPOCH TIME: 1748713802.847788
[05/31 13:50:02    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:50:02    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:50:02    118s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:4464.2M, EPOCH TIME: 1748713802.848034
[05/31 13:50:02    118s] Max number of tech site patterns supported in site array is 256.
[05/31 13:50:02    118s] Core basic site is GF22_DST
[05/31 13:50:02    118s] After signature check, allow fast init is false, keep pre-filter is true.
[05/31 13:50:02    118s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/31 13:50:02    118s] SiteArray: non-trimmed site array dimensions = 9 x 43
[05/31 13:50:02    118s] SiteArray: use 12,288 bytes
[05/31 13:50:02    118s] SiteArray: current memory after site array memory allocation 4464.2M
[05/31 13:50:02    118s] SiteArray: FP blocked sites are writable
[05/31 13:50:02    118s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/31 13:50:02    118s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:4464.2M, EPOCH TIME: 1748713802.995740
[05/31 13:50:02    118s] Process 10 wires and vias for routing blockage analysis
[05/31 13:50:02    118s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.000, REAL:0.000, MEM:4464.2M, EPOCH TIME: 1748713802.995779
[05/31 13:50:02    118s] SiteArray: number of non floorplan blocked sites for llg default is 387
[05/31 13:50:02    118s] Atter site array init, number of instance map data is 0.
[05/31 13:50:02    118s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.148, REAL:0.148, MEM:4464.2M, EPOCH TIME: 1748713802.996001
[05/31 13:50:02    118s] 
[05/31 13:50:02    118s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 13:50:02    118s] 
[05/31 13:50:02    118s]  Skipping Pre_CCE_Colorizing (1369+2)!
[05/31 13:50:02    118s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.148, REAL:0.148, MEM:4464.2M, EPOCH TIME: 1748713802.996174
[05/31 13:50:02    118s] default core: bins with density > 0.750 =  0.00 % ( 0 / 1 )
[05/31 13:50:02    118s] Density distribution unevenness ratio = 0.000%
[05/31 13:50:02    118s] Density distribution unevenness ratio (U70) = 0.000%
[05/31 13:50:02    118s] Density distribution unevenness ratio (U80) = 0.000%
[05/31 13:50:02    118s] Density distribution unevenness ratio (U90) = 0.000%
[05/31 13:50:02    118s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:4464.2M, EPOCH TIME: 1748713802.996272
[05/31 13:50:02    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:50:02    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:50:02    118s] Cell adder LLGs are deleted
[05/31 13:50:02    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:50:02    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:50:02    118s] # Resetting pin-track-align track data.
[05/31 13:50:02    118s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.002, REAL:0.002, MEM:4464.2M, EPOCH TIME: 1748713802.998658
[05/31 13:50:02    118s] Starting IO pin assignment...
[05/31 13:50:02    118s] The design is not routed. Using placement based method for pin assignment.
[05/31 13:50:03    118s] ### Add 31 auto generated vias to default rule
[05/31 13:50:03    118s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 13:50:03    118s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 13:50:03    118s] Completed IO pin assignment.
[05/31 13:50:03    118s] 
[05/31 13:50:03    118s] *** Start incrementalPlace ***
[05/31 13:50:03    118s] User Input Parameters:
[05/31 13:50:03    118s] - Congestion Driven    : On
[05/31 13:50:03    118s] - Timing Driven        : On
[05/31 13:50:03    118s] - Area-Violation Based : On
[05/31 13:50:03    118s] - Start Rollback Level : -5
[05/31 13:50:03    118s] - Legalized            : On
[05/31 13:50:03    118s] - Window Based         : Off
[05/31 13:50:03    118s] - eDen incr mode       : Off
[05/31 13:50:03    118s] - Small incr mode      : Off
[05/31 13:50:03    118s] 
[05/31 13:50:03    118s] OPERPROF: Starting GP-eGR-PG-Init at level 1, MEM:4482.2M, EPOCH TIME: 1748713803.012591
[05/31 13:50:03    118s] OPERPROF: Finished GP-eGR-PG-Init at level 1, CPU:0.000, REAL:0.000, MEM:4482.2M, EPOCH TIME: 1748713803.012624
[05/31 13:50:03    118s] No Views given, use default active views for adaptive view pruning
[05/31 13:50:03    118s] Active views:
[05/31 13:50:03    118s]   view_slow_mission
[05/31 13:50:03    118s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:4482.2M, EPOCH TIME: 1748713803.012737
[05/31 13:50:03    118s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.004, REAL:0.004, MEM:4482.2M, EPOCH TIME: 1748713803.016424
[05/31 13:50:03    118s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:4482.2M, EPOCH TIME: 1748713803.016475
[05/31 13:50:03    118s] Starting Early Global Route congestion estimation: mem = 4482.2M
[05/31 13:50:03    118s] (I)      Initializing eGR engine (regular)
[05/31 13:50:03    118s] Set min layer with default ( 2 )
[05/31 13:50:03    118s] Set max layer with default ( 127 )
[05/31 13:50:03    118s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 13:50:03    118s] Min route layer (adjusted) = 2
[05/31 13:50:03    118s] Max route layer (adjusted) = 11
[05/31 13:50:03    118s] (I)      clean place blk overflow:
[05/31 13:50:03    118s] (I)      H : enabled 1.00 0
[05/31 13:50:03    118s] (I)      V : enabled 1.00 0
[05/31 13:50:03    118s] (I)      Initializing eGR engine (regular)
[05/31 13:50:03    118s] Set min layer with default ( 2 )
[05/31 13:50:03    118s] Set max layer with default ( 127 )
[05/31 13:50:03    118s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 13:50:03    118s] Min route layer (adjusted) = 2
[05/31 13:50:03    118s] Max route layer (adjusted) = 11
[05/31 13:50:03    118s] (I)      clean place blk overflow:
[05/31 13:50:03    118s] (I)      H : enabled 1.00 0
[05/31 13:50:03    118s] (I)      V : enabled 1.00 0
[05/31 13:50:03    118s] (I)      Started Early Global Route kernel ( Curr Mem: 4.35 MB )
[05/31 13:50:03    118s] (I)      Running eGR Regular flow
[05/31 13:50:03    118s] (I)      # wire layers (front) : 12
[05/31 13:50:03    118s] (I)      # wire layers (back)  : 0
[05/31 13:50:03    118s] (I)      min wire layer : 1
[05/31 13:50:03    118s] (I)      max wire layer : 11
[05/31 13:50:03    118s] (I)      # cut layers (front) : 11
[05/31 13:50:03    118s] (I)      # cut layers (back)  : 0
[05/31 13:50:03    118s] (I)      min cut layer : 1
[05/31 13:50:03    118s] (I)      max cut layer : 10
[05/31 13:50:03    118s] (I)      ================================== Layers ===================================
[05/31 13:50:03    118s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/31 13:50:03    118s] (I)      |  Z | ID |       Name |      Type | #Masks | Extra | Width | Space | Pitch |
[05/31 13:50:03    118s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/31 13:50:03    118s] (I)      |  0 |  0 |            |           |      1 |       |       |       |       |
[05/31 13:50:03    118s] (I)      | 33 |  0 |         CA |       cut |      1 |       |       |       |       |
[05/31 13:50:03    118s] (I)      |  1 |  1 |         M1 |      wire |      2 |       |    40 |    40 |   116 |
[05/31 13:50:03    118s] (I)      | 34 |  1 |         V1 |       cut |      1 |       |       |       |       |
[05/31 13:50:03    118s] (I)      |  2 |  2 |         M2 |      wire |      2 |       |    40 |    40 |    80 |
[05/31 13:50:03    118s] (I)      | 35 |  2 |         AY |       cut |      1 |       |       |       |       |
[05/31 13:50:03    118s] (I)      |  3 |  3 |         C1 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 13:50:03    118s] (I)      | 36 |  3 |         A1 |       cut |      1 |       |       |       |       |
[05/31 13:50:03    118s] (I)      |  4 |  4 |         C2 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 13:50:03    118s] (I)      | 37 |  4 |         A2 |       cut |      1 |       |       |       |       |
[05/31 13:50:03    118s] (I)      |  5 |  5 |         C3 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 13:50:03    118s] (I)      | 38 |  5 |         A3 |       cut |      1 |       |       |       |       |
[05/31 13:50:03    118s] (I)      |  6 |  6 |         C4 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 13:50:03    118s] (I)      | 39 |  6 |         A4 |       cut |      1 |       |       |       |       |
[05/31 13:50:03    118s] (I)      |  7 |  7 |         C5 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 13:50:03    118s] (I)      | 40 |  7 |         YS |       cut |      1 |       |       |       |       |
[05/31 13:50:03    118s] (I)      |  8 |  8 |         JA |      wire |      1 |       |   450 |   450 |   900 |
[05/31 13:50:03    118s] (I)      | 41 |  8 |         JV |       cut |      1 |       |       |       |       |
[05/31 13:50:03    118s] (I)      |  9 |  9 |         QA |      wire |      1 |       |  1200 |  1200 |  2400 |
[05/31 13:50:03    118s] (I)      | 42 |  9 |         JW |       cut |      1 |       |       |       |       |
[05/31 13:50:03    118s] (I)      | 10 | 10 |         QB |      wire |      1 |       |  1200 |  1200 |  2400 |
[05/31 13:50:03    118s] (I)      | 43 | 10 |         VV |       cut |      1 |       |       |       |       |
[05/31 13:50:03    118s] (I)      | 11 | 11 |         LB |      wire |      1 |       |  1800 |  1800 |  3600 |
[05/31 13:50:03    118s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/31 13:50:03    118s] (I)      | 64 |    |       LVTN |   implant |        |       |       |       |       |
[05/31 13:50:03    118s] (I)      | 65 |    |       LVTP |   implant |        |       |       |       |       |
[05/31 13:50:03    118s] (I)      | 66 |    |      SLVTN |   implant |        |       |       |       |       |
[05/31 13:50:03    118s] (I)      | 67 |    |      SLVTP |   implant |        |       |       |       |       |
[05/31 13:50:03    118s] (I)      | 68 |    |       RVTN |   implant |        |       |       |       |       |
[05/31 13:50:03    118s] (I)      | 69 |    |       RVTP |   implant |        |       |       |       |       |
[05/31 13:50:03    118s] (I)      | 70 |    |       HVTN |   implant |        |       |       |       |       |
[05/31 13:50:03    118s] (I)      | 71 |    |       HVTP |   implant |        |       |       |       |       |
[05/31 13:50:03    118s] (I)      | 72 |    |        LLN |   implant |        |       |       |       |       |
[05/31 13:50:03    118s] (I)      | 73 |    |        LLP |   implant |        |       |       |       |       |
[05/31 13:50:03    118s] (I)      | 74 |    |       ULLN |   implant |        |       |       |       |       |
[05/31 13:50:03    118s] (I)      | 75 |    |       ULLP |   implant |        |       |       |       |       |
[05/31 13:50:03    118s] (I)      | 76 |    |    EGSLVTN |   implant |        |       |       |       |       |
[05/31 13:50:03    118s] (I)      | 77 |    |    EGSLVTP |   implant |        |       |       |       |       |
[05/31 13:50:03    118s] (I)      | 78 |    |     EGLVTN |   implant |        |       |       |       |       |
[05/31 13:50:03    118s] (I)      | 79 |    |     EGLVTP |   implant |        |       |       |       |       |
[05/31 13:50:03    118s] (I)      | 80 |    |     EGULLP |   implant |        |       |       |       |       |
[05/31 13:50:03    118s] (I)      | 81 |    |  EGUOSLVTN |   implant |        |       |       |       |       |
[05/31 13:50:03    118s] (I)      | 82 |    |         LV |     other |        |    MS |       |       |       |
[05/31 13:50:03    118s] (I)      | 83 |    |         RS |     other |        |    MS |       |       |       |
[05/31 13:50:03    118s] (I)      | 84 |    |  CLIB_MKR1 |     other |        |    MS |       |       |       |
[05/31 13:50:03    118s] (I)      | 85 |    |  CLIB_MKR4 |     other |        |    MS |       |       |       |
[05/31 13:50:03    118s] (I)      | 86 |    | CLIB_MKR41 |     other |        |    MS |       |       |       |
[05/31 13:50:03    118s] (I)      | 87 |    |  CLIB_MKR5 |     other |        |    MS |       |       |       |
[05/31 13:50:03    118s] (I)      | 88 |    | CLIB_MKR51 |     other |        |    MS |       |       |       |
[05/31 13:50:03    118s] (I)      | 89 |    |  CLIB_MKR3 |     other |        |    MS |       |       |       |
[05/31 13:50:03    118s] (I)      | 90 |    | CLIB_MKR61 |     other |        |    MS |       |       |       |
[05/31 13:50:03    118s] (I)      | 91 |    |      MIXVT |     other |        |    MS |       |       |       |
[05/31 13:50:03    118s] (I)      | 92 |    |         RX | diffusion |        |    MS |       |       |       |
[05/31 13:50:03    118s] (I)      | 93 |    |         NW |     other |        |    MS |       |       |       |
[05/31 13:50:03    118s] (I)      | 94 |    |      SXCUT |     other |        |    MS |       |       |       |
[05/31 13:50:03    118s] (I)      | 95 |    |         CB |     other |        |       |       |       |       |
[05/31 13:50:03    118s] (I)      | 96 |    |    OVERLAP |   overlap |        |       |       |       |       |
[05/31 13:50:03    118s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/31 13:50:03    118s] (I)      Started Import and model ( Curr Mem: 4.35 MB )
[05/31 13:50:03    118s] (I)      == Non-default Options ==
[05/31 13:50:03    118s] (I)      Maximum routing layer                              : 11
[05/31 13:50:03    118s] (I)      Top routing layer                                  : 11
[05/31 13:50:03    118s] (I)      Number of threads                                  : 1
[05/31 13:50:03    118s] (I)      Route tie net to shape                             : auto
[05/31 13:50:03    118s] (I)      Use non-blocking free Dbs wires                    : false
[05/31 13:50:03    118s] (I)      Method to set GCell size                           : row
[05/31 13:50:03    118s] (I)      Tie hi/lo max distance                             : 5.400000
[05/31 13:50:03    118s] (I)      Counted 10 PG shapes. eGR will not process PG shapes layer by layer.
[05/31 13:50:03    118s] (I)      ============== Pin Summary ==============
[05/31 13:50:03    118s] (I)      +-------+--------+---------+------------+
[05/31 13:50:03    118s] (I)      | Layer | # pins | % total |      Group |
[05/31 13:50:03    118s] (I)      +-------+--------+---------+------------+
[05/31 13:50:03    118s] (I)      |     1 |      5 |   10.64 |        Pin |
[05/31 13:50:03    118s] (I)      |     2 |     34 |   72.34 |        Pin |
[05/31 13:50:03    118s] (I)      |     3 |      8 |   17.02 |        Pin |
[05/31 13:50:03    118s] (I)      |     4 |      0 |    0.00 | Pin access |
[05/31 13:50:03    118s] (I)      |     5 |      0 |    0.00 | Pin access |
[05/31 13:50:03    118s] (I)      |     6 |      0 |    0.00 |      Other |
[05/31 13:50:03    118s] (I)      |     7 |      0 |    0.00 |      Other |
[05/31 13:50:03    118s] (I)      |     8 |      0 |    0.00 |      Other |
[05/31 13:50:03    118s] (I)      |     9 |      0 |    0.00 |      Other |
[05/31 13:50:03    118s] (I)      |    10 |      0 |    0.00 |      Other |
[05/31 13:50:03    118s] (I)      |    11 |      0 |    0.00 |      Other |
[05/31 13:50:03    118s] (I)      +-------+--------+---------+------------+
[05/31 13:50:03    118s] (I)      Use row-based GCell size
[05/31 13:50:03    118s] (I)      Use row-based GCell align
[05/31 13:50:03    118s] (I)      layer 0 area = 6400
[05/31 13:50:03    118s] (I)      layer 1 area = 8800
[05/31 13:50:03    118s] (I)      layer 2 area = 11000
[05/31 13:50:03    118s] (I)      layer 3 area = 11000
[05/31 13:50:03    118s] (I)      layer 4 area = 11000
[05/31 13:50:03    118s] (I)      layer 5 area = 11000
[05/31 13:50:03    118s] (I)      layer 6 area = 11000
[05/31 13:50:03    118s] (I)      layer 7 area = 810000
[05/31 13:50:03    118s] (I)      layer 8 area = 2000000
[05/31 13:50:03    118s] (I)      layer 9 area = 2000000
[05/31 13:50:03    118s] (I)      layer 10 area = 0
[05/31 13:50:03    118s] (I)      GCell unit size   : 540
[05/31 13:50:03    118s] (I)      GCell multiplier  : 1
[05/31 13:50:03    118s] (I)      GCell row height  : 540
[05/31 13:50:03    118s] (I)      Actual row height : 540
[05/31 13:50:03    118s] (I)      GCell align ref   : 1044 960
[05/31 13:50:03    118s] [NR-eGR] Track table information for default rule: 
[05/31 13:50:03    118s] [NR-eGR] M1 has single uniform track structure
[05/31 13:50:03    118s] [NR-eGR] M2 has single uniform track structure
[05/31 13:50:03    118s] [NR-eGR] C1 has single uniform track structure
[05/31 13:50:03    118s] [NR-eGR] C2 has single uniform track structure
[05/31 13:50:03    118s] [NR-eGR] C3 has single uniform track structure
[05/31 13:50:03    118s] [NR-eGR] C4 has single uniform track structure
[05/31 13:50:03    118s] [NR-eGR] C5 has single uniform track structure
[05/31 13:50:03    118s] [NR-eGR] JA has single uniform track structure
[05/31 13:50:03    118s] [NR-eGR] QA has single uniform track structure
[05/31 13:50:03    118s] [NR-eGR] QB has single uniform track structure
[05/31 13:50:03    118s] [NR-eGR] LB has single uniform track structure
[05/31 13:50:03    118s] (I)      ========================= Default via ==========================
[05/31 13:50:03    118s] (I)      +----+------------------+--------------------------------------+
[05/31 13:50:03    118s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut                      |
[05/31 13:50:03    118s] (I)      +----+------------------+--------------------------------------+
[05/31 13:50:03    118s] (I)      |  1 |    3  VIA01      |  121  VIA01_BAR_V_0_30_0_30_V1       |
[05/31 13:50:03    118s] (I)      |  2 |  220  VIA02      |  289  VIA02_BAR_H_0_30_2_30_AY       |
[05/31 13:50:03    118s] (I)      |  3 |  401  VIA03      |  411  VIA03_BAR_V_0_36_23_23_A1      |
[05/31 13:50:03    118s] (I)      |  4 |  439  VIA04      |  453  VIA04_BAR_H_0_36_23_23_A2      |
[05/31 13:50:03    118s] (I)      |  5 |  484  VIA05      |  494  VIA05_BAR_V_0_36_23_23_A3      |
[05/31 13:50:03    118s] (I)      |  6 |  522  VIA06      |  536  VIA06_BAR_H_0_36_23_23_A4      |
[05/31 13:50:03    118s] (I)      |  7 |  567  VIA07      |  569  VIA07_18_72_18_72_VH_2CUT_H_YS |
[05/31 13:50:03    118s] (I)      |  8 |  572  VIA08      |  572  VIA08                          |
[05/31 13:50:03    118s] (I)      |  9 |  573  VIA09      |  573  VIA09                          |
[05/31 13:50:03    118s] (I)      | 10 |  574  VIA10      |  574  VIA10                          |
[05/31 13:50:03    118s] (I)      +----+------------------+--------------------------------------+
[05/31 13:50:03    118s] (I)      Design has 0 placement macros with 0 shapes. 
[05/31 13:50:03    118s] [NR-eGR] Read 0 PG shapes
[05/31 13:50:03    118s] [NR-eGR] Read 0 clock shapes
[05/31 13:50:03    118s] [NR-eGR] Read 0 other shapes
[05/31 13:50:03    118s] [NR-eGR] #Routing Blockages  : 0
[05/31 13:50:03    118s] [NR-eGR] #Instance Blockages : 243
[05/31 13:50:03    118s] [NR-eGR] #PG Blockages       : 0
[05/31 13:50:03    118s] [NR-eGR] #Halo Blockages     : 0
[05/31 13:50:03    118s] [NR-eGR] #Boundary Blockages : 0
[05/31 13:50:03    118s] [NR-eGR] #Clock Blockages    : 0
[05/31 13:50:03    118s] [NR-eGR] #Other Blockages    : 0
[05/31 13:50:03    118s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/31 13:50:03    118s] (I)      Custom ignore net properties:
[05/31 13:50:03    118s] (I)      1 : NotLegal
[05/31 13:50:03    118s] (I)      Default ignore net properties:
[05/31 13:50:03    118s] (I)      1 : Special
[05/31 13:50:03    118s] (I)      2 : Analog
[05/31 13:50:03    118s] (I)      3 : Fixed
[05/31 13:50:03    118s] (I)      4 : Skipped
[05/31 13:50:03    118s] (I)      5 : MixedSignal
[05/31 13:50:03    118s] (I)      Prerouted net properties:
[05/31 13:50:03    118s] (I)      1 : NotLegal
[05/31 13:50:03    118s] (I)      2 : Special
[05/31 13:50:03    118s] (I)      3 : Analog
[05/31 13:50:03    118s] (I)      4 : Fixed
[05/31 13:50:03    118s] (I)      5 : Skipped
[05/31 13:50:03    118s] (I)      6 : MixedSignal
[05/31 13:50:03    118s] [NR-eGR] Early global route reroute all routable nets
[05/31 13:50:03    118s] [NR-eGR] #prerouted nets         : 0
[05/31 13:50:03    118s] [NR-eGR] #prerouted special nets : 0
[05/31 13:50:03    118s] [NR-eGR] #prerouted wires        : 0
[05/31 13:50:03    118s] [NR-eGR] Read 36 nets ( ignored 0 )
[05/31 13:50:03    118s] (I)        Front-side 36 ( ignored 0 )
[05/31 13:50:03    118s] (I)        Back-side  0 ( ignored 0 )
[05/31 13:50:03    118s] (I)        Both-side  0 ( ignored 0 )
[05/31 13:50:03    118s] (I)      Reading macro buffers
[05/31 13:50:03    118s] (I)      Number of macros with buffers: 0
[05/31 13:50:03    118s] (I)      early_global_route_priority property id does not exist.
[05/31 13:50:03    118s] (I)      Setting up GCell size
[05/31 13:50:03    118s] (I)      Base Grid  :    13 x    12
[05/31 13:50:03    118s] (I)      Final Grid :     7 x     6
[05/31 13:50:03    118s] (I)      Read Num Blocks=243  Num Prerouted Wires=0  Num CS=0
[05/31 13:50:03    118s] (I)      Layer 1 (H) : #blockages 235 : #preroutes 0
[05/31 13:50:03    118s] (I)      Layer 2 (V) : #blockages 8 : #preroutes 0
[05/31 13:50:03    118s] (I)      Layer 3 (H) : #blockages 0 : #preroutes 0
[05/31 13:50:03    118s] (I)      Layer 4 (V) : #blockages 0 : #preroutes 0
[05/31 13:50:03    118s] (I)      Layer 5 (H) : #blockages 0 : #preroutes 0
[05/31 13:50:03    118s] (I)      Layer 6 (V) : #blockages 0 : #preroutes 0
[05/31 13:50:03    118s] (I)      Layer 7 (H) : #blockages 0 : #preroutes 0
[05/31 13:50:03    118s] (I)      Layer 8 (V) : #blockages 0 : #preroutes 0
[05/31 13:50:03    118s] (I)      Layer 9 (H) : #blockages 0 : #preroutes 0
[05/31 13:50:03    118s] (I)      Layer 10 (V) : #blockages 0 : #preroutes 0
[05/31 13:50:03    118s] (I)      Track adjustment: Reducing 0 tracks (15.00%) for Layer1
[05/31 13:50:03    118s] (I)      Track adjustment: Reducing 77 tracks (15.00%) for Layer2
[05/31 13:50:03    118s] (I)      Track adjustment: Reducing 50 tracks (12.00%) for Layer3
[05/31 13:50:03    118s] (I)      Number of ignored nets                =      0
[05/31 13:50:03    118s] (I)      Number of connected nets              =      0
[05/31 13:50:03    118s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/31 13:50:03    118s] (I)      Number of clock nets                  =      0.  Ignored: No
[05/31 13:50:03    118s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/31 13:50:03    118s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/31 13:50:03    118s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/31 13:50:03    118s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/31 13:50:03    118s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/31 13:50:03    118s] (I)      Ndr track 0 does not exist
[05/31 13:50:03    118s] (I)      ---------------------Grid Graph Info--------------------
[05/31 13:50:03    118s] (I)      Routing area        : (0, 0) - (7076, 6880)
[05/31 13:50:03    118s] (I)      Core area           : (1044, 960) - (6032, 5920)
[05/31 13:50:03    118s] (I)      Site width          :   116  (dbu)
[05/31 13:50:03    118s] (I)      Row height          :   540  (dbu)
[05/31 13:50:03    118s] (I)      GCell row height    :   540  (dbu)
[05/31 13:50:03    118s] (I)      GCell width         :  1080  (dbu)
[05/31 13:50:03    118s] (I)      GCell height        :  1080  (dbu)
[05/31 13:50:03    118s] (I)      Grid                :     7     6    11
[05/31 13:50:03    118s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/31 13:50:03    118s] (I)      Vertical capacity   :     0     0   540     0   540     0   540     0   540     0   540
[05/31 13:50:03    118s] (I)      Horizontal capacity :     0   540     0   540     0   540     0   540     0   540     0
[05/31 13:50:03    118s] (I)      Default wire width  :    40    40    44    44    44    44    44   450  1200  1200  1800
[05/31 13:50:03    118s] (I)      Default wire space  :    40    40    46    46    46    46    46   450  1200  1200  1800
[05/31 13:50:03    118s] (I)      Default wire pitch  :    80    80    90    90    90    90    90   900  2400  2400  3600
[05/31 13:50:03    118s] (I)      Default pitch size  :    80    80    90    90    90    90    90   900  2400  2400  3600
[05/31 13:50:03    118s] (I)      First track coord   :    58    80    54    60    54    60    54   960  3444  3360  3658
[05/31 13:50:03    118s] (I)      Num tracks per GCell: 13.50 13.50 12.00 12.00 12.00 12.00 12.00  1.20  0.45  0.45  0.30
[05/31 13:50:03    118s] (I)      Total num of tracks :    61    85    78    76    78    76    78     7     2     2     1
[05/31 13:50:03    118s] (I)      Num of masks        :     2     2     1     1     1     1     1     1     1     1     1
[05/31 13:50:03    118s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/31 13:50:03    118s] (I)      --------------------------------------------------------
[05/31 13:50:03    118s] 
[05/31 13:50:03    118s] [NR-eGR] ============ Routing rule table ============
[05/31 13:50:03    118s] [NR-eGR] Rule id: 0  Nets: 36
[05/31 13:50:03    118s] [NR-eGR] ========================================
[05/31 13:50:03    118s] [NR-eGR] 
[05/31 13:50:03    118s] (I)      ======== NDR :  =========
[05/31 13:50:03    118s] (I)      +--------------+--------+
[05/31 13:50:03    118s] (I)      |           ID |      0 |
[05/31 13:50:03    118s] (I)      |         Name |        |
[05/31 13:50:03    118s] (I)      |      Default |    yes |
[05/31 13:50:03    118s] (I)      |  Clk Special |     no |
[05/31 13:50:03    118s] (I)      | Hard spacing |     no |
[05/31 13:50:03    118s] (I)      |    NDR track | (none) |
[05/31 13:50:03    118s] (I)      |      NDR via | (none) |
[05/31 13:50:03    118s] (I)      |  Extra space |      0 |
[05/31 13:50:03    118s] (I)      |      Shields |      0 |
[05/31 13:50:03    118s] (I)      |   Demand (H) |      1 |
[05/31 13:50:03    118s] (I)      |   Demand (V) |      1 |
[05/31 13:50:03    118s] (I)      |        #Nets |     36 |
[05/31 13:50:03    118s] (I)      +--------------+--------+
[05/31 13:50:03    118s] (I)      +-------------------------------------------------------------------------------------+
[05/31 13:50:03    118s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[05/31 13:50:03    118s] (I)      +-------------------------------------------------------------------------------------+
[05/31 13:50:03    118s] (I)      |    M2     40       40     80       80      1      1      1    100    100        yes |
[05/31 13:50:03    118s] (I)      |    C1     44       46     90       90      1      1      1    100    100        yes |
[05/31 13:50:03    118s] (I)      |    C2     44       46     90       90      1      1      1    100    100        yes |
[05/31 13:50:03    118s] (I)      |    C3     44       46     90       90      1      1      1    100    100        yes |
[05/31 13:50:03    118s] (I)      |    C4     44       46     90       90      1      1      1    100    100        yes |
[05/31 13:50:03    118s] (I)      |    C5     44       46     90       90      1      1      1    100    100        yes |
[05/31 13:50:03    118s] (I)      |    JA    450      450    900      900      1      1      1    100    100        yes |
[05/31 13:50:03    118s] (I)      |    QA   1200     1200   2400     2400      1      1      1    100    100        yes |
[05/31 13:50:03    118s] (I)      |    QB   1200     1200   2400     2400      1      1      1    100    100        yes |
[05/31 13:50:03    118s] (I)      |    LB   1800     1800   3600     3600      1      1      1    100    100        yes |
[05/31 13:50:03    118s] (I)      +-------------------------------------------------------------------------------------+
[05/31 13:50:03    118s] (I)      =============== Blocked Tracks ===============
[05/31 13:50:03    118s] (I)      +-------+---------+----------+---------------+
[05/31 13:50:03    118s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/31 13:50:03    118s] (I)      +-------+---------+----------+---------------+
[05/31 13:50:03    118s] (I)      |     1 |       0 |        0 |         0.00% |
[05/31 13:50:03    118s] (I)      |     2 |     595 |      176 |        29.58% |
[05/31 13:50:03    118s] (I)      |     3 |     468 |      173 |        36.97% |
[05/31 13:50:03    118s] (I)      |     4 |     532 |        0 |         0.00% |
[05/31 13:50:03    118s] (I)      |     5 |     468 |        0 |         0.00% |
[05/31 13:50:03    118s] (I)      |     6 |     532 |        0 |         0.00% |
[05/31 13:50:03    118s] (I)      |     7 |     468 |        0 |         0.00% |
[05/31 13:50:03    118s] (I)      |     8 |      49 |        0 |         0.00% |
[05/31 13:50:03    118s] (I)      |     9 |      12 |        0 |         0.00% |
[05/31 13:50:03    118s] (I)      |    10 |      14 |        0 |         0.00% |
[05/31 13:50:03    118s] (I)      |    11 |       6 |        0 |         0.00% |
[05/31 13:50:03    118s] (I)      +-------+---------+----------+---------------+
[05/31 13:50:03    118s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4.36 MB )
[05/31 13:50:03    118s] (I)      Reset routing kernel
[05/31 13:50:03    118s] (I)      Started Global Routing ( Curr Mem: 4.36 MB )
[05/31 13:50:03    118s] (I)      totalPins=75  totalGlobalPin=66 (88.00%)
[05/31 13:50:03    118s] (I)      ================= Net Group Info =================
[05/31 13:50:03    118s] (I)      +----+----------------+--------------+-----------+
[05/31 13:50:03    118s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[05/31 13:50:03    118s] (I)      +----+----------------+--------------+-----------+
[05/31 13:50:03    118s] (I)      |  1 |             36 |        M2(2) |    LB(11) |
[05/31 13:50:03    118s] (I)      +----+----------------+--------------+-----------+
[05/31 13:50:03    118s] (I)      total 2D Cap : 2760 = (1496 H, 1264 V)
[05/31 13:50:03    118s] (I)      total 2D Demand : 6 = (6 H, 0 V)
[05/31 13:50:03    118s] (I)      #blocked GCells = 0
[05/31 13:50:03    118s] (I)      #regions = 1
[05/31 13:50:03    118s] [NR-eGR] Layer group 1: route 36 net(s) in layer range [2, 11]
[05/31 13:50:03    118s] (I)      
[05/31 13:50:03    118s] (I)      ============  Phase 1a Route ============
[05/31 13:50:03    118s] (I)      Usage: 55 = (32 H, 23 V) = (2.14% H, 1.82% V) = (3.456e+01um H, 2.484e+01um V)
[05/31 13:50:03    118s] (I)      
[05/31 13:50:03    118s] (I)      ============  Phase 1b Route ============
[05/31 13:50:03    118s] (I)      Usage: 55 = (32 H, 23 V) = (2.14% H, 1.82% V) = (3.456e+01um H, 2.484e+01um V)
[05/31 13:50:03    118s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.940000e+01um
[05/31 13:50:03    118s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[05/31 13:50:03    118s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/31 13:50:03    118s] (I)      
[05/31 13:50:03    118s] (I)      ============  Phase 1c Route ============
[05/31 13:50:03    118s] (I)      Usage: 55 = (32 H, 23 V) = (2.14% H, 1.82% V) = (3.456e+01um H, 2.484e+01um V)
[05/31 13:50:03    118s] (I)      
[05/31 13:50:03    118s] (I)      ============  Phase 1d Route ============
[05/31 13:50:03    118s] (I)      Usage: 55 = (32 H, 23 V) = (2.14% H, 1.82% V) = (3.456e+01um H, 2.484e+01um V)
[05/31 13:50:03    118s] (I)      
[05/31 13:50:03    118s] (I)      ============  Phase 1e Route ============
[05/31 13:50:03    118s] (I)      Usage: 55 = (32 H, 23 V) = (2.14% H, 1.82% V) = (3.456e+01um H, 2.484e+01um V)
[05/31 13:50:03    118s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.940000e+01um
[05/31 13:50:03    118s] (I)      
[05/31 13:50:03    118s] (I)      ============  Phase 1l Route ============
[05/31 13:50:03    118s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/31 13:50:03    118s] (I)      Layer  2:        302        15         1           0         486    ( 0.00%) 
[05/31 13:50:03    118s] (I)      Layer  3:        248        17         1          12         408    ( 2.86%) 
[05/31 13:50:03    118s] (I)      Layer  4:        456        15         0           0         432    ( 0.00%) 
[05/31 13:50:03    118s] (I)      Layer  5:        390         6         0           0         420    ( 0.00%) 
[05/31 13:50:03    118s] (I)      Layer  6:        456         0         0           0         432    ( 0.00%) 
[05/31 13:50:03    118s] (I)      Layer  7:        390         0         0           0         420    ( 0.00%) 
[05/31 13:50:03    118s] (I)      Layer  8:         42         0         0           0          43    ( 0.00%) 
[05/31 13:50:03    118s] (I)      Layer  9:         10         0         0          11           4    (71.43%) 
[05/31 13:50:03    118s] (I)      Layer 10:         12         0         0          11           5    (66.67%) 
[05/31 13:50:03    118s] (I)      Layer 11:          5         0         0           9           2    (85.71%) 
[05/31 13:50:03    118s] (I)      Total:          2311        53         2          42        2651    ( 1.56%) 
[05/31 13:50:03    118s] (I)      
[05/31 13:50:03    118s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/31 13:50:03    118s] [NR-eGR]                        OverCon            
[05/31 13:50:03    118s] [NR-eGR]                         #Gcell     %Gcell
[05/31 13:50:03    118s] [NR-eGR]        Layer               (1)    OverCon
[05/31 13:50:03    118s] [NR-eGR] ----------------------------------------------
[05/31 13:50:03    118s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[05/31 13:50:03    118s] [NR-eGR]      M2 ( 2)         1( 2.70%)   ( 2.70%) 
[05/31 13:50:03    118s] [NR-eGR]      C1 ( 3)         1( 2.86%)   ( 2.86%) 
[05/31 13:50:03    118s] [NR-eGR]      C2 ( 4)         0( 0.00%)   ( 0.00%) 
[05/31 13:50:03    118s] [NR-eGR]      C3 ( 5)         0( 0.00%)   ( 0.00%) 
[05/31 13:50:03    118s] [NR-eGR]      C4 ( 6)         0( 0.00%)   ( 0.00%) 
[05/31 13:50:03    118s] [NR-eGR]      C5 ( 7)         0( 0.00%)   ( 0.00%) 
[05/31 13:50:03    118s] [NR-eGR]      JA ( 8)         0( 0.00%)   ( 0.00%) 
[05/31 13:50:03    118s] [NR-eGR]      QA ( 9)         0( 0.00%)   ( 0.00%) 
[05/31 13:50:03    118s] [NR-eGR]      QB (10)         0( 0.00%)   ( 0.00%) 
[05/31 13:50:03    118s] [NR-eGR]      LB (11)         0( 0.00%)   ( 0.00%) 
[05/31 13:50:03    118s] [NR-eGR] ----------------------------------------------
[05/31 13:50:03    118s] [NR-eGR]        Total         2( 0.72%)   ( 0.72%) 
[05/31 13:50:03    118s] [NR-eGR] 
[05/31 13:50:03    118s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4.36 MB )
[05/31 13:50:03    118s] (I)      Updating congestion map
[05/31 13:50:03    118s] (I)      total 2D Cap : 2770 = (1500 H, 1270 V)
[05/31 13:50:03    118s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/31 13:50:03    118s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4.36 MB )
[05/31 13:50:03    118s] Early Global Route congestion estimation runtime: 0.02 seconds, mem = 4490.2M
[05/31 13:50:03    118s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.022, REAL:0.023, MEM:4490.2M, EPOCH TIME: 1748713803.038980
[05/31 13:50:03    118s] OPERPROF: Starting HotSpotCal at level 1, MEM:4490.2M, EPOCH TIME: 1748713803.039000
[05/31 13:50:03    118s] [hotspot] +------------+---------------+---------------+
[05/31 13:50:03    118s] [hotspot] |            |   max hotspot | total hotspot |
[05/31 13:50:03    118s] [hotspot] +------------+---------------+---------------+
[05/31 13:50:03    118s] [hotspot] | normalized |          0.00 |          0.00 |
[05/31 13:50:03    118s] [hotspot] +------------+---------------+---------------+
[05/31 13:50:03    118s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/31 13:50:03    118s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/31 13:50:03    118s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.001, REAL:0.001, MEM:4506.2M, EPOCH TIME: 1748713803.039898
[05/31 13:50:03    118s] Skipped repairing congestion.
[05/31 13:50:03    118s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:4506.2M, EPOCH TIME: 1748713803.039958
[05/31 13:50:03    118s] Starting Early Global Route wiring: mem = 4506.2M
[05/31 13:50:03    118s] (I)      Running track assignment and export wires
[05/31 13:50:03    118s] (I)      Delete wires for 36 nets 
[05/31 13:50:03    118s] (I)      ============= Track Assignment ============
[05/31 13:50:03    118s] (I)      Started Track Assignment (1T) ( Curr Mem: 4.38 MB )
[05/31 13:50:03    118s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[05/31 13:50:03    118s] (I)      Run Multi-thread track assignment
[05/31 13:50:03    118s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4.38 MB )
[05/31 13:50:03    118s] (I)      Started Export ( Curr Mem: 4.38 MB )
[05/31 13:50:03    118s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[05/31 13:50:03    118s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[05/31 13:50:03    118s] [NR-eGR] --------------------------------------------------------------------------
[05/31 13:50:03    118s] [NR-eGR]             Length (um)  Vias 
[05/31 13:50:03    118s] [NR-eGR] ------------------------------
[05/31 13:50:03    118s] [NR-eGR]  M1  (1V)             0     5 
[05/31 13:50:03    118s] [NR-eGR]  M2  (2H)            31    67 
[05/31 13:50:03    118s] [NR-eGR]  C1  (3V)            34    20 
[05/31 13:50:03    118s] [NR-eGR]  C2  (4H)            10     8 
[05/31 13:50:03    118s] [NR-eGR]  C3  (5V)             7     0 
[05/31 13:50:03    118s] [NR-eGR]  C4  (6H)             0     0 
[05/31 13:50:03    118s] [NR-eGR]  C5  (7V)             0     0 
[05/31 13:50:03    118s] [NR-eGR]  JA  (8H)             0     0 
[05/31 13:50:03    118s] [NR-eGR]  QA  (9V)             0     0 
[05/31 13:50:03    118s] [NR-eGR]  QB  (10H)            0     0 
[05/31 13:50:03    118s] [NR-eGR]  LB  (11V)            0     0 
[05/31 13:50:03    118s] [NR-eGR] ------------------------------
[05/31 13:50:03    118s] [NR-eGR]      Total           83   100 
[05/31 13:50:03    118s] [NR-eGR] --------------------------------------------------------------------------
[05/31 13:50:03    118s] [NR-eGR] Total half perimeter of net bounding box: 74um
[05/31 13:50:03    118s] [NR-eGR] Total length: 83um, number of vias: 100
[05/31 13:50:03    118s] [NR-eGR] --------------------------------------------------------------------------
[05/31 13:50:03    118s] (I)      == Layer wire length by net rule ==
[05/31 13:50:03    118s] (I)                  Default 
[05/31 13:50:03    118s] (I)      --------------------
[05/31 13:50:03    118s] (I)       M1  (1V)       0um 
[05/31 13:50:03    118s] (I)       M2  (2H)      31um 
[05/31 13:50:03    118s] (I)       C1  (3V)      34um 
[05/31 13:50:03    118s] (I)       C2  (4H)      10um 
[05/31 13:50:03    118s] (I)       C3  (5V)       7um 
[05/31 13:50:03    118s] (I)       C4  (6H)       0um 
[05/31 13:50:03    118s] (I)       C5  (7V)       0um 
[05/31 13:50:03    118s] (I)       JA  (8H)       0um 
[05/31 13:50:03    118s] (I)       QA  (9V)       0um 
[05/31 13:50:03    118s] (I)       QB  (10H)      0um 
[05/31 13:50:03    118s] (I)       LB  (11V)      0um 
[05/31 13:50:03    118s] (I)      --------------------
[05/31 13:50:03    118s] (I)           Total     83um 
[05/31 13:50:03    118s] (I)      == Layer via count by net rule ==
[05/31 13:50:03    118s] (I)                  Default 
[05/31 13:50:03    118s] (I)      --------------------
[05/31 13:50:03    118s] (I)       M1  (1V)         5 
[05/31 13:50:03    118s] (I)       M2  (2H)        67 
[05/31 13:50:03    118s] (I)       C1  (3V)        20 
[05/31 13:50:03    118s] (I)       C2  (4H)         8 
[05/31 13:50:03    118s] (I)       C3  (5V)         0 
[05/31 13:50:03    118s] (I)       C4  (6H)         0 
[05/31 13:50:03    118s] (I)       C5  (7V)         0 
[05/31 13:50:03    118s] (I)       JA  (8H)         0 
[05/31 13:50:03    118s] (I)       QA  (9V)         0 
[05/31 13:50:03    118s] (I)       QB  (10H)        0 
[05/31 13:50:03    118s] (I)       LB  (11V)        0 
[05/31 13:50:03    118s] (I)      --------------------
[05/31 13:50:03    118s] (I)           Total      100 
[05/31 13:50:03    118s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4.38 MB )
[05/31 13:50:03    118s] eee: RC Grid memory freed = 528 (2 X 2 X 11 X 12b)
[05/31 13:50:03    118s] (I)      Global routing data unavailable, rerun eGR
[05/31 13:50:03    118s] (I)      Initializing eGR engine (regular)
[05/31 13:50:03    118s] Set min layer with default ( 2 )
[05/31 13:50:03    118s] Set max layer with default ( 127 )
[05/31 13:50:03    118s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 13:50:03    118s] Min route layer (adjusted) = 2
[05/31 13:50:03    118s] Max route layer (adjusted) = 11
[05/31 13:50:03    118s] (I)      clean place blk overflow:
[05/31 13:50:03    118s] (I)      H : enabled 1.00 0
[05/31 13:50:03    118s] (I)      V : enabled 1.00 0
[05/31 13:50:03    118s] Early Global Route wiring runtime: 0.01 seconds, mem = 4504.2M
[05/31 13:50:03    118s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.005, REAL:0.006, MEM:4504.2M, EPOCH TIME: 1748713803.045470
[05/31 13:50:03    118s] 0 delay mode for cte disabled.
[05/31 13:50:03    118s] SKP cleared!
[05/31 13:50:03    118s] 
[05/31 13:50:03    118s] *** Finished incrementalPlace (cpu=0:00:00.1, real=0:00:00.0)***
[05/31 13:50:03    118s] OPERPROF: Starting GP-eGR-PG-Cleanup at level 1, MEM:4488.2M, EPOCH TIME: 1748713803.068885
[05/31 13:50:03    118s] OPERPROF: Finished GP-eGR-PG-Cleanup at level 1, CPU:0.000, REAL:0.000, MEM:4488.2M, EPOCH TIME: 1748713803.068921
[05/31 13:50:03    118s] Tdgp not enabled or already been cleared! skip clearing
[05/31 13:50:03    118s] **placeDesign ... cpu = 0: 0: 9, real = 0: 0:10, mem = 4488.2M **
[05/31 13:50:03    118s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/31 13:50:03    118s] VSMManager cleared!
[05/31 13:50:03    118s] *** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:08.8/0:00:09.8 (0.9), totSession cpu/real = 0:01:58.3/0:02:17.5 (0.9), mem = 4488.2M
[05/31 13:50:03    118s] 
[05/31 13:50:03    118s] =============================================================================================
[05/31 13:50:03    118s]  Step TAT Report : GlobalPlace #1 / place_opt_design #1                         23.10-p003_1
[05/31 13:50:03    118s] =============================================================================================
[05/31 13:50:03    118s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/31 13:50:03    118s] ---------------------------------------------------------------------------------------------
[05/31 13:50:03    118s] [ CellServerInit         ]      3   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.1    1.0
[05/31 13:50:03    118s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:50:03    118s] [ RefinePlace            ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.3
[05/31 13:50:03    118s] [ DetailPlaceInit        ]      1   0:00:00.2  (   1.6 % )     0:00:00.2 /  0:00:00.2    1.0
[05/31 13:50:03    118s] [ TimingUpdate           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:50:03    118s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:50:03    118s] [ MISC                   ]          0:00:09.5  (  96.8 % )     0:00:09.5 /  0:00:08.4    0.9
[05/31 13:50:03    118s] ---------------------------------------------------------------------------------------------
[05/31 13:50:03    118s]  GlobalPlace #1 TOTAL               0:00:09.8  ( 100.0 % )     0:00:09.8 /  0:00:08.8    0.9
[05/31 13:50:03    118s] ---------------------------------------------------------------------------------------------
[05/31 13:50:03    118s] 
[05/31 13:50:03    118s] Enable CTE adjustment.
[05/31 13:50:03    118s] Enable Layer aware incrSKP.
[05/31 13:50:03    118s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3943.2M, totSessionCpu=0:01:58 **
[05/31 13:50:03    118s] 
[05/31 13:50:03    118s] Active Setup views: view_slow_mission 
[05/31 13:50:03    118s] GigaOpt running with 1 threads.
[05/31 13:50:03    118s] *** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:58.4/0:02:17.5 (0.9), mem = 4486.2M
[05/31 13:50:03    118s] **INFO: setDesignMode -flowEffort extreme -> setting 'setOptMode -effort high' for the duration of this command.
[05/31 13:50:03    118s] **INFO: setDesignMode -flowEffort extreme -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[05/31 13:50:03    118s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/31 13:50:03    118s] OPERPROF: Starting DPlace-Init at level 1, MEM:4486.2M, EPOCH TIME: 1748713803.183223
[05/31 13:50:03    118s] Processing tracks to init pin-track alignment.
[05/31 13:50:03    118s] z: 1, totalTracks: 1
[05/31 13:50:03    118s] z: 3, totalTracks: 1
[05/31 13:50:03    118s] z: 5, totalTracks: 1
[05/31 13:50:03    118s] z: 7, totalTracks: 1
[05/31 13:50:03    118s] #spOpts: N=22 dpt minPadR=1.1 mergeVia=T genus sncAbut cut2cut hrOri=1 
[05/31 13:50:03    118s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/31 13:50:03    118s] Initializing Route Infrastructure for color support ...
[05/31 13:50:03    118s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:4486.2M, EPOCH TIME: 1748713803.183384
[05/31 13:50:03    118s] ### Add 31 auto generated vias to default rule
[05/31 13:50:03    118s] ### Add 31 auto generated vias to default rule
[05/31 13:50:03    118s] ### import design signature (3): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=1 sns=1
[05/31 13:50:03    118s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 13:50:03    118s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 13:50:03    118s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 13:50:03    118s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 13:50:03    118s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.042, REAL:0.043, MEM:4486.2M, EPOCH TIME: 1748713803.225885
[05/31 13:50:03    118s] Route Infrastructure Initialized for color support successfully.
[05/31 13:50:03    118s] Cell adder LLGs are deleted
[05/31 13:50:03    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:50:03    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:50:03    118s] # Building adder llgBox search-tree.
[05/31 13:50:03    118s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/31 13:50:03    118s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4486.2M, EPOCH TIME: 1748713803.232498
[05/31 13:50:03    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:50:03    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:50:03    118s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:4486.2M, EPOCH TIME: 1748713803.232760
[05/31 13:50:03    118s] Max number of tech site patterns supported in site array is 256.
[05/31 13:50:03    118s] Core basic site is GF22_DST
[05/31 13:50:03    118s] Processing tracks to init pin-track alignment.
[05/31 13:50:03    118s] z: 1, totalTracks: 1
[05/31 13:50:03    118s] z: 3, totalTracks: 1
[05/31 13:50:03    118s] z: 5, totalTracks: 1
[05/31 13:50:03    118s] z: 7, totalTracks: 1
[05/31 13:50:03    118s] After signature check, allow fast init is false, keep pre-filter is true.
[05/31 13:50:03    118s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/31 13:50:03    118s] SiteArray: non-trimmed site array dimensions = 9 x 43
[05/31 13:50:03    118s] SiteArray: use 12,288 bytes
[05/31 13:50:03    118s] SiteArray: current memory after site array memory allocation 4486.2M
[05/31 13:50:03    118s] SiteArray: FP blocked sites are writable
[05/31 13:50:03    118s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/31 13:50:03    118s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:4486.2M, EPOCH TIME: 1748713803.380998
[05/31 13:50:03    118s] Process 232 wires and vias for routing blockage analysis
[05/31 13:50:03    118s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.000, REAL:0.000, MEM:4486.2M, EPOCH TIME: 1748713803.381105
[05/31 13:50:03    118s] SiteArray: number of non floorplan blocked sites for llg default is 387
[05/31 13:50:03    118s] Atter site array init, number of instance map data is 0.
[05/31 13:50:03    118s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.148, REAL:0.149, MEM:4486.2M, EPOCH TIME: 1748713803.381348
[05/31 13:50:03    118s] 
[05/31 13:50:03    118s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 13:50:03    118s] 
[05/31 13:50:03    118s]  Skipping Pre_CCE_Colorizing (1369+2)!
[05/31 13:50:03    118s] OPERPROF:     Starting CMU at level 3, MEM:4486.2M, EPOCH TIME: 1748713803.381492
[05/31 13:50:03    118s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:4486.2M, EPOCH TIME: 1748713803.381673
[05/31 13:50:03    118s] 
[05/31 13:50:03    118s] Bad Lib Cell Checking (CMU) is done! (0)
[05/31 13:50:03    118s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.149, REAL:0.149, MEM:4486.2M, EPOCH TIME: 1748713803.381725
[05/31 13:50:03    118s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4486.2M, EPOCH TIME: 1748713803.381746
[05/31 13:50:03    118s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4486.2M, EPOCH TIME: 1748713803.381794
[05/31 13:50:03    118s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=4486.2MB).
[05/31 13:50:03    118s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.198, REAL:0.199, MEM:4486.2M, EPOCH TIME: 1748713803.381865
[05/31 13:50:03    118s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4486.2M, EPOCH TIME: 1748713803.382065
[05/31 13:50:03    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:50:03    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:50:03    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:50:03    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:50:03    118s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:4470.2M, EPOCH TIME: 1748713803.384488
[05/31 13:50:03    118s] eee: RC Grid memory allocated = 1188 (3 X 3 X 11 X 12b)
[05/31 13:50:03    118s] Updating RC Grid density data for preRoute extraction ...
[05/31 13:50:03    118s] eee: pegSigSF=1.070000
[05/31 13:50:03    118s] Initializing multi-corner resistance tables ...
[05/31 13:50:03    118s] eee: Grid unit RC data computation started
[05/31 13:50:03    118s] eee: Grid unit RC data computation completed
[05/31 13:50:03    118s] eee: l=1 avDens=0.001193 usedTrk=0.222222 availTrk=186.206897 sigTrk=0.222222
[05/31 13:50:03    118s] eee: l=2 avDens=0.028713 usedTrk=5.814444 availTrk=202.500000 sigTrk=5.814444
[05/31 13:50:03    118s] eee: l=3 avDens=0.035012 usedTrk=6.302222 availTrk=180.000000 sigTrk=6.302222
[05/31 13:50:03    118s] eee: l=4 avDens=0.010072 usedTrk=1.812963 availTrk=180.000000 sigTrk=1.812963
[05/31 13:50:03    118s] eee: l=5 avDens=0.022685 usedTrk=1.361111 availTrk=60.000000 sigTrk=1.361111
[05/31 13:50:03    118s] eee: l=6 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 13:50:03    118s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 13:50:03    118s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 13:50:03    118s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 13:50:03    118s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 13:50:03    118s] eee: l=11 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 13:50:03    118s] {RT rc_slow 0 2 11  {8 0} 1}
[05/31 13:50:03    118s] eee: LAM-FP: thresh=1 ; dimX=88.450000 ; dimY=86.000000 ; multX=1.000000 ; multY=1.000000 ; minP=80 ; fpMult=1.000000 ;
[05/31 13:50:03    118s] eee: LAM: n=32 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.207600 aWlH=0.000000 lMod=0 pMax=0.822700 pMod=82 pModAss=50 wcR=0.664000 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.660000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[05/31 13:50:03    118s] eee: NetCapCache creation started. (Current Mem: 4470.184M) 
[05/31 13:50:03    118s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 4470.184M) 
[05/31 13:50:03    118s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(7.076000, 6.880000)], Layers = [f(11) b(0)], Grid size = 5.400000 um, Grid Dim = (2 X 2)
[05/31 13:50:03    118s] eee: Metal Layers Info:
[05/31 13:50:03    118s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/31 13:50:03    118s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[05/31 13:50:03    118s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/31 13:50:03    118s] eee: |       M1 |   1 |   0.040 |   0.040 |   0.116 |  0.159 |  14.77 | V | 0 |  1 |
[05/31 13:50:03    118s] eee: |       M2 |   2 |   0.040 |   0.040 |   0.080 |  0.174 |  20.55 | H | 0 |  1 |
[05/31 13:50:03    118s] eee: |       C1 |   3 |   0.044 |   0.046 |   0.090 |  0.185 |  12.71 | V | 0 |  1 |
[05/31 13:50:03    118s] eee: |       C2 |   4 |   0.044 |   0.046 |   0.090 |  0.184 |  12.75 | H | 0 |  1 |
[05/31 13:50:03    118s] eee: |       C3 |   5 |   0.044 |   0.046 |   0.090 |  0.184 |  12.71 | V | 0 |  1 |
[05/31 13:50:03    118s] eee: |       C4 |   6 |   0.044 |   0.046 |   0.090 |  0.185 |  12.70 | H | 0 |  1 |
[05/31 13:50:03    118s] eee: |       C5 |   7 |   0.044 |   0.046 |   0.090 |  0.194 |  12.75 | V | 0 |  1 |
[05/31 13:50:03    118s] eee: |       JA |   8 |   0.450 |   0.450 |   0.900 |  0.371 |   0.03 | H | 0 |  1 |
[05/31 13:50:03    118s] eee: |       QA |   9 |   1.200 |   1.200 |   2.400 |  0.385 |   0.01 | V | 0 |  1 |
[05/31 13:50:03    118s] eee: |       QB |  10 |   1.200 |   1.200 |   2.400 |  0.372 |   0.01 | H | 0 |  1 |
[05/31 13:50:03    118s] eee: |       LB |  11 |   1.800 |   1.800 |   3.600 |  0.366 |   0.01 | V | 0 |  1 |
[05/31 13:50:03    118s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/31 13:50:03    118s] eee: uC/uR for corner rc_slow, min-width/min-spacing, 30 perc over/under densities.
[05/31 13:50:03    118s] 
[05/31 13:50:03    118s] Creating Lib Analyzer ...
[05/31 13:50:03    119s] Total number of usable buffers from Lib Analyzer: 48 ( UDB116SVT24_BUF_1 UDB116SVT24_BUF_L_1 UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_S_1 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_M_2 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_S_2 UDB116SVT24_BUF_S_1P5 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_3P5 UDB116SVT24_BUF_S_3 UDB116SVT24_BUF_S_2P5 UDB116SVT24_BUF_M_4 UDB116SVT24_BUF_S_4 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_5 UDB116SVT24_BUF_S_5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_S_6 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_7P5 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_S_8 UDB116SVT24_BUF_10 UDB116SVT24_BUF_S_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_S_12 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_12P5 UDB116SVT24_BUF_16 UDB116SVT24_BUF_S_16 UDB116SVT24_BUF_16P5 UDB116SVT24_BUF_S_20 UDB116SVT24_BUF_24 UDB116SVT24_BUF_S_24 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32 UDB116SVT24_BUF_S_32)
[05/31 13:50:03    119s] Total number of usable inverters from Lib Analyzer: 37 ( UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_S_1 UDB116SVT24_INV_S_0P75 UDB116SVT24_INV_3 UDB116SVT24_INV_S_2 UDB116SVT24_INV_S_1P5 UDB116SVT24_INV_S_1P25 UDB116SVT24_INV_4 UDB116SVT24_INV_S_3 UDB116SVT24_INV_S_2P5 UDB116SVT24_INV_5 UDB116SVT24_INV_S_4 UDB116SVT24_INV_6 UDB116SVT24_INV_S_5 UDB116SVT24_INV_S_6 UDB116SVT24_INV_8 UDB116SVT24_INV_S_7 UDB116SVT24_INV_9 UDB116SVT24_INV_S_8 UDB116SVT24_INV_10 UDB116SVT24_INV_S_9 UDB116SVT24_INV_S_10 UDB116SVT24_INV_12 UDB116SVT24_INV_S_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_S_16 UDB116SVT24_INV_18 UDB116SVT24_INV_20 UDB116SVT24_INV_S_20 UDB116SVT24_INV_24 UDB116SVT24_INV_S_24 UDB116SVT24_INV_32 UDB116SVT24_INV_S_32)
[05/31 13:50:03    119s] Total number of usable delay cells from Lib Analyzer: 0 ()
[05/31 13:50:03    119s] 
[05/31 13:50:03    119s] {RT rc_slow 0 2 11  {8 0} 1}
[05/31 13:50:05    120s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:00 mem=4476.2M
[05/31 13:50:05    120s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:01 mem=4476.2M
[05/31 13:50:05    120s] Creating Lib Analyzer, finished. 
[05/31 13:50:05    120s] #optDebug: fT-S <1 2 3 1 0>
[05/31 13:50:05    120s] Info: IPO magic value 0x8079BEEF.
[05/31 13:50:05    120s] Info: Using SynthesisEngine executable '/tools/cad/cds/DDI_23.10.000/INNOVUS231/bin/innovus_'.
[05/31 13:50:05    120s]       SynthesisEngine workers will not check out additional licenses.
[05/31 13:50:21    120s] **INFO: Using Advanced Metric Collection system.
[05/31 13:50:23    121s] **optDesign ... cpu = 0:00:03, real = 0:00:20, mem = 3953.1M, totSessionCpu=0:02:02 **
[05/31 13:50:23    121s] #optDebug: { P: 22 W: 2195 FE: extreme PE: none LDR: 1}
[05/31 13:50:23    121s] *** optDesign -preCTS ***
[05/31 13:50:23    121s] DRC Margin: user margin 0.0; extra margin 0.2
[05/31 13:50:23    121s] Setup Target Slack: user slack 0; extra slack 0.0
[05/31 13:50:23    121s] Hold Target Slack: user slack 0
[05/31 13:50:23    121s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4474.2M, EPOCH TIME: 1748713823.733295
[05/31 13:50:23    121s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:50:23    121s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:50:24    121s] 
[05/31 13:50:24    121s] 
[05/31 13:50:24    121s]  Skipping Pre_CCE_Colorizing (1369+2)!
[05/31 13:50:24    121s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.153, REAL:0.313, MEM:4474.2M, EPOCH TIME: 1748713824.046429
[05/31 13:50:24    121s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:50:24    121s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:50:24    121s] 
[05/31 13:50:24    121s] TimeStamp Deleting Cell Server Begin ...
[05/31 13:50:24    121s] Deleting Lib Analyzer.
[05/31 13:50:24    121s] 
[05/31 13:50:24    121s] TimeStamp Deleting Cell Server End ...
[05/31 13:50:24    121s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/31 13:50:24    121s] 
[05/31 13:50:24    121s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/31 13:50:24    121s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 13:50:24    121s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/31 13:50:24    121s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 13:50:24    121s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/31 13:50:24    121s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/31 13:50:24    121s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/31 13:50:24    121s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/31 13:50:24    121s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/31 13:50:24    121s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/31 13:50:24    121s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/31 13:50:24    121s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/31 13:50:24    121s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/31 13:50:24    121s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/31 13:50:24    121s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/31 13:50:24    121s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 13:50:24    121s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/31 13:50:24    121s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 13:50:24    121s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/31 13:50:24    121s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/31 13:50:24    121s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/31 13:50:24    121s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/31 13:50:24    121s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/31 13:50:24    121s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/31 13:50:24    121s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/31 13:50:24    121s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/31 13:50:24    121s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/31 13:50:24    121s] Summary for sequential cells identification: 
[05/31 13:50:24    121s]   Identified SBFF number: 299
[05/31 13:50:24    121s]   Identified MBFF number: 75
[05/31 13:50:24    121s]   Identified SB Latch number: 22
[05/31 13:50:24    121s]   Identified MB Latch number: 0
[05/31 13:50:24    121s]   Not identified SBFF number: 15
[05/31 13:50:24    121s]   Not identified MBFF number: 0
[05/31 13:50:24    121s]   Not identified SB Latch number: 0
[05/31 13:50:24    121s]   Not identified MB Latch number: 0
[05/31 13:50:24    121s]   Number of sequential cells which are not FFs: 45
[05/31 13:50:24    121s]  Visiting view : view_slow_mission
[05/31 13:50:24    121s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[05/31 13:50:24    121s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[05/31 13:50:24    121s]  Visiting view : view_fast_mission
[05/31 13:50:24    121s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/31 13:50:24    121s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/31 13:50:24    121s] TLC MultiMap info (StdDelay):
[05/31 13:50:24    121s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[05/31 13:50:24    121s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[05/31 13:50:24    121s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[05/31 13:50:24    121s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[05/31 13:50:24    121s]  Setting StdDelay to: 6.1ps
[05/31 13:50:24    121s] 
[05/31 13:50:24    121s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/31 13:50:24    122s] 
[05/31 13:50:24    122s] TimeStamp Deleting Cell Server Begin ...
[05/31 13:50:24    122s] 
[05/31 13:50:24    122s] TimeStamp Deleting Cell Server End ...
[05/31 13:50:24    122s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:4474.2M, EPOCH TIME: 1748713824.399278
[05/31 13:50:24    122s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:50:24    122s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:50:24    122s] Cell adder LLGs are deleted
[05/31 13:50:24    122s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:50:24    122s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:50:24    122s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:4462.2M, EPOCH TIME: 1748713824.400492
[05/31 13:50:24    122s] 
[05/31 13:50:24    122s] Creating Lib Analyzer ...
[05/31 13:50:24    122s] 
[05/31 13:50:24    122s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/31 13:50:24    122s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 13:50:24    122s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/31 13:50:24    122s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 13:50:24    122s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/31 13:50:24    122s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/31 13:50:24    122s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/31 13:50:24    122s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/31 13:50:24    122s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/31 13:50:24    122s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/31 13:50:24    122s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/31 13:50:24    122s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/31 13:50:24    122s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/31 13:50:24    122s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/31 13:50:24    122s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/31 13:50:24    122s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 13:50:24    122s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/31 13:50:24    122s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 13:50:24    122s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/31 13:50:24    122s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/31 13:50:24    122s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/31 13:50:24    122s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/31 13:50:24    122s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/31 13:50:24    122s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/31 13:50:24    122s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/31 13:50:24    122s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/31 13:50:24    122s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/31 13:50:24    122s] Summary for sequential cells identification: 
[05/31 13:50:24    122s]   Identified SBFF number: 299
[05/31 13:50:24    122s]   Identified MBFF number: 75
[05/31 13:50:24    122s]   Identified SB Latch number: 22
[05/31 13:50:24    122s]   Identified MB Latch number: 0
[05/31 13:50:24    122s]   Not identified SBFF number: 15
[05/31 13:50:24    122s]   Not identified MBFF number: 0
[05/31 13:50:24    122s]   Not identified SB Latch number: 0
[05/31 13:50:24    122s]   Not identified MB Latch number: 0
[05/31 13:50:24    122s]   Number of sequential cells which are not FFs: 45
[05/31 13:50:24    122s]  Visiting view : view_slow_mission
[05/31 13:50:24    122s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[05/31 13:50:24    122s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[05/31 13:50:24    122s]  Visiting view : view_fast_mission
[05/31 13:50:24    122s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/31 13:50:24    122s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/31 13:50:24    122s] TLC MultiMap info (StdDelay):
[05/31 13:50:24    122s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[05/31 13:50:24    122s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[05/31 13:50:24    122s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[05/31 13:50:24    122s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[05/31 13:50:24    122s]  Setting StdDelay to: 6.1ps
[05/31 13:50:24    122s] 
[05/31 13:50:24    122s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/31 13:50:25    122s] Total number of usable buffers from Lib Analyzer: 20 ( UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32)
[05/31 13:50:25    122s] Total number of usable inverters from Lib Analyzer: 20 ( UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_3 UDB116SVT24_INV_4 UDB116SVT24_INV_S_3 UDB116SVT24_INV_5 UDB116SVT24_INV_6 UDB116SVT24_INV_8 UDB116SVT24_INV_9 UDB116SVT24_INV_S_8 UDB116SVT24_INV_10 UDB116SVT24_INV_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_18 UDB116SVT24_INV_20 UDB116SVT24_INV_24 UDB116SVT24_INV_32)
[05/31 13:50:25    122s] Total number of usable delay cells from Lib Analyzer: 0 ()
[05/31 13:50:25    122s] 
[05/31 13:50:25    122s] {RT rc_slow 0 2 11  {8 0} 1}
[05/31 13:50:27    123s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:03 mem=4470.2M
[05/31 13:50:27    123s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:04 mem=4470.2M
[05/31 13:50:27    123s] Creating Lib Analyzer, finished. 
[05/31 13:50:27    123s] ### Creating TopoMgr, started
[05/31 13:50:27    123s] ### Creating TopoMgr, finished
[05/31 13:50:27    123s] #optDebug: Start CG creation (mem=4470.2M)
[05/31 13:50:27    123s]  ...initializing CG 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 13:50:27    123s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 13:50:28    123s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 13:50:28    124s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 13:50:28    124s] ToF 88.4500um
[05/31 13:50:28    124s] (cpu=0:00:00.5, mem=4662.4M)
[05/31 13:50:28    124s]  ...processing cgPrt (cpu=0:00:00.5, mem=4662.4M)
[05/31 13:50:28    124s]  ...processing cgEgp (cpu=0:00:00.5, mem=4662.4M)
[05/31 13:50:28    124s]  ...processing cgPbk (cpu=0:00:00.5, mem=4662.4M)
[05/31 13:50:28    124s]  ...processing cgNrb(cpu=0:00:00.5, mem=4662.4M)
[05/31 13:50:28    124s]  ...processing cgObs (cpu=0:00:00.5, mem=4662.4M)
[05/31 13:50:28    124s]  ...processing cgCon (cpu=0:00:00.5, mem=4662.4M)
[05/31 13:50:28    124s]  ...processing cgPdm (cpu=0:00:00.5, mem=4662.4M)
[05/31 13:50:28    124s] #optDebug: Finish CG creation (cpu=0:00:00.5, mem=4662.4M)
[05/31 13:50:28    124s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 13:50:29    124s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 13:50:29    124s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 13:50:29    124s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 13:50:29    124s] {MMLU 0 0 36}
[05/31 13:50:29    124s] [oiLAM] Zs 11, 12
[05/31 13:50:29    124s] ### Creating LA Mngr. totSessionCpu=0:02:04 mem=4662.4M
[05/31 13:50:29    124s] ### Creating LA Mngr, finished. totSessionCpu=0:02:04 mem=4662.4M
[05/31 13:50:29    124s] Running pre-eGR process
[05/31 13:50:29    124s] [NR-eGR] Started Early Global Route ( Curr Mem: 4.41 MB )
[05/31 13:50:29    124s] (I)      Initializing eGR engine (regular)
[05/31 13:50:29    124s] Set min layer with default ( 2 )
[05/31 13:50:29    124s] Set max layer with default ( 127 )
[05/31 13:50:29    124s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 13:50:29    124s] Min route layer (adjusted) = 2
[05/31 13:50:29    124s] Max route layer (adjusted) = 11
[05/31 13:50:29    124s] (I)      clean place blk overflow:
[05/31 13:50:29    124s] (I)      H : enabled 1.00 0
[05/31 13:50:29    124s] (I)      V : enabled 1.00 0
[05/31 13:50:29    124s] (I)      Initializing eGR engine (regular)
[05/31 13:50:29    124s] Set min layer with default ( 2 )
[05/31 13:50:29    124s] Set max layer with default ( 127 )
[05/31 13:50:29    124s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 13:50:29    124s] Min route layer (adjusted) = 2
[05/31 13:50:29    124s] Max route layer (adjusted) = 11
[05/31 13:50:29    124s] (I)      clean place blk overflow:
[05/31 13:50:29    124s] (I)      H : enabled 1.00 0
[05/31 13:50:29    124s] (I)      V : enabled 1.00 0
[05/31 13:50:29    124s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 4.41 MB )
[05/31 13:50:29    124s] (I)      Running eGR Regular flow
[05/31 13:50:29    124s] (I)      # wire layers (front) : 12
[05/31 13:50:29    124s] (I)      # wire layers (back)  : 0
[05/31 13:50:29    124s] (I)      min wire layer : 1
[05/31 13:50:29    124s] (I)      max wire layer : 11
[05/31 13:50:29    124s] (I)      # cut layers (front) : 11
[05/31 13:50:29    124s] (I)      # cut layers (back)  : 0
[05/31 13:50:29    124s] (I)      min cut layer : 1
[05/31 13:50:29    124s] (I)      max cut layer : 10
[05/31 13:50:29    124s] (I)      ================================== Layers ===================================
[05/31 13:50:29    124s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/31 13:50:29    124s] (I)      |  Z | ID |       Name |      Type | #Masks | Extra | Width | Space | Pitch |
[05/31 13:50:29    124s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/31 13:50:29    124s] (I)      |  0 |  0 |            |           |      1 |       |       |       |       |
[05/31 13:50:29    124s] (I)      | 33 |  0 |         CA |       cut |      1 |       |       |       |       |
[05/31 13:50:29    124s] (I)      |  1 |  1 |         M1 |      wire |      2 |       |    40 |    40 |   116 |
[05/31 13:50:29    124s] (I)      | 34 |  1 |         V1 |       cut |      1 |       |       |       |       |
[05/31 13:50:29    124s] (I)      |  2 |  2 |         M2 |      wire |      2 |       |    40 |    40 |    80 |
[05/31 13:50:29    124s] (I)      | 35 |  2 |         AY |       cut |      1 |       |       |       |       |
[05/31 13:50:29    124s] (I)      |  3 |  3 |         C1 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 13:50:29    124s] (I)      | 36 |  3 |         A1 |       cut |      1 |       |       |       |       |
[05/31 13:50:29    124s] (I)      |  4 |  4 |         C2 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 13:50:29    124s] (I)      | 37 |  4 |         A2 |       cut |      1 |       |       |       |       |
[05/31 13:50:29    124s] (I)      |  5 |  5 |         C3 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 13:50:29    124s] (I)      | 38 |  5 |         A3 |       cut |      1 |       |       |       |       |
[05/31 13:50:29    124s] (I)      |  6 |  6 |         C4 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 13:50:29    124s] (I)      | 39 |  6 |         A4 |       cut |      1 |       |       |       |       |
[05/31 13:50:29    124s] (I)      |  7 |  7 |         C5 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 13:50:29    124s] (I)      | 40 |  7 |         YS |       cut |      1 |       |       |       |       |
[05/31 13:50:29    124s] (I)      |  8 |  8 |         JA |      wire |      1 |       |   450 |   450 |   900 |
[05/31 13:50:29    124s] (I)      | 41 |  8 |         JV |       cut |      1 |       |       |       |       |
[05/31 13:50:29    124s] (I)      |  9 |  9 |         QA |      wire |      1 |       |  1200 |  1200 |  2400 |
[05/31 13:50:29    124s] (I)      | 42 |  9 |         JW |       cut |      1 |       |       |       |       |
[05/31 13:50:29    124s] (I)      | 10 | 10 |         QB |      wire |      1 |       |  1200 |  1200 |  2400 |
[05/31 13:50:29    124s] (I)      | 43 | 10 |         VV |       cut |      1 |       |       |       |       |
[05/31 13:50:29    124s] (I)      | 11 | 11 |         LB |      wire |      1 |       |  1800 |  1800 |  3600 |
[05/31 13:50:29    124s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/31 13:50:29    124s] (I)      | 64 |    |       LVTN |   implant |        |       |       |       |       |
[05/31 13:50:29    124s] (I)      | 65 |    |       LVTP |   implant |        |       |       |       |       |
[05/31 13:50:29    124s] (I)      | 66 |    |      SLVTN |   implant |        |       |       |       |       |
[05/31 13:50:29    124s] (I)      | 67 |    |      SLVTP |   implant |        |       |       |       |       |
[05/31 13:50:29    124s] (I)      | 68 |    |       RVTN |   implant |        |       |       |       |       |
[05/31 13:50:29    124s] (I)      | 69 |    |       RVTP |   implant |        |       |       |       |       |
[05/31 13:50:29    124s] (I)      | 70 |    |       HVTN |   implant |        |       |       |       |       |
[05/31 13:50:29    124s] (I)      | 71 |    |       HVTP |   implant |        |       |       |       |       |
[05/31 13:50:29    124s] (I)      | 72 |    |        LLN |   implant |        |       |       |       |       |
[05/31 13:50:29    124s] (I)      | 73 |    |        LLP |   implant |        |       |       |       |       |
[05/31 13:50:29    124s] (I)      | 74 |    |       ULLN |   implant |        |       |       |       |       |
[05/31 13:50:29    124s] (I)      | 75 |    |       ULLP |   implant |        |       |       |       |       |
[05/31 13:50:29    124s] (I)      | 76 |    |    EGSLVTN |   implant |        |       |       |       |       |
[05/31 13:50:29    124s] (I)      | 77 |    |    EGSLVTP |   implant |        |       |       |       |       |
[05/31 13:50:29    124s] (I)      | 78 |    |     EGLVTN |   implant |        |       |       |       |       |
[05/31 13:50:29    124s] (I)      | 79 |    |     EGLVTP |   implant |        |       |       |       |       |
[05/31 13:50:29    124s] (I)      | 80 |    |     EGULLP |   implant |        |       |       |       |       |
[05/31 13:50:29    124s] (I)      | 81 |    |  EGUOSLVTN |   implant |        |       |       |       |       |
[05/31 13:50:29    124s] (I)      | 82 |    |         LV |     other |        |    MS |       |       |       |
[05/31 13:50:29    124s] (I)      | 83 |    |         RS |     other |        |    MS |       |       |       |
[05/31 13:50:29    124s] (I)      | 84 |    |  CLIB_MKR1 |     other |        |    MS |       |       |       |
[05/31 13:50:29    124s] (I)      | 85 |    |  CLIB_MKR4 |     other |        |    MS |       |       |       |
[05/31 13:50:29    124s] (I)      | 86 |    | CLIB_MKR41 |     other |        |    MS |       |       |       |
[05/31 13:50:29    124s] (I)      | 87 |    |  CLIB_MKR5 |     other |        |    MS |       |       |       |
[05/31 13:50:29    124s] (I)      | 88 |    | CLIB_MKR51 |     other |        |    MS |       |       |       |
[05/31 13:50:29    124s] (I)      | 89 |    |  CLIB_MKR3 |     other |        |    MS |       |       |       |
[05/31 13:50:29    124s] (I)      | 90 |    | CLIB_MKR61 |     other |        |    MS |       |       |       |
[05/31 13:50:29    124s] (I)      | 91 |    |      MIXVT |     other |        |    MS |       |       |       |
[05/31 13:50:29    124s] (I)      | 92 |    |         RX | diffusion |        |    MS |       |       |       |
[05/31 13:50:29    124s] (I)      | 93 |    |         NW |     other |        |    MS |       |       |       |
[05/31 13:50:29    124s] (I)      | 94 |    |      SXCUT |     other |        |    MS |       |       |       |
[05/31 13:50:29    124s] (I)      | 95 |    |         CB |     other |        |       |       |       |       |
[05/31 13:50:29    124s] (I)      | 96 |    |    OVERLAP |   overlap |        |       |       |       |       |
[05/31 13:50:29    124s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/31 13:50:29    124s] (I)      Started Import and model ( Curr Mem: 4.41 MB )
[05/31 13:50:29    124s] (I)      Number of ignored instance 0
[05/31 13:50:29    124s] (I)      Number of inbound cells 0
[05/31 13:50:29    124s] (I)      Number of opened ILM blockages 0
[05/31 13:50:29    124s] (I)      Number of instances temporarily fixed by detailed placement 0
[05/31 13:50:29    124s] (I)      numMoveCells=10, numMacros=0  numPads=29  numMultiRowHeightInsts=0
[05/31 13:50:29    124s] (I)      cell height: 540, count: 10
[05/31 13:50:29    124s] (I)      Number of nets = 36 ( 0 ignored )
[05/31 13:50:29    124s] [NR-eGR] Read rows... (mem=4.4M)
[05/31 13:50:29    124s] (I)      rowRegion is not equal to core box, resetting core box
[05/31 13:50:29    124s] (I)      rowRegion : (1044, 960) - (6032, 5820)
[05/31 13:50:29    124s] (I)      coreBox   : (1044, 960) - (6032, 5920)
[05/31 13:50:29    124s] [NR-eGR] Done Read rows (cpu=0.000s, mem=4.4M)
[05/31 13:50:29    124s] 
[05/31 13:50:29    124s] (I)      Identified Clock instances: Flop 0, Clock buffer/inverter 0, Gate 0, Logic 0
[05/31 13:50:29    124s] [NR-eGR] Read module constraints... (mem=4.4M)
[05/31 13:50:29    124s] [NR-eGR] Done Read module constraints (cpu=0.000s, mem=4.4M)
[05/31 13:50:29    124s] 
[05/31 13:50:29    124s] (I)      == Non-default Options ==
[05/31 13:50:29    124s] (I)      Maximum routing layer                              : 11
[05/31 13:50:29    124s] (I)      Top routing layer                                  : 11
[05/31 13:50:29    124s] (I)      Buffering-aware routing                            : true
[05/31 13:50:29    124s] (I)      Spread congestion away from blockages              : true
[05/31 13:50:29    124s] (I)      Number of threads                                  : 1
[05/31 13:50:29    124s] (I)      Overflow penalty cost                              : 10
[05/31 13:50:29    124s] (I)      Punch through distance                             : 558.940000
[05/31 13:50:29    124s] (I)      Source-to-sink ratio                               : 0.300000
[05/31 13:50:29    124s] (I)      Route tie net to shape                             : auto
[05/31 13:50:29    124s] (I)      Method to set GCell size                           : row
[05/31 13:50:29    124s] (I)      Tie hi/lo max distance                             : 5.400000
[05/31 13:50:29    124s] (I)      Counted 10 PG shapes. eGR will not process PG shapes layer by layer.
[05/31 13:50:29    124s] (I)      ============== Pin Summary ==============
[05/31 13:50:29    124s] (I)      +-------+--------+---------+------------+
[05/31 13:50:29    124s] (I)      | Layer | # pins | % total |      Group |
[05/31 13:50:29    124s] (I)      +-------+--------+---------+------------+
[05/31 13:50:29    124s] (I)      |     1 |      5 |   10.64 |        Pin |
[05/31 13:50:29    124s] (I)      |     2 |     34 |   72.34 |        Pin |
[05/31 13:50:29    124s] (I)      |     3 |      8 |   17.02 |        Pin |
[05/31 13:50:29    124s] (I)      |     4 |      0 |    0.00 | Pin access |
[05/31 13:50:29    124s] (I)      |     5 |      0 |    0.00 | Pin access |
[05/31 13:50:29    124s] (I)      |     6 |      0 |    0.00 |      Other |
[05/31 13:50:29    124s] (I)      |     7 |      0 |    0.00 |      Other |
[05/31 13:50:29    124s] (I)      |     8 |      0 |    0.00 |      Other |
[05/31 13:50:29    124s] (I)      |     9 |      0 |    0.00 |      Other |
[05/31 13:50:29    124s] (I)      |    10 |      0 |    0.00 |      Other |
[05/31 13:50:29    124s] (I)      |    11 |      0 |    0.00 |      Other |
[05/31 13:50:29    124s] (I)      +-------+--------+---------+------------+
[05/31 13:50:29    124s] (I)      Use row-based GCell size
[05/31 13:50:29    124s] (I)      Use row-based GCell align
[05/31 13:50:29    124s] (I)      layer 0 area = 6400
[05/31 13:50:29    124s] (I)      layer 1 area = 8800
[05/31 13:50:29    124s] (I)      layer 2 area = 11000
[05/31 13:50:29    124s] (I)      layer 3 area = 11000
[05/31 13:50:29    124s] (I)      layer 4 area = 11000
[05/31 13:50:29    124s] (I)      layer 5 area = 11000
[05/31 13:50:29    124s] (I)      layer 6 area = 11000
[05/31 13:50:29    124s] (I)      layer 7 area = 810000
[05/31 13:50:29    124s] (I)      layer 8 area = 2000000
[05/31 13:50:29    124s] (I)      layer 9 area = 2000000
[05/31 13:50:29    124s] (I)      layer 10 area = 0
[05/31 13:50:29    124s] (I)      GCell unit size   : 540
[05/31 13:50:29    124s] (I)      GCell multiplier  : 1
[05/31 13:50:29    124s] (I)      GCell row height  : 540
[05/31 13:50:29    124s] (I)      Actual row height : 540
[05/31 13:50:29    124s] (I)      GCell align ref   : 1044 960
[05/31 13:50:29    124s] [NR-eGR] Track table information for default rule: 
[05/31 13:50:29    124s] [NR-eGR] M1 has single uniform track structure
[05/31 13:50:29    124s] [NR-eGR] M2 has single uniform track structure
[05/31 13:50:29    124s] [NR-eGR] C1 has single uniform track structure
[05/31 13:50:29    124s] [NR-eGR] C2 has single uniform track structure
[05/31 13:50:29    124s] [NR-eGR] C3 has single uniform track structure
[05/31 13:50:29    124s] [NR-eGR] C4 has single uniform track structure
[05/31 13:50:29    124s] [NR-eGR] C5 has single uniform track structure
[05/31 13:50:29    124s] [NR-eGR] JA has single uniform track structure
[05/31 13:50:29    124s] [NR-eGR] QA has single uniform track structure
[05/31 13:50:29    124s] [NR-eGR] QB has single uniform track structure
[05/31 13:50:29    124s] [NR-eGR] LB has single uniform track structure
[05/31 13:50:29    124s] (I)      ========================= Default via ==========================
[05/31 13:50:29    124s] (I)      +----+------------------+--------------------------------------+
[05/31 13:50:29    124s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut                      |
[05/31 13:50:29    124s] (I)      +----+------------------+--------------------------------------+
[05/31 13:50:29    124s] (I)      |  1 |    3  VIA01      |  121  VIA01_BAR_V_0_30_0_30_V1       |
[05/31 13:50:29    124s] (I)      |  2 |  220  VIA02      |  289  VIA02_BAR_H_0_30_2_30_AY       |
[05/31 13:50:29    124s] (I)      |  3 |  401  VIA03      |  411  VIA03_BAR_V_0_36_23_23_A1      |
[05/31 13:50:29    124s] (I)      |  4 |  439  VIA04      |  453  VIA04_BAR_H_0_36_23_23_A2      |
[05/31 13:50:29    124s] (I)      |  5 |  484  VIA05      |  494  VIA05_BAR_V_0_36_23_23_A3      |
[05/31 13:50:29    124s] (I)      |  6 |  522  VIA06      |  536  VIA06_BAR_H_0_36_23_23_A4      |
[05/31 13:50:29    124s] (I)      |  7 |  567  VIA07      |  569  VIA07_18_72_18_72_VH_2CUT_H_YS |
[05/31 13:50:29    124s] (I)      |  8 |  572  VIA08      |  572  VIA08                          |
[05/31 13:50:29    124s] (I)      |  9 |  573  VIA09      |  573  VIA09                          |
[05/31 13:50:29    124s] (I)      | 10 |  574  VIA10      |  574  VIA10                          |
[05/31 13:50:29    124s] (I)      +----+------------------+--------------------------------------+
[05/31 13:50:29    124s] (I)      Design has 0 placement macros with 0 shapes. 
[05/31 13:50:29    124s] [NR-eGR] Read 0 PG shapes
[05/31 13:50:29    124s] [NR-eGR] Read 0 clock shapes
[05/31 13:50:29    124s] [NR-eGR] Read 0 other shapes
[05/31 13:50:29    124s] [NR-eGR] #Routing Blockages  : 0
[05/31 13:50:29    124s] [NR-eGR] #Instance Blockages : 243
[05/31 13:50:29    124s] [NR-eGR] #PG Blockages       : 0
[05/31 13:50:29    124s] [NR-eGR] #Halo Blockages     : 0
[05/31 13:50:29    124s] [NR-eGR] #Boundary Blockages : 0
[05/31 13:50:29    124s] [NR-eGR] #Clock Blockages    : 0
[05/31 13:50:29    124s] [NR-eGR] #Other Blockages    : 0
[05/31 13:50:29    124s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/31 13:50:29    124s] (I)      Custom ignore net properties:
[05/31 13:50:29    124s] (I)      1 : NotLegal
[05/31 13:50:29    124s] (I)      Default ignore net properties:
[05/31 13:50:29    124s] (I)      1 : Special
[05/31 13:50:29    124s] (I)      2 : Analog
[05/31 13:50:29    124s] (I)      3 : Fixed
[05/31 13:50:29    124s] (I)      4 : Skipped
[05/31 13:50:29    124s] (I)      5 : MixedSignal
[05/31 13:50:29    124s] (I)      Prerouted net properties:
[05/31 13:50:29    124s] (I)      1 : NotLegal
[05/31 13:50:29    124s] (I)      2 : Special
[05/31 13:50:29    124s] (I)      3 : Analog
[05/31 13:50:29    124s] (I)      4 : Fixed
[05/31 13:50:29    124s] (I)      5 : Skipped
[05/31 13:50:29    124s] (I)      6 : MixedSignal
[05/31 13:50:29    124s] [NR-eGR] Early global route reroute all routable nets
[05/31 13:50:29    124s] [NR-eGR] #prerouted nets         : 0
[05/31 13:50:29    124s] [NR-eGR] #prerouted special nets : 0
[05/31 13:50:29    124s] [NR-eGR] #prerouted wires        : 0
[05/31 13:50:29    124s] [NR-eGR] Read 36 nets ( ignored 0 )
[05/31 13:50:29    124s] (I)        Front-side 36 ( ignored 0 )
[05/31 13:50:29    124s] (I)        Back-side  0 ( ignored 0 )
[05/31 13:50:29    124s] (I)        Both-side  0 ( ignored 0 )
[05/31 13:50:29    124s] (I)      Reading macro buffers
[05/31 13:50:29    124s] (I)      Number of macros with buffers: 0
[05/31 13:50:29    124s] (I)      early_global_route_priority property id does not exist.
[05/31 13:50:29    124s] (I)      Setting up GCell size
[05/31 13:50:29    124s] (I)      Base Grid  :    13 x    12
[05/31 13:50:29    124s] (I)      Final Grid :     7 x     6
[05/31 13:50:29    124s] (I)      Read Num Blocks=243  Num Prerouted Wires=0  Num CS=0
[05/31 13:50:29    124s] (I)      Layer 1 (H) : #blockages 235 : #preroutes 0
[05/31 13:50:29    124s] (I)      Layer 2 (V) : #blockages 8 : #preroutes 0
[05/31 13:50:29    124s] (I)      Layer 3 (H) : #blockages 0 : #preroutes 0
[05/31 13:50:29    124s] (I)      Layer 4 (V) : #blockages 0 : #preroutes 0
[05/31 13:50:29    124s] (I)      Layer 5 (H) : #blockages 0 : #preroutes 0
[05/31 13:50:29    124s] (I)      Layer 6 (V) : #blockages 0 : #preroutes 0
[05/31 13:50:29    124s] (I)      Layer 7 (H) : #blockages 0 : #preroutes 0
[05/31 13:50:29    124s] (I)      Layer 8 (V) : #blockages 0 : #preroutes 0
[05/31 13:50:29    124s] (I)      Layer 9 (H) : #blockages 0 : #preroutes 0
[05/31 13:50:29    124s] (I)      Layer 10 (V) : #blockages 0 : #preroutes 0
[05/31 13:50:29    124s] (I)      Track adjustment: Reducing 0 tracks (15.00%) for Layer1
[05/31 13:50:29    124s] (I)      Track adjustment: Reducing 77 tracks (15.00%) for Layer2
[05/31 13:50:29    124s] (I)      Track adjustment: Reducing 50 tracks (12.00%) for Layer3
[05/31 13:50:29    124s] (I)      Number of ignored nets                =      0
[05/31 13:50:29    124s] (I)      Number of connected nets              =      0
[05/31 13:50:29    124s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/31 13:50:29    124s] (I)      Number of clock nets                  =      0.  Ignored: No
[05/31 13:50:29    124s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/31 13:50:29    124s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/31 13:50:29    124s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/31 13:50:29    124s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/31 13:50:29    124s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/31 13:50:29    124s] (I)      Constructing bin map
[05/31 13:50:29    124s] (I)      Initialize bin information with width=2160 height=2160
[05/31 13:50:29    124s] (I)      Done constructing bin map
[05/31 13:50:29    124s] (I)      Ndr track 0 does not exist
[05/31 13:50:29    124s] (I)      ---------------------Grid Graph Info--------------------
[05/31 13:50:29    124s] (I)      Routing area        : (0, 0) - (7076, 6880)
[05/31 13:50:29    124s] (I)      Core area           : (1044, 960) - (6032, 5820)
[05/31 13:50:29    124s] (I)      Site width          :   116  (dbu)
[05/31 13:50:29    124s] (I)      Row height          :   540  (dbu)
[05/31 13:50:29    124s] (I)      GCell row height    :   540  (dbu)
[05/31 13:50:29    124s] (I)      GCell width         :  1080  (dbu)
[05/31 13:50:29    124s] (I)      GCell height        :  1080  (dbu)
[05/31 13:50:29    124s] (I)      Grid                :     7     6    11
[05/31 13:50:29    124s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/31 13:50:29    124s] (I)      Vertical capacity   :     0     0   540     0   540     0   540     0   540     0   540
[05/31 13:50:29    124s] (I)      Horizontal capacity :     0   540     0   540     0   540     0   540     0   540     0
[05/31 13:50:29    124s] (I)      Default wire width  :    40    40    44    44    44    44    44   450  1200  1200  1800
[05/31 13:50:29    124s] (I)      Default wire space  :    40    40    46    46    46    46    46   450  1200  1200  1800
[05/31 13:50:29    124s] (I)      Default wire pitch  :    80    80    90    90    90    90    90   900  2400  2400  3600
[05/31 13:50:29    124s] (I)      Default pitch size  :    80    80    90    90    90    90    90   900  2400  2400  3600
[05/31 13:50:29    124s] (I)      First track coord   :    58    80    54    60    54    60    54   960  3444  3360  3658
[05/31 13:50:29    124s] (I)      Num tracks per GCell: 13.50 13.50 12.00 12.00 12.00 12.00 12.00  1.20  0.45  0.45  0.30
[05/31 13:50:29    124s] (I)      Total num of tracks :    61    85    78    76    78    76    78     7     2     2     1
[05/31 13:50:29    124s] (I)      Num of masks        :     2     2     1     1     1     1     1     1     1     1     1
[05/31 13:50:29    124s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/31 13:50:29    124s] (I)      --------------------------------------------------------
[05/31 13:50:29    124s] 
[05/31 13:50:29    124s] [NR-eGR] ============ Routing rule table ============
[05/31 13:50:29    124s] [NR-eGR] Rule id: 0  Nets: 36
[05/31 13:50:29    124s] [NR-eGR] ========================================
[05/31 13:50:29    124s] [NR-eGR] 
[05/31 13:50:29    124s] (I)      ======== NDR :  =========
[05/31 13:50:29    124s] (I)      +--------------+--------+
[05/31 13:50:29    124s] (I)      |           ID |      0 |
[05/31 13:50:29    124s] (I)      |         Name |        |
[05/31 13:50:29    124s] (I)      |      Default |    yes |
[05/31 13:50:29    124s] (I)      |  Clk Special |     no |
[05/31 13:50:29    124s] (I)      | Hard spacing |     no |
[05/31 13:50:29    124s] (I)      |    NDR track | (none) |
[05/31 13:50:29    124s] (I)      |      NDR via | (none) |
[05/31 13:50:29    124s] (I)      |  Extra space |      0 |
[05/31 13:50:29    124s] (I)      |      Shields |      0 |
[05/31 13:50:29    124s] (I)      |   Demand (H) |      1 |
[05/31 13:50:29    124s] (I)      |   Demand (V) |      1 |
[05/31 13:50:29    124s] (I)      |        #Nets |     36 |
[05/31 13:50:29    124s] (I)      +--------------+--------+
[05/31 13:50:29    124s] (I)      +-------------------------------------------------------------------------------------+
[05/31 13:50:29    124s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[05/31 13:50:29    124s] (I)      +-------------------------------------------------------------------------------------+
[05/31 13:50:29    124s] (I)      |    M2     40       40     80       80      1      1      1    100    100        yes |
[05/31 13:50:29    124s] (I)      |    C1     44       46     90       90      1      1      1    100    100        yes |
[05/31 13:50:29    124s] (I)      |    C2     44       46     90       90      1      1      1    100    100        yes |
[05/31 13:50:29    124s] (I)      |    C3     44       46     90       90      1      1      1    100    100        yes |
[05/31 13:50:29    124s] (I)      |    C4     44       46     90       90      1      1      1    100    100        yes |
[05/31 13:50:29    124s] (I)      |    C5     44       46     90       90      1      1      1    100    100        yes |
[05/31 13:50:29    124s] (I)      |    JA    450      450    900      900      1      1      1    100    100        yes |
[05/31 13:50:29    124s] (I)      |    QA   1200     1200   2400     2400      1      1      1    100    100        yes |
[05/31 13:50:29    124s] (I)      |    QB   1200     1200   2400     2400      1      1      1    100    100        yes |
[05/31 13:50:29    124s] (I)      |    LB   1800     1800   3600     3600      1      1      1    100    100        yes |
[05/31 13:50:29    124s] (I)      +-------------------------------------------------------------------------------------+
[05/31 13:50:29    124s] (I)      =============== Blocked Tracks ===============
[05/31 13:50:29    124s] (I)      +-------+---------+----------+---------------+
[05/31 13:50:29    124s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/31 13:50:29    124s] (I)      +-------+---------+----------+---------------+
[05/31 13:50:29    124s] (I)      |     1 |       0 |        0 |         0.00% |
[05/31 13:50:29    124s] (I)      |     2 |     595 |      176 |        29.58% |
[05/31 13:50:29    124s] (I)      |     3 |     468 |      173 |        36.97% |
[05/31 13:50:29    124s] (I)      |     4 |     532 |        0 |         0.00% |
[05/31 13:50:29    124s] (I)      |     5 |     468 |        0 |         0.00% |
[05/31 13:50:29    124s] (I)      |     6 |     532 |        0 |         0.00% |
[05/31 13:50:29    124s] (I)      |     7 |     468 |        0 |         0.00% |
[05/31 13:50:29    124s] (I)      |     8 |      49 |        0 |         0.00% |
[05/31 13:50:29    124s] (I)      |     9 |      12 |        0 |         0.00% |
[05/31 13:50:29    124s] (I)      |    10 |      14 |        0 |         0.00% |
[05/31 13:50:29    124s] (I)      |    11 |       6 |        0 |         0.00% |
[05/31 13:50:29    124s] (I)      +-------+---------+----------+---------------+
[05/31 13:50:29    124s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.03 sec, Curr Mem: 4.41 MB )
[05/31 13:50:29    124s] (I)      Reset routing kernel
[05/31 13:50:29    124s] (I)      Started Global Routing ( Curr Mem: 4.41 MB )
[05/31 13:50:29    124s] (I)      totalPins=75  totalGlobalPin=66 (88.00%)
[05/31 13:50:29    124s] (I)      ================= Net Group Info =================
[05/31 13:50:29    124s] (I)      +----+----------------+--------------+-----------+
[05/31 13:50:29    124s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[05/31 13:50:29    124s] (I)      +----+----------------+--------------+-----------+
[05/31 13:50:29    124s] (I)      |  1 |             36 |        M2(2) |    LB(11) |
[05/31 13:50:29    124s] (I)      +----+----------------+--------------+-----------+
[05/31 13:50:29    124s] (I)      total 2D Cap : 2760 = (1496 H, 1264 V)
[05/31 13:50:29    124s] (I)      total 2D Demand : 6 = (6 H, 0 V)
[05/31 13:50:29    124s] (I)      #blocked GCells = 0
[05/31 13:50:29    124s] (I)      #regions = 1
[05/31 13:50:29    124s] (I)      #blocked areas for congestion spreading : 0
[05/31 13:50:29    124s] [NR-eGR] Layer group 1: route 36 net(s) in layer range [2, 11]
[05/31 13:50:29    124s] (I)      
[05/31 13:50:29    124s] (I)      ============  Phase 1a Route ============
[05/31 13:50:29    124s] (I)      Usage: 55 = (32 H, 23 V) = (2.14% H, 1.82% V) = (3.456e+01um H, 2.484e+01um V)
[05/31 13:50:29    124s] (I)      
[05/31 13:50:29    124s] (I)      ============  Phase 1b Route ============
[05/31 13:50:29    124s] (I)      Usage: 55 = (32 H, 23 V) = (2.14% H, 1.82% V) = (3.456e+01um H, 2.484e+01um V)
[05/31 13:50:29    124s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.940000e+01um
[05/31 13:50:29    124s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[05/31 13:50:29    124s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/31 13:50:29    124s] (I)      
[05/31 13:50:29    124s] (I)      ============  Phase 1c Route ============
[05/31 13:50:29    124s] (I)      Usage: 55 = (32 H, 23 V) = (2.14% H, 1.82% V) = (3.456e+01um H, 2.484e+01um V)
[05/31 13:50:29    124s] (I)      
[05/31 13:50:29    124s] (I)      ============  Phase 1d Route ============
[05/31 13:50:29    124s] (I)      Usage: 55 = (32 H, 23 V) = (2.14% H, 1.82% V) = (3.456e+01um H, 2.484e+01um V)
[05/31 13:50:29    124s] (I)      
[05/31 13:50:29    124s] (I)      ============  Phase 1e Route ============
[05/31 13:50:29    124s] (I)      Usage: 55 = (32 H, 23 V) = (2.14% H, 1.82% V) = (3.456e+01um H, 2.484e+01um V)
[05/31 13:50:29    124s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.940000e+01um
[05/31 13:50:29    124s] (I)      
[05/31 13:50:29    124s] (I)      ============  Phase 1l Route ============
[05/31 13:50:29    124s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/31 13:50:29    124s] (I)      Layer  2:        302        15         1           0         486    ( 0.00%) 
[05/31 13:50:29    124s] (I)      Layer  3:        248        17         1          12         408    ( 2.86%) 
[05/31 13:50:29    124s] (I)      Layer  4:        456        15         0           0         432    ( 0.00%) 
[05/31 13:50:29    124s] (I)      Layer  5:        390         6         0           0         420    ( 0.00%) 
[05/31 13:50:29    124s] (I)      Layer  6:        456         0         0           0         432    ( 0.00%) 
[05/31 13:50:29    124s] (I)      Layer  7:        390         0         0           0         420    ( 0.00%) 
[05/31 13:50:29    124s] (I)      Layer  8:         42         0         0           0          43    ( 0.00%) 
[05/31 13:50:29    124s] (I)      Layer  9:         10         0         0          11           4    (71.43%) 
[05/31 13:50:29    124s] (I)      Layer 10:         12         0         0          11           5    (66.67%) 
[05/31 13:50:29    124s] (I)      Layer 11:          5         0         0           9           2    (85.71%) 
[05/31 13:50:29    124s] (I)      Total:          2311        53         2          42        2651    ( 1.56%) 
[05/31 13:50:29    124s] (I)      
[05/31 13:50:29    124s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/31 13:50:29    124s] [NR-eGR]                        OverCon            
[05/31 13:50:29    124s] [NR-eGR]                         #Gcell     %Gcell
[05/31 13:50:29    124s] [NR-eGR]        Layer               (1)    OverCon
[05/31 13:50:29    124s] [NR-eGR] ----------------------------------------------
[05/31 13:50:29    124s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[05/31 13:50:29    124s] [NR-eGR]      M2 ( 2)         1( 2.70%)   ( 2.70%) 
[05/31 13:50:29    124s] [NR-eGR]      C1 ( 3)         1( 2.86%)   ( 2.86%) 
[05/31 13:50:29    124s] [NR-eGR]      C2 ( 4)         0( 0.00%)   ( 0.00%) 
[05/31 13:50:29    124s] [NR-eGR]      C3 ( 5)         0( 0.00%)   ( 0.00%) 
[05/31 13:50:29    124s] [NR-eGR]      C4 ( 6)         0( 0.00%)   ( 0.00%) 
[05/31 13:50:29    124s] [NR-eGR]      C5 ( 7)         0( 0.00%)   ( 0.00%) 
[05/31 13:50:29    124s] [NR-eGR]      JA ( 8)         0( 0.00%)   ( 0.00%) 
[05/31 13:50:29    124s] [NR-eGR]      QA ( 9)         0( 0.00%)   ( 0.00%) 
[05/31 13:50:29    124s] [NR-eGR]      QB (10)         0( 0.00%)   ( 0.00%) 
[05/31 13:50:29    124s] [NR-eGR]      LB (11)         0( 0.00%)   ( 0.00%) 
[05/31 13:50:29    124s] [NR-eGR] ----------------------------------------------
[05/31 13:50:29    124s] [NR-eGR]        Total         2( 0.72%)   ( 0.72%) 
[05/31 13:50:29    124s] [NR-eGR] 
[05/31 13:50:29    124s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4.41 MB )
[05/31 13:50:29    124s] (I)      Updating congestion map
[05/31 13:50:29    124s] (I)      total 2D Cap : 2770 = (1500 H, 1270 V)
[05/31 13:50:29    124s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/31 13:50:29    124s] (I)      Running track assignment and export wires
[05/31 13:50:29    124s] (I)      Delete wires for 36 nets 
[05/31 13:50:29    124s] (I)      ============= Track Assignment ============
[05/31 13:50:29    124s] (I)      Started Track Assignment (1T) ( Curr Mem: 4.41 MB )
[05/31 13:50:29    124s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[05/31 13:50:29    124s] (I)      Run Multi-thread track assignment
[05/31 13:50:29    124s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 4.41 MB )
[05/31 13:50:29    124s] (I)      Started Export ( Curr Mem: 4.41 MB )
[05/31 13:50:29    124s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[05/31 13:50:29    124s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[05/31 13:50:29    124s] [NR-eGR] --------------------------------------------------------------------------
[05/31 13:50:29    124s] [NR-eGR]             Length (um)  Vias 
[05/31 13:50:29    124s] [NR-eGR] ------------------------------
[05/31 13:50:29    124s] [NR-eGR]  M1  (1V)             0     5 
[05/31 13:50:29    124s] [NR-eGR]  M2  (2H)            31    67 
[05/31 13:50:29    124s] [NR-eGR]  C1  (3V)            34    20 
[05/31 13:50:29    124s] [NR-eGR]  C2  (4H)            10     8 
[05/31 13:50:29    124s] [NR-eGR]  C3  (5V)             7     0 
[05/31 13:50:29    124s] [NR-eGR]  C4  (6H)             0     0 
[05/31 13:50:29    124s] [NR-eGR]  C5  (7V)             0     0 
[05/31 13:50:29    124s] [NR-eGR]  JA  (8H)             0     0 
[05/31 13:50:29    124s] [NR-eGR]  QA  (9V)             0     0 
[05/31 13:50:29    124s] [NR-eGR]  QB  (10H)            0     0 
[05/31 13:50:29    124s] [NR-eGR]  LB  (11V)            0     0 
[05/31 13:50:29    124s] [NR-eGR] ------------------------------
[05/31 13:50:29    124s] [NR-eGR]      Total           83   100 
[05/31 13:50:29    124s] [NR-eGR] --------------------------------------------------------------------------
[05/31 13:50:29    124s] [NR-eGR] Total half perimeter of net bounding box: 74um
[05/31 13:50:29    124s] [NR-eGR] Total length: 83um, number of vias: 100
[05/31 13:50:29    124s] [NR-eGR] --------------------------------------------------------------------------
[05/31 13:50:29    124s] (I)      == Layer wire length by net rule ==
[05/31 13:50:29    124s] (I)                  Default 
[05/31 13:50:29    124s] (I)      --------------------
[05/31 13:50:29    124s] (I)       M1  (1V)       0um 
[05/31 13:50:29    124s] (I)       M2  (2H)      31um 
[05/31 13:50:29    124s] (I)       C1  (3V)      34um 
[05/31 13:50:29    124s] (I)       C2  (4H)      10um 
[05/31 13:50:29    124s] (I)       C3  (5V)       7um 
[05/31 13:50:29    124s] (I)       C4  (6H)       0um 
[05/31 13:50:29    124s] (I)       C5  (7V)       0um 
[05/31 13:50:29    124s] (I)       JA  (8H)       0um 
[05/31 13:50:29    124s] (I)       QA  (9V)       0um 
[05/31 13:50:29    124s] (I)       QB  (10H)      0um 
[05/31 13:50:29    124s] (I)       LB  (11V)      0um 
[05/31 13:50:29    124s] (I)      --------------------
[05/31 13:50:29    124s] (I)           Total     83um 
[05/31 13:50:29    124s] (I)      == Layer via count by net rule ==
[05/31 13:50:29    124s] (I)                  Default 
[05/31 13:50:29    124s] (I)      --------------------
[05/31 13:50:29    124s] (I)       M1  (1V)         5 
[05/31 13:50:29    124s] (I)       M2  (2H)        67 
[05/31 13:50:29    124s] (I)       C1  (3V)        20 
[05/31 13:50:29    124s] (I)       C2  (4H)         8 
[05/31 13:50:29    124s] (I)       C3  (5V)         0 
[05/31 13:50:29    124s] (I)       C4  (6H)         0 
[05/31 13:50:29    124s] (I)       C5  (7V)         0 
[05/31 13:50:29    124s] (I)       JA  (8H)         0 
[05/31 13:50:29    124s] (I)       QA  (9V)         0 
[05/31 13:50:29    124s] (I)       QB  (10H)        0 
[05/31 13:50:29    124s] (I)       LB  (11V)        0 
[05/31 13:50:29    124s] (I)      --------------------
[05/31 13:50:29    124s] (I)           Total      100 
[05/31 13:50:29    124s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4.41 MB )
[05/31 13:50:29    124s] eee: RC Grid memory freed = 1188 (3 X 3 X 11 X 12b)
[05/31 13:50:29    124s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.03 sec, Real: 0.07 sec, Curr Mem: 4.41 MB )
[05/31 13:50:29    124s] [NR-eGR] Finished Early Global Route ( CPU: 0.03 sec, Real: 0.09 sec, Curr Mem: 4.41 MB )
[05/31 13:50:29    124s] (I)      ======================================== Runtime Summary =========================================
[05/31 13:50:29    124s] (I)       Step                                                 %      Start     Finish      Real       CPU 
[05/31 13:50:29    124s] (I)      --------------------------------------------------------------------------------------------------
[05/31 13:50:29    124s] (I)       Early Global Route                             100.00%  26.21 sec  26.29 sec  0.09 sec  0.03 sec 
[05/31 13:50:29    124s] (I)       +-Early Global Route kernel                     80.22%  26.22 sec  26.29 sec  0.07 sec  0.03 sec 
[05/31 13:50:29    124s] (I)       | +-Import and model                            37.55%  26.23 sec  26.26 sec  0.03 sec  0.01 sec 
[05/31 13:50:29    124s] (I)       | | +-Create place DB                            0.64%  26.23 sec  26.23 sec  0.00 sec  0.00 sec 
[05/31 13:50:29    124s] (I)       | | | +-Import place data                        0.57%  26.23 sec  26.23 sec  0.00 sec  0.00 sec 
[05/31 13:50:29    124s] (I)       | | | | +-Read instances and placement           0.14%  26.23 sec  26.23 sec  0.00 sec  0.00 sec 
[05/31 13:50:29    124s] (I)       | | | | +-Read nets                              0.06%  26.23 sec  26.23 sec  0.00 sec  0.00 sec 
[05/31 13:50:29    124s] (I)       | | | | +-Read rows                              0.03%  26.23 sec  26.23 sec  0.00 sec  0.00 sec 
[05/31 13:50:29    124s] (I)       | | | | +-Read module constraints                0.01%  26.23 sec  26.23 sec  0.00 sec  0.00 sec 
[05/31 13:50:29    124s] (I)       | | +-Create route DB                           34.04%  26.23 sec  26.26 sec  0.03 sec  0.00 sec 
[05/31 13:50:29    124s] (I)       | | | +-Import route data (1T)                  33.73%  26.23 sec  26.26 sec  0.03 sec  0.00 sec 
[05/31 13:50:29    124s] (I)       | | | | +-Read blockages ( Layer 2-11 )         31.16%  26.23 sec  26.26 sec  0.03 sec  0.00 sec 
[05/31 13:50:29    124s] (I)       | | | | | +-Read routing blockages               0.00%  26.23 sec  26.23 sec  0.00 sec  0.00 sec 
[05/31 13:50:29    124s] (I)       | | | | | +-Read instance blockages              0.05%  26.23 sec  26.23 sec  0.00 sec  0.00 sec 
[05/31 13:50:29    124s] (I)       | | | | | +-Read PG blockages                   30.50%  26.23 sec  26.26 sec  0.03 sec  0.00 sec 
[05/31 13:50:29    124s] (I)       | | | | | | +-Allocate memory for PG via list    0.01%  26.23 sec  26.23 sec  0.00 sec  0.00 sec 
[05/31 13:50:29    124s] (I)       | | | | | +-Read clock blockages                 0.01%  26.26 sec  26.26 sec  0.00 sec  0.00 sec 
[05/31 13:50:29    124s] (I)       | | | | | +-Read other blockages                 0.01%  26.26 sec  26.26 sec  0.00 sec  0.00 sec 
[05/31 13:50:29    124s] (I)       | | | | | +-Read halo blockages                  0.00%  26.26 sec  26.26 sec  0.00 sec  0.00 sec 
[05/31 13:50:29    124s] (I)       | | | | | +-Read boundary cut boxes              0.00%  26.26 sec  26.26 sec  0.00 sec  0.00 sec 
[05/31 13:50:29    124s] (I)       | | | | +-Read blackboxes                        0.01%  26.26 sec  26.26 sec  0.00 sec  0.00 sec 
[05/31 13:50:29    124s] (I)       | | | | +-Read prerouted                         0.10%  26.26 sec  26.26 sec  0.00 sec  0.00 sec 
[05/31 13:50:29    124s] (I)       | | | | +-Read nets                              0.04%  26.26 sec  26.26 sec  0.00 sec  0.00 sec 
[05/31 13:50:29    124s] (I)       | | | | +-Set up via pillars                     0.00%  26.26 sec  26.26 sec  0.00 sec  0.00 sec 
[05/31 13:50:29    124s] (I)       | | | | +-Initialize 3D grid graph               0.02%  26.26 sec  26.26 sec  0.00 sec  0.00 sec 
[05/31 13:50:29    124s] (I)       | | | | +-Model blockage capacity                0.21%  26.26 sec  26.26 sec  0.00 sec  0.00 sec 
[05/31 13:50:29    124s] (I)       | | | | | +-Initialize 3D capacity               0.11%  26.26 sec  26.26 sec  0.00 sec  0.00 sec 
[05/31 13:50:29    124s] (I)       | | +-Read aux data                              0.03%  26.26 sec  26.26 sec  0.00 sec  0.00 sec 
[05/31 13:50:29    124s] (I)       | | +-Others data preparation                    0.00%  26.26 sec  26.26 sec  0.00 sec  0.00 sec 
[05/31 13:50:29    124s] (I)       | | +-Create route kernel                        2.45%  26.26 sec  26.26 sec  0.00 sec  0.00 sec 
[05/31 13:50:29    124s] (I)       | +-Global Routing                              16.06%  26.26 sec  26.27 sec  0.01 sec  0.01 sec 
[05/31 13:50:29    124s] (I)       | | +-Initialization                             0.03%  26.26 sec  26.26 sec  0.00 sec  0.00 sec 
[05/31 13:50:29    124s] (I)       | | +-Net group 1                               14.66%  26.26 sec  26.27 sec  0.01 sec  0.01 sec 
[05/31 13:50:29    124s] (I)       | | | +-Generate topology                        0.02%  26.26 sec  26.26 sec  0.00 sec  0.00 sec 
[05/31 13:50:29    124s] (I)       | | | +-Phase 1a                                 0.66%  26.26 sec  26.26 sec  0.00 sec  0.00 sec 
[05/31 13:50:29    124s] (I)       | | | | +-Pattern routing (1T)                   0.48%  26.26 sec  26.26 sec  0.00 sec  0.00 sec 
[05/31 13:50:29    124s] (I)       | | | | +-Add via demand to 2D                   0.01%  26.26 sec  26.26 sec  0.00 sec  0.00 sec 
[05/31 13:50:29    124s] (I)       | | | +-Phase 1b                                 0.03%  26.26 sec  26.26 sec  0.00 sec  0.00 sec 
[05/31 13:50:29    124s] (I)       | | | +-Phase 1c                                 0.01%  26.26 sec  26.26 sec  0.00 sec  0.00 sec 
[05/31 13:50:29    124s] (I)       | | | +-Phase 1d                                 0.01%  26.26 sec  26.26 sec  0.00 sec  0.00 sec 
[05/31 13:50:29    124s] (I)       | | | +-Phase 1e                                 0.17%  26.26 sec  26.26 sec  0.00 sec  0.00 sec 
[05/31 13:50:29    124s] (I)       | | | | +-Route legalization                     0.07%  26.26 sec  26.26 sec  0.00 sec  0.00 sec 
[05/31 13:50:29    124s] (I)       | | | | | +-Legalize Reach Aware Violations      0.00%  26.26 sec  26.26 sec  0.00 sec  0.00 sec 
[05/31 13:50:29    124s] (I)       | | | +-Phase 1l                                13.14%  26.26 sec  26.27 sec  0.01 sec  0.01 sec 
[05/31 13:50:29    124s] (I)       | | | | +-Layer assignment (1T)                 12.98%  26.26 sec  26.27 sec  0.01 sec  0.01 sec 
[05/31 13:50:29    124s] (I)       | +-Export cong map                              0.29%  26.27 sec  26.27 sec  0.00 sec  0.00 sec 
[05/31 13:50:29    124s] (I)       | | +-Export 2D cong map                         0.13%  26.27 sec  26.27 sec  0.00 sec  0.00 sec 
[05/31 13:50:29    124s] (I)       | +-Extract Global 3D Wires                      0.01%  26.27 sec  26.27 sec  0.00 sec  0.00 sec 
[05/31 13:50:29    124s] (I)       | +-Track Assignment (1T)                       15.41%  26.28 sec  26.29 sec  0.01 sec  0.00 sec 
[05/31 13:50:29    124s] (I)       | | +-Initialization                             0.02%  26.28 sec  26.28 sec  0.00 sec  0.00 sec 
[05/31 13:50:29    124s] (I)       | | +-Track Assignment Kernel                   15.10%  26.28 sec  26.29 sec  0.01 sec  0.00 sec 
[05/31 13:50:29    124s] (I)       | | +-Free Memory                                0.00%  26.29 sec  26.29 sec  0.00 sec  0.00 sec 
[05/31 13:50:29    124s] (I)       | +-Export                                       4.78%  26.29 sec  26.29 sec  0.00 sec  0.00 sec 
[05/31 13:50:29    124s] (I)       | | +-Export DB wires                            0.28%  26.29 sec  26.29 sec  0.00 sec  0.00 sec 
[05/31 13:50:29    124s] (I)       | | | +-Export all nets                          0.10%  26.29 sec  26.29 sec  0.00 sec  0.00 sec 
[05/31 13:50:29    124s] (I)       | | | +-Set wire vias                            0.03%  26.29 sec  26.29 sec  0.00 sec  0.00 sec 
[05/31 13:50:29    124s] (I)       | | +-Report wirelength                          4.12%  26.29 sec  26.29 sec  0.00 sec  0.00 sec 
[05/31 13:50:29    124s] (I)       | | +-Update net boxes                           0.07%  26.29 sec  26.29 sec  0.00 sec  0.00 sec 
[05/31 13:50:29    124s] (I)       | | +-Update timing                              0.00%  26.29 sec  26.29 sec  0.00 sec  0.00 sec 
[05/31 13:50:29    124s] (I)       | +-Postprocess design                           0.37%  26.29 sec  26.29 sec  0.00 sec  0.00 sec 
[05/31 13:50:29    124s] (I)      ====================== Summary by functions ======================
[05/31 13:50:29    124s] (I)       Lv  Step                                   %      Real       CPU 
[05/31 13:50:29    124s] (I)      ------------------------------------------------------------------
[05/31 13:50:29    124s] (I)        0  Early Global Route               100.00%  0.09 sec  0.03 sec 
[05/31 13:50:29    124s] (I)        1  Early Global Route kernel         80.22%  0.07 sec  0.03 sec 
[05/31 13:50:29    124s] (I)        2  Import and model                  37.55%  0.03 sec  0.01 sec 
[05/31 13:50:29    124s] (I)        2  Global Routing                    16.06%  0.01 sec  0.01 sec 
[05/31 13:50:29    124s] (I)        2  Track Assignment (1T)             15.41%  0.01 sec  0.00 sec 
[05/31 13:50:29    124s] (I)        2  Export                             4.78%  0.00 sec  0.00 sec 
[05/31 13:50:29    124s] (I)        2  Postprocess design                 0.37%  0.00 sec  0.00 sec 
[05/31 13:50:29    124s] (I)        2  Export cong map                    0.29%  0.00 sec  0.00 sec 
[05/31 13:50:29    124s] (I)        2  Extract Global 3D Wires            0.01%  0.00 sec  0.00 sec 
[05/31 13:50:29    124s] (I)        3  Create route DB                   34.04%  0.03 sec  0.00 sec 
[05/31 13:50:29    124s] (I)        3  Track Assignment Kernel           15.10%  0.01 sec  0.00 sec 
[05/31 13:50:29    124s] (I)        3  Net group 1                       14.66%  0.01 sec  0.01 sec 
[05/31 13:50:29    124s] (I)        3  Report wirelength                  4.12%  0.00 sec  0.00 sec 
[05/31 13:50:29    124s] (I)        3  Create route kernel                2.45%  0.00 sec  0.00 sec 
[05/31 13:50:29    124s] (I)        3  Create place DB                    0.64%  0.00 sec  0.00 sec 
[05/31 13:50:29    124s] (I)        3  Export DB wires                    0.28%  0.00 sec  0.00 sec 
[05/31 13:50:29    124s] (I)        3  Export 2D cong map                 0.13%  0.00 sec  0.00 sec 
[05/31 13:50:29    124s] (I)        3  Update net boxes                   0.07%  0.00 sec  0.00 sec 
[05/31 13:50:29    124s] (I)        3  Initialization                     0.05%  0.00 sec  0.00 sec 
[05/31 13:50:29    124s] (I)        3  Read aux data                      0.03%  0.00 sec  0.00 sec 
[05/31 13:50:29    124s] (I)        3  Update timing                      0.00%  0.00 sec  0.00 sec 
[05/31 13:50:29    124s] (I)        3  Others data preparation            0.00%  0.00 sec  0.00 sec 
[05/31 13:50:29    124s] (I)        3  Free Memory                        0.00%  0.00 sec  0.00 sec 
[05/31 13:50:29    124s] (I)        4  Import route data (1T)            33.73%  0.03 sec  0.00 sec 
[05/31 13:50:29    124s] (I)        4  Phase 1l                          13.14%  0.01 sec  0.01 sec 
[05/31 13:50:29    124s] (I)        4  Phase 1a                           0.66%  0.00 sec  0.00 sec 
[05/31 13:50:29    124s] (I)        4  Import place data                  0.57%  0.00 sec  0.00 sec 
[05/31 13:50:29    124s] (I)        4  Phase 1e                           0.17%  0.00 sec  0.00 sec 
[05/31 13:50:29    124s] (I)        4  Export all nets                    0.10%  0.00 sec  0.00 sec 
[05/31 13:50:29    124s] (I)        4  Phase 1b                           0.03%  0.00 sec  0.00 sec 
[05/31 13:50:29    124s] (I)        4  Set wire vias                      0.03%  0.00 sec  0.00 sec 
[05/31 13:50:29    124s] (I)        4  Generate topology                  0.02%  0.00 sec  0.00 sec 
[05/31 13:50:29    124s] (I)        4  Phase 1d                           0.01%  0.00 sec  0.00 sec 
[05/31 13:50:29    124s] (I)        4  Phase 1c                           0.01%  0.00 sec  0.00 sec 
[05/31 13:50:29    124s] (I)        5  Read blockages ( Layer 2-11 )     31.16%  0.03 sec  0.00 sec 
[05/31 13:50:29    124s] (I)        5  Layer assignment (1T)             12.98%  0.01 sec  0.01 sec 
[05/31 13:50:29    124s] (I)        5  Pattern routing (1T)               0.48%  0.00 sec  0.00 sec 
[05/31 13:50:29    124s] (I)        5  Model blockage capacity            0.21%  0.00 sec  0.00 sec 
[05/31 13:50:29    124s] (I)        5  Read instances and placement       0.14%  0.00 sec  0.00 sec 
[05/31 13:50:29    124s] (I)        5  Read nets                          0.10%  0.00 sec  0.00 sec 
[05/31 13:50:29    124s] (I)        5  Read prerouted                     0.10%  0.00 sec  0.00 sec 
[05/31 13:50:29    124s] (I)        5  Route legalization                 0.07%  0.00 sec  0.00 sec 
[05/31 13:50:29    124s] (I)        5  Read rows                          0.03%  0.00 sec  0.00 sec 
[05/31 13:50:29    124s] (I)        5  Initialize 3D grid graph           0.02%  0.00 sec  0.00 sec 
[05/31 13:50:29    124s] (I)        5  Read module constraints            0.01%  0.00 sec  0.00 sec 
[05/31 13:50:29    124s] (I)        5  Add via demand to 2D               0.01%  0.00 sec  0.00 sec 
[05/31 13:50:29    124s] (I)        5  Read blackboxes                    0.01%  0.00 sec  0.00 sec 
[05/31 13:50:29    124s] (I)        5  Set up via pillars                 0.00%  0.00 sec  0.00 sec 
[05/31 13:50:29    124s] (I)        6  Read PG blockages                 30.50%  0.03 sec  0.00 sec 
[05/31 13:50:29    124s] (I)        6  Initialize 3D capacity             0.11%  0.00 sec  0.00 sec 
[05/31 13:50:29    124s] (I)        6  Read instance blockages            0.05%  0.00 sec  0.00 sec 
[05/31 13:50:29    124s] (I)        6  Read clock blockages               0.01%  0.00 sec  0.00 sec 
[05/31 13:50:29    124s] (I)        6  Read other blockages               0.01%  0.00 sec  0.00 sec 
[05/31 13:50:29    124s] (I)        6  Read halo blockages                0.00%  0.00 sec  0.00 sec 
[05/31 13:50:29    124s] (I)        6  Legalize Reach Aware Violations    0.00%  0.00 sec  0.00 sec 
[05/31 13:50:29    124s] (I)        6  Read routing blockages             0.00%  0.00 sec  0.00 sec 
[05/31 13:50:29    124s] (I)        6  Read boundary cut boxes            0.00%  0.00 sec  0.00 sec 
[05/31 13:50:29    124s] (I)        7  Allocate memory for PG via list    0.01%  0.00 sec  0.00 sec 
[05/31 13:50:29    124s] Running post-eGR process
[05/31 13:50:29    124s] Extraction called for design 'adder' of instances=10 and nets=40 using extraction engine 'preRoute' .
[05/31 13:50:29    124s] PreRoute RC Extraction called for design adder.
[05/31 13:50:29    124s] RC Extraction called in multi-corner(2) mode.
[05/31 13:50:29    124s] RCMode: PreRoute
[05/31 13:50:29    124s]       RC Corner Indexes            0       1   
[05/31 13:50:29    124s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/31 13:50:29    124s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/31 13:50:29    124s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/31 13:50:29    124s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/31 13:50:29    124s] Shrink Factor                : 1.00000
[05/31 13:50:29    124s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/31 13:50:29    124s] Using Quantus QRC technology file ...
[05/31 13:50:29    124s] eee: RC Grid memory allocated = 1188 (3 X 3 X 11 X 12b)
[05/31 13:50:29    124s] Updating RC Grid density data for preRoute extraction ...
[05/31 13:50:29    124s] eee: pegSigSF=1.070000
[05/31 13:50:29    124s] Initializing multi-corner resistance tables ...
[05/31 13:50:29    124s] eee: Grid unit RC data computation started
[05/31 13:50:29    124s] eee: Grid unit RC data computation completed
[05/31 13:50:29    124s] eee: l=1 avDens=0.001193 usedTrk=0.222222 availTrk=186.206897 sigTrk=0.222222
[05/31 13:50:29    124s] eee: l=2 avDens=0.028713 usedTrk=5.814444 availTrk=202.500000 sigTrk=5.814444
[05/31 13:50:29    124s] eee: l=3 avDens=0.035012 usedTrk=6.302222 availTrk=180.000000 sigTrk=6.302222
[05/31 13:50:29    124s] eee: l=4 avDens=0.010072 usedTrk=1.812963 availTrk=180.000000 sigTrk=1.812963
[05/31 13:50:29    124s] eee: l=5 avDens=0.022685 usedTrk=1.361111 availTrk=60.000000 sigTrk=1.361111
[05/31 13:50:29    124s] eee: l=6 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 13:50:29    124s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 13:50:29    124s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 13:50:29    124s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 13:50:29    124s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 13:50:29    124s] eee: l=11 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 13:50:29    124s] {RT rc_slow 0 2 11  {8 0} 1}
[05/31 13:50:29    124s] eee: LAM-FP: thresh=1 ; dimX=88.450000 ; dimY=86.000000 ; multX=1.000000 ; multY=1.000000 ; minP=80 ; fpMult=1.000000 ;
[05/31 13:50:29    124s] eee: LAM: n=32 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.207600 aWlH=0.000000 lMod=0 pMax=0.822700 pMod=82 pModAss=50 wcR=0.664000 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.660000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[05/31 13:50:29    124s] eee: NetCapCache creation started. (Current Mem: 4569.402M) 
[05/31 13:50:29    124s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 4569.402M) 
[05/31 13:50:29    124s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(7.076000, 6.880000)], Layers = [f(11) b(0)], Grid size = 5.400000 um, Grid Dim = (2 X 2)
[05/31 13:50:29    124s] eee: Metal Layers Info:
[05/31 13:50:29    124s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/31 13:50:29    124s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[05/31 13:50:29    124s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/31 13:50:29    124s] eee: |       M1 |   1 |   0.040 |   0.040 |   0.116 |  0.159 |  14.77 | V | 0 |  1 |
[05/31 13:50:29    124s] eee: |       M2 |   2 |   0.040 |   0.040 |   0.080 |  0.174 |  20.55 | H | 0 |  1 |
[05/31 13:50:29    124s] eee: |       C1 |   3 |   0.044 |   0.046 |   0.090 |  0.185 |  12.71 | V | 0 |  1 |
[05/31 13:50:29    124s] eee: |       C2 |   4 |   0.044 |   0.046 |   0.090 |  0.184 |  12.75 | H | 0 |  1 |
[05/31 13:50:29    124s] eee: |       C3 |   5 |   0.044 |   0.046 |   0.090 |  0.184 |  12.71 | V | 0 |  1 |
[05/31 13:50:29    124s] eee: |       C4 |   6 |   0.044 |   0.046 |   0.090 |  0.185 |  12.70 | H | 0 |  1 |
[05/31 13:50:29    124s] eee: |       C5 |   7 |   0.044 |   0.046 |   0.090 |  0.194 |  12.75 | V | 0 |  1 |
[05/31 13:50:29    124s] eee: |       JA |   8 |   0.450 |   0.450 |   0.900 |  0.371 |   0.03 | H | 0 |  1 |
[05/31 13:50:29    124s] eee: |       QA |   9 |   1.200 |   1.200 |   2.400 |  0.385 |   0.01 | V | 0 |  1 |
[05/31 13:50:29    124s] eee: |       QB |  10 |   1.200 |   1.200 |   2.400 |  0.372 |   0.01 | H | 0 |  1 |
[05/31 13:50:29    124s] eee: |       LB |  11 |   1.800 |   1.800 |   3.600 |  0.366 |   0.01 | V | 0 |  1 |
[05/31 13:50:29    124s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/31 13:50:29    124s] eee: uC/uR for corner rc_slow, min-width/min-spacing, 30 perc over/under densities.
[05/31 13:50:29    124s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 4569.402M)
[05/31 13:50:29    124s] Cell adder LLGs are deleted
[05/31 13:50:29    124s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:50:29    124s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:50:29    124s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4569.4M, EPOCH TIME: 1748713829.444486
[05/31 13:50:29    124s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:50:29    124s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:50:29    124s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:4569.4M, EPOCH TIME: 1748713829.444767
[05/31 13:50:29    124s] Max number of tech site patterns supported in site array is 256.
[05/31 13:50:29    124s] Core basic site is GF22_DST
[05/31 13:50:29    124s] After signature check, allow fast init is false, keep pre-filter is true.
[05/31 13:50:29    124s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/31 13:50:29    124s] SiteArray: non-trimmed site array dimensions = 9 x 43
[05/31 13:50:29    124s] SiteArray: use 12,288 bytes
[05/31 13:50:29    124s] SiteArray: current memory after site array memory allocation 4569.4M
[05/31 13:50:29    124s] SiteArray: FP blocked sites are writable
[05/31 13:50:29    124s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:4569.4M, EPOCH TIME: 1748713829.739598
[05/31 13:50:29    124s] Process 10 wires and vias for routing blockage analysis
[05/31 13:50:29    124s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.000, REAL:0.000, MEM:4569.4M, EPOCH TIME: 1748713829.739647
[05/31 13:50:29    124s] SiteArray: number of non floorplan blocked sites for llg default is 387
[05/31 13:50:29    124s] Atter site array init, number of instance map data is 0.
[05/31 13:50:29    124s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.150, REAL:0.295, MEM:4569.4M, EPOCH TIME: 1748713829.739888
[05/31 13:50:29    124s] 
[05/31 13:50:29    124s] 
[05/31 13:50:29    124s]  Skipping Pre_CCE_Colorizing (1369+2)!
[05/31 13:50:29    124s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.151, REAL:0.296, MEM:4569.4M, EPOCH TIME: 1748713829.740087
[05/31 13:50:29    124s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:50:29    124s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:50:29    124s] Starting delay calculation for Setup views
[05/31 13:50:29    124s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/31 13:50:29    124s] #################################################################################
[05/31 13:50:29    124s] # Design Stage: PreRoute
[05/31 13:50:29    124s] # Design Name: adder
[05/31 13:50:29    124s] # Design Mode: 22nm
[05/31 13:50:29    124s] # Analysis Mode: MMMC Non-OCV 
[05/31 13:50:29    124s] # Parasitics Mode: No SPEF/RCDB 
[05/31 13:50:29    124s] # Signoff Settings: SI Off 
[05/31 13:50:29    124s] #################################################################################
[05/31 13:50:30    124s] Calculate delays in BcWc mode...
[05/31 13:50:30    124s] Topological Sorting (REAL = 0:00:00.0, MEM = 4585.9M, InitMEM = 4585.9M)
[05/31 13:50:30    124s] Start delay calculation (fullDC) (1 T). (MEM=4062.75)
[05/31 13:50:30    124s] End AAE Lib Interpolated Model. (MEM=4585.94 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 13:50:30    124s] Total number of fetched objects 36
[05/31 13:50:30    124s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 13:50:30    124s] End delay calculation. (MEM=4065.08 CPU=0:00:00.0 REAL=0:00:00.0)
[05/31 13:50:30    124s] End delay calculation (fullDC). (MEM=4065.08 CPU=0:00:00.0 REAL=0:00:00.0)
[05/31 13:50:30    124s] *** CDM Built up (cpu=0:00:00.0  real=0:00:01.0  mem= 4619.6M) ***
[05/31 13:50:30    124s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:01.0 totSessionCpu=0:02:05 mem=4619.6M)
[05/31 13:50:30    124s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 99.469  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   10    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 40.052%
------------------------------------------------------------------

[05/31 13:50:30    124s] **optDesign ... cpu = 0:00:07, real = 0:00:27, mem = 4060.1M, totSessionCpu=0:02:05 **
[05/31 13:50:30    124s] Begin: Collecting metrics
[05/31 13:50:30    125s] 
 ------------------------------------------------------------------------------------ 
| Snapshot        | WNS    | TNS | Density (%) | Resource               | DRVs       |
|                 | ALL (ns)     |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+--------+-----+-------------+----------+-------------+------+-----|
| initial_summary | 99.469 |   0 |       40.05 | 0:00:01  |        4576 |    0 |   0 |
 ------------------------------------------------------------------------------------ 
[05/31 13:50:30    125s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=4067.6M, current mem=4060.2M)

[05/31 13:50:30    125s] End: Collecting metrics
[05/31 13:50:30    125s] *** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:06.7/0:00:27.5 (0.2), totSession cpu/real = 0:02:05.0/0:02:45.0 (0.8), mem = 4568.7M
[05/31 13:50:30    125s] 
[05/31 13:50:30    125s] =============================================================================================
[05/31 13:50:30    125s]  Step TAT Report : InitOpt #1 / place_opt_design #1                             23.10-p003_1
[05/31 13:50:30    125s] =============================================================================================
[05/31 13:50:30    125s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/31 13:50:30    125s] ---------------------------------------------------------------------------------------------
[05/31 13:50:30    125s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:50:30    125s] [ OptSummaryReport       ]      1   0:00:00.3  (   1.1 % )     0:00:00.9 /  0:00:00.4    0.5
[05/31 13:50:30    125s] [ MetricReport           ]      1   0:00:00.3  (   1.1 % )     0:00:00.3 /  0:00:00.1    0.4
[05/31 13:50:30    125s] [ DrvReport              ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:50:30    125s] [ CellServerInit         ]      2   0:00:00.2  (   0.7 % )     0:00:00.2 /  0:00:00.1    0.4
[05/31 13:50:30    125s] [ LibAnalyzerInit        ]      2   0:00:05.2  (  18.8 % )     0:00:05.2 /  0:00:03.5    0.7
[05/31 13:50:30    125s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:50:30    125s] [ MetricInit             ]      1   0:00:02.0  (   7.2 % )     0:00:02.0 /  0:00:01.0    0.5
[05/31 13:50:30    125s] [ DetailPlaceInit        ]      1   0:00:00.2  (   0.7 % )     0:00:00.2 /  0:00:00.2    1.0
[05/31 13:50:30    125s] [ EarlyGlobalRoute       ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.0    0.4
[05/31 13:50:30    125s] [ ExtractRC              ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.0    0.3
[05/31 13:50:30    125s] [ UpdateTimingGraph      ]      1   0:00:00.4  (   1.5 % )     0:00:00.6 /  0:00:00.3    0.5
[05/31 13:50:30    125s] [ FullDelayCalc          ]      1   0:00:00.2  (   0.6 % )     0:00:00.2 /  0:00:00.0    0.3
[05/31 13:50:30    125s] [ TimingUpdate           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:50:30    125s] [ TimingReport           ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:50:30    125s] [ MISC                   ]          0:00:18.6  (  67.6 % )     0:00:18.6 /  0:00:01.3    0.1
[05/31 13:50:30    125s] ---------------------------------------------------------------------------------------------
[05/31 13:50:30    125s]  InitOpt #1 TOTAL                   0:00:27.5  ( 100.0 % )     0:00:27.5 /  0:00:06.7    0.2
[05/31 13:50:30    125s] ---------------------------------------------------------------------------------------------
[05/31 13:50:30    125s] 
[05/31 13:50:30    125s] ** INFO : this run is activating 'allEndPoints' option
[05/31 13:50:30    125s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[05/31 13:50:30    125s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:02:05 mem=4568.7M
[05/31 13:50:30    125s] OPERPROF: Starting DPlace-Init at level 1, MEM:4568.7M, EPOCH TIME: 1748713830.678026
[05/31 13:50:30    125s] Processing tracks to init pin-track alignment.
[05/31 13:50:30    125s] z: 1, totalTracks: 1
[05/31 13:50:30    125s] z: 3, totalTracks: 1
[05/31 13:50:30    125s] z: 5, totalTracks: 1
[05/31 13:50:30    125s] z: 7, totalTracks: 1
[05/31 13:50:30    125s] #spOpts: N=22 dpt minPadR=1.1 mergeVia=T genus sncAbut cut2cut hrOri=1 
[05/31 13:50:30    125s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/31 13:50:30    125s] Initializing Route Infrastructure for color support ...
[05/31 13:50:30    125s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:4568.7M, EPOCH TIME: 1748713830.678204
[05/31 13:50:30    125s] ### Add 31 auto generated vias to default rule
[05/31 13:50:30    125s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.003, REAL:0.027, MEM:4568.7M, EPOCH TIME: 1748713830.704915
[05/31 13:50:30    125s] Route Infrastructure Initialized for color support successfully.
[05/31 13:50:30    125s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/31 13:50:30    125s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4568.7M, EPOCH TIME: 1748713830.711159
[05/31 13:50:30    125s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:50:30    125s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:50:31    125s] 
[05/31 13:50:31    125s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 13:50:31    125s] 
[05/31 13:50:31    125s]  Skipping Pre_CCE_Colorizing (1369+2)!
[05/31 13:50:31    125s] OPERPROF:     Starting CMU at level 3, MEM:4568.7M, EPOCH TIME: 1748713831.004820
[05/31 13:50:31    125s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:4568.7M, EPOCH TIME: 1748713831.005097
[05/31 13:50:31    125s] 
[05/31 13:50:31    125s] Bad Lib Cell Checking (CMU) is done! (0)
[05/31 13:50:31    125s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.151, REAL:0.294, MEM:4568.7M, EPOCH TIME: 1748713831.005166
[05/31 13:50:31    125s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4568.7M, EPOCH TIME: 1748713831.005191
[05/31 13:50:31    125s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4568.7M, EPOCH TIME: 1748713831.005262
[05/31 13:50:31    125s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=4568.7MB).
[05/31 13:50:31    125s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.160, REAL:0.327, MEM:4568.7M, EPOCH TIME: 1748713831.005338
[05/31 13:50:31    125s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:02:05 mem=4568.7M
[05/31 13:50:31    125s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4568.7M, EPOCH TIME: 1748713831.005657
[05/31 13:50:31    125s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:50:31    125s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:50:31    125s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:50:31    125s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:50:31    125s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:4568.7M, EPOCH TIME: 1748713831.008043
[05/31 13:50:31    125s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[05/31 13:50:31    125s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:02:05 mem=4568.7M
[05/31 13:50:31    125s] OPERPROF: Starting DPlace-Init at level 1, MEM:4568.7M, EPOCH TIME: 1748713831.008353
[05/31 13:50:31    125s] Processing tracks to init pin-track alignment.
[05/31 13:50:31    125s] z: 1, totalTracks: 1
[05/31 13:50:31    125s] z: 3, totalTracks: 1
[05/31 13:50:31    125s] z: 5, totalTracks: 1
[05/31 13:50:31    125s] z: 7, totalTracks: 1
[05/31 13:50:31    125s] #spOpts: N=22 dpt minPadR=1.1 mergeVia=T genus sncAbut cut2cut hrOri=1 
[05/31 13:50:31    125s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/31 13:50:31    125s] Initializing Route Infrastructure for color support ...
[05/31 13:50:31    125s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:4568.7M, EPOCH TIME: 1748713831.008516
[05/31 13:50:31    125s] ### Add 31 auto generated vias to default rule
[05/31 13:50:31    125s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.003, REAL:0.003, MEM:4568.7M, EPOCH TIME: 1748713831.011204
[05/31 13:50:31    125s] Route Infrastructure Initialized for color support successfully.
[05/31 13:50:31    125s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/31 13:50:31    125s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4568.7M, EPOCH TIME: 1748713831.041849
[05/31 13:50:31    125s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:50:31    125s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:50:31    125s] 
[05/31 13:50:31    125s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 13:50:31    125s] 
[05/31 13:50:31    125s]  Skipping Pre_CCE_Colorizing (1369+2)!
[05/31 13:50:31    125s] OPERPROF:     Starting CMU at level 3, MEM:4568.7M, EPOCH TIME: 1748713831.342651
[05/31 13:50:31    125s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:4568.7M, EPOCH TIME: 1748713831.342932
[05/31 13:50:31    125s] 
[05/31 13:50:31    125s] Bad Lib Cell Checking (CMU) is done! (0)
[05/31 13:50:31    125s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.151, REAL:0.301, MEM:4568.7M, EPOCH TIME: 1748713831.342997
[05/31 13:50:31    125s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4568.7M, EPOCH TIME: 1748713831.343020
[05/31 13:50:31    125s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4568.7M, EPOCH TIME: 1748713831.343070
[05/31 13:50:31    125s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=4568.7MB).
[05/31 13:50:31    125s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.159, REAL:0.335, MEM:4568.7M, EPOCH TIME: 1748713831.343133
[05/31 13:50:31    125s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:02:05 mem=4568.7M
[05/31 13:50:31    125s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4568.7M, EPOCH TIME: 1748713831.343328
[05/31 13:50:31    125s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:50:31    125s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:50:31    125s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:50:31    125s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:50:31    125s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:4568.7M, EPOCH TIME: 1748713831.345780
[05/31 13:50:31    125s] *** Starting optimizing excluded clock nets MEM= 4568.7M) ***
[05/31 13:50:31    125s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 4568.7M) ***
[05/31 13:50:31    125s] The useful skew maximum allowed delay is: 0.3
[05/31 13:50:31    125s] 
[05/31 13:50:31    125s] TimeStamp Deleting Cell Server Begin ...
[05/31 13:50:31    125s] Deleting Lib Analyzer.
[05/31 13:50:31    125s] 
[05/31 13:50:31    125s] TimeStamp Deleting Cell Server End ...
[05/31 13:50:31    125s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/31 13:50:31    125s] 
[05/31 13:50:31    125s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/31 13:50:31    125s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 13:50:31    125s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/31 13:50:31    125s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 13:50:31    125s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/31 13:50:31    125s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/31 13:50:31    125s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/31 13:50:31    125s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/31 13:50:31    125s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/31 13:50:31    125s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/31 13:50:31    125s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/31 13:50:31    125s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/31 13:50:31    125s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/31 13:50:31    125s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/31 13:50:31    125s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/31 13:50:31    125s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 13:50:31    125s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/31 13:50:31    125s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 13:50:31    125s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/31 13:50:31    125s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/31 13:50:31    125s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/31 13:50:31    125s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/31 13:50:31    125s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/31 13:50:31    125s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/31 13:50:31    125s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/31 13:50:31    125s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/31 13:50:31    125s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/31 13:50:31    125s] Summary for sequential cells identification: 
[05/31 13:50:31    125s]   Identified SBFF number: 299
[05/31 13:50:31    125s]   Identified MBFF number: 75
[05/31 13:50:31    125s]   Identified SB Latch number: 22
[05/31 13:50:31    125s]   Identified MB Latch number: 0
[05/31 13:50:31    125s]   Not identified SBFF number: 15
[05/31 13:50:31    125s]   Not identified MBFF number: 0
[05/31 13:50:31    125s]   Not identified SB Latch number: 0
[05/31 13:50:31    125s]   Not identified MB Latch number: 0
[05/31 13:50:31    125s]   Number of sequential cells which are not FFs: 45
[05/31 13:50:31    125s]  Visiting view : view_slow_mission
[05/31 13:50:31    125s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[05/31 13:50:31    125s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[05/31 13:50:31    125s]  Visiting view : view_fast_mission
[05/31 13:50:31    125s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/31 13:50:31    125s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/31 13:50:31    125s] TLC MultiMap info (StdDelay):
[05/31 13:50:31    125s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[05/31 13:50:31    125s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[05/31 13:50:31    125s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[05/31 13:50:31    125s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[05/31 13:50:31    125s]  Setting StdDelay to: 6.1ps
[05/31 13:50:31    125s] 
[05/31 13:50:31    125s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/31 13:50:31    125s] 
[05/31 13:50:31    125s] TimeStamp Deleting Cell Server Begin ...
[05/31 13:50:31    125s] 
[05/31 13:50:31    125s] TimeStamp Deleting Cell Server End ...
[05/31 13:50:31    125s] *** SimplifyNetlist #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:05.6/0:02:46.2 (0.8), mem = 4568.7M
[05/31 13:50:31    125s] ### Creating LA Mngr. totSessionCpu=0:02:06 mem=4568.7M
[05/31 13:50:31    125s] ### Creating LA Mngr, finished. totSessionCpu=0:02:06 mem=4568.7M
[05/31 13:50:31    125s] 
[05/31 13:50:31    125s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/31 13:50:31    125s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 13:50:31    125s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/31 13:50:31    125s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 13:50:31    125s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/31 13:50:31    125s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/31 13:50:31    125s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/31 13:50:31    125s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/31 13:50:31    125s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/31 13:50:31    125s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/31 13:50:31    125s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/31 13:50:31    125s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/31 13:50:31    125s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/31 13:50:31    125s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/31 13:50:31    125s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/31 13:50:31    125s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 13:50:31    125s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/31 13:50:31    125s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 13:50:31    125s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/31 13:50:31    125s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/31 13:50:31    125s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/31 13:50:31    125s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/31 13:50:31    125s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/31 13:50:31    125s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/31 13:50:31    125s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/31 13:50:31    125s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/31 13:50:31    125s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/31 13:50:31    125s] Summary for sequential cells identification: 
[05/31 13:50:31    125s]   Identified SBFF number: 299
[05/31 13:50:31    125s]   Identified MBFF number: 75
[05/31 13:50:31    125s]   Identified SB Latch number: 22
[05/31 13:50:31    125s]   Identified MB Latch number: 0
[05/31 13:50:31    125s]   Not identified SBFF number: 15
[05/31 13:50:31    125s]   Not identified MBFF number: 0
[05/31 13:50:31    125s]   Not identified SB Latch number: 0
[05/31 13:50:31    125s]   Not identified MB Latch number: 0
[05/31 13:50:31    125s]   Number of sequential cells which are not FFs: 45
[05/31 13:50:31    125s]  Visiting view : view_slow_mission
[05/31 13:50:31    125s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[05/31 13:50:31    125s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[05/31 13:50:31    125s]  Visiting view : view_fast_mission
[05/31 13:50:31    125s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/31 13:50:31    125s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/31 13:50:31    125s] TLC MultiMap info (StdDelay):
[05/31 13:50:31    125s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[05/31 13:50:31    125s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[05/31 13:50:31    125s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[05/31 13:50:31    125s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[05/31 13:50:31    125s]  Setting StdDelay to: 6.1ps
[05/31 13:50:31    125s] 
[05/31 13:50:31    125s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/31 13:50:31    125s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1000984.1
[05/31 13:50:31    125s] 
[05/31 13:50:31    125s] Creating Lib Analyzer ...
[05/31 13:50:32    126s] Total number of usable buffers from Lib Analyzer: 20 ( UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32)
[05/31 13:50:32    126s] Total number of usable inverters from Lib Analyzer: 20 ( UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_3 UDB116SVT24_INV_4 UDB116SVT24_INV_S_3 UDB116SVT24_INV_5 UDB116SVT24_INV_6 UDB116SVT24_INV_8 UDB116SVT24_INV_9 UDB116SVT24_INV_S_8 UDB116SVT24_INV_10 UDB116SVT24_INV_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_18 UDB116SVT24_INV_20 UDB116SVT24_INV_24 UDB116SVT24_INV_32)
[05/31 13:50:32    126s] Total number of usable delay cells from Lib Analyzer: 0 ()
[05/31 13:50:32    126s] 
[05/31 13:50:32    126s] {RT rc_slow 0 2 11  {8 0} 1}
[05/31 13:50:34    127s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:07 mem=4568.7M
[05/31 13:50:35    127s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:07 mem=4568.7M
[05/31 13:50:35    127s] Creating Lib Analyzer, finished. 
[05/31 13:50:35    127s] 
[05/31 13:50:35    127s] Active Setup views: view_slow_mission 
[05/31 13:50:35    127s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4568.7M, EPOCH TIME: 1748713835.651878
[05/31 13:50:35    127s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:50:35    127s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:50:35    127s] 
[05/31 13:50:35    127s] 
[05/31 13:50:35    127s]  Skipping Pre_CCE_Colorizing (1369+2)!
[05/31 13:50:35    127s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.150, REAL:0.291, MEM:4568.7M, EPOCH TIME: 1748713835.943052
[05/31 13:50:35    127s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:50:35    127s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:50:35    127s] [oiPhyDebug] optDemand 9709200.00, spDemand 9709200.00.
[05/31 13:50:35    127s] [LDM::Info] TotalInstCnt at InitDesignMc1: 10
[05/31 13:50:35    127s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[05/31 13:50:35    127s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:02:08 mem=4568.7M
[05/31 13:50:35    127s] OPERPROF: Starting DPlace-Init at level 1, MEM:4568.7M, EPOCH TIME: 1748713835.945483
[05/31 13:50:35    127s] Processing tracks to init pin-track alignment.
[05/31 13:50:35    127s] z: 1, totalTracks: 1
[05/31 13:50:35    127s] z: 3, totalTracks: 1
[05/31 13:50:35    127s] z: 5, totalTracks: 1
[05/31 13:50:35    127s] z: 7, totalTracks: 1
[05/31 13:50:35    127s] #spOpts: N=22 dpt minPadR=1.1 mergeVia=T genus sncAbut cut2cut hrOri=1 
[05/31 13:50:35    127s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/31 13:50:35    127s] Initializing Route Infrastructure for color support ...
[05/31 13:50:35    127s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:4568.7M, EPOCH TIME: 1748713835.945647
[05/31 13:50:35    127s] ### Add 31 auto generated vias to default rule
[05/31 13:50:35    127s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.003, REAL:0.003, MEM:4568.7M, EPOCH TIME: 1748713835.948348
[05/31 13:50:35    127s] Route Infrastructure Initialized for color support successfully.
[05/31 13:50:35    127s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/31 13:50:35    127s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4568.7M, EPOCH TIME: 1748713835.953869
[05/31 13:50:35    127s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:50:35    127s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:50:36    127s] 
[05/31 13:50:36    127s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 13:50:36    127s] 
[05/31 13:50:36    127s]  Skipping Pre_CCE_Colorizing (1369+2)!
[05/31 13:50:36    127s] OPERPROF:     Starting CMU at level 3, MEM:4568.7M, EPOCH TIME: 1748713836.274443
[05/31 13:50:36    127s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:4568.7M, EPOCH TIME: 1748713836.274664
[05/31 13:50:36    127s] 
[05/31 13:50:36    127s] Bad Lib Cell Checking (CMU) is done! (0)
[05/31 13:50:36    127s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.149, REAL:0.321, MEM:4568.7M, EPOCH TIME: 1748713836.274730
[05/31 13:50:36    127s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4568.7M, EPOCH TIME: 1748713836.274755
[05/31 13:50:36    127s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4568.7M, EPOCH TIME: 1748713836.274807
[05/31 13:50:36    127s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=4568.7MB).
[05/31 13:50:36    127s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.158, REAL:0.329, MEM:4568.7M, EPOCH TIME: 1748713836.274870
[05/31 13:50:36    127s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[05/31 13:50:36    127s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 10
[05/31 13:50:36    127s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:02:08 mem=4568.7M
[05/31 13:50:36    127s] 
[05/31 13:50:36    127s] Footprint cell information for calculating maxBufDist
[05/31 13:50:36    127s] *info: There are 20 candidate Buffer cells
[05/31 13:50:36    127s] *info: There are 20 candidate Inverter cells
[05/31 13:50:36    127s] 
[05/31 13:50:36    128s] #optDebug: Start CG creation (mem=4568.7M)
[05/31 13:50:36    128s]  ...initializing CG 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 13:50:37    128s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 13:50:37    128s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 13:50:37    128s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 13:50:37    128s] ToF 88.4500um
[05/31 13:50:37    128s] (cpu=0:00:00.5, mem=4670.5M)
[05/31 13:50:37    128s]  ...processing cgPrt (cpu=0:00:00.5, mem=4670.5M)
[05/31 13:50:37    128s]  ...processing cgEgp (cpu=0:00:00.5, mem=4670.5M)
[05/31 13:50:37    128s]  ...processing cgPbk (cpu=0:00:00.5, mem=4670.5M)
[05/31 13:50:37    128s]  ...processing cgNrb(cpu=0:00:00.5, mem=4670.5M)
[05/31 13:50:37    128s]  ...processing cgObs (cpu=0:00:00.5, mem=4670.5M)
[05/31 13:50:37    128s]  ...processing cgCon (cpu=0:00:00.5, mem=4670.5M)
[05/31 13:50:37    128s]  ...processing cgPdm (cpu=0:00:00.5, mem=4670.5M)
[05/31 13:50:37    128s] #optDebug: Finish CG creation (cpu=0:00:00.5, mem=4670.5M)
[05/31 13:50:37    128s] ### Creating RouteCongInterface, started
[05/31 13:50:37    128s] 
[05/31 13:50:37    128s] #optDebug:  {2, 0.822, 0.9500} {3, 0.822, 0.9500} {4, 0.664, 0.9500} {5, 0.506, 0.9500} {6, 0.348, 0.8160} {7, 0.032, 0.4321} {8, 0.016, 0.4159} {9, 0.016, 0.4159} {10, 0.004, 0.4040} {11, 0.004, 0.4040} 
[05/31 13:50:37    128s] 
[05/31 13:50:37    128s] #optDebug: {0, 1.000}
[05/31 13:50:37    128s] ### Creating RouteCongInterface, finished
[05/31 13:50:37    128s] {MG  {8 0 2.4 0.398273} }
[05/31 13:50:37    128s] 
[05/31 13:50:37    128s] Netlist preparation processing... 
[05/31 13:50:37    128s] Removed 0 instance
[05/31 13:50:37    128s] *info: Marking 0 isolation instances dont touch
[05/31 13:50:37    128s] *info: Marking 0 level shifter instances dont touch
[05/31 13:50:37    128s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 10
[05/31 13:50:37    128s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4705.5M, EPOCH TIME: 1748713837.980490
[05/31 13:50:37    128s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10).
[05/31 13:50:37    128s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:50:37    128s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:50:37    128s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:50:37    128s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.003, REAL:0.003, MEM:4593.5M, EPOCH TIME: 1748713837.983110
[05/31 13:50:37    128s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1000984.1
[05/31 13:50:37    128s] *** SimplifyNetlist #1 [finish] (place_opt_design #1) : cpu/real = 0:00:03.0/0:00:06.2 (0.5), totSession cpu/real = 0:02:08.6/0:02:52.3 (0.7), mem = 4593.5M
[05/31 13:50:37    128s] 
[05/31 13:50:37    128s] =============================================================================================
[05/31 13:50:37    128s]  Step TAT Report : SimplifyNetlist #1 / place_opt_design #1                     23.10-p003_1
[05/31 13:50:37    128s] =============================================================================================
[05/31 13:50:37    128s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/31 13:50:37    128s] ---------------------------------------------------------------------------------------------
[05/31 13:50:37    128s] [ CellServerInit         ]      1   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.0    0.5
[05/31 13:50:37    128s] [ LibAnalyzerInit        ]      1   0:00:03.3  (  53.1 % )     0:00:03.3 /  0:00:01.6    0.5
[05/31 13:50:37    128s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:50:37    128s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.3 /  0:00:00.2    0.5
[05/31 13:50:37    128s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:50:37    128s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:50:37    128s] [ SteinerInterfaceInit   ]      1   0:00:01.6  (  26.4 % )     0:00:01.6 /  0:00:00.8    0.5
[05/31 13:50:37    128s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:50:37    128s] [ DetailPlaceInit        ]      1   0:00:00.3  (   5.3 % )     0:00:00.3 /  0:00:00.2    0.5
[05/31 13:50:37    128s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:50:37    128s] [ MISC                   ]          0:00:00.8  (  13.7 % )     0:00:00.8 /  0:00:00.4    0.5
[05/31 13:50:37    128s] ---------------------------------------------------------------------------------------------
[05/31 13:50:37    128s]  SimplifyNetlist #1 TOTAL           0:00:06.2  ( 100.0 % )     0:00:06.2 /  0:00:03.0    0.5
[05/31 13:50:37    128s] ---------------------------------------------------------------------------------------------
[05/31 13:50:37    128s] 
[05/31 13:50:37    128s] Begin: Collecting metrics
[05/31 13:50:38    128s] 
 ------------------------------------------------------------------------------------- 
| Snapshot         | WNS    | TNS | Density (%) | Resource               | DRVs       |
|                  | ALL (ns)     |             | Real (s) | Memory (MB) | Tran | Cap |
|------------------+--------+-----+-------------+----------+-------------+------+-----|
| initial_summary  | 99.469 |   0 |       40.05 | 0:00:01  |        4576 |    0 |   0 |
| simplify_netlist |        |     |             | 0:00:07  |        4594 |      |     |
 ------------------------------------------------------------------------------------- 
[05/31 13:50:38    128s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:01.0, peak res=4080.2M, current mem=4072.6M)

[05/31 13:50:38    128s] End: Collecting metrics
[05/31 13:50:38    128s] Running new flow changes for HFN
[05/31 13:50:38    128s] Begin: GigaOpt high fanout net optimization
[05/31 13:50:38    128s] GigaOpt HFN: use maxLocalDensity 1.2
[05/31 13:50:38    128s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[05/31 13:50:38    128s] *** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:08.7/0:02:52.7 (0.7), mem = 4593.5M
[05/31 13:50:38    128s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1000984.2
[05/31 13:50:38    128s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/31 13:50:38    128s] 
[05/31 13:50:38    128s] Active Setup views: view_slow_mission 
[05/31 13:50:38    128s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4593.5M, EPOCH TIME: 1748713838.765449
[05/31 13:50:38    128s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:50:38    128s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:50:39    129s] 
[05/31 13:50:39    129s] 
[05/31 13:50:39    129s]  Skipping Pre_CCE_Colorizing (1369+2)!
[05/31 13:50:39    129s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.150, REAL:0.325, MEM:4593.5M, EPOCH TIME: 1748713839.090480
[05/31 13:50:39    129s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:50:39    129s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:50:39    129s] [oiPhyDebug] optDemand 9709200.00, spDemand 9709200.00.
[05/31 13:50:39    129s] [LDM::Info] TotalInstCnt at InitDesignMc1: 10
[05/31 13:50:39    129s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[05/31 13:50:39    129s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:02:09 mem=4593.5M
[05/31 13:50:39    129s] OPERPROF: Starting DPlace-Init at level 1, MEM:4593.5M, EPOCH TIME: 1748713839.092964
[05/31 13:50:39    129s] Processing tracks to init pin-track alignment.
[05/31 13:50:39    129s] z: 1, totalTracks: 1
[05/31 13:50:39    129s] z: 3, totalTracks: 1
[05/31 13:50:39    129s] z: 5, totalTracks: 1
[05/31 13:50:39    129s] z: 7, totalTracks: 1
[05/31 13:50:39    129s] #spOpts: N=22 dpt minPadR=1.1 mergeVia=T genus sncAbut cut2cut hrOri=1 
[05/31 13:50:39    129s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/31 13:50:39    129s] Initializing Route Infrastructure for color support ...
[05/31 13:50:39    129s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:4593.5M, EPOCH TIME: 1748713839.093120
[05/31 13:50:39    129s] ### Add 31 auto generated vias to default rule
[05/31 13:50:39    129s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.003, REAL:0.003, MEM:4593.5M, EPOCH TIME: 1748713839.095808
[05/31 13:50:39    129s] Route Infrastructure Initialized for color support successfully.
[05/31 13:50:39    129s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/31 13:50:39    129s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4593.5M, EPOCH TIME: 1748713839.101415
[05/31 13:50:39    129s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:50:39    129s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:50:39    129s] 
[05/31 13:50:39    129s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 13:50:39    129s] 
[05/31 13:50:39    129s]  Skipping Pre_CCE_Colorizing (1369+2)!
[05/31 13:50:39    129s] OPERPROF:     Starting CMU at level 3, MEM:4593.5M, EPOCH TIME: 1748713839.394355
[05/31 13:50:39    129s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:4593.5M, EPOCH TIME: 1748713839.394586
[05/31 13:50:39    129s] 
[05/31 13:50:39    129s] Bad Lib Cell Checking (CMU) is done! (0)
[05/31 13:50:39    129s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.150, REAL:0.293, MEM:4593.5M, EPOCH TIME: 1748713839.394650
[05/31 13:50:39    129s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4593.5M, EPOCH TIME: 1748713839.394675
[05/31 13:50:39    129s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4593.5M, EPOCH TIME: 1748713839.394723
[05/31 13:50:39    129s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=4593.5MB).
[05/31 13:50:39    129s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.158, REAL:0.302, MEM:4593.5M, EPOCH TIME: 1748713839.394786
[05/31 13:50:39    129s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[05/31 13:50:39    129s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 10
[05/31 13:50:39    129s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:02:09 mem=4593.5M
[05/31 13:50:39    129s] ### Creating RouteCongInterface, started
[05/31 13:50:39    129s] 
[05/31 13:50:39    129s] #optDebug:  {2, 0.822, 0.9500} {3, 0.822, 0.9500} {4, 0.664, 0.9500} {5, 0.506, 0.8468} {6, 0.348, 0.6528} {7, 0.032, 0.3457} {8, 0.016, 0.3327} {9, 0.016, 0.3327} {10, 0.004, 0.3232} {11, 0.004, 0.3232} 
[05/31 13:50:39    129s] 
[05/31 13:50:39    129s] #optDebug: {0, 1.000}
[05/31 13:50:39    129s] ### Creating RouteCongInterface, finished
[05/31 13:50:39    129s] {MG  {8 0 2.4 0.398273} }
[05/31 13:50:39    129s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 13:50:39    129s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 13:50:39    129s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 13:50:39    129s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 13:50:39    129s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 13:50:40    129s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 13:50:40    129s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 13:50:40    129s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 13:50:40    129s] AoF 551.2950um
[05/31 13:50:40    129s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/31 13:50:40    129s] Total-nets :: 36, Stn-nets :: 0, ratio :: 0 %, Total-len 82.57, Stn-len 0
[05/31 13:50:40    129s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 10
[05/31 13:50:40    129s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4651.7M, EPOCH TIME: 1748713840.436506
[05/31 13:50:40    129s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:50:40    129s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:50:40    129s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:50:40    129s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:50:40    129s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.003, REAL:0.003, MEM:4593.7M, EPOCH TIME: 1748713840.439320
[05/31 13:50:40    129s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1000984.2
[05/31 13:50:40    129s] *** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.0/0:00:02.0 (0.5), totSession cpu/real = 0:02:09.8/0:02:54.8 (0.7), mem = 4593.7M
[05/31 13:50:40    129s] 
[05/31 13:50:40    129s] =============================================================================================
[05/31 13:50:40    129s]  Step TAT Report : DrvOpt #1 / place_opt_design #1                              23.10-p003_1
[05/31 13:50:40    129s] =============================================================================================
[05/31 13:50:40    129s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/31 13:50:40    129s] ---------------------------------------------------------------------------------------------
[05/31 13:50:40    129s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:50:40    129s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.3 /  0:00:00.2    0.5
[05/31 13:50:40    129s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:50:40    129s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:50:40    129s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:50:40    129s] [ DetailPlaceInit        ]      1   0:00:00.3  (  14.8 % )     0:00:00.3 /  0:00:00.2    0.5
[05/31 13:50:40    129s] [ MISC                   ]          0:00:01.7  (  85.1 % )     0:00:01.7 /  0:00:00.9    0.5
[05/31 13:50:40    129s] ---------------------------------------------------------------------------------------------
[05/31 13:50:40    129s]  DrvOpt #1 TOTAL                    0:00:02.0  ( 100.0 % )     0:00:02.0 /  0:00:01.0    0.5
[05/31 13:50:40    129s] ---------------------------------------------------------------------------------------------
[05/31 13:50:40    129s] 
[05/31 13:50:40    129s] GigaOpt HFN: restore maxLocalDensity to 0.98
[05/31 13:50:40    129s] End: GigaOpt high fanout net optimization
[05/31 13:50:40    129s] Begin: Collecting metrics
[05/31 13:50:40    129s] 
 ------------------------------------------------------------------------------------- 
| Snapshot         | WNS    | TNS | Density (%) | Resource               | DRVs       |
|                  | ALL (ns)     |             | Real (s) | Memory (MB) | Tran | Cap |
|------------------+--------+-----+-------------+----------+-------------+------+-----|
| initial_summary  | 99.469 |   0 |       40.05 | 0:00:01  |        4576 |    0 |   0 |
| simplify_netlist |        |     |             | 0:00:07  |        4594 |      |     |
| drv_fixing       |        |     |             | 0:00:02  |        4594 |      |     |
 ------------------------------------------------------------------------------------- 
[05/31 13:50:40    129s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=4072.6M, current mem=4072.0M)

[05/31 13:50:40    129s] End: Collecting metrics
[05/31 13:50:40    129s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/31 13:50:40    129s] 
[05/31 13:50:40    129s] TimeStamp Deleting Cell Server Begin ...
[05/31 13:50:40    129s] Deleting Lib Analyzer.
[05/31 13:50:40    129s] 
[05/31 13:50:40    129s] TimeStamp Deleting Cell Server End ...
[05/31 13:50:40    129s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/31 13:50:40    129s] 
[05/31 13:50:40    129s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/31 13:50:40    129s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 13:50:40    129s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/31 13:50:40    129s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 13:50:40    129s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/31 13:50:40    129s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/31 13:50:40    129s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/31 13:50:40    129s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/31 13:50:40    129s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/31 13:50:40    129s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/31 13:50:40    129s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/31 13:50:40    129s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/31 13:50:40    129s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/31 13:50:40    129s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/31 13:50:40    129s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/31 13:50:40    129s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 13:50:40    129s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/31 13:50:40    129s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 13:50:40    129s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/31 13:50:40    129s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/31 13:50:40    129s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/31 13:50:40    129s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/31 13:50:40    129s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/31 13:50:40    129s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/31 13:50:40    129s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/31 13:50:40    129s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/31 13:50:40    129s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/31 13:50:40    129s] Summary for sequential cells identification: 
[05/31 13:50:40    129s]   Identified SBFF number: 299
[05/31 13:50:40    129s]   Identified MBFF number: 75
[05/31 13:50:40    129s]   Identified SB Latch number: 22
[05/31 13:50:40    129s]   Identified MB Latch number: 0
[05/31 13:50:40    129s]   Not identified SBFF number: 15
[05/31 13:50:40    129s]   Not identified MBFF number: 0
[05/31 13:50:40    129s]   Not identified SB Latch number: 0
[05/31 13:50:40    129s]   Not identified MB Latch number: 0
[05/31 13:50:40    129s]   Number of sequential cells which are not FFs: 45
[05/31 13:50:40    129s]  Visiting view : view_slow_mission
[05/31 13:50:40    129s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[05/31 13:50:40    129s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[05/31 13:50:40    129s]  Visiting view : view_fast_mission
[05/31 13:50:40    129s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/31 13:50:40    129s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/31 13:50:40    129s] TLC MultiMap info (StdDelay):
[05/31 13:50:40    129s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[05/31 13:50:40    129s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[05/31 13:50:40    129s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[05/31 13:50:40    129s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[05/31 13:50:40    129s]  Setting StdDelay to: 6.1ps
[05/31 13:50:40    129s] 
[05/31 13:50:40    129s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/31 13:50:41    129s] 
[05/31 13:50:41    129s] TimeStamp Deleting Cell Server Begin ...
[05/31 13:50:41    129s] 
[05/31 13:50:41    129s] TimeStamp Deleting Cell Server End ...
[05/31 13:50:41    130s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -doRemoveUselessTerm -tgtSlackMult 3 -noRouteTypeResizePolish -noViewPrune -force -dontUseCTELevelCommit -weedwhack -nonLegal -nativePathGroupFlow -SimpCCIn
[05/31 13:50:41    130s] ### Creating LA Mngr. totSessionCpu=0:02:10 mem=4593.7M
[05/31 13:50:41    130s] ### Creating LA Mngr, finished. totSessionCpu=0:02:10 mem=4593.7M
[05/31 13:50:41    130s] 
[05/31 13:50:41    130s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/31 13:50:41    130s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 13:50:41    130s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/31 13:50:41    130s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 13:50:41    130s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/31 13:50:41    130s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/31 13:50:41    130s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/31 13:50:41    130s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/31 13:50:41    130s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/31 13:50:41    130s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/31 13:50:41    130s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/31 13:50:41    130s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/31 13:50:41    130s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/31 13:50:41    130s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/31 13:50:41    130s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/31 13:50:41    130s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 13:50:41    130s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/31 13:50:41    130s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 13:50:41    130s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/31 13:50:41    130s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/31 13:50:41    130s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/31 13:50:41    130s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/31 13:50:41    130s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/31 13:50:41    130s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/31 13:50:41    130s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/31 13:50:41    130s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/31 13:50:41    130s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/31 13:50:41    130s] Summary for sequential cells identification: 
[05/31 13:50:41    130s]   Identified SBFF number: 299
[05/31 13:50:41    130s]   Identified MBFF number: 75
[05/31 13:50:41    130s]   Identified SB Latch number: 22
[05/31 13:50:41    130s]   Identified MB Latch number: 0
[05/31 13:50:41    130s]   Not identified SBFF number: 15
[05/31 13:50:41    130s]   Not identified MBFF number: 0
[05/31 13:50:41    130s]   Not identified SB Latch number: 0
[05/31 13:50:41    130s]   Not identified MB Latch number: 0
[05/31 13:50:41    130s]   Number of sequential cells which are not FFs: 45
[05/31 13:50:41    130s]  Visiting view : view_slow_mission
[05/31 13:50:41    130s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[05/31 13:50:41    130s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[05/31 13:50:41    130s]  Visiting view : view_fast_mission
[05/31 13:50:41    130s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/31 13:50:41    130s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/31 13:50:41    130s] TLC MultiMap info (StdDelay):
[05/31 13:50:41    130s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[05/31 13:50:41    130s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[05/31 13:50:41    130s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[05/31 13:50:41    130s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[05/31 13:50:41    130s]  Setting StdDelay to: 6.1ps
[05/31 13:50:41    130s] 
[05/31 13:50:41    130s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/31 13:50:41    130s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4651.9M, EPOCH TIME: 1748713841.240729
[05/31 13:50:41    130s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:50:41    130s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:50:41    130s] 
[05/31 13:50:41    130s] 
[05/31 13:50:41    130s]  Skipping Pre_CCE_Colorizing (1369+2)!
[05/31 13:50:41    130s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.151, REAL:0.298, MEM:4651.9M, EPOCH TIME: 1748713841.538334
[05/31 13:50:41    130s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:50:41    130s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:50:41    130s] [oiPhyDebug] optDemand 9709200.00, spDemand 9709200.00.
[05/31 13:50:41    130s] [LDM::Info] TotalInstCnt at InitDesignMc1: 10
[05/31 13:50:41    130s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[05/31 13:50:41    130s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:02:10 mem=4651.9M
[05/31 13:50:41    130s] OPERPROF: Starting DPlace-Init at level 1, MEM:4651.9M, EPOCH TIME: 1748713841.540853
[05/31 13:50:41    130s] Processing tracks to init pin-track alignment.
[05/31 13:50:41    130s] z: 1, totalTracks: 1
[05/31 13:50:41    130s] z: 3, totalTracks: 1
[05/31 13:50:41    130s] z: 5, totalTracks: 1
[05/31 13:50:41    130s] z: 7, totalTracks: 1
[05/31 13:50:41    130s] #spOpts: N=22 dpt minPadR=1.1 mergeVia=T genus sncAbut cut2cut hrOri=1 
[05/31 13:50:41    130s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/31 13:50:41    130s] Initializing Route Infrastructure for color support ...
[05/31 13:50:41    130s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:4651.9M, EPOCH TIME: 1748713841.541009
[05/31 13:50:41    130s] ### Add 31 auto generated vias to default rule
[05/31 13:50:41    130s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.003, REAL:0.003, MEM:4651.9M, EPOCH TIME: 1748713841.543705
[05/31 13:50:41    130s] Route Infrastructure Initialized for color support successfully.
[05/31 13:50:41    130s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/31 13:50:41    130s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4651.9M, EPOCH TIME: 1748713841.549311
[05/31 13:50:41    130s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:50:41    130s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:50:41    130s] 
[05/31 13:50:41    130s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 13:50:41    130s] 
[05/31 13:50:41    130s]  Skipping Pre_CCE_Colorizing (1369+2)!
[05/31 13:50:41    130s] OPERPROF:     Starting CMU at level 3, MEM:4651.9M, EPOCH TIME: 1748713841.867569
[05/31 13:50:41    130s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:4651.9M, EPOCH TIME: 1748713841.867853
[05/31 13:50:41    130s] 
[05/31 13:50:41    130s] Bad Lib Cell Checking (CMU) is done! (0)
[05/31 13:50:41    130s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.151, REAL:0.319, MEM:4651.9M, EPOCH TIME: 1748713841.867923
[05/31 13:50:41    130s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4651.9M, EPOCH TIME: 1748713841.867947
[05/31 13:50:41    130s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4651.9M, EPOCH TIME: 1748713841.867999
[05/31 13:50:41    130s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=4651.9MB).
[05/31 13:50:41    130s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.160, REAL:0.327, MEM:4651.9M, EPOCH TIME: 1748713841.868080
[05/31 13:50:41    130s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[05/31 13:50:41    130s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 10
[05/31 13:50:41    130s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:02:10 mem=4651.9M
[05/31 13:50:41    130s] Begin: Area Reclaim Optimization
[05/31 13:50:41    130s] *** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:10.4/0:02:56.2 (0.7), mem = 4651.9M
[05/31 13:50:41    130s] 
[05/31 13:50:41    130s] Creating Lib Analyzer ...
[05/31 13:50:42    130s] Total number of usable buffers from Lib Analyzer: 20 ( UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32)
[05/31 13:50:42    130s] Total number of usable inverters from Lib Analyzer: 20 ( UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_3 UDB116SVT24_INV_4 UDB116SVT24_INV_S_3 UDB116SVT24_INV_5 UDB116SVT24_INV_6 UDB116SVT24_INV_8 UDB116SVT24_INV_9 UDB116SVT24_INV_S_8 UDB116SVT24_INV_10 UDB116SVT24_INV_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_18 UDB116SVT24_INV_20 UDB116SVT24_INV_24 UDB116SVT24_INV_32)
[05/31 13:50:42    130s] Total number of usable delay cells from Lib Analyzer: 0 ()
[05/31 13:50:42    130s] 
[05/31 13:50:42    130s] {RT rc_slow 0 2 11  {8 0} 1}
[05/31 13:50:44    131s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:12 mem=4651.9M
[05/31 13:50:45    132s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:12 mem=4651.9M
[05/31 13:50:45    132s] Creating Lib Analyzer, finished. 
[05/31 13:50:45    132s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1000984.3
[05/31 13:50:45    132s] 
[05/31 13:50:45    132s] Active Setup views: view_slow_mission 
[05/31 13:50:45    132s] [LDM::Info] TotalInstCnt at InitDesignMc2: 10
[05/31 13:50:45    132s] ### Creating RouteCongInterface, started
[05/31 13:50:45    132s] 
[05/31 13:50:45    132s] #optDebug:  {2, 0.822, 0.9500} {3, 0.822, 0.9500} {4, 0.664, 0.9500} {5, 0.506, 0.9500} {6, 0.348, 0.8160} {7, 0.032, 0.4321} {8, 0.016, 0.4159} {9, 0.016, 0.4159} {10, 0.004, 0.4040} {11, 0.004, 0.4040} 
[05/31 13:50:45    132s] 
[05/31 13:50:45    132s] #optDebug: {0, 1.000}
[05/31 13:50:45    132s] ### Creating RouteCongInterface, finished
[05/31 13:50:45    132s] {MG  {8 0 2.4 0.398273} }
[05/31 13:50:45    132s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 40.05
[05/31 13:50:45    132s] +---------+---------+--------+--------+------------+--------+
[05/31 13:50:45    132s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/31 13:50:45    132s] +---------+---------+--------+--------+------------+--------+
[05/31 13:50:45    132s] |   40.05%|        -|   0.000|   0.000|   0:00:00.0| 4651.9M|
[05/31 13:50:45    132s] |   40.05%|        0|   0.000|   0.000|   0:00:00.0| 4651.9M|
[05/31 13:50:45    132s] #optDebug: <stH: 0.5400 MiSeL: 15.5080>
[05/31 13:50:45    132s] |   40.05%|        0|   0.000|   0.000|   0:00:00.0| 4651.9M|
[05/31 13:50:45    132s] |   40.05%|        0|   0.000|   0.000|   0:00:00.0| 4651.9M|
[05/31 13:50:45    132s] #optDebug: <stH: 0.5400 MiSeL: 15.5080>
[05/31 13:50:45    132s] +---------+---------+--------+--------+------------+--------+
[05/31 13:50:45    132s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 40.05
[05/31 13:50:45    132s] 
[05/31 13:50:45    132s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[05/31 13:50:45    132s] --------------------------------------------------------------
[05/31 13:50:45    132s] |                                   | Total     | Sequential |
[05/31 13:50:45    132s] --------------------------------------------------------------
[05/31 13:50:45    132s] | Num insts resized                 |       0  |       0    |
[05/31 13:50:45    132s] | Num insts undone                  |       0  |       0    |
[05/31 13:50:45    132s] | Num insts Downsized               |       0  |       0    |
[05/31 13:50:45    132s] | Num insts Samesized               |       0  |       0    |
[05/31 13:50:45    132s] | Num insts Upsized                 |       0  |       0    |
[05/31 13:50:45    132s] | Num multiple commits+uncommits    |       0  |       -    |
[05/31 13:50:45    132s] --------------------------------------------------------------
[05/31 13:50:45    132s] Bottom Preferred Layer:
[05/31 13:50:45    132s]     None
[05/31 13:50:45    132s] Via Pillar Rule:
[05/31 13:50:45    132s]     None
[05/31 13:50:45    132s] Finished writing unified metrics of routing constraints.
[05/31 13:50:45    132s] 
[05/31 13:50:45    132s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[05/31 13:50:45    132s] End: Core Area Reclaim Optimization (cpu = 0:00:01.9) (real = 0:00:04.0) **
[05/31 13:50:45    132s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 10
[05/31 13:50:45    132s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1000984.3
[05/31 13:50:45    132s] *** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.9/0:00:03.7 (0.5), totSession cpu/real = 0:02:12.3/0:02:59.9 (0.7), mem = 4651.9M
[05/31 13:50:45    132s] 
[05/31 13:50:45    132s] =============================================================================================
[05/31 13:50:45    132s]  Step TAT Report : AreaOpt #1 / place_opt_design #1                             23.10-p003_1
[05/31 13:50:45    132s] =============================================================================================
[05/31 13:50:45    132s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/31 13:50:45    132s] ---------------------------------------------------------------------------------------------
[05/31 13:50:45    132s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:50:45    132s] [ LibAnalyzerInit        ]      1   0:00:03.2  (  86.9 % )     0:00:03.2 /  0:00:01.6    0.5
[05/31 13:50:45    132s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:50:45    132s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:50:45    132s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:50:45    132s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:50:45    132s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:50:45    132s] [ OptSingleIteration     ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:50:45    132s] [ OptGetWeight           ]     27   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:50:45    132s] [ OptEval                ]     27   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:50:45    132s] [ OptCommit              ]     27   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:50:45    132s] [ PostCommitDelayUpdate  ]     27   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:50:45    132s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:50:45    132s] [ MISC                   ]          0:00:00.5  (  12.5 % )     0:00:00.5 /  0:00:00.2    0.5
[05/31 13:50:45    132s] ---------------------------------------------------------------------------------------------
[05/31 13:50:45    132s]  AreaOpt #1 TOTAL                   0:00:03.7  ( 100.0 % )     0:00:03.7 /  0:00:01.9    0.5
[05/31 13:50:45    132s] ---------------------------------------------------------------------------------------------
[05/31 13:50:45    132s] 
[05/31 13:50:45    132s] Executing incremental physical updates
[05/31 13:50:45    132s] Executing incremental physical updates
[05/31 13:50:45    132s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 10
[05/31 13:50:45    132s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4651.9M, EPOCH TIME: 1748713845.579970
[05/31 13:50:45    132s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10).
[05/31 13:50:45    132s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:50:45    132s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:50:45    132s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:50:45    132s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.003, REAL:0.003, MEM:4593.9M, EPOCH TIME: 1748713845.582992
[05/31 13:50:45    132s] End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:04, mem=4593.86M, totSessionCpu=0:02:12).
[05/31 13:50:45    132s] Begin: Collecting metrics
[05/31 13:50:45    132s] 
 -------------------------------------------------------------------------------------------------------------------- 
| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary  |           |   99.469 |           |        0 |       40.05 | 0:00:01  |        4576 |    0 |   0 |
| simplify_netlist |           |          |           |          |             | 0:00:07  |        4594 |      |     |
| drv_fixing       |           |          |           |          |             | 0:00:02  |        4594 |      |     |
| area_reclaiming  |     0.000 |   99.469 |         0 |        0 |       40.05 | 0:00:05  |        4594 |      |     |
 -------------------------------------------------------------------------------------------------------------------- 
[05/31 13:50:45    132s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=4072.8M, current mem=4065.5M)

[05/31 13:50:45    132s] End: Collecting metrics
[05/31 13:50:45    132s] 
[05/31 13:50:45    132s] Active setup views:
[05/31 13:50:45    132s]  view_slow_mission
[05/31 13:50:45    132s]   Dominating endpoints: 0
[05/31 13:50:45    132s]   Dominating TNS: -0.000
[05/31 13:50:45    132s] 
[05/31 13:50:45    132s] 
[05/31 13:50:45    132s] TimeStamp Deleting Cell Server Begin ...
[05/31 13:50:45    132s] Deleting Lib Analyzer.
[05/31 13:50:45    132s] 
[05/31 13:50:45    132s] TimeStamp Deleting Cell Server End ...
[05/31 13:50:45    132s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/31 13:50:45    132s] 
[05/31 13:50:45    132s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/31 13:50:45    132s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 13:50:45    132s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/31 13:50:45    132s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 13:50:45    132s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/31 13:50:45    132s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/31 13:50:45    132s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/31 13:50:45    132s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/31 13:50:45    132s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/31 13:50:45    132s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/31 13:50:45    132s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/31 13:50:45    132s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/31 13:50:45    132s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/31 13:50:45    132s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/31 13:50:45    132s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/31 13:50:45    132s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 13:50:45    132s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/31 13:50:45    132s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 13:50:45    132s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/31 13:50:45    132s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/31 13:50:45    132s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/31 13:50:45    132s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/31 13:50:45    132s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/31 13:50:45    132s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/31 13:50:45    132s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/31 13:50:45    132s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/31 13:50:45    132s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/31 13:50:46    132s] Summary for sequential cells identification: 
[05/31 13:50:46    132s]   Identified SBFF number: 299
[05/31 13:50:46    132s]   Identified MBFF number: 75
[05/31 13:50:46    132s]   Identified SB Latch number: 22
[05/31 13:50:46    132s]   Identified MB Latch number: 0
[05/31 13:50:46    132s]   Not identified SBFF number: 15
[05/31 13:50:46    132s]   Not identified MBFF number: 0
[05/31 13:50:46    132s]   Not identified SB Latch number: 0
[05/31 13:50:46    132s]   Not identified MB Latch number: 0
[05/31 13:50:46    132s]   Number of sequential cells which are not FFs: 45
[05/31 13:50:46    132s]  Visiting view : view_slow_mission
[05/31 13:50:46    132s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[05/31 13:50:46    132s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[05/31 13:50:46    132s]  Visiting view : view_fast_mission
[05/31 13:50:46    132s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/31 13:50:46    132s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/31 13:50:46    132s] TLC MultiMap info (StdDelay):
[05/31 13:50:46    132s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[05/31 13:50:46    132s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[05/31 13:50:46    132s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[05/31 13:50:46    132s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[05/31 13:50:46    132s]  Setting StdDelay to: 6.1ps
[05/31 13:50:46    132s] 
[05/31 13:50:46    132s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/31 13:50:46    132s] 
[05/31 13:50:46    132s] TimeStamp Deleting Cell Server Begin ...
[05/31 13:50:46    132s] 
[05/31 13:50:46    132s] TimeStamp Deleting Cell Server End ...
[05/31 13:50:46    132s] Begin: GigaOpt Global Optimization
[05/31 13:50:46    132s] *info: use new DP (enabled)
[05/31 13:50:46    132s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[05/31 13:50:46    132s] *** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:12.5/0:03:00.6 (0.7), mem = 4652.0M
[05/31 13:50:46    132s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1000984.4
[05/31 13:50:46    132s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/31 13:50:46    132s] 
[05/31 13:50:46    132s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/31 13:50:46    132s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 13:50:46    132s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/31 13:50:46    132s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 13:50:46    132s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/31 13:50:46    132s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/31 13:50:46    132s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/31 13:50:46    132s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/31 13:50:46    132s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/31 13:50:46    132s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/31 13:50:46    132s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/31 13:50:46    132s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/31 13:50:46    132s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/31 13:50:46    132s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/31 13:50:46    132s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/31 13:50:46    132s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 13:50:46    132s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/31 13:50:46    132s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 13:50:46    132s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/31 13:50:46    132s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/31 13:50:46    132s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/31 13:50:46    132s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/31 13:50:46    132s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/31 13:50:46    132s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/31 13:50:46    132s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/31 13:50:46    132s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/31 13:50:46    132s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/31 13:50:46    132s] Summary for sequential cells identification: 
[05/31 13:50:46    132s]   Identified SBFF number: 299
[05/31 13:50:46    132s]   Identified MBFF number: 75
[05/31 13:50:46    132s]   Identified SB Latch number: 22
[05/31 13:50:46    132s]   Identified MB Latch number: 0
[05/31 13:50:46    132s]   Not identified SBFF number: 15
[05/31 13:50:46    132s]   Not identified MBFF number: 0
[05/31 13:50:46    132s]   Not identified SB Latch number: 0
[05/31 13:50:46    132s]   Not identified MB Latch number: 0
[05/31 13:50:46    132s]   Number of sequential cells which are not FFs: 45
[05/31 13:50:46    132s]  Visiting view : view_slow_mission
[05/31 13:50:46    132s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[05/31 13:50:46    132s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[05/31 13:50:46    132s]  Visiting view : view_fast_mission
[05/31 13:50:46    132s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/31 13:50:46    132s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/31 13:50:46    132s] TLC MultiMap info (StdDelay):
[05/31 13:50:46    132s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[05/31 13:50:46    132s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[05/31 13:50:46    132s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[05/31 13:50:46    132s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[05/31 13:50:46    132s]  Setting StdDelay to: 6.1ps
[05/31 13:50:46    132s] 
[05/31 13:50:46    132s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/31 13:50:46    132s] 
[05/31 13:50:46    132s] Creating Lib Analyzer ...
[05/31 13:50:47    133s] Total number of usable buffers from Lib Analyzer: 21 ( UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_7P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_12 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32)
[05/31 13:50:47    133s] Total number of usable inverters from Lib Analyzer: 20 ( UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_3 UDB116SVT24_INV_4 UDB116SVT24_INV_S_3 UDB116SVT24_INV_5 UDB116SVT24_INV_6 UDB116SVT24_INV_8 UDB116SVT24_INV_9 UDB116SVT24_INV_S_8 UDB116SVT24_INV_10 UDB116SVT24_INV_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_18 UDB116SVT24_INV_20 UDB116SVT24_INV_24 UDB116SVT24_INV_32)
[05/31 13:50:47    133s] Total number of usable delay cells from Lib Analyzer: 0 ()
[05/31 13:50:47    133s] 
[05/31 13:50:47    133s] {RT rc_slow 0 2 11  {8 0} 1}
[05/31 13:50:49    133s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:14 mem=4652.0M
[05/31 13:50:49    134s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:14 mem=4652.0M
[05/31 13:50:49    134s] Creating Lib Analyzer, finished. 
[05/31 13:50:50    134s] 
[05/31 13:50:50    134s] Active Setup views: view_slow_mission 
[05/31 13:50:50    134s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4652.0M, EPOCH TIME: 1748713850.080328
[05/31 13:50:50    134s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:50:50    134s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:50:50    134s] 
[05/31 13:50:50    134s] 
[05/31 13:50:50    134s]  Skipping Pre_CCE_Colorizing (1369+2)!
[05/31 13:50:50    134s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.150, REAL:0.314, MEM:4652.0M, EPOCH TIME: 1748713850.394020
[05/31 13:50:50    134s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:50:50    134s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:50:50    134s] [oiPhyDebug] optDemand 9709200.00, spDemand 9709200.00.
[05/31 13:50:50    134s] [LDM::Info] TotalInstCnt at InitDesignMc1: 10
[05/31 13:50:50    134s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[05/31 13:50:50    134s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:02:15 mem=4652.0M
[05/31 13:50:50    134s] OPERPROF: Starting DPlace-Init at level 1, MEM:4652.0M, EPOCH TIME: 1748713850.396533
[05/31 13:50:50    134s] Processing tracks to init pin-track alignment.
[05/31 13:50:50    134s] z: 1, totalTracks: 1
[05/31 13:50:50    134s] z: 3, totalTracks: 1
[05/31 13:50:50    134s] z: 5, totalTracks: 1
[05/31 13:50:50    134s] z: 7, totalTracks: 1
[05/31 13:50:50    134s] #spOpts: N=22 dpt minPadR=1.1 mergeVia=T genus sncAbut cut2cut hrOri=1 
[05/31 13:50:50    134s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/31 13:50:50    134s] Initializing Route Infrastructure for color support ...
[05/31 13:50:50    134s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:4652.0M, EPOCH TIME: 1748713850.396698
[05/31 13:50:50    134s] ### Add 31 auto generated vias to default rule
[05/31 13:50:50    134s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.003, REAL:0.003, MEM:4652.0M, EPOCH TIME: 1748713850.399389
[05/31 13:50:50    134s] Route Infrastructure Initialized for color support successfully.
[05/31 13:50:50    134s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/31 13:50:50    134s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4652.0M, EPOCH TIME: 1748713850.404940
[05/31 13:50:50    134s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:50:50    134s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:50:50    134s] 
[05/31 13:50:50    134s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 13:50:50    134s] 
[05/31 13:50:50    134s]  Skipping Pre_CCE_Colorizing (1369+2)!
[05/31 13:50:50    134s] OPERPROF:     Starting CMU at level 3, MEM:4652.0M, EPOCH TIME: 1748713850.708836
[05/31 13:50:50    134s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:4652.0M, EPOCH TIME: 1748713850.709056
[05/31 13:50:50    134s] 
[05/31 13:50:50    134s] Bad Lib Cell Checking (CMU) is done! (0)
[05/31 13:50:50    134s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.151, REAL:0.304, MEM:4652.0M, EPOCH TIME: 1748713850.709118
[05/31 13:50:50    134s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4652.0M, EPOCH TIME: 1748713850.709143
[05/31 13:50:50    134s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4652.0M, EPOCH TIME: 1748713850.709190
[05/31 13:50:50    134s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=4652.0MB).
[05/31 13:50:50    134s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.159, REAL:0.313, MEM:4652.0M, EPOCH TIME: 1748713850.709252
[05/31 13:50:50    134s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[05/31 13:50:50    134s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 10
[05/31 13:50:50    134s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:02:15 mem=4652.0M
[05/31 13:50:50    134s] ### Creating RouteCongInterface, started
[05/31 13:50:50    134s] 
[05/31 13:50:50    134s] #optDebug:  {2, 0.822, 0.9500} {3, 0.822, 0.9500} {4, 0.664, 0.9500} {5, 0.506, 0.9500} {6, 0.348, 0.8160} {7, 0.032, 0.4321} {8, 0.016, 0.4159} {9, 0.016, 0.4159} {10, 0.004, 0.4040} {11, 0.004, 0.4040} 
[05/31 13:50:50    134s] 
[05/31 13:50:50    134s] #optDebug: {0, 1.000}
[05/31 13:50:50    134s] ### Creating RouteCongInterface, finished
[05/31 13:50:50    134s] {MG  {8 0 2.4 0.398273} }
[05/31 13:50:50    134s] *info: 1 no-driver net excluded.
[05/31 13:50:53    136s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[05/31 13:50:53    136s] +--------+--------+---------+------------+--------+-----------------+---------+-------------+
[05/31 13:50:53    136s] |  WNS   |  TNS   | Density |    Real    |  Mem   |   Worst View    |Pathgroup|  End Point  |
[05/31 13:50:53    136s] +--------+--------+---------+------------+--------+-----------------+---------+-------------+
[05/31 13:50:53    136s] |   0.000|   0.000|   40.05%|   0:00:00.0| 4652.0M|view_slow_mission|       NA| NA          |
[05/31 13:50:53    136s] +--------+--------+---------+------------+--------+-----------------+---------+-------------+
[05/31 13:50:53    136s] 
[05/31 13:50:53    136s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=4652.0M) ***
[05/31 13:50:53    136s] 
[05/31 13:50:53    136s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=4652.0M) ***
[05/31 13:50:53    136s] Bottom Preferred Layer:
[05/31 13:50:53    136s]     None
[05/31 13:50:53    136s] Via Pillar Rule:
[05/31 13:50:53    136s]     None
[05/31 13:50:53    136s] Finished writing unified metrics of routing constraints.
[05/31 13:50:53    136s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[05/31 13:50:53    136s] Total-nets :: 36, Stn-nets :: 0, ratio :: 0 %, Total-len 82.57, Stn-len 0
[05/31 13:50:53    136s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 10
[05/31 13:50:53    136s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4652.0M, EPOCH TIME: 1748713853.682200
[05/31 13:50:53    136s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10).
[05/31 13:50:53    136s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:50:53    136s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:50:53    136s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:50:53    136s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.003, REAL:0.003, MEM:4589.0M, EPOCH TIME: 1748713853.685617
[05/31 13:50:53    136s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1000984.4
[05/31 13:50:53    136s] *** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:03.7/0:00:07.4 (0.5), totSession cpu/real = 0:02:16.2/0:03:08.0 (0.7), mem = 4589.0M
[05/31 13:50:53    136s] 
[05/31 13:50:53    136s] =============================================================================================
[05/31 13:50:53    136s]  Step TAT Report : GlobalOpt #1 / place_opt_design #1                           23.10-p003_1
[05/31 13:50:53    136s] =============================================================================================
[05/31 13:50:53    136s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/31 13:50:53    136s] ---------------------------------------------------------------------------------------------
[05/31 13:50:53    136s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:50:53    136s] [ CellServerInit         ]      1   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.0    0.6
[05/31 13:50:53    136s] [ LibAnalyzerInit        ]      1   0:00:03.3  (  44.6 % )     0:00:03.3 /  0:00:01.6    0.5
[05/31 13:50:53    136s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:50:53    136s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.3 /  0:00:00.2    0.5
[05/31 13:50:53    136s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:50:53    136s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:50:53    136s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:50:53    136s] [ TransformInit          ]      1   0:00:00.4  (   5.4 % )     0:00:00.4 /  0:00:00.2    0.5
[05/31 13:50:53    136s] [ DetailPlaceInit        ]      1   0:00:00.3  (   4.2 % )     0:00:00.3 /  0:00:00.2    0.5
[05/31 13:50:53    136s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:50:53    136s] [ MISC                   ]          0:00:03.3  (  44.6 % )     0:00:03.3 /  0:00:01.6    0.5
[05/31 13:50:53    136s] ---------------------------------------------------------------------------------------------
[05/31 13:50:53    136s]  GlobalOpt #1 TOTAL                 0:00:07.4  ( 100.0 % )     0:00:07.4 /  0:00:03.7    0.5
[05/31 13:50:53    136s] ---------------------------------------------------------------------------------------------
[05/31 13:50:53    136s] 
[05/31 13:50:53    136s] End: GigaOpt Global Optimization
[05/31 13:50:53    136s] Begin: Collecting metrics
[05/31 13:50:53    136s] 
 -------------------------------------------------------------------------------------------------------------------- 
| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary  |           |   99.469 |           |        0 |       40.05 | 0:00:01  |        4576 |    0 |   0 |
| simplify_netlist |           |          |           |          |             | 0:00:07  |        4594 |      |     |
| drv_fixing       |           |          |           |          |             | 0:00:02  |        4594 |      |     |
| area_reclaiming  |     0.000 |   99.469 |         0 |        0 |       40.05 | 0:00:05  |        4594 |      |     |
| global_opt       |           |   99.469 |           |        0 |       40.05 | 0:00:08  |        4589 |      |     |
 -------------------------------------------------------------------------------------------------------------------- 
[05/31 13:50:53    136s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=4065.5M, current mem=4059.1M)

[05/31 13:50:53    136s] End: Collecting metrics
[05/31 13:50:54    136s] *** Timing Is met
[05/31 13:50:54    136s] *** Check timing (0:00:00.0)
[05/31 13:50:54    136s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/31 13:50:54    136s] 
[05/31 13:50:54    136s] TimeStamp Deleting Cell Server Begin ...
[05/31 13:50:54    136s] Deleting Lib Analyzer.
[05/31 13:50:54    136s] 
[05/31 13:50:54    136s] TimeStamp Deleting Cell Server End ...
[05/31 13:50:54    136s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/31 13:50:54    136s] 
[05/31 13:50:54    136s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/31 13:50:54    136s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 13:50:54    136s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/31 13:50:54    136s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 13:50:54    136s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/31 13:50:54    136s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/31 13:50:54    136s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/31 13:50:54    136s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/31 13:50:54    136s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/31 13:50:54    136s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/31 13:50:54    136s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/31 13:50:54    136s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/31 13:50:54    136s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/31 13:50:54    136s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/31 13:50:54    136s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/31 13:50:54    136s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 13:50:54    136s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/31 13:50:54    136s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 13:50:54    136s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/31 13:50:54    136s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/31 13:50:54    136s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/31 13:50:54    136s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/31 13:50:54    136s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/31 13:50:54    136s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/31 13:50:54    136s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/31 13:50:54    136s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/31 13:50:54    136s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/31 13:50:54    136s] Summary for sequential cells identification: 
[05/31 13:50:54    136s]   Identified SBFF number: 299
[05/31 13:50:54    136s]   Identified MBFF number: 75
[05/31 13:50:54    136s]   Identified SB Latch number: 22
[05/31 13:50:54    136s]   Identified MB Latch number: 0
[05/31 13:50:54    136s]   Not identified SBFF number: 15
[05/31 13:50:54    136s]   Not identified MBFF number: 0
[05/31 13:50:54    136s]   Not identified SB Latch number: 0
[05/31 13:50:54    136s]   Not identified MB Latch number: 0
[05/31 13:50:54    136s]   Number of sequential cells which are not FFs: 45
[05/31 13:50:54    136s]  Visiting view : view_slow_mission
[05/31 13:50:54    136s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[05/31 13:50:54    136s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[05/31 13:50:54    136s]  Visiting view : view_fast_mission
[05/31 13:50:54    136s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/31 13:50:54    136s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/31 13:50:54    136s] TLC MultiMap info (StdDelay):
[05/31 13:50:54    136s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[05/31 13:50:54    136s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[05/31 13:50:54    136s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[05/31 13:50:54    136s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[05/31 13:50:54    136s]  Setting StdDelay to: 6.1ps
[05/31 13:50:54    136s] 
[05/31 13:50:54    136s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/31 13:50:54    136s] 
[05/31 13:50:54    136s] TimeStamp Deleting Cell Server Begin ...
[05/31 13:50:54    136s] 
[05/31 13:50:54    136s] TimeStamp Deleting Cell Server End ...
[05/31 13:50:54    136s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow -SimpCCIn -GCompAndPhase
[05/31 13:50:54    136s] ### Creating LA Mngr. totSessionCpu=0:02:16 mem=4589.0M
[05/31 13:50:54    136s] ### Creating LA Mngr, finished. totSessionCpu=0:02:16 mem=4589.0M
[05/31 13:50:54    136s] 
[05/31 13:50:54    136s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/31 13:50:54    136s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 13:50:54    136s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/31 13:50:54    136s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 13:50:54    136s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/31 13:50:54    136s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/31 13:50:54    136s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/31 13:50:54    136s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/31 13:50:54    136s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/31 13:50:54    136s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/31 13:50:54    136s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/31 13:50:54    136s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/31 13:50:54    136s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/31 13:50:54    136s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/31 13:50:54    136s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/31 13:50:54    136s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 13:50:54    136s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/31 13:50:54    136s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 13:50:54    136s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/31 13:50:54    136s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/31 13:50:54    136s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/31 13:50:54    136s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/31 13:50:54    136s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/31 13:50:54    136s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/31 13:50:54    136s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/31 13:50:54    136s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/31 13:50:54    136s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/31 13:50:54    136s] Summary for sequential cells identification: 
[05/31 13:50:54    136s]   Identified SBFF number: 299
[05/31 13:50:54    136s]   Identified MBFF number: 75
[05/31 13:50:54    136s]   Identified SB Latch number: 22
[05/31 13:50:54    136s]   Identified MB Latch number: 0
[05/31 13:50:54    136s]   Not identified SBFF number: 15
[05/31 13:50:54    136s]   Not identified MBFF number: 0
[05/31 13:50:54    136s]   Not identified SB Latch number: 0
[05/31 13:50:54    136s]   Not identified MB Latch number: 0
[05/31 13:50:54    136s]   Number of sequential cells which are not FFs: 45
[05/31 13:50:54    136s]  Visiting view : view_slow_mission
[05/31 13:50:54    136s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[05/31 13:50:54    136s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[05/31 13:50:54    136s]  Visiting view : view_fast_mission
[05/31 13:50:54    136s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/31 13:50:54    136s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/31 13:50:54    136s] TLC MultiMap info (StdDelay):
[05/31 13:50:54    136s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[05/31 13:50:54    136s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[05/31 13:50:54    136s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[05/31 13:50:54    136s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[05/31 13:50:54    136s]  Setting StdDelay to: 6.1ps
[05/31 13:50:54    136s] 
[05/31 13:50:54    136s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/31 13:50:54    136s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4647.2M, EPOCH TIME: 1748713854.488355
[05/31 13:50:54    136s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:50:54    136s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:50:54    136s] 
[05/31 13:50:54    136s] 
[05/31 13:50:54    136s]  Skipping Pre_CCE_Colorizing (1369+2)!
[05/31 13:50:54    136s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.150, REAL:0.300, MEM:4647.2M, EPOCH TIME: 1748713854.788488
[05/31 13:50:54    136s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:50:54    136s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:50:54    136s] [oiPhyDebug] optDemand 9709200.00, spDemand 9709200.00.
[05/31 13:50:54    136s] [LDM::Info] TotalInstCnt at InitDesignMc1: 10
[05/31 13:50:54    136s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[05/31 13:50:54    136s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:02:17 mem=4647.2M
[05/31 13:50:54    136s] OPERPROF: Starting DPlace-Init at level 1, MEM:4647.2M, EPOCH TIME: 1748713854.790848
[05/31 13:50:54    136s] Processing tracks to init pin-track alignment.
[05/31 13:50:54    136s] z: 1, totalTracks: 1
[05/31 13:50:54    136s] z: 3, totalTracks: 1
[05/31 13:50:54    136s] z: 5, totalTracks: 1
[05/31 13:50:54    136s] z: 7, totalTracks: 1
[05/31 13:50:54    136s] #spOpts: N=22 dpt minPadR=1.1 mergeVia=T genus sncAbut cut2cut hrOri=1 
[05/31 13:50:54    136s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/31 13:50:54    136s] Initializing Route Infrastructure for color support ...
[05/31 13:50:54    136s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:4647.2M, EPOCH TIME: 1748713854.791007
[05/31 13:50:54    136s] ### Add 31 auto generated vias to default rule
[05/31 13:50:54    136s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.003, REAL:0.003, MEM:4647.2M, EPOCH TIME: 1748713854.793700
[05/31 13:50:54    136s] Route Infrastructure Initialized for color support successfully.
[05/31 13:50:54    136s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/31 13:50:54    136s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4647.2M, EPOCH TIME: 1748713854.799179
[05/31 13:50:54    136s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:50:54    136s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:50:55    136s] 
[05/31 13:50:55    136s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 13:50:55    136s] 
[05/31 13:50:55    136s]  Skipping Pre_CCE_Colorizing (1369+2)!
[05/31 13:50:55    136s] OPERPROF:     Starting CMU at level 3, MEM:4647.2M, EPOCH TIME: 1748713855.107343
[05/31 13:50:55    136s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:4647.2M, EPOCH TIME: 1748713855.107579
[05/31 13:50:55    136s] 
[05/31 13:50:55    136s] Bad Lib Cell Checking (CMU) is done! (0)
[05/31 13:50:55    136s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.150, REAL:0.308, MEM:4647.2M, EPOCH TIME: 1748713855.107644
[05/31 13:50:55    136s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4647.2M, EPOCH TIME: 1748713855.107667
[05/31 13:50:55    136s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4647.2M, EPOCH TIME: 1748713855.107706
[05/31 13:50:55    136s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=4647.2MB).
[05/31 13:50:55    136s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.158, REAL:0.317, MEM:4647.2M, EPOCH TIME: 1748713855.107773
[05/31 13:50:55    136s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[05/31 13:50:55    136s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 10
[05/31 13:50:55    136s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:02:17 mem=4647.2M
[05/31 13:50:55    136s] Begin: Area Reclaim Optimization
[05/31 13:50:55    136s] *** AreaOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:16.9/0:03:09.4 (0.7), mem = 4647.2M
[05/31 13:50:55    136s] 
[05/31 13:50:55    136s] Creating Lib Analyzer ...
[05/31 13:50:56    137s] Total number of usable buffers from Lib Analyzer: 20 ( UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32)
[05/31 13:50:56    137s] Total number of usable inverters from Lib Analyzer: 20 ( UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_3 UDB116SVT24_INV_4 UDB116SVT24_INV_S_3 UDB116SVT24_INV_5 UDB116SVT24_INV_6 UDB116SVT24_INV_8 UDB116SVT24_INV_9 UDB116SVT24_INV_S_8 UDB116SVT24_INV_10 UDB116SVT24_INV_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_18 UDB116SVT24_INV_20 UDB116SVT24_INV_24 UDB116SVT24_INV_32)
[05/31 13:50:56    137s] Total number of usable delay cells from Lib Analyzer: 0 ()
[05/31 13:50:56    137s] 
[05/31 13:50:56    137s] {RT rc_slow 0 2 11  {8 0} 1}
[05/31 13:50:57    138s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:18 mem=4649.2M
[05/31 13:50:58    138s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:18 mem=4649.2M
[05/31 13:50:58    138s] Creating Lib Analyzer, finished. 
[05/31 13:50:58    138s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1000984.5
[05/31 13:50:58    138s] 
[05/31 13:50:58    138s] Active Setup views: view_slow_mission 
[05/31 13:50:58    138s] [LDM::Info] TotalInstCnt at InitDesignMc2: 10
[05/31 13:50:58    138s] ### Creating RouteCongInterface, started
[05/31 13:50:58    138s] 
[05/31 13:50:58    138s] #optDebug:  {2, 0.822, 0.9500} {3, 0.822, 0.9500} {4, 0.664, 0.9500} {5, 0.506, 0.9500} {6, 0.348, 0.8160} {7, 0.032, 0.4321} {8, 0.016, 0.4159} {9, 0.016, 0.4159} {10, 0.004, 0.4040} {11, 0.004, 0.4040} 
[05/31 13:50:58    138s] 
[05/31 13:50:58    138s] #optDebug: {0, 1.000}
[05/31 13:50:58    138s] ### Creating RouteCongInterface, finished
[05/31 13:50:58    138s] {MG  {8 0 2.4 0.398273} }
[05/31 13:50:58    138s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 40.05
[05/31 13:50:58    138s] +---------+---------+--------+--------+------------+--------+
[05/31 13:50:58    138s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/31 13:50:58    138s] +---------+---------+--------+--------+------------+--------+
[05/31 13:50:58    138s] |   40.05%|        -|   0.000|   0.000|   0:00:00.0| 4649.2M|
[05/31 13:50:58    138s] |   40.05%|        0|   0.000|   0.000|   0:00:00.0| 4649.2M|
[05/31 13:50:58    138s] #optDebug: <stH: 0.5400 MiSeL: 15.5080>
[05/31 13:50:58    138s] |   40.05%|        0|   0.000|   0.000|   0:00:00.0| 4649.2M|
[05/31 13:50:58    138s] |   40.05%|        0|   0.000|   0.000|   0:00:00.0| 4649.2M|
[05/31 13:50:58    138s] |   40.05%|        0|   0.000|   0.000|   0:00:00.0| 4649.2M|
[05/31 13:50:58    138s] #optDebug: <stH: 0.5400 MiSeL: 15.5080>
[05/31 13:50:58    138s] |   40.05%|        0|   0.000|   0.000|   0:00:00.0| 4649.2M|
[05/31 13:50:58    138s] +---------+---------+--------+--------+------------+--------+
[05/31 13:50:58    138s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 40.05
[05/31 13:50:58    138s] 
[05/31 13:50:58    138s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[05/31 13:50:58    138s] --------------------------------------------------------------
[05/31 13:50:58    138s] |                                   | Total     | Sequential |
[05/31 13:50:58    138s] --------------------------------------------------------------
[05/31 13:50:58    138s] | Num insts resized                 |       0  |       0    |
[05/31 13:50:58    138s] | Num insts undone                  |       0  |       0    |
[05/31 13:50:58    138s] | Num insts Downsized               |       0  |       0    |
[05/31 13:50:58    138s] | Num insts Samesized               |       0  |       0    |
[05/31 13:50:58    138s] | Num insts Upsized                 |       0  |       0    |
[05/31 13:50:58    138s] | Num multiple commits+uncommits    |       0  |       -    |
[05/31 13:50:58    138s] --------------------------------------------------------------
[05/31 13:50:58    138s] Bottom Preferred Layer:
[05/31 13:50:58    138s]     None
[05/31 13:50:58    138s] Via Pillar Rule:
[05/31 13:50:58    138s]     None
[05/31 13:50:58    138s] Finished writing unified metrics of routing constraints.
[05/31 13:50:58    138s] 
[05/31 13:50:58    138s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[05/31 13:50:58    138s] End: Core Area Reclaim Optimization (cpu = 0:00:01.8) (real = 0:00:03.0) **
[05/31 13:50:58    138s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 10
[05/31 13:50:58    138s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1000984.5
[05/31 13:50:58    138s] *** AreaOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:01.8/0:00:03.7 (0.5), totSession cpu/real = 0:02:18.7/0:03:13.2 (0.7), mem = 4649.2M
[05/31 13:50:58    138s] 
[05/31 13:50:58    138s] =============================================================================================
[05/31 13:50:58    138s]  Step TAT Report : AreaOpt #2 / place_opt_design #1                             23.10-p003_1
[05/31 13:50:58    138s] =============================================================================================
[05/31 13:50:58    138s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/31 13:50:58    138s] ---------------------------------------------------------------------------------------------
[05/31 13:50:58    138s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:50:58    138s] [ LibAnalyzerInit        ]      1   0:00:03.2  (  86.9 % )     0:00:03.2 /  0:00:01.6    0.5
[05/31 13:50:58    138s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:50:58    138s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:50:58    138s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:50:58    138s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:50:58    138s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.6
[05/31 13:50:58    138s] [ OptSingleIteration     ]      5   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.7
[05/31 13:50:58    138s] [ OptGetWeight           ]     54   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:50:58    138s] [ OptEval                ]     54   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:50:58    138s] [ OptCommit              ]     54   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:50:58    138s] [ PostCommitDelayUpdate  ]     54   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:50:58    138s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:50:58    138s] [ MISC                   ]          0:00:00.5  (  12.2 % )     0:00:00.5 /  0:00:00.2    0.5
[05/31 13:50:58    138s] ---------------------------------------------------------------------------------------------
[05/31 13:50:58    138s]  AreaOpt #2 TOTAL                   0:00:03.7  ( 100.0 % )     0:00:03.7 /  0:00:01.8    0.5
[05/31 13:50:58    138s] ---------------------------------------------------------------------------------------------
[05/31 13:50:58    138s] 
[05/31 13:50:58    138s] Executing incremental physical updates
[05/31 13:50:58    138s] Executing incremental physical updates
[05/31 13:50:58    138s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 10
[05/31 13:50:58    138s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4649.2M, EPOCH TIME: 1748713858.830715
[05/31 13:50:58    138s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10).
[05/31 13:50:58    138s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:50:58    138s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:50:58    138s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:50:58    138s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.003, REAL:0.003, MEM:4591.2M, EPOCH TIME: 1748713858.833537
[05/31 13:50:58    138s] End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:03, mem=4591.18M, totSessionCpu=0:02:19).
[05/31 13:50:58    138s] Begin: Collecting metrics
[05/31 13:50:59    138s] 
 --------------------------------------------------------------------------------------------------------------------- 
| Snapshot          | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                   | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary   |           |   99.469 |           |        0 |       40.05 | 0:00:01  |        4576 |    0 |   0 |
| simplify_netlist  |           |          |           |          |             | 0:00:07  |        4594 |      |     |
| drv_fixing        |           |          |           |          |             | 0:00:02  |        4594 |      |     |
| area_reclaiming   |     0.000 |   99.469 |         0 |        0 |       40.05 | 0:00:05  |        4594 |      |     |
| global_opt        |           |   99.469 |           |        0 |       40.05 | 0:00:08  |        4589 |      |     |
| area_reclaiming_2 |     0.000 |   99.469 |         0 |        0 |       40.05 | 0:00:05  |        4591 |      |     |
 --------------------------------------------------------------------------------------------------------------------- 
[05/31 13:50:59    138s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:01.0, peak res=4059.1M, current mem=4058.0M)

[05/31 13:50:59    138s] End: Collecting metrics
[05/31 13:50:59    138s] *** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:18.8/0:03:13.5 (0.7), mem = 4591.2M
[05/31 13:50:59    138s] 
[05/31 13:50:59    138s] *** Start incrementalPlace ***
[05/31 13:50:59    138s] User Input Parameters:
[05/31 13:50:59    138s] - Congestion Driven    : On
[05/31 13:50:59    138s] - Timing Driven        : On
[05/31 13:50:59    138s] - Area-Violation Based : On
[05/31 13:50:59    138s] - Start Rollback Level : -5
[05/31 13:50:59    138s] - Legalized            : On
[05/31 13:50:59    138s] - Window Based         : Off
[05/31 13:50:59    138s] - eDen incr mode       : Off
[05/31 13:50:59    138s] - Small incr mode      : Off
[05/31 13:50:59    138s] 
[05/31 13:50:59    138s] OPERPROF: Starting GP-eGR-PG-Init at level 1, MEM:4591.2M, EPOCH TIME: 1748713859.189702
[05/31 13:50:59    138s] OPERPROF: Finished GP-eGR-PG-Init at level 1, CPU:0.000, REAL:0.000, MEM:4591.2M, EPOCH TIME: 1748713859.189739
[05/31 13:50:59    138s] no activity file in design. spp won't run.
[05/31 13:51:00    138s] No Views given, use default active views for adaptive view pruning
[05/31 13:51:00    138s] Active views:
[05/31 13:51:00    138s]   view_slow_mission
[05/31 13:51:00    138s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:4593.2M, EPOCH TIME: 1748713860.408299
[05/31 13:51:00    138s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.001, REAL:0.001, MEM:4593.2M, EPOCH TIME: 1748713860.409779
[05/31 13:51:00    138s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:4593.2M, EPOCH TIME: 1748713860.409830
[05/31 13:51:00    138s] Starting Early Global Route congestion estimation: mem = 4593.2M
[05/31 13:51:00    138s] (I)      Initializing eGR engine (regular)
[05/31 13:51:00    138s] Set min layer with default ( 2 )
[05/31 13:51:00    138s] Set max layer with default ( 127 )
[05/31 13:51:00    138s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 13:51:00    138s] Min route layer (adjusted) = 2
[05/31 13:51:00    138s] Max route layer (adjusted) = 11
[05/31 13:51:00    138s] (I)      clean place blk overflow:
[05/31 13:51:00    138s] (I)      H : enabled 1.00 0
[05/31 13:51:00    138s] (I)      V : enabled 1.00 0
[05/31 13:51:00    138s] (I)      Initializing eGR engine (regular)
[05/31 13:51:00    138s] Set min layer with default ( 2 )
[05/31 13:51:00    138s] Set max layer with default ( 127 )
[05/31 13:51:00    138s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 13:51:00    138s] Min route layer (adjusted) = 2
[05/31 13:51:00    138s] Max route layer (adjusted) = 11
[05/31 13:51:00    138s] (I)      clean place blk overflow:
[05/31 13:51:00    138s] (I)      H : enabled 1.00 0
[05/31 13:51:00    138s] (I)      V : enabled 1.00 0
[05/31 13:51:00    138s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 4.43 MB )
[05/31 13:51:00    138s] (I)      Running eGR Regular flow
[05/31 13:51:00    138s] (I)      # wire layers (front) : 12
[05/31 13:51:00    138s] (I)      # wire layers (back)  : 0
[05/31 13:51:00    138s] (I)      min wire layer : 1
[05/31 13:51:00    138s] (I)      max wire layer : 11
[05/31 13:51:00    138s] (I)      # cut layers (front) : 11
[05/31 13:51:00    138s] (I)      # cut layers (back)  : 0
[05/31 13:51:00    138s] (I)      min cut layer : 1
[05/31 13:51:00    138s] (I)      max cut layer : 10
[05/31 13:51:00    138s] (I)      ================================== Layers ===================================
[05/31 13:51:00    138s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/31 13:51:00    138s] (I)      |  Z | ID |       Name |      Type | #Masks | Extra | Width | Space | Pitch |
[05/31 13:51:00    138s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/31 13:51:00    138s] (I)      |  0 |  0 |            |           |      1 |       |       |       |       |
[05/31 13:51:00    138s] (I)      | 33 |  0 |         CA |       cut |      1 |       |       |       |       |
[05/31 13:51:00    138s] (I)      |  1 |  1 |         M1 |      wire |      2 |       |    40 |    40 |   116 |
[05/31 13:51:00    138s] (I)      | 34 |  1 |         V1 |       cut |      1 |       |       |       |       |
[05/31 13:51:00    138s] (I)      |  2 |  2 |         M2 |      wire |      2 |       |    40 |    40 |    80 |
[05/31 13:51:00    138s] (I)      | 35 |  2 |         AY |       cut |      1 |       |       |       |       |
[05/31 13:51:00    138s] (I)      |  3 |  3 |         C1 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 13:51:00    138s] (I)      | 36 |  3 |         A1 |       cut |      1 |       |       |       |       |
[05/31 13:51:00    138s] (I)      |  4 |  4 |         C2 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 13:51:00    138s] (I)      | 37 |  4 |         A2 |       cut |      1 |       |       |       |       |
[05/31 13:51:00    138s] (I)      |  5 |  5 |         C3 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 13:51:00    138s] (I)      | 38 |  5 |         A3 |       cut |      1 |       |       |       |       |
[05/31 13:51:00    138s] (I)      |  6 |  6 |         C4 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 13:51:00    138s] (I)      | 39 |  6 |         A4 |       cut |      1 |       |       |       |       |
[05/31 13:51:00    138s] (I)      |  7 |  7 |         C5 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 13:51:00    138s] (I)      | 40 |  7 |         YS |       cut |      1 |       |       |       |       |
[05/31 13:51:00    138s] (I)      |  8 |  8 |         JA |      wire |      1 |       |   450 |   450 |   900 |
[05/31 13:51:00    138s] (I)      | 41 |  8 |         JV |       cut |      1 |       |       |       |       |
[05/31 13:51:00    138s] (I)      |  9 |  9 |         QA |      wire |      1 |       |  1200 |  1200 |  2400 |
[05/31 13:51:00    138s] (I)      | 42 |  9 |         JW |       cut |      1 |       |       |       |       |
[05/31 13:51:00    138s] (I)      | 10 | 10 |         QB |      wire |      1 |       |  1200 |  1200 |  2400 |
[05/31 13:51:00    138s] (I)      | 43 | 10 |         VV |       cut |      1 |       |       |       |       |
[05/31 13:51:00    138s] (I)      | 11 | 11 |         LB |      wire |      1 |       |  1800 |  1800 |  3600 |
[05/31 13:51:00    138s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/31 13:51:00    138s] (I)      | 64 |    |       LVTN |   implant |        |       |       |       |       |
[05/31 13:51:00    138s] (I)      | 65 |    |       LVTP |   implant |        |       |       |       |       |
[05/31 13:51:00    138s] (I)      | 66 |    |      SLVTN |   implant |        |       |       |       |       |
[05/31 13:51:00    138s] (I)      | 67 |    |      SLVTP |   implant |        |       |       |       |       |
[05/31 13:51:00    138s] (I)      | 68 |    |       RVTN |   implant |        |       |       |       |       |
[05/31 13:51:00    138s] (I)      | 69 |    |       RVTP |   implant |        |       |       |       |       |
[05/31 13:51:00    138s] (I)      | 70 |    |       HVTN |   implant |        |       |       |       |       |
[05/31 13:51:00    138s] (I)      | 71 |    |       HVTP |   implant |        |       |       |       |       |
[05/31 13:51:00    138s] (I)      | 72 |    |        LLN |   implant |        |       |       |       |       |
[05/31 13:51:00    138s] (I)      | 73 |    |        LLP |   implant |        |       |       |       |       |
[05/31 13:51:00    138s] (I)      | 74 |    |       ULLN |   implant |        |       |       |       |       |
[05/31 13:51:00    138s] (I)      | 75 |    |       ULLP |   implant |        |       |       |       |       |
[05/31 13:51:00    138s] (I)      | 76 |    |    EGSLVTN |   implant |        |       |       |       |       |
[05/31 13:51:00    138s] (I)      | 77 |    |    EGSLVTP |   implant |        |       |       |       |       |
[05/31 13:51:00    138s] (I)      | 78 |    |     EGLVTN |   implant |        |       |       |       |       |
[05/31 13:51:00    138s] (I)      | 79 |    |     EGLVTP |   implant |        |       |       |       |       |
[05/31 13:51:00    138s] (I)      | 80 |    |     EGULLP |   implant |        |       |       |       |       |
[05/31 13:51:00    138s] (I)      | 81 |    |  EGUOSLVTN |   implant |        |       |       |       |       |
[05/31 13:51:00    138s] (I)      | 82 |    |         LV |     other |        |    MS |       |       |       |
[05/31 13:51:00    138s] (I)      | 83 |    |         RS |     other |        |    MS |       |       |       |
[05/31 13:51:00    138s] (I)      | 84 |    |  CLIB_MKR1 |     other |        |    MS |       |       |       |
[05/31 13:51:00    138s] (I)      | 85 |    |  CLIB_MKR4 |     other |        |    MS |       |       |       |
[05/31 13:51:00    138s] (I)      | 86 |    | CLIB_MKR41 |     other |        |    MS |       |       |       |
[05/31 13:51:00    138s] (I)      | 87 |    |  CLIB_MKR5 |     other |        |    MS |       |       |       |
[05/31 13:51:00    138s] (I)      | 88 |    | CLIB_MKR51 |     other |        |    MS |       |       |       |
[05/31 13:51:00    138s] (I)      | 89 |    |  CLIB_MKR3 |     other |        |    MS |       |       |       |
[05/31 13:51:00    138s] (I)      | 90 |    | CLIB_MKR61 |     other |        |    MS |       |       |       |
[05/31 13:51:00    138s] (I)      | 91 |    |      MIXVT |     other |        |    MS |       |       |       |
[05/31 13:51:00    138s] (I)      | 92 |    |         RX | diffusion |        |    MS |       |       |       |
[05/31 13:51:00    138s] (I)      | 93 |    |         NW |     other |        |    MS |       |       |       |
[05/31 13:51:00    138s] (I)      | 94 |    |      SXCUT |     other |        |    MS |       |       |       |
[05/31 13:51:00    138s] (I)      | 95 |    |         CB |     other |        |       |       |       |       |
[05/31 13:51:00    138s] (I)      | 96 |    |    OVERLAP |   overlap |        |       |       |       |       |
[05/31 13:51:00    138s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/31 13:51:00    138s] (I)      Started Import and model ( Curr Mem: 4.43 MB )
[05/31 13:51:00    138s] (I)      == Non-default Options ==
[05/31 13:51:00    138s] (I)      Maximum routing layer                              : 11
[05/31 13:51:00    138s] (I)      Top routing layer                                  : 11
[05/31 13:51:00    138s] (I)      Number of threads                                  : 1
[05/31 13:51:00    138s] (I)      Source-to-sink ratio                               : 0.300000
[05/31 13:51:00    138s] (I)      Route tie net to shape                             : auto
[05/31 13:51:00    138s] (I)      Use non-blocking free Dbs wires                    : false
[05/31 13:51:00    138s] (I)      Method to set GCell size                           : row
[05/31 13:51:00    138s] (I)      Tie hi/lo max distance                             : 5.400000
[05/31 13:51:00    138s] (I)      Counted 10 PG shapes. eGR will not process PG shapes layer by layer.
[05/31 13:51:00    138s] (I)      ============== Pin Summary ==============
[05/31 13:51:00    138s] (I)      +-------+--------+---------+------------+
[05/31 13:51:00    138s] (I)      | Layer | # pins | % total |      Group |
[05/31 13:51:00    138s] (I)      +-------+--------+---------+------------+
[05/31 13:51:00    138s] (I)      |     1 |      5 |   10.64 |        Pin |
[05/31 13:51:00    138s] (I)      |     2 |     34 |   72.34 |        Pin |
[05/31 13:51:00    138s] (I)      |     3 |      8 |   17.02 |        Pin |
[05/31 13:51:00    138s] (I)      |     4 |      0 |    0.00 | Pin access |
[05/31 13:51:00    138s] (I)      |     5 |      0 |    0.00 | Pin access |
[05/31 13:51:00    138s] (I)      |     6 |      0 |    0.00 |      Other |
[05/31 13:51:00    138s] (I)      |     7 |      0 |    0.00 |      Other |
[05/31 13:51:00    138s] (I)      |     8 |      0 |    0.00 |      Other |
[05/31 13:51:00    138s] (I)      |     9 |      0 |    0.00 |      Other |
[05/31 13:51:00    138s] (I)      |    10 |      0 |    0.00 |      Other |
[05/31 13:51:00    138s] (I)      |    11 |      0 |    0.00 |      Other |
[05/31 13:51:00    138s] (I)      +-------+--------+---------+------------+
[05/31 13:51:00    138s] (I)      Use row-based GCell size
[05/31 13:51:00    138s] (I)      Use row-based GCell align
[05/31 13:51:00    138s] (I)      layer 0 area = 6400
[05/31 13:51:00    138s] (I)      layer 1 area = 8800
[05/31 13:51:00    138s] (I)      layer 2 area = 11000
[05/31 13:51:00    138s] (I)      layer 3 area = 11000
[05/31 13:51:00    138s] (I)      layer 4 area = 11000
[05/31 13:51:00    138s] (I)      layer 5 area = 11000
[05/31 13:51:00    138s] (I)      layer 6 area = 11000
[05/31 13:51:00    138s] (I)      layer 7 area = 810000
[05/31 13:51:00    138s] (I)      layer 8 area = 2000000
[05/31 13:51:00    138s] (I)      layer 9 area = 2000000
[05/31 13:51:00    138s] (I)      layer 10 area = 0
[05/31 13:51:00    138s] (I)      GCell unit size   : 540
[05/31 13:51:00    138s] (I)      GCell multiplier  : 1
[05/31 13:51:00    138s] (I)      GCell row height  : 540
[05/31 13:51:00    138s] (I)      Actual row height : 540
[05/31 13:51:00    138s] (I)      GCell align ref   : 1044 960
[05/31 13:51:00    138s] [NR-eGR] Track table information for default rule: 
[05/31 13:51:00    138s] [NR-eGR] M1 has single uniform track structure
[05/31 13:51:00    138s] [NR-eGR] M2 has single uniform track structure
[05/31 13:51:00    138s] [NR-eGR] C1 has single uniform track structure
[05/31 13:51:00    138s] [NR-eGR] C2 has single uniform track structure
[05/31 13:51:00    138s] [NR-eGR] C3 has single uniform track structure
[05/31 13:51:00    138s] [NR-eGR] C4 has single uniform track structure
[05/31 13:51:00    138s] [NR-eGR] C5 has single uniform track structure
[05/31 13:51:00    138s] [NR-eGR] JA has single uniform track structure
[05/31 13:51:00    138s] [NR-eGR] QA has single uniform track structure
[05/31 13:51:00    138s] [NR-eGR] QB has single uniform track structure
[05/31 13:51:00    138s] [NR-eGR] LB has single uniform track structure
[05/31 13:51:00    138s] (I)      ========================= Default via ==========================
[05/31 13:51:00    138s] (I)      +----+------------------+--------------------------------------+
[05/31 13:51:00    138s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut                      |
[05/31 13:51:00    138s] (I)      +----+------------------+--------------------------------------+
[05/31 13:51:00    138s] (I)      |  1 |    3  VIA01      |  121  VIA01_BAR_V_0_30_0_30_V1       |
[05/31 13:51:00    138s] (I)      |  2 |  220  VIA02      |  289  VIA02_BAR_H_0_30_2_30_AY       |
[05/31 13:51:00    138s] (I)      |  3 |  401  VIA03      |  411  VIA03_BAR_V_0_36_23_23_A1      |
[05/31 13:51:00    138s] (I)      |  4 |  439  VIA04      |  453  VIA04_BAR_H_0_36_23_23_A2      |
[05/31 13:51:00    138s] (I)      |  5 |  484  VIA05      |  494  VIA05_BAR_V_0_36_23_23_A3      |
[05/31 13:51:00    138s] (I)      |  6 |  522  VIA06      |  536  VIA06_BAR_H_0_36_23_23_A4      |
[05/31 13:51:00    138s] (I)      |  7 |  567  VIA07      |  569  VIA07_18_72_18_72_VH_2CUT_H_YS |
[05/31 13:51:00    138s] (I)      |  8 |  572  VIA08      |  572  VIA08                          |
[05/31 13:51:00    138s] (I)      |  9 |  573  VIA09      |  573  VIA09                          |
[05/31 13:51:00    138s] (I)      | 10 |  574  VIA10      |  574  VIA10                          |
[05/31 13:51:00    138s] (I)      +----+------------------+--------------------------------------+
[05/31 13:51:00    138s] (I)      Design has 0 placement macros with 0 shapes. 
[05/31 13:51:00    138s] [NR-eGR] Read 0 PG shapes
[05/31 13:51:00    138s] [NR-eGR] Read 0 clock shapes
[05/31 13:51:00    138s] [NR-eGR] Read 0 other shapes
[05/31 13:51:00    138s] [NR-eGR] #Routing Blockages  : 0
[05/31 13:51:00    138s] [NR-eGR] #Instance Blockages : 243
[05/31 13:51:00    138s] [NR-eGR] #PG Blockages       : 0
[05/31 13:51:00    138s] [NR-eGR] #Halo Blockages     : 0
[05/31 13:51:00    138s] [NR-eGR] #Boundary Blockages : 0
[05/31 13:51:00    138s] [NR-eGR] #Clock Blockages    : 0
[05/31 13:51:00    138s] [NR-eGR] #Other Blockages    : 0
[05/31 13:51:00    138s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/31 13:51:00    138s] (I)      Custom ignore net properties:
[05/31 13:51:00    138s] (I)      1 : NotLegal
[05/31 13:51:00    138s] (I)      Default ignore net properties:
[05/31 13:51:00    138s] (I)      1 : Special
[05/31 13:51:00    138s] (I)      2 : Analog
[05/31 13:51:00    138s] (I)      3 : Fixed
[05/31 13:51:00    138s] (I)      4 : Skipped
[05/31 13:51:00    138s] (I)      5 : MixedSignal
[05/31 13:51:00    138s] (I)      Prerouted net properties:
[05/31 13:51:00    138s] (I)      1 : NotLegal
[05/31 13:51:00    138s] (I)      2 : Special
[05/31 13:51:00    138s] (I)      3 : Analog
[05/31 13:51:00    138s] (I)      4 : Fixed
[05/31 13:51:00    138s] (I)      5 : Skipped
[05/31 13:51:00    138s] (I)      6 : MixedSignal
[05/31 13:51:00    138s] [NR-eGR] Early global route reroute all routable nets
[05/31 13:51:00    138s] [NR-eGR] #prerouted nets         : 0
[05/31 13:51:00    138s] [NR-eGR] #prerouted special nets : 0
[05/31 13:51:00    138s] [NR-eGR] #prerouted wires        : 0
[05/31 13:51:00    138s] [NR-eGR] Read 36 nets ( ignored 0 )
[05/31 13:51:00    138s] (I)        Front-side 36 ( ignored 0 )
[05/31 13:51:00    138s] (I)        Back-side  0 ( ignored 0 )
[05/31 13:51:00    138s] (I)        Both-side  0 ( ignored 0 )
[05/31 13:51:00    138s] (I)      Reading macro buffers
[05/31 13:51:00    138s] (I)      Number of macros with buffers: 0
[05/31 13:51:00    138s] (I)      early_global_route_priority property id does not exist.
[05/31 13:51:00    138s] (I)      Setting up GCell size
[05/31 13:51:00    138s] (I)      Base Grid  :    13 x    12
[05/31 13:51:00    138s] (I)      Final Grid :     7 x     6
[05/31 13:51:00    138s] (I)      Read Num Blocks=243  Num Prerouted Wires=0  Num CS=0
[05/31 13:51:00    138s] (I)      Layer 1 (H) : #blockages 235 : #preroutes 0
[05/31 13:51:00    138s] (I)      Layer 2 (V) : #blockages 8 : #preroutes 0
[05/31 13:51:00    138s] (I)      Layer 3 (H) : #blockages 0 : #preroutes 0
[05/31 13:51:00    138s] (I)      Layer 4 (V) : #blockages 0 : #preroutes 0
[05/31 13:51:00    138s] (I)      Layer 5 (H) : #blockages 0 : #preroutes 0
[05/31 13:51:00    138s] (I)      Layer 6 (V) : #blockages 0 : #preroutes 0
[05/31 13:51:00    138s] (I)      Layer 7 (H) : #blockages 0 : #preroutes 0
[05/31 13:51:00    138s] (I)      Layer 8 (V) : #blockages 0 : #preroutes 0
[05/31 13:51:00    138s] (I)      Layer 9 (H) : #blockages 0 : #preroutes 0
[05/31 13:51:00    138s] (I)      Layer 10 (V) : #blockages 0 : #preroutes 0
[05/31 13:51:00    138s] (I)      Track adjustment: Reducing 0 tracks (15.00%) for Layer1
[05/31 13:51:00    138s] (I)      Track adjustment: Reducing 77 tracks (15.00%) for Layer2
[05/31 13:51:00    138s] (I)      Track adjustment: Reducing 50 tracks (12.00%) for Layer3
[05/31 13:51:00    138s] (I)      Number of ignored nets                =      0
[05/31 13:51:00    138s] (I)      Number of connected nets              =      0
[05/31 13:51:00    138s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/31 13:51:00    138s] (I)      Number of clock nets                  =      0.  Ignored: No
[05/31 13:51:00    138s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/31 13:51:00    138s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/31 13:51:00    138s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/31 13:51:00    138s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/31 13:51:00    138s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/31 13:51:00    138s] (I)      Ndr track 0 does not exist
[05/31 13:51:00    138s] (I)      ---------------------Grid Graph Info--------------------
[05/31 13:51:00    138s] (I)      Routing area        : (0, 0) - (7076, 6880)
[05/31 13:51:00    138s] (I)      Core area           : (1044, 960) - (6032, 5920)
[05/31 13:51:00    138s] (I)      Site width          :   116  (dbu)
[05/31 13:51:00    138s] (I)      Row height          :   540  (dbu)
[05/31 13:51:00    138s] (I)      GCell row height    :   540  (dbu)
[05/31 13:51:00    138s] (I)      GCell width         :  1080  (dbu)
[05/31 13:51:00    138s] (I)      GCell height        :  1080  (dbu)
[05/31 13:51:00    138s] (I)      Grid                :     7     6    11
[05/31 13:51:00    138s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/31 13:51:00    138s] (I)      Vertical capacity   :     0     0   540     0   540     0   540     0   540     0   540
[05/31 13:51:00    138s] (I)      Horizontal capacity :     0   540     0   540     0   540     0   540     0   540     0
[05/31 13:51:00    138s] (I)      Default wire width  :    40    40    44    44    44    44    44   450  1200  1200  1800
[05/31 13:51:00    138s] (I)      Default wire space  :    40    40    46    46    46    46    46   450  1200  1200  1800
[05/31 13:51:00    138s] (I)      Default wire pitch  :    80    80    90    90    90    90    90   900  2400  2400  3600
[05/31 13:51:00    138s] (I)      Default pitch size  :    80    80    90    90    90    90    90   900  2400  2400  3600
[05/31 13:51:00    138s] (I)      First track coord   :    58    80    54    60    54    60    54   960  3444  3360  3658
[05/31 13:51:00    138s] (I)      Num tracks per GCell: 13.50 13.50 12.00 12.00 12.00 12.00 12.00  1.20  0.45  0.45  0.30
[05/31 13:51:00    138s] (I)      Total num of tracks :    61    85    78    76    78    76    78     7     2     2     1
[05/31 13:51:00    138s] (I)      Num of masks        :     2     2     1     1     1     1     1     1     1     1     1
[05/31 13:51:00    138s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/31 13:51:00    138s] (I)      --------------------------------------------------------
[05/31 13:51:00    138s] 
[05/31 13:51:00    138s] [NR-eGR] ============ Routing rule table ============
[05/31 13:51:00    138s] [NR-eGR] Rule id: 0  Nets: 36
[05/31 13:51:00    138s] [NR-eGR] ========================================
[05/31 13:51:00    138s] [NR-eGR] 
[05/31 13:51:00    138s] (I)      ======== NDR :  =========
[05/31 13:51:00    138s] (I)      +--------------+--------+
[05/31 13:51:00    138s] (I)      |           ID |      0 |
[05/31 13:51:00    138s] (I)      |         Name |        |
[05/31 13:51:00    138s] (I)      |      Default |    yes |
[05/31 13:51:00    138s] (I)      |  Clk Special |     no |
[05/31 13:51:00    138s] (I)      | Hard spacing |     no |
[05/31 13:51:00    138s] (I)      |    NDR track | (none) |
[05/31 13:51:00    138s] (I)      |      NDR via | (none) |
[05/31 13:51:00    138s] (I)      |  Extra space |      0 |
[05/31 13:51:00    138s] (I)      |      Shields |      0 |
[05/31 13:51:00    138s] (I)      |   Demand (H) |      1 |
[05/31 13:51:00    138s] (I)      |   Demand (V) |      1 |
[05/31 13:51:00    138s] (I)      |        #Nets |     36 |
[05/31 13:51:00    138s] (I)      +--------------+--------+
[05/31 13:51:00    138s] (I)      +-------------------------------------------------------------------------------------+
[05/31 13:51:00    138s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[05/31 13:51:00    138s] (I)      +-------------------------------------------------------------------------------------+
[05/31 13:51:00    138s] (I)      |    M2     40       40     80       80      1      1      1    100    100        yes |
[05/31 13:51:00    138s] (I)      |    C1     44       46     90       90      1      1      1    100    100        yes |
[05/31 13:51:00    138s] (I)      |    C2     44       46     90       90      1      1      1    100    100        yes |
[05/31 13:51:00    138s] (I)      |    C3     44       46     90       90      1      1      1    100    100        yes |
[05/31 13:51:00    138s] (I)      |    C4     44       46     90       90      1      1      1    100    100        yes |
[05/31 13:51:00    138s] (I)      |    C5     44       46     90       90      1      1      1    100    100        yes |
[05/31 13:51:00    138s] (I)      |    JA    450      450    900      900      1      1      1    100    100        yes |
[05/31 13:51:00    138s] (I)      |    QA   1200     1200   2400     2400      1      1      1    100    100        yes |
[05/31 13:51:00    138s] (I)      |    QB   1200     1200   2400     2400      1      1      1    100    100        yes |
[05/31 13:51:00    138s] (I)      |    LB   1800     1800   3600     3600      1      1      1    100    100        yes |
[05/31 13:51:00    138s] (I)      +-------------------------------------------------------------------------------------+
[05/31 13:51:00    138s] (I)      =============== Blocked Tracks ===============
[05/31 13:51:00    138s] (I)      +-------+---------+----------+---------------+
[05/31 13:51:00    138s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/31 13:51:00    138s] (I)      +-------+---------+----------+---------------+
[05/31 13:51:00    138s] (I)      |     1 |       0 |        0 |         0.00% |
[05/31 13:51:00    138s] (I)      |     2 |     595 |      176 |        29.58% |
[05/31 13:51:00    138s] (I)      |     3 |     468 |      173 |        36.97% |
[05/31 13:51:00    138s] (I)      |     4 |     532 |        0 |         0.00% |
[05/31 13:51:00    138s] (I)      |     5 |     468 |        0 |         0.00% |
[05/31 13:51:00    138s] (I)      |     6 |     532 |        0 |         0.00% |
[05/31 13:51:00    138s] (I)      |     7 |     468 |        0 |         0.00% |
[05/31 13:51:00    138s] (I)      |     8 |      49 |        0 |         0.00% |
[05/31 13:51:00    138s] (I)      |     9 |      12 |        0 |         0.00% |
[05/31 13:51:00    138s] (I)      |    10 |      14 |        0 |         0.00% |
[05/31 13:51:00    138s] (I)      |    11 |       6 |        0 |         0.00% |
[05/31 13:51:00    138s] (I)      +-------+---------+----------+---------------+
[05/31 13:51:00    138s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.03 sec, Curr Mem: 4.43 MB )
[05/31 13:51:00    138s] (I)      Reset routing kernel
[05/31 13:51:00    138s] (I)      Started Global Routing ( Curr Mem: 4.43 MB )
[05/31 13:51:00    138s] (I)      totalPins=75  totalGlobalPin=66 (88.00%)
[05/31 13:51:00    138s] (I)      ================= Net Group Info =================
[05/31 13:51:00    138s] (I)      +----+----------------+--------------+-----------+
[05/31 13:51:00    138s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[05/31 13:51:00    138s] (I)      +----+----------------+--------------+-----------+
[05/31 13:51:00    138s] (I)      |  1 |             36 |        M2(2) |    LB(11) |
[05/31 13:51:00    138s] (I)      +----+----------------+--------------+-----------+
[05/31 13:51:00    138s] (I)      total 2D Cap : 2760 = (1496 H, 1264 V)
[05/31 13:51:00    138s] (I)      total 2D Demand : 6 = (6 H, 0 V)
[05/31 13:51:00    138s] (I)      #blocked GCells = 0
[05/31 13:51:00    138s] (I)      #regions = 1
[05/31 13:51:00    138s] [NR-eGR] Layer group 1: route 36 net(s) in layer range [2, 11]
[05/31 13:51:00    138s] (I)      
[05/31 13:51:00    138s] (I)      ============  Phase 1a Route ============
[05/31 13:51:00    138s] (I)      Usage: 55 = (32 H, 23 V) = (2.14% H, 1.82% V) = (3.456e+01um H, 2.484e+01um V)
[05/31 13:51:00    138s] (I)      
[05/31 13:51:00    138s] (I)      ============  Phase 1b Route ============
[05/31 13:51:00    138s] (I)      Usage: 55 = (32 H, 23 V) = (2.14% H, 1.82% V) = (3.456e+01um H, 2.484e+01um V)
[05/31 13:51:00    138s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.940000e+01um
[05/31 13:51:00    138s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[05/31 13:51:00    138s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/31 13:51:00    138s] (I)      
[05/31 13:51:00    138s] (I)      ============  Phase 1c Route ============
[05/31 13:51:00    138s] (I)      Usage: 55 = (32 H, 23 V) = (2.14% H, 1.82% V) = (3.456e+01um H, 2.484e+01um V)
[05/31 13:51:00    138s] (I)      
[05/31 13:51:00    138s] (I)      ============  Phase 1d Route ============
[05/31 13:51:00    138s] (I)      Usage: 55 = (32 H, 23 V) = (2.14% H, 1.82% V) = (3.456e+01um H, 2.484e+01um V)
[05/31 13:51:00    138s] (I)      
[05/31 13:51:00    138s] (I)      ============  Phase 1e Route ============
[05/31 13:51:00    138s] (I)      Usage: 55 = (32 H, 23 V) = (2.14% H, 1.82% V) = (3.456e+01um H, 2.484e+01um V)
[05/31 13:51:00    138s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.940000e+01um
[05/31 13:51:00    138s] (I)      
[05/31 13:51:00    138s] (I)      ============  Phase 1l Route ============
[05/31 13:51:00    138s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/31 13:51:00    138s] (I)      Layer  2:        302        15         1           0         486    ( 0.00%) 
[05/31 13:51:00    138s] (I)      Layer  3:        248        17         1          12         408    ( 2.86%) 
[05/31 13:51:00    138s] (I)      Layer  4:        456        15         0           0         432    ( 0.00%) 
[05/31 13:51:00    138s] (I)      Layer  5:        390         6         0           0         420    ( 0.00%) 
[05/31 13:51:00    138s] (I)      Layer  6:        456         0         0           0         432    ( 0.00%) 
[05/31 13:51:00    138s] (I)      Layer  7:        390         0         0           0         420    ( 0.00%) 
[05/31 13:51:00    138s] (I)      Layer  8:         42         0         0           0          43    ( 0.00%) 
[05/31 13:51:00    138s] (I)      Layer  9:         10         0         0          11           4    (71.43%) 
[05/31 13:51:00    138s] (I)      Layer 10:         12         0         0          11           5    (66.67%) 
[05/31 13:51:00    138s] (I)      Layer 11:          5         0         0           9           2    (85.71%) 
[05/31 13:51:00    138s] (I)      Total:          2311        53         2          42        2651    ( 1.56%) 
[05/31 13:51:00    138s] (I)      
[05/31 13:51:00    138s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/31 13:51:00    138s] [NR-eGR]                        OverCon            
[05/31 13:51:00    138s] [NR-eGR]                         #Gcell     %Gcell
[05/31 13:51:00    138s] [NR-eGR]        Layer               (1)    OverCon
[05/31 13:51:00    138s] [NR-eGR] ----------------------------------------------
[05/31 13:51:00    138s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[05/31 13:51:00    138s] [NR-eGR]      M2 ( 2)         1( 2.70%)   ( 2.70%) 
[05/31 13:51:00    138s] [NR-eGR]      C1 ( 3)         1( 2.86%)   ( 2.86%) 
[05/31 13:51:00    138s] [NR-eGR]      C2 ( 4)         0( 0.00%)   ( 0.00%) 
[05/31 13:51:00    138s] [NR-eGR]      C3 ( 5)         0( 0.00%)   ( 0.00%) 
[05/31 13:51:00    138s] [NR-eGR]      C4 ( 6)         0( 0.00%)   ( 0.00%) 
[05/31 13:51:00    138s] [NR-eGR]      C5 ( 7)         0( 0.00%)   ( 0.00%) 
[05/31 13:51:00    138s] [NR-eGR]      JA ( 8)         0( 0.00%)   ( 0.00%) 
[05/31 13:51:00    138s] [NR-eGR]      QA ( 9)         0( 0.00%)   ( 0.00%) 
[05/31 13:51:00    138s] [NR-eGR]      QB (10)         0( 0.00%)   ( 0.00%) 
[05/31 13:51:00    138s] [NR-eGR]      LB (11)         0( 0.00%)   ( 0.00%) 
[05/31 13:51:00    138s] [NR-eGR] ----------------------------------------------
[05/31 13:51:00    138s] [NR-eGR]        Total         2( 0.72%)   ( 0.72%) 
[05/31 13:51:00    138s] [NR-eGR] 
[05/31 13:51:00    138s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 4.43 MB )
[05/31 13:51:00    138s] (I)      Updating congestion map
[05/31 13:51:00    138s] (I)      total 2D Cap : 2770 = (1500 H, 1270 V)
[05/31 13:51:00    138s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/31 13:51:00    138s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.02 sec, Real: 0.07 sec, Curr Mem: 4.43 MB )
[05/31 13:51:00    138s] Early Global Route congestion estimation runtime: 0.07 seconds, mem = 4593.2M
[05/31 13:51:00    138s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.023, REAL:0.074, MEM:4593.2M, EPOCH TIME: 1748713860.483497
[05/31 13:51:00    138s] OPERPROF: Starting HotSpotCal at level 1, MEM:4593.2M, EPOCH TIME: 1748713860.483519
[05/31 13:51:00    138s] [hotspot] +------------+---------------+---------------+
[05/31 13:51:00    138s] [hotspot] |            |   max hotspot | total hotspot |
[05/31 13:51:00    138s] [hotspot] +------------+---------------+---------------+
[05/31 13:51:00    138s] [hotspot] | normalized |          0.00 |          0.00 |
[05/31 13:51:00    138s] [hotspot] +------------+---------------+---------------+
[05/31 13:51:00    138s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/31 13:51:00    138s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/31 13:51:00    138s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.013, MEM:4593.2M, EPOCH TIME: 1748713860.496455
[05/31 13:51:00    138s] 
[05/31 13:51:00    138s] === incrementalPlace Internal Loop 1 ===
[05/31 13:51:00    138s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/31 13:51:00    138s] UM:*                                                                   incrNP_iter_start
[05/31 13:51:00    138s] clkAW=1 clkAWMode=4 maxIt=1 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[05/31 13:51:00    138s] OPERPROF: Starting IP-Init-SP-Data at level 1, MEM:4593.2M, EPOCH TIME: 1748713860.596538
[05/31 13:51:00    138s] Processing tracks to init pin-track alignment.
[05/31 13:51:00    138s] z: 1, totalTracks: 1
[05/31 13:51:00    138s] z: 3, totalTracks: 1
[05/31 13:51:00    138s] z: 5, totalTracks: 1
[05/31 13:51:00    138s] z: 7, totalTracks: 1
[05/31 13:51:00    138s] #spOpts: N=22 dpt minPadR=1.1 mergeVia=T sncAbut cut2cut hrOri=1 hrSnap=1 
[05/31 13:51:00    138s] #spOpts: rpCkHalo=4 
[05/31 13:51:00    138s] Initializing Route Infrastructure for color support ...
[05/31 13:51:00    138s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:4593.2M, EPOCH TIME: 1748713860.596712
[05/31 13:51:00    138s] ### Add 31 auto generated vias to default rule
[05/31 13:51:00    138s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.003, REAL:0.025, MEM:4593.2M, EPOCH TIME: 1748713860.621560
[05/31 13:51:00    138s] Route Infrastructure Initialized for color support successfully.
[05/31 13:51:00    138s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/31 13:51:00    138s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4593.2M, EPOCH TIME: 1748713860.627795
[05/31 13:51:00    138s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:51:00    138s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:51:00    138s] Processing tracks to init pin-track alignment.
[05/31 13:51:00    138s] z: 1, totalTracks: 1
[05/31 13:51:00    138s] z: 3, totalTracks: 1
[05/31 13:51:00    138s] z: 5, totalTracks: 1
[05/31 13:51:00    138s] z: 7, totalTracks: 1
[05/31 13:51:00    139s] 
[05/31 13:51:00    139s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 13:51:00    139s] 
[05/31 13:51:00    139s]  Skipping Pre_CCE_Colorizing (1369+2)!
[05/31 13:51:00    139s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.150, REAL:0.291, MEM:4593.2M, EPOCH TIME: 1748713860.918337
[05/31 13:51:00    139s] OPERPROF:   Starting post-place ADS at level 2, MEM:4593.2M, EPOCH TIME: 1748713860.918389
[05/31 13:51:00    139s] ADSU 0.401 -> 0.401. site 387.000 -> 387.000. GS 4.320
[05/31 13:51:00    139s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.000, REAL:0.000, MEM:4593.2M, EPOCH TIME: 1748713860.918529
[05/31 13:51:00    139s] OPERPROF:   Starting Compute-Min-Padding at level 2, MEM:4593.2M, EPOCH TIME: 1748713860.918823
[05/31 13:51:00    139s] OPERPROF:     Starting Get-Context-Min-Padding at level 3, MEM:4593.2M, EPOCH TIME: 1748713860.918845
[05/31 13:51:00    139s] spContextMPad 3 3.
[05/31 13:51:00    139s] OPERPROF:     Finished Get-Context-Min-Padding at level 3, CPU:0.000, REAL:0.000, MEM:4593.2M, EPOCH TIME: 1748713860.919035
[05/31 13:51:00    139s] OPERPROF:   Finished Compute-Min-Padding at level 2, CPU:0.000, REAL:0.000, MEM:4593.2M, EPOCH TIME: 1748713860.919108
[05/31 13:51:00    139s] OPERPROF:   Starting Setup-Regin-Box-For-Spare-Inst-Group at level 2, MEM:4593.2M, EPOCH TIME: 1748713860.919153
[05/31 13:51:00    139s] OPERPROF:   Finished Setup-Regin-Box-For-Spare-Inst-Group at level 2, CPU:0.000, REAL:0.000, MEM:4593.2M, EPOCH TIME: 1748713860.919185
[05/31 13:51:00    139s] OPERPROF:   Starting Placement-Init-Net-Weight at level 2, MEM:4593.2M, EPOCH TIME: 1748713860.919210
[05/31 13:51:00    139s] no activity file in design. spp won't run.
[05/31 13:51:00    139s] [spp] 0
[05/31 13:51:00    139s] [adp] 0:1:1:2
[05/31 13:51:00    139s] OPERPROF:   Finished Placement-Init-Net-Weight at level 2, CPU:0.000, REAL:0.000, MEM:4593.2M, EPOCH TIME: 1748713860.919248
[05/31 13:51:00    139s] SP #FI/SF FL/PI 0/0 10/0
[05/31 13:51:00    139s] OPERPROF: Finished IP-Init-SP-Data at level 1, CPU:0.160, REAL:0.323, MEM:4593.2M, EPOCH TIME: 1748713860.919283
[05/31 13:51:00    139s] PP off. flexM 0
[05/31 13:51:00    139s] OPERPROF: Starting CDPad at level 1, MEM:4593.2M, EPOCH TIME: 1748713860.932385
[05/31 13:51:00    139s] 3DP is on.
[05/31 13:51:00    139s] 3DP OF M2 0.023, M4 0.000. Diff 0, Offset 0
[05/31 13:51:00    139s] design sh 0.271. rd 0.200
[05/31 13:51:00    139s] design sh 0.018. rd 0.200
[05/31 13:51:00    139s] 3DP (1, 3) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[05/31 13:51:00    139s] CDPadU 0.695 -> 0.695. R=0.385, N=10, GS=1.080
[05/31 13:51:00    139s] OPERPROF: Finished CDPad at level 1, CPU:0.000, REAL:0.013, MEM:4593.2M, EPOCH TIME: 1748713860.945595
[05/31 13:51:00    139s] OPERPROF: Starting InitSKP at level 1, MEM:4593.2M, EPOCH TIME: 1748713860.945634
[05/31 13:51:00    139s] no activity file in design. spp won't run.
[05/31 13:51:00    139s] no activity file in design. spp won't run.
[05/31 13:51:01    139s] *** Finished SKP initialization (cpu=0:00:00.0, real=0:00:01.0)***
[05/31 13:51:01    139s] OPERPROF: Finished InitSKP at level 1, CPU:0.030, REAL:0.097, MEM:4593.2M, EPOCH TIME: 1748713861.042637
[05/31 13:51:01    139s] NP #FI/FS/SF FL/PI: 0/0/0 10/0
[05/31 13:51:01    139s] no activity file in design. spp won't run.
[05/31 13:51:01    139s] OPERPROF: Starting NP-Place at level 1, MEM:4593.2M, EPOCH TIME: 1748713861.069397
[05/31 13:51:01    139s] Starting Early Global Route supply map. mem = 4593.2M
[05/31 13:51:01    139s] (I)      Initializing eGR engine (regular)
[05/31 13:51:01    139s] Set min layer with default ( 2 )
[05/31 13:51:01    139s] Set max layer with default ( 127 )
[05/31 13:51:01    139s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 13:51:01    139s] Min route layer (adjusted) = 2
[05/31 13:51:01    139s] Max route layer (adjusted) = 11
[05/31 13:51:01    139s] (I)      clean place blk overflow:
[05/31 13:51:01    139s] (I)      H : enabled 1.00 0
[05/31 13:51:01    139s] (I)      V : enabled 1.00 0
[05/31 13:51:01    139s] (I)      Initializing eGR engine (regular)
[05/31 13:51:01    139s] Set min layer with default ( 2 )
[05/31 13:51:01    139s] Set max layer with default ( 127 )
[05/31 13:51:01    139s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 13:51:01    139s] Min route layer (adjusted) = 2
[05/31 13:51:01    139s] Max route layer (adjusted) = 11
[05/31 13:51:01    139s] (I)      clean place blk overflow:
[05/31 13:51:01    139s] (I)      H : enabled 1.00 0
[05/31 13:51:01    139s] (I)      V : enabled 1.00 0
[05/31 13:51:01    139s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 4.43 MB )
[05/31 13:51:01    139s] (I)      Running eGR Regular flow
[05/31 13:51:01    139s] (I)      # wire layers (front) : 12
[05/31 13:51:01    139s] (I)      # wire layers (back)  : 0
[05/31 13:51:01    139s] (I)      min wire layer : 1
[05/31 13:51:01    139s] (I)      max wire layer : 11
[05/31 13:51:01    139s] (I)      # cut layers (front) : 11
[05/31 13:51:01    139s] (I)      # cut layers (back)  : 0
[05/31 13:51:01    139s] (I)      min cut layer : 1
[05/31 13:51:01    139s] (I)      max cut layer : 10
[05/31 13:51:01    139s] (I)      ================================== Layers ===================================
[05/31 13:51:01    139s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/31 13:51:01    139s] (I)      |  Z | ID |       Name |      Type | #Masks | Extra | Width | Space | Pitch |
[05/31 13:51:01    139s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/31 13:51:01    139s] (I)      |  0 |  0 |            |           |      1 |       |       |       |       |
[05/31 13:51:01    139s] (I)      | 33 |  0 |         CA |       cut |      1 |       |       |       |       |
[05/31 13:51:01    139s] (I)      |  1 |  1 |         M1 |      wire |      2 |       |    40 |    40 |   116 |
[05/31 13:51:01    139s] (I)      | 34 |  1 |         V1 |       cut |      1 |       |       |       |       |
[05/31 13:51:01    139s] (I)      |  2 |  2 |         M2 |      wire |      2 |       |    40 |    40 |    80 |
[05/31 13:51:01    139s] (I)      | 35 |  2 |         AY |       cut |      1 |       |       |       |       |
[05/31 13:51:01    139s] (I)      |  3 |  3 |         C1 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 13:51:01    139s] (I)      | 36 |  3 |         A1 |       cut |      1 |       |       |       |       |
[05/31 13:51:01    139s] (I)      |  4 |  4 |         C2 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 13:51:01    139s] (I)      | 37 |  4 |         A2 |       cut |      1 |       |       |       |       |
[05/31 13:51:01    139s] (I)      |  5 |  5 |         C3 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 13:51:01    139s] (I)      | 38 |  5 |         A3 |       cut |      1 |       |       |       |       |
[05/31 13:51:01    139s] (I)      |  6 |  6 |         C4 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 13:51:01    139s] (I)      | 39 |  6 |         A4 |       cut |      1 |       |       |       |       |
[05/31 13:51:01    139s] (I)      |  7 |  7 |         C5 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 13:51:01    139s] (I)      | 40 |  7 |         YS |       cut |      1 |       |       |       |       |
[05/31 13:51:01    139s] (I)      |  8 |  8 |         JA |      wire |      1 |       |   450 |   450 |   900 |
[05/31 13:51:01    139s] (I)      | 41 |  8 |         JV |       cut |      1 |       |       |       |       |
[05/31 13:51:01    139s] (I)      |  9 |  9 |         QA |      wire |      1 |       |  1200 |  1200 |  2400 |
[05/31 13:51:01    139s] (I)      | 42 |  9 |         JW |       cut |      1 |       |       |       |       |
[05/31 13:51:01    139s] (I)      | 10 | 10 |         QB |      wire |      1 |       |  1200 |  1200 |  2400 |
[05/31 13:51:01    139s] (I)      | 43 | 10 |         VV |       cut |      1 |       |       |       |       |
[05/31 13:51:01    139s] (I)      | 11 | 11 |         LB |      wire |      1 |       |  1800 |  1800 |  3600 |
[05/31 13:51:01    139s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/31 13:51:01    139s] (I)      | 64 |    |       LVTN |   implant |        |       |       |       |       |
[05/31 13:51:01    139s] (I)      | 65 |    |       LVTP |   implant |        |       |       |       |       |
[05/31 13:51:01    139s] (I)      | 66 |    |      SLVTN |   implant |        |       |       |       |       |
[05/31 13:51:01    139s] (I)      | 67 |    |      SLVTP |   implant |        |       |       |       |       |
[05/31 13:51:01    139s] (I)      | 68 |    |       RVTN |   implant |        |       |       |       |       |
[05/31 13:51:01    139s] (I)      | 69 |    |       RVTP |   implant |        |       |       |       |       |
[05/31 13:51:01    139s] (I)      | 70 |    |       HVTN |   implant |        |       |       |       |       |
[05/31 13:51:01    139s] (I)      | 71 |    |       HVTP |   implant |        |       |       |       |       |
[05/31 13:51:01    139s] (I)      | 72 |    |        LLN |   implant |        |       |       |       |       |
[05/31 13:51:01    139s] (I)      | 73 |    |        LLP |   implant |        |       |       |       |       |
[05/31 13:51:01    139s] (I)      | 74 |    |       ULLN |   implant |        |       |       |       |       |
[05/31 13:51:01    139s] (I)      | 75 |    |       ULLP |   implant |        |       |       |       |       |
[05/31 13:51:01    139s] (I)      | 76 |    |    EGSLVTN |   implant |        |       |       |       |       |
[05/31 13:51:01    139s] (I)      | 77 |    |    EGSLVTP |   implant |        |       |       |       |       |
[05/31 13:51:01    139s] (I)      | 78 |    |     EGLVTN |   implant |        |       |       |       |       |
[05/31 13:51:01    139s] (I)      | 79 |    |     EGLVTP |   implant |        |       |       |       |       |
[05/31 13:51:01    139s] (I)      | 80 |    |     EGULLP |   implant |        |       |       |       |       |
[05/31 13:51:01    139s] (I)      | 81 |    |  EGUOSLVTN |   implant |        |       |       |       |       |
[05/31 13:51:01    139s] (I)      | 82 |    |         LV |     other |        |    MS |       |       |       |
[05/31 13:51:01    139s] (I)      | 83 |    |         RS |     other |        |    MS |       |       |       |
[05/31 13:51:01    139s] (I)      | 84 |    |  CLIB_MKR1 |     other |        |    MS |       |       |       |
[05/31 13:51:01    139s] (I)      | 85 |    |  CLIB_MKR4 |     other |        |    MS |       |       |       |
[05/31 13:51:01    139s] (I)      | 86 |    | CLIB_MKR41 |     other |        |    MS |       |       |       |
[05/31 13:51:01    139s] (I)      | 87 |    |  CLIB_MKR5 |     other |        |    MS |       |       |       |
[05/31 13:51:01    139s] (I)      | 88 |    | CLIB_MKR51 |     other |        |    MS |       |       |       |
[05/31 13:51:01    139s] (I)      | 89 |    |  CLIB_MKR3 |     other |        |    MS |       |       |       |
[05/31 13:51:01    139s] (I)      | 90 |    | CLIB_MKR61 |     other |        |    MS |       |       |       |
[05/31 13:51:01    139s] (I)      | 91 |    |      MIXVT |     other |        |    MS |       |       |       |
[05/31 13:51:01    139s] (I)      | 92 |    |         RX | diffusion |        |    MS |       |       |       |
[05/31 13:51:01    139s] (I)      | 93 |    |         NW |     other |        |    MS |       |       |       |
[05/31 13:51:01    139s] (I)      | 94 |    |      SXCUT |     other |        |    MS |       |       |       |
[05/31 13:51:01    139s] (I)      | 95 |    |         CB |     other |        |       |       |       |       |
[05/31 13:51:01    139s] (I)      | 96 |    |    OVERLAP |   overlap |        |       |       |       |       |
[05/31 13:51:01    139s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/31 13:51:01    139s] Finished Early Global Route supply map. mem = 4593.2M
[05/31 13:51:01    139s] SKP will use view:
[05/31 13:51:01    139s]   view_slow_mission
[05/31 13:51:01    139s] Iteration  4: Total net bbox = 1.152e+02 (6.44e+01 5.08e+01)
[05/31 13:51:01    139s]               Est.  stn bbox = 1.152e+02 (6.44e+01 5.08e+01)
[05/31 13:51:01    139s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 4595.7M
[05/31 13:51:01    139s] OPERPROF: Finished NP-Place at level 1, CPU:0.092, REAL:0.241, MEM:4595.7M, EPOCH TIME: 1748713861.310766
[05/31 13:51:01    139s] Legalizing MH Cells... 0 / 0 (level 2) on adder
[05/31 13:51:01    139s] MH packer: No MH instances from GP
[05/31 13:51:01    139s] 0 (out of 0) MH cells were successfully legalized.
[05/31 13:51:01    139s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=4595.7M, DRC: 0)
[05/31 13:51:01    139s] no activity file in design. spp won't run.
[05/31 13:51:01    139s] NP #FI/FS/SF FL/PI: 0/0/0 10/0
[05/31 13:51:01    139s] no activity file in design. spp won't run.
[05/31 13:51:01    139s] OPERPROF: Starting NP-Place at level 1, MEM:4595.7M, EPOCH TIME: 1748713861.336381
[05/31 13:51:01    139s] Iteration  5: Total net bbox = 1.122e+02 (6.70e+01 4.52e+01)
[05/31 13:51:01    139s]               Est.  stn bbox = 1.122e+02 (6.70e+01 4.52e+01)
[05/31 13:51:01    139s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 4595.7M
[05/31 13:51:01    139s] OPERPROF: Finished NP-Place at level 1, CPU:0.020, REAL:0.071, MEM:4595.7M, EPOCH TIME: 1748713861.407697
[05/31 13:51:01    139s] Legalizing MH Cells... 0 / 0 (level 3) on adder
[05/31 13:51:01    139s] MH packer: No MH instances from GP
[05/31 13:51:01    139s] 0 (out of 0) MH cells were successfully legalized.
[05/31 13:51:01    139s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=4595.7M, DRC: 0)
[05/31 13:51:01    139s] no activity file in design. spp won't run.
[05/31 13:51:01    139s] NP #FI/FS/SF FL/PI: 0/0/0 10/0
[05/31 13:51:01    139s] no activity file in design. spp won't run.
[05/31 13:51:01    139s] OPERPROF: Starting NP-Place at level 1, MEM:4595.7M, EPOCH TIME: 1748713861.432401
[05/31 13:51:01    139s] GP RA stats: MHOnly 0 nrInst 10 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[05/31 13:51:01    139s] OPERPROF:   Starting NP-Blockage-Aware-Snap at level 2, MEM:4627.7M, EPOCH TIME: 1748713861.491141
[05/31 13:51:01    139s] OPERPROF:   Finished NP-Blockage-Aware-Snap at level 2, CPU:0.000, REAL:0.000, MEM:4627.7M, EPOCH TIME: 1748713861.491186
[05/31 13:51:01    139s] Iteration  6: Total net bbox = 1.027e+02 (6.04e+01 4.23e+01)
[05/31 13:51:01    139s]               Est.  stn bbox = 1.027e+02 (6.04e+01 4.23e+01)
[05/31 13:51:01    139s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 4627.7M
[05/31 13:51:01    139s] OPERPROF: Finished NP-Place at level 1, CPU:0.009, REAL:0.059, MEM:4627.7M, EPOCH TIME: 1748713861.491409
[05/31 13:51:01    139s] Legalizing MH Cells... 0 / 0 (level 4) on adder
[05/31 13:51:01    139s] MH packer: No MH instances from GP
[05/31 13:51:01    139s] 0 (out of 0) MH cells were successfully legalized.
[05/31 13:51:01    139s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=4627.7M, DRC: 0)
[05/31 13:51:01    139s] Move report: Timing Driven Placement moves 10 insts, mean move: 1.27 um, max move: 2.14 um 
[05/31 13:51:01    139s] 	Max move on inst (intadd_0/U3): (3.94, 3.12) --> (2.89, 4.21)
[05/31 13:51:01    139s] no activity file in design. spp won't run.
[05/31 13:51:01    139s] OPERPROF: Starting IP-Delete-SP-Data at level 1, MEM:4627.7M, EPOCH TIME: 1748713861.491763
[05/31 13:51:01    139s] Saved padding area to DB
[05/31 13:51:01    139s] OPERPROF:   Starting Section-Head-Init at level 2, MEM:4627.7M, EPOCH TIME: 1748713861.491808
[05/31 13:51:01    139s] OPERPROF:   Finished Section-Head-Init at level 2, CPU:0.000, REAL:0.000, MEM:4627.7M, EPOCH TIME: 1748713861.491839
[05/31 13:51:01    139s] OPERPROF:   Starting Move-Gated-Clock at level 2, MEM:4627.7M, EPOCH TIME: 1748713861.491867
[05/31 13:51:01    139s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/31 13:51:01    139s] OPERPROF:   Finished Move-Gated-Clock at level 2, CPU:0.000, REAL:0.000, MEM:4627.7M, EPOCH TIME: 1748713861.491912
[05/31 13:51:01    139s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:51:01    139s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:51:01    139s] OPERPROF: Finished IP-Delete-SP-Data at level 1, CPU:0.003, REAL:0.003, MEM:4627.7M, EPOCH TIME: 1748713861.494846
[05/31 13:51:01    139s] 
[05/31 13:51:01    139s] Finished Incremental Placement (cpu=0:00:00.4, real=0:00:01.0, mem=4627.7M)
[05/31 13:51:01    139s] Begin: Reorder Scan Chains
[05/31 13:51:01    139s] End: Reorder Scan Chains
[05/31 13:51:01    139s] CongRepair sets shifter mode to gplace
[05/31 13:51:01    139s] TDRefine: refinePlace mode is spiral
[05/31 13:51:01    139s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:4627.7M, EPOCH TIME: 1748713861.495531
[05/31 13:51:01    139s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:4627.7M, EPOCH TIME: 1748713861.495573
[05/31 13:51:01    139s] OPERPROF:     Starting DPlace-Init at level 3, MEM:4627.7M, EPOCH TIME: 1748713861.495607
[05/31 13:51:01    139s] Processing tracks to init pin-track alignment.
[05/31 13:51:01    139s] z: 1, totalTracks: 1
[05/31 13:51:01    139s] z: 3, totalTracks: 1
[05/31 13:51:01    139s] z: 5, totalTracks: 1
[05/31 13:51:01    139s] z: 7, totalTracks: 1
[05/31 13:51:01    139s] #spOpts: N=22 dpt minPadR=1.1 mergeVia=T sncAbut cut2cut hrOri=1 hrSnap=1 
[05/31 13:51:01    139s] #spOpts: rpCkHalo=4 
[05/31 13:51:01    139s] Initializing Route Infrastructure for color support ...
[05/31 13:51:01    139s] OPERPROF:       Starting Route-Infrastructure-Color-Support-Init at level 4, MEM:4627.7M, EPOCH TIME: 1748713861.495774
[05/31 13:51:01    139s] ### Add 31 auto generated vias to default rule
[05/31 13:51:01    139s] OPERPROF:       Finished Route-Infrastructure-Color-Support-Init at level 4, CPU:0.003, REAL:0.003, MEM:4627.7M, EPOCH TIME: 1748713861.498526
[05/31 13:51:01    139s] Route Infrastructure Initialized for color support successfully.
[05/31 13:51:01    139s] Cell adder LLGs are deleted
[05/31 13:51:01    139s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:51:01    139s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:51:01    139s] # Building adder llgBox search-tree.
[05/31 13:51:01    139s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/31 13:51:01    139s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:4627.7M, EPOCH TIME: 1748713861.504399
[05/31 13:51:01    139s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:51:01    139s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:51:01    139s] OPERPROF:         Starting SiteArray-Init-FPlan at level 5, MEM:4627.7M, EPOCH TIME: 1748713861.504653
[05/31 13:51:01    139s] Max number of tech site patterns supported in site array is 256.
[05/31 13:51:01    139s] Core basic site is GF22_DST
[05/31 13:51:01    139s] After signature check, allow fast init is false, keep pre-filter is true.
[05/31 13:51:01    139s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/31 13:51:01    139s] SiteArray: non-trimmed site array dimensions = 9 x 43
[05/31 13:51:01    139s] SiteArray: use 12,288 bytes
[05/31 13:51:01    139s] SiteArray: current memory after site array memory allocation 4627.7M
[05/31 13:51:01    139s] SiteArray: FP blocked sites are writable
[05/31 13:51:01    139s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/31 13:51:01    139s] OPERPROF:           Starting Routing-Blockage-From-Wire-Via-StBox at level 6, MEM:4627.7M, EPOCH TIME: 1748713861.819452
[05/31 13:51:01    139s] Process 232 wires and vias for routing blockage analysis
[05/31 13:51:01    139s] OPERPROF:           Finished Routing-Blockage-From-Wire-Via-StBox at level 6, CPU:0.000, REAL:0.000, MEM:4627.7M, EPOCH TIME: 1748713861.819570
[05/31 13:51:01    139s] SiteArray: number of non floorplan blocked sites for llg default is 387
[05/31 13:51:01    139s] Atter site array init, number of instance map data is 0.
[05/31 13:51:01    139s] OPERPROF:         Finished SiteArray-Init-FPlan at level 5, CPU:0.151, REAL:0.315, MEM:4627.7M, EPOCH TIME: 1748713861.819837
[05/31 13:51:01    139s] 
[05/31 13:51:01    139s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 13:51:01    139s] 
[05/31 13:51:01    139s]  Skipping Pre_CCE_Colorizing (1369+2)!
[05/31 13:51:01    139s] OPERPROF:         Starting CMU at level 5, MEM:4627.7M, EPOCH TIME: 1748713861.820035
[05/31 13:51:01    139s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:4627.7M, EPOCH TIME: 1748713861.820246
[05/31 13:51:01    139s] 
[05/31 13:51:01    139s] Bad Lib Cell Checking (CMU) is done! (0)
[05/31 13:51:01    139s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.151, REAL:0.316, MEM:4627.7M, EPOCH TIME: 1748713861.820310
[05/31 13:51:01    139s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:4627.7M, EPOCH TIME: 1748713861.820332
[05/31 13:51:01    139s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:4627.7M, EPOCH TIME: 1748713861.820370
[05/31 13:51:01    139s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=4627.7MB).
[05/31 13:51:01    139s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.160, REAL:0.325, MEM:4627.7M, EPOCH TIME: 1748713861.820432
[05/31 13:51:01    139s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.160, REAL:0.325, MEM:4627.7M, EPOCH TIME: 1748713861.820451
[05/31 13:51:01    139s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1000984.2
[05/31 13:51:01    139s] OPERPROF:   Starting Refine-Place at level 2, MEM:4627.7M, EPOCH TIME: 1748713861.820524
[05/31 13:51:01    139s] *** Starting refinePlace (0:02:19 mem=4627.7M) ***
[05/31 13:51:01    139s] Total net bbox length = 1.028e+02 (6.109e+01 4.175e+01) (ext = 8.547e+01)
[05/31 13:51:01    139s] 
[05/31 13:51:01    139s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 13:51:01    139s] 
[05/31 13:51:01    139s]  Skipping Pre_CCE_Colorizing (1369+2)!
[05/31 13:51:01    139s] OPERPROF:     Starting RPlace-Color-Fixed-Insts at level 3, MEM:4627.7M, EPOCH TIME: 1748713861.820727
[05/31 13:51:01    139s] # Found 0 legal fixed insts to color.
[05/31 13:51:01    139s] OPERPROF:     Finished RPlace-Color-Fixed-Insts at level 3, CPU:0.000, REAL:0.000, MEM:4627.7M, EPOCH TIME: 1748713861.820760
[05/31 13:51:01    139s] OPERPROF:     Starting Placement-Init-Reg-Wire-Search-Tree at level 3, MEM:4627.7M, EPOCH TIME: 1748713861.820789
[05/31 13:51:01    139s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[05/31 13:51:01    139s] OPERPROF:     Finished Placement-Init-Reg-Wire-Search-Tree at level 3, CPU:0.000, REAL:0.000, MEM:4627.7M, EPOCH TIME: 1748713861.820846
[05/31 13:51:01    139s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/31 13:51:01    139s] Set min layer with default ( 2 )
[05/31 13:51:01    139s] Set max layer with default ( 127 )
[05/31 13:51:01    139s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 13:51:01    139s] Min route layer (adjusted) = 2
[05/31 13:51:01    139s] Max route layer (adjusted) = 11
[05/31 13:51:01    139s] Set min layer with default ( 2 )
[05/31 13:51:01    139s] Set max layer with default ( 127 )
[05/31 13:51:01    139s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 13:51:01    139s] Min route layer (adjusted) = 2
[05/31 13:51:01    139s] Max route layer (adjusted) = 11
[05/31 13:51:01    139s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:4627.7M, EPOCH TIME: 1748713861.824535
[05/31 13:51:01    139s] Starting refinePlace ...
[05/31 13:51:01    139s] Set min layer with default ( 2 )
[05/31 13:51:01    139s] Set max layer with default ( 127 )
[05/31 13:51:01    139s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 13:51:01    139s] Min route layer (adjusted) = 2
[05/31 13:51:01    139s] Max route layer (adjusted) = 11
[05/31 13:51:01    139s] Set min layer with default ( 2 )
[05/31 13:51:01    139s] Set max layer with default ( 127 )
[05/31 13:51:01    139s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 13:51:01    139s] Min route layer (adjusted) = 2
[05/31 13:51:01    139s] Max route layer (adjusted) = 11
[05/31 13:51:01    139s] DDP initSite1 nrRow 9 nrJob 9
[05/31 13:51:01    139s] DDP markSite nrRow 9 nrJob 9
[05/31 13:51:01    139s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[05/31 13:51:01    139s] ** Cut row section cpu time 0:00:00.0.
[05/31 13:51:01    139s]  ** Cut row section real time 0:00:00.0.
[05/31 13:51:01    139s]    Spread Effort: high, pre-route mode, useDDP on.
[05/31 13:51:01    139s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=4627.7MB) @(0:02:19 - 0:02:19).
[05/31 13:51:01    139s] Move report: preRPlace moves 10 insts, mean move: 0.03 um, max move: 0.06 um 
[05/31 13:51:01    139s] 	Max move on inst (intadd_0/U7): (2.38, 3.12) --> (2.44, 3.12)
[05/31 13:51:01    139s] 	Length: 18 sites, height: 1 rows, site name: GF22_DST, cell type: UDB116SVT24_ADDF_V1_1
[05/31 13:51:01    139s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:4627.7M, EPOCH TIME: 1748713861.841994
[05/31 13:51:01    139s] Tweakage: fix icg 0, fix clk 0.
[05/31 13:51:01    139s] Tweakage: density cost 0, scale 0.4.
[05/31 13:51:01    139s] Tweakage: activity cost 0, scale 1.0.
[05/31 13:51:01    139s] OPERPROF:         Starting Tweak-Cong-Engine/Core-Operation at level 5, MEM:4627.7M, EPOCH TIME: 1748713861.852326
[05/31 13:51:01    139s] OPERPROF:           Starting Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, MEM:4627.7M, EPOCH TIME: 1748713861.855803
[05/31 13:51:01    139s] Tweakage perm 0 insts, flip 0 insts.
[05/31 13:51:01    139s] Tweakage perm 0 insts, flip 0 insts.
[05/31 13:51:01    139s] Tweakage perm 0 insts, flip 0 insts.
[05/31 13:51:01    139s] Tweakage perm 0 insts, flip 0 insts.
[05/31 13:51:01    139s] OPERPROF:           Finished Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, CPU:0.000, REAL:0.000, MEM:4627.7M, EPOCH TIME: 1748713861.856091
[05/31 13:51:01    139s] OPERPROF:         Finished Tweak-Cong-Engine/Core-Operation at level 5, CPU:0.004, REAL:0.004, MEM:4627.7M, EPOCH TIME: 1748713861.856222
[05/31 13:51:01    139s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:0.004, REAL:0.014, MEM:4627.7M, EPOCH TIME: 1748713861.856284
[05/31 13:51:01    139s] Move report: Congestion aware Tweak moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/31 13:51:01    139s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:00.0, real=0:00:00.0, mem=4627.7mb) @(0:02:19 - 0:02:19).
[05/31 13:51:01    139s] 
[05/31 13:51:01    139s]  === Spiral for Logical I: (movable: 10) ===
[05/31 13:51:01    139s] 
[05/31 13:51:01    139s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[05/31 13:51:01    139s] 
[05/31 13:51:01    139s]  Info: 0 filler has been deleted!
[05/31 13:51:01    139s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[05/31 13:51:01    139s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[05/31 13:51:01    139s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/31 13:51:01    139s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=4595.7MB) @(0:02:19 - 0:02:19).
[05/31 13:51:01    139s] Move report: Detail placement moves 10 insts, mean move: 0.03 um, max move: 0.06 um 
[05/31 13:51:01    139s] 	Max move on inst (intadd_0/U7): (2.38, 3.12) --> (2.44, 3.12)
[05/31 13:51:01    139s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 4595.7MB
[05/31 13:51:01    139s] Statistics of distance of Instance movement in refine placement:
[05/31 13:51:01    139s]   maximum (X+Y) =         0.06 um
[05/31 13:51:01    139s]   inst (intadd_0/U7) with max move: (2.38, 3.121) -> (2.436, 3.12)
[05/31 13:51:01    139s]   mean    (X+Y) =         0.03 um
[05/31 13:51:01    139s] Summary Report:
[05/31 13:51:01    139s] Instances move: 10 (out of 10 movable)
[05/31 13:51:01    139s] Instances flipped: 0
[05/31 13:51:01    139s] Mean displacement: 0.03 um
[05/31 13:51:01    139s] Max displacement: 0.06 um (Instance: intadd_0/U7) (2.38, 3.121) -> (2.436, 3.12)
[05/31 13:51:01    139s] 	Length: 18 sites, height: 1 rows, site name: GF22_DST, cell type: UDB116SVT24_ADDF_V1_1
[05/31 13:51:01    139s] Physical-only instances move: 0 (out of 0 movable physical-only)
[05/31 13:51:01    139s] Total instances moved : 10
[05/31 13:51:01    139s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:0.019, REAL:0.060, MEM:4595.7M, EPOCH TIME: 1748713861.884172
[05/31 13:51:01    139s] Total net bbox length = 1.035e+02 (6.114e+01 4.234e+01) (ext = 8.594e+01)
[05/31 13:51:01    139s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 4595.7MB
[05/31 13:51:01    139s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=4595.7MB) @(0:02:19 - 0:02:19).
[05/31 13:51:01    139s] *** Finished refinePlace (0:02:19 mem=4595.7M) ***
[05/31 13:51:01    139s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1000984.2
[05/31 13:51:01    139s] OPERPROF:   Finished Refine-Place at level 2, CPU:0.023, REAL:0.064, MEM:4595.7M, EPOCH TIME: 1748713861.884370
[05/31 13:51:01    139s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:4595.7M, EPOCH TIME: 1748713861.884412
[05/31 13:51:01    139s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10).
[05/31 13:51:01    139s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:51:01    139s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:51:01    139s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:51:01    139s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.003, REAL:0.003, MEM:4595.7M, EPOCH TIME: 1748713861.887264
[05/31 13:51:01    139s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:0.186, REAL:0.392, MEM:4595.7M, EPOCH TIME: 1748713861.887323
[05/31 13:51:01    139s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:4595.7M, EPOCH TIME: 1748713861.887405
[05/31 13:51:01    139s] Starting Early Global Route congestion estimation: mem = 4595.7M
[05/31 13:51:01    139s] (I)      Initializing eGR engine (regular)
[05/31 13:51:01    139s] Set min layer with default ( 2 )
[05/31 13:51:01    139s] Set max layer with default ( 127 )
[05/31 13:51:01    139s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 13:51:01    139s] Min route layer (adjusted) = 2
[05/31 13:51:01    139s] Max route layer (adjusted) = 11
[05/31 13:51:01    139s] (I)      clean place blk overflow:
[05/31 13:51:01    139s] (I)      H : enabled 1.00 0
[05/31 13:51:01    139s] (I)      V : enabled 1.00 0
[05/31 13:51:01    139s] (I)      Initializing eGR engine (regular)
[05/31 13:51:01    139s] Set min layer with default ( 2 )
[05/31 13:51:01    139s] Set max layer with default ( 127 )
[05/31 13:51:01    139s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 13:51:01    139s] Min route layer (adjusted) = 2
[05/31 13:51:01    139s] Max route layer (adjusted) = 11
[05/31 13:51:01    139s] (I)      clean place blk overflow:
[05/31 13:51:01    139s] (I)      H : enabled 1.00 0
[05/31 13:51:01    139s] (I)      V : enabled 1.00 0
[05/31 13:51:01    139s] (I)      Started Early Global Route kernel ( Curr Mem: 4.43 MB )
[05/31 13:51:01    139s] (I)      Running eGR Regular flow
[05/31 13:51:01    139s] (I)      # wire layers (front) : 12
[05/31 13:51:01    139s] (I)      # wire layers (back)  : 0
[05/31 13:51:01    139s] (I)      min wire layer : 1
[05/31 13:51:01    139s] (I)      max wire layer : 11
[05/31 13:51:01    139s] (I)      # cut layers (front) : 11
[05/31 13:51:01    139s] (I)      # cut layers (back)  : 0
[05/31 13:51:01    139s] (I)      min cut layer : 1
[05/31 13:51:01    139s] (I)      max cut layer : 10
[05/31 13:51:01    139s] (I)      ================================== Layers ===================================
[05/31 13:51:01    139s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/31 13:51:01    139s] (I)      |  Z | ID |       Name |      Type | #Masks | Extra | Width | Space | Pitch |
[05/31 13:51:01    139s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/31 13:51:01    139s] (I)      |  0 |  0 |            |           |      1 |       |       |       |       |
[05/31 13:51:01    139s] (I)      | 33 |  0 |         CA |       cut |      1 |       |       |       |       |
[05/31 13:51:01    139s] (I)      |  1 |  1 |         M1 |      wire |      2 |       |    40 |    40 |   116 |
[05/31 13:51:01    139s] (I)      | 34 |  1 |         V1 |       cut |      1 |       |       |       |       |
[05/31 13:51:01    139s] (I)      |  2 |  2 |         M2 |      wire |      2 |       |    40 |    40 |    80 |
[05/31 13:51:01    139s] (I)      | 35 |  2 |         AY |       cut |      1 |       |       |       |       |
[05/31 13:51:01    139s] (I)      |  3 |  3 |         C1 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 13:51:01    139s] (I)      | 36 |  3 |         A1 |       cut |      1 |       |       |       |       |
[05/31 13:51:01    139s] (I)      |  4 |  4 |         C2 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 13:51:01    139s] (I)      | 37 |  4 |         A2 |       cut |      1 |       |       |       |       |
[05/31 13:51:01    139s] (I)      |  5 |  5 |         C3 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 13:51:01    139s] (I)      | 38 |  5 |         A3 |       cut |      1 |       |       |       |       |
[05/31 13:51:01    139s] (I)      |  6 |  6 |         C4 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 13:51:01    139s] (I)      | 39 |  6 |         A4 |       cut |      1 |       |       |       |       |
[05/31 13:51:01    139s] (I)      |  7 |  7 |         C5 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 13:51:01    139s] (I)      | 40 |  7 |         YS |       cut |      1 |       |       |       |       |
[05/31 13:51:01    139s] (I)      |  8 |  8 |         JA |      wire |      1 |       |   450 |   450 |   900 |
[05/31 13:51:01    139s] (I)      | 41 |  8 |         JV |       cut |      1 |       |       |       |       |
[05/31 13:51:01    139s] (I)      |  9 |  9 |         QA |      wire |      1 |       |  1200 |  1200 |  2400 |
[05/31 13:51:01    139s] (I)      | 42 |  9 |         JW |       cut |      1 |       |       |       |       |
[05/31 13:51:01    139s] (I)      | 10 | 10 |         QB |      wire |      1 |       |  1200 |  1200 |  2400 |
[05/31 13:51:01    139s] (I)      | 43 | 10 |         VV |       cut |      1 |       |       |       |       |
[05/31 13:51:01    139s] (I)      | 11 | 11 |         LB |      wire |      1 |       |  1800 |  1800 |  3600 |
[05/31 13:51:01    139s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/31 13:51:01    139s] (I)      | 64 |    |       LVTN |   implant |        |       |       |       |       |
[05/31 13:51:01    139s] (I)      | 65 |    |       LVTP |   implant |        |       |       |       |       |
[05/31 13:51:01    139s] (I)      | 66 |    |      SLVTN |   implant |        |       |       |       |       |
[05/31 13:51:01    139s] (I)      | 67 |    |      SLVTP |   implant |        |       |       |       |       |
[05/31 13:51:01    139s] (I)      | 68 |    |       RVTN |   implant |        |       |       |       |       |
[05/31 13:51:01    139s] (I)      | 69 |    |       RVTP |   implant |        |       |       |       |       |
[05/31 13:51:01    139s] (I)      | 70 |    |       HVTN |   implant |        |       |       |       |       |
[05/31 13:51:01    139s] (I)      | 71 |    |       HVTP |   implant |        |       |       |       |       |
[05/31 13:51:01    139s] (I)      | 72 |    |        LLN |   implant |        |       |       |       |       |
[05/31 13:51:01    139s] (I)      | 73 |    |        LLP |   implant |        |       |       |       |       |
[05/31 13:51:01    139s] (I)      | 74 |    |       ULLN |   implant |        |       |       |       |       |
[05/31 13:51:01    139s] (I)      | 75 |    |       ULLP |   implant |        |       |       |       |       |
[05/31 13:51:01    139s] (I)      | 76 |    |    EGSLVTN |   implant |        |       |       |       |       |
[05/31 13:51:01    139s] (I)      | 77 |    |    EGSLVTP |   implant |        |       |       |       |       |
[05/31 13:51:01    139s] (I)      | 78 |    |     EGLVTN |   implant |        |       |       |       |       |
[05/31 13:51:01    139s] (I)      | 79 |    |     EGLVTP |   implant |        |       |       |       |       |
[05/31 13:51:01    139s] (I)      | 80 |    |     EGULLP |   implant |        |       |       |       |       |
[05/31 13:51:01    139s] (I)      | 81 |    |  EGUOSLVTN |   implant |        |       |       |       |       |
[05/31 13:51:01    139s] (I)      | 82 |    |         LV |     other |        |    MS |       |       |       |
[05/31 13:51:01    139s] (I)      | 83 |    |         RS |     other |        |    MS |       |       |       |
[05/31 13:51:01    139s] (I)      | 84 |    |  CLIB_MKR1 |     other |        |    MS |       |       |       |
[05/31 13:51:01    139s] (I)      | 85 |    |  CLIB_MKR4 |     other |        |    MS |       |       |       |
[05/31 13:51:01    139s] (I)      | 86 |    | CLIB_MKR41 |     other |        |    MS |       |       |       |
[05/31 13:51:01    139s] (I)      | 87 |    |  CLIB_MKR5 |     other |        |    MS |       |       |       |
[05/31 13:51:01    139s] (I)      | 88 |    | CLIB_MKR51 |     other |        |    MS |       |       |       |
[05/31 13:51:01    139s] (I)      | 89 |    |  CLIB_MKR3 |     other |        |    MS |       |       |       |
[05/31 13:51:01    139s] (I)      | 90 |    | CLIB_MKR61 |     other |        |    MS |       |       |       |
[05/31 13:51:01    139s] (I)      | 91 |    |      MIXVT |     other |        |    MS |       |       |       |
[05/31 13:51:01    139s] (I)      | 92 |    |         RX | diffusion |        |    MS |       |       |       |
[05/31 13:51:01    139s] (I)      | 93 |    |         NW |     other |        |    MS |       |       |       |
[05/31 13:51:01    139s] (I)      | 94 |    |      SXCUT |     other |        |    MS |       |       |       |
[05/31 13:51:01    139s] (I)      | 95 |    |         CB |     other |        |       |       |       |       |
[05/31 13:51:01    139s] (I)      | 96 |    |    OVERLAP |   overlap |        |       |       |       |       |
[05/31 13:51:01    139s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/31 13:51:01    139s] (I)      Started Import and model ( Curr Mem: 4.43 MB )
[05/31 13:51:01    139s] (I)      == Non-default Options ==
[05/31 13:51:01    139s] (I)      Maximum routing layer                              : 11
[05/31 13:51:01    139s] (I)      Top routing layer                                  : 11
[05/31 13:51:01    139s] (I)      Number of threads                                  : 1
[05/31 13:51:01    139s] (I)      Source-to-sink ratio                               : 0.300000
[05/31 13:51:01    139s] (I)      Route tie net to shape                             : auto
[05/31 13:51:01    139s] (I)      Use non-blocking free Dbs wires                    : false
[05/31 13:51:01    139s] (I)      Method to set GCell size                           : row
[05/31 13:51:01    139s] (I)      Tie hi/lo max distance                             : 5.400000
[05/31 13:51:01    139s] (I)      Counted 10 PG shapes. eGR will not process PG shapes layer by layer.
[05/31 13:51:01    139s] (I)      ============== Pin Summary ==============
[05/31 13:51:01    139s] (I)      +-------+--------+---------+------------+
[05/31 13:51:01    139s] (I)      | Layer | # pins | % total |      Group |
[05/31 13:51:01    139s] (I)      +-------+--------+---------+------------+
[05/31 13:51:01    139s] (I)      |     1 |      5 |   10.64 |        Pin |
[05/31 13:51:01    139s] (I)      |     2 |     34 |   72.34 |        Pin |
[05/31 13:51:01    139s] (I)      |     3 |      8 |   17.02 |        Pin |
[05/31 13:51:01    139s] (I)      |     4 |      0 |    0.00 | Pin access |
[05/31 13:51:01    139s] (I)      |     5 |      0 |    0.00 | Pin access |
[05/31 13:51:01    139s] (I)      |     6 |      0 |    0.00 |      Other |
[05/31 13:51:01    139s] (I)      |     7 |      0 |    0.00 |      Other |
[05/31 13:51:01    139s] (I)      |     8 |      0 |    0.00 |      Other |
[05/31 13:51:01    139s] (I)      |     9 |      0 |    0.00 |      Other |
[05/31 13:51:01    139s] (I)      |    10 |      0 |    0.00 |      Other |
[05/31 13:51:01    139s] (I)      |    11 |      0 |    0.00 |      Other |
[05/31 13:51:01    139s] (I)      +-------+--------+---------+------------+
[05/31 13:51:01    139s] (I)      Use row-based GCell size
[05/31 13:51:01    139s] (I)      Use row-based GCell align
[05/31 13:51:01    139s] (I)      layer 0 area = 6400
[05/31 13:51:01    139s] (I)      layer 1 area = 8800
[05/31 13:51:01    139s] (I)      layer 2 area = 11000
[05/31 13:51:01    139s] (I)      layer 3 area = 11000
[05/31 13:51:01    139s] (I)      layer 4 area = 11000
[05/31 13:51:01    139s] (I)      layer 5 area = 11000
[05/31 13:51:01    139s] (I)      layer 6 area = 11000
[05/31 13:51:01    139s] (I)      layer 7 area = 810000
[05/31 13:51:01    139s] (I)      layer 8 area = 2000000
[05/31 13:51:01    139s] (I)      layer 9 area = 2000000
[05/31 13:51:01    139s] (I)      layer 10 area = 0
[05/31 13:51:01    139s] (I)      GCell unit size   : 540
[05/31 13:51:01    139s] (I)      GCell multiplier  : 1
[05/31 13:51:01    139s] (I)      GCell row height  : 540
[05/31 13:51:01    139s] (I)      Actual row height : 540
[05/31 13:51:01    139s] (I)      GCell align ref   : 1044 960
[05/31 13:51:01    139s] [NR-eGR] Track table information for default rule: 
[05/31 13:51:01    139s] [NR-eGR] M1 has single uniform track structure
[05/31 13:51:01    139s] [NR-eGR] M2 has single uniform track structure
[05/31 13:51:01    139s] [NR-eGR] C1 has single uniform track structure
[05/31 13:51:01    139s] [NR-eGR] C2 has single uniform track structure
[05/31 13:51:01    139s] [NR-eGR] C3 has single uniform track structure
[05/31 13:51:01    139s] [NR-eGR] C4 has single uniform track structure
[05/31 13:51:01    139s] [NR-eGR] C5 has single uniform track structure
[05/31 13:51:01    139s] [NR-eGR] JA has single uniform track structure
[05/31 13:51:01    139s] [NR-eGR] QA has single uniform track structure
[05/31 13:51:01    139s] [NR-eGR] QB has single uniform track structure
[05/31 13:51:01    139s] [NR-eGR] LB has single uniform track structure
[05/31 13:51:01    139s] (I)      ========================= Default via ==========================
[05/31 13:51:01    139s] (I)      +----+------------------+--------------------------------------+
[05/31 13:51:01    139s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut                      |
[05/31 13:51:01    139s] (I)      +----+------------------+--------------------------------------+
[05/31 13:51:01    139s] (I)      |  1 |    3  VIA01      |  121  VIA01_BAR_V_0_30_0_30_V1       |
[05/31 13:51:01    139s] (I)      |  2 |  220  VIA02      |  289  VIA02_BAR_H_0_30_2_30_AY       |
[05/31 13:51:01    139s] (I)      |  3 |  401  VIA03      |  411  VIA03_BAR_V_0_36_23_23_A1      |
[05/31 13:51:01    139s] (I)      |  4 |  439  VIA04      |  453  VIA04_BAR_H_0_36_23_23_A2      |
[05/31 13:51:01    139s] (I)      |  5 |  484  VIA05      |  494  VIA05_BAR_V_0_36_23_23_A3      |
[05/31 13:51:01    139s] (I)      |  6 |  522  VIA06      |  536  VIA06_BAR_H_0_36_23_23_A4      |
[05/31 13:51:01    139s] (I)      |  7 |  567  VIA07      |  569  VIA07_18_72_18_72_VH_2CUT_H_YS |
[05/31 13:51:01    139s] (I)      |  8 |  572  VIA08      |  572  VIA08                          |
[05/31 13:51:01    139s] (I)      |  9 |  573  VIA09      |  573  VIA09                          |
[05/31 13:51:01    139s] (I)      | 10 |  574  VIA10      |  574  VIA10                          |
[05/31 13:51:01    139s] (I)      +----+------------------+--------------------------------------+
[05/31 13:51:01    139s] (I)      Design has 0 placement macros with 0 shapes. 
[05/31 13:51:01    139s] [NR-eGR] Read 0 PG shapes
[05/31 13:51:01    139s] [NR-eGR] Read 0 clock shapes
[05/31 13:51:01    139s] [NR-eGR] Read 0 other shapes
[05/31 13:51:01    139s] [NR-eGR] #Routing Blockages  : 0
[05/31 13:51:01    139s] [NR-eGR] #Instance Blockages : 243
[05/31 13:51:01    139s] [NR-eGR] #PG Blockages       : 0
[05/31 13:51:01    139s] [NR-eGR] #Halo Blockages     : 0
[05/31 13:51:01    139s] [NR-eGR] #Boundary Blockages : 0
[05/31 13:51:01    139s] [NR-eGR] #Clock Blockages    : 0
[05/31 13:51:01    139s] [NR-eGR] #Other Blockages    : 0
[05/31 13:51:01    139s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/31 13:51:01    139s] (I)      Custom ignore net properties:
[05/31 13:51:01    139s] (I)      1 : NotLegal
[05/31 13:51:01    139s] (I)      Default ignore net properties:
[05/31 13:51:01    139s] (I)      1 : Special
[05/31 13:51:01    139s] (I)      2 : Analog
[05/31 13:51:01    139s] (I)      3 : Fixed
[05/31 13:51:01    139s] (I)      4 : Skipped
[05/31 13:51:01    139s] (I)      5 : MixedSignal
[05/31 13:51:01    139s] (I)      Prerouted net properties:
[05/31 13:51:01    139s] (I)      1 : NotLegal
[05/31 13:51:01    139s] (I)      2 : Special
[05/31 13:51:01    139s] (I)      3 : Analog
[05/31 13:51:01    139s] (I)      4 : Fixed
[05/31 13:51:01    139s] (I)      5 : Skipped
[05/31 13:51:01    139s] (I)      6 : MixedSignal
[05/31 13:51:01    139s] [NR-eGR] Early global route reroute all routable nets
[05/31 13:51:01    139s] [NR-eGR] #prerouted nets         : 0
[05/31 13:51:01    139s] [NR-eGR] #prerouted special nets : 0
[05/31 13:51:01    139s] [NR-eGR] #prerouted wires        : 0
[05/31 13:51:01    139s] [NR-eGR] Read 36 nets ( ignored 0 )
[05/31 13:51:01    139s] (I)        Front-side 36 ( ignored 0 )
[05/31 13:51:01    139s] (I)        Back-side  0 ( ignored 0 )
[05/31 13:51:01    139s] (I)        Both-side  0 ( ignored 0 )
[05/31 13:51:01    139s] (I)      Reading macro buffers
[05/31 13:51:01    139s] (I)      Number of macros with buffers: 0
[05/31 13:51:01    139s] (I)      early_global_route_priority property id does not exist.
[05/31 13:51:01    139s] (I)      Setting up GCell size
[05/31 13:51:01    139s] (I)      Base Grid  :    13 x    12
[05/31 13:51:01    139s] (I)      Final Grid :     7 x     6
[05/31 13:51:01    139s] (I)      Read Num Blocks=243  Num Prerouted Wires=0  Num CS=0
[05/31 13:51:01    139s] (I)      Layer 1 (H) : #blockages 235 : #preroutes 0
[05/31 13:51:01    139s] (I)      Layer 2 (V) : #blockages 8 : #preroutes 0
[05/31 13:51:01    139s] (I)      Layer 3 (H) : #blockages 0 : #preroutes 0
[05/31 13:51:01    139s] (I)      Layer 4 (V) : #blockages 0 : #preroutes 0
[05/31 13:51:01    139s] (I)      Layer 5 (H) : #blockages 0 : #preroutes 0
[05/31 13:51:01    139s] (I)      Layer 6 (V) : #blockages 0 : #preroutes 0
[05/31 13:51:01    139s] (I)      Layer 7 (H) : #blockages 0 : #preroutes 0
[05/31 13:51:01    139s] (I)      Layer 8 (V) : #blockages 0 : #preroutes 0
[05/31 13:51:01    139s] (I)      Layer 9 (H) : #blockages 0 : #preroutes 0
[05/31 13:51:01    139s] (I)      Layer 10 (V) : #blockages 0 : #preroutes 0
[05/31 13:51:01    139s] (I)      Track adjustment: Reducing 0 tracks (15.00%) for Layer1
[05/31 13:51:01    139s] (I)      Track adjustment: Reducing 78 tracks (15.00%) for Layer2
[05/31 13:51:01    139s] (I)      Track adjustment: Reducing 48 tracks (12.00%) for Layer3
[05/31 13:51:01    139s] (I)      Number of ignored nets                =      0
[05/31 13:51:01    139s] (I)      Number of connected nets              =      0
[05/31 13:51:01    139s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/31 13:51:01    139s] (I)      Number of clock nets                  =      0.  Ignored: No
[05/31 13:51:01    139s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/31 13:51:01    139s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/31 13:51:01    139s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/31 13:51:01    139s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/31 13:51:01    139s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/31 13:51:01    139s] (I)      Ndr track 0 does not exist
[05/31 13:51:01    139s] (I)      ---------------------Grid Graph Info--------------------
[05/31 13:51:01    139s] (I)      Routing area        : (0, 0) - (7076, 6880)
[05/31 13:51:01    139s] (I)      Core area           : (1044, 960) - (6032, 5920)
[05/31 13:51:01    139s] (I)      Site width          :   116  (dbu)
[05/31 13:51:01    139s] (I)      Row height          :   540  (dbu)
[05/31 13:51:01    139s] (I)      GCell row height    :   540  (dbu)
[05/31 13:51:01    139s] (I)      GCell width         :  1080  (dbu)
[05/31 13:51:01    139s] (I)      GCell height        :  1080  (dbu)
[05/31 13:51:01    139s] (I)      Grid                :     7     6    11
[05/31 13:51:01    139s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/31 13:51:01    139s] (I)      Vertical capacity   :     0     0   540     0   540     0   540     0   540     0   540
[05/31 13:51:01    139s] (I)      Horizontal capacity :     0   540     0   540     0   540     0   540     0   540     0
[05/31 13:51:01    139s] (I)      Default wire width  :    40    40    44    44    44    44    44   450  1200  1200  1800
[05/31 13:51:01    139s] (I)      Default wire space  :    40    40    46    46    46    46    46   450  1200  1200  1800
[05/31 13:51:01    139s] (I)      Default wire pitch  :    80    80    90    90    90    90    90   900  2400  2400  3600
[05/31 13:51:01    139s] (I)      Default pitch size  :    80    80    90    90    90    90    90   900  2400  2400  3600
[05/31 13:51:01    139s] (I)      First track coord   :    58    80    54    60    54    60    54   960  3444  3360  3658
[05/31 13:51:01    139s] (I)      Num tracks per GCell: 13.50 13.50 12.00 12.00 12.00 12.00 12.00  1.20  0.45  0.45  0.30
[05/31 13:51:01    139s] (I)      Total num of tracks :    61    85    78    76    78    76    78     7     2     2     1
[05/31 13:51:01    139s] (I)      Num of masks        :     2     2     1     1     1     1     1     1     1     1     1
[05/31 13:51:01    139s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/31 13:51:01    139s] (I)      --------------------------------------------------------
[05/31 13:51:01    139s] 
[05/31 13:51:01    139s] [NR-eGR] ============ Routing rule table ============
[05/31 13:51:01    139s] [NR-eGR] Rule id: 0  Nets: 36
[05/31 13:51:01    139s] [NR-eGR] ========================================
[05/31 13:51:01    139s] [NR-eGR] 
[05/31 13:51:01    139s] (I)      ======== NDR :  =========
[05/31 13:51:01    139s] (I)      +--------------+--------+
[05/31 13:51:01    139s] (I)      |           ID |      0 |
[05/31 13:51:01    139s] (I)      |         Name |        |
[05/31 13:51:01    139s] (I)      |      Default |    yes |
[05/31 13:51:01    139s] (I)      |  Clk Special |     no |
[05/31 13:51:01    139s] (I)      | Hard spacing |     no |
[05/31 13:51:01    139s] (I)      |    NDR track | (none) |
[05/31 13:51:01    139s] (I)      |      NDR via | (none) |
[05/31 13:51:01    139s] (I)      |  Extra space |      0 |
[05/31 13:51:01    139s] (I)      |      Shields |      0 |
[05/31 13:51:01    139s] (I)      |   Demand (H) |      1 |
[05/31 13:51:01    139s] (I)      |   Demand (V) |      1 |
[05/31 13:51:01    139s] (I)      |        #Nets |     36 |
[05/31 13:51:01    139s] (I)      +--------------+--------+
[05/31 13:51:01    139s] (I)      +-------------------------------------------------------------------------------------+
[05/31 13:51:01    139s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[05/31 13:51:01    139s] (I)      +-------------------------------------------------------------------------------------+
[05/31 13:51:01    139s] (I)      |    M2     40       40     80       80      1      1      1    100    100        yes |
[05/31 13:51:01    139s] (I)      |    C1     44       46     90       90      1      1      1    100    100        yes |
[05/31 13:51:01    139s] (I)      |    C2     44       46     90       90      1      1      1    100    100        yes |
[05/31 13:51:01    139s] (I)      |    C3     44       46     90       90      1      1      1    100    100        yes |
[05/31 13:51:01    139s] (I)      |    C4     44       46     90       90      1      1      1    100    100        yes |
[05/31 13:51:01    139s] (I)      |    C5     44       46     90       90      1      1      1    100    100        yes |
[05/31 13:51:01    139s] (I)      |    JA    450      450    900      900      1      1      1    100    100        yes |
[05/31 13:51:01    139s] (I)      |    QA   1200     1200   2400     2400      1      1      1    100    100        yes |
[05/31 13:51:01    139s] (I)      |    QB   1200     1200   2400     2400      1      1      1    100    100        yes |
[05/31 13:51:01    139s] (I)      |    LB   1800     1800   3600     3600      1      1      1    100    100        yes |
[05/31 13:51:01    139s] (I)      +-------------------------------------------------------------------------------------+
[05/31 13:51:01    139s] (I)      =============== Blocked Tracks ===============
[05/31 13:51:01    139s] (I)      +-------+---------+----------+---------------+
[05/31 13:51:01    139s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/31 13:51:01    139s] (I)      +-------+---------+----------+---------------+
[05/31 13:51:01    139s] (I)      |     1 |       0 |        0 |         0.00% |
[05/31 13:51:01    139s] (I)      |     2 |     595 |      188 |        31.60% |
[05/31 13:51:01    139s] (I)      |     3 |     468 |      146 |        31.20% |
[05/31 13:51:01    139s] (I)      |     4 |     532 |        0 |         0.00% |
[05/31 13:51:01    139s] (I)      |     5 |     468 |        0 |         0.00% |
[05/31 13:51:01    139s] (I)      |     6 |     532 |        0 |         0.00% |
[05/31 13:51:01    139s] (I)      |     7 |     468 |        0 |         0.00% |
[05/31 13:51:01    139s] (I)      |     8 |      49 |        0 |         0.00% |
[05/31 13:51:01    139s] (I)      |     9 |      12 |        0 |         0.00% |
[05/31 13:51:01    139s] (I)      |    10 |      14 |        0 |         0.00% |
[05/31 13:51:01    139s] (I)      |    11 |       6 |        0 |         0.00% |
[05/31 13:51:01    139s] (I)      +-------+---------+----------+---------------+
[05/31 13:51:01    139s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.03 sec, Curr Mem: 4.44 MB )
[05/31 13:51:01    139s] (I)      Reset routing kernel
[05/31 13:51:01    139s] (I)      Started Global Routing ( Curr Mem: 4.44 MB )
[05/31 13:51:01    139s] (I)      totalPins=75  totalGlobalPin=74 (98.67%)
[05/31 13:51:01    139s] (I)      ================= Net Group Info =================
[05/31 13:51:01    139s] (I)      +----+----------------+--------------+-----------+
[05/31 13:51:01    139s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[05/31 13:51:01    139s] (I)      +----+----------------+--------------+-----------+
[05/31 13:51:01    139s] (I)      |  1 |             36 |        M2(2) |    LB(11) |
[05/31 13:51:01    139s] (I)      +----+----------------+--------------+-----------+
[05/31 13:51:01    139s] (I)      total 2D Cap : 2757 = (1485 H, 1272 V)
[05/31 13:51:01    139s] (I)      total 2D Demand : 1 = (1 H, 0 V)
[05/31 13:51:01    139s] (I)      #blocked GCells = 0
[05/31 13:51:01    139s] (I)      #regions = 1
[05/31 13:51:01    139s] [NR-eGR] Layer group 1: route 36 net(s) in layer range [2, 11]
[05/31 13:51:01    139s] (I)      
[05/31 13:51:01    139s] (I)      ============  Phase 1a Route ============
[05/31 13:51:01    139s] (I)      Usage: 80 = (51 H, 29 V) = (3.43% H, 2.28% V) = (5.508e+01um H, 3.132e+01um V)
[05/31 13:51:01    139s] (I)      
[05/31 13:51:01    139s] (I)      ============  Phase 1b Route ============
[05/31 13:51:01    139s] (I)      Usage: 80 = (51 H, 29 V) = (3.43% H, 2.28% V) = (5.508e+01um H, 3.132e+01um V)
[05/31 13:51:01    139s] (I)      Overflow of layer group 1: 0.00% H + 2.33% V. EstWL: 8.640000e+01um
[05/31 13:51:01    139s] (I)      Congestion metric : 0.00%H 6.25%V, 6.25%HV
[05/31 13:51:01    139s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/31 13:51:01    139s] (I)      
[05/31 13:51:01    139s] (I)      ============  Phase 1c Route ============
[05/31 13:51:01    139s] (I)      Usage: 80 = (51 H, 29 V) = (3.43% H, 2.28% V) = (5.508e+01um H, 3.132e+01um V)
[05/31 13:51:01    139s] (I)      
[05/31 13:51:01    139s] (I)      ============  Phase 1d Route ============
[05/31 13:51:01    139s] (I)      Usage: 80 = (51 H, 29 V) = (3.43% H, 2.28% V) = (5.508e+01um H, 3.132e+01um V)
[05/31 13:51:01    139s] (I)      
[05/31 13:51:01    139s] (I)      ============  Phase 1e Route ============
[05/31 13:51:01    139s] (I)      Usage: 80 = (51 H, 29 V) = (3.43% H, 2.28% V) = (5.508e+01um H, 3.132e+01um V)
[05/31 13:51:01    139s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 2.33% V. EstWL: 8.640000e+01um
[05/31 13:51:01    139s] (I)      
[05/31 13:51:01    139s] (I)      ============  Phase 1l Route ============
[05/31 13:51:01    139s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/31 13:51:01    139s] (I)      Layer  2:        296        22         1           0         486    ( 0.00%) 
[05/31 13:51:01    139s] (I)      Layer  3:        257        29         1           0         420    ( 0.00%) 
[05/31 13:51:01    139s] (I)      Layer  4:        456        29         0           0         432    ( 0.00%) 
[05/31 13:51:01    139s] (I)      Layer  5:        390         6         0           0         420    ( 0.00%) 
[05/31 13:51:01    139s] (I)      Layer  6:        456         0         0           0         432    ( 0.00%) 
[05/31 13:51:01    139s] (I)      Layer  7:        390         0         0           0         420    ( 0.00%) 
[05/31 13:51:01    139s] (I)      Layer  8:         42         0         0           0          43    ( 0.00%) 
[05/31 13:51:01    139s] (I)      Layer  9:         10         0         0          11           4    (71.43%) 
[05/31 13:51:01    139s] (I)      Layer 10:         12         0         0          11           5    (66.67%) 
[05/31 13:51:01    139s] (I)      Layer 11:          5         0         0           9           2    (85.71%) 
[05/31 13:51:01    139s] (I)      Total:          2314        86         2          30        2663    ( 1.11%) 
[05/31 13:51:01    139s] (I)      
[05/31 13:51:01    139s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/31 13:51:01    139s] [NR-eGR]                        OverCon            
[05/31 13:51:01    139s] [NR-eGR]                         #Gcell     %Gcell
[05/31 13:51:01    139s] [NR-eGR]        Layer               (1)    OverCon
[05/31 13:51:01    139s] [NR-eGR] ----------------------------------------------
[05/31 13:51:01    139s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[05/31 13:51:01    139s] [NR-eGR]      M2 ( 2)         1( 2.70%)   ( 2.70%) 
[05/31 13:51:01    139s] [NR-eGR]      C1 ( 3)         1( 2.78%)   ( 2.78%) 
[05/31 13:51:01    139s] [NR-eGR]      C2 ( 4)         0( 0.00%)   ( 0.00%) 
[05/31 13:51:01    139s] [NR-eGR]      C3 ( 5)         0( 0.00%)   ( 0.00%) 
[05/31 13:51:01    139s] [NR-eGR]      C4 ( 6)         0( 0.00%)   ( 0.00%) 
[05/31 13:51:01    139s] [NR-eGR]      C5 ( 7)         0( 0.00%)   ( 0.00%) 
[05/31 13:51:01    139s] [NR-eGR]      JA ( 8)         0( 0.00%)   ( 0.00%) 
[05/31 13:51:01    139s] [NR-eGR]      QA ( 9)         0( 0.00%)   ( 0.00%) 
[05/31 13:51:01    139s] [NR-eGR]      QB (10)         0( 0.00%)   ( 0.00%) 
[05/31 13:51:01    139s] [NR-eGR]      LB (11)         0( 0.00%)   ( 0.00%) 
[05/31 13:51:01    139s] [NR-eGR] ----------------------------------------------
[05/31 13:51:01    139s] [NR-eGR]        Total         2( 0.72%)   ( 0.72%) 
[05/31 13:51:01    139s] [NR-eGR] 
[05/31 13:51:01    139s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.03 sec, Curr Mem: 4.44 MB )
[05/31 13:51:01    139s] (I)      Updating congestion map
[05/31 13:51:01    139s] (I)      total 2D Cap : 2777 = (1497 H, 1280 V)
[05/31 13:51:01    139s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/31 13:51:01    139s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.02 sec, Real: 0.06 sec, Curr Mem: 4.44 MB )
[05/31 13:51:01    139s] Early Global Route congestion estimation runtime: 0.07 seconds, mem = 4603.7M
[05/31 13:51:01    139s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.023, REAL:0.066, MEM:4603.7M, EPOCH TIME: 1748713861.953503
[05/31 13:51:01    139s] OPERPROF: Starting HotSpotCal at level 1, MEM:4603.7M, EPOCH TIME: 1748713861.953525
[05/31 13:51:01    139s] [hotspot] +------------+---------------+---------------+
[05/31 13:51:01    139s] [hotspot] |            |   max hotspot | total hotspot |
[05/31 13:51:01    139s] [hotspot] +------------+---------------+---------------+
[05/31 13:51:01    139s] [hotspot] | normalized |          0.00 |          0.00 |
[05/31 13:51:01    139s] [hotspot] +------------+---------------+---------------+
[05/31 13:51:01    139s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/31 13:51:01    139s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/31 13:51:01    139s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:4619.7M, EPOCH TIME: 1748713861.954027
[05/31 13:51:01    139s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:4619.7M, EPOCH TIME: 1748713861.954087
[05/31 13:51:01    139s] Starting Early Global Route wiring: mem = 4619.7M
[05/31 13:51:01    139s] (I)      Running track assignment and export wires
[05/31 13:51:01    139s] (I)      Delete wires for 36 nets 
[05/31 13:51:01    139s] (I)      ============= Track Assignment ============
[05/31 13:51:01    139s] (I)      Started Track Assignment (1T) ( Curr Mem: 4.45 MB )
[05/31 13:51:01    139s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[05/31 13:51:01    139s] (I)      Run Multi-thread track assignment
[05/31 13:51:01    139s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 4.45 MB )
[05/31 13:51:01    139s] (I)      Started Export ( Curr Mem: 4.45 MB )
[05/31 13:51:01    139s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[05/31 13:51:01    139s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[05/31 13:51:01    139s] [NR-eGR] --------------------------------------------------------------------------
[05/31 13:51:01    139s] [NR-eGR]             Length (um)  Vias 
[05/31 13:51:01    139s] [NR-eGR] ------------------------------
[05/31 13:51:01    139s] [NR-eGR]  M1  (1V)             0     5 
[05/31 13:51:01    139s] [NR-eGR]  M2  (2H)            40    78 
[05/31 13:51:01    139s] [NR-eGR]  C1  (3V)            42    37 
[05/31 13:51:01    139s] [NR-eGR]  C2  (4H)            26    10 
[05/31 13:51:01    139s] [NR-eGR]  C3  (5V)             7     0 
[05/31 13:51:01    139s] [NR-eGR]  C4  (6H)             0     0 
[05/31 13:51:01    139s] [NR-eGR]  C5  (7V)             0     0 
[05/31 13:51:01    139s] [NR-eGR]  JA  (8H)             0     0 
[05/31 13:51:01    139s] [NR-eGR]  QA  (9V)             0     0 
[05/31 13:51:01    139s] [NR-eGR]  QB  (10H)            0     0 
[05/31 13:51:01    139s] [NR-eGR]  LB  (11V)            0     0 
[05/31 13:51:01    139s] [NR-eGR] ------------------------------
[05/31 13:51:01    139s] [NR-eGR]      Total          115   130 
[05/31 13:51:01    139s] [NR-eGR] --------------------------------------------------------------------------
[05/31 13:51:01    139s] [NR-eGR] Total half perimeter of net bounding box: 103um
[05/31 13:51:01    139s] [NR-eGR] Total length: 115um, number of vias: 130
[05/31 13:51:01    139s] [NR-eGR] --------------------------------------------------------------------------
[05/31 13:51:01    139s] (I)      == Layer wire length by net rule ==
[05/31 13:51:01    139s] (I)                  Default 
[05/31 13:51:01    139s] (I)      --------------------
[05/31 13:51:01    139s] (I)       M1  (1V)       0um 
[05/31 13:51:01    139s] (I)       M2  (2H)      40um 
[05/31 13:51:01    139s] (I)       C1  (3V)      42um 
[05/31 13:51:01    139s] (I)       C2  (4H)      26um 
[05/31 13:51:01    139s] (I)       C3  (5V)       7um 
[05/31 13:51:01    139s] (I)       C4  (6H)       0um 
[05/31 13:51:01    139s] (I)       C5  (7V)       0um 
[05/31 13:51:01    139s] (I)       JA  (8H)       0um 
[05/31 13:51:01    139s] (I)       QA  (9V)       0um 
[05/31 13:51:01    139s] (I)       QB  (10H)      0um 
[05/31 13:51:01    139s] (I)       LB  (11V)      0um 
[05/31 13:51:01    139s] (I)      --------------------
[05/31 13:51:01    139s] (I)           Total    115um 
[05/31 13:51:01    139s] (I)      == Layer via count by net rule ==
[05/31 13:51:01    139s] (I)                  Default 
[05/31 13:51:01    139s] (I)      --------------------
[05/31 13:51:01    139s] (I)       M1  (1V)         5 
[05/31 13:51:01    139s] (I)       M2  (2H)        78 
[05/31 13:51:01    139s] (I)       C1  (3V)        37 
[05/31 13:51:01    139s] (I)       C2  (4H)        10 
[05/31 13:51:01    139s] (I)       C3  (5V)         0 
[05/31 13:51:01    139s] (I)       C4  (6H)         0 
[05/31 13:51:01    139s] (I)       C5  (7V)         0 
[05/31 13:51:01    139s] (I)       JA  (8H)         0 
[05/31 13:51:01    139s] (I)       QA  (9V)         0 
[05/31 13:51:01    139s] (I)       QB  (10H)        0 
[05/31 13:51:01    139s] (I)       LB  (11V)        0 
[05/31 13:51:01    139s] (I)      --------------------
[05/31 13:51:01    139s] (I)           Total      130 
[05/31 13:51:01    139s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4.45 MB )
[05/31 13:51:01    139s] eee: RC Grid memory freed = 1188 (3 X 3 X 11 X 12b)
[05/31 13:51:01    139s] (I)      Global routing data unavailable, rerun eGR
[05/31 13:51:01    139s] (I)      Initializing eGR engine (regular)
[05/31 13:51:01    139s] Set min layer with default ( 2 )
[05/31 13:51:01    139s] Set max layer with default ( 127 )
[05/31 13:51:01    139s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 13:51:01    139s] Min route layer (adjusted) = 2
[05/31 13:51:01    139s] Max route layer (adjusted) = 11
[05/31 13:51:01    139s] (I)      clean place blk overflow:
[05/31 13:51:01    139s] (I)      H : enabled 1.00 0
[05/31 13:51:01    139s] (I)      V : enabled 1.00 0
[05/31 13:51:01    139s] Early Global Route wiring runtime: 0.02 seconds, mem = 4619.7M
[05/31 13:51:01    139s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.005, REAL:0.018, MEM:4619.7M, EPOCH TIME: 1748713861.971833
[05/31 13:51:01    139s] 0 delay mode for cte disabled.
[05/31 13:51:01    139s] SKP cleared!
[05/31 13:51:01    139s] 
[05/31 13:51:01    139s] *** Finished incrementalPlace (cpu=0:00:00.7, real=0:00:02.0)***
[05/31 13:51:02    139s] OPERPROF: Starting GP-eGR-PG-Cleanup at level 1, MEM:4619.7M, EPOCH TIME: 1748713862.005544
[05/31 13:51:02    139s] OPERPROF: Finished GP-eGR-PG-Cleanup at level 1, CPU:0.000, REAL:0.000, MEM:4619.7M, EPOCH TIME: 1748713862.005592
[05/31 13:51:02    139s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:4619.7M, EPOCH TIME: 1748713862.010639
[05/31 13:51:02    139s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:51:02    139s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:51:02    139s] Cell adder LLGs are deleted
[05/31 13:51:02    139s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:51:02    139s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:51:02    139s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:4619.7M, EPOCH TIME: 1748713862.010852
[05/31 13:51:02    139s] Start to check current routing status for nets...
[05/31 13:51:02    139s] All nets are already routed correctly.
[05/31 13:51:02    139s] End to check current routing status for nets (mem=4619.7M)
[05/31 13:51:02    139s] Extraction called for design 'adder' of instances=10 and nets=40 using extraction engine 'preRoute' .
[05/31 13:51:02    139s] PreRoute RC Extraction called for design adder.
[05/31 13:51:02    139s] RC Extraction called in multi-corner(2) mode.
[05/31 13:51:02    139s] RCMode: PreRoute
[05/31 13:51:02    139s]       RC Corner Indexes            0       1   
[05/31 13:51:02    139s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/31 13:51:02    139s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/31 13:51:02    139s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/31 13:51:02    139s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/31 13:51:02    139s] Shrink Factor                : 1.00000
[05/31 13:51:02    139s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/31 13:51:02    139s] Using Quantus QRC technology file ...
[05/31 13:51:02    139s] eee: RC Grid memory allocated = 1188 (3 X 3 X 11 X 12b)
[05/31 13:51:02    139s] Updating RC Grid density data for preRoute extraction ...
[05/31 13:51:02    139s] eee: pegSigSF=1.070000
[05/31 13:51:02    139s] Initializing multi-corner resistance tables ...
[05/31 13:51:02    139s] eee: Grid unit RC data computation started
[05/31 13:51:02    139s] eee: Grid unit RC data computation completed
[05/31 13:51:02    139s] eee: l=1 avDens=0.001193 usedTrk=0.222222 availTrk=186.206897 sigTrk=0.222222
[05/31 13:51:02    139s] eee: l=2 avDens=0.036631 usedTrk=7.417778 availTrk=202.500000 sigTrk=7.417778
[05/31 13:51:02    139s] eee: l=3 avDens=0.042996 usedTrk=7.739259 availTrk=180.000000 sigTrk=7.739259
[05/31 13:51:02    139s] eee: l=4 avDens=0.027107 usedTrk=4.879259 availTrk=180.000000 sigTrk=4.879259
[05/31 13:51:02    139s] eee: l=5 avDens=0.010972 usedTrk=1.316667 availTrk=120.000000 sigTrk=1.316667
[05/31 13:51:02    139s] eee: l=6 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 13:51:02    139s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 13:51:02    139s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 13:51:02    139s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 13:51:02    139s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 13:51:02    139s] eee: l=11 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 13:51:02    139s] {RT rc_slow 0 2 11  {8 0} 1}
[05/31 13:51:02    139s] eee: LAM-FP: thresh=1 ; dimX=88.450000 ; dimY=86.000000 ; multX=1.000000 ; multY=1.000000 ; minP=80 ; fpMult=1.000000 ;
[05/31 13:51:02    139s] eee: LAM: n=32 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.290200 aWlH=0.000000 lMod=0 pMax=0.836100 pMod=82 pModAss=50 wcR=0.664000 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.660000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[05/31 13:51:02    139s] eee: NetCapCache creation started. (Current Mem: 4619.660M) 
[05/31 13:51:02    139s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 4619.660M) 
[05/31 13:51:02    139s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(7.076000, 6.880000)], Layers = [f(11) b(0)], Grid size = 5.400000 um, Grid Dim = (2 X 2)
[05/31 13:51:02    139s] eee: Metal Layers Info:
[05/31 13:51:02    139s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/31 13:51:02    139s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[05/31 13:51:02    139s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/31 13:51:02    139s] eee: |       M1 |   1 |   0.040 |   0.040 |   0.116 |  0.159 |  14.77 | V | 0 |  1 |
[05/31 13:51:02    139s] eee: |       M2 |   2 |   0.040 |   0.040 |   0.080 |  0.174 |  20.55 | H | 0 |  1 |
[05/31 13:51:02    139s] eee: |       C1 |   3 |   0.044 |   0.046 |   0.090 |  0.185 |  12.71 | V | 0 |  1 |
[05/31 13:51:02    139s] eee: |       C2 |   4 |   0.044 |   0.046 |   0.090 |  0.184 |  12.75 | H | 0 |  1 |
[05/31 13:51:02    139s] eee: |       C3 |   5 |   0.044 |   0.046 |   0.090 |  0.184 |  12.71 | V | 0 |  1 |
[05/31 13:51:02    139s] eee: |       C4 |   6 |   0.044 |   0.046 |   0.090 |  0.185 |  12.70 | H | 0 |  1 |
[05/31 13:51:02    139s] eee: |       C5 |   7 |   0.044 |   0.046 |   0.090 |  0.194 |  12.75 | V | 0 |  1 |
[05/31 13:51:02    139s] eee: |       JA |   8 |   0.450 |   0.450 |   0.900 |  0.371 |   0.03 | H | 0 |  1 |
[05/31 13:51:02    139s] eee: |       QA |   9 |   1.200 |   1.200 |   2.400 |  0.385 |   0.01 | V | 0 |  1 |
[05/31 13:51:02    139s] eee: |       QB |  10 |   1.200 |   1.200 |   2.400 |  0.372 |   0.01 | H | 0 |  1 |
[05/31 13:51:02    139s] eee: |       LB |  11 |   1.800 |   1.800 |   3.600 |  0.366 |   0.01 | V | 0 |  1 |
[05/31 13:51:02    139s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/31 13:51:02    139s] eee: uC/uR for corner rc_slow, min-width/min-spacing, 30 perc over/under densities.
[05/31 13:51:02    139s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 4619.660M)
[05/31 13:51:02    139s] **optDesign ... cpu = 0:00:21, real = 0:00:59, mem = 4042.1M, totSessionCpu=0:02:20 **
[05/31 13:51:02    139s] Starting delay calculation for Setup views
[05/31 13:51:02    139s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/31 13:51:02    139s] #################################################################################
[05/31 13:51:02    139s] # Design Stage: PreRoute
[05/31 13:51:02    139s] # Design Name: adder
[05/31 13:51:02    139s] # Design Mode: 22nm
[05/31 13:51:02    139s] # Analysis Mode: MMMC Non-OCV 
[05/31 13:51:02    139s] # Parasitics Mode: No SPEF/RCDB 
[05/31 13:51:02    139s] # Signoff Settings: SI Off 
[05/31 13:51:02    139s] #################################################################################
[05/31 13:51:02    139s] Calculate delays in BcWc mode...
[05/31 13:51:02    139s] Topological Sorting (REAL = 0:00:00.0, MEM = 4636.2M, InitMEM = 4636.2M)
[05/31 13:51:02    139s] Start delay calculation (fullDC) (1 T). (MEM=4069.21)
[05/31 13:51:02    139s] End AAE Lib Interpolated Model. (MEM=4636.2 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 13:51:02    139s] Total number of fetched objects 36
[05/31 13:51:02    139s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 13:51:02    139s] End delay calculation. (MEM=4071.56 CPU=0:00:00.0 REAL=0:00:00.0)
[05/31 13:51:02    139s] End delay calculation (fullDC). (MEM=4071.56 CPU=0:00:00.0 REAL=0:00:00.0)
[05/31 13:51:02    139s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 4669.9M) ***
[05/31 13:51:02    139s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:02:20 mem=4669.9M)
[05/31 13:51:02    139s] Begin: Collecting metrics
[05/31 13:51:02    139s] **INFO: Starting Blocking QThread with 1 CPU
[05/31 13:51:02    139s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[05/31 13:51:02      0s] *** QThread MetricCollect [begin] (IncrReplace #1 / place_opt_design #1) : mem = 0.9M
[05/31 13:51:03      0s] Ending "set_metric_timing_analysis_summary" (total cpu=0:00:00.1, real=0:00:01.0, peak res=4058.2M, current mem=3419.0M)
[05/31 13:51:03      0s] Ending "get_summary_setup_timing" (total cpu=0:00:00.1, real=0:00:01.0, peak res=4058.2M, current mem=3419.9M)
[05/31 13:51:03      0s] *** QThread MetricCollect [finish] (IncrReplace #1 / place_opt_design #1) : cpu/real = 0:00:00.1/0:00:00.3 (0.4), mem = 0.9M
[05/31 13:51:03      0s] 
[05/31 13:51:03      0s] =============================================================================================
[05/31 13:51:03      0s]  Step TAT Report : QThreadWorker #1 / IncrReplace #1 / place_opt_design #1
[05/31 13:51:03      0s]                                                                                 23.10-p003_1
[05/31 13:51:03      0s] =============================================================================================
[05/31 13:51:03      0s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/31 13:51:03      0s] ---------------------------------------------------------------------------------------------
[05/31 13:51:03      0s] [ MISC                   ]          0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.1    0.4
[05/31 13:51:03      0s] ---------------------------------------------------------------------------------------------
[05/31 13:51:03      0s]  QThreadWorker #1 TOTAL             0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.1    0.4
[05/31 13:51:03      0s] ---------------------------------------------------------------------------------------------
[05/31 13:51:03      0s] 

[05/31 13:51:03    139s]  
_______________________________________________________________________
[05/31 13:51:03    140s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |   99.469 |           |        0 |       40.05 |            |              | 0:00:01  |        4576 |    0 |   0 |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:07  |        4594 |      |     |
| drv_fixing              |           |          |           |          |             |            |              | 0:00:02  |        4594 |      |     |
| area_reclaiming         |     0.000 |   99.469 |         0 |        0 |       40.05 |            |              | 0:00:05  |        4594 |      |     |
| global_opt              |           |   99.469 |           |        0 |       40.05 |            |              | 0:00:08  |        4589 |      |     |
| area_reclaiming_2       |     0.000 |   99.469 |         0 |        0 |       40.05 |            |              | 0:00:05  |        4591 |      |     |
| incremental_replacement |           |          |           |          |             |       0.00 |         0.00 | 0:00:04  |        4614 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[05/31 13:51:03    140s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:01.0, peak res=4062.6M, current mem=4062.6M)

[05/31 13:51:03    140s] End: Collecting metrics
[05/31 13:51:03    140s] *** IncrReplace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.2/0:00:04.7 (0.3), totSession cpu/real = 0:02:20.1/0:03:18.2 (0.7), mem = 4613.9M
[05/31 13:51:03    140s] 
[05/31 13:51:03    140s] =============================================================================================
[05/31 13:51:03    140s]  Step TAT Report : IncrReplace #1 / place_opt_design #1                         23.10-p003_1
[05/31 13:51:03    140s] =============================================================================================
[05/31 13:51:03    140s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/31 13:51:03    140s] ---------------------------------------------------------------------------------------------
[05/31 13:51:03    140s] [ MetricReport           ]      1   0:00:01.1  (  23.1 % )     0:00:01.1 /  0:00:00.2    0.2
[05/31 13:51:03    140s] [ RefinePlace            ]      1   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.0    0.5
[05/31 13:51:03    140s] [ DetailPlaceInit        ]      1   0:00:00.3  (   6.9 % )     0:00:00.3 /  0:00:00.2    0.5
[05/31 13:51:03    140s] [ ExtractRC              ]      1   0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.0    0.4
[05/31 13:51:03    140s] [ UpdateTimingGraph      ]      1   0:00:00.5  (  10.9 % )     0:00:00.7 /  0:00:00.3    0.5
[05/31 13:51:03    140s] [ FullDelayCalc          ]      1   0:00:00.2  (   3.5 % )     0:00:00.2 /  0:00:00.1    0.3
[05/31 13:51:03    140s] [ TimingUpdate           ]      3   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.2
[05/31 13:51:03    140s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:51:03    140s] [ MISC                   ]          0:00:02.4  (  51.7 % )     0:00:02.4 /  0:00:00.5    0.2
[05/31 13:51:03    140s] ---------------------------------------------------------------------------------------------
[05/31 13:51:03    140s]  IncrReplace #1 TOTAL               0:00:04.7  ( 100.0 % )     0:00:04.7 /  0:00:01.2    0.3
[05/31 13:51:03    140s] ---------------------------------------------------------------------------------------------
[05/31 13:51:03    140s] 
[05/31 13:51:03    140s] Set ::gpsPrivate::dogPBIsIncrReplaceDoneInMaster 1
[05/31 13:51:03    140s] *** Timing Is met
[05/31 13:51:03    140s] *** Check timing (0:00:00.0)
[05/31 13:51:03    140s] *** Timing Is met
[05/31 13:51:03    140s] *** Check timing (0:00:00.0)
[05/31 13:51:03    140s] *** Timing Is met
[05/31 13:51:03    140s] *** Check timing (0:00:00.0)
[05/31 13:51:03    140s] GigaOpt Checkpoint: Internal reclaim -noViewPrune -rebufferOnly -costCleanup -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -force -numThreads 1 -preCTS
[05/31 13:51:03    140s] ### Creating LA Mngr. totSessionCpu=0:02:20 mem=4629.9M
[05/31 13:51:03    140s] ### Creating LA Mngr, finished. totSessionCpu=0:02:20 mem=4629.9M
[05/31 13:51:03    140s] Cell adder LLGs are deleted
[05/31 13:51:03    140s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:51:03    140s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:51:03    140s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4688.1M, EPOCH TIME: 1748713863.993781
[05/31 13:51:03    140s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:51:03    140s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:51:03    140s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:4688.1M, EPOCH TIME: 1748713863.994066
[05/31 13:51:03    140s] Max number of tech site patterns supported in site array is 256.
[05/31 13:51:03    140s] Core basic site is GF22_DST
[05/31 13:51:04    140s] After signature check, allow fast init is false, keep pre-filter is true.
[05/31 13:51:04    140s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/31 13:51:04    140s] SiteArray: non-trimmed site array dimensions = 9 x 43
[05/31 13:51:04    140s] SiteArray: use 12,288 bytes
[05/31 13:51:04    140s] SiteArray: current memory after site array memory allocation 4688.1M
[05/31 13:51:04    140s] SiteArray: FP blocked sites are writable
[05/31 13:51:04    140s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:4688.1M, EPOCH TIME: 1748713864.293389
[05/31 13:51:04    140s] Process 10 wires and vias for routing blockage analysis
[05/31 13:51:04    140s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.000, REAL:0.000, MEM:4688.1M, EPOCH TIME: 1748713864.293435
[05/31 13:51:04    140s] SiteArray: number of non floorplan blocked sites for llg default is 387
[05/31 13:51:04    140s] Atter site array init, number of instance map data is 0.
[05/31 13:51:04    140s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.153, REAL:0.300, MEM:4688.1M, EPOCH TIME: 1748713864.293669
[05/31 13:51:04    140s] 
[05/31 13:51:04    140s] 
[05/31 13:51:04    140s]  Skipping Pre_CCE_Colorizing (1369+2)!
[05/31 13:51:04    140s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.154, REAL:0.300, MEM:4688.1M, EPOCH TIME: 1748713864.293857
[05/31 13:51:04    140s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:51:04    140s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:51:04    140s] [oiPhyDebug] optDemand 9709200.00, spDemand 9709200.00.
[05/31 13:51:04    140s] [LDM::Info] TotalInstCnt at InitDesignMc1: 10
[05/31 13:51:04    140s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[05/31 13:51:04    140s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:02:20 mem=4688.1M
[05/31 13:51:04    140s] OPERPROF: Starting DPlace-Init at level 1, MEM:4688.1M, EPOCH TIME: 1748713864.296266
[05/31 13:51:04    140s] Processing tracks to init pin-track alignment.
[05/31 13:51:04    140s] z: 1, totalTracks: 1
[05/31 13:51:04    140s] z: 3, totalTracks: 1
[05/31 13:51:04    140s] z: 5, totalTracks: 1
[05/31 13:51:04    140s] z: 7, totalTracks: 1
[05/31 13:51:04    140s] #spOpts: N=22 dpt minPadR=1.1 mergeVia=T genus sncAbut cut2cut hrOri=1 
[05/31 13:51:04    140s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/31 13:51:04    140s] Initializing Route Infrastructure for color support ...
[05/31 13:51:04    140s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:4688.1M, EPOCH TIME: 1748713864.296436
[05/31 13:51:04    140s] ### Add 31 auto generated vias to default rule
[05/31 13:51:04    140s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.003, REAL:0.003, MEM:4688.1M, EPOCH TIME: 1748713864.299118
[05/31 13:51:04    140s] Route Infrastructure Initialized for color support successfully.
[05/31 13:51:04    140s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/31 13:51:04    140s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4688.1M, EPOCH TIME: 1748713864.320569
[05/31 13:51:04    140s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:51:04    140s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:51:04    140s] 
[05/31 13:51:04    140s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 13:51:04    140s] 
[05/31 13:51:04    140s]  Skipping Pre_CCE_Colorizing (1369+2)!
[05/31 13:51:04    140s] OPERPROF:     Starting CMU at level 3, MEM:4688.1M, EPOCH TIME: 1748713864.619567
[05/31 13:51:04    140s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:4688.1M, EPOCH TIME: 1748713864.619775
[05/31 13:51:04    140s] 
[05/31 13:51:04    140s] Bad Lib Cell Checking (CMU) is done! (0)
[05/31 13:51:04    140s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.149, REAL:0.299, MEM:4688.1M, EPOCH TIME: 1748713864.619838
[05/31 13:51:04    140s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4688.1M, EPOCH TIME: 1748713864.619863
[05/31 13:51:04    140s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4688.1M, EPOCH TIME: 1748713864.619917
[05/31 13:51:04    140s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=4688.1MB).
[05/31 13:51:04    140s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.157, REAL:0.324, MEM:4688.1M, EPOCH TIME: 1748713864.619998
[05/31 13:51:04    140s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[05/31 13:51:04    140s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 10
[05/31 13:51:04    140s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:02:20 mem=4688.1M
[05/31 13:51:04    140s] Begin: Area Reclaim Optimization
[05/31 13:51:04    140s] *** AreaOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:20.4/0:03:19.0 (0.7), mem = 4688.1M
[05/31 13:51:04    140s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1000984.6
[05/31 13:51:05    140s] 
[05/31 13:51:05    140s] Active Setup views: view_slow_mission 
[05/31 13:51:05    140s] [LDM::Info] TotalInstCnt at InitDesignMc2: 10
[05/31 13:51:05    140s] ### Creating RouteCongInterface, started
[05/31 13:51:05    140s] 
[05/31 13:51:05    140s] #optDebug:  {2, 0.822, 0.9500} {3, 0.822, 0.9500} {4, 0.664, 0.9500} {5, 0.506, 0.9500} {6, 0.348, 0.9500} {7, 0.032, 0.9500} {8, 0.016, 0.9500} {9, 0.016, 0.9500} {10, 0.004, 0.9500} {11, 0.004, 0.9500} 
[05/31 13:51:05    140s] 
[05/31 13:51:05    140s] #optDebug: {0, 1.000}
[05/31 13:51:05    140s] ### Creating RouteCongInterface, finished
[05/31 13:51:05    140s] {MG  {8 0 2.4 0.398273} }
[05/31 13:51:05    140s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 40.05
[05/31 13:51:05    140s] +---------+---------+--------+--------+------------+--------+
[05/31 13:51:05    140s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/31 13:51:05    140s] +---------+---------+--------+--------+------------+--------+
[05/31 13:51:05    140s] |   40.05%|        -|   0.000|   0.000|   0:00:00.0| 4704.1M|
[05/31 13:51:05    140s] #optDebug: <stH: 0.5400 MiSeL: 15.5080>
[05/31 13:51:05    140s] |   40.05%|        0|   0.000|   0.000|   0:00:00.0| 4704.1M|
[05/31 13:51:05    140s] #optDebug: <stH: 0.5400 MiSeL: 15.5080>
[05/31 13:51:05    140s] +---------+---------+--------+--------+------------+--------+
[05/31 13:51:05    140s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 40.05
[05/31 13:51:05    140s] 
[05/31 13:51:05    140s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[05/31 13:51:05    140s] --------------------------------------------------------------
[05/31 13:51:05    140s] |                                   | Total     | Sequential |
[05/31 13:51:05    140s] --------------------------------------------------------------
[05/31 13:51:05    140s] | Num insts resized                 |       0  |       0    |
[05/31 13:51:05    140s] | Num insts undone                  |       0  |       0    |
[05/31 13:51:05    140s] | Num insts Downsized               |       0  |       0    |
[05/31 13:51:05    140s] | Num insts Samesized               |       0  |       0    |
[05/31 13:51:05    140s] | Num insts Upsized                 |       0  |       0    |
[05/31 13:51:05    140s] | Num multiple commits+uncommits    |       0  |       -    |
[05/31 13:51:05    140s] --------------------------------------------------------------
[05/31 13:51:05    140s] Bottom Preferred Layer:
[05/31 13:51:05    140s]     None
[05/31 13:51:05    140s] Via Pillar Rule:
[05/31 13:51:05    140s]     None
[05/31 13:51:05    140s] Finished writing unified metrics of routing constraints.
[05/31 13:51:05    140s] 
[05/31 13:51:05    140s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[05/31 13:51:05    140s] End: Core Area Reclaim Optimization (cpu = 0:00:00.3) (real = 0:00:01.0) **
[05/31 13:51:05    140s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 10
[05/31 13:51:05    140s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1000984.6
[05/31 13:51:05    140s] *** AreaOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:00.3/0:00:00.6 (0.5), totSession cpu/real = 0:02:20.7/0:03:19.6 (0.7), mem = 4704.1M
[05/31 13:51:05    140s] 
[05/31 13:51:05    140s] =============================================================================================
[05/31 13:51:05    140s]  Step TAT Report : AreaOpt #3 / place_opt_design #1                             23.10-p003_1
[05/31 13:51:05    140s] =============================================================================================
[05/31 13:51:05    140s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/31 13:51:05    140s] ---------------------------------------------------------------------------------------------
[05/31 13:51:05    140s] [ SlackTraversorInit     ]      1   0:00:00.0  (   2.3 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:51:05    140s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:51:05    140s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:51:05    140s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:51:05    140s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:51:05    140s] [ OptimizationStep       ]      1   0:00:00.2  (  25.0 % )     0:00:00.2 /  0:00:00.1    0.5
[05/31 13:51:05    140s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:51:05    140s] [ OptGetWeight           ]      9   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:51:05    140s] [ OptEval                ]      9   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:51:05    140s] [ OptCommit              ]      9   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:51:05    140s] [ PostCommitDelayUpdate  ]      9   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:51:05    140s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:51:05    140s] [ MISC                   ]          0:00:00.4  (  72.2 % )     0:00:00.4 /  0:00:00.2    0.5
[05/31 13:51:05    140s] ---------------------------------------------------------------------------------------------
[05/31 13:51:05    140s]  AreaOpt #3 TOTAL                   0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.3    0.5
[05/31 13:51:05    140s] ---------------------------------------------------------------------------------------------
[05/31 13:51:05    140s] 
[05/31 13:51:05    140s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 10
[05/31 13:51:05    140s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4696.1M, EPOCH TIME: 1748713865.222376
[05/31 13:51:05    140s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10).
[05/31 13:51:05    140s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:51:05    140s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:51:05    140s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:51:05    140s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.003, REAL:0.003, MEM:4638.1M, EPOCH TIME: 1748713865.224952
[05/31 13:51:05    140s] End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:01, mem=4638.05M, totSessionCpu=0:02:21).
[05/31 13:51:05    140s] Begin: Collecting metrics
[05/31 13:51:05    140s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |   99.469 |           |        0 |       40.05 |            |              | 0:00:01  |        4576 |    0 |   0 |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:07  |        4594 |      |     |
| drv_fixing              |           |          |           |          |             |            |              | 0:00:02  |        4594 |      |     |
| area_reclaiming         |     0.000 |   99.469 |         0 |        0 |       40.05 |            |              | 0:00:05  |        4594 |      |     |
| global_opt              |           |   99.469 |           |        0 |       40.05 |            |              | 0:00:08  |        4589 |      |     |
| area_reclaiming_2       |     0.000 |   99.469 |         0 |        0 |       40.05 |            |              | 0:00:05  |        4591 |      |     |
| incremental_replacement |           |          |           |          |             |       0.00 |         0.00 | 0:00:04  |        4614 |      |     |
| area_reclaiming_3       |     0.000 |   99.463 |         0 |        0 |       40.05 |            |              | 0:00:02  |        4638 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[05/31 13:51:05    140s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=4064.3M, current mem=4064.3M)

[05/31 13:51:05    140s] End: Collecting metrics
[05/31 13:51:05    140s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[05/31 13:51:05    140s] ### Creating LA Mngr. totSessionCpu=0:02:21 mem=4638.1M
[05/31 13:51:05    140s] ### Creating LA Mngr, finished. totSessionCpu=0:02:21 mem=4638.1M
[05/31 13:51:05    140s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4696.2M, EPOCH TIME: 1748713865.608881
[05/31 13:51:05    140s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:51:05    140s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:51:05    141s] 
[05/31 13:51:05    141s] 
[05/31 13:51:05    141s]  Skipping Pre_CCE_Colorizing (1369+2)!
[05/31 13:51:05    141s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.149, REAL:0.285, MEM:4696.2M, EPOCH TIME: 1748713865.894349
[05/31 13:51:05    141s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:51:05    141s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:51:05    141s] [oiPhyDebug] optDemand 9709200.00, spDemand 9709200.00.
[05/31 13:51:05    141s] [LDM::Info] TotalInstCnt at InitDesignMc1: 10
[05/31 13:51:05    141s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[05/31 13:51:05    141s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:02:21 mem=4696.2M
[05/31 13:51:05    141s] OPERPROF: Starting DPlace-Init at level 1, MEM:4696.2M, EPOCH TIME: 1748713865.896667
[05/31 13:51:05    141s] Processing tracks to init pin-track alignment.
[05/31 13:51:05    141s] z: 1, totalTracks: 1
[05/31 13:51:05    141s] z: 3, totalTracks: 1
[05/31 13:51:05    141s] z: 5, totalTracks: 1
[05/31 13:51:05    141s] z: 7, totalTracks: 1
[05/31 13:51:05    141s] #spOpts: N=22 dpt minPadR=1.1 mergeVia=T genus sncAbut cut2cut hrOri=1 
[05/31 13:51:05    141s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/31 13:51:05    141s] Initializing Route Infrastructure for color support ...
[05/31 13:51:05    141s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:4696.2M, EPOCH TIME: 1748713865.896823
[05/31 13:51:05    141s] ### Add 31 auto generated vias to default rule
[05/31 13:51:05    141s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.003, REAL:0.003, MEM:4696.2M, EPOCH TIME: 1748713865.899495
[05/31 13:51:05    141s] Route Infrastructure Initialized for color support successfully.
[05/31 13:51:05    141s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/31 13:51:05    141s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4696.2M, EPOCH TIME: 1748713865.922891
[05/31 13:51:05    141s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:51:05    141s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:51:06    141s] 
[05/31 13:51:06    141s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 13:51:06    141s] 
[05/31 13:51:06    141s]  Skipping Pre_CCE_Colorizing (1369+2)!
[05/31 13:51:06    141s] OPERPROF:     Starting CMU at level 3, MEM:4696.2M, EPOCH TIME: 1748713866.232428
[05/31 13:51:06    141s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:4696.2M, EPOCH TIME: 1748713866.232629
[05/31 13:51:06    141s] 
[05/31 13:51:06    141s] Bad Lib Cell Checking (CMU) is done! (0)
[05/31 13:51:06    141s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.149, REAL:0.310, MEM:4696.2M, EPOCH TIME: 1748713866.232692
[05/31 13:51:06    141s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4696.2M, EPOCH TIME: 1748713866.232714
[05/31 13:51:06    141s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4696.2M, EPOCH TIME: 1748713866.232762
[05/31 13:51:06    141s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=4696.2MB).
[05/31 13:51:06    141s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.157, REAL:0.336, MEM:4696.2M, EPOCH TIME: 1748713866.232823
[05/31 13:51:06    141s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[05/31 13:51:06    141s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 10
[05/31 13:51:06    141s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:02:21 mem=4696.2M
[05/31 13:51:06    141s] Begin: Area Reclaim Optimization
[05/31 13:51:06    141s] *** AreaOpt #4 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:21.2/0:03:20.6 (0.7), mem = 4696.2M
[05/31 13:51:06    141s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1000984.7
[05/31 13:51:06    141s] 
[05/31 13:51:06    141s] Active Setup views: view_slow_mission 
[05/31 13:51:06    141s] [LDM::Info] TotalInstCnt at InitDesignMc2: 10
[05/31 13:51:06    141s] ### Creating RouteCongInterface, started
[05/31 13:51:06    141s] 
[05/31 13:51:06    141s] #optDebug:  {2, 0.822, 0.9500} {3, 0.822, 0.9500} {4, 0.664, 0.9500} {5, 0.506, 0.9500} {6, 0.348, 0.8160} {7, 0.032, 0.4321} {8, 0.016, 0.4159} {9, 0.016, 0.4159} {10, 0.004, 0.4040} {11, 0.004, 0.4040} 
[05/31 13:51:06    141s] 
[05/31 13:51:06    141s] #optDebug: {0, 1.000}
[05/31 13:51:06    141s] ### Creating RouteCongInterface, finished
[05/31 13:51:06    141s] {MG  {8 0 2.4 0.398273} }
[05/31 13:51:06    141s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 40.05
[05/31 13:51:06    141s] +---------+---------+--------+--------+------------+--------+
[05/31 13:51:06    141s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/31 13:51:06    141s] +---------+---------+--------+--------+------------+--------+
[05/31 13:51:06    141s] |   40.05%|        -|   0.000|   0.000|   0:00:00.0| 4696.2M|
[05/31 13:51:06    141s] #optDebug: <stH: 0.5400 MiSeL: 15.5080>
[05/31 13:51:06    141s] |   40.05%|        0|   0.000|   0.000|   0:00:00.0| 4696.2M|
[05/31 13:51:06    141s] |   40.05%|        0|   0.000|   0.000|   0:00:00.0| 4696.2M|
[05/31 13:51:06    141s] |   40.05%|        0|   0.000|   0.000|   0:00:00.0| 4696.2M|
[05/31 13:51:06    141s] #optDebug: <stH: 0.5400 MiSeL: 15.5080>
[05/31 13:51:06    141s] #optDebug: RTR_SNLTF <10.0000 0.5400> <5.4000> 
[05/31 13:51:06    141s] |   40.05%|        0|   0.000|   0.000|   0:00:00.0| 4696.2M|
[05/31 13:51:06    141s] +---------+---------+--------+--------+------------+--------+
[05/31 13:51:06    141s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 40.05
[05/31 13:51:06    141s] 
[05/31 13:51:06    141s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[05/31 13:51:06    141s] --------------------------------------------------------------
[05/31 13:51:06    141s] |                                   | Total     | Sequential |
[05/31 13:51:06    141s] --------------------------------------------------------------
[05/31 13:51:06    141s] | Num insts resized                 |       0  |       0    |
[05/31 13:51:06    141s] | Num insts undone                  |       0  |       0    |
[05/31 13:51:06    141s] | Num insts Downsized               |       0  |       0    |
[05/31 13:51:06    141s] | Num insts Samesized               |       0  |       0    |
[05/31 13:51:06    141s] | Num insts Upsized                 |       0  |       0    |
[05/31 13:51:06    141s] | Num multiple commits+uncommits    |       0  |       -    |
[05/31 13:51:06    141s] --------------------------------------------------------------
[05/31 13:51:06    141s] Bottom Preferred Layer:
[05/31 13:51:06    141s]     None
[05/31 13:51:06    141s] Via Pillar Rule:
[05/31 13:51:06    141s]     None
[05/31 13:51:06    141s] Finished writing unified metrics of routing constraints.
[05/31 13:51:06    141s] 
[05/31 13:51:06    141s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[05/31 13:51:06    141s] End: Core Area Reclaim Optimization (cpu = 0:00:00.2) (real = 0:00:00.0) **
[05/31 13:51:06    141s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4696.2M, EPOCH TIME: 1748713866.664797
[05/31 13:51:06    141s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10).
[05/31 13:51:06    141s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:51:06    141s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:51:06    141s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:51:06    141s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.003, REAL:0.003, MEM:4696.2M, EPOCH TIME: 1748713866.667526
[05/31 13:51:06    141s] *** Finished re-routing un-routed nets (4696.2M) ***
[05/31 13:51:06    141s] OPERPROF: Starting DPlace-Init at level 1, MEM:4696.2M, EPOCH TIME: 1748713866.667865
[05/31 13:51:06    141s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:4696.2M, EPOCH TIME: 1748713866.668020
[05/31 13:51:06    141s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.003, REAL:0.003, MEM:4696.2M, EPOCH TIME: 1748713866.670833
[05/31 13:51:06    141s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4696.2M, EPOCH TIME: 1748713866.676563
[05/31 13:51:06    141s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:51:06    141s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:51:06    141s] 
[05/31 13:51:06    141s] 
[05/31 13:51:06    141s]  Skipping Pre_CCE_Colorizing (1369+2)!
[05/31 13:51:06    141s] OPERPROF:     Starting CMU at level 3, MEM:4696.2M, EPOCH TIME: 1748713866.990756
[05/31 13:51:06    141s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:4696.2M, EPOCH TIME: 1748713866.991007
[05/31 13:51:06    141s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.151, REAL:0.315, MEM:4696.2M, EPOCH TIME: 1748713866.991073
[05/31 13:51:06    141s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4696.2M, EPOCH TIME: 1748713866.991097
[05/31 13:51:06    141s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4696.2M, EPOCH TIME: 1748713866.991145
[05/31 13:51:06    141s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.160, REAL:0.323, MEM:4696.2M, EPOCH TIME: 1748713866.991204
[05/31 13:51:06    141s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[05/31 13:51:06    141s] 
[05/31 13:51:06    141s] *** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=4696.2M) ***
[05/31 13:51:06    141s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 10
[05/31 13:51:06    141s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1000984.7
[05/31 13:51:06    141s] *** AreaOpt #4 [finish] (place_opt_design #1) : cpu/real = 0:00:00.4/0:00:00.8 (0.5), totSession cpu/real = 0:02:21.5/0:03:21.3 (0.7), mem = 4696.2M
[05/31 13:51:06    141s] 
[05/31 13:51:06    141s] =============================================================================================
[05/31 13:51:06    141s]  Step TAT Report : AreaOpt #4 / place_opt_design #1                             23.10-p003_1
[05/31 13:51:06    141s] =============================================================================================
[05/31 13:51:06    141s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/31 13:51:06    141s] ---------------------------------------------------------------------------------------------
[05/31 13:51:06    141s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:51:06    141s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:51:06    141s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:51:06    141s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:51:06    141s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:51:06    141s] [ OptimizationStep       ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:51:06    141s] [ OptSingleIteration     ]      4   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:51:06    141s] [ OptGetWeight           ]     18   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:51:06    141s] [ OptEval                ]     18   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:51:06    141s] [ OptCommit              ]     18   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:51:06    141s] [ PostCommitDelayUpdate  ]     18   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:51:06    141s] [ RefinePlace            ]      1   0:00:00.3  (  43.4 % )     0:00:00.3 /  0:00:00.2    0.5
[05/31 13:51:06    141s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:51:06    141s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:51:06    141s] [ MISC                   ]          0:00:00.4  (  54.0 % )     0:00:00.4 /  0:00:00.2    0.5
[05/31 13:51:06    141s] ---------------------------------------------------------------------------------------------
[05/31 13:51:06    141s]  AreaOpt #4 TOTAL                   0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.4    0.5
[05/31 13:51:06    141s] ---------------------------------------------------------------------------------------------
[05/31 13:51:06    141s] 
[05/31 13:51:06    141s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 10
[05/31 13:51:06    141s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4696.2M, EPOCH TIME: 1748713866.993878
[05/31 13:51:06    141s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:51:06    141s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:51:06    141s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:51:06    141s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:51:06    141s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:4638.2M, EPOCH TIME: 1748713866.996368
[05/31 13:51:06    141s] End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=4638.21M, totSessionCpu=0:02:22).
[05/31 13:51:06    141s] Begin: Collecting metrics
[05/31 13:51:07    141s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |   99.469 |           |        0 |       40.05 |            |              | 0:00:01  |        4576 |    0 |   0 |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:07  |        4594 |      |     |
| drv_fixing              |           |          |           |          |             |            |              | 0:00:02  |        4594 |      |     |
| area_reclaiming         |     0.000 |   99.469 |         0 |        0 |       40.05 |            |              | 0:00:05  |        4594 |      |     |
| global_opt              |           |   99.469 |           |        0 |       40.05 |            |              | 0:00:08  |        4589 |      |     |
| area_reclaiming_2       |     0.000 |   99.469 |         0 |        0 |       40.05 |            |              | 0:00:05  |        4591 |      |     |
| incremental_replacement |           |          |           |          |             |       0.00 |         0.00 | 0:00:04  |        4614 |      |     |
| area_reclaiming_3       |     0.000 |   99.463 |         0 |        0 |       40.05 |            |              | 0:00:02  |        4638 |      |     |
| area_reclaiming_4       |     0.000 |   99.463 |         0 |        0 |       40.05 |            |              | 0:00:02  |        4638 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[05/31 13:51:07    141s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:01.0, peak res=4064.4M, current mem=4064.4M)

[05/31 13:51:07    141s] End: Collecting metrics
[05/31 13:51:07    141s] *** IncrReplace #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:21.7/0:03:21.7 (0.7), mem = 4638.2M
[05/31 13:51:07    141s] 
[05/31 13:51:07    141s] *** Start incrementalPlace ***
[05/31 13:51:07    141s] User Input Parameters:
[05/31 13:51:07    141s] - Congestion Driven    : On
[05/31 13:51:07    141s] - Timing Driven        : On
[05/31 13:51:07    141s] - Area-Violation Based : On
[05/31 13:51:07    141s] - Start Rollback Level : -5
[05/31 13:51:07    141s] - Legalized            : On
[05/31 13:51:07    141s] - Window Based         : Off
[05/31 13:51:07    141s] - eDen incr mode       : Off
[05/31 13:51:07    141s] - Small incr mode      : Off
[05/31 13:51:07    141s] 
[05/31 13:51:07    141s] OPERPROF: Starting GP-eGR-PG-Init at level 1, MEM:4638.2M, EPOCH TIME: 1748713867.393354
[05/31 13:51:07    141s] OPERPROF: Finished GP-eGR-PG-Init at level 1, CPU:0.000, REAL:0.000, MEM:4638.2M, EPOCH TIME: 1748713867.393387
[05/31 13:51:07    141s] no activity file in design. spp won't run.
[05/31 13:51:07    141s] No Views given, use default active views for adaptive view pruning
[05/31 13:51:07    141s] Active views:
[05/31 13:51:07    141s]   view_slow_mission
[05/31 13:51:07    141s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:4640.2M, EPOCH TIME: 1748713867.477846
[05/31 13:51:07    141s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.001, REAL:0.001, MEM:4640.2M, EPOCH TIME: 1748713867.479298
[05/31 13:51:07    141s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:4640.2M, EPOCH TIME: 1748713867.479348
[05/31 13:51:07    141s] Starting Early Global Route congestion estimation: mem = 4640.2M
[05/31 13:51:07    141s] (I)      Initializing eGR engine (regular)
[05/31 13:51:07    141s] Set min layer with default ( 2 )
[05/31 13:51:07    141s] Set max layer with default ( 127 )
[05/31 13:51:07    141s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 13:51:07    141s] Min route layer (adjusted) = 2
[05/31 13:51:07    141s] Max route layer (adjusted) = 11
[05/31 13:51:07    141s] (I)      clean place blk overflow:
[05/31 13:51:07    141s] (I)      H : enabled 1.00 0
[05/31 13:51:07    141s] (I)      V : enabled 1.00 0
[05/31 13:51:07    141s] (I)      Initializing eGR engine (regular)
[05/31 13:51:07    141s] Set min layer with default ( 2 )
[05/31 13:51:07    141s] Set max layer with default ( 127 )
[05/31 13:51:07    141s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 13:51:07    141s] Min route layer (adjusted) = 2
[05/31 13:51:07    141s] Max route layer (adjusted) = 11
[05/31 13:51:07    141s] (I)      clean place blk overflow:
[05/31 13:51:07    141s] (I)      H : enabled 1.00 0
[05/31 13:51:07    141s] (I)      V : enabled 1.00 0
[05/31 13:51:07    141s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 4.48 MB )
[05/31 13:51:07    141s] (I)      Running eGR Regular flow
[05/31 13:51:07    141s] (I)      # wire layers (front) : 12
[05/31 13:51:07    141s] (I)      # wire layers (back)  : 0
[05/31 13:51:07    141s] (I)      min wire layer : 1
[05/31 13:51:07    141s] (I)      max wire layer : 11
[05/31 13:51:07    141s] (I)      # cut layers (front) : 11
[05/31 13:51:07    141s] (I)      # cut layers (back)  : 0
[05/31 13:51:07    141s] (I)      min cut layer : 1
[05/31 13:51:07    141s] (I)      max cut layer : 10
[05/31 13:51:07    141s] (I)      ================================== Layers ===================================
[05/31 13:51:07    141s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/31 13:51:07    141s] (I)      |  Z | ID |       Name |      Type | #Masks | Extra | Width | Space | Pitch |
[05/31 13:51:07    141s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/31 13:51:07    141s] (I)      |  0 |  0 |            |           |      1 |       |       |       |       |
[05/31 13:51:07    141s] (I)      | 33 |  0 |         CA |       cut |      1 |       |       |       |       |
[05/31 13:51:07    141s] (I)      |  1 |  1 |         M1 |      wire |      2 |       |    40 |    40 |   116 |
[05/31 13:51:07    141s] (I)      | 34 |  1 |         V1 |       cut |      1 |       |       |       |       |
[05/31 13:51:07    141s] (I)      |  2 |  2 |         M2 |      wire |      2 |       |    40 |    40 |    80 |
[05/31 13:51:07    141s] (I)      | 35 |  2 |         AY |       cut |      1 |       |       |       |       |
[05/31 13:51:07    141s] (I)      |  3 |  3 |         C1 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 13:51:07    141s] (I)      | 36 |  3 |         A1 |       cut |      1 |       |       |       |       |
[05/31 13:51:07    141s] (I)      |  4 |  4 |         C2 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 13:51:07    141s] (I)      | 37 |  4 |         A2 |       cut |      1 |       |       |       |       |
[05/31 13:51:07    141s] (I)      |  5 |  5 |         C3 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 13:51:07    141s] (I)      | 38 |  5 |         A3 |       cut |      1 |       |       |       |       |
[05/31 13:51:07    141s] (I)      |  6 |  6 |         C4 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 13:51:07    141s] (I)      | 39 |  6 |         A4 |       cut |      1 |       |       |       |       |
[05/31 13:51:07    141s] (I)      |  7 |  7 |         C5 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 13:51:07    141s] (I)      | 40 |  7 |         YS |       cut |      1 |       |       |       |       |
[05/31 13:51:07    141s] (I)      |  8 |  8 |         JA |      wire |      1 |       |   450 |   450 |   900 |
[05/31 13:51:07    141s] (I)      | 41 |  8 |         JV |       cut |      1 |       |       |       |       |
[05/31 13:51:07    141s] (I)      |  9 |  9 |         QA |      wire |      1 |       |  1200 |  1200 |  2400 |
[05/31 13:51:07    141s] (I)      | 42 |  9 |         JW |       cut |      1 |       |       |       |       |
[05/31 13:51:07    141s] (I)      | 10 | 10 |         QB |      wire |      1 |       |  1200 |  1200 |  2400 |
[05/31 13:51:07    141s] (I)      | 43 | 10 |         VV |       cut |      1 |       |       |       |       |
[05/31 13:51:07    141s] (I)      | 11 | 11 |         LB |      wire |      1 |       |  1800 |  1800 |  3600 |
[05/31 13:51:07    141s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/31 13:51:07    141s] (I)      | 64 |    |       LVTN |   implant |        |       |       |       |       |
[05/31 13:51:07    141s] (I)      | 65 |    |       LVTP |   implant |        |       |       |       |       |
[05/31 13:51:07    141s] (I)      | 66 |    |      SLVTN |   implant |        |       |       |       |       |
[05/31 13:51:07    141s] (I)      | 67 |    |      SLVTP |   implant |        |       |       |       |       |
[05/31 13:51:07    141s] (I)      | 68 |    |       RVTN |   implant |        |       |       |       |       |
[05/31 13:51:07    141s] (I)      | 69 |    |       RVTP |   implant |        |       |       |       |       |
[05/31 13:51:07    141s] (I)      | 70 |    |       HVTN |   implant |        |       |       |       |       |
[05/31 13:51:07    141s] (I)      | 71 |    |       HVTP |   implant |        |       |       |       |       |
[05/31 13:51:07    141s] (I)      | 72 |    |        LLN |   implant |        |       |       |       |       |
[05/31 13:51:07    141s] (I)      | 73 |    |        LLP |   implant |        |       |       |       |       |
[05/31 13:51:07    141s] (I)      | 74 |    |       ULLN |   implant |        |       |       |       |       |
[05/31 13:51:07    141s] (I)      | 75 |    |       ULLP |   implant |        |       |       |       |       |
[05/31 13:51:07    141s] (I)      | 76 |    |    EGSLVTN |   implant |        |       |       |       |       |
[05/31 13:51:07    141s] (I)      | 77 |    |    EGSLVTP |   implant |        |       |       |       |       |
[05/31 13:51:07    141s] (I)      | 78 |    |     EGLVTN |   implant |        |       |       |       |       |
[05/31 13:51:07    141s] (I)      | 79 |    |     EGLVTP |   implant |        |       |       |       |       |
[05/31 13:51:07    141s] (I)      | 80 |    |     EGULLP |   implant |        |       |       |       |       |
[05/31 13:51:07    141s] (I)      | 81 |    |  EGUOSLVTN |   implant |        |       |       |       |       |
[05/31 13:51:07    141s] (I)      | 82 |    |         LV |     other |        |    MS |       |       |       |
[05/31 13:51:07    141s] (I)      | 83 |    |         RS |     other |        |    MS |       |       |       |
[05/31 13:51:07    141s] (I)      | 84 |    |  CLIB_MKR1 |     other |        |    MS |       |       |       |
[05/31 13:51:07    141s] (I)      | 85 |    |  CLIB_MKR4 |     other |        |    MS |       |       |       |
[05/31 13:51:07    141s] (I)      | 86 |    | CLIB_MKR41 |     other |        |    MS |       |       |       |
[05/31 13:51:07    141s] (I)      | 87 |    |  CLIB_MKR5 |     other |        |    MS |       |       |       |
[05/31 13:51:07    141s] (I)      | 88 |    | CLIB_MKR51 |     other |        |    MS |       |       |       |
[05/31 13:51:07    141s] (I)      | 89 |    |  CLIB_MKR3 |     other |        |    MS |       |       |       |
[05/31 13:51:07    141s] (I)      | 90 |    | CLIB_MKR61 |     other |        |    MS |       |       |       |
[05/31 13:51:07    141s] (I)      | 91 |    |      MIXVT |     other |        |    MS |       |       |       |
[05/31 13:51:07    141s] (I)      | 92 |    |         RX | diffusion |        |    MS |       |       |       |
[05/31 13:51:07    141s] (I)      | 93 |    |         NW |     other |        |    MS |       |       |       |
[05/31 13:51:07    141s] (I)      | 94 |    |      SXCUT |     other |        |    MS |       |       |       |
[05/31 13:51:07    141s] (I)      | 95 |    |         CB |     other |        |       |       |       |       |
[05/31 13:51:07    141s] (I)      | 96 |    |    OVERLAP |   overlap |        |       |       |       |       |
[05/31 13:51:07    141s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/31 13:51:07    141s] (I)      Started Import and model ( Curr Mem: 4.48 MB )
[05/31 13:51:07    141s] (I)      == Non-default Options ==
[05/31 13:51:07    141s] (I)      Maximum routing layer                              : 11
[05/31 13:51:07    141s] (I)      Top routing layer                                  : 11
[05/31 13:51:07    141s] (I)      Number of threads                                  : 1
[05/31 13:51:07    141s] (I)      Route tie net to shape                             : auto
[05/31 13:51:07    141s] (I)      Use non-blocking free Dbs wires                    : false
[05/31 13:51:07    141s] (I)      Method to set GCell size                           : row
[05/31 13:51:07    141s] (I)      Tie hi/lo max distance                             : 5.400000
[05/31 13:51:07    141s] (I)      Counted 10 PG shapes. eGR will not process PG shapes layer by layer.
[05/31 13:51:07    141s] (I)      ============== Pin Summary ==============
[05/31 13:51:07    141s] (I)      +-------+--------+---------+------------+
[05/31 13:51:07    141s] (I)      | Layer | # pins | % total |      Group |
[05/31 13:51:07    141s] (I)      +-------+--------+---------+------------+
[05/31 13:51:07    141s] (I)      |     1 |      5 |   10.64 |        Pin |
[05/31 13:51:07    141s] (I)      |     2 |     34 |   72.34 |        Pin |
[05/31 13:51:07    141s] (I)      |     3 |      8 |   17.02 |        Pin |
[05/31 13:51:07    141s] (I)      |     4 |      0 |    0.00 | Pin access |
[05/31 13:51:07    141s] (I)      |     5 |      0 |    0.00 | Pin access |
[05/31 13:51:07    141s] (I)      |     6 |      0 |    0.00 |      Other |
[05/31 13:51:07    141s] (I)      |     7 |      0 |    0.00 |      Other |
[05/31 13:51:07    141s] (I)      |     8 |      0 |    0.00 |      Other |
[05/31 13:51:07    141s] (I)      |     9 |      0 |    0.00 |      Other |
[05/31 13:51:07    141s] (I)      |    10 |      0 |    0.00 |      Other |
[05/31 13:51:07    141s] (I)      |    11 |      0 |    0.00 |      Other |
[05/31 13:51:07    141s] (I)      +-------+--------+---------+------------+
[05/31 13:51:07    141s] (I)      Use row-based GCell size
[05/31 13:51:07    141s] (I)      Use row-based GCell align
[05/31 13:51:07    141s] (I)      layer 0 area = 6400
[05/31 13:51:07    141s] (I)      layer 1 area = 8800
[05/31 13:51:07    141s] (I)      layer 2 area = 11000
[05/31 13:51:07    141s] (I)      layer 3 area = 11000
[05/31 13:51:07    141s] (I)      layer 4 area = 11000
[05/31 13:51:07    141s] (I)      layer 5 area = 11000
[05/31 13:51:07    141s] (I)      layer 6 area = 11000
[05/31 13:51:07    141s] (I)      layer 7 area = 810000
[05/31 13:51:07    141s] (I)      layer 8 area = 2000000
[05/31 13:51:07    141s] (I)      layer 9 area = 2000000
[05/31 13:51:07    141s] (I)      layer 10 area = 0
[05/31 13:51:07    141s] (I)      GCell unit size   : 540
[05/31 13:51:07    141s] (I)      GCell multiplier  : 1
[05/31 13:51:07    141s] (I)      GCell row height  : 540
[05/31 13:51:07    141s] (I)      Actual row height : 540
[05/31 13:51:07    141s] (I)      GCell align ref   : 1044 960
[05/31 13:51:07    141s] [NR-eGR] Track table information for default rule: 
[05/31 13:51:07    141s] [NR-eGR] M1 has single uniform track structure
[05/31 13:51:07    141s] [NR-eGR] M2 has single uniform track structure
[05/31 13:51:07    141s] [NR-eGR] C1 has single uniform track structure
[05/31 13:51:07    141s] [NR-eGR] C2 has single uniform track structure
[05/31 13:51:07    141s] [NR-eGR] C3 has single uniform track structure
[05/31 13:51:07    141s] [NR-eGR] C4 has single uniform track structure
[05/31 13:51:07    141s] [NR-eGR] C5 has single uniform track structure
[05/31 13:51:07    141s] [NR-eGR] JA has single uniform track structure
[05/31 13:51:07    141s] [NR-eGR] QA has single uniform track structure
[05/31 13:51:07    141s] [NR-eGR] QB has single uniform track structure
[05/31 13:51:07    141s] [NR-eGR] LB has single uniform track structure
[05/31 13:51:07    141s] (I)      ========================= Default via ==========================
[05/31 13:51:07    141s] (I)      +----+------------------+--------------------------------------+
[05/31 13:51:07    141s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut                      |
[05/31 13:51:07    141s] (I)      +----+------------------+--------------------------------------+
[05/31 13:51:07    141s] (I)      |  1 |    3  VIA01      |  121  VIA01_BAR_V_0_30_0_30_V1       |
[05/31 13:51:07    141s] (I)      |  2 |  220  VIA02      |  289  VIA02_BAR_H_0_30_2_30_AY       |
[05/31 13:51:07    141s] (I)      |  3 |  401  VIA03      |  411  VIA03_BAR_V_0_36_23_23_A1      |
[05/31 13:51:07    141s] (I)      |  4 |  439  VIA04      |  453  VIA04_BAR_H_0_36_23_23_A2      |
[05/31 13:51:07    141s] (I)      |  5 |  484  VIA05      |  494  VIA05_BAR_V_0_36_23_23_A3      |
[05/31 13:51:07    141s] (I)      |  6 |  522  VIA06      |  536  VIA06_BAR_H_0_36_23_23_A4      |
[05/31 13:51:07    141s] (I)      |  7 |  567  VIA07      |  569  VIA07_18_72_18_72_VH_2CUT_H_YS |
[05/31 13:51:07    141s] (I)      |  8 |  572  VIA08      |  572  VIA08                          |
[05/31 13:51:07    141s] (I)      |  9 |  573  VIA09      |  573  VIA09                          |
[05/31 13:51:07    141s] (I)      | 10 |  574  VIA10      |  574  VIA10                          |
[05/31 13:51:07    141s] (I)      +----+------------------+--------------------------------------+
[05/31 13:51:07    141s] (I)      Design has 0 placement macros with 0 shapes. 
[05/31 13:51:07    141s] [NR-eGR] Read 0 PG shapes
[05/31 13:51:07    141s] [NR-eGR] Read 0 clock shapes
[05/31 13:51:07    141s] [NR-eGR] Read 0 other shapes
[05/31 13:51:07    141s] [NR-eGR] #Routing Blockages  : 0
[05/31 13:51:07    141s] [NR-eGR] #Instance Blockages : 243
[05/31 13:51:07    141s] [NR-eGR] #PG Blockages       : 0
[05/31 13:51:07    141s] [NR-eGR] #Halo Blockages     : 0
[05/31 13:51:07    141s] [NR-eGR] #Boundary Blockages : 0
[05/31 13:51:07    141s] [NR-eGR] #Clock Blockages    : 0
[05/31 13:51:07    141s] [NR-eGR] #Other Blockages    : 0
[05/31 13:51:07    141s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/31 13:51:07    141s] (I)      Custom ignore net properties:
[05/31 13:51:07    141s] (I)      1 : NotLegal
[05/31 13:51:07    141s] (I)      Default ignore net properties:
[05/31 13:51:07    141s] (I)      1 : Special
[05/31 13:51:07    141s] (I)      2 : Analog
[05/31 13:51:07    141s] (I)      3 : Fixed
[05/31 13:51:07    141s] (I)      4 : Skipped
[05/31 13:51:07    141s] (I)      5 : MixedSignal
[05/31 13:51:07    141s] (I)      Prerouted net properties:
[05/31 13:51:07    141s] (I)      1 : NotLegal
[05/31 13:51:07    141s] (I)      2 : Special
[05/31 13:51:07    141s] (I)      3 : Analog
[05/31 13:51:07    141s] (I)      4 : Fixed
[05/31 13:51:07    141s] (I)      5 : Skipped
[05/31 13:51:07    141s] (I)      6 : MixedSignal
[05/31 13:51:07    141s] [NR-eGR] Early global route reroute all routable nets
[05/31 13:51:07    141s] [NR-eGR] #prerouted nets         : 0
[05/31 13:51:07    141s] [NR-eGR] #prerouted special nets : 0
[05/31 13:51:07    141s] [NR-eGR] #prerouted wires        : 0
[05/31 13:51:07    141s] [NR-eGR] Read 36 nets ( ignored 0 )
[05/31 13:51:07    141s] (I)        Front-side 36 ( ignored 0 )
[05/31 13:51:07    141s] (I)        Back-side  0 ( ignored 0 )
[05/31 13:51:07    141s] (I)        Both-side  0 ( ignored 0 )
[05/31 13:51:07    141s] (I)      Reading macro buffers
[05/31 13:51:07    141s] (I)      Number of macros with buffers: 0
[05/31 13:51:07    141s] (I)      early_global_route_priority property id does not exist.
[05/31 13:51:07    141s] (I)      Setting up GCell size
[05/31 13:51:07    141s] (I)      Base Grid  :    13 x    12
[05/31 13:51:07    141s] (I)      Final Grid :     7 x     6
[05/31 13:51:07    141s] (I)      Read Num Blocks=243  Num Prerouted Wires=0  Num CS=0
[05/31 13:51:07    141s] (I)      Layer 1 (H) : #blockages 235 : #preroutes 0
[05/31 13:51:07    141s] (I)      Layer 2 (V) : #blockages 8 : #preroutes 0
[05/31 13:51:07    141s] (I)      Layer 3 (H) : #blockages 0 : #preroutes 0
[05/31 13:51:07    141s] (I)      Layer 4 (V) : #blockages 0 : #preroutes 0
[05/31 13:51:07    141s] (I)      Layer 5 (H) : #blockages 0 : #preroutes 0
[05/31 13:51:07    141s] (I)      Layer 6 (V) : #blockages 0 : #preroutes 0
[05/31 13:51:07    141s] (I)      Layer 7 (H) : #blockages 0 : #preroutes 0
[05/31 13:51:07    141s] (I)      Layer 8 (V) : #blockages 0 : #preroutes 0
[05/31 13:51:07    141s] (I)      Layer 9 (H) : #blockages 0 : #preroutes 0
[05/31 13:51:07    141s] (I)      Layer 10 (V) : #blockages 0 : #preroutes 0
[05/31 13:51:07    141s] (I)      Track adjustment: Reducing 0 tracks (15.00%) for Layer1
[05/31 13:51:07    141s] (I)      Track adjustment: Reducing 78 tracks (15.00%) for Layer2
[05/31 13:51:07    141s] (I)      Track adjustment: Reducing 48 tracks (12.00%) for Layer3
[05/31 13:51:07    141s] (I)      Number of ignored nets                =      0
[05/31 13:51:07    141s] (I)      Number of connected nets              =      0
[05/31 13:51:07    141s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/31 13:51:07    141s] (I)      Number of clock nets                  =      0.  Ignored: No
[05/31 13:51:07    141s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/31 13:51:07    141s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/31 13:51:07    141s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/31 13:51:07    141s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/31 13:51:07    141s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/31 13:51:07    141s] (I)      Ndr track 0 does not exist
[05/31 13:51:07    141s] (I)      ---------------------Grid Graph Info--------------------
[05/31 13:51:07    141s] (I)      Routing area        : (0, 0) - (7076, 6880)
[05/31 13:51:07    141s] (I)      Core area           : (1044, 960) - (6032, 5920)
[05/31 13:51:07    141s] (I)      Site width          :   116  (dbu)
[05/31 13:51:07    141s] (I)      Row height          :   540  (dbu)
[05/31 13:51:07    141s] (I)      GCell row height    :   540  (dbu)
[05/31 13:51:07    141s] (I)      GCell width         :  1080  (dbu)
[05/31 13:51:07    141s] (I)      GCell height        :  1080  (dbu)
[05/31 13:51:07    141s] (I)      Grid                :     7     6    11
[05/31 13:51:07    141s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/31 13:51:07    141s] (I)      Vertical capacity   :     0     0   540     0   540     0   540     0   540     0   540
[05/31 13:51:07    141s] (I)      Horizontal capacity :     0   540     0   540     0   540     0   540     0   540     0
[05/31 13:51:07    141s] (I)      Default wire width  :    40    40    44    44    44    44    44   450  1200  1200  1800
[05/31 13:51:07    141s] (I)      Default wire space  :    40    40    46    46    46    46    46   450  1200  1200  1800
[05/31 13:51:07    141s] (I)      Default wire pitch  :    80    80    90    90    90    90    90   900  2400  2400  3600
[05/31 13:51:07    141s] (I)      Default pitch size  :    80    80    90    90    90    90    90   900  2400  2400  3600
[05/31 13:51:07    141s] (I)      First track coord   :    58    80    54    60    54    60    54   960  3444  3360  3658
[05/31 13:51:07    141s] (I)      Num tracks per GCell: 13.50 13.50 12.00 12.00 12.00 12.00 12.00  1.20  0.45  0.45  0.30
[05/31 13:51:07    141s] (I)      Total num of tracks :    61    85    78    76    78    76    78     7     2     2     1
[05/31 13:51:07    141s] (I)      Num of masks        :     2     2     1     1     1     1     1     1     1     1     1
[05/31 13:51:07    141s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/31 13:51:07    141s] (I)      --------------------------------------------------------
[05/31 13:51:07    141s] 
[05/31 13:51:07    141s] [NR-eGR] ============ Routing rule table ============
[05/31 13:51:07    141s] [NR-eGR] Rule id: 0  Nets: 36
[05/31 13:51:07    141s] [NR-eGR] ========================================
[05/31 13:51:07    141s] [NR-eGR] 
[05/31 13:51:07    141s] (I)      ======== NDR :  =========
[05/31 13:51:07    141s] (I)      +--------------+--------+
[05/31 13:51:07    141s] (I)      |           ID |      0 |
[05/31 13:51:07    141s] (I)      |         Name |        |
[05/31 13:51:07    141s] (I)      |      Default |    yes |
[05/31 13:51:07    141s] (I)      |  Clk Special |     no |
[05/31 13:51:07    141s] (I)      | Hard spacing |     no |
[05/31 13:51:07    141s] (I)      |    NDR track | (none) |
[05/31 13:51:07    141s] (I)      |      NDR via | (none) |
[05/31 13:51:07    141s] (I)      |  Extra space |      0 |
[05/31 13:51:07    141s] (I)      |      Shields |      0 |
[05/31 13:51:07    141s] (I)      |   Demand (H) |      1 |
[05/31 13:51:07    141s] (I)      |   Demand (V) |      1 |
[05/31 13:51:07    141s] (I)      |        #Nets |     36 |
[05/31 13:51:07    141s] (I)      +--------------+--------+
[05/31 13:51:07    141s] (I)      +-------------------------------------------------------------------------------------+
[05/31 13:51:07    141s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[05/31 13:51:07    141s] (I)      +-------------------------------------------------------------------------------------+
[05/31 13:51:07    141s] (I)      |    M2     40       40     80       80      1      1      1    100    100        yes |
[05/31 13:51:07    141s] (I)      |    C1     44       46     90       90      1      1      1    100    100        yes |
[05/31 13:51:07    141s] (I)      |    C2     44       46     90       90      1      1      1    100    100        yes |
[05/31 13:51:07    141s] (I)      |    C3     44       46     90       90      1      1      1    100    100        yes |
[05/31 13:51:07    141s] (I)      |    C4     44       46     90       90      1      1      1    100    100        yes |
[05/31 13:51:07    141s] (I)      |    C5     44       46     90       90      1      1      1    100    100        yes |
[05/31 13:51:07    141s] (I)      |    JA    450      450    900      900      1      1      1    100    100        yes |
[05/31 13:51:07    141s] (I)      |    QA   1200     1200   2400     2400      1      1      1    100    100        yes |
[05/31 13:51:07    141s] (I)      |    QB   1200     1200   2400     2400      1      1      1    100    100        yes |
[05/31 13:51:07    141s] (I)      |    LB   1800     1800   3600     3600      1      1      1    100    100        yes |
[05/31 13:51:07    141s] (I)      +-------------------------------------------------------------------------------------+
[05/31 13:51:07    141s] (I)      =============== Blocked Tracks ===============
[05/31 13:51:07    141s] (I)      +-------+---------+----------+---------------+
[05/31 13:51:07    141s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/31 13:51:07    141s] (I)      +-------+---------+----------+---------------+
[05/31 13:51:07    141s] (I)      |     1 |       0 |        0 |         0.00% |
[05/31 13:51:07    141s] (I)      |     2 |     595 |      188 |        31.60% |
[05/31 13:51:07    141s] (I)      |     3 |     468 |      146 |        31.20% |
[05/31 13:51:07    141s] (I)      |     4 |     532 |        0 |         0.00% |
[05/31 13:51:07    141s] (I)      |     5 |     468 |        0 |         0.00% |
[05/31 13:51:07    141s] (I)      |     6 |     532 |        0 |         0.00% |
[05/31 13:51:07    141s] (I)      |     7 |     468 |        0 |         0.00% |
[05/31 13:51:07    141s] (I)      |     8 |      49 |        0 |         0.00% |
[05/31 13:51:07    141s] (I)      |     9 |      12 |        0 |         0.00% |
[05/31 13:51:07    141s] (I)      |    10 |      14 |        0 |         0.00% |
[05/31 13:51:07    141s] (I)      |    11 |       6 |        0 |         0.00% |
[05/31 13:51:07    141s] (I)      +-------+---------+----------+---------------+
[05/31 13:51:07    141s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.04 sec, Curr Mem: 4.48 MB )
[05/31 13:51:07    141s] (I)      Reset routing kernel
[05/31 13:51:07    141s] (I)      Started Global Routing ( Curr Mem: 4.48 MB )
[05/31 13:51:07    141s] (I)      totalPins=75  totalGlobalPin=74 (98.67%)
[05/31 13:51:07    141s] (I)      ================= Net Group Info =================
[05/31 13:51:07    141s] (I)      +----+----------------+--------------+-----------+
[05/31 13:51:07    141s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[05/31 13:51:07    141s] (I)      +----+----------------+--------------+-----------+
[05/31 13:51:07    141s] (I)      |  1 |             36 |        M2(2) |    LB(11) |
[05/31 13:51:07    141s] (I)      +----+----------------+--------------+-----------+
[05/31 13:51:07    141s] (I)      total 2D Cap : 2757 = (1485 H, 1272 V)
[05/31 13:51:07    141s] (I)      total 2D Demand : 1 = (1 H, 0 V)
[05/31 13:51:07    141s] (I)      #blocked GCells = 0
[05/31 13:51:07    141s] (I)      #regions = 1
[05/31 13:51:07    141s] [NR-eGR] Layer group 1: route 36 net(s) in layer range [2, 11]
[05/31 13:51:07    141s] (I)      
[05/31 13:51:07    141s] (I)      ============  Phase 1a Route ============
[05/31 13:51:07    141s] (I)      Usage: 80 = (51 H, 29 V) = (3.43% H, 2.28% V) = (5.508e+01um H, 3.132e+01um V)
[05/31 13:51:07    141s] (I)      
[05/31 13:51:07    141s] (I)      ============  Phase 1b Route ============
[05/31 13:51:07    141s] (I)      Usage: 80 = (51 H, 29 V) = (3.43% H, 2.28% V) = (5.508e+01um H, 3.132e+01um V)
[05/31 13:51:07    141s] (I)      Overflow of layer group 1: 0.00% H + 2.33% V. EstWL: 8.640000e+01um
[05/31 13:51:07    141s] (I)      Congestion metric : 0.00%H 6.25%V, 6.25%HV
[05/31 13:51:07    141s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/31 13:51:07    141s] (I)      
[05/31 13:51:07    141s] (I)      ============  Phase 1c Route ============
[05/31 13:51:07    141s] (I)      Usage: 80 = (51 H, 29 V) = (3.43% H, 2.28% V) = (5.508e+01um H, 3.132e+01um V)
[05/31 13:51:07    141s] (I)      
[05/31 13:51:07    141s] (I)      ============  Phase 1d Route ============
[05/31 13:51:07    141s] (I)      Usage: 80 = (51 H, 29 V) = (3.43% H, 2.28% V) = (5.508e+01um H, 3.132e+01um V)
[05/31 13:51:07    141s] (I)      
[05/31 13:51:07    141s] (I)      ============  Phase 1e Route ============
[05/31 13:51:07    141s] (I)      Usage: 80 = (51 H, 29 V) = (3.43% H, 2.28% V) = (5.508e+01um H, 3.132e+01um V)
[05/31 13:51:07    141s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 2.33% V. EstWL: 8.640000e+01um
[05/31 13:51:07    141s] (I)      
[05/31 13:51:07    141s] (I)      ============  Phase 1l Route ============
[05/31 13:51:07    141s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/31 13:51:07    141s] (I)      Layer  2:        296        22         1           0         486    ( 0.00%) 
[05/31 13:51:07    141s] (I)      Layer  3:        257        29         1           0         420    ( 0.00%) 
[05/31 13:51:07    141s] (I)      Layer  4:        456        29         0           0         432    ( 0.00%) 
[05/31 13:51:07    141s] (I)      Layer  5:        390         6         0           0         420    ( 0.00%) 
[05/31 13:51:07    141s] (I)      Layer  6:        456         0         0           0         432    ( 0.00%) 
[05/31 13:51:07    141s] (I)      Layer  7:        390         0         0           0         420    ( 0.00%) 
[05/31 13:51:07    141s] (I)      Layer  8:         42         0         0           0          43    ( 0.00%) 
[05/31 13:51:07    141s] (I)      Layer  9:         10         0         0          11           4    (71.43%) 
[05/31 13:51:07    141s] (I)      Layer 10:         12         0         0          11           5    (66.67%) 
[05/31 13:51:07    141s] (I)      Layer 11:          5         0         0           9           2    (85.71%) 
[05/31 13:51:07    141s] (I)      Total:          2314        86         2          30        2663    ( 1.11%) 
[05/31 13:51:07    141s] (I)      
[05/31 13:51:07    141s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/31 13:51:07    141s] [NR-eGR]                        OverCon            
[05/31 13:51:07    141s] [NR-eGR]                         #Gcell     %Gcell
[05/31 13:51:07    141s] [NR-eGR]        Layer               (1)    OverCon
[05/31 13:51:07    141s] [NR-eGR] ----------------------------------------------
[05/31 13:51:07    141s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[05/31 13:51:07    141s] [NR-eGR]      M2 ( 2)         1( 2.70%)   ( 2.70%) 
[05/31 13:51:07    141s] [NR-eGR]      C1 ( 3)         1( 2.78%)   ( 2.78%) 
[05/31 13:51:07    141s] [NR-eGR]      C2 ( 4)         0( 0.00%)   ( 0.00%) 
[05/31 13:51:07    141s] [NR-eGR]      C3 ( 5)         0( 0.00%)   ( 0.00%) 
[05/31 13:51:07    141s] [NR-eGR]      C4 ( 6)         0( 0.00%)   ( 0.00%) 
[05/31 13:51:07    141s] [NR-eGR]      C5 ( 7)         0( 0.00%)   ( 0.00%) 
[05/31 13:51:07    141s] [NR-eGR]      JA ( 8)         0( 0.00%)   ( 0.00%) 
[05/31 13:51:07    141s] [NR-eGR]      QA ( 9)         0( 0.00%)   ( 0.00%) 
[05/31 13:51:07    141s] [NR-eGR]      QB (10)         0( 0.00%)   ( 0.00%) 
[05/31 13:51:07    141s] [NR-eGR]      LB (11)         0( 0.00%)   ( 0.00%) 
[05/31 13:51:07    141s] [NR-eGR] ----------------------------------------------
[05/31 13:51:07    141s] [NR-eGR]        Total         2( 0.72%)   ( 0.72%) 
[05/31 13:51:07    141s] [NR-eGR] 
[05/31 13:51:07    141s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 4.48 MB )
[05/31 13:51:07    141s] (I)      Updating congestion map
[05/31 13:51:07    141s] (I)      total 2D Cap : 2777 = (1497 H, 1280 V)
[05/31 13:51:07    141s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/31 13:51:07    141s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.02 sec, Real: 0.07 sec, Curr Mem: 4.48 MB )
[05/31 13:51:07    141s] Early Global Route congestion estimation runtime: 0.07 seconds, mem = 4640.2M
[05/31 13:51:07    141s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.023, REAL:0.073, MEM:4640.2M, EPOCH TIME: 1748713867.552522
[05/31 13:51:07    141s] OPERPROF: Starting HotSpotCal at level 1, MEM:4640.2M, EPOCH TIME: 1748713867.552545
[05/31 13:51:07    141s] [hotspot] +------------+---------------+---------------+
[05/31 13:51:07    141s] [hotspot] |            |   max hotspot | total hotspot |
[05/31 13:51:07    141s] [hotspot] +------------+---------------+---------------+
[05/31 13:51:07    141s] [hotspot] | normalized |          0.00 |          0.00 |
[05/31 13:51:07    141s] [hotspot] +------------+---------------+---------------+
[05/31 13:51:07    141s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/31 13:51:07    141s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/31 13:51:07    141s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.013, MEM:4640.2M, EPOCH TIME: 1748713867.565395
[05/31 13:51:07    141s] 
[05/31 13:51:07    141s] === incrementalPlace Internal Loop 1 ===
[05/31 13:51:07    141s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/31 13:51:07    141s] UM:*                                                                   incrNP_iter_start
[05/31 13:51:07    141s] clkAW=1 clkAWMode=4 maxIt=1 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[05/31 13:51:07    141s] OPERPROF: Starting IP-Init-SP-Data at level 1, MEM:4640.2M, EPOCH TIME: 1748713867.671848
[05/31 13:51:07    141s] Processing tracks to init pin-track alignment.
[05/31 13:51:07    141s] z: 1, totalTracks: 1
[05/31 13:51:07    141s] z: 3, totalTracks: 1
[05/31 13:51:07    141s] z: 5, totalTracks: 1
[05/31 13:51:07    141s] z: 7, totalTracks: 1
[05/31 13:51:07    141s] #spOpts: N=22 dpt minPadR=1.1 mergeVia=T sncAbut cut2cut hrOri=1 hrSnap=1 
[05/31 13:51:07    141s] #spOpts: rpCkHalo=4 
[05/31 13:51:07    141s] Initializing Route Infrastructure for color support ...
[05/31 13:51:07    141s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:4640.2M, EPOCH TIME: 1748713867.672029
[05/31 13:51:07    141s] ### Add 31 auto generated vias to default rule
[05/31 13:51:07    141s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.003, REAL:0.003, MEM:4640.2M, EPOCH TIME: 1748713867.674826
[05/31 13:51:07    141s] Route Infrastructure Initialized for color support successfully.
[05/31 13:51:07    141s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/31 13:51:07    141s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4640.2M, EPOCH TIME: 1748713867.698100
[05/31 13:51:07    141s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:51:07    141s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:51:07    141s] Processing tracks to init pin-track alignment.
[05/31 13:51:07    141s] z: 1, totalTracks: 1
[05/31 13:51:07    141s] z: 3, totalTracks: 1
[05/31 13:51:07    141s] z: 5, totalTracks: 1
[05/31 13:51:07    141s] z: 7, totalTracks: 1
[05/31 13:51:07    141s] 
[05/31 13:51:07    141s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 13:51:07    141s] 
[05/31 13:51:07    141s]  Skipping Pre_CCE_Colorizing (1369+2)!
[05/31 13:51:07    141s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.149, REAL:0.293, MEM:4640.2M, EPOCH TIME: 1748713867.991141
[05/31 13:51:07    141s] OPERPROF:   Starting post-place ADS at level 2, MEM:4640.2M, EPOCH TIME: 1748713867.991198
[05/31 13:51:07    141s] ADSU 0.401 -> 0.401. site 387.000 -> 387.000. GS 4.320
[05/31 13:51:07    141s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.000, REAL:0.000, MEM:4640.2M, EPOCH TIME: 1748713867.991350
[05/31 13:51:07    141s] OPERPROF:   Starting Compute-Min-Padding at level 2, MEM:4640.2M, EPOCH TIME: 1748713867.991443
[05/31 13:51:07    141s] OPERPROF:     Starting Get-Context-Min-Padding at level 3, MEM:4640.2M, EPOCH TIME: 1748713867.991465
[05/31 13:51:07    141s] spContextMPad 3 3.
[05/31 13:51:07    141s] OPERPROF:     Finished Get-Context-Min-Padding at level 3, CPU:0.000, REAL:0.000, MEM:4640.2M, EPOCH TIME: 1748713867.991642
[05/31 13:51:07    141s] OPERPROF:   Finished Compute-Min-Padding at level 2, CPU:0.000, REAL:0.000, MEM:4640.2M, EPOCH TIME: 1748713867.991714
[05/31 13:51:07    141s] OPERPROF:   Starting Setup-Regin-Box-For-Spare-Inst-Group at level 2, MEM:4640.2M, EPOCH TIME: 1748713867.991757
[05/31 13:51:07    141s] OPERPROF:   Finished Setup-Regin-Box-For-Spare-Inst-Group at level 2, CPU:0.000, REAL:0.000, MEM:4640.2M, EPOCH TIME: 1748713867.991788
[05/31 13:51:07    141s] OPERPROF:   Starting Placement-Init-Net-Weight at level 2, MEM:4640.2M, EPOCH TIME: 1748713867.991813
[05/31 13:51:07    141s] no activity file in design. spp won't run.
[05/31 13:51:07    141s] [spp] 0
[05/31 13:51:07    141s] [adp] 0:1:1:2
[05/31 13:51:07    141s] OPERPROF:   Finished Placement-Init-Net-Weight at level 2, CPU:0.000, REAL:0.000, MEM:4640.2M, EPOCH TIME: 1748713867.991851
[05/31 13:51:07    141s] SP #FI/SF FL/PI 0/0 10/0
[05/31 13:51:07    141s] OPERPROF: Finished IP-Init-SP-Data at level 1, CPU:0.159, REAL:0.320, MEM:4640.2M, EPOCH TIME: 1748713867.991878
[05/31 13:51:07    141s] PP off. flexM 0
[05/31 13:51:08    141s] OPERPROF: Starting CDPad at level 1, MEM:4640.2M, EPOCH TIME: 1748713868.004376
[05/31 13:51:08    141s] 3DP is on.
[05/31 13:51:08    141s] 3DP OF M2 0.024, M4 0.000. Diff 0, Offset 0
[05/31 13:51:08    141s] design sh 0.244. rd 0.200
[05/31 13:51:08    141s] 3DP (1, 3) DPT Adjust 1. 0.827, 0.735, delta 0.092. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[05/31 13:51:08    141s] CDPadU 0.692 -> 0.692. R=0.400, N=10, GS=1.080
[05/31 13:51:08    141s] OPERPROF: Finished CDPad at level 1, CPU:0.000, REAL:0.013, MEM:4640.2M, EPOCH TIME: 1748713868.017651
[05/31 13:51:08    141s] OPERPROF: Starting InitSKP at level 1, MEM:4640.2M, EPOCH TIME: 1748713868.017689
[05/31 13:51:08    141s] no activity file in design. spp won't run.
[05/31 13:51:08    141s] no activity file in design. spp won't run.
[05/31 13:51:08    141s] *** Finished SKP initialization (cpu=0:00:00.0, real=0:00:00.0)***
[05/31 13:51:08    141s] OPERPROF: Finished InitSKP at level 1, CPU:0.031, REAL:0.106, MEM:4640.2M, EPOCH TIME: 1748713868.123790
[05/31 13:51:08    141s] NP #FI/FS/SF FL/PI: 0/0/0 10/0
[05/31 13:51:08    141s] no activity file in design. spp won't run.
[05/31 13:51:08    141s] OPERPROF: Starting NP-Place at level 1, MEM:4640.2M, EPOCH TIME: 1748713868.159402
[05/31 13:51:08    141s] Starting Early Global Route supply map. mem = 4641.6M
[05/31 13:51:08    141s] (I)      Initializing eGR engine (regular)
[05/31 13:51:08    141s] Set min layer with default ( 2 )
[05/31 13:51:08    141s] Set max layer with default ( 127 )
[05/31 13:51:08    141s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 13:51:08    141s] Min route layer (adjusted) = 2
[05/31 13:51:08    141s] Max route layer (adjusted) = 11
[05/31 13:51:08    141s] (I)      clean place blk overflow:
[05/31 13:51:08    141s] (I)      H : enabled 1.00 0
[05/31 13:51:08    141s] (I)      V : enabled 1.00 0
[05/31 13:51:08    141s] (I)      Initializing eGR engine (regular)
[05/31 13:51:08    141s] Set min layer with default ( 2 )
[05/31 13:51:08    141s] Set max layer with default ( 127 )
[05/31 13:51:08    141s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 13:51:08    141s] Min route layer (adjusted) = 2
[05/31 13:51:08    141s] Max route layer (adjusted) = 11
[05/31 13:51:08    141s] (I)      clean place blk overflow:
[05/31 13:51:08    141s] (I)      H : enabled 1.00 0
[05/31 13:51:08    141s] (I)      V : enabled 1.00 0
[05/31 13:51:08    141s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 4.48 MB )
[05/31 13:51:08    141s] (I)      Running eGR Regular flow
[05/31 13:51:08    141s] (I)      # wire layers (front) : 12
[05/31 13:51:08    141s] (I)      # wire layers (back)  : 0
[05/31 13:51:08    141s] (I)      min wire layer : 1
[05/31 13:51:08    141s] (I)      max wire layer : 11
[05/31 13:51:08    141s] (I)      # cut layers (front) : 11
[05/31 13:51:08    141s] (I)      # cut layers (back)  : 0
[05/31 13:51:08    141s] (I)      min cut layer : 1
[05/31 13:51:08    141s] (I)      max cut layer : 10
[05/31 13:51:08    141s] (I)      ================================== Layers ===================================
[05/31 13:51:08    141s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/31 13:51:08    141s] (I)      |  Z | ID |       Name |      Type | #Masks | Extra | Width | Space | Pitch |
[05/31 13:51:08    141s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/31 13:51:08    141s] (I)      |  0 |  0 |            |           |      1 |       |       |       |       |
[05/31 13:51:08    141s] (I)      | 33 |  0 |         CA |       cut |      1 |       |       |       |       |
[05/31 13:51:08    141s] (I)      |  1 |  1 |         M1 |      wire |      2 |       |    40 |    40 |   116 |
[05/31 13:51:08    141s] (I)      | 34 |  1 |         V1 |       cut |      1 |       |       |       |       |
[05/31 13:51:08    141s] (I)      |  2 |  2 |         M2 |      wire |      2 |       |    40 |    40 |    80 |
[05/31 13:51:08    141s] (I)      | 35 |  2 |         AY |       cut |      1 |       |       |       |       |
[05/31 13:51:08    141s] (I)      |  3 |  3 |         C1 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 13:51:08    141s] (I)      | 36 |  3 |         A1 |       cut |      1 |       |       |       |       |
[05/31 13:51:08    141s] (I)      |  4 |  4 |         C2 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 13:51:08    141s] (I)      | 37 |  4 |         A2 |       cut |      1 |       |       |       |       |
[05/31 13:51:08    141s] (I)      |  5 |  5 |         C3 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 13:51:08    141s] (I)      | 38 |  5 |         A3 |       cut |      1 |       |       |       |       |
[05/31 13:51:08    141s] (I)      |  6 |  6 |         C4 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 13:51:08    141s] (I)      | 39 |  6 |         A4 |       cut |      1 |       |       |       |       |
[05/31 13:51:08    141s] (I)      |  7 |  7 |         C5 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 13:51:08    141s] (I)      | 40 |  7 |         YS |       cut |      1 |       |       |       |       |
[05/31 13:51:08    141s] (I)      |  8 |  8 |         JA |      wire |      1 |       |   450 |   450 |   900 |
[05/31 13:51:08    141s] (I)      | 41 |  8 |         JV |       cut |      1 |       |       |       |       |
[05/31 13:51:08    141s] (I)      |  9 |  9 |         QA |      wire |      1 |       |  1200 |  1200 |  2400 |
[05/31 13:51:08    141s] (I)      | 42 |  9 |         JW |       cut |      1 |       |       |       |       |
[05/31 13:51:08    141s] (I)      | 10 | 10 |         QB |      wire |      1 |       |  1200 |  1200 |  2400 |
[05/31 13:51:08    141s] (I)      | 43 | 10 |         VV |       cut |      1 |       |       |       |       |
[05/31 13:51:08    141s] (I)      | 11 | 11 |         LB |      wire |      1 |       |  1800 |  1800 |  3600 |
[05/31 13:51:08    141s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/31 13:51:08    141s] (I)      | 64 |    |       LVTN |   implant |        |       |       |       |       |
[05/31 13:51:08    141s] (I)      | 65 |    |       LVTP |   implant |        |       |       |       |       |
[05/31 13:51:08    141s] (I)      | 66 |    |      SLVTN |   implant |        |       |       |       |       |
[05/31 13:51:08    141s] (I)      | 67 |    |      SLVTP |   implant |        |       |       |       |       |
[05/31 13:51:08    141s] (I)      | 68 |    |       RVTN |   implant |        |       |       |       |       |
[05/31 13:51:08    141s] (I)      | 69 |    |       RVTP |   implant |        |       |       |       |       |
[05/31 13:51:08    141s] (I)      | 70 |    |       HVTN |   implant |        |       |       |       |       |
[05/31 13:51:08    141s] (I)      | 71 |    |       HVTP |   implant |        |       |       |       |       |
[05/31 13:51:08    141s] (I)      | 72 |    |        LLN |   implant |        |       |       |       |       |
[05/31 13:51:08    141s] (I)      | 73 |    |        LLP |   implant |        |       |       |       |       |
[05/31 13:51:08    141s] (I)      | 74 |    |       ULLN |   implant |        |       |       |       |       |
[05/31 13:51:08    141s] (I)      | 75 |    |       ULLP |   implant |        |       |       |       |       |
[05/31 13:51:08    141s] (I)      | 76 |    |    EGSLVTN |   implant |        |       |       |       |       |
[05/31 13:51:08    141s] (I)      | 77 |    |    EGSLVTP |   implant |        |       |       |       |       |
[05/31 13:51:08    141s] (I)      | 78 |    |     EGLVTN |   implant |        |       |       |       |       |
[05/31 13:51:08    141s] (I)      | 79 |    |     EGLVTP |   implant |        |       |       |       |       |
[05/31 13:51:08    141s] (I)      | 80 |    |     EGULLP |   implant |        |       |       |       |       |
[05/31 13:51:08    141s] (I)      | 81 |    |  EGUOSLVTN |   implant |        |       |       |       |       |
[05/31 13:51:08    141s] (I)      | 82 |    |         LV |     other |        |    MS |       |       |       |
[05/31 13:51:08    141s] (I)      | 83 |    |         RS |     other |        |    MS |       |       |       |
[05/31 13:51:08    141s] (I)      | 84 |    |  CLIB_MKR1 |     other |        |    MS |       |       |       |
[05/31 13:51:08    141s] (I)      | 85 |    |  CLIB_MKR4 |     other |        |    MS |       |       |       |
[05/31 13:51:08    141s] (I)      | 86 |    | CLIB_MKR41 |     other |        |    MS |       |       |       |
[05/31 13:51:08    141s] (I)      | 87 |    |  CLIB_MKR5 |     other |        |    MS |       |       |       |
[05/31 13:51:08    141s] (I)      | 88 |    | CLIB_MKR51 |     other |        |    MS |       |       |       |
[05/31 13:51:08    141s] (I)      | 89 |    |  CLIB_MKR3 |     other |        |    MS |       |       |       |
[05/31 13:51:08    141s] (I)      | 90 |    | CLIB_MKR61 |     other |        |    MS |       |       |       |
[05/31 13:51:08    141s] (I)      | 91 |    |      MIXVT |     other |        |    MS |       |       |       |
[05/31 13:51:08    141s] (I)      | 92 |    |         RX | diffusion |        |    MS |       |       |       |
[05/31 13:51:08    141s] (I)      | 93 |    |         NW |     other |        |    MS |       |       |       |
[05/31 13:51:08    141s] (I)      | 94 |    |      SXCUT |     other |        |    MS |       |       |       |
[05/31 13:51:08    141s] (I)      | 95 |    |         CB |     other |        |       |       |       |       |
[05/31 13:51:08    141s] (I)      | 96 |    |    OVERLAP |   overlap |        |       |       |       |       |
[05/31 13:51:08    141s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/31 13:51:08    142s] Finished Early Global Route supply map. mem = 4641.6M
[05/31 13:51:08    142s] SKP will use view:
[05/31 13:51:08    142s]   view_slow_mission
[05/31 13:51:08    142s] Iteration  4: Total net bbox = 9.596e+01 (5.75e+01 3.85e+01)
[05/31 13:51:08    142s]               Est.  stn bbox = 9.596e+01 (5.75e+01 3.85e+01)
[05/31 13:51:08    142s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 4646.1M
[05/31 13:51:08    142s] OPERPROF: Finished NP-Place at level 1, CPU:0.073, REAL:0.212, MEM:4646.1M, EPOCH TIME: 1748713868.371099
[05/31 13:51:08    142s] Legalizing MH Cells... 0 / 0 (level 2) on adder
[05/31 13:51:08    142s] MH packer: No MH instances from GP
[05/31 13:51:08    142s] 0 (out of 0) MH cells were successfully legalized.
[05/31 13:51:08    142s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=4646.1M, DRC: 0)
[05/31 13:51:08    142s] no activity file in design. spp won't run.
[05/31 13:51:08    142s] NP #FI/FS/SF FL/PI: 0/0/0 10/0
[05/31 13:51:08    142s] no activity file in design. spp won't run.
[05/31 13:51:08    142s] OPERPROF: Starting NP-Place at level 1, MEM:4646.1M, EPOCH TIME: 1748713868.384408
[05/31 13:51:08    142s] Iteration  5: Total net bbox = 9.751e+01 (5.57e+01 4.18e+01)
[05/31 13:51:08    142s]               Est.  stn bbox = 9.751e+01 (5.57e+01 4.18e+01)
[05/31 13:51:08    142s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 4646.1M
[05/31 13:51:08    142s] OPERPROF: Finished NP-Place at level 1, CPU:0.016, REAL:0.064, MEM:4646.1M, EPOCH TIME: 1748713868.448608
[05/31 13:51:08    142s] Legalizing MH Cells... 0 / 0 (level 3) on adder
[05/31 13:51:08    142s] MH packer: No MH instances from GP
[05/31 13:51:08    142s] 0 (out of 0) MH cells were successfully legalized.
[05/31 13:51:08    142s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=4646.1M, DRC: 0)
[05/31 13:51:08    142s] no activity file in design. spp won't run.
[05/31 13:51:08    142s] NP #FI/FS/SF FL/PI: 0/0/0 10/0
[05/31 13:51:08    142s] no activity file in design. spp won't run.
[05/31 13:51:08    142s] OPERPROF: Starting NP-Place at level 1, MEM:4646.1M, EPOCH TIME: 1748713868.475400
[05/31 13:51:08    142s] GP RA stats: MHOnly 0 nrInst 10 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[05/31 13:51:08    142s] OPERPROF:   Starting NP-Blockage-Aware-Snap at level 2, MEM:4678.1M, EPOCH TIME: 1748713868.534792
[05/31 13:51:08    142s] OPERPROF:   Finished NP-Blockage-Aware-Snap at level 2, CPU:0.000, REAL:0.000, MEM:4678.1M, EPOCH TIME: 1748713868.534836
[05/31 13:51:08    142s] Iteration  6: Total net bbox = 9.556e+01 (5.17e+01 4.39e+01)
[05/31 13:51:08    142s]               Est.  stn bbox = 9.556e+01 (5.17e+01 4.39e+01)
[05/31 13:51:08    142s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 4678.1M
[05/31 13:51:08    142s] OPERPROF: Finished NP-Place at level 1, CPU:0.010, REAL:0.060, MEM:4678.1M, EPOCH TIME: 1748713868.535075
[05/31 13:51:08    142s] Legalizing MH Cells... 0 / 0 (level 4) on adder
[05/31 13:51:08    142s] MH packer: No MH instances from GP
[05/31 13:51:08    142s] 0 (out of 0) MH cells were successfully legalized.
[05/31 13:51:08    142s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=4678.1M, DRC: 0)
[05/31 13:51:08    142s] Move report: Timing Driven Placement moves 10 insts, mean move: 0.74 um, max move: 1.38 um 
[05/31 13:51:08    142s] 	Max move on inst (intadd_0/U5): (2.78, 1.50) --> (1.95, 0.96)
[05/31 13:51:08    142s] no activity file in design. spp won't run.
[05/31 13:51:08    142s] OPERPROF: Starting IP-Delete-SP-Data at level 1, MEM:4678.1M, EPOCH TIME: 1748713868.535473
[05/31 13:51:08    142s] Saved padding area to DB
[05/31 13:51:08    142s] OPERPROF:   Starting Section-Head-Init at level 2, MEM:4678.1M, EPOCH TIME: 1748713868.535517
[05/31 13:51:08    142s] OPERPROF:   Finished Section-Head-Init at level 2, CPU:0.000, REAL:0.000, MEM:4678.1M, EPOCH TIME: 1748713868.535546
[05/31 13:51:08    142s] OPERPROF:   Starting Move-Gated-Clock at level 2, MEM:4678.1M, EPOCH TIME: 1748713868.535573
[05/31 13:51:08    142s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/31 13:51:08    142s] OPERPROF:   Finished Move-Gated-Clock at level 2, CPU:0.000, REAL:0.000, MEM:4678.1M, EPOCH TIME: 1748713868.535617
[05/31 13:51:08    142s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:51:08    142s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:51:08    142s] OPERPROF: Finished IP-Delete-SP-Data at level 1, CPU:0.003, REAL:0.003, MEM:4678.1M, EPOCH TIME: 1748713868.538651
[05/31 13:51:08    142s] 
[05/31 13:51:08    142s] Finished Incremental Placement (cpu=0:00:00.4, real=0:00:01.0, mem=4678.1M)
[05/31 13:51:08    142s] CongRepair sets shifter mode to gplace
[05/31 13:51:08    142s] TDRefine: refinePlace mode is spiral
[05/31 13:51:08    142s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:4678.1M, EPOCH TIME: 1748713868.538778
[05/31 13:51:08    142s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:4678.1M, EPOCH TIME: 1748713868.538799
[05/31 13:51:08    142s] OPERPROF:     Starting DPlace-Init at level 3, MEM:4678.1M, EPOCH TIME: 1748713868.538829
[05/31 13:51:08    142s] Processing tracks to init pin-track alignment.
[05/31 13:51:08    142s] z: 1, totalTracks: 1
[05/31 13:51:08    142s] z: 3, totalTracks: 1
[05/31 13:51:08    142s] z: 5, totalTracks: 1
[05/31 13:51:08    142s] z: 7, totalTracks: 1
[05/31 13:51:08    142s] #spOpts: N=22 dpt minPadR=1.1 mergeVia=T sncAbut cut2cut hrOri=1 hrSnap=1 
[05/31 13:51:08    142s] #spOpts: rpCkHalo=4 
[05/31 13:51:08    142s] Initializing Route Infrastructure for color support ...
[05/31 13:51:08    142s] OPERPROF:       Starting Route-Infrastructure-Color-Support-Init at level 4, MEM:4678.1M, EPOCH TIME: 1748713868.539015
[05/31 13:51:08    142s] ### Add 31 auto generated vias to default rule
[05/31 13:51:08    142s] OPERPROF:       Finished Route-Infrastructure-Color-Support-Init at level 4, CPU:0.003, REAL:0.003, MEM:4678.1M, EPOCH TIME: 1748713868.541774
[05/31 13:51:08    142s] Route Infrastructure Initialized for color support successfully.
[05/31 13:51:08    142s] Cell adder LLGs are deleted
[05/31 13:51:08    142s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:51:08    142s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:51:08    142s] # Building adder llgBox search-tree.
[05/31 13:51:08    142s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/31 13:51:08    142s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:4678.1M, EPOCH TIME: 1748713868.547704
[05/31 13:51:08    142s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:51:08    142s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:51:08    142s] OPERPROF:         Starting SiteArray-Init-FPlan at level 5, MEM:4678.1M, EPOCH TIME: 1748713868.547957
[05/31 13:51:08    142s] Max number of tech site patterns supported in site array is 256.
[05/31 13:51:08    142s] Core basic site is GF22_DST
[05/31 13:51:08    142s] After signature check, allow fast init is false, keep pre-filter is true.
[05/31 13:51:08    142s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/31 13:51:08    142s] SiteArray: non-trimmed site array dimensions = 9 x 43
[05/31 13:51:08    142s] SiteArray: use 12,288 bytes
[05/31 13:51:08    142s] SiteArray: current memory after site array memory allocation 4678.1M
[05/31 13:51:08    142s] SiteArray: FP blocked sites are writable
[05/31 13:51:08    142s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/31 13:51:08    142s] OPERPROF:           Starting Routing-Blockage-From-Wire-Via-StBox at level 6, MEM:4678.1M, EPOCH TIME: 1748713868.852192
[05/31 13:51:08    142s] Process 238 wires and vias for routing blockage analysis
[05/31 13:51:08    142s] OPERPROF:           Finished Routing-Blockage-From-Wire-Via-StBox at level 6, CPU:0.000, REAL:0.000, MEM:4678.1M, EPOCH TIME: 1748713868.852313
[05/31 13:51:08    142s] SiteArray: number of non floorplan blocked sites for llg default is 387
[05/31 13:51:08    142s] Atter site array init, number of instance map data is 0.
[05/31 13:51:08    142s] OPERPROF:         Finished SiteArray-Init-FPlan at level 5, CPU:0.151, REAL:0.305, MEM:4678.1M, EPOCH TIME: 1748713868.852561
[05/31 13:51:08    142s] 
[05/31 13:51:08    142s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 13:51:08    142s] 
[05/31 13:51:08    142s]  Skipping Pre_CCE_Colorizing (1369+2)!
[05/31 13:51:08    142s] OPERPROF:         Starting CMU at level 5, MEM:4678.1M, EPOCH TIME: 1748713868.852757
[05/31 13:51:08    142s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:4678.1M, EPOCH TIME: 1748713868.852975
[05/31 13:51:08    142s] 
[05/31 13:51:08    142s] Bad Lib Cell Checking (CMU) is done! (0)
[05/31 13:51:08    142s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.152, REAL:0.305, MEM:4678.1M, EPOCH TIME: 1748713868.853028
[05/31 13:51:08    142s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:4678.1M, EPOCH TIME: 1748713868.853050
[05/31 13:51:08    142s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:4678.1M, EPOCH TIME: 1748713868.853088
[05/31 13:51:08    142s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=4678.1MB).
[05/31 13:51:08    142s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.161, REAL:0.314, MEM:4678.1M, EPOCH TIME: 1748713868.853152
[05/31 13:51:08    142s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.161, REAL:0.314, MEM:4678.1M, EPOCH TIME: 1748713868.853171
[05/31 13:51:08    142s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1000984.3
[05/31 13:51:08    142s] OPERPROF:   Starting Refine-Place at level 2, MEM:4678.1M, EPOCH TIME: 1748713868.853225
[05/31 13:51:08    142s] *** Starting refinePlace (0:02:22 mem=4678.1M) ***
[05/31 13:51:08    142s] Total net bbox length = 9.390e+01 (5.061e+01 4.329e+01) (ext = 7.537e+01)
[05/31 13:51:08    142s] 
[05/31 13:51:08    142s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 13:51:08    142s] 
[05/31 13:51:08    142s]  Skipping Pre_CCE_Colorizing (1369+2)!
[05/31 13:51:08    142s] OPERPROF:     Starting RPlace-Color-Fixed-Insts at level 3, MEM:4678.1M, EPOCH TIME: 1748713868.853433
[05/31 13:51:08    142s] # Found 0 legal fixed insts to color.
[05/31 13:51:08    142s] OPERPROF:     Finished RPlace-Color-Fixed-Insts at level 3, CPU:0.000, REAL:0.000, MEM:4678.1M, EPOCH TIME: 1748713868.853467
[05/31 13:51:08    142s] OPERPROF:     Starting Placement-Init-Reg-Wire-Search-Tree at level 3, MEM:4678.1M, EPOCH TIME: 1748713868.853497
[05/31 13:51:08    142s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[05/31 13:51:08    142s] OPERPROF:     Finished Placement-Init-Reg-Wire-Search-Tree at level 3, CPU:0.000, REAL:0.000, MEM:4678.1M, EPOCH TIME: 1748713868.853556
[05/31 13:51:08    142s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/31 13:51:08    142s] Set min layer with default ( 2 )
[05/31 13:51:08    142s] Set max layer with default ( 127 )
[05/31 13:51:08    142s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 13:51:08    142s] Min route layer (adjusted) = 2
[05/31 13:51:08    142s] Max route layer (adjusted) = 11
[05/31 13:51:08    142s] Set min layer with default ( 2 )
[05/31 13:51:08    142s] Set max layer with default ( 127 )
[05/31 13:51:08    142s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 13:51:08    142s] Min route layer (adjusted) = 2
[05/31 13:51:08    142s] Max route layer (adjusted) = 11
[05/31 13:51:08    142s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:4678.1M, EPOCH TIME: 1748713868.857237
[05/31 13:51:08    142s] Starting refinePlace ...
[05/31 13:51:08    142s] Set min layer with default ( 2 )
[05/31 13:51:08    142s] Set max layer with default ( 127 )
[05/31 13:51:08    142s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 13:51:08    142s] Min route layer (adjusted) = 2
[05/31 13:51:08    142s] Max route layer (adjusted) = 11
[05/31 13:51:08    142s] Set min layer with default ( 2 )
[05/31 13:51:08    142s] Set max layer with default ( 127 )
[05/31 13:51:08    142s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 13:51:08    142s] Min route layer (adjusted) = 2
[05/31 13:51:08    142s] Max route layer (adjusted) = 11
[05/31 13:51:08    142s] DDP initSite1 nrRow 9 nrJob 9
[05/31 13:51:08    142s] DDP markSite nrRow 9 nrJob 9
[05/31 13:51:08    142s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[05/31 13:51:08    142s] ** Cut row section cpu time 0:00:00.0.
[05/31 13:51:08    142s]  ** Cut row section real time 0:00:00.0.
[05/31 13:51:08    142s]    Spread Effort: high, pre-route mode, useDDP on.
[05/31 13:51:08    142s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=4678.1MB) @(0:02:22 - 0:02:22).
[05/31 13:51:08    142s] Move report: preRPlace moves 10 insts, mean move: 0.04 um, max move: 0.06 um 
[05/31 13:51:08    142s] 	Max move on inst (intadd_0/U6): (1.92, 2.04) --> (1.97, 2.04)
[05/31 13:51:08    142s] 	Length: 18 sites, height: 1 rows, site name: GF22_DST, cell type: UDB116SVT24_ADDF_V1_1
[05/31 13:51:08    142s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:4678.1M, EPOCH TIME: 1748713868.876196
[05/31 13:51:08    142s] Tweakage: fix icg 0, fix clk 0.
[05/31 13:51:08    142s] Tweakage: density cost 0, scale 0.4.
[05/31 13:51:08    142s] Tweakage: activity cost 0, scale 1.0.
[05/31 13:51:08    142s] OPERPROF:         Starting Tweak-Cong-Engine/Core-Operation at level 5, MEM:4678.1M, EPOCH TIME: 1748713868.886313
[05/31 13:51:08    142s] OPERPROF:           Starting Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, MEM:4678.1M, EPOCH TIME: 1748713868.890011
[05/31 13:51:08    142s] Tweakage perm 0 insts, flip 0 insts.
[05/31 13:51:08    142s] Tweakage perm 0 insts, flip 0 insts.
[05/31 13:51:08    142s] Tweakage perm 0 insts, flip 0 insts.
[05/31 13:51:08    142s] Tweakage perm 0 insts, flip 0 insts.
[05/31 13:51:08    142s] OPERPROF:           Finished Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, CPU:0.000, REAL:0.000, MEM:4678.1M, EPOCH TIME: 1748713868.890168
[05/31 13:51:08    142s] OPERPROF:         Finished Tweak-Cong-Engine/Core-Operation at level 5, CPU:0.004, REAL:0.004, MEM:4678.1M, EPOCH TIME: 1748713868.890298
[05/31 13:51:08    142s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:0.004, REAL:0.014, MEM:4678.1M, EPOCH TIME: 1748713868.890356
[05/31 13:51:08    142s] Move report: Congestion aware Tweak moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/31 13:51:08    142s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:00.0, real=0:00:00.0, mem=4678.1mb) @(0:02:22 - 0:02:22).
[05/31 13:51:08    142s] 
[05/31 13:51:08    142s]  === Spiral for Logical I: (movable: 10) ===
[05/31 13:51:08    142s] 
[05/31 13:51:08    142s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[05/31 13:51:08    142s] 
[05/31 13:51:08    142s]  Info: 0 filler has been deleted!
[05/31 13:51:08    142s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[05/31 13:51:08    142s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[05/31 13:51:08    142s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/31 13:51:08    142s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=4646.1MB) @(0:02:22 - 0:02:22).
[05/31 13:51:08    142s] Move report: Detail placement moves 10 insts, mean move: 0.04 um, max move: 0.06 um 
[05/31 13:51:08    142s] 	Max move on inst (intadd_0/U6): (1.92, 2.04) --> (1.97, 2.04)
[05/31 13:51:08    142s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 4646.1MB
[05/31 13:51:08    142s] Statistics of distance of Instance movement in refine placement:
[05/31 13:51:08    142s]   maximum (X+Y) =         0.06 um
[05/31 13:51:08    142s]   inst (intadd_0/U6) with max move: (1.921, 2.036) -> (1.972, 2.04)
[05/31 13:51:08    142s]   mean    (X+Y) =         0.04 um
[05/31 13:51:08    142s] Summary Report:
[05/31 13:51:08    142s] Instances move: 10 (out of 10 movable)
[05/31 13:51:08    142s] Instances flipped: 0
[05/31 13:51:08    142s] Mean displacement: 0.04 um
[05/31 13:51:08    142s] Max displacement: 0.06 um (Instance: intadd_0/U6) (1.921, 2.036) -> (1.972, 2.04)
[05/31 13:51:08    142s] 	Length: 18 sites, height: 1 rows, site name: GF22_DST, cell type: UDB116SVT24_ADDF_V1_1
[05/31 13:51:08    142s] 	Violation at original loc: Overlapping with other instance
[05/31 13:51:08    142s] Physical-only instances move: 0 (out of 0 movable physical-only)
[05/31 13:51:08    142s] Total instances moved : 10
[05/31 13:51:08    142s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:0.019, REAL:0.062, MEM:4646.1M, EPOCH TIME: 1748713868.919084
[05/31 13:51:08    142s] Total net bbox length = 9.452e+01 (5.050e+01 4.402e+01) (ext = 7.623e+01)
[05/31 13:51:08    142s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 4646.1MB
[05/31 13:51:08    142s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=4646.1MB) @(0:02:22 - 0:02:22).
[05/31 13:51:08    142s] *** Finished refinePlace (0:02:22 mem=4646.1M) ***
[05/31 13:51:08    142s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1000984.3
[05/31 13:51:08    142s] OPERPROF:   Finished Refine-Place at level 2, CPU:0.023, REAL:0.066, MEM:4646.1M, EPOCH TIME: 1748713868.919272
[05/31 13:51:08    142s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:4646.1M, EPOCH TIME: 1748713868.919320
[05/31 13:51:08    142s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10).
[05/31 13:51:08    142s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:51:08    142s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:51:08    142s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:51:08    142s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.003, REAL:0.003, MEM:4646.1M, EPOCH TIME: 1748713868.922229
[05/31 13:51:08    142s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:0.187, REAL:0.384, MEM:4646.1M, EPOCH TIME: 1748713868.922285
[05/31 13:51:08    142s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:4646.1M, EPOCH TIME: 1748713868.922364
[05/31 13:51:08    142s] Starting Early Global Route congestion estimation: mem = 4646.1M
[05/31 13:51:08    142s] (I)      Initializing eGR engine (regular)
[05/31 13:51:08    142s] Set min layer with default ( 2 )
[05/31 13:51:08    142s] Set max layer with default ( 127 )
[05/31 13:51:08    142s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 13:51:08    142s] Min route layer (adjusted) = 2
[05/31 13:51:08    142s] Max route layer (adjusted) = 11
[05/31 13:51:08    142s] (I)      clean place blk overflow:
[05/31 13:51:08    142s] (I)      H : enabled 1.00 0
[05/31 13:51:08    142s] (I)      V : enabled 1.00 0
[05/31 13:51:08    142s] (I)      Initializing eGR engine (regular)
[05/31 13:51:08    142s] Set min layer with default ( 2 )
[05/31 13:51:08    142s] Set max layer with default ( 127 )
[05/31 13:51:08    142s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 13:51:08    142s] Min route layer (adjusted) = 2
[05/31 13:51:08    142s] Max route layer (adjusted) = 11
[05/31 13:51:08    142s] (I)      clean place blk overflow:
[05/31 13:51:08    142s] (I)      H : enabled 1.00 0
[05/31 13:51:08    142s] (I)      V : enabled 1.00 0
[05/31 13:51:08    142s] (I)      Started Early Global Route kernel ( Curr Mem: 4.48 MB )
[05/31 13:51:08    142s] (I)      Running eGR Regular flow
[05/31 13:51:08    142s] (I)      # wire layers (front) : 12
[05/31 13:51:08    142s] (I)      # wire layers (back)  : 0
[05/31 13:51:08    142s] (I)      min wire layer : 1
[05/31 13:51:08    142s] (I)      max wire layer : 11
[05/31 13:51:08    142s] (I)      # cut layers (front) : 11
[05/31 13:51:08    142s] (I)      # cut layers (back)  : 0
[05/31 13:51:08    142s] (I)      min cut layer : 1
[05/31 13:51:08    142s] (I)      max cut layer : 10
[05/31 13:51:08    142s] (I)      ================================== Layers ===================================
[05/31 13:51:08    142s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/31 13:51:08    142s] (I)      |  Z | ID |       Name |      Type | #Masks | Extra | Width | Space | Pitch |
[05/31 13:51:08    142s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/31 13:51:08    142s] (I)      |  0 |  0 |            |           |      1 |       |       |       |       |
[05/31 13:51:08    142s] (I)      | 33 |  0 |         CA |       cut |      1 |       |       |       |       |
[05/31 13:51:08    142s] (I)      |  1 |  1 |         M1 |      wire |      2 |       |    40 |    40 |   116 |
[05/31 13:51:08    142s] (I)      | 34 |  1 |         V1 |       cut |      1 |       |       |       |       |
[05/31 13:51:08    142s] (I)      |  2 |  2 |         M2 |      wire |      2 |       |    40 |    40 |    80 |
[05/31 13:51:08    142s] (I)      | 35 |  2 |         AY |       cut |      1 |       |       |       |       |
[05/31 13:51:08    142s] (I)      |  3 |  3 |         C1 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 13:51:08    142s] (I)      | 36 |  3 |         A1 |       cut |      1 |       |       |       |       |
[05/31 13:51:08    142s] (I)      |  4 |  4 |         C2 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 13:51:08    142s] (I)      | 37 |  4 |         A2 |       cut |      1 |       |       |       |       |
[05/31 13:51:08    142s] (I)      |  5 |  5 |         C3 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 13:51:08    142s] (I)      | 38 |  5 |         A3 |       cut |      1 |       |       |       |       |
[05/31 13:51:08    142s] (I)      |  6 |  6 |         C4 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 13:51:08    142s] (I)      | 39 |  6 |         A4 |       cut |      1 |       |       |       |       |
[05/31 13:51:08    142s] (I)      |  7 |  7 |         C5 |      wire |      1 |       |    44 |    46 |    90 |
[05/31 13:51:08    142s] (I)      | 40 |  7 |         YS |       cut |      1 |       |       |       |       |
[05/31 13:51:08    142s] (I)      |  8 |  8 |         JA |      wire |      1 |       |   450 |   450 |   900 |
[05/31 13:51:08    142s] (I)      | 41 |  8 |         JV |       cut |      1 |       |       |       |       |
[05/31 13:51:08    142s] (I)      |  9 |  9 |         QA |      wire |      1 |       |  1200 |  1200 |  2400 |
[05/31 13:51:08    142s] (I)      | 42 |  9 |         JW |       cut |      1 |       |       |       |       |
[05/31 13:51:08    142s] (I)      | 10 | 10 |         QB |      wire |      1 |       |  1200 |  1200 |  2400 |
[05/31 13:51:08    142s] (I)      | 43 | 10 |         VV |       cut |      1 |       |       |       |       |
[05/31 13:51:08    142s] (I)      | 11 | 11 |         LB |      wire |      1 |       |  1800 |  1800 |  3600 |
[05/31 13:51:08    142s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/31 13:51:08    142s] (I)      | 64 |    |       LVTN |   implant |        |       |       |       |       |
[05/31 13:51:08    142s] (I)      | 65 |    |       LVTP |   implant |        |       |       |       |       |
[05/31 13:51:08    142s] (I)      | 66 |    |      SLVTN |   implant |        |       |       |       |       |
[05/31 13:51:08    142s] (I)      | 67 |    |      SLVTP |   implant |        |       |       |       |       |
[05/31 13:51:08    142s] (I)      | 68 |    |       RVTN |   implant |        |       |       |       |       |
[05/31 13:51:08    142s] (I)      | 69 |    |       RVTP |   implant |        |       |       |       |       |
[05/31 13:51:08    142s] (I)      | 70 |    |       HVTN |   implant |        |       |       |       |       |
[05/31 13:51:08    142s] (I)      | 71 |    |       HVTP |   implant |        |       |       |       |       |
[05/31 13:51:08    142s] (I)      | 72 |    |        LLN |   implant |        |       |       |       |       |
[05/31 13:51:08    142s] (I)      | 73 |    |        LLP |   implant |        |       |       |       |       |
[05/31 13:51:08    142s] (I)      | 74 |    |       ULLN |   implant |        |       |       |       |       |
[05/31 13:51:08    142s] (I)      | 75 |    |       ULLP |   implant |        |       |       |       |       |
[05/31 13:51:08    142s] (I)      | 76 |    |    EGSLVTN |   implant |        |       |       |       |       |
[05/31 13:51:08    142s] (I)      | 77 |    |    EGSLVTP |   implant |        |       |       |       |       |
[05/31 13:51:08    142s] (I)      | 78 |    |     EGLVTN |   implant |        |       |       |       |       |
[05/31 13:51:08    142s] (I)      | 79 |    |     EGLVTP |   implant |        |       |       |       |       |
[05/31 13:51:08    142s] (I)      | 80 |    |     EGULLP |   implant |        |       |       |       |       |
[05/31 13:51:08    142s] (I)      | 81 |    |  EGUOSLVTN |   implant |        |       |       |       |       |
[05/31 13:51:08    142s] (I)      | 82 |    |         LV |     other |        |    MS |       |       |       |
[05/31 13:51:08    142s] (I)      | 83 |    |         RS |     other |        |    MS |       |       |       |
[05/31 13:51:08    142s] (I)      | 84 |    |  CLIB_MKR1 |     other |        |    MS |       |       |       |
[05/31 13:51:08    142s] (I)      | 85 |    |  CLIB_MKR4 |     other |        |    MS |       |       |       |
[05/31 13:51:08    142s] (I)      | 86 |    | CLIB_MKR41 |     other |        |    MS |       |       |       |
[05/31 13:51:08    142s] (I)      | 87 |    |  CLIB_MKR5 |     other |        |    MS |       |       |       |
[05/31 13:51:08    142s] (I)      | 88 |    | CLIB_MKR51 |     other |        |    MS |       |       |       |
[05/31 13:51:08    142s] (I)      | 89 |    |  CLIB_MKR3 |     other |        |    MS |       |       |       |
[05/31 13:51:08    142s] (I)      | 90 |    | CLIB_MKR61 |     other |        |    MS |       |       |       |
[05/31 13:51:08    142s] (I)      | 91 |    |      MIXVT |     other |        |    MS |       |       |       |
[05/31 13:51:08    142s] (I)      | 92 |    |         RX | diffusion |        |    MS |       |       |       |
[05/31 13:51:08    142s] (I)      | 93 |    |         NW |     other |        |    MS |       |       |       |
[05/31 13:51:08    142s] (I)      | 94 |    |      SXCUT |     other |        |    MS |       |       |       |
[05/31 13:51:08    142s] (I)      | 95 |    |         CB |     other |        |       |       |       |       |
[05/31 13:51:08    142s] (I)      | 96 |    |    OVERLAP |   overlap |        |       |       |       |       |
[05/31 13:51:08    142s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[05/31 13:51:08    142s] (I)      Started Import and model ( Curr Mem: 4.48 MB )
[05/31 13:51:08    142s] (I)      == Non-default Options ==
[05/31 13:51:08    142s] (I)      Maximum routing layer                              : 11
[05/31 13:51:08    142s] (I)      Top routing layer                                  : 11
[05/31 13:51:08    142s] (I)      Number of threads                                  : 1
[05/31 13:51:08    142s] (I)      Route tie net to shape                             : auto
[05/31 13:51:08    142s] (I)      Use non-blocking free Dbs wires                    : false
[05/31 13:51:08    142s] (I)      Method to set GCell size                           : row
[05/31 13:51:08    142s] (I)      Tie hi/lo max distance                             : 5.400000
[05/31 13:51:08    142s] (I)      Counted 10 PG shapes. eGR will not process PG shapes layer by layer.
[05/31 13:51:08    142s] (I)      ============== Pin Summary ==============
[05/31 13:51:08    142s] (I)      +-------+--------+---------+------------+
[05/31 13:51:08    142s] (I)      | Layer | # pins | % total |      Group |
[05/31 13:51:08    142s] (I)      +-------+--------+---------+------------+
[05/31 13:51:08    142s] (I)      |     1 |      5 |   10.64 |        Pin |
[05/31 13:51:08    142s] (I)      |     2 |     34 |   72.34 |        Pin |
[05/31 13:51:08    142s] (I)      |     3 |      8 |   17.02 |        Pin |
[05/31 13:51:08    142s] (I)      |     4 |      0 |    0.00 | Pin access |
[05/31 13:51:08    142s] (I)      |     5 |      0 |    0.00 | Pin access |
[05/31 13:51:08    142s] (I)      |     6 |      0 |    0.00 |      Other |
[05/31 13:51:08    142s] (I)      |     7 |      0 |    0.00 |      Other |
[05/31 13:51:08    142s] (I)      |     8 |      0 |    0.00 |      Other |
[05/31 13:51:08    142s] (I)      |     9 |      0 |    0.00 |      Other |
[05/31 13:51:08    142s] (I)      |    10 |      0 |    0.00 |      Other |
[05/31 13:51:08    142s] (I)      |    11 |      0 |    0.00 |      Other |
[05/31 13:51:08    142s] (I)      +-------+--------+---------+------------+
[05/31 13:51:08    142s] (I)      Use row-based GCell size
[05/31 13:51:08    142s] (I)      Use row-based GCell align
[05/31 13:51:08    142s] (I)      layer 0 area = 6400
[05/31 13:51:08    142s] (I)      layer 1 area = 8800
[05/31 13:51:08    142s] (I)      layer 2 area = 11000
[05/31 13:51:08    142s] (I)      layer 3 area = 11000
[05/31 13:51:08    142s] (I)      layer 4 area = 11000
[05/31 13:51:08    142s] (I)      layer 5 area = 11000
[05/31 13:51:08    142s] (I)      layer 6 area = 11000
[05/31 13:51:08    142s] (I)      layer 7 area = 810000
[05/31 13:51:08    142s] (I)      layer 8 area = 2000000
[05/31 13:51:08    142s] (I)      layer 9 area = 2000000
[05/31 13:51:08    142s] (I)      layer 10 area = 0
[05/31 13:51:08    142s] (I)      GCell unit size   : 540
[05/31 13:51:08    142s] (I)      GCell multiplier  : 1
[05/31 13:51:08    142s] (I)      GCell row height  : 540
[05/31 13:51:08    142s] (I)      Actual row height : 540
[05/31 13:51:08    142s] (I)      GCell align ref   : 1044 960
[05/31 13:51:08    142s] [NR-eGR] Track table information for default rule: 
[05/31 13:51:08    142s] [NR-eGR] M1 has single uniform track structure
[05/31 13:51:08    142s] [NR-eGR] M2 has single uniform track structure
[05/31 13:51:08    142s] [NR-eGR] C1 has single uniform track structure
[05/31 13:51:08    142s] [NR-eGR] C2 has single uniform track structure
[05/31 13:51:08    142s] [NR-eGR] C3 has single uniform track structure
[05/31 13:51:08    142s] [NR-eGR] C4 has single uniform track structure
[05/31 13:51:08    142s] [NR-eGR] C5 has single uniform track structure
[05/31 13:51:08    142s] [NR-eGR] JA has single uniform track structure
[05/31 13:51:08    142s] [NR-eGR] QA has single uniform track structure
[05/31 13:51:08    142s] [NR-eGR] QB has single uniform track structure
[05/31 13:51:08    142s] [NR-eGR] LB has single uniform track structure
[05/31 13:51:08    142s] (I)      ========================= Default via ==========================
[05/31 13:51:08    142s] (I)      +----+------------------+--------------------------------------+
[05/31 13:51:08    142s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut                      |
[05/31 13:51:08    142s] (I)      +----+------------------+--------------------------------------+
[05/31 13:51:08    142s] (I)      |  1 |    3  VIA01      |  121  VIA01_BAR_V_0_30_0_30_V1       |
[05/31 13:51:08    142s] (I)      |  2 |  220  VIA02      |  289  VIA02_BAR_H_0_30_2_30_AY       |
[05/31 13:51:08    142s] (I)      |  3 |  401  VIA03      |  411  VIA03_BAR_V_0_36_23_23_A1      |
[05/31 13:51:08    142s] (I)      |  4 |  439  VIA04      |  453  VIA04_BAR_H_0_36_23_23_A2      |
[05/31 13:51:08    142s] (I)      |  5 |  484  VIA05      |  494  VIA05_BAR_V_0_36_23_23_A3      |
[05/31 13:51:08    142s] (I)      |  6 |  522  VIA06      |  536  VIA06_BAR_H_0_36_23_23_A4      |
[05/31 13:51:08    142s] (I)      |  7 |  567  VIA07      |  569  VIA07_18_72_18_72_VH_2CUT_H_YS |
[05/31 13:51:08    142s] (I)      |  8 |  572  VIA08      |  572  VIA08                          |
[05/31 13:51:08    142s] (I)      |  9 |  573  VIA09      |  573  VIA09                          |
[05/31 13:51:08    142s] (I)      | 10 |  574  VIA10      |  574  VIA10                          |
[05/31 13:51:08    142s] (I)      +----+------------------+--------------------------------------+
[05/31 13:51:08    142s] (I)      Design has 0 placement macros with 0 shapes. 
[05/31 13:51:08    142s] [NR-eGR] Read 0 PG shapes
[05/31 13:51:08    142s] [NR-eGR] Read 0 clock shapes
[05/31 13:51:08    142s] [NR-eGR] Read 0 other shapes
[05/31 13:51:08    142s] [NR-eGR] #Routing Blockages  : 0
[05/31 13:51:08    142s] [NR-eGR] #Instance Blockages : 243
[05/31 13:51:08    142s] [NR-eGR] #PG Blockages       : 0
[05/31 13:51:08    142s] [NR-eGR] #Halo Blockages     : 0
[05/31 13:51:08    142s] [NR-eGR] #Boundary Blockages : 0
[05/31 13:51:08    142s] [NR-eGR] #Clock Blockages    : 0
[05/31 13:51:08    142s] [NR-eGR] #Other Blockages    : 0
[05/31 13:51:08    142s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/31 13:51:08    142s] (I)      Custom ignore net properties:
[05/31 13:51:08    142s] (I)      1 : NotLegal
[05/31 13:51:08    142s] (I)      Default ignore net properties:
[05/31 13:51:08    142s] (I)      1 : Special
[05/31 13:51:08    142s] (I)      2 : Analog
[05/31 13:51:08    142s] (I)      3 : Fixed
[05/31 13:51:08    142s] (I)      4 : Skipped
[05/31 13:51:08    142s] (I)      5 : MixedSignal
[05/31 13:51:08    142s] (I)      Prerouted net properties:
[05/31 13:51:08    142s] (I)      1 : NotLegal
[05/31 13:51:08    142s] (I)      2 : Special
[05/31 13:51:08    142s] (I)      3 : Analog
[05/31 13:51:08    142s] (I)      4 : Fixed
[05/31 13:51:08    142s] (I)      5 : Skipped
[05/31 13:51:08    142s] (I)      6 : MixedSignal
[05/31 13:51:08    142s] [NR-eGR] Early global route reroute all routable nets
[05/31 13:51:08    142s] [NR-eGR] #prerouted nets         : 0
[05/31 13:51:08    142s] [NR-eGR] #prerouted special nets : 0
[05/31 13:51:08    142s] [NR-eGR] #prerouted wires        : 0
[05/31 13:51:08    142s] [NR-eGR] Read 36 nets ( ignored 0 )
[05/31 13:51:08    142s] (I)        Front-side 36 ( ignored 0 )
[05/31 13:51:08    142s] (I)        Back-side  0 ( ignored 0 )
[05/31 13:51:08    142s] (I)        Both-side  0 ( ignored 0 )
[05/31 13:51:08    142s] (I)      Reading macro buffers
[05/31 13:51:08    142s] (I)      Number of macros with buffers: 0
[05/31 13:51:08    142s] (I)      early_global_route_priority property id does not exist.
[05/31 13:51:08    142s] (I)      Setting up GCell size
[05/31 13:51:08    142s] (I)      Base Grid  :    13 x    12
[05/31 13:51:08    142s] (I)      Final Grid :     7 x     6
[05/31 13:51:08    142s] (I)      Read Num Blocks=243  Num Prerouted Wires=0  Num CS=0
[05/31 13:51:08    142s] (I)      Layer 1 (H) : #blockages 235 : #preroutes 0
[05/31 13:51:08    142s] (I)      Layer 2 (V) : #blockages 8 : #preroutes 0
[05/31 13:51:08    142s] (I)      Layer 3 (H) : #blockages 0 : #preroutes 0
[05/31 13:51:08    142s] (I)      Layer 4 (V) : #blockages 0 : #preroutes 0
[05/31 13:51:08    142s] (I)      Layer 5 (H) : #blockages 0 : #preroutes 0
[05/31 13:51:08    142s] (I)      Layer 6 (V) : #blockages 0 : #preroutes 0
[05/31 13:51:08    142s] (I)      Layer 7 (H) : #blockages 0 : #preroutes 0
[05/31 13:51:08    142s] (I)      Layer 8 (V) : #blockages 0 : #preroutes 0
[05/31 13:51:08    142s] (I)      Layer 9 (H) : #blockages 0 : #preroutes 0
[05/31 13:51:08    142s] (I)      Layer 10 (V) : #blockages 0 : #preroutes 0
[05/31 13:51:08    142s] (I)      Track adjustment: Reducing 0 tracks (15.00%) for Layer1
[05/31 13:51:08    142s] (I)      Track adjustment: Reducing 77 tracks (15.00%) for Layer2
[05/31 13:51:08    142s] (I)      Track adjustment: Reducing 52 tracks (12.00%) for Layer3
[05/31 13:51:08    142s] (I)      Number of ignored nets                =      0
[05/31 13:51:08    142s] (I)      Number of connected nets              =      0
[05/31 13:51:08    142s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/31 13:51:08    142s] (I)      Number of clock nets                  =      0.  Ignored: No
[05/31 13:51:08    142s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/31 13:51:08    142s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/31 13:51:08    142s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/31 13:51:08    142s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/31 13:51:08    142s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/31 13:51:08    142s] (I)      Ndr track 0 does not exist
[05/31 13:51:08    142s] (I)      ---------------------Grid Graph Info--------------------
[05/31 13:51:08    142s] (I)      Routing area        : (0, 0) - (7076, 6880)
[05/31 13:51:08    142s] (I)      Core area           : (1044, 960) - (6032, 5920)
[05/31 13:51:08    142s] (I)      Site width          :   116  (dbu)
[05/31 13:51:08    142s] (I)      Row height          :   540  (dbu)
[05/31 13:51:08    142s] (I)      GCell row height    :   540  (dbu)
[05/31 13:51:08    142s] (I)      GCell width         :  1080  (dbu)
[05/31 13:51:08    142s] (I)      GCell height        :  1080  (dbu)
[05/31 13:51:08    142s] (I)      Grid                :     7     6    11
[05/31 13:51:08    142s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/31 13:51:08    142s] (I)      Vertical capacity   :     0     0   540     0   540     0   540     0   540     0   540
[05/31 13:51:08    142s] (I)      Horizontal capacity :     0   540     0   540     0   540     0   540     0   540     0
[05/31 13:51:08    142s] (I)      Default wire width  :    40    40    44    44    44    44    44   450  1200  1200  1800
[05/31 13:51:08    142s] (I)      Default wire space  :    40    40    46    46    46    46    46   450  1200  1200  1800
[05/31 13:51:08    142s] (I)      Default wire pitch  :    80    80    90    90    90    90    90   900  2400  2400  3600
[05/31 13:51:08    142s] (I)      Default pitch size  :    80    80    90    90    90    90    90   900  2400  2400  3600
[05/31 13:51:08    142s] (I)      First track coord   :    58    80    54    60    54    60    54   960  3444  3360  3658
[05/31 13:51:08    142s] (I)      Num tracks per GCell: 13.50 13.50 12.00 12.00 12.00 12.00 12.00  1.20  0.45  0.45  0.30
[05/31 13:51:08    142s] (I)      Total num of tracks :    61    85    78    76    78    76    78     7     2     2     1
[05/31 13:51:08    142s] (I)      Num of masks        :     2     2     1     1     1     1     1     1     1     1     1
[05/31 13:51:08    142s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/31 13:51:08    142s] (I)      --------------------------------------------------------
[05/31 13:51:08    142s] 
[05/31 13:51:08    142s] [NR-eGR] ============ Routing rule table ============
[05/31 13:51:08    142s] [NR-eGR] Rule id: 0  Nets: 36
[05/31 13:51:08    142s] [NR-eGR] ========================================
[05/31 13:51:08    142s] [NR-eGR] 
[05/31 13:51:08    142s] (I)      ======== NDR :  =========
[05/31 13:51:08    142s] (I)      +--------------+--------+
[05/31 13:51:08    142s] (I)      |           ID |      0 |
[05/31 13:51:08    142s] (I)      |         Name |        |
[05/31 13:51:08    142s] (I)      |      Default |    yes |
[05/31 13:51:08    142s] (I)      |  Clk Special |     no |
[05/31 13:51:08    142s] (I)      | Hard spacing |     no |
[05/31 13:51:08    142s] (I)      |    NDR track | (none) |
[05/31 13:51:08    142s] (I)      |      NDR via | (none) |
[05/31 13:51:08    142s] (I)      |  Extra space |      0 |
[05/31 13:51:08    142s] (I)      |      Shields |      0 |
[05/31 13:51:08    142s] (I)      |   Demand (H) |      1 |
[05/31 13:51:08    142s] (I)      |   Demand (V) |      1 |
[05/31 13:51:08    142s] (I)      |        #Nets |     36 |
[05/31 13:51:08    142s] (I)      +--------------+--------+
[05/31 13:51:08    142s] (I)      +-------------------------------------------------------------------------------------+
[05/31 13:51:08    142s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[05/31 13:51:08    142s] (I)      +-------------------------------------------------------------------------------------+
[05/31 13:51:08    142s] (I)      |    M2     40       40     80       80      1      1      1    100    100        yes |
[05/31 13:51:08    142s] (I)      |    C1     44       46     90       90      1      1      1    100    100        yes |
[05/31 13:51:08    142s] (I)      |    C2     44       46     90       90      1      1      1    100    100        yes |
[05/31 13:51:08    142s] (I)      |    C3     44       46     90       90      1      1      1    100    100        yes |
[05/31 13:51:08    142s] (I)      |    C4     44       46     90       90      1      1      1    100    100        yes |
[05/31 13:51:08    142s] (I)      |    C5     44       46     90       90      1      1      1    100    100        yes |
[05/31 13:51:08    142s] (I)      |    JA    450      450    900      900      1      1      1    100    100        yes |
[05/31 13:51:08    142s] (I)      |    QA   1200     1200   2400     2400      1      1      1    100    100        yes |
[05/31 13:51:08    142s] (I)      |    QB   1200     1200   2400     2400      1      1      1    100    100        yes |
[05/31 13:51:08    142s] (I)      |    LB   1800     1800   3600     3600      1      1      1    100    100        yes |
[05/31 13:51:08    142s] (I)      +-------------------------------------------------------------------------------------+
[05/31 13:51:08    142s] (I)      =============== Blocked Tracks ===============
[05/31 13:51:08    142s] (I)      +-------+---------+----------+---------------+
[05/31 13:51:08    142s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/31 13:51:08    142s] (I)      +-------+---------+----------+---------------+
[05/31 13:51:08    142s] (I)      |     1 |       0 |        0 |         0.00% |
[05/31 13:51:08    142s] (I)      |     2 |     595 |      170 |        28.57% |
[05/31 13:51:08    142s] (I)      |     3 |     468 |      167 |        35.68% |
[05/31 13:51:08    142s] (I)      |     4 |     532 |        0 |         0.00% |
[05/31 13:51:08    142s] (I)      |     5 |     468 |        0 |         0.00% |
[05/31 13:51:08    142s] (I)      |     6 |     532 |        0 |         0.00% |
[05/31 13:51:08    142s] (I)      |     7 |     468 |        0 |         0.00% |
[05/31 13:51:08    142s] (I)      |     8 |      49 |        0 |         0.00% |
[05/31 13:51:08    142s] (I)      |     9 |      12 |        0 |         0.00% |
[05/31 13:51:08    142s] (I)      |    10 |      14 |        0 |         0.00% |
[05/31 13:51:08    142s] (I)      |    11 |       6 |        0 |         0.00% |
[05/31 13:51:08    142s] (I)      +-------+---------+----------+---------------+
[05/31 13:51:08    142s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.03 sec, Curr Mem: 4.49 MB )
[05/31 13:51:08    142s] (I)      Reset routing kernel
[05/31 13:51:08    142s] (I)      Started Global Routing ( Curr Mem: 4.49 MB )
[05/31 13:51:08    142s] (I)      totalPins=75  totalGlobalPin=68 (90.67%)
[05/31 13:51:08    142s] (I)      ================= Net Group Info =================
[05/31 13:51:08    142s] (I)      +----+----------------+--------------+-----------+
[05/31 13:51:08    142s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[05/31 13:51:08    142s] (I)      +----+----------------+--------------+-----------+
[05/31 13:51:08    142s] (I)      |  1 |             36 |        M2(2) |    LB(11) |
[05/31 13:51:08    142s] (I)      +----+----------------+--------------+-----------+
[05/31 13:51:08    142s] (I)      total 2D Cap : 2746 = (1483 H, 1263 V)
[05/31 13:51:08    142s] (I)      total 2D Demand : 3 = (3 H, 0 V)
[05/31 13:51:08    142s] (I)      #blocked GCells = 0
[05/31 13:51:08    142s] (I)      #regions = 1
[05/31 13:51:08    142s] [NR-eGR] Layer group 1: route 36 net(s) in layer range [2, 11]
[05/31 13:51:08    142s] (I)      
[05/31 13:51:08    142s] (I)      ============  Phase 1a Route ============
[05/31 13:51:08    142s] (I)      Usage: 71 = (41 H, 30 V) = (2.76% H, 2.38% V) = (4.428e+01um H, 3.240e+01um V)
[05/31 13:51:08    142s] (I)      
[05/31 13:51:08    142s] (I)      ============  Phase 1b Route ============
[05/31 13:51:08    142s] (I)      Usage: 71 = (41 H, 30 V) = (2.76% H, 2.38% V) = (4.428e+01um H, 3.240e+01um V)
[05/31 13:51:08    142s] (I)      Overflow of layer group 1: 0.00% H + 2.33% V. EstWL: 7.668000e+01um
[05/31 13:51:08    142s] (I)      Congestion metric : 0.00%H 5.56%V, 5.56%HV
[05/31 13:51:08    142s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/31 13:51:08    142s] (I)      
[05/31 13:51:08    142s] (I)      ============  Phase 1c Route ============
[05/31 13:51:08    142s] (I)      Usage: 71 = (41 H, 30 V) = (2.76% H, 2.38% V) = (4.428e+01um H, 3.240e+01um V)
[05/31 13:51:08    142s] (I)      
[05/31 13:51:08    142s] (I)      ============  Phase 1d Route ============
[05/31 13:51:08    142s] (I)      Usage: 71 = (41 H, 30 V) = (2.76% H, 2.38% V) = (4.428e+01um H, 3.240e+01um V)
[05/31 13:51:08    142s] (I)      
[05/31 13:51:08    142s] (I)      ============  Phase 1e Route ============
[05/31 13:51:08    142s] (I)      Usage: 71 = (41 H, 30 V) = (2.76% H, 2.38% V) = (4.428e+01um H, 3.240e+01um V)
[05/31 13:51:08    142s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 2.33% V. EstWL: 7.668000e+01um
[05/31 13:51:08    142s] (I)      
[05/31 13:51:08    142s] (I)      ============  Phase 1l Route ============
[05/31 13:51:08    142s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/31 13:51:08    142s] (I)      Layer  2:        290        14         0           0         486    ( 0.00%) 
[05/31 13:51:08    142s] (I)      Layer  3:        249        26         1           0         420    ( 0.00%) 
[05/31 13:51:08    142s] (I)      Layer  4:        456        25         0           0         432    ( 0.00%) 
[05/31 13:51:08    142s] (I)      Layer  5:        390         7         0           0         420    ( 0.00%) 
[05/31 13:51:08    142s] (I)      Layer  6:        456         0         0           0         432    ( 0.00%) 
[05/31 13:51:08    142s] (I)      Layer  7:        390         0         0           0         420    ( 0.00%) 
[05/31 13:51:08    142s] (I)      Layer  8:         42         0         0           0          43    ( 0.00%) 
[05/31 13:51:08    142s] (I)      Layer  9:         10         0         0          11           4    (71.43%) 
[05/31 13:51:08    142s] (I)      Layer 10:         12         0         0          11           5    (66.67%) 
[05/31 13:51:08    142s] (I)      Layer 11:          5         0         0           9           2    (85.71%) 
[05/31 13:51:08    142s] (I)      Total:          2300        72         1          30        2663    ( 1.11%) 
[05/31 13:51:08    142s] (I)      
[05/31 13:51:08    142s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/31 13:51:08    142s] [NR-eGR]                        OverCon            
[05/31 13:51:08    142s] [NR-eGR]                         #Gcell     %Gcell
[05/31 13:51:08    142s] [NR-eGR]        Layer               (1)    OverCon
[05/31 13:51:08    142s] [NR-eGR] ----------------------------------------------
[05/31 13:51:08    142s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[05/31 13:51:08    142s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[05/31 13:51:08    142s] [NR-eGR]      C1 ( 3)         1( 2.78%)   ( 2.78%) 
[05/31 13:51:08    142s] [NR-eGR]      C2 ( 4)         0( 0.00%)   ( 0.00%) 
[05/31 13:51:08    142s] [NR-eGR]      C3 ( 5)         0( 0.00%)   ( 0.00%) 
[05/31 13:51:08    142s] [NR-eGR]      C4 ( 6)         0( 0.00%)   ( 0.00%) 
[05/31 13:51:08    142s] [NR-eGR]      C5 ( 7)         0( 0.00%)   ( 0.00%) 
[05/31 13:51:08    142s] [NR-eGR]      JA ( 8)         0( 0.00%)   ( 0.00%) 
[05/31 13:51:08    142s] [NR-eGR]      QA ( 9)         0( 0.00%)   ( 0.00%) 
[05/31 13:51:08    142s] [NR-eGR]      QB (10)         0( 0.00%)   ( 0.00%) 
[05/31 13:51:08    142s] [NR-eGR]      LB (11)         0( 0.00%)   ( 0.00%) 
[05/31 13:51:08    142s] [NR-eGR] ----------------------------------------------
[05/31 13:51:08    142s] [NR-eGR]        Total         1( 0.36%)   ( 0.36%) 
[05/31 13:51:08    142s] [NR-eGR] 
[05/31 13:51:08    142s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.03 sec, Curr Mem: 4.49 MB )
[05/31 13:51:08    142s] (I)      Updating congestion map
[05/31 13:51:08    142s] (I)      total 2D Cap : 2761 = (1488 H, 1273 V)
[05/31 13:51:08    142s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/31 13:51:08    142s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.02 sec, Real: 0.06 sec, Curr Mem: 4.49 MB )
[05/31 13:51:08    142s] Early Global Route congestion estimation runtime: 0.07 seconds, mem = 4654.1M
[05/31 13:51:08    142s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.023, REAL:0.068, MEM:4654.1M, EPOCH TIME: 1748713868.990561
[05/31 13:51:08    142s] OPERPROF: Starting HotSpotCal at level 1, MEM:4654.1M, EPOCH TIME: 1748713868.990584
[05/31 13:51:08    142s] [hotspot] +------------+---------------+---------------+
[05/31 13:51:08    142s] [hotspot] |            |   max hotspot | total hotspot |
[05/31 13:51:08    142s] [hotspot] +------------+---------------+---------------+
[05/31 13:51:08    142s] [hotspot] | normalized |          0.00 |          0.00 |
[05/31 13:51:08    142s] [hotspot] +------------+---------------+---------------+
[05/31 13:51:08    142s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/31 13:51:08    142s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/31 13:51:08    142s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.001, REAL:0.001, MEM:4670.1M, EPOCH TIME: 1748713868.991091
[05/31 13:51:08    142s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:4670.1M, EPOCH TIME: 1748713868.991153
[05/31 13:51:08    142s] Starting Early Global Route wiring: mem = 4670.1M
[05/31 13:51:08    142s] (I)      Running track assignment and export wires
[05/31 13:51:08    142s] (I)      Delete wires for 36 nets 
[05/31 13:51:08    142s] (I)      ============= Track Assignment ============
[05/31 13:51:08    142s] (I)      Started Track Assignment (1T) ( Curr Mem: 4.50 MB )
[05/31 13:51:08    142s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[05/31 13:51:08    142s] (I)      Run Multi-thread track assignment
[05/31 13:51:09    142s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 4.50 MB )
[05/31 13:51:09    142s] (I)      Started Export ( Curr Mem: 4.50 MB )
[05/31 13:51:09    142s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[05/31 13:51:09    142s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[05/31 13:51:09    142s] [NR-eGR] --------------------------------------------------------------------------
[05/31 13:51:09    142s] [NR-eGR]             Length (um)  Vias 
[05/31 13:51:09    142s] [NR-eGR] ------------------------------
[05/31 13:51:09    142s] [NR-eGR]  M1  (1V)             0     5 
[05/31 13:51:09    142s] [NR-eGR]  M2  (2H)            30    64 
[05/31 13:51:09    142s] [NR-eGR]  C1  (3V)            38    34 
[05/31 13:51:09    142s] [NR-eGR]  C2  (4H)            23     8 
[05/31 13:51:09    142s] [NR-eGR]  C3  (5V)             7     0 
[05/31 13:51:09    142s] [NR-eGR]  C4  (6H)             0     0 
[05/31 13:51:09    142s] [NR-eGR]  C5  (7V)             0     0 
[05/31 13:51:09    142s] [NR-eGR]  JA  (8H)             0     0 
[05/31 13:51:09    142s] [NR-eGR]  QA  (9V)             0     0 
[05/31 13:51:09    142s] [NR-eGR]  QB  (10H)            0     0 
[05/31 13:51:09    142s] [NR-eGR]  LB  (11V)            0     0 
[05/31 13:51:09    142s] [NR-eGR] ------------------------------
[05/31 13:51:09    142s] [NR-eGR]      Total           99   111 
[05/31 13:51:09    142s] [NR-eGR] --------------------------------------------------------------------------
[05/31 13:51:09    142s] [NR-eGR] Total half perimeter of net bounding box: 95um
[05/31 13:51:09    142s] [NR-eGR] Total length: 99um, number of vias: 111
[05/31 13:51:09    142s] [NR-eGR] --------------------------------------------------------------------------
[05/31 13:51:09    142s] (I)      == Layer wire length by net rule ==
[05/31 13:51:09    142s] (I)                  Default 
[05/31 13:51:09    142s] (I)      --------------------
[05/31 13:51:09    142s] (I)       M1  (1V)       0um 
[05/31 13:51:09    142s] (I)       M2  (2H)      30um 
[05/31 13:51:09    142s] (I)       C1  (3V)      38um 
[05/31 13:51:09    142s] (I)       C2  (4H)      23um 
[05/31 13:51:09    142s] (I)       C3  (5V)       7um 
[05/31 13:51:09    142s] (I)       C4  (6H)       0um 
[05/31 13:51:09    142s] (I)       C5  (7V)       0um 
[05/31 13:51:09    142s] (I)       JA  (8H)       0um 
[05/31 13:51:09    142s] (I)       QA  (9V)       0um 
[05/31 13:51:09    142s] (I)       QB  (10H)      0um 
[05/31 13:51:09    142s] (I)       LB  (11V)      0um 
[05/31 13:51:09    142s] (I)      --------------------
[05/31 13:51:09    142s] (I)           Total     99um 
[05/31 13:51:09    142s] (I)      == Layer via count by net rule ==
[05/31 13:51:09    142s] (I)                  Default 
[05/31 13:51:09    142s] (I)      --------------------
[05/31 13:51:09    142s] (I)       M1  (1V)         5 
[05/31 13:51:09    142s] (I)       M2  (2H)        64 
[05/31 13:51:09    142s] (I)       C1  (3V)        34 
[05/31 13:51:09    142s] (I)       C2  (4H)         8 
[05/31 13:51:09    142s] (I)       C3  (5V)         0 
[05/31 13:51:09    142s] (I)       C4  (6H)         0 
[05/31 13:51:09    142s] (I)       C5  (7V)         0 
[05/31 13:51:09    142s] (I)       JA  (8H)         0 
[05/31 13:51:09    142s] (I)       QA  (9V)         0 
[05/31 13:51:09    142s] (I)       QB  (10H)        0 
[05/31 13:51:09    142s] (I)       LB  (11V)        0 
[05/31 13:51:09    142s] (I)      --------------------
[05/31 13:51:09    142s] (I)           Total      111 
[05/31 13:51:09    142s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4.50 MB )
[05/31 13:51:09    142s] eee: RC Grid memory freed = 1188 (3 X 3 X 11 X 12b)
[05/31 13:51:09    142s] (I)      Global routing data unavailable, rerun eGR
[05/31 13:51:09    142s] (I)      Initializing eGR engine (regular)
[05/31 13:51:09    142s] Set min layer with default ( 2 )
[05/31 13:51:09    142s] Set max layer with default ( 127 )
[05/31 13:51:09    142s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 13:51:09    142s] Min route layer (adjusted) = 2
[05/31 13:51:09    142s] Max route layer (adjusted) = 11
[05/31 13:51:09    142s] (I)      clean place blk overflow:
[05/31 13:51:09    142s] (I)      H : enabled 1.00 0
[05/31 13:51:09    142s] (I)      V : enabled 1.00 0
[05/31 13:51:09    142s] Early Global Route wiring runtime: 0.02 seconds, mem = 4670.1M
[05/31 13:51:09    142s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.006, REAL:0.018, MEM:4670.1M, EPOCH TIME: 1748713869.009627
[05/31 13:51:09    142s] 0 delay mode for cte disabled.
[05/31 13:51:09    142s] SKP cleared!
[05/31 13:51:09    142s] 
[05/31 13:51:09    142s] *** Finished incrementalPlace (cpu=0:00:00.6, real=0:00:02.0)***
[05/31 13:51:09    142s] OPERPROF: Starting GP-eGR-PG-Cleanup at level 1, MEM:4670.1M, EPOCH TIME: 1748713869.044816
[05/31 13:51:09    142s] OPERPROF: Finished GP-eGR-PG-Cleanup at level 1, CPU:0.000, REAL:0.000, MEM:4670.1M, EPOCH TIME: 1748713869.044875
[05/31 13:51:09    142s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:4670.1M, EPOCH TIME: 1748713869.049768
[05/31 13:51:09    142s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:51:09    142s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:51:09    142s] Cell adder LLGs are deleted
[05/31 13:51:09    142s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:51:09    142s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:51:09    142s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:4670.1M, EPOCH TIME: 1748713869.050051
[05/31 13:51:09    142s] Start to check current routing status for nets...
[05/31 13:51:09    142s] All nets are already routed correctly.
[05/31 13:51:09    142s] End to check current routing status for nets (mem=4670.1M)
[05/31 13:51:09    142s] Extraction called for design 'adder' of instances=10 and nets=40 using extraction engine 'preRoute' .
[05/31 13:51:09    142s] PreRoute RC Extraction called for design adder.
[05/31 13:51:09    142s] RC Extraction called in multi-corner(2) mode.
[05/31 13:51:09    142s] RCMode: PreRoute
[05/31 13:51:09    142s]       RC Corner Indexes            0       1   
[05/31 13:51:09    142s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/31 13:51:09    142s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/31 13:51:09    142s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/31 13:51:09    142s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/31 13:51:09    142s] Shrink Factor                : 1.00000
[05/31 13:51:09    142s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/31 13:51:09    142s] Using Quantus QRC technology file ...
[05/31 13:51:09    142s] eee: RC Grid memory allocated = 1188 (3 X 3 X 11 X 12b)
[05/31 13:51:09    142s] Updating RC Grid density data for preRoute extraction ...
[05/31 13:51:09    142s] eee: pegSigSF=1.070000
[05/31 13:51:09    142s] Initializing multi-corner resistance tables ...
[05/31 13:51:09    142s] eee: Grid unit RC data computation started
[05/31 13:51:09    142s] eee: Grid unit RC data computation completed
[05/31 13:51:09    142s] eee: l=1 avDens=0.001193 usedTrk=0.222222 availTrk=186.206897 sigTrk=0.222222
[05/31 13:51:09    142s] eee: l=2 avDens=0.027821 usedTrk=5.633704 availTrk=202.500000 sigTrk=5.633704
[05/31 13:51:09    142s] eee: l=3 avDens=0.039529 usedTrk=7.115185 availTrk=180.000000 sigTrk=7.115185
[05/31 13:51:09    142s] eee: l=4 avDens=0.023712 usedTrk=4.268148 availTrk=180.000000 sigTrk=4.268148
[05/31 13:51:09    142s] eee: l=5 avDens=0.010972 usedTrk=1.316667 availTrk=120.000000 sigTrk=1.316667
[05/31 13:51:09    142s] eee: l=6 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 13:51:09    142s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 13:51:09    142s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 13:51:09    142s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 13:51:09    142s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 13:51:09    142s] eee: l=11 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 13:51:09    142s] {RT rc_slow 0 2 11  {8 0} 1}
[05/31 13:51:09    142s] eee: LAM-FP: thresh=1 ; dimX=88.450000 ; dimY=86.000000 ; multX=1.000000 ; multY=1.000000 ; minP=80 ; fpMult=1.000000 ;
[05/31 13:51:09    142s] eee: LAM: n=32 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.304600 aWlH=0.000000 lMod=0 pMax=0.838900 pMod=82 pModAss=50 wcR=0.664000 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.660000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[05/31 13:51:09    142s] eee: NetCapCache creation started. (Current Mem: 4670.105M) 
[05/31 13:51:09    142s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 4670.105M) 
[05/31 13:51:09    142s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(7.076000, 6.880000)], Layers = [f(11) b(0)], Grid size = 5.400000 um, Grid Dim = (2 X 2)
[05/31 13:51:09    142s] eee: Metal Layers Info:
[05/31 13:51:09    142s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/31 13:51:09    142s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[05/31 13:51:09    142s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/31 13:51:09    142s] eee: |       M1 |   1 |   0.040 |   0.040 |   0.116 |  0.159 |  14.77 | V | 0 |  1 |
[05/31 13:51:09    142s] eee: |       M2 |   2 |   0.040 |   0.040 |   0.080 |  0.174 |  20.55 | H | 0 |  1 |
[05/31 13:51:09    142s] eee: |       C1 |   3 |   0.044 |   0.046 |   0.090 |  0.185 |  12.71 | V | 0 |  1 |
[05/31 13:51:09    142s] eee: |       C2 |   4 |   0.044 |   0.046 |   0.090 |  0.184 |  12.75 | H | 0 |  1 |
[05/31 13:51:09    142s] eee: |       C3 |   5 |   0.044 |   0.046 |   0.090 |  0.184 |  12.71 | V | 0 |  1 |
[05/31 13:51:09    142s] eee: |       C4 |   6 |   0.044 |   0.046 |   0.090 |  0.185 |  12.70 | H | 0 |  1 |
[05/31 13:51:09    142s] eee: |       C5 |   7 |   0.044 |   0.046 |   0.090 |  0.194 |  12.75 | V | 0 |  1 |
[05/31 13:51:09    142s] eee: |       JA |   8 |   0.450 |   0.450 |   0.900 |  0.371 |   0.03 | H | 0 |  1 |
[05/31 13:51:09    142s] eee: |       QA |   9 |   1.200 |   1.200 |   2.400 |  0.385 |   0.01 | V | 0 |  1 |
[05/31 13:51:09    142s] eee: |       QB |  10 |   1.200 |   1.200 |   2.400 |  0.372 |   0.01 | H | 0 |  1 |
[05/31 13:51:09    142s] eee: |       LB |  11 |   1.800 |   1.800 |   3.600 |  0.366 |   0.01 | V | 0 |  1 |
[05/31 13:51:09    142s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/31 13:51:09    142s] eee: uC/uR for corner rc_slow, min-width/min-spacing, 30 perc over/under densities.
[05/31 13:51:09    142s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 4670.105M)
[05/31 13:51:09    142s] **optDesign ... cpu = 0:00:24, real = 0:01:06, mem = 4045.4M, totSessionCpu=0:02:22 **
[05/31 13:51:09    142s] Starting delay calculation for Setup views
[05/31 13:51:09    142s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/31 13:51:09    142s] #################################################################################
[05/31 13:51:09    142s] # Design Stage: PreRoute
[05/31 13:51:09    142s] # Design Name: adder
[05/31 13:51:09    142s] # Design Mode: 22nm
[05/31 13:51:09    142s] # Analysis Mode: MMMC Non-OCV 
[05/31 13:51:09    142s] # Parasitics Mode: No SPEF/RCDB 
[05/31 13:51:09    142s] # Signoff Settings: SI Off 
[05/31 13:51:09    142s] #################################################################################
[05/31 13:51:09    142s] Calculate delays in BcWc mode...
[05/31 13:51:09    142s] Topological Sorting (REAL = 0:00:00.0, MEM = 4686.6M, InitMEM = 4686.6M)
[05/31 13:51:09    142s] Start delay calculation (fullDC) (1 T). (MEM=4072.53)
[05/31 13:51:09    142s] End AAE Lib Interpolated Model. (MEM=4686.64 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 13:51:09    142s] Total number of fetched objects 36
[05/31 13:51:09    142s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 13:51:09    142s] End delay calculation. (MEM=4075.97 CPU=0:00:00.0 REAL=0:00:00.0)
[05/31 13:51:09    142s] End delay calculation (fullDC). (MEM=4075.97 CPU=0:00:00.0 REAL=0:00:00.0)
[05/31 13:51:09    142s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 4720.3M) ***
[05/31 13:51:09    142s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:02:23 mem=4720.3M)
[05/31 13:51:09    142s] Begin: Collecting metrics
[05/31 13:51:09    142s] **INFO: Starting Blocking QThread with 1 CPU
[05/31 13:51:09    142s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[05/31 13:51:09      0s] *** QThread MetricCollect [begin] (IncrReplace #2 / place_opt_design #1) : mem = 0.3M
[05/31 13:51:09      0s] Ending "set_metric_timing_analysis_summary" (total cpu=0:00:00.1, real=0:00:00.0, peak res=4063.9M, current mem=3424.0M)
[05/31 13:51:10      0s] Ending "get_summary_setup_timing" (total cpu=0:00:00.1, real=0:00:01.0, peak res=4063.9M, current mem=3424.8M)
[05/31 13:51:10      0s] *** QThread MetricCollect [finish] (IncrReplace #2 / place_opt_design #1) : cpu/real = 0:00:00.1/0:00:00.3 (0.5), mem = 0.3M
[05/31 13:51:10      0s] 
[05/31 13:51:10      0s] =============================================================================================
[05/31 13:51:10      0s]  Step TAT Report : QThreadWorker #1 / IncrReplace #2 / place_opt_design #1
[05/31 13:51:10      0s]                                                                                 23.10-p003_1
[05/31 13:51:10      0s] =============================================================================================
[05/31 13:51:10      0s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/31 13:51:10      0s] ---------------------------------------------------------------------------------------------
[05/31 13:51:10      0s] [ MISC                   ]          0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.1    0.5
[05/31 13:51:10      0s] ---------------------------------------------------------------------------------------------
[05/31 13:51:10      0s]  QThreadWorker #1 TOTAL             0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.1    0.5
[05/31 13:51:10      0s] ---------------------------------------------------------------------------------------------
[05/31 13:51:10      0s] 

[05/31 13:51:10    142s]  
_______________________________________________________________________
[05/31 13:51:10    142s] 
 --------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                  | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                           | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|---------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary           |           |   99.469 |           |        0 |       40.05 |            |              | 0:00:01  |        4576 |    0 |   0 |
| simplify_netlist          |           |          |           |          |             |            |              | 0:00:07  |        4594 |      |     |
| drv_fixing                |           |          |           |          |             |            |              | 0:00:02  |        4594 |      |     |
| area_reclaiming           |     0.000 |   99.469 |         0 |        0 |       40.05 |            |              | 0:00:05  |        4594 |      |     |
| global_opt                |           |   99.469 |           |        0 |       40.05 |            |              | 0:00:08  |        4589 |      |     |
| area_reclaiming_2         |     0.000 |   99.469 |         0 |        0 |       40.05 |            |              | 0:00:05  |        4591 |      |     |
| incremental_replacement   |           |          |           |          |             |       0.00 |         0.00 | 0:00:04  |        4614 |      |     |
| area_reclaiming_3         |     0.000 |   99.463 |         0 |        0 |       40.05 |            |              | 0:00:02  |        4638 |      |     |
| area_reclaiming_4         |     0.000 |   99.463 |         0 |        0 |       40.05 |            |              | 0:00:02  |        4638 |      |     |
| incremental_replacement_2 |           |          |           |          |             |       0.00 |         0.00 | 0:00:03  |        4664 |      |     |
 --------------------------------------------------------------------------------------------------------------------------------------------------------- 
[05/31 13:51:10    142s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:01.0, peak res=4068.0M, current mem=4068.0M)

[05/31 13:51:10    142s] End: Collecting metrics
[05/31 13:51:10    142s] *** IncrReplace #2 [finish] (place_opt_design #1) : cpu/real = 0:00:01.1/0:00:03.4 (0.3), totSession cpu/real = 0:02:22.8/0:03:25.1 (0.7), mem = 4664.3M
[05/31 13:51:10    142s] 
[05/31 13:51:10    142s] =============================================================================================
[05/31 13:51:10    142s]  Step TAT Report : IncrReplace #2 / place_opt_design #1                         23.10-p003_1
[05/31 13:51:10    142s] =============================================================================================
[05/31 13:51:10    142s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/31 13:51:10    142s] ---------------------------------------------------------------------------------------------
[05/31 13:51:10    142s] [ MetricReport           ]      1   0:00:01.1  (  31.7 % )     0:00:01.1 /  0:00:00.2    0.2
[05/31 13:51:10    142s] [ RefinePlace            ]      1   0:00:00.1  (   2.0 % )     0:00:00.1 /  0:00:00.0    0.5
[05/31 13:51:10    142s] [ DetailPlaceInit        ]      1   0:00:00.3  (   9.3 % )     0:00:00.3 /  0:00:00.2    0.5
[05/31 13:51:10    142s] [ ExtractRC              ]      1   0:00:00.1  (   1.9 % )     0:00:00.1 /  0:00:00.0    0.3
[05/31 13:51:10    142s] [ UpdateTimingGraph      ]      1   0:00:00.4  (  11.3 % )     0:00:00.5 /  0:00:00.3    0.5
[05/31 13:51:10    142s] [ FullDelayCalc          ]      1   0:00:00.2  (   4.9 % )     0:00:00.2 /  0:00:00.1    0.3
[05/31 13:51:10    142s] [ TimingUpdate           ]      3   0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.0    0.4
[05/31 13:51:10    142s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:51:10    142s] [ MISC                   ]          0:00:01.3  (  37.4 % )     0:00:01.3 /  0:00:00.5    0.4
[05/31 13:51:10    142s] ---------------------------------------------------------------------------------------------
[05/31 13:51:10    142s]  IncrReplace #2 TOTAL               0:00:03.4  ( 100.0 % )     0:00:03.4 /  0:00:01.1    0.3
[05/31 13:51:10    142s] ---------------------------------------------------------------------------------------------
[05/31 13:51:10    142s] 
[05/31 13:51:10    142s] Set ::gpsPrivate::dogPBIsIncrReplaceDoneInMaster 1
[05/31 13:51:10    142s] *** Timing Is met
[05/31 13:51:10    142s] *** Check timing (0:00:00.0)
[05/31 13:51:10    142s] *** Timing Is met
[05/31 13:51:10    142s] *** Check timing (0:00:00.0)
[05/31 13:51:10    142s] *** Timing Is met
[05/31 13:51:10    142s] *** Check timing (0:00:00.0)
[05/31 13:51:10    142s] GigaOpt Checkpoint: Internal reclaim -noViewPrune -rebufferOnly -costCleanup -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -force -numThreads 1 -preCTS
[05/31 13:51:10    142s] ### Creating LA Mngr. totSessionCpu=0:02:23 mem=4680.3M
[05/31 13:51:10    142s] ### Creating LA Mngr, finished. totSessionCpu=0:02:23 mem=4680.3M
[05/31 13:51:10    142s] Cell adder LLGs are deleted
[05/31 13:51:10    142s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:51:10    142s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:51:10    142s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4738.5M, EPOCH TIME: 1748713870.842985
[05/31 13:51:10    142s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:51:10    142s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:51:10    142s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:4738.5M, EPOCH TIME: 1748713870.843271
[05/31 13:51:10    142s] Max number of tech site patterns supported in site array is 256.
[05/31 13:51:10    142s] Core basic site is GF22_DST
[05/31 13:51:11    143s] After signature check, allow fast init is false, keep pre-filter is true.
[05/31 13:51:11    143s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/31 13:51:11    143s] SiteArray: non-trimmed site array dimensions = 9 x 43
[05/31 13:51:11    143s] SiteArray: use 12,288 bytes
[05/31 13:51:11    143s] SiteArray: current memory after site array memory allocation 4738.5M
[05/31 13:51:11    143s] SiteArray: FP blocked sites are writable
[05/31 13:51:11    143s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:4738.5M, EPOCH TIME: 1748713871.151551
[05/31 13:51:11    143s] Process 10 wires and vias for routing blockage analysis
[05/31 13:51:11    143s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.000, REAL:0.000, MEM:4738.5M, EPOCH TIME: 1748713871.151599
[05/31 13:51:11    143s] SiteArray: number of non floorplan blocked sites for llg default is 387
[05/31 13:51:11    143s] Atter site array init, number of instance map data is 0.
[05/31 13:51:11    143s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.152, REAL:0.309, MEM:4738.5M, EPOCH TIME: 1748713871.151832
[05/31 13:51:11    143s] 
[05/31 13:51:11    143s] 
[05/31 13:51:11    143s]  Skipping Pre_CCE_Colorizing (1369+2)!
[05/31 13:51:11    143s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.153, REAL:0.309, MEM:4738.5M, EPOCH TIME: 1748713871.152035
[05/31 13:51:11    143s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:51:11    143s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:51:11    143s] [oiPhyDebug] optDemand 9709200.00, spDemand 9709200.00.
[05/31 13:51:11    143s] [LDM::Info] TotalInstCnt at InitDesignMc1: 10
[05/31 13:51:11    143s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[05/31 13:51:11    143s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:02:23 mem=4738.5M
[05/31 13:51:11    143s] OPERPROF: Starting DPlace-Init at level 1, MEM:4738.5M, EPOCH TIME: 1748713871.154573
[05/31 13:51:11    143s] Processing tracks to init pin-track alignment.
[05/31 13:51:11    143s] z: 1, totalTracks: 1
[05/31 13:51:11    143s] z: 3, totalTracks: 1
[05/31 13:51:11    143s] z: 5, totalTracks: 1
[05/31 13:51:11    143s] z: 7, totalTracks: 1
[05/31 13:51:11    143s] #spOpts: N=22 dpt minPadR=1.1 mergeVia=T genus sncAbut cut2cut hrOri=1 
[05/31 13:51:11    143s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/31 13:51:11    143s] Initializing Route Infrastructure for color support ...
[05/31 13:51:11    143s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:4738.5M, EPOCH TIME: 1748713871.154734
[05/31 13:51:11    143s] ### Add 31 auto generated vias to default rule
[05/31 13:51:11    143s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.003, REAL:0.003, MEM:4738.5M, EPOCH TIME: 1748713871.157424
[05/31 13:51:11    143s] Route Infrastructure Initialized for color support successfully.
[05/31 13:51:11    143s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/31 13:51:11    143s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4738.5M, EPOCH TIME: 1748713871.162917
[05/31 13:51:11    143s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:51:11    143s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:51:11    143s] 
[05/31 13:51:11    143s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 13:51:11    143s] 
[05/31 13:51:11    143s]  Skipping Pre_CCE_Colorizing (1369+2)!
[05/31 13:51:11    143s] OPERPROF:     Starting CMU at level 3, MEM:4738.5M, EPOCH TIME: 1748713871.478103
[05/31 13:51:11    143s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:4738.5M, EPOCH TIME: 1748713871.478363
[05/31 13:51:11    143s] 
[05/31 13:51:11    143s] Bad Lib Cell Checking (CMU) is done! (0)
[05/31 13:51:11    143s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.150, REAL:0.316, MEM:4738.5M, EPOCH TIME: 1748713871.478432
[05/31 13:51:11    143s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4738.5M, EPOCH TIME: 1748713871.478455
[05/31 13:51:11    143s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4738.5M, EPOCH TIME: 1748713871.478514
[05/31 13:51:11    143s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=4738.5MB).
[05/31 13:51:11    143s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.159, REAL:0.324, MEM:4738.5M, EPOCH TIME: 1748713871.478583
[05/31 13:51:11    143s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[05/31 13:51:11    143s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 10
[05/31 13:51:11    143s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:02:23 mem=4738.5M
[05/31 13:51:11    143s] Begin: Area Reclaim Optimization
[05/31 13:51:11    143s] *** AreaOpt #5 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:23.2/0:03:25.8 (0.7), mem = 4738.5M
[05/31 13:51:11    143s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1000984.8
[05/31 13:51:11    143s] 
[05/31 13:51:11    143s] Active Setup views: view_slow_mission 
[05/31 13:51:11    143s] [LDM::Info] TotalInstCnt at InitDesignMc2: 10
[05/31 13:51:11    143s] ### Creating RouteCongInterface, started
[05/31 13:51:11    143s] 
[05/31 13:51:11    143s] #optDebug:  {2, 0.822, 0.9500} {3, 0.822, 0.9500} {4, 0.664, 0.9500} {5, 0.506, 0.9500} {6, 0.348, 0.9500} {7, 0.032, 0.9500} {8, 0.016, 0.9500} {9, 0.016, 0.9500} {10, 0.004, 0.9500} {11, 0.004, 0.9500} 
[05/31 13:51:11    143s] 
[05/31 13:51:11    143s] #optDebug: {0, 1.000}
[05/31 13:51:11    143s] ### Creating RouteCongInterface, finished
[05/31 13:51:11    143s] {MG  {8 0 2.4 0.398273} }
[05/31 13:51:11    143s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 40.05
[05/31 13:51:11    143s] +---------+---------+--------+--------+------------+--------+
[05/31 13:51:11    143s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/31 13:51:11    143s] +---------+---------+--------+--------+------------+--------+
[05/31 13:51:11    143s] |   40.05%|        -|   0.000|   0.000|   0:00:00.0| 4754.5M|
[05/31 13:51:11    143s] #optDebug: <stH: 0.5400 MiSeL: 15.5080>
[05/31 13:51:12    143s] |   40.05%|        0|   0.000|   0.000|   0:00:01.0| 4754.5M|
[05/31 13:51:12    143s] #optDebug: <stH: 0.5400 MiSeL: 15.5080>
[05/31 13:51:12    143s] +---------+---------+--------+--------+------------+--------+
[05/31 13:51:12    143s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 40.05
[05/31 13:51:12    143s] 
[05/31 13:51:12    143s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[05/31 13:51:12    143s] --------------------------------------------------------------
[05/31 13:51:12    143s] |                                   | Total     | Sequential |
[05/31 13:51:12    143s] --------------------------------------------------------------
[05/31 13:51:12    143s] | Num insts resized                 |       0  |       0    |
[05/31 13:51:12    143s] | Num insts undone                  |       0  |       0    |
[05/31 13:51:12    143s] | Num insts Downsized               |       0  |       0    |
[05/31 13:51:12    143s] | Num insts Samesized               |       0  |       0    |
[05/31 13:51:12    143s] | Num insts Upsized                 |       0  |       0    |
[05/31 13:51:12    143s] | Num multiple commits+uncommits    |       0  |       -    |
[05/31 13:51:12    143s] --------------------------------------------------------------
[05/31 13:51:12    143s] Bottom Preferred Layer:
[05/31 13:51:12    143s]     None
[05/31 13:51:12    143s] Via Pillar Rule:
[05/31 13:51:12    143s]     None
[05/31 13:51:12    143s] Finished writing unified metrics of routing constraints.
[05/31 13:51:12    143s] 
[05/31 13:51:12    143s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[05/31 13:51:12    143s] End: Core Area Reclaim Optimization (cpu = 0:00:00.3) (real = 0:00:01.0) **
[05/31 13:51:12    143s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 10
[05/31 13:51:12    143s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1000984.8
[05/31 13:51:12    143s] *** AreaOpt #5 [finish] (place_opt_design #1) : cpu/real = 0:00:00.3/0:00:00.6 (0.5), totSession cpu/real = 0:02:23.5/0:03:26.4 (0.7), mem = 4754.5M
[05/31 13:51:12    143s] 
[05/31 13:51:12    143s] =============================================================================================
[05/31 13:51:12    143s]  Step TAT Report : AreaOpt #5 / place_opt_design #1                             23.10-p003_1
[05/31 13:51:12    143s] =============================================================================================
[05/31 13:51:12    143s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/31 13:51:12    143s] ---------------------------------------------------------------------------------------------
[05/31 13:51:12    143s] [ SlackTraversorInit     ]      1   0:00:00.0  (   2.3 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:51:12    143s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:51:12    143s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:51:12    143s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:51:12    143s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:51:12    143s] [ OptimizationStep       ]      1   0:00:00.2  (  27.6 % )     0:00:00.2 /  0:00:00.1    0.5
[05/31 13:51:12    143s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:51:12    143s] [ OptGetWeight           ]      9   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:51:12    143s] [ OptEval                ]      9   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:51:12    143s] [ OptCommit              ]      9   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:51:12    143s] [ PostCommitDelayUpdate  ]      9   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:51:12    143s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:51:12    143s] [ MISC                   ]          0:00:00.4  (  69.6 % )     0:00:00.4 /  0:00:00.2    0.5
[05/31 13:51:12    143s] ---------------------------------------------------------------------------------------------
[05/31 13:51:12    143s]  AreaOpt #5 TOTAL                   0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.3    0.5
[05/31 13:51:12    143s] ---------------------------------------------------------------------------------------------
[05/31 13:51:12    143s] 
[05/31 13:51:12    143s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 10
[05/31 13:51:12    143s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4746.5M, EPOCH TIME: 1748713872.074568
[05/31 13:51:12    143s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10).
[05/31 13:51:12    143s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:51:12    143s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:51:12    143s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:51:12    143s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.003, REAL:0.003, MEM:4688.5M, EPOCH TIME: 1748713872.077307
[05/31 13:51:12    143s] End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:01, mem=4688.50M, totSessionCpu=0:02:23).
[05/31 13:51:12    143s] Begin: Collecting metrics
[05/31 13:51:12    143s] 
 --------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                  | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                           | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|---------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary           |           |   99.469 |           |        0 |       40.05 |            |              | 0:00:01  |        4576 |    0 |   0 |
| simplify_netlist          |           |          |           |          |             |            |              | 0:00:07  |        4594 |      |     |
| drv_fixing                |           |          |           |          |             |            |              | 0:00:02  |        4594 |      |     |
| area_reclaiming           |     0.000 |   99.469 |         0 |        0 |       40.05 |            |              | 0:00:05  |        4594 |      |     |
| global_opt                |           |   99.469 |           |        0 |       40.05 |            |              | 0:00:08  |        4589 |      |     |
| area_reclaiming_2         |     0.000 |   99.469 |         0 |        0 |       40.05 |            |              | 0:00:05  |        4591 |      |     |
| incremental_replacement   |           |          |           |          |             |       0.00 |         0.00 | 0:00:04  |        4614 |      |     |
| area_reclaiming_3         |     0.000 |   99.463 |         0 |        0 |       40.05 |            |              | 0:00:02  |        4638 |      |     |
| area_reclaiming_4         |     0.000 |   99.463 |         0 |        0 |       40.05 |            |              | 0:00:02  |        4638 |      |     |
| incremental_replacement_2 |           |          |           |          |             |       0.00 |         0.00 | 0:00:03  |        4664 |      |     |
| area_reclaiming_5         |     0.000 |   99.466 |         0 |        0 |       40.05 |            |              | 0:00:02  |        4688 |      |     |
 --------------------------------------------------------------------------------------------------------------------------------------------------------- 
[05/31 13:51:12    143s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=4068.8M, current mem=4068.8M)

[05/31 13:51:12    143s] End: Collecting metrics
[05/31 13:51:12    143s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[05/31 13:51:12    143s] ### Creating LA Mngr. totSessionCpu=0:02:24 mem=4688.5M
[05/31 13:51:12    143s] ### Creating LA Mngr, finished. totSessionCpu=0:02:24 mem=4688.5M
[05/31 13:51:12    143s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4746.7M, EPOCH TIME: 1748713872.458915
[05/31 13:51:12    143s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:51:12    143s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:51:12    143s] 
[05/31 13:51:12    143s] 
[05/31 13:51:12    143s]  Skipping Pre_CCE_Colorizing (1369+2)!
[05/31 13:51:12    143s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.150, REAL:0.300, MEM:4746.7M, EPOCH TIME: 1748713872.759062
[05/31 13:51:12    143s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:51:12    143s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:51:12    143s] [oiPhyDebug] optDemand 9709200.00, spDemand 9709200.00.
[05/31 13:51:12    143s] [LDM::Info] TotalInstCnt at InitDesignMc1: 10
[05/31 13:51:12    143s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[05/31 13:51:12    143s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:02:24 mem=4746.7M
[05/31 13:51:12    143s] OPERPROF: Starting DPlace-Init at level 1, MEM:4746.7M, EPOCH TIME: 1748713872.761487
[05/31 13:51:12    143s] Processing tracks to init pin-track alignment.
[05/31 13:51:12    143s] z: 1, totalTracks: 1
[05/31 13:51:12    143s] z: 3, totalTracks: 1
[05/31 13:51:12    143s] z: 5, totalTracks: 1
[05/31 13:51:12    143s] z: 7, totalTracks: 1
[05/31 13:51:12    143s] #spOpts: N=22 dpt minPadR=1.1 mergeVia=T genus sncAbut cut2cut hrOri=1 
[05/31 13:51:12    143s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/31 13:51:12    143s] Initializing Route Infrastructure for color support ...
[05/31 13:51:12    143s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:4746.7M, EPOCH TIME: 1748713872.761643
[05/31 13:51:12    143s] ### Add 31 auto generated vias to default rule
[05/31 13:51:12    143s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.003, REAL:0.003, MEM:4746.7M, EPOCH TIME: 1748713872.764317
[05/31 13:51:12    143s] Route Infrastructure Initialized for color support successfully.
[05/31 13:51:12    143s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/31 13:51:12    143s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4746.7M, EPOCH TIME: 1748713872.769778
[05/31 13:51:12    143s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:51:12    143s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:51:13    143s] 
[05/31 13:51:13    143s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 13:51:13    143s] 
[05/31 13:51:13    143s]  Skipping Pre_CCE_Colorizing (1369+2)!
[05/31 13:51:13    143s] OPERPROF:     Starting CMU at level 3, MEM:4746.7M, EPOCH TIME: 1748713873.088499
[05/31 13:51:13    143s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:4746.7M, EPOCH TIME: 1748713873.088805
[05/31 13:51:13    143s] 
[05/31 13:51:13    143s] Bad Lib Cell Checking (CMU) is done! (0)
[05/31 13:51:13    143s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.151, REAL:0.319, MEM:4746.7M, EPOCH TIME: 1748713873.088871
[05/31 13:51:13    143s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4746.7M, EPOCH TIME: 1748713873.088894
[05/31 13:51:13    143s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4746.7M, EPOCH TIME: 1748713873.088942
[05/31 13:51:13    143s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=4746.7MB).
[05/31 13:51:13    143s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.159, REAL:0.328, MEM:4746.7M, EPOCH TIME: 1748713873.089007
[05/31 13:51:13    143s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[05/31 13:51:13    143s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 10
[05/31 13:51:13    143s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:02:24 mem=4746.7M
[05/31 13:51:13    143s] Begin: Area Reclaim Optimization
[05/31 13:51:13    143s] *** AreaOpt #6 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:23.9/0:03:27.4 (0.7), mem = 4746.7M
[05/31 13:51:13    143s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1000984.9
[05/31 13:51:13    144s] 
[05/31 13:51:13    144s] Active Setup views: view_slow_mission 
[05/31 13:51:13    144s] [LDM::Info] TotalInstCnt at InitDesignMc2: 10
[05/31 13:51:13    144s] ### Creating RouteCongInterface, started
[05/31 13:51:13    144s] 
[05/31 13:51:13    144s] #optDebug:  {2, 0.822, 0.9500} {3, 0.822, 0.9500} {4, 0.664, 0.9500} {5, 0.506, 0.9500} {6, 0.348, 0.8160} {7, 0.032, 0.4321} {8, 0.016, 0.4159} {9, 0.016, 0.4159} {10, 0.004, 0.4040} {11, 0.004, 0.4040} 
[05/31 13:51:13    144s] 
[05/31 13:51:13    144s] #optDebug: {0, 1.000}
[05/31 13:51:13    144s] ### Creating RouteCongInterface, finished
[05/31 13:51:13    144s] {MG  {8 0 2.4 0.398273} }
[05/31 13:51:13    144s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 40.05
[05/31 13:51:13    144s] +---------+---------+--------+--------+------------+--------+
[05/31 13:51:13    144s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/31 13:51:13    144s] +---------+---------+--------+--------+------------+--------+
[05/31 13:51:13    144s] |   40.05%|        -|   0.000|   0.000|   0:00:00.0| 4746.7M|
[05/31 13:51:13    144s] #optDebug: <stH: 0.5400 MiSeL: 15.5080>
[05/31 13:51:13    144s] |   40.05%|        0|   0.000|   0.000|   0:00:00.0| 4746.7M|
[05/31 13:51:13    144s] |   40.05%|        0|   0.000|   0.000|   0:00:00.0| 4746.7M|
[05/31 13:51:13    144s] |   40.05%|        0|   0.000|   0.000|   0:00:00.0| 4746.7M|
[05/31 13:51:13    144s] #optDebug: <stH: 0.5400 MiSeL: 15.5080>
[05/31 13:51:13    144s] #optDebug: RTR_SNLTF <10.0000 0.5400> <5.4000> 
[05/31 13:51:13    144s] |   40.05%|        0|   0.000|   0.000|   0:00:00.0| 4746.7M|
[05/31 13:51:13    144s] +---------+---------+--------+--------+------------+--------+
[05/31 13:51:13    144s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 40.05
[05/31 13:51:13    144s] 
[05/31 13:51:13    144s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[05/31 13:51:13    144s] --------------------------------------------------------------
[05/31 13:51:13    144s] |                                   | Total     | Sequential |
[05/31 13:51:13    144s] --------------------------------------------------------------
[05/31 13:51:13    144s] | Num insts resized                 |       0  |       0    |
[05/31 13:51:13    144s] | Num insts undone                  |       0  |       0    |
[05/31 13:51:13    144s] | Num insts Downsized               |       0  |       0    |
[05/31 13:51:13    144s] | Num insts Samesized               |       0  |       0    |
[05/31 13:51:13    144s] | Num insts Upsized                 |       0  |       0    |
[05/31 13:51:13    144s] | Num multiple commits+uncommits    |       0  |       -    |
[05/31 13:51:13    144s] --------------------------------------------------------------
[05/31 13:51:13    144s] Bottom Preferred Layer:
[05/31 13:51:13    144s]     None
[05/31 13:51:13    144s] Via Pillar Rule:
[05/31 13:51:13    144s]     None
[05/31 13:51:13    144s] Finished writing unified metrics of routing constraints.
[05/31 13:51:13    144s] 
[05/31 13:51:13    144s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[05/31 13:51:13    144s] End: Core Area Reclaim Optimization (cpu = 0:00:00.2) (real = 0:00:00.0) **
[05/31 13:51:13    144s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4746.7M, EPOCH TIME: 1748713873.521390
[05/31 13:51:13    144s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10).
[05/31 13:51:13    144s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:51:13    144s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:51:13    144s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:51:13    144s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.003, REAL:0.003, MEM:4746.7M, EPOCH TIME: 1748713873.524105
[05/31 13:51:13    144s] *** Finished re-routing un-routed nets (4746.7M) ***
[05/31 13:51:13    144s] OPERPROF: Starting DPlace-Init at level 1, MEM:4746.7M, EPOCH TIME: 1748713873.524448
[05/31 13:51:13    144s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:4746.7M, EPOCH TIME: 1748713873.524605
[05/31 13:51:13    144s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.003, REAL:0.003, MEM:4746.7M, EPOCH TIME: 1748713873.527365
[05/31 13:51:13    144s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4746.7M, EPOCH TIME: 1748713873.545944
[05/31 13:51:13    144s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:51:13    144s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:51:13    144s] 
[05/31 13:51:13    144s] 
[05/31 13:51:13    144s]  Skipping Pre_CCE_Colorizing (1369+2)!
[05/31 13:51:13    144s] OPERPROF:     Starting CMU at level 3, MEM:4746.7M, EPOCH TIME: 1748713873.862147
[05/31 13:51:13    144s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:4746.7M, EPOCH TIME: 1748713873.862399
[05/31 13:51:13    144s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.181, REAL:0.317, MEM:4746.7M, EPOCH TIME: 1748713873.862462
[05/31 13:51:13    144s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4746.7M, EPOCH TIME: 1748713873.862488
[05/31 13:51:13    144s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4746.7M, EPOCH TIME: 1748713873.862537
[05/31 13:51:13    144s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.190, REAL:0.338, MEM:4746.7M, EPOCH TIME: 1748713873.862596
[05/31 13:51:13    144s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[05/31 13:51:13    144s] 
[05/31 13:51:13    144s] *** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=4746.7M) ***
[05/31 13:51:13    144s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 10
[05/31 13:51:13    144s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1000984.9
[05/31 13:51:13    144s] *** AreaOpt #6 [finish] (place_opt_design #1) : cpu/real = 0:00:00.4/0:00:00.8 (0.5), totSession cpu/real = 0:02:24.3/0:03:28.2 (0.7), mem = 4746.7M
[05/31 13:51:13    144s] 
[05/31 13:51:13    144s] =============================================================================================
[05/31 13:51:13    144s]  Step TAT Report : AreaOpt #6 / place_opt_design #1                             23.10-p003_1
[05/31 13:51:13    144s] =============================================================================================
[05/31 13:51:13    144s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/31 13:51:13    144s] ---------------------------------------------------------------------------------------------
[05/31 13:51:13    144s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:51:13    144s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:51:13    144s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:51:13    144s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:51:13    144s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:51:13    144s] [ OptimizationStep       ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:51:13    144s] [ OptSingleIteration     ]      4   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:51:13    144s] [ OptGetWeight           ]     18   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:51:13    144s] [ OptEval                ]     18   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:51:13    144s] [ OptCommit              ]     18   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:51:13    144s] [ PostCommitDelayUpdate  ]     18   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:51:13    144s] [ RefinePlace            ]      1   0:00:00.4  (  45.5 % )     0:00:00.4 /  0:00:00.2    0.6
[05/31 13:51:13    144s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:51:13    144s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:51:13    144s] [ MISC                   ]          0:00:00.4  (  52.0 % )     0:00:00.4 /  0:00:00.2    0.5
[05/31 13:51:13    144s] ---------------------------------------------------------------------------------------------
[05/31 13:51:13    144s]  AreaOpt #6 TOTAL                   0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.4    0.5
[05/31 13:51:13    144s] ---------------------------------------------------------------------------------------------
[05/31 13:51:13    144s] 
[05/31 13:51:13    144s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 10
[05/31 13:51:13    144s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4746.7M, EPOCH TIME: 1748713873.865248
[05/31 13:51:13    144s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:51:13    144s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:51:13    144s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:51:13    144s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:51:13    144s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:4688.7M, EPOCH TIME: 1748713873.867703
[05/31 13:51:13    144s] End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=4688.65M, totSessionCpu=0:02:24).
[05/31 13:51:13    144s] Begin: Collecting metrics
[05/31 13:51:14    144s] 
 --------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                  | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                           | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|---------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary           |           |   99.469 |           |        0 |       40.05 |            |              | 0:00:01  |        4576 |    0 |   0 |
| simplify_netlist          |           |          |           |          |             |            |              | 0:00:07  |        4594 |      |     |
| drv_fixing                |           |          |           |          |             |            |              | 0:00:02  |        4594 |      |     |
| area_reclaiming           |     0.000 |   99.469 |         0 |        0 |       40.05 |            |              | 0:00:05  |        4594 |      |     |
| global_opt                |           |   99.469 |           |        0 |       40.05 |            |              | 0:00:08  |        4589 |      |     |
| area_reclaiming_2         |     0.000 |   99.469 |         0 |        0 |       40.05 |            |              | 0:00:05  |        4591 |      |     |
| incremental_replacement   |           |          |           |          |             |       0.00 |         0.00 | 0:00:04  |        4614 |      |     |
| area_reclaiming_3         |     0.000 |   99.463 |         0 |        0 |       40.05 |            |              | 0:00:02  |        4638 |      |     |
| area_reclaiming_4         |     0.000 |   99.463 |         0 |        0 |       40.05 |            |              | 0:00:02  |        4638 |      |     |
| incremental_replacement_2 |           |          |           |          |             |       0.00 |         0.00 | 0:00:03  |        4664 |      |     |
| area_reclaiming_5         |     0.000 |   99.466 |         0 |        0 |       40.05 |            |              | 0:00:02  |        4688 |      |     |
| area_reclaiming_6         |     0.000 |   99.466 |         0 |        0 |       40.05 |            |              | 0:00:02  |        4689 |      |     |
 --------------------------------------------------------------------------------------------------------------------------------------------------------- 
[05/31 13:51:14    144s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:01.0, peak res=4069.6M, current mem=4068.8M)

[05/31 13:51:14    144s] End: Collecting metrics
[05/31 13:51:14    144s] **INFO: Flow update: Design timing is met.
[05/31 13:51:14    144s] Begin: GigaOpt postEco DRV Optimization
[05/31 13:51:14    144s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -setupTNSCostFactor 1.0 -preCTS
[05/31 13:51:14    144s] *** DrvOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:24.5/0:03:28.6 (0.7), mem = 4688.7M
[05/31 13:51:14    144s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1000984.10
[05/31 13:51:14    144s] 
[05/31 13:51:14    144s] Active Setup views: view_slow_mission 
[05/31 13:51:14    144s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4688.7M, EPOCH TIME: 1748713874.666363
[05/31 13:51:14    144s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:51:14    144s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:51:14    144s] 
[05/31 13:51:14    144s] 
[05/31 13:51:14    144s]  Skipping Pre_CCE_Colorizing (1369+2)!
[05/31 13:51:14    144s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.151, REAL:0.296, MEM:4688.7M, EPOCH TIME: 1748713874.962851
[05/31 13:51:14    144s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:51:14    144s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:51:14    144s] [oiPhyDebug] optDemand 9709200.00, spDemand 9709200.00.
[05/31 13:51:14    144s] [LDM::Info] TotalInstCnt at InitDesignMc1: 10
[05/31 13:51:14    144s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[05/31 13:51:14    144s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:02:25 mem=4688.7M
[05/31 13:51:14    144s] OPERPROF: Starting DPlace-Init at level 1, MEM:4688.7M, EPOCH TIME: 1748713874.965471
[05/31 13:51:14    144s] Processing tracks to init pin-track alignment.
[05/31 13:51:14    144s] z: 1, totalTracks: 1
[05/31 13:51:14    144s] z: 3, totalTracks: 1
[05/31 13:51:14    144s] z: 5, totalTracks: 1
[05/31 13:51:14    144s] z: 7, totalTracks: 1
[05/31 13:51:14    144s] #spOpts: N=22 dpt minPadR=1.1 mergeVia=T genus sncAbut cut2cut hrOri=1 
[05/31 13:51:14    144s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/31 13:51:14    144s] Initializing Route Infrastructure for color support ...
[05/31 13:51:14    144s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:4688.7M, EPOCH TIME: 1748713874.965631
[05/31 13:51:14    144s] ### Add 31 auto generated vias to default rule
[05/31 13:51:14    144s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.003, REAL:0.003, MEM:4688.7M, EPOCH TIME: 1748713874.968328
[05/31 13:51:14    144s] Route Infrastructure Initialized for color support successfully.
[05/31 13:51:14    144s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/31 13:51:14    144s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4688.7M, EPOCH TIME: 1748713874.989004
[05/31 13:51:14    144s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:51:14    144s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:51:15    144s] 
[05/31 13:51:15    144s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 13:51:15    144s] 
[05/31 13:51:15    144s]  Skipping Pre_CCE_Colorizing (1369+2)!
[05/31 13:51:15    144s] OPERPROF:     Starting CMU at level 3, MEM:4688.7M, EPOCH TIME: 1748713875.295171
[05/31 13:51:15    144s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:4688.7M, EPOCH TIME: 1748713875.295477
[05/31 13:51:15    144s] 
[05/31 13:51:15    144s] Bad Lib Cell Checking (CMU) is done! (0)
[05/31 13:51:15    144s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.151, REAL:0.307, MEM:4688.7M, EPOCH TIME: 1748713875.295548
[05/31 13:51:15    144s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4688.7M, EPOCH TIME: 1748713875.295571
[05/31 13:51:15    144s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4688.7M, EPOCH TIME: 1748713875.295622
[05/31 13:51:15    144s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=4688.7MB).
[05/31 13:51:15    144s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.160, REAL:0.330, MEM:4688.7M, EPOCH TIME: 1748713875.295687
[05/31 13:51:15    144s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[05/31 13:51:15    144s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 10
[05/31 13:51:15    144s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:02:25 mem=4688.7M
[05/31 13:51:15    144s] ### Creating RouteCongInterface, started
[05/31 13:51:15    144s] 
[05/31 13:51:15    144s] #optDebug:  {2, 0.822, 0.9500} {3, 0.822, 0.9500} {4, 0.664, 0.9500} {5, 0.506, 0.8468} {6, 0.348, 0.6528} {7, 0.032, 0.3457} {8, 0.016, 0.3327} {9, 0.016, 0.3327} {10, 0.004, 0.3232} {11, 0.004, 0.3232} 
[05/31 13:51:15    144s] 
[05/31 13:51:15    144s] #optDebug: {0, 1.000}
[05/31 13:51:15    144s] ### Creating RouteCongInterface, finished
[05/31 13:51:15    144s] {MG  {8 0 2.4 0.398273} }
[05/31 13:51:15    145s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 13:51:15    145s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 13:51:15    145s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 13:51:15    145s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 13:51:15    145s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 13:51:16    145s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 13:51:16    145s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 13:51:16    145s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 13:51:16    145s] AoF 551.2950um
[05/31 13:51:16    145s] [GPS-DRV] Optimizer inputs ============================= 
[05/31 13:51:16    145s] [GPS-DRV] drvFixingStage: Small Scale
[05/31 13:51:16    145s] [GPS-DRV] costLowerBound: 0.1
[05/31 13:51:16    145s] [GPS-DRV] setupTNSCost  : 1
[05/31 13:51:16    145s] [GPS-DRV] maxIter       : 3
[05/31 13:51:16    145s] [GPS-DRV] numExtraItersOnHighCongestion: 1
[05/31 13:51:16    145s] [GPS-DRV] Optimizer parameters ============================= 
[05/31 13:51:16    145s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[05/31 13:51:16    145s] [GPS-DRV] maxDensity (design): 0.95
[05/31 13:51:16    145s] [GPS-DRV] maxLocalDensity: 0.98
[05/31 13:51:16    145s] [GPS-DRV] MaxBufDistForPlaceBlk: 108um
[05/31 13:51:16    145s] [GPS-DRV] Dflt RT Characteristic Length 67.668um AoF 551.295um x 1
[05/31 13:51:16    145s] [GPS-DRV] isCPECostingOn: false
[05/31 13:51:16    145s] [GPS-DRV] All active and enabled setup views
[05/31 13:51:16    145s] [GPS-DRV]     view_slow_mission
[05/31 13:51:16    145s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[05/31 13:51:16    145s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[05/31 13:51:16    145s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[05/31 13:51:16    145s] [GPS-DRV] -congEffort: high
[05/31 13:51:16    145s] [GPS-DRV] 2DC {5 0 1 0 0 1}
[05/31 13:51:16    145s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[05/31 13:51:16    145s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:1)
[05/31 13:51:16    145s] [GPS-DRV] ROI - unit(Area: 125280; LeakageP: 1.57599e-08; DynamicP: 125280)DBU
[05/31 13:51:16    145s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/31 13:51:16    145s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[05/31 13:51:16    145s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/31 13:51:16    145s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/31 13:51:16    145s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/31 13:51:16    145s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/31 13:51:16    145s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    99.47|     0.00|       0|       0|       0| 40.05%|          |         |
[05/31 13:51:16    145s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/31 13:51:16    145s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    99.47|     0.00|       0|       0|       0| 40.05%| 0:00:00.0|  4746.8M|
[05/31 13:51:16    145s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/31 13:51:16    145s] Bottom Preferred Layer:
[05/31 13:51:16    145s]     None
[05/31 13:51:16    145s] Via Pillar Rule:
[05/31 13:51:16    145s]     None
[05/31 13:51:16    145s] Finished writing unified metrics of routing constraints.
[05/31 13:51:16    145s] 
[05/31 13:51:16    145s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=4746.8M) ***
[05/31 13:51:16    145s] 
[05/31 13:51:16    145s] Total-nets :: 36, Stn-nets :: 0, ratio :: 0 %, Total-len 99.002, Stn-len 0
[05/31 13:51:16    145s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 10
[05/31 13:51:16    145s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4746.8M, EPOCH TIME: 1748713876.336591
[05/31 13:51:16    145s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10).
[05/31 13:51:16    145s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:51:16    145s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:51:16    145s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:51:16    145s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.003, REAL:0.003, MEM:4688.8M, EPOCH TIME: 1748713876.339520
[05/31 13:51:16    145s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1000984.10
[05/31 13:51:16    145s] *** DrvOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:01.0/0:00:02.0 (0.5), totSession cpu/real = 0:02:25.5/0:03:30.7 (0.7), mem = 4688.8M
[05/31 13:51:16    145s] 
[05/31 13:51:16    145s] =============================================================================================
[05/31 13:51:16    145s]  Step TAT Report : DrvOpt #2 / place_opt_design #1                              23.10-p003_1
[05/31 13:51:16    145s] =============================================================================================
[05/31 13:51:16    145s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/31 13:51:16    145s] ---------------------------------------------------------------------------------------------
[05/31 13:51:16    145s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:51:16    145s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:51:16    145s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.3 /  0:00:00.2    0.5
[05/31 13:51:16    145s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:51:16    145s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:51:16    145s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:51:16    145s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:51:16    145s] [ DrvFindVioNets         ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:51:16    145s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:51:16    145s] [ DetailPlaceInit        ]      1   0:00:00.3  (  16.2 % )     0:00:00.3 /  0:00:00.2    0.5
[05/31 13:51:16    145s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:51:16    145s] [ MISC                   ]          0:00:01.7  (  83.0 % )     0:00:01.7 /  0:00:00.9    0.5
[05/31 13:51:16    145s] ---------------------------------------------------------------------------------------------
[05/31 13:51:16    145s]  DrvOpt #2 TOTAL                    0:00:02.0  ( 100.0 % )     0:00:02.0 /  0:00:01.0    0.5
[05/31 13:51:16    145s] ---------------------------------------------------------------------------------------------
[05/31 13:51:16    145s] 
[05/31 13:51:16    145s] Begin: Collecting metrics
[05/31 13:51:16    145s] 
 --------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                  | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                           | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|---------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary           |           |   99.469 |           |        0 |       40.05 |            |              | 0:00:01  |        4576 |    0 |   0 |
| simplify_netlist          |           |          |           |          |             |            |              | 0:00:07  |        4594 |      |     |
| drv_fixing                |           |          |           |          |             |            |              | 0:00:02  |        4594 |      |     |
| area_reclaiming           |     0.000 |   99.469 |         0 |        0 |       40.05 |            |              | 0:00:05  |        4594 |      |     |
| global_opt                |           |   99.469 |           |        0 |       40.05 |            |              | 0:00:08  |        4589 |      |     |
| area_reclaiming_2         |     0.000 |   99.469 |         0 |        0 |       40.05 |            |              | 0:00:05  |        4591 |      |     |
| incremental_replacement   |           |          |           |          |             |       0.00 |         0.00 | 0:00:04  |        4614 |      |     |
| area_reclaiming_3         |     0.000 |   99.463 |         0 |        0 |       40.05 |            |              | 0:00:02  |        4638 |      |     |
| area_reclaiming_4         |     0.000 |   99.463 |         0 |        0 |       40.05 |            |              | 0:00:02  |        4638 |      |     |
| incremental_replacement_2 |           |          |           |          |             |       0.00 |         0.00 | 0:00:03  |        4664 |      |     |
| area_reclaiming_5         |     0.000 |   99.466 |         0 |        0 |       40.05 |            |              | 0:00:02  |        4688 |      |     |
| area_reclaiming_6         |     0.000 |   99.466 |         0 |        0 |       40.05 |            |              | 0:00:02  |        4689 |      |     |
| drv_eco_fixing            |     0.000 |   99.466 |         0 |        0 |       40.05 |            |              | 0:00:02  |        4689 |    0 |   0 |
 --------------------------------------------------------------------------------------------------------------------------------------------------------- 
[05/31 13:51:16    145s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=4068.8M, current mem=4067.9M)

[05/31 13:51:16    145s] End: Collecting metrics
[05/31 13:51:16    145s] End: GigaOpt postEco DRV Optimization
[05/31 13:51:16    145s] **INFO: Flow update: Design timing is met.
[05/31 13:51:16    145s] **WARN: (IMPOPT-7329):	Skipping refinePlace due to user configuration.
[05/31 13:51:16    145s] **INFO: Flow update: Design timing is met.
[05/31 13:51:16    145s] **INFO: Flow update: Design timing is met.
[05/31 13:51:16    145s] Register exp ratio and priority group on 0 nets on 36 nets : 
[05/31 13:51:16    145s] 
[05/31 13:51:16    145s] Active setup views:
[05/31 13:51:16    145s]  view_slow_mission
[05/31 13:51:16    145s]   Dominating endpoints: 0
[05/31 13:51:16    145s]   Dominating TNS: -0.000
[05/31 13:51:16    145s] 
[05/31 13:51:16    145s] Extraction called for design 'adder' of instances=10 and nets=40 using extraction engine 'preRoute' .
[05/31 13:51:16    145s] PreRoute RC Extraction called for design adder.
[05/31 13:51:16    145s] RC Extraction called in multi-corner(2) mode.
[05/31 13:51:16    145s] RCMode: PreRoute
[05/31 13:51:16    145s]       RC Corner Indexes            0       1   
[05/31 13:51:16    145s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/31 13:51:16    145s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/31 13:51:16    145s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/31 13:51:16    145s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/31 13:51:16    145s] Shrink Factor                : 1.00000
[05/31 13:51:16    145s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/31 13:51:16    145s] Using Quantus QRC technology file ...
[05/31 13:51:16    145s] eee: Design is marked Stenier-routed. Grid density data update will be skipped.
[05/31 13:51:16    145s] Grid density data update skipped
[05/31 13:51:16    145s] eee: pegSigSF=1.070000
[05/31 13:51:16    145s] Initializing multi-corner resistance tables ...
[05/31 13:51:16    145s] eee: Grid unit RC data computation started
[05/31 13:51:16    145s] eee: Grid unit RC data computation completed
[05/31 13:51:16    145s] eee: l=1 avDens=0.001193 usedTrk=0.222222 availTrk=186.206897 sigTrk=0.222222
[05/31 13:51:16    145s] eee: l=2 avDens=0.027821 usedTrk=5.633704 availTrk=202.500000 sigTrk=5.633704
[05/31 13:51:16    145s] eee: l=3 avDens=0.039529 usedTrk=7.115185 availTrk=180.000000 sigTrk=7.115185
[05/31 13:51:16    145s] eee: l=4 avDens=0.023712 usedTrk=4.268148 availTrk=180.000000 sigTrk=4.268148
[05/31 13:51:16    145s] eee: l=5 avDens=0.010972 usedTrk=1.316667 availTrk=120.000000 sigTrk=1.316667
[05/31 13:51:16    145s] eee: l=6 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 13:51:16    145s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 13:51:16    145s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 13:51:16    145s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 13:51:16    145s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 13:51:16    145s] eee: l=11 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 13:51:16    145s] {RT rc_slow 0 2 11  {8 0} 1}
[05/31 13:51:16    145s] eee: LAM-FP: thresh=1 ; dimX=88.450000 ; dimY=86.000000 ; multX=1.000000 ; multY=1.000000 ; minP=80 ; fpMult=1.000000 ;
[05/31 13:51:16    145s] eee: LAM: n=32 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.304600 aWlH=0.000000 lMod=0 pMax=0.838900 pMod=82 pModAss=50 wcR=0.664000 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.660000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[05/31 13:51:16    145s] eee: NetCapCache creation started. (Current Mem: 4676.449M) 
[05/31 13:51:16    145s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 4676.449M) 
[05/31 13:51:16    145s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(7.076000, 6.880000)], Layers = [f(11) b(0)], Grid size = 5.400000 um, Grid Dim = (2 X 2)
[05/31 13:51:16    145s] eee: Metal Layers Info:
[05/31 13:51:16    145s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/31 13:51:16    145s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[05/31 13:51:16    145s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/31 13:51:16    145s] eee: |       M1 |   1 |   0.040 |   0.040 |   0.116 |  0.159 |  14.77 | V | 0 |  1 |
[05/31 13:51:16    145s] eee: |       M2 |   2 |   0.040 |   0.040 |   0.080 |  0.174 |  20.55 | H | 0 |  1 |
[05/31 13:51:16    145s] eee: |       C1 |   3 |   0.044 |   0.046 |   0.090 |  0.185 |  12.71 | V | 0 |  1 |
[05/31 13:51:16    145s] eee: |       C2 |   4 |   0.044 |   0.046 |   0.090 |  0.184 |  12.75 | H | 0 |  1 |
[05/31 13:51:16    145s] eee: |       C3 |   5 |   0.044 |   0.046 |   0.090 |  0.184 |  12.71 | V | 0 |  1 |
[05/31 13:51:16    145s] eee: |       C4 |   6 |   0.044 |   0.046 |   0.090 |  0.185 |  12.70 | H | 0 |  1 |
[05/31 13:51:16    145s] eee: |       C5 |   7 |   0.044 |   0.046 |   0.090 |  0.194 |  12.75 | V | 0 |  1 |
[05/31 13:51:16    145s] eee: |       JA |   8 |   0.450 |   0.450 |   0.900 |  0.371 |   0.03 | H | 0 |  1 |
[05/31 13:51:16    145s] eee: |       QA |   9 |   1.200 |   1.200 |   2.400 |  0.385 |   0.01 | V | 0 |  1 |
[05/31 13:51:16    145s] eee: |       QB |  10 |   1.200 |   1.200 |   2.400 |  0.372 |   0.01 | H | 0 |  1 |
[05/31 13:51:16    145s] eee: |       LB |  11 |   1.800 |   1.800 |   3.600 |  0.366 |   0.01 | V | 0 |  1 |
[05/31 13:51:16    145s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/31 13:51:16    145s] eee: uC/uR for corner rc_slow, min-width/min-spacing, 30 perc over/under densities.
[05/31 13:51:16    145s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 4676.449M)
[05/31 13:51:16    145s] Skewing Data Summary (End_of_FINAL)
[05/31 13:51:16    145s] 
[05/31 13:51:16    145s] Skew summary for view view_slow_mission:
[05/31 13:51:16    145s] * Accumulated skew : count = 0
[05/31 13:51:16    145s] *     Internal use : count = 0
[05/31 13:51:16    145s] 
[05/31 13:51:16    145s] Starting delay calculation for Setup views
[05/31 13:51:17    145s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/31 13:51:17    145s] #################################################################################
[05/31 13:51:17    145s] # Design Stage: PreRoute
[05/31 13:51:17    145s] # Design Name: adder
[05/31 13:51:17    145s] # Design Mode: 22nm
[05/31 13:51:17    145s] # Analysis Mode: MMMC Non-OCV 
[05/31 13:51:17    145s] # Parasitics Mode: No SPEF/RCDB 
[05/31 13:51:17    145s] # Signoff Settings: SI Off 
[05/31 13:51:17    145s] #################################################################################
[05/31 13:51:17    145s] Calculate delays in BcWc mode...
[05/31 13:51:17    145s] Topological Sorting (REAL = 0:00:00.0, MEM = 4693.0M, InitMEM = 4693.0M)
[05/31 13:51:17    145s] Start delay calculation (fullDC) (1 T). (MEM=4072.84)
[05/31 13:51:17    145s] End AAE Lib Interpolated Model. (MEM=4692.99 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 13:51:17    145s] Total number of fetched objects 36
[05/31 13:51:17    145s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 13:51:17    145s] End delay calculation. (MEM=4073.09 CPU=0:00:00.0 REAL=0:00:00.0)
[05/31 13:51:17    145s] End delay calculation (fullDC). (MEM=4073.09 CPU=0:00:00.0 REAL=0:00:00.0)
[05/31 13:51:17    145s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 4708.7M) ***
[05/31 13:51:17    146s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:01.0 totSessionCpu=0:02:26 mem=4708.7M)
[05/31 13:51:17    146s] OPTC: user 20.0
[05/31 13:51:17    146s] Reported timing to dir ./timingReports
[05/31 13:51:17    146s] **optDesign ... cpu = 0:00:28, real = 0:01:14, mem = 4065.2M, totSessionCpu=0:02:26 **
[05/31 13:51:17    146s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4656.7M, EPOCH TIME: 1748713877.712902
[05/31 13:51:17    146s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:51:17    146s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:51:17    146s] 
[05/31 13:51:17    146s] 
[05/31 13:51:17    146s]  Skipping Pre_CCE_Colorizing (1369+2)!
[05/31 13:51:17    146s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.150, REAL:0.280, MEM:4656.7M, EPOCH TIME: 1748713877.992847
[05/31 13:51:17    146s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:51:17    146s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:51:25    146s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):| 99.466  | 99.466  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|   10    |   10    |
+--------------------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 40.052%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[05/31 13:51:25    146s] Begin: Collecting metrics
[05/31 13:51:25    146s] **INFO: Starting Blocking QThread with 1 CPU
[05/31 13:51:25    146s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[05/31 13:51:25      0s] *** QThread MetricCollect [begin] (place_opt_design #1) : mem = 0.8M
[05/31 13:51:25      0s] Ending "set_metric_additional_insts" (total cpu=0:00:00.1, real=0:00:00.0, peak res=4067.9M, current mem=3412.4M)
[05/31 13:51:25      0s] Ending "set_metric_inst_count_area" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3423.3M, current mem=3418.2M)
[05/31 13:51:26      0s] *** QThread MetricCollect [finish] (place_opt_design #1) : cpu/real = 0:00:00.2/0:00:00.4 (0.4), mem = 0.8M
[05/31 13:51:26      0s] 
[05/31 13:51:26      0s] =============================================================================================
[05/31 13:51:26      0s]  Step TAT Report : QThreadWorker #1 / place_opt_design #1                       23.10-p003_1
[05/31 13:51:26      0s] =============================================================================================
[05/31 13:51:26      0s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/31 13:51:26      0s] ---------------------------------------------------------------------------------------------
[05/31 13:51:26      0s] [ MISC                   ]          0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.2    0.4
[05/31 13:51:26      0s] ---------------------------------------------------------------------------------------------
[05/31 13:51:26      0s]  QThreadWorker #1 TOTAL             0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.2    0.4
[05/31 13:51:26      0s] ---------------------------------------------------------------------------------------------
[05/31 13:51:26      0s] 

[05/31 13:51:26    146s]  
_______________________________________________________________________
[05/31 13:51:26    146s]  --------------------------------------------------------------------------------------------------------------------------------------------------------- 
[05/31 13:51:26    146s] | Snapshot                  | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
[05/31 13:51:26    146s] |                           | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
[05/31 13:51:26    146s] |---------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
[05/31 13:51:26    146s] | initial_summary           |           |   99.469 |           |        0 |       40.05 |            |              | 0:00:01  |        4576 |    0 |   0 |
[05/31 13:51:26    146s] | simplify_netlist          |           |          |           |          |             |            |              | 0:00:07  |        4594 |      |     |
[05/31 13:51:26    146s] | drv_fixing                |           |          |           |          |             |            |              | 0:00:02  |        4594 |      |     |
[05/31 13:51:26    146s] | area_reclaiming           |     0.000 |   99.469 |         0 |        0 |       40.05 |            |              | 0:00:05  |        4594 |      |     |
[05/31 13:51:26    146s] | global_opt                |           |   99.469 |           |        0 |       40.05 |            |              | 0:00:08  |        4589 |      |     |
[05/31 13:51:26    146s] | area_reclaiming_2         |     0.000 |   99.469 |         0 |        0 |       40.05 |            |              | 0:00:05  |        4591 |      |     |
[05/31 13:51:26    146s] | incremental_replacement   |           |          |           |          |             |       0.00 |         0.00 | 0:00:04  |        4614 |      |     |
[05/31 13:51:26    146s] | area_reclaiming_3         |     0.000 |   99.463 |         0 |        0 |       40.05 |            |              | 0:00:02  |        4638 |      |     |
[05/31 13:51:26    146s] | area_reclaiming_4         |     0.000 |   99.463 |         0 |        0 |       40.05 |            |              | 0:00:02  |        4638 |      |     |
[05/31 13:51:26    146s] | incremental_replacement_2 |           |          |           |          |             |       0.00 |         0.00 | 0:00:03  |        4664 |      |     |
[05/31 13:51:26    146s] | area_reclaiming_5         |     0.000 |   99.466 |         0 |        0 |       40.05 |            |              | 0:00:02  |        4688 |      |     |
[05/31 13:51:26    146s] | area_reclaiming_6         |     0.000 |   99.466 |         0 |        0 |       40.05 |            |              | 0:00:02  |        4689 |      |     |
[05/31 13:51:26    146s] | drv_eco_fixing            |     0.000 |   99.466 |         0 |        0 |       40.05 |            |              | 0:00:02  |        4689 |    0 |   0 |
[05/31 13:51:26    146s] | final_summary             |           |   99.466 |           |        0 |       40.05 |            |              | 0:00:09  |        4673 |    0 |   0 |
[05/31 13:51:26    146s]  --------------------------------------------------------------------------------------------------------------------------------------------------------- 
[05/31 13:51:26    146s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:01.0, peak res=4067.9M, current mem=4066.4M)

[05/31 13:51:26    146s] End: Collecting metrics
[05/31 13:51:26    146s] **optDesign ... cpu = 0:00:28, real = 0:01:23, mem = 4066.4M, totSessionCpu=0:02:26 **
[05/31 13:51:26    146s] 
[05/31 13:51:26    146s] TimeStamp Deleting Cell Server Begin ...
[05/31 13:51:26    146s] Deleting Lib Analyzer.
[05/31 13:51:26    146s] 
[05/31 13:51:26    146s] TimeStamp Deleting Cell Server End ...
[05/31 13:51:26    146s] *** Finished optDesign ***
[05/31 13:51:26    146s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/31 13:51:26    146s] UM:*                                                                   final
[05/31 13:51:26    146s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/31 13:51:26    146s] UM:*                                                                   opt_design_prects
[05/31 13:51:26    146s] 
[05/31 13:51:26    146s] Creating Lib Analyzer ...
[05/31 13:51:26    146s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/31 13:51:26    146s] 
[05/31 13:51:26    146s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/31 13:51:26    146s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 13:51:26    146s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/31 13:51:26    146s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 13:51:26    146s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/31 13:51:26    146s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/31 13:51:26    146s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/31 13:51:26    146s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/31 13:51:26    146s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/31 13:51:26    146s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/31 13:51:26    146s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/31 13:51:26    146s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/31 13:51:26    146s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/31 13:51:26    146s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/31 13:51:26    146s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/31 13:51:26    146s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 13:51:26    146s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/31 13:51:26    146s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 13:51:26    146s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/31 13:51:26    146s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/31 13:51:26    146s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/31 13:51:26    146s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/31 13:51:26    146s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/31 13:51:26    146s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/31 13:51:26    146s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/31 13:51:26    146s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/31 13:51:26    146s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/31 13:51:27    146s] Summary for sequential cells identification: 
[05/31 13:51:27    146s]   Identified SBFF number: 299
[05/31 13:51:27    146s]   Identified MBFF number: 75
[05/31 13:51:27    146s]   Identified SB Latch number: 22
[05/31 13:51:27    146s]   Identified MB Latch number: 0
[05/31 13:51:27    146s]   Not identified SBFF number: 15
[05/31 13:51:27    146s]   Not identified MBFF number: 0
[05/31 13:51:27    146s]   Not identified SB Latch number: 0
[05/31 13:51:27    146s]   Not identified MB Latch number: 0
[05/31 13:51:27    146s]   Number of sequential cells which are not FFs: 45
[05/31 13:51:27    146s]  Visiting view : view_slow_mission
[05/31 13:51:27    146s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[05/31 13:51:27    146s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[05/31 13:51:27    146s]  Visiting view : view_fast_mission
[05/31 13:51:27    146s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/31 13:51:27    146s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/31 13:51:27    146s] TLC MultiMap info (StdDelay):
[05/31 13:51:27    146s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[05/31 13:51:27    146s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[05/31 13:51:27    146s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[05/31 13:51:27    146s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[05/31 13:51:27    146s]  Setting StdDelay to: 6.1ps
[05/31 13:51:27    146s] 
[05/31 13:51:27    146s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/31 13:51:28    147s] Total number of usable buffers from Lib Analyzer: 48 ( UDB116SVT24_BUF_1 UDB116SVT24_BUF_L_1 UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_S_1 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_M_2 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_S_2 UDB116SVT24_BUF_S_1P5 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_3P5 UDB116SVT24_BUF_S_3 UDB116SVT24_BUF_S_2P5 UDB116SVT24_BUF_M_4 UDB116SVT24_BUF_S_4 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_5 UDB116SVT24_BUF_S_5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_S_6 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_7P5 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_S_8 UDB116SVT24_BUF_10 UDB116SVT24_BUF_S_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_S_12 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_12P5 UDB116SVT24_BUF_16 UDB116SVT24_BUF_S_16 UDB116SVT24_BUF_16P5 UDB116SVT24_BUF_S_20 UDB116SVT24_BUF_24 UDB116SVT24_BUF_S_24 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32 UDB116SVT24_BUF_S_32)
[05/31 13:51:28    147s] Total number of usable inverters from Lib Analyzer: 37 ( UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_S_1 UDB116SVT24_INV_S_0P75 UDB116SVT24_INV_3 UDB116SVT24_INV_S_2 UDB116SVT24_INV_S_1P5 UDB116SVT24_INV_S_1P25 UDB116SVT24_INV_4 UDB116SVT24_INV_S_3 UDB116SVT24_INV_S_2P5 UDB116SVT24_INV_5 UDB116SVT24_INV_S_4 UDB116SVT24_INV_6 UDB116SVT24_INV_S_5 UDB116SVT24_INV_S_6 UDB116SVT24_INV_8 UDB116SVT24_INV_S_7 UDB116SVT24_INV_9 UDB116SVT24_INV_S_8 UDB116SVT24_INV_10 UDB116SVT24_INV_S_9 UDB116SVT24_INV_S_10 UDB116SVT24_INV_12 UDB116SVT24_INV_S_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_S_16 UDB116SVT24_INV_18 UDB116SVT24_INV_20 UDB116SVT24_INV_S_20 UDB116SVT24_INV_24 UDB116SVT24_INV_S_24 UDB116SVT24_INV_32 UDB116SVT24_INV_S_32)
[05/31 13:51:28    147s] Total number of usable delay cells from Lib Analyzer: 0 ()
[05/31 13:51:28    147s] 
[05/31 13:51:28    147s] {RT rc_slow 0 2 11  {8 0} 1}
[05/31 13:51:30    148s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:28 mem=4672.8M
[05/31 13:51:30    148s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:29 mem=4672.8M
[05/31 13:51:30    148s] Creating Lib Analyzer, finished. 
[05/31 13:52:02    148s] Info: final physical memory for 2 CRR processes is 1818.64MB.
[05/31 13:52:05    148s] Info: Summary of CRR changes:
[05/31 13:52:05    148s]       - Timing transform commits:       0
[05/31 13:52:05    148s] 
[05/31 13:52:05    148s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:35.0 real=  0:02:28)
[05/31 13:52:05    148s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:03.3 real=0:00:06.9)
[05/31 13:52:05    148s] 	OPT_RUNTIME:            reclaim (count =  4): (cpu=0:00:05.9 real=0:00:11.9)
[05/31 13:52:05    148s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:03.9 real=0:00:08.1)
[05/31 13:52:05    148s] 	OPT_RUNTIME:            rePlace (count =  2): (cpu=0:00:01.4 real=0:00:04.6)
[05/31 13:52:05    148s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:01.2 real=0:00:02.4)
[05/31 13:52:05    148s] Deleting Lib Analyzer.
[05/31 13:52:05    148s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/31 13:52:05    148s] clean pInstBBox. size 0
[05/31 13:52:05    148s] Cell adder LLGs are deleted
[05/31 13:52:05    148s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:52:05    148s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:52:05    148s] 
[05/31 13:52:05    148s] TimeStamp Deleting Cell Server Begin ...
[05/31 13:52:05    148s] 
[05/31 13:52:05    148s] TimeStamp Deleting Cell Server End ...
[05/31 13:52:05    148s] Disable CTE adjustment.
[05/31 13:52:05    148s] Disable Layer aware incrSKP.
[05/31 13:52:05    148s] Info: pop threads available for lower-level modules during optimization.
[05/31 13:52:05    148s] #optDebug: fT-D <X 1 0 0 0>
[05/31 13:52:05    148s] VSMManager cleared!
[05/31 13:52:05    148s] **place_opt_design ... cpu = 0:00:39, real = 0:02:12, mem = 4573.8M **
[05/31 13:52:05    148s] *** Finished GigaPlace ***
[05/31 13:52:05    148s] 
[05/31 13:52:05    148s] *** Summary of all messages that are not suppressed in this session:
[05/31 13:52:05    148s] Severity  ID               Count  Summary                                  
[05/31 13:52:05    148s] WARNING   IMPOPT-7329          1  Skipping refinePlace due to user configu...
[05/31 13:52:05    148s] WARNING   NRIF-95              6  Option setNanoRouteMode -routeTopRouting...
[05/31 13:52:05    148s] *** Message Summary: 7 warning(s), 0 error(s)
[05/31 13:52:05    148s] 
[05/31 13:52:05    148s] *** place_opt_design #1 [finish] () : cpu/real = 0:00:39.5/0:02:12.7 (0.3), totSession cpu/real = 0:02:28.8/0:04:20.1 (0.6), mem = 4573.8M
[05/31 13:52:05    148s] 
[05/31 13:52:05    148s] =============================================================================================
[05/31 13:52:05    148s]  Final TAT Report : place_opt_design #1                                         23.10-p003_1
[05/31 13:52:05    148s] =============================================================================================
[05/31 13:52:05    148s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/31 13:52:05    148s] ---------------------------------------------------------------------------------------------
[05/31 13:52:05    148s] [ InitOpt                ]      1   0:00:26.1  (  19.7 % )     0:00:27.5 /  0:00:06.7    0.2
[05/31 13:52:05    148s] [ GlobalOpt              ]      1   0:00:07.4  (   5.6 % )     0:00:07.4 /  0:00:03.7    0.5
[05/31 13:52:05    148s] [ DrvOpt                 ]      2   0:00:04.1  (   3.1 % )     0:00:04.1 /  0:00:02.0    0.5
[05/31 13:52:05    148s] [ SimplifyNetlist        ]      1   0:00:06.2  (   4.6 % )     0:00:06.2 /  0:00:03.0    0.5
[05/31 13:52:05    148s] [ SkewPreCTSReport       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:52:05    148s] [ AreaOpt                ]      6   0:00:09.5  (   7.1 % )     0:00:10.2 /  0:00:05.1    0.5
[05/31 13:52:05    148s] [ ViewPruning            ]     10   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.0    0.3
[05/31 13:52:05    148s] [ OptSummaryReport       ]      2   0:00:00.6  (   0.5 % )     0:00:08.5 /  0:00:00.6    0.1
[05/31 13:52:05    148s] [ MetricReport           ]     14   0:00:07.0  (   5.3 % )     0:00:07.0 /  0:00:01.9    0.3
[05/31 13:52:05    148s] [ DrvReport              ]      2   0:00:07.1  (   5.3 % )     0:00:07.1 /  0:00:00.0    0.0
[05/31 13:52:05    148s] [ SlackTraversorInit     ]      7   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:52:05    148s] [ CellServerInit         ]      7   0:00:00.6  (   0.4 % )     0:00:00.6 /  0:00:00.3    0.5
[05/31 13:52:05    148s] [ LibAnalyzerInit        ]      1   0:00:03.6  (   2.7 % )     0:00:03.6 /  0:00:01.9    0.5
[05/31 13:52:05    148s] [ PowerInterfaceInit     ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:52:05    148s] [ PlacerInterfaceInit    ]      6   0:00:00.0  (   0.0 % )     0:00:02.0 /  0:00:00.9    0.5
[05/31 13:52:05    148s] [ ReportTranViolation    ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:52:05    148s] [ ReportCapViolation     ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:52:05    148s] [ GlobalPlace            ]      1   0:00:09.8  (   7.4 % )     0:00:09.8 /  0:00:08.8    0.9
[05/31 13:52:05    148s] [ IncrReplace            ]      2   0:00:04.3  (   3.3 % )     0:00:08.1 /  0:00:02.3    0.3
[05/31 13:52:05    148s] [ RefinePlace            ]      5   0:00:00.8  (   0.6 % )     0:00:00.8 /  0:00:00.5    0.6
[05/31 13:52:05    148s] [ DetailPlaceInit        ]      9   0:00:02.8  (   2.1 % )     0:00:02.8 /  0:00:01.5    0.5
[05/31 13:52:05    148s] [ EarlyGlobalRoute       ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.0    0.4
[05/31 13:52:05    148s] [ ExtractRC              ]      4   0:00:00.3  (   0.2 % )     0:00:00.3 /  0:00:00.1    0.4
[05/31 13:52:05    148s] [ UpdateTimingGraph      ]      8   0:00:01.9  (   1.4 % )     0:00:02.6 /  0:00:01.2    0.5
[05/31 13:52:05    148s] [ FullDelayCalc          ]      4   0:00:00.7  (   0.5 % )     0:00:00.7 /  0:00:00.2    0.3
[05/31 13:52:05    148s] [ TimingUpdate           ]     47   0:00:00.2  (   0.2 % )     0:00:00.2 /  0:00:00.1    0.3
[05/31 13:52:05    148s] [ TimingReport           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.3
[05/31 13:52:05    148s] [ GenerateReports        ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.0    0.1
[05/31 13:52:05    148s] [ IncrTimingUpdate       ]      7   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:52:05    148s] [ MISC                   ]          0:00:39.3  (  29.7 % )     0:00:39.3 /  0:00:02.1    0.1
[05/31 13:52:05    148s] ---------------------------------------------------------------------------------------------
[05/31 13:52:05    148s]  place_opt_design #1 TOTAL          0:02:12.7  ( 100.0 % )     0:02:12.7 /  0:00:39.5    0.3
[05/31 13:52:05    148s] ---------------------------------------------------------------------------------------------
[05/31 13:52:05    148s] 
[05/31 13:52:05    148s] #% End place_opt_design (date=05/31 13:52:05, total cpu=0:00:39.5, real=0:02:12, peak res=4080.2M, current mem=3958.9M)
[05/31 13:52:05    148s] <CMD> setNanoRouteMode -routeWithTimingDriven true
[05/31 13:52:05    148s] <CMD> setNanoRouteMode -routeWithSiDriven true
[05/31 13:52:05    148s] <CMD> setNanoRouteMode -drouteFixAntenna true
[05/31 13:52:05    148s] <CMD> setNanoRouteMode -routeInsertAntennaDiode false
[05/31 13:52:05    148s] <CMD> setNanoRouteMode -drouteUseMultiCutViaEffort medium
[05/31 13:52:05    148s] <CMD> setNanoRouteMode -route_detail_end_iteration 30
[05/31 13:52:05    148s] <CMD> setNanoRouteMode -route_detail_search_and_repair true
[05/31 13:52:05    148s] <CMD> setNanoRouteMode -route_detail_post_route_spread_wire true
[05/31 13:52:05    148s] <CMD> setAnalysisMode -analysisType onChipVariation -cppr both
[05/31 13:52:05    148s] <CMD> routeDesign
[05/31 13:52:05    148s] #% Begin routeDesign (date=05/31 13:52:05, mem=3911.4M)
[05/31 13:52:05    148s] ### Time Record (routeDesign) is installed.
[05/31 13:52:05    148s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3911.37 (MB), peak = 4080.25 (MB)
[05/31 13:52:05    148s] AAE_INFO: Pre Route call back at the beginning of routeDesign
[05/31 13:52:05    148s] #**INFO: setDesignMode -flowEffort extreme
[05/31 13:52:05    148s] #**INFO: setDesignMode -powerEffort none
[05/31 13:52:05    148s] **INFO: User settings:
[05/31 13:52:05    148s] setNanoRouteMode -route_detail_end_iteration                   30
[05/31 13:52:05    148s] setNanoRouteMode -route_detail_fix_antenna                     true
[05/31 13:52:05    148s] setNanoRouteMode -route_detail_post_route_spread_wire          true
[05/31 13:52:05    148s] setNanoRouteMode -route_detail_search_and_repair               true
[05/31 13:52:05    148s] setNanoRouteMode -route_detail_use_multi_cut_via_effort        medium
[05/31 13:52:05    148s] setNanoRouteMode -route_route_side                             front
[05/31 13:52:05    148s] setNanoRouteMode -route_extract_third_party_compatible         false
[05/31 13:52:05    148s] setNanoRouteMode -route_global_exp_timing_driven_std_delay     6.1
[05/31 13:52:05    148s] setNanoRouteMode -route_antenna_diode_insertion                false
[05/31 13:52:05    148s] setNanoRouteMode -route_with_si_driven                         true
[05/31 13:52:05    148s] setNanoRouteMode -route_with_timing_driven                     true
[05/31 13:52:05    148s] setDesignMode -congEffort                                      high
[05/31 13:52:05    148s] setDesignMode -flowEffort                                      extreme
[05/31 13:52:05    148s] setDesignMode -process                                         22
[05/31 13:52:05    148s] setExtractRCMode -coupling_c_th                                0.1
[05/31 13:52:05    148s] setExtractRCMode -engine                                       preRoute
[05/31 13:52:05    148s] setExtractRCMode -relative_c_th                                1
[05/31 13:52:05    148s] setExtractRCMode -total_c_th                                   0
[05/31 13:52:05    148s] setDelayCalMode -enable_high_fanout                            true
[05/31 13:52:05    148s] setDelayCalMode -eng_enablePrePlacedFlow                       false
[05/31 13:52:05    148s] setDelayCalMode -engine                                        aae
[05/31 13:52:05    148s] setDelayCalMode -ignoreNetLoad                                 false
[05/31 13:52:05    148s] setDelayCalMode -socv_accuracy_mode                            low
[05/31 13:52:05    148s] setOptMode -opt_view_pruning_hold_views_active_list            { view_fast_mission }
[05/31 13:52:05    148s] setOptMode -opt_view_pruning_setup_views_active_list           { view_slow_mission }
[05/31 13:52:05    148s] setOptMode -opt_view_pruning_setup_views_persistent_list       { view_slow_mission}
[05/31 13:52:05    148s] setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list  { view_slow_mission}
[05/31 13:52:05    148s] setOptMode -opt_drv_margin                                     0
[05/31 13:52:05    148s] setOptMode -opt_exp_buffer_drv1_2d_congestion_aware            true
[05/31 13:52:05    148s] setOptMode -opt_exp_buffer_congestion_aware_extreme            true
[05/31 13:52:05    148s] setOptMode -opt_exp_flow_effort_extreme                        true
[05/31 13:52:05    148s] setOptMode -opt_drv                                            true
[05/31 13:52:05    148s] setOptMode -opt_resize_flip_flops                              true
[05/31 13:52:05    148s] setOptMode -opt_area_recovery                                  true
[05/31 13:52:05    148s] setOptMode -opt_setup_target_slack                             0
[05/31 13:52:05    148s] setSIMode -separate_delta_delay_on_data                        true
[05/31 13:52:05    148s] setPlaceMode -place_detail_check_route                         true
[05/31 13:52:05    148s] setPlaceMode -place_detail_dpt_flow                            true
[05/31 13:52:05    148s] setPlaceMode -place_global_clock_power_driven                  true
[05/31 13:52:05    148s] setPlaceMode -place_global_clock_power_driven_effort           high
[05/31 13:52:05    148s] setPlaceMode -place_global_cong_effort                         high
[05/31 13:52:05    148s] setPlaceMode -place_global_place_io_pins                       true
[05/31 13:52:05    148s] 
[05/31 13:52:05    148s] #**INFO: auto set of routeWithOpt (trackOpt) to true
[05/31 13:52:05    148s] #**INFO: auto set of timing-driven effort to medium
[05/31 13:52:05    148s] #**INFO: multi-cut via swapping will be performed after routing.
[05/31 13:52:05    148s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[05/31 13:52:05    148s] OPERPROF: Starting checkPlace at level 1, MEM:4229.3M, EPOCH TIME: 1748713925.953679
[05/31 13:52:05    148s] Processing tracks to init pin-track alignment.
[05/31 13:52:05    148s] z: 1, totalTracks: 1
[05/31 13:52:05    148s] z: 3, totalTracks: 1
[05/31 13:52:05    148s] z: 5, totalTracks: 1
[05/31 13:52:05    148s] z: 7, totalTracks: 1
[05/31 13:52:05    148s] #spOpts: N=22 dpt autoPA advPA mergeVia=T pinDensity cut2cut hrOri=1 hrSnap=1 
[05/31 13:52:05    148s] #spOpts: rpCkHalo=4 
[05/31 13:52:05    148s] Cell adder LLGs are deleted
[05/31 13:52:05    148s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:52:05    148s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:52:05    148s] # Building adder llgBox search-tree.
[05/31 13:52:05    148s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4229.3M, EPOCH TIME: 1748713925.960689
[05/31 13:52:05    148s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:52:05    148s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:52:05    148s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:4229.3M, EPOCH TIME: 1748713925.960994
[05/31 13:52:05    148s] Max number of tech site patterns supported in site array is 256.
[05/31 13:52:05    148s] Core basic site is GF22_DST
[05/31 13:52:05    148s] Processing tracks to init pin-track alignment.
[05/31 13:52:05    148s] z: 1, totalTracks: 1
[05/31 13:52:05    148s] z: 3, totalTracks: 1
[05/31 13:52:05    148s] z: 5, totalTracks: 1
[05/31 13:52:05    148s] z: 7, totalTracks: 1
[05/31 13:52:05    148s] # From Library, align V-Layer z-1 pins to tracks.
[05/31 13:52:05    148s] #   V-Align Layer name: <M1>.
[05/31 13:52:05    148s] # From Library, align H-Layer z-2 pins to tracks.
[05/31 13:52:05    148s] Found no cell that needs special alignment to tracks, so switching off the check.
[05/31 13:52:05    148s] After signature check, allow fast init is false, keep pre-filter is true.
[05/31 13:52:05    148s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/31 13:52:05    148s] SiteArray: non-trimmed site array dimensions = 9 x 43
[05/31 13:52:05    148s] SiteArray: use 12,288 bytes
[05/31 13:52:05    148s] SiteArray: current memory after site array memory allocation 4229.3M
[05/31 13:52:05    148s] SiteArray: FP blocked sites are writable
[05/31 13:52:05    148s] SiteArray: number of non floorplan blocked sites for llg default is 387
[05/31 13:52:05    148s] Atter site array init, number of instance map data is 0.
[05/31 13:52:05    148s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.001, REAL:0.001, MEM:4229.3M, EPOCH TIME: 1748713925.962167
[05/31 13:52:05    148s] 
[05/31 13:52:05    148s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 13:52:05    148s] 
[05/31 13:52:05    148s]  Skipping Pre_CCE_Colorizing (1369+2)!
[05/31 13:52:05    148s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.002, REAL:0.002, MEM:4229.3M, EPOCH TIME: 1748713925.962312
[05/31 13:52:05    148s] OPERPROF:   Starting Placement-Init-Reg-Wire-Search-Tree at level 2, MEM:4229.3M, EPOCH TIME: 1748713925.962364
[05/31 13:52:05    148s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[05/31 13:52:05    148s] OPERPROF:   Finished Placement-Init-Reg-Wire-Search-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4229.3M, EPOCH TIME: 1748713925.962428
[05/31 13:52:05    148s] Begin checking placement ... (start mem=4229.3M, init mem=4229.3M)
[05/31 13:52:05    148s] Begin checking exclusive groups violation ...
[05/31 13:52:05    148s] There are 0 groups to check, max #box is 0, total #box is 0
[05/31 13:52:05    148s] Finished checking exclusive groups violations. Found 0 Vio.
[05/31 13:52:05    148s] 
[05/31 13:52:05    148s] Running CheckPlace using 1 thread in normal mode...
[05/31 13:52:05    148s] 
[05/31 13:52:05    148s] ...checkPlace normal is done!
[05/31 13:52:05    148s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:4229.3M, EPOCH TIME: 1748713925.963142
[05/31 13:52:05    148s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:4229.3M, EPOCH TIME: 1748713925.963192
[05/31 13:52:05    148s] *info: Placed = 10            
[05/31 13:52:05    148s] *info: Unplaced = 0           
[05/31 13:52:05    148s] Placement Density:40.05%(9/24)
[05/31 13:52:05    148s] Placement Density (including fixed std cells):40.05%(9/24)
[05/31 13:52:05    148s] Cell adder LLGs are deleted
[05/31 13:52:05    148s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10).
[05/31 13:52:05    148s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:52:05    148s] # Resetting pin-track-align track data.
[05/31 13:52:05    148s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:52:05    148s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:52:05    148s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=4229.3M)
[05/31 13:52:05    148s] OPERPROF: Finished checkPlace at level 1, CPU:0.012, REAL:0.012, MEM:4229.3M, EPOCH TIME: 1748713925.965682
[05/31 13:52:05    148s] Turning off fast DC mode.
[05/31 13:52:05    148s] 
[05/31 13:52:05    148s] changeUseClockNetStatus Option :  -noFixedNetWires 
[05/31 13:52:05    148s] *** Changed status on (0) nets in Clock.
[05/31 13:52:05    148s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=4229.3M) ***
[05/31 13:52:05    148s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[05/31 13:52:05    148s] Type 'man IMPEXT-3493' for more detail.
[05/31 13:52:06    149s] % Begin globalRoute (date=05/31 13:52:05, mem=3912.2M)
[05/31 13:52:06    149s] 
[05/31 13:52:06    149s] globalRoute
[05/31 13:52:06    149s] 
[05/31 13:52:06    149s] #Start globalRoute on Sat May 31 13:52:06 2025
[05/31 13:52:06    149s] #
[05/31 13:52:06    149s] ### Time Record (globalRoute) is installed.
[05/31 13:52:06    149s] ### Time Record (Pre Callback) is installed.
[05/31 13:52:06    149s] ### Time Record (Pre Callback) is uninstalled.
[05/31 13:52:06    149s] ### Time Record (DB Import) is installed.
[05/31 13:52:06    149s] ### Time Record (Timing Data Generation) is installed.
[05/31 13:52:06    149s] #Generating timing data, please wait...
[05/31 13:52:06    149s] #36 total nets, 36 already routed, 36 will ignore in trialRoute
[05/31 13:52:06    149s] ### run_trial_route starts on Sat May 31 13:52:06 2025 with memory = 3912.95 (MB), peak = 4080.25 (MB)
[05/31 13:52:06    149s] ### run_trial_route cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.0 GB
[05/31 13:52:06    149s] ### dump_timing_file starts on Sat May 31 13:52:06 2025 with memory = 3912.77 (MB), peak = 4080.25 (MB)
[05/31 13:52:06    149s] ### extractRC starts on Sat May 31 13:52:06 2025 with memory = 3912.77 (MB), peak = 4080.25 (MB)
[05/31 13:52:06    149s] {RT rc_slow 0 2 11  {8 0} 1}
[05/31 13:52:06    149s] ### extractRC cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.0 GB
[05/31 13:52:06    149s] ### List of enabled active setup view(s) before pruning:
[05/31 13:52:06    149s] ###     view_slow_mission (ID=0)
[05/31 13:52:06    149s] ### Total 1 view(s).
[05/31 13:52:06    149s] ### Only one setup view is available. No pruning.
[05/31 13:52:06    149s] ### 0 out of 1 active view(s) are pruned
[05/31 13:52:06    149s] #View pruning: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3912.99 (MB), peak = 4080.25 (MB)
[05/31 13:52:06    149s] ### generate_preroute_timing_data starts on Sat May 31 13:52:06 2025 with memory = 3912.99 (MB), peak = 4080.25 (MB)
[05/31 13:52:06    149s] #Reporting timing...
[05/31 13:52:06    149s] ### report_timing starts on Sat May 31 13:52:06 2025 with memory = 3912.99 (MB), peak = 4080.25 (MB)
[05/31 13:52:06    149s] ### report_timing cpu:00:00:01, real:00:00:01, mem:3.9 GB, peak:4.0 GB
[05/31 13:52:06    149s] 
[05/31 13:52:06    149s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/31 13:52:07    150s] TLC MultiMap info (StdDelay):
[05/31 13:52:07    150s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[05/31 13:52:07    150s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[05/31 13:52:07    150s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[05/31 13:52:07    150s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[05/31 13:52:07    150s]  Setting StdDelay to: 6.1ps
[05/31 13:52:07    150s] 
[05/31 13:52:07    150s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/31 13:52:07    150s] #Normalized TNS: 0.000 -> 0.000, r2r 0.000 -> 0.000, unit 1000.000, clk period 100.000 (ns)
[05/31 13:52:07    150s] #Stage 1: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3948.74 (MB), peak = 4097.88 (MB)
[05/31 13:52:07    150s] #Library Standard Delay: 6.10ps
[05/31 13:52:07    150s] #Slack threshold: 12.20ps
[05/31 13:52:07    150s] ### generate_net_cdm_timing starts on Sat May 31 13:52:07 2025 with memory = 3948.74 (MB), peak = 4097.88 (MB)
[05/31 13:52:07    150s] ### generate_net_cdm_timing cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.0 GB
[05/31 13:52:07    150s] #*** Analyzed 0 timing critical paths, and collected 0.
[05/31 13:52:07    150s] #Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3948.86 (MB), peak = 4097.88 (MB)
[05/31 13:52:07    150s] {RT rc_slow 0 2 11  {8 0} 1}
[05/31 13:52:08    151s] #Stage 3: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3954.54 (MB), peak = 4097.88 (MB)
[05/31 13:52:08    151s] #Default setup view is reset to view_slow_mission.
[05/31 13:52:08    151s] #Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3954.54 (MB), peak = 4097.88 (MB)
[05/31 13:52:08    151s] ### generate_preroute_timing_data cpu:00:00:03, real:00:00:03, mem:3.9 GB, peak:4.0 GB
[05/31 13:52:08    151s] #Current view: view_slow_mission 
[05/31 13:52:08    151s] #Current enabled view: view_slow_mission 
[05/31 13:52:08    151s] #Generating timing data took: cpu time = 00:00:03, elapsed time = 00:00:03, memory = 3954.54 (MB), peak = 4097.88 (MB)
[05/31 13:52:08    151s] ### dump_timing_file cpu:00:00:03, real:00:00:03, mem:3.9 GB, peak:4.0 GB
[05/31 13:52:08    151s] #Done generating timing data.
[05/31 13:52:08    151s] ### Time Record (Timing Data Generation) is uninstalled.
[05/31 13:52:08    151s] ### Add 31 auto generated vias to default rule
[05/31 13:52:08    151s] ### info: trigger full reload of library data.
[05/31 13:52:08    151s] ### Add 137 auto generated vias to default rule
[05/31 13:52:09    152s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the congestion map.
[05/31 13:52:09    152s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U9 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 13:52:09    152s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U9 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 13:52:09    152s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U8 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 13:52:09    152s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U8 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 13:52:09    152s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 13:52:09    152s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 13:52:09    152s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 13:52:09    152s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 13:52:09    152s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 13:52:09    152s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 13:52:09    152s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 13:52:09    152s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 13:52:09    152s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 13:52:09    152s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 13:52:09    152s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 13:52:09    152s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 13:52:09    152s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance U2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 13:52:09    152s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance U2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 13:52:09    152s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance U3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 13:52:09    152s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance U3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 13:52:09    152s] ### Net info: total nets: 40
[05/31 13:52:09    152s] ### Net info: dirty nets: 0
[05/31 13:52:09    152s] ### Net info: marked as disconnected nets: 0
[05/31 13:52:09    152s] ### Net info: fully routed nets: 0
[05/31 13:52:09    152s] ### Net info: trivial (< 2 pins) nets: 4
[05/31 13:52:09    152s] ### Net info: unrouted nets: 36
[05/31 13:52:09    152s] ### Net info: re-extraction nets: 0
[05/31 13:52:09    152s] ### Net info: ignored nets: 0
[05/31 13:52:09    152s] ### Net info: skip routing nets: 0
[05/31 13:52:09    152s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 13:52:09    152s] ### import design signature (4): route=1224426920 fixed_route=1224426920 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=612324434 dirty_area=0 del_dirty_area=0 cell=825922003 placement=2054703852 pin_access=1 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1 timing=1224426920 sns=1224426920
[05/31 13:52:09    152s] ### Time Record (DB Import) is uninstalled.
[05/31 13:52:09    152s] #NanoRoute Version 23.10-p003_1 NR240109-1512/23_10-UB
[05/31 13:52:09    152s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 13:52:09    152s] ### Time Record (Data Preparation) is installed.
[05/31 13:52:09    152s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 13:52:09    152s] ### Time Record (Data Preparation) is uninstalled.
[05/31 13:52:09    152s] ### Time Record (Global Routing) is installed.
[05/31 13:52:09    152s] ### Time Record (Global Routing) is uninstalled.
[05/31 13:52:09    152s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 13:52:09    152s] ### Time Record (Data Preparation) is installed.
[05/31 13:52:09    152s] #Start routing data preparation on Sat May 31 13:52:09 2025
[05/31 13:52:09    152s] #
[05/31 13:52:09    152s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 13:52:09    152s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 13:52:10    153s] ### Time Record (Cell Pin Access) is installed.
[05/31 13:52:10    153s] #Rebuild pin access data for design.
[05/31 13:52:10    153s] #Initial pin access analysis.
[05/31 13:52:12    155s] #Detail pin access analysis.
[05/31 13:52:13    156s] ### Time Record (Cell Pin Access) is uninstalled.
[05/31 13:52:13    156s] # M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
[05/31 13:52:13    156s] # M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
[05/31 13:52:13    156s] # C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/31 13:52:13    156s] # C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/31 13:52:13    156s] # C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/31 13:52:13    156s] # C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/31 13:52:13    156s] # C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/31 13:52:13    156s] # JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
[05/31 13:52:13    156s] # QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/31 13:52:13    156s] # QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/31 13:52:13    156s] # LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
[05/31 13:52:13    156s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[05/31 13:52:13    156s] #Bottom routing layer index=1(M1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
[05/31 13:52:13    156s] #shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
[05/31 13:52:13    156s] #pin_access_rlayer=3(C1)
[05/31 13:52:13    156s] #shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=1
[05/31 13:52:13    156s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[05/31 13:52:13    156s] #enable_dpt_layer_shield=F
[05/31 13:52:13    156s] #has_line_end_grid=F
[05/31 13:52:13    156s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3935.93 (MB), peak = 4097.88 (MB)
[05/31 13:52:13    156s] #Regenerating Ggrids automatically.
[05/31 13:52:13    156s] #Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
[05/31 13:52:13    156s] #Using automatically generated G-grids.
[05/31 13:52:14    157s] #Done routing data preparation.
[05/31 13:52:14    157s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 3940.89 (MB), peak = 4097.88 (MB)
[05/31 13:52:14    157s] ### Time Record (Data Preparation) is uninstalled.
[05/31 13:52:14    157s] #Start instance access analysis using 1 thread...
[05/31 13:52:14    157s] #Set layer M1 to be advanced pin access layer.
[05/31 13:52:14    157s] ### Time Record (Instance Pin Access) is installed.
[05/31 13:52:14    157s] #0 instance pins are hard to access
[05/31 13:52:14    157s] #Instance access analysis statistics:
[05/31 13:52:14    157s] #Cpu time = 00:00:00
[05/31 13:52:14    157s] #Elapsed time = 00:00:00
[05/31 13:52:14    157s] #Increased memory = 0.06 (MB)
[05/31 13:52:14    157s] #Total memory = 3940.95 (MB)
[05/31 13:52:14    157s] #Peak memory = 4097.88 (MB)
[05/31 13:52:14    157s] ### Time Record (Instance Pin Access) is uninstalled.
[05/31 13:52:14    157s] #
[05/31 13:52:14    157s] #Summary of active signal nets routing constraints set by OPT:
[05/31 13:52:14    157s] #	preferred routing layers      : 0
[05/31 13:52:14    157s] #	preferred routing layer effort: 0
[05/31 13:52:14    157s] #	preferred extra space         : 0
[05/31 13:52:14    157s] #	preferred multi-cut via       : 0
[05/31 13:52:14    157s] #	avoid detour                  : 0
[05/31 13:52:14    157s] #	expansion ratio               : 0
[05/31 13:52:14    157s] #	net priority                  : 0
[05/31 13:52:14    157s] #	s2s control                   : 0
[05/31 13:52:14    157s] #	avoid chaining                : 0
[05/31 13:52:14    157s] #	inst-based stacking via       : 0
[05/31 13:52:14    157s] #
[05/31 13:52:14    157s] #Summary of active signal nets routing constraints set by USER:
[05/31 13:52:14    157s] #	preferred routing layers      : 0
[05/31 13:52:14    157s] #	preferred routing layer effort     : 0
[05/31 13:52:14    157s] #	preferred extra space              : 0
[05/31 13:52:14    157s] #	preferred multi-cut via            : 0
[05/31 13:52:14    157s] #	avoid detour                       : 0
[05/31 13:52:14    157s] #	net weight                         : 0
[05/31 13:52:14    157s] #	avoid chaining                     : 0
[05/31 13:52:14    157s] #	cell-based stacking via (required) : 0
[05/31 13:52:14    157s] #	cell-based stacking via (optional) : 0
[05/31 13:52:14    157s] #
[05/31 13:52:14    157s] #Start timing driven prevention iteration...
[05/31 13:52:14    157s] ### td_prevention_read_timing_data starts on Sat May 31 13:52:14 2025 with memory = 3940.95 (MB), peak = 4097.88 (MB)
[05/31 13:52:14    157s] ### td_prevention_read_timing_data cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.0 GB
[05/31 13:52:14    157s] #Setup timing driven global route constraints on 0 nets
[05/31 13:52:14    157s] #
[05/31 13:52:14    157s] #----------------------------------------------------
[05/31 13:52:14    157s] # Summary of active signal nets routing constraints
[05/31 13:52:14    157s] #+--------------------------+-----------+
[05/31 13:52:14    157s] #+--------------------------+-----------+
[05/31 13:52:14    157s] #
[05/31 13:52:14    157s] #----------------------------------------------------
[05/31 13:52:14    157s] #Skipped timing-driven prevention.
[05/31 13:52:14    157s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3940.95 (MB), peak = 4097.88 (MB)
[05/31 13:52:14    157s] #Total number of trivial nets (e.g. < 2 pins) = 4 (skipped).
[05/31 13:52:14    157s] #Total number of routable nets = 36.
[05/31 13:52:14    157s] #Total number of nets in the design = 40.
[05/31 13:52:14    157s] #36 routable nets do not have any wires.
[05/31 13:52:14    157s] #36 nets will be global routed.
[05/31 13:52:14    157s] ### Time Record (Data Preparation) is installed.
[05/31 13:52:14    157s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 13:52:14    157s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 13:52:14    157s] #
[05/31 13:52:14    157s] #Finished routing data preparation on Sat May 31 13:52:14 2025
[05/31 13:52:14    157s] #
[05/31 13:52:14    157s] #Cpu time = 00:00:00
[05/31 13:52:14    157s] #Elapsed time = 00:00:00
[05/31 13:52:14    157s] #Increased memory = 0.00 (MB)
[05/31 13:52:14    157s] #Total memory = 3940.95 (MB)
[05/31 13:52:14    157s] #Peak memory = 4097.88 (MB)
[05/31 13:52:14    157s] #
[05/31 13:52:14    157s] ### Time Record (Data Preparation) is uninstalled.
[05/31 13:52:14    157s] ### Time Record (Global Routing) is installed.
[05/31 13:52:14    157s] #
[05/31 13:52:14    157s] #Start global routing on Sat May 31 13:52:14 2025
[05/31 13:52:14    157s] #
[05/31 13:52:14    157s] #
[05/31 13:52:14    157s] #Start global routing initialization on Sat May 31 13:52:14 2025
[05/31 13:52:14    157s] #
[05/31 13:52:14    157s] #Number of eco nets is 0
[05/31 13:52:14    157s] #
[05/31 13:52:14    157s] #Start global routing data preparation on Sat May 31 13:52:14 2025
[05/31 13:52:14    157s] #
[05/31 13:52:14    157s] ### build_merged_routing_blockage_rect_list starts on Sat May 31 13:52:14 2025 with memory = 3940.95 (MB), peak = 4097.88 (MB)
[05/31 13:52:14    157s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.0 GB
[05/31 13:52:14    157s] #Start routing resource analysis on Sat May 31 13:52:14 2025
[05/31 13:52:14    157s] #
[05/31 13:52:14    157s] ### init_is_bin_blocked starts on Sat May 31 13:52:14 2025 with memory = 3940.95 (MB), peak = 4097.88 (MB)
[05/31 13:52:14    157s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.0 GB
[05/31 13:52:14    157s] ### PDHT_Row_Thread::compute_flow_cap starts on Sat May 31 13:52:14 2025 with memory = 3941.32 (MB), peak = 4097.88 (MB)
[05/31 13:52:14    157s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.0 GB
[05/31 13:52:14    157s] ### adjust_flow_cap starts on Sat May 31 13:52:14 2025 with memory = 3941.32 (MB), peak = 4097.88 (MB)
[05/31 13:52:14    157s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.0 GB
[05/31 13:52:14    157s] ### adjust_flow_per_partial_route_obs starts on Sat May 31 13:52:14 2025 with memory = 3941.32 (MB), peak = 4097.88 (MB)
[05/31 13:52:14    157s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.0 GB
[05/31 13:52:14    157s] ### set_via_blocked starts on Sat May 31 13:52:14 2025 with memory = 3941.32 (MB), peak = 4097.88 (MB)
[05/31 13:52:14    157s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.0 GB
[05/31 13:52:14    157s] ### copy_flow starts on Sat May 31 13:52:14 2025 with memory = 3941.32 (MB), peak = 4097.88 (MB)
[05/31 13:52:14    157s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.0 GB
[05/31 13:52:14    157s] #Routing resource analysis is done on Sat May 31 13:52:14 2025
[05/31 13:52:14    157s] #
[05/31 13:52:14    157s] ### report_flow_cap starts on Sat May 31 13:52:14 2025 with memory = 3941.32 (MB), peak = 4097.88 (MB)
[05/31 13:52:14    157s] #  Resource Analysis:
[05/31 13:52:14    157s] #
[05/31 13:52:14    157s] #               Routing  #Avail      #Track     #Total     %Gcell
[05/31 13:52:14    157s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[05/31 13:52:14    157s] #  --------------------------------------------------------------
[05/31 13:52:14    157s] #  M1             V          16          45          25    60.00%
[05/31 13:52:14    157s] #  M2             H          58          27          25     0.00%
[05/31 13:52:14    157s] #  C1             V          53          26          25     8.00%
[05/31 13:52:14    157s] #  C2             H          76           0          25     0.00%
[05/31 13:52:14    157s] #  C3             V          79           0          25     0.00%
[05/31 13:52:14    157s] #  C4             H          76           0          25     0.00%
[05/31 13:52:14    157s] #  C5             V          79           0          25     0.00%
[05/31 13:52:14    157s] #  JA             H           7           0          25     0.00%
[05/31 13:52:14    157s] #  QA             V           2           0          25    60.00%
[05/31 13:52:14    157s] #  QB             H           2           0          25    60.00%
[05/31 13:52:14    157s] #  LB             V           1           0          25    80.00%
[05/31 13:52:14    157s] #  --------------------------------------------------------------
[05/31 13:52:14    157s] #  Total                    449      12.53%         275    24.36%
[05/31 13:52:14    157s] #
[05/31 13:52:14    157s] #
[05/31 13:52:14    157s] #
[05/31 13:52:14    157s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.0 GB
[05/31 13:52:14    157s] ### analyze_m2_tracks starts on Sat May 31 13:52:14 2025 with memory = 3941.32 (MB), peak = 4097.88 (MB)
[05/31 13:52:14    157s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.0 GB
[05/31 13:52:14    157s] ### report_initial_resource starts on Sat May 31 13:52:14 2025 with memory = 3941.32 (MB), peak = 4097.88 (MB)
[05/31 13:52:14    157s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.0 GB
[05/31 13:52:14    157s] ### mark_pg_pins_accessibility starts on Sat May 31 13:52:14 2025 with memory = 3941.32 (MB), peak = 4097.88 (MB)
[05/31 13:52:14    157s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.0 GB
[05/31 13:52:14    157s] ### set_net_region starts on Sat May 31 13:52:14 2025 with memory = 3941.32 (MB), peak = 4097.88 (MB)
[05/31 13:52:14    157s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.0 GB
[05/31 13:52:14    157s] #
[05/31 13:52:14    157s] #Global routing data preparation is done on Sat May 31 13:52:14 2025
[05/31 13:52:14    157s] #
[05/31 13:52:14    157s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3941.32 (MB), peak = 4097.88 (MB)
[05/31 13:52:14    157s] #
[05/31 13:52:14    157s] ### prepare_level starts on Sat May 31 13:52:14 2025 with memory = 3941.32 (MB), peak = 4097.88 (MB)
[05/31 13:52:14    157s] ### init level 1 starts on Sat May 31 13:52:14 2025 with memory = 3941.32 (MB), peak = 4097.88 (MB)
[05/31 13:52:14    157s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.0 GB
[05/31 13:52:14    157s] ### Level 1 hgrid = 5 X 5
[05/31 13:52:14    157s] ### prepare_level_flow starts on Sat May 31 13:52:14 2025 with memory = 3941.32 (MB), peak = 4097.88 (MB)
[05/31 13:52:14    157s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.0 GB
[05/31 13:52:14    157s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.0 GB
[05/31 13:52:14    157s] #
[05/31 13:52:14    157s] #Global routing initialization is done on Sat May 31 13:52:14 2025
[05/31 13:52:14    157s] #
[05/31 13:52:14    157s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3941.32 (MB), peak = 4097.88 (MB)
[05/31 13:52:14    157s] #
[05/31 13:52:14    157s] #Skip 1/2 round for no nets in the round...
[05/31 13:52:14    157s] #Route nets in 2/2 round...
[05/31 13:52:14    157s] #start global routing iteration 1...
[05/31 13:52:14    157s] ### init_flow_edge starts on Sat May 31 13:52:14 2025 with memory = 3941.32 (MB), peak = 4097.88 (MB)
[05/31 13:52:14    157s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.0 GB
[05/31 13:52:14    157s] ### cal_flow starts on Sat May 31 13:52:14 2025 with memory = 3941.32 (MB), peak = 4097.88 (MB)
[05/31 13:52:14    157s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.0 GB
[05/31 13:52:14    157s] ### routing at level 1 (topmost level) iter 0
[05/31 13:52:14    157s] ### measure_qor starts on Sat May 31 13:52:14 2025 with memory = 3942.52 (MB), peak = 4097.88 (MB)
[05/31 13:52:14    157s] ### measure_congestion starts on Sat May 31 13:52:14 2025 with memory = 3942.52 (MB), peak = 4097.88 (MB)
[05/31 13:52:14    157s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.0 GB
[05/31 13:52:14    157s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.0 GB
[05/31 13:52:14    157s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3942.52 (MB), peak = 4097.88 (MB)
[05/31 13:52:14    157s] #
[05/31 13:52:14    157s] #start global routing iteration 2...
[05/31 13:52:14    157s] ### routing at level 1 (topmost level) iter 1
[05/31 13:52:14    157s] ### measure_qor starts on Sat May 31 13:52:14 2025 with memory = 3942.71 (MB), peak = 4097.88 (MB)
[05/31 13:52:14    157s] ### measure_congestion starts on Sat May 31 13:52:14 2025 with memory = 3942.71 (MB), peak = 4097.88 (MB)
[05/31 13:52:14    157s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.0 GB
[05/31 13:52:14    157s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.0 GB
[05/31 13:52:14    157s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3942.71 (MB), peak = 4097.88 (MB)
[05/31 13:52:14    157s] #
[05/31 13:52:14    157s] ### route_end starts on Sat May 31 13:52:14 2025 with memory = 3942.71 (MB), peak = 4097.88 (MB)
[05/31 13:52:14    157s] #
[05/31 13:52:14    157s] #Total number of trivial nets (e.g. < 2 pins) = 4 (skipped).
[05/31 13:52:14    157s] #Total number of routable nets = 36.
[05/31 13:52:14    157s] #Total number of nets in the design = 40.
[05/31 13:52:14    157s] #
[05/31 13:52:14    157s] #36 routable nets have routed wires.
[05/31 13:52:14    157s] #
[05/31 13:52:14    157s] #Routed nets constraints summary:
[05/31 13:52:14    157s] #-----------------------------
[05/31 13:52:14    157s] #        Rules   Unconstrained  
[05/31 13:52:14    157s] #-----------------------------
[05/31 13:52:14    157s] #      Default              36  
[05/31 13:52:14    157s] #-----------------------------
[05/31 13:52:14    157s] #        Total              36  
[05/31 13:52:14    157s] #-----------------------------
[05/31 13:52:14    157s] #
[05/31 13:52:14    157s] #Routing constraints summary of the whole design:
[05/31 13:52:14    157s] #-----------------------------
[05/31 13:52:14    157s] #        Rules   Unconstrained  
[05/31 13:52:14    157s] #-----------------------------
[05/31 13:52:14    157s] #      Default              36  
[05/31 13:52:14    157s] #-----------------------------
[05/31 13:52:14    157s] #        Total              36  
[05/31 13:52:14    157s] #-----------------------------
[05/31 13:52:14    157s] #
[05/31 13:52:14    157s] ### adjust_flow_per_partial_route_obs starts on Sat May 31 13:52:14 2025 with memory = 3942.71 (MB), peak = 4097.88 (MB)
[05/31 13:52:14    157s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.0 GB
[05/31 13:52:14    157s] ### cal_base_flow starts on Sat May 31 13:52:14 2025 with memory = 3942.71 (MB), peak = 4097.88 (MB)
[05/31 13:52:14    157s] ### init_flow_edge starts on Sat May 31 13:52:14 2025 with memory = 3942.71 (MB), peak = 4097.88 (MB)
[05/31 13:52:14    157s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.0 GB
[05/31 13:52:14    157s] ### cal_flow starts on Sat May 31 13:52:14 2025 with memory = 3942.71 (MB), peak = 4097.88 (MB)
[05/31 13:52:14    157s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.0 GB
[05/31 13:52:14    157s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.0 GB
[05/31 13:52:14    157s] ### report_overcon starts on Sat May 31 13:52:14 2025 with memory = 3942.71 (MB), peak = 4097.88 (MB)
[05/31 13:52:14    157s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 13:52:14    157s] #
[05/31 13:52:14    157s] #  Congestion Analysis: (blocked Gcells are excluded)
[05/31 13:52:14    157s] #
[05/31 13:52:14    157s] #                 OverCon          
[05/31 13:52:14    157s] #                  #Gcell    %Gcell
[05/31 13:52:14    157s] #     Layer           (1)   OverCon  Flow/Cap
[05/31 13:52:14    157s] #  ----------------------------------------------
[05/31 13:52:14    157s] #  M1            0(0.00%)   (0.00%)     0.60  
[05/31 13:52:14    157s] #  M2            0(0.00%)   (0.00%)     0.41  
[05/31 13:52:14    157s] #  C1            0(0.00%)   (0.00%)     0.41  
[05/31 13:52:14    157s] #  C2            0(0.00%)   (0.00%)     0.03  
[05/31 13:52:14    157s] #  C3            0(0.00%)   (0.00%)     0.01  
[05/31 13:52:14    157s] #  C4            0(0.00%)   (0.00%)     0.00  
[05/31 13:52:14    157s] #  C5            0(0.00%)   (0.00%)     0.00  
[05/31 13:52:14    157s] #  JA            0(0.00%)   (0.00%)     0.00  
[05/31 13:52:14    157s] #  QA            0(0.00%)   (0.00%)     0.00  
[05/31 13:52:14    157s] #  QB            0(0.00%)   (0.00%)     0.00  
[05/31 13:52:14    157s] #  LB            0(0.00%)   (0.00%)     0.00  
[05/31 13:52:14    157s] #  ----------------------------------------------
[05/31 13:52:14    157s] #     Total      0(0.00%)   (0.00%)
[05/31 13:52:14    157s] #
[05/31 13:52:14    157s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[05/31 13:52:14    157s] #  Overflow after GR: 0.00% H + 0.00% V
[05/31 13:52:14    157s] #
[05/31 13:52:14    157s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.0 GB
[05/31 13:52:14    157s] ### cal_base_flow starts on Sat May 31 13:52:14 2025 with memory = 3942.71 (MB), peak = 4097.88 (MB)
[05/31 13:52:14    157s] ### init_flow_edge starts on Sat May 31 13:52:14 2025 with memory = 3942.71 (MB), peak = 4097.88 (MB)
[05/31 13:52:14    157s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.0 GB
[05/31 13:52:14    157s] ### cal_flow starts on Sat May 31 13:52:14 2025 with memory = 3942.71 (MB), peak = 4097.88 (MB)
[05/31 13:52:14    157s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.0 GB
[05/31 13:52:14    157s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.0 GB
[05/31 13:52:14    157s] ### generate_cong_map_content starts on Sat May 31 13:52:14 2025 with memory = 3942.71 (MB), peak = 4097.88 (MB)
[05/31 13:52:14    157s] ### Sync with Inovus CongMap starts on Sat May 31 13:52:14 2025 with memory = 3942.71 (MB), peak = 4097.88 (MB)
[05/31 13:52:14    157s] #Hotspot report including placement blocked areas
[05/31 13:52:14    157s] OPERPROF: Starting HotSpotCal at level 1, MEM:4614.6M, EPOCH TIME: 1748713934.934722
[05/31 13:52:14    157s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[05/31 13:52:14    157s] [hotspot] |   layer    |  max hotspot  | total hotspot |            hotspot bbox             |
[05/31 13:52:14    157s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[05/31 13:52:14    157s] [hotspot] |   M1(V)    |          1.00 |          1.00 |     2.16     6.48     4.32     6.88 |
[05/31 13:52:14    157s] [hotspot] |   M2(H)    |          0.00 |          0.00 |   (none)                            |
[05/31 13:52:14    157s] [hotspot] |   C1(V)    |          0.00 |          0.00 |   (none)                            |
[05/31 13:52:14    157s] [hotspot] |   C2(H)    |          0.00 |          0.00 |   (none)                            |
[05/31 13:52:14    157s] [hotspot] |   C3(V)    |          0.00 |          0.00 |   (none)                            |
[05/31 13:52:14    157s] [hotspot] |   C4(H)    |          0.00 |          0.00 |   (none)                            |
[05/31 13:52:14    157s] [hotspot] |   C5(V)    |          0.00 |          0.00 |   (none)                            |
[05/31 13:52:14    157s] [hotspot] |   JA(H)    |          0.00 |          0.00 |   (none)                            |
[05/31 13:52:14    157s] [hotspot] |   QA(V)    |          0.00 |          0.00 |   (none)                            |
[05/31 13:52:14    157s] [hotspot] |   QB(H)    |          0.00 |          0.00 |   (none)                            |
[05/31 13:52:14    157s] [hotspot] |   LB(V)    |          0.00 |          0.00 |   (none)                            |
[05/31 13:52:14    157s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[05/31 13:52:14    157s] [hotspot] |   worst    | (M1)     1.00 | (M1)     1.00 |                                     |
[05/31 13:52:14    157s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[05/31 13:52:14    157s] [hotspot] | all layers |          0.00 |          0.00 |                                     |
[05/31 13:52:14    157s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[05/31 13:52:14    157s] Local HotSpot Analysis (blockage included) (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/31 13:52:14    157s] Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[05/31 13:52:14    157s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/31 13:52:14    157s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.001, REAL:0.001, MEM:4614.6M, EPOCH TIME: 1748713934.936219
[05/31 13:52:14    157s] ### Sync with Inovus CongMap cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.0 GB
[05/31 13:52:14    157s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.0 GB
[05/31 13:52:14    157s] ### update starts on Sat May 31 13:52:14 2025 with memory = 3942.77 (MB), peak = 4097.88 (MB)
[05/31 13:52:14    157s] #Complete Global Routing.
[05/31 13:52:14    157s] #Total wire length = 99 um.
[05/31 13:52:14    157s] #Total half perimeter of net bounding box = 126 um.
[05/31 13:52:14    157s] #Total wire length on LAYER M1 = 0 um.
[05/31 13:52:14    157s] #Total wire length on LAYER M2 = 58 um.
[05/31 13:52:14    157s] #Total wire length on LAYER C1 = 29 um.
[05/31 13:52:14    157s] #Total wire length on LAYER C2 = 10 um.
[05/31 13:52:14    157s] #Total wire length on LAYER C3 = 3 um.
[05/31 13:52:14    157s] #Total wire length on LAYER C4 = 0 um.
[05/31 13:52:14    157s] #Total wire length on LAYER C5 = 0 um.
[05/31 13:52:14    157s] #Total wire length on LAYER JA = 0 um.
[05/31 13:52:14    157s] #Total wire length on LAYER QA = 0 um.
[05/31 13:52:14    157s] #Total wire length on LAYER QB = 0 um.
[05/31 13:52:14    157s] #Total wire length on LAYER LB = 0 um.
[05/31 13:52:14    157s] #Total number of vias = 63
[05/31 13:52:14    157s] #Up-Via Summary (total 63):
[05/31 13:52:14    157s] #           
[05/31 13:52:14    157s] #-----------------------
[05/31 13:52:14    157s] # M1                  5
[05/31 13:52:14    157s] # M2                 47
[05/31 13:52:14    157s] # C1                  9
[05/31 13:52:14    157s] # C2                  2
[05/31 13:52:14    157s] #-----------------------
[05/31 13:52:14    157s] #                    63 
[05/31 13:52:14    157s] #
[05/31 13:52:14    157s] ### update cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.0 GB
[05/31 13:52:14    157s] ### report_overcon starts on Sat May 31 13:52:14 2025 with memory = 3942.77 (MB), peak = 4097.88 (MB)
[05/31 13:52:14    157s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.0 GB
[05/31 13:52:14    157s] ### report_overcon starts on Sat May 31 13:52:14 2025 with memory = 3942.77 (MB), peak = 4097.88 (MB)
[05/31 13:52:14    157s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 13:52:14    157s] #Max overcon = 0 track.
[05/31 13:52:14    157s] #Total overcon = 0.00%.
[05/31 13:52:14    157s] #Worst layer Gcell overcon rate = 0.00%.
[05/31 13:52:14    157s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.0 GB
[05/31 13:52:14    157s] ### route_end cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.0 GB
[05/31 13:52:14    157s] ### global_route design signature (7): route=1601223875 net_attr=1679437553
[05/31 13:52:14    157s] #
[05/31 13:52:14    157s] #Global routing statistics:
[05/31 13:52:14    157s] #Cpu time = 00:00:00
[05/31 13:52:14    157s] #Elapsed time = 00:00:00
[05/31 13:52:14    157s] #Increased memory = 1.82 (MB)
[05/31 13:52:14    157s] #Total memory = 3942.77 (MB)
[05/31 13:52:14    157s] #Peak memory = 4097.88 (MB)
[05/31 13:52:14    157s] #
[05/31 13:52:14    157s] #Finished global routing on Sat May 31 13:52:14 2025
[05/31 13:52:14    157s] #
[05/31 13:52:14    157s] #
[05/31 13:52:14    157s] ### Time Record (Global Routing) is uninstalled.
[05/31 13:52:14    157s] ### Time Record (Data Preparation) is installed.
[05/31 13:52:14    157s] ### Time Record (Data Preparation) is uninstalled.
[05/31 13:52:14    157s] ### track-assign external-init starts on Sat May 31 13:52:14 2025 with memory = 3942.77 (MB), peak = 4097.88 (MB)
[05/31 13:52:14    157s] ### Time Record (Track Assignment) is installed.
[05/31 13:52:14    157s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 13:52:14    157s] ### Time Record (Data Preparation) is installed.
[05/31 13:52:14    157s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 13:52:14    157s] ### Time Record (Data Preparation) is uninstalled.
[05/31 13:52:14    157s] ### Time Record (Track Assignment) is uninstalled.
[05/31 13:52:14    157s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.0 GB
[05/31 13:52:14    157s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3942.77 (MB), peak = 4097.88 (MB)
[05/31 13:52:14    157s] ### track-assign engine-init starts on Sat May 31 13:52:14 2025 with memory = 3942.77 (MB), peak = 4097.88 (MB)
[05/31 13:52:14    157s] ### Time Record (Track Assignment) is installed.
[05/31 13:52:14    157s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 13:52:14    157s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.0 GB
[05/31 13:52:14    157s] ### track-assign core-engine starts on Sat May 31 13:52:14 2025 with memory = 3942.77 (MB), peak = 4097.88 (MB)
[05/31 13:52:14    157s] #Start Track Assignment.
[05/31 13:52:14    157s] #Done with 34 horizontal wires in 1 hboxes and 21 vertical wires in 1 hboxes.
[05/31 13:52:14    157s] #Done with 6 horizontal wires in 1 hboxes and 2 vertical wires in 1 hboxes.
[05/31 13:52:14    157s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[05/31 13:52:14    157s] #
[05/31 13:52:14    157s] #Track assignment summary:
[05/31 13:52:14    157s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[05/31 13:52:14    157s] #------------------------------------------------------------------------
[05/31 13:52:14    157s] # M1             0.00 	  0.00%  	  0.00% 	  0.00%
[05/31 13:52:14    157s] # M2            52.12 	  0.42%  	  0.00% 	  0.26%
[05/31 13:52:14    157s] # C1            30.24 	  0.00%  	  0.00% 	  0.00%
[05/31 13:52:14    157s] # C2             9.30 	  0.00%  	  0.00% 	  0.00%
[05/31 13:52:14    157s] # C3             2.75 	  0.00%  	  0.00% 	  0.00%
[05/31 13:52:14    157s] # C4             0.00 	  0.00%  	  0.00% 	  0.00%
[05/31 13:52:14    157s] # C5             0.00 	  0.00%  	  0.00% 	  0.00%
[05/31 13:52:14    157s] # JA             0.00 	  0.00%  	  0.00% 	  0.00%
[05/31 13:52:14    157s] # QA             0.00 	  0.00%  	  0.00% 	  0.00%
[05/31 13:52:14    157s] # QB             0.00 	  0.00%  	  0.00% 	  0.00%
[05/31 13:52:14    157s] # LB             0.00 	  0.00%  	  0.00% 	  0.00%
[05/31 13:52:14    157s] #------------------------------------------------------------------------
[05/31 13:52:14    157s] # All          94.42  	  0.23% 	  0.00% 	  0.00%
[05/31 13:52:14    157s] #Complete Track Assignment.
[05/31 13:52:14    157s] #Total wire length = 92 um.
[05/31 13:52:14    157s] #Total half perimeter of net bounding box = 126 um.
[05/31 13:52:14    157s] #Total wire length on LAYER M1 = 0 um.
[05/31 13:52:14    157s] #Total wire length on LAYER M2 = 51 um.
[05/31 13:52:14    157s] #Total wire length on LAYER C1 = 29 um.
[05/31 13:52:14    157s] #Total wire length on LAYER C2 = 9 um.
[05/31 13:52:14    157s] #Total wire length on LAYER C3 = 3 um.
[05/31 13:52:14    157s] #Total wire length on LAYER C4 = 0 um.
[05/31 13:52:14    157s] #Total wire length on LAYER C5 = 0 um.
[05/31 13:52:14    157s] #Total wire length on LAYER JA = 0 um.
[05/31 13:52:14    157s] #Total wire length on LAYER QA = 0 um.
[05/31 13:52:14    157s] #Total wire length on LAYER QB = 0 um.
[05/31 13:52:14    157s] #Total wire length on LAYER LB = 0 um.
[05/31 13:52:14    157s] #Total number of vias = 63
[05/31 13:52:14    157s] #Up-Via Summary (total 63):
[05/31 13:52:14    157s] #           
[05/31 13:52:14    157s] #-----------------------
[05/31 13:52:14    157s] # M1                  5
[05/31 13:52:14    157s] # M2                 47
[05/31 13:52:14    157s] # C1                  9
[05/31 13:52:14    157s] # C2                  2
[05/31 13:52:14    157s] #-----------------------
[05/31 13:52:14    157s] #                    63 
[05/31 13:52:14    157s] #
[05/31 13:52:14    157s] ### track_assign design signature (10): route=402191416
[05/31 13:52:14    157s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.0 GB
[05/31 13:52:14    157s] ### Time Record (Track Assignment) is uninstalled.
[05/31 13:52:14    157s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3943.00 (MB), peak = 4097.88 (MB)
[05/31 13:52:14    157s] #
[05/31 13:52:14    157s] #Start post global route fixing for timing critical nets ...
[05/31 13:52:14    157s] #
[05/31 13:52:14    157s] ### update_timing_after_routing starts on Sat May 31 13:52:14 2025 with memory = 3943.00 (MB), peak = 4097.88 (MB)
[05/31 13:52:14    157s] ### Time Record (Timing Data Generation) is installed.
[05/31 13:52:14    157s] #* Updating design timing data...
[05/31 13:52:14    157s] #Extracting RC...
[05/31 13:52:14    157s] Un-suppress "**WARN ..." messages.
[05/31 13:52:14    157s] #
[05/31 13:52:14    157s] #Start tQuantus RC extraction...
[05/31 13:52:14    157s] #Finish check_net_pin_list step Enter extract_rc_after_routing
[05/31 13:52:14    157s] #Extract in track assign mode
[05/31 13:52:14    157s] #Start extraction data preparation
[05/31 13:52:14    157s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 13:52:14    157s] #Start building rc corner(s)...
[05/31 13:52:14    157s] #Number of RC Corner = 2
[05/31 13:52:14    157s] #Corner rc_fast /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile 25.000000 (real) 
[05/31 13:52:14    157s] #Corner rc_slow /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile 25.000000 (real) 
[05/31 13:52:15    158s] #(i=11, n=11 2000)
[05/31 13:52:15    158s] #M1 -> M1 (1)
[05/31 13:52:15    158s] #M2 -> M2 (2)
[05/31 13:52:15    158s] #C1 -> C1 (3)
[05/31 13:52:15    158s] #C2 -> C2 (4)
[05/31 13:52:15    158s] #C3 -> C3 (5)
[05/31 13:52:15    158s] #C4 -> C4 (6)
[05/31 13:52:15    158s] #C5 -> C5 (7)
[05/31 13:52:15    158s] #JA -> JA (8)
[05/31 13:52:15    158s] #QA -> QA (9)
[05/31 13:52:15    158s] #QB -> QB (10)
[05/31 13:52:15    158s] #LB -> LB (11)
[05/31 13:52:15    158s] #SADV_On
[05/31 13:52:15    158s] # Corner(s) : 
[05/31 13:52:15    158s] #rc_fast [25.00] 
[05/31 13:52:15    158s] #rc_slow [25.00]
[05/31 13:52:16    159s] # Corner id: 0
[05/31 13:52:16    159s] # Layout Scale: 1.000000
[05/31 13:52:16    159s] # Has Metal Fill model: yes
[05/31 13:52:16    159s] # Temperature was set
[05/31 13:52:16    159s] # Temperature : 25.000000
[05/31 13:52:16    159s] # Ref. Temp   : 25.000000
[05/31 13:52:16    159s] # Corner id: 1
[05/31 13:52:16    159s] # Layout Scale: 1.000000
[05/31 13:52:16    159s] # Has Metal Fill model: yes
[05/31 13:52:16    159s] # Temperature was set
[05/31 13:52:16    159s] # Temperature : 25.000000
[05/31 13:52:16    159s] # Ref. Temp   : 25.000000
[05/31 13:52:16    159s] #total pattern=286 [22, 2124]
[05/31 13:52:16    159s] #Generating the tQuantus model file automatically.
[05/31 13:52:16    159s] #num_tile=29070 avg_aspect_ratio=1.984855 
[05/31 13:52:16    159s] #Vertical num_row 61 per_row= 476 halo= 20000 
[05/31 13:52:16    159s] #hor_num_col = 179 final aspect_ratio= 0.635300
[05/31 13:52:39    181s] #Build RC corners: cpu time = 00:00:24, elapsed time = 00:00:24, memory = 4050.99 (MB), peak = 4219.41 (MB)
[05/31 13:52:41    184s] #Finish check_net_pin_list step Enter extract
[05/31 13:52:41    184s] #Start init net ripin tree building
[05/31 13:52:41    184s] #Finish init net ripin tree building
[05/31 13:52:41    184s] #Cpu time = 00:00:00
[05/31 13:52:41    184s] #Elapsed time = 00:00:00
[05/31 13:52:41    184s] #Increased memory = 0.00 (MB)
[05/31 13:52:41    184s] #Total memory = 4059.36 (MB)
[05/31 13:52:41    184s] #Peak memory = 4219.41 (MB)
[05/31 13:52:41    184s] #begin processing metal fill model file
[05/31 13:52:41    184s] #end processing metal fill model file
[05/31 13:52:41    184s] ### track-assign external-init starts on Sat May 31 13:52:41 2025 with memory = 4059.36 (MB), peak = 4219.41 (MB)
[05/31 13:52:41    184s] ### Time Record (Track Assignment) is installed.
[05/31 13:52:41    184s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 13:52:41    184s] ### Time Record (Data Preparation) is installed.
[05/31 13:52:41    184s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 13:52:41    184s] ### Time Record (Data Preparation) is uninstalled.
[05/31 13:52:41    184s] ### Time Record (Track Assignment) is uninstalled.
[05/31 13:52:41    184s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.1 GB
[05/31 13:52:41    184s] ### track-assign engine-init starts on Sat May 31 13:52:41 2025 with memory = 4059.43 (MB), peak = 4219.41 (MB)
[05/31 13:52:41    184s] ### Time Record (Track Assignment) is installed.
[05/31 13:52:41    184s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 13:52:41    184s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.1 GB
[05/31 13:52:41    184s] #
[05/31 13:52:41    184s] #Start Post Track Assignment Wire Spread.
[05/31 13:52:41    184s] #Done with 10 horizontal wires in 1 hboxes and 4 vertical wires in 1 hboxes.
[05/31 13:52:41    184s] #Complete Post Track Assignment Wire Spread.
[05/31 13:52:41    184s] #
[05/31 13:52:41    184s] ### Time Record (Track Assignment) is uninstalled.
[05/31 13:52:41    184s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 13:52:41    184s] #Length limit = 200 pitches
[05/31 13:52:41    184s] #opt mode = 2
[05/31 13:52:41    184s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 13:52:41    184s] ### Time Record (Data Preparation) is installed.
[05/31 13:52:41    184s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 13:52:41    184s] ### Time Record (Data Preparation) is uninstalled.
[05/31 13:52:41    184s] #Finish check_net_pin_list step Fix net pin list
[05/31 13:52:41    184s] #Start generate extraction boxes.
[05/31 13:52:41    184s] #
[05/31 13:52:41    184s] #Extract using 30 x 30 Hboxes
[05/31 13:52:41    184s] #2x2 initial hboxes
[05/31 13:52:41    184s] #Use area based hbox pruning.
[05/31 13:52:41    184s] #0/0 hboxes pruned.
[05/31 13:52:41    184s] #Complete generating extraction boxes.
[05/31 13:52:41    184s] #Start step Extraction
[05/31 13:52:41    184s] #Extract 1 hboxes with single thread on machine with  Xeon 2.40GHz 36608KB Cache 48CPU...
[05/31 13:52:41    184s] #Process 0 special clock nets for rc extraction
[05/31 13:52:41    184s] #Total 36 nets were built. 0 nodes added to break long wires. 0 net(s) have incomplete routes.
[05/31 13:52:41    184s] #Run Statistics for Extraction:
[05/31 13:52:41    184s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/31 13:52:41    184s] #   Increased memory =     0.27 (MB), total memory =  4059.74 (MB), peak memory =  4219.41 (MB)
[05/31 13:52:41    184s] #
[05/31 13:52:41    184s] #Scale RC for track assignment: res 1.000000; cap 1.000000; clk res 1.000000; clk cap 1.000000, xcap 1.000000
[05/31 13:52:41    184s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4059.74 (MB), peak = 4219.41 (MB)
[05/31 13:52:41    184s] #WARNING (EMS-27) Message (NRIF-95) has exceeded the current message display limit of 20.
[05/31 13:52:41    184s] #To increase the message display limit, refer to the product command reference manual.
[05/31 13:52:41    184s] #RC Statistics: 0 Res, 28 Ground Cap, 1 XCap (Edge to Edge)
[05/31 13:52:41    184s] #Register nets and terms for rcdb /tmp/innovus_temp_1000984_linrack12.bioeelocal_ssokolovskiy_5P1KWF/nr1000984_ybq4oV.rcdb.d
[05/31 13:52:41    184s] #Finish registering nets and terms for rcdb.
[05/31 13:52:41    184s] #Start writing RC data.
[05/31 13:52:41    184s] #Finish writing RC data
[05/31 13:52:41    184s] #Finish writing rcdb with 103 nodes, 67 edges, and 2 xcaps
[05/31 13:52:41    184s] #0 inserted nodes are removed
[05/31 13:52:41    184s] #Restored 0 tie nets, 0 tie snets, 0 partial nets
[05/31 13:52:41    184s] ### track-assign external-init starts on Sat May 31 13:52:41 2025 with memory = 4062.54 (MB), peak = 4219.41 (MB)
[05/31 13:52:41    184s] ### Time Record (Track Assignment) is installed.
[05/31 13:52:41    184s] ### Time Record (Data Preparation) is installed.
[05/31 13:52:41    184s] ### Time Record (Data Preparation) is uninstalled.
[05/31 13:52:41    184s] ### Time Record (Track Assignment) is uninstalled.
[05/31 13:52:41    184s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.1 GB
[05/31 13:52:41    184s] ### track-assign engine-init starts on Sat May 31 13:52:41 2025 with memory = 4059.91 (MB), peak = 4219.41 (MB)
[05/31 13:52:41    184s] ### Time Record (Track Assignment) is installed.
[05/31 13:52:41    184s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.1 GB
[05/31 13:52:41    184s] #Remove Post Track Assignment Wire Spread
[05/31 13:52:41    184s] ### Time Record (Track Assignment) is uninstalled.
[05/31 13:52:41    184s] Restoring parasitic data from file '/tmp/innovus_temp_1000984_linrack12.bioeelocal_ssokolovskiy_5P1KWF/nr1000984_ybq4oV.rcdb.d' ...
[05/31 13:52:41    184s] Opening parasitic data file '/tmp/innovus_temp_1000984_linrack12.bioeelocal_ssokolovskiy_5P1KWF/nr1000984_ybq4oV.rcdb.d' for reading (mem: 4734.082M)
[05/31 13:52:41    184s] Reading RCDB with compressed RC data.
[05/31 13:52:41    184s] Opening parasitic data file '/tmp/innovus_temp_1000984_linrack12.bioeelocal_ssokolovskiy_5P1KWF/nr1000984_ybq4oV.rcdb.d' for content verification (mem: 4734.082M)
[05/31 13:52:41    184s] Reading RCDB with compressed RC data.
[05/31 13:52:41    184s] Closing parasitic data file '/tmp/innovus_temp_1000984_linrack12.bioeelocal_ssokolovskiy_5P1KWF/nr1000984_ybq4oV.rcdb.d': 0 access done (mem: 4734.082M)
[05/31 13:52:41    184s] Closing parasitic data file '/tmp/innovus_temp_1000984_linrack12.bioeelocal_ssokolovskiy_5P1KWF/nr1000984_ybq4oV.rcdb.d': 0 access done (mem: 4734.082M)
[05/31 13:52:41    184s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 4734.082M)
[05/31 13:52:41    184s] Following multi-corner parasitics specified:
[05/31 13:52:41    184s] 	/tmp/innovus_temp_1000984_linrack12.bioeelocal_ssokolovskiy_5P1KWF/nr1000984_ybq4oV.rcdb.d (rcdb)
[05/31 13:52:41    184s] Opening parasitic data file '/tmp/innovus_temp_1000984_linrack12.bioeelocal_ssokolovskiy_5P1KWF/nr1000984_ybq4oV.rcdb.d' for reading (mem: 4734.082M)
[05/31 13:52:41    184s] Reading RCDB with compressed RC data.
[05/31 13:52:41    184s] 		Cell adder has rcdb /tmp/innovus_temp_1000984_linrack12.bioeelocal_ssokolovskiy_5P1KWF/nr1000984_ybq4oV.rcdb.d specified
[05/31 13:52:41    184s] Cell adder, hinst 
[05/31 13:52:41    184s] processing rcdb (/tmp/innovus_temp_1000984_linrack12.bioeelocal_ssokolovskiy_5P1KWF/nr1000984_ybq4oV.rcdb.d) for hinst (top) of cell (adder);
[05/31 13:52:41    184s] Closing parasitic data file '/tmp/innovus_temp_1000984_linrack12.bioeelocal_ssokolovskiy_5P1KWF/nr1000984_ybq4oV.rcdb.d': 0 access done (mem: 4734.082M)
[05/31 13:52:41    184s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=4734.082M)
[05/31 13:52:41    184s] Opening parasitic data file '/tmp/innovus_temp_1000984_linrack12.bioeelocal_ssokolovskiy_5P1KWF/adder_1000984_sn1GmR.rcdb.d/adder.rcdb.d' for reading (mem: 4734.082M)
[05/31 13:52:41    184s] Reading RCDB with compressed RC data.
[05/31 13:52:42    185s] Closing parasitic data file '/tmp/innovus_temp_1000984_linrack12.bioeelocal_ssokolovskiy_5P1KWF/adder_1000984_sn1GmR.rcdb.d/adder.rcdb.d': 0 access done (mem: 4734.082M)
[05/31 13:52:42    185s] Lumped Parasitic Loading Completed (total cpu=0:00:01.0, real=0:00:01.0, current mem=4734.082M)
[05/31 13:52:42    185s] Done read_parasitics... (cpu: 0:00:01.0 real: 0:00:01.0 mem: 4734.082M)
[05/31 13:52:42    185s] #
[05/31 13:52:42    185s] #Restore RCDB.
[05/31 13:52:42    185s] ### track-assign external-init starts on Sat May 31 13:52:42 2025 with memory = 4060.40 (MB), peak = 4219.41 (MB)
[05/31 13:52:42    185s] ### Time Record (Track Assignment) is installed.
[05/31 13:52:42    185s] ### Time Record (Data Preparation) is installed.
[05/31 13:52:42    185s] ### Time Record (Data Preparation) is uninstalled.
[05/31 13:52:42    185s] ### Time Record (Track Assignment) is uninstalled.
[05/31 13:52:42    185s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.1 GB
[05/31 13:52:42    185s] ### track-assign engine-init starts on Sat May 31 13:52:42 2025 with memory = 4060.40 (MB), peak = 4219.41 (MB)
[05/31 13:52:42    185s] ### Time Record (Track Assignment) is installed.
[05/31 13:52:42    185s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.1 GB
[05/31 13:52:42    185s] #Remove Post Track Assignment Wire Spread
[05/31 13:52:42    185s] ### Time Record (Track Assignment) is uninstalled.
[05/31 13:52:42    185s] #
[05/31 13:52:42    185s] #Complete tQuantus RC extraction.
[05/31 13:52:42    185s] #Cpu time = 00:00:27
[05/31 13:52:42    185s] #Elapsed time = 00:00:28
[05/31 13:52:42    185s] #Increased memory = 117.40 (MB)
[05/31 13:52:42    185s] #Total memory = 4060.40 (MB)
[05/31 13:52:42    185s] #Peak memory = 4219.41 (MB)
[05/31 13:52:42    185s] #
[05/31 13:52:42    185s] Un-suppress "**WARN ..." messages.
[05/31 13:52:42    185s] #RC Extraction Completed...
[05/31 13:52:42    185s] ### update_timing starts on Sat May 31 13:52:42 2025 with memory = 4060.40 (MB), peak = 4219.41 (MB)
[05/31 13:52:42    185s] AAE_INFO: switching setDelayCal -siAware from false to true ...
[05/31 13:52:42    185s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[05/31 13:52:42    185s] ### generate_postroute_timing_data starts on Sat May 31 13:52:42 2025 with memory = 4042.67 (MB), peak = 4219.41 (MB)
[05/31 13:52:42    185s] #Reporting timing...
[05/31 13:52:42    185s] ### report_timing starts on Sat May 31 13:52:42 2025 with memory = 4042.67 (MB), peak = 4219.41 (MB)
[05/31 13:52:44    187s] ### report_timing cpu:00:00:02, real:00:00:02, mem:4.0 GB, peak:4.1 GB
[05/31 13:52:44    187s] #Normalized TNS: 0.000 -> 0.000, r2r 0.000 -> 0.000, unit 1000.000, clk period 100.000 (ns)
[05/31 13:52:44    187s] #Stage 1: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 4086.85 (MB), peak = 4219.41 (MB)
[05/31 13:52:44    187s] #Library Standard Delay: 6.10ps
[05/31 13:52:44    187s] #Slack threshold: 0.00ps
[05/31 13:52:44    187s] ### generate_net_cdm_timing starts on Sat May 31 13:52:44 2025 with memory = 4086.85 (MB), peak = 4219.41 (MB)
[05/31 13:52:44    187s] ### generate_net_cdm_timing cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.1 GB
[05/31 13:52:44    187s] #*** Analyzed 0 timing critical paths, and collected 0.
[05/31 13:52:44    187s] #Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4086.85 (MB), peak = 4219.41 (MB)
[05/31 13:52:44    187s] #Stage 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4087.61 (MB), peak = 4219.41 (MB)
[05/31 13:52:44    187s] **WARN: (TCLCMD-1403):	'The -tcl_list output format of report_timing will not be supported in future releases of the software.   Path collections generated by 'report_timing -collection'  can be used instead for programmatic access to timing report data. The  report_timing -tcl_list will continue to work in this release - but, you should update your scripts to use path collections so that they are compatible with future releases.'
[05/31 13:52:44    187s] #Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4087.66 (MB), peak = 4219.41 (MB)
[05/31 13:52:44    187s] Un-suppress "**WARN ..." messages.
[05/31 13:52:44    187s] ### generate_postroute_timing_data cpu:00:00:02, real:00:00:02, mem:4.0 GB, peak:4.1 GB
[05/31 13:52:44    187s] #Number of victim nets: 0
[05/31 13:52:44    187s] #Number of aggressor nets: 0
[05/31 13:52:44    187s] #Number of weak nets: 0
[05/31 13:52:44    187s] #Number of critical nets: 0
[05/31 13:52:44    187s] #	level 1 [   0.0, -1000.0]: 0 nets
[05/31 13:52:44    187s] #	level 2 [   0.0, -1000.0]: 0 nets
[05/31 13:52:44    187s] #	level 3 [   0.0, -1000.0]: 0 nets
[05/31 13:52:44    187s] #Total number of nets: 36
[05/31 13:52:44    187s] ### update_timing cpu:00:00:02, real:00:00:02, mem:4.0 GB, peak:4.1 GB
[05/31 13:52:44    187s] ### Time Record (Timing Data Generation) is uninstalled.
[05/31 13:52:44    187s] ### update_timing_after_routing cpu:00:00:29, real:00:00:30, mem:4.0 GB, peak:4.1 GB
[05/31 13:52:44    187s] #Total number of significant detoured timing critical nets is 0
[05/31 13:52:44    187s] #Total number of selected detoured timing critical nets is 0
[05/31 13:52:44    187s] #
[05/31 13:52:44    187s] #----------------------------------------------------
[05/31 13:52:44    187s] # Summary of active signal nets routing constraints
[05/31 13:52:44    187s] #+--------------------------+-----------+
[05/31 13:52:44    187s] #+--------------------------+-----------+
[05/31 13:52:44    187s] #
[05/31 13:52:44    187s] #----------------------------------------------------
[05/31 13:52:44    187s] ### run_free_timing_graph starts on Sat May 31 13:52:44 2025 with memory = 4087.66 (MB), peak = 4219.41 (MB)
[05/31 13:52:44    187s] ### Time Record (Timing Data Generation) is installed.
[05/31 13:52:45    187s] ### Time Record (Timing Data Generation) is uninstalled.
[05/31 13:52:45    187s] ### run_free_timing_graph cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:4.1 GB
[05/31 13:52:45    187s] ### run_build_timing_graph starts on Sat May 31 13:52:45 2025 with memory = 3715.07 (MB), peak = 4219.41 (MB)
[05/31 13:52:45    187s] ### Time Record (Timing Data Generation) is installed.
[05/31 13:52:45    187s] Current (total cpu=0:03:08, real=0:05:02, peak res=4219.4M, current mem=4029.8M)
[05/31 13:52:45    187s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=4040.8M, current mem=4040.8M)
[05/31 13:52:45    187s] Current (total cpu=0:03:08, real=0:05:02, peak res=4219.4M, current mem=4040.8M)
[05/31 13:52:45    187s] ### Time Record (Timing Data Generation) is uninstalled.
[05/31 13:52:45    187s] ### run_build_timing_graph cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB
[05/31 13:52:45    187s] ### track-assign external-init starts on Sat May 31 13:52:45 2025 with memory = 4040.75 (MB), peak = 4219.41 (MB)
[05/31 13:52:45    187s] ### Time Record (Track Assignment) is installed.
[05/31 13:52:45    187s] ### Time Record (Data Preparation) is installed.
[05/31 13:52:45    187s] ### Time Record (Data Preparation) is uninstalled.
[05/31 13:52:45    187s] ### Time Record (Track Assignment) is uninstalled.
[05/31 13:52:45    187s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB
[05/31 13:52:45    187s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4040.75 (MB), peak = 4219.41 (MB)
[05/31 13:52:45    187s] #* Importing design timing data...
[05/31 13:52:45    187s] #Number of victim nets: 0
[05/31 13:52:45    187s] #Number of aggressor nets: 0
[05/31 13:52:45    187s] #Number of weak nets: 0
[05/31 13:52:45    187s] #Number of critical nets: 0
[05/31 13:52:45    187s] #	level 1 [   0.0, -1000.0]: 0 nets
[05/31 13:52:45    187s] #	level 2 [   0.0, -1000.0]: 0 nets
[05/31 13:52:45    187s] #	level 3 [   0.0, -1000.0]: 0 nets
[05/31 13:52:45    187s] #Total number of nets: 36
[05/31 13:52:45    187s] ### track-assign engine-init starts on Sat May 31 13:52:45 2025 with memory = 4040.75 (MB), peak = 4219.41 (MB)
[05/31 13:52:45    187s] ### Time Record (Track Assignment) is installed.
[05/31 13:52:45    187s] #
[05/31 13:52:45    187s] #timing driven effort level: 3
[05/31 13:52:45    187s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB
[05/31 13:52:45    187s] ### track-assign core-engine starts on Sat May 31 13:52:45 2025 with memory = 4040.75 (MB), peak = 4219.41 (MB)
[05/31 13:52:45    187s] #Start Track Assignment With Timing Driven.
[05/31 13:52:45    187s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[05/31 13:52:45    187s] #Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
[05/31 13:52:45    187s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[05/31 13:52:45    187s] #
[05/31 13:52:45    187s] #Track assignment summary:
[05/31 13:52:45    187s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[05/31 13:52:45    187s] #------------------------------------------------------------------------
[05/31 13:52:45    187s] # M1             0.00 	  0.00%  	  0.00% 	  0.00%
[05/31 13:52:45    187s] # M2            51.94 	  0.42%  	  0.00% 	  0.27%
[05/31 13:52:45    187s] # C1            30.16 	  0.00%  	  0.00% 	  0.00%
[05/31 13:52:45    187s] # C2             9.30 	  0.00%  	  0.00% 	  0.00%
[05/31 13:52:45    187s] # C3             2.75 	  0.00%  	  0.00% 	  0.00%
[05/31 13:52:45    187s] # C4             0.00 	  0.00%  	  0.00% 	  0.00%
[05/31 13:52:45    187s] # C5             0.00 	  0.00%  	  0.00% 	  0.00%
[05/31 13:52:45    187s] # JA             0.00 	  0.00%  	  0.00% 	  0.00%
[05/31 13:52:45    187s] # QA             0.00 	  0.00%  	  0.00% 	  0.00%
[05/31 13:52:45    187s] # QB             0.00 	  0.00%  	  0.00% 	  0.00%
[05/31 13:52:45    187s] # LB             0.00 	  0.00%  	  0.00% 	  0.00%
[05/31 13:52:45    187s] #------------------------------------------------------------------------
[05/31 13:52:45    187s] # All          94.16  	  0.23% 	  0.00% 	  0.00%
[05/31 13:52:45    187s] #Complete Track Assignment With Timing Driven.
[05/31 13:52:45    187s] #Total wire length = 92 um.
[05/31 13:52:45    187s] #Total half perimeter of net bounding box = 126 um.
[05/31 13:52:45    187s] #Total wire length on LAYER M1 = 0 um.
[05/31 13:52:45    187s] #Total wire length on LAYER M2 = 51 um.
[05/31 13:52:45    187s] #Total wire length on LAYER C1 = 29 um.
[05/31 13:52:45    187s] #Total wire length on LAYER C2 = 9 um.
[05/31 13:52:45    187s] #Total wire length on LAYER C3 = 3 um.
[05/31 13:52:45    187s] #Total wire length on LAYER C4 = 0 um.
[05/31 13:52:45    187s] #Total wire length on LAYER C5 = 0 um.
[05/31 13:52:45    187s] #Total wire length on LAYER JA = 0 um.
[05/31 13:52:45    187s] #Total wire length on LAYER QA = 0 um.
[05/31 13:52:45    187s] #Total wire length on LAYER QB = 0 um.
[05/31 13:52:45    187s] #Total wire length on LAYER LB = 0 um.
[05/31 13:52:45    187s] #Total number of vias = 63
[05/31 13:52:45    187s] #Up-Via Summary (total 63):
[05/31 13:52:45    187s] #           
[05/31 13:52:45    187s] #-----------------------
[05/31 13:52:45    187s] # M1                  5
[05/31 13:52:45    187s] # M2                 47
[05/31 13:52:45    187s] # C1                  9
[05/31 13:52:45    187s] # C2                  2
[05/31 13:52:45    187s] #-----------------------
[05/31 13:52:45    187s] #                    63 
[05/31 13:52:45    187s] #
[05/31 13:52:45    187s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB
[05/31 13:52:45    187s] ### Time Record (Track Assignment) is uninstalled.
[05/31 13:52:45    187s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4040.78 (MB), peak = 4219.41 (MB)
[05/31 13:52:45    187s] #
[05/31 13:52:45    187s] ### Time Record (DB Export) is installed.
[05/31 13:52:45    187s] Extracting standard cell pins and blockage ...... 
[05/31 13:52:45    187s] Pin and blockage extraction finished
[05/31 13:52:45    187s] ### export design design signature (21): route=938341143 fixed_route=1224426920 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1513330788 dirty_area=0 del_dirty_area=0 cell=825922003 placement=2054706412 pin_access=1860623234 inst_pattern=1279275008 inst_orient=1116043766 via=1681576828 routing_via=1401398896 timing=1224426920 sns=1224426920
[05/31 13:52:45    187s] ### Time Record (DB Export) is uninstalled.
[05/31 13:52:45    187s] ### Time Record (Post Callback) is installed.
[05/31 13:52:45    187s] ### Time Record (Post Callback) is uninstalled.
[05/31 13:52:45    187s] #
[05/31 13:52:45    187s] #globalRoute statistics:
[05/31 13:52:45    187s] #Cpu time = 00:00:39
[05/31 13:52:45    187s] #Elapsed time = 00:00:40
[05/31 13:52:45    187s] #Increased memory = 122.90 (MB)
[05/31 13:52:45    187s] #Total memory = 4035.11 (MB)
[05/31 13:52:45    187s] #Peak memory = 4219.41 (MB)
[05/31 13:52:45    187s] #Number of warnings = 44
[05/31 13:52:45    187s] #Total number of warnings = 77
[05/31 13:52:45    187s] #Number of fails = 0
[05/31 13:52:45    187s] #Total number of fails = 0
[05/31 13:52:45    187s] #Complete globalRoute on Sat May 31 13:52:45 2025
[05/31 13:52:45    187s] #
[05/31 13:52:45    187s] ### import design signature (22): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1860623234 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=1 sns=1
[05/31 13:52:45    187s] ### Time Record (globalRoute) is uninstalled.
[05/31 13:52:45    187s] % End globalRoute (date=05/31 13:52:45, total cpu=0:00:39.0, real=0:00:39.0, peak res=4219.4M, current mem=4034.6M)
[05/31 13:52:45    188s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[05/31 13:52:45    188s] #Default setup view is reset to view_slow_mission.
[05/31 13:52:45    188s] ### Time Record (Optimization) is installed.
[05/31 13:52:45    188s] #Start trackOpt...
[05/31 13:52:45    188s] AAE_INFO: switching setDelayCal -siAware from false to true ...
[05/31 13:52:45    188s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[05/31 13:52:45    188s] optDesign setup targetSlack = 0, stdDelay = 0.0061 ns
[05/31 13:52:45    188s] trackOpt setup targetSlack = -0.0183, stdDelay = 0.0061 ns
[05/31 13:52:45    188s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 4003.2M, totSessionCpu=0:03:08 **
[05/31 13:52:45    188s] 
[05/31 13:52:45    188s] Active Setup views: view_slow_mission 
[05/31 13:52:45    188s] *** optDesign #1 [begin] () : totSession cpu/real = 0:03:08.0/0:05:00.0 (0.6), mem = 4379.1M
[05/31 13:52:45    188s] Info: 1 threads available for lower-level modules during optimization.
[05/31 13:52:45    188s] GigaOpt running with 1 threads.
[05/31 13:52:45    188s] *** InitOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:03:08.0/0:05:00.0 (0.6), mem = 4379.1M
[05/31 13:52:45    188s] **INFO: setDesignMode -flowEffort extreme -> setting 'setOptMode -effort high' for the duration of this command.
[05/31 13:52:45    188s] **INFO: setDesignMode -flowEffort extreme -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[05/31 13:52:45    188s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[05/31 13:52:45    188s] **INFO: Enabling trackOpt flow.
[05/31 13:52:45    188s] Need call spDPlaceInit before registerPrioInstLoc.
[05/31 13:52:45    188s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/31 13:52:45    188s] OPERPROF: Starting DPlace-Init at level 1, MEM:4379.1M, EPOCH TIME: 1748713965.668668
[05/31 13:52:45    188s] Processing tracks to init pin-track alignment.
[05/31 13:52:45    188s] z: 1, totalTracks: 1
[05/31 13:52:45    188s] z: 3, totalTracks: 1
[05/31 13:52:45    188s] z: 5, totalTracks: 1
[05/31 13:52:45    188s] z: 7, totalTracks: 1
[05/31 13:52:45    188s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[05/31 13:52:45    188s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/31 13:52:45    188s] Initializing Route Infrastructure for color support ...
[05/31 13:52:45    188s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:4379.1M, EPOCH TIME: 1748713965.668841
[05/31 13:52:45    188s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.003, REAL:0.003, MEM:4379.1M, EPOCH TIME: 1748713965.671520
[05/31 13:52:45    188s] Route Infrastructure Initialized for color support successfully.
[05/31 13:52:45    188s] Cell adder LLGs are deleted
[05/31 13:52:45    188s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:52:45    188s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:52:45    188s] # Building adder llgBox search-tree.
[05/31 13:52:45    188s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/31 13:52:45    188s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4379.1M, EPOCH TIME: 1748713965.678090
[05/31 13:52:45    188s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:52:45    188s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:52:45    188s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:4379.1M, EPOCH TIME: 1748713965.678525
[05/31 13:52:45    188s] Max number of tech site patterns supported in site array is 256.
[05/31 13:52:45    188s] Core basic site is GF22_DST
[05/31 13:52:45    188s] Processing tracks to init pin-track alignment.
[05/31 13:52:45    188s] z: 1, totalTracks: 1
[05/31 13:52:45    188s] z: 3, totalTracks: 1
[05/31 13:52:45    188s] z: 5, totalTracks: 1
[05/31 13:52:45    188s] z: 7, totalTracks: 1
[05/31 13:52:45    188s] After signature check, allow fast init is false, keep pre-filter is true.
[05/31 13:52:45    188s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/31 13:52:45    188s] SiteArray: non-trimmed site array dimensions = 9 x 43
[05/31 13:52:45    188s] SiteArray: use 12,288 bytes
[05/31 13:52:45    188s] SiteArray: current memory after site array memory allocation 4379.1M
[05/31 13:52:45    188s] SiteArray: FP blocked sites are writable
[05/31 13:52:45    188s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/31 13:52:45    188s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:4379.1M, EPOCH TIME: 1748713965.832022
[05/31 13:52:45    188s] Process 53 wires and vias for routing blockage analysis
[05/31 13:52:45    188s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.000, REAL:0.000, MEM:4379.1M, EPOCH TIME: 1748713965.832087
[05/31 13:52:45    188s] SiteArray: number of non floorplan blocked sites for llg default is 387
[05/31 13:52:45    188s] Atter site array init, number of instance map data is 0.
[05/31 13:52:45    188s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.212, REAL:0.212, MEM:4379.1M, EPOCH TIME: 1748713965.890720
[05/31 13:52:45    188s] 
[05/31 13:52:45    188s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 13:52:45    188s] 
[05/31 13:52:45    188s]  Skipping Pre_CCE_Colorizing (1369+2)!
[05/31 13:52:45    188s] OPERPROF:     Starting CMU at level 3, MEM:4379.1M, EPOCH TIME: 1748713965.890920
[05/31 13:52:45    188s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:4379.1M, EPOCH TIME: 1748713965.892334
[05/31 13:52:45    188s] 
[05/31 13:52:45    188s] Bad Lib Cell Checking (CMU) is done! (0)
[05/31 13:52:45    188s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.214, REAL:0.214, MEM:4379.1M, EPOCH TIME: 1748713965.892406
[05/31 13:52:45    188s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4379.1M, EPOCH TIME: 1748713965.892429
[05/31 13:52:45    188s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4379.1M, EPOCH TIME: 1748713965.892472
[05/31 13:52:45    188s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=4379.1MB).
[05/31 13:52:45    188s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.223, REAL:0.224, MEM:4379.1M, EPOCH TIME: 1748713965.892543
[05/31 13:52:45    188s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4379.1M, EPOCH TIME: 1748713965.892700
[05/31 13:52:45    188s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:52:45    188s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:52:45    188s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:52:45    188s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:52:45    188s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.014, REAL:0.014, MEM:4379.1M, EPOCH TIME: 1748713965.907073
[05/31 13:52:45    188s] Info: IPO magic value 0x80BDBEEF.
[05/31 13:52:45    188s] Info: Using SynthesisEngine executable '/tools/cad/cds/DDI_23.10.000/INNOVUS231/bin/innovus_'.
[05/31 13:52:45    188s]       SynthesisEngine workers will not check out additional licenses.
[05/31 13:53:02    188s] **INFO: Using Advanced Metric Collection system.
[05/31 13:53:02    188s] **optDesign ... cpu = 0:00:00, real = 0:00:17, mem = 4004.2M, totSessionCpu=0:03:08 **
[05/31 13:53:02    188s] OPERPROF: Starting checkPlace at level 1, MEM:4381.1M, EPOCH TIME: 1748713982.117503
[05/31 13:53:02    188s] Processing tracks to init pin-track alignment.
[05/31 13:53:02    188s] z: 1, totalTracks: 1
[05/31 13:53:02    188s] z: 3, totalTracks: 1
[05/31 13:53:02    188s] z: 5, totalTracks: 1
[05/31 13:53:02    188s] z: 7, totalTracks: 1
[05/31 13:53:02    188s] #spOpts: N=22 dpt autoPA advPA mergeVia=T pinDensity cut2cut hrOri=1 hrSnap=1 
[05/31 13:53:02    188s] #spOpts: rpCkHalo=4 
[05/31 13:53:02    188s] Initializing Route Infrastructure for color support ...
[05/31 13:53:02    188s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:4381.1M, EPOCH TIME: 1748713982.117756
[05/31 13:53:02    188s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.003, REAL:0.003, MEM:4381.1M, EPOCH TIME: 1748713982.120481
[05/31 13:53:02    188s] Route Infrastructure Initialized for color support successfully.
[05/31 13:53:02    188s] Cell adder LLGs are deleted
[05/31 13:53:02    188s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:53:02    188s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:53:02    188s] # Building adder llgBox search-tree.
[05/31 13:53:02    188s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/31 13:53:02    188s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4381.1M, EPOCH TIME: 1748713982.133766
[05/31 13:53:02    188s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:53:02    188s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:53:02    188s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:4381.1M, EPOCH TIME: 1748713982.134045
[05/31 13:53:02    188s] Max number of tech site patterns supported in site array is 256.
[05/31 13:53:02    188s] Core basic site is GF22_DST
[05/31 13:53:02    188s] Processing tracks to init pin-track alignment.
[05/31 13:53:02    188s] z: 1, totalTracks: 1
[05/31 13:53:02    188s] z: 3, totalTracks: 1
[05/31 13:53:02    188s] z: 5, totalTracks: 1
[05/31 13:53:02    188s] z: 7, totalTracks: 1
[05/31 13:53:02    188s] Found no cell that needs special alignment to tracks, so switching off the check.
[05/31 13:53:02    188s] After signature check, allow fast init is false, keep pre-filter is true.
[05/31 13:53:02    188s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/31 13:53:02    188s] SiteArray: non-trimmed site array dimensions = 9 x 43
[05/31 13:53:02    188s] SiteArray: use 12,288 bytes
[05/31 13:53:02    188s] SiteArray: current memory after site array memory allocation 4381.1M
[05/31 13:53:02    188s] SiteArray: FP blocked sites are writable
[05/31 13:53:02    188s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/31 13:53:02    188s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:4381.1M, EPOCH TIME: 1748713982.409017
[05/31 13:53:02    188s] Process 53 wires and vias for routing blockage analysis
[05/31 13:53:02    188s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.000, REAL:0.000, MEM:4381.1M, EPOCH TIME: 1748713982.409082
[05/31 13:53:02    188s] SiteArray: number of non floorplan blocked sites for llg default is 387
[05/31 13:53:02    188s] Atter site array init, number of instance map data is 0.
[05/31 13:53:02    188s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.142, REAL:0.275, MEM:4381.1M, EPOCH TIME: 1748713982.409130
[05/31 13:53:02    188s] 
[05/31 13:53:02    188s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 13:53:02    188s] 
[05/31 13:53:02    188s]  Skipping Pre_CCE_Colorizing (1369+2)!
[05/31 13:53:02    188s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.143, REAL:0.276, MEM:4381.1M, EPOCH TIME: 1748713982.409342
[05/31 13:53:02    188s] OPERPROF:   Starting Placement-Init-Reg-Wire-Search-Tree at level 2, MEM:4381.1M, EPOCH TIME: 1748713982.409382
[05/31 13:53:02    188s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[05/31 13:53:02    188s] OPERPROF:   Finished Placement-Init-Reg-Wire-Search-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4381.1M, EPOCH TIME: 1748713982.409445
[05/31 13:53:02    188s] Begin checking placement ... (start mem=4381.1M, init mem=4381.1M)
[05/31 13:53:02    188s] Begin checking exclusive groups violation ...
[05/31 13:53:02    188s] There are 0 groups to check, max #box is 0, total #box is 0
[05/31 13:53:02    188s] Finished checking exclusive groups violations. Found 0 Vio.
[05/31 13:53:02    188s] 
[05/31 13:53:02    188s] Running CheckPlace using 1 thread in normal mode...
[05/31 13:53:02    188s] 
[05/31 13:53:02    188s] ...checkPlace normal is done!
[05/31 13:53:02    188s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:4381.1M, EPOCH TIME: 1748713982.410088
[05/31 13:53:02    188s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:4381.1M, EPOCH TIME: 1748713982.410139
[05/31 13:53:02    188s] *info: Placed = 10            
[05/31 13:53:02    188s] *info: Unplaced = 0           
[05/31 13:53:02    188s] Placement Density:40.05%(9/24)
[05/31 13:53:02    188s] Placement Density (including fixed std cells):40.05%(9/24)
[05/31 13:53:02    188s] Cell adder LLGs are deleted
[05/31 13:53:02    188s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10).
[05/31 13:53:02    188s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:53:02    188s] # Resetting pin-track-align track data.
[05/31 13:53:02    188s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:53:02    188s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:53:02    188s] Finished checkPlace (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=4381.1M)
[05/31 13:53:02    188s] OPERPROF: Finished checkPlace at level 1, CPU:0.159, REAL:0.295, MEM:4381.1M, EPOCH TIME: 1748713982.412727
[05/31 13:53:02    188s] #optDebug: { P: 22 W: 9195 FE: extreme PE: none LDR: 1}
[05/31 13:53:02    188s]  Initial DC engine is -> aae
[05/31 13:53:02    188s]  
[05/31 13:53:02    188s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[05/31 13:53:02    188s]  
[05/31 13:53:02    188s]  
[05/31 13:53:02    188s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[05/31 13:53:02    188s]  
[05/31 13:53:02    188s] Reset EOS DB
[05/31 13:53:02    188s] Ignoring AAE DB Resetting ...
[05/31 13:53:02    188s]  Set Options for AAE Based Opt flow 
[05/31 13:53:02    188s] *** optDesign -postRoute ***
[05/31 13:53:02    188s] DRC Margin: user margin 0.0; extra margin 0
[05/31 13:53:02    188s] Setup Target Slack: user slack 0
[05/31 13:53:02    188s] Hold Target Slack: user slack 0
[05/31 13:53:02    188s] **INFO: setOptMode -opt_post_route_fix_glitch false -> SI Glitch Optimization will be not be called during PostRoute Optimization.
[05/31 13:53:02    188s] **INFO: setOptMode -opt_post_route_setup_recovery false -> Setup Recovery will be forced off during PostRoute Optimization.
[05/31 13:53:02    188s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[05/31 13:53:02    188s] Type 'man IMPOPT-3195' for more detail.
[05/31 13:53:02    188s] Cell adder LLGs are deleted
[05/31 13:53:02    188s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:53:02    188s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:53:02    188s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4381.1M, EPOCH TIME: 1748713982.749828
[05/31 13:53:02    188s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:53:02    188s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:53:02    188s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:4381.1M, EPOCH TIME: 1748713982.750126
[05/31 13:53:02    188s] Max number of tech site patterns supported in site array is 256.
[05/31 13:53:02    188s] Core basic site is GF22_DST
[05/31 13:53:03    188s] After signature check, allow fast init is false, keep pre-filter is true.
[05/31 13:53:03    188s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/31 13:53:03    188s] SiteArray: non-trimmed site array dimensions = 9 x 43
[05/31 13:53:03    188s] SiteArray: use 12,288 bytes
[05/31 13:53:03    188s] SiteArray: current memory after site array memory allocation 4381.1M
[05/31 13:53:03    188s] SiteArray: FP blocked sites are writable
[05/31 13:53:03    188s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:4381.1M, EPOCH TIME: 1748713983.060519
[05/31 13:53:03    188s] Process 10 wires and vias for routing blockage analysis
[05/31 13:53:03    188s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.000, REAL:0.000, MEM:4381.1M, EPOCH TIME: 1748713983.060564
[05/31 13:53:03    188s] SiteArray: number of non floorplan blocked sites for llg default is 387
[05/31 13:53:03    188s] Atter site array init, number of instance map data is 0.
[05/31 13:53:03    188s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.212, REAL:0.426, MEM:4381.1M, EPOCH TIME: 1748713983.176247
[05/31 13:53:03    188s] 
[05/31 13:53:03    188s] 
[05/31 13:53:03    188s]  Skipping Pre_CCE_Colorizing (1369+2)!
[05/31 13:53:03    188s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.213, REAL:0.427, MEM:4381.1M, EPOCH TIME: 1748713983.176518
[05/31 13:53:03    188s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:53:03    188s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:53:03    188s] 
[05/31 13:53:03    188s] TimeStamp Deleting Cell Server Begin ...
[05/31 13:53:03    188s] Deleting Lib Analyzer.
[05/31 13:53:03    188s] 
[05/31 13:53:03    188s] TimeStamp Deleting Cell Server End ...
[05/31 13:53:03    188s] **WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
[05/31 13:53:03    188s] Type 'man IMPOPT-7077' for more detail.
[05/31 13:53:03    188s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/31 13:53:03    188s] 
[05/31 13:53:03    188s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/31 13:53:03    188s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 13:53:03    188s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/31 13:53:03    188s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 13:53:03    188s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/31 13:53:03    188s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/31 13:53:03    188s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/31 13:53:03    188s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/31 13:53:03    188s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/31 13:53:03    188s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/31 13:53:03    188s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/31 13:53:03    188s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/31 13:53:03    188s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/31 13:53:03    188s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/31 13:53:03    188s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/31 13:53:03    188s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 13:53:03    188s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/31 13:53:03    188s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 13:53:03    188s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/31 13:53:03    188s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/31 13:53:03    188s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/31 13:53:03    188s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/31 13:53:03    188s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/31 13:53:03    188s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/31 13:53:03    188s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/31 13:53:03    188s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/31 13:53:03    188s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/31 13:53:03    188s] Summary for sequential cells identification: 
[05/31 13:53:03    188s]   Identified SBFF number: 299
[05/31 13:53:03    188s]   Identified MBFF number: 75
[05/31 13:53:03    188s]   Identified SB Latch number: 22
[05/31 13:53:03    188s]   Identified MB Latch number: 0
[05/31 13:53:03    188s]   Not identified SBFF number: 15
[05/31 13:53:03    188s]   Not identified MBFF number: 0
[05/31 13:53:03    188s]   Not identified SB Latch number: 0
[05/31 13:53:03    188s]   Not identified MB Latch number: 0
[05/31 13:53:03    188s]   Number of sequential cells which are not FFs: 45
[05/31 13:53:03    188s]  Visiting view : view_slow_mission
[05/31 13:53:03    188s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[05/31 13:53:03    188s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[05/31 13:53:03    188s]  Visiting view : view_fast_mission
[05/31 13:53:03    188s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/31 13:53:03    188s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/31 13:53:03    188s] TLC MultiMap info (StdDelay):
[05/31 13:53:03    188s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[05/31 13:53:03    188s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[05/31 13:53:03    188s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[05/31 13:53:03    188s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[05/31 13:53:03    188s]  Setting StdDelay to: 6.1ps
[05/31 13:53:03    188s] 
[05/31 13:53:03    188s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/31 13:53:03    189s] 
[05/31 13:53:03    189s] TimeStamp Deleting Cell Server Begin ...
[05/31 13:53:03    189s] 
[05/31 13:53:03    189s] TimeStamp Deleting Cell Server End ...
[05/31 13:53:03    189s] *** InitOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:01.1/0:00:17.9 (0.1), totSession cpu/real = 0:03:09.1/0:05:17.9 (0.6), mem = 4381.1M
[05/31 13:53:03    189s] 
[05/31 13:53:03    189s] =============================================================================================
[05/31 13:53:03    189s]  Step TAT Report : InitOpt #1 / optDesign #1                                    23.10-p003_1
[05/31 13:53:03    189s] =============================================================================================
[05/31 13:53:03    189s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/31 13:53:03    189s] ---------------------------------------------------------------------------------------------
[05/31 13:53:03    189s] [ CellServerInit         ]      1   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    0.5
[05/31 13:53:03    189s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:53:03    189s] [ MetricInit             ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:53:03    189s] [ CheckPlace             ]      1   0:00:00.3  (   1.6 % )     0:00:00.3 /  0:00:00.2    0.5
[05/31 13:53:03    189s] [ DetailPlaceInit        ]      1   0:00:00.2  (   1.2 % )     0:00:00.2 /  0:00:00.2    1.0
[05/31 13:53:03    189s] [ MISC                   ]          0:00:17.3  (  96.4 % )     0:00:17.3 /  0:00:00.6    0.0
[05/31 13:53:03    189s] ---------------------------------------------------------------------------------------------
[05/31 13:53:03    189s]  InitOpt #1 TOTAL                   0:00:17.9  ( 100.0 % )     0:00:17.9 /  0:00:01.1    0.1
[05/31 13:53:03    189s] ---------------------------------------------------------------------------------------------
[05/31 13:53:03    189s] 
[05/31 13:53:03    189s] ** INFO : this run is activating 'postRoute' automaton
[05/31 13:53:03    189s] **INFO: flowCheckPoint #1 InitialSummary
[05/31 13:53:03    189s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[05/31 13:53:03    189s] ### Time Record (Pre Callback) is installed.
[05/31 13:53:03    189s] ### Time Record (Pre Callback) is uninstalled.
[05/31 13:53:03    189s] ### Time Record (DB Import) is installed.
[05/31 13:53:03    189s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U9 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 13:53:03    189s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U9 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 13:53:03    189s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U8 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 13:53:03    189s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U8 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 13:53:03    189s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 13:53:03    189s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 13:53:03    189s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 13:53:03    189s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 13:53:03    189s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 13:53:03    189s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 13:53:03    189s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 13:53:03    189s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 13:53:03    189s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 13:53:03    189s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 13:53:03    189s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 13:53:03    189s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 13:53:03    189s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance U2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 13:53:03    189s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance U2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 13:53:03    189s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance U3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 13:53:03    189s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance U3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 13:53:03    189s] ### Net info: total nets: 40
[05/31 13:53:03    189s] ### Net info: dirty nets: 0
[05/31 13:53:03    189s] ### Net info: marked as disconnected nets: 0
[05/31 13:53:03    189s] ### Net info: fully routed nets: 36
[05/31 13:53:03    189s] ### Net info: trivial (< 2 pins) nets: 4
[05/31 13:53:03    189s] ### Net info: unrouted nets: 0
[05/31 13:53:03    189s] ### Net info: re-extraction nets: 0
[05/31 13:53:03    189s] ### Net info: ignored nets: 0
[05/31 13:53:03    189s] ### Net info: skip routing nets: 0
[05/31 13:53:03    189s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 13:53:03    189s] ### import design signature (23): route=785241098 fixed_route=785241098 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=953494850 dirty_area=0 del_dirty_area=0 cell=825922003 placement=2054706412 pin_access=1860623234 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=1224426920 sns=1224426920
[05/31 13:53:03    189s] ### Time Record (DB Import) is uninstalled.
[05/31 13:53:03    189s] #Extract in track assign mode
[05/31 13:53:03    189s] #Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
[05/31 13:53:03    189s] #Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
[05/31 13:53:03    189s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 13:53:03    189s] ### Time Record (Data Preparation) is installed.
[05/31 13:53:03    189s] #Start routing data preparation on Sat May 31 13:53:03 2025
[05/31 13:53:03    189s] #
[05/31 13:53:03    189s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 13:53:03    189s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 13:53:03    189s] # M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
[05/31 13:53:03    189s] # M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
[05/31 13:53:03    189s] # C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/31 13:53:03    189s] # C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/31 13:53:03    189s] # C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/31 13:53:03    189s] # C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/31 13:53:03    189s] # C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/31 13:53:03    189s] # JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
[05/31 13:53:03    189s] # QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/31 13:53:03    189s] # QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/31 13:53:03    189s] # LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
[05/31 13:53:03    189s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[05/31 13:53:03    189s] #Bottom routing layer index=1(M1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
[05/31 13:53:03    189s] #shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
[05/31 13:53:03    189s] #pin_access_rlayer=3(C1)
[05/31 13:53:03    189s] #shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=1
[05/31 13:53:03    189s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[05/31 13:53:03    189s] #enable_dpt_layer_shield=F
[05/31 13:53:03    189s] #has_line_end_grid=F
[05/31 13:53:03    189s] #Using user defined Ggrids in DB.
[05/31 13:53:06    190s] #Done routing data preparation.
[05/31 13:53:06    190s] #cpu time = 00:00:01, elapsed time = 00:00:03, memory = 4009.75 (MB), peak = 4219.41 (MB)
[05/31 13:53:06    190s] ### Time Record (Data Preparation) is uninstalled.
[05/31 13:53:06    190s] #Extract in track assign mode
[05/31 13:53:06    190s] #
[05/31 13:53:06    190s] #Start tQuantus RC extraction...
[05/31 13:53:06    190s] #Start building rc corner(s)...
[05/31 13:53:06    190s] #Number of RC Corner = 2
[05/31 13:53:06    190s] #Corner rc_fast /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile 25.000000 (real) 
[05/31 13:53:06    190s] #Corner rc_slow /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile 25.000000 (real) 
[05/31 13:53:07    190s] #(i=11, n=11 2000)
[05/31 13:53:07    190s] #M1 -> M1 (1)
[05/31 13:53:07    190s] #M2 -> M2 (2)
[05/31 13:53:07    190s] #C1 -> C1 (3)
[05/31 13:53:07    190s] #C2 -> C2 (4)
[05/31 13:53:07    190s] #C3 -> C3 (5)
[05/31 13:53:07    190s] #C4 -> C4 (6)
[05/31 13:53:07    190s] #C5 -> C5 (7)
[05/31 13:53:07    190s] #JA -> JA (8)
[05/31 13:53:07    190s] #QA -> QA (9)
[05/31 13:53:07    190s] #QB -> QB (10)
[05/31 13:53:07    190s] #LB -> LB (11)
[05/31 13:53:08    190s] #SADV_On
[05/31 13:53:08    190s] # Corner(s) : 
[05/31 13:53:08    190s] #rc_fast [25.00] 
[05/31 13:53:08    190s] #rc_slow [25.00]
[05/31 13:53:12    192s] # Corner id: 0
[05/31 13:53:12    192s] # Layout Scale: 1.000000
[05/31 13:53:12    192s] # Has Metal Fill model: yes
[05/31 13:53:12    192s] # Temperature was set
[05/31 13:53:12    192s] # Temperature : 25.000000
[05/31 13:53:12    192s] # Ref. Temp   : 25.000000
[05/31 13:53:12    192s] # Corner id: 1
[05/31 13:53:12    192s] # Layout Scale: 1.000000
[05/31 13:53:12    192s] # Has Metal Fill model: yes
[05/31 13:53:12    192s] # Temperature was set
[05/31 13:53:12    192s] # Temperature : 25.000000
[05/31 13:53:12    192s] # Ref. Temp   : 25.000000
[05/31 13:53:12    192s] #total pattern=286 [22, 2124]
[05/31 13:53:12    192s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[05/31 13:53:12    192s] #found CAPMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile
[05/31 13:53:12    192s] #found CAPMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile
[05/31 13:53:12    192s] #found RESMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile 25.000000 
[05/31 13:53:12    192s] #found RESMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile 25.000000 
[05/31 13:53:12    192s] #CCE Version read = IQuantus/TQuantus 22.1.1-s215
[05/31 13:53:12    192s] #number model r/c [2,2] [22,2124] read
[05/31 13:53:12    192s] #0 rcmodel(s) requires rebuild
[05/31 13:53:12    192s] #Build RC corners: cpu time = 00:00:02, elapsed time = 00:00:06, memory = 4016.43 (MB), peak = 4219.41 (MB)
[05/31 13:53:16    194s] #Finish check_net_pin_list step Enter extract
[05/31 13:53:16    194s] #Start init net ripin tree building
[05/31 13:53:16    194s] #Finish init net ripin tree building
[05/31 13:53:16    194s] #Cpu time = 00:00:00
[05/31 13:53:16    194s] #Elapsed time = 00:00:00
[05/31 13:53:16    194s] #Increased memory = 0.00 (MB)
[05/31 13:53:16    194s] #Total memory = 4024.66 (MB)
[05/31 13:53:16    194s] #Peak memory = 4219.41 (MB)
[05/31 13:53:16    194s] #begin processing metal fill model file
[05/31 13:53:16    194s] #end processing metal fill model file
[05/31 13:53:16    194s] ### track-assign external-init starts on Sat May 31 13:53:16 2025 with memory = 4024.66 (MB), peak = 4219.41 (MB)
[05/31 13:53:16    194s] ### Time Record (Track Assignment) is installed.
[05/31 13:53:16    194s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 13:53:16    194s] ### Time Record (Data Preparation) is installed.
[05/31 13:53:16    194s] #Start routing data preparation on Sat May 31 13:53:16 2025
[05/31 13:53:16    194s] #
[05/31 13:53:16    194s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 13:53:16    194s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 13:53:16    194s] ### Time Record (Cell Pin Access) is installed.
[05/31 13:53:16    194s] #Initial pin access analysis.
[05/31 13:53:16    194s] #Detail pin access analysis.
[05/31 13:53:16    194s] ### Time Record (Cell Pin Access) is uninstalled.
[05/31 13:53:16    194s] #Bottom routing layer index=1(M1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
[05/31 13:53:16    194s] #shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
[05/31 13:53:16    194s] #pin_access_rlayer=3(C1)
[05/31 13:53:16    194s] #shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=1
[05/31 13:53:16    194s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[05/31 13:53:16    194s] #enable_dpt_layer_shield=F
[05/31 13:53:16    194s] #has_line_end_grid=F
[05/31 13:53:16    194s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4024.94 (MB), peak = 4219.41 (MB)
[05/31 13:53:16    194s] #Using user defined Ggrids in DB.
[05/31 13:53:16    194s] #Done routing data preparation.
[05/31 13:53:16    194s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4024.94 (MB), peak = 4219.41 (MB)
[05/31 13:53:16    194s] ### Time Record (Data Preparation) is uninstalled.
[05/31 13:53:16    194s] ### Time Record (Data Preparation) is installed.
[05/31 13:53:16    194s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 13:53:16    194s] ### Time Record (Data Preparation) is uninstalled.
[05/31 13:53:16    194s] #Start instance access analysis using 1 thread...
[05/31 13:53:16    194s] #Set layer M1 to be advanced pin access layer.
[05/31 13:53:16    194s] ### Time Record (Instance Pin Access) is installed.
[05/31 13:53:16    194s] #0 instance pins are hard to access
[05/31 13:53:16    194s] #Instance access analysis statistics:
[05/31 13:53:16    194s] #Cpu time = 00:00:00
[05/31 13:53:16    194s] #Elapsed time = 00:00:00
[05/31 13:53:16    194s] #Increased memory = 0.00 (MB)
[05/31 13:53:16    194s] #Total memory = 4024.94 (MB)
[05/31 13:53:16    194s] #Peak memory = 4219.41 (MB)
[05/31 13:53:16    194s] ### Time Record (Instance Pin Access) is uninstalled.
[05/31 13:53:16    194s] ### Time Record (Track Assignment) is uninstalled.
[05/31 13:53:16    194s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB
[05/31 13:53:16    194s] ### track-assign engine-init starts on Sat May 31 13:53:16 2025 with memory = 4024.94 (MB), peak = 4219.41 (MB)
[05/31 13:53:16    194s] ### Time Record (Track Assignment) is installed.
[05/31 13:53:16    194s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 13:53:16    194s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB
[05/31 13:53:16    194s] #
[05/31 13:53:16    194s] #Start Post Track Assignment Wire Spread.
[05/31 13:53:17    194s] #Done with 10 horizontal wires in 1 hboxes and 4 vertical wires in 1 hboxes.
[05/31 13:53:17    194s] #Complete Post Track Assignment Wire Spread.
[05/31 13:53:17    194s] #
[05/31 13:53:17    194s] ### Time Record (Track Assignment) is uninstalled.
[05/31 13:53:17    194s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 13:53:17    194s] #Length limit = 200 pitches
[05/31 13:53:17    194s] #opt mode = 2
[05/31 13:53:17    194s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 13:53:17    194s] ### Time Record (Data Preparation) is installed.
[05/31 13:53:17    194s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 13:53:17    194s] ### Time Record (Data Preparation) is uninstalled.
[05/31 13:53:17    194s] #Finish check_net_pin_list step Fix net pin list
[05/31 13:53:17    194s] #Start generate extraction boxes.
[05/31 13:53:17    194s] #
[05/31 13:53:17    194s] #Extract using 30 x 30 Hboxes
[05/31 13:53:17    194s] #2x2 initial hboxes
[05/31 13:53:17    194s] #Use area based hbox pruning.
[05/31 13:53:17    194s] #0/0 hboxes pruned.
[05/31 13:53:17    194s] #Complete generating extraction boxes.
[05/31 13:53:17    194s] #Start step Extraction
[05/31 13:53:17    194s] #Extract 1 hboxes with single thread on machine with  Xeon 2.40GHz 36608KB Cache 48CPU...
[05/31 13:53:17    194s] #Process 0 special clock nets for rc extraction
[05/31 13:53:17    194s] #Total 36 nets were built. 0 nodes added to break long wires. 0 net(s) have incomplete routes.
[05/31 13:53:17    194s] #Run Statistics for Extraction:
[05/31 13:53:17    194s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/31 13:53:17    194s] #   Increased memory =     0.10 (MB), total memory =  4025.16 (MB), peak memory =  4219.41 (MB)
[05/31 13:53:17    194s] #Register nets and terms for rcdb /tmp/innovus_temp_1000984_linrack12.bioeelocal_ssokolovskiy_5P1KWF/nr1000984_rOC3nF.rcdb.d
[05/31 13:53:17    194s] #
[05/31 13:53:17    194s] #Scale RC for track assignment: res 1.000000; cap 1.000000; clk res 1.000000; clk cap 1.000000, xcap 1.000000
[05/31 13:53:17    194s] #Finish registering nets and terms for rcdb.
[05/31 13:53:17    194s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4037.70 (MB), peak = 4219.41 (MB)
[05/31 13:53:17    194s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 13:53:17    194s] #RC Statistics: 61 Res, 28 Ground Cap, 0 XCap (Edge to Edge)
[05/31 13:53:17    194s] #RC V/H edge ratio: 0.55, Avg V/H Edge Length: 2384.83 (29), Avg L-Edge Length: 5696.60 (10)
[05/31 13:53:17    194s] #Nets and terms are pre-registered for rcdb /tmp/innovus_temp_1000984_linrack12.bioeelocal_ssokolovskiy_5P1KWF/nr1000984_rOC3nF.rcdb.d.
[05/31 13:53:17    194s] #Start writing RC data.
[05/31 13:53:17    194s] #Finish writing RC data
[05/31 13:53:17    194s] #Finish writing rcdb with 103 nodes, 67 edges, and 0 xcaps
[05/31 13:53:17    194s] #cpu time = 00:00:00, elapsed time = 00:00:01, memory = 4027.79 (MB), peak = 4219.41 (MB)
[05/31 13:53:17    194s] Restoring parasitic data from file '/tmp/innovus_temp_1000984_linrack12.bioeelocal_ssokolovskiy_5P1KWF/nr1000984_rOC3nF.rcdb.d' ...
[05/31 13:53:17    194s] Opening parasitic data file '/tmp/innovus_temp_1000984_linrack12.bioeelocal_ssokolovskiy_5P1KWF/nr1000984_rOC3nF.rcdb.d' for reading (mem: 4421.887M)
[05/31 13:53:17    194s] Reading RCDB with compressed RC data.
[05/31 13:53:17    194s] Opening parasitic data file '/tmp/innovus_temp_1000984_linrack12.bioeelocal_ssokolovskiy_5P1KWF/nr1000984_rOC3nF.rcdb.d' for content verification (mem: 4421.887M)
[05/31 13:53:17    194s] Reading RCDB with compressed RC data.
[05/31 13:53:17    194s] Closing parasitic data file '/tmp/innovus_temp_1000984_linrack12.bioeelocal_ssokolovskiy_5P1KWF/nr1000984_rOC3nF.rcdb.d': 0 access done (mem: 4421.887M)
[05/31 13:53:17    194s] Closing parasitic data file '/tmp/innovus_temp_1000984_linrack12.bioeelocal_ssokolovskiy_5P1KWF/nr1000984_rOC3nF.rcdb.d': 0 access done (mem: 4421.887M)
[05/31 13:53:17    194s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 4421.887M)
[05/31 13:53:17    194s] Following multi-corner parasitics specified:
[05/31 13:53:17    194s] 	/tmp/innovus_temp_1000984_linrack12.bioeelocal_ssokolovskiy_5P1KWF/nr1000984_rOC3nF.rcdb.d (rcdb)
[05/31 13:53:17    194s] Opening parasitic data file '/tmp/innovus_temp_1000984_linrack12.bioeelocal_ssokolovskiy_5P1KWF/nr1000984_rOC3nF.rcdb.d' for reading (mem: 4421.887M)
[05/31 13:53:17    194s] Reading RCDB with compressed RC data.
[05/31 13:53:17    194s] 		Cell adder has rcdb /tmp/innovus_temp_1000984_linrack12.bioeelocal_ssokolovskiy_5P1KWF/nr1000984_rOC3nF.rcdb.d specified
[05/31 13:53:17    194s] Cell adder, hinst 
[05/31 13:53:17    194s] processing rcdb (/tmp/innovus_temp_1000984_linrack12.bioeelocal_ssokolovskiy_5P1KWF/nr1000984_rOC3nF.rcdb.d) for hinst (top) of cell (adder);
[05/31 13:53:18    194s] Closing parasitic data file '/tmp/innovus_temp_1000984_linrack12.bioeelocal_ssokolovskiy_5P1KWF/nr1000984_rOC3nF.rcdb.d': 0 access done (mem: 4421.887M)
[05/31 13:53:18    194s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=4421.887M)
[05/31 13:53:18    194s] Opening parasitic data file '/tmp/innovus_temp_1000984_linrack12.bioeelocal_ssokolovskiy_5P1KWF/adder_1000984_43CbfX.rcdb.d/adder.rcdb.d' for reading (mem: 4421.887M)
[05/31 13:53:18    194s] Reading RCDB with compressed RC data.
[05/31 13:53:19    195s] Closing parasitic data file '/tmp/innovus_temp_1000984_linrack12.bioeelocal_ssokolovskiy_5P1KWF/adder_1000984_43CbfX.rcdb.d/adder.rcdb.d': 0 access done (mem: 4421.887M)
[05/31 13:53:19    195s] Lumped Parasitic Loading Completed (total cpu=0:00:00.7, real=0:00:01.0, current mem=4421.887M)
[05/31 13:53:19    195s] Done read_parasitics... (cpu: 0:00:00.8 real: 0:00:02.0 mem: 4421.887M)
[05/31 13:53:19    195s] #
[05/31 13:53:19    195s] #Restore RCDB.
[05/31 13:53:19    195s] #
[05/31 13:53:19    195s] #Complete tQuantus RC extraction.
[05/31 13:53:19    195s] #Cpu time = 00:00:05
[05/31 13:53:19    195s] #Elapsed time = 00:00:13
[05/31 13:53:19    195s] #Increased memory = 18.03 (MB)
[05/31 13:53:19    195s] #Total memory = 4027.79 (MB)
[05/31 13:53:19    195s] #Peak memory = 4219.41 (MB)
[05/31 13:53:19    195s] #
[05/31 13:53:19    195s] ### Time Record (DB Export) is installed.
[05/31 13:53:19    195s] #0 inserted nodes are removed
[05/31 13:53:19    195s] #Restored 0 tie nets, 0 tie snets, 0 partial nets
[05/31 13:53:19    195s] ### track-assign external-init starts on Sat May 31 13:53:19 2025 with memory = 4027.79 (MB), peak = 4219.41 (MB)
[05/31 13:53:19    195s] ### Time Record (Track Assignment) is installed.
[05/31 13:53:19    195s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 13:53:19    195s] ### Time Record (Data Preparation) is installed.
[05/31 13:53:19    195s] #Start routing data preparation on Sat May 31 13:53:19 2025
[05/31 13:53:19    195s] #
[05/31 13:53:19    195s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 13:53:19    195s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 13:53:19    195s] ### Time Record (Cell Pin Access) is installed.
[05/31 13:53:19    195s] #Initial pin access analysis.
[05/31 13:53:19    195s] #Detail pin access analysis.
[05/31 13:53:19    195s] ### Time Record (Cell Pin Access) is uninstalled.
[05/31 13:53:19    195s] #Bottom routing layer index=1(M1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
[05/31 13:53:19    195s] #shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
[05/31 13:53:19    195s] #pin_access_rlayer=3(C1)
[05/31 13:53:19    195s] #shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=1
[05/31 13:53:19    195s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[05/31 13:53:19    195s] #enable_dpt_layer_shield=F
[05/31 13:53:19    195s] #has_line_end_grid=F
[05/31 13:53:19    195s] #Using user defined Ggrids in DB.
[05/31 13:53:19    195s] #Done routing data preparation.
[05/31 13:53:19    195s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4027.79 (MB), peak = 4219.41 (MB)
[05/31 13:53:19    195s] ### Time Record (Data Preparation) is uninstalled.
[05/31 13:53:19    195s] ### Time Record (Data Preparation) is installed.
[05/31 13:53:19    195s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 13:53:19    195s] ### Time Record (Data Preparation) is uninstalled.
[05/31 13:53:19    195s] ### Time Record (Track Assignment) is uninstalled.
[05/31 13:53:19    195s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB
[05/31 13:53:19    195s] ### track-assign engine-init starts on Sat May 31 13:53:19 2025 with memory = 4027.79 (MB), peak = 4219.41 (MB)
[05/31 13:53:19    195s] ### Time Record (Track Assignment) is installed.
[05/31 13:53:19    195s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 13:53:19    195s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB
[05/31 13:53:19    195s] #Remove Post Track Assignment Wire Spread
[05/31 13:53:19    195s] ### Time Record (Track Assignment) is uninstalled.
[05/31 13:53:19    195s] ### export design design signature (29): route=417171025 fixed_route=417171025 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1230677564 dirty_area=0 del_dirty_area=0 cell=825922003 placement=2054706412 pin_access=1860623234 inst_pattern=1279275008 inst_orient=1116043766 via=1681576828 routing_via=1401398896 timing=1224426920 sns=1224426920
[05/31 13:53:19    195s] ### Time Record (DB Export) is uninstalled.
[05/31 13:53:19    195s] ### Time Record (Post Callback) is installed.
[05/31 13:53:19    195s] ### Time Record (Post Callback) is uninstalled.
[05/31 13:53:19    195s] ### import design signature (30): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1860623234 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=1 sns=1
[05/31 13:53:19    195s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 13:53:19    195s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 13:53:19    195s] #WARNING (EMS-27) Message (NRIF-95) has exceeded the current message display limit of 20.
[05/31 13:53:19    195s] #To increase the message display limit, refer to the product command reference manual.
[05/31 13:53:20    195s] #Start Design Signature (0)
[05/31 13:53:20    195s] #Finish Inst Signature in MT(56220933)
[05/31 13:53:20    195s] #Finish Net Signature in MT(103919509)
[05/31 13:53:20    195s] #Finish SNet Signature in MT (160461490)
[05/31 13:53:20    195s] #Run time and memory report for RC extraction:
[05/31 13:53:20    195s] #RC extraction running on  Xeon 2.40GHz 36608KB Cache 48CPU.
[05/31 13:53:20    195s] #Run Statistics for snet signature:
[05/31 13:53:20    195s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/31 13:53:20    195s] #   Increased memory =     0.00 (MB), total memory =  4008.87 (MB), peak memory =  4219.41 (MB)
[05/31 13:53:20    195s] #Run Statistics for Net Final Signature:
[05/31 13:53:20    195s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/31 13:53:20    195s] #   Increased memory =     0.00 (MB), total memory =  4008.87 (MB), peak memory =  4219.41 (MB)
[05/31 13:53:20    195s] #Run Statistics for Net launch:
[05/31 13:53:20    195s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/31 13:53:20    195s] #   Increased memory =     0.00 (MB), total memory =  4008.87 (MB), peak memory =  4219.41 (MB)
[05/31 13:53:20    195s] #Run Statistics for Net init_dbsNet_slist:
[05/31 13:53:20    195s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/31 13:53:20    195s] #   Increased memory =     0.00 (MB), total memory =  4008.87 (MB), peak memory =  4219.41 (MB)
[05/31 13:53:20    195s] #Run Statistics for net signature:
[05/31 13:53:20    195s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/31 13:53:20    195s] #   Increased memory =     0.00 (MB), total memory =  4008.87 (MB), peak memory =  4219.41 (MB)
[05/31 13:53:20    195s] #Run Statistics for inst signature:
[05/31 13:53:20    195s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/31 13:53:20    195s] #   Increased memory =    -0.75 (MB), total memory =  4008.87 (MB), peak memory =  4219.41 (MB)
[05/31 13:53:20    195s] Opening parasitic data file '/tmp/innovus_temp_1000984_linrack12.bioeelocal_ssokolovskiy_5P1KWF/adder_1000984_43CbfX.rcdb.d/adder.rcdb.d' for reading (mem: 4400.895M)
[05/31 13:53:20    195s] Reading RCDB with compressed RC data.
[05/31 13:53:20    195s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 4402.9M)
[05/31 13:53:20    195s] Starting delay calculation for Setup views
[05/31 13:53:20    196s] AAE_INFO: opIsDesignInPostRouteState() is 1
[05/31 13:53:20    196s] AAE DB initialization (MEM=4409.94 CPU=0:00:00.0 REAL=0:00:00.0) 
[05/31 13:53:20    196s] AAE_INFO: resetNetProps viewIdx 0 
[05/31 13:53:20    196s] Starting SI iteration 1 using Infinite Timing Windows
[05/31 13:53:21    196s] #################################################################################
[05/31 13:53:21    196s] # Design Stage: PostRoute
[05/31 13:53:21    196s] # Design Name: adder
[05/31 13:53:21    196s] # Design Mode: 22nm
[05/31 13:53:21    196s] # Analysis Mode: MMMC OCV 
[05/31 13:53:21    196s] # Parasitics Mode: SPEF/RCDB 
[05/31 13:53:21    196s] # Signoff Settings: SI On 
[05/31 13:53:21    196s] #################################################################################
[05/31 13:53:21    196s] AAE_INFO: 1 threads acquired from CTE.
[05/31 13:53:21    196s] Setting infinite Tws ...
[05/31 13:53:21    196s] First Iteration Infinite Tw... 
[05/31 13:53:21    196s] Calculate early delays in OCV mode...
[05/31 13:53:21    196s] Calculate late delays in OCV mode...
[05/31 13:53:21    196s] Topological Sorting (REAL = 0:00:00.0, MEM = 4427.1M, InitMEM = 4427.1M)
[05/31 13:53:21    196s] Start delay calculation (fullDC) (1 T). (MEM=3600.22)
[05/31 13:53:21    196s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[05/31 13:53:21    196s] Start AAE Lib Loading. (MEM=4427.07)
[05/31 13:53:21    196s] End AAE Lib Loading. (MEM=4628.07 CPU=0:00:00.1 Real=0:00:00.0)
[05/31 13:53:21    196s] End AAE Lib Interpolated Model. (MEM=4628.07 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 13:53:22    196s] Total number of fetched objects 36
[05/31 13:53:22    196s] AAE_INFO-618: Total number of nets in the design is 40,  100.0 percent of the nets selected for SI analysis
[05/31 13:53:22    196s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 13:53:22    196s] End delay calculation. (MEM=4003.23 CPU=0:00:00.0 REAL=0:00:01.0)
[05/31 13:53:22    196s] End delay calculation (fullDC). (MEM=3474.39 CPU=0:00:00.5 REAL=0:00:01.0)
[05/31 13:53:22    196s] Save waveform /tmp/innovus_temp_1000984_linrack12.bioeelocal_ssokolovskiy_5P1KWF/.AAE_IpCK5r/.AAE_1000984/waveform.data...
[05/31 13:53:22    196s] *** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 4742.2M) ***
[05/31 13:53:23    197s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4734.2M)
[05/31 13:53:23    197s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/31 13:53:23    197s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4734.2M)
[05/31 13:53:23    197s] 
[05/31 13:53:23    197s] Executing IPO callback for view pruning ..
[05/31 13:53:23    197s] Starting SI iteration 2
[05/31 13:53:23    197s] Calculate early delays in OCV mode...
[05/31 13:53:23    197s] Calculate late delays in OCV mode...
[05/31 13:53:23    197s] Start delay calculation (fullDC) (1 T). (MEM=4034.24)
[05/31 13:53:23    197s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[05/31 13:53:23    197s] End AAE Lib Interpolated Model. (MEM=4682.34 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 13:53:23    197s] Glitch Analysis: View view_slow_mission -- Total Number of Nets Skipped = 0. 
[05/31 13:53:23    197s] Glitch Analysis: View view_slow_mission -- Total Number of Nets Analyzed = 36. 
[05/31 13:53:23    197s] Total number of fetched objects 36
[05/31 13:53:23    197s] AAE_INFO-618: Total number of nets in the design is 40,  0.0 percent of the nets selected for SI analysis
[05/31 13:53:23    197s] End delay calculation. (MEM=4055.09 CPU=0:00:00.0 REAL=0:00:00.0)
[05/31 13:53:23    197s] End delay calculation (fullDC). (MEM=4055.09 CPU=0:00:00.0 REAL=0:00:00.0)
[05/31 13:53:23    197s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 4732.5M) ***
[05/31 13:53:23    197s] 
[05/31 13:53:23    197s] Creating Lib Analyzer ...
[05/31 13:53:23    197s] 
[05/31 13:53:23    197s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/31 13:53:23    197s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 13:53:23    197s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/31 13:53:23    197s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 13:53:23    197s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/31 13:53:23    197s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/31 13:53:23    197s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/31 13:53:23    197s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/31 13:53:23    197s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/31 13:53:23    197s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/31 13:53:23    197s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/31 13:53:23    197s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/31 13:53:23    197s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/31 13:53:23    197s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/31 13:53:23    197s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/31 13:53:23    197s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 13:53:23    197s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/31 13:53:23    197s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 13:53:23    197s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/31 13:53:23    197s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/31 13:53:23    197s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/31 13:53:23    197s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/31 13:53:23    197s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/31 13:53:23    197s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/31 13:53:23    197s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/31 13:53:23    197s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/31 13:53:23    197s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/31 13:53:23    197s] Summary for sequential cells identification: 
[05/31 13:53:23    197s]   Identified SBFF number: 299
[05/31 13:53:23    197s]   Identified MBFF number: 75
[05/31 13:53:23    197s]   Identified SB Latch number: 22
[05/31 13:53:23    197s]   Identified MB Latch number: 0
[05/31 13:53:23    197s]   Not identified SBFF number: 15
[05/31 13:53:23    197s]   Not identified MBFF number: 0
[05/31 13:53:23    197s]   Not identified SB Latch number: 0
[05/31 13:53:23    197s]   Not identified MB Latch number: 0
[05/31 13:53:23    197s]   Number of sequential cells which are not FFs: 45
[05/31 13:53:23    197s]  Visiting view : view_slow_mission
[05/31 13:53:23    197s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[05/31 13:53:23    197s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[05/31 13:53:23    197s]  Visiting view : view_fast_mission
[05/31 13:53:23    197s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/31 13:53:23    197s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/31 13:53:23    197s] TLC MultiMap info (StdDelay):
[05/31 13:53:23    197s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[05/31 13:53:23    197s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[05/31 13:53:23    197s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[05/31 13:53:23    197s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[05/31 13:53:23    197s]  Setting StdDelay to: 6.1ps
[05/31 13:53:23    197s] 
[05/31 13:53:23    197s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/31 13:53:24    197s] Total number of usable buffers from Lib Analyzer: 30 ( UDB116SVT24_BUF_1 UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_3P5 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_10 UDB116SVT24_BUF_S_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_12P5 UDB116SVT24_BUF_16 UDB116SVT24_BUF_16P5 UDB116SVT24_BUF_24 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32)
[05/31 13:53:24    197s] Total number of usable inverters from Lib Analyzer: 27 ( UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_3 UDB116SVT24_INV_4 UDB116SVT24_INV_S_3 UDB116SVT24_INV_5 UDB116SVT24_INV_S_4 UDB116SVT24_INV_6 UDB116SVT24_INV_S_5 UDB116SVT24_INV_S_6 UDB116SVT24_INV_8 UDB116SVT24_INV_S_7 UDB116SVT24_INV_9 UDB116SVT24_INV_S_8 UDB116SVT24_INV_10 UDB116SVT24_INV_S_9 UDB116SVT24_INV_S_10 UDB116SVT24_INV_12 UDB116SVT24_INV_S_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_18 UDB116SVT24_INV_20 UDB116SVT24_INV_24 UDB116SVT24_INV_32)
[05/31 13:53:24    197s] Total number of usable delay cells from Lib Analyzer: 0 ()
[05/31 13:53:24    197s] 
[05/31 13:53:24    197s] {RT rc_slow 0 2 10  {8 0} 1}
[05/31 13:53:26    198s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:19 mem=4748.5M
[05/31 13:53:27    199s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:19 mem=4748.5M
[05/31 13:53:27    199s] Creating Lib Analyzer, finished. 
[05/31 13:53:27    199s] *** Done Building Timing Graph (cpu=0:00:03.6 real=0:00:07.0 totSessionCpu=0:03:19 mem=4748.5M)
[05/31 13:53:27    199s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4748.5M, EPOCH TIME: 1748714007.424138
[05/31 13:53:27    199s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:53:27    199s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:53:27    199s] 
[05/31 13:53:27    199s] 
[05/31 13:53:27    199s]  Skipping Pre_CCE_Colorizing (1369+2)!
[05/31 13:53:27    199s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.209, REAL:0.426, MEM:4748.5M, EPOCH TIME: 1748714007.850435
[05/31 13:53:27    199s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:53:27    199s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:53:27    199s] 
------------------------------------------------------------------
     Track Opt Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 99.452  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   10    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 40.052%
------------------------------------------------------------------

[05/31 13:53:27    199s] **optDesign ... cpu = 0:00:11, real = 0:00:42, mem = 4060.8M, totSessionCpu=0:03:19 **
[05/31 13:53:27    199s] Begin: Collecting metrics
[05/31 13:53:28    199s] 
 ------------------------------------------------------------------------------------ 
| Snapshot        | WNS    | TNS | Density (%) | Resource               | DRVs       |
|                 | ALL (ns)     |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+--------+-----+-------------+----------+-------------+------+-----|
| initial_summary | 99.452 |   0 |       40.05 | 0:00:01  |        4706 |    0 |   0 |
 ------------------------------------------------------------------------------------ 
[05/31 13:53:28    199s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:01.0, peak res=4060.8M, current mem=4060.8M)

[05/31 13:53:28    199s] End: Collecting metrics
[05/31 13:53:28    199s] OPTC: m4 20.0 50.0
[05/31 13:53:28    199s] OPTC: view 50.0
[05/31 13:53:28    199s] Setting latch borrow mode to budget during optimization.
[05/31 13:53:28    199s] **INFO: flowCheckPoint #2 OptimizationPass1
[05/31 13:53:28    199s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/31 13:53:28    199s] Deleting Lib Analyzer.
[05/31 13:53:28    199s] **INFO: Start fixing DRV (Mem = 4701.57M) ...
[05/31 13:53:28    199s] Begin: GigaOpt DRV Optimization
[05/31 13:53:28    199s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 1 
[05/31 13:53:28    199s] *** DrvOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:03:19.6/0:05:42.7 (0.6), mem = 4701.6M
[05/31 13:53:28    199s] End AAE Lib Interpolated Model. (MEM=4701.57 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 13:53:28    199s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1000984.11
[05/31 13:53:28    199s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/31 13:53:28    199s] 
[05/31 13:53:28    199s] Creating Lib Analyzer ...
[05/31 13:53:29    200s] Total number of usable buffers from Lib Analyzer: 30 ( UDB116SVT24_BUF_1 UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_3P5 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_10 UDB116SVT24_BUF_S_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_12P5 UDB116SVT24_BUF_16 UDB116SVT24_BUF_16P5 UDB116SVT24_BUF_24 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32)
[05/31 13:53:29    200s] Total number of usable inverters from Lib Analyzer: 27 ( UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_3 UDB116SVT24_INV_4 UDB116SVT24_INV_S_3 UDB116SVT24_INV_5 UDB116SVT24_INV_S_4 UDB116SVT24_INV_6 UDB116SVT24_INV_S_5 UDB116SVT24_INV_S_6 UDB116SVT24_INV_8 UDB116SVT24_INV_S_7 UDB116SVT24_INV_9 UDB116SVT24_INV_S_8 UDB116SVT24_INV_10 UDB116SVT24_INV_S_9 UDB116SVT24_INV_S_10 UDB116SVT24_INV_12 UDB116SVT24_INV_S_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_18 UDB116SVT24_INV_20 UDB116SVT24_INV_24 UDB116SVT24_INV_32)
[05/31 13:53:29    200s] Total number of usable delay cells from Lib Analyzer: 0 ()
[05/31 13:53:29    200s] 
[05/31 13:53:29    200s] {RT rc_slow 0 2 10  {8 0} 1}
[05/31 13:53:31    201s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:21 mem=4705.6M
[05/31 13:53:31    201s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:21 mem=4705.6M
[05/31 13:53:31    201s] Creating Lib Analyzer, finished. 
[05/31 13:53:31    201s] #optDebug: Start CG creation (mem=4705.6M)
[05/31 13:53:31    201s]  ...initializing CG 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 13:53:32    201s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 13:53:32    201s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 13:53:32    201s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 13:53:33    201s] ToF 82.9880um
[05/31 13:53:33    202s] (cpu=0:00:00.7, mem=4890.0M)
[05/31 13:53:33    202s]  ...processing cgPrt (cpu=0:00:00.7, mem=4890.0M)
[05/31 13:53:33    202s]  ...processing cgEgp (cpu=0:00:00.7, mem=4890.0M)
[05/31 13:53:33    202s]  ...processing cgPbk (cpu=0:00:00.7, mem=4890.0M)
[05/31 13:53:33    202s]  ...processing cgNrb(cpu=0:00:00.7, mem=4890.0M)
[05/31 13:53:33    202s]  ...processing cgObs (cpu=0:00:00.7, mem=4890.0M)
[05/31 13:53:33    202s]  ...processing cgCon (cpu=0:00:00.7, mem=4890.0M)
[05/31 13:53:33    202s]  ...processing cgPdm (cpu=0:00:00.7, mem=4890.0M)
[05/31 13:53:33    202s] #optDebug: Finish CG creation (cpu=0:00:00.7, mem=4890.0M)
[05/31 13:53:33    202s] 
[05/31 13:53:33    202s] Active Setup views: view_slow_mission 
[05/31 13:53:33    202s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4890.0M, EPOCH TIME: 1748714013.894818
[05/31 13:53:33    202s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:53:33    202s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:53:34    202s] 
[05/31 13:53:34    202s] 
[05/31 13:53:34    202s]  Skipping Pre_CCE_Colorizing (1369+2)!
[05/31 13:53:34    202s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.208, REAL:0.414, MEM:4890.0M, EPOCH TIME: 1748714014.308642
[05/31 13:53:34    202s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:53:34    202s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:53:34    202s] [oiPhyDebug] optDemand 9709200.00, spDemand 9709200.00.
[05/31 13:53:34    202s] [LDM::Info] TotalInstCnt at InitDesignMc1: 10
[05/31 13:53:34    202s] [LDM::Info] maxLocalDensity 0.96, TinyGridDensity 1000.00 
[05/31 13:53:34    202s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:03:23 mem=4890.0M
[05/31 13:53:34    202s] OPERPROF: Starting DPlace-Init at level 1, MEM:4890.0M, EPOCH TIME: 1748714014.339235
[05/31 13:53:34    202s] Processing tracks to init pin-track alignment.
[05/31 13:53:34    202s] z: 1, totalTracks: 1
[05/31 13:53:34    202s] z: 3, totalTracks: 1
[05/31 13:53:34    202s] z: 5, totalTracks: 1
[05/31 13:53:34    202s] z: 7, totalTracks: 1
[05/31 13:53:34    202s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[05/31 13:53:34    202s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/31 13:53:34    202s] Initializing Route Infrastructure for color support ...
[05/31 13:53:34    202s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:4890.0M, EPOCH TIME: 1748714014.339404
[05/31 13:53:34    202s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.003, REAL:0.003, MEM:4890.0M, EPOCH TIME: 1748714014.342101
[05/31 13:53:34    202s] Route Infrastructure Initialized for color support successfully.
[05/31 13:53:34    202s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/31 13:53:34    202s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4890.0M, EPOCH TIME: 1748714014.347618
[05/31 13:53:34    202s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:53:34    202s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:53:34    202s] 
[05/31 13:53:34    202s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 13:53:34    202s] 
[05/31 13:53:34    202s]  Skipping Pre_CCE_Colorizing (1369+2)!
[05/31 13:53:34    202s] 
[05/31 13:53:34    202s]  Skipping Bad Lib Cell Checking (CMU) !
[05/31 13:53:34    202s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.207, REAL:0.422, MEM:4890.0M, EPOCH TIME: 1748714014.769493
[05/31 13:53:34    202s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4890.0M, EPOCH TIME: 1748714014.769548
[05/31 13:53:34    202s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4890.0M, EPOCH TIME: 1748714014.769599
[05/31 13:53:34    202s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=4890.0MB).
[05/31 13:53:34    202s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.216, REAL:0.430, MEM:4890.0M, EPOCH TIME: 1748714014.769668
[05/31 13:53:34    202s] [LDM::Info] SmallGridBinSize=20 TinyGridBinSize=10
[05/31 13:53:34    202s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 10
[05/31 13:53:34    202s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:03:23 mem=4890.0M
[05/31 13:53:34    202s] ### Creating RouteCongInterface, started
[05/31 13:53:34    202s] {MMLU 0 0 36}
[05/31 13:53:34    202s] [oiLAM] Zs 11, 12
[05/31 13:53:34    202s] ### Creating LA Mngr. totSessionCpu=0:03:23 mem=4890.0M
[05/31 13:53:34    202s] ### Creating LA Mngr, finished. totSessionCpu=0:03:23 mem=4890.0M
[05/31 13:53:34    202s] ### Creating RouteCongInterface, finished
[05/31 13:53:35    202s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 13:53:35    203s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 13:53:35    203s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 13:53:35    203s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 13:53:35    203s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 13:53:35    203s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 13:53:35    203s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 13:53:36    203s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 13:53:36    203s] AoF 617.8860um
[05/31 13:53:36    203s] DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
[05/31 13:53:36    203s] [GPS-DRV] Optimizer inputs ============================= 
[05/31 13:53:36    203s] [GPS-DRV] drvFixingStage: Small Scale
[05/31 13:53:36    203s] [GPS-DRV] costLowerBound: 0.1
[05/31 13:53:36    203s] [GPS-DRV] setupTNSCost  : 0.3
[05/31 13:53:36    203s] [GPS-DRV] maxIter       : 10
[05/31 13:53:36    203s] [GPS-DRV] numExtraItersOnHighCongestion: 0
[05/31 13:53:36    203s] [GPS-DRV] Optimizer parameters ============================= 
[05/31 13:53:36    203s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[05/31 13:53:36    203s] [GPS-DRV] maxDensity (design): 0.95
[05/31 13:53:36    203s] [GPS-DRV] maxLocalDensity: 0.96
[05/31 13:53:36    203s] [GPS-DRV] MaxBufDistForPlaceBlk: 108um
[05/31 13:53:36    203s] [GPS-DRV] Dflt RT Characteristic Length 66.789um AoF 617.886um x 1
[05/31 13:53:36    203s] [GPS-DRV] isCPECostingOn: false
[05/31 13:53:36    203s] [GPS-DRV] MaintainWNS: 1
[05/31 13:53:36    203s] [GPS-DRV] All active and enabled setup views
[05/31 13:53:36    203s] [GPS-DRV]     view_slow_mission
[05/31 13:53:36    203s] [GPS-DRV] MarginForMaxTran: 0 (in which tool's ExtraDrcMargin: 0.2)
[05/31 13:53:36    203s] [GPS-DRV] MarginForMaxCap : 0 (in which tool's ExtraDrcMargin: 0.2)
[05/31 13:53:36    203s] [GPS-DRV] -congEffort: high
[05/31 13:53:36    203s] [GPS-DRV] 2DC {3 0 1 0 0 0}
[05/31 13:53:36    203s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[05/31 13:53:36    203s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4890.0M, EPOCH TIME: 1748714016.379538
[05/31 13:53:36    203s] Found 0 hard placement blockage before merging.
[05/31 13:53:36    203s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:4890.0M, EPOCH TIME: 1748714016.379607
[05/31 13:53:36    203s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:0.3)
[05/31 13:53:36    203s] [GPS-DRV] ROI - unit(Area: 125280; LeakageP: 1.57599e-08; DynamicP: 125280)DBU
[05/31 13:53:36    203s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/31 13:53:36    203s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[05/31 13:53:36    203s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/31 13:53:36    203s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/31 13:53:36    203s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/31 13:53:36    203s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/31 13:53:36    203s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    99.45|     0.00|       0|       0|       0| 40.05%|          |         |
[05/31 13:53:36    203s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/31 13:53:36    203s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    99.45|     0.00|       0|       0|       0| 40.05%| 0:00:00.0|  4906.0M|
[05/31 13:53:36    203s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/31 13:53:36    203s] Bottom Preferred Layer:
[05/31 13:53:36    203s]     None
[05/31 13:53:36    203s] Via Pillar Rule:
[05/31 13:53:36    203s]     None
[05/31 13:53:36    203s] Finished writing unified metrics of routing constraints.
[05/31 13:53:36    203s] 
[05/31 13:53:36    203s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=4906.0M) ***
[05/31 13:53:36    203s] 
[05/31 13:53:36    203s] Deleting 0 temporary hard placement blockage(s).
[05/31 13:53:36    203s] Total-nets :: 36, Stn-nets :: 0, ratio :: 0 %, Total-len 92.029, Stn-len 0
[05/31 13:53:36    203s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 10
[05/31 13:53:36    203s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4906.0M, EPOCH TIME: 1748714016.397743
[05/31 13:53:36    203s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10).
[05/31 13:53:36    203s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:53:36    203s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:53:36    203s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:53:36    203s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.015, REAL:0.015, MEM:4813.0M, EPOCH TIME: 1748714016.413104
[05/31 13:53:36    203s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1000984.11
[05/31 13:53:36    203s] *** DrvOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:04.0/0:00:08.0 (0.5), totSession cpu/real = 0:03:23.6/0:05:50.7 (0.6), mem = 4813.0M
[05/31 13:53:36    203s] 
[05/31 13:53:36    203s] =============================================================================================
[05/31 13:53:36    203s]  Step TAT Report : DrvOpt #1 / optDesign #1                                     23.10-p003_1
[05/31 13:53:36    203s] =============================================================================================
[05/31 13:53:36    203s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/31 13:53:36    203s] ---------------------------------------------------------------------------------------------
[05/31 13:53:36    203s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:53:36    203s] [ LibAnalyzerInit        ]      1   0:00:03.5  (  44.0 % )     0:00:03.5 /  0:00:01.8    0.5
[05/31 13:53:36    203s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:53:36    203s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.4 /  0:00:00.2    0.5
[05/31 13:53:36    203s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:53:36    203s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:53:36    203s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:53:36    203s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:53:36    203s] [ DrvFindVioNets         ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:53:36    203s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:53:36    203s] [ DetailPlaceInit        ]      1   0:00:00.4  (   5.4 % )     0:00:00.4 /  0:00:00.2    0.5
[05/31 13:53:36    203s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:53:36    203s] [ MISC                   ]          0:00:04.0  (  50.4 % )     0:00:04.0 /  0:00:02.0    0.5
[05/31 13:53:36    203s] ---------------------------------------------------------------------------------------------
[05/31 13:53:36    203s]  DrvOpt #1 TOTAL                    0:00:08.0  ( 100.0 % )     0:00:08.0 /  0:00:04.0    0.5
[05/31 13:53:36    203s] ---------------------------------------------------------------------------------------------
[05/31 13:53:36    203s] 
[05/31 13:53:36    203s] drv optimizer changes nothing and skips refinePlace
[05/31 13:53:36    203s] End: GigaOpt DRV Optimization
[05/31 13:53:36    203s] **optDesign ... cpu = 0:00:16, real = 0:00:51, mem = 4164.7M, totSessionCpu=0:03:24 **
[05/31 13:53:36    203s] Begin: Collecting metrics
[05/31 13:53:36    203s] 
 ------------------------------------------------------------------------------------------------------------------- 
| Snapshot        | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                 | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary |           |   99.452 |           |        0 |       40.05 | 0:00:01  |        4706 |    0 |   0 |
| drv_eco_fixing  |     0.000 |   99.452 |         0 |        0 |       40.05 | 0:00:08  |        4813 |    0 |   0 |
 ------------------------------------------------------------------------------------------------------------------- 
[05/31 13:53:36    203s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=4164.7M, current mem=4164.7M)

[05/31 13:53:36    203s] End: Collecting metrics
[05/31 13:53:36    203s] *info:
[05/31 13:53:36    203s] **INFO: Completed fixing DRV (CPU Time = 0:00:04, Mem = 4812.96M).
[05/31 13:53:36    203s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4813.0M, EPOCH TIME: 1748714016.745319
[05/31 13:53:36    203s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:53:36    203s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:53:37    203s] 
[05/31 13:53:37    203s] 
[05/31 13:53:37    203s]  Skipping Pre_CCE_Colorizing (1369+2)!
[05/31 13:53:37    203s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.209, REAL:0.449, MEM:4813.0M, EPOCH TIME: 1748714017.194501
[05/31 13:53:37    203s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:53:37    203s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:53:37    203s] 
------------------------------------------------------------------
     SI Timing Summary (cpu=0.07min real=0.13min mem=4813.0M)
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 99.452  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   10    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 40.052%
------------------------------------------------------------------

[05/31 13:53:37    203s] **optDesign ... cpu = 0:00:16, real = 0:00:52, mem = 4164.8M, totSessionCpu=0:03:24 **
[05/31 13:53:37    203s]   DRV Snapshot: (REF)
[05/31 13:53:37    203s]          Tran DRV: 0 (0)
[05/31 13:53:37    203s]           Cap DRV: 0 (0)
[05/31 13:53:37    203s]        Fanout DRV: 0 (0)
[05/31 13:53:37    203s]            Glitch: 0 (0)
[05/31 13:53:37    203s] *** Timing Is met
[05/31 13:53:37    203s] *** Check timing (0:00:00.0)
[05/31 13:53:37    203s] *** Setup timing is met (target slack 0ns)
[05/31 13:53:37    203s] Skipping post route harden opt
[05/31 13:53:37    203s] Running refinePlace -preserveRouting true -hardFence false
[05/31 13:53:37    203s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:4871.3M, EPOCH TIME: 1748714017.247825
[05/31 13:53:37    203s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:4871.3M, EPOCH TIME: 1748714017.247872
[05/31 13:53:37    203s] OPERPROF:     Starting DPlace-Init at level 3, MEM:4871.3M, EPOCH TIME: 1748714017.247905
[05/31 13:53:37    203s] Processing tracks to init pin-track alignment.
[05/31 13:53:37    203s] z: 1, totalTracks: 1
[05/31 13:53:37    203s] z: 3, totalTracks: 1
[05/31 13:53:37    203s] z: 5, totalTracks: 1
[05/31 13:53:37    203s] z: 7, totalTracks: 1
[05/31 13:53:37    203s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[05/31 13:53:37    203s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/31 13:53:37    203s] Initializing Route Infrastructure for color support ...
[05/31 13:53:37    203s] OPERPROF:       Starting Route-Infrastructure-Color-Support-Init at level 4, MEM:4871.3M, EPOCH TIME: 1748714017.248045
[05/31 13:53:37    203s] OPERPROF:       Finished Route-Infrastructure-Color-Support-Init at level 4, CPU:0.003, REAL:0.003, MEM:4871.3M, EPOCH TIME: 1748714017.250727
[05/31 13:53:37    203s] Route Infrastructure Initialized for color support successfully.
[05/31 13:53:37    203s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/31 13:53:37    203s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:4871.3M, EPOCH TIME: 1748714017.256436
[05/31 13:53:37    203s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:53:37    203s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:53:37    203s] Processing tracks to init pin-track alignment.
[05/31 13:53:37    203s] z: 1, totalTracks: 1
[05/31 13:53:37    203s] z: 3, totalTracks: 1
[05/31 13:53:37    203s] z: 5, totalTracks: 1
[05/31 13:53:37    203s] z: 7, totalTracks: 1
[05/31 13:53:37    204s] 
[05/31 13:53:37    204s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 13:53:37    204s] 
[05/31 13:53:37    204s]  Skipping Pre_CCE_Colorizing (1369+2)!
[05/31 13:53:37    204s] 
[05/31 13:53:37    204s]  Skipping Bad Lib Cell Checking (CMU) !
[05/31 13:53:37    204s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.209, REAL:0.430, MEM:4871.3M, EPOCH TIME: 1748714017.686473
[05/31 13:53:37    204s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:4871.3M, EPOCH TIME: 1748714017.686530
[05/31 13:53:37    204s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:4871.3M, EPOCH TIME: 1748714017.686570
[05/31 13:53:37    204s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=4871.3MB).
[05/31 13:53:37    204s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.218, REAL:0.439, MEM:4871.3M, EPOCH TIME: 1748714017.686636
[05/31 13:53:37    204s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.218, REAL:0.439, MEM:4871.3M, EPOCH TIME: 1748714017.686654
[05/31 13:53:37    204s] TDRefine: refinePlace mode is spiral
[05/31 13:53:37    204s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1000984.4
[05/31 13:53:37    204s] OPERPROF:   Starting Refine-Place at level 2, MEM:4871.3M, EPOCH TIME: 1748714017.686698
[05/31 13:53:37    204s] *** Starting refinePlace (0:03:24 mem=4871.3M) ***
[05/31 13:53:37    204s] Total net bbox length = 9.452e+01 (5.050e+01 4.402e+01) (ext = 7.623e+01)
[05/31 13:53:37    204s] 
[05/31 13:53:37    204s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 13:53:37    204s] 
[05/31 13:53:37    204s]  Skipping Pre_CCE_Colorizing (1369+2)!
[05/31 13:53:37    204s] OPERPROF:     Starting RPlace-Color-Fixed-Insts at level 3, MEM:4871.3M, EPOCH TIME: 1748714017.686904
[05/31 13:53:37    204s] # Found 0 legal fixed insts to color.
[05/31 13:53:37    204s] OPERPROF:     Finished RPlace-Color-Fixed-Insts at level 3, CPU:0.000, REAL:0.000, MEM:4871.3M, EPOCH TIME: 1748714017.686940
[05/31 13:53:37    204s] OPERPROF:     Starting Placement-Init-Reg-Wire-Search-Tree at level 3, MEM:4871.3M, EPOCH TIME: 1748714017.686972
[05/31 13:53:37    204s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[05/31 13:53:37    204s] OPERPROF:     Finished Placement-Init-Reg-Wire-Search-Tree at level 3, CPU:0.000, REAL:0.000, MEM:4871.3M, EPOCH TIME: 1748714017.687034
[05/31 13:53:37    204s] Set min layer with default ( 2 )
[05/31 13:53:37    204s] Set max layer with default ( 127 )
[05/31 13:53:37    204s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 13:53:37    204s] Min route layer (adjusted) = 2
[05/31 13:53:37    204s] Max route layer (adjusted) = 11
[05/31 13:53:37    204s] Set min layer with default ( 2 )
[05/31 13:53:37    204s] Set max layer with default ( 127 )
[05/31 13:53:37    204s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 13:53:37    204s] Min route layer (adjusted) = 2
[05/31 13:53:37    204s] Max route layer (adjusted) = 11
[05/31 13:53:37    204s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:4871.3M, EPOCH TIME: 1748714017.690886
[05/31 13:53:37    204s] Starting refinePlace ...
[05/31 13:53:37    204s] Set min layer with default ( 2 )
[05/31 13:53:37    204s] Set max layer with default ( 127 )
[05/31 13:53:37    204s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 13:53:37    204s] Min route layer (adjusted) = 2
[05/31 13:53:37    204s] Max route layer (adjusted) = 11
[05/31 13:53:37    204s] One DDP V2 for no tweak run.
[05/31 13:53:37    204s] Set min layer with default ( 2 )
[05/31 13:53:37    204s] Set max layer with default ( 127 )
[05/31 13:53:37    204s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 13:53:37    204s] Min route layer (adjusted) = 2
[05/31 13:53:37    204s] Max route layer (adjusted) = 11
[05/31 13:53:37    204s] DDP initSite1 nrRow 9 nrJob 9
[05/31 13:53:37    204s] DDP markSite nrRow 9 nrJob 9
[05/31 13:53:37    204s] ** Cut row section cpu time 0:00:00.0.
[05/31 13:53:37    204s]  ** Cut row section real time 0:00:00.0.
[05/31 13:53:37    204s]    Spread Effort: high, post-route mode, useDDP on.
[05/31 13:53:37    204s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=4871.3MB) @(0:03:24 - 0:03:24).
[05/31 13:53:37    204s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/31 13:53:37    204s] wireLenOptFixPriorityInst 0 inst fixed
[05/31 13:53:37    204s] Move report: Total RTC Spread moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/31 13:53:37    204s] 
[05/31 13:53:37    204s]  === Spiral for Logical I: (movable: 10) ===
[05/31 13:53:37    204s] 
[05/31 13:53:37    204s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[05/31 13:53:37    204s] 
[05/31 13:53:37    204s]  Info: 0 filler has been deleted!
[05/31 13:53:37    204s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[05/31 13:53:37    204s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[05/31 13:53:37    204s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/31 13:53:37    204s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=4839.3MB) @(0:03:24 - 0:03:24).
[05/31 13:53:37    204s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/31 13:53:37    204s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 4839.3MB
[05/31 13:53:37    204s] Statistics of distance of Instance movement in refine placement:
[05/31 13:53:37    204s]   maximum (X+Y) =         0.00 um
[05/31 13:53:37    204s]   mean    (X+Y) =         0.00 um
[05/31 13:53:37    204s] Summary Report:
[05/31 13:53:37    204s] Instances move: 0 (out of 10 movable)
[05/31 13:53:37    204s] Instances flipped: 0
[05/31 13:53:37    204s] Mean displacement: 0.00 um
[05/31 13:53:37    204s] Max displacement: 0.00 um 
[05/31 13:53:37    204s] Physical-only instances move: 0 (out of 0 movable physical-only)
[05/31 13:53:37    204s] Total instances moved : 0
[05/31 13:53:37    204s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:0.012, REAL:0.045, MEM:4839.3M, EPOCH TIME: 1748714017.736010
[05/31 13:53:37    204s] Total net bbox length = 9.452e+01 (5.050e+01 4.402e+01) (ext = 7.623e+01)
[05/31 13:53:37    204s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 4839.3MB
[05/31 13:53:37    204s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=4839.3MB) @(0:03:24 - 0:03:24).
[05/31 13:53:37    204s] *** Finished refinePlace (0:03:24 mem=4839.3M) ***
[05/31 13:53:37    204s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1000984.4
[05/31 13:53:37    204s] OPERPROF:   Finished Refine-Place at level 2, CPU:0.016, REAL:0.050, MEM:4839.3M, EPOCH TIME: 1748714017.736206
[05/31 13:53:37    204s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:4839.3M, EPOCH TIME: 1748714017.736231
[05/31 13:53:37    204s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10).
[05/31 13:53:37    204s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:53:37    204s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:53:37    204s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:53:37    204s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.015, REAL:0.028, MEM:4781.3M, EPOCH TIME: 1748714017.764390
[05/31 13:53:37    204s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:0.249, REAL:0.517, MEM:4781.3M, EPOCH TIME: 1748714017.764445
[05/31 13:53:37    204s] {MMLU 0 0 36}
[05/31 13:53:37    204s] [oiLAM] Zs 11, 12
[05/31 13:53:37    204s] ### Creating LA Mngr. totSessionCpu=0:03:24 mem=4781.3M
[05/31 13:53:37    204s] ### Creating LA Mngr, finished. totSessionCpu=0:03:24 mem=4781.3M
[05/31 13:53:37    204s] Default Rule : ""
[05/31 13:53:37    204s] Non Default Rules :
[05/31 13:53:37    204s] Worst Slack : 214748.365 ns
[05/31 13:53:37    204s] 
[05/31 13:53:37    204s] Start Assign Priority Nets ...
[05/31 13:53:37    204s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[05/31 13:53:37    204s] Existing Priority Nets 0 (0.0%)
[05/31 13:53:37    204s] Assigned Priority Nets 0 (0.0%)
[05/31 13:53:37    204s] 
[05/31 13:53:37    204s] Set Prefer Layer Routing Effort ...
[05/31 13:53:37    204s] Total Net(38) IPOed(0) PreferLayer(0) -> MediumEffort(0)
[05/31 13:53:37    204s] 
[05/31 13:53:37    204s] {MMLU 0 0 36}
[05/31 13:53:37    204s] [oiLAM] Zs 11, 12
[05/31 13:53:37    204s] ### Creating LA Mngr. totSessionCpu=0:03:24 mem=4810.4M
[05/31 13:53:37    204s] ### Creating LA Mngr, finished. totSessionCpu=0:03:24 mem=4810.4M
[05/31 13:53:37    204s] Default Rule : ""
[05/31 13:53:37    204s] Non Default Rules :
[05/31 13:53:37    204s] Worst Slack : 99.452 ns
[05/31 13:53:37    204s] 
[05/31 13:53:37    204s] Start Assign Priority Nets ...
[05/31 13:53:37    204s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[05/31 13:53:37    204s] Existing Priority Nets 0 (0.0%)
[05/31 13:53:37    204s] Assigned Priority Nets 0 (0.0%)
[05/31 13:53:37    204s] Begin: Collecting metrics
[05/31 13:53:38    204s] 
 --------------------------------------------------------------------------------------------------------------------- 
| Snapshot          | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                   | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary   |           |   99.452 |           |        0 |       40.05 | 0:00:01  |        4706 |    0 |   0 |
| drv_eco_fixing    |     0.000 |   99.452 |         0 |        0 |       40.05 | 0:00:08  |        4813 |    0 |   0 |
| route_type_fixing |           |          |           |          |             | 0:00:00  |        4781 |      |     |
 --------------------------------------------------------------------------------------------------------------------- 
[05/31 13:53:38    204s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:01.0, peak res=4164.7M, current mem=4163.9M)

[05/31 13:53:38    204s] End: Collecting metrics
[05/31 13:53:38    204s] Latch borrow mode reset to max_borrow
[05/31 13:53:38    204s] {MMLU 0 0 36}
[05/31 13:53:38    204s] [oiLAM] Zs 11, 12
[05/31 13:53:38    204s] ### Creating LA Mngr. totSessionCpu=0:03:24 mem=4781.4M
[05/31 13:53:38    204s] ### Creating LA Mngr, finished. totSessionCpu=0:03:24 mem=4781.4M
[05/31 13:53:38    204s] Reported timing to dir ./timingReports
[05/31 13:53:38    204s] **optDesign ... cpu = 0:00:16, real = 0:00:53, mem = 4163.4M, totSessionCpu=0:03:24 **
[05/31 13:53:38    204s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4781.4M, EPOCH TIME: 1748714018.234589
[05/31 13:53:38    204s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:53:38    204s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:53:38    204s] 
[05/31 13:53:38    204s] 
[05/31 13:53:38    204s]  Skipping Pre_CCE_Colorizing (1369+2)!
[05/31 13:53:38    204s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.207, REAL:0.412, MEM:4781.4M, EPOCH TIME: 1748714018.646465
[05/31 13:53:38    204s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:53:38    204s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:53:38    204s] 
------------------------------------------------------------------
     Track Opt Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):| 99.452  | 99.452  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|   10    |   10    |
+--------------------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 40.052%
------------------------------------------------------------------

[05/31 13:53:38    204s] Begin: Collecting metrics
[05/31 13:53:38    204s] **INFO: Starting Blocking QThread with 1 CPU
[05/31 13:53:38    204s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[05/31 13:53:38      0s] *** QThread MetricCollect [begin] (optDesign #1) : mem = 0.5M
[05/31 13:53:39      0s] Ending "set_metric_additional_insts" (total cpu=0:00:00.1, real=0:00:01.0, peak res=4163.9M, current mem=2950.4M)
[05/31 13:53:39      0s] Ending "set_metric_inst_count_area" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3085.0M, current mem=3079.6M)
[05/31 13:53:39      0s] *** QThread MetricCollect [finish] (optDesign #1) : cpu/real = 0:00:00.2/0:00:00.5 (0.4), mem = 0.5M
[05/31 13:53:39      0s] 
[05/31 13:53:39      0s] =============================================================================================
[05/31 13:53:39      0s]  Step TAT Report : QThreadWorker #1 / optDesign #1                              23.10-p003_1
[05/31 13:53:39      0s] =============================================================================================
[05/31 13:53:39      0s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/31 13:53:39      0s] ---------------------------------------------------------------------------------------------
[05/31 13:53:39      0s] [ MISC                   ]          0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.2    0.4
[05/31 13:53:39      0s] ---------------------------------------------------------------------------------------------
[05/31 13:53:39      0s]  QThreadWorker #1 TOTAL             0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.2    0.4
[05/31 13:53:39      0s] ---------------------------------------------------------------------------------------------
[05/31 13:53:39      0s] 

[05/31 13:53:39    204s]  
_______________________________________________________________________
[05/31 13:53:39    204s]  --------------------------------------------------------------------------------------------------------------------- 
[05/31 13:53:39    204s] | Snapshot          | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
[05/31 13:53:39    204s] |                   | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
[05/31 13:53:39    204s] |-------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
[05/31 13:53:39    204s] | initial_summary   |           |   99.452 |           |        0 |       40.05 | 0:00:01  |        4706 |    0 |   0 |
[05/31 13:53:39    204s] | drv_eco_fixing    |     0.000 |   99.452 |         0 |        0 |       40.05 | 0:00:08  |        4813 |    0 |   0 |
[05/31 13:53:39    204s] | route_type_fixing |           |          |           |          |             | 0:00:00  |        4781 |      |     |
[05/31 13:53:39    204s] | final_summary     |           |   99.452 |           |        0 |       40.05 | 0:00:01  |        4798 |    0 |   0 |
[05/31 13:53:39    204s]  --------------------------------------------------------------------------------------------------------------------- 
[05/31 13:53:39    204s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:01.0, peak res=4163.9M, current mem=4154.2M)

[05/31 13:53:39    204s] End: Collecting metrics
[05/31 13:53:39    204s] OPTC: user 20.0
[05/31 13:53:39    204s] **optDesign ... cpu = 0:00:17, real = 0:00:54, mem = 4154.2M, totSessionCpu=0:03:25 **
[05/31 13:53:40    204s]  ReSet Options after AAE Based Opt flow 
[05/31 13:53:40    204s] 
[05/31 13:53:40    204s] TimeStamp Deleting Cell Server Begin ...
[05/31 13:53:40    204s] Deleting Lib Analyzer.
[05/31 13:53:40    204s] 
[05/31 13:53:40    204s] TimeStamp Deleting Cell Server End ...
[05/31 13:53:40    204s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[05/31 13:53:40    204s] Type 'man IMPOPT-3195' for more detail.
[05/31 13:53:40    204s] *** Finished optDesign ***
[05/31 13:53:40    204s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/31 13:53:40    204s] UM:*                                                                   final
[05/31 13:53:40    204s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/31 13:53:40    204s] UM:*                                                                   opt_design_postroute
[05/31 13:53:40    204s] 
[05/31 13:53:40    204s] Creating Lib Analyzer ...
[05/31 13:53:40    204s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/31 13:53:40    204s] 
[05/31 13:53:40    204s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/31 13:53:40    204s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 13:53:40    204s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/31 13:53:40    204s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 13:53:40    204s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/31 13:53:40    204s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/31 13:53:40    204s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/31 13:53:40    204s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/31 13:53:40    204s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/31 13:53:40    204s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/31 13:53:40    204s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/31 13:53:40    204s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/31 13:53:40    204s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/31 13:53:40    204s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/31 13:53:40    204s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/31 13:53:40    204s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 13:53:40    204s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/31 13:53:40    204s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 13:53:40    204s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/31 13:53:40    204s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/31 13:53:40    204s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/31 13:53:40    204s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/31 13:53:40    204s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/31 13:53:40    204s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/31 13:53:40    204s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/31 13:53:40    204s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/31 13:53:40    204s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/31 13:53:40    204s] Summary for sequential cells identification: 
[05/31 13:53:40    204s]   Identified SBFF number: 299
[05/31 13:53:40    204s]   Identified MBFF number: 75
[05/31 13:53:40    204s]   Identified SB Latch number: 22
[05/31 13:53:40    204s]   Identified MB Latch number: 0
[05/31 13:53:40    204s]   Not identified SBFF number: 15
[05/31 13:53:40    204s]   Not identified MBFF number: 0
[05/31 13:53:40    204s]   Not identified SB Latch number: 0
[05/31 13:53:40    204s]   Not identified MB Latch number: 0
[05/31 13:53:40    204s]   Number of sequential cells which are not FFs: 45
[05/31 13:53:40    204s]  Visiting view : view_slow_mission
[05/31 13:53:40    204s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[05/31 13:53:40    204s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[05/31 13:53:40    204s]  Visiting view : view_fast_mission
[05/31 13:53:40    204s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/31 13:53:40    204s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/31 13:53:40    204s] TLC MultiMap info (StdDelay):
[05/31 13:53:40    204s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[05/31 13:53:40    204s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[05/31 13:53:40    204s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[05/31 13:53:40    204s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[05/31 13:53:40    204s]  Setting StdDelay to: 6.1ps
[05/31 13:53:40    204s] 
[05/31 13:53:40    204s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/31 13:53:41    205s] Total number of usable buffers from Lib Analyzer: 48 ( UDB116SVT24_BUF_1 UDB116SVT24_BUF_L_1 UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_S_1 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_M_2 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_S_2 UDB116SVT24_BUF_S_1P5 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_3P5 UDB116SVT24_BUF_S_3 UDB116SVT24_BUF_S_2P5 UDB116SVT24_BUF_M_4 UDB116SVT24_BUF_S_4 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_5 UDB116SVT24_BUF_S_5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_S_6 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_7P5 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_S_8 UDB116SVT24_BUF_10 UDB116SVT24_BUF_S_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_S_12 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_12P5 UDB116SVT24_BUF_16 UDB116SVT24_BUF_S_16 UDB116SVT24_BUF_16P5 UDB116SVT24_BUF_S_20 UDB116SVT24_BUF_24 UDB116SVT24_BUF_S_24 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32 UDB116SVT24_BUF_S_32)
[05/31 13:53:41    205s] Total number of usable inverters from Lib Analyzer: 37 ( UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_S_1 UDB116SVT24_INV_S_0P75 UDB116SVT24_INV_3 UDB116SVT24_INV_S_2 UDB116SVT24_INV_S_1P5 UDB116SVT24_INV_S_1P25 UDB116SVT24_INV_4 UDB116SVT24_INV_S_3 UDB116SVT24_INV_S_2P5 UDB116SVT24_INV_5 UDB116SVT24_INV_S_4 UDB116SVT24_INV_6 UDB116SVT24_INV_S_5 UDB116SVT24_INV_S_6 UDB116SVT24_INV_8 UDB116SVT24_INV_S_7 UDB116SVT24_INV_9 UDB116SVT24_INV_S_8 UDB116SVT24_INV_10 UDB116SVT24_INV_S_9 UDB116SVT24_INV_S_10 UDB116SVT24_INV_12 UDB116SVT24_INV_S_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_S_16 UDB116SVT24_INV_18 UDB116SVT24_INV_20 UDB116SVT24_INV_S_20 UDB116SVT24_INV_24 UDB116SVT24_INV_S_24 UDB116SVT24_INV_32 UDB116SVT24_INV_S_32)
[05/31 13:53:41    205s] Total number of usable delay cells from Lib Analyzer: 0 ()
[05/31 13:53:41    205s] 
[05/31 13:53:41    205s] {RT rc_slow 0 2 10  {8 0} 1}
[05/31 13:53:43    206s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:27 mem=4797.5M
[05/31 13:53:44    206s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:27 mem=4797.5M
[05/31 13:53:44    206s] Creating Lib Analyzer, finished. 
[05/31 13:54:32    207s] Info: final physical memory for 2 CRR processes is 1817.87MB.
[05/31 13:54:35    207s] Info: Summary of CRR changes:
[05/31 13:54:35    207s]       - Timing transform commits:       0
[05/31 13:54:35    207s] 
[05/31 13:54:35    207s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:19.6 real=  0:02:07)
[05/31 13:54:35    207s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[05/31 13:54:35    207s] 	OPT_RUNTIME:         Extraction (count =  1): (cpu=0:00:06.5 real=0:00:16.5)
[05/31 13:54:35    207s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:04.0 real=0:00:08.3)
[05/31 13:54:35    207s] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:04.3 real=0:00:08.9)
[05/31 13:54:35    207s] 	OPT_RUNTIME:           setupOpt (count =  1): (cpu=0:00:00.3 real=0:00:00.5)
[05/31 13:54:35    207s] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:00.2 real=0:00:00.4)
[05/31 13:54:35    207s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[05/31 13:54:35    207s] Deleting Lib Analyzer.
[05/31 13:54:35    207s] Info: Destroy the CCOpt slew target map.
[05/31 13:54:35    207s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/31 13:54:35    207s] clean pInstBBox. size 0
[05/31 13:54:35    207s] setAnalysisMode -usefulSkew already set.
[05/31 13:54:35    207s] Cell adder LLGs are deleted
[05/31 13:54:35    207s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:54:35    207s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:54:35    207s] Info: pop threads available for lower-level modules during optimization.
[05/31 13:54:35    207s] *** optDesign #1 [finish] () : cpu/real = 0:00:19.1/0:01:49.5 (0.2), totSession cpu/real = 0:03:27.1/0:06:49.5 (0.5), mem = 4797.5M
[05/31 13:54:35    207s] 
[05/31 13:54:35    207s] =============================================================================================
[05/31 13:54:35    207s]  Final TAT Report : optDesign #1                                                23.10-p003_1
[05/31 13:54:35    207s] =============================================================================================
[05/31 13:54:35    207s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/31 13:54:35    207s] ---------------------------------------------------------------------------------------------
[05/31 13:54:35    207s] [ InitOpt                ]      1   0:00:17.6  (  16.1 % )     0:00:17.9 /  0:00:01.1    0.1
[05/31 13:54:35    207s] [ DrvOpt                 ]      1   0:00:08.0  (   7.3 % )     0:00:08.0 /  0:00:04.0    0.5
[05/31 13:54:35    207s] [ ViewPruning            ]      6   0:00:03.7  (   3.4 % )     0:00:03.7 /  0:00:01.8    0.5
[05/31 13:54:35    207s] [ LayerAssignment        ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:54:35    207s] [ OptSummaryReport       ]      3   0:00:01.4  (   1.3 % )     0:00:01.4 /  0:00:00.7    0.5
[05/31 13:54:35    207s] [ MetricReport           ]      4   0:00:02.2  (   2.0 % )     0:00:02.2 /  0:00:00.5    0.2
[05/31 13:54:35    207s] [ DrvReport              ]      4   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.0    0.2
[05/31 13:54:35    207s] [ CellServerInit         ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.0    0.6
[05/31 13:54:35    207s] [ LibAnalyzerInit        ]      1   0:00:03.9  (   3.6 % )     0:00:03.9 /  0:00:02.0    0.5
[05/31 13:54:35    207s] [ CheckPlace             ]      1   0:00:00.3  (   0.3 % )     0:00:00.3 /  0:00:00.2    0.5
[05/31 13:54:35    207s] [ RefinePlace            ]      1   0:00:00.5  (   0.5 % )     0:00:00.5 /  0:00:00.3    0.5
[05/31 13:54:35    207s] [ ExtractRC              ]      1   0:00:16.5  (  15.0 % )     0:00:16.5 /  0:00:06.5    0.4
[05/31 13:54:35    207s] [ UpdateTimingGraph      ]     10   0:00:02.3  (   2.1 % )     0:00:07.3 /  0:00:03.6    0.5
[05/31 13:54:35    207s] [ FullDelayCalc          ]      2   0:00:01.2  (   1.1 % )     0:00:01.2 /  0:00:00.6    0.5
[05/31 13:54:35    207s] [ TimingUpdate           ]     13   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.0    0.4
[05/31 13:54:35    207s] [ TimingReport           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:54:35    207s] [ MISC                   ]          0:00:51.6  (  47.1 % )     0:00:51.6 /  0:00:00.4    0.0
[05/31 13:54:35    207s] ---------------------------------------------------------------------------------------------
[05/31 13:54:35    207s]  optDesign #1 TOTAL                 0:01:49.5  ( 100.0 % )     0:01:49.5 /  0:00:19.1    0.2
[05/31 13:54:35    207s] ---------------------------------------------------------------------------------------------
[05/31 13:54:35    207s] 
[05/31 13:54:35    207s] 
[05/31 13:54:35    207s] TimeStamp Deleting Cell Server Begin ...
[05/31 13:54:35    207s] 
[05/31 13:54:35    207s] TimeStamp Deleting Cell Server End ...
[05/31 13:54:35    207s] #Complete trackOpt.
[05/31 13:54:35    207s] ### generate_postroute_timing_data starts on Sat May 31 13:54:35 2025 with memory = 4156.80 (MB), peak = 4219.41 (MB)
[05/31 13:54:35    207s] #Reporting timing...
[05/31 13:54:35    207s] ### report_timing starts on Sat May 31 13:54:35 2025 with memory = 4157.05 (MB), peak = 4219.41 (MB)
[05/31 13:54:35    207s] ### report_timing cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.1 GB
[05/31 13:54:35    207s] #Normalized TNS: 0.000 -> 0.000, r2r 0.000 -> 0.000, unit 1000.000, clk period 100.000 (ns)
[05/31 13:54:35    207s] #Stage 1: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4045.19 (MB), peak = 4219.41 (MB)
[05/31 13:54:35    207s] #Library Standard Delay: 6.10ps
[05/31 13:54:35    207s] #Slack threshold: 0.00ps
[05/31 13:54:35    207s] ### generate_net_cdm_timing starts on Sat May 31 13:54:35 2025 with memory = 4045.19 (MB), peak = 4219.41 (MB)
[05/31 13:54:35    207s] ### generate_net_cdm_timing cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.1 GB
[05/31 13:54:35    207s] #*** Analyzed 0 timing critical paths, and collected 0.
[05/31 13:54:35    207s] #Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4045.19 (MB), peak = 4219.41 (MB)
[05/31 13:54:35    207s] 
[05/31 13:54:35    207s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/31 13:54:35    207s] TLC MultiMap info (StdDelay):
[05/31 13:54:35    207s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[05/31 13:54:35    207s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[05/31 13:54:35    207s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[05/31 13:54:35    207s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[05/31 13:54:35    207s]  Setting StdDelay to: 6.1ps
[05/31 13:54:35    207s] 
[05/31 13:54:35    207s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/31 13:54:35    207s] {RT rc_slow 0 2 10  {8 0} 1}
[05/31 13:54:37    209s] #Stage 3: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 4050.20 (MB), peak = 4219.41 (MB)
[05/31 13:54:37    209s] **WARN: (TCLCMD-1403):	'The -tcl_list output format of report_timing will not be supported in future releases of the software.   Path collections generated by 'report_timing -collection'  can be used instead for programmatic access to timing report data. The  report_timing -tcl_list will continue to work in this release - but, you should update your scripts to use path collections so that they are compatible with future releases.'
[05/31 13:54:37    209s] #Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4050.20 (MB), peak = 4219.41 (MB)
[05/31 13:54:37    209s] Un-suppress "**WARN ..." messages.
[05/31 13:54:37    209s] ### generate_postroute_timing_data cpu:00:00:02, real:00:00:02, mem:4.0 GB, peak:4.1 GB
[05/31 13:54:37    209s] Worst slack reported in the design = 99.795105 (late)
[05/31 13:54:37    209s] *** writeDesignTiming (0:00:00.0) ***
[05/31 13:54:37    209s] ### Time Record (Optimization) is uninstalled.
[05/31 13:54:37    209s] #**INFO: auto set of droutePostRouteSwapVia to multiCut
[05/31 13:54:37    209s] % Begin globalDetailRoute (date=05/31 13:54:37, mem=4017.2M)
[05/31 13:54:37    209s] 
[05/31 13:54:37    209s] globalDetailRoute
[05/31 13:54:37    209s] 
[05/31 13:54:37    209s] #Start globalDetailRoute on Sat May 31 13:54:37 2025
[05/31 13:54:37    209s] #
[05/31 13:54:37    209s] ### Time Record (globalDetailRoute) is installed.
[05/31 13:54:37    209s] ### Time Record (Pre Callback) is installed.
[05/31 13:54:37    209s] Closing parasitic data file '/tmp/innovus_temp_1000984_linrack12.bioeelocal_ssokolovskiy_5P1KWF/adder_1000984_43CbfX.rcdb.d/adder.rcdb.d': 36 access done (mem: 4725.988M)
[05/31 13:54:37    209s] eee: RC Grid memory freed = 1188 (3 X 3 X 11 X 12b)
[05/31 13:54:37    209s] ### Time Record (Pre Callback) is uninstalled.
[05/31 13:54:37    209s] ### Time Record (DB Import) is installed.
[05/31 13:54:37    209s] ### Time Record (Timing Data Generation) is installed.
[05/31 13:54:37    209s] ### Time Record (Timing Data Generation) is uninstalled.
[05/31 13:54:37    209s] eee: RC Grid memory allocated = 1188 (3 X 3 X 11 X 12b)
[05/31 13:54:37    209s] eee: pegSigSF=1.070000
[05/31 13:54:37    209s] Initializing multi-corner resistance tables ...
[05/31 13:54:37    209s] eee: Grid unit RC data computation started
[05/31 13:54:37    209s] eee: Grid unit RC data computation completed
[05/31 13:54:37    209s] eee: l=1 avDens=0.001193 usedTrk=0.222222 availTrk=186.206897 sigTrk=0.222222
[05/31 13:54:37    209s] eee: l=2 avDens=0.034829 usedTrk=9.403704 availTrk=270.000000 sigTrk=9.403704
[05/31 13:54:37    209s] eee: l=3 avDens=0.022664 usedTrk=5.439259 availTrk=240.000000 sigTrk=5.439259
[05/31 13:54:37    209s] eee: l=4 avDens=0.014150 usedTrk=1.697963 availTrk=120.000000 sigTrk=1.697963
[05/31 13:54:37    209s] eee: l=5 avDens=0.008358 usedTrk=0.501481 availTrk=60.000000 sigTrk=0.501481
[05/31 13:54:37    209s] eee: l=6 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 13:54:37    209s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 13:54:37    209s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 13:54:37    209s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 13:54:37    209s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 13:54:37    209s] eee: l=11 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 13:54:37    209s] eee: LAM-FP: thresh=1 ; dimX=88.450000 ; dimY=86.000000 ; multX=1.000000 ; multY=1.000000 ; minP=80 ; fpMult=1.000000 ;
[05/31 13:54:37    209s] eee: LAM: n=32 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.091700 aWlH=0.000000 lMod=0 pMax=0.811100 pMod=83 pModAss=50 wcR=0.664000 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.660000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[05/31 13:54:37    209s] eee: NetCapCache creation started. (Current Mem: 4723.988M) 
[05/31 13:54:37    209s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 4723.988M) 
[05/31 13:54:37    209s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(7.076000, 6.880000)], Layers = [f(11) b(0)], Grid size = 5.400000 um, Grid Dim = (2 X 2)
[05/31 13:54:37    209s] eee: Metal Layers Info:
[05/31 13:54:37    209s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/31 13:54:37    209s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[05/31 13:54:37    209s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/31 13:54:37    209s] eee: |       M1 |   1 |   0.040 |   0.040 |   0.116 |  0.159 |  14.77 | V | 0 |  1 |
[05/31 13:54:37    209s] eee: |       M2 |   2 |   0.040 |   0.040 |   0.080 |  0.174 |  20.55 | H | 0 |  1 |
[05/31 13:54:37    209s] eee: |       C1 |   3 |   0.044 |   0.046 |   0.090 |  0.185 |  12.71 | V | 0 |  1 |
[05/31 13:54:37    209s] eee: |       C2 |   4 |   0.044 |   0.046 |   0.090 |  0.184 |  12.75 | H | 0 |  1 |
[05/31 13:54:37    209s] eee: |       C3 |   5 |   0.044 |   0.046 |   0.090 |  0.184 |  12.71 | V | 0 |  1 |
[05/31 13:54:37    209s] eee: |       C4 |   6 |   0.044 |   0.046 |   0.090 |  0.185 |  12.70 | H | 0 |  1 |
[05/31 13:54:37    209s] eee: |       C5 |   7 |   0.044 |   0.046 |   0.090 |  0.194 |  12.75 | V | 0 |  1 |
[05/31 13:54:37    209s] eee: |       JA |   8 |   0.450 |   0.450 |   0.900 |  0.371 |   0.03 | H | 0 |  1 |
[05/31 13:54:37    209s] eee: |       QA |   9 |   1.200 |   1.200 |   2.400 |  0.385 |   0.01 | V | 0 |  1 |
[05/31 13:54:37    209s] eee: |       QB |  10 |   1.200 |   1.200 |   2.400 |  0.372 |   0.01 | H | 0 |  1 |
[05/31 13:54:37    209s] eee: |       LB |  11 |   1.800 |   1.800 |   3.600 |  0.366 |   0.01 | V | 0 |  1 |
[05/31 13:54:37    209s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/31 13:54:37    209s] eee: uC/uR for corner rc_slow, min-width/min-spacing, 30 perc over/under densities.
[05/31 13:54:37    209s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U9 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 13:54:37    209s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U9 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 13:54:37    209s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U8 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 13:54:37    209s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U8 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 13:54:37    209s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 13:54:37    209s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 13:54:37    209s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 13:54:37    209s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 13:54:37    209s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 13:54:37    209s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 13:54:37    209s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 13:54:37    209s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 13:54:37    209s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 13:54:37    209s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 13:54:37    209s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 13:54:37    209s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 13:54:37    209s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance U2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 13:54:37    209s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance U2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 13:54:37    209s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance U3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 13:54:37    209s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance U3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 13:54:37    209s] ### Net info: total nets: 40
[05/31 13:54:37    209s] ### Net info: dirty nets: 0
[05/31 13:54:37    209s] ### Net info: marked as disconnected nets: 0
[05/31 13:54:37    209s] ### Net info: fully routed nets: 36
[05/31 13:54:37    209s] ### Net info: trivial (< 2 pins) nets: 4
[05/31 13:54:37    209s] ### Net info: unrouted nets: 0
[05/31 13:54:37    209s] ### Net info: re-extraction nets: 0
[05/31 13:54:37    209s] ### Net info: ignored nets: 0
[05/31 13:54:37    209s] ### Net info: skip routing nets: 0
[05/31 13:54:37    209s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 13:54:37    209s] #Start reading timing information from file .timing_file_1000984.tif.gz ...
[05/31 13:54:37    209s] #Read in timing information for 29 ports, 10 instances from timing file .timing_file_1000984.tif.gz.
[05/31 13:54:37    209s] ### import design signature (31): route=30553648 fixed_route=1224426920 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1855374417 dirty_area=0 del_dirty_area=0 cell=825922003 placement=2054706412 pin_access=1860623234 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=1224426920 sns=1224426920
[05/31 13:54:37    209s] ### Time Record (DB Import) is uninstalled.
[05/31 13:54:37    209s] #NanoRoute Version 23.10-p003_1 NR240109-1512/23_10-UB
[05/31 13:54:37    209s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 13:54:37    209s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 13:54:37    209s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 13:54:37    209s] ### Time Record (Data Preparation) is installed.
[05/31 13:54:37    209s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 13:54:37    209s] ### Time Record (Data Preparation) is uninstalled.
[05/31 13:54:37    209s] ### Time Record (Global Routing) is installed.
[05/31 13:54:37    209s] ### Time Record (Global Routing) is uninstalled.
[05/31 13:54:37    209s] #Total number of trivial nets (e.g. < 2 pins) = 4 (skipped).
[05/31 13:54:37    209s] #Total number of routable nets = 36.
[05/31 13:54:37    209s] #Total number of nets in the design = 40.
[05/31 13:54:37    209s] #36 routable nets have routed wires.
[05/31 13:54:37    209s] ### Time Record (Data Preparation) is installed.
[05/31 13:54:37    209s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 13:54:37    209s] #Start routing data preparation on Sat May 31 13:54:37 2025
[05/31 13:54:37    209s] #
[05/31 13:54:37    209s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 13:54:37    209s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 13:54:37    209s] ### Time Record (Cell Pin Access) is installed.
[05/31 13:54:37    209s] #Initial pin access analysis.
[05/31 13:54:37    209s] #Detail pin access analysis.
[05/31 13:54:37    209s] ### Time Record (Cell Pin Access) is uninstalled.
[05/31 13:54:37    209s] # M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
[05/31 13:54:37    209s] # M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
[05/31 13:54:37    209s] # C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/31 13:54:37    209s] # C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/31 13:54:37    209s] # C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/31 13:54:37    209s] # C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/31 13:54:37    209s] # C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/31 13:54:37    209s] # JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
[05/31 13:54:37    209s] # QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/31 13:54:37    209s] # QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/31 13:54:37    209s] # LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
[05/31 13:54:37    209s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[05/31 13:54:37    209s] #Bottom routing layer index=1(M1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
[05/31 13:54:37    209s] #shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
[05/31 13:54:37    209s] #pin_access_rlayer=3(C1)
[05/31 13:54:37    209s] #shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=1
[05/31 13:54:37    209s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[05/31 13:54:37    209s] #enable_dpt_layer_shield=F
[05/31 13:54:37    209s] #has_line_end_grid=F
[05/31 13:54:37    209s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4022.97 (MB), peak = 4219.41 (MB)
[05/31 13:54:37    209s] #Using user defined Ggrids in DB.
[05/31 13:54:38    210s] #Done routing data preparation.
[05/31 13:54:38    210s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4027.53 (MB), peak = 4219.41 (MB)
[05/31 13:54:38    210s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 13:54:38    210s] #Start instance access analysis using 1 thread...
[05/31 13:54:38    210s] #Set layer M1 to be advanced pin access layer.
[05/31 13:54:38    210s] ### Time Record (Instance Pin Access) is installed.
[05/31 13:54:38    210s] #0 instance pins are hard to access
[05/31 13:54:38    210s] #Instance access analysis statistics:
[05/31 13:54:38    210s] #Cpu time = 00:00:00
[05/31 13:54:38    210s] #Elapsed time = 00:00:00
[05/31 13:54:38    210s] #Increased memory = 0.00 (MB)
[05/31 13:54:38    210s] #Total memory = 4027.53 (MB)
[05/31 13:54:38    210s] #Peak memory = 4219.41 (MB)
[05/31 13:54:38    210s] ### Time Record (Instance Pin Access) is uninstalled.
[05/31 13:54:38    210s] #Number of broken nets after global wire extraction is 1 (out of 36)
[05/31 13:54:38    210s] #
[05/31 13:54:38    210s] #Finished routing data preparation on Sat May 31 13:54:38 2025
[05/31 13:54:38    210s] #
[05/31 13:54:38    210s] #Cpu time = 00:00:01
[05/31 13:54:38    210s] #Elapsed time = 00:00:01
[05/31 13:54:38    210s] #Increased memory = 8.39 (MB)
[05/31 13:54:38    210s] #Total memory = 4027.53 (MB)
[05/31 13:54:38    210s] #Peak memory = 4219.41 (MB)
[05/31 13:54:38    210s] #
[05/31 13:54:38    210s] ### Time Record (Data Preparation) is uninstalled.
[05/31 13:54:38    210s] ### Time Record (Global Routing) is installed.
[05/31 13:54:38    210s] #
[05/31 13:54:38    210s] #Start global routing on Sat May 31 13:54:38 2025
[05/31 13:54:38    210s] #
[05/31 13:54:38    210s] #
[05/31 13:54:38    210s] #Start global routing initialization on Sat May 31 13:54:38 2025
[05/31 13:54:38    210s] #
[05/31 13:54:38    210s] #Number of eco nets is 0
[05/31 13:54:38    210s] #
[05/31 13:54:38    210s] #Start global routing data preparation on Sat May 31 13:54:38 2025
[05/31 13:54:38    210s] #
[05/31 13:54:38    210s] ### build_merged_routing_blockage_rect_list starts on Sat May 31 13:54:38 2025 with memory = 4027.53 (MB), peak = 4219.41 (MB)
[05/31 13:54:38    210s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB
[05/31 13:54:38    210s] #Start routing resource analysis on Sat May 31 13:54:38 2025
[05/31 13:54:38    210s] #
[05/31 13:54:38    210s] ### init_is_bin_blocked starts on Sat May 31 13:54:38 2025 with memory = 4027.53 (MB), peak = 4219.41 (MB)
[05/31 13:54:38    210s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB
[05/31 13:54:38    210s] ### PDHT_Row_Thread::compute_flow_cap starts on Sat May 31 13:54:38 2025 with memory = 4027.53 (MB), peak = 4219.41 (MB)
[05/31 13:54:38    210s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB
[05/31 13:54:38    210s] ### adjust_flow_cap starts on Sat May 31 13:54:38 2025 with memory = 4027.53 (MB), peak = 4219.41 (MB)
[05/31 13:54:38    210s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB
[05/31 13:54:38    210s] ### adjust_flow_per_partial_route_obs starts on Sat May 31 13:54:38 2025 with memory = 4027.53 (MB), peak = 4219.41 (MB)
[05/31 13:54:38    210s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB
[05/31 13:54:38    210s] ### set_via_blocked starts on Sat May 31 13:54:38 2025 with memory = 4027.53 (MB), peak = 4219.41 (MB)
[05/31 13:54:38    210s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB
[05/31 13:54:38    210s] ### copy_flow starts on Sat May 31 13:54:38 2025 with memory = 4027.53 (MB), peak = 4219.41 (MB)
[05/31 13:54:38    210s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB
[05/31 13:54:38    210s] #Routing resource analysis is done on Sat May 31 13:54:38 2025
[05/31 13:54:38    210s] #
[05/31 13:54:38    210s] ### report_flow_cap starts on Sat May 31 13:54:38 2025 with memory = 4027.53 (MB), peak = 4219.41 (MB)
[05/31 13:54:38    210s] #  Resource Analysis:
[05/31 13:54:38    210s] #
[05/31 13:54:38    210s] #               Routing  #Avail      #Track     #Total     %Gcell
[05/31 13:54:38    210s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[05/31 13:54:38    210s] #  --------------------------------------------------------------
[05/31 13:54:38    210s] #  M1             V          16          45          25    60.00%
[05/31 13:54:38    210s] #  M2             H          58          27          25     0.00%
[05/31 13:54:38    210s] #  C1             V          53          26          25     8.00%
[05/31 13:54:38    210s] #  C2             H          76           0          25     0.00%
[05/31 13:54:38    210s] #  C3             V          79           0          25     0.00%
[05/31 13:54:38    210s] #  C4             H          76           0          25     0.00%
[05/31 13:54:38    210s] #  C5             V          79           0          25     0.00%
[05/31 13:54:38    210s] #  JA             H           7           0          25     0.00%
[05/31 13:54:38    210s] #  QA             V           2           0          25    60.00%
[05/31 13:54:38    210s] #  QB             H           2           0          25    60.00%
[05/31 13:54:38    210s] #  LB             V           1           0          25    80.00%
[05/31 13:54:38    210s] #  --------------------------------------------------------------
[05/31 13:54:38    210s] #  Total                    449      12.53%         275    24.36%
[05/31 13:54:38    210s] #
[05/31 13:54:38    210s] #
[05/31 13:54:38    210s] #
[05/31 13:54:38    210s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB
[05/31 13:54:38    210s] ### analyze_m2_tracks starts on Sat May 31 13:54:38 2025 with memory = 4027.53 (MB), peak = 4219.41 (MB)
[05/31 13:54:38    210s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB
[05/31 13:54:38    210s] ### report_initial_resource starts on Sat May 31 13:54:38 2025 with memory = 4027.53 (MB), peak = 4219.41 (MB)
[05/31 13:54:38    210s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB
[05/31 13:54:38    210s] ### mark_pg_pins_accessibility starts on Sat May 31 13:54:38 2025 with memory = 4027.53 (MB), peak = 4219.41 (MB)
[05/31 13:54:38    210s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB
[05/31 13:54:38    210s] ### set_net_region starts on Sat May 31 13:54:38 2025 with memory = 4027.53 (MB), peak = 4219.41 (MB)
[05/31 13:54:38    210s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB
[05/31 13:54:38    210s] #
[05/31 13:54:38    210s] #Global routing data preparation is done on Sat May 31 13:54:38 2025
[05/31 13:54:38    210s] #
[05/31 13:54:38    210s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4027.53 (MB), peak = 4219.41 (MB)
[05/31 13:54:38    210s] #
[05/31 13:54:38    210s] ### prepare_level starts on Sat May 31 13:54:38 2025 with memory = 4027.53 (MB), peak = 4219.41 (MB)
[05/31 13:54:38    210s] ### init level 1 starts on Sat May 31 13:54:38 2025 with memory = 4027.53 (MB), peak = 4219.41 (MB)
[05/31 13:54:38    210s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB
[05/31 13:54:38    210s] ### Level 1 hgrid = 5 X 5
[05/31 13:54:38    210s] ### prepare_level_flow starts on Sat May 31 13:54:38 2025 with memory = 4027.53 (MB), peak = 4219.41 (MB)
[05/31 13:54:38    210s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB
[05/31 13:54:38    210s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB
[05/31 13:54:38    210s] #
[05/31 13:54:38    210s] #Global routing initialization is done on Sat May 31 13:54:38 2025
[05/31 13:54:38    210s] #
[05/31 13:54:38    210s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4027.53 (MB), peak = 4219.41 (MB)
[05/31 13:54:38    210s] #
[05/31 13:54:38    210s] #start global routing iteration 1...
[05/31 13:54:38    210s] ### init_flow_edge starts on Sat May 31 13:54:38 2025 with memory = 4027.53 (MB), peak = 4219.41 (MB)
[05/31 13:54:38    210s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB
[05/31 13:54:38    210s] ### cal_flow starts on Sat May 31 13:54:38 2025 with memory = 4027.53 (MB), peak = 4219.41 (MB)
[05/31 13:54:38    210s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB
[05/31 13:54:38    210s] ### routing at level 1 (topmost level) iter 0
[05/31 13:54:38    210s] ### measure_qor starts on Sat May 31 13:54:38 2025 with memory = 4027.66 (MB), peak = 4219.41 (MB)
[05/31 13:54:38    210s] ### measure_congestion starts on Sat May 31 13:54:38 2025 with memory = 4027.66 (MB), peak = 4219.41 (MB)
[05/31 13:54:38    210s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB
[05/31 13:54:38    210s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB
[05/31 13:54:38    210s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4027.66 (MB), peak = 4219.41 (MB)
[05/31 13:54:38    210s] #
[05/31 13:54:38    210s] #start global routing iteration 2...
[05/31 13:54:38    210s] ### routing at level 1 (topmost level) iter 1
[05/31 13:54:38    210s] ### measure_qor starts on Sat May 31 13:54:38 2025 with memory = 4027.66 (MB), peak = 4219.41 (MB)
[05/31 13:54:38    210s] ### measure_congestion starts on Sat May 31 13:54:38 2025 with memory = 4027.66 (MB), peak = 4219.41 (MB)
[05/31 13:54:38    210s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB
[05/31 13:54:38    210s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB
[05/31 13:54:38    210s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4027.66 (MB), peak = 4219.41 (MB)
[05/31 13:54:38    210s] #
[05/31 13:54:38    210s] ### route_end starts on Sat May 31 13:54:38 2025 with memory = 4027.66 (MB), peak = 4219.41 (MB)
[05/31 13:54:38    210s] #
[05/31 13:54:38    210s] #Total number of trivial nets (e.g. < 2 pins) = 4 (skipped).
[05/31 13:54:38    210s] #Total number of routable nets = 36.
[05/31 13:54:38    210s] #Total number of nets in the design = 40.
[05/31 13:54:38    210s] #
[05/31 13:54:38    210s] #36 routable nets have routed wires.
[05/31 13:54:38    210s] #
[05/31 13:54:38    210s] #Routed nets constraints summary:
[05/31 13:54:38    210s] #-----------------------------
[05/31 13:54:38    210s] #        Rules   Unconstrained  
[05/31 13:54:38    210s] #-----------------------------
[05/31 13:54:38    210s] #      Default              36  
[05/31 13:54:38    210s] #-----------------------------
[05/31 13:54:38    210s] #        Total              36  
[05/31 13:54:38    210s] #-----------------------------
[05/31 13:54:38    210s] #
[05/31 13:54:38    210s] #Routing constraints summary of the whole design:
[05/31 13:54:38    210s] #-----------------------------
[05/31 13:54:38    210s] #        Rules   Unconstrained  
[05/31 13:54:38    210s] #-----------------------------
[05/31 13:54:38    210s] #      Default              36  
[05/31 13:54:38    210s] #-----------------------------
[05/31 13:54:38    210s] #        Total              36  
[05/31 13:54:38    210s] #-----------------------------
[05/31 13:54:38    210s] #
[05/31 13:54:38    210s] ### adjust_flow_per_partial_route_obs starts on Sat May 31 13:54:38 2025 with memory = 4027.66 (MB), peak = 4219.41 (MB)
[05/31 13:54:38    210s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB
[05/31 13:54:38    210s] ### cal_base_flow starts on Sat May 31 13:54:38 2025 with memory = 4027.66 (MB), peak = 4219.41 (MB)
[05/31 13:54:38    210s] ### init_flow_edge starts on Sat May 31 13:54:38 2025 with memory = 4027.66 (MB), peak = 4219.41 (MB)
[05/31 13:54:38    210s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB
[05/31 13:54:38    210s] ### cal_flow starts on Sat May 31 13:54:38 2025 with memory = 4027.66 (MB), peak = 4219.41 (MB)
[05/31 13:54:38    210s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB
[05/31 13:54:38    210s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB
[05/31 13:54:38    210s] ### report_overcon starts on Sat May 31 13:54:38 2025 with memory = 4027.66 (MB), peak = 4219.41 (MB)
[05/31 13:54:38    210s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 13:54:38    210s] #
[05/31 13:54:38    210s] #  Congestion Analysis: (blocked Gcells are excluded)
[05/31 13:54:38    210s] #
[05/31 13:54:38    210s] #                 OverCon          
[05/31 13:54:38    210s] #                  #Gcell    %Gcell
[05/31 13:54:38    210s] #     Layer           (1)   OverCon  Flow/Cap
[05/31 13:54:38    210s] #  ----------------------------------------------
[05/31 13:54:38    210s] #  M1            0(0.00%)   (0.00%)     0.60  
[05/31 13:54:38    210s] #  M2            0(0.00%)   (0.00%)     0.41  
[05/31 13:54:38    210s] #  C1            0(0.00%)   (0.00%)     0.41  
[05/31 13:54:38    210s] #  C2            0(0.00%)   (0.00%)     0.03  
[05/31 13:54:38    210s] #  C3            0(0.00%)   (0.00%)     0.01  
[05/31 13:54:38    210s] #  C4            0(0.00%)   (0.00%)     0.00  
[05/31 13:54:38    210s] #  C5            0(0.00%)   (0.00%)     0.00  
[05/31 13:54:38    210s] #  JA            0(0.00%)   (0.00%)     0.00  
[05/31 13:54:38    210s] #  QA            0(0.00%)   (0.00%)     0.00  
[05/31 13:54:38    210s] #  QB            0(0.00%)   (0.00%)     0.00  
[05/31 13:54:38    210s] #  LB            0(0.00%)   (0.00%)     0.00  
[05/31 13:54:38    210s] #  ----------------------------------------------
[05/31 13:54:38    210s] #     Total      0(0.00%)   (0.00%)
[05/31 13:54:38    210s] #
[05/31 13:54:38    210s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[05/31 13:54:38    210s] #  Overflow after GR: 0.00% H + 0.00% V
[05/31 13:54:38    210s] #
[05/31 13:54:38    210s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB
[05/31 13:54:38    210s] ### cal_base_flow starts on Sat May 31 13:54:38 2025 with memory = 4027.66 (MB), peak = 4219.41 (MB)
[05/31 13:54:38    210s] ### init_flow_edge starts on Sat May 31 13:54:38 2025 with memory = 4027.66 (MB), peak = 4219.41 (MB)
[05/31 13:54:38    210s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB
[05/31 13:54:38    210s] ### cal_flow starts on Sat May 31 13:54:38 2025 with memory = 4027.66 (MB), peak = 4219.41 (MB)
[05/31 13:54:38    210s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB
[05/31 13:54:38    210s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB
[05/31 13:54:38    210s] ### generate_cong_map_content starts on Sat May 31 13:54:38 2025 with memory = 4027.66 (MB), peak = 4219.41 (MB)
[05/31 13:54:38    210s] ### Sync with Inovus CongMap starts on Sat May 31 13:54:38 2025 with memory = 4027.66 (MB), peak = 4219.41 (MB)
[05/31 13:54:38    210s] #Hotspot report including placement blocked areas
[05/31 13:54:38    210s] OPERPROF: Starting HotSpotCal at level 1, MEM:4732.5M, EPOCH TIME: 1748714078.577156
[05/31 13:54:38    210s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[05/31 13:54:38    210s] [hotspot] |   layer    |  max hotspot  | total hotspot |            hotspot bbox             |
[05/31 13:54:38    210s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[05/31 13:54:38    210s] [hotspot] |   M1(V)    |          1.00 |          1.00 |     2.16     6.48     4.32     6.88 |
[05/31 13:54:38    210s] [hotspot] |   M2(H)    |          0.00 |          0.00 |   (none)                            |
[05/31 13:54:38    210s] [hotspot] |   C1(V)    |          0.00 |          0.00 |   (none)                            |
[05/31 13:54:38    210s] [hotspot] |   C2(H)    |          0.00 |          0.00 |   (none)                            |
[05/31 13:54:38    210s] [hotspot] |   C3(V)    |          0.00 |          0.00 |   (none)                            |
[05/31 13:54:38    210s] [hotspot] |   C4(H)    |          0.00 |          0.00 |   (none)                            |
[05/31 13:54:38    210s] [hotspot] |   C5(V)    |          0.00 |          0.00 |   (none)                            |
[05/31 13:54:38    210s] [hotspot] |   JA(H)    |          0.00 |          0.00 |   (none)                            |
[05/31 13:54:38    210s] [hotspot] |   QA(V)    |          0.00 |          0.00 |   (none)                            |
[05/31 13:54:38    210s] [hotspot] |   QB(H)    |          0.00 |          0.00 |   (none)                            |
[05/31 13:54:38    210s] [hotspot] |   LB(V)    |          0.00 |          0.00 |   (none)                            |
[05/31 13:54:38    210s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[05/31 13:54:38    210s] [hotspot] |   worst    | (M1)     1.00 | (M1)     1.00 |                                     |
[05/31 13:54:38    210s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[05/31 13:54:38    210s] [hotspot] | all layers |          0.00 |          0.00 |                                     |
[05/31 13:54:38    210s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[05/31 13:54:38    210s] Local HotSpot Analysis (blockage included) (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/31 13:54:38    210s] Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[05/31 13:54:38    210s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/31 13:54:38    210s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.001, REAL:0.002, MEM:4732.5M, EPOCH TIME: 1748714078.578685
[05/31 13:54:38    210s] ### Sync with Inovus CongMap cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB
[05/31 13:54:38    210s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB
[05/31 13:54:38    210s] ### update starts on Sat May 31 13:54:38 2025 with memory = 4027.79 (MB), peak = 4219.41 (MB)
[05/31 13:54:38    210s] #Complete Global Routing.
[05/31 13:54:38    210s] #Total wire length = 92 um.
[05/31 13:54:38    210s] #Total half perimeter of net bounding box = 126 um.
[05/31 13:54:38    210s] #Total wire length on LAYER M1 = 0 um.
[05/31 13:54:38    210s] #Total wire length on LAYER M2 = 51 um.
[05/31 13:54:38    210s] #Total wire length on LAYER C1 = 29 um.
[05/31 13:54:38    210s] #Total wire length on LAYER C2 = 9 um.
[05/31 13:54:38    210s] #Total wire length on LAYER C3 = 3 um.
[05/31 13:54:38    210s] #Total wire length on LAYER C4 = 0 um.
[05/31 13:54:38    210s] #Total wire length on LAYER C5 = 0 um.
[05/31 13:54:38    210s] #Total wire length on LAYER JA = 0 um.
[05/31 13:54:38    210s] #Total wire length on LAYER QA = 0 um.
[05/31 13:54:38    210s] #Total wire length on LAYER QB = 0 um.
[05/31 13:54:38    210s] #Total wire length on LAYER LB = 0 um.
[05/31 13:54:38    210s] #Total number of vias = 63
[05/31 13:54:38    210s] #Up-Via Summary (total 63):
[05/31 13:54:38    210s] #           
[05/31 13:54:38    210s] #-----------------------
[05/31 13:54:38    210s] # M1                  5
[05/31 13:54:38    210s] # M2                 47
[05/31 13:54:38    210s] # C1                  9
[05/31 13:54:38    210s] # C2                  2
[05/31 13:54:38    210s] #-----------------------
[05/31 13:54:38    210s] #                    63 
[05/31 13:54:38    210s] #
[05/31 13:54:38    210s] ### update cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB
[05/31 13:54:38    210s] ### report_overcon starts on Sat May 31 13:54:38 2025 with memory = 4027.79 (MB), peak = 4219.41 (MB)
[05/31 13:54:38    210s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB
[05/31 13:54:38    210s] ### report_overcon starts on Sat May 31 13:54:38 2025 with memory = 4027.79 (MB), peak = 4219.41 (MB)
[05/31 13:54:38    210s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 13:54:38    210s] #Max overcon = 0 track.
[05/31 13:54:38    210s] #Total overcon = 0.00%.
[05/31 13:54:38    210s] #Worst layer Gcell overcon rate = 0.00%.
[05/31 13:54:38    210s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB
[05/31 13:54:38    210s] ### route_end cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB
[05/31 13:54:38    210s] ### global_route design signature (34): route=1793512046 net_attr=1315550273
[05/31 13:54:38    210s] #
[05/31 13:54:38    210s] #Global routing statistics:
[05/31 13:54:38    210s] #Cpu time = 00:00:00
[05/31 13:54:38    210s] #Elapsed time = 00:00:00
[05/31 13:54:38    210s] #Increased memory = 0.25 (MB)
[05/31 13:54:38    210s] #Total memory = 4027.79 (MB)
[05/31 13:54:38    210s] #Peak memory = 4219.41 (MB)
[05/31 13:54:38    210s] #
[05/31 13:54:38    210s] #Finished global routing on Sat May 31 13:54:38 2025
[05/31 13:54:38    210s] #
[05/31 13:54:38    210s] #
[05/31 13:54:38    210s] ### Time Record (Global Routing) is uninstalled.
[05/31 13:54:38    210s] ### Time Record (Data Preparation) is installed.
[05/31 13:54:38    210s] ### Time Record (Data Preparation) is uninstalled.
[05/31 13:54:38    210s] ### track-assign external-init starts on Sat May 31 13:54:38 2025 with memory = 4027.79 (MB), peak = 4219.41 (MB)
[05/31 13:54:38    210s] ### Time Record (Track Assignment) is installed.
[05/31 13:54:38    210s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 13:54:38    210s] ### Time Record (Data Preparation) is installed.
[05/31 13:54:38    210s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 13:54:38    210s] ### Time Record (Data Preparation) is uninstalled.
[05/31 13:54:38    210s] ### Time Record (Track Assignment) is uninstalled.
[05/31 13:54:38    210s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB
[05/31 13:54:38    210s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4027.79 (MB), peak = 4219.41 (MB)
[05/31 13:54:38    210s] ### track-assign engine-init starts on Sat May 31 13:54:38 2025 with memory = 4027.79 (MB), peak = 4219.41 (MB)
[05/31 13:54:38    210s] ### Time Record (Track Assignment) is installed.
[05/31 13:54:38    210s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 13:54:38    210s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB
[05/31 13:54:38    210s] ### track-assign core-engine starts on Sat May 31 13:54:38 2025 with memory = 4027.79 (MB), peak = 4219.41 (MB)
[05/31 13:54:38    210s] #Start Track Assignment.
[05/31 13:54:38    210s] #Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
[05/31 13:54:38    210s] #Complete Track Assignment.
[05/31 13:54:38    210s] #Total wire length = 92 um.
[05/31 13:54:38    210s] #Total half perimeter of net bounding box = 126 um.
[05/31 13:54:38    210s] #Total wire length on LAYER M1 = 0 um.
[05/31 13:54:38    210s] #Total wire length on LAYER M2 = 51 um.
[05/31 13:54:38    210s] #Total wire length on LAYER C1 = 29 um.
[05/31 13:54:38    210s] #Total wire length on LAYER C2 = 9 um.
[05/31 13:54:38    210s] #Total wire length on LAYER C3 = 3 um.
[05/31 13:54:38    210s] #Total wire length on LAYER C4 = 0 um.
[05/31 13:54:38    210s] #Total wire length on LAYER C5 = 0 um.
[05/31 13:54:38    210s] #Total wire length on LAYER JA = 0 um.
[05/31 13:54:38    210s] #Total wire length on LAYER QA = 0 um.
[05/31 13:54:38    210s] #Total wire length on LAYER QB = 0 um.
[05/31 13:54:38    210s] #Total wire length on LAYER LB = 0 um.
[05/31 13:54:38    210s] #Total number of vias = 63
[05/31 13:54:38    210s] #Up-Via Summary (total 63):
[05/31 13:54:38    210s] #           
[05/31 13:54:38    210s] #-----------------------
[05/31 13:54:38    210s] # M1                  5
[05/31 13:54:38    210s] # M2                 47
[05/31 13:54:38    210s] # C1                  9
[05/31 13:54:38    210s] # C2                  2
[05/31 13:54:38    210s] #-----------------------
[05/31 13:54:38    210s] #                    63 
[05/31 13:54:38    210s] #
[05/31 13:54:38    210s] ### track_assign design signature (37): route=1316500699
[05/31 13:54:38    210s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB
[05/31 13:54:38    210s] ### Time Record (Track Assignment) is uninstalled.
[05/31 13:54:38    210s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4027.79 (MB), peak = 4219.41 (MB)
[05/31 13:54:38    210s] #
[05/31 13:54:38    210s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[05/31 13:54:38    210s] #Cpu time = 00:00:01
[05/31 13:54:38    210s] #Elapsed time = 00:00:01
[05/31 13:54:38    210s] #Increased memory = 8.65 (MB)
[05/31 13:54:38    210s] #Total memory = 4027.79 (MB)
[05/31 13:54:38    210s] #Peak memory = 4219.41 (MB)
[05/31 13:54:38    210s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 13:54:38    210s] ### Time Record (Detail Routing) is installed.
[05/31 13:54:38    210s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 13:54:38    210s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 13:54:38    210s] ### Time Record (Data Preparation) is installed.
[05/31 13:54:38    210s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 13:54:38    210s] ### Time Record (Data Preparation) is uninstalled.
[05/31 13:54:38    210s] ### drc_pitch = 21000 (10.50000 um) drc_range = 12900 ( 6.45000 um) route_pitch = 19800 ( 9.90000 um) patch_pitch = 9068 ( 4.53400 um) top_route_layer = 11 top_pin_layer = 11
[05/31 13:54:38    210s] #
[05/31 13:54:38    210s] #Start Detail Routing..
[05/31 13:54:38    210s] #start initial detail routing ...
[05/31 13:54:38    210s] ### Design has 0 dirty nets, has valid drcs
[05/31 13:54:38    210s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 13:54:38    210s] #   number of violations = 4
[05/31 13:54:38    210s] #
[05/31 13:54:38    210s] #  By Layer and Type:
[05/31 13:54:38    210s] #
[05/31 13:54:38    210s] #---------+-------+------+-------+
[05/31 13:54:38    210s] #  -      | MetSpc| Short| Totals|
[05/31 13:54:38    210s] #---------+-------+------+-------+
[05/31 13:54:38    210s] #  M1     |      1|     2|      3|
[05/31 13:54:38    210s] #  M2     |      0|     1|      1|
[05/31 13:54:38    210s] #  Totals |      1|     3|      4|
[05/31 13:54:38    210s] #---------+-------+------+-------+
[05/31 13:54:38    210s] #
[05/31 13:54:38    210s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4029.69 (MB), peak = 4219.41 (MB)
[05/31 13:54:38    210s] #start 1st optimization iteration ...
[05/31 13:54:38    210s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 13:54:38    210s] #   number of violations = 1
[05/31 13:54:38    210s] #
[05/31 13:54:38    210s] #  By Layer and Type:
[05/31 13:54:38    210s] #
[05/31 13:54:38    210s] #---------+------+-------+
[05/31 13:54:38    210s] #  -      | Short| Totals|
[05/31 13:54:38    210s] #---------+------+-------+
[05/31 13:54:38    210s] #  M1     |     1|      1|
[05/31 13:54:38    210s] #  Totals |     1|      1|
[05/31 13:54:38    210s] #---------+------+-------+
[05/31 13:54:38    210s] #
[05/31 13:54:38    210s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4029.63 (MB), peak = 4219.41 (MB)
[05/31 13:54:38    210s] #start 2nd optimization iteration ...
[05/31 13:54:38    210s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 13:54:38    210s] #   number of violations = 6
[05/31 13:54:38    210s] #
[05/31 13:54:38    210s] #  By Layer and Type:
[05/31 13:54:38    210s] #
[05/31 13:54:38    210s] #---------+-------+-------+------+-------+------+-------+
[05/31 13:54:38    210s] #  -      | MetSpc| EOLSpc| Short| MinStp| Color| Totals|
[05/31 13:54:38    210s] #---------+-------+-------+------+-------+------+-------+
[05/31 13:54:38    210s] #  M1     |      1|      1|     2|      1|     1|      6|
[05/31 13:54:38    210s] #  Totals |      1|      1|     2|      1|     1|      6|
[05/31 13:54:38    210s] #---------+-------+-------+------+-------+------+-------+
[05/31 13:54:38    210s] #
[05/31 13:54:38    210s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4029.71 (MB), peak = 4219.41 (MB)
[05/31 13:54:38    210s] #start 3rd optimization iteration ...
[05/31 13:54:39    210s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 13:54:39    210s] #   number of violations = 6
[05/31 13:54:39    210s] #
[05/31 13:54:39    210s] #  By Layer and Type:
[05/31 13:54:39    210s] #
[05/31 13:54:39    210s] #---------+-------+-------+------+-------+------+-------+
[05/31 13:54:39    210s] #  -      | MetSpc| EOLSpc| Short| MinStp| Color| Totals|
[05/31 13:54:39    210s] #---------+-------+-------+------+-------+------+-------+
[05/31 13:54:39    210s] #  M1     |      1|      1|     2|      1|     1|      6|
[05/31 13:54:39    210s] #  Totals |      1|      1|     2|      1|     1|      6|
[05/31 13:54:39    210s] #---------+-------+-------+------+-------+------+-------+
[05/31 13:54:39    210s] #
[05/31 13:54:39    210s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4029.47 (MB), peak = 4219.41 (MB)
[05/31 13:54:39    210s] #start 4th optimization iteration ...
[05/31 13:54:39    211s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 13:54:39    211s] #   number of violations = 1
[05/31 13:54:39    211s] #
[05/31 13:54:39    211s] #  By Layer and Type:
[05/31 13:54:39    211s] #
[05/31 13:54:39    211s] #---------+------+-------+
[05/31 13:54:39    211s] #  -      | Short| Totals|
[05/31 13:54:39    211s] #---------+------+-------+
[05/31 13:54:39    211s] #  M1     |     1|      1|
[05/31 13:54:39    211s] #  Totals |     1|      1|
[05/31 13:54:39    211s] #---------+------+-------+
[05/31 13:54:39    211s] #
[05/31 13:54:39    211s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4029.41 (MB), peak = 4219.41 (MB)
[05/31 13:54:39    211s] #start 5th optimization iteration ...
[05/31 13:54:39    211s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 13:54:39    211s] #   number of violations = 6
[05/31 13:54:39    211s] #
[05/31 13:54:39    211s] #  By Layer and Type:
[05/31 13:54:39    211s] #
[05/31 13:54:39    211s] #---------+-------+-------+------+-------+------+-------+
[05/31 13:54:39    211s] #  -      | MetSpc| EOLSpc| Short| MinStp| Color| Totals|
[05/31 13:54:39    211s] #---------+-------+-------+------+-------+------+-------+
[05/31 13:54:39    211s] #  M1     |      1|      1|     2|      1|     1|      6|
[05/31 13:54:39    211s] #  Totals |      1|      1|     2|      1|     1|      6|
[05/31 13:54:39    211s] #---------+-------+-------+------+-------+------+-------+
[05/31 13:54:39    211s] #
[05/31 13:54:39    211s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4028.93 (MB), peak = 4219.41 (MB)
[05/31 13:54:39    211s] #start 6th optimization iteration ...
[05/31 13:54:39    211s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 13:54:39    211s] #   number of violations = 1
[05/31 13:54:39    211s] #
[05/31 13:54:39    211s] #  By Layer and Type:
[05/31 13:54:39    211s] #
[05/31 13:54:39    211s] #---------+------+-------+
[05/31 13:54:39    211s] #  -      | Short| Totals|
[05/31 13:54:39    211s] #---------+------+-------+
[05/31 13:54:39    211s] #  M1     |     1|      1|
[05/31 13:54:39    211s] #  Totals |     1|      1|
[05/31 13:54:39    211s] #---------+------+-------+
[05/31 13:54:39    211s] #
[05/31 13:54:39    211s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4028.40 (MB), peak = 4219.41 (MB)
[05/31 13:54:39    211s] #start 7th optimization iteration ...
[05/31 13:54:39    211s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 13:54:39    211s] #   number of violations = 1
[05/31 13:54:39    211s] #
[05/31 13:54:39    211s] #  By Layer and Type:
[05/31 13:54:39    211s] #
[05/31 13:54:39    211s] #---------+------+-------+
[05/31 13:54:39    211s] #  -      | Short| Totals|
[05/31 13:54:39    211s] #---------+------+-------+
[05/31 13:54:39    211s] #  M1     |     1|      1|
[05/31 13:54:39    211s] #  Totals |     1|      1|
[05/31 13:54:39    211s] #---------+------+-------+
[05/31 13:54:39    211s] #
[05/31 13:54:39    211s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4028.29 (MB), peak = 4219.41 (MB)
[05/31 13:54:39    211s] #start 8th optimization iteration ...
[05/31 13:54:39    211s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 13:54:39    211s] #   number of violations = 6
[05/31 13:54:39    211s] #
[05/31 13:54:39    211s] #  By Layer and Type:
[05/31 13:54:39    211s] #
[05/31 13:54:39    211s] #---------+-------+-------+------+-------+------+-------+
[05/31 13:54:39    211s] #  -      | MetSpc| EOLSpc| Short| MinStp| Color| Totals|
[05/31 13:54:39    211s] #---------+-------+-------+------+-------+------+-------+
[05/31 13:54:39    211s] #  M1     |      1|      1|     2|      1|     1|      6|
[05/31 13:54:39    211s] #  Totals |      1|      1|     2|      1|     1|      6|
[05/31 13:54:39    211s] #---------+-------+-------+------+-------+------+-------+
[05/31 13:54:39    211s] #
[05/31 13:54:39    211s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4027.82 (MB), peak = 4219.41 (MB)
[05/31 13:54:39    211s] #start 9th optimization iteration ...
[05/31 13:54:39    211s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 13:54:39    211s] #   number of violations = 6
[05/31 13:54:39    211s] #
[05/31 13:54:39    211s] #  By Layer and Type:
[05/31 13:54:39    211s] #
[05/31 13:54:39    211s] #---------+-------+-------+------+-------+------+-------+
[05/31 13:54:39    211s] #  -      | MetSpc| EOLSpc| Short| MinStp| Color| Totals|
[05/31 13:54:39    211s] #---------+-------+-------+------+-------+------+-------+
[05/31 13:54:39    211s] #  M1     |      1|      1|     2|      1|     1|      6|
[05/31 13:54:39    211s] #  Totals |      1|      1|     2|      1|     1|      6|
[05/31 13:54:39    211s] #---------+-------+-------+------+-------+------+-------+
[05/31 13:54:39    211s] #
[05/31 13:54:39    211s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4027.75 (MB), peak = 4219.41 (MB)
[05/31 13:54:39    211s] #start 10th optimization iteration ...
[05/31 13:54:39    211s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 13:54:39    211s] #   number of violations = 6
[05/31 13:54:39    211s] #
[05/31 13:54:39    211s] #  By Layer and Type:
[05/31 13:54:39    211s] #
[05/31 13:54:39    211s] #---------+-------+-------+------+-------+------+-------+
[05/31 13:54:39    211s] #  -      | MetSpc| EOLSpc| Short| MinStp| Color| Totals|
[05/31 13:54:39    211s] #---------+-------+-------+------+-------+------+-------+
[05/31 13:54:39    211s] #  M1     |      1|      1|     2|      1|     1|      6|
[05/31 13:54:39    211s] #  Totals |      1|      1|     2|      1|     1|      6|
[05/31 13:54:39    211s] #---------+-------+-------+------+-------+------+-------+
[05/31 13:54:39    211s] #
[05/31 13:54:39    211s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4027.30 (MB), peak = 4219.41 (MB)
[05/31 13:54:39    211s] #start 11th optimization iteration ...
[05/31 13:54:39    211s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 13:54:39    211s] #   number of violations = 1
[05/31 13:54:39    211s] #
[05/31 13:54:39    211s] #  By Layer and Type:
[05/31 13:54:39    211s] #
[05/31 13:54:39    211s] #---------+------+-------+
[05/31 13:54:39    211s] #  -      | Short| Totals|
[05/31 13:54:39    211s] #---------+------+-------+
[05/31 13:54:39    211s] #  M1     |     1|      1|
[05/31 13:54:39    211s] #  Totals |     1|      1|
[05/31 13:54:39    211s] #---------+------+-------+
[05/31 13:54:39    211s] #
[05/31 13:54:39    211s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4027.43 (MB), peak = 4219.41 (MB)
[05/31 13:54:39    211s] #start 12th optimization iteration ...
[05/31 13:54:39    211s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 13:54:39    211s] #   number of violations = 6
[05/31 13:54:39    211s] #
[05/31 13:54:39    211s] #  By Layer and Type:
[05/31 13:54:39    211s] #
[05/31 13:54:39    211s] #---------+-------+-------+------+-------+------+-------+
[05/31 13:54:39    211s] #  -      | MetSpc| EOLSpc| Short| MinStp| Color| Totals|
[05/31 13:54:39    211s] #---------+-------+-------+------+-------+------+-------+
[05/31 13:54:39    211s] #  M1     |      1|      1|     2|      1|     1|      6|
[05/31 13:54:39    211s] #  Totals |      1|      1|     2|      1|     1|      6|
[05/31 13:54:39    211s] #---------+-------+-------+------+-------+------+-------+
[05/31 13:54:39    211s] #
[05/31 13:54:39    211s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4027.41 (MB), peak = 4219.41 (MB)
[05/31 13:54:39    211s] #start 13th optimization iteration ...
[05/31 13:54:39    211s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 13:54:39    211s] #   number of violations = 1
[05/31 13:54:39    211s] #
[05/31 13:54:39    211s] #  By Layer and Type:
[05/31 13:54:39    211s] #
[05/31 13:54:39    211s] #---------+------+-------+
[05/31 13:54:39    211s] #  -      | Short| Totals|
[05/31 13:54:39    211s] #---------+------+-------+
[05/31 13:54:39    211s] #  M1     |     1|      1|
[05/31 13:54:39    211s] #  Totals |     1|      1|
[05/31 13:54:39    211s] #---------+------+-------+
[05/31 13:54:39    211s] #
[05/31 13:54:39    211s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4027.22 (MB), peak = 4219.41 (MB)
[05/31 13:54:39    211s] #start 14th optimization iteration ...
[05/31 13:54:39    211s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 13:54:39    211s] #   number of violations = 1
[05/31 13:54:39    211s] #
[05/31 13:54:39    211s] #  By Layer and Type:
[05/31 13:54:39    211s] #
[05/31 13:54:39    211s] #---------+------+-------+
[05/31 13:54:39    211s] #  -      | Short| Totals|
[05/31 13:54:39    211s] #---------+------+-------+
[05/31 13:54:39    211s] #  M1     |     1|      1|
[05/31 13:54:39    211s] #  Totals |     1|      1|
[05/31 13:54:39    211s] #---------+------+-------+
[05/31 13:54:39    211s] #
[05/31 13:54:39    211s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4027.39 (MB), peak = 4219.41 (MB)
[05/31 13:54:39    211s] #start 15th optimization iteration ...
[05/31 13:54:40    211s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 13:54:40    211s] #   number of violations = 8
[05/31 13:54:40    211s] #
[05/31 13:54:40    211s] #  By Layer and Type:
[05/31 13:54:40    211s] #
[05/31 13:54:40    211s] #---------+-------+-------+------+-------+------+----+-------+
[05/31 13:54:40    211s] #  -      | MetSpc| EOLSpc| Short| MinStp| Color| Enc| Totals|
[05/31 13:54:40    211s] #---------+-------+-------+------+-------+------+----+-------+
[05/31 13:54:40    211s] #  M1     |      1|      1|     2|      1|     1|   1|      7|
[05/31 13:54:40    211s] #  M2     |      0|      0|     0|      0|     0|   1|      1|
[05/31 13:54:40    211s] #  Totals |      1|      1|     2|      1|     1|   2|      8|
[05/31 13:54:40    211s] #---------+-------+-------+------+-------+------+----+-------+
[05/31 13:54:40    211s] #
[05/31 13:54:40    211s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4027.24 (MB), peak = 4219.41 (MB)
[05/31 13:54:40    211s] #start 16th optimization iteration ...
[05/31 13:54:40    212s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 13:54:40    212s] #   number of violations = 1
[05/31 13:54:40    212s] #
[05/31 13:54:40    212s] #  By Layer and Type:
[05/31 13:54:40    212s] #
[05/31 13:54:40    212s] #---------+------+-------+
[05/31 13:54:40    212s] #  -      | Short| Totals|
[05/31 13:54:40    212s] #---------+------+-------+
[05/31 13:54:40    212s] #  M1     |     1|      1|
[05/31 13:54:40    212s] #  Totals |     1|      1|
[05/31 13:54:40    212s] #---------+------+-------+
[05/31 13:54:40    212s] #
[05/31 13:54:40    212s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4027.35 (MB), peak = 4219.41 (MB)
[05/31 13:54:40    212s] #start 17th optimization iteration ...
[05/31 13:54:40    212s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 13:54:40    212s] #   number of violations = 1
[05/31 13:54:40    212s] #
[05/31 13:54:40    212s] #  By Layer and Type:
[05/31 13:54:40    212s] #
[05/31 13:54:40    212s] #---------+------+-------+
[05/31 13:54:40    212s] #  -      | Short| Totals|
[05/31 13:54:40    212s] #---------+------+-------+
[05/31 13:54:40    212s] #  M1     |     1|      1|
[05/31 13:54:40    212s] #  Totals |     1|      1|
[05/31 13:54:40    212s] #---------+------+-------+
[05/31 13:54:40    212s] #
[05/31 13:54:40    212s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4027.37 (MB), peak = 4219.41 (MB)
[05/31 13:54:40    212s] #start 18th optimization iteration ...
[05/31 13:54:40    212s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 13:54:40    212s] #   number of violations = 6
[05/31 13:54:40    212s] #
[05/31 13:54:40    212s] #  By Layer and Type:
[05/31 13:54:40    212s] #
[05/31 13:54:40    212s] #---------+-------+-------+------+-------+------+-------+
[05/31 13:54:40    212s] #  -      | MetSpc| EOLSpc| Short| MinStp| Color| Totals|
[05/31 13:54:40    212s] #---------+-------+-------+------+-------+------+-------+
[05/31 13:54:40    212s] #  M1     |      1|      1|     2|      1|     1|      6|
[05/31 13:54:40    212s] #  Totals |      1|      1|     2|      1|     1|      6|
[05/31 13:54:40    212s] #---------+-------+-------+------+-------+------+-------+
[05/31 13:54:40    212s] #
[05/31 13:54:40    212s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4027.32 (MB), peak = 4219.41 (MB)
[05/31 13:54:40    212s] #start 19th optimization iteration ...
[05/31 13:54:40    212s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 13:54:40    212s] #   number of violations = 1
[05/31 13:54:40    212s] #
[05/31 13:54:40    212s] #  By Layer and Type:
[05/31 13:54:40    212s] #
[05/31 13:54:40    212s] #---------+------+-------+
[05/31 13:54:40    212s] #  -      | Short| Totals|
[05/31 13:54:40    212s] #---------+------+-------+
[05/31 13:54:40    212s] #  M1     |     1|      1|
[05/31 13:54:40    212s] #  Totals |     1|      1|
[05/31 13:54:40    212s] #---------+------+-------+
[05/31 13:54:40    212s] #
[05/31 13:54:40    212s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4027.35 (MB), peak = 4219.41 (MB)
[05/31 13:54:40    212s] #start 20th optimization iteration ...
[05/31 13:54:40    212s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 13:54:40    212s] #   number of violations = 8
[05/31 13:54:40    212s] #
[05/31 13:54:40    212s] #  By Layer and Type:
[05/31 13:54:40    212s] #
[05/31 13:54:40    212s] #---------+-------+-------+------+-------+------+----+-------+
[05/31 13:54:40    212s] #  -      | MetSpc| EOLSpc| Short| MinStp| Color| Enc| Totals|
[05/31 13:54:40    212s] #---------+-------+-------+------+-------+------+----+-------+
[05/31 13:54:40    212s] #  M1     |      1|      1|     2|      1|     1|   1|      7|
[05/31 13:54:40    212s] #  M2     |      0|      0|     0|      0|     0|   1|      1|
[05/31 13:54:40    212s] #  Totals |      1|      1|     2|      1|     1|   2|      8|
[05/31 13:54:40    212s] #---------+-------+-------+------+-------+------+----+-------+
[05/31 13:54:40    212s] #
[05/31 13:54:40    212s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4027.53 (MB), peak = 4219.41 (MB)
[05/31 13:54:40    212s] #start 21th optimization iteration ...
[05/31 13:54:40    212s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 13:54:40    212s] #   number of violations = 1
[05/31 13:54:40    212s] #
[05/31 13:54:40    212s] #  By Layer and Type:
[05/31 13:54:40    212s] #
[05/31 13:54:40    212s] #---------+------+-------+
[05/31 13:54:40    212s] #  -      | Short| Totals|
[05/31 13:54:40    212s] #---------+------+-------+
[05/31 13:54:40    212s] #  M1     |     1|      1|
[05/31 13:54:40    212s] #  Totals |     1|      1|
[05/31 13:54:40    212s] #---------+------+-------+
[05/31 13:54:40    212s] #
[05/31 13:54:40    212s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4027.16 (MB), peak = 4219.41 (MB)
[05/31 13:54:40    212s] #start 22th optimization iteration ...
[05/31 13:54:40    212s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 13:54:40    212s] #   number of violations = 1
[05/31 13:54:40    212s] #
[05/31 13:54:40    212s] #  By Layer and Type:
[05/31 13:54:40    212s] #
[05/31 13:54:40    212s] #---------+------+-------+
[05/31 13:54:40    212s] #  -      | Short| Totals|
[05/31 13:54:40    212s] #---------+------+-------+
[05/31 13:54:40    212s] #  M1     |     1|      1|
[05/31 13:54:40    212s] #  Totals |     1|      1|
[05/31 13:54:40    212s] #---------+------+-------+
[05/31 13:54:40    212s] #
[05/31 13:54:40    212s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4027.27 (MB), peak = 4219.41 (MB)
[05/31 13:54:40    212s] #start 23th optimization iteration ...
[05/31 13:54:40    212s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 13:54:40    212s] #   number of violations = 6
[05/31 13:54:40    212s] #
[05/31 13:54:40    212s] #  By Layer and Type:
[05/31 13:54:40    212s] #
[05/31 13:54:40    212s] #---------+-------+-------+------+-------+------+-------+
[05/31 13:54:40    212s] #  -      | MetSpc| EOLSpc| Short| MinStp| Color| Totals|
[05/31 13:54:40    212s] #---------+-------+-------+------+-------+------+-------+
[05/31 13:54:40    212s] #  M1     |      1|      1|     2|      1|     1|      6|
[05/31 13:54:40    212s] #  Totals |      1|      1|     2|      1|     1|      6|
[05/31 13:54:40    212s] #---------+-------+-------+------+-------+------+-------+
[05/31 13:54:40    212s] #
[05/31 13:54:40    212s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4027.55 (MB), peak = 4219.41 (MB)
[05/31 13:54:40    212s] #start 24th optimization iteration ...
[05/31 13:54:40    212s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 13:54:40    212s] #   number of violations = 1
[05/31 13:54:40    212s] #
[05/31 13:54:40    212s] #  By Layer and Type:
[05/31 13:54:40    212s] #
[05/31 13:54:40    212s] #---------+------+-------+
[05/31 13:54:40    212s] #  -      | Short| Totals|
[05/31 13:54:40    212s] #---------+------+-------+
[05/31 13:54:40    212s] #  M1     |     1|      1|
[05/31 13:54:40    212s] #  Totals |     1|      1|
[05/31 13:54:40    212s] #---------+------+-------+
[05/31 13:54:40    212s] #
[05/31 13:54:40    212s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4027.36 (MB), peak = 4219.41 (MB)
[05/31 13:54:40    212s] #start 25th optimization iteration ...
[05/31 13:54:41    212s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 13:54:41    212s] #   number of violations = 6
[05/31 13:54:41    212s] #
[05/31 13:54:41    212s] #  By Layer and Type:
[05/31 13:54:41    212s] #
[05/31 13:54:41    212s] #---------+-------+-------+------+-------+------+-------+
[05/31 13:54:41    212s] #  -      | MetSpc| EOLSpc| Short| MinStp| Color| Totals|
[05/31 13:54:41    212s] #---------+-------+-------+------+-------+------+-------+
[05/31 13:54:41    212s] #  M1     |      1|      1|     2|      1|     1|      6|
[05/31 13:54:41    212s] #  Totals |      1|      1|     2|      1|     1|      6|
[05/31 13:54:41    212s] #---------+-------+-------+------+-------+------+-------+
[05/31 13:54:41    212s] #
[05/31 13:54:41    212s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4027.52 (MB), peak = 4219.41 (MB)
[05/31 13:54:41    212s] #start 26th optimization iteration ...
[05/31 13:54:41    212s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 13:54:41    212s] #   number of violations = 1
[05/31 13:54:41    212s] #
[05/31 13:54:41    212s] #  By Layer and Type:
[05/31 13:54:41    212s] #
[05/31 13:54:41    212s] #---------+------+-------+
[05/31 13:54:41    212s] #  -      | Short| Totals|
[05/31 13:54:41    212s] #---------+------+-------+
[05/31 13:54:41    212s] #  M1     |     1|      1|
[05/31 13:54:41    212s] #  Totals |     1|      1|
[05/31 13:54:41    212s] #---------+------+-------+
[05/31 13:54:41    212s] #
[05/31 13:54:41    212s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4027.40 (MB), peak = 4219.41 (MB)
[05/31 13:54:41    212s] #start 27th optimization iteration ...
[05/31 13:54:41    213s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 13:54:41    213s] #   number of violations = 1
[05/31 13:54:41    213s] #
[05/31 13:54:41    213s] #  By Layer and Type:
[05/31 13:54:41    213s] #
[05/31 13:54:41    213s] #---------+------+-------+
[05/31 13:54:41    213s] #  -      | Short| Totals|
[05/31 13:54:41    213s] #---------+------+-------+
[05/31 13:54:41    213s] #  M1     |     1|      1|
[05/31 13:54:41    213s] #  Totals |     1|      1|
[05/31 13:54:41    213s] #---------+------+-------+
[05/31 13:54:41    213s] #
[05/31 13:54:41    213s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4027.64 (MB), peak = 4219.41 (MB)
[05/31 13:54:41    213s] #start 28th optimization iteration ...
[05/31 13:54:41    213s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 13:54:41    213s] #   number of violations = 1
[05/31 13:54:41    213s] #
[05/31 13:54:41    213s] #  By Layer and Type:
[05/31 13:54:41    213s] #
[05/31 13:54:41    213s] #---------+------+-------+
[05/31 13:54:41    213s] #  -      | Short| Totals|
[05/31 13:54:41    213s] #---------+------+-------+
[05/31 13:54:41    213s] #  M1     |     1|      1|
[05/31 13:54:41    213s] #  Totals |     1|      1|
[05/31 13:54:41    213s] #---------+------+-------+
[05/31 13:54:41    213s] #
[05/31 13:54:41    213s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4027.60 (MB), peak = 4219.41 (MB)
[05/31 13:54:41    213s] #start 29th optimization iteration ...
[05/31 13:54:41    213s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 13:54:41    213s] #   number of violations = 6
[05/31 13:54:41    213s] #
[05/31 13:54:41    213s] #  By Layer and Type:
[05/31 13:54:41    213s] #
[05/31 13:54:41    213s] #---------+-------+-------+------+-------+------+-------+
[05/31 13:54:41    213s] #  -      | MetSpc| EOLSpc| Short| MinStp| Color| Totals|
[05/31 13:54:41    213s] #---------+-------+-------+------+-------+------+-------+
[05/31 13:54:41    213s] #  M1     |      1|      1|     2|      1|     1|      6|
[05/31 13:54:41    213s] #  Totals |      1|      1|     2|      1|     1|      6|
[05/31 13:54:41    213s] #---------+-------+-------+------+-------+------+-------+
[05/31 13:54:41    213s] #
[05/31 13:54:41    213s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4027.62 (MB), peak = 4219.41 (MB)
[05/31 13:54:41    213s] #start 30th optimization iteration ...
[05/31 13:54:41    213s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 13:54:41    213s] #   number of violations = 1
[05/31 13:54:41    213s] #
[05/31 13:54:41    213s] #  By Layer and Type:
[05/31 13:54:41    213s] #
[05/31 13:54:41    213s] #---------+------+-------+
[05/31 13:54:41    213s] #  -      | Short| Totals|
[05/31 13:54:41    213s] #---------+------+-------+
[05/31 13:54:41    213s] #  M1     |     1|      1|
[05/31 13:54:41    213s] #  Totals |     1|      1|
[05/31 13:54:41    213s] #---------+------+-------+
[05/31 13:54:41    213s] #
[05/31 13:54:41    213s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4027.54 (MB), peak = 4219.41 (MB)
[05/31 13:54:41    213s] #Complete Detail Routing.
[05/31 13:54:41    213s] #Total wire length = 95 um.
[05/31 13:54:41    213s] #Total half perimeter of net bounding box = 126 um.
[05/31 13:54:41    213s] #Total wire length on LAYER M1 = 1 um.
[05/31 13:54:41    213s] #Total wire length on LAYER M2 = 35 um.
[05/31 13:54:41    213s] #Total wire length on LAYER C1 = 30 um.
[05/31 13:54:41    213s] #Total wire length on LAYER C2 = 18 um.
[05/31 13:54:41    213s] #Total wire length on LAYER C3 = 12 um.
[05/31 13:54:41    213s] #Total wire length on LAYER C4 = 0 um.
[05/31 13:54:41    213s] #Total wire length on LAYER C5 = 0 um.
[05/31 13:54:41    213s] #Total wire length on LAYER JA = 0 um.
[05/31 13:54:41    213s] #Total wire length on LAYER QA = 0 um.
[05/31 13:54:41    213s] #Total wire length on LAYER QB = 0 um.
[05/31 13:54:41    213s] #Total wire length on LAYER LB = 0 um.
[05/31 13:54:41    213s] #Total number of vias = 105
[05/31 13:54:41    213s] #Total number of multi-cut vias = 56 ( 53.3%)
[05/31 13:54:41    213s] #Total number of single cut vias = 49 ( 46.7%)
[05/31 13:54:41    213s] #Up-Via Summary (total 105):
[05/31 13:54:41    213s] #                   single-cut          multi-cut      Total
[05/31 13:54:41    213s] #-----------------------------------------------------------
[05/31 13:54:41    213s] # M1                 5 (100.0%)         0 (  0.0%)          5
[05/31 13:54:41    213s] # M2                27 ( 54.0%)        23 ( 46.0%)         50
[05/31 13:54:41    213s] # C1                13 ( 38.2%)        21 ( 61.8%)         34
[05/31 13:54:41    213s] # C2                 4 ( 25.0%)        12 ( 75.0%)         16
[05/31 13:54:41    213s] #-----------------------------------------------------------
[05/31 13:54:41    213s] #                   49 ( 46.7%)        56 ( 53.3%)        105 
[05/31 13:54:41    213s] #
[05/31 13:54:41    213s] #Total number of DRC violations = 1
[05/31 13:54:41    213s] ### Time Record (Detail Routing) is uninstalled.
[05/31 13:54:41    213s] #Cpu time = 00:00:03
[05/31 13:54:41    213s] #Elapsed time = 00:00:03
[05/31 13:54:41    213s] #Increased memory = -0.25 (MB)
[05/31 13:54:41    213s] #Total memory = 4027.54 (MB)
[05/31 13:54:41    213s] #Peak memory = 4219.41 (MB)
[05/31 13:54:41    213s] ### Time Record (Antenna Fixing) is installed.
[05/31 13:54:41    213s] #
[05/31 13:54:41    213s] #start routing for process antenna violation fix ...
[05/31 13:54:41    213s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 13:54:41    213s] ### Time Record (Data Preparation) is installed.
[05/31 13:54:41    213s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 13:54:41    213s] ### Time Record (Data Preparation) is uninstalled.
[05/31 13:54:41    213s] ### drc_pitch = 21000 (10.50000 um) drc_range = 12900 ( 6.45000 um) route_pitch = 19800 ( 9.90000 um) patch_pitch = 9068 ( 4.53400 um) top_route_layer = 11 top_pin_layer = 11
[05/31 13:54:41    213s] #WARNING (EMS-27) Message (NRIF-95) has exceeded the current message display limit of 20.
[05/31 13:54:41    213s] #To increase the message display limit, refer to the product command reference manual.
[05/31 13:54:41    213s] #
[05/31 13:54:41    213s] #  By Layer and Type:
[05/31 13:54:41    213s] #
[05/31 13:54:41    213s] #---------+------+-------+
[05/31 13:54:41    213s] #  -      | Short| Totals|
[05/31 13:54:41    213s] #---------+------+-------+
[05/31 13:54:41    213s] #  M1     |     1|      1|
[05/31 13:54:41    213s] #  Totals |     1|      1|
[05/31 13:54:41    213s] #---------+------+-------+
[05/31 13:54:41    213s] #
[05/31 13:54:41    213s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4027.54 (MB), peak = 4219.41 (MB)
[05/31 13:54:41    213s] #
[05/31 13:54:41    213s] #Total wire length = 95 um.
[05/31 13:54:41    213s] #Total half perimeter of net bounding box = 126 um.
[05/31 13:54:41    213s] #Total wire length on LAYER M1 = 1 um.
[05/31 13:54:41    213s] #Total wire length on LAYER M2 = 35 um.
[05/31 13:54:41    213s] #Total wire length on LAYER C1 = 30 um.
[05/31 13:54:41    213s] #Total wire length on LAYER C2 = 18 um.
[05/31 13:54:41    213s] #Total wire length on LAYER C3 = 12 um.
[05/31 13:54:41    213s] #Total wire length on LAYER C4 = 0 um.
[05/31 13:54:41    213s] #Total wire length on LAYER C5 = 0 um.
[05/31 13:54:41    213s] #Total wire length on LAYER JA = 0 um.
[05/31 13:54:41    213s] #Total wire length on LAYER QA = 0 um.
[05/31 13:54:41    213s] #Total wire length on LAYER QB = 0 um.
[05/31 13:54:41    213s] #Total wire length on LAYER LB = 0 um.
[05/31 13:54:41    213s] #Total number of vias = 105
[05/31 13:54:41    213s] #Total number of multi-cut vias = 56 ( 53.3%)
[05/31 13:54:41    213s] #Total number of single cut vias = 49 ( 46.7%)
[05/31 13:54:41    213s] #Up-Via Summary (total 105):
[05/31 13:54:41    213s] #                   single-cut          multi-cut      Total
[05/31 13:54:41    213s] #-----------------------------------------------------------
[05/31 13:54:41    213s] # M1                 5 (100.0%)         0 (  0.0%)          5
[05/31 13:54:41    213s] # M2                27 ( 54.0%)        23 ( 46.0%)         50
[05/31 13:54:41    213s] # C1                13 ( 38.2%)        21 ( 61.8%)         34
[05/31 13:54:41    213s] # C2                 4 ( 25.0%)        12 ( 75.0%)         16
[05/31 13:54:41    213s] #-----------------------------------------------------------
[05/31 13:54:41    213s] #                   49 ( 46.7%)        56 ( 53.3%)        105 
[05/31 13:54:41    213s] #
[05/31 13:54:41    213s] #Total number of DRC violations = 1
[05/31 13:54:41    213s] #Total number of process antenna violations = 0
[05/31 13:54:41    213s] #Total number of net violated process antenna rule = 0
[05/31 13:54:41    213s] #
[05/31 13:54:41    213s] #
[05/31 13:54:41    213s] #Total wire length = 95 um.
[05/31 13:54:41    213s] #Total half perimeter of net bounding box = 126 um.
[05/31 13:54:41    213s] #Total wire length on LAYER M1 = 1 um.
[05/31 13:54:41    213s] #Total wire length on LAYER M2 = 35 um.
[05/31 13:54:41    213s] #Total wire length on LAYER C1 = 30 um.
[05/31 13:54:41    213s] #Total wire length on LAYER C2 = 18 um.
[05/31 13:54:41    213s] #Total wire length on LAYER C3 = 12 um.
[05/31 13:54:41    213s] #Total wire length on LAYER C4 = 0 um.
[05/31 13:54:41    213s] #Total wire length on LAYER C5 = 0 um.
[05/31 13:54:41    213s] #Total wire length on LAYER JA = 0 um.
[05/31 13:54:41    213s] #Total wire length on LAYER QA = 0 um.
[05/31 13:54:41    213s] #Total wire length on LAYER QB = 0 um.
[05/31 13:54:41    213s] #Total wire length on LAYER LB = 0 um.
[05/31 13:54:41    213s] #Total number of vias = 105
[05/31 13:54:41    213s] #Total number of multi-cut vias = 56 ( 53.3%)
[05/31 13:54:41    213s] #Total number of single cut vias = 49 ( 46.7%)
[05/31 13:54:41    213s] #Up-Via Summary (total 105):
[05/31 13:54:41    213s] #                   single-cut          multi-cut      Total
[05/31 13:54:41    213s] #-----------------------------------------------------------
[05/31 13:54:41    213s] # M1                 5 (100.0%)         0 (  0.0%)          5
[05/31 13:54:41    213s] # M2                27 ( 54.0%)        23 ( 46.0%)         50
[05/31 13:54:41    213s] # C1                13 ( 38.2%)        21 ( 61.8%)         34
[05/31 13:54:41    213s] # C2                 4 ( 25.0%)        12 ( 75.0%)         16
[05/31 13:54:41    213s] #-----------------------------------------------------------
[05/31 13:54:41    213s] #                   49 ( 46.7%)        56 ( 53.3%)        105 
[05/31 13:54:41    213s] #
[05/31 13:54:41    213s] #Total number of DRC violations = 1
[05/31 13:54:41    213s] #Total number of process antenna violations = 0
[05/31 13:54:41    213s] #Total number of net violated process antenna rule = 0
[05/31 13:54:41    213s] #
[05/31 13:54:41    213s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 13:54:41    213s] ### Time Record (Antenna Fixing) is uninstalled.
[05/31 13:54:41    213s] ### Time Record (Data Preparation) is installed.
[05/31 13:54:41    213s] ### Time Record (Data Preparation) is uninstalled.
[05/31 13:54:41    213s] ### Time Record (Post Route Via Swapping) is installed.
[05/31 13:54:41    213s] ### drc_pitch = 21000 (10.50000 um) drc_range = 12900 ( 6.45000 um) route_pitch = 19800 ( 9.90000 um) patch_pitch = 9068 ( 4.53400 um) top_route_layer = 11 top_pin_layer = 11
[05/31 13:54:41    213s] #
[05/31 13:54:41    213s] #Start Post Route via swapping...
[05/31 13:54:41    213s] #96.15% of area are rerouted by ECO routing.
[05/31 13:54:41    213s] #   number of violations = 1
[05/31 13:54:41    213s] #
[05/31 13:54:41    213s] #  By Layer and Type:
[05/31 13:54:41    213s] #
[05/31 13:54:41    213s] #---------+------+-------+
[05/31 13:54:41    213s] #  -      | Short| Totals|
[05/31 13:54:41    213s] #---------+------+-------+
[05/31 13:54:41    213s] #  M1     |     1|      1|
[05/31 13:54:41    213s] #  Totals |     1|      1|
[05/31 13:54:41    213s] #---------+------+-------+
[05/31 13:54:41    213s] #
[05/31 13:54:41    213s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4029.29 (MB), peak = 4219.41 (MB)
[05/31 13:54:41    213s] #CELL_VIEW adder,init has 1 DRC violations
[05/31 13:54:41    213s] #Total number of DRC violations = 1
[05/31 13:54:41    213s] #Total number of process antenna violations = 0
[05/31 13:54:41    213s] #Total number of net violated process antenna rule = 0
[05/31 13:54:41    213s] #Post Route via swapping is done.
[05/31 13:54:41    213s] ### Time Record (Post Route Via Swapping) is uninstalled.
[05/31 13:54:41    213s] #Total wire length = 95 um.
[05/31 13:54:41    213s] #Total half perimeter of net bounding box = 126 um.
[05/31 13:54:41    213s] #Total wire length on LAYER M1 = 1 um.
[05/31 13:54:41    213s] #Total wire length on LAYER M2 = 35 um.
[05/31 13:54:41    213s] #Total wire length on LAYER C1 = 30 um.
[05/31 13:54:41    213s] #Total wire length on LAYER C2 = 18 um.
[05/31 13:54:41    213s] #Total wire length on LAYER C3 = 12 um.
[05/31 13:54:41    213s] #Total wire length on LAYER C4 = 0 um.
[05/31 13:54:41    213s] #Total wire length on LAYER C5 = 0 um.
[05/31 13:54:41    213s] #Total wire length on LAYER JA = 0 um.
[05/31 13:54:41    213s] #Total wire length on LAYER QA = 0 um.
[05/31 13:54:41    213s] #Total wire length on LAYER QB = 0 um.
[05/31 13:54:41    213s] #Total wire length on LAYER LB = 0 um.
[05/31 13:54:41    213s] #Total number of vias = 105
[05/31 13:54:41    213s] #Total number of multi-cut vias = 95 ( 90.5%)
[05/31 13:54:41    213s] #Total number of single cut vias = 10 (  9.5%)
[05/31 13:54:41    213s] #Up-Via Summary (total 105):
[05/31 13:54:41    213s] #                   single-cut          multi-cut      Total
[05/31 13:54:41    213s] #-----------------------------------------------------------
[05/31 13:54:41    213s] # M1                 4 ( 80.0%)         1 ( 20.0%)          5
[05/31 13:54:41    213s] # M2                 5 ( 10.0%)        45 ( 90.0%)         50
[05/31 13:54:41    213s] # C1                 1 (  2.9%)        33 ( 97.1%)         34
[05/31 13:54:41    213s] # C2                 0 (  0.0%)        16 (100.0%)         16
[05/31 13:54:41    213s] #-----------------------------------------------------------
[05/31 13:54:41    213s] #                   10 (  9.5%)        95 ( 90.5%)        105 
[05/31 13:54:41    213s] #
[05/31 13:54:41    213s] ### Time Record (Data Preparation) is installed.
[05/31 13:54:41    213s] ### Time Record (Data Preparation) is uninstalled.
[05/31 13:54:41    213s] ### Time Record (Post Route Wire Spreading) is installed.
[05/31 13:54:41    213s] ### drc_pitch = 21000 (10.50000 um) drc_range = 12900 ( 6.45000 um) route_pitch = 19800 ( 9.90000 um) patch_pitch = 9068 ( 4.53400 um) top_route_layer = 11 top_pin_layer = 11
[05/31 13:54:41    213s] #
[05/31 13:54:41    213s] #Start Post Route wire spreading..
[05/31 13:54:41    213s] ### Time Record (Data Preparation) is installed.
[05/31 13:54:41    213s] ### Time Record (Data Preparation) is uninstalled.
[05/31 13:54:41    213s] ### drc_pitch = 21000 (10.50000 um) drc_range = 12900 ( 6.45000 um) route_pitch = 19800 ( 9.90000 um) patch_pitch = 9068 ( 4.53400 um) top_route_layer = 11 top_pin_layer = 11
[05/31 13:54:41    213s] #
[05/31 13:54:41    213s] #Start DRC checking..
[05/31 13:54:41    213s] #   number of violations = 1
[05/31 13:54:41    213s] #
[05/31 13:54:41    213s] #  By Layer and Type:
[05/31 13:54:41    213s] #
[05/31 13:54:41    213s] #---------+------+-------+
[05/31 13:54:41    213s] #  -      | Short| Totals|
[05/31 13:54:41    213s] #---------+------+-------+
[05/31 13:54:41    213s] #  M1     |     1|      1|
[05/31 13:54:41    213s] #  Totals |     1|      1|
[05/31 13:54:41    213s] #---------+------+-------+
[05/31 13:54:41    213s] #
[05/31 13:54:41    213s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4030.00 (MB), peak = 4219.41 (MB)
[05/31 13:54:41    213s] #CELL_VIEW adder,init has 1 DRC violations
[05/31 13:54:41    213s] #Total number of DRC violations = 1
[05/31 13:54:41    213s] #Total number of process antenna violations = 0
[05/31 13:54:41    213s] #Total number of net violated process antenna rule = 0
[05/31 13:54:41    213s] ### Time Record (Data Preparation) is installed.
[05/31 13:54:41    213s] ### Time Record (Data Preparation) is uninstalled.
[05/31 13:54:41    213s] #
[05/31 13:54:41    213s] #Start data preparation for wire spreading...
[05/31 13:54:41    213s] #
[05/31 13:54:41    213s] #Data preparation is done on Sat May 31 13:54:41 2025
[05/31 13:54:41    213s] #
[05/31 13:54:41    213s] ### track-assign engine-init starts on Sat May 31 13:54:41 2025 with memory = 4030.00 (MB), peak = 4219.41 (MB)
[05/31 13:54:41    213s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB
[05/31 13:54:41    213s] #
[05/31 13:54:41    213s] #Start Post Route Wire Spread.
[05/31 13:54:41    213s] #Done with 6 horizontal wires in 1 hboxes and 3 vertical wires in 1 hboxes.
[05/31 13:54:41    213s] #Complete Post Route Wire Spread.
[05/31 13:54:41    213s] #
[05/31 13:54:41    213s] #Total wire length = 96 um.
[05/31 13:54:41    213s] #Total half perimeter of net bounding box = 126 um.
[05/31 13:54:41    213s] #Total wire length on LAYER M1 = 1 um.
[05/31 13:54:41    213s] #Total wire length on LAYER M2 = 35 um.
[05/31 13:54:41    213s] #Total wire length on LAYER C1 = 30 um.
[05/31 13:54:41    213s] #Total wire length on LAYER C2 = 18 um.
[05/31 13:54:41    213s] #Total wire length on LAYER C3 = 12 um.
[05/31 13:54:41    213s] #Total wire length on LAYER C4 = 0 um.
[05/31 13:54:41    213s] #Total wire length on LAYER C5 = 0 um.
[05/31 13:54:41    213s] #Total wire length on LAYER JA = 0 um.
[05/31 13:54:41    213s] #Total wire length on LAYER QA = 0 um.
[05/31 13:54:41    213s] #Total wire length on LAYER QB = 0 um.
[05/31 13:54:41    213s] #Total wire length on LAYER LB = 0 um.
[05/31 13:54:41    213s] #Total number of vias = 105
[05/31 13:54:41    213s] #Total number of multi-cut vias = 95 ( 90.5%)
[05/31 13:54:41    213s] #Total number of single cut vias = 10 (  9.5%)
[05/31 13:54:41    213s] #Up-Via Summary (total 105):
[05/31 13:54:41    213s] #                   single-cut          multi-cut      Total
[05/31 13:54:41    213s] #-----------------------------------------------------------
[05/31 13:54:41    213s] # M1                 4 ( 80.0%)         1 ( 20.0%)          5
[05/31 13:54:41    213s] # M2                 5 ( 10.0%)        45 ( 90.0%)         50
[05/31 13:54:41    213s] # C1                 1 (  2.9%)        33 ( 97.1%)         34
[05/31 13:54:41    213s] # C2                 0 (  0.0%)        16 (100.0%)         16
[05/31 13:54:41    213s] #-----------------------------------------------------------
[05/31 13:54:41    213s] #                   10 (  9.5%)        95 ( 90.5%)        105 
[05/31 13:54:41    213s] #
[05/31 13:54:41    213s] ### Time Record (Data Preparation) is installed.
[05/31 13:54:41    213s] ### Time Record (Data Preparation) is uninstalled.
[05/31 13:54:41    213s] ### drc_pitch = 21000 (10.50000 um) drc_range = 12900 ( 6.45000 um) route_pitch = 19800 ( 9.90000 um) patch_pitch = 9068 ( 4.53400 um) top_route_layer = 11 top_pin_layer = 11
[05/31 13:54:41    213s] #
[05/31 13:54:41    213s] #Start DRC checking..
[05/31 13:54:41    213s] #   number of violations = 1
[05/31 13:54:41    213s] #
[05/31 13:54:41    213s] #  By Layer and Type:
[05/31 13:54:41    213s] #
[05/31 13:54:41    213s] #---------+------+-------+
[05/31 13:54:41    213s] #  -      | Short| Totals|
[05/31 13:54:41    213s] #---------+------+-------+
[05/31 13:54:41    213s] #  M1     |     1|      1|
[05/31 13:54:41    213s] #  Totals |     1|      1|
[05/31 13:54:41    213s] #---------+------+-------+
[05/31 13:54:41    213s] #
[05/31 13:54:41    213s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4030.30 (MB), peak = 4219.41 (MB)
[05/31 13:54:41    213s] #CELL_VIEW adder,init has 1 DRC violations
[05/31 13:54:41    213s] #Total number of DRC violations = 1
[05/31 13:54:41    213s] #Total number of process antenna violations = 0
[05/31 13:54:41    213s] #Total number of net violated process antenna rule = 0
[05/31 13:54:41    213s] #   number of violations = 1
[05/31 13:54:41    213s] #
[05/31 13:54:41    213s] #  By Layer and Type:
[05/31 13:54:41    213s] #
[05/31 13:54:41    213s] #---------+------+-------+
[05/31 13:54:41    213s] #  -      | Short| Totals|
[05/31 13:54:41    213s] #---------+------+-------+
[05/31 13:54:41    213s] #  M1     |     1|      1|
[05/31 13:54:41    213s] #  Totals |     1|      1|
[05/31 13:54:41    213s] #---------+------+-------+
[05/31 13:54:41    213s] #
[05/31 13:54:41    213s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4030.13 (MB), peak = 4219.41 (MB)
[05/31 13:54:41    213s] #CELL_VIEW adder,init has 1 DRC violations
[05/31 13:54:41    213s] #Total number of DRC violations = 1
[05/31 13:54:41    213s] #Total number of process antenna violations = 0
[05/31 13:54:41    213s] #Total number of net violated process antenna rule = 0
[05/31 13:54:41    213s] #Post Route wire spread is done.
[05/31 13:54:41    213s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[05/31 13:54:41    213s] #Total wire length = 96 um.
[05/31 13:54:41    213s] #Total half perimeter of net bounding box = 126 um.
[05/31 13:54:41    213s] #Total wire length on LAYER M1 = 1 um.
[05/31 13:54:41    213s] #Total wire length on LAYER M2 = 35 um.
[05/31 13:54:41    213s] #Total wire length on LAYER C1 = 30 um.
[05/31 13:54:41    213s] #Total wire length on LAYER C2 = 18 um.
[05/31 13:54:41    213s] #Total wire length on LAYER C3 = 12 um.
[05/31 13:54:41    213s] #Total wire length on LAYER C4 = 0 um.
[05/31 13:54:41    213s] #Total wire length on LAYER C5 = 0 um.
[05/31 13:54:41    213s] #Total wire length on LAYER JA = 0 um.
[05/31 13:54:41    213s] #Total wire length on LAYER QA = 0 um.
[05/31 13:54:41    213s] #Total wire length on LAYER QB = 0 um.
[05/31 13:54:41    213s] #Total wire length on LAYER LB = 0 um.
[05/31 13:54:41    213s] #Total number of vias = 105
[05/31 13:54:41    213s] #Total number of multi-cut vias = 95 ( 90.5%)
[05/31 13:54:41    213s] #Total number of single cut vias = 10 (  9.5%)
[05/31 13:54:41    213s] #Up-Via Summary (total 105):
[05/31 13:54:41    213s] #                   single-cut          multi-cut      Total
[05/31 13:54:41    213s] #-----------------------------------------------------------
[05/31 13:54:41    213s] # M1                 4 ( 80.0%)         1 ( 20.0%)          5
[05/31 13:54:41    213s] # M2                 5 ( 10.0%)        45 ( 90.0%)         50
[05/31 13:54:41    213s] # C1                 1 (  2.9%)        33 ( 97.1%)         34
[05/31 13:54:41    213s] # C2                 0 (  0.0%)        16 (100.0%)         16
[05/31 13:54:41    213s] #-----------------------------------------------------------
[05/31 13:54:41    213s] #                   10 (  9.5%)        95 ( 90.5%)        105 
[05/31 13:54:41    213s] #
[05/31 13:54:41    213s] #detailRoute Statistics:
[05/31 13:54:41    213s] #Cpu time = 00:00:03
[05/31 13:54:41    213s] #Elapsed time = 00:00:03
[05/31 13:54:41    213s] #Increased memory = 2.34 (MB)
[05/31 13:54:41    213s] #Total memory = 4030.13 (MB)
[05/31 13:54:41    213s] #Peak memory = 4219.41 (MB)
[05/31 13:54:41    213s] ### global_detail_route design signature (124): route=1789242326 flt_obj=0 vio=1567617970 shield_wire=1
[05/31 13:54:41    213s] ### Time Record (DB Export) is installed.
[05/31 13:54:41    213s] ### export design design signature (125): route=1789242326 fixed_route=1224426920 flt_obj=0 vio=1567617970 swire=282492057 shield_wire=1 net_attr=1080997753 dirty_area=0 del_dirty_area=0 cell=825922003 placement=2054706412 pin_access=1860623234 inst_pattern=1279275008 inst_orient=1116043766 via=1681576828 routing_via=1401398896 timing=1224426920 sns=1224426920
[05/31 13:54:41    213s] ### Time Record (DB Export) is uninstalled.
[05/31 13:54:41    213s] ### Time Record (Post Callback) is installed.
[05/31 13:54:41    213s] ### Time Record (Post Callback) is uninstalled.
[05/31 13:54:41    213s] #
[05/31 13:54:41    213s] #globalDetailRoute statistics:
[05/31 13:54:41    213s] #Cpu time = 00:00:04
[05/31 13:54:41    213s] #Elapsed time = 00:00:04
[05/31 13:54:41    213s] #Increased memory = 3.40 (MB)
[05/31 13:54:41    213s] #Total memory = 4021.18 (MB)
[05/31 13:54:41    213s] #Peak memory = 4219.41 (MB)
[05/31 13:54:41    213s] #Number of warnings = 42
[05/31 13:54:41    213s] #Total number of warnings = 162
[05/31 13:54:41    213s] #Number of fails = 0
[05/31 13:54:41    213s] #Total number of fails = 0
[05/31 13:54:41    213s] #Complete globalDetailRoute on Sat May 31 13:54:41 2025
[05/31 13:54:41    213s] #
[05/31 13:54:41    213s] ### import design signature (126): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1860623234 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=1 sns=1
[05/31 13:54:41    213s] ### Time Record (globalDetailRoute) is uninstalled.
[05/31 13:54:41    213s] % End globalDetailRoute (date=05/31 13:54:41, total cpu=0:00:04.4, real=0:00:04.0, peak res=4019.1M, current mem=4019.1M)
[05/31 13:54:41    213s] #Default setup view is reset to view_slow_mission.
[05/31 13:54:41    213s] #Default setup view is reset to view_slow_mission.
[05/31 13:54:41    213s] AAE_INFO: Post Route call back at the end of routeDesign
[05/31 13:54:41    213s] #routeDesign: cpu time = 00:01:05, elapsed time = 00:02:36, memory = 3977.40 (MB), peak = 4219.41 (MB)
[05/31 13:54:41    213s] ### Time Record (routeDesign) is uninstalled.
[05/31 13:54:41    213s] #
[05/31 13:54:41    213s] #  Scalability Statistics
[05/31 13:54:41    213s] #
[05/31 13:54:41    213s] #----------------------------+---------+-------------+------------+
[05/31 13:54:41    213s] #  routeDesign               | cpu time| elapsed time| scalability|
[05/31 13:54:41    213s] #----------------------------+---------+-------------+------------+
[05/31 13:54:41    213s] #  Pre Callback              | 00:00:00|     00:00:00|         1.0|
[05/31 13:54:41    213s] #  Post Callback             | 00:00:00|     00:00:00|         1.0|
[05/31 13:54:41    213s] #  Timing Data Generation    | 00:00:33|     00:00:33|         1.0|
[05/31 13:54:41    213s] #  DB Import                 | 00:00:01|     00:00:01|         1.0|
[05/31 13:54:41    213s] #  DB Export                 | 00:00:00|     00:00:00|         1.0|
[05/31 13:54:41    213s] #  Cell Pin Access           | 00:00:03|     00:00:03|         1.0|
[05/31 13:54:41    213s] #  Instance Pin Access       | 00:00:00|     00:00:00|         1.0|
[05/31 13:54:41    213s] #  Data Preparation          | 00:00:05|     00:00:07|         0.8|
[05/31 13:54:41    213s] #  Global Routing            | 00:00:00|     00:00:00|         1.0|
[05/31 13:54:41    213s] #  Track Assignment          | 00:00:00|     00:00:00|         1.0|
[05/31 13:54:41    213s] #  Optimization              | 00:00:20|     00:01:48|         0.2|
[05/31 13:54:41    213s] #  Detail Routing            | 00:00:03|     00:00:03|         1.0|
[05/31 13:54:41    213s] #  Antenna Fixing            | 00:00:00|     00:00:00|         1.0|
[05/31 13:54:41    213s] #  Post Route Via Swapping   | 00:00:00|     00:00:00|         1.0|
[05/31 13:54:41    213s] #  Post Route Wire Spreading | 00:00:00|     00:00:00|         1.0|
[05/31 13:54:41    213s] #  Entire Command            | 00:01:05|     00:02:36|         0.4|
[05/31 13:54:41    213s] #----------------------------+---------+-------------+------------+
[05/31 13:54:41    213s] #
[05/31 13:54:41    213s] 
[05/31 13:54:41    213s] *** Summary of all messages that are not suppressed in this session:
[05/31 13:54:41    213s] Severity  ID               Count  Summary                                  
[05/31 13:54:41    213s] WARNING   IMPEXT-3493          2  The design extraction status has been re...
[05/31 13:54:41    213s] WARNING   IMPESI-2017          2  There is no coupling capacitance found i...
[05/31 13:54:41    213s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[05/31 13:54:41    213s] WARNING   IMPOPT-7077          1  Some of the LEF equivalent cells have di...
[05/31 13:54:41    213s] WARNING   NRAG-44              3  Track pitch is too small compared with l...
[05/31 13:54:41    213s] WARNING   NRIG-1303            1  The congestion map does not match the GC...
[05/31 13:54:41    213s] WARNING   NRIG-34             60  Power/Ground pin %s of instance %s is no...
[05/31 13:54:41    213s] WARNING   NRIF-38              1  Option %s%s is not a Boolean option.     
[05/31 13:54:41    213s] WARNING   NRIF-95             93  Option setNanoRouteMode -routeTopRouting...
[05/31 13:54:41    213s] WARNING   TCLCMD-1403          2  '%s'                                     
[05/31 13:54:41    213s] *** Message Summary: 167 warning(s), 0 error(s)
[05/31 13:54:41    213s] 
[05/31 13:54:41    213s] #% End routeDesign (date=05/31 13:54:41, total cpu=0:01:05, real=0:02:36, peak res=4219.4M, current mem=3977.4M)
[05/31 13:54:41    213s] <CMD> setOptMode -fixHoldAllowSetupTnsDegrade false
[05/31 13:54:41    213s] <CMD> optDesign -postRoute -setup -hold -drv
[05/31 13:54:41    213s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3977.4M, totSessionCpu=0:03:34 **
[05/31 13:54:41    213s] 
[05/31 13:54:41    213s] Active Setup views: view_slow_mission 
[05/31 13:54:41    213s] *** optDesign #2 [begin] () : totSession cpu/real = 0:03:33.7/0:06:56.2 (0.5), mem = 4385.7M
[05/31 13:54:41    213s] Info: 1 threads available for lower-level modules during optimization.
[05/31 13:54:41    213s] GigaOpt running with 1 threads.
[05/31 13:54:41    213s] *** InitOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:03:33.7/0:06:56.2 (0.5), mem = 4385.7M
[05/31 13:54:41    213s] **INFO: User settings:
[05/31 13:54:41    213s] setNanoRouteMode -route_detail_end_iteration                                              30
[05/31 13:54:41    213s] setNanoRouteMode -route_detail_fix_antenna                                                true
[05/31 13:54:41    213s] setNanoRouteMode -route_detail_post_route_spread_wire                                     true
[05/31 13:54:41    213s] setNanoRouteMode -route_detail_search_and_repair                                          true
[05/31 13:54:41    213s] setNanoRouteMode -route_detail_use_lef_pin_taper_rule                                     true
[05/31 13:54:41    213s] setNanoRouteMode -route_detail_use_multi_cut_via_effort                                   medium
[05/31 13:54:41    213s] setNanoRouteMode -extract_design_signature                                                160461490
[05/31 13:54:41    213s] setNanoRouteMode -extract_rc_model_file                                                   rc_model.bin
[05/31 13:54:41    213s] setNanoRouteMode -route_extract_third_party_compatible                                    false
[05/31 13:54:41    213s] setNanoRouteMode -route_global_exp_minimize_detour                                        false
[05/31 13:54:41    213s] setNanoRouteMode -route_global_exp_timing_driven_std_delay                                6.1
[05/31 13:54:41    213s] setNanoRouteMode -route_global_exp_timing_driven_use_tif_timing_engine_for_import_design  false
[05/31 13:54:41    213s] setNanoRouteMode -route_antenna_diode_insertion                                           false
[05/31 13:54:41    213s] setNanoRouteMode -route_with_si_driven                                                    true
[05/31 13:54:41    213s] setNanoRouteMode -route_with_timing_driven                                                true
[05/31 13:54:41    213s] setDesignMode -congEffort                                                                 high
[05/31 13:54:41    213s] setDesignMode -flowEffort                                                                 extreme
[05/31 13:54:41    213s] setDesignMode -process                                                                    22
[05/31 13:54:41    213s] setExtractRCMode -coupled                                                                 false
[05/31 13:54:41    213s] setExtractRCMode -coupling_c_th                                                           0.1
[05/31 13:54:41    213s] setExtractRCMode -engine                                                                  preRoute
[05/31 13:54:41    213s] setExtractRCMode -noCleanRCDB                                                             true
[05/31 13:54:41    213s] setExtractRCMode -nrNetInMemory                                                           100000
[05/31 13:54:41    213s] setExtractRCMode -relative_c_th                                                           1
[05/31 13:54:41    213s] setExtractRCMode -total_c_th                                                              0
[05/31 13:54:41    213s] setExtractRCMode -virtual_wire_incremental                                                false
[05/31 13:54:41    213s] setDelayCalMode -enable_high_fanout                                                       true
[05/31 13:54:41    213s] setDelayCalMode -eng_enablePrePlacedFlow                                                  false
[05/31 13:54:41    213s] setDelayCalMode -engine                                                                   aae
[05/31 13:54:41    213s] setDelayCalMode -ignoreNetLoad                                                            false
[05/31 13:54:41    213s] setDelayCalMode -socv_accuracy_mode                                                       low
[05/31 13:54:41    213s] setOptMode -opt_view_pruning_setup_views_active_list                                      { view_slow_mission }
[05/31 13:54:41    213s] setOptMode -opt_view_pruning_setup_views_persistent_list                                  { view_slow_mission}
[05/31 13:54:41    213s] setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list                             { view_slow_mission}
[05/31 13:54:41    213s] setOptMode -opt_delete_insts                                                              true
[05/31 13:54:41    213s] setOptMode -opt_drv_margin                                                                0
[05/31 13:54:41    213s] setOptMode -opt_exp_buffer_drv1_2d_congestion_aware                                       true
[05/31 13:54:41    213s] setOptMode -opt_exp_buffer_congestion_aware_extreme                                       true
[05/31 13:54:41    213s] setOptMode -opt_exp_flow_effort_extreme                                                   true
[05/31 13:54:41    213s] setOptMode -opt_drv                                                                       true
[05/31 13:54:41    213s] setOptMode -opt_hold_allow_setup_tns_degradation                                          false
[05/31 13:54:41    213s] setOptMode -opt_resize_flip_flops                                                         true
[05/31 13:54:41    213s] setOptMode -opt_area_recovery                                                             true
[05/31 13:54:41    213s] setOptMode -opt_setup_target_slack                                                        0
[05/31 13:54:41    213s] setSIMode -separate_delta_delay_on_data                                                   true
[05/31 13:54:41    213s] setPlaceMode -place_detail_check_route                                                    true
[05/31 13:54:41    213s] setPlaceMode -place_detail_dpt_flow                                                       true
[05/31 13:54:41    213s] setPlaceMode -place_global_clock_power_driven                                             true
[05/31 13:54:41    213s] setPlaceMode -place_global_clock_power_driven_effort                                      high
[05/31 13:54:41    213s] setPlaceMode -place_global_cong_effort                                                    high
[05/31 13:54:41    213s] setPlaceMode -place_global_place_io_pins                                                  true
[05/31 13:54:41    213s] setAnalysisMode -analysisType                                                             onChipVariation
[05/31 13:54:41    213s] setAnalysisMode -checkType                                                                setup
[05/31 13:54:41    213s] setAnalysisMode -clkSrcPath                                                               true
[05/31 13:54:41    213s] setAnalysisMode -clockPropagation                                                         sdcControl
[05/31 13:54:41    213s] setAnalysisMode -cppr                                                                     both
[05/31 13:54:41    213s] setAnalysisMode -usefulSkew                                                               true
[05/31 13:54:41    213s] 
[05/31 13:54:41    213s] **INFO: setDesignMode -flowEffort extreme -> setting 'setOptMode -effort high' for the duration of this command.
[05/31 13:54:41    213s] **INFO: setDesignMode -flowEffort extreme -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[05/31 13:54:41    213s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[05/31 13:54:41    213s] Need call spDPlaceInit before registerPrioInstLoc.
[05/31 13:54:41    213s] Switching SI Aware to true by default in postroute mode   
[05/31 13:54:41    213s] AAE_INFO: switching setDelayCal -siAware from false to true ...
[05/31 13:54:41    213s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[05/31 13:54:41    213s] OPERPROF: Starting DPlace-Init at level 1, MEM:4385.7M, EPOCH TIME: 1748714081.861745
[05/31 13:54:41    213s] Processing tracks to init pin-track alignment.
[05/31 13:54:41    213s] z: 1, totalTracks: 1
[05/31 13:54:41    213s] z: 3, totalTracks: 1
[05/31 13:54:41    213s] z: 5, totalTracks: 1
[05/31 13:54:41    213s] z: 7, totalTracks: 1
[05/31 13:54:41    213s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[05/31 13:54:41    213s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/31 13:54:41    213s] Initializing Route Infrastructure for color support ...
[05/31 13:54:41    213s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:4385.7M, EPOCH TIME: 1748714081.861926
[05/31 13:54:41    213s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.003, REAL:0.003, MEM:4385.7M, EPOCH TIME: 1748714081.864608
[05/31 13:54:41    213s] Route Infrastructure Initialized for color support successfully.
[05/31 13:54:41    213s] Cell adder LLGs are deleted
[05/31 13:54:41    213s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:54:41    213s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:54:41    213s] # Building adder llgBox search-tree.
[05/31 13:54:41    213s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/31 13:54:41    213s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4385.7M, EPOCH TIME: 1748714081.871194
[05/31 13:54:41    213s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:54:41    213s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:54:41    213s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:4385.7M, EPOCH TIME: 1748714081.871479
[05/31 13:54:41    213s] Max number of tech site patterns supported in site array is 256.
[05/31 13:54:41    213s] Core basic site is GF22_DST
[05/31 13:54:42    213s] After signature check, allow fast init is false, keep pre-filter is true.
[05/31 13:54:42    213s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/31 13:54:42    213s] SiteArray: non-trimmed site array dimensions = 9 x 43
[05/31 13:54:42    213s] SiteArray: use 12,288 bytes
[05/31 13:54:42    213s] SiteArray: current memory after site array memory allocation 4385.7M
[05/31 13:54:42    213s] SiteArray: FP blocked sites are writable
[05/31 13:54:42    213s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/31 13:54:42    213s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:4385.7M, EPOCH TIME: 1748714082.023504
[05/31 13:54:42    213s] Process 285 wires and vias for routing blockage analysis
[05/31 13:54:42    213s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.000, REAL:0.000, MEM:4385.7M, EPOCH TIME: 1748714082.023631
[05/31 13:54:42    213s] SiteArray: number of non floorplan blocked sites for llg default is 387
[05/31 13:54:42    213s] Atter site array init, number of instance map data is 0.
[05/31 13:54:42    213s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.209, REAL:0.209, MEM:4385.7M, EPOCH TIME: 1748714082.080921
[05/31 13:54:42    213s] 
[05/31 13:54:42    213s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 13:54:42    213s] 
[05/31 13:54:42    213s]  Skipping Pre_CCE_Colorizing (1369+2)!
[05/31 13:54:42    213s] OPERPROF:     Starting CMU at level 3, MEM:4385.7M, EPOCH TIME: 1748714082.081111
[05/31 13:54:42    213s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:4385.7M, EPOCH TIME: 1748714082.082498
[05/31 13:54:42    213s] 
[05/31 13:54:42    213s] Bad Lib Cell Checking (CMU) is done! (0)
[05/31 13:54:42    213s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.211, REAL:0.211, MEM:4385.7M, EPOCH TIME: 1748714082.082577
[05/31 13:54:42    213s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4385.7M, EPOCH TIME: 1748714082.082600
[05/31 13:54:42    213s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4385.7M, EPOCH TIME: 1748714082.082649
[05/31 13:54:42    213s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=4385.7MB).
[05/31 13:54:42    213s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.221, REAL:0.221, MEM:4385.7M, EPOCH TIME: 1748714082.082721
[05/31 13:54:42    213s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4385.7M, EPOCH TIME: 1748714082.082881
[05/31 13:54:42    213s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:54:42    213s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:54:42    213s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:54:42    213s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:54:42    213s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.015, REAL:0.015, MEM:4385.7M, EPOCH TIME: 1748714082.097636
[05/31 13:54:42    213s] **WARN: (IMPOPT-7320):	Glitch fixing has been disabled since glitch reporting is disabled. Glitch reporting can be enabled using command setSIMode -enable_glitch_report true
[05/31 13:54:42    213s] **INFO: Using Advanced Metric Collection system.
[05/31 13:54:42    213s] **optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 3977.8M, totSessionCpu=0:03:34 **
[05/31 13:54:42    213s] Existing Dirty Nets : 0
[05/31 13:54:42    213s] New Signature Flow (optDesignCheckOptions) ....
[05/31 13:54:42    213s] #Taking db snapshot
[05/31 13:54:42    213s] #Taking db snapshot ... done
[05/31 13:54:42    213s] OPERPROF: Starting checkPlace at level 1, MEM:4387.7M, EPOCH TIME: 1748714082.121311
[05/31 13:54:42    213s] Processing tracks to init pin-track alignment.
[05/31 13:54:42    213s] z: 1, totalTracks: 1
[05/31 13:54:42    213s] z: 3, totalTracks: 1
[05/31 13:54:42    213s] z: 5, totalTracks: 1
[05/31 13:54:42    213s] z: 7, totalTracks: 1
[05/31 13:54:42    213s] #spOpts: N=22 dpt autoPA advPA mergeVia=T pinDensity cut2cut hrOri=1 hrSnap=1 
[05/31 13:54:42    213s] #spOpts: rpCkHalo=4 
[05/31 13:54:42    213s] Initializing Route Infrastructure for color support ...
[05/31 13:54:42    213s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:4387.7M, EPOCH TIME: 1748714082.121486
[05/31 13:54:42    213s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.003, REAL:0.003, MEM:4387.7M, EPOCH TIME: 1748714082.124162
[05/31 13:54:42    213s] Route Infrastructure Initialized for color support successfully.
[05/31 13:54:42    213s] Cell adder LLGs are deleted
[05/31 13:54:42    213s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:54:42    213s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:54:42    213s] # Building adder llgBox search-tree.
[05/31 13:54:42    213s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/31 13:54:42    213s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4387.7M, EPOCH TIME: 1748714082.129786
[05/31 13:54:42    213s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:54:42    213s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:54:42    213s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:4387.7M, EPOCH TIME: 1748714082.130036
[05/31 13:54:42    213s] Max number of tech site patterns supported in site array is 256.
[05/31 13:54:42    213s] Core basic site is GF22_DST
[05/31 13:54:42    213s] Processing tracks to init pin-track alignment.
[05/31 13:54:42    213s] z: 1, totalTracks: 1
[05/31 13:54:42    213s] z: 3, totalTracks: 1
[05/31 13:54:42    213s] z: 5, totalTracks: 1
[05/31 13:54:42    213s] z: 7, totalTracks: 1
[05/31 13:54:42    213s] Found no cell that needs special alignment to tracks, so switching off the check.
[05/31 13:54:42    214s] After signature check, allow fast init is false, keep pre-filter is true.
[05/31 13:54:42    214s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/31 13:54:42    214s] SiteArray: non-trimmed site array dimensions = 9 x 43
[05/31 13:54:42    214s] SiteArray: use 12,288 bytes
[05/31 13:54:42    214s] SiteArray: current memory after site array memory allocation 4387.7M
[05/31 13:54:42    214s] SiteArray: FP blocked sites are writable
[05/31 13:54:42    214s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/31 13:54:42    214s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:4387.7M, EPOCH TIME: 1748714082.267971
[05/31 13:54:42    214s] Process 285 wires and vias for routing blockage analysis
[05/31 13:54:42    214s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.000, REAL:0.000, MEM:4387.7M, EPOCH TIME: 1748714082.268088
[05/31 13:54:42    214s] SiteArray: number of non floorplan blocked sites for llg default is 387
[05/31 13:54:42    214s] Atter site array init, number of instance map data is 0.
[05/31 13:54:42    214s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.138, REAL:0.138, MEM:4387.7M, EPOCH TIME: 1748714082.268133
[05/31 13:54:42    214s] 
[05/31 13:54:42    214s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 13:54:42    214s] 
[05/31 13:54:42    214s]  Skipping Pre_CCE_Colorizing (1369+2)!
[05/31 13:54:42    214s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.138, REAL:0.138, MEM:4387.7M, EPOCH TIME: 1748714082.268263
[05/31 13:54:42    214s] OPERPROF:   Starting Placement-Init-Reg-Wire-Search-Tree at level 2, MEM:4387.7M, EPOCH TIME: 1748714082.268322
[05/31 13:54:42    214s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[05/31 13:54:42    214s] OPERPROF:   Finished Placement-Init-Reg-Wire-Search-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4387.7M, EPOCH TIME: 1748714082.268379
[05/31 13:54:42    214s] Begin checking placement ... (start mem=4387.7M, init mem=4387.7M)
[05/31 13:54:42    214s] Begin checking exclusive groups violation ...
[05/31 13:54:42    214s] There are 0 groups to check, max #box is 0, total #box is 0
[05/31 13:54:42    214s] Finished checking exclusive groups violations. Found 0 Vio.
[05/31 13:54:42    214s] 
[05/31 13:54:42    214s] Running CheckPlace using 1 thread in normal mode...
[05/31 13:54:42    214s] 
[05/31 13:54:42    214s] ...checkPlace normal is done!
[05/31 13:54:42    214s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:4387.7M, EPOCH TIME: 1748714082.269007
[05/31 13:54:42    214s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:4387.7M, EPOCH TIME: 1748714082.269056
[05/31 13:54:42    214s] *info: Placed = 10            
[05/31 13:54:42    214s] *info: Unplaced = 0           
[05/31 13:54:42    214s] Placement Density:40.05%(9/24)
[05/31 13:54:42    214s] Placement Density (including fixed std cells):40.05%(9/24)
[05/31 13:54:42    214s] Cell adder LLGs are deleted
[05/31 13:54:42    214s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10).
[05/31 13:54:42    214s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:54:42    214s] # Resetting pin-track-align track data.
[05/31 13:54:42    214s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:54:42    214s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:54:42    214s] Finished checkPlace (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=4387.7M)
[05/31 13:54:42    214s] OPERPROF: Finished checkPlace at level 1, CPU:0.150, REAL:0.150, MEM:4387.7M, EPOCH TIME: 1748714082.271418
[05/31 13:54:42    214s] #optDebug: { P: 22 W: 4195 FE: extreme PE: none LDR: 1}
[05/31 13:54:42    214s]  Initial DC engine is -> aae
[05/31 13:54:42    214s]  
[05/31 13:54:42    214s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[05/31 13:54:42    214s]  
[05/31 13:54:42    214s]  
[05/31 13:54:42    214s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[05/31 13:54:42    214s]  
[05/31 13:54:42    214s] Reset EOS DB
[05/31 13:54:42    214s] Ignoring AAE DB Resetting ...
[05/31 13:54:42    214s]  Set Options for AAE Based Opt flow 
[05/31 13:54:42    214s] *** optDesign -postRoute ***
[05/31 13:54:42    214s] DRC Margin: user margin 0.0; extra margin 0
[05/31 13:54:42    214s] Setup Target Slack: user slack 0
[05/31 13:54:42    214s] Hold Target Slack: user slack 0
[05/31 13:54:42    214s] **INFO: setOptMode -opt_post_route_area_reclaim holdAndSetupAware -> Area reclaim that is Setup & Hold Timing Aware will be called before timing Optimization.
[05/31 13:54:42    214s] Cell adder LLGs are deleted
[05/31 13:54:42    214s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:54:42    214s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:54:42    214s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4387.7M, EPOCH TIME: 1748714082.382792
[05/31 13:54:42    214s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:54:42    214s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:54:42    214s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:4387.7M, EPOCH TIME: 1748714082.383044
[05/31 13:54:42    214s] Max number of tech site patterns supported in site array is 256.
[05/31 13:54:42    214s] Core basic site is GF22_DST
[05/31 13:54:42    214s] After signature check, allow fast init is false, keep pre-filter is true.
[05/31 13:54:42    214s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/31 13:54:42    214s] SiteArray: non-trimmed site array dimensions = 9 x 43
[05/31 13:54:42    214s] SiteArray: use 12,288 bytes
[05/31 13:54:42    214s] SiteArray: current memory after site array memory allocation 4387.7M
[05/31 13:54:42    214s] SiteArray: FP blocked sites are writable
[05/31 13:54:42    214s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:4387.7M, EPOCH TIME: 1748714082.533886
[05/31 13:54:42    214s] Process 10 wires and vias for routing blockage analysis
[05/31 13:54:42    214s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.000, REAL:0.000, MEM:4387.7M, EPOCH TIME: 1748714082.533929
[05/31 13:54:42    214s] SiteArray: number of non floorplan blocked sites for llg default is 387
[05/31 13:54:42    214s] Atter site array init, number of instance map data is 0.
[05/31 13:54:42    214s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.205, REAL:0.206, MEM:4387.7M, EPOCH TIME: 1748714082.588705
[05/31 13:54:42    214s] 
[05/31 13:54:42    214s] 
[05/31 13:54:42    214s]  Skipping Pre_CCE_Colorizing (1369+2)!
[05/31 13:54:42    214s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.206, REAL:0.206, MEM:4387.7M, EPOCH TIME: 1748714082.588908
[05/31 13:54:42    214s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:54:42    214s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:54:42    214s] 
[05/31 13:54:42    214s] TimeStamp Deleting Cell Server Begin ...
[05/31 13:54:42    214s] Deleting Lib Analyzer.
[05/31 13:54:42    214s] 
[05/31 13:54:42    214s] TimeStamp Deleting Cell Server End ...
[05/31 13:54:42    214s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/31 13:54:42    214s] 
[05/31 13:54:42    214s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/31 13:54:42    214s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 13:54:42    214s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/31 13:54:42    214s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 13:54:42    214s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/31 13:54:42    214s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/31 13:54:42    214s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/31 13:54:42    214s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/31 13:54:42    214s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/31 13:54:42    214s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/31 13:54:42    214s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/31 13:54:42    214s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/31 13:54:42    214s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/31 13:54:42    214s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/31 13:54:42    214s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/31 13:54:42    214s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 13:54:42    214s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/31 13:54:42    214s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 13:54:42    214s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/31 13:54:42    214s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/31 13:54:42    214s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/31 13:54:42    214s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/31 13:54:42    214s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/31 13:54:42    214s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/31 13:54:42    214s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/31 13:54:42    214s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/31 13:54:42    214s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/31 13:54:42    214s] Summary for sequential cells identification: 
[05/31 13:54:42    214s]   Identified SBFF number: 299
[05/31 13:54:42    214s]   Identified MBFF number: 75
[05/31 13:54:42    214s]   Identified SB Latch number: 22
[05/31 13:54:42    214s]   Identified MB Latch number: 0
[05/31 13:54:42    214s]   Not identified SBFF number: 15
[05/31 13:54:42    214s]   Not identified MBFF number: 0
[05/31 13:54:42    214s]   Not identified SB Latch number: 0
[05/31 13:54:42    214s]   Not identified MB Latch number: 0
[05/31 13:54:42    214s]   Number of sequential cells which are not FFs: 45
[05/31 13:54:42    214s]  Visiting view : view_slow_mission
[05/31 13:54:42    214s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[05/31 13:54:42    214s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[05/31 13:54:42    214s]  Visiting view : view_fast_mission
[05/31 13:54:42    214s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/31 13:54:42    214s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/31 13:54:42    214s] TLC MultiMap info (StdDelay):
[05/31 13:54:42    214s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[05/31 13:54:42    214s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[05/31 13:54:42    214s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[05/31 13:54:42    214s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[05/31 13:54:42    214s]  Setting StdDelay to: 6.1ps
[05/31 13:54:42    214s] 
[05/31 13:54:42    214s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/31 13:54:42    214s] 
[05/31 13:54:42    214s] TimeStamp Deleting Cell Server Begin ...
[05/31 13:54:42    214s] 
[05/31 13:54:42    214s] TimeStamp Deleting Cell Server End ...
[05/31 13:54:42    214s] *** InitOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:00.9/0:00:00.9 (1.0), totSession cpu/real = 0:03:34.6/0:06:57.1 (0.5), mem = 4387.7M
[05/31 13:54:42    214s] 
[05/31 13:54:42    214s] =============================================================================================
[05/31 13:54:42    214s]  Step TAT Report : InitOpt #1 / optDesign #2                                    23.10-p003_1
[05/31 13:54:42    214s] =============================================================================================
[05/31 13:54:42    214s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/31 13:54:42    214s] ---------------------------------------------------------------------------------------------
[05/31 13:54:42    214s] [ CellServerInit         ]      1   0:00:00.0  (   4.6 % )     0:00:00.0 /  0:00:00.0    1.2
[05/31 13:54:42    214s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:54:42    214s] [ MetricInit             ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:54:42    214s] [ CheckPlace             ]      1   0:00:00.2  (  16.2 % )     0:00:00.2 /  0:00:00.2    1.0
[05/31 13:54:42    214s] [ DetailPlaceInit        ]      1   0:00:00.2  (  23.8 % )     0:00:00.2 /  0:00:00.2    1.0
[05/31 13:54:42    214s] [ MISC                   ]          0:00:00.5  (  55.3 % )     0:00:00.5 /  0:00:00.5    1.0
[05/31 13:54:42    214s] ---------------------------------------------------------------------------------------------
[05/31 13:54:42    214s]  InitOpt #1 TOTAL                   0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:00.9    1.0
[05/31 13:54:42    214s] ---------------------------------------------------------------------------------------------
[05/31 13:54:42    214s] 
[05/31 13:54:42    214s] ** INFO : this run is activating 'postRoute' automaton
[05/31 13:54:42    214s] **INFO: flowCheckPoint #3 InitialSummary
[05/31 13:54:42    214s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[05/31 13:54:42    214s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U9 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 13:54:42    214s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U9 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 13:54:42    214s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U8 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 13:54:42    214s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U8 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 13:54:42    214s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 13:54:42    214s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 13:54:42    214s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 13:54:42    214s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 13:54:42    214s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 13:54:42    214s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 13:54:42    214s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 13:54:42    214s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 13:54:42    214s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 13:54:42    214s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 13:54:42    214s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 13:54:42    214s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 13:54:42    214s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance U2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 13:54:42    214s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance U2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 13:54:42    214s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance U3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 13:54:42    214s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance U3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 13:54:42    214s] ### Net info: total nets: 40
[05/31 13:54:42    214s] ### Net info: dirty nets: 0
[05/31 13:54:42    214s] ### Net info: marked as disconnected nets: 0
[05/31 13:54:42    214s] ### Net info: fully routed nets: 36
[05/31 13:54:42    214s] ### Net info: trivial (< 2 pins) nets: 4
[05/31 13:54:42    214s] ### Net info: unrouted nets: 0
[05/31 13:54:42    214s] ### Net info: re-extraction nets: 0
[05/31 13:54:42    214s] ### Net info: ignored nets: 0
[05/31 13:54:42    214s] ### Net info: skip routing nets: 0
[05/31 13:54:42    214s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 13:54:42    214s] ### import design signature (127): route=1291932997 fixed_route=1291932997 flt_obj=0 vio=1786619457 swire=282492057 shield_wire=1 net_attr=953494850 dirty_area=0 del_dirty_area=0 cell=825922003 placement=2054706412 pin_access=1860623234 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=1224426920 sns=1224426920
[05/31 13:54:42    214s] #Extract in post route mode
[05/31 13:54:42    214s] #Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
[05/31 13:54:42    214s] #Fast data preparation for tQuantus.
[05/31 13:54:42    214s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 13:54:42    214s] #Start routing data preparation on Sat May 31 13:54:42 2025
[05/31 13:54:42    214s] #
[05/31 13:54:42    214s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 13:54:42    214s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 13:54:42    214s] # M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
[05/31 13:54:42    214s] # M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
[05/31 13:54:42    214s] # C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/31 13:54:42    214s] # C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/31 13:54:42    214s] # C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/31 13:54:42    214s] # C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/31 13:54:42    214s] # C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/31 13:54:42    214s] # JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
[05/31 13:54:42    214s] # QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/31 13:54:42    214s] # QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/31 13:54:42    214s] # LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
[05/31 13:54:42    214s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[05/31 13:54:42    214s] #Regenerating Ggrids automatically.
[05/31 13:54:42    214s] #Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
[05/31 13:54:42    214s] #Using automatically generated G-grids.
[05/31 13:54:42    214s] #Done routing data preparation.
[05/31 13:54:42    214s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3974.52 (MB), peak = 4219.41 (MB)
[05/31 13:54:42    214s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 13:54:42    214s] #Start routing data preparation on Sat May 31 13:54:42 2025
[05/31 13:54:42    214s] #
[05/31 13:54:42    214s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 13:54:42    214s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 13:54:42    214s] #Bottom routing layer index=1(M1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
[05/31 13:54:42    214s] #shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
[05/31 13:54:42    214s] #pin_access_rlayer=3(C1)
[05/31 13:54:42    214s] #shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=1
[05/31 13:54:42    214s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[05/31 13:54:42    214s] #enable_dpt_layer_shield=F
[05/31 13:54:42    214s] #has_line_end_grid=F
[05/31 13:54:42    214s] #Regenerating Ggrids automatically.
[05/31 13:54:42    214s] #Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
[05/31 13:54:42    214s] #Using automatically generated G-grids.
[05/31 13:54:44    215s] #Done routing data preparation.
[05/31 13:54:44    215s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3982.91 (MB), peak = 4219.41 (MB)
[05/31 13:54:44    215s] #
[05/31 13:54:44    215s] #Start tQuantus RC extraction...
[05/31 13:54:44    215s] #Start building rc corner(s)...
[05/31 13:54:44    215s] #Number of RC Corner = 2
[05/31 13:54:44    215s] #Corner rc_fast /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile 25.000000 (real) 
[05/31 13:54:44    215s] #Corner rc_slow /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile 25.000000 (real) 
[05/31 13:54:44    215s] #(i=11, n=11 2000)
[05/31 13:54:44    215s] #M1 -> M1 (1)
[05/31 13:54:44    215s] #M2 -> M2 (2)
[05/31 13:54:44    215s] #C1 -> C1 (3)
[05/31 13:54:44    215s] #C2 -> C2 (4)
[05/31 13:54:44    215s] #C3 -> C3 (5)
[05/31 13:54:44    215s] #C4 -> C4 (6)
[05/31 13:54:44    215s] #C5 -> C5 (7)
[05/31 13:54:44    215s] #JA -> JA (8)
[05/31 13:54:44    215s] #QA -> QA (9)
[05/31 13:54:44    215s] #QB -> QB (10)
[05/31 13:54:44    215s] #LB -> LB (11)
[05/31 13:54:44    216s] #SADV-On
[05/31 13:54:44    216s] # Corner(s) : 
[05/31 13:54:44    216s] #rc_fast [25.00] 
[05/31 13:54:44    216s] #rc_slow [25.00]
[05/31 13:54:46    217s] # Corner id: 0
[05/31 13:54:46    217s] # Layout Scale: 1.000000
[05/31 13:54:46    217s] # Has Metal Fill model: yes
[05/31 13:54:46    217s] # Temperature was set
[05/31 13:54:46    217s] # Temperature : 25.000000
[05/31 13:54:46    217s] # Ref. Temp   : 25.000000
[05/31 13:54:46    217s] # Corner id: 1
[05/31 13:54:46    217s] # Layout Scale: 1.000000
[05/31 13:54:46    217s] # Has Metal Fill model: yes
[05/31 13:54:46    217s] # Temperature was set
[05/31 13:54:46    217s] # Temperature : 25.000000
[05/31 13:54:46    217s] # Ref. Temp   : 25.000000
[05/31 13:54:46    217s] #total pattern=286 [22, 2124]
[05/31 13:54:46    217s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[05/31 13:54:46    217s] #found CAPMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile
[05/31 13:54:46    217s] #found CAPMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile
[05/31 13:54:46    217s] #found RESMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile 25.000000 
[05/31 13:54:46    217s] #found RESMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile 25.000000 
[05/31 13:54:46    217s] #CCE Version read = IQuantus/TQuantus 22.1.1-s215
[05/31 13:54:46    217s] #number model r/c [2,2] [22,2124] read
[05/31 13:54:46    217s] #0 rcmodel(s) requires rebuild
[05/31 13:54:46    217s] #Build RC corners: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3994.79 (MB), peak = 4219.41 (MB)
[05/31 13:54:46    217s] #Finish check_net_pin_list step Enter extract
[05/31 13:54:46    217s] #Start init net ripin tree building
[05/31 13:54:46    217s] #Finish init net ripin tree building
[05/31 13:54:46    217s] #Cpu time = 00:00:00
[05/31 13:54:46    217s] #Elapsed time = 00:00:00
[05/31 13:54:46    217s] #Increased memory = 0.00 (MB)
[05/31 13:54:46    217s] #Total memory = 3994.79 (MB)
[05/31 13:54:46    217s] #Peak memory = 4219.41 (MB)
[05/31 13:54:46    217s] #begin processing metal fill model file
[05/31 13:54:46    217s] #end processing metal fill model file
[05/31 13:54:46    217s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 13:54:46    217s] #Length limit = 200 pitches
[05/31 13:54:46    217s] #opt mode = 2
[05/31 13:54:46    217s] #Finish check_net_pin_list step Fix net pin list
[05/31 13:54:46    217s] #Start generate extraction boxes.
[05/31 13:54:46    217s] #
[05/31 13:54:46    217s] #Extract using 30 x 30 Hboxes
[05/31 13:54:46    217s] #2x2 initial hboxes
[05/31 13:54:46    217s] #Use area based hbox pruning.
[05/31 13:54:46    217s] #0/0 hboxes pruned.
[05/31 13:54:46    217s] #Complete generating extraction boxes.
[05/31 13:54:46    217s] #Start step Extraction
[05/31 13:54:46    217s] #Extract 1 hboxes with single thread on machine with  Xeon 2.40GHz 36608KB Cache 48CPU...
[05/31 13:54:46    217s] #Process 0 special clock nets for rc extraction
[05/31 13:54:46    217s] #Total 36 nets were built. 0 nodes added to break long wires. 0 net(s) have incomplete routes.
[05/31 13:54:46    217s] #Run Statistics for Extraction:
[05/31 13:54:46    217s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/31 13:54:46    217s] #   Increased memory =     0.00 (MB), total memory =  3994.80 (MB), peak memory =  4219.41 (MB)
[05/31 13:54:46    217s] #Register nets and terms for rcdb /tmp/innovus_temp_1000984_linrack12.bioeelocal_ssokolovskiy_5P1KWF/nr1000984_ACYTzt.rcdb.d
[05/31 13:54:46    217s] #Finish registering nets and terms for rcdb.
[05/31 13:54:46    217s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3999.75 (MB), peak = 4219.41 (MB)
[05/31 13:54:46    217s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 13:54:46    217s] #RC Statistics: 71 Res, 32 Ground Cap, 4 XCap (Edge to Edge)
[05/31 13:54:46    217s] #RC V/H edge ratio: 0.14, Avg V/H Edge Length: 805.44 (25), Avg L-Edge Length: 4234.87 (30)
[05/31 13:54:46    217s] #Nets and terms are pre-registered for rcdb /tmp/innovus_temp_1000984_linrack12.bioeelocal_ssokolovskiy_5P1KWF/nr1000984_ACYTzt.rcdb.d.
[05/31 13:54:46    217s] #Start writing RC data.
[05/31 13:54:46    217s] #Finish writing RC data
[05/31 13:54:46    217s] #Finish writing rcdb with 107 nodes, 71 edges, and 8 xcaps
[05/31 13:54:46    217s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3996.84 (MB), peak = 4219.41 (MB)
[05/31 13:54:46    217s] Restoring parasitic data from file '/tmp/innovus_temp_1000984_linrack12.bioeelocal_ssokolovskiy_5P1KWF/nr1000984_ACYTzt.rcdb.d' ...
[05/31 13:54:46    217s] Opening parasitic data file '/tmp/innovus_temp_1000984_linrack12.bioeelocal_ssokolovskiy_5P1KWF/nr1000984_ACYTzt.rcdb.d' for reading (mem: 4408.316M)
[05/31 13:54:46    217s] Reading RCDB with compressed RC data.
[05/31 13:54:46    217s] Opening parasitic data file '/tmp/innovus_temp_1000984_linrack12.bioeelocal_ssokolovskiy_5P1KWF/nr1000984_ACYTzt.rcdb.d' for content verification (mem: 4408.316M)
[05/31 13:54:46    217s] Reading RCDB with compressed RC data.
[05/31 13:54:46    217s] Closing parasitic data file '/tmp/innovus_temp_1000984_linrack12.bioeelocal_ssokolovskiy_5P1KWF/nr1000984_ACYTzt.rcdb.d': 0 access done (mem: 4408.316M)
[05/31 13:54:46    217s] Closing parasitic data file '/tmp/innovus_temp_1000984_linrack12.bioeelocal_ssokolovskiy_5P1KWF/nr1000984_ACYTzt.rcdb.d': 0 access done (mem: 4408.316M)
[05/31 13:54:46    217s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 4408.316M)
[05/31 13:54:46    217s] Following multi-corner parasitics specified:
[05/31 13:54:46    217s] 	/tmp/innovus_temp_1000984_linrack12.bioeelocal_ssokolovskiy_5P1KWF/nr1000984_ACYTzt.rcdb.d (rcdb)
[05/31 13:54:46    217s] Opening parasitic data file '/tmp/innovus_temp_1000984_linrack12.bioeelocal_ssokolovskiy_5P1KWF/nr1000984_ACYTzt.rcdb.d' for reading (mem: 4408.316M)
[05/31 13:54:46    217s] Reading RCDB with compressed RC data.
[05/31 13:54:46    217s] 		Cell adder has rcdb /tmp/innovus_temp_1000984_linrack12.bioeelocal_ssokolovskiy_5P1KWF/nr1000984_ACYTzt.rcdb.d specified
[05/31 13:54:46    217s] Cell adder, hinst 
[05/31 13:54:46    217s] processing rcdb (/tmp/innovus_temp_1000984_linrack12.bioeelocal_ssokolovskiy_5P1KWF/nr1000984_ACYTzt.rcdb.d) for hinst (top) of cell (adder);
[05/31 13:54:46    217s] Closing parasitic data file '/tmp/innovus_temp_1000984_linrack12.bioeelocal_ssokolovskiy_5P1KWF/nr1000984_ACYTzt.rcdb.d': 0 access done (mem: 4408.316M)
[05/31 13:54:46    217s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=4408.316M)
[05/31 13:54:46    217s] Opening parasitic data file '/tmp/innovus_temp_1000984_linrack12.bioeelocal_ssokolovskiy_5P1KWF/adder_1000984_zc2nuB.rcdb.d/adder.rcdb.d' for reading (mem: 4408.316M)
[05/31 13:54:46    217s] Reading RCDB with compressed RC data.
[05/31 13:54:47    218s] Closing parasitic data file '/tmp/innovus_temp_1000984_linrack12.bioeelocal_ssokolovskiy_5P1KWF/adder_1000984_zc2nuB.rcdb.d/adder.rcdb.d': 0 access done (mem: 4408.316M)
[05/31 13:54:47    218s] Lumped Parasitic Loading Completed (total cpu=0:00:01.0, real=0:00:01.0, current mem=4408.316M)
[05/31 13:54:47    218s] Done read_parasitics... (cpu: 0:00:01.1 real: 0:00:01.0 mem: 4408.316M)
[05/31 13:54:47    218s] #
[05/31 13:54:47    218s] #Restore RCDB.
[05/31 13:54:47    218s] #
[05/31 13:54:47    218s] #Complete tQuantus RC extraction.
[05/31 13:54:47    218s] #Cpu time = 00:00:03
[05/31 13:54:47    218s] #Elapsed time = 00:00:03
[05/31 13:54:47    218s] #Increased memory = 11.59 (MB)
[05/31 13:54:47    218s] #Total memory = 3994.50 (MB)
[05/31 13:54:47    218s] #Peak memory = 4219.41 (MB)
[05/31 13:54:47    218s] #
[05/31 13:54:47    218s] #0 inserted nodes are removed
[05/31 13:54:47    218s] #Restored 0 tie nets, 0 tie snets, 0 partial nets
[05/31 13:54:47    218s] ### export design design signature (129): route=650780388 fixed_route=650780388 flt_obj=0 vio=1786619457 swire=282492057 shield_wire=1 net_attr=1589547456 dirty_area=0 del_dirty_area=0 cell=825922003 placement=2054706412 pin_access=1860623234 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=1224426920 sns=1224426920
[05/31 13:54:47    218s] ### import design signature (130): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1860623234 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=1 sns=1
[05/31 13:54:47    218s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 13:54:47    218s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 13:54:47    218s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 13:54:47    218s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 13:54:47    218s] #Start Design Signature (0)
[05/31 13:54:47    218s] #Finish Inst Signature in MT(56220933)
[05/31 13:54:47    218s] #Finish Net Signature in MT(63609812)
[05/31 13:54:47    218s] #Finish SNet Signature in MT (120151793)
[05/31 13:54:47    218s] #Run time and memory report for RC extraction:
[05/31 13:54:47    218s] #RC extraction running on  Xeon 2.40GHz 36608KB Cache 48CPU.
[05/31 13:54:47    218s] #Run Statistics for snet signature:
[05/31 13:54:47    218s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/31 13:54:47    218s] #   Increased memory =     0.00 (MB), total memory =  3984.14 (MB), peak memory =  4219.41 (MB)
[05/31 13:54:47    218s] #Run Statistics for Net Final Signature:
[05/31 13:54:47    218s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/31 13:54:47    218s] #   Increased memory =     0.00 (MB), total memory =  3984.14 (MB), peak memory =  4219.41 (MB)
[05/31 13:54:47    218s] #Run Statistics for Net launch:
[05/31 13:54:47    218s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/31 13:54:47    218s] #   Increased memory =     0.00 (MB), total memory =  3984.14 (MB), peak memory =  4219.41 (MB)
[05/31 13:54:47    218s] #Run Statistics for Net init_dbsNet_slist:
[05/31 13:54:47    218s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/31 13:54:47    218s] #   Increased memory =     0.00 (MB), total memory =  3984.14 (MB), peak memory =  4219.41 (MB)
[05/31 13:54:47    218s] #Run Statistics for net signature:
[05/31 13:54:47    218s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/31 13:54:47    218s] #   Increased memory =     0.00 (MB), total memory =  3984.14 (MB), peak memory =  4219.41 (MB)
[05/31 13:54:47    218s] #Run Statistics for inst signature:
[05/31 13:54:47    218s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/31 13:54:47    218s] #   Increased memory =    -0.75 (MB), total memory =  3984.14 (MB), peak memory =  4219.41 (MB)
[05/31 13:54:47    218s] Opening parasitic data file '/tmp/innovus_temp_1000984_linrack12.bioeelocal_ssokolovskiy_5P1KWF/adder_1000984_zc2nuB.rcdb.d/adder.rcdb.d' for reading (mem: 4387.324M)
[05/31 13:54:47    218s] Reading RCDB with compressed RC data.
[05/31 13:54:47    218s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 4389.3M)
[05/31 13:54:47    218s] ** INFO: Initializing Glitch Interface
[05/31 13:54:47    218s] AAE DB initialization (MEM=4429.94 CPU=0:00:00.0 REAL=0:00:00.0) 
[05/31 13:54:47    218s] ** INFO: Initializing Glitch Cache
[05/31 13:54:47    218s] *** BuildHoldData #1 [begin] (optDesign #2) : totSession cpu/real = 0:03:39.0/0:07:01.9 (0.5), mem = 4429.9M
[05/31 13:54:47    218s] AAE_INFO: switching setDelayCal -siAware from true to false ...
[05/31 13:54:47    218s] AAE_INFO: The setting is changed from true to false in setDelayCalMode -SIAware
[05/31 13:54:47    218s] OPTC: user 20.0
[05/31 13:54:47    219s] Starting delay calculation for Hold views
[05/31 13:54:47    219s] AAE_INFO: opIsDesignInPostRouteState() is 1
[05/31 13:54:47    219s] #################################################################################
[05/31 13:54:47    219s] # Design Stage: PostRoute
[05/31 13:54:47    219s] # Design Name: adder
[05/31 13:54:47    219s] # Design Mode: 22nm
[05/31 13:54:47    219s] # Analysis Mode: MMMC OCV 
[05/31 13:54:47    219s] # Parasitics Mode: SPEF/RCDB 
[05/31 13:54:47    219s] # Signoff Settings: SI Off 
[05/31 13:54:47    219s] #################################################################################
[05/31 13:54:47    219s] Calculate late delays in OCV mode...
[05/31 13:54:47    219s] Calculate early delays in OCV mode...
[05/31 13:54:47    219s] Topological Sorting (REAL = 0:00:00.0, MEM = 4450.1M, InitMEM = 4450.1M)
[05/31 13:54:47    219s] Start delay calculation (fullDC) (1 T). (MEM=4017.34)
[05/31 13:54:47    219s] *** Calculating scaling factor for lib_fast libraries using the default operating condition of each library.
[05/31 13:54:47    219s] Start AAE Lib Loading. (MEM=4458.2)
[05/31 13:54:48    219s] End AAE Lib Loading. (MEM=4678.28 CPU=0:00:00.1 Real=0:00:01.0)
[05/31 13:54:48    219s] End AAE Lib Interpolated Model. (MEM=4678.28 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 13:54:48    219s] Total number of fetched objects 36
[05/31 13:54:48    219s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 13:54:48    219s] End delay calculation. (MEM=4163.01 CPU=0:00:00.0 REAL=0:00:00.0)
[05/31 13:54:48    219s] End delay calculation (fullDC). (MEM=3452.18 CPU=0:00:00.5 REAL=0:00:01.0)
[05/31 13:54:48    219s] *** CDM Built up (cpu=0:00:00.5  real=0:00:01.0  mem= 4812.0M) ***
[05/31 13:54:48    219s] *** Done Building Timing Graph (cpu=0:00:00.9 real=0:00:01.0 totSessionCpu=0:03:40 mem=4804.0M)
[05/31 13:54:48    219s] Done building cte hold timing graph (HoldAware) cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:03:40 mem=4804.0M ***
[05/31 13:54:48    219s] Warning: No proper clock gate cell delay was found for clock standard delay computation.
[05/31 13:54:48    219s] AAE_INFO: switching setDelayCal -siAware from false to true ...
[05/31 13:54:48    220s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[05/31 13:54:48    220s] Starting delay calculation for Setup views
[05/31 13:54:48    220s] AAE_INFO: opIsDesignInPostRouteState() is 1
[05/31 13:54:48    220s] AAE_INFO: resetNetProps viewIdx 0 
[05/31 13:54:48    220s] Starting SI iteration 1 using Infinite Timing Windows
[05/31 13:54:49    220s] #################################################################################
[05/31 13:54:49    220s] # Design Stage: PostRoute
[05/31 13:54:49    220s] # Design Name: adder
[05/31 13:54:49    220s] # Design Mode: 22nm
[05/31 13:54:49    220s] # Analysis Mode: MMMC OCV 
[05/31 13:54:49    220s] # Parasitics Mode: SPEF/RCDB 
[05/31 13:54:49    220s] # Signoff Settings: SI On 
[05/31 13:54:49    220s] #################################################################################
[05/31 13:54:49    220s] AAE_INFO: 1 threads acquired from CTE.
[05/31 13:54:49    220s] Setting infinite Tws ...
[05/31 13:54:49    220s] First Iteration Infinite Tw... 
[05/31 13:54:49    220s] Calculate early delays in OCV mode...
[05/31 13:54:49    220s] Calculate late delays in OCV mode...
[05/31 13:54:49    220s] Topological Sorting (REAL = 0:00:00.0, MEM = 4830.9M, InitMEM = 4830.9M)
[05/31 13:54:49    220s] Start delay calculation (fullDC) (1 T). (MEM=3570.92)
[05/31 13:54:49    220s] *** Calculating scaling factor for lib_slow libraries using the default operating condition of each library.
[05/31 13:54:49    220s] End AAE Lib Interpolated Model. (MEM=4830.93 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 13:54:49    220s] Total number of fetched objects 36
[05/31 13:54:49    220s] AAE_INFO-618: Total number of nets in the design is 40,  100.0 percent of the nets selected for SI analysis
[05/31 13:54:49    220s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 13:54:49    220s] End delay calculation. (MEM=3594.28 CPU=0:00:00.0 REAL=0:00:00.0)
[05/31 13:54:49    220s] End delay calculation (fullDC). (MEM=3594.28 CPU=0:00:00.1 REAL=0:00:00.0)
[05/31 13:54:49    220s] Save waveform /tmp/innovus_temp_1000984_linrack12.bioeelocal_ssokolovskiy_5P1KWF/.AAE_kcrfEV/.AAE_1000984/waveform.data...
[05/31 13:54:49    220s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 4814.9M) ***
[05/31 13:54:49    220s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4814.9M)
[05/31 13:54:49    220s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/31 13:54:49    220s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4814.9M)
[05/31 13:54:49    220s] 
[05/31 13:54:49    220s] Executing IPO callback for view pruning ..
[05/31 13:54:49    220s] Starting SI iteration 2
[05/31 13:54:49    220s] Calculate early delays in OCV mode...
[05/31 13:54:49    220s] Calculate late delays in OCV mode...
[05/31 13:54:49    220s] Start delay calculation (fullDC) (1 T). (MEM=3594.53)
[05/31 13:54:49    220s] End AAE Lib Interpolated Model. (MEM=4741.05 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 13:54:49    220s] Glitch Analysis: View view_slow_mission -- Total Number of Nets Skipped = 0. 
[05/31 13:54:49    220s] Glitch Analysis: View view_slow_mission -- Total Number of Nets Analyzed = 36. 
[05/31 13:54:49    220s] Total number of fetched objects 36
[05/31 13:54:49    220s] AAE_INFO-618: Total number of nets in the design is 40,  0.0 percent of the nets selected for SI analysis
[05/31 13:54:49    220s] End delay calculation. (MEM=3594.63 CPU=0:00:00.0 REAL=0:00:00.0)
[05/31 13:54:49    220s] End delay calculation (fullDC). (MEM=3594.63 CPU=0:00:00.0 REAL=0:00:00.0)
[05/31 13:54:49    220s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 4791.2M) ***
[05/31 13:54:49    220s] 
[05/31 13:54:49    220s] Creating Lib Analyzer ...
[05/31 13:54:49    220s] 
[05/31 13:54:49    220s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/31 13:54:49    220s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 13:54:49    220s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/31 13:54:49    220s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 13:54:49    220s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/31 13:54:49    220s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/31 13:54:49    220s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/31 13:54:49    220s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/31 13:54:49    220s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/31 13:54:49    220s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/31 13:54:49    220s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/31 13:54:49    220s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/31 13:54:49    220s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/31 13:54:49    220s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/31 13:54:49    220s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/31 13:54:49    220s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 13:54:49    220s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/31 13:54:49    220s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 13:54:49    220s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/31 13:54:49    220s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/31 13:54:49    220s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/31 13:54:49    220s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/31 13:54:49    220s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/31 13:54:49    220s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/31 13:54:49    220s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/31 13:54:49    220s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/31 13:54:49    220s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/31 13:54:49    220s] Summary for sequential cells identification: 
[05/31 13:54:49    220s]   Identified SBFF number: 299
[05/31 13:54:49    220s]   Identified MBFF number: 75
[05/31 13:54:49    220s]   Identified SB Latch number: 22
[05/31 13:54:49    220s]   Identified MB Latch number: 0
[05/31 13:54:49    220s]   Not identified SBFF number: 15
[05/31 13:54:49    220s]   Not identified MBFF number: 0
[05/31 13:54:49    220s]   Not identified SB Latch number: 0
[05/31 13:54:49    220s]   Not identified MB Latch number: 0
[05/31 13:54:49    220s]   Number of sequential cells which are not FFs: 45
[05/31 13:54:49    220s]  Visiting view : view_slow_mission
[05/31 13:54:49    220s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[05/31 13:54:49    220s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[05/31 13:54:49    220s]  Visiting view : view_fast_mission
[05/31 13:54:49    220s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/31 13:54:49    220s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/31 13:54:49    220s] TLC MultiMap info (StdDelay):
[05/31 13:54:49    220s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[05/31 13:54:49    220s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[05/31 13:54:49    220s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[05/31 13:54:49    220s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[05/31 13:54:49    220s]  Setting StdDelay to: 6.1ps
[05/31 13:54:49    220s] 
[05/31 13:54:49    220s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/31 13:54:50    221s] Total number of usable buffers from Lib Analyzer: 30 ( UDB116SVT24_BUF_1 UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_3P5 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_10 UDB116SVT24_BUF_S_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_12P5 UDB116SVT24_BUF_16 UDB116SVT24_BUF_16P5 UDB116SVT24_BUF_24 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32)
[05/31 13:54:50    221s] Total number of usable inverters from Lib Analyzer: 27 ( UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_3 UDB116SVT24_INV_4 UDB116SVT24_INV_S_3 UDB116SVT24_INV_5 UDB116SVT24_INV_S_4 UDB116SVT24_INV_6 UDB116SVT24_INV_S_5 UDB116SVT24_INV_S_6 UDB116SVT24_INV_8 UDB116SVT24_INV_S_7 UDB116SVT24_INV_9 UDB116SVT24_INV_S_8 UDB116SVT24_INV_10 UDB116SVT24_INV_S_9 UDB116SVT24_INV_S_10 UDB116SVT24_INV_12 UDB116SVT24_INV_S_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_18 UDB116SVT24_INV_20 UDB116SVT24_INV_24 UDB116SVT24_INV_32)
[05/31 13:54:50    221s] Total number of usable delay cells from Lib Analyzer: 0 ()
[05/31 13:54:50    221s] 
[05/31 13:54:50    221s] {RT rc_slow 0 2 10  {8 0} 1}
[05/31 13:54:51    222s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:42 mem=4807.2M
[05/31 13:54:51    222s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:43 mem=4807.2M
[05/31 13:54:51    222s] Creating Lib Analyzer, finished. 
[05/31 13:54:51    222s] *** Done Building Timing Graph (cpu=0:00:02.7 real=0:00:03.0 totSessionCpu=0:03:43 mem=4807.2M)
[05/31 13:54:51    222s] End AAE Lib Interpolated Model. (MEM=4807.21 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 13:54:51    222s] ** INFO: Initializing Glitch Interface
[05/31 13:54:51    222s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4807.2M, EPOCH TIME: 1748714091.361224
[05/31 13:54:51    222s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:54:51    222s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:54:51    222s] 
[05/31 13:54:51    222s] 
[05/31 13:54:51    222s]  Skipping Pre_CCE_Colorizing (1369+2)!
[05/31 13:54:51    222s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.206, REAL:0.206, MEM:4807.2M, EPOCH TIME: 1748714091.567593
[05/31 13:54:51    222s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:54:51    222s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:54:51    222s] ** INFO: Initializing Glitch Interface
[05/31 13:54:51    222s] 
------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 99.459  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|   10    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 40.052%
------------------------------------------------------------------

[05/31 13:54:51    222s] *** BuildHoldData #1 [finish] (optDesign #2) : cpu/real = 0:00:04.0/0:00:04.0 (1.0), totSession cpu/real = 0:03:43.0/0:07:05.9 (0.5), mem = 4836.3M
[05/31 13:54:51    222s] 
[05/31 13:54:51    222s] =============================================================================================
[05/31 13:54:51    222s]  Step TAT Report : BuildHoldData #1 / optDesign #2                              23.10-p003_1
[05/31 13:54:51    222s] =============================================================================================
[05/31 13:54:51    222s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/31 13:54:51    222s] ---------------------------------------------------------------------------------------------
[05/31 13:54:51    222s] [ ViewPruning            ]      7   0:00:01.8  (  44.6 % )     0:00:01.8 /  0:00:01.8    1.0
[05/31 13:54:51    222s] [ OptSummaryReport       ]      1   0:00:00.2  (   5.7 % )     0:00:00.2 /  0:00:00.2    1.0
[05/31 13:54:51    222s] [ DrvReport              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:54:51    222s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:54:51    222s] [ HoldTimerInit          ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:54:51    222s] [ UpdateTimingGraph      ]      3   0:00:01.2  (  30.1 % )     0:00:03.7 /  0:00:03.6    1.0
[05/31 13:54:51    222s] [ FullDelayCalc          ]      3   0:00:00.6  (  16.3 % )     0:00:00.6 /  0:00:00.6    1.0
[05/31 13:54:51    222s] [ TimingUpdate           ]      5   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.0
[05/31 13:54:51    222s] [ TimingReport           ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:54:51    222s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:54:51    222s] [ MISC                   ]          0:00:00.1  (   2.6 % )     0:00:00.1 /  0:00:00.1    0.8
[05/31 13:54:51    222s] ---------------------------------------------------------------------------------------------
[05/31 13:54:51    222s]  BuildHoldData #1 TOTAL             0:00:04.0  ( 100.0 % )     0:00:04.0 /  0:00:04.0    1.0
[05/31 13:54:51    222s] ---------------------------------------------------------------------------------------------
[05/31 13:54:51    222s] 
[05/31 13:54:51    222s] **optDesign ... cpu = 0:00:09, real = 0:00:10, mem = 4052.0M, totSessionCpu=0:03:43 **
[05/31 13:54:51    222s] Begin: Collecting metrics
[05/31 13:54:51    223s] 
 ------------------------------------------------------------------------------------ 
| Snapshot        | WNS    | TNS | Density (%) | Resource               | DRVs       |
|                 | ALL (ns)     |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+--------+-----+-------------+----------+-------------+------+-----|
| initial_summary | 99.459 |   0 |       40.05 | 0:00:04  |        4763 |    0 |   0 |
 ------------------------------------------------------------------------------------ 
[05/31 13:54:51    223s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=4052.0M, current mem=4052.0M)

[05/31 13:54:51    223s] End: Collecting metrics
[05/31 13:54:51    223s] OPTC: m4 20.0 50.0
[05/31 13:54:51    223s] OPTC: view 50.0
[05/31 13:54:51    223s] Setting latch borrow mode to budget during optimization.
[05/31 13:54:51    223s] **INFO: flowCheckPoint #4 OptimizationPass1
[05/31 13:54:51    223s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/31 13:54:51    223s] Deleting Lib Analyzer.
[05/31 13:54:51    223s] **INFO: Start fixing DRV (Mem = 4759.29M) ...
[05/31 13:54:51    223s] Begin: GigaOpt DRV Optimization
[05/31 13:54:51    223s] Glitch fixing enabled
[05/31 13:54:51    223s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 1  -glitch
[05/31 13:54:51    223s] *** DrvOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:03:43.1/0:07:06.1 (0.5), mem = 4759.3M
[05/31 13:54:51    223s] End AAE Lib Interpolated Model. (MEM=4759.29 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 13:54:51    223s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1000984.12
[05/31 13:54:51    223s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/31 13:54:51    223s] 
[05/31 13:54:51    223s] Creating Lib Analyzer ...
[05/31 13:54:52    223s] Total number of usable buffers from Lib Analyzer: 30 ( UDB116SVT24_BUF_1 UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_3P5 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_10 UDB116SVT24_BUF_S_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_12P5 UDB116SVT24_BUF_16 UDB116SVT24_BUF_16P5 UDB116SVT24_BUF_24 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32)
[05/31 13:54:52    223s] Total number of usable inverters from Lib Analyzer: 27 ( UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_3 UDB116SVT24_INV_4 UDB116SVT24_INV_S_3 UDB116SVT24_INV_5 UDB116SVT24_INV_S_4 UDB116SVT24_INV_6 UDB116SVT24_INV_S_5 UDB116SVT24_INV_S_6 UDB116SVT24_INV_8 UDB116SVT24_INV_S_7 UDB116SVT24_INV_9 UDB116SVT24_INV_S_8 UDB116SVT24_INV_10 UDB116SVT24_INV_S_9 UDB116SVT24_INV_S_10 UDB116SVT24_INV_12 UDB116SVT24_INV_S_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_18 UDB116SVT24_INV_20 UDB116SVT24_INV_24 UDB116SVT24_INV_32)
[05/31 13:54:52    223s] Total number of usable delay cells from Lib Analyzer: 0 ()
[05/31 13:54:52    223s] 
[05/31 13:54:52    223s] {RT rc_slow 0 2 10  {8 0} 1}
[05/31 13:54:53    224s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:45 mem=4763.3M
[05/31 13:54:53    224s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:45 mem=4763.3M
[05/31 13:54:53    224s] Creating Lib Analyzer, finished. 
[05/31 13:54:53    224s] #optDebug: Start CG creation (mem=4763.3M)
[05/31 13:54:53    224s]  ...initializing CG 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 13:54:53    224s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 13:54:53    225s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 13:54:53    225s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 13:54:54    225s] ToF 82.9880um
[05/31 13:54:54    225s] (cpu=0:00:00.7, mem=4935.2M)
[05/31 13:54:54    225s]  ...processing cgPrt (cpu=0:00:00.7, mem=4935.2M)
[05/31 13:54:54    225s]  ...processing cgEgp (cpu=0:00:00.7, mem=4935.2M)
[05/31 13:54:54    225s]  ...processing cgPbk (cpu=0:00:00.7, mem=4935.2M)
[05/31 13:54:54    225s]  ...processing cgNrb(cpu=0:00:00.7, mem=4935.2M)
[05/31 13:54:54    225s]  ...processing cgObs (cpu=0:00:00.7, mem=4935.2M)
[05/31 13:54:54    225s]  ...processing cgCon (cpu=0:00:00.7, mem=4935.2M)
[05/31 13:54:54    225s]  ...processing cgPdm (cpu=0:00:00.7, mem=4935.2M)
[05/31 13:54:54    225s] #optDebug: Finish CG creation (cpu=0:00:00.7, mem=4935.2M)
[05/31 13:54:54    225s] 
[05/31 13:54:54    225s] Active Setup views: view_slow_mission 
[05/31 13:54:54    225s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4935.2M, EPOCH TIME: 1748714094.452575
[05/31 13:54:54    225s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:54:54    225s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:54:54    226s] 
[05/31 13:54:54    226s] 
[05/31 13:54:54    226s]  Skipping Pre_CCE_Colorizing (1369+2)!
[05/31 13:54:54    226s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.208, REAL:0.209, MEM:4935.2M, EPOCH TIME: 1748714094.661198
[05/31 13:54:54    226s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:54:54    226s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:54:54    226s] [oiPhyDebug] optDemand 9709200.00, spDemand 9709200.00.
[05/31 13:54:54    226s] [LDM::Info] TotalInstCnt at InitDesignMc1: 10
[05/31 13:54:54    226s] [LDM::Info] maxLocalDensity 0.96, TinyGridDensity 1000.00 
[05/31 13:54:54    226s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:03:46 mem=4935.2M
[05/31 13:54:54    226s] OPERPROF: Starting DPlace-Init at level 1, MEM:4935.2M, EPOCH TIME: 1748714094.675585
[05/31 13:54:54    226s] Processing tracks to init pin-track alignment.
[05/31 13:54:54    226s] z: 1, totalTracks: 1
[05/31 13:54:54    226s] z: 3, totalTracks: 1
[05/31 13:54:54    226s] z: 5, totalTracks: 1
[05/31 13:54:54    226s] z: 7, totalTracks: 1
[05/31 13:54:54    226s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[05/31 13:54:54    226s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/31 13:54:54    226s] Initializing Route Infrastructure for color support ...
[05/31 13:54:54    226s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:4935.2M, EPOCH TIME: 1748714094.675744
[05/31 13:54:54    226s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.003, REAL:0.003, MEM:4935.2M, EPOCH TIME: 1748714094.679150
[05/31 13:54:54    226s] Route Infrastructure Initialized for color support successfully.
[05/31 13:54:54    226s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/31 13:54:54    226s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4935.2M, EPOCH TIME: 1748714094.684641
[05/31 13:54:54    226s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:54:54    226s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:54:54    226s] 
[05/31 13:54:54    226s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 13:54:54    226s] 
[05/31 13:54:54    226s]  Skipping Pre_CCE_Colorizing (1369+2)!
[05/31 13:54:54    226s] 
[05/31 13:54:54    226s]  Skipping Bad Lib Cell Checking (CMU) !
[05/31 13:54:54    226s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.204, REAL:0.205, MEM:4935.2M, EPOCH TIME: 1748714094.889210
[05/31 13:54:54    226s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4935.2M, EPOCH TIME: 1748714094.889263
[05/31 13:54:54    226s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4935.2M, EPOCH TIME: 1748714094.889326
[05/31 13:54:54    226s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=4935.2MB).
[05/31 13:54:54    226s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.213, REAL:0.214, MEM:4935.2M, EPOCH TIME: 1748714094.889392
[05/31 13:54:54    226s] [LDM::Info] SmallGridBinSize=20 TinyGridBinSize=10
[05/31 13:54:54    226s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 10
[05/31 13:54:54    226s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:03:46 mem=4935.2M
[05/31 13:54:54    226s] ### Creating RouteCongInterface, started
[05/31 13:54:54    226s] {MMLU 0 0 36}
[05/31 13:54:54    226s] [oiLAM] Zs 11, 12
[05/31 13:54:54    226s] ### Creating LA Mngr. totSessionCpu=0:03:46 mem=4935.2M
[05/31 13:54:54    226s] ### Creating LA Mngr, finished. totSessionCpu=0:03:46 mem=4935.2M
[05/31 13:54:54    226s] ### Creating RouteCongInterface, finished
[05/31 13:54:55    226s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 13:54:55    226s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 13:54:55    226s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 13:54:55    226s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 13:54:55    226s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 13:54:55    226s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 13:54:55    226s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 13:54:55    226s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[05/31 13:54:55    226s] AoF 617.8860um
[05/31 13:54:55    227s] DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
[05/31 13:54:55    227s] [GPS-DRV] Optimizer inputs ============================= 
[05/31 13:54:55    227s] [GPS-DRV] drvFixingStage: Small Scale
[05/31 13:54:55    227s] [GPS-DRV] costLowerBound: 0.1
[05/31 13:54:55    227s] [GPS-DRV] setupTNSCost  : 0.3
[05/31 13:54:55    227s] [GPS-DRV] maxIter       : 10
[05/31 13:54:55    227s] [GPS-DRV] numExtraItersOnHighCongestion: 0
[05/31 13:54:55    227s] [GPS-DRV] Optimizer parameters ============================= 
[05/31 13:54:55    227s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[05/31 13:54:55    227s] [GPS-DRV] maxDensity (design): 0.95
[05/31 13:54:55    227s] [GPS-DRV] maxLocalDensity: 0.96
[05/31 13:54:55    227s] [GPS-DRV] MaxBufDistForPlaceBlk: 108um
[05/31 13:54:55    227s] [GPS-DRV] Dflt RT Characteristic Length 66.789um AoF 617.886um x 1
[05/31 13:54:55    227s] [GPS-DRV] isCPECostingOn: false
[05/31 13:54:55    227s] [GPS-DRV] MaintainWNS: 1
[05/31 13:54:55    227s] [GPS-DRV] All active and enabled setup views
[05/31 13:54:55    227s] [GPS-DRV]     view_slow_mission
[05/31 13:54:55    227s] [GPS-DRV] MarginForMaxTran: 0 (in which tool's ExtraDrcMargin: 0.2)
[05/31 13:54:55    227s] [GPS-DRV] MarginForMaxCap : 0 (in which tool's ExtraDrcMargin: 0.2)
[05/31 13:54:55    227s] [GPS-DRV] -congEffort: high
[05/31 13:54:55    227s] [GPS-DRV] 2DC {3 0 1 0 0 0}
[05/31 13:54:55    227s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[05/31 13:54:55    227s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4935.2M, EPOCH TIME: 1748714095.673969
[05/31 13:54:55    227s] Found 0 hard placement blockage before merging.
[05/31 13:54:55    227s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:4935.2M, EPOCH TIME: 1748714095.674029
[05/31 13:54:55    227s] ** INFO: Initializing Glitch Interface
[05/31 13:54:55    227s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:0.3)
[05/31 13:54:55    227s] [GPS-DRV] ROI - unit(Area: 125280; LeakageP: 1.57599e-08; DynamicP: 125280)DBU
[05/31 13:54:55    227s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/31 13:54:55    227s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[05/31 13:54:55    227s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/31 13:54:55    227s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/31 13:54:55    227s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/31 13:54:55    227s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/31 13:54:55    227s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    99.46|     0.00|       0|       0|       0| 40.05%|          |         |
[05/31 13:54:55    227s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/31 13:54:55    227s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    99.46|     0.00|       0|       0|       0| 40.05%| 0:00:00.0|  4951.2M|
[05/31 13:54:55    227s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/31 13:54:55    227s] Bottom Preferred Layer:
[05/31 13:54:55    227s]     None
[05/31 13:54:55    227s] Via Pillar Rule:
[05/31 13:54:55    227s]     None
[05/31 13:54:55    227s] Finished writing unified metrics of routing constraints.
[05/31 13:54:55    227s] 
[05/31 13:54:55    227s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=4951.2M) ***
[05/31 13:54:55    227s] 
[05/31 13:54:55    227s] Deleting 0 temporary hard placement blockage(s).
[05/31 13:54:55    227s] Total-nets :: 36, Stn-nets :: 0, ratio :: 0 %, Total-len 96.175, Stn-len 0
[05/31 13:54:55    227s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 10
[05/31 13:54:55    227s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4951.2M, EPOCH TIME: 1748714095.680705
[05/31 13:54:55    227s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10).
[05/31 13:54:55    227s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:54:55    227s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:54:55    227s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:54:55    227s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.015, REAL:0.015, MEM:4858.2M, EPOCH TIME: 1748714095.695999
[05/31 13:54:55    227s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1000984.12
[05/31 13:54:55    227s] *** DrvOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:04.0/0:00:04.0 (1.0), totSession cpu/real = 0:03:47.1/0:07:10.0 (0.5), mem = 4858.2M
[05/31 13:54:55    227s] 
[05/31 13:54:55    227s] =============================================================================================
[05/31 13:54:55    227s]  Step TAT Report : DrvOpt #1 / optDesign #2                                     23.10-p003_1
[05/31 13:54:55    227s] =============================================================================================
[05/31 13:54:55    227s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/31 13:54:55    227s] ---------------------------------------------------------------------------------------------
[05/31 13:54:55    227s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:54:55    227s] [ LibAnalyzerInit        ]      1   0:00:01.7  (  43.6 % )     0:00:01.7 /  0:00:01.7    1.0
[05/31 13:54:55    227s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:54:55    227s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.2 /  0:00:00.2    1.0
[05/31 13:54:55    227s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:54:55    227s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:54:55    227s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:54:55    227s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:54:55    227s] [ DrvFindVioNets         ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:54:55    227s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:54:55    227s] [ ReportGlitchViolation  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:54:55    227s] [ DetailPlaceInit        ]      1   0:00:00.2  (   5.4 % )     0:00:00.2 /  0:00:00.2    1.0
[05/31 13:54:55    227s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:54:55    227s] [ MISC                   ]          0:00:02.0  (  50.8 % )     0:00:02.0 /  0:00:02.0    1.0
[05/31 13:54:55    227s] ---------------------------------------------------------------------------------------------
[05/31 13:54:55    227s]  DrvOpt #1 TOTAL                    0:00:04.0  ( 100.0 % )     0:00:04.0 /  0:00:04.0    1.0
[05/31 13:54:55    227s] ---------------------------------------------------------------------------------------------
[05/31 13:54:55    227s] 
[05/31 13:54:55    227s] drv optimizer changes nothing and skips refinePlace
[05/31 13:54:55    227s] End: GigaOpt DRV Optimization
[05/31 13:54:55    227s] **optDesign ... cpu = 0:00:13, real = 0:00:14, mem = 4154.9M, totSessionCpu=0:03:47 **
[05/31 13:54:55    227s] Begin: Collecting metrics
[05/31 13:54:55    227s] 
 ------------------------------------------------------------------------------------------------------------------- 
| Snapshot        | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                 | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary |           |   99.459 |           |        0 |       40.05 | 0:00:04  |        4763 |    0 |   0 |
| drv_eco_fixing  |     0.000 |   99.459 |         0 |        0 |       40.05 | 0:00:04  |        4858 |    0 |   0 |
 ------------------------------------------------------------------------------------------------------------------- 
[05/31 13:54:55    227s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=4154.9M, current mem=4154.9M)

[05/31 13:54:55    227s] End: Collecting metrics
[05/31 13:54:55    227s] *info:
[05/31 13:54:55    227s] **INFO: Completed fixing DRV (CPU Time = 0:00:04, Mem = 4858.18M).
[05/31 13:54:55    227s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4858.2M, EPOCH TIME: 1748714095.817386
[05/31 13:54:55    227s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:54:55    227s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:54:56    227s] 
[05/31 13:54:56    227s] 
[05/31 13:54:56    227s]  Skipping Pre_CCE_Colorizing (1369+2)!
[05/31 13:54:56    227s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.205, REAL:0.205, MEM:4858.2M, EPOCH TIME: 1748714096.022548
[05/31 13:54:56    227s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:54:56    227s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:54:56    227s] ** INFO: Initializing Glitch Interface
[05/31 13:54:56    227s] 
------------------------------------------------------------------
     SI Timing Summary (cpu=0.07min real=0.07min mem=4858.2M)
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 99.459  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   10    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 40.052%
------------------------------------------------------------------

[05/31 13:54:56    227s] **optDesign ... cpu = 0:00:14, real = 0:00:15, mem = 4155.0M, totSessionCpu=0:03:47 **
[05/31 13:54:56    227s] ** INFO: Initializing Glitch Interface
[05/31 13:54:56    227s]   DRV Snapshot: (REF)
[05/31 13:54:56    227s]          Tran DRV: 0 (0)
[05/31 13:54:56    227s]           Cap DRV: 0 (0)
[05/31 13:54:56    227s]        Fanout DRV: 0 (0)
[05/31 13:54:56    227s]            Glitch: 0 (0)
[05/31 13:54:56    227s] *** Timing Is met
[05/31 13:54:56    227s] *** Check timing (0:00:00.0)
[05/31 13:54:56    227s] *** Setup timing is met (target slack 0ns)
[05/31 13:54:56    227s]   Timing Snapshot: (REF)
[05/31 13:54:56    227s]      Weighted WNS: 0.000
[05/31 13:54:56    227s]       All  PG WNS: 0.000
[05/31 13:54:56    227s]       High PG WNS: 0.000
[05/31 13:54:56    227s]       All  PG TNS: 0.000
[05/31 13:54:56    227s]       High PG TNS: 0.000
[05/31 13:54:56    227s]       Low  PG TNS: 0.000
[05/31 13:54:56    227s]    Category Slack: { [L, 99.459] }
[05/31 13:54:56    227s] 
[05/31 13:54:56    227s] **INFO: flowCheckPoint #5 OptimizationHold
[05/31 13:54:56    227s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/31 13:54:56    227s] 
[05/31 13:54:56    227s] TimeStamp Deleting Cell Server Begin ...
[05/31 13:54:56    227s] Deleting Lib Analyzer.
[05/31 13:54:56    227s] 
[05/31 13:54:56    227s] TimeStamp Deleting Cell Server End ...
[05/31 13:54:56    227s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/31 13:54:56    227s] 
[05/31 13:54:56    227s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/31 13:54:56    227s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 13:54:56    227s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/31 13:54:56    227s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 13:54:56    227s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/31 13:54:56    227s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/31 13:54:56    227s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/31 13:54:56    227s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/31 13:54:56    227s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/31 13:54:56    227s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/31 13:54:56    227s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/31 13:54:56    227s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/31 13:54:56    227s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/31 13:54:56    227s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/31 13:54:56    227s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/31 13:54:56    227s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 13:54:56    227s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/31 13:54:56    227s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 13:54:56    227s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/31 13:54:56    227s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/31 13:54:56    227s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/31 13:54:56    227s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/31 13:54:56    227s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/31 13:54:56    227s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/31 13:54:56    227s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/31 13:54:56    227s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/31 13:54:56    227s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/31 13:54:56    227s] Summary for sequential cells identification: 
[05/31 13:54:56    227s]   Identified SBFF number: 299
[05/31 13:54:56    227s]   Identified MBFF number: 75
[05/31 13:54:56    227s]   Identified SB Latch number: 22
[05/31 13:54:56    227s]   Identified MB Latch number: 0
[05/31 13:54:56    227s]   Not identified SBFF number: 15
[05/31 13:54:56    227s]   Not identified MBFF number: 0
[05/31 13:54:56    227s]   Not identified SB Latch number: 0
[05/31 13:54:56    227s]   Not identified MB Latch number: 0
[05/31 13:54:56    227s]   Number of sequential cells which are not FFs: 45
[05/31 13:54:56    227s]  Visiting view : view_slow_mission
[05/31 13:54:56    227s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[05/31 13:54:56    227s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[05/31 13:54:56    227s]  Visiting view : view_fast_mission
[05/31 13:54:56    227s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/31 13:54:56    227s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/31 13:54:56    227s] TLC MultiMap info (StdDelay):
[05/31 13:54:56    227s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[05/31 13:54:56    227s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[05/31 13:54:56    227s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[05/31 13:54:56    227s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[05/31 13:54:56    227s]  Setting StdDelay to: 6.1ps
[05/31 13:54:56    227s] 
[05/31 13:54:56    227s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/31 13:54:56    227s] 
[05/31 13:54:56    227s] TimeStamp Deleting Cell Server Begin ...
[05/31 13:54:56    227s] 
[05/31 13:54:56    227s] TimeStamp Deleting Cell Server End ...
[05/31 13:54:56    227s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4916.5M, EPOCH TIME: 1748714096.147114
[05/31 13:54:56    227s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:54:56    227s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:54:56    227s] 
[05/31 13:54:56    227s] 
[05/31 13:54:56    227s]  Skipping Pre_CCE_Colorizing (1369+2)!
[05/31 13:54:56    227s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.205, REAL:0.205, MEM:4916.5M, EPOCH TIME: 1748714096.351970
[05/31 13:54:56    227s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:54:56    227s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:54:56    227s] GigaOpt Hold Optimizer is used
[05/31 13:54:56    227s] GigaOpt Checkpoint: Internal optHold -postRoute -maxLocalDensity 0.99 -numThreads 1 -nativePathGroupFlow -viewPruneEffortLevel 1
[05/31 13:54:56    227s] End AAE Lib Interpolated Model. (MEM=4916.5 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 13:54:56    227s] 
[05/31 13:54:56    227s] Creating Lib Analyzer ...
[05/31 13:54:56    227s] 
[05/31 13:54:56    227s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/31 13:54:56    227s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 13:54:56    227s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/31 13:54:56    227s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 13:54:56    227s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/31 13:54:56    227s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/31 13:54:56    227s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/31 13:54:56    227s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/31 13:54:56    227s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/31 13:54:56    227s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/31 13:54:56    227s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/31 13:54:56    227s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/31 13:54:56    227s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/31 13:54:56    227s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/31 13:54:56    227s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/31 13:54:56    227s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 13:54:56    227s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/31 13:54:56    227s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 13:54:56    227s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/31 13:54:56    227s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/31 13:54:56    227s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/31 13:54:56    227s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/31 13:54:56    227s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/31 13:54:56    227s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/31 13:54:56    227s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/31 13:54:56    227s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/31 13:54:56    227s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/31 13:54:56    227s] Summary for sequential cells identification: 
[05/31 13:54:56    227s]   Identified SBFF number: 299
[05/31 13:54:56    227s]   Identified MBFF number: 75
[05/31 13:54:56    227s]   Identified SB Latch number: 22
[05/31 13:54:56    227s]   Identified MB Latch number: 0
[05/31 13:54:56    227s]   Not identified SBFF number: 15
[05/31 13:54:56    227s]   Not identified MBFF number: 0
[05/31 13:54:56    227s]   Not identified SB Latch number: 0
[05/31 13:54:56    227s]   Not identified MB Latch number: 0
[05/31 13:54:56    227s]   Number of sequential cells which are not FFs: 45
[05/31 13:54:56    227s]  Visiting view : view_slow_mission
[05/31 13:54:56    227s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[05/31 13:54:56    227s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[05/31 13:54:56    227s]  Visiting view : view_fast_mission
[05/31 13:54:56    227s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/31 13:54:56    227s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/31 13:54:56    227s] TLC MultiMap info (StdDelay):
[05/31 13:54:56    227s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[05/31 13:54:56    227s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[05/31 13:54:56    227s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[05/31 13:54:56    227s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[05/31 13:54:56    227s]  Setting StdDelay to: 6.1ps
[05/31 13:54:56    227s] 
[05/31 13:54:56    227s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/31 13:54:56    228s] Total number of usable buffers from Lib Analyzer: 40 ( UDB116SVT24_BUF_1 UDB116SVT24_BUF_L_1 UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_M_2 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_S_2 UDB116SVT24_BUF_S_1P5 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_3P5 UDB116SVT24_BUF_S_3 UDB116SVT24_BUF_S_2P5 UDB116SVT24_BUF_M_4 UDB116SVT24_BUF_S_4 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_5 UDB116SVT24_BUF_S_5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_S_6 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_8 UDB116SVT24_BUF_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_S_12 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_12P5 UDB116SVT24_BUF_S_16 UDB116SVT24_BUF_24 UDB116SVT24_BUF_S_24 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32 UDB116SVT24_BUF_S_32)
[05/31 13:54:56    228s] Total number of usable inverters from Lib Analyzer: 37 ( UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_S_1 UDB116SVT24_INV_S_0P75 UDB116SVT24_INV_3 UDB116SVT24_INV_S_2 UDB116SVT24_INV_S_1P5 UDB116SVT24_INV_S_1P25 UDB116SVT24_INV_4 UDB116SVT24_INV_S_3 UDB116SVT24_INV_S_2P5 UDB116SVT24_INV_5 UDB116SVT24_INV_S_4 UDB116SVT24_INV_6 UDB116SVT24_INV_S_5 UDB116SVT24_INV_S_6 UDB116SVT24_INV_8 UDB116SVT24_INV_S_7 UDB116SVT24_INV_9 UDB116SVT24_INV_S_8 UDB116SVT24_INV_10 UDB116SVT24_INV_S_9 UDB116SVT24_INV_S_10 UDB116SVT24_INV_12 UDB116SVT24_INV_S_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_S_16 UDB116SVT24_INV_18 UDB116SVT24_INV_20 UDB116SVT24_INV_S_20 UDB116SVT24_INV_24 UDB116SVT24_INV_S_24 UDB116SVT24_INV_32 UDB116SVT24_INV_S_32)
[05/31 13:54:56    228s] Total number of usable delay cells from Lib Analyzer: 0 ()
[05/31 13:54:56    228s] 
[05/31 13:54:56    228s] {RT rc_slow 0 2 10  {8 0} 1}
[05/31 13:54:58    229s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:49 mem=4916.5M
[05/31 13:54:58    229s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:50 mem=4916.5M
[05/31 13:54:58    229s] Creating Lib Analyzer, finished. 
[05/31 13:54:58    229s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:03:50 mem=4916.5M ***
[05/31 13:54:58    229s] *** BuildHoldData #2 [begin] (optDesign #2) : totSession cpu/real = 0:03:49.6/0:07:12.6 (0.5), mem = 4916.5M
[05/31 13:54:58    229s] Saving timing graph ...
[05/31 13:54:58    229s] TG backup dir: /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_1000984_linrack12.bioeelocal_ssokolovskiy_5P1KWF/opt_timing_graph_lWx6Yt
[05/31 13:54:58    229s] Disk Usage:
[05/31 13:54:58    229s] Filesystem                                                1K-blocks     Used Available Use% Mounted on
[05/31 13:54:58    229s] biotruenas.bioeelocal:/mnt/drowsykitty/users/ssokolovskiy 157286400 57379840  99906560  37% /users/ssokolovskiy
[05/31 13:54:58    229s] Done save timing graph
[05/31 13:54:58    229s] Disk Usage:
[05/31 13:54:58    229s] Filesystem                                                1K-blocks     Used Available Use% Mounted on
[05/31 13:54:58    229s] biotruenas.bioeelocal:/mnt/drowsykitty/users/ssokolovskiy 157286400 57379840  99906560  37% /users/ssokolovskiy
[05/31 13:54:58    229s] Latch borrow mode reset to max_borrow
[05/31 13:54:58    229s] OPTC: user 20.0
[05/31 13:54:58    229s] 
[05/31 13:54:58    229s] TimeStamp Deleting Cell Server Begin ...
[05/31 13:54:58    229s] Deleting Lib Analyzer.
[05/31 13:54:58    229s] 
[05/31 13:54:58    229s] TimeStamp Deleting Cell Server End ...
[05/31 13:54:58    229s] Starting delay calculation for Hold views
[05/31 13:54:58    230s] AAE_INFO: opIsDesignInPostRouteState() is 1
[05/31 13:54:58    230s] AAE_INFO: resetNetProps viewIdx 1 
[05/31 13:54:58    230s] Starting SI iteration 1 using Infinite Timing Windows
[05/31 13:54:59    230s] #################################################################################
[05/31 13:54:59    230s] # Design Stage: PostRoute
[05/31 13:54:59    230s] # Design Name: adder
[05/31 13:54:59    230s] # Design Mode: 22nm
[05/31 13:54:59    230s] # Analysis Mode: MMMC OCV 
[05/31 13:54:59    230s] # Parasitics Mode: SPEF/RCDB 
[05/31 13:54:59    230s] # Signoff Settings: SI On 
[05/31 13:54:59    230s] #################################################################################
[05/31 13:54:59    230s] AAE_INFO: 1 threads acquired from CTE.
[05/31 13:54:59    230s] Setting infinite Tws ...
[05/31 13:54:59    230s] First Iteration Infinite Tw... 
[05/31 13:54:59    230s] Calculate late delays in OCV mode...
[05/31 13:54:59    230s] Calculate early delays in OCV mode...
[05/31 13:54:59    230s] Topological Sorting (REAL = 0:00:00.0, MEM = 4908.4M, InitMEM = 4908.4M)
[05/31 13:54:59    230s] Start delay calculation (fullDC) (1 T). (MEM=3740.42)
[05/31 13:54:59    230s] *** Calculating scaling factor for lib_fast libraries using the default operating condition of each library.
[05/31 13:54:59    230s] End AAE Lib Interpolated Model. (MEM=4908.38 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 13:54:59    230s] Total number of fetched objects 36
[05/31 13:54:59    230s] AAE_INFO-618: Total number of nets in the design is 40,  100.0 percent of the nets selected for SI analysis
[05/31 13:54:59    230s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 13:54:59    230s] End delay calculation. (MEM=3755.59 CPU=0:00:00.0 REAL=0:00:00.0)
[05/31 13:54:59    230s] End delay calculation (fullDC). (MEM=3755.59 CPU=0:00:00.1 REAL=0:00:00.0)
[05/31 13:54:59    230s] Save waveform /tmp/innovus_temp_1000984_linrack12.bioeelocal_ssokolovskiy_5P1KWF/.AAE_kcrfEV/.AAE_1000984/waveform.data...
[05/31 13:54:59    230s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 4876.4M) ***
[05/31 13:54:59    230s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4876.4M)
[05/31 13:54:59    230s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/31 13:54:59    230s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4876.4M)
[05/31 13:54:59    230s] 
[05/31 13:54:59    230s] Executing IPO callback for view pruning ..
[05/31 13:54:59    230s] 
[05/31 13:54:59    230s] Active hold views:
[05/31 13:54:59    230s]  view_fast_mission
[05/31 13:54:59    230s]   Dominating endpoints: 0
[05/31 13:54:59    230s]   Dominating TNS: -0.000
[05/31 13:54:59    230s] 
[05/31 13:54:59    230s] Starting SI iteration 2
[05/31 13:54:59    230s] Calculate late delays in OCV mode...
[05/31 13:54:59    230s] Calculate early delays in OCV mode...
[05/31 13:54:59    230s] Start delay calculation (fullDC) (1 T). (MEM=3721.08)
[05/31 13:54:59    230s] End AAE Lib Interpolated Model. (MEM=4852.5 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 13:54:59    230s] Glitch Analysis: View view_fast_mission -- Total Number of Nets Skipped = 0. 
[05/31 13:54:59    230s] Glitch Analysis: View view_fast_mission -- Total Number of Nets Analyzed = 36. 
[05/31 13:54:59    230s] Total number of fetched objects 36
[05/31 13:54:59    230s] AAE_INFO-618: Total number of nets in the design is 40,  37.5 percent of the nets selected for SI analysis
[05/31 13:54:59    230s] End delay calculation. (MEM=3720.86 CPU=0:00:00.0 REAL=0:00:00.0)
[05/31 13:54:59    230s] End delay calculation (fullDC). (MEM=3720.86 CPU=0:00:00.0 REAL=0:00:00.0)
[05/31 13:54:59    230s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 4875.2M) ***
[05/31 13:54:59    230s] *** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:03:51 mem=4875.2M)
[05/31 13:54:59    230s] Done building cte hold timing graph (fixHold) cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:03:51 mem=4875.2M ***
[05/31 13:54:59    230s] Done building hold timer [75 node(s), 116 edge(s), 1 view(s)] (fixHold) cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:03:51 mem=4910.3M ***
[05/31 13:54:59    230s] OPTC: m4 20.0 50.0
[05/31 13:54:59    230s] OPTC: view 50.0
[05/31 13:54:59    230s] Restoring timing graph ...
[05/31 13:54:59    231s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[05/31 13:54:59    231s] Done restore timing graph
[05/31 13:54:59    231s] Done building cte setup timing graph (fixHold) cpu=0:00:01.7 real=0:00:01.0 totSessionCpu=0:03:51 mem=4923.3M ***
[05/31 13:55:00    231s] *info: category slack lower bound [L 0.0] default
[05/31 13:55:00    231s] --------------------------------------------------- 
[05/31 13:55:00    231s]    Setup Violation Summary with Target Slack (0.000 ns)
[05/31 13:55:00    231s] --------------------------------------------------- 
[05/31 13:55:00    231s]          WNS    reg2regWNS
[05/31 13:55:00    231s]    99.459 ns     99.459 ns
[05/31 13:55:00    231s] --------------------------------------------------- 
[05/31 13:55:00    231s] OPTC: m4 50.0 50.0
[05/31 13:55:00    231s] OPTC: view 50.0
[05/31 13:55:00    231s] Setting latch borrow mode to budget during optimization.
[05/31 13:55:00    231s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/31 13:55:00    231s] 
[05/31 13:55:00    231s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/31 13:55:00    231s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 13:55:00    231s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/31 13:55:00    231s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 13:55:00    231s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/31 13:55:00    231s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/31 13:55:00    231s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/31 13:55:00    231s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/31 13:55:00    231s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/31 13:55:00    231s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/31 13:55:00    231s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/31 13:55:00    231s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/31 13:55:00    231s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/31 13:55:00    231s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/31 13:55:00    231s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/31 13:55:00    231s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 13:55:00    231s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/31 13:55:00    231s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 13:55:00    231s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/31 13:55:00    231s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/31 13:55:00    231s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/31 13:55:00    231s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/31 13:55:00    231s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/31 13:55:00    231s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/31 13:55:00    231s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/31 13:55:00    231s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/31 13:55:00    231s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/31 13:55:00    231s] Summary for sequential cells identification: 
[05/31 13:55:00    231s]   Identified SBFF number: 299
[05/31 13:55:00    231s]   Identified MBFF number: 75
[05/31 13:55:00    231s]   Identified SB Latch number: 22
[05/31 13:55:00    231s]   Identified MB Latch number: 0
[05/31 13:55:00    231s]   Not identified SBFF number: 15
[05/31 13:55:00    231s]   Not identified MBFF number: 0
[05/31 13:55:00    231s]   Not identified SB Latch number: 0
[05/31 13:55:00    231s]   Not identified MB Latch number: 0
[05/31 13:55:00    231s]   Number of sequential cells which are not FFs: 45
[05/31 13:55:00    231s]  Visiting view : view_slow_mission
[05/31 13:55:00    231s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[05/31 13:55:00    231s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[05/31 13:55:00    231s]  Visiting view : view_fast_mission
[05/31 13:55:00    231s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/31 13:55:00    231s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/31 13:55:00    231s] TLC MultiMap info (StdDelay):
[05/31 13:55:00    231s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[05/31 13:55:00    231s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[05/31 13:55:00    231s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[05/31 13:55:00    231s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[05/31 13:55:00    231s]  Setting StdDelay to: 6.1ps
[05/31 13:55:00    231s] 
[05/31 13:55:00    231s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/31 13:55:00    231s] 
[05/31 13:55:00    231s] TimeStamp Deleting Cell Server Begin ...
[05/31 13:55:00    231s] 
[05/31 13:55:00    231s] TimeStamp Deleting Cell Server End ...
[05/31 13:55:00    231s] 
[05/31 13:55:00    231s] Creating Lib Analyzer ...
[05/31 13:55:00    231s] 
[05/31 13:55:00    231s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/31 13:55:00    231s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 13:55:00    231s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/31 13:55:00    231s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 13:55:00    231s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/31 13:55:00    231s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/31 13:55:00    231s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/31 13:55:00    231s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/31 13:55:00    231s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/31 13:55:00    231s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/31 13:55:00    231s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/31 13:55:00    231s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/31 13:55:00    231s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/31 13:55:00    231s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/31 13:55:00    231s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/31 13:55:00    231s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 13:55:00    231s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/31 13:55:00    231s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 13:55:00    231s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/31 13:55:00    231s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/31 13:55:00    231s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/31 13:55:00    231s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/31 13:55:00    231s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/31 13:55:00    231s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/31 13:55:00    231s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/31 13:55:00    231s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/31 13:55:00    231s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/31 13:55:00    231s] Summary for sequential cells identification: 
[05/31 13:55:00    231s]   Identified SBFF number: 299
[05/31 13:55:00    231s]   Identified MBFF number: 75
[05/31 13:55:00    231s]   Identified SB Latch number: 22
[05/31 13:55:00    231s]   Identified MB Latch number: 0
[05/31 13:55:00    231s]   Not identified SBFF number: 15
[05/31 13:55:00    231s]   Not identified MBFF number: 0
[05/31 13:55:00    231s]   Not identified SB Latch number: 0
[05/31 13:55:00    231s]   Not identified MB Latch number: 0
[05/31 13:55:00    231s]   Number of sequential cells which are not FFs: 45
[05/31 13:55:00    231s]  Visiting view : view_slow_mission
[05/31 13:55:00    231s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[05/31 13:55:00    231s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[05/31 13:55:00    231s]  Visiting view : view_fast_mission
[05/31 13:55:00    231s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/31 13:55:00    231s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/31 13:55:00    231s] TLC MultiMap info (StdDelay):
[05/31 13:55:00    231s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[05/31 13:55:00    231s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[05/31 13:55:00    231s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[05/31 13:55:00    231s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[05/31 13:55:00    231s]  Setting StdDelay to: 6.1ps
[05/31 13:55:00    231s] 
[05/31 13:55:00    231s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/31 13:55:00    231s] Total number of usable buffers from Lib Analyzer: 40 ( UDB116SVT24_BUF_1 UDB116SVT24_BUF_L_1 UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_M_2 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_S_2 UDB116SVT24_BUF_S_1P5 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_3P5 UDB116SVT24_BUF_S_3 UDB116SVT24_BUF_S_2P5 UDB116SVT24_BUF_M_4 UDB116SVT24_BUF_S_4 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_5 UDB116SVT24_BUF_S_5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_S_6 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_8 UDB116SVT24_BUF_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_S_12 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_12P5 UDB116SVT24_BUF_S_16 UDB116SVT24_BUF_24 UDB116SVT24_BUF_S_24 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32 UDB116SVT24_BUF_S_32)
[05/31 13:55:00    231s] Total number of usable inverters from Lib Analyzer: 37 ( UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_S_1 UDB116SVT24_INV_S_0P75 UDB116SVT24_INV_3 UDB116SVT24_INV_S_2 UDB116SVT24_INV_S_1P5 UDB116SVT24_INV_S_1P25 UDB116SVT24_INV_4 UDB116SVT24_INV_S_3 UDB116SVT24_INV_S_2P5 UDB116SVT24_INV_5 UDB116SVT24_INV_S_4 UDB116SVT24_INV_6 UDB116SVT24_INV_S_5 UDB116SVT24_INV_S_6 UDB116SVT24_INV_8 UDB116SVT24_INV_S_7 UDB116SVT24_INV_9 UDB116SVT24_INV_S_8 UDB116SVT24_INV_10 UDB116SVT24_INV_S_9 UDB116SVT24_INV_S_10 UDB116SVT24_INV_12 UDB116SVT24_INV_S_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_S_16 UDB116SVT24_INV_18 UDB116SVT24_INV_20 UDB116SVT24_INV_S_20 UDB116SVT24_INV_24 UDB116SVT24_INV_S_24 UDB116SVT24_INV_32 UDB116SVT24_INV_S_32)
[05/31 13:55:00    231s] Total number of usable delay cells from Lib Analyzer: 0 ()
[05/31 13:55:00    231s] 
[05/31 13:55:00    231s] {RT rc_slow 0 2 10  {8 0} 1}
[05/31 13:55:01    233s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:53 mem=4923.3M
[05/31 13:55:02    233s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:53 mem=4923.3M
[05/31 13:55:02    233s] Creating Lib Analyzer, finished. 
[05/31 13:55:02    233s] 
[05/31 13:55:02    233s] *Info: minBufDelay = 13.9 ps, libStdDelay = 6.1 ps, minBufSize = 187920 (3.0)
[05/31 13:55:02    233s] *Info: worst delay setup view: view_slow_mission
[05/31 13:55:02    233s] Footprint list for hold buffering (delay unit: ps)
[05/31 13:55:02    233s] =================================================================
[05/31 13:55:02    233s] *Info:  holdDelay delayRatio delaySens IGArea drvRes cellname(iterm,oterm)
[05/31 13:55:02    233s] ------------------------------------------------------------------
[05/31 13:55:02    233s] *Info:       10.9       1.72     45.63    3.0  44.80 UDB116SVT24_BUF_1 (A,X)
[05/31 13:55:02    233s] *Info:        9.3       1.71     23.34    4.0  22.21 UDB116SVT24_BUF_2 (A,X)
[05/31 13:55:02    233s] *Info:        9.7       1.64     23.34    4.0  22.88 UDB116SVT24_BUF_1P75 (A,X)
[05/31 13:55:02    233s] *Info:       10.8       1.60     28.65    4.0  27.11 UDB116SVT24_BUF_1P5 (A,X)
[05/31 13:55:02    233s] *Info:       11.0       1.65     44.57    4.0  45.22 UDB116SVT24_BUF_L_1 (A,X)
[05/31 13:55:02    233s] *Info:       10.3       1.69     14.86    5.0  14.87 UDB116SVT24_BUF_M_3 (A,X)
[05/31 13:55:02    233s] *Info:       10.6       1.60     16.98    5.0  15.26 UDB116SVT24_BUF_2P75 (A,X)
[05/31 13:55:02    233s] *Info:       10.1       1.55     23.34    5.0  22.53 UDB116SVT24_BUF_M_2 (A,X)
[05/31 13:55:02    233s] *Info:       11.0       1.67     10.61    6.0  10.90 UDB116SVT24_BUF_D_4 (A,X)
[05/31 13:55:02    233s] *Info:        8.7       1.66     14.86    6.0  14.59 UDB116SVT24_BUF_3 (A,X)
[05/31 13:55:02    233s] *Info:       10.7       1.60     25.47    6.0  25.12 UDB116SVT24_BUF_S_2 (A,X)
[05/31 13:55:02    233s] *Info:       11.1       1.51     25.47    6.0  25.16 UDB116SVT24_BUF_S_1P5 (A,X)
[05/31 13:55:02    233s] *Info:        8.5       1.64     11.67    7.0  10.70 UDB116SVT24_BUF_4 (A,X)
[05/31 13:55:02    233s] *Info:        8.9       1.56     12.73    7.0  11.02 UDB116SVT24_BUF_3P75 (A,X)
[05/31 13:55:02    233s] *Info:        9.2       1.54     11.67    7.0  11.67 UDB116SVT24_BUF_3P5 (A,X)
[05/31 13:55:02    233s] *Info:        9.4       1.53     11.67    8.0  11.12 UDB116SVT24_BUF_M_4 (A,X)
[05/31 13:55:02    233s] *Info:        9.3       1.60     15.92    8.0  15.63 UDB116SVT24_BUF_S_3 (A,X)
[05/31 13:55:02    233s] *Info:       10.9       1.62     15.92    8.0  16.19 UDB116SVT24_BUF_S_2P5 (A,X)
[05/31 13:55:02    233s] *Info:        9.2       1.64      7.43    9.0   7.25 UDB116SVT24_BUF_M_6 (A,X)
[05/31 13:55:02    233s] *Info:        9.6       1.56      7.43    9.0   7.47 UDB116SVT24_BUF_5P5 (A,X)
[05/31 13:55:02    233s] *Info:        8.8       1.65      9.55    9.0   8.74 UDB116SVT24_BUF_5 (A,X)
[05/31 13:55:02    233s] *Info:        9.1       1.62     12.73    9.0  12.14 UDB116SVT24_BUF_S_4 (A,X)
[05/31 13:55:02    233s] *Info:        8.7       1.66      7.43   10.0   7.29 UDB116SVT24_BUF_6 (A,X)
[05/31 13:55:02    233s] *Info:        9.4       1.59      9.55   10.0   9.54 UDB116SVT24_BUF_S_5 (A,X)
[05/31 13:55:02    233s] *Info:       10.3       1.65      8.49   11.0   5.51 UDB116SVT24_BUF_D_8 (A,X)
[05/31 13:55:02    233s] *Info:        9.2       1.64      8.49   12.0   5.53 UDB116SVT24_BUF_MN_8 (A,X)
[05/31 13:55:02    233s] *Info:        9.0       1.61      7.43   12.0   6.56 UDB116SVT24_BUF_6P5 (A,X)
[05/31 13:55:02    233s] *Info:        9.6       1.64      9.55   12.0   8.24 UDB116SVT24_BUF_S_6 (A,X)
[05/31 13:55:02    233s] *Info:        8.6       1.65      8.49   13.0   5.54 UDB116SVT24_BUF_8 (A,X)
[05/31 13:55:02    233s] *Info:        9.2       1.67      6.37   16.0   4.49 UDB116SVT24_BUF_10 (A,X)
[05/31 13:55:02    233s] *Info:        9.1       1.67      5.31   19.0   3.81 UDB116SVT24_BUF_12 (A,X)
[05/31 13:55:02    233s] *Info:       10.4       1.67      4.24   21.0   2.90 UDB116SVT24_BUF_D_16 (A,X)
[05/31 13:55:02    233s] *Info:        9.4       1.64      5.31   21.0   3.59 UDB116SVT24_BUF_12P5 (A,X)
[05/31 13:55:02    233s] *Info:        9.2       1.75      6.37   21.0   4.20 UDB116SVT24_BUF_S_12 (A,X)
[05/31 13:55:02    233s] *Info:        9.5       1.66      4.24   27.0   3.13 UDB116SVT24_BUF_S_16 (A,X)
[05/31 13:55:02    233s] *Info:        9.7       1.66      3.18   37.0   2.11 UDB116SVT24_BUF_24 (A,X)
[05/31 13:55:02    233s] *Info:        9.8       1.69      2.12   39.0   2.23 UDB116SVT24_BUF_S_24 (A,X)
[05/31 13:55:02    233s] *Info:       11.1       1.68      2.12   41.0   1.62 UDB116SVT24_BUF_D_32 (A,X)
[05/31 13:55:02    233s] *Info:       10.3       1.64      3.18   49.0   1.71 UDB116SVT24_BUF_32 (A,X)
[05/31 13:55:02    233s] *Info:       10.5       1.65      3.18   51.0   1.80 UDB116SVT24_BUF_S_32 (A,X)
[05/31 13:55:02    233s] =================================================================
[05/31 13:55:02    233s] 
[05/31 13:55:02    233s] TimeStamp Deleting Cell Server Begin ...
[05/31 13:55:02    233s] Deleting Lib Analyzer.
[05/31 13:55:02    233s] 
[05/31 13:55:02    233s] TimeStamp Deleting Cell Server End ...
[05/31 13:55:02    233s] 
[05/31 13:55:02    233s] Creating Lib Analyzer ...
[05/31 13:55:02    233s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/31 13:55:02    233s] 
[05/31 13:55:02    233s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/31 13:55:02    233s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 13:55:02    233s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/31 13:55:02    233s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 13:55:02    233s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/31 13:55:02    233s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/31 13:55:02    233s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/31 13:55:02    233s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/31 13:55:02    233s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/31 13:55:02    233s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/31 13:55:02    233s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/31 13:55:02    233s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/31 13:55:02    233s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/31 13:55:02    233s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/31 13:55:02    233s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/31 13:55:02    233s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 13:55:02    233s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/31 13:55:02    233s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 13:55:02    233s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/31 13:55:02    233s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/31 13:55:02    233s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/31 13:55:02    233s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/31 13:55:02    233s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/31 13:55:02    233s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/31 13:55:02    233s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/31 13:55:02    233s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/31 13:55:02    233s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/31 13:55:02    233s] Summary for sequential cells identification: 
[05/31 13:55:02    233s]   Identified SBFF number: 299
[05/31 13:55:02    233s]   Identified MBFF number: 75
[05/31 13:55:02    233s]   Identified SB Latch number: 22
[05/31 13:55:02    233s]   Identified MB Latch number: 0
[05/31 13:55:02    233s]   Not identified SBFF number: 15
[05/31 13:55:02    233s]   Not identified MBFF number: 0
[05/31 13:55:02    233s]   Not identified SB Latch number: 0
[05/31 13:55:02    233s]   Not identified MB Latch number: 0
[05/31 13:55:02    233s]   Number of sequential cells which are not FFs: 45
[05/31 13:55:02    233s]  Visiting view : view_slow_mission
[05/31 13:55:02    233s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[05/31 13:55:02    233s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[05/31 13:55:02    233s]  Visiting view : view_fast_mission
[05/31 13:55:02    233s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/31 13:55:02    233s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/31 13:55:02    233s] TLC MultiMap info (StdDelay):
[05/31 13:55:02    233s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[05/31 13:55:02    233s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[05/31 13:55:02    233s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[05/31 13:55:02    233s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[05/31 13:55:02    233s]  Setting StdDelay to: 6.1ps
[05/31 13:55:02    233s] 
[05/31 13:55:02    233s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/31 13:55:02    233s] Total number of usable buffers from Lib Analyzer: 48 ( UDB116SVT24_BUF_1 UDB116SVT24_BUF_L_1 UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_S_1 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_M_2 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_S_2 UDB116SVT24_BUF_S_1P5 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_3P5 UDB116SVT24_BUF_S_3 UDB116SVT24_BUF_S_2P5 UDB116SVT24_BUF_M_4 UDB116SVT24_BUF_S_4 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_5 UDB116SVT24_BUF_S_5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_S_6 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_7P5 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_S_8 UDB116SVT24_BUF_10 UDB116SVT24_BUF_S_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_S_12 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_12P5 UDB116SVT24_BUF_16 UDB116SVT24_BUF_S_16 UDB116SVT24_BUF_16P5 UDB116SVT24_BUF_S_20 UDB116SVT24_BUF_24 UDB116SVT24_BUF_S_24 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32 UDB116SVT24_BUF_S_32)
[05/31 13:55:02    233s] Total number of usable inverters from Lib Analyzer: 37 ( UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_S_1 UDB116SVT24_INV_S_0P75 UDB116SVT24_INV_3 UDB116SVT24_INV_S_2 UDB116SVT24_INV_S_1P5 UDB116SVT24_INV_S_1P25 UDB116SVT24_INV_4 UDB116SVT24_INV_S_3 UDB116SVT24_INV_S_2P5 UDB116SVT24_INV_5 UDB116SVT24_INV_S_4 UDB116SVT24_INV_6 UDB116SVT24_INV_S_5 UDB116SVT24_INV_S_6 UDB116SVT24_INV_8 UDB116SVT24_INV_S_7 UDB116SVT24_INV_9 UDB116SVT24_INV_S_8 UDB116SVT24_INV_10 UDB116SVT24_INV_S_9 UDB116SVT24_INV_S_10 UDB116SVT24_INV_12 UDB116SVT24_INV_S_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_S_16 UDB116SVT24_INV_18 UDB116SVT24_INV_20 UDB116SVT24_INV_S_20 UDB116SVT24_INV_24 UDB116SVT24_INV_S_24 UDB116SVT24_INV_32 UDB116SVT24_INV_S_32)
[05/31 13:55:02    233s] Total number of usable delay cells from Lib Analyzer: 0 ()
[05/31 13:55:02    233s] 
[05/31 13:55:02    233s] {RT rc_slow 0 2 10  {8 0} 1}
[05/31 13:55:03    235s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:55 mem=4923.3M
[05/31 13:55:04    235s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:55 mem=4923.3M
[05/31 13:55:04    235s] Creating Lib Analyzer, finished. 
[05/31 13:55:04    235s] Hold Timer stdDelay =  3.8ps
[05/31 13:55:04    235s]  Visiting view : view_fast_mission
[05/31 13:55:04    235s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/31 13:55:04    235s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/31 13:55:04    235s] Hold Timer stdDelay =  3.8ps (view_fast_mission)
[05/31 13:55:04    235s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4923.3M, EPOCH TIME: 1748714104.054361
[05/31 13:55:04    235s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:55:04    235s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:55:04    235s] 
[05/31 13:55:04    235s] 
[05/31 13:55:04    235s]  Skipping Pre_CCE_Colorizing (1369+2)!
[05/31 13:55:04    235s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.207, REAL:0.207, MEM:4923.3M, EPOCH TIME: 1748714104.261541
[05/31 13:55:04    235s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:55:04    235s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:55:04    235s] ** INFO: Initializing Glitch Interface
[05/31 13:55:04    235s] 
------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission
Hold views included:
 view_fast_mission

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 99.459  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|   10    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.033  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):| -0.322  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|   10    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|   10    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 40.052%
------------------------------------------------------------------

[05/31 13:55:04    235s] **optDesign ... cpu = 0:00:22, real = 0:00:23, mem = 4153.4M, totSessionCpu=0:03:56 **
[05/31 13:55:04    235s] Begin: Collecting metrics
[05/31 13:55:04    235s] 
 --------------------------------------------------------------------------------------------------------------------- 
| Snapshot          | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                   | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary   |           |   99.459 |           |        0 |       40.05 | 0:00:04  |        4763 |    0 |   0 |
| drv_eco_fixing    |     0.000 |   99.459 |         0 |        0 |       40.05 | 0:00:04  |        4858 |    0 |   0 |
| initial_summary_2 |           |   99.459 |           |        0 |       40.05 | 0:00:06  |        4848 |    0 |   0 |
 --------------------------------------------------------------------------------------------------------------------- 
[05/31 13:55:04    235s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=4263.5M, current mem=4153.4M)

[05/31 13:55:04    235s] End: Collecting metrics
[05/31 13:55:04    235s] *** BuildHoldData #2 [finish] (optDesign #2) : cpu/real = 0:00:06.1/0:00:06.2 (1.0), totSession cpu/real = 0:03:55.7/0:07:18.7 (0.5), mem = 4848.3M
[05/31 13:55:04    235s] 
[05/31 13:55:04    235s] =============================================================================================
[05/31 13:55:04    235s]  Step TAT Report : BuildHoldData #2 / optDesign #2                              23.10-p003_1
[05/31 13:55:04    235s] =============================================================================================
[05/31 13:55:04    235s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/31 13:55:04    235s] ---------------------------------------------------------------------------------------------
[05/31 13:55:04    235s] [ ViewPruning            ]     10   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:55:04    235s] [ OptSummaryReport       ]      1   0:00:00.2  (   3.8 % )     0:00:00.2 /  0:00:00.2    1.0
[05/31 13:55:04    235s] [ MetricReport           ]      1   0:00:00.1  (   2.0 % )     0:00:00.1 /  0:00:00.1    1.0
[05/31 13:55:04    235s] [ DrvReport              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:55:04    235s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:55:04    235s] [ CellServerInit         ]      3   0:00:00.1  (   2.1 % )     0:00:00.1 /  0:00:00.1    0.9
[05/31 13:55:04    235s] [ LibAnalyzerInit        ]      2   0:00:03.8  (  61.0 % )     0:00:03.8 /  0:00:03.8    1.0
[05/31 13:55:04    235s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:55:04    235s] [ HoldTimerInit          ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:55:04    235s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:55:04    235s] [ HoldTimerNodeList      ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:55:04    235s] [ UpdateTimingGraph      ]      5   0:00:00.9  (  13.8 % )     0:00:01.0 /  0:00:01.0    1.0
[05/31 13:55:04    235s] [ FullDelayCalc          ]      2   0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.1    1.1
[05/31 13:55:04    235s] [ TimingUpdate           ]      8   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.2
[05/31 13:55:04    235s] [ TimingReport           ]      2   0:00:00.1  (   1.7 % )     0:00:00.1 /  0:00:00.1    0.9
[05/31 13:55:04    235s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:55:04    235s] [ SaveTimingGraph        ]      1   0:00:00.1  (   2.1 % )     0:00:00.1 /  0:00:00.1    0.9
[05/31 13:55:04    235s] [ RestoreTimingGraph     ]      1   0:00:00.2  (   3.6 % )     0:00:00.2 /  0:00:00.2    1.0
[05/31 13:55:04    235s] [ MISC                   ]          0:00:00.5  (   7.8 % )     0:00:00.5 /  0:00:00.5    0.9
[05/31 13:55:04    235s] ---------------------------------------------------------------------------------------------
[05/31 13:55:04    235s]  BuildHoldData #2 TOTAL             0:00:06.2  ( 100.0 % )     0:00:06.2 /  0:00:06.1    1.0
[05/31 13:55:04    235s] ---------------------------------------------------------------------------------------------
[05/31 13:55:04    235s] 
[05/31 13:55:04    235s] *** HoldOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:03:55.7/0:07:18.7 (0.5), mem = 4848.3M
[05/31 13:55:04    235s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1000984.13
[05/31 13:55:04    236s] 
[05/31 13:55:04    236s] Active Setup views: view_slow_mission 
[05/31 13:55:04    236s] HoldSingleBuffer minRootGain=2
[05/31 13:55:04    236s] GigaOpt Hold fixing search radius: 40 5 125 (stdCellHgt 540 dbu)
[05/31 13:55:04    236s] HoldSingleBuffer minRootGain=2
[05/31 13:55:04    236s] HoldSingleBuffer minRootGain=2
[05/31 13:55:04    236s] HoldSingleBuffer minRootGain=2
[05/31 13:55:04    236s] *info: Run optDesign holdfix with 1 thread.
[05/31 13:55:04    236s] --------------------------------------------------- 
[05/31 13:55:04    236s]    Hold Timing Summary  - Initial 
[05/31 13:55:04    236s] --------------------------------------------------- 
[05/31 13:55:04    236s]  Target slack:       0.0000 ns
[05/31 13:55:04    236s]  View: view_fast_mission 
[05/31 13:55:04    236s]    WNS:      -0.0332
[05/31 13:55:04    236s]    TNS:      -0.3223
[05/31 13:55:04    236s]    VP :           10
[05/31 13:55:04    236s]    Worst hold path end point: sum[7] 
[05/31 13:55:04    236s] --------------------------------------------------- 
[05/31 13:55:04    236s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4906.5M, EPOCH TIME: 1748714104.930841
[05/31 13:55:04    236s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:55:04    236s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:55:05    236s] 
[05/31 13:55:05    236s] 
[05/31 13:55:05    236s]  Skipping Pre_CCE_Colorizing (1369+2)!
[05/31 13:55:05    236s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.205, REAL:0.205, MEM:4906.5M, EPOCH TIME: 1748714105.136112
[05/31 13:55:05    236s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:55:05    236s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:55:05    236s] [oiPhyDebug] optDemand 9709200.00, spDemand 9709200.00.
[05/31 13:55:05    236s] [LDM::Info] TotalInstCnt at InitDesignMc1: 10
[05/31 13:55:05    236s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[05/31 13:55:05    236s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:03:56 mem=4906.5M
[05/31 13:55:05    236s] OPERPROF: Starting DPlace-Init at level 1, MEM:4906.5M, EPOCH TIME: 1748714105.150420
[05/31 13:55:05    236s] Processing tracks to init pin-track alignment.
[05/31 13:55:05    236s] z: 1, totalTracks: 1
[05/31 13:55:05    236s] z: 3, totalTracks: 1
[05/31 13:55:05    236s] z: 5, totalTracks: 1
[05/31 13:55:05    236s] z: 7, totalTracks: 1
[05/31 13:55:05    236s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[05/31 13:55:05    236s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/31 13:55:05    236s] Initializing Route Infrastructure for color support ...
[05/31 13:55:05    236s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:4906.5M, EPOCH TIME: 1748714105.150581
[05/31 13:55:05    236s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.004, REAL:0.004, MEM:4906.5M, EPOCH TIME: 1748714105.154104
[05/31 13:55:05    236s] Route Infrastructure Initialized for color support successfully.
[05/31 13:55:05    236s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/31 13:55:05    236s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4906.5M, EPOCH TIME: 1748714105.159534
[05/31 13:55:05    236s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:55:05    236s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:55:05    236s] 
[05/31 13:55:05    236s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 13:55:05    236s] 
[05/31 13:55:05    236s]  Skipping Pre_CCE_Colorizing (1369+2)!
[05/31 13:55:05    236s] 
[05/31 13:55:05    236s]  Skipping Bad Lib Cell Checking (CMU) !
[05/31 13:55:05    236s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.204, REAL:0.205, MEM:4906.5M, EPOCH TIME: 1748714105.364090
[05/31 13:55:05    236s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4906.5M, EPOCH TIME: 1748714105.364142
[05/31 13:55:05    236s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4906.5M, EPOCH TIME: 1748714105.364193
[05/31 13:55:05    236s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=4906.5MB).
[05/31 13:55:05    236s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.213, REAL:0.214, MEM:4906.5M, EPOCH TIME: 1748714105.364257
[05/31 13:55:05    236s] [LDM::Info] SmallGridBinSize=20 TinyGridBinSize=10
[05/31 13:55:05    236s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 10
[05/31 13:55:05    236s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:03:57 mem=4906.5M
[05/31 13:55:05    236s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4906.5M, EPOCH TIME: 1748714105.364741
[05/31 13:55:05    236s] Found 0 hard placement blockage before merging.
[05/31 13:55:05    236s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:4906.5M, EPOCH TIME: 1748714105.364788
[05/31 13:55:05    236s] 
[05/31 13:55:05    236s] *** Starting Core Fixing (fixHold) cpu=0:00:07.1 real=0:00:07.0 totSessionCpu=0:03:57 mem=4906.5M density=40.052% ***
[05/31 13:55:05    236s] Optimizer Target Slack 0.000 StdDelay is 0.00380  
[05/31 13:55:05    236s] ### Creating RouteCongInterface, started
[05/31 13:55:05    236s] ### Creating RouteCongInterface, finished

------------------------------------------------------------------
     Phase Initial Timing Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 99.459  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|   10    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 40.052%
------------------------------------------------------------------
[05/31 13:55:05    236s] *info: Hold Batch Commit is enabled
[05/31 13:55:05    236s] *info: Levelized Batch Commit is enabled
[05/31 13:55:05    236s] 
[05/31 13:55:05    236s] Phase I ......
[05/31 13:55:05    236s] Executing transform: ECO Safe Resize
[05/31 13:55:05    236s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/31 13:55:05    236s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[05/31 13:55:05    236s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/31 13:55:05    236s] Worst hold path end point:
[05/31 13:55:05    236s]   sum[7]
[05/31 13:55:05    236s]     net: sum[7] (nrTerm=2)
[05/31 13:55:05    236s] |   0|  -0.033|    -0.32|      10|          0|       0(     0)|   40.05%|   0:00:00.0|  4932.5M|
[05/31 13:55:05    236s] Worst hold path end point:
[05/31 13:55:05    236s]   sum[7]
[05/31 13:55:05    236s]     net: sum[7] (nrTerm=2)
[05/31 13:55:05    236s] |   1|  -0.033|    -0.32|      10|          0|       0(     0)|   40.05%|   0:00:00.0|  4932.5M|
[05/31 13:55:05    236s] 
[05/31 13:55:05    236s] Capturing REF for hold ...
[05/31 13:55:05    236s]    Hold Timing Snapshot: (REF)
[05/31 13:55:05    236s]              All PG WNS: -0.033
[05/31 13:55:05    236s]              All PG TNS: -0.322
[05/31 13:55:05    236s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/31 13:55:05    236s] Executing transform: AddBuffer + LegalResize
[05/31 13:55:05    236s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/31 13:55:05    236s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[05/31 13:55:05    236s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/31 13:55:05    236s] Worst hold path end point:
[05/31 13:55:05    236s]   sum[7]
[05/31 13:55:05    236s]     net: sum[7] (nrTerm=2)
[05/31 13:55:05    236s] |   0|  -0.033|    -0.32|      10|          0|       0(     0)|   40.05%|   0:00:00.0|  4932.5M|
[05/31 13:55:05    236s] Worst hold path end point:
[05/31 13:55:05    236s]   sum[5]
[05/31 13:55:05    236s]     net: sum[5] (nrTerm=2)
[05/31 13:55:05    236s] |   1|  -0.033|    -0.24|      10|         10|       0(     0)|   51.42%|   0:00:00.0|  4974.1M|
[05/31 13:55:05    236s] Worst hold path end point:
[05/31 13:55:05    236s]   sum[5]
[05/31 13:55:05    236s]     net: sum[5] (nrTerm=2)
[05/31 13:55:05    236s] |   2|  -0.033|    -0.15|      10|         11|       0(     0)|   63.05%|   0:00:00.0|  4974.1M|
[05/31 13:55:05    236s] Worst hold path end point:
[05/31 13:55:05    236s]   sum[5]
[05/31 13:55:05    236s]     net: sum[5] (nrTerm=2)
[05/31 13:55:05    236s] |   3|  -0.024|    -0.12|      10|          6|       0(     0)|   68.22%|   0:00:00.0|  4974.1M|
[05/31 13:55:05    236s] Worst hold path end point:
[05/31 13:55:05    236s]   sum[0]
[05/31 13:55:05    236s]     net: sum[0] (nrTerm=2)
[05/31 13:55:05    236s] |   4|  -0.024|    -0.04|       6|          9|       0(     0)|   76.74%|   0:00:00.0|  4974.1M|
[05/31 13:55:05    237s] Worst hold path end point:
[05/31 13:55:05    237s]   sum[0]
[05/31 13:55:05    237s]     net: sum[0] (nrTerm=2)
[05/31 13:55:05    237s] |   5|  -0.013|    -0.01|       2|          5|       0(     0)|   81.14%|   0:00:00.0|  4974.1M|
[05/31 13:55:05    237s] Worst hold path end point:
[05/31 13:55:05    237s]   sum[0]
[05/31 13:55:05    237s]     net: sum[0] (nrTerm=2)
[05/31 13:55:05    237s] |   6|  -0.003|    -0.00|       1|          2|       0(     0)|   82.69%|   0:00:00.0|  4974.1M|
[05/31 13:55:05    237s] Worst hold path end point:
[05/31 13:55:05    237s]   sum[7]
[05/31 13:55:05    237s]     net: sum[7] (nrTerm=2)
[05/31 13:55:05    237s] |   7|   0.001|     0.00|       0|          1|       0(     0)|   83.46%|   0:00:00.0|  4974.1M|
[05/31 13:55:05    237s] 
[05/31 13:55:05    237s] Capturing REF for hold ...
[05/31 13:55:05    237s]    Hold Timing Snapshot: (REF)
[05/31 13:55:05    237s]              All PG WNS: 0.001
[05/31 13:55:05    237s]              All PG TNS: 0.000
[05/31 13:55:05    237s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/31 13:55:05    237s] 
[05/31 13:55:05    237s] *info:    Total 44 cells added for Phase I
[05/31 13:55:05    237s] *info:        in which 0 is ripple commits (0.000%)
[05/31 13:55:05    237s] --------------------------------------------------- 
[05/31 13:55:05    237s]    Hold Timing Summary  - Phase I 
[05/31 13:55:05    237s] --------------------------------------------------- 
[05/31 13:55:05    237s]  Target slack:       0.0000 ns
[05/31 13:55:05    237s]  View: view_fast_mission 
[05/31 13:55:05    237s]    WNS:       0.0005
[05/31 13:55:05    237s]    TNS:       0.0000
[05/31 13:55:05    237s]    VP :            0
[05/31 13:55:05    237s]    Worst hold path end point: sum[7] 
[05/31 13:55:05    237s] --------------------------------------------------- 

------------------------------------------------------------------
      Phase I Timing Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 99.407  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|   10    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 83.463%
------------------------------------------------------------------
[05/31 13:55:05    237s] Bottom Preferred Layer:
[05/31 13:55:05    237s]     None
[05/31 13:55:05    237s] Via Pillar Rule:
[05/31 13:55:05    237s]     None
[05/31 13:55:05    237s] Finished writing unified metrics of routing constraints.
[05/31 13:55:05    237s] 
[05/31 13:55:05    237s] *** Finished Core Fixing (fixHold) cpu=0:00:07.5 real=0:00:07.0 totSessionCpu=0:03:57 mem=4984.1M density=83.463% ***
[05/31 13:55:05    237s] 
[05/31 13:55:05    237s] *info:
[05/31 13:55:05    237s] *info: Added a total of 44 cells to fix/reduce hold violation
[05/31 13:55:05    237s] *info:          in which 33 termBuffering
[05/31 13:55:05    237s] *info:          in which 0 dummyBuffering
[05/31 13:55:05    237s] *info:
[05/31 13:55:05    237s] *info: Summary: 
[05/31 13:55:05    237s] *info:           26 cells of type 'UDB116SVT24_BUF_1' (3.0, 	44.796) used
[05/31 13:55:05    237s] *info:           18 cells of type 'UDB116SVT24_BUF_S_1' (5.0, 	51.426) used
[05/31 13:55:05    237s] 
[05/31 13:55:05    237s] *** Finish Post Route Hold Fixing (cpu=0:00:07.5 real=0:00:07.0 totSessionCpu=0:03:57 mem=4984.1M density=83.463%) ***
[05/31 13:55:05    237s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1000984.13
[05/31 13:55:05    237s] **INFO: total 44 insts, 0 nets marked don't touch
[05/31 13:55:05    237s] **INFO: total 44 insts, 0 nets marked don't touch DB property
[05/31 13:55:05    237s] **INFO: total 44 insts, 0 nets unmarked don't touch
[05/31 13:55:05    237s] Deleting 0 temporary hard placement blockage(s).
[05/31 13:55:05    237s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 54
[05/31 13:55:05    237s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4984.1M, EPOCH TIME: 1748714105.791349
[05/31 13:55:05    237s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:54).
[05/31 13:55:05    237s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:55:05    237s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:55:05    237s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:55:05    237s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.015, REAL:0.016, MEM:4885.1M, EPOCH TIME: 1748714105.806903
[05/31 13:55:05    237s] Begin: Collecting metrics
[05/31 13:55:05    237s] 
 --------------------------------------------------------------------------------------------------------------------- 
| Snapshot          | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                   | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary   |           |   99.459 |           |        0 |       40.05 | 0:00:04  |        4763 |    0 |   0 |
| drv_eco_fixing    |     0.000 |   99.459 |         0 |        0 |       40.05 | 0:00:04  |        4858 |    0 |   0 |
| initial_summary_2 |           |   99.459 |           |        0 |       40.05 | 0:00:06  |        4848 |    0 |   0 |
| hold_fixing       |           |   99.407 |           |        0 |       83.46 | 0:00:01  |        4885 |      |     |
 --------------------------------------------------------------------------------------------------------------------- 
[05/31 13:55:05    237s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=4172.7M, current mem=4172.7M)

[05/31 13:55:05    237s] End: Collecting metrics
[05/31 13:55:05    237s] *** HoldOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:01.5/0:00:01.5 (1.0), totSession cpu/real = 0:03:57.2/0:07:20.3 (0.5), mem = 4885.1M
[05/31 13:55:05    237s] 
[05/31 13:55:05    237s] =============================================================================================
[05/31 13:55:05    237s]  Step TAT Report : HoldOpt #1 / optDesign #2                                    23.10-p003_1
[05/31 13:55:05    237s] =============================================================================================
[05/31 13:55:05    237s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/31 13:55:05    237s] ---------------------------------------------------------------------------------------------
[05/31 13:55:05    237s] [ OptSummaryReport       ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.8
[05/31 13:55:05    237s] [ MetricReport           ]      1   0:00:00.1  (   7.8 % )     0:00:00.1 /  0:00:00.1    0.9
[05/31 13:55:05    237s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:55:05    237s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:55:05    237s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.2 /  0:00:00.2    1.0
[05/31 13:55:05    237s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:55:05    237s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:55:05    237s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:55:05    237s] [ OptimizationStep       ]      2   0:00:00.0  (   0.0 % )     0:00:00.4 /  0:00:00.4    1.0
[05/31 13:55:05    237s] [ OptSingleIteration     ]     10   0:00:00.0  (   0.3 % )     0:00:00.4 /  0:00:00.4    1.0
[05/31 13:55:05    237s] [ OptGetWeight           ]      8   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:55:05    237s] [ OptEval                ]      8   0:00:00.2  (  11.6 % )     0:00:00.2 /  0:00:00.2    0.9
[05/31 13:55:05    237s] [ OptCommit              ]      8   0:00:00.0  (   0.8 % )     0:00:00.2 /  0:00:00.2    1.1
[05/31 13:55:05    237s] [ PostCommitDelayUpdate  ]     11   0:00:00.0  (   0.3 % )     0:00:00.1 /  0:00:00.1    0.9
[05/31 13:55:05    237s] [ IncrDelayCalc          ]     36   0:00:00.1  (   8.1 % )     0:00:00.1 /  0:00:00.1    0.8
[05/31 13:55:05    237s] [ HoldReEval             ]     12   0:00:00.1  (   3.9 % )     0:00:00.1 /  0:00:00.1    1.0
[05/31 13:55:05    237s] [ HoldCollectNode        ]     11   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:55:05    237s] [ HoldSortNodeList       ]     10   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:55:05    237s] [ HoldBottleneckCount    ]      9   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:55:05    237s] [ HoldCacheNodeWeight    ]      8   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:55:05    237s] [ HoldBuildSlackGraph    ]      8   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:55:05    237s] [ HoldDBCommit           ]     12   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    1.6
[05/31 13:55:05    237s] [ HoldTimerCalcSummary   ]     10   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:55:05    237s] [ DetailPlaceInit        ]      1   0:00:00.2  (  14.1 % )     0:00:00.2 /  0:00:00.2    1.0
[05/31 13:55:05    237s] [ UpdateTimingGraph      ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:55:05    237s] [ TimingUpdate           ]      4   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:55:05    237s] [ TimingReport           ]      2   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:55:05    237s] [ IncrTimingUpdate       ]     20   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:55:05    237s] [ MISC                   ]          0:00:00.8  (  50.1 % )     0:00:00.8 /  0:00:00.7    1.0
[05/31 13:55:05    237s] ---------------------------------------------------------------------------------------------
[05/31 13:55:05    237s]  HoldOpt #1 TOTAL                   0:00:01.5  ( 100.0 % )     0:00:01.5 /  0:00:01.5    1.0
[05/31 13:55:05    237s] ---------------------------------------------------------------------------------------------
[05/31 13:55:05    237s] 
[05/31 13:55:05    237s] **INFO: Skipping refine place as no non-legal commits were detected
[05/31 13:55:05    237s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4885.1M, EPOCH TIME: 1748714105.932436
[05/31 13:55:05    237s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:55:05    237s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:55:06    237s] 
[05/31 13:55:06    237s] 
[05/31 13:55:06    237s]  Skipping Pre_CCE_Colorizing (1369+2)!
[05/31 13:55:06    237s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.205, REAL:0.205, MEM:4885.1M, EPOCH TIME: 1748714106.137781
[05/31 13:55:06    237s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:55:06    237s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:55:06    237s] 
[05/31 13:55:06    237s] TimeStamp Deleting Cell Server Begin ...
[05/31 13:55:06    237s] Deleting Lib Analyzer.
[05/31 13:55:06    237s] 
[05/31 13:55:06    237s] TimeStamp Deleting Cell Server End ...
[05/31 13:55:06    237s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/31 13:55:06    237s] 
[05/31 13:55:06    237s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/31 13:55:06    237s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 13:55:06    237s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/31 13:55:06    237s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 13:55:06    237s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/31 13:55:06    237s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/31 13:55:06    237s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/31 13:55:06    237s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/31 13:55:06    237s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/31 13:55:06    237s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/31 13:55:06    237s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/31 13:55:06    237s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/31 13:55:06    237s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/31 13:55:06    237s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/31 13:55:06    237s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/31 13:55:06    237s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 13:55:06    237s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/31 13:55:06    237s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 13:55:06    237s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/31 13:55:06    237s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/31 13:55:06    237s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/31 13:55:06    237s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/31 13:55:06    237s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/31 13:55:06    237s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/31 13:55:06    237s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/31 13:55:06    237s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/31 13:55:06    237s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/31 13:55:06    237s] Summary for sequential cells identification: 
[05/31 13:55:06    237s]   Identified SBFF number: 299
[05/31 13:55:06    237s]   Identified MBFF number: 75
[05/31 13:55:06    237s]   Identified SB Latch number: 22
[05/31 13:55:06    237s]   Identified MB Latch number: 0
[05/31 13:55:06    237s]   Not identified SBFF number: 15
[05/31 13:55:06    237s]   Not identified MBFF number: 0
[05/31 13:55:06    237s]   Not identified SB Latch number: 0
[05/31 13:55:06    237s]   Not identified MB Latch number: 0
[05/31 13:55:06    237s]   Number of sequential cells which are not FFs: 45
[05/31 13:55:06    237s]  Visiting view : view_slow_mission
[05/31 13:55:06    237s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[05/31 13:55:06    237s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[05/31 13:55:06    237s]  Visiting view : view_fast_mission
[05/31 13:55:06    237s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/31 13:55:06    237s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/31 13:55:06    237s] TLC MultiMap info (StdDelay):
[05/31 13:55:06    237s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[05/31 13:55:06    237s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[05/31 13:55:06    237s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[05/31 13:55:06    237s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[05/31 13:55:06    237s]  Setting StdDelay to: 6.1ps
[05/31 13:55:06    237s] 
[05/31 13:55:06    237s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/31 13:55:06    237s] 
[05/31 13:55:06    237s] TimeStamp Deleting Cell Server Begin ...
[05/31 13:55:06    237s] 
[05/31 13:55:06    237s] TimeStamp Deleting Cell Server End ...
[05/31 13:55:06    237s] **INFO: flowCheckPoint #6 OptimizationPreEco
[05/31 13:55:06    237s] Running postRoute recovery in preEcoRoute mode
[05/31 13:55:06    237s] **optDesign ... cpu = 0:00:24, real = 0:00:25, mem = 4165.0M, totSessionCpu=0:03:58 **
[05/31 13:55:06    237s] ** INFO: Initializing Glitch Interface
[05/31 13:55:06    237s]   DRV Snapshot: (TGT)
[05/31 13:55:06    237s]          Tran DRV: 0 (0)
[05/31 13:55:06    237s]           Cap DRV: 0 (0)
[05/31 13:55:06    237s]        Fanout DRV: 0 (0)
[05/31 13:55:06    237s]            Glitch: 0 (0)
[05/31 13:55:06    237s] 
[05/31 13:55:06    237s] Creating Lib Analyzer ...
[05/31 13:55:06    237s] 
[05/31 13:55:06    237s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/31 13:55:06    237s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 13:55:06    237s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[05/31 13:55:06    237s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 13:55:06    237s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[05/31 13:55:06    237s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[05/31 13:55:06    237s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[05/31 13:55:06    237s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[05/31 13:55:06    237s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[05/31 13:55:06    237s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[05/31 13:55:06    237s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[05/31 13:55:06    237s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[05/31 13:55:06    237s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[05/31 13:55:06    237s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[05/31 13:55:06    237s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[05/31 13:55:06    237s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[05/31 13:55:06    237s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[05/31 13:55:06    237s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[05/31 13:55:06    237s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[05/31 13:55:06    237s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[05/31 13:55:06    237s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[05/31 13:55:06    237s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[05/31 13:55:06    237s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[05/31 13:55:06    237s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[05/31 13:55:06    237s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[05/31 13:55:06    237s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[05/31 13:55:06    237s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[05/31 13:55:06    237s] Summary for sequential cells identification: 
[05/31 13:55:06    237s]   Identified SBFF number: 299
[05/31 13:55:06    237s]   Identified MBFF number: 75
[05/31 13:55:06    237s]   Identified SB Latch number: 22
[05/31 13:55:06    237s]   Identified MB Latch number: 0
[05/31 13:55:06    237s]   Not identified SBFF number: 15
[05/31 13:55:06    237s]   Not identified MBFF number: 0
[05/31 13:55:06    237s]   Not identified SB Latch number: 0
[05/31 13:55:06    237s]   Not identified MB Latch number: 0
[05/31 13:55:06    237s]   Number of sequential cells which are not FFs: 45
[05/31 13:55:06    237s]  Visiting view : view_slow_mission
[05/31 13:55:06    237s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[05/31 13:55:06    237s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[05/31 13:55:06    237s]  Visiting view : view_fast_mission
[05/31 13:55:06    237s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[05/31 13:55:06    237s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[05/31 13:55:06    237s] TLC MultiMap info (StdDelay):
[05/31 13:55:06    237s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[05/31 13:55:06    237s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[05/31 13:55:06    237s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[05/31 13:55:06    237s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[05/31 13:55:06    237s]  Setting StdDelay to: 6.1ps
[05/31 13:55:06    237s] 
[05/31 13:55:06    237s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/31 13:55:06    238s] Total number of usable buffers from Lib Analyzer: 20 ( UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32)
[05/31 13:55:06    238s] Total number of usable inverters from Lib Analyzer: 20 ( UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_3 UDB116SVT24_INV_4 UDB116SVT24_INV_S_3 UDB116SVT24_INV_5 UDB116SVT24_INV_6 UDB116SVT24_INV_8 UDB116SVT24_INV_9 UDB116SVT24_INV_S_8 UDB116SVT24_INV_10 UDB116SVT24_INV_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_18 UDB116SVT24_INV_20 UDB116SVT24_INV_24 UDB116SVT24_INV_32)
[05/31 13:55:06    238s] Total number of usable delay cells from Lib Analyzer: 0 ()
[05/31 13:55:06    238s] 
[05/31 13:55:06    238s] {RT rc_slow 0 2 10  {8 0} 1}
[05/31 13:55:07    239s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:59 mem=4937.3M
[05/31 13:55:07    239s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:59 mem=4937.3M
[05/31 13:55:07    239s] Creating Lib Analyzer, finished. 
[05/31 13:55:07    239s] Checking DRV degradation...
[05/31 13:55:07    239s] 
[05/31 13:55:07    239s] Recovery Manager:
[05/31 13:55:07    239s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[05/31 13:55:07    239s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[05/31 13:55:07    239s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[05/31 13:55:07    239s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[05/31 13:55:07    239s] 
[05/31 13:55:07    239s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[05/31 13:55:07    239s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:02, real=0:00:01, mem=4885.28M, totSessionCpu=0:03:59).
[05/31 13:55:07    239s] **optDesign ... cpu = 0:00:26, real = 0:00:26, mem = 4171.1M, totSessionCpu=0:03:59 **
[05/31 13:55:07    239s] 
[05/31 13:55:07    239s] ** INFO: Initializing Glitch Interface
[05/31 13:55:07    239s]   DRV Snapshot: (REF)
[05/31 13:55:07    239s]          Tran DRV: 0 (0)
[05/31 13:55:07    239s]           Cap DRV: 0 (0)
[05/31 13:55:07    239s]        Fanout DRV: 0 (0)
[05/31 13:55:07    239s]            Glitch: 0 (0)
[05/31 13:55:07    239s] Skipping pre eco harden opt
[05/31 13:55:07    239s] Running refinePlace -preserveRouting true -hardFence false
[05/31 13:55:07    239s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:4943.4M, EPOCH TIME: 1748714107.978124
[05/31 13:55:07    239s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:4943.4M, EPOCH TIME: 1748714107.978172
[05/31 13:55:07    239s] OPERPROF:     Starting DPlace-Init at level 3, MEM:4943.4M, EPOCH TIME: 1748714107.978207
[05/31 13:55:07    239s] Processing tracks to init pin-track alignment.
[05/31 13:55:07    239s] z: 1, totalTracks: 1
[05/31 13:55:07    239s] z: 3, totalTracks: 1
[05/31 13:55:07    239s] z: 5, totalTracks: 1
[05/31 13:55:07    239s] z: 7, totalTracks: 1
[05/31 13:55:07    239s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[05/31 13:55:07    239s] #spOpts: hrSnap=1 rpCkHalo=4 
[05/31 13:55:07    239s] Initializing Route Infrastructure for color support ...
[05/31 13:55:07    239s] OPERPROF:       Starting Route-Infrastructure-Color-Support-Init at level 4, MEM:4943.4M, EPOCH TIME: 1748714107.978369
[05/31 13:55:07    239s] OPERPROF:       Finished Route-Infrastructure-Color-Support-Init at level 4, CPU:0.003, REAL:0.003, MEM:4943.4M, EPOCH TIME: 1748714107.981093
[05/31 13:55:07    239s] Route Infrastructure Initialized for color support successfully.
[05/31 13:55:07    239s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[05/31 13:55:07    239s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:4943.4M, EPOCH TIME: 1748714107.987038
[05/31 13:55:07    239s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:55:07    239s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:55:07    239s] Processing tracks to init pin-track alignment.
[05/31 13:55:07    239s] z: 1, totalTracks: 1
[05/31 13:55:07    239s] z: 3, totalTracks: 1
[05/31 13:55:07    239s] z: 5, totalTracks: 1
[05/31 13:55:07    239s] z: 7, totalTracks: 1
[05/31 13:55:08    239s] 
[05/31 13:55:08    239s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 13:55:08    239s] 
[05/31 13:55:08    239s]  Skipping Pre_CCE_Colorizing (1369+2)!
[05/31 13:55:08    239s] 
[05/31 13:55:08    239s]  Skipping Bad Lib Cell Checking (CMU) !
[05/31 13:55:08    239s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.206, REAL:0.206, MEM:4943.4M, EPOCH TIME: 1748714108.193495
[05/31 13:55:08    239s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:4943.4M, EPOCH TIME: 1748714108.193545
[05/31 13:55:08    239s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:4943.4M, EPOCH TIME: 1748714108.193584
[05/31 13:55:08    239s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=4943.4MB).
[05/31 13:55:08    239s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.215, REAL:0.215, MEM:4943.4M, EPOCH TIME: 1748714108.193654
[05/31 13:55:08    239s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.215, REAL:0.215, MEM:4943.4M, EPOCH TIME: 1748714108.193672
[05/31 13:55:08    239s] TDRefine: refinePlace mode is spiral
[05/31 13:55:08    239s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1000984.5
[05/31 13:55:08    239s] OPERPROF:   Starting Refine-Place at level 2, MEM:4943.4M, EPOCH TIME: 1748714108.193715
[05/31 13:55:08    239s] *** Starting refinePlace (0:03:59 mem=4943.4M) ***
[05/31 13:55:08    239s] Total net bbox length = 2.007e+02 (1.183e+02 8.240e+01) (ext = 9.733e+01)
[05/31 13:55:08    239s] 
[05/31 13:55:08    239s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 13:55:08    239s] 
[05/31 13:55:08    239s]  Skipping Pre_CCE_Colorizing (1369+2)!
[05/31 13:55:08    239s] OPERPROF:     Starting RPlace-Color-Fixed-Insts at level 3, MEM:4943.4M, EPOCH TIME: 1748714108.193903
[05/31 13:55:08    239s] # Found 0 legal fixed insts to color.
[05/31 13:55:08    239s] OPERPROF:     Finished RPlace-Color-Fixed-Insts at level 3, CPU:0.000, REAL:0.000, MEM:4943.4M, EPOCH TIME: 1748714108.193944
[05/31 13:55:08    239s] OPERPROF:     Starting Placement-Init-Reg-Wire-Search-Tree at level 3, MEM:4943.4M, EPOCH TIME: 1748714108.193986
[05/31 13:55:08    239s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[05/31 13:55:08    239s] OPERPROF:     Finished Placement-Init-Reg-Wire-Search-Tree at level 3, CPU:0.000, REAL:0.000, MEM:4943.4M, EPOCH TIME: 1748714108.194079
[05/31 13:55:08    239s] Set min layer with default ( 2 )
[05/31 13:55:08    239s] Set max layer with default ( 127 )
[05/31 13:55:08    239s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 13:55:08    239s] Min route layer (adjusted) = 2
[05/31 13:55:08    239s] Max route layer (adjusted) = 11
[05/31 13:55:08    239s] Set min layer with default ( 2 )
[05/31 13:55:08    239s] Set max layer with default ( 127 )
[05/31 13:55:08    239s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 13:55:08    239s] Min route layer (adjusted) = 2
[05/31 13:55:08    239s] Max route layer (adjusted) = 11
[05/31 13:55:08    239s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:4943.4M, EPOCH TIME: 1748714108.197758
[05/31 13:55:08    239s] Starting refinePlace ...
[05/31 13:55:08    239s] Set min layer with default ( 2 )
[05/31 13:55:08    239s] Set max layer with default ( 127 )
[05/31 13:55:08    239s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 13:55:08    239s] Min route layer (adjusted) = 2
[05/31 13:55:08    239s] Max route layer (adjusted) = 11
[05/31 13:55:08    239s] One DDP V2 for no tweak run.
[05/31 13:55:08    239s] Set min layer with default ( 2 )
[05/31 13:55:08    239s] Set max layer with default ( 127 )
[05/31 13:55:08    239s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[05/31 13:55:08    239s] Min route layer (adjusted) = 2
[05/31 13:55:08    239s] Max route layer (adjusted) = 11
[05/31 13:55:08    239s] DDP initSite1 nrRow 9 nrJob 9
[05/31 13:55:08    239s] DDP markSite nrRow 9 nrJob 9
[05/31 13:55:08    239s] ** Cut row section cpu time 0:00:00.0.
[05/31 13:55:08    239s]  ** Cut row section real time 0:00:00.0.
[05/31 13:55:08    239s]    Spread Effort: high, post-route mode, useDDP on.
[05/31 13:55:08    239s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=4943.4MB) @(0:03:59 - 0:03:59).
[05/31 13:55:08    239s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/31 13:55:08    239s] wireLenOptFixPriorityInst 0 inst fixed
[05/31 13:55:08    239s] Move report: Total RTC Spread moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/31 13:55:08    239s] 
[05/31 13:55:08    239s]  === Spiral for Logical I: (movable: 54) ===
[05/31 13:55:08    239s] 
[05/31 13:55:08    239s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[05/31 13:55:08    239s] 
[05/31 13:55:08    239s]  Info: 0 filler has been deleted!
[05/31 13:55:08    239s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[05/31 13:55:08    239s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[05/31 13:55:08    239s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/31 13:55:08    239s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=4911.4MB) @(0:03:59 - 0:03:59).
[05/31 13:55:08    239s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/31 13:55:08    239s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 4911.4MB
[05/31 13:55:08    239s] Statistics of distance of Instance movement in refine placement:
[05/31 13:55:08    239s]   maximum (X+Y) =         0.00 um
[05/31 13:55:08    239s]   mean    (X+Y) =         0.00 um
[05/31 13:55:08    239s] Summary Report:
[05/31 13:55:08    239s] Instances move: 0 (out of 54 movable)
[05/31 13:55:08    239s] Instances flipped: 0
[05/31 13:55:08    239s] Mean displacement: 0.00 um
[05/31 13:55:08    239s] Max displacement: 0.00 um 
[05/31 13:55:08    239s] Physical-only instances move: 0 (out of 0 movable physical-only)
[05/31 13:55:08    239s] Total instances moved : 0
[05/31 13:55:08    239s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:0.014, REAL:0.014, MEM:4911.4M, EPOCH TIME: 1748714108.212160
[05/31 13:55:08    239s] Total net bbox length = 2.007e+02 (1.183e+02 8.240e+01) (ext = 9.733e+01)
[05/31 13:55:08    239s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 4911.4MB
[05/31 13:55:08    239s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=4911.4MB) @(0:03:59 - 0:03:59).
[05/31 13:55:08    239s] *** Finished refinePlace (0:03:59 mem=4911.4M) ***
[05/31 13:55:08    239s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1000984.5
[05/31 13:55:08    239s] OPERPROF:   Finished Refine-Place at level 2, CPU:0.019, REAL:0.019, MEM:4911.4M, EPOCH TIME: 1748714108.212366
[05/31 13:55:08    239s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:4911.4M, EPOCH TIME: 1748714108.212391
[05/31 13:55:08    239s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:54).
[05/31 13:55:08    239s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:55:08    239s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:55:08    239s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:55:08    239s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.015, REAL:0.015, MEM:4853.4M, EPOCH TIME: 1748714108.227708
[05/31 13:55:08    239s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:0.249, REAL:0.250, MEM:4853.4M, EPOCH TIME: 1748714108.227759
[05/31 13:55:08    239s] {MMLU 0 0 80}
[05/31 13:55:08    239s] [oiLAM] Zs 11, 12
[05/31 13:55:08    239s] ### Creating LA Mngr. totSessionCpu=0:04:00 mem=4853.4M
[05/31 13:55:08    239s] ### Creating LA Mngr, finished. totSessionCpu=0:04:00 mem=4853.4M
[05/31 13:55:08    239s] Default Rule : ""
[05/31 13:55:08    239s] Non Default Rules :
[05/31 13:55:08    239s] Worst Slack : 214748.365 ns
[05/31 13:55:08    239s] 
[05/31 13:55:08    239s] Start Layer Assignment ...
[05/31 13:55:08    239s] WNS(214748.365ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)
[05/31 13:55:08    239s] 
[05/31 13:55:08    239s] Select 0 cadidates out of 84.
[05/31 13:55:08    239s] No critical nets selected. Skipped !
[05/31 13:55:08    239s] GigaOpt: setting up router preferences
[05/31 13:55:08    239s] GigaOpt: 0 nets assigned router directives
[05/31 13:55:08    239s] 
[05/31 13:55:08    239s] Start Assign Priority Nets ...
[05/31 13:55:08    239s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[05/31 13:55:08    239s] Existing Priority Nets 0 (0.0%)
[05/31 13:55:08    239s] Assigned Priority Nets 0 (0.0%)
[05/31 13:55:08    239s] 
[05/31 13:55:08    239s] Set Prefer Layer Routing Effort ...
[05/31 13:55:08    239s] Total Net(82) IPOed(70) PreferLayer(0) -> MediumEffort(0)
[05/31 13:55:08    239s] 
[05/31 13:55:08    239s] {MMLU 0 0 80}
[05/31 13:55:08    239s] [oiLAM] Zs 11, 12
[05/31 13:55:08    239s] ### Creating LA Mngr. totSessionCpu=0:04:00 mem=4882.5M
[05/31 13:55:08    239s] ### Creating LA Mngr, finished. totSessionCpu=0:04:00 mem=4882.5M
[05/31 13:55:08    239s] Default Rule : ""
[05/31 13:55:08    239s] Non Default Rules :
[05/31 13:55:08    239s] Worst Slack : 99.406 ns
[05/31 13:55:08    239s] 
[05/31 13:55:08    239s] Start Layer Assignment ...
[05/31 13:55:08    239s] WNS(99.406ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)
[05/31 13:55:08    239s] 
[05/31 13:55:08    239s] Select 0 cadidates out of 84.
[05/31 13:55:08    239s] No critical nets selected. Skipped !
[05/31 13:55:08    239s] GigaOpt: setting up router preferences
[05/31 13:55:08    239s] GigaOpt: 0 nets assigned router directives
[05/31 13:55:08    239s] 
[05/31 13:55:08    239s] Start Assign Priority Nets ...
[05/31 13:55:08    239s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[05/31 13:55:08    239s] Existing Priority Nets 0 (0.0%)
[05/31 13:55:08    239s] Assigned Priority Nets 0 (0.0%)
[05/31 13:55:08    239s] Begin: Collecting metrics
[05/31 13:55:08    239s] 
 --------------------------------------------------------------------------------------------------------------------- 
| Snapshot          | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                   | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary   |           |   99.459 |           |        0 |       40.05 | 0:00:04  |        4763 |    0 |   0 |
| drv_eco_fixing    |     0.000 |   99.459 |         0 |        0 |       40.05 | 0:00:04  |        4858 |    0 |   0 |
| initial_summary_2 |           |   99.459 |           |        0 |       40.05 | 0:00:06  |        4848 |    0 |   0 |
| hold_fixing       |           |   99.407 |           |        0 |       83.46 | 0:00:01  |        4885 |      |     |
| route_type_fixing |           |          |           |          |             | 0:00:00  |        4854 |      |     |
 --------------------------------------------------------------------------------------------------------------------- 
[05/31 13:55:08    239s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=4172.7M, current mem=4170.1M)

[05/31 13:55:08    239s] End: Collecting metrics
[05/31 13:55:08    239s] {MMLU 0 0 80}
[05/31 13:55:08    239s] [oiLAM] Zs 11, 12
[05/31 13:55:08    239s] ### Creating LA Mngr. totSessionCpu=0:04:00 mem=4853.5M
[05/31 13:55:08    239s] ### Creating LA Mngr, finished. totSessionCpu=0:04:00 mem=4853.5M
[05/31 13:55:08    239s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4863.5M, EPOCH TIME: 1748714108.390430
[05/31 13:55:08    239s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:55:08    239s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:55:08    239s] 
[05/31 13:55:08    239s] 
[05/31 13:55:08    239s]  Skipping Pre_CCE_Colorizing (1369+2)!
[05/31 13:55:08    239s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.206, REAL:0.207, MEM:4863.5M, EPOCH TIME: 1748714108.596962
[05/31 13:55:08    239s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:55:08    239s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:55:08    239s] ** INFO: Initializing Glitch Interface
[05/31 13:55:08    239s] 
------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 99.407  |   N/A   |   N/A   |   N/A   | 99.407  |   N/A   |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |  0.000  |   N/A   |
|    Violating Paths:|    0    |   N/A   |   N/A   |   N/A   |    0    |   N/A   |
|          All Paths:|   10    |   N/A   |   N/A   |   N/A   |   10    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 83.463%
------------------------------------------------------------------

[05/31 13:55:08    239s] **optDesign ... cpu = 0:00:26, real = 0:00:27, mem = 4174.6M, totSessionCpu=0:04:00 **
[05/31 13:55:08    239s] Begin: Collecting metrics
[05/31 13:55:08    239s] 
 --------------------------------------------------------------------------------------------------------------------- 
| Snapshot          | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                   | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary   |           |   99.459 |           |        0 |       40.05 | 0:00:04  |        4763 |    0 |   0 |
| drv_eco_fixing    |     0.000 |   99.459 |         0 |        0 |       40.05 | 0:00:04  |        4858 |    0 |   0 |
| initial_summary_2 |           |   99.459 |           |        0 |       40.05 | 0:00:06  |        4848 |    0 |   0 |
| hold_fixing       |           |   99.407 |           |        0 |       83.46 | 0:00:01  |        4885 |      |     |
| route_type_fixing |           |          |           |          |             | 0:00:00  |        4854 |      |     |
| pre_route_summary |           |   99.407 |           |        0 |       83.46 | 0:00:00  |        4878 |    0 |   0 |
 --------------------------------------------------------------------------------------------------------------------- 
[05/31 13:55:08    240s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=4174.6M, current mem=4174.6M)

[05/31 13:55:08    240s] End: Collecting metrics
[05/31 13:55:08    240s] **INFO: flowCheckPoint #7 GlobalDetailRoute
[05/31 13:55:08    240s] ** INFO Cleaning up Glitch Interface
[05/31 13:55:08    240s] -route_with_eco false                     # bool, default=false
[05/31 13:55:08    240s] -route_selected_net_only false            # bool, default=false
[05/31 13:55:08    240s] -route_with_timing_driven true            # bool, default=false, user setting
[05/31 13:55:08    240s] -route_with_si_driven true                # bool, default=false, user setting
[05/31 13:55:08    240s] Existing Dirty Nets : 70
[05/31 13:55:08    240s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[05/31 13:55:08    240s] Reset Dirty Nets : 70
[05/31 13:55:08    240s] *** EcoRoute #1 [begin] (optDesign #2) : totSession cpu/real = 0:04:00.0/0:07:23.1 (0.5), mem = 4877.7M
[05/31 13:55:08    240s] 
[05/31 13:55:08    240s] globalDetailRoute
[05/31 13:55:08    240s] 
[05/31 13:55:08    240s] #Start globalDetailRoute on Sat May 31 13:55:08 2025
[05/31 13:55:08    240s] #
[05/31 13:55:08    240s] ### Time Record (globalDetailRoute) is installed.
[05/31 13:55:08    240s] ### Time Record (Pre Callback) is installed.
[05/31 13:55:08    240s] Closing parasitic data file '/tmp/innovus_temp_1000984_linrack12.bioeelocal_ssokolovskiy_5P1KWF/adder_1000984_zc2nuB.rcdb.d/adder.rcdb.d': 126 access done (mem: 4864.672M)
[05/31 13:55:08    240s] eee: RC Grid memory freed = 1188 (3 X 3 X 11 X 12b)
[05/31 13:55:08    240s] ### Time Record (Pre Callback) is uninstalled.
[05/31 13:55:08    240s] ### Time Record (DB Import) is installed.
[05/31 13:55:08    240s] ### Time Record (Timing Data Generation) is installed.
[05/31 13:55:08    240s] ### Time Record (Timing Data Generation) is uninstalled.
[05/31 13:55:08    240s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC51_b_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 13:55:08    240s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC51_b_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 13:55:08    240s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC50_a_7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 13:55:08    240s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC50_a_7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 13:55:08    240s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC49_sum_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 13:55:08    240s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC49_sum_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 13:55:08    240s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC48_sum_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 13:55:08    240s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC48_sum_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 13:55:08    240s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC46_a_8 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 13:55:08    240s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC46_a_8 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 13:55:08    240s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC45_sum_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 13:55:08    240s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC45_sum_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 13:55:08    240s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC44_b_6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 13:55:08    240s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC44_b_6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 13:55:08    240s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC43_sum_5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 13:55:08    240s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC43_sum_5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 13:55:08    240s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC42_sum_4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 13:55:08    240s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC42_sum_4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 13:55:08    240s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC41_sum_6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 13:55:08    240s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC41_sum_6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 13:55:08    240s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[05/31 13:55:08    240s] #To increase the message display limit, refer to the product command reference manual.
[05/31 13:55:08    240s] ### Net info: total nets: 84
[05/31 13:55:08    240s] ### Net info: dirty nets: 0
[05/31 13:55:08    240s] ### Net info: marked as disconnected nets: 0
[05/31 13:55:08    240s] ### Net info: fully routed nets: 47
[05/31 13:55:08    240s] ### Net info: trivial (< 2 pins) nets: 4
[05/31 13:55:08    240s] ### Net info: unrouted nets: 33
[05/31 13:55:08    240s] ### Net info: re-extraction nets: 0
[05/31 13:55:08    240s] ### Net info: ignored nets: 0
[05/31 13:55:08    240s] ### Net info: skip routing nets: 0
[05/31 13:55:08    240s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 13:55:08    240s] ### import design signature (131): route=1338497972 fixed_route=463444023 flt_obj=0 vio=1786619457 swire=282492057 shield_wire=1 net_attr=840980776 dirty_area=0 del_dirty_area=0 cell=825922003 placement=757563411 pin_access=1860623234 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=463444023 sns=463444023
[05/31 13:55:08    240s] ### Time Record (DB Import) is uninstalled.
[05/31 13:55:08    240s] #NanoRoute Version 23.10-p003_1 NR240109-1512/23_10-UB
[05/31 13:55:08    240s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 13:55:08    240s] #Skip comparing routing design signature in db-snapshot flow
[05/31 13:55:08    240s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 13:55:08    240s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 13:55:08    240s] ### Time Record (Data Preparation) is installed.
[05/31 13:55:08    240s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 13:55:08    240s] ### Time Record (Data Preparation) is uninstalled.
[05/31 13:55:08    240s] ### Time Record (Global Routing) is installed.
[05/31 13:55:08    240s] ### Time Record (Global Routing) is uninstalled.
[05/31 13:55:08    240s] #Total number of trivial nets (e.g. < 2 pins) = 4 (skipped).
[05/31 13:55:08    240s] #Total number of routable nets = 80.
[05/31 13:55:08    240s] #Total number of nets in the design = 84.
[05/31 13:55:08    240s] #70 routable nets do not have any wires.
[05/31 13:55:08    240s] #10 routable nets have routed wires.
[05/31 13:55:08    240s] #70 nets will be global routed.
[05/31 13:55:08    240s] ### Time Record (Data Preparation) is installed.
[05/31 13:55:08    240s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 13:55:08    240s] #Start routing data preparation on Sat May 31 13:55:08 2025
[05/31 13:55:08    240s] #
[05/31 13:55:08    240s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 13:55:08    240s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 13:55:08    240s] ### Time Record (Cell Pin Access) is installed.
[05/31 13:55:08    240s] #Initial pin access analysis.
[05/31 13:55:08    240s] #Detail pin access analysis.
[05/31 13:55:09    240s] ### Time Record (Cell Pin Access) is uninstalled.
[05/31 13:55:09    240s] # M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
[05/31 13:55:09    240s] # M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
[05/31 13:55:09    240s] # C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/31 13:55:09    240s] # C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/31 13:55:09    240s] # C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/31 13:55:09    240s] # C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/31 13:55:09    240s] # C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/31 13:55:09    240s] # JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
[05/31 13:55:09    240s] # QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/31 13:55:09    240s] # QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/31 13:55:09    240s] # LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
[05/31 13:55:09    240s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[05/31 13:55:09    240s] #Bottom routing layer index=1(M1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
[05/31 13:55:09    240s] #shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
[05/31 13:55:09    240s] #pin_access_rlayer=3(C1)
[05/31 13:55:09    240s] #shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=1
[05/31 13:55:09    240s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[05/31 13:55:09    240s] #enable_dpt_layer_shield=F
[05/31 13:55:09    240s] #has_line_end_grid=F
[05/31 13:55:09    240s] #Processed 44/0 dirty instances, 172/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(44 insts marked dirty, reset pre-exisiting dirty flag on 44 insts, 0 nets marked need extraction)
[05/31 13:55:09    240s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4178.99 (MB), peak = 4263.49 (MB)
[05/31 13:55:09    240s] #Regenerating Ggrids automatically.
[05/31 13:55:09    240s] #Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
[05/31 13:55:09    240s] #Using automatically generated G-grids.
[05/31 13:55:10    241s] #Done routing data preparation.
[05/31 13:55:10    241s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 4183.55 (MB), peak = 4263.49 (MB)
[05/31 13:55:10    241s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 13:55:10    241s] #Start instance access analysis using 1 thread...
[05/31 13:55:10    241s] #Set layer M1 to be advanced pin access layer.
[05/31 13:55:10    241s] ### Time Record (Instance Pin Access) is installed.
[05/31 13:55:10    241s] #0 instance pins are hard to access
[05/31 13:55:10    241s] #Instance access analysis statistics:
[05/31 13:55:10    241s] #Cpu time = 00:00:00
[05/31 13:55:10    241s] #Elapsed time = 00:00:00
[05/31 13:55:10    241s] #Increased memory = 0.00 (MB)
[05/31 13:55:10    241s] #Total memory = 4183.55 (MB)
[05/31 13:55:10    241s] #Peak memory = 4387.34 (MB)
[05/31 13:55:10    241s] ### Time Record (Instance Pin Access) is uninstalled.
[05/31 13:55:10    241s] #Found 0 nets for post-route si or timing fixing.
[05/31 13:55:10    241s] #
[05/31 13:55:10    241s] #Finished routing data preparation on Sat May 31 13:55:10 2025
[05/31 13:55:10    241s] #
[05/31 13:55:10    241s] #Cpu time = 00:00:02
[05/31 13:55:10    241s] #Elapsed time = 00:00:02
[05/31 13:55:10    241s] #Increased memory = 8.36 (MB)
[05/31 13:55:10    241s] #Total memory = 4183.55 (MB)
[05/31 13:55:10    241s] #Peak memory = 4387.34 (MB)
[05/31 13:55:10    241s] #
[05/31 13:55:10    241s] ### Time Record (Data Preparation) is uninstalled.
[05/31 13:55:10    241s] ### Time Record (Global Routing) is installed.
[05/31 13:55:10    241s] #
[05/31 13:55:10    241s] #Start global routing on Sat May 31 13:55:10 2025
[05/31 13:55:10    241s] #
[05/31 13:55:10    241s] #
[05/31 13:55:10    241s] #Start global routing initialization on Sat May 31 13:55:10 2025
[05/31 13:55:10    241s] #
[05/31 13:55:10    241s] #Number of eco nets is 37
[05/31 13:55:10    241s] #
[05/31 13:55:10    241s] #Start global routing data preparation on Sat May 31 13:55:10 2025
[05/31 13:55:10    241s] #
[05/31 13:55:10    241s] ### build_merged_routing_blockage_rect_list starts on Sat May 31 13:55:10 2025 with memory = 4183.55 (MB), peak = 4387.34 (MB)
[05/31 13:55:10    241s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.3 GB
[05/31 13:55:10    241s] #Start routing resource analysis on Sat May 31 13:55:10 2025
[05/31 13:55:10    241s] #
[05/31 13:55:10    241s] ### init_is_bin_blocked starts on Sat May 31 13:55:10 2025 with memory = 4183.55 (MB), peak = 4387.34 (MB)
[05/31 13:55:10    241s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.3 GB
[05/31 13:55:10    241s] ### PDHT_Row_Thread::compute_flow_cap starts on Sat May 31 13:55:10 2025 with memory = 4183.55 (MB), peak = 4387.34 (MB)
[05/31 13:55:10    241s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.3 GB
[05/31 13:55:10    241s] ### adjust_flow_cap starts on Sat May 31 13:55:10 2025 with memory = 4183.55 (MB), peak = 4387.34 (MB)
[05/31 13:55:10    241s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.3 GB
[05/31 13:55:10    241s] ### adjust_flow_per_partial_route_obs starts on Sat May 31 13:55:10 2025 with memory = 4183.55 (MB), peak = 4387.34 (MB)
[05/31 13:55:10    241s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.3 GB
[05/31 13:55:10    241s] ### set_via_blocked starts on Sat May 31 13:55:10 2025 with memory = 4183.55 (MB), peak = 4387.34 (MB)
[05/31 13:55:10    241s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.3 GB
[05/31 13:55:10    241s] ### copy_flow starts on Sat May 31 13:55:10 2025 with memory = 4183.55 (MB), peak = 4387.34 (MB)
[05/31 13:55:10    241s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.3 GB
[05/31 13:55:10    241s] #Routing resource analysis is done on Sat May 31 13:55:10 2025
[05/31 13:55:10    241s] #
[05/31 13:55:10    241s] ### report_flow_cap starts on Sat May 31 13:55:10 2025 with memory = 4183.55 (MB), peak = 4387.34 (MB)
[05/31 13:55:10    241s] #  Resource Analysis:
[05/31 13:55:10    241s] #
[05/31 13:55:10    241s] #               Routing  #Avail      #Track     #Total     %Gcell
[05/31 13:55:10    241s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[05/31 13:55:10    241s] #  --------------------------------------------------------------
[05/31 13:55:10    241s] #  M1             V          16          45          25    60.00%
[05/31 13:55:10    241s] #  M2             H          40          45          25     0.00%
[05/31 13:55:10    241s] #  C1             V          51          28          25     8.00%
[05/31 13:55:10    241s] #  C2             H          70           6          25     0.00%
[05/31 13:55:10    241s] #  C3             V          77           2          25     0.00%
[05/31 13:55:10    241s] #  C4             H          76           0          25     0.00%
[05/31 13:55:10    241s] #  C5             V          79           0          25     0.00%
[05/31 13:55:10    241s] #  JA             H           7           0          25     0.00%
[05/31 13:55:10    241s] #  QA             V           2           0          25    60.00%
[05/31 13:55:10    241s] #  QB             H           2           0          25    60.00%
[05/31 13:55:10    241s] #  LB             V           1           0          25    80.00%
[05/31 13:55:10    241s] #  --------------------------------------------------------------
[05/31 13:55:10    241s] #  Total                    421      15.64%         275    24.36%
[05/31 13:55:10    241s] #
[05/31 13:55:10    241s] #
[05/31 13:55:10    241s] #
[05/31 13:55:10    241s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.3 GB
[05/31 13:55:10    241s] ### analyze_m2_tracks starts on Sat May 31 13:55:10 2025 with memory = 4183.55 (MB), peak = 4387.34 (MB)
[05/31 13:55:10    241s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.3 GB
[05/31 13:55:10    241s] ### report_initial_resource starts on Sat May 31 13:55:10 2025 with memory = 4183.55 (MB), peak = 4387.34 (MB)
[05/31 13:55:10    241s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.3 GB
[05/31 13:55:10    241s] ### mark_pg_pins_accessibility starts on Sat May 31 13:55:10 2025 with memory = 4183.55 (MB), peak = 4387.34 (MB)
[05/31 13:55:10    241s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.3 GB
[05/31 13:55:10    241s] ### set_net_region starts on Sat May 31 13:55:10 2025 with memory = 4183.55 (MB), peak = 4387.34 (MB)
[05/31 13:55:10    241s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.3 GB
[05/31 13:55:10    241s] #
[05/31 13:55:10    241s] #Global routing data preparation is done on Sat May 31 13:55:10 2025
[05/31 13:55:10    241s] #
[05/31 13:55:10    241s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4183.55 (MB), peak = 4387.34 (MB)
[05/31 13:55:10    241s] #
[05/31 13:55:10    241s] ### prepare_level starts on Sat May 31 13:55:10 2025 with memory = 4183.55 (MB), peak = 4387.34 (MB)
[05/31 13:55:10    241s] ### init level 1 starts on Sat May 31 13:55:10 2025 with memory = 4183.55 (MB), peak = 4387.34 (MB)
[05/31 13:55:10    241s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.3 GB
[05/31 13:55:10    241s] ### Level 1 hgrid = 5 X 5
[05/31 13:55:10    241s] ### prepare_level_flow starts on Sat May 31 13:55:10 2025 with memory = 4183.55 (MB), peak = 4387.34 (MB)
[05/31 13:55:10    241s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.3 GB
[05/31 13:55:10    241s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.3 GB
[05/31 13:55:10    241s] #
[05/31 13:55:10    241s] #Global routing initialization is done on Sat May 31 13:55:10 2025
[05/31 13:55:10    241s] #
[05/31 13:55:10    241s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4183.55 (MB), peak = 4387.34 (MB)
[05/31 13:55:10    241s] #
[05/31 13:55:10    241s] #start global routing iteration 1...
[05/31 13:55:10    241s] ### init_flow_edge starts on Sat May 31 13:55:10 2025 with memory = 4183.55 (MB), peak = 4387.34 (MB)
[05/31 13:55:10    241s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.3 GB
[05/31 13:55:10    241s] ### routing at level 1 (topmost level) iter 0
[05/31 13:55:10    241s] ### measure_qor starts on Sat May 31 13:55:10 2025 with memory = 4183.93 (MB), peak = 4387.34 (MB)
[05/31 13:55:10    241s] ### measure_congestion starts on Sat May 31 13:55:10 2025 with memory = 4183.93 (MB), peak = 4387.34 (MB)
[05/31 13:55:10    241s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.3 GB
[05/31 13:55:10    241s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.3 GB
[05/31 13:55:10    241s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4183.93 (MB), peak = 4387.34 (MB)
[05/31 13:55:10    241s] #
[05/31 13:55:10    241s] #start global routing iteration 2...
[05/31 13:55:10    241s] ### routing at level 1 (topmost level) iter 1
[05/31 13:55:10    241s] ### measure_qor starts on Sat May 31 13:55:10 2025 with memory = 4183.93 (MB), peak = 4387.34 (MB)
[05/31 13:55:10    241s] ### measure_congestion starts on Sat May 31 13:55:10 2025 with memory = 4183.93 (MB), peak = 4387.34 (MB)
[05/31 13:55:10    241s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.3 GB
[05/31 13:55:10    241s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.3 GB
[05/31 13:55:10    241s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4183.93 (MB), peak = 4387.34 (MB)
[05/31 13:55:10    241s] #
[05/31 13:55:10    241s] ### route_end starts on Sat May 31 13:55:10 2025 with memory = 4183.93 (MB), peak = 4387.34 (MB)
[05/31 13:55:10    241s] #
[05/31 13:55:10    241s] #Total number of trivial nets (e.g. < 2 pins) = 4 (skipped).
[05/31 13:55:10    241s] #Total number of routable nets = 80.
[05/31 13:55:10    241s] #Total number of nets in the design = 84.
[05/31 13:55:10    241s] #
[05/31 13:55:10    241s] #80 routable nets have routed wires.
[05/31 13:55:10    241s] #
[05/31 13:55:10    241s] #Routed nets constraints summary:
[05/31 13:55:10    241s] #-----------------------------
[05/31 13:55:10    241s] #        Rules   Unconstrained  
[05/31 13:55:10    241s] #-----------------------------
[05/31 13:55:10    241s] #      Default              70  
[05/31 13:55:10    241s] #-----------------------------
[05/31 13:55:10    241s] #        Total              70  
[05/31 13:55:10    241s] #-----------------------------
[05/31 13:55:10    241s] #
[05/31 13:55:10    241s] #Routing constraints summary of the whole design:
[05/31 13:55:10    241s] #-----------------------------
[05/31 13:55:10    241s] #        Rules   Unconstrained  
[05/31 13:55:10    241s] #-----------------------------
[05/31 13:55:10    241s] #      Default              80  
[05/31 13:55:10    241s] #-----------------------------
[05/31 13:55:10    241s] #        Total              80  
[05/31 13:55:10    241s] #-----------------------------
[05/31 13:55:10    241s] #
[05/31 13:55:10    241s] ### adjust_flow_per_partial_route_obs starts on Sat May 31 13:55:10 2025 with memory = 4183.93 (MB), peak = 4387.34 (MB)
[05/31 13:55:10    241s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.3 GB
[05/31 13:55:10    241s] ### cal_base_flow starts on Sat May 31 13:55:10 2025 with memory = 4183.93 (MB), peak = 4387.34 (MB)
[05/31 13:55:10    241s] ### init_flow_edge starts on Sat May 31 13:55:10 2025 with memory = 4183.93 (MB), peak = 4387.34 (MB)
[05/31 13:55:10    241s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.3 GB
[05/31 13:55:10    241s] ### cal_flow starts on Sat May 31 13:55:10 2025 with memory = 4183.93 (MB), peak = 4387.34 (MB)
[05/31 13:55:10    241s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.3 GB
[05/31 13:55:10    241s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.3 GB
[05/31 13:55:10    241s] ### report_overcon starts on Sat May 31 13:55:10 2025 with memory = 4183.93 (MB), peak = 4387.34 (MB)
[05/31 13:55:10    241s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 13:55:10    241s] #
[05/31 13:55:10    241s] #  Congestion Analysis: (blocked Gcells are excluded)
[05/31 13:55:10    241s] #
[05/31 13:55:10    241s] #                 OverCon          
[05/31 13:55:10    241s] #                  #Gcell    %Gcell
[05/31 13:55:10    241s] #     Layer           (1)   OverCon  Flow/Cap
[05/31 13:55:10    241s] #  ----------------------------------------------
[05/31 13:55:10    241s] #  M1            0(0.00%)   (0.00%)     0.69  
[05/31 13:55:10    241s] #  M2            3(12.0%)   (12.0%)     0.68  
[05/31 13:55:10    241s] #  C1            4(16.0%)   (16.0%)     0.51  
[05/31 13:55:10    241s] #  C2            0(0.00%)   (0.00%)     0.22  
[05/31 13:55:10    241s] #  C3            0(0.00%)   (0.00%)     0.05  
[05/31 13:55:10    241s] #  C4            0(0.00%)   (0.00%)     0.00  
[05/31 13:55:10    241s] #  C5            0(0.00%)   (0.00%)     0.00  
[05/31 13:55:10    241s] #  JA            0(0.00%)   (0.00%)     0.00  
[05/31 13:55:10    241s] #  QA            0(0.00%)   (0.00%)     0.00  
[05/31 13:55:10    241s] #  QB            0(0.00%)   (0.00%)     0.00  
[05/31 13:55:10    241s] #  LB            0(0.00%)   (0.00%)     0.00  
[05/31 13:55:10    241s] #  ----------------------------------------------
[05/31 13:55:10    241s] #     Total      7(3.24%)   (3.24%)
[05/31 13:55:10    241s] #
[05/31 13:55:10    241s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[05/31 13:55:10    241s] #  Overflow after GR: 1.39% H + 1.85% V
[05/31 13:55:10    241s] #
[05/31 13:55:10    241s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.3 GB
[05/31 13:55:10    241s] ### cal_base_flow starts on Sat May 31 13:55:10 2025 with memory = 4183.93 (MB), peak = 4387.34 (MB)
[05/31 13:55:10    241s] ### init_flow_edge starts on Sat May 31 13:55:10 2025 with memory = 4183.93 (MB), peak = 4387.34 (MB)
[05/31 13:55:10    241s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.3 GB
[05/31 13:55:10    241s] ### cal_flow starts on Sat May 31 13:55:10 2025 with memory = 4183.93 (MB), peak = 4387.34 (MB)
[05/31 13:55:10    241s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.3 GB
[05/31 13:55:10    241s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.3 GB
[05/31 13:55:10    241s] ### generate_cong_map_content starts on Sat May 31 13:55:10 2025 with memory = 4183.93 (MB), peak = 4387.34 (MB)
[05/31 13:55:10    241s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.3 GB
[05/31 13:55:10    241s] ### update starts on Sat May 31 13:55:10 2025 with memory = 4183.93 (MB), peak = 4387.34 (MB)
[05/31 13:55:10    241s] #Complete Global Routing.
[05/31 13:55:10    241s] #Total wire length = 236 um.
[05/31 13:55:10    241s] #Total half perimeter of net bounding box = 249 um.
[05/31 13:55:10    241s] #Total wire length on LAYER M1 = 14 um.
[05/31 13:55:10    241s] #Total wire length on LAYER M2 = 87 um.
[05/31 13:55:10    241s] #Total wire length on LAYER C1 = 58 um.
[05/31 13:55:10    241s] #Total wire length on LAYER C2 = 58 um.
[05/31 13:55:10    241s] #Total wire length on LAYER C3 = 19 um.
[05/31 13:55:10    241s] #Total wire length on LAYER C4 = 0 um.
[05/31 13:55:10    241s] #Total wire length on LAYER C5 = 0 um.
[05/31 13:55:10    241s] #Total wire length on LAYER JA = 0 um.
[05/31 13:55:10    241s] #Total wire length on LAYER QA = 0 um.
[05/31 13:55:10    241s] #Total wire length on LAYER QB = 0 um.
[05/31 13:55:10    241s] #Total wire length on LAYER LB = 0 um.
[05/31 13:55:10    241s] #Total number of vias = 229
[05/31 13:55:10    241s] #Total number of multi-cut vias = 64 ( 27.9%)
[05/31 13:55:10    241s] #Total number of single cut vias = 165 ( 72.1%)
[05/31 13:55:10    241s] #Up-Via Summary (total 229):
[05/31 13:55:10    241s] #                   single-cut          multi-cut      Total
[05/31 13:55:10    241s] #-----------------------------------------------------------
[05/31 13:55:10    241s] # M1                52 ( 98.1%)         1 (  1.9%)         53
[05/31 13:55:10    241s] # M2                69 ( 70.4%)        29 ( 29.6%)         98
[05/31 13:55:10    241s] # C1                38 ( 63.3%)        22 ( 36.7%)         60
[05/31 13:55:10    241s] # C2                 6 ( 33.3%)        12 ( 66.7%)         18
[05/31 13:55:10    241s] #-----------------------------------------------------------
[05/31 13:55:10    241s] #                  165 ( 72.1%)        64 ( 27.9%)        229 
[05/31 13:55:10    241s] #
[05/31 13:55:10    241s] ### update cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.3 GB
[05/31 13:55:10    241s] ### report_overcon starts on Sat May 31 13:55:10 2025 with memory = 4183.93 (MB), peak = 4387.34 (MB)
[05/31 13:55:10    241s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.3 GB
[05/31 13:55:10    241s] ### report_overcon starts on Sat May 31 13:55:10 2025 with memory = 4183.93 (MB), peak = 4387.34 (MB)
[05/31 13:55:10    241s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 13:55:10    241s] #Max overcon = 1 tracks.
[05/31 13:55:10    241s] #Total overcon = 3.24%.
[05/31 13:55:10    241s] #Worst layer Gcell overcon rate = 0.00%.
[05/31 13:55:10    241s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.3 GB
[05/31 13:55:10    241s] ### route_end cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.3 GB
[05/31 13:55:10    241s] ### global_route design signature (134): route=1792247936 net_attr=226736422
[05/31 13:55:10    241s] #
[05/31 13:55:10    241s] #Global routing statistics:
[05/31 13:55:10    241s] #Cpu time = 00:00:00
[05/31 13:55:10    241s] #Elapsed time = 00:00:00
[05/31 13:55:10    241s] #Increased memory = 0.38 (MB)
[05/31 13:55:10    241s] #Total memory = 4183.93 (MB)
[05/31 13:55:10    241s] #Peak memory = 4387.34 (MB)
[05/31 13:55:10    241s] #
[05/31 13:55:10    241s] #Finished global routing on Sat May 31 13:55:10 2025
[05/31 13:55:10    241s] #
[05/31 13:55:10    241s] #
[05/31 13:55:10    241s] ### Time Record (Global Routing) is uninstalled.
[05/31 13:55:10    241s] ### Time Record (Data Preparation) is installed.
[05/31 13:55:10    241s] ### Time Record (Data Preparation) is uninstalled.
[05/31 13:55:10    241s] ### track-assign external-init starts on Sat May 31 13:55:10 2025 with memory = 4183.93 (MB), peak = 4387.34 (MB)
[05/31 13:55:10    241s] ### Time Record (Track Assignment) is installed.
[05/31 13:55:10    241s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 13:55:10    241s] ### Time Record (Data Preparation) is installed.
[05/31 13:55:10    241s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 13:55:10    241s] ### Time Record (Data Preparation) is uninstalled.
[05/31 13:55:10    241s] ### Time Record (Track Assignment) is uninstalled.
[05/31 13:55:10    241s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.3 GB
[05/31 13:55:10    241s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4183.93 (MB), peak = 4387.34 (MB)
[05/31 13:55:10    241s] ### track-assign engine-init starts on Sat May 31 13:55:10 2025 with memory = 4183.93 (MB), peak = 4387.34 (MB)
[05/31 13:55:10    241s] ### Time Record (Track Assignment) is installed.
[05/31 13:55:10    241s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 13:55:10    241s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.3 GB
[05/31 13:55:10    241s] ### track-assign core-engine starts on Sat May 31 13:55:10 2025 with memory = 4183.94 (MB), peak = 4387.34 (MB)
[05/31 13:55:10    241s] #Start Track Assignment.
[05/31 13:55:10    241s] #Done with 57 horizontal wires in 1 hboxes and 32 vertical wires in 1 hboxes.
[05/31 13:55:10    241s] #Done with 4 horizontal wires in 1 hboxes and 4 vertical wires in 1 hboxes.
[05/31 13:55:10    241s] #Complete Track Assignment.
[05/31 13:55:10    241s] #Total wire length = 220 um.
[05/31 13:55:10    241s] #Total half perimeter of net bounding box = 249 um.
[05/31 13:55:10    241s] #Total wire length on LAYER M1 = 12 um.
[05/31 13:55:10    241s] #Total wire length on LAYER M2 = 81 um.
[05/31 13:55:10    241s] #Total wire length on LAYER C1 = 52 um.
[05/31 13:55:10    241s] #Total wire length on LAYER C2 = 57 um.
[05/31 13:55:10    241s] #Total wire length on LAYER C3 = 19 um.
[05/31 13:55:10    241s] #Total wire length on LAYER C4 = 0 um.
[05/31 13:55:10    241s] #Total wire length on LAYER C5 = 0 um.
[05/31 13:55:10    241s] #Total wire length on LAYER JA = 0 um.
[05/31 13:55:10    241s] #Total wire length on LAYER QA = 0 um.
[05/31 13:55:10    241s] #Total wire length on LAYER QB = 0 um.
[05/31 13:55:10    241s] #Total wire length on LAYER LB = 0 um.
[05/31 13:55:10    241s] #Total number of vias = 229
[05/31 13:55:10    241s] #Total number of multi-cut vias = 64 ( 27.9%)
[05/31 13:55:10    241s] #Total number of single cut vias = 165 ( 72.1%)
[05/31 13:55:10    241s] #Up-Via Summary (total 229):
[05/31 13:55:10    241s] #                   single-cut          multi-cut      Total
[05/31 13:55:10    241s] #-----------------------------------------------------------
[05/31 13:55:10    241s] # M1                52 ( 98.1%)         1 (  1.9%)         53
[05/31 13:55:10    241s] # M2                69 ( 70.4%)        29 ( 29.6%)         98
[05/31 13:55:10    241s] # C1                38 ( 63.3%)        22 ( 36.7%)         60
[05/31 13:55:10    241s] # C2                 6 ( 33.3%)        12 ( 66.7%)         18
[05/31 13:55:10    241s] #-----------------------------------------------------------
[05/31 13:55:10    241s] #                  165 ( 72.1%)        64 ( 27.9%)        229 
[05/31 13:55:10    241s] #
[05/31 13:55:10    241s] ### track_assign design signature (137): route=1472344465
[05/31 13:55:10    241s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.3 GB
[05/31 13:55:10    241s] ### Time Record (Track Assignment) is uninstalled.
[05/31 13:55:10    241s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4183.94 (MB), peak = 4387.34 (MB)
[05/31 13:55:10    241s] #
[05/31 13:55:10    241s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[05/31 13:55:10    241s] #Cpu time = 00:00:02
[05/31 13:55:10    241s] #Elapsed time = 00:00:02
[05/31 13:55:10    241s] #Increased memory = 8.74 (MB)
[05/31 13:55:10    241s] #Total memory = 4183.94 (MB)
[05/31 13:55:10    241s] #Peak memory = 4387.34 (MB)
[05/31 13:55:10    241s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 13:55:10    241s] ### Time Record (Detail Routing) is installed.
[05/31 13:55:10    241s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 13:55:10    241s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 13:55:10    241s] ### Time Record (Data Preparation) is installed.
[05/31 13:55:10    241s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 13:55:10    241s] ### Time Record (Data Preparation) is uninstalled.
[05/31 13:55:10    241s] ### drc_pitch = 21000 (10.50000 um) drc_range = 12900 ( 6.45000 um) route_pitch = 19800 ( 9.90000 um) patch_pitch = 9068 ( 4.53400 um) top_route_layer = 11 top_pin_layer = 11
[05/31 13:55:10    241s] #
[05/31 13:55:10    241s] #Start Detail Routing..
[05/31 13:55:10    241s] #start initial detail routing ...
[05/31 13:55:10    241s] ### Design has 0 dirty nets, 358 dirty-areas)
[05/31 13:55:10    242s] # ECO: 0.00% of the total area was rechecked for DRC, and 100.00% required routing.
[05/31 13:55:10    242s] #   number of violations = 14
[05/31 13:55:10    242s] #
[05/31 13:55:10    242s] #  By Layer and Type:
[05/31 13:55:10    242s] #
[05/31 13:55:10    242s] #---------+------+-------+------+-----+-------+----+-------+
[05/31 13:55:10    242s] #  -      | Short| ColChg| Color| Loop| CutSpc| Enc| Totals|
[05/31 13:55:10    242s] #---------+------+-------+------+-----+-------+----+-------+
[05/31 13:55:10    242s] #  M1     |     2|      0|     1|    0|      1|   0|      4|
[05/31 13:55:10    242s] #  M2     |     4|      2|     0|    2|      0|   2|     10|
[05/31 13:55:10    242s] #  Totals |     6|      2|     1|    2|      1|   2|     14|
[05/31 13:55:10    242s] #---------+------+-------+------+-----+-------+----+-------+
[05/31 13:55:10    242s] #
[05/31 13:55:10    242s] #44 out of 54 instances (81.5%) need to be verified(marked ipoed), dirty area = 30.3%.
[05/31 13:55:10    242s] #0.00% of the total area is being checked for drcs
[05/31 13:55:10    242s] #0.0% of the total area was checked
[05/31 13:55:11    242s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 100.00%
[05/31 13:55:11    242s] #   number of violations = 14
[05/31 13:55:11    242s] #
[05/31 13:55:11    242s] #  By Layer and Type:
[05/31 13:55:11    242s] #
[05/31 13:55:11    242s] #---------+------+-------+------+-----+-------+----+-------+
[05/31 13:55:11    242s] #  -      | Short| ColChg| Color| Loop| CutSpc| Enc| Totals|
[05/31 13:55:11    242s] #---------+------+-------+------+-----+-------+----+-------+
[05/31 13:55:11    242s] #  M1     |     2|      0|     1|    0|      1|   0|      4|
[05/31 13:55:11    242s] #  M2     |     4|      2|     0|    2|      0|   2|     10|
[05/31 13:55:11    242s] #  Totals |     6|      2|     1|    2|      1|   2|     14|
[05/31 13:55:11    242s] #---------+------+-------+------+-----+-------+----+-------+
[05/31 13:55:11    242s] #
[05/31 13:55:11    242s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4184.26 (MB), peak = 4387.34 (MB)
[05/31 13:55:11    242s] #start 1st optimization iteration ...
[05/31 13:55:11    242s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 100.00%
[05/31 13:55:11    242s] #   number of violations = 1
[05/31 13:55:11    242s] #
[05/31 13:55:11    242s] #  By Layer and Type:
[05/31 13:55:11    242s] #
[05/31 13:55:11    242s] #---------+------+-------+
[05/31 13:55:11    242s] #  -      | Short| Totals|
[05/31 13:55:11    242s] #---------+------+-------+
[05/31 13:55:11    242s] #  M1     |     1|      1|
[05/31 13:55:11    242s] #  Totals |     1|      1|
[05/31 13:55:11    242s] #---------+------+-------+
[05/31 13:55:11    242s] #
[05/31 13:55:11    242s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4183.60 (MB), peak = 4387.34 (MB)
[05/31 13:55:11    242s] #start 2nd optimization iteration ...
[05/31 13:55:11    242s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 100.00%
[05/31 13:55:11    242s] #   number of violations = 1
[05/31 13:55:11    242s] #
[05/31 13:55:11    242s] #  By Layer and Type:
[05/31 13:55:11    242s] #
[05/31 13:55:11    242s] #---------+------+-------+
[05/31 13:55:11    242s] #  -      | Short| Totals|
[05/31 13:55:11    242s] #---------+------+-------+
[05/31 13:55:11    242s] #  M1     |     1|      1|
[05/31 13:55:11    242s] #  Totals |     1|      1|
[05/31 13:55:11    242s] #---------+------+-------+
[05/31 13:55:11    242s] #
[05/31 13:55:11    242s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4183.46 (MB), peak = 4387.34 (MB)
[05/31 13:55:11    242s] #start 3rd optimization iteration ...
[05/31 13:55:11    242s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 100.00%
[05/31 13:55:11    242s] #   number of violations = 4
[05/31 13:55:11    242s] #
[05/31 13:55:11    242s] #  By Layer and Type:
[05/31 13:55:11    242s] #
[05/31 13:55:11    242s] #---------+------+------+-------+-------+-------+
[05/31 13:55:11    242s] #  -      | Notch| Short| MinStp| C2MCon| Totals|
[05/31 13:55:11    242s] #---------+------+------+-------+-------+-------+
[05/31 13:55:11    242s] #  M1     |     0|     1|      0|      1|      2|
[05/31 13:55:11    242s] #  M2     |     1|     0|      1|      0|      2|
[05/31 13:55:11    242s] #  Totals |     1|     1|      1|      1|      4|
[05/31 13:55:11    242s] #---------+------+------+-------+-------+-------+
[05/31 13:55:11    242s] #
[05/31 13:55:11    242s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4183.46 (MB), peak = 4387.34 (MB)
[05/31 13:55:11    242s] #start 4th optimization iteration ...
[05/31 13:55:11    242s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 100.00%
[05/31 13:55:11    242s] #   number of violations = 1
[05/31 13:55:11    242s] #
[05/31 13:55:11    242s] #  By Layer and Type:
[05/31 13:55:11    242s] #
[05/31 13:55:11    242s] #---------+------+-------+
[05/31 13:55:11    242s] #  -      | Short| Totals|
[05/31 13:55:11    242s] #---------+------+-------+
[05/31 13:55:11    242s] #  M1     |     1|      1|
[05/31 13:55:11    242s] #  Totals |     1|      1|
[05/31 13:55:11    242s] #---------+------+-------+
[05/31 13:55:11    242s] #
[05/31 13:55:11    242s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4183.70 (MB), peak = 4387.34 (MB)
[05/31 13:55:11    242s] #start 5th optimization iteration ...
[05/31 13:55:11    243s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 100.00%
[05/31 13:55:11    243s] #   number of violations = 4
[05/31 13:55:11    243s] #
[05/31 13:55:11    243s] #  By Layer and Type:
[05/31 13:55:11    243s] #
[05/31 13:55:11    243s] #---------+------+------+------+-------+-------+
[05/31 13:55:11    243s] #  -      | Notch| Short| Color| C2MCon| Totals|
[05/31 13:55:11    243s] #---------+------+------+------+-------+-------+
[05/31 13:55:11    243s] #  M1     |     0|     1|     0|      1|      2|
[05/31 13:55:11    243s] #  M2     |     1|     0|     1|      0|      2|
[05/31 13:55:11    243s] #  Totals |     1|     1|     1|      1|      4|
[05/31 13:55:11    243s] #---------+------+------+------+-------+-------+
[05/31 13:55:11    243s] #
[05/31 13:55:11    243s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4183.04 (MB), peak = 4387.34 (MB)
[05/31 13:55:11    243s] #start 6th optimization iteration ...
[05/31 13:55:12    243s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 100.00%
[05/31 13:55:12    243s] #   number of violations = 2
[05/31 13:55:12    243s] #
[05/31 13:55:12    243s] #  By Layer and Type:
[05/31 13:55:12    243s] #
[05/31 13:55:12    243s] #---------+------+-------+-------+
[05/31 13:55:12    243s] #  -      | Short| C2MCon| Totals|
[05/31 13:55:12    243s] #---------+------+-------+-------+
[05/31 13:55:12    243s] #  M1     |     1|      1|      2|
[05/31 13:55:12    243s] #  Totals |     1|      1|      2|
[05/31 13:55:12    243s] #---------+------+-------+-------+
[05/31 13:55:12    243s] #
[05/31 13:55:12    243s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4183.20 (MB), peak = 4387.34 (MB)
[05/31 13:55:12    243s] #start 7th optimization iteration ...
[05/31 13:55:12    243s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 100.00%
[05/31 13:55:12    243s] #   number of violations = 4
[05/31 13:55:12    243s] #
[05/31 13:55:12    243s] #  By Layer and Type:
[05/31 13:55:12    243s] #
[05/31 13:55:12    243s] #---------+------+------+------+-------+-------+
[05/31 13:55:12    243s] #  -      | Notch| Short| Color| C2MCon| Totals|
[05/31 13:55:12    243s] #---------+------+------+------+-------+-------+
[05/31 13:55:12    243s] #  M1     |     0|     1|     0|      1|      2|
[05/31 13:55:12    243s] #  M2     |     1|     0|     1|      0|      2|
[05/31 13:55:12    243s] #  Totals |     1|     1|     1|      1|      4|
[05/31 13:55:12    243s] #---------+------+------+------+-------+-------+
[05/31 13:55:12    243s] #
[05/31 13:55:12    243s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4183.23 (MB), peak = 4387.34 (MB)
[05/31 13:55:12    243s] #start 8th optimization iteration ...
[05/31 13:55:12    243s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 100.00%
[05/31 13:55:12    243s] #   number of violations = 3
[05/31 13:55:12    243s] #
[05/31 13:55:12    243s] #  By Layer and Type:
[05/31 13:55:12    243s] #
[05/31 13:55:12    243s] #---------+------+------+-------+-------+
[05/31 13:55:12    243s] #  -      | Short| Color| EOLCol| Totals|
[05/31 13:55:12    243s] #---------+------+------+-------+-------+
[05/31 13:55:12    243s] #  M1     |     1|     0|      0|      1|
[05/31 13:55:12    243s] #  M2     |     0|     1|      1|      2|
[05/31 13:55:12    243s] #  Totals |     1|     1|      1|      3|
[05/31 13:55:12    243s] #---------+------+------+-------+-------+
[05/31 13:55:12    243s] #
[05/31 13:55:12    243s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4183.07 (MB), peak = 4387.34 (MB)
[05/31 13:55:12    243s] #start 9th optimization iteration ...
[05/31 13:55:12    243s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 100.00%
[05/31 13:55:12    243s] #   number of violations = 2
[05/31 13:55:12    243s] #
[05/31 13:55:12    243s] #  By Layer and Type:
[05/31 13:55:12    243s] #
[05/31 13:55:12    243s] #---------+------+-------+-------+
[05/31 13:55:12    243s] #  -      | Short| C2MCon| Totals|
[05/31 13:55:12    243s] #---------+------+-------+-------+
[05/31 13:55:12    243s] #  M1     |     1|      1|      2|
[05/31 13:55:12    243s] #  Totals |     1|      1|      2|
[05/31 13:55:12    243s] #---------+------+-------+-------+
[05/31 13:55:12    243s] #
[05/31 13:55:12    243s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4183.27 (MB), peak = 4387.34 (MB)
[05/31 13:55:12    243s] #start 10th optimization iteration ...
[05/31 13:55:12    243s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 100.00%
[05/31 13:55:12    243s] #   number of violations = 2
[05/31 13:55:12    243s] #
[05/31 13:55:12    243s] #  By Layer and Type:
[05/31 13:55:12    243s] #
[05/31 13:55:12    243s] #---------+------+-------+-------+
[05/31 13:55:12    243s] #  -      | Short| C2MCon| Totals|
[05/31 13:55:12    243s] #---------+------+-------+-------+
[05/31 13:55:12    243s] #  M1     |     1|      1|      2|
[05/31 13:55:12    243s] #  Totals |     1|      1|      2|
[05/31 13:55:12    243s] #---------+------+-------+-------+
[05/31 13:55:12    243s] #
[05/31 13:55:12    243s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4183.37 (MB), peak = 4387.34 (MB)
[05/31 13:55:12    243s] #start 11th optimization iteration ...
[05/31 13:55:12    244s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 100.00%
[05/31 13:55:12    244s] #   number of violations = 1
[05/31 13:55:12    244s] #
[05/31 13:55:12    244s] #  By Layer and Type:
[05/31 13:55:12    244s] #
[05/31 13:55:12    244s] #---------+------+-------+
[05/31 13:55:12    244s] #  -      | Short| Totals|
[05/31 13:55:12    244s] #---------+------+-------+
[05/31 13:55:12    244s] #  M1     |     1|      1|
[05/31 13:55:12    244s] #  Totals |     1|      1|
[05/31 13:55:12    244s] #---------+------+-------+
[05/31 13:55:12    244s] #
[05/31 13:55:12    244s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4183.14 (MB), peak = 4387.34 (MB)
[05/31 13:55:12    244s] #start 12th optimization iteration ...
[05/31 13:55:13    244s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 100.00%
[05/31 13:55:13    244s] #   number of violations = 4
[05/31 13:55:13    244s] #
[05/31 13:55:13    244s] #  By Layer and Type:
[05/31 13:55:13    244s] #
[05/31 13:55:13    244s] #---------+------+------+------+-------+-------+
[05/31 13:55:13    244s] #  -      | Notch| Short| Color| C2MCon| Totals|
[05/31 13:55:13    244s] #---------+------+------+------+-------+-------+
[05/31 13:55:13    244s] #  M1     |     0|     1|     0|      1|      2|
[05/31 13:55:13    244s] #  M2     |     1|     0|     1|      0|      2|
[05/31 13:55:13    244s] #  Totals |     1|     1|     1|      1|      4|
[05/31 13:55:13    244s] #---------+------+------+------+-------+-------+
[05/31 13:55:13    244s] #
[05/31 13:55:13    244s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4183.29 (MB), peak = 4387.34 (MB)
[05/31 13:55:13    244s] #start 13th optimization iteration ...
[05/31 13:55:13    244s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 100.00%
[05/31 13:55:13    244s] #   number of violations = 2
[05/31 13:55:13    244s] #
[05/31 13:55:13    244s] #  By Layer and Type:
[05/31 13:55:13    244s] #
[05/31 13:55:13    244s] #---------+------+----+-------+
[05/31 13:55:13    244s] #  -      | Short| Enc| Totals|
[05/31 13:55:13    244s] #---------+------+----+-------+
[05/31 13:55:13    244s] #  M1     |     1|   0|      1|
[05/31 13:55:13    244s] #  M2     |     0|   1|      1|
[05/31 13:55:13    244s] #  Totals |     1|   1|      2|
[05/31 13:55:13    244s] #---------+------+----+-------+
[05/31 13:55:13    244s] #
[05/31 13:55:13    244s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4183.23 (MB), peak = 4387.34 (MB)
[05/31 13:55:13    244s] #start 14th optimization iteration ...
[05/31 13:55:13    244s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 100.00%
[05/31 13:55:13    244s] #   number of violations = 3
[05/31 13:55:13    244s] #
[05/31 13:55:13    244s] #  By Layer and Type:
[05/31 13:55:13    244s] #
[05/31 13:55:13    244s] #---------+------+-------+-------+
[05/31 13:55:13    244s] #  -      | Short| C2MCon| Totals|
[05/31 13:55:13    244s] #---------+------+-------+-------+
[05/31 13:55:13    244s] #  M1     |     1|      2|      3|
[05/31 13:55:13    244s] #  Totals |     1|      2|      3|
[05/31 13:55:13    244s] #---------+------+-------+-------+
[05/31 13:55:13    244s] #
[05/31 13:55:13    244s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4183.30 (MB), peak = 4387.34 (MB)
[05/31 13:55:13    244s] #start 15th optimization iteration ...
[05/31 13:55:13    244s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 100.00%
[05/31 13:55:13    244s] #   number of violations = 1
[05/31 13:55:13    244s] #
[05/31 13:55:13    244s] #  By Layer and Type:
[05/31 13:55:13    244s] #
[05/31 13:55:13    244s] #---------+------+-------+
[05/31 13:55:13    244s] #  -      | Short| Totals|
[05/31 13:55:13    244s] #---------+------+-------+
[05/31 13:55:13    244s] #  M1     |     1|      1|
[05/31 13:55:13    244s] #  Totals |     1|      1|
[05/31 13:55:13    244s] #---------+------+-------+
[05/31 13:55:13    244s] #
[05/31 13:55:13    244s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4183.06 (MB), peak = 4387.34 (MB)
[05/31 13:55:13    244s] #start 16th optimization iteration ...
[05/31 13:55:13    244s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 100.00%
[05/31 13:55:13    244s] #   number of violations = 1
[05/31 13:55:13    244s] #
[05/31 13:55:13    244s] #  By Layer and Type:
[05/31 13:55:13    244s] #
[05/31 13:55:13    244s] #---------+------+-------+
[05/31 13:55:13    244s] #  -      | Short| Totals|
[05/31 13:55:13    244s] #---------+------+-------+
[05/31 13:55:13    244s] #  M1     |     1|      1|
[05/31 13:55:13    244s] #  Totals |     1|      1|
[05/31 13:55:13    244s] #---------+------+-------+
[05/31 13:55:13    244s] #
[05/31 13:55:13    244s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4183.43 (MB), peak = 4387.34 (MB)
[05/31 13:55:13    244s] #start 17th optimization iteration ...
[05/31 13:55:13    245s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 100.00%
[05/31 13:55:13    245s] #   number of violations = 4
[05/31 13:55:13    245s] #
[05/31 13:55:13    245s] #  By Layer and Type:
[05/31 13:55:13    245s] #
[05/31 13:55:13    245s] #---------+------+------+------+-------+-------+
[05/31 13:55:13    245s] #  -      | Notch| Short| Color| C2MCon| Totals|
[05/31 13:55:13    245s] #---------+------+------+------+-------+-------+
[05/31 13:55:13    245s] #  M1     |     0|     1|     0|      1|      2|
[05/31 13:55:13    245s] #  M2     |     1|     0|     1|      0|      2|
[05/31 13:55:13    245s] #  Totals |     1|     1|     1|      1|      4|
[05/31 13:55:13    245s] #---------+------+------+------+-------+-------+
[05/31 13:55:13    245s] #
[05/31 13:55:13    245s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4183.20 (MB), peak = 4387.34 (MB)
[05/31 13:55:13    245s] #start 18th optimization iteration ...
[05/31 13:55:14    245s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 100.00%
[05/31 13:55:14    245s] #   number of violations = 1
[05/31 13:55:14    245s] #
[05/31 13:55:14    245s] #  By Layer and Type:
[05/31 13:55:14    245s] #
[05/31 13:55:14    245s] #---------+------+-------+
[05/31 13:55:14    245s] #  -      | Short| Totals|
[05/31 13:55:14    245s] #---------+------+-------+
[05/31 13:55:14    245s] #  M1     |     1|      1|
[05/31 13:55:14    245s] #  Totals |     1|      1|
[05/31 13:55:14    245s] #---------+------+-------+
[05/31 13:55:14    245s] #
[05/31 13:55:14    245s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4183.11 (MB), peak = 4387.34 (MB)
[05/31 13:55:14    245s] #start 19th optimization iteration ...
[05/31 13:55:14    245s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 100.00%
[05/31 13:55:14    245s] #   number of violations = 4
[05/31 13:55:14    245s] #
[05/31 13:55:14    245s] #  By Layer and Type:
[05/31 13:55:14    245s] #
[05/31 13:55:14    245s] #---------+------+------+------+-------+-------+
[05/31 13:55:14    245s] #  -      | Notch| Short| Color| C2MCon| Totals|
[05/31 13:55:14    245s] #---------+------+------+------+-------+-------+
[05/31 13:55:14    245s] #  M1     |     0|     1|     0|      1|      2|
[05/31 13:55:14    245s] #  M2     |     1|     0|     1|      0|      2|
[05/31 13:55:14    245s] #  Totals |     1|     1|     1|      1|      4|
[05/31 13:55:14    245s] #---------+------+------+------+-------+-------+
[05/31 13:55:14    245s] #
[05/31 13:55:14    245s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4183.43 (MB), peak = 4387.34 (MB)
[05/31 13:55:14    245s] #start 20th optimization iteration ...
[05/31 13:55:14    245s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 100.00%
[05/31 13:55:14    245s] #   number of violations = 2
[05/31 13:55:14    245s] #
[05/31 13:55:14    245s] #  By Layer and Type:
[05/31 13:55:14    245s] #
[05/31 13:55:14    245s] #---------+------+-------+-------+
[05/31 13:55:14    245s] #  -      | Short| C2MCon| Totals|
[05/31 13:55:14    245s] #---------+------+-------+-------+
[05/31 13:55:14    245s] #  M1     |     1|      1|      2|
[05/31 13:55:14    245s] #  Totals |     1|      1|      2|
[05/31 13:55:14    245s] #---------+------+-------+-------+
[05/31 13:55:14    245s] #
[05/31 13:55:14    245s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4183.46 (MB), peak = 4387.34 (MB)
[05/31 13:55:14    245s] #start 21th optimization iteration ...
[05/31 13:55:14    245s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 100.00%
[05/31 13:55:14    245s] #   number of violations = 2
[05/31 13:55:14    245s] #
[05/31 13:55:14    245s] #  By Layer and Type:
[05/31 13:55:14    245s] #
[05/31 13:55:14    245s] #---------+------+----+-------+
[05/31 13:55:14    245s] #  -      | Short| Enc| Totals|
[05/31 13:55:14    245s] #---------+------+----+-------+
[05/31 13:55:14    245s] #  M1     |     1|   0|      1|
[05/31 13:55:14    245s] #  M2     |     0|   1|      1|
[05/31 13:55:14    245s] #  Totals |     1|   1|      2|
[05/31 13:55:14    245s] #---------+------+----+-------+
[05/31 13:55:14    245s] #
[05/31 13:55:14    245s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4183.23 (MB), peak = 4387.34 (MB)
[05/31 13:55:14    245s] #start 22th optimization iteration ...
[05/31 13:55:14    246s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 100.00%
[05/31 13:55:14    246s] #   number of violations = 4
[05/31 13:55:14    246s] #
[05/31 13:55:14    246s] #  By Layer and Type:
[05/31 13:55:14    246s] #
[05/31 13:55:14    246s] #---------+------+------+------+-------+-------+
[05/31 13:55:14    246s] #  -      | Notch| Short| Color| C2MCon| Totals|
[05/31 13:55:14    246s] #---------+------+------+------+-------+-------+
[05/31 13:55:14    246s] #  M1     |     0|     1|     0|      1|      2|
[05/31 13:55:14    246s] #  M2     |     1|     0|     1|      0|      2|
[05/31 13:55:14    246s] #  Totals |     1|     1|     1|      1|      4|
[05/31 13:55:14    246s] #---------+------+------+------+-------+-------+
[05/31 13:55:14    246s] #
[05/31 13:55:14    246s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4183.26 (MB), peak = 4387.34 (MB)
[05/31 13:55:14    246s] #start 23th optimization iteration ...
[05/31 13:55:15    246s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 100.00%
[05/31 13:55:15    246s] #   number of violations = 3
[05/31 13:55:15    246s] #
[05/31 13:55:15    246s] #  By Layer and Type:
[05/31 13:55:15    246s] #
[05/31 13:55:15    246s] #---------+------+------+-------+
[05/31 13:55:15    246s] #  -      | Short| Color| Totals|
[05/31 13:55:15    246s] #---------+------+------+-------+
[05/31 13:55:15    246s] #  M1     |     1|     0|      1|
[05/31 13:55:15    246s] #  M2     |     0|     2|      2|
[05/31 13:55:15    246s] #  Totals |     1|     2|      3|
[05/31 13:55:15    246s] #---------+------+------+-------+
[05/31 13:55:15    246s] #
[05/31 13:55:15    246s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4183.26 (MB), peak = 4387.34 (MB)
[05/31 13:55:15    246s] #start 24th optimization iteration ...
[05/31 13:55:15    246s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 100.00%
[05/31 13:55:15    246s] #   number of violations = 2
[05/31 13:55:15    246s] #
[05/31 13:55:15    246s] #  By Layer and Type:
[05/31 13:55:15    246s] #
[05/31 13:55:15    246s] #---------+------+-------+-------+
[05/31 13:55:15    246s] #  -      | Short| C2MCon| Totals|
[05/31 13:55:15    246s] #---------+------+-------+-------+
[05/31 13:55:15    246s] #  M1     |     1|      1|      2|
[05/31 13:55:15    246s] #  Totals |     1|      1|      2|
[05/31 13:55:15    246s] #---------+------+-------+-------+
[05/31 13:55:15    246s] #
[05/31 13:55:15    246s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4182.90 (MB), peak = 4387.34 (MB)
[05/31 13:55:15    246s] #start 25th optimization iteration ...
[05/31 13:55:15    246s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 100.00%
[05/31 13:55:15    246s] #   number of violations = 2
[05/31 13:55:15    246s] #
[05/31 13:55:15    246s] #  By Layer and Type:
[05/31 13:55:15    246s] #
[05/31 13:55:15    246s] #---------+------+-------+-------+
[05/31 13:55:15    246s] #  -      | Short| C2MCon| Totals|
[05/31 13:55:15    246s] #---------+------+-------+-------+
[05/31 13:55:15    246s] #  M1     |     1|      1|      2|
[05/31 13:55:15    246s] #  Totals |     1|      1|      2|
[05/31 13:55:15    246s] #---------+------+-------+-------+
[05/31 13:55:15    246s] #
[05/31 13:55:15    246s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4183.20 (MB), peak = 4387.34 (MB)
[05/31 13:55:15    246s] #start 26th optimization iteration ...
[05/31 13:55:15    246s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 100.00%
[05/31 13:55:15    246s] #   number of violations = 1
[05/31 13:55:15    246s] #
[05/31 13:55:15    246s] #  By Layer and Type:
[05/31 13:55:15    246s] #
[05/31 13:55:15    246s] #---------+------+-------+
[05/31 13:55:15    246s] #  -      | Short| Totals|
[05/31 13:55:15    246s] #---------+------+-------+
[05/31 13:55:15    246s] #  M1     |     1|      1|
[05/31 13:55:15    246s] #  Totals |     1|      1|
[05/31 13:55:15    246s] #---------+------+-------+
[05/31 13:55:15    246s] #
[05/31 13:55:15    246s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4183.41 (MB), peak = 4387.34 (MB)
[05/31 13:55:15    246s] #start 27th optimization iteration ...
[05/31 13:55:15    247s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 100.00%
[05/31 13:55:15    247s] #   number of violations = 4
[05/31 13:55:15    247s] #
[05/31 13:55:15    247s] #  By Layer and Type:
[05/31 13:55:15    247s] #
[05/31 13:55:15    247s] #---------+------+------+------+-------+-------+
[05/31 13:55:15    247s] #  -      | Notch| Short| Color| C2MCon| Totals|
[05/31 13:55:15    247s] #---------+------+------+------+-------+-------+
[05/31 13:55:15    247s] #  M1     |     0|     1|     0|      1|      2|
[05/31 13:55:15    247s] #  M2     |     1|     0|     1|      0|      2|
[05/31 13:55:15    247s] #  Totals |     1|     1|     1|      1|      4|
[05/31 13:55:15    247s] #---------+------+------+------+-------+-------+
[05/31 13:55:15    247s] #
[05/31 13:55:15    247s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4183.41 (MB), peak = 4387.34 (MB)
[05/31 13:55:15    247s] #start 28th optimization iteration ...
[05/31 13:55:16    247s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 100.00%
[05/31 13:55:16    247s] #   number of violations = 1
[05/31 13:55:16    247s] #
[05/31 13:55:16    247s] #  By Layer and Type:
[05/31 13:55:16    247s] #
[05/31 13:55:16    247s] #---------+------+-------+
[05/31 13:55:16    247s] #  -      | Short| Totals|
[05/31 13:55:16    247s] #---------+------+-------+
[05/31 13:55:16    247s] #  M1     |     1|      1|
[05/31 13:55:16    247s] #  Totals |     1|      1|
[05/31 13:55:16    247s] #---------+------+-------+
[05/31 13:55:16    247s] #
[05/31 13:55:16    247s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4182.98 (MB), peak = 4387.34 (MB)
[05/31 13:55:16    247s] #start 29th optimization iteration ...
[05/31 13:55:16    247s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 100.00%
[05/31 13:55:16    247s] #   number of violations = 1
[05/31 13:55:16    247s] #
[05/31 13:55:16    247s] #  By Layer and Type:
[05/31 13:55:16    247s] #
[05/31 13:55:16    247s] #---------+------+-------+
[05/31 13:55:16    247s] #  -      | Short| Totals|
[05/31 13:55:16    247s] #---------+------+-------+
[05/31 13:55:16    247s] #  M1     |     1|      1|
[05/31 13:55:16    247s] #  Totals |     1|      1|
[05/31 13:55:16    247s] #---------+------+-------+
[05/31 13:55:16    247s] #
[05/31 13:55:16    247s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4183.26 (MB), peak = 4387.34 (MB)
[05/31 13:55:16    247s] #start 30th optimization iteration ...
[05/31 13:55:16    247s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 100.00%
[05/31 13:55:16    247s] #   number of violations = 2
[05/31 13:55:16    247s] #
[05/31 13:55:16    247s] #  By Layer and Type:
[05/31 13:55:16    247s] #
[05/31 13:55:16    247s] #---------+------+-------+-------+
[05/31 13:55:16    247s] #  -      | Short| C2MCon| Totals|
[05/31 13:55:16    247s] #---------+------+-------+-------+
[05/31 13:55:16    247s] #  M1     |     1|      1|      2|
[05/31 13:55:16    247s] #  Totals |     1|      1|      2|
[05/31 13:55:16    247s] #---------+------+-------+-------+
[05/31 13:55:16    247s] #
[05/31 13:55:16    247s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4183.28 (MB), peak = 4387.34 (MB)
[05/31 13:55:16    247s] #Complete Detail Routing.
[05/31 13:55:16    247s] #Total wire length = 220 um.
[05/31 13:55:16    247s] #Total half perimeter of net bounding box = 249 um.
[05/31 13:55:16    247s] #Total wire length on LAYER M1 = 4 um.
[05/31 13:55:16    247s] #Total wire length on LAYER M2 = 51 um.
[05/31 13:55:16    247s] #Total wire length on LAYER C1 = 63 um.
[05/31 13:55:16    247s] #Total wire length on LAYER C2 = 83 um.
[05/31 13:55:16    247s] #Total wire length on LAYER C3 = 18 um.
[05/31 13:55:16    247s] #Total wire length on LAYER C4 = 0 um.
[05/31 13:55:16    247s] #Total wire length on LAYER C5 = 0 um.
[05/31 13:55:16    247s] #Total wire length on LAYER JA = 0 um.
[05/31 13:55:16    247s] #Total wire length on LAYER QA = 0 um.
[05/31 13:55:16    247s] #Total wire length on LAYER QB = 0 um.
[05/31 13:55:16    247s] #Total wire length on LAYER LB = 0 um.
[05/31 13:55:16    247s] #Total number of vias = 327
[05/31 13:55:16    247s] #Total number of multi-cut vias = 119 ( 36.4%)
[05/31 13:55:16    247s] #Total number of single cut vias = 208 ( 63.6%)
[05/31 13:55:16    247s] #Up-Via Summary (total 327):
[05/31 13:55:16    247s] #                   single-cut          multi-cut      Total
[05/31 13:55:16    247s] #-----------------------------------------------------------
[05/31 13:55:16    247s] # M1                31 ( 66.0%)        16 ( 34.0%)         47
[05/31 13:55:16    247s] # M2                75 ( 56.8%)        57 ( 43.2%)        132
[05/31 13:55:16    247s] # C1                76 ( 69.7%)        33 ( 30.3%)        109
[05/31 13:55:16    247s] # C2                26 ( 66.7%)        13 ( 33.3%)         39
[05/31 13:55:16    247s] #-----------------------------------------------------------
[05/31 13:55:16    247s] #                  208 ( 63.6%)       119 ( 36.4%)        327 
[05/31 13:55:16    247s] #
[05/31 13:55:16    247s] #Total number of DRC violations = 2
[05/31 13:55:16    247s] ### Time Record (Detail Routing) is uninstalled.
[05/31 13:55:16    247s] #Cpu time = 00:00:06
[05/31 13:55:16    247s] #Elapsed time = 00:00:06
[05/31 13:55:16    247s] #Increased memory = -0.66 (MB)
[05/31 13:55:16    247s] #Total memory = 4183.28 (MB)
[05/31 13:55:16    247s] #Peak memory = 4387.34 (MB)
[05/31 13:55:16    247s] ### Time Record (Antenna Fixing) is installed.
[05/31 13:55:16    247s] #
[05/31 13:55:16    247s] #start routing for process antenna violation fix ...
[05/31 13:55:16    247s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 13:55:16    247s] ### Time Record (Data Preparation) is installed.
[05/31 13:55:16    247s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 13:55:16    247s] ### Time Record (Data Preparation) is uninstalled.
[05/31 13:55:16    247s] ### drc_pitch = 21000 (10.50000 um) drc_range = 12900 ( 6.45000 um) route_pitch = 19800 ( 9.90000 um) patch_pitch = 9068 ( 4.53400 um) top_route_layer = 11 top_pin_layer = 11
[05/31 13:55:16    247s] #WARNING (EMS-27) Message (NRIF-95) has exceeded the current message display limit of 20.
[05/31 13:55:16    247s] #To increase the message display limit, refer to the product command reference manual.
[05/31 13:55:16    247s] #
[05/31 13:55:16    247s] #  By Layer and Type:
[05/31 13:55:16    247s] #
[05/31 13:55:16    247s] #---------+------+-------+-------+
[05/31 13:55:16    247s] #  -      | Short| C2MCon| Totals|
[05/31 13:55:16    247s] #---------+------+-------+-------+
[05/31 13:55:16    247s] #  M1     |     1|      1|      2|
[05/31 13:55:16    247s] #  Totals |     1|      1|      2|
[05/31 13:55:16    247s] #---------+------+-------+-------+
[05/31 13:55:16    247s] #
[05/31 13:55:16    247s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4183.28 (MB), peak = 4387.34 (MB)
[05/31 13:55:16    247s] #
[05/31 13:55:16    247s] #Total wire length = 220 um.
[05/31 13:55:16    247s] #Total half perimeter of net bounding box = 249 um.
[05/31 13:55:16    247s] #Total wire length on LAYER M1 = 4 um.
[05/31 13:55:16    247s] #Total wire length on LAYER M2 = 51 um.
[05/31 13:55:16    247s] #Total wire length on LAYER C1 = 63 um.
[05/31 13:55:16    247s] #Total wire length on LAYER C2 = 83 um.
[05/31 13:55:16    247s] #Total wire length on LAYER C3 = 18 um.
[05/31 13:55:16    247s] #Total wire length on LAYER C4 = 0 um.
[05/31 13:55:16    247s] #Total wire length on LAYER C5 = 0 um.
[05/31 13:55:16    247s] #Total wire length on LAYER JA = 0 um.
[05/31 13:55:16    247s] #Total wire length on LAYER QA = 0 um.
[05/31 13:55:16    247s] #Total wire length on LAYER QB = 0 um.
[05/31 13:55:16    247s] #Total wire length on LAYER LB = 0 um.
[05/31 13:55:16    247s] #Total number of vias = 327
[05/31 13:55:16    247s] #Total number of multi-cut vias = 119 ( 36.4%)
[05/31 13:55:16    247s] #Total number of single cut vias = 208 ( 63.6%)
[05/31 13:55:16    247s] #Up-Via Summary (total 327):
[05/31 13:55:16    247s] #                   single-cut          multi-cut      Total
[05/31 13:55:16    247s] #-----------------------------------------------------------
[05/31 13:55:16    247s] # M1                31 ( 66.0%)        16 ( 34.0%)         47
[05/31 13:55:16    247s] # M2                75 ( 56.8%)        57 ( 43.2%)        132
[05/31 13:55:16    247s] # C1                76 ( 69.7%)        33 ( 30.3%)        109
[05/31 13:55:16    247s] # C2                26 ( 66.7%)        13 ( 33.3%)         39
[05/31 13:55:16    247s] #-----------------------------------------------------------
[05/31 13:55:16    247s] #                  208 ( 63.6%)       119 ( 36.4%)        327 
[05/31 13:55:16    247s] #
[05/31 13:55:16    247s] #Total number of DRC violations = 2
[05/31 13:55:16    247s] #Total number of process antenna violations = 0
[05/31 13:55:16    247s] #Total number of net violated process antenna rule = 0
[05/31 13:55:16    247s] #
[05/31 13:55:16    247s] #
[05/31 13:55:16    247s] #Total wire length = 220 um.
[05/31 13:55:16    247s] #Total half perimeter of net bounding box = 249 um.
[05/31 13:55:16    247s] #Total wire length on LAYER M1 = 4 um.
[05/31 13:55:16    247s] #Total wire length on LAYER M2 = 51 um.
[05/31 13:55:16    247s] #Total wire length on LAYER C1 = 63 um.
[05/31 13:55:16    247s] #Total wire length on LAYER C2 = 83 um.
[05/31 13:55:16    247s] #Total wire length on LAYER C3 = 18 um.
[05/31 13:55:16    247s] #Total wire length on LAYER C4 = 0 um.
[05/31 13:55:16    247s] #Total wire length on LAYER C5 = 0 um.
[05/31 13:55:16    247s] #Total wire length on LAYER JA = 0 um.
[05/31 13:55:16    247s] #Total wire length on LAYER QA = 0 um.
[05/31 13:55:16    247s] #Total wire length on LAYER QB = 0 um.
[05/31 13:55:16    247s] #Total wire length on LAYER LB = 0 um.
[05/31 13:55:16    247s] #Total number of vias = 327
[05/31 13:55:16    247s] #Total number of multi-cut vias = 119 ( 36.4%)
[05/31 13:55:16    247s] #Total number of single cut vias = 208 ( 63.6%)
[05/31 13:55:16    247s] #Up-Via Summary (total 327):
[05/31 13:55:16    247s] #                   single-cut          multi-cut      Total
[05/31 13:55:16    247s] #-----------------------------------------------------------
[05/31 13:55:16    247s] # M1                31 ( 66.0%)        16 ( 34.0%)         47
[05/31 13:55:16    247s] # M2                75 ( 56.8%)        57 ( 43.2%)        132
[05/31 13:55:16    247s] # C1                76 ( 69.7%)        33 ( 30.3%)        109
[05/31 13:55:16    247s] # C2                26 ( 66.7%)        13 ( 33.3%)         39
[05/31 13:55:16    247s] #-----------------------------------------------------------
[05/31 13:55:16    247s] #                  208 ( 63.6%)       119 ( 36.4%)        327 
[05/31 13:55:16    247s] #
[05/31 13:55:16    247s] #Total number of DRC violations = 2
[05/31 13:55:16    247s] #Total number of process antenna violations = 0
[05/31 13:55:16    247s] #Total number of net violated process antenna rule = 0
[05/31 13:55:16    247s] #
[05/31 13:55:16    247s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 100.00%
[05/31 13:55:16    247s] ### Time Record (Antenna Fixing) is uninstalled.
[05/31 13:55:16    247s] ### Time Record (Data Preparation) is installed.
[05/31 13:55:16    247s] ### Time Record (Data Preparation) is uninstalled.
[05/31 13:55:16    247s] ### Time Record (Post Route Wire Spreading) is installed.
[05/31 13:55:16    247s] ### drc_pitch = 21000 (10.50000 um) drc_range = 12900 ( 6.45000 um) route_pitch = 19800 ( 9.90000 um) patch_pitch = 9068 ( 4.53400 um) top_route_layer = 11 top_pin_layer = 11
[05/31 13:55:16    247s] #
[05/31 13:55:16    247s] #Start Post Route wire spreading..
[05/31 13:55:16    247s] ### Time Record (Data Preparation) is installed.
[05/31 13:55:16    247s] ### Time Record (Data Preparation) is uninstalled.
[05/31 13:55:16    247s] #
[05/31 13:55:16    247s] #Start data preparation for wire spreading...
[05/31 13:55:16    247s] #
[05/31 13:55:16    247s] #Data preparation is done on Sat May 31 13:55:16 2025
[05/31 13:55:16    247s] #
[05/31 13:55:16    247s] ### track-assign engine-init starts on Sat May 31 13:55:16 2025 with memory = 4183.70 (MB), peak = 4387.34 (MB)
[05/31 13:55:16    247s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.3 GB
[05/31 13:55:16    247s] #
[05/31 13:55:16    247s] #Start Post Route Wire Spread.
[05/31 13:55:16    247s] #Done with 8 horizontal wires in 1 hboxes and 3 vertical wires in 1 hboxes.
[05/31 13:55:16    247s] #Complete Post Route Wire Spread.
[05/31 13:55:16    247s] #
[05/31 13:55:16    247s] #Total wire length = 222 um.
[05/31 13:55:16    247s] #Total half perimeter of net bounding box = 249 um.
[05/31 13:55:16    247s] #Total wire length on LAYER M1 = 5 um.
[05/31 13:55:16    247s] #Total wire length on LAYER M2 = 51 um.
[05/31 13:55:16    247s] #Total wire length on LAYER C1 = 63 um.
[05/31 13:55:16    247s] #Total wire length on LAYER C2 = 84 um.
[05/31 13:55:16    247s] #Total wire length on LAYER C3 = 18 um.
[05/31 13:55:16    247s] #Total wire length on LAYER C4 = 0 um.
[05/31 13:55:16    247s] #Total wire length on LAYER C5 = 0 um.
[05/31 13:55:16    247s] #Total wire length on LAYER JA = 0 um.
[05/31 13:55:16    247s] #Total wire length on LAYER QA = 0 um.
[05/31 13:55:16    247s] #Total wire length on LAYER QB = 0 um.
[05/31 13:55:16    247s] #Total wire length on LAYER LB = 0 um.
[05/31 13:55:16    247s] #Total number of vias = 327
[05/31 13:55:16    247s] #Total number of multi-cut vias = 119 ( 36.4%)
[05/31 13:55:16    247s] #Total number of single cut vias = 208 ( 63.6%)
[05/31 13:55:16    247s] #Up-Via Summary (total 327):
[05/31 13:55:16    247s] #                   single-cut          multi-cut      Total
[05/31 13:55:16    247s] #-----------------------------------------------------------
[05/31 13:55:16    247s] # M1                31 ( 66.0%)        16 ( 34.0%)         47
[05/31 13:55:16    247s] # M2                75 ( 56.8%)        57 ( 43.2%)        132
[05/31 13:55:16    247s] # C1                76 ( 69.7%)        33 ( 30.3%)        109
[05/31 13:55:16    247s] # C2                26 ( 66.7%)        13 ( 33.3%)         39
[05/31 13:55:16    247s] #-----------------------------------------------------------
[05/31 13:55:16    247s] #                  208 ( 63.6%)       119 ( 36.4%)        327 
[05/31 13:55:16    247s] #
[05/31 13:55:16    247s] #   number of violations = 2
[05/31 13:55:16    247s] #
[05/31 13:55:16    247s] #  By Layer and Type:
[05/31 13:55:16    247s] #
[05/31 13:55:16    247s] #---------+------+-------+-------+
[05/31 13:55:16    247s] #  -      | Short| C2MCon| Totals|
[05/31 13:55:16    247s] #---------+------+-------+-------+
[05/31 13:55:16    247s] #  M1     |     1|      1|      2|
[05/31 13:55:16    247s] #  Totals |     1|      1|      2|
[05/31 13:55:16    247s] #---------+------+-------+-------+
[05/31 13:55:16    247s] #
[05/31 13:55:16    247s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4183.31 (MB), peak = 4387.34 (MB)
[05/31 13:55:16    247s] #CELL_VIEW adder,init has 2 DRC violations
[05/31 13:55:16    247s] #Total number of DRC violations = 2
[05/31 13:55:16    247s] #Total number of process antenna violations = 0
[05/31 13:55:16    247s] #Total number of net violated process antenna rule = 0
[05/31 13:55:16    247s] #Post Route wire spread is done.
[05/31 13:55:16    247s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[05/31 13:55:16    247s] #Total wire length = 222 um.
[05/31 13:55:16    247s] #Total half perimeter of net bounding box = 249 um.
[05/31 13:55:16    247s] #Total wire length on LAYER M1 = 5 um.
[05/31 13:55:16    247s] #Total wire length on LAYER M2 = 51 um.
[05/31 13:55:16    247s] #Total wire length on LAYER C1 = 63 um.
[05/31 13:55:16    247s] #Total wire length on LAYER C2 = 84 um.
[05/31 13:55:16    247s] #Total wire length on LAYER C3 = 18 um.
[05/31 13:55:16    247s] #Total wire length on LAYER C4 = 0 um.
[05/31 13:55:16    247s] #Total wire length on LAYER C5 = 0 um.
[05/31 13:55:16    247s] #Total wire length on LAYER JA = 0 um.
[05/31 13:55:16    247s] #Total wire length on LAYER QA = 0 um.
[05/31 13:55:16    247s] #Total wire length on LAYER QB = 0 um.
[05/31 13:55:16    247s] #Total wire length on LAYER LB = 0 um.
[05/31 13:55:16    247s] #Total number of vias = 327
[05/31 13:55:16    247s] #Total number of multi-cut vias = 119 ( 36.4%)
[05/31 13:55:16    247s] #Total number of single cut vias = 208 ( 63.6%)
[05/31 13:55:16    247s] #Up-Via Summary (total 327):
[05/31 13:55:16    247s] #                   single-cut          multi-cut      Total
[05/31 13:55:16    247s] #-----------------------------------------------------------
[05/31 13:55:16    247s] # M1                31 ( 66.0%)        16 ( 34.0%)         47
[05/31 13:55:16    247s] # M2                75 ( 56.8%)        57 ( 43.2%)        132
[05/31 13:55:16    247s] # C1                76 ( 69.7%)        33 ( 30.3%)        109
[05/31 13:55:16    247s] # C2                26 ( 66.7%)        13 ( 33.3%)         39
[05/31 13:55:16    247s] #-----------------------------------------------------------
[05/31 13:55:16    247s] #                  208 ( 63.6%)       119 ( 36.4%)        327 
[05/31 13:55:16    247s] #
[05/31 13:55:16    247s] #detailRoute Statistics:
[05/31 13:55:16    247s] #Cpu time = 00:00:06
[05/31 13:55:16    247s] #Elapsed time = 00:00:06
[05/31 13:55:16    247s] #Increased memory = -0.63 (MB)
[05/31 13:55:16    247s] #Total memory = 4183.31 (MB)
[05/31 13:55:16    247s] #Peak memory = 4387.34 (MB)
[05/31 13:55:16    247s] ### global_detail_route design signature (210): route=1716422724 flt_obj=0 vio=52340020 shield_wire=1
[05/31 13:55:16    247s] ### Time Record (DB Export) is installed.
[05/31 13:55:16    247s] ### export design design signature (211): route=1716422724 fixed_route=463444023 flt_obj=0 vio=52340020 swire=282492057 shield_wire=1 net_attr=1454427508 dirty_area=0 del_dirty_area=0 cell=825922003 placement=757574675 pin_access=1447258343 inst_pattern=2048180967 inst_orient=1438490342 via=1681576828 routing_via=1401398896 timing=463444023 sns=463444023
[05/31 13:55:16    247s] ### Time Record (DB Export) is uninstalled.
[05/31 13:55:16    247s] ### Time Record (Post Callback) is installed.
[05/31 13:55:16    247s] ### Time Record (Post Callback) is uninstalled.
[05/31 13:55:16    247s] #
[05/31 13:55:16    247s] #globalDetailRoute statistics:
[05/31 13:55:16    247s] #Cpu time = 00:00:08
[05/31 13:55:16    247s] #Elapsed time = 00:00:08
[05/31 13:55:16    247s] #Increased memory = -44.99 (MB)
[05/31 13:55:16    247s] #Total memory = 4129.12 (MB)
[05/31 13:55:16    247s] #Peak memory = 4387.34 (MB)
[05/31 13:55:16    247s] #Number of warnings = 43
[05/31 13:55:16    247s] #Total number of warnings = 239
[05/31 13:55:16    247s] #Number of fails = 0
[05/31 13:55:16    247s] #Total number of fails = 0
[05/31 13:55:16    247s] #Complete globalDetailRoute on Sat May 31 13:55:16 2025
[05/31 13:55:16    247s] #
[05/31 13:55:16    247s] ### import design signature (212): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1447258343 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=1 sns=1
[05/31 13:55:16    247s] ### Time Record (globalDetailRoute) is uninstalled.
[05/31 13:55:16    247s] #
[05/31 13:55:16    247s] #  Scalability Statistics
[05/31 13:55:16    247s] #
[05/31 13:55:16    247s] #----------------------------+---------+-------------+------------+
[05/31 13:55:16    247s] #  globalDetailRoute         | cpu time| elapsed time| scalability|
[05/31 13:55:16    247s] #----------------------------+---------+-------------+------------+
[05/31 13:55:16    247s] #  Pre Callback              | 00:00:00|     00:00:00|         1.0|
[05/31 13:55:16    247s] #  Post Callback             | 00:00:00|     00:00:00|         1.0|
[05/31 13:55:16    247s] #  Timing Data Generation    | 00:00:00|     00:00:00|         1.0|
[05/31 13:55:16    247s] #  DB Import                 | 00:00:00|     00:00:00|         1.0|
[05/31 13:55:16    247s] #  DB Export                 | 00:00:00|     00:00:00|         1.0|
[05/31 13:55:16    247s] #  Cell Pin Access           | 00:00:00|     00:00:00|         1.0|
[05/31 13:55:16    247s] #  Instance Pin Access       | 00:00:00|     00:00:00|         1.0|
[05/31 13:55:16    247s] #  Data Preparation          | 00:00:01|     00:00:01|         1.0|
[05/31 13:55:16    247s] #  Global Routing            | 00:00:00|     00:00:00|         1.0|
[05/31 13:55:16    247s] #  Track Assignment          | 00:00:00|     00:00:00|         1.0|
[05/31 13:55:16    247s] #  Detail Routing            | 00:00:06|     00:00:06|         1.0|
[05/31 13:55:16    247s] #  Antenna Fixing            | 00:00:00|     00:00:00|         1.0|
[05/31 13:55:16    247s] #  Post Route Wire Spreading | 00:00:00|     00:00:00|         1.0|
[05/31 13:55:16    247s] #  Entire Command            | 00:00:08|     00:00:08|         1.0|
[05/31 13:55:16    247s] #----------------------------+---------+-------------+------------+
[05/31 13:55:16    247s] #
[05/31 13:55:16    247s] *** EcoRoute #1 [finish] (optDesign #2) : cpu/real = 0:00:07.8/0:00:07.8 (1.0), totSession cpu/real = 0:04:07.8/0:07:30.9 (0.5), mem = 4842.2M
[05/31 13:55:16    247s] 
[05/31 13:55:16    247s] =============================================================================================
[05/31 13:55:16    247s]  Step TAT Report : EcoRoute #1 / optDesign #2                                   23.10-p003_1
[05/31 13:55:16    247s] =============================================================================================
[05/31 13:55:16    247s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/31 13:55:16    247s] ---------------------------------------------------------------------------------------------
[05/31 13:55:16    247s] [ GlobalRoute            ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.1
[05/31 13:55:16    247s] [ DetailRoute            ]      1   0:00:05.9  (  75.4 % )     0:00:05.9 /  0:00:05.9    1.0
[05/31 13:55:16    247s] [ MISC                   ]          0:00:01.9  (  24.3 % )     0:00:01.9 /  0:00:01.9    1.0
[05/31 13:55:16    247s] ---------------------------------------------------------------------------------------------
[05/31 13:55:16    247s]  EcoRoute #1 TOTAL                  0:00:07.8  ( 100.0 % )     0:00:07.8 /  0:00:07.8    1.0
[05/31 13:55:16    247s] ---------------------------------------------------------------------------------------------
[05/31 13:55:16    247s] 
[05/31 13:55:16    247s] **optDesign ... cpu = 0:00:34, real = 0:00:35, mem = 4128.1M, totSessionCpu=0:04:08 **
[05/31 13:55:16    247s] New Signature Flow (restoreNanoRouteOptions) ....
[05/31 13:55:16    247s] Begin: Collecting metrics
[05/31 13:55:16    247s] 
 --------------------------------------------------------------------------------------------------------------------- 
| Snapshot          | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                   | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary   |           |   99.459 |           |        0 |       40.05 | 0:00:04  |        4763 |    0 |   0 |
| drv_eco_fixing    |     0.000 |   99.459 |         0 |        0 |       40.05 | 0:00:04  |        4858 |    0 |   0 |
| initial_summary_2 |           |   99.459 |           |        0 |       40.05 | 0:00:06  |        4848 |    0 |   0 |
| hold_fixing       |           |   99.407 |           |        0 |       83.46 | 0:00:01  |        4885 |      |     |
| route_type_fixing |           |          |           |          |             | 0:00:00  |        4854 |      |     |
| pre_route_summary |           |   99.407 |           |        0 |       83.46 | 0:00:00  |        4878 |    0 |   0 |
| eco_route         |           |          |           |          |             | 0:00:08  |        4826 |      |     |
 --------------------------------------------------------------------------------------------------------------------- 
[05/31 13:55:16    247s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=4228.1M, current mem=4128.1M)

[05/31 13:55:16    247s] End: Collecting metrics
[05/31 13:55:16    247s] **INFO: flowCheckPoint #8 PostEcoSummary
[05/31 13:55:16    247s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[05/31 13:55:16    247s] eee: RC Grid memory allocated = 1188 (3 X 3 X 11 X 12b)
[05/31 13:55:16    247s] eee: pegSigSF=1.070000
[05/31 13:55:16    247s] Initializing multi-corner resistance tables ...
[05/31 13:55:16    247s] eee: Grid unit RC data computation started
[05/31 13:55:16    247s] eee: Grid unit RC data computation completed
[05/31 13:55:16    247s] eee: l=1 avDens=0.006015 usedTrk=1.120000 availTrk=186.206897 sigTrk=1.120000
[05/31 13:55:16    247s] eee: l=2 avDens=0.035139 usedTrk=9.487407 availTrk=270.000000 sigTrk=9.487407
[05/31 13:55:16    247s] eee: l=3 avDens=0.048937 usedTrk=11.744815 availTrk=240.000000 sigTrk=11.744815
[05/31 13:55:16    247s] eee: l=4 avDens=0.086288 usedTrk=15.531852 availTrk=180.000000 sigTrk=15.531852
[05/31 13:55:16    247s] eee: l=5 avDens=0.018981 usedTrk=3.416667 availTrk=180.000000 sigTrk=3.416667
[05/31 13:55:16    247s] eee: l=6 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 13:55:16    247s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 13:55:16    247s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 13:55:16    247s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 13:55:16    247s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 13:55:16    247s] eee: l=11 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 13:55:16    247s] eee: LAM-FP: thresh=1 ; dimX=88.450000 ; dimY=86.000000 ; multX=1.000000 ; multY=1.000000 ; minP=80 ; fpMult=1.000000 ;
[05/31 13:55:16    247s] eee: LAM: n=32 LLS=2-3 HLS=3-5 rDens=0.222364 uaWl=1.000000 uaWlH=0.452500 aWlH=0.000000 lMod=0 pMax=0.874400 pMod=80 pModAss=50 wcR=0.664000 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.660000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[05/31 13:55:16    247s] eee: NetCapCache creation started. (Current Mem: 4842.215M) 
[05/31 13:55:16    248s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 4842.215M) 
[05/31 13:55:16    248s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(7.076000, 6.880000)], Layers = [f(11) b(0)], Grid size = 5.400000 um, Grid Dim = (2 X 2)
[05/31 13:55:16    248s] eee: Metal Layers Info:
[05/31 13:55:16    248s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/31 13:55:16    248s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[05/31 13:55:16    248s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/31 13:55:16    248s] eee: |       M1 |   1 |   0.040 |   0.040 |   0.116 |  0.159 |  14.77 | V | 0 |  1 |
[05/31 13:55:16    248s] eee: |       M2 |   2 |   0.040 |   0.040 |   0.080 |  0.174 |  20.55 | H | 0 |  1 |
[05/31 13:55:16    248s] eee: |       C1 |   3 |   0.044 |   0.046 |   0.090 |  0.185 |  12.71 | V | 0 |  1 |
[05/31 13:55:16    248s] eee: |       C2 |   4 |   0.044 |   0.046 |   0.090 |  0.184 |  12.75 | H | 0 |  1 |
[05/31 13:55:16    248s] eee: |       C3 |   5 |   0.044 |   0.046 |   0.090 |  0.184 |  12.71 | V | 0 |  1 |
[05/31 13:55:16    248s] eee: |       C4 |   6 |   0.044 |   0.046 |   0.090 |  0.185 |  12.70 | H | 0 |  1 |
[05/31 13:55:16    248s] eee: |       C5 |   7 |   0.044 |   0.046 |   0.090 |  0.194 |  12.75 | V | 0 |  1 |
[05/31 13:55:16    248s] eee: |       JA |   8 |   0.450 |   0.450 |   0.900 |  0.371 |   0.03 | H | 0 |  1 |
[05/31 13:55:16    248s] eee: |       QA |   9 |   1.200 |   1.200 |   2.400 |  0.385 |   0.01 | V | 0 |  1 |
[05/31 13:55:16    248s] eee: |       QB |  10 |   1.200 |   1.200 |   2.400 |  0.372 |   0.01 | H | 0 |  1 |
[05/31 13:55:16    248s] eee: |       LB |  11 |   1.800 |   1.800 |   3.600 |  0.366 |   0.01 | V | 0 |  1 |
[05/31 13:55:16    248s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/31 13:55:16    248s] eee: uC/uR for corner rc_slow, min-width/min-spacing, 30 perc over/under densities.
[05/31 13:55:16    248s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC51_b_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 13:55:16    248s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC51_b_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 13:55:16    248s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC50_a_7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 13:55:16    248s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC50_a_7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 13:55:16    248s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC49_sum_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 13:55:16    248s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC49_sum_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 13:55:16    248s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC48_sum_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 13:55:16    248s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC48_sum_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 13:55:16    248s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC46_a_8 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 13:55:16    248s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC46_a_8 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 13:55:16    248s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC45_sum_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 13:55:16    248s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC45_sum_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 13:55:16    248s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC44_b_6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 13:55:16    248s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC44_b_6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 13:55:16    248s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC43_sum_5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 13:55:16    248s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC43_sum_5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 13:55:16    248s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC42_sum_4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 13:55:16    248s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC42_sum_4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 13:55:16    248s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC41_sum_6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 13:55:16    248s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC41_sum_6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 13:55:16    248s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[05/31 13:55:16    248s] #To increase the message display limit, refer to the product command reference manual.
[05/31 13:55:16    248s] ### Net info: total nets: 84
[05/31 13:55:16    248s] ### Net info: dirty nets: 0
[05/31 13:55:16    248s] ### Net info: marked as disconnected nets: 0
[05/31 13:55:16    248s] ### Net info: fully routed nets: 80
[05/31 13:55:16    248s] ### Net info: trivial (< 2 pins) nets: 4
[05/31 13:55:16    248s] ### Net info: unrouted nets: 0
[05/31 13:55:16    248s] ### Net info: re-extraction nets: 0
[05/31 13:55:16    248s] ### Net info: ignored nets: 0
[05/31 13:55:16    248s] ### Net info: skip routing nets: 0
[05/31 13:55:16    248s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 13:55:16    248s] ### import design signature (213): route=1674030859 fixed_route=1674030859 flt_obj=0 vio=649750300 swire=282492057 shield_wire=1 net_attr=1952505229 dirty_area=0 del_dirty_area=0 cell=825922003 placement=757574675 pin_access=1447258343 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=463444023 sns=463444023
[05/31 13:55:16    248s] #Extract in post route mode
[05/31 13:55:16    248s] #Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
[05/31 13:55:16    248s] #Fast data preparation for tQuantus.
[05/31 13:55:16    248s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 13:55:16    248s] #Start routing data preparation on Sat May 31 13:55:16 2025
[05/31 13:55:16    248s] #
[05/31 13:55:16    248s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 13:55:16    248s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 13:55:16    248s] # M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
[05/31 13:55:16    248s] # M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
[05/31 13:55:16    248s] # C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/31 13:55:16    248s] # C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/31 13:55:16    248s] # C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/31 13:55:16    248s] # C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/31 13:55:16    248s] # C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/31 13:55:16    248s] # JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
[05/31 13:55:16    248s] # QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/31 13:55:16    248s] # QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/31 13:55:16    248s] # LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
[05/31 13:55:16    248s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[05/31 13:55:16    248s] #Regenerating Ggrids automatically.
[05/31 13:55:16    248s] #Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
[05/31 13:55:16    248s] #Using automatically generated G-grids.
[05/31 13:55:16    248s] #Done routing data preparation.
[05/31 13:55:16    248s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4129.65 (MB), peak = 4387.34 (MB)
[05/31 13:55:16    248s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 13:55:16    248s] #Start routing data preparation on Sat May 31 13:55:16 2025
[05/31 13:55:16    248s] #
[05/31 13:55:16    248s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 13:55:16    248s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 13:55:16    248s] #Bottom routing layer index=1(M1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
[05/31 13:55:16    248s] #shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
[05/31 13:55:16    248s] #pin_access_rlayer=3(C1)
[05/31 13:55:16    248s] #shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=1
[05/31 13:55:16    248s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[05/31 13:55:16    248s] #enable_dpt_layer_shield=F
[05/31 13:55:16    248s] #has_line_end_grid=F
[05/31 13:55:16    248s] #Regenerating Ggrids automatically.
[05/31 13:55:16    248s] #Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
[05/31 13:55:16    248s] #Using automatically generated G-grids.
[05/31 13:55:18    249s] #Done routing data preparation.
[05/31 13:55:18    249s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4138.17 (MB), peak = 4387.34 (MB)
[05/31 13:55:18    249s] #
[05/31 13:55:18    249s] #Start tQuantus RC extraction...
[05/31 13:55:18    249s] #Start building rc corner(s)...
[05/31 13:55:18    249s] #Number of RC Corner = 2
[05/31 13:55:18    249s] #Corner rc_fast /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile 25.000000 (real) 
[05/31 13:55:18    249s] #Corner rc_slow /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile 25.000000 (real) 
[05/31 13:55:18    249s] #(i=11, n=11 2000)
[05/31 13:55:18    249s] #M1 -> M1 (1)
[05/31 13:55:18    249s] #M2 -> M2 (2)
[05/31 13:55:18    249s] #C1 -> C1 (3)
[05/31 13:55:18    249s] #C2 -> C2 (4)
[05/31 13:55:18    249s] #C3 -> C3 (5)
[05/31 13:55:18    249s] #C4 -> C4 (6)
[05/31 13:55:18    249s] #C5 -> C5 (7)
[05/31 13:55:18    249s] #JA -> JA (8)
[05/31 13:55:18    249s] #QA -> QA (9)
[05/31 13:55:18    249s] #QB -> QB (10)
[05/31 13:55:18    249s] #LB -> LB (11)
[05/31 13:55:18    249s] #SADV-On
[05/31 13:55:18    249s] # Corner(s) : 
[05/31 13:55:18    249s] #rc_fast [25.00] 
[05/31 13:55:18    249s] #rc_slow [25.00]
[05/31 13:55:20    251s] # Corner id: 0
[05/31 13:55:20    251s] # Layout Scale: 1.000000
[05/31 13:55:20    251s] # Has Metal Fill model: yes
[05/31 13:55:20    251s] # Temperature was set
[05/31 13:55:20    251s] # Temperature : 25.000000
[05/31 13:55:20    251s] # Ref. Temp   : 25.000000
[05/31 13:55:20    251s] # Corner id: 1
[05/31 13:55:20    251s] # Layout Scale: 1.000000
[05/31 13:55:20    251s] # Has Metal Fill model: yes
[05/31 13:55:20    251s] # Temperature was set
[05/31 13:55:20    251s] # Temperature : 25.000000
[05/31 13:55:20    251s] # Ref. Temp   : 25.000000
[05/31 13:55:20    251s] #total pattern=286 [22, 2124]
[05/31 13:55:20    251s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[05/31 13:55:20    251s] #found CAPMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile
[05/31 13:55:20    251s] #found CAPMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile
[05/31 13:55:20    251s] #found RESMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile 25.000000 
[05/31 13:55:20    251s] #found RESMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile 25.000000 
[05/31 13:55:20    251s] #CCE Version read = IQuantus/TQuantus 22.1.1-s215
[05/31 13:55:20    251s] #number model r/c [2,2] [22,2124] read
[05/31 13:55:20    251s] #0 rcmodel(s) requires rebuild
[05/31 13:55:20    251s] #Build RC corners: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 4147.76 (MB), peak = 4387.34 (MB)
[05/31 13:55:20    251s] #Finish check_net_pin_list step Enter extract
[05/31 13:55:20    251s] #Start init net ripin tree building
[05/31 13:55:20    251s] #Finish init net ripin tree building
[05/31 13:55:20    251s] #Cpu time = 00:00:00
[05/31 13:55:20    251s] #Elapsed time = 00:00:00
[05/31 13:55:20    251s] #Increased memory = 0.00 (MB)
[05/31 13:55:20    251s] #Total memory = 4147.76 (MB)
[05/31 13:55:20    251s] #Peak memory = 4387.34 (MB)
[05/31 13:55:20    251s] #begin processing metal fill model file
[05/31 13:55:20    251s] #end processing metal fill model file
[05/31 13:55:20    251s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 13:55:20    251s] #Length limit = 200 pitches
[05/31 13:55:20    251s] #opt mode = 2
[05/31 13:55:20    251s] #Finish check_net_pin_list step Fix net pin list
[05/31 13:55:20    251s] #Start generate extraction boxes.
[05/31 13:55:20    251s] #
[05/31 13:55:20    251s] #Extract using 30 x 30 Hboxes
[05/31 13:55:20    251s] #2x2 initial hboxes
[05/31 13:55:20    251s] #Use area based hbox pruning.
[05/31 13:55:20    251s] #0/0 hboxes pruned.
[05/31 13:55:20    251s] #Complete generating extraction boxes.
[05/31 13:55:20    251s] #Start step Extraction
[05/31 13:55:20    251s] #Extract 1 hboxes with single thread on machine with  Xeon 2.40GHz 36608KB Cache 48CPU...
[05/31 13:55:20    251s] #Process 0 special clock nets for rc extraction
[05/31 13:55:20    251s] #Total 80 nets were built. 0 nodes added to break long wires. 0 net(s) have incomplete routes.
[05/31 13:55:20    251s] #Run Statistics for Extraction:
[05/31 13:55:20    251s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/31 13:55:20    251s] #   Increased memory =     0.01 (MB), total memory =  4147.77 (MB), peak memory =  4387.34 (MB)
[05/31 13:55:20    251s] #Register nets and terms for rcdb /tmp/innovus_temp_1000984_linrack12.bioeelocal_ssokolovskiy_5P1KWF/nr1000984_On0x3G.rcdb.d
[05/31 13:55:20    251s] #Finish registering nets and terms for rcdb.
[05/31 13:55:20    251s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4159.30 (MB), peak = 4387.34 (MB)
[05/31 13:55:20    251s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 13:55:20    251s] #RC Statistics: 151 Res, 68 Ground Cap, 20 XCap (Edge to Edge)
[05/31 13:55:20    251s] #RC V/H edge ratio: 0.11, Avg V/H Edge Length: 660.55 (58), Avg L-Edge Length: 4552.75 (67)
[05/31 13:55:20    251s] #Nets and terms are pre-registered for rcdb /tmp/innovus_temp_1000984_linrack12.bioeelocal_ssokolovskiy_5P1KWF/nr1000984_On0x3G.rcdb.d.
[05/31 13:55:20    251s] #Start writing RC data.
[05/31 13:55:20    251s] #Finish writing RC data
[05/31 13:55:20    251s] #Finish writing rcdb with 231 nodes, 151 edges, and 40 xcaps
[05/31 13:55:20    251s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4150.51 (MB), peak = 4387.34 (MB)
[05/31 13:55:20    251s] Restoring parasitic data from file '/tmp/innovus_temp_1000984_linrack12.bioeelocal_ssokolovskiy_5P1KWF/nr1000984_On0x3G.rcdb.d' ...
[05/31 13:55:20    251s] Opening parasitic data file '/tmp/innovus_temp_1000984_linrack12.bioeelocal_ssokolovskiy_5P1KWF/nr1000984_On0x3G.rcdb.d' for reading (mem: 4871.840M)
[05/31 13:55:20    251s] Reading RCDB with compressed RC data.
[05/31 13:55:20    251s] Opening parasitic data file '/tmp/innovus_temp_1000984_linrack12.bioeelocal_ssokolovskiy_5P1KWF/nr1000984_On0x3G.rcdb.d' for content verification (mem: 4871.840M)
[05/31 13:55:20    251s] Reading RCDB with compressed RC data.
[05/31 13:55:20    251s] Closing parasitic data file '/tmp/innovus_temp_1000984_linrack12.bioeelocal_ssokolovskiy_5P1KWF/nr1000984_On0x3G.rcdb.d': 0 access done (mem: 4871.840M)
[05/31 13:55:20    251s] Closing parasitic data file '/tmp/innovus_temp_1000984_linrack12.bioeelocal_ssokolovskiy_5P1KWF/nr1000984_On0x3G.rcdb.d': 0 access done (mem: 4871.840M)
[05/31 13:55:20    251s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 4871.840M)
[05/31 13:55:20    251s] Following multi-corner parasitics specified:
[05/31 13:55:20    251s] 	/tmp/innovus_temp_1000984_linrack12.bioeelocal_ssokolovskiy_5P1KWF/nr1000984_On0x3G.rcdb.d (rcdb)
[05/31 13:55:20    251s] Opening parasitic data file '/tmp/innovus_temp_1000984_linrack12.bioeelocal_ssokolovskiy_5P1KWF/nr1000984_On0x3G.rcdb.d' for reading (mem: 4871.840M)
[05/31 13:55:20    251s] Reading RCDB with compressed RC data.
[05/31 13:55:20    251s] 		Cell adder has rcdb /tmp/innovus_temp_1000984_linrack12.bioeelocal_ssokolovskiy_5P1KWF/nr1000984_On0x3G.rcdb.d specified
[05/31 13:55:20    251s] Cell adder, hinst 
[05/31 13:55:20    251s] processing rcdb (/tmp/innovus_temp_1000984_linrack12.bioeelocal_ssokolovskiy_5P1KWF/nr1000984_On0x3G.rcdb.d) for hinst (top) of cell (adder);
[05/31 13:55:20    251s] Closing parasitic data file '/tmp/innovus_temp_1000984_linrack12.bioeelocal_ssokolovskiy_5P1KWF/nr1000984_On0x3G.rcdb.d': 0 access done (mem: 4871.840M)
[05/31 13:55:20    251s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=4871.840M)
[05/31 13:55:20    251s] Opening parasitic data file '/tmp/innovus_temp_1000984_linrack12.bioeelocal_ssokolovskiy_5P1KWF/adder_1000984_D7QD9H.rcdb.d/adder.rcdb.d' for reading (mem: 4871.840M)
[05/31 13:55:20    251s] Reading RCDB with compressed RC data.
[05/31 13:55:21    252s] Closing parasitic data file '/tmp/innovus_temp_1000984_linrack12.bioeelocal_ssokolovskiy_5P1KWF/adder_1000984_D7QD9H.rcdb.d/adder.rcdb.d': 0 access done (mem: 4871.840M)
[05/31 13:55:21    252s] Lumped Parasitic Loading Completed (total cpu=0:00:01.0, real=0:00:01.0, current mem=4871.840M)
[05/31 13:55:21    252s] Done read_parasitics... (cpu: 0:00:01.1 real: 0:00:01.0 mem: 4871.840M)
[05/31 13:55:21    252s] #
[05/31 13:55:21    252s] #Restore RCDB.
[05/31 13:55:21    252s] #
[05/31 13:55:21    252s] #Complete tQuantus RC extraction.
[05/31 13:55:21    252s] #Cpu time = 00:00:03
[05/31 13:55:21    252s] #Elapsed time = 00:00:03
[05/31 13:55:21    252s] #Increased memory = 12.43 (MB)
[05/31 13:55:21    252s] #Total memory = 4150.60 (MB)
[05/31 13:55:21    252s] #Peak memory = 4387.34 (MB)
[05/31 13:55:21    252s] #
[05/31 13:55:21    252s] #0 inserted nodes are removed
[05/31 13:55:21    252s] #Restored 0 tie nets, 0 tie snets, 0 partial nets
[05/31 13:55:21    252s] ### export design design signature (215): route=1507761026 fixed_route=1507761026 flt_obj=0 vio=649750300 swire=282492057 shield_wire=1 net_attr=1176165360 dirty_area=0 del_dirty_area=0 cell=825922003 placement=757574675 pin_access=1447258343 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=463444023 sns=463444023
[05/31 13:55:21    252s] ### import design signature (216): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1447258343 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=1 sns=1
[05/31 13:55:21    252s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 13:55:21    252s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 13:55:21    252s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 13:55:21    252s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 13:55:21    252s] #Start Design Signature (0)
[05/31 13:55:21    252s] #Finish Inst Signature in MT(17071845)
[05/31 13:55:21    252s] #Finish Net Signature in MT(32541954)
[05/31 13:55:21    252s] #Finish SNet Signature in MT (89083935)
[05/31 13:55:21    252s] #Run time and memory report for RC extraction:
[05/31 13:55:21    252s] #RC extraction running on  Xeon 2.40GHz 36608KB Cache 48CPU.
[05/31 13:55:21    252s] #Run Statistics for snet signature:
[05/31 13:55:21    252s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/31 13:55:21    252s] #   Increased memory =     0.00 (MB), total memory =  4140.28 (MB), peak memory =  4387.34 (MB)
[05/31 13:55:21    252s] #Run Statistics for Net Final Signature:
[05/31 13:55:21    252s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/31 13:55:21    252s] #   Increased memory =     0.00 (MB), total memory =  4140.28 (MB), peak memory =  4387.34 (MB)
[05/31 13:55:21    252s] #Run Statistics for Net launch:
[05/31 13:55:21    252s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/31 13:55:21    252s] #   Increased memory =     0.00 (MB), total memory =  4140.28 (MB), peak memory =  4387.34 (MB)
[05/31 13:55:21    252s] #Run Statistics for Net init_dbsNet_slist:
[05/31 13:55:21    252s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/31 13:55:21    252s] #   Increased memory =     0.00 (MB), total memory =  4140.28 (MB), peak memory =  4387.34 (MB)
[05/31 13:55:21    252s] #Run Statistics for net signature:
[05/31 13:55:21    252s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/31 13:55:21    252s] #   Increased memory =     0.00 (MB), total memory =  4140.28 (MB), peak memory =  4387.34 (MB)
[05/31 13:55:21    252s] #Run Statistics for inst signature:
[05/31 13:55:21    252s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/31 13:55:21    252s] #   Increased memory =    -0.75 (MB), total memory =  4140.28 (MB), peak memory =  4387.34 (MB)
[05/31 13:55:21    252s] **optDesign ... cpu = 0:00:39, real = 0:00:40, mem = 4140.3M, totSessionCpu=0:04:12 **
[05/31 13:55:21    252s] Starting delay calculation for Setup views
[05/31 13:55:22    252s] AAE_INFO: opIsDesignInPostRouteState() is 1
[05/31 13:55:22    252s] AAE_INFO: resetNetProps viewIdx 0 
[05/31 13:55:22    252s] Starting SI iteration 1 using Infinite Timing Windows
[05/31 13:55:22    253s] #################################################################################
[05/31 13:55:22    253s] # Design Stage: PostRoute
[05/31 13:55:22    253s] # Design Name: adder
[05/31 13:55:22    253s] # Design Mode: 22nm
[05/31 13:55:22    253s] # Analysis Mode: MMMC OCV 
[05/31 13:55:22    253s] # Parasitics Mode: SPEF/RCDB 
[05/31 13:55:22    253s] # Signoff Settings: SI On 
[05/31 13:55:22    253s] #################################################################################
[05/31 13:55:22    253s] AAE_INFO: 1 threads acquired from CTE.
[05/31 13:55:22    253s] Setting infinite Tws ...
[05/31 13:55:22    253s] First Iteration Infinite Tw... 
[05/31 13:55:22    253s] Calculate early delays in OCV mode...
[05/31 13:55:22    253s] Calculate late delays in OCV mode...
[05/31 13:55:22    253s] Topological Sorting (REAL = 0:00:00.0, MEM = 4854.0M, InitMEM = 4854.0M)
[05/31 13:55:22    253s] Start delay calculation (fullDC) (1 T). (MEM=3722.66)
[05/31 13:55:22    253s] *** Calculating scaling factor for lib_slow libraries using the default operating condition of each library.
[05/31 13:55:22    253s] End AAE Lib Interpolated Model. (MEM=4853.99 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 13:55:22    253s] Opening parasitic data file '/tmp/innovus_temp_1000984_linrack12.bioeelocal_ssokolovskiy_5P1KWF/adder_1000984_D7QD9H.rcdb.d/adder.rcdb.d' for reading (mem: 4853.988M)
[05/31 13:55:22    253s] Reading RCDB with compressed RC data.
[05/31 13:55:22    253s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 4854.0M)
[05/31 13:55:22    253s] Total number of fetched objects 80
[05/31 13:55:22    253s] AAE_INFO-618: Total number of nets in the design is 84,  100.0 percent of the nets selected for SI analysis
[05/31 13:55:22    253s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 13:55:22    253s] End delay calculation. (MEM=3723.06 CPU=0:00:00.0 REAL=0:00:00.0)
[05/31 13:55:22    253s] End delay calculation (fullDC). (MEM=3723.06 CPU=0:00:00.1 REAL=0:00:00.0)
[05/31 13:55:22    253s] Save waveform /tmp/innovus_temp_1000984_linrack12.bioeelocal_ssokolovskiy_5P1KWF/.AAE_kcrfEV/.AAE_1000984/waveform.data...
[05/31 13:55:22    253s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 4879.7M) ***
[05/31 13:55:22    253s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4879.7M)
[05/31 13:55:22    253s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/31 13:55:22    253s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4879.7M)
[05/31 13:55:22    253s] Starting SI iteration 2
[05/31 13:55:22    253s] Calculate early delays in OCV mode...
[05/31 13:55:22    253s] Calculate late delays in OCV mode...
[05/31 13:55:22    253s] Start delay calculation (fullDC) (1 T). (MEM=3724.42)
[05/31 13:55:22    253s] End AAE Lib Interpolated Model. (MEM=4821.8 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 13:55:22    253s] Glitch Analysis: View view_slow_mission -- Total Number of Nets Skipped = 0. 
[05/31 13:55:22    253s] Glitch Analysis: View view_slow_mission -- Total Number of Nets Analyzed = 80. 
[05/31 13:55:22    253s] Total number of fetched objects 80
[05/31 13:55:22    253s] AAE_INFO-618: Total number of nets in the design is 84,  0.0 percent of the nets selected for SI analysis
[05/31 13:55:22    253s] End delay calculation. (MEM=3724.52 CPU=0:00:00.0 REAL=0:00:00.0)
[05/31 13:55:22    253s] End delay calculation (fullDC). (MEM=3724.52 CPU=0:00:00.0 REAL=0:00:00.0)
[05/31 13:55:22    253s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 4872.0M) ***
[05/31 13:55:22    253s] *** Done Building Timing Graph (cpu=0:00:01.3 real=0:00:01.0 totSessionCpu=0:04:14 mem=4872.0M)
[05/31 13:55:22    253s] End AAE Lib Interpolated Model. (MEM=4871.96 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 13:55:22    253s] ** INFO: Initializing Glitch Interface
[05/31 13:55:22    253s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4872.0M, EPOCH TIME: 1748714122.862221
[05/31 13:55:22    253s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:55:22    253s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:55:23    253s] 
[05/31 13:55:23    253s] 
[05/31 13:55:23    253s]  Skipping Pre_CCE_Colorizing (1369+2)!
[05/31 13:55:23    253s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.208, REAL:0.208, MEM:4872.0M, EPOCH TIME: 1748714123.070090
[05/31 13:55:23    253s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:55:23    253s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:55:23    253s] ** INFO: Initializing Glitch Interface
[05/31 13:55:23    253s] 
------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 99.401  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|   10    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 83.463%
------------------------------------------------------------------

[05/31 13:55:23    253s] **optDesign ... cpu = 0:00:40, real = 0:00:42, mem = 3725.8M, totSessionCpu=0:04:14 **
[05/31 13:55:23    253s] Begin: Collecting metrics
[05/31 13:55:23    253s] 
 ---------------------------------------------------------------------------------------------------------------------- 
| Snapshot           | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                    | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|--------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary    |           |   99.459 |           |        0 |       40.05 | 0:00:04  |        4763 |    0 |   0 |
| drv_eco_fixing     |     0.000 |   99.459 |         0 |        0 |       40.05 | 0:00:04  |        4858 |    0 |   0 |
| initial_summary_2  |           |   99.459 |           |        0 |       40.05 | 0:00:06  |        4848 |    0 |   0 |
| hold_fixing        |           |   99.407 |           |        0 |       83.46 | 0:00:01  |        4885 |      |     |
| route_type_fixing  |           |          |           |          |             | 0:00:00  |        4854 |      |     |
| pre_route_summary  |           |   99.407 |           |        0 |       83.46 | 0:00:00  |        4878 |    0 |   0 |
| eco_route          |           |          |           |          |             | 0:00:08  |        4826 |      |     |
| post_route_summary |           |   99.401 |           |        0 |       83.46 | 0:00:02  |        4838 |    0 |   0 |
 ---------------------------------------------------------------------------------------------------------------------- 
[05/31 13:55:23    253s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=4128.1M, current mem=3725.8M)

[05/31 13:55:23    253s] End: Collecting metrics
[05/31 13:55:23    253s] Executing marking Critical Nets1
[05/31 13:55:23    253s] ** INFO: Initializing Glitch Interface
[05/31 13:55:23    253s] ** INFO: Initializing Glitch Cache
[05/31 13:55:23    253s] **INFO: flowCheckPoint #9 OptimizationRecovery
[05/31 13:55:23    253s] *** Timing Is met
[05/31 13:55:23    253s] *** Check timing (0:00:00.0)
[05/31 13:55:23    253s] Running postRoute recovery in postEcoRoute mode
[05/31 13:55:23    253s] **optDesign ... cpu = 0:00:40, real = 0:00:42, mem = 3725.8M, totSessionCpu=0:04:14 **
[05/31 13:55:23    253s] ** INFO: Initializing Glitch Interface
[05/31 13:55:23    253s]   Timing/DRV Snapshot: (TGT)
[05/31 13:55:23    253s]      Weighted WNS: 0.000
[05/31 13:55:23    253s]       All  PG WNS: 0.000
[05/31 13:55:23    253s]       High PG WNS: 0.000
[05/31 13:55:23    253s]       All  PG TNS: 0.000
[05/31 13:55:23    253s]       High PG TNS: 0.000
[05/31 13:55:23    253s]       Low  PG TNS: 0.000
[05/31 13:55:23    253s]          Tran DRV: 0 (0)
[05/31 13:55:23    253s]           Cap DRV: 0 (0)
[05/31 13:55:23    253s]        Fanout DRV: 0 (0)
[05/31 13:55:23    253s]            Glitch: 0 (0)
[05/31 13:55:23    253s]    Category Slack: { [L, 99.401] }
[05/31 13:55:23    253s] 
[05/31 13:55:23    253s] Checking setup slack degradation ...
[05/31 13:55:23    253s] 
[05/31 13:55:23    253s] Recovery Manager:
[05/31 13:55:23    253s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.061) - Skip
[05/31 13:55:23    253s]   High Effort WNS Jump: 0.000 (REF:, TGT:, Threshold: 0.031) - Skip
[05/31 13:55:23    253s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 50.000) - Skip
[05/31 13:55:23    253s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[05/31 13:55:23    253s] 
[05/31 13:55:23    253s] Checking DRV degradation...
[05/31 13:55:23    253s] 
[05/31 13:55:23    253s] Recovery Manager:
[05/31 13:55:23    253s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[05/31 13:55:23    253s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[05/31 13:55:23    253s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[05/31 13:55:23    253s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[05/31 13:55:23    253s] 
[05/31 13:55:23    253s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[05/31 13:55:23    253s] ** INFO Cleaning up Glitch Interface
[05/31 13:55:23    253s] Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=4838.35M, totSessionCpu=0:04:14).
[05/31 13:55:23    253s] **optDesign ... cpu = 0:00:40, real = 0:00:42, mem = 3725.8M, totSessionCpu=0:04:14 **
[05/31 13:55:23    253s] 
[05/31 13:55:23    253s] Latch borrow mode reset to max_borrow
[05/31 13:55:23    253s] **INFO: flowCheckPoint #10 FinalSummary
[05/31 13:55:23    253s] OPTC: user 20.0
[05/31 13:55:23    253s] Reported timing to dir ./timingReports
[05/31 13:55:23    253s] **optDesign ... cpu = 0:00:40, real = 0:00:42, mem = 3725.4M, totSessionCpu=0:04:14 **
[05/31 13:55:23    254s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4838.3M, EPOCH TIME: 1748714123.275144
[05/31 13:55:23    254s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:55:23    254s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:55:23    254s] 
[05/31 13:55:23    254s] 
[05/31 13:55:23    254s]  Skipping Pre_CCE_Colorizing (1369+2)!
[05/31 13:55:23    254s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.205, REAL:0.206, MEM:4838.3M, EPOCH TIME: 1748714123.480808
[05/31 13:55:23    254s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:55:23    254s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:55:23    254s] Saving timing graph ...
[05/31 13:55:23    254s] TG backup dir: /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_1000984_linrack12.bioeelocal_ssokolovskiy_5P1KWF/opt_timing_graph_X040Y7
[05/31 13:55:23    254s] Disk Usage:
[05/31 13:55:23    254s] Filesystem                                                1K-blocks     Used Available Use% Mounted on
[05/31 13:55:23    254s] biotruenas.bioeelocal:/mnt/drowsykitty/users/ssokolovskiy 157286400 57379968  99906432  37% /users/ssokolovskiy
[05/31 13:55:23    254s] Done save timing graph
[05/31 13:55:23    254s] Disk Usage:
[05/31 13:55:23    254s] Filesystem                                                1K-blocks     Used Available Use% Mounted on
[05/31 13:55:23    254s] biotruenas.bioeelocal:/mnt/drowsykitty/users/ssokolovskiy 157286400 57379968  99906432  37% /users/ssokolovskiy
[05/31 13:55:23    254s] 
[05/31 13:55:23    254s] TimeStamp Deleting Cell Server Begin ...
[05/31 13:55:23    254s] 
[05/31 13:55:23    254s] TimeStamp Deleting Cell Server End ...
[05/31 13:55:23    254s] Starting delay calculation for Hold views
[05/31 13:55:23    254s] AAE_INFO: opIsDesignInPostRouteState() is 1
[05/31 13:55:23    254s] AAE_INFO: resetNetProps viewIdx 1 
[05/31 13:55:23    254s] Starting SI iteration 1 using Infinite Timing Windows
[05/31 13:55:24    254s] #################################################################################
[05/31 13:55:24    254s] # Design Stage: PostRoute
[05/31 13:55:24    254s] # Design Name: adder
[05/31 13:55:24    254s] # Design Mode: 22nm
[05/31 13:55:24    254s] # Analysis Mode: MMMC OCV 
[05/31 13:55:24    254s] # Parasitics Mode: SPEF/RCDB 
[05/31 13:55:24    254s] # Signoff Settings: SI On 
[05/31 13:55:24    254s] #################################################################################
[05/31 13:55:24    254s] AAE_INFO: 1 threads acquired from CTE.
[05/31 13:55:24    254s] Setting infinite Tws ...
[05/31 13:55:24    254s] First Iteration Infinite Tw... 
[05/31 13:55:24    254s] Calculate late delays in OCV mode...
[05/31 13:55:24    254s] Calculate early delays in OCV mode...
[05/31 13:55:24    255s] Topological Sorting (REAL = 0:00:00.0, MEM = 4860.8M, InitMEM = 4860.8M)
[05/31 13:55:24    255s] Start delay calculation (fullDC) (1 T). (MEM=3751.44)
[05/31 13:55:24    255s] *** Calculating scaling factor for lib_fast libraries using the default operating condition of each library.
[05/31 13:55:24    255s] End AAE Lib Interpolated Model. (MEM=4860.75 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 13:55:24    255s] Total number of fetched objects 80
[05/31 13:55:24    255s] AAE_INFO-618: Total number of nets in the design is 84,  100.0 percent of the nets selected for SI analysis
[05/31 13:55:24    255s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 13:55:24    255s] End delay calculation. (MEM=3769.66 CPU=0:00:00.0 REAL=0:00:00.0)
[05/31 13:55:24    255s] End delay calculation (fullDC). (MEM=3769.66 CPU=0:00:00.1 REAL=0:00:00.0)
[05/31 13:55:24    255s] Save waveform /tmp/innovus_temp_1000984_linrack12.bioeelocal_ssokolovskiy_5P1KWF/.AAE_kcrfEV/.AAE_1000984/waveform.data...
[05/31 13:55:24    255s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 4887.4M) ***
[05/31 13:55:24    255s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4887.4M)
[05/31 13:55:24    255s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/31 13:55:24    255s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4887.4M)
[05/31 13:55:24    255s] Starting SI iteration 2
[05/31 13:55:24    255s] Calculate late delays in OCV mode...
[05/31 13:55:24    255s] Calculate early delays in OCV mode...
[05/31 13:55:24    255s] Start delay calculation (fullDC) (1 T). (MEM=3733.23)
[05/31 13:55:24    255s] End AAE Lib Interpolated Model. (MEM=4816.55 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 13:55:24    255s] Glitch Analysis: View view_fast_mission -- Total Number of Nets Skipped = 0. 
[05/31 13:55:24    255s] Glitch Analysis: View view_fast_mission -- Total Number of Nets Analyzed = 80. 
[05/31 13:55:24    255s] Total number of fetched objects 80
[05/31 13:55:24    255s] AAE_INFO-618: Total number of nets in the design is 84,  31.0 percent of the nets selected for SI analysis
[05/31 13:55:24    255s] End delay calculation. (MEM=3737.52 CPU=0:00:00.0 REAL=0:00:00.0)
[05/31 13:55:24    255s] End delay calculation (fullDC). (MEM=3737.52 CPU=0:00:00.0 REAL=0:00:00.0)
[05/31 13:55:24    255s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 4871.2M) ***
[05/31 13:55:24    255s] *** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:04:15 mem=4871.2M)
[05/31 13:55:24    255s] Restoring timing graph ...
[05/31 13:55:25    255s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[05/31 13:55:25    255s] Done restore timing graph
[05/31 13:55:25    255s] ** INFO: Initializing Glitch Interface
[05/31 13:55:25    255s] ** INFO: Initializing Glitch Interface
[05/31 13:55:26    255s] 
------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 
Hold views included:
 view_fast_mission

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):| 99.401  | 99.401  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|   10    |   10    |
+--------------------+---------+---------+

+--------------------+---------+---------+
|     Hold mode      |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):|  0.005  |  0.005  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|   10    |   10    |
+--------------------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 83.463%
------------------------------------------------------------------

[05/31 13:55:26    255s] *** Final Summary (holdfix) CPU=0:00:01.9, REAL=0:00:03.0, MEM=4878.1M
[05/31 13:55:26    255s] Begin: Collecting metrics
[05/31 13:55:26    255s] **INFO: Starting Blocking QThread with 1 CPU
[05/31 13:55:26    255s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[05/31 13:55:26      0s] *** QThread MetricCollect [begin] (optDesign #2) : mem = 0.1M
[05/31 13:55:26      0s] Ending "set_metric_additional_insts" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3725.8M, current mem=2987.2M)
[05/31 13:55:26      0s] Ending "set_metric_inst_count_area" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3125.4M, current mem=3119.3M)
[05/31 13:55:26      0s] *** QThread MetricCollect [finish] (optDesign #2) : cpu/real = 0:00:00.2/0:00:00.2 (0.9), mem = 0.1M
[05/31 13:55:26      0s] 
[05/31 13:55:26      0s] =============================================================================================
[05/31 13:55:26      0s]  Step TAT Report : QThreadWorker #1 / optDesign #2                              23.10-p003_1
[05/31 13:55:26      0s] =============================================================================================
[05/31 13:55:26      0s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/31 13:55:26      0s] ---------------------------------------------------------------------------------------------
[05/31 13:55:26      0s] [ MISC                   ]          0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    0.9
[05/31 13:55:26      0s] ---------------------------------------------------------------------------------------------
[05/31 13:55:26      0s]  QThreadWorker #1 TOTAL             0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    0.9
[05/31 13:55:26      0s] ---------------------------------------------------------------------------------------------
[05/31 13:55:26      0s] 

[05/31 13:55:26    255s]  
_______________________________________________________________________
[05/31 13:55:26    256s]  ---------------------------------------------------------------------------------------------------------------------- 
[05/31 13:55:26    256s] | Snapshot           | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
[05/31 13:55:26    256s] |                    | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
[05/31 13:55:26    256s] |--------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
[05/31 13:55:26    256s] | initial_summary    |           |   99.459 |           |        0 |       40.05 | 0:00:04  |        4763 |    0 |   0 |
[05/31 13:55:26    256s] | drv_eco_fixing     |     0.000 |   99.459 |         0 |        0 |       40.05 | 0:00:04  |        4858 |    0 |   0 |
[05/31 13:55:26    256s] | initial_summary_2  |           |   99.459 |           |        0 |       40.05 | 0:00:06  |        4848 |    0 |   0 |
[05/31 13:55:26    256s] | hold_fixing        |           |   99.407 |           |        0 |       83.46 | 0:00:01  |        4885 |      |     |
[05/31 13:55:26    256s] | route_type_fixing  |           |          |           |          |             | 0:00:00  |        4854 |      |     |
[05/31 13:55:26    256s] | pre_route_summary  |           |   99.407 |           |        0 |       83.46 | 0:00:00  |        4878 |    0 |   0 |
[05/31 13:55:26    256s] | eco_route          |           |          |           |          |             | 0:00:08  |        4826 |      |     |
[05/31 13:55:26    256s] | post_route_summary |           |   99.401 |           |        0 |       83.46 | 0:00:02  |        4838 |    0 |   0 |
[05/31 13:55:26    256s] | final_summary      |           |   99.401 |           |        0 |       83.46 | 0:00:03  |        4878 |    0 |   0 |
[05/31 13:55:26    256s]  ---------------------------------------------------------------------------------------------------------------------- 
[05/31 13:55:26    256s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=4201.4M, current mem=4201.4M)

[05/31 13:55:26    256s] End: Collecting metrics
[05/31 13:55:26    256s] **optDesign ... cpu = 0:00:42, real = 0:00:45, mem = 4201.4M, totSessionCpu=0:04:16 **
[05/31 13:55:26    256s]  ReSet Options after AAE Based Opt flow 
[05/31 13:55:26    256s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/31 13:55:26    256s] *** Finished optDesign ***
[05/31 13:55:26    256s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/31 13:55:26    256s] UM:*                                                                   final
[05/31 13:55:26    256s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/31 13:55:26    256s] UM:*                                                                   opt_design_drv_postroute
[05/31 13:55:26    256s] Info: Summary of CRR changes:
[05/31 13:55:26    256s]       - Timing transform commits:       0
[05/31 13:55:26    256s] 
[05/31 13:55:26    256s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:43.0 real=0:00:45.5)
[05/31 13:55:26    256s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[05/31 13:55:26    256s] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:08.7 real=0:00:09.6)
[05/31 13:55:26    256s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:04.1 real=0:00:04.1)
[05/31 13:55:26    256s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[05/31 13:55:26    256s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[05/31 13:55:26    256s] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:04.3 real=0:00:04.3)
[05/31 13:55:26    256s] 	OPT_RUNTIME:           setupOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[05/31 13:55:26    256s] 	OPT_RUNTIME:            holdOpt (count =  1): (cpu=0:00:12.1 real=0:00:12.2)
[05/31 13:55:26    256s] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:00.5 real=0:00:00.5)
[05/31 13:55:26    256s] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:08.0 real=0:00:08.0)
[05/31 13:55:26    256s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:01.6 real=0:00:01.7)
[05/31 13:55:26    256s] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[05/31 13:55:26    256s] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[05/31 13:55:26    256s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[05/31 13:55:26    256s] Info: Destroy the CCOpt slew target map.
[05/31 13:55:26    256s] 
[05/31 13:55:26    256s] *** Summary of all messages that are not suppressed in this session:
[05/31 13:55:26    256s] Severity  ID               Count  Summary                                  
[05/31 13:55:26    256s] WARNING   IMPOPT-7320          1  Glitch fixing has been disabled since gl...
[05/31 13:55:26    256s] WARNING   NRAG-44              1  Track pitch is too small compared with l...
[05/31 13:55:26    256s] WARNING   NRIG-34             50  Power/Ground pin %s of instance %s is no...
[05/31 13:55:26    256s] WARNING   NRIF-95             13  Option setNanoRouteMode -routeTopRouting...
[05/31 13:55:26    256s] *** Message Summary: 65 warning(s), 0 error(s)
[05/31 13:55:26    256s] 
[05/31 13:55:26    256s] clean pInstBBox. size 0
[05/31 13:55:26    256s] Cell adder LLGs are deleted
[05/31 13:55:26    256s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:55:26    256s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:55:26    256s] Info: pop threads available for lower-level modules during optimization.
[05/31 13:55:26    256s] *** optDesign #2 [finish] () : cpu/real = 0:00:42.6/0:00:45.1 (0.9), totSession cpu/real = 0:04:16.3/0:07:41.3 (0.6), mem = 4878.1M
[05/31 13:55:26    256s] 
[05/31 13:55:26    256s] =============================================================================================
[05/31 13:55:26    256s]  Final TAT Report : optDesign #2                                                23.10-p003_1
[05/31 13:55:26    256s] =============================================================================================
[05/31 13:55:26    256s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/31 13:55:26    256s] ---------------------------------------------------------------------------------------------
[05/31 13:55:26    256s] [ InitOpt                ]      1   0:00:00.8  (   1.7 % )     0:00:00.9 /  0:00:00.9    1.0
[05/31 13:55:26    256s] [ DrvOpt                 ]      1   0:00:04.0  (   8.8 % )     0:00:04.0 /  0:00:04.0    1.0
[05/31 13:55:26    256s] [ HoldOpt                ]      1   0:00:01.4  (   3.1 % )     0:00:01.5 /  0:00:01.5    1.0
[05/31 13:55:26    256s] [ ViewPruning            ]     23   0:00:01.8  (   4.0 % )     0:00:01.8 /  0:00:01.8    1.0
[05/31 13:55:26    256s] [ LayerAssignment        ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:55:26    256s] [ BuildHoldData          ]      2   0:00:04.8  (  10.7 % )     0:00:10.1 /  0:00:10.1    1.0
[05/31 13:55:26    256s] [ OptSummaryReport       ]      8   0:00:02.1  (   4.7 % )     0:00:04.2 /  0:00:03.1    0.7
[05/31 13:55:26    256s] [ MetricReport           ]      9   0:00:01.4  (   3.1 % )     0:00:01.4 /  0:00:01.1    0.8
[05/31 13:55:26    256s] [ DrvReport              ]     10   0:00:01.0  (   2.3 % )     0:00:01.0 /  0:00:00.0    0.0
[05/31 13:55:26    256s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:55:26    256s] [ CellServerInit         ]      4   0:00:00.2  (   0.4 % )     0:00:00.2 /  0:00:00.2    0.9
[05/31 13:55:26    256s] [ LibAnalyzerInit        ]      2   0:00:03.4  (   7.6 % )     0:00:03.4 /  0:00:03.4    1.0
[05/31 13:55:26    256s] [ CheckPlace             ]      1   0:00:00.2  (   0.3 % )     0:00:00.2 /  0:00:00.2    1.0
[05/31 13:55:26    256s] [ RefinePlace            ]      1   0:00:00.3  (   0.6 % )     0:00:00.3 /  0:00:00.3    1.0
[05/31 13:55:26    256s] [ EcoRoute               ]      1   0:00:07.8  (  17.4 % )     0:00:07.8 /  0:00:07.8    1.0
[05/31 13:55:26    256s] [ ExtractRC              ]      2   0:00:09.6  (  21.3 % )     0:00:09.6 /  0:00:08.7    0.9
[05/31 13:55:26    256s] [ UpdateTimingGraph      ]     21   0:00:03.9  (   8.7 % )     0:00:06.8 /  0:00:06.8    1.0
[05/31 13:55:26    256s] [ FullDelayCalc          ]      9   0:00:01.0  (   2.2 % )     0:00:01.0 /  0:00:01.0    1.0
[05/31 13:55:26    256s] [ TimingUpdate           ]     32   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.0
[05/31 13:55:26    256s] [ TimingReport           ]     10   0:00:00.2  (   0.5 % )     0:00:00.2 /  0:00:00.2    1.0
[05/31 13:55:26    256s] [ GenerateReports        ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.8
[05/31 13:55:26    256s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:55:26    256s] [ MISC                   ]          0:00:01.0  (   2.2 % )     0:00:01.0 /  0:00:01.0    1.0
[05/31 13:55:26    256s] ---------------------------------------------------------------------------------------------
[05/31 13:55:26    256s]  optDesign #2 TOTAL                 0:00:45.1  ( 100.0 % )     0:00:45.1 /  0:00:42.6    0.9
[05/31 13:55:26    256s] ---------------------------------------------------------------------------------------------
[05/31 13:55:26    256s] 
[05/31 13:55:26    256s] <CMD> timeDesign -postRoute -prefix postRoute_setup -outDir timingReports
[05/31 13:55:26    256s] *** timeDesign #3 [begin] () : totSession cpu/real = 0:04:16.3/0:07:41.3 (0.6), mem = 4878.1M
[05/31 13:55:26    256s]  Reset EOS DB
[05/31 13:55:26    256s] Ignoring AAE DB Resetting ...
[05/31 13:55:26    256s] Closing parasitic data file '/tmp/innovus_temp_1000984_linrack12.bioeelocal_ssokolovskiy_5P1KWF/adder_1000984_D7QD9H.rcdb.d/adder.rcdb.d': 160 access done (mem: 4878.121M)
[05/31 13:55:26    256s] tQuantus: Use design signature to decide re-extraction is ON
[05/31 13:55:26    256s] #Start Design Signature (0)
[05/31 13:55:26    256s] #Finish Inst Signature in MT(17071845)
[05/31 13:55:26    256s] #Finish Net Signature in MT(32541954)
[05/31 13:55:26    256s] #Finish SNet Signature in MT (89083935)
[05/31 13:55:26    256s] #Run time and memory report for RC extraction:
[05/31 13:55:26    256s] #RC extraction running on  Xeon 2.40GHz 36608KB Cache 48CPU.
[05/31 13:55:26    256s] #Run Statistics for snet signature:
[05/31 13:55:26    256s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/31 13:55:26    256s] #   Increased memory =     0.00 (MB), total memory =  4095.80 (MB), peak memory =  4387.34 (MB)
[05/31 13:55:26    256s] #Run Statistics for Net Final Signature:
[05/31 13:55:26    256s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/31 13:55:26    256s] #   Increased memory =     0.00 (MB), total memory =  4095.80 (MB), peak memory =  4387.34 (MB)
[05/31 13:55:26    256s] #Run Statistics for Net launch:
[05/31 13:55:26    256s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/31 13:55:26    256s] #   Increased memory =     0.00 (MB), total memory =  4095.80 (MB), peak memory =  4387.34 (MB)
[05/31 13:55:26    256s] #Run Statistics for Net init_dbsNet_slist:
[05/31 13:55:26    256s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/31 13:55:26    256s] #   Increased memory =     0.00 (MB), total memory =  4095.80 (MB), peak memory =  4387.34 (MB)
[05/31 13:55:26    256s] #Run Statistics for net signature:
[05/31 13:55:26    256s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/31 13:55:26    256s] #   Increased memory =     0.00 (MB), total memory =  4095.80 (MB), peak memory =  4387.34 (MB)
[05/31 13:55:26    256s] #Run Statistics for inst signature:
[05/31 13:55:26    256s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/31 13:55:26    256s] #   Increased memory =  -105.63 (MB), total memory =  4095.80 (MB), peak memory =  4387.34 (MB)
[05/31 13:55:26    256s] tQuantus: Original signature = 89083935, new signature = 89083935
[05/31 13:55:26    256s] tQuantus: Design is clean by design signature
[05/31 13:55:26    256s] Opening parasitic data file '/tmp/innovus_temp_1000984_linrack12.bioeelocal_ssokolovskiy_5P1KWF/adder_1000984_D7QD9H.rcdb.d/adder.rcdb.d' for reading (mem: 4803.121M)
[05/31 13:55:26    256s] Closing parasitic data file '/tmp/innovus_temp_1000984_linrack12.bioeelocal_ssokolovskiy_5P1KWF/adder_1000984_D7QD9H.rcdb.d/adder.rcdb.d': 0 access done (mem: 4803.121M)
[05/31 13:55:26    256s] The design is extracted. Skipping TQuantus.
[05/31 13:55:26    256s] Cell adder LLGs are deleted
[05/31 13:55:26    256s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:55:26    256s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:55:26    256s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4805.1M, EPOCH TIME: 1748714126.989987
[05/31 13:55:26    256s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:55:26    256s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:55:26    256s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:4805.1M, EPOCH TIME: 1748714126.990262
[05/31 13:55:26    256s] Max number of tech site patterns supported in site array is 256.
[05/31 13:55:26    256s] Core basic site is GF22_DST
[05/31 13:55:27    256s] After signature check, allow fast init is true, keep pre-filter is true.
[05/31 13:55:27    256s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/31 13:55:27    256s] Fast DP-INIT is on for default
[05/31 13:55:27    256s] Atter site array init, number of instance map data is 0.
[05/31 13:55:27    256s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.210, REAL:0.211, MEM:4805.1M, EPOCH TIME: 1748714127.200778
[05/31 13:55:27    256s] 
[05/31 13:55:27    256s] 
[05/31 13:55:27    256s]  Skipping Pre_CCE_Colorizing (1369+2)!
[05/31 13:55:27    256s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.211, REAL:0.211, MEM:4805.1M, EPOCH TIME: 1748714127.201013
[05/31 13:55:27    256s] Cell adder LLGs are deleted
[05/31 13:55:27    256s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:55:27    256s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:55:27    256s] ** INFO: Initializing Glitch Interface
[05/31 13:55:27    256s] ** INFO: Initializing Glitch Interface
[05/31 13:55:28    256s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):| 99.401  | 99.401  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|   10    |   10    |
+--------------------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 83.463%
------------------------------------------------------------------

[05/31 13:55:28    256s] Reported timing to dir timingReports
[05/31 13:55:28    256s] Total CPU time: 0.32 sec
[05/31 13:55:28    256s] Total Real time: 2.0 sec
[05/31 13:55:28    256s] Total Memory Usage: 4757.433594 Mbytes
[05/31 13:55:28    256s] Reset AAE Options
[05/31 13:55:28    256s] Info: pop threads available for lower-level modules during optimization.
[05/31 13:55:28    256s] *** timeDesign #3 [finish] () : cpu/real = 0:00:00.3/0:00:01.4 (0.2), totSession cpu/real = 0:04:16.6/0:07:42.6 (0.6), mem = 4757.4M
[05/31 13:55:28    256s] 
[05/31 13:55:28    256s] =============================================================================================
[05/31 13:55:28    256s]  Final TAT Report : timeDesign #3                                               23.10-p003_1
[05/31 13:55:28    256s] =============================================================================================
[05/31 13:55:28    256s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/31 13:55:28    256s] ---------------------------------------------------------------------------------------------
[05/31 13:55:28    256s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:55:28    256s] [ OptSummaryReport       ]      1   0:00:00.2  (  17.5 % )     0:00:01.3 /  0:00:00.3    0.2
[05/31 13:55:28    256s] [ DrvReport              ]      1   0:00:01.0  (  74.7 % )     0:00:01.0 /  0:00:00.0    0.0
[05/31 13:55:28    256s] [ ExtractRC              ]      1   0:00:00.0  (   2.1 % )     0:00:00.0 /  0:00:00.0    0.7
[05/31 13:55:28    256s] [ UpdateTimingGraph      ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.7
[05/31 13:55:28    256s] [ TimingUpdate           ]      2   0:00:00.0  (   2.2 % )     0:00:00.0 /  0:00:00.0    0.7
[05/31 13:55:28    256s] [ TimingReport           ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:55:28    256s] [ GenerateReports        ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.6
[05/31 13:55:28    256s] [ MISC                   ]          0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    0.4
[05/31 13:55:28    256s] ---------------------------------------------------------------------------------------------
[05/31 13:55:28    256s]  timeDesign #3 TOTAL                0:00:01.4  ( 100.0 % )     0:00:01.4 /  0:00:00.3    0.2
[05/31 13:55:28    256s] ---------------------------------------------------------------------------------------------
[05/31 13:55:28    256s] 
[05/31 13:55:28    256s] <CMD> timeDesign -postRoute -hold -prefix postRoute_hold -outDir timingReports
[05/31 13:55:28    256s] *** timeDesign #4 [begin] () : totSession cpu/real = 0:04:16.6/0:07:42.6 (0.6), mem = 4757.4M
[05/31 13:55:28    256s]  Reset EOS DB
[05/31 13:55:28    256s] Ignoring AAE DB Resetting ...
[05/31 13:55:28    256s] tQuantus: Use design signature to decide re-extraction is ON
[05/31 13:55:28    256s] #Start Design Signature (0)
[05/31 13:55:28    256s] #Finish Inst Signature in MT(17071845)
[05/31 13:55:28    256s] #Finish Net Signature in MT(32541954)
[05/31 13:55:28    256s] #Finish SNet Signature in MT (89083935)
[05/31 13:55:28    256s] #Run time and memory report for RC extraction:
[05/31 13:55:28    256s] #RC extraction running on  Xeon 2.40GHz 36608KB Cache 48CPU.
[05/31 13:55:28    256s] #Run Statistics for snet signature:
[05/31 13:55:28    256s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/31 13:55:28    256s] #   Increased memory =     0.00 (MB), total memory =  4054.34 (MB), peak memory =  4387.34 (MB)
[05/31 13:55:28    256s] #Run Statistics for Net Final Signature:
[05/31 13:55:28    256s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/31 13:55:28    256s] #   Increased memory =     0.00 (MB), total memory =  4054.34 (MB), peak memory =  4387.34 (MB)
[05/31 13:55:28    256s] #Run Statistics for Net launch:
[05/31 13:55:28    256s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/31 13:55:28    256s] #   Increased memory =     0.00 (MB), total memory =  4054.34 (MB), peak memory =  4387.34 (MB)
[05/31 13:55:28    256s] #Run Statistics for Net init_dbsNet_slist:
[05/31 13:55:28    256s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/31 13:55:28    256s] #   Increased memory =     0.00 (MB), total memory =  4054.34 (MB), peak memory =  4387.34 (MB)
[05/31 13:55:28    256s] #Run Statistics for net signature:
[05/31 13:55:28    256s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/31 13:55:28    256s] #   Increased memory =     0.00 (MB), total memory =  4054.34 (MB), peak memory =  4387.34 (MB)
[05/31 13:55:28    256s] #Run Statistics for inst signature:
[05/31 13:55:28    256s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/31 13:55:28    256s] #   Increased memory =     0.00 (MB), total memory =  4054.34 (MB), peak memory =  4387.34 (MB)
[05/31 13:55:28    256s] tQuantus: Original signature = 89083935, new signature = 89083935
[05/31 13:55:28    256s] tQuantus: Design is clean by design signature
[05/31 13:55:28    256s] Opening parasitic data file '/tmp/innovus_temp_1000984_linrack12.bioeelocal_ssokolovskiy_5P1KWF/adder_1000984_D7QD9H.rcdb.d/adder.rcdb.d' for reading (mem: 4757.434M)
[05/31 13:55:28    256s] Closing parasitic data file '/tmp/innovus_temp_1000984_linrack12.bioeelocal_ssokolovskiy_5P1KWF/adder_1000984_D7QD9H.rcdb.d/adder.rcdb.d': 0 access done (mem: 4757.434M)
[05/31 13:55:28    256s] The design is extracted. Skipping TQuantus.
[05/31 13:55:28    256s] Cell adder LLGs are deleted
[05/31 13:55:28    256s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:55:28    256s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:55:28    256s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4736.7M, EPOCH TIME: 1748714128.386000
[05/31 13:55:28    256s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:55:28    256s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:55:28    256s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:4736.7M, EPOCH TIME: 1748714128.386320
[05/31 13:55:28    256s] Max number of tech site patterns supported in site array is 256.
[05/31 13:55:28    256s] Core basic site is GF22_DST
[05/31 13:55:28    256s] After signature check, allow fast init is true, keep pre-filter is true.
[05/31 13:55:28    256s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/31 13:55:28    256s] Fast DP-INIT is on for default
[05/31 13:55:28    256s] Atter site array init, number of instance map data is 0.
[05/31 13:55:28    256s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.206, REAL:0.206, MEM:4736.7M, EPOCH TIME: 1748714128.592253
[05/31 13:55:28    256s] 
[05/31 13:55:28    256s] 
[05/31 13:55:28    256s]  Skipping Pre_CCE_Colorizing (1369+2)!
[05/31 13:55:28    256s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.206, REAL:0.206, MEM:4736.7M, EPOCH TIME: 1748714128.592483
[05/31 13:55:28    256s] Cell adder LLGs are deleted
[05/31 13:55:28    256s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:55:28    256s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:55:28    256s] OPTC: user 20.0
[05/31 13:55:28    256s] Starting delay calculation for Hold views
[05/31 13:55:28    257s] AAE_INFO: opIsDesignInPostRouteState() is 1
[05/31 13:55:28    257s] AAE_INFO: resetNetProps viewIdx 1 
[05/31 13:55:28    257s] Starting SI iteration 1 using Infinite Timing Windows
[05/31 13:55:29    257s] #################################################################################
[05/31 13:55:29    257s] # Design Stage: PostRoute
[05/31 13:55:29    257s] # Design Name: adder
[05/31 13:55:29    257s] # Design Mode: 22nm
[05/31 13:55:29    257s] # Analysis Mode: MMMC OCV 
[05/31 13:55:29    257s] # Parasitics Mode: SPEF/RCDB 
[05/31 13:55:29    257s] # Signoff Settings: SI On 
[05/31 13:55:29    257s] #################################################################################
[05/31 13:55:29    257s] AAE_INFO: 1 threads acquired from CTE.
[05/31 13:55:29    257s] Setting infinite Tws ...
[05/31 13:55:29    257s] First Iteration Infinite Tw... 
[05/31 13:55:29    257s] Calculate late delays in OCV mode...
[05/31 13:55:29    257s] Calculate early delays in OCV mode...
[05/31 13:55:29    257s] Topological Sorting (REAL = 0:00:00.0, MEM = 4756.8M, InitMEM = 4756.8M)
[05/31 13:55:29    257s] Start delay calculation (fullDC) (1 T). (MEM=3599.26)
[05/31 13:55:29    257s] *** Calculating scaling factor for lib_fast libraries using the default operating condition of each library.
[05/31 13:55:29    257s] End AAE Lib Interpolated Model. (MEM=4756.85 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 13:55:29    257s] Opening parasitic data file '/tmp/innovus_temp_1000984_linrack12.bioeelocal_ssokolovskiy_5P1KWF/adder_1000984_D7QD9H.rcdb.d/adder.rcdb.d' for reading (mem: 4756.848M)
[05/31 13:55:29    257s] Reading RCDB with compressed RC data.
[05/31 13:55:29    257s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 4772.8M)
[05/31 13:55:29    257s] Total number of fetched objects 80
[05/31 13:55:29    257s] AAE_INFO-618: Total number of nets in the design is 84,  100.0 percent of the nets selected for SI analysis
[05/31 13:55:29    257s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 13:55:29    257s] End delay calculation. (MEM=3618.8 CPU=0:00:00.0 REAL=0:00:00.0)
[05/31 13:55:29    257s] End delay calculation (fullDC). (MEM=3618.8 CPU=0:00:00.1 REAL=0:00:00.0)
[05/31 13:55:29    257s] Save waveform /tmp/innovus_temp_1000984_linrack12.bioeelocal_ssokolovskiy_5P1KWF/.AAE_kcrfEV/.AAE_1000984/waveform.data...
[05/31 13:55:29    257s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 4798.5M) ***
[05/31 13:55:29    257s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4798.5M)
[05/31 13:55:29    257s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/31 13:55:29    257s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4798.5M)
[05/31 13:55:29    257s] Starting SI iteration 2
[05/31 13:55:29    257s] Calculate late delays in OCV mode...
[05/31 13:55:29    257s] Calculate early delays in OCV mode...
[05/31 13:55:29    257s] Start delay calculation (fullDC) (1 T). (MEM=3615.98)
[05/31 13:55:29    257s] End AAE Lib Interpolated Model. (MEM=4743.66 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/31 13:55:29    257s] Glitch Analysis: View view_fast_mission -- Total Number of Nets Skipped = 0. 
[05/31 13:55:29    257s] Glitch Analysis: View view_fast_mission -- Total Number of Nets Analyzed = 80. 
[05/31 13:55:29    257s] Total number of fetched objects 80
[05/31 13:55:29    257s] AAE_INFO-618: Total number of nets in the design is 84,  31.0 percent of the nets selected for SI analysis
[05/31 13:55:29    257s] End delay calculation. (MEM=3618.84 CPU=0:00:00.0 REAL=0:00:00.0)
[05/31 13:55:29    257s] End delay calculation (fullDC). (MEM=3618.84 CPU=0:00:00.0 REAL=0:00:00.0)
[05/31 13:55:29    257s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 4798.3M) ***
[05/31 13:55:29    257s] *** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:04:18 mem=4798.3M)
[05/31 13:55:29    257s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 view_fast_mission 

+--------------------+---------+---------+
|     Hold mode      |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):|  0.005  |  0.005  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|   10    |   10    |
+--------------------+---------+---------+

Density: 83.463%
------------------------------------------------------------------

[05/31 13:55:29    257s] Reported timing to dir timingReports
[05/31 13:55:29    257s] Total CPU time: 1.34 sec
[05/31 13:55:29    257s] Total Real time: 1.0 sec
[05/31 13:55:29    257s] Total Memory Usage: 4721.613281 Mbytes
[05/31 13:55:29    257s] Reset AAE Options
[05/31 13:55:29    257s] *** timeDesign #4 [finish] () : cpu/real = 0:00:01.3/0:00:01.4 (1.0), totSession cpu/real = 0:04:18.0/0:07:44.0 (0.6), mem = 4721.6M
[05/31 13:55:29    257s] 
[05/31 13:55:29    257s] =============================================================================================
[05/31 13:55:29    257s]  Final TAT Report : timeDesign #4                                               23.10-p003_1
[05/31 13:55:29    257s] =============================================================================================
[05/31 13:55:29    257s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/31 13:55:29    257s] ---------------------------------------------------------------------------------------------
[05/31 13:55:29    257s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:55:29    257s] [ OptSummaryReport       ]      1   0:00:00.2  (  16.9 % )     0:00:01.3 /  0:00:01.2    1.0
[05/31 13:55:29    257s] [ ExtractRC              ]      1   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    1.0
[05/31 13:55:29    257s] [ UpdateTimingGraph      ]      1   0:00:00.9  (  62.5 % )     0:00:01.0 /  0:00:01.0    1.0
[05/31 13:55:29    257s] [ FullDelayCalc          ]      2   0:00:00.1  (   9.9 % )     0:00:00.1 /  0:00:00.1    0.9
[05/31 13:55:29    257s] [ TimingUpdate           ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:55:29    257s] [ TimingReport           ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[05/31 13:55:29    257s] [ GenerateReports        ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.5
[05/31 13:55:29    257s] [ MISC                   ]          0:00:00.1  (   7.1 % )     0:00:00.1 /  0:00:00.1    0.8
[05/31 13:55:29    257s] ---------------------------------------------------------------------------------------------
[05/31 13:55:29    257s]  timeDesign #4 TOTAL                0:00:01.4  ( 100.0 % )     0:00:01.4 /  0:00:01.3    1.0
[05/31 13:55:29    257s] ---------------------------------------------------------------------------------------------
[05/31 13:55:29    257s] 
[05/31 13:57:16    265s] <CMD> verify_drc
[05/31 13:57:16    265s] #-check_same_via_cell true               # bool, default=false, user setting
[05/31 13:57:16    265s]  *** Starting Verify DRC (MEM: 4725.7) ***
[05/31 13:57:16    265s] 
[05/31 13:57:16    265s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 13:57:16    265s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 13:57:16    265s]   VERIFY DRC ...... Starting Verification
[05/31 13:57:16    265s]   VERIFY DRC ...... Initializing
[05/31 13:57:16    265s]   VERIFY DRC ...... Deleting Existing Violations
[05/31 13:57:16    265s]   VERIFY DRC ...... Creating Sub-Areas
[05/31 13:57:16    265s]  VERIFY_DRC: checking all layers except LB to LB ...
[05/31 13:57:16    265s]   VERIFY DRC ...... Using new threading
[05/31 13:57:16    265s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 7.076 6.880} 1 of 1
[05/31 13:57:16    265s]   VERIFY DRC ...... Sub-Area : 1 complete 2 Viols.
[05/31 13:57:16    265s]  VERIFY_DRC: checking layers from LB to LB ...
[05/31 13:57:16    265s]   VERIFY DRC ...... Using new threading
[05/31 13:57:16    265s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 7.076 6.880} 1 of 1
[05/31 13:57:16    265s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[05/31 13:57:16    265s] 
[05/31 13:57:16    265s]   Verification Complete : 2 Viols.
[05/31 13:57:16    265s] 
[05/31 13:57:16    265s]  Violation Summary By Layer and Type:
[05/31 13:57:16    265s] 
[05/31 13:57:16    265s] 	          Short   C2MCon   Totals
[05/31 13:57:16    265s] 	M1            1        0        1
[05/31 13:57:16    265s] 	V1            0        1        1
[05/31 13:57:16    265s] 	Totals        1        1        2
[05/31 13:57:16    265s] 
[05/31 13:57:16    265s]  *** End Verify DRC (CPU TIME: 0:00:00.0  ELAPSED TIME: 0:00:00.0  MEM: 256.1M) ***
[05/31 13:57:16    265s] 
[05/31 13:57:27    266s] <CMD> verify_connectivity
[05/31 13:57:27    266s] VERIFY_CONNECTIVITY use new engine.
[05/31 13:57:27    266s] 
[05/31 13:57:27    266s] ******** Start: VERIFY CONNECTIVITY ********
[05/31 13:57:27    266s] Start Time: Sat May 31 13:57:27 2025
[05/31 13:57:27    266s] 
[05/31 13:57:27    266s] Design Name: adder
[05/31 13:57:27    266s] Database Units: 1000
[05/31 13:57:27    266s] Design Boundary: (0.0000, 0.0000) (7.0760, 6.8800)
[05/31 13:57:27    266s] Error Limit = 1000; Warning Limit = 50
[05/31 13:57:27    266s] Check all nets
[05/31 13:57:27    266s] Net vdd: has special routes with opens, dangling Wire.
[05/31 13:57:27    266s] Net gnd: has special routes with opens, dangling Wire.
[05/31 13:57:27    266s] 
[05/31 13:57:27    266s] Begin Summary 
[05/31 13:57:27    266s]     10 Problem(s) (IMPVFC-200): Special Wires: Pieces of the net are not connected together.
[05/31 13:57:27    266s]     3 Problem(s) (IMPVFC-94): The net has dangling wire(s).
[05/31 13:57:27    266s]     13 total info(s) created.
[05/31 13:57:27    266s] End Summary
[05/31 13:57:27    266s] 
[05/31 13:57:27    266s] End Time: Sat May 31 13:57:27 2025
[05/31 13:57:27    266s] Time Elapsed: 0:00:00.0
[05/31 13:57:27    266s] 
[05/31 13:57:27    266s] ******** End: VERIFY CONNECTIVITY ********
[05/31 13:57:27    266s]   Verification Complete : 13 Viols.  0 Wrngs.
[05/31 13:57:27    266s]   (CPU Time: 0:00:00.0  MEM: 0.000M)
[05/31 13:57:27    266s] 
[05/31 13:58:48    272s] <CMD> addRing -nets {vdd gnd} -layer {top M1 bottom M1 left M2 right M2} -width 0.5 -spacing 0.1 -offset 0.1
[05/31 13:58:48    272s] #% Begin addRing (date=05/31 13:58:48, mem=3585.8M)
[05/31 13:58:48    272s] 
[05/31 13:58:48    272s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 4737.7M)
[05/31 13:58:48    272s] **WARN: (IMPPP-193):	The currently specified top spacing 0.100000  might create min enclosed area violation. The required min enclosed area for layer M1 is 0.160000. If violation happens, increase the spacing to around 0.450000. The recommended spacing is the square root of min enclosure area.
[05/31 13:58:48    272s] **WARN: (IMPPP-193):	The currently specified bottom spacing 0.100000  might create min enclosed area violation. The required min enclosed area for layer M1 is 0.160000. If violation happens, increase the spacing to around 0.450000. The recommended spacing is the square root of min enclosure area.
[05/31 13:58:48    272s] **WARN: (IMPPP-193):	The currently specified left spacing 0.100000  might create min enclosed area violation. The required min enclosed area for layer M2 is 0.160000. If violation happens, increase the spacing to around 0.450000. The recommended spacing is the square root of min enclosure area.
[05/31 13:58:48    272s] **WARN: (IMPPP-193):	The currently specified right spacing 0.100000  might create min enclosed area violation. The required min enclosed area for layer M2 is 0.160000. If violation happens, increase the spacing to around 0.450000. The recommended spacing is the square root of min enclosure area.
[05/31 13:58:48    272s] **WARN: (IMPPP-220):	The power planner does not create core rings outside the design boundary. Check the design boundary, or specify valid offsets.
[05/31 13:58:48    272s] **WARN: (IMPPP-4051):	Failed to add rings, because the IO cells might contain gaps. Run the 'addIoFiller' command to fill gaps between the cells and try again.
[05/31 13:58:48    272s] Type 'man IMPPP-4051' for more detail.
[05/31 13:58:48    272s] #% End addRing (date=05/31 13:58:48, total cpu=0:00:00.0, real=0:00:00.0, peak res=3585.9M, current mem=3585.9M)
[05/31 13:59:14    274s] <CMD> addRing -nets {vdd gnd} -layer {top M1 bottom M1 left M2 right M2} -width 0.1 -spacing 0.1 -offset 0.1
[05/31 13:59:14    274s] #% Begin addRing (date=05/31 13:59:14, mem=3585.8M)
[05/31 13:59:14    274s] 
[05/31 13:59:14    274s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 4737.8M)
[05/31 13:59:14    274s] **WARN: (IMPPP-193):	The currently specified top spacing 0.100000  might create min enclosed area violation. The required min enclosed area for layer M1 is 0.160000. If violation happens, increase the spacing to around 0.450000. The recommended spacing is the square root of min enclosure area.
[05/31 13:59:14    274s] **WARN: (IMPPP-193):	The currently specified bottom spacing 0.100000  might create min enclosed area violation. The required min enclosed area for layer M1 is 0.160000. If violation happens, increase the spacing to around 0.450000. The recommended spacing is the square root of min enclosure area.
[05/31 13:59:14    274s] **WARN: (IMPPP-193):	The currently specified left spacing 0.100000  might create min enclosed area violation. The required min enclosed area for layer M2 is 0.160000. If violation happens, increase the spacing to around 0.450000. The recommended spacing is the square root of min enclosure area.
[05/31 13:59:14    274s] **WARN: (IMPPP-193):	The currently specified right spacing 0.100000  might create min enclosed area violation. The required min enclosed area for layer M2 is 0.160000. If violation happens, increase the spacing to around 0.450000. The recommended spacing is the square root of min enclosure area.
[05/31 13:59:14    274s] Ring generation is complete.
[05/31 13:59:14    274s] vias are now being generated.
[05/31 13:59:14    274s] addRing created 8 wires.
[05/31 13:59:14    274s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[05/31 13:59:14    274s] +--------+----------------+----------------+
[05/31 13:59:14    274s] |  Layer |     Created    |     Deleted    |
[05/31 13:59:14    274s] +--------+----------------+----------------+
[05/31 13:59:14    274s] |   M1   |        4       |       NA       |
[05/31 13:59:14    274s] |   V1   |        8       |        0       |
[05/31 13:59:14    274s] |   M2   |        4       |       NA       |
[05/31 13:59:14    274s] +--------+----------------+----------------+
[05/31 13:59:14    274s] #% End addRing (date=05/31 13:59:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=3587.2M, current mem=3587.2M)
[05/31 13:59:17    275s] <CMD> zoomBox 3.97500 0.91000 6.69500 3.33700
[05/31 13:59:17    275s] <CMD> zoomBox 4.30600 0.99900 6.61800 3.06200
[05/31 13:59:18    275s] <CMD> zoomBox 3.97500 0.91000 6.69500 3.33700
[05/31 13:59:18    275s] <CMD> zoomBox 3.58500 0.80500 6.78500 3.66100
[05/31 13:59:23    275s] <CMD> sroute -nets {vdd gnd}
[05/31 13:59:23    275s] #% Begin sroute (date=05/31 13:59:23, mem=3587.2M)
[05/31 13:59:23    275s] *** Begin SPECIAL ROUTE on Sat May 31 13:59:23 2025 ***
[05/31 13:59:23    275s] SPECIAL ROUTE ran on directory: /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr
[05/31 13:59:23    275s] SPECIAL ROUTE ran on machine: linrack12.bioeelocal (Linux 4.18.0-553.22.1.el8_10.x86_64 Xeon 2.40Ghz)
[05/31 13:59:23    275s] 
[05/31 13:59:23    275s] Begin option processing ...
[05/31 13:59:23    275s] srouteConnectPowerBump set to false
[05/31 13:59:23    275s] routeSelectNet set to "vdd gnd"
[05/31 13:59:23    275s] routeSpecial set to true
[05/31 13:59:23    275s] srouteConnectConverterPin set to false
[05/31 13:59:23    275s] srouteFollowCorePinEnd set to 3
[05/31 13:59:23    275s] srouteJogControl set to "preferWithChanges differentLayer"
[05/31 13:59:23    275s] sroutePadPinAllPorts set to true
[05/31 13:59:23    275s] sroutePreserveExistingRoutes set to true
[05/31 13:59:23    275s] srouteRoutePowerBarPortOnBothDir set to true
[05/31 13:59:23    275s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2413.00 megs.
[05/31 13:59:23    275s] 
[05/31 13:59:23    275s] Reading DB technology information...
[05/31 13:59:23    275s] Finished reading DB technology information.
[05/31 13:59:23    275s] Reading floorplan and netlist information...
[05/31 13:59:23    275s] Finished reading floorplan and netlist information.
[05/31 13:59:23    275s] **WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
[05/31 13:59:24    276s] Read in 23 layers, 11 routing layers, 1 overlap layer
[05/31 13:59:24    276s] Read in 1371 macros, 7 used
[05/31 13:59:24    276s] Read in 54 components
[05/31 13:59:24    276s]   54 core components: 0 unplaced, 54 placed, 0 fixed
[05/31 13:59:24    276s] Read in 29 physical pins
[05/31 13:59:24    276s]   29 physical pins: 0 unplaced, 29 placed, 0 fixed
[05/31 13:59:24    276s] Read in 29 nets
[05/31 13:59:24    276s] Read in 2 special nets, 2 routed
[05/31 13:59:24    276s] Read in 137 terminals
[05/31 13:59:24    276s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
[05/31 13:59:24    276s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
[05/31 13:59:24    276s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
[05/31 13:59:24    276s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
[05/31 13:59:24    276s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
[05/31 13:59:24    276s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
[05/31 13:59:24    276s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
[05/31 13:59:24    276s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
[05/31 13:59:24    276s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
[05/31 13:59:24    276s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
[05/31 13:59:24    276s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
[05/31 13:59:24    276s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
[05/31 13:59:24    276s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
[05/31 13:59:24    276s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
[05/31 13:59:24    276s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
[05/31 13:59:24    276s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
[05/31 13:59:24    276s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
[05/31 13:59:24    276s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
[05/31 13:59:24    276s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
[05/31 13:59:24    276s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
[05/31 13:59:24    276s] **WARN: (EMS-27):	Message (IMPSR-4305) has exceeded the current message display limit of 20.
[05/31 13:59:24    276s] To increase the message display limit, refer to the product command reference manual.
[05/31 13:59:24    276s] 2 nets selected.
[05/31 13:59:24    276s] 
[05/31 13:59:24    276s] Begin power routing ...
[05/31 13:59:24    276s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 13:59:24    276s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 13:59:24    276s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the vdd net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[05/31 13:59:24    276s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the vdd net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[05/31 13:59:24    276s] Type 'man IMPSR-1256' for more detail.
[05/31 13:59:24    276s] Cannot find any AREAIO class pad pin of net vdd. Check net list, or change port class in the technology file, or change option to include pin in given range.
[05/31 13:59:24    276s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the gnd net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[05/31 13:59:24    276s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the gnd net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[05/31 13:59:24    276s] Type 'man IMPSR-1256' for more detail.
[05/31 13:59:24    276s] Cannot find any AREAIO class pad pin of net gnd. Check net list, or change port class in the technology file, or change option to include pin in given range.
[05/31 13:59:24    276s] CPU time for vdd FollowPin 0 seconds
[05/31 13:59:24    276s] CPU time for gnd FollowPin 0 seconds
[05/31 13:59:24    276s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer V1 at (6.13, 3.13) (6.23, 3.15).
[05/31 13:59:24    276s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer V1 at (6.13, 3.13) (6.23, 3.15).
[05/31 13:59:24    276s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer V1 at (6.11, 3.13) (6.16, 3.15).
[05/31 13:59:24    276s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer V1 at (6.10, 3.13) (6.16, 3.15).
[05/31 13:59:24    276s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer V1 at (6.33, 2.54) (6.43, 2.58).
[05/31 13:59:24    276s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer V1 at (6.33, 2.54) (6.43, 2.58).
[05/31 13:59:24    276s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer V1 at (6.36, 2.55) (6.41, 2.58).
[05/31 13:59:24    276s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer V1 at (6.36, 2.55) (6.42, 2.58).
[05/31 13:59:24    276s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer V1 at (6.33, 3.62) (6.38, 3.70).
[05/31 13:59:24    276s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer V1 at (6.33, 3.62) (6.38, 3.70).
[05/31 13:59:24    276s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer V1 at (6.33, 4.70) (6.38, 4.78).
[05/31 13:59:24    276s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer V1 at (6.33, 4.70) (6.38, 4.78).
[05/31 13:59:24    276s]   Number of IO ports routed: 0
[05/31 13:59:24    276s]   Number of Block ports routed: 0
[05/31 13:59:24    276s]   Number of Stripe ports routed: 0
[05/31 13:59:24    276s]   Number of Core ports routed: 20
[05/31 13:59:24    276s]   Number of Pad ports routed: 0
[05/31 13:59:24    276s]   Number of Power Bump ports routed: 0
[05/31 13:59:24    276s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2416.00 megs.
[05/31 13:59:24    276s] 
[05/31 13:59:24    276s] 
[05/31 13:59:24    276s] 
[05/31 13:59:24    276s]  Begin updating DB with routing results ...
[05/31 13:59:24    276s]  Updating DB with 29 io pins ...
[05/31 13:59:24    276s]  Updating DB with 0 via definition ...
[05/31 13:59:24    276s] sroute created 18 wires.
[05/31 13:59:24    276s] ViaGen created 16 vias, deleted 0 via to avoid violation.
[05/31 13:59:24    276s] +--------+----------------+----------------+
[05/31 13:59:24    276s] |  Layer |     Created    |     Deleted    |
[05/31 13:59:24    276s] +--------+----------------+----------------+
[05/31 13:59:24    276s] |   M1   |       16       |       NA       |
[05/31 13:59:24    276s] |   V1   |       16       |        0       |
[05/31 13:59:24    276s] |   M2   |        2       |       NA       |
[05/31 13:59:24    276s] +--------+----------------+----------------+
[05/31 13:59:24    276s] #% End sroute (date=05/31 13:59:24, total cpu=0:00:00.8, real=0:00:01.0, peak res=3609.3M, current mem=3609.3M)
[05/31 13:59:28    276s] <CMD> verify_connectivity
[05/31 13:59:28    276s] VERIFY_CONNECTIVITY use new engine.
[05/31 13:59:28    276s] 
[05/31 13:59:28    276s] ******** Start: VERIFY CONNECTIVITY ********
[05/31 13:59:28    276s] Start Time: Sat May 31 13:59:28 2025
[05/31 13:59:28    276s] 
[05/31 13:59:28    276s] Design Name: adder
[05/31 13:59:28    276s] Database Units: 1000
[05/31 13:59:28    276s] Design Boundary: (0.0000, 0.0000) (7.0760, 6.8800)
[05/31 13:59:28    276s] Error Limit = 1000; Warning Limit = 50
[05/31 13:59:28    276s] Check all nets
[05/31 13:59:28    276s] 
[05/31 13:59:28    276s] Begin Summary 
[05/31 13:59:28    276s]   Found no problems or warnings.
[05/31 13:59:28    276s] End Summary
[05/31 13:59:28    276s] 
[05/31 13:59:28    276s] End Time: Sat May 31 13:59:28 2025
[05/31 13:59:28    276s] Time Elapsed: 0:00:00.0
[05/31 13:59:28    276s] 
[05/31 13:59:28    276s] ******** End: VERIFY CONNECTIVITY ********
[05/31 13:59:28    276s]   Verification Complete : 0 Viols.  0 Wrngs.
[05/31 13:59:28    276s]   (CPU Time: 0:00:00.0  MEM: 0.000M)
[05/31 13:59:28    276s] 
[05/31 13:59:32    277s] <CMD> verify_drc
[05/31 13:59:32    277s] #-check_same_via_cell true               # bool, default=false, user setting
[05/31 13:59:32    277s]  *** Starting Verify DRC (MEM: 4742.2) ***
[05/31 13:59:32    277s] 
[05/31 13:59:32    277s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 13:59:32    277s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 13:59:32    277s]   VERIFY DRC ...... Starting Verification
[05/31 13:59:32    277s]   VERIFY DRC ...... Initializing
[05/31 13:59:33    277s]   VERIFY DRC ...... Deleting Existing Violations
[05/31 13:59:33    277s]   VERIFY DRC ...... Creating Sub-Areas
[05/31 13:59:33    277s]  VERIFY_DRC: checking all layers except LB to LB ...
[05/31 13:59:33    277s]   VERIFY DRC ...... Using new threading
[05/31 13:59:33    277s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 7.076 6.880} 1 of 1
[05/31 13:59:33    277s]   VERIFY DRC ...... Sub-Area : 1 complete 29 Viols.
[05/31 13:59:33    277s]  VERIFY_DRC: checking layers from LB to LB ...
[05/31 13:59:33    277s]   VERIFY DRC ...... Using new threading
[05/31 13:59:33    277s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 7.076 6.880} 1 of 1
[05/31 13:59:33    277s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[05/31 13:59:33    277s] 
[05/31 13:59:33    277s]   Verification Complete : 29 Viols.
[05/31 13:59:33    277s] 
[05/31 13:59:33    277s]  Violation Summary By Layer and Type:
[05/31 13:59:33    277s] 
[05/31 13:59:33    277s] 	          Short   MetSpc   EOLSpc   C2MCon   Totals
[05/31 13:59:33    277s] 	M1            3        0        0        0        3
[05/31 13:59:33    277s] 	V1            0        0        0        1        1
[05/31 13:59:33    277s] 	M2           22        2        1        0       25
[05/31 13:59:33    277s] 	Totals       25        2        1        1       29
[05/31 13:59:33    277s] 
[05/31 13:59:33    277s]  *** End Verify DRC (CPU TIME: 0:00:00.0  ELAPSED TIME: 0:00:00.0  MEM: 256.1M) ***
[05/31 13:59:33    277s] 
[05/31 13:59:37    277s] <CMD> zoomBox 0.85600 0.03900 8.07200 6.47800
[05/31 13:59:38    277s] <CMD> zoomBox -2.22500 -0.82600 9.52500 9.65900
[05/31 13:59:40    277s] <CMD> zoomBox -0.57100 0.82800 4.64200 5.48000
[05/31 13:59:54    279s] <CMD> editDelete -regular_wire_with_drc
[05/31 13:59:59    279s] <CMD> routeDesign
[05/31 13:59:59    279s] #% Begin routeDesign (date=05/31 13:59:59, mem=3610.8M)
[05/31 13:59:59    279s] ### Time Record (routeDesign) is installed.
[05/31 13:59:59    279s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3602.96 (MB), peak = 4387.34 (MB)
[05/31 13:59:59    279s] AAE_INFO: Pre Route call back at the beginning of routeDesign
[05/31 13:59:59    279s] #**INFO: setDesignMode -flowEffort extreme
[05/31 13:59:59    279s] #**INFO: setDesignMode -powerEffort none
[05/31 13:59:59    279s] #WARNING (NRIG-132) Design is detail routed, ignore -trackOpt!
[05/31 13:59:59    279s] **INFO: User settings:
[05/31 13:59:59    279s] setNanoRouteMode -route_detail_antenna_factor                                             1
[05/31 13:59:59    279s] setNanoRouteMode -route_detail_end_iteration                                              30
[05/31 13:59:59    279s] setNanoRouteMode -route_detail_exp_enable_adv_polygon_checker                             false
[05/31 13:59:59    279s] setNanoRouteMode -route_detail_fix_antenna                                                true
[05/31 13:59:59    279s] setNanoRouteMode -route_detail_post_route_spread_wire                                     true
[05/31 13:59:59    279s] setNanoRouteMode -route_detail_search_and_repair                                          true
[05/31 13:59:59    279s] setNanoRouteMode -drouteStartIteration                                                    0
[05/31 13:59:59    279s] setNanoRouteMode -route_detail_use_lef_pin_taper_rule                                     true
[05/31 13:59:59    279s] setNanoRouteMode -route_detail_use_min_spacing_for_blockage                               auto
[05/31 13:59:59    279s] setNanoRouteMode -route_detail_use_multi_cut_via_effort                                   medium
[05/31 13:59:59    279s] setNanoRouteMode -route_route_side                                                        front
[05/31 13:59:59    279s] setNanoRouteMode -extract_design_signature                                                89083935
[05/31 13:59:59    279s] setNanoRouteMode -extract_rc_model_file                                                   rc_model.bin
[05/31 13:59:59    279s] setNanoRouteMode -route_extract_third_party_compatible                                    false
[05/31 13:59:59    279s] setNanoRouteMode -route_global_exp_minimize_detour                                        false
[05/31 13:59:59    279s] setNanoRouteMode -route_global_exp_timing_driven_std_delay                                6.1
[05/31 13:59:59    279s] setNanoRouteMode -route_global_exp_timing_driven_use_tif_timing_engine_for_import_design  false
[05/31 13:59:59    279s] setNanoRouteMode -route_antenna_diode_insertion                                           false
[05/31 13:59:59    279s] setNanoRouteMode -route_si_effort                                                         high
[05/31 13:59:59    279s] setNanoRouteMode -route_strict_honor_route_rule                                           false
[05/31 13:59:59    279s] setNanoRouteMode -route_with_si_driven                                                    true
[05/31 13:59:59    279s] setNanoRouteMode -route_with_si_post_route_fix                                            false
[05/31 13:59:59    279s] setNanoRouteMode -route_with_timing_driven                                                true
[05/31 13:59:59    279s] setDesignMode -congEffort                                                                 high
[05/31 13:59:59    279s] setDesignMode -flowEffort                                                                 extreme
[05/31 13:59:59    279s] setDesignMode -process                                                                    22
[05/31 13:59:59    279s] setExtractRCMode -coupled                                                                 true
[05/31 13:59:59    279s] setExtractRCMode -coupling_c_th                                                           0.1
[05/31 13:59:59    279s] setExtractRCMode -engine                                                                  postRoute
[05/31 13:59:59    279s] setExtractRCMode -noCleanRCDB                                                             true
[05/31 13:59:59    279s] setExtractRCMode -nrNetInMemory                                                           100000
[05/31 13:59:59    279s] setExtractRCMode -relative_c_th                                                           1
[05/31 13:59:59    279s] setExtractRCMode -total_c_th                                                              0
[05/31 13:59:59    279s] setExtractRCMode -virtual_wire_incremental                                                false
[05/31 13:59:59    279s] setDelayCalMode -enable_high_fanout                                                       true
[05/31 13:59:59    279s] setDelayCalMode -eng_enablePrePlacedFlow                                                  false
[05/31 13:59:59    279s] setDelayCalMode -engine                                                                   aae
[05/31 13:59:59    279s] setDelayCalMode -ignoreNetLoad                                                            false
[05/31 13:59:59    279s] setDelayCalMode -SIAware                                                                  true
[05/31 13:59:59    279s] setDelayCalMode -socv_accuracy_mode                                                       low
[05/31 13:59:59    279s] setSIMode -separate_delta_delay_on_data                                                   true
[05/31 13:59:59    279s] 
[05/31 13:59:59    279s] #**INFO: multi-cut via swapping will be performed after routing.
[05/31 13:59:59    279s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[05/31 13:59:59    279s] OPERPROF: Starting checkPlace at level 1, MEM:4738.3M, EPOCH TIME: 1748714399.247735
[05/31 13:59:59    279s] Processing tracks to init pin-track alignment.
[05/31 13:59:59    279s] z: 1, totalTracks: 1
[05/31 13:59:59    279s] z: 3, totalTracks: 1
[05/31 13:59:59    279s] z: 5, totalTracks: 1
[05/31 13:59:59    279s] z: 7, totalTracks: 1
[05/31 13:59:59    279s] #spOpts: N=22 dpt autoPA advPA mergeVia=T pinDensity cut2cut hrOri=1 hrSnap=1 
[05/31 13:59:59    279s] #spOpts: rpCkHalo=4 
[05/31 13:59:59    279s] Cell adder LLGs are deleted
[05/31 13:59:59    279s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:59:59    279s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:59:59    279s] # Building adder llgBox search-tree.
[05/31 13:59:59    279s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4738.3M, EPOCH TIME: 1748714399.257575
[05/31 13:59:59    279s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:59:59    279s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:59:59    279s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:4738.3M, EPOCH TIME: 1748714399.257961
[05/31 13:59:59    279s] Max number of tech site patterns supported in site array is 256.
[05/31 13:59:59    279s] Core basic site is GF22_DST
[05/31 13:59:59    279s] Processing tracks to init pin-track alignment.
[05/31 13:59:59    279s] z: 1, totalTracks: 1
[05/31 13:59:59    279s] z: 3, totalTracks: 1
[05/31 13:59:59    279s] z: 5, totalTracks: 1
[05/31 13:59:59    279s] z: 7, totalTracks: 1
[05/31 13:59:59    279s] Found no cell that needs special alignment to tracks, so switching off the check.
[05/31 13:59:59    279s] After signature check, allow fast init is false, keep pre-filter is true.
[05/31 13:59:59    279s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/31 13:59:59    279s] SiteArray: non-trimmed site array dimensions = 9 x 43
[05/31 13:59:59    279s] SiteArray: use 12,288 bytes
[05/31 13:59:59    279s] SiteArray: current memory after site array memory allocation 4738.3M
[05/31 13:59:59    279s] SiteArray: FP blocked sites are writable
[05/31 13:59:59    279s] SiteArray: number of non floorplan blocked sites for llg default is 387
[05/31 13:59:59    279s] Atter site array init, number of instance map data is 0.
[05/31 13:59:59    279s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.002, REAL:0.002, MEM:4738.3M, EPOCH TIME: 1748714399.259595
[05/31 13:59:59    279s] 
[05/31 13:59:59    279s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[05/31 13:59:59    279s] 
[05/31 13:59:59    279s]  Skipping Pre_CCE_Colorizing (1369+2)!
[05/31 13:59:59    279s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.002, REAL:0.002, MEM:4738.3M, EPOCH TIME: 1748714399.259773
[05/31 13:59:59    279s] OPERPROF:   Starting Placement-Init-Reg-Wire-Search-Tree at level 2, MEM:4738.3M, EPOCH TIME: 1748714399.259840
[05/31 13:59:59    279s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[05/31 13:59:59    279s] OPERPROF:   Finished Placement-Init-Reg-Wire-Search-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4738.3M, EPOCH TIME: 1748714399.259935
[05/31 13:59:59    279s] Begin checking placement ... (start mem=4738.3M, init mem=4738.3M)
[05/31 13:59:59    279s] Begin checking exclusive groups violation ...
[05/31 13:59:59    279s] There are 0 groups to check, max #box is 0, total #box is 0
[05/31 13:59:59    279s] Finished checking exclusive groups violations. Found 0 Vio.
[05/31 13:59:59    279s] 
[05/31 13:59:59    279s] Running CheckPlace using 1 thread in normal mode...
[05/31 13:59:59    279s] 
[05/31 13:59:59    279s] ...checkPlace normal is done!
[05/31 13:59:59    279s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:4738.3M, EPOCH TIME: 1748714399.260844
[05/31 13:59:59    279s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:4738.3M, EPOCH TIME: 1748714399.260949
[05/31 13:59:59    279s] *info: Placed = 54            
[05/31 13:59:59    279s] *info: Unplaced = 0           
[05/31 13:59:59    279s] Placement Density:83.46%(20/24)
[05/31 13:59:59    279s] Placement Density (including fixed std cells):83.46%(20/24)
[05/31 13:59:59    279s] Cell adder LLGs are deleted
[05/31 13:59:59    279s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:54).
[05/31 13:59:59    279s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:59:59    279s] # Resetting pin-track-align track data.
[05/31 13:59:59    279s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:59:59    279s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/31 13:59:59    279s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=4738.3M)
[05/31 13:59:59    279s] OPERPROF: Finished checkPlace at level 1, CPU:0.016, REAL:0.016, MEM:4738.3M, EPOCH TIME: 1748714399.263510
[05/31 13:59:59    279s] 
[05/31 13:59:59    279s] changeUseClockNetStatus Option :  -noFixedNetWires 
[05/31 13:59:59    279s] *** Changed status on (0) nets in Clock.
[05/31 13:59:59    279s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=4738.3M) ***
[05/31 13:59:59    279s] #**INFO: auto set of droutePostRouteSwapVia to multiCut
[05/31 13:59:59    279s] % Begin globalDetailRoute (date=05/31 13:59:59, mem=3595.9M)
[05/31 13:59:59    279s] 
[05/31 13:59:59    279s] globalDetailRoute
[05/31 13:59:59    279s] 
[05/31 13:59:59    279s] #Start globalDetailRoute on Sat May 31 13:59:59 2025
[05/31 13:59:59    279s] #
[05/31 13:59:59    279s] ### Time Record (globalDetailRoute) is installed.
[05/31 13:59:59    279s] ### Time Record (Pre Callback) is installed.
[05/31 13:59:59    279s] Closing parasitic data file '/tmp/innovus_temp_1000984_linrack12.bioeelocal_ssokolovskiy_5P1KWF/adder_1000984_D7QD9H.rcdb.d/adder.rcdb.d': 80 access done (mem: 4738.285M)
[05/31 13:59:59    279s] eee: RC Grid memory freed = 1188 (3 X 3 X 11 X 12b)
[05/31 13:59:59    279s] ### Time Record (Pre Callback) is uninstalled.
[05/31 13:59:59    279s] ### Time Record (DB Import) is installed.
[05/31 13:59:59    279s] ### Time Record (Timing Data Generation) is installed.
[05/31 13:59:59    279s] #Warning: design is detail-routed. Trial route is skipped!
[05/31 13:59:59    279s] ### Time Record (Timing Data Generation) is uninstalled.
[05/31 13:59:59    279s] eee: RC Grid memory allocated = 1188 (3 X 3 X 11 X 12b)
[05/31 13:59:59    279s] eee: pegSigSF=1.070000
[05/31 13:59:59    279s] Initializing multi-corner resistance tables ...
[05/31 13:59:59    279s] eee: Grid unit RC data computation started
[05/31 13:59:59    279s] eee: Grid unit RC data computation completed
[05/31 13:59:59    279s] eee: l=1 avDens=0.003059 usedTrk=0.569630 availTrk=186.206897 sigTrk=0.569630
[05/31 13:59:59    279s] eee: l=2 avDens=0.026383 usedTrk=7.123518 availTrk=270.000000 sigTrk=7.123518
[05/31 13:59:59    279s] eee: l=3 avDens=0.056449 usedTrk=10.160741 availTrk=180.000000 sigTrk=10.160741
[05/31 13:59:59    279s] eee: l=4 avDens=0.063233 usedTrk=11.381852 availTrk=180.000000 sigTrk=11.381852
[05/31 13:59:59    279s] eee: l=5 avDens=0.018333 usedTrk=3.300000 availTrk=180.000000 sigTrk=3.300000
[05/31 13:59:59    279s] eee: l=6 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 13:59:59    279s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 13:59:59    279s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 13:59:59    279s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 13:59:59    279s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 13:59:59    279s] eee: l=11 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 13:59:59    279s] eee: LAM-FP: thresh=1 ; dimX=88.450000 ; dimY=86.000000 ; multX=1.000000 ; multY=1.000000 ; minP=80 ; fpMult=1.000000 ;
[05/31 13:59:59    279s] eee: LAM: n=32 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.452500 aWlH=0.000000 lMod=0 pMax=0.874400 pMod=80 pModAss=50 wcR=0.664000 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.660000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[05/31 13:59:59    279s] eee: NetCapCache creation started. (Current Mem: 4744.285M) 
[05/31 13:59:59    279s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 4744.285M) 
[05/31 13:59:59    279s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(7.076000, 6.880000)], Layers = [f(11) b(0)], Grid size = 5.400000 um, Grid Dim = (2 X 2)
[05/31 13:59:59    279s] eee: Metal Layers Info:
[05/31 13:59:59    279s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/31 13:59:59    279s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[05/31 13:59:59    279s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/31 13:59:59    279s] eee: |       M1 |   1 |   0.040 |   0.040 |   0.116 |  0.159 |  14.77 | V | 0 |  1 |
[05/31 13:59:59    279s] eee: |       M2 |   2 |   0.040 |   0.040 |   0.080 |  0.174 |  20.55 | H | 0 |  1 |
[05/31 13:59:59    279s] eee: |       C1 |   3 |   0.044 |   0.046 |   0.090 |  0.185 |  12.71 | V | 0 |  1 |
[05/31 13:59:59    279s] eee: |       C2 |   4 |   0.044 |   0.046 |   0.090 |  0.184 |  12.75 | H | 0 |  1 |
[05/31 13:59:59    279s] eee: |       C3 |   5 |   0.044 |   0.046 |   0.090 |  0.184 |  12.71 | V | 0 |  1 |
[05/31 13:59:59    279s] eee: |       C4 |   6 |   0.044 |   0.046 |   0.090 |  0.185 |  12.70 | H | 0 |  1 |
[05/31 13:59:59    279s] eee: |       C5 |   7 |   0.044 |   0.046 |   0.090 |  0.194 |  12.75 | V | 0 |  1 |
[05/31 13:59:59    279s] eee: |       JA |   8 |   0.450 |   0.450 |   0.900 |  0.371 |   0.03 | H | 0 |  1 |
[05/31 13:59:59    279s] eee: |       QA |   9 |   1.200 |   1.200 |   2.400 |  0.385 |   0.01 | V | 0 |  1 |
[05/31 13:59:59    279s] eee: |       QB |  10 |   1.200 |   1.200 |   2.400 |  0.372 |   0.01 | H | 0 |  1 |
[05/31 13:59:59    279s] eee: |       LB |  11 |   1.800 |   1.800 |   3.600 |  0.366 |   0.01 | V | 0 |  1 |
[05/31 13:59:59    279s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/31 13:59:59    279s] eee: uC/uR for corner rc_slow, min-width/min-spacing, 30 perc over/under densities.
[05/31 13:59:59    279s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC51_b_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 13:59:59    279s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC51_b_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 13:59:59    279s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC50_a_7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 13:59:59    279s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC50_a_7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 13:59:59    279s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC49_sum_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 13:59:59    279s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC49_sum_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 13:59:59    279s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC48_sum_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 13:59:59    279s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC48_sum_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 13:59:59    279s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC46_a_8 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 13:59:59    279s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC46_a_8 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 13:59:59    279s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC45_sum_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 13:59:59    279s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC45_sum_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 13:59:59    279s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC44_b_6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 13:59:59    279s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC44_b_6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 13:59:59    279s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC43_sum_5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 13:59:59    279s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC43_sum_5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 13:59:59    279s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC42_sum_4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 13:59:59    279s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC42_sum_4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 13:59:59    279s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC41_sum_6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 13:59:59    279s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC41_sum_6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 13:59:59    279s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[05/31 13:59:59    279s] #To increase the message display limit, refer to the product command reference manual.
[05/31 13:59:59    279s] ### Net info: total nets: 84
[05/31 13:59:59    279s] ### Net info: dirty nets: 14
[05/31 13:59:59    279s] ### Net info: marked as disconnected nets: 0
[05/31 13:59:59    279s] ### Net info: fully routed nets: 66
[05/31 13:59:59    279s] ### Net info: trivial (< 2 pins) nets: 4
[05/31 13:59:59    279s] ### Net info: unrouted nets: 14
[05/31 13:59:59    279s] ### Net info: re-extraction nets: 0
[05/31 13:59:59    279s] ### Net info: ignored nets: 0
[05/31 13:59:59    279s] ### Net info: skip routing nets: 0
[05/31 13:59:59    279s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 13:59:59    279s] #Start reading timing information from file .timing_file_1000984.tif.gz ...
[05/31 13:59:59    279s] #Read in timing information for 29 ports, 10 instances from timing file .timing_file_1000984.tif.gz.
[05/31 13:59:59    279s] ### import design signature (217): route=241572407 fixed_route=463444023 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=2145397090 dirty_area=0 del_dirty_area=0 cell=825922003 placement=757574675 pin_access=1447258343 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=463444023 sns=463444023
[05/31 13:59:59    279s] ### Time Record (DB Import) is uninstalled.
[05/31 13:59:59    279s] #NanoRoute Version 23.10-p003_1 NR240109-1512/23_10-UB
[05/31 13:59:59    279s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 13:59:59    279s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 13:59:59    279s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 13:59:59    279s] ### Time Record (Data Preparation) is installed.
[05/31 13:59:59    279s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 13:59:59    279s] ### Time Record (Data Preparation) is uninstalled.
[05/31 13:59:59    279s] ### Time Record (Global Routing) is installed.
[05/31 13:59:59    279s] ### Time Record (Global Routing) is uninstalled.
[05/31 13:59:59    279s] #Total number of trivial nets (e.g. < 2 pins) = 4 (skipped).
[05/31 13:59:59    279s] #Total number of routable nets = 80.
[05/31 13:59:59    279s] #Total number of nets in the design = 84.
[05/31 13:59:59    279s] #14 routable nets do not have any wires.
[05/31 13:59:59    279s] #66 routable nets have routed wires.
[05/31 13:59:59    279s] #14 nets will be global routed.
[05/31 13:59:59    279s] ### Time Record (Data Preparation) is installed.
[05/31 13:59:59    279s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 13:59:59    279s] #Start routing data preparation on Sat May 31 13:59:59 2025
[05/31 13:59:59    279s] #
[05/31 13:59:59    279s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 13:59:59    279s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 13:59:59    279s] ### Time Record (Cell Pin Access) is installed.
[05/31 13:59:59    279s] #Rebuild pin access data for design.
[05/31 13:59:59    279s] #Initial pin access analysis.
[05/31 14:00:01    281s] #Detail pin access analysis.
[05/31 14:00:02    282s] ### Time Record (Cell Pin Access) is uninstalled.
[05/31 14:00:02    282s] # M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
[05/31 14:00:02    282s] # M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
[05/31 14:00:02    282s] # C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/31 14:00:02    282s] # C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/31 14:00:02    282s] # C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/31 14:00:02    282s] # C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/31 14:00:02    282s] # C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/31 14:00:02    282s] # JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
[05/31 14:00:02    282s] # QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/31 14:00:02    282s] # QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/31 14:00:02    282s] # LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
[05/31 14:00:02    282s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[05/31 14:00:02    282s] #Bottom routing layer index=1(M1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
[05/31 14:00:02    282s] #shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
[05/31 14:00:02    282s] #pin_access_rlayer=3(C1)
[05/31 14:00:02    282s] #shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=1
[05/31 14:00:02    282s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[05/31 14:00:02    282s] #enable_dpt_layer_shield=F
[05/31 14:00:02    282s] #has_line_end_grid=F
[05/31 14:00:02    282s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3602.03 (MB), peak = 4387.34 (MB)
[05/31 14:00:02    282s] #Regenerating Ggrids automatically.
[05/31 14:00:02    282s] #Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
[05/31 14:00:02    282s] #Using automatically generated G-grids.
[05/31 14:00:03    284s] #Done routing data preparation.
[05/31 14:00:03    284s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 3606.59 (MB), peak = 4387.34 (MB)
[05/31 14:00:03    284s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:00:03    284s] #Start instance access analysis using 1 thread...
[05/31 14:00:03    284s] #Set layer M1 to be advanced pin access layer.
[05/31 14:00:03    284s] ### Time Record (Instance Pin Access) is installed.
[05/31 14:00:03    284s] #0 instance pins are hard to access
[05/31 14:00:03    284s] #Instance access analysis statistics:
[05/31 14:00:03    284s] #Cpu time = 00:00:00
[05/31 14:00:03    284s] #Elapsed time = 00:00:00
[05/31 14:00:03    284s] #Increased memory = 0.00 (MB)
[05/31 14:00:03    284s] #Total memory = 3606.59 (MB)
[05/31 14:00:03    284s] #Peak memory = 4387.34 (MB)
[05/31 14:00:03    284s] ### Time Record (Instance Pin Access) is uninstalled.
[05/31 14:00:03    284s] #
[05/31 14:00:03    284s] #Finished routing data preparation on Sat May 31 14:00:03 2025
[05/31 14:00:03    284s] #
[05/31 14:00:03    284s] #Cpu time = 00:00:05
[05/31 14:00:03    284s] #Elapsed time = 00:00:05
[05/31 14:00:03    284s] #Increased memory = 8.57 (MB)
[05/31 14:00:03    284s] #Total memory = 3606.59 (MB)
[05/31 14:00:03    284s] #Peak memory = 4387.34 (MB)
[05/31 14:00:03    284s] #
[05/31 14:00:03    284s] ### Time Record (Data Preparation) is uninstalled.
[05/31 14:00:03    284s] ### Time Record (Global Routing) is installed.
[05/31 14:00:03    284s] #
[05/31 14:00:03    284s] #Start global routing on Sat May 31 14:00:03 2025
[05/31 14:00:03    284s] #
[05/31 14:00:03    284s] #
[05/31 14:00:03    284s] #Start global routing initialization on Sat May 31 14:00:03 2025
[05/31 14:00:03    284s] #
[05/31 14:00:03    284s] #Number of eco nets is 0
[05/31 14:00:03    284s] #
[05/31 14:00:03    284s] #Start global routing data preparation on Sat May 31 14:00:03 2025
[05/31 14:00:03    284s] #
[05/31 14:00:03    284s] ### build_merged_routing_blockage_rect_list starts on Sat May 31 14:00:03 2025 with memory = 3606.59 (MB), peak = 4387.34 (MB)
[05/31 14:00:03    284s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.3 GB
[05/31 14:00:03    284s] #Start routing resource analysis on Sat May 31 14:00:03 2025
[05/31 14:00:03    284s] #
[05/31 14:00:03    284s] ### init_is_bin_blocked starts on Sat May 31 14:00:03 2025 with memory = 3606.59 (MB), peak = 4387.34 (MB)
[05/31 14:00:03    284s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.3 GB
[05/31 14:00:03    284s] ### PDHT_Row_Thread::compute_flow_cap starts on Sat May 31 14:00:03 2025 with memory = 3606.59 (MB), peak = 4387.34 (MB)
[05/31 14:00:03    284s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.3 GB
[05/31 14:00:03    284s] ### adjust_flow_cap starts on Sat May 31 14:00:03 2025 with memory = 3606.59 (MB), peak = 4387.34 (MB)
[05/31 14:00:03    284s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.3 GB
[05/31 14:00:03    284s] ### adjust_flow_per_partial_route_obs starts on Sat May 31 14:00:03 2025 with memory = 3606.59 (MB), peak = 4387.34 (MB)
[05/31 14:00:03    284s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.3 GB
[05/31 14:00:03    284s] ### set_via_blocked starts on Sat May 31 14:00:03 2025 with memory = 3606.59 (MB), peak = 4387.34 (MB)
[05/31 14:00:03    284s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.3 GB
[05/31 14:00:03    284s] ### copy_flow starts on Sat May 31 14:00:03 2025 with memory = 3606.59 (MB), peak = 4387.34 (MB)
[05/31 14:00:03    284s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.3 GB
[05/31 14:00:03    284s] #Routing resource analysis is done on Sat May 31 14:00:03 2025
[05/31 14:00:03    284s] #
[05/31 14:00:03    284s] ### report_flow_cap starts on Sat May 31 14:00:03 2025 with memory = 3606.59 (MB), peak = 4387.34 (MB)
[05/31 14:00:03    284s] #  Resource Analysis:
[05/31 14:00:03    284s] #
[05/31 14:00:03    284s] #               Routing  #Avail      #Track     #Total     %Gcell
[05/31 14:00:03    284s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[05/31 14:00:03    284s] #  --------------------------------------------------------------
[05/31 14:00:03    284s] #  M1             V          10          51          25    60.00%
[05/31 14:00:03    284s] #  M2             H          16          69          25    20.00%
[05/31 14:00:03    284s] #  C1             V          37          42          25     8.00%
[05/31 14:00:03    284s] #  C2             H          48          28          25     0.00%
[05/31 14:00:03    284s] #  C3             V          72           7          25     0.00%
[05/31 14:00:03    284s] #  C4             H          76           0          25     0.00%
[05/31 14:00:03    284s] #  C5             V          79           0          25     0.00%
[05/31 14:00:03    284s] #  JA             H           7           0          25     0.00%
[05/31 14:00:03    284s] #  QA             V           2           0          25    60.00%
[05/31 14:00:03    284s] #  QB             H           2           0          25    60.00%
[05/31 14:00:03    284s] #  LB             V           1           0          25    80.00%
[05/31 14:00:03    284s] #  --------------------------------------------------------------
[05/31 14:00:03    284s] #  Total                    352      23.72%         275    26.18%
[05/31 14:00:03    284s] #
[05/31 14:00:03    284s] #
[05/31 14:00:03    284s] #
[05/31 14:00:03    284s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.3 GB
[05/31 14:00:03    284s] ### analyze_m2_tracks starts on Sat May 31 14:00:03 2025 with memory = 3606.59 (MB), peak = 4387.34 (MB)
[05/31 14:00:03    284s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.3 GB
[05/31 14:00:03    284s] ### report_initial_resource starts on Sat May 31 14:00:03 2025 with memory = 3606.59 (MB), peak = 4387.34 (MB)
[05/31 14:00:03    284s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.3 GB
[05/31 14:00:03    284s] ### mark_pg_pins_accessibility starts on Sat May 31 14:00:03 2025 with memory = 3606.59 (MB), peak = 4387.34 (MB)
[05/31 14:00:03    284s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.3 GB
[05/31 14:00:03    284s] ### set_net_region starts on Sat May 31 14:00:03 2025 with memory = 3606.59 (MB), peak = 4387.34 (MB)
[05/31 14:00:03    284s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.3 GB
[05/31 14:00:03    284s] #
[05/31 14:00:03    284s] #Global routing data preparation is done on Sat May 31 14:00:03 2025
[05/31 14:00:03    284s] #
[05/31 14:00:03    284s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3606.59 (MB), peak = 4387.34 (MB)
[05/31 14:00:03    284s] #
[05/31 14:00:03    284s] ### prepare_level starts on Sat May 31 14:00:03 2025 with memory = 3606.59 (MB), peak = 4387.34 (MB)
[05/31 14:00:03    284s] ### init level 1 starts on Sat May 31 14:00:03 2025 with memory = 3606.59 (MB), peak = 4387.34 (MB)
[05/31 14:00:03    284s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.3 GB
[05/31 14:00:03    284s] ### Level 1 hgrid = 5 X 5
[05/31 14:00:03    284s] ### prepare_level_flow starts on Sat May 31 14:00:03 2025 with memory = 3606.59 (MB), peak = 4387.34 (MB)
[05/31 14:00:03    284s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.3 GB
[05/31 14:00:03    284s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.3 GB
[05/31 14:00:03    284s] #
[05/31 14:00:03    284s] #Global routing initialization is done on Sat May 31 14:00:03 2025
[05/31 14:00:03    284s] #
[05/31 14:00:03    284s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3606.59 (MB), peak = 4387.34 (MB)
[05/31 14:00:03    284s] #
[05/31 14:00:03    284s] #start global routing iteration 1...
[05/31 14:00:03    284s] ### init_flow_edge starts on Sat May 31 14:00:03 2025 with memory = 3606.59 (MB), peak = 4387.34 (MB)
[05/31 14:00:03    284s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.3 GB
[05/31 14:00:03    284s] ### routing at level 1 (topmost level) iter 0
[05/31 14:00:03    284s] ### measure_qor starts on Sat May 31 14:00:03 2025 with memory = 3606.64 (MB), peak = 4387.34 (MB)
[05/31 14:00:03    284s] ### measure_congestion starts on Sat May 31 14:00:03 2025 with memory = 3606.64 (MB), peak = 4387.34 (MB)
[05/31 14:00:03    284s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.3 GB
[05/31 14:00:03    284s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.3 GB
[05/31 14:00:03    284s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3606.64 (MB), peak = 4387.34 (MB)
[05/31 14:00:03    284s] #
[05/31 14:00:03    284s] #start global routing iteration 2...
[05/31 14:00:03    284s] ### routing at level 1 (topmost level) iter 1
[05/31 14:00:03    284s] ### measure_qor starts on Sat May 31 14:00:03 2025 with memory = 3606.64 (MB), peak = 4387.34 (MB)
[05/31 14:00:03    284s] ### measure_congestion starts on Sat May 31 14:00:03 2025 with memory = 3606.64 (MB), peak = 4387.34 (MB)
[05/31 14:00:03    284s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.3 GB
[05/31 14:00:03    284s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.3 GB
[05/31 14:00:03    284s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3606.64 (MB), peak = 4387.34 (MB)
[05/31 14:00:03    284s] #
[05/31 14:00:03    284s] ### route_end starts on Sat May 31 14:00:03 2025 with memory = 3606.64 (MB), peak = 4387.34 (MB)
[05/31 14:00:03    284s] #
[05/31 14:00:03    284s] #Total number of trivial nets (e.g. < 2 pins) = 4 (skipped).
[05/31 14:00:03    284s] #Total number of routable nets = 80.
[05/31 14:00:03    284s] #Total number of nets in the design = 84.
[05/31 14:00:03    284s] #
[05/31 14:00:03    284s] #80 routable nets have routed wires.
[05/31 14:00:03    284s] #
[05/31 14:00:03    284s] #Routed nets constraints summary:
[05/31 14:00:03    284s] #-----------------------------
[05/31 14:00:03    284s] #        Rules   Unconstrained  
[05/31 14:00:03    284s] #-----------------------------
[05/31 14:00:03    284s] #      Default              14  
[05/31 14:00:03    284s] #-----------------------------
[05/31 14:00:03    284s] #        Total              14  
[05/31 14:00:03    284s] #-----------------------------
[05/31 14:00:03    284s] #
[05/31 14:00:03    284s] #Routing constraints summary of the whole design:
[05/31 14:00:03    284s] #-----------------------------
[05/31 14:00:03    284s] #        Rules   Unconstrained  
[05/31 14:00:03    284s] #-----------------------------
[05/31 14:00:03    284s] #      Default              80  
[05/31 14:00:03    284s] #-----------------------------
[05/31 14:00:03    284s] #        Total              80  
[05/31 14:00:03    284s] #-----------------------------
[05/31 14:00:03    284s] #
[05/31 14:00:03    284s] ### adjust_flow_per_partial_route_obs starts on Sat May 31 14:00:03 2025 with memory = 3606.64 (MB), peak = 4387.34 (MB)
[05/31 14:00:03    284s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.3 GB
[05/31 14:00:03    284s] ### cal_base_flow starts on Sat May 31 14:00:03 2025 with memory = 3606.64 (MB), peak = 4387.34 (MB)
[05/31 14:00:03    284s] ### init_flow_edge starts on Sat May 31 14:00:03 2025 with memory = 3606.64 (MB), peak = 4387.34 (MB)
[05/31 14:00:03    284s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.3 GB
[05/31 14:00:03    284s] ### cal_flow starts on Sat May 31 14:00:03 2025 with memory = 3606.64 (MB), peak = 4387.34 (MB)
[05/31 14:00:03    284s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.3 GB
[05/31 14:00:03    284s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.3 GB
[05/31 14:00:03    284s] ### report_overcon starts on Sat May 31 14:00:03 2025 with memory = 3606.64 (MB), peak = 4387.34 (MB)
[05/31 14:00:03    284s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:00:03    284s] #
[05/31 14:00:03    284s] #  Congestion Analysis: (blocked Gcells are excluded)
[05/31 14:00:03    284s] #
[05/31 14:00:03    284s] #                 OverCon          
[05/31 14:00:03    284s] #                  #Gcell    %Gcell
[05/31 14:00:03    284s] #     Layer           (1)   OverCon  Flow/Cap
[05/31 14:00:03    284s] #  ----------------------------------------------
[05/31 14:00:03    284s] #  M1            0(0.00%)   (0.00%)     0.69  
[05/31 14:00:03    284s] #  M2            0(0.00%)   (0.00%)     0.83  
[05/31 14:00:03    284s] #  C1            2(8.00%)   (8.00%)     0.57  
[05/31 14:00:03    284s] #  C2            0(0.00%)   (0.00%)     0.40  
[05/31 14:00:03    284s] #  C3            0(0.00%)   (0.00%)     0.09  
[05/31 14:00:03    284s] #  C4            0(0.00%)   (0.00%)     0.00  
[05/31 14:00:03    284s] #  C5            0(0.00%)   (0.00%)     0.00  
[05/31 14:00:03    284s] #  JA            0(0.00%)   (0.00%)     0.00  
[05/31 14:00:03    284s] #  QA            0(0.00%)   (0.00%)     0.00  
[05/31 14:00:03    284s] #  QB            0(0.00%)   (0.00%)     0.00  
[05/31 14:00:03    284s] #  LB            0(0.00%)   (0.00%)     0.00  
[05/31 14:00:03    284s] #  ----------------------------------------------
[05/31 14:00:03    284s] #     Total      2(0.94%)   (0.94%)
[05/31 14:00:03    284s] #
[05/31 14:00:03    284s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[05/31 14:00:03    284s] #  Overflow after GR: 0.00% H + 0.94% V
[05/31 14:00:03    284s] #
[05/31 14:00:03    284s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.3 GB
[05/31 14:00:03    284s] ### cal_base_flow starts on Sat May 31 14:00:03 2025 with memory = 3606.86 (MB), peak = 4387.34 (MB)
[05/31 14:00:03    284s] ### init_flow_edge starts on Sat May 31 14:00:03 2025 with memory = 3606.86 (MB), peak = 4387.34 (MB)
[05/31 14:00:03    284s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.3 GB
[05/31 14:00:03    284s] ### cal_flow starts on Sat May 31 14:00:03 2025 with memory = 3606.86 (MB), peak = 4387.34 (MB)
[05/31 14:00:03    284s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.3 GB
[05/31 14:00:03    284s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.3 GB
[05/31 14:00:03    284s] ### generate_cong_map_content starts on Sat May 31 14:00:03 2025 with memory = 3606.86 (MB), peak = 4387.34 (MB)
[05/31 14:00:03    284s] ### Sync with Inovus CongMap starts on Sat May 31 14:00:03 2025 with memory = 3606.86 (MB), peak = 4387.34 (MB)
[05/31 14:00:03    284s] #Hotspot report including placement blocked areas
[05/31 14:00:03    284s] OPERPROF: Starting HotSpotCal at level 1, MEM:4752.5M, EPOCH TIME: 1748714403.978504
[05/31 14:00:03    284s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[05/31 14:00:03    284s] [hotspot] |   layer    |  max hotspot  | total hotspot |            hotspot bbox             |
[05/31 14:00:03    284s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[05/31 14:00:03    284s] [hotspot] |   M1(V)    |          1.00 |          1.00 |     2.16     6.48     4.32     6.88 |
[05/31 14:00:03    284s] [hotspot] |   M2(H)    |          1.00 |          2.00 |    -0.00     2.16     2.16     4.32 |
[05/31 14:00:03    284s] [hotspot] |   C1(V)    |          0.00 |          0.00 |   (none)                            |
[05/31 14:00:03    284s] [hotspot] |   C2(H)    |          0.00 |          0.00 |   (none)                            |
[05/31 14:00:03    284s] [hotspot] |   C3(V)    |          0.00 |          0.00 |   (none)                            |
[05/31 14:00:03    284s] [hotspot] |   C4(H)    |          0.00 |          0.00 |   (none)                            |
[05/31 14:00:03    284s] [hotspot] |   C5(V)    |          0.00 |          0.00 |   (none)                            |
[05/31 14:00:03    284s] [hotspot] |   JA(H)    |          0.00 |          0.00 |   (none)                            |
[05/31 14:00:03    284s] [hotspot] |   QA(V)    |          0.00 |          0.00 |   (none)                            |
[05/31 14:00:03    284s] [hotspot] |   QB(H)    |          0.00 |          0.00 |   (none)                            |
[05/31 14:00:03    284s] [hotspot] |   LB(V)    |          0.00 |          0.00 |   (none)                            |
[05/31 14:00:03    284s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[05/31 14:00:03    284s] [hotspot] |   worst    | (M1)     1.00 | (M2)     2.00 |                                     |
[05/31 14:00:03    284s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[05/31 14:00:03    284s] [hotspot] | all layers |          0.00 |          0.00 |                                     |
[05/31 14:00:03    284s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[05/31 14:00:03    284s] Local HotSpot Analysis (blockage included) (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/31 14:00:03    284s] Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[05/31 14:00:03    284s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/31 14:00:03    284s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.002, REAL:0.002, MEM:4768.5M, EPOCH TIME: 1748714403.980527
[05/31 14:00:03    284s] ### Sync with Inovus CongMap cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.3 GB
[05/31 14:00:03    284s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.3 GB
[05/31 14:00:03    284s] ### update starts on Sat May 31 14:00:03 2025 with memory = 3607.40 (MB), peak = 4387.34 (MB)
[05/31 14:00:03    284s] #Complete Global Routing.
[05/31 14:00:03    284s] #Total wire length = 209 um.
[05/31 14:00:03    284s] #Total half perimeter of net bounding box = 249 um.
[05/31 14:00:03    284s] #Total wire length on LAYER M1 = 3 um.
[05/31 14:00:03    284s] #Total wire length on LAYER M2 = 49 um.
[05/31 14:00:03    284s] #Total wire length on LAYER C1 = 64 um.
[05/31 14:00:03    284s] #Total wire length on LAYER C2 = 75 um.
[05/31 14:00:03    284s] #Total wire length on LAYER C3 = 18 um.
[05/31 14:00:03    284s] #Total wire length on LAYER C4 = 0 um.
[05/31 14:00:03    284s] #Total wire length on LAYER C5 = 0 um.
[05/31 14:00:03    284s] #Total wire length on LAYER JA = 0 um.
[05/31 14:00:03    284s] #Total wire length on LAYER QA = 0 um.
[05/31 14:00:03    284s] #Total wire length on LAYER QB = 0 um.
[05/31 14:00:03    284s] #Total wire length on LAYER LB = 0 um.
[05/31 14:00:03    284s] #Total number of vias = 307
[05/31 14:00:03    284s] #Total number of multi-cut vias = 94 ( 30.6%)
[05/31 14:00:03    284s] #Total number of single cut vias = 213 ( 69.4%)
[05/31 14:00:03    284s] #Up-Via Summary (total 307):
[05/31 14:00:03    284s] #                   single-cut          multi-cut      Total
[05/31 14:00:03    284s] #-----------------------------------------------------------
[05/31 14:00:03    284s] # M1                31 ( 73.8%)        11 ( 26.2%)         42
[05/31 14:00:03    284s] # M2                84 ( 63.2%)        49 ( 36.8%)        133
[05/31 14:00:03    284s] # C1                74 ( 76.3%)        23 ( 23.7%)         97
[05/31 14:00:03    284s] # C2                24 ( 68.6%)        11 ( 31.4%)         35
[05/31 14:00:03    284s] #-----------------------------------------------------------
[05/31 14:00:03    284s] #                  213 ( 69.4%)        94 ( 30.6%)        307 
[05/31 14:00:03    284s] #
[05/31 14:00:03    284s] ### update cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.3 GB
[05/31 14:00:03    284s] ### report_overcon starts on Sat May 31 14:00:03 2025 with memory = 3607.61 (MB), peak = 4387.34 (MB)
[05/31 14:00:03    284s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.3 GB
[05/31 14:00:03    284s] ### report_overcon starts on Sat May 31 14:00:03 2025 with memory = 3607.61 (MB), peak = 4387.34 (MB)
[05/31 14:00:03    284s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:00:03    284s] #Max overcon = 1 tracks.
[05/31 14:00:03    284s] #Total overcon = 0.94%.
[05/31 14:00:03    284s] #Worst layer Gcell overcon rate = 0.00%.
[05/31 14:00:03    284s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.3 GB
[05/31 14:00:03    284s] ### route_end cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.3 GB
[05/31 14:00:03    284s] ### global_route design signature (220): route=818537525 net_attr=1310095662
[05/31 14:00:03    284s] #
[05/31 14:00:03    284s] #Global routing statistics:
[05/31 14:00:03    284s] #Cpu time = 00:00:00
[05/31 14:00:03    284s] #Elapsed time = 00:00:00
[05/31 14:00:03    284s] #Increased memory = 1.02 (MB)
[05/31 14:00:03    284s] #Total memory = 3607.61 (MB)
[05/31 14:00:03    284s] #Peak memory = 4387.34 (MB)
[05/31 14:00:03    284s] #
[05/31 14:00:03    284s] #Finished global routing on Sat May 31 14:00:03 2025
[05/31 14:00:03    284s] #
[05/31 14:00:03    284s] #
[05/31 14:00:03    284s] ### Time Record (Global Routing) is uninstalled.
[05/31 14:00:03    284s] ### Time Record (Data Preparation) is installed.
[05/31 14:00:03    284s] ### Time Record (Data Preparation) is uninstalled.
[05/31 14:00:03    284s] ### track-assign external-init starts on Sat May 31 14:00:03 2025 with memory = 3607.61 (MB), peak = 4387.34 (MB)
[05/31 14:00:03    284s] ### Time Record (Track Assignment) is installed.
[05/31 14:00:03    284s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:00:03    284s] ### Time Record (Data Preparation) is installed.
[05/31 14:00:03    284s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:00:03    284s] ### Time Record (Data Preparation) is uninstalled.
[05/31 14:00:03    284s] ### Time Record (Track Assignment) is uninstalled.
[05/31 14:00:03    284s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.3 GB
[05/31 14:00:03    284s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3607.61 (MB), peak = 4387.34 (MB)
[05/31 14:00:03    284s] ### track-assign engine-init starts on Sat May 31 14:00:03 2025 with memory = 3607.61 (MB), peak = 4387.34 (MB)
[05/31 14:00:03    284s] ### Time Record (Track Assignment) is installed.
[05/31 14:00:03    284s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:00:03    284s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.3 GB
[05/31 14:00:03    284s] ### track-assign core-engine starts on Sat May 31 14:00:03 2025 with memory = 3607.61 (MB), peak = 4387.34 (MB)
[05/31 14:00:03    284s] #Start Track Assignment.
[05/31 14:00:03    284s] #Done with 9 horizontal wires in 1 hboxes and 7 vertical wires in 1 hboxes.
[05/31 14:00:03    284s] #Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
[05/31 14:00:03    284s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[05/31 14:00:03    284s] #
[05/31 14:00:03    284s] #Track assignment summary:
[05/31 14:00:03    284s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[05/31 14:00:03    284s] #------------------------------------------------------------------------
[05/31 14:00:03    284s] # M1             2.97 	  0.00%  	  0.00% 	  0.00%
[05/31 14:00:03    284s] # M2            12.76 	  0.00%  	  0.00% 	  0.00%
[05/31 14:00:03    284s] # C1             9.47 	  0.00%  	  0.00% 	  0.00%
[05/31 14:00:03    284s] # C2            13.41 	  0.00%  	  0.00% 	  0.00%
[05/31 14:00:03    284s] # C3             0.00 	  0.00%  	  0.00% 	  0.00%
[05/31 14:00:03    284s] # C4             0.00 	  0.00%  	  0.00% 	  0.00%
[05/31 14:00:03    284s] # C5             0.00 	  0.00%  	  0.00% 	  0.00%
[05/31 14:00:03    284s] # JA             0.00 	  0.00%  	  0.00% 	  0.00%
[05/31 14:00:03    284s] # QA             0.00 	  0.00%  	  0.00% 	  0.00%
[05/31 14:00:03    284s] # QB             0.00 	  0.00%  	  0.00% 	  0.00%
[05/31 14:00:03    284s] # LB             0.00 	  0.00%  	  0.00% 	  0.00%
[05/31 14:00:03    284s] #------------------------------------------------------------------------
[05/31 14:00:03    284s] # All          38.61  	  0.00% 	  0.00% 	  0.00%
[05/31 14:00:03    284s] #Complete Track Assignment.
[05/31 14:00:03    284s] #Total wire length = 210 um.
[05/31 14:00:03    284s] #Total half perimeter of net bounding box = 249 um.
[05/31 14:00:03    284s] #Total wire length on LAYER M1 = 3 um.
[05/31 14:00:03    284s] #Total wire length on LAYER M2 = 50 um.
[05/31 14:00:03    284s] #Total wire length on LAYER C1 = 64 um.
[05/31 14:00:03    284s] #Total wire length on LAYER C2 = 75 um.
[05/31 14:00:03    284s] #Total wire length on LAYER C3 = 18 um.
[05/31 14:00:03    284s] #Total wire length on LAYER C4 = 0 um.
[05/31 14:00:03    284s] #Total wire length on LAYER C5 = 0 um.
[05/31 14:00:03    284s] #Total wire length on LAYER JA = 0 um.
[05/31 14:00:03    284s] #Total wire length on LAYER QA = 0 um.
[05/31 14:00:03    284s] #Total wire length on LAYER QB = 0 um.
[05/31 14:00:03    284s] #Total wire length on LAYER LB = 0 um.
[05/31 14:00:03    284s] #Total number of vias = 307
[05/31 14:00:03    284s] #Total number of multi-cut vias = 94 ( 30.6%)
[05/31 14:00:03    284s] #Total number of single cut vias = 213 ( 69.4%)
[05/31 14:00:03    284s] #Up-Via Summary (total 307):
[05/31 14:00:03    284s] #                   single-cut          multi-cut      Total
[05/31 14:00:03    284s] #-----------------------------------------------------------
[05/31 14:00:03    284s] # M1                31 ( 73.8%)        11 ( 26.2%)         42
[05/31 14:00:03    284s] # M2                84 ( 63.2%)        49 ( 36.8%)        133
[05/31 14:00:03    284s] # C1                74 ( 76.3%)        23 ( 23.7%)         97
[05/31 14:00:03    284s] # C2                24 ( 68.6%)        11 ( 31.4%)         35
[05/31 14:00:03    284s] #-----------------------------------------------------------
[05/31 14:00:03    284s] #                  213 ( 69.4%)        94 ( 30.6%)        307 
[05/31 14:00:03    284s] #
[05/31 14:00:03    284s] ### track_assign design signature (223): route=1639009576
[05/31 14:00:03    284s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.3 GB
[05/31 14:00:03    284s] ### Time Record (Track Assignment) is uninstalled.
[05/31 14:00:03    284s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3607.63 (MB), peak = 4387.34 (MB)
[05/31 14:00:03    284s] #
[05/31 14:00:03    284s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[05/31 14:00:03    284s] #Cpu time = 00:00:05
[05/31 14:00:03    284s] #Elapsed time = 00:00:05
[05/31 14:00:03    284s] #Increased memory = 9.61 (MB)
[05/31 14:00:03    284s] #Total memory = 3607.63 (MB)
[05/31 14:00:03    284s] #Peak memory = 4387.34 (MB)
[05/31 14:00:03    284s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:00:03    284s] ### Time Record (Detail Routing) is installed.
[05/31 14:00:03    284s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:00:03    284s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:00:03    284s] ### Time Record (Data Preparation) is installed.
[05/31 14:00:03    284s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:00:03    284s] ### Time Record (Data Preparation) is uninstalled.
[05/31 14:00:04    284s] ### drc_pitch = 21000 (10.50000 um) drc_range = 12900 ( 6.45000 um) route_pitch = 19800 ( 9.90000 um) patch_pitch = 9068 ( 4.53400 um) top_route_layer = 11 top_pin_layer = 11
[05/31 14:00:04    284s] #
[05/31 14:00:04    284s] #Start Detail Routing..
[05/31 14:00:04    284s] #start initial detail routing ...
[05/31 14:00:04    284s] ### Design has 0 dirty nets, 5 dirty-areas)
[05/31 14:00:04    284s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 40.00%
[05/31 14:00:04    284s] #   number of violations = 6
[05/31 14:00:04    284s] #
[05/31 14:00:04    284s] #  By Layer and Type:
[05/31 14:00:04    284s] #
[05/31 14:00:04    284s] #---------+-------+------+-------+-------+
[05/31 14:00:04    284s] #  -      | MetSpc| Short| CutSpc| Totals|
[05/31 14:00:04    284s] #---------+-------+------+-------+-------+
[05/31 14:00:04    284s] #  M1     |      1|     2|      0|      3|
[05/31 14:00:04    284s] #  M2     |      0|     1|      1|      2|
[05/31 14:00:04    284s] #  C1     |      0|     1|      0|      1|
[05/31 14:00:04    284s] #  Totals |      1|     4|      1|      6|
[05/31 14:00:04    284s] #---------+-------+------+-------+-------+
[05/31 14:00:04    284s] #
[05/31 14:00:04    284s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3608.12 (MB), peak = 4387.34 (MB)
[05/31 14:00:04    284s] #start 1st optimization iteration ...
[05/31 14:00:04    284s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 40.00%
[05/31 14:00:04    284s] #   number of violations = 8
[05/31 14:00:04    284s] #
[05/31 14:00:04    284s] #  By Layer and Type:
[05/31 14:00:04    284s] #
[05/31 14:00:04    284s] #---------+-------+------+-------+------+-------+-------+
[05/31 14:00:04    284s] #  -      | MetSpc| Short| MinStp| Color| C2MCon| Totals|
[05/31 14:00:04    284s] #---------+-------+------+-------+------+-------+-------+
[05/31 14:00:04    284s] #  M1     |      1|     2|      2|     1|      0|      6|
[05/31 14:00:04    284s] #  M2     |      0|     0|      0|     0|      2|      2|
[05/31 14:00:04    284s] #  Totals |      1|     2|      2|     1|      2|      8|
[05/31 14:00:04    284s] #---------+-------+------+-------+------+-------+-------+
[05/31 14:00:04    284s] #
[05/31 14:00:04    284s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3607.87 (MB), peak = 4387.34 (MB)
[05/31 14:00:04    284s] #start 2nd optimization iteration ...
[05/31 14:00:04    284s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 40.00%
[05/31 14:00:04    284s] #   number of violations = 7
[05/31 14:00:04    284s] #
[05/31 14:00:04    284s] #  By Layer and Type:
[05/31 14:00:04    284s] #
[05/31 14:00:04    284s] #---------+-------+------+-------+------+----+-------+
[05/31 14:00:04    284s] #  -      | MetSpc| Short| MinStp| Color| Enc| Totals|
[05/31 14:00:04    284s] #---------+-------+------+-------+------+----+-------+
[05/31 14:00:04    284s] #  M1     |      1|     2|      2|     1|   1|      7|
[05/31 14:00:04    284s] #  Totals |      1|     2|      2|     1|   1|      7|
[05/31 14:00:04    284s] #---------+-------+------+-------+------+----+-------+
[05/31 14:00:04    284s] #
[05/31 14:00:04    284s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3607.71 (MB), peak = 4387.34 (MB)
[05/31 14:00:04    284s] #start 3rd optimization iteration ...
[05/31 14:00:04    284s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 40.00%
[05/31 14:00:04    284s] #   number of violations = 7
[05/31 14:00:04    284s] #
[05/31 14:00:04    284s] #  By Layer and Type:
[05/31 14:00:04    284s] #
[05/31 14:00:04    284s] #---------+-------+------+-------+------+----+-------+
[05/31 14:00:04    284s] #  -      | MetSpc| Short| MinStp| Color| Enc| Totals|
[05/31 14:00:04    284s] #---------+-------+------+-------+------+----+-------+
[05/31 14:00:04    284s] #  M1     |      1|     2|      2|     1|   1|      7|
[05/31 14:00:04    284s] #  Totals |      1|     2|      2|     1|   1|      7|
[05/31 14:00:04    284s] #---------+-------+------+-------+------+----+-------+
[05/31 14:00:04    284s] #
[05/31 14:00:04    284s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3607.42 (MB), peak = 4387.34 (MB)
[05/31 14:00:04    284s] #start 4th optimization iteration ...
[05/31 14:00:04    285s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 40.00%
[05/31 14:00:04    285s] #   number of violations = 7
[05/31 14:00:04    285s] #
[05/31 14:00:04    285s] #  By Layer and Type:
[05/31 14:00:04    285s] #
[05/31 14:00:04    285s] #---------+-------+------+-------+------+----+-------+
[05/31 14:00:04    285s] #  -      | MetSpc| Short| MinStp| Color| Enc| Totals|
[05/31 14:00:04    285s] #---------+-------+------+-------+------+----+-------+
[05/31 14:00:04    285s] #  M1     |      1|     2|      2|     1|   1|      7|
[05/31 14:00:04    285s] #  Totals |      1|     2|      2|     1|   1|      7|
[05/31 14:00:04    285s] #---------+-------+------+-------+------+----+-------+
[05/31 14:00:04    285s] #
[05/31 14:00:04    285s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3607.30 (MB), peak = 4387.34 (MB)
[05/31 14:00:04    285s] #start 5th optimization iteration ...
[05/31 14:00:05    285s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 40.00%
[05/31 14:00:05    285s] #   number of violations = 7
[05/31 14:00:05    285s] #
[05/31 14:00:05    285s] #  By Layer and Type:
[05/31 14:00:05    285s] #
[05/31 14:00:05    285s] #---------+-------+------+-------+------+----+-------+
[05/31 14:00:05    285s] #  -      | MetSpc| Short| MinStp| Color| Enc| Totals|
[05/31 14:00:05    285s] #---------+-------+------+-------+------+----+-------+
[05/31 14:00:05    285s] #  M1     |      1|     2|      2|     1|   1|      7|
[05/31 14:00:05    285s] #  Totals |      1|     2|      2|     1|   1|      7|
[05/31 14:00:05    285s] #---------+-------+------+-------+------+----+-------+
[05/31 14:00:05    285s] #
[05/31 14:00:05    285s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3606.95 (MB), peak = 4387.34 (MB)
[05/31 14:00:05    285s] #start 6th optimization iteration ...
[05/31 14:00:05    285s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 40.00%
[05/31 14:00:05    285s] #   number of violations = 7
[05/31 14:00:05    285s] #
[05/31 14:00:05    285s] #  By Layer and Type:
[05/31 14:00:05    285s] #
[05/31 14:00:05    285s] #---------+-------+------+-------+------+----+-------+
[05/31 14:00:05    285s] #  -      | MetSpc| Short| MinStp| Color| Enc| Totals|
[05/31 14:00:05    285s] #---------+-------+------+-------+------+----+-------+
[05/31 14:00:05    285s] #  M1     |      1|     2|      2|     1|   1|      7|
[05/31 14:00:05    285s] #  Totals |      1|     2|      2|     1|   1|      7|
[05/31 14:00:05    285s] #---------+-------+------+-------+------+----+-------+
[05/31 14:00:05    285s] #
[05/31 14:00:05    285s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3606.85 (MB), peak = 4387.34 (MB)
[05/31 14:00:05    285s] #start 7th optimization iteration ...
[05/31 14:00:05    285s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 40.00%
[05/31 14:00:05    285s] #   number of violations = 7
[05/31 14:00:05    285s] #
[05/31 14:00:05    285s] #  By Layer and Type:
[05/31 14:00:05    285s] #
[05/31 14:00:05    285s] #---------+-------+------+-------+------+-------+-------+
[05/31 14:00:05    285s] #  -      | MetSpc| Short| MinStp| Color| C2MCon| Totals|
[05/31 14:00:05    285s] #---------+-------+------+-------+------+-------+-------+
[05/31 14:00:05    285s] #  M1     |      1|     2|      2|     1|      1|      7|
[05/31 14:00:05    285s] #  Totals |      1|     2|      2|     1|      1|      7|
[05/31 14:00:05    285s] #---------+-------+------+-------+------+-------+-------+
[05/31 14:00:05    285s] #
[05/31 14:00:05    285s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3606.72 (MB), peak = 4387.34 (MB)
[05/31 14:00:05    285s] #start 8th optimization iteration ...
[05/31 14:00:05    285s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 40.00%
[05/31 14:00:05    285s] #   number of violations = 6
[05/31 14:00:05    285s] #
[05/31 14:00:05    285s] #  By Layer and Type:
[05/31 14:00:05    285s] #
[05/31 14:00:05    285s] #---------+-------+------+-------+------+-------+
[05/31 14:00:05    285s] #  -      | MetSpc| Short| MinStp| Color| Totals|
[05/31 14:00:05    285s] #---------+-------+------+-------+------+-------+
[05/31 14:00:05    285s] #  M1     |      1|     2|      2|     1|      6|
[05/31 14:00:05    285s] #  Totals |      1|     2|      2|     1|      6|
[05/31 14:00:05    285s] #---------+-------+------+-------+------+-------+
[05/31 14:00:05    285s] #
[05/31 14:00:05    285s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3606.80 (MB), peak = 4387.34 (MB)
[05/31 14:00:05    285s] #start 9th optimization iteration ...
[05/31 14:00:05    285s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 40.00%
[05/31 14:00:05    285s] #   number of violations = 4
[05/31 14:00:05    285s] #
[05/31 14:00:05    285s] #  By Layer and Type:
[05/31 14:00:05    285s] #
[05/31 14:00:05    285s] #---------+------+-------+-------+
[05/31 14:00:05    285s] #  -      | Color| EOLCol| Totals|
[05/31 14:00:05    285s] #---------+------+-------+-------+
[05/31 14:00:05    285s] #  M1     |     1|      1|      2|
[05/31 14:00:05    285s] #  M2     |     1|      1|      2|
[05/31 14:00:05    285s] #  Totals |     2|      2|      4|
[05/31 14:00:05    285s] #---------+------+-------+-------+
[05/31 14:00:05    285s] #
[05/31 14:00:05    285s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3606.77 (MB), peak = 4387.34 (MB)
[05/31 14:00:05    285s] #start 10th optimization iteration ...
[05/31 14:00:05    286s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 40.00%
[05/31 14:00:05    286s] #   number of violations = 4
[05/31 14:00:05    286s] #
[05/31 14:00:05    286s] #  By Layer and Type:
[05/31 14:00:05    286s] #
[05/31 14:00:05    286s] #---------+------+-------+-------+
[05/31 14:00:05    286s] #  -      | Color| EOLCol| Totals|
[05/31 14:00:05    286s] #---------+------+-------+-------+
[05/31 14:00:05    286s] #  M1     |     1|      1|      2|
[05/31 14:00:05    286s] #  M2     |     1|      1|      2|
[05/31 14:00:05    286s] #  Totals |     2|      2|      4|
[05/31 14:00:05    286s] #---------+------+-------+-------+
[05/31 14:00:05    286s] #
[05/31 14:00:05    286s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3606.66 (MB), peak = 4387.34 (MB)
[05/31 14:00:05    286s] #start 11th optimization iteration ...
[05/31 14:00:06    286s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 40.00%
[05/31 14:00:06    286s] #   number of violations = 7
[05/31 14:00:06    286s] #
[05/31 14:00:06    286s] #  By Layer and Type:
[05/31 14:00:06    286s] #
[05/31 14:00:06    286s] #---------+-------+------+-------+------+----+-------+
[05/31 14:00:06    286s] #  -      | MetSpc| Short| MinStp| Color| Enc| Totals|
[05/31 14:00:06    286s] #---------+-------+------+-------+------+----+-------+
[05/31 14:00:06    286s] #  M1     |      1|     2|      2|     1|   1|      7|
[05/31 14:00:06    286s] #  Totals |      1|     2|      2|     1|   1|      7|
[05/31 14:00:06    286s] #---------+-------+------+-------+------+----+-------+
[05/31 14:00:06    286s] #
[05/31 14:00:06    286s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3606.52 (MB), peak = 4387.34 (MB)
[05/31 14:00:06    286s] #start 12th optimization iteration ...
[05/31 14:00:06    286s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 40.00%
[05/31 14:00:06    286s] #   number of violations = 7
[05/31 14:00:06    286s] #
[05/31 14:00:06    286s] #  By Layer and Type:
[05/31 14:00:06    286s] #
[05/31 14:00:06    286s] #---------+-------+------+-------+------+----+-------+
[05/31 14:00:06    286s] #  -      | MetSpc| Short| MinStp| Color| Enc| Totals|
[05/31 14:00:06    286s] #---------+-------+------+-------+------+----+-------+
[05/31 14:00:06    286s] #  M1     |      1|     2|      2|     1|   1|      7|
[05/31 14:00:06    286s] #  Totals |      1|     2|      2|     1|   1|      7|
[05/31 14:00:06    286s] #---------+-------+------+-------+------+----+-------+
[05/31 14:00:06    286s] #
[05/31 14:00:06    286s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3606.50 (MB), peak = 4387.34 (MB)
[05/31 14:00:06    286s] #start 13th optimization iteration ...
[05/31 14:00:06    286s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 40.00%
[05/31 14:00:06    286s] #   number of violations = 6
[05/31 14:00:06    286s] #
[05/31 14:00:06    286s] #  By Layer and Type:
[05/31 14:00:06    286s] #
[05/31 14:00:06    286s] #---------+-------+------+-------+------+-------+
[05/31 14:00:06    286s] #  -      | MetSpc| Short| MinStp| Color| Totals|
[05/31 14:00:06    286s] #---------+-------+------+-------+------+-------+
[05/31 14:00:06    286s] #  M1     |      1|     2|      2|     1|      6|
[05/31 14:00:06    286s] #  Totals |      1|     2|      2|     1|      6|
[05/31 14:00:06    286s] #---------+-------+------+-------+------+-------+
[05/31 14:00:06    286s] #
[05/31 14:00:06    286s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3606.31 (MB), peak = 4387.34 (MB)
[05/31 14:00:06    286s] #start 14th optimization iteration ...
[05/31 14:00:06    286s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 40.00%
[05/31 14:00:06    286s] #   number of violations = 6
[05/31 14:00:06    286s] #
[05/31 14:00:06    286s] #  By Layer and Type:
[05/31 14:00:06    286s] #
[05/31 14:00:06    286s] #---------+-------+------+-------+------+-------+
[05/31 14:00:06    286s] #  -      | MetSpc| Short| MinStp| Color| Totals|
[05/31 14:00:06    286s] #---------+-------+------+-------+------+-------+
[05/31 14:00:06    286s] #  M1     |      1|     2|      2|     1|      6|
[05/31 14:00:06    286s] #  Totals |      1|     2|      2|     1|      6|
[05/31 14:00:06    286s] #---------+-------+------+-------+------+-------+
[05/31 14:00:06    286s] #
[05/31 14:00:06    286s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3606.35 (MB), peak = 4387.34 (MB)
[05/31 14:00:06    286s] #start 15th optimization iteration ...
[05/31 14:00:06    287s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 40.00%
[05/31 14:00:06    287s] #   number of violations = 7
[05/31 14:00:06    287s] #
[05/31 14:00:06    287s] #  By Layer and Type:
[05/31 14:00:06    287s] #
[05/31 14:00:06    287s] #---------+-------+-------+------+-------+------+-------+
[05/31 14:00:06    287s] #  -      | MetSpc| EOLSpc| Short| MinStp| Color| Totals|
[05/31 14:00:06    287s] #---------+-------+-------+------+-------+------+-------+
[05/31 14:00:06    287s] #  M1     |      2|      1|     1|      2|     1|      7|
[05/31 14:00:06    287s] #  Totals |      2|      1|     1|      2|     1|      7|
[05/31 14:00:06    287s] #---------+-------+-------+------+-------+------+-------+
[05/31 14:00:06    287s] #
[05/31 14:00:06    287s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3606.29 (MB), peak = 4387.34 (MB)
[05/31 14:00:06    287s] #start 16th optimization iteration ...
[05/31 14:00:07    287s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 40.00%
[05/31 14:00:07    287s] #   number of violations = 5
[05/31 14:00:07    287s] #
[05/31 14:00:07    287s] #  By Layer and Type:
[05/31 14:00:07    287s] #
[05/31 14:00:07    287s] #---------+-------+------+-------+----+-------+
[05/31 14:00:07    287s] #  -      | MetSpc| Short| MinStp| Enc| Totals|
[05/31 14:00:07    287s] #---------+-------+------+-------+----+-------+
[05/31 14:00:07    287s] #  M1     |      1|     2|      1|   1|      5|
[05/31 14:00:07    287s] #  Totals |      1|     2|      1|   1|      5|
[05/31 14:00:07    287s] #---------+-------+------+-------+----+-------+
[05/31 14:00:07    287s] #
[05/31 14:00:07    287s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3606.16 (MB), peak = 4387.34 (MB)
[05/31 14:00:07    287s] #start 17th optimization iteration ...
[05/31 14:00:07    287s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 40.00%
[05/31 14:00:07    287s] #   number of violations = 7
[05/31 14:00:07    287s] #
[05/31 14:00:07    287s] #  By Layer and Type:
[05/31 14:00:07    287s] #
[05/31 14:00:07    287s] #---------+-------+-------+------+-------+------+-------+
[05/31 14:00:07    287s] #  -      | MetSpc| EOLSpc| Short| MinStp| Color| Totals|
[05/31 14:00:07    287s] #---------+-------+-------+------+-------+------+-------+
[05/31 14:00:07    287s] #  M1     |      2|      1|     1|      2|     1|      7|
[05/31 14:00:07    287s] #  Totals |      2|      1|     1|      2|     1|      7|
[05/31 14:00:07    287s] #---------+-------+-------+------+-------+------+-------+
[05/31 14:00:07    287s] #
[05/31 14:00:07    287s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3606.07 (MB), peak = 4387.34 (MB)
[05/31 14:00:07    287s] #start 18th optimization iteration ...
[05/31 14:00:07    287s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 40.00%
[05/31 14:00:07    287s] #   number of violations = 6
[05/31 14:00:07    287s] #
[05/31 14:00:07    287s] #  By Layer and Type:
[05/31 14:00:07    287s] #
[05/31 14:00:07    287s] #---------+-------+------+-------+-------+----+-------+
[05/31 14:00:07    287s] #  -      | MetSpc| Short| MinStp| C2MCon| Enc| Totals|
[05/31 14:00:07    287s] #---------+-------+------+-------+-------+----+-------+
[05/31 14:00:07    287s] #  M1     |      1|     2|      1|      1|   1|      6|
[05/31 14:00:07    287s] #  Totals |      1|     2|      1|      1|   1|      6|
[05/31 14:00:07    287s] #---------+-------+------+-------+-------+----+-------+
[05/31 14:00:07    287s] #
[05/31 14:00:07    287s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3605.97 (MB), peak = 4387.34 (MB)
[05/31 14:00:07    287s] #start 19th optimization iteration ...
[05/31 14:00:07    287s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 40.00%
[05/31 14:00:07    287s] #   number of violations = 7
[05/31 14:00:07    287s] #
[05/31 14:00:07    287s] #  By Layer and Type:
[05/31 14:00:07    287s] #
[05/31 14:00:07    287s] #---------+-------+-------+------+-------+------+-------+
[05/31 14:00:07    287s] #  -      | MetSpc| EOLSpc| Short| MinStp| Color| Totals|
[05/31 14:00:07    287s] #---------+-------+-------+------+-------+------+-------+
[05/31 14:00:07    287s] #  M1     |      2|      1|     1|      2|     1|      7|
[05/31 14:00:07    287s] #  Totals |      2|      1|     1|      2|     1|      7|
[05/31 14:00:07    287s] #---------+-------+-------+------+-------+------+-------+
[05/31 14:00:07    287s] #
[05/31 14:00:07    287s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3605.75 (MB), peak = 4387.34 (MB)
[05/31 14:00:07    287s] #start 20th optimization iteration ...
[05/31 14:00:07    287s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 40.00%
[05/31 14:00:07    287s] #   number of violations = 7
[05/31 14:00:07    287s] #
[05/31 14:00:07    287s] #  By Layer and Type:
[05/31 14:00:07    287s] #
[05/31 14:00:07    287s] #---------+-------+-------+------+-------+------+-------+
[05/31 14:00:07    287s] #  -      | MetSpc| EOLSpc| Short| MinStp| Color| Totals|
[05/31 14:00:07    287s] #---------+-------+-------+------+-------+------+-------+
[05/31 14:00:07    287s] #  M1     |      2|      1|     1|      2|     1|      7|
[05/31 14:00:07    287s] #  Totals |      2|      1|     1|      2|     1|      7|
[05/31 14:00:07    287s] #---------+-------+-------+------+-------+------+-------+
[05/31 14:00:07    287s] #
[05/31 14:00:07    287s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3605.67 (MB), peak = 4387.34 (MB)
[05/31 14:00:07    287s] #start 21th optimization iteration ...
[05/31 14:00:07    288s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 40.00%
[05/31 14:00:07    288s] #   number of violations = 8
[05/31 14:00:07    288s] #
[05/31 14:00:07    288s] #  By Layer and Type:
[05/31 14:00:07    288s] #
[05/31 14:00:07    288s] #---------+-------+-------+------+-------+------+-------+-------+
[05/31 14:00:07    288s] #  -      | MetSpc| EOLSpc| Short| MinStp| Color| C2MCon| Totals|
[05/31 14:00:07    288s] #---------+-------+-------+------+-------+------+-------+-------+
[05/31 14:00:07    288s] #  M1     |      2|      1|     1|      2|     1|      1|      8|
[05/31 14:00:07    288s] #  Totals |      2|      1|     1|      2|     1|      1|      8|
[05/31 14:00:07    288s] #---------+-------+-------+------+-------+------+-------+-------+
[05/31 14:00:07    288s] #
[05/31 14:00:07    288s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3605.63 (MB), peak = 4387.34 (MB)
[05/31 14:00:07    288s] #start 22th optimization iteration ...
[05/31 14:00:08    288s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 40.00%
[05/31 14:00:08    288s] #   number of violations = 7
[05/31 14:00:08    288s] #
[05/31 14:00:08    288s] #  By Layer and Type:
[05/31 14:00:08    288s] #
[05/31 14:00:08    288s] #---------+-------+-------+------+-------+------+-------+
[05/31 14:00:08    288s] #  -      | MetSpc| EOLSpc| Short| MinStp| Color| Totals|
[05/31 14:00:08    288s] #---------+-------+-------+------+-------+------+-------+
[05/31 14:00:08    288s] #  M1     |      2|      1|     1|      2|     1|      7|
[05/31 14:00:08    288s] #  Totals |      2|      1|     1|      2|     1|      7|
[05/31 14:00:08    288s] #---------+-------+-------+------+-------+------+-------+
[05/31 14:00:08    288s] #
[05/31 14:00:08    288s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3605.85 (MB), peak = 4387.34 (MB)
[05/31 14:00:08    288s] #start 23th optimization iteration ...
[05/31 14:00:08    288s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 40.00%
[05/31 14:00:08    288s] #   number of violations = 8
[05/31 14:00:08    288s] #
[05/31 14:00:08    288s] #  By Layer and Type:
[05/31 14:00:08    288s] #
[05/31 14:00:08    288s] #---------+-------+-------+------+-------+------+-------+-------+
[05/31 14:00:08    288s] #  -      | MetSpc| EOLSpc| Short| MinStp| Color| C2MCon| Totals|
[05/31 14:00:08    288s] #---------+-------+-------+------+-------+------+-------+-------+
[05/31 14:00:08    288s] #  M1     |      2|      1|     1|      2|     1|      1|      8|
[05/31 14:00:08    288s] #  Totals |      2|      1|     1|      2|     1|      1|      8|
[05/31 14:00:08    288s] #---------+-------+-------+------+-------+------+-------+-------+
[05/31 14:00:08    288s] #
[05/31 14:00:08    288s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3605.71 (MB), peak = 4387.34 (MB)
[05/31 14:00:08    288s] #start 24th optimization iteration ...
[05/31 14:00:08    288s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 40.00%
[05/31 14:00:08    288s] #   number of violations = 7
[05/31 14:00:08    288s] #
[05/31 14:00:08    288s] #  By Layer and Type:
[05/31 14:00:08    288s] #
[05/31 14:00:08    288s] #---------+-------+------+-------+------+----+-------+
[05/31 14:00:08    288s] #  -      | MetSpc| Short| MinStp| Color| Enc| Totals|
[05/31 14:00:08    288s] #---------+-------+------+-------+------+----+-------+
[05/31 14:00:08    288s] #  M1     |      1|     2|      2|     1|   1|      7|
[05/31 14:00:08    288s] #  Totals |      1|     2|      2|     1|   1|      7|
[05/31 14:00:08    288s] #---------+-------+------+-------+------+----+-------+
[05/31 14:00:08    288s] #
[05/31 14:00:08    288s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3605.86 (MB), peak = 4387.34 (MB)
[05/31 14:00:08    288s] #start 25th optimization iteration ...
[05/31 14:00:08    288s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 40.00%
[05/31 14:00:08    288s] #   number of violations = 8
[05/31 14:00:08    288s] #
[05/31 14:00:08    288s] #  By Layer and Type:
[05/31 14:00:08    288s] #
[05/31 14:00:08    288s] #---------+-------+------+-------+------+-------+----+-------+
[05/31 14:00:08    288s] #  -      | MetSpc| Short| MinStp| Color| C2MCon| Enc| Totals|
[05/31 14:00:08    288s] #---------+-------+------+-------+------+-------+----+-------+
[05/31 14:00:08    288s] #  M1     |      1|     2|      2|     1|      1|   1|      8|
[05/31 14:00:08    288s] #  Totals |      1|     2|      2|     1|      1|   1|      8|
[05/31 14:00:08    288s] #---------+-------+------+-------+------+-------+----+-------+
[05/31 14:00:08    288s] #
[05/31 14:00:08    288s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3605.85 (MB), peak = 4387.34 (MB)
[05/31 14:00:08    288s] #start 26th optimization iteration ...
[05/31 14:00:09    289s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 40.00%
[05/31 14:00:09    289s] #   number of violations = 8
[05/31 14:00:09    289s] #
[05/31 14:00:09    289s] #  By Layer and Type:
[05/31 14:00:09    289s] #
[05/31 14:00:09    289s] #---------+-------+-------+------+-------+------+-------+-------+
[05/31 14:00:09    289s] #  -      | MetSpc| EOLSpc| Short| MinStp| Color| EOLCol| Totals|
[05/31 14:00:09    289s] #---------+-------+-------+------+-------+------+-------+-------+
[05/31 14:00:09    289s] #  M1     |      2|      1|     1|      2|     1|      0|      7|
[05/31 14:00:09    289s] #  M2     |      0|      0|     0|      0|     0|      1|      1|
[05/31 14:00:09    289s] #  Totals |      2|      1|     1|      2|     1|      1|      8|
[05/31 14:00:09    289s] #---------+-------+-------+------+-------+------+-------+-------+
[05/31 14:00:09    289s] #
[05/31 14:00:09    289s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3605.76 (MB), peak = 4387.34 (MB)
[05/31 14:00:09    289s] #start 27th optimization iteration ...
[05/31 14:00:09    289s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 40.00%
[05/31 14:00:09    289s] #   number of violations = 7
[05/31 14:00:09    289s] #
[05/31 14:00:09    289s] #  By Layer and Type:
[05/31 14:00:09    289s] #
[05/31 14:00:09    289s] #---------+-------+-------+------+-------+------+-------+
[05/31 14:00:09    289s] #  -      | MetSpc| EOLSpc| Short| MinStp| Color| Totals|
[05/31 14:00:09    289s] #---------+-------+-------+------+-------+------+-------+
[05/31 14:00:09    289s] #  M1     |      2|      1|     1|      2|     1|      7|
[05/31 14:00:09    289s] #  Totals |      2|      1|     1|      2|     1|      7|
[05/31 14:00:09    289s] #---------+-------+-------+------+-------+------+-------+
[05/31 14:00:09    289s] #
[05/31 14:00:09    289s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3605.61 (MB), peak = 4387.34 (MB)
[05/31 14:00:09    289s] #start 28th optimization iteration ...
[05/31 14:00:09    289s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 40.00%
[05/31 14:00:09    289s] #   number of violations = 7
[05/31 14:00:09    289s] #
[05/31 14:00:09    289s] #  By Layer and Type:
[05/31 14:00:09    289s] #
[05/31 14:00:09    289s] #---------+-------+-------+------+-------+------+-------+
[05/31 14:00:09    289s] #  -      | MetSpc| EOLSpc| Short| MinStp| Color| Totals|
[05/31 14:00:09    289s] #---------+-------+-------+------+-------+------+-------+
[05/31 14:00:09    289s] #  M1     |      2|      1|     1|      2|     1|      7|
[05/31 14:00:09    289s] #  Totals |      2|      1|     1|      2|     1|      7|
[05/31 14:00:09    289s] #---------+-------+-------+------+-------+------+-------+
[05/31 14:00:09    289s] #
[05/31 14:00:09    289s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3605.57 (MB), peak = 4387.34 (MB)
[05/31 14:00:09    289s] #start 29th optimization iteration ...
[05/31 14:00:09    289s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 40.00%
[05/31 14:00:09    289s] #   number of violations = 7
[05/31 14:00:09    289s] #
[05/31 14:00:09    289s] #  By Layer and Type:
[05/31 14:00:09    289s] #
[05/31 14:00:09    289s] #---------+-------+------+-------+------+----+-------+
[05/31 14:00:09    289s] #  -      | MetSpc| Short| MinStp| Color| Enc| Totals|
[05/31 14:00:09    289s] #---------+-------+------+-------+------+----+-------+
[05/31 14:00:09    289s] #  M1     |      1|     2|      2|     1|   1|      7|
[05/31 14:00:09    289s] #  Totals |      1|     2|      2|     1|   1|      7|
[05/31 14:00:09    289s] #---------+-------+------+-------+------+----+-------+
[05/31 14:00:09    289s] #
[05/31 14:00:09    289s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3605.82 (MB), peak = 4387.34 (MB)
[05/31 14:00:09    289s] #start 30th optimization iteration ...
[05/31 14:00:09    289s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 40.00%
[05/31 14:00:09    289s] #   number of violations = 7
[05/31 14:00:09    289s] #
[05/31 14:00:09    289s] #  By Layer and Type:
[05/31 14:00:09    289s] #
[05/31 14:00:09    289s] #---------+-------+------+-------+------+----+-------+
[05/31 14:00:09    289s] #  -      | MetSpc| Short| MinStp| Color| Enc| Totals|
[05/31 14:00:09    289s] #---------+-------+------+-------+------+----+-------+
[05/31 14:00:09    289s] #  M1     |      1|     2|      2|     1|   1|      7|
[05/31 14:00:09    289s] #  Totals |      1|     2|      2|     1|   1|      7|
[05/31 14:00:09    289s] #---------+-------+------+-------+------+----+-------+
[05/31 14:00:09    289s] #
[05/31 14:00:09    289s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3605.70 (MB), peak = 4387.34 (MB)
[05/31 14:00:09    289s] #Complete Detail Routing.
[05/31 14:00:09    290s] #Total wire length = 221 um.
[05/31 14:00:09    290s] #Total half perimeter of net bounding box = 249 um.
[05/31 14:00:09    290s] #Total wire length on LAYER M1 = 3 um.
[05/31 14:00:09    290s] #Total wire length on LAYER M2 = 45 um.
[05/31 14:00:09    290s] #Total wire length on LAYER C1 = 68 um.
[05/31 14:00:09    290s] #Total wire length on LAYER C2 = 88 um.
[05/31 14:00:09    290s] #Total wire length on LAYER C3 = 18 um.
[05/31 14:00:09    290s] #Total wire length on LAYER C4 = 0 um.
[05/31 14:00:09    290s] #Total wire length on LAYER C5 = 0 um.
[05/31 14:00:09    290s] #Total wire length on LAYER JA = 0 um.
[05/31 14:00:09    290s] #Total wire length on LAYER QA = 0 um.
[05/31 14:00:09    290s] #Total wire length on LAYER QB = 0 um.
[05/31 14:00:09    290s] #Total wire length on LAYER LB = 0 um.
[05/31 14:00:09    290s] #Total number of vias = 326
[05/31 14:00:09    290s] #Total number of multi-cut vias = 127 ( 39.0%)
[05/31 14:00:09    290s] #Total number of single cut vias = 199 ( 61.0%)
[05/31 14:00:09    290s] #Up-Via Summary (total 326):
[05/31 14:00:09    290s] #                   single-cut          multi-cut      Total
[05/31 14:00:09    290s] #-----------------------------------------------------------
[05/31 14:00:09    290s] # M1                31 ( 68.9%)        14 ( 31.1%)         45
[05/31 14:00:09    290s] # M2                72 ( 52.9%)        64 ( 47.1%)        136
[05/31 14:00:09    290s] # C1                72 ( 65.5%)        38 ( 34.5%)        110
[05/31 14:00:09    290s] # C2                24 ( 68.6%)        11 ( 31.4%)         35
[05/31 14:00:09    290s] #-----------------------------------------------------------
[05/31 14:00:09    290s] #                  199 ( 61.0%)       127 ( 39.0%)        326 
[05/31 14:00:09    290s] #
[05/31 14:00:09    290s] #Total number of DRC violations = 7
[05/31 14:00:09    290s] ### Time Record (Detail Routing) is uninstalled.
[05/31 14:00:09    290s] #Cpu time = 00:00:06
[05/31 14:00:09    290s] #Elapsed time = 00:00:06
[05/31 14:00:09    290s] #Increased memory = -1.93 (MB)
[05/31 14:00:09    290s] #Total memory = 3605.70 (MB)
[05/31 14:00:09    290s] #Peak memory = 4387.34 (MB)
[05/31 14:00:09    290s] ### Time Record (Antenna Fixing) is installed.
[05/31 14:00:09    290s] #
[05/31 14:00:09    290s] #start routing for process antenna violation fix ...
[05/31 14:00:09    290s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:00:09    290s] ### Time Record (Data Preparation) is installed.
[05/31 14:00:09    290s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:00:09    290s] ### Time Record (Data Preparation) is uninstalled.
[05/31 14:00:09    290s] ### drc_pitch = 21000 (10.50000 um) drc_range = 12900 ( 6.45000 um) route_pitch = 19800 ( 9.90000 um) patch_pitch = 9068 ( 4.53400 um) top_route_layer = 11 top_pin_layer = 11
[05/31 14:00:09    290s] #WARNING (EMS-27) Message (NRIF-95) has exceeded the current message display limit of 20.
[05/31 14:00:09    290s] #To increase the message display limit, refer to the product command reference manual.
[05/31 14:00:09    290s] #
[05/31 14:00:09    290s] #  By Layer and Type:
[05/31 14:00:09    290s] #
[05/31 14:00:09    290s] #---------+-------+------+-------+------+----+-------+
[05/31 14:00:09    290s] #  -      | MetSpc| Short| MinStp| Color| Enc| Totals|
[05/31 14:00:09    290s] #---------+-------+------+-------+------+----+-------+
[05/31 14:00:09    290s] #  M1     |      1|     2|      2|     1|   1|      7|
[05/31 14:00:09    290s] #  Totals |      1|     2|      2|     1|   1|      7|
[05/31 14:00:09    290s] #---------+-------+------+-------+------+----+-------+
[05/31 14:00:09    290s] #
[05/31 14:00:09    290s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3605.70 (MB), peak = 4387.34 (MB)
[05/31 14:00:09    290s] #
[05/31 14:00:09    290s] #Total wire length = 221 um.
[05/31 14:00:09    290s] #Total half perimeter of net bounding box = 249 um.
[05/31 14:00:09    290s] #Total wire length on LAYER M1 = 3 um.
[05/31 14:00:09    290s] #Total wire length on LAYER M2 = 45 um.
[05/31 14:00:09    290s] #Total wire length on LAYER C1 = 68 um.
[05/31 14:00:09    290s] #Total wire length on LAYER C2 = 88 um.
[05/31 14:00:09    290s] #Total wire length on LAYER C3 = 18 um.
[05/31 14:00:09    290s] #Total wire length on LAYER C4 = 0 um.
[05/31 14:00:09    290s] #Total wire length on LAYER C5 = 0 um.
[05/31 14:00:09    290s] #Total wire length on LAYER JA = 0 um.
[05/31 14:00:09    290s] #Total wire length on LAYER QA = 0 um.
[05/31 14:00:09    290s] #Total wire length on LAYER QB = 0 um.
[05/31 14:00:09    290s] #Total wire length on LAYER LB = 0 um.
[05/31 14:00:09    290s] #Total number of vias = 326
[05/31 14:00:09    290s] #Total number of multi-cut vias = 127 ( 39.0%)
[05/31 14:00:09    290s] #Total number of single cut vias = 199 ( 61.0%)
[05/31 14:00:09    290s] #Up-Via Summary (total 326):
[05/31 14:00:09    290s] #                   single-cut          multi-cut      Total
[05/31 14:00:09    290s] #-----------------------------------------------------------
[05/31 14:00:09    290s] # M1                31 ( 68.9%)        14 ( 31.1%)         45
[05/31 14:00:09    290s] # M2                72 ( 52.9%)        64 ( 47.1%)        136
[05/31 14:00:09    290s] # C1                72 ( 65.5%)        38 ( 34.5%)        110
[05/31 14:00:09    290s] # C2                24 ( 68.6%)        11 ( 31.4%)         35
[05/31 14:00:09    290s] #-----------------------------------------------------------
[05/31 14:00:09    290s] #                  199 ( 61.0%)       127 ( 39.0%)        326 
[05/31 14:00:09    290s] #
[05/31 14:00:09    290s] #Total number of DRC violations = 7
[05/31 14:00:09    290s] #Total number of process antenna violations = 0
[05/31 14:00:09    290s] #Total number of net violated process antenna rule = 0
[05/31 14:00:09    290s] #
[05/31 14:00:09    290s] #
[05/31 14:00:09    290s] #Total wire length = 221 um.
[05/31 14:00:09    290s] #Total half perimeter of net bounding box = 249 um.
[05/31 14:00:09    290s] #Total wire length on LAYER M1 = 3 um.
[05/31 14:00:09    290s] #Total wire length on LAYER M2 = 45 um.
[05/31 14:00:09    290s] #Total wire length on LAYER C1 = 68 um.
[05/31 14:00:09    290s] #Total wire length on LAYER C2 = 88 um.
[05/31 14:00:09    290s] #Total wire length on LAYER C3 = 18 um.
[05/31 14:00:09    290s] #Total wire length on LAYER C4 = 0 um.
[05/31 14:00:09    290s] #Total wire length on LAYER C5 = 0 um.
[05/31 14:00:09    290s] #Total wire length on LAYER JA = 0 um.
[05/31 14:00:09    290s] #Total wire length on LAYER QA = 0 um.
[05/31 14:00:09    290s] #Total wire length on LAYER QB = 0 um.
[05/31 14:00:09    290s] #Total wire length on LAYER LB = 0 um.
[05/31 14:00:09    290s] #Total number of vias = 326
[05/31 14:00:09    290s] #Total number of multi-cut vias = 127 ( 39.0%)
[05/31 14:00:09    290s] #Total number of single cut vias = 199 ( 61.0%)
[05/31 14:00:09    290s] #Up-Via Summary (total 326):
[05/31 14:00:09    290s] #                   single-cut          multi-cut      Total
[05/31 14:00:09    290s] #-----------------------------------------------------------
[05/31 14:00:09    290s] # M1                31 ( 68.9%)        14 ( 31.1%)         45
[05/31 14:00:09    290s] # M2                72 ( 52.9%)        64 ( 47.1%)        136
[05/31 14:00:09    290s] # C1                72 ( 65.5%)        38 ( 34.5%)        110
[05/31 14:00:09    290s] # C2                24 ( 68.6%)        11 ( 31.4%)         35
[05/31 14:00:09    290s] #-----------------------------------------------------------
[05/31 14:00:09    290s] #                  199 ( 61.0%)       127 ( 39.0%)        326 
[05/31 14:00:09    290s] #
[05/31 14:00:09    290s] #Total number of DRC violations = 7
[05/31 14:00:09    290s] #Total number of process antenna violations = 0
[05/31 14:00:09    290s] #Total number of net violated process antenna rule = 0
[05/31 14:00:09    290s] #
[05/31 14:00:09    290s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 40.00%
[05/31 14:00:09    290s] ### Time Record (Antenna Fixing) is uninstalled.
[05/31 14:00:09    290s] ### Time Record (Data Preparation) is installed.
[05/31 14:00:09    290s] ### Time Record (Data Preparation) is uninstalled.
[05/31 14:00:09    290s] ### Time Record (Post Route Via Swapping) is installed.
[05/31 14:00:09    290s] ### drc_pitch = 21000 (10.50000 um) drc_range = 12900 ( 6.45000 um) route_pitch = 19800 ( 9.90000 um) patch_pitch = 9068 ( 4.53400 um) top_route_layer = 11 top_pin_layer = 11
[05/31 14:00:09    290s] #
[05/31 14:00:09    290s] #Start Post Route via swapping...
[05/31 14:00:09    290s] #96.15% of area are rerouted by ECO routing.
[05/31 14:00:09    290s] #   number of violations = 7
[05/31 14:00:09    290s] #
[05/31 14:00:09    290s] #  By Layer and Type:
[05/31 14:00:09    290s] #
[05/31 14:00:09    290s] #---------+-------+------+-------+------+----+-------+
[05/31 14:00:09    290s] #  -      | MetSpc| Short| MinStp| Color| Enc| Totals|
[05/31 14:00:09    290s] #---------+-------+------+-------+------+----+-------+
[05/31 14:00:09    290s] #  M1     |      1|     2|      2|     1|   1|      7|
[05/31 14:00:09    290s] #  Totals |      1|     2|      2|     1|   1|      7|
[05/31 14:00:09    290s] #---------+-------+------+-------+------+----+-------+
[05/31 14:00:09    290s] #
[05/31 14:00:09    290s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3607.28 (MB), peak = 4387.34 (MB)
[05/31 14:00:09    290s] #CELL_VIEW adder,init has 7 DRC violations
[05/31 14:00:09    290s] #Total number of DRC violations = 7
[05/31 14:00:09    290s] #Total number of process antenna violations = 0
[05/31 14:00:09    290s] #Total number of net violated process antenna rule = 0
[05/31 14:00:09    290s] #Post Route via swapping is done.
[05/31 14:00:09    290s] ### Time Record (Post Route Via Swapping) is uninstalled.
[05/31 14:00:09    290s] #Total wire length = 221 um.
[05/31 14:00:09    290s] #Total half perimeter of net bounding box = 249 um.
[05/31 14:00:09    290s] #Total wire length on LAYER M1 = 3 um.
[05/31 14:00:09    290s] #Total wire length on LAYER M2 = 45 um.
[05/31 14:00:09    290s] #Total wire length on LAYER C1 = 68 um.
[05/31 14:00:09    290s] #Total wire length on LAYER C2 = 88 um.
[05/31 14:00:09    290s] #Total wire length on LAYER C3 = 18 um.
[05/31 14:00:09    290s] #Total wire length on LAYER C4 = 0 um.
[05/31 14:00:09    290s] #Total wire length on LAYER C5 = 0 um.
[05/31 14:00:09    290s] #Total wire length on LAYER JA = 0 um.
[05/31 14:00:09    290s] #Total wire length on LAYER QA = 0 um.
[05/31 14:00:09    290s] #Total wire length on LAYER QB = 0 um.
[05/31 14:00:09    290s] #Total wire length on LAYER LB = 0 um.
[05/31 14:00:09    290s] #Total number of vias = 326
[05/31 14:00:09    290s] #Total number of multi-cut vias = 269 ( 82.5%)
[05/31 14:00:09    290s] #Total number of single cut vias = 57 ( 17.5%)
[05/31 14:00:09    290s] #Up-Via Summary (total 326):
[05/31 14:00:09    290s] #                   single-cut          multi-cut      Total
[05/31 14:00:09    290s] #-----------------------------------------------------------
[05/31 14:00:09    290s] # M1                23 ( 51.1%)        22 ( 48.9%)         45
[05/31 14:00:09    290s] # M2                18 ( 13.2%)       118 ( 86.8%)        136
[05/31 14:00:09    290s] # C1                16 ( 14.5%)        94 ( 85.5%)        110
[05/31 14:00:09    290s] # C2                 0 (  0.0%)        35 (100.0%)         35
[05/31 14:00:09    290s] #-----------------------------------------------------------
[05/31 14:00:09    290s] #                   57 ( 17.5%)       269 ( 82.5%)        326 
[05/31 14:00:09    290s] #
[05/31 14:00:09    290s] ### Time Record (Data Preparation) is installed.
[05/31 14:00:09    290s] ### Time Record (Data Preparation) is uninstalled.
[05/31 14:00:09    290s] ### Time Record (Post Route Wire Spreading) is installed.
[05/31 14:00:09    290s] ### drc_pitch = 21000 (10.50000 um) drc_range = 12900 ( 6.45000 um) route_pitch = 19800 ( 9.90000 um) patch_pitch = 9068 ( 4.53400 um) top_route_layer = 11 top_pin_layer = 11
[05/31 14:00:09    290s] #
[05/31 14:00:09    290s] #Start Post Route wire spreading..
[05/31 14:00:09    290s] ### Time Record (Data Preparation) is installed.
[05/31 14:00:09    290s] ### Time Record (Data Preparation) is uninstalled.
[05/31 14:00:09    290s] ### drc_pitch = 21000 (10.50000 um) drc_range = 12900 ( 6.45000 um) route_pitch = 19800 ( 9.90000 um) patch_pitch = 9068 ( 4.53400 um) top_route_layer = 11 top_pin_layer = 11
[05/31 14:00:09    290s] #
[05/31 14:00:09    290s] #Start DRC checking..
[05/31 14:00:10    290s] #   number of violations = 7
[05/31 14:00:10    290s] #
[05/31 14:00:10    290s] #  By Layer and Type:
[05/31 14:00:10    290s] #
[05/31 14:00:10    290s] #---------+-------+------+-------+------+----+-------+
[05/31 14:00:10    290s] #  -      | MetSpc| Short| MinStp| Color| Enc| Totals|
[05/31 14:00:10    290s] #---------+-------+------+-------+------+----+-------+
[05/31 14:00:10    290s] #  M1     |      1|     2|      2|     1|   1|      7|
[05/31 14:00:10    290s] #  Totals |      1|     2|      2|     1|   1|      7|
[05/31 14:00:10    290s] #---------+-------+------+-------+------+----+-------+
[05/31 14:00:10    290s] #
[05/31 14:00:10    290s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3606.82 (MB), peak = 4387.34 (MB)
[05/31 14:00:10    290s] #CELL_VIEW adder,init has 7 DRC violations
[05/31 14:00:10    290s] #Total number of DRC violations = 7
[05/31 14:00:10    290s] #Total number of process antenna violations = 0
[05/31 14:00:10    290s] #Total number of net violated process antenna rule = 0
[05/31 14:00:10    290s] ### Time Record (Data Preparation) is installed.
[05/31 14:00:10    290s] ### Time Record (Data Preparation) is uninstalled.
[05/31 14:00:10    290s] #
[05/31 14:00:10    290s] #Start data preparation for wire spreading...
[05/31 14:00:10    290s] #
[05/31 14:00:10    290s] #Data preparation is done on Sat May 31 14:00:10 2025
[05/31 14:00:10    290s] #
[05/31 14:00:10    290s] ### track-assign engine-init starts on Sat May 31 14:00:10 2025 with memory = 3606.82 (MB), peak = 4387.34 (MB)
[05/31 14:00:10    290s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.3 GB
[05/31 14:00:10    290s] #
[05/31 14:00:10    290s] #Start Post Route Wire Spread.
[05/31 14:00:10    290s] #Done with 6 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
[05/31 14:00:10    290s] #Complete Post Route Wire Spread.
[05/31 14:00:10    290s] #
[05/31 14:00:10    290s] #Total wire length = 222 um.
[05/31 14:00:10    290s] #Total half perimeter of net bounding box = 249 um.
[05/31 14:00:10    290s] #Total wire length on LAYER M1 = 3 um.
[05/31 14:00:10    290s] #Total wire length on LAYER M2 = 45 um.
[05/31 14:00:10    290s] #Total wire length on LAYER C1 = 68 um.
[05/31 14:00:10    290s] #Total wire length on LAYER C2 = 88 um.
[05/31 14:00:10    290s] #Total wire length on LAYER C3 = 18 um.
[05/31 14:00:10    290s] #Total wire length on LAYER C4 = 0 um.
[05/31 14:00:10    290s] #Total wire length on LAYER C5 = 0 um.
[05/31 14:00:10    290s] #Total wire length on LAYER JA = 0 um.
[05/31 14:00:10    290s] #Total wire length on LAYER QA = 0 um.
[05/31 14:00:10    290s] #Total wire length on LAYER QB = 0 um.
[05/31 14:00:10    290s] #Total wire length on LAYER LB = 0 um.
[05/31 14:00:10    290s] #Total number of vias = 326
[05/31 14:00:10    290s] #Total number of multi-cut vias = 269 ( 82.5%)
[05/31 14:00:10    290s] #Total number of single cut vias = 57 ( 17.5%)
[05/31 14:00:10    290s] #Up-Via Summary (total 326):
[05/31 14:00:10    290s] #                   single-cut          multi-cut      Total
[05/31 14:00:10    290s] #-----------------------------------------------------------
[05/31 14:00:10    290s] # M1                23 ( 51.1%)        22 ( 48.9%)         45
[05/31 14:00:10    290s] # M2                18 ( 13.2%)       118 ( 86.8%)        136
[05/31 14:00:10    290s] # C1                16 ( 14.5%)        94 ( 85.5%)        110
[05/31 14:00:10    290s] # C2                 0 (  0.0%)        35 (100.0%)         35
[05/31 14:00:10    290s] #-----------------------------------------------------------
[05/31 14:00:10    290s] #                   57 ( 17.5%)       269 ( 82.5%)        326 
[05/31 14:00:10    290s] #
[05/31 14:00:10    290s] ### Time Record (Data Preparation) is installed.
[05/31 14:00:10    290s] ### Time Record (Data Preparation) is uninstalled.
[05/31 14:00:10    290s] ### drc_pitch = 21000 (10.50000 um) drc_range = 12900 ( 6.45000 um) route_pitch = 19800 ( 9.90000 um) patch_pitch = 9068 ( 4.53400 um) top_route_layer = 11 top_pin_layer = 11
[05/31 14:00:10    290s] #
[05/31 14:00:10    290s] #Start DRC checking..
[05/31 14:00:10    290s] #   number of violations = 7
[05/31 14:00:10    290s] #
[05/31 14:00:10    290s] #  By Layer and Type:
[05/31 14:00:10    290s] #
[05/31 14:00:10    290s] #---------+-------+------+-------+------+----+-------+
[05/31 14:00:10    290s] #  -      | MetSpc| Short| MinStp| Color| Enc| Totals|
[05/31 14:00:10    290s] #---------+-------+------+-------+------+----+-------+
[05/31 14:00:10    290s] #  M1     |      1|     2|      2|     1|   1|      7|
[05/31 14:00:10    290s] #  Totals |      1|     2|      2|     1|   1|      7|
[05/31 14:00:10    290s] #---------+-------+------+-------+------+----+-------+
[05/31 14:00:10    290s] #
[05/31 14:00:10    290s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3607.35 (MB), peak = 4387.34 (MB)
[05/31 14:00:10    290s] #CELL_VIEW adder,init has 7 DRC violations
[05/31 14:00:10    290s] #Total number of DRC violations = 7
[05/31 14:00:10    290s] #Total number of process antenna violations = 0
[05/31 14:00:10    290s] #Total number of net violated process antenna rule = 0
[05/31 14:00:10    290s] #   number of violations = 7
[05/31 14:00:10    290s] #
[05/31 14:00:10    290s] #  By Layer and Type:
[05/31 14:00:10    290s] #
[05/31 14:00:10    290s] #---------+-------+------+-------+------+----+-------+
[05/31 14:00:10    290s] #  -      | MetSpc| Short| MinStp| Color| Enc| Totals|
[05/31 14:00:10    290s] #---------+-------+------+-------+------+----+-------+
[05/31 14:00:10    290s] #  M1     |      1|     2|      2|     1|   1|      7|
[05/31 14:00:10    290s] #  Totals |      1|     2|      2|     1|   1|      7|
[05/31 14:00:10    290s] #---------+-------+------+-------+------+----+-------+
[05/31 14:00:10    290s] #
[05/31 14:00:10    290s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3606.91 (MB), peak = 4387.34 (MB)
[05/31 14:00:10    290s] #CELL_VIEW adder,init has 7 DRC violations
[05/31 14:00:10    290s] #Total number of DRC violations = 7
[05/31 14:00:10    290s] #Total number of process antenna violations = 0
[05/31 14:00:10    290s] #Total number of net violated process antenna rule = 0
[05/31 14:00:10    290s] #Post Route wire spread is done.
[05/31 14:00:10    290s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[05/31 14:00:10    290s] #Total wire length = 222 um.
[05/31 14:00:10    290s] #Total half perimeter of net bounding box = 249 um.
[05/31 14:00:10    290s] #Total wire length on LAYER M1 = 3 um.
[05/31 14:00:10    290s] #Total wire length on LAYER M2 = 45 um.
[05/31 14:00:10    290s] #Total wire length on LAYER C1 = 68 um.
[05/31 14:00:10    290s] #Total wire length on LAYER C2 = 88 um.
[05/31 14:00:10    290s] #Total wire length on LAYER C3 = 18 um.
[05/31 14:00:10    290s] #Total wire length on LAYER C4 = 0 um.
[05/31 14:00:10    290s] #Total wire length on LAYER C5 = 0 um.
[05/31 14:00:10    290s] #Total wire length on LAYER JA = 0 um.
[05/31 14:00:10    290s] #Total wire length on LAYER QA = 0 um.
[05/31 14:00:10    290s] #Total wire length on LAYER QB = 0 um.
[05/31 14:00:10    290s] #Total wire length on LAYER LB = 0 um.
[05/31 14:00:10    290s] #Total number of vias = 326
[05/31 14:00:10    290s] #Total number of multi-cut vias = 269 ( 82.5%)
[05/31 14:00:10    290s] #Total number of single cut vias = 57 ( 17.5%)
[05/31 14:00:10    290s] #Up-Via Summary (total 326):
[05/31 14:00:10    290s] #                   single-cut          multi-cut      Total
[05/31 14:00:10    290s] #-----------------------------------------------------------
[05/31 14:00:10    290s] # M1                23 ( 51.1%)        22 ( 48.9%)         45
[05/31 14:00:10    290s] # M2                18 ( 13.2%)       118 ( 86.8%)        136
[05/31 14:00:10    290s] # C1                16 ( 14.5%)        94 ( 85.5%)        110
[05/31 14:00:10    290s] # C2                 0 (  0.0%)        35 (100.0%)         35
[05/31 14:00:10    290s] #-----------------------------------------------------------
[05/31 14:00:10    290s] #                   57 ( 17.5%)       269 ( 82.5%)        326 
[05/31 14:00:10    290s] #
[05/31 14:00:10    290s] #detailRoute Statistics:
[05/31 14:00:10    290s] #Cpu time = 00:00:06
[05/31 14:00:10    290s] #Elapsed time = 00:00:06
[05/31 14:00:10    290s] #Increased memory = -0.72 (MB)
[05/31 14:00:10    290s] #Total memory = 3606.91 (MB)
[05/31 14:00:10    290s] #Peak memory = 4387.34 (MB)
[05/31 14:00:10    290s] ### global_detail_route design signature (310): route=494101542 flt_obj=0 vio=1051904106 shield_wire=1
[05/31 14:00:10    290s] ### Time Record (DB Export) is installed.
[05/31 14:00:10    290s] ### export design design signature (311): route=494101542 fixed_route=463444023 flt_obj=0 vio=1051904106 swire=282492057 shield_wire=1 net_attr=651632610 dirty_area=0 del_dirty_area=0 cell=825922003 placement=757574675 pin_access=1447258343 inst_pattern=2048180967 inst_orient=1438490342 via=1681576828 routing_via=1401398896 timing=463444023 sns=463444023
[05/31 14:00:10    290s] ### Time Record (DB Export) is uninstalled.
[05/31 14:00:10    290s] ### Time Record (Post Callback) is installed.
[05/31 14:00:10    290s] ### Time Record (Post Callback) is uninstalled.
[05/31 14:00:10    290s] #
[05/31 14:00:10    290s] #globalDetailRoute statistics:
[05/31 14:00:10    290s] #Cpu time = 00:00:11
[05/31 14:00:10    290s] #Elapsed time = 00:00:11
[05/31 14:00:10    290s] #Increased memory = -3.21 (MB)
[05/31 14:00:10    290s] #Total memory = 3592.69 (MB)
[05/31 14:00:10    290s] #Peak memory = 4387.34 (MB)
[05/31 14:00:10    290s] #Number of warnings = 43
[05/31 14:00:10    290s] #Total number of warnings = 325
[05/31 14:00:10    290s] #Number of fails = 0
[05/31 14:00:10    290s] #Total number of fails = 0
[05/31 14:00:10    290s] #Complete globalDetailRoute on Sat May 31 14:00:10 2025
[05/31 14:00:10    290s] #
[05/31 14:00:10    290s] ### import design signature (312): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1447258343 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=1 sns=1
[05/31 14:00:10    290s] ### Time Record (globalDetailRoute) is uninstalled.
[05/31 14:00:10    290s] % End globalDetailRoute (date=05/31 14:00:10, total cpu=0:00:10.8, real=0:00:11.0, peak res=3595.9M, current mem=3591.6M)
[05/31 14:00:10    290s] #Default setup view is reset to view_slow_mission.
[05/31 14:00:10    290s] #Default setup view is reset to view_slow_mission.
[05/31 14:00:10    290s] AAE_INFO: Post Route call back at the end of routeDesign
[05/31 14:00:10    290s] #routeDesign: cpu time = 00:00:11, elapsed time = 00:00:11, memory = 3567.18 (MB), peak = 4387.34 (MB)
[05/31 14:00:10    290s] ### Time Record (routeDesign) is uninstalled.
[05/31 14:00:10    290s] #
[05/31 14:00:10    290s] #  Scalability Statistics
[05/31 14:00:10    290s] #
[05/31 14:00:10    290s] #----------------------------+---------+-------------+------------+
[05/31 14:00:10    290s] #  routeDesign               | cpu time| elapsed time| scalability|
[05/31 14:00:10    290s] #----------------------------+---------+-------------+------------+
[05/31 14:00:10    290s] #  Pre Callback              | 00:00:00|     00:00:00|         1.0|
[05/31 14:00:10    290s] #  Post Callback             | 00:00:00|     00:00:00|         1.0|
[05/31 14:00:10    290s] #  Timing Data Generation    | 00:00:00|     00:00:00|         1.0|
[05/31 14:00:10    290s] #  DB Import                 | 00:00:00|     00:00:00|         1.0|
[05/31 14:00:10    290s] #  DB Export                 | 00:00:00|     00:00:00|         1.0|
[05/31 14:00:10    290s] #  Cell Pin Access           | 00:00:03|     00:00:03|         1.0|
[05/31 14:00:10    290s] #  Instance Pin Access       | 00:00:00|     00:00:00|         1.0|
[05/31 14:00:10    290s] #  Data Preparation          | 00:00:01|     00:00:01|         1.0|
[05/31 14:00:10    290s] #  Global Routing            | 00:00:00|     00:00:00|         1.0|
[05/31 14:00:10    290s] #  Track Assignment          | 00:00:00|     00:00:00|         1.0|
[05/31 14:00:10    290s] #  Detail Routing            | 00:00:06|     00:00:06|         1.0|
[05/31 14:00:10    290s] #  Antenna Fixing            | 00:00:00|     00:00:00|         1.0|
[05/31 14:00:10    290s] #  Post Route Via Swapping   | 00:00:00|     00:00:00|         1.0|
[05/31 14:00:10    290s] #  Post Route Wire Spreading | 00:00:00|     00:00:00|         1.0|
[05/31 14:00:10    290s] #  Entire Command            | 00:00:11|     00:00:11|         1.0|
[05/31 14:00:10    290s] #----------------------------+---------+-------------+------------+
[05/31 14:00:10    290s] #
[05/31 14:00:10    290s] 
[05/31 14:00:10    290s] *** Summary of all messages that are not suppressed in this session:
[05/31 14:00:10    290s] Severity  ID               Count  Summary                                  
[05/31 14:00:10    290s] WARNING   NRAG-44              1  Track pitch is too small compared with l...
[05/31 14:00:10    290s] WARNING   NRIG-34             50  Power/Ground pin %s of instance %s is no...
[05/31 14:00:10    290s] WARNING   NRIF-95             37  Option setNanoRouteMode -routeTopRouting...
[05/31 14:00:10    290s] *** Message Summary: 88 warning(s), 0 error(s)
[05/31 14:00:10    290s] 
[05/31 14:00:10    290s] #% End routeDesign (date=05/31 14:00:10, total cpu=0:00:11.0, real=0:00:11.0, peak res=3610.8M, current mem=3567.2M)
[05/31 14:03:29    304s] <CMD> verify_drc
[05/31 14:03:29    304s] #-check_same_via_cell true               # bool, default=false, user setting
[05/31 14:03:29    304s]  *** Starting Verify DRC (MEM: 4421.0) ***
[05/31 14:03:29    304s] 
[05/31 14:03:29    304s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:03:29    304s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:03:29    304s]   VERIFY DRC ...... Starting Verification
[05/31 14:03:29    304s]   VERIFY DRC ...... Initializing
[05/31 14:03:30    304s]   VERIFY DRC ...... Deleting Existing Violations
[05/31 14:03:30    304s]   VERIFY DRC ...... Creating Sub-Areas
[05/31 14:03:30    304s]  VERIFY_DRC: checking all layers except LB to LB ...
[05/31 14:03:30    304s]   VERIFY DRC ...... Using new threading
[05/31 14:03:30    304s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 7.076 6.880} 1 of 1
[05/31 14:03:30    304s]   VERIFY DRC ...... Sub-Area : 1 complete 8 Viols.
[05/31 14:03:30    304s]  VERIFY_DRC: checking layers from LB to LB ...
[05/31 14:03:30    304s]   VERIFY DRC ...... Using new threading
[05/31 14:03:30    304s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 7.076 6.880} 1 of 1
[05/31 14:03:30    304s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[05/31 14:03:30    304s] 
[05/31 14:03:30    304s]   Verification Complete : 8 Viols.
[05/31 14:03:30    304s] 
[05/31 14:03:30    304s]  Violation Summary By Layer and Type:
[05/31 14:03:30    304s] 
[05/31 14:03:30    304s] 	         MinStp    Short   MetSpc    Color      Enc   Totals
[05/31 14:03:30    304s] 	M1            3        2        1        1        0        7
[05/31 14:03:30    304s] 	V1            0        0        0        0        1        1
[05/31 14:03:30    304s] 	Totals        3        2        1        1        1        8
[05/31 14:03:30    304s] 
[05/31 14:03:30    304s]  *** End Verify DRC (CPU TIME: 0:00:00.0  ELAPSED TIME: 0:00:01.0  MEM: 256.1M) ***
[05/31 14:03:30    304s] 
[05/31 14:03:42    305s] <CMD> ecoRoute -fix_
[05/31 14:03:42    305s] **ERROR: (IMPTCM-168):	Ambiguous option name "-fix_" matches more than one option: "-fix_drc -fix_filler_drc_with_patch_only". You must use the full option name, or a unique prefix of one of the legal options.
**ERROR: (IMPTCM-168):	Ambiguous option name "-fix_" matches more than one option: "-fix_drc -fix_filler_drc_with_patch_only". You must use the full option name, or a unique prefix of one of the legal options.

[05/31 14:03:42    305s] Usage: ecoRoute [-help] [-ignore_route <string>] [-handlePartition ] [-fix_drc [-cut_color_flip {0 1}] [-trim_layer_patch ] [-layer_range <string>] [<area>]] [-fix_filler_drc_with_patch_only [-passive_fill ] [-layer_range <string>] [area]] [ -fix_filler_drc_with_patch_only | -fix_drc ] [-target | -fix_drc | -prototype ] [-modifyOnlyLayers <string> | -fix_drc ]
[05/31 14:03:42    305s] 
[05/31 14:03:42    305s] **ERROR: (IMPTCM-40):	Must specify four floating numbers for argument "area".

[05/31 14:03:44    305s] <CMD> ecoRoute -fix_drc
[05/31 14:03:44    305s] ### Time Record (ecoRoute) is installed.
[05/31 14:03:44    305s] **INFO: User settings:
[05/31 14:03:44    305s] setNanoRouteMode -route_detail_antenna_factor                                             1
[05/31 14:03:44    305s] setNanoRouteMode -route_detail_end_iteration                                              30
[05/31 14:03:44    305s] setNanoRouteMode -route_detail_exp_enable_adv_polygon_checker                             false
[05/31 14:03:44    305s] setNanoRouteMode -route_detail_fix_antenna                                                true
[05/31 14:03:44    305s] setNanoRouteMode -route_detail_post_route_spread_wire                                     true
[05/31 14:03:44    305s] setNanoRouteMode -route_detail_search_and_repair                                          true
[05/31 14:03:44    305s] setNanoRouteMode -drouteStartIteration                                                    0
[05/31 14:03:44    305s] setNanoRouteMode -route_detail_use_lef_pin_taper_rule                                     true
[05/31 14:03:44    305s] setNanoRouteMode -route_detail_use_min_spacing_for_blockage                               auto
[05/31 14:03:44    305s] setNanoRouteMode -route_detail_use_multi_cut_via_effort                                   medium
[05/31 14:03:44    305s] setNanoRouteMode -extract_design_signature                                                89083935
[05/31 14:03:44    305s] setNanoRouteMode -extract_rc_model_file                                                   rc_model.bin
[05/31 14:03:44    305s] setNanoRouteMode -route_extract_third_party_compatible                                    false
[05/31 14:03:44    305s] setNanoRouteMode -route_global_exp_minimize_detour                                        false
[05/31 14:03:44    305s] setNanoRouteMode -route_global_exp_timing_driven_std_delay                                6.1
[05/31 14:03:44    305s] setNanoRouteMode -route_global_exp_timing_driven_use_tif_timing_engine_for_import_design  true
[05/31 14:03:44    305s] setNanoRouteMode -route_antenna_diode_insertion                                           false
[05/31 14:03:44    305s] setNanoRouteMode -route_si_effort                                                         high
[05/31 14:03:44    305s] setNanoRouteMode -route_strict_honor_route_rule                                           false
[05/31 14:03:44    305s] setNanoRouteMode -route_with_si_driven                                                    true
[05/31 14:03:44    305s] setNanoRouteMode -route_with_si_post_route_fix                                            false
[05/31 14:03:44    305s] setNanoRouteMode -route_with_timing_driven                                                true
[05/31 14:03:44    305s] setDesignMode -congEffort                                                                 high
[05/31 14:03:44    305s] setDesignMode -flowEffort                                                                 extreme
[05/31 14:03:44    305s] setDesignMode -process                                                                    22
[05/31 14:03:44    305s] 
[05/31 14:03:44    305s] #% Begin detailRoute (date=05/31 14:03:44, mem=3583.5M)
[05/31 14:03:44    305s] 
[05/31 14:03:44    305s] detailRoute -fix_drc
[05/31 14:03:44    305s] 
[05/31 14:03:44    305s] #Start detailRoute on Sat May 31 14:03:44 2025
[05/31 14:03:44    305s] #
[05/31 14:03:44    305s] #WARNING (NRIF-78) The option route_with_eco combined with route_with_timing_driven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
[05/31 14:03:44    305s] #WARNING (NRIF-78) The option route_with_eco combined with route_with_timing_driven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
[05/31 14:03:44    305s] ### Time Record (detailRoute) is installed.
[05/31 14:03:44    305s] ### Time Record (Pre Callback) is installed.
[05/31 14:03:44    305s] eee: RC Grid memory freed = 1188 (3 X 3 X 11 X 12b)
[05/31 14:03:44    305s] ### Time Record (Pre Callback) is uninstalled.
[05/31 14:03:44    305s] ### Time Record (DB Import) is installed.
[05/31 14:03:44    305s] ### Time Record (Timing Data Generation) is installed.
[05/31 14:03:44    305s] ### Time Record (Timing Data Generation) is uninstalled.
[05/31 14:03:44    305s] eee: RC Grid memory allocated = 1188 (3 X 3 X 11 X 12b)
[05/31 14:03:44    305s] eee: pegSigSF=1.070000
[05/31 14:03:44    305s] Initializing multi-corner resistance tables ...
[05/31 14:03:44    305s] eee: Grid unit RC data computation started
[05/31 14:03:44    305s] eee: Grid unit RC data computation completed
[05/31 14:03:44    305s] eee: l=1 avDens=0.005774 usedTrk=1.075185 availTrk=186.206897 sigTrk=1.075185
[05/31 14:03:44    305s] eee: l=2 avDens=0.031630 usedTrk=8.540185 availTrk=270.000000 sigTrk=8.540185
[05/31 14:03:44    305s] eee: l=3 avDens=0.052405 usedTrk=12.577222 availTrk=240.000000 sigTrk=12.577222
[05/31 14:03:44    305s] eee: l=4 avDens=0.090640 usedTrk=16.315185 availTrk=180.000000 sigTrk=16.315185
[05/31 14:03:44    305s] eee: l=5 avDens=0.018333 usedTrk=3.300000 availTrk=180.000000 sigTrk=3.300000
[05/31 14:03:44    305s] eee: l=6 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 14:03:44    305s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 14:03:44    305s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 14:03:44    305s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 14:03:44    305s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 14:03:44    305s] eee: l=11 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 14:03:44    305s] eee: LAM-FP: thresh=1 ; dimX=88.450000 ; dimY=86.000000 ; multX=1.000000 ; multY=1.000000 ; minP=80 ; fpMult=1.000000 ;
[05/31 14:03:44    305s] eee: LAM: n=32 LLS=2-3 HLS=3-5 rDens=0.225975 uaWl=1.000000 uaWlH=0.468300 aWlH=0.000000 lMod=0 pMax=0.878500 pMod=80 pModAss=50 wcR=0.664000 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.660000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[05/31 14:03:44    305s] eee: NetCapCache creation started. (Current Mem: 4433.020M) 
[05/31 14:03:44    305s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 4433.020M) 
[05/31 14:03:44    305s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(7.076000, 6.880000)], Layers = [f(11) b(0)], Grid size = 5.400000 um, Grid Dim = (2 X 2)
[05/31 14:03:44    305s] eee: Metal Layers Info:
[05/31 14:03:44    305s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/31 14:03:44    305s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[05/31 14:03:44    305s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/31 14:03:44    305s] eee: |       M1 |   1 |   0.040 |   0.040 |   0.116 |  0.159 |  14.77 | V | 0 |  1 |
[05/31 14:03:44    305s] eee: |       M2 |   2 |   0.040 |   0.040 |   0.080 |  0.174 |  20.55 | H | 0 |  1 |
[05/31 14:03:44    305s] eee: |       C1 |   3 |   0.044 |   0.046 |   0.090 |  0.185 |  12.71 | V | 0 |  1 |
[05/31 14:03:44    305s] eee: |       C2 |   4 |   0.044 |   0.046 |   0.090 |  0.184 |  12.75 | H | 0 |  1 |
[05/31 14:03:44    305s] eee: |       C3 |   5 |   0.044 |   0.046 |   0.090 |  0.184 |  12.71 | V | 0 |  1 |
[05/31 14:03:44    305s] eee: |       C4 |   6 |   0.044 |   0.046 |   0.090 |  0.185 |  12.70 | H | 0 |  1 |
[05/31 14:03:44    305s] eee: |       C5 |   7 |   0.044 |   0.046 |   0.090 |  0.194 |  12.75 | V | 0 |  1 |
[05/31 14:03:44    305s] eee: |       JA |   8 |   0.450 |   0.450 |   0.900 |  0.371 |   0.03 | H | 0 |  1 |
[05/31 14:03:44    305s] eee: |       QA |   9 |   1.200 |   1.200 |   2.400 |  0.385 |   0.01 | V | 0 |  1 |
[05/31 14:03:44    305s] eee: |       QB |  10 |   1.200 |   1.200 |   2.400 |  0.372 |   0.01 | H | 0 |  1 |
[05/31 14:03:44    305s] eee: |       LB |  11 |   1.800 |   1.800 |   3.600 |  0.366 |   0.01 | V | 0 |  1 |
[05/31 14:03:44    305s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/31 14:03:44    305s] eee: uC/uR for corner rc_slow, min-width/min-spacing, 30 perc over/under densities.
[05/31 14:03:44    305s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC51_b_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:03:44    305s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC51_b_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:03:44    305s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC50_a_7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:03:44    305s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC50_a_7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:03:44    305s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC49_sum_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:03:44    305s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC49_sum_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:03:44    305s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC48_sum_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:03:44    305s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC48_sum_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:03:44    305s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC46_a_8 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:03:44    305s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC46_a_8 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:03:44    305s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC45_sum_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:03:44    305s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC45_sum_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:03:44    305s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC44_b_6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:03:44    305s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC44_b_6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:03:44    305s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC43_sum_5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:03:44    305s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC43_sum_5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:03:44    305s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC42_sum_4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:03:44    305s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC42_sum_4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:03:44    305s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC41_sum_6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:03:44    305s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC41_sum_6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:03:44    305s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[05/31 14:03:44    305s] #To increase the message display limit, refer to the product command reference manual.
[05/31 14:03:44    305s] ### Net info: total nets: 84
[05/31 14:03:44    305s] ### Net info: dirty nets: 0
[05/31 14:03:44    305s] ### Net info: marked as disconnected nets: 0
[05/31 14:03:44    305s] ### Net info: fully routed nets: 80
[05/31 14:03:44    305s] ### Net info: trivial (< 2 pins) nets: 4
[05/31 14:03:44    305s] ### Net info: unrouted nets: 0
[05/31 14:03:44    305s] ### Net info: re-extraction nets: 0
[05/31 14:03:44    305s] ### Net info: ignored nets: 0
[05/31 14:03:44    305s] ### Net info: skip routing nets: 0
[05/31 14:03:44    305s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:03:44    305s] ### import design signature (313): route=841796709 fixed_route=463444023 flt_obj=0 vio=1632526515 swire=282492057 shield_wire=1 net_attr=1952505229 dirty_area=0 del_dirty_area=0 cell=825922003 placement=757574675 pin_access=1447258343 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=463444023 sns=463444023
[05/31 14:03:44    305s] ### Time Record (DB Import) is uninstalled.
[05/31 14:03:44    305s] #NanoRoute Version 23.10-p003_1 NR240109-1512/23_10-UB
[05/31 14:03:44    305s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:03:44    305s] #WARNING (NRDR-122) Fix drc only. Post-routing optimization cannot be done.
[05/31 14:03:44    305s] #WARNING (NRDB-942) Reset route_exp_with_eco_for_shielding to false because there is no existing shielding wire.
[05/31 14:03:44    305s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:03:44    305s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:03:44    305s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:03:44    305s] ### Time Record (Data Preparation) is installed.
[05/31 14:03:44    305s] #Start routing data preparation on Sat May 31 14:03:44 2025
[05/31 14:03:44    305s] #
[05/31 14:03:44    305s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:03:44    305s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:03:44    305s] ### Time Record (Cell Pin Access) is installed.
[05/31 14:03:44    305s] #Initial pin access analysis.
[05/31 14:03:44    305s] #Detail pin access analysis.
[05/31 14:03:44    305s] ### Time Record (Cell Pin Access) is uninstalled.
[05/31 14:03:44    305s] # M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
[05/31 14:03:44    305s] # M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
[05/31 14:03:44    305s] # C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/31 14:03:44    305s] # C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/31 14:03:44    305s] # C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/31 14:03:44    305s] # C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/31 14:03:44    305s] # C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/31 14:03:44    305s] # JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
[05/31 14:03:44    305s] # QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/31 14:03:44    305s] # QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/31 14:03:44    305s] # LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
[05/31 14:03:44    305s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[05/31 14:03:44    305s] #Bottom routing layer index=1(M1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
[05/31 14:03:44    305s] #shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
[05/31 14:03:44    305s] #pin_access_rlayer=3(C1)
[05/31 14:03:44    305s] #shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=1
[05/31 14:03:44    305s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[05/31 14:03:44    305s] #enable_dpt_layer_shield=F
[05/31 14:03:44    305s] #has_line_end_grid=F
[05/31 14:03:44    305s] #Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
[05/31 14:03:44    305s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3587.89 (MB), peak = 4387.34 (MB)
[05/31 14:03:44    305s] #Regenerating Ggrids automatically.
[05/31 14:03:44    305s] #Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
[05/31 14:03:44    305s] #Using automatically generated G-grids.
[05/31 14:03:46    306s] #Done routing data preparation.
[05/31 14:03:46    306s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3592.45 (MB), peak = 4387.34 (MB)
[05/31 14:03:46    306s] ### Time Record (Data Preparation) is uninstalled.
[05/31 14:03:46    306s] ### Time Record (Detail Routing) is installed.
[05/31 14:03:46    306s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:03:46    306s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:03:46    306s] ### Time Record (Data Preparation) is installed.
[05/31 14:03:46    306s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:03:46    306s] ### Time Record (Data Preparation) is uninstalled.
[05/31 14:03:46    306s] #Start instance access analysis using 1 thread...
[05/31 14:03:46    306s] #Set layer M1 to be advanced pin access layer.
[05/31 14:03:46    306s] ### Time Record (Instance Pin Access) is installed.
[05/31 14:03:46    307s] #0 instance pins are hard to access
[05/31 14:03:46    307s] #Instance access analysis statistics:
[05/31 14:03:46    307s] #Cpu time = 00:00:00
[05/31 14:03:46    307s] #Elapsed time = 00:00:00
[05/31 14:03:46    307s] #Increased memory = 0.00 (MB)
[05/31 14:03:46    307s] #Total memory = 3592.45 (MB)
[05/31 14:03:46    307s] #Peak memory = 4387.34 (MB)
[05/31 14:03:46    307s] ### Time Record (Instance Pin Access) is uninstalled.
[05/31 14:03:46    307s] ### drc_pitch = 21000 (10.50000 um) drc_range = 12900 ( 6.45000 um) route_pitch = 19800 ( 9.90000 um) patch_pitch = 9068 ( 4.53400 um) top_route_layer = 11 top_pin_layer = 11
[05/31 14:03:46    307s] #
[05/31 14:03:46    307s] #Start Detail Routing..
[05/31 14:03:46    307s] #start initial detail routing ...
[05/31 14:03:46    307s] ### Design has 0 dirty nets, has valid drcs
[05/31 14:03:46    307s] ### Gcell dirty-map stats: routing = 0.00%
[05/31 14:03:46    307s] #   number of violations = 15
[05/31 14:03:46    307s] #
[05/31 14:03:46    307s] #  By Layer and Type:
[05/31 14:03:46    307s] #
[05/31 14:03:46    307s] #---------+-------+------+-------+------+----+-------+
[05/31 14:03:46    307s] #  -      | MetSpc| Short| MinStp| Color| Enc| Totals|
[05/31 14:03:46    307s] #---------+-------+------+-------+------+----+-------+
[05/31 14:03:46    307s] #  M1     |      2|     4|      5|     2|   2|     15|
[05/31 14:03:46    307s] #  Totals |      2|     4|      5|     2|   2|     15|
[05/31 14:03:46    307s] #---------+-------+------+-------+------+----+-------+
[05/31 14:03:46    307s] #
[05/31 14:03:46    307s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3592.86 (MB), peak = 4387.34 (MB)
[05/31 14:03:46    307s] #start 1st fixing drc iteration ...
[05/31 14:03:46    307s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:03:46    307s] #   number of violations = 7
[05/31 14:03:46    307s] #
[05/31 14:03:46    307s] #  By Layer and Type:
[05/31 14:03:46    307s] #
[05/31 14:03:46    307s] #---------+-------+------+-------+------+----+-------+
[05/31 14:03:46    307s] #  -      | MetSpc| Short| MinStp| Color| Enc| Totals|
[05/31 14:03:46    307s] #---------+-------+------+-------+------+----+-------+
[05/31 14:03:46    307s] #  M1     |      1|     2|      2|     1|   1|      7|
[05/31 14:03:46    307s] #  Totals |      1|     2|      2|     1|   1|      7|
[05/31 14:03:46    307s] #---------+-------+------+-------+------+----+-------+
[05/31 14:03:46    307s] #
[05/31 14:03:46    307s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3592.69 (MB), peak = 4387.34 (MB)
[05/31 14:03:46    307s] #start 2nd fixing drc iteration ...
[05/31 14:03:46    307s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:03:46    307s] #   number of violations = 6
[05/31 14:03:46    307s] #
[05/31 14:03:46    307s] #  By Layer and Type:
[05/31 14:03:46    307s] #
[05/31 14:03:46    307s] #---------+-------+------+-------+------+-------+
[05/31 14:03:46    307s] #  -      | MetSpc| Short| MinStp| Color| Totals|
[05/31 14:03:46    307s] #---------+-------+------+-------+------+-------+
[05/31 14:03:46    307s] #  M1     |      1|     2|      2|     1|      6|
[05/31 14:03:46    307s] #  Totals |      1|     2|      2|     1|      6|
[05/31 14:03:46    307s] #---------+-------+------+-------+------+-------+
[05/31 14:03:46    307s] #
[05/31 14:03:46    307s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3592.66 (MB), peak = 4387.34 (MB)
[05/31 14:03:46    307s] #start 3rd fixing drc iteration ...
[05/31 14:03:46    307s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:03:46    307s] #   number of violations = 5
[05/31 14:03:46    307s] #
[05/31 14:03:46    307s] #  By Layer and Type:
[05/31 14:03:46    307s] #
[05/31 14:03:46    307s] #---------+------+-------+-------+
[05/31 14:03:46    307s] #  -      | Color| EOLCol| Totals|
[05/31 14:03:46    307s] #---------+------+-------+-------+
[05/31 14:03:46    307s] #  M1     |     1|      1|      2|
[05/31 14:03:46    307s] #  M2     |     2|      1|      3|
[05/31 14:03:46    307s] #  Totals |     3|      2|      5|
[05/31 14:03:46    307s] #---------+------+-------+-------+
[05/31 14:03:46    307s] #
[05/31 14:03:46    307s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3592.66 (MB), peak = 4387.34 (MB)
[05/31 14:03:46    307s] #start 4th fixing drc iteration ...
[05/31 14:03:46    307s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:03:46    307s] #   number of violations = 5
[05/31 14:03:46    307s] #
[05/31 14:03:46    307s] #  By Layer and Type:
[05/31 14:03:46    307s] #
[05/31 14:03:46    307s] #---------+------+-------+-------+
[05/31 14:03:46    307s] #  -      | Color| EOLCol| Totals|
[05/31 14:03:46    307s] #---------+------+-------+-------+
[05/31 14:03:46    307s] #  M1     |     1|      1|      2|
[05/31 14:03:46    307s] #  M2     |     2|      1|      3|
[05/31 14:03:46    307s] #  Totals |     3|      2|      5|
[05/31 14:03:46    307s] #---------+------+-------+-------+
[05/31 14:03:46    307s] #
[05/31 14:03:46    307s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3592.68 (MB), peak = 4387.34 (MB)
[05/31 14:03:46    307s] #start 5th fixing drc iteration ...
[05/31 14:03:47    307s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:03:47    307s] #   number of violations = 2
[05/31 14:03:47    307s] #
[05/31 14:03:47    307s] #  By Layer and Type:
[05/31 14:03:47    307s] #
[05/31 14:03:47    307s] #---------+------+-------+-------+
[05/31 14:03:47    307s] #  -      | Color| EOLCol| Totals|
[05/31 14:03:47    307s] #---------+------+-------+-------+
[05/31 14:03:47    307s] #  M1     |     1|      1|      2|
[05/31 14:03:47    307s] #  Totals |     1|      1|      2|
[05/31 14:03:47    307s] #---------+------+-------+-------+
[05/31 14:03:47    307s] #
[05/31 14:03:47    307s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3592.14 (MB), peak = 4387.34 (MB)
[05/31 14:03:47    307s] #start 6th fixing drc iteration ...
[05/31 14:03:47    308s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:03:47    308s] #   number of violations = 2
[05/31 14:03:47    308s] #
[05/31 14:03:47    308s] #  By Layer and Type:
[05/31 14:03:47    308s] #
[05/31 14:03:47    308s] #---------+------+-------+-------+
[05/31 14:03:47    308s] #  -      | Color| EOLCol| Totals|
[05/31 14:03:47    308s] #---------+------+-------+-------+
[05/31 14:03:47    308s] #  M1     |     1|      1|      2|
[05/31 14:03:47    308s] #  Totals |     1|      1|      2|
[05/31 14:03:47    308s] #---------+------+-------+-------+
[05/31 14:03:47    308s] #
[05/31 14:03:47    308s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3592.02 (MB), peak = 4387.34 (MB)
[05/31 14:03:47    308s] #start 7th fixing drc iteration ...
[05/31 14:03:47    308s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:03:47    308s] #   number of violations = 2
[05/31 14:03:47    308s] #
[05/31 14:03:47    308s] #  By Layer and Type:
[05/31 14:03:47    308s] #
[05/31 14:03:47    308s] #---------+------+-------+-------+
[05/31 14:03:47    308s] #  -      | Color| EOLCol| Totals|
[05/31 14:03:47    308s] #---------+------+-------+-------+
[05/31 14:03:47    308s] #  M1     |     1|      1|      2|
[05/31 14:03:47    308s] #  Totals |     1|      1|      2|
[05/31 14:03:47    308s] #---------+------+-------+-------+
[05/31 14:03:47    308s] #
[05/31 14:03:47    308s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3592.09 (MB), peak = 4387.34 (MB)
[05/31 14:03:47    308s] #start 8th fixing drc iteration ...
[05/31 14:03:47    308s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:03:47    308s] #   number of violations = 2
[05/31 14:03:47    308s] #
[05/31 14:03:47    308s] #  By Layer and Type:
[05/31 14:03:47    308s] #
[05/31 14:03:47    308s] #---------+------+-------+-------+
[05/31 14:03:47    308s] #  -      | Color| EOLCol| Totals|
[05/31 14:03:47    308s] #---------+------+-------+-------+
[05/31 14:03:47    308s] #  M1     |     1|      1|      2|
[05/31 14:03:47    308s] #  Totals |     1|      1|      2|
[05/31 14:03:47    308s] #---------+------+-------+-------+
[05/31 14:03:47    308s] #
[05/31 14:03:47    308s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3591.93 (MB), peak = 4387.34 (MB)
[05/31 14:03:47    308s] #start 9th fixing drc iteration ...
[05/31 14:03:47    308s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:03:47    308s] #   number of violations = 2
[05/31 14:03:47    308s] #
[05/31 14:03:47    308s] #  By Layer and Type:
[05/31 14:03:47    308s] #
[05/31 14:03:47    308s] #---------+------+-------+-------+
[05/31 14:03:47    308s] #  -      | Color| EOLCol| Totals|
[05/31 14:03:47    308s] #---------+------+-------+-------+
[05/31 14:03:47    308s] #  M1     |     1|      1|      2|
[05/31 14:03:47    308s] #  Totals |     1|      1|      2|
[05/31 14:03:47    308s] #---------+------+-------+-------+
[05/31 14:03:47    308s] #
[05/31 14:03:47    308s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3592.05 (MB), peak = 4387.34 (MB)
[05/31 14:03:47    308s] #start 10th fixing drc iteration ...
[05/31 14:03:47    308s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:03:47    308s] #   number of violations = 2
[05/31 14:03:47    308s] #
[05/31 14:03:47    308s] #  By Layer and Type:
[05/31 14:03:47    308s] #
[05/31 14:03:47    308s] #---------+------+-------+-------+
[05/31 14:03:47    308s] #  -      | Color| EOLCol| Totals|
[05/31 14:03:47    308s] #---------+------+-------+-------+
[05/31 14:03:47    308s] #  M1     |     1|      1|      2|
[05/31 14:03:47    308s] #  Totals |     1|      1|      2|
[05/31 14:03:47    308s] #---------+------+-------+-------+
[05/31 14:03:47    308s] #
[05/31 14:03:47    308s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3591.94 (MB), peak = 4387.34 (MB)
[05/31 14:03:47    308s] #start 11th fixing drc iteration ...
[05/31 14:03:48    309s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:03:48    309s] #   number of violations = 2
[05/31 14:03:48    309s] #
[05/31 14:03:48    309s] #  By Layer and Type:
[05/31 14:03:48    309s] #
[05/31 14:03:48    309s] #---------+------+-------+-------+
[05/31 14:03:48    309s] #  -      | Color| EOLCol| Totals|
[05/31 14:03:48    309s] #---------+------+-------+-------+
[05/31 14:03:48    309s] #  M1     |     1|      1|      2|
[05/31 14:03:48    309s] #  Totals |     1|      1|      2|
[05/31 14:03:48    309s] #---------+------+-------+-------+
[05/31 14:03:48    309s] #
[05/31 14:03:48    309s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3591.93 (MB), peak = 4387.34 (MB)
[05/31 14:03:48    309s] #start 12th fixing drc iteration ...
[05/31 14:03:48    309s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:03:48    309s] #   number of violations = 2
[05/31 14:03:48    309s] #
[05/31 14:03:48    309s] #  By Layer and Type:
[05/31 14:03:48    309s] #
[05/31 14:03:48    309s] #---------+------+-------+-------+
[05/31 14:03:48    309s] #  -      | Color| EOLCol| Totals|
[05/31 14:03:48    309s] #---------+------+-------+-------+
[05/31 14:03:48    309s] #  M1     |     1|      1|      2|
[05/31 14:03:48    309s] #  Totals |     1|      1|      2|
[05/31 14:03:48    309s] #---------+------+-------+-------+
[05/31 14:03:48    309s] #
[05/31 14:03:48    309s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3592.17 (MB), peak = 4387.34 (MB)
[05/31 14:03:48    309s] #start 13th fixing drc iteration ...
[05/31 14:03:48    309s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:03:48    309s] #   number of violations = 2
[05/31 14:03:48    309s] #
[05/31 14:03:48    309s] #  By Layer and Type:
[05/31 14:03:48    309s] #
[05/31 14:03:48    309s] #---------+------+-------+-------+
[05/31 14:03:48    309s] #  -      | Color| EOLCol| Totals|
[05/31 14:03:48    309s] #---------+------+-------+-------+
[05/31 14:03:48    309s] #  M1     |     1|      1|      2|
[05/31 14:03:48    309s] #  Totals |     1|      1|      2|
[05/31 14:03:48    309s] #---------+------+-------+-------+
[05/31 14:03:48    309s] #
[05/31 14:03:48    309s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3592.23 (MB), peak = 4387.34 (MB)
[05/31 14:03:48    309s] #start 14th fixing drc iteration ...
[05/31 14:03:48    309s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:03:48    309s] #   number of violations = 2
[05/31 14:03:48    309s] #
[05/31 14:03:48    309s] #  By Layer and Type:
[05/31 14:03:48    309s] #
[05/31 14:03:48    309s] #---------+------+-------+-------+
[05/31 14:03:48    309s] #  -      | Color| EOLCol| Totals|
[05/31 14:03:48    309s] #---------+------+-------+-------+
[05/31 14:03:48    309s] #  M1     |     1|      1|      2|
[05/31 14:03:48    309s] #  Totals |     1|      1|      2|
[05/31 14:03:48    309s] #---------+------+-------+-------+
[05/31 14:03:48    309s] #
[05/31 14:03:48    309s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3592.28 (MB), peak = 4387.34 (MB)
[05/31 14:03:48    309s] #start 15th fixing drc iteration ...
[05/31 14:03:48    309s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:03:48    309s] #   number of violations = 2
[05/31 14:03:48    309s] #
[05/31 14:03:48    309s] #  By Layer and Type:
[05/31 14:03:48    309s] #
[05/31 14:03:48    309s] #---------+------+-------+-------+
[05/31 14:03:48    309s] #  -      | Color| EOLCol| Totals|
[05/31 14:03:48    309s] #---------+------+-------+-------+
[05/31 14:03:48    309s] #  M1     |     1|      1|      2|
[05/31 14:03:48    309s] #  Totals |     1|      1|      2|
[05/31 14:03:48    309s] #---------+------+-------+-------+
[05/31 14:03:48    309s] #
[05/31 14:03:48    309s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3592.25 (MB), peak = 4387.34 (MB)
[05/31 14:03:48    309s] #start 16th fixing drc iteration ...
[05/31 14:03:49    310s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:03:49    310s] #   number of violations = 2
[05/31 14:03:49    310s] #
[05/31 14:03:49    310s] #  By Layer and Type:
[05/31 14:03:49    310s] #
[05/31 14:03:49    310s] #---------+------+-------+-------+
[05/31 14:03:49    310s] #  -      | Color| EOLCol| Totals|
[05/31 14:03:49    310s] #---------+------+-------+-------+
[05/31 14:03:49    310s] #  M1     |     1|      1|      2|
[05/31 14:03:49    310s] #  Totals |     1|      1|      2|
[05/31 14:03:49    310s] #---------+------+-------+-------+
[05/31 14:03:49    310s] #
[05/31 14:03:49    310s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3592.49 (MB), peak = 4387.34 (MB)
[05/31 14:03:49    310s] #start 17th fixing drc iteration ...
[05/31 14:03:49    310s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:03:49    310s] #   number of violations = 2
[05/31 14:03:49    310s] #
[05/31 14:03:49    310s] #  By Layer and Type:
[05/31 14:03:49    310s] #
[05/31 14:03:49    310s] #---------+------+-------+-------+
[05/31 14:03:49    310s] #  -      | Color| EOLCol| Totals|
[05/31 14:03:49    310s] #---------+------+-------+-------+
[05/31 14:03:49    310s] #  M1     |     1|      1|      2|
[05/31 14:03:49    310s] #  Totals |     1|      1|      2|
[05/31 14:03:49    310s] #---------+------+-------+-------+
[05/31 14:03:49    310s] #
[05/31 14:03:49    310s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3592.46 (MB), peak = 4387.34 (MB)
[05/31 14:03:49    310s] #start 18th fixing drc iteration ...
[05/31 14:03:49    310s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:03:49    310s] #   number of violations = 2
[05/31 14:03:49    310s] #
[05/31 14:03:49    310s] #  By Layer and Type:
[05/31 14:03:49    310s] #
[05/31 14:03:49    310s] #---------+------+-------+-------+
[05/31 14:03:49    310s] #  -      | Color| EOLCol| Totals|
[05/31 14:03:49    310s] #---------+------+-------+-------+
[05/31 14:03:49    310s] #  M1     |     1|      1|      2|
[05/31 14:03:49    310s] #  Totals |     1|      1|      2|
[05/31 14:03:49    310s] #---------+------+-------+-------+
[05/31 14:03:49    310s] #
[05/31 14:03:49    310s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3592.33 (MB), peak = 4387.34 (MB)
[05/31 14:03:49    310s] #start 19th fixing drc iteration ...
[05/31 14:03:49    310s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:03:49    310s] #   number of violations = 2
[05/31 14:03:49    310s] #
[05/31 14:03:49    310s] #  By Layer and Type:
[05/31 14:03:49    310s] #
[05/31 14:03:49    310s] #---------+------+-------+-------+
[05/31 14:03:49    310s] #  -      | Color| EOLCol| Totals|
[05/31 14:03:49    310s] #---------+------+-------+-------+
[05/31 14:03:49    310s] #  M1     |     1|      1|      2|
[05/31 14:03:49    310s] #  Totals |     1|      1|      2|
[05/31 14:03:49    310s] #---------+------+-------+-------+
[05/31 14:03:49    310s] #
[05/31 14:03:49    310s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3592.59 (MB), peak = 4387.34 (MB)
[05/31 14:03:49    310s] #start 20th fixing drc iteration ...
[05/31 14:03:49    310s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:03:49    310s] #   number of violations = 2
[05/31 14:03:49    310s] #
[05/31 14:03:49    310s] #  By Layer and Type:
[05/31 14:03:49    310s] #
[05/31 14:03:49    310s] #---------+------+-------+-------+
[05/31 14:03:49    310s] #  -      | Color| EOLCol| Totals|
[05/31 14:03:49    310s] #---------+------+-------+-------+
[05/31 14:03:49    310s] #  M1     |     1|      1|      2|
[05/31 14:03:49    310s] #  Totals |     1|      1|      2|
[05/31 14:03:49    310s] #---------+------+-------+-------+
[05/31 14:03:49    310s] #
[05/31 14:03:49    310s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3592.78 (MB), peak = 4387.34 (MB)
[05/31 14:03:49    310s] #start 21th fixing drc iteration ...
[05/31 14:03:50    311s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:03:50    311s] #   number of violations = 2
[05/31 14:03:50    311s] #
[05/31 14:03:50    311s] #  By Layer and Type:
[05/31 14:03:50    311s] #
[05/31 14:03:50    311s] #---------+------+-------+-------+
[05/31 14:03:50    311s] #  -      | Color| EOLCol| Totals|
[05/31 14:03:50    311s] #---------+------+-------+-------+
[05/31 14:03:50    311s] #  M1     |     1|      1|      2|
[05/31 14:03:50    311s] #  Totals |     1|      1|      2|
[05/31 14:03:50    311s] #---------+------+-------+-------+
[05/31 14:03:50    311s] #
[05/31 14:03:50    311s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3592.69 (MB), peak = 4387.34 (MB)
[05/31 14:03:50    311s] #start 22th fixing drc iteration ...
[05/31 14:03:50    311s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:03:50    311s] #   number of violations = 2
[05/31 14:03:50    311s] #
[05/31 14:03:50    311s] #  By Layer and Type:
[05/31 14:03:50    311s] #
[05/31 14:03:50    311s] #---------+------+-------+-------+
[05/31 14:03:50    311s] #  -      | Color| EOLCol| Totals|
[05/31 14:03:50    311s] #---------+------+-------+-------+
[05/31 14:03:50    311s] #  M1     |     1|      1|      2|
[05/31 14:03:50    311s] #  Totals |     1|      1|      2|
[05/31 14:03:50    311s] #---------+------+-------+-------+
[05/31 14:03:50    311s] #
[05/31 14:03:50    311s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3592.66 (MB), peak = 4387.34 (MB)
[05/31 14:03:50    311s] #start 23th fixing drc iteration ...
[05/31 14:03:50    311s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:03:50    311s] #   number of violations = 2
[05/31 14:03:50    311s] #
[05/31 14:03:50    311s] #  By Layer and Type:
[05/31 14:03:50    311s] #
[05/31 14:03:50    311s] #---------+------+-------+-------+
[05/31 14:03:50    311s] #  -      | Color| EOLCol| Totals|
[05/31 14:03:50    311s] #---------+------+-------+-------+
[05/31 14:03:50    311s] #  M1     |     1|      1|      2|
[05/31 14:03:50    311s] #  Totals |     1|      1|      2|
[05/31 14:03:50    311s] #---------+------+-------+-------+
[05/31 14:03:50    311s] #
[05/31 14:03:50    311s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3592.68 (MB), peak = 4387.34 (MB)
[05/31 14:03:50    311s] #start 24th fixing drc iteration ...
[05/31 14:03:50    311s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:03:50    311s] #   number of violations = 2
[05/31 14:03:50    311s] #
[05/31 14:03:50    311s] #  By Layer and Type:
[05/31 14:03:50    311s] #
[05/31 14:03:50    311s] #---------+------+-------+-------+
[05/31 14:03:50    311s] #  -      | Color| EOLCol| Totals|
[05/31 14:03:50    311s] #---------+------+-------+-------+
[05/31 14:03:50    311s] #  M1     |     1|      1|      2|
[05/31 14:03:50    311s] #  Totals |     1|      1|      2|
[05/31 14:03:50    311s] #---------+------+-------+-------+
[05/31 14:03:50    311s] #
[05/31 14:03:50    311s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3592.85 (MB), peak = 4387.34 (MB)
[05/31 14:03:50    311s] #start 25th fixing drc iteration ...
[05/31 14:03:50    311s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:03:50    311s] #   number of violations = 2
[05/31 14:03:50    311s] #
[05/31 14:03:50    311s] #  By Layer and Type:
[05/31 14:03:50    311s] #
[05/31 14:03:50    311s] #---------+------+-------+-------+
[05/31 14:03:50    311s] #  -      | Color| EOLCol| Totals|
[05/31 14:03:50    311s] #---------+------+-------+-------+
[05/31 14:03:50    311s] #  M1     |     1|      1|      2|
[05/31 14:03:50    311s] #  Totals |     1|      1|      2|
[05/31 14:03:50    311s] #---------+------+-------+-------+
[05/31 14:03:50    311s] #
[05/31 14:03:50    311s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3593.09 (MB), peak = 4387.34 (MB)
[05/31 14:03:50    311s] #start 26th fixing drc iteration ...
[05/31 14:03:51    312s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:03:51    312s] #   number of violations = 2
[05/31 14:03:51    312s] #
[05/31 14:03:51    312s] #  By Layer and Type:
[05/31 14:03:51    312s] #
[05/31 14:03:51    312s] #---------+------+-------+-------+
[05/31 14:03:51    312s] #  -      | Color| EOLCol| Totals|
[05/31 14:03:51    312s] #---------+------+-------+-------+
[05/31 14:03:51    312s] #  M1     |     1|      1|      2|
[05/31 14:03:51    312s] #  Totals |     1|      1|      2|
[05/31 14:03:51    312s] #---------+------+-------+-------+
[05/31 14:03:51    312s] #
[05/31 14:03:51    312s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3593.09 (MB), peak = 4387.34 (MB)
[05/31 14:03:51    312s] #start 27th fixing drc iteration ...
[05/31 14:03:51    312s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:03:51    312s] #   number of violations = 2
[05/31 14:03:51    312s] #
[05/31 14:03:51    312s] #  By Layer and Type:
[05/31 14:03:51    312s] #
[05/31 14:03:51    312s] #---------+------+-------+-------+
[05/31 14:03:51    312s] #  -      | Color| EOLCol| Totals|
[05/31 14:03:51    312s] #---------+------+-------+-------+
[05/31 14:03:51    312s] #  M1     |     1|      1|      2|
[05/31 14:03:51    312s] #  Totals |     1|      1|      2|
[05/31 14:03:51    312s] #---------+------+-------+-------+
[05/31 14:03:51    312s] #
[05/31 14:03:51    312s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3593.12 (MB), peak = 4387.34 (MB)
[05/31 14:03:51    312s] #start 28th fixing drc iteration ...
[05/31 14:03:51    312s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:03:51    312s] #   number of violations = 2
[05/31 14:03:51    312s] #
[05/31 14:03:51    312s] #  By Layer and Type:
[05/31 14:03:51    312s] #
[05/31 14:03:51    312s] #---------+------+-------+-------+
[05/31 14:03:51    312s] #  -      | Color| EOLCol| Totals|
[05/31 14:03:51    312s] #---------+------+-------+-------+
[05/31 14:03:51    312s] #  M1     |     1|      1|      2|
[05/31 14:03:51    312s] #  Totals |     1|      1|      2|
[05/31 14:03:51    312s] #---------+------+-------+-------+
[05/31 14:03:51    312s] #
[05/31 14:03:51    312s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3593.10 (MB), peak = 4387.34 (MB)
[05/31 14:03:51    312s] #start 29th fixing drc iteration ...
[05/31 14:03:51    312s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:03:51    312s] #   number of violations = 2
[05/31 14:03:51    312s] #
[05/31 14:03:51    312s] #  By Layer and Type:
[05/31 14:03:51    312s] #
[05/31 14:03:51    312s] #---------+------+-------+-------+
[05/31 14:03:51    312s] #  -      | Color| EOLCol| Totals|
[05/31 14:03:51    312s] #---------+------+-------+-------+
[05/31 14:03:51    312s] #  M1     |     1|      1|      2|
[05/31 14:03:51    312s] #  Totals |     1|      1|      2|
[05/31 14:03:51    312s] #---------+------+-------+-------+
[05/31 14:03:51    312s] #
[05/31 14:03:51    312s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3593.05 (MB), peak = 4387.34 (MB)
[05/31 14:03:51    312s] #start 30th fixing drc iteration ...
[05/31 14:03:51    312s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:03:51    312s] #   number of violations = 2
[05/31 14:03:51    312s] #
[05/31 14:03:51    312s] #  By Layer and Type:
[05/31 14:03:51    312s] #
[05/31 14:03:51    312s] #---------+------+-------+-------+
[05/31 14:03:51    312s] #  -      | Color| EOLCol| Totals|
[05/31 14:03:51    312s] #---------+------+-------+-------+
[05/31 14:03:51    312s] #  M1     |     1|      1|      2|
[05/31 14:03:51    312s] #  Totals |     1|      1|      2|
[05/31 14:03:51    312s] #---------+------+-------+-------+
[05/31 14:03:51    312s] #
[05/31 14:03:51    312s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3593.00 (MB), peak = 4387.34 (MB)
[05/31 14:03:51    312s] #Complete Detail Routing.
[05/31 14:03:51    312s] #Total wire length = 223 um.
[05/31 14:03:51    312s] #Total half perimeter of net bounding box = 249 um.
[05/31 14:03:51    312s] #Total wire length on LAYER M1 = 3 um.
[05/31 14:03:51    312s] #Total wire length on LAYER M2 = 45 um.
[05/31 14:03:51    312s] #Total wire length on LAYER C1 = 69 um.
[05/31 14:03:51    312s] #Total wire length on LAYER C2 = 86 um.
[05/31 14:03:51    312s] #Total wire length on LAYER C3 = 20 um.
[05/31 14:03:51    312s] #Total wire length on LAYER C4 = 0 um.
[05/31 14:03:51    312s] #Total wire length on LAYER C5 = 0 um.
[05/31 14:03:51    312s] #Total wire length on LAYER JA = 0 um.
[05/31 14:03:51    312s] #Total wire length on LAYER QA = 0 um.
[05/31 14:03:51    312s] #Total wire length on LAYER QB = 0 um.
[05/31 14:03:51    312s] #Total wire length on LAYER LB = 0 um.
[05/31 14:03:51    312s] #Total number of vias = 330
[05/31 14:03:51    312s] #Total number of multi-cut vias = 252 ( 76.4%)
[05/31 14:03:51    312s] #Total number of single cut vias = 78 ( 23.6%)
[05/31 14:03:51    312s] #Up-Via Summary (total 330):
[05/31 14:03:51    312s] #                   single-cut          multi-cut      Total
[05/31 14:03:51    312s] #-----------------------------------------------------------
[05/31 14:03:51    312s] # M1                25 ( 55.6%)        20 ( 44.4%)         45
[05/31 14:03:51    312s] # M2                28 ( 20.6%)       108 ( 79.4%)        136
[05/31 14:03:51    312s] # C1                19 ( 17.4%)        90 ( 82.6%)        109
[05/31 14:03:51    312s] # C2                 6 ( 15.0%)        34 ( 85.0%)         40
[05/31 14:03:51    312s] #-----------------------------------------------------------
[05/31 14:03:51    312s] #                   78 ( 23.6%)       252 ( 76.4%)        330 
[05/31 14:03:51    312s] #
[05/31 14:03:51    312s] #Total number of DRC violations = 2
[05/31 14:03:51    312s] ### Time Record (Detail Routing) is uninstalled.
[05/31 14:03:51    312s] #Cpu time = 00:00:07
[05/31 14:03:51    312s] #Elapsed time = 00:00:07
[05/31 14:03:51    312s] #Increased memory = 8.88 (MB)
[05/31 14:03:51    312s] #Total memory = 3593.00 (MB)
[05/31 14:03:51    312s] #Peak memory = 4387.34 (MB)
[05/31 14:03:51    312s] ### detail_route design signature (378): route=1156419182 flt_obj=0 vio=700091531 shield_wire=1
[05/31 14:03:51    312s] ### Time Record (DB Export) is installed.
[05/31 14:03:51    312s] ### export design design signature (379): route=1156419182 fixed_route=463444023 flt_obj=0 vio=700091531 swire=282492057 shield_wire=1 net_attr=1577569889 dirty_area=0 del_dirty_area=0 cell=825922003 placement=757574675 pin_access=1447258343 inst_pattern=2048180967 inst_orient=1438490342 via=1681576828 routing_via=1401398896 timing=463444023 sns=463444023
[05/31 14:03:51    312s] ### Time Record (DB Export) is uninstalled.
[05/31 14:03:51    312s] ### Time Record (Post Callback) is installed.
[05/31 14:03:51    312s] ### Time Record (Post Callback) is uninstalled.
[05/31 14:03:51    312s] #
[05/31 14:03:51    312s] #detailRoute statistics:
[05/31 14:03:51    312s] #Cpu time = 00:00:07
[05/31 14:03:51    312s] #Elapsed time = 00:00:07
[05/31 14:03:51    312s] #Increased memory = 1.65 (MB)
[05/31 14:03:51    312s] #Total memory = 3585.13 (MB)
[05/31 14:03:51    312s] #Peak memory = 4387.34 (MB)
[05/31 14:03:51    312s] #Number of warnings = 35
[05/31 14:03:51    312s] #Total number of warnings = 363
[05/31 14:03:51    312s] #Number of fails = 0
[05/31 14:03:51    312s] #Total number of fails = 0
[05/31 14:03:51    312s] #Complete detailRoute on Sat May 31 14:03:51 2025
[05/31 14:03:51    312s] #
[05/31 14:03:51    312s] ### import design signature (380): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1447258343 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=1 sns=1
[05/31 14:03:51    312s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:03:51    312s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:03:51    312s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:03:51    312s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:03:51    312s] ### Time Record (detailRoute) is uninstalled.
[05/31 14:03:51    312s] #% End detailRoute (date=05/31 14:03:51, total cpu=0:00:07.3, real=0:00:07.0, peak res=3592.8M, current mem=3584.3M)
[05/31 14:03:51    312s] ### Time Record (ecoRoute) is uninstalled.
[05/31 14:03:51    312s] #
[05/31 14:03:51    312s] #  Scalability Statistics
[05/31 14:03:51    312s] #
[05/31 14:03:51    312s] #-------------------------+---------+-------------+------------+
[05/31 14:03:51    312s] #  ecoRoute               | cpu time| elapsed time| scalability|
[05/31 14:03:51    312s] #-------------------------+---------+-------------+------------+
[05/31 14:03:51    312s] #  Pre Callback           | 00:00:00|     00:00:00|         1.0|
[05/31 14:03:51    312s] #  Post Callback          | 00:00:00|     00:00:00|         1.0|
[05/31 14:03:51    312s] #  Timing Data Generation | 00:00:00|     00:00:00|         1.0|
[05/31 14:03:51    312s] #  DB Import              | 00:00:00|     00:00:00|         1.0|
[05/31 14:03:51    312s] #  DB Export              | 00:00:00|     00:00:00|         1.0|
[05/31 14:03:51    312s] #  Cell Pin Access        | 00:00:00|     00:00:00|         1.0|
[05/31 14:03:51    312s] #  Instance Pin Access    | 00:00:00|     00:00:00|         1.0|
[05/31 14:03:51    312s] #  Data Preparation       | 00:00:01|     00:00:01|         1.0|
[05/31 14:03:51    312s] #  Detail Routing         | 00:00:06|     00:00:06|         1.0|
[05/31 14:03:51    312s] #  Entire Command         | 00:00:07|     00:00:07|         1.0|
[05/31 14:03:51    312s] #-------------------------+---------+-------------+------------+
[05/31 14:03:51    312s] #
[05/31 14:06:14    322s] <CMD> verify_drc
[05/31 14:06:14    322s] #-check_same_via_cell true               # bool, default=false, user setting
[05/31 14:06:14    322s]  *** Starting Verify DRC (MEM: 4424.9) ***
[05/31 14:06:14    322s] 
[05/31 14:06:14    322s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:06:14    322s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:06:14    322s]   VERIFY DRC ...... Starting Verification
[05/31 14:06:14    322s]   VERIFY DRC ...... Initializing
[05/31 14:06:14    322s]   VERIFY DRC ...... Deleting Existing Violations
[05/31 14:06:14    322s]   VERIFY DRC ...... Creating Sub-Areas
[05/31 14:06:14    322s]  VERIFY_DRC: checking all layers except LB to LB ...
[05/31 14:06:14    322s]   VERIFY DRC ...... Using new threading
[05/31 14:06:14    322s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 7.076 6.880} 1 of 1
[05/31 14:06:14    322s]   VERIFY DRC ...... Sub-Area : 1 complete 2 Viols.
[05/31 14:06:14    322s]  VERIFY_DRC: checking layers from LB to LB ...
[05/31 14:06:14    322s]   VERIFY DRC ...... Using new threading
[05/31 14:06:14    322s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 7.076 6.880} 1 of 1
[05/31 14:06:14    322s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[05/31 14:06:14    322s] 
[05/31 14:06:14    322s]   Verification Complete : 2 Viols.
[05/31 14:06:14    322s] 
[05/31 14:06:14    322s]  Violation Summary By Layer and Type:
[05/31 14:06:14    322s] 
[05/31 14:06:14    322s] 	          Color   EOLCol   Totals
[05/31 14:06:14    322s] 	M1            1        1        2
[05/31 14:06:14    322s] 	Totals        1        1        2
[05/31 14:06:14    322s] 
[05/31 14:06:14    322s]  *** End Verify DRC (CPU TIME: 0:00:00.0  ELAPSED TIME: 0:00:00.0  MEM: 256.1M) ***
[05/31 14:06:14    322s] 
[05/31 14:06:17    323s] <CMD> ecoRoute -fix_drc
[05/31 14:06:17    323s] ### Time Record (ecoRoute) is installed.
[05/31 14:06:17    323s] **INFO: User settings:
[05/31 14:06:17    323s] setNanoRouteMode -route_detail_antenna_factor                                             1
[05/31 14:06:17    323s] setNanoRouteMode -route_detail_end_iteration                                              30
[05/31 14:06:17    323s] setNanoRouteMode -route_detail_exp_enable_adv_polygon_checker                             false
[05/31 14:06:17    323s] setNanoRouteMode -route_detail_fix_antenna                                                true
[05/31 14:06:17    323s] setNanoRouteMode -route_detail_post_route_spread_wire                                     true
[05/31 14:06:17    323s] setNanoRouteMode -route_detail_search_and_repair                                          true
[05/31 14:06:17    323s] setNanoRouteMode -drouteStartIteration                                                    0
[05/31 14:06:17    323s] setNanoRouteMode -route_detail_use_lef_pin_taper_rule                                     true
[05/31 14:06:17    323s] setNanoRouteMode -route_detail_use_min_spacing_for_blockage                               auto
[05/31 14:06:17    323s] setNanoRouteMode -route_detail_use_multi_cut_via_effort                                   medium
[05/31 14:06:17    323s] setNanoRouteMode -extract_design_signature                                                89083935
[05/31 14:06:17    323s] setNanoRouteMode -extract_rc_model_file                                                   rc_model.bin
[05/31 14:06:17    323s] setNanoRouteMode -route_extract_third_party_compatible                                    false
[05/31 14:06:17    323s] setNanoRouteMode -route_global_exp_minimize_detour                                        false
[05/31 14:06:17    323s] setNanoRouteMode -route_global_exp_timing_driven_std_delay                                6.1
[05/31 14:06:17    323s] setNanoRouteMode -route_global_exp_timing_driven_use_tif_timing_engine_for_import_design  true
[05/31 14:06:17    323s] setNanoRouteMode -route_antenna_diode_insertion                                           false
[05/31 14:06:17    323s] setNanoRouteMode -route_si_effort                                                         high
[05/31 14:06:17    323s] setNanoRouteMode -route_strict_honor_route_rule                                           false
[05/31 14:06:17    323s] setNanoRouteMode -route_with_si_driven                                                    true
[05/31 14:06:17    323s] setNanoRouteMode -route_with_si_post_route_fix                                            false
[05/31 14:06:17    323s] setNanoRouteMode -route_with_timing_driven                                                true
[05/31 14:06:17    323s] setDesignMode -congEffort                                                                 high
[05/31 14:06:17    323s] setDesignMode -flowEffort                                                                 extreme
[05/31 14:06:17    323s] setDesignMode -process                                                                    22
[05/31 14:06:17    323s] 
[05/31 14:06:17    323s] #% Begin detailRoute (date=05/31 14:06:17, mem=3606.1M)
[05/31 14:06:17    323s] 
[05/31 14:06:17    323s] detailRoute -fix_drc
[05/31 14:06:17    323s] 
[05/31 14:06:17    323s] #Start detailRoute on Sat May 31 14:06:17 2025
[05/31 14:06:17    323s] #
[05/31 14:06:17    323s] #WARNING (NRIF-78) The option route_with_eco combined with route_with_timing_driven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
[05/31 14:06:17    323s] #WARNING (NRIF-78) The option route_with_eco combined with route_with_timing_driven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
[05/31 14:06:17    323s] ### Time Record (detailRoute) is installed.
[05/31 14:06:17    323s] ### Time Record (Pre Callback) is installed.
[05/31 14:06:17    323s] eee: RC Grid memory freed = 1188 (3 X 3 X 11 X 12b)
[05/31 14:06:17    323s] ### Time Record (Pre Callback) is uninstalled.
[05/31 14:06:17    323s] ### Time Record (DB Import) is installed.
[05/31 14:06:17    323s] ### Time Record (Timing Data Generation) is installed.
[05/31 14:06:17    323s] ### Time Record (Timing Data Generation) is uninstalled.
[05/31 14:06:17    323s] eee: RC Grid memory allocated = 1188 (3 X 3 X 11 X 12b)
[05/31 14:06:17    323s] eee: pegSigSF=1.070000
[05/31 14:06:17    323s] Initializing multi-corner resistance tables ...
[05/31 14:06:17    323s] eee: Grid unit RC data computation started
[05/31 14:06:17    323s] eee: Grid unit RC data computation completed
[05/31 14:06:17    323s] eee: l=1 avDens=0.005741 usedTrk=1.069074 availTrk=186.206897 sigTrk=1.069074
[05/31 14:06:17    323s] eee: l=2 avDens=0.031690 usedTrk=8.556296 availTrk=270.000000 sigTrk=8.556296
[05/31 14:06:17    323s] eee: l=3 avDens=0.053007 usedTrk=12.721666 availTrk=240.000000 sigTrk=12.721666
[05/31 14:06:17    323s] eee: l=4 avDens=0.088788 usedTrk=15.981852 availTrk=180.000000 sigTrk=15.981852
[05/31 14:06:17    323s] eee: l=5 avDens=0.020185 usedTrk=3.633333 availTrk=180.000000 sigTrk=3.633333
[05/31 14:06:17    323s] eee: l=6 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 14:06:17    323s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 14:06:17    323s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 14:06:17    323s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 14:06:17    323s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 14:06:17    323s] eee: l=11 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 14:06:17    323s] eee: LAM-FP: thresh=1 ; dimX=88.450000 ; dimY=86.000000 ; multX=1.000000 ; multY=1.000000 ; minP=80 ; fpMult=1.000000 ;
[05/31 14:06:17    323s] eee: LAM: n=32 LLS=2-3 HLS=3-5 rDens=0.220420 uaWl=1.000000 uaWlH=0.469000 aWlH=0.000000 lMod=0 pMax=0.878700 pMod=80 pModAss=50 wcR=0.664000 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.660000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[05/31 14:06:17    323s] eee: NetCapCache creation started. (Current Mem: 4436.996M) 
[05/31 14:06:17    323s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 4436.996M) 
[05/31 14:06:17    323s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(7.076000, 6.880000)], Layers = [f(11) b(0)], Grid size = 5.400000 um, Grid Dim = (2 X 2)
[05/31 14:06:17    323s] eee: Metal Layers Info:
[05/31 14:06:17    323s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/31 14:06:17    323s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[05/31 14:06:17    323s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/31 14:06:17    323s] eee: |       M1 |   1 |   0.040 |   0.040 |   0.116 |  0.159 |  14.77 | V | 0 |  1 |
[05/31 14:06:17    323s] eee: |       M2 |   2 |   0.040 |   0.040 |   0.080 |  0.174 |  20.55 | H | 0 |  1 |
[05/31 14:06:17    323s] eee: |       C1 |   3 |   0.044 |   0.046 |   0.090 |  0.185 |  12.71 | V | 0 |  1 |
[05/31 14:06:17    323s] eee: |       C2 |   4 |   0.044 |   0.046 |   0.090 |  0.184 |  12.75 | H | 0 |  1 |
[05/31 14:06:17    323s] eee: |       C3 |   5 |   0.044 |   0.046 |   0.090 |  0.184 |  12.71 | V | 0 |  1 |
[05/31 14:06:17    323s] eee: |       C4 |   6 |   0.044 |   0.046 |   0.090 |  0.185 |  12.70 | H | 0 |  1 |
[05/31 14:06:17    323s] eee: |       C5 |   7 |   0.044 |   0.046 |   0.090 |  0.194 |  12.75 | V | 0 |  1 |
[05/31 14:06:17    323s] eee: |       JA |   8 |   0.450 |   0.450 |   0.900 |  0.371 |   0.03 | H | 0 |  1 |
[05/31 14:06:17    323s] eee: |       QA |   9 |   1.200 |   1.200 |   2.400 |  0.385 |   0.01 | V | 0 |  1 |
[05/31 14:06:17    323s] eee: |       QB |  10 |   1.200 |   1.200 |   2.400 |  0.372 |   0.01 | H | 0 |  1 |
[05/31 14:06:17    323s] eee: |       LB |  11 |   1.800 |   1.800 |   3.600 |  0.366 |   0.01 | V | 0 |  1 |
[05/31 14:06:17    323s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/31 14:06:17    323s] eee: uC/uR for corner rc_slow, min-width/min-spacing, 30 perc over/under densities.
[05/31 14:06:17    323s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC51_b_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:06:17    323s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC51_b_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:06:17    323s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC50_a_7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:06:17    323s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC50_a_7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:06:17    323s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC49_sum_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:06:17    323s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC49_sum_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:06:17    323s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC48_sum_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:06:17    323s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC48_sum_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:06:17    323s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC46_a_8 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:06:17    323s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC46_a_8 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:06:17    323s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC45_sum_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:06:17    323s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC45_sum_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:06:17    323s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC44_b_6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:06:17    323s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC44_b_6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:06:17    323s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC43_sum_5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:06:17    323s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC43_sum_5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:06:17    323s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC42_sum_4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:06:17    323s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC42_sum_4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:06:17    323s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC41_sum_6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:06:17    323s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC41_sum_6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:06:17    323s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[05/31 14:06:17    323s] #To increase the message display limit, refer to the product command reference manual.
[05/31 14:06:17    323s] ### Net info: total nets: 84
[05/31 14:06:17    323s] ### Net info: dirty nets: 0
[05/31 14:06:17    323s] ### Net info: marked as disconnected nets: 0
[05/31 14:06:17    323s] ### Net info: fully routed nets: 80
[05/31 14:06:17    323s] ### Net info: trivial (< 2 pins) nets: 4
[05/31 14:06:17    323s] ### Net info: unrouted nets: 0
[05/31 14:06:17    323s] ### Net info: re-extraction nets: 0
[05/31 14:06:17    323s] ### Net info: ignored nets: 0
[05/31 14:06:17    323s] ### Net info: skip routing nets: 0
[05/31 14:06:17    323s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:06:17    323s] ### import design signature (381): route=33468584 fixed_route=463444023 flt_obj=0 vio=1842249347 swire=282492057 shield_wire=1 net_attr=1952505229 dirty_area=0 del_dirty_area=0 cell=825922003 placement=757574675 pin_access=1447258343 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=463444023 sns=463444023
[05/31 14:06:17    323s] ### Time Record (DB Import) is uninstalled.
[05/31 14:06:17    323s] #NanoRoute Version 23.10-p003_1 NR240109-1512/23_10-UB
[05/31 14:06:17    323s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:06:17    323s] #WARNING (NRDR-122) Fix drc only. Post-routing optimization cannot be done.
[05/31 14:06:17    323s] #WARNING (NRDB-942) Reset route_exp_with_eco_for_shielding to false because there is no existing shielding wire.
[05/31 14:06:17    323s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:06:17    323s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:06:17    323s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:06:17    323s] ### Time Record (Data Preparation) is installed.
[05/31 14:06:17    323s] #Start routing data preparation on Sat May 31 14:06:17 2025
[05/31 14:06:17    323s] #
[05/31 14:06:17    323s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:06:17    323s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:06:17    323s] ### Time Record (Cell Pin Access) is installed.
[05/31 14:06:17    323s] #Initial pin access analysis.
[05/31 14:06:17    323s] #Detail pin access analysis.
[05/31 14:06:17    323s] ### Time Record (Cell Pin Access) is uninstalled.
[05/31 14:06:17    323s] # M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
[05/31 14:06:17    323s] # M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
[05/31 14:06:17    323s] # C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/31 14:06:17    323s] # C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/31 14:06:17    323s] # C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/31 14:06:17    323s] # C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/31 14:06:17    323s] # C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/31 14:06:17    323s] # JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
[05/31 14:06:17    323s] # QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/31 14:06:17    323s] # QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/31 14:06:17    323s] # LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
[05/31 14:06:17    323s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[05/31 14:06:17    323s] #Bottom routing layer index=1(M1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
[05/31 14:06:17    323s] #shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
[05/31 14:06:17    323s] #pin_access_rlayer=3(C1)
[05/31 14:06:17    323s] #shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=1
[05/31 14:06:17    323s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[05/31 14:06:17    323s] #enable_dpt_layer_shield=F
[05/31 14:06:17    323s] #has_line_end_grid=F
[05/31 14:06:17    323s] #Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
[05/31 14:06:17    323s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3610.68 (MB), peak = 4387.34 (MB)
[05/31 14:06:17    323s] #Regenerating Ggrids automatically.
[05/31 14:06:17    323s] #Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
[05/31 14:06:17    323s] #Using automatically generated G-grids.
[05/31 14:06:18    324s] #Done routing data preparation.
[05/31 14:06:18    324s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3615.24 (MB), peak = 4387.34 (MB)
[05/31 14:06:18    324s] ### Time Record (Data Preparation) is uninstalled.
[05/31 14:06:18    324s] ### Time Record (Detail Routing) is installed.
[05/31 14:06:18    324s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:06:18    324s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:06:18    324s] ### Time Record (Data Preparation) is installed.
[05/31 14:06:18    324s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:06:18    324s] ### Time Record (Data Preparation) is uninstalled.
[05/31 14:06:18    324s] #Start instance access analysis using 1 thread...
[05/31 14:06:18    324s] #Set layer M1 to be advanced pin access layer.
[05/31 14:06:18    324s] ### Time Record (Instance Pin Access) is installed.
[05/31 14:06:18    324s] #0 instance pins are hard to access
[05/31 14:06:18    324s] #Instance access analysis statistics:
[05/31 14:06:18    324s] #Cpu time = 00:00:00
[05/31 14:06:18    324s] #Elapsed time = 00:00:00
[05/31 14:06:18    324s] #Increased memory = 0.00 (MB)
[05/31 14:06:18    324s] #Total memory = 3615.24 (MB)
[05/31 14:06:18    324s] #Peak memory = 4387.34 (MB)
[05/31 14:06:18    324s] ### Time Record (Instance Pin Access) is uninstalled.
[05/31 14:06:18    324s] ### drc_pitch = 21000 (10.50000 um) drc_range = 12900 ( 6.45000 um) route_pitch = 19800 ( 9.90000 um) patch_pitch = 9068 ( 4.53400 um) top_route_layer = 11 top_pin_layer = 11
[05/31 14:06:18    324s] #
[05/31 14:06:18    324s] #Start Detail Routing..
[05/31 14:06:18    324s] #start initial detail routing ...
[05/31 14:06:18    324s] ### Design has 0 dirty nets, has valid drcs
[05/31 14:06:18    324s] ### Gcell dirty-map stats: routing = 0.00%
[05/31 14:06:18    324s] #   number of violations = 4
[05/31 14:06:18    324s] #
[05/31 14:06:18    324s] #  By Layer and Type:
[05/31 14:06:18    324s] #
[05/31 14:06:18    324s] #---------+------+-------+-------+
[05/31 14:06:18    324s] #  -      | Color| EOLCol| Totals|
[05/31 14:06:18    324s] #---------+------+-------+-------+
[05/31 14:06:18    324s] #  M1     |     2|      2|      4|
[05/31 14:06:18    324s] #  Totals |     2|      2|      4|
[05/31 14:06:18    324s] #---------+------+-------+-------+
[05/31 14:06:18    324s] #
[05/31 14:06:18    324s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3615.48 (MB), peak = 4387.34 (MB)
[05/31 14:06:18    324s] #start 1st fixing drc iteration ...
[05/31 14:06:18    324s] ### Gcell dirty-map stats: routing = 36.00%
[05/31 14:06:18    324s] #   number of violations = 2
[05/31 14:06:18    324s] #
[05/31 14:06:18    324s] #  By Layer and Type:
[05/31 14:06:18    324s] #
[05/31 14:06:18    324s] #---------+------+-------+-------+
[05/31 14:06:18    324s] #  -      | Color| EOLCol| Totals|
[05/31 14:06:18    324s] #---------+------+-------+-------+
[05/31 14:06:18    324s] #  M1     |     1|      1|      2|
[05/31 14:06:18    324s] #  Totals |     1|      1|      2|
[05/31 14:06:18    324s] #---------+------+-------+-------+
[05/31 14:06:18    324s] #
[05/31 14:06:18    324s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3613.68 (MB), peak = 4387.34 (MB)
[05/31 14:06:18    324s] #start 2nd fixing drc iteration ...
[05/31 14:06:18    324s] ### Gcell dirty-map stats: routing = 36.00%
[05/31 14:06:18    324s] #   number of violations = 2
[05/31 14:06:18    324s] #
[05/31 14:06:18    324s] #  By Layer and Type:
[05/31 14:06:18    324s] #
[05/31 14:06:18    324s] #---------+------+-------+-------+
[05/31 14:06:18    324s] #  -      | Color| EOLCol| Totals|
[05/31 14:06:18    324s] #---------+------+-------+-------+
[05/31 14:06:18    324s] #  M1     |     1|      1|      2|
[05/31 14:06:18    324s] #  Totals |     1|      1|      2|
[05/31 14:06:18    324s] #---------+------+-------+-------+
[05/31 14:06:18    324s] #
[05/31 14:06:18    324s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3612.60 (MB), peak = 4387.34 (MB)
[05/31 14:06:18    324s] #start 3rd fixing drc iteration ...
[05/31 14:06:19    324s] ### Gcell dirty-map stats: routing = 80.00%
[05/31 14:06:19    324s] #   number of violations = 2
[05/31 14:06:19    324s] #
[05/31 14:06:19    324s] #  By Layer and Type:
[05/31 14:06:19    324s] #
[05/31 14:06:19    324s] #---------+------+-------+-------+
[05/31 14:06:19    324s] #  -      | Color| EOLCol| Totals|
[05/31 14:06:19    324s] #---------+------+-------+-------+
[05/31 14:06:19    324s] #  M1     |     1|      1|      2|
[05/31 14:06:19    324s] #  Totals |     1|      1|      2|
[05/31 14:06:19    324s] #---------+------+-------+-------+
[05/31 14:06:19    324s] #
[05/31 14:06:19    324s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3612.55 (MB), peak = 4387.34 (MB)
[05/31 14:06:19    324s] #start 4th fixing drc iteration ...
[05/31 14:06:19    325s] ### Gcell dirty-map stats: routing = 80.00%
[05/31 14:06:19    325s] #   number of violations = 2
[05/31 14:06:19    325s] #
[05/31 14:06:19    325s] #  By Layer and Type:
[05/31 14:06:19    325s] #
[05/31 14:06:19    325s] #---------+------+-------+-------+
[05/31 14:06:19    325s] #  -      | Color| EOLCol| Totals|
[05/31 14:06:19    325s] #---------+------+-------+-------+
[05/31 14:06:19    325s] #  M1     |     1|      1|      2|
[05/31 14:06:19    325s] #  Totals |     1|      1|      2|
[05/31 14:06:19    325s] #---------+------+-------+-------+
[05/31 14:06:19    325s] #
[05/31 14:06:19    325s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3612.68 (MB), peak = 4387.34 (MB)
[05/31 14:06:19    325s] #start 5th fixing drc iteration ...
[05/31 14:06:19    325s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:06:19    325s] #   number of violations = 2
[05/31 14:06:19    325s] #
[05/31 14:06:19    325s] #  By Layer and Type:
[05/31 14:06:19    325s] #
[05/31 14:06:19    325s] #---------+------+-------+-------+
[05/31 14:06:19    325s] #  -      | Color| EOLCol| Totals|
[05/31 14:06:19    325s] #---------+------+-------+-------+
[05/31 14:06:19    325s] #  M1     |     1|      1|      2|
[05/31 14:06:19    325s] #  Totals |     1|      1|      2|
[05/31 14:06:19    325s] #---------+------+-------+-------+
[05/31 14:06:19    325s] #
[05/31 14:06:19    325s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3612.54 (MB), peak = 4387.34 (MB)
[05/31 14:06:19    325s] #start 6th fixing drc iteration ...
[05/31 14:06:19    325s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:06:19    325s] #   number of violations = 2
[05/31 14:06:19    325s] #
[05/31 14:06:19    325s] #  By Layer and Type:
[05/31 14:06:19    325s] #
[05/31 14:06:19    325s] #---------+------+-------+-------+
[05/31 14:06:19    325s] #  -      | Color| EOLCol| Totals|
[05/31 14:06:19    325s] #---------+------+-------+-------+
[05/31 14:06:19    325s] #  M1     |     1|      1|      2|
[05/31 14:06:19    325s] #  Totals |     1|      1|      2|
[05/31 14:06:19    325s] #---------+------+-------+-------+
[05/31 14:06:19    325s] #
[05/31 14:06:19    325s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3612.52 (MB), peak = 4387.34 (MB)
[05/31 14:06:19    325s] #start 7th fixing drc iteration ...
[05/31 14:06:19    325s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:06:19    325s] #   number of violations = 2
[05/31 14:06:19    325s] #
[05/31 14:06:19    325s] #  By Layer and Type:
[05/31 14:06:19    325s] #
[05/31 14:06:19    325s] #---------+------+-------+-------+
[05/31 14:06:19    325s] #  -      | Color| EOLCol| Totals|
[05/31 14:06:19    325s] #---------+------+-------+-------+
[05/31 14:06:19    325s] #  M1     |     1|      1|      2|
[05/31 14:06:19    325s] #  Totals |     1|      1|      2|
[05/31 14:06:19    325s] #---------+------+-------+-------+
[05/31 14:06:19    325s] #
[05/31 14:06:19    325s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3612.52 (MB), peak = 4387.34 (MB)
[05/31 14:06:19    325s] #start 8th fixing drc iteration ...
[05/31 14:06:19    325s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:06:19    325s] #   number of violations = 2
[05/31 14:06:19    325s] #
[05/31 14:06:19    325s] #  By Layer and Type:
[05/31 14:06:19    325s] #
[05/31 14:06:19    325s] #---------+------+-------+-------+
[05/31 14:06:19    325s] #  -      | Color| EOLCol| Totals|
[05/31 14:06:19    325s] #---------+------+-------+-------+
[05/31 14:06:19    325s] #  M1     |     1|      1|      2|
[05/31 14:06:19    325s] #  Totals |     1|      1|      2|
[05/31 14:06:19    325s] #---------+------+-------+-------+
[05/31 14:06:19    325s] #
[05/31 14:06:19    325s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3612.88 (MB), peak = 4387.34 (MB)
[05/31 14:06:19    325s] #start 9th fixing drc iteration ...
[05/31 14:06:20    325s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:06:20    325s] #   number of violations = 2
[05/31 14:06:20    325s] #
[05/31 14:06:20    325s] #  By Layer and Type:
[05/31 14:06:20    325s] #
[05/31 14:06:20    325s] #---------+------+-------+-------+
[05/31 14:06:20    325s] #  -      | Color| EOLCol| Totals|
[05/31 14:06:20    325s] #---------+------+-------+-------+
[05/31 14:06:20    325s] #  M1     |     1|      1|      2|
[05/31 14:06:20    325s] #  Totals |     1|      1|      2|
[05/31 14:06:20    325s] #---------+------+-------+-------+
[05/31 14:06:20    325s] #
[05/31 14:06:20    325s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3612.61 (MB), peak = 4387.34 (MB)
[05/31 14:06:20    325s] #start 10th fixing drc iteration ...
[05/31 14:06:20    326s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:06:20    326s] #   number of violations = 2
[05/31 14:06:20    326s] #
[05/31 14:06:20    326s] #  By Layer and Type:
[05/31 14:06:20    326s] #
[05/31 14:06:20    326s] #---------+------+-------+-------+
[05/31 14:06:20    326s] #  -      | Color| EOLCol| Totals|
[05/31 14:06:20    326s] #---------+------+-------+-------+
[05/31 14:06:20    326s] #  M1     |     1|      1|      2|
[05/31 14:06:20    326s] #  Totals |     1|      1|      2|
[05/31 14:06:20    326s] #---------+------+-------+-------+
[05/31 14:06:20    326s] #
[05/31 14:06:20    326s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3612.94 (MB), peak = 4387.34 (MB)
[05/31 14:06:20    326s] #start 11th fixing drc iteration ...
[05/31 14:06:20    326s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:06:20    326s] #   number of violations = 2
[05/31 14:06:20    326s] #
[05/31 14:06:20    326s] #  By Layer and Type:
[05/31 14:06:20    326s] #
[05/31 14:06:20    326s] #---------+------+-------+-------+
[05/31 14:06:20    326s] #  -      | Color| EOLCol| Totals|
[05/31 14:06:20    326s] #---------+------+-------+-------+
[05/31 14:06:20    326s] #  M1     |     1|      1|      2|
[05/31 14:06:20    326s] #  Totals |     1|      1|      2|
[05/31 14:06:20    326s] #---------+------+-------+-------+
[05/31 14:06:20    326s] #
[05/31 14:06:20    326s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3613.01 (MB), peak = 4387.34 (MB)
[05/31 14:06:20    326s] #start 12th fixing drc iteration ...
[05/31 14:06:20    326s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:06:20    326s] #   number of violations = 2
[05/31 14:06:20    326s] #
[05/31 14:06:20    326s] #  By Layer and Type:
[05/31 14:06:20    326s] #
[05/31 14:06:20    326s] #---------+------+-------+-------+
[05/31 14:06:20    326s] #  -      | Color| EOLCol| Totals|
[05/31 14:06:20    326s] #---------+------+-------+-------+
[05/31 14:06:20    326s] #  M1     |     1|      1|      2|
[05/31 14:06:20    326s] #  Totals |     1|      1|      2|
[05/31 14:06:20    326s] #---------+------+-------+-------+
[05/31 14:06:20    326s] #
[05/31 14:06:20    326s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3613.03 (MB), peak = 4387.34 (MB)
[05/31 14:06:20    326s] #start 13th fixing drc iteration ...
[05/31 14:06:20    326s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:06:20    326s] #   number of violations = 2
[05/31 14:06:20    326s] #
[05/31 14:06:20    326s] #  By Layer and Type:
[05/31 14:06:20    326s] #
[05/31 14:06:20    326s] #---------+------+-------+-------+
[05/31 14:06:20    326s] #  -      | Color| EOLCol| Totals|
[05/31 14:06:20    326s] #---------+------+-------+-------+
[05/31 14:06:20    326s] #  M1     |     1|      1|      2|
[05/31 14:06:20    326s] #  Totals |     1|      1|      2|
[05/31 14:06:20    326s] #---------+------+-------+-------+
[05/31 14:06:20    326s] #
[05/31 14:06:20    326s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3613.16 (MB), peak = 4387.34 (MB)
[05/31 14:06:20    326s] #start 14th fixing drc iteration ...
[05/31 14:06:20    326s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:06:20    326s] #   number of violations = 2
[05/31 14:06:20    326s] #
[05/31 14:06:20    326s] #  By Layer and Type:
[05/31 14:06:20    326s] #
[05/31 14:06:20    326s] #---------+------+-------+-------+
[05/31 14:06:20    326s] #  -      | Color| EOLCol| Totals|
[05/31 14:06:20    326s] #---------+------+-------+-------+
[05/31 14:06:20    326s] #  M1     |     1|      1|      2|
[05/31 14:06:20    326s] #  Totals |     1|      1|      2|
[05/31 14:06:20    326s] #---------+------+-------+-------+
[05/31 14:06:20    326s] #
[05/31 14:06:20    326s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3611.75 (MB), peak = 4387.34 (MB)
[05/31 14:06:20    326s] #start 15th fixing drc iteration ...
[05/31 14:06:21    326s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:06:21    326s] #   number of violations = 2
[05/31 14:06:21    326s] #
[05/31 14:06:21    326s] #  By Layer and Type:
[05/31 14:06:21    326s] #
[05/31 14:06:21    326s] #---------+------+-------+-------+
[05/31 14:06:21    326s] #  -      | Color| EOLCol| Totals|
[05/31 14:06:21    326s] #---------+------+-------+-------+
[05/31 14:06:21    326s] #  M1     |     1|      1|      2|
[05/31 14:06:21    326s] #  Totals |     1|      1|      2|
[05/31 14:06:21    326s] #---------+------+-------+-------+
[05/31 14:06:21    326s] #
[05/31 14:06:21    326s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3611.71 (MB), peak = 4387.34 (MB)
[05/31 14:06:21    326s] #start 16th fixing drc iteration ...
[05/31 14:06:21    327s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:06:21    327s] #   number of violations = 2
[05/31 14:06:21    327s] #
[05/31 14:06:21    327s] #  By Layer and Type:
[05/31 14:06:21    327s] #
[05/31 14:06:21    327s] #---------+------+-------+-------+
[05/31 14:06:21    327s] #  -      | Color| EOLCol| Totals|
[05/31 14:06:21    327s] #---------+------+-------+-------+
[05/31 14:06:21    327s] #  M1     |     1|      1|      2|
[05/31 14:06:21    327s] #  Totals |     1|      1|      2|
[05/31 14:06:21    327s] #---------+------+-------+-------+
[05/31 14:06:21    327s] #
[05/31 14:06:21    327s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3611.46 (MB), peak = 4387.34 (MB)
[05/31 14:06:21    327s] #start 17th fixing drc iteration ...
[05/31 14:06:21    327s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:06:21    327s] #   number of violations = 2
[05/31 14:06:21    327s] #
[05/31 14:06:21    327s] #  By Layer and Type:
[05/31 14:06:21    327s] #
[05/31 14:06:21    327s] #---------+------+-------+-------+
[05/31 14:06:21    327s] #  -      | Color| EOLCol| Totals|
[05/31 14:06:21    327s] #---------+------+-------+-------+
[05/31 14:06:21    327s] #  M1     |     1|      1|      2|
[05/31 14:06:21    327s] #  Totals |     1|      1|      2|
[05/31 14:06:21    327s] #---------+------+-------+-------+
[05/31 14:06:21    327s] #
[05/31 14:06:21    327s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3611.61 (MB), peak = 4387.34 (MB)
[05/31 14:06:21    327s] #start 18th fixing drc iteration ...
[05/31 14:06:21    327s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:06:21    327s] #   number of violations = 2
[05/31 14:06:21    327s] #
[05/31 14:06:21    327s] #  By Layer and Type:
[05/31 14:06:21    327s] #
[05/31 14:06:21    327s] #---------+------+-------+-------+
[05/31 14:06:21    327s] #  -      | Color| EOLCol| Totals|
[05/31 14:06:21    327s] #---------+------+-------+-------+
[05/31 14:06:21    327s] #  M1     |     1|      1|      2|
[05/31 14:06:21    327s] #  Totals |     1|      1|      2|
[05/31 14:06:21    327s] #---------+------+-------+-------+
[05/31 14:06:21    327s] #
[05/31 14:06:21    327s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3611.71 (MB), peak = 4387.34 (MB)
[05/31 14:06:21    327s] #start 19th fixing drc iteration ...
[05/31 14:06:21    327s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:06:21    327s] #   number of violations = 2
[05/31 14:06:21    327s] #
[05/31 14:06:21    327s] #  By Layer and Type:
[05/31 14:06:21    327s] #
[05/31 14:06:21    327s] #---------+------+-------+-------+
[05/31 14:06:21    327s] #  -      | Color| EOLCol| Totals|
[05/31 14:06:21    327s] #---------+------+-------+-------+
[05/31 14:06:21    327s] #  M1     |     1|      1|      2|
[05/31 14:06:21    327s] #  Totals |     1|      1|      2|
[05/31 14:06:21    327s] #---------+------+-------+-------+
[05/31 14:06:21    327s] #
[05/31 14:06:21    327s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3612.02 (MB), peak = 4387.34 (MB)
[05/31 14:06:21    327s] #start 20th fixing drc iteration ...
[05/31 14:06:21    327s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:06:21    327s] #   number of violations = 2
[05/31 14:06:21    327s] #
[05/31 14:06:21    327s] #  By Layer and Type:
[05/31 14:06:21    327s] #
[05/31 14:06:21    327s] #---------+------+-------+-------+
[05/31 14:06:21    327s] #  -      | Color| EOLCol| Totals|
[05/31 14:06:21    327s] #---------+------+-------+-------+
[05/31 14:06:21    327s] #  M1     |     1|      1|      2|
[05/31 14:06:21    327s] #  Totals |     1|      1|      2|
[05/31 14:06:21    327s] #---------+------+-------+-------+
[05/31 14:06:21    327s] #
[05/31 14:06:21    327s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3612.20 (MB), peak = 4387.34 (MB)
[05/31 14:06:21    327s] #start 21th fixing drc iteration ...
[05/31 14:06:22    327s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:06:22    327s] #   number of violations = 2
[05/31 14:06:22    327s] #
[05/31 14:06:22    327s] #  By Layer and Type:
[05/31 14:06:22    327s] #
[05/31 14:06:22    327s] #---------+------+-------+-------+
[05/31 14:06:22    327s] #  -      | Color| EOLCol| Totals|
[05/31 14:06:22    327s] #---------+------+-------+-------+
[05/31 14:06:22    327s] #  M1     |     1|      1|      2|
[05/31 14:06:22    327s] #  Totals |     1|      1|      2|
[05/31 14:06:22    327s] #---------+------+-------+-------+
[05/31 14:06:22    327s] #
[05/31 14:06:22    327s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3611.66 (MB), peak = 4387.34 (MB)
[05/31 14:06:22    327s] #start 22th fixing drc iteration ...
[05/31 14:06:22    328s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:06:22    328s] #   number of violations = 2
[05/31 14:06:22    328s] #
[05/31 14:06:22    328s] #  By Layer and Type:
[05/31 14:06:22    328s] #
[05/31 14:06:22    328s] #---------+------+-------+-------+
[05/31 14:06:22    328s] #  -      | Color| EOLCol| Totals|
[05/31 14:06:22    328s] #---------+------+-------+-------+
[05/31 14:06:22    328s] #  M1     |     1|      1|      2|
[05/31 14:06:22    328s] #  Totals |     1|      1|      2|
[05/31 14:06:22    328s] #---------+------+-------+-------+
[05/31 14:06:22    328s] #
[05/31 14:06:22    328s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3611.66 (MB), peak = 4387.34 (MB)
[05/31 14:06:22    328s] #start 23th fixing drc iteration ...
[05/31 14:06:22    328s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:06:22    328s] #   number of violations = 2
[05/31 14:06:22    328s] #
[05/31 14:06:22    328s] #  By Layer and Type:
[05/31 14:06:22    328s] #
[05/31 14:06:22    328s] #---------+------+-------+-------+
[05/31 14:06:22    328s] #  -      | Color| EOLCol| Totals|
[05/31 14:06:22    328s] #---------+------+-------+-------+
[05/31 14:06:22    328s] #  M1     |     1|      1|      2|
[05/31 14:06:22    328s] #  Totals |     1|      1|      2|
[05/31 14:06:22    328s] #---------+------+-------+-------+
[05/31 14:06:22    328s] #
[05/31 14:06:22    328s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3611.56 (MB), peak = 4387.34 (MB)
[05/31 14:06:22    328s] #start 24th fixing drc iteration ...
[05/31 14:06:22    328s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:06:22    328s] #   number of violations = 2
[05/31 14:06:22    328s] #
[05/31 14:06:22    328s] #  By Layer and Type:
[05/31 14:06:22    328s] #
[05/31 14:06:22    328s] #---------+------+-------+-------+
[05/31 14:06:22    328s] #  -      | Color| EOLCol| Totals|
[05/31 14:06:22    328s] #---------+------+-------+-------+
[05/31 14:06:22    328s] #  M1     |     1|      1|      2|
[05/31 14:06:22    328s] #  Totals |     1|      1|      2|
[05/31 14:06:22    328s] #---------+------+-------+-------+
[05/31 14:06:22    328s] #
[05/31 14:06:22    328s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3611.56 (MB), peak = 4387.34 (MB)
[05/31 14:06:22    328s] #start 25th fixing drc iteration ...
[05/31 14:06:22    328s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:06:22    328s] #   number of violations = 2
[05/31 14:06:22    328s] #
[05/31 14:06:22    328s] #  By Layer and Type:
[05/31 14:06:22    328s] #
[05/31 14:06:22    328s] #---------+------+-------+-------+
[05/31 14:06:22    328s] #  -      | Color| EOLCol| Totals|
[05/31 14:06:22    328s] #---------+------+-------+-------+
[05/31 14:06:22    328s] #  M1     |     1|      1|      2|
[05/31 14:06:22    328s] #  Totals |     1|      1|      2|
[05/31 14:06:22    328s] #---------+------+-------+-------+
[05/31 14:06:22    328s] #
[05/31 14:06:22    328s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3611.62 (MB), peak = 4387.34 (MB)
[05/31 14:06:22    328s] #start 26th fixing drc iteration ...
[05/31 14:06:23    328s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:06:23    328s] #   number of violations = 2
[05/31 14:06:23    328s] #
[05/31 14:06:23    328s] #  By Layer and Type:
[05/31 14:06:23    328s] #
[05/31 14:06:23    328s] #---------+------+-------+-------+
[05/31 14:06:23    328s] #  -      | Color| EOLCol| Totals|
[05/31 14:06:23    328s] #---------+------+-------+-------+
[05/31 14:06:23    328s] #  M1     |     1|      1|      2|
[05/31 14:06:23    328s] #  Totals |     1|      1|      2|
[05/31 14:06:23    328s] #---------+------+-------+-------+
[05/31 14:06:23    328s] #
[05/31 14:06:23    328s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3611.66 (MB), peak = 4387.34 (MB)
[05/31 14:06:23    328s] #start 27th fixing drc iteration ...
[05/31 14:06:23    329s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:06:23    329s] #   number of violations = 2
[05/31 14:06:23    329s] #
[05/31 14:06:23    329s] #  By Layer and Type:
[05/31 14:06:23    329s] #
[05/31 14:06:23    329s] #---------+------+-------+-------+
[05/31 14:06:23    329s] #  -      | Color| EOLCol| Totals|
[05/31 14:06:23    329s] #---------+------+-------+-------+
[05/31 14:06:23    329s] #  M1     |     1|      1|      2|
[05/31 14:06:23    329s] #  Totals |     1|      1|      2|
[05/31 14:06:23    329s] #---------+------+-------+-------+
[05/31 14:06:23    329s] #
[05/31 14:06:23    329s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3611.57 (MB), peak = 4387.34 (MB)
[05/31 14:06:23    329s] #start 28th fixing drc iteration ...
[05/31 14:06:23    329s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:06:23    329s] #   number of violations = 2
[05/31 14:06:23    329s] #
[05/31 14:06:23    329s] #  By Layer and Type:
[05/31 14:06:23    329s] #
[05/31 14:06:23    329s] #---------+------+-------+-------+
[05/31 14:06:23    329s] #  -      | Color| EOLCol| Totals|
[05/31 14:06:23    329s] #---------+------+-------+-------+
[05/31 14:06:23    329s] #  M1     |     1|      1|      2|
[05/31 14:06:23    329s] #  Totals |     1|      1|      2|
[05/31 14:06:23    329s] #---------+------+-------+-------+
[05/31 14:06:23    329s] #
[05/31 14:06:23    329s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3611.75 (MB), peak = 4387.34 (MB)
[05/31 14:06:23    329s] #start 29th fixing drc iteration ...
[05/31 14:06:23    329s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:06:23    329s] #   number of violations = 2
[05/31 14:06:23    329s] #
[05/31 14:06:23    329s] #  By Layer and Type:
[05/31 14:06:23    329s] #
[05/31 14:06:23    329s] #---------+------+-------+-------+
[05/31 14:06:23    329s] #  -      | Color| EOLCol| Totals|
[05/31 14:06:23    329s] #---------+------+-------+-------+
[05/31 14:06:23    329s] #  M1     |     1|      1|      2|
[05/31 14:06:23    329s] #  Totals |     1|      1|      2|
[05/31 14:06:23    329s] #---------+------+-------+-------+
[05/31 14:06:23    329s] #
[05/31 14:06:23    329s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3611.78 (MB), peak = 4387.34 (MB)
[05/31 14:06:23    329s] #start 30th fixing drc iteration ...
[05/31 14:06:23    329s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:06:23    329s] #   number of violations = 2
[05/31 14:06:23    329s] #
[05/31 14:06:23    329s] #  By Layer and Type:
[05/31 14:06:23    329s] #
[05/31 14:06:23    329s] #---------+------+-------+-------+
[05/31 14:06:23    329s] #  -      | Color| EOLCol| Totals|
[05/31 14:06:23    329s] #---------+------+-------+-------+
[05/31 14:06:23    329s] #  M1     |     1|      1|      2|
[05/31 14:06:23    329s] #  Totals |     1|      1|      2|
[05/31 14:06:23    329s] #---------+------+-------+-------+
[05/31 14:06:23    329s] #
[05/31 14:06:23    329s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3611.88 (MB), peak = 4387.34 (MB)
[05/31 14:06:23    329s] #Complete Detail Routing.
[05/31 14:06:23    329s] #Total wire length = 223 um.
[05/31 14:06:23    329s] #Total half perimeter of net bounding box = 249 um.
[05/31 14:06:23    329s] #Total wire length on LAYER M1 = 3 um.
[05/31 14:06:23    329s] #Total wire length on LAYER M2 = 45 um.
[05/31 14:06:23    329s] #Total wire length on LAYER C1 = 69 um.
[05/31 14:06:23    329s] #Total wire length on LAYER C2 = 86 um.
[05/31 14:06:23    329s] #Total wire length on LAYER C3 = 20 um.
[05/31 14:06:23    329s] #Total wire length on LAYER C4 = 0 um.
[05/31 14:06:23    329s] #Total wire length on LAYER C5 = 0 um.
[05/31 14:06:23    329s] #Total wire length on LAYER JA = 0 um.
[05/31 14:06:23    329s] #Total wire length on LAYER QA = 0 um.
[05/31 14:06:23    329s] #Total wire length on LAYER QB = 0 um.
[05/31 14:06:23    329s] #Total wire length on LAYER LB = 0 um.
[05/31 14:06:23    329s] #Total number of vias = 330
[05/31 14:06:23    329s] #Total number of multi-cut vias = 252 ( 76.4%)
[05/31 14:06:23    329s] #Total number of single cut vias = 78 ( 23.6%)
[05/31 14:06:23    329s] #Up-Via Summary (total 330):
[05/31 14:06:23    329s] #                   single-cut          multi-cut      Total
[05/31 14:06:23    329s] #-----------------------------------------------------------
[05/31 14:06:23    329s] # M1                25 ( 55.6%)        20 ( 44.4%)         45
[05/31 14:06:23    329s] # M2                28 ( 20.6%)       108 ( 79.4%)        136
[05/31 14:06:23    329s] # C1                19 ( 17.4%)        90 ( 82.6%)        109
[05/31 14:06:23    329s] # C2                 6 ( 15.0%)        34 ( 85.0%)         40
[05/31 14:06:23    329s] #-----------------------------------------------------------
[05/31 14:06:23    329s] #                   78 ( 23.6%)       252 ( 76.4%)        330 
[05/31 14:06:23    329s] #
[05/31 14:06:23    329s] #Total number of DRC violations = 2
[05/31 14:06:23    329s] ### Time Record (Detail Routing) is uninstalled.
[05/31 14:06:23    329s] #Cpu time = 00:00:06
[05/31 14:06:23    329s] #Elapsed time = 00:00:07
[05/31 14:06:23    329s] #Increased memory = 5.00 (MB)
[05/31 14:06:23    329s] #Total memory = 3611.88 (MB)
[05/31 14:06:23    329s] #Peak memory = 4387.34 (MB)
[05/31 14:06:23    329s] ### detail_route design signature (446): route=1781014018 flt_obj=0 vio=700091531 shield_wire=1
[05/31 14:06:23    329s] ### Time Record (DB Export) is installed.
[05/31 14:06:23    329s] ### export design design signature (447): route=1781014018 fixed_route=463444023 flt_obj=0 vio=700091531 swire=282492057 shield_wire=1 net_attr=1105829965 dirty_area=0 del_dirty_area=0 cell=825922003 placement=757574675 pin_access=1447258343 inst_pattern=2048180967 inst_orient=1438490342 via=1681576828 routing_via=1401398896 timing=463444023 sns=463444023
[05/31 14:06:23    329s] ### Time Record (DB Export) is uninstalled.
[05/31 14:06:23    329s] ### Time Record (Post Callback) is installed.
[05/31 14:06:23    329s] ### Time Record (Post Callback) is uninstalled.
[05/31 14:06:23    329s] #
[05/31 14:06:23    329s] #detailRoute statistics:
[05/31 14:06:23    329s] #Cpu time = 00:00:07
[05/31 14:06:23    329s] #Elapsed time = 00:00:07
[05/31 14:06:23    329s] #Increased memory = -1.86 (MB)
[05/31 14:06:23    329s] #Total memory = 3604.20 (MB)
[05/31 14:06:23    329s] #Peak memory = 4387.34 (MB)
[05/31 14:06:23    329s] #Number of warnings = 35
[05/31 14:06:23    329s] #Total number of warnings = 405
[05/31 14:06:23    329s] #Number of fails = 0
[05/31 14:06:23    329s] #Total number of fails = 0
[05/31 14:06:23    329s] #Complete detailRoute on Sat May 31 14:06:23 2025
[05/31 14:06:23    329s] #
[05/31 14:06:23    329s] ### import design signature (448): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1447258343 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=1 sns=1
[05/31 14:06:23    329s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:06:23    329s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:06:23    329s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:06:23    329s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:06:23    329s] ### Time Record (detailRoute) is uninstalled.
[05/31 14:06:23    329s] #% End detailRoute (date=05/31 14:06:23, total cpu=0:00:06.6, real=0:00:06.0, peak res=3606.1M, current mem=3603.2M)
[05/31 14:06:23    329s] ### Time Record (ecoRoute) is uninstalled.
[05/31 14:06:23    329s] #
[05/31 14:06:23    329s] #  Scalability Statistics
[05/31 14:06:23    329s] #
[05/31 14:06:23    329s] #-------------------------+---------+-------------+------------+
[05/31 14:06:23    329s] #  ecoRoute               | cpu time| elapsed time| scalability|
[05/31 14:06:23    329s] #-------------------------+---------+-------------+------------+
[05/31 14:06:23    329s] #  Pre Callback           | 00:00:00|     00:00:00|         1.0|
[05/31 14:06:23    329s] #  Post Callback          | 00:00:00|     00:00:00|         1.0|
[05/31 14:06:23    329s] #  Timing Data Generation | 00:00:00|     00:00:00|         1.0|
[05/31 14:06:23    329s] #  DB Import              | 00:00:00|     00:00:00|         1.0|
[05/31 14:06:23    329s] #  DB Export              | 00:00:00|     00:00:00|         1.0|
[05/31 14:06:23    329s] #  Cell Pin Access        | 00:00:00|     00:00:00|         1.0|
[05/31 14:06:23    329s] #  Instance Pin Access    | 00:00:00|     00:00:00|         1.0|
[05/31 14:06:23    329s] #  Data Preparation       | 00:00:01|     00:00:01|         1.0|
[05/31 14:06:23    329s] #  Detail Routing         | 00:00:05|     00:00:05|         1.0|
[05/31 14:06:23    329s] #  Entire Command         | 00:00:07|     00:00:07|         1.0|
[05/31 14:06:23    329s] #-------------------------+---------+-------------+------------+
[05/31 14:06:23    329s] #
[05/31 14:07:41    334s] child process exited abnormally
[05/31 14:07:44    335s] <CMD> verify_drc
[05/31 14:07:44    335s] #-check_same_via_cell true               # bool, default=false, user setting
[05/31 14:07:44    335s]  *** Starting Verify DRC (MEM: 4432.5) ***
[05/31 14:07:44    335s] 
[05/31 14:07:44    335s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:07:44    335s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:07:44    335s]   VERIFY DRC ...... Starting Verification
[05/31 14:07:44    335s]   VERIFY DRC ...... Initializing
[05/31 14:07:44    335s]   VERIFY DRC ...... Deleting Existing Violations
[05/31 14:07:44    335s]   VERIFY DRC ...... Creating Sub-Areas
[05/31 14:07:44    335s]  VERIFY_DRC: checking all layers except LB to LB ...
[05/31 14:07:44    335s]   VERIFY DRC ...... Using new threading
[05/31 14:07:44    335s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 7.076 6.880} 1 of 1
[05/31 14:07:44    335s]   VERIFY DRC ...... Sub-Area : 1 complete 2 Viols.
[05/31 14:07:44    335s]  VERIFY_DRC: checking layers from LB to LB ...
[05/31 14:07:44    335s]   VERIFY DRC ...... Using new threading
[05/31 14:07:44    335s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 7.076 6.880} 1 of 1
[05/31 14:07:44    335s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[05/31 14:07:44    335s] 
[05/31 14:07:44    335s]   Verification Complete : 2 Viols.
[05/31 14:07:44    335s] 
[05/31 14:07:44    335s]  Violation Summary By Layer and Type:
[05/31 14:07:44    335s] 
[05/31 14:07:44    335s] 	          Color   EOLCol   Totals
[05/31 14:07:44    335s] 	M1            1        1        2
[05/31 14:07:44    335s] 	Totals        1        1        2
[05/31 14:07:44    335s] 
[05/31 14:07:44    335s]  *** End Verify DRC (CPU TIME: 0:00:00.0  ELAPSED TIME: 0:00:00.0  MEM: 256.1M) ***
[05/31 14:07:44    335s] 
[05/31 14:07:52    335s] <CMD> editDelete -regular_wire_with_drc
[05/31 14:07:57    336s] <CMD> ecoRoute
[05/31 14:07:57    336s] ### Time Record (ecoRoute) is installed.
[05/31 14:07:57    336s] **INFO: User settings:
[05/31 14:07:57    336s] setNanoRouteMode -route_detail_antenna_factor                                             1
[05/31 14:07:57    336s] setNanoRouteMode -route_detail_end_iteration                                              30
[05/31 14:07:57    336s] setNanoRouteMode -route_detail_exp_enable_adv_polygon_checker                             false
[05/31 14:07:57    336s] setNanoRouteMode -route_detail_fix_antenna                                                true
[05/31 14:07:57    336s] setNanoRouteMode -route_detail_post_route_spread_wire                                     true
[05/31 14:07:57    336s] setNanoRouteMode -route_detail_search_and_repair                                          true
[05/31 14:07:57    336s] setNanoRouteMode -drouteStartIteration                                                    0
[05/31 14:07:57    336s] setNanoRouteMode -route_detail_use_lef_pin_taper_rule                                     true
[05/31 14:07:57    336s] setNanoRouteMode -route_detail_use_min_spacing_for_blockage                               auto
[05/31 14:07:57    336s] setNanoRouteMode -route_detail_use_multi_cut_via_effort                                   medium
[05/31 14:07:57    336s] setNanoRouteMode -extract_design_signature                                                89083935
[05/31 14:07:57    336s] setNanoRouteMode -extract_rc_model_file                                                   rc_model.bin
[05/31 14:07:57    336s] setNanoRouteMode -route_extract_third_party_compatible                                    false
[05/31 14:07:57    336s] setNanoRouteMode -route_global_exp_minimize_detour                                        false
[05/31 14:07:57    336s] setNanoRouteMode -route_global_exp_timing_driven_std_delay                                6.1
[05/31 14:07:57    336s] setNanoRouteMode -route_global_exp_timing_driven_use_tif_timing_engine_for_import_design  true
[05/31 14:07:57    336s] setNanoRouteMode -route_antenna_diode_insertion                                           false
[05/31 14:07:57    336s] setNanoRouteMode -route_si_effort                                                         high
[05/31 14:07:57    336s] setNanoRouteMode -route_strict_honor_route_rule                                           false
[05/31 14:07:57    336s] setNanoRouteMode -route_with_si_driven                                                    true
[05/31 14:07:57    336s] setNanoRouteMode -route_with_si_post_route_fix                                            false
[05/31 14:07:57    336s] setNanoRouteMode -route_with_timing_driven                                                true
[05/31 14:07:57    336s] setDesignMode -congEffort                                                                 high
[05/31 14:07:57    336s] setDesignMode -flowEffort                                                                 extreme
[05/31 14:07:57    336s] setDesignMode -process                                                                    22
[05/31 14:07:57    336s] 
[05/31 14:07:57    336s] #% Begin globalDetailRoute (date=05/31 14:07:57, mem=3606.5M)
[05/31 14:07:57    336s] 
[05/31 14:07:57    336s] globalDetailRoute
[05/31 14:07:57    336s] 
[05/31 14:07:57    336s] #Start globalDetailRoute on Sat May 31 14:07:57 2025
[05/31 14:07:57    336s] #
[05/31 14:07:57    336s] #WARNING (NRIF-78) The option route_with_eco combined with route_with_timing_driven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
[05/31 14:07:57    336s] #WARNING (NRIF-78) The option route_with_eco combined with route_with_timing_driven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
[05/31 14:07:57    336s] ### Time Record (globalDetailRoute) is installed.
[05/31 14:07:57    336s] ### Time Record (Pre Callback) is installed.
[05/31 14:07:57    336s] eee: RC Grid memory freed = 1188 (3 X 3 X 11 X 12b)
[05/31 14:07:57    336s] ### Time Record (Pre Callback) is uninstalled.
[05/31 14:07:57    336s] ### Time Record (DB Import) is installed.
[05/31 14:07:57    336s] ### Time Record (Timing Data Generation) is installed.
[05/31 14:07:57    336s] ### Time Record (Timing Data Generation) is uninstalled.
[05/31 14:07:57    336s] eee: RC Grid memory allocated = 1188 (3 X 3 X 11 X 12b)
[05/31 14:07:57    336s] eee: pegSigSF=1.070000
[05/31 14:07:57    336s] Initializing multi-corner resistance tables ...
[05/31 14:07:57    336s] eee: Grid unit RC data computation started
[05/31 14:07:57    336s] eee: Grid unit RC data computation completed
[05/31 14:07:57    336s] eee: l=1 avDens=0.005705 usedTrk=1.062222 availTrk=186.206897 sigTrk=1.062222
[05/31 14:07:57    336s] eee: l=2 avDens=0.031416 usedTrk=8.482222 availTrk=270.000000 sigTrk=8.482222
[05/31 14:07:57    336s] eee: l=3 avDens=0.052552 usedTrk=12.612408 availTrk=240.000000 sigTrk=12.612408
[05/31 14:07:57    336s] eee: l=4 avDens=0.088325 usedTrk=15.898518 availTrk=180.000000 sigTrk=15.898518
[05/31 14:07:57    336s] eee: l=5 avDens=0.020000 usedTrk=3.600000 availTrk=180.000000 sigTrk=3.600000
[05/31 14:07:57    336s] eee: l=6 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 14:07:57    336s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 14:07:57    336s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 14:07:57    336s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 14:07:57    336s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 14:07:57    336s] eee: l=11 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 14:07:57    336s] eee: LAM-FP: thresh=1 ; dimX=88.450000 ; dimY=86.000000 ; multX=1.000000 ; multY=1.000000 ; minP=80 ; fpMult=1.000000 ;
[05/31 14:07:57    336s] eee: LAM: n=32 LLS=2-3 HLS=3-5 rDens=0.219031 uaWl=1.000000 uaWlH=0.470000 aWlH=0.000000 lMod=0 pMax=0.879000 pMod=80 pModAss=50 wcR=0.664000 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.660000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[05/31 14:07:57    336s] eee: NetCapCache creation started. (Current Mem: 4444.520M) 
[05/31 14:07:57    336s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 4444.520M) 
[05/31 14:07:57    336s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(7.076000, 6.880000)], Layers = [f(11) b(0)], Grid size = 5.400000 um, Grid Dim = (2 X 2)
[05/31 14:07:57    336s] eee: Metal Layers Info:
[05/31 14:07:57    336s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/31 14:07:57    336s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[05/31 14:07:57    336s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/31 14:07:57    336s] eee: |       M1 |   1 |   0.040 |   0.040 |   0.116 |  0.159 |  14.77 | V | 0 |  1 |
[05/31 14:07:57    336s] eee: |       M2 |   2 |   0.040 |   0.040 |   0.080 |  0.174 |  20.55 | H | 0 |  1 |
[05/31 14:07:57    336s] eee: |       C1 |   3 |   0.044 |   0.046 |   0.090 |  0.185 |  12.71 | V | 0 |  1 |
[05/31 14:07:57    336s] eee: |       C2 |   4 |   0.044 |   0.046 |   0.090 |  0.184 |  12.75 | H | 0 |  1 |
[05/31 14:07:57    336s] eee: |       C3 |   5 |   0.044 |   0.046 |   0.090 |  0.184 |  12.71 | V | 0 |  1 |
[05/31 14:07:57    336s] eee: |       C4 |   6 |   0.044 |   0.046 |   0.090 |  0.185 |  12.70 | H | 0 |  1 |
[05/31 14:07:57    336s] eee: |       C5 |   7 |   0.044 |   0.046 |   0.090 |  0.194 |  12.75 | V | 0 |  1 |
[05/31 14:07:57    336s] eee: |       JA |   8 |   0.450 |   0.450 |   0.900 |  0.371 |   0.03 | H | 0 |  1 |
[05/31 14:07:57    336s] eee: |       QA |   9 |   1.200 |   1.200 |   2.400 |  0.385 |   0.01 | V | 0 |  1 |
[05/31 14:07:57    336s] eee: |       QB |  10 |   1.200 |   1.200 |   2.400 |  0.372 |   0.01 | H | 0 |  1 |
[05/31 14:07:57    336s] eee: |       LB |  11 |   1.800 |   1.800 |   3.600 |  0.366 |   0.01 | V | 0 |  1 |
[05/31 14:07:57    336s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/31 14:07:57    336s] eee: uC/uR for corner rc_slow, min-width/min-spacing, 30 perc over/under densities.
[05/31 14:07:57    336s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC51_b_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:07:57    336s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC51_b_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:07:57    336s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC50_a_7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:07:57    336s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC50_a_7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:07:57    336s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC49_sum_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:07:57    336s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC49_sum_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:07:57    336s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC48_sum_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:07:57    336s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC48_sum_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:07:57    336s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC46_a_8 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:07:57    336s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC46_a_8 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:07:57    336s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC45_sum_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:07:57    336s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC45_sum_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:07:57    336s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC44_b_6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:07:57    336s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC44_b_6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:07:57    336s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC43_sum_5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:07:57    336s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC43_sum_5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:07:57    336s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC42_sum_4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:07:57    336s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC42_sum_4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:07:57    336s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC41_sum_6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:07:57    336s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC41_sum_6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:07:57    336s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[05/31 14:07:57    336s] #To increase the message display limit, refer to the product command reference manual.
[05/31 14:07:57    336s] ### Net info: total nets: 84
[05/31 14:07:57    336s] ### Net info: dirty nets: 1
[05/31 14:07:57    336s] ### Net info: marked as disconnected nets: 0
[05/31 14:07:57    336s] ### Net info: fully routed nets: 79
[05/31 14:07:57    336s] ### Net info: trivial (< 2 pins) nets: 4
[05/31 14:07:57    336s] ### Net info: unrouted nets: 1
[05/31 14:07:57    336s] ### Net info: re-extraction nets: 0
[05/31 14:07:57    336s] ### Net info: ignored nets: 0
[05/31 14:07:57    336s] ### Net info: skip routing nets: 0
[05/31 14:07:57    336s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:07:57    336s] ### import design signature (449): route=224583139 fixed_route=463444023 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1012864108 dirty_area=0 del_dirty_area=0 cell=825922003 placement=757574675 pin_access=1447258343 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=463444023 sns=463444023
[05/31 14:07:57    336s] ### Time Record (DB Import) is uninstalled.
[05/31 14:07:57    336s] #NanoRoute Version 23.10-p003_1 NR240109-1512/23_10-UB
[05/31 14:07:57    336s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:07:57    336s] #Skip comparing routing design signature in db-snapshot flow
[05/31 14:07:57    336s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:07:57    336s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:07:57    336s] ### Time Record (Data Preparation) is installed.
[05/31 14:07:57    336s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:07:57    336s] ### Time Record (Data Preparation) is uninstalled.
[05/31 14:07:57    336s] ### Time Record (Global Routing) is installed.
[05/31 14:07:57    336s] ### Time Record (Global Routing) is uninstalled.
[05/31 14:07:57    336s] #Total number of trivial nets (e.g. < 2 pins) = 4 (skipped).
[05/31 14:07:57    336s] #Total number of routable nets = 80.
[05/31 14:07:57    336s] #Total number of nets in the design = 84.
[05/31 14:07:57    336s] #1 routable net do not has any wires.
[05/31 14:07:57    336s] #79 routable nets have routed wires.
[05/31 14:07:57    336s] #1 net will be global routed.
[05/31 14:07:57    336s] ### Time Record (Data Preparation) is installed.
[05/31 14:07:57    336s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:07:57    336s] #Start routing data preparation on Sat May 31 14:07:57 2025
[05/31 14:07:57    336s] #
[05/31 14:07:57    336s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:07:57    336s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:07:57    336s] ### Time Record (Cell Pin Access) is installed.
[05/31 14:07:57    336s] #Initial pin access analysis.
[05/31 14:07:57    336s] #Detail pin access analysis.
[05/31 14:07:57    336s] ### Time Record (Cell Pin Access) is uninstalled.
[05/31 14:07:57    336s] # M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
[05/31 14:07:57    336s] # M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
[05/31 14:07:57    336s] # C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/31 14:07:57    336s] # C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/31 14:07:57    336s] # C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/31 14:07:57    336s] # C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/31 14:07:57    336s] # C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/31 14:07:57    336s] # JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
[05/31 14:07:57    336s] # QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/31 14:07:57    336s] # QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/31 14:07:57    336s] # LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
[05/31 14:07:57    336s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[05/31 14:07:57    336s] #Bottom routing layer index=1(M1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
[05/31 14:07:57    336s] #shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
[05/31 14:07:57    336s] #pin_access_rlayer=3(C1)
[05/31 14:07:57    336s] #shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=1
[05/31 14:07:57    336s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[05/31 14:07:57    336s] #enable_dpt_layer_shield=F
[05/31 14:07:57    336s] #has_line_end_grid=F
[05/31 14:07:57    336s] #Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
[05/31 14:07:57    336s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3611.23 (MB), peak = 4387.34 (MB)
[05/31 14:07:57    336s] #Regenerating Ggrids automatically.
[05/31 14:07:57    336s] #Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
[05/31 14:07:57    336s] #Using automatically generated G-grids.
[05/31 14:07:58    337s] #Done routing data preparation.
[05/31 14:07:58    337s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3615.79 (MB), peak = 4387.34 (MB)
[05/31 14:07:58    337s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:07:58    337s] #Start instance access analysis using 1 thread...
[05/31 14:07:58    337s] #Set layer M1 to be advanced pin access layer.
[05/31 14:07:58    337s] ### Time Record (Instance Pin Access) is installed.
[05/31 14:07:58    337s] #0 instance pins are hard to access
[05/31 14:07:58    337s] #Instance access analysis statistics:
[05/31 14:07:58    337s] #Cpu time = 00:00:00
[05/31 14:07:58    337s] #Elapsed time = 00:00:00
[05/31 14:07:58    337s] #Increased memory = 0.00 (MB)
[05/31 14:07:58    337s] #Total memory = 3615.79 (MB)
[05/31 14:07:58    337s] #Peak memory = 4387.34 (MB)
[05/31 14:07:58    337s] ### Time Record (Instance Pin Access) is uninstalled.
[05/31 14:07:58    337s] #
[05/31 14:07:58    337s] #Finished routing data preparation on Sat May 31 14:07:58 2025
[05/31 14:07:58    337s] #
[05/31 14:07:58    337s] #Cpu time = 00:00:01
[05/31 14:07:58    337s] #Elapsed time = 00:00:01
[05/31 14:07:58    337s] #Increased memory = 8.54 (MB)
[05/31 14:07:58    337s] #Total memory = 3615.79 (MB)
[05/31 14:07:58    337s] #Peak memory = 4387.34 (MB)
[05/31 14:07:58    337s] #
[05/31 14:07:58    337s] ### Time Record (Data Preparation) is uninstalled.
[05/31 14:07:58    337s] ### Time Record (Global Routing) is installed.
[05/31 14:07:58    337s] #
[05/31 14:07:58    337s] #Start global routing on Sat May 31 14:07:58 2025
[05/31 14:07:58    337s] #
[05/31 14:07:58    337s] #
[05/31 14:07:58    337s] #Start global routing initialization on Sat May 31 14:07:58 2025
[05/31 14:07:58    337s] #
[05/31 14:07:58    337s] #Number of eco nets is 0
[05/31 14:07:58    337s] #
[05/31 14:07:58    337s] #Start global routing data preparation on Sat May 31 14:07:58 2025
[05/31 14:07:58    337s] #
[05/31 14:07:59    337s] ### build_merged_routing_blockage_rect_list starts on Sat May 31 14:07:58 2025 with memory = 3615.79 (MB), peak = 4387.34 (MB)
[05/31 14:07:59    337s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.3 GB
[05/31 14:07:59    337s] #Start routing resource analysis on Sat May 31 14:07:58 2025
[05/31 14:07:59    337s] #
[05/31 14:07:59    337s] ### init_is_bin_blocked starts on Sat May 31 14:07:59 2025 with memory = 3615.79 (MB), peak = 4387.34 (MB)
[05/31 14:07:59    337s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.3 GB
[05/31 14:07:59    337s] ### PDHT_Row_Thread::compute_flow_cap starts on Sat May 31 14:07:59 2025 with memory = 3615.79 (MB), peak = 4387.34 (MB)
[05/31 14:07:59    337s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.3 GB
[05/31 14:07:59    337s] ### adjust_flow_cap starts on Sat May 31 14:07:59 2025 with memory = 3615.79 (MB), peak = 4387.34 (MB)
[05/31 14:07:59    337s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.3 GB
[05/31 14:07:59    337s] ### adjust_flow_per_partial_route_obs starts on Sat May 31 14:07:59 2025 with memory = 3615.79 (MB), peak = 4387.34 (MB)
[05/31 14:07:59    337s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.3 GB
[05/31 14:07:59    337s] ### set_via_blocked starts on Sat May 31 14:07:59 2025 with memory = 3615.79 (MB), peak = 4387.34 (MB)
[05/31 14:07:59    337s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.3 GB
[05/31 14:07:59    337s] ### copy_flow starts on Sat May 31 14:07:59 2025 with memory = 3615.79 (MB), peak = 4387.34 (MB)
[05/31 14:07:59    337s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.3 GB
[05/31 14:07:59    337s] #Routing resource analysis is done on Sat May 31 14:07:59 2025
[05/31 14:07:59    337s] #
[05/31 14:07:59    337s] ### report_flow_cap starts on Sat May 31 14:07:59 2025 with memory = 3615.79 (MB), peak = 4387.34 (MB)
[05/31 14:07:59    337s] #  Resource Analysis:
[05/31 14:07:59    337s] #
[05/31 14:07:59    337s] #               Routing  #Avail      #Track     #Total     %Gcell
[05/31 14:07:59    337s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[05/31 14:07:59    337s] #  --------------------------------------------------------------
[05/31 14:07:59    337s] #  M1             V           9          52          25    60.00%
[05/31 14:07:59    337s] #  M2             H          15          70          25    20.00%
[05/31 14:07:59    337s] #  C1             V          26          53          25     8.00%
[05/31 14:07:59    337s] #  C2             H          34          42          25     0.00%
[05/31 14:07:59    337s] #  C3             V          67          12          25     0.00%
[05/31 14:07:59    337s] #  C4             H          76           0          25     0.00%
[05/31 14:07:59    337s] #  C5             V          79           0          25     0.00%
[05/31 14:07:59    337s] #  JA             H           7           0          25     0.00%
[05/31 14:07:59    337s] #  QA             V           2           0          25    60.00%
[05/31 14:07:59    337s] #  QB             H           2           0          25    60.00%
[05/31 14:07:59    337s] #  LB             V           1           0          25    80.00%
[05/31 14:07:59    337s] #  --------------------------------------------------------------
[05/31 14:07:59    337s] #  Total                    320      27.51%         275    26.18%
[05/31 14:07:59    337s] #
[05/31 14:07:59    337s] #
[05/31 14:07:59    337s] #
[05/31 14:07:59    337s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.3 GB
[05/31 14:07:59    337s] ### analyze_m2_tracks starts on Sat May 31 14:07:59 2025 with memory = 3615.79 (MB), peak = 4387.34 (MB)
[05/31 14:07:59    337s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.3 GB
[05/31 14:07:59    337s] ### report_initial_resource starts on Sat May 31 14:07:59 2025 with memory = 3615.79 (MB), peak = 4387.34 (MB)
[05/31 14:07:59    337s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.3 GB
[05/31 14:07:59    337s] ### mark_pg_pins_accessibility starts on Sat May 31 14:07:59 2025 with memory = 3615.79 (MB), peak = 4387.34 (MB)
[05/31 14:07:59    337s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.3 GB
[05/31 14:07:59    337s] ### set_net_region starts on Sat May 31 14:07:59 2025 with memory = 3615.79 (MB), peak = 4387.34 (MB)
[05/31 14:07:59    337s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.3 GB
[05/31 14:07:59    337s] #
[05/31 14:07:59    337s] #Global routing data preparation is done on Sat May 31 14:07:59 2025
[05/31 14:07:59    337s] #
[05/31 14:07:59    337s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3615.79 (MB), peak = 4387.34 (MB)
[05/31 14:07:59    337s] #
[05/31 14:07:59    337s] ### prepare_level starts on Sat May 31 14:07:59 2025 with memory = 3615.79 (MB), peak = 4387.34 (MB)
[05/31 14:07:59    337s] ### init level 1 starts on Sat May 31 14:07:59 2025 with memory = 3615.79 (MB), peak = 4387.34 (MB)
[05/31 14:07:59    337s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.3 GB
[05/31 14:07:59    337s] ### Level 1 hgrid = 5 X 5
[05/31 14:07:59    337s] ### prepare_level_flow starts on Sat May 31 14:07:59 2025 with memory = 3615.79 (MB), peak = 4387.34 (MB)
[05/31 14:07:59    337s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.3 GB
[05/31 14:07:59    337s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.3 GB
[05/31 14:07:59    337s] #
[05/31 14:07:59    337s] #Global routing initialization is done on Sat May 31 14:07:59 2025
[05/31 14:07:59    337s] #
[05/31 14:07:59    337s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3615.79 (MB), peak = 4387.34 (MB)
[05/31 14:07:59    337s] #
[05/31 14:07:59    337s] #start global routing iteration 1...
[05/31 14:07:59    337s] ### init_flow_edge starts on Sat May 31 14:07:59 2025 with memory = 3615.79 (MB), peak = 4387.34 (MB)
[05/31 14:07:59    337s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.3 GB
[05/31 14:07:59    337s] ### routing at level 1 (topmost level) iter 0
[05/31 14:07:59    337s] ### measure_qor starts on Sat May 31 14:07:59 2025 with memory = 3616.04 (MB), peak = 4387.34 (MB)
[05/31 14:07:59    337s] ### measure_congestion starts on Sat May 31 14:07:59 2025 with memory = 3616.04 (MB), peak = 4387.34 (MB)
[05/31 14:07:59    337s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.3 GB
[05/31 14:07:59    337s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.3 GB
[05/31 14:07:59    337s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3616.04 (MB), peak = 4387.34 (MB)
[05/31 14:07:59    337s] #
[05/31 14:07:59    337s] #start global routing iteration 2...
[05/31 14:07:59    337s] ### routing at level 1 (topmost level) iter 1
[05/31 14:07:59    337s] ### measure_qor starts on Sat May 31 14:07:59 2025 with memory = 3616.04 (MB), peak = 4387.34 (MB)
[05/31 14:07:59    337s] ### measure_congestion starts on Sat May 31 14:07:59 2025 with memory = 3616.04 (MB), peak = 4387.34 (MB)
[05/31 14:07:59    337s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.3 GB
[05/31 14:07:59    337s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.3 GB
[05/31 14:07:59    337s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3616.04 (MB), peak = 4387.34 (MB)
[05/31 14:07:59    337s] #
[05/31 14:07:59    337s] ### route_end starts on Sat May 31 14:07:59 2025 with memory = 3616.04 (MB), peak = 4387.34 (MB)
[05/31 14:07:59    337s] #
[05/31 14:07:59    337s] #Total number of trivial nets (e.g. < 2 pins) = 4 (skipped).
[05/31 14:07:59    337s] #Total number of routable nets = 80.
[05/31 14:07:59    337s] #Total number of nets in the design = 84.
[05/31 14:07:59    337s] #
[05/31 14:07:59    337s] #80 routable nets have routed wires.
[05/31 14:07:59    337s] #
[05/31 14:07:59    337s] #Routed net constraints summary:
[05/31 14:07:59    337s] #-----------------------------
[05/31 14:07:59    337s] #        Rules   Unconstrained  
[05/31 14:07:59    337s] #-----------------------------
[05/31 14:07:59    337s] #      Default               1  
[05/31 14:07:59    337s] #-----------------------------
[05/31 14:07:59    337s] #        Total               1  
[05/31 14:07:59    337s] #-----------------------------
[05/31 14:07:59    337s] #
[05/31 14:07:59    337s] #Routing constraints summary of the whole design:
[05/31 14:07:59    337s] #-----------------------------
[05/31 14:07:59    337s] #        Rules   Unconstrained  
[05/31 14:07:59    337s] #-----------------------------
[05/31 14:07:59    337s] #      Default              80  
[05/31 14:07:59    337s] #-----------------------------
[05/31 14:07:59    337s] #        Total              80  
[05/31 14:07:59    337s] #-----------------------------
[05/31 14:07:59    337s] #
[05/31 14:07:59    337s] ### adjust_flow_per_partial_route_obs starts on Sat May 31 14:07:59 2025 with memory = 3616.04 (MB), peak = 4387.34 (MB)
[05/31 14:07:59    337s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.3 GB
[05/31 14:07:59    337s] ### cal_base_flow starts on Sat May 31 14:07:59 2025 with memory = 3616.04 (MB), peak = 4387.34 (MB)
[05/31 14:07:59    337s] ### init_flow_edge starts on Sat May 31 14:07:59 2025 with memory = 3616.04 (MB), peak = 4387.34 (MB)
[05/31 14:07:59    337s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.3 GB
[05/31 14:07:59    337s] ### cal_flow starts on Sat May 31 14:07:59 2025 with memory = 3616.04 (MB), peak = 4387.34 (MB)
[05/31 14:07:59    337s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.3 GB
[05/31 14:07:59    337s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.3 GB
[05/31 14:07:59    337s] ### report_overcon starts on Sat May 31 14:07:59 2025 with memory = 3616.04 (MB), peak = 4387.34 (MB)
[05/31 14:07:59    337s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:07:59    337s] #
[05/31 14:07:59    337s] #  Congestion Analysis: (blocked Gcells are excluded)
[05/31 14:07:59    337s] #
[05/31 14:07:59    337s] #                 OverCon          
[05/31 14:07:59    337s] #                  #Gcell    %Gcell
[05/31 14:07:59    337s] #     Layer           (1)   OverCon  Flow/Cap
[05/31 14:07:59    337s] #  ----------------------------------------------
[05/31 14:07:59    337s] #  M1            0(0.00%)   (0.00%)     0.72  
[05/31 14:07:59    337s] #  M2            0(0.00%)   (0.00%)     0.82  
[05/31 14:07:59    337s] #  C1            0(0.00%)   (0.00%)     0.66  
[05/31 14:07:59    337s] #  C2            0(0.00%)   (0.00%)     0.54  
[05/31 14:07:59    337s] #  C3            0(0.00%)   (0.00%)     0.14  
[05/31 14:07:59    337s] #  C4            0(0.00%)   (0.00%)     0.00  
[05/31 14:07:59    337s] #  C5            0(0.00%)   (0.00%)     0.00  
[05/31 14:07:59    337s] #  JA            0(0.00%)   (0.00%)     0.00  
[05/31 14:07:59    337s] #  QA            0(0.00%)   (0.00%)     0.00  
[05/31 14:07:59    337s] #  QB            0(0.00%)   (0.00%)     0.00  
[05/31 14:07:59    337s] #  LB            0(0.00%)   (0.00%)     0.00  
[05/31 14:07:59    337s] #  ----------------------------------------------
[05/31 14:07:59    337s] #     Total      0(0.00%)   (0.00%)
[05/31 14:07:59    337s] #
[05/31 14:07:59    337s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[05/31 14:07:59    337s] #  Overflow after GR: 0.00% H + 0.00% V
[05/31 14:07:59    337s] #
[05/31 14:07:59    337s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.3 GB
[05/31 14:07:59    337s] ### cal_base_flow starts on Sat May 31 14:07:59 2025 with memory = 3616.04 (MB), peak = 4387.34 (MB)
[05/31 14:07:59    337s] ### init_flow_edge starts on Sat May 31 14:07:59 2025 with memory = 3616.04 (MB), peak = 4387.34 (MB)
[05/31 14:07:59    337s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.3 GB
[05/31 14:07:59    337s] ### cal_flow starts on Sat May 31 14:07:59 2025 with memory = 3616.04 (MB), peak = 4387.34 (MB)
[05/31 14:07:59    337s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.3 GB
[05/31 14:07:59    337s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.3 GB
[05/31 14:07:59    337s] ### generate_cong_map_content starts on Sat May 31 14:07:59 2025 with memory = 3616.04 (MB), peak = 4387.34 (MB)
[05/31 14:07:59    337s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.3 GB
[05/31 14:07:59    337s] ### update starts on Sat May 31 14:07:59 2025 with memory = 3616.04 (MB), peak = 4387.34 (MB)
[05/31 14:07:59    337s] #Complete Global Routing.
[05/31 14:07:59    337s] #Total wire length = 221 um.
[05/31 14:07:59    337s] #Total half perimeter of net bounding box = 249 um.
[05/31 14:07:59    337s] #Total wire length on LAYER M1 = 3 um.
[05/31 14:07:59    337s] #Total wire length on LAYER M2 = 45 um.
[05/31 14:07:59    337s] #Total wire length on LAYER C1 = 68 um.
[05/31 14:07:59    337s] #Total wire length on LAYER C2 = 86 um.
[05/31 14:07:59    337s] #Total wire length on LAYER C3 = 19 um.
[05/31 14:07:59    337s] #Total wire length on LAYER C4 = 0 um.
[05/31 14:07:59    337s] #Total wire length on LAYER C5 = 0 um.
[05/31 14:07:59    337s] #Total wire length on LAYER JA = 0 um.
[05/31 14:07:59    337s] #Total wire length on LAYER QA = 0 um.
[05/31 14:07:59    337s] #Total wire length on LAYER QB = 0 um.
[05/31 14:07:59    337s] #Total wire length on LAYER LB = 0 um.
[05/31 14:07:59    337s] #Total number of vias = 323
[05/31 14:07:59    337s] #Total number of multi-cut vias = 252 ( 78.0%)
[05/31 14:07:59    337s] #Total number of single cut vias = 71 ( 22.0%)
[05/31 14:07:59    337s] #Up-Via Summary (total 323):
[05/31 14:07:59    337s] #                   single-cut          multi-cut      Total
[05/31 14:07:59    337s] #-----------------------------------------------------------
[05/31 14:07:59    337s] # M1                24 ( 54.5%)        20 ( 45.5%)         44
[05/31 14:07:59    337s] # M2                26 ( 19.4%)       108 ( 80.6%)        134
[05/31 14:07:59    337s] # C1                17 ( 15.9%)        90 ( 84.1%)        107
[05/31 14:07:59    337s] # C2                 4 ( 10.5%)        34 ( 89.5%)         38
[05/31 14:07:59    337s] #-----------------------------------------------------------
[05/31 14:07:59    337s] #                   71 ( 22.0%)       252 ( 78.0%)        323 
[05/31 14:07:59    337s] #
[05/31 14:07:59    337s] ### update cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.3 GB
[05/31 14:07:59    337s] ### report_overcon starts on Sat May 31 14:07:59 2025 with memory = 3616.05 (MB), peak = 4387.34 (MB)
[05/31 14:07:59    337s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.3 GB
[05/31 14:07:59    337s] ### report_overcon starts on Sat May 31 14:07:59 2025 with memory = 3616.05 (MB), peak = 4387.34 (MB)
[05/31 14:07:59    337s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:07:59    337s] #Max overcon = 0 track.
[05/31 14:07:59    337s] #Total overcon = 0.00%.
[05/31 14:07:59    337s] #Worst layer Gcell overcon rate = 0.00%.
[05/31 14:07:59    337s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.3 GB
[05/31 14:07:59    337s] ### route_end cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.3 GB
[05/31 14:07:59    337s] ### global_route design signature (452): route=1112751883 net_attr=1753009959
[05/31 14:07:59    337s] #
[05/31 14:07:59    337s] #Global routing statistics:
[05/31 14:07:59    337s] #Cpu time = 00:00:00
[05/31 14:07:59    337s] #Elapsed time = 00:00:00
[05/31 14:07:59    337s] #Increased memory = 0.26 (MB)
[05/31 14:07:59    337s] #Total memory = 3616.05 (MB)
[05/31 14:07:59    337s] #Peak memory = 4387.34 (MB)
[05/31 14:07:59    337s] #
[05/31 14:07:59    337s] #Finished global routing on Sat May 31 14:07:59 2025
[05/31 14:07:59    337s] #
[05/31 14:07:59    337s] #
[05/31 14:07:59    337s] ### Time Record (Global Routing) is uninstalled.
[05/31 14:07:59    337s] ### Time Record (Data Preparation) is installed.
[05/31 14:07:59    337s] ### Time Record (Data Preparation) is uninstalled.
[05/31 14:07:59    337s] ### track-assign external-init starts on Sat May 31 14:07:59 2025 with memory = 3616.05 (MB), peak = 4387.34 (MB)
[05/31 14:07:59    337s] ### Time Record (Track Assignment) is installed.
[05/31 14:07:59    337s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:07:59    337s] ### Time Record (Data Preparation) is installed.
[05/31 14:07:59    337s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:07:59    337s] ### Time Record (Data Preparation) is uninstalled.
[05/31 14:07:59    337s] ### Time Record (Track Assignment) is uninstalled.
[05/31 14:07:59    337s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.3 GB
[05/31 14:07:59    337s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3616.05 (MB), peak = 4387.34 (MB)
[05/31 14:07:59    337s] ### track-assign engine-init starts on Sat May 31 14:07:59 2025 with memory = 3616.05 (MB), peak = 4387.34 (MB)
[05/31 14:07:59    337s] ### Time Record (Track Assignment) is installed.
[05/31 14:07:59    337s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:07:59    337s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.3 GB
[05/31 14:07:59    337s] ### Time Record (Track Assignment) is uninstalled.
[05/31 14:07:59    337s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3616.05 (MB), peak = 4387.34 (MB)
[05/31 14:07:59    337s] #
[05/31 14:07:59    337s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[05/31 14:07:59    337s] #Cpu time = 00:00:01
[05/31 14:07:59    337s] #Elapsed time = 00:00:01
[05/31 14:07:59    337s] #Increased memory = 8.80 (MB)
[05/31 14:07:59    337s] #Total memory = 3616.05 (MB)
[05/31 14:07:59    337s] #Peak memory = 4387.34 (MB)
[05/31 14:07:59    337s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:07:59    337s] ### Time Record (Detail Routing) is installed.
[05/31 14:07:59    337s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:07:59    337s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:07:59    337s] ### Time Record (Data Preparation) is installed.
[05/31 14:07:59    337s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:07:59    337s] ### Time Record (Data Preparation) is uninstalled.
[05/31 14:07:59    337s] ### drc_pitch = 21000 (10.50000 um) drc_range = 12900 ( 6.45000 um) route_pitch = 19800 ( 9.90000 um) patch_pitch = 9068 ( 4.53400 um) top_route_layer = 11 top_pin_layer = 11
[05/31 14:07:59    337s] #
[05/31 14:07:59    337s] #Start Detail Routing..
[05/31 14:07:59    337s] #start initial detail routing ...
[05/31 14:07:59    337s] ### Design has 0 dirty nets
[05/31 14:07:59    337s] # ECO: 0.00% of the total area was rechecked for DRC, and 100.00% required routing.
[05/31 14:07:59    337s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:07:59    337s] #   number of violations = 1
[05/31 14:07:59    337s] #
[05/31 14:07:59    337s] #  By Layer and Type:
[05/31 14:07:59    337s] #
[05/31 14:07:59    337s] #---------+------+-------+
[05/31 14:07:59    337s] #  -      | Short| Totals|
[05/31 14:07:59    337s] #---------+------+-------+
[05/31 14:07:59    337s] #  M1     |     1|      1|
[05/31 14:07:59    337s] #  Totals |     1|      1|
[05/31 14:07:59    337s] #---------+------+-------+
[05/31 14:07:59    337s] #
[05/31 14:07:59    337s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3616.27 (MB), peak = 4387.34 (MB)
[05/31 14:07:59    337s] #start 1st optimization iteration ...
[05/31 14:07:59    337s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:07:59    337s] #   number of violations = 6
[05/31 14:07:59    337s] #
[05/31 14:07:59    337s] #  By Layer and Type:
[05/31 14:07:59    337s] #
[05/31 14:07:59    337s] #---------+-------+------+-------+------+-------+
[05/31 14:07:59    337s] #  -      | MetSpc| Short| MinStp| Color| Totals|
[05/31 14:07:59    337s] #---------+-------+------+-------+------+-------+
[05/31 14:07:59    337s] #  M1     |      1|     2|      2|     1|      6|
[05/31 14:07:59    337s] #  Totals |      1|     2|      2|     1|      6|
[05/31 14:07:59    337s] #---------+-------+------+-------+------+-------+
[05/31 14:07:59    337s] #
[05/31 14:07:59    337s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3615.65 (MB), peak = 4387.34 (MB)
[05/31 14:07:59    337s] #start 2nd optimization iteration ...
[05/31 14:07:59    337s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:07:59    337s] #   number of violations = 6
[05/31 14:07:59    337s] #
[05/31 14:07:59    337s] #  By Layer and Type:
[05/31 14:07:59    337s] #
[05/31 14:07:59    337s] #---------+-------+------+-------+------+-------+
[05/31 14:07:59    337s] #  -      | MetSpc| Short| MinStp| Color| Totals|
[05/31 14:07:59    337s] #---------+-------+------+-------+------+-------+
[05/31 14:07:59    337s] #  M1     |      1|     2|      2|     1|      6|
[05/31 14:07:59    337s] #  Totals |      1|     2|      2|     1|      6|
[05/31 14:07:59    337s] #---------+-------+------+-------+------+-------+
[05/31 14:07:59    337s] #
[05/31 14:07:59    337s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3615.99 (MB), peak = 4387.34 (MB)
[05/31 14:07:59    337s] #start 3rd optimization iteration ...
[05/31 14:07:59    338s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:07:59    338s] #   number of violations = 7
[05/31 14:07:59    338s] #
[05/31 14:07:59    338s] #  By Layer and Type:
[05/31 14:07:59    338s] #
[05/31 14:07:59    338s] #---------+-------+------+-------+------+----+-------+
[05/31 14:07:59    338s] #  -      | MetSpc| Short| MinStp| Color| Enc| Totals|
[05/31 14:07:59    338s] #---------+-------+------+-------+------+----+-------+
[05/31 14:07:59    338s] #  M1     |      1|     2|      2|     1|   1|      7|
[05/31 14:07:59    338s] #  Totals |      1|     2|      2|     1|   1|      7|
[05/31 14:07:59    338s] #---------+-------+------+-------+------+----+-------+
[05/31 14:07:59    338s] #
[05/31 14:07:59    338s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3614.32 (MB), peak = 4387.34 (MB)
[05/31 14:07:59    338s] #start 4th optimization iteration ...
[05/31 14:07:59    338s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:07:59    338s] #   number of violations = 7
[05/31 14:07:59    338s] #
[05/31 14:07:59    338s] #  By Layer and Type:
[05/31 14:07:59    338s] #
[05/31 14:07:59    338s] #---------+-------+------+-------+------+----+-------+
[05/31 14:07:59    338s] #  -      | MetSpc| Short| MinStp| Color| Enc| Totals|
[05/31 14:07:59    338s] #---------+-------+------+-------+------+----+-------+
[05/31 14:07:59    338s] #  M1     |      1|     2|      2|     1|   1|      7|
[05/31 14:07:59    338s] #  Totals |      1|     2|      2|     1|   1|      7|
[05/31 14:07:59    338s] #---------+-------+------+-------+------+----+-------+
[05/31 14:07:59    338s] #
[05/31 14:07:59    338s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3614.25 (MB), peak = 4387.34 (MB)
[05/31 14:07:59    338s] #start 5th optimization iteration ...
[05/31 14:07:59    338s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:07:59    338s] #   number of violations = 7
[05/31 14:07:59    338s] #
[05/31 14:07:59    338s] #  By Layer and Type:
[05/31 14:07:59    338s] #
[05/31 14:07:59    338s] #---------+-------+------+-------+------+----+-------+
[05/31 14:07:59    338s] #  -      | MetSpc| Short| MinStp| Color| Enc| Totals|
[05/31 14:07:59    338s] #---------+-------+------+-------+------+----+-------+
[05/31 14:07:59    338s] #  M1     |      1|     2|      2|     1|   1|      7|
[05/31 14:07:59    338s] #  Totals |      1|     2|      2|     1|   1|      7|
[05/31 14:07:59    338s] #---------+-------+------+-------+------+----+-------+
[05/31 14:07:59    338s] #
[05/31 14:07:59    338s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3614.35 (MB), peak = 4387.34 (MB)
[05/31 14:07:59    338s] #start 6th optimization iteration ...
[05/31 14:08:00    338s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:08:00    338s] #   number of violations = 7
[05/31 14:08:00    338s] #
[05/31 14:08:00    338s] #  By Layer and Type:
[05/31 14:08:00    338s] #
[05/31 14:08:00    338s] #---------+-------+------+-------+------+----+-------+
[05/31 14:08:00    338s] #  -      | MetSpc| Short| MinStp| Color| Enc| Totals|
[05/31 14:08:00    338s] #---------+-------+------+-------+------+----+-------+
[05/31 14:08:00    338s] #  M1     |      1|     2|      2|     1|   1|      7|
[05/31 14:08:00    338s] #  Totals |      1|     2|      2|     1|   1|      7|
[05/31 14:08:00    338s] #---------+-------+------+-------+------+----+-------+
[05/31 14:08:00    338s] #
[05/31 14:08:00    338s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3614.34 (MB), peak = 4387.34 (MB)
[05/31 14:08:00    338s] #start 7th optimization iteration ...
[05/31 14:08:00    338s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:08:00    338s] #   number of violations = 6
[05/31 14:08:00    338s] #
[05/31 14:08:00    338s] #  By Layer and Type:
[05/31 14:08:00    338s] #
[05/31 14:08:00    338s] #---------+-------+------+-------+------+-------+
[05/31 14:08:00    338s] #  -      | MetSpc| Short| MinStp| Color| Totals|
[05/31 14:08:00    338s] #---------+-------+------+-------+------+-------+
[05/31 14:08:00    338s] #  M1     |      1|     2|      2|     1|      6|
[05/31 14:08:00    338s] #  Totals |      1|     2|      2|     1|      6|
[05/31 14:08:00    338s] #---------+-------+------+-------+------+-------+
[05/31 14:08:00    338s] #
[05/31 14:08:00    338s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3614.28 (MB), peak = 4387.34 (MB)
[05/31 14:08:00    338s] #start 8th optimization iteration ...
[05/31 14:08:00    338s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:08:00    338s] #   number of violations = 6
[05/31 14:08:00    338s] #
[05/31 14:08:00    338s] #  By Layer and Type:
[05/31 14:08:00    338s] #
[05/31 14:08:00    338s] #---------+-------+------+-------+------+-------+
[05/31 14:08:00    338s] #  -      | MetSpc| Short| MinStp| Color| Totals|
[05/31 14:08:00    338s] #---------+-------+------+-------+------+-------+
[05/31 14:08:00    338s] #  M1     |      1|     2|      2|     1|      6|
[05/31 14:08:00    338s] #  Totals |      1|     2|      2|     1|      6|
[05/31 14:08:00    338s] #---------+-------+------+-------+------+-------+
[05/31 14:08:00    338s] #
[05/31 14:08:00    338s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3614.02 (MB), peak = 4387.34 (MB)
[05/31 14:08:00    338s] #start 9th optimization iteration ...
[05/31 14:08:00    339s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:08:00    339s] #   number of violations = 7
[05/31 14:08:00    339s] #
[05/31 14:08:00    339s] #  By Layer and Type:
[05/31 14:08:00    339s] #
[05/31 14:08:00    339s] #---------+-------+------+-------+------+----+-------+
[05/31 14:08:00    339s] #  -      | MetSpc| Short| MinStp| Color| Enc| Totals|
[05/31 14:08:00    339s] #---------+-------+------+-------+------+----+-------+
[05/31 14:08:00    339s] #  M1     |      1|     2|      2|     1|   1|      7|
[05/31 14:08:00    339s] #  Totals |      1|     2|      2|     1|   1|      7|
[05/31 14:08:00    339s] #---------+-------+------+-------+------+----+-------+
[05/31 14:08:00    339s] #
[05/31 14:08:00    339s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3614.48 (MB), peak = 4387.34 (MB)
[05/31 14:08:00    339s] #start 10th optimization iteration ...
[05/31 14:08:00    339s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:08:00    339s] #   number of violations = 7
[05/31 14:08:00    339s] #
[05/31 14:08:00    339s] #  By Layer and Type:
[05/31 14:08:00    339s] #
[05/31 14:08:00    339s] #---------+-------+------+-------+------+----+-------+
[05/31 14:08:00    339s] #  -      | MetSpc| Short| MinStp| Color| Enc| Totals|
[05/31 14:08:00    339s] #---------+-------+------+-------+------+----+-------+
[05/31 14:08:00    339s] #  M1     |      1|     2|      2|     1|   1|      7|
[05/31 14:08:00    339s] #  Totals |      1|     2|      2|     1|   1|      7|
[05/31 14:08:00    339s] #---------+-------+------+-------+------+----+-------+
[05/31 14:08:00    339s] #
[05/31 14:08:00    339s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3614.23 (MB), peak = 4387.34 (MB)
[05/31 14:08:00    339s] #start 11th optimization iteration ...
[05/31 14:08:00    339s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:08:00    339s] #   number of violations = 7
[05/31 14:08:00    339s] #
[05/31 14:08:00    339s] #  By Layer and Type:
[05/31 14:08:00    339s] #
[05/31 14:08:00    339s] #---------+-------+------+-------+------+----+-------+
[05/31 14:08:00    339s] #  -      | MetSpc| Short| MinStp| Color| Enc| Totals|
[05/31 14:08:00    339s] #---------+-------+------+-------+------+----+-------+
[05/31 14:08:00    339s] #  M1     |      1|     2|      2|     1|   1|      7|
[05/31 14:08:00    339s] #  Totals |      1|     2|      2|     1|   1|      7|
[05/31 14:08:00    339s] #---------+-------+------+-------+------+----+-------+
[05/31 14:08:00    339s] #
[05/31 14:08:00    339s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3614.38 (MB), peak = 4387.34 (MB)
[05/31 14:08:00    339s] #start 12th optimization iteration ...
[05/31 14:08:01    339s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:08:01    339s] #   number of violations = 7
[05/31 14:08:01    339s] #
[05/31 14:08:01    339s] #  By Layer and Type:
[05/31 14:08:01    339s] #
[05/31 14:08:01    339s] #---------+-------+------+-------+------+----+-------+
[05/31 14:08:01    339s] #  -      | MetSpc| Short| MinStp| Color| Enc| Totals|
[05/31 14:08:01    339s] #---------+-------+------+-------+------+----+-------+
[05/31 14:08:01    339s] #  M1     |      1|     2|      2|     1|   1|      7|
[05/31 14:08:01    339s] #  Totals |      1|     2|      2|     1|   1|      7|
[05/31 14:08:01    339s] #---------+-------+------+-------+------+----+-------+
[05/31 14:08:01    339s] #
[05/31 14:08:01    339s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3614.62 (MB), peak = 4387.34 (MB)
[05/31 14:08:01    339s] #start 13th optimization iteration ...
[05/31 14:08:01    339s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:08:01    339s] #   number of violations = 6
[05/31 14:08:01    339s] #
[05/31 14:08:01    339s] #  By Layer and Type:
[05/31 14:08:01    339s] #
[05/31 14:08:01    339s] #---------+-------+------+-------+------+-------+
[05/31 14:08:01    339s] #  -      | MetSpc| Short| MinStp| Color| Totals|
[05/31 14:08:01    339s] #---------+-------+------+-------+------+-------+
[05/31 14:08:01    339s] #  M1     |      1|     2|      2|     1|      6|
[05/31 14:08:01    339s] #  Totals |      1|     2|      2|     1|      6|
[05/31 14:08:01    339s] #---------+-------+------+-------+------+-------+
[05/31 14:08:01    339s] #
[05/31 14:08:01    339s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3614.68 (MB), peak = 4387.34 (MB)
[05/31 14:08:01    339s] #start 14th optimization iteration ...
[05/31 14:08:01    339s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:08:01    339s] #   number of violations = 6
[05/31 14:08:01    339s] #
[05/31 14:08:01    339s] #  By Layer and Type:
[05/31 14:08:01    339s] #
[05/31 14:08:01    339s] #---------+-------+------+-------+------+-------+
[05/31 14:08:01    339s] #  -      | MetSpc| Short| MinStp| Color| Totals|
[05/31 14:08:01    339s] #---------+-------+------+-------+------+-------+
[05/31 14:08:01    339s] #  M1     |      1|     2|      2|     1|      6|
[05/31 14:08:01    339s] #  Totals |      1|     2|      2|     1|      6|
[05/31 14:08:01    339s] #---------+-------+------+-------+------+-------+
[05/31 14:08:01    339s] #
[05/31 14:08:01    339s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3614.61 (MB), peak = 4387.34 (MB)
[05/31 14:08:01    339s] #start 15th optimization iteration ...
[05/31 14:08:01    340s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:08:01    340s] #   number of violations = 7
[05/31 14:08:01    340s] #
[05/31 14:08:01    340s] #  By Layer and Type:
[05/31 14:08:01    340s] #
[05/31 14:08:01    340s] #---------+-------+-------+------+-------+------+-------+
[05/31 14:08:01    340s] #  -      | MetSpc| EOLSpc| Short| MinStp| Color| Totals|
[05/31 14:08:01    340s] #---------+-------+-------+------+-------+------+-------+
[05/31 14:08:01    340s] #  M1     |      2|      1|     1|      2|     1|      7|
[05/31 14:08:01    340s] #  Totals |      2|      1|     1|      2|     1|      7|
[05/31 14:08:01    340s] #---------+-------+-------+------+-------+------+-------+
[05/31 14:08:01    340s] #
[05/31 14:08:01    340s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3614.67 (MB), peak = 4387.34 (MB)
[05/31 14:08:01    340s] #start 16th optimization iteration ...
[05/31 14:08:01    340s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:08:01    340s] #   number of violations = 5
[05/31 14:08:01    340s] #
[05/31 14:08:01    340s] #  By Layer and Type:
[05/31 14:08:01    340s] #
[05/31 14:08:01    340s] #---------+-------+------+-------+----+-------+
[05/31 14:08:01    340s] #  -      | MetSpc| Short| MinStp| Enc| Totals|
[05/31 14:08:01    340s] #---------+-------+------+-------+----+-------+
[05/31 14:08:01    340s] #  M1     |      1|     2|      1|   1|      5|
[05/31 14:08:01    340s] #  Totals |      1|     2|      1|   1|      5|
[05/31 14:08:01    340s] #---------+-------+------+-------+----+-------+
[05/31 14:08:01    340s] #
[05/31 14:08:01    340s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3614.53 (MB), peak = 4387.34 (MB)
[05/31 14:08:01    340s] #start 17th optimization iteration ...
[05/31 14:08:02    340s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:08:02    340s] #   number of violations = 6
[05/31 14:08:02    340s] #
[05/31 14:08:02    340s] #  By Layer and Type:
[05/31 14:08:02    340s] #
[05/31 14:08:02    340s] #---------+-------+------+-------+----+-------+
[05/31 14:08:02    340s] #  -      | MetSpc| Short| MinStp| Enc| Totals|
[05/31 14:08:02    340s] #---------+-------+------+-------+----+-------+
[05/31 14:08:02    340s] #  M1     |      1|     2|      1|   1|      5|
[05/31 14:08:02    340s] #  M2     |      0|     0|      1|   0|      1|
[05/31 14:08:02    340s] #  Totals |      1|     2|      2|   1|      6|
[05/31 14:08:02    340s] #---------+-------+------+-------+----+-------+
[05/31 14:08:02    340s] #
[05/31 14:08:02    340s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3614.52 (MB), peak = 4387.34 (MB)
[05/31 14:08:02    340s] #start 18th optimization iteration ...
[05/31 14:08:02    340s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:08:02    340s] #   number of violations = 7
[05/31 14:08:02    340s] #
[05/31 14:08:02    340s] #  By Layer and Type:
[05/31 14:08:02    340s] #
[05/31 14:08:02    340s] #---------+-------+-------+------+-------+------+-------+
[05/31 14:08:02    340s] #  -      | MetSpc| EOLSpc| Short| MinStp| Color| Totals|
[05/31 14:08:02    340s] #---------+-------+-------+------+-------+------+-------+
[05/31 14:08:02    340s] #  M1     |      2|      1|     1|      2|     1|      7|
[05/31 14:08:02    340s] #  Totals |      2|      1|     1|      2|     1|      7|
[05/31 14:08:02    340s] #---------+-------+-------+------+-------+------+-------+
[05/31 14:08:02    340s] #
[05/31 14:08:02    340s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3614.70 (MB), peak = 4387.34 (MB)
[05/31 14:08:02    340s] #start 19th optimization iteration ...
[05/31 14:08:02    340s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:08:02    340s] #   number of violations = 7
[05/31 14:08:02    340s] #
[05/31 14:08:02    340s] #  By Layer and Type:
[05/31 14:08:02    340s] #
[05/31 14:08:02    340s] #---------+-------+-------+------+-------+------+-------+
[05/31 14:08:02    340s] #  -      | MetSpc| EOLSpc| Short| MinStp| Color| Totals|
[05/31 14:08:02    340s] #---------+-------+-------+------+-------+------+-------+
[05/31 14:08:02    340s] #  M1     |      2|      1|     1|      2|     1|      7|
[05/31 14:08:02    340s] #  Totals |      2|      1|     1|      2|     1|      7|
[05/31 14:08:02    340s] #---------+-------+-------+------+-------+------+-------+
[05/31 14:08:02    340s] #
[05/31 14:08:02    340s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3614.96 (MB), peak = 4387.34 (MB)
[05/31 14:08:02    340s] #start 20th optimization iteration ...
[05/31 14:08:02    340s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:08:02    340s] #   number of violations = 7
[05/31 14:08:02    340s] #
[05/31 14:08:02    340s] #  By Layer and Type:
[05/31 14:08:02    340s] #
[05/31 14:08:02    340s] #---------+-------+-------+------+-------+------+-------+
[05/31 14:08:02    340s] #  -      | MetSpc| EOLSpc| Short| MinStp| Color| Totals|
[05/31 14:08:02    340s] #---------+-------+-------+------+-------+------+-------+
[05/31 14:08:02    340s] #  M1     |      2|      1|     1|      2|     1|      7|
[05/31 14:08:02    340s] #  Totals |      2|      1|     1|      2|     1|      7|
[05/31 14:08:02    340s] #---------+-------+-------+------+-------+------+-------+
[05/31 14:08:02    340s] #
[05/31 14:08:02    340s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3615.10 (MB), peak = 4387.34 (MB)
[05/31 14:08:02    340s] #start 21th optimization iteration ...
[05/31 14:08:02    341s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:08:02    341s] #   number of violations = 8
[05/31 14:08:02    341s] #
[05/31 14:08:02    341s] #  By Layer and Type:
[05/31 14:08:02    341s] #
[05/31 14:08:02    341s] #---------+-------+-------+------+-------+------+----+-------+
[05/31 14:08:02    341s] #  -      | MetSpc| EOLSpc| Short| MinStp| Color| Enc| Totals|
[05/31 14:08:02    341s] #---------+-------+-------+------+-------+------+----+-------+
[05/31 14:08:02    341s] #  M1     |      2|      1|     1|      2|     1|   0|      7|
[05/31 14:08:02    341s] #  M2     |      0|      0|     0|      0|     0|   1|      1|
[05/31 14:08:02    341s] #  Totals |      2|      1|     1|      2|     1|   1|      8|
[05/31 14:08:02    341s] #---------+-------+-------+------+-------+------+----+-------+
[05/31 14:08:02    341s] #
[05/31 14:08:02    341s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3615.01 (MB), peak = 4387.34 (MB)
[05/31 14:08:02    341s] #start 22th optimization iteration ...
[05/31 14:08:02    341s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:08:02    341s] #   number of violations = 7
[05/31 14:08:02    341s] #
[05/31 14:08:02    341s] #  By Layer and Type:
[05/31 14:08:02    341s] #
[05/31 14:08:02    341s] #---------+-------+-------+------+-------+------+-------+
[05/31 14:08:02    341s] #  -      | MetSpc| EOLSpc| Short| MinStp| Color| Totals|
[05/31 14:08:02    341s] #---------+-------+-------+------+-------+------+-------+
[05/31 14:08:02    341s] #  M1     |      2|      1|     1|      2|     1|      7|
[05/31 14:08:02    341s] #  Totals |      2|      1|     1|      2|     1|      7|
[05/31 14:08:02    341s] #---------+-------+-------+------+-------+------+-------+
[05/31 14:08:02    341s] #
[05/31 14:08:02    341s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3616.59 (MB), peak = 4387.34 (MB)
[05/31 14:08:02    341s] #start 23th optimization iteration ...
[05/31 14:08:03    341s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:08:03    341s] #   number of violations = 7
[05/31 14:08:03    341s] #
[05/31 14:08:03    341s] #  By Layer and Type:
[05/31 14:08:03    341s] #
[05/31 14:08:03    341s] #---------+-------+-------+------+-------+------+-------+
[05/31 14:08:03    341s] #  -      | MetSpc| EOLSpc| Short| MinStp| Color| Totals|
[05/31 14:08:03    341s] #---------+-------+-------+------+-------+------+-------+
[05/31 14:08:03    341s] #  M1     |      2|      1|     1|      2|     1|      7|
[05/31 14:08:03    341s] #  Totals |      2|      1|     1|      2|     1|      7|
[05/31 14:08:03    341s] #---------+-------+-------+------+-------+------+-------+
[05/31 14:08:03    341s] #
[05/31 14:08:03    341s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3616.70 (MB), peak = 4387.34 (MB)
[05/31 14:08:03    341s] #start 24th optimization iteration ...
[05/31 14:08:03    341s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:08:03    341s] #   number of violations = 5
[05/31 14:08:03    341s] #
[05/31 14:08:03    341s] #  By Layer and Type:
[05/31 14:08:03    341s] #
[05/31 14:08:03    341s] #---------+-------+------+-------+----+-------+
[05/31 14:08:03    341s] #  -      | MetSpc| Short| MinStp| Enc| Totals|
[05/31 14:08:03    341s] #---------+-------+------+-------+----+-------+
[05/31 14:08:03    341s] #  M1     |      1|     2|      1|   1|      5|
[05/31 14:08:03    341s] #  Totals |      1|     2|      1|   1|      5|
[05/31 14:08:03    341s] #---------+-------+------+-------+----+-------+
[05/31 14:08:03    341s] #
[05/31 14:08:03    341s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3616.75 (MB), peak = 4387.34 (MB)
[05/31 14:08:03    341s] #start 25th optimization iteration ...
[05/31 14:08:03    341s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:08:03    341s] #   number of violations = 6
[05/31 14:08:03    341s] #
[05/31 14:08:03    341s] #  By Layer and Type:
[05/31 14:08:03    341s] #
[05/31 14:08:03    341s] #---------+-------+------+-------+----+-------+
[05/31 14:08:03    341s] #  -      | MetSpc| Short| MinStp| Enc| Totals|
[05/31 14:08:03    341s] #---------+-------+------+-------+----+-------+
[05/31 14:08:03    341s] #  M1     |      1|     2|      1|   1|      5|
[05/31 14:08:03    341s] #  M2     |      0|     0|      1|   0|      1|
[05/31 14:08:03    341s] #  Totals |      1|     2|      2|   1|      6|
[05/31 14:08:03    341s] #---------+-------+------+-------+----+-------+
[05/31 14:08:03    341s] #
[05/31 14:08:03    341s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3616.79 (MB), peak = 4387.34 (MB)
[05/31 14:08:03    341s] #start 26th optimization iteration ...
[05/31 14:08:03    342s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:08:03    342s] #   number of violations = 6
[05/31 14:08:03    342s] #
[05/31 14:08:03    342s] #  By Layer and Type:
[05/31 14:08:03    342s] #
[05/31 14:08:03    342s] #---------+-------+------+-------+----+-------+
[05/31 14:08:03    342s] #  -      | MetSpc| Short| MinStp| Enc| Totals|
[05/31 14:08:03    342s] #---------+-------+------+-------+----+-------+
[05/31 14:08:03    342s] #  M1     |      1|     2|      1|   1|      5|
[05/31 14:08:03    342s] #  M2     |      0|     0|      0|   1|      1|
[05/31 14:08:03    342s] #  Totals |      1|     2|      1|   2|      6|
[05/31 14:08:03    342s] #---------+-------+------+-------+----+-------+
[05/31 14:08:03    342s] #
[05/31 14:08:03    342s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3616.58 (MB), peak = 4387.34 (MB)
[05/31 14:08:03    342s] #start 27th optimization iteration ...
[05/31 14:08:03    342s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:08:03    342s] #   number of violations = 5
[05/31 14:08:03    342s] #
[05/31 14:08:03    342s] #  By Layer and Type:
[05/31 14:08:03    342s] #
[05/31 14:08:03    342s] #---------+-------+------+-------+----+-------+
[05/31 14:08:03    342s] #  -      | MetSpc| Short| MinStp| Enc| Totals|
[05/31 14:08:03    342s] #---------+-------+------+-------+----+-------+
[05/31 14:08:03    342s] #  M1     |      1|     2|      1|   1|      5|
[05/31 14:08:03    342s] #  Totals |      1|     2|      1|   1|      5|
[05/31 14:08:03    342s] #---------+-------+------+-------+----+-------+
[05/31 14:08:03    342s] #
[05/31 14:08:03    342s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3616.65 (MB), peak = 4387.34 (MB)
[05/31 14:08:03    342s] #start 28th optimization iteration ...
[05/31 14:08:04    342s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:08:04    342s] #   number of violations = 5
[05/31 14:08:04    342s] #
[05/31 14:08:04    342s] #  By Layer and Type:
[05/31 14:08:04    342s] #
[05/31 14:08:04    342s] #---------+-------+------+-------+----+-------+
[05/31 14:08:04    342s] #  -      | MetSpc| Short| MinStp| Enc| Totals|
[05/31 14:08:04    342s] #---------+-------+------+-------+----+-------+
[05/31 14:08:04    342s] #  M1     |      1|     2|      1|   1|      5|
[05/31 14:08:04    342s] #  Totals |      1|     2|      1|   1|      5|
[05/31 14:08:04    342s] #---------+-------+------+-------+----+-------+
[05/31 14:08:04    342s] #
[05/31 14:08:04    342s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3616.90 (MB), peak = 4387.34 (MB)
[05/31 14:08:04    342s] #start 29th optimization iteration ...
[05/31 14:08:04    342s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:08:04    342s] #   number of violations = 5
[05/31 14:08:04    342s] #
[05/31 14:08:04    342s] #  By Layer and Type:
[05/31 14:08:04    342s] #
[05/31 14:08:04    342s] #---------+-------+------+-------+----+-------+
[05/31 14:08:04    342s] #  -      | MetSpc| Short| MinStp| Enc| Totals|
[05/31 14:08:04    342s] #---------+-------+------+-------+----+-------+
[05/31 14:08:04    342s] #  M1     |      1|     2|      1|   1|      5|
[05/31 14:08:04    342s] #  Totals |      1|     2|      1|   1|      5|
[05/31 14:08:04    342s] #---------+-------+------+-------+----+-------+
[05/31 14:08:04    342s] #
[05/31 14:08:04    342s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3616.67 (MB), peak = 4387.34 (MB)
[05/31 14:08:04    342s] #start 30th optimization iteration ...
[05/31 14:08:04    343s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:08:04    343s] #   number of violations = 7
[05/31 14:08:04    343s] #
[05/31 14:08:04    343s] #  By Layer and Type:
[05/31 14:08:04    343s] #
[05/31 14:08:04    343s] #---------+-------+-------+------+-------+------+-------+
[05/31 14:08:04    343s] #  -      | MetSpc| EOLSpc| Short| MinStp| Color| Totals|
[05/31 14:08:04    343s] #---------+-------+-------+------+-------+------+-------+
[05/31 14:08:04    343s] #  M1     |      2|      1|     1|      2|     1|      7|
[05/31 14:08:04    343s] #  Totals |      2|      1|     1|      2|     1|      7|
[05/31 14:08:04    343s] #---------+-------+-------+------+-------+------+-------+
[05/31 14:08:04    343s] #
[05/31 14:08:04    343s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3616.81 (MB), peak = 4387.34 (MB)
[05/31 14:08:04    343s] #Complete Detail Routing.
[05/31 14:08:04    343s] #Total wire length = 222 um.
[05/31 14:08:04    343s] #Total half perimeter of net bounding box = 249 um.
[05/31 14:08:04    343s] #Total wire length on LAYER M1 = 3 um.
[05/31 14:08:04    343s] #Total wire length on LAYER M2 = 46 um.
[05/31 14:08:04    343s] #Total wire length on LAYER C1 = 68 um.
[05/31 14:08:04    343s] #Total wire length on LAYER C2 = 87 um.
[05/31 14:08:04    343s] #Total wire length on LAYER C3 = 18 um.
[05/31 14:08:04    343s] #Total wire length on LAYER C4 = 0 um.
[05/31 14:08:04    343s] #Total wire length on LAYER C5 = 0 um.
[05/31 14:08:04    343s] #Total wire length on LAYER JA = 0 um.
[05/31 14:08:04    343s] #Total wire length on LAYER QA = 0 um.
[05/31 14:08:04    343s] #Total wire length on LAYER QB = 0 um.
[05/31 14:08:04    343s] #Total wire length on LAYER LB = 0 um.
[05/31 14:08:04    343s] #Total number of vias = 325
[05/31 14:08:04    343s] #Total number of multi-cut vias = 250 ( 76.9%)
[05/31 14:08:04    343s] #Total number of single cut vias = 75 ( 23.1%)
[05/31 14:08:04    343s] #Up-Via Summary (total 325):
[05/31 14:08:04    343s] #                   single-cut          multi-cut      Total
[05/31 14:08:04    343s] #-----------------------------------------------------------
[05/31 14:08:04    343s] # M1                25 ( 55.6%)        20 ( 44.4%)         45
[05/31 14:08:04    343s] # M2                27 ( 20.1%)       107 ( 79.9%)        134
[05/31 14:08:04    343s] # C1                23 ( 20.5%)        89 ( 79.5%)        112
[05/31 14:08:04    343s] # C2                 0 (  0.0%)        34 (100.0%)         34
[05/31 14:08:04    343s] #-----------------------------------------------------------
[05/31 14:08:04    343s] #                   75 ( 23.1%)       250 ( 76.9%)        325 
[05/31 14:08:04    343s] #
[05/31 14:08:04    343s] #Total number of DRC violations = 7
[05/31 14:08:04    343s] ### Time Record (Detail Routing) is uninstalled.
[05/31 14:08:04    343s] #Cpu time = 00:00:06
[05/31 14:08:04    343s] #Elapsed time = 00:00:06
[05/31 14:08:04    343s] #Increased memory = 0.76 (MB)
[05/31 14:08:04    343s] #Total memory = 3616.81 (MB)
[05/31 14:08:04    343s] #Peak memory = 4387.34 (MB)
[05/31 14:08:04    343s] ### Time Record (Antenna Fixing) is installed.
[05/31 14:08:04    343s] #
[05/31 14:08:04    343s] #start routing for process antenna violation fix ...
[05/31 14:08:04    343s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:08:04    343s] ### Time Record (Data Preparation) is installed.
[05/31 14:08:04    343s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:08:04    343s] ### Time Record (Data Preparation) is uninstalled.
[05/31 14:08:04    343s] ### drc_pitch = 21000 (10.50000 um) drc_range = 12900 ( 6.45000 um) route_pitch = 19800 ( 9.90000 um) patch_pitch = 9068 ( 4.53400 um) top_route_layer = 11 top_pin_layer = 11
[05/31 14:08:04    343s] #WARNING (EMS-27) Message (NRIF-95) has exceeded the current message display limit of 20.
[05/31 14:08:04    343s] #To increase the message display limit, refer to the product command reference manual.
[05/31 14:08:04    343s] #
[05/31 14:08:04    343s] #  By Layer and Type:
[05/31 14:08:04    343s] #
[05/31 14:08:04    343s] #---------+-------+-------+------+-------+------+-------+
[05/31 14:08:04    343s] #  -      | MetSpc| EOLSpc| Short| MinStp| Color| Totals|
[05/31 14:08:04    343s] #---------+-------+-------+------+-------+------+-------+
[05/31 14:08:04    343s] #  M1     |      2|      1|     1|      2|     1|      7|
[05/31 14:08:04    343s] #  Totals |      2|      1|     1|      2|     1|      7|
[05/31 14:08:04    343s] #---------+-------+-------+------+-------+------+-------+
[05/31 14:08:04    343s] #
[05/31 14:08:04    343s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3616.81 (MB), peak = 4387.34 (MB)
[05/31 14:08:04    343s] #
[05/31 14:08:04    343s] #Total wire length = 222 um.
[05/31 14:08:04    343s] #Total half perimeter of net bounding box = 249 um.
[05/31 14:08:04    343s] #Total wire length on LAYER M1 = 3 um.
[05/31 14:08:04    343s] #Total wire length on LAYER M2 = 46 um.
[05/31 14:08:04    343s] #Total wire length on LAYER C1 = 68 um.
[05/31 14:08:04    343s] #Total wire length on LAYER C2 = 87 um.
[05/31 14:08:04    343s] #Total wire length on LAYER C3 = 18 um.
[05/31 14:08:04    343s] #Total wire length on LAYER C4 = 0 um.
[05/31 14:08:04    343s] #Total wire length on LAYER C5 = 0 um.
[05/31 14:08:04    343s] #Total wire length on LAYER JA = 0 um.
[05/31 14:08:04    343s] #Total wire length on LAYER QA = 0 um.
[05/31 14:08:04    343s] #Total wire length on LAYER QB = 0 um.
[05/31 14:08:04    343s] #Total wire length on LAYER LB = 0 um.
[05/31 14:08:04    343s] #Total number of vias = 325
[05/31 14:08:04    343s] #Total number of multi-cut vias = 250 ( 76.9%)
[05/31 14:08:04    343s] #Total number of single cut vias = 75 ( 23.1%)
[05/31 14:08:04    343s] #Up-Via Summary (total 325):
[05/31 14:08:04    343s] #                   single-cut          multi-cut      Total
[05/31 14:08:04    343s] #-----------------------------------------------------------
[05/31 14:08:04    343s] # M1                25 ( 55.6%)        20 ( 44.4%)         45
[05/31 14:08:04    343s] # M2                27 ( 20.1%)       107 ( 79.9%)        134
[05/31 14:08:04    343s] # C1                23 ( 20.5%)        89 ( 79.5%)        112
[05/31 14:08:04    343s] # C2                 0 (  0.0%)        34 (100.0%)         34
[05/31 14:08:04    343s] #-----------------------------------------------------------
[05/31 14:08:04    343s] #                   75 ( 23.1%)       250 ( 76.9%)        325 
[05/31 14:08:04    343s] #
[05/31 14:08:04    343s] #Total number of DRC violations = 7
[05/31 14:08:04    343s] #Total number of process antenna violations = 0
[05/31 14:08:04    343s] #Total number of net violated process antenna rule = 0
[05/31 14:08:04    343s] #
[05/31 14:08:04    343s] #
[05/31 14:08:04    343s] #Total wire length = 222 um.
[05/31 14:08:04    343s] #Total half perimeter of net bounding box = 249 um.
[05/31 14:08:04    343s] #Total wire length on LAYER M1 = 3 um.
[05/31 14:08:04    343s] #Total wire length on LAYER M2 = 46 um.
[05/31 14:08:04    343s] #Total wire length on LAYER C1 = 68 um.
[05/31 14:08:04    343s] #Total wire length on LAYER C2 = 87 um.
[05/31 14:08:04    343s] #Total wire length on LAYER C3 = 18 um.
[05/31 14:08:04    343s] #Total wire length on LAYER C4 = 0 um.
[05/31 14:08:04    343s] #Total wire length on LAYER C5 = 0 um.
[05/31 14:08:04    343s] #Total wire length on LAYER JA = 0 um.
[05/31 14:08:04    343s] #Total wire length on LAYER QA = 0 um.
[05/31 14:08:04    343s] #Total wire length on LAYER QB = 0 um.
[05/31 14:08:04    343s] #Total wire length on LAYER LB = 0 um.
[05/31 14:08:04    343s] #Total number of vias = 325
[05/31 14:08:04    343s] #Total number of multi-cut vias = 250 ( 76.9%)
[05/31 14:08:04    343s] #Total number of single cut vias = 75 ( 23.1%)
[05/31 14:08:04    343s] #Up-Via Summary (total 325):
[05/31 14:08:04    343s] #                   single-cut          multi-cut      Total
[05/31 14:08:04    343s] #-----------------------------------------------------------
[05/31 14:08:04    343s] # M1                25 ( 55.6%)        20 ( 44.4%)         45
[05/31 14:08:04    343s] # M2                27 ( 20.1%)       107 ( 79.9%)        134
[05/31 14:08:04    343s] # C1                23 ( 20.5%)        89 ( 79.5%)        112
[05/31 14:08:04    343s] # C2                 0 (  0.0%)        34 (100.0%)         34
[05/31 14:08:04    343s] #-----------------------------------------------------------
[05/31 14:08:04    343s] #                   75 ( 23.1%)       250 ( 76.9%)        325 
[05/31 14:08:04    343s] #
[05/31 14:08:04    343s] #Total number of DRC violations = 7
[05/31 14:08:04    343s] #Total number of process antenna violations = 0
[05/31 14:08:04    343s] #Total number of net violated process antenna rule = 0
[05/31 14:08:04    343s] #
[05/31 14:08:04    343s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:08:04    343s] ### Time Record (Antenna Fixing) is uninstalled.
[05/31 14:08:04    343s] ### Time Record (Data Preparation) is installed.
[05/31 14:08:04    343s] ### Time Record (Data Preparation) is uninstalled.
[05/31 14:08:04    343s] ### Time Record (Post Route Wire Spreading) is installed.
[05/31 14:08:04    343s] ### drc_pitch = 21000 (10.50000 um) drc_range = 12900 ( 6.45000 um) route_pitch = 19800 ( 9.90000 um) patch_pitch = 9068 ( 4.53400 um) top_route_layer = 11 top_pin_layer = 11
[05/31 14:08:04    343s] #
[05/31 14:08:04    343s] #Start Post Route wire spreading..
[05/31 14:08:04    343s] ### Time Record (Data Preparation) is installed.
[05/31 14:08:04    343s] ### Time Record (Data Preparation) is uninstalled.
[05/31 14:08:04    343s] #
[05/31 14:08:04    343s] #Start data preparation for wire spreading...
[05/31 14:08:04    343s] #
[05/31 14:08:04    343s] #Data preparation is done on Sat May 31 14:08:04 2025
[05/31 14:08:04    343s] #
[05/31 14:08:04    343s] ### track-assign engine-init starts on Sat May 31 14:08:04 2025 with memory = 3617.23 (MB), peak = 4387.34 (MB)
[05/31 14:08:04    343s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.3 GB
[05/31 14:08:04    343s] #
[05/31 14:08:04    343s] #Start Post Route Wire Spread.
[05/31 14:08:04    343s] #Done with 3 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
[05/31 14:08:04    343s] #Complete Post Route Wire Spread.
[05/31 14:08:04    343s] #
[05/31 14:08:04    343s] #Total wire length = 222 um.
[05/31 14:08:04    343s] #Total half perimeter of net bounding box = 249 um.
[05/31 14:08:04    343s] #Total wire length on LAYER M1 = 3 um.
[05/31 14:08:04    343s] #Total wire length on LAYER M2 = 46 um.
[05/31 14:08:04    343s] #Total wire length on LAYER C1 = 68 um.
[05/31 14:08:04    343s] #Total wire length on LAYER C2 = 87 um.
[05/31 14:08:04    343s] #Total wire length on LAYER C3 = 18 um.
[05/31 14:08:04    343s] #Total wire length on LAYER C4 = 0 um.
[05/31 14:08:04    343s] #Total wire length on LAYER C5 = 0 um.
[05/31 14:08:04    343s] #Total wire length on LAYER JA = 0 um.
[05/31 14:08:04    343s] #Total wire length on LAYER QA = 0 um.
[05/31 14:08:04    343s] #Total wire length on LAYER QB = 0 um.
[05/31 14:08:04    343s] #Total wire length on LAYER LB = 0 um.
[05/31 14:08:04    343s] #Total number of vias = 325
[05/31 14:08:04    343s] #Total number of multi-cut vias = 250 ( 76.9%)
[05/31 14:08:04    343s] #Total number of single cut vias = 75 ( 23.1%)
[05/31 14:08:04    343s] #Up-Via Summary (total 325):
[05/31 14:08:04    343s] #                   single-cut          multi-cut      Total
[05/31 14:08:04    343s] #-----------------------------------------------------------
[05/31 14:08:04    343s] # M1                25 ( 55.6%)        20 ( 44.4%)         45
[05/31 14:08:04    343s] # M2                27 ( 20.1%)       107 ( 79.9%)        134
[05/31 14:08:04    343s] # C1                23 ( 20.5%)        89 ( 79.5%)        112
[05/31 14:08:04    343s] # C2                 0 (  0.0%)        34 (100.0%)         34
[05/31 14:08:04    343s] #-----------------------------------------------------------
[05/31 14:08:04    343s] #                   75 ( 23.1%)       250 ( 76.9%)        325 
[05/31 14:08:04    343s] #
[05/31 14:08:04    343s] #   number of violations = 7
[05/31 14:08:04    343s] #
[05/31 14:08:04    343s] #  By Layer and Type:
[05/31 14:08:04    343s] #
[05/31 14:08:04    343s] #---------+-------+-------+------+-------+------+-------+
[05/31 14:08:04    343s] #  -      | MetSpc| EOLSpc| Short| MinStp| Color| Totals|
[05/31 14:08:04    343s] #---------+-------+-------+------+-------+------+-------+
[05/31 14:08:04    343s] #  M1     |      2|      1|     1|      2|     1|      7|
[05/31 14:08:04    343s] #  Totals |      2|      1|     1|      2|     1|      7|
[05/31 14:08:04    343s] #---------+-------+-------+------+-------+------+-------+
[05/31 14:08:04    343s] #
[05/31 14:08:04    343s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3616.81 (MB), peak = 4387.34 (MB)
[05/31 14:08:04    343s] #CELL_VIEW adder,init has 7 DRC violations
[05/31 14:08:04    343s] #Total number of DRC violations = 7
[05/31 14:08:04    343s] #Total number of process antenna violations = 0
[05/31 14:08:04    343s] #Total number of net violated process antenna rule = 0
[05/31 14:08:04    343s] #Post Route wire spread is done.
[05/31 14:08:04    343s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[05/31 14:08:04    343s] #Total wire length = 222 um.
[05/31 14:08:04    343s] #Total half perimeter of net bounding box = 249 um.
[05/31 14:08:04    343s] #Total wire length on LAYER M1 = 3 um.
[05/31 14:08:04    343s] #Total wire length on LAYER M2 = 46 um.
[05/31 14:08:04    343s] #Total wire length on LAYER C1 = 68 um.
[05/31 14:08:04    343s] #Total wire length on LAYER C2 = 87 um.
[05/31 14:08:04    343s] #Total wire length on LAYER C3 = 18 um.
[05/31 14:08:04    343s] #Total wire length on LAYER C4 = 0 um.
[05/31 14:08:04    343s] #Total wire length on LAYER C5 = 0 um.
[05/31 14:08:04    343s] #Total wire length on LAYER JA = 0 um.
[05/31 14:08:04    343s] #Total wire length on LAYER QA = 0 um.
[05/31 14:08:04    343s] #Total wire length on LAYER QB = 0 um.
[05/31 14:08:04    343s] #Total wire length on LAYER LB = 0 um.
[05/31 14:08:04    343s] #Total number of vias = 325
[05/31 14:08:04    343s] #Total number of multi-cut vias = 250 ( 76.9%)
[05/31 14:08:04    343s] #Total number of single cut vias = 75 ( 23.1%)
[05/31 14:08:04    343s] #Up-Via Summary (total 325):
[05/31 14:08:04    343s] #                   single-cut          multi-cut      Total
[05/31 14:08:04    343s] #-----------------------------------------------------------
[05/31 14:08:04    343s] # M1                25 ( 55.6%)        20 ( 44.4%)         45
[05/31 14:08:04    343s] # M2                27 ( 20.1%)       107 ( 79.9%)        134
[05/31 14:08:04    343s] # C1                23 ( 20.5%)        89 ( 79.5%)        112
[05/31 14:08:04    343s] # C2                 0 (  0.0%)        34 (100.0%)         34
[05/31 14:08:04    343s] #-----------------------------------------------------------
[05/31 14:08:04    343s] #                   75 ( 23.1%)       250 ( 76.9%)        325 
[05/31 14:08:04    343s] #
[05/31 14:08:04    343s] #detailRoute Statistics:
[05/31 14:08:04    343s] #Cpu time = 00:00:06
[05/31 14:08:04    343s] #Elapsed time = 00:00:06
[05/31 14:08:04    343s] #Increased memory = 0.76 (MB)
[05/31 14:08:04    343s] #Total memory = 3616.81 (MB)
[05/31 14:08:04    343s] #Peak memory = 4387.34 (MB)
[05/31 14:08:04    343s] ### global_detail_route design signature (527): route=1103878156 flt_obj=0 vio=1379754678 shield_wire=1
[05/31 14:08:04    343s] ### Time Record (DB Export) is installed.
[05/31 14:08:04    343s] ### export design design signature (528): route=1103878156 fixed_route=463444023 flt_obj=0 vio=1379754678 swire=282492057 shield_wire=1 net_attr=695895909 dirty_area=0 del_dirty_area=0 cell=825922003 placement=757574675 pin_access=1447258343 inst_pattern=2048180967 inst_orient=1438490342 via=1681576828 routing_via=1401398896 timing=463444023 sns=463444023
[05/31 14:08:04    343s] ### Time Record (DB Export) is uninstalled.
[05/31 14:08:04    343s] ### Time Record (Post Callback) is installed.
[05/31 14:08:04    343s] ### Time Record (Post Callback) is uninstalled.
[05/31 14:08:04    343s] #
[05/31 14:08:04    343s] #globalDetailRoute statistics:
[05/31 14:08:04    343s] #Cpu time = 00:00:07
[05/31 14:08:04    343s] #Elapsed time = 00:00:07
[05/31 14:08:04    343s] #Increased memory = 2.22 (MB)
[05/31 14:08:04    343s] #Total memory = 3608.76 (MB)
[05/31 14:08:04    343s] #Peak memory = 4387.34 (MB)
[05/31 14:08:04    343s] #Number of warnings = 44
[05/31 14:08:04    343s] #Total number of warnings = 456
[05/31 14:08:04    343s] #Number of fails = 0
[05/31 14:08:04    343s] #Total number of fails = 0
[05/31 14:08:04    343s] #Complete globalDetailRoute on Sat May 31 14:08:04 2025
[05/31 14:08:04    343s] #
[05/31 14:08:04    343s] ### import design signature (529): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1447258343 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=1 sns=1
[05/31 14:08:04    343s] ### Time Record (globalDetailRoute) is uninstalled.
[05/31 14:08:04    343s] #% End globalDetailRoute (date=05/31 14:08:04, total cpu=0:00:07.1, real=0:00:07.0, peak res=3607.8M, current mem=3607.8M)
[05/31 14:08:04    343s] ### Time Record (ecoRoute) is uninstalled.
[05/31 14:08:04    343s] #
[05/31 14:08:04    343s] #  Scalability Statistics
[05/31 14:08:04    343s] #
[05/31 14:08:04    343s] #----------------------------+---------+-------------+------------+
[05/31 14:08:04    343s] #  ecoRoute                  | cpu time| elapsed time| scalability|
[05/31 14:08:04    343s] #----------------------------+---------+-------------+------------+
[05/31 14:08:04    343s] #  Pre Callback              | 00:00:00|     00:00:00|         1.0|
[05/31 14:08:04    343s] #  Post Callback             | 00:00:00|     00:00:00|         1.0|
[05/31 14:08:04    343s] #  Timing Data Generation    | 00:00:00|     00:00:00|         1.0|
[05/31 14:08:04    343s] #  DB Import                 | 00:00:00|     00:00:00|         1.0|
[05/31 14:08:04    343s] #  DB Export                 | 00:00:00|     00:00:00|         1.0|
[05/31 14:08:04    343s] #  Cell Pin Access           | 00:00:00|     00:00:00|         1.0|
[05/31 14:08:04    343s] #  Instance Pin Access       | 00:00:00|     00:00:00|         1.0|
[05/31 14:08:04    343s] #  Data Preparation          | 00:00:01|     00:00:01|         1.0|
[05/31 14:08:04    343s] #  Global Routing            | 00:00:00|     00:00:00|         1.0|
[05/31 14:08:04    343s] #  Track Assignment          | 00:00:00|     00:00:00|         1.0|
[05/31 14:08:04    343s] #  Detail Routing            | 00:00:06|     00:00:06|         1.0|
[05/31 14:08:04    343s] #  Antenna Fixing            | 00:00:00|     00:00:00|         1.0|
[05/31 14:08:04    343s] #  Post Route Wire Spreading | 00:00:00|     00:00:00|         1.0|
[05/31 14:08:04    343s] #  Entire Command            | 00:00:07|     00:00:07|         1.0|
[05/31 14:08:04    343s] #----------------------------+---------+-------------+------------+
[05/31 14:08:04    343s] #
[05/31 14:08:05    343s] <CMD> zoomBox -16.69400 -33.69000 97.66100 68.35400
[05/31 14:08:09    343s] <CMD> zoomBox -10.17000 -20.64200 60.05900 42.02700
[05/31 14:08:09    343s] <CMD> zoomBox -8.62600 -17.50000 51.06900 35.76900
[05/31 14:08:09    343s] <CMD> zoomBox -6.19900 -12.53900 36.93200 25.94900
[05/31 14:08:09    343s] <CMD> zoomBox -4.49300 -7.68100 26.67000 20.12700
[05/31 14:08:10    343s] <CMD> zoomBox -2.19100 -1.81400 14.07700 12.70300
[05/31 14:08:10    343s] <CMD> zoomBox -1.51400 -1.24100 12.31400 11.09800
[05/31 14:08:11    343s] <CMD> zoomBox -0.01100 -0.08900 8.48200 7.49000
[05/31 14:08:14    344s] <CMD> pan -0.93700 -0.36500
[05/31 14:08:17    344s] <CMD> verify_drc
[05/31 14:08:17    344s] #-check_same_via_cell true               # bool, default=false, user setting
[05/31 14:08:17    344s]  *** Starting Verify DRC (MEM: 4436.9) ***
[05/31 14:08:17    344s] 
[05/31 14:08:17    344s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:08:17    344s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:08:17    344s]   VERIFY DRC ...... Starting Verification
[05/31 14:08:17    344s]   VERIFY DRC ...... Initializing
[05/31 14:08:17    344s]   VERIFY DRC ...... Deleting Existing Violations
[05/31 14:08:17    344s]   VERIFY DRC ...... Creating Sub-Areas
[05/31 14:08:17    344s]  VERIFY_DRC: checking all layers except LB to LB ...
[05/31 14:08:17    344s]   VERIFY DRC ...... Using new threading
[05/31 14:08:17    344s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 7.076 6.880} 1 of 1
[05/31 14:08:17    344s]   VERIFY DRC ...... Sub-Area : 1 complete 7 Viols.
[05/31 14:08:17    344s]  VERIFY_DRC: checking layers from LB to LB ...
[05/31 14:08:17    344s]   VERIFY DRC ...... Using new threading
[05/31 14:08:17    344s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 7.076 6.880} 1 of 1
[05/31 14:08:17    344s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[05/31 14:08:17    344s] 
[05/31 14:08:17    344s]   Verification Complete : 7 Viols.
[05/31 14:08:17    344s] 
[05/31 14:08:17    344s]  Violation Summary By Layer and Type:
[05/31 14:08:17    344s] 
[05/31 14:08:17    344s] 	         MetSpc   MinStp   EOLSpc    Short    Color   Totals
[05/31 14:08:17    344s] 	M1            2        2        1        1        1        7
[05/31 14:08:17    344s] 	Totals        2        2        1        1        1        7
[05/31 14:08:17    344s] 
[05/31 14:08:17    344s]  *** End Verify DRC (CPU TIME: 0:00:00.0  ELAPSED TIME: 0:00:00.0  MEM: 256.1M) ***
[05/31 14:08:17    344s] 
[05/31 14:08:23    345s] <CMD> ecoRoute -fix_drc
[05/31 14:08:23    345s] ### Time Record (ecoRoute) is installed.
[05/31 14:08:23    345s] **INFO: User settings:
[05/31 14:08:23    345s] setNanoRouteMode -route_detail_antenna_factor                                             1
[05/31 14:08:23    345s] setNanoRouteMode -route_detail_end_iteration                                              30
[05/31 14:08:23    345s] setNanoRouteMode -route_detail_exp_enable_adv_polygon_checker                             false
[05/31 14:08:23    345s] setNanoRouteMode -route_detail_fix_antenna                                                true
[05/31 14:08:23    345s] setNanoRouteMode -route_detail_post_route_spread_wire                                     true
[05/31 14:08:23    345s] setNanoRouteMode -route_detail_search_and_repair                                          true
[05/31 14:08:23    345s] setNanoRouteMode -drouteStartIteration                                                    0
[05/31 14:08:23    345s] setNanoRouteMode -route_detail_use_lef_pin_taper_rule                                     true
[05/31 14:08:23    345s] setNanoRouteMode -route_detail_use_min_spacing_for_blockage                               auto
[05/31 14:08:23    345s] setNanoRouteMode -route_detail_use_multi_cut_via_effort                                   medium
[05/31 14:08:23    345s] setNanoRouteMode -extract_design_signature                                                89083935
[05/31 14:08:23    345s] setNanoRouteMode -extract_rc_model_file                                                   rc_model.bin
[05/31 14:08:23    345s] setNanoRouteMode -route_extract_third_party_compatible                                    false
[05/31 14:08:23    345s] setNanoRouteMode -route_global_exp_minimize_detour                                        false
[05/31 14:08:23    345s] setNanoRouteMode -route_global_exp_timing_driven_std_delay                                6.1
[05/31 14:08:23    345s] setNanoRouteMode -route_global_exp_timing_driven_use_tif_timing_engine_for_import_design  true
[05/31 14:08:23    345s] setNanoRouteMode -route_antenna_diode_insertion                                           false
[05/31 14:08:23    345s] setNanoRouteMode -route_si_effort                                                         high
[05/31 14:08:23    345s] setNanoRouteMode -route_strict_honor_route_rule                                           false
[05/31 14:08:23    345s] setNanoRouteMode -route_with_si_driven                                                    true
[05/31 14:08:23    345s] setNanoRouteMode -route_with_si_post_route_fix                                            false
[05/31 14:08:23    345s] setNanoRouteMode -route_with_timing_driven                                                true
[05/31 14:08:23    345s] setDesignMode -congEffort                                                                 high
[05/31 14:08:23    345s] setDesignMode -flowEffort                                                                 extreme
[05/31 14:08:23    345s] setDesignMode -process                                                                    22
[05/31 14:08:23    345s] 
[05/31 14:08:23    345s] #% Begin detailRoute (date=05/31 14:08:23, mem=3613.0M)
[05/31 14:08:23    345s] 
[05/31 14:08:23    345s] detailRoute -fix_drc
[05/31 14:08:23    345s] 
[05/31 14:08:23    345s] #Start detailRoute on Sat May 31 14:08:23 2025
[05/31 14:08:23    345s] #
[05/31 14:08:23    345s] #WARNING (NRIF-78) The option route_with_eco combined with route_with_timing_driven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
[05/31 14:08:23    345s] #WARNING (NRIF-78) The option route_with_eco combined with route_with_timing_driven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
[05/31 14:08:23    345s] ### Time Record (detailRoute) is installed.
[05/31 14:08:23    345s] ### Time Record (Pre Callback) is installed.
[05/31 14:08:23    345s] eee: RC Grid memory freed = 1188 (3 X 3 X 11 X 12b)
[05/31 14:08:23    345s] ### Time Record (Pre Callback) is uninstalled.
[05/31 14:08:23    345s] ### Time Record (DB Import) is installed.
[05/31 14:08:23    345s] ### Time Record (Timing Data Generation) is installed.
[05/31 14:08:23    345s] ### Time Record (Timing Data Generation) is uninstalled.
[05/31 14:08:23    345s] eee: RC Grid memory allocated = 1188 (3 X 3 X 11 X 12b)
[05/31 14:08:23    345s] eee: pegSigSF=1.070000
[05/31 14:08:23    345s] Initializing multi-corner resistance tables ...
[05/31 14:08:23    345s] eee: Grid unit RC data computation started
[05/31 14:08:23    345s] eee: Grid unit RC data computation completed
[05/31 14:08:23    345s] eee: l=1 avDens=0.005774 usedTrk=1.075185 availTrk=186.206897 sigTrk=1.075185
[05/31 14:08:23    345s] eee: l=2 avDens=0.031882 usedTrk=8.608148 availTrk=270.000000 sigTrk=8.608148
[05/31 14:08:23    345s] eee: l=3 avDens=0.052853 usedTrk=12.684629 availTrk=240.000000 sigTrk=12.684629
[05/31 14:08:23    345s] eee: l=4 avDens=0.089807 usedTrk=16.165185 availTrk=180.000000 sigTrk=16.165185
[05/31 14:08:23    345s] eee: l=5 avDens=0.018333 usedTrk=3.300000 availTrk=180.000000 sigTrk=3.300000
[05/31 14:08:23    345s] eee: l=6 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 14:08:23    345s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 14:08:23    345s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 14:08:23    345s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 14:08:23    345s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 14:08:23    345s] eee: l=11 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/31 14:08:23    345s] eee: LAM-FP: thresh=1 ; dimX=88.450000 ; dimY=86.000000 ; multX=1.000000 ; multY=1.000000 ; minP=80 ; fpMult=1.000000 ;
[05/31 14:08:23    345s] eee: LAM: n=32 LLS=2-3 HLS=3-5 rDens=0.224031 uaWl=1.000000 uaWlH=0.465500 aWlH=0.000000 lMod=0 pMax=0.877800 pMod=80 pModAss=50 wcR=0.664000 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.660000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[05/31 14:08:23    345s] eee: NetCapCache creation started. (Current Mem: 4448.973M) 
[05/31 14:08:23    345s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 4448.973M) 
[05/31 14:08:23    345s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(7.076000, 6.880000)], Layers = [f(11) b(0)], Grid size = 5.400000 um, Grid Dim = (2 X 2)
[05/31 14:08:23    345s] eee: Metal Layers Info:
[05/31 14:08:23    345s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/31 14:08:23    345s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[05/31 14:08:23    345s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/31 14:08:23    345s] eee: |       M1 |   1 |   0.040 |   0.040 |   0.116 |  0.159 |  14.77 | V | 0 |  1 |
[05/31 14:08:23    345s] eee: |       M2 |   2 |   0.040 |   0.040 |   0.080 |  0.174 |  20.55 | H | 0 |  1 |
[05/31 14:08:23    345s] eee: |       C1 |   3 |   0.044 |   0.046 |   0.090 |  0.185 |  12.71 | V | 0 |  1 |
[05/31 14:08:23    345s] eee: |       C2 |   4 |   0.044 |   0.046 |   0.090 |  0.184 |  12.75 | H | 0 |  1 |
[05/31 14:08:23    345s] eee: |       C3 |   5 |   0.044 |   0.046 |   0.090 |  0.184 |  12.71 | V | 0 |  1 |
[05/31 14:08:23    345s] eee: |       C4 |   6 |   0.044 |   0.046 |   0.090 |  0.185 |  12.70 | H | 0 |  1 |
[05/31 14:08:23    345s] eee: |       C5 |   7 |   0.044 |   0.046 |   0.090 |  0.194 |  12.75 | V | 0 |  1 |
[05/31 14:08:23    345s] eee: |       JA |   8 |   0.450 |   0.450 |   0.900 |  0.371 |   0.03 | H | 0 |  1 |
[05/31 14:08:23    345s] eee: |       QA |   9 |   1.200 |   1.200 |   2.400 |  0.385 |   0.01 | V | 0 |  1 |
[05/31 14:08:23    345s] eee: |       QB |  10 |   1.200 |   1.200 |   2.400 |  0.372 |   0.01 | H | 0 |  1 |
[05/31 14:08:23    345s] eee: |       LB |  11 |   1.800 |   1.800 |   3.600 |  0.366 |   0.01 | V | 0 |  1 |
[05/31 14:08:23    345s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/31 14:08:23    345s] eee: uC/uR for corner rc_slow, min-width/min-spacing, 30 perc over/under densities.
[05/31 14:08:23    345s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC51_b_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:08:23    345s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC51_b_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:08:23    345s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC50_a_7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:08:23    345s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC50_a_7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:08:23    345s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC49_sum_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:08:23    345s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC49_sum_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:08:23    345s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC48_sum_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:08:23    345s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC48_sum_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:08:23    345s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC46_a_8 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:08:23    345s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC46_a_8 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:08:23    345s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC45_sum_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:08:23    345s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC45_sum_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:08:23    345s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC44_b_6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:08:23    345s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC44_b_6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:08:23    345s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC43_sum_5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:08:23    345s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC43_sum_5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:08:23    345s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC42_sum_4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:08:23    345s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC42_sum_4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:08:23    345s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC41_sum_6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:08:23    345s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC41_sum_6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/31 14:08:23    345s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[05/31 14:08:23    345s] #To increase the message display limit, refer to the product command reference manual.
[05/31 14:08:23    345s] ### Net info: total nets: 84
[05/31 14:08:23    345s] ### Net info: dirty nets: 0
[05/31 14:08:23    345s] ### Net info: marked as disconnected nets: 0
[05/31 14:08:23    345s] ### Net info: fully routed nets: 80
[05/31 14:08:23    345s] ### Net info: trivial (< 2 pins) nets: 4
[05/31 14:08:23    345s] ### Net info: unrouted nets: 0
[05/31 14:08:23    345s] ### Net info: re-extraction nets: 0
[05/31 14:08:23    345s] ### Net info: ignored nets: 0
[05/31 14:08:23    345s] ### Net info: skip routing nets: 0
[05/31 14:08:23    345s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:08:23    345s] ### import design signature (530): route=1075611838 fixed_route=463444023 flt_obj=0 vio=1404889039 swire=282492057 shield_wire=1 net_attr=1952505229 dirty_area=0 del_dirty_area=0 cell=825922003 placement=757574675 pin_access=1447258343 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=463444023 sns=463444023
[05/31 14:08:23    345s] ### Time Record (DB Import) is uninstalled.
[05/31 14:08:23    345s] #NanoRoute Version 23.10-p003_1 NR240109-1512/23_10-UB
[05/31 14:08:23    345s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:08:23    345s] #WARNING (NRDR-122) Fix drc only. Post-routing optimization cannot be done.
[05/31 14:08:23    345s] #WARNING (NRDB-942) Reset route_exp_with_eco_for_shielding to false because there is no existing shielding wire.
[05/31 14:08:23    345s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:08:23    345s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:08:23    345s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:08:23    345s] ### Time Record (Data Preparation) is installed.
[05/31 14:08:23    345s] #Start routing data preparation on Sat May 31 14:08:23 2025
[05/31 14:08:23    345s] #
[05/31 14:08:23    345s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:08:23    345s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:08:23    345s] ### Time Record (Cell Pin Access) is installed.
[05/31 14:08:23    345s] #Initial pin access analysis.
[05/31 14:08:23    345s] #Detail pin access analysis.
[05/31 14:08:23    345s] ### Time Record (Cell Pin Access) is uninstalled.
[05/31 14:08:23    345s] # M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
[05/31 14:08:23    345s] # M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
[05/31 14:08:23    345s] # C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/31 14:08:23    345s] # C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/31 14:08:23    345s] # C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/31 14:08:23    345s] # C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/31 14:08:23    345s] # C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[05/31 14:08:23    345s] # JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
[05/31 14:08:23    345s] # QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/31 14:08:23    345s] # QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[05/31 14:08:23    345s] # LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
[05/31 14:08:23    345s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[05/31 14:08:23    345s] #Bottom routing layer index=1(M1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
[05/31 14:08:23    345s] #shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
[05/31 14:08:23    345s] #pin_access_rlayer=3(C1)
[05/31 14:08:23    345s] #shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=1
[05/31 14:08:23    345s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[05/31 14:08:23    345s] #enable_dpt_layer_shield=F
[05/31 14:08:23    345s] #has_line_end_grid=F
[05/31 14:08:23    345s] #Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
[05/31 14:08:23    345s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3617.70 (MB), peak = 4387.34 (MB)
[05/31 14:08:23    345s] #Regenerating Ggrids automatically.
[05/31 14:08:23    345s] #Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
[05/31 14:08:23    345s] #Using automatically generated G-grids.
[05/31 14:08:24    346s] #Done routing data preparation.
[05/31 14:08:24    346s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3622.26 (MB), peak = 4387.34 (MB)
[05/31 14:08:24    346s] ### Time Record (Data Preparation) is uninstalled.
[05/31 14:08:24    346s] ### Time Record (Detail Routing) is installed.
[05/31 14:08:24    346s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:08:24    346s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:08:24    346s] ### Time Record (Data Preparation) is installed.
[05/31 14:08:24    346s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:08:24    346s] ### Time Record (Data Preparation) is uninstalled.
[05/31 14:08:24    346s] #Start instance access analysis using 1 thread...
[05/31 14:08:24    346s] #Set layer M1 to be advanced pin access layer.
[05/31 14:08:24    346s] ### Time Record (Instance Pin Access) is installed.
[05/31 14:08:24    346s] #0 instance pins are hard to access
[05/31 14:08:24    346s] #Instance access analysis statistics:
[05/31 14:08:24    346s] #Cpu time = 00:00:00
[05/31 14:08:24    346s] #Elapsed time = 00:00:00
[05/31 14:08:24    346s] #Increased memory = 0.00 (MB)
[05/31 14:08:24    346s] #Total memory = 3622.26 (MB)
[05/31 14:08:24    346s] #Peak memory = 4387.34 (MB)
[05/31 14:08:24    346s] ### Time Record (Instance Pin Access) is uninstalled.
[05/31 14:08:24    346s] ### drc_pitch = 21000 (10.50000 um) drc_range = 12900 ( 6.45000 um) route_pitch = 19800 ( 9.90000 um) patch_pitch = 9068 ( 4.53400 um) top_route_layer = 11 top_pin_layer = 11
[05/31 14:08:24    346s] #
[05/31 14:08:24    346s] #Start Detail Routing..
[05/31 14:08:24    346s] #start initial detail routing ...
[05/31 14:08:24    346s] ### Design has 0 dirty nets, has valid drcs
[05/31 14:08:24    346s] ### Gcell dirty-map stats: routing = 0.00%
[05/31 14:08:24    346s] #   number of violations = 14
[05/31 14:08:24    346s] #
[05/31 14:08:24    346s] #  By Layer and Type:
[05/31 14:08:24    346s] #
[05/31 14:08:24    346s] #---------+-------+-------+------+-------+------+-------+
[05/31 14:08:24    346s] #  -      | MetSpc| EOLSpc| Short| MinStp| Color| Totals|
[05/31 14:08:24    346s] #---------+-------+-------+------+-------+------+-------+
[05/31 14:08:24    346s] #  M1     |      4|      2|     2|      4|     2|     14|
[05/31 14:08:24    346s] #  Totals |      4|      2|     2|      4|     2|     14|
[05/31 14:08:24    346s] #---------+-------+-------+------+-------+------+-------+
[05/31 14:08:24    346s] #
[05/31 14:08:24    346s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3622.45 (MB), peak = 4387.34 (MB)
[05/31 14:08:24    346s] #start 1st fixing drc iteration ...
[05/31 14:08:25    346s] ### Gcell dirty-map stats: routing = 0.00%
[05/31 14:08:25    346s] #   number of violations = 14
[05/31 14:08:25    346s] #
[05/31 14:08:25    346s] #  By Layer and Type:
[05/31 14:08:25    346s] #
[05/31 14:08:25    346s] #---------+-------+-------+------+-------+------+-------+
[05/31 14:08:25    346s] #  -      | MetSpc| EOLSpc| Short| MinStp| Color| Totals|
[05/31 14:08:25    346s] #---------+-------+-------+------+-------+------+-------+
[05/31 14:08:25    346s] #  M1     |      4|      2|     2|      4|     2|     14|
[05/31 14:08:25    346s] #  Totals |      4|      2|     2|      4|     2|     14|
[05/31 14:08:25    346s] #---------+-------+-------+------+-------+------+-------+
[05/31 14:08:25    346s] #
[05/31 14:08:25    346s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3622.72 (MB), peak = 4387.34 (MB)
[05/31 14:08:25    346s] #start 2nd fixing drc iteration ...
[05/31 14:08:25    346s] ### Gcell dirty-map stats: routing = 36.00%
[05/31 14:08:25    346s] #   number of violations = 7
[05/31 14:08:25    346s] #
[05/31 14:08:25    346s] #  By Layer and Type:
[05/31 14:08:25    346s] #
[05/31 14:08:25    346s] #---------+-------+-------+------+-------+------+-------+
[05/31 14:08:25    346s] #  -      | MetSpc| EOLSpc| Short| MinStp| Color| Totals|
[05/31 14:08:25    346s] #---------+-------+-------+------+-------+------+-------+
[05/31 14:08:25    346s] #  M1     |      2|      1|     1|      2|     1|      7|
[05/31 14:08:25    346s] #  Totals |      2|      1|     1|      2|     1|      7|
[05/31 14:08:25    346s] #---------+-------+-------+------+-------+------+-------+
[05/31 14:08:25    346s] #
[05/31 14:08:25    346s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3622.64 (MB), peak = 4387.34 (MB)
[05/31 14:08:25    346s] #start 3rd fixing drc iteration ...
[05/31 14:08:25    346s] ### Gcell dirty-map stats: routing = 64.00%
[05/31 14:08:25    346s] #   number of violations = 7
[05/31 14:08:25    346s] #
[05/31 14:08:25    346s] #  By Layer and Type:
[05/31 14:08:25    346s] #
[05/31 14:08:25    346s] #---------+-------+-------+------+-------+------+-------+
[05/31 14:08:25    346s] #  -      | MetSpc| EOLSpc| Short| MinStp| Color| Totals|
[05/31 14:08:25    346s] #---------+-------+-------+------+-------+------+-------+
[05/31 14:08:25    346s] #  M1     |      2|      1|     1|      2|     1|      7|
[05/31 14:08:25    346s] #  Totals |      2|      1|     1|      2|     1|      7|
[05/31 14:08:25    346s] #---------+-------+-------+------+-------+------+-------+
[05/31 14:08:25    346s] #
[05/31 14:08:25    346s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3622.50 (MB), peak = 4387.34 (MB)
[05/31 14:08:25    346s] #start 4th fixing drc iteration ...
[05/31 14:08:25    347s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:08:25    347s] #   number of violations = 7
[05/31 14:08:25    347s] #
[05/31 14:08:25    347s] #  By Layer and Type:
[05/31 14:08:25    347s] #
[05/31 14:08:25    347s] #---------+-------+-------+------+-------+------+-------+
[05/31 14:08:25    347s] #  -      | MetSpc| EOLSpc| Short| MinStp| Color| Totals|
[05/31 14:08:25    347s] #---------+-------+-------+------+-------+------+-------+
[05/31 14:08:25    347s] #  M1     |      2|      1|     1|      2|     1|      7|
[05/31 14:08:25    347s] #  Totals |      2|      1|     1|      2|     1|      7|
[05/31 14:08:25    347s] #---------+-------+-------+------+-------+------+-------+
[05/31 14:08:25    347s] #
[05/31 14:08:25    347s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3622.51 (MB), peak = 4387.34 (MB)
[05/31 14:08:25    347s] #start 5th fixing drc iteration ...
[05/31 14:08:25    347s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:08:25    347s] #   number of violations = 7
[05/31 14:08:25    347s] #
[05/31 14:08:25    347s] #  By Layer and Type:
[05/31 14:08:25    347s] #
[05/31 14:08:25    347s] #---------+-------+-------+------+-------+------+-------+
[05/31 14:08:25    347s] #  -      | MetSpc| EOLSpc| Short| MinStp| Color| Totals|
[05/31 14:08:25    347s] #---------+-------+-------+------+-------+------+-------+
[05/31 14:08:25    347s] #  M1     |      2|      1|     1|      2|     1|      7|
[05/31 14:08:25    347s] #  Totals |      2|      1|     1|      2|     1|      7|
[05/31 14:08:25    347s] #---------+-------+-------+------+-------+------+-------+
[05/31 14:08:25    347s] #
[05/31 14:08:25    347s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3622.36 (MB), peak = 4387.34 (MB)
[05/31 14:08:25    347s] #start 6th fixing drc iteration ...
[05/31 14:08:25    347s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:08:25    347s] #   number of violations = 7
[05/31 14:08:25    347s] #
[05/31 14:08:25    347s] #  By Layer and Type:
[05/31 14:08:25    347s] #
[05/31 14:08:25    347s] #---------+-------+-------+------+-------+------+-------+
[05/31 14:08:25    347s] #  -      | MetSpc| EOLSpc| Short| MinStp| Color| Totals|
[05/31 14:08:25    347s] #---------+-------+-------+------+-------+------+-------+
[05/31 14:08:25    347s] #  M1     |      2|      1|     1|      2|     1|      7|
[05/31 14:08:25    347s] #  Totals |      2|      1|     1|      2|     1|      7|
[05/31 14:08:25    347s] #---------+-------+-------+------+-------+------+-------+
[05/31 14:08:25    347s] #
[05/31 14:08:25    347s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3622.42 (MB), peak = 4387.34 (MB)
[05/31 14:08:25    347s] #start 7th fixing drc iteration ...
[05/31 14:08:26    347s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:08:26    347s] #   number of violations = 7
[05/31 14:08:26    347s] #
[05/31 14:08:26    347s] #  By Layer and Type:
[05/31 14:08:26    347s] #
[05/31 14:08:26    347s] #---------+-------+------+-------+------+----+-------+
[05/31 14:08:26    347s] #  -      | MetSpc| Short| MinStp| Color| Enc| Totals|
[05/31 14:08:26    347s] #---------+-------+------+-------+------+----+-------+
[05/31 14:08:26    347s] #  M1     |      1|     2|      2|     1|   0|      6|
[05/31 14:08:26    347s] #  M2     |      0|     0|      0|     0|   1|      1|
[05/31 14:08:26    347s] #  Totals |      1|     2|      2|     1|   1|      7|
[05/31 14:08:26    347s] #---------+-------+------+-------+------+----+-------+
[05/31 14:08:26    347s] #
[05/31 14:08:26    347s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3622.20 (MB), peak = 4387.34 (MB)
[05/31 14:08:26    347s] #start 8th fixing drc iteration ...
[05/31 14:08:26    347s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:08:26    347s] #   number of violations = 6
[05/31 14:08:26    347s] #
[05/31 14:08:26    347s] #  By Layer and Type:
[05/31 14:08:26    347s] #
[05/31 14:08:26    347s] #---------+-------+------+-------+------+-------+
[05/31 14:08:26    347s] #  -      | MetSpc| Short| MinStp| Color| Totals|
[05/31 14:08:26    347s] #---------+-------+------+-------+------+-------+
[05/31 14:08:26    347s] #  M1     |      1|     2|      2|     1|      6|
[05/31 14:08:26    347s] #  Totals |      1|     2|      2|     1|      6|
[05/31 14:08:26    347s] #---------+-------+------+-------+------+-------+
[05/31 14:08:26    347s] #
[05/31 14:08:26    347s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3621.64 (MB), peak = 4387.34 (MB)
[05/31 14:08:26    347s] #start 9th fixing drc iteration ...
[05/31 14:08:26    347s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:08:26    347s] #   number of violations = 2
[05/31 14:08:26    347s] #
[05/31 14:08:26    347s] #  By Layer and Type:
[05/31 14:08:26    347s] #
[05/31 14:08:26    347s] #---------+------+-------+-------+
[05/31 14:08:26    347s] #  -      | Color| EOLCol| Totals|
[05/31 14:08:26    347s] #---------+------+-------+-------+
[05/31 14:08:26    347s] #  M1     |     1|      1|      2|
[05/31 14:08:26    347s] #  Totals |     1|      1|      2|
[05/31 14:08:26    347s] #---------+------+-------+-------+
[05/31 14:08:26    347s] #
[05/31 14:08:26    347s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3620.96 (MB), peak = 4387.34 (MB)
[05/31 14:08:26    347s] #start 10th fixing drc iteration ...
[05/31 14:08:26    348s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:08:26    348s] #   number of violations = 2
[05/31 14:08:26    348s] #
[05/31 14:08:26    348s] #  By Layer and Type:
[05/31 14:08:26    348s] #
[05/31 14:08:26    348s] #---------+------+-------+-------+
[05/31 14:08:26    348s] #  -      | Color| EOLCol| Totals|
[05/31 14:08:26    348s] #---------+------+-------+-------+
[05/31 14:08:26    348s] #  M1     |     1|      1|      2|
[05/31 14:08:26    348s] #  Totals |     1|      1|      2|
[05/31 14:08:26    348s] #---------+------+-------+-------+
[05/31 14:08:26    348s] #
[05/31 14:08:26    348s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3620.97 (MB), peak = 4387.34 (MB)
[05/31 14:08:26    348s] #start 11th fixing drc iteration ...
[05/31 14:08:26    348s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:08:26    348s] #   number of violations = 2
[05/31 14:08:26    348s] #
[05/31 14:08:26    348s] #  By Layer and Type:
[05/31 14:08:26    348s] #
[05/31 14:08:26    348s] #---------+------+-------+-------+
[05/31 14:08:26    348s] #  -      | Color| EOLCol| Totals|
[05/31 14:08:26    348s] #---------+------+-------+-------+
[05/31 14:08:26    348s] #  M1     |     1|      1|      2|
[05/31 14:08:26    348s] #  Totals |     1|      1|      2|
[05/31 14:08:26    348s] #---------+------+-------+-------+
[05/31 14:08:26    348s] #
[05/31 14:08:26    348s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3621.05 (MB), peak = 4387.34 (MB)
[05/31 14:08:26    348s] #start 12th fixing drc iteration ...
[05/31 14:08:27    348s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:08:27    348s] #   number of violations = 2
[05/31 14:08:27    348s] #
[05/31 14:08:27    348s] #  By Layer and Type:
[05/31 14:08:27    348s] #
[05/31 14:08:27    348s] #---------+------+-------+-------+
[05/31 14:08:27    348s] #  -      | Color| EOLCol| Totals|
[05/31 14:08:27    348s] #---------+------+-------+-------+
[05/31 14:08:27    348s] #  M1     |     1|      1|      2|
[05/31 14:08:27    348s] #  Totals |     1|      1|      2|
[05/31 14:08:27    348s] #---------+------+-------+-------+
[05/31 14:08:27    348s] #
[05/31 14:08:27    348s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3621.21 (MB), peak = 4387.34 (MB)
[05/31 14:08:27    348s] #start 13th fixing drc iteration ...
[05/31 14:08:27    348s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:08:27    348s] #   number of violations = 2
[05/31 14:08:27    348s] #
[05/31 14:08:27    348s] #  By Layer and Type:
[05/31 14:08:27    348s] #
[05/31 14:08:27    348s] #---------+------+-------+-------+
[05/31 14:08:27    348s] #  -      | Color| EOLCol| Totals|
[05/31 14:08:27    348s] #---------+------+-------+-------+
[05/31 14:08:27    348s] #  M1     |     1|      1|      2|
[05/31 14:08:27    348s] #  Totals |     1|      1|      2|
[05/31 14:08:27    348s] #---------+------+-------+-------+
[05/31 14:08:27    348s] #
[05/31 14:08:27    348s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3620.98 (MB), peak = 4387.34 (MB)
[05/31 14:08:27    348s] #start 14th fixing drc iteration ...
[05/31 14:08:27    349s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:08:27    349s] #   number of violations = 2
[05/31 14:08:27    349s] #
[05/31 14:08:27    349s] #  By Layer and Type:
[05/31 14:08:27    349s] #
[05/31 14:08:27    349s] #---------+------+-------+-------+
[05/31 14:08:27    349s] #  -      | Color| EOLCol| Totals|
[05/31 14:08:27    349s] #---------+------+-------+-------+
[05/31 14:08:27    349s] #  M1     |     1|      1|      2|
[05/31 14:08:27    349s] #  Totals |     1|      1|      2|
[05/31 14:08:27    349s] #---------+------+-------+-------+
[05/31 14:08:27    349s] #
[05/31 14:08:27    349s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3621.14 (MB), peak = 4387.34 (MB)
[05/31 14:08:27    349s] #start 15th fixing drc iteration ...
[05/31 14:08:27    349s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:08:27    349s] #   number of violations = 2
[05/31 14:08:27    349s] #
[05/31 14:08:27    349s] #  By Layer and Type:
[05/31 14:08:27    349s] #
[05/31 14:08:27    349s] #---------+------+-------+-------+
[05/31 14:08:27    349s] #  -      | Color| EOLCol| Totals|
[05/31 14:08:27    349s] #---------+------+-------+-------+
[05/31 14:08:27    349s] #  M1     |     1|      1|      2|
[05/31 14:08:27    349s] #  Totals |     1|      1|      2|
[05/31 14:08:27    349s] #---------+------+-------+-------+
[05/31 14:08:27    349s] #
[05/31 14:08:27    349s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3621.08 (MB), peak = 4387.34 (MB)
[05/31 14:08:27    349s] #start 16th fixing drc iteration ...
[05/31 14:08:27    349s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:08:27    349s] #   number of violations = 2
[05/31 14:08:27    349s] #
[05/31 14:08:27    349s] #  By Layer and Type:
[05/31 14:08:27    349s] #
[05/31 14:08:27    349s] #---------+------+-------+-------+
[05/31 14:08:27    349s] #  -      | Color| EOLCol| Totals|
[05/31 14:08:27    349s] #---------+------+-------+-------+
[05/31 14:08:27    349s] #  M1     |     1|      1|      2|
[05/31 14:08:27    349s] #  Totals |     1|      1|      2|
[05/31 14:08:27    349s] #---------+------+-------+-------+
[05/31 14:08:27    349s] #
[05/31 14:08:27    349s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3621.09 (MB), peak = 4387.34 (MB)
[05/31 14:08:27    349s] #start 17th fixing drc iteration ...
[05/31 14:08:28    349s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:08:28    349s] #   number of violations = 2
[05/31 14:08:28    349s] #
[05/31 14:08:28    349s] #  By Layer and Type:
[05/31 14:08:28    349s] #
[05/31 14:08:28    349s] #---------+------+-------+-------+
[05/31 14:08:28    349s] #  -      | Color| EOLCol| Totals|
[05/31 14:08:28    349s] #---------+------+-------+-------+
[05/31 14:08:28    349s] #  M1     |     1|      1|      2|
[05/31 14:08:28    349s] #  Totals |     1|      1|      2|
[05/31 14:08:28    349s] #---------+------+-------+-------+
[05/31 14:08:28    349s] #
[05/31 14:08:28    349s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3621.37 (MB), peak = 4387.34 (MB)
[05/31 14:08:28    349s] #start 18th fixing drc iteration ...
[05/31 14:08:28    349s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:08:28    349s] #   number of violations = 2
[05/31 14:08:28    349s] #
[05/31 14:08:28    349s] #  By Layer and Type:
[05/31 14:08:28    349s] #
[05/31 14:08:28    349s] #---------+------+-------+-------+
[05/31 14:08:28    349s] #  -      | Color| EOLCol| Totals|
[05/31 14:08:28    349s] #---------+------+-------+-------+
[05/31 14:08:28    349s] #  M1     |     1|      1|      2|
[05/31 14:08:28    349s] #  Totals |     1|      1|      2|
[05/31 14:08:28    349s] #---------+------+-------+-------+
[05/31 14:08:28    349s] #
[05/31 14:08:28    349s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3621.64 (MB), peak = 4387.34 (MB)
[05/31 14:08:28    349s] #start 19th fixing drc iteration ...
[05/31 14:08:28    350s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:08:28    350s] #   number of violations = 2
[05/31 14:08:28    350s] #
[05/31 14:08:28    350s] #  By Layer and Type:
[05/31 14:08:28    350s] #
[05/31 14:08:28    350s] #---------+------+-------+-------+
[05/31 14:08:28    350s] #  -      | Color| EOLCol| Totals|
[05/31 14:08:28    350s] #---------+------+-------+-------+
[05/31 14:08:28    350s] #  M1     |     1|      1|      2|
[05/31 14:08:28    350s] #  Totals |     1|      1|      2|
[05/31 14:08:28    350s] #---------+------+-------+-------+
[05/31 14:08:28    350s] #
[05/31 14:08:28    350s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3621.57 (MB), peak = 4387.34 (MB)
[05/31 14:08:28    350s] #start 20th fixing drc iteration ...
[05/31 14:08:28    350s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:08:28    350s] #   number of violations = 2
[05/31 14:08:28    350s] #
[05/31 14:08:28    350s] #  By Layer and Type:
[05/31 14:08:28    350s] #
[05/31 14:08:28    350s] #---------+------+-------+-------+
[05/31 14:08:28    350s] #  -      | Color| EOLCol| Totals|
[05/31 14:08:28    350s] #---------+------+-------+-------+
[05/31 14:08:28    350s] #  M1     |     1|      1|      2|
[05/31 14:08:28    350s] #  Totals |     1|      1|      2|
[05/31 14:08:28    350s] #---------+------+-------+-------+
[05/31 14:08:28    350s] #
[05/31 14:08:28    350s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3621.77 (MB), peak = 4387.34 (MB)
[05/31 14:08:28    350s] #start 21th fixing drc iteration ...
[05/31 14:08:28    350s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:08:28    350s] #   number of violations = 2
[05/31 14:08:28    350s] #
[05/31 14:08:28    350s] #  By Layer and Type:
[05/31 14:08:28    350s] #
[05/31 14:08:28    350s] #---------+------+-------+-------+
[05/31 14:08:28    350s] #  -      | Color| EOLCol| Totals|
[05/31 14:08:28    350s] #---------+------+-------+-------+
[05/31 14:08:28    350s] #  M1     |     1|      1|      2|
[05/31 14:08:28    350s] #  Totals |     1|      1|      2|
[05/31 14:08:28    350s] #---------+------+-------+-------+
[05/31 14:08:28    350s] #
[05/31 14:08:28    350s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3621.74 (MB), peak = 4387.34 (MB)
[05/31 14:08:28    350s] #start 22th fixing drc iteration ...
[05/31 14:08:29    350s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:08:29    350s] #   number of violations = 2
[05/31 14:08:29    350s] #
[05/31 14:08:29    350s] #  By Layer and Type:
[05/31 14:08:29    350s] #
[05/31 14:08:29    350s] #---------+------+-------+-------+
[05/31 14:08:29    350s] #  -      | Color| EOLCol| Totals|
[05/31 14:08:29    350s] #---------+------+-------+-------+
[05/31 14:08:29    350s] #  M1     |     1|      1|      2|
[05/31 14:08:29    350s] #  Totals |     1|      1|      2|
[05/31 14:08:29    350s] #---------+------+-------+-------+
[05/31 14:08:29    350s] #
[05/31 14:08:29    350s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3621.63 (MB), peak = 4387.34 (MB)
[05/31 14:08:29    350s] #start 23th fixing drc iteration ...
[05/31 14:08:29    350s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:08:29    350s] #   number of violations = 2
[05/31 14:08:29    350s] #
[05/31 14:08:29    350s] #  By Layer and Type:
[05/31 14:08:29    350s] #
[05/31 14:08:29    350s] #---------+------+-------+-------+
[05/31 14:08:29    350s] #  -      | Color| EOLCol| Totals|
[05/31 14:08:29    350s] #---------+------+-------+-------+
[05/31 14:08:29    350s] #  M1     |     1|      1|      2|
[05/31 14:08:29    350s] #  Totals |     1|      1|      2|
[05/31 14:08:29    350s] #---------+------+-------+-------+
[05/31 14:08:29    350s] #
[05/31 14:08:29    350s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3621.67 (MB), peak = 4387.34 (MB)
[05/31 14:08:29    350s] #start 24th fixing drc iteration ...
[05/31 14:08:29    351s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:08:29    351s] #   number of violations = 2
[05/31 14:08:29    351s] #
[05/31 14:08:29    351s] #  By Layer and Type:
[05/31 14:08:29    351s] #
[05/31 14:08:29    351s] #---------+------+-------+-------+
[05/31 14:08:29    351s] #  -      | Color| EOLCol| Totals|
[05/31 14:08:29    351s] #---------+------+-------+-------+
[05/31 14:08:29    351s] #  M1     |     1|      1|      2|
[05/31 14:08:29    351s] #  Totals |     1|      1|      2|
[05/31 14:08:29    351s] #---------+------+-------+-------+
[05/31 14:08:29    351s] #
[05/31 14:08:29    351s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3621.84 (MB), peak = 4387.34 (MB)
[05/31 14:08:29    351s] #start 25th fixing drc iteration ...
[05/31 14:08:29    351s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:08:29    351s] #   number of violations = 2
[05/31 14:08:29    351s] #
[05/31 14:08:29    351s] #  By Layer and Type:
[05/31 14:08:29    351s] #
[05/31 14:08:29    351s] #---------+------+-------+-------+
[05/31 14:08:29    351s] #  -      | Color| EOLCol| Totals|
[05/31 14:08:29    351s] #---------+------+-------+-------+
[05/31 14:08:29    351s] #  M1     |     1|      1|      2|
[05/31 14:08:29    351s] #  Totals |     1|      1|      2|
[05/31 14:08:29    351s] #---------+------+-------+-------+
[05/31 14:08:29    351s] #
[05/31 14:08:29    351s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3622.05 (MB), peak = 4387.34 (MB)
[05/31 14:08:29    351s] #start 26th fixing drc iteration ...
[05/31 14:08:29    351s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:08:29    351s] #   number of violations = 2
[05/31 14:08:29    351s] #
[05/31 14:08:29    351s] #  By Layer and Type:
[05/31 14:08:29    351s] #
[05/31 14:08:29    351s] #---------+------+-------+-------+
[05/31 14:08:29    351s] #  -      | Color| EOLCol| Totals|
[05/31 14:08:29    351s] #---------+------+-------+-------+
[05/31 14:08:29    351s] #  M1     |     1|      1|      2|
[05/31 14:08:29    351s] #  Totals |     1|      1|      2|
[05/31 14:08:29    351s] #---------+------+-------+-------+
[05/31 14:08:29    351s] #
[05/31 14:08:29    351s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3621.99 (MB), peak = 4387.34 (MB)
[05/31 14:08:29    351s] #start 27th fixing drc iteration ...
[05/31 14:08:30    351s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:08:30    351s] #   number of violations = 2
[05/31 14:08:30    351s] #
[05/31 14:08:30    351s] #  By Layer and Type:
[05/31 14:08:30    351s] #
[05/31 14:08:30    351s] #---------+------+-------+-------+
[05/31 14:08:30    351s] #  -      | Color| EOLCol| Totals|
[05/31 14:08:30    351s] #---------+------+-------+-------+
[05/31 14:08:30    351s] #  M1     |     1|      1|      2|
[05/31 14:08:30    351s] #  Totals |     1|      1|      2|
[05/31 14:08:30    351s] #---------+------+-------+-------+
[05/31 14:08:30    351s] #
[05/31 14:08:30    351s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3621.95 (MB), peak = 4387.34 (MB)
[05/31 14:08:30    351s] #start 28th fixing drc iteration ...
[05/31 14:08:30    351s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:08:30    351s] #   number of violations = 2
[05/31 14:08:30    351s] #
[05/31 14:08:30    351s] #  By Layer and Type:
[05/31 14:08:30    351s] #
[05/31 14:08:30    351s] #---------+------+-------+-------+
[05/31 14:08:30    351s] #  -      | Color| EOLCol| Totals|
[05/31 14:08:30    351s] #---------+------+-------+-------+
[05/31 14:08:30    351s] #  M1     |     1|      1|      2|
[05/31 14:08:30    351s] #  Totals |     1|      1|      2|
[05/31 14:08:30    351s] #---------+------+-------+-------+
[05/31 14:08:30    351s] #
[05/31 14:08:30    351s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3621.99 (MB), peak = 4387.34 (MB)
[05/31 14:08:30    351s] #start 29th fixing drc iteration ...
[05/31 14:08:30    352s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:08:30    352s] #   number of violations = 2
[05/31 14:08:30    352s] #
[05/31 14:08:30    352s] #  By Layer and Type:
[05/31 14:08:30    352s] #
[05/31 14:08:30    352s] #---------+------+-------+-------+
[05/31 14:08:30    352s] #  -      | Color| EOLCol| Totals|
[05/31 14:08:30    352s] #---------+------+-------+-------+
[05/31 14:08:30    352s] #  M1     |     1|      1|      2|
[05/31 14:08:30    352s] #  Totals |     1|      1|      2|
[05/31 14:08:30    352s] #---------+------+-------+-------+
[05/31 14:08:30    352s] #
[05/31 14:08:30    352s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3622.04 (MB), peak = 4387.34 (MB)
[05/31 14:08:30    352s] #start 30th fixing drc iteration ...
[05/31 14:08:30    352s] ### Gcell dirty-map stats: routing = 100.00%
[05/31 14:08:30    352s] #   number of violations = 2
[05/31 14:08:30    352s] #
[05/31 14:08:30    352s] #  By Layer and Type:
[05/31 14:08:30    352s] #
[05/31 14:08:30    352s] #---------+------+-------+-------+
[05/31 14:08:30    352s] #  -      | Color| EOLCol| Totals|
[05/31 14:08:30    352s] #---------+------+-------+-------+
[05/31 14:08:30    352s] #  M1     |     1|      1|      2|
[05/31 14:08:30    352s] #  Totals |     1|      1|      2|
[05/31 14:08:30    352s] #---------+------+-------+-------+
[05/31 14:08:30    352s] #
[05/31 14:08:30    352s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3622.12 (MB), peak = 4387.34 (MB)
[05/31 14:08:30    352s] #Complete Detail Routing.
[05/31 14:08:30    352s] #Total wire length = 221 um.
[05/31 14:08:30    352s] #Total half perimeter of net bounding box = 249 um.
[05/31 14:08:30    352s] #Total wire length on LAYER M1 = 3 um.
[05/31 14:08:30    352s] #Total wire length on LAYER M2 = 45 um.
[05/31 14:08:30    352s] #Total wire length on LAYER C1 = 68 um.
[05/31 14:08:30    352s] #Total wire length on LAYER C2 = 86 um.
[05/31 14:08:30    352s] #Total wire length on LAYER C3 = 18 um.
[05/31 14:08:30    352s] #Total wire length on LAYER C4 = 0 um.
[05/31 14:08:30    352s] #Total wire length on LAYER C5 = 0 um.
[05/31 14:08:30    352s] #Total wire length on LAYER JA = 0 um.
[05/31 14:08:30    352s] #Total wire length on LAYER QA = 0 um.
[05/31 14:08:30    352s] #Total wire length on LAYER QB = 0 um.
[05/31 14:08:30    352s] #Total wire length on LAYER LB = 0 um.
[05/31 14:08:30    352s] #Total number of vias = 327
[05/31 14:08:30    352s] #Total number of multi-cut vias = 248 ( 75.8%)
[05/31 14:08:30    352s] #Total number of single cut vias = 79 ( 24.2%)
[05/31 14:08:30    352s] #Up-Via Summary (total 327):
[05/31 14:08:30    352s] #                   single-cut          multi-cut      Total
[05/31 14:08:30    352s] #-----------------------------------------------------------
[05/31 14:08:30    352s] # M1                25 ( 55.6%)        20 ( 44.4%)         45
[05/31 14:08:30    352s] # M2                27 ( 20.1%)       107 ( 79.9%)        134
[05/31 14:08:30    352s] # C1                24 ( 21.4%)        88 ( 78.6%)        112
[05/31 14:08:30    352s] # C2                 3 (  8.3%)        33 ( 91.7%)         36
[05/31 14:08:30    352s] #-----------------------------------------------------------
[05/31 14:08:30    352s] #                   79 ( 24.2%)       248 ( 75.8%)        327 
[05/31 14:08:30    352s] #
[05/31 14:08:30    352s] #Total number of DRC violations = 2
[05/31 14:08:30    352s] ### Time Record (Detail Routing) is uninstalled.
[05/31 14:08:30    352s] #Cpu time = 00:00:07
[05/31 14:08:30    352s] #Elapsed time = 00:00:07
[05/31 14:08:30    352s] #Increased memory = 8.30 (MB)
[05/31 14:08:30    352s] #Total memory = 3622.12 (MB)
[05/31 14:08:30    352s] #Peak memory = 4387.34 (MB)
[05/31 14:08:30    352s] ### detail_route design signature (595): route=2036162768 flt_obj=0 vio=700091531 shield_wire=1
[05/31 14:08:30    352s] ### Time Record (DB Export) is installed.
[05/31 14:08:30    352s] ### export design design signature (596): route=2036162768 fixed_route=463444023 flt_obj=0 vio=700091531 swire=282492057 shield_wire=1 net_attr=1391476989 dirty_area=0 del_dirty_area=0 cell=825922003 placement=757574675 pin_access=1447258343 inst_pattern=2048180967 inst_orient=1438490342 via=1681576828 routing_via=1401398896 timing=463444023 sns=463444023
[05/31 14:08:30    352s] ### Time Record (DB Export) is uninstalled.
[05/31 14:08:30    352s] ### Time Record (Post Callback) is installed.
[05/31 14:08:30    352s] ### Time Record (Post Callback) is uninstalled.
[05/31 14:08:30    352s] #
[05/31 14:08:30    352s] #detailRoute statistics:
[05/31 14:08:30    352s] #Cpu time = 00:00:07
[05/31 14:08:30    352s] #Elapsed time = 00:00:07
[05/31 14:08:30    352s] #Increased memory = 1.47 (MB)
[05/31 14:08:30    352s] #Total memory = 3614.47 (MB)
[05/31 14:08:30    352s] #Peak memory = 4387.34 (MB)
[05/31 14:08:30    352s] #Number of warnings = 35
[05/31 14:08:30    352s] #Total number of warnings = 494
[05/31 14:08:30    352s] #Number of fails = 0
[05/31 14:08:30    352s] #Total number of fails = 0
[05/31 14:08:30    352s] #Complete detailRoute on Sat May 31 14:08:30 2025
[05/31 14:08:30    352s] #
[05/31 14:08:30    352s] ### import design signature (597): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1447258343 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=1 sns=1
[05/31 14:08:30    352s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:08:30    352s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:08:30    352s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:08:30    352s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:08:30    352s] ### Time Record (detailRoute) is uninstalled.
[05/31 14:08:30    352s] #% End detailRoute (date=05/31 14:08:30, total cpu=0:00:07.1, real=0:00:07.0, peak res=3613.5M, current mem=3613.5M)
[05/31 14:08:30    352s] ### Time Record (ecoRoute) is uninstalled.
[05/31 14:08:30    352s] #
[05/31 14:08:30    352s] #  Scalability Statistics
[05/31 14:08:30    352s] #
[05/31 14:08:30    352s] #-------------------------+---------+-------------+------------+
[05/31 14:08:30    352s] #  ecoRoute               | cpu time| elapsed time| scalability|
[05/31 14:08:30    352s] #-------------------------+---------+-------------+------------+
[05/31 14:08:30    352s] #  Pre Callback           | 00:00:00|     00:00:00|         1.0|
[05/31 14:08:30    352s] #  Post Callback          | 00:00:00|     00:00:00|         1.0|
[05/31 14:08:30    352s] #  Timing Data Generation | 00:00:00|     00:00:00|         1.0|
[05/31 14:08:30    352s] #  DB Import              | 00:00:00|     00:00:00|         1.0|
[05/31 14:08:30    352s] #  DB Export              | 00:00:00|     00:00:00|         1.0|
[05/31 14:08:30    352s] #  Cell Pin Access        | 00:00:00|     00:00:00|         1.0|
[05/31 14:08:30    352s] #  Instance Pin Access    | 00:00:00|     00:00:00|         1.0|
[05/31 14:08:30    352s] #  Data Preparation       | 00:00:01|     00:00:01|         1.0|
[05/31 14:08:30    352s] #  Detail Routing         | 00:00:06|     00:00:06|         1.0|
[05/31 14:08:30    352s] #  Entire Command         | 00:00:07|     00:00:07|         1.0|
[05/31 14:08:30    352s] #-------------------------+---------+-------------+------------+
[05/31 14:08:30    352s] #
[05/31 14:14:44    378s] <CMD> reportCongestion -overflow
[05/31 14:14:44    378s] **WARN: (IMPSP-9105):	Global router needs be called before using this command.
[05/31 14:14:53    379s] <CMD> verify_drc
[05/31 14:14:53    379s] #-check_same_via_cell true               # bool, default=false, user setting
[05/31 14:14:53    379s]  *** Starting Verify DRC (MEM: 4441.8) ***
[05/31 14:14:53    379s] 
[05/31 14:14:53    379s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:14:53    379s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[05/31 14:14:53    379s]   VERIFY DRC ...... Starting Verification
[05/31 14:14:53    379s]   VERIFY DRC ...... Initializing
[05/31 14:14:53    379s]   VERIFY DRC ...... Deleting Existing Violations
[05/31 14:14:53    379s]   VERIFY DRC ...... Creating Sub-Areas
[05/31 14:14:53    379s]  VERIFY_DRC: checking all layers except LB to LB ...
[05/31 14:14:53    379s]   VERIFY DRC ...... Using new threading
[05/31 14:14:53    379s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 7.076 6.880} 1 of 1
[05/31 14:14:53    379s]   VERIFY DRC ...... Sub-Area : 1 complete 2 Viols.
[05/31 14:14:53    379s]  VERIFY_DRC: checking layers from LB to LB ...
[05/31 14:14:53    379s]   VERIFY DRC ...... Using new threading
[05/31 14:14:53    379s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 7.076 6.880} 1 of 1
[05/31 14:14:53    379s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[05/31 14:14:53    379s] 
[05/31 14:14:53    379s]   Verification Complete : 2 Viols.
[05/31 14:14:53    379s] 
[05/31 14:14:53    379s]  Violation Summary By Layer and Type:
[05/31 14:14:53    379s] 
[05/31 14:14:53    379s] 	          Color   EOLCol   Totals
[05/31 14:14:53    379s] 	M1            1        1        2
[05/31 14:14:53    379s] 	Totals        1        1        2
[05/31 14:14:53    379s] 
[05/31 14:14:53    379s]  *** End Verify DRC (CPU TIME: 0:00:00.0  ELAPSED TIME: 0:00:00.0  MEM: 256.1M) ***
[05/31 14:14:53    379s] 
[05/31 14:14:57    379s] <CMD> zoomBox -1.47100 -1.41400 8.52100 7.50200
[05/31 14:14:58    379s] <CMD> zoomBox -2.10900 -2.65900 9.64600 7.83100
[05/31 14:14:58    379s] <CMD> zoomBox -0.92700 -0.37200 7.56800 7.20800
[05/31 14:14:58    379s] <CMD> zoomBox 0.28200 1.92500 5.49900 6.58000
[05/31 14:14:59    379s] <CMD> zoomBox 0.83900 2.93000 4.60900 6.29400
[05/31 14:14:59    379s] <CMD> zoomBox 1.07500 3.31100 4.28000 6.17100
[05/31 14:14:59    379s] <CMD> zoomBox 1.47300 3.87700 3.78800 5.94300
[05/31 14:14:59    379s] <CMD> zoomBox 1.75600 4.29300 3.42900 5.78600
[05/31 14:15:00    379s] <CMD> zoomBox 1.95700 4.60000 3.16600 5.67900
[05/31 14:15:00    379s] <CMD> zoomBox 2.15300 4.92700 2.89500 5.58900
[05/31 14:15:00    380s] <CMD> zoomBox 2.20100 5.00400 2.83200 5.56700
[05/31 14:15:01    380s] <CMD> zoomBox 2.24400 5.06400 2.78100 5.54300
[05/31 14:15:13    381s] <CMD> reportCongestion -hotspot
[05/31 14:15:13    381s] **WARN: (IMPSP-9105):	Global router needs be called before using this command.
[05/31 14:15:45    383s] 
[05/31 14:15:45    383s] *** Memory Usage v#2 (Current mem = 4452.902M, initial mem = 820.590M) ***
[05/31 14:15:45    383s] 
[05/31 14:15:45    383s] *** Summary of all messages that are not suppressed in this session:
[05/31 14:15:45    383s] Severity  ID               Count  Summary                                  
[05/31 14:15:45    383s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[05/31 14:15:45    383s] WARNING   IMPFP-4026           4  Adjusting core to '%s' to %f due to trac...
[05/31 14:15:45    383s] WARNING   IMPEXT-3493          2  The design extraction status has been re...
[05/31 14:15:45    383s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[05/31 14:15:45    383s] WARNING   IMPESI-2017          2  There is no coupling capacitance found i...
[05/31 14:15:45    383s] WARNING   IMPPP-531           12  ViaGen Warning: Due to %s rule violation...
[05/31 14:15:45    383s] WARNING   IMPPP-193            8  The currently specified %s spacing %f %s...
[05/31 14:15:45    383s] WARNING   IMPPP-4051           2  Failed to add rings, because the IO cell...
[05/31 14:15:45    383s] WARNING   IMPPP-220            2  The power planner does not create core r...
[05/31 14:15:45    383s] WARNING   IMPSR-4302           2  Cap-table/qrcTechFile is found in the de...
[05/31 14:15:45    383s] WARNING   IMPSR-4305        1160  Reached the limit of the %d candidates f...
[05/31 14:15:45    383s] WARNING   IMPSR-1254           4  Unable to connect the specified objects,...
[05/31 14:15:45    383s] WARNING   IMPSR-1256           4  Unable to find any CORE class pad pin of...
[05/31 14:15:45    383s] WARNING   IMPSP-9105           2  %sGlobal router needs be called before u...
[05/31 14:15:45    383s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[05/31 14:15:45    383s] WARNING   IMPOPT-7320          1  Glitch fixing has been disabled since gl...
[05/31 14:15:45    383s] WARNING   IMPOPT-7329          1  Skipping refinePlace due to user configu...
[05/31 14:15:45    383s] WARNING   IMPOPT-7077          1  Some of the LEF equivalent cells have di...
[05/31 14:15:45    383s] WARNING   IMPREPO-200          1  There are %d Floating Ports in the top d...
[05/31 14:15:45    383s] WARNING   IMPREPO-202          1  There are %d Ports connected to core ins...
[05/31 14:15:45    383s] WARNING   IMPREPO-212          1  There are %d Floating I/O Pins.          
[05/31 14:15:45    383s] WARNING   IMPREPO-213          1  There are %d I/O Pins connected to Non-I...
[05/31 14:15:45    383s] WARNING   NRAG-44              6  Track pitch is too small compared with l...
[05/31 14:15:45    383s] WARNING   NRDB-2135          350  Color conflict in cell %s, layer %s      
[05/31 14:15:45    383s] WARNING   NRDB-942             1  Reset route_exp_with_eco_for_shielding t...
[05/31 14:15:45    383s] WARNING   NRDR-122             1  Fix drc only. Post-routing optimization ...
[05/31 14:15:45    383s] WARNING   NRIG-1303            1  The congestion map does not match the GC...
[05/31 14:15:45    383s] WARNING   NRIG-34            210  Power/Ground pin %s of instance %s is no...
[05/31 14:15:45    383s] WARNING   NRIF-38              1  Option %s%s is not a Boolean option.     
[05/31 14:15:45    383s] WARNING   NRIF-78              1  The option route_with_eco combined with ...
[05/31 14:15:45    383s] WARNING   NRIF-95            179  Option setNanoRouteMode -routeTopRouting...
[05/31 14:15:45    383s] ERROR     IMPTCM-168           2  Ambiguous option name "%s" matches more ...
[05/31 14:15:45    383s] ERROR     IMPTCM-40            1  Must specify four floating numbers for a...
[05/31 14:15:45    383s] WARNING   TCLCMD-1403          2  '%s'                                     
[05/31 14:15:45    383s] WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
[05/31 14:15:45    383s] WARNING   TECHLIB-302         42  No function defined for cell '%s'. The c...
[05/31 14:15:45    383s] *** Message Summary: 2011 warning(s), 3 error(s)
[05/31 14:15:45    383s] 
[05/31 14:15:45    383s] --- Ending "Innovus" (totcpu=0:06:23, real=0:28:02, mem=4452.9M) ---
