/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on              Thu Feb 20 15:33:53 2014
 *                 Full Compile MD5 Checksum 1766fea499add5f6ee91330ef96d35c5
 *                   (minus title and desc)
 *                 MD5 Checksum              4c358fb5b94802f03aec82d8df2c9afa
 *
 * Compiled with:  RDB Utility               combo_header.pl
 *                 RDB Parser                3.0
 *                 unknown                   unknown
 *                 Perl Interpreter          5.008008
 *                 Operating System          linux
 *
 *
 ***************************************************************************/



/****************************************************************************
 ***************************************************************************/

#ifndef BCHP_SDS_INTR2_0_0_H__
#define BCHP_SDS_INTR2_0_0_H__

/***************************************************************************
 *SDS_INTR2_0_0 - SDS L2 Interrupt Control Registers set 0
 ***************************************************************************/
#define BCHP_SDS_INTR2_0_0_CPU_STATUS            0x04000a00 /* CPU interrupt Status Register */
#define BCHP_SDS_INTR2_0_0_CPU_SET               0x04000a04 /* CPU interrupt Set Register */
#define BCHP_SDS_INTR2_0_0_CPU_CLEAR             0x04000a08 /* CPU interrupt Clear Register */
#define BCHP_SDS_INTR2_0_0_CPU_MASK_STATUS       0x04000a0c /* CPU interrupt Mask Status Register */
#define BCHP_SDS_INTR2_0_0_CPU_MASK_SET          0x04000a10 /* CPU interrupt Mask Set Register */
#define BCHP_SDS_INTR2_0_0_CPU_MASK_CLEAR        0x04000a14 /* CPU interrupt Mask Clear Register */
#define BCHP_SDS_INTR2_0_0_PCI_STATUS            0x04000a18 /* PCI interrupt Status Register */
#define BCHP_SDS_INTR2_0_0_PCI_SET               0x04000a1c /* PCI interrupt Set Register */
#define BCHP_SDS_INTR2_0_0_PCI_CLEAR             0x04000a20 /* PCI interrupt Clear Register */
#define BCHP_SDS_INTR2_0_0_PCI_MASK_STATUS       0x04000a24 /* PCI interrupt Mask Status Register */
#define BCHP_SDS_INTR2_0_0_PCI_MASK_SET          0x04000a28 /* PCI interrupt Mask Set Register */
#define BCHP_SDS_INTR2_0_0_PCI_MASK_CLEAR        0x04000a2c /* PCI interrupt Mask Clear Register */

/***************************************************************************
 *CPU_STATUS - CPU interrupt Status Register
 ***************************************************************************/
/* SDS_INTR2_0_0 :: CPU_STATUS :: reserved_for_eco0 [31:30] */
#define BCHP_SDS_INTR2_0_0_CPU_STATUS_reserved_for_eco0_MASK       0xc0000000
#define BCHP_SDS_INTR2_0_0_CPU_STATUS_reserved_for_eco0_SHIFT      30
#define BCHP_SDS_INTR2_0_0_CPU_STATUS_reserved_for_eco0_DEFAULT    0x00000000

/* SDS_INTR2_0_0 :: CPU_STATUS :: dafe_loop_ramp_err [29:29] */
#define BCHP_SDS_INTR2_0_0_CPU_STATUS_dafe_loop_ramp_err_MASK      0x20000000
#define BCHP_SDS_INTR2_0_0_CPU_STATUS_dafe_loop_ramp_err_SHIFT     29
#define BCHP_SDS_INTR2_0_0_CPU_STATUS_dafe_loop_ramp_err_DEFAULT   0x00000000

/* SDS_INTR2_0_0 :: CPU_STATUS :: hp_frame_boundary [28:28] */
#define BCHP_SDS_INTR2_0_0_CPU_STATUS_hp_frame_boundary_MASK       0x10000000
#define BCHP_SDS_INTR2_0_0_CPU_STATUS_hp_frame_boundary_SHIFT      28
#define BCHP_SDS_INTR2_0_0_CPU_STATUS_hp_frame_boundary_DEFAULT    0x00000000

/* SDS_INTR2_0_0 :: CPU_STATUS :: hp_frof_change [27:27] */
#define BCHP_SDS_INTR2_0_0_CPU_STATUS_hp_frof_change_MASK          0x08000000
#define BCHP_SDS_INTR2_0_0_CPU_STATUS_hp_frof_change_SHIFT         27
#define BCHP_SDS_INTR2_0_0_CPU_STATUS_hp_frof_change_DEFAULT       0x00000000

/* SDS_INTR2_0_0 :: CPU_STATUS :: hp_reacq [26:26] */
#define BCHP_SDS_INTR2_0_0_CPU_STATUS_hp_reacq_MASK                0x04000000
#define BCHP_SDS_INTR2_0_0_CPU_STATUS_hp_reacq_SHIFT               26
#define BCHP_SDS_INTR2_0_0_CPU_STATUS_hp_reacq_DEFAULT             0x00000000

/* SDS_INTR2_0_0 :: CPU_STATUS :: hp_pk_smpl_cmlt [25:25] */
#define BCHP_SDS_INTR2_0_0_CPU_STATUS_hp_pk_smpl_cmlt_MASK         0x02000000
#define BCHP_SDS_INTR2_0_0_CPU_STATUS_hp_pk_smpl_cmlt_SHIFT        25
#define BCHP_SDS_INTR2_0_0_CPU_STATUS_hp_pk_smpl_cmlt_DEFAULT      0x00000000

/* SDS_INTR2_0_0 :: CPU_STATUS :: hp_state_change [24:24] */
#define BCHP_SDS_INTR2_0_0_CPU_STATUS_hp_state_change_MASK         0x01000000
#define BCHP_SDS_INTR2_0_0_CPU_STATUS_hp_state_change_SHIFT        24
#define BCHP_SDS_INTR2_0_0_CPU_STATUS_hp_state_change_DEFAULT      0x00000000

/* SDS_INTR2_0_0 :: CPU_STATUS :: hp_state_match [23:23] */
#define BCHP_SDS_INTR2_0_0_CPU_STATUS_hp_state_match_MASK          0x00800000
#define BCHP_SDS_INTR2_0_0_CPU_STATUS_hp_state_match_SHIFT         23
#define BCHP_SDS_INTR2_0_0_CPU_STATUS_hp_state_match_DEFAULT       0x00000000

/* SDS_INTR2_0_0 :: CPU_STATUS :: bclktimer_int [22:22] */
#define BCHP_SDS_INTR2_0_0_CPU_STATUS_bclktimer_int_MASK           0x00400000
#define BCHP_SDS_INTR2_0_0_CPU_STATUS_bclktimer_int_SHIFT          22
#define BCHP_SDS_INTR2_0_0_CPU_STATUS_bclktimer_int_DEFAULT        0x00000000

/* SDS_INTR2_0_0 :: CPU_STATUS :: bertimer_int [21:21] */
#define BCHP_SDS_INTR2_0_0_CPU_STATUS_bertimer_int_MASK            0x00200000
#define BCHP_SDS_INTR2_0_0_CPU_STATUS_bertimer_int_SHIFT           21
#define BCHP_SDS_INTR2_0_0_CPU_STATUS_bertimer_int_DEFAULT         0x00000000

/* SDS_INTR2_0_0 :: CPU_STATUS :: gentimer3_int [20:20] */
#define BCHP_SDS_INTR2_0_0_CPU_STATUS_gentimer3_int_MASK           0x00100000
#define BCHP_SDS_INTR2_0_0_CPU_STATUS_gentimer3_int_SHIFT          20
#define BCHP_SDS_INTR2_0_0_CPU_STATUS_gentimer3_int_DEFAULT        0x00000000

/* SDS_INTR2_0_0 :: CPU_STATUS :: gentimer2_int [19:19] */
#define BCHP_SDS_INTR2_0_0_CPU_STATUS_gentimer2_int_MASK           0x00080000
#define BCHP_SDS_INTR2_0_0_CPU_STATUS_gentimer2_int_SHIFT          19
#define BCHP_SDS_INTR2_0_0_CPU_STATUS_gentimer2_int_DEFAULT        0x00000000

/* SDS_INTR2_0_0 :: CPU_STATUS :: gentimer1_int [18:18] */
#define BCHP_SDS_INTR2_0_0_CPU_STATUS_gentimer1_int_MASK           0x00040000
#define BCHP_SDS_INTR2_0_0_CPU_STATUS_gentimer1_int_SHIFT          18
#define BCHP_SDS_INTR2_0_0_CPU_STATUS_gentimer1_int_DEFAULT        0x00000000

/* SDS_INTR2_0_0 :: CPU_STATUS :: agc_3stage [17:17] */
#define BCHP_SDS_INTR2_0_0_CPU_STATUS_agc_3stage_MASK              0x00020000
#define BCHP_SDS_INTR2_0_0_CPU_STATUS_agc_3stage_SHIFT             17
#define BCHP_SDS_INTR2_0_0_CPU_STATUS_agc_3stage_DEFAULT           0x00000000

/* SDS_INTR2_0_0 :: CPU_STATUS :: mixpll_out_lock [16:16] */
#define BCHP_SDS_INTR2_0_0_CPU_STATUS_mixpll_out_lock_MASK         0x00010000
#define BCHP_SDS_INTR2_0_0_CPU_STATUS_mixpll_out_lock_SHIFT        16
#define BCHP_SDS_INTR2_0_0_CPU_STATUS_mixpll_out_lock_DEFAULT      0x00000000

/* SDS_INTR2_0_0 :: CPU_STATUS :: refpll_out_lock [15:15] */
#define BCHP_SDS_INTR2_0_0_CPU_STATUS_refpll_out_lock_MASK         0x00008000
#define BCHP_SDS_INTR2_0_0_CPU_STATUS_refpll_out_lock_SHIFT        15
#define BCHP_SDS_INTR2_0_0_CPU_STATUS_refpll_out_lock_DEFAULT      0x00000000

/* SDS_INTR2_0_0 :: CPU_STATUS :: opll_out_lock [14:14] */
#define BCHP_SDS_INTR2_0_0_CPU_STATUS_opll_out_lock_MASK           0x00004000
#define BCHP_SDS_INTR2_0_0_CPU_STATUS_opll_out_lock_SHIFT          14
#define BCHP_SDS_INTR2_0_0_CPU_STATUS_opll_out_lock_DEFAULT        0x00000000

/* SDS_INTR2_0_0 :: CPU_STATUS :: opll_in_lock [13:13] */
#define BCHP_SDS_INTR2_0_0_CPU_STATUS_opll_in_lock_MASK            0x00002000
#define BCHP_SDS_INTR2_0_0_CPU_STATUS_opll_in_lock_SHIFT           13
#define BCHP_SDS_INTR2_0_0_CPU_STATUS_opll_in_lock_DEFAULT         0x00000000

/* SDS_INTR2_0_0 :: CPU_STATUS :: spll_out_lock [12:12] */
#define BCHP_SDS_INTR2_0_0_CPU_STATUS_spll_out_lock_MASK           0x00001000
#define BCHP_SDS_INTR2_0_0_CPU_STATUS_spll_out_lock_SHIFT          12
#define BCHP_SDS_INTR2_0_0_CPU_STATUS_spll_out_lock_DEFAULT        0x00000000

/* SDS_INTR2_0_0 :: CPU_STATUS :: spll_in_lock [11:11] */
#define BCHP_SDS_INTR2_0_0_CPU_STATUS_spll_in_lock_MASK            0x00000800
#define BCHP_SDS_INTR2_0_0_CPU_STATUS_spll_in_lock_SHIFT           11
#define BCHP_SDS_INTR2_0_0_CPU_STATUS_spll_in_lock_DEFAULT         0x00000000

/* SDS_INTR2_0_0 :: CPU_STATUS :: dft_done_int [10:10] */
#define BCHP_SDS_INTR2_0_0_CPU_STATUS_dft_done_int_MASK            0x00000400
#define BCHP_SDS_INTR2_0_0_CPU_STATUS_dft_done_int_SHIFT           10
#define BCHP_SDS_INTR2_0_0_CPU_STATUS_dft_done_int_DEFAULT         0x00000000

/* SDS_INTR2_0_0 :: CPU_STATUS :: mi2c_int [09:09] */
#define BCHP_SDS_INTR2_0_0_CPU_STATUS_mi2c_int_MASK                0x00000200
#define BCHP_SDS_INTR2_0_0_CPU_STATUS_mi2c_int_SHIFT               9
#define BCHP_SDS_INTR2_0_0_CPU_STATUS_mi2c_int_DEFAULT             0x00000000

/* SDS_INTR2_0_0 :: CPU_STATUS :: ahb_out_lock [08:08] */
#define BCHP_SDS_INTR2_0_0_CPU_STATUS_ahb_out_lock_MASK            0x00000100
#define BCHP_SDS_INTR2_0_0_CPU_STATUS_ahb_out_lock_SHIFT           8
#define BCHP_SDS_INTR2_0_0_CPU_STATUS_ahb_out_lock_DEFAULT         0x00000000

/* SDS_INTR2_0_0 :: CPU_STATUS :: ahb_in_lock [07:07] */
#define BCHP_SDS_INTR2_0_0_CPU_STATUS_ahb_in_lock_MASK             0x00000080
#define BCHP_SDS_INTR2_0_0_CPU_STATUS_ahb_in_lock_SHIFT            7
#define BCHP_SDS_INTR2_0_0_CPU_STATUS_ahb_in_lock_DEFAULT          0x00000000

/* SDS_INTR2_0_0 :: CPU_STATUS :: rvb_out_lock [06:06] */
#define BCHP_SDS_INTR2_0_0_CPU_STATUS_rvb_out_lock_MASK            0x00000040
#define BCHP_SDS_INTR2_0_0_CPU_STATUS_rvb_out_lock_SHIFT           6
#define BCHP_SDS_INTR2_0_0_CPU_STATUS_rvb_out_lock_DEFAULT         0x00000000

/* SDS_INTR2_0_0 :: CPU_STATUS :: rvb_in_lock [05:05] */
#define BCHP_SDS_INTR2_0_0_CPU_STATUS_rvb_in_lock_MASK             0x00000020
#define BCHP_SDS_INTR2_0_0_CPU_STATUS_rvb_in_lock_SHIFT            5
#define BCHP_SDS_INTR2_0_0_CPU_STATUS_rvb_in_lock_DEFAULT          0x00000000

/* SDS_INTR2_0_0 :: CPU_STATUS :: vit_out_sync [04:04] */
#define BCHP_SDS_INTR2_0_0_CPU_STATUS_vit_out_sync_MASK            0x00000010
#define BCHP_SDS_INTR2_0_0_CPU_STATUS_vit_out_sync_SHIFT           4
#define BCHP_SDS_INTR2_0_0_CPU_STATUS_vit_out_sync_DEFAULT         0x00000000

/* SDS_INTR2_0_0 :: CPU_STATUS :: vit_in_sync [03:03] */
#define BCHP_SDS_INTR2_0_0_CPU_STATUS_vit_in_sync_MASK             0x00000008
#define BCHP_SDS_INTR2_0_0_CPU_STATUS_vit_in_sync_SHIFT            3
#define BCHP_SDS_INTR2_0_0_CPU_STATUS_vit_in_sync_DEFAULT          0x00000000

/* SDS_INTR2_0_0 :: CPU_STATUS :: fecii_ov [02:02] */
#define BCHP_SDS_INTR2_0_0_CPU_STATUS_fecii_ov_MASK                0x00000004
#define BCHP_SDS_INTR2_0_0_CPU_STATUS_fecii_ov_SHIFT               2
#define BCHP_SDS_INTR2_0_0_CPU_STATUS_fecii_ov_DEFAULT             0x00000000

/* SDS_INTR2_0_0 :: CPU_STATUS :: fecii_out_lock [01:01] */
#define BCHP_SDS_INTR2_0_0_CPU_STATUS_fecii_out_lock_MASK          0x00000002
#define BCHP_SDS_INTR2_0_0_CPU_STATUS_fecii_out_lock_SHIFT         1
#define BCHP_SDS_INTR2_0_0_CPU_STATUS_fecii_out_lock_DEFAULT       0x00000000

/* SDS_INTR2_0_0 :: CPU_STATUS :: fecii_in_lock [00:00] */
#define BCHP_SDS_INTR2_0_0_CPU_STATUS_fecii_in_lock_MASK           0x00000001
#define BCHP_SDS_INTR2_0_0_CPU_STATUS_fecii_in_lock_SHIFT          0
#define BCHP_SDS_INTR2_0_0_CPU_STATUS_fecii_in_lock_DEFAULT        0x00000000

/***************************************************************************
 *CPU_SET - CPU interrupt Set Register
 ***************************************************************************/
/* SDS_INTR2_0_0 :: CPU_SET :: reserved_for_eco0 [31:30] */
#define BCHP_SDS_INTR2_0_0_CPU_SET_reserved_for_eco0_MASK          0xc0000000
#define BCHP_SDS_INTR2_0_0_CPU_SET_reserved_for_eco0_SHIFT         30
#define BCHP_SDS_INTR2_0_0_CPU_SET_reserved_for_eco0_DEFAULT       0x00000000

/* SDS_INTR2_0_0 :: CPU_SET :: dafe_loop_ramp_err [29:29] */
#define BCHP_SDS_INTR2_0_0_CPU_SET_dafe_loop_ramp_err_MASK         0x20000000
#define BCHP_SDS_INTR2_0_0_CPU_SET_dafe_loop_ramp_err_SHIFT        29
#define BCHP_SDS_INTR2_0_0_CPU_SET_dafe_loop_ramp_err_DEFAULT      0x00000000

/* SDS_INTR2_0_0 :: CPU_SET :: hp_frame_boundary [28:28] */
#define BCHP_SDS_INTR2_0_0_CPU_SET_hp_frame_boundary_MASK          0x10000000
#define BCHP_SDS_INTR2_0_0_CPU_SET_hp_frame_boundary_SHIFT         28
#define BCHP_SDS_INTR2_0_0_CPU_SET_hp_frame_boundary_DEFAULT       0x00000000

/* SDS_INTR2_0_0 :: CPU_SET :: hp_frof_change [27:27] */
#define BCHP_SDS_INTR2_0_0_CPU_SET_hp_frof_change_MASK             0x08000000
#define BCHP_SDS_INTR2_0_0_CPU_SET_hp_frof_change_SHIFT            27
#define BCHP_SDS_INTR2_0_0_CPU_SET_hp_frof_change_DEFAULT          0x00000000

/* SDS_INTR2_0_0 :: CPU_SET :: hp_reacq [26:26] */
#define BCHP_SDS_INTR2_0_0_CPU_SET_hp_reacq_MASK                   0x04000000
#define BCHP_SDS_INTR2_0_0_CPU_SET_hp_reacq_SHIFT                  26
#define BCHP_SDS_INTR2_0_0_CPU_SET_hp_reacq_DEFAULT                0x00000000

/* SDS_INTR2_0_0 :: CPU_SET :: hp_pk_smpl_cmlt [25:25] */
#define BCHP_SDS_INTR2_0_0_CPU_SET_hp_pk_smpl_cmlt_MASK            0x02000000
#define BCHP_SDS_INTR2_0_0_CPU_SET_hp_pk_smpl_cmlt_SHIFT           25
#define BCHP_SDS_INTR2_0_0_CPU_SET_hp_pk_smpl_cmlt_DEFAULT         0x00000000

/* SDS_INTR2_0_0 :: CPU_SET :: hp_state_change [24:24] */
#define BCHP_SDS_INTR2_0_0_CPU_SET_hp_state_change_MASK            0x01000000
#define BCHP_SDS_INTR2_0_0_CPU_SET_hp_state_change_SHIFT           24
#define BCHP_SDS_INTR2_0_0_CPU_SET_hp_state_change_DEFAULT         0x00000000

/* SDS_INTR2_0_0 :: CPU_SET :: hp_state_match [23:23] */
#define BCHP_SDS_INTR2_0_0_CPU_SET_hp_state_match_MASK             0x00800000
#define BCHP_SDS_INTR2_0_0_CPU_SET_hp_state_match_SHIFT            23
#define BCHP_SDS_INTR2_0_0_CPU_SET_hp_state_match_DEFAULT          0x00000000

/* SDS_INTR2_0_0 :: CPU_SET :: bclktimer_int [22:22] */
#define BCHP_SDS_INTR2_0_0_CPU_SET_bclktimer_int_MASK              0x00400000
#define BCHP_SDS_INTR2_0_0_CPU_SET_bclktimer_int_SHIFT             22
#define BCHP_SDS_INTR2_0_0_CPU_SET_bclktimer_int_DEFAULT           0x00000000

/* SDS_INTR2_0_0 :: CPU_SET :: bertimer_int [21:21] */
#define BCHP_SDS_INTR2_0_0_CPU_SET_bertimer_int_MASK               0x00200000
#define BCHP_SDS_INTR2_0_0_CPU_SET_bertimer_int_SHIFT              21
#define BCHP_SDS_INTR2_0_0_CPU_SET_bertimer_int_DEFAULT            0x00000000

/* SDS_INTR2_0_0 :: CPU_SET :: gentimer3_int [20:20] */
#define BCHP_SDS_INTR2_0_0_CPU_SET_gentimer3_int_MASK              0x00100000
#define BCHP_SDS_INTR2_0_0_CPU_SET_gentimer3_int_SHIFT             20
#define BCHP_SDS_INTR2_0_0_CPU_SET_gentimer3_int_DEFAULT           0x00000000

/* SDS_INTR2_0_0 :: CPU_SET :: gentimer2_int [19:19] */
#define BCHP_SDS_INTR2_0_0_CPU_SET_gentimer2_int_MASK              0x00080000
#define BCHP_SDS_INTR2_0_0_CPU_SET_gentimer2_int_SHIFT             19
#define BCHP_SDS_INTR2_0_0_CPU_SET_gentimer2_int_DEFAULT           0x00000000

/* SDS_INTR2_0_0 :: CPU_SET :: gentimer1_int [18:18] */
#define BCHP_SDS_INTR2_0_0_CPU_SET_gentimer1_int_MASK              0x00040000
#define BCHP_SDS_INTR2_0_0_CPU_SET_gentimer1_int_SHIFT             18
#define BCHP_SDS_INTR2_0_0_CPU_SET_gentimer1_int_DEFAULT           0x00000000

/* SDS_INTR2_0_0 :: CPU_SET :: agc_3stage [17:17] */
#define BCHP_SDS_INTR2_0_0_CPU_SET_agc_3stage_MASK                 0x00020000
#define BCHP_SDS_INTR2_0_0_CPU_SET_agc_3stage_SHIFT                17
#define BCHP_SDS_INTR2_0_0_CPU_SET_agc_3stage_DEFAULT              0x00000000

/* SDS_INTR2_0_0 :: CPU_SET :: mixpll_out_lock [16:16] */
#define BCHP_SDS_INTR2_0_0_CPU_SET_mixpll_out_lock_MASK            0x00010000
#define BCHP_SDS_INTR2_0_0_CPU_SET_mixpll_out_lock_SHIFT           16
#define BCHP_SDS_INTR2_0_0_CPU_SET_mixpll_out_lock_DEFAULT         0x00000000

/* SDS_INTR2_0_0 :: CPU_SET :: refpll_out_lock [15:15] */
#define BCHP_SDS_INTR2_0_0_CPU_SET_refpll_out_lock_MASK            0x00008000
#define BCHP_SDS_INTR2_0_0_CPU_SET_refpll_out_lock_SHIFT           15
#define BCHP_SDS_INTR2_0_0_CPU_SET_refpll_out_lock_DEFAULT         0x00000000

/* SDS_INTR2_0_0 :: CPU_SET :: opll_out_lock [14:14] */
#define BCHP_SDS_INTR2_0_0_CPU_SET_opll_out_lock_MASK              0x00004000
#define BCHP_SDS_INTR2_0_0_CPU_SET_opll_out_lock_SHIFT             14
#define BCHP_SDS_INTR2_0_0_CPU_SET_opll_out_lock_DEFAULT           0x00000000

/* SDS_INTR2_0_0 :: CPU_SET :: opll_in_lock [13:13] */
#define BCHP_SDS_INTR2_0_0_CPU_SET_opll_in_lock_MASK               0x00002000
#define BCHP_SDS_INTR2_0_0_CPU_SET_opll_in_lock_SHIFT              13
#define BCHP_SDS_INTR2_0_0_CPU_SET_opll_in_lock_DEFAULT            0x00000000

/* SDS_INTR2_0_0 :: CPU_SET :: spll_out_lock [12:12] */
#define BCHP_SDS_INTR2_0_0_CPU_SET_spll_out_lock_MASK              0x00001000
#define BCHP_SDS_INTR2_0_0_CPU_SET_spll_out_lock_SHIFT             12
#define BCHP_SDS_INTR2_0_0_CPU_SET_spll_out_lock_DEFAULT           0x00000000

/* SDS_INTR2_0_0 :: CPU_SET :: spll_in_lock [11:11] */
#define BCHP_SDS_INTR2_0_0_CPU_SET_spll_in_lock_MASK               0x00000800
#define BCHP_SDS_INTR2_0_0_CPU_SET_spll_in_lock_SHIFT              11
#define BCHP_SDS_INTR2_0_0_CPU_SET_spll_in_lock_DEFAULT            0x00000000

/* SDS_INTR2_0_0 :: CPU_SET :: dft_done_int [10:10] */
#define BCHP_SDS_INTR2_0_0_CPU_SET_dft_done_int_MASK               0x00000400
#define BCHP_SDS_INTR2_0_0_CPU_SET_dft_done_int_SHIFT              10
#define BCHP_SDS_INTR2_0_0_CPU_SET_dft_done_int_DEFAULT            0x00000000

/* SDS_INTR2_0_0 :: CPU_SET :: mi2c_int [09:09] */
#define BCHP_SDS_INTR2_0_0_CPU_SET_mi2c_int_MASK                   0x00000200
#define BCHP_SDS_INTR2_0_0_CPU_SET_mi2c_int_SHIFT                  9
#define BCHP_SDS_INTR2_0_0_CPU_SET_mi2c_int_DEFAULT                0x00000000

/* SDS_INTR2_0_0 :: CPU_SET :: ahb_out_lock [08:08] */
#define BCHP_SDS_INTR2_0_0_CPU_SET_ahb_out_lock_MASK               0x00000100
#define BCHP_SDS_INTR2_0_0_CPU_SET_ahb_out_lock_SHIFT              8
#define BCHP_SDS_INTR2_0_0_CPU_SET_ahb_out_lock_DEFAULT            0x00000000

/* SDS_INTR2_0_0 :: CPU_SET :: ahb_in_lock [07:07] */
#define BCHP_SDS_INTR2_0_0_CPU_SET_ahb_in_lock_MASK                0x00000080
#define BCHP_SDS_INTR2_0_0_CPU_SET_ahb_in_lock_SHIFT               7
#define BCHP_SDS_INTR2_0_0_CPU_SET_ahb_in_lock_DEFAULT             0x00000000

/* SDS_INTR2_0_0 :: CPU_SET :: rvb_out_lock [06:06] */
#define BCHP_SDS_INTR2_0_0_CPU_SET_rvb_out_lock_MASK               0x00000040
#define BCHP_SDS_INTR2_0_0_CPU_SET_rvb_out_lock_SHIFT              6
#define BCHP_SDS_INTR2_0_0_CPU_SET_rvb_out_lock_DEFAULT            0x00000000

/* SDS_INTR2_0_0 :: CPU_SET :: rvb_in_lock [05:05] */
#define BCHP_SDS_INTR2_0_0_CPU_SET_rvb_in_lock_MASK                0x00000020
#define BCHP_SDS_INTR2_0_0_CPU_SET_rvb_in_lock_SHIFT               5
#define BCHP_SDS_INTR2_0_0_CPU_SET_rvb_in_lock_DEFAULT             0x00000000

/* SDS_INTR2_0_0 :: CPU_SET :: vit_out_sync [04:04] */
#define BCHP_SDS_INTR2_0_0_CPU_SET_vit_out_sync_MASK               0x00000010
#define BCHP_SDS_INTR2_0_0_CPU_SET_vit_out_sync_SHIFT              4
#define BCHP_SDS_INTR2_0_0_CPU_SET_vit_out_sync_DEFAULT            0x00000000

/* SDS_INTR2_0_0 :: CPU_SET :: vit_in_sync [03:03] */
#define BCHP_SDS_INTR2_0_0_CPU_SET_vit_in_sync_MASK                0x00000008
#define BCHP_SDS_INTR2_0_0_CPU_SET_vit_in_sync_SHIFT               3
#define BCHP_SDS_INTR2_0_0_CPU_SET_vit_in_sync_DEFAULT             0x00000000

/* SDS_INTR2_0_0 :: CPU_SET :: fecii_ov [02:02] */
#define BCHP_SDS_INTR2_0_0_CPU_SET_fecii_ov_MASK                   0x00000004
#define BCHP_SDS_INTR2_0_0_CPU_SET_fecii_ov_SHIFT                  2
#define BCHP_SDS_INTR2_0_0_CPU_SET_fecii_ov_DEFAULT                0x00000000

/* SDS_INTR2_0_0 :: CPU_SET :: fecii_out_lock [01:01] */
#define BCHP_SDS_INTR2_0_0_CPU_SET_fecii_out_lock_MASK             0x00000002
#define BCHP_SDS_INTR2_0_0_CPU_SET_fecii_out_lock_SHIFT            1
#define BCHP_SDS_INTR2_0_0_CPU_SET_fecii_out_lock_DEFAULT          0x00000000

/* SDS_INTR2_0_0 :: CPU_SET :: fecii_in_lock [00:00] */
#define BCHP_SDS_INTR2_0_0_CPU_SET_fecii_in_lock_MASK              0x00000001
#define BCHP_SDS_INTR2_0_0_CPU_SET_fecii_in_lock_SHIFT             0
#define BCHP_SDS_INTR2_0_0_CPU_SET_fecii_in_lock_DEFAULT           0x00000000

/***************************************************************************
 *CPU_CLEAR - CPU interrupt Clear Register
 ***************************************************************************/
/* SDS_INTR2_0_0 :: CPU_CLEAR :: reserved_for_eco0 [31:30] */
#define BCHP_SDS_INTR2_0_0_CPU_CLEAR_reserved_for_eco0_MASK        0xc0000000
#define BCHP_SDS_INTR2_0_0_CPU_CLEAR_reserved_for_eco0_SHIFT       30
#define BCHP_SDS_INTR2_0_0_CPU_CLEAR_reserved_for_eco0_DEFAULT     0x00000000

/* SDS_INTR2_0_0 :: CPU_CLEAR :: dafe_loop_ramp_err [29:29] */
#define BCHP_SDS_INTR2_0_0_CPU_CLEAR_dafe_loop_ramp_err_MASK       0x20000000
#define BCHP_SDS_INTR2_0_0_CPU_CLEAR_dafe_loop_ramp_err_SHIFT      29
#define BCHP_SDS_INTR2_0_0_CPU_CLEAR_dafe_loop_ramp_err_DEFAULT    0x00000000

/* SDS_INTR2_0_0 :: CPU_CLEAR :: hp_frame_boundary [28:28] */
#define BCHP_SDS_INTR2_0_0_CPU_CLEAR_hp_frame_boundary_MASK        0x10000000
#define BCHP_SDS_INTR2_0_0_CPU_CLEAR_hp_frame_boundary_SHIFT       28
#define BCHP_SDS_INTR2_0_0_CPU_CLEAR_hp_frame_boundary_DEFAULT     0x00000000

/* SDS_INTR2_0_0 :: CPU_CLEAR :: hp_frof_change [27:27] */
#define BCHP_SDS_INTR2_0_0_CPU_CLEAR_hp_frof_change_MASK           0x08000000
#define BCHP_SDS_INTR2_0_0_CPU_CLEAR_hp_frof_change_SHIFT          27
#define BCHP_SDS_INTR2_0_0_CPU_CLEAR_hp_frof_change_DEFAULT        0x00000000

/* SDS_INTR2_0_0 :: CPU_CLEAR :: hp_reacq [26:26] */
#define BCHP_SDS_INTR2_0_0_CPU_CLEAR_hp_reacq_MASK                 0x04000000
#define BCHP_SDS_INTR2_0_0_CPU_CLEAR_hp_reacq_SHIFT                26
#define BCHP_SDS_INTR2_0_0_CPU_CLEAR_hp_reacq_DEFAULT              0x00000000

/* SDS_INTR2_0_0 :: CPU_CLEAR :: hp_pk_smpl_cmlt [25:25] */
#define BCHP_SDS_INTR2_0_0_CPU_CLEAR_hp_pk_smpl_cmlt_MASK          0x02000000
#define BCHP_SDS_INTR2_0_0_CPU_CLEAR_hp_pk_smpl_cmlt_SHIFT         25
#define BCHP_SDS_INTR2_0_0_CPU_CLEAR_hp_pk_smpl_cmlt_DEFAULT       0x00000000

/* SDS_INTR2_0_0 :: CPU_CLEAR :: hp_state_change [24:24] */
#define BCHP_SDS_INTR2_0_0_CPU_CLEAR_hp_state_change_MASK          0x01000000
#define BCHP_SDS_INTR2_0_0_CPU_CLEAR_hp_state_change_SHIFT         24
#define BCHP_SDS_INTR2_0_0_CPU_CLEAR_hp_state_change_DEFAULT       0x00000000

/* SDS_INTR2_0_0 :: CPU_CLEAR :: hp_state_match [23:23] */
#define BCHP_SDS_INTR2_0_0_CPU_CLEAR_hp_state_match_MASK           0x00800000
#define BCHP_SDS_INTR2_0_0_CPU_CLEAR_hp_state_match_SHIFT          23
#define BCHP_SDS_INTR2_0_0_CPU_CLEAR_hp_state_match_DEFAULT        0x00000000

/* SDS_INTR2_0_0 :: CPU_CLEAR :: bclktimer_int [22:22] */
#define BCHP_SDS_INTR2_0_0_CPU_CLEAR_bclktimer_int_MASK            0x00400000
#define BCHP_SDS_INTR2_0_0_CPU_CLEAR_bclktimer_int_SHIFT           22
#define BCHP_SDS_INTR2_0_0_CPU_CLEAR_bclktimer_int_DEFAULT         0x00000000

/* SDS_INTR2_0_0 :: CPU_CLEAR :: bertimer_int [21:21] */
#define BCHP_SDS_INTR2_0_0_CPU_CLEAR_bertimer_int_MASK             0x00200000
#define BCHP_SDS_INTR2_0_0_CPU_CLEAR_bertimer_int_SHIFT            21
#define BCHP_SDS_INTR2_0_0_CPU_CLEAR_bertimer_int_DEFAULT          0x00000000

/* SDS_INTR2_0_0 :: CPU_CLEAR :: gentimer3_int [20:20] */
#define BCHP_SDS_INTR2_0_0_CPU_CLEAR_gentimer3_int_MASK            0x00100000
#define BCHP_SDS_INTR2_0_0_CPU_CLEAR_gentimer3_int_SHIFT           20
#define BCHP_SDS_INTR2_0_0_CPU_CLEAR_gentimer3_int_DEFAULT         0x00000000

/* SDS_INTR2_0_0 :: CPU_CLEAR :: gentimer2_int [19:19] */
#define BCHP_SDS_INTR2_0_0_CPU_CLEAR_gentimer2_int_MASK            0x00080000
#define BCHP_SDS_INTR2_0_0_CPU_CLEAR_gentimer2_int_SHIFT           19
#define BCHP_SDS_INTR2_0_0_CPU_CLEAR_gentimer2_int_DEFAULT         0x00000000

/* SDS_INTR2_0_0 :: CPU_CLEAR :: gentimer1_int [18:18] */
#define BCHP_SDS_INTR2_0_0_CPU_CLEAR_gentimer1_int_MASK            0x00040000
#define BCHP_SDS_INTR2_0_0_CPU_CLEAR_gentimer1_int_SHIFT           18
#define BCHP_SDS_INTR2_0_0_CPU_CLEAR_gentimer1_int_DEFAULT         0x00000000

/* SDS_INTR2_0_0 :: CPU_CLEAR :: agc_3stage [17:17] */
#define BCHP_SDS_INTR2_0_0_CPU_CLEAR_agc_3stage_MASK               0x00020000
#define BCHP_SDS_INTR2_0_0_CPU_CLEAR_agc_3stage_SHIFT              17
#define BCHP_SDS_INTR2_0_0_CPU_CLEAR_agc_3stage_DEFAULT            0x00000000

/* SDS_INTR2_0_0 :: CPU_CLEAR :: mixpll_out_lock [16:16] */
#define BCHP_SDS_INTR2_0_0_CPU_CLEAR_mixpll_out_lock_MASK          0x00010000
#define BCHP_SDS_INTR2_0_0_CPU_CLEAR_mixpll_out_lock_SHIFT         16
#define BCHP_SDS_INTR2_0_0_CPU_CLEAR_mixpll_out_lock_DEFAULT       0x00000000

/* SDS_INTR2_0_0 :: CPU_CLEAR :: refpll_out_lock [15:15] */
#define BCHP_SDS_INTR2_0_0_CPU_CLEAR_refpll_out_lock_MASK          0x00008000
#define BCHP_SDS_INTR2_0_0_CPU_CLEAR_refpll_out_lock_SHIFT         15
#define BCHP_SDS_INTR2_0_0_CPU_CLEAR_refpll_out_lock_DEFAULT       0x00000000

/* SDS_INTR2_0_0 :: CPU_CLEAR :: opll_out_lock [14:14] */
#define BCHP_SDS_INTR2_0_0_CPU_CLEAR_opll_out_lock_MASK            0x00004000
#define BCHP_SDS_INTR2_0_0_CPU_CLEAR_opll_out_lock_SHIFT           14
#define BCHP_SDS_INTR2_0_0_CPU_CLEAR_opll_out_lock_DEFAULT         0x00000000

/* SDS_INTR2_0_0 :: CPU_CLEAR :: opll_in_lock [13:13] */
#define BCHP_SDS_INTR2_0_0_CPU_CLEAR_opll_in_lock_MASK             0x00002000
#define BCHP_SDS_INTR2_0_0_CPU_CLEAR_opll_in_lock_SHIFT            13
#define BCHP_SDS_INTR2_0_0_CPU_CLEAR_opll_in_lock_DEFAULT          0x00000000

/* SDS_INTR2_0_0 :: CPU_CLEAR :: spll_out_lock [12:12] */
#define BCHP_SDS_INTR2_0_0_CPU_CLEAR_spll_out_lock_MASK            0x00001000
#define BCHP_SDS_INTR2_0_0_CPU_CLEAR_spll_out_lock_SHIFT           12
#define BCHP_SDS_INTR2_0_0_CPU_CLEAR_spll_out_lock_DEFAULT         0x00000000

/* SDS_INTR2_0_0 :: CPU_CLEAR :: spll_in_lock [11:11] */
#define BCHP_SDS_INTR2_0_0_CPU_CLEAR_spll_in_lock_MASK             0x00000800
#define BCHP_SDS_INTR2_0_0_CPU_CLEAR_spll_in_lock_SHIFT            11
#define BCHP_SDS_INTR2_0_0_CPU_CLEAR_spll_in_lock_DEFAULT          0x00000000

/* SDS_INTR2_0_0 :: CPU_CLEAR :: dft_done_int [10:10] */
#define BCHP_SDS_INTR2_0_0_CPU_CLEAR_dft_done_int_MASK             0x00000400
#define BCHP_SDS_INTR2_0_0_CPU_CLEAR_dft_done_int_SHIFT            10
#define BCHP_SDS_INTR2_0_0_CPU_CLEAR_dft_done_int_DEFAULT          0x00000000

/* SDS_INTR2_0_0 :: CPU_CLEAR :: mi2c_int [09:09] */
#define BCHP_SDS_INTR2_0_0_CPU_CLEAR_mi2c_int_MASK                 0x00000200
#define BCHP_SDS_INTR2_0_0_CPU_CLEAR_mi2c_int_SHIFT                9
#define BCHP_SDS_INTR2_0_0_CPU_CLEAR_mi2c_int_DEFAULT              0x00000000

/* SDS_INTR2_0_0 :: CPU_CLEAR :: ahb_out_lock [08:08] */
#define BCHP_SDS_INTR2_0_0_CPU_CLEAR_ahb_out_lock_MASK             0x00000100
#define BCHP_SDS_INTR2_0_0_CPU_CLEAR_ahb_out_lock_SHIFT            8
#define BCHP_SDS_INTR2_0_0_CPU_CLEAR_ahb_out_lock_DEFAULT          0x00000000

/* SDS_INTR2_0_0 :: CPU_CLEAR :: ahb_in_lock [07:07] */
#define BCHP_SDS_INTR2_0_0_CPU_CLEAR_ahb_in_lock_MASK              0x00000080
#define BCHP_SDS_INTR2_0_0_CPU_CLEAR_ahb_in_lock_SHIFT             7
#define BCHP_SDS_INTR2_0_0_CPU_CLEAR_ahb_in_lock_DEFAULT           0x00000000

/* SDS_INTR2_0_0 :: CPU_CLEAR :: rvb_out_lock [06:06] */
#define BCHP_SDS_INTR2_0_0_CPU_CLEAR_rvb_out_lock_MASK             0x00000040
#define BCHP_SDS_INTR2_0_0_CPU_CLEAR_rvb_out_lock_SHIFT            6
#define BCHP_SDS_INTR2_0_0_CPU_CLEAR_rvb_out_lock_DEFAULT          0x00000000

/* SDS_INTR2_0_0 :: CPU_CLEAR :: rvb_in_lock [05:05] */
#define BCHP_SDS_INTR2_0_0_CPU_CLEAR_rvb_in_lock_MASK              0x00000020
#define BCHP_SDS_INTR2_0_0_CPU_CLEAR_rvb_in_lock_SHIFT             5
#define BCHP_SDS_INTR2_0_0_CPU_CLEAR_rvb_in_lock_DEFAULT           0x00000000

/* SDS_INTR2_0_0 :: CPU_CLEAR :: vit_out_sync [04:04] */
#define BCHP_SDS_INTR2_0_0_CPU_CLEAR_vit_out_sync_MASK             0x00000010
#define BCHP_SDS_INTR2_0_0_CPU_CLEAR_vit_out_sync_SHIFT            4
#define BCHP_SDS_INTR2_0_0_CPU_CLEAR_vit_out_sync_DEFAULT          0x00000000

/* SDS_INTR2_0_0 :: CPU_CLEAR :: vit_in_sync [03:03] */
#define BCHP_SDS_INTR2_0_0_CPU_CLEAR_vit_in_sync_MASK              0x00000008
#define BCHP_SDS_INTR2_0_0_CPU_CLEAR_vit_in_sync_SHIFT             3
#define BCHP_SDS_INTR2_0_0_CPU_CLEAR_vit_in_sync_DEFAULT           0x00000000

/* SDS_INTR2_0_0 :: CPU_CLEAR :: fecii_ov [02:02] */
#define BCHP_SDS_INTR2_0_0_CPU_CLEAR_fecii_ov_MASK                 0x00000004
#define BCHP_SDS_INTR2_0_0_CPU_CLEAR_fecii_ov_SHIFT                2
#define BCHP_SDS_INTR2_0_0_CPU_CLEAR_fecii_ov_DEFAULT              0x00000000

/* SDS_INTR2_0_0 :: CPU_CLEAR :: fecii_out_lock [01:01] */
#define BCHP_SDS_INTR2_0_0_CPU_CLEAR_fecii_out_lock_MASK           0x00000002
#define BCHP_SDS_INTR2_0_0_CPU_CLEAR_fecii_out_lock_SHIFT          1
#define BCHP_SDS_INTR2_0_0_CPU_CLEAR_fecii_out_lock_DEFAULT        0x00000000

/* SDS_INTR2_0_0 :: CPU_CLEAR :: fecii_in_lock [00:00] */
#define BCHP_SDS_INTR2_0_0_CPU_CLEAR_fecii_in_lock_MASK            0x00000001
#define BCHP_SDS_INTR2_0_0_CPU_CLEAR_fecii_in_lock_SHIFT           0
#define BCHP_SDS_INTR2_0_0_CPU_CLEAR_fecii_in_lock_DEFAULT         0x00000000

/***************************************************************************
 *CPU_MASK_STATUS - CPU interrupt Mask Status Register
 ***************************************************************************/
/* SDS_INTR2_0_0 :: CPU_MASK_STATUS :: reserved_for_eco0 [31:30] */
#define BCHP_SDS_INTR2_0_0_CPU_MASK_STATUS_reserved_for_eco0_MASK  0xc0000000
#define BCHP_SDS_INTR2_0_0_CPU_MASK_STATUS_reserved_for_eco0_SHIFT 30
#define BCHP_SDS_INTR2_0_0_CPU_MASK_STATUS_reserved_for_eco0_DEFAULT 0x00000000

/* SDS_INTR2_0_0 :: CPU_MASK_STATUS :: dafe_loop_ramp_err_mask [29:29] */
#define BCHP_SDS_INTR2_0_0_CPU_MASK_STATUS_dafe_loop_ramp_err_mask_MASK 0x20000000
#define BCHP_SDS_INTR2_0_0_CPU_MASK_STATUS_dafe_loop_ramp_err_mask_SHIFT 29
#define BCHP_SDS_INTR2_0_0_CPU_MASK_STATUS_dafe_loop_ramp_err_mask_DEFAULT 0x00000001

/* SDS_INTR2_0_0 :: CPU_MASK_STATUS :: hp_frame_boundary_mask [28:28] */
#define BCHP_SDS_INTR2_0_0_CPU_MASK_STATUS_hp_frame_boundary_mask_MASK 0x10000000
#define BCHP_SDS_INTR2_0_0_CPU_MASK_STATUS_hp_frame_boundary_mask_SHIFT 28
#define BCHP_SDS_INTR2_0_0_CPU_MASK_STATUS_hp_frame_boundary_mask_DEFAULT 0x00000001

/* SDS_INTR2_0_0 :: CPU_MASK_STATUS :: hp_frof_change_mask [27:27] */
#define BCHP_SDS_INTR2_0_0_CPU_MASK_STATUS_hp_frof_change_mask_MASK 0x08000000
#define BCHP_SDS_INTR2_0_0_CPU_MASK_STATUS_hp_frof_change_mask_SHIFT 27
#define BCHP_SDS_INTR2_0_0_CPU_MASK_STATUS_hp_frof_change_mask_DEFAULT 0x00000001

/* SDS_INTR2_0_0 :: CPU_MASK_STATUS :: hp_reacq_mask [26:26] */
#define BCHP_SDS_INTR2_0_0_CPU_MASK_STATUS_hp_reacq_mask_MASK      0x04000000
#define BCHP_SDS_INTR2_0_0_CPU_MASK_STATUS_hp_reacq_mask_SHIFT     26
#define BCHP_SDS_INTR2_0_0_CPU_MASK_STATUS_hp_reacq_mask_DEFAULT   0x00000001

/* SDS_INTR2_0_0 :: CPU_MASK_STATUS :: hp_pk_smpl_cmlt_mask [25:25] */
#define BCHP_SDS_INTR2_0_0_CPU_MASK_STATUS_hp_pk_smpl_cmlt_mask_MASK 0x02000000
#define BCHP_SDS_INTR2_0_0_CPU_MASK_STATUS_hp_pk_smpl_cmlt_mask_SHIFT 25
#define BCHP_SDS_INTR2_0_0_CPU_MASK_STATUS_hp_pk_smpl_cmlt_mask_DEFAULT 0x00000001

/* SDS_INTR2_0_0 :: CPU_MASK_STATUS :: hp_state_change_mask [24:24] */
#define BCHP_SDS_INTR2_0_0_CPU_MASK_STATUS_hp_state_change_mask_MASK 0x01000000
#define BCHP_SDS_INTR2_0_0_CPU_MASK_STATUS_hp_state_change_mask_SHIFT 24
#define BCHP_SDS_INTR2_0_0_CPU_MASK_STATUS_hp_state_change_mask_DEFAULT 0x00000001

/* SDS_INTR2_0_0 :: CPU_MASK_STATUS :: hp_state_match_mask [23:23] */
#define BCHP_SDS_INTR2_0_0_CPU_MASK_STATUS_hp_state_match_mask_MASK 0x00800000
#define BCHP_SDS_INTR2_0_0_CPU_MASK_STATUS_hp_state_match_mask_SHIFT 23
#define BCHP_SDS_INTR2_0_0_CPU_MASK_STATUS_hp_state_match_mask_DEFAULT 0x00000001

/* SDS_INTR2_0_0 :: CPU_MASK_STATUS :: bclktimer_int_mask [22:22] */
#define BCHP_SDS_INTR2_0_0_CPU_MASK_STATUS_bclktimer_int_mask_MASK 0x00400000
#define BCHP_SDS_INTR2_0_0_CPU_MASK_STATUS_bclktimer_int_mask_SHIFT 22
#define BCHP_SDS_INTR2_0_0_CPU_MASK_STATUS_bclktimer_int_mask_DEFAULT 0x00000001

/* SDS_INTR2_0_0 :: CPU_MASK_STATUS :: bertimer_int_mask [21:21] */
#define BCHP_SDS_INTR2_0_0_CPU_MASK_STATUS_bertimer_int_mask_MASK  0x00200000
#define BCHP_SDS_INTR2_0_0_CPU_MASK_STATUS_bertimer_int_mask_SHIFT 21
#define BCHP_SDS_INTR2_0_0_CPU_MASK_STATUS_bertimer_int_mask_DEFAULT 0x00000001

/* SDS_INTR2_0_0 :: CPU_MASK_STATUS :: gentimer3_int_mask [20:20] */
#define BCHP_SDS_INTR2_0_0_CPU_MASK_STATUS_gentimer3_int_mask_MASK 0x00100000
#define BCHP_SDS_INTR2_0_0_CPU_MASK_STATUS_gentimer3_int_mask_SHIFT 20
#define BCHP_SDS_INTR2_0_0_CPU_MASK_STATUS_gentimer3_int_mask_DEFAULT 0x00000001

/* SDS_INTR2_0_0 :: CPU_MASK_STATUS :: gentimer2_int_mask [19:19] */
#define BCHP_SDS_INTR2_0_0_CPU_MASK_STATUS_gentimer2_int_mask_MASK 0x00080000
#define BCHP_SDS_INTR2_0_0_CPU_MASK_STATUS_gentimer2_int_mask_SHIFT 19
#define BCHP_SDS_INTR2_0_0_CPU_MASK_STATUS_gentimer2_int_mask_DEFAULT 0x00000001

/* SDS_INTR2_0_0 :: CPU_MASK_STATUS :: gentimer1_int_mask [18:18] */
#define BCHP_SDS_INTR2_0_0_CPU_MASK_STATUS_gentimer1_int_mask_MASK 0x00040000
#define BCHP_SDS_INTR2_0_0_CPU_MASK_STATUS_gentimer1_int_mask_SHIFT 18
#define BCHP_SDS_INTR2_0_0_CPU_MASK_STATUS_gentimer1_int_mask_DEFAULT 0x00000001

/* SDS_INTR2_0_0 :: CPU_MASK_STATUS :: agc_3stage_mask [17:17] */
#define BCHP_SDS_INTR2_0_0_CPU_MASK_STATUS_agc_3stage_mask_MASK    0x00020000
#define BCHP_SDS_INTR2_0_0_CPU_MASK_STATUS_agc_3stage_mask_SHIFT   17
#define BCHP_SDS_INTR2_0_0_CPU_MASK_STATUS_agc_3stage_mask_DEFAULT 0x00000001

/* SDS_INTR2_0_0 :: CPU_MASK_STATUS :: mixpll_out_lock_mask [16:16] */
#define BCHP_SDS_INTR2_0_0_CPU_MASK_STATUS_mixpll_out_lock_mask_MASK 0x00010000
#define BCHP_SDS_INTR2_0_0_CPU_MASK_STATUS_mixpll_out_lock_mask_SHIFT 16
#define BCHP_SDS_INTR2_0_0_CPU_MASK_STATUS_mixpll_out_lock_mask_DEFAULT 0x00000001

/* SDS_INTR2_0_0 :: CPU_MASK_STATUS :: refpll_out_lock_mask [15:15] */
#define BCHP_SDS_INTR2_0_0_CPU_MASK_STATUS_refpll_out_lock_mask_MASK 0x00008000
#define BCHP_SDS_INTR2_0_0_CPU_MASK_STATUS_refpll_out_lock_mask_SHIFT 15
#define BCHP_SDS_INTR2_0_0_CPU_MASK_STATUS_refpll_out_lock_mask_DEFAULT 0x00000001

/* SDS_INTR2_0_0 :: CPU_MASK_STATUS :: opll_out_lock_mask [14:14] */
#define BCHP_SDS_INTR2_0_0_CPU_MASK_STATUS_opll_out_lock_mask_MASK 0x00004000
#define BCHP_SDS_INTR2_0_0_CPU_MASK_STATUS_opll_out_lock_mask_SHIFT 14
#define BCHP_SDS_INTR2_0_0_CPU_MASK_STATUS_opll_out_lock_mask_DEFAULT 0x00000001

/* SDS_INTR2_0_0 :: CPU_MASK_STATUS :: opll_in_lock_mask [13:13] */
#define BCHP_SDS_INTR2_0_0_CPU_MASK_STATUS_opll_in_lock_mask_MASK  0x00002000
#define BCHP_SDS_INTR2_0_0_CPU_MASK_STATUS_opll_in_lock_mask_SHIFT 13
#define BCHP_SDS_INTR2_0_0_CPU_MASK_STATUS_opll_in_lock_mask_DEFAULT 0x00000001

/* SDS_INTR2_0_0 :: CPU_MASK_STATUS :: spll_out_lock_mask [12:12] */
#define BCHP_SDS_INTR2_0_0_CPU_MASK_STATUS_spll_out_lock_mask_MASK 0x00001000
#define BCHP_SDS_INTR2_0_0_CPU_MASK_STATUS_spll_out_lock_mask_SHIFT 12
#define BCHP_SDS_INTR2_0_0_CPU_MASK_STATUS_spll_out_lock_mask_DEFAULT 0x00000001

/* SDS_INTR2_0_0 :: CPU_MASK_STATUS :: spll_in_lock_mask [11:11] */
#define BCHP_SDS_INTR2_0_0_CPU_MASK_STATUS_spll_in_lock_mask_MASK  0x00000800
#define BCHP_SDS_INTR2_0_0_CPU_MASK_STATUS_spll_in_lock_mask_SHIFT 11
#define BCHP_SDS_INTR2_0_0_CPU_MASK_STATUS_spll_in_lock_mask_DEFAULT 0x00000001

/* SDS_INTR2_0_0 :: CPU_MASK_STATUS :: dft_done_int_mask [10:10] */
#define BCHP_SDS_INTR2_0_0_CPU_MASK_STATUS_dft_done_int_mask_MASK  0x00000400
#define BCHP_SDS_INTR2_0_0_CPU_MASK_STATUS_dft_done_int_mask_SHIFT 10
#define BCHP_SDS_INTR2_0_0_CPU_MASK_STATUS_dft_done_int_mask_DEFAULT 0x00000001

/* SDS_INTR2_0_0 :: CPU_MASK_STATUS :: mi2c_int_mask [09:09] */
#define BCHP_SDS_INTR2_0_0_CPU_MASK_STATUS_mi2c_int_mask_MASK      0x00000200
#define BCHP_SDS_INTR2_0_0_CPU_MASK_STATUS_mi2c_int_mask_SHIFT     9
#define BCHP_SDS_INTR2_0_0_CPU_MASK_STATUS_mi2c_int_mask_DEFAULT   0x00000001

/* SDS_INTR2_0_0 :: CPU_MASK_STATUS :: ahb_out_lock_mask [08:08] */
#define BCHP_SDS_INTR2_0_0_CPU_MASK_STATUS_ahb_out_lock_mask_MASK  0x00000100
#define BCHP_SDS_INTR2_0_0_CPU_MASK_STATUS_ahb_out_lock_mask_SHIFT 8
#define BCHP_SDS_INTR2_0_0_CPU_MASK_STATUS_ahb_out_lock_mask_DEFAULT 0x00000001

/* SDS_INTR2_0_0 :: CPU_MASK_STATUS :: ahb_in_lock_mask [07:07] */
#define BCHP_SDS_INTR2_0_0_CPU_MASK_STATUS_ahb_in_lock_mask_MASK   0x00000080
#define BCHP_SDS_INTR2_0_0_CPU_MASK_STATUS_ahb_in_lock_mask_SHIFT  7
#define BCHP_SDS_INTR2_0_0_CPU_MASK_STATUS_ahb_in_lock_mask_DEFAULT 0x00000001

/* SDS_INTR2_0_0 :: CPU_MASK_STATUS :: rvb_out_lock_mask [06:06] */
#define BCHP_SDS_INTR2_0_0_CPU_MASK_STATUS_rvb_out_lock_mask_MASK  0x00000040
#define BCHP_SDS_INTR2_0_0_CPU_MASK_STATUS_rvb_out_lock_mask_SHIFT 6
#define BCHP_SDS_INTR2_0_0_CPU_MASK_STATUS_rvb_out_lock_mask_DEFAULT 0x00000001

/* SDS_INTR2_0_0 :: CPU_MASK_STATUS :: rvb_in_lock_mask [05:05] */
#define BCHP_SDS_INTR2_0_0_CPU_MASK_STATUS_rvb_in_lock_mask_MASK   0x00000020
#define BCHP_SDS_INTR2_0_0_CPU_MASK_STATUS_rvb_in_lock_mask_SHIFT  5
#define BCHP_SDS_INTR2_0_0_CPU_MASK_STATUS_rvb_in_lock_mask_DEFAULT 0x00000001

/* SDS_INTR2_0_0 :: CPU_MASK_STATUS :: vit_out_sync_mask [04:04] */
#define BCHP_SDS_INTR2_0_0_CPU_MASK_STATUS_vit_out_sync_mask_MASK  0x00000010
#define BCHP_SDS_INTR2_0_0_CPU_MASK_STATUS_vit_out_sync_mask_SHIFT 4
#define BCHP_SDS_INTR2_0_0_CPU_MASK_STATUS_vit_out_sync_mask_DEFAULT 0x00000001

/* SDS_INTR2_0_0 :: CPU_MASK_STATUS :: vit_in_sync_mask [03:03] */
#define BCHP_SDS_INTR2_0_0_CPU_MASK_STATUS_vit_in_sync_mask_MASK   0x00000008
#define BCHP_SDS_INTR2_0_0_CPU_MASK_STATUS_vit_in_sync_mask_SHIFT  3
#define BCHP_SDS_INTR2_0_0_CPU_MASK_STATUS_vit_in_sync_mask_DEFAULT 0x00000001

/* SDS_INTR2_0_0 :: CPU_MASK_STATUS :: fecii_ov_mask [02:02] */
#define BCHP_SDS_INTR2_0_0_CPU_MASK_STATUS_fecii_ov_mask_MASK      0x00000004
#define BCHP_SDS_INTR2_0_0_CPU_MASK_STATUS_fecii_ov_mask_SHIFT     2
#define BCHP_SDS_INTR2_0_0_CPU_MASK_STATUS_fecii_ov_mask_DEFAULT   0x00000001

/* SDS_INTR2_0_0 :: CPU_MASK_STATUS :: fecii_out_lock_mask [01:01] */
#define BCHP_SDS_INTR2_0_0_CPU_MASK_STATUS_fecii_out_lock_mask_MASK 0x00000002
#define BCHP_SDS_INTR2_0_0_CPU_MASK_STATUS_fecii_out_lock_mask_SHIFT 1
#define BCHP_SDS_INTR2_0_0_CPU_MASK_STATUS_fecii_out_lock_mask_DEFAULT 0x00000001

/* SDS_INTR2_0_0 :: CPU_MASK_STATUS :: fecii_in_lock_mask [00:00] */
#define BCHP_SDS_INTR2_0_0_CPU_MASK_STATUS_fecii_in_lock_mask_MASK 0x00000001
#define BCHP_SDS_INTR2_0_0_CPU_MASK_STATUS_fecii_in_lock_mask_SHIFT 0
#define BCHP_SDS_INTR2_0_0_CPU_MASK_STATUS_fecii_in_lock_mask_DEFAULT 0x00000001

/***************************************************************************
 *CPU_MASK_SET - CPU interrupt Mask Set Register
 ***************************************************************************/
/* SDS_INTR2_0_0 :: CPU_MASK_SET :: reserved_for_eco0 [31:30] */
#define BCHP_SDS_INTR2_0_0_CPU_MASK_SET_reserved_for_eco0_MASK     0xc0000000
#define BCHP_SDS_INTR2_0_0_CPU_MASK_SET_reserved_for_eco0_SHIFT    30
#define BCHP_SDS_INTR2_0_0_CPU_MASK_SET_reserved_for_eco0_DEFAULT  0x00000000

/* SDS_INTR2_0_0 :: CPU_MASK_SET :: dafe_loop_ramp_err_mask [29:29] */
#define BCHP_SDS_INTR2_0_0_CPU_MASK_SET_dafe_loop_ramp_err_mask_MASK 0x20000000
#define BCHP_SDS_INTR2_0_0_CPU_MASK_SET_dafe_loop_ramp_err_mask_SHIFT 29
#define BCHP_SDS_INTR2_0_0_CPU_MASK_SET_dafe_loop_ramp_err_mask_DEFAULT 0x00000001

/* SDS_INTR2_0_0 :: CPU_MASK_SET :: hp_frame_boundary_mask [28:28] */
#define BCHP_SDS_INTR2_0_0_CPU_MASK_SET_hp_frame_boundary_mask_MASK 0x10000000
#define BCHP_SDS_INTR2_0_0_CPU_MASK_SET_hp_frame_boundary_mask_SHIFT 28
#define BCHP_SDS_INTR2_0_0_CPU_MASK_SET_hp_frame_boundary_mask_DEFAULT 0x00000001

/* SDS_INTR2_0_0 :: CPU_MASK_SET :: hp_frof_change_mask [27:27] */
#define BCHP_SDS_INTR2_0_0_CPU_MASK_SET_hp_frof_change_mask_MASK   0x08000000
#define BCHP_SDS_INTR2_0_0_CPU_MASK_SET_hp_frof_change_mask_SHIFT  27
#define BCHP_SDS_INTR2_0_0_CPU_MASK_SET_hp_frof_change_mask_DEFAULT 0x00000001

/* SDS_INTR2_0_0 :: CPU_MASK_SET :: hp_reacq_mask [26:26] */
#define BCHP_SDS_INTR2_0_0_CPU_MASK_SET_hp_reacq_mask_MASK         0x04000000
#define BCHP_SDS_INTR2_0_0_CPU_MASK_SET_hp_reacq_mask_SHIFT        26
#define BCHP_SDS_INTR2_0_0_CPU_MASK_SET_hp_reacq_mask_DEFAULT      0x00000001

/* SDS_INTR2_0_0 :: CPU_MASK_SET :: hp_pk_smpl_cmlt_mask [25:25] */
#define BCHP_SDS_INTR2_0_0_CPU_MASK_SET_hp_pk_smpl_cmlt_mask_MASK  0x02000000
#define BCHP_SDS_INTR2_0_0_CPU_MASK_SET_hp_pk_smpl_cmlt_mask_SHIFT 25
#define BCHP_SDS_INTR2_0_0_CPU_MASK_SET_hp_pk_smpl_cmlt_mask_DEFAULT 0x00000001

/* SDS_INTR2_0_0 :: CPU_MASK_SET :: hp_state_change_mask [24:24] */
#define BCHP_SDS_INTR2_0_0_CPU_MASK_SET_hp_state_change_mask_MASK  0x01000000
#define BCHP_SDS_INTR2_0_0_CPU_MASK_SET_hp_state_change_mask_SHIFT 24
#define BCHP_SDS_INTR2_0_0_CPU_MASK_SET_hp_state_change_mask_DEFAULT 0x00000001

/* SDS_INTR2_0_0 :: CPU_MASK_SET :: hp_state_match_mask [23:23] */
#define BCHP_SDS_INTR2_0_0_CPU_MASK_SET_hp_state_match_mask_MASK   0x00800000
#define BCHP_SDS_INTR2_0_0_CPU_MASK_SET_hp_state_match_mask_SHIFT  23
#define BCHP_SDS_INTR2_0_0_CPU_MASK_SET_hp_state_match_mask_DEFAULT 0x00000001

/* SDS_INTR2_0_0 :: CPU_MASK_SET :: bclktimer_int_mask [22:22] */
#define BCHP_SDS_INTR2_0_0_CPU_MASK_SET_bclktimer_int_mask_MASK    0x00400000
#define BCHP_SDS_INTR2_0_0_CPU_MASK_SET_bclktimer_int_mask_SHIFT   22
#define BCHP_SDS_INTR2_0_0_CPU_MASK_SET_bclktimer_int_mask_DEFAULT 0x00000001

/* SDS_INTR2_0_0 :: CPU_MASK_SET :: bertimer_int_mask [21:21] */
#define BCHP_SDS_INTR2_0_0_CPU_MASK_SET_bertimer_int_mask_MASK     0x00200000
#define BCHP_SDS_INTR2_0_0_CPU_MASK_SET_bertimer_int_mask_SHIFT    21
#define BCHP_SDS_INTR2_0_0_CPU_MASK_SET_bertimer_int_mask_DEFAULT  0x00000001

/* SDS_INTR2_0_0 :: CPU_MASK_SET :: gentimer3_int_mask [20:20] */
#define BCHP_SDS_INTR2_0_0_CPU_MASK_SET_gentimer3_int_mask_MASK    0x00100000
#define BCHP_SDS_INTR2_0_0_CPU_MASK_SET_gentimer3_int_mask_SHIFT   20
#define BCHP_SDS_INTR2_0_0_CPU_MASK_SET_gentimer3_int_mask_DEFAULT 0x00000001

/* SDS_INTR2_0_0 :: CPU_MASK_SET :: gentimer2_int_mask [19:19] */
#define BCHP_SDS_INTR2_0_0_CPU_MASK_SET_gentimer2_int_mask_MASK    0x00080000
#define BCHP_SDS_INTR2_0_0_CPU_MASK_SET_gentimer2_int_mask_SHIFT   19
#define BCHP_SDS_INTR2_0_0_CPU_MASK_SET_gentimer2_int_mask_DEFAULT 0x00000001

/* SDS_INTR2_0_0 :: CPU_MASK_SET :: gentimer1_int_mask [18:18] */
#define BCHP_SDS_INTR2_0_0_CPU_MASK_SET_gentimer1_int_mask_MASK    0x00040000
#define BCHP_SDS_INTR2_0_0_CPU_MASK_SET_gentimer1_int_mask_SHIFT   18
#define BCHP_SDS_INTR2_0_0_CPU_MASK_SET_gentimer1_int_mask_DEFAULT 0x00000001

/* SDS_INTR2_0_0 :: CPU_MASK_SET :: agc_3stage_mask [17:17] */
#define BCHP_SDS_INTR2_0_0_CPU_MASK_SET_agc_3stage_mask_MASK       0x00020000
#define BCHP_SDS_INTR2_0_0_CPU_MASK_SET_agc_3stage_mask_SHIFT      17
#define BCHP_SDS_INTR2_0_0_CPU_MASK_SET_agc_3stage_mask_DEFAULT    0x00000001

/* SDS_INTR2_0_0 :: CPU_MASK_SET :: mixpll_out_lock_mask [16:16] */
#define BCHP_SDS_INTR2_0_0_CPU_MASK_SET_mixpll_out_lock_mask_MASK  0x00010000
#define BCHP_SDS_INTR2_0_0_CPU_MASK_SET_mixpll_out_lock_mask_SHIFT 16
#define BCHP_SDS_INTR2_0_0_CPU_MASK_SET_mixpll_out_lock_mask_DEFAULT 0x00000001

/* SDS_INTR2_0_0 :: CPU_MASK_SET :: refpll_out_lock_mask [15:15] */
#define BCHP_SDS_INTR2_0_0_CPU_MASK_SET_refpll_out_lock_mask_MASK  0x00008000
#define BCHP_SDS_INTR2_0_0_CPU_MASK_SET_refpll_out_lock_mask_SHIFT 15
#define BCHP_SDS_INTR2_0_0_CPU_MASK_SET_refpll_out_lock_mask_DEFAULT 0x00000001

/* SDS_INTR2_0_0 :: CPU_MASK_SET :: opll_out_lock_mask [14:14] */
#define BCHP_SDS_INTR2_0_0_CPU_MASK_SET_opll_out_lock_mask_MASK    0x00004000
#define BCHP_SDS_INTR2_0_0_CPU_MASK_SET_opll_out_lock_mask_SHIFT   14
#define BCHP_SDS_INTR2_0_0_CPU_MASK_SET_opll_out_lock_mask_DEFAULT 0x00000001

/* SDS_INTR2_0_0 :: CPU_MASK_SET :: opll_in_lock_mask [13:13] */
#define BCHP_SDS_INTR2_0_0_CPU_MASK_SET_opll_in_lock_mask_MASK     0x00002000
#define BCHP_SDS_INTR2_0_0_CPU_MASK_SET_opll_in_lock_mask_SHIFT    13
#define BCHP_SDS_INTR2_0_0_CPU_MASK_SET_opll_in_lock_mask_DEFAULT  0x00000001

/* SDS_INTR2_0_0 :: CPU_MASK_SET :: spll_out_lock_mask [12:12] */
#define BCHP_SDS_INTR2_0_0_CPU_MASK_SET_spll_out_lock_mask_MASK    0x00001000
#define BCHP_SDS_INTR2_0_0_CPU_MASK_SET_spll_out_lock_mask_SHIFT   12
#define BCHP_SDS_INTR2_0_0_CPU_MASK_SET_spll_out_lock_mask_DEFAULT 0x00000001

/* SDS_INTR2_0_0 :: CPU_MASK_SET :: spll_in_lock_mask [11:11] */
#define BCHP_SDS_INTR2_0_0_CPU_MASK_SET_spll_in_lock_mask_MASK     0x00000800
#define BCHP_SDS_INTR2_0_0_CPU_MASK_SET_spll_in_lock_mask_SHIFT    11
#define BCHP_SDS_INTR2_0_0_CPU_MASK_SET_spll_in_lock_mask_DEFAULT  0x00000001

/* SDS_INTR2_0_0 :: CPU_MASK_SET :: dft_done_int_mask [10:10] */
#define BCHP_SDS_INTR2_0_0_CPU_MASK_SET_dft_done_int_mask_MASK     0x00000400
#define BCHP_SDS_INTR2_0_0_CPU_MASK_SET_dft_done_int_mask_SHIFT    10
#define BCHP_SDS_INTR2_0_0_CPU_MASK_SET_dft_done_int_mask_DEFAULT  0x00000001

/* SDS_INTR2_0_0 :: CPU_MASK_SET :: mi2c_int_mask [09:09] */
#define BCHP_SDS_INTR2_0_0_CPU_MASK_SET_mi2c_int_mask_MASK         0x00000200
#define BCHP_SDS_INTR2_0_0_CPU_MASK_SET_mi2c_int_mask_SHIFT        9
#define BCHP_SDS_INTR2_0_0_CPU_MASK_SET_mi2c_int_mask_DEFAULT      0x00000001

/* SDS_INTR2_0_0 :: CPU_MASK_SET :: ahb_out_lock_mask [08:08] */
#define BCHP_SDS_INTR2_0_0_CPU_MASK_SET_ahb_out_lock_mask_MASK     0x00000100
#define BCHP_SDS_INTR2_0_0_CPU_MASK_SET_ahb_out_lock_mask_SHIFT    8
#define BCHP_SDS_INTR2_0_0_CPU_MASK_SET_ahb_out_lock_mask_DEFAULT  0x00000001

/* SDS_INTR2_0_0 :: CPU_MASK_SET :: ahb_in_lock_mask [07:07] */
#define BCHP_SDS_INTR2_0_0_CPU_MASK_SET_ahb_in_lock_mask_MASK      0x00000080
#define BCHP_SDS_INTR2_0_0_CPU_MASK_SET_ahb_in_lock_mask_SHIFT     7
#define BCHP_SDS_INTR2_0_0_CPU_MASK_SET_ahb_in_lock_mask_DEFAULT   0x00000001

/* SDS_INTR2_0_0 :: CPU_MASK_SET :: rvb_out_lock_mask [06:06] */
#define BCHP_SDS_INTR2_0_0_CPU_MASK_SET_rvb_out_lock_mask_MASK     0x00000040
#define BCHP_SDS_INTR2_0_0_CPU_MASK_SET_rvb_out_lock_mask_SHIFT    6
#define BCHP_SDS_INTR2_0_0_CPU_MASK_SET_rvb_out_lock_mask_DEFAULT  0x00000001

/* SDS_INTR2_0_0 :: CPU_MASK_SET :: rvb_in_lock_mask [05:05] */
#define BCHP_SDS_INTR2_0_0_CPU_MASK_SET_rvb_in_lock_mask_MASK      0x00000020
#define BCHP_SDS_INTR2_0_0_CPU_MASK_SET_rvb_in_lock_mask_SHIFT     5
#define BCHP_SDS_INTR2_0_0_CPU_MASK_SET_rvb_in_lock_mask_DEFAULT   0x00000001

/* SDS_INTR2_0_0 :: CPU_MASK_SET :: vit_out_sync_mask [04:04] */
#define BCHP_SDS_INTR2_0_0_CPU_MASK_SET_vit_out_sync_mask_MASK     0x00000010
#define BCHP_SDS_INTR2_0_0_CPU_MASK_SET_vit_out_sync_mask_SHIFT    4
#define BCHP_SDS_INTR2_0_0_CPU_MASK_SET_vit_out_sync_mask_DEFAULT  0x00000001

/* SDS_INTR2_0_0 :: CPU_MASK_SET :: vit_in_sync_mask [03:03] */
#define BCHP_SDS_INTR2_0_0_CPU_MASK_SET_vit_in_sync_mask_MASK      0x00000008
#define BCHP_SDS_INTR2_0_0_CPU_MASK_SET_vit_in_sync_mask_SHIFT     3
#define BCHP_SDS_INTR2_0_0_CPU_MASK_SET_vit_in_sync_mask_DEFAULT   0x00000001

/* SDS_INTR2_0_0 :: CPU_MASK_SET :: fecii_ov_mask [02:02] */
#define BCHP_SDS_INTR2_0_0_CPU_MASK_SET_fecii_ov_mask_MASK         0x00000004
#define BCHP_SDS_INTR2_0_0_CPU_MASK_SET_fecii_ov_mask_SHIFT        2
#define BCHP_SDS_INTR2_0_0_CPU_MASK_SET_fecii_ov_mask_DEFAULT      0x00000001

/* SDS_INTR2_0_0 :: CPU_MASK_SET :: fecii_out_lock_mask [01:01] */
#define BCHP_SDS_INTR2_0_0_CPU_MASK_SET_fecii_out_lock_mask_MASK   0x00000002
#define BCHP_SDS_INTR2_0_0_CPU_MASK_SET_fecii_out_lock_mask_SHIFT  1
#define BCHP_SDS_INTR2_0_0_CPU_MASK_SET_fecii_out_lock_mask_DEFAULT 0x00000001

/* SDS_INTR2_0_0 :: CPU_MASK_SET :: fecii_in_lock_mask [00:00] */
#define BCHP_SDS_INTR2_0_0_CPU_MASK_SET_fecii_in_lock_mask_MASK    0x00000001
#define BCHP_SDS_INTR2_0_0_CPU_MASK_SET_fecii_in_lock_mask_SHIFT   0
#define BCHP_SDS_INTR2_0_0_CPU_MASK_SET_fecii_in_lock_mask_DEFAULT 0x00000001

/***************************************************************************
 *CPU_MASK_CLEAR - CPU interrupt Mask Clear Register
 ***************************************************************************/
/* SDS_INTR2_0_0 :: CPU_MASK_CLEAR :: reserved_for_eco0 [31:30] */
#define BCHP_SDS_INTR2_0_0_CPU_MASK_CLEAR_reserved_for_eco0_MASK   0xc0000000
#define BCHP_SDS_INTR2_0_0_CPU_MASK_CLEAR_reserved_for_eco0_SHIFT  30
#define BCHP_SDS_INTR2_0_0_CPU_MASK_CLEAR_reserved_for_eco0_DEFAULT 0x00000000

/* SDS_INTR2_0_0 :: CPU_MASK_CLEAR :: dafe_loop_ramp_err_mask [29:29] */
#define BCHP_SDS_INTR2_0_0_CPU_MASK_CLEAR_dafe_loop_ramp_err_mask_MASK 0x20000000
#define BCHP_SDS_INTR2_0_0_CPU_MASK_CLEAR_dafe_loop_ramp_err_mask_SHIFT 29
#define BCHP_SDS_INTR2_0_0_CPU_MASK_CLEAR_dafe_loop_ramp_err_mask_DEFAULT 0x00000001

/* SDS_INTR2_0_0 :: CPU_MASK_CLEAR :: hp_frame_boundary_mask [28:28] */
#define BCHP_SDS_INTR2_0_0_CPU_MASK_CLEAR_hp_frame_boundary_mask_MASK 0x10000000
#define BCHP_SDS_INTR2_0_0_CPU_MASK_CLEAR_hp_frame_boundary_mask_SHIFT 28
#define BCHP_SDS_INTR2_0_0_CPU_MASK_CLEAR_hp_frame_boundary_mask_DEFAULT 0x00000001

/* SDS_INTR2_0_0 :: CPU_MASK_CLEAR :: hp_frof_change_mask [27:27] */
#define BCHP_SDS_INTR2_0_0_CPU_MASK_CLEAR_hp_frof_change_mask_MASK 0x08000000
#define BCHP_SDS_INTR2_0_0_CPU_MASK_CLEAR_hp_frof_change_mask_SHIFT 27
#define BCHP_SDS_INTR2_0_0_CPU_MASK_CLEAR_hp_frof_change_mask_DEFAULT 0x00000001

/* SDS_INTR2_0_0 :: CPU_MASK_CLEAR :: hp_reacq_mask [26:26] */
#define BCHP_SDS_INTR2_0_0_CPU_MASK_CLEAR_hp_reacq_mask_MASK       0x04000000
#define BCHP_SDS_INTR2_0_0_CPU_MASK_CLEAR_hp_reacq_mask_SHIFT      26
#define BCHP_SDS_INTR2_0_0_CPU_MASK_CLEAR_hp_reacq_mask_DEFAULT    0x00000001

/* SDS_INTR2_0_0 :: CPU_MASK_CLEAR :: hp_pk_smpl_cmlt_mask [25:25] */
#define BCHP_SDS_INTR2_0_0_CPU_MASK_CLEAR_hp_pk_smpl_cmlt_mask_MASK 0x02000000
#define BCHP_SDS_INTR2_0_0_CPU_MASK_CLEAR_hp_pk_smpl_cmlt_mask_SHIFT 25
#define BCHP_SDS_INTR2_0_0_CPU_MASK_CLEAR_hp_pk_smpl_cmlt_mask_DEFAULT 0x00000001

/* SDS_INTR2_0_0 :: CPU_MASK_CLEAR :: hp_state_change_mask [24:24] */
#define BCHP_SDS_INTR2_0_0_CPU_MASK_CLEAR_hp_state_change_mask_MASK 0x01000000
#define BCHP_SDS_INTR2_0_0_CPU_MASK_CLEAR_hp_state_change_mask_SHIFT 24
#define BCHP_SDS_INTR2_0_0_CPU_MASK_CLEAR_hp_state_change_mask_DEFAULT 0x00000001

/* SDS_INTR2_0_0 :: CPU_MASK_CLEAR :: hp_state_match_mask [23:23] */
#define BCHP_SDS_INTR2_0_0_CPU_MASK_CLEAR_hp_state_match_mask_MASK 0x00800000
#define BCHP_SDS_INTR2_0_0_CPU_MASK_CLEAR_hp_state_match_mask_SHIFT 23
#define BCHP_SDS_INTR2_0_0_CPU_MASK_CLEAR_hp_state_match_mask_DEFAULT 0x00000001

/* SDS_INTR2_0_0 :: CPU_MASK_CLEAR :: bclktimer_int_mask [22:22] */
#define BCHP_SDS_INTR2_0_0_CPU_MASK_CLEAR_bclktimer_int_mask_MASK  0x00400000
#define BCHP_SDS_INTR2_0_0_CPU_MASK_CLEAR_bclktimer_int_mask_SHIFT 22
#define BCHP_SDS_INTR2_0_0_CPU_MASK_CLEAR_bclktimer_int_mask_DEFAULT 0x00000001

/* SDS_INTR2_0_0 :: CPU_MASK_CLEAR :: bertimer_int_mask [21:21] */
#define BCHP_SDS_INTR2_0_0_CPU_MASK_CLEAR_bertimer_int_mask_MASK   0x00200000
#define BCHP_SDS_INTR2_0_0_CPU_MASK_CLEAR_bertimer_int_mask_SHIFT  21
#define BCHP_SDS_INTR2_0_0_CPU_MASK_CLEAR_bertimer_int_mask_DEFAULT 0x00000001

/* SDS_INTR2_0_0 :: CPU_MASK_CLEAR :: gentimer3_int_mask [20:20] */
#define BCHP_SDS_INTR2_0_0_CPU_MASK_CLEAR_gentimer3_int_mask_MASK  0x00100000
#define BCHP_SDS_INTR2_0_0_CPU_MASK_CLEAR_gentimer3_int_mask_SHIFT 20
#define BCHP_SDS_INTR2_0_0_CPU_MASK_CLEAR_gentimer3_int_mask_DEFAULT 0x00000001

/* SDS_INTR2_0_0 :: CPU_MASK_CLEAR :: gentimer2_int_mask [19:19] */
#define BCHP_SDS_INTR2_0_0_CPU_MASK_CLEAR_gentimer2_int_mask_MASK  0x00080000
#define BCHP_SDS_INTR2_0_0_CPU_MASK_CLEAR_gentimer2_int_mask_SHIFT 19
#define BCHP_SDS_INTR2_0_0_CPU_MASK_CLEAR_gentimer2_int_mask_DEFAULT 0x00000001

/* SDS_INTR2_0_0 :: CPU_MASK_CLEAR :: gentimer1_int_mask [18:18] */
#define BCHP_SDS_INTR2_0_0_CPU_MASK_CLEAR_gentimer1_int_mask_MASK  0x00040000
#define BCHP_SDS_INTR2_0_0_CPU_MASK_CLEAR_gentimer1_int_mask_SHIFT 18
#define BCHP_SDS_INTR2_0_0_CPU_MASK_CLEAR_gentimer1_int_mask_DEFAULT 0x00000001

/* SDS_INTR2_0_0 :: CPU_MASK_CLEAR :: agc_3stage_mask [17:17] */
#define BCHP_SDS_INTR2_0_0_CPU_MASK_CLEAR_agc_3stage_mask_MASK     0x00020000
#define BCHP_SDS_INTR2_0_0_CPU_MASK_CLEAR_agc_3stage_mask_SHIFT    17
#define BCHP_SDS_INTR2_0_0_CPU_MASK_CLEAR_agc_3stage_mask_DEFAULT  0x00000001

/* SDS_INTR2_0_0 :: CPU_MASK_CLEAR :: mixpll_out_lock_mask [16:16] */
#define BCHP_SDS_INTR2_0_0_CPU_MASK_CLEAR_mixpll_out_lock_mask_MASK 0x00010000
#define BCHP_SDS_INTR2_0_0_CPU_MASK_CLEAR_mixpll_out_lock_mask_SHIFT 16
#define BCHP_SDS_INTR2_0_0_CPU_MASK_CLEAR_mixpll_out_lock_mask_DEFAULT 0x00000001

/* SDS_INTR2_0_0 :: CPU_MASK_CLEAR :: refpll_out_lock_mask [15:15] */
#define BCHP_SDS_INTR2_0_0_CPU_MASK_CLEAR_refpll_out_lock_mask_MASK 0x00008000
#define BCHP_SDS_INTR2_0_0_CPU_MASK_CLEAR_refpll_out_lock_mask_SHIFT 15
#define BCHP_SDS_INTR2_0_0_CPU_MASK_CLEAR_refpll_out_lock_mask_DEFAULT 0x00000001

/* SDS_INTR2_0_0 :: CPU_MASK_CLEAR :: opll_out_lock_mask [14:14] */
#define BCHP_SDS_INTR2_0_0_CPU_MASK_CLEAR_opll_out_lock_mask_MASK  0x00004000
#define BCHP_SDS_INTR2_0_0_CPU_MASK_CLEAR_opll_out_lock_mask_SHIFT 14
#define BCHP_SDS_INTR2_0_0_CPU_MASK_CLEAR_opll_out_lock_mask_DEFAULT 0x00000001

/* SDS_INTR2_0_0 :: CPU_MASK_CLEAR :: opll_in_lock_mask [13:13] */
#define BCHP_SDS_INTR2_0_0_CPU_MASK_CLEAR_opll_in_lock_mask_MASK   0x00002000
#define BCHP_SDS_INTR2_0_0_CPU_MASK_CLEAR_opll_in_lock_mask_SHIFT  13
#define BCHP_SDS_INTR2_0_0_CPU_MASK_CLEAR_opll_in_lock_mask_DEFAULT 0x00000001

/* SDS_INTR2_0_0 :: CPU_MASK_CLEAR :: spll_out_lock_mask [12:12] */
#define BCHP_SDS_INTR2_0_0_CPU_MASK_CLEAR_spll_out_lock_mask_MASK  0x00001000
#define BCHP_SDS_INTR2_0_0_CPU_MASK_CLEAR_spll_out_lock_mask_SHIFT 12
#define BCHP_SDS_INTR2_0_0_CPU_MASK_CLEAR_spll_out_lock_mask_DEFAULT 0x00000001

/* SDS_INTR2_0_0 :: CPU_MASK_CLEAR :: spll_in_lock_mask [11:11] */
#define BCHP_SDS_INTR2_0_0_CPU_MASK_CLEAR_spll_in_lock_mask_MASK   0x00000800
#define BCHP_SDS_INTR2_0_0_CPU_MASK_CLEAR_spll_in_lock_mask_SHIFT  11
#define BCHP_SDS_INTR2_0_0_CPU_MASK_CLEAR_spll_in_lock_mask_DEFAULT 0x00000001

/* SDS_INTR2_0_0 :: CPU_MASK_CLEAR :: dft_done_int_mask [10:10] */
#define BCHP_SDS_INTR2_0_0_CPU_MASK_CLEAR_dft_done_int_mask_MASK   0x00000400
#define BCHP_SDS_INTR2_0_0_CPU_MASK_CLEAR_dft_done_int_mask_SHIFT  10
#define BCHP_SDS_INTR2_0_0_CPU_MASK_CLEAR_dft_done_int_mask_DEFAULT 0x00000001

/* SDS_INTR2_0_0 :: CPU_MASK_CLEAR :: mi2c_int_mask [09:09] */
#define BCHP_SDS_INTR2_0_0_CPU_MASK_CLEAR_mi2c_int_mask_MASK       0x00000200
#define BCHP_SDS_INTR2_0_0_CPU_MASK_CLEAR_mi2c_int_mask_SHIFT      9
#define BCHP_SDS_INTR2_0_0_CPU_MASK_CLEAR_mi2c_int_mask_DEFAULT    0x00000001

/* SDS_INTR2_0_0 :: CPU_MASK_CLEAR :: ahb_out_lock_mask [08:08] */
#define BCHP_SDS_INTR2_0_0_CPU_MASK_CLEAR_ahb_out_lock_mask_MASK   0x00000100
#define BCHP_SDS_INTR2_0_0_CPU_MASK_CLEAR_ahb_out_lock_mask_SHIFT  8
#define BCHP_SDS_INTR2_0_0_CPU_MASK_CLEAR_ahb_out_lock_mask_DEFAULT 0x00000001

/* SDS_INTR2_0_0 :: CPU_MASK_CLEAR :: ahb_in_lock_mask [07:07] */
#define BCHP_SDS_INTR2_0_0_CPU_MASK_CLEAR_ahb_in_lock_mask_MASK    0x00000080
#define BCHP_SDS_INTR2_0_0_CPU_MASK_CLEAR_ahb_in_lock_mask_SHIFT   7
#define BCHP_SDS_INTR2_0_0_CPU_MASK_CLEAR_ahb_in_lock_mask_DEFAULT 0x00000001

/* SDS_INTR2_0_0 :: CPU_MASK_CLEAR :: rvb_out_lock_mask [06:06] */
#define BCHP_SDS_INTR2_0_0_CPU_MASK_CLEAR_rvb_out_lock_mask_MASK   0x00000040
#define BCHP_SDS_INTR2_0_0_CPU_MASK_CLEAR_rvb_out_lock_mask_SHIFT  6
#define BCHP_SDS_INTR2_0_0_CPU_MASK_CLEAR_rvb_out_lock_mask_DEFAULT 0x00000001

/* SDS_INTR2_0_0 :: CPU_MASK_CLEAR :: rvb_in_lock_mask [05:05] */
#define BCHP_SDS_INTR2_0_0_CPU_MASK_CLEAR_rvb_in_lock_mask_MASK    0x00000020
#define BCHP_SDS_INTR2_0_0_CPU_MASK_CLEAR_rvb_in_lock_mask_SHIFT   5
#define BCHP_SDS_INTR2_0_0_CPU_MASK_CLEAR_rvb_in_lock_mask_DEFAULT 0x00000001

/* SDS_INTR2_0_0 :: CPU_MASK_CLEAR :: vit_out_sync_mask [04:04] */
#define BCHP_SDS_INTR2_0_0_CPU_MASK_CLEAR_vit_out_sync_mask_MASK   0x00000010
#define BCHP_SDS_INTR2_0_0_CPU_MASK_CLEAR_vit_out_sync_mask_SHIFT  4
#define BCHP_SDS_INTR2_0_0_CPU_MASK_CLEAR_vit_out_sync_mask_DEFAULT 0x00000001

/* SDS_INTR2_0_0 :: CPU_MASK_CLEAR :: vit_in_sync_mask [03:03] */
#define BCHP_SDS_INTR2_0_0_CPU_MASK_CLEAR_vit_in_sync_mask_MASK    0x00000008
#define BCHP_SDS_INTR2_0_0_CPU_MASK_CLEAR_vit_in_sync_mask_SHIFT   3
#define BCHP_SDS_INTR2_0_0_CPU_MASK_CLEAR_vit_in_sync_mask_DEFAULT 0x00000001

/* SDS_INTR2_0_0 :: CPU_MASK_CLEAR :: fecii_ov_mask [02:02] */
#define BCHP_SDS_INTR2_0_0_CPU_MASK_CLEAR_fecii_ov_mask_MASK       0x00000004
#define BCHP_SDS_INTR2_0_0_CPU_MASK_CLEAR_fecii_ov_mask_SHIFT      2
#define BCHP_SDS_INTR2_0_0_CPU_MASK_CLEAR_fecii_ov_mask_DEFAULT    0x00000001

/* SDS_INTR2_0_0 :: CPU_MASK_CLEAR :: fecii_out_lock_mask [01:01] */
#define BCHP_SDS_INTR2_0_0_CPU_MASK_CLEAR_fecii_out_lock_mask_MASK 0x00000002
#define BCHP_SDS_INTR2_0_0_CPU_MASK_CLEAR_fecii_out_lock_mask_SHIFT 1
#define BCHP_SDS_INTR2_0_0_CPU_MASK_CLEAR_fecii_out_lock_mask_DEFAULT 0x00000001

/* SDS_INTR2_0_0 :: CPU_MASK_CLEAR :: fecii_in_lock_mask [00:00] */
#define BCHP_SDS_INTR2_0_0_CPU_MASK_CLEAR_fecii_in_lock_mask_MASK  0x00000001
#define BCHP_SDS_INTR2_0_0_CPU_MASK_CLEAR_fecii_in_lock_mask_SHIFT 0
#define BCHP_SDS_INTR2_0_0_CPU_MASK_CLEAR_fecii_in_lock_mask_DEFAULT 0x00000001

/***************************************************************************
 *PCI_STATUS - PCI interrupt Status Register
 ***************************************************************************/
/* SDS_INTR2_0_0 :: PCI_STATUS :: reserved_for_eco0 [31:30] */
#define BCHP_SDS_INTR2_0_0_PCI_STATUS_reserved_for_eco0_MASK       0xc0000000
#define BCHP_SDS_INTR2_0_0_PCI_STATUS_reserved_for_eco0_SHIFT      30
#define BCHP_SDS_INTR2_0_0_PCI_STATUS_reserved_for_eco0_DEFAULT    0x00000000

/* SDS_INTR2_0_0 :: PCI_STATUS :: dafe_loop_ramp_err [29:29] */
#define BCHP_SDS_INTR2_0_0_PCI_STATUS_dafe_loop_ramp_err_MASK      0x20000000
#define BCHP_SDS_INTR2_0_0_PCI_STATUS_dafe_loop_ramp_err_SHIFT     29
#define BCHP_SDS_INTR2_0_0_PCI_STATUS_dafe_loop_ramp_err_DEFAULT   0x00000000

/* SDS_INTR2_0_0 :: PCI_STATUS :: hp_frame_boundary [28:28] */
#define BCHP_SDS_INTR2_0_0_PCI_STATUS_hp_frame_boundary_MASK       0x10000000
#define BCHP_SDS_INTR2_0_0_PCI_STATUS_hp_frame_boundary_SHIFT      28
#define BCHP_SDS_INTR2_0_0_PCI_STATUS_hp_frame_boundary_DEFAULT    0x00000000

/* SDS_INTR2_0_0 :: PCI_STATUS :: hp_frof_change [27:27] */
#define BCHP_SDS_INTR2_0_0_PCI_STATUS_hp_frof_change_MASK          0x08000000
#define BCHP_SDS_INTR2_0_0_PCI_STATUS_hp_frof_change_SHIFT         27
#define BCHP_SDS_INTR2_0_0_PCI_STATUS_hp_frof_change_DEFAULT       0x00000000

/* SDS_INTR2_0_0 :: PCI_STATUS :: hp_reacq [26:26] */
#define BCHP_SDS_INTR2_0_0_PCI_STATUS_hp_reacq_MASK                0x04000000
#define BCHP_SDS_INTR2_0_0_PCI_STATUS_hp_reacq_SHIFT               26
#define BCHP_SDS_INTR2_0_0_PCI_STATUS_hp_reacq_DEFAULT             0x00000000

/* SDS_INTR2_0_0 :: PCI_STATUS :: hp_pk_smpl_cmlt [25:25] */
#define BCHP_SDS_INTR2_0_0_PCI_STATUS_hp_pk_smpl_cmlt_MASK         0x02000000
#define BCHP_SDS_INTR2_0_0_PCI_STATUS_hp_pk_smpl_cmlt_SHIFT        25
#define BCHP_SDS_INTR2_0_0_PCI_STATUS_hp_pk_smpl_cmlt_DEFAULT      0x00000000

/* SDS_INTR2_0_0 :: PCI_STATUS :: hp_state_change [24:24] */
#define BCHP_SDS_INTR2_0_0_PCI_STATUS_hp_state_change_MASK         0x01000000
#define BCHP_SDS_INTR2_0_0_PCI_STATUS_hp_state_change_SHIFT        24
#define BCHP_SDS_INTR2_0_0_PCI_STATUS_hp_state_change_DEFAULT      0x00000000

/* SDS_INTR2_0_0 :: PCI_STATUS :: hp_state_match [23:23] */
#define BCHP_SDS_INTR2_0_0_PCI_STATUS_hp_state_match_MASK          0x00800000
#define BCHP_SDS_INTR2_0_0_PCI_STATUS_hp_state_match_SHIFT         23
#define BCHP_SDS_INTR2_0_0_PCI_STATUS_hp_state_match_DEFAULT       0x00000000

/* SDS_INTR2_0_0 :: PCI_STATUS :: bclktimer_int [22:22] */
#define BCHP_SDS_INTR2_0_0_PCI_STATUS_bclktimer_int_MASK           0x00400000
#define BCHP_SDS_INTR2_0_0_PCI_STATUS_bclktimer_int_SHIFT          22
#define BCHP_SDS_INTR2_0_0_PCI_STATUS_bclktimer_int_DEFAULT        0x00000000

/* SDS_INTR2_0_0 :: PCI_STATUS :: bertimer_int [21:21] */
#define BCHP_SDS_INTR2_0_0_PCI_STATUS_bertimer_int_MASK            0x00200000
#define BCHP_SDS_INTR2_0_0_PCI_STATUS_bertimer_int_SHIFT           21
#define BCHP_SDS_INTR2_0_0_PCI_STATUS_bertimer_int_DEFAULT         0x00000000

/* SDS_INTR2_0_0 :: PCI_STATUS :: gentimer3_int [20:20] */
#define BCHP_SDS_INTR2_0_0_PCI_STATUS_gentimer3_int_MASK           0x00100000
#define BCHP_SDS_INTR2_0_0_PCI_STATUS_gentimer3_int_SHIFT          20
#define BCHP_SDS_INTR2_0_0_PCI_STATUS_gentimer3_int_DEFAULT        0x00000000

/* SDS_INTR2_0_0 :: PCI_STATUS :: gentimer2_int [19:19] */
#define BCHP_SDS_INTR2_0_0_PCI_STATUS_gentimer2_int_MASK           0x00080000
#define BCHP_SDS_INTR2_0_0_PCI_STATUS_gentimer2_int_SHIFT          19
#define BCHP_SDS_INTR2_0_0_PCI_STATUS_gentimer2_int_DEFAULT        0x00000000

/* SDS_INTR2_0_0 :: PCI_STATUS :: gentimer1_int [18:18] */
#define BCHP_SDS_INTR2_0_0_PCI_STATUS_gentimer1_int_MASK           0x00040000
#define BCHP_SDS_INTR2_0_0_PCI_STATUS_gentimer1_int_SHIFT          18
#define BCHP_SDS_INTR2_0_0_PCI_STATUS_gentimer1_int_DEFAULT        0x00000000

/* SDS_INTR2_0_0 :: PCI_STATUS :: agc_3stage [17:17] */
#define BCHP_SDS_INTR2_0_0_PCI_STATUS_agc_3stage_MASK              0x00020000
#define BCHP_SDS_INTR2_0_0_PCI_STATUS_agc_3stage_SHIFT             17
#define BCHP_SDS_INTR2_0_0_PCI_STATUS_agc_3stage_DEFAULT           0x00000000

/* SDS_INTR2_0_0 :: PCI_STATUS :: mixpll_out_lock [16:16] */
#define BCHP_SDS_INTR2_0_0_PCI_STATUS_mixpll_out_lock_MASK         0x00010000
#define BCHP_SDS_INTR2_0_0_PCI_STATUS_mixpll_out_lock_SHIFT        16
#define BCHP_SDS_INTR2_0_0_PCI_STATUS_mixpll_out_lock_DEFAULT      0x00000000

/* SDS_INTR2_0_0 :: PCI_STATUS :: refpll_out_lock [15:15] */
#define BCHP_SDS_INTR2_0_0_PCI_STATUS_refpll_out_lock_MASK         0x00008000
#define BCHP_SDS_INTR2_0_0_PCI_STATUS_refpll_out_lock_SHIFT        15
#define BCHP_SDS_INTR2_0_0_PCI_STATUS_refpll_out_lock_DEFAULT      0x00000000

/* SDS_INTR2_0_0 :: PCI_STATUS :: opll_out_lock [14:14] */
#define BCHP_SDS_INTR2_0_0_PCI_STATUS_opll_out_lock_MASK           0x00004000
#define BCHP_SDS_INTR2_0_0_PCI_STATUS_opll_out_lock_SHIFT          14
#define BCHP_SDS_INTR2_0_0_PCI_STATUS_opll_out_lock_DEFAULT        0x00000000

/* SDS_INTR2_0_0 :: PCI_STATUS :: opll_in_lock [13:13] */
#define BCHP_SDS_INTR2_0_0_PCI_STATUS_opll_in_lock_MASK            0x00002000
#define BCHP_SDS_INTR2_0_0_PCI_STATUS_opll_in_lock_SHIFT           13
#define BCHP_SDS_INTR2_0_0_PCI_STATUS_opll_in_lock_DEFAULT         0x00000000

/* SDS_INTR2_0_0 :: PCI_STATUS :: spll_out_lock [12:12] */
#define BCHP_SDS_INTR2_0_0_PCI_STATUS_spll_out_lock_MASK           0x00001000
#define BCHP_SDS_INTR2_0_0_PCI_STATUS_spll_out_lock_SHIFT          12
#define BCHP_SDS_INTR2_0_0_PCI_STATUS_spll_out_lock_DEFAULT        0x00000000

/* SDS_INTR2_0_0 :: PCI_STATUS :: spll_in_lock [11:11] */
#define BCHP_SDS_INTR2_0_0_PCI_STATUS_spll_in_lock_MASK            0x00000800
#define BCHP_SDS_INTR2_0_0_PCI_STATUS_spll_in_lock_SHIFT           11
#define BCHP_SDS_INTR2_0_0_PCI_STATUS_spll_in_lock_DEFAULT         0x00000000

/* SDS_INTR2_0_0 :: PCI_STATUS :: dft_done_int [10:10] */
#define BCHP_SDS_INTR2_0_0_PCI_STATUS_dft_done_int_MASK            0x00000400
#define BCHP_SDS_INTR2_0_0_PCI_STATUS_dft_done_int_SHIFT           10
#define BCHP_SDS_INTR2_0_0_PCI_STATUS_dft_done_int_DEFAULT         0x00000000

/* SDS_INTR2_0_0 :: PCI_STATUS :: mi2c_int [09:09] */
#define BCHP_SDS_INTR2_0_0_PCI_STATUS_mi2c_int_MASK                0x00000200
#define BCHP_SDS_INTR2_0_0_PCI_STATUS_mi2c_int_SHIFT               9
#define BCHP_SDS_INTR2_0_0_PCI_STATUS_mi2c_int_DEFAULT             0x00000000

/* SDS_INTR2_0_0 :: PCI_STATUS :: ahb_out_lock [08:08] */
#define BCHP_SDS_INTR2_0_0_PCI_STATUS_ahb_out_lock_MASK            0x00000100
#define BCHP_SDS_INTR2_0_0_PCI_STATUS_ahb_out_lock_SHIFT           8
#define BCHP_SDS_INTR2_0_0_PCI_STATUS_ahb_out_lock_DEFAULT         0x00000000

/* SDS_INTR2_0_0 :: PCI_STATUS :: ahb_in_lock [07:07] */
#define BCHP_SDS_INTR2_0_0_PCI_STATUS_ahb_in_lock_MASK             0x00000080
#define BCHP_SDS_INTR2_0_0_PCI_STATUS_ahb_in_lock_SHIFT            7
#define BCHP_SDS_INTR2_0_0_PCI_STATUS_ahb_in_lock_DEFAULT          0x00000000

/* SDS_INTR2_0_0 :: PCI_STATUS :: rvb_out_lock [06:06] */
#define BCHP_SDS_INTR2_0_0_PCI_STATUS_rvb_out_lock_MASK            0x00000040
#define BCHP_SDS_INTR2_0_0_PCI_STATUS_rvb_out_lock_SHIFT           6
#define BCHP_SDS_INTR2_0_0_PCI_STATUS_rvb_out_lock_DEFAULT         0x00000000

/* SDS_INTR2_0_0 :: PCI_STATUS :: rvb_in_lock [05:05] */
#define BCHP_SDS_INTR2_0_0_PCI_STATUS_rvb_in_lock_MASK             0x00000020
#define BCHP_SDS_INTR2_0_0_PCI_STATUS_rvb_in_lock_SHIFT            5
#define BCHP_SDS_INTR2_0_0_PCI_STATUS_rvb_in_lock_DEFAULT          0x00000000

/* SDS_INTR2_0_0 :: PCI_STATUS :: vit_out_sync [04:04] */
#define BCHP_SDS_INTR2_0_0_PCI_STATUS_vit_out_sync_MASK            0x00000010
#define BCHP_SDS_INTR2_0_0_PCI_STATUS_vit_out_sync_SHIFT           4
#define BCHP_SDS_INTR2_0_0_PCI_STATUS_vit_out_sync_DEFAULT         0x00000000

/* SDS_INTR2_0_0 :: PCI_STATUS :: vit_in_sync [03:03] */
#define BCHP_SDS_INTR2_0_0_PCI_STATUS_vit_in_sync_MASK             0x00000008
#define BCHP_SDS_INTR2_0_0_PCI_STATUS_vit_in_sync_SHIFT            3
#define BCHP_SDS_INTR2_0_0_PCI_STATUS_vit_in_sync_DEFAULT          0x00000000

/* SDS_INTR2_0_0 :: PCI_STATUS :: fecii_ov [02:02] */
#define BCHP_SDS_INTR2_0_0_PCI_STATUS_fecii_ov_MASK                0x00000004
#define BCHP_SDS_INTR2_0_0_PCI_STATUS_fecii_ov_SHIFT               2
#define BCHP_SDS_INTR2_0_0_PCI_STATUS_fecii_ov_DEFAULT             0x00000000

/* SDS_INTR2_0_0 :: PCI_STATUS :: fecii_out_lock [01:01] */
#define BCHP_SDS_INTR2_0_0_PCI_STATUS_fecii_out_lock_MASK          0x00000002
#define BCHP_SDS_INTR2_0_0_PCI_STATUS_fecii_out_lock_SHIFT         1
#define BCHP_SDS_INTR2_0_0_PCI_STATUS_fecii_out_lock_DEFAULT       0x00000000

/* SDS_INTR2_0_0 :: PCI_STATUS :: fecii_in_lock [00:00] */
#define BCHP_SDS_INTR2_0_0_PCI_STATUS_fecii_in_lock_MASK           0x00000001
#define BCHP_SDS_INTR2_0_0_PCI_STATUS_fecii_in_lock_SHIFT          0
#define BCHP_SDS_INTR2_0_0_PCI_STATUS_fecii_in_lock_DEFAULT        0x00000000

/***************************************************************************
 *PCI_SET - PCI interrupt Set Register
 ***************************************************************************/
/* SDS_INTR2_0_0 :: PCI_SET :: reserved_for_eco0 [31:30] */
#define BCHP_SDS_INTR2_0_0_PCI_SET_reserved_for_eco0_MASK          0xc0000000
#define BCHP_SDS_INTR2_0_0_PCI_SET_reserved_for_eco0_SHIFT         30
#define BCHP_SDS_INTR2_0_0_PCI_SET_reserved_for_eco0_DEFAULT       0x00000000

/* SDS_INTR2_0_0 :: PCI_SET :: dafe_loop_ramp_err [29:29] */
#define BCHP_SDS_INTR2_0_0_PCI_SET_dafe_loop_ramp_err_MASK         0x20000000
#define BCHP_SDS_INTR2_0_0_PCI_SET_dafe_loop_ramp_err_SHIFT        29
#define BCHP_SDS_INTR2_0_0_PCI_SET_dafe_loop_ramp_err_DEFAULT      0x00000000

/* SDS_INTR2_0_0 :: PCI_SET :: hp_frame_boundary [28:28] */
#define BCHP_SDS_INTR2_0_0_PCI_SET_hp_frame_boundary_MASK          0x10000000
#define BCHP_SDS_INTR2_0_0_PCI_SET_hp_frame_boundary_SHIFT         28
#define BCHP_SDS_INTR2_0_0_PCI_SET_hp_frame_boundary_DEFAULT       0x00000000

/* SDS_INTR2_0_0 :: PCI_SET :: hp_frof_change [27:27] */
#define BCHP_SDS_INTR2_0_0_PCI_SET_hp_frof_change_MASK             0x08000000
#define BCHP_SDS_INTR2_0_0_PCI_SET_hp_frof_change_SHIFT            27
#define BCHP_SDS_INTR2_0_0_PCI_SET_hp_frof_change_DEFAULT          0x00000000

/* SDS_INTR2_0_0 :: PCI_SET :: hp_reacq [26:26] */
#define BCHP_SDS_INTR2_0_0_PCI_SET_hp_reacq_MASK                   0x04000000
#define BCHP_SDS_INTR2_0_0_PCI_SET_hp_reacq_SHIFT                  26
#define BCHP_SDS_INTR2_0_0_PCI_SET_hp_reacq_DEFAULT                0x00000000

/* SDS_INTR2_0_0 :: PCI_SET :: hp_pk_smpl_cmlt [25:25] */
#define BCHP_SDS_INTR2_0_0_PCI_SET_hp_pk_smpl_cmlt_MASK            0x02000000
#define BCHP_SDS_INTR2_0_0_PCI_SET_hp_pk_smpl_cmlt_SHIFT           25
#define BCHP_SDS_INTR2_0_0_PCI_SET_hp_pk_smpl_cmlt_DEFAULT         0x00000000

/* SDS_INTR2_0_0 :: PCI_SET :: hp_state_change [24:24] */
#define BCHP_SDS_INTR2_0_0_PCI_SET_hp_state_change_MASK            0x01000000
#define BCHP_SDS_INTR2_0_0_PCI_SET_hp_state_change_SHIFT           24
#define BCHP_SDS_INTR2_0_0_PCI_SET_hp_state_change_DEFAULT         0x00000000

/* SDS_INTR2_0_0 :: PCI_SET :: hp_state_match [23:23] */
#define BCHP_SDS_INTR2_0_0_PCI_SET_hp_state_match_MASK             0x00800000
#define BCHP_SDS_INTR2_0_0_PCI_SET_hp_state_match_SHIFT            23
#define BCHP_SDS_INTR2_0_0_PCI_SET_hp_state_match_DEFAULT          0x00000000

/* SDS_INTR2_0_0 :: PCI_SET :: bclktimer_int [22:22] */
#define BCHP_SDS_INTR2_0_0_PCI_SET_bclktimer_int_MASK              0x00400000
#define BCHP_SDS_INTR2_0_0_PCI_SET_bclktimer_int_SHIFT             22
#define BCHP_SDS_INTR2_0_0_PCI_SET_bclktimer_int_DEFAULT           0x00000000

/* SDS_INTR2_0_0 :: PCI_SET :: bertimer_int [21:21] */
#define BCHP_SDS_INTR2_0_0_PCI_SET_bertimer_int_MASK               0x00200000
#define BCHP_SDS_INTR2_0_0_PCI_SET_bertimer_int_SHIFT              21
#define BCHP_SDS_INTR2_0_0_PCI_SET_bertimer_int_DEFAULT            0x00000000

/* SDS_INTR2_0_0 :: PCI_SET :: gentimer3_int [20:20] */
#define BCHP_SDS_INTR2_0_0_PCI_SET_gentimer3_int_MASK              0x00100000
#define BCHP_SDS_INTR2_0_0_PCI_SET_gentimer3_int_SHIFT             20
#define BCHP_SDS_INTR2_0_0_PCI_SET_gentimer3_int_DEFAULT           0x00000000

/* SDS_INTR2_0_0 :: PCI_SET :: gentimer2_int [19:19] */
#define BCHP_SDS_INTR2_0_0_PCI_SET_gentimer2_int_MASK              0x00080000
#define BCHP_SDS_INTR2_0_0_PCI_SET_gentimer2_int_SHIFT             19
#define BCHP_SDS_INTR2_0_0_PCI_SET_gentimer2_int_DEFAULT           0x00000000

/* SDS_INTR2_0_0 :: PCI_SET :: gentimer1_int [18:18] */
#define BCHP_SDS_INTR2_0_0_PCI_SET_gentimer1_int_MASK              0x00040000
#define BCHP_SDS_INTR2_0_0_PCI_SET_gentimer1_int_SHIFT             18
#define BCHP_SDS_INTR2_0_0_PCI_SET_gentimer1_int_DEFAULT           0x00000000

/* SDS_INTR2_0_0 :: PCI_SET :: agc_3stage [17:17] */
#define BCHP_SDS_INTR2_0_0_PCI_SET_agc_3stage_MASK                 0x00020000
#define BCHP_SDS_INTR2_0_0_PCI_SET_agc_3stage_SHIFT                17
#define BCHP_SDS_INTR2_0_0_PCI_SET_agc_3stage_DEFAULT              0x00000000

/* SDS_INTR2_0_0 :: PCI_SET :: mixpll_out_lock [16:16] */
#define BCHP_SDS_INTR2_0_0_PCI_SET_mixpll_out_lock_MASK            0x00010000
#define BCHP_SDS_INTR2_0_0_PCI_SET_mixpll_out_lock_SHIFT           16
#define BCHP_SDS_INTR2_0_0_PCI_SET_mixpll_out_lock_DEFAULT         0x00000000

/* SDS_INTR2_0_0 :: PCI_SET :: refpll_out_lock [15:15] */
#define BCHP_SDS_INTR2_0_0_PCI_SET_refpll_out_lock_MASK            0x00008000
#define BCHP_SDS_INTR2_0_0_PCI_SET_refpll_out_lock_SHIFT           15
#define BCHP_SDS_INTR2_0_0_PCI_SET_refpll_out_lock_DEFAULT         0x00000000

/* SDS_INTR2_0_0 :: PCI_SET :: opll_out_lock [14:14] */
#define BCHP_SDS_INTR2_0_0_PCI_SET_opll_out_lock_MASK              0x00004000
#define BCHP_SDS_INTR2_0_0_PCI_SET_opll_out_lock_SHIFT             14
#define BCHP_SDS_INTR2_0_0_PCI_SET_opll_out_lock_DEFAULT           0x00000000

/* SDS_INTR2_0_0 :: PCI_SET :: opll_in_lock [13:13] */
#define BCHP_SDS_INTR2_0_0_PCI_SET_opll_in_lock_MASK               0x00002000
#define BCHP_SDS_INTR2_0_0_PCI_SET_opll_in_lock_SHIFT              13
#define BCHP_SDS_INTR2_0_0_PCI_SET_opll_in_lock_DEFAULT            0x00000000

/* SDS_INTR2_0_0 :: PCI_SET :: spll_out_lock [12:12] */
#define BCHP_SDS_INTR2_0_0_PCI_SET_spll_out_lock_MASK              0x00001000
#define BCHP_SDS_INTR2_0_0_PCI_SET_spll_out_lock_SHIFT             12
#define BCHP_SDS_INTR2_0_0_PCI_SET_spll_out_lock_DEFAULT           0x00000000

/* SDS_INTR2_0_0 :: PCI_SET :: spll_in_lock [11:11] */
#define BCHP_SDS_INTR2_0_0_PCI_SET_spll_in_lock_MASK               0x00000800
#define BCHP_SDS_INTR2_0_0_PCI_SET_spll_in_lock_SHIFT              11
#define BCHP_SDS_INTR2_0_0_PCI_SET_spll_in_lock_DEFAULT            0x00000000

/* SDS_INTR2_0_0 :: PCI_SET :: dft_done_int [10:10] */
#define BCHP_SDS_INTR2_0_0_PCI_SET_dft_done_int_MASK               0x00000400
#define BCHP_SDS_INTR2_0_0_PCI_SET_dft_done_int_SHIFT              10
#define BCHP_SDS_INTR2_0_0_PCI_SET_dft_done_int_DEFAULT            0x00000000

/* SDS_INTR2_0_0 :: PCI_SET :: mi2c_int [09:09] */
#define BCHP_SDS_INTR2_0_0_PCI_SET_mi2c_int_MASK                   0x00000200
#define BCHP_SDS_INTR2_0_0_PCI_SET_mi2c_int_SHIFT                  9
#define BCHP_SDS_INTR2_0_0_PCI_SET_mi2c_int_DEFAULT                0x00000000

/* SDS_INTR2_0_0 :: PCI_SET :: ahb_out_lock [08:08] */
#define BCHP_SDS_INTR2_0_0_PCI_SET_ahb_out_lock_MASK               0x00000100
#define BCHP_SDS_INTR2_0_0_PCI_SET_ahb_out_lock_SHIFT              8
#define BCHP_SDS_INTR2_0_0_PCI_SET_ahb_out_lock_DEFAULT            0x00000000

/* SDS_INTR2_0_0 :: PCI_SET :: ahb_in_lock [07:07] */
#define BCHP_SDS_INTR2_0_0_PCI_SET_ahb_in_lock_MASK                0x00000080
#define BCHP_SDS_INTR2_0_0_PCI_SET_ahb_in_lock_SHIFT               7
#define BCHP_SDS_INTR2_0_0_PCI_SET_ahb_in_lock_DEFAULT             0x00000000

/* SDS_INTR2_0_0 :: PCI_SET :: rvb_out_lock [06:06] */
#define BCHP_SDS_INTR2_0_0_PCI_SET_rvb_out_lock_MASK               0x00000040
#define BCHP_SDS_INTR2_0_0_PCI_SET_rvb_out_lock_SHIFT              6
#define BCHP_SDS_INTR2_0_0_PCI_SET_rvb_out_lock_DEFAULT            0x00000000

/* SDS_INTR2_0_0 :: PCI_SET :: rvb_in_lock [05:05] */
#define BCHP_SDS_INTR2_0_0_PCI_SET_rvb_in_lock_MASK                0x00000020
#define BCHP_SDS_INTR2_0_0_PCI_SET_rvb_in_lock_SHIFT               5
#define BCHP_SDS_INTR2_0_0_PCI_SET_rvb_in_lock_DEFAULT             0x00000000

/* SDS_INTR2_0_0 :: PCI_SET :: vit_out_sync [04:04] */
#define BCHP_SDS_INTR2_0_0_PCI_SET_vit_out_sync_MASK               0x00000010
#define BCHP_SDS_INTR2_0_0_PCI_SET_vit_out_sync_SHIFT              4
#define BCHP_SDS_INTR2_0_0_PCI_SET_vit_out_sync_DEFAULT            0x00000000

/* SDS_INTR2_0_0 :: PCI_SET :: vit_in_sync [03:03] */
#define BCHP_SDS_INTR2_0_0_PCI_SET_vit_in_sync_MASK                0x00000008
#define BCHP_SDS_INTR2_0_0_PCI_SET_vit_in_sync_SHIFT               3
#define BCHP_SDS_INTR2_0_0_PCI_SET_vit_in_sync_DEFAULT             0x00000000

/* SDS_INTR2_0_0 :: PCI_SET :: fecii_ov [02:02] */
#define BCHP_SDS_INTR2_0_0_PCI_SET_fecii_ov_MASK                   0x00000004
#define BCHP_SDS_INTR2_0_0_PCI_SET_fecii_ov_SHIFT                  2
#define BCHP_SDS_INTR2_0_0_PCI_SET_fecii_ov_DEFAULT                0x00000000

/* SDS_INTR2_0_0 :: PCI_SET :: fecii_out_lock [01:01] */
#define BCHP_SDS_INTR2_0_0_PCI_SET_fecii_out_lock_MASK             0x00000002
#define BCHP_SDS_INTR2_0_0_PCI_SET_fecii_out_lock_SHIFT            1
#define BCHP_SDS_INTR2_0_0_PCI_SET_fecii_out_lock_DEFAULT          0x00000000

/* SDS_INTR2_0_0 :: PCI_SET :: fecii_in_lock [00:00] */
#define BCHP_SDS_INTR2_0_0_PCI_SET_fecii_in_lock_MASK              0x00000001
#define BCHP_SDS_INTR2_0_0_PCI_SET_fecii_in_lock_SHIFT             0
#define BCHP_SDS_INTR2_0_0_PCI_SET_fecii_in_lock_DEFAULT           0x00000000

/***************************************************************************
 *PCI_CLEAR - PCI interrupt Clear Register
 ***************************************************************************/
/* SDS_INTR2_0_0 :: PCI_CLEAR :: reserved_for_eco0 [31:30] */
#define BCHP_SDS_INTR2_0_0_PCI_CLEAR_reserved_for_eco0_MASK        0xc0000000
#define BCHP_SDS_INTR2_0_0_PCI_CLEAR_reserved_for_eco0_SHIFT       30
#define BCHP_SDS_INTR2_0_0_PCI_CLEAR_reserved_for_eco0_DEFAULT     0x00000000

/* SDS_INTR2_0_0 :: PCI_CLEAR :: dafe_loop_ramp_err [29:29] */
#define BCHP_SDS_INTR2_0_0_PCI_CLEAR_dafe_loop_ramp_err_MASK       0x20000000
#define BCHP_SDS_INTR2_0_0_PCI_CLEAR_dafe_loop_ramp_err_SHIFT      29
#define BCHP_SDS_INTR2_0_0_PCI_CLEAR_dafe_loop_ramp_err_DEFAULT    0x00000000

/* SDS_INTR2_0_0 :: PCI_CLEAR :: hp_frame_boundary [28:28] */
#define BCHP_SDS_INTR2_0_0_PCI_CLEAR_hp_frame_boundary_MASK        0x10000000
#define BCHP_SDS_INTR2_0_0_PCI_CLEAR_hp_frame_boundary_SHIFT       28
#define BCHP_SDS_INTR2_0_0_PCI_CLEAR_hp_frame_boundary_DEFAULT     0x00000000

/* SDS_INTR2_0_0 :: PCI_CLEAR :: hp_frof_change [27:27] */
#define BCHP_SDS_INTR2_0_0_PCI_CLEAR_hp_frof_change_MASK           0x08000000
#define BCHP_SDS_INTR2_0_0_PCI_CLEAR_hp_frof_change_SHIFT          27
#define BCHP_SDS_INTR2_0_0_PCI_CLEAR_hp_frof_change_DEFAULT        0x00000000

/* SDS_INTR2_0_0 :: PCI_CLEAR :: hp_reacq [26:26] */
#define BCHP_SDS_INTR2_0_0_PCI_CLEAR_hp_reacq_MASK                 0x04000000
#define BCHP_SDS_INTR2_0_0_PCI_CLEAR_hp_reacq_SHIFT                26
#define BCHP_SDS_INTR2_0_0_PCI_CLEAR_hp_reacq_DEFAULT              0x00000000

/* SDS_INTR2_0_0 :: PCI_CLEAR :: hp_pk_smpl_cmlt [25:25] */
#define BCHP_SDS_INTR2_0_0_PCI_CLEAR_hp_pk_smpl_cmlt_MASK          0x02000000
#define BCHP_SDS_INTR2_0_0_PCI_CLEAR_hp_pk_smpl_cmlt_SHIFT         25
#define BCHP_SDS_INTR2_0_0_PCI_CLEAR_hp_pk_smpl_cmlt_DEFAULT       0x00000000

/* SDS_INTR2_0_0 :: PCI_CLEAR :: hp_state_change [24:24] */
#define BCHP_SDS_INTR2_0_0_PCI_CLEAR_hp_state_change_MASK          0x01000000
#define BCHP_SDS_INTR2_0_0_PCI_CLEAR_hp_state_change_SHIFT         24
#define BCHP_SDS_INTR2_0_0_PCI_CLEAR_hp_state_change_DEFAULT       0x00000000

/* SDS_INTR2_0_0 :: PCI_CLEAR :: hp_state_match [23:23] */
#define BCHP_SDS_INTR2_0_0_PCI_CLEAR_hp_state_match_MASK           0x00800000
#define BCHP_SDS_INTR2_0_0_PCI_CLEAR_hp_state_match_SHIFT          23
#define BCHP_SDS_INTR2_0_0_PCI_CLEAR_hp_state_match_DEFAULT        0x00000000

/* SDS_INTR2_0_0 :: PCI_CLEAR :: bclktimer_int [22:22] */
#define BCHP_SDS_INTR2_0_0_PCI_CLEAR_bclktimer_int_MASK            0x00400000
#define BCHP_SDS_INTR2_0_0_PCI_CLEAR_bclktimer_int_SHIFT           22
#define BCHP_SDS_INTR2_0_0_PCI_CLEAR_bclktimer_int_DEFAULT         0x00000000

/* SDS_INTR2_0_0 :: PCI_CLEAR :: bertimer_int [21:21] */
#define BCHP_SDS_INTR2_0_0_PCI_CLEAR_bertimer_int_MASK             0x00200000
#define BCHP_SDS_INTR2_0_0_PCI_CLEAR_bertimer_int_SHIFT            21
#define BCHP_SDS_INTR2_0_0_PCI_CLEAR_bertimer_int_DEFAULT          0x00000000

/* SDS_INTR2_0_0 :: PCI_CLEAR :: gentimer3_int [20:20] */
#define BCHP_SDS_INTR2_0_0_PCI_CLEAR_gentimer3_int_MASK            0x00100000
#define BCHP_SDS_INTR2_0_0_PCI_CLEAR_gentimer3_int_SHIFT           20
#define BCHP_SDS_INTR2_0_0_PCI_CLEAR_gentimer3_int_DEFAULT         0x00000000

/* SDS_INTR2_0_0 :: PCI_CLEAR :: gentimer2_int [19:19] */
#define BCHP_SDS_INTR2_0_0_PCI_CLEAR_gentimer2_int_MASK            0x00080000
#define BCHP_SDS_INTR2_0_0_PCI_CLEAR_gentimer2_int_SHIFT           19
#define BCHP_SDS_INTR2_0_0_PCI_CLEAR_gentimer2_int_DEFAULT         0x00000000

/* SDS_INTR2_0_0 :: PCI_CLEAR :: gentimer1_int [18:18] */
#define BCHP_SDS_INTR2_0_0_PCI_CLEAR_gentimer1_int_MASK            0x00040000
#define BCHP_SDS_INTR2_0_0_PCI_CLEAR_gentimer1_int_SHIFT           18
#define BCHP_SDS_INTR2_0_0_PCI_CLEAR_gentimer1_int_DEFAULT         0x00000000

/* SDS_INTR2_0_0 :: PCI_CLEAR :: agc_3stage [17:17] */
#define BCHP_SDS_INTR2_0_0_PCI_CLEAR_agc_3stage_MASK               0x00020000
#define BCHP_SDS_INTR2_0_0_PCI_CLEAR_agc_3stage_SHIFT              17
#define BCHP_SDS_INTR2_0_0_PCI_CLEAR_agc_3stage_DEFAULT            0x00000000

/* SDS_INTR2_0_0 :: PCI_CLEAR :: mixpll_out_lock [16:16] */
#define BCHP_SDS_INTR2_0_0_PCI_CLEAR_mixpll_out_lock_MASK          0x00010000
#define BCHP_SDS_INTR2_0_0_PCI_CLEAR_mixpll_out_lock_SHIFT         16
#define BCHP_SDS_INTR2_0_0_PCI_CLEAR_mixpll_out_lock_DEFAULT       0x00000000

/* SDS_INTR2_0_0 :: PCI_CLEAR :: refpll_out_lock [15:15] */
#define BCHP_SDS_INTR2_0_0_PCI_CLEAR_refpll_out_lock_MASK          0x00008000
#define BCHP_SDS_INTR2_0_0_PCI_CLEAR_refpll_out_lock_SHIFT         15
#define BCHP_SDS_INTR2_0_0_PCI_CLEAR_refpll_out_lock_DEFAULT       0x00000000

/* SDS_INTR2_0_0 :: PCI_CLEAR :: opll_out_lock [14:14] */
#define BCHP_SDS_INTR2_0_0_PCI_CLEAR_opll_out_lock_MASK            0x00004000
#define BCHP_SDS_INTR2_0_0_PCI_CLEAR_opll_out_lock_SHIFT           14
#define BCHP_SDS_INTR2_0_0_PCI_CLEAR_opll_out_lock_DEFAULT         0x00000000

/* SDS_INTR2_0_0 :: PCI_CLEAR :: opll_in_lock [13:13] */
#define BCHP_SDS_INTR2_0_0_PCI_CLEAR_opll_in_lock_MASK             0x00002000
#define BCHP_SDS_INTR2_0_0_PCI_CLEAR_opll_in_lock_SHIFT            13
#define BCHP_SDS_INTR2_0_0_PCI_CLEAR_opll_in_lock_DEFAULT          0x00000000

/* SDS_INTR2_0_0 :: PCI_CLEAR :: spll_out_lock [12:12] */
#define BCHP_SDS_INTR2_0_0_PCI_CLEAR_spll_out_lock_MASK            0x00001000
#define BCHP_SDS_INTR2_0_0_PCI_CLEAR_spll_out_lock_SHIFT           12
#define BCHP_SDS_INTR2_0_0_PCI_CLEAR_spll_out_lock_DEFAULT         0x00000000

/* SDS_INTR2_0_0 :: PCI_CLEAR :: spll_in_lock [11:11] */
#define BCHP_SDS_INTR2_0_0_PCI_CLEAR_spll_in_lock_MASK             0x00000800
#define BCHP_SDS_INTR2_0_0_PCI_CLEAR_spll_in_lock_SHIFT            11
#define BCHP_SDS_INTR2_0_0_PCI_CLEAR_spll_in_lock_DEFAULT          0x00000000

/* SDS_INTR2_0_0 :: PCI_CLEAR :: dft_done_int [10:10] */
#define BCHP_SDS_INTR2_0_0_PCI_CLEAR_dft_done_int_MASK             0x00000400
#define BCHP_SDS_INTR2_0_0_PCI_CLEAR_dft_done_int_SHIFT            10
#define BCHP_SDS_INTR2_0_0_PCI_CLEAR_dft_done_int_DEFAULT          0x00000000

/* SDS_INTR2_0_0 :: PCI_CLEAR :: mi2c_int [09:09] */
#define BCHP_SDS_INTR2_0_0_PCI_CLEAR_mi2c_int_MASK                 0x00000200
#define BCHP_SDS_INTR2_0_0_PCI_CLEAR_mi2c_int_SHIFT                9
#define BCHP_SDS_INTR2_0_0_PCI_CLEAR_mi2c_int_DEFAULT              0x00000000

/* SDS_INTR2_0_0 :: PCI_CLEAR :: ahb_out_lock [08:08] */
#define BCHP_SDS_INTR2_0_0_PCI_CLEAR_ahb_out_lock_MASK             0x00000100
#define BCHP_SDS_INTR2_0_0_PCI_CLEAR_ahb_out_lock_SHIFT            8
#define BCHP_SDS_INTR2_0_0_PCI_CLEAR_ahb_out_lock_DEFAULT          0x00000000

/* SDS_INTR2_0_0 :: PCI_CLEAR :: ahb_in_lock [07:07] */
#define BCHP_SDS_INTR2_0_0_PCI_CLEAR_ahb_in_lock_MASK              0x00000080
#define BCHP_SDS_INTR2_0_0_PCI_CLEAR_ahb_in_lock_SHIFT             7
#define BCHP_SDS_INTR2_0_0_PCI_CLEAR_ahb_in_lock_DEFAULT           0x00000000

/* SDS_INTR2_0_0 :: PCI_CLEAR :: rvb_out_lock [06:06] */
#define BCHP_SDS_INTR2_0_0_PCI_CLEAR_rvb_out_lock_MASK             0x00000040
#define BCHP_SDS_INTR2_0_0_PCI_CLEAR_rvb_out_lock_SHIFT            6
#define BCHP_SDS_INTR2_0_0_PCI_CLEAR_rvb_out_lock_DEFAULT          0x00000000

/* SDS_INTR2_0_0 :: PCI_CLEAR :: rvb_in_lock [05:05] */
#define BCHP_SDS_INTR2_0_0_PCI_CLEAR_rvb_in_lock_MASK              0x00000020
#define BCHP_SDS_INTR2_0_0_PCI_CLEAR_rvb_in_lock_SHIFT             5
#define BCHP_SDS_INTR2_0_0_PCI_CLEAR_rvb_in_lock_DEFAULT           0x00000000

/* SDS_INTR2_0_0 :: PCI_CLEAR :: vit_out_sync [04:04] */
#define BCHP_SDS_INTR2_0_0_PCI_CLEAR_vit_out_sync_MASK             0x00000010
#define BCHP_SDS_INTR2_0_0_PCI_CLEAR_vit_out_sync_SHIFT            4
#define BCHP_SDS_INTR2_0_0_PCI_CLEAR_vit_out_sync_DEFAULT          0x00000000

/* SDS_INTR2_0_0 :: PCI_CLEAR :: vit_in_sync [03:03] */
#define BCHP_SDS_INTR2_0_0_PCI_CLEAR_vit_in_sync_MASK              0x00000008
#define BCHP_SDS_INTR2_0_0_PCI_CLEAR_vit_in_sync_SHIFT             3
#define BCHP_SDS_INTR2_0_0_PCI_CLEAR_vit_in_sync_DEFAULT           0x00000000

/* SDS_INTR2_0_0 :: PCI_CLEAR :: fecii_ov [02:02] */
#define BCHP_SDS_INTR2_0_0_PCI_CLEAR_fecii_ov_MASK                 0x00000004
#define BCHP_SDS_INTR2_0_0_PCI_CLEAR_fecii_ov_SHIFT                2
#define BCHP_SDS_INTR2_0_0_PCI_CLEAR_fecii_ov_DEFAULT              0x00000000

/* SDS_INTR2_0_0 :: PCI_CLEAR :: fecii_out_lock [01:01] */
#define BCHP_SDS_INTR2_0_0_PCI_CLEAR_fecii_out_lock_MASK           0x00000002
#define BCHP_SDS_INTR2_0_0_PCI_CLEAR_fecii_out_lock_SHIFT          1
#define BCHP_SDS_INTR2_0_0_PCI_CLEAR_fecii_out_lock_DEFAULT        0x00000000

/* SDS_INTR2_0_0 :: PCI_CLEAR :: fecii_in_lock [00:00] */
#define BCHP_SDS_INTR2_0_0_PCI_CLEAR_fecii_in_lock_MASK            0x00000001
#define BCHP_SDS_INTR2_0_0_PCI_CLEAR_fecii_in_lock_SHIFT           0
#define BCHP_SDS_INTR2_0_0_PCI_CLEAR_fecii_in_lock_DEFAULT         0x00000000

/***************************************************************************
 *PCI_MASK_STATUS - PCI interrupt Mask Status Register
 ***************************************************************************/
/* SDS_INTR2_0_0 :: PCI_MASK_STATUS :: reserved_for_eco0 [31:30] */
#define BCHP_SDS_INTR2_0_0_PCI_MASK_STATUS_reserved_for_eco0_MASK  0xc0000000
#define BCHP_SDS_INTR2_0_0_PCI_MASK_STATUS_reserved_for_eco0_SHIFT 30
#define BCHP_SDS_INTR2_0_0_PCI_MASK_STATUS_reserved_for_eco0_DEFAULT 0x00000000

/* SDS_INTR2_0_0 :: PCI_MASK_STATUS :: dafe_loop_ramp_err_mask [29:29] */
#define BCHP_SDS_INTR2_0_0_PCI_MASK_STATUS_dafe_loop_ramp_err_mask_MASK 0x20000000
#define BCHP_SDS_INTR2_0_0_PCI_MASK_STATUS_dafe_loop_ramp_err_mask_SHIFT 29
#define BCHP_SDS_INTR2_0_0_PCI_MASK_STATUS_dafe_loop_ramp_err_mask_DEFAULT 0x00000001

/* SDS_INTR2_0_0 :: PCI_MASK_STATUS :: hp_frame_boundary_mask [28:28] */
#define BCHP_SDS_INTR2_0_0_PCI_MASK_STATUS_hp_frame_boundary_mask_MASK 0x10000000
#define BCHP_SDS_INTR2_0_0_PCI_MASK_STATUS_hp_frame_boundary_mask_SHIFT 28
#define BCHP_SDS_INTR2_0_0_PCI_MASK_STATUS_hp_frame_boundary_mask_DEFAULT 0x00000001

/* SDS_INTR2_0_0 :: PCI_MASK_STATUS :: hp_frof_change_mask [27:27] */
#define BCHP_SDS_INTR2_0_0_PCI_MASK_STATUS_hp_frof_change_mask_MASK 0x08000000
#define BCHP_SDS_INTR2_0_0_PCI_MASK_STATUS_hp_frof_change_mask_SHIFT 27
#define BCHP_SDS_INTR2_0_0_PCI_MASK_STATUS_hp_frof_change_mask_DEFAULT 0x00000001

/* SDS_INTR2_0_0 :: PCI_MASK_STATUS :: hp_reacq_mask [26:26] */
#define BCHP_SDS_INTR2_0_0_PCI_MASK_STATUS_hp_reacq_mask_MASK      0x04000000
#define BCHP_SDS_INTR2_0_0_PCI_MASK_STATUS_hp_reacq_mask_SHIFT     26
#define BCHP_SDS_INTR2_0_0_PCI_MASK_STATUS_hp_reacq_mask_DEFAULT   0x00000001

/* SDS_INTR2_0_0 :: PCI_MASK_STATUS :: hp_pk_smpl_cmlt_mask [25:25] */
#define BCHP_SDS_INTR2_0_0_PCI_MASK_STATUS_hp_pk_smpl_cmlt_mask_MASK 0x02000000
#define BCHP_SDS_INTR2_0_0_PCI_MASK_STATUS_hp_pk_smpl_cmlt_mask_SHIFT 25
#define BCHP_SDS_INTR2_0_0_PCI_MASK_STATUS_hp_pk_smpl_cmlt_mask_DEFAULT 0x00000001

/* SDS_INTR2_0_0 :: PCI_MASK_STATUS :: hp_state_change_mask [24:24] */
#define BCHP_SDS_INTR2_0_0_PCI_MASK_STATUS_hp_state_change_mask_MASK 0x01000000
#define BCHP_SDS_INTR2_0_0_PCI_MASK_STATUS_hp_state_change_mask_SHIFT 24
#define BCHP_SDS_INTR2_0_0_PCI_MASK_STATUS_hp_state_change_mask_DEFAULT 0x00000001

/* SDS_INTR2_0_0 :: PCI_MASK_STATUS :: hp_state_match_mask [23:23] */
#define BCHP_SDS_INTR2_0_0_PCI_MASK_STATUS_hp_state_match_mask_MASK 0x00800000
#define BCHP_SDS_INTR2_0_0_PCI_MASK_STATUS_hp_state_match_mask_SHIFT 23
#define BCHP_SDS_INTR2_0_0_PCI_MASK_STATUS_hp_state_match_mask_DEFAULT 0x00000001

/* SDS_INTR2_0_0 :: PCI_MASK_STATUS :: bclktimer_int_mask [22:22] */
#define BCHP_SDS_INTR2_0_0_PCI_MASK_STATUS_bclktimer_int_mask_MASK 0x00400000
#define BCHP_SDS_INTR2_0_0_PCI_MASK_STATUS_bclktimer_int_mask_SHIFT 22
#define BCHP_SDS_INTR2_0_0_PCI_MASK_STATUS_bclktimer_int_mask_DEFAULT 0x00000001

/* SDS_INTR2_0_0 :: PCI_MASK_STATUS :: bertimer_int_mask [21:21] */
#define BCHP_SDS_INTR2_0_0_PCI_MASK_STATUS_bertimer_int_mask_MASK  0x00200000
#define BCHP_SDS_INTR2_0_0_PCI_MASK_STATUS_bertimer_int_mask_SHIFT 21
#define BCHP_SDS_INTR2_0_0_PCI_MASK_STATUS_bertimer_int_mask_DEFAULT 0x00000001

/* SDS_INTR2_0_0 :: PCI_MASK_STATUS :: gentimer3_int_mask [20:20] */
#define BCHP_SDS_INTR2_0_0_PCI_MASK_STATUS_gentimer3_int_mask_MASK 0x00100000
#define BCHP_SDS_INTR2_0_0_PCI_MASK_STATUS_gentimer3_int_mask_SHIFT 20
#define BCHP_SDS_INTR2_0_0_PCI_MASK_STATUS_gentimer3_int_mask_DEFAULT 0x00000001

/* SDS_INTR2_0_0 :: PCI_MASK_STATUS :: gentimer2_int_mask [19:19] */
#define BCHP_SDS_INTR2_0_0_PCI_MASK_STATUS_gentimer2_int_mask_MASK 0x00080000
#define BCHP_SDS_INTR2_0_0_PCI_MASK_STATUS_gentimer2_int_mask_SHIFT 19
#define BCHP_SDS_INTR2_0_0_PCI_MASK_STATUS_gentimer2_int_mask_DEFAULT 0x00000001

/* SDS_INTR2_0_0 :: PCI_MASK_STATUS :: gentimer1_int_mask [18:18] */
#define BCHP_SDS_INTR2_0_0_PCI_MASK_STATUS_gentimer1_int_mask_MASK 0x00040000
#define BCHP_SDS_INTR2_0_0_PCI_MASK_STATUS_gentimer1_int_mask_SHIFT 18
#define BCHP_SDS_INTR2_0_0_PCI_MASK_STATUS_gentimer1_int_mask_DEFAULT 0x00000001

/* SDS_INTR2_0_0 :: PCI_MASK_STATUS :: agc_3stage_mask [17:17] */
#define BCHP_SDS_INTR2_0_0_PCI_MASK_STATUS_agc_3stage_mask_MASK    0x00020000
#define BCHP_SDS_INTR2_0_0_PCI_MASK_STATUS_agc_3stage_mask_SHIFT   17
#define BCHP_SDS_INTR2_0_0_PCI_MASK_STATUS_agc_3stage_mask_DEFAULT 0x00000001

/* SDS_INTR2_0_0 :: PCI_MASK_STATUS :: mixpll_out_lock_mask [16:16] */
#define BCHP_SDS_INTR2_0_0_PCI_MASK_STATUS_mixpll_out_lock_mask_MASK 0x00010000
#define BCHP_SDS_INTR2_0_0_PCI_MASK_STATUS_mixpll_out_lock_mask_SHIFT 16
#define BCHP_SDS_INTR2_0_0_PCI_MASK_STATUS_mixpll_out_lock_mask_DEFAULT 0x00000001

/* SDS_INTR2_0_0 :: PCI_MASK_STATUS :: refpll_out_lock_mask [15:15] */
#define BCHP_SDS_INTR2_0_0_PCI_MASK_STATUS_refpll_out_lock_mask_MASK 0x00008000
#define BCHP_SDS_INTR2_0_0_PCI_MASK_STATUS_refpll_out_lock_mask_SHIFT 15
#define BCHP_SDS_INTR2_0_0_PCI_MASK_STATUS_refpll_out_lock_mask_DEFAULT 0x00000001

/* SDS_INTR2_0_0 :: PCI_MASK_STATUS :: opll_out_lock_mask [14:14] */
#define BCHP_SDS_INTR2_0_0_PCI_MASK_STATUS_opll_out_lock_mask_MASK 0x00004000
#define BCHP_SDS_INTR2_0_0_PCI_MASK_STATUS_opll_out_lock_mask_SHIFT 14
#define BCHP_SDS_INTR2_0_0_PCI_MASK_STATUS_opll_out_lock_mask_DEFAULT 0x00000001

/* SDS_INTR2_0_0 :: PCI_MASK_STATUS :: opll_in_lock_mask [13:13] */
#define BCHP_SDS_INTR2_0_0_PCI_MASK_STATUS_opll_in_lock_mask_MASK  0x00002000
#define BCHP_SDS_INTR2_0_0_PCI_MASK_STATUS_opll_in_lock_mask_SHIFT 13
#define BCHP_SDS_INTR2_0_0_PCI_MASK_STATUS_opll_in_lock_mask_DEFAULT 0x00000001

/* SDS_INTR2_0_0 :: PCI_MASK_STATUS :: spll_out_lock_mask [12:12] */
#define BCHP_SDS_INTR2_0_0_PCI_MASK_STATUS_spll_out_lock_mask_MASK 0x00001000
#define BCHP_SDS_INTR2_0_0_PCI_MASK_STATUS_spll_out_lock_mask_SHIFT 12
#define BCHP_SDS_INTR2_0_0_PCI_MASK_STATUS_spll_out_lock_mask_DEFAULT 0x00000001

/* SDS_INTR2_0_0 :: PCI_MASK_STATUS :: spll_in_lock_mask [11:11] */
#define BCHP_SDS_INTR2_0_0_PCI_MASK_STATUS_spll_in_lock_mask_MASK  0x00000800
#define BCHP_SDS_INTR2_0_0_PCI_MASK_STATUS_spll_in_lock_mask_SHIFT 11
#define BCHP_SDS_INTR2_0_0_PCI_MASK_STATUS_spll_in_lock_mask_DEFAULT 0x00000001

/* SDS_INTR2_0_0 :: PCI_MASK_STATUS :: dft_done_int_mask [10:10] */
#define BCHP_SDS_INTR2_0_0_PCI_MASK_STATUS_dft_done_int_mask_MASK  0x00000400
#define BCHP_SDS_INTR2_0_0_PCI_MASK_STATUS_dft_done_int_mask_SHIFT 10
#define BCHP_SDS_INTR2_0_0_PCI_MASK_STATUS_dft_done_int_mask_DEFAULT 0x00000001

/* SDS_INTR2_0_0 :: PCI_MASK_STATUS :: mi2c_int_mask [09:09] */
#define BCHP_SDS_INTR2_0_0_PCI_MASK_STATUS_mi2c_int_mask_MASK      0x00000200
#define BCHP_SDS_INTR2_0_0_PCI_MASK_STATUS_mi2c_int_mask_SHIFT     9
#define BCHP_SDS_INTR2_0_0_PCI_MASK_STATUS_mi2c_int_mask_DEFAULT   0x00000001

/* SDS_INTR2_0_0 :: PCI_MASK_STATUS :: ahb_out_lock_mask [08:08] */
#define BCHP_SDS_INTR2_0_0_PCI_MASK_STATUS_ahb_out_lock_mask_MASK  0x00000100
#define BCHP_SDS_INTR2_0_0_PCI_MASK_STATUS_ahb_out_lock_mask_SHIFT 8
#define BCHP_SDS_INTR2_0_0_PCI_MASK_STATUS_ahb_out_lock_mask_DEFAULT 0x00000001

/* SDS_INTR2_0_0 :: PCI_MASK_STATUS :: ahb_in_lock_mask [07:07] */
#define BCHP_SDS_INTR2_0_0_PCI_MASK_STATUS_ahb_in_lock_mask_MASK   0x00000080
#define BCHP_SDS_INTR2_0_0_PCI_MASK_STATUS_ahb_in_lock_mask_SHIFT  7
#define BCHP_SDS_INTR2_0_0_PCI_MASK_STATUS_ahb_in_lock_mask_DEFAULT 0x00000001

/* SDS_INTR2_0_0 :: PCI_MASK_STATUS :: rvb_out_lock_mask [06:06] */
#define BCHP_SDS_INTR2_0_0_PCI_MASK_STATUS_rvb_out_lock_mask_MASK  0x00000040
#define BCHP_SDS_INTR2_0_0_PCI_MASK_STATUS_rvb_out_lock_mask_SHIFT 6
#define BCHP_SDS_INTR2_0_0_PCI_MASK_STATUS_rvb_out_lock_mask_DEFAULT 0x00000001

/* SDS_INTR2_0_0 :: PCI_MASK_STATUS :: rvb_in_lock_mask [05:05] */
#define BCHP_SDS_INTR2_0_0_PCI_MASK_STATUS_rvb_in_lock_mask_MASK   0x00000020
#define BCHP_SDS_INTR2_0_0_PCI_MASK_STATUS_rvb_in_lock_mask_SHIFT  5
#define BCHP_SDS_INTR2_0_0_PCI_MASK_STATUS_rvb_in_lock_mask_DEFAULT 0x00000001

/* SDS_INTR2_0_0 :: PCI_MASK_STATUS :: vit_out_sync_mask [04:04] */
#define BCHP_SDS_INTR2_0_0_PCI_MASK_STATUS_vit_out_sync_mask_MASK  0x00000010
#define BCHP_SDS_INTR2_0_0_PCI_MASK_STATUS_vit_out_sync_mask_SHIFT 4
#define BCHP_SDS_INTR2_0_0_PCI_MASK_STATUS_vit_out_sync_mask_DEFAULT 0x00000001

/* SDS_INTR2_0_0 :: PCI_MASK_STATUS :: vit_in_sync_mask [03:03] */
#define BCHP_SDS_INTR2_0_0_PCI_MASK_STATUS_vit_in_sync_mask_MASK   0x00000008
#define BCHP_SDS_INTR2_0_0_PCI_MASK_STATUS_vit_in_sync_mask_SHIFT  3
#define BCHP_SDS_INTR2_0_0_PCI_MASK_STATUS_vit_in_sync_mask_DEFAULT 0x00000001

/* SDS_INTR2_0_0 :: PCI_MASK_STATUS :: fecii_ov_mask [02:02] */
#define BCHP_SDS_INTR2_0_0_PCI_MASK_STATUS_fecii_ov_mask_MASK      0x00000004
#define BCHP_SDS_INTR2_0_0_PCI_MASK_STATUS_fecii_ov_mask_SHIFT     2
#define BCHP_SDS_INTR2_0_0_PCI_MASK_STATUS_fecii_ov_mask_DEFAULT   0x00000001

/* SDS_INTR2_0_0 :: PCI_MASK_STATUS :: fecii_out_lock_mask [01:01] */
#define BCHP_SDS_INTR2_0_0_PCI_MASK_STATUS_fecii_out_lock_mask_MASK 0x00000002
#define BCHP_SDS_INTR2_0_0_PCI_MASK_STATUS_fecii_out_lock_mask_SHIFT 1
#define BCHP_SDS_INTR2_0_0_PCI_MASK_STATUS_fecii_out_lock_mask_DEFAULT 0x00000001

/* SDS_INTR2_0_0 :: PCI_MASK_STATUS :: fecii_in_lock_mask [00:00] */
#define BCHP_SDS_INTR2_0_0_PCI_MASK_STATUS_fecii_in_lock_mask_MASK 0x00000001
#define BCHP_SDS_INTR2_0_0_PCI_MASK_STATUS_fecii_in_lock_mask_SHIFT 0
#define BCHP_SDS_INTR2_0_0_PCI_MASK_STATUS_fecii_in_lock_mask_DEFAULT 0x00000001

/***************************************************************************
 *PCI_MASK_SET - PCI interrupt Mask Set Register
 ***************************************************************************/
/* SDS_INTR2_0_0 :: PCI_MASK_SET :: reserved_for_eco0 [31:30] */
#define BCHP_SDS_INTR2_0_0_PCI_MASK_SET_reserved_for_eco0_MASK     0xc0000000
#define BCHP_SDS_INTR2_0_0_PCI_MASK_SET_reserved_for_eco0_SHIFT    30
#define BCHP_SDS_INTR2_0_0_PCI_MASK_SET_reserved_for_eco0_DEFAULT  0x00000000

/* SDS_INTR2_0_0 :: PCI_MASK_SET :: dafe_loop_ramp_err_mask [29:29] */
#define BCHP_SDS_INTR2_0_0_PCI_MASK_SET_dafe_loop_ramp_err_mask_MASK 0x20000000
#define BCHP_SDS_INTR2_0_0_PCI_MASK_SET_dafe_loop_ramp_err_mask_SHIFT 29
#define BCHP_SDS_INTR2_0_0_PCI_MASK_SET_dafe_loop_ramp_err_mask_DEFAULT 0x00000001

/* SDS_INTR2_0_0 :: PCI_MASK_SET :: hp_frame_boundary_mask [28:28] */
#define BCHP_SDS_INTR2_0_0_PCI_MASK_SET_hp_frame_boundary_mask_MASK 0x10000000
#define BCHP_SDS_INTR2_0_0_PCI_MASK_SET_hp_frame_boundary_mask_SHIFT 28
#define BCHP_SDS_INTR2_0_0_PCI_MASK_SET_hp_frame_boundary_mask_DEFAULT 0x00000001

/* SDS_INTR2_0_0 :: PCI_MASK_SET :: hp_frof_change_mask [27:27] */
#define BCHP_SDS_INTR2_0_0_PCI_MASK_SET_hp_frof_change_mask_MASK   0x08000000
#define BCHP_SDS_INTR2_0_0_PCI_MASK_SET_hp_frof_change_mask_SHIFT  27
#define BCHP_SDS_INTR2_0_0_PCI_MASK_SET_hp_frof_change_mask_DEFAULT 0x00000001

/* SDS_INTR2_0_0 :: PCI_MASK_SET :: hp_reacq_mask [26:26] */
#define BCHP_SDS_INTR2_0_0_PCI_MASK_SET_hp_reacq_mask_MASK         0x04000000
#define BCHP_SDS_INTR2_0_0_PCI_MASK_SET_hp_reacq_mask_SHIFT        26
#define BCHP_SDS_INTR2_0_0_PCI_MASK_SET_hp_reacq_mask_DEFAULT      0x00000001

/* SDS_INTR2_0_0 :: PCI_MASK_SET :: hp_pk_smpl_cmlt_mask [25:25] */
#define BCHP_SDS_INTR2_0_0_PCI_MASK_SET_hp_pk_smpl_cmlt_mask_MASK  0x02000000
#define BCHP_SDS_INTR2_0_0_PCI_MASK_SET_hp_pk_smpl_cmlt_mask_SHIFT 25
#define BCHP_SDS_INTR2_0_0_PCI_MASK_SET_hp_pk_smpl_cmlt_mask_DEFAULT 0x00000001

/* SDS_INTR2_0_0 :: PCI_MASK_SET :: hp_state_change_mask [24:24] */
#define BCHP_SDS_INTR2_0_0_PCI_MASK_SET_hp_state_change_mask_MASK  0x01000000
#define BCHP_SDS_INTR2_0_0_PCI_MASK_SET_hp_state_change_mask_SHIFT 24
#define BCHP_SDS_INTR2_0_0_PCI_MASK_SET_hp_state_change_mask_DEFAULT 0x00000001

/* SDS_INTR2_0_0 :: PCI_MASK_SET :: hp_state_match_mask [23:23] */
#define BCHP_SDS_INTR2_0_0_PCI_MASK_SET_hp_state_match_mask_MASK   0x00800000
#define BCHP_SDS_INTR2_0_0_PCI_MASK_SET_hp_state_match_mask_SHIFT  23
#define BCHP_SDS_INTR2_0_0_PCI_MASK_SET_hp_state_match_mask_DEFAULT 0x00000001

/* SDS_INTR2_0_0 :: PCI_MASK_SET :: bclktimer_int_mask [22:22] */
#define BCHP_SDS_INTR2_0_0_PCI_MASK_SET_bclktimer_int_mask_MASK    0x00400000
#define BCHP_SDS_INTR2_0_0_PCI_MASK_SET_bclktimer_int_mask_SHIFT   22
#define BCHP_SDS_INTR2_0_0_PCI_MASK_SET_bclktimer_int_mask_DEFAULT 0x00000001

/* SDS_INTR2_0_0 :: PCI_MASK_SET :: bertimer_int_mask [21:21] */
#define BCHP_SDS_INTR2_0_0_PCI_MASK_SET_bertimer_int_mask_MASK     0x00200000
#define BCHP_SDS_INTR2_0_0_PCI_MASK_SET_bertimer_int_mask_SHIFT    21
#define BCHP_SDS_INTR2_0_0_PCI_MASK_SET_bertimer_int_mask_DEFAULT  0x00000001

/* SDS_INTR2_0_0 :: PCI_MASK_SET :: gentimer3_int_mask [20:20] */
#define BCHP_SDS_INTR2_0_0_PCI_MASK_SET_gentimer3_int_mask_MASK    0x00100000
#define BCHP_SDS_INTR2_0_0_PCI_MASK_SET_gentimer3_int_mask_SHIFT   20
#define BCHP_SDS_INTR2_0_0_PCI_MASK_SET_gentimer3_int_mask_DEFAULT 0x00000001

/* SDS_INTR2_0_0 :: PCI_MASK_SET :: gentimer2_int_mask [19:19] */
#define BCHP_SDS_INTR2_0_0_PCI_MASK_SET_gentimer2_int_mask_MASK    0x00080000
#define BCHP_SDS_INTR2_0_0_PCI_MASK_SET_gentimer2_int_mask_SHIFT   19
#define BCHP_SDS_INTR2_0_0_PCI_MASK_SET_gentimer2_int_mask_DEFAULT 0x00000001

/* SDS_INTR2_0_0 :: PCI_MASK_SET :: gentimer1_int_mask [18:18] */
#define BCHP_SDS_INTR2_0_0_PCI_MASK_SET_gentimer1_int_mask_MASK    0x00040000
#define BCHP_SDS_INTR2_0_0_PCI_MASK_SET_gentimer1_int_mask_SHIFT   18
#define BCHP_SDS_INTR2_0_0_PCI_MASK_SET_gentimer1_int_mask_DEFAULT 0x00000001

/* SDS_INTR2_0_0 :: PCI_MASK_SET :: agc_3stage_mask [17:17] */
#define BCHP_SDS_INTR2_0_0_PCI_MASK_SET_agc_3stage_mask_MASK       0x00020000
#define BCHP_SDS_INTR2_0_0_PCI_MASK_SET_agc_3stage_mask_SHIFT      17
#define BCHP_SDS_INTR2_0_0_PCI_MASK_SET_agc_3stage_mask_DEFAULT    0x00000001

/* SDS_INTR2_0_0 :: PCI_MASK_SET :: mixpll_out_lock_mask [16:16] */
#define BCHP_SDS_INTR2_0_0_PCI_MASK_SET_mixpll_out_lock_mask_MASK  0x00010000
#define BCHP_SDS_INTR2_0_0_PCI_MASK_SET_mixpll_out_lock_mask_SHIFT 16
#define BCHP_SDS_INTR2_0_0_PCI_MASK_SET_mixpll_out_lock_mask_DEFAULT 0x00000001

/* SDS_INTR2_0_0 :: PCI_MASK_SET :: refpll_out_lock_mask [15:15] */
#define BCHP_SDS_INTR2_0_0_PCI_MASK_SET_refpll_out_lock_mask_MASK  0x00008000
#define BCHP_SDS_INTR2_0_0_PCI_MASK_SET_refpll_out_lock_mask_SHIFT 15
#define BCHP_SDS_INTR2_0_0_PCI_MASK_SET_refpll_out_lock_mask_DEFAULT 0x00000001

/* SDS_INTR2_0_0 :: PCI_MASK_SET :: opll_out_lock_mask [14:14] */
#define BCHP_SDS_INTR2_0_0_PCI_MASK_SET_opll_out_lock_mask_MASK    0x00004000
#define BCHP_SDS_INTR2_0_0_PCI_MASK_SET_opll_out_lock_mask_SHIFT   14
#define BCHP_SDS_INTR2_0_0_PCI_MASK_SET_opll_out_lock_mask_DEFAULT 0x00000001

/* SDS_INTR2_0_0 :: PCI_MASK_SET :: opll_in_lock_mask [13:13] */
#define BCHP_SDS_INTR2_0_0_PCI_MASK_SET_opll_in_lock_mask_MASK     0x00002000
#define BCHP_SDS_INTR2_0_0_PCI_MASK_SET_opll_in_lock_mask_SHIFT    13
#define BCHP_SDS_INTR2_0_0_PCI_MASK_SET_opll_in_lock_mask_DEFAULT  0x00000001

/* SDS_INTR2_0_0 :: PCI_MASK_SET :: spll_out_lock_mask [12:12] */
#define BCHP_SDS_INTR2_0_0_PCI_MASK_SET_spll_out_lock_mask_MASK    0x00001000
#define BCHP_SDS_INTR2_0_0_PCI_MASK_SET_spll_out_lock_mask_SHIFT   12
#define BCHP_SDS_INTR2_0_0_PCI_MASK_SET_spll_out_lock_mask_DEFAULT 0x00000001

/* SDS_INTR2_0_0 :: PCI_MASK_SET :: spll_in_lock_mask [11:11] */
#define BCHP_SDS_INTR2_0_0_PCI_MASK_SET_spll_in_lock_mask_MASK     0x00000800
#define BCHP_SDS_INTR2_0_0_PCI_MASK_SET_spll_in_lock_mask_SHIFT    11
#define BCHP_SDS_INTR2_0_0_PCI_MASK_SET_spll_in_lock_mask_DEFAULT  0x00000001

/* SDS_INTR2_0_0 :: PCI_MASK_SET :: dft_done_int_mask [10:10] */
#define BCHP_SDS_INTR2_0_0_PCI_MASK_SET_dft_done_int_mask_MASK     0x00000400
#define BCHP_SDS_INTR2_0_0_PCI_MASK_SET_dft_done_int_mask_SHIFT    10
#define BCHP_SDS_INTR2_0_0_PCI_MASK_SET_dft_done_int_mask_DEFAULT  0x00000001

/* SDS_INTR2_0_0 :: PCI_MASK_SET :: mi2c_int_mask [09:09] */
#define BCHP_SDS_INTR2_0_0_PCI_MASK_SET_mi2c_int_mask_MASK         0x00000200
#define BCHP_SDS_INTR2_0_0_PCI_MASK_SET_mi2c_int_mask_SHIFT        9
#define BCHP_SDS_INTR2_0_0_PCI_MASK_SET_mi2c_int_mask_DEFAULT      0x00000001

/* SDS_INTR2_0_0 :: PCI_MASK_SET :: ahb_out_lock_mask [08:08] */
#define BCHP_SDS_INTR2_0_0_PCI_MASK_SET_ahb_out_lock_mask_MASK     0x00000100
#define BCHP_SDS_INTR2_0_0_PCI_MASK_SET_ahb_out_lock_mask_SHIFT    8
#define BCHP_SDS_INTR2_0_0_PCI_MASK_SET_ahb_out_lock_mask_DEFAULT  0x00000001

/* SDS_INTR2_0_0 :: PCI_MASK_SET :: ahb_in_lock_mask [07:07] */
#define BCHP_SDS_INTR2_0_0_PCI_MASK_SET_ahb_in_lock_mask_MASK      0x00000080
#define BCHP_SDS_INTR2_0_0_PCI_MASK_SET_ahb_in_lock_mask_SHIFT     7
#define BCHP_SDS_INTR2_0_0_PCI_MASK_SET_ahb_in_lock_mask_DEFAULT   0x00000001

/* SDS_INTR2_0_0 :: PCI_MASK_SET :: rvb_out_lock_mask [06:06] */
#define BCHP_SDS_INTR2_0_0_PCI_MASK_SET_rvb_out_lock_mask_MASK     0x00000040
#define BCHP_SDS_INTR2_0_0_PCI_MASK_SET_rvb_out_lock_mask_SHIFT    6
#define BCHP_SDS_INTR2_0_0_PCI_MASK_SET_rvb_out_lock_mask_DEFAULT  0x00000001

/* SDS_INTR2_0_0 :: PCI_MASK_SET :: rvb_in_lock_mask [05:05] */
#define BCHP_SDS_INTR2_0_0_PCI_MASK_SET_rvb_in_lock_mask_MASK      0x00000020
#define BCHP_SDS_INTR2_0_0_PCI_MASK_SET_rvb_in_lock_mask_SHIFT     5
#define BCHP_SDS_INTR2_0_0_PCI_MASK_SET_rvb_in_lock_mask_DEFAULT   0x00000001

/* SDS_INTR2_0_0 :: PCI_MASK_SET :: vit_out_sync_mask [04:04] */
#define BCHP_SDS_INTR2_0_0_PCI_MASK_SET_vit_out_sync_mask_MASK     0x00000010
#define BCHP_SDS_INTR2_0_0_PCI_MASK_SET_vit_out_sync_mask_SHIFT    4
#define BCHP_SDS_INTR2_0_0_PCI_MASK_SET_vit_out_sync_mask_DEFAULT  0x00000001

/* SDS_INTR2_0_0 :: PCI_MASK_SET :: vit_in_sync_mask [03:03] */
#define BCHP_SDS_INTR2_0_0_PCI_MASK_SET_vit_in_sync_mask_MASK      0x00000008
#define BCHP_SDS_INTR2_0_0_PCI_MASK_SET_vit_in_sync_mask_SHIFT     3
#define BCHP_SDS_INTR2_0_0_PCI_MASK_SET_vit_in_sync_mask_DEFAULT   0x00000001

/* SDS_INTR2_0_0 :: PCI_MASK_SET :: fecii_ov_mask [02:02] */
#define BCHP_SDS_INTR2_0_0_PCI_MASK_SET_fecii_ov_mask_MASK         0x00000004
#define BCHP_SDS_INTR2_0_0_PCI_MASK_SET_fecii_ov_mask_SHIFT        2
#define BCHP_SDS_INTR2_0_0_PCI_MASK_SET_fecii_ov_mask_DEFAULT      0x00000001

/* SDS_INTR2_0_0 :: PCI_MASK_SET :: fecii_out_lock_mask [01:01] */
#define BCHP_SDS_INTR2_0_0_PCI_MASK_SET_fecii_out_lock_mask_MASK   0x00000002
#define BCHP_SDS_INTR2_0_0_PCI_MASK_SET_fecii_out_lock_mask_SHIFT  1
#define BCHP_SDS_INTR2_0_0_PCI_MASK_SET_fecii_out_lock_mask_DEFAULT 0x00000001

/* SDS_INTR2_0_0 :: PCI_MASK_SET :: fecii_in_lock_mask [00:00] */
#define BCHP_SDS_INTR2_0_0_PCI_MASK_SET_fecii_in_lock_mask_MASK    0x00000001
#define BCHP_SDS_INTR2_0_0_PCI_MASK_SET_fecii_in_lock_mask_SHIFT   0
#define BCHP_SDS_INTR2_0_0_PCI_MASK_SET_fecii_in_lock_mask_DEFAULT 0x00000001

/***************************************************************************
 *PCI_MASK_CLEAR - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* SDS_INTR2_0_0 :: PCI_MASK_CLEAR :: reserved_for_eco0 [31:30] */
#define BCHP_SDS_INTR2_0_0_PCI_MASK_CLEAR_reserved_for_eco0_MASK   0xc0000000
#define BCHP_SDS_INTR2_0_0_PCI_MASK_CLEAR_reserved_for_eco0_SHIFT  30
#define BCHP_SDS_INTR2_0_0_PCI_MASK_CLEAR_reserved_for_eco0_DEFAULT 0x00000000

/* SDS_INTR2_0_0 :: PCI_MASK_CLEAR :: dafe_loop_ramp_err_mask [29:29] */
#define BCHP_SDS_INTR2_0_0_PCI_MASK_CLEAR_dafe_loop_ramp_err_mask_MASK 0x20000000
#define BCHP_SDS_INTR2_0_0_PCI_MASK_CLEAR_dafe_loop_ramp_err_mask_SHIFT 29
#define BCHP_SDS_INTR2_0_0_PCI_MASK_CLEAR_dafe_loop_ramp_err_mask_DEFAULT 0x00000001

/* SDS_INTR2_0_0 :: PCI_MASK_CLEAR :: hp_frame_boundary_mask [28:28] */
#define BCHP_SDS_INTR2_0_0_PCI_MASK_CLEAR_hp_frame_boundary_mask_MASK 0x10000000
#define BCHP_SDS_INTR2_0_0_PCI_MASK_CLEAR_hp_frame_boundary_mask_SHIFT 28
#define BCHP_SDS_INTR2_0_0_PCI_MASK_CLEAR_hp_frame_boundary_mask_DEFAULT 0x00000001

/* SDS_INTR2_0_0 :: PCI_MASK_CLEAR :: hp_frof_change_mask [27:27] */
#define BCHP_SDS_INTR2_0_0_PCI_MASK_CLEAR_hp_frof_change_mask_MASK 0x08000000
#define BCHP_SDS_INTR2_0_0_PCI_MASK_CLEAR_hp_frof_change_mask_SHIFT 27
#define BCHP_SDS_INTR2_0_0_PCI_MASK_CLEAR_hp_frof_change_mask_DEFAULT 0x00000001

/* SDS_INTR2_0_0 :: PCI_MASK_CLEAR :: hp_reacq_mask [26:26] */
#define BCHP_SDS_INTR2_0_0_PCI_MASK_CLEAR_hp_reacq_mask_MASK       0x04000000
#define BCHP_SDS_INTR2_0_0_PCI_MASK_CLEAR_hp_reacq_mask_SHIFT      26
#define BCHP_SDS_INTR2_0_0_PCI_MASK_CLEAR_hp_reacq_mask_DEFAULT    0x00000001

/* SDS_INTR2_0_0 :: PCI_MASK_CLEAR :: hp_pk_smpl_cmlt_mask [25:25] */
#define BCHP_SDS_INTR2_0_0_PCI_MASK_CLEAR_hp_pk_smpl_cmlt_mask_MASK 0x02000000
#define BCHP_SDS_INTR2_0_0_PCI_MASK_CLEAR_hp_pk_smpl_cmlt_mask_SHIFT 25
#define BCHP_SDS_INTR2_0_0_PCI_MASK_CLEAR_hp_pk_smpl_cmlt_mask_DEFAULT 0x00000001

/* SDS_INTR2_0_0 :: PCI_MASK_CLEAR :: hp_state_change_mask [24:24] */
#define BCHP_SDS_INTR2_0_0_PCI_MASK_CLEAR_hp_state_change_mask_MASK 0x01000000
#define BCHP_SDS_INTR2_0_0_PCI_MASK_CLEAR_hp_state_change_mask_SHIFT 24
#define BCHP_SDS_INTR2_0_0_PCI_MASK_CLEAR_hp_state_change_mask_DEFAULT 0x00000001

/* SDS_INTR2_0_0 :: PCI_MASK_CLEAR :: hp_state_match_mask [23:23] */
#define BCHP_SDS_INTR2_0_0_PCI_MASK_CLEAR_hp_state_match_mask_MASK 0x00800000
#define BCHP_SDS_INTR2_0_0_PCI_MASK_CLEAR_hp_state_match_mask_SHIFT 23
#define BCHP_SDS_INTR2_0_0_PCI_MASK_CLEAR_hp_state_match_mask_DEFAULT 0x00000001

/* SDS_INTR2_0_0 :: PCI_MASK_CLEAR :: bclktimer_int_mask [22:22] */
#define BCHP_SDS_INTR2_0_0_PCI_MASK_CLEAR_bclktimer_int_mask_MASK  0x00400000
#define BCHP_SDS_INTR2_0_0_PCI_MASK_CLEAR_bclktimer_int_mask_SHIFT 22
#define BCHP_SDS_INTR2_0_0_PCI_MASK_CLEAR_bclktimer_int_mask_DEFAULT 0x00000001

/* SDS_INTR2_0_0 :: PCI_MASK_CLEAR :: bertimer_int_mask [21:21] */
#define BCHP_SDS_INTR2_0_0_PCI_MASK_CLEAR_bertimer_int_mask_MASK   0x00200000
#define BCHP_SDS_INTR2_0_0_PCI_MASK_CLEAR_bertimer_int_mask_SHIFT  21
#define BCHP_SDS_INTR2_0_0_PCI_MASK_CLEAR_bertimer_int_mask_DEFAULT 0x00000001

/* SDS_INTR2_0_0 :: PCI_MASK_CLEAR :: gentimer3_int_mask [20:20] */
#define BCHP_SDS_INTR2_0_0_PCI_MASK_CLEAR_gentimer3_int_mask_MASK  0x00100000
#define BCHP_SDS_INTR2_0_0_PCI_MASK_CLEAR_gentimer3_int_mask_SHIFT 20
#define BCHP_SDS_INTR2_0_0_PCI_MASK_CLEAR_gentimer3_int_mask_DEFAULT 0x00000001

/* SDS_INTR2_0_0 :: PCI_MASK_CLEAR :: gentimer2_int_mask [19:19] */
#define BCHP_SDS_INTR2_0_0_PCI_MASK_CLEAR_gentimer2_int_mask_MASK  0x00080000
#define BCHP_SDS_INTR2_0_0_PCI_MASK_CLEAR_gentimer2_int_mask_SHIFT 19
#define BCHP_SDS_INTR2_0_0_PCI_MASK_CLEAR_gentimer2_int_mask_DEFAULT 0x00000001

/* SDS_INTR2_0_0 :: PCI_MASK_CLEAR :: gentimer1_int_mask [18:18] */
#define BCHP_SDS_INTR2_0_0_PCI_MASK_CLEAR_gentimer1_int_mask_MASK  0x00040000
#define BCHP_SDS_INTR2_0_0_PCI_MASK_CLEAR_gentimer1_int_mask_SHIFT 18
#define BCHP_SDS_INTR2_0_0_PCI_MASK_CLEAR_gentimer1_int_mask_DEFAULT 0x00000001

/* SDS_INTR2_0_0 :: PCI_MASK_CLEAR :: agc_3stage_mask [17:17] */
#define BCHP_SDS_INTR2_0_0_PCI_MASK_CLEAR_agc_3stage_mask_MASK     0x00020000
#define BCHP_SDS_INTR2_0_0_PCI_MASK_CLEAR_agc_3stage_mask_SHIFT    17
#define BCHP_SDS_INTR2_0_0_PCI_MASK_CLEAR_agc_3stage_mask_DEFAULT  0x00000001

/* SDS_INTR2_0_0 :: PCI_MASK_CLEAR :: mixpll_out_lock_mask [16:16] */
#define BCHP_SDS_INTR2_0_0_PCI_MASK_CLEAR_mixpll_out_lock_mask_MASK 0x00010000
#define BCHP_SDS_INTR2_0_0_PCI_MASK_CLEAR_mixpll_out_lock_mask_SHIFT 16
#define BCHP_SDS_INTR2_0_0_PCI_MASK_CLEAR_mixpll_out_lock_mask_DEFAULT 0x00000001

/* SDS_INTR2_0_0 :: PCI_MASK_CLEAR :: refpll_out_lock_mask [15:15] */
#define BCHP_SDS_INTR2_0_0_PCI_MASK_CLEAR_refpll_out_lock_mask_MASK 0x00008000
#define BCHP_SDS_INTR2_0_0_PCI_MASK_CLEAR_refpll_out_lock_mask_SHIFT 15
#define BCHP_SDS_INTR2_0_0_PCI_MASK_CLEAR_refpll_out_lock_mask_DEFAULT 0x00000001

/* SDS_INTR2_0_0 :: PCI_MASK_CLEAR :: opll_out_lock_mask [14:14] */
#define BCHP_SDS_INTR2_0_0_PCI_MASK_CLEAR_opll_out_lock_mask_MASK  0x00004000
#define BCHP_SDS_INTR2_0_0_PCI_MASK_CLEAR_opll_out_lock_mask_SHIFT 14
#define BCHP_SDS_INTR2_0_0_PCI_MASK_CLEAR_opll_out_lock_mask_DEFAULT 0x00000001

/* SDS_INTR2_0_0 :: PCI_MASK_CLEAR :: opll_in_lock_mask [13:13] */
#define BCHP_SDS_INTR2_0_0_PCI_MASK_CLEAR_opll_in_lock_mask_MASK   0x00002000
#define BCHP_SDS_INTR2_0_0_PCI_MASK_CLEAR_opll_in_lock_mask_SHIFT  13
#define BCHP_SDS_INTR2_0_0_PCI_MASK_CLEAR_opll_in_lock_mask_DEFAULT 0x00000001

/* SDS_INTR2_0_0 :: PCI_MASK_CLEAR :: spll_out_lock_mask [12:12] */
#define BCHP_SDS_INTR2_0_0_PCI_MASK_CLEAR_spll_out_lock_mask_MASK  0x00001000
#define BCHP_SDS_INTR2_0_0_PCI_MASK_CLEAR_spll_out_lock_mask_SHIFT 12
#define BCHP_SDS_INTR2_0_0_PCI_MASK_CLEAR_spll_out_lock_mask_DEFAULT 0x00000001

/* SDS_INTR2_0_0 :: PCI_MASK_CLEAR :: spll_in_lock_mask [11:11] */
#define BCHP_SDS_INTR2_0_0_PCI_MASK_CLEAR_spll_in_lock_mask_MASK   0x00000800
#define BCHP_SDS_INTR2_0_0_PCI_MASK_CLEAR_spll_in_lock_mask_SHIFT  11
#define BCHP_SDS_INTR2_0_0_PCI_MASK_CLEAR_spll_in_lock_mask_DEFAULT 0x00000001

/* SDS_INTR2_0_0 :: PCI_MASK_CLEAR :: dft_done_int_mask [10:10] */
#define BCHP_SDS_INTR2_0_0_PCI_MASK_CLEAR_dft_done_int_mask_MASK   0x00000400
#define BCHP_SDS_INTR2_0_0_PCI_MASK_CLEAR_dft_done_int_mask_SHIFT  10
#define BCHP_SDS_INTR2_0_0_PCI_MASK_CLEAR_dft_done_int_mask_DEFAULT 0x00000001

/* SDS_INTR2_0_0 :: PCI_MASK_CLEAR :: mi2c_int_mask [09:09] */
#define BCHP_SDS_INTR2_0_0_PCI_MASK_CLEAR_mi2c_int_mask_MASK       0x00000200
#define BCHP_SDS_INTR2_0_0_PCI_MASK_CLEAR_mi2c_int_mask_SHIFT      9
#define BCHP_SDS_INTR2_0_0_PCI_MASK_CLEAR_mi2c_int_mask_DEFAULT    0x00000001

/* SDS_INTR2_0_0 :: PCI_MASK_CLEAR :: ahb_out_lock_mask [08:08] */
#define BCHP_SDS_INTR2_0_0_PCI_MASK_CLEAR_ahb_out_lock_mask_MASK   0x00000100
#define BCHP_SDS_INTR2_0_0_PCI_MASK_CLEAR_ahb_out_lock_mask_SHIFT  8
#define BCHP_SDS_INTR2_0_0_PCI_MASK_CLEAR_ahb_out_lock_mask_DEFAULT 0x00000001

/* SDS_INTR2_0_0 :: PCI_MASK_CLEAR :: ahb_in_lock_mask [07:07] */
#define BCHP_SDS_INTR2_0_0_PCI_MASK_CLEAR_ahb_in_lock_mask_MASK    0x00000080
#define BCHP_SDS_INTR2_0_0_PCI_MASK_CLEAR_ahb_in_lock_mask_SHIFT   7
#define BCHP_SDS_INTR2_0_0_PCI_MASK_CLEAR_ahb_in_lock_mask_DEFAULT 0x00000001

/* SDS_INTR2_0_0 :: PCI_MASK_CLEAR :: rvb_out_lock_mask [06:06] */
#define BCHP_SDS_INTR2_0_0_PCI_MASK_CLEAR_rvb_out_lock_mask_MASK   0x00000040
#define BCHP_SDS_INTR2_0_0_PCI_MASK_CLEAR_rvb_out_lock_mask_SHIFT  6
#define BCHP_SDS_INTR2_0_0_PCI_MASK_CLEAR_rvb_out_lock_mask_DEFAULT 0x00000001

/* SDS_INTR2_0_0 :: PCI_MASK_CLEAR :: rvb_in_lock_mask [05:05] */
#define BCHP_SDS_INTR2_0_0_PCI_MASK_CLEAR_rvb_in_lock_mask_MASK    0x00000020
#define BCHP_SDS_INTR2_0_0_PCI_MASK_CLEAR_rvb_in_lock_mask_SHIFT   5
#define BCHP_SDS_INTR2_0_0_PCI_MASK_CLEAR_rvb_in_lock_mask_DEFAULT 0x00000001

/* SDS_INTR2_0_0 :: PCI_MASK_CLEAR :: vit_out_sync_mask [04:04] */
#define BCHP_SDS_INTR2_0_0_PCI_MASK_CLEAR_vit_out_sync_mask_MASK   0x00000010
#define BCHP_SDS_INTR2_0_0_PCI_MASK_CLEAR_vit_out_sync_mask_SHIFT  4
#define BCHP_SDS_INTR2_0_0_PCI_MASK_CLEAR_vit_out_sync_mask_DEFAULT 0x00000001

/* SDS_INTR2_0_0 :: PCI_MASK_CLEAR :: vit_in_sync_mask [03:03] */
#define BCHP_SDS_INTR2_0_0_PCI_MASK_CLEAR_vit_in_sync_mask_MASK    0x00000008
#define BCHP_SDS_INTR2_0_0_PCI_MASK_CLEAR_vit_in_sync_mask_SHIFT   3
#define BCHP_SDS_INTR2_0_0_PCI_MASK_CLEAR_vit_in_sync_mask_DEFAULT 0x00000001

/* SDS_INTR2_0_0 :: PCI_MASK_CLEAR :: fecii_ov_mask [02:02] */
#define BCHP_SDS_INTR2_0_0_PCI_MASK_CLEAR_fecii_ov_mask_MASK       0x00000004
#define BCHP_SDS_INTR2_0_0_PCI_MASK_CLEAR_fecii_ov_mask_SHIFT      2
#define BCHP_SDS_INTR2_0_0_PCI_MASK_CLEAR_fecii_ov_mask_DEFAULT    0x00000001

/* SDS_INTR2_0_0 :: PCI_MASK_CLEAR :: fecii_out_lock_mask [01:01] */
#define BCHP_SDS_INTR2_0_0_PCI_MASK_CLEAR_fecii_out_lock_mask_MASK 0x00000002
#define BCHP_SDS_INTR2_0_0_PCI_MASK_CLEAR_fecii_out_lock_mask_SHIFT 1
#define BCHP_SDS_INTR2_0_0_PCI_MASK_CLEAR_fecii_out_lock_mask_DEFAULT 0x00000001

/* SDS_INTR2_0_0 :: PCI_MASK_CLEAR :: fecii_in_lock_mask [00:00] */
#define BCHP_SDS_INTR2_0_0_PCI_MASK_CLEAR_fecii_in_lock_mask_MASK  0x00000001
#define BCHP_SDS_INTR2_0_0_PCI_MASK_CLEAR_fecii_in_lock_mask_SHIFT 0
#define BCHP_SDS_INTR2_0_0_PCI_MASK_CLEAR_fecii_in_lock_mask_DEFAULT 0x00000001

#endif /* #ifndef BCHP_SDS_INTR2_0_0_H__ */

/* End of File */
