// Seed: 2958404025
module module_0 (
    input supply1 id_0,
    input tri1 id_1,
    input supply1 id_2,
    input supply0 id_3,
    output wand id_4,
    output supply0 id_5,
    input tri0 id_6,
    output uwire id_7,
    output wand id_8,
    output wire id_9
);
  assign id_9 = 1;
endmodule
module module_1 #(
    parameter id_2 = 32'd70,
    parameter id_7 = 32'd68
) (
    output supply0 id_0,
    input tri0 id_1,
    input supply1 _id_2,
    input tri1 id_3,
    output wor id_4,
    input tri id_5,
    input tri0 id_6,
    input wand _id_7
);
  logic id_9 = 1;
  logic [id_7 : id_2] id_10;
  ;
  wire id_11;
  assign id_4 = -1;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1,
      id_1,
      id_4,
      id_4,
      id_5,
      id_0,
      id_0,
      id_0
  );
  assign modCall_1.id_9 = 0;
endmodule
