<?xml version="1" encoding="UTF-8"?>
<!DOCTYPE gowin-fpga-project>
<Project>
    <Template>FPGA</Template>
    <Version>5</Version>
    <Device name="" pn="GW5AST-LV138FPG676AC1/I0">gw5ast138b-007</Device>
    <FileList>
        <File path="src/arb/arbiter_encryption.v" type="file.verilog" enable="1"/>
        <File path="src/gowin_pll/gowin_pll.v" type="file.verilog" enable="1"/>
        <File path="src/include/top_define.v" type="file.verilog" enable="1"/>
        <File path="src/pcie/tlp_encryption.v" type="file.verilog" enable="1"/>
        <File path="src/serdes/pcie_controller/pcie_controller.v" type="file.verilog" enable="1"/>
        <File path="src/serdes/serdes.v" type="file.verilog" enable="1"/>
        <File path="src/top.v" type="file.verilog" enable="1"/>
        <File path="src/484_cfg_v1.cst" type="file.cst" enable="0"/>
        <File path="src/676_cfg_v1.cst" type="file.cst" enable="1"/>
        <File path="src/dvk_cfg_v2.cst" type="file.cst" enable="0"/>
        <File path="src/pcie_dma_demo.sdc" type="file.sdc" enable="1"/>
        <File path="src/dma_debug.gao" type="file.gao" enable="1"/>
        <File path="src/dma_debug_rc.gao" type="file.gao" enable="0"/>
        <File path="src/dma_debug_rq.gao" type="file.gao" enable="0"/>
        <File path="src/ltssm_only.gao" type="file.gao" enable="0"/>
        <File path="src/pcie_dma_demo.gsc" type="file.gsc" enable="1"/>
    </FileList>
</Project>
