How to Run:
./generateVerilog.exe <input_file_name>

Generates "fsm.v" verilog file for the given datapath and controller input.