$date
	Tue Nov 11 21:27:21 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module systolic_array_4x4_tb $end
$var wire 32 ! c44 [31:0] $end
$var wire 32 " c43 [31:0] $end
$var wire 32 # c42 [31:0] $end
$var wire 32 $ c41 [31:0] $end
$var wire 32 % c34 [31:0] $end
$var wire 32 & c33 [31:0] $end
$var wire 32 ' c32 [31:0] $end
$var wire 32 ( c31 [31:0] $end
$var wire 32 ) c24 [31:0] $end
$var wire 32 * c23 [31:0] $end
$var wire 32 + c22 [31:0] $end
$var wire 32 , c21 [31:0] $end
$var wire 32 - c14 [31:0] $end
$var wire 32 . c13 [31:0] $end
$var wire 32 / c12 [31:0] $end
$var wire 32 0 c11 [31:0] $end
$var reg 8 1 a1 [7:0] $end
$var reg 8 2 a2 [7:0] $end
$var reg 8 3 a3 [7:0] $end
$var reg 8 4 a4 [7:0] $end
$var reg 8 5 b1 [7:0] $end
$var reg 8 6 b2 [7:0] $end
$var reg 8 7 b3 [7:0] $end
$var reg 8 8 b4 [7:0] $end
$var reg 1 9 clear $end
$var reg 1 : clk $end
$var reg 1 ; rst $end
$scope module dut $end
$var wire 8 < a1 [7:0] $end
$var wire 8 = a2 [7:0] $end
$var wire 8 > a3 [7:0] $end
$var wire 8 ? a4 [7:0] $end
$var wire 8 @ b1 [7:0] $end
$var wire 8 A b2 [7:0] $end
$var wire 8 B b3 [7:0] $end
$var wire 8 C b4 [7:0] $end
$var wire 1 9 clear $end
$var wire 1 : clk $end
$var wire 1 ; rst $end
$var wire 32 D c44 [31:0] $end
$var wire 32 E c43 [31:0] $end
$var wire 32 F c42 [31:0] $end
$var wire 32 G c41 [31:0] $end
$var wire 32 H c34 [31:0] $end
$var wire 32 I c33 [31:0] $end
$var wire 32 J c32 [31:0] $end
$var wire 32 K c31 [31:0] $end
$var wire 32 L c24 [31:0] $end
$var wire 32 M c23 [31:0] $end
$var wire 32 N c22 [31:0] $end
$var wire 32 O c21 [31:0] $end
$var wire 32 P c14 [31:0] $end
$var wire 32 Q c13 [31:0] $end
$var wire 32 R c12 [31:0] $end
$var wire 32 S c11 [31:0] $end
$var wire 8 T b34_to_44 [7:0] $end
$var wire 8 U b33_to_43 [7:0] $end
$var wire 8 V b32_to_42 [7:0] $end
$var wire 8 W b31_to_41 [7:0] $end
$var wire 8 X b24_to_34 [7:0] $end
$var wire 8 Y b23_to_33 [7:0] $end
$var wire 8 Z b22_to_32 [7:0] $end
$var wire 8 [ b21_to_31 [7:0] $end
$var wire 8 \ b14_to_24 [7:0] $end
$var wire 8 ] b13_to_23 [7:0] $end
$var wire 8 ^ b12_to_22 [7:0] $end
$var wire 8 _ b11_to_21 [7:0] $end
$var wire 8 ` a43_to_44 [7:0] $end
$var wire 8 a a42_to_43 [7:0] $end
$var wire 8 b a41_to_42 [7:0] $end
$var wire 8 c a33_to_34 [7:0] $end
$var wire 8 d a32_to_33 [7:0] $end
$var wire 8 e a31_to_32 [7:0] $end
$var wire 8 f a23_to_24 [7:0] $end
$var wire 8 g a22_to_23 [7:0] $end
$var wire 8 h a21_to_22 [7:0] $end
$var wire 8 i a13_to_14 [7:0] $end
$var wire 8 j a12_to_13 [7:0] $end
$var wire 8 k a11_to_12 [7:0] $end
$scope module PE11 $end
$var wire 8 l a_in [7:0] $end
$var wire 8 m b_in [7:0] $end
$var wire 1 9 clear $end
$var wire 1 : clk $end
$var wire 1 ; rst $end
$var reg 8 n a_out [7:0] $end
$var reg 8 o b_out [7:0] $end
$var reg 32 p c [31:0] $end
$upscope $end
$scope module PE12 $end
$var wire 8 q a_in [7:0] $end
$var wire 8 r b_in [7:0] $end
$var wire 1 9 clear $end
$var wire 1 : clk $end
$var wire 1 ; rst $end
$var reg 8 s a_out [7:0] $end
$var reg 8 t b_out [7:0] $end
$var reg 32 u c [31:0] $end
$upscope $end
$scope module PE13 $end
$var wire 8 v a_in [7:0] $end
$var wire 8 w b_in [7:0] $end
$var wire 1 9 clear $end
$var wire 1 : clk $end
$var wire 1 ; rst $end
$var reg 8 x a_out [7:0] $end
$var reg 8 y b_out [7:0] $end
$var reg 32 z c [31:0] $end
$upscope $end
$scope module PE14 $end
$var wire 8 { a_in [7:0] $end
$var wire 8 | b_in [7:0] $end
$var wire 1 9 clear $end
$var wire 1 : clk $end
$var wire 1 ; rst $end
$var reg 8 } a_out [7:0] $end
$var reg 8 ~ b_out [7:0] $end
$var reg 32 !" c [31:0] $end
$upscope $end
$scope module PE21 $end
$var wire 8 "" a_in [7:0] $end
$var wire 8 #" b_in [7:0] $end
$var wire 1 9 clear $end
$var wire 1 : clk $end
$var wire 1 ; rst $end
$var reg 8 $" a_out [7:0] $end
$var reg 8 %" b_out [7:0] $end
$var reg 32 &" c [31:0] $end
$upscope $end
$scope module PE22 $end
$var wire 8 '" a_in [7:0] $end
$var wire 8 (" b_in [7:0] $end
$var wire 1 9 clear $end
$var wire 1 : clk $end
$var wire 1 ; rst $end
$var reg 8 )" a_out [7:0] $end
$var reg 8 *" b_out [7:0] $end
$var reg 32 +" c [31:0] $end
$upscope $end
$scope module PE23 $end
$var wire 8 ," a_in [7:0] $end
$var wire 8 -" b_in [7:0] $end
$var wire 1 9 clear $end
$var wire 1 : clk $end
$var wire 1 ; rst $end
$var reg 8 ." a_out [7:0] $end
$var reg 8 /" b_out [7:0] $end
$var reg 32 0" c [31:0] $end
$upscope $end
$scope module PE24 $end
$var wire 8 1" a_in [7:0] $end
$var wire 8 2" b_in [7:0] $end
$var wire 1 9 clear $end
$var wire 1 : clk $end
$var wire 1 ; rst $end
$var reg 8 3" a_out [7:0] $end
$var reg 8 4" b_out [7:0] $end
$var reg 32 5" c [31:0] $end
$upscope $end
$scope module PE31 $end
$var wire 8 6" a_in [7:0] $end
$var wire 8 7" b_in [7:0] $end
$var wire 1 9 clear $end
$var wire 1 : clk $end
$var wire 1 ; rst $end
$var reg 8 8" a_out [7:0] $end
$var reg 8 9" b_out [7:0] $end
$var reg 32 :" c [31:0] $end
$upscope $end
$scope module PE32 $end
$var wire 8 ;" a_in [7:0] $end
$var wire 8 <" b_in [7:0] $end
$var wire 1 9 clear $end
$var wire 1 : clk $end
$var wire 1 ; rst $end
$var reg 8 =" a_out [7:0] $end
$var reg 8 >" b_out [7:0] $end
$var reg 32 ?" c [31:0] $end
$upscope $end
$scope module PE33 $end
$var wire 8 @" a_in [7:0] $end
$var wire 8 A" b_in [7:0] $end
$var wire 1 9 clear $end
$var wire 1 : clk $end
$var wire 1 ; rst $end
$var reg 8 B" a_out [7:0] $end
$var reg 8 C" b_out [7:0] $end
$var reg 32 D" c [31:0] $end
$upscope $end
$scope module PE34 $end
$var wire 8 E" a_in [7:0] $end
$var wire 8 F" b_in [7:0] $end
$var wire 1 9 clear $end
$var wire 1 : clk $end
$var wire 1 ; rst $end
$var reg 8 G" a_out [7:0] $end
$var reg 8 H" b_out [7:0] $end
$var reg 32 I" c [31:0] $end
$upscope $end
$scope module PE41 $end
$var wire 8 J" a_in [7:0] $end
$var wire 8 K" b_in [7:0] $end
$var wire 1 9 clear $end
$var wire 1 : clk $end
$var wire 1 ; rst $end
$var reg 8 L" a_out [7:0] $end
$var reg 8 M" b_out [7:0] $end
$var reg 32 N" c [31:0] $end
$upscope $end
$scope module PE42 $end
$var wire 8 O" a_in [7:0] $end
$var wire 8 P" b_in [7:0] $end
$var wire 1 9 clear $end
$var wire 1 : clk $end
$var wire 1 ; rst $end
$var reg 8 Q" a_out [7:0] $end
$var reg 8 R" b_out [7:0] $end
$var reg 32 S" c [31:0] $end
$upscope $end
$scope module PE43 $end
$var wire 8 T" a_in [7:0] $end
$var wire 8 U" b_in [7:0] $end
$var wire 1 9 clear $end
$var wire 1 : clk $end
$var wire 1 ; rst $end
$var reg 8 V" a_out [7:0] $end
$var reg 8 W" b_out [7:0] $end
$var reg 32 X" c [31:0] $end
$upscope $end
$scope module PE44 $end
$var wire 8 Y" a_in [7:0] $end
$var wire 8 Z" b_in [7:0] $end
$var wire 1 9 clear $end
$var wire 1 : clk $end
$var wire 1 ; rst $end
$var reg 8 [" a_out [7:0] $end
$var reg 8 \" b_out [7:0] $end
$var reg 32 ]" c [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 ]"
b0 \"
b0 ["
b0 Z"
b0 Y"
b0 X"
b0 W"
b0 V"
b0 U"
b0 T"
b0 S"
b0 R"
b0 Q"
b0 P"
b0 O"
b0 N"
b0 M"
b0 L"
b0 K"
b0 J"
b0 I"
b0 H"
b0 G"
b0 F"
b0 E"
b0 D"
b0 C"
b0 B"
b0 A"
b0 @"
b0 ?"
b0 >"
b0 ="
b0 <"
b0 ;"
b0 :"
b0 9"
b0 8"
b0 7"
b0 6"
b0 5"
b0 4"
b0 3"
b0 2"
b0 1"
b0 0"
b0 /"
b0 ."
b0 -"
b0 ,"
b0 +"
b0 *"
b0 )"
b0 ("
b0 '"
b0 &"
b0 %"
b0 $"
b0 #"
b0 ""
b0 !"
b0 ~
b0 }
b0 |
b0 {
b0 z
b0 y
b0 x
b0 w
b0 v
b0 u
b0 t
b0 s
b0 r
b0 q
b0 p
b0 o
b0 n
b0 m
b0 l
b0 k
b0 j
b0 i
b0 h
b0 g
b0 f
b0 e
b0 d
b0 c
b0 b
b0 a
b0 `
b0 _
b0 ^
b0 ]
b0 \
b0 [
b0 Z
b0 Y
b0 X
b0 W
b0 V
b0 U
b0 T
b0 S
b0 R
b0 Q
b0 P
b0 O
b0 N
b0 M
b0 L
b0 K
b0 J
b0 I
b0 H
b0 G
b0 F
b0 E
b0 D
b0 C
b0 B
b0 A
b0 @
b0 ?
b0 >
b0 =
b0 <
1;
0:
09
b0 8
b0 7
b0 6
b0 5
b0 4
b0 3
b0 2
b0 1
b0 0
b0 /
b0 .
b0 -
b0 ,
b0 +
b0 *
b0 )
b0 (
b0 '
b0 &
b0 %
b0 $
b0 #
b0 "
b0 !
$end
#5000
1:
#10000
0:
0;
#15000
19
1:
#20000
0:
#25000
09
1:
#30000
0:
#35000
b101 _
b101 o
b101 #"
b1 k
b1 n
b1 q
b101 0
b101 S
b101 p
b101 5
b101 @
b101 m
b1 1
b1 <
b1 l
1:
#40000
0:
#45000
b101 [
b101 %"
b101 7"
b10 h
b10 $"
b10 '"
b1010 ,
b1010 O
b1010 &"
b110 ^
b110 t
b110 ("
b1 j
b1 s
b1 v
b110 /
b110 R
b110 u
b110 _
b110 o
b110 #"
b10 k
b10 n
b10 q
b10001 0
b10001 S
b10001 p
b110 6
b110 A
b110 r
b10 2
b10 =
b10 ""
b110 5
b110 @
b110 m
b10 1
b10 <
b10 l
1:
#50000
0:
#55000
b111 _
b111 o
b111 #"
b11 k
b11 n
b11 q
b100110 0
b100110 S
b100110 p
b111 ^
b111 t
b111 ("
b10 j
b10 s
b10 v
b10100 /
b10100 R
b10100 u
b110 [
b110 %"
b110 7"
b11 h
b11 $"
b11 '"
b11100 ,
b11100 O
b11100 &"
b111 ]
b111 y
b111 -"
b1 i
b1 x
b1 {
b111 .
b111 Q
b111 z
b110 Z
b110 *"
b110 <"
b10 g
b10 )"
b10 ,"
b1100 +
b1100 N
b1100 +"
b101 W
b101 9"
b101 K"
b11 e
b11 8"
b11 ;"
b1111 (
b1111 K
b1111 :"
b111 7
b111 B
b111 w
b11 3
b11 >
b11 6"
b111 6
b111 A
b111 r
b11 2
b11 =
b11 ""
b111 5
b111 @
b111 m
b11 1
b11 <
b11 l
1:
#60000
0:
#65000
b101 M"
b100 b
b100 L"
b100 O"
b10100 $
b10100 G
b10100 N"
b110 V
b110 >"
b110 P"
b11 d
b11 ="
b11 @"
b10010 '
b10010 J
b10010 ?"
b111 Y
b111 /"
b111 A"
b10 f
b10 ."
b10 1"
b1110 *
b1110 M
b1110 0"
b1000 \
b1000 ~
b1000 2"
b1 }
b1000 -
b1000 P
b1000 !"
b110 W
b110 9"
b110 K"
b100 e
b100 8"
b100 ;"
b100111 (
b100111 K
b100111 :"
b111 Z
b111 *"
b111 <"
b11 g
b11 )"
b11 ,"
b100001 +
b100001 N
b100001 +"
b1000 ]
b1000 y
b1000 -"
b10 i
b10 x
b10 {
b10111 .
b10111 Q
b10111 z
b111 [
b111 %"
b111 7"
b100 h
b100 $"
b100 '"
b111000 ,
b111000 O
b111000 &"
b1000 ^
b1000 t
b1000 ("
b11 j
b11 s
b11 v
b101100 /
b101100 R
b101100 u
b1000 _
b1000 o
b1000 #"
b100 k
b100 n
b100 q
b1000110 0
b1000110 S
b1000110 p
b1000 8
b1000 C
b1000 |
b100 4
b100 ?
b100 J"
b1000 7
b1000 B
b1000 w
b100 3
b100 >
b100 6"
b1000 6
b1000 A
b1000 r
b100 2
b100 =
b100 ""
b1000 5
b1000 @
b1000 m
b100 1
b100 <
b100 l
1:
#70000
0:
#75000
b0 _
b0 o
b0 #"
b0 k
b0 n
b0 q
b1001 ^
b1001 t
b1001 ("
b100 j
b100 s
b100 v
b1010000 /
b1010000 R
b1010000 u
b1000 [
b1000 %"
b1000 7"
b101 h
b101 $"
b101 '"
b1100000 ,
b1100000 O
b1100000 &"
b1001 ]
b1001 y
b1001 -"
b11 i
b11 x
b11 {
b110010 .
b110010 Q
b110010 z
b1000 Z
b1000 *"
b1000 <"
b100 g
b100 )"
b100 ,"
b1000001 +
b1000001 N
b1000001 +"
b111 W
b111 9"
b111 K"
b101 e
b101 8"
b101 ;"
b1001010 (
b1001010 K
b1001010 :"
b1001 \
b1001 ~
b1001 2"
b10 }
b11010 -
b11010 P
b11010 !"
b1000 Y
b1000 /"
b1000 A"
b11 f
b11 ."
b11 1"
b100110 *
b100110 M
b100110 0"
b111 V
b111 >"
b111 P"
b100 d
b100 ="
b100 @"
b101110 '
b101110 J
b101110 ?"
b110 M"
b101 b
b101 L"
b101 O"
b110010 $
b110010 G
b110010 N"
b1000 X
b1000 4"
b1000 F"
b10 3"
b10000 )
b10000 L
b10000 5"
b111 U
b111 C"
b111 U"
b11 c
b11 B"
b11 E"
b10101 &
b10101 I
b10101 D"
b110 R"
b100 a
b100 Q"
b100 T"
b11000 #
b11000 F
b11000 S"
b1001 8
b1001 C
b1001 |
b101 4
b101 ?
b101 J"
b1001 7
b1001 B
b1001 w
b101 3
b101 >
b101 6"
b1001 6
b1001 A
b1001 r
b101 2
b101 =
b101 ""
b0 5
b0 @
b0 m
b0 1
b0 <
b0 l
1:
#80000
0:
#85000
b111 W"
b100 `
b100 V"
b100 Y"
b11100 "
b11100 E
b11100 X"
b1000 T
b1000 H"
b1000 Z"
b11 G"
b11000 %
b11000 H
b11000 I"
b111 R"
b101 a
b101 Q"
b101 T"
b111011 #
b111011 F
b111011 S"
b1000 U
b1000 C"
b1000 U"
b100 c
b100 B"
b100 E"
b110101 &
b110101 I
b110101 D"
b1001 X
b1001 4"
b1001 F"
b11 3"
b101011 )
b101011 L
b101011 5"
b111 M"
b110 b
b110 L"
b110 O"
b1011100 $
b1011100 G
b1011100 N"
b1000 V
b1000 >"
b1000 P"
b101 d
b101 ="
b101 @"
b1010110 '
b1010110 J
b1010110 ?"
b1001 Y
b1001 /"
b1001 A"
b100 f
b100 ."
b100 1"
b1001010 *
b1001010 M
b1001010 0"
b1010 \
b1010 ~
b1010 2"
b11 }
b111000 -
b111000 P
b111000 !"
b1000 W
b1000 9"
b1000 K"
b110 e
b110 8"
b110 ;"
b1111010 (
b1111010 K
b1111010 :"
b1001 Z
b1001 *"
b1001 <"
b101 g
b101 )"
b101 ,"
b1101110 +
b1101110 N
b1101110 +"
b1010 ]
b1010 y
b1010 -"
b100 i
b100 x
b100 {
b1011010 .
b1011010 Q
b1011010 z
b0 [
b0 %"
b0 7"
b0 h
b0 $"
b0 '"
b0 ^
b0 t
b0 ("
b0 j
b0 s
b0 v
b1010 8
b1010 C
b1010 |
b110 4
b110 ?
b110 J"
b1010 7
b1010 B
b1010 w
b110 3
b110 >
b110 6"
b0 6
b0 A
b0 r
b0 2
b0 =
b0 ""
1:
#90000
0:
#95000
b0 ]
b0 y
b0 -"
b0 i
b0 x
b0 {
b0 Z
b0 *"
b0 <"
b0 g
b0 )"
b0 ,"
b0 W
b0 9"
b0 K"
b0 e
b0 8"
b0 ;"
b1011 \
b1011 ~
b1011 2"
b100 }
b1100100 -
b1100100 P
b1100100 !"
b1010 Y
b1010 /"
b1010 A"
b101 f
b101 ."
b101 1"
b1111100 *
b1111100 M
b1111100 0"
b1001 V
b1001 >"
b1001 P"
b110 d
b110 ="
b110 @"
b10001100 '
b10001100 J
b10001100 ?"
b1000 M"
b111 b
b111 L"
b111 O"
b10010100 $
b10010100 G
b10010100 N"
b1010 X
b1010 4"
b1010 F"
b100 3"
b1010011 )
b1010011 L
b1010011 5"
b1001 U
b1001 C"
b1001 U"
b101 c
b101 B"
b101 E"
b1100010 &
b1100010 I
b1100010 D"
b1000 R"
b110 a
b110 Q"
b110 T"
b1101011 #
b1101011 F
b1101011 S"
b1001 T
b1001 H"
b1001 Z"
b100 G"
b111100 %
b111100 H
b111100 I"
b1000 W"
b101 `
b101 V"
b101 Y"
b1000100 "
b1000100 E
b1000100 X"
b1000 \"
b100 ["
b100000 !
b100000 D
b100000 ]"
b1011 8
b1011 C
b1011 |
b111 4
b111 ?
b111 J"
b0 7
b0 B
b0 w
b0 3
b0 >
b0 6"
1:
#100000
0:
#105000
b1001 \"
b101 ["
b1001101 !
b1001101 D
b1001101 ]"
b1001 W"
b110 `
b110 V"
b110 Y"
b1111010 "
b1111010 E
b1111010 X"
b1010 T
b1010 H"
b1010 Z"
b101 G"
b1101110 %
b1101110 H
b1101110 I"
b1001 R"
b111 a
b111 Q"
b111 T"
b10101010 #
b10101010 F
b10101010 S"
b1010 U
b1010 C"
b1010 U"
b110 c
b110 B"
b110 E"
b10011110 &
b10011110 I
b10011110 D"
b1011 X
b1011 4"
b1011 F"
b101 3"
b10001010 )
b10001010 L
b10001010 5"
b0 M"
b0 b
b0 L"
b0 O"
b0 V
b0 >"
b0 P"
b0 d
b0 ="
b0 @"
b0 Y
b0 /"
b0 A"
b0 f
b0 ."
b0 1"
b0 \
b0 ~
b0 2"
b0 }
b0 8
b0 C
b0 |
b0 4
b0 ?
b0 J"
1:
#110000
0:
#115000
b0 X
b0 4"
b0 F"
b0 3"
b0 U
b0 C"
b0 U"
b0 c
b0 B"
b0 E"
b0 R"
b0 a
b0 Q"
b0 T"
b1011 T
b1011 H"
b1011 Z"
b110 G"
b10110000 %
b10110000 H
b10110000 I"
b1010 W"
b111 `
b111 V"
b111 Y"
b11000000 "
b11000000 E
b11000000 X"
b1010 \"
b110 ["
b10001001 !
b10001001 D
b10001001 ]"
1:
#120000
0:
#125000
b1011 \"
b111 ["
b11010110 !
b11010110 D
b11010110 ]"
b0 W"
b0 `
b0 V"
b0 Y"
b0 T
b0 H"
b0 Z"
b0 G"
1:
#130000
0:
#135000
b0 \"
b0 ["
1:
#140000
0:
#145000
1:
#150000
0:
#155000
1:
#160000
0:
#165000
1:
#170000
0:
#175000
1:
#180000
0:
#185000
1:
#190000
0:
#195000
1:
#200000
0:
#205000
1:
#210000
0:
#215000
b0 0
b0 S
b0 p
b0 /
b0 R
b0 u
b0 ,
b0 O
b0 &"
b0 .
b0 Q
b0 z
b0 +
b0 N
b0 +"
b0 (
b0 K
b0 :"
b0 -
b0 P
b0 !"
b0 *
b0 M
b0 0"
b0 '
b0 J
b0 ?"
b0 $
b0 G
b0 N"
b0 )
b0 L
b0 5"
b0 &
b0 I
b0 D"
b0 #
b0 F
b0 S"
b0 %
b0 H
b0 I"
b0 "
b0 E
b0 X"
b0 !
b0 D
b0 ]"
19
1:
#220000
0:
#225000
1:
#230000
0:
#235000
1:
