Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sat Aug 08 16:45:15 2020
| Host         : LAPTOP-3I35GVHS running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file vga_top_control_sets_placed.rpt
| Design       : vga_top
| Device       : xc7z010
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    30 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              50 |           24 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              10 |            3 |
| Yes          | No                    | No                     |              20 |            6 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              10 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------+---------------+------------------+------------------+----------------+
|    Clock Signal    | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------------+---------------+------------------+------------------+----------------+
|  PLL/inst/clk_out1 |               |                  |                6 |              8 |
|  PLL/inst/clk_out1 |               | VGA/clear        |                3 |             10 |
|  PLL/inst/clk_out1 | VGA/leqOp     |                  |                2 |             10 |
|  PLL/inst/clk_out1 | VGA/leqOp0_in |                  |                4 |             10 |
|  PLL/inst/clk_out1 | VGA/sel       | VGA/cont_vs0     |                3 |             10 |
|  VGA_VS_OBUF_BUFG  |               |                  |               18 |             42 |
+--------------------+---------------+------------------+------------------+----------------+


