{"Source Block": ["hdl/library/axi_dmac/request_arb.v@215:225@HdlIdDef", "\nwire dest_clk;\nwire dest_resetn;\nwire dest_req_valid;\nwire dest_req_ready;\nwire [DMA_ADDR_WIDTH_DEST-1:0] dest_req_address;\nwire [BEATS_PER_BURST_WIDTH_DEST-1:0] dest_req_last_burst_length;\nwire [C_BYTES_PER_BEAT_WIDTH_DEST-1:0] dest_req_last_beat_bytes;\nwire dest_req_xlast;\n\nwire dest_response_valid;\n"], "Clone Blocks": [["hdl/library/axi_dmac/request_arb.v@212:222", "wire req_src_valid;\nwire req_src_ready;\nwire req_src_empty;\n\nwire dest_clk;\nwire dest_resetn;\nwire dest_req_valid;\nwire dest_req_ready;\nwire [DMA_ADDR_WIDTH_DEST-1:0] dest_req_address;\nwire [BEATS_PER_BURST_WIDTH_DEST-1:0] dest_req_last_burst_length;\nwire [C_BYTES_PER_BEAT_WIDTH_DEST-1:0] dest_req_last_beat_bytes;\n"], ["hdl/library/axi_dmac/request_arb.v@216:226", "wire dest_clk;\nwire dest_resetn;\nwire dest_req_valid;\nwire dest_req_ready;\nwire [DMA_ADDR_WIDTH_DEST-1:0] dest_req_address;\nwire [BEATS_PER_BURST_WIDTH_DEST-1:0] dest_req_last_burst_length;\nwire [C_BYTES_PER_BEAT_WIDTH_DEST-1:0] dest_req_last_beat_bytes;\nwire dest_req_xlast;\n\nwire dest_response_valid;\nwire dest_response_ready;\n"], ["hdl/library/axi_dmac/request_arb.v@214:224", "wire req_src_empty;\n\nwire dest_clk;\nwire dest_resetn;\nwire dest_req_valid;\nwire dest_req_ready;\nwire [DMA_ADDR_WIDTH_DEST-1:0] dest_req_address;\nwire [BEATS_PER_BURST_WIDTH_DEST-1:0] dest_req_last_burst_length;\nwire [C_BYTES_PER_BEAT_WIDTH_DEST-1:0] dest_req_last_beat_bytes;\nwire dest_req_xlast;\n\n"], ["hdl/library/axi_dmac/request_arb.v@217:227", "wire dest_resetn;\nwire dest_req_valid;\nwire dest_req_ready;\nwire [DMA_ADDR_WIDTH_DEST-1:0] dest_req_address;\nwire [BEATS_PER_BURST_WIDTH_DEST-1:0] dest_req_last_burst_length;\nwire [C_BYTES_PER_BEAT_WIDTH_DEST-1:0] dest_req_last_beat_bytes;\nwire dest_req_xlast;\n\nwire dest_response_valid;\nwire dest_response_ready;\nwire dest_response_empty;\n"], ["hdl/library/axi_dmac/request_arb.v@218:228", "wire dest_req_valid;\nwire dest_req_ready;\nwire [DMA_ADDR_WIDTH_DEST-1:0] dest_req_address;\nwire [BEATS_PER_BURST_WIDTH_DEST-1:0] dest_req_last_burst_length;\nwire [C_BYTES_PER_BEAT_WIDTH_DEST-1:0] dest_req_last_beat_bytes;\nwire dest_req_xlast;\n\nwire dest_response_valid;\nwire dest_response_ready;\nwire dest_response_empty;\nwire [1:0] dest_response_resp;\n"], ["hdl/library/axi_dmac/request_arb.v@211:221", "wire req_dest_empty;\nwire req_src_valid;\nwire req_src_ready;\nwire req_src_empty;\n\nwire dest_clk;\nwire dest_resetn;\nwire dest_req_valid;\nwire dest_req_ready;\nwire [DMA_ADDR_WIDTH_DEST-1:0] dest_req_address;\nwire [BEATS_PER_BURST_WIDTH_DEST-1:0] dest_req_last_burst_length;\n"], ["hdl/library/axi_dmac/request_arb.v@213:223", "wire req_src_ready;\nwire req_src_empty;\n\nwire dest_clk;\nwire dest_resetn;\nwire dest_req_valid;\nwire dest_req_ready;\nwire [DMA_ADDR_WIDTH_DEST-1:0] dest_req_address;\nwire [BEATS_PER_BURST_WIDTH_DEST-1:0] dest_req_last_burst_length;\nwire [C_BYTES_PER_BEAT_WIDTH_DEST-1:0] dest_req_last_beat_bytes;\nwire dest_req_xlast;\n"], ["hdl/library/axi_dmac/request_arb.v@220:230", "wire [DMA_ADDR_WIDTH_DEST-1:0] dest_req_address;\nwire [BEATS_PER_BURST_WIDTH_DEST-1:0] dest_req_last_burst_length;\nwire [C_BYTES_PER_BEAT_WIDTH_DEST-1:0] dest_req_last_beat_bytes;\nwire dest_req_xlast;\n\nwire dest_response_valid;\nwire dest_response_ready;\nwire dest_response_empty;\nwire [1:0] dest_response_resp;\nwire dest_response_resp_eot;\n\n"]], "Diff Content": {"Delete": [[220, "wire [DMA_ADDR_WIDTH_DEST-1:0] dest_req_address;\n"]], "Add": [[220, "wire [DMA_ADDRESS_WIDTH_DEST-1:0] dest_req_address;\n"]]}}