// Seed: 975794205
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output id_6;
  output id_5;
  output id_4;
  input id_3;
  output id_2;
  input id_1;
  logic id_6;
  logic id_7;
  logic id_8;
  type_13(
      id_6, 1, !id_4
  );
  assign id_7 = 1'b0;
  reg id_9;
  always @(id_7 or id_8) begin
    if (1) begin
      id_9 <= 1;
    end else SystemTFIdentifier(1, id_9);
  end
endmodule
