Model {
  Name			  "fractional_4"
  Version		  7.4
  MdlSubVersion		  0
  GraphicalInterface {
    NumRootInports	    0
    NumRootOutports	    0
    ParameterArgumentNames  ""
    ComputedModelVersion    "1.319"
    NumModelReferences	    0
    NumTestPointedSignals   0
  }
  SavedCharacterEncoding  "windows-1252"
  PreLoadFcn		  "fr=10e6,fi=90e6,sen=10e6,N=10,M=.1\nD=8;\n"
  SaveDefaultBlockParams  on
  ScopeRefreshTime	  0.035000
  OverrideScopeRefreshTime on
  DisableAllScopes	  off
  DataTypeOverride	  "UseLocalSettings"
  MinMaxOverflowLogging	  "UseLocalSettings"
  MinMaxOverflowArchiveMode "Overwrite"
  MaxMDLFileLineLength	  120
  StartFcn		  "tic;"
  StopFcn		  "trun=toc"
  Created		  "Wed Aug 09 10:22:45 2000"
  Creator		  "rab"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "Dick"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Tue May 17 13:53:44 2011"
  RTWModifiedTimeStamp	  227541211
  ModifiedHistory	  "phase error compensation and swallow counter \nincorporated by Benson,  Fall 2001. "
  ModelVersionFormat	  "1.%<AutoIncrement:319>"
  ConfigurationManager	  "none"
  SampleTimeColors	  off
  SampleTimeAnnotations	  off
  LibraryLinkDisplay	  "all"
  WideLines		  on
  ShowLineDimensions	  off
  ShowPortDataTypes	  off
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  ShowStorageClass	  off
  ShowTestPointIcons	  on
  ShowSignalResolutionIcons on
  ShowViewerIcons	  on
  SortedOrder		  off
  ExecutionContextIcon	  off
  ShowLinearizationAnnotations on
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks on
  BrowserLookUnderMasks	  on
  SimulationMode	  "normal"
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  AccelSystemTargetFile	  "accel.tlc"
  AccelTemplateMakefile	  "accel_default_tmf"
  AccelMakeCommand	  "make_rtw"
  TryForcingSFcnDF	  off
  RecordCoverage	  off
  CovPath		  "/"
  CovSaveName		  "covdata"
  CovMetricSettings	  "dw"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  CovForceBlockReductionOff on
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeVarName	  "covCumulativeData"
  CovCumulativeReport	  off
  CovReportOnPause	  on
  CovModelRefEnable	  "Off"
  CovExternalEMLEnable	  off
  ExtModeBatchMode	  off
  ExtModeEnableFloating	  on
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigDurationFloating "auto"
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  BufferReuse		  off
  ShowModelReferenceBlockVersion off
  ShowModelReferenceBlockIO off
  Array {
    Type		    "Handle"
    Dimension		    1
    Simulink.ConfigSet {
      $ObjectID		      1
      Version		      "1.6.0"
      Array {
	Type			"Handle"
	Dimension		8
	Simulink.SolverCC {
	  $ObjectID		  2
	  Version		  "1.6.0"
	  StartTime		  "0.0"
	  StopTime		  "1.6e-5"
	  AbsTol		  "1e-4"
	  FixedStep		  ".01/(fr*N/M)"
	  InitialStep		  "auto"
	  MaxNumMinSteps	  "-1"
	  MaxOrder		  5
	  ZcThreshold		  "auto"
	  ConsecutiveZCsStepRelTol "10*128*eps"
	  MaxConsecutiveZCs	  "1000"
	  ExtrapolationOrder	  4
	  NumberNewtonIterations  1
	  MaxStep		  "1/(25*fr*N)"
	  MinStep		  "auto"
	  MaxConsecutiveMinStep	  "1"
	  RelTol		  "1e-5"
	  SolverMode		  "Auto"
	  Solver		  "ode45"
	  SolverName		  "ode45"
	  ShapePreserveControl	  "DisableAll"
	  ZeroCrossControl	  "UseLocalSettings"
	  ZeroCrossAlgorithm	  "Nonadaptive"
	  AlgebraicLoopSolver	  "TrustRegion"
	  SolverResetMethod	  "Fast"
	  PositivePriorityOrder	  off
	  AutoInsertRateTranBlk	  off
	  SampleTimeConstraint	  "Unconstrained"
	  InsertRTBMode		  "Whenever possible"
	}
	Simulink.DataIOCC {
	  $ObjectID		  3
	  Version		  "1.6.0"
	  Decimation		  "1"
	  ExternalInput		  "[t, u]"
	  FinalStateName	  "xFinal"
	  InitialState		  "xInitial"
	  LimitDataPoints	  off
	  MaxDataPoints		  "1000"
	  LoadExternalInput	  off
	  LoadInitialState	  off
	  SaveFinalState	  off
	  SaveCompleteFinalSimState off
	  SaveFormat		  "Array"
	  SaveOutput		  off
	  SaveState		  off
	  SignalLogging		  on
	  InspectSignalLogs	  off
	  SaveTime		  off
	  ReturnWorkspaceOutputs  off
	  StateSaveName		  "xout"
	  TimeSaveName		  "tout"
	  OutputSaveName	  "yout"
	  SignalLoggingName	  "sigsOut"
	  OutputOption		  "RefineOutputTimes"
	  OutputTimes		  "[]"
	  ReturnWorkspaceOutputsName "out"
	  Refine		  "1"
	}
	Simulink.OptimizationCC {
	  $ObjectID		  4
	  Version		  "1.6.0"
	  Array {
	    Type		    "Cell"
	    Dimension		    7
	    Cell		    "ZeroExternalMemoryAtStartup"
	    Cell		    "ZeroInternalMemoryAtStartup"
	    Cell		    "ExpressionFolding"
	    Cell		    "OptimizeModelRefInitCode"
	    Cell		    "NoFixptDivByZeroProtection"
	    Cell		    "LocalBlockOutputs"
	    Cell		    "BufferReuse"
	    PropName		    "DisabledProps"
	  }
	  BlockReduction	  off
	  BooleanDataType	  off
	  ConditionallyExecuteInputs on
	  InlineParams		  off
	  UseIntDivNetSlope	  off
	  InlineInvariantSignals  on
	  OptimizeBlockIOStorage  off
	  BufferReuse		  off
	  EnhancedBackFolding	  off
	  StrengthReduction	  off
	  EnforceIntegerDowncast  on
	  ExpressionFolding	  off
	  BooleansAsBitfields	  off
	  EnableMemcpy		  on
	  MemcpyThreshold	  64
	  PassReuseOutputArgsAs	  "Structure reference"
	  ExpressionDepthLimit	  2147483647
	  FoldNonRolledExpr	  on
	  LocalBlockOutputs	  off
	  RollThreshold		  5
	  SystemCodeInlineAuto	  off
	  StateBitsets		  off
	  DataBitsets		  off
	  UseTempVars		  off
	  ZeroExternalMemoryAtStartup on
	  ZeroInternalMemoryAtStartup on
	  InitFltsAndDblsToZero	  on
	  NoFixptDivByZeroProtection off
	  EfficientFloat2IntCast  off
	  EfficientMapNaN2IntZero on
	  OptimizeModelRefInitCode off
	  LifeSpan		  "inf"
	  BufferReusableBoundary  on
	  SimCompilerOptimization "Off"
	  AccelVerboseBuild	  off
	}
	Simulink.DebuggingCC {
	  $ObjectID		  5
	  Version		  "1.6.0"
	  RTPrefix		  "error"
	  ConsistencyChecking	  "none"
	  ArrayBoundsChecking	  "none"
	  SignalInfNanChecking	  "none"
	  SignalRangeChecking	  "none"
	  ReadBeforeWriteMsg	  "UseLocalSettings"
	  WriteAfterWriteMsg	  "UseLocalSettings"
	  WriteAfterReadMsg	  "UseLocalSettings"
	  AlgebraicLoopMsg	  "warning"
	  ArtificialAlgebraicLoopMsg "warning"
	  SaveWithDisabledLinksMsg "warning"
	  SaveWithParameterizedLinksMsg	"none"
	  CheckSSInitialOutputMsg on
	  UnderspecifiedInitializationDetection	"Classic"
	  MergeDetectMultiDrivingBlocksExec "none"
	  CheckExecutionContextPreStartOutputMsg off
	  CheckExecutionContextRuntimeOutputMsg	off
	  SignalResolutionControl "TryResolveAllWithWarning"
	  BlockPriorityViolationMsg "warning"
	  MinStepSizeMsg	  "warning"
	  TimeAdjustmentMsg	  "none"
	  MaxConsecutiveZCsMsg	  "error"
	  SolverPrmCheckMsg	  "none"
	  InheritedTsInSrcMsg	  "warning"
	  DiscreteInheritContinuousMsg "warning"
	  MultiTaskDSMMsg	  "warning"
	  MultiTaskCondExecSysMsg "none"
	  MultiTaskRateTransMsg	  "error"
	  SingleTaskRateTransMsg  "none"
	  TasksWithSamePriorityMsg "warning"
	  SigSpecEnsureSampleTimeMsg "warning"
	  CheckMatrixSingularityMsg "none"
	  IntegerOverflowMsg	  "warning"
	  Int32ToFloatConvMsg	  "warning"
	  ParameterDowncastMsg	  "error"
	  ParameterOverflowMsg	  "error"
	  ParameterUnderflowMsg	  "none"
	  ParameterPrecisionLossMsg "warning"
	  ParameterTunabilityLossMsg "warning"
	  FixptConstUnderflowMsg  "none"
	  FixptConstOverflowMsg	  "none"
	  FixptConstPrecisionLossMsg "none"
	  UnderSpecifiedDataTypeMsg "none"
	  UnnecessaryDatatypeConvMsg "none"
	  VectorMatrixConversionMsg "none"
	  InvalidFcnCallConnMsg	  "error"
	  FcnCallInpInsideContextMsg "Use local settings"
	  SignalLabelMismatchMsg  "none"
	  UnconnectedInputMsg	  "warning"
	  UnconnectedOutputMsg	  "warning"
	  UnconnectedLineMsg	  "warning"
	  SFcnCompatibilityMsg	  "none"
	  UniqueDataStoreMsg	  "none"
	  BusObjectLabelMismatch  "warning"
	  RootOutportRequireBusObject "warning"
	  AssertControl		  "UseLocalSettings"
	  EnableOverflowDetection off
	  ModelReferenceIOMsg	  "none"
	  ModelReferenceVersionMismatchMessage "none"
	  ModelReferenceIOMismatchMessage "none"
	  ModelReferenceCSMismatchMessage "none"
	  UnknownTsInhSupMsg	  "warning"
	  ModelReferenceDataLoggingMessage "warning"
	  ModelReferenceSymbolNameMessage "warning"
	  ModelReferenceExtraNoncontSigs "error"
	  StateNameClashWarn	  "warning"
	  SimStateInterfaceChecksumMismatchMsg "warning"
	  StrictBusMsg		  "None"
	  LoggingUnavailableSignals "error"
	  BlockIODiagnostic	  "none"
	}
	Simulink.HardwareCC {
	  $ObjectID		  6
	  Version		  "1.6.0"
	  ProdBitPerChar	  8
	  ProdBitPerShort	  16
	  ProdBitPerInt		  32
	  ProdBitPerLong	  32
	  ProdIntDivRoundTo	  "Undefined"
	  ProdEndianess		  "Unspecified"
	  ProdWordSize		  32
	  ProdShiftRightIntArith  on
	  ProdHWDeviceType	  "32-bit Generic"
	  TargetBitPerChar	  8
	  TargetBitPerShort	  16
	  TargetBitPerInt	  32
	  TargetBitPerLong	  32
	  TargetShiftRightIntArith on
	  TargetIntDivRoundTo	  "Undefined"
	  TargetEndianess	  "Unspecified"
	  TargetWordSize	  32
	  TargetTypeEmulationWarnSuppressLevel 0
	  TargetPreprocMaxBitsSint 32
	  TargetPreprocMaxBitsUint 32
	  TargetHWDeviceType	  "Specified"
	  TargetUnknown		  on
	  ProdEqTarget		  on
	}
	Simulink.ModelReferenceCC {
	  $ObjectID		  7
	  Version		  "1.6.0"
	  UpdateModelReferenceTargets "IfOutOfDateOrStructuralChange"
	  CheckModelReferenceTargetMessage "error"
	  ModelReferenceNumInstancesAllowed "Multi"
	  ModelReferencePassRootInputsByReference on
	  ModelReferenceMinAlgLoopOccurrences off
	}
	Simulink.SFSimCC {
	  $ObjectID		  8
	  Version		  "1.6.0"
	  SFSimEnableDebug	  on
	  SFSimOverflowDetection  on
	  SFSimEcho		  on
	  SimBlas		  on
	  SimCtrlC		  on
	  SimExtrinsic		  on
	  SimIntegrity		  on
	  SimUseLocalCustomCode	  off
	  SimBuildMode		  "sf_incremental_build"
	}
	Simulink.RTWCC {
	  $BackupClass		  "Simulink.RTWCC"
	  $ObjectID		  9
	  Version		  "1.6.0"
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    "IncludeHyperlinkInReport"
	    PropName		    "DisabledProps"
	  }
	  SystemTargetFile	  "grt.tlc"
	  GenCodeOnly		  off
	  MakeCommand		  "make_rtw"
	  GenerateMakefile	  on
	  TemplateMakefile	  "grt_default_tmf"
	  GenerateReport	  off
	  SaveLog		  off
	  RTWVerbose		  on
	  RetainRTWFile		  off
	  ProfileTLC		  off
	  TLCDebug		  off
	  TLCCoverage		  off
	  TLCAssert		  off
	  ProcessScriptMode	  "Default"
	  ConfigurationMode	  "Optimized"
	  ConfigAtBuild		  off
	  RTWUseLocalCustomCode	  off
	  RTWUseSimCustomCode	  off
	  IncludeHyperlinkInReport off
	  LaunchReport		  off
	  TargetLang		  "C"
	  IncludeBusHierarchyInRTWFileBlockHierarchyMap	off
	  IncludeERTFirstTime	  on
	  GenerateTraceInfo	  off
	  GenerateTraceReport	  off
	  GenerateTraceReportSl	  off
	  GenerateTraceReportSf	  off
	  GenerateTraceReportEml  off
	  GenerateCodeInfo	  off
	  RTWCompilerOptimization "Off"
	  CheckMdlBeforeBuild	  "Off"
	  Array {
	    Type		    "Handle"
	    Dimension		    2
	    Simulink.CodeAppCC {
	      $ObjectID		      10
	      Version		      "1.6.0"
	      Array {
		Type			"Cell"
		Dimension		9
		Cell			"IgnoreCustomStorageClasses"
		Cell			"InsertBlockDesc"
		Cell			"SFDataObjDesc"
		Cell			"SimulinkDataObjDesc"
		Cell			"DefineNamingRule"
		Cell			"SignalNamingRule"
		Cell			"ParamNamingRule"
		Cell			"InlinedPrmAccess"
		Cell			"CustomSymbolStr"
		PropName		"DisabledProps"
	      }
	      ForceParamTrailComments off
	      GenerateComments	      on
	      IgnoreCustomStorageClasses on
	      IgnoreTestpoints	      off
	      IncHierarchyInIds	      off
	      MaxIdLength	      31
	      PreserveName	      off
	      PreserveNameWithParent  off
	      ShowEliminatedStatement off
	      IncAutoGenComments      off
	      SimulinkDataObjDesc     off
	      SFDataObjDesc	      off
	      IncDataTypeInIds	      off
	      MangleLength	      1
	      CustomSymbolStrGlobalVar "$R$N$M"
	      CustomSymbolStrType     "$N$R$M"
	      CustomSymbolStrField    "$N$M"
	      CustomSymbolStrFcn      "$R$N$M$F"
	      CustomSymbolStrFcnArg   "rt$I$N$M"
	      CustomSymbolStrBlkIO    "rtb_$N$M"
	      CustomSymbolStrTmpVar   "$N$M"
	      CustomSymbolStrMacro    "$R$N$M"
	      DefineNamingRule	      "None"
	      ParamNamingRule	      "None"
	      SignalNamingRule	      "None"
	      InsertBlockDesc	      off
	      SimulinkBlockComments   on
	      EnableCustomComments    off
	      InlinedPrmAccess	      "Literals"
	      ReqsInCode	      off
	      UseSimReservedNames     off
	    }
	    Simulink.GRTTargetCC {
	      $BackupClass	      "Simulink.TargetCC"
	      $ObjectID		      11
	      Version		      "1.6.0"
	      Array {
		Type			"Cell"
		Dimension		12
		Cell			"IncludeMdlTerminateFcn"
		Cell			"CombineOutputUpdateFcns"
		Cell			"SuppressErrorStatus"
		Cell			"ERTCustomFileBanners"
		Cell			"GenerateSampleERTMain"
		Cell			"MultiInstanceERTCode"
		Cell			"PurelyIntegerCode"
		Cell			"SupportNonFinite"
		Cell			"SupportComplex"
		Cell			"SupportAbsoluteTime"
		Cell			"SupportContinuousTime"
		Cell			"SupportNonInlinedSFcns"
		PropName		"DisabledProps"
	      }
	      TargetFcnLib	      "ansi_tfl_tmw.mat"
	      TargetLibSuffix	      ""
	      TargetPreCompLibLocation ""
	      TargetFunctionLibrary   "ANSI_C"
	      UtilityFuncGeneration   "Auto"
	      ERTMultiwordTypeDef     "System defined"
	      ERTMultiwordLength      256
	      MultiwordLength	      2048
	      GenerateFullHeader      on
	      GenerateSampleERTMain   off
	      GenerateTestInterfaces  off
	      IsPILTarget	      off
	      ModelReferenceCompliant on
	      ParMdlRefBuildCompliant on
	      CompOptLevelCompliant   on
	      IncludeMdlTerminateFcn  on
	      GeneratePreprocessorConditionals "Disable all"
	      CombineOutputUpdateFcns off
	      SuppressErrorStatus     off
	      ERTFirstTimeCompliant   off
	      IncludeFileDelimiter    "Auto"
	      ERTCustomFileBanners    off
	      SupportAbsoluteTime     on
	      LogVarNameModifier      "rt_"
	      MatFileLogging	      on
	      MultiInstanceERTCode    off
	      SupportNonFinite	      on
	      SupportComplex	      on
	      PurelyIntegerCode	      off
	      SupportContinuousTime   on
	      SupportNonInlinedSFcns  on
	      SupportVariableSizeSignals off
	      EnableShiftOperators    on
	      ParenthesesLevel	      "Nominal"
	      PortableWordSizes	      off
	      ModelStepFunctionPrototypeControlCompliant off
	      CPPClassGenCompliant    off
	      AutosarCompliant	      off
	      UseMalloc		      off
	      ExtMode		      off
	      ExtModeStaticAlloc      off
	      ExtModeTesting	      off
	      ExtModeStaticAllocSize  1000000
	      ExtModeTransport	      0
	      ExtModeMexFile	      "ext_comm"
	      ExtModeIntrfLevel	      "Level1"
	      RTWCAPISignals	      off
	      RTWCAPIParams	      off
	      RTWCAPIStates	      off
	      GenerateASAP2	      off
	    }
	    PropName		    "Components"
	  }
	}
	PropName		"Components"
      }
      Name		      "Configuration"
      CurrentDlgPage	      "Solver"
      ConfigPrmDlgPosition    " [ 72, 69, 952, 699 ] "
    }
    PropName		    "ConfigurationSets"
  }
  Simulink.ConfigSet {
    $PropName		    "ActiveConfigurationSet"
    $ObjectID		    1
  }
  BlockDefaults {
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "MS Sans Serif"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
    BlockRotation	    0
    BlockMirror		    off
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "MS Sans Serif"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    UseDisplayTextAsClickCallback off
  }
  LineDefaults {
    FontName		    "MS Sans Serif"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  BlockParameterDefaults {
    Block {
      BlockType		      Abs
      ZeroCross		      on
      SampleTime	      "-1"
      OutMax		      "[]"
      OutDataTypeMode	      "Same as input"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: Same as input"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
    }
    Block {
      BlockType		      BusCreator
      Inputs		      "4"
      DisplayOption	      "none"
      UseBusObject	      off
      BusObject		      "BusObject"
      NonVirtualBus	      off
    }
    Block {
      BlockType		      Constant
      Value		      "1"
      VectorParams1D	      on
      SamplingMode	      "Sample based"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeMode	      "Inherit from 'Constant value'"
      OutDataType	      "fixdt(1,16,0)"
      ConRadixGroup	      "Use specified scaling"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: Inherit from 'Constant value'"
      LockScale		      off
      SampleTime	      "inf"
      FramePeriod	      "inf"
    }
    Block {
      BlockType		      Display
      Format		      "short"
      Decimation	      "10"
      Floating		      off
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Fcn
      Expr		      "sin(u[1])"
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Gain
      Gain		      "1"
      Multiplication	      "Element-wise(K.*u)"
      ParamMin		      "[]"
      ParamMax		      "[]"
      ParameterDataTypeMode   "Same as input"
      ParameterDataType	      "fixdt(1,16,0)"
      ParameterScalingMode    "Best Precision: Matrix-wise"
      ParameterScaling	      "[]"
      ParamDataTypeStr	      "Inherit: Same as input"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeMode	      "Same as input"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: Same as input"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      InitialCondition
      Value		      "1"
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Inport
      Port		      "1"
      UseBusObject	      off
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      OutMin		      "[]"
      OutMax		      "[]"
      DataType		      "auto"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      SignalType	      "auto"
      SamplingMode	      "auto"
      LatchByDelayingOutsideSignal off
      LatchByCopyingInsideSignal off
      Interpolate	      on
    }
    Block {
      BlockType		      Integrator
      ExternalReset	      "none"
      InitialConditionSource  "internal"
      InitialCondition	      "0"
      LimitOutput	      off
      UpperSaturationLimit    "inf"
      LowerSaturationLimit    "-inf"
      ShowSaturationPort      off
      ShowStatePort	      off
      AbsoluteTolerance	      "auto"
      IgnoreLimit	      off
      ZeroCross		      on
      ContinuousStateAttributes	"''"
    }
    Block {
      BlockType		      Logic
      Operator		      "AND"
      Inputs		      "2"
      IconShape		      "rectangular"
      AllPortsSameDT	      on
      OutDataTypeMode	      "Logical (see Configuration Parameters: Optimization)"
      LogicDataType	      "uint(8)"
      OutDataTypeStr	      "Inherit: Logical (see Configuration Parameters: Optimization)"
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Math
      Operator		      "exp"
      OutputSignalType	      "auto"
      SampleTime	      "-1"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeMode	      "Same as first input"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: Same as first input"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      IntermediateResultsDataTypeStr "Inherit: Inherit via internal rule"
      AlgorithmType	      "Newton-Raphson"
      Iterations	      "3"
    }
    Block {
      BlockType		      Memory
      X0		      "0"
      InheritSampleTime	      off
      LinearizeMemory	      off
      LinearizeAsDelay	      off
      StateMustResolveToSignalObject off
      RTWStateStorageClass    "Auto"
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      UseBusObject	      off
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      OutMin		      "[]"
      OutMax		      "[]"
      DataType		      "auto"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      SignalType	      "auto"
      SamplingMode	      "auto"
      SourceOfInitialOutputValue "Dialog"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
    }
    Block {
      BlockType		      Product
      Inputs		      "2"
      Multiplication	      "Element-wise(.*)"
      CollapseMode	      "All dimensions"
      CollapseDim	      "1"
      InputSameDT	      on
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeMode	      "Same as first input"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: Same as first input"
      LockScale		      off
      RndMeth		      "Zero"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      RelationalOperator
      Operator		      ">="
      InputSameDT	      on
      LogicOutDataTypeMode    "Logical (see Configuration Parameters: Optimization)"
      LogicDataType	      "uint(8)"
      OutDataTypeStr	      "Inherit: Logical (see Configuration Parameters: Optimization)"
      ZeroCross		      on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Scope
      ModelBased	      off
      TickLabels	      "OneTimeTick"
      ZoomMode		      "on"
      Grid		      "on"
      TimeRange		      "auto"
      YMin		      "-5"
      YMax		      "5"
      SaveToWorkspace	      off
      SaveName		      "ScopeData"
      LimitDataPoints	      on
      MaxDataPoints	      "5000"
      Decimation	      "1"
      SampleInput	      off
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Sin
      SineType		      "Time based"
      TimeSource	      "Use simulation time"
      SampleTime	      "-1"
      VectorParams1D	      on
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      "FromPortIcon"
      Permissions	      "ReadWrite"
      PermitHierarchicalResolution "All"
      TreatAsAtomicUnit	      off
      CheckFcnCallInpInsideContextMsg off
      SystemSampleTime	      "-1"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      MinMaxOverflowLogging   "UseLocalSettings"
    }
    Block {
      BlockType		      Sum
      IconShape		      "rectangular"
      Inputs		      "++"
      CollapseMode	      "All dimensions"
      CollapseDim	      "1"
      InputSameDT	      on
      AccumDataTypeStr	      "Inherit: Inherit via internal rule"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeMode	      "Same as first input"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: Same as first input"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Switch
      Criteria		      "u2 >= Threshold"
      Threshold		      "0"
      InputSameDT	      on
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeMode	      "Inherit via internal rule"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: Inherit via internal rule"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      ZeroCross		      on
      SampleTime	      "-1"
      AllowDiffInputSizes     off
    }
    Block {
      BlockType		      Terminator
    }
    Block {
      BlockType		      TransferFcn
      Numerator		      "[1]"
      Denominator	      "[1 2 1]"
      AbsoluteTolerance	      "auto"
      ContinuousStateAttributes	"''"
      Realization	      "auto"
    }
    Block {
      BlockType		      TriggerPort
      TriggerType	      "rising"
      StatesWhenEnabling      "inherit"
      PropagateVarSize	      "During execution"
      ShowOutputPort	      off
      OutputDataType	      "auto"
      SampleTimeType	      "triggered"
      SampleTime	      "1"
      ZeroCross		      on
    }
    Block {
      BlockType		      UnitDelay
      X0		      "0"
      SampleTime	      "1"
      StateMustResolveToSignalObject off
      RTWStateStorageClass    "Auto"
    }
    Block {
      BlockType		      ZeroOrderHold
      SampleTime	      "1"
    }
  }
  System {
    Name		    "fractional_4"
    Location		    [31, 74, 925, 572]
    Open		    on
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
    TiledPageScale	    1
    ShowPageBoundaries	    off
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    SIDHighWatermark	    195
    Block {
      BlockType		      Constant
      Name		      "0"
      SID		      1
      Position		      [75, 225, 90, 245]
      BlockMirror	      on
      Value		      "0"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
    }
    Block {
      BlockType		      SubSystem
      Name		      "Accumulator"
      SID		      2
      Ports		      [1, 2, 0, 1]
      Position		      [70, 286, 165, 364]
      TreatAsAtomicUnit	      on
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      Port {
	PortNumber		2
	Name			"N+1"
	PropagatedSignals	"carry"
	RTWStorageClass		"Auto"
	DataLoggingNameMode	"SignalName"
      }
      System {
	Name			"Accumulator"
	Location		[263, 257, 656, 434]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"104"
	Block {
	  BlockType		  Inport
	  Name			  "In1"
	  SID			  3
	  Position		  [15, 48, 45, 62]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  TriggerPort
	  Name			  "Trigger"
	  SID			  4
	  Ports			  []
	  Position		  [25, 100, 45, 120]
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant"
	  SID			  5
	  Position		  [75, 93, 95, 117]
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Math
	  Name			  "Math\nFunction"
	  SID			  6
	  Ports			  [2, 1]
	  Position		  [155, 22, 185, 53]
	  ShowName		  off
	  Operator		  "mod"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  RelationalOperator
	  Name			  "Relational\nOperator"
	  SID			  7
	  Ports			  [2, 1]
	  Position		  [200, 82, 230, 113]
	  Port {
	    PortNumber		    1
	    Name		    "carry"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Sum
	  Name			  "Sum"
	  SID			  8
	  Ports			  [2, 1]
	  Position		  [70, 20, 90, 40]
	  ShowName		  off
	  IconShape		  "round"
	  Inputs		  "|++"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  UnitDelay
	  Name			  "Unit Delay"
	  SID			  9
	  Position		  [210, 20, 245, 60]
	  SampleTime		  "-1"
	}
	Block {
	  BlockType		  Outport
	  Name			  "State"
	  SID			  10
	  Position		  [285, 33, 315, 47]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	  InitialOutput		  "0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Carry"
	  SID			  11
	  Position		  [295, 93, 325, 107]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Line {
	  SrcBlock		  "In1"
	  SrcPort		  1
	  DstBlock		  "Sum"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Sum"
	  SrcPort		  1
	  Points		  [0, 0; 15, 0]
	  Branch {
	    Points		    [0, 60]
	    DstBlock		    "Relational\nOperator"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Math\nFunction"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Math\nFunction"
	  SrcPort		  1
	  DstBlock		  "Unit Delay"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant"
	  SrcPort		  1
	  Points		  [0, 0; 25, 0]
	  Branch {
	    Points		    [0, -60]
	    DstBlock		    "Math\nFunction"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "Relational\nOperator"
	    DstPort		    2
	  }
	}
	Line {
	  Name			  "carry"
	  Labels		  [1, 1]
	  SrcBlock		  "Relational\nOperator"
	  SrcPort		  1
	  DstBlock		  "Carry"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Unit Delay"
	  SrcPort		  1
	  Points		  [0, 0; 10, 0]
	  Branch {
	    Points		    [0, -35; -225, 0; 0, 25]
	    DstBlock		    "Sum"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "State"
	    DstPort		    1
	  }
	}
      }
    }
    Block {
      BlockType		      BusCreator
      Name		      "Bus\nCreator"
      SID		      12
      Ports		      [2, 1]
      Position		      [445, 36, 450, 109]
      ShowName		      off
      Inputs		      "2"
      DisplayOption	      "bar"
    }
    Block {
      BlockType		      Scope
      Name		      "Control\nSignals"
      SID		      13
      Ports		      [1]
      Position		      [480, 41, 525, 109]
      FontName		      "Helvetica"
      Floating		      off
      Location		      [643, 563, 1019, 732]
      Open		      on
      NumInputPorts	      "1"
      ZoomMode		      "yonly"
      List {
	ListType		AxesTitles
	axes1			"%<SignalLabel>"
      }
      TimeRange		      "1.6e-005"
      YMin		      "-0.2"
      YMax		      "1.4"
      SaveName		      "ScopeData1"
      DataFormat	      "StructureWithTime"
      MaxDataPoints	      "60000"
      SampleTime	      "0"
    }
    Block {
      BlockType		      Constant
      Name		      "Fractional\nConstant \nM"
      SID		      14
      Position		      [15, 310, 50, 340]
      Value		      "0.1"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
    }
    Block {
      BlockType		      SubSystem
      Name		      "Freq Est"
      SID		      15
      Ports		      [1, 1]
      Position		      [580, 31, 680, 69]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"Freq Est"
	Location		[467, 150, 812, 257]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "VCO Cntrl"
	  SID			  16
	  Position		  [25, 33, 55, 47]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "F"
	  SID			  17
	  Position		  [135, 50, 165, 80]
	  Value			  "fi"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Gain
	  Name			  "Gain1"
	  SID			  18
	  Position		  [240, 25, 265, 55]
	  FontName		  "Helvetica"
	  Gain			  "1e-6"
	  ParameterDataType	  "sfix(16)"
	  ParameterScaling	  "2^0"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Gain
	  Name			  "Gain3"
	  SID			  19
	  Position		  [90, 25, 120, 55]
	  FontName		  "Helvetica"
	  Gain			  "sen"
	  ParameterDataType	  "sfix(16)"
	  ParameterScaling	  "2^0"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Sum
	  Name			  "Sum1"
	  SID			  20
	  Ports			  [2, 1]
	  Position		  [185, 30, 205, 50]
	  ShowName		  off
	  IconShape		  "round"
	  Inputs		  "|++"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "F in MHz"
	  SID			  21
	  Position		  [290, 33, 320, 47]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Line {
	  SrcBlock		  "Sum1"
	  SrcPort		  1
	  DstBlock		  "Gain1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "F"
	  SrcPort		  1
	  DstBlock		  "Sum1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Gain3"
	  SrcPort		  1
	  DstBlock		  "Sum1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "VCO Cntrl"
	  SrcPort		  1
	  DstBlock		  "Gain3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gain1"
	  SrcPort		  1
	  DstBlock		  "F in MHz"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      Constant
      Name		      "Integer Divide N"
      SID		      22
      Position		      [540, 340, 570, 370]
      BlockMirror	      on
      Value		      "10"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
    }
    Block {
      BlockType		      SubSystem
      Name		      "Jitter Measurement "
      SID		      23
      Ports		      [3, 3]
      Position		      [650, 269, 805, 341]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"Jitter Measurement "
	Location		[2, 137, 1014, 694]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "DUT"
	  SID			  24
	  Position		  [55, 73, 85, 87]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	  Port {
	    PortNumber		    1
	    Name		    "dut"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Inport
	  Name			  "REF"
	  SID			  25
	  Position		  [50, 168, 80, 182]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	  Port {
	    PortNumber		    1
	    Name		    "ref"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Inport
	  Name			  "Sample_Size"
	  SID			  26
	  Position		  [50, 238, 80, 252]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Integrator
	  Name			  "Integrator"
	  SID			  27
	  Ports			  [2, 1]
	  Position		  [325, 115, 395, 195]
	  ExternalReset		  "rising"
	  Port {
	    PortNumber		    1
	    Name		    "start to stop time"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator"
	  SID			  28
	  Position		  [710, 120, 730, 140]
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "sampler & process"
	  SID			  29
	  Ports			  [2, 4, 0, 1]
	  Position		  [505, 106, 645, 289]
	  TreatAsAtomicUnit	  on
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "sampler & process"
	    Location		    [109, 131, 998, 656]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "in"
	      SID		      30
	      Position		      [35, 23, 65, 37]
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sample_size"
	      SID		      31
	      Position		      [30, 148, 60, 162]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      TriggerPort
	      Name		      "Trigger"
	      SID		      32
	      Ports		      []
	      Position		      [110, 65, 130, 85]
	    }
	    Block {
	      BlockType		      Abs
	      Name		      "Abs"
	      SID		      33
	      Position		      [370, 325, 400, 355]
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Difference"
	      SID		      34
	      Ports		      [1, 1]
	      Position		      [285, 322, 345, 358]
	      LibraryVersion	      "1.762"
	      SourceBlock	      "simulink/Discrete/Difference"
	      SourceType	      "Difference"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      ICPrevInput	      "0.0"
	      OutMin		      "[]"
	      OutMax		      "[]"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      OutputDataTypeScalingMode	"Inherit via internal rule"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^-10"
	      LockScale		      off
	      RndMeth		      "Floor"
	      DoSatur		      off
	    }
	    Block {
	      BlockType		      Gain
	      Name		      "Gain"
	      SID		      35
	      Position		      [315, 15, 345, 45]
	      Gain		      "1e12"
	      ParameterDataTypeMode   "Inherit via internal rule"
	      ParameterDataType	      "sfix(16)"
	      ParameterScaling	      "2^0"
	      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      OutDataTypeMode	      "Inherit via internal rule"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Gain
	      Name		      "Gain1"
	      SID		      36
	      Position		      [720, 115, 750, 145]
	      Gain		      "1e12"
	      ParameterDataTypeMode   "Inherit via internal rule"
	      ParameterDataType	      "sfix(16)"
	      ParameterScaling	      "2^0"
	      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      OutDataTypeMode	      "Inherit via internal rule"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Gain
	      Name		      "Gain2"
	      SID		      37
	      Position		      [715, 205, 745, 235]
	      Gain		      "1e12"
	      ParameterDataTypeMode   "Inherit via internal rule"
	      ParameterDataType	      "sfix(16)"
	      ParameterScaling	      "2^0"
	      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      OutDataTypeMode	      "Inherit via internal rule"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Gain
	      Name		      "Gain3"
	      SID		      38
	      Position		      [720, 295, 750, 325]
	      Gain		      "1e12"
	      ParameterDataTypeMode   "Inherit via internal rule"
	      ParameterDataType	      "sfix(16)"
	      ParameterScaling	      "2^0"
	      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      OutDataTypeMode	      "Inherit via internal rule"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Maximum"
	      SID		      39
	      Ports		      [2, 1]
	      Position		      [480, 295, 535, 335]
	      LibraryVersion	      "1.485"
	      DialogController	      "dspDDGCreate"
	      DialogControllerArgs    "DataTag0"
	      SourceBlock	      "dspstat3/Maximum"
	      SourceType	      "Maximum"
	      fcn		      "Running"
	      reset		      "Rising edge"
	      indexBase		      "One"
	      operateOver	      "Each column"
	      Dimension		      "1"
	      colComp		      on
	      operation		      "maximum"
	      roiEnable		      off
	      roiType		      "Rectangles"
	      roiPortion	      "Entire ROI"
	      roiOutput		      "Individual statistics for each ROI"
	      roiFlag		      off
	      additionalParams	      off
	      allowOverrides	      on
	      accumMode		      "Same as product output"
	      accumWordLength	      "32"
	      accumFracLength	      "30"
	      accumDataTypeStr	      "Inherit: Same as product output"
	      accumLastDataTypeStr    "Inherit: Same as product output"
	      prodOutputMode	      "Same as input"
	      prodOutputWordLength    "32"
	      prodOutputFracLength    "30"
	      prodOutputDataTypeStr   "Inherit: Same as input"
	      prodOutputLastDataTypeStr	"Inherit: Same as input"
	      roundingMode	      "Floor"
	      overflowMode	      off
	      LockScale		      off
	    }
	    Block {
	      BlockType		      UnitDelay
	      Name		      "Unit Delay"
	      SID		      40
	      Position		      [305, 258, 340, 292]
	      SampleTime	      "-1"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Variance"
	      SID		      41
	      Ports		      [2, 1]
	      Position		      [470, 230, 545, 265]
	      LibraryVersion	      "1.485"
	      DialogController	      "dspDDGCreate"
	      DialogControllerArgs    "DataTag1"
	      SourceBlock	      "dspstat3/Variance"
	      SourceType	      "Variance"
	      run		      on
	      reset_popup	      "Rising edge"
	      directionMode	      "Each column"
	      dimension		      "1"
	      treatSBRowAsCol	      on
	      roiEnable		      off
	      roiType		      "Rectangles"
	      roiPortion	      "Entire ROI"
	      roiOutput		      "Individual statistics for each ROI"
	      roiFlag		      off
	      additionalParams	      off
	      allowOverrides	      on
	      outputMode	      "Same as accumulator"
	      outputWordLength	      "32"
	      outputFracLength	      "30"
	      accumMode		      "Same as input"
	      accumWordLength	      "32"
	      accumFracLength	      "30"
	      prodOutputMode	      "Same as input"
	      prodOutputWordLength    "32"
	      prodOutputFracLength    "30"
	      memoryMode	      "Same as input-squared product"
	      memoryWordLength	      "32"
	      memoryFracLength	      "30"
	      roundingMode	      "Floor"
	      overflowMode	      off
	      LockScale		      off
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "min max detectors"
	      SID		      42
	      Ports		      [2, 2]
	      Position		      [345, 103, 420, 172]
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"min max detectors"
		Location		[31, 137, 768, 609]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  SID			  43
		  Position		  [25, 208, 55, 222]
		  IconDisplay		  "Port number"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Inport
		  Name			  "Reset"
		  SID			  44
		  Position		  [20, 238, 50, 252]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay1"
		  SID			  45
		  Ports			  [1, 1]
		  Position		  [270, 210, 325, 250]
		  LibraryVersion	  "1.672"
		  SourceBlock		  "dspsigops/Delay"
		  SourceType		  "Delay"
		  dly_unit		  "Samples"
		  delay			  "1"
		  ic_detail		  off
		  dif_ic_for_ch		  off
		  dif_ic_for_dly	  off
		  ic			  "0"
		  reset_popup		  "None"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay2"
		  SID			  46
		  Ports			  [1, 1]
		  Position		  [275, 310, 330, 350]
		  LibraryVersion	  "1.672"
		  SourceBlock		  "dspsigops/Delay"
		  SourceType		  "Delay"
		  dly_unit		  "Samples"
		  delay			  "1"
		  ic_detail		  off
		  dif_ic_for_ch		  off
		  dif_ic_for_dly	  off
		  ic			  "0"
		  reset_popup		  "None"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "min_1"
		  SID			  47
		  Ports			  [2, 1]
		  Position		  [180, 200, 220, 260]
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  System {
		    Name		    "min_1"
		    Location		    [204, 274, 776, 587]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In"
		    SID			    48
		    Position		    [15, 63, 45, 77]
		    IconDisplay		    "Port number"
		    OutDataType		    "sfix(16)"
		    OutScaling		    "2^0"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Rst"
		    SID			    49
		    Position		    [15, 153, 45, 167]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    OutDataType		    "sfix(16)"
		    OutScaling		    "2^0"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    SID			    50
		    Ports		    [2, 1]
		    Position		    [105, 130, 160, 170]
		    LibraryVersion	    "1.672"
		    SourceBlock		    "dspsigops/Delay"
		    SourceType		    "Delay"
		    dly_unit		    "Samples"
		    delay		    "1"
		    ic_detail		    off
		    dif_ic_for_ch	    off
		    dif_ic_for_dly	    off
		    ic			    "1e6"
		    reset_popup		    "Non-zero sample"
		    }
		    Block {
		    BlockType		    RelationalOperator
		    Name		    "Relational\nOperator"
		    SID			    51
		    Ports		    [2, 1]
		    Position		    [225, 62, 255, 93]
		    Operator		    "<"
		    InputSameDT		    off
		    LogicOutDataTypeMode    "boolean"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Switch
		    Name		    "Switch"
		    SID			    52
		    Position		    [310, 65, 340, 95]
		    Threshold		    ".5"
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out"
		    SID			    53
		    Position		    [445, 38, 475, 52]
		    IconDisplay		    "Port number"
		    OutDataType		    "sfix(16)"
		    OutScaling		    "2^0"
		    }
		    Line {
		    SrcBlock		    "In"
		    SrcPort		    1
		    Points		    [80, 0]
		    Branch {
		    DstBlock		    "Relational\nOperator"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -45; 165, 0]
		    DstBlock		    "Switch"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Rst"
		    SrcPort		    1
		    DstBlock		    "Delay"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [30, 0]
		    Branch {
		    Points		    [0, -65]
		    DstBlock		    "Relational\nOperator"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [100, 0]
		    DstBlock		    "Switch"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "Relational\nOperator"
		    SrcPort		    1
		    DstBlock		    "Switch"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Switch"
		    SrcPort		    1
		    Points		    [50, 0]
		    Branch {
		    Points		    [0, 150; -325, 0; 0, -90]
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -35]
		    DstBlock		    "Out"
		    DstPort		    1
		    }
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "min_2"
		  SID			  54
		  Ports			  [2, 1]
		  Position		  [180, 300, 220, 360]
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  System {
		    Name		    "min_2"
		    Location		    [412, 75, 984, 388]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In"
		    SID			    55
		    Position		    [15, 63, 45, 77]
		    IconDisplay		    "Port number"
		    OutDataType		    "sfix(16)"
		    OutScaling		    "2^0"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Rst"
		    SID			    56
		    Position		    [15, 153, 45, 167]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    OutDataType		    "sfix(16)"
		    OutScaling		    "2^0"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    SID			    57
		    Ports		    [2, 1]
		    Position		    [110, 130, 165, 170]
		    LibraryVersion	    "1.672"
		    SourceBlock		    "dspsigops/Delay"
		    SourceType		    "Delay"
		    dly_unit		    "Samples"
		    delay		    "1"
		    ic_detail		    off
		    dif_ic_for_ch	    off
		    dif_ic_for_dly	    off
		    ic			    "-1e6"
		    reset_popup		    "Non-zero sample"
		    }
		    Block {
		    BlockType		    RelationalOperator
		    Name		    "Relational\nOperator"
		    SID			    58
		    Ports		    [2, 1]
		    Position		    [225, 62, 255, 93]
		    Operator		    ">"
		    InputSameDT		    off
		    LogicOutDataTypeMode    "boolean"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Switch
		    Name		    "Switch"
		    SID			    59
		    Position		    [310, 65, 340, 95]
		    Threshold		    ".5"
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out"
		    SID			    60
		    Position		    [455, 73, 485, 87]
		    IconDisplay		    "Port number"
		    OutDataType		    "sfix(16)"
		    OutScaling		    "2^0"
		    }
		    Line {
		    SrcBlock		    "Switch"
		    SrcPort		    1
		    Points		    [50, 0]
		    Branch {
		    DstBlock		    "Out"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 150; -325, 0; 0, -90]
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Relational\nOperator"
		    SrcPort		    1
		    DstBlock		    "Switch"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [25, 0]
		    Branch {
		    Points		    [100, 0]
		    DstBlock		    "Switch"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [0, -65]
		    DstBlock		    "Relational\nOperator"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Rst"
		    SrcPort		    1
		    DstBlock		    "Delay"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "In"
		    SrcPort		    1
		    Points		    [80, 0]
		    Branch {
		    Points		    [0, -45; 165, 0]
		    DstBlock		    "Switch"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Relational\nOperator"
		    DstPort		    1
		    }
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "Min"
		  SID			  61
		  Position		  [525, 223, 555, 237]
		  IconDisplay		  "Port number"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Max"
		  SID			  62
		  Position		  [525, 323, 555, 337]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Line {
		  SrcBlock		  "Reset"
		  SrcPort		  1
		  Points		  [20, 0]
		  Branch {
		    DstBlock		    "min_1"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, 100]
		    DstBlock		    "min_2"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  Points		  [30, 0]
		  Branch {
		    DstBlock		    "min_1"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 100]
		    DstBlock		    "min_2"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "min_1"
		  SrcPort		  1
		  DstBlock		  "Delay1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "min_2"
		  SrcPort		  1
		  DstBlock		  "Delay2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delay1"
		  SrcPort		  1
		  DstBlock		  "Min"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delay2"
		  SrcPort		  1
		  DstBlock		  "Max"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "reset control"
	      SID		      63
	      Ports		      [1, 1]
	      Position		      [135, 131, 205, 179]
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"reset control"
		Location		[377, 478, 801, 657]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "count"
		  SID			  64
		  Position		  [25, 88, 55, 102]
		  IconDisplay		  "Port number"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Constant
		  Name			  "Constant2"
		  SID			  65
		  Position		  [25, 35, 45, 55]
		  ShowName		  off
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Fcn
		  Name			  "Fcn4"
		  SID			  66
		  Position		  [290, 42, 340, 68]
		  ShowName		  off
		  Expr			  "u<1"
		}
		Block {
		  BlockType		  Math
		  Name			  "Math\nFunction"
		  SID			  67
		  Ports			  [2, 1]
		  Position		  [225, 39, 250, 66]
		  ShowName		  off
		  Operator		  "mod"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Sum
		  Name			  "Sum2"
		  SID			  68
		  Ports			  [2, 1]
		  Position		  [115, 35, 135, 55]
		  ShowName		  off
		  IconShape		  "round"
		  Inputs		  "|++"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  UnitDelay
		  Name			  "Unit Delay1"
		  SID			  69
		  Position		  [155, 25, 190, 65]
		  SampleTime		  "-1"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  SID			  70
		  Position		  [365, 48, 395, 62]
		  IconDisplay		  "Port number"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Line {
		  SrcBlock		  "Math\nFunction"
		  SrcPort		  1
		  Points		  [10, 0; 5, 0]
		  Branch {
		    DstBlock		    "Fcn4"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 80; -145, 0]
		    DstBlock		    "Sum2"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Unit Delay1"
		  SrcPort		  1
		  DstBlock		  "Math\nFunction"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Constant2"
		  SrcPort		  1
		  DstBlock		  "Sum2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Sum2"
		  SrcPort		  1
		  DstBlock		  "Unit Delay1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Fcn4"
		  SrcPort		  1
		  DstBlock		  "Out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "count"
		  SrcPort		  1
		  Points		  [150, 0]
		  DstBlock		  "Math\nFunction"
		  DstPort		  2
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "sampled  quantities"
	      SID		      71
	      Ports		      [4, 3, 0, 1]
	      Position		      [580, 85, 690, 350]
	      TreatAsAtomicUnit	      on
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"sampled  quantities"
		Location		[275, 315, 801, 730]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "Min_in"
		  SID			  72
		  Position		  [65, 133, 95, 147]
		  IconDisplay		  "Port number"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Inport
		  Name			  "Max_in"
		  SID			  73
		  Position		  [65, 73, 95, 87]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Inport
		  Name			  "run_var_in"
		  SID			  74
		  Position		  [65, 208, 95, 222]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Inport
		  Name			  "1_max_in"
		  SID			  75
		  Position		  [65, 283, 95, 297]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  TriggerPort
		  Name			  "Trigger"
		  SID			  76
		  Ports			  []
		  Position		  [225, 20, 245, 40]
		}
		Block {
		  BlockType		  Math
		  Name			  "Math\nFunction"
		  SID			  77
		  Ports			  [1, 1]
		  Position		  [215, 200, 245, 230]
		  Operator		  "sqrt"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Sum
		  Name			  "Sum"
		  SID			  78
		  Ports			  [2, 1]
		  Position		  [235, 70, 255, 90]
		  ShowName		  off
		  IconShape		  "round"
		  Inputs		  "|+-"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Outport
		  Name			  "P-P"
		  SID			  79
		  Position		  [330, 73, 360, 87]
		  IconDisplay		  "Port number"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Variance"
		  SID			  80
		  Position		  [320, 208, 350, 222]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Outport
		  Name			  "1_max_out"
		  SID			  81
		  Position		  [320, 283, 350, 297]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Line {
		  SrcBlock		  "Max_in"
		  SrcPort		  1
		  DstBlock		  "Sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Min_in"
		  SrcPort		  1
		  Points		  [145, 0]
		  DstBlock		  "Sum"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Sum"
		  SrcPort		  1
		  DstBlock		  "P-P"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Math\nFunction"
		  SrcPort		  1
		  DstBlock		  "Variance"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "run_var_in"
		  SrcPort		  1
		  DstBlock		  "Math\nFunction"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "1_max_in"
		  SrcPort		  1
		  DstBlock		  "1_max_out"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sampled"
	      SID		      82
	      Position		      [780, 23, 810, 37]
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "1 cycle max p-p"
	      SID		      83
	      Position		      [785, 303, 815, 317]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "N cycles"
	      SID		      84
	      Position		      [785, 123, 815, 137]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Variance1"
	      SID		      85
	      Position		      [785, 213, 815, 227]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Line {
	      SrcBlock		      "in"
	      SrcPort		      1
	      Points		      [195, 0]
	      Branch {
		DstBlock		"Gain"
		DstPort			1
	      }
	      Branch {
		Points			[0, 90]
		Branch {
		  Points		  [0, 120]
		  Branch {
		    DstBlock		    "Variance"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 100]
		    DstBlock		    "Difference"
		    DstPort		    1
		  }
		}
		Branch {
		  DstBlock		  "min max detectors"
		  DstPort		  1
		}
	      }
	    }
	    Line {
	      SrcBlock		      "Difference"
	      SrcPort		      1
	      DstBlock		      "Abs"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Abs"
	      SrcPort		      1
	      Points		      [60, 0]
	      DstBlock		      "Maximum"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sample_size"
	      SrcPort		      1
	      DstBlock		      "reset control"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "reset control"
	      SrcPort		      1
	      Points		      [30, 0]
	      Branch {
		Points			[0, 120]
		DstBlock		"Unit Delay"
		DstPort			1
	      }
	      Branch {
		Points			[0, -105; 395, 0]
		DstBlock		"sampled  quantities"
		DstPort			trigger
	      }
	      Branch {
		DstBlock		"min max detectors"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "sampled  quantities"
	      SrcPort		      1
	      DstBlock		      "Gain1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Variance"
	      SrcPort		      1
	      DstBlock		      "sampled  quantities"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "sampled  quantities"
	      SrcPort		      2
	      DstBlock		      "Gain2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Unit Delay"
	      SrcPort		      1
	      Points		      [90, 0]
	      Branch {
		Points			[0, -20]
		DstBlock		"Variance"
		DstPort			2
	      }
	      Branch {
		Points			[0, 50]
		DstBlock		"Maximum"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Maximum"
	      SrcPort		      1
	      DstBlock		      "sampled  quantities"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "sampled  quantities"
	      SrcPort		      3
	      DstBlock		      "Gain3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gain"
	      SrcPort		      1
	      DstBlock		      "sampled"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gain1"
	      SrcPort		      1
	      DstBlock		      "N cycles"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gain2"
	      SrcPort		      1
	      DstBlock		      "Variance1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gain3"
	      SrcPort		      1
	      DstBlock		      "1 cycle max p-p"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "min max detectors"
	      SrcPort		      2
	      Points		      [55, 0; 0, 35; 85, 0]
	      DstBlock		      "sampled  quantities"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "min max detectors"
	      SrcPort		      1
	      DstBlock		      "sampled  quantities"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Constant
	  Name			  "unity"
	  SID			  86
	  Position		  [260, 123, 280, 147]
	  OutDataTypeMode	  "double"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	  OutDataTypeStr	  "double"
	}
	Block {
	  BlockType		  Outport
	  Name			  "p-p ps  cycle to cycle"
	  SID			  87
	  Position		  [850, 168, 880, 182]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "p-p ps"
	  SID			  88
	  Position		  [850, 213, 880, 227]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "RMS ps"
	  SID			  89
	  Position		  [850, 258, 880, 272]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Line {
	  Name			  "dut"
	  Labels		  [1, 0]
	  SrcBlock		  "DUT"
	  SrcPort		  1
	  Points		  [485, 0]
	  DstBlock		  "sampler & process"
	  DstPort		  trigger
	}
	Line {
	  Name			  "ref"
	  Labels		  [0, 0; 1, 0]
	  SrcBlock		  "REF"
	  SrcPort		  1
	  DstBlock		  "Integrator"
	  DstPort		  2
	}
	Line {
	  Name			  "start to stop time"
	  Labels		  [0, 0]
	  SrcBlock		  "Integrator"
	  SrcPort		  1
	  DstBlock		  "sampler & process"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Sample_Size"
	  SrcPort		  1
	  DstBlock		  "sampler & process"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "sampler & process"
	  SrcPort		  3
	  DstBlock		  "p-p ps"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sampler & process"
	  SrcPort		  4
	  DstBlock		  "RMS ps"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "unity"
	  SrcPort		  1
	  DstBlock		  "Integrator"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sampler & process"
	  SrcPort		  2
	  DstBlock		  "p-p ps  cycle to cycle"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sampler & process"
	  SrcPort		  1
	  DstBlock		  "Terminator"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Make Square1"
      SID		      90
      Ports		      [1, 1]
      Position		      [130, 75, 160, 125]
      ShowName		      off
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskType		      "Make Square"
      MaskDescription	      "For input +ve values output is 1\nFor input -ve values output is 0"
      MaskDisplay	      "plot(0,0,100,100,[90,70,70,50,50,30,30,10,10],[20,20,40,40,20,20,40,40,20],[90,87,84,80,76,73"
      ",70,67,63,60,57,53,50,47,44,40,36,33,30,27,23,20,17,13,10],[70,65,63,62,63,65,70,75,77,78,77,75,70,65,63,62,63,6"
      "5,70,75,77,78,77,75,70])"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      Port {
	PortNumber		1
	Name			"ref_clk"
	RTWStorageClass		"Auto"
	DataLoggingNameMode	"SignalName"
      }
      System {
	Name			"Make Square1"
	Location		[459, 359, 767, 528]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "In1"
	  SID			  91
	  Position		  [25, 33, 55, 47]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant"
	  SID			  92
	  Position		  [30, 80, 60, 110]
	  Value			  "0"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  RelationalOperator
	  Name			  "Relational\nOperator"
	  SID			  93
	  Ports			  [2, 1]
	  Position		  [135, 32, 165, 63]
	  Operator		  ">"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out1"
	  SID			  94
	  Position		  [270, 43, 300, 57]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Line {
	  SrcBlock		  "In1"
	  SrcPort		  1
	  DstBlock		  "Relational\nOperator"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant"
	  SrcPort		  1
	  Points		  [55, 0]
	  DstBlock		  "Relational\nOperator"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Relational\nOperator"
	  SrcPort		  1
	  DstBlock		  "Out1"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Make Square2"
      SID		      95
      Ports		      [1, 1]
      Position		      [580, 165, 610, 215]
      ShowName		      off
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskType		      "Make Square"
      MaskDescription	      "For input +ve values output is 1\nFor input -ve values output is 0"
      MaskDisplay	      "plot(0,0,100,100,[90,70,70,50,50,30,30,10,10],[20,20,40,40,20,20,40,40,20],[90,87,84,80,76,73"
      ",70,67,63,60,57,53,50,47,44,40,36,33,30,27,23,20,17,13,10],[70,65,63,62,63,65,70,75,77,78,77,75,70,65,63,62,63,6"
      "5,70,75,77,78,77,75,70])"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      System {
	Name			"Make Square2"
	Location		[459, 360, 767, 528]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "In1"
	  SID			  96
	  Position		  [25, 33, 55, 47]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant"
	  SID			  97
	  Position		  [30, 80, 60, 110]
	  Value			  "0"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  RelationalOperator
	  Name			  "Relational\nOperator"
	  SID			  98
	  Ports			  [2, 1]
	  Position		  [175, 32, 205, 63]
	  Operator		  ">"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out1"
	  SID			  99
	  Position		  [270, 43, 300, 57]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Line {
	  SrcBlock		  "Relational\nOperator"
	  SrcPort		  1
	  DstBlock		  "Out1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant"
	  SrcPort		  1
	  Points		  [40, 0; 0, -40]
	  DstBlock		  "Relational\nOperator"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "In1"
	  SrcPort		  1
	  DstBlock		  "Relational\nOperator"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "Model Info"
      SID		      179
      Ports		      []
      Position		      [85, 464, 297, 489]
      ShowName		      off
      LibraryVersion	      "1.762"
      FontName		      "Arial"
      SourceBlock	      "simulink/Model-Wide\nUtilities/Model Info"
      SourceType	      "CMBlock"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      InitialBlockCM	      "none"
      BlockCM		      "none"
      Frame		      "on"
      DisplayStringWithTags   "Copywrite 2005-2010 The MathWorks, Inc."
      MaskDisplayString	      "Copywrite 2005-2010 The MathWorks, Inc."
      HorizontalTextAlignment "Center"
      LeftAlignmentValue      "0.5"
      SourceBlockDiagram      "fractional_4"
      TagMaxNumber	      "20"
    }
    Block {
      BlockType		      SubSystem
      Name		      "More Info1"
      SID		      100
      Ports		      []
      Position		      [84, 396, 300, 454]
      BackgroundColor	      "green"
      DropShadow	      on
      ShowName		      off
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskDisplay	      "disp('Fractional N PLL with\\n Analog Phase Correction\\n Info ')"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      System {
	Name			"More Info1"
	Location		[99, 109, 822, 710]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Annotation {
	  Name			  "               Fractional-N PLL with Analog Phase  Error Correction"
	  Position		  [148, 17]
	  HorizontalAlignment	  "left"
	  VerticalAlignment	  "top"
	  FontName		  "Arial"
	  FontSize		  12
	  FontWeight		  "bold"
	}
	Annotation {
	  Name			  "Fractional N PLL synthesizers attain improved frequency resolution at the expense \nof increased circuit "
	  "complexity and increased phase noise (timing jitter) over thier \nnon fractional counterparts. The average output f"
	  "requency  of the PLL is (N+M)*fr where fr is \nthe frequency reference. The M term is the \"fractional\" part and l"
	  "ies between 0.0 and 1. \n\nThis model implements a fractional N scheme with analog phase error correction\nin the p"
	  "hase detector portion of the design. This *eliminates*  the sidebands introduced \nby switching the loop divider be"
	  "tween N and N+1.  Implementing the phase error correction \ncircuitry as part of the phase detector and loop compen"
	  "sation filter yeilds a design that \nis easier to implement than the previous model that required a phase shifted c"
	  "lock. \n\n \n1)Phase-frequency detector and error compensator uses \"dual D\" flip flop phase \ndetector, integrato"
	  "r, sample / hold, and simple lead/lag loop filter. \n\n2) Divide by N or N+1 is implemented using a \"swallow\" cou"
	  "nter \nscheme, like it would likely be done in hardware. \n\n3) A modulo 1 accumulator controls the switching betwe"
	  "en N and N+1 with \nthe carry output.  The accumulator output (state) is used to drive the phase \ncompensation cir"
	  "cuitry. \n\n4) Run the simulation with the compensation off: switch in lower position.\nMiminize the model to look "
	  "at the graphs. Note the significant phase \njitter and sidebands due to the periodic variations of the VCO control "
	  "\nvoltage. \n\n5) Change the switch to the upper (compensation on) position. Note \nthe complete elimination  of  t"
	  "iming jitter, and, frequency spurs. Also note that \nit is far easier to see the modulation in the frequency domain"
	  " \nsidebands  than the phase jitter of the clock.  The single remaining spur \n(-100 dBc).\n\n6) The Simulink model"
	  " and simulation are virtually perfect. Real world component \nlimitations can now be introduced to study their effe"
	  "cts on the system performance. \n"
	  Position		  [113, 42]
	  HorizontalAlignment	  "left"
	  VerticalAlignment	  "top"
	  FontName		  "Arial"
	  FontSize		  12
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "N or N+1 swallow counter"
      SID		      101
      Ports		      [4, 1]
      Position		      [325, 271, 465, 364]
      BlockMirror	      on
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      Port {
	PortNumber		1
	Name			"var"
	PropagatedSignals	"div_by_n"
	RTWStorageClass		"Auto"
	DataLoggingNameMode	"SignalName"
      }
      System {
	Name			"N or N+1 swallow counter"
	Location		[58, 300, 889, 628]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"102"
	Block {
	  BlockType		  Inport
	  Name			  "div_in_clk"
	  SID			  102
	  Position		  [20, 37, 50, 53]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "Swallow"
	  SID			  103
	  Position		  [15, 88, 45, 102]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "ref_clk"
	  SID			  104
	  Position		  [15, 133, 45, 147]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "N"
	  SID			  105
	  Position		  [560, 88, 590, 102]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Constant
	  Name			  " "
	  SID			  106
	  Position		  [160, 199, 180, 221]
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "D Flip-Flop1"
	  SID			  107
	  Ports			  [3, 2]
	  Position		  [100, 102, 145, 178]
	  LibraryVersion	  "1.41"
	  SourceBlock		  "simulink_extras/Flip Flops/D Flip-Flop"
	  SourceType		  "DFlipFlop"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	}
	Block {
	  BlockType		  Reference
	  Name			  "D Flip-Flop2"
	  SID			  108
	  Ports			  [3, 2]
	  Position		  [245, 82, 290, 158]
	  LibraryVersion	  "1.41"
	  SourceBlock		  "simulink_extras/Flip Flops/D Flip-Flop"
	  SourceType		  "DFlipFlop"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	}
	Block {
	  BlockType		  Reference
	  Name			  "D Flip-Flop3"
	  SID			  109
	  Ports			  [3, 2]
	  Position		  [465, 97, 510, 173]
	  LibraryVersion	  "1.41"
	  SourceBlock		  "simulink_extras/Flip Flops/D Flip-Flop"
	  SourceType		  "DFlipFlop"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	}
	Block {
	  BlockType		  Memory
	  Name			  "Memory"
	  SID			  110
	  Position		  [440, 220, 470, 250]
	  BlockMirror		  on
	}
	Block {
	  BlockType		  Memory
	  Name			  "Memory3"
	  SID			  111
	  Position		  [320, 85, 350, 115]
	  ShowName		  off
	}
	Block {
	  BlockType		  Logic
	  Name			  "Pulse Swallow Gate"
	  SID			  112
	  Ports			  [2, 1]
	  Position		  [560, 37, 590, 68]
	  NamePlacement		  "alternate"
	  Port {
	    PortNumber		    1
	    Name		    "div_n_clk"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Terminator
	  Name			  "T1"
	  SID			  113
	  Position		  [320, 130, 340, 150]
	}
	Block {
	  BlockType		  Terminator
	  Name			  "T2"
	  SID			  114
	  Position		  [565, 135, 585, 155]
	}
	Block {
	  BlockType		  Terminator
	  Name			  "T3"
	  SID			  115
	  Position		  [165, 150, 185, 170]
	}
	Block {
	  BlockType		  Logic
	  Name			  "and_1"
	  SID			  116
	  Ports			  [2, 1]
	  Position		  [385, 92, 415, 123]
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "clock divider"
	  SID			  117
	  Ports			  [1, 1, 0, 1]
	  Position		  [620, 69, 680, 121]
	  TreatAsAtomicUnit	  on
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  Port {
	    PortNumber		    1
	    Name		    "div_by_n"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  System {
	    Name		    "clock divider"
	    Location		    [284, 241, 749, 483]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "divide # "
	      SID		      118
	      Position		      [125, 108, 155, 122]
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      TriggerPort
	      Name		      "clock in"
	      SID		      119
	      Ports		      []
	      Position		      [300, 80, 320, 100]
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant2"
	      SID		      120
	      Position		      [25, 35, 45, 55]
	      ShowName		      off
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Fcn
	      Name		      "Fcn4"
	      SID		      121
	      Position		      [280, 42, 330, 68]
	      ShowName		      off
	      Expr		      "u<1"
	    }
	    Block {
	      BlockType		      Math
	      Name		      "Math\nFunction"
	      SID		      122
	      Ports		      [2, 1]
	      Position		      [200, 39, 225, 66]
	      ShowName		      off
	      Operator		      "mod"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Sum
	      Name		      "Sum"
	      SID		      123
	      Ports		      [2, 1]
	      Position		      [75, 35, 95, 55]
	      ShowName		      off
	      IconShape		      "round"
	      Inputs		      "|++"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      UnitDelay
	      Name		      "Unit Delay"
	      SID		      124
	      Position		      [120, 25, 155, 65]
	      SampleTime	      "-1"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      " "
	      SID		      125
	      Position		      [360, 48, 390, 62]
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Line {
	      SrcBlock		      "divide # "
	      SrcPort		      1
	      Points		      [0, -55]
	      DstBlock		      "Math\nFunction"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Fcn4"
	      SrcPort		      1
	      DstBlock		      " "
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Math\nFunction"
	      SrcPort		      1
	      Points		      [10, 0; 15, 0]
	      Branch {
		DstBlock		"Fcn4"
		DstPort			1
	      }
	      Branch {
		Points			[0, 95; -170, 0]
		DstBlock		"Sum"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Unit Delay"
	      SrcPort		      1
	      DstBlock		      "Math\nFunction"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant2"
	      SrcPort		      1
	      DstBlock		      "Sum"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Sum"
	      SrcPort		      1
	      DstBlock		      "Unit Delay"
	      DstPort		      1
	    }
	    Annotation {
	      Name		      "clock out"
	      Position		      [372, 71]
	    }
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "Div by N or N+1"
	  SID			  126
	  Position		  [745, 88, 775, 102]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Line {
	  SrcBlock		  "N"
	  SrcPort		  1
	  DstBlock		  "clock divider"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "D Flip-Flop1"
	  SrcPort		  2
	  DstBlock		  "T3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "D Flip-Flop2"
	  SrcPort		  2
	  DstBlock		  "T1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "D Flip-Flop3"
	  SrcPort		  1
	  Points		  [35, 0]
	  DstBlock		  "T2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Memory3"
	  SrcPort		  1
	  DstBlock		  "and_1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "D Flip-Flop1"
	  SrcPort		  1
	  DstBlock		  "D Flip-Flop2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "ref_clk"
	  SrcPort		  1
	  DstBlock		  "D Flip-Flop1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Swallow"
	  SrcPort		  1
	  Points		  [25, 0; 0, 20]
	  DstBlock		  "D Flip-Flop1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "and_1"
	  SrcPort		  1
	  DstBlock		  "D Flip-Flop3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  " "
	  SrcPort		  1
	  Points		  [20, 0]
	  Branch {
	    Points		    [170, 0; 0, -50]
	    DstBlock		    "D Flip-Flop3"
	    DstPort		    3
	  }
	  Branch {
	    Points		    [0, -115]
	    DstBlock		    "D Flip-Flop2"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Memory"
	  SrcPort		  1
	  Points		  [-75, 0]
	  Branch {
	    Points		    [0, -120]
	    DstBlock		    "and_1"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [-140, 0]
	    Branch {
	      Points		      [-150, 0; 0, -70]
	      DstBlock		      "D Flip-Flop1"
	      DstPort		      3
	    }
	    Branch {
	      Points		      [0, -90]
	      DstBlock		      "D Flip-Flop2"
	      DstPort		      3
	    }
	  }
	}
	Line {
	  SrcBlock		  "D Flip-Flop3"
	  SrcPort		  2
	  Points		  [20, 0]
	  Branch {
	    Points		    [0, 80]
	    DstBlock		    "Memory"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -95]
	    DstBlock		    "Pulse Swallow Gate"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "D Flip-Flop2"
	  SrcPort		  1
	  DstBlock		  "Memory3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "div_in_clk"
	  SrcPort		  1
	  Points		  [385, 0]
	  Branch {
	    Points		    [0, 90]
	    DstBlock		    "D Flip-Flop3"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "Pulse Swallow Gate"
	    DstPort		    1
	  }
	}
	Line {
	  Name			  "div_by_n"
	  Labels		  [1, 0]
	  SrcBlock		  "clock divider"
	  SrcPort		  1
	  DstBlock		  "Div by N or N+1"
	  DstPort		  1
	}
	Line {
	  Name			  "div_n_clk"
	  Labels		  [1, 0]
	  SrcBlock		  "Pulse Swallow Gate"
	  SrcPort		  1
	  DstBlock		  "clock divider"
	  DstPort		  trigger
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "Phase Comp\nEnable"
      SID		      127
      Ports		      [2, 1]
      Position		      [100, 182, 130, 218]
      ForegroundColor	      "red"
      NamePlacement	      "alternate"
      LibraryVersion	      "1.762"
      SourceBlock	      "simulink/Signal\nRouting/Manual Switch"
      SourceType	      "Manual Switch"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      sw		      "1"
      action		      "0"
      varsize		      off
    }
    Block {
      BlockType		      SubSystem
      Name		      "Phase Det.  &  Error Correction"
      SID		      128
      Ports		      [3, 2]
      Position		      [280, 128, 370, 212]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskPromptString	      "K="
      MaskStyleString	      "edit"
      MaskTunableValueString  "on"
      MaskEnableString	      "on"
      MaskVisibilityString    "on"
      MaskToolTipString	      "on"
      MaskVariables	      "K=@1;"
      MaskDisplay	      "disp('Phase Det')"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "1.0"
      System {
	Name			"Phase Det.  &  Error Correction"
	Location		[258, 133, 938, 436]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"101"
	Block {
	  BlockType		  Inport
	  Name			  "ref_clk"
	  SID			  129
	  Position		  [15, 73, 45, 87]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "vco/n"
	  SID			  130
	  Position		  [15, 113, 45, 127]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "acc_in\n"
	  SID			  131
	  Position		  [15, 198, 45, 212]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "D phase/freq det. "
	  SID			  132
	  Ports			  [2, 2]
	  Position		  [145, 62, 190, 138]
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "D phase/freq det. "
	    Location		    [207, 283, 889, 597]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "ref"
	      SID		      133
	      Position		      [30, 48, 60, 62]
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	      Port {
		PortNumber		1
		Name			"Reference"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "var"
	      SID		      134
	      Position		      [15, 208, 45, 222]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	      Port {
		PortNumber		1
		Name			"Variable"
		PropagatedSignals	"var"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant"
	      SID		      135
	      Position		      [65, 95, 95, 125]
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "D Flip-Flop"
	      SID		      136
	      Ports		      [3, 2]
	      Position		      [205, 17, 250, 93]
	      LibraryVersion	      "1.41"
	      SourceBlock	      "simulink_extras/Flip Flops/D Flip-Flop"
	      SourceType	      "DFlipFlop"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "D Flip-Flop1"
	      SID		      137
	      Ports		      [3, 2]
	      Position		      [205, 177, 250, 253]
	      LibraryVersion	      "1.41"
	      SourceBlock	      "simulink_extras/Flip Flops/D Flip-Flop"
	      SourceType	      "DFlipFlop"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	    }
	    Block {
	      BlockType		      Logic
	      Name		      "Logical\nOperator"
	      SID		      138
	      Ports		      [2, 1]
	      Position		      [375, 112, 405, 143]
	      BlockMirror	      on
	      Operator		      "NAND"
	    }
	    Block {
	      BlockType		      Memory
	      Name		      "Memory1"
	      SID		      139
	      Position		      [275, 115, 305, 145]
	      BlockMirror	      on
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator"
	      SID		      140
	      Position		      [285, 65, 305, 85]
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator1"
	      SID		      141
	      Position		      [285, 225, 305, 245]
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "U"
	      SID		      142
	      Position		      [460, 28, 490, 42]
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "D"
	      SID		      143
	      Position		      [465, 188, 495, 202]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Line {
	      Name		      "Variable"
	      Labels		      [0, 0]
	      SrcBlock		      "var"
	      SrcPort		      1
	      DstBlock		      "D Flip-Flop1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "D Flip-Flop"
	      SrcPort		      2
	      DstBlock		      "Terminator"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "D Flip-Flop1"
	      SrcPort		      2
	      DstBlock		      "Terminator1"
	      DstPort		      1
	    }
	    Line {
	      Name		      "Reference"
	      Labels		      [0, 1]
	      SrcBlock		      "ref"
	      SrcPort		      1
	      DstBlock		      "D Flip-Flop"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Constant"
	      SrcPort		      1
	      Points		      [35, 0]
	      Branch {
		Points			[0, -80]
		DstBlock		"D Flip-Flop"
		DstPort			1
	      }
	      Branch {
		Points			[0, 80]
		DstBlock		"D Flip-Flop1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Memory1"
	      SrcPort		      1
	      Points		      [-90, 0]
	      Branch {
		Points			[0, -50]
		DstBlock		"D Flip-Flop"
		DstPort			3
	      }
	      Branch {
		Points			[0, 110]
		DstBlock		"D Flip-Flop1"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "D Flip-Flop"
	      SrcPort		      1
	      Points		      [185, 0]
	      Branch {
		DstBlock		"U"
		DstPort			1
	      }
	      Branch {
		Points			[-5, 0; 0, 85]
		DstBlock		"Logical\nOperator"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "D Flip-Flop1"
	      SrcPort		      1
	      Points		      [180, 0]
	      Branch {
		DstBlock		"D"
		DstPort			1
	      }
	      Branch {
		Points			[0, -60]
		DstBlock		"Logical\nOperator"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Logical\nOperator"
	      SrcPort		      1
	      DstBlock		      "Memory1"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Gain
	  Name			  "Phase Comp Gain"
	  SID			  144
	  Position		  [85, 180, 150, 230]
	  FontName		  "Helvetica"
	  Gain			  "K/(M+N)"
	  ParameterDataType	  "sfix(16)"
	  ParameterScaling	  "2^0"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Sample\nand Hold"
	  SID			  180
	  Ports			  [1, 1, 0, 1]
	  Position		  [410, 89, 460, 151]
	  LibraryVersion	  "1.672"
	  SourceBlock		  "dspsigops/Sample\nand Hold"
	  SourceType		  "Sample and Hold"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  trig			  "Rising edge"
	  initCond		  "0"
	  latchinput		  off
	}
	Block {
	  BlockType		  Sum
	  Name			  "Sum"
	  SID			  146
	  Ports			  [3, 1]
	  Position		  [245, 62, 265, 178]
	  ShowName		  off
	  Inputs		  "+-+"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  TransferFcn
	  Name			  "integrator"
	  SID			  147
	  Position		  [305, 102, 350, 138]
	  Numerator		  "[2.5e6]"
	  Denominator		  "[1 0]"
	}
	Block {
	  BlockType		  Logic
	  Name			  "inv"
	  SID			  148
	  Ports			  [1, 1]
	  Position		  [80, 69, 115, 91]
	  Operator		  "NOT"
	}
	Block {
	  BlockType		  TransferFcn
	  Name			  "lead/lag"
	  SID			  149
	  Position		  [490, 102, 550, 138]
	  Numerator		  "[1e-6 1]"
	  Denominator		  "[1.3e-7 1]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Test Point"
	  SID			  150
	  Position		  [575, 188, 605, 202]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "VCO Control"
	  SID			  151
	  Position		  [590, 113, 620, 127]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Line {
	  SrcBlock		  "D phase/freq det. "
	  SrcPort		  1
	  DstBlock		  "Sum"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "D phase/freq det. "
	  SrcPort		  2
	  DstBlock		  "Sum"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Sum"
	  SrcPort		  1
	  DstBlock		  "integrator"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "inv"
	  SrcPort		  1
	  DstBlock		  "D phase/freq det. "
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ref_clk"
	  SrcPort		  1
	  Points		  [0, 0; 10, 0]
	  Branch {
	    DstBlock		    "inv"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -55; 375, 0]
	    DstBlock		    "Sample\nand Hold"
	    DstPort		    trigger
	  }
	}
	Line {
	  SrcBlock		  "vco/n"
	  SrcPort		  1
	  DstBlock		  "D phase/freq det. "
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "lead/lag"
	  SrcPort		  1
	  DstBlock		  "VCO Control"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "acc_in\n"
	  SrcPort		  1
	  DstBlock		  "Phase Comp Gain"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Phase Comp Gain"
	  SrcPort		  1
	  Points		  [45, 0; 0, -45]
	  DstBlock		  "Sum"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Sample\nand Hold"
	  SrcPort		  1
	  DstBlock		  "lead/lag"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "integrator"
	  SrcPort		  1
	  Points		  [30, 0]
	  Branch {
	    DstBlock		    "Sample\nand Hold"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 75]
	    DstBlock		    "Test Point"
	    DstPort		    1
	  }
	}
	Annotation {
	  Name			  "summer"
	  Position		  [227, 187]
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "RF Spectum Analyzer"
      SID		      152
      Description	      "Spectrum Analyzer"
      Ports		      [1]
      Position		      [660, 103, 785, 157]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskPromptString	      "Bandwidth|Center Freq"
      MaskStyleString	      "edit,edit"
      MaskTunableValueString  "on,on"
      MaskCallbackString      "|"
      MaskEnableString	      "on,on"
      MaskVisibilityString    "on,on"
      MaskToolTipString	      "on,on"
      MaskVariables	      "BW=@1;Fc=@2;"
      MaskDisplay	      "fprintf('Spectrum Analyzer \\n Fc=%7.2f MHz \\n BW=%7.2f MHz',Fc/1e6,BW/1e6)"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "20e6|fr*(M+N)"
      System {
	Name			"RF Spectum Analyzer"
	Location		[183, 266, 641, 464]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "Input Signal"
	  SID			  153
	  Position		  [20, 87, 60, 103]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Sin
	  Name			  "Sine Wave1"
	  SID			  154
	  Ports			  [0, 1]
	  Position		  [30, 20, 60, 50]
	  ShowName		  off
	  Amplitude		  "2*sqrt(2)"
	  Bias			  "0"
	  Frequency		  "2*pi*(Fc-BW/2)"
	  Phase			  "-pi/2"
	  Samples		  "10"
	  Offset		  "0"
	  SampleTime		  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Spectrum\nScope"
	  SID			  155
	  Ports			  [1]
	  Position		  [370, 35, 405, 85]
	  LibraryVersion	  "1.450"
	  DialogController	  "dspdialog.SpectrumScope"
	  DialogControllerArgs	  "DataTag2"
	  SourceBlock		  "dspsnks4/Spectrum\nScope"
	  SourceType		  "Spectrum Scope"
	  ShowPortLabels	  "none"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  ScopeProperties	  on
	  Domain		  "Frequency"
	  HorizSpan		  "1"
	  UseBuffer		  on
	  BufferSize		  "256"
	  Overlap		  "0"
	  inpFftLenInherit	  off
	  FFTlength		  "128"
	  numAvg		  "1"
	  DisplayProperties	  off
	  AxisGrid		  on
	  Memory		  off
	  FrameNumber		  on
	  AxisLegend		  off
	  AxisZoom		  off
	  OpenScopeAtSimStart	  on
	  OpenScopeImmediately	  off
	  FigPos		  "[12 34 389 175]"
	  AxisProperties	  off
	  XUnits		  "Hertz"
	  XRange		  "One-sided ([0...Fs/2])"
	  XDisplay		  "0"
	  InheritXIncr		  on
	  XIncr			  "1.0"
	  XLabel		  "Samples"
	  XLimit		  "Auto"
	  YUnits		  "dBW"
	  XMax			  "1"
	  XMin			  "0"
	  YMin			  "-110"
	  YMax			  "10"
	  YLabel		  "dBW"
	  LineProperties	  off
	  wintypeSpecScope	  "Hann"
	  RsSpecScope		  "50"
	  betaSpecScope		  "5"
	  winsampSpecScope	  "Periodic"
	  XAxisParamsVer	  "6.9"
	}
	Block {
	  BlockType		  Reference
	  Name			  "anti alias"
	  SID			  156
	  Ports			  [1, 1]
	  Position		  [215, 32, 280, 88]
	  LibraryVersion	  "1.288"
	  SourceBlock		  "dsparch4/Analog\nFilter Design"
	  SourceType		  "Analog Filter Design"
	  method		  "Elliptic"
	  filttype		  "Lowpass"
	  N			  "8"
	  Wlo			  "BW*2*pi"
	  Whi			  "80"
	  Rp			  "0.11"
	  Rs			  "100"
	}
	Block {
	  BlockType		  Product
	  Name			  "down convert"
	  SID			  157
	  Ports			  [2, 1]
	  Position		  [150, 41, 195, 74]
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	  RndMeth		  "Floor"
	}
	Block {
	  BlockType		  ZeroOrderHold
	  Name			  "sampler"
	  SID			  158
	  Position		  [305, 41, 340, 79]
	  SampleTime		  "1/(2.56*BW)"
	}
	Line {
	  SrcBlock		  "Sine Wave1"
	  SrcPort		  1
	  Points		  [15, 0; 0, 15]
	  DstBlock		  "down convert"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sampler"
	  SrcPort		  1
	  DstBlock		  "Spectrum\nScope"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "anti alias"
	  SrcPort		  1
	  DstBlock		  "sampler"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "down convert"
	  SrcPort		  1
	  DstBlock		  "anti alias"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Input Signal"
	  SrcPort		  1
	  Points		  [15, 0; 0, -30]
	  DstBlock		  "down convert"
	  DstPort		  2
	}
      }
    }
    Block {
      BlockType		      Sin
      Name		      "Sine Wave2"
      SID		      159
      Ports		      [0, 1]
      Position		      [590, 290, 620, 320]
      ShowName		      off
      Amplitude		      "1"
      Bias		      "0"
      Frequency		      "2*pi*fr*(N+M)"
      Phase		      "0"
      Samples		      "10"
      Offset		      "0"
      SampleTime	      "0"
    }
    Block {
      BlockType		      Display
      Name		      "Synthesized Frequency\nin MHz."
      SID		      160
      Ports		      [1]
      Position		      [715, 35, 830, 65]
      FontName		      "Helvetica"
      Format		      "long"
      Decimation	      "401"
      Lockdown		      off
    }
    Block {
      BlockType		      Terminator
      Name		      "T"
      SID		      161
      Position		      [395, 140, 415, 160]
    }
    Block {
      BlockType		      Terminator
      Name		      "T1"
      SID		      162
      Position		      [850, 270, 870, 290]
    }
    Block {
      BlockType		      Terminator
      Name		      "T2"
      SID		      163
      Position		      [850, 320, 870, 340]
    }
    Block {
      BlockType		      Scope
      Name		      "VCO Out"
      SID		      164
      Ports		      [1]
      Position		      [650, 174, 680, 206]
      Floating		      off
      Location		      [409, 564, 636, 736]
      Open		      on
      NumInputPorts	      "1"
      ZoomMode		      "xonly"
      List {
	ListType		AxesTitles
	axes1			"%<SignalLabel>"
      }
      TimeRange		      "9.900990099009902e-009"
      YMin		      "-0.1"
      YMax		      "1.1"
      DataFormat	      "StructureWithTime"
      MaxDataPoints	      "500"
      SampleTime	      "0"
    }
    Block {
      BlockType		      SubSystem
      Name		      "Voltage-Controlled\nOscillator"
      SID		      165
      Ports		      [1, 1]
      Position		      [465, 168, 510, 212]
      ShowName		      off
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskType		      "Voltage-Controlled Oscillator"
      MaskDescription	      "Generate a continuous-time output signal whose frequency changes in response to the ampli"
      "tude variations of the input signal. The input signal must be a sample-based scalar."
      MaskHelp		      "helpview(commbhelp)"
      MaskPromptString	      "Output amplitude:|Oscillation frequency (Hz):|Input sensitivity:|Initial phase (rad):"
      MaskStyleString	      "edit,edit,edit,edit"
      MaskTunableValueString  "on,on,on,on"
      MaskCallbackString      "|||"
      MaskEnableString	      "on,on,on,on"
      MaskVisibilityString    "on,on,on,on"
      MaskToolTipString	      "on,on,on,on"
      MaskVariables	      "Ac=@1;Fc=@2;Kc=@3;Ph=@4;"
      MaskInitialization      "if ((length(Ac)~=1) | (length(Fc)~=1) | (length(Ph)~=1) | (length(Kc)~=1) )error('Mask "
      "parameters must be scalar values.');end;\npi2=2*pi;"
      MaskDisplay	      "disp('VCO')"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "1|fi|sen|0"
      Port {
	PortNumber		1
	Name			"vco out"
	RTWStorageClass		"Auto"
	DataLoggingNameMode	"SignalName"
      }
      System {
	Name			"Voltage-Controlled\nOscillator"
	Location		[40, 531, 858, 664]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "in_1"
	  SID			  166
	  Position		  [20, 30, 40, 50]
	  ShowName		  off
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Carrier\nfrequency1"
	  SID			  167
	  Position		  [307, 75, 333, 90]
	  BlockRotation		  270
	  ShowName		  off
	  Value			  "Fc"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Check Signal\nAttributes"
	  SID			  168
	  Ports			  [1, 1]
	  Position		  [65, 19, 135, 61]
	  ShowName		  off
	  LibraryVersion	  "1.503"
	  SourceBlock		  "dspsigattribs/Check Signal\nAttributes"
	  SourceType		  "Check Signal Attributes"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  SigAttribCheckMethod	  "Does not match attributes exactly"
	  Complexity		  "Ignore"
	  Frame			  "Sample-based"
	  DimsCheckMethod	  "Is..."
	  Dimensions		  "Scalar (1-D or 2-D)"
	  DatatypeCheckMethod	  "Ignore"
	  DatatypeGeneral	  "Boolean"
	  DtypeFloatSpecific	  "Any floating-point"
	  DtypeFixedSpecific	  "Any fixed-point"
	  DtypeIntSpecific	  "Any integer"
	  SampleMode		  "Ignore"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert 2-D to 1-D"
	  SID			  169
	  Ports			  [1, 1]
	  Position		  [160, 23, 205, 57]
	  ShowName		  off
	  LibraryVersion	  "1.503"
	  SourceBlock		  "dspsigattribs/Convert 2-D to 1-D"
	  SourceType		  "Convert 2-D to 1-D"
	  ShowPortLabels	  "none"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inherit Shape"
	  SID			  170
	  Ports			  [2, 1]
	  Position		  [660, 28, 750, 77]
	  LibraryVersion	  "1.123"
	  SourceBlock		  "commblksprivate/Inherit Shape"
	  SourceType		  "Inherit Shape"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Modulo\nIntegrator"
	  SID			  171
	  Ports			  [1, 1]
	  Position		  [365, 18, 445, 62]
	  ShowName		  off
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  MaskType		  "Modulo Integrator"
	  MaskDescription	  "Integrate the input signal in continuous time and then uses the Absolute value bound parameter, "
	  "K, to produce output strictly between -K and K. The block uses the rem function in MATLAB.\n\nThe input must be sam"
	  "ple-based."
	  MaskHelp		  "helpview(commbhelp)"
	  MaskPromptString	  "Absolute value bound:|Initial condition:"
	  MaskStyleString	  "edit,edit"
	  MaskTunableValueString  "on,on"
	  MaskCallbackString	  "|"
	  MaskEnableString	  "on,on"
	  MaskVisibilityString	  "on,on"
	  MaskToolTipString	  "on,on"
	  MaskVariables		  "modu=@1;init=@2;"
	  MaskInitialization	  "[modu, init]=commblkmodint(gcb);\n"
	  MaskDisplay		  "disp('Modulo\\nIntegrator')"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskPortRotate	  "default"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "1|0"
	  System {
	    Name		    "Modulo\nIntegrator"
	    Location		    [135, 365, 788, 547]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In"
	      SID		      181
	      Position		      [40, 63, 70, 77]
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Exclude\nFrame-based Input\n"
	      SID		      182
	      Ports		      [1, 1]
	      Position		      [230, 49, 300, 91]
	      LibraryVersion	      "1.503"
	      SourceBlock	      "dspsigattribs/Check Signal\nAttributes"
	      SourceType	      "Check Signal Attributes"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      SigAttribCheckMethod    "Matches attributes exactly"
	      Complexity	      "Ignore"
	      Frame		      "Frame-based"
	      DimsCheckMethod	      "Ignore"
	      Dimensions	      "Scalar (1-D or 2-D)"
	      DatatypeCheckMethod     "Ignore"
	      DatatypeGeneral	      "Boolean"
	      DtypeFloatSpecific      "Any floating-point"
	      DtypeFixedSpecific      "Any fixed-point"
	      DtypeIntSpecific	      "Any integer"
	      SampleMode	      "Ignore"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Exclude\nFull Matrix"
	      SID		      183
	      Ports		      [1, 1]
	      Position		      [110, 49, 180, 91]
	      LibraryVersion	      "1.503"
	      SourceBlock	      "dspsigattribs/Check Signal\nAttributes"
	      SourceType	      "Check Signal Attributes"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      SigAttribCheckMethod    "Matches attributes exactly"
	      Complexity	      "Ignore"
	      Frame		      "Ignore"
	      DimsCheckMethod	      "Is..."
	      Dimensions	      "Full matrix (2-D)"
	      DatatypeCheckMethod     "Ignore"
	      DatatypeGeneral	      "Boolean"
	      DtypeFloatSpecific      "Any floating-point"
	      DtypeFixedSpecific      "Any fixed-point"
	      DtypeIntSpecific	      "Any integer"
	      SampleMode	      "Ignore"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inherit Shape"
	      SID		      184
	      Ports		      [2, 1]
	      Position		      [465, 58, 555, 107]
	      LibraryVersion	      "1.123"
	      SourceBlock	      "commblksprivate/Inherit Shape"
	      SourceType	      "Inherit Shape"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "Modulo Integrator"
	      SID		      185
	      Ports		      [1, 1]
	      Position		      [345, 47, 425, 93]
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"Modulo Integrator"
		Location		[34, 304, 484, 654]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  SID			  186
		  Position		  [185, 133, 215, 147]
		  IconDisplay		  "Port number"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Abs
		  Name			  "Abs"
		  SID			  187
		  Position		  [115, 55, 145, 85]
		  BlockMirror		  on
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Constant
		  Name			  "Constant"
		  SID			  188
		  Position		  [30, 165, 60, 195]
		  Value			  "modu"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Gain
		  Name			  "Gain"
		  SID			  189
		  Position		  [215, 55, 245, 85]
		  BlockMirror		  on
		  Gain			  "1+eps"
		  ParameterDataType	  "sfix(16)"
		  ParameterScaling	  "2^0"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  InitialCondition
		  Name			  "IC"
		  SID			  190
		  Position		  [180, 225, 210, 255]
		  Value			  "init"
		}
		Block {
		  BlockType		  Integrator
		  Name			  "Integrator"
		  SID			  191
		  Ports			  [3, 1, 0, 0, 1]
		  Position		  [250, 121, 310, 229]
		  ExternalReset		  "rising"
		  InitialConditionSource  "external"
		  UpperSaturationLimit	  "1"
		  LowerSaturationLimit	  "0"
		  ShowStatePort		  on
		}
		Block {
		  BlockType		  Math
		  Name			  "Math\nFunction"
		  SID			  192
		  Ports			  [2, 1]
		  Position		  [360, 217, 390, 248]
		  Operator		  "rem"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  RelationalOperator
		  Name			  "Relational\nOperator"
		  SID			  193
		  Ports			  [2, 1]
		  Position		  [115, 157, 145, 188]
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  SID			  194
		  Position		  [380, 168, 410, 182]
		  IconDisplay		  "Port number"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Line {
		  SrcBlock		  "IC"
		  SrcPort		  1
		  Points		  [20, 0]
		  DstBlock		  "Integrator"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  DstBlock		  "Integrator"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Integrator"
		  SrcPort		  1
		  DstBlock		  "Out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Math\nFunction"
		  SrcPort		  1
		  Points		  [10, 0; 0, 50; -285, 0; 0, -45]
		  DstBlock		  "IC"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Abs"
		  SrcPort		  1
		  Points		  [-30, 0; 0, 95]
		  DstBlock		  "Relational\nOperator"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Relational\nOperator"
		  SrcPort		  1
		  DstBlock		  "Integrator"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Constant"
		  SrcPort		  1
		  Points		  [0, 0; 15, 0]
		  Branch {
		    Points		    [0, 125; 250, 0; 0, -65]
		    DstBlock		    "Math\nFunction"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Relational\nOperator"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Integrator"
		  SrcPort		  state
		  Points		  [0, -46]
		  DstBlock		  "Gain"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Gain"
		  SrcPort		  1
		  Points		  [0, 0; -25, 0]
		  Branch {
		    DstBlock		    "Abs"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -30; 145, 0; 0, 185]
		    DstBlock		    "Math\nFunction"
		    DstPort		    1
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out"
	      SID		      195
	      Position		      [580, 78, 610, 92]
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Line {
	      SrcBlock		      "Exclude\nFull Matrix"
	      SrcPort		      1
	      DstBlock		      "Exclude\nFrame-based Input\n"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Exclude\nFrame-based Input\n"
	      SrcPort		      1
	      DstBlock		      "Modulo Integrator"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In"
	      SrcPort		      1
	      Points		      [0, 0; 10, 0]
	      Branch {
		DstBlock		"Exclude\nFull Matrix"
		DstPort			1
	      }
	      Branch {
		Points			[0, 55; 365, 0]
		DstBlock		"Inherit Shape"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Modulo Integrator"
	      SrcPort		      1
	      DstBlock		      "Inherit Shape"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Inherit Shape"
	      SrcPort		      1
	      DstBlock		      "Out"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Gain
	  Name			  "Sensitivity"
	  SID			  172
	  Position		  [235, 26, 275, 54]
	  ShowName		  off
	  Gain			  "Kc"
	  ParameterDataType	  "sfix(16)"
	  ParameterScaling	  "2^0"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Sum
	  Name			  "Sum"
	  SID			  173
	  Ports			  [2, 1]
	  Position		  [310, 30, 330, 50]
	  ShowName		  off
	  IconShape		  "round"
	  Inputs		  "|++"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Fcn
	  Name			  "sin"
	  SID			  174
	  Position		  [490, 25, 615, 55]
	  ShowName		  off
	  Expr			  "Ac*cos(u[1]*pi2+Ph)"
	}
	Block {
	  BlockType		  Outport
	  Name			  "out_1"
	  SID			  175
	  Position		  [780, 45, 800, 65]
	  ShowName		  off
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Line {
	  SrcBlock		  "Sum"
	  SrcPort		  1
	  DstBlock		  "Modulo\nIntegrator"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Modulo\nIntegrator"
	  SrcPort		  1
	  DstBlock		  "sin"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Carrier\nfrequency1"
	  SrcPort		  1
	  DstBlock		  "Sum"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Sensitivity"
	  SrcPort		  1
	  DstBlock		  "Sum"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "in_1"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    Points		    [0, 65; 590, 0; 0, -40]
	    DstBlock		    "Inherit Shape"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "Check Signal\nAttributes"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Convert 2-D to 1-D"
	  SrcPort		  1
	  DstBlock		  "Sensitivity"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sin"
	  SrcPort		  1
	  DstBlock		  "Inherit Shape"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Inherit Shape"
	  SrcPort		  1
	  DstBlock		  "out_1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Check Signal\nAttributes"
	  SrcPort		  1
	  DstBlock		  "Convert 2-D to 1-D"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      Sin
      Name		      "fr=10MHz"
      SID		      176
      Ports		      [0, 1]
      Position		      [60, 85, 90, 115]
      Amplitude		      "1"
      Bias		      "0"
      Frequency		      "2*pi*fr"
      Phase		      "pi"
      Samples		      "10"
      Offset		      "0"
      SampleTime	      "0"
    }
    Block {
      BlockType		      Display
      Name		      "p-p jitter in ps"
      SID		      177
      Ports		      [1]
      Position		      [700, 203, 790, 237]
      BlockMirror	      on
      FontSize		      12
      FontWeight	      "bold"
      Decimation	      "1"
      Lockdown		      off
    }
    Block {
      BlockType		      Constant
      Name		      "reset after N cycles"
      SID		      178
      Position		      [625, 359, 660, 381]
      BlockMirror	      on
      Value		      "200"
      VectorParams1D	      off
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
    }
    Line {
      Name		      "var"
      Labels		      [0, 0]
      SrcBlock		      "N or N+1 swallow counter"
      SrcPort		      1
      Points		      [-85, 0; 0, -150]
      DstBlock		      "Phase Det.  &  Error Correction"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Fractional\nConstant \nM"
      SrcPort		      1
      DstBlock		      "Accumulator"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Make Square2"
      SrcPort		      1
      Points		      [0, 0; 10, 0]
      Branch {
	DstBlock		"VCO Out"
	DstPort			1
      }
      Branch {
	Points			[0, 90]
	Branch {
	  DstBlock		  "N or N+1 swallow counter"
	  DstPort		  1
	}
	Branch {
	  DstBlock		  "Jitter Measurement "
	  DstPort		  1
	}
      }
    }
    Line {
      Name		      "N+1"
      Labels		      [0, 0]
      SrcBlock		      "Accumulator"
      SrcPort		      2
      Points		      [60, 0; 0, 40; 275, 0; 0, -80]
      DstBlock		      "N or N+1 swallow counter"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Integer Divide N"
      SrcPort		      1
      DstBlock		      "N or N+1 swallow counter"
      DstPort		      4
    }
    Line {
      SrcBlock		      "0"
      SrcPort		      1
      Points		      [-20, 0; 0, -25]
      DstBlock		      "Phase Comp\nEnable"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Freq Est"
      SrcPort		      1
      DstBlock		      "Synthesized Frequency\nin MHz."
      DstPort		      1
    }
    Line {
      SrcBlock		      "Sine Wave2"
      SrcPort		      1
      DstBlock		      "Jitter Measurement "
      DstPort		      2
    }
    Line {
      SrcBlock		      "Jitter Measurement "
      SrcPort		      2
      Points		      [10, 0; 0, -85]
      DstBlock		      "p-p jitter in ps"
      DstPort		      1
    }
    Line {
      SrcBlock		      "reset after N cycles"
      SrcPort		      1
      Points		      [-15, 0; 0, -40]
      DstBlock		      "Jitter Measurement "
      DstPort		      3
    }
    Line {
      SrcBlock		      "Bus\nCreator"
      SrcPort		      1
      DstBlock		      "Control\nSignals"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Accumulator"
      SrcPort		      1
      Points		      [25, 0; 0, -45; -165, 0; 0, -70]
      Branch {
	DstBlock		"Phase Comp\nEnable"
	DstPort			1
      }
      Branch {
	Points			[0, -135]
	DstBlock		"Bus\nCreator"
	DstPort			1
      }
    }
    Line {
      Name		      "ref_clk"
      SrcBlock		      "Make Square1"
      SrcPort		      1
      Points		      [30, 0; 0, 40]
      Branch {
	Labels			[1, 1]
	Points			[0, 95]
	Branch {
	  Points		  [-80, 0]
	  DstBlock		  "Accumulator"
	  DstPort		  trigger
	}
	Branch {
	  Points		  [330, 0; 0, 95]
	  DstBlock		  "N or N+1 swallow counter"
	  DstPort		  3
	}
      }
      Branch {
	DstBlock		"Phase Det.  &  Error Correction"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Phase Comp\nEnable"
      SrcPort		      1
      DstBlock		      "Phase Det.  &  Error Correction"
      DstPort		      3
    }
    Line {
      Name		      "vco out"
      Labels		      [0, 0]
      SrcBlock		      "Voltage-Controlled\nOscillator"
      SrcPort		      1
      Points		      [40, 0]
      Branch {
	DstBlock		"Make Square2"
	DstPort			1
      }
      Branch {
	Points			[0, -60]
	DstBlock		"RF Spectum Analyzer"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Phase Det.  &  Error Correction"
      SrcPort		      2
      Points		      [5, 0; 45, 0]
      Branch {
	Points			[0, 0; 0, -45]
	Branch {
	  Points		  [120, 0; 0, -95]
	  DstBlock		  "Freq Est"
	  DstPort		  1
	}
	Branch {
	  Points		  [0, -55]
	  DstBlock		  "Bus\nCreator"
	  DstPort		  2
	}
      }
      Branch {
	DstBlock		"Voltage-Controlled\nOscillator"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "fr=10MHz"
      SrcPort		      1
      DstBlock		      "Make Square1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Phase Det.  &  Error Correction"
      SrcPort		      1
      DstBlock		      "T"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Jitter Measurement "
      SrcPort		      1
      DstBlock		      "T1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Jitter Measurement "
      SrcPort		      3
      DstBlock		      "T2"
      DstPort		      1
    }
    Annotation {
      Name		      "Fractional-N Frequency Synthesis with Analog (Post Phase Detector) Error Correction"
      Position		      [446, 16]
      FontName		      "Arial"
      FontSize		      14
      FontWeight	      "bold"
    }
    Annotation {
      Name		      "fr = Reference frequency (default 10 MHz),  fi = Initial VCO frequency (default 90 MHz)\nN =Integer"
      " divide ratio (default 10),  M = Ratio between N and N+1(default 0.1) ,\nSynthesized frequency = fr*(N+M), defau"
      "lt (101 MHz)\nTo see the effect of the phase compensation, enable/disable it while running and note the vco cont"
      "rol \nvariations and resulting vco frequency instability."
      Position		      [315, 440]
      HorizontalAlignment     "left"
      BackgroundColor	      "lightBlue"
      FontName		      "Arial"
      FontSize		      12
    }
  }
}
MatData {
  NumRecords		  3
  DataRecord {
    Tag			    DataTag2
    Data		    "  %)30     .    ,     8    (    !          %    \"                0         0          "
  }
  DataRecord {
    Tag			    DataTag1
    Data		    "  %)30     .    :     8    (     0         %    \"     $    !     0         .    .     8    (    !     "
    "     %    \"     $    (     0         0    \"    %9A<FEA;F-E"
  }
  DataRecord {
    Tag			    DataTag0
    Data		    "  %)30     .    N     8    (     0         %    \"     $    \"     0         .    .     8    (    !    "
    "      %    \"     $    &     0         0    !@   $UI;DUA>   #@   $@    &    \"     0         !0    @    !    %0   "
    " $         $    !4   !34$-5;FEF:65D1FEX<'1$;&=$1$<    "
  }
}
