                              1 ;--------------------------------------------------------
                              2 ; File Created by SDCC : free open source ISO C Compiler 
                              3 ; Version 4.2.14 #0 (Linux)
                              4 ;--------------------------------------------------------
                              5 	.module _divulonglong
                              6 	.optsdcc -mhc08
                              7 	
                              8 	.area HOME    (CODE)
                              9 	.area GSINIT0 (CODE)
                             10 	.area GSINIT  (CODE)
                             11 	.area GSFINAL (CODE)
                             12 	.area CSEG    (CODE)
                             13 	.area XINIT   (CODE)
                             14 	.area CONST   (CODE)
                             15 	.area DSEG    (PAG)
                             16 	.area OSEG    (PAG, OVR)
                             17 	.area XSEG
                             18 	.area XISEG
                             19 ;--------------------------------------------------------
                             20 ; Public variables in this module
                             21 ;--------------------------------------------------------
                             22 	.globl __divulonglong_PARM_2
                             23 	.globl __divulonglong_PARM_1
                             24 	.globl __divulonglong
                             25 ;--------------------------------------------------------
                             26 ; ram data
                             27 ;--------------------------------------------------------
                             28 	.area DSEG    (PAG)
                             29 ;--------------------------------------------------------
                             30 ; overlayable items in ram
                             31 ;--------------------------------------------------------
                             32 ;--------------------------------------------------------
                             33 ; absolute ram data
                             34 ;--------------------------------------------------------
                             35 	.area IABS    (ABS)
                             36 	.area IABS    (ABS)
                             37 ;--------------------------------------------------------
                             38 ; absolute external ram data
                             39 ;--------------------------------------------------------
                             40 	.area XABS    (ABS)
                             41 ;--------------------------------------------------------
                             42 ; initialized external ram data
                             43 ;--------------------------------------------------------
                             44 	.area XISEG
                             45 ;--------------------------------------------------------
                             46 ; extended address mode data
                             47 ;--------------------------------------------------------
                             48 	.area XSEG
   0000                      49 __divulonglong_PARM_1:
   0000                      50 	.ds 8
   0008                      51 __divulonglong_PARM_2:
   0008                      52 	.ds 8
   0010                      53 __divulonglong_reste_65536_2:
   0010                      54 	.ds 8
   0018                      55 __divulonglong_c_65536_2:
   0018                      56 	.ds 1
                             57 ;--------------------------------------------------------
                             58 ; global & static initialisations
                             59 ;--------------------------------------------------------
                             60 	.area HOME    (CODE)
                             61 	.area GSINIT  (CODE)
                             62 	.area GSFINAL (CODE)
                             63 	.area GSINIT  (CODE)
                             64 ;--------------------------------------------------------
                             65 ; Home
                             66 ;--------------------------------------------------------
                             67 	.area HOME    (CODE)
                             68 	.area HOME    (CODE)
                             69 ;--------------------------------------------------------
                             70 ; code
                             71 ;--------------------------------------------------------
                             72 	.area CSEG    (CODE)
                             73 ;------------------------------------------------------------
                             74 ;Allocation info for local variables in function '_divulonglong'
                             75 ;------------------------------------------------------------
                             76 ;x                         Allocated with name '__divulonglong_PARM_1'
                             77 ;y                         Allocated with name '__divulonglong_PARM_2'
                             78 ;reste                     Allocated with name '__divulonglong_reste_65536_2'
                             79 ;count                     Allocated to registers 
                             80 ;c                         Allocated with name '__divulonglong_c_65536_2'
                             81 ;------------------------------------------------------------
                             82 ;../_divulonglong.c:43: _divulonglong (unsigned long long x, unsigned long long y) __SDCC_NONBANKED
                             83 ;	-----------------------------------------
                             84 ;	 function _divulonglong
                             85 ;	-----------------------------------------
                             86 ;	Register assignment is optimal.
                             87 ;	Stack space usage: 0 bytes.
   0000                      88 __divulonglong:
                             89 ;../_divulonglong.c:45: unsigned long long reste = 0L;
   0000 45r00r10      [ 3]   90 	ldhx	#__divulonglong_reste_65536_2
   0003 4F            [ 1]   91 	clra
   0004 F7            [ 2]   92 	sta	,x
   0005 E7 01         [ 3]   93 	sta	1,x
   0007 E7 02         [ 3]   94 	sta	2,x
   0009 E7 03         [ 3]   95 	sta	3,x
   000B E7 04         [ 3]   96 	sta	4,x
   000D E7 05         [ 3]   97 	sta	5,x
   000F E7 06         [ 3]   98 	sta	6,x
   0011 E7 07         [ 3]   99 	sta	7,x
                            100 ;../_divulonglong.c:49: do
   0013 AE 40         [ 2]  101 	ldx	#0x40
   0015                     102 00105$:
                            103 ;../_divulonglong.c:52: c = MSB_SET(x);
   0015 C6r00r00      [ 4]  104 	lda	__divulonglong_PARM_1
   0018 49            [ 1]  105 	rola
   0019 4F            [ 1]  106 	clra
   001A 49            [ 1]  107 	rola
   001B C7r00r18      [ 4]  108 	sta	__divulonglong_c_65536_2
                            109 ;../_divulonglong.c:53: x <<= 1;
   001E C6r00r00      [ 4]  110 	lda	__divulonglong_PARM_1
   0021 C7r00r00      [ 4]  111 	sta	__rlulonglong_PARM_1
   0024 C6r00r01      [ 4]  112 	lda	(__divulonglong_PARM_1 + 1)
   0027 C7r00r01      [ 4]  113 	sta	(__rlulonglong_PARM_1 + 1)
   002A C6r00r02      [ 4]  114 	lda	(__divulonglong_PARM_1 + 2)
   002D C7r00r02      [ 4]  115 	sta	(__rlulonglong_PARM_1 + 2)
   0030 C6r00r03      [ 4]  116 	lda	(__divulonglong_PARM_1 + 3)
   0033 C7r00r03      [ 4]  117 	sta	(__rlulonglong_PARM_1 + 3)
   0036 C6r00r04      [ 4]  118 	lda	(__divulonglong_PARM_1 + 4)
   0039 C7r00r04      [ 4]  119 	sta	(__rlulonglong_PARM_1 + 4)
   003C C6r00r05      [ 4]  120 	lda	(__divulonglong_PARM_1 + 5)
   003F C7r00r05      [ 4]  121 	sta	(__rlulonglong_PARM_1 + 5)
   0042 C6r00r06      [ 4]  122 	lda	(__divulonglong_PARM_1 + 6)
   0045 C7r00r06      [ 4]  123 	sta	(__rlulonglong_PARM_1 + 6)
   0048 C6r00r07      [ 4]  124 	lda	(__divulonglong_PARM_1 + 7)
   004B C7r00r07      [ 4]  125 	sta	(__rlulonglong_PARM_1 + 7)
   004E A6 01         [ 2]  126 	lda	#0x01
   0050 C7r00r00      [ 4]  127 	sta	__rlulonglong_PARM_2
   0053 89            [ 2]  128 	pshx
   0054 CDr00r00      [ 5]  129 	jsr	__rlulonglong
   0057 C7r00r07      [ 4]  130 	sta	(__divulonglong_PARM_1 + 7)
   005A CFr00r06      [ 4]  131 	stx	(__divulonglong_PARM_1 + 6)
   005D B6*00         [ 3]  132 	lda	*___SDCC_hc08_ret2
   005F C7r00r05      [ 4]  133 	sta	(__divulonglong_PARM_1 + 5)
   0062 B6*00         [ 3]  134 	lda	*___SDCC_hc08_ret3
   0064 C7r00r04      [ 4]  135 	sta	(__divulonglong_PARM_1 + 4)
   0067 B6*00         [ 3]  136 	lda	*___SDCC_hc08_ret4
   0069 C7r00r03      [ 4]  137 	sta	(__divulonglong_PARM_1 + 3)
   006C B6*00         [ 3]  138 	lda	*___SDCC_hc08_ret5
   006E C7r00r02      [ 4]  139 	sta	(__divulonglong_PARM_1 + 2)
   0071 B6*00         [ 3]  140 	lda	*___SDCC_hc08_ret6
   0073 C7r00r01      [ 4]  141 	sta	(__divulonglong_PARM_1 + 1)
   0076 B6*00         [ 3]  142 	lda	*___SDCC_hc08_ret7
   0078 C7r00r00      [ 4]  143 	sta	__divulonglong_PARM_1
   007B 88            [ 2]  144 	pulx
                            145 ;../_divulonglong.c:54: reste <<= 1;
   007C C6r00r10      [ 4]  146 	lda	__divulonglong_reste_65536_2
   007F C7r00r00      [ 4]  147 	sta	__rlulonglong_PARM_1
   0082 C6r00r11      [ 4]  148 	lda	(__divulonglong_reste_65536_2 + 1)
   0085 C7r00r01      [ 4]  149 	sta	(__rlulonglong_PARM_1 + 1)
   0088 C6r00r12      [ 4]  150 	lda	(__divulonglong_reste_65536_2 + 2)
   008B C7r00r02      [ 4]  151 	sta	(__rlulonglong_PARM_1 + 2)
   008E C6r00r13      [ 4]  152 	lda	(__divulonglong_reste_65536_2 + 3)
   0091 C7r00r03      [ 4]  153 	sta	(__rlulonglong_PARM_1 + 3)
   0094 C6r00r14      [ 4]  154 	lda	(__divulonglong_reste_65536_2 + 4)
   0097 C7r00r04      [ 4]  155 	sta	(__rlulonglong_PARM_1 + 4)
   009A C6r00r15      [ 4]  156 	lda	(__divulonglong_reste_65536_2 + 5)
   009D C7r00r05      [ 4]  157 	sta	(__rlulonglong_PARM_1 + 5)
   00A0 C6r00r16      [ 4]  158 	lda	(__divulonglong_reste_65536_2 + 6)
   00A3 C7r00r06      [ 4]  159 	sta	(__rlulonglong_PARM_1 + 6)
   00A6 C6r00r17      [ 4]  160 	lda	(__divulonglong_reste_65536_2 + 7)
   00A9 C7r00r07      [ 4]  161 	sta	(__rlulonglong_PARM_1 + 7)
   00AC A6 01         [ 2]  162 	lda	#0x01
   00AE C7r00r00      [ 4]  163 	sta	__rlulonglong_PARM_2
   00B1 89            [ 2]  164 	pshx
   00B2 CDr00r00      [ 5]  165 	jsr	__rlulonglong
   00B5 C7r00r17      [ 4]  166 	sta	(__divulonglong_reste_65536_2 + 7)
   00B8 CFr00r16      [ 4]  167 	stx	(__divulonglong_reste_65536_2 + 6)
   00BB B6*00         [ 3]  168 	lda	*___SDCC_hc08_ret2
   00BD C7r00r15      [ 4]  169 	sta	(__divulonglong_reste_65536_2 + 5)
   00C0 B6*00         [ 3]  170 	lda	*___SDCC_hc08_ret3
   00C2 C7r00r14      [ 4]  171 	sta	(__divulonglong_reste_65536_2 + 4)
   00C5 B6*00         [ 3]  172 	lda	*___SDCC_hc08_ret4
   00C7 C7r00r13      [ 4]  173 	sta	(__divulonglong_reste_65536_2 + 3)
   00CA B6*00         [ 3]  174 	lda	*___SDCC_hc08_ret5
   00CC C7r00r12      [ 4]  175 	sta	(__divulonglong_reste_65536_2 + 2)
   00CF B6*00         [ 3]  176 	lda	*___SDCC_hc08_ret6
   00D1 C7r00r11      [ 4]  177 	sta	(__divulonglong_reste_65536_2 + 1)
   00D4 B6*00         [ 3]  178 	lda	*___SDCC_hc08_ret7
   00D6 C7r00r10      [ 4]  179 	sta	__divulonglong_reste_65536_2
   00D9 88            [ 2]  180 	pulx
                            181 ;../_divulonglong.c:55: if (c)
   00DA C6r00r18      [ 4]  182 	lda	__divulonglong_c_65536_2
   00DD 27 08         [ 3]  183 	beq	00102$
                            184 ;../_divulonglong.c:56: reste |= 1L;
   00DF C6r00r17      [ 4]  185 	lda	(__divulonglong_reste_65536_2 + 7)
   00E2 AA 01         [ 2]  186 	ora	#0x01
   00E4 C7r00r17      [ 4]  187 	sta	(__divulonglong_reste_65536_2 + 7)
   00E7                     188 00102$:
                            189 ;../_divulonglong.c:58: if (reste >= y)
   00E7 C6r00r17      [ 4]  190 	lda	(__divulonglong_reste_65536_2 + 7)
   00EA C0r00r0F      [ 4]  191 	sub	(__divulonglong_PARM_2 + 7)
   00ED C6r00r16      [ 4]  192 	lda	(__divulonglong_reste_65536_2 + 6)
   00F0 C2r00r0E      [ 4]  193 	sbc	(__divulonglong_PARM_2 + 6)
   00F3 C6r00r15      [ 4]  194 	lda	(__divulonglong_reste_65536_2 + 5)
   00F6 C2r00r0D      [ 4]  195 	sbc	(__divulonglong_PARM_2 + 5)
   00F9 C6r00r14      [ 4]  196 	lda	(__divulonglong_reste_65536_2 + 4)
   00FC C2r00r0C      [ 4]  197 	sbc	(__divulonglong_PARM_2 + 4)
   00FF C6r00r13      [ 4]  198 	lda	(__divulonglong_reste_65536_2 + 3)
   0102 C2r00r0B      [ 4]  199 	sbc	(__divulonglong_PARM_2 + 3)
   0105 C6r00r12      [ 4]  200 	lda	(__divulonglong_reste_65536_2 + 2)
   0108 C2r00r0A      [ 4]  201 	sbc	(__divulonglong_PARM_2 + 2)
   010B C6r00r11      [ 4]  202 	lda	(__divulonglong_reste_65536_2 + 1)
   010E C2r00r09      [ 4]  203 	sbc	(__divulonglong_PARM_2 + 1)
   0111 C6r00r10      [ 4]  204 	lda	__divulonglong_reste_65536_2
   0114 C2r00r08      [ 4]  205 	sbc	__divulonglong_PARM_2
   0117 25 50         [ 3]  206 	bcs	00106$
                            207 ;../_divulonglong.c:60: reste -= y;
   0119 C6r00r17      [ 4]  208 	lda	(__divulonglong_reste_65536_2 + 7)
   011C C0r00r0F      [ 4]  209 	sub	(__divulonglong_PARM_2 + 7)
   011F C7r00r17      [ 4]  210 	sta	(__divulonglong_reste_65536_2 + 7)
   0122 C6r00r16      [ 4]  211 	lda	(__divulonglong_reste_65536_2 + 6)
   0125 C2r00r0E      [ 4]  212 	sbc	(__divulonglong_PARM_2 + 6)
   0128 C7r00r16      [ 4]  213 	sta	(__divulonglong_reste_65536_2 + 6)
   012B C6r00r15      [ 4]  214 	lda	(__divulonglong_reste_65536_2 + 5)
   012E C2r00r0D      [ 4]  215 	sbc	(__divulonglong_PARM_2 + 5)
   0131 C7r00r15      [ 4]  216 	sta	(__divulonglong_reste_65536_2 + 5)
   0134 C6r00r14      [ 4]  217 	lda	(__divulonglong_reste_65536_2 + 4)
   0137 C2r00r0C      [ 4]  218 	sbc	(__divulonglong_PARM_2 + 4)
   013A C7r00r14      [ 4]  219 	sta	(__divulonglong_reste_65536_2 + 4)
   013D C6r00r13      [ 4]  220 	lda	(__divulonglong_reste_65536_2 + 3)
   0140 C2r00r0B      [ 4]  221 	sbc	(__divulonglong_PARM_2 + 3)
   0143 C7r00r13      [ 4]  222 	sta	(__divulonglong_reste_65536_2 + 3)
   0146 C6r00r12      [ 4]  223 	lda	(__divulonglong_reste_65536_2 + 2)
   0149 C2r00r0A      [ 4]  224 	sbc	(__divulonglong_PARM_2 + 2)
   014C C7r00r12      [ 4]  225 	sta	(__divulonglong_reste_65536_2 + 2)
   014F C6r00r11      [ 4]  226 	lda	(__divulonglong_reste_65536_2 + 1)
   0152 C2r00r09      [ 4]  227 	sbc	(__divulonglong_PARM_2 + 1)
   0155 C7r00r11      [ 4]  228 	sta	(__divulonglong_reste_65536_2 + 1)
   0158 C6r00r10      [ 4]  229 	lda	__divulonglong_reste_65536_2
   015B C2r00r08      [ 4]  230 	sbc	__divulonglong_PARM_2
   015E C7r00r10      [ 4]  231 	sta	__divulonglong_reste_65536_2
                            232 ;../_divulonglong.c:62: x |= 1L;
   0161 C6r00r07      [ 4]  233 	lda	(__divulonglong_PARM_1 + 7)
   0164 AA 01         [ 2]  234 	ora	#0x01
   0166 C7r00r07      [ 4]  235 	sta	(__divulonglong_PARM_1 + 7)
   0169                     236 00106$:
                            237 ;../_divulonglong.c:65: while (--count);
   0169 5A            [ 1]  238 	decx
   016A 5D            [ 1]  239 	tstx
   016B 27 03         [ 3]  240 	beq	00133$
   016D CCr00r15      [ 3]  241 	jmp	00105$
   0170                     242 00133$:
                            243 ;../_divulonglong.c:66: return x;
   0170 C6r00r00      [ 4]  244 	lda	__divulonglong_PARM_1
   0173 B7*00         [ 3]  245 	sta	*___SDCC_hc08_ret7
   0175 C6r00r01      [ 4]  246 	lda	(__divulonglong_PARM_1 + 1)
   0178 B7*00         [ 3]  247 	sta	*___SDCC_hc08_ret6
   017A C6r00r02      [ 4]  248 	lda	(__divulonglong_PARM_1 + 2)
   017D B7*00         [ 3]  249 	sta	*___SDCC_hc08_ret5
   017F C6r00r03      [ 4]  250 	lda	(__divulonglong_PARM_1 + 3)
   0182 B7*00         [ 3]  251 	sta	*___SDCC_hc08_ret4
   0184 C6r00r04      [ 4]  252 	lda	(__divulonglong_PARM_1 + 4)
   0187 B7*00         [ 3]  253 	sta	*___SDCC_hc08_ret3
   0189 C6r00r05      [ 4]  254 	lda	(__divulonglong_PARM_1 + 5)
   018C B7*00         [ 3]  255 	sta	*___SDCC_hc08_ret2
   018E CEr00r06      [ 4]  256 	ldx	(__divulonglong_PARM_1 + 6)
   0191 C6r00r07      [ 4]  257 	lda	(__divulonglong_PARM_1 + 7)
                            258 ;../_divulonglong.c:67: }
   0194 81            [ 4]  259 	rts
                            260 	.area CSEG    (CODE)
                            261 	.area CONST   (CODE)
                            262 	.area XINIT   (CODE)
                            263 	.area CABS    (ABS,CODE)
