

================================================================
== Vivado HLS Report for 'Block_codeRepl1624_p'
================================================================
* Date:           Wed Jan  6 00:06:29 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        vhls_v3
* Solution:       solnv3
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.510 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       69|       69| 0.690 us | 0.690 us |   69|   69|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       34|       34|         4|          1|          1|    32|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      8|       0|    123|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        1|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    687|    -|
|Register         |        0|      -|     326|     64|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        1|      8|     326|    874|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      3|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +--------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory    |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |xout_mag_V_U  |Block_codeRepl162mb6  |        1|  0|   0|    0|    32|   32|     1|         1024|
    +--------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total         |                      |        1|  0|   0|    0|    32|   32|     1|         1024|
    +--------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |mul_ln1192_fu_845_p2     |     *    |      4|  0|  20|          32|          32|
    |mul_ln700_fu_839_p2      |     *    |      4|  0|  20|          32|          32|
    |i_fu_819_p2              |     +    |      0|  0|  15|           6|           1|
    |ret_V_fu_851_p2          |     +    |      0|  0|  47|          40|          40|
    |icmp_ln100_fu_813_p2     |   icmp   |      0|  0|  11|           6|           7|
    |ap_block_state1          |    or    |      0|  0|   2|           1|           1|
    |ap_block_state10_io      |    or    |      0|  0|   2|           1|           1|
    |ap_block_state39         |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   2|           2|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      8|  0| 123|         122|         118|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+-----+-----------+-----+-----------+
    |              Name             | LUT | Input Size| Bits| Total Bits|
    +-------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                      |  165|         37|    1|         37|
    |ap_done                        |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1        |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3        |    9|          2|    1|          2|
    |data_OUT_M_imag_V_TDATA_blk_n  |    9|          2|    1|          2|
    |data_OUT_M_real_V_TDATA_blk_n  |    9|          2|    1|          2|
    |data_OUTfft_M_imag_V_address0  |  153|         34|    5|        170|
    |data_OUTfft_M_real_V_address0  |  153|         34|    5|        170|
    |i_0_i_reg_787                  |    9|          2|    6|         12|
    |mag_OUT_V_TDATA_blk_n          |    9|          2|    1|          2|
    |xout_mag_V_address0            |  153|         34|    5|        170|
    +-------------------------------+-----+-----------+-----+-----------+
    |Total                          |  687|        153|   28|        571|
    +-------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |  36|   0|   36|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |   1|   0|    1|          0|
    |i_0_i_reg_787            |   6|   0|    6|          0|
    |icmp_ln100_reg_1186      |   1|   0|    1|          0|
    |mul_ln1192_reg_1215      |  40|   0|   40|          0|
    |mul_ln700_reg_1210       |  40|   0|   40|          0|
    |reg_798                  |  32|   0|   32|          0|
    |reg_803                  |  32|   0|   32|          0|
    |zext_ln113_reg_1195      |   6|   0|   64|         58|
    |icmp_ln100_reg_1186      |  64|  32|    1|          0|
    |zext_ln113_reg_1195      |  64|  32|   64|         58|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 326|  64|  321|        116|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+----------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                         |  in |    1| ap_ctrl_hs | Block_codeRepl1624_p | return value |
|ap_rst                         |  in |    1| ap_ctrl_hs | Block_codeRepl1624_p | return value |
|ap_start                       |  in |    1| ap_ctrl_hs | Block_codeRepl1624_p | return value |
|ap_done                        | out |    1| ap_ctrl_hs | Block_codeRepl1624_p | return value |
|ap_continue                    |  in |    1| ap_ctrl_hs | Block_codeRepl1624_p | return value |
|ap_idle                        | out |    1| ap_ctrl_hs | Block_codeRepl1624_p | return value |
|ap_ready                       | out |    1| ap_ctrl_hs | Block_codeRepl1624_p | return value |
|mag_OUT_V_TDATA                | out |   32|    axis    |       mag_OUT_V      |    pointer   |
|mag_OUT_V_TVALID               | out |    1|    axis    |       mag_OUT_V      |    pointer   |
|mag_OUT_V_TREADY               |  in |    1|    axis    |       mag_OUT_V      |    pointer   |
|data_OUT_M_real_V_TDATA        | out |   32|    axis    |   data_OUT_M_real_V  |    pointer   |
|data_OUT_M_real_V_TVALID       | out |    1|    axis    |   data_OUT_M_real_V  |    pointer   |
|data_OUT_M_real_V_TREADY       |  in |    1|    axis    |   data_OUT_M_real_V  |    pointer   |
|data_OUT_M_imag_V_TDATA        | out |   32|    axis    |   data_OUT_M_imag_V  |    pointer   |
|data_OUT_M_imag_V_TVALID       | out |    1|    axis    |   data_OUT_M_imag_V  |    pointer   |
|data_OUT_M_imag_V_TREADY       |  in |    1|    axis    |   data_OUT_M_imag_V  |    pointer   |
|data_OUTfft_M_imag_V_address0  | out |    5|  ap_memory | data_OUTfft_M_imag_V |     array    |
|data_OUTfft_M_imag_V_ce0       | out |    1|  ap_memory | data_OUTfft_M_imag_V |     array    |
|data_OUTfft_M_imag_V_q0        |  in |   32|  ap_memory | data_OUTfft_M_imag_V |     array    |
|data_OUTfft_M_real_V_address0  | out |    5|  ap_memory | data_OUTfft_M_real_V |     array    |
|data_OUTfft_M_real_V_ce0       | out |    1|  ap_memory | data_OUTfft_M_real_V |     array    |
|data_OUTfft_M_real_V_q0        |  in |   32|  ap_memory | data_OUTfft_M_real_V |     array    |
+-------------------------------+-----+-----+------------+----------------------+--------------+

