

================================================================
== Vivado HLS Report for 'FC2_layer'
================================================================
* Date:           Thu Feb 22 01:24:19 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        minst
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  15.00|    12.646|        1.88|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  3582|  3582|  3582|  3582|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+------+------+----------+-----------+-----------+------+----------+
        |                     |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+------+------+----------+-----------+-----------+------+----------+
        |- FC2_layer_label3   |  3560|  3560|       356|          -|          -|    10|    no    |
        | + FC2_layer_label6  |   350|   350|         7|          -|          -|    50|    no    |
        |- Loop 2             |    20|    20|         2|          -|          -|    10|    no    |
        +---------------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    111|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|     421|    963|
|Memory           |        1|      -|      32|      5|
|Multiplexer      |        -|      -|       -|     30|
|Register         |        -|      -|     251|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        1|      5|     704|   1109|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      2|   ~0   |      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+-------+-----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +---------------------------+----------------------+---------+-------+-----+-----+
    |run_fadd_32ns_32nbkb_U136  |run_fadd_32ns_32nbkb  |        0|      2|  227|  404|
    |run_fcmp_32ns_32ndEe_U138  |run_fcmp_32ns_32ndEe  |        0|      0|   66|  239|
    |run_fmul_32ns_32ncud_U137  |run_fmul_32ns_32ncud  |        0|      3|  128|  320|
    +---------------------------+----------------------+---------+-------+-----+-----+
    |Total                      |                      |        0|      5|  421|  963|
    +---------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +------------+--------------------+---------+----+----+------+-----+------+-------------+
    |   Memory   |       Module       | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +------------+--------------------+---------+----+----+------+-----+------+-------------+
    |fc2_bias_U  |FC2_layer_fc2_bias  |        0|  32|   5|    10|   32|     1|          320|
    |fc2_wei_U   |FC2_layer_fc2_wei   |        1|   0|   0|   500|   32|     1|        16000|
    +------------+--------------------+---------+----+----+------+-----+------+-------------+
    |Total       |                    |        1|  32|   5|   510|   64|     2|        16320|
    +------------+--------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_12_fu_194_p2       |     +    |      0|  0|   6|           4|           1|
    |i_1_fu_276_p2        |     +    |      0|  0|   6|           4|           1|
    |k_1_fu_215_p2        |     +    |      0|  0|   6|           6|           1|
    |tmp_84_fu_250_p2     |     +    |      0|  0|  11|          10|          10|
    |tmp_85_fu_256_p2     |     +    |      0|  0|  11|          10|          10|
    |exitcond2_fu_209_p2  |   icmp   |      0|  0|   3|           6|           5|
    |exitcond3_fu_188_p2  |   icmp   |      0|  0|   2|           4|           4|
    |exitcond_fu_270_p2   |   icmp   |      0|  0|   2|           4|           4|
    |index_1_fu_287_p3    |  select  |      0|  0|  32|           1|          32|
    |maxn_1_fu_294_p3     |  select  |      0|  0|  32|           1|          32|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 111|          50|         100|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |   6|         16|    1|         16|
    |ap_return                     |   3|          2|   32|         64|
    |fc2_output_address0           |   3|          3|    4|         12|
    |grp_fu_166_p1                 |   3|          3|   32|         96|
    |i_reg_109                     |   3|          2|    4|          8|
    |index_reg_155                 |   3|          2|    4|          8|
    |k_reg_120                     |   3|          2|    6|         12|
    |maxn_reg_143                  |   3|          2|   32|         64|
    |predict_write_assign_reg_131  |   3|          2|   32|         64|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         |  30|         34|  147|        344|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                     |  15|   0|   15|          0|
    |ap_return_preg                |  32|   0|   32|          0|
    |fc1_output_load_reg_348       |  32|   0|   32|          0|
    |fc2_output_addr_reg_320       |   4|   0|    4|          0|
    |fc2_wei_load_reg_353          |  32|   0|   32|          0|
    |i_12_reg_305                  |   4|   0|    4|          0|
    |i_1_reg_376                   |   4|   0|    4|          0|
    |i_reg_109                     |   4|   0|    4|          0|
    |index_cast1_reg_368           |   4|   0|   32|         28|
    |index_reg_155                 |   4|   0|    4|          0|
    |k_1_reg_328                   |   6|   0|    6|          0|
    |k_reg_120                     |   6|   0|    6|          0|
    |maxn_reg_143                  |  32|   0|   32|          0|
    |predict_write_assign_reg_131  |  32|   0|   32|          0|
    |tmp_35_reg_358                |  32|   0|   32|          0|
    |tmp_cast_reg_315              |   4|   0|   10|          6|
    |tmp_reg_310                   |   4|   0|   64|         60|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 251|   0|  345|         94|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |   FC2_layer  | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |   FC2_layer  | return value |
|ap_start             |  in |    1| ap_ctrl_hs |   FC2_layer  | return value |
|ap_done              | out |    1| ap_ctrl_hs |   FC2_layer  | return value |
|ap_idle              | out |    1| ap_ctrl_hs |   FC2_layer  | return value |
|ap_ready             | out |    1| ap_ctrl_hs |   FC2_layer  | return value |
|ap_return            | out |   32| ap_ctrl_hs |   FC2_layer  | return value |
|fc1_output_address0  | out |    6|  ap_memory |  fc1_output  |     array    |
|fc1_output_ce0       | out |    1|  ap_memory |  fc1_output  |     array    |
|fc1_output_q0        |  in |   32|  ap_memory |  fc1_output  |     array    |
|fc2_output_address0  | out |    4|  ap_memory |  fc2_output  |     array    |
|fc2_output_ce0       | out |    1|  ap_memory |  fc2_output  |     array    |
|fc2_output_we0       | out |    1|  ap_memory |  fc2_output  |     array    |
|fc2_output_d0        | out |   32|  ap_memory |  fc2_output  |     array    |
|fc2_output_q0        |  in |   32|  ap_memory |  fc2_output  |     array    |
+---------------------+-----+-----+------------+--------------+--------------+

