(pcb C:\Users\Lorenzo\Documents\SDDRIVE\SDDRIVECART\SDDRIVE.dsn
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "8.0.6")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  120275 -113525  116275 -113525  116275 -124075  76150 -124075
            76150 -113600  72175 -113573  72175 -25572.7  120275 -25572.7
            120275 -113525)
    )
    (via "Via[0-1]_800:400_um")
    (rule
      (width 250)
      (clearance 200)
      (clearance 200 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component Connector_PinHeader_2.54mm:PinHeader_1x02_P2.54mm_Vertical
      (place J6 96425.000000 -103025.000000 front 0.000000 (PN Conn_01x02_Pin))
    )
    (component Capacitor_THT:C_Disc_D4.7mm_W2.5mm_P5.00mm
      (place C4 104675.000000 -84525.000000 front 180.000000 (PN CAP200))
      (place C7 116025.000000 -106375.000000 front 90.000000 (PN CAP200))
      (place C8 111800.000000 -65125.000000 front 0.000000 (PN CAP200))
      (place C5 76725.000000 -109700.000000 front 0.000000 (PN CAP200))
      (place C6 89110.000000 -37190.000000 front 0.000000 (PN CAP200_1))
      (place C2 104710.000000 -37580.000000 front 180.000000 (PN CAP200))
      (place C3 110290.000000 -37090.000000 front 0.000000 (PN CAP200))
      (place C1 78420.000000 -37290.000000 front 0.000000 (PN CAP200))
    )
    (component "Package_DIP:DIP-28_W15.24mm"
      (place U7 92115.000000 -105450.000000 front 180.000000 (PN 28C256))
    )
    (component Resistor_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P7.62mm_Horizontal
      (place R2 109480.000000 -29875.000000 front 0.000000 (PN 2K))
      (place R3 105050.000000 -63925.000000 front 180.000000 (PN RES))
      (place R1 109315.000000 -32925.000000 front 0.000000 (PN 2K))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_1x06_P2.54mm_Vertical
      (place J3 77720.000000 -64025.000000 front 90.000000 (PN "HDRF-1X6"))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_1x03_P2.54mm_Vertical
      (place J5 111600.000000 -101600.000000 front 0.000000 (PN Conn_01x03_Pin))
      (place J4 106000.000000 -101550.000000 front 0.000000 (PN Conn_01x03_Pin))
    )
    (component "Package_DIP:DIP-16_W7.62mm"
      (place U4 116375.000000 -70900.000000 front -90.000000 (PN SN74ALS133N))
    )
    (component Custom:EdgeConn_15
      (place J2 96400.000000 -118720.000000 front 0.000000 (PN Conn_01x15_Pin))
    )
    (component LED_THT:LED_D3.0mm
      (place D1 97525.000000 -30050.000000 front -90.000000 (PN LED))
      (place D2 103975.000000 -30125.000000 front -90.000000 (PN LED_11))
    )
    (component "Package_DIP:DIP-14_W7.62mm"
      (place U5 109530.000000 -42370.000000 front 0.000000 (PN SN74LS00N))
      (place U2 87500.000000 -42300.000000 front 0.000000 (PN SN74LS10N))
      (place U1 75925.000000 -42385.000000 front 0.000000 (PN 74LS04))
      (place U3 98350.000000 -42300.000000 front 0.000000 (PN 74LS08))
    )
    (component "Package_DIP:DIP-14_W7.62mm::1"
      (place U6 101000.000000 -95250.000000 front 90.000000 (PN SN74LS125N))
    )
    (component Custom:EdgeConn_15::1
      (place J1 96381.200000 -118720.000000 back 0.000000 (PN Conn_01x15_Pin))
    )
  )
  (library
    (image Connector_PinHeader_2.54mm:PinHeader_1x02_P2.54mm_Vertical
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 -1270  -1330 -3870))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 -3870  1330 -3870))
      (outline (path signal 120  1330 -1270  1330 -3870))
      (outline (path signal 50  -1800 1800  -1800 -4350))
      (outline (path signal 50  -1800 -4350  1800 -4350))
      (outline (path signal 50  1800 1800  -1800 1800))
      (outline (path signal 50  1800 -4350  1800 1800))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 100  -1270 -3810  -1270 635))
      (outline (path signal 100  -635 1270  1270 1270))
      (outline (path signal 100  1270 1270  1270 -3810))
      (outline (path signal 100  1270 -3810  -1270 -3810))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
    )
    (image Capacitor_THT:C_Disc_D4.7mm_W2.5mm_P5.00mm
      (outline (path signal 120  30 1370  30 1055))
      (outline (path signal 120  30 1370  4970 1370))
      (outline (path signal 120  30 -1055  30 -1370))
      (outline (path signal 120  30 -1370  4970 -1370))
      (outline (path signal 120  4970 1370  4970 1055))
      (outline (path signal 120  4970 -1055  4970 -1370))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 50  -1050 -1500  6050 -1500))
      (outline (path signal 50  6050 1500  -1050 1500))
      (outline (path signal 50  6050 -1500  6050 1500))
      (outline (path signal 100  150 1250  150 -1250))
      (outline (path signal 100  150 -1250  4850 -1250))
      (outline (path signal 100  4850 1250  150 1250))
      (outline (path signal 100  4850 -1250  4850 1250))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 5000 0)
    )
    (image "Package_DIP:DIP-28_W15.24mm"
      (outline (path signal 120  1160 1330  1160 -34350))
      (outline (path signal 120  1160 -34350  14080 -34350))
      (outline (path signal 120  6620 1330  1160 1330))
      (outline (path signal 120  14080 1330  8620 1330))
      (outline (path signal 120  14080 -34350  14080 1330))
      (outline (path signal 0  7329.92 310.465  7147.52 381.127  6981.21 484.102  6836.65 615.883
            6718.77 771.982  6631.58 947.084  6578.05 1135.23  6560 1330
            6577.57 1372.43  6620 1390  6662.43 1372.43  6680 1330  6698.06 1146.62
            6751.55 970.278  6838.42 807.764  6955.32 665.32  7097.76 548.419
            7260.28 461.553  7436.61 408.062  7620 390  7803.39 408.062
            7979.72 461.553  8142.24 548.419  8284.68 665.32  8401.58 807.764
            8488.45 970.278  8541.94 1146.62  8560 1330  8577.57 1372.43
            8620 1390  8662.43 1372.43  8680 1330  8661.95 1135.23  8608.42 947.084
            8521.23 771.982  8403.35 615.883  8258.79 484.102  8092.48 381.127
            7910.08 310.465  7717.8 274.522  7522.2 274.522))
      (outline (path signal 50  -1050 1550  -1050 -34550))
      (outline (path signal 50  -1050 -34550  16300 -34550))
      (outline (path signal 50  16300 1550  -1050 1550))
      (outline (path signal 50  16300 -34550  16300 1550))
      (outline (path signal 100  255 270  1255 1270))
      (outline (path signal 100  255 -34290  255 270))
      (outline (path signal 100  1255 1270  14985 1270))
      (outline (path signal 100  14985 1270  14985 -34290))
      (outline (path signal 100  14985 -34290  255 -34290))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 13 0 -30480)
      (pin Oval[A]Pad_1600x1600_um 14 0 -33020)
      (pin Oval[A]Pad_1600x1600_um 15 15240 -33020)
      (pin Oval[A]Pad_1600x1600_um 16 15240 -30480)
      (pin Oval[A]Pad_1600x1600_um 17 15240 -27940)
      (pin Oval[A]Pad_1600x1600_um 18 15240 -25400)
      (pin Oval[A]Pad_1600x1600_um 19 15240 -22860)
      (pin Oval[A]Pad_1600x1600_um 20 15240 -20320)
      (pin Oval[A]Pad_1600x1600_um 21 15240 -17780)
      (pin Oval[A]Pad_1600x1600_um 22 15240 -15240)
      (pin Oval[A]Pad_1600x1600_um 23 15240 -12700)
      (pin Oval[A]Pad_1600x1600_um 24 15240 -10160)
      (pin Oval[A]Pad_1600x1600_um 25 15240 -7620)
      (pin Oval[A]Pad_1600x1600_um 26 15240 -5080)
      (pin Oval[A]Pad_1600x1600_um 27 15240 -2540)
      (pin Oval[A]Pad_1600x1600_um 28 15240 0)
    )
    (image Resistor_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P7.62mm_Horizontal
      (outline (path signal 120  940 0  1890 0))
      (outline (path signal 120  1890 920  1890 -920))
      (outline (path signal 120  1890 -920  5730 -920))
      (outline (path signal 120  5730 920  1890 920))
      (outline (path signal 120  5730 -920  5730 920))
      (outline (path signal 120  6680 0  5730 0))
      (outline (path signal 50  -950 1050  -950 -1050))
      (outline (path signal 50  -950 -1050  8570 -1050))
      (outline (path signal 50  8570 1050  -950 1050))
      (outline (path signal 50  8570 -1050  8570 1050))
      (outline (path signal 100  0 0  2010 0))
      (outline (path signal 100  2010 800  2010 -800))
      (outline (path signal 100  2010 -800  5610 -800))
      (outline (path signal 100  5610 800  2010 800))
      (outline (path signal 100  5610 -800  5610 800))
      (outline (path signal 100  7620 0  5610 0))
      (pin Round[A]Pad_1400_um 1 0 0)
      (pin Oval[A]Pad_1400x1400_um 2 7620 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_1x06_P2.54mm_Vertical
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 -1270  -1330 -14030))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 -14030  1330 -14030))
      (outline (path signal 120  1330 -1270  1330 -14030))
      (outline (path signal 50  -1800 1800  -1800 -14500))
      (outline (path signal 50  -1800 -14500  1800 -14500))
      (outline (path signal 50  1800 1800  -1800 1800))
      (outline (path signal 50  1800 -14500  1800 1800))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 100  -1270 -13970  -1270 635))
      (outline (path signal 100  -635 1270  1270 1270))
      (outline (path signal 100  1270 1270  1270 -13970))
      (outline (path signal 100  1270 -13970  -1270 -13970))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 5 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 6 0 -12700)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_1x03_P2.54mm_Vertical
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 -1270  -1330 -6410))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 -6410  1330 -6410))
      (outline (path signal 120  1330 -1270  1330 -6410))
      (outline (path signal 50  -1800 1800  -1800 -6850))
      (outline (path signal 50  -1800 -6850  1800 -6850))
      (outline (path signal 50  1800 1800  -1800 1800))
      (outline (path signal 50  1800 -6850  1800 1800))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 100  -1270 -6350  -1270 635))
      (outline (path signal 100  -635 1270  1270 1270))
      (outline (path signal 100  1270 1270  1270 -6350))
      (outline (path signal 100  1270 -6350  -1270 -6350))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
    )
    (image "Package_DIP:DIP-16_W7.62mm"
      (outline (path signal 120  1160 1330  1160 -19110))
      (outline (path signal 120  1160 -19110  6460 -19110))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  6460 -19110  6460 1330))
      (outline (path signal 0  2767.57 1372.43  2810 1390  2852.43 1372.43  2870 1330  2888.06 1146.62
            2941.55 970.278  3028.42 807.764  3145.32 665.32  3287.76 548.419
            3450.28 461.553  3626.61 408.062  3810 390  3993.39 408.062
            4169.72 461.553  4332.24 548.419  4474.68 665.32  4591.58 807.764
            4678.45 970.278  4731.94 1146.62  4750 1330  4767.57 1372.43
            4810 1390  4852.43 1372.43  4870 1330  4851.95 1135.23  4798.42 947.084
            4711.23 771.982  4593.35 615.883  4448.79 484.102  4282.48 381.127
            4100.08 310.465  3907.8 274.522  3712.2 274.522  3519.92 310.465
            3337.52 381.127  3171.21 484.102  3026.65 615.883  2908.77 771.982
            2821.58 947.084  2768.05 1135.23  2750 1330))
      (outline (path signal 50  -1100 1550  -1100 -19300))
      (outline (path signal 50  -1100 -19300  8700 -19300))
      (outline (path signal 50  8700 1550  -1100 1550))
      (outline (path signal 50  8700 -19300  8700 1550))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -19050  635 270))
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -19050))
      (outline (path signal 100  6985 -19050  635 -19050))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 16 7620 0)
    )
    (image Custom:EdgeConn_15
      (outline (path signal 120  -18542 -4254.5  -18542 5080))
      (outline (path signal 120  -18542 -5080  -18542 -4318))
      (outline (path signal 120  -18478.5 5080  18542 5080))
      (outline (path signal 120  18478.5 -5080  -18415 -5080))
      (outline (path signal 120  18542 5080  18542 -5080))
      (outline (path signal 50  -18670 5250  18732.5 5250))
      (outline (path signal 50  -18670 -5250  -18670 5250))
      (outline (path signal 50  18732.5 5250  18732.5 -5250))
      (outline (path signal 50  18732.5 -5250  -18670 -5250))
      (pin RoundRect[T]Pad_1270x10000_318.708_um_0.000000_0 1 -17780 0)
      (pin RoundRect[T]Pad_1270x10000_318.708_um_0.000000_0 2 -15240 0)
      (pin RoundRect[T]Pad_1270x10000_318.708_um_0.000000_0 3 -12700 0)
      (pin RoundRect[T]Pad_1270x10000_318.708_um_0.000000_0 4 -10160 0)
      (pin RoundRect[T]Pad_1270x10000_318.708_um_0.000000_0 5 -7620 0)
      (pin RoundRect[T]Pad_1270x10000_318.708_um_0.000000_0 6 -5080 0)
      (pin RoundRect[T]Pad_1270x10000_318.708_um_0.000000_0 7 -2540 0)
      (pin RoundRect[T]Pad_1270x10000_318.708_um_0.000000_0 8 0 0)
      (pin RoundRect[T]Pad_1270x10000_318.708_um_0.000000_0 9 2540 0)
      (pin RoundRect[T]Pad_1270x10000_318.708_um_0.000000_0 10 5080 0)
      (pin RoundRect[T]Pad_1270x10000_318.708_um_0.000000_0 11 7620 0)
      (pin RoundRect[T]Pad_1270x10000_318.708_um_0.000000_0 12 10160 0)
      (pin RoundRect[T]Pad_1270x10000_318.708_um_0.000000_0 13 12700 0)
      (pin RoundRect[T]Pad_1270x10000_318.708_um_0.000000_0 14 15240 0)
      (pin RoundRect[T]Pad_1270x10000_318.708_um_0.000000_0 15 17780 0)
    )
    (image LED_THT:LED_D3.0mm
      (outline (path signal 120  -290 1236  -290 1080))
      (outline (path signal 120  -290 -1080  -290 -1236))
      (outline (path signal 0  -335.179 1271.3  -337.035 1272.77  -332.47 1277.84  -332.426 1277.94
            -332.346 1277.97  -163.48 1465.48  33.018 1634.74  249.314 1777.84
            481.946 1892.48  727.19 1976.83  981.122 2029.54  1239.68 2049.78
            1498.72 2037.2  1754.1 1992.02  2001.73 1914.96  2237.65 1807.25
            2458.09 1670.62  2659.5 1507.24  2838.68 1319.75  2992.76 1111.13
            2989.68 1109.15  3002.34 1078.61  2984.76 1036.18  2942.34 1018.61
            2899.91 1036.18  2894.99 1048.07  2891.91 1046.09  2735.56 1255.8
            2552.29 1442.44  2345.47 1602.58  2118.88 1733.29  1876.71 1832.16
            1623.39 1897.37  1363.58 1927.73  1102.05 1922.68  843.603 1882.31
            592.991 1807.36  354.815 1699.22  133.45 1559.86  -67.038 1391.84
            -242.965 1198.26  -244.822 1199.73  -247.574 1193.09  -290 1175.52
            -332.426 1193.09  -350 1235.52))
      (outline (path signal 0  186.613 1122.43  187.709 1122.88  187.401 1123.2  354.055 1262.79
            538.497 1377.86  737.145 1466.17  946.14 1526.01  1161.42 1556.22
            1378.82 1556.2  1594.1 1525.96  1803.09 1466.09  2001.72 1377.75
            2186.14 1262.65  2352.78 1123.03  2352.47 1122.71  2353.56 1122.26
            2371.13 1079.84  2353.56 1037.41  2311.13 1019.84  2269.79 1036.96
            2269.49 1036.64  2099.33 1177.2  1909.7 1290.11  1705.04 1372.71
            1490.16 1423.07  1270.11 1440  1050.06 1423.11  835.174 1372.78
            630.502 1290.21  440.851 1177.33  270.677 1036.8  270.368 1037.12
            229.039 1020  186.613 1037.57  169.039 1080))
      (outline (path signal 0  186.613 -1037.57  229.039 -1020  270.368 -1037.12  270.677 -1036.8
            440.851 -1177.33  630.502 -1290.21  835.174 -1372.78  1050.06 -1423.11
            1270.11 -1440  1490.16 -1423.07  1705.04 -1372.71  1909.7 -1290.11
            2099.33 -1177.2  2269.49 -1036.64  2269.79 -1036.96  2311.13 -1019.84
            2353.56 -1037.41  2371.13 -1079.84  2353.56 -1122.26  2352.47 -1122.71
            2352.78 -1123.03  2186.14 -1262.65  2001.72 -1377.75  1803.09 -1466.09
            1594.1 -1525.96  1378.82 -1556.2  1161.42 -1556.22  946.14 -1526.01
            737.145 -1466.17  538.497 -1377.86  354.055 -1262.79  187.401 -1123.2
            187.709 -1122.88  186.613 -1122.43  169.039 -1080))
      (outline (path signal 0  -332.426 -1193.09  -290 -1175.52  -247.574 -1193.09  -244.822 -1199.73
            -242.965 -1198.26  -67.038 -1391.84  133.45 -1559.86  354.815 -1699.22
            592.991 -1807.36  843.603 -1882.31  1102.05 -1922.68  1363.58 -1927.73
            1623.39 -1897.37  1876.71 -1832.16  2118.88 -1733.29  2345.47 -1602.58
            2552.29 -1442.44  2735.56 -1255.8  2891.91 -1046.09  2894.99 -1048.07
            2899.91 -1036.18  2942.34 -1018.61  2984.76 -1036.18  3002.34 -1078.61
            2989.68 -1109.15  2992.76 -1111.13  2838.68 -1319.75  2659.5 -1507.24
            2458.09 -1670.62  2237.65 -1807.25  2001.73 -1914.96  1754.1 -1992.02
            1498.72 -2037.2  1239.68 -2049.78  981.122 -2029.54  727.19 -1976.83
            481.946 -1892.48  249.314 -1777.84  33.018 -1634.74  -163.48 -1465.48
            -332.346 -1277.98  -332.426 -1277.94  -332.47 -1277.84  -337.035 -1272.77
            -335.179 -1271.3  -350 -1235.52))
      (outline (path signal 50  -1150 2250  -1150 -2250))
      (outline (path signal 50  -1150 -2250  3700 -2250))
      (outline (path signal 50  3700 2250  -1150 2250))
      (outline (path signal 50  3700 -2250  3700 2250))
      (outline (path signal 100  -230 1166.19  -230 -1166.19))
      (outline (path signal 0  -265.91 -1130.12  -230.555 -1115.48  -195.2 -1130.12  -192.726 -1136.1
            -191.067 -1134.81  -16.065 -1329.86  184.743 -1498.24  407.326 -1636.55
            647.219 -1742.02  899.608 -1812.54  1159.43 -1846.69  1421.47 -1843.79
            1680.47 -1803.89  1931.23 -1727.79  2168.73 -1617.03  2388.19 -1473.82
            2585.22 -1301.04  2755.86 -1102.15  2896.68 -881.144  3004.86 -642.46
            3078.23 -390.885  3115.32 -131.467  3115.39 130.589  3078.42 390.025
            3005.17 641.634  2897.1 880.37  2756.38 1101.44  2585.84 1300.41
            2388.9 1473.29  2169.5 1616.6  1932.06 1727.48  1681.33 1803.69
            1422.35 1843.72  1160.31 1846.74  900.471 1812.72  648.048 1742.32
            408.105 1636.96  185.456 1498.75  -15.432 1330.48  -190.526 1135.5
            -192.18 1136.79  -194.645 1130.84  -230 1116.19  -265.355 1130.84
            -280 1166.19  -267.821 1195.59  -269.474 1196.88  -265.403 1201.43
            -265.355 1201.55  -265.269 1201.58  -90.427 1397.05  114.425 1570.71
            341.195 1714.59  585.582 1825.94  842.952 1902.66  1108.42 1943.29
            1376.95 1947.07  1643.46 1913.9  1902.88 1844.44  2150.3 1739.99
            2381.02 1602.54  2590.67 1434.69  2775.26 1239.63  2931.31 1021.05
            3055.84 783.113  3146.5 530.318  3201.57 267.464  3220 -0.464
            3201.44 -268.383  3146.25 -531.211  3055.47 -783.963  2930.82 -1021.85
            2774.67 -1240.35  2589.98 -1435.32  2380.26 -1603.07  2149.47 -1740.41
            1902.01 -1844.74  1642.55 -1914.08  1376.03 -1947.12  1107.5 -1943.22
            842.046 -1902.46  584.713 -1825.62  340.379 -1714.15  113.677 -1570.16
            -91.091 -1396.4  -265.825 -1200.87  -265.91 -1200.83  -265.957 -1200.72
            -270.043 -1196.15  -268.385 -1194.86  -280.555 -1165.48))
      (outline (path signal 100  1270 1500  1510.62 1480.58  1745 1422.81  1967.09 1328.18
            2171.11 1199.16  2351.8 1039.09  2504.48 852.097  2625.18 643.039
            2710.78 417.326  2759.06 180.805  2768.78 -60.399  2739.69 -300.039
            2672.52 -531.907  2569.04 -750  2431.91 -948.668  2264.68 -1122.77
            2071.7 -1267.79  1857.95 -1379.97  1628.97 -1456.41  1390.7 -1495.14
            1149.3 -1495.14  911.027 -1456.41  682.05 -1379.97  468.301 -1267.79
            275.316 -1122.77  108.093 -948.668  -29.038 -750  -132.524 -531.907
            -199.686 -300.039  -228.783 -60.399  -219.063 180.805  -170.777 417.326
            -85.176 643.039  35.524 852.097  188.196 1039.09  368.887 1199.16
            572.915 1328.18  794.998 1422.81  1029.38 1480.58  1270 1500))
      (pin Rect[A]Pad_1800x1800_um 1 0 0)
      (pin Round[A]Pad_1800_um 2 2540 0)
    )
    (image "Package_DIP:DIP-14_W7.62mm"
      (outline (path signal 120  1160 1330  1160 -16570))
      (outline (path signal 120  1160 -16570  6460 -16570))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  6460 -16570  6460 1330))
      (outline (path signal 0  4852.43 1372.43  4870 1330  4851.95 1135.23  4798.42 947.084
            4711.23 771.982  4593.35 615.883  4448.79 484.102  4282.48 381.127
            4100.08 310.465  3907.8 274.522  3712.2 274.522  3519.92 310.465
            3337.52 381.127  3171.21 484.102  3026.65 615.883  2908.77 771.982
            2821.58 947.084  2768.05 1135.23  2750 1330  2767.57 1372.43
            2810 1390  2852.43 1372.43  2870 1330  2888.06 1146.62  2941.55 970.278
            3028.42 807.764  3145.32 665.32  3287.76 548.419  3450.28 461.553
            3626.61 408.062  3810 390  3993.39 408.062  4169.72 461.553
            4332.24 548.419  4474.68 665.32  4591.58 807.764  4678.45 970.278
            4731.94 1146.62  4750 1330  4767.57 1372.43  4810 1390))
      (outline (path signal 50  -1100 1550  -1100 -16800))
      (outline (path signal 50  -1100 -16800  8700 -16800))
      (outline (path signal 50  8700 1550  -1100 1550))
      (outline (path signal 50  8700 -16800  8700 1550))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -16510  635 270))
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -16510))
      (outline (path signal 100  6985 -16510  635 -16510))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 8 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 14 7620 0)
    )
    (image "Package_DIP:DIP-14_W7.62mm::1"
      (outline (path signal 120  1160 1330  1160 -16570))
      (outline (path signal 120  1160 -16570  6460 -16570))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  6460 -16570  6460 1330))
      (outline (path signal 0  4851.95 1135.23  4798.42 947.084  4711.23 771.982  4593.35 615.883
            4448.79 484.102  4282.48 381.127  4100.08 310.465  3907.8 274.522
            3712.2 274.522  3519.92 310.465  3337.52 381.127  3171.21 484.102
            3026.65 615.883  2908.77 771.982  2821.58 947.084  2768.05 1135.23
            2750 1330  2767.57 1372.43  2810 1390  2852.43 1372.43  2870 1330
            2888.06 1146.62  2941.55 970.278  3028.42 807.764  3145.32 665.32
            3287.76 548.419  3450.28 461.553  3626.61 408.062  3810 390
            3993.39 408.062  4169.72 461.553  4332.24 548.419  4474.68 665.32
            4591.58 807.764  4678.45 970.278  4731.94 1146.62  4750 1330
            4767.57 1372.43  4810 1390  4852.43 1372.43  4870 1330))
      (outline (path signal 50  -1100 1550  -1100 -16800))
      (outline (path signal 50  -1100 -16800  8700 -16800))
      (outline (path signal 50  8700 1550  -1100 1550))
      (outline (path signal 50  8700 -16800  8700 1550))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -16510  635 270))
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -16510))
      (outline (path signal 100  6985 -16510  635 -16510))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 8 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 14 7620 0)
    )
    (image Custom:EdgeConn_15::1
      (outline (path signal 120  -18542 -4318  -18542 -5080))
      (outline (path signal 120  -18542 5080  -18542 -4254.5))
      (outline (path signal 120  18542 5080  -18478.5 5080))
      (outline (path signal 120  -18415 -5080  18478.5 -5080))
      (outline (path signal 120  18542 -5080  18542 5080))
      (outline (path signal 50  -18670 5250  -18670 -5250))
      (outline (path signal 50  18732.5 5250  -18670 5250))
      (outline (path signal 50  -18670 -5250  18732.5 -5250))
      (outline (path signal 50  18732.5 -5250  18732.5 5250))
      (pin RoundRect[T]Pad_1270x10000_318.708_um_0.000000_0 1 -17780 0)
      (pin RoundRect[T]Pad_1270x10000_318.708_um_0.000000_0 2 -15240 0)
      (pin RoundRect[T]Pad_1270x10000_318.708_um_0.000000_0 3 -12700 0)
      (pin RoundRect[T]Pad_1270x10000_318.708_um_0.000000_0 4 -10160 0)
      (pin RoundRect[T]Pad_1270x10000_318.708_um_0.000000_0 5 -7620 0)
      (pin RoundRect[T]Pad_1270x10000_318.708_um_0.000000_0 6 -5080 0)
      (pin RoundRect[T]Pad_1270x10000_318.708_um_0.000000_0 7 -2540 0)
      (pin RoundRect[T]Pad_1270x10000_318.708_um_0.000000_0 8 0 0)
      (pin RoundRect[T]Pad_1270x10000_318.708_um_0.000000_0 9 2540 0)
      (pin RoundRect[T]Pad_1270x10000_318.708_um_0.000000_0 10 5080 0)
      (pin RoundRect[T]Pad_1270x10000_318.708_um_0.000000_0 11 7620 0)
      (pin RoundRect[T]Pad_1270x10000_318.708_um_0.000000_0 12 10160 0)
      (pin RoundRect[T]Pad_1270x10000_318.708_um_0.000000_0 13 12700 0)
      (pin RoundRect[T]Pad_1270x10000_318.708_um_0.000000_0 14 15240 0)
      (pin RoundRect[T]Pad_1270x10000_318.708_um_0.000000_0 15 17780 0)
    )
    (padstack Round[A]Pad_1400_um
      (shape (circle F.Cu 1400))
      (shape (circle B.Cu 1400))
      (attach off)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Round[A]Pad_1800_um
      (shape (circle F.Cu 1800))
      (shape (circle B.Cu 1800))
      (attach off)
    )
    (padstack Oval[A]Pad_1400x1400_um
      (shape (path F.Cu 1400  0 0  0 0))
      (shape (path B.Cu 1400  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack RoundRect[T]Pad_1270x10000_318.708_um_0.000000_0
      (shape (polygon F.Cu 0  -636.208 4682.5  -625.348 4764.99  -578.57 4865.3  -500.303 4943.57
            -399.988 4990.35  -317.5 5001.21  317.5 5001.21  399.988 4990.35
            500.303 4943.57  578.57 4865.3  625.348 4764.99  636.208 4682.5
            636.208 -4682.5  625.348 -4764.99  578.57 -4865.3  500.303 -4943.57
            399.988 -4990.35  317.5 -5001.21  -317.5 -5001.21  -399.988 -4990.35
            -500.303 -4943.57  -578.57 -4865.3  -625.348 -4764.99  -636.208 -4682.5
            -636.208 4682.5))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack Rect[A]Pad_1800x1800_um
      (shape (rect F.Cu -900 -900 900 900))
      (shape (rect B.Cu -900 -900 900 900))
      (attach off)
    )
    (padstack "Via[0-1]_800:400_um"
      (shape (circle F.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
  )
  (network
    (net A8
      (pins U7-25 U4-12 U2-1 J1-6)
    )
    (net A0
      (pins U7-10 U4-7 J1-14)
    )
    (net "Net-(U2B-A)"
      (pins U4-14 U2-3 U1-2)
    )
    (net "Net-(U2B-B)"
      (pins U4-15 U2-4 U3-6)
    )
    (net "Net-(U2A-Y)"
      (pins U2-5 U2-12)
    )
    (net CS
      (pins U7-20 J4-3 U2-6)
    )
    (net GND
      (pins J6-1 C4-1 U7-2 U7-14 U7-23 U7-26 R2-2 C7-2 C8-1 J3-1 J3-6 C5-1 C6-1 U4-8
        J2-14 R1-2 U5-7 C2-1 U2-7 U1-7 C3-1 U3-7 U6-7 U6-12 U6-13 C1-1)
    )
    (net "Net-(U2C-Y)"
      (pins U5-4 U5-10 U5-13 U2-8)
    )
    (net "Net-(U2C-A)"
      (pins U4-9 U2-9 U2-10 U2-11)
    )
    (net A10
      (pins U7-21 U4-10 U2-13 J1-4)
    )
    (net VCC
      (pins C4-2 U7-28 C8-2 J3-5 R3-2 J5-1 C5-2 C6-2 U4-16 J2-2 U5-14 C2-2 U2-14 U1-13
        U1-14 C3-2 U3-12 U3-13 U3-14 U6-9 U6-14 C1-2 D2-2)
    )
    (net WE
      (pins J5-3 J2-15 U5-1 U5-2 U5-9 U1-5)
    )
    (net "Net-(J4-Pin_1)"
      (pins J4-1 U1-6)
    )
    (net "Net-(U4A-A)"
      (pins U4-1 U1-4)
    )
    (net A6
      (pins U7-4 U1-3 J1-8)
    )
    (net A5
      (pins U7-5 U4-2 J1-9)
    )
    (net A4
      (pins U7-6 U4-3 J1-10)
    )
    (net A3
      (pins U7-7 U4-4 J1-11)
    )
    (net A2
      (pins U7-8 U4-5 J1-12)
    )
    (net A1
      (pins U7-9 U4-6 J1-13)
    )
    (net A9
      (pins U7-24 U4-11 U2-2 J1-5)
    )
    (net A7
      (pins U7-3 U4-13 J1-7)
    )
    (net "Net-(U5-Pad3)"
      (pins U5-3 U5-5)
    )
    (net "Net-(U6B-~{E})"
      (pins U5-6 U6-4)
    )
    (net "Net-(U6A-~{E})"
      (pins U5-8 U6-1)
    )
    (net "Net-(J3-P2)"
      (pins J3-2 U5-11 U6-10)
    )
    (net "Net-(J3-P4)"
      (pins J3-4 U6-2)
    )
    (net D7
      (pins U7-19 J2-6 U6-3)
    )
    (net D0
      (pins U7-11 J2-13 U6-5)
    )
    (net "Net-(J3-P3)"
      (pins C7-1 J3-3 R3-1 U6-6)
    )
    (net "Net-(D1-A)"
      (pins D1-2 U6-8)
    )
    (net "unconnected-(U6D-O-Pad11)"
      (pins U6-11)
    )
    (net "Net-(J6-Pin_2)"
      (pins J6-2 U7-1)
    )
    (net D1
      (pins U7-12 J2-12)
    )
    (net D2
      (pins U7-13 J2-11)
    )
    (net D3
      (pins U7-15 J2-10)
    )
    (net D4
      (pins U7-16 J2-9)
    )
    (net D5
      (pins U7-17 J2-8)
    )
    (net D6
      (pins U7-18 J2-7)
    )
    (net "Net-(J4-Pin_2)"
      (pins U7-22 J4-2)
    )
    (net "Net-(J5-Pin_2)"
      (pins U7-27 J5-2)
    )
    (net "Net-(D1-K)"
      (pins D1-1 R1-1)
    )
    (net "Net-(D2-K)"
      (pins R2-1 D2-1)
    )
    (net "Net-(J1-Pin_1)"
      (pins U3-1 J1-1)
    )
    (net "Net-(J1-Pin_2)"
      (pins U1-9 J1-2)
    )
    (net "Net-(J1-Pin_3)"
      (pins U1-1 J1-3)
    )
    (net "Net-(J1-Pin_15)"
      (pins U5-12 J1-15)
    )
    (net "Net-(J2-Pin_1)"
      (pins J2-1 U1-11)
    )
    (net "unconnected-(J2-Pin_3-Pad3)"
      (pins J2-3)
    )
    (net "Net-(J2-Pin_4)"
      (pins J2-4 U3-10)
    )
    (net "unconnected-(J2-Pin_5-Pad5)"
      (pins J2-5)
    )
    (net "Net-(U1-Pad8)"
      (pins U1-8 U3-2)
    )
    (net "Net-(U1-Pad10)"
      (pins U1-10 U3-9)
    )
    (net "unconnected-(U1-Pad12)"
      (pins U1-12)
    )
    (net "Net-(U3-Pad3)"
      (pins U3-3 U3-4)
    )
    (net "Net-(U3-Pad5)"
      (pins U3-5 U3-8)
    )
    (net "unconnected-(U3-Pad11)"
      (pins U3-11)
    )
    (class kicad_default "" A0 A1 A10 A2 A3 A4 A5 A6 A7 A8 A9 CS D0 D1 D2
      D3 D4 D5 D6 D7 GND "Net-(D1-A)" "Net-(D1-K)" "Net-(D2-K)" "Net-(J1-Pin_1)"
      "Net-(J1-Pin_15)" "Net-(J1-Pin_2)" "Net-(J1-Pin_3)" "Net-(J2-Pin_1)"
      "Net-(J2-Pin_4)" "Net-(J3-P2)" "Net-(J3-P3)" "Net-(J3-P4)" "Net-(J4-Pin_1)"
      "Net-(J4-Pin_2)" "Net-(J5-Pin_2)" "Net-(J6-Pin_2)" "Net-(U1-Pad10)"
      "Net-(U1-Pad8)" "Net-(U2A-Y)" "Net-(U2B-A)" "Net-(U2B-B)" "Net-(U2C-A)"
      "Net-(U2C-Y)" "Net-(U3-Pad3)" "Net-(U3-Pad5)" "Net-(U4A-A)" "Net-(U5-Pad3)"
      "Net-(U6A-~{E})" "Net-(U6B-~{E})" VCC WE "unconnected-(J2-Pin_3-Pad3)"
      "unconnected-(J2-Pin_5-Pad5)" "unconnected-(U1-Pad12)" "unconnected-(U3-Pad11)"
      "unconnected-(U6D-O-Pad11)"
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 250)
        (clearance 200)
      )
    )
    (class Power
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 500)
        (clearance 200)
      )
    )
  )
  (wiring
  )
)
