module full_adder_tb();
reg a,b,c;
wire sum,carry;
full_adder(a,b,c,sum,carry);
initial
begian
# a=0; b=0; c=0;
# a=0; b=1; c=0;
# a=1; b=0; c=0;
# a=1; b=1; c=0;
# a=0; b=0; c=1;
# a=0; b=1; c=1;
# a=1; b=0; c=1;
# a=1; b=1; c=1;
end 
endmodule
