Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Jul  1 10:15:15 2022
| Host         : DESKTOP-vovohao running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file flowing_water_lights_timing_summary_routed.rpt -pb flowing_water_lights_timing_summary_routed.pb -rpx flowing_water_lights_timing_summary_routed.rpx -warn_on_violation
| Design       : flowing_water_lights
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.038        0.000                      0                   96        0.218        0.000                      0                   96        4.500        0.000                       0                    50  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 5.038        0.000                      0                   96        0.218        0.000                      0                   96        4.500        0.000                       0                    50  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        5.038ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.218ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.038ns  (required time - arrival time)
  Source:                 cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[5]_lopt_replica/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.824ns  (logic 0.890ns (18.451%)  route 3.934ns (81.549%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.050ns = ( 15.050 - 10.000 ) 
    Source Clock Delay      (SCD):    5.354ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.698     5.354    clk_IBUF_BUFG
    SLICE_X2Y120         FDCE                                         r  cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y120         FDCE (Prop_fdce_C_Q)         0.518     5.872 r  cnt_reg[4]/Q
                         net (fo=2, routed)           0.819     6.691    cnt_reg_n_0_[4]
    SLICE_X2Y120         LUT4 (Prop_lut4_I1_O)        0.124     6.815 f  cnt[31]_i_9/O
                         net (fo=1, routed)           0.427     7.242    cnt[31]_i_9_n_0
    SLICE_X2Y119         LUT5 (Prop_lut5_I4_O)        0.124     7.366 f  cnt[31]_i_4/O
                         net (fo=40, routed)          2.055     9.421    cnt[31]_i_4_n_0
    SLICE_X1Y125         LUT6 (Prop_lut6_I3_O)        0.124     9.545 r  led[5]_i_1/O
                         net (fo=2, routed)           0.633    10.178    p_1_in[5]
    SLICE_X1Y125         FDPE                                         r  led_reg[5]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.575    15.050    clk_IBUF_BUFG
    SLICE_X1Y125         FDPE                                         r  led_reg[5]_lopt_replica/C
                         clock pessimism              0.259    15.309    
                         clock uncertainty           -0.035    15.274    
    SLICE_X1Y125         FDPE (Setup_fdpe_C_D)       -0.058    15.216    led_reg[5]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.216    
                         arrival time                         -10.178    
  -------------------------------------------------------------------
                         slack                                  5.038    

Slack (MET) :             5.107ns  (required time - arrival time)
  Source:                 cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.709ns  (logic 0.890ns (18.899%)  route 3.819ns (81.101%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.050ns = ( 15.050 - 10.000 ) 
    Source Clock Delay      (SCD):    5.354ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.698     5.354    clk_IBUF_BUFG
    SLICE_X2Y120         FDCE                                         r  cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y120         FDCE (Prop_fdce_C_Q)         0.518     5.872 r  cnt_reg[4]/Q
                         net (fo=2, routed)           0.819     6.691    cnt_reg_n_0_[4]
    SLICE_X2Y120         LUT4 (Prop_lut4_I1_O)        0.124     6.815 f  cnt[31]_i_9/O
                         net (fo=1, routed)           0.427     7.242    cnt[31]_i_9_n_0
    SLICE_X2Y119         LUT5 (Prop_lut5_I4_O)        0.124     7.366 f  cnt[31]_i_4/O
                         net (fo=40, routed)          1.843     9.209    cnt[31]_i_4_n_0
    SLICE_X0Y125         LUT6 (Prop_lut6_I3_O)        0.124     9.333 r  led[2]_i_1/O
                         net (fo=2, routed)           0.731    10.064    p_1_in[2]
    SLICE_X3Y125         FDPE                                         r  led_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.575    15.050    clk_IBUF_BUFG
    SLICE_X3Y125         FDPE                                         r  led_reg[2]/C
                         clock pessimism              0.259    15.309    
                         clock uncertainty           -0.035    15.274    
    SLICE_X3Y125         FDPE (Setup_fdpe_C_D)       -0.103    15.171    led_reg[2]
  -------------------------------------------------------------------
                         required time                         15.171    
                         arrival time                         -10.064    
  -------------------------------------------------------------------
                         slack                                  5.107    

Slack (MET) :             5.349ns  (required time - arrival time)
  Source:                 cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[4]/CE
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.366ns  (logic 0.890ns (20.387%)  route 3.476ns (79.613%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.050ns = ( 15.050 - 10.000 ) 
    Source Clock Delay      (SCD):    5.354ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.698     5.354    clk_IBUF_BUFG
    SLICE_X2Y120         FDCE                                         r  cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y120         FDCE (Prop_fdce_C_Q)         0.518     5.872 r  cnt_reg[4]/Q
                         net (fo=2, routed)           0.819     6.691    cnt_reg_n_0_[4]
    SLICE_X2Y120         LUT4 (Prop_lut4_I1_O)        0.124     6.815 f  cnt[31]_i_9/O
                         net (fo=1, routed)           0.427     7.242    cnt[31]_i_9_n_0
    SLICE_X2Y119         LUT5 (Prop_lut5_I4_O)        0.124     7.366 f  cnt[31]_i_4/O
                         net (fo=40, routed)          1.643     9.009    cnt[31]_i_4_n_0
    SLICE_X0Y123         LUT6 (Prop_lut6_I3_O)        0.124     9.133 r  led[7]_i_1/O
                         net (fo=16, routed)          0.587     9.720    led[7]_i_1_n_0
    SLICE_X1Y125         FDPE                                         r  led_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.575    15.050    clk_IBUF_BUFG
    SLICE_X1Y125         FDPE                                         r  led_reg[4]/C
                         clock pessimism              0.259    15.309    
                         clock uncertainty           -0.035    15.274    
    SLICE_X1Y125         FDPE (Setup_fdpe_C_CE)      -0.205    15.069    led_reg[4]
  -------------------------------------------------------------------
                         required time                         15.069    
                         arrival time                          -9.720    
  -------------------------------------------------------------------
                         slack                                  5.349    

Slack (MET) :             5.349ns  (required time - arrival time)
  Source:                 cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[4]_lopt_replica/CE
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.366ns  (logic 0.890ns (20.387%)  route 3.476ns (79.613%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.050ns = ( 15.050 - 10.000 ) 
    Source Clock Delay      (SCD):    5.354ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.698     5.354    clk_IBUF_BUFG
    SLICE_X2Y120         FDCE                                         r  cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y120         FDCE (Prop_fdce_C_Q)         0.518     5.872 r  cnt_reg[4]/Q
                         net (fo=2, routed)           0.819     6.691    cnt_reg_n_0_[4]
    SLICE_X2Y120         LUT4 (Prop_lut4_I1_O)        0.124     6.815 f  cnt[31]_i_9/O
                         net (fo=1, routed)           0.427     7.242    cnt[31]_i_9_n_0
    SLICE_X2Y119         LUT5 (Prop_lut5_I4_O)        0.124     7.366 f  cnt[31]_i_4/O
                         net (fo=40, routed)          1.643     9.009    cnt[31]_i_4_n_0
    SLICE_X0Y123         LUT6 (Prop_lut6_I3_O)        0.124     9.133 r  led[7]_i_1/O
                         net (fo=16, routed)          0.587     9.720    led[7]_i_1_n_0
    SLICE_X1Y125         FDPE                                         r  led_reg[4]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.575    15.050    clk_IBUF_BUFG
    SLICE_X1Y125         FDPE                                         r  led_reg[4]_lopt_replica/C
                         clock pessimism              0.259    15.309    
                         clock uncertainty           -0.035    15.274    
    SLICE_X1Y125         FDPE (Setup_fdpe_C_CE)      -0.205    15.069    led_reg[4]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.069    
                         arrival time                          -9.720    
  -------------------------------------------------------------------
                         slack                                  5.349    

Slack (MET) :             5.349ns  (required time - arrival time)
  Source:                 cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[5]/CE
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.366ns  (logic 0.890ns (20.387%)  route 3.476ns (79.613%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.050ns = ( 15.050 - 10.000 ) 
    Source Clock Delay      (SCD):    5.354ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.698     5.354    clk_IBUF_BUFG
    SLICE_X2Y120         FDCE                                         r  cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y120         FDCE (Prop_fdce_C_Q)         0.518     5.872 r  cnt_reg[4]/Q
                         net (fo=2, routed)           0.819     6.691    cnt_reg_n_0_[4]
    SLICE_X2Y120         LUT4 (Prop_lut4_I1_O)        0.124     6.815 f  cnt[31]_i_9/O
                         net (fo=1, routed)           0.427     7.242    cnt[31]_i_9_n_0
    SLICE_X2Y119         LUT5 (Prop_lut5_I4_O)        0.124     7.366 f  cnt[31]_i_4/O
                         net (fo=40, routed)          1.643     9.009    cnt[31]_i_4_n_0
    SLICE_X0Y123         LUT6 (Prop_lut6_I3_O)        0.124     9.133 r  led[7]_i_1/O
                         net (fo=16, routed)          0.587     9.720    led[7]_i_1_n_0
    SLICE_X1Y125         FDPE                                         r  led_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.575    15.050    clk_IBUF_BUFG
    SLICE_X1Y125         FDPE                                         r  led_reg[5]/C
                         clock pessimism              0.259    15.309    
                         clock uncertainty           -0.035    15.274    
    SLICE_X1Y125         FDPE (Setup_fdpe_C_CE)      -0.205    15.069    led_reg[5]
  -------------------------------------------------------------------
                         required time                         15.069    
                         arrival time                          -9.720    
  -------------------------------------------------------------------
                         slack                                  5.349    

Slack (MET) :             5.349ns  (required time - arrival time)
  Source:                 cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[5]_lopt_replica/CE
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.366ns  (logic 0.890ns (20.387%)  route 3.476ns (79.613%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.050ns = ( 15.050 - 10.000 ) 
    Source Clock Delay      (SCD):    5.354ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.698     5.354    clk_IBUF_BUFG
    SLICE_X2Y120         FDCE                                         r  cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y120         FDCE (Prop_fdce_C_Q)         0.518     5.872 r  cnt_reg[4]/Q
                         net (fo=2, routed)           0.819     6.691    cnt_reg_n_0_[4]
    SLICE_X2Y120         LUT4 (Prop_lut4_I1_O)        0.124     6.815 f  cnt[31]_i_9/O
                         net (fo=1, routed)           0.427     7.242    cnt[31]_i_9_n_0
    SLICE_X2Y119         LUT5 (Prop_lut5_I4_O)        0.124     7.366 f  cnt[31]_i_4/O
                         net (fo=40, routed)          1.643     9.009    cnt[31]_i_4_n_0
    SLICE_X0Y123         LUT6 (Prop_lut6_I3_O)        0.124     9.133 r  led[7]_i_1/O
                         net (fo=16, routed)          0.587     9.720    led[7]_i_1_n_0
    SLICE_X1Y125         FDPE                                         r  led_reg[5]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.575    15.050    clk_IBUF_BUFG
    SLICE_X1Y125         FDPE                                         r  led_reg[5]_lopt_replica/C
                         clock pessimism              0.259    15.309    
                         clock uncertainty           -0.035    15.274    
    SLICE_X1Y125         FDPE (Setup_fdpe_C_CE)      -0.205    15.069    led_reg[5]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.069    
                         arrival time                          -9.720    
  -------------------------------------------------------------------
                         slack                                  5.349    

Slack (MET) :             5.405ns  (required time - arrival time)
  Source:                 cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[2]/CE
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.309ns  (logic 0.890ns (20.653%)  route 3.419ns (79.347%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.050ns = ( 15.050 - 10.000 ) 
    Source Clock Delay      (SCD):    5.354ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.698     5.354    clk_IBUF_BUFG
    SLICE_X2Y120         FDCE                                         r  cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y120         FDCE (Prop_fdce_C_Q)         0.518     5.872 r  cnt_reg[4]/Q
                         net (fo=2, routed)           0.819     6.691    cnt_reg_n_0_[4]
    SLICE_X2Y120         LUT4 (Prop_lut4_I1_O)        0.124     6.815 f  cnt[31]_i_9/O
                         net (fo=1, routed)           0.427     7.242    cnt[31]_i_9_n_0
    SLICE_X2Y119         LUT5 (Prop_lut5_I4_O)        0.124     7.366 f  cnt[31]_i_4/O
                         net (fo=40, routed)          1.643     9.009    cnt[31]_i_4_n_0
    SLICE_X0Y123         LUT6 (Prop_lut6_I3_O)        0.124     9.133 r  led[7]_i_1/O
                         net (fo=16, routed)          0.530     9.664    led[7]_i_1_n_0
    SLICE_X3Y125         FDPE                                         r  led_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.575    15.050    clk_IBUF_BUFG
    SLICE_X3Y125         FDPE                                         r  led_reg[2]/C
                         clock pessimism              0.259    15.309    
                         clock uncertainty           -0.035    15.274    
    SLICE_X3Y125         FDPE (Setup_fdpe_C_CE)      -0.205    15.069    led_reg[2]
  -------------------------------------------------------------------
                         required time                         15.069    
                         arrival time                          -9.664    
  -------------------------------------------------------------------
                         slack                                  5.405    

Slack (MET) :             5.538ns  (required time - arrival time)
  Source:                 cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[2]_lopt_replica/CE
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.176ns  (logic 0.890ns (21.311%)  route 3.286ns (78.689%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.050ns = ( 15.050 - 10.000 ) 
    Source Clock Delay      (SCD):    5.354ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.698     5.354    clk_IBUF_BUFG
    SLICE_X2Y120         FDCE                                         r  cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y120         FDCE (Prop_fdce_C_Q)         0.518     5.872 r  cnt_reg[4]/Q
                         net (fo=2, routed)           0.819     6.691    cnt_reg_n_0_[4]
    SLICE_X2Y120         LUT4 (Prop_lut4_I1_O)        0.124     6.815 f  cnt[31]_i_9/O
                         net (fo=1, routed)           0.427     7.242    cnt[31]_i_9_n_0
    SLICE_X2Y119         LUT5 (Prop_lut5_I4_O)        0.124     7.366 f  cnt[31]_i_4/O
                         net (fo=40, routed)          1.643     9.009    cnt[31]_i_4_n_0
    SLICE_X0Y123         LUT6 (Prop_lut6_I3_O)        0.124     9.133 r  led[7]_i_1/O
                         net (fo=16, routed)          0.398     9.531    led[7]_i_1_n_0
    SLICE_X0Y125         FDPE                                         r  led_reg[2]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.575    15.050    clk_IBUF_BUFG
    SLICE_X0Y125         FDPE                                         r  led_reg[2]_lopt_replica/C
                         clock pessimism              0.259    15.309    
                         clock uncertainty           -0.035    15.274    
    SLICE_X0Y125         FDPE (Setup_fdpe_C_CE)      -0.205    15.069    led_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.069    
                         arrival time                          -9.531    
  -------------------------------------------------------------------
                         slack                                  5.538    

Slack (MET) :             5.538ns  (required time - arrival time)
  Source:                 cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[3]/CE
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.176ns  (logic 0.890ns (21.311%)  route 3.286ns (78.689%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.050ns = ( 15.050 - 10.000 ) 
    Source Clock Delay      (SCD):    5.354ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.698     5.354    clk_IBUF_BUFG
    SLICE_X2Y120         FDCE                                         r  cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y120         FDCE (Prop_fdce_C_Q)         0.518     5.872 r  cnt_reg[4]/Q
                         net (fo=2, routed)           0.819     6.691    cnt_reg_n_0_[4]
    SLICE_X2Y120         LUT4 (Prop_lut4_I1_O)        0.124     6.815 f  cnt[31]_i_9/O
                         net (fo=1, routed)           0.427     7.242    cnt[31]_i_9_n_0
    SLICE_X2Y119         LUT5 (Prop_lut5_I4_O)        0.124     7.366 f  cnt[31]_i_4/O
                         net (fo=40, routed)          1.643     9.009    cnt[31]_i_4_n_0
    SLICE_X0Y123         LUT6 (Prop_lut6_I3_O)        0.124     9.133 r  led[7]_i_1/O
                         net (fo=16, routed)          0.398     9.531    led[7]_i_1_n_0
    SLICE_X0Y125         FDPE                                         r  led_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.575    15.050    clk_IBUF_BUFG
    SLICE_X0Y125         FDPE                                         r  led_reg[3]/C
                         clock pessimism              0.259    15.309    
                         clock uncertainty           -0.035    15.274    
    SLICE_X0Y125         FDPE (Setup_fdpe_C_CE)      -0.205    15.069    led_reg[3]
  -------------------------------------------------------------------
                         required time                         15.069    
                         arrival time                          -9.531    
  -------------------------------------------------------------------
                         slack                                  5.538    

Slack (MET) :             5.538ns  (required time - arrival time)
  Source:                 cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[3]_lopt_replica/CE
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.176ns  (logic 0.890ns (21.311%)  route 3.286ns (78.689%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.050ns = ( 15.050 - 10.000 ) 
    Source Clock Delay      (SCD):    5.354ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.698     5.354    clk_IBUF_BUFG
    SLICE_X2Y120         FDCE                                         r  cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y120         FDCE (Prop_fdce_C_Q)         0.518     5.872 r  cnt_reg[4]/Q
                         net (fo=2, routed)           0.819     6.691    cnt_reg_n_0_[4]
    SLICE_X2Y120         LUT4 (Prop_lut4_I1_O)        0.124     6.815 f  cnt[31]_i_9/O
                         net (fo=1, routed)           0.427     7.242    cnt[31]_i_9_n_0
    SLICE_X2Y119         LUT5 (Prop_lut5_I4_O)        0.124     7.366 f  cnt[31]_i_4/O
                         net (fo=40, routed)          1.643     9.009    cnt[31]_i_4_n_0
    SLICE_X0Y123         LUT6 (Prop_lut6_I3_O)        0.124     9.133 r  led[7]_i_1/O
                         net (fo=16, routed)          0.398     9.531    led[7]_i_1_n_0
    SLICE_X0Y125         FDPE                                         r  led_reg[3]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.575    15.050    clk_IBUF_BUFG
    SLICE_X0Y125         FDPE                                         r  led_reg[3]_lopt_replica/C
                         clock pessimism              0.259    15.309    
                         clock uncertainty           -0.035    15.274    
    SLICE_X0Y125         FDPE (Setup_fdpe_C_CE)      -0.205    15.069    led_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.069    
                         arrival time                          -9.531    
  -------------------------------------------------------------------
                         slack                                  5.538    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 led_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[4]_lopt_replica/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.598%)  route 0.137ns (42.402%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.587     1.565    clk_IBUF_BUFG
    SLICE_X0Y125         FDPE                                         r  led_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y125         FDPE (Prop_fdpe_C_Q)         0.141     1.706 r  led_reg[3]/Q
                         net (fo=1, routed)           0.137     1.843    led_OBUF[3]
    SLICE_X1Y125         LUT6 (Prop_lut6_I0_O)        0.045     1.888 r  led[4]_i_1/O
                         net (fo=2, routed)           0.000     1.888    p_1_in[4]
    SLICE_X1Y125         FDPE                                         r  led_reg[4]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.856     2.081    clk_IBUF_BUFG
    SLICE_X1Y125         FDPE                                         r  led_reg[4]_lopt_replica/C
                         clock pessimism             -0.503     1.578    
    SLICE_X1Y125         FDPE (Hold_fdpe_C_D)         0.092     1.670    led_reg[4]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 led_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[6]_lopt_replica/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.090%)  route 0.193ns (50.910%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.587     1.565    clk_IBUF_BUFG
    SLICE_X1Y125         FDPE                                         r  led_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y125         FDPE (Prop_fdpe_C_Q)         0.141     1.706 r  led_reg[5]/Q
                         net (fo=1, routed)           0.193     1.899    led_OBUF[5]
    SLICE_X0Y123         LUT6 (Prop_lut6_I0_O)        0.045     1.944 r  led[6]_i_1/O
                         net (fo=2, routed)           0.000     1.944    p_1_in[6]
    SLICE_X0Y123         FDPE                                         r  led_reg[6]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.857     2.082    clk_IBUF_BUFG
    SLICE_X0Y123         FDPE                                         r  led_reg[6]_lopt_replica/C
                         clock pessimism             -0.480     1.602    
    SLICE_X0Y123         FDPE (Hold_fdpe_C_D)         0.092     1.694    led_reg[6]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.592     1.570    clk_IBUF_BUFG
    SLICE_X1Y119         FDCE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y119         FDCE (Prop_fdce_C_Q)         0.141     1.711 f  cnt_reg[0]/Q
                         net (fo=3, routed)           0.168     1.879    cnt_reg_n_0_[0]
    SLICE_X1Y119         LUT1 (Prop_lut1_I0_O)        0.045     1.924 r  cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.924    cnt[0]
    SLICE_X1Y119         FDCE                                         r  cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.862     2.087    clk_IBUF_BUFG
    SLICE_X1Y119         FDCE                                         r  cnt_reg[0]/C
                         clock pessimism             -0.517     1.570    
    SLICE_X1Y119         FDCE (Hold_fdce_C_D)         0.091     1.661    cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 start_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.905%)  route 0.180ns (56.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.592     1.570    clk_IBUF_BUFG
    SLICE_X3Y119         FDCE                                         r  start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y119         FDCE (Prop_fdce_C_Q)         0.141     1.711 r  start_reg/Q
                         net (fo=41, routed)          0.180     1.891    start
    SLICE_X2Y119         FDCE                                         r  cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.862     2.087    clk_IBUF_BUFG
    SLICE_X2Y119         FDCE                                         r  cnt_reg[1]/C
                         clock pessimism             -0.504     1.583    
    SLICE_X2Y119         FDCE (Hold_fdce_C_CE)       -0.016     1.567    cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 start_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.905%)  route 0.180ns (56.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.592     1.570    clk_IBUF_BUFG
    SLICE_X3Y119         FDCE                                         r  start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y119         FDCE (Prop_fdce_C_Q)         0.141     1.711 r  start_reg/Q
                         net (fo=41, routed)          0.180     1.891    start
    SLICE_X2Y119         FDCE                                         r  cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.862     2.087    clk_IBUF_BUFG
    SLICE_X2Y119         FDCE                                         r  cnt_reg[2]/C
                         clock pessimism             -0.504     1.583    
    SLICE_X2Y119         FDCE (Hold_fdce_C_CE)       -0.016     1.567    cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 start_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.905%)  route 0.180ns (56.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.592     1.570    clk_IBUF_BUFG
    SLICE_X3Y119         FDCE                                         r  start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y119         FDCE (Prop_fdce_C_Q)         0.141     1.711 r  start_reg/Q
                         net (fo=41, routed)          0.180     1.891    start
    SLICE_X2Y119         FDCE                                         r  cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.862     2.087    clk_IBUF_BUFG
    SLICE_X2Y119         FDCE                                         r  cnt_reg[3]/C
                         clock pessimism             -0.504     1.583    
    SLICE_X2Y119         FDCE (Hold_fdce_C_CE)       -0.016     1.567    cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 start_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.444%)  route 0.184ns (56.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.592     1.570    clk_IBUF_BUFG
    SLICE_X3Y119         FDCE                                         r  start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y119         FDCE (Prop_fdce_C_Q)         0.141     1.711 r  start_reg/Q
                         net (fo=41, routed)          0.184     1.895    start
    SLICE_X1Y120         FDCE                                         r  cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.861     2.086    clk_IBUF_BUFG
    SLICE_X1Y120         FDCE                                         r  cnt_reg[6]/C
                         clock pessimism             -0.503     1.583    
    SLICE_X1Y120         FDCE (Hold_fdce_C_CE)       -0.039     1.544    cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 led_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.186ns (38.005%)  route 0.303ns (61.996%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.587     1.565    clk_IBUF_BUFG
    SLICE_X0Y124         FDPE                                         r  led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDPE (Prop_fdpe_C_Q)         0.141     1.706 r  led_reg[1]/Q
                         net (fo=1, routed)           0.303     2.009    led_OBUF[1]
    SLICE_X0Y125         LUT6 (Prop_lut6_I0_O)        0.045     2.054 r  led[2]_i_1/O
                         net (fo=2, routed)           0.000     2.054    p_1_in[2]
    SLICE_X0Y125         FDPE                                         r  led_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.856     2.081    clk_IBUF_BUFG
    SLICE_X0Y125         FDPE                                         r  led_reg[2]_lopt_replica/C
                         clock pessimism             -0.480     1.601    
    SLICE_X0Y125         FDPE (Hold_fdpe_C_D)         0.091     1.692    led_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.254ns (51.767%)  route 0.237ns (48.233%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.592     1.570    clk_IBUF_BUFG
    SLICE_X2Y119         FDCE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y119         FDCE (Prop_fdce_C_Q)         0.164     1.734 f  cnt_reg[1]/Q
                         net (fo=2, routed)           0.123     1.857    cnt_reg_n_0_[1]
    SLICE_X2Y119         LUT5 (Prop_lut5_I3_O)        0.045     1.902 r  cnt[31]_i_4/O
                         net (fo=40, routed)          0.113     2.016    cnt[31]_i_4_n_0
    SLICE_X2Y119         LUT5 (Prop_lut5_I2_O)        0.045     2.061 r  cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     2.061    cnt[3]
    SLICE_X2Y119         FDCE                                         r  cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.862     2.087    clk_IBUF_BUFG
    SLICE_X2Y119         FDCE                                         r  cnt_reg[3]/C
                         clock pessimism             -0.517     1.570    
    SLICE_X2Y119         FDCE (Hold_fdce_C_D)         0.121     1.691    cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 led_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[7]_lopt_replica/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.186ns (40.108%)  route 0.278ns (59.892%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.588     1.566    clk_IBUF_BUFG
    SLICE_X0Y123         FDPE                                         r  led_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDPE (Prop_fdpe_C_Q)         0.141     1.707 r  led_reg[6]/Q
                         net (fo=1, routed)           0.278     1.985    led_OBUF[6]
    SLICE_X0Y123         LUT6 (Prop_lut6_I0_O)        0.045     2.030 r  led[7]_i_2/O
                         net (fo=2, routed)           0.000     2.030    p_1_in[7]
    SLICE_X0Y123         FDPE                                         r  led_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.857     2.082    clk_IBUF_BUFG
    SLICE_X0Y123         FDPE                                         r  led_reg[7]_lopt_replica/C
                         clock pessimism             -0.516     1.566    
    SLICE_X0Y123         FDPE (Hold_fdpe_C_D)         0.092     1.658    led_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  0.372    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y119   cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y122   cnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y121   cnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y122   cnt_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y122   cnt_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y122   cnt_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y122   cnt_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y122   cnt_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y123   cnt_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y119   cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y122   cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y121   cnt_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y122   cnt_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y122   cnt_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y122   cnt_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y122   cnt_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y122   cnt_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y119   cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y119   cnt_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y122   cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y122   cnt_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y122   cnt_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y122   cnt_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y122   cnt_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y122   cnt_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y123   cnt_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y123   cnt_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y123   cnt_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y123   cnt_reg[20]/C



