{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 13 15:35:32 2016 " "Info: Processing started: Tue Dec 13 15:35:32 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off memory -c memory " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off memory -c memory" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "' Control.v(26) " "Error (10170): Verilog HDL syntax error at Control.v(26) near text '" {  } { { "Control.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/Control.v" 26 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"'\";  expecting \";\" Control.v(26) " "Error (10170): Verilog HDL syntax error at Control.v(26) near text \"'\";  expecting \";\"" {  } { { "Control.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/Control.v" 26 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "' Control.v(27) " "Error (10170): Verilog HDL syntax error at Control.v(27) near text '" {  } { { "Control.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/Control.v" 27 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"'\";  expecting \";\" Control.v(27) " "Error (10170): Verilog HDL syntax error at Control.v(27) near text \"'\";  expecting \";\"" {  } { { "Control.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/Control.v" 27 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "' Control.v(28) " "Error (10170): Verilog HDL syntax error at Control.v(28) near text '" {  } { { "Control.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/Control.v" 28 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"'\";  expecting \";\" Control.v(28) " "Error (10170): Verilog HDL syntax error at Control.v(28) near text \"'\";  expecting \";\"" {  } { { "Control.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/Control.v" 28 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "' Control.v(33) " "Error (10170): Verilog HDL syntax error at Control.v(33) near text '" {  } { { "Control.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/Control.v" 33 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"'\";  expecting \";\" Control.v(33) " "Error (10170): Verilog HDL syntax error at Control.v(33) near text \"'\";  expecting \";\"" {  } { { "Control.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/Control.v" 33 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "' Control.v(34) " "Error (10170): Verilog HDL syntax error at Control.v(34) near text '" {  } { { "Control.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/Control.v" 34 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"'\";  expecting \";\" Control.v(34) " "Error (10170): Verilog HDL syntax error at Control.v(34) near text \"'\";  expecting \";\"" {  } { { "Control.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/Control.v" 34 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"old\" Control.v(35) " "Error (10170): Verilog HDL syntax error at Control.v(35) near text \"old\"" {  } { { "Control.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/Control.v" 35 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"old\" Control.v(40) " "Error (10170): Verilog HDL syntax error at Control.v(40) near text \"old\"" {  } { { "Control.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/Control.v" 40 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "' Control.v(41) " "Error (10170): Verilog HDL syntax error at Control.v(41) near text '" {  } { { "Control.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/Control.v" 41 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"'\";  expecting \";\" Control.v(41) " "Error (10170): Verilog HDL syntax error at Control.v(41) near text \"'\";  expecting \";\"" {  } { { "Control.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/Control.v" 41 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"old\" Control.v(42) " "Error (10170): Verilog HDL syntax error at Control.v(42) near text \"old\"" {  } { { "Control.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/Control.v" 42 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"old\" Control.v(47) " "Error (10170): Verilog HDL syntax error at Control.v(47) near text \"old\"" {  } { { "Control.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/Control.v" 47 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"iftr\" Control.v(48) " "Error (10170): Verilog HDL syntax error at Control.v(48) near text \"iftr\"" {  } { { "Control.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/Control.v" 48 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"old\" Control.v(49) " "Error (10170): Verilog HDL syntax error at Control.v(49) near text \"old\"" {  } { { "Control.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/Control.v" 49 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "' Control.v(54) " "Error (10170): Verilog HDL syntax error at Control.v(54) near text '" {  } { { "Control.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/Control.v" 54 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 0 0 " "Info: Found 0 design units, including 0 entities, in source file control.v" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file registrador.v" { { "Info" "ISGN_ENTITY_NAME" "1 registrador " "Info: Found entity 1: registrador" {  } { { "registrador.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/registrador.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Info: Found entity 1: memory" {  } { { "memory.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/memory.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ula.v" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Info: Found entity 1: ULA" {  } { { "ULA.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/ULA.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 Main " "Info: Found entity 1: Main" {  } { { "Main.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/Main.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Info: Found entity 1: PC" {  } { { "PC.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/PC.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 19 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "243 " "Error: Peak virtual memory: 243 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Tue Dec 13 15:35:32 2016 " "Error: Processing ended: Tue Dec 13 15:35:32 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Error: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Error: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
