/*
 * Generated by dmlc, do not edit!
 *
 * Source files:
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\modules\dmlc\test\1.2\misc\T_porting.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\modules\dmlc\test\1.2\misc\porting-common.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\modules\dmlc\test\1.2\misc\porting.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\modules\dmlc\test\1.4\misc\porting-common-dml14.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\modules\dmlc\test\1.2\misc\porting-import.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\1.2\dml-builtins.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\simulator\python.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\attr-value.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\util\alloc.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\module-host-config.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\util\help-macros.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\util\strbuf.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base-types.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\host-info.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\build-id.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\build-id-7.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\version.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\types.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\processor\event.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\processor\time.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\event.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\time.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\conf-object.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\util\vect.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\sobject.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\util\hashtab.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\model-iface\register-view.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\pywrap.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\model-iface\int-register.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\model-iface\bank-instrumentation.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\model-iface\instrumentation-provider.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\memory-transaction.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\memory.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\devs\io-memory.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\1.2\simics-api.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\util\bitcount.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\1.2\simics-processor.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\1.2\simics-memory.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\1.2\simics-hindsight.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\1.2\simics-event.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\1.2\simics-device.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\1.2\simics-configuration.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\1.2\simics-breakpoints.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\1.2\simics-types.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\device-api.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\obsolete\6.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\processor\generic-spr.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\model-iface\breakpoints.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\util\int128.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\util\arith.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\cbdata.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\breakpoints.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\processor\types.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\util\dbuffer.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\sim-exception.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\object-locks.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\notifier.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\map-target.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\direct-memory.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\transaction.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\hap-producer.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\global-notifier.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\configuration.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\log.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\clock.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\model-iface\cycle.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\local-time.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\bigtime.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\duration.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\callbacks.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\util\frags.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\util\swabber.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\modules\dmlc\test\1.2\misc\porting-imported.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\devs\signal.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\1.2\utility.dml
 */

#ifndef SIMICS_6_API
#define SIMICS_6_API
#endif

#include "T_porting.h"
#include "T_porting-protos.c"

static set_error_t set_a(conf_object_t *_obj, attr_value_t *_val, lang_void *_aux)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    set_error_t _status = Sim_Set_Illegal_Value;
    #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v6_value UNUSED  = *_val;
        #line 376 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        set_error_t v6_err UNUSED  = 0;
        v6_err = 0;
        #line 379 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (_DML_M_a__before_set(_dev))
        #line 379 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        goto throw1;
        if (_DML_M_a__set(_dev, v6_value))
        #line 380 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        goto throw1;
        if (_DML_M_a__after_set(_dev))
        #line 381 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        goto throw1;
        #line 383 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (false) throw1:
        #line 383 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v6_err = 3;
        #line 376 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        _status = v6_err;
        #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 119 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
    return _status;
}

static attr_value_t get_a(conf_object_t *_obj, lang_void *_aux)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _val0;
    attr_value_t v14_value UNUSED ;
    memset((void *)&v14_value, 0, sizeof(attr_value_t ));
    #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 386 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v17_value UNUSED ;
        #line 386 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v17_value, 0, sizeof(attr_value_t ));
        {
            #line 268 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
            attr_value_t v19_val UNUSED ;
            #line 268 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
            memset((void *)&v19_val, 0, sizeof(attr_value_t ));
            #line 268 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
            v17_value = v19_val;
            #line 387 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 386 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v14_value = v17_value;
        #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 148 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
    _val0 = v14_value;
    return _val0;
}

static set_error_t set_ab(conf_object_t *_obj, attr_value_t *_val, lang_void *_aux)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    set_error_t _status = Sim_Set_Illegal_Value;
    #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v25_value UNUSED  = *_val;
        #line 376 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        set_error_t v25_err UNUSED  = 0;
        v25_err = 0;
        #line 379 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (_DML_M_ab__before_set(_dev))
        #line 379 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        goto throw2;
        if (_DML_M_ab__set(_dev, v25_value))
        #line 380 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        goto throw2;
        if (_DML_M_ab__after_set(_dev))
        #line 381 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        goto throw2;
        #line 383 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (false) throw2:
        #line 383 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v25_err = 3;
        #line 376 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        _status = v25_err;
        #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 182 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
    return _status;
}

static attr_value_t get_ab(conf_object_t *_obj, lang_void *_aux)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _val0;
    attr_value_t v33_value UNUSED ;
    memset((void *)&v33_value, 0, sizeof(attr_value_t ));
    #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 386 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v36_value UNUSED ;
        #line 386 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v36_value, 0, sizeof(attr_value_t ));
        {
            #line 345 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            attr_value_t v38_value UNUSED ;
            #line 345 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            memset((void *)&v38_value, 0, sizeof(attr_value_t ));
            #line 349 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v38_value = SIM_make_attr_boolean(_dev->ab);
            #line 345 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v36_value = v38_value;
            #line 387 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 386 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v33_value = v36_value;
        #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 213 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
    _val0 = v33_value;
    return _val0;
}

static set_error_t set_ad(conf_object_t *_obj, attr_value_t *_val, lang_void *_aux)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    set_error_t _status = Sim_Set_Illegal_Value;
    #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v44_value UNUSED  = *_val;
        #line 376 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        set_error_t v44_err UNUSED  = 0;
        v44_err = 0;
        #line 379 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (_DML_M_ad__before_set(_dev))
        #line 379 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        goto throw3;
        if (_DML_M_ad__set(_dev, v44_value))
        #line 380 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        goto throw3;
        if (_DML_M_ad__after_set(_dev))
        #line 381 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        goto throw3;
        #line 383 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (false) throw3:
        #line 383 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v44_err = 3;
        #line 376 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        _status = v44_err;
        #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 247 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
    return _status;
}

static attr_value_t get_ad(conf_object_t *_obj, lang_void *_aux)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _val0;
    attr_value_t v52_value UNUSED ;
    memset((void *)&v52_value, 0, sizeof(attr_value_t ));
    #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 386 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v55_value UNUSED ;
        #line 386 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v55_value, 0, sizeof(attr_value_t ));
        {
            #line 345 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            attr_value_t v57_value UNUSED ;
            #line 345 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            memset((void *)&v57_value, 0, sizeof(attr_value_t ));
            #line 355 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v57_value = SIM_make_attr_floating(_dev->ad);
            #line 345 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v55_value = v57_value;
            #line 387 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 386 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v52_value = v55_value;
        #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 278 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
    _val0 = v52_value;
    return _val0;
}

static set_error_t set_ai(conf_object_t *_obj, attr_value_t *_val, lang_void *_aux)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    set_error_t _status = Sim_Set_Illegal_Value;
    #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v63_value UNUSED  = *_val;
        #line 376 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        set_error_t v63_err UNUSED  = 0;
        v63_err = 0;
        #line 379 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (_DML_M_ai__before_set(_dev))
        #line 379 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        goto throw4;
        if (_DML_M_ai__set(_dev, v63_value))
        #line 380 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        goto throw4;
        if (_DML_M_ai__after_set(_dev))
        #line 381 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        goto throw4;
        #line 383 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (false) throw4:
        #line 383 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v63_err = 3;
        #line 376 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        _status = v63_err;
        #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 312 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
    return _status;
}

static attr_value_t get_ai(conf_object_t *_obj, lang_void *_aux)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _val0;
    attr_value_t v71_value UNUSED ;
    memset((void *)&v71_value, 0, sizeof(attr_value_t ));
    #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 386 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v74_value UNUSED ;
        #line 386 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v74_value, 0, sizeof(attr_value_t ));
        {
            #line 345 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            attr_value_t v76_value UNUSED ;
            #line 345 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            memset((void *)&v76_value, 0, sizeof(attr_value_t ));
            #line 351 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v76_value = SIM_make_attr_uint64(_dev->ai);
            #line 345 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v74_value = v76_value;
            #line 387 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 386 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v71_value = v74_value;
        #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 343 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
    _val0 = v71_value;
    return _val0;
}

static set_error_t set_au(conf_object_t *_obj, attr_value_t *_val, lang_void *_aux)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    set_error_t _status = Sim_Set_Illegal_Value;
    #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v82_value UNUSED  = *_val;
        #line 376 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        set_error_t v82_err UNUSED  = 0;
        v82_err = 0;
        #line 379 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (_DML_M_au__before_set(_dev))
        #line 379 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        goto throw5;
        if (_DML_M_au__set(_dev, v82_value))
        #line 380 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        goto throw5;
        if (_DML_M_au__after_set(_dev))
        #line 381 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        goto throw5;
        #line 383 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (false) throw5:
        #line 383 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v82_err = 3;
        #line 376 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        _status = v82_err;
        #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 377 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
    return _status;
}

static attr_value_t get_au(conf_object_t *_obj, lang_void *_aux)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _val0;
    attr_value_t v90_value UNUSED ;
    memset((void *)&v90_value, 0, sizeof(attr_value_t ));
    #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 386 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v93_value UNUSED ;
        #line 386 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v93_value, 0, sizeof(attr_value_t ));
        {
            #line 345 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            attr_value_t v95_value UNUSED ;
            #line 345 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            memset((void *)&v95_value, 0, sizeof(attr_value_t ));
            #line 351 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v95_value = SIM_make_attr_uint64(_dev->au);
            #line 345 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v93_value = v95_value;
            #line 387 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 386 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v90_value = v93_value;
        #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 408 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
    _val0 = v90_value;
    return _val0;
}

static set_error_t set_au1(conf_object_t *_obj, attr_value_t *_val, lang_void *_aux)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    set_error_t _status = Sim_Set_Illegal_Value;
    #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v101_value UNUSED  = *_val;
        #line 376 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        set_error_t v101_err UNUSED  = 0;
        v101_err = 0;
        #line 379 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (_DML_M_au1__before_set(_dev))
        #line 379 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        goto throw6;
        if (_DML_M_au1__set(_dev, v101_value))
        #line 380 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        goto throw6;
        if (_DML_M_au1__after_set(_dev))
        #line 381 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        goto throw6;
        #line 383 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (false) throw6:
        #line 383 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v101_err = 3;
        #line 376 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        _status = v101_err;
        #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 442 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
    return _status;
}

static attr_value_t get_au1(conf_object_t *_obj, lang_void *_aux)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _val0;
    attr_value_t v109_value UNUSED ;
    memset((void *)&v109_value, 0, sizeof(attr_value_t ));
    #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 386 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v112_value UNUSED ;
        #line 386 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v112_value, 0, sizeof(attr_value_t ));
        {
            #line 345 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            attr_value_t v114_value UNUSED ;
            #line 345 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            memset((void *)&v114_value, 0, sizeof(attr_value_t ));
            #line 351 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v114_value = SIM_make_attr_uint64(_dev->au1);
            #line 345 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v112_value = v114_value;
            #line 387 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 386 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v109_value = v112_value;
        #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 473 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
    _val0 = v109_value;
    return _val0;
}

static set_error_t set_b_r(conf_object_t *_obj, attr_value_t *_val, lang_void *_aux)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t*)_portobj->dev;
    set_error_t _status = Sim_Set_Illegal_Value;
    #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v120_value UNUSED  = *_val;
        #line 1320 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        set_error_t v120_err UNUSED  = 0;
        #line 1323 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (_DML_M_b__r___set64(_dev, SIM_attr_integer(v120_value)))
        #line 1323 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        goto throw7;
        #line 1325 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v120_err = 0;
        #line 1327 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (false) throw7:
        #line 1327 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v120_err = 3;
        #line 1320 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        _status = v120_err;
        #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 503 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
    return _status;
}

static attr_value_t get_b_r(conf_object_t *_obj, lang_void *_aux)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t*)_portobj->dev;
    attr_value_t _val0;
    attr_value_t v130_value UNUSED ;
    memset((void *)&v130_value, 0, sizeof(attr_value_t ));
    #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 1331 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v133_value UNUSED ;
        #line 1331 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v133_value, 0, sizeof(attr_value_t ));
        v133_value = SIM_make_attr_uint64(0);
        {
            int64 v135_i UNUSED  = 0;
            {
                #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint64 v136__ret_value UNUSED  = 0;
                #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_b__r___get64(_dev, &v136__ret_value))
                #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                goto throw8;
                #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v135_i = v136__ret_value;
                #line 532 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
            }
            #line 1336 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v133_value = SIM_make_attr_uint64(v135_i);
        }
        if (false) throw8:
        #line 1338 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v133_value = SIM_make_attr_invalid();
        #line 1331 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v130_value = v133_value;
        #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 544 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
    _val0 = v130_value;
    return _val0;
}

static set_error_t set_b_r10(conf_object_t *_obj, attr_value_t *_val, lang_void *_aux)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t*)_portobj->dev;
    set_error_t _status = Sim_Set_Illegal_Value;
    #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v141_value UNUSED  = *_val;
        #line 1320 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        set_error_t v141_err UNUSED  = 0;
        #line 1323 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (_DML_M_b__r10___set64(_dev, SIM_attr_integer(v141_value)))
        #line 1323 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        goto throw9;
        #line 1325 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v141_err = 0;
        #line 1327 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (false) throw9:
        #line 1327 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v141_err = 3;
        #line 1320 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        _status = v141_err;
        #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 574 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
    return _status;
}

static attr_value_t get_b_r10(conf_object_t *_obj, lang_void *_aux)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t*)_portobj->dev;
    attr_value_t _val0;
    attr_value_t v151_value UNUSED ;
    memset((void *)&v151_value, 0, sizeof(attr_value_t ));
    #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 1331 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v154_value UNUSED ;
        #line 1331 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v154_value, 0, sizeof(attr_value_t ));
        v154_value = SIM_make_attr_uint64(0);
        {
            int64 v156_i UNUSED  = 0;
            {
                #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint64 v157__ret_value UNUSED  = 0;
                #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_b__r10___get64(_dev, &v157__ret_value))
                #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                goto throw10;
                #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v156_i = v157__ret_value;
                #line 603 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
            }
            #line 1336 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v154_value = SIM_make_attr_uint64(v156_i);
        }
        if (false) throw10:
        #line 1338 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v154_value = SIM_make_attr_invalid();
        #line 1331 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v151_value = v154_value;
        #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 615 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
    _val0 = v151_value;
    return _val0;
}

static set_error_t set_b_r11(conf_object_t *_obj, attr_value_t *_val, lang_void *_aux)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t*)_portobj->dev;
    set_error_t _status = Sim_Set_Illegal_Value;
    #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v162_value UNUSED  = *_val;
        #line 1320 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        set_error_t v162_err UNUSED  = 0;
        #line 1323 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (_DML_M_b__r11___set64(_dev, SIM_attr_integer(v162_value)))
        #line 1323 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        goto throw11;
        #line 1325 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v162_err = 0;
        #line 1327 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (false) throw11:
        #line 1327 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v162_err = 3;
        #line 1320 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        _status = v162_err;
        #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 645 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
    return _status;
}

static attr_value_t get_b_r11(conf_object_t *_obj, lang_void *_aux)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t*)_portobj->dev;
    attr_value_t _val0;
    attr_value_t v172_value UNUSED ;
    memset((void *)&v172_value, 0, sizeof(attr_value_t ));
    #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 1331 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v175_value UNUSED ;
        #line 1331 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v175_value, 0, sizeof(attr_value_t ));
        v175_value = SIM_make_attr_uint64(0);
        {
            int64 v177_i UNUSED  = 0;
            {
                #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint64 v178__ret_value UNUSED  = 0;
                #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_b__r11___get64(_dev, &v178__ret_value))
                #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                goto throw12;
                #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v177_i = v178__ret_value;
                #line 674 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
            }
            #line 1336 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v175_value = SIM_make_attr_uint64(v177_i);
        }
        if (false) throw12:
        #line 1338 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v175_value = SIM_make_attr_invalid();
        #line 1331 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v172_value = v175_value;
        #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 686 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
    _val0 = v172_value;
    return _val0;
}

static set_error_t set_b_r12(conf_object_t *_obj, attr_value_t *_val, lang_void *_aux)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t*)_portobj->dev;
    set_error_t _status = Sim_Set_Illegal_Value;
    #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v183_value UNUSED  = *_val;
        #line 1320 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        set_error_t v183_err UNUSED  = 0;
        #line 1323 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (_DML_M_b__r12___set64(_dev, SIM_attr_integer(v183_value)))
        #line 1323 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        goto throw13;
        #line 1325 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v183_err = 0;
        #line 1327 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (false) throw13:
        #line 1327 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v183_err = 3;
        #line 1320 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        _status = v183_err;
        #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 716 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
    return _status;
}

static attr_value_t get_b_r12(conf_object_t *_obj, lang_void *_aux)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t*)_portobj->dev;
    attr_value_t _val0;
    attr_value_t v193_value UNUSED ;
    memset((void *)&v193_value, 0, sizeof(attr_value_t ));
    #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 1331 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v196_value UNUSED ;
        #line 1331 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v196_value, 0, sizeof(attr_value_t ));
        v196_value = SIM_make_attr_uint64(0);
        {
            int64 v198_i UNUSED  = 0;
            {
                #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint64 v199__ret_value UNUSED  = 0;
                #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_b__r12___get64(_dev, &v199__ret_value))
                #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                goto throw14;
                #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v198_i = v199__ret_value;
                #line 745 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
            }
            #line 1336 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v196_value = SIM_make_attr_uint64(v198_i);
        }
        if (false) throw14:
        #line 1338 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v196_value = SIM_make_attr_invalid();
        #line 1331 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v193_value = v196_value;
        #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 757 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
    _val0 = v193_value;
    return _val0;
}

static set_error_t set_b_r4(conf_object_t *_obj, attr_value_t *_val, lang_void *_aux)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t*)_portobj->dev;
    set_error_t _status = Sim_Set_Illegal_Value;
    #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v204_value UNUSED  = *_val;
        #line 1320 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        set_error_t v204_err UNUSED  = 0;
        #line 1323 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (_DML_M_b__r4___set64(_dev, SIM_attr_integer(v204_value)))
        #line 1323 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        goto throw15;
        #line 1325 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v204_err = 0;
        #line 1327 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (false) throw15:
        #line 1327 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v204_err = 3;
        #line 1320 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        _status = v204_err;
        #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 787 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
    return _status;
}

static attr_value_t get_b_r4(conf_object_t *_obj, lang_void *_aux)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t*)_portobj->dev;
    attr_value_t _val0;
    attr_value_t v214_value UNUSED ;
    memset((void *)&v214_value, 0, sizeof(attr_value_t ));
    #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 1331 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v217_value UNUSED ;
        #line 1331 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v217_value, 0, sizeof(attr_value_t ));
        v217_value = SIM_make_attr_uint64(0);
        {
            int64 v219_i UNUSED  = 0;
            {
                #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint64 v220__ret_value UNUSED  = 0;
                #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_b__r4___get64(_dev, &v220__ret_value))
                #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                goto throw16;
                #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v219_i = v220__ret_value;
                #line 816 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
            }
            #line 1336 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v217_value = SIM_make_attr_uint64(v219_i);
        }
        if (false) throw16:
        #line 1338 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v217_value = SIM_make_attr_invalid();
        #line 1331 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v214_value = v217_value;
        #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 828 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
    _val0 = v214_value;
    return _val0;
}

static set_error_t set_b_r6(conf_object_t *_obj, attr_value_t *_val, lang_void *_aux)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t*)_portobj->dev;
    set_error_t _status = Sim_Set_Illegal_Value;
    #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v225_value UNUSED  = *_val;
        #line 1320 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        set_error_t v225_err UNUSED  = 0;
        #line 1323 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (_DML_M_b__r6___set64(_dev, SIM_attr_integer(v225_value)))
        #line 1323 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        goto throw17;
        #line 1325 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v225_err = 0;
        #line 1327 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (false) throw17:
        #line 1327 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v225_err = 3;
        #line 1320 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        _status = v225_err;
        #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 858 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
    return _status;
}

static attr_value_t get_b_r6(conf_object_t *_obj, lang_void *_aux)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t*)_portobj->dev;
    attr_value_t _val0;
    attr_value_t v235_value UNUSED ;
    memset((void *)&v235_value, 0, sizeof(attr_value_t ));
    #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 1331 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v238_value UNUSED ;
        #line 1331 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v238_value, 0, sizeof(attr_value_t ));
        v238_value = SIM_make_attr_uint64(0);
        {
            int64 v240_i UNUSED  = 0;
            {
                #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint64 v241__ret_value UNUSED  = 0;
                #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_b__r6___get64(_dev, &v241__ret_value))
                #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                goto throw18;
                #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v240_i = v241__ret_value;
                #line 887 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
            }
            #line 1336 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v238_value = SIM_make_attr_uint64(v240_i);
        }
        if (false) throw18:
        #line 1338 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v238_value = SIM_make_attr_invalid();
        #line 1331 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v235_value = v238_value;
        #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 899 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
    _val0 = v235_value;
    return _val0;
}

static set_error_t set_b_r8(conf_object_t *_obj, attr_value_t *_val, lang_void *_aux)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t*)_portobj->dev;
    set_error_t _status = Sim_Set_Illegal_Value;
    uint32 _i1;
    for (_i1 = 0; _i1 < 30; _i1++) {
        attr_value_t attr0 = SIM_attr_list_item(*_val, _i1);
        attr_value_t v243_value UNUSED  = attr0;
        set_error_t v243_err UNUSED  = 0;
        #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            attr_value_t v246_value UNUSED  = v243_value;
            #line 1320 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            set_error_t v246_err UNUSED  = 0;
            #line 1323 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (_DML_M_b__r8___set64(_dev, _i1, SIM_attr_integer(v246_value)))
            #line 1323 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            goto throw19;
            #line 1325 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v246_err = 0;
            #line 1327 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (false) throw19:
            #line 1327 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v246_err = 3;
            #line 1320 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v243_err = v246_err;
            #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 934 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
        _status = v243_err;
        if (_status != Sim_Set_Ok) goto exit;
    }
    exit:
    return _status;
}

static attr_value_t get_b_r8(conf_object_t *_obj, lang_void *_aux)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t*)_portobj->dev;
    attr_value_t _val0;
    uint32 _i1;
    _val0 = SIM_alloc_attr_list(30);
    for (_i1 = 0; _i1 < 30; _i1++) {
        attr_value_t _val1;
        attr_value_t v256_value UNUSED ;
        memset((void *)&v256_value, 0, sizeof(attr_value_t ));
        #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            #line 1331 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            attr_value_t v259_value UNUSED ;
            #line 1331 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            memset((void *)&v259_value, 0, sizeof(attr_value_t ));
            v259_value = SIM_make_attr_uint64(0);
            {
                int64 v261_i UNUSED  = 0;
                {
                    #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint64 v262__ret_value UNUSED  = 0;
                    #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    if (_DML_M_b__r8___get64(_dev, _i1, &v262__ret_value))
                    #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    goto throw20;
                    #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v261_i = v262__ret_value;
                    #line 971 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
                }
                #line 1336 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v259_value = SIM_make_attr_uint64(v261_i);
            }
            if (false) throw20:
            #line 1338 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v259_value = SIM_make_attr_invalid();
            #line 1331 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v256_value = v259_value;
            #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 983 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
        _val1 = v256_value;
        SIM_attr_list_set_item(&_val0, _i1, _val1);
    }
    return _val0;
}

static set_error_t set_b_r9(conf_object_t *_obj, attr_value_t *_val, lang_void *_aux)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t*)_portobj->dev;
    set_error_t _status = Sim_Set_Illegal_Value;
    #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v267_value UNUSED  = *_val;
        #line 1320 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        set_error_t v267_err UNUSED  = 0;
        #line 1323 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (_DML_M_b__r9___set64(_dev, SIM_attr_integer(v267_value)))
        #line 1323 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        goto throw21;
        #line 1325 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v267_err = 0;
        #line 1327 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (false) throw21:
        #line 1327 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v267_err = 3;
        #line 1320 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        _status = v267_err;
        #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 1015 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
    return _status;
}

static attr_value_t get_b_r9(conf_object_t *_obj, lang_void *_aux)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t*)_portobj->dev;
    attr_value_t _val0;
    attr_value_t v277_value UNUSED ;
    memset((void *)&v277_value, 0, sizeof(attr_value_t ));
    #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 1331 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v280_value UNUSED ;
        #line 1331 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v280_value, 0, sizeof(attr_value_t ));
        v280_value = SIM_make_attr_uint64(0);
        {
            int64 v282_i UNUSED  = 0;
            {
                #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint64 v283__ret_value UNUSED  = 0;
                #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_b__r9___get64(_dev, &v283__ret_value))
                #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                goto throw22;
                #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v282_i = v283__ret_value;
                #line 1044 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
            }
            #line 1336 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v280_value = SIM_make_attr_uint64(v282_i);
        }
        if (false) throw22:
        #line 1338 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v280_value = SIM_make_attr_invalid();
        #line 1331 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v277_value = v280_value;
        #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 1056 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
    _val0 = v277_value;
    return _val0;
}

static set_error_t set_b2_r(conf_object_t *_obj, attr_value_t *_val, lang_void *_aux)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t*)_portobj->dev;
    set_error_t _status = Sim_Set_Illegal_Value;
    #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v288_value UNUSED  = *_val;
        #line 1320 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        set_error_t v288_err UNUSED  = 0;
        #line 35 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting-common.dml"
        SIM_LOG_INFO(1, _dev->b2._obj, 0, "before set");
        #line 1323 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (_DML_M_b2__r___set64(_dev, SIM_attr_integer(v288_value)))
        #line 1323 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        goto throw23;
        #line 38 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting-common.dml"
        SIM_LOG_INFO(1, _dev->b2._obj, 0, "after set");
        #line 1325 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v288_err = 0;
        #line 1327 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (false) throw23:
        #line 1327 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v288_err = 3;
        #line 1320 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        _status = v288_err;
        #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 1090 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
    return _status;
}

static attr_value_t get_b2_r(conf_object_t *_obj, lang_void *_aux)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t*)_portobj->dev;
    attr_value_t _val0;
    attr_value_t v298_value UNUSED ;
    memset((void *)&v298_value, 0, sizeof(attr_value_t ));
    #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 1331 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v301_value UNUSED ;
        #line 1331 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v301_value, 0, sizeof(attr_value_t ));
        v301_value = SIM_make_attr_uint64(0);
        {
            int64 v303_i UNUSED  = 0;
            {
                #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint64 v304__ret_value UNUSED  = 0;
                #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_b2__r___get64(_dev, &v304__ret_value))
                #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                goto throw24;
                #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v303_i = v304__ret_value;
                #line 1119 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
            }
            #line 1336 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v301_value = SIM_make_attr_uint64(v303_i);
        }
        if (false) throw24:
        #line 1338 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v301_value = SIM_make_attr_invalid();
        #line 1331 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v298_value = v301_value;
        #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 1131 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
    _val0 = v298_value;
    return _val0;
}

static set_error_t set_b2_r2(conf_object_t *_obj, attr_value_t *_val, lang_void *_aux)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t*)_portobj->dev;
    set_error_t _status = Sim_Set_Illegal_Value;
    #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v309_value UNUSED  = *_val;
        #line 1320 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        set_error_t v309_err UNUSED  = 0;
        #line 1323 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (_DML_M_b2__r2___set64(_dev, SIM_attr_integer(v309_value)))
        #line 1323 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        goto throw25;
        #line 1325 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v309_err = 0;
        #line 1327 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (false) throw25:
        #line 1327 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v309_err = 3;
        #line 1320 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        _status = v309_err;
        #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 1161 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
    return _status;
}

static attr_value_t get_b2_r2(conf_object_t *_obj, lang_void *_aux)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t*)_portobj->dev;
    attr_value_t _val0;
    attr_value_t v319_value UNUSED ;
    memset((void *)&v319_value, 0, sizeof(attr_value_t ));
    #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 1331 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v322_value UNUSED ;
        #line 1331 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v322_value, 0, sizeof(attr_value_t ));
        v322_value = SIM_make_attr_uint64(0);
        {
            int64 v324_i UNUSED  = 0;
            {
                #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint64 v325__ret_value UNUSED  = 0;
                #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_b2__r2___get64(_dev, &v325__ret_value))
                #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                goto throw26;
                #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v324_i = v325__ret_value;
                #line 1190 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
            }
            #line 1336 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v322_value = SIM_make_attr_uint64(v324_i);
        }
        if (false) throw26:
        #line 1338 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v322_value = SIM_make_attr_invalid();
        #line 1331 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v319_value = v322_value;
        #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 1202 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
    _val0 = v319_value;
    return _val0;
}

static set_error_t set_b2_r3(conf_object_t *_obj, attr_value_t *_val, lang_void *_aux)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t*)_portobj->dev;
    set_error_t _status = Sim_Set_Illegal_Value;
    #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v330_value UNUSED  = *_val;
        #line 1320 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        set_error_t v330_err UNUSED  = 0;
        #line 1323 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (_DML_M_b2__r3___set64(_dev, SIM_attr_integer(v330_value)))
        #line 1323 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        goto throw27;
        #line 1325 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v330_err = 0;
        #line 1327 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (false) throw27:
        #line 1327 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v330_err = 3;
        #line 1320 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        _status = v330_err;
        #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 1232 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
    return _status;
}

static attr_value_t get_b2_r3(conf_object_t *_obj, lang_void *_aux)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t*)_portobj->dev;
    attr_value_t _val0;
    attr_value_t v340_value UNUSED ;
    memset((void *)&v340_value, 0, sizeof(attr_value_t ));
    #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 1331 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v343_value UNUSED ;
        #line 1331 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v343_value, 0, sizeof(attr_value_t ));
        v343_value = SIM_make_attr_uint64(0);
        {
            int64 v345_i UNUSED  = 0;
            {
                #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint64 v346__ret_value UNUSED  = 0;
                #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_b2__r3___get64(_dev, &v346__ret_value))
                #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                goto throw28;
                #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v345_i = v346__ret_value;
                #line 1261 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
            }
            #line 1336 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v343_value = SIM_make_attr_uint64(v345_i);
        }
        if (false) throw28:
        #line 1338 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v343_value = SIM_make_attr_invalid();
        #line 1331 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v340_value = v343_value;
        #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 1273 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
    _val0 = v340_value;
    return _val0;
}

static set_error_t set_b2_r4(conf_object_t *_obj, attr_value_t *_val, lang_void *_aux)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t*)_portobj->dev;
    set_error_t _status = Sim_Set_Illegal_Value;
    #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v351_value UNUSED  = *_val;
        #line 1320 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        set_error_t v351_err UNUSED  = 0;
        #line 1323 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (_DML_M_b2__r4___set64(_dev, SIM_attr_integer(v351_value)))
        #line 1323 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        goto throw29;
        #line 1325 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v351_err = 0;
        #line 1327 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (false) throw29:
        #line 1327 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v351_err = 3;
        #line 1320 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        _status = v351_err;
        #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 1303 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
    return _status;
}

static attr_value_t get_b2_r4(conf_object_t *_obj, lang_void *_aux)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t*)_portobj->dev;
    attr_value_t _val0;
    attr_value_t v361_value UNUSED ;
    memset((void *)&v361_value, 0, sizeof(attr_value_t ));
    #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 1331 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v364_value UNUSED ;
        #line 1331 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v364_value, 0, sizeof(attr_value_t ));
        v364_value = SIM_make_attr_uint64(0);
        {
            int64 v366_i UNUSED  = 0;
            {
                #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint64 v367__ret_value UNUSED  = 0;
                #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_b2__r4___get64(_dev, &v367__ret_value))
                #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                goto throw30;
                #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v366_i = v367__ret_value;
                #line 1332 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
            }
            #line 1336 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v364_value = SIM_make_attr_uint64(v366_i);
        }
        if (false) throw30:
        #line 1338 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v364_value = SIM_make_attr_invalid();
        #line 1331 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v361_value = v364_value;
        #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 1344 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
    _val0 = v361_value;
    return _val0;
}

static set_error_t set_b2_r5(conf_object_t *_obj, attr_value_t *_val, lang_void *_aux)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t*)_portobj->dev;
    set_error_t _status = Sim_Set_Illegal_Value;
    #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v372_value UNUSED  = *_val;
        #line 1320 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        set_error_t v372_err UNUSED  = 0;
        #line 1323 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (_DML_M_b2__r5___set64(_dev, SIM_attr_integer(v372_value)))
        #line 1323 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        goto throw31;
        #line 1325 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v372_err = 0;
        #line 1327 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (false) throw31:
        #line 1327 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v372_err = 3;
        #line 1320 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        _status = v372_err;
        #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 1374 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
    return _status;
}

static attr_value_t get_b2_r5(conf_object_t *_obj, lang_void *_aux)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t*)_portobj->dev;
    attr_value_t _val0;
    attr_value_t v382_value UNUSED ;
    memset((void *)&v382_value, 0, sizeof(attr_value_t ));
    #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 1331 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v385_value UNUSED ;
        #line 1331 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v385_value, 0, sizeof(attr_value_t ));
        v385_value = SIM_make_attr_uint64(0);
        {
            int64 v387_i UNUSED  = 0;
            {
                #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint64 v388__ret_value UNUSED  = 0;
                #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_b2__r5___get64(_dev, &v388__ret_value))
                #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                goto throw32;
                #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v387_i = v388__ret_value;
                #line 1403 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
            }
            #line 1336 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v385_value = SIM_make_attr_uint64(v387_i);
        }
        if (false) throw32:
        #line 1338 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v385_value = SIM_make_attr_invalid();
        #line 1331 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v382_value = v385_value;
        #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 1415 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
    _val0 = v382_value;
    return _val0;
}

static set_error_t set_b2_r7(conf_object_t *_obj, attr_value_t *_val, lang_void *_aux)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t*)_portobj->dev;
    set_error_t _status = Sim_Set_Illegal_Value;
    #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v393_value UNUSED  = *_val;
        #line 1320 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        set_error_t v393_err UNUSED  = 0;
        #line 1323 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (_DML_M_b2__r7___set64(_dev, SIM_attr_integer(v393_value)))
        #line 1323 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        goto throw33;
        #line 1325 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v393_err = 0;
        #line 1327 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (false) throw33:
        #line 1327 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v393_err = 3;
        #line 1320 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        _status = v393_err;
        #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 1445 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
    return _status;
}

static attr_value_t get_b2_r7(conf_object_t *_obj, lang_void *_aux)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t*)_portobj->dev;
    attr_value_t _val0;
    attr_value_t v403_value UNUSED ;
    memset((void *)&v403_value, 0, sizeof(attr_value_t ));
    #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 1331 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v406_value UNUSED ;
        #line 1331 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v406_value, 0, sizeof(attr_value_t ));
        v406_value = SIM_make_attr_uint64(0);
        {
            int64 v408_i UNUSED  = 0;
            {
                #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint64 v409__ret_value UNUSED  = 0;
                #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_b2__r7___get64(_dev, &v409__ret_value))
                #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                goto throw34;
                #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v408_i = v409__ret_value;
                #line 1474 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
            }
            #line 1336 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v406_value = SIM_make_attr_uint64(v408_i);
        }
        if (false) throw34:
        #line 1338 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v406_value = SIM_make_attr_invalid();
        #line 1331 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v403_value = v406_value;
        #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 1486 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
    _val0 = v403_value;
    return _val0;
}

static set_error_t set_c(conf_object_t *_obj, attr_value_t *_val, lang_void *_aux)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    set_error_t _status = Sim_Set_Illegal_Value;
    #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v414_value UNUSED  = *_val;
        #line 1686 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        set_error_t v414_err UNUSED  = 0;
        #line 1686 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            conf_object_t *v415_obj UNUSED  = NULL;
            char const *v415_port UNUSED  = NULL;
            #line 1690 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v414_err = 0;
            #line 1693 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (SIM_attr_is_object(v414_value))
            v415_obj = SIM_attr_object(v414_value);
            else
            #line 1695 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (SIM_attr_is_list(v414_value))
            #line 1695 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                v415_obj = SIM_attr_object(SIM_attr_list_item(v414_value, 0));
                v415_port = SIM_attr_string(SIM_attr_list_item(v414_value, 1));
            }
            #line 1702 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (v415_obj == _dev->c.obj && ((v415_port == (NULL) && _dev->c.port == (NULL)) || ((v415_port != (NULL) && _dev->c.port != (NULL)) && strcmp(v415_port, _dev->c.port) == 0)))
            #line 1705 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            goto exit116;
            #line 1707 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            char *v415_old_port UNUSED  = _dev->c.port;
            char *v415_new_port UNUSED  = v415_port ? MM_STRDUP(v415_port) : (NULL);
            #line 1710 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (v415_obj != NULL)
            #line 1710 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                bool v417_valid UNUSED  = 0;
                #line 1715 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                _dev->c.port = v415_new_port;
                {
                    #line 1677 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    bool v419_valid UNUSED  = 0;
                    v419_valid = 1;
                    #line 1677 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v417_valid = v419_valid;
                    #line 1716 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                _dev->c.port = v415_old_port;
                if (!v417_valid)
                goto throw35;
                #line 1721 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 1721 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    conf_object_t *v422_obj UNUSED  = v415_obj;
                    #line 160 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
                    bool v422_valid UNUSED  = 0;
                    if (_dev->c.obj == v422_obj)
                    v422_valid = 1;
                    #line 160 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
                    v417_valid = v422_valid;
                    #line 1721 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                if (!v417_valid)
                goto throw35;
                #line 1729 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (false) throw35:
                #line 1729 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    MM_FREE(v415_new_port);
                    _dev->c.port = v415_old_port;
                    #line 1733 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v414_err = v417_valid ? 2 : 3;
                    goto exit116;
                }
            }
            #line 155 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
            SIM_LOG_INFO(1, &_dev->obj, 0, "before set conn");
            #line 1740 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            _dev->c.obj = v415_obj;
            _dev->c.port = v415_new_port;
            MM_FREE(v415_old_port);
            #line 1744 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 1744 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                conf_object_t *v433_obj UNUSED  = v415_obj;
                #line 1744 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                char const *v433_port UNUSED  = v415_port;
                #line 1793 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (v433_obj != NULL)
                {
                    #line 1794 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    if (v433_port != NULL)
                    _dev->c.signal = SIM_c_get_port_interface(v433_obj, "signal", v433_port);
                    else
                    _dev->c.signal = SIM_c_get_interface(v433_obj, "signal");
                    #line 1794 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 1798 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                else
                _dev->c.signal = NULL;
                #line 1744 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            #line 158 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
            SIM_LOG_INFO(1, &_dev->obj, 0, "after set conn");
            #line 1746 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    exit116: ;
        #line 1686 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        _status = v414_err;
        #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 1605 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
    return _status;
}

static attr_value_t get_c(conf_object_t *_obj, lang_void *_aux)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _val0;
    attr_value_t v439_value UNUSED ;
    memset((void *)&v439_value, 0, sizeof(attr_value_t ));
    #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 1748 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v442_value UNUSED ;
        #line 1748 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v442_value, 0, sizeof(attr_value_t ));
        if (_dev->c.port != NULL)
        #line 1749 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            v442_value = SIM_alloc_attr_list(2);
            SIM_attr_list_set_item(&v442_value, 0, SIM_make_attr_object(_dev->c.obj));
            SIM_attr_list_set_item(&v442_value, 1, SIM_make_attr_string(_dev->c.port));
        }
        #line 1753 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        else
        v442_value = SIM_make_attr_object(_dev->c.obj);
        #line 1748 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v439_value = v442_value;
        #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 1635 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
    _val0 = v439_value;
    return _val0;
}

static set_error_t set_c2(conf_object_t *_obj, attr_value_t *_val, lang_void *_aux)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    set_error_t _status = Sim_Set_Illegal_Value;
    #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v449_value UNUSED  = *_val;
        #line 1686 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        set_error_t v449_err UNUSED  = 0;
        #line 1686 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            conf_object_t *v450_obj UNUSED  = NULL;
            char const *v450_port UNUSED  = NULL;
            #line 1690 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v449_err = 0;
            #line 1693 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (SIM_attr_is_object(v449_value))
            v450_obj = SIM_attr_object(v449_value);
            else
            #line 1695 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (SIM_attr_is_list(v449_value))
            #line 1695 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                v450_obj = SIM_attr_object(SIM_attr_list_item(v449_value, 0));
                v450_port = SIM_attr_string(SIM_attr_list_item(v449_value, 1));
            }
            #line 1702 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (v450_obj == _dev->c2.obj && ((v450_port == (NULL) && _dev->c2.port == (NULL)) || ((v450_port != (NULL) && _dev->c2.port != (NULL)) && strcmp(v450_port, _dev->c2.port) == 0)))
            #line 1705 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            goto exit126;
            #line 1707 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            char *v450_old_port UNUSED  = _dev->c2.port;
            char *v450_new_port UNUSED  = v450_port ? MM_STRDUP(v450_port) : (NULL);
            #line 1710 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (v450_obj != NULL)
            #line 1710 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                bool v452_valid UNUSED  = 0;
                #line 1715 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                _dev->c2.port = v450_new_port;
                {
                    #line 1677 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    bool v454_valid UNUSED  = 0;
                    v454_valid = 1;
                    #line 1677 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v452_valid = v454_valid;
                    #line 1716 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                _dev->c2.port = v450_old_port;
                if (!v452_valid)
                goto throw36;
                #line 1721 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 1681 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    bool v457_valid UNUSED  = 0;
                    #line 1683 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v457_valid = 1;
                    #line 1681 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v452_valid = v457_valid;
                    #line 1721 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                if (!v452_valid)
                goto throw36;
                #line 1727 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 1727 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    conf_object_t *v462_obj UNUSED  = v450_obj;
                    #line 1727 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    char const *v462_port UNUSED  = v450_port;
                    #line 1770 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    {
                        void const  *v464_iface UNUSED  = NULL;
                        if (v462_port != NULL)
                        v464_iface = SIM_c_get_port_interface(v462_obj, "signal", v462_port);
                        else
                        v464_iface = SIM_c_get_interface(v462_obj, "signal");
                        #line 1777 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        if (v464_iface == (NULL))
                        #line 1777 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        {
                            if (v462_port != NULL)
                            SIM_LOG_ERROR(&_dev->obj, 0, "Interface '%s' not found for port '%s' in object '%s'", "signal", v462_port, SIM_object_name(v462_obj));
                            #line 1782 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                            else
                            SIM_LOG_ERROR(&_dev->obj, 0, "The %s object does not implement the required %s interface", SIM_object_name(v462_obj), "signal");
                            #line 1786 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                            goto throw36;
                        }
                    }
                    #line 1727 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 1729 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (false) throw36:
                #line 1729 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    MM_FREE(v450_new_port);
                    _dev->c2.port = v450_old_port;
                    #line 1733 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v449_err = v452_valid ? 2 : 3;
                    goto exit126;
                }
            }
            #line 1740 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            _dev->c2.obj = v450_obj;
            _dev->c2.port = v450_new_port;
            MM_FREE(v450_old_port);
            #line 1744 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 1744 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                conf_object_t *v470_obj UNUSED  = v450_obj;
                #line 1744 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                char const *v470_port UNUSED  = v450_port;
                #line 1793 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (v470_obj != NULL)
                {
                    #line 1794 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    if (v470_port != NULL)
                    _dev->c2.signal = SIM_c_get_port_interface(v470_obj, "signal", v470_port);
                    else
                    _dev->c2.signal = SIM_c_get_interface(v470_obj, "signal");
                    #line 1794 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 1798 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                else
                _dev->c2.signal = NULL;
                #line 1744 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            #line 1746 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    exit126: ;
        #line 1686 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        _status = v449_err;
        #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 1776 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
    return _status;
}

static attr_value_t get_c2(conf_object_t *_obj, lang_void *_aux)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _val0;
    attr_value_t v476_value UNUSED ;
    memset((void *)&v476_value, 0, sizeof(attr_value_t ));
    #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 1748 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v479_value UNUSED ;
        #line 1748 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v479_value, 0, sizeof(attr_value_t ));
        if (_dev->c2.port != NULL)
        #line 1749 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            v479_value = SIM_alloc_attr_list(2);
            SIM_attr_list_set_item(&v479_value, 0, SIM_make_attr_object(_dev->c2.obj));
            SIM_attr_list_set_item(&v479_value, 1, SIM_make_attr_string(_dev->c2.port));
        }
        #line 1753 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        else
        v479_value = SIM_make_attr_object(_dev->c2.obj);
        #line 1748 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v476_value = v479_value;
        #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 1806 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
    _val0 = v476_value;
    return _val0;
}

static set_error_t set_enum_attr(conf_object_t *_obj, attr_value_t *_val, lang_void *_aux)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    set_error_t _status = Sim_Set_Illegal_Value;
    #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v486_value UNUSED  = *_val;
        #line 376 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        set_error_t v486_err UNUSED  = 0;
        v486_err = 0;
        #line 379 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (_DML_M_enum_attr__before_set(_dev))
        #line 379 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        goto throw37;
        if (_DML_M_enum_attr__set(_dev, v486_value))
        #line 380 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        goto throw37;
        if (_DML_M_enum_attr__after_set(_dev))
        #line 381 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        goto throw37;
        #line 383 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (false) throw37:
        #line 383 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v486_err = 3;
        #line 376 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        _status = v486_err;
        #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 1840 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
    return _status;
}

static attr_value_t get_enum_attr(conf_object_t *_obj, lang_void *_aux)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _val0;
    attr_value_t v494_value UNUSED ;
    memset((void *)&v494_value, 0, sizeof(attr_value_t ));
    #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 386 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v497_value UNUSED ;
        #line 386 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v497_value, 0, sizeof(attr_value_t ));
        {
            #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
            attr_value_t v499_v UNUSED ;
            #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
            memset((void *)&v499_v, 0, sizeof(attr_value_t ));
            v499_v = SIM_make_attr_string(_dev->enum_attr == 0 ? "zero" : "nonzero");
            #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
            v497_value = v499_v;
            #line 387 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 386 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v494_value = v497_value;
        #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 1870 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
    _val0 = v494_value;
    return _val0;
}

static void  _DML_PIFACE_access__bank_instrumentation_subscribe__disable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_access__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, connection))
    SIM_LOG_ERROR(_dev->access._obj, 0, "Uncaught DML exception");
}

static void  _DML_PIFACE_access__bank_instrumentation_subscribe__enable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_access__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, connection))
    SIM_LOG_ERROR(_dev->access._obj, 0, "Uncaught DML exception");
}

static bank_callback_handle_t _DML_PIFACE_access__bank_instrumentation_subscribe__register_after_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v503__ret_handle UNUSED  = 0;
        if (_DML_M_access__bank_instrumentation_subscribe__register_after_read(_dev, connection, offset, size, after_read, user_data, &v503__ret_handle))
        SIM_LOG_ERROR(_dev->access._obj, 0, "Uncaught DML exception");
        handle = v503__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_PIFACE_access__bank_instrumentation_subscribe__register_after_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v504__ret_handle UNUSED  = 0;
        if (_DML_M_access__bank_instrumentation_subscribe__register_after_write(_dev, connection, offset, size, after_write, user_data, &v504__ret_handle))
        SIM_LOG_ERROR(_dev->access._obj, 0, "Uncaught DML exception");
        handle = v504__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_PIFACE_access__bank_instrumentation_subscribe__register_before_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v505__ret_handle UNUSED  = 0;
        if (_DML_M_access__bank_instrumentation_subscribe__register_before_read(_dev, connection, offset, size, before_read, user_data, &v505__ret_handle))
        SIM_LOG_ERROR(_dev->access._obj, 0, "Uncaught DML exception");
        handle = v505__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_PIFACE_access__bank_instrumentation_subscribe__register_before_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v506__ret_handle UNUSED  = 0;
        if (_DML_M_access__bank_instrumentation_subscribe__register_before_write(_dev, connection, offset, size, before_write, user_data, &v506__ret_handle))
        SIM_LOG_ERROR(_dev->access._obj, 0, "Uncaught DML exception");
        handle = v506__ret_handle;
    }
    return handle;
}

static void  _DML_PIFACE_access__bank_instrumentation_subscribe__remove_callback(conf_object_t *_obj, bank_callback_handle_t callback)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_access__bank_instrumentation_subscribe__remove_callback(_dev, callback))
    SIM_LOG_ERROR(_dev->access._obj, 0, "Uncaught DML exception");
}

static void  _DML_PIFACE_access__bank_instrumentation_subscribe__remove_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_access__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, connection))
    SIM_LOG_ERROR(_dev->access._obj, 0, "Uncaught DML exception");
}

static void  _DML_IFACE_access__bank_instrumentation_subscribe__disable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_access__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, connection))
    SIM_LOG_ERROR(_dev->access._obj, 0, "Uncaught DML exception");
}

static void  _DML_IFACE_access__bank_instrumentation_subscribe__enable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_access__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, connection))
    SIM_LOG_ERROR(_dev->access._obj, 0, "Uncaught DML exception");
}

static bank_callback_handle_t _DML_IFACE_access__bank_instrumentation_subscribe__register_after_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v511__ret_handle UNUSED  = 0;
        if (_DML_M_access__bank_instrumentation_subscribe__register_after_read(_dev, connection, offset, size, after_read, user_data, &v511__ret_handle))
        SIM_LOG_ERROR(_dev->access._obj, 0, "Uncaught DML exception");
        handle = v511__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_access__bank_instrumentation_subscribe__register_after_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v512__ret_handle UNUSED  = 0;
        if (_DML_M_access__bank_instrumentation_subscribe__register_after_write(_dev, connection, offset, size, after_write, user_data, &v512__ret_handle))
        SIM_LOG_ERROR(_dev->access._obj, 0, "Uncaught DML exception");
        handle = v512__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_access__bank_instrumentation_subscribe__register_before_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v513__ret_handle UNUSED  = 0;
        if (_DML_M_access__bank_instrumentation_subscribe__register_before_read(_dev, connection, offset, size, before_read, user_data, &v513__ret_handle))
        SIM_LOG_ERROR(_dev->access._obj, 0, "Uncaught DML exception");
        handle = v513__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_access__bank_instrumentation_subscribe__register_before_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v514__ret_handle UNUSED  = 0;
        if (_DML_M_access__bank_instrumentation_subscribe__register_before_write(_dev, connection, offset, size, before_write, user_data, &v514__ret_handle))
        SIM_LOG_ERROR(_dev->access._obj, 0, "Uncaught DML exception");
        handle = v514__ret_handle;
    }
    return handle;
}

static void  _DML_IFACE_access__bank_instrumentation_subscribe__remove_callback(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_access__bank_instrumentation_subscribe__remove_callback(_dev, callback))
    SIM_LOG_ERROR(_dev->access._obj, 0, "Uncaught DML exception");
}

static void  _DML_IFACE_access__bank_instrumentation_subscribe__remove_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_access__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, connection))
    SIM_LOG_ERROR(_dev->access._obj, 0, "Uncaught DML exception");
}

static attr_value_t _DML_PIFACE_access__instrumentation_order__get_connections(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t connections;
    memset((void *)&connections, 0, sizeof(attr_value_t ));
    {
        attr_value_t v517__ret_connections UNUSED ;
        memset((void *)&v517__ret_connections, 0, sizeof(attr_value_t ));
        if (_DML_M_access__instrumentation_order__get_connections(_dev, &v517__ret_connections))
        SIM_LOG_ERROR(_dev->access._obj, 0, "Uncaught DML exception");
        connections = v517__ret_connections;
    }
    return connections;
}

static bool _DML_PIFACE_access__instrumentation_order__move_before(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool success = 0;
    {
        bool v518__ret_success UNUSED  = 0;
        if (_DML_M_access__instrumentation_order__move_before(_dev, connection, before, &v518__ret_success))
        SIM_LOG_ERROR(_dev->access._obj, 0, "Uncaught DML exception");
        success = v518__ret_success;
    }
    return success;
}

static attr_value_t _DML_IFACE_access__instrumentation_order__get_connections(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t connections;
    memset((void *)&connections, 0, sizeof(attr_value_t ));
    {
        attr_value_t v519__ret_connections UNUSED ;
        memset((void *)&v519__ret_connections, 0, sizeof(attr_value_t ));
        if (_DML_M_access__instrumentation_order__get_connections(_dev, &v519__ret_connections))
        SIM_LOG_ERROR(_dev->access._obj, 0, "Uncaught DML exception");
        connections = v519__ret_connections;
    }
    return connections;
}

static bool _DML_IFACE_access__instrumentation_order__move_before(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool success = 0;
    {
        bool v520__ret_success UNUSED  = 0;
        if (_DML_M_access__instrumentation_order__move_before(_dev, connection, before, &v520__ret_success))
        SIM_LOG_ERROR(_dev->access._obj, 0, "Uncaught DML exception");
        success = v520__ret_success;
    }
    return success;
}

static attr_value_t _DML_PIFACE_access__int_register__all_registers(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t vals;
    memset((void *)&vals, 0, sizeof(attr_value_t ));
    {
        attr_value_t v521__ret_vals UNUSED ;
        memset((void *)&v521__ret_vals, 0, sizeof(attr_value_t ));
        if (_DML_M_access__int_register__all_registers(_dev, &v521__ret_vals))
        SIM_LOG_ERROR(_dev->access._obj, 0, "Uncaught DML exception");
        vals = v521__ret_vals;
    }
    return vals;
}

static char const *_DML_PIFACE_access__int_register__get_name(conf_object_t *_obj, int num)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    char const *name = NULL;
    {
        char const *v522__ret_name UNUSED  = NULL;
        if (_DML_M_access__int_register__get_name(_dev, num, &v522__ret_name))
        SIM_LOG_ERROR(_dev->access._obj, 0, "Uncaught DML exception");
        name = v522__ret_name;
    }
    return name;
}

static int _DML_PIFACE_access__int_register__get_number(conf_object_t *_obj, char const *name)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    int num = 0;
    {
        int v523__ret_num UNUSED  = 0;
        if (_DML_M_access__int_register__get_number(_dev, name, &v523__ret_num))
        SIM_LOG_ERROR(_dev->access._obj, 0, "Uncaught DML exception");
        num = v523__ret_num;
    }
    return num;
}

static uint64 _DML_PIFACE_access__int_register__read(conf_object_t *_obj, int num)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint64 val = 0;
    {
        uint64 v524__ret_val UNUSED  = 0;
        if (_DML_M_access__int_register__read(_dev, num, &v524__ret_val))
        SIM_LOG_ERROR(_dev->access._obj, 0, "Uncaught DML exception");
        val = v524__ret_val;
    }
    return val;
}

static int _DML_PIFACE_access__int_register__register_info(conf_object_t *_obj, int reg, ireg_info_t reqinfo)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    int info = 0;
    {
        int v525__ret_info UNUSED  = 0;
        if (_DML_M_access__int_register__register_info(_dev, reg, reqinfo, &v525__ret_info))
        SIM_LOG_ERROR(_dev->access._obj, 0, "Uncaught DML exception");
        info = v525__ret_info;
    }
    return info;
}

static void  _DML_PIFACE_access__int_register__write(conf_object_t *_obj, int num, uint64 val)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_access__int_register__write(_dev, num, val))
    SIM_LOG_ERROR(_dev->access._obj, 0, "Uncaught DML exception");
}

static attr_value_t _DML_IFACE_access__int_register__all_registers(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t vals;
    memset((void *)&vals, 0, sizeof(attr_value_t ));
    {
        attr_value_t v527__ret_vals UNUSED ;
        memset((void *)&v527__ret_vals, 0, sizeof(attr_value_t ));
        if (_DML_M_access__int_register__all_registers(_dev, &v527__ret_vals))
        SIM_LOG_ERROR(_dev->access._obj, 0, "Uncaught DML exception");
        vals = v527__ret_vals;
    }
    return vals;
}

static char const *_DML_IFACE_access__int_register__get_name(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *name = NULL;
    {
        char const *v528__ret_name UNUSED  = NULL;
        if (_DML_M_access__int_register__get_name(_dev, num, &v528__ret_name))
        SIM_LOG_ERROR(_dev->access._obj, 0, "Uncaught DML exception");
        name = v528__ret_name;
    }
    return name;
}

static int _DML_IFACE_access__int_register__get_number(conf_object_t *_obj, char const *name)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int num = 0;
    {
        int v529__ret_num UNUSED  = 0;
        if (_DML_M_access__int_register__get_number(_dev, name, &v529__ret_num))
        SIM_LOG_ERROR(_dev->access._obj, 0, "Uncaught DML exception");
        num = v529__ret_num;
    }
    return num;
}

static uint64 _DML_IFACE_access__int_register__read(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v530__ret_val UNUSED  = 0;
        if (_DML_M_access__int_register__read(_dev, num, &v530__ret_val))
        SIM_LOG_ERROR(_dev->access._obj, 0, "Uncaught DML exception");
        val = v530__ret_val;
    }
    return val;
}

static int _DML_IFACE_access__int_register__register_info(conf_object_t *_obj, int reg, ireg_info_t reqinfo)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int info = 0;
    {
        int v531__ret_info UNUSED  = 0;
        if (_DML_M_access__int_register__register_info(_dev, reg, reqinfo, &v531__ret_info))
        SIM_LOG_ERROR(_dev->access._obj, 0, "Uncaught DML exception");
        info = v531__ret_info;
    }
    return info;
}

static void  _DML_IFACE_access__int_register__write(conf_object_t *_obj, int num, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_access__int_register__write(_dev, num, val))
    SIM_LOG_ERROR(_dev->access._obj, 0, "Uncaught DML exception");
}

static exception_type_t _DML_PIFACE_access__io_memory__operation(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    exception_type_t ex = 0;
    {
        exception_type_t v533__ret_ex UNUSED  = 0;
        if (_DML_M_access__io_memory__operation(_dev, mem_op, map_info, &v533__ret_ex))
        SIM_LOG_ERROR(_dev->access._obj, 0, "Uncaught DML exception");
        ex = v533__ret_ex;
    }
    return ex;
}

static exception_type_t _DML_IFACE_access__io_memory__operation(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t ex = 0;
    {
        exception_type_t v534__ret_ex UNUSED  = 0;
        if (_DML_M_access__io_memory__operation(_dev, mem_op, map_info, &v534__ret_ex))
        SIM_LOG_ERROR(_dev->access._obj, 0, "Uncaught DML exception");
        ex = v534__ret_ex;
    }
    return ex;
}

static bool _DML_PIFACE_access__register_view__big_endian_bitorder(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool big_endian = 0;
    {
        bool v535__ret_big_endian UNUSED  = 0;
        if (_DML_M_access__register_view__big_endian_bitorder(_dev, &v535__ret_big_endian))
        SIM_LOG_ERROR(_dev->access._obj, 0, "Uncaught DML exception");
        big_endian = v535__ret_big_endian;
    }
    return big_endian;
}

static char const *_DML_PIFACE_access__register_view__description(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    char const *desc = NULL;
    {
        char const *v536__ret_desc UNUSED  = NULL;
        if (_DML_M_access__register_view__description(_dev, &v536__ret_desc))
        SIM_LOG_ERROR(_dev->access._obj, 0, "Uncaught DML exception");
        desc = v536__ret_desc;
    }
    return desc;
}

static uint64 _DML_PIFACE_access__register_view__get_register_value(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint64 val = 0;
    {
        uint64 v537__ret_val UNUSED  = 0;
        if (_DML_M_access__register_view__get_register_value(_dev, reg, &v537__ret_val))
        SIM_LOG_ERROR(_dev->access._obj, 0, "Uncaught DML exception");
        val = v537__ret_val;
    }
    return val;
}

static uint32 _DML_PIFACE_access__register_view__number_of_registers(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint32 num = 0;
    {
        uint32 v538__ret_num UNUSED  = 0;
        if (_DML_M_access__register_view__number_of_registers(_dev, &v538__ret_num))
        SIM_LOG_ERROR(_dev->access._obj, 0, "Uncaught DML exception");
        num = v538__ret_num;
    }
    return num;
}

static attr_value_t _DML_PIFACE_access__register_view__register_info(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v539__ret_info UNUSED ;
        memset((void *)&v539__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_access__register_view__register_info(_dev, reg, &v539__ret_info))
        SIM_LOG_ERROR(_dev->access._obj, 0, "Uncaught DML exception");
        info = v539__ret_info;
    }
    return info;
}

static void  _DML_PIFACE_access__register_view__set_register_value(conf_object_t *_obj, uint32 reg, uint64 val)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_access__register_view__set_register_value(_dev, reg, val))
    SIM_LOG_ERROR(_dev->access._obj, 0, "Uncaught DML exception");
}

static bool _DML_IFACE_access__register_view__big_endian_bitorder(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool big_endian = 0;
    {
        bool v541__ret_big_endian UNUSED  = 0;
        if (_DML_M_access__register_view__big_endian_bitorder(_dev, &v541__ret_big_endian))
        SIM_LOG_ERROR(_dev->access._obj, 0, "Uncaught DML exception");
        big_endian = v541__ret_big_endian;
    }
    return big_endian;
}

static char const *_DML_IFACE_access__register_view__description(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *desc = NULL;
    {
        char const *v542__ret_desc UNUSED  = NULL;
        if (_DML_M_access__register_view__description(_dev, &v542__ret_desc))
        SIM_LOG_ERROR(_dev->access._obj, 0, "Uncaught DML exception");
        desc = v542__ret_desc;
    }
    return desc;
}

static uint64 _DML_IFACE_access__register_view__get_register_value(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v543__ret_val UNUSED  = 0;
        if (_DML_M_access__register_view__get_register_value(_dev, reg, &v543__ret_val))
        SIM_LOG_ERROR(_dev->access._obj, 0, "Uncaught DML exception");
        val = v543__ret_val;
    }
    return val;
}

static uint32 _DML_IFACE_access__register_view__number_of_registers(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 num = 0;
    {
        uint32 v544__ret_num UNUSED  = 0;
        if (_DML_M_access__register_view__number_of_registers(_dev, &v544__ret_num))
        SIM_LOG_ERROR(_dev->access._obj, 0, "Uncaught DML exception");
        num = v544__ret_num;
    }
    return num;
}

static attr_value_t _DML_IFACE_access__register_view__register_info(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v545__ret_info UNUSED ;
        memset((void *)&v545__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_access__register_view__register_info(_dev, reg, &v545__ret_info))
        SIM_LOG_ERROR(_dev->access._obj, 0, "Uncaught DML exception");
        info = v545__ret_info;
    }
    return info;
}

static void  _DML_IFACE_access__register_view__set_register_value(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_access__register_view__set_register_value(_dev, reg, val))
    SIM_LOG_ERROR(_dev->access._obj, 0, "Uncaught DML exception");
}

static attr_value_t _DML_PIFACE_access__register_view_catalog__register_names(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v547__ret_ret UNUSED ;
        memset((void *)&v547__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_access__register_view_catalog__register_names(_dev, &v547__ret_ret))
        SIM_LOG_ERROR(_dev->access._obj, 0, "Uncaught DML exception");
        ret = v547__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_PIFACE_access__register_view_catalog__register_offsets(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v548__ret_ret UNUSED ;
        memset((void *)&v548__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_access__register_view_catalog__register_offsets(_dev, &v548__ret_ret))
        SIM_LOG_ERROR(_dev->access._obj, 0, "Uncaught DML exception");
        ret = v548__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_access__register_view_catalog__register_names(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v549__ret_ret UNUSED ;
        memset((void *)&v549__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_access__register_view_catalog__register_names(_dev, &v549__ret_ret))
        SIM_LOG_ERROR(_dev->access._obj, 0, "Uncaught DML exception");
        ret = v549__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_access__register_view_catalog__register_offsets(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v550__ret_ret UNUSED ;
        memset((void *)&v550__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_access__register_view_catalog__register_offsets(_dev, &v550__ret_ret))
        SIM_LOG_ERROR(_dev->access._obj, 0, "Uncaught DML exception");
        ret = v550__ret_ret;
    }
    return ret;
}

static void  _DML_PIFACE_arr__bank_instrumentation_subscribe__disable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_arr__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, (_portobj->indices)[0], connection))
    SIM_LOG_ERROR(_dev->arr._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
}

static void  _DML_PIFACE_arr__bank_instrumentation_subscribe__enable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_arr__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, (_portobj->indices)[0], connection))
    SIM_LOG_ERROR(_dev->arr._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
}

static bank_callback_handle_t _DML_PIFACE_arr__bank_instrumentation_subscribe__register_after_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v553__ret_handle UNUSED  = 0;
        if (_DML_M_arr__bank_instrumentation_subscribe__register_after_read(_dev, (_portobj->indices)[0], connection, offset, size, after_read, user_data, &v553__ret_handle))
        SIM_LOG_ERROR(_dev->arr._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        handle = v553__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_PIFACE_arr__bank_instrumentation_subscribe__register_after_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v554__ret_handle UNUSED  = 0;
        if (_DML_M_arr__bank_instrumentation_subscribe__register_after_write(_dev, (_portobj->indices)[0], connection, offset, size, after_write, user_data, &v554__ret_handle))
        SIM_LOG_ERROR(_dev->arr._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        handle = v554__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_PIFACE_arr__bank_instrumentation_subscribe__register_before_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v555__ret_handle UNUSED  = 0;
        if (_DML_M_arr__bank_instrumentation_subscribe__register_before_read(_dev, (_portobj->indices)[0], connection, offset, size, before_read, user_data, &v555__ret_handle))
        SIM_LOG_ERROR(_dev->arr._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        handle = v555__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_PIFACE_arr__bank_instrumentation_subscribe__register_before_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v556__ret_handle UNUSED  = 0;
        if (_DML_M_arr__bank_instrumentation_subscribe__register_before_write(_dev, (_portobj->indices)[0], connection, offset, size, before_write, user_data, &v556__ret_handle))
        SIM_LOG_ERROR(_dev->arr._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        handle = v556__ret_handle;
    }
    return handle;
}

static void  _DML_PIFACE_arr__bank_instrumentation_subscribe__remove_callback(conf_object_t *_obj, bank_callback_handle_t callback)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_arr__bank_instrumentation_subscribe__remove_callback(_dev, (_portobj->indices)[0], callback))
    SIM_LOG_ERROR(_dev->arr._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
}

static void  _DML_PIFACE_arr__bank_instrumentation_subscribe__remove_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_arr__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, (_portobj->indices)[0], connection))
    SIM_LOG_ERROR(_dev->arr._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__disable_connection_callbacks__0(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, 0, connection))
    SIM_LOG_ERROR(_dev->arr._obj[0], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__enable_connection_callbacks__0(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, 0, connection))
    SIM_LOG_ERROR(_dev->arr._obj[0], 0, "Uncaught DML exception");
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_after_read__0(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v561__ret_handle UNUSED  = 0;
        if (_DML_M_arr__bank_instrumentation_subscribe__register_after_read(_dev, 0, connection, offset, size, after_read, user_data, &v561__ret_handle))
        SIM_LOG_ERROR(_dev->arr._obj[0], 0, "Uncaught DML exception");
        handle = v561__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_after_write__0(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v562__ret_handle UNUSED  = 0;
        if (_DML_M_arr__bank_instrumentation_subscribe__register_after_write(_dev, 0, connection, offset, size, after_write, user_data, &v562__ret_handle))
        SIM_LOG_ERROR(_dev->arr._obj[0], 0, "Uncaught DML exception");
        handle = v562__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_before_read__0(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v563__ret_handle UNUSED  = 0;
        if (_DML_M_arr__bank_instrumentation_subscribe__register_before_read(_dev, 0, connection, offset, size, before_read, user_data, &v563__ret_handle))
        SIM_LOG_ERROR(_dev->arr._obj[0], 0, "Uncaught DML exception");
        handle = v563__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_before_write__0(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v564__ret_handle UNUSED  = 0;
        if (_DML_M_arr__bank_instrumentation_subscribe__register_before_write(_dev, 0, connection, offset, size, before_write, user_data, &v564__ret_handle))
        SIM_LOG_ERROR(_dev->arr._obj[0], 0, "Uncaught DML exception");
        handle = v564__ret_handle;
    }
    return handle;
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__remove_callback__0(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__bank_instrumentation_subscribe__remove_callback(_dev, 0, callback))
    SIM_LOG_ERROR(_dev->arr._obj[0], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__remove_connection_callbacks__0(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, 0, connection))
    SIM_LOG_ERROR(_dev->arr._obj[0], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__disable_connection_callbacks__1(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, 1, connection))
    SIM_LOG_ERROR(_dev->arr._obj[1], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__enable_connection_callbacks__1(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, 1, connection))
    SIM_LOG_ERROR(_dev->arr._obj[1], 0, "Uncaught DML exception");
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_after_read__1(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v569__ret_handle UNUSED  = 0;
        if (_DML_M_arr__bank_instrumentation_subscribe__register_after_read(_dev, 1, connection, offset, size, after_read, user_data, &v569__ret_handle))
        SIM_LOG_ERROR(_dev->arr._obj[1], 0, "Uncaught DML exception");
        handle = v569__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_after_write__1(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v570__ret_handle UNUSED  = 0;
        if (_DML_M_arr__bank_instrumentation_subscribe__register_after_write(_dev, 1, connection, offset, size, after_write, user_data, &v570__ret_handle))
        SIM_LOG_ERROR(_dev->arr._obj[1], 0, "Uncaught DML exception");
        handle = v570__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_before_read__1(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v571__ret_handle UNUSED  = 0;
        if (_DML_M_arr__bank_instrumentation_subscribe__register_before_read(_dev, 1, connection, offset, size, before_read, user_data, &v571__ret_handle))
        SIM_LOG_ERROR(_dev->arr._obj[1], 0, "Uncaught DML exception");
        handle = v571__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_before_write__1(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v572__ret_handle UNUSED  = 0;
        if (_DML_M_arr__bank_instrumentation_subscribe__register_before_write(_dev, 1, connection, offset, size, before_write, user_data, &v572__ret_handle))
        SIM_LOG_ERROR(_dev->arr._obj[1], 0, "Uncaught DML exception");
        handle = v572__ret_handle;
    }
    return handle;
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__remove_callback__1(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__bank_instrumentation_subscribe__remove_callback(_dev, 1, callback))
    SIM_LOG_ERROR(_dev->arr._obj[1], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__remove_connection_callbacks__1(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, 1, connection))
    SIM_LOG_ERROR(_dev->arr._obj[1], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__disable_connection_callbacks__2(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, 2, connection))
    SIM_LOG_ERROR(_dev->arr._obj[2], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__enable_connection_callbacks__2(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, 2, connection))
    SIM_LOG_ERROR(_dev->arr._obj[2], 0, "Uncaught DML exception");
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_after_read__2(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v577__ret_handle UNUSED  = 0;
        if (_DML_M_arr__bank_instrumentation_subscribe__register_after_read(_dev, 2, connection, offset, size, after_read, user_data, &v577__ret_handle))
        SIM_LOG_ERROR(_dev->arr._obj[2], 0, "Uncaught DML exception");
        handle = v577__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_after_write__2(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v578__ret_handle UNUSED  = 0;
        if (_DML_M_arr__bank_instrumentation_subscribe__register_after_write(_dev, 2, connection, offset, size, after_write, user_data, &v578__ret_handle))
        SIM_LOG_ERROR(_dev->arr._obj[2], 0, "Uncaught DML exception");
        handle = v578__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_before_read__2(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v579__ret_handle UNUSED  = 0;
        if (_DML_M_arr__bank_instrumentation_subscribe__register_before_read(_dev, 2, connection, offset, size, before_read, user_data, &v579__ret_handle))
        SIM_LOG_ERROR(_dev->arr._obj[2], 0, "Uncaught DML exception");
        handle = v579__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_before_write__2(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v580__ret_handle UNUSED  = 0;
        if (_DML_M_arr__bank_instrumentation_subscribe__register_before_write(_dev, 2, connection, offset, size, before_write, user_data, &v580__ret_handle))
        SIM_LOG_ERROR(_dev->arr._obj[2], 0, "Uncaught DML exception");
        handle = v580__ret_handle;
    }
    return handle;
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__remove_callback__2(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__bank_instrumentation_subscribe__remove_callback(_dev, 2, callback))
    SIM_LOG_ERROR(_dev->arr._obj[2], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__remove_connection_callbacks__2(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, 2, connection))
    SIM_LOG_ERROR(_dev->arr._obj[2], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__disable_connection_callbacks__3(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, 3, connection))
    SIM_LOG_ERROR(_dev->arr._obj[3], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__enable_connection_callbacks__3(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, 3, connection))
    SIM_LOG_ERROR(_dev->arr._obj[3], 0, "Uncaught DML exception");
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_after_read__3(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v585__ret_handle UNUSED  = 0;
        if (_DML_M_arr__bank_instrumentation_subscribe__register_after_read(_dev, 3, connection, offset, size, after_read, user_data, &v585__ret_handle))
        SIM_LOG_ERROR(_dev->arr._obj[3], 0, "Uncaught DML exception");
        handle = v585__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_after_write__3(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v586__ret_handle UNUSED  = 0;
        if (_DML_M_arr__bank_instrumentation_subscribe__register_after_write(_dev, 3, connection, offset, size, after_write, user_data, &v586__ret_handle))
        SIM_LOG_ERROR(_dev->arr._obj[3], 0, "Uncaught DML exception");
        handle = v586__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_before_read__3(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v587__ret_handle UNUSED  = 0;
        if (_DML_M_arr__bank_instrumentation_subscribe__register_before_read(_dev, 3, connection, offset, size, before_read, user_data, &v587__ret_handle))
        SIM_LOG_ERROR(_dev->arr._obj[3], 0, "Uncaught DML exception");
        handle = v587__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_before_write__3(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v588__ret_handle UNUSED  = 0;
        if (_DML_M_arr__bank_instrumentation_subscribe__register_before_write(_dev, 3, connection, offset, size, before_write, user_data, &v588__ret_handle))
        SIM_LOG_ERROR(_dev->arr._obj[3], 0, "Uncaught DML exception");
        handle = v588__ret_handle;
    }
    return handle;
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__remove_callback__3(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__bank_instrumentation_subscribe__remove_callback(_dev, 3, callback))
    SIM_LOG_ERROR(_dev->arr._obj[3], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__remove_connection_callbacks__3(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, 3, connection))
    SIM_LOG_ERROR(_dev->arr._obj[3], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__disable_connection_callbacks__4(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, 4, connection))
    SIM_LOG_ERROR(_dev->arr._obj[4], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__enable_connection_callbacks__4(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, 4, connection))
    SIM_LOG_ERROR(_dev->arr._obj[4], 0, "Uncaught DML exception");
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_after_read__4(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v593__ret_handle UNUSED  = 0;
        if (_DML_M_arr__bank_instrumentation_subscribe__register_after_read(_dev, 4, connection, offset, size, after_read, user_data, &v593__ret_handle))
        SIM_LOG_ERROR(_dev->arr._obj[4], 0, "Uncaught DML exception");
        handle = v593__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_after_write__4(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v594__ret_handle UNUSED  = 0;
        if (_DML_M_arr__bank_instrumentation_subscribe__register_after_write(_dev, 4, connection, offset, size, after_write, user_data, &v594__ret_handle))
        SIM_LOG_ERROR(_dev->arr._obj[4], 0, "Uncaught DML exception");
        handle = v594__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_before_read__4(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v595__ret_handle UNUSED  = 0;
        if (_DML_M_arr__bank_instrumentation_subscribe__register_before_read(_dev, 4, connection, offset, size, before_read, user_data, &v595__ret_handle))
        SIM_LOG_ERROR(_dev->arr._obj[4], 0, "Uncaught DML exception");
        handle = v595__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_before_write__4(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v596__ret_handle UNUSED  = 0;
        if (_DML_M_arr__bank_instrumentation_subscribe__register_before_write(_dev, 4, connection, offset, size, before_write, user_data, &v596__ret_handle))
        SIM_LOG_ERROR(_dev->arr._obj[4], 0, "Uncaught DML exception");
        handle = v596__ret_handle;
    }
    return handle;
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__remove_callback__4(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__bank_instrumentation_subscribe__remove_callback(_dev, 4, callback))
    SIM_LOG_ERROR(_dev->arr._obj[4], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__remove_connection_callbacks__4(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, 4, connection))
    SIM_LOG_ERROR(_dev->arr._obj[4], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__disable_connection_callbacks__5(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, 5, connection))
    SIM_LOG_ERROR(_dev->arr._obj[5], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__enable_connection_callbacks__5(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, 5, connection))
    SIM_LOG_ERROR(_dev->arr._obj[5], 0, "Uncaught DML exception");
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_after_read__5(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v601__ret_handle UNUSED  = 0;
        if (_DML_M_arr__bank_instrumentation_subscribe__register_after_read(_dev, 5, connection, offset, size, after_read, user_data, &v601__ret_handle))
        SIM_LOG_ERROR(_dev->arr._obj[5], 0, "Uncaught DML exception");
        handle = v601__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_after_write__5(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v602__ret_handle UNUSED  = 0;
        if (_DML_M_arr__bank_instrumentation_subscribe__register_after_write(_dev, 5, connection, offset, size, after_write, user_data, &v602__ret_handle))
        SIM_LOG_ERROR(_dev->arr._obj[5], 0, "Uncaught DML exception");
        handle = v602__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_before_read__5(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v603__ret_handle UNUSED  = 0;
        if (_DML_M_arr__bank_instrumentation_subscribe__register_before_read(_dev, 5, connection, offset, size, before_read, user_data, &v603__ret_handle))
        SIM_LOG_ERROR(_dev->arr._obj[5], 0, "Uncaught DML exception");
        handle = v603__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_before_write__5(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v604__ret_handle UNUSED  = 0;
        if (_DML_M_arr__bank_instrumentation_subscribe__register_before_write(_dev, 5, connection, offset, size, before_write, user_data, &v604__ret_handle))
        SIM_LOG_ERROR(_dev->arr._obj[5], 0, "Uncaught DML exception");
        handle = v604__ret_handle;
    }
    return handle;
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__remove_callback__5(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__bank_instrumentation_subscribe__remove_callback(_dev, 5, callback))
    SIM_LOG_ERROR(_dev->arr._obj[5], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__remove_connection_callbacks__5(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, 5, connection))
    SIM_LOG_ERROR(_dev->arr._obj[5], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__disable_connection_callbacks__6(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, 6, connection))
    SIM_LOG_ERROR(_dev->arr._obj[6], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__enable_connection_callbacks__6(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, 6, connection))
    SIM_LOG_ERROR(_dev->arr._obj[6], 0, "Uncaught DML exception");
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_after_read__6(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v609__ret_handle UNUSED  = 0;
        if (_DML_M_arr__bank_instrumentation_subscribe__register_after_read(_dev, 6, connection, offset, size, after_read, user_data, &v609__ret_handle))
        SIM_LOG_ERROR(_dev->arr._obj[6], 0, "Uncaught DML exception");
        handle = v609__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_after_write__6(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v610__ret_handle UNUSED  = 0;
        if (_DML_M_arr__bank_instrumentation_subscribe__register_after_write(_dev, 6, connection, offset, size, after_write, user_data, &v610__ret_handle))
        SIM_LOG_ERROR(_dev->arr._obj[6], 0, "Uncaught DML exception");
        handle = v610__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_before_read__6(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v611__ret_handle UNUSED  = 0;
        if (_DML_M_arr__bank_instrumentation_subscribe__register_before_read(_dev, 6, connection, offset, size, before_read, user_data, &v611__ret_handle))
        SIM_LOG_ERROR(_dev->arr._obj[6], 0, "Uncaught DML exception");
        handle = v611__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_before_write__6(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v612__ret_handle UNUSED  = 0;
        if (_DML_M_arr__bank_instrumentation_subscribe__register_before_write(_dev, 6, connection, offset, size, before_write, user_data, &v612__ret_handle))
        SIM_LOG_ERROR(_dev->arr._obj[6], 0, "Uncaught DML exception");
        handle = v612__ret_handle;
    }
    return handle;
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__remove_callback__6(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__bank_instrumentation_subscribe__remove_callback(_dev, 6, callback))
    SIM_LOG_ERROR(_dev->arr._obj[6], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__remove_connection_callbacks__6(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, 6, connection))
    SIM_LOG_ERROR(_dev->arr._obj[6], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__disable_connection_callbacks__7(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, 7, connection))
    SIM_LOG_ERROR(_dev->arr._obj[7], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__enable_connection_callbacks__7(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, 7, connection))
    SIM_LOG_ERROR(_dev->arr._obj[7], 0, "Uncaught DML exception");
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_after_read__7(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v617__ret_handle UNUSED  = 0;
        if (_DML_M_arr__bank_instrumentation_subscribe__register_after_read(_dev, 7, connection, offset, size, after_read, user_data, &v617__ret_handle))
        SIM_LOG_ERROR(_dev->arr._obj[7], 0, "Uncaught DML exception");
        handle = v617__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_after_write__7(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v618__ret_handle UNUSED  = 0;
        if (_DML_M_arr__bank_instrumentation_subscribe__register_after_write(_dev, 7, connection, offset, size, after_write, user_data, &v618__ret_handle))
        SIM_LOG_ERROR(_dev->arr._obj[7], 0, "Uncaught DML exception");
        handle = v618__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_before_read__7(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v619__ret_handle UNUSED  = 0;
        if (_DML_M_arr__bank_instrumentation_subscribe__register_before_read(_dev, 7, connection, offset, size, before_read, user_data, &v619__ret_handle))
        SIM_LOG_ERROR(_dev->arr._obj[7], 0, "Uncaught DML exception");
        handle = v619__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_before_write__7(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v620__ret_handle UNUSED  = 0;
        if (_DML_M_arr__bank_instrumentation_subscribe__register_before_write(_dev, 7, connection, offset, size, before_write, user_data, &v620__ret_handle))
        SIM_LOG_ERROR(_dev->arr._obj[7], 0, "Uncaught DML exception");
        handle = v620__ret_handle;
    }
    return handle;
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__remove_callback__7(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__bank_instrumentation_subscribe__remove_callback(_dev, 7, callback))
    SIM_LOG_ERROR(_dev->arr._obj[7], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__remove_connection_callbacks__7(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, 7, connection))
    SIM_LOG_ERROR(_dev->arr._obj[7], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__disable_connection_callbacks__8(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, 8, connection))
    SIM_LOG_ERROR(_dev->arr._obj[8], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__enable_connection_callbacks__8(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, 8, connection))
    SIM_LOG_ERROR(_dev->arr._obj[8], 0, "Uncaught DML exception");
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_after_read__8(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v625__ret_handle UNUSED  = 0;
        if (_DML_M_arr__bank_instrumentation_subscribe__register_after_read(_dev, 8, connection, offset, size, after_read, user_data, &v625__ret_handle))
        SIM_LOG_ERROR(_dev->arr._obj[8], 0, "Uncaught DML exception");
        handle = v625__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_after_write__8(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v626__ret_handle UNUSED  = 0;
        if (_DML_M_arr__bank_instrumentation_subscribe__register_after_write(_dev, 8, connection, offset, size, after_write, user_data, &v626__ret_handle))
        SIM_LOG_ERROR(_dev->arr._obj[8], 0, "Uncaught DML exception");
        handle = v626__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_before_read__8(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v627__ret_handle UNUSED  = 0;
        if (_DML_M_arr__bank_instrumentation_subscribe__register_before_read(_dev, 8, connection, offset, size, before_read, user_data, &v627__ret_handle))
        SIM_LOG_ERROR(_dev->arr._obj[8], 0, "Uncaught DML exception");
        handle = v627__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_before_write__8(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v628__ret_handle UNUSED  = 0;
        if (_DML_M_arr__bank_instrumentation_subscribe__register_before_write(_dev, 8, connection, offset, size, before_write, user_data, &v628__ret_handle))
        SIM_LOG_ERROR(_dev->arr._obj[8], 0, "Uncaught DML exception");
        handle = v628__ret_handle;
    }
    return handle;
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__remove_callback__8(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__bank_instrumentation_subscribe__remove_callback(_dev, 8, callback))
    SIM_LOG_ERROR(_dev->arr._obj[8], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__remove_connection_callbacks__8(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, 8, connection))
    SIM_LOG_ERROR(_dev->arr._obj[8], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__disable_connection_callbacks__9(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, 9, connection))
    SIM_LOG_ERROR(_dev->arr._obj[9], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__enable_connection_callbacks__9(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, 9, connection))
    SIM_LOG_ERROR(_dev->arr._obj[9], 0, "Uncaught DML exception");
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_after_read__9(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v633__ret_handle UNUSED  = 0;
        if (_DML_M_arr__bank_instrumentation_subscribe__register_after_read(_dev, 9, connection, offset, size, after_read, user_data, &v633__ret_handle))
        SIM_LOG_ERROR(_dev->arr._obj[9], 0, "Uncaught DML exception");
        handle = v633__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_after_write__9(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v634__ret_handle UNUSED  = 0;
        if (_DML_M_arr__bank_instrumentation_subscribe__register_after_write(_dev, 9, connection, offset, size, after_write, user_data, &v634__ret_handle))
        SIM_LOG_ERROR(_dev->arr._obj[9], 0, "Uncaught DML exception");
        handle = v634__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_before_read__9(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v635__ret_handle UNUSED  = 0;
        if (_DML_M_arr__bank_instrumentation_subscribe__register_before_read(_dev, 9, connection, offset, size, before_read, user_data, &v635__ret_handle))
        SIM_LOG_ERROR(_dev->arr._obj[9], 0, "Uncaught DML exception");
        handle = v635__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_before_write__9(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v636__ret_handle UNUSED  = 0;
        if (_DML_M_arr__bank_instrumentation_subscribe__register_before_write(_dev, 9, connection, offset, size, before_write, user_data, &v636__ret_handle))
        SIM_LOG_ERROR(_dev->arr._obj[9], 0, "Uncaught DML exception");
        handle = v636__ret_handle;
    }
    return handle;
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__remove_callback__9(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__bank_instrumentation_subscribe__remove_callback(_dev, 9, callback))
    SIM_LOG_ERROR(_dev->arr._obj[9], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__remove_connection_callbacks__9(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, 9, connection))
    SIM_LOG_ERROR(_dev->arr._obj[9], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__disable_connection_callbacks__10(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, 10, connection))
    SIM_LOG_ERROR(_dev->arr._obj[10], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__enable_connection_callbacks__10(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, 10, connection))
    SIM_LOG_ERROR(_dev->arr._obj[10], 0, "Uncaught DML exception");
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_after_read__10(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v641__ret_handle UNUSED  = 0;
        if (_DML_M_arr__bank_instrumentation_subscribe__register_after_read(_dev, 10, connection, offset, size, after_read, user_data, &v641__ret_handle))
        SIM_LOG_ERROR(_dev->arr._obj[10], 0, "Uncaught DML exception");
        handle = v641__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_after_write__10(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v642__ret_handle UNUSED  = 0;
        if (_DML_M_arr__bank_instrumentation_subscribe__register_after_write(_dev, 10, connection, offset, size, after_write, user_data, &v642__ret_handle))
        SIM_LOG_ERROR(_dev->arr._obj[10], 0, "Uncaught DML exception");
        handle = v642__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_before_read__10(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v643__ret_handle UNUSED  = 0;
        if (_DML_M_arr__bank_instrumentation_subscribe__register_before_read(_dev, 10, connection, offset, size, before_read, user_data, &v643__ret_handle))
        SIM_LOG_ERROR(_dev->arr._obj[10], 0, "Uncaught DML exception");
        handle = v643__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_before_write__10(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v644__ret_handle UNUSED  = 0;
        if (_DML_M_arr__bank_instrumentation_subscribe__register_before_write(_dev, 10, connection, offset, size, before_write, user_data, &v644__ret_handle))
        SIM_LOG_ERROR(_dev->arr._obj[10], 0, "Uncaught DML exception");
        handle = v644__ret_handle;
    }
    return handle;
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__remove_callback__10(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__bank_instrumentation_subscribe__remove_callback(_dev, 10, callback))
    SIM_LOG_ERROR(_dev->arr._obj[10], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__remove_connection_callbacks__10(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, 10, connection))
    SIM_LOG_ERROR(_dev->arr._obj[10], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__disable_connection_callbacks__11(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, 11, connection))
    SIM_LOG_ERROR(_dev->arr._obj[11], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__enable_connection_callbacks__11(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, 11, connection))
    SIM_LOG_ERROR(_dev->arr._obj[11], 0, "Uncaught DML exception");
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_after_read__11(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v649__ret_handle UNUSED  = 0;
        if (_DML_M_arr__bank_instrumentation_subscribe__register_after_read(_dev, 11, connection, offset, size, after_read, user_data, &v649__ret_handle))
        SIM_LOG_ERROR(_dev->arr._obj[11], 0, "Uncaught DML exception");
        handle = v649__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_after_write__11(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v650__ret_handle UNUSED  = 0;
        if (_DML_M_arr__bank_instrumentation_subscribe__register_after_write(_dev, 11, connection, offset, size, after_write, user_data, &v650__ret_handle))
        SIM_LOG_ERROR(_dev->arr._obj[11], 0, "Uncaught DML exception");
        handle = v650__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_before_read__11(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v651__ret_handle UNUSED  = 0;
        if (_DML_M_arr__bank_instrumentation_subscribe__register_before_read(_dev, 11, connection, offset, size, before_read, user_data, &v651__ret_handle))
        SIM_LOG_ERROR(_dev->arr._obj[11], 0, "Uncaught DML exception");
        handle = v651__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_before_write__11(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v652__ret_handle UNUSED  = 0;
        if (_DML_M_arr__bank_instrumentation_subscribe__register_before_write(_dev, 11, connection, offset, size, before_write, user_data, &v652__ret_handle))
        SIM_LOG_ERROR(_dev->arr._obj[11], 0, "Uncaught DML exception");
        handle = v652__ret_handle;
    }
    return handle;
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__remove_callback__11(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__bank_instrumentation_subscribe__remove_callback(_dev, 11, callback))
    SIM_LOG_ERROR(_dev->arr._obj[11], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__remove_connection_callbacks__11(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, 11, connection))
    SIM_LOG_ERROR(_dev->arr._obj[11], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__disable_connection_callbacks__12(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, 12, connection))
    SIM_LOG_ERROR(_dev->arr._obj[12], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__enable_connection_callbacks__12(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, 12, connection))
    SIM_LOG_ERROR(_dev->arr._obj[12], 0, "Uncaught DML exception");
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_after_read__12(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v657__ret_handle UNUSED  = 0;
        if (_DML_M_arr__bank_instrumentation_subscribe__register_after_read(_dev, 12, connection, offset, size, after_read, user_data, &v657__ret_handle))
        SIM_LOG_ERROR(_dev->arr._obj[12], 0, "Uncaught DML exception");
        handle = v657__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_after_write__12(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v658__ret_handle UNUSED  = 0;
        if (_DML_M_arr__bank_instrumentation_subscribe__register_after_write(_dev, 12, connection, offset, size, after_write, user_data, &v658__ret_handle))
        SIM_LOG_ERROR(_dev->arr._obj[12], 0, "Uncaught DML exception");
        handle = v658__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_before_read__12(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v659__ret_handle UNUSED  = 0;
        if (_DML_M_arr__bank_instrumentation_subscribe__register_before_read(_dev, 12, connection, offset, size, before_read, user_data, &v659__ret_handle))
        SIM_LOG_ERROR(_dev->arr._obj[12], 0, "Uncaught DML exception");
        handle = v659__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_before_write__12(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v660__ret_handle UNUSED  = 0;
        if (_DML_M_arr__bank_instrumentation_subscribe__register_before_write(_dev, 12, connection, offset, size, before_write, user_data, &v660__ret_handle))
        SIM_LOG_ERROR(_dev->arr._obj[12], 0, "Uncaught DML exception");
        handle = v660__ret_handle;
    }
    return handle;
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__remove_callback__12(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__bank_instrumentation_subscribe__remove_callback(_dev, 12, callback))
    SIM_LOG_ERROR(_dev->arr._obj[12], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__remove_connection_callbacks__12(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, 12, connection))
    SIM_LOG_ERROR(_dev->arr._obj[12], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__disable_connection_callbacks__13(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, 13, connection))
    SIM_LOG_ERROR(_dev->arr._obj[13], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__enable_connection_callbacks__13(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, 13, connection))
    SIM_LOG_ERROR(_dev->arr._obj[13], 0, "Uncaught DML exception");
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_after_read__13(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v665__ret_handle UNUSED  = 0;
        if (_DML_M_arr__bank_instrumentation_subscribe__register_after_read(_dev, 13, connection, offset, size, after_read, user_data, &v665__ret_handle))
        SIM_LOG_ERROR(_dev->arr._obj[13], 0, "Uncaught DML exception");
        handle = v665__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_after_write__13(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v666__ret_handle UNUSED  = 0;
        if (_DML_M_arr__bank_instrumentation_subscribe__register_after_write(_dev, 13, connection, offset, size, after_write, user_data, &v666__ret_handle))
        SIM_LOG_ERROR(_dev->arr._obj[13], 0, "Uncaught DML exception");
        handle = v666__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_before_read__13(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v667__ret_handle UNUSED  = 0;
        if (_DML_M_arr__bank_instrumentation_subscribe__register_before_read(_dev, 13, connection, offset, size, before_read, user_data, &v667__ret_handle))
        SIM_LOG_ERROR(_dev->arr._obj[13], 0, "Uncaught DML exception");
        handle = v667__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_before_write__13(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v668__ret_handle UNUSED  = 0;
        if (_DML_M_arr__bank_instrumentation_subscribe__register_before_write(_dev, 13, connection, offset, size, before_write, user_data, &v668__ret_handle))
        SIM_LOG_ERROR(_dev->arr._obj[13], 0, "Uncaught DML exception");
        handle = v668__ret_handle;
    }
    return handle;
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__remove_callback__13(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__bank_instrumentation_subscribe__remove_callback(_dev, 13, callback))
    SIM_LOG_ERROR(_dev->arr._obj[13], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__remove_connection_callbacks__13(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, 13, connection))
    SIM_LOG_ERROR(_dev->arr._obj[13], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__disable_connection_callbacks__14(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, 14, connection))
    SIM_LOG_ERROR(_dev->arr._obj[14], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__enable_connection_callbacks__14(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, 14, connection))
    SIM_LOG_ERROR(_dev->arr._obj[14], 0, "Uncaught DML exception");
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_after_read__14(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v673__ret_handle UNUSED  = 0;
        if (_DML_M_arr__bank_instrumentation_subscribe__register_after_read(_dev, 14, connection, offset, size, after_read, user_data, &v673__ret_handle))
        SIM_LOG_ERROR(_dev->arr._obj[14], 0, "Uncaught DML exception");
        handle = v673__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_after_write__14(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v674__ret_handle UNUSED  = 0;
        if (_DML_M_arr__bank_instrumentation_subscribe__register_after_write(_dev, 14, connection, offset, size, after_write, user_data, &v674__ret_handle))
        SIM_LOG_ERROR(_dev->arr._obj[14], 0, "Uncaught DML exception");
        handle = v674__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_before_read__14(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v675__ret_handle UNUSED  = 0;
        if (_DML_M_arr__bank_instrumentation_subscribe__register_before_read(_dev, 14, connection, offset, size, before_read, user_data, &v675__ret_handle))
        SIM_LOG_ERROR(_dev->arr._obj[14], 0, "Uncaught DML exception");
        handle = v675__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_before_write__14(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v676__ret_handle UNUSED  = 0;
        if (_DML_M_arr__bank_instrumentation_subscribe__register_before_write(_dev, 14, connection, offset, size, before_write, user_data, &v676__ret_handle))
        SIM_LOG_ERROR(_dev->arr._obj[14], 0, "Uncaught DML exception");
        handle = v676__ret_handle;
    }
    return handle;
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__remove_callback__14(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__bank_instrumentation_subscribe__remove_callback(_dev, 14, callback))
    SIM_LOG_ERROR(_dev->arr._obj[14], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__remove_connection_callbacks__14(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, 14, connection))
    SIM_LOG_ERROR(_dev->arr._obj[14], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__disable_connection_callbacks__15(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, 15, connection))
    SIM_LOG_ERROR(_dev->arr._obj[15], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__enable_connection_callbacks__15(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, 15, connection))
    SIM_LOG_ERROR(_dev->arr._obj[15], 0, "Uncaught DML exception");
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_after_read__15(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v681__ret_handle UNUSED  = 0;
        if (_DML_M_arr__bank_instrumentation_subscribe__register_after_read(_dev, 15, connection, offset, size, after_read, user_data, &v681__ret_handle))
        SIM_LOG_ERROR(_dev->arr._obj[15], 0, "Uncaught DML exception");
        handle = v681__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_after_write__15(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v682__ret_handle UNUSED  = 0;
        if (_DML_M_arr__bank_instrumentation_subscribe__register_after_write(_dev, 15, connection, offset, size, after_write, user_data, &v682__ret_handle))
        SIM_LOG_ERROR(_dev->arr._obj[15], 0, "Uncaught DML exception");
        handle = v682__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_before_read__15(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v683__ret_handle UNUSED  = 0;
        if (_DML_M_arr__bank_instrumentation_subscribe__register_before_read(_dev, 15, connection, offset, size, before_read, user_data, &v683__ret_handle))
        SIM_LOG_ERROR(_dev->arr._obj[15], 0, "Uncaught DML exception");
        handle = v683__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_before_write__15(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v684__ret_handle UNUSED  = 0;
        if (_DML_M_arr__bank_instrumentation_subscribe__register_before_write(_dev, 15, connection, offset, size, before_write, user_data, &v684__ret_handle))
        SIM_LOG_ERROR(_dev->arr._obj[15], 0, "Uncaught DML exception");
        handle = v684__ret_handle;
    }
    return handle;
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__remove_callback__15(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__bank_instrumentation_subscribe__remove_callback(_dev, 15, callback))
    SIM_LOG_ERROR(_dev->arr._obj[15], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__remove_connection_callbacks__15(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, 15, connection))
    SIM_LOG_ERROR(_dev->arr._obj[15], 0, "Uncaught DML exception");
}

static attr_value_t _DML_PIFACE_arr__instrumentation_order__get_connections(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t connections;
    memset((void *)&connections, 0, sizeof(attr_value_t ));
    {
        attr_value_t v687__ret_connections UNUSED ;
        memset((void *)&v687__ret_connections, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__instrumentation_order__get_connections(_dev, (_portobj->indices)[0], &v687__ret_connections))
        SIM_LOG_ERROR(_dev->arr._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        connections = v687__ret_connections;
    }
    return connections;
}

static bool _DML_PIFACE_arr__instrumentation_order__move_before(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool success = 0;
    {
        bool v688__ret_success UNUSED  = 0;
        if (_DML_M_arr__instrumentation_order__move_before(_dev, (_portobj->indices)[0], connection, before, &v688__ret_success))
        SIM_LOG_ERROR(_dev->arr._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        success = v688__ret_success;
    }
    return success;
}

static attr_value_t _DML_IFACE_arr__instrumentation_order__get_connections__0(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t connections;
    memset((void *)&connections, 0, sizeof(attr_value_t ));
    {
        attr_value_t v689__ret_connections UNUSED ;
        memset((void *)&v689__ret_connections, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__instrumentation_order__get_connections(_dev, 0, &v689__ret_connections))
        SIM_LOG_ERROR(_dev->arr._obj[0], 0, "Uncaught DML exception");
        connections = v689__ret_connections;
    }
    return connections;
}

static bool _DML_IFACE_arr__instrumentation_order__move_before__0(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool success = 0;
    {
        bool v690__ret_success UNUSED  = 0;
        if (_DML_M_arr__instrumentation_order__move_before(_dev, 0, connection, before, &v690__ret_success))
        SIM_LOG_ERROR(_dev->arr._obj[0], 0, "Uncaught DML exception");
        success = v690__ret_success;
    }
    return success;
}

static attr_value_t _DML_IFACE_arr__instrumentation_order__get_connections__1(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t connections;
    memset((void *)&connections, 0, sizeof(attr_value_t ));
    {
        attr_value_t v691__ret_connections UNUSED ;
        memset((void *)&v691__ret_connections, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__instrumentation_order__get_connections(_dev, 1, &v691__ret_connections))
        SIM_LOG_ERROR(_dev->arr._obj[1], 0, "Uncaught DML exception");
        connections = v691__ret_connections;
    }
    return connections;
}

static bool _DML_IFACE_arr__instrumentation_order__move_before__1(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool success = 0;
    {
        bool v692__ret_success UNUSED  = 0;
        if (_DML_M_arr__instrumentation_order__move_before(_dev, 1, connection, before, &v692__ret_success))
        SIM_LOG_ERROR(_dev->arr._obj[1], 0, "Uncaught DML exception");
        success = v692__ret_success;
    }
    return success;
}

static attr_value_t _DML_IFACE_arr__instrumentation_order__get_connections__2(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t connections;
    memset((void *)&connections, 0, sizeof(attr_value_t ));
    {
        attr_value_t v693__ret_connections UNUSED ;
        memset((void *)&v693__ret_connections, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__instrumentation_order__get_connections(_dev, 2, &v693__ret_connections))
        SIM_LOG_ERROR(_dev->arr._obj[2], 0, "Uncaught DML exception");
        connections = v693__ret_connections;
    }
    return connections;
}

static bool _DML_IFACE_arr__instrumentation_order__move_before__2(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool success = 0;
    {
        bool v694__ret_success UNUSED  = 0;
        if (_DML_M_arr__instrumentation_order__move_before(_dev, 2, connection, before, &v694__ret_success))
        SIM_LOG_ERROR(_dev->arr._obj[2], 0, "Uncaught DML exception");
        success = v694__ret_success;
    }
    return success;
}

static attr_value_t _DML_IFACE_arr__instrumentation_order__get_connections__3(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t connections;
    memset((void *)&connections, 0, sizeof(attr_value_t ));
    {
        attr_value_t v695__ret_connections UNUSED ;
        memset((void *)&v695__ret_connections, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__instrumentation_order__get_connections(_dev, 3, &v695__ret_connections))
        SIM_LOG_ERROR(_dev->arr._obj[3], 0, "Uncaught DML exception");
        connections = v695__ret_connections;
    }
    return connections;
}

static bool _DML_IFACE_arr__instrumentation_order__move_before__3(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool success = 0;
    {
        bool v696__ret_success UNUSED  = 0;
        if (_DML_M_arr__instrumentation_order__move_before(_dev, 3, connection, before, &v696__ret_success))
        SIM_LOG_ERROR(_dev->arr._obj[3], 0, "Uncaught DML exception");
        success = v696__ret_success;
    }
    return success;
}

static attr_value_t _DML_IFACE_arr__instrumentation_order__get_connections__4(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t connections;
    memset((void *)&connections, 0, sizeof(attr_value_t ));
    {
        attr_value_t v697__ret_connections UNUSED ;
        memset((void *)&v697__ret_connections, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__instrumentation_order__get_connections(_dev, 4, &v697__ret_connections))
        SIM_LOG_ERROR(_dev->arr._obj[4], 0, "Uncaught DML exception");
        connections = v697__ret_connections;
    }
    return connections;
}

static bool _DML_IFACE_arr__instrumentation_order__move_before__4(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool success = 0;
    {
        bool v698__ret_success UNUSED  = 0;
        if (_DML_M_arr__instrumentation_order__move_before(_dev, 4, connection, before, &v698__ret_success))
        SIM_LOG_ERROR(_dev->arr._obj[4], 0, "Uncaught DML exception");
        success = v698__ret_success;
    }
    return success;
}

static attr_value_t _DML_IFACE_arr__instrumentation_order__get_connections__5(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t connections;
    memset((void *)&connections, 0, sizeof(attr_value_t ));
    {
        attr_value_t v699__ret_connections UNUSED ;
        memset((void *)&v699__ret_connections, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__instrumentation_order__get_connections(_dev, 5, &v699__ret_connections))
        SIM_LOG_ERROR(_dev->arr._obj[5], 0, "Uncaught DML exception");
        connections = v699__ret_connections;
    }
    return connections;
}

static bool _DML_IFACE_arr__instrumentation_order__move_before__5(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool success = 0;
    {
        bool v700__ret_success UNUSED  = 0;
        if (_DML_M_arr__instrumentation_order__move_before(_dev, 5, connection, before, &v700__ret_success))
        SIM_LOG_ERROR(_dev->arr._obj[5], 0, "Uncaught DML exception");
        success = v700__ret_success;
    }
    return success;
}

static attr_value_t _DML_IFACE_arr__instrumentation_order__get_connections__6(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t connections;
    memset((void *)&connections, 0, sizeof(attr_value_t ));
    {
        attr_value_t v701__ret_connections UNUSED ;
        memset((void *)&v701__ret_connections, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__instrumentation_order__get_connections(_dev, 6, &v701__ret_connections))
        SIM_LOG_ERROR(_dev->arr._obj[6], 0, "Uncaught DML exception");
        connections = v701__ret_connections;
    }
    return connections;
}

static bool _DML_IFACE_arr__instrumentation_order__move_before__6(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool success = 0;
    {
        bool v702__ret_success UNUSED  = 0;
        if (_DML_M_arr__instrumentation_order__move_before(_dev, 6, connection, before, &v702__ret_success))
        SIM_LOG_ERROR(_dev->arr._obj[6], 0, "Uncaught DML exception");
        success = v702__ret_success;
    }
    return success;
}

static attr_value_t _DML_IFACE_arr__instrumentation_order__get_connections__7(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t connections;
    memset((void *)&connections, 0, sizeof(attr_value_t ));
    {
        attr_value_t v703__ret_connections UNUSED ;
        memset((void *)&v703__ret_connections, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__instrumentation_order__get_connections(_dev, 7, &v703__ret_connections))
        SIM_LOG_ERROR(_dev->arr._obj[7], 0, "Uncaught DML exception");
        connections = v703__ret_connections;
    }
    return connections;
}

static bool _DML_IFACE_arr__instrumentation_order__move_before__7(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool success = 0;
    {
        bool v704__ret_success UNUSED  = 0;
        if (_DML_M_arr__instrumentation_order__move_before(_dev, 7, connection, before, &v704__ret_success))
        SIM_LOG_ERROR(_dev->arr._obj[7], 0, "Uncaught DML exception");
        success = v704__ret_success;
    }
    return success;
}

static attr_value_t _DML_IFACE_arr__instrumentation_order__get_connections__8(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t connections;
    memset((void *)&connections, 0, sizeof(attr_value_t ));
    {
        attr_value_t v705__ret_connections UNUSED ;
        memset((void *)&v705__ret_connections, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__instrumentation_order__get_connections(_dev, 8, &v705__ret_connections))
        SIM_LOG_ERROR(_dev->arr._obj[8], 0, "Uncaught DML exception");
        connections = v705__ret_connections;
    }
    return connections;
}

static bool _DML_IFACE_arr__instrumentation_order__move_before__8(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool success = 0;
    {
        bool v706__ret_success UNUSED  = 0;
        if (_DML_M_arr__instrumentation_order__move_before(_dev, 8, connection, before, &v706__ret_success))
        SIM_LOG_ERROR(_dev->arr._obj[8], 0, "Uncaught DML exception");
        success = v706__ret_success;
    }
    return success;
}

static attr_value_t _DML_IFACE_arr__instrumentation_order__get_connections__9(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t connections;
    memset((void *)&connections, 0, sizeof(attr_value_t ));
    {
        attr_value_t v707__ret_connections UNUSED ;
        memset((void *)&v707__ret_connections, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__instrumentation_order__get_connections(_dev, 9, &v707__ret_connections))
        SIM_LOG_ERROR(_dev->arr._obj[9], 0, "Uncaught DML exception");
        connections = v707__ret_connections;
    }
    return connections;
}

static bool _DML_IFACE_arr__instrumentation_order__move_before__9(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool success = 0;
    {
        bool v708__ret_success UNUSED  = 0;
        if (_DML_M_arr__instrumentation_order__move_before(_dev, 9, connection, before, &v708__ret_success))
        SIM_LOG_ERROR(_dev->arr._obj[9], 0, "Uncaught DML exception");
        success = v708__ret_success;
    }
    return success;
}

static attr_value_t _DML_IFACE_arr__instrumentation_order__get_connections__10(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t connections;
    memset((void *)&connections, 0, sizeof(attr_value_t ));
    {
        attr_value_t v709__ret_connections UNUSED ;
        memset((void *)&v709__ret_connections, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__instrumentation_order__get_connections(_dev, 10, &v709__ret_connections))
        SIM_LOG_ERROR(_dev->arr._obj[10], 0, "Uncaught DML exception");
        connections = v709__ret_connections;
    }
    return connections;
}

static bool _DML_IFACE_arr__instrumentation_order__move_before__10(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool success = 0;
    {
        bool v710__ret_success UNUSED  = 0;
        if (_DML_M_arr__instrumentation_order__move_before(_dev, 10, connection, before, &v710__ret_success))
        SIM_LOG_ERROR(_dev->arr._obj[10], 0, "Uncaught DML exception");
        success = v710__ret_success;
    }
    return success;
}

static attr_value_t _DML_IFACE_arr__instrumentation_order__get_connections__11(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t connections;
    memset((void *)&connections, 0, sizeof(attr_value_t ));
    {
        attr_value_t v711__ret_connections UNUSED ;
        memset((void *)&v711__ret_connections, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__instrumentation_order__get_connections(_dev, 11, &v711__ret_connections))
        SIM_LOG_ERROR(_dev->arr._obj[11], 0, "Uncaught DML exception");
        connections = v711__ret_connections;
    }
    return connections;
}

static bool _DML_IFACE_arr__instrumentation_order__move_before__11(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool success = 0;
    {
        bool v712__ret_success UNUSED  = 0;
        if (_DML_M_arr__instrumentation_order__move_before(_dev, 11, connection, before, &v712__ret_success))
        SIM_LOG_ERROR(_dev->arr._obj[11], 0, "Uncaught DML exception");
        success = v712__ret_success;
    }
    return success;
}

static attr_value_t _DML_IFACE_arr__instrumentation_order__get_connections__12(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t connections;
    memset((void *)&connections, 0, sizeof(attr_value_t ));
    {
        attr_value_t v713__ret_connections UNUSED ;
        memset((void *)&v713__ret_connections, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__instrumentation_order__get_connections(_dev, 12, &v713__ret_connections))
        SIM_LOG_ERROR(_dev->arr._obj[12], 0, "Uncaught DML exception");
        connections = v713__ret_connections;
    }
    return connections;
}

static bool _DML_IFACE_arr__instrumentation_order__move_before__12(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool success = 0;
    {
        bool v714__ret_success UNUSED  = 0;
        if (_DML_M_arr__instrumentation_order__move_before(_dev, 12, connection, before, &v714__ret_success))
        SIM_LOG_ERROR(_dev->arr._obj[12], 0, "Uncaught DML exception");
        success = v714__ret_success;
    }
    return success;
}

static attr_value_t _DML_IFACE_arr__instrumentation_order__get_connections__13(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t connections;
    memset((void *)&connections, 0, sizeof(attr_value_t ));
    {
        attr_value_t v715__ret_connections UNUSED ;
        memset((void *)&v715__ret_connections, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__instrumentation_order__get_connections(_dev, 13, &v715__ret_connections))
        SIM_LOG_ERROR(_dev->arr._obj[13], 0, "Uncaught DML exception");
        connections = v715__ret_connections;
    }
    return connections;
}

static bool _DML_IFACE_arr__instrumentation_order__move_before__13(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool success = 0;
    {
        bool v716__ret_success UNUSED  = 0;
        if (_DML_M_arr__instrumentation_order__move_before(_dev, 13, connection, before, &v716__ret_success))
        SIM_LOG_ERROR(_dev->arr._obj[13], 0, "Uncaught DML exception");
        success = v716__ret_success;
    }
    return success;
}

static attr_value_t _DML_IFACE_arr__instrumentation_order__get_connections__14(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t connections;
    memset((void *)&connections, 0, sizeof(attr_value_t ));
    {
        attr_value_t v717__ret_connections UNUSED ;
        memset((void *)&v717__ret_connections, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__instrumentation_order__get_connections(_dev, 14, &v717__ret_connections))
        SIM_LOG_ERROR(_dev->arr._obj[14], 0, "Uncaught DML exception");
        connections = v717__ret_connections;
    }
    return connections;
}

static bool _DML_IFACE_arr__instrumentation_order__move_before__14(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool success = 0;
    {
        bool v718__ret_success UNUSED  = 0;
        if (_DML_M_arr__instrumentation_order__move_before(_dev, 14, connection, before, &v718__ret_success))
        SIM_LOG_ERROR(_dev->arr._obj[14], 0, "Uncaught DML exception");
        success = v718__ret_success;
    }
    return success;
}

static attr_value_t _DML_IFACE_arr__instrumentation_order__get_connections__15(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t connections;
    memset((void *)&connections, 0, sizeof(attr_value_t ));
    {
        attr_value_t v719__ret_connections UNUSED ;
        memset((void *)&v719__ret_connections, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__instrumentation_order__get_connections(_dev, 15, &v719__ret_connections))
        SIM_LOG_ERROR(_dev->arr._obj[15], 0, "Uncaught DML exception");
        connections = v719__ret_connections;
    }
    return connections;
}

static bool _DML_IFACE_arr__instrumentation_order__move_before__15(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool success = 0;
    {
        bool v720__ret_success UNUSED  = 0;
        if (_DML_M_arr__instrumentation_order__move_before(_dev, 15, connection, before, &v720__ret_success))
        SIM_LOG_ERROR(_dev->arr._obj[15], 0, "Uncaught DML exception");
        success = v720__ret_success;
    }
    return success;
}

static attr_value_t _DML_PIFACE_arr__int_register__all_registers(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t vals;
    memset((void *)&vals, 0, sizeof(attr_value_t ));
    {
        attr_value_t v721__ret_vals UNUSED ;
        memset((void *)&v721__ret_vals, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__int_register__all_registers(_dev, (_portobj->indices)[0], &v721__ret_vals))
        SIM_LOG_ERROR(_dev->arr._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        vals = v721__ret_vals;
    }
    return vals;
}

static char const *_DML_PIFACE_arr__int_register__get_name(conf_object_t *_obj, int num)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    char const *name = NULL;
    {
        char const *v722__ret_name UNUSED  = NULL;
        if (_DML_M_arr__int_register__get_name(_dev, (_portobj->indices)[0], num, &v722__ret_name))
        SIM_LOG_ERROR(_dev->arr._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        name = v722__ret_name;
    }
    return name;
}

static int _DML_PIFACE_arr__int_register__get_number(conf_object_t *_obj, char const *name)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    int num = 0;
    {
        int v723__ret_num UNUSED  = 0;
        if (_DML_M_arr__int_register__get_number(_dev, (_portobj->indices)[0], name, &v723__ret_num))
        SIM_LOG_ERROR(_dev->arr._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        num = v723__ret_num;
    }
    return num;
}

static uint64 _DML_PIFACE_arr__int_register__read(conf_object_t *_obj, int num)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint64 val = 0;
    {
        uint64 v724__ret_val UNUSED  = 0;
        if (_DML_M_arr__int_register__read(_dev, (_portobj->indices)[0], num, &v724__ret_val))
        SIM_LOG_ERROR(_dev->arr._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        val = v724__ret_val;
    }
    return val;
}

static int _DML_PIFACE_arr__int_register__register_info(conf_object_t *_obj, int reg, ireg_info_t reqinfo)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    int info = 0;
    {
        int v725__ret_info UNUSED  = 0;
        if (_DML_M_arr__int_register__register_info(_dev, (_portobj->indices)[0], reg, reqinfo, &v725__ret_info))
        SIM_LOG_ERROR(_dev->arr._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        info = v725__ret_info;
    }
    return info;
}

static void  _DML_PIFACE_arr__int_register__write(conf_object_t *_obj, int num, uint64 val)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_arr__int_register__write(_dev, (_portobj->indices)[0], num, val))
    SIM_LOG_ERROR(_dev->arr._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
}

static attr_value_t _DML_IFACE_arr__int_register__all_registers__0(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t vals;
    memset((void *)&vals, 0, sizeof(attr_value_t ));
    {
        attr_value_t v727__ret_vals UNUSED ;
        memset((void *)&v727__ret_vals, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__int_register__all_registers(_dev, 0, &v727__ret_vals))
        SIM_LOG_ERROR(_dev->arr._obj[0], 0, "Uncaught DML exception");
        vals = v727__ret_vals;
    }
    return vals;
}

static char const *_DML_IFACE_arr__int_register__get_name__0(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *name = NULL;
    {
        char const *v728__ret_name UNUSED  = NULL;
        if (_DML_M_arr__int_register__get_name(_dev, 0, num, &v728__ret_name))
        SIM_LOG_ERROR(_dev->arr._obj[0], 0, "Uncaught DML exception");
        name = v728__ret_name;
    }
    return name;
}

static int _DML_IFACE_arr__int_register__get_number__0(conf_object_t *_obj, char const *name)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int num = 0;
    {
        int v729__ret_num UNUSED  = 0;
        if (_DML_M_arr__int_register__get_number(_dev, 0, name, &v729__ret_num))
        SIM_LOG_ERROR(_dev->arr._obj[0], 0, "Uncaught DML exception");
        num = v729__ret_num;
    }
    return num;
}

static uint64 _DML_IFACE_arr__int_register__read__0(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v730__ret_val UNUSED  = 0;
        if (_DML_M_arr__int_register__read(_dev, 0, num, &v730__ret_val))
        SIM_LOG_ERROR(_dev->arr._obj[0], 0, "Uncaught DML exception");
        val = v730__ret_val;
    }
    return val;
}

static int _DML_IFACE_arr__int_register__register_info__0(conf_object_t *_obj, int reg, ireg_info_t reqinfo)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int info = 0;
    {
        int v731__ret_info UNUSED  = 0;
        if (_DML_M_arr__int_register__register_info(_dev, 0, reg, reqinfo, &v731__ret_info))
        SIM_LOG_ERROR(_dev->arr._obj[0], 0, "Uncaught DML exception");
        info = v731__ret_info;
    }
    return info;
}

static void  _DML_IFACE_arr__int_register__write__0(conf_object_t *_obj, int num, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__int_register__write(_dev, 0, num, val))
    SIM_LOG_ERROR(_dev->arr._obj[0], 0, "Uncaught DML exception");
}

static attr_value_t _DML_IFACE_arr__int_register__all_registers__1(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t vals;
    memset((void *)&vals, 0, sizeof(attr_value_t ));
    {
        attr_value_t v733__ret_vals UNUSED ;
        memset((void *)&v733__ret_vals, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__int_register__all_registers(_dev, 1, &v733__ret_vals))
        SIM_LOG_ERROR(_dev->arr._obj[1], 0, "Uncaught DML exception");
        vals = v733__ret_vals;
    }
    return vals;
}

static char const *_DML_IFACE_arr__int_register__get_name__1(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *name = NULL;
    {
        char const *v734__ret_name UNUSED  = NULL;
        if (_DML_M_arr__int_register__get_name(_dev, 1, num, &v734__ret_name))
        SIM_LOG_ERROR(_dev->arr._obj[1], 0, "Uncaught DML exception");
        name = v734__ret_name;
    }
    return name;
}

static int _DML_IFACE_arr__int_register__get_number__1(conf_object_t *_obj, char const *name)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int num = 0;
    {
        int v735__ret_num UNUSED  = 0;
        if (_DML_M_arr__int_register__get_number(_dev, 1, name, &v735__ret_num))
        SIM_LOG_ERROR(_dev->arr._obj[1], 0, "Uncaught DML exception");
        num = v735__ret_num;
    }
    return num;
}

static uint64 _DML_IFACE_arr__int_register__read__1(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v736__ret_val UNUSED  = 0;
        if (_DML_M_arr__int_register__read(_dev, 1, num, &v736__ret_val))
        SIM_LOG_ERROR(_dev->arr._obj[1], 0, "Uncaught DML exception");
        val = v736__ret_val;
    }
    return val;
}

static int _DML_IFACE_arr__int_register__register_info__1(conf_object_t *_obj, int reg, ireg_info_t reqinfo)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int info = 0;
    {
        int v737__ret_info UNUSED  = 0;
        if (_DML_M_arr__int_register__register_info(_dev, 1, reg, reqinfo, &v737__ret_info))
        SIM_LOG_ERROR(_dev->arr._obj[1], 0, "Uncaught DML exception");
        info = v737__ret_info;
    }
    return info;
}

static void  _DML_IFACE_arr__int_register__write__1(conf_object_t *_obj, int num, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__int_register__write(_dev, 1, num, val))
    SIM_LOG_ERROR(_dev->arr._obj[1], 0, "Uncaught DML exception");
}

static attr_value_t _DML_IFACE_arr__int_register__all_registers__2(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t vals;
    memset((void *)&vals, 0, sizeof(attr_value_t ));
    {
        attr_value_t v739__ret_vals UNUSED ;
        memset((void *)&v739__ret_vals, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__int_register__all_registers(_dev, 2, &v739__ret_vals))
        SIM_LOG_ERROR(_dev->arr._obj[2], 0, "Uncaught DML exception");
        vals = v739__ret_vals;
    }
    return vals;
}

static char const *_DML_IFACE_arr__int_register__get_name__2(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *name = NULL;
    {
        char const *v740__ret_name UNUSED  = NULL;
        if (_DML_M_arr__int_register__get_name(_dev, 2, num, &v740__ret_name))
        SIM_LOG_ERROR(_dev->arr._obj[2], 0, "Uncaught DML exception");
        name = v740__ret_name;
    }
    return name;
}

static int _DML_IFACE_arr__int_register__get_number__2(conf_object_t *_obj, char const *name)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int num = 0;
    {
        int v741__ret_num UNUSED  = 0;
        if (_DML_M_arr__int_register__get_number(_dev, 2, name, &v741__ret_num))
        SIM_LOG_ERROR(_dev->arr._obj[2], 0, "Uncaught DML exception");
        num = v741__ret_num;
    }
    return num;
}

static uint64 _DML_IFACE_arr__int_register__read__2(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v742__ret_val UNUSED  = 0;
        if (_DML_M_arr__int_register__read(_dev, 2, num, &v742__ret_val))
        SIM_LOG_ERROR(_dev->arr._obj[2], 0, "Uncaught DML exception");
        val = v742__ret_val;
    }
    return val;
}

static int _DML_IFACE_arr__int_register__register_info__2(conf_object_t *_obj, int reg, ireg_info_t reqinfo)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int info = 0;
    {
        int v743__ret_info UNUSED  = 0;
        if (_DML_M_arr__int_register__register_info(_dev, 2, reg, reqinfo, &v743__ret_info))
        SIM_LOG_ERROR(_dev->arr._obj[2], 0, "Uncaught DML exception");
        info = v743__ret_info;
    }
    return info;
}

static void  _DML_IFACE_arr__int_register__write__2(conf_object_t *_obj, int num, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__int_register__write(_dev, 2, num, val))
    SIM_LOG_ERROR(_dev->arr._obj[2], 0, "Uncaught DML exception");
}

static attr_value_t _DML_IFACE_arr__int_register__all_registers__3(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t vals;
    memset((void *)&vals, 0, sizeof(attr_value_t ));
    {
        attr_value_t v745__ret_vals UNUSED ;
        memset((void *)&v745__ret_vals, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__int_register__all_registers(_dev, 3, &v745__ret_vals))
        SIM_LOG_ERROR(_dev->arr._obj[3], 0, "Uncaught DML exception");
        vals = v745__ret_vals;
    }
    return vals;
}

static char const *_DML_IFACE_arr__int_register__get_name__3(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *name = NULL;
    {
        char const *v746__ret_name UNUSED  = NULL;
        if (_DML_M_arr__int_register__get_name(_dev, 3, num, &v746__ret_name))
        SIM_LOG_ERROR(_dev->arr._obj[3], 0, "Uncaught DML exception");
        name = v746__ret_name;
    }
    return name;
}

static int _DML_IFACE_arr__int_register__get_number__3(conf_object_t *_obj, char const *name)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int num = 0;
    {
        int v747__ret_num UNUSED  = 0;
        if (_DML_M_arr__int_register__get_number(_dev, 3, name, &v747__ret_num))
        SIM_LOG_ERROR(_dev->arr._obj[3], 0, "Uncaught DML exception");
        num = v747__ret_num;
    }
    return num;
}

static uint64 _DML_IFACE_arr__int_register__read__3(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v748__ret_val UNUSED  = 0;
        if (_DML_M_arr__int_register__read(_dev, 3, num, &v748__ret_val))
        SIM_LOG_ERROR(_dev->arr._obj[3], 0, "Uncaught DML exception");
        val = v748__ret_val;
    }
    return val;
}

static int _DML_IFACE_arr__int_register__register_info__3(conf_object_t *_obj, int reg, ireg_info_t reqinfo)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int info = 0;
    {
        int v749__ret_info UNUSED  = 0;
        if (_DML_M_arr__int_register__register_info(_dev, 3, reg, reqinfo, &v749__ret_info))
        SIM_LOG_ERROR(_dev->arr._obj[3], 0, "Uncaught DML exception");
        info = v749__ret_info;
    }
    return info;
}

static void  _DML_IFACE_arr__int_register__write__3(conf_object_t *_obj, int num, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__int_register__write(_dev, 3, num, val))
    SIM_LOG_ERROR(_dev->arr._obj[3], 0, "Uncaught DML exception");
}

static attr_value_t _DML_IFACE_arr__int_register__all_registers__4(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t vals;
    memset((void *)&vals, 0, sizeof(attr_value_t ));
    {
        attr_value_t v751__ret_vals UNUSED ;
        memset((void *)&v751__ret_vals, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__int_register__all_registers(_dev, 4, &v751__ret_vals))
        SIM_LOG_ERROR(_dev->arr._obj[4], 0, "Uncaught DML exception");
        vals = v751__ret_vals;
    }
    return vals;
}

static char const *_DML_IFACE_arr__int_register__get_name__4(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *name = NULL;
    {
        char const *v752__ret_name UNUSED  = NULL;
        if (_DML_M_arr__int_register__get_name(_dev, 4, num, &v752__ret_name))
        SIM_LOG_ERROR(_dev->arr._obj[4], 0, "Uncaught DML exception");
        name = v752__ret_name;
    }
    return name;
}

static int _DML_IFACE_arr__int_register__get_number__4(conf_object_t *_obj, char const *name)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int num = 0;
    {
        int v753__ret_num UNUSED  = 0;
        if (_DML_M_arr__int_register__get_number(_dev, 4, name, &v753__ret_num))
        SIM_LOG_ERROR(_dev->arr._obj[4], 0, "Uncaught DML exception");
        num = v753__ret_num;
    }
    return num;
}

static uint64 _DML_IFACE_arr__int_register__read__4(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v754__ret_val UNUSED  = 0;
        if (_DML_M_arr__int_register__read(_dev, 4, num, &v754__ret_val))
        SIM_LOG_ERROR(_dev->arr._obj[4], 0, "Uncaught DML exception");
        val = v754__ret_val;
    }
    return val;
}

static int _DML_IFACE_arr__int_register__register_info__4(conf_object_t *_obj, int reg, ireg_info_t reqinfo)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int info = 0;
    {
        int v755__ret_info UNUSED  = 0;
        if (_DML_M_arr__int_register__register_info(_dev, 4, reg, reqinfo, &v755__ret_info))
        SIM_LOG_ERROR(_dev->arr._obj[4], 0, "Uncaught DML exception");
        info = v755__ret_info;
    }
    return info;
}

static void  _DML_IFACE_arr__int_register__write__4(conf_object_t *_obj, int num, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__int_register__write(_dev, 4, num, val))
    SIM_LOG_ERROR(_dev->arr._obj[4], 0, "Uncaught DML exception");
}

static attr_value_t _DML_IFACE_arr__int_register__all_registers__5(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t vals;
    memset((void *)&vals, 0, sizeof(attr_value_t ));
    {
        attr_value_t v757__ret_vals UNUSED ;
        memset((void *)&v757__ret_vals, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__int_register__all_registers(_dev, 5, &v757__ret_vals))
        SIM_LOG_ERROR(_dev->arr._obj[5], 0, "Uncaught DML exception");
        vals = v757__ret_vals;
    }
    return vals;
}

static char const *_DML_IFACE_arr__int_register__get_name__5(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *name = NULL;
    {
        char const *v758__ret_name UNUSED  = NULL;
        if (_DML_M_arr__int_register__get_name(_dev, 5, num, &v758__ret_name))
        SIM_LOG_ERROR(_dev->arr._obj[5], 0, "Uncaught DML exception");
        name = v758__ret_name;
    }
    return name;
}

static int _DML_IFACE_arr__int_register__get_number__5(conf_object_t *_obj, char const *name)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int num = 0;
    {
        int v759__ret_num UNUSED  = 0;
        if (_DML_M_arr__int_register__get_number(_dev, 5, name, &v759__ret_num))
        SIM_LOG_ERROR(_dev->arr._obj[5], 0, "Uncaught DML exception");
        num = v759__ret_num;
    }
    return num;
}

static uint64 _DML_IFACE_arr__int_register__read__5(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v760__ret_val UNUSED  = 0;
        if (_DML_M_arr__int_register__read(_dev, 5, num, &v760__ret_val))
        SIM_LOG_ERROR(_dev->arr._obj[5], 0, "Uncaught DML exception");
        val = v760__ret_val;
    }
    return val;
}

static int _DML_IFACE_arr__int_register__register_info__5(conf_object_t *_obj, int reg, ireg_info_t reqinfo)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int info = 0;
    {
        int v761__ret_info UNUSED  = 0;
        if (_DML_M_arr__int_register__register_info(_dev, 5, reg, reqinfo, &v761__ret_info))
        SIM_LOG_ERROR(_dev->arr._obj[5], 0, "Uncaught DML exception");
        info = v761__ret_info;
    }
    return info;
}

static void  _DML_IFACE_arr__int_register__write__5(conf_object_t *_obj, int num, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__int_register__write(_dev, 5, num, val))
    SIM_LOG_ERROR(_dev->arr._obj[5], 0, "Uncaught DML exception");
}

static attr_value_t _DML_IFACE_arr__int_register__all_registers__6(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t vals;
    memset((void *)&vals, 0, sizeof(attr_value_t ));
    {
        attr_value_t v763__ret_vals UNUSED ;
        memset((void *)&v763__ret_vals, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__int_register__all_registers(_dev, 6, &v763__ret_vals))
        SIM_LOG_ERROR(_dev->arr._obj[6], 0, "Uncaught DML exception");
        vals = v763__ret_vals;
    }
    return vals;
}

static char const *_DML_IFACE_arr__int_register__get_name__6(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *name = NULL;
    {
        char const *v764__ret_name UNUSED  = NULL;
        if (_DML_M_arr__int_register__get_name(_dev, 6, num, &v764__ret_name))
        SIM_LOG_ERROR(_dev->arr._obj[6], 0, "Uncaught DML exception");
        name = v764__ret_name;
    }
    return name;
}

static int _DML_IFACE_arr__int_register__get_number__6(conf_object_t *_obj, char const *name)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int num = 0;
    {
        int v765__ret_num UNUSED  = 0;
        if (_DML_M_arr__int_register__get_number(_dev, 6, name, &v765__ret_num))
        SIM_LOG_ERROR(_dev->arr._obj[6], 0, "Uncaught DML exception");
        num = v765__ret_num;
    }
    return num;
}

static uint64 _DML_IFACE_arr__int_register__read__6(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v766__ret_val UNUSED  = 0;
        if (_DML_M_arr__int_register__read(_dev, 6, num, &v766__ret_val))
        SIM_LOG_ERROR(_dev->arr._obj[6], 0, "Uncaught DML exception");
        val = v766__ret_val;
    }
    return val;
}

static int _DML_IFACE_arr__int_register__register_info__6(conf_object_t *_obj, int reg, ireg_info_t reqinfo)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int info = 0;
    {
        int v767__ret_info UNUSED  = 0;
        if (_DML_M_arr__int_register__register_info(_dev, 6, reg, reqinfo, &v767__ret_info))
        SIM_LOG_ERROR(_dev->arr._obj[6], 0, "Uncaught DML exception");
        info = v767__ret_info;
    }
    return info;
}

static void  _DML_IFACE_arr__int_register__write__6(conf_object_t *_obj, int num, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__int_register__write(_dev, 6, num, val))
    SIM_LOG_ERROR(_dev->arr._obj[6], 0, "Uncaught DML exception");
}

static attr_value_t _DML_IFACE_arr__int_register__all_registers__7(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t vals;
    memset((void *)&vals, 0, sizeof(attr_value_t ));
    {
        attr_value_t v769__ret_vals UNUSED ;
        memset((void *)&v769__ret_vals, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__int_register__all_registers(_dev, 7, &v769__ret_vals))
        SIM_LOG_ERROR(_dev->arr._obj[7], 0, "Uncaught DML exception");
        vals = v769__ret_vals;
    }
    return vals;
}

static char const *_DML_IFACE_arr__int_register__get_name__7(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *name = NULL;
    {
        char const *v770__ret_name UNUSED  = NULL;
        if (_DML_M_arr__int_register__get_name(_dev, 7, num, &v770__ret_name))
        SIM_LOG_ERROR(_dev->arr._obj[7], 0, "Uncaught DML exception");
        name = v770__ret_name;
    }
    return name;
}

static int _DML_IFACE_arr__int_register__get_number__7(conf_object_t *_obj, char const *name)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int num = 0;
    {
        int v771__ret_num UNUSED  = 0;
        if (_DML_M_arr__int_register__get_number(_dev, 7, name, &v771__ret_num))
        SIM_LOG_ERROR(_dev->arr._obj[7], 0, "Uncaught DML exception");
        num = v771__ret_num;
    }
    return num;
}

static uint64 _DML_IFACE_arr__int_register__read__7(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v772__ret_val UNUSED  = 0;
        if (_DML_M_arr__int_register__read(_dev, 7, num, &v772__ret_val))
        SIM_LOG_ERROR(_dev->arr._obj[7], 0, "Uncaught DML exception");
        val = v772__ret_val;
    }
    return val;
}

static int _DML_IFACE_arr__int_register__register_info__7(conf_object_t *_obj, int reg, ireg_info_t reqinfo)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int info = 0;
    {
        int v773__ret_info UNUSED  = 0;
        if (_DML_M_arr__int_register__register_info(_dev, 7, reg, reqinfo, &v773__ret_info))
        SIM_LOG_ERROR(_dev->arr._obj[7], 0, "Uncaught DML exception");
        info = v773__ret_info;
    }
    return info;
}

static void  _DML_IFACE_arr__int_register__write__7(conf_object_t *_obj, int num, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__int_register__write(_dev, 7, num, val))
    SIM_LOG_ERROR(_dev->arr._obj[7], 0, "Uncaught DML exception");
}

static attr_value_t _DML_IFACE_arr__int_register__all_registers__8(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t vals;
    memset((void *)&vals, 0, sizeof(attr_value_t ));
    {
        attr_value_t v775__ret_vals UNUSED ;
        memset((void *)&v775__ret_vals, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__int_register__all_registers(_dev, 8, &v775__ret_vals))
        SIM_LOG_ERROR(_dev->arr._obj[8], 0, "Uncaught DML exception");
        vals = v775__ret_vals;
    }
    return vals;
}

static char const *_DML_IFACE_arr__int_register__get_name__8(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *name = NULL;
    {
        char const *v776__ret_name UNUSED  = NULL;
        if (_DML_M_arr__int_register__get_name(_dev, 8, num, &v776__ret_name))
        SIM_LOG_ERROR(_dev->arr._obj[8], 0, "Uncaught DML exception");
        name = v776__ret_name;
    }
    return name;
}

static int _DML_IFACE_arr__int_register__get_number__8(conf_object_t *_obj, char const *name)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int num = 0;
    {
        int v777__ret_num UNUSED  = 0;
        if (_DML_M_arr__int_register__get_number(_dev, 8, name, &v777__ret_num))
        SIM_LOG_ERROR(_dev->arr._obj[8], 0, "Uncaught DML exception");
        num = v777__ret_num;
    }
    return num;
}

static uint64 _DML_IFACE_arr__int_register__read__8(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v778__ret_val UNUSED  = 0;
        if (_DML_M_arr__int_register__read(_dev, 8, num, &v778__ret_val))
        SIM_LOG_ERROR(_dev->arr._obj[8], 0, "Uncaught DML exception");
        val = v778__ret_val;
    }
    return val;
}

static int _DML_IFACE_arr__int_register__register_info__8(conf_object_t *_obj, int reg, ireg_info_t reqinfo)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int info = 0;
    {
        int v779__ret_info UNUSED  = 0;
        if (_DML_M_arr__int_register__register_info(_dev, 8, reg, reqinfo, &v779__ret_info))
        SIM_LOG_ERROR(_dev->arr._obj[8], 0, "Uncaught DML exception");
        info = v779__ret_info;
    }
    return info;
}

static void  _DML_IFACE_arr__int_register__write__8(conf_object_t *_obj, int num, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__int_register__write(_dev, 8, num, val))
    SIM_LOG_ERROR(_dev->arr._obj[8], 0, "Uncaught DML exception");
}

static attr_value_t _DML_IFACE_arr__int_register__all_registers__9(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t vals;
    memset((void *)&vals, 0, sizeof(attr_value_t ));
    {
        attr_value_t v781__ret_vals UNUSED ;
        memset((void *)&v781__ret_vals, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__int_register__all_registers(_dev, 9, &v781__ret_vals))
        SIM_LOG_ERROR(_dev->arr._obj[9], 0, "Uncaught DML exception");
        vals = v781__ret_vals;
    }
    return vals;
}

static char const *_DML_IFACE_arr__int_register__get_name__9(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *name = NULL;
    {
        char const *v782__ret_name UNUSED  = NULL;
        if (_DML_M_arr__int_register__get_name(_dev, 9, num, &v782__ret_name))
        SIM_LOG_ERROR(_dev->arr._obj[9], 0, "Uncaught DML exception");
        name = v782__ret_name;
    }
    return name;
}

static int _DML_IFACE_arr__int_register__get_number__9(conf_object_t *_obj, char const *name)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int num = 0;
    {
        int v783__ret_num UNUSED  = 0;
        if (_DML_M_arr__int_register__get_number(_dev, 9, name, &v783__ret_num))
        SIM_LOG_ERROR(_dev->arr._obj[9], 0, "Uncaught DML exception");
        num = v783__ret_num;
    }
    return num;
}

static uint64 _DML_IFACE_arr__int_register__read__9(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v784__ret_val UNUSED  = 0;
        if (_DML_M_arr__int_register__read(_dev, 9, num, &v784__ret_val))
        SIM_LOG_ERROR(_dev->arr._obj[9], 0, "Uncaught DML exception");
        val = v784__ret_val;
    }
    return val;
}

static int _DML_IFACE_arr__int_register__register_info__9(conf_object_t *_obj, int reg, ireg_info_t reqinfo)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int info = 0;
    {
        int v785__ret_info UNUSED  = 0;
        if (_DML_M_arr__int_register__register_info(_dev, 9, reg, reqinfo, &v785__ret_info))
        SIM_LOG_ERROR(_dev->arr._obj[9], 0, "Uncaught DML exception");
        info = v785__ret_info;
    }
    return info;
}

static void  _DML_IFACE_arr__int_register__write__9(conf_object_t *_obj, int num, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__int_register__write(_dev, 9, num, val))
    SIM_LOG_ERROR(_dev->arr._obj[9], 0, "Uncaught DML exception");
}

static attr_value_t _DML_IFACE_arr__int_register__all_registers__10(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t vals;
    memset((void *)&vals, 0, sizeof(attr_value_t ));
    {
        attr_value_t v787__ret_vals UNUSED ;
        memset((void *)&v787__ret_vals, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__int_register__all_registers(_dev, 10, &v787__ret_vals))
        SIM_LOG_ERROR(_dev->arr._obj[10], 0, "Uncaught DML exception");
        vals = v787__ret_vals;
    }
    return vals;
}

static char const *_DML_IFACE_arr__int_register__get_name__10(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *name = NULL;
    {
        char const *v788__ret_name UNUSED  = NULL;
        if (_DML_M_arr__int_register__get_name(_dev, 10, num, &v788__ret_name))
        SIM_LOG_ERROR(_dev->arr._obj[10], 0, "Uncaught DML exception");
        name = v788__ret_name;
    }
    return name;
}

static int _DML_IFACE_arr__int_register__get_number__10(conf_object_t *_obj, char const *name)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int num = 0;
    {
        int v789__ret_num UNUSED  = 0;
        if (_DML_M_arr__int_register__get_number(_dev, 10, name, &v789__ret_num))
        SIM_LOG_ERROR(_dev->arr._obj[10], 0, "Uncaught DML exception");
        num = v789__ret_num;
    }
    return num;
}

static uint64 _DML_IFACE_arr__int_register__read__10(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v790__ret_val UNUSED  = 0;
        if (_DML_M_arr__int_register__read(_dev, 10, num, &v790__ret_val))
        SIM_LOG_ERROR(_dev->arr._obj[10], 0, "Uncaught DML exception");
        val = v790__ret_val;
    }
    return val;
}

static int _DML_IFACE_arr__int_register__register_info__10(conf_object_t *_obj, int reg, ireg_info_t reqinfo)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int info = 0;
    {
        int v791__ret_info UNUSED  = 0;
        if (_DML_M_arr__int_register__register_info(_dev, 10, reg, reqinfo, &v791__ret_info))
        SIM_LOG_ERROR(_dev->arr._obj[10], 0, "Uncaught DML exception");
        info = v791__ret_info;
    }
    return info;
}

static void  _DML_IFACE_arr__int_register__write__10(conf_object_t *_obj, int num, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__int_register__write(_dev, 10, num, val))
    SIM_LOG_ERROR(_dev->arr._obj[10], 0, "Uncaught DML exception");
}

static attr_value_t _DML_IFACE_arr__int_register__all_registers__11(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t vals;
    memset((void *)&vals, 0, sizeof(attr_value_t ));
    {
        attr_value_t v793__ret_vals UNUSED ;
        memset((void *)&v793__ret_vals, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__int_register__all_registers(_dev, 11, &v793__ret_vals))
        SIM_LOG_ERROR(_dev->arr._obj[11], 0, "Uncaught DML exception");
        vals = v793__ret_vals;
    }
    return vals;
}

static char const *_DML_IFACE_arr__int_register__get_name__11(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *name = NULL;
    {
        char const *v794__ret_name UNUSED  = NULL;
        if (_DML_M_arr__int_register__get_name(_dev, 11, num, &v794__ret_name))
        SIM_LOG_ERROR(_dev->arr._obj[11], 0, "Uncaught DML exception");
        name = v794__ret_name;
    }
    return name;
}

static int _DML_IFACE_arr__int_register__get_number__11(conf_object_t *_obj, char const *name)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int num = 0;
    {
        int v795__ret_num UNUSED  = 0;
        if (_DML_M_arr__int_register__get_number(_dev, 11, name, &v795__ret_num))
        SIM_LOG_ERROR(_dev->arr._obj[11], 0, "Uncaught DML exception");
        num = v795__ret_num;
    }
    return num;
}

static uint64 _DML_IFACE_arr__int_register__read__11(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v796__ret_val UNUSED  = 0;
        if (_DML_M_arr__int_register__read(_dev, 11, num, &v796__ret_val))
        SIM_LOG_ERROR(_dev->arr._obj[11], 0, "Uncaught DML exception");
        val = v796__ret_val;
    }
    return val;
}

static int _DML_IFACE_arr__int_register__register_info__11(conf_object_t *_obj, int reg, ireg_info_t reqinfo)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int info = 0;
    {
        int v797__ret_info UNUSED  = 0;
        if (_DML_M_arr__int_register__register_info(_dev, 11, reg, reqinfo, &v797__ret_info))
        SIM_LOG_ERROR(_dev->arr._obj[11], 0, "Uncaught DML exception");
        info = v797__ret_info;
    }
    return info;
}

static void  _DML_IFACE_arr__int_register__write__11(conf_object_t *_obj, int num, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__int_register__write(_dev, 11, num, val))
    SIM_LOG_ERROR(_dev->arr._obj[11], 0, "Uncaught DML exception");
}

static attr_value_t _DML_IFACE_arr__int_register__all_registers__12(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t vals;
    memset((void *)&vals, 0, sizeof(attr_value_t ));
    {
        attr_value_t v799__ret_vals UNUSED ;
        memset((void *)&v799__ret_vals, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__int_register__all_registers(_dev, 12, &v799__ret_vals))
        SIM_LOG_ERROR(_dev->arr._obj[12], 0, "Uncaught DML exception");
        vals = v799__ret_vals;
    }
    return vals;
}

static char const *_DML_IFACE_arr__int_register__get_name__12(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *name = NULL;
    {
        char const *v800__ret_name UNUSED  = NULL;
        if (_DML_M_arr__int_register__get_name(_dev, 12, num, &v800__ret_name))
        SIM_LOG_ERROR(_dev->arr._obj[12], 0, "Uncaught DML exception");
        name = v800__ret_name;
    }
    return name;
}

static int _DML_IFACE_arr__int_register__get_number__12(conf_object_t *_obj, char const *name)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int num = 0;
    {
        int v801__ret_num UNUSED  = 0;
        if (_DML_M_arr__int_register__get_number(_dev, 12, name, &v801__ret_num))
        SIM_LOG_ERROR(_dev->arr._obj[12], 0, "Uncaught DML exception");
        num = v801__ret_num;
    }
    return num;
}

static uint64 _DML_IFACE_arr__int_register__read__12(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v802__ret_val UNUSED  = 0;
        if (_DML_M_arr__int_register__read(_dev, 12, num, &v802__ret_val))
        SIM_LOG_ERROR(_dev->arr._obj[12], 0, "Uncaught DML exception");
        val = v802__ret_val;
    }
    return val;
}

static int _DML_IFACE_arr__int_register__register_info__12(conf_object_t *_obj, int reg, ireg_info_t reqinfo)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int info = 0;
    {
        int v803__ret_info UNUSED  = 0;
        if (_DML_M_arr__int_register__register_info(_dev, 12, reg, reqinfo, &v803__ret_info))
        SIM_LOG_ERROR(_dev->arr._obj[12], 0, "Uncaught DML exception");
        info = v803__ret_info;
    }
    return info;
}

static void  _DML_IFACE_arr__int_register__write__12(conf_object_t *_obj, int num, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__int_register__write(_dev, 12, num, val))
    SIM_LOG_ERROR(_dev->arr._obj[12], 0, "Uncaught DML exception");
}

static attr_value_t _DML_IFACE_arr__int_register__all_registers__13(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t vals;
    memset((void *)&vals, 0, sizeof(attr_value_t ));
    {
        attr_value_t v805__ret_vals UNUSED ;
        memset((void *)&v805__ret_vals, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__int_register__all_registers(_dev, 13, &v805__ret_vals))
        SIM_LOG_ERROR(_dev->arr._obj[13], 0, "Uncaught DML exception");
        vals = v805__ret_vals;
    }
    return vals;
}

static char const *_DML_IFACE_arr__int_register__get_name__13(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *name = NULL;
    {
        char const *v806__ret_name UNUSED  = NULL;
        if (_DML_M_arr__int_register__get_name(_dev, 13, num, &v806__ret_name))
        SIM_LOG_ERROR(_dev->arr._obj[13], 0, "Uncaught DML exception");
        name = v806__ret_name;
    }
    return name;
}

static int _DML_IFACE_arr__int_register__get_number__13(conf_object_t *_obj, char const *name)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int num = 0;
    {
        int v807__ret_num UNUSED  = 0;
        if (_DML_M_arr__int_register__get_number(_dev, 13, name, &v807__ret_num))
        SIM_LOG_ERROR(_dev->arr._obj[13], 0, "Uncaught DML exception");
        num = v807__ret_num;
    }
    return num;
}

static uint64 _DML_IFACE_arr__int_register__read__13(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v808__ret_val UNUSED  = 0;
        if (_DML_M_arr__int_register__read(_dev, 13, num, &v808__ret_val))
        SIM_LOG_ERROR(_dev->arr._obj[13], 0, "Uncaught DML exception");
        val = v808__ret_val;
    }
    return val;
}

static int _DML_IFACE_arr__int_register__register_info__13(conf_object_t *_obj, int reg, ireg_info_t reqinfo)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int info = 0;
    {
        int v809__ret_info UNUSED  = 0;
        if (_DML_M_arr__int_register__register_info(_dev, 13, reg, reqinfo, &v809__ret_info))
        SIM_LOG_ERROR(_dev->arr._obj[13], 0, "Uncaught DML exception");
        info = v809__ret_info;
    }
    return info;
}

static void  _DML_IFACE_arr__int_register__write__13(conf_object_t *_obj, int num, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__int_register__write(_dev, 13, num, val))
    SIM_LOG_ERROR(_dev->arr._obj[13], 0, "Uncaught DML exception");
}

static attr_value_t _DML_IFACE_arr__int_register__all_registers__14(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t vals;
    memset((void *)&vals, 0, sizeof(attr_value_t ));
    {
        attr_value_t v811__ret_vals UNUSED ;
        memset((void *)&v811__ret_vals, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__int_register__all_registers(_dev, 14, &v811__ret_vals))
        SIM_LOG_ERROR(_dev->arr._obj[14], 0, "Uncaught DML exception");
        vals = v811__ret_vals;
    }
    return vals;
}

static char const *_DML_IFACE_arr__int_register__get_name__14(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *name = NULL;
    {
        char const *v812__ret_name UNUSED  = NULL;
        if (_DML_M_arr__int_register__get_name(_dev, 14, num, &v812__ret_name))
        SIM_LOG_ERROR(_dev->arr._obj[14], 0, "Uncaught DML exception");
        name = v812__ret_name;
    }
    return name;
}

static int _DML_IFACE_arr__int_register__get_number__14(conf_object_t *_obj, char const *name)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int num = 0;
    {
        int v813__ret_num UNUSED  = 0;
        if (_DML_M_arr__int_register__get_number(_dev, 14, name, &v813__ret_num))
        SIM_LOG_ERROR(_dev->arr._obj[14], 0, "Uncaught DML exception");
        num = v813__ret_num;
    }
    return num;
}

static uint64 _DML_IFACE_arr__int_register__read__14(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v814__ret_val UNUSED  = 0;
        if (_DML_M_arr__int_register__read(_dev, 14, num, &v814__ret_val))
        SIM_LOG_ERROR(_dev->arr._obj[14], 0, "Uncaught DML exception");
        val = v814__ret_val;
    }
    return val;
}

static int _DML_IFACE_arr__int_register__register_info__14(conf_object_t *_obj, int reg, ireg_info_t reqinfo)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int info = 0;
    {
        int v815__ret_info UNUSED  = 0;
        if (_DML_M_arr__int_register__register_info(_dev, 14, reg, reqinfo, &v815__ret_info))
        SIM_LOG_ERROR(_dev->arr._obj[14], 0, "Uncaught DML exception");
        info = v815__ret_info;
    }
    return info;
}

static void  _DML_IFACE_arr__int_register__write__14(conf_object_t *_obj, int num, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__int_register__write(_dev, 14, num, val))
    SIM_LOG_ERROR(_dev->arr._obj[14], 0, "Uncaught DML exception");
}

static attr_value_t _DML_IFACE_arr__int_register__all_registers__15(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t vals;
    memset((void *)&vals, 0, sizeof(attr_value_t ));
    {
        attr_value_t v817__ret_vals UNUSED ;
        memset((void *)&v817__ret_vals, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__int_register__all_registers(_dev, 15, &v817__ret_vals))
        SIM_LOG_ERROR(_dev->arr._obj[15], 0, "Uncaught DML exception");
        vals = v817__ret_vals;
    }
    return vals;
}

static char const *_DML_IFACE_arr__int_register__get_name__15(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *name = NULL;
    {
        char const *v818__ret_name UNUSED  = NULL;
        if (_DML_M_arr__int_register__get_name(_dev, 15, num, &v818__ret_name))
        SIM_LOG_ERROR(_dev->arr._obj[15], 0, "Uncaught DML exception");
        name = v818__ret_name;
    }
    return name;
}

static int _DML_IFACE_arr__int_register__get_number__15(conf_object_t *_obj, char const *name)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int num = 0;
    {
        int v819__ret_num UNUSED  = 0;
        if (_DML_M_arr__int_register__get_number(_dev, 15, name, &v819__ret_num))
        SIM_LOG_ERROR(_dev->arr._obj[15], 0, "Uncaught DML exception");
        num = v819__ret_num;
    }
    return num;
}

static uint64 _DML_IFACE_arr__int_register__read__15(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v820__ret_val UNUSED  = 0;
        if (_DML_M_arr__int_register__read(_dev, 15, num, &v820__ret_val))
        SIM_LOG_ERROR(_dev->arr._obj[15], 0, "Uncaught DML exception");
        val = v820__ret_val;
    }
    return val;
}

static int _DML_IFACE_arr__int_register__register_info__15(conf_object_t *_obj, int reg, ireg_info_t reqinfo)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int info = 0;
    {
        int v821__ret_info UNUSED  = 0;
        if (_DML_M_arr__int_register__register_info(_dev, 15, reg, reqinfo, &v821__ret_info))
        SIM_LOG_ERROR(_dev->arr._obj[15], 0, "Uncaught DML exception");
        info = v821__ret_info;
    }
    return info;
}

static void  _DML_IFACE_arr__int_register__write__15(conf_object_t *_obj, int num, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__int_register__write(_dev, 15, num, val))
    SIM_LOG_ERROR(_dev->arr._obj[15], 0, "Uncaught DML exception");
}

static exception_type_t _DML_PIFACE_arr__io_memory__operation(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    exception_type_t ex = 0;
    {
        exception_type_t v823__ret_ex UNUSED  = 0;
        if (_DML_M_arr__io_memory__operation(_dev, (_portobj->indices)[0], mem_op, map_info, &v823__ret_ex))
        SIM_LOG_ERROR(_dev->arr._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        ex = v823__ret_ex;
    }
    return ex;
}

static exception_type_t _DML_IFACE_arr__io_memory__operation__0(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t ex = 0;
    {
        exception_type_t v824__ret_ex UNUSED  = 0;
        if (_DML_M_arr__io_memory__operation(_dev, 0, mem_op, map_info, &v824__ret_ex))
        SIM_LOG_ERROR(_dev->arr._obj[0], 0, "Uncaught DML exception");
        ex = v824__ret_ex;
    }
    return ex;
}

static exception_type_t _DML_IFACE_arr__io_memory__operation__1(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t ex = 0;
    {
        exception_type_t v825__ret_ex UNUSED  = 0;
        if (_DML_M_arr__io_memory__operation(_dev, 1, mem_op, map_info, &v825__ret_ex))
        SIM_LOG_ERROR(_dev->arr._obj[1], 0, "Uncaught DML exception");
        ex = v825__ret_ex;
    }
    return ex;
}

static exception_type_t _DML_IFACE_arr__io_memory__operation__2(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t ex = 0;
    {
        exception_type_t v826__ret_ex UNUSED  = 0;
        if (_DML_M_arr__io_memory__operation(_dev, 2, mem_op, map_info, &v826__ret_ex))
        SIM_LOG_ERROR(_dev->arr._obj[2], 0, "Uncaught DML exception");
        ex = v826__ret_ex;
    }
    return ex;
}

static exception_type_t _DML_IFACE_arr__io_memory__operation__3(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t ex = 0;
    {
        exception_type_t v827__ret_ex UNUSED  = 0;
        if (_DML_M_arr__io_memory__operation(_dev, 3, mem_op, map_info, &v827__ret_ex))
        SIM_LOG_ERROR(_dev->arr._obj[3], 0, "Uncaught DML exception");
        ex = v827__ret_ex;
    }
    return ex;
}

static exception_type_t _DML_IFACE_arr__io_memory__operation__4(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t ex = 0;
    {
        exception_type_t v828__ret_ex UNUSED  = 0;
        if (_DML_M_arr__io_memory__operation(_dev, 4, mem_op, map_info, &v828__ret_ex))
        SIM_LOG_ERROR(_dev->arr._obj[4], 0, "Uncaught DML exception");
        ex = v828__ret_ex;
    }
    return ex;
}

static exception_type_t _DML_IFACE_arr__io_memory__operation__5(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t ex = 0;
    {
        exception_type_t v829__ret_ex UNUSED  = 0;
        if (_DML_M_arr__io_memory__operation(_dev, 5, mem_op, map_info, &v829__ret_ex))
        SIM_LOG_ERROR(_dev->arr._obj[5], 0, "Uncaught DML exception");
        ex = v829__ret_ex;
    }
    return ex;
}

static exception_type_t _DML_IFACE_arr__io_memory__operation__6(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t ex = 0;
    {
        exception_type_t v830__ret_ex UNUSED  = 0;
        if (_DML_M_arr__io_memory__operation(_dev, 6, mem_op, map_info, &v830__ret_ex))
        SIM_LOG_ERROR(_dev->arr._obj[6], 0, "Uncaught DML exception");
        ex = v830__ret_ex;
    }
    return ex;
}

static exception_type_t _DML_IFACE_arr__io_memory__operation__7(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t ex = 0;
    {
        exception_type_t v831__ret_ex UNUSED  = 0;
        if (_DML_M_arr__io_memory__operation(_dev, 7, mem_op, map_info, &v831__ret_ex))
        SIM_LOG_ERROR(_dev->arr._obj[7], 0, "Uncaught DML exception");
        ex = v831__ret_ex;
    }
    return ex;
}

static exception_type_t _DML_IFACE_arr__io_memory__operation__8(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t ex = 0;
    {
        exception_type_t v832__ret_ex UNUSED  = 0;
        if (_DML_M_arr__io_memory__operation(_dev, 8, mem_op, map_info, &v832__ret_ex))
        SIM_LOG_ERROR(_dev->arr._obj[8], 0, "Uncaught DML exception");
        ex = v832__ret_ex;
    }
    return ex;
}

static exception_type_t _DML_IFACE_arr__io_memory__operation__9(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t ex = 0;
    {
        exception_type_t v833__ret_ex UNUSED  = 0;
        if (_DML_M_arr__io_memory__operation(_dev, 9, mem_op, map_info, &v833__ret_ex))
        SIM_LOG_ERROR(_dev->arr._obj[9], 0, "Uncaught DML exception");
        ex = v833__ret_ex;
    }
    return ex;
}

static exception_type_t _DML_IFACE_arr__io_memory__operation__10(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t ex = 0;
    {
        exception_type_t v834__ret_ex UNUSED  = 0;
        if (_DML_M_arr__io_memory__operation(_dev, 10, mem_op, map_info, &v834__ret_ex))
        SIM_LOG_ERROR(_dev->arr._obj[10], 0, "Uncaught DML exception");
        ex = v834__ret_ex;
    }
    return ex;
}

static exception_type_t _DML_IFACE_arr__io_memory__operation__11(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t ex = 0;
    {
        exception_type_t v835__ret_ex UNUSED  = 0;
        if (_DML_M_arr__io_memory__operation(_dev, 11, mem_op, map_info, &v835__ret_ex))
        SIM_LOG_ERROR(_dev->arr._obj[11], 0, "Uncaught DML exception");
        ex = v835__ret_ex;
    }
    return ex;
}

static exception_type_t _DML_IFACE_arr__io_memory__operation__12(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t ex = 0;
    {
        exception_type_t v836__ret_ex UNUSED  = 0;
        if (_DML_M_arr__io_memory__operation(_dev, 12, mem_op, map_info, &v836__ret_ex))
        SIM_LOG_ERROR(_dev->arr._obj[12], 0, "Uncaught DML exception");
        ex = v836__ret_ex;
    }
    return ex;
}

static exception_type_t _DML_IFACE_arr__io_memory__operation__13(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t ex = 0;
    {
        exception_type_t v837__ret_ex UNUSED  = 0;
        if (_DML_M_arr__io_memory__operation(_dev, 13, mem_op, map_info, &v837__ret_ex))
        SIM_LOG_ERROR(_dev->arr._obj[13], 0, "Uncaught DML exception");
        ex = v837__ret_ex;
    }
    return ex;
}

static exception_type_t _DML_IFACE_arr__io_memory__operation__14(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t ex = 0;
    {
        exception_type_t v838__ret_ex UNUSED  = 0;
        if (_DML_M_arr__io_memory__operation(_dev, 14, mem_op, map_info, &v838__ret_ex))
        SIM_LOG_ERROR(_dev->arr._obj[14], 0, "Uncaught DML exception");
        ex = v838__ret_ex;
    }
    return ex;
}

static exception_type_t _DML_IFACE_arr__io_memory__operation__15(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t ex = 0;
    {
        exception_type_t v839__ret_ex UNUSED  = 0;
        if (_DML_M_arr__io_memory__operation(_dev, 15, mem_op, map_info, &v839__ret_ex))
        SIM_LOG_ERROR(_dev->arr._obj[15], 0, "Uncaught DML exception");
        ex = v839__ret_ex;
    }
    return ex;
}

static bool _DML_PIFACE_arr__register_view__big_endian_bitorder(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool big_endian = 0;
    {
        bool v840__ret_big_endian UNUSED  = 0;
        if (_DML_M_arr__register_view__big_endian_bitorder(_dev, (_portobj->indices)[0], &v840__ret_big_endian))
        SIM_LOG_ERROR(_dev->arr._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        big_endian = v840__ret_big_endian;
    }
    return big_endian;
}

static char const *_DML_PIFACE_arr__register_view__description(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    char const *desc = NULL;
    {
        char const *v841__ret_desc UNUSED  = NULL;
        if (_DML_M_arr__register_view__description(_dev, (_portobj->indices)[0], &v841__ret_desc))
        SIM_LOG_ERROR(_dev->arr._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        desc = v841__ret_desc;
    }
    return desc;
}

static uint64 _DML_PIFACE_arr__register_view__get_register_value(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint64 val = 0;
    {
        uint64 v842__ret_val UNUSED  = 0;
        if (_DML_M_arr__register_view__get_register_value(_dev, (_portobj->indices)[0], reg, &v842__ret_val))
        SIM_LOG_ERROR(_dev->arr._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        val = v842__ret_val;
    }
    return val;
}

static uint32 _DML_PIFACE_arr__register_view__number_of_registers(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint32 num = 0;
    {
        uint32 v843__ret_num UNUSED  = 0;
        if (_DML_M_arr__register_view__number_of_registers(_dev, (_portobj->indices)[0], &v843__ret_num))
        SIM_LOG_ERROR(_dev->arr._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        num = v843__ret_num;
    }
    return num;
}

static attr_value_t _DML_PIFACE_arr__register_view__register_info(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v844__ret_info UNUSED ;
        memset((void *)&v844__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__register_view__register_info(_dev, (_portobj->indices)[0], reg, &v844__ret_info))
        SIM_LOG_ERROR(_dev->arr._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        info = v844__ret_info;
    }
    return info;
}

static void  _DML_PIFACE_arr__register_view__set_register_value(conf_object_t *_obj, uint32 reg, uint64 val)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_arr__register_view__set_register_value(_dev, (_portobj->indices)[0], reg, val))
    SIM_LOG_ERROR(_dev->arr._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
}

static bool _DML_IFACE_arr__register_view__big_endian_bitorder__0(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool big_endian = 0;
    {
        bool v846__ret_big_endian UNUSED  = 0;
        if (_DML_M_arr__register_view__big_endian_bitorder(_dev, 0, &v846__ret_big_endian))
        SIM_LOG_ERROR(_dev->arr._obj[0], 0, "Uncaught DML exception");
        big_endian = v846__ret_big_endian;
    }
    return big_endian;
}

static char const *_DML_IFACE_arr__register_view__description__0(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *desc = NULL;
    {
        char const *v847__ret_desc UNUSED  = NULL;
        if (_DML_M_arr__register_view__description(_dev, 0, &v847__ret_desc))
        SIM_LOG_ERROR(_dev->arr._obj[0], 0, "Uncaught DML exception");
        desc = v847__ret_desc;
    }
    return desc;
}

static uint64 _DML_IFACE_arr__register_view__get_register_value__0(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v848__ret_val UNUSED  = 0;
        if (_DML_M_arr__register_view__get_register_value(_dev, 0, reg, &v848__ret_val))
        SIM_LOG_ERROR(_dev->arr._obj[0], 0, "Uncaught DML exception");
        val = v848__ret_val;
    }
    return val;
}

static uint32 _DML_IFACE_arr__register_view__number_of_registers__0(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 num = 0;
    {
        uint32 v849__ret_num UNUSED  = 0;
        if (_DML_M_arr__register_view__number_of_registers(_dev, 0, &v849__ret_num))
        SIM_LOG_ERROR(_dev->arr._obj[0], 0, "Uncaught DML exception");
        num = v849__ret_num;
    }
    return num;
}

static attr_value_t _DML_IFACE_arr__register_view__register_info__0(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v850__ret_info UNUSED ;
        memset((void *)&v850__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__register_view__register_info(_dev, 0, reg, &v850__ret_info))
        SIM_LOG_ERROR(_dev->arr._obj[0], 0, "Uncaught DML exception");
        info = v850__ret_info;
    }
    return info;
}

static void  _DML_IFACE_arr__register_view__set_register_value__0(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__register_view__set_register_value(_dev, 0, reg, val))
    SIM_LOG_ERROR(_dev->arr._obj[0], 0, "Uncaught DML exception");
}

static bool _DML_IFACE_arr__register_view__big_endian_bitorder__1(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool big_endian = 0;
    {
        bool v852__ret_big_endian UNUSED  = 0;
        if (_DML_M_arr__register_view__big_endian_bitorder(_dev, 1, &v852__ret_big_endian))
        SIM_LOG_ERROR(_dev->arr._obj[1], 0, "Uncaught DML exception");
        big_endian = v852__ret_big_endian;
    }
    return big_endian;
}

static char const *_DML_IFACE_arr__register_view__description__1(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *desc = NULL;
    {
        char const *v853__ret_desc UNUSED  = NULL;
        if (_DML_M_arr__register_view__description(_dev, 1, &v853__ret_desc))
        SIM_LOG_ERROR(_dev->arr._obj[1], 0, "Uncaught DML exception");
        desc = v853__ret_desc;
    }
    return desc;
}

static uint64 _DML_IFACE_arr__register_view__get_register_value__1(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v854__ret_val UNUSED  = 0;
        if (_DML_M_arr__register_view__get_register_value(_dev, 1, reg, &v854__ret_val))
        SIM_LOG_ERROR(_dev->arr._obj[1], 0, "Uncaught DML exception");
        val = v854__ret_val;
    }
    return val;
}

static uint32 _DML_IFACE_arr__register_view__number_of_registers__1(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 num = 0;
    {
        uint32 v855__ret_num UNUSED  = 0;
        if (_DML_M_arr__register_view__number_of_registers(_dev, 1, &v855__ret_num))
        SIM_LOG_ERROR(_dev->arr._obj[1], 0, "Uncaught DML exception");
        num = v855__ret_num;
    }
    return num;
}

static attr_value_t _DML_IFACE_arr__register_view__register_info__1(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v856__ret_info UNUSED ;
        memset((void *)&v856__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__register_view__register_info(_dev, 1, reg, &v856__ret_info))
        SIM_LOG_ERROR(_dev->arr._obj[1], 0, "Uncaught DML exception");
        info = v856__ret_info;
    }
    return info;
}

static void  _DML_IFACE_arr__register_view__set_register_value__1(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__register_view__set_register_value(_dev, 1, reg, val))
    SIM_LOG_ERROR(_dev->arr._obj[1], 0, "Uncaught DML exception");
}

static bool _DML_IFACE_arr__register_view__big_endian_bitorder__2(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool big_endian = 0;
    {
        bool v858__ret_big_endian UNUSED  = 0;
        if (_DML_M_arr__register_view__big_endian_bitorder(_dev, 2, &v858__ret_big_endian))
        SIM_LOG_ERROR(_dev->arr._obj[2], 0, "Uncaught DML exception");
        big_endian = v858__ret_big_endian;
    }
    return big_endian;
}

static char const *_DML_IFACE_arr__register_view__description__2(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *desc = NULL;
    {
        char const *v859__ret_desc UNUSED  = NULL;
        if (_DML_M_arr__register_view__description(_dev, 2, &v859__ret_desc))
        SIM_LOG_ERROR(_dev->arr._obj[2], 0, "Uncaught DML exception");
        desc = v859__ret_desc;
    }
    return desc;
}

static uint64 _DML_IFACE_arr__register_view__get_register_value__2(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v860__ret_val UNUSED  = 0;
        if (_DML_M_arr__register_view__get_register_value(_dev, 2, reg, &v860__ret_val))
        SIM_LOG_ERROR(_dev->arr._obj[2], 0, "Uncaught DML exception");
        val = v860__ret_val;
    }
    return val;
}

static uint32 _DML_IFACE_arr__register_view__number_of_registers__2(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 num = 0;
    {
        uint32 v861__ret_num UNUSED  = 0;
        if (_DML_M_arr__register_view__number_of_registers(_dev, 2, &v861__ret_num))
        SIM_LOG_ERROR(_dev->arr._obj[2], 0, "Uncaught DML exception");
        num = v861__ret_num;
    }
    return num;
}

static attr_value_t _DML_IFACE_arr__register_view__register_info__2(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v862__ret_info UNUSED ;
        memset((void *)&v862__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__register_view__register_info(_dev, 2, reg, &v862__ret_info))
        SIM_LOG_ERROR(_dev->arr._obj[2], 0, "Uncaught DML exception");
        info = v862__ret_info;
    }
    return info;
}

static void  _DML_IFACE_arr__register_view__set_register_value__2(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__register_view__set_register_value(_dev, 2, reg, val))
    SIM_LOG_ERROR(_dev->arr._obj[2], 0, "Uncaught DML exception");
}

static bool _DML_IFACE_arr__register_view__big_endian_bitorder__3(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool big_endian = 0;
    {
        bool v864__ret_big_endian UNUSED  = 0;
        if (_DML_M_arr__register_view__big_endian_bitorder(_dev, 3, &v864__ret_big_endian))
        SIM_LOG_ERROR(_dev->arr._obj[3], 0, "Uncaught DML exception");
        big_endian = v864__ret_big_endian;
    }
    return big_endian;
}

static char const *_DML_IFACE_arr__register_view__description__3(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *desc = NULL;
    {
        char const *v865__ret_desc UNUSED  = NULL;
        if (_DML_M_arr__register_view__description(_dev, 3, &v865__ret_desc))
        SIM_LOG_ERROR(_dev->arr._obj[3], 0, "Uncaught DML exception");
        desc = v865__ret_desc;
    }
    return desc;
}

static uint64 _DML_IFACE_arr__register_view__get_register_value__3(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v866__ret_val UNUSED  = 0;
        if (_DML_M_arr__register_view__get_register_value(_dev, 3, reg, &v866__ret_val))
        SIM_LOG_ERROR(_dev->arr._obj[3], 0, "Uncaught DML exception");
        val = v866__ret_val;
    }
    return val;
}

static uint32 _DML_IFACE_arr__register_view__number_of_registers__3(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 num = 0;
    {
        uint32 v867__ret_num UNUSED  = 0;
        if (_DML_M_arr__register_view__number_of_registers(_dev, 3, &v867__ret_num))
        SIM_LOG_ERROR(_dev->arr._obj[3], 0, "Uncaught DML exception");
        num = v867__ret_num;
    }
    return num;
}

static attr_value_t _DML_IFACE_arr__register_view__register_info__3(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v868__ret_info UNUSED ;
        memset((void *)&v868__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__register_view__register_info(_dev, 3, reg, &v868__ret_info))
        SIM_LOG_ERROR(_dev->arr._obj[3], 0, "Uncaught DML exception");
        info = v868__ret_info;
    }
    return info;
}

static void  _DML_IFACE_arr__register_view__set_register_value__3(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__register_view__set_register_value(_dev, 3, reg, val))
    SIM_LOG_ERROR(_dev->arr._obj[3], 0, "Uncaught DML exception");
}

static bool _DML_IFACE_arr__register_view__big_endian_bitorder__4(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool big_endian = 0;
    {
        bool v870__ret_big_endian UNUSED  = 0;
        if (_DML_M_arr__register_view__big_endian_bitorder(_dev, 4, &v870__ret_big_endian))
        SIM_LOG_ERROR(_dev->arr._obj[4], 0, "Uncaught DML exception");
        big_endian = v870__ret_big_endian;
    }
    return big_endian;
}

static char const *_DML_IFACE_arr__register_view__description__4(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *desc = NULL;
    {
        char const *v871__ret_desc UNUSED  = NULL;
        if (_DML_M_arr__register_view__description(_dev, 4, &v871__ret_desc))
        SIM_LOG_ERROR(_dev->arr._obj[4], 0, "Uncaught DML exception");
        desc = v871__ret_desc;
    }
    return desc;
}

static uint64 _DML_IFACE_arr__register_view__get_register_value__4(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v872__ret_val UNUSED  = 0;
        if (_DML_M_arr__register_view__get_register_value(_dev, 4, reg, &v872__ret_val))
        SIM_LOG_ERROR(_dev->arr._obj[4], 0, "Uncaught DML exception");
        val = v872__ret_val;
    }
    return val;
}

static uint32 _DML_IFACE_arr__register_view__number_of_registers__4(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 num = 0;
    {
        uint32 v873__ret_num UNUSED  = 0;
        if (_DML_M_arr__register_view__number_of_registers(_dev, 4, &v873__ret_num))
        SIM_LOG_ERROR(_dev->arr._obj[4], 0, "Uncaught DML exception");
        num = v873__ret_num;
    }
    return num;
}

static attr_value_t _DML_IFACE_arr__register_view__register_info__4(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v874__ret_info UNUSED ;
        memset((void *)&v874__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__register_view__register_info(_dev, 4, reg, &v874__ret_info))
        SIM_LOG_ERROR(_dev->arr._obj[4], 0, "Uncaught DML exception");
        info = v874__ret_info;
    }
    return info;
}

static void  _DML_IFACE_arr__register_view__set_register_value__4(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__register_view__set_register_value(_dev, 4, reg, val))
    SIM_LOG_ERROR(_dev->arr._obj[4], 0, "Uncaught DML exception");
}

static bool _DML_IFACE_arr__register_view__big_endian_bitorder__5(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool big_endian = 0;
    {
        bool v876__ret_big_endian UNUSED  = 0;
        if (_DML_M_arr__register_view__big_endian_bitorder(_dev, 5, &v876__ret_big_endian))
        SIM_LOG_ERROR(_dev->arr._obj[5], 0, "Uncaught DML exception");
        big_endian = v876__ret_big_endian;
    }
    return big_endian;
}

static char const *_DML_IFACE_arr__register_view__description__5(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *desc = NULL;
    {
        char const *v877__ret_desc UNUSED  = NULL;
        if (_DML_M_arr__register_view__description(_dev, 5, &v877__ret_desc))
        SIM_LOG_ERROR(_dev->arr._obj[5], 0, "Uncaught DML exception");
        desc = v877__ret_desc;
    }
    return desc;
}

static uint64 _DML_IFACE_arr__register_view__get_register_value__5(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v878__ret_val UNUSED  = 0;
        if (_DML_M_arr__register_view__get_register_value(_dev, 5, reg, &v878__ret_val))
        SIM_LOG_ERROR(_dev->arr._obj[5], 0, "Uncaught DML exception");
        val = v878__ret_val;
    }
    return val;
}

static uint32 _DML_IFACE_arr__register_view__number_of_registers__5(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 num = 0;
    {
        uint32 v879__ret_num UNUSED  = 0;
        if (_DML_M_arr__register_view__number_of_registers(_dev, 5, &v879__ret_num))
        SIM_LOG_ERROR(_dev->arr._obj[5], 0, "Uncaught DML exception");
        num = v879__ret_num;
    }
    return num;
}

static attr_value_t _DML_IFACE_arr__register_view__register_info__5(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v880__ret_info UNUSED ;
        memset((void *)&v880__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__register_view__register_info(_dev, 5, reg, &v880__ret_info))
        SIM_LOG_ERROR(_dev->arr._obj[5], 0, "Uncaught DML exception");
        info = v880__ret_info;
    }
    return info;
}

static void  _DML_IFACE_arr__register_view__set_register_value__5(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__register_view__set_register_value(_dev, 5, reg, val))
    SIM_LOG_ERROR(_dev->arr._obj[5], 0, "Uncaught DML exception");
}

static bool _DML_IFACE_arr__register_view__big_endian_bitorder__6(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool big_endian = 0;
    {
        bool v882__ret_big_endian UNUSED  = 0;
        if (_DML_M_arr__register_view__big_endian_bitorder(_dev, 6, &v882__ret_big_endian))
        SIM_LOG_ERROR(_dev->arr._obj[6], 0, "Uncaught DML exception");
        big_endian = v882__ret_big_endian;
    }
    return big_endian;
}

static char const *_DML_IFACE_arr__register_view__description__6(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *desc = NULL;
    {
        char const *v883__ret_desc UNUSED  = NULL;
        if (_DML_M_arr__register_view__description(_dev, 6, &v883__ret_desc))
        SIM_LOG_ERROR(_dev->arr._obj[6], 0, "Uncaught DML exception");
        desc = v883__ret_desc;
    }
    return desc;
}

static uint64 _DML_IFACE_arr__register_view__get_register_value__6(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v884__ret_val UNUSED  = 0;
        if (_DML_M_arr__register_view__get_register_value(_dev, 6, reg, &v884__ret_val))
        SIM_LOG_ERROR(_dev->arr._obj[6], 0, "Uncaught DML exception");
        val = v884__ret_val;
    }
    return val;
}

static uint32 _DML_IFACE_arr__register_view__number_of_registers__6(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 num = 0;
    {
        uint32 v885__ret_num UNUSED  = 0;
        if (_DML_M_arr__register_view__number_of_registers(_dev, 6, &v885__ret_num))
        SIM_LOG_ERROR(_dev->arr._obj[6], 0, "Uncaught DML exception");
        num = v885__ret_num;
    }
    return num;
}

static attr_value_t _DML_IFACE_arr__register_view__register_info__6(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v886__ret_info UNUSED ;
        memset((void *)&v886__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__register_view__register_info(_dev, 6, reg, &v886__ret_info))
        SIM_LOG_ERROR(_dev->arr._obj[6], 0, "Uncaught DML exception");
        info = v886__ret_info;
    }
    return info;
}

static void  _DML_IFACE_arr__register_view__set_register_value__6(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__register_view__set_register_value(_dev, 6, reg, val))
    SIM_LOG_ERROR(_dev->arr._obj[6], 0, "Uncaught DML exception");
}

static bool _DML_IFACE_arr__register_view__big_endian_bitorder__7(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool big_endian = 0;
    {
        bool v888__ret_big_endian UNUSED  = 0;
        if (_DML_M_arr__register_view__big_endian_bitorder(_dev, 7, &v888__ret_big_endian))
        SIM_LOG_ERROR(_dev->arr._obj[7], 0, "Uncaught DML exception");
        big_endian = v888__ret_big_endian;
    }
    return big_endian;
}

static char const *_DML_IFACE_arr__register_view__description__7(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *desc = NULL;
    {
        char const *v889__ret_desc UNUSED  = NULL;
        if (_DML_M_arr__register_view__description(_dev, 7, &v889__ret_desc))
        SIM_LOG_ERROR(_dev->arr._obj[7], 0, "Uncaught DML exception");
        desc = v889__ret_desc;
    }
    return desc;
}

static uint64 _DML_IFACE_arr__register_view__get_register_value__7(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v890__ret_val UNUSED  = 0;
        if (_DML_M_arr__register_view__get_register_value(_dev, 7, reg, &v890__ret_val))
        SIM_LOG_ERROR(_dev->arr._obj[7], 0, "Uncaught DML exception");
        val = v890__ret_val;
    }
    return val;
}

static uint32 _DML_IFACE_arr__register_view__number_of_registers__7(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 num = 0;
    {
        uint32 v891__ret_num UNUSED  = 0;
        if (_DML_M_arr__register_view__number_of_registers(_dev, 7, &v891__ret_num))
        SIM_LOG_ERROR(_dev->arr._obj[7], 0, "Uncaught DML exception");
        num = v891__ret_num;
    }
    return num;
}

static attr_value_t _DML_IFACE_arr__register_view__register_info__7(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v892__ret_info UNUSED ;
        memset((void *)&v892__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__register_view__register_info(_dev, 7, reg, &v892__ret_info))
        SIM_LOG_ERROR(_dev->arr._obj[7], 0, "Uncaught DML exception");
        info = v892__ret_info;
    }
    return info;
}

static void  _DML_IFACE_arr__register_view__set_register_value__7(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__register_view__set_register_value(_dev, 7, reg, val))
    SIM_LOG_ERROR(_dev->arr._obj[7], 0, "Uncaught DML exception");
}

static bool _DML_IFACE_arr__register_view__big_endian_bitorder__8(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool big_endian = 0;
    {
        bool v894__ret_big_endian UNUSED  = 0;
        if (_DML_M_arr__register_view__big_endian_bitorder(_dev, 8, &v894__ret_big_endian))
        SIM_LOG_ERROR(_dev->arr._obj[8], 0, "Uncaught DML exception");
        big_endian = v894__ret_big_endian;
    }
    return big_endian;
}

static char const *_DML_IFACE_arr__register_view__description__8(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *desc = NULL;
    {
        char const *v895__ret_desc UNUSED  = NULL;
        if (_DML_M_arr__register_view__description(_dev, 8, &v895__ret_desc))
        SIM_LOG_ERROR(_dev->arr._obj[8], 0, "Uncaught DML exception");
        desc = v895__ret_desc;
    }
    return desc;
}

static uint64 _DML_IFACE_arr__register_view__get_register_value__8(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v896__ret_val UNUSED  = 0;
        if (_DML_M_arr__register_view__get_register_value(_dev, 8, reg, &v896__ret_val))
        SIM_LOG_ERROR(_dev->arr._obj[8], 0, "Uncaught DML exception");
        val = v896__ret_val;
    }
    return val;
}

static uint32 _DML_IFACE_arr__register_view__number_of_registers__8(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 num = 0;
    {
        uint32 v897__ret_num UNUSED  = 0;
        if (_DML_M_arr__register_view__number_of_registers(_dev, 8, &v897__ret_num))
        SIM_LOG_ERROR(_dev->arr._obj[8], 0, "Uncaught DML exception");
        num = v897__ret_num;
    }
    return num;
}

static attr_value_t _DML_IFACE_arr__register_view__register_info__8(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v898__ret_info UNUSED ;
        memset((void *)&v898__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__register_view__register_info(_dev, 8, reg, &v898__ret_info))
        SIM_LOG_ERROR(_dev->arr._obj[8], 0, "Uncaught DML exception");
        info = v898__ret_info;
    }
    return info;
}

static void  _DML_IFACE_arr__register_view__set_register_value__8(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__register_view__set_register_value(_dev, 8, reg, val))
    SIM_LOG_ERROR(_dev->arr._obj[8], 0, "Uncaught DML exception");
}

static bool _DML_IFACE_arr__register_view__big_endian_bitorder__9(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool big_endian = 0;
    {
        bool v900__ret_big_endian UNUSED  = 0;
        if (_DML_M_arr__register_view__big_endian_bitorder(_dev, 9, &v900__ret_big_endian))
        SIM_LOG_ERROR(_dev->arr._obj[9], 0, "Uncaught DML exception");
        big_endian = v900__ret_big_endian;
    }
    return big_endian;
}

static char const *_DML_IFACE_arr__register_view__description__9(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *desc = NULL;
    {
        char const *v901__ret_desc UNUSED  = NULL;
        if (_DML_M_arr__register_view__description(_dev, 9, &v901__ret_desc))
        SIM_LOG_ERROR(_dev->arr._obj[9], 0, "Uncaught DML exception");
        desc = v901__ret_desc;
    }
    return desc;
}

static uint64 _DML_IFACE_arr__register_view__get_register_value__9(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v902__ret_val UNUSED  = 0;
        if (_DML_M_arr__register_view__get_register_value(_dev, 9, reg, &v902__ret_val))
        SIM_LOG_ERROR(_dev->arr._obj[9], 0, "Uncaught DML exception");
        val = v902__ret_val;
    }
    return val;
}

static uint32 _DML_IFACE_arr__register_view__number_of_registers__9(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 num = 0;
    {
        uint32 v903__ret_num UNUSED  = 0;
        if (_DML_M_arr__register_view__number_of_registers(_dev, 9, &v903__ret_num))
        SIM_LOG_ERROR(_dev->arr._obj[9], 0, "Uncaught DML exception");
        num = v903__ret_num;
    }
    return num;
}

static attr_value_t _DML_IFACE_arr__register_view__register_info__9(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v904__ret_info UNUSED ;
        memset((void *)&v904__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__register_view__register_info(_dev, 9, reg, &v904__ret_info))
        SIM_LOG_ERROR(_dev->arr._obj[9], 0, "Uncaught DML exception");
        info = v904__ret_info;
    }
    return info;
}

static void  _DML_IFACE_arr__register_view__set_register_value__9(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__register_view__set_register_value(_dev, 9, reg, val))
    SIM_LOG_ERROR(_dev->arr._obj[9], 0, "Uncaught DML exception");
}

static bool _DML_IFACE_arr__register_view__big_endian_bitorder__10(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool big_endian = 0;
    {
        bool v906__ret_big_endian UNUSED  = 0;
        if (_DML_M_arr__register_view__big_endian_bitorder(_dev, 10, &v906__ret_big_endian))
        SIM_LOG_ERROR(_dev->arr._obj[10], 0, "Uncaught DML exception");
        big_endian = v906__ret_big_endian;
    }
    return big_endian;
}

static char const *_DML_IFACE_arr__register_view__description__10(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *desc = NULL;
    {
        char const *v907__ret_desc UNUSED  = NULL;
        if (_DML_M_arr__register_view__description(_dev, 10, &v907__ret_desc))
        SIM_LOG_ERROR(_dev->arr._obj[10], 0, "Uncaught DML exception");
        desc = v907__ret_desc;
    }
    return desc;
}

static uint64 _DML_IFACE_arr__register_view__get_register_value__10(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v908__ret_val UNUSED  = 0;
        if (_DML_M_arr__register_view__get_register_value(_dev, 10, reg, &v908__ret_val))
        SIM_LOG_ERROR(_dev->arr._obj[10], 0, "Uncaught DML exception");
        val = v908__ret_val;
    }
    return val;
}

static uint32 _DML_IFACE_arr__register_view__number_of_registers__10(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 num = 0;
    {
        uint32 v909__ret_num UNUSED  = 0;
        if (_DML_M_arr__register_view__number_of_registers(_dev, 10, &v909__ret_num))
        SIM_LOG_ERROR(_dev->arr._obj[10], 0, "Uncaught DML exception");
        num = v909__ret_num;
    }
    return num;
}

static attr_value_t _DML_IFACE_arr__register_view__register_info__10(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v910__ret_info UNUSED ;
        memset((void *)&v910__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__register_view__register_info(_dev, 10, reg, &v910__ret_info))
        SIM_LOG_ERROR(_dev->arr._obj[10], 0, "Uncaught DML exception");
        info = v910__ret_info;
    }
    return info;
}

static void  _DML_IFACE_arr__register_view__set_register_value__10(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__register_view__set_register_value(_dev, 10, reg, val))
    SIM_LOG_ERROR(_dev->arr._obj[10], 0, "Uncaught DML exception");
}

static bool _DML_IFACE_arr__register_view__big_endian_bitorder__11(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool big_endian = 0;
    {
        bool v912__ret_big_endian UNUSED  = 0;
        if (_DML_M_arr__register_view__big_endian_bitorder(_dev, 11, &v912__ret_big_endian))
        SIM_LOG_ERROR(_dev->arr._obj[11], 0, "Uncaught DML exception");
        big_endian = v912__ret_big_endian;
    }
    return big_endian;
}

static char const *_DML_IFACE_arr__register_view__description__11(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *desc = NULL;
    {
        char const *v913__ret_desc UNUSED  = NULL;
        if (_DML_M_arr__register_view__description(_dev, 11, &v913__ret_desc))
        SIM_LOG_ERROR(_dev->arr._obj[11], 0, "Uncaught DML exception");
        desc = v913__ret_desc;
    }
    return desc;
}

static uint64 _DML_IFACE_arr__register_view__get_register_value__11(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v914__ret_val UNUSED  = 0;
        if (_DML_M_arr__register_view__get_register_value(_dev, 11, reg, &v914__ret_val))
        SIM_LOG_ERROR(_dev->arr._obj[11], 0, "Uncaught DML exception");
        val = v914__ret_val;
    }
    return val;
}

static uint32 _DML_IFACE_arr__register_view__number_of_registers__11(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 num = 0;
    {
        uint32 v915__ret_num UNUSED  = 0;
        if (_DML_M_arr__register_view__number_of_registers(_dev, 11, &v915__ret_num))
        SIM_LOG_ERROR(_dev->arr._obj[11], 0, "Uncaught DML exception");
        num = v915__ret_num;
    }
    return num;
}

static attr_value_t _DML_IFACE_arr__register_view__register_info__11(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v916__ret_info UNUSED ;
        memset((void *)&v916__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__register_view__register_info(_dev, 11, reg, &v916__ret_info))
        SIM_LOG_ERROR(_dev->arr._obj[11], 0, "Uncaught DML exception");
        info = v916__ret_info;
    }
    return info;
}

static void  _DML_IFACE_arr__register_view__set_register_value__11(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__register_view__set_register_value(_dev, 11, reg, val))
    SIM_LOG_ERROR(_dev->arr._obj[11], 0, "Uncaught DML exception");
}

static bool _DML_IFACE_arr__register_view__big_endian_bitorder__12(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool big_endian = 0;
    {
        bool v918__ret_big_endian UNUSED  = 0;
        if (_DML_M_arr__register_view__big_endian_bitorder(_dev, 12, &v918__ret_big_endian))
        SIM_LOG_ERROR(_dev->arr._obj[12], 0, "Uncaught DML exception");
        big_endian = v918__ret_big_endian;
    }
    return big_endian;
}

static char const *_DML_IFACE_arr__register_view__description__12(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *desc = NULL;
    {
        char const *v919__ret_desc UNUSED  = NULL;
        if (_DML_M_arr__register_view__description(_dev, 12, &v919__ret_desc))
        SIM_LOG_ERROR(_dev->arr._obj[12], 0, "Uncaught DML exception");
        desc = v919__ret_desc;
    }
    return desc;
}

static uint64 _DML_IFACE_arr__register_view__get_register_value__12(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v920__ret_val UNUSED  = 0;
        if (_DML_M_arr__register_view__get_register_value(_dev, 12, reg, &v920__ret_val))
        SIM_LOG_ERROR(_dev->arr._obj[12], 0, "Uncaught DML exception");
        val = v920__ret_val;
    }
    return val;
}

static uint32 _DML_IFACE_arr__register_view__number_of_registers__12(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 num = 0;
    {
        uint32 v921__ret_num UNUSED  = 0;
        if (_DML_M_arr__register_view__number_of_registers(_dev, 12, &v921__ret_num))
        SIM_LOG_ERROR(_dev->arr._obj[12], 0, "Uncaught DML exception");
        num = v921__ret_num;
    }
    return num;
}

static attr_value_t _DML_IFACE_arr__register_view__register_info__12(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v922__ret_info UNUSED ;
        memset((void *)&v922__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__register_view__register_info(_dev, 12, reg, &v922__ret_info))
        SIM_LOG_ERROR(_dev->arr._obj[12], 0, "Uncaught DML exception");
        info = v922__ret_info;
    }
    return info;
}

static void  _DML_IFACE_arr__register_view__set_register_value__12(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__register_view__set_register_value(_dev, 12, reg, val))
    SIM_LOG_ERROR(_dev->arr._obj[12], 0, "Uncaught DML exception");
}

static bool _DML_IFACE_arr__register_view__big_endian_bitorder__13(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool big_endian = 0;
    {
        bool v924__ret_big_endian UNUSED  = 0;
        if (_DML_M_arr__register_view__big_endian_bitorder(_dev, 13, &v924__ret_big_endian))
        SIM_LOG_ERROR(_dev->arr._obj[13], 0, "Uncaught DML exception");
        big_endian = v924__ret_big_endian;
    }
    return big_endian;
}

static char const *_DML_IFACE_arr__register_view__description__13(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *desc = NULL;
    {
        char const *v925__ret_desc UNUSED  = NULL;
        if (_DML_M_arr__register_view__description(_dev, 13, &v925__ret_desc))
        SIM_LOG_ERROR(_dev->arr._obj[13], 0, "Uncaught DML exception");
        desc = v925__ret_desc;
    }
    return desc;
}

static uint64 _DML_IFACE_arr__register_view__get_register_value__13(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v926__ret_val UNUSED  = 0;
        if (_DML_M_arr__register_view__get_register_value(_dev, 13, reg, &v926__ret_val))
        SIM_LOG_ERROR(_dev->arr._obj[13], 0, "Uncaught DML exception");
        val = v926__ret_val;
    }
    return val;
}

static uint32 _DML_IFACE_arr__register_view__number_of_registers__13(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 num = 0;
    {
        uint32 v927__ret_num UNUSED  = 0;
        if (_DML_M_arr__register_view__number_of_registers(_dev, 13, &v927__ret_num))
        SIM_LOG_ERROR(_dev->arr._obj[13], 0, "Uncaught DML exception");
        num = v927__ret_num;
    }
    return num;
}

static attr_value_t _DML_IFACE_arr__register_view__register_info__13(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v928__ret_info UNUSED ;
        memset((void *)&v928__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__register_view__register_info(_dev, 13, reg, &v928__ret_info))
        SIM_LOG_ERROR(_dev->arr._obj[13], 0, "Uncaught DML exception");
        info = v928__ret_info;
    }
    return info;
}

static void  _DML_IFACE_arr__register_view__set_register_value__13(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__register_view__set_register_value(_dev, 13, reg, val))
    SIM_LOG_ERROR(_dev->arr._obj[13], 0, "Uncaught DML exception");
}

static bool _DML_IFACE_arr__register_view__big_endian_bitorder__14(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool big_endian = 0;
    {
        bool v930__ret_big_endian UNUSED  = 0;
        if (_DML_M_arr__register_view__big_endian_bitorder(_dev, 14, &v930__ret_big_endian))
        SIM_LOG_ERROR(_dev->arr._obj[14], 0, "Uncaught DML exception");
        big_endian = v930__ret_big_endian;
    }
    return big_endian;
}

static char const *_DML_IFACE_arr__register_view__description__14(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *desc = NULL;
    {
        char const *v931__ret_desc UNUSED  = NULL;
        if (_DML_M_arr__register_view__description(_dev, 14, &v931__ret_desc))
        SIM_LOG_ERROR(_dev->arr._obj[14], 0, "Uncaught DML exception");
        desc = v931__ret_desc;
    }
    return desc;
}

static uint64 _DML_IFACE_arr__register_view__get_register_value__14(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v932__ret_val UNUSED  = 0;
        if (_DML_M_arr__register_view__get_register_value(_dev, 14, reg, &v932__ret_val))
        SIM_LOG_ERROR(_dev->arr._obj[14], 0, "Uncaught DML exception");
        val = v932__ret_val;
    }
    return val;
}

static uint32 _DML_IFACE_arr__register_view__number_of_registers__14(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 num = 0;
    {
        uint32 v933__ret_num UNUSED  = 0;
        if (_DML_M_arr__register_view__number_of_registers(_dev, 14, &v933__ret_num))
        SIM_LOG_ERROR(_dev->arr._obj[14], 0, "Uncaught DML exception");
        num = v933__ret_num;
    }
    return num;
}

static attr_value_t _DML_IFACE_arr__register_view__register_info__14(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v934__ret_info UNUSED ;
        memset((void *)&v934__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__register_view__register_info(_dev, 14, reg, &v934__ret_info))
        SIM_LOG_ERROR(_dev->arr._obj[14], 0, "Uncaught DML exception");
        info = v934__ret_info;
    }
    return info;
}

static void  _DML_IFACE_arr__register_view__set_register_value__14(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__register_view__set_register_value(_dev, 14, reg, val))
    SIM_LOG_ERROR(_dev->arr._obj[14], 0, "Uncaught DML exception");
}

static bool _DML_IFACE_arr__register_view__big_endian_bitorder__15(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool big_endian = 0;
    {
        bool v936__ret_big_endian UNUSED  = 0;
        if (_DML_M_arr__register_view__big_endian_bitorder(_dev, 15, &v936__ret_big_endian))
        SIM_LOG_ERROR(_dev->arr._obj[15], 0, "Uncaught DML exception");
        big_endian = v936__ret_big_endian;
    }
    return big_endian;
}

static char const *_DML_IFACE_arr__register_view__description__15(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *desc = NULL;
    {
        char const *v937__ret_desc UNUSED  = NULL;
        if (_DML_M_arr__register_view__description(_dev, 15, &v937__ret_desc))
        SIM_LOG_ERROR(_dev->arr._obj[15], 0, "Uncaught DML exception");
        desc = v937__ret_desc;
    }
    return desc;
}

static uint64 _DML_IFACE_arr__register_view__get_register_value__15(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v938__ret_val UNUSED  = 0;
        if (_DML_M_arr__register_view__get_register_value(_dev, 15, reg, &v938__ret_val))
        SIM_LOG_ERROR(_dev->arr._obj[15], 0, "Uncaught DML exception");
        val = v938__ret_val;
    }
    return val;
}

static uint32 _DML_IFACE_arr__register_view__number_of_registers__15(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 num = 0;
    {
        uint32 v939__ret_num UNUSED  = 0;
        if (_DML_M_arr__register_view__number_of_registers(_dev, 15, &v939__ret_num))
        SIM_LOG_ERROR(_dev->arr._obj[15], 0, "Uncaught DML exception");
        num = v939__ret_num;
    }
    return num;
}

static attr_value_t _DML_IFACE_arr__register_view__register_info__15(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v940__ret_info UNUSED ;
        memset((void *)&v940__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__register_view__register_info(_dev, 15, reg, &v940__ret_info))
        SIM_LOG_ERROR(_dev->arr._obj[15], 0, "Uncaught DML exception");
        info = v940__ret_info;
    }
    return info;
}

static void  _DML_IFACE_arr__register_view__set_register_value__15(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__register_view__set_register_value(_dev, 15, reg, val))
    SIM_LOG_ERROR(_dev->arr._obj[15], 0, "Uncaught DML exception");
}

static attr_value_t _DML_PIFACE_arr__register_view_catalog__register_names(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v942__ret_ret UNUSED ;
        memset((void *)&v942__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__register_view_catalog__register_names(_dev, (_portobj->indices)[0], &v942__ret_ret))
        SIM_LOG_ERROR(_dev->arr._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        ret = v942__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_PIFACE_arr__register_view_catalog__register_offsets(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v943__ret_ret UNUSED ;
        memset((void *)&v943__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__register_view_catalog__register_offsets(_dev, (_portobj->indices)[0], &v943__ret_ret))
        SIM_LOG_ERROR(_dev->arr._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        ret = v943__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_arr__register_view_catalog__register_names__0(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v944__ret_ret UNUSED ;
        memset((void *)&v944__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__register_view_catalog__register_names(_dev, 0, &v944__ret_ret))
        SIM_LOG_ERROR(_dev->arr._obj[0], 0, "Uncaught DML exception");
        ret = v944__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_arr__register_view_catalog__register_offsets__0(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v945__ret_ret UNUSED ;
        memset((void *)&v945__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__register_view_catalog__register_offsets(_dev, 0, &v945__ret_ret))
        SIM_LOG_ERROR(_dev->arr._obj[0], 0, "Uncaught DML exception");
        ret = v945__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_arr__register_view_catalog__register_names__1(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v946__ret_ret UNUSED ;
        memset((void *)&v946__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__register_view_catalog__register_names(_dev, 1, &v946__ret_ret))
        SIM_LOG_ERROR(_dev->arr._obj[1], 0, "Uncaught DML exception");
        ret = v946__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_arr__register_view_catalog__register_offsets__1(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v947__ret_ret UNUSED ;
        memset((void *)&v947__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__register_view_catalog__register_offsets(_dev, 1, &v947__ret_ret))
        SIM_LOG_ERROR(_dev->arr._obj[1], 0, "Uncaught DML exception");
        ret = v947__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_arr__register_view_catalog__register_names__2(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v948__ret_ret UNUSED ;
        memset((void *)&v948__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__register_view_catalog__register_names(_dev, 2, &v948__ret_ret))
        SIM_LOG_ERROR(_dev->arr._obj[2], 0, "Uncaught DML exception");
        ret = v948__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_arr__register_view_catalog__register_offsets__2(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v949__ret_ret UNUSED ;
        memset((void *)&v949__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__register_view_catalog__register_offsets(_dev, 2, &v949__ret_ret))
        SIM_LOG_ERROR(_dev->arr._obj[2], 0, "Uncaught DML exception");
        ret = v949__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_arr__register_view_catalog__register_names__3(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v950__ret_ret UNUSED ;
        memset((void *)&v950__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__register_view_catalog__register_names(_dev, 3, &v950__ret_ret))
        SIM_LOG_ERROR(_dev->arr._obj[3], 0, "Uncaught DML exception");
        ret = v950__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_arr__register_view_catalog__register_offsets__3(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v951__ret_ret UNUSED ;
        memset((void *)&v951__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__register_view_catalog__register_offsets(_dev, 3, &v951__ret_ret))
        SIM_LOG_ERROR(_dev->arr._obj[3], 0, "Uncaught DML exception");
        ret = v951__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_arr__register_view_catalog__register_names__4(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v952__ret_ret UNUSED ;
        memset((void *)&v952__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__register_view_catalog__register_names(_dev, 4, &v952__ret_ret))
        SIM_LOG_ERROR(_dev->arr._obj[4], 0, "Uncaught DML exception");
        ret = v952__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_arr__register_view_catalog__register_offsets__4(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v953__ret_ret UNUSED ;
        memset((void *)&v953__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__register_view_catalog__register_offsets(_dev, 4, &v953__ret_ret))
        SIM_LOG_ERROR(_dev->arr._obj[4], 0, "Uncaught DML exception");
        ret = v953__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_arr__register_view_catalog__register_names__5(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v954__ret_ret UNUSED ;
        memset((void *)&v954__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__register_view_catalog__register_names(_dev, 5, &v954__ret_ret))
        SIM_LOG_ERROR(_dev->arr._obj[5], 0, "Uncaught DML exception");
        ret = v954__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_arr__register_view_catalog__register_offsets__5(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v955__ret_ret UNUSED ;
        memset((void *)&v955__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__register_view_catalog__register_offsets(_dev, 5, &v955__ret_ret))
        SIM_LOG_ERROR(_dev->arr._obj[5], 0, "Uncaught DML exception");
        ret = v955__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_arr__register_view_catalog__register_names__6(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v956__ret_ret UNUSED ;
        memset((void *)&v956__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__register_view_catalog__register_names(_dev, 6, &v956__ret_ret))
        SIM_LOG_ERROR(_dev->arr._obj[6], 0, "Uncaught DML exception");
        ret = v956__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_arr__register_view_catalog__register_offsets__6(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v957__ret_ret UNUSED ;
        memset((void *)&v957__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__register_view_catalog__register_offsets(_dev, 6, &v957__ret_ret))
        SIM_LOG_ERROR(_dev->arr._obj[6], 0, "Uncaught DML exception");
        ret = v957__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_arr__register_view_catalog__register_names__7(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v958__ret_ret UNUSED ;
        memset((void *)&v958__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__register_view_catalog__register_names(_dev, 7, &v958__ret_ret))
        SIM_LOG_ERROR(_dev->arr._obj[7], 0, "Uncaught DML exception");
        ret = v958__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_arr__register_view_catalog__register_offsets__7(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v959__ret_ret UNUSED ;
        memset((void *)&v959__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__register_view_catalog__register_offsets(_dev, 7, &v959__ret_ret))
        SIM_LOG_ERROR(_dev->arr._obj[7], 0, "Uncaught DML exception");
        ret = v959__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_arr__register_view_catalog__register_names__8(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v960__ret_ret UNUSED ;
        memset((void *)&v960__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__register_view_catalog__register_names(_dev, 8, &v960__ret_ret))
        SIM_LOG_ERROR(_dev->arr._obj[8], 0, "Uncaught DML exception");
        ret = v960__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_arr__register_view_catalog__register_offsets__8(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v961__ret_ret UNUSED ;
        memset((void *)&v961__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__register_view_catalog__register_offsets(_dev, 8, &v961__ret_ret))
        SIM_LOG_ERROR(_dev->arr._obj[8], 0, "Uncaught DML exception");
        ret = v961__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_arr__register_view_catalog__register_names__9(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v962__ret_ret UNUSED ;
        memset((void *)&v962__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__register_view_catalog__register_names(_dev, 9, &v962__ret_ret))
        SIM_LOG_ERROR(_dev->arr._obj[9], 0, "Uncaught DML exception");
        ret = v962__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_arr__register_view_catalog__register_offsets__9(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v963__ret_ret UNUSED ;
        memset((void *)&v963__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__register_view_catalog__register_offsets(_dev, 9, &v963__ret_ret))
        SIM_LOG_ERROR(_dev->arr._obj[9], 0, "Uncaught DML exception");
        ret = v963__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_arr__register_view_catalog__register_names__10(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v964__ret_ret UNUSED ;
        memset((void *)&v964__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__register_view_catalog__register_names(_dev, 10, &v964__ret_ret))
        SIM_LOG_ERROR(_dev->arr._obj[10], 0, "Uncaught DML exception");
        ret = v964__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_arr__register_view_catalog__register_offsets__10(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v965__ret_ret UNUSED ;
        memset((void *)&v965__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__register_view_catalog__register_offsets(_dev, 10, &v965__ret_ret))
        SIM_LOG_ERROR(_dev->arr._obj[10], 0, "Uncaught DML exception");
        ret = v965__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_arr__register_view_catalog__register_names__11(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v966__ret_ret UNUSED ;
        memset((void *)&v966__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__register_view_catalog__register_names(_dev, 11, &v966__ret_ret))
        SIM_LOG_ERROR(_dev->arr._obj[11], 0, "Uncaught DML exception");
        ret = v966__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_arr__register_view_catalog__register_offsets__11(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v967__ret_ret UNUSED ;
        memset((void *)&v967__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__register_view_catalog__register_offsets(_dev, 11, &v967__ret_ret))
        SIM_LOG_ERROR(_dev->arr._obj[11], 0, "Uncaught DML exception");
        ret = v967__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_arr__register_view_catalog__register_names__12(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v968__ret_ret UNUSED ;
        memset((void *)&v968__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__register_view_catalog__register_names(_dev, 12, &v968__ret_ret))
        SIM_LOG_ERROR(_dev->arr._obj[12], 0, "Uncaught DML exception");
        ret = v968__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_arr__register_view_catalog__register_offsets__12(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v969__ret_ret UNUSED ;
        memset((void *)&v969__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__register_view_catalog__register_offsets(_dev, 12, &v969__ret_ret))
        SIM_LOG_ERROR(_dev->arr._obj[12], 0, "Uncaught DML exception");
        ret = v969__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_arr__register_view_catalog__register_names__13(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v970__ret_ret UNUSED ;
        memset((void *)&v970__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__register_view_catalog__register_names(_dev, 13, &v970__ret_ret))
        SIM_LOG_ERROR(_dev->arr._obj[13], 0, "Uncaught DML exception");
        ret = v970__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_arr__register_view_catalog__register_offsets__13(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v971__ret_ret UNUSED ;
        memset((void *)&v971__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__register_view_catalog__register_offsets(_dev, 13, &v971__ret_ret))
        SIM_LOG_ERROR(_dev->arr._obj[13], 0, "Uncaught DML exception");
        ret = v971__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_arr__register_view_catalog__register_names__14(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v972__ret_ret UNUSED ;
        memset((void *)&v972__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__register_view_catalog__register_names(_dev, 14, &v972__ret_ret))
        SIM_LOG_ERROR(_dev->arr._obj[14], 0, "Uncaught DML exception");
        ret = v972__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_arr__register_view_catalog__register_offsets__14(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v973__ret_ret UNUSED ;
        memset((void *)&v973__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__register_view_catalog__register_offsets(_dev, 14, &v973__ret_ret))
        SIM_LOG_ERROR(_dev->arr._obj[14], 0, "Uncaught DML exception");
        ret = v973__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_arr__register_view_catalog__register_names__15(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v974__ret_ret UNUSED ;
        memset((void *)&v974__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__register_view_catalog__register_names(_dev, 15, &v974__ret_ret))
        SIM_LOG_ERROR(_dev->arr._obj[15], 0, "Uncaught DML exception");
        ret = v974__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_arr__register_view_catalog__register_offsets__15(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v975__ret_ret UNUSED ;
        memset((void *)&v975__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__register_view_catalog__register_offsets(_dev, 15, &v975__ret_ret))
        SIM_LOG_ERROR(_dev->arr._obj[15], 0, "Uncaught DML exception");
        ret = v975__ret_ret;
    }
    return ret;
}

static void  _DML_PIFACE_arri__bank_instrumentation_subscribe__disable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_arri__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, (_portobj->indices)[0], connection))
    SIM_LOG_ERROR(_dev->arri._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
}

static void  _DML_PIFACE_arri__bank_instrumentation_subscribe__enable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_arri__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, (_portobj->indices)[0], connection))
    SIM_LOG_ERROR(_dev->arri._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
}

static bank_callback_handle_t _DML_PIFACE_arri__bank_instrumentation_subscribe__register_after_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v978__ret_handle UNUSED  = 0;
        if (_DML_M_arri__bank_instrumentation_subscribe__register_after_read(_dev, (_portobj->indices)[0], connection, offset, size, after_read, user_data, &v978__ret_handle))
        SIM_LOG_ERROR(_dev->arri._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        handle = v978__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_PIFACE_arri__bank_instrumentation_subscribe__register_after_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v979__ret_handle UNUSED  = 0;
        if (_DML_M_arri__bank_instrumentation_subscribe__register_after_write(_dev, (_portobj->indices)[0], connection, offset, size, after_write, user_data, &v979__ret_handle))
        SIM_LOG_ERROR(_dev->arri._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        handle = v979__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_PIFACE_arri__bank_instrumentation_subscribe__register_before_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v980__ret_handle UNUSED  = 0;
        if (_DML_M_arri__bank_instrumentation_subscribe__register_before_read(_dev, (_portobj->indices)[0], connection, offset, size, before_read, user_data, &v980__ret_handle))
        SIM_LOG_ERROR(_dev->arri._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        handle = v980__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_PIFACE_arri__bank_instrumentation_subscribe__register_before_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v981__ret_handle UNUSED  = 0;
        if (_DML_M_arri__bank_instrumentation_subscribe__register_before_write(_dev, (_portobj->indices)[0], connection, offset, size, before_write, user_data, &v981__ret_handle))
        SIM_LOG_ERROR(_dev->arri._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        handle = v981__ret_handle;
    }
    return handle;
}

static void  _DML_PIFACE_arri__bank_instrumentation_subscribe__remove_callback(conf_object_t *_obj, bank_callback_handle_t callback)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_arri__bank_instrumentation_subscribe__remove_callback(_dev, (_portobj->indices)[0], callback))
    SIM_LOG_ERROR(_dev->arri._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
}

static void  _DML_PIFACE_arri__bank_instrumentation_subscribe__remove_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_arri__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, (_portobj->indices)[0], connection))
    SIM_LOG_ERROR(_dev->arri._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__disable_connection_callbacks__0(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, 0, connection))
    SIM_LOG_ERROR(_dev->arri._obj[0], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__enable_connection_callbacks__0(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, 0, connection))
    SIM_LOG_ERROR(_dev->arri._obj[0], 0, "Uncaught DML exception");
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_after_read__0(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v986__ret_handle UNUSED  = 0;
        if (_DML_M_arri__bank_instrumentation_subscribe__register_after_read(_dev, 0, connection, offset, size, after_read, user_data, &v986__ret_handle))
        SIM_LOG_ERROR(_dev->arri._obj[0], 0, "Uncaught DML exception");
        handle = v986__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_after_write__0(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v987__ret_handle UNUSED  = 0;
        if (_DML_M_arri__bank_instrumentation_subscribe__register_after_write(_dev, 0, connection, offset, size, after_write, user_data, &v987__ret_handle))
        SIM_LOG_ERROR(_dev->arri._obj[0], 0, "Uncaught DML exception");
        handle = v987__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_before_read__0(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v988__ret_handle UNUSED  = 0;
        if (_DML_M_arri__bank_instrumentation_subscribe__register_before_read(_dev, 0, connection, offset, size, before_read, user_data, &v988__ret_handle))
        SIM_LOG_ERROR(_dev->arri._obj[0], 0, "Uncaught DML exception");
        handle = v988__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_before_write__0(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v989__ret_handle UNUSED  = 0;
        if (_DML_M_arri__bank_instrumentation_subscribe__register_before_write(_dev, 0, connection, offset, size, before_write, user_data, &v989__ret_handle))
        SIM_LOG_ERROR(_dev->arri._obj[0], 0, "Uncaught DML exception");
        handle = v989__ret_handle;
    }
    return handle;
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__remove_callback__0(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__bank_instrumentation_subscribe__remove_callback(_dev, 0, callback))
    SIM_LOG_ERROR(_dev->arri._obj[0], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__remove_connection_callbacks__0(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, 0, connection))
    SIM_LOG_ERROR(_dev->arri._obj[0], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__disable_connection_callbacks__1(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, 1, connection))
    SIM_LOG_ERROR(_dev->arri._obj[1], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__enable_connection_callbacks__1(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, 1, connection))
    SIM_LOG_ERROR(_dev->arri._obj[1], 0, "Uncaught DML exception");
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_after_read__1(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v994__ret_handle UNUSED  = 0;
        if (_DML_M_arri__bank_instrumentation_subscribe__register_after_read(_dev, 1, connection, offset, size, after_read, user_data, &v994__ret_handle))
        SIM_LOG_ERROR(_dev->arri._obj[1], 0, "Uncaught DML exception");
        handle = v994__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_after_write__1(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v995__ret_handle UNUSED  = 0;
        if (_DML_M_arri__bank_instrumentation_subscribe__register_after_write(_dev, 1, connection, offset, size, after_write, user_data, &v995__ret_handle))
        SIM_LOG_ERROR(_dev->arri._obj[1], 0, "Uncaught DML exception");
        handle = v995__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_before_read__1(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v996__ret_handle UNUSED  = 0;
        if (_DML_M_arri__bank_instrumentation_subscribe__register_before_read(_dev, 1, connection, offset, size, before_read, user_data, &v996__ret_handle))
        SIM_LOG_ERROR(_dev->arri._obj[1], 0, "Uncaught DML exception");
        handle = v996__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_before_write__1(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v997__ret_handle UNUSED  = 0;
        if (_DML_M_arri__bank_instrumentation_subscribe__register_before_write(_dev, 1, connection, offset, size, before_write, user_data, &v997__ret_handle))
        SIM_LOG_ERROR(_dev->arri._obj[1], 0, "Uncaught DML exception");
        handle = v997__ret_handle;
    }
    return handle;
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__remove_callback__1(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__bank_instrumentation_subscribe__remove_callback(_dev, 1, callback))
    SIM_LOG_ERROR(_dev->arri._obj[1], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__remove_connection_callbacks__1(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, 1, connection))
    SIM_LOG_ERROR(_dev->arri._obj[1], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__disable_connection_callbacks__2(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, 2, connection))
    SIM_LOG_ERROR(_dev->arri._obj[2], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__enable_connection_callbacks__2(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, 2, connection))
    SIM_LOG_ERROR(_dev->arri._obj[2], 0, "Uncaught DML exception");
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_after_read__2(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1002__ret_handle UNUSED  = 0;
        if (_DML_M_arri__bank_instrumentation_subscribe__register_after_read(_dev, 2, connection, offset, size, after_read, user_data, &v1002__ret_handle))
        SIM_LOG_ERROR(_dev->arri._obj[2], 0, "Uncaught DML exception");
        handle = v1002__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_after_write__2(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1003__ret_handle UNUSED  = 0;
        if (_DML_M_arri__bank_instrumentation_subscribe__register_after_write(_dev, 2, connection, offset, size, after_write, user_data, &v1003__ret_handle))
        SIM_LOG_ERROR(_dev->arri._obj[2], 0, "Uncaught DML exception");
        handle = v1003__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_before_read__2(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1004__ret_handle UNUSED  = 0;
        if (_DML_M_arri__bank_instrumentation_subscribe__register_before_read(_dev, 2, connection, offset, size, before_read, user_data, &v1004__ret_handle))
        SIM_LOG_ERROR(_dev->arri._obj[2], 0, "Uncaught DML exception");
        handle = v1004__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_before_write__2(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1005__ret_handle UNUSED  = 0;
        if (_DML_M_arri__bank_instrumentation_subscribe__register_before_write(_dev, 2, connection, offset, size, before_write, user_data, &v1005__ret_handle))
        SIM_LOG_ERROR(_dev->arri._obj[2], 0, "Uncaught DML exception");
        handle = v1005__ret_handle;
    }
    return handle;
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__remove_callback__2(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__bank_instrumentation_subscribe__remove_callback(_dev, 2, callback))
    SIM_LOG_ERROR(_dev->arri._obj[2], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__remove_connection_callbacks__2(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, 2, connection))
    SIM_LOG_ERROR(_dev->arri._obj[2], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__disable_connection_callbacks__3(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, 3, connection))
    SIM_LOG_ERROR(_dev->arri._obj[3], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__enable_connection_callbacks__3(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, 3, connection))
    SIM_LOG_ERROR(_dev->arri._obj[3], 0, "Uncaught DML exception");
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_after_read__3(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1010__ret_handle UNUSED  = 0;
        if (_DML_M_arri__bank_instrumentation_subscribe__register_after_read(_dev, 3, connection, offset, size, after_read, user_data, &v1010__ret_handle))
        SIM_LOG_ERROR(_dev->arri._obj[3], 0, "Uncaught DML exception");
        handle = v1010__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_after_write__3(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1011__ret_handle UNUSED  = 0;
        if (_DML_M_arri__bank_instrumentation_subscribe__register_after_write(_dev, 3, connection, offset, size, after_write, user_data, &v1011__ret_handle))
        SIM_LOG_ERROR(_dev->arri._obj[3], 0, "Uncaught DML exception");
        handle = v1011__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_before_read__3(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1012__ret_handle UNUSED  = 0;
        if (_DML_M_arri__bank_instrumentation_subscribe__register_before_read(_dev, 3, connection, offset, size, before_read, user_data, &v1012__ret_handle))
        SIM_LOG_ERROR(_dev->arri._obj[3], 0, "Uncaught DML exception");
        handle = v1012__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_before_write__3(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1013__ret_handle UNUSED  = 0;
        if (_DML_M_arri__bank_instrumentation_subscribe__register_before_write(_dev, 3, connection, offset, size, before_write, user_data, &v1013__ret_handle))
        SIM_LOG_ERROR(_dev->arri._obj[3], 0, "Uncaught DML exception");
        handle = v1013__ret_handle;
    }
    return handle;
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__remove_callback__3(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__bank_instrumentation_subscribe__remove_callback(_dev, 3, callback))
    SIM_LOG_ERROR(_dev->arri._obj[3], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__remove_connection_callbacks__3(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, 3, connection))
    SIM_LOG_ERROR(_dev->arri._obj[3], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__disable_connection_callbacks__4(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, 4, connection))
    SIM_LOG_ERROR(_dev->arri._obj[4], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__enable_connection_callbacks__4(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, 4, connection))
    SIM_LOG_ERROR(_dev->arri._obj[4], 0, "Uncaught DML exception");
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_after_read__4(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1018__ret_handle UNUSED  = 0;
        if (_DML_M_arri__bank_instrumentation_subscribe__register_after_read(_dev, 4, connection, offset, size, after_read, user_data, &v1018__ret_handle))
        SIM_LOG_ERROR(_dev->arri._obj[4], 0, "Uncaught DML exception");
        handle = v1018__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_after_write__4(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1019__ret_handle UNUSED  = 0;
        if (_DML_M_arri__bank_instrumentation_subscribe__register_after_write(_dev, 4, connection, offset, size, after_write, user_data, &v1019__ret_handle))
        SIM_LOG_ERROR(_dev->arri._obj[4], 0, "Uncaught DML exception");
        handle = v1019__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_before_read__4(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1020__ret_handle UNUSED  = 0;
        if (_DML_M_arri__bank_instrumentation_subscribe__register_before_read(_dev, 4, connection, offset, size, before_read, user_data, &v1020__ret_handle))
        SIM_LOG_ERROR(_dev->arri._obj[4], 0, "Uncaught DML exception");
        handle = v1020__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_before_write__4(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1021__ret_handle UNUSED  = 0;
        if (_DML_M_arri__bank_instrumentation_subscribe__register_before_write(_dev, 4, connection, offset, size, before_write, user_data, &v1021__ret_handle))
        SIM_LOG_ERROR(_dev->arri._obj[4], 0, "Uncaught DML exception");
        handle = v1021__ret_handle;
    }
    return handle;
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__remove_callback__4(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__bank_instrumentation_subscribe__remove_callback(_dev, 4, callback))
    SIM_LOG_ERROR(_dev->arri._obj[4], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__remove_connection_callbacks__4(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, 4, connection))
    SIM_LOG_ERROR(_dev->arri._obj[4], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__disable_connection_callbacks__5(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, 5, connection))
    SIM_LOG_ERROR(_dev->arri._obj[5], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__enable_connection_callbacks__5(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, 5, connection))
    SIM_LOG_ERROR(_dev->arri._obj[5], 0, "Uncaught DML exception");
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_after_read__5(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1026__ret_handle UNUSED  = 0;
        if (_DML_M_arri__bank_instrumentation_subscribe__register_after_read(_dev, 5, connection, offset, size, after_read, user_data, &v1026__ret_handle))
        SIM_LOG_ERROR(_dev->arri._obj[5], 0, "Uncaught DML exception");
        handle = v1026__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_after_write__5(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1027__ret_handle UNUSED  = 0;
        if (_DML_M_arri__bank_instrumentation_subscribe__register_after_write(_dev, 5, connection, offset, size, after_write, user_data, &v1027__ret_handle))
        SIM_LOG_ERROR(_dev->arri._obj[5], 0, "Uncaught DML exception");
        handle = v1027__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_before_read__5(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1028__ret_handle UNUSED  = 0;
        if (_DML_M_arri__bank_instrumentation_subscribe__register_before_read(_dev, 5, connection, offset, size, before_read, user_data, &v1028__ret_handle))
        SIM_LOG_ERROR(_dev->arri._obj[5], 0, "Uncaught DML exception");
        handle = v1028__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_before_write__5(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1029__ret_handle UNUSED  = 0;
        if (_DML_M_arri__bank_instrumentation_subscribe__register_before_write(_dev, 5, connection, offset, size, before_write, user_data, &v1029__ret_handle))
        SIM_LOG_ERROR(_dev->arri._obj[5], 0, "Uncaught DML exception");
        handle = v1029__ret_handle;
    }
    return handle;
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__remove_callback__5(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__bank_instrumentation_subscribe__remove_callback(_dev, 5, callback))
    SIM_LOG_ERROR(_dev->arri._obj[5], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__remove_connection_callbacks__5(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, 5, connection))
    SIM_LOG_ERROR(_dev->arri._obj[5], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__disable_connection_callbacks__6(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, 6, connection))
    SIM_LOG_ERROR(_dev->arri._obj[6], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__enable_connection_callbacks__6(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, 6, connection))
    SIM_LOG_ERROR(_dev->arri._obj[6], 0, "Uncaught DML exception");
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_after_read__6(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1034__ret_handle UNUSED  = 0;
        if (_DML_M_arri__bank_instrumentation_subscribe__register_after_read(_dev, 6, connection, offset, size, after_read, user_data, &v1034__ret_handle))
        SIM_LOG_ERROR(_dev->arri._obj[6], 0, "Uncaught DML exception");
        handle = v1034__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_after_write__6(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1035__ret_handle UNUSED  = 0;
        if (_DML_M_arri__bank_instrumentation_subscribe__register_after_write(_dev, 6, connection, offset, size, after_write, user_data, &v1035__ret_handle))
        SIM_LOG_ERROR(_dev->arri._obj[6], 0, "Uncaught DML exception");
        handle = v1035__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_before_read__6(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1036__ret_handle UNUSED  = 0;
        if (_DML_M_arri__bank_instrumentation_subscribe__register_before_read(_dev, 6, connection, offset, size, before_read, user_data, &v1036__ret_handle))
        SIM_LOG_ERROR(_dev->arri._obj[6], 0, "Uncaught DML exception");
        handle = v1036__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_before_write__6(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1037__ret_handle UNUSED  = 0;
        if (_DML_M_arri__bank_instrumentation_subscribe__register_before_write(_dev, 6, connection, offset, size, before_write, user_data, &v1037__ret_handle))
        SIM_LOG_ERROR(_dev->arri._obj[6], 0, "Uncaught DML exception");
        handle = v1037__ret_handle;
    }
    return handle;
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__remove_callback__6(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__bank_instrumentation_subscribe__remove_callback(_dev, 6, callback))
    SIM_LOG_ERROR(_dev->arri._obj[6], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__remove_connection_callbacks__6(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, 6, connection))
    SIM_LOG_ERROR(_dev->arri._obj[6], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__disable_connection_callbacks__7(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, 7, connection))
    SIM_LOG_ERROR(_dev->arri._obj[7], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__enable_connection_callbacks__7(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, 7, connection))
    SIM_LOG_ERROR(_dev->arri._obj[7], 0, "Uncaught DML exception");
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_after_read__7(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1042__ret_handle UNUSED  = 0;
        if (_DML_M_arri__bank_instrumentation_subscribe__register_after_read(_dev, 7, connection, offset, size, after_read, user_data, &v1042__ret_handle))
        SIM_LOG_ERROR(_dev->arri._obj[7], 0, "Uncaught DML exception");
        handle = v1042__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_after_write__7(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1043__ret_handle UNUSED  = 0;
        if (_DML_M_arri__bank_instrumentation_subscribe__register_after_write(_dev, 7, connection, offset, size, after_write, user_data, &v1043__ret_handle))
        SIM_LOG_ERROR(_dev->arri._obj[7], 0, "Uncaught DML exception");
        handle = v1043__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_before_read__7(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1044__ret_handle UNUSED  = 0;
        if (_DML_M_arri__bank_instrumentation_subscribe__register_before_read(_dev, 7, connection, offset, size, before_read, user_data, &v1044__ret_handle))
        SIM_LOG_ERROR(_dev->arri._obj[7], 0, "Uncaught DML exception");
        handle = v1044__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_before_write__7(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1045__ret_handle UNUSED  = 0;
        if (_DML_M_arri__bank_instrumentation_subscribe__register_before_write(_dev, 7, connection, offset, size, before_write, user_data, &v1045__ret_handle))
        SIM_LOG_ERROR(_dev->arri._obj[7], 0, "Uncaught DML exception");
        handle = v1045__ret_handle;
    }
    return handle;
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__remove_callback__7(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__bank_instrumentation_subscribe__remove_callback(_dev, 7, callback))
    SIM_LOG_ERROR(_dev->arri._obj[7], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__remove_connection_callbacks__7(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, 7, connection))
    SIM_LOG_ERROR(_dev->arri._obj[7], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__disable_connection_callbacks__8(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, 8, connection))
    SIM_LOG_ERROR(_dev->arri._obj[8], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__enable_connection_callbacks__8(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, 8, connection))
    SIM_LOG_ERROR(_dev->arri._obj[8], 0, "Uncaught DML exception");
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_after_read__8(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1050__ret_handle UNUSED  = 0;
        if (_DML_M_arri__bank_instrumentation_subscribe__register_after_read(_dev, 8, connection, offset, size, after_read, user_data, &v1050__ret_handle))
        SIM_LOG_ERROR(_dev->arri._obj[8], 0, "Uncaught DML exception");
        handle = v1050__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_after_write__8(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1051__ret_handle UNUSED  = 0;
        if (_DML_M_arri__bank_instrumentation_subscribe__register_after_write(_dev, 8, connection, offset, size, after_write, user_data, &v1051__ret_handle))
        SIM_LOG_ERROR(_dev->arri._obj[8], 0, "Uncaught DML exception");
        handle = v1051__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_before_read__8(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1052__ret_handle UNUSED  = 0;
        if (_DML_M_arri__bank_instrumentation_subscribe__register_before_read(_dev, 8, connection, offset, size, before_read, user_data, &v1052__ret_handle))
        SIM_LOG_ERROR(_dev->arri._obj[8], 0, "Uncaught DML exception");
        handle = v1052__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_before_write__8(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1053__ret_handle UNUSED  = 0;
        if (_DML_M_arri__bank_instrumentation_subscribe__register_before_write(_dev, 8, connection, offset, size, before_write, user_data, &v1053__ret_handle))
        SIM_LOG_ERROR(_dev->arri._obj[8], 0, "Uncaught DML exception");
        handle = v1053__ret_handle;
    }
    return handle;
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__remove_callback__8(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__bank_instrumentation_subscribe__remove_callback(_dev, 8, callback))
    SIM_LOG_ERROR(_dev->arri._obj[8], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__remove_connection_callbacks__8(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, 8, connection))
    SIM_LOG_ERROR(_dev->arri._obj[8], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__disable_connection_callbacks__9(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, 9, connection))
    SIM_LOG_ERROR(_dev->arri._obj[9], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__enable_connection_callbacks__9(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, 9, connection))
    SIM_LOG_ERROR(_dev->arri._obj[9], 0, "Uncaught DML exception");
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_after_read__9(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1058__ret_handle UNUSED  = 0;
        if (_DML_M_arri__bank_instrumentation_subscribe__register_after_read(_dev, 9, connection, offset, size, after_read, user_data, &v1058__ret_handle))
        SIM_LOG_ERROR(_dev->arri._obj[9], 0, "Uncaught DML exception");
        handle = v1058__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_after_write__9(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1059__ret_handle UNUSED  = 0;
        if (_DML_M_arri__bank_instrumentation_subscribe__register_after_write(_dev, 9, connection, offset, size, after_write, user_data, &v1059__ret_handle))
        SIM_LOG_ERROR(_dev->arri._obj[9], 0, "Uncaught DML exception");
        handle = v1059__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_before_read__9(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1060__ret_handle UNUSED  = 0;
        if (_DML_M_arri__bank_instrumentation_subscribe__register_before_read(_dev, 9, connection, offset, size, before_read, user_data, &v1060__ret_handle))
        SIM_LOG_ERROR(_dev->arri._obj[9], 0, "Uncaught DML exception");
        handle = v1060__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_before_write__9(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1061__ret_handle UNUSED  = 0;
        if (_DML_M_arri__bank_instrumentation_subscribe__register_before_write(_dev, 9, connection, offset, size, before_write, user_data, &v1061__ret_handle))
        SIM_LOG_ERROR(_dev->arri._obj[9], 0, "Uncaught DML exception");
        handle = v1061__ret_handle;
    }
    return handle;
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__remove_callback__9(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__bank_instrumentation_subscribe__remove_callback(_dev, 9, callback))
    SIM_LOG_ERROR(_dev->arri._obj[9], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__remove_connection_callbacks__9(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, 9, connection))
    SIM_LOG_ERROR(_dev->arri._obj[9], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__disable_connection_callbacks__10(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, 10, connection))
    SIM_LOG_ERROR(_dev->arri._obj[10], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__enable_connection_callbacks__10(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, 10, connection))
    SIM_LOG_ERROR(_dev->arri._obj[10], 0, "Uncaught DML exception");
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_after_read__10(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1066__ret_handle UNUSED  = 0;
        if (_DML_M_arri__bank_instrumentation_subscribe__register_after_read(_dev, 10, connection, offset, size, after_read, user_data, &v1066__ret_handle))
        SIM_LOG_ERROR(_dev->arri._obj[10], 0, "Uncaught DML exception");
        handle = v1066__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_after_write__10(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1067__ret_handle UNUSED  = 0;
        if (_DML_M_arri__bank_instrumentation_subscribe__register_after_write(_dev, 10, connection, offset, size, after_write, user_data, &v1067__ret_handle))
        SIM_LOG_ERROR(_dev->arri._obj[10], 0, "Uncaught DML exception");
        handle = v1067__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_before_read__10(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1068__ret_handle UNUSED  = 0;
        if (_DML_M_arri__bank_instrumentation_subscribe__register_before_read(_dev, 10, connection, offset, size, before_read, user_data, &v1068__ret_handle))
        SIM_LOG_ERROR(_dev->arri._obj[10], 0, "Uncaught DML exception");
        handle = v1068__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_before_write__10(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1069__ret_handle UNUSED  = 0;
        if (_DML_M_arri__bank_instrumentation_subscribe__register_before_write(_dev, 10, connection, offset, size, before_write, user_data, &v1069__ret_handle))
        SIM_LOG_ERROR(_dev->arri._obj[10], 0, "Uncaught DML exception");
        handle = v1069__ret_handle;
    }
    return handle;
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__remove_callback__10(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__bank_instrumentation_subscribe__remove_callback(_dev, 10, callback))
    SIM_LOG_ERROR(_dev->arri._obj[10], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__remove_connection_callbacks__10(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, 10, connection))
    SIM_LOG_ERROR(_dev->arri._obj[10], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__disable_connection_callbacks__11(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, 11, connection))
    SIM_LOG_ERROR(_dev->arri._obj[11], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__enable_connection_callbacks__11(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, 11, connection))
    SIM_LOG_ERROR(_dev->arri._obj[11], 0, "Uncaught DML exception");
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_after_read__11(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1074__ret_handle UNUSED  = 0;
        if (_DML_M_arri__bank_instrumentation_subscribe__register_after_read(_dev, 11, connection, offset, size, after_read, user_data, &v1074__ret_handle))
        SIM_LOG_ERROR(_dev->arri._obj[11], 0, "Uncaught DML exception");
        handle = v1074__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_after_write__11(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1075__ret_handle UNUSED  = 0;
        if (_DML_M_arri__bank_instrumentation_subscribe__register_after_write(_dev, 11, connection, offset, size, after_write, user_data, &v1075__ret_handle))
        SIM_LOG_ERROR(_dev->arri._obj[11], 0, "Uncaught DML exception");
        handle = v1075__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_before_read__11(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1076__ret_handle UNUSED  = 0;
        if (_DML_M_arri__bank_instrumentation_subscribe__register_before_read(_dev, 11, connection, offset, size, before_read, user_data, &v1076__ret_handle))
        SIM_LOG_ERROR(_dev->arri._obj[11], 0, "Uncaught DML exception");
        handle = v1076__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_before_write__11(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1077__ret_handle UNUSED  = 0;
        if (_DML_M_arri__bank_instrumentation_subscribe__register_before_write(_dev, 11, connection, offset, size, before_write, user_data, &v1077__ret_handle))
        SIM_LOG_ERROR(_dev->arri._obj[11], 0, "Uncaught DML exception");
        handle = v1077__ret_handle;
    }
    return handle;
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__remove_callback__11(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__bank_instrumentation_subscribe__remove_callback(_dev, 11, callback))
    SIM_LOG_ERROR(_dev->arri._obj[11], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__remove_connection_callbacks__11(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, 11, connection))
    SIM_LOG_ERROR(_dev->arri._obj[11], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__disable_connection_callbacks__12(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, 12, connection))
    SIM_LOG_ERROR(_dev->arri._obj[12], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__enable_connection_callbacks__12(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, 12, connection))
    SIM_LOG_ERROR(_dev->arri._obj[12], 0, "Uncaught DML exception");
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_after_read__12(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1082__ret_handle UNUSED  = 0;
        if (_DML_M_arri__bank_instrumentation_subscribe__register_after_read(_dev, 12, connection, offset, size, after_read, user_data, &v1082__ret_handle))
        SIM_LOG_ERROR(_dev->arri._obj[12], 0, "Uncaught DML exception");
        handle = v1082__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_after_write__12(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1083__ret_handle UNUSED  = 0;
        if (_DML_M_arri__bank_instrumentation_subscribe__register_after_write(_dev, 12, connection, offset, size, after_write, user_data, &v1083__ret_handle))
        SIM_LOG_ERROR(_dev->arri._obj[12], 0, "Uncaught DML exception");
        handle = v1083__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_before_read__12(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1084__ret_handle UNUSED  = 0;
        if (_DML_M_arri__bank_instrumentation_subscribe__register_before_read(_dev, 12, connection, offset, size, before_read, user_data, &v1084__ret_handle))
        SIM_LOG_ERROR(_dev->arri._obj[12], 0, "Uncaught DML exception");
        handle = v1084__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_before_write__12(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1085__ret_handle UNUSED  = 0;
        if (_DML_M_arri__bank_instrumentation_subscribe__register_before_write(_dev, 12, connection, offset, size, before_write, user_data, &v1085__ret_handle))
        SIM_LOG_ERROR(_dev->arri._obj[12], 0, "Uncaught DML exception");
        handle = v1085__ret_handle;
    }
    return handle;
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__remove_callback__12(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__bank_instrumentation_subscribe__remove_callback(_dev, 12, callback))
    SIM_LOG_ERROR(_dev->arri._obj[12], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__remove_connection_callbacks__12(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, 12, connection))
    SIM_LOG_ERROR(_dev->arri._obj[12], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__disable_connection_callbacks__13(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, 13, connection))
    SIM_LOG_ERROR(_dev->arri._obj[13], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__enable_connection_callbacks__13(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, 13, connection))
    SIM_LOG_ERROR(_dev->arri._obj[13], 0, "Uncaught DML exception");
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_after_read__13(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1090__ret_handle UNUSED  = 0;
        if (_DML_M_arri__bank_instrumentation_subscribe__register_after_read(_dev, 13, connection, offset, size, after_read, user_data, &v1090__ret_handle))
        SIM_LOG_ERROR(_dev->arri._obj[13], 0, "Uncaught DML exception");
        handle = v1090__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_after_write__13(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1091__ret_handle UNUSED  = 0;
        if (_DML_M_arri__bank_instrumentation_subscribe__register_after_write(_dev, 13, connection, offset, size, after_write, user_data, &v1091__ret_handle))
        SIM_LOG_ERROR(_dev->arri._obj[13], 0, "Uncaught DML exception");
        handle = v1091__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_before_read__13(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1092__ret_handle UNUSED  = 0;
        if (_DML_M_arri__bank_instrumentation_subscribe__register_before_read(_dev, 13, connection, offset, size, before_read, user_data, &v1092__ret_handle))
        SIM_LOG_ERROR(_dev->arri._obj[13], 0, "Uncaught DML exception");
        handle = v1092__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_before_write__13(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1093__ret_handle UNUSED  = 0;
        if (_DML_M_arri__bank_instrumentation_subscribe__register_before_write(_dev, 13, connection, offset, size, before_write, user_data, &v1093__ret_handle))
        SIM_LOG_ERROR(_dev->arri._obj[13], 0, "Uncaught DML exception");
        handle = v1093__ret_handle;
    }
    return handle;
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__remove_callback__13(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__bank_instrumentation_subscribe__remove_callback(_dev, 13, callback))
    SIM_LOG_ERROR(_dev->arri._obj[13], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__remove_connection_callbacks__13(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, 13, connection))
    SIM_LOG_ERROR(_dev->arri._obj[13], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__disable_connection_callbacks__14(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, 14, connection))
    SIM_LOG_ERROR(_dev->arri._obj[14], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__enable_connection_callbacks__14(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, 14, connection))
    SIM_LOG_ERROR(_dev->arri._obj[14], 0, "Uncaught DML exception");
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_after_read__14(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1098__ret_handle UNUSED  = 0;
        if (_DML_M_arri__bank_instrumentation_subscribe__register_after_read(_dev, 14, connection, offset, size, after_read, user_data, &v1098__ret_handle))
        SIM_LOG_ERROR(_dev->arri._obj[14], 0, "Uncaught DML exception");
        handle = v1098__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_after_write__14(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1099__ret_handle UNUSED  = 0;
        if (_DML_M_arri__bank_instrumentation_subscribe__register_after_write(_dev, 14, connection, offset, size, after_write, user_data, &v1099__ret_handle))
        SIM_LOG_ERROR(_dev->arri._obj[14], 0, "Uncaught DML exception");
        handle = v1099__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_before_read__14(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1100__ret_handle UNUSED  = 0;
        if (_DML_M_arri__bank_instrumentation_subscribe__register_before_read(_dev, 14, connection, offset, size, before_read, user_data, &v1100__ret_handle))
        SIM_LOG_ERROR(_dev->arri._obj[14], 0, "Uncaught DML exception");
        handle = v1100__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_before_write__14(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1101__ret_handle UNUSED  = 0;
        if (_DML_M_arri__bank_instrumentation_subscribe__register_before_write(_dev, 14, connection, offset, size, before_write, user_data, &v1101__ret_handle))
        SIM_LOG_ERROR(_dev->arri._obj[14], 0, "Uncaught DML exception");
        handle = v1101__ret_handle;
    }
    return handle;
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__remove_callback__14(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__bank_instrumentation_subscribe__remove_callback(_dev, 14, callback))
    SIM_LOG_ERROR(_dev->arri._obj[14], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__remove_connection_callbacks__14(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, 14, connection))
    SIM_LOG_ERROR(_dev->arri._obj[14], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__disable_connection_callbacks__15(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, 15, connection))
    SIM_LOG_ERROR(_dev->arri._obj[15], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__enable_connection_callbacks__15(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, 15, connection))
    SIM_LOG_ERROR(_dev->arri._obj[15], 0, "Uncaught DML exception");
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_after_read__15(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1106__ret_handle UNUSED  = 0;
        if (_DML_M_arri__bank_instrumentation_subscribe__register_after_read(_dev, 15, connection, offset, size, after_read, user_data, &v1106__ret_handle))
        SIM_LOG_ERROR(_dev->arri._obj[15], 0, "Uncaught DML exception");
        handle = v1106__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_after_write__15(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1107__ret_handle UNUSED  = 0;
        if (_DML_M_arri__bank_instrumentation_subscribe__register_after_write(_dev, 15, connection, offset, size, after_write, user_data, &v1107__ret_handle))
        SIM_LOG_ERROR(_dev->arri._obj[15], 0, "Uncaught DML exception");
        handle = v1107__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_before_read__15(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1108__ret_handle UNUSED  = 0;
        if (_DML_M_arri__bank_instrumentation_subscribe__register_before_read(_dev, 15, connection, offset, size, before_read, user_data, &v1108__ret_handle))
        SIM_LOG_ERROR(_dev->arri._obj[15], 0, "Uncaught DML exception");
        handle = v1108__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_before_write__15(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1109__ret_handle UNUSED  = 0;
        if (_DML_M_arri__bank_instrumentation_subscribe__register_before_write(_dev, 15, connection, offset, size, before_write, user_data, &v1109__ret_handle))
        SIM_LOG_ERROR(_dev->arri._obj[15], 0, "Uncaught DML exception");
        handle = v1109__ret_handle;
    }
    return handle;
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__remove_callback__15(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__bank_instrumentation_subscribe__remove_callback(_dev, 15, callback))
    SIM_LOG_ERROR(_dev->arri._obj[15], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__remove_connection_callbacks__15(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, 15, connection))
    SIM_LOG_ERROR(_dev->arri._obj[15], 0, "Uncaught DML exception");
}

static attr_value_t _DML_PIFACE_arri__instrumentation_order__get_connections(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t connections;
    memset((void *)&connections, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1112__ret_connections UNUSED ;
        memset((void *)&v1112__ret_connections, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__instrumentation_order__get_connections(_dev, (_portobj->indices)[0], &v1112__ret_connections))
        SIM_LOG_ERROR(_dev->arri._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        connections = v1112__ret_connections;
    }
    return connections;
}

static bool _DML_PIFACE_arri__instrumentation_order__move_before(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool success = 0;
    {
        bool v1113__ret_success UNUSED  = 0;
        if (_DML_M_arri__instrumentation_order__move_before(_dev, (_portobj->indices)[0], connection, before, &v1113__ret_success))
        SIM_LOG_ERROR(_dev->arri._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        success = v1113__ret_success;
    }
    return success;
}

static attr_value_t _DML_IFACE_arri__instrumentation_order__get_connections__0(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t connections;
    memset((void *)&connections, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1114__ret_connections UNUSED ;
        memset((void *)&v1114__ret_connections, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__instrumentation_order__get_connections(_dev, 0, &v1114__ret_connections))
        SIM_LOG_ERROR(_dev->arri._obj[0], 0, "Uncaught DML exception");
        connections = v1114__ret_connections;
    }
    return connections;
}

static bool _DML_IFACE_arri__instrumentation_order__move_before__0(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool success = 0;
    {
        bool v1115__ret_success UNUSED  = 0;
        if (_DML_M_arri__instrumentation_order__move_before(_dev, 0, connection, before, &v1115__ret_success))
        SIM_LOG_ERROR(_dev->arri._obj[0], 0, "Uncaught DML exception");
        success = v1115__ret_success;
    }
    return success;
}

static attr_value_t _DML_IFACE_arri__instrumentation_order__get_connections__1(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t connections;
    memset((void *)&connections, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1116__ret_connections UNUSED ;
        memset((void *)&v1116__ret_connections, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__instrumentation_order__get_connections(_dev, 1, &v1116__ret_connections))
        SIM_LOG_ERROR(_dev->arri._obj[1], 0, "Uncaught DML exception");
        connections = v1116__ret_connections;
    }
    return connections;
}

static bool _DML_IFACE_arri__instrumentation_order__move_before__1(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool success = 0;
    {
        bool v1117__ret_success UNUSED  = 0;
        if (_DML_M_arri__instrumentation_order__move_before(_dev, 1, connection, before, &v1117__ret_success))
        SIM_LOG_ERROR(_dev->arri._obj[1], 0, "Uncaught DML exception");
        success = v1117__ret_success;
    }
    return success;
}

static attr_value_t _DML_IFACE_arri__instrumentation_order__get_connections__2(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t connections;
    memset((void *)&connections, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1118__ret_connections UNUSED ;
        memset((void *)&v1118__ret_connections, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__instrumentation_order__get_connections(_dev, 2, &v1118__ret_connections))
        SIM_LOG_ERROR(_dev->arri._obj[2], 0, "Uncaught DML exception");
        connections = v1118__ret_connections;
    }
    return connections;
}

static bool _DML_IFACE_arri__instrumentation_order__move_before__2(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool success = 0;
    {
        bool v1119__ret_success UNUSED  = 0;
        if (_DML_M_arri__instrumentation_order__move_before(_dev, 2, connection, before, &v1119__ret_success))
        SIM_LOG_ERROR(_dev->arri._obj[2], 0, "Uncaught DML exception");
        success = v1119__ret_success;
    }
    return success;
}

static attr_value_t _DML_IFACE_arri__instrumentation_order__get_connections__3(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t connections;
    memset((void *)&connections, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1120__ret_connections UNUSED ;
        memset((void *)&v1120__ret_connections, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__instrumentation_order__get_connections(_dev, 3, &v1120__ret_connections))
        SIM_LOG_ERROR(_dev->arri._obj[3], 0, "Uncaught DML exception");
        connections = v1120__ret_connections;
    }
    return connections;
}

static bool _DML_IFACE_arri__instrumentation_order__move_before__3(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool success = 0;
    {
        bool v1121__ret_success UNUSED  = 0;
        if (_DML_M_arri__instrumentation_order__move_before(_dev, 3, connection, before, &v1121__ret_success))
        SIM_LOG_ERROR(_dev->arri._obj[3], 0, "Uncaught DML exception");
        success = v1121__ret_success;
    }
    return success;
}

static attr_value_t _DML_IFACE_arri__instrumentation_order__get_connections__4(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t connections;
    memset((void *)&connections, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1122__ret_connections UNUSED ;
        memset((void *)&v1122__ret_connections, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__instrumentation_order__get_connections(_dev, 4, &v1122__ret_connections))
        SIM_LOG_ERROR(_dev->arri._obj[4], 0, "Uncaught DML exception");
        connections = v1122__ret_connections;
    }
    return connections;
}

static bool _DML_IFACE_arri__instrumentation_order__move_before__4(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool success = 0;
    {
        bool v1123__ret_success UNUSED  = 0;
        if (_DML_M_arri__instrumentation_order__move_before(_dev, 4, connection, before, &v1123__ret_success))
        SIM_LOG_ERROR(_dev->arri._obj[4], 0, "Uncaught DML exception");
        success = v1123__ret_success;
    }
    return success;
}

static attr_value_t _DML_IFACE_arri__instrumentation_order__get_connections__5(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t connections;
    memset((void *)&connections, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1124__ret_connections UNUSED ;
        memset((void *)&v1124__ret_connections, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__instrumentation_order__get_connections(_dev, 5, &v1124__ret_connections))
        SIM_LOG_ERROR(_dev->arri._obj[5], 0, "Uncaught DML exception");
        connections = v1124__ret_connections;
    }
    return connections;
}

static bool _DML_IFACE_arri__instrumentation_order__move_before__5(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool success = 0;
    {
        bool v1125__ret_success UNUSED  = 0;
        if (_DML_M_arri__instrumentation_order__move_before(_dev, 5, connection, before, &v1125__ret_success))
        SIM_LOG_ERROR(_dev->arri._obj[5], 0, "Uncaught DML exception");
        success = v1125__ret_success;
    }
    return success;
}

static attr_value_t _DML_IFACE_arri__instrumentation_order__get_connections__6(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t connections;
    memset((void *)&connections, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1126__ret_connections UNUSED ;
        memset((void *)&v1126__ret_connections, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__instrumentation_order__get_connections(_dev, 6, &v1126__ret_connections))
        SIM_LOG_ERROR(_dev->arri._obj[6], 0, "Uncaught DML exception");
        connections = v1126__ret_connections;
    }
    return connections;
}

static bool _DML_IFACE_arri__instrumentation_order__move_before__6(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool success = 0;
    {
        bool v1127__ret_success UNUSED  = 0;
        if (_DML_M_arri__instrumentation_order__move_before(_dev, 6, connection, before, &v1127__ret_success))
        SIM_LOG_ERROR(_dev->arri._obj[6], 0, "Uncaught DML exception");
        success = v1127__ret_success;
    }
    return success;
}

static attr_value_t _DML_IFACE_arri__instrumentation_order__get_connections__7(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t connections;
    memset((void *)&connections, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1128__ret_connections UNUSED ;
        memset((void *)&v1128__ret_connections, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__instrumentation_order__get_connections(_dev, 7, &v1128__ret_connections))
        SIM_LOG_ERROR(_dev->arri._obj[7], 0, "Uncaught DML exception");
        connections = v1128__ret_connections;
    }
    return connections;
}

static bool _DML_IFACE_arri__instrumentation_order__move_before__7(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool success = 0;
    {
        bool v1129__ret_success UNUSED  = 0;
        if (_DML_M_arri__instrumentation_order__move_before(_dev, 7, connection, before, &v1129__ret_success))
        SIM_LOG_ERROR(_dev->arri._obj[7], 0, "Uncaught DML exception");
        success = v1129__ret_success;
    }
    return success;
}

static attr_value_t _DML_IFACE_arri__instrumentation_order__get_connections__8(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t connections;
    memset((void *)&connections, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1130__ret_connections UNUSED ;
        memset((void *)&v1130__ret_connections, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__instrumentation_order__get_connections(_dev, 8, &v1130__ret_connections))
        SIM_LOG_ERROR(_dev->arri._obj[8], 0, "Uncaught DML exception");
        connections = v1130__ret_connections;
    }
    return connections;
}

static bool _DML_IFACE_arri__instrumentation_order__move_before__8(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool success = 0;
    {
        bool v1131__ret_success UNUSED  = 0;
        if (_DML_M_arri__instrumentation_order__move_before(_dev, 8, connection, before, &v1131__ret_success))
        SIM_LOG_ERROR(_dev->arri._obj[8], 0, "Uncaught DML exception");
        success = v1131__ret_success;
    }
    return success;
}

static attr_value_t _DML_IFACE_arri__instrumentation_order__get_connections__9(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t connections;
    memset((void *)&connections, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1132__ret_connections UNUSED ;
        memset((void *)&v1132__ret_connections, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__instrumentation_order__get_connections(_dev, 9, &v1132__ret_connections))
        SIM_LOG_ERROR(_dev->arri._obj[9], 0, "Uncaught DML exception");
        connections = v1132__ret_connections;
    }
    return connections;
}

static bool _DML_IFACE_arri__instrumentation_order__move_before__9(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool success = 0;
    {
        bool v1133__ret_success UNUSED  = 0;
        if (_DML_M_arri__instrumentation_order__move_before(_dev, 9, connection, before, &v1133__ret_success))
        SIM_LOG_ERROR(_dev->arri._obj[9], 0, "Uncaught DML exception");
        success = v1133__ret_success;
    }
    return success;
}

static attr_value_t _DML_IFACE_arri__instrumentation_order__get_connections__10(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t connections;
    memset((void *)&connections, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1134__ret_connections UNUSED ;
        memset((void *)&v1134__ret_connections, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__instrumentation_order__get_connections(_dev, 10, &v1134__ret_connections))
        SIM_LOG_ERROR(_dev->arri._obj[10], 0, "Uncaught DML exception");
        connections = v1134__ret_connections;
    }
    return connections;
}

static bool _DML_IFACE_arri__instrumentation_order__move_before__10(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool success = 0;
    {
        bool v1135__ret_success UNUSED  = 0;
        if (_DML_M_arri__instrumentation_order__move_before(_dev, 10, connection, before, &v1135__ret_success))
        SIM_LOG_ERROR(_dev->arri._obj[10], 0, "Uncaught DML exception");
        success = v1135__ret_success;
    }
    return success;
}

static attr_value_t _DML_IFACE_arri__instrumentation_order__get_connections__11(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t connections;
    memset((void *)&connections, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1136__ret_connections UNUSED ;
        memset((void *)&v1136__ret_connections, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__instrumentation_order__get_connections(_dev, 11, &v1136__ret_connections))
        SIM_LOG_ERROR(_dev->arri._obj[11], 0, "Uncaught DML exception");
        connections = v1136__ret_connections;
    }
    return connections;
}

static bool _DML_IFACE_arri__instrumentation_order__move_before__11(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool success = 0;
    {
        bool v1137__ret_success UNUSED  = 0;
        if (_DML_M_arri__instrumentation_order__move_before(_dev, 11, connection, before, &v1137__ret_success))
        SIM_LOG_ERROR(_dev->arri._obj[11], 0, "Uncaught DML exception");
        success = v1137__ret_success;
    }
    return success;
}

static attr_value_t _DML_IFACE_arri__instrumentation_order__get_connections__12(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t connections;
    memset((void *)&connections, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1138__ret_connections UNUSED ;
        memset((void *)&v1138__ret_connections, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__instrumentation_order__get_connections(_dev, 12, &v1138__ret_connections))
        SIM_LOG_ERROR(_dev->arri._obj[12], 0, "Uncaught DML exception");
        connections = v1138__ret_connections;
    }
    return connections;
}

static bool _DML_IFACE_arri__instrumentation_order__move_before__12(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool success = 0;
    {
        bool v1139__ret_success UNUSED  = 0;
        if (_DML_M_arri__instrumentation_order__move_before(_dev, 12, connection, before, &v1139__ret_success))
        SIM_LOG_ERROR(_dev->arri._obj[12], 0, "Uncaught DML exception");
        success = v1139__ret_success;
    }
    return success;
}

static attr_value_t _DML_IFACE_arri__instrumentation_order__get_connections__13(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t connections;
    memset((void *)&connections, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1140__ret_connections UNUSED ;
        memset((void *)&v1140__ret_connections, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__instrumentation_order__get_connections(_dev, 13, &v1140__ret_connections))
        SIM_LOG_ERROR(_dev->arri._obj[13], 0, "Uncaught DML exception");
        connections = v1140__ret_connections;
    }
    return connections;
}

static bool _DML_IFACE_arri__instrumentation_order__move_before__13(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool success = 0;
    {
        bool v1141__ret_success UNUSED  = 0;
        if (_DML_M_arri__instrumentation_order__move_before(_dev, 13, connection, before, &v1141__ret_success))
        SIM_LOG_ERROR(_dev->arri._obj[13], 0, "Uncaught DML exception");
        success = v1141__ret_success;
    }
    return success;
}

static attr_value_t _DML_IFACE_arri__instrumentation_order__get_connections__14(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t connections;
    memset((void *)&connections, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1142__ret_connections UNUSED ;
        memset((void *)&v1142__ret_connections, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__instrumentation_order__get_connections(_dev, 14, &v1142__ret_connections))
        SIM_LOG_ERROR(_dev->arri._obj[14], 0, "Uncaught DML exception");
        connections = v1142__ret_connections;
    }
    return connections;
}

static bool _DML_IFACE_arri__instrumentation_order__move_before__14(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool success = 0;
    {
        bool v1143__ret_success UNUSED  = 0;
        if (_DML_M_arri__instrumentation_order__move_before(_dev, 14, connection, before, &v1143__ret_success))
        SIM_LOG_ERROR(_dev->arri._obj[14], 0, "Uncaught DML exception");
        success = v1143__ret_success;
    }
    return success;
}

static attr_value_t _DML_IFACE_arri__instrumentation_order__get_connections__15(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t connections;
    memset((void *)&connections, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1144__ret_connections UNUSED ;
        memset((void *)&v1144__ret_connections, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__instrumentation_order__get_connections(_dev, 15, &v1144__ret_connections))
        SIM_LOG_ERROR(_dev->arri._obj[15], 0, "Uncaught DML exception");
        connections = v1144__ret_connections;
    }
    return connections;
}

static bool _DML_IFACE_arri__instrumentation_order__move_before__15(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool success = 0;
    {
        bool v1145__ret_success UNUSED  = 0;
        if (_DML_M_arri__instrumentation_order__move_before(_dev, 15, connection, before, &v1145__ret_success))
        SIM_LOG_ERROR(_dev->arri._obj[15], 0, "Uncaught DML exception");
        success = v1145__ret_success;
    }
    return success;
}

static attr_value_t _DML_PIFACE_arri__int_register__all_registers(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t vals;
    memset((void *)&vals, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1146__ret_vals UNUSED ;
        memset((void *)&v1146__ret_vals, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__int_register__all_registers(_dev, (_portobj->indices)[0], &v1146__ret_vals))
        SIM_LOG_ERROR(_dev->arri._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        vals = v1146__ret_vals;
    }
    return vals;
}

static char const *_DML_PIFACE_arri__int_register__get_name(conf_object_t *_obj, int num)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    char const *name = NULL;
    {
        char const *v1147__ret_name UNUSED  = NULL;
        if (_DML_M_arri__int_register__get_name(_dev, (_portobj->indices)[0], num, &v1147__ret_name))
        SIM_LOG_ERROR(_dev->arri._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        name = v1147__ret_name;
    }
    return name;
}

static int _DML_PIFACE_arri__int_register__get_number(conf_object_t *_obj, char const *name)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    int num = 0;
    {
        int v1148__ret_num UNUSED  = 0;
        if (_DML_M_arri__int_register__get_number(_dev, (_portobj->indices)[0], name, &v1148__ret_num))
        SIM_LOG_ERROR(_dev->arri._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        num = v1148__ret_num;
    }
    return num;
}

static uint64 _DML_PIFACE_arri__int_register__read(conf_object_t *_obj, int num)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint64 val = 0;
    {
        uint64 v1149__ret_val UNUSED  = 0;
        if (_DML_M_arri__int_register__read(_dev, (_portobj->indices)[0], num, &v1149__ret_val))
        SIM_LOG_ERROR(_dev->arri._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        val = v1149__ret_val;
    }
    return val;
}

static int _DML_PIFACE_arri__int_register__register_info(conf_object_t *_obj, int reg, ireg_info_t reqinfo)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    int info = 0;
    {
        int v1150__ret_info UNUSED  = 0;
        if (_DML_M_arri__int_register__register_info(_dev, (_portobj->indices)[0], reg, reqinfo, &v1150__ret_info))
        SIM_LOG_ERROR(_dev->arri._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        info = v1150__ret_info;
    }
    return info;
}

static void  _DML_PIFACE_arri__int_register__write(conf_object_t *_obj, int num, uint64 val)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_arri__int_register__write(_dev, (_portobj->indices)[0], num, val))
    SIM_LOG_ERROR(_dev->arri._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
}

static attr_value_t _DML_IFACE_arri__int_register__all_registers__0(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t vals;
    memset((void *)&vals, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1152__ret_vals UNUSED ;
        memset((void *)&v1152__ret_vals, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__int_register__all_registers(_dev, 0, &v1152__ret_vals))
        SIM_LOG_ERROR(_dev->arri._obj[0], 0, "Uncaught DML exception");
        vals = v1152__ret_vals;
    }
    return vals;
}

static char const *_DML_IFACE_arri__int_register__get_name__0(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *name = NULL;
    {
        char const *v1153__ret_name UNUSED  = NULL;
        if (_DML_M_arri__int_register__get_name(_dev, 0, num, &v1153__ret_name))
        SIM_LOG_ERROR(_dev->arri._obj[0], 0, "Uncaught DML exception");
        name = v1153__ret_name;
    }
    return name;
}

static int _DML_IFACE_arri__int_register__get_number__0(conf_object_t *_obj, char const *name)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int num = 0;
    {
        int v1154__ret_num UNUSED  = 0;
        if (_DML_M_arri__int_register__get_number(_dev, 0, name, &v1154__ret_num))
        SIM_LOG_ERROR(_dev->arri._obj[0], 0, "Uncaught DML exception");
        num = v1154__ret_num;
    }
    return num;
}

static uint64 _DML_IFACE_arri__int_register__read__0(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v1155__ret_val UNUSED  = 0;
        if (_DML_M_arri__int_register__read(_dev, 0, num, &v1155__ret_val))
        SIM_LOG_ERROR(_dev->arri._obj[0], 0, "Uncaught DML exception");
        val = v1155__ret_val;
    }
    return val;
}

static int _DML_IFACE_arri__int_register__register_info__0(conf_object_t *_obj, int reg, ireg_info_t reqinfo)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int info = 0;
    {
        int v1156__ret_info UNUSED  = 0;
        if (_DML_M_arri__int_register__register_info(_dev, 0, reg, reqinfo, &v1156__ret_info))
        SIM_LOG_ERROR(_dev->arri._obj[0], 0, "Uncaught DML exception");
        info = v1156__ret_info;
    }
    return info;
}

static void  _DML_IFACE_arri__int_register__write__0(conf_object_t *_obj, int num, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__int_register__write(_dev, 0, num, val))
    SIM_LOG_ERROR(_dev->arri._obj[0], 0, "Uncaught DML exception");
}

static attr_value_t _DML_IFACE_arri__int_register__all_registers__1(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t vals;
    memset((void *)&vals, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1158__ret_vals UNUSED ;
        memset((void *)&v1158__ret_vals, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__int_register__all_registers(_dev, 1, &v1158__ret_vals))
        SIM_LOG_ERROR(_dev->arri._obj[1], 0, "Uncaught DML exception");
        vals = v1158__ret_vals;
    }
    return vals;
}

static char const *_DML_IFACE_arri__int_register__get_name__1(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *name = NULL;
    {
        char const *v1159__ret_name UNUSED  = NULL;
        if (_DML_M_arri__int_register__get_name(_dev, 1, num, &v1159__ret_name))
        SIM_LOG_ERROR(_dev->arri._obj[1], 0, "Uncaught DML exception");
        name = v1159__ret_name;
    }
    return name;
}

static int _DML_IFACE_arri__int_register__get_number__1(conf_object_t *_obj, char const *name)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int num = 0;
    {
        int v1160__ret_num UNUSED  = 0;
        if (_DML_M_arri__int_register__get_number(_dev, 1, name, &v1160__ret_num))
        SIM_LOG_ERROR(_dev->arri._obj[1], 0, "Uncaught DML exception");
        num = v1160__ret_num;
    }
    return num;
}

static uint64 _DML_IFACE_arri__int_register__read__1(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v1161__ret_val UNUSED  = 0;
        if (_DML_M_arri__int_register__read(_dev, 1, num, &v1161__ret_val))
        SIM_LOG_ERROR(_dev->arri._obj[1], 0, "Uncaught DML exception");
        val = v1161__ret_val;
    }
    return val;
}

static int _DML_IFACE_arri__int_register__register_info__1(conf_object_t *_obj, int reg, ireg_info_t reqinfo)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int info = 0;
    {
        int v1162__ret_info UNUSED  = 0;
        if (_DML_M_arri__int_register__register_info(_dev, 1, reg, reqinfo, &v1162__ret_info))
        SIM_LOG_ERROR(_dev->arri._obj[1], 0, "Uncaught DML exception");
        info = v1162__ret_info;
    }
    return info;
}

static void  _DML_IFACE_arri__int_register__write__1(conf_object_t *_obj, int num, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__int_register__write(_dev, 1, num, val))
    SIM_LOG_ERROR(_dev->arri._obj[1], 0, "Uncaught DML exception");
}

static attr_value_t _DML_IFACE_arri__int_register__all_registers__2(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t vals;
    memset((void *)&vals, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1164__ret_vals UNUSED ;
        memset((void *)&v1164__ret_vals, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__int_register__all_registers(_dev, 2, &v1164__ret_vals))
        SIM_LOG_ERROR(_dev->arri._obj[2], 0, "Uncaught DML exception");
        vals = v1164__ret_vals;
    }
    return vals;
}

static char const *_DML_IFACE_arri__int_register__get_name__2(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *name = NULL;
    {
        char const *v1165__ret_name UNUSED  = NULL;
        if (_DML_M_arri__int_register__get_name(_dev, 2, num, &v1165__ret_name))
        SIM_LOG_ERROR(_dev->arri._obj[2], 0, "Uncaught DML exception");
        name = v1165__ret_name;
    }
    return name;
}

static int _DML_IFACE_arri__int_register__get_number__2(conf_object_t *_obj, char const *name)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int num = 0;
    {
        int v1166__ret_num UNUSED  = 0;
        if (_DML_M_arri__int_register__get_number(_dev, 2, name, &v1166__ret_num))
        SIM_LOG_ERROR(_dev->arri._obj[2], 0, "Uncaught DML exception");
        num = v1166__ret_num;
    }
    return num;
}

static uint64 _DML_IFACE_arri__int_register__read__2(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v1167__ret_val UNUSED  = 0;
        if (_DML_M_arri__int_register__read(_dev, 2, num, &v1167__ret_val))
        SIM_LOG_ERROR(_dev->arri._obj[2], 0, "Uncaught DML exception");
        val = v1167__ret_val;
    }
    return val;
}

static int _DML_IFACE_arri__int_register__register_info__2(conf_object_t *_obj, int reg, ireg_info_t reqinfo)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int info = 0;
    {
        int v1168__ret_info UNUSED  = 0;
        if (_DML_M_arri__int_register__register_info(_dev, 2, reg, reqinfo, &v1168__ret_info))
        SIM_LOG_ERROR(_dev->arri._obj[2], 0, "Uncaught DML exception");
        info = v1168__ret_info;
    }
    return info;
}

static void  _DML_IFACE_arri__int_register__write__2(conf_object_t *_obj, int num, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__int_register__write(_dev, 2, num, val))
    SIM_LOG_ERROR(_dev->arri._obj[2], 0, "Uncaught DML exception");
}

static attr_value_t _DML_IFACE_arri__int_register__all_registers__3(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t vals;
    memset((void *)&vals, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1170__ret_vals UNUSED ;
        memset((void *)&v1170__ret_vals, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__int_register__all_registers(_dev, 3, &v1170__ret_vals))
        SIM_LOG_ERROR(_dev->arri._obj[3], 0, "Uncaught DML exception");
        vals = v1170__ret_vals;
    }
    return vals;
}

static char const *_DML_IFACE_arri__int_register__get_name__3(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *name = NULL;
    {
        char const *v1171__ret_name UNUSED  = NULL;
        if (_DML_M_arri__int_register__get_name(_dev, 3, num, &v1171__ret_name))
        SIM_LOG_ERROR(_dev->arri._obj[3], 0, "Uncaught DML exception");
        name = v1171__ret_name;
    }
    return name;
}

static int _DML_IFACE_arri__int_register__get_number__3(conf_object_t *_obj, char const *name)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int num = 0;
    {
        int v1172__ret_num UNUSED  = 0;
        if (_DML_M_arri__int_register__get_number(_dev, 3, name, &v1172__ret_num))
        SIM_LOG_ERROR(_dev->arri._obj[3], 0, "Uncaught DML exception");
        num = v1172__ret_num;
    }
    return num;
}

static uint64 _DML_IFACE_arri__int_register__read__3(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v1173__ret_val UNUSED  = 0;
        if (_DML_M_arri__int_register__read(_dev, 3, num, &v1173__ret_val))
        SIM_LOG_ERROR(_dev->arri._obj[3], 0, "Uncaught DML exception");
        val = v1173__ret_val;
    }
    return val;
}

static int _DML_IFACE_arri__int_register__register_info__3(conf_object_t *_obj, int reg, ireg_info_t reqinfo)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int info = 0;
    {
        int v1174__ret_info UNUSED  = 0;
        if (_DML_M_arri__int_register__register_info(_dev, 3, reg, reqinfo, &v1174__ret_info))
        SIM_LOG_ERROR(_dev->arri._obj[3], 0, "Uncaught DML exception");
        info = v1174__ret_info;
    }
    return info;
}

static void  _DML_IFACE_arri__int_register__write__3(conf_object_t *_obj, int num, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__int_register__write(_dev, 3, num, val))
    SIM_LOG_ERROR(_dev->arri._obj[3], 0, "Uncaught DML exception");
}

static attr_value_t _DML_IFACE_arri__int_register__all_registers__4(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t vals;
    memset((void *)&vals, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1176__ret_vals UNUSED ;
        memset((void *)&v1176__ret_vals, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__int_register__all_registers(_dev, 4, &v1176__ret_vals))
        SIM_LOG_ERROR(_dev->arri._obj[4], 0, "Uncaught DML exception");
        vals = v1176__ret_vals;
    }
    return vals;
}

static char const *_DML_IFACE_arri__int_register__get_name__4(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *name = NULL;
    {
        char const *v1177__ret_name UNUSED  = NULL;
        if (_DML_M_arri__int_register__get_name(_dev, 4, num, &v1177__ret_name))
        SIM_LOG_ERROR(_dev->arri._obj[4], 0, "Uncaught DML exception");
        name = v1177__ret_name;
    }
    return name;
}

static int _DML_IFACE_arri__int_register__get_number__4(conf_object_t *_obj, char const *name)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int num = 0;
    {
        int v1178__ret_num UNUSED  = 0;
        if (_DML_M_arri__int_register__get_number(_dev, 4, name, &v1178__ret_num))
        SIM_LOG_ERROR(_dev->arri._obj[4], 0, "Uncaught DML exception");
        num = v1178__ret_num;
    }
    return num;
}

static uint64 _DML_IFACE_arri__int_register__read__4(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v1179__ret_val UNUSED  = 0;
        if (_DML_M_arri__int_register__read(_dev, 4, num, &v1179__ret_val))
        SIM_LOG_ERROR(_dev->arri._obj[4], 0, "Uncaught DML exception");
        val = v1179__ret_val;
    }
    return val;
}

static int _DML_IFACE_arri__int_register__register_info__4(conf_object_t *_obj, int reg, ireg_info_t reqinfo)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int info = 0;
    {
        int v1180__ret_info UNUSED  = 0;
        if (_DML_M_arri__int_register__register_info(_dev, 4, reg, reqinfo, &v1180__ret_info))
        SIM_LOG_ERROR(_dev->arri._obj[4], 0, "Uncaught DML exception");
        info = v1180__ret_info;
    }
    return info;
}

static void  _DML_IFACE_arri__int_register__write__4(conf_object_t *_obj, int num, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__int_register__write(_dev, 4, num, val))
    SIM_LOG_ERROR(_dev->arri._obj[4], 0, "Uncaught DML exception");
}

static attr_value_t _DML_IFACE_arri__int_register__all_registers__5(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t vals;
    memset((void *)&vals, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1182__ret_vals UNUSED ;
        memset((void *)&v1182__ret_vals, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__int_register__all_registers(_dev, 5, &v1182__ret_vals))
        SIM_LOG_ERROR(_dev->arri._obj[5], 0, "Uncaught DML exception");
        vals = v1182__ret_vals;
    }
    return vals;
}

static char const *_DML_IFACE_arri__int_register__get_name__5(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *name = NULL;
    {
        char const *v1183__ret_name UNUSED  = NULL;
        if (_DML_M_arri__int_register__get_name(_dev, 5, num, &v1183__ret_name))
        SIM_LOG_ERROR(_dev->arri._obj[5], 0, "Uncaught DML exception");
        name = v1183__ret_name;
    }
    return name;
}

static int _DML_IFACE_arri__int_register__get_number__5(conf_object_t *_obj, char const *name)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int num = 0;
    {
        int v1184__ret_num UNUSED  = 0;
        if (_DML_M_arri__int_register__get_number(_dev, 5, name, &v1184__ret_num))
        SIM_LOG_ERROR(_dev->arri._obj[5], 0, "Uncaught DML exception");
        num = v1184__ret_num;
    }
    return num;
}

static uint64 _DML_IFACE_arri__int_register__read__5(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v1185__ret_val UNUSED  = 0;
        if (_DML_M_arri__int_register__read(_dev, 5, num, &v1185__ret_val))
        SIM_LOG_ERROR(_dev->arri._obj[5], 0, "Uncaught DML exception");
        val = v1185__ret_val;
    }
    return val;
}

static int _DML_IFACE_arri__int_register__register_info__5(conf_object_t *_obj, int reg, ireg_info_t reqinfo)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int info = 0;
    {
        int v1186__ret_info UNUSED  = 0;
        if (_DML_M_arri__int_register__register_info(_dev, 5, reg, reqinfo, &v1186__ret_info))
        SIM_LOG_ERROR(_dev->arri._obj[5], 0, "Uncaught DML exception");
        info = v1186__ret_info;
    }
    return info;
}

static void  _DML_IFACE_arri__int_register__write__5(conf_object_t *_obj, int num, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__int_register__write(_dev, 5, num, val))
    SIM_LOG_ERROR(_dev->arri._obj[5], 0, "Uncaught DML exception");
}

static attr_value_t _DML_IFACE_arri__int_register__all_registers__6(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t vals;
    memset((void *)&vals, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1188__ret_vals UNUSED ;
        memset((void *)&v1188__ret_vals, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__int_register__all_registers(_dev, 6, &v1188__ret_vals))
        SIM_LOG_ERROR(_dev->arri._obj[6], 0, "Uncaught DML exception");
        vals = v1188__ret_vals;
    }
    return vals;
}

static char const *_DML_IFACE_arri__int_register__get_name__6(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *name = NULL;
    {
        char const *v1189__ret_name UNUSED  = NULL;
        if (_DML_M_arri__int_register__get_name(_dev, 6, num, &v1189__ret_name))
        SIM_LOG_ERROR(_dev->arri._obj[6], 0, "Uncaught DML exception");
        name = v1189__ret_name;
    }
    return name;
}

static int _DML_IFACE_arri__int_register__get_number__6(conf_object_t *_obj, char const *name)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int num = 0;
    {
        int v1190__ret_num UNUSED  = 0;
        if (_DML_M_arri__int_register__get_number(_dev, 6, name, &v1190__ret_num))
        SIM_LOG_ERROR(_dev->arri._obj[6], 0, "Uncaught DML exception");
        num = v1190__ret_num;
    }
    return num;
}

static uint64 _DML_IFACE_arri__int_register__read__6(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v1191__ret_val UNUSED  = 0;
        if (_DML_M_arri__int_register__read(_dev, 6, num, &v1191__ret_val))
        SIM_LOG_ERROR(_dev->arri._obj[6], 0, "Uncaught DML exception");
        val = v1191__ret_val;
    }
    return val;
}

static int _DML_IFACE_arri__int_register__register_info__6(conf_object_t *_obj, int reg, ireg_info_t reqinfo)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int info = 0;
    {
        int v1192__ret_info UNUSED  = 0;
        if (_DML_M_arri__int_register__register_info(_dev, 6, reg, reqinfo, &v1192__ret_info))
        SIM_LOG_ERROR(_dev->arri._obj[6], 0, "Uncaught DML exception");
        info = v1192__ret_info;
    }
    return info;
}

static void  _DML_IFACE_arri__int_register__write__6(conf_object_t *_obj, int num, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__int_register__write(_dev, 6, num, val))
    SIM_LOG_ERROR(_dev->arri._obj[6], 0, "Uncaught DML exception");
}

static attr_value_t _DML_IFACE_arri__int_register__all_registers__7(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t vals;
    memset((void *)&vals, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1194__ret_vals UNUSED ;
        memset((void *)&v1194__ret_vals, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__int_register__all_registers(_dev, 7, &v1194__ret_vals))
        SIM_LOG_ERROR(_dev->arri._obj[7], 0, "Uncaught DML exception");
        vals = v1194__ret_vals;
    }
    return vals;
}

static char const *_DML_IFACE_arri__int_register__get_name__7(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *name = NULL;
    {
        char const *v1195__ret_name UNUSED  = NULL;
        if (_DML_M_arri__int_register__get_name(_dev, 7, num, &v1195__ret_name))
        SIM_LOG_ERROR(_dev->arri._obj[7], 0, "Uncaught DML exception");
        name = v1195__ret_name;
    }
    return name;
}

static int _DML_IFACE_arri__int_register__get_number__7(conf_object_t *_obj, char const *name)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int num = 0;
    {
        int v1196__ret_num UNUSED  = 0;
        if (_DML_M_arri__int_register__get_number(_dev, 7, name, &v1196__ret_num))
        SIM_LOG_ERROR(_dev->arri._obj[7], 0, "Uncaught DML exception");
        num = v1196__ret_num;
    }
    return num;
}

static uint64 _DML_IFACE_arri__int_register__read__7(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v1197__ret_val UNUSED  = 0;
        if (_DML_M_arri__int_register__read(_dev, 7, num, &v1197__ret_val))
        SIM_LOG_ERROR(_dev->arri._obj[7], 0, "Uncaught DML exception");
        val = v1197__ret_val;
    }
    return val;
}

static int _DML_IFACE_arri__int_register__register_info__7(conf_object_t *_obj, int reg, ireg_info_t reqinfo)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int info = 0;
    {
        int v1198__ret_info UNUSED  = 0;
        if (_DML_M_arri__int_register__register_info(_dev, 7, reg, reqinfo, &v1198__ret_info))
        SIM_LOG_ERROR(_dev->arri._obj[7], 0, "Uncaught DML exception");
        info = v1198__ret_info;
    }
    return info;
}

static void  _DML_IFACE_arri__int_register__write__7(conf_object_t *_obj, int num, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__int_register__write(_dev, 7, num, val))
    SIM_LOG_ERROR(_dev->arri._obj[7], 0, "Uncaught DML exception");
}

static attr_value_t _DML_IFACE_arri__int_register__all_registers__8(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t vals;
    memset((void *)&vals, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1200__ret_vals UNUSED ;
        memset((void *)&v1200__ret_vals, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__int_register__all_registers(_dev, 8, &v1200__ret_vals))
        SIM_LOG_ERROR(_dev->arri._obj[8], 0, "Uncaught DML exception");
        vals = v1200__ret_vals;
    }
    return vals;
}

static char const *_DML_IFACE_arri__int_register__get_name__8(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *name = NULL;
    {
        char const *v1201__ret_name UNUSED  = NULL;
        if (_DML_M_arri__int_register__get_name(_dev, 8, num, &v1201__ret_name))
        SIM_LOG_ERROR(_dev->arri._obj[8], 0, "Uncaught DML exception");
        name = v1201__ret_name;
    }
    return name;
}

static int _DML_IFACE_arri__int_register__get_number__8(conf_object_t *_obj, char const *name)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int num = 0;
    {
        int v1202__ret_num UNUSED  = 0;
        if (_DML_M_arri__int_register__get_number(_dev, 8, name, &v1202__ret_num))
        SIM_LOG_ERROR(_dev->arri._obj[8], 0, "Uncaught DML exception");
        num = v1202__ret_num;
    }
    return num;
}

static uint64 _DML_IFACE_arri__int_register__read__8(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v1203__ret_val UNUSED  = 0;
        if (_DML_M_arri__int_register__read(_dev, 8, num, &v1203__ret_val))
        SIM_LOG_ERROR(_dev->arri._obj[8], 0, "Uncaught DML exception");
        val = v1203__ret_val;
    }
    return val;
}

static int _DML_IFACE_arri__int_register__register_info__8(conf_object_t *_obj, int reg, ireg_info_t reqinfo)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int info = 0;
    {
        int v1204__ret_info UNUSED  = 0;
        if (_DML_M_arri__int_register__register_info(_dev, 8, reg, reqinfo, &v1204__ret_info))
        SIM_LOG_ERROR(_dev->arri._obj[8], 0, "Uncaught DML exception");
        info = v1204__ret_info;
    }
    return info;
}

static void  _DML_IFACE_arri__int_register__write__8(conf_object_t *_obj, int num, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__int_register__write(_dev, 8, num, val))
    SIM_LOG_ERROR(_dev->arri._obj[8], 0, "Uncaught DML exception");
}

static attr_value_t _DML_IFACE_arri__int_register__all_registers__9(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t vals;
    memset((void *)&vals, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1206__ret_vals UNUSED ;
        memset((void *)&v1206__ret_vals, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__int_register__all_registers(_dev, 9, &v1206__ret_vals))
        SIM_LOG_ERROR(_dev->arri._obj[9], 0, "Uncaught DML exception");
        vals = v1206__ret_vals;
    }
    return vals;
}

static char const *_DML_IFACE_arri__int_register__get_name__9(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *name = NULL;
    {
        char const *v1207__ret_name UNUSED  = NULL;
        if (_DML_M_arri__int_register__get_name(_dev, 9, num, &v1207__ret_name))
        SIM_LOG_ERROR(_dev->arri._obj[9], 0, "Uncaught DML exception");
        name = v1207__ret_name;
    }
    return name;
}

static int _DML_IFACE_arri__int_register__get_number__9(conf_object_t *_obj, char const *name)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int num = 0;
    {
        int v1208__ret_num UNUSED  = 0;
        if (_DML_M_arri__int_register__get_number(_dev, 9, name, &v1208__ret_num))
        SIM_LOG_ERROR(_dev->arri._obj[9], 0, "Uncaught DML exception");
        num = v1208__ret_num;
    }
    return num;
}

static uint64 _DML_IFACE_arri__int_register__read__9(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v1209__ret_val UNUSED  = 0;
        if (_DML_M_arri__int_register__read(_dev, 9, num, &v1209__ret_val))
        SIM_LOG_ERROR(_dev->arri._obj[9], 0, "Uncaught DML exception");
        val = v1209__ret_val;
    }
    return val;
}

static int _DML_IFACE_arri__int_register__register_info__9(conf_object_t *_obj, int reg, ireg_info_t reqinfo)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int info = 0;
    {
        int v1210__ret_info UNUSED  = 0;
        if (_DML_M_arri__int_register__register_info(_dev, 9, reg, reqinfo, &v1210__ret_info))
        SIM_LOG_ERROR(_dev->arri._obj[9], 0, "Uncaught DML exception");
        info = v1210__ret_info;
    }
    return info;
}

static void  _DML_IFACE_arri__int_register__write__9(conf_object_t *_obj, int num, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__int_register__write(_dev, 9, num, val))
    SIM_LOG_ERROR(_dev->arri._obj[9], 0, "Uncaught DML exception");
}

static attr_value_t _DML_IFACE_arri__int_register__all_registers__10(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t vals;
    memset((void *)&vals, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1212__ret_vals UNUSED ;
        memset((void *)&v1212__ret_vals, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__int_register__all_registers(_dev, 10, &v1212__ret_vals))
        SIM_LOG_ERROR(_dev->arri._obj[10], 0, "Uncaught DML exception");
        vals = v1212__ret_vals;
    }
    return vals;
}

static char const *_DML_IFACE_arri__int_register__get_name__10(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *name = NULL;
    {
        char const *v1213__ret_name UNUSED  = NULL;
        if (_DML_M_arri__int_register__get_name(_dev, 10, num, &v1213__ret_name))
        SIM_LOG_ERROR(_dev->arri._obj[10], 0, "Uncaught DML exception");
        name = v1213__ret_name;
    }
    return name;
}

static int _DML_IFACE_arri__int_register__get_number__10(conf_object_t *_obj, char const *name)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int num = 0;
    {
        int v1214__ret_num UNUSED  = 0;
        if (_DML_M_arri__int_register__get_number(_dev, 10, name, &v1214__ret_num))
        SIM_LOG_ERROR(_dev->arri._obj[10], 0, "Uncaught DML exception");
        num = v1214__ret_num;
    }
    return num;
}

static uint64 _DML_IFACE_arri__int_register__read__10(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v1215__ret_val UNUSED  = 0;
        if (_DML_M_arri__int_register__read(_dev, 10, num, &v1215__ret_val))
        SIM_LOG_ERROR(_dev->arri._obj[10], 0, "Uncaught DML exception");
        val = v1215__ret_val;
    }
    return val;
}

static int _DML_IFACE_arri__int_register__register_info__10(conf_object_t *_obj, int reg, ireg_info_t reqinfo)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int info = 0;
    {
        int v1216__ret_info UNUSED  = 0;
        if (_DML_M_arri__int_register__register_info(_dev, 10, reg, reqinfo, &v1216__ret_info))
        SIM_LOG_ERROR(_dev->arri._obj[10], 0, "Uncaught DML exception");
        info = v1216__ret_info;
    }
    return info;
}

static void  _DML_IFACE_arri__int_register__write__10(conf_object_t *_obj, int num, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__int_register__write(_dev, 10, num, val))
    SIM_LOG_ERROR(_dev->arri._obj[10], 0, "Uncaught DML exception");
}

static attr_value_t _DML_IFACE_arri__int_register__all_registers__11(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t vals;
    memset((void *)&vals, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1218__ret_vals UNUSED ;
        memset((void *)&v1218__ret_vals, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__int_register__all_registers(_dev, 11, &v1218__ret_vals))
        SIM_LOG_ERROR(_dev->arri._obj[11], 0, "Uncaught DML exception");
        vals = v1218__ret_vals;
    }
    return vals;
}

static char const *_DML_IFACE_arri__int_register__get_name__11(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *name = NULL;
    {
        char const *v1219__ret_name UNUSED  = NULL;
        if (_DML_M_arri__int_register__get_name(_dev, 11, num, &v1219__ret_name))
        SIM_LOG_ERROR(_dev->arri._obj[11], 0, "Uncaught DML exception");
        name = v1219__ret_name;
    }
    return name;
}

static int _DML_IFACE_arri__int_register__get_number__11(conf_object_t *_obj, char const *name)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int num = 0;
    {
        int v1220__ret_num UNUSED  = 0;
        if (_DML_M_arri__int_register__get_number(_dev, 11, name, &v1220__ret_num))
        SIM_LOG_ERROR(_dev->arri._obj[11], 0, "Uncaught DML exception");
        num = v1220__ret_num;
    }
    return num;
}

static uint64 _DML_IFACE_arri__int_register__read__11(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v1221__ret_val UNUSED  = 0;
        if (_DML_M_arri__int_register__read(_dev, 11, num, &v1221__ret_val))
        SIM_LOG_ERROR(_dev->arri._obj[11], 0, "Uncaught DML exception");
        val = v1221__ret_val;
    }
    return val;
}

static int _DML_IFACE_arri__int_register__register_info__11(conf_object_t *_obj, int reg, ireg_info_t reqinfo)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int info = 0;
    {
        int v1222__ret_info UNUSED  = 0;
        if (_DML_M_arri__int_register__register_info(_dev, 11, reg, reqinfo, &v1222__ret_info))
        SIM_LOG_ERROR(_dev->arri._obj[11], 0, "Uncaught DML exception");
        info = v1222__ret_info;
    }
    return info;
}

static void  _DML_IFACE_arri__int_register__write__11(conf_object_t *_obj, int num, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__int_register__write(_dev, 11, num, val))
    SIM_LOG_ERROR(_dev->arri._obj[11], 0, "Uncaught DML exception");
}

static attr_value_t _DML_IFACE_arri__int_register__all_registers__12(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t vals;
    memset((void *)&vals, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1224__ret_vals UNUSED ;
        memset((void *)&v1224__ret_vals, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__int_register__all_registers(_dev, 12, &v1224__ret_vals))
        SIM_LOG_ERROR(_dev->arri._obj[12], 0, "Uncaught DML exception");
        vals = v1224__ret_vals;
    }
    return vals;
}

static char const *_DML_IFACE_arri__int_register__get_name__12(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *name = NULL;
    {
        char const *v1225__ret_name UNUSED  = NULL;
        if (_DML_M_arri__int_register__get_name(_dev, 12, num, &v1225__ret_name))
        SIM_LOG_ERROR(_dev->arri._obj[12], 0, "Uncaught DML exception");
        name = v1225__ret_name;
    }
    return name;
}

static int _DML_IFACE_arri__int_register__get_number__12(conf_object_t *_obj, char const *name)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int num = 0;
    {
        int v1226__ret_num UNUSED  = 0;
        if (_DML_M_arri__int_register__get_number(_dev, 12, name, &v1226__ret_num))
        SIM_LOG_ERROR(_dev->arri._obj[12], 0, "Uncaught DML exception");
        num = v1226__ret_num;
    }
    return num;
}

static uint64 _DML_IFACE_arri__int_register__read__12(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v1227__ret_val UNUSED  = 0;
        if (_DML_M_arri__int_register__read(_dev, 12, num, &v1227__ret_val))
        SIM_LOG_ERROR(_dev->arri._obj[12], 0, "Uncaught DML exception");
        val = v1227__ret_val;
    }
    return val;
}

static int _DML_IFACE_arri__int_register__register_info__12(conf_object_t *_obj, int reg, ireg_info_t reqinfo)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int info = 0;
    {
        int v1228__ret_info UNUSED  = 0;
        if (_DML_M_arri__int_register__register_info(_dev, 12, reg, reqinfo, &v1228__ret_info))
        SIM_LOG_ERROR(_dev->arri._obj[12], 0, "Uncaught DML exception");
        info = v1228__ret_info;
    }
    return info;
}

static void  _DML_IFACE_arri__int_register__write__12(conf_object_t *_obj, int num, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__int_register__write(_dev, 12, num, val))
    SIM_LOG_ERROR(_dev->arri._obj[12], 0, "Uncaught DML exception");
}

static attr_value_t _DML_IFACE_arri__int_register__all_registers__13(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t vals;
    memset((void *)&vals, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1230__ret_vals UNUSED ;
        memset((void *)&v1230__ret_vals, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__int_register__all_registers(_dev, 13, &v1230__ret_vals))
        SIM_LOG_ERROR(_dev->arri._obj[13], 0, "Uncaught DML exception");
        vals = v1230__ret_vals;
    }
    return vals;
}

static char const *_DML_IFACE_arri__int_register__get_name__13(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *name = NULL;
    {
        char const *v1231__ret_name UNUSED  = NULL;
        if (_DML_M_arri__int_register__get_name(_dev, 13, num, &v1231__ret_name))
        SIM_LOG_ERROR(_dev->arri._obj[13], 0, "Uncaught DML exception");
        name = v1231__ret_name;
    }
    return name;
}

static int _DML_IFACE_arri__int_register__get_number__13(conf_object_t *_obj, char const *name)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int num = 0;
    {
        int v1232__ret_num UNUSED  = 0;
        if (_DML_M_arri__int_register__get_number(_dev, 13, name, &v1232__ret_num))
        SIM_LOG_ERROR(_dev->arri._obj[13], 0, "Uncaught DML exception");
        num = v1232__ret_num;
    }
    return num;
}

static uint64 _DML_IFACE_arri__int_register__read__13(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v1233__ret_val UNUSED  = 0;
        if (_DML_M_arri__int_register__read(_dev, 13, num, &v1233__ret_val))
        SIM_LOG_ERROR(_dev->arri._obj[13], 0, "Uncaught DML exception");
        val = v1233__ret_val;
    }
    return val;
}

static int _DML_IFACE_arri__int_register__register_info__13(conf_object_t *_obj, int reg, ireg_info_t reqinfo)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int info = 0;
    {
        int v1234__ret_info UNUSED  = 0;
        if (_DML_M_arri__int_register__register_info(_dev, 13, reg, reqinfo, &v1234__ret_info))
        SIM_LOG_ERROR(_dev->arri._obj[13], 0, "Uncaught DML exception");
        info = v1234__ret_info;
    }
    return info;
}

static void  _DML_IFACE_arri__int_register__write__13(conf_object_t *_obj, int num, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__int_register__write(_dev, 13, num, val))
    SIM_LOG_ERROR(_dev->arri._obj[13], 0, "Uncaught DML exception");
}

static attr_value_t _DML_IFACE_arri__int_register__all_registers__14(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t vals;
    memset((void *)&vals, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1236__ret_vals UNUSED ;
        memset((void *)&v1236__ret_vals, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__int_register__all_registers(_dev, 14, &v1236__ret_vals))
        SIM_LOG_ERROR(_dev->arri._obj[14], 0, "Uncaught DML exception");
        vals = v1236__ret_vals;
    }
    return vals;
}

static char const *_DML_IFACE_arri__int_register__get_name__14(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *name = NULL;
    {
        char const *v1237__ret_name UNUSED  = NULL;
        if (_DML_M_arri__int_register__get_name(_dev, 14, num, &v1237__ret_name))
        SIM_LOG_ERROR(_dev->arri._obj[14], 0, "Uncaught DML exception");
        name = v1237__ret_name;
    }
    return name;
}

static int _DML_IFACE_arri__int_register__get_number__14(conf_object_t *_obj, char const *name)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int num = 0;
    {
        int v1238__ret_num UNUSED  = 0;
        if (_DML_M_arri__int_register__get_number(_dev, 14, name, &v1238__ret_num))
        SIM_LOG_ERROR(_dev->arri._obj[14], 0, "Uncaught DML exception");
        num = v1238__ret_num;
    }
    return num;
}

static uint64 _DML_IFACE_arri__int_register__read__14(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v1239__ret_val UNUSED  = 0;
        if (_DML_M_arri__int_register__read(_dev, 14, num, &v1239__ret_val))
        SIM_LOG_ERROR(_dev->arri._obj[14], 0, "Uncaught DML exception");
        val = v1239__ret_val;
    }
    return val;
}

static int _DML_IFACE_arri__int_register__register_info__14(conf_object_t *_obj, int reg, ireg_info_t reqinfo)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int info = 0;
    {
        int v1240__ret_info UNUSED  = 0;
        if (_DML_M_arri__int_register__register_info(_dev, 14, reg, reqinfo, &v1240__ret_info))
        SIM_LOG_ERROR(_dev->arri._obj[14], 0, "Uncaught DML exception");
        info = v1240__ret_info;
    }
    return info;
}

static void  _DML_IFACE_arri__int_register__write__14(conf_object_t *_obj, int num, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__int_register__write(_dev, 14, num, val))
    SIM_LOG_ERROR(_dev->arri._obj[14], 0, "Uncaught DML exception");
}

static attr_value_t _DML_IFACE_arri__int_register__all_registers__15(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t vals;
    memset((void *)&vals, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1242__ret_vals UNUSED ;
        memset((void *)&v1242__ret_vals, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__int_register__all_registers(_dev, 15, &v1242__ret_vals))
        SIM_LOG_ERROR(_dev->arri._obj[15], 0, "Uncaught DML exception");
        vals = v1242__ret_vals;
    }
    return vals;
}

static char const *_DML_IFACE_arri__int_register__get_name__15(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *name = NULL;
    {
        char const *v1243__ret_name UNUSED  = NULL;
        if (_DML_M_arri__int_register__get_name(_dev, 15, num, &v1243__ret_name))
        SIM_LOG_ERROR(_dev->arri._obj[15], 0, "Uncaught DML exception");
        name = v1243__ret_name;
    }
    return name;
}

static int _DML_IFACE_arri__int_register__get_number__15(conf_object_t *_obj, char const *name)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int num = 0;
    {
        int v1244__ret_num UNUSED  = 0;
        if (_DML_M_arri__int_register__get_number(_dev, 15, name, &v1244__ret_num))
        SIM_LOG_ERROR(_dev->arri._obj[15], 0, "Uncaught DML exception");
        num = v1244__ret_num;
    }
    return num;
}

static uint64 _DML_IFACE_arri__int_register__read__15(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v1245__ret_val UNUSED  = 0;
        if (_DML_M_arri__int_register__read(_dev, 15, num, &v1245__ret_val))
        SIM_LOG_ERROR(_dev->arri._obj[15], 0, "Uncaught DML exception");
        val = v1245__ret_val;
    }
    return val;
}

static int _DML_IFACE_arri__int_register__register_info__15(conf_object_t *_obj, int reg, ireg_info_t reqinfo)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int info = 0;
    {
        int v1246__ret_info UNUSED  = 0;
        if (_DML_M_arri__int_register__register_info(_dev, 15, reg, reqinfo, &v1246__ret_info))
        SIM_LOG_ERROR(_dev->arri._obj[15], 0, "Uncaught DML exception");
        info = v1246__ret_info;
    }
    return info;
}

static void  _DML_IFACE_arri__int_register__write__15(conf_object_t *_obj, int num, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__int_register__write(_dev, 15, num, val))
    SIM_LOG_ERROR(_dev->arri._obj[15], 0, "Uncaught DML exception");
}

static exception_type_t _DML_PIFACE_arri__io_memory__operation(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    exception_type_t ex = 0;
    {
        exception_type_t v1248__ret_ex UNUSED  = 0;
        if (_DML_M_arri__io_memory__operation(_dev, (_portobj->indices)[0], mem_op, map_info, &v1248__ret_ex))
        SIM_LOG_ERROR(_dev->arri._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        ex = v1248__ret_ex;
    }
    return ex;
}

static exception_type_t _DML_IFACE_arri__io_memory__operation__0(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t ex = 0;
    {
        exception_type_t v1249__ret_ex UNUSED  = 0;
        if (_DML_M_arri__io_memory__operation(_dev, 0, mem_op, map_info, &v1249__ret_ex))
        SIM_LOG_ERROR(_dev->arri._obj[0], 0, "Uncaught DML exception");
        ex = v1249__ret_ex;
    }
    return ex;
}

static exception_type_t _DML_IFACE_arri__io_memory__operation__1(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t ex = 0;
    {
        exception_type_t v1250__ret_ex UNUSED  = 0;
        if (_DML_M_arri__io_memory__operation(_dev, 1, mem_op, map_info, &v1250__ret_ex))
        SIM_LOG_ERROR(_dev->arri._obj[1], 0, "Uncaught DML exception");
        ex = v1250__ret_ex;
    }
    return ex;
}

static exception_type_t _DML_IFACE_arri__io_memory__operation__2(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t ex = 0;
    {
        exception_type_t v1251__ret_ex UNUSED  = 0;
        if (_DML_M_arri__io_memory__operation(_dev, 2, mem_op, map_info, &v1251__ret_ex))
        SIM_LOG_ERROR(_dev->arri._obj[2], 0, "Uncaught DML exception");
        ex = v1251__ret_ex;
    }
    return ex;
}

static exception_type_t _DML_IFACE_arri__io_memory__operation__3(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t ex = 0;
    {
        exception_type_t v1252__ret_ex UNUSED  = 0;
        if (_DML_M_arri__io_memory__operation(_dev, 3, mem_op, map_info, &v1252__ret_ex))
        SIM_LOG_ERROR(_dev->arri._obj[3], 0, "Uncaught DML exception");
        ex = v1252__ret_ex;
    }
    return ex;
}

static exception_type_t _DML_IFACE_arri__io_memory__operation__4(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t ex = 0;
    {
        exception_type_t v1253__ret_ex UNUSED  = 0;
        if (_DML_M_arri__io_memory__operation(_dev, 4, mem_op, map_info, &v1253__ret_ex))
        SIM_LOG_ERROR(_dev->arri._obj[4], 0, "Uncaught DML exception");
        ex = v1253__ret_ex;
    }
    return ex;
}

static exception_type_t _DML_IFACE_arri__io_memory__operation__5(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t ex = 0;
    {
        exception_type_t v1254__ret_ex UNUSED  = 0;
        if (_DML_M_arri__io_memory__operation(_dev, 5, mem_op, map_info, &v1254__ret_ex))
        SIM_LOG_ERROR(_dev->arri._obj[5], 0, "Uncaught DML exception");
        ex = v1254__ret_ex;
    }
    return ex;
}

static exception_type_t _DML_IFACE_arri__io_memory__operation__6(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t ex = 0;
    {
        exception_type_t v1255__ret_ex UNUSED  = 0;
        if (_DML_M_arri__io_memory__operation(_dev, 6, mem_op, map_info, &v1255__ret_ex))
        SIM_LOG_ERROR(_dev->arri._obj[6], 0, "Uncaught DML exception");
        ex = v1255__ret_ex;
    }
    return ex;
}

static exception_type_t _DML_IFACE_arri__io_memory__operation__7(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t ex = 0;
    {
        exception_type_t v1256__ret_ex UNUSED  = 0;
        if (_DML_M_arri__io_memory__operation(_dev, 7, mem_op, map_info, &v1256__ret_ex))
        SIM_LOG_ERROR(_dev->arri._obj[7], 0, "Uncaught DML exception");
        ex = v1256__ret_ex;
    }
    return ex;
}

static exception_type_t _DML_IFACE_arri__io_memory__operation__8(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t ex = 0;
    {
        exception_type_t v1257__ret_ex UNUSED  = 0;
        if (_DML_M_arri__io_memory__operation(_dev, 8, mem_op, map_info, &v1257__ret_ex))
        SIM_LOG_ERROR(_dev->arri._obj[8], 0, "Uncaught DML exception");
        ex = v1257__ret_ex;
    }
    return ex;
}

static exception_type_t _DML_IFACE_arri__io_memory__operation__9(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t ex = 0;
    {
        exception_type_t v1258__ret_ex UNUSED  = 0;
        if (_DML_M_arri__io_memory__operation(_dev, 9, mem_op, map_info, &v1258__ret_ex))
        SIM_LOG_ERROR(_dev->arri._obj[9], 0, "Uncaught DML exception");
        ex = v1258__ret_ex;
    }
    return ex;
}

static exception_type_t _DML_IFACE_arri__io_memory__operation__10(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t ex = 0;
    {
        exception_type_t v1259__ret_ex UNUSED  = 0;
        if (_DML_M_arri__io_memory__operation(_dev, 10, mem_op, map_info, &v1259__ret_ex))
        SIM_LOG_ERROR(_dev->arri._obj[10], 0, "Uncaught DML exception");
        ex = v1259__ret_ex;
    }
    return ex;
}

static exception_type_t _DML_IFACE_arri__io_memory__operation__11(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t ex = 0;
    {
        exception_type_t v1260__ret_ex UNUSED  = 0;
        if (_DML_M_arri__io_memory__operation(_dev, 11, mem_op, map_info, &v1260__ret_ex))
        SIM_LOG_ERROR(_dev->arri._obj[11], 0, "Uncaught DML exception");
        ex = v1260__ret_ex;
    }
    return ex;
}

static exception_type_t _DML_IFACE_arri__io_memory__operation__12(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t ex = 0;
    {
        exception_type_t v1261__ret_ex UNUSED  = 0;
        if (_DML_M_arri__io_memory__operation(_dev, 12, mem_op, map_info, &v1261__ret_ex))
        SIM_LOG_ERROR(_dev->arri._obj[12], 0, "Uncaught DML exception");
        ex = v1261__ret_ex;
    }
    return ex;
}

static exception_type_t _DML_IFACE_arri__io_memory__operation__13(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t ex = 0;
    {
        exception_type_t v1262__ret_ex UNUSED  = 0;
        if (_DML_M_arri__io_memory__operation(_dev, 13, mem_op, map_info, &v1262__ret_ex))
        SIM_LOG_ERROR(_dev->arri._obj[13], 0, "Uncaught DML exception");
        ex = v1262__ret_ex;
    }
    return ex;
}

static exception_type_t _DML_IFACE_arri__io_memory__operation__14(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t ex = 0;
    {
        exception_type_t v1263__ret_ex UNUSED  = 0;
        if (_DML_M_arri__io_memory__operation(_dev, 14, mem_op, map_info, &v1263__ret_ex))
        SIM_LOG_ERROR(_dev->arri._obj[14], 0, "Uncaught DML exception");
        ex = v1263__ret_ex;
    }
    return ex;
}

static exception_type_t _DML_IFACE_arri__io_memory__operation__15(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t ex = 0;
    {
        exception_type_t v1264__ret_ex UNUSED  = 0;
        if (_DML_M_arri__io_memory__operation(_dev, 15, mem_op, map_info, &v1264__ret_ex))
        SIM_LOG_ERROR(_dev->arri._obj[15], 0, "Uncaught DML exception");
        ex = v1264__ret_ex;
    }
    return ex;
}

static bool _DML_PIFACE_arri__register_view__big_endian_bitorder(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool big_endian = 0;
    {
        bool v1265__ret_big_endian UNUSED  = 0;
        if (_DML_M_arri__register_view__big_endian_bitorder(_dev, (_portobj->indices)[0], &v1265__ret_big_endian))
        SIM_LOG_ERROR(_dev->arri._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        big_endian = v1265__ret_big_endian;
    }
    return big_endian;
}

static char const *_DML_PIFACE_arri__register_view__description(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    char const *desc = NULL;
    {
        char const *v1266__ret_desc UNUSED  = NULL;
        if (_DML_M_arri__register_view__description(_dev, (_portobj->indices)[0], &v1266__ret_desc))
        SIM_LOG_ERROR(_dev->arri._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        desc = v1266__ret_desc;
    }
    return desc;
}

static uint64 _DML_PIFACE_arri__register_view__get_register_value(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint64 val = 0;
    {
        uint64 v1267__ret_val UNUSED  = 0;
        if (_DML_M_arri__register_view__get_register_value(_dev, (_portobj->indices)[0], reg, &v1267__ret_val))
        SIM_LOG_ERROR(_dev->arri._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        val = v1267__ret_val;
    }
    return val;
}

static uint32 _DML_PIFACE_arri__register_view__number_of_registers(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint32 num = 0;
    {
        uint32 v1268__ret_num UNUSED  = 0;
        if (_DML_M_arri__register_view__number_of_registers(_dev, (_portobj->indices)[0], &v1268__ret_num))
        SIM_LOG_ERROR(_dev->arri._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        num = v1268__ret_num;
    }
    return num;
}

static attr_value_t _DML_PIFACE_arri__register_view__register_info(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1269__ret_info UNUSED ;
        memset((void *)&v1269__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__register_view__register_info(_dev, (_portobj->indices)[0], reg, &v1269__ret_info))
        SIM_LOG_ERROR(_dev->arri._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        info = v1269__ret_info;
    }
    return info;
}

static void  _DML_PIFACE_arri__register_view__set_register_value(conf_object_t *_obj, uint32 reg, uint64 val)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_arri__register_view__set_register_value(_dev, (_portobj->indices)[0], reg, val))
    SIM_LOG_ERROR(_dev->arri._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
}

static bool _DML_IFACE_arri__register_view__big_endian_bitorder__0(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool big_endian = 0;
    {
        bool v1271__ret_big_endian UNUSED  = 0;
        if (_DML_M_arri__register_view__big_endian_bitorder(_dev, 0, &v1271__ret_big_endian))
        SIM_LOG_ERROR(_dev->arri._obj[0], 0, "Uncaught DML exception");
        big_endian = v1271__ret_big_endian;
    }
    return big_endian;
}

static char const *_DML_IFACE_arri__register_view__description__0(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *desc = NULL;
    {
        char const *v1272__ret_desc UNUSED  = NULL;
        if (_DML_M_arri__register_view__description(_dev, 0, &v1272__ret_desc))
        SIM_LOG_ERROR(_dev->arri._obj[0], 0, "Uncaught DML exception");
        desc = v1272__ret_desc;
    }
    return desc;
}

static uint64 _DML_IFACE_arri__register_view__get_register_value__0(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v1273__ret_val UNUSED  = 0;
        if (_DML_M_arri__register_view__get_register_value(_dev, 0, reg, &v1273__ret_val))
        SIM_LOG_ERROR(_dev->arri._obj[0], 0, "Uncaught DML exception");
        val = v1273__ret_val;
    }
    return val;
}

static uint32 _DML_IFACE_arri__register_view__number_of_registers__0(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 num = 0;
    {
        uint32 v1274__ret_num UNUSED  = 0;
        if (_DML_M_arri__register_view__number_of_registers(_dev, 0, &v1274__ret_num))
        SIM_LOG_ERROR(_dev->arri._obj[0], 0, "Uncaught DML exception");
        num = v1274__ret_num;
    }
    return num;
}

static attr_value_t _DML_IFACE_arri__register_view__register_info__0(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1275__ret_info UNUSED ;
        memset((void *)&v1275__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__register_view__register_info(_dev, 0, reg, &v1275__ret_info))
        SIM_LOG_ERROR(_dev->arri._obj[0], 0, "Uncaught DML exception");
        info = v1275__ret_info;
    }
    return info;
}

static void  _DML_IFACE_arri__register_view__set_register_value__0(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__register_view__set_register_value(_dev, 0, reg, val))
    SIM_LOG_ERROR(_dev->arri._obj[0], 0, "Uncaught DML exception");
}

static bool _DML_IFACE_arri__register_view__big_endian_bitorder__1(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool big_endian = 0;
    {
        bool v1277__ret_big_endian UNUSED  = 0;
        if (_DML_M_arri__register_view__big_endian_bitorder(_dev, 1, &v1277__ret_big_endian))
        SIM_LOG_ERROR(_dev->arri._obj[1], 0, "Uncaught DML exception");
        big_endian = v1277__ret_big_endian;
    }
    return big_endian;
}

static char const *_DML_IFACE_arri__register_view__description__1(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *desc = NULL;
    {
        char const *v1278__ret_desc UNUSED  = NULL;
        if (_DML_M_arri__register_view__description(_dev, 1, &v1278__ret_desc))
        SIM_LOG_ERROR(_dev->arri._obj[1], 0, "Uncaught DML exception");
        desc = v1278__ret_desc;
    }
    return desc;
}

static uint64 _DML_IFACE_arri__register_view__get_register_value__1(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v1279__ret_val UNUSED  = 0;
        if (_DML_M_arri__register_view__get_register_value(_dev, 1, reg, &v1279__ret_val))
        SIM_LOG_ERROR(_dev->arri._obj[1], 0, "Uncaught DML exception");
        val = v1279__ret_val;
    }
    return val;
}

static uint32 _DML_IFACE_arri__register_view__number_of_registers__1(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 num = 0;
    {
        uint32 v1280__ret_num UNUSED  = 0;
        if (_DML_M_arri__register_view__number_of_registers(_dev, 1, &v1280__ret_num))
        SIM_LOG_ERROR(_dev->arri._obj[1], 0, "Uncaught DML exception");
        num = v1280__ret_num;
    }
    return num;
}

static attr_value_t _DML_IFACE_arri__register_view__register_info__1(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1281__ret_info UNUSED ;
        memset((void *)&v1281__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__register_view__register_info(_dev, 1, reg, &v1281__ret_info))
        SIM_LOG_ERROR(_dev->arri._obj[1], 0, "Uncaught DML exception");
        info = v1281__ret_info;
    }
    return info;
}

static void  _DML_IFACE_arri__register_view__set_register_value__1(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__register_view__set_register_value(_dev, 1, reg, val))
    SIM_LOG_ERROR(_dev->arri._obj[1], 0, "Uncaught DML exception");
}

static bool _DML_IFACE_arri__register_view__big_endian_bitorder__2(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool big_endian = 0;
    {
        bool v1283__ret_big_endian UNUSED  = 0;
        if (_DML_M_arri__register_view__big_endian_bitorder(_dev, 2, &v1283__ret_big_endian))
        SIM_LOG_ERROR(_dev->arri._obj[2], 0, "Uncaught DML exception");
        big_endian = v1283__ret_big_endian;
    }
    return big_endian;
}

static char const *_DML_IFACE_arri__register_view__description__2(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *desc = NULL;
    {
        char const *v1284__ret_desc UNUSED  = NULL;
        if (_DML_M_arri__register_view__description(_dev, 2, &v1284__ret_desc))
        SIM_LOG_ERROR(_dev->arri._obj[2], 0, "Uncaught DML exception");
        desc = v1284__ret_desc;
    }
    return desc;
}

static uint64 _DML_IFACE_arri__register_view__get_register_value__2(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v1285__ret_val UNUSED  = 0;
        if (_DML_M_arri__register_view__get_register_value(_dev, 2, reg, &v1285__ret_val))
        SIM_LOG_ERROR(_dev->arri._obj[2], 0, "Uncaught DML exception");
        val = v1285__ret_val;
    }
    return val;
}

static uint32 _DML_IFACE_arri__register_view__number_of_registers__2(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 num = 0;
    {
        uint32 v1286__ret_num UNUSED  = 0;
        if (_DML_M_arri__register_view__number_of_registers(_dev, 2, &v1286__ret_num))
        SIM_LOG_ERROR(_dev->arri._obj[2], 0, "Uncaught DML exception");
        num = v1286__ret_num;
    }
    return num;
}

static attr_value_t _DML_IFACE_arri__register_view__register_info__2(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1287__ret_info UNUSED ;
        memset((void *)&v1287__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__register_view__register_info(_dev, 2, reg, &v1287__ret_info))
        SIM_LOG_ERROR(_dev->arri._obj[2], 0, "Uncaught DML exception");
        info = v1287__ret_info;
    }
    return info;
}

static void  _DML_IFACE_arri__register_view__set_register_value__2(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__register_view__set_register_value(_dev, 2, reg, val))
    SIM_LOG_ERROR(_dev->arri._obj[2], 0, "Uncaught DML exception");
}

static bool _DML_IFACE_arri__register_view__big_endian_bitorder__3(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool big_endian = 0;
    {
        bool v1289__ret_big_endian UNUSED  = 0;
        if (_DML_M_arri__register_view__big_endian_bitorder(_dev, 3, &v1289__ret_big_endian))
        SIM_LOG_ERROR(_dev->arri._obj[3], 0, "Uncaught DML exception");
        big_endian = v1289__ret_big_endian;
    }
    return big_endian;
}

static char const *_DML_IFACE_arri__register_view__description__3(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *desc = NULL;
    {
        char const *v1290__ret_desc UNUSED  = NULL;
        if (_DML_M_arri__register_view__description(_dev, 3, &v1290__ret_desc))
        SIM_LOG_ERROR(_dev->arri._obj[3], 0, "Uncaught DML exception");
        desc = v1290__ret_desc;
    }
    return desc;
}

static uint64 _DML_IFACE_arri__register_view__get_register_value__3(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v1291__ret_val UNUSED  = 0;
        if (_DML_M_arri__register_view__get_register_value(_dev, 3, reg, &v1291__ret_val))
        SIM_LOG_ERROR(_dev->arri._obj[3], 0, "Uncaught DML exception");
        val = v1291__ret_val;
    }
    return val;
}

static uint32 _DML_IFACE_arri__register_view__number_of_registers__3(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 num = 0;
    {
        uint32 v1292__ret_num UNUSED  = 0;
        if (_DML_M_arri__register_view__number_of_registers(_dev, 3, &v1292__ret_num))
        SIM_LOG_ERROR(_dev->arri._obj[3], 0, "Uncaught DML exception");
        num = v1292__ret_num;
    }
    return num;
}

static attr_value_t _DML_IFACE_arri__register_view__register_info__3(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1293__ret_info UNUSED ;
        memset((void *)&v1293__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__register_view__register_info(_dev, 3, reg, &v1293__ret_info))
        SIM_LOG_ERROR(_dev->arri._obj[3], 0, "Uncaught DML exception");
        info = v1293__ret_info;
    }
    return info;
}

static void  _DML_IFACE_arri__register_view__set_register_value__3(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__register_view__set_register_value(_dev, 3, reg, val))
    SIM_LOG_ERROR(_dev->arri._obj[3], 0, "Uncaught DML exception");
}

static bool _DML_IFACE_arri__register_view__big_endian_bitorder__4(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool big_endian = 0;
    {
        bool v1295__ret_big_endian UNUSED  = 0;
        if (_DML_M_arri__register_view__big_endian_bitorder(_dev, 4, &v1295__ret_big_endian))
        SIM_LOG_ERROR(_dev->arri._obj[4], 0, "Uncaught DML exception");
        big_endian = v1295__ret_big_endian;
    }
    return big_endian;
}

static char const *_DML_IFACE_arri__register_view__description__4(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *desc = NULL;
    {
        char const *v1296__ret_desc UNUSED  = NULL;
        if (_DML_M_arri__register_view__description(_dev, 4, &v1296__ret_desc))
        SIM_LOG_ERROR(_dev->arri._obj[4], 0, "Uncaught DML exception");
        desc = v1296__ret_desc;
    }
    return desc;
}

static uint64 _DML_IFACE_arri__register_view__get_register_value__4(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v1297__ret_val UNUSED  = 0;
        if (_DML_M_arri__register_view__get_register_value(_dev, 4, reg, &v1297__ret_val))
        SIM_LOG_ERROR(_dev->arri._obj[4], 0, "Uncaught DML exception");
        val = v1297__ret_val;
    }
    return val;
}

static uint32 _DML_IFACE_arri__register_view__number_of_registers__4(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 num = 0;
    {
        uint32 v1298__ret_num UNUSED  = 0;
        if (_DML_M_arri__register_view__number_of_registers(_dev, 4, &v1298__ret_num))
        SIM_LOG_ERROR(_dev->arri._obj[4], 0, "Uncaught DML exception");
        num = v1298__ret_num;
    }
    return num;
}

static attr_value_t _DML_IFACE_arri__register_view__register_info__4(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1299__ret_info UNUSED ;
        memset((void *)&v1299__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__register_view__register_info(_dev, 4, reg, &v1299__ret_info))
        SIM_LOG_ERROR(_dev->arri._obj[4], 0, "Uncaught DML exception");
        info = v1299__ret_info;
    }
    return info;
}

static void  _DML_IFACE_arri__register_view__set_register_value__4(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__register_view__set_register_value(_dev, 4, reg, val))
    SIM_LOG_ERROR(_dev->arri._obj[4], 0, "Uncaught DML exception");
}

static bool _DML_IFACE_arri__register_view__big_endian_bitorder__5(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool big_endian = 0;
    {
        bool v1301__ret_big_endian UNUSED  = 0;
        if (_DML_M_arri__register_view__big_endian_bitorder(_dev, 5, &v1301__ret_big_endian))
        SIM_LOG_ERROR(_dev->arri._obj[5], 0, "Uncaught DML exception");
        big_endian = v1301__ret_big_endian;
    }
    return big_endian;
}

static char const *_DML_IFACE_arri__register_view__description__5(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *desc = NULL;
    {
        char const *v1302__ret_desc UNUSED  = NULL;
        if (_DML_M_arri__register_view__description(_dev, 5, &v1302__ret_desc))
        SIM_LOG_ERROR(_dev->arri._obj[5], 0, "Uncaught DML exception");
        desc = v1302__ret_desc;
    }
    return desc;
}

static uint64 _DML_IFACE_arri__register_view__get_register_value__5(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v1303__ret_val UNUSED  = 0;
        if (_DML_M_arri__register_view__get_register_value(_dev, 5, reg, &v1303__ret_val))
        SIM_LOG_ERROR(_dev->arri._obj[5], 0, "Uncaught DML exception");
        val = v1303__ret_val;
    }
    return val;
}

static uint32 _DML_IFACE_arri__register_view__number_of_registers__5(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 num = 0;
    {
        uint32 v1304__ret_num UNUSED  = 0;
        if (_DML_M_arri__register_view__number_of_registers(_dev, 5, &v1304__ret_num))
        SIM_LOG_ERROR(_dev->arri._obj[5], 0, "Uncaught DML exception");
        num = v1304__ret_num;
    }
    return num;
}

static attr_value_t _DML_IFACE_arri__register_view__register_info__5(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1305__ret_info UNUSED ;
        memset((void *)&v1305__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__register_view__register_info(_dev, 5, reg, &v1305__ret_info))
        SIM_LOG_ERROR(_dev->arri._obj[5], 0, "Uncaught DML exception");
        info = v1305__ret_info;
    }
    return info;
}

static void  _DML_IFACE_arri__register_view__set_register_value__5(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__register_view__set_register_value(_dev, 5, reg, val))
    SIM_LOG_ERROR(_dev->arri._obj[5], 0, "Uncaught DML exception");
}

static bool _DML_IFACE_arri__register_view__big_endian_bitorder__6(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool big_endian = 0;
    {
        bool v1307__ret_big_endian UNUSED  = 0;
        if (_DML_M_arri__register_view__big_endian_bitorder(_dev, 6, &v1307__ret_big_endian))
        SIM_LOG_ERROR(_dev->arri._obj[6], 0, "Uncaught DML exception");
        big_endian = v1307__ret_big_endian;
    }
    return big_endian;
}

static char const *_DML_IFACE_arri__register_view__description__6(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *desc = NULL;
    {
        char const *v1308__ret_desc UNUSED  = NULL;
        if (_DML_M_arri__register_view__description(_dev, 6, &v1308__ret_desc))
        SIM_LOG_ERROR(_dev->arri._obj[6], 0, "Uncaught DML exception");
        desc = v1308__ret_desc;
    }
    return desc;
}

static uint64 _DML_IFACE_arri__register_view__get_register_value__6(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v1309__ret_val UNUSED  = 0;
        if (_DML_M_arri__register_view__get_register_value(_dev, 6, reg, &v1309__ret_val))
        SIM_LOG_ERROR(_dev->arri._obj[6], 0, "Uncaught DML exception");
        val = v1309__ret_val;
    }
    return val;
}

static uint32 _DML_IFACE_arri__register_view__number_of_registers__6(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 num = 0;
    {
        uint32 v1310__ret_num UNUSED  = 0;
        if (_DML_M_arri__register_view__number_of_registers(_dev, 6, &v1310__ret_num))
        SIM_LOG_ERROR(_dev->arri._obj[6], 0, "Uncaught DML exception");
        num = v1310__ret_num;
    }
    return num;
}

static attr_value_t _DML_IFACE_arri__register_view__register_info__6(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1311__ret_info UNUSED ;
        memset((void *)&v1311__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__register_view__register_info(_dev, 6, reg, &v1311__ret_info))
        SIM_LOG_ERROR(_dev->arri._obj[6], 0, "Uncaught DML exception");
        info = v1311__ret_info;
    }
    return info;
}

static void  _DML_IFACE_arri__register_view__set_register_value__6(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__register_view__set_register_value(_dev, 6, reg, val))
    SIM_LOG_ERROR(_dev->arri._obj[6], 0, "Uncaught DML exception");
}

static bool _DML_IFACE_arri__register_view__big_endian_bitorder__7(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool big_endian = 0;
    {
        bool v1313__ret_big_endian UNUSED  = 0;
        if (_DML_M_arri__register_view__big_endian_bitorder(_dev, 7, &v1313__ret_big_endian))
        SIM_LOG_ERROR(_dev->arri._obj[7], 0, "Uncaught DML exception");
        big_endian = v1313__ret_big_endian;
    }
    return big_endian;
}

static char const *_DML_IFACE_arri__register_view__description__7(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *desc = NULL;
    {
        char const *v1314__ret_desc UNUSED  = NULL;
        if (_DML_M_arri__register_view__description(_dev, 7, &v1314__ret_desc))
        SIM_LOG_ERROR(_dev->arri._obj[7], 0, "Uncaught DML exception");
        desc = v1314__ret_desc;
    }
    return desc;
}

static uint64 _DML_IFACE_arri__register_view__get_register_value__7(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v1315__ret_val UNUSED  = 0;
        if (_DML_M_arri__register_view__get_register_value(_dev, 7, reg, &v1315__ret_val))
        SIM_LOG_ERROR(_dev->arri._obj[7], 0, "Uncaught DML exception");
        val = v1315__ret_val;
    }
    return val;
}

static uint32 _DML_IFACE_arri__register_view__number_of_registers__7(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 num = 0;
    {
        uint32 v1316__ret_num UNUSED  = 0;
        if (_DML_M_arri__register_view__number_of_registers(_dev, 7, &v1316__ret_num))
        SIM_LOG_ERROR(_dev->arri._obj[7], 0, "Uncaught DML exception");
        num = v1316__ret_num;
    }
    return num;
}

static attr_value_t _DML_IFACE_arri__register_view__register_info__7(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1317__ret_info UNUSED ;
        memset((void *)&v1317__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__register_view__register_info(_dev, 7, reg, &v1317__ret_info))
        SIM_LOG_ERROR(_dev->arri._obj[7], 0, "Uncaught DML exception");
        info = v1317__ret_info;
    }
    return info;
}

static void  _DML_IFACE_arri__register_view__set_register_value__7(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__register_view__set_register_value(_dev, 7, reg, val))
    SIM_LOG_ERROR(_dev->arri._obj[7], 0, "Uncaught DML exception");
}

static bool _DML_IFACE_arri__register_view__big_endian_bitorder__8(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool big_endian = 0;
    {
        bool v1319__ret_big_endian UNUSED  = 0;
        if (_DML_M_arri__register_view__big_endian_bitorder(_dev, 8, &v1319__ret_big_endian))
        SIM_LOG_ERROR(_dev->arri._obj[8], 0, "Uncaught DML exception");
        big_endian = v1319__ret_big_endian;
    }
    return big_endian;
}

static char const *_DML_IFACE_arri__register_view__description__8(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *desc = NULL;
    {
        char const *v1320__ret_desc UNUSED  = NULL;
        if (_DML_M_arri__register_view__description(_dev, 8, &v1320__ret_desc))
        SIM_LOG_ERROR(_dev->arri._obj[8], 0, "Uncaught DML exception");
        desc = v1320__ret_desc;
    }
    return desc;
}

static uint64 _DML_IFACE_arri__register_view__get_register_value__8(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v1321__ret_val UNUSED  = 0;
        if (_DML_M_arri__register_view__get_register_value(_dev, 8, reg, &v1321__ret_val))
        SIM_LOG_ERROR(_dev->arri._obj[8], 0, "Uncaught DML exception");
        val = v1321__ret_val;
    }
    return val;
}

static uint32 _DML_IFACE_arri__register_view__number_of_registers__8(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 num = 0;
    {
        uint32 v1322__ret_num UNUSED  = 0;
        if (_DML_M_arri__register_view__number_of_registers(_dev, 8, &v1322__ret_num))
        SIM_LOG_ERROR(_dev->arri._obj[8], 0, "Uncaught DML exception");
        num = v1322__ret_num;
    }
    return num;
}

static attr_value_t _DML_IFACE_arri__register_view__register_info__8(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1323__ret_info UNUSED ;
        memset((void *)&v1323__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__register_view__register_info(_dev, 8, reg, &v1323__ret_info))
        SIM_LOG_ERROR(_dev->arri._obj[8], 0, "Uncaught DML exception");
        info = v1323__ret_info;
    }
    return info;
}

static void  _DML_IFACE_arri__register_view__set_register_value__8(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__register_view__set_register_value(_dev, 8, reg, val))
    SIM_LOG_ERROR(_dev->arri._obj[8], 0, "Uncaught DML exception");
}

static bool _DML_IFACE_arri__register_view__big_endian_bitorder__9(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool big_endian = 0;
    {
        bool v1325__ret_big_endian UNUSED  = 0;
        if (_DML_M_arri__register_view__big_endian_bitorder(_dev, 9, &v1325__ret_big_endian))
        SIM_LOG_ERROR(_dev->arri._obj[9], 0, "Uncaught DML exception");
        big_endian = v1325__ret_big_endian;
    }
    return big_endian;
}

static char const *_DML_IFACE_arri__register_view__description__9(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *desc = NULL;
    {
        char const *v1326__ret_desc UNUSED  = NULL;
        if (_DML_M_arri__register_view__description(_dev, 9, &v1326__ret_desc))
        SIM_LOG_ERROR(_dev->arri._obj[9], 0, "Uncaught DML exception");
        desc = v1326__ret_desc;
    }
    return desc;
}

static uint64 _DML_IFACE_arri__register_view__get_register_value__9(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v1327__ret_val UNUSED  = 0;
        if (_DML_M_arri__register_view__get_register_value(_dev, 9, reg, &v1327__ret_val))
        SIM_LOG_ERROR(_dev->arri._obj[9], 0, "Uncaught DML exception");
        val = v1327__ret_val;
    }
    return val;
}

static uint32 _DML_IFACE_arri__register_view__number_of_registers__9(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 num = 0;
    {
        uint32 v1328__ret_num UNUSED  = 0;
        if (_DML_M_arri__register_view__number_of_registers(_dev, 9, &v1328__ret_num))
        SIM_LOG_ERROR(_dev->arri._obj[9], 0, "Uncaught DML exception");
        num = v1328__ret_num;
    }
    return num;
}

static attr_value_t _DML_IFACE_arri__register_view__register_info__9(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1329__ret_info UNUSED ;
        memset((void *)&v1329__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__register_view__register_info(_dev, 9, reg, &v1329__ret_info))
        SIM_LOG_ERROR(_dev->arri._obj[9], 0, "Uncaught DML exception");
        info = v1329__ret_info;
    }
    return info;
}

static void  _DML_IFACE_arri__register_view__set_register_value__9(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__register_view__set_register_value(_dev, 9, reg, val))
    SIM_LOG_ERROR(_dev->arri._obj[9], 0, "Uncaught DML exception");
}

static bool _DML_IFACE_arri__register_view__big_endian_bitorder__10(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool big_endian = 0;
    {
        bool v1331__ret_big_endian UNUSED  = 0;
        if (_DML_M_arri__register_view__big_endian_bitorder(_dev, 10, &v1331__ret_big_endian))
        SIM_LOG_ERROR(_dev->arri._obj[10], 0, "Uncaught DML exception");
        big_endian = v1331__ret_big_endian;
    }
    return big_endian;
}

static char const *_DML_IFACE_arri__register_view__description__10(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *desc = NULL;
    {
        char const *v1332__ret_desc UNUSED  = NULL;
        if (_DML_M_arri__register_view__description(_dev, 10, &v1332__ret_desc))
        SIM_LOG_ERROR(_dev->arri._obj[10], 0, "Uncaught DML exception");
        desc = v1332__ret_desc;
    }
    return desc;
}

static uint64 _DML_IFACE_arri__register_view__get_register_value__10(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v1333__ret_val UNUSED  = 0;
        if (_DML_M_arri__register_view__get_register_value(_dev, 10, reg, &v1333__ret_val))
        SIM_LOG_ERROR(_dev->arri._obj[10], 0, "Uncaught DML exception");
        val = v1333__ret_val;
    }
    return val;
}

static uint32 _DML_IFACE_arri__register_view__number_of_registers__10(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 num = 0;
    {
        uint32 v1334__ret_num UNUSED  = 0;
        if (_DML_M_arri__register_view__number_of_registers(_dev, 10, &v1334__ret_num))
        SIM_LOG_ERROR(_dev->arri._obj[10], 0, "Uncaught DML exception");
        num = v1334__ret_num;
    }
    return num;
}

static attr_value_t _DML_IFACE_arri__register_view__register_info__10(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1335__ret_info UNUSED ;
        memset((void *)&v1335__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__register_view__register_info(_dev, 10, reg, &v1335__ret_info))
        SIM_LOG_ERROR(_dev->arri._obj[10], 0, "Uncaught DML exception");
        info = v1335__ret_info;
    }
    return info;
}

static void  _DML_IFACE_arri__register_view__set_register_value__10(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__register_view__set_register_value(_dev, 10, reg, val))
    SIM_LOG_ERROR(_dev->arri._obj[10], 0, "Uncaught DML exception");
}

static bool _DML_IFACE_arri__register_view__big_endian_bitorder__11(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool big_endian = 0;
    {
        bool v1337__ret_big_endian UNUSED  = 0;
        if (_DML_M_arri__register_view__big_endian_bitorder(_dev, 11, &v1337__ret_big_endian))
        SIM_LOG_ERROR(_dev->arri._obj[11], 0, "Uncaught DML exception");
        big_endian = v1337__ret_big_endian;
    }
    return big_endian;
}

static char const *_DML_IFACE_arri__register_view__description__11(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *desc = NULL;
    {
        char const *v1338__ret_desc UNUSED  = NULL;
        if (_DML_M_arri__register_view__description(_dev, 11, &v1338__ret_desc))
        SIM_LOG_ERROR(_dev->arri._obj[11], 0, "Uncaught DML exception");
        desc = v1338__ret_desc;
    }
    return desc;
}

static uint64 _DML_IFACE_arri__register_view__get_register_value__11(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v1339__ret_val UNUSED  = 0;
        if (_DML_M_arri__register_view__get_register_value(_dev, 11, reg, &v1339__ret_val))
        SIM_LOG_ERROR(_dev->arri._obj[11], 0, "Uncaught DML exception");
        val = v1339__ret_val;
    }
    return val;
}

static uint32 _DML_IFACE_arri__register_view__number_of_registers__11(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 num = 0;
    {
        uint32 v1340__ret_num UNUSED  = 0;
        if (_DML_M_arri__register_view__number_of_registers(_dev, 11, &v1340__ret_num))
        SIM_LOG_ERROR(_dev->arri._obj[11], 0, "Uncaught DML exception");
        num = v1340__ret_num;
    }
    return num;
}

static attr_value_t _DML_IFACE_arri__register_view__register_info__11(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1341__ret_info UNUSED ;
        memset((void *)&v1341__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__register_view__register_info(_dev, 11, reg, &v1341__ret_info))
        SIM_LOG_ERROR(_dev->arri._obj[11], 0, "Uncaught DML exception");
        info = v1341__ret_info;
    }
    return info;
}

static void  _DML_IFACE_arri__register_view__set_register_value__11(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__register_view__set_register_value(_dev, 11, reg, val))
    SIM_LOG_ERROR(_dev->arri._obj[11], 0, "Uncaught DML exception");
}

static bool _DML_IFACE_arri__register_view__big_endian_bitorder__12(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool big_endian = 0;
    {
        bool v1343__ret_big_endian UNUSED  = 0;
        if (_DML_M_arri__register_view__big_endian_bitorder(_dev, 12, &v1343__ret_big_endian))
        SIM_LOG_ERROR(_dev->arri._obj[12], 0, "Uncaught DML exception");
        big_endian = v1343__ret_big_endian;
    }
    return big_endian;
}

static char const *_DML_IFACE_arri__register_view__description__12(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *desc = NULL;
    {
        char const *v1344__ret_desc UNUSED  = NULL;
        if (_DML_M_arri__register_view__description(_dev, 12, &v1344__ret_desc))
        SIM_LOG_ERROR(_dev->arri._obj[12], 0, "Uncaught DML exception");
        desc = v1344__ret_desc;
    }
    return desc;
}

static uint64 _DML_IFACE_arri__register_view__get_register_value__12(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v1345__ret_val UNUSED  = 0;
        if (_DML_M_arri__register_view__get_register_value(_dev, 12, reg, &v1345__ret_val))
        SIM_LOG_ERROR(_dev->arri._obj[12], 0, "Uncaught DML exception");
        val = v1345__ret_val;
    }
    return val;
}

static uint32 _DML_IFACE_arri__register_view__number_of_registers__12(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 num = 0;
    {
        uint32 v1346__ret_num UNUSED  = 0;
        if (_DML_M_arri__register_view__number_of_registers(_dev, 12, &v1346__ret_num))
        SIM_LOG_ERROR(_dev->arri._obj[12], 0, "Uncaught DML exception");
        num = v1346__ret_num;
    }
    return num;
}

static attr_value_t _DML_IFACE_arri__register_view__register_info__12(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1347__ret_info UNUSED ;
        memset((void *)&v1347__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__register_view__register_info(_dev, 12, reg, &v1347__ret_info))
        SIM_LOG_ERROR(_dev->arri._obj[12], 0, "Uncaught DML exception");
        info = v1347__ret_info;
    }
    return info;
}

static void  _DML_IFACE_arri__register_view__set_register_value__12(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__register_view__set_register_value(_dev, 12, reg, val))
    SIM_LOG_ERROR(_dev->arri._obj[12], 0, "Uncaught DML exception");
}

static bool _DML_IFACE_arri__register_view__big_endian_bitorder__13(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool big_endian = 0;
    {
        bool v1349__ret_big_endian UNUSED  = 0;
        if (_DML_M_arri__register_view__big_endian_bitorder(_dev, 13, &v1349__ret_big_endian))
        SIM_LOG_ERROR(_dev->arri._obj[13], 0, "Uncaught DML exception");
        big_endian = v1349__ret_big_endian;
    }
    return big_endian;
}

static char const *_DML_IFACE_arri__register_view__description__13(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *desc = NULL;
    {
        char const *v1350__ret_desc UNUSED  = NULL;
        if (_DML_M_arri__register_view__description(_dev, 13, &v1350__ret_desc))
        SIM_LOG_ERROR(_dev->arri._obj[13], 0, "Uncaught DML exception");
        desc = v1350__ret_desc;
    }
    return desc;
}

static uint64 _DML_IFACE_arri__register_view__get_register_value__13(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v1351__ret_val UNUSED  = 0;
        if (_DML_M_arri__register_view__get_register_value(_dev, 13, reg, &v1351__ret_val))
        SIM_LOG_ERROR(_dev->arri._obj[13], 0, "Uncaught DML exception");
        val = v1351__ret_val;
    }
    return val;
}

static uint32 _DML_IFACE_arri__register_view__number_of_registers__13(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 num = 0;
    {
        uint32 v1352__ret_num UNUSED  = 0;
        if (_DML_M_arri__register_view__number_of_registers(_dev, 13, &v1352__ret_num))
        SIM_LOG_ERROR(_dev->arri._obj[13], 0, "Uncaught DML exception");
        num = v1352__ret_num;
    }
    return num;
}

static attr_value_t _DML_IFACE_arri__register_view__register_info__13(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1353__ret_info UNUSED ;
        memset((void *)&v1353__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__register_view__register_info(_dev, 13, reg, &v1353__ret_info))
        SIM_LOG_ERROR(_dev->arri._obj[13], 0, "Uncaught DML exception");
        info = v1353__ret_info;
    }
    return info;
}

static void  _DML_IFACE_arri__register_view__set_register_value__13(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__register_view__set_register_value(_dev, 13, reg, val))
    SIM_LOG_ERROR(_dev->arri._obj[13], 0, "Uncaught DML exception");
}

static bool _DML_IFACE_arri__register_view__big_endian_bitorder__14(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool big_endian = 0;
    {
        bool v1355__ret_big_endian UNUSED  = 0;
        if (_DML_M_arri__register_view__big_endian_bitorder(_dev, 14, &v1355__ret_big_endian))
        SIM_LOG_ERROR(_dev->arri._obj[14], 0, "Uncaught DML exception");
        big_endian = v1355__ret_big_endian;
    }
    return big_endian;
}

static char const *_DML_IFACE_arri__register_view__description__14(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *desc = NULL;
    {
        char const *v1356__ret_desc UNUSED  = NULL;
        if (_DML_M_arri__register_view__description(_dev, 14, &v1356__ret_desc))
        SIM_LOG_ERROR(_dev->arri._obj[14], 0, "Uncaught DML exception");
        desc = v1356__ret_desc;
    }
    return desc;
}

static uint64 _DML_IFACE_arri__register_view__get_register_value__14(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v1357__ret_val UNUSED  = 0;
        if (_DML_M_arri__register_view__get_register_value(_dev, 14, reg, &v1357__ret_val))
        SIM_LOG_ERROR(_dev->arri._obj[14], 0, "Uncaught DML exception");
        val = v1357__ret_val;
    }
    return val;
}

static uint32 _DML_IFACE_arri__register_view__number_of_registers__14(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 num = 0;
    {
        uint32 v1358__ret_num UNUSED  = 0;
        if (_DML_M_arri__register_view__number_of_registers(_dev, 14, &v1358__ret_num))
        SIM_LOG_ERROR(_dev->arri._obj[14], 0, "Uncaught DML exception");
        num = v1358__ret_num;
    }
    return num;
}

static attr_value_t _DML_IFACE_arri__register_view__register_info__14(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1359__ret_info UNUSED ;
        memset((void *)&v1359__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__register_view__register_info(_dev, 14, reg, &v1359__ret_info))
        SIM_LOG_ERROR(_dev->arri._obj[14], 0, "Uncaught DML exception");
        info = v1359__ret_info;
    }
    return info;
}

static void  _DML_IFACE_arri__register_view__set_register_value__14(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__register_view__set_register_value(_dev, 14, reg, val))
    SIM_LOG_ERROR(_dev->arri._obj[14], 0, "Uncaught DML exception");
}

static bool _DML_IFACE_arri__register_view__big_endian_bitorder__15(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool big_endian = 0;
    {
        bool v1361__ret_big_endian UNUSED  = 0;
        if (_DML_M_arri__register_view__big_endian_bitorder(_dev, 15, &v1361__ret_big_endian))
        SIM_LOG_ERROR(_dev->arri._obj[15], 0, "Uncaught DML exception");
        big_endian = v1361__ret_big_endian;
    }
    return big_endian;
}

static char const *_DML_IFACE_arri__register_view__description__15(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *desc = NULL;
    {
        char const *v1362__ret_desc UNUSED  = NULL;
        if (_DML_M_arri__register_view__description(_dev, 15, &v1362__ret_desc))
        SIM_LOG_ERROR(_dev->arri._obj[15], 0, "Uncaught DML exception");
        desc = v1362__ret_desc;
    }
    return desc;
}

static uint64 _DML_IFACE_arri__register_view__get_register_value__15(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v1363__ret_val UNUSED  = 0;
        if (_DML_M_arri__register_view__get_register_value(_dev, 15, reg, &v1363__ret_val))
        SIM_LOG_ERROR(_dev->arri._obj[15], 0, "Uncaught DML exception");
        val = v1363__ret_val;
    }
    return val;
}

static uint32 _DML_IFACE_arri__register_view__number_of_registers__15(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 num = 0;
    {
        uint32 v1364__ret_num UNUSED  = 0;
        if (_DML_M_arri__register_view__number_of_registers(_dev, 15, &v1364__ret_num))
        SIM_LOG_ERROR(_dev->arri._obj[15], 0, "Uncaught DML exception");
        num = v1364__ret_num;
    }
    return num;
}

static attr_value_t _DML_IFACE_arri__register_view__register_info__15(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1365__ret_info UNUSED ;
        memset((void *)&v1365__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__register_view__register_info(_dev, 15, reg, &v1365__ret_info))
        SIM_LOG_ERROR(_dev->arri._obj[15], 0, "Uncaught DML exception");
        info = v1365__ret_info;
    }
    return info;
}

static void  _DML_IFACE_arri__register_view__set_register_value__15(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__register_view__set_register_value(_dev, 15, reg, val))
    SIM_LOG_ERROR(_dev->arri._obj[15], 0, "Uncaught DML exception");
}

static attr_value_t _DML_PIFACE_arri__register_view_catalog__register_names(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1367__ret_ret UNUSED ;
        memset((void *)&v1367__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__register_view_catalog__register_names(_dev, (_portobj->indices)[0], &v1367__ret_ret))
        SIM_LOG_ERROR(_dev->arri._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        ret = v1367__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_PIFACE_arri__register_view_catalog__register_offsets(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1368__ret_ret UNUSED ;
        memset((void *)&v1368__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__register_view_catalog__register_offsets(_dev, (_portobj->indices)[0], &v1368__ret_ret))
        SIM_LOG_ERROR(_dev->arri._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        ret = v1368__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_arri__register_view_catalog__register_names__0(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1369__ret_ret UNUSED ;
        memset((void *)&v1369__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__register_view_catalog__register_names(_dev, 0, &v1369__ret_ret))
        SIM_LOG_ERROR(_dev->arri._obj[0], 0, "Uncaught DML exception");
        ret = v1369__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_arri__register_view_catalog__register_offsets__0(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1370__ret_ret UNUSED ;
        memset((void *)&v1370__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__register_view_catalog__register_offsets(_dev, 0, &v1370__ret_ret))
        SIM_LOG_ERROR(_dev->arri._obj[0], 0, "Uncaught DML exception");
        ret = v1370__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_arri__register_view_catalog__register_names__1(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1371__ret_ret UNUSED ;
        memset((void *)&v1371__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__register_view_catalog__register_names(_dev, 1, &v1371__ret_ret))
        SIM_LOG_ERROR(_dev->arri._obj[1], 0, "Uncaught DML exception");
        ret = v1371__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_arri__register_view_catalog__register_offsets__1(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1372__ret_ret UNUSED ;
        memset((void *)&v1372__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__register_view_catalog__register_offsets(_dev, 1, &v1372__ret_ret))
        SIM_LOG_ERROR(_dev->arri._obj[1], 0, "Uncaught DML exception");
        ret = v1372__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_arri__register_view_catalog__register_names__2(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1373__ret_ret UNUSED ;
        memset((void *)&v1373__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__register_view_catalog__register_names(_dev, 2, &v1373__ret_ret))
        SIM_LOG_ERROR(_dev->arri._obj[2], 0, "Uncaught DML exception");
        ret = v1373__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_arri__register_view_catalog__register_offsets__2(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1374__ret_ret UNUSED ;
        memset((void *)&v1374__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__register_view_catalog__register_offsets(_dev, 2, &v1374__ret_ret))
        SIM_LOG_ERROR(_dev->arri._obj[2], 0, "Uncaught DML exception");
        ret = v1374__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_arri__register_view_catalog__register_names__3(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1375__ret_ret UNUSED ;
        memset((void *)&v1375__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__register_view_catalog__register_names(_dev, 3, &v1375__ret_ret))
        SIM_LOG_ERROR(_dev->arri._obj[3], 0, "Uncaught DML exception");
        ret = v1375__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_arri__register_view_catalog__register_offsets__3(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1376__ret_ret UNUSED ;
        memset((void *)&v1376__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__register_view_catalog__register_offsets(_dev, 3, &v1376__ret_ret))
        SIM_LOG_ERROR(_dev->arri._obj[3], 0, "Uncaught DML exception");
        ret = v1376__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_arri__register_view_catalog__register_names__4(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1377__ret_ret UNUSED ;
        memset((void *)&v1377__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__register_view_catalog__register_names(_dev, 4, &v1377__ret_ret))
        SIM_LOG_ERROR(_dev->arri._obj[4], 0, "Uncaught DML exception");
        ret = v1377__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_arri__register_view_catalog__register_offsets__4(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1378__ret_ret UNUSED ;
        memset((void *)&v1378__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__register_view_catalog__register_offsets(_dev, 4, &v1378__ret_ret))
        SIM_LOG_ERROR(_dev->arri._obj[4], 0, "Uncaught DML exception");
        ret = v1378__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_arri__register_view_catalog__register_names__5(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1379__ret_ret UNUSED ;
        memset((void *)&v1379__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__register_view_catalog__register_names(_dev, 5, &v1379__ret_ret))
        SIM_LOG_ERROR(_dev->arri._obj[5], 0, "Uncaught DML exception");
        ret = v1379__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_arri__register_view_catalog__register_offsets__5(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1380__ret_ret UNUSED ;
        memset((void *)&v1380__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__register_view_catalog__register_offsets(_dev, 5, &v1380__ret_ret))
        SIM_LOG_ERROR(_dev->arri._obj[5], 0, "Uncaught DML exception");
        ret = v1380__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_arri__register_view_catalog__register_names__6(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1381__ret_ret UNUSED ;
        memset((void *)&v1381__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__register_view_catalog__register_names(_dev, 6, &v1381__ret_ret))
        SIM_LOG_ERROR(_dev->arri._obj[6], 0, "Uncaught DML exception");
        ret = v1381__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_arri__register_view_catalog__register_offsets__6(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1382__ret_ret UNUSED ;
        memset((void *)&v1382__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__register_view_catalog__register_offsets(_dev, 6, &v1382__ret_ret))
        SIM_LOG_ERROR(_dev->arri._obj[6], 0, "Uncaught DML exception");
        ret = v1382__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_arri__register_view_catalog__register_names__7(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1383__ret_ret UNUSED ;
        memset((void *)&v1383__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__register_view_catalog__register_names(_dev, 7, &v1383__ret_ret))
        SIM_LOG_ERROR(_dev->arri._obj[7], 0, "Uncaught DML exception");
        ret = v1383__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_arri__register_view_catalog__register_offsets__7(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1384__ret_ret UNUSED ;
        memset((void *)&v1384__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__register_view_catalog__register_offsets(_dev, 7, &v1384__ret_ret))
        SIM_LOG_ERROR(_dev->arri._obj[7], 0, "Uncaught DML exception");
        ret = v1384__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_arri__register_view_catalog__register_names__8(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1385__ret_ret UNUSED ;
        memset((void *)&v1385__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__register_view_catalog__register_names(_dev, 8, &v1385__ret_ret))
        SIM_LOG_ERROR(_dev->arri._obj[8], 0, "Uncaught DML exception");
        ret = v1385__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_arri__register_view_catalog__register_offsets__8(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1386__ret_ret UNUSED ;
        memset((void *)&v1386__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__register_view_catalog__register_offsets(_dev, 8, &v1386__ret_ret))
        SIM_LOG_ERROR(_dev->arri._obj[8], 0, "Uncaught DML exception");
        ret = v1386__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_arri__register_view_catalog__register_names__9(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1387__ret_ret UNUSED ;
        memset((void *)&v1387__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__register_view_catalog__register_names(_dev, 9, &v1387__ret_ret))
        SIM_LOG_ERROR(_dev->arri._obj[9], 0, "Uncaught DML exception");
        ret = v1387__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_arri__register_view_catalog__register_offsets__9(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1388__ret_ret UNUSED ;
        memset((void *)&v1388__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__register_view_catalog__register_offsets(_dev, 9, &v1388__ret_ret))
        SIM_LOG_ERROR(_dev->arri._obj[9], 0, "Uncaught DML exception");
        ret = v1388__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_arri__register_view_catalog__register_names__10(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1389__ret_ret UNUSED ;
        memset((void *)&v1389__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__register_view_catalog__register_names(_dev, 10, &v1389__ret_ret))
        SIM_LOG_ERROR(_dev->arri._obj[10], 0, "Uncaught DML exception");
        ret = v1389__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_arri__register_view_catalog__register_offsets__10(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1390__ret_ret UNUSED ;
        memset((void *)&v1390__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__register_view_catalog__register_offsets(_dev, 10, &v1390__ret_ret))
        SIM_LOG_ERROR(_dev->arri._obj[10], 0, "Uncaught DML exception");
        ret = v1390__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_arri__register_view_catalog__register_names__11(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1391__ret_ret UNUSED ;
        memset((void *)&v1391__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__register_view_catalog__register_names(_dev, 11, &v1391__ret_ret))
        SIM_LOG_ERROR(_dev->arri._obj[11], 0, "Uncaught DML exception");
        ret = v1391__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_arri__register_view_catalog__register_offsets__11(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1392__ret_ret UNUSED ;
        memset((void *)&v1392__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__register_view_catalog__register_offsets(_dev, 11, &v1392__ret_ret))
        SIM_LOG_ERROR(_dev->arri._obj[11], 0, "Uncaught DML exception");
        ret = v1392__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_arri__register_view_catalog__register_names__12(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1393__ret_ret UNUSED ;
        memset((void *)&v1393__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__register_view_catalog__register_names(_dev, 12, &v1393__ret_ret))
        SIM_LOG_ERROR(_dev->arri._obj[12], 0, "Uncaught DML exception");
        ret = v1393__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_arri__register_view_catalog__register_offsets__12(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1394__ret_ret UNUSED ;
        memset((void *)&v1394__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__register_view_catalog__register_offsets(_dev, 12, &v1394__ret_ret))
        SIM_LOG_ERROR(_dev->arri._obj[12], 0, "Uncaught DML exception");
        ret = v1394__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_arri__register_view_catalog__register_names__13(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1395__ret_ret UNUSED ;
        memset((void *)&v1395__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__register_view_catalog__register_names(_dev, 13, &v1395__ret_ret))
        SIM_LOG_ERROR(_dev->arri._obj[13], 0, "Uncaught DML exception");
        ret = v1395__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_arri__register_view_catalog__register_offsets__13(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1396__ret_ret UNUSED ;
        memset((void *)&v1396__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__register_view_catalog__register_offsets(_dev, 13, &v1396__ret_ret))
        SIM_LOG_ERROR(_dev->arri._obj[13], 0, "Uncaught DML exception");
        ret = v1396__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_arri__register_view_catalog__register_names__14(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1397__ret_ret UNUSED ;
        memset((void *)&v1397__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__register_view_catalog__register_names(_dev, 14, &v1397__ret_ret))
        SIM_LOG_ERROR(_dev->arri._obj[14], 0, "Uncaught DML exception");
        ret = v1397__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_arri__register_view_catalog__register_offsets__14(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1398__ret_ret UNUSED ;
        memset((void *)&v1398__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__register_view_catalog__register_offsets(_dev, 14, &v1398__ret_ret))
        SIM_LOG_ERROR(_dev->arri._obj[14], 0, "Uncaught DML exception");
        ret = v1398__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_arri__register_view_catalog__register_names__15(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1399__ret_ret UNUSED ;
        memset((void *)&v1399__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__register_view_catalog__register_names(_dev, 15, &v1399__ret_ret))
        SIM_LOG_ERROR(_dev->arri._obj[15], 0, "Uncaught DML exception");
        ret = v1399__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_arri__register_view_catalog__register_offsets__15(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1400__ret_ret UNUSED ;
        memset((void *)&v1400__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__register_view_catalog__register_offsets(_dev, 15, &v1400__ret_ret))
        SIM_LOG_ERROR(_dev->arri._obj[15], 0, "Uncaught DML exception");
        ret = v1400__ret_ret;
    }
    return ret;
}

static void  _DML_PIFACE_b__bank_instrumentation_subscribe__disable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_b__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, connection))
    SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
}

static void  _DML_PIFACE_b__bank_instrumentation_subscribe__enable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_b__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, connection))
    SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
}

static bank_callback_handle_t _DML_PIFACE_b__bank_instrumentation_subscribe__register_after_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1403__ret_handle UNUSED  = 0;
        if (_DML_M_b__bank_instrumentation_subscribe__register_after_read(_dev, connection, offset, size, after_read, user_data, &v1403__ret_handle))
        SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
        handle = v1403__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_PIFACE_b__bank_instrumentation_subscribe__register_after_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1404__ret_handle UNUSED  = 0;
        if (_DML_M_b__bank_instrumentation_subscribe__register_after_write(_dev, connection, offset, size, after_write, user_data, &v1404__ret_handle))
        SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
        handle = v1404__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_PIFACE_b__bank_instrumentation_subscribe__register_before_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1405__ret_handle UNUSED  = 0;
        if (_DML_M_b__bank_instrumentation_subscribe__register_before_read(_dev, connection, offset, size, before_read, user_data, &v1405__ret_handle))
        SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
        handle = v1405__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_PIFACE_b__bank_instrumentation_subscribe__register_before_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1406__ret_handle UNUSED  = 0;
        if (_DML_M_b__bank_instrumentation_subscribe__register_before_write(_dev, connection, offset, size, before_write, user_data, &v1406__ret_handle))
        SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
        handle = v1406__ret_handle;
    }
    return handle;
}

static void  _DML_PIFACE_b__bank_instrumentation_subscribe__remove_callback(conf_object_t *_obj, bank_callback_handle_t callback)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_b__bank_instrumentation_subscribe__remove_callback(_dev, callback))
    SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
}

static void  _DML_PIFACE_b__bank_instrumentation_subscribe__remove_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_b__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, connection))
    SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
}

static void  _DML_IFACE_b__bank_instrumentation_subscribe__disable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, connection))
    SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
}

static void  _DML_IFACE_b__bank_instrumentation_subscribe__enable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, connection))
    SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
}

static bank_callback_handle_t _DML_IFACE_b__bank_instrumentation_subscribe__register_after_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1411__ret_handle UNUSED  = 0;
        if (_DML_M_b__bank_instrumentation_subscribe__register_after_read(_dev, connection, offset, size, after_read, user_data, &v1411__ret_handle))
        SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
        handle = v1411__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_b__bank_instrumentation_subscribe__register_after_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1412__ret_handle UNUSED  = 0;
        if (_DML_M_b__bank_instrumentation_subscribe__register_after_write(_dev, connection, offset, size, after_write, user_data, &v1412__ret_handle))
        SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
        handle = v1412__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_b__bank_instrumentation_subscribe__register_before_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1413__ret_handle UNUSED  = 0;
        if (_DML_M_b__bank_instrumentation_subscribe__register_before_read(_dev, connection, offset, size, before_read, user_data, &v1413__ret_handle))
        SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
        handle = v1413__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_b__bank_instrumentation_subscribe__register_before_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1414__ret_handle UNUSED  = 0;
        if (_DML_M_b__bank_instrumentation_subscribe__register_before_write(_dev, connection, offset, size, before_write, user_data, &v1414__ret_handle))
        SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
        handle = v1414__ret_handle;
    }
    return handle;
}

static void  _DML_IFACE_b__bank_instrumentation_subscribe__remove_callback(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__bank_instrumentation_subscribe__remove_callback(_dev, callback))
    SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
}

static void  _DML_IFACE_b__bank_instrumentation_subscribe__remove_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, connection))
    SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
}

static attr_value_t _DML_PIFACE_b__instrumentation_order__get_connections(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t connections;
    memset((void *)&connections, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1417__ret_connections UNUSED ;
        memset((void *)&v1417__ret_connections, 0, sizeof(attr_value_t ));
        if (_DML_M_b__instrumentation_order__get_connections(_dev, &v1417__ret_connections))
        SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
        connections = v1417__ret_connections;
    }
    return connections;
}

static bool _DML_PIFACE_b__instrumentation_order__move_before(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool success = 0;
    {
        bool v1418__ret_success UNUSED  = 0;
        if (_DML_M_b__instrumentation_order__move_before(_dev, connection, before, &v1418__ret_success))
        SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
        success = v1418__ret_success;
    }
    return success;
}

static attr_value_t _DML_IFACE_b__instrumentation_order__get_connections(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t connections;
    memset((void *)&connections, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1419__ret_connections UNUSED ;
        memset((void *)&v1419__ret_connections, 0, sizeof(attr_value_t ));
        if (_DML_M_b__instrumentation_order__get_connections(_dev, &v1419__ret_connections))
        SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
        connections = v1419__ret_connections;
    }
    return connections;
}

static bool _DML_IFACE_b__instrumentation_order__move_before(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool success = 0;
    {
        bool v1420__ret_success UNUSED  = 0;
        if (_DML_M_b__instrumentation_order__move_before(_dev, connection, before, &v1420__ret_success))
        SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
        success = v1420__ret_success;
    }
    return success;
}

static attr_value_t _DML_PIFACE_b__int_register__all_registers(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t vals;
    memset((void *)&vals, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1421__ret_vals UNUSED ;
        memset((void *)&v1421__ret_vals, 0, sizeof(attr_value_t ));
        if (_DML_M_b__int_register__all_registers(_dev, &v1421__ret_vals))
        SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
        vals = v1421__ret_vals;
    }
    return vals;
}

static char const *_DML_PIFACE_b__int_register__get_name(conf_object_t *_obj, int num)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    char const *name = NULL;
    {
        char const *v1422__ret_name UNUSED  = NULL;
        if (_DML_M_b__int_register__get_name(_dev, num, &v1422__ret_name))
        SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
        name = v1422__ret_name;
    }
    return name;
}

static int _DML_PIFACE_b__int_register__get_number(conf_object_t *_obj, char const *name)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    int num = 0;
    {
        int v1423__ret_num UNUSED  = 0;
        if (_DML_M_b__int_register__get_number(_dev, name, &v1423__ret_num))
        SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
        num = v1423__ret_num;
    }
    return num;
}

static uint64 _DML_PIFACE_b__int_register__read(conf_object_t *_obj, int num)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint64 val = 0;
    {
        uint64 v1424__ret_val UNUSED  = 0;
        if (_DML_M_b__int_register__read(_dev, num, &v1424__ret_val))
        SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
        val = v1424__ret_val;
    }
    return val;
}

static int _DML_PIFACE_b__int_register__register_info(conf_object_t *_obj, int reg, ireg_info_t reqinfo)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    int info = 0;
    {
        int v1425__ret_info UNUSED  = 0;
        if (_DML_M_b__int_register__register_info(_dev, reg, reqinfo, &v1425__ret_info))
        SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
        info = v1425__ret_info;
    }
    return info;
}

static void  _DML_PIFACE_b__int_register__write(conf_object_t *_obj, int num, uint64 val)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_b__int_register__write(_dev, num, val))
    SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
}

static attr_value_t _DML_IFACE_b__int_register__all_registers(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t vals;
    memset((void *)&vals, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1427__ret_vals UNUSED ;
        memset((void *)&v1427__ret_vals, 0, sizeof(attr_value_t ));
        if (_DML_M_b__int_register__all_registers(_dev, &v1427__ret_vals))
        SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
        vals = v1427__ret_vals;
    }
    return vals;
}

static char const *_DML_IFACE_b__int_register__get_name(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *name = NULL;
    {
        char const *v1428__ret_name UNUSED  = NULL;
        if (_DML_M_b__int_register__get_name(_dev, num, &v1428__ret_name))
        SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
        name = v1428__ret_name;
    }
    return name;
}

static int _DML_IFACE_b__int_register__get_number(conf_object_t *_obj, char const *name)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int num = 0;
    {
        int v1429__ret_num UNUSED  = 0;
        if (_DML_M_b__int_register__get_number(_dev, name, &v1429__ret_num))
        SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
        num = v1429__ret_num;
    }
    return num;
}

static uint64 _DML_IFACE_b__int_register__read(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v1430__ret_val UNUSED  = 0;
        if (_DML_M_b__int_register__read(_dev, num, &v1430__ret_val))
        SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
        val = v1430__ret_val;
    }
    return val;
}

static int _DML_IFACE_b__int_register__register_info(conf_object_t *_obj, int reg, ireg_info_t reqinfo)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int info = 0;
    {
        int v1431__ret_info UNUSED  = 0;
        if (_DML_M_b__int_register__register_info(_dev, reg, reqinfo, &v1431__ret_info))
        SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
        info = v1431__ret_info;
    }
    return info;
}

static void  _DML_IFACE_b__int_register__write(conf_object_t *_obj, int num, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__int_register__write(_dev, num, val))
    SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
}

static exception_type_t _DML_PIFACE_b__io_memory__operation(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    exception_type_t ex = 0;
    {
        exception_type_t v1433__ret_ex UNUSED  = 0;
        if (_DML_M_b__io_memory__operation(_dev, mem_op, map_info, &v1433__ret_ex))
        SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
        ex = v1433__ret_ex;
    }
    return ex;
}

static exception_type_t _DML_IFACE_b__io_memory__operation(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t ex = 0;
    {
        exception_type_t v1434__ret_ex UNUSED  = 0;
        if (_DML_M_b__io_memory__operation(_dev, mem_op, map_info, &v1434__ret_ex))
        SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
        ex = v1434__ret_ex;
    }
    return ex;
}

static bool _DML_PIFACE_b__register_view__big_endian_bitorder(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool big_endian = 0;
    {
        bool v1435__ret_big_endian UNUSED  = 0;
        if (_DML_M_b__register_view__big_endian_bitorder(_dev, &v1435__ret_big_endian))
        SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
        big_endian = v1435__ret_big_endian;
    }
    return big_endian;
}

static char const *_DML_PIFACE_b__register_view__description(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    char const *desc = NULL;
    {
        char const *v1436__ret_desc UNUSED  = NULL;
        if (_DML_M_b__register_view__description(_dev, &v1436__ret_desc))
        SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
        desc = v1436__ret_desc;
    }
    return desc;
}

static uint64 _DML_PIFACE_b__register_view__get_register_value(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint64 val = 0;
    {
        uint64 v1437__ret_val UNUSED  = 0;
        if (_DML_M_b__register_view__get_register_value(_dev, reg, &v1437__ret_val))
        SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
        val = v1437__ret_val;
    }
    return val;
}

static uint32 _DML_PIFACE_b__register_view__number_of_registers(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint32 num = 0;
    {
        uint32 v1438__ret_num UNUSED  = 0;
        if (_DML_M_b__register_view__number_of_registers(_dev, &v1438__ret_num))
        SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
        num = v1438__ret_num;
    }
    return num;
}

static attr_value_t _DML_PIFACE_b__register_view__register_info(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1439__ret_info UNUSED ;
        memset((void *)&v1439__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_b__register_view__register_info(_dev, reg, &v1439__ret_info))
        SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
        info = v1439__ret_info;
    }
    return info;
}

static void  _DML_PIFACE_b__register_view__set_register_value(conf_object_t *_obj, uint32 reg, uint64 val)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_b__register_view__set_register_value(_dev, reg, val))
    SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
}

static bool _DML_IFACE_b__register_view__big_endian_bitorder(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool big_endian = 0;
    {
        bool v1441__ret_big_endian UNUSED  = 0;
        if (_DML_M_b__register_view__big_endian_bitorder(_dev, &v1441__ret_big_endian))
        SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
        big_endian = v1441__ret_big_endian;
    }
    return big_endian;
}

static char const *_DML_IFACE_b__register_view__description(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *desc = NULL;
    {
        char const *v1442__ret_desc UNUSED  = NULL;
        if (_DML_M_b__register_view__description(_dev, &v1442__ret_desc))
        SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
        desc = v1442__ret_desc;
    }
    return desc;
}

static uint64 _DML_IFACE_b__register_view__get_register_value(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v1443__ret_val UNUSED  = 0;
        if (_DML_M_b__register_view__get_register_value(_dev, reg, &v1443__ret_val))
        SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
        val = v1443__ret_val;
    }
    return val;
}

static uint32 _DML_IFACE_b__register_view__number_of_registers(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 num = 0;
    {
        uint32 v1444__ret_num UNUSED  = 0;
        if (_DML_M_b__register_view__number_of_registers(_dev, &v1444__ret_num))
        SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
        num = v1444__ret_num;
    }
    return num;
}

static attr_value_t _DML_IFACE_b__register_view__register_info(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1445__ret_info UNUSED ;
        memset((void *)&v1445__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_b__register_view__register_info(_dev, reg, &v1445__ret_info))
        SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
        info = v1445__ret_info;
    }
    return info;
}

static void  _DML_IFACE_b__register_view__set_register_value(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__register_view__set_register_value(_dev, reg, val))
    SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
}

static attr_value_t _DML_PIFACE_b__register_view_catalog__register_names(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1447__ret_ret UNUSED ;
        memset((void *)&v1447__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_b__register_view_catalog__register_names(_dev, &v1447__ret_ret))
        SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
        ret = v1447__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_PIFACE_b__register_view_catalog__register_offsets(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1448__ret_ret UNUSED ;
        memset((void *)&v1448__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_b__register_view_catalog__register_offsets(_dev, &v1448__ret_ret))
        SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
        ret = v1448__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_b__register_view_catalog__register_names(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1449__ret_ret UNUSED ;
        memset((void *)&v1449__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_b__register_view_catalog__register_names(_dev, &v1449__ret_ret))
        SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
        ret = v1449__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_b__register_view_catalog__register_offsets(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1450__ret_ret UNUSED ;
        memset((void *)&v1450__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_b__register_view_catalog__register_offsets(_dev, &v1450__ret_ret))
        SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
        ret = v1450__ret_ret;
    }
    return ret;
}

static void  _DML_PIFACE_b2__bank_instrumentation_subscribe__disable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_b2__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, connection))
    SIM_LOG_ERROR(_dev->b2._obj, 0, "Uncaught DML exception");
}

static void  _DML_PIFACE_b2__bank_instrumentation_subscribe__enable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_b2__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, connection))
    SIM_LOG_ERROR(_dev->b2._obj, 0, "Uncaught DML exception");
}

static bank_callback_handle_t _DML_PIFACE_b2__bank_instrumentation_subscribe__register_after_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1453__ret_handle UNUSED  = 0;
        if (_DML_M_b2__bank_instrumentation_subscribe__register_after_read(_dev, connection, offset, size, after_read, user_data, &v1453__ret_handle))
        SIM_LOG_ERROR(_dev->b2._obj, 0, "Uncaught DML exception");
        handle = v1453__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_PIFACE_b2__bank_instrumentation_subscribe__register_after_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1454__ret_handle UNUSED  = 0;
        if (_DML_M_b2__bank_instrumentation_subscribe__register_after_write(_dev, connection, offset, size, after_write, user_data, &v1454__ret_handle))
        SIM_LOG_ERROR(_dev->b2._obj, 0, "Uncaught DML exception");
        handle = v1454__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_PIFACE_b2__bank_instrumentation_subscribe__register_before_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1455__ret_handle UNUSED  = 0;
        if (_DML_M_b2__bank_instrumentation_subscribe__register_before_read(_dev, connection, offset, size, before_read, user_data, &v1455__ret_handle))
        SIM_LOG_ERROR(_dev->b2._obj, 0, "Uncaught DML exception");
        handle = v1455__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_PIFACE_b2__bank_instrumentation_subscribe__register_before_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1456__ret_handle UNUSED  = 0;
        if (_DML_M_b2__bank_instrumentation_subscribe__register_before_write(_dev, connection, offset, size, before_write, user_data, &v1456__ret_handle))
        SIM_LOG_ERROR(_dev->b2._obj, 0, "Uncaught DML exception");
        handle = v1456__ret_handle;
    }
    return handle;
}

static void  _DML_PIFACE_b2__bank_instrumentation_subscribe__remove_callback(conf_object_t *_obj, bank_callback_handle_t callback)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_b2__bank_instrumentation_subscribe__remove_callback(_dev, callback))
    SIM_LOG_ERROR(_dev->b2._obj, 0, "Uncaught DML exception");
}

static void  _DML_PIFACE_b2__bank_instrumentation_subscribe__remove_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_b2__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, connection))
    SIM_LOG_ERROR(_dev->b2._obj, 0, "Uncaught DML exception");
}

static void  _DML_IFACE_b2__bank_instrumentation_subscribe__disable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b2__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, connection))
    SIM_LOG_ERROR(_dev->b2._obj, 0, "Uncaught DML exception");
}

static void  _DML_IFACE_b2__bank_instrumentation_subscribe__enable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b2__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, connection))
    SIM_LOG_ERROR(_dev->b2._obj, 0, "Uncaught DML exception");
}

static bank_callback_handle_t _DML_IFACE_b2__bank_instrumentation_subscribe__register_after_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1461__ret_handle UNUSED  = 0;
        if (_DML_M_b2__bank_instrumentation_subscribe__register_after_read(_dev, connection, offset, size, after_read, user_data, &v1461__ret_handle))
        SIM_LOG_ERROR(_dev->b2._obj, 0, "Uncaught DML exception");
        handle = v1461__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_b2__bank_instrumentation_subscribe__register_after_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1462__ret_handle UNUSED  = 0;
        if (_DML_M_b2__bank_instrumentation_subscribe__register_after_write(_dev, connection, offset, size, after_write, user_data, &v1462__ret_handle))
        SIM_LOG_ERROR(_dev->b2._obj, 0, "Uncaught DML exception");
        handle = v1462__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_b2__bank_instrumentation_subscribe__register_before_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1463__ret_handle UNUSED  = 0;
        if (_DML_M_b2__bank_instrumentation_subscribe__register_before_read(_dev, connection, offset, size, before_read, user_data, &v1463__ret_handle))
        SIM_LOG_ERROR(_dev->b2._obj, 0, "Uncaught DML exception");
        handle = v1463__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_b2__bank_instrumentation_subscribe__register_before_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1464__ret_handle UNUSED  = 0;
        if (_DML_M_b2__bank_instrumentation_subscribe__register_before_write(_dev, connection, offset, size, before_write, user_data, &v1464__ret_handle))
        SIM_LOG_ERROR(_dev->b2._obj, 0, "Uncaught DML exception");
        handle = v1464__ret_handle;
    }
    return handle;
}

static void  _DML_IFACE_b2__bank_instrumentation_subscribe__remove_callback(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b2__bank_instrumentation_subscribe__remove_callback(_dev, callback))
    SIM_LOG_ERROR(_dev->b2._obj, 0, "Uncaught DML exception");
}

static void  _DML_IFACE_b2__bank_instrumentation_subscribe__remove_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b2__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, connection))
    SIM_LOG_ERROR(_dev->b2._obj, 0, "Uncaught DML exception");
}

static attr_value_t _DML_PIFACE_b2__instrumentation_order__get_connections(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t connections;
    memset((void *)&connections, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1467__ret_connections UNUSED ;
        memset((void *)&v1467__ret_connections, 0, sizeof(attr_value_t ));
        if (_DML_M_b2__instrumentation_order__get_connections(_dev, &v1467__ret_connections))
        SIM_LOG_ERROR(_dev->b2._obj, 0, "Uncaught DML exception");
        connections = v1467__ret_connections;
    }
    return connections;
}

static bool _DML_PIFACE_b2__instrumentation_order__move_before(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool success = 0;
    {
        bool v1468__ret_success UNUSED  = 0;
        if (_DML_M_b2__instrumentation_order__move_before(_dev, connection, before, &v1468__ret_success))
        SIM_LOG_ERROR(_dev->b2._obj, 0, "Uncaught DML exception");
        success = v1468__ret_success;
    }
    return success;
}

static attr_value_t _DML_IFACE_b2__instrumentation_order__get_connections(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t connections;
    memset((void *)&connections, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1469__ret_connections UNUSED ;
        memset((void *)&v1469__ret_connections, 0, sizeof(attr_value_t ));
        if (_DML_M_b2__instrumentation_order__get_connections(_dev, &v1469__ret_connections))
        SIM_LOG_ERROR(_dev->b2._obj, 0, "Uncaught DML exception");
        connections = v1469__ret_connections;
    }
    return connections;
}

static bool _DML_IFACE_b2__instrumentation_order__move_before(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool success = 0;
    {
        bool v1470__ret_success UNUSED  = 0;
        if (_DML_M_b2__instrumentation_order__move_before(_dev, connection, before, &v1470__ret_success))
        SIM_LOG_ERROR(_dev->b2._obj, 0, "Uncaught DML exception");
        success = v1470__ret_success;
    }
    return success;
}

static attr_value_t _DML_PIFACE_b2__int_register__all_registers(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t vals;
    memset((void *)&vals, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1471__ret_vals UNUSED ;
        memset((void *)&v1471__ret_vals, 0, sizeof(attr_value_t ));
        if (_DML_M_b2__int_register__all_registers(_dev, &v1471__ret_vals))
        SIM_LOG_ERROR(_dev->b2._obj, 0, "Uncaught DML exception");
        vals = v1471__ret_vals;
    }
    return vals;
}

static char const *_DML_PIFACE_b2__int_register__get_name(conf_object_t *_obj, int num)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    char const *name = NULL;
    {
        char const *v1472__ret_name UNUSED  = NULL;
        if (_DML_M_b2__int_register__get_name(_dev, num, &v1472__ret_name))
        SIM_LOG_ERROR(_dev->b2._obj, 0, "Uncaught DML exception");
        name = v1472__ret_name;
    }
    return name;
}

static int _DML_PIFACE_b2__int_register__get_number(conf_object_t *_obj, char const *name)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    int num = 0;
    {
        int v1473__ret_num UNUSED  = 0;
        if (_DML_M_b2__int_register__get_number(_dev, name, &v1473__ret_num))
        SIM_LOG_ERROR(_dev->b2._obj, 0, "Uncaught DML exception");
        num = v1473__ret_num;
    }
    return num;
}

static uint64 _DML_PIFACE_b2__int_register__read(conf_object_t *_obj, int num)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint64 val = 0;
    {
        uint64 v1474__ret_val UNUSED  = 0;
        if (_DML_M_b2__int_register__read(_dev, num, &v1474__ret_val))
        SIM_LOG_ERROR(_dev->b2._obj, 0, "Uncaught DML exception");
        val = v1474__ret_val;
    }
    return val;
}

static int _DML_PIFACE_b2__int_register__register_info(conf_object_t *_obj, int reg, ireg_info_t reqinfo)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    int info = 0;
    {
        int v1475__ret_info UNUSED  = 0;
        if (_DML_M_b2__int_register__register_info(_dev, reg, reqinfo, &v1475__ret_info))
        SIM_LOG_ERROR(_dev->b2._obj, 0, "Uncaught DML exception");
        info = v1475__ret_info;
    }
    return info;
}

static void  _DML_PIFACE_b2__int_register__write(conf_object_t *_obj, int num, uint64 val)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_b2__int_register__write(_dev, num, val))
    SIM_LOG_ERROR(_dev->b2._obj, 0, "Uncaught DML exception");
}

static attr_value_t _DML_IFACE_b2__int_register__all_registers(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t vals;
    memset((void *)&vals, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1477__ret_vals UNUSED ;
        memset((void *)&v1477__ret_vals, 0, sizeof(attr_value_t ));
        if (_DML_M_b2__int_register__all_registers(_dev, &v1477__ret_vals))
        SIM_LOG_ERROR(_dev->b2._obj, 0, "Uncaught DML exception");
        vals = v1477__ret_vals;
    }
    return vals;
}

static char const *_DML_IFACE_b2__int_register__get_name(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *name = NULL;
    {
        char const *v1478__ret_name UNUSED  = NULL;
        if (_DML_M_b2__int_register__get_name(_dev, num, &v1478__ret_name))
        SIM_LOG_ERROR(_dev->b2._obj, 0, "Uncaught DML exception");
        name = v1478__ret_name;
    }
    return name;
}

static int _DML_IFACE_b2__int_register__get_number(conf_object_t *_obj, char const *name)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int num = 0;
    {
        int v1479__ret_num UNUSED  = 0;
        if (_DML_M_b2__int_register__get_number(_dev, name, &v1479__ret_num))
        SIM_LOG_ERROR(_dev->b2._obj, 0, "Uncaught DML exception");
        num = v1479__ret_num;
    }
    return num;
}

static uint64 _DML_IFACE_b2__int_register__read(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v1480__ret_val UNUSED  = 0;
        if (_DML_M_b2__int_register__read(_dev, num, &v1480__ret_val))
        SIM_LOG_ERROR(_dev->b2._obj, 0, "Uncaught DML exception");
        val = v1480__ret_val;
    }
    return val;
}

static int _DML_IFACE_b2__int_register__register_info(conf_object_t *_obj, int reg, ireg_info_t reqinfo)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int info = 0;
    {
        int v1481__ret_info UNUSED  = 0;
        if (_DML_M_b2__int_register__register_info(_dev, reg, reqinfo, &v1481__ret_info))
        SIM_LOG_ERROR(_dev->b2._obj, 0, "Uncaught DML exception");
        info = v1481__ret_info;
    }
    return info;
}

static void  _DML_IFACE_b2__int_register__write(conf_object_t *_obj, int num, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b2__int_register__write(_dev, num, val))
    SIM_LOG_ERROR(_dev->b2._obj, 0, "Uncaught DML exception");
}

static exception_type_t _DML_PIFACE_b2__io_memory__operation(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    exception_type_t ex = 0;
    {
        exception_type_t v1483__ret_ex UNUSED  = 0;
        if (_DML_M_b2__io_memory__operation(_dev, mem_op, map_info, &v1483__ret_ex))
        SIM_LOG_ERROR(_dev->b2._obj, 0, "Uncaught DML exception");
        ex = v1483__ret_ex;
    }
    return ex;
}

static exception_type_t _DML_IFACE_b2__io_memory__operation(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t ex = 0;
    {
        exception_type_t v1484__ret_ex UNUSED  = 0;
        if (_DML_M_b2__io_memory__operation(_dev, mem_op, map_info, &v1484__ret_ex))
        SIM_LOG_ERROR(_dev->b2._obj, 0, "Uncaught DML exception");
        ex = v1484__ret_ex;
    }
    return ex;
}

static bool _DML_PIFACE_b2__register_view__big_endian_bitorder(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool big_endian = 0;
    {
        bool v1485__ret_big_endian UNUSED  = 0;
        if (_DML_M_b2__register_view__big_endian_bitorder(_dev, &v1485__ret_big_endian))
        SIM_LOG_ERROR(_dev->b2._obj, 0, "Uncaught DML exception");
        big_endian = v1485__ret_big_endian;
    }
    return big_endian;
}

static char const *_DML_PIFACE_b2__register_view__description(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    char const *desc = NULL;
    {
        char const *v1486__ret_desc UNUSED  = NULL;
        if (_DML_M_b2__register_view__description(_dev, &v1486__ret_desc))
        SIM_LOG_ERROR(_dev->b2._obj, 0, "Uncaught DML exception");
        desc = v1486__ret_desc;
    }
    return desc;
}

static uint64 _DML_PIFACE_b2__register_view__get_register_value(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint64 val = 0;
    {
        uint64 v1487__ret_val UNUSED  = 0;
        if (_DML_M_b2__register_view__get_register_value(_dev, reg, &v1487__ret_val))
        SIM_LOG_ERROR(_dev->b2._obj, 0, "Uncaught DML exception");
        val = v1487__ret_val;
    }
    return val;
}

static uint32 _DML_PIFACE_b2__register_view__number_of_registers(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint32 num = 0;
    {
        uint32 v1488__ret_num UNUSED  = 0;
        if (_DML_M_b2__register_view__number_of_registers(_dev, &v1488__ret_num))
        SIM_LOG_ERROR(_dev->b2._obj, 0, "Uncaught DML exception");
        num = v1488__ret_num;
    }
    return num;
}

static attr_value_t _DML_PIFACE_b2__register_view__register_info(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1489__ret_info UNUSED ;
        memset((void *)&v1489__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_b2__register_view__register_info(_dev, reg, &v1489__ret_info))
        SIM_LOG_ERROR(_dev->b2._obj, 0, "Uncaught DML exception");
        info = v1489__ret_info;
    }
    return info;
}

static void  _DML_PIFACE_b2__register_view__set_register_value(conf_object_t *_obj, uint32 reg, uint64 val)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_b2__register_view__set_register_value(_dev, reg, val))
    SIM_LOG_ERROR(_dev->b2._obj, 0, "Uncaught DML exception");
}

static bool _DML_IFACE_b2__register_view__big_endian_bitorder(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool big_endian = 0;
    {
        bool v1491__ret_big_endian UNUSED  = 0;
        if (_DML_M_b2__register_view__big_endian_bitorder(_dev, &v1491__ret_big_endian))
        SIM_LOG_ERROR(_dev->b2._obj, 0, "Uncaught DML exception");
        big_endian = v1491__ret_big_endian;
    }
    return big_endian;
}

static char const *_DML_IFACE_b2__register_view__description(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *desc = NULL;
    {
        char const *v1492__ret_desc UNUSED  = NULL;
        if (_DML_M_b2__register_view__description(_dev, &v1492__ret_desc))
        SIM_LOG_ERROR(_dev->b2._obj, 0, "Uncaught DML exception");
        desc = v1492__ret_desc;
    }
    return desc;
}

static uint64 _DML_IFACE_b2__register_view__get_register_value(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v1493__ret_val UNUSED  = 0;
        if (_DML_M_b2__register_view__get_register_value(_dev, reg, &v1493__ret_val))
        SIM_LOG_ERROR(_dev->b2._obj, 0, "Uncaught DML exception");
        val = v1493__ret_val;
    }
    return val;
}

static uint32 _DML_IFACE_b2__register_view__number_of_registers(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 num = 0;
    {
        uint32 v1494__ret_num UNUSED  = 0;
        if (_DML_M_b2__register_view__number_of_registers(_dev, &v1494__ret_num))
        SIM_LOG_ERROR(_dev->b2._obj, 0, "Uncaught DML exception");
        num = v1494__ret_num;
    }
    return num;
}

static attr_value_t _DML_IFACE_b2__register_view__register_info(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1495__ret_info UNUSED ;
        memset((void *)&v1495__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_b2__register_view__register_info(_dev, reg, &v1495__ret_info))
        SIM_LOG_ERROR(_dev->b2._obj, 0, "Uncaught DML exception");
        info = v1495__ret_info;
    }
    return info;
}

static void  _DML_IFACE_b2__register_view__set_register_value(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b2__register_view__set_register_value(_dev, reg, val))
    SIM_LOG_ERROR(_dev->b2._obj, 0, "Uncaught DML exception");
}

static attr_value_t _DML_PIFACE_b2__register_view_catalog__register_names(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1497__ret_ret UNUSED ;
        memset((void *)&v1497__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_b2__register_view_catalog__register_names(_dev, &v1497__ret_ret))
        SIM_LOG_ERROR(_dev->b2._obj, 0, "Uncaught DML exception");
        ret = v1497__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_PIFACE_b2__register_view_catalog__register_offsets(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1498__ret_ret UNUSED ;
        memset((void *)&v1498__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_b2__register_view_catalog__register_offsets(_dev, &v1498__ret_ret))
        SIM_LOG_ERROR(_dev->b2._obj, 0, "Uncaught DML exception");
        ret = v1498__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_b2__register_view_catalog__register_names(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1499__ret_ret UNUSED ;
        memset((void *)&v1499__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_b2__register_view_catalog__register_names(_dev, &v1499__ret_ret))
        SIM_LOG_ERROR(_dev->b2._obj, 0, "Uncaught DML exception");
        ret = v1499__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_b2__register_view_catalog__register_offsets(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1500__ret_ret UNUSED ;
        memset((void *)&v1500__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_b2__register_view_catalog__register_offsets(_dev, &v1500__ret_ret))
        SIM_LOG_ERROR(_dev->b2._obj, 0, "Uncaught DML exception");
        ret = v1500__ret_ret;
    }
    return ret;
}

static void  _DML_PIFACE_miss__bank_instrumentation_subscribe__disable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_miss__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, connection))
    SIM_LOG_ERROR(_dev->miss._obj, 0, "Uncaught DML exception");
}

static void  _DML_PIFACE_miss__bank_instrumentation_subscribe__enable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_miss__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, connection))
    SIM_LOG_ERROR(_dev->miss._obj, 0, "Uncaught DML exception");
}

static bank_callback_handle_t _DML_PIFACE_miss__bank_instrumentation_subscribe__register_after_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1503__ret_handle UNUSED  = 0;
        if (_DML_M_miss__bank_instrumentation_subscribe__register_after_read(_dev, connection, offset, size, after_read, user_data, &v1503__ret_handle))
        SIM_LOG_ERROR(_dev->miss._obj, 0, "Uncaught DML exception");
        handle = v1503__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_PIFACE_miss__bank_instrumentation_subscribe__register_after_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1504__ret_handle UNUSED  = 0;
        if (_DML_M_miss__bank_instrumentation_subscribe__register_after_write(_dev, connection, offset, size, after_write, user_data, &v1504__ret_handle))
        SIM_LOG_ERROR(_dev->miss._obj, 0, "Uncaught DML exception");
        handle = v1504__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_PIFACE_miss__bank_instrumentation_subscribe__register_before_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1505__ret_handle UNUSED  = 0;
        if (_DML_M_miss__bank_instrumentation_subscribe__register_before_read(_dev, connection, offset, size, before_read, user_data, &v1505__ret_handle))
        SIM_LOG_ERROR(_dev->miss._obj, 0, "Uncaught DML exception");
        handle = v1505__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_PIFACE_miss__bank_instrumentation_subscribe__register_before_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1506__ret_handle UNUSED  = 0;
        if (_DML_M_miss__bank_instrumentation_subscribe__register_before_write(_dev, connection, offset, size, before_write, user_data, &v1506__ret_handle))
        SIM_LOG_ERROR(_dev->miss._obj, 0, "Uncaught DML exception");
        handle = v1506__ret_handle;
    }
    return handle;
}

static void  _DML_PIFACE_miss__bank_instrumentation_subscribe__remove_callback(conf_object_t *_obj, bank_callback_handle_t callback)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_miss__bank_instrumentation_subscribe__remove_callback(_dev, callback))
    SIM_LOG_ERROR(_dev->miss._obj, 0, "Uncaught DML exception");
}

static void  _DML_PIFACE_miss__bank_instrumentation_subscribe__remove_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_miss__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, connection))
    SIM_LOG_ERROR(_dev->miss._obj, 0, "Uncaught DML exception");
}

static void  _DML_IFACE_miss__bank_instrumentation_subscribe__disable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_miss__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, connection))
    SIM_LOG_ERROR(_dev->miss._obj, 0, "Uncaught DML exception");
}

static void  _DML_IFACE_miss__bank_instrumentation_subscribe__enable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_miss__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, connection))
    SIM_LOG_ERROR(_dev->miss._obj, 0, "Uncaught DML exception");
}

static bank_callback_handle_t _DML_IFACE_miss__bank_instrumentation_subscribe__register_after_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1511__ret_handle UNUSED  = 0;
        if (_DML_M_miss__bank_instrumentation_subscribe__register_after_read(_dev, connection, offset, size, after_read, user_data, &v1511__ret_handle))
        SIM_LOG_ERROR(_dev->miss._obj, 0, "Uncaught DML exception");
        handle = v1511__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_miss__bank_instrumentation_subscribe__register_after_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1512__ret_handle UNUSED  = 0;
        if (_DML_M_miss__bank_instrumentation_subscribe__register_after_write(_dev, connection, offset, size, after_write, user_data, &v1512__ret_handle))
        SIM_LOG_ERROR(_dev->miss._obj, 0, "Uncaught DML exception");
        handle = v1512__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_miss__bank_instrumentation_subscribe__register_before_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1513__ret_handle UNUSED  = 0;
        if (_DML_M_miss__bank_instrumentation_subscribe__register_before_read(_dev, connection, offset, size, before_read, user_data, &v1513__ret_handle))
        SIM_LOG_ERROR(_dev->miss._obj, 0, "Uncaught DML exception");
        handle = v1513__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_miss__bank_instrumentation_subscribe__register_before_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1514__ret_handle UNUSED  = 0;
        if (_DML_M_miss__bank_instrumentation_subscribe__register_before_write(_dev, connection, offset, size, before_write, user_data, &v1514__ret_handle))
        SIM_LOG_ERROR(_dev->miss._obj, 0, "Uncaught DML exception");
        handle = v1514__ret_handle;
    }
    return handle;
}

static void  _DML_IFACE_miss__bank_instrumentation_subscribe__remove_callback(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_miss__bank_instrumentation_subscribe__remove_callback(_dev, callback))
    SIM_LOG_ERROR(_dev->miss._obj, 0, "Uncaught DML exception");
}

static void  _DML_IFACE_miss__bank_instrumentation_subscribe__remove_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_miss__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, connection))
    SIM_LOG_ERROR(_dev->miss._obj, 0, "Uncaught DML exception");
}

static attr_value_t _DML_PIFACE_miss__instrumentation_order__get_connections(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t connections;
    memset((void *)&connections, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1517__ret_connections UNUSED ;
        memset((void *)&v1517__ret_connections, 0, sizeof(attr_value_t ));
        if (_DML_M_miss__instrumentation_order__get_connections(_dev, &v1517__ret_connections))
        SIM_LOG_ERROR(_dev->miss._obj, 0, "Uncaught DML exception");
        connections = v1517__ret_connections;
    }
    return connections;
}

static bool _DML_PIFACE_miss__instrumentation_order__move_before(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool success = 0;
    {
        bool v1518__ret_success UNUSED  = 0;
        if (_DML_M_miss__instrumentation_order__move_before(_dev, connection, before, &v1518__ret_success))
        SIM_LOG_ERROR(_dev->miss._obj, 0, "Uncaught DML exception");
        success = v1518__ret_success;
    }
    return success;
}

static attr_value_t _DML_IFACE_miss__instrumentation_order__get_connections(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t connections;
    memset((void *)&connections, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1519__ret_connections UNUSED ;
        memset((void *)&v1519__ret_connections, 0, sizeof(attr_value_t ));
        if (_DML_M_miss__instrumentation_order__get_connections(_dev, &v1519__ret_connections))
        SIM_LOG_ERROR(_dev->miss._obj, 0, "Uncaught DML exception");
        connections = v1519__ret_connections;
    }
    return connections;
}

static bool _DML_IFACE_miss__instrumentation_order__move_before(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool success = 0;
    {
        bool v1520__ret_success UNUSED  = 0;
        if (_DML_M_miss__instrumentation_order__move_before(_dev, connection, before, &v1520__ret_success))
        SIM_LOG_ERROR(_dev->miss._obj, 0, "Uncaught DML exception");
        success = v1520__ret_success;
    }
    return success;
}

static attr_value_t _DML_PIFACE_miss__int_register__all_registers(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t vals;
    memset((void *)&vals, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1521__ret_vals UNUSED ;
        memset((void *)&v1521__ret_vals, 0, sizeof(attr_value_t ));
        if (_DML_M_miss__int_register__all_registers(_dev, &v1521__ret_vals))
        SIM_LOG_ERROR(_dev->miss._obj, 0, "Uncaught DML exception");
        vals = v1521__ret_vals;
    }
    return vals;
}

static char const *_DML_PIFACE_miss__int_register__get_name(conf_object_t *_obj, int num)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    char const *name = NULL;
    {
        char const *v1522__ret_name UNUSED  = NULL;
        if (_DML_M_miss__int_register__get_name(_dev, num, &v1522__ret_name))
        SIM_LOG_ERROR(_dev->miss._obj, 0, "Uncaught DML exception");
        name = v1522__ret_name;
    }
    return name;
}

static int _DML_PIFACE_miss__int_register__get_number(conf_object_t *_obj, char const *name)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    int num = 0;
    {
        int v1523__ret_num UNUSED  = 0;
        if (_DML_M_miss__int_register__get_number(_dev, name, &v1523__ret_num))
        SIM_LOG_ERROR(_dev->miss._obj, 0, "Uncaught DML exception");
        num = v1523__ret_num;
    }
    return num;
}

static uint64 _DML_PIFACE_miss__int_register__read(conf_object_t *_obj, int num)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint64 val = 0;
    {
        uint64 v1524__ret_val UNUSED  = 0;
        if (_DML_M_miss__int_register__read(_dev, num, &v1524__ret_val))
        SIM_LOG_ERROR(_dev->miss._obj, 0, "Uncaught DML exception");
        val = v1524__ret_val;
    }
    return val;
}

static int _DML_PIFACE_miss__int_register__register_info(conf_object_t *_obj, int reg, ireg_info_t reqinfo)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    int info = 0;
    {
        int v1525__ret_info UNUSED  = 0;
        if (_DML_M_miss__int_register__register_info(_dev, reg, reqinfo, &v1525__ret_info))
        SIM_LOG_ERROR(_dev->miss._obj, 0, "Uncaught DML exception");
        info = v1525__ret_info;
    }
    return info;
}

static void  _DML_PIFACE_miss__int_register__write(conf_object_t *_obj, int num, uint64 val)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_miss__int_register__write(_dev, num, val))
    SIM_LOG_ERROR(_dev->miss._obj, 0, "Uncaught DML exception");
}

static attr_value_t _DML_IFACE_miss__int_register__all_registers(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t vals;
    memset((void *)&vals, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1527__ret_vals UNUSED ;
        memset((void *)&v1527__ret_vals, 0, sizeof(attr_value_t ));
        if (_DML_M_miss__int_register__all_registers(_dev, &v1527__ret_vals))
        SIM_LOG_ERROR(_dev->miss._obj, 0, "Uncaught DML exception");
        vals = v1527__ret_vals;
    }
    return vals;
}

static char const *_DML_IFACE_miss__int_register__get_name(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *name = NULL;
    {
        char const *v1528__ret_name UNUSED  = NULL;
        if (_DML_M_miss__int_register__get_name(_dev, num, &v1528__ret_name))
        SIM_LOG_ERROR(_dev->miss._obj, 0, "Uncaught DML exception");
        name = v1528__ret_name;
    }
    return name;
}

static int _DML_IFACE_miss__int_register__get_number(conf_object_t *_obj, char const *name)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int num = 0;
    {
        int v1529__ret_num UNUSED  = 0;
        if (_DML_M_miss__int_register__get_number(_dev, name, &v1529__ret_num))
        SIM_LOG_ERROR(_dev->miss._obj, 0, "Uncaught DML exception");
        num = v1529__ret_num;
    }
    return num;
}

static uint64 _DML_IFACE_miss__int_register__read(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v1530__ret_val UNUSED  = 0;
        if (_DML_M_miss__int_register__read(_dev, num, &v1530__ret_val))
        SIM_LOG_ERROR(_dev->miss._obj, 0, "Uncaught DML exception");
        val = v1530__ret_val;
    }
    return val;
}

static int _DML_IFACE_miss__int_register__register_info(conf_object_t *_obj, int reg, ireg_info_t reqinfo)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int info = 0;
    {
        int v1531__ret_info UNUSED  = 0;
        if (_DML_M_miss__int_register__register_info(_dev, reg, reqinfo, &v1531__ret_info))
        SIM_LOG_ERROR(_dev->miss._obj, 0, "Uncaught DML exception");
        info = v1531__ret_info;
    }
    return info;
}

static void  _DML_IFACE_miss__int_register__write(conf_object_t *_obj, int num, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_miss__int_register__write(_dev, num, val))
    SIM_LOG_ERROR(_dev->miss._obj, 0, "Uncaught DML exception");
}

static exception_type_t _DML_PIFACE_miss__io_memory__operation(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    exception_type_t ex = 0;
    {
        exception_type_t v1533__ret_ex UNUSED  = 0;
        if (_DML_M_miss__io_memory__operation(_dev, mem_op, map_info, &v1533__ret_ex))
        SIM_LOG_ERROR(_dev->miss._obj, 0, "Uncaught DML exception");
        ex = v1533__ret_ex;
    }
    return ex;
}

static exception_type_t _DML_IFACE_miss__io_memory__operation(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t ex = 0;
    {
        exception_type_t v1534__ret_ex UNUSED  = 0;
        if (_DML_M_miss__io_memory__operation(_dev, mem_op, map_info, &v1534__ret_ex))
        SIM_LOG_ERROR(_dev->miss._obj, 0, "Uncaught DML exception");
        ex = v1534__ret_ex;
    }
    return ex;
}

static bool _DML_PIFACE_miss__register_view__big_endian_bitorder(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool big_endian = 0;
    {
        bool v1535__ret_big_endian UNUSED  = 0;
        if (_DML_M_miss__register_view__big_endian_bitorder(_dev, &v1535__ret_big_endian))
        SIM_LOG_ERROR(_dev->miss._obj, 0, "Uncaught DML exception");
        big_endian = v1535__ret_big_endian;
    }
    return big_endian;
}

static char const *_DML_PIFACE_miss__register_view__description(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    char const *desc = NULL;
    {
        char const *v1536__ret_desc UNUSED  = NULL;
        if (_DML_M_miss__register_view__description(_dev, &v1536__ret_desc))
        SIM_LOG_ERROR(_dev->miss._obj, 0, "Uncaught DML exception");
        desc = v1536__ret_desc;
    }
    return desc;
}

static uint64 _DML_PIFACE_miss__register_view__get_register_value(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint64 val = 0;
    {
        uint64 v1537__ret_val UNUSED  = 0;
        if (_DML_M_miss__register_view__get_register_value(_dev, reg, &v1537__ret_val))
        SIM_LOG_ERROR(_dev->miss._obj, 0, "Uncaught DML exception");
        val = v1537__ret_val;
    }
    return val;
}

static uint32 _DML_PIFACE_miss__register_view__number_of_registers(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint32 num = 0;
    {
        uint32 v1538__ret_num UNUSED  = 0;
        if (_DML_M_miss__register_view__number_of_registers(_dev, &v1538__ret_num))
        SIM_LOG_ERROR(_dev->miss._obj, 0, "Uncaught DML exception");
        num = v1538__ret_num;
    }
    return num;
}

static attr_value_t _DML_PIFACE_miss__register_view__register_info(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1539__ret_info UNUSED ;
        memset((void *)&v1539__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_miss__register_view__register_info(_dev, reg, &v1539__ret_info))
        SIM_LOG_ERROR(_dev->miss._obj, 0, "Uncaught DML exception");
        info = v1539__ret_info;
    }
    return info;
}

static void  _DML_PIFACE_miss__register_view__set_register_value(conf_object_t *_obj, uint32 reg, uint64 val)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_miss__register_view__set_register_value(_dev, reg, val))
    SIM_LOG_ERROR(_dev->miss._obj, 0, "Uncaught DML exception");
}

static bool _DML_IFACE_miss__register_view__big_endian_bitorder(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool big_endian = 0;
    {
        bool v1541__ret_big_endian UNUSED  = 0;
        if (_DML_M_miss__register_view__big_endian_bitorder(_dev, &v1541__ret_big_endian))
        SIM_LOG_ERROR(_dev->miss._obj, 0, "Uncaught DML exception");
        big_endian = v1541__ret_big_endian;
    }
    return big_endian;
}

static char const *_DML_IFACE_miss__register_view__description(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *desc = NULL;
    {
        char const *v1542__ret_desc UNUSED  = NULL;
        if (_DML_M_miss__register_view__description(_dev, &v1542__ret_desc))
        SIM_LOG_ERROR(_dev->miss._obj, 0, "Uncaught DML exception");
        desc = v1542__ret_desc;
    }
    return desc;
}

static uint64 _DML_IFACE_miss__register_view__get_register_value(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v1543__ret_val UNUSED  = 0;
        if (_DML_M_miss__register_view__get_register_value(_dev, reg, &v1543__ret_val))
        SIM_LOG_ERROR(_dev->miss._obj, 0, "Uncaught DML exception");
        val = v1543__ret_val;
    }
    return val;
}

static uint32 _DML_IFACE_miss__register_view__number_of_registers(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 num = 0;
    {
        uint32 v1544__ret_num UNUSED  = 0;
        if (_DML_M_miss__register_view__number_of_registers(_dev, &v1544__ret_num))
        SIM_LOG_ERROR(_dev->miss._obj, 0, "Uncaught DML exception");
        num = v1544__ret_num;
    }
    return num;
}

static attr_value_t _DML_IFACE_miss__register_view__register_info(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1545__ret_info UNUSED ;
        memset((void *)&v1545__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_miss__register_view__register_info(_dev, reg, &v1545__ret_info))
        SIM_LOG_ERROR(_dev->miss._obj, 0, "Uncaught DML exception");
        info = v1545__ret_info;
    }
    return info;
}

static void  _DML_IFACE_miss__register_view__set_register_value(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_miss__register_view__set_register_value(_dev, reg, val))
    SIM_LOG_ERROR(_dev->miss._obj, 0, "Uncaught DML exception");
}

static attr_value_t _DML_PIFACE_miss__register_view_catalog__register_names(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1547__ret_ret UNUSED ;
        memset((void *)&v1547__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_miss__register_view_catalog__register_names(_dev, &v1547__ret_ret))
        SIM_LOG_ERROR(_dev->miss._obj, 0, "Uncaught DML exception");
        ret = v1547__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_PIFACE_miss__register_view_catalog__register_offsets(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1548__ret_ret UNUSED ;
        memset((void *)&v1548__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_miss__register_view_catalog__register_offsets(_dev, &v1548__ret_ret))
        SIM_LOG_ERROR(_dev->miss._obj, 0, "Uncaught DML exception");
        ret = v1548__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_miss__register_view_catalog__register_names(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1549__ret_ret UNUSED ;
        memset((void *)&v1549__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_miss__register_view_catalog__register_names(_dev, &v1549__ret_ret))
        SIM_LOG_ERROR(_dev->miss._obj, 0, "Uncaught DML exception");
        ret = v1549__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_miss__register_view_catalog__register_offsets(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1550__ret_ret UNUSED ;
        memset((void *)&v1550__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_miss__register_view_catalog__register_offsets(_dev, &v1550__ret_ret))
        SIM_LOG_ERROR(_dev->miss._obj, 0, "Uncaught DML exception");
        ret = v1550__ret_ret;
    }
    return ret;
}

static void  _DML_PIFACE_miss_access__bank_instrumentation_subscribe__disable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_miss_access__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, connection))
    SIM_LOG_ERROR(_dev->miss_access._obj, 0, "Uncaught DML exception");
}

static void  _DML_PIFACE_miss_access__bank_instrumentation_subscribe__enable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_miss_access__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, connection))
    SIM_LOG_ERROR(_dev->miss_access._obj, 0, "Uncaught DML exception");
}

static bank_callback_handle_t _DML_PIFACE_miss_access__bank_instrumentation_subscribe__register_after_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1553__ret_handle UNUSED  = 0;
        if (_DML_M_miss_access__bank_instrumentation_subscribe__register_after_read(_dev, connection, offset, size, after_read, user_data, &v1553__ret_handle))
        SIM_LOG_ERROR(_dev->miss_access._obj, 0, "Uncaught DML exception");
        handle = v1553__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_PIFACE_miss_access__bank_instrumentation_subscribe__register_after_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1554__ret_handle UNUSED  = 0;
        if (_DML_M_miss_access__bank_instrumentation_subscribe__register_after_write(_dev, connection, offset, size, after_write, user_data, &v1554__ret_handle))
        SIM_LOG_ERROR(_dev->miss_access._obj, 0, "Uncaught DML exception");
        handle = v1554__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_PIFACE_miss_access__bank_instrumentation_subscribe__register_before_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1555__ret_handle UNUSED  = 0;
        if (_DML_M_miss_access__bank_instrumentation_subscribe__register_before_read(_dev, connection, offset, size, before_read, user_data, &v1555__ret_handle))
        SIM_LOG_ERROR(_dev->miss_access._obj, 0, "Uncaught DML exception");
        handle = v1555__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_PIFACE_miss_access__bank_instrumentation_subscribe__register_before_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1556__ret_handle UNUSED  = 0;
        if (_DML_M_miss_access__bank_instrumentation_subscribe__register_before_write(_dev, connection, offset, size, before_write, user_data, &v1556__ret_handle))
        SIM_LOG_ERROR(_dev->miss_access._obj, 0, "Uncaught DML exception");
        handle = v1556__ret_handle;
    }
    return handle;
}

static void  _DML_PIFACE_miss_access__bank_instrumentation_subscribe__remove_callback(conf_object_t *_obj, bank_callback_handle_t callback)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_miss_access__bank_instrumentation_subscribe__remove_callback(_dev, callback))
    SIM_LOG_ERROR(_dev->miss_access._obj, 0, "Uncaught DML exception");
}

static void  _DML_PIFACE_miss_access__bank_instrumentation_subscribe__remove_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_miss_access__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, connection))
    SIM_LOG_ERROR(_dev->miss_access._obj, 0, "Uncaught DML exception");
}

static void  _DML_IFACE_miss_access__bank_instrumentation_subscribe__disable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_miss_access__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, connection))
    SIM_LOG_ERROR(_dev->miss_access._obj, 0, "Uncaught DML exception");
}

static void  _DML_IFACE_miss_access__bank_instrumentation_subscribe__enable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_miss_access__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, connection))
    SIM_LOG_ERROR(_dev->miss_access._obj, 0, "Uncaught DML exception");
}

static bank_callback_handle_t _DML_IFACE_miss_access__bank_instrumentation_subscribe__register_after_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1561__ret_handle UNUSED  = 0;
        if (_DML_M_miss_access__bank_instrumentation_subscribe__register_after_read(_dev, connection, offset, size, after_read, user_data, &v1561__ret_handle))
        SIM_LOG_ERROR(_dev->miss_access._obj, 0, "Uncaught DML exception");
        handle = v1561__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_miss_access__bank_instrumentation_subscribe__register_after_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1562__ret_handle UNUSED  = 0;
        if (_DML_M_miss_access__bank_instrumentation_subscribe__register_after_write(_dev, connection, offset, size, after_write, user_data, &v1562__ret_handle))
        SIM_LOG_ERROR(_dev->miss_access._obj, 0, "Uncaught DML exception");
        handle = v1562__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_miss_access__bank_instrumentation_subscribe__register_before_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1563__ret_handle UNUSED  = 0;
        if (_DML_M_miss_access__bank_instrumentation_subscribe__register_before_read(_dev, connection, offset, size, before_read, user_data, &v1563__ret_handle))
        SIM_LOG_ERROR(_dev->miss_access._obj, 0, "Uncaught DML exception");
        handle = v1563__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_miss_access__bank_instrumentation_subscribe__register_before_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1564__ret_handle UNUSED  = 0;
        if (_DML_M_miss_access__bank_instrumentation_subscribe__register_before_write(_dev, connection, offset, size, before_write, user_data, &v1564__ret_handle))
        SIM_LOG_ERROR(_dev->miss_access._obj, 0, "Uncaught DML exception");
        handle = v1564__ret_handle;
    }
    return handle;
}

static void  _DML_IFACE_miss_access__bank_instrumentation_subscribe__remove_callback(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_miss_access__bank_instrumentation_subscribe__remove_callback(_dev, callback))
    SIM_LOG_ERROR(_dev->miss_access._obj, 0, "Uncaught DML exception");
}

static void  _DML_IFACE_miss_access__bank_instrumentation_subscribe__remove_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_miss_access__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, connection))
    SIM_LOG_ERROR(_dev->miss_access._obj, 0, "Uncaught DML exception");
}

static attr_value_t _DML_PIFACE_miss_access__instrumentation_order__get_connections(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t connections;
    memset((void *)&connections, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1567__ret_connections UNUSED ;
        memset((void *)&v1567__ret_connections, 0, sizeof(attr_value_t ));
        if (_DML_M_miss_access__instrumentation_order__get_connections(_dev, &v1567__ret_connections))
        SIM_LOG_ERROR(_dev->miss_access._obj, 0, "Uncaught DML exception");
        connections = v1567__ret_connections;
    }
    return connections;
}

static bool _DML_PIFACE_miss_access__instrumentation_order__move_before(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool success = 0;
    {
        bool v1568__ret_success UNUSED  = 0;
        if (_DML_M_miss_access__instrumentation_order__move_before(_dev, connection, before, &v1568__ret_success))
        SIM_LOG_ERROR(_dev->miss_access._obj, 0, "Uncaught DML exception");
        success = v1568__ret_success;
    }
    return success;
}

static attr_value_t _DML_IFACE_miss_access__instrumentation_order__get_connections(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t connections;
    memset((void *)&connections, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1569__ret_connections UNUSED ;
        memset((void *)&v1569__ret_connections, 0, sizeof(attr_value_t ));
        if (_DML_M_miss_access__instrumentation_order__get_connections(_dev, &v1569__ret_connections))
        SIM_LOG_ERROR(_dev->miss_access._obj, 0, "Uncaught DML exception");
        connections = v1569__ret_connections;
    }
    return connections;
}

static bool _DML_IFACE_miss_access__instrumentation_order__move_before(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool success = 0;
    {
        bool v1570__ret_success UNUSED  = 0;
        if (_DML_M_miss_access__instrumentation_order__move_before(_dev, connection, before, &v1570__ret_success))
        SIM_LOG_ERROR(_dev->miss_access._obj, 0, "Uncaught DML exception");
        success = v1570__ret_success;
    }
    return success;
}

static attr_value_t _DML_PIFACE_miss_access__int_register__all_registers(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t vals;
    memset((void *)&vals, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1571__ret_vals UNUSED ;
        memset((void *)&v1571__ret_vals, 0, sizeof(attr_value_t ));
        if (_DML_M_miss_access__int_register__all_registers(_dev, &v1571__ret_vals))
        SIM_LOG_ERROR(_dev->miss_access._obj, 0, "Uncaught DML exception");
        vals = v1571__ret_vals;
    }
    return vals;
}

static char const *_DML_PIFACE_miss_access__int_register__get_name(conf_object_t *_obj, int num)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    char const *name = NULL;
    {
        char const *v1572__ret_name UNUSED  = NULL;
        if (_DML_M_miss_access__int_register__get_name(_dev, num, &v1572__ret_name))
        SIM_LOG_ERROR(_dev->miss_access._obj, 0, "Uncaught DML exception");
        name = v1572__ret_name;
    }
    return name;
}

static int _DML_PIFACE_miss_access__int_register__get_number(conf_object_t *_obj, char const *name)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    int num = 0;
    {
        int v1573__ret_num UNUSED  = 0;
        if (_DML_M_miss_access__int_register__get_number(_dev, name, &v1573__ret_num))
        SIM_LOG_ERROR(_dev->miss_access._obj, 0, "Uncaught DML exception");
        num = v1573__ret_num;
    }
    return num;
}

static uint64 _DML_PIFACE_miss_access__int_register__read(conf_object_t *_obj, int num)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint64 val = 0;
    {
        uint64 v1574__ret_val UNUSED  = 0;
        if (_DML_M_miss_access__int_register__read(_dev, num, &v1574__ret_val))
        SIM_LOG_ERROR(_dev->miss_access._obj, 0, "Uncaught DML exception");
        val = v1574__ret_val;
    }
    return val;
}

static int _DML_PIFACE_miss_access__int_register__register_info(conf_object_t *_obj, int reg, ireg_info_t reqinfo)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    int info = 0;
    {
        int v1575__ret_info UNUSED  = 0;
        if (_DML_M_miss_access__int_register__register_info(_dev, reg, reqinfo, &v1575__ret_info))
        SIM_LOG_ERROR(_dev->miss_access._obj, 0, "Uncaught DML exception");
        info = v1575__ret_info;
    }
    return info;
}

static void  _DML_PIFACE_miss_access__int_register__write(conf_object_t *_obj, int num, uint64 val)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_miss_access__int_register__write(_dev, num, val))
    SIM_LOG_ERROR(_dev->miss_access._obj, 0, "Uncaught DML exception");
}

static attr_value_t _DML_IFACE_miss_access__int_register__all_registers(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t vals;
    memset((void *)&vals, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1577__ret_vals UNUSED ;
        memset((void *)&v1577__ret_vals, 0, sizeof(attr_value_t ));
        if (_DML_M_miss_access__int_register__all_registers(_dev, &v1577__ret_vals))
        SIM_LOG_ERROR(_dev->miss_access._obj, 0, "Uncaught DML exception");
        vals = v1577__ret_vals;
    }
    return vals;
}

static char const *_DML_IFACE_miss_access__int_register__get_name(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *name = NULL;
    {
        char const *v1578__ret_name UNUSED  = NULL;
        if (_DML_M_miss_access__int_register__get_name(_dev, num, &v1578__ret_name))
        SIM_LOG_ERROR(_dev->miss_access._obj, 0, "Uncaught DML exception");
        name = v1578__ret_name;
    }
    return name;
}

static int _DML_IFACE_miss_access__int_register__get_number(conf_object_t *_obj, char const *name)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int num = 0;
    {
        int v1579__ret_num UNUSED  = 0;
        if (_DML_M_miss_access__int_register__get_number(_dev, name, &v1579__ret_num))
        SIM_LOG_ERROR(_dev->miss_access._obj, 0, "Uncaught DML exception");
        num = v1579__ret_num;
    }
    return num;
}

static uint64 _DML_IFACE_miss_access__int_register__read(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v1580__ret_val UNUSED  = 0;
        if (_DML_M_miss_access__int_register__read(_dev, num, &v1580__ret_val))
        SIM_LOG_ERROR(_dev->miss_access._obj, 0, "Uncaught DML exception");
        val = v1580__ret_val;
    }
    return val;
}

static int _DML_IFACE_miss_access__int_register__register_info(conf_object_t *_obj, int reg, ireg_info_t reqinfo)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int info = 0;
    {
        int v1581__ret_info UNUSED  = 0;
        if (_DML_M_miss_access__int_register__register_info(_dev, reg, reqinfo, &v1581__ret_info))
        SIM_LOG_ERROR(_dev->miss_access._obj, 0, "Uncaught DML exception");
        info = v1581__ret_info;
    }
    return info;
}

static void  _DML_IFACE_miss_access__int_register__write(conf_object_t *_obj, int num, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_miss_access__int_register__write(_dev, num, val))
    SIM_LOG_ERROR(_dev->miss_access._obj, 0, "Uncaught DML exception");
}

static exception_type_t _DML_PIFACE_miss_access__io_memory__operation(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    exception_type_t ex = 0;
    {
        exception_type_t v1583__ret_ex UNUSED  = 0;
        if (_DML_M_miss_access__io_memory__operation(_dev, mem_op, map_info, &v1583__ret_ex))
        SIM_LOG_ERROR(_dev->miss_access._obj, 0, "Uncaught DML exception");
        ex = v1583__ret_ex;
    }
    return ex;
}

static exception_type_t _DML_IFACE_miss_access__io_memory__operation(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t ex = 0;
    {
        exception_type_t v1584__ret_ex UNUSED  = 0;
        if (_DML_M_miss_access__io_memory__operation(_dev, mem_op, map_info, &v1584__ret_ex))
        SIM_LOG_ERROR(_dev->miss_access._obj, 0, "Uncaught DML exception");
        ex = v1584__ret_ex;
    }
    return ex;
}

static bool _DML_PIFACE_miss_access__register_view__big_endian_bitorder(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool big_endian = 0;
    {
        bool v1585__ret_big_endian UNUSED  = 0;
        if (_DML_M_miss_access__register_view__big_endian_bitorder(_dev, &v1585__ret_big_endian))
        SIM_LOG_ERROR(_dev->miss_access._obj, 0, "Uncaught DML exception");
        big_endian = v1585__ret_big_endian;
    }
    return big_endian;
}

static char const *_DML_PIFACE_miss_access__register_view__description(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    char const *desc = NULL;
    {
        char const *v1586__ret_desc UNUSED  = NULL;
        if (_DML_M_miss_access__register_view__description(_dev, &v1586__ret_desc))
        SIM_LOG_ERROR(_dev->miss_access._obj, 0, "Uncaught DML exception");
        desc = v1586__ret_desc;
    }
    return desc;
}

static uint64 _DML_PIFACE_miss_access__register_view__get_register_value(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint64 val = 0;
    {
        uint64 v1587__ret_val UNUSED  = 0;
        if (_DML_M_miss_access__register_view__get_register_value(_dev, reg, &v1587__ret_val))
        SIM_LOG_ERROR(_dev->miss_access._obj, 0, "Uncaught DML exception");
        val = v1587__ret_val;
    }
    return val;
}

static uint32 _DML_PIFACE_miss_access__register_view__number_of_registers(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint32 num = 0;
    {
        uint32 v1588__ret_num UNUSED  = 0;
        if (_DML_M_miss_access__register_view__number_of_registers(_dev, &v1588__ret_num))
        SIM_LOG_ERROR(_dev->miss_access._obj, 0, "Uncaught DML exception");
        num = v1588__ret_num;
    }
    return num;
}

static attr_value_t _DML_PIFACE_miss_access__register_view__register_info(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1589__ret_info UNUSED ;
        memset((void *)&v1589__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_miss_access__register_view__register_info(_dev, reg, &v1589__ret_info))
        SIM_LOG_ERROR(_dev->miss_access._obj, 0, "Uncaught DML exception");
        info = v1589__ret_info;
    }
    return info;
}

static void  _DML_PIFACE_miss_access__register_view__set_register_value(conf_object_t *_obj, uint32 reg, uint64 val)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_miss_access__register_view__set_register_value(_dev, reg, val))
    SIM_LOG_ERROR(_dev->miss_access._obj, 0, "Uncaught DML exception");
}

static bool _DML_IFACE_miss_access__register_view__big_endian_bitorder(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool big_endian = 0;
    {
        bool v1591__ret_big_endian UNUSED  = 0;
        if (_DML_M_miss_access__register_view__big_endian_bitorder(_dev, &v1591__ret_big_endian))
        SIM_LOG_ERROR(_dev->miss_access._obj, 0, "Uncaught DML exception");
        big_endian = v1591__ret_big_endian;
    }
    return big_endian;
}

static char const *_DML_IFACE_miss_access__register_view__description(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *desc = NULL;
    {
        char const *v1592__ret_desc UNUSED  = NULL;
        if (_DML_M_miss_access__register_view__description(_dev, &v1592__ret_desc))
        SIM_LOG_ERROR(_dev->miss_access._obj, 0, "Uncaught DML exception");
        desc = v1592__ret_desc;
    }
    return desc;
}

static uint64 _DML_IFACE_miss_access__register_view__get_register_value(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v1593__ret_val UNUSED  = 0;
        if (_DML_M_miss_access__register_view__get_register_value(_dev, reg, &v1593__ret_val))
        SIM_LOG_ERROR(_dev->miss_access._obj, 0, "Uncaught DML exception");
        val = v1593__ret_val;
    }
    return val;
}

static uint32 _DML_IFACE_miss_access__register_view__number_of_registers(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 num = 0;
    {
        uint32 v1594__ret_num UNUSED  = 0;
        if (_DML_M_miss_access__register_view__number_of_registers(_dev, &v1594__ret_num))
        SIM_LOG_ERROR(_dev->miss_access._obj, 0, "Uncaught DML exception");
        num = v1594__ret_num;
    }
    return num;
}

static attr_value_t _DML_IFACE_miss_access__register_view__register_info(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1595__ret_info UNUSED ;
        memset((void *)&v1595__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_miss_access__register_view__register_info(_dev, reg, &v1595__ret_info))
        SIM_LOG_ERROR(_dev->miss_access._obj, 0, "Uncaught DML exception");
        info = v1595__ret_info;
    }
    return info;
}

static void  _DML_IFACE_miss_access__register_view__set_register_value(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_miss_access__register_view__set_register_value(_dev, reg, val))
    SIM_LOG_ERROR(_dev->miss_access._obj, 0, "Uncaught DML exception");
}

static attr_value_t _DML_PIFACE_miss_access__register_view_catalog__register_names(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1597__ret_ret UNUSED ;
        memset((void *)&v1597__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_miss_access__register_view_catalog__register_names(_dev, &v1597__ret_ret))
        SIM_LOG_ERROR(_dev->miss_access._obj, 0, "Uncaught DML exception");
        ret = v1597__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_PIFACE_miss_access__register_view_catalog__register_offsets(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1598__ret_ret UNUSED ;
        memset((void *)&v1598__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_miss_access__register_view_catalog__register_offsets(_dev, &v1598__ret_ret))
        SIM_LOG_ERROR(_dev->miss_access._obj, 0, "Uncaught DML exception");
        ret = v1598__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_miss_access__register_view_catalog__register_names(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1599__ret_ret UNUSED ;
        memset((void *)&v1599__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_miss_access__register_view_catalog__register_names(_dev, &v1599__ret_ret))
        SIM_LOG_ERROR(_dev->miss_access._obj, 0, "Uncaught DML exception");
        ret = v1599__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_miss_access__register_view_catalog__register_offsets(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1600__ret_ret UNUSED ;
        memset((void *)&v1600__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_miss_access__register_view_catalog__register_offsets(_dev, &v1600__ret_ret))
        SIM_LOG_ERROR(_dev->miss_access._obj, 0, "Uncaught DML exception");
        ret = v1600__ret_ret;
    }
    return ret;
}

static void  _DML_PIFACE_read_access_memop__bank_instrumentation_subscribe__disable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_read_access_memop__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, connection))
    SIM_LOG_ERROR(_dev->read_access_memop._obj, 0, "Uncaught DML exception");
}

static void  _DML_PIFACE_read_access_memop__bank_instrumentation_subscribe__enable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_read_access_memop__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, connection))
    SIM_LOG_ERROR(_dev->read_access_memop._obj, 0, "Uncaught DML exception");
}

static bank_callback_handle_t _DML_PIFACE_read_access_memop__bank_instrumentation_subscribe__register_after_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1603__ret_handle UNUSED  = 0;
        if (_DML_M_read_access_memop__bank_instrumentation_subscribe__register_after_read(_dev, connection, offset, size, after_read, user_data, &v1603__ret_handle))
        SIM_LOG_ERROR(_dev->read_access_memop._obj, 0, "Uncaught DML exception");
        handle = v1603__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_PIFACE_read_access_memop__bank_instrumentation_subscribe__register_after_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1604__ret_handle UNUSED  = 0;
        if (_DML_M_read_access_memop__bank_instrumentation_subscribe__register_after_write(_dev, connection, offset, size, after_write, user_data, &v1604__ret_handle))
        SIM_LOG_ERROR(_dev->read_access_memop._obj, 0, "Uncaught DML exception");
        handle = v1604__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_PIFACE_read_access_memop__bank_instrumentation_subscribe__register_before_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1605__ret_handle UNUSED  = 0;
        if (_DML_M_read_access_memop__bank_instrumentation_subscribe__register_before_read(_dev, connection, offset, size, before_read, user_data, &v1605__ret_handle))
        SIM_LOG_ERROR(_dev->read_access_memop._obj, 0, "Uncaught DML exception");
        handle = v1605__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_PIFACE_read_access_memop__bank_instrumentation_subscribe__register_before_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1606__ret_handle UNUSED  = 0;
        if (_DML_M_read_access_memop__bank_instrumentation_subscribe__register_before_write(_dev, connection, offset, size, before_write, user_data, &v1606__ret_handle))
        SIM_LOG_ERROR(_dev->read_access_memop._obj, 0, "Uncaught DML exception");
        handle = v1606__ret_handle;
    }
    return handle;
}

static void  _DML_PIFACE_read_access_memop__bank_instrumentation_subscribe__remove_callback(conf_object_t *_obj, bank_callback_handle_t callback)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_read_access_memop__bank_instrumentation_subscribe__remove_callback(_dev, callback))
    SIM_LOG_ERROR(_dev->read_access_memop._obj, 0, "Uncaught DML exception");
}

static void  _DML_PIFACE_read_access_memop__bank_instrumentation_subscribe__remove_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_read_access_memop__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, connection))
    SIM_LOG_ERROR(_dev->read_access_memop._obj, 0, "Uncaught DML exception");
}

static void  _DML_IFACE_read_access_memop__bank_instrumentation_subscribe__disable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_read_access_memop__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, connection))
    SIM_LOG_ERROR(_dev->read_access_memop._obj, 0, "Uncaught DML exception");
}

static void  _DML_IFACE_read_access_memop__bank_instrumentation_subscribe__enable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_read_access_memop__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, connection))
    SIM_LOG_ERROR(_dev->read_access_memop._obj, 0, "Uncaught DML exception");
}

static bank_callback_handle_t _DML_IFACE_read_access_memop__bank_instrumentation_subscribe__register_after_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1611__ret_handle UNUSED  = 0;
        if (_DML_M_read_access_memop__bank_instrumentation_subscribe__register_after_read(_dev, connection, offset, size, after_read, user_data, &v1611__ret_handle))
        SIM_LOG_ERROR(_dev->read_access_memop._obj, 0, "Uncaught DML exception");
        handle = v1611__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_read_access_memop__bank_instrumentation_subscribe__register_after_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1612__ret_handle UNUSED  = 0;
        if (_DML_M_read_access_memop__bank_instrumentation_subscribe__register_after_write(_dev, connection, offset, size, after_write, user_data, &v1612__ret_handle))
        SIM_LOG_ERROR(_dev->read_access_memop._obj, 0, "Uncaught DML exception");
        handle = v1612__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_read_access_memop__bank_instrumentation_subscribe__register_before_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1613__ret_handle UNUSED  = 0;
        if (_DML_M_read_access_memop__bank_instrumentation_subscribe__register_before_read(_dev, connection, offset, size, before_read, user_data, &v1613__ret_handle))
        SIM_LOG_ERROR(_dev->read_access_memop._obj, 0, "Uncaught DML exception");
        handle = v1613__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_read_access_memop__bank_instrumentation_subscribe__register_before_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1614__ret_handle UNUSED  = 0;
        if (_DML_M_read_access_memop__bank_instrumentation_subscribe__register_before_write(_dev, connection, offset, size, before_write, user_data, &v1614__ret_handle))
        SIM_LOG_ERROR(_dev->read_access_memop._obj, 0, "Uncaught DML exception");
        handle = v1614__ret_handle;
    }
    return handle;
}

static void  _DML_IFACE_read_access_memop__bank_instrumentation_subscribe__remove_callback(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_read_access_memop__bank_instrumentation_subscribe__remove_callback(_dev, callback))
    SIM_LOG_ERROR(_dev->read_access_memop._obj, 0, "Uncaught DML exception");
}

static void  _DML_IFACE_read_access_memop__bank_instrumentation_subscribe__remove_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_read_access_memop__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, connection))
    SIM_LOG_ERROR(_dev->read_access_memop._obj, 0, "Uncaught DML exception");
}

static attr_value_t _DML_PIFACE_read_access_memop__instrumentation_order__get_connections(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t connections;
    memset((void *)&connections, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1617__ret_connections UNUSED ;
        memset((void *)&v1617__ret_connections, 0, sizeof(attr_value_t ));
        if (_DML_M_read_access_memop__instrumentation_order__get_connections(_dev, &v1617__ret_connections))
        SIM_LOG_ERROR(_dev->read_access_memop._obj, 0, "Uncaught DML exception");
        connections = v1617__ret_connections;
    }
    return connections;
}

static bool _DML_PIFACE_read_access_memop__instrumentation_order__move_before(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool success = 0;
    {
        bool v1618__ret_success UNUSED  = 0;
        if (_DML_M_read_access_memop__instrumentation_order__move_before(_dev, connection, before, &v1618__ret_success))
        SIM_LOG_ERROR(_dev->read_access_memop._obj, 0, "Uncaught DML exception");
        success = v1618__ret_success;
    }
    return success;
}

static attr_value_t _DML_IFACE_read_access_memop__instrumentation_order__get_connections(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t connections;
    memset((void *)&connections, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1619__ret_connections UNUSED ;
        memset((void *)&v1619__ret_connections, 0, sizeof(attr_value_t ));
        if (_DML_M_read_access_memop__instrumentation_order__get_connections(_dev, &v1619__ret_connections))
        SIM_LOG_ERROR(_dev->read_access_memop._obj, 0, "Uncaught DML exception");
        connections = v1619__ret_connections;
    }
    return connections;
}

static bool _DML_IFACE_read_access_memop__instrumentation_order__move_before(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool success = 0;
    {
        bool v1620__ret_success UNUSED  = 0;
        if (_DML_M_read_access_memop__instrumentation_order__move_before(_dev, connection, before, &v1620__ret_success))
        SIM_LOG_ERROR(_dev->read_access_memop._obj, 0, "Uncaught DML exception");
        success = v1620__ret_success;
    }
    return success;
}

static attr_value_t _DML_PIFACE_read_access_memop__int_register__all_registers(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t vals;
    memset((void *)&vals, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1621__ret_vals UNUSED ;
        memset((void *)&v1621__ret_vals, 0, sizeof(attr_value_t ));
        if (_DML_M_read_access_memop__int_register__all_registers(_dev, &v1621__ret_vals))
        SIM_LOG_ERROR(_dev->read_access_memop._obj, 0, "Uncaught DML exception");
        vals = v1621__ret_vals;
    }
    return vals;
}

static char const *_DML_PIFACE_read_access_memop__int_register__get_name(conf_object_t *_obj, int num)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    char const *name = NULL;
    {
        char const *v1622__ret_name UNUSED  = NULL;
        if (_DML_M_read_access_memop__int_register__get_name(_dev, num, &v1622__ret_name))
        SIM_LOG_ERROR(_dev->read_access_memop._obj, 0, "Uncaught DML exception");
        name = v1622__ret_name;
    }
    return name;
}

static int _DML_PIFACE_read_access_memop__int_register__get_number(conf_object_t *_obj, char const *name)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    int num = 0;
    {
        int v1623__ret_num UNUSED  = 0;
        if (_DML_M_read_access_memop__int_register__get_number(_dev, name, &v1623__ret_num))
        SIM_LOG_ERROR(_dev->read_access_memop._obj, 0, "Uncaught DML exception");
        num = v1623__ret_num;
    }
    return num;
}

static uint64 _DML_PIFACE_read_access_memop__int_register__read(conf_object_t *_obj, int num)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint64 val = 0;
    {
        uint64 v1624__ret_val UNUSED  = 0;
        if (_DML_M_read_access_memop__int_register__read(_dev, num, &v1624__ret_val))
        SIM_LOG_ERROR(_dev->read_access_memop._obj, 0, "Uncaught DML exception");
        val = v1624__ret_val;
    }
    return val;
}

static int _DML_PIFACE_read_access_memop__int_register__register_info(conf_object_t *_obj, int reg, ireg_info_t reqinfo)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    int info = 0;
    {
        int v1625__ret_info UNUSED  = 0;
        if (_DML_M_read_access_memop__int_register__register_info(_dev, reg, reqinfo, &v1625__ret_info))
        SIM_LOG_ERROR(_dev->read_access_memop._obj, 0, "Uncaught DML exception");
        info = v1625__ret_info;
    }
    return info;
}

static void  _DML_PIFACE_read_access_memop__int_register__write(conf_object_t *_obj, int num, uint64 val)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_read_access_memop__int_register__write(_dev, num, val))
    SIM_LOG_ERROR(_dev->read_access_memop._obj, 0, "Uncaught DML exception");
}

static attr_value_t _DML_IFACE_read_access_memop__int_register__all_registers(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t vals;
    memset((void *)&vals, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1627__ret_vals UNUSED ;
        memset((void *)&v1627__ret_vals, 0, sizeof(attr_value_t ));
        if (_DML_M_read_access_memop__int_register__all_registers(_dev, &v1627__ret_vals))
        SIM_LOG_ERROR(_dev->read_access_memop._obj, 0, "Uncaught DML exception");
        vals = v1627__ret_vals;
    }
    return vals;
}

static char const *_DML_IFACE_read_access_memop__int_register__get_name(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *name = NULL;
    {
        char const *v1628__ret_name UNUSED  = NULL;
        if (_DML_M_read_access_memop__int_register__get_name(_dev, num, &v1628__ret_name))
        SIM_LOG_ERROR(_dev->read_access_memop._obj, 0, "Uncaught DML exception");
        name = v1628__ret_name;
    }
    return name;
}

static int _DML_IFACE_read_access_memop__int_register__get_number(conf_object_t *_obj, char const *name)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int num = 0;
    {
        int v1629__ret_num UNUSED  = 0;
        if (_DML_M_read_access_memop__int_register__get_number(_dev, name, &v1629__ret_num))
        SIM_LOG_ERROR(_dev->read_access_memop._obj, 0, "Uncaught DML exception");
        num = v1629__ret_num;
    }
    return num;
}

static uint64 _DML_IFACE_read_access_memop__int_register__read(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v1630__ret_val UNUSED  = 0;
        if (_DML_M_read_access_memop__int_register__read(_dev, num, &v1630__ret_val))
        SIM_LOG_ERROR(_dev->read_access_memop._obj, 0, "Uncaught DML exception");
        val = v1630__ret_val;
    }
    return val;
}

static int _DML_IFACE_read_access_memop__int_register__register_info(conf_object_t *_obj, int reg, ireg_info_t reqinfo)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int info = 0;
    {
        int v1631__ret_info UNUSED  = 0;
        if (_DML_M_read_access_memop__int_register__register_info(_dev, reg, reqinfo, &v1631__ret_info))
        SIM_LOG_ERROR(_dev->read_access_memop._obj, 0, "Uncaught DML exception");
        info = v1631__ret_info;
    }
    return info;
}

static void  _DML_IFACE_read_access_memop__int_register__write(conf_object_t *_obj, int num, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_read_access_memop__int_register__write(_dev, num, val))
    SIM_LOG_ERROR(_dev->read_access_memop._obj, 0, "Uncaught DML exception");
}

static exception_type_t _DML_PIFACE_read_access_memop__io_memory__operation(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    exception_type_t ex = 0;
    {
        exception_type_t v1633__ret_ex UNUSED  = 0;
        if (_DML_M_read_access_memop__io_memory__operation(_dev, mem_op, map_info, &v1633__ret_ex))
        SIM_LOG_ERROR(_dev->read_access_memop._obj, 0, "Uncaught DML exception");
        ex = v1633__ret_ex;
    }
    return ex;
}

static exception_type_t _DML_IFACE_read_access_memop__io_memory__operation(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t ex = 0;
    {
        exception_type_t v1634__ret_ex UNUSED  = 0;
        if (_DML_M_read_access_memop__io_memory__operation(_dev, mem_op, map_info, &v1634__ret_ex))
        SIM_LOG_ERROR(_dev->read_access_memop._obj, 0, "Uncaught DML exception");
        ex = v1634__ret_ex;
    }
    return ex;
}

static bool _DML_PIFACE_read_access_memop__register_view__big_endian_bitorder(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool big_endian = 0;
    {
        bool v1635__ret_big_endian UNUSED  = 0;
        if (_DML_M_read_access_memop__register_view__big_endian_bitorder(_dev, &v1635__ret_big_endian))
        SIM_LOG_ERROR(_dev->read_access_memop._obj, 0, "Uncaught DML exception");
        big_endian = v1635__ret_big_endian;
    }
    return big_endian;
}

static char const *_DML_PIFACE_read_access_memop__register_view__description(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    char const *desc = NULL;
    {
        char const *v1636__ret_desc UNUSED  = NULL;
        if (_DML_M_read_access_memop__register_view__description(_dev, &v1636__ret_desc))
        SIM_LOG_ERROR(_dev->read_access_memop._obj, 0, "Uncaught DML exception");
        desc = v1636__ret_desc;
    }
    return desc;
}

static uint64 _DML_PIFACE_read_access_memop__register_view__get_register_value(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint64 val = 0;
    {
        uint64 v1637__ret_val UNUSED  = 0;
        if (_DML_M_read_access_memop__register_view__get_register_value(_dev, reg, &v1637__ret_val))
        SIM_LOG_ERROR(_dev->read_access_memop._obj, 0, "Uncaught DML exception");
        val = v1637__ret_val;
    }
    return val;
}

static uint32 _DML_PIFACE_read_access_memop__register_view__number_of_registers(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint32 num = 0;
    {
        uint32 v1638__ret_num UNUSED  = 0;
        if (_DML_M_read_access_memop__register_view__number_of_registers(_dev, &v1638__ret_num))
        SIM_LOG_ERROR(_dev->read_access_memop._obj, 0, "Uncaught DML exception");
        num = v1638__ret_num;
    }
    return num;
}

static attr_value_t _DML_PIFACE_read_access_memop__register_view__register_info(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1639__ret_info UNUSED ;
        memset((void *)&v1639__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_read_access_memop__register_view__register_info(_dev, reg, &v1639__ret_info))
        SIM_LOG_ERROR(_dev->read_access_memop._obj, 0, "Uncaught DML exception");
        info = v1639__ret_info;
    }
    return info;
}

static void  _DML_PIFACE_read_access_memop__register_view__set_register_value(conf_object_t *_obj, uint32 reg, uint64 val)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_read_access_memop__register_view__set_register_value(_dev, reg, val))
    SIM_LOG_ERROR(_dev->read_access_memop._obj, 0, "Uncaught DML exception");
}

static bool _DML_IFACE_read_access_memop__register_view__big_endian_bitorder(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool big_endian = 0;
    {
        bool v1641__ret_big_endian UNUSED  = 0;
        if (_DML_M_read_access_memop__register_view__big_endian_bitorder(_dev, &v1641__ret_big_endian))
        SIM_LOG_ERROR(_dev->read_access_memop._obj, 0, "Uncaught DML exception");
        big_endian = v1641__ret_big_endian;
    }
    return big_endian;
}

static char const *_DML_IFACE_read_access_memop__register_view__description(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *desc = NULL;
    {
        char const *v1642__ret_desc UNUSED  = NULL;
        if (_DML_M_read_access_memop__register_view__description(_dev, &v1642__ret_desc))
        SIM_LOG_ERROR(_dev->read_access_memop._obj, 0, "Uncaught DML exception");
        desc = v1642__ret_desc;
    }
    return desc;
}

static uint64 _DML_IFACE_read_access_memop__register_view__get_register_value(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v1643__ret_val UNUSED  = 0;
        if (_DML_M_read_access_memop__register_view__get_register_value(_dev, reg, &v1643__ret_val))
        SIM_LOG_ERROR(_dev->read_access_memop._obj, 0, "Uncaught DML exception");
        val = v1643__ret_val;
    }
    return val;
}

static uint32 _DML_IFACE_read_access_memop__register_view__number_of_registers(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 num = 0;
    {
        uint32 v1644__ret_num UNUSED  = 0;
        if (_DML_M_read_access_memop__register_view__number_of_registers(_dev, &v1644__ret_num))
        SIM_LOG_ERROR(_dev->read_access_memop._obj, 0, "Uncaught DML exception");
        num = v1644__ret_num;
    }
    return num;
}

static attr_value_t _DML_IFACE_read_access_memop__register_view__register_info(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1645__ret_info UNUSED ;
        memset((void *)&v1645__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_read_access_memop__register_view__register_info(_dev, reg, &v1645__ret_info))
        SIM_LOG_ERROR(_dev->read_access_memop._obj, 0, "Uncaught DML exception");
        info = v1645__ret_info;
    }
    return info;
}

static void  _DML_IFACE_read_access_memop__register_view__set_register_value(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_read_access_memop__register_view__set_register_value(_dev, reg, val))
    SIM_LOG_ERROR(_dev->read_access_memop._obj, 0, "Uncaught DML exception");
}

static attr_value_t _DML_PIFACE_read_access_memop__register_view_catalog__register_names(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1647__ret_ret UNUSED ;
        memset((void *)&v1647__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_read_access_memop__register_view_catalog__register_names(_dev, &v1647__ret_ret))
        SIM_LOG_ERROR(_dev->read_access_memop._obj, 0, "Uncaught DML exception");
        ret = v1647__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_PIFACE_read_access_memop__register_view_catalog__register_offsets(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1648__ret_ret UNUSED ;
        memset((void *)&v1648__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_read_access_memop__register_view_catalog__register_offsets(_dev, &v1648__ret_ret))
        SIM_LOG_ERROR(_dev->read_access_memop._obj, 0, "Uncaught DML exception");
        ret = v1648__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_read_access_memop__register_view_catalog__register_names(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1649__ret_ret UNUSED ;
        memset((void *)&v1649__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_read_access_memop__register_view_catalog__register_names(_dev, &v1649__ret_ret))
        SIM_LOG_ERROR(_dev->read_access_memop._obj, 0, "Uncaught DML exception");
        ret = v1649__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_read_access_memop__register_view_catalog__register_offsets(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1650__ret_ret UNUSED ;
        memset((void *)&v1650__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_read_access_memop__register_view_catalog__register_offsets(_dev, &v1650__ret_ret))
        SIM_LOG_ERROR(_dev->read_access_memop._obj, 0, "Uncaught DML exception");
        ret = v1650__ret_ret;
    }
    return ret;
}

static void  _DML_PIFACE_rw_access__bank_instrumentation_subscribe__disable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_rw_access__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, connection))
    SIM_LOG_ERROR(_dev->rw_access._obj, 0, "Uncaught DML exception");
}

static void  _DML_PIFACE_rw_access__bank_instrumentation_subscribe__enable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_rw_access__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, connection))
    SIM_LOG_ERROR(_dev->rw_access._obj, 0, "Uncaught DML exception");
}

static bank_callback_handle_t _DML_PIFACE_rw_access__bank_instrumentation_subscribe__register_after_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1653__ret_handle UNUSED  = 0;
        if (_DML_M_rw_access__bank_instrumentation_subscribe__register_after_read(_dev, connection, offset, size, after_read, user_data, &v1653__ret_handle))
        SIM_LOG_ERROR(_dev->rw_access._obj, 0, "Uncaught DML exception");
        handle = v1653__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_PIFACE_rw_access__bank_instrumentation_subscribe__register_after_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1654__ret_handle UNUSED  = 0;
        if (_DML_M_rw_access__bank_instrumentation_subscribe__register_after_write(_dev, connection, offset, size, after_write, user_data, &v1654__ret_handle))
        SIM_LOG_ERROR(_dev->rw_access._obj, 0, "Uncaught DML exception");
        handle = v1654__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_PIFACE_rw_access__bank_instrumentation_subscribe__register_before_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1655__ret_handle UNUSED  = 0;
        if (_DML_M_rw_access__bank_instrumentation_subscribe__register_before_read(_dev, connection, offset, size, before_read, user_data, &v1655__ret_handle))
        SIM_LOG_ERROR(_dev->rw_access._obj, 0, "Uncaught DML exception");
        handle = v1655__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_PIFACE_rw_access__bank_instrumentation_subscribe__register_before_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1656__ret_handle UNUSED  = 0;
        if (_DML_M_rw_access__bank_instrumentation_subscribe__register_before_write(_dev, connection, offset, size, before_write, user_data, &v1656__ret_handle))
        SIM_LOG_ERROR(_dev->rw_access._obj, 0, "Uncaught DML exception");
        handle = v1656__ret_handle;
    }
    return handle;
}

static void  _DML_PIFACE_rw_access__bank_instrumentation_subscribe__remove_callback(conf_object_t *_obj, bank_callback_handle_t callback)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_rw_access__bank_instrumentation_subscribe__remove_callback(_dev, callback))
    SIM_LOG_ERROR(_dev->rw_access._obj, 0, "Uncaught DML exception");
}

static void  _DML_PIFACE_rw_access__bank_instrumentation_subscribe__remove_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_rw_access__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, connection))
    SIM_LOG_ERROR(_dev->rw_access._obj, 0, "Uncaught DML exception");
}

static void  _DML_IFACE_rw_access__bank_instrumentation_subscribe__disable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_rw_access__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, connection))
    SIM_LOG_ERROR(_dev->rw_access._obj, 0, "Uncaught DML exception");
}

static void  _DML_IFACE_rw_access__bank_instrumentation_subscribe__enable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_rw_access__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, connection))
    SIM_LOG_ERROR(_dev->rw_access._obj, 0, "Uncaught DML exception");
}

static bank_callback_handle_t _DML_IFACE_rw_access__bank_instrumentation_subscribe__register_after_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1661__ret_handle UNUSED  = 0;
        if (_DML_M_rw_access__bank_instrumentation_subscribe__register_after_read(_dev, connection, offset, size, after_read, user_data, &v1661__ret_handle))
        SIM_LOG_ERROR(_dev->rw_access._obj, 0, "Uncaught DML exception");
        handle = v1661__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_rw_access__bank_instrumentation_subscribe__register_after_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1662__ret_handle UNUSED  = 0;
        if (_DML_M_rw_access__bank_instrumentation_subscribe__register_after_write(_dev, connection, offset, size, after_write, user_data, &v1662__ret_handle))
        SIM_LOG_ERROR(_dev->rw_access._obj, 0, "Uncaught DML exception");
        handle = v1662__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_rw_access__bank_instrumentation_subscribe__register_before_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1663__ret_handle UNUSED  = 0;
        if (_DML_M_rw_access__bank_instrumentation_subscribe__register_before_read(_dev, connection, offset, size, before_read, user_data, &v1663__ret_handle))
        SIM_LOG_ERROR(_dev->rw_access._obj, 0, "Uncaught DML exception");
        handle = v1663__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_rw_access__bank_instrumentation_subscribe__register_before_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1664__ret_handle UNUSED  = 0;
        if (_DML_M_rw_access__bank_instrumentation_subscribe__register_before_write(_dev, connection, offset, size, before_write, user_data, &v1664__ret_handle))
        SIM_LOG_ERROR(_dev->rw_access._obj, 0, "Uncaught DML exception");
        handle = v1664__ret_handle;
    }
    return handle;
}

static void  _DML_IFACE_rw_access__bank_instrumentation_subscribe__remove_callback(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_rw_access__bank_instrumentation_subscribe__remove_callback(_dev, callback))
    SIM_LOG_ERROR(_dev->rw_access._obj, 0, "Uncaught DML exception");
}

static void  _DML_IFACE_rw_access__bank_instrumentation_subscribe__remove_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_rw_access__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, connection))
    SIM_LOG_ERROR(_dev->rw_access._obj, 0, "Uncaught DML exception");
}

static attr_value_t _DML_PIFACE_rw_access__instrumentation_order__get_connections(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t connections;
    memset((void *)&connections, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1667__ret_connections UNUSED ;
        memset((void *)&v1667__ret_connections, 0, sizeof(attr_value_t ));
        if (_DML_M_rw_access__instrumentation_order__get_connections(_dev, &v1667__ret_connections))
        SIM_LOG_ERROR(_dev->rw_access._obj, 0, "Uncaught DML exception");
        connections = v1667__ret_connections;
    }
    return connections;
}

static bool _DML_PIFACE_rw_access__instrumentation_order__move_before(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool success = 0;
    {
        bool v1668__ret_success UNUSED  = 0;
        if (_DML_M_rw_access__instrumentation_order__move_before(_dev, connection, before, &v1668__ret_success))
        SIM_LOG_ERROR(_dev->rw_access._obj, 0, "Uncaught DML exception");
        success = v1668__ret_success;
    }
    return success;
}

static attr_value_t _DML_IFACE_rw_access__instrumentation_order__get_connections(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t connections;
    memset((void *)&connections, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1669__ret_connections UNUSED ;
        memset((void *)&v1669__ret_connections, 0, sizeof(attr_value_t ));
        if (_DML_M_rw_access__instrumentation_order__get_connections(_dev, &v1669__ret_connections))
        SIM_LOG_ERROR(_dev->rw_access._obj, 0, "Uncaught DML exception");
        connections = v1669__ret_connections;
    }
    return connections;
}

static bool _DML_IFACE_rw_access__instrumentation_order__move_before(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool success = 0;
    {
        bool v1670__ret_success UNUSED  = 0;
        if (_DML_M_rw_access__instrumentation_order__move_before(_dev, connection, before, &v1670__ret_success))
        SIM_LOG_ERROR(_dev->rw_access._obj, 0, "Uncaught DML exception");
        success = v1670__ret_success;
    }
    return success;
}

static attr_value_t _DML_PIFACE_rw_access__int_register__all_registers(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t vals;
    memset((void *)&vals, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1671__ret_vals UNUSED ;
        memset((void *)&v1671__ret_vals, 0, sizeof(attr_value_t ));
        if (_DML_M_rw_access__int_register__all_registers(_dev, &v1671__ret_vals))
        SIM_LOG_ERROR(_dev->rw_access._obj, 0, "Uncaught DML exception");
        vals = v1671__ret_vals;
    }
    return vals;
}

static char const *_DML_PIFACE_rw_access__int_register__get_name(conf_object_t *_obj, int num)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    char const *name = NULL;
    {
        char const *v1672__ret_name UNUSED  = NULL;
        if (_DML_M_rw_access__int_register__get_name(_dev, num, &v1672__ret_name))
        SIM_LOG_ERROR(_dev->rw_access._obj, 0, "Uncaught DML exception");
        name = v1672__ret_name;
    }
    return name;
}

static int _DML_PIFACE_rw_access__int_register__get_number(conf_object_t *_obj, char const *name)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    int num = 0;
    {
        int v1673__ret_num UNUSED  = 0;
        if (_DML_M_rw_access__int_register__get_number(_dev, name, &v1673__ret_num))
        SIM_LOG_ERROR(_dev->rw_access._obj, 0, "Uncaught DML exception");
        num = v1673__ret_num;
    }
    return num;
}

static uint64 _DML_PIFACE_rw_access__int_register__read(conf_object_t *_obj, int num)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint64 val = 0;
    {
        uint64 v1674__ret_val UNUSED  = 0;
        if (_DML_M_rw_access__int_register__read(_dev, num, &v1674__ret_val))
        SIM_LOG_ERROR(_dev->rw_access._obj, 0, "Uncaught DML exception");
        val = v1674__ret_val;
    }
    return val;
}

static int _DML_PIFACE_rw_access__int_register__register_info(conf_object_t *_obj, int reg, ireg_info_t reqinfo)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    int info = 0;
    {
        int v1675__ret_info UNUSED  = 0;
        if (_DML_M_rw_access__int_register__register_info(_dev, reg, reqinfo, &v1675__ret_info))
        SIM_LOG_ERROR(_dev->rw_access._obj, 0, "Uncaught DML exception");
        info = v1675__ret_info;
    }
    return info;
}

static void  _DML_PIFACE_rw_access__int_register__write(conf_object_t *_obj, int num, uint64 val)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_rw_access__int_register__write(_dev, num, val))
    SIM_LOG_ERROR(_dev->rw_access._obj, 0, "Uncaught DML exception");
}

static attr_value_t _DML_IFACE_rw_access__int_register__all_registers(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t vals;
    memset((void *)&vals, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1677__ret_vals UNUSED ;
        memset((void *)&v1677__ret_vals, 0, sizeof(attr_value_t ));
        if (_DML_M_rw_access__int_register__all_registers(_dev, &v1677__ret_vals))
        SIM_LOG_ERROR(_dev->rw_access._obj, 0, "Uncaught DML exception");
        vals = v1677__ret_vals;
    }
    return vals;
}

static char const *_DML_IFACE_rw_access__int_register__get_name(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *name = NULL;
    {
        char const *v1678__ret_name UNUSED  = NULL;
        if (_DML_M_rw_access__int_register__get_name(_dev, num, &v1678__ret_name))
        SIM_LOG_ERROR(_dev->rw_access._obj, 0, "Uncaught DML exception");
        name = v1678__ret_name;
    }
    return name;
}

static int _DML_IFACE_rw_access__int_register__get_number(conf_object_t *_obj, char const *name)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int num = 0;
    {
        int v1679__ret_num UNUSED  = 0;
        if (_DML_M_rw_access__int_register__get_number(_dev, name, &v1679__ret_num))
        SIM_LOG_ERROR(_dev->rw_access._obj, 0, "Uncaught DML exception");
        num = v1679__ret_num;
    }
    return num;
}

static uint64 _DML_IFACE_rw_access__int_register__read(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v1680__ret_val UNUSED  = 0;
        if (_DML_M_rw_access__int_register__read(_dev, num, &v1680__ret_val))
        SIM_LOG_ERROR(_dev->rw_access._obj, 0, "Uncaught DML exception");
        val = v1680__ret_val;
    }
    return val;
}

static int _DML_IFACE_rw_access__int_register__register_info(conf_object_t *_obj, int reg, ireg_info_t reqinfo)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int info = 0;
    {
        int v1681__ret_info UNUSED  = 0;
        if (_DML_M_rw_access__int_register__register_info(_dev, reg, reqinfo, &v1681__ret_info))
        SIM_LOG_ERROR(_dev->rw_access._obj, 0, "Uncaught DML exception");
        info = v1681__ret_info;
    }
    return info;
}

static void  _DML_IFACE_rw_access__int_register__write(conf_object_t *_obj, int num, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_rw_access__int_register__write(_dev, num, val))
    SIM_LOG_ERROR(_dev->rw_access._obj, 0, "Uncaught DML exception");
}

static exception_type_t _DML_PIFACE_rw_access__io_memory__operation(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    exception_type_t ex = 0;
    {
        exception_type_t v1683__ret_ex UNUSED  = 0;
        if (_DML_M_rw_access__io_memory__operation(_dev, mem_op, map_info, &v1683__ret_ex))
        SIM_LOG_ERROR(_dev->rw_access._obj, 0, "Uncaught DML exception");
        ex = v1683__ret_ex;
    }
    return ex;
}

static exception_type_t _DML_IFACE_rw_access__io_memory__operation(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t ex = 0;
    {
        exception_type_t v1684__ret_ex UNUSED  = 0;
        if (_DML_M_rw_access__io_memory__operation(_dev, mem_op, map_info, &v1684__ret_ex))
        SIM_LOG_ERROR(_dev->rw_access._obj, 0, "Uncaught DML exception");
        ex = v1684__ret_ex;
    }
    return ex;
}

static bool _DML_PIFACE_rw_access__register_view__big_endian_bitorder(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool big_endian = 0;
    {
        bool v1685__ret_big_endian UNUSED  = 0;
        if (_DML_M_rw_access__register_view__big_endian_bitorder(_dev, &v1685__ret_big_endian))
        SIM_LOG_ERROR(_dev->rw_access._obj, 0, "Uncaught DML exception");
        big_endian = v1685__ret_big_endian;
    }
    return big_endian;
}

static char const *_DML_PIFACE_rw_access__register_view__description(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    char const *desc = NULL;
    {
        char const *v1686__ret_desc UNUSED  = NULL;
        if (_DML_M_rw_access__register_view__description(_dev, &v1686__ret_desc))
        SIM_LOG_ERROR(_dev->rw_access._obj, 0, "Uncaught DML exception");
        desc = v1686__ret_desc;
    }
    return desc;
}

static uint64 _DML_PIFACE_rw_access__register_view__get_register_value(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint64 val = 0;
    {
        uint64 v1687__ret_val UNUSED  = 0;
        if (_DML_M_rw_access__register_view__get_register_value(_dev, reg, &v1687__ret_val))
        SIM_LOG_ERROR(_dev->rw_access._obj, 0, "Uncaught DML exception");
        val = v1687__ret_val;
    }
    return val;
}

static uint32 _DML_PIFACE_rw_access__register_view__number_of_registers(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint32 num = 0;
    {
        uint32 v1688__ret_num UNUSED  = 0;
        if (_DML_M_rw_access__register_view__number_of_registers(_dev, &v1688__ret_num))
        SIM_LOG_ERROR(_dev->rw_access._obj, 0, "Uncaught DML exception");
        num = v1688__ret_num;
    }
    return num;
}

static attr_value_t _DML_PIFACE_rw_access__register_view__register_info(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1689__ret_info UNUSED ;
        memset((void *)&v1689__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_rw_access__register_view__register_info(_dev, reg, &v1689__ret_info))
        SIM_LOG_ERROR(_dev->rw_access._obj, 0, "Uncaught DML exception");
        info = v1689__ret_info;
    }
    return info;
}

static void  _DML_PIFACE_rw_access__register_view__set_register_value(conf_object_t *_obj, uint32 reg, uint64 val)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_rw_access__register_view__set_register_value(_dev, reg, val))
    SIM_LOG_ERROR(_dev->rw_access._obj, 0, "Uncaught DML exception");
}

static bool _DML_IFACE_rw_access__register_view__big_endian_bitorder(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool big_endian = 0;
    {
        bool v1691__ret_big_endian UNUSED  = 0;
        if (_DML_M_rw_access__register_view__big_endian_bitorder(_dev, &v1691__ret_big_endian))
        SIM_LOG_ERROR(_dev->rw_access._obj, 0, "Uncaught DML exception");
        big_endian = v1691__ret_big_endian;
    }
    return big_endian;
}

static char const *_DML_IFACE_rw_access__register_view__description(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *desc = NULL;
    {
        char const *v1692__ret_desc UNUSED  = NULL;
        if (_DML_M_rw_access__register_view__description(_dev, &v1692__ret_desc))
        SIM_LOG_ERROR(_dev->rw_access._obj, 0, "Uncaught DML exception");
        desc = v1692__ret_desc;
    }
    return desc;
}

static uint64 _DML_IFACE_rw_access__register_view__get_register_value(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v1693__ret_val UNUSED  = 0;
        if (_DML_M_rw_access__register_view__get_register_value(_dev, reg, &v1693__ret_val))
        SIM_LOG_ERROR(_dev->rw_access._obj, 0, "Uncaught DML exception");
        val = v1693__ret_val;
    }
    return val;
}

static uint32 _DML_IFACE_rw_access__register_view__number_of_registers(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 num = 0;
    {
        uint32 v1694__ret_num UNUSED  = 0;
        if (_DML_M_rw_access__register_view__number_of_registers(_dev, &v1694__ret_num))
        SIM_LOG_ERROR(_dev->rw_access._obj, 0, "Uncaught DML exception");
        num = v1694__ret_num;
    }
    return num;
}

static attr_value_t _DML_IFACE_rw_access__register_view__register_info(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1695__ret_info UNUSED ;
        memset((void *)&v1695__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_rw_access__register_view__register_info(_dev, reg, &v1695__ret_info))
        SIM_LOG_ERROR(_dev->rw_access._obj, 0, "Uncaught DML exception");
        info = v1695__ret_info;
    }
    return info;
}

static void  _DML_IFACE_rw_access__register_view__set_register_value(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_rw_access__register_view__set_register_value(_dev, reg, val))
    SIM_LOG_ERROR(_dev->rw_access._obj, 0, "Uncaught DML exception");
}

static attr_value_t _DML_PIFACE_rw_access__register_view_catalog__register_names(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1697__ret_ret UNUSED ;
        memset((void *)&v1697__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_rw_access__register_view_catalog__register_names(_dev, &v1697__ret_ret))
        SIM_LOG_ERROR(_dev->rw_access._obj, 0, "Uncaught DML exception");
        ret = v1697__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_PIFACE_rw_access__register_view_catalog__register_offsets(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1698__ret_ret UNUSED ;
        memset((void *)&v1698__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_rw_access__register_view_catalog__register_offsets(_dev, &v1698__ret_ret))
        SIM_LOG_ERROR(_dev->rw_access._obj, 0, "Uncaught DML exception");
        ret = v1698__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_rw_access__register_view_catalog__register_names(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1699__ret_ret UNUSED ;
        memset((void *)&v1699__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_rw_access__register_view_catalog__register_names(_dev, &v1699__ret_ret))
        SIM_LOG_ERROR(_dev->rw_access._obj, 0, "Uncaught DML exception");
        ret = v1699__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_rw_access__register_view_catalog__register_offsets(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1700__ret_ret UNUSED ;
        memset((void *)&v1700__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_rw_access__register_view_catalog__register_offsets(_dev, &v1700__ret_ret))
        SIM_LOG_ERROR(_dev->rw_access._obj, 0, "Uncaught DML exception");
        ret = v1700__ret_ret;
    }
    return ret;
}

static void  _DML_PIFACE_write_access_memop__bank_instrumentation_subscribe__disable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_write_access_memop__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, connection))
    SIM_LOG_ERROR(_dev->write_access_memop._obj, 0, "Uncaught DML exception");
}

static void  _DML_PIFACE_write_access_memop__bank_instrumentation_subscribe__enable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_write_access_memop__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, connection))
    SIM_LOG_ERROR(_dev->write_access_memop._obj, 0, "Uncaught DML exception");
}

static bank_callback_handle_t _DML_PIFACE_write_access_memop__bank_instrumentation_subscribe__register_after_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1703__ret_handle UNUSED  = 0;
        if (_DML_M_write_access_memop__bank_instrumentation_subscribe__register_after_read(_dev, connection, offset, size, after_read, user_data, &v1703__ret_handle))
        SIM_LOG_ERROR(_dev->write_access_memop._obj, 0, "Uncaught DML exception");
        handle = v1703__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_PIFACE_write_access_memop__bank_instrumentation_subscribe__register_after_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1704__ret_handle UNUSED  = 0;
        if (_DML_M_write_access_memop__bank_instrumentation_subscribe__register_after_write(_dev, connection, offset, size, after_write, user_data, &v1704__ret_handle))
        SIM_LOG_ERROR(_dev->write_access_memop._obj, 0, "Uncaught DML exception");
        handle = v1704__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_PIFACE_write_access_memop__bank_instrumentation_subscribe__register_before_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1705__ret_handle UNUSED  = 0;
        if (_DML_M_write_access_memop__bank_instrumentation_subscribe__register_before_read(_dev, connection, offset, size, before_read, user_data, &v1705__ret_handle))
        SIM_LOG_ERROR(_dev->write_access_memop._obj, 0, "Uncaught DML exception");
        handle = v1705__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_PIFACE_write_access_memop__bank_instrumentation_subscribe__register_before_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1706__ret_handle UNUSED  = 0;
        if (_DML_M_write_access_memop__bank_instrumentation_subscribe__register_before_write(_dev, connection, offset, size, before_write, user_data, &v1706__ret_handle))
        SIM_LOG_ERROR(_dev->write_access_memop._obj, 0, "Uncaught DML exception");
        handle = v1706__ret_handle;
    }
    return handle;
}

static void  _DML_PIFACE_write_access_memop__bank_instrumentation_subscribe__remove_callback(conf_object_t *_obj, bank_callback_handle_t callback)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_write_access_memop__bank_instrumentation_subscribe__remove_callback(_dev, callback))
    SIM_LOG_ERROR(_dev->write_access_memop._obj, 0, "Uncaught DML exception");
}

static void  _DML_PIFACE_write_access_memop__bank_instrumentation_subscribe__remove_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_write_access_memop__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, connection))
    SIM_LOG_ERROR(_dev->write_access_memop._obj, 0, "Uncaught DML exception");
}

static void  _DML_IFACE_write_access_memop__bank_instrumentation_subscribe__disable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_write_access_memop__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, connection))
    SIM_LOG_ERROR(_dev->write_access_memop._obj, 0, "Uncaught DML exception");
}

static void  _DML_IFACE_write_access_memop__bank_instrumentation_subscribe__enable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_write_access_memop__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, connection))
    SIM_LOG_ERROR(_dev->write_access_memop._obj, 0, "Uncaught DML exception");
}

static bank_callback_handle_t _DML_IFACE_write_access_memop__bank_instrumentation_subscribe__register_after_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1711__ret_handle UNUSED  = 0;
        if (_DML_M_write_access_memop__bank_instrumentation_subscribe__register_after_read(_dev, connection, offset, size, after_read, user_data, &v1711__ret_handle))
        SIM_LOG_ERROR(_dev->write_access_memop._obj, 0, "Uncaught DML exception");
        handle = v1711__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_write_access_memop__bank_instrumentation_subscribe__register_after_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1712__ret_handle UNUSED  = 0;
        if (_DML_M_write_access_memop__bank_instrumentation_subscribe__register_after_write(_dev, connection, offset, size, after_write, user_data, &v1712__ret_handle))
        SIM_LOG_ERROR(_dev->write_access_memop._obj, 0, "Uncaught DML exception");
        handle = v1712__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_write_access_memop__bank_instrumentation_subscribe__register_before_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1713__ret_handle UNUSED  = 0;
        if (_DML_M_write_access_memop__bank_instrumentation_subscribe__register_before_read(_dev, connection, offset, size, before_read, user_data, &v1713__ret_handle))
        SIM_LOG_ERROR(_dev->write_access_memop._obj, 0, "Uncaught DML exception");
        handle = v1713__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_write_access_memop__bank_instrumentation_subscribe__register_before_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1714__ret_handle UNUSED  = 0;
        if (_DML_M_write_access_memop__bank_instrumentation_subscribe__register_before_write(_dev, connection, offset, size, before_write, user_data, &v1714__ret_handle))
        SIM_LOG_ERROR(_dev->write_access_memop._obj, 0, "Uncaught DML exception");
        handle = v1714__ret_handle;
    }
    return handle;
}

static void  _DML_IFACE_write_access_memop__bank_instrumentation_subscribe__remove_callback(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_write_access_memop__bank_instrumentation_subscribe__remove_callback(_dev, callback))
    SIM_LOG_ERROR(_dev->write_access_memop._obj, 0, "Uncaught DML exception");
}

static void  _DML_IFACE_write_access_memop__bank_instrumentation_subscribe__remove_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_write_access_memop__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, connection))
    SIM_LOG_ERROR(_dev->write_access_memop._obj, 0, "Uncaught DML exception");
}

static attr_value_t _DML_PIFACE_write_access_memop__instrumentation_order__get_connections(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t connections;
    memset((void *)&connections, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1717__ret_connections UNUSED ;
        memset((void *)&v1717__ret_connections, 0, sizeof(attr_value_t ));
        if (_DML_M_write_access_memop__instrumentation_order__get_connections(_dev, &v1717__ret_connections))
        SIM_LOG_ERROR(_dev->write_access_memop._obj, 0, "Uncaught DML exception");
        connections = v1717__ret_connections;
    }
    return connections;
}

static bool _DML_PIFACE_write_access_memop__instrumentation_order__move_before(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool success = 0;
    {
        bool v1718__ret_success UNUSED  = 0;
        if (_DML_M_write_access_memop__instrumentation_order__move_before(_dev, connection, before, &v1718__ret_success))
        SIM_LOG_ERROR(_dev->write_access_memop._obj, 0, "Uncaught DML exception");
        success = v1718__ret_success;
    }
    return success;
}

static attr_value_t _DML_IFACE_write_access_memop__instrumentation_order__get_connections(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t connections;
    memset((void *)&connections, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1719__ret_connections UNUSED ;
        memset((void *)&v1719__ret_connections, 0, sizeof(attr_value_t ));
        if (_DML_M_write_access_memop__instrumentation_order__get_connections(_dev, &v1719__ret_connections))
        SIM_LOG_ERROR(_dev->write_access_memop._obj, 0, "Uncaught DML exception");
        connections = v1719__ret_connections;
    }
    return connections;
}

static bool _DML_IFACE_write_access_memop__instrumentation_order__move_before(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool success = 0;
    {
        bool v1720__ret_success UNUSED  = 0;
        if (_DML_M_write_access_memop__instrumentation_order__move_before(_dev, connection, before, &v1720__ret_success))
        SIM_LOG_ERROR(_dev->write_access_memop._obj, 0, "Uncaught DML exception");
        success = v1720__ret_success;
    }
    return success;
}

static attr_value_t _DML_PIFACE_write_access_memop__int_register__all_registers(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t vals;
    memset((void *)&vals, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1721__ret_vals UNUSED ;
        memset((void *)&v1721__ret_vals, 0, sizeof(attr_value_t ));
        if (_DML_M_write_access_memop__int_register__all_registers(_dev, &v1721__ret_vals))
        SIM_LOG_ERROR(_dev->write_access_memop._obj, 0, "Uncaught DML exception");
        vals = v1721__ret_vals;
    }
    return vals;
}

static char const *_DML_PIFACE_write_access_memop__int_register__get_name(conf_object_t *_obj, int num)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    char const *name = NULL;
    {
        char const *v1722__ret_name UNUSED  = NULL;
        if (_DML_M_write_access_memop__int_register__get_name(_dev, num, &v1722__ret_name))
        SIM_LOG_ERROR(_dev->write_access_memop._obj, 0, "Uncaught DML exception");
        name = v1722__ret_name;
    }
    return name;
}

static int _DML_PIFACE_write_access_memop__int_register__get_number(conf_object_t *_obj, char const *name)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    int num = 0;
    {
        int v1723__ret_num UNUSED  = 0;
        if (_DML_M_write_access_memop__int_register__get_number(_dev, name, &v1723__ret_num))
        SIM_LOG_ERROR(_dev->write_access_memop._obj, 0, "Uncaught DML exception");
        num = v1723__ret_num;
    }
    return num;
}

static uint64 _DML_PIFACE_write_access_memop__int_register__read(conf_object_t *_obj, int num)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint64 val = 0;
    {
        uint64 v1724__ret_val UNUSED  = 0;
        if (_DML_M_write_access_memop__int_register__read(_dev, num, &v1724__ret_val))
        SIM_LOG_ERROR(_dev->write_access_memop._obj, 0, "Uncaught DML exception");
        val = v1724__ret_val;
    }
    return val;
}

static int _DML_PIFACE_write_access_memop__int_register__register_info(conf_object_t *_obj, int reg, ireg_info_t reqinfo)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    int info = 0;
    {
        int v1725__ret_info UNUSED  = 0;
        if (_DML_M_write_access_memop__int_register__register_info(_dev, reg, reqinfo, &v1725__ret_info))
        SIM_LOG_ERROR(_dev->write_access_memop._obj, 0, "Uncaught DML exception");
        info = v1725__ret_info;
    }
    return info;
}

static void  _DML_PIFACE_write_access_memop__int_register__write(conf_object_t *_obj, int num, uint64 val)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_write_access_memop__int_register__write(_dev, num, val))
    SIM_LOG_ERROR(_dev->write_access_memop._obj, 0, "Uncaught DML exception");
}

static attr_value_t _DML_IFACE_write_access_memop__int_register__all_registers(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t vals;
    memset((void *)&vals, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1727__ret_vals UNUSED ;
        memset((void *)&v1727__ret_vals, 0, sizeof(attr_value_t ));
        if (_DML_M_write_access_memop__int_register__all_registers(_dev, &v1727__ret_vals))
        SIM_LOG_ERROR(_dev->write_access_memop._obj, 0, "Uncaught DML exception");
        vals = v1727__ret_vals;
    }
    return vals;
}

static char const *_DML_IFACE_write_access_memop__int_register__get_name(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *name = NULL;
    {
        char const *v1728__ret_name UNUSED  = NULL;
        if (_DML_M_write_access_memop__int_register__get_name(_dev, num, &v1728__ret_name))
        SIM_LOG_ERROR(_dev->write_access_memop._obj, 0, "Uncaught DML exception");
        name = v1728__ret_name;
    }
    return name;
}

static int _DML_IFACE_write_access_memop__int_register__get_number(conf_object_t *_obj, char const *name)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int num = 0;
    {
        int v1729__ret_num UNUSED  = 0;
        if (_DML_M_write_access_memop__int_register__get_number(_dev, name, &v1729__ret_num))
        SIM_LOG_ERROR(_dev->write_access_memop._obj, 0, "Uncaught DML exception");
        num = v1729__ret_num;
    }
    return num;
}

static uint64 _DML_IFACE_write_access_memop__int_register__read(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v1730__ret_val UNUSED  = 0;
        if (_DML_M_write_access_memop__int_register__read(_dev, num, &v1730__ret_val))
        SIM_LOG_ERROR(_dev->write_access_memop._obj, 0, "Uncaught DML exception");
        val = v1730__ret_val;
    }
    return val;
}

static int _DML_IFACE_write_access_memop__int_register__register_info(conf_object_t *_obj, int reg, ireg_info_t reqinfo)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int info = 0;
    {
        int v1731__ret_info UNUSED  = 0;
        if (_DML_M_write_access_memop__int_register__register_info(_dev, reg, reqinfo, &v1731__ret_info))
        SIM_LOG_ERROR(_dev->write_access_memop._obj, 0, "Uncaught DML exception");
        info = v1731__ret_info;
    }
    return info;
}

static void  _DML_IFACE_write_access_memop__int_register__write(conf_object_t *_obj, int num, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_write_access_memop__int_register__write(_dev, num, val))
    SIM_LOG_ERROR(_dev->write_access_memop._obj, 0, "Uncaught DML exception");
}

static exception_type_t _DML_PIFACE_write_access_memop__io_memory__operation(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    exception_type_t ex = 0;
    {
        exception_type_t v1733__ret_ex UNUSED  = 0;
        if (_DML_M_write_access_memop__io_memory__operation(_dev, mem_op, map_info, &v1733__ret_ex))
        SIM_LOG_ERROR(_dev->write_access_memop._obj, 0, "Uncaught DML exception");
        ex = v1733__ret_ex;
    }
    return ex;
}

static exception_type_t _DML_IFACE_write_access_memop__io_memory__operation(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t ex = 0;
    {
        exception_type_t v1734__ret_ex UNUSED  = 0;
        if (_DML_M_write_access_memop__io_memory__operation(_dev, mem_op, map_info, &v1734__ret_ex))
        SIM_LOG_ERROR(_dev->write_access_memop._obj, 0, "Uncaught DML exception");
        ex = v1734__ret_ex;
    }
    return ex;
}

static bool _DML_PIFACE_write_access_memop__register_view__big_endian_bitorder(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool big_endian = 0;
    {
        bool v1735__ret_big_endian UNUSED  = 0;
        if (_DML_M_write_access_memop__register_view__big_endian_bitorder(_dev, &v1735__ret_big_endian))
        SIM_LOG_ERROR(_dev->write_access_memop._obj, 0, "Uncaught DML exception");
        big_endian = v1735__ret_big_endian;
    }
    return big_endian;
}

static char const *_DML_PIFACE_write_access_memop__register_view__description(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    char const *desc = NULL;
    {
        char const *v1736__ret_desc UNUSED  = NULL;
        if (_DML_M_write_access_memop__register_view__description(_dev, &v1736__ret_desc))
        SIM_LOG_ERROR(_dev->write_access_memop._obj, 0, "Uncaught DML exception");
        desc = v1736__ret_desc;
    }
    return desc;
}

static uint64 _DML_PIFACE_write_access_memop__register_view__get_register_value(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint64 val = 0;
    {
        uint64 v1737__ret_val UNUSED  = 0;
        if (_DML_M_write_access_memop__register_view__get_register_value(_dev, reg, &v1737__ret_val))
        SIM_LOG_ERROR(_dev->write_access_memop._obj, 0, "Uncaught DML exception");
        val = v1737__ret_val;
    }
    return val;
}

static uint32 _DML_PIFACE_write_access_memop__register_view__number_of_registers(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint32 num = 0;
    {
        uint32 v1738__ret_num UNUSED  = 0;
        if (_DML_M_write_access_memop__register_view__number_of_registers(_dev, &v1738__ret_num))
        SIM_LOG_ERROR(_dev->write_access_memop._obj, 0, "Uncaught DML exception");
        num = v1738__ret_num;
    }
    return num;
}

static attr_value_t _DML_PIFACE_write_access_memop__register_view__register_info(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1739__ret_info UNUSED ;
        memset((void *)&v1739__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_write_access_memop__register_view__register_info(_dev, reg, &v1739__ret_info))
        SIM_LOG_ERROR(_dev->write_access_memop._obj, 0, "Uncaught DML exception");
        info = v1739__ret_info;
    }
    return info;
}

static void  _DML_PIFACE_write_access_memop__register_view__set_register_value(conf_object_t *_obj, uint32 reg, uint64 val)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_write_access_memop__register_view__set_register_value(_dev, reg, val))
    SIM_LOG_ERROR(_dev->write_access_memop._obj, 0, "Uncaught DML exception");
}

static bool _DML_IFACE_write_access_memop__register_view__big_endian_bitorder(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool big_endian = 0;
    {
        bool v1741__ret_big_endian UNUSED  = 0;
        if (_DML_M_write_access_memop__register_view__big_endian_bitorder(_dev, &v1741__ret_big_endian))
        SIM_LOG_ERROR(_dev->write_access_memop._obj, 0, "Uncaught DML exception");
        big_endian = v1741__ret_big_endian;
    }
    return big_endian;
}

static char const *_DML_IFACE_write_access_memop__register_view__description(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *desc = NULL;
    {
        char const *v1742__ret_desc UNUSED  = NULL;
        if (_DML_M_write_access_memop__register_view__description(_dev, &v1742__ret_desc))
        SIM_LOG_ERROR(_dev->write_access_memop._obj, 0, "Uncaught DML exception");
        desc = v1742__ret_desc;
    }
    return desc;
}

static uint64 _DML_IFACE_write_access_memop__register_view__get_register_value(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v1743__ret_val UNUSED  = 0;
        if (_DML_M_write_access_memop__register_view__get_register_value(_dev, reg, &v1743__ret_val))
        SIM_LOG_ERROR(_dev->write_access_memop._obj, 0, "Uncaught DML exception");
        val = v1743__ret_val;
    }
    return val;
}

static uint32 _DML_IFACE_write_access_memop__register_view__number_of_registers(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 num = 0;
    {
        uint32 v1744__ret_num UNUSED  = 0;
        if (_DML_M_write_access_memop__register_view__number_of_registers(_dev, &v1744__ret_num))
        SIM_LOG_ERROR(_dev->write_access_memop._obj, 0, "Uncaught DML exception");
        num = v1744__ret_num;
    }
    return num;
}

static attr_value_t _DML_IFACE_write_access_memop__register_view__register_info(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1745__ret_info UNUSED ;
        memset((void *)&v1745__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_write_access_memop__register_view__register_info(_dev, reg, &v1745__ret_info))
        SIM_LOG_ERROR(_dev->write_access_memop._obj, 0, "Uncaught DML exception");
        info = v1745__ret_info;
    }
    return info;
}

static void  _DML_IFACE_write_access_memop__register_view__set_register_value(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_write_access_memop__register_view__set_register_value(_dev, reg, val))
    SIM_LOG_ERROR(_dev->write_access_memop._obj, 0, "Uncaught DML exception");
}

static attr_value_t _DML_PIFACE_write_access_memop__register_view_catalog__register_names(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1747__ret_ret UNUSED ;
        memset((void *)&v1747__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_write_access_memop__register_view_catalog__register_names(_dev, &v1747__ret_ret))
        SIM_LOG_ERROR(_dev->write_access_memop._obj, 0, "Uncaught DML exception");
        ret = v1747__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_PIFACE_write_access_memop__register_view_catalog__register_offsets(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1748__ret_ret UNUSED ;
        memset((void *)&v1748__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_write_access_memop__register_view_catalog__register_offsets(_dev, &v1748__ret_ret))
        SIM_LOG_ERROR(_dev->write_access_memop._obj, 0, "Uncaught DML exception");
        ret = v1748__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_write_access_memop__register_view_catalog__register_names(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1749__ret_ret UNUSED ;
        memset((void *)&v1749__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_write_access_memop__register_view_catalog__register_names(_dev, &v1749__ret_ret))
        SIM_LOG_ERROR(_dev->write_access_memop._obj, 0, "Uncaught DML exception");
        ret = v1749__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_write_access_memop__register_view_catalog__register_offsets(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1750__ret_ret UNUSED ;
        memset((void *)&v1750__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_write_access_memop__register_view_catalog__register_offsets(_dev, &v1750__ret_ret))
        SIM_LOG_ERROR(_dev->write_access_memop._obj, 0, "Uncaught DML exception");
        ret = v1750__ret_ret;
    }
    return ret;
}

static conf_object_t *
test_alloc(conf_class_t *cls)
{
    test_t *_dev = MM_ZALLOC(1, test_t);
    _dev->_immediate_after_state = MM_ZALLOC(1, _dml_immediate_after_state_t);
    return &_dev->obj;
}

static lang_void *
test_init(conf_object_t *_obj)
{
    test_t *_dev = (test_t*)_obj;
    _init_port_objs(_dev);
    _init_static_vars(_dev);
    _init_data_objs(_dev);
    ht_init_int_table(&(_dev->_subsequent_log_ht));
    QINIT(_dev->_immediate_after_state->queue);
    if (_DML_M_init(_dev))
    return 0;
    if (_DML_M_hard_reset(_dev))
    return 0;
    SIM_add_notifier(_obj, Sim_Notify_Object_Delete, _obj, test_pre_delete, NULL);
    return _obj;
}

static void test_finalize(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t *)_obj;
}

static void test_objects_finalized(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t *)_obj;
    _dev->_immediate_after_state->warn_upon_deletion = true;
    _DML_execute_immediate_afters_now(_obj, _dev->_immediate_after_state);
}

static void test_pre_delete(conf_object_t *_subscriber, conf_object_t *_obj, lang_void *_data)
{
    test_t *_dev = (test_t *)_obj;
    _DML_pre_delete_cancel_immediate_afters(_obj, _dev->_immediate_after_state);
    #line 1954 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (!(SIM_object_clock(&_dev->obj) != NULL))
    #line 1954 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 1957 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 1957 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    else
    #line 1962 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    SIM_event_cancel_time(&_dev->obj, _send_now_evclass_80, &_dev->obj, NULL, NULL);
    #line 17126 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
    #line 1954 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (!(SIM_object_clock(&_dev->obj) != NULL))
    #line 1954 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 1957 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 1957 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    else
    #line 1962 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    SIM_event_cancel_time(&_dev->obj, _send_now_evclass_82, &_dev->obj, NULL, NULL);
    #line 17137 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
    #line 1954 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (!(SIM_object_clock(&_dev->obj) != NULL))
    #line 1954 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 1957 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 1957 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    else
    #line 1962 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    SIM_event_cancel_time(&_dev->obj, _send_now_evclass_115, &_dev->obj, NULL, NULL);
    #line 17148 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
    #line 1954 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (!(SIM_object_clock(&_dev->obj) != NULL))
    #line 1954 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 1957 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 1957 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    else
    #line 1962 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    SIM_event_cancel_time(&_dev->obj, _send_now_evclass_116, &_dev->obj, NULL, NULL);
    #line 17159 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
    #line 1954 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (!(SIM_object_clock(&_dev->obj) != NULL))
    #line 1954 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 1957 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 1957 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    else
    #line 1962 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    SIM_event_cancel_time(&_dev->obj, _send_now_evclass_117, &_dev->obj, NULL, NULL);
    #line 17170 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
    if (SIM_object_clock(_obj)) {
        _cancel_simple_delay_events(_obj, SIM_object_clock(_obj), NULL);
        _cancel_simple_delay_events(_obj, SIM_picosecond_clock(_obj), NULL);
    }
    test_deinit(_obj);
}

static void test_deinit(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t *)_obj;
    _DML_execute_immediate_afters_now(_obj, _dev->_immediate_after_state);
    _free_table(&_dev->_subsequent_log_ht);
    QFREE(_dev->_immediate_after_state->queue);
    if (likely(!_dev->_immediate_after_state->posted)) {
        MM_FREE(_dev->_immediate_after_state);
    } else {
        _dev->_immediate_after_state->deleted = true;
    }
}

static void test_dealloc(conf_object_t *dev)
{
    MM_FREE(dev);
}

static void  _DML_EV_custom_ev__callback(conf_object_t *_obj, void  *param)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_custom_ev__callback(_dev, param))
    SIM_LOG_ERROR(&_dev->obj, 0, "Uncaught DML exception");
}

static void  _DML_EV_custom_ev__destroy(conf_object_t *_obj, void  *data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_custom_ev__destroy(_dev, data))
    SIM_LOG_ERROR(&_dev->obj, 0, "Uncaught DML exception");
}

static attr_value_t _DML_EV_custom_ev__get_event_info(conf_object_t *_obj, void  *data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t attr;
    memset((void *)&attr, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1777__ret_attr UNUSED ;
        memset((void *)&v1777__ret_attr, 0, sizeof(attr_value_t ));
        if (_DML_M_custom_ev__get_event_info(_dev, data, &v1777__ret_attr))
        SIM_LOG_ERROR(&_dev->obj, 0, "Uncaught DML exception");
        attr = v1777__ret_attr;
    }
    return attr;
}

static void  *_DML_EV_custom_ev__set_event_info(conf_object_t *_obj, attr_value_t attr)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    void  *data = NULL;
    {
        void  *v1778__ret_data UNUSED  = NULL;
        if (_DML_M_custom_ev__set_event_info(_dev, attr, &v1778__ret_data))
        SIM_LOG_ERROR(&_dev->obj, 0, "Uncaught DML exception");
        data = v1778__ret_data;
    }
    return data;
}

static char *_DML_EV_custom_ev__describe_event(conf_object_t *_obj, void  *data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char *description = NULL;
    {
        char *v1779__ret_description UNUSED  = NULL;
        if (_DML_M_custom_ev__describe_event(_dev, data, &v1779__ret_description))
        SIM_LOG_ERROR(&_dev->obj, 0, "Uncaught DML exception");
        description = v1779__ret_description;
    }
    return description;
}

static void  _DML_EV_ev2__callback(conf_object_t *_obj, void  *param)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_ev2__callback(_dev, param))
    SIM_LOG_ERROR(&_dev->obj, 0, "Uncaught DML exception");
}

static void  _DML_EV_ev2__destroy(conf_object_t *_obj, void  *data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_ev2__destroy(_dev, data))
    SIM_LOG_ERROR(&_dev->obj, 0, "Uncaught DML exception");
}

static attr_value_t _DML_EV_ev2__get_event_info(conf_object_t *_obj, void  *data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t attr;
    memset((void *)&attr, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1782__ret_attr UNUSED ;
        memset((void *)&v1782__ret_attr, 0, sizeof(attr_value_t ));
        if (_DML_M_ev2__get_event_info(_dev, data, &v1782__ret_attr))
        SIM_LOG_ERROR(&_dev->obj, 0, "Uncaught DML exception");
        attr = v1782__ret_attr;
    }
    return attr;
}

static void  *_DML_EV_ev2__set_event_info(conf_object_t *_obj, attr_value_t attr)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    void  *data = NULL;
    {
        void  *v1783__ret_data UNUSED  = NULL;
        if (_DML_M_ev2__set_event_info(_dev, attr, &v1783__ret_data))
        SIM_LOG_ERROR(&_dev->obj, 0, "Uncaught DML exception");
        data = v1783__ret_data;
    }
    return data;
}

static char *_DML_EV_ev2__describe_event(conf_object_t *_obj, void  *data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char *description = NULL;
    {
        char *v1784__ret_description UNUSED  = NULL;
        if (_DML_M_ev2__describe_event(_dev, data, &v1784__ret_description))
        SIM_LOG_ERROR(&_dev->obj, 0, "Uncaught DML exception");
        description = v1784__ret_description;
    }
    return description;
}

static void  _DML_EV_simple_ev__callback(conf_object_t *_obj, void  *param)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_simple_ev__callback(_dev, param))
    SIM_LOG_ERROR(&_dev->obj, 0, "Uncaught DML exception");
}

static void  _DML_EV_simple_ev__destroy(conf_object_t *_obj, void  *data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_simple_ev__destroy(_dev, data))
    SIM_LOG_ERROR(&_dev->obj, 0, "Uncaught DML exception");
}

static attr_value_t _DML_EV_simple_ev__get_event_info(conf_object_t *_obj, void  *data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1787__ret_info UNUSED ;
        memset((void *)&v1787__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_simple_ev__get_event_info(_dev, data, &v1787__ret_info))
        SIM_LOG_ERROR(&_dev->obj, 0, "Uncaught DML exception");
        info = v1787__ret_info;
    }
    return info;
}

static void  *_DML_EV_simple_ev__set_event_info(conf_object_t *_obj, attr_value_t info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    void  *data = NULL;
    {
        void  *v1788__ret_data UNUSED  = NULL;
        if (_DML_M_simple_ev__set_event_info(_dev, info, &v1788__ret_data))
        SIM_LOG_ERROR(&_dev->obj, 0, "Uncaught DML exception");
        data = v1788__ret_data;
    }
    return data;
}

static char *_DML_EV_simple_ev__describe_event(conf_object_t *_obj, void  *data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char *description = NULL;
    {
        char *v1789__ret_description UNUSED  = NULL;
        if (_DML_M_simple_ev__describe_event(_dev, data, &v1789__ret_description))
        SIM_LOG_ERROR(&_dev->obj, 0, "Uncaught DML exception");
        description = v1789__ret_description;
    }
    return description;
}

static void  _DML_EV_simple_ev2__callback(conf_object_t *_obj, void  *param)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_simple_ev2__callback(_dev, param))
    SIM_LOG_ERROR(&_dev->obj, 0, "Uncaught DML exception");
}

static void  _DML_EV_simple_ev2__destroy(conf_object_t *_obj, void  *data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_simple_ev2__destroy(_dev, data))
    SIM_LOG_ERROR(&_dev->obj, 0, "Uncaught DML exception");
}

static attr_value_t _DML_EV_simple_ev2__get_event_info(conf_object_t *_obj, void  *data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1792__ret_info UNUSED ;
        memset((void *)&v1792__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_simple_ev2__get_event_info(_dev, data, &v1792__ret_info))
        SIM_LOG_ERROR(&_dev->obj, 0, "Uncaught DML exception");
        info = v1792__ret_info;
    }
    return info;
}

static void  *_DML_EV_simple_ev2__set_event_info(conf_object_t *_obj, attr_value_t info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    void  *data = NULL;
    {
        void  *v1793__ret_data UNUSED  = NULL;
        if (_DML_M_simple_ev2__set_event_info(_dev, info, &v1793__ret_data))
        SIM_LOG_ERROR(&_dev->obj, 0, "Uncaught DML exception");
        data = v1793__ret_data;
    }
    return data;
}

static char *_DML_EV_simple_ev2__describe_event(conf_object_t *_obj, void  *data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char *description = NULL;
    {
        char *v1794__ret_description UNUSED  = NULL;
        if (_DML_M_simple_ev2__describe_event(_dev, data, &v1794__ret_description))
        SIM_LOG_ERROR(&_dev->obj, 0, "Uncaught DML exception");
        description = v1794__ret_description;
    }
    return description;
}

static void  _DML_EV_uint64_ev__callback(conf_object_t *_obj, void  *param)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_uint64_ev__callback(_dev, param))
    SIM_LOG_ERROR(&_dev->obj, 0, "Uncaught DML exception");
}

static void  _DML_EV_uint64_ev__destroy(conf_object_t *_obj, void  *data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_uint64_ev__destroy(_dev, data))
    SIM_LOG_ERROR(&_dev->obj, 0, "Uncaught DML exception");
}

static attr_value_t _DML_EV_uint64_ev__get_event_info(conf_object_t *_obj, void  *data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t attr;
    memset((void *)&attr, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1797__ret_attr UNUSED ;
        memset((void *)&v1797__ret_attr, 0, sizeof(attr_value_t ));
        if (_DML_M_uint64_ev__get_event_info(_dev, data, &v1797__ret_attr))
        SIM_LOG_ERROR(&_dev->obj, 0, "Uncaught DML exception");
        attr = v1797__ret_attr;
    }
    return attr;
}

static void  *_DML_EV_uint64_ev__set_event_info(conf_object_t *_obj, attr_value_t attr)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    void  *data = NULL;
    {
        void  *v1798__ret_data UNUSED  = NULL;
        if (_DML_M_uint64_ev__set_event_info(_dev, attr, &v1798__ret_data))
        SIM_LOG_ERROR(&_dev->obj, 0, "Uncaught DML exception");
        data = v1798__ret_data;
    }
    return data;
}

static char *_DML_EV_uint64_ev__describe_event(conf_object_t *_obj, void  *data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char *description = NULL;
    {
        char *v1799__ret_description UNUSED  = NULL;
        if (_DML_M_uint64_ev__describe_event(_dev, data, &v1799__ret_description))
        SIM_LOG_ERROR(&_dev->obj, 0, "Uncaught DML exception");
        description = v1799__ret_description;
    }
    return description;
}

static const _id_info_t _id_infos[124] UNUSED = {
    {"dev", NULL, 0, 1},
    {"a", NULL, 0, 2},
    {"ab", NULL, 0, 3},
    {"access.bank_instrumentation_subscribe", NULL, 0, 4},
    {"access.instrumentation_order", NULL, 0, 5},
    {"access.int_register", NULL, 0, 6},
    {"access.io_memory", NULL, 0, 7},
    {"access.register_view", NULL, 0, 8},
    {"access.register_view_catalog", NULL, 0, 9},
    {"access", NULL, 0, 10},
    {"ad", NULL, 0, 11},
    {"ai", NULL, 0, 12},
    {"arr[%u].bank_instrumentation_subscribe", (const uint32 []) {16}, 1, 13},
    {"arr[%u].instrumentation_order", (const uint32 []) {16}, 1, 14},
    {"arr[%u].int_register", (const uint32 []) {16}, 1, 15},
    {"arr[%u].io_memory", (const uint32 []) {16}, 1, 16},
    {"arr[%u].register_view", (const uint32 []) {16}, 1, 17},
    {"arr[%u].register_view_catalog", (const uint32 []) {16}, 1, 18},
    {"arr[%u]", (const uint32 []) {16}, 1, 19},
    {"arri[%u].bank_instrumentation_subscribe", (const uint32 []) {16}, 1, 20},
    {"arri[%u].instrumentation_order", (const uint32 []) {16}, 1, 21},
    {"arri[%u].int_register", (const uint32 []) {16}, 1, 22},
    {"arri[%u].io_memory", (const uint32 []) {16}, 1, 23},
    {"arri[%u].register_view", (const uint32 []) {16}, 1, 24},
    {"arri[%u].register_view_catalog", (const uint32 []) {16}, 1, 25},
    {"arri[%u]", (const uint32 []) {16}, 1, 26},
    {"au", NULL, 0, 27},
    {"au1", NULL, 0, 28},
    {"b.bank_instrumentation_subscribe", NULL, 0, 29},
    {"b.instrumentation_order", NULL, 0, 30},
    {"b.int_register", NULL, 0, 31},
    {"b.io_memory", NULL, 0, 32},
    {"b.r.f", NULL, 0, 33},
    {"b.r.f2[%u]", (const uint32 []) {3}, 1, 34},
    {"b.r.f3", NULL, 0, 35},
    {"b.r", NULL, 0, 36},
    {"b.r10", NULL, 0, 37},
    {"b.r10", NULL, 0, 38},
    {"b.r11", NULL, 0, 39},
    {"b.r11", NULL, 0, 40},
    {"b.r12", NULL, 0, 41},
    {"b.r12", NULL, 0, 42},
    {"b.r4.f0", NULL, 0, 43},
    {"b.r4.f1", NULL, 0, 44},
    {"b.r4.f2", NULL, 0, 45},
    {"b.r4.f3[%u]", (const uint32 []) {3}, 1, 46},
    {"b.r4", NULL, 0, 47},
    {"b.r6", NULL, 0, 48},
    {"b.r6", NULL, 0, 49},
    {"b.r8[%u]", (const uint32 []) {30}, 1, 50},
    {"b.r8[%u]", (const uint32 []) {30}, 1, 51},
    {"b.r9", NULL, 0, 52},
    {"b.r9", NULL, 0, 53},
    {"b.register_view", NULL, 0, 54},
    {"b.register_view_catalog", NULL, 0, 55},
    {"b", NULL, 0, 56},
    {"b2.bank_instrumentation_subscribe", NULL, 0, 57},
    {"b2.instrumentation_order", NULL, 0, 58},
    {"b2.int_register", NULL, 0, 59},
    {"b2.io_memory", NULL, 0, 60},
    {"b2.r.f2", NULL, 0, 61},
    {"b2.r", NULL, 0, 62},
    {"b2.r2", NULL, 0, 63},
    {"b2.r2", NULL, 0, 64},
    {"b2.r3", NULL, 0, 65},
    {"b2.r3", NULL, 0, 66},
    {"b2.r4", NULL, 0, 67},
    {"b2.r4", NULL, 0, 68},
    {"b2.r5", NULL, 0, 69},
    {"b2.r5", NULL, 0, 70},
    {"b2.r7", NULL, 0, 71},
    {"b2.r7", NULL, 0, 72},
    {"b2.register_view", NULL, 0, 73},
    {"b2.register_view_catalog", NULL, 0, 74},
    {"b2", NULL, 0, 75},
    {"c.signal", NULL, 0, 76},
    {"c", NULL, 0, 77},
    {"c2.signal", NULL, 0, 78},
    {"c2", NULL, 0, 79},
    {"custom_ev", NULL, 0, 80},
    {"enum_attr", NULL, 0, 81},
    {"ev2", NULL, 0, 82},
    {"miss.bank_instrumentation_subscribe", NULL, 0, 83},
    {"miss.instrumentation_order", NULL, 0, 84},
    {"miss.int_register", NULL, 0, 85},
    {"miss.io_memory", NULL, 0, 86},
    {"miss.register_view", NULL, 0, 87},
    {"miss.register_view_catalog", NULL, 0, 88},
    {"miss", NULL, 0, 89},
    {"miss_access.bank_instrumentation_subscribe", NULL, 0, 90},
    {"miss_access.instrumentation_order", NULL, 0, 91},
    {"miss_access.int_register", NULL, 0, 92},
    {"miss_access.io_memory", NULL, 0, 93},
    {"miss_access.register_view", NULL, 0, 94},
    {"miss_access.register_view_catalog", NULL, 0, 95},
    {"miss_access", NULL, 0, 96},
    {"p1", NULL, 0, 97},
    {"p2", NULL, 0, 98},
    {"p3", NULL, 0, 99},
    {"pp", NULL, 0, 100},
    {"read_access_memop.bank_instrumentation_subscribe", NULL, 0, 101},
    {"read_access_memop.instrumentation_order", NULL, 0, 102},
    {"read_access_memop.int_register", NULL, 0, 103},
    {"read_access_memop.io_memory", NULL, 0, 104},
    {"read_access_memop.register_view", NULL, 0, 105},
    {"read_access_memop.register_view_catalog", NULL, 0, 106},
    {"read_access_memop", NULL, 0, 107},
    {"rw_access.bank_instrumentation_subscribe", NULL, 0, 108},
    {"rw_access.instrumentation_order", NULL, 0, 109},
    {"rw_access.int_register", NULL, 0, 110},
    {"rw_access.io_memory", NULL, 0, 111},
    {"rw_access.register_view", NULL, 0, 112},
    {"rw_access.register_view_catalog", NULL, 0, 113},
    {"rw_access", NULL, 0, 114},
    {"simple_ev", NULL, 0, 115},
    {"simple_ev2", NULL, 0, 116},
    {"uint64_ev", NULL, 0, 117},
    {"write_access_memop.bank_instrumentation_subscribe", NULL, 0, 118},
    {"write_access_memop.instrumentation_order", NULL, 0, 119},
    {"write_access_memop.int_register", NULL, 0, 120},
    {"write_access_memop.io_memory", NULL, 0, 121},
    {"write_access_memop.register_view", NULL, 0, 122},
    {"write_access_memop.register_view_catalog", NULL, 0, 123},
    {"write_access_memop", NULL, 0, 124}
};
static ht_str_table_t _id_info_ht UNUSED = HT_STR_NULL(false);
static void * const _object_vtables[124] UNUSED = {(&_tr__dev__object), (&_tr_a__object), (&_tr_ab__object), (&_tr_access_bank_instrumentation_subscribe__object), (&_tr_access_instrumentation_order__object), (&_tr_access_int_register__object), (&_tr_access_io_memory__object), (&_tr_access_register_view__object), (&_tr_access_register_view_catalog__object), (&_tr_access__object), (&_tr_ad__object), (&_tr_ai__object), (&_tr_arr_bank_instrumentation_subscribe__object), (&_tr_arr_instrumentation_order__object), (&_tr_arr_int_register__object), (&_tr_arr_io_memory__object), (&_tr_arr_register_view__object), (&_tr_arr_register_view_catalog__object), (&_tr_arr__object), (&_tr_arri_bank_instrumentation_subscribe__object), (&_tr_arri_instrumentation_order__object), (&_tr_arri_int_register__object), (&_tr_arri_io_memory__object), (&_tr_arri_register_view__object), (&_tr_arri_register_view_catalog__object), (&_tr_arri__object), (&_tr_au__object), (&_tr_au1__object), (&_tr_b_bank_instrumentation_subscribe__object), (&_tr_b_instrumentation_order__object), (&_tr_b_int_register__object), (&_tr_b_io_memory__object), (&_tr_b_r_f__object), (&_tr_b_r_f2__object), (&_tr_b_r_f3__object), (&_tr_b_r__object), (&_tr_b_r10__object), (&_tr_b_r10__object), (&_tr_b_r11__object), (&_tr_b_r11__object), (&_tr_b_r12__object), (&_tr_b_r12__object), (&_tr_b_r4_f0__object), (&_tr_b_r4_f1__object), (&_tr_b_r4_f2__object), (&_tr_b_r4_f3__object), (&_tr_b_r4__object), (&_tr_b_r6__object), (&_tr_b_r6__object), (&_tr_b_r8__object), (&_tr_b_r8__object), (&_tr_b_r9__object), (&_tr_b_r9__object), (&_tr_b_register_view__object), (&_tr_b_register_view_catalog__object), (&_tr_b__object), (&_tr_b2_bank_instrumentation_subscribe__object), (&_tr_b2_instrumentation_order__object), (&_tr_b2_int_register__object), (&_tr_b2_io_memory__object), (&_tr_b2_r_f2__object), (&_tr_b2_r__object), (&_tr_b2_r2__object), (&_tr_b2_r2__object), (&_tr_b2_r3__object), (&_tr_b2_r3__object), (&_tr_b2_r4__object), (&_tr_b2_r4__object), (&_tr_b2_r5__object), (&_tr_b2_r5__object), (&_tr_b2_r7__object), (&_tr_b2_r7__object), (&_tr_b2_register_view__object), (&_tr_b2_register_view_catalog__object), (&_tr_b2__object), (&_tr_c_signal__object), (&_tr_c__object), (&_tr_c2_signal__object), (&_tr_c2__object), (&_tr_custom_ev__object), (&_tr_enum_attr__object), (&_tr_ev2__object), (&_tr_miss_bank_instrumentation_subscribe__object), (&_tr_miss_instrumentation_order__object), (&_tr_miss_int_register__object), (&_tr_miss_io_memory__object), (&_tr_miss_register_view__object), (&_tr_miss_register_view_catalog__object), (&_tr_miss__object), (&_tr_miss_access_bank_instrumentation_subscribe__object), (&_tr_miss_access_instrumentation_order__object), (&_tr_miss_access_int_register__object), (&_tr_miss_access_io_memory__object), (&_tr_miss_access_register_view__object), (&_tr_miss_access_register_view_catalog__object), (&_tr_miss_access__object), (&_tr_p1__object), (&_tr_p2__object), (&_tr_p3__object), (&_tr_pp__object), (&_tr_read_access_memop_bank_instrumentation_subscribe__object), (&_tr_read_access_memop_instrumentation_order__object), (&_tr_read_access_memop_int_register__object), (&_tr_read_access_memop_io_memory__object), (&_tr_read_access_memop_register_view__object), (&_tr_read_access_memop_register_view_catalog__object), (&_tr_read_access_memop__object), (&_tr_rw_access_bank_instrumentation_subscribe__object), (&_tr_rw_access_instrumentation_order__object), (&_tr_rw_access_int_register__object), (&_tr_rw_access_io_memory__object), (&_tr_rw_access_register_view__object), (&_tr_rw_access_register_view_catalog__object), (&_tr_rw_access__object), (&_tr_simple_ev__object), (&_tr_simple_ev2__object), (&_tr_uint64_ev__object), (&_tr_write_access_memop_bank_instrumentation_subscribe__object), (&_tr_write_access_memop_instrumentation_order__object), (&_tr_write_access_memop_int_register__object), (&_tr_write_access_memop_io_memory__object), (&_tr_write_access_memop_register_view__object), (&_tr_write_access_memop_register_view_catalog__object), (&_tr_write_access_memop__object)};
static void _startup_calls(void)
{
}
static void _init_data_objs(test_t *_dev)
{
    #line 274 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->_has_state_callbacks = 0;
    #line 17606 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
    #line 273 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->_issuing_state_callbacks = 0;
    #line 17609 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
}

void
hard_reset_test(test_t *_obj)
{
    test_t *_dev UNUSED = (test_t *)_obj;

    if (_DML_M_hard_reset(_dev))
    SIM_LOG_ERROR(&_dev->obj, 0, "Uncaught DML exception");
}

void
soft_reset_test(test_t *_obj)
{
    test_t *_dev UNUSED = (test_t *)_obj;

    if (_DML_M_soft_reset(_dev))
    SIM_LOG_ERROR(&_dev->obj, 0, "Uncaught DML exception");
}

/* init */
static bool _DML_M_init(test_t *_dev)
#line 429 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
{
    #line 429 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
    {
        int8 v1803_i1 UNUSED  = 0;
        #line 433 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
        if (_DML_M_p(_dev))
        #line 433 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
        return 1;
        if (_DML_M_m(_dev))
        #line 434 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
        return 1;
        if (_DML_M_pp__m(_dev, 0))
        #line 435 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
        return 1;
        int v1803_i UNUSED  = 0;
        {
            #line 437 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
            int v1809__ret_i UNUSED  = 0;
            #line 437 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
            if (_DML_M_o(_dev, &v1809__ret_i))
            #line 437 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
            return 1;
            #line 437 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
            v1803_i = v1809__ret_i;
            #line 17657 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
        }
        #line 438 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
        {
            #line 438 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
            void  *const v1810_x UNUSED  = NULL;
            #line 438 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
        }
        SIM_LOG_INFO(1, &_dev->obj, 0, "%lld %lld %lld", (uint64 )_dev->au, (uint64 )_dev->b.r6, (uint64 )_dev->b.r.f);
        #line 448 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
        v1803_i = 3;
        v1803_i = 0;
        v1803_i = 1;
        #line 454 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
        if (_dev->b.r6 == 5)
        #line 454 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
        _dev->b.r6 = 3;
        #line 17674 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
        else
        #line 454 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
        if (_dev->b2.r3 == 5)
        #line 454 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
        _dev->b2.r3 = 3;
        #line 17680 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
        else
        #line 454 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
        {
            #line 454 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
        }
        _dev->b.r6 = 4;
        #line 455 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
        _dev->b2.r3 = 4;
        #line 457 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
        if (_dev->b.r.f3 ? _dev->b.r.f2[0] && !_dev->b.r.f2[2] : 0)
        {
            #line 17692 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
        }
        #line 459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
        if (_dev->c.signal != NULL)
        {
            #line 460 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
            if (!(((_dev->c.signal)->signal_lower != NULL)))
            (_dev->c.signal)->signal_raise(_dev->c.obj);
            #line 460 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
        }
        #line 465 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
        {
            #line 465 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
            void  *v1829_data UNUSED  = NULL;
            #line 1887 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 1887 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                void  *v1831_data UNUSED  = v1829_data;
                #line 1912 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (SIM_object_clock(&_dev->obj) == (NULL))
                #line 1912 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    SIM_LOG_ERROR(&_dev->obj, 0, "simple_ev.post(): The 'queue' attribute is not set, not posting the event");
                    #line 1915 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    if (_DML_M_simple_ev__destroy(_dev, v1831_data))
                    #line 1915 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    return 1;
                }
                #line 1916 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                else
                {
                    #line 1917 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    conf_object_t *v1836_queue UNUSED  = SIM_object_clock(&_dev->obj);
                    #line 1917 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    void  *v1836_data UNUSED  = v1831_data;
                    #line 1921 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    {
                        #line 1927 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        SIM_event_post_cycle(v1836_queue, _send_now_evclass_115, &_dev->obj, 1, v1836_data);
                        #line 1934 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        sim_exception_t v1837_exc UNUSED  = SIM_clear_exception();
                        if (v1837_exc != 0)
                        #line 1935 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        {
                            SIM_LOG_ERROR(&_dev->obj, 0, "simple_ev: Error posting event on %s: %s", SIM_object_name(v1836_queue), SIM_last_error());
                            #line 1938 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                            if (_DML_M_simple_ev__destroy(_dev, v1836_data))
                            #line 1938 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                            return 1;
                        }
                    }
                    #line 1917 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 1887 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            #line 465 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
        }
        bool v1803_posted UNUSED  = 0;
        {
            #line 467 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
            bool v1840__ret_truth UNUSED  = 0;
            #line 467 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
            if (_DML_M_simple_ev__posted(_dev, NULL, &v1840__ret_truth))
            #line 467 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
            return 1;
            #line 467 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
            v1803_posted = v1840__ret_truth;
            #line 17759 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
        }
        #line 468 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
        uint64 v1803_next UNUSED  = 0;
        {
            #line 469 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
            cycles_t v1841__ret_when UNUSED  = 0;
            #line 469 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
            if (_DML_M_simple_ev__next(_dev, NULL, &v1841__ret_when))
            #line 469 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
            return 1;
            #line 469 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
            v1803_next = v1841__ret_when;
            #line 17772 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
        }
        #line 470 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
        if (_DML_M_simple_ev__remove(_dev, NULL))
        #line 470 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
        return 1;
        #line 472 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
        {
            #line 472 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
            void  *v1843_data UNUSED  = (void  *)91;
            #line 1887 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 1887 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                void  *v1845_data UNUSED  = v1843_data;
                #line 1912 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (SIM_object_clock(&_dev->obj) == (NULL))
                #line 1912 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    SIM_LOG_ERROR(&_dev->obj, 0, "uint64_ev.post(): The 'queue' attribute is not set, not posting the event");
                    #line 1915 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    if (_DML_M_uint64_ev__destroy(_dev, v1845_data))
                    #line 1915 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    return 1;
                }
                #line 1916 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                else
                {
                    #line 1917 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    conf_object_t *v1850_queue UNUSED  = SIM_object_clock(&_dev->obj);
                    #line 1917 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    void  *v1850_data UNUSED  = v1845_data;
                    #line 1921 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    {
                        #line 1930 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        SIM_event_post_time(v1850_queue, _send_now_evclass_117, &_dev->obj, 1, v1850_data);
                        #line 1934 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        sim_exception_t v1851_exc UNUSED  = SIM_clear_exception();
                        if (v1851_exc != 0)
                        #line 1935 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        {
                            SIM_LOG_ERROR(&_dev->obj, 0, "uint64_ev: Error posting event on %s: %s", SIM_object_name(v1850_queue), SIM_last_error());
                            #line 1938 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                            if (_DML_M_uint64_ev__destroy(_dev, v1850_data))
                            #line 1938 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                            return 1;
                        }
                    }
                    #line 1917 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 1887 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            #line 472 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
        }
        {
            #line 473 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
            bool v1854__ret_truth UNUSED  = 0;
            #line 473 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
            if (_DML_M_uint64_ev__posted(_dev, (void  *)0, &v1854__ret_truth))
            #line 473 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
            return 1;
            #line 473 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
            v1803_posted = v1854__ret_truth;
            #line 17834 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
        }
        #line 474 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
        {
            #line 474 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
            double v1855__ret_when UNUSED  = 0x0.0p+0;
            #line 474 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
            if (_DML_M_uint64_ev__next(_dev, (void  *)74, &v1855__ret_when))
            #line 474 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
            return 1;
            #line 474 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
            v1803_next = v1855__ret_when;
            #line 17846 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
        }
        #line 475 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
        if (_DML_M_uint64_ev__remove(_dev, (void  *)4ULL))
        #line 475 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
        return 1;
    }
    #line 476 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
    return 0;
    #line 476 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
}
#line 17857 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* uint64_ev.remove */
static bool _DML_M_uint64_ev__remove(test_t *_dev, void  *data)
#line 1892 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    {
        #line 1893 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        void  *v1859_data UNUSED  = data;
        #line 1948 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        SIM_event_cancel_time(&_dev->obj, _send_now_evclass_117, &_dev->obj, DML_pointer_eq, v1859_data);
        #line 1893 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    return 0;
    #line 1894 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 17873 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* uint64_ev.next */
static bool _DML_M_uint64_ev__next(test_t *_dev, void  *data, double *when)
#line 1896 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1896 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    double v1861_when UNUSED  = 0x0.0p+0;
    {
        #line 1897 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        void  *v1863_data UNUSED  = data;
        #line 1995 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        double v1863_when UNUSED  = 0x0.0p+0;
        #line 1997 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v1863_when = SIM_event_find_next_time(&_dev->obj, _send_now_evclass_117, &_dev->obj, DML_pointer_eq, v1863_data);
        #line 1995 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v1861_when = v1863_when;
        #line 1897 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    *when = v1861_when;
    #line 1898 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1898 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 17897 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* uint64_ev.posted */
static bool _DML_M_uint64_ev__posted(test_t *_dev, void  *data, bool *truth)
#line 1889 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1889 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool v1865_truth UNUSED  = 0;
    {
        #line 1890 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        void  *v1867_data UNUSED  = data;
        #line 2004 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        bool v1867_truth UNUSED  = 0;
        #line 2009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            cycles_t v1869_when UNUSED  = SIM_event_find_next_cycle(&_dev->obj, _send_now_evclass_117, &_dev->obj, DML_pointer_eq, v1867_data);
            #line 2013 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v1867_truth = v1869_when >= 0;
        }
        #line 2004 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v1865_truth = v1867_truth;
        #line 1890 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    *truth = v1865_truth;
    #line 1891 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1891 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 17925 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* simple_ev.remove */
static bool _DML_M_simple_ev__remove(test_t *_dev, void  *data)
#line 1892 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    {
        #line 1893 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        void  *v1872_data UNUSED  = data;
        #line 1948 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        SIM_event_cancel_time(&_dev->obj, _send_now_evclass_115, &_dev->obj, DML_pointer_eq, v1872_data);
        #line 1893 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    return 0;
    #line 1894 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 17941 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* simple_ev.next */
static bool _DML_M_simple_ev__next(test_t *_dev, void  *data, cycles_t *when)
#line 1900 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1900 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    cycles_t v1874_when UNUSED  = 0;
    {
        #line 1901 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        void  *v1876_data UNUSED  = data;
        #line 1990 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        cycles_t v1876_when UNUSED  = 0;
        #line 1992 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v1876_when = SIM_event_find_next_cycle(&_dev->obj, _send_now_evclass_115, &_dev->obj, DML_pointer_eq, v1876_data);
        #line 1990 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v1874_when = v1876_when;
        #line 1901 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    *when = v1874_when;
    #line 1902 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1902 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 17965 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* simple_ev.posted */
static bool _DML_M_simple_ev__posted(test_t *_dev, void  *data, bool *truth)
#line 1889 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1889 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool v1878_truth UNUSED  = 0;
    {
        #line 1890 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        void  *v1880_data UNUSED  = data;
        #line 2004 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        bool v1880_truth UNUSED  = 0;
        #line 2009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            cycles_t v1882_when UNUSED  = SIM_event_find_next_cycle(&_dev->obj, _send_now_evclass_115, &_dev->obj, DML_pointer_eq, v1880_data);
            #line 2013 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v1880_truth = v1882_when >= 0;
        }
        #line 2004 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v1878_truth = v1880_truth;
        #line 1890 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    *truth = v1878_truth;
    #line 1891 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1891 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 17993 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* o */
static bool _DML_M_o(test_t *_dev, int *i)
#line 210 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
{
    #line 210 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
    int v1883_i UNUSED  = 0;
    {
        #line 211 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
        int v1885__ret_i UNUSED  = 0;
        #line 211 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
        if (_DML_M_templates__t__o(_dev, &v1885__ret_i))
        #line 211 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
        return 1;
        #line 211 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
        v1883_i = v1885__ret_i;
        #line 18010 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
    }
    #line 212 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
    *i = v1883_i;
    #line 212 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
    return 0;
    #line 212 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
}
#line 18018 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* templates__t__o */
static bool _DML_M_templates__t__o(test_t *_dev, int *i)
#line 173 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
{
    #line 173 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
    int v1886_i UNUSED  = 0;
    if (_DML_M_p(_dev))
    #line 174 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
    return 1;
    if (_DML_M_p(_dev))
    #line 175 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
    return 1;
    if (SIM_object_clock(&_dev->obj) == NULL)
        #line 176 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
        SIM_log_error(&_dev->obj, 0, "Attribute 'queue' is not set, ignoring delayed call");
        #line 176 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
    else {
        #line 176 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
        _simple_event_data_t *_data = MM_ZALLOC(1, _simple_event_data_t);
        #line 176 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
        _identity_t *_event_domains = MM_MALLOC(1, _identity_t);
        #line 176 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
        _event_domains[0] = ((_identity_t) {.id = 1, .encoded_index = 0});
        #line 176 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
        _data->no_domains = 1;
        #line 176 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
        _data->domains = _event_domains;
        #line 176 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
        SIM_event_post_time(SIM_object_clock(&_dev->obj), _evclass_p, &_dev->obj, 0x1.4cccccccccccdp+0 + 0x1.3333333333333p-2, (lang_void *)_data);
        #line 176 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
    }
    if (SIM_object_clock(&_dev->obj) == NULL)
        #line 177 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
        SIM_log_error(&_dev->obj, 0, "Attribute 'queue' is not set, ignoring delayed call");
        #line 177 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
    else {
        #line 177 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
        _simple_event_data_t *_data = MM_ZALLOC(1, _simple_event_data_t);
        #line 177 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
        _identity_t *_event_domains = MM_MALLOC(1, _identity_t);
        #line 177 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
        _event_domains[0] = ((_identity_t) {.id = 1, .encoded_index = 0});
        #line 177 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
        _data->no_domains = 1;
        #line 177 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
        _data->domains = _event_domains;
        #line 177 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
        SIM_event_post_time(SIM_object_clock(&_dev->obj), _evclass_p, &_dev->obj, 0x1.2666666666666p+1, (lang_void *)_data);
        #line 177 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
    }
    *i = v1886_i;
    #line 178 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
    return 0;
    #line 178 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
}
#line 18075 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* pp.m */
static bool _DML_M_pp__m(test_t *_dev, int jjj)
#line 146 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
{
    #line 150 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
    return 0;
    #line 150 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
}
#line 18085 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* m */
static bool _DML_M_m(test_t *_dev)
#line 202 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
{
    if (_DML_M_templates__t__m(_dev))
    #line 203 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
    return 1;
    SIM_LOG_INFO(1, &_dev->obj, 0, "foo");
    SIM_LOG_SPEC_VIOLATION(3, &_dev->obj, 0, "bar");
    SIM_LOG_UNIMPLEMENTED(1, &_dev->obj, 0, "baaz");
    SIM_LOG_CRITICAL(&_dev->obj, 0, "quux");
    return 0;
    #line 208 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
}
#line 18101 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* templates__t__m */
static bool _DML_M_templates__t__m(test_t *_dev)
#line 167 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
{
    #line 167 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
    {
        int v1896_i UNUSED  = 0;
        {
            #line 169 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
            int v1897__ret_i UNUSED  = 0;
            #line 169 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
            if (_DML_M_o(_dev, &v1897__ret_i))
            #line 169 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
            return 1;
            #line 169 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
            v1896_i = v1897__ret_i;
            #line 18119 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
        }
        #line 170 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
        {
            #line 170 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
            int v1898__ret_i UNUSED  = 0;
            #line 170 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
            int v1898__ret_e UNUSED  = 0;
            #line 170 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
            if (_DML_M_mo(_dev, &v1898__ret_i, &v1898__ret_e))
            #line 170 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
            return 1;
            #line 170 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
            v1896_i = v1898__ret_i;
            #line 170 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
            v1896_i = v1898__ret_e;
            #line 18135 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
        }
        #line 171 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
    }
    #line 171 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
    return 0;
    #line 171 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
}
#line 18143 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* mo */
static bool _DML_M_mo(test_t *_dev, int *i, int *e)
#line 241 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
{
    #line 241 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
    int v1899_i UNUSED  = 0;
    #line 241 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
    int v1899_e UNUSED  = 0;
    v1899_i = 3;
    v1899_e = 4;
    if (v1899_i == 3)
    goto exit174;
exit174: ;
    #line 246 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
    *i = v1899_i;
    #line 246 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
    *e = v1899_e;
    #line 246 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
    return 0;
    #line 246 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
}
#line 18166 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* p */
static bool _DML_M_p(test_t *_dev)
#line 214 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
{
    return 0;
    #line 215 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
}
#line 18175 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* write_access_memop.register_view_catalog.register_offsets */
static bool _DML_M_write_access_memop__register_view_catalog__register_offsets(test_t *_dev, attr_value_t *ret)
#line 1138 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1138 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v1903_ret UNUSED ;
    #line 1138 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v1903_ret, 0, sizeof(attr_value_t ));
    #line 1138 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        uint64 v1904_table_size UNUSED  = 0;
        {
            #line 1140 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint32 v1905__ret_num UNUSED  = 0;
            #line 1140 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (_DML_M_write_access_memop__register_view__number_of_registers(_dev, &v1905__ret_num))
            #line 1140 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            return 1;
            #line 1140 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v1904_table_size = v1905__ret_num;
            #line 18197 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
        }
        #line 1141 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v1903_ret = SIM_alloc_attr_list(v1904_table_size);
        int v1904_i UNUSED  = 0;
        for (v1904_i = 0; v1904_i < v1904_table_size; (v1904_i)++)
        #line 1143 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            attr_value_t v1906_full_info UNUSED ;
            #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                attr_value_t v1907__ret_info UNUSED ;
                #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                memset((void *)&v1907__ret_info, 0, sizeof(attr_value_t ));
                #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_write_access_memop__register_view__register_info(_dev, v1904_i, &v1907__ret_info))
                #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                return 1;
                #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v1906_full_info = v1907__ret_info;
                #line 18218 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
            }
            #line 1148 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            SIM_attr_list_set_item(&v1903_ret, v1904_i, SIM_attr_copy(SIM_attr_list_item(v1906_full_info, 3)));
            SIM_attr_free(&v1906_full_info);
        }
    }
    #line 1151 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *ret = v1903_ret;
    #line 1151 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1151 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 18231 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* write_access_memop.register_view_catalog.register_names */
static bool _DML_M_write_access_memop__register_view_catalog__register_names(test_t *_dev, attr_value_t *ret)
#line 1124 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1124 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v1908_ret UNUSED ;
    #line 1124 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v1908_ret, 0, sizeof(attr_value_t ));
    #line 1124 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        uint64 v1909_table_size UNUSED  = 0;
        {
            #line 1126 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint32 v1910__ret_num UNUSED  = 0;
            #line 1126 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (_DML_M_write_access_memop__register_view__number_of_registers(_dev, &v1910__ret_num))
            #line 1126 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            return 1;
            #line 1126 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v1909_table_size = v1910__ret_num;
            #line 18253 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
        }
        #line 1127 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v1908_ret = SIM_alloc_attr_list(v1909_table_size);
        int v1909_i UNUSED  = 0;
        for (v1909_i = 0; v1909_i < v1909_table_size; (v1909_i)++)
        #line 1129 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            attr_value_t v1911_full_info UNUSED ;
            #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                attr_value_t v1912__ret_info UNUSED ;
                #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                memset((void *)&v1912__ret_info, 0, sizeof(attr_value_t ));
                #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_write_access_memop__register_view__register_info(_dev, v1909_i, &v1912__ret_info))
                #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                return 1;
                #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v1911_full_info = v1912__ret_info;
                #line 18274 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
            }
            #line 1134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            SIM_attr_list_set_item(&v1908_ret, v1909_i, SIM_attr_copy(SIM_attr_list_item(v1911_full_info, 0)));
            SIM_attr_free(&v1911_full_info);
        }
    }
    #line 1137 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *ret = v1908_ret;
    #line 1137 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1137 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 18287 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* write_access_memop.register_view.set_register_value */
static bool _DML_M_write_access_memop__register_view__set_register_value(test_t *_dev, uint32 reg, uint64 val)
#line 1105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v1914_args UNUSED ;
        #line 1106 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v1914_args, 0, sizeof(attr_value_t ));
        #line 1116 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v1914_args = SIM_make_attr_list(8, SIM_make_attr_string("test"), SIM_make_attr_string("write_access_memop"), SIM_make_attr_string("write_access_memop"), SIM_make_attr_uint64(reg), SIM_make_attr_object(&_dev->obj), SIM_make_attr_uint64(0), SIM_make_attr_boolean(1), SIM_make_attr_uint64(val));
        #line 1118 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        VT_call_python_module_function("register_view", "set_register_value", &v1914_args);
        #line 1120 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        SIM_attr_free(&v1914_args);
    }
    #line 1121 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1121 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 18309 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* write_access_memop.register_view.register_info */
static bool _DML_M_write_access_memop__register_view__register_info(test_t *_dev, uint32 reg, attr_value_t *info)
#line 1072 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1072 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v1915_info UNUSED ;
    #line 1072 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v1915_info, 0, sizeof(attr_value_t ));
    #line 1072 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v1916_args UNUSED ;
        #line 1073 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v1916_args, 0, sizeof(attr_value_t ));
        #line 1078 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v1916_args = SIM_make_attr_list(3, SIM_make_attr_string("test"), SIM_make_attr_string("write_access_memop"), SIM_make_attr_uint64(reg));
        #line 1082 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v1915_info = VT_call_python_module_function("register_view", "register_info", &v1916_args);
        SIM_attr_free(&v1916_args);
    }
    #line 1084 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *info = v1915_info;
    #line 1084 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1084 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 18336 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* write_access_memop.register_view.number_of_registers */
static bool _DML_M_write_access_memop__register_view__number_of_registers(test_t *_dev, uint32 *num)
#line 1056 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1056 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint32 v1917_num UNUSED  = 0;
    #line 1056 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v1918_args UNUSED ;
        #line 1057 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v1918_args, 0, sizeof(attr_value_t ));
        #line 1061 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v1918_args = SIM_make_attr_list(2, SIM_make_attr_string("test"), SIM_make_attr_string("write_access_memop"));
        #line 1063 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v1918_ret UNUSED ;
        #line 1063 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v1918_ret, 0, sizeof(attr_value_t ));
        #line 1066 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v1918_ret = VT_call_python_module_function("register_view", "number_of_registers", &v1918_args);
        SIM_attr_free(&v1918_args);
        #line 1069 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v1917_num = SIM_attr_integer(v1918_ret);
        SIM_attr_free(&v1918_ret);
    }
    #line 1071 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *num = v1917_num;
    #line 1071 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1071 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 18368 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* write_access_memop.register_view.get_register_value */
static bool _DML_M_write_access_memop__register_view__get_register_value(test_t *_dev, uint32 reg, uint64 *val)
#line 1085 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1085 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint64 v1919_val UNUSED  = 0;
    #line 1085 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v1920_args UNUSED ;
        #line 1086 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v1920_args, 0, sizeof(attr_value_t ));
        #line 1095 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v1920_args = SIM_make_attr_list(7, SIM_make_attr_string("test"), SIM_make_attr_string("write_access_memop"), SIM_make_attr_string("write_access_memop"), SIM_make_attr_uint64(reg), SIM_make_attr_object(&_dev->obj), SIM_make_attr_uint64(0), SIM_make_attr_boolean(1));
        #line 1097 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v1920_ret UNUSED ;
        #line 1097 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v1920_ret, 0, sizeof(attr_value_t ));
        #line 1099 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v1920_ret = VT_call_python_module_function("register_view", "get_register_value", &v1920_args);
        SIM_attr_free(&v1920_args);
        #line 1102 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v1919_val = SIM_attr_integer(v1920_ret);
        SIM_attr_free(&v1920_ret);
    }
    #line 1104 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *val = v1919_val;
    #line 1104 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1104 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 18400 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* write_access_memop.register_view.description */
static bool _DML_M_write_access_memop__register_view__description(test_t *_dev, char const **desc)
#line 1026 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1026 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    char const *v1921_desc UNUSED  = NULL;
    #line 1026 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v1922_args UNUSED ;
        #line 1027 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v1922_args, 0, sizeof(attr_value_t ));
        #line 1031 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v1922_args = SIM_make_attr_list(2, SIM_make_attr_string("test"), SIM_make_attr_string("write_access_memop"));
        #line 1033 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v1922_ret UNUSED ;
        #line 1033 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v1922_ret, 0, sizeof(attr_value_t ));
        #line 1036 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v1922_ret = VT_call_python_module_function("register_view", "description", &v1922_args);
        SIM_attr_free(&v1922_args);
        v1921_desc = SIM_attr_string(v1922_ret);
    }
    #line 1039 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *desc = v1921_desc;
    #line 1039 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1039 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 18430 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* write_access_memop.register_view.big_endian_bitorder */
static bool _DML_M_write_access_memop__register_view__big_endian_bitorder(test_t *_dev, bool *big_endian)
#line 1040 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1040 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool v1923_big_endian UNUSED  = 0;
    #line 1040 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v1924_args UNUSED ;
        #line 1041 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v1924_args, 0, sizeof(attr_value_t ));
        #line 1045 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v1924_args = SIM_make_attr_list(2, SIM_make_attr_string("test"), SIM_make_attr_string("write_access_memop"));
        #line 1047 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v1924_ret UNUSED ;
        #line 1047 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v1924_ret, 0, sizeof(attr_value_t ));
        #line 1050 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v1924_ret = VT_call_python_module_function("register_view", "big_endian_bitorder", &v1924_args);
        SIM_attr_free(&v1924_args);
        #line 1053 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v1923_big_endian = SIM_attr_boolean(v1924_ret);
        SIM_attr_free(&v1924_ret);
    }
    #line 1055 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *big_endian = v1923_big_endian;
    #line 1055 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1055 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 18462 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* write_access_memop.io_memory.operation */
static bool _DML_M_write_access_memop__io_memory__operation(test_t *_dev, generic_transaction_t *mem_op, map_info_t map_info, exception_type_t *ex)
#line 876 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 876 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    exception_type_t v1925_ex UNUSED  = 0;
    v1925_ex = 0x401;
    #line 879 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_write_access_memop__access(_dev, mem_op, SIM_get_mem_op_physical_address(mem_op) - map_info.base + map_info.start, SIM_get_mem_op_size(mem_op)))
    #line 879 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    goto throw38;
    #line 884 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (false) throw38:
    #line 884 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v1925_ex = 0x407;
    *ex = v1925_ex;
    #line 885 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 885 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 18484 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* write_access_memop.access */
static bool _DML_M_write_access_memop__access(test_t *_dev, generic_transaction_t *memop, physical_address_t offset, physical_address_t size)
#line 449 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    if (size > 8)
    #line 450 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        SIM_LOG_ERROR(_dev->write_access_memop._obj, 0, "Oversized access to %s", "write_access_memop");
        return 1;
    }
    if (SIM_mem_op_is_read(memop))
    {
        #line 455 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        generic_transaction_t *v1932_memop UNUSED  = memop;
        #line 455 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        physical_address_t v1932_offset UNUSED  = offset;
        #line 455 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        physical_address_t v1932_size UNUSED  = size;
        #line 487 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            bool v1933_success UNUSED  = 0;
            uint64 v1933_val UNUSED  = 0;
            {
                #line 490 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                bool v1934__ret_success UNUSED  = 0;
                #line 490 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint64 v1934__ret_readvalue UNUSED  = 0;
                #line 490 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_write_access_memop__read_access(_dev, v1932_memop, v1932_offset, v1932_size, &v1934__ret_success, &v1934__ret_readvalue))
                #line 490 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                return 1;
                #line 490 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v1933_success = v1934__ret_success;
                #line 490 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v1933_val = v1934__ret_readvalue;
                #line 18521 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
            }
            #line 491 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (!v1933_success)
            {
                #line 617 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                bool v1936_success UNUSED  = 0;
                #line 617 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint64 v1936_value UNUSED  = 0;
                #line 619 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v1936_success = 0;
                #line 617 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v1933_success = v1936_success;
                #line 617 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v1933_val = v1936_value;
                #line 492 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            #line 494 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (!v1933_success)
            {
                #line 495 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                generic_transaction_t *v1939_memop UNUSED  = v1932_memop;
                #line 495 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                physical_address_t v1939_offset UNUSED  = v1932_offset;
                #line 495 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                physical_address_t v1939_size UNUSED  = v1932_size;
                #line 762 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                SIM_LOG_INFO(4, _dev->write_access_memop._obj, 0, "Missed in bank %s", "write_access_memop");
                #line 768 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                _DML_M_write_access_memop__log_miss(_dev, v1939_memop, v1939_offset, v1939_size);
                return 1;
                #line 495 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            else
            {
                #line 497 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                generic_transaction_t *v1944_memop UNUSED  = v1932_memop;
                #line 497 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint64 v1944_val UNUSED  = v1933_val;
                #line 502 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 502 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    generic_transaction_t *v1946_memop UNUSED  = v1944_memop;
                    #line 502 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint64 v1946_value UNUSED  = v1944_val;
                    #line 478 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    SIM_set_mem_op_value_le(v1946_memop, v1946_value);
                    #line 502 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 497 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            #line 499 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 455 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    else
    #line 456 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        uint64 v1948_writeval UNUSED  = 0;
        {
            #line 458 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            generic_transaction_t *v1949_memop UNUSED  = memop;
            #line 463 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint64 v1949_writeval UNUSED  = 0;
            #line 467 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v1949_writeval = SIM_get_mem_op_value_le(v1949_memop);
            #line 463 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v1948_writeval = v1949_writeval;
            #line 458 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 111 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting-common.dml"
        SIM_LOG_INFO(1, _dev->write_access_memop._obj, 0, "hello");
        #line 460 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    return 0;
    #line 461 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 18598 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* write_access_memop.log_miss */
static void  _DML_M_write_access_memop__log_miss(test_t *_dev, generic_transaction_t *memop, physical_address_t offset, physical_address_t size)
#line 774 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    if (SIM_get_mem_op_inquiry(memop))
    goto exit193;
    if (SIM_mem_op_is_read(memop))
    SIM_LOG_SPEC_VIOLATION(1, _dev->write_access_memop._obj, Register_Read, "%lld byte read access at offset %#llx%s (addr %#llx) outside registers or misaligned access", (uint64 )size, (uint64 )offset, " in write_access_memop", (uint64 )SIM_get_mem_op_physical_address(memop));
    #line 783 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    else
    SIM_LOG_SPEC_VIOLATION(1, _dev->write_access_memop._obj, Register_Write, "%lld byte write access at offset %#llx%s (addr %#llx) outside registers or misaligned access", (uint64 )size, (uint64 )offset, " in write_access_memop", (uint64 )SIM_get_mem_op_physical_address(memop));
    #line 789 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
exit193: ;
    #line 789 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return;
    #line 789 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 18617 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* write_access_memop.read_access */
static bool _DML_M_write_access_memop__read_access(test_t *_dev, generic_transaction_t *memop, physical_address_t offset, physical_address_t size, bool *success, uint64 *readvalue)
#line 522 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 522 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool v1955_success UNUSED  = 0;
    #line 522 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint64 v1955_readvalue UNUSED  = 0;
    #line 522 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        conf_object_t *v1956_bank_obj UNUSED  = NULL;
        v1956_bank_obj = _DML_M_write_access_memop___non_anonymous_bank_obj(_dev);
        #line 526 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        bool v1956_inquiry UNUSED  = SIM_get_mem_op_inquiry(memop);
        bool v1956_inquiry_override UNUSED  = 0;
        conf_object_t *v1956_ini UNUSED  = SIM_get_mem_op_initiator(memop);
        if (!v1956_inquiry)
        #line 529 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            #line 532 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            _callback_before_read(v1956_bank_obj, v1956_ini, &v1956_inquiry_override, &offset, size, &_dev->write_access_memop._connections, &_dev->write_access_memop._before_read_callbacks);
            if (v1956_inquiry_override)
            #line 533 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 535 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                SIM_set_mem_op_inquiry(memop, 1);
                v1956_inquiry = 1;
            }
        }
        {
            uint8 v1960_accessed_size UNUSED  = 0;
            {
                #line 541 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint8 v1961__ret_consumed_size UNUSED  = 0;
                #line 541 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint64 v1961__ret_readvalue UNUSED  = 0;
                #line 541 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_write_access_memop___read_one_reg(_dev, memop, offset, size, &v1961__ret_consumed_size, &v1961__ret_readvalue))
                #line 541 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                return 1;
                #line 541 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v1960_accessed_size = v1961__ret_consumed_size;
                #line 541 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v1955_readvalue = v1961__ret_readvalue;
                #line 18663 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
            }
            #line 543 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v1955_success = v1960_accessed_size == size;
            if (!v1956_inquiry || v1956_inquiry_override)
            #line 547 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            _callback_after_read(v1956_bank_obj, v1956_ini, &offset, size, &v1955_readvalue, &v1955_success, &_dev->write_access_memop._connections, &_dev->write_access_memop._after_read_callbacks);
            #line 549 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (v1956_inquiry_override)
            SIM_set_mem_op_inquiry(memop, 0);
            #line 552 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            goto exit194;
        }
        #line 601 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 601 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
exit194: ;
    #line 601 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *success = v1955_success;
    #line 601 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *readvalue = v1955_readvalue;
    #line 601 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 601 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 18688 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* write_access_memop._read_one_reg */
static bool _DML_M_write_access_memop___read_one_reg(test_t *_dev, generic_transaction_t *memop, uint64 offset, int64 access_size, uint8 *consumed_size, uint64 *readvalue)
#line 605 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 18694 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
    bool v1965_success UNUSED  = 0;
    {
        uint64 v1966__ret_readvalue UNUSED  = 0LL;
        v1965_success = _DML_M_write_access_memop___unmapped_read_access(_dev, memop, (uint64 )(offset), (uint64 )(access_size), &v1966__ret_readvalue);
        *readvalue = v1966__ret_readvalue;
    }
    *consumed_size = (uint8 )(v1965_success ? (access_size) : 0LL);
    return 0;
    #line 609 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 18705 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* write_access_memop._unmapped_read_access */
static bool _DML_M_write_access_memop___unmapped_read_access(test_t *_dev, generic_transaction_t *memop, physical_address_t offset, physical_address_t size, uint64 *readvalue)
#line 734 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 731 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool success UNUSED  = 0;
    #line 731 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 731 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        *(readvalue) = 0;
        #line 731 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 746 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    success = 0;
    #line 748 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return success;
    #line 748 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 18725 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* write_access_memop._non_anonymous_bank_obj */
static conf_object_t *_DML_M_write_access_memop___non_anonymous_bank_obj(test_t *_dev)
#line 506 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 506 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    conf_object_t *bank_obj UNUSED  = NULL;
    #line 508 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_dev->write_access_memop._cached_bank_obj == (NULL))
    #line 508 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        char v1973_name[(uint64 )_dml_strlen("write_access_memop") + 6] UNUSED ;
        #line 509 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v1973_name, 0, sizeof(char [(uint64 )_dml_strlen("write_access_memop") + 6]));
        _dml_strcpy(v1973_name, "bank.");
        _dml_strcpy(v1973_name + 5, "write_access_memop");
        _dev->write_access_memop._cached_bank_obj = SIM_object_descendant(&_dev->obj, v1973_name);
    }
    bank_obj = _dev->write_access_memop._cached_bank_obj;
    #line 518 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return bank_obj;
    #line 518 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 18749 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* write_access_memop.int_register.write */
static bool _DML_M_write_access_memop__int_register__write(test_t *_dev, int num, uint64 val)
#line 916 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 18755 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
    return 0;
    #line 924 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 18759 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* write_access_memop.int_register.register_info */
static bool _DML_M_write_access_memop__int_register__register_info(test_t *_dev, int reg, ireg_info_t reqinfo, int *info)
#line 941 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 941 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    int v1974_info UNUSED  = 0;
    v1974_info = 0;
    *info = v1974_info;
    #line 943 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 943 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 18773 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* write_access_memop.int_register.read */
static bool _DML_M_write_access_memop__int_register__read(test_t *_dev, int num, uint64 *val)
#line 905 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 18779 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
    *val = 0ULL;
    return 0;
    #line 914 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 18784 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* write_access_memop.int_register.get_number */
static bool _DML_M_write_access_memop__int_register__get_number(test_t *_dev, char const *name, int *num)
#line 893 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 18790 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
    *num = (int32 )-1LL;
    return 0;
    #line 897 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 18795 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* write_access_memop.int_register.get_name */
static bool _DML_M_write_access_memop__int_register__get_name(test_t *_dev, int num, char const **name)
#line 899 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 18801 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
    *name = NULL;
    return 0;
    #line 903 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 18806 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* write_access_memop.int_register.all_registers */
static bool _DML_M_write_access_memop__int_register__all_registers(test_t *_dev, attr_value_t *vals)
#line 926 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 926 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v1976_vals UNUSED ;
    #line 926 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v1976_vals, 0, sizeof(attr_value_t ));
    #line 926 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 929 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        int v1977_count UNUSED  = 0;
        #line 933 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v1976_vals = SIM_alloc_attr_list(v1977_count);
        v1977_count = 0;
        #line 939 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 939 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *vals = v1976_vals;
    #line 939 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 939 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 18831 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* write_access_memop.instrumentation_order.move_before */
static bool _DML_M_write_access_memop__instrumentation_order__move_before(test_t *_dev, conf_object_t *connection, conf_object_t *before, bool *success)
#line 1018 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1018 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool v1978_success UNUSED  = 0;
    v1978_success = _move_before(connection, before, &_dev->write_access_memop._connections);
    *success = v1978_success;
    #line 1020 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1020 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 18845 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* write_access_memop.instrumentation_order.get_connections */
static bool _DML_M_write_access_memop__instrumentation_order__get_connections(test_t *_dev, attr_value_t *connections)
#line 1014 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1014 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v1980_connections UNUSED ;
    #line 1014 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v1980_connections, 0, sizeof(attr_value_t ));
    v1980_connections = _get_connections(&_dev->write_access_memop._connections);
    *connections = v1980_connections;
    #line 1016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 18861 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* write_access_memop.bank_instrumentation_subscribe.remove_connection_callbacks */
static bool _DML_M_write_access_memop__bank_instrumentation_subscribe__remove_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 1002 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1004 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _remove_connection_callbacks(_DML_M_write_access_memop___non_anonymous_bank_obj(_dev), connection, &_dev->write_access_memop._connections);
    return 0;
    #line 1005 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 18872 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* write_access_memop.bank_instrumentation_subscribe.remove_callback */
static bool _DML_M_write_access_memop__bank_instrumentation_subscribe__remove_callback(test_t *_dev, bank_callback_handle_t callback)
#line 995 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 999 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _remove_callback(callback, &_dev->write_access_memop._connections, &_dev->write_access_memop._before_read_callbacks, &_dev->write_access_memop._after_read_callbacks, &_dev->write_access_memop._before_write_callbacks, &_dev->write_access_memop._after_write_callbacks);
    return 0;
    #line 1000 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 18883 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* write_access_memop.bank_instrumentation_subscribe.register_before_write */
static bool _DML_M_write_access_memop__bank_instrumentation_subscribe__register_before_write(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data, bank_callback_handle_t *handle)
#line 977 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 977 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bank_callback_handle_t v1986_handle UNUSED  = 0;
    #line 981 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v1986_handle = _register_before_write(_DML_M_write_access_memop___non_anonymous_bank_obj(_dev), connection, offset, size, before_write, user_data, &_dev->write_access_memop._connections, &_dev->write_access_memop._before_write_callbacks);
    *handle = v1986_handle;
    #line 982 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 982 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 18898 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* write_access_memop.bank_instrumentation_subscribe.register_before_read */
static bool _DML_M_write_access_memop__bank_instrumentation_subscribe__register_before_read(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data, bank_callback_handle_t *handle)
#line 954 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 954 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bank_callback_handle_t v1988_handle UNUSED  = 0;
    #line 958 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v1988_handle = _register_before_read(_DML_M_write_access_memop___non_anonymous_bank_obj(_dev), connection, offset, size, before_read, user_data, &_dev->write_access_memop._connections, &_dev->write_access_memop._before_read_callbacks);
    *handle = v1988_handle;
    #line 959 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 959 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 18913 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* write_access_memop.bank_instrumentation_subscribe.register_after_write */
static bool _DML_M_write_access_memop__bank_instrumentation_subscribe__register_after_write(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data, bank_callback_handle_t *handle)
#line 988 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 988 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bank_callback_handle_t v1990_handle UNUSED  = 0;
    #line 992 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v1990_handle = _register_after_write(_DML_M_write_access_memop___non_anonymous_bank_obj(_dev), connection, offset, size, after_write, user_data, &_dev->write_access_memop._connections, &_dev->write_access_memop._after_write_callbacks);
    *handle = v1990_handle;
    #line 993 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 993 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 18928 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* write_access_memop.bank_instrumentation_subscribe.register_after_read */
static bool _DML_M_write_access_memop__bank_instrumentation_subscribe__register_after_read(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data, bank_callback_handle_t *handle)
#line 965 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 965 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bank_callback_handle_t v1992_handle UNUSED  = 0;
    #line 969 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v1992_handle = _register_after_read(_DML_M_write_access_memop___non_anonymous_bank_obj(_dev), connection, offset, size, after_read, user_data, &_dev->write_access_memop._connections, &_dev->write_access_memop._after_read_callbacks);
    *handle = v1992_handle;
    #line 970 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 970 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 18943 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* write_access_memop.bank_instrumentation_subscribe.enable_connection_callbacks */
static bool _DML_M_write_access_memop__bank_instrumentation_subscribe__enable_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 1006 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    _enable_connection_callbacks(connection, &_dev->write_access_memop._connections);
    return 0;
    #line 1008 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 18953 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* write_access_memop.bank_instrumentation_subscribe.disable_connection_callbacks */
static bool _DML_M_write_access_memop__bank_instrumentation_subscribe__disable_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 1009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    _disable_connection_callbacks(connection, &_dev->write_access_memop._connections);
    return 0;
    #line 1011 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 18963 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* rw_access.register_view_catalog.register_offsets */
static bool _DML_M_rw_access__register_view_catalog__register_offsets(test_t *_dev, attr_value_t *ret)
#line 1138 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1138 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v1998_ret UNUSED ;
    #line 1138 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v1998_ret, 0, sizeof(attr_value_t ));
    #line 1138 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        uint64 v1999_table_size UNUSED  = 0;
        {
            #line 1140 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint32 v2000__ret_num UNUSED  = 0;
            #line 1140 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (_DML_M_rw_access__register_view__number_of_registers(_dev, &v2000__ret_num))
            #line 1140 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            return 1;
            #line 1140 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v1999_table_size = v2000__ret_num;
            #line 18985 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
        }
        #line 1141 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v1998_ret = SIM_alloc_attr_list(v1999_table_size);
        int v1999_i UNUSED  = 0;
        for (v1999_i = 0; v1999_i < v1999_table_size; (v1999_i)++)
        #line 1143 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            attr_value_t v2001_full_info UNUSED ;
            #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                attr_value_t v2002__ret_info UNUSED ;
                #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                memset((void *)&v2002__ret_info, 0, sizeof(attr_value_t ));
                #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_rw_access__register_view__register_info(_dev, v1999_i, &v2002__ret_info))
                #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                return 1;
                #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v2001_full_info = v2002__ret_info;
                #line 19006 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
            }
            #line 1148 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            SIM_attr_list_set_item(&v1998_ret, v1999_i, SIM_attr_copy(SIM_attr_list_item(v2001_full_info, 3)));
            SIM_attr_free(&v2001_full_info);
        }
    }
    #line 1151 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *ret = v1998_ret;
    #line 1151 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1151 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 19019 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* rw_access.register_view_catalog.register_names */
static bool _DML_M_rw_access__register_view_catalog__register_names(test_t *_dev, attr_value_t *ret)
#line 1124 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1124 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v2003_ret UNUSED ;
    #line 1124 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v2003_ret, 0, sizeof(attr_value_t ));
    #line 1124 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        uint64 v2004_table_size UNUSED  = 0;
        {
            #line 1126 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint32 v2005__ret_num UNUSED  = 0;
            #line 1126 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (_DML_M_rw_access__register_view__number_of_registers(_dev, &v2005__ret_num))
            #line 1126 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            return 1;
            #line 1126 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v2004_table_size = v2005__ret_num;
            #line 19041 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
        }
        #line 1127 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2003_ret = SIM_alloc_attr_list(v2004_table_size);
        int v2004_i UNUSED  = 0;
        for (v2004_i = 0; v2004_i < v2004_table_size; (v2004_i)++)
        #line 1129 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            attr_value_t v2006_full_info UNUSED ;
            #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                attr_value_t v2007__ret_info UNUSED ;
                #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                memset((void *)&v2007__ret_info, 0, sizeof(attr_value_t ));
                #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_rw_access__register_view__register_info(_dev, v2004_i, &v2007__ret_info))
                #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                return 1;
                #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v2006_full_info = v2007__ret_info;
                #line 19062 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
            }
            #line 1134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            SIM_attr_list_set_item(&v2003_ret, v2004_i, SIM_attr_copy(SIM_attr_list_item(v2006_full_info, 0)));
            SIM_attr_free(&v2006_full_info);
        }
    }
    #line 1137 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *ret = v2003_ret;
    #line 1137 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1137 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 19075 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* rw_access.register_view.set_register_value */
static bool _DML_M_rw_access__register_view__set_register_value(test_t *_dev, uint32 reg, uint64 val)
#line 1105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v2009_args UNUSED ;
        #line 1106 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v2009_args, 0, sizeof(attr_value_t ));
        #line 1116 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2009_args = SIM_make_attr_list(8, SIM_make_attr_string("test"), SIM_make_attr_string("rw_access"), SIM_make_attr_string("rw_access"), SIM_make_attr_uint64(reg), SIM_make_attr_object(&_dev->obj), SIM_make_attr_uint64(0), SIM_make_attr_boolean(1), SIM_make_attr_uint64(val));
        #line 1118 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        VT_call_python_module_function("register_view", "set_register_value", &v2009_args);
        #line 1120 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        SIM_attr_free(&v2009_args);
    }
    #line 1121 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1121 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 19097 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* rw_access.register_view.register_info */
static bool _DML_M_rw_access__register_view__register_info(test_t *_dev, uint32 reg, attr_value_t *info)
#line 1072 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1072 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v2010_info UNUSED ;
    #line 1072 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v2010_info, 0, sizeof(attr_value_t ));
    #line 1072 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v2011_args UNUSED ;
        #line 1073 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v2011_args, 0, sizeof(attr_value_t ));
        #line 1078 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2011_args = SIM_make_attr_list(3, SIM_make_attr_string("test"), SIM_make_attr_string("rw_access"), SIM_make_attr_uint64(reg));
        #line 1082 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2010_info = VT_call_python_module_function("register_view", "register_info", &v2011_args);
        SIM_attr_free(&v2011_args);
    }
    #line 1084 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *info = v2010_info;
    #line 1084 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1084 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 19124 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* rw_access.register_view.number_of_registers */
static bool _DML_M_rw_access__register_view__number_of_registers(test_t *_dev, uint32 *num)
#line 1056 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1056 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint32 v2012_num UNUSED  = 0;
    #line 1056 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v2013_args UNUSED ;
        #line 1057 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v2013_args, 0, sizeof(attr_value_t ));
        #line 1061 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2013_args = SIM_make_attr_list(2, SIM_make_attr_string("test"), SIM_make_attr_string("rw_access"));
        #line 1063 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v2013_ret UNUSED ;
        #line 1063 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v2013_ret, 0, sizeof(attr_value_t ));
        #line 1066 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2013_ret = VT_call_python_module_function("register_view", "number_of_registers", &v2013_args);
        SIM_attr_free(&v2013_args);
        #line 1069 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2012_num = SIM_attr_integer(v2013_ret);
        SIM_attr_free(&v2013_ret);
    }
    #line 1071 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *num = v2012_num;
    #line 1071 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1071 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 19156 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* rw_access.register_view.get_register_value */
static bool _DML_M_rw_access__register_view__get_register_value(test_t *_dev, uint32 reg, uint64 *val)
#line 1085 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1085 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint64 v2014_val UNUSED  = 0;
    #line 1085 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v2015_args UNUSED ;
        #line 1086 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v2015_args, 0, sizeof(attr_value_t ));
        #line 1095 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2015_args = SIM_make_attr_list(7, SIM_make_attr_string("test"), SIM_make_attr_string("rw_access"), SIM_make_attr_string("rw_access"), SIM_make_attr_uint64(reg), SIM_make_attr_object(&_dev->obj), SIM_make_attr_uint64(0), SIM_make_attr_boolean(1));
        #line 1097 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v2015_ret UNUSED ;
        #line 1097 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v2015_ret, 0, sizeof(attr_value_t ));
        #line 1099 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2015_ret = VT_call_python_module_function("register_view", "get_register_value", &v2015_args);
        SIM_attr_free(&v2015_args);
        #line 1102 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2014_val = SIM_attr_integer(v2015_ret);
        SIM_attr_free(&v2015_ret);
    }
    #line 1104 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *val = v2014_val;
    #line 1104 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1104 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 19188 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* rw_access.register_view.description */
static bool _DML_M_rw_access__register_view__description(test_t *_dev, char const **desc)
#line 1026 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1026 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    char const *v2016_desc UNUSED  = NULL;
    #line 1026 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v2017_args UNUSED ;
        #line 1027 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v2017_args, 0, sizeof(attr_value_t ));
        #line 1031 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2017_args = SIM_make_attr_list(2, SIM_make_attr_string("test"), SIM_make_attr_string("rw_access"));
        #line 1033 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v2017_ret UNUSED ;
        #line 1033 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v2017_ret, 0, sizeof(attr_value_t ));
        #line 1036 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2017_ret = VT_call_python_module_function("register_view", "description", &v2017_args);
        SIM_attr_free(&v2017_args);
        v2016_desc = SIM_attr_string(v2017_ret);
    }
    #line 1039 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *desc = v2016_desc;
    #line 1039 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1039 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 19218 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* rw_access.register_view.big_endian_bitorder */
static bool _DML_M_rw_access__register_view__big_endian_bitorder(test_t *_dev, bool *big_endian)
#line 1040 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1040 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool v2018_big_endian UNUSED  = 0;
    #line 1040 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v2019_args UNUSED ;
        #line 1041 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v2019_args, 0, sizeof(attr_value_t ));
        #line 1045 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2019_args = SIM_make_attr_list(2, SIM_make_attr_string("test"), SIM_make_attr_string("rw_access"));
        #line 1047 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v2019_ret UNUSED ;
        #line 1047 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v2019_ret, 0, sizeof(attr_value_t ));
        #line 1050 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2019_ret = VT_call_python_module_function("register_view", "big_endian_bitorder", &v2019_args);
        SIM_attr_free(&v2019_args);
        #line 1053 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2018_big_endian = SIM_attr_boolean(v2019_ret);
        SIM_attr_free(&v2019_ret);
    }
    #line 1055 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *big_endian = v2018_big_endian;
    #line 1055 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1055 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 19250 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* rw_access.io_memory.operation */
static bool _DML_M_rw_access__io_memory__operation(test_t *_dev, generic_transaction_t *mem_op, map_info_t map_info, exception_type_t *ex)
#line 876 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 876 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    exception_type_t v2020_ex UNUSED  = 0;
    v2020_ex = 0x401;
    #line 879 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_rw_access__access(_dev, mem_op, SIM_get_mem_op_physical_address(mem_op) - map_info.base + map_info.start, SIM_get_mem_op_size(mem_op)))
    #line 879 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    goto throw39;
    #line 884 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (false) throw39:
    #line 884 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v2020_ex = 0x407;
    *ex = v2020_ex;
    #line 885 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 885 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 19272 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* rw_access.access */
static bool _DML_M_rw_access__access(test_t *_dev, generic_transaction_t *memop, physical_address_t offset, physical_address_t size)
#line 449 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    if (size > 8)
    #line 450 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        SIM_LOG_ERROR(_dev->rw_access._obj, 0, "Oversized access to %s", "rw_access");
        return 1;
    }
    if (SIM_mem_op_is_read(memop))
    {
        #line 455 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        generic_transaction_t *v2027_memop UNUSED  = memop;
        #line 455 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        physical_address_t v2027_offset UNUSED  = offset;
        #line 455 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        physical_address_t v2027_size UNUSED  = size;
        #line 487 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            bool v2028_success UNUSED  = 0;
            uint64 v2028_val UNUSED  = 0;
            {
                #line 490 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                bool v2029__ret_success UNUSED  = 0;
                #line 490 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint64 v2029__ret_value UNUSED  = 0;
                #line 490 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_rw_access__read_access(_dev, v2027_memop, v2027_offset, v2027_size, &v2029__ret_success, &v2029__ret_value))
                #line 490 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                return 1;
                #line 490 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v2028_success = v2029__ret_success;
                #line 490 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v2028_val = v2029__ret_value;
                #line 19309 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
            }
            #line 491 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (!v2028_success)
            {
                #line 617 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                bool v2031_success UNUSED  = 0;
                #line 617 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint64 v2031_value UNUSED  = 0;
                #line 619 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v2031_success = 0;
                #line 617 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v2028_success = v2031_success;
                #line 617 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v2028_val = v2031_value;
                #line 492 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            #line 494 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (!v2028_success)
            {
                #line 495 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                generic_transaction_t *v2034_memop UNUSED  = v2027_memop;
                #line 495 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                physical_address_t v2034_offset UNUSED  = v2027_offset;
                #line 495 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                physical_address_t v2034_size UNUSED  = v2027_size;
                #line 762 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                SIM_LOG_INFO(4, _dev->rw_access._obj, 0, "Missed in bank %s", "rw_access");
                #line 768 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                _DML_M_rw_access__log_miss(_dev, v2034_memop, v2034_offset, v2034_size);
                return 1;
                #line 495 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            else
            {
                #line 497 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                generic_transaction_t *v2039_memop UNUSED  = v2027_memop;
                #line 497 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint64 v2039_val UNUSED  = v2028_val;
                #line 502 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 502 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    generic_transaction_t *v2041_memop UNUSED  = v2039_memop;
                    #line 502 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint64 v2041_value UNUSED  = v2039_val;
                    #line 478 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    SIM_set_mem_op_value_le(v2041_memop, v2041_value);
                    #line 502 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 497 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            #line 499 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 455 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    else
    #line 456 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        uint64 v2043_writeval UNUSED  = 0;
        {
            #line 458 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            generic_transaction_t *v2044_memop UNUSED  = memop;
            #line 463 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint64 v2044_writeval UNUSED  = 0;
            #line 467 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v2044_writeval = SIM_get_mem_op_value_le(v2044_memop);
            #line 463 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v2043_writeval = v2044_writeval;
            #line 458 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        {
            #line 459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            generic_transaction_t *v2046_memop UNUSED  = memop;
            #line 459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            physical_address_t v2046_offset UNUSED  = offset;
            #line 459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            physical_address_t v2046_size UNUSED  = size;
            #line 459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint64 v2046_value UNUSED  = v2043_writeval;
            #line 624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                bool v2047_success UNUSED  = 0;
                {
                    #line 626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    bool v2048__ret_ok UNUSED  = 0;
                    #line 626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    if (_DML_M_rw_access__write_access(_dev, v2046_memop, v2046_offset, v2046_size, v2046_value, &v2048__ret_ok))
                    #line 626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    return 1;
                    #line 626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v2047_success = v2048__ret_ok;
                    #line 19400 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
                }
                #line 627 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (!v2047_success)
                {
                    #line 724 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    bool v2050_success UNUSED  = 0;
                    #line 727 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v2050_success = 0;
                    #line 724 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v2047_success = v2050_success;
                    #line 628 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 630 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (!v2047_success)
                {
                    #line 631 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    generic_transaction_t *v2053_memop UNUSED  = v2046_memop;
                    #line 631 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    physical_address_t v2053_offset UNUSED  = v2046_offset;
                    #line 631 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    physical_address_t v2053_size UNUSED  = v2046_size;
                    #line 762 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    SIM_LOG_INFO(4, _dev->rw_access._obj, 0, "Missed in bank %s", "rw_access");
                    #line 768 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    _DML_M_rw_access__log_miss(_dev, v2053_memop, v2053_offset, v2053_size);
                    return 1;
                    #line 631 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                else
                {
                    #line 633 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 635 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            #line 459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
    }
    return 0;
    #line 461 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 19441 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* rw_access.write_access */
static bool _DML_M_rw_access__write_access(test_t *_dev, generic_transaction_t *memop, uint64 offset, physical_address_t size, uint64 value, bool *ok)
#line 125 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting-common.dml"
{
    #line 125 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting-common.dml"
    bool v2060_ok UNUSED  = 0;
    v2060_ok = 1;
    SIM_LOG_INFO(1, _dev->rw_access._obj, 0, "hello");
    *ok = v2060_ok;
    #line 128 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting-common.dml"
    return 0;
    #line 128 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting-common.dml"
}
#line 19456 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* rw_access.log_miss */
static void  _DML_M_rw_access__log_miss(test_t *_dev, generic_transaction_t *memop, physical_address_t offset, physical_address_t size)
#line 774 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    if (SIM_get_mem_op_inquiry(memop))
    goto exit230;
    if (SIM_mem_op_is_read(memop))
    SIM_LOG_SPEC_VIOLATION(1, _dev->rw_access._obj, Register_Read, "%lld byte read access at offset %#llx%s (addr %#llx) outside registers or misaligned access", (uint64 )size, (uint64 )offset, " in rw_access", (uint64 )SIM_get_mem_op_physical_address(memop));
    #line 783 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    else
    SIM_LOG_SPEC_VIOLATION(1, _dev->rw_access._obj, Register_Write, "%lld byte write access at offset %#llx%s (addr %#llx) outside registers or misaligned access", (uint64 )size, (uint64 )offset, " in rw_access", (uint64 )SIM_get_mem_op_physical_address(memop));
    #line 789 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
exit230: ;
    #line 789 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return;
    #line 789 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 19475 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* rw_access.read_access */
static bool _DML_M_rw_access__read_access(test_t *_dev, generic_transaction_t *memop, physical_address_t offset, physical_address_t size, bool *success, uint64 *value)
#line 119 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting-common.dml"
{
    #line 119 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting-common.dml"
    bool v2064_success UNUSED  = 0;
    #line 119 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting-common.dml"
    uint64 v2064_value UNUSED  = 0;
    SIM_LOG_INFO(1, _dev->rw_access._obj, 0, "hello");
    *success = v2064_success;
    #line 121 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting-common.dml"
    *value = v2064_value;
    #line 121 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting-common.dml"
    return 0;
    #line 121 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting-common.dml"
}
#line 19493 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* rw_access.int_register.write */
static bool _DML_M_rw_access__int_register__write(test_t *_dev, int num, uint64 val)
#line 916 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 19499 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
    return 0;
    #line 924 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 19503 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* rw_access.int_register.register_info */
static bool _DML_M_rw_access__int_register__register_info(test_t *_dev, int reg, ireg_info_t reqinfo, int *info)
#line 941 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 941 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    int v2066_info UNUSED  = 0;
    v2066_info = 0;
    *info = v2066_info;
    #line 943 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 943 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 19517 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* rw_access.int_register.read */
static bool _DML_M_rw_access__int_register__read(test_t *_dev, int num, uint64 *val)
#line 905 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 19523 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
    *val = 0ULL;
    return 0;
    #line 914 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 19528 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* rw_access.int_register.get_number */
static bool _DML_M_rw_access__int_register__get_number(test_t *_dev, char const *name, int *num)
#line 893 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 19534 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
    *num = (int32 )-1LL;
    return 0;
    #line 897 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 19539 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* rw_access.int_register.get_name */
static bool _DML_M_rw_access__int_register__get_name(test_t *_dev, int num, char const **name)
#line 899 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 19545 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
    *name = NULL;
    return 0;
    #line 903 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 19550 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* rw_access.int_register.all_registers */
static bool _DML_M_rw_access__int_register__all_registers(test_t *_dev, attr_value_t *vals)
#line 926 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 926 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v2068_vals UNUSED ;
    #line 926 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v2068_vals, 0, sizeof(attr_value_t ));
    #line 926 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 929 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        int v2069_count UNUSED  = 0;
        #line 933 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2068_vals = SIM_alloc_attr_list(v2069_count);
        v2069_count = 0;
        #line 939 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 939 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *vals = v2068_vals;
    #line 939 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 939 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 19575 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* rw_access.instrumentation_order.move_before */
static bool _DML_M_rw_access__instrumentation_order__move_before(test_t *_dev, conf_object_t *connection, conf_object_t *before, bool *success)
#line 1018 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1018 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool v2070_success UNUSED  = 0;
    v2070_success = _move_before(connection, before, &_dev->rw_access._connections);
    *success = v2070_success;
    #line 1020 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1020 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 19589 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* rw_access.instrumentation_order.get_connections */
static bool _DML_M_rw_access__instrumentation_order__get_connections(test_t *_dev, attr_value_t *connections)
#line 1014 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1014 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v2072_connections UNUSED ;
    #line 1014 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v2072_connections, 0, sizeof(attr_value_t ));
    v2072_connections = _get_connections(&_dev->rw_access._connections);
    *connections = v2072_connections;
    #line 1016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 19605 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* rw_access.bank_instrumentation_subscribe.remove_connection_callbacks */
static bool _DML_M_rw_access__bank_instrumentation_subscribe__remove_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 1002 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1004 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _remove_connection_callbacks(_DML_M_rw_access___non_anonymous_bank_obj(_dev), connection, &_dev->rw_access._connections);
    return 0;
    #line 1005 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 19616 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* rw_access._non_anonymous_bank_obj */
static conf_object_t *_DML_M_rw_access___non_anonymous_bank_obj(test_t *_dev)
#line 506 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 506 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    conf_object_t *bank_obj UNUSED  = NULL;
    #line 508 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_dev->rw_access._cached_bank_obj == (NULL))
    #line 508 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        char v2079_name[(uint64 )_dml_strlen("rw_access") + 6] UNUSED ;
        #line 509 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v2079_name, 0, sizeof(char [(uint64 )_dml_strlen("rw_access") + 6]));
        _dml_strcpy(v2079_name, "bank.");
        _dml_strcpy(v2079_name + 5, "rw_access");
        _dev->rw_access._cached_bank_obj = SIM_object_descendant(&_dev->obj, v2079_name);
    }
    bank_obj = _dev->rw_access._cached_bank_obj;
    #line 518 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return bank_obj;
    #line 518 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 19640 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* rw_access.bank_instrumentation_subscribe.remove_callback */
static bool _DML_M_rw_access__bank_instrumentation_subscribe__remove_callback(test_t *_dev, bank_callback_handle_t callback)
#line 995 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 999 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _remove_callback(callback, &_dev->rw_access._connections, &_dev->rw_access._before_read_callbacks, &_dev->rw_access._after_read_callbacks, &_dev->rw_access._before_write_callbacks, &_dev->rw_access._after_write_callbacks);
    return 0;
    #line 1000 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 19651 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* rw_access.bank_instrumentation_subscribe.register_before_write */
static bool _DML_M_rw_access__bank_instrumentation_subscribe__register_before_write(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data, bank_callback_handle_t *handle)
#line 977 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 977 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bank_callback_handle_t v2082_handle UNUSED  = 0;
    #line 981 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v2082_handle = _register_before_write(_DML_M_rw_access___non_anonymous_bank_obj(_dev), connection, offset, size, before_write, user_data, &_dev->rw_access._connections, &_dev->rw_access._before_write_callbacks);
    *handle = v2082_handle;
    #line 982 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 982 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 19666 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* rw_access.bank_instrumentation_subscribe.register_before_read */
static bool _DML_M_rw_access__bank_instrumentation_subscribe__register_before_read(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data, bank_callback_handle_t *handle)
#line 954 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 954 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bank_callback_handle_t v2084_handle UNUSED  = 0;
    #line 958 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v2084_handle = _register_before_read(_DML_M_rw_access___non_anonymous_bank_obj(_dev), connection, offset, size, before_read, user_data, &_dev->rw_access._connections, &_dev->rw_access._before_read_callbacks);
    *handle = v2084_handle;
    #line 959 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 959 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 19681 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* rw_access.bank_instrumentation_subscribe.register_after_write */
static bool _DML_M_rw_access__bank_instrumentation_subscribe__register_after_write(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data, bank_callback_handle_t *handle)
#line 988 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 988 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bank_callback_handle_t v2086_handle UNUSED  = 0;
    #line 992 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v2086_handle = _register_after_write(_DML_M_rw_access___non_anonymous_bank_obj(_dev), connection, offset, size, after_write, user_data, &_dev->rw_access._connections, &_dev->rw_access._after_write_callbacks);
    *handle = v2086_handle;
    #line 993 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 993 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 19696 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* rw_access.bank_instrumentation_subscribe.register_after_read */
static bool _DML_M_rw_access__bank_instrumentation_subscribe__register_after_read(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data, bank_callback_handle_t *handle)
#line 965 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 965 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bank_callback_handle_t v2088_handle UNUSED  = 0;
    #line 969 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v2088_handle = _register_after_read(_DML_M_rw_access___non_anonymous_bank_obj(_dev), connection, offset, size, after_read, user_data, &_dev->rw_access._connections, &_dev->rw_access._after_read_callbacks);
    *handle = v2088_handle;
    #line 970 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 970 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 19711 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* rw_access.bank_instrumentation_subscribe.enable_connection_callbacks */
static bool _DML_M_rw_access__bank_instrumentation_subscribe__enable_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 1006 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    _enable_connection_callbacks(connection, &_dev->rw_access._connections);
    return 0;
    #line 1008 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 19721 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* rw_access.bank_instrumentation_subscribe.disable_connection_callbacks */
static bool _DML_M_rw_access__bank_instrumentation_subscribe__disable_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 1009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    _disable_connection_callbacks(connection, &_dev->rw_access._connections);
    return 0;
    #line 1011 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 19731 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* read_access_memop.register_view_catalog.register_offsets */
static bool _DML_M_read_access_memop__register_view_catalog__register_offsets(test_t *_dev, attr_value_t *ret)
#line 1138 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1138 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v2094_ret UNUSED ;
    #line 1138 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v2094_ret, 0, sizeof(attr_value_t ));
    #line 1138 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        uint64 v2095_table_size UNUSED  = 0;
        {
            #line 1140 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint32 v2096__ret_num UNUSED  = 0;
            #line 1140 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (_DML_M_read_access_memop__register_view__number_of_registers(_dev, &v2096__ret_num))
            #line 1140 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            return 1;
            #line 1140 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v2095_table_size = v2096__ret_num;
            #line 19753 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
        }
        #line 1141 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2094_ret = SIM_alloc_attr_list(v2095_table_size);
        int v2095_i UNUSED  = 0;
        for (v2095_i = 0; v2095_i < v2095_table_size; (v2095_i)++)
        #line 1143 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            attr_value_t v2097_full_info UNUSED ;
            #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                attr_value_t v2098__ret_info UNUSED ;
                #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                memset((void *)&v2098__ret_info, 0, sizeof(attr_value_t ));
                #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_read_access_memop__register_view__register_info(_dev, v2095_i, &v2098__ret_info))
                #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                return 1;
                #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v2097_full_info = v2098__ret_info;
                #line 19774 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
            }
            #line 1148 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            SIM_attr_list_set_item(&v2094_ret, v2095_i, SIM_attr_copy(SIM_attr_list_item(v2097_full_info, 3)));
            SIM_attr_free(&v2097_full_info);
        }
    }
    #line 1151 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *ret = v2094_ret;
    #line 1151 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1151 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 19787 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* read_access_memop.register_view_catalog.register_names */
static bool _DML_M_read_access_memop__register_view_catalog__register_names(test_t *_dev, attr_value_t *ret)
#line 1124 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1124 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v2099_ret UNUSED ;
    #line 1124 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v2099_ret, 0, sizeof(attr_value_t ));
    #line 1124 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        uint64 v2100_table_size UNUSED  = 0;
        {
            #line 1126 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint32 v2101__ret_num UNUSED  = 0;
            #line 1126 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (_DML_M_read_access_memop__register_view__number_of_registers(_dev, &v2101__ret_num))
            #line 1126 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            return 1;
            #line 1126 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v2100_table_size = v2101__ret_num;
            #line 19809 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
        }
        #line 1127 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2099_ret = SIM_alloc_attr_list(v2100_table_size);
        int v2100_i UNUSED  = 0;
        for (v2100_i = 0; v2100_i < v2100_table_size; (v2100_i)++)
        #line 1129 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            attr_value_t v2102_full_info UNUSED ;
            #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                attr_value_t v2103__ret_info UNUSED ;
                #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                memset((void *)&v2103__ret_info, 0, sizeof(attr_value_t ));
                #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_read_access_memop__register_view__register_info(_dev, v2100_i, &v2103__ret_info))
                #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                return 1;
                #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v2102_full_info = v2103__ret_info;
                #line 19830 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
            }
            #line 1134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            SIM_attr_list_set_item(&v2099_ret, v2100_i, SIM_attr_copy(SIM_attr_list_item(v2102_full_info, 0)));
            SIM_attr_free(&v2102_full_info);
        }
    }
    #line 1137 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *ret = v2099_ret;
    #line 1137 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1137 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 19843 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* read_access_memop.register_view.set_register_value */
static bool _DML_M_read_access_memop__register_view__set_register_value(test_t *_dev, uint32 reg, uint64 val)
#line 1105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v2105_args UNUSED ;
        #line 1106 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v2105_args, 0, sizeof(attr_value_t ));
        #line 1116 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2105_args = SIM_make_attr_list(8, SIM_make_attr_string("test"), SIM_make_attr_string("read_access_memop"), SIM_make_attr_string("read_access_memop"), SIM_make_attr_uint64(reg), SIM_make_attr_object(&_dev->obj), SIM_make_attr_uint64(0), SIM_make_attr_boolean(1), SIM_make_attr_uint64(val));
        #line 1118 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        VT_call_python_module_function("register_view", "set_register_value", &v2105_args);
        #line 1120 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        SIM_attr_free(&v2105_args);
    }
    #line 1121 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1121 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 19865 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* read_access_memop.register_view.register_info */
static bool _DML_M_read_access_memop__register_view__register_info(test_t *_dev, uint32 reg, attr_value_t *info)
#line 1072 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1072 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v2106_info UNUSED ;
    #line 1072 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v2106_info, 0, sizeof(attr_value_t ));
    #line 1072 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v2107_args UNUSED ;
        #line 1073 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v2107_args, 0, sizeof(attr_value_t ));
        #line 1078 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2107_args = SIM_make_attr_list(3, SIM_make_attr_string("test"), SIM_make_attr_string("read_access_memop"), SIM_make_attr_uint64(reg));
        #line 1082 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2106_info = VT_call_python_module_function("register_view", "register_info", &v2107_args);
        SIM_attr_free(&v2107_args);
    }
    #line 1084 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *info = v2106_info;
    #line 1084 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1084 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 19892 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* read_access_memop.register_view.number_of_registers */
static bool _DML_M_read_access_memop__register_view__number_of_registers(test_t *_dev, uint32 *num)
#line 1056 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1056 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint32 v2108_num UNUSED  = 0;
    #line 1056 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v2109_args UNUSED ;
        #line 1057 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v2109_args, 0, sizeof(attr_value_t ));
        #line 1061 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2109_args = SIM_make_attr_list(2, SIM_make_attr_string("test"), SIM_make_attr_string("read_access_memop"));
        #line 1063 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v2109_ret UNUSED ;
        #line 1063 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v2109_ret, 0, sizeof(attr_value_t ));
        #line 1066 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2109_ret = VT_call_python_module_function("register_view", "number_of_registers", &v2109_args);
        SIM_attr_free(&v2109_args);
        #line 1069 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2108_num = SIM_attr_integer(v2109_ret);
        SIM_attr_free(&v2109_ret);
    }
    #line 1071 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *num = v2108_num;
    #line 1071 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1071 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 19924 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* read_access_memop.register_view.get_register_value */
static bool _DML_M_read_access_memop__register_view__get_register_value(test_t *_dev, uint32 reg, uint64 *val)
#line 1085 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1085 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint64 v2110_val UNUSED  = 0;
    #line 1085 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v2111_args UNUSED ;
        #line 1086 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v2111_args, 0, sizeof(attr_value_t ));
        #line 1095 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2111_args = SIM_make_attr_list(7, SIM_make_attr_string("test"), SIM_make_attr_string("read_access_memop"), SIM_make_attr_string("read_access_memop"), SIM_make_attr_uint64(reg), SIM_make_attr_object(&_dev->obj), SIM_make_attr_uint64(0), SIM_make_attr_boolean(1));
        #line 1097 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v2111_ret UNUSED ;
        #line 1097 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v2111_ret, 0, sizeof(attr_value_t ));
        #line 1099 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2111_ret = VT_call_python_module_function("register_view", "get_register_value", &v2111_args);
        SIM_attr_free(&v2111_args);
        #line 1102 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2110_val = SIM_attr_integer(v2111_ret);
        SIM_attr_free(&v2111_ret);
    }
    #line 1104 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *val = v2110_val;
    #line 1104 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1104 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 19956 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* read_access_memop.register_view.description */
static bool _DML_M_read_access_memop__register_view__description(test_t *_dev, char const **desc)
#line 1026 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1026 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    char const *v2112_desc UNUSED  = NULL;
    #line 1026 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v2113_args UNUSED ;
        #line 1027 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v2113_args, 0, sizeof(attr_value_t ));
        #line 1031 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2113_args = SIM_make_attr_list(2, SIM_make_attr_string("test"), SIM_make_attr_string("read_access_memop"));
        #line 1033 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v2113_ret UNUSED ;
        #line 1033 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v2113_ret, 0, sizeof(attr_value_t ));
        #line 1036 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2113_ret = VT_call_python_module_function("register_view", "description", &v2113_args);
        SIM_attr_free(&v2113_args);
        v2112_desc = SIM_attr_string(v2113_ret);
    }
    #line 1039 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *desc = v2112_desc;
    #line 1039 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1039 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 19986 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* read_access_memop.register_view.big_endian_bitorder */
static bool _DML_M_read_access_memop__register_view__big_endian_bitorder(test_t *_dev, bool *big_endian)
#line 1040 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1040 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool v2114_big_endian UNUSED  = 0;
    #line 1040 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v2115_args UNUSED ;
        #line 1041 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v2115_args, 0, sizeof(attr_value_t ));
        #line 1045 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2115_args = SIM_make_attr_list(2, SIM_make_attr_string("test"), SIM_make_attr_string("read_access_memop"));
        #line 1047 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v2115_ret UNUSED ;
        #line 1047 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v2115_ret, 0, sizeof(attr_value_t ));
        #line 1050 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2115_ret = VT_call_python_module_function("register_view", "big_endian_bitorder", &v2115_args);
        SIM_attr_free(&v2115_args);
        #line 1053 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2114_big_endian = SIM_attr_boolean(v2115_ret);
        SIM_attr_free(&v2115_ret);
    }
    #line 1055 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *big_endian = v2114_big_endian;
    #line 1055 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1055 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 20018 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* read_access_memop.io_memory.operation */
static bool _DML_M_read_access_memop__io_memory__operation(test_t *_dev, generic_transaction_t *mem_op, map_info_t map_info, exception_type_t *ex)
#line 876 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 876 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    exception_type_t v2116_ex UNUSED  = 0;
    v2116_ex = 0x401;
    #line 879 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_read_access_memop__access(_dev, mem_op, SIM_get_mem_op_physical_address(mem_op) - map_info.base + map_info.start, SIM_get_mem_op_size(mem_op)))
    #line 879 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    goto throw40;
    #line 884 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (false) throw40:
    #line 884 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v2116_ex = 0x407;
    *ex = v2116_ex;
    #line 885 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 885 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 20040 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* read_access_memop.access */
static bool _DML_M_read_access_memop__access(test_t *_dev, generic_transaction_t *memop, physical_address_t offset, physical_address_t size)
#line 449 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    if (size > 8)
    #line 450 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        SIM_LOG_ERROR(_dev->read_access_memop._obj, 0, "Oversized access to %s", "read_access_memop");
        return 1;
    }
    if (SIM_mem_op_is_read(memop))
    {
        #line 103 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting-common.dml"
        SIM_LOG_INFO(1, _dev->read_access_memop._obj, 0, "hello");
        #line 455 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    else
    #line 456 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        uint64 v2125_writeval UNUSED  = 0;
        {
            #line 458 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            generic_transaction_t *v2126_memop UNUSED  = memop;
            #line 463 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint64 v2126_writeval UNUSED  = 0;
            #line 467 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v2126_writeval = SIM_get_mem_op_value_le(v2126_memop);
            #line 463 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v2125_writeval = v2126_writeval;
            #line 458 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        {
            #line 459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            generic_transaction_t *v2128_memop UNUSED  = memop;
            #line 459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            physical_address_t v2128_offset UNUSED  = offset;
            #line 459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            physical_address_t v2128_size UNUSED  = size;
            #line 459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint64 v2128_value UNUSED  = v2125_writeval;
            #line 624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                bool v2129_success UNUSED  = 0;
                {
                    #line 626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    bool v2130__ret_success UNUSED  = 0;
                    #line 626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    if (_DML_M_read_access_memop__write_access(_dev, v2128_memop, v2128_offset, v2128_size, v2128_value, &v2130__ret_success))
                    #line 626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    return 1;
                    #line 626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v2129_success = v2130__ret_success;
                    #line 20094 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
                }
                #line 627 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (!v2129_success)
                {
                    #line 724 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    bool v2132_success UNUSED  = 0;
                    #line 727 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v2132_success = 0;
                    #line 724 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v2129_success = v2132_success;
                    #line 628 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 630 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (!v2129_success)
                {
                    #line 631 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    generic_transaction_t *v2135_memop UNUSED  = v2128_memop;
                    #line 631 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    physical_address_t v2135_offset UNUSED  = v2128_offset;
                    #line 631 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    physical_address_t v2135_size UNUSED  = v2128_size;
                    #line 762 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    SIM_LOG_INFO(4, _dev->read_access_memop._obj, 0, "Missed in bank %s", "read_access_memop");
                    #line 768 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    _DML_M_read_access_memop__log_miss(_dev, v2135_memop, v2135_offset, v2135_size);
                    return 1;
                    #line 631 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                else
                {
                    #line 633 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 635 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            #line 459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
    }
    return 0;
    #line 461 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 20135 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* read_access_memop.log_miss */
static void  _DML_M_read_access_memop__log_miss(test_t *_dev, generic_transaction_t *memop, physical_address_t offset, physical_address_t size)
#line 774 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    if (SIM_get_mem_op_inquiry(memop))
    goto exit261;
    if (SIM_mem_op_is_read(memop))
    SIM_LOG_SPEC_VIOLATION(1, _dev->read_access_memop._obj, Register_Read, "%lld byte read access at offset %#llx%s (addr %#llx) outside registers or misaligned access", (uint64 )size, (uint64 )offset, " in read_access_memop", (uint64 )SIM_get_mem_op_physical_address(memop));
    #line 783 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    else
    SIM_LOG_SPEC_VIOLATION(1, _dev->read_access_memop._obj, Register_Write, "%lld byte write access at offset %#llx%s (addr %#llx) outside registers or misaligned access", (uint64 )size, (uint64 )offset, " in read_access_memop", (uint64 )SIM_get_mem_op_physical_address(memop));
    #line 789 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
exit261: ;
    #line 789 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return;
    #line 789 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 20154 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* read_access_memop.write_access */
static bool _DML_M_read_access_memop__write_access(test_t *_dev, generic_transaction_t *memop, physical_address_t offset, physical_address_t size, uint64 writevalue, bool *success)
#line 644 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 644 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool v2144_success UNUSED  = 0;
    #line 644 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        conf_object_t *v2145_bank_obj UNUSED  = NULL;
        v2145_bank_obj = _DML_M_read_access_memop___non_anonymous_bank_obj(_dev);
        #line 648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        bool v2145_suppress UNUSED  = 0;
        conf_object_t *v2145_ini UNUSED  = SIM_get_mem_op_initiator(memop);
        if (!SIM_get_mem_op_inquiry(memop))
        #line 653 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        _callback_before_write(v2145_bank_obj, v2145_ini, &offset, size, &writevalue, &v2145_suppress, &_dev->read_access_memop._connections, &_dev->read_access_memop._before_write_callbacks);
        #line 655 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (v2145_suppress)
        #line 655 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            v2144_success = 1;
            if (!SIM_get_mem_op_inquiry(memop))
            #line 659 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            _callback_after_write(v2145_bank_obj, v2145_ini, &offset, size, &v2144_success, &_dev->read_access_memop._connections, &_dev->read_access_memop._after_write_callbacks);
            #line 661 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            goto exit262;
        }
        #line 664 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            uint8 v2150_accessed_size UNUSED  = 0;
            {
                #line 666 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint8 v2151__ret_access_size UNUSED  = 0;
                #line 666 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_read_access_memop___write_one_reg(_dev, memop, offset, size, writevalue, &v2151__ret_access_size))
                #line 666 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                return 1;
                #line 666 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v2150_accessed_size = v2151__ret_access_size;
                #line 20195 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
            }
            #line 668 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v2144_success = v2150_accessed_size == size;
            if (!SIM_get_mem_op_inquiry(memop))
            #line 671 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            _callback_after_write(v2145_bank_obj, v2145_ini, &offset, size, &v2144_success, &_dev->read_access_memop._connections, &_dev->read_access_memop._after_write_callbacks);
            #line 673 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 708 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 708 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
exit262: ;
    #line 708 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *success = v2144_success;
    #line 708 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 708 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 20214 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* read_access_memop._write_one_reg */
static bool _DML_M_read_access_memop___write_one_reg(test_t *_dev, generic_transaction_t *memop, uint64 offset, int64 size, uint64 write_value, uint8 *access_size)
#line 712 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 20220 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
    bool v2154_success UNUSED  = 0;
    v2154_success = _DML_M_read_access_memop___unmapped_write_access(_dev, memop, (uint64 )(offset), (uint64 )(size), (uint64 )(write_value));
    *access_size = (uint8 )(v2154_success ? (size) : 0LL);
    return 0;
    #line 716 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 20227 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* read_access_memop._unmapped_write_access */
static bool _DML_M_read_access_memop___unmapped_write_access(test_t *_dev, generic_transaction_t *memop, physical_address_t offset, physical_address_t size, uint64 writevalue)
#line 755 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 751 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool success UNUSED  = 0;
    #line 756 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    success = 0;
    return success;
    #line 757 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 20240 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* read_access_memop._non_anonymous_bank_obj */
static conf_object_t *_DML_M_read_access_memop___non_anonymous_bank_obj(test_t *_dev)
#line 506 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 506 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    conf_object_t *bank_obj UNUSED  = NULL;
    #line 508 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_dev->read_access_memop._cached_bank_obj == (NULL))
    #line 508 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        char v2161_name[(uint64 )_dml_strlen("read_access_memop") + 6] UNUSED ;
        #line 509 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v2161_name, 0, sizeof(char [(uint64 )_dml_strlen("read_access_memop") + 6]));
        _dml_strcpy(v2161_name, "bank.");
        _dml_strcpy(v2161_name + 5, "read_access_memop");
        _dev->read_access_memop._cached_bank_obj = SIM_object_descendant(&_dev->obj, v2161_name);
    }
    bank_obj = _dev->read_access_memop._cached_bank_obj;
    #line 518 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return bank_obj;
    #line 518 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 20264 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* read_access_memop.int_register.write */
static bool _DML_M_read_access_memop__int_register__write(test_t *_dev, int num, uint64 val)
#line 916 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 20270 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
    return 0;
    #line 924 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 20274 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* read_access_memop.int_register.register_info */
static bool _DML_M_read_access_memop__int_register__register_info(test_t *_dev, int reg, ireg_info_t reqinfo, int *info)
#line 941 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 941 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    int v2162_info UNUSED  = 0;
    v2162_info = 0;
    *info = v2162_info;
    #line 943 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 943 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 20288 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* read_access_memop.int_register.read */
static bool _DML_M_read_access_memop__int_register__read(test_t *_dev, int num, uint64 *val)
#line 905 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 20294 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
    *val = 0ULL;
    return 0;
    #line 914 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 20299 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* read_access_memop.int_register.get_number */
static bool _DML_M_read_access_memop__int_register__get_number(test_t *_dev, char const *name, int *num)
#line 893 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 20305 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
    *num = (int32 )-1LL;
    return 0;
    #line 897 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 20310 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* read_access_memop.int_register.get_name */
static bool _DML_M_read_access_memop__int_register__get_name(test_t *_dev, int num, char const **name)
#line 899 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 20316 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
    *name = NULL;
    return 0;
    #line 903 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 20321 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* read_access_memop.int_register.all_registers */
static bool _DML_M_read_access_memop__int_register__all_registers(test_t *_dev, attr_value_t *vals)
#line 926 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 926 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v2164_vals UNUSED ;
    #line 926 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v2164_vals, 0, sizeof(attr_value_t ));
    #line 926 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 929 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        int v2165_count UNUSED  = 0;
        #line 933 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2164_vals = SIM_alloc_attr_list(v2165_count);
        v2165_count = 0;
        #line 939 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 939 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *vals = v2164_vals;
    #line 939 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 939 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 20346 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* read_access_memop.instrumentation_order.move_before */
static bool _DML_M_read_access_memop__instrumentation_order__move_before(test_t *_dev, conf_object_t *connection, conf_object_t *before, bool *success)
#line 1018 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1018 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool v2166_success UNUSED  = 0;
    v2166_success = _move_before(connection, before, &_dev->read_access_memop._connections);
    *success = v2166_success;
    #line 1020 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1020 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 20360 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* read_access_memop.instrumentation_order.get_connections */
static bool _DML_M_read_access_memop__instrumentation_order__get_connections(test_t *_dev, attr_value_t *connections)
#line 1014 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1014 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v2168_connections UNUSED ;
    #line 1014 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v2168_connections, 0, sizeof(attr_value_t ));
    v2168_connections = _get_connections(&_dev->read_access_memop._connections);
    *connections = v2168_connections;
    #line 1016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 20376 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* read_access_memop.bank_instrumentation_subscribe.remove_connection_callbacks */
static bool _DML_M_read_access_memop__bank_instrumentation_subscribe__remove_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 1002 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1004 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _remove_connection_callbacks(_DML_M_read_access_memop___non_anonymous_bank_obj(_dev), connection, &_dev->read_access_memop._connections);
    return 0;
    #line 1005 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 20387 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* read_access_memop.bank_instrumentation_subscribe.remove_callback */
static bool _DML_M_read_access_memop__bank_instrumentation_subscribe__remove_callback(test_t *_dev, bank_callback_handle_t callback)
#line 995 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 999 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _remove_callback(callback, &_dev->read_access_memop._connections, &_dev->read_access_memop._before_read_callbacks, &_dev->read_access_memop._after_read_callbacks, &_dev->read_access_memop._before_write_callbacks, &_dev->read_access_memop._after_write_callbacks);
    return 0;
    #line 1000 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 20398 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* read_access_memop.bank_instrumentation_subscribe.register_before_write */
static bool _DML_M_read_access_memop__bank_instrumentation_subscribe__register_before_write(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data, bank_callback_handle_t *handle)
#line 977 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 977 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bank_callback_handle_t v2174_handle UNUSED  = 0;
    #line 981 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v2174_handle = _register_before_write(_DML_M_read_access_memop___non_anonymous_bank_obj(_dev), connection, offset, size, before_write, user_data, &_dev->read_access_memop._connections, &_dev->read_access_memop._before_write_callbacks);
    *handle = v2174_handle;
    #line 982 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 982 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 20413 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* read_access_memop.bank_instrumentation_subscribe.register_before_read */
static bool _DML_M_read_access_memop__bank_instrumentation_subscribe__register_before_read(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data, bank_callback_handle_t *handle)
#line 954 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 954 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bank_callback_handle_t v2176_handle UNUSED  = 0;
    #line 958 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v2176_handle = _register_before_read(_DML_M_read_access_memop___non_anonymous_bank_obj(_dev), connection, offset, size, before_read, user_data, &_dev->read_access_memop._connections, &_dev->read_access_memop._before_read_callbacks);
    *handle = v2176_handle;
    #line 959 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 959 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 20428 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* read_access_memop.bank_instrumentation_subscribe.register_after_write */
static bool _DML_M_read_access_memop__bank_instrumentation_subscribe__register_after_write(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data, bank_callback_handle_t *handle)
#line 988 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 988 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bank_callback_handle_t v2178_handle UNUSED  = 0;
    #line 992 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v2178_handle = _register_after_write(_DML_M_read_access_memop___non_anonymous_bank_obj(_dev), connection, offset, size, after_write, user_data, &_dev->read_access_memop._connections, &_dev->read_access_memop._after_write_callbacks);
    *handle = v2178_handle;
    #line 993 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 993 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 20443 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* read_access_memop.bank_instrumentation_subscribe.register_after_read */
static bool _DML_M_read_access_memop__bank_instrumentation_subscribe__register_after_read(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data, bank_callback_handle_t *handle)
#line 965 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 965 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bank_callback_handle_t v2180_handle UNUSED  = 0;
    #line 969 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v2180_handle = _register_after_read(_DML_M_read_access_memop___non_anonymous_bank_obj(_dev), connection, offset, size, after_read, user_data, &_dev->read_access_memop._connections, &_dev->read_access_memop._after_read_callbacks);
    *handle = v2180_handle;
    #line 970 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 970 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 20458 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* read_access_memop.bank_instrumentation_subscribe.enable_connection_callbacks */
static bool _DML_M_read_access_memop__bank_instrumentation_subscribe__enable_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 1006 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    _enable_connection_callbacks(connection, &_dev->read_access_memop._connections);
    return 0;
    #line 1008 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 20468 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* read_access_memop.bank_instrumentation_subscribe.disable_connection_callbacks */
static bool _DML_M_read_access_memop__bank_instrumentation_subscribe__disable_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 1009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    _disable_connection_callbacks(connection, &_dev->read_access_memop._connections);
    return 0;
    #line 1011 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 20478 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* miss_access.register_view_catalog.register_offsets */
static bool _DML_M_miss_access__register_view_catalog__register_offsets(test_t *_dev, attr_value_t *ret)
#line 1138 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1138 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v2186_ret UNUSED ;
    #line 1138 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v2186_ret, 0, sizeof(attr_value_t ));
    #line 1138 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        uint64 v2187_table_size UNUSED  = 0;
        {
            #line 1140 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint32 v2188__ret_num UNUSED  = 0;
            #line 1140 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (_DML_M_miss_access__register_view__number_of_registers(_dev, &v2188__ret_num))
            #line 1140 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            return 1;
            #line 1140 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v2187_table_size = v2188__ret_num;
            #line 20500 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
        }
        #line 1141 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2186_ret = SIM_alloc_attr_list(v2187_table_size);
        int v2187_i UNUSED  = 0;
        for (v2187_i = 0; v2187_i < v2187_table_size; (v2187_i)++)
        #line 1143 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            attr_value_t v2189_full_info UNUSED ;
            #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                attr_value_t v2190__ret_info UNUSED ;
                #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                memset((void *)&v2190__ret_info, 0, sizeof(attr_value_t ));
                #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_miss_access__register_view__register_info(_dev, v2187_i, &v2190__ret_info))
                #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                return 1;
                #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v2189_full_info = v2190__ret_info;
                #line 20521 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
            }
            #line 1148 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            SIM_attr_list_set_item(&v2186_ret, v2187_i, SIM_attr_copy(SIM_attr_list_item(v2189_full_info, 3)));
            SIM_attr_free(&v2189_full_info);
        }
    }
    #line 1151 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *ret = v2186_ret;
    #line 1151 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1151 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 20534 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* miss_access.register_view_catalog.register_names */
static bool _DML_M_miss_access__register_view_catalog__register_names(test_t *_dev, attr_value_t *ret)
#line 1124 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1124 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v2191_ret UNUSED ;
    #line 1124 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v2191_ret, 0, sizeof(attr_value_t ));
    #line 1124 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        uint64 v2192_table_size UNUSED  = 0;
        {
            #line 1126 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint32 v2193__ret_num UNUSED  = 0;
            #line 1126 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (_DML_M_miss_access__register_view__number_of_registers(_dev, &v2193__ret_num))
            #line 1126 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            return 1;
            #line 1126 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v2192_table_size = v2193__ret_num;
            #line 20556 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
        }
        #line 1127 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2191_ret = SIM_alloc_attr_list(v2192_table_size);
        int v2192_i UNUSED  = 0;
        for (v2192_i = 0; v2192_i < v2192_table_size; (v2192_i)++)
        #line 1129 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            attr_value_t v2194_full_info UNUSED ;
            #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                attr_value_t v2195__ret_info UNUSED ;
                #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                memset((void *)&v2195__ret_info, 0, sizeof(attr_value_t ));
                #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_miss_access__register_view__register_info(_dev, v2192_i, &v2195__ret_info))
                #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                return 1;
                #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v2194_full_info = v2195__ret_info;
                #line 20577 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
            }
            #line 1134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            SIM_attr_list_set_item(&v2191_ret, v2192_i, SIM_attr_copy(SIM_attr_list_item(v2194_full_info, 0)));
            SIM_attr_free(&v2194_full_info);
        }
    }
    #line 1137 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *ret = v2191_ret;
    #line 1137 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1137 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 20590 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* miss_access.register_view.set_register_value */
static bool _DML_M_miss_access__register_view__set_register_value(test_t *_dev, uint32 reg, uint64 val)
#line 1105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v2197_args UNUSED ;
        #line 1106 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v2197_args, 0, sizeof(attr_value_t ));
        #line 1116 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2197_args = SIM_make_attr_list(8, SIM_make_attr_string("test"), SIM_make_attr_string("miss_access"), SIM_make_attr_string("miss_access"), SIM_make_attr_uint64(reg), SIM_make_attr_object(&_dev->obj), SIM_make_attr_uint64(0), SIM_make_attr_boolean(1), SIM_make_attr_uint64(val));
        #line 1118 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        VT_call_python_module_function("register_view", "set_register_value", &v2197_args);
        #line 1120 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        SIM_attr_free(&v2197_args);
    }
    #line 1121 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1121 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 20612 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* miss_access.register_view.register_info */
static bool _DML_M_miss_access__register_view__register_info(test_t *_dev, uint32 reg, attr_value_t *info)
#line 1072 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1072 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v2198_info UNUSED ;
    #line 1072 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v2198_info, 0, sizeof(attr_value_t ));
    #line 1072 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v2199_args UNUSED ;
        #line 1073 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v2199_args, 0, sizeof(attr_value_t ));
        #line 1078 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2199_args = SIM_make_attr_list(3, SIM_make_attr_string("test"), SIM_make_attr_string("miss_access"), SIM_make_attr_uint64(reg));
        #line 1082 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2198_info = VT_call_python_module_function("register_view", "register_info", &v2199_args);
        SIM_attr_free(&v2199_args);
    }
    #line 1084 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *info = v2198_info;
    #line 1084 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1084 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 20639 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* miss_access.register_view.number_of_registers */
static bool _DML_M_miss_access__register_view__number_of_registers(test_t *_dev, uint32 *num)
#line 1056 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1056 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint32 v2200_num UNUSED  = 0;
    #line 1056 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v2201_args UNUSED ;
        #line 1057 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v2201_args, 0, sizeof(attr_value_t ));
        #line 1061 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2201_args = SIM_make_attr_list(2, SIM_make_attr_string("test"), SIM_make_attr_string("miss_access"));
        #line 1063 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v2201_ret UNUSED ;
        #line 1063 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v2201_ret, 0, sizeof(attr_value_t ));
        #line 1066 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2201_ret = VT_call_python_module_function("register_view", "number_of_registers", &v2201_args);
        SIM_attr_free(&v2201_args);
        #line 1069 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2200_num = SIM_attr_integer(v2201_ret);
        SIM_attr_free(&v2201_ret);
    }
    #line 1071 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *num = v2200_num;
    #line 1071 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1071 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 20671 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* miss_access.register_view.get_register_value */
static bool _DML_M_miss_access__register_view__get_register_value(test_t *_dev, uint32 reg, uint64 *val)
#line 1085 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1085 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint64 v2202_val UNUSED  = 0;
    #line 1085 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v2203_args UNUSED ;
        #line 1086 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v2203_args, 0, sizeof(attr_value_t ));
        #line 1095 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2203_args = SIM_make_attr_list(7, SIM_make_attr_string("test"), SIM_make_attr_string("miss_access"), SIM_make_attr_string("miss_access"), SIM_make_attr_uint64(reg), SIM_make_attr_object(&_dev->obj), SIM_make_attr_uint64(0), SIM_make_attr_boolean(1));
        #line 1097 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v2203_ret UNUSED ;
        #line 1097 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v2203_ret, 0, sizeof(attr_value_t ));
        #line 1099 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2203_ret = VT_call_python_module_function("register_view", "get_register_value", &v2203_args);
        SIM_attr_free(&v2203_args);
        #line 1102 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2202_val = SIM_attr_integer(v2203_ret);
        SIM_attr_free(&v2203_ret);
    }
    #line 1104 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *val = v2202_val;
    #line 1104 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1104 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 20703 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* miss_access.register_view.description */
static bool _DML_M_miss_access__register_view__description(test_t *_dev, char const **desc)
#line 1026 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1026 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    char const *v2204_desc UNUSED  = NULL;
    #line 1026 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v2205_args UNUSED ;
        #line 1027 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v2205_args, 0, sizeof(attr_value_t ));
        #line 1031 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2205_args = SIM_make_attr_list(2, SIM_make_attr_string("test"), SIM_make_attr_string("miss_access"));
        #line 1033 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v2205_ret UNUSED ;
        #line 1033 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v2205_ret, 0, sizeof(attr_value_t ));
        #line 1036 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2205_ret = VT_call_python_module_function("register_view", "description", &v2205_args);
        SIM_attr_free(&v2205_args);
        v2204_desc = SIM_attr_string(v2205_ret);
    }
    #line 1039 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *desc = v2204_desc;
    #line 1039 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1039 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 20733 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* miss_access.register_view.big_endian_bitorder */
static bool _DML_M_miss_access__register_view__big_endian_bitorder(test_t *_dev, bool *big_endian)
#line 1040 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1040 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool v2206_big_endian UNUSED  = 0;
    #line 1040 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v2207_args UNUSED ;
        #line 1041 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v2207_args, 0, sizeof(attr_value_t ));
        #line 1045 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2207_args = SIM_make_attr_list(2, SIM_make_attr_string("test"), SIM_make_attr_string("miss_access"));
        #line 1047 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v2207_ret UNUSED ;
        #line 1047 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v2207_ret, 0, sizeof(attr_value_t ));
        #line 1050 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2207_ret = VT_call_python_module_function("register_view", "big_endian_bitorder", &v2207_args);
        SIM_attr_free(&v2207_args);
        #line 1053 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2206_big_endian = SIM_attr_boolean(v2207_ret);
        SIM_attr_free(&v2207_ret);
    }
    #line 1055 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *big_endian = v2206_big_endian;
    #line 1055 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1055 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 20765 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* miss_access.io_memory.operation */
static bool _DML_M_miss_access__io_memory__operation(test_t *_dev, generic_transaction_t *mem_op, map_info_t map_info, exception_type_t *ex)
#line 876 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 876 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    exception_type_t v2208_ex UNUSED  = 0;
    v2208_ex = 0x401;
    #line 879 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_miss_access__access(_dev, mem_op, SIM_get_mem_op_physical_address(mem_op) - map_info.base + map_info.start, SIM_get_mem_op_size(mem_op)))
    #line 879 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    goto throw41;
    #line 884 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (false) throw41:
    #line 884 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v2208_ex = 0x407;
    *ex = v2208_ex;
    #line 885 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 885 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 20787 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* miss_access.access */
static bool _DML_M_miss_access__access(test_t *_dev, generic_transaction_t *memop, physical_address_t offset, physical_address_t size)
#line 449 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    if (size > 8)
    #line 450 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        SIM_LOG_ERROR(_dev->miss_access._obj, 0, "Oversized access to %s", "miss_access");
        return 1;
    }
    if (SIM_mem_op_is_read(memop))
    {
        #line 455 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        generic_transaction_t *v2215_memop UNUSED  = memop;
        #line 455 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        physical_address_t v2215_offset UNUSED  = offset;
        #line 455 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        physical_address_t v2215_size UNUSED  = size;
        #line 487 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            bool v2216_success UNUSED  = 0;
            uint64 v2216_val UNUSED  = 0;
            {
                #line 490 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                bool v2217__ret_success UNUSED  = 0;
                #line 490 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint64 v2217__ret_readvalue UNUSED  = 0;
                #line 490 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_miss_access__read_access(_dev, v2215_memop, v2215_offset, v2215_size, &v2217__ret_success, &v2217__ret_readvalue))
                #line 490 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                return 1;
                #line 490 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v2216_success = v2217__ret_success;
                #line 490 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v2216_val = v2217__ret_readvalue;
                #line 20824 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
            }
            #line 491 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (!v2216_success)
            {
                #line 617 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                bool v2219_success UNUSED  = 0;
                #line 617 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint64 v2219_value UNUSED  = 0;
                #line 619 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v2219_success = 0;
                #line 617 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v2216_success = v2219_success;
                #line 617 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v2216_val = v2219_value;
                #line 492 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            #line 494 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (!v2216_success)
            {
                #line 134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting-common.dml"
                SIM_LOG_INFO(1, _dev->miss_access._obj, 0, "hello");
                #line 495 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            else
            {
                #line 497 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                generic_transaction_t *v2225_memop UNUSED  = v2215_memop;
                #line 497 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint64 v2225_val UNUSED  = v2216_val;
                #line 502 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 502 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    generic_transaction_t *v2227_memop UNUSED  = v2225_memop;
                    #line 502 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint64 v2227_value UNUSED  = v2225_val;
                    #line 478 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    SIM_set_mem_op_value_le(v2227_memop, v2227_value);
                    #line 502 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 497 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            #line 499 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 455 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    else
    #line 456 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        uint64 v2229_writeval UNUSED  = 0;
        {
            #line 458 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            generic_transaction_t *v2230_memop UNUSED  = memop;
            #line 463 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint64 v2230_writeval UNUSED  = 0;
            #line 467 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v2230_writeval = SIM_get_mem_op_value_le(v2230_memop);
            #line 463 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v2229_writeval = v2230_writeval;
            #line 458 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        {
            #line 459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            generic_transaction_t *v2232_memop UNUSED  = memop;
            #line 459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            physical_address_t v2232_offset UNUSED  = offset;
            #line 459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            physical_address_t v2232_size UNUSED  = size;
            #line 459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint64 v2232_value UNUSED  = v2229_writeval;
            #line 624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                bool v2233_success UNUSED  = 0;
                {
                    #line 626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    bool v2234__ret_success UNUSED  = 0;
                    #line 626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    if (_DML_M_miss_access__write_access(_dev, v2232_memop, v2232_offset, v2232_size, v2232_value, &v2234__ret_success))
                    #line 626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    return 1;
                    #line 626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v2233_success = v2234__ret_success;
                    #line 20906 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
                }
                #line 627 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (!v2233_success)
                {
                    #line 724 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    bool v2236_success UNUSED  = 0;
                    #line 727 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v2236_success = 0;
                    #line 724 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v2233_success = v2236_success;
                    #line 628 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 630 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (!v2233_success)
                {
                    #line 134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting-common.dml"
                    SIM_LOG_INFO(1, _dev->miss_access._obj, 0, "hello");
                    #line 631 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                else
                {
                    #line 633 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 635 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            #line 459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
    }
    return 0;
    #line 461 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 20938 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* miss_access.write_access */
static bool _DML_M_miss_access__write_access(test_t *_dev, generic_transaction_t *memop, physical_address_t offset, physical_address_t size, uint64 writevalue, bool *success)
#line 644 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 644 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool v2244_success UNUSED  = 0;
    #line 644 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        conf_object_t *v2245_bank_obj UNUSED  = NULL;
        v2245_bank_obj = _DML_M_miss_access___non_anonymous_bank_obj(_dev);
        #line 648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        bool v2245_suppress UNUSED  = 0;
        conf_object_t *v2245_ini UNUSED  = SIM_get_mem_op_initiator(memop);
        if (!SIM_get_mem_op_inquiry(memop))
        #line 653 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        _callback_before_write(v2245_bank_obj, v2245_ini, &offset, size, &writevalue, &v2245_suppress, &_dev->miss_access._connections, &_dev->miss_access._before_write_callbacks);
        #line 655 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (v2245_suppress)
        #line 655 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            v2244_success = 1;
            if (!SIM_get_mem_op_inquiry(memop))
            #line 659 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            _callback_after_write(v2245_bank_obj, v2245_ini, &offset, size, &v2244_success, &_dev->miss_access._connections, &_dev->miss_access._after_write_callbacks);
            #line 661 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            goto exit297;
        }
        #line 664 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            uint8 v2250_accessed_size UNUSED  = 0;
            {
                #line 666 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint8 v2251__ret_access_size UNUSED  = 0;
                #line 666 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_miss_access___write_one_reg(_dev, memop, offset, size, writevalue, &v2251__ret_access_size))
                #line 666 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                return 1;
                #line 666 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v2250_accessed_size = v2251__ret_access_size;
                #line 20979 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
            }
            #line 668 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v2244_success = v2250_accessed_size == size;
            if (!SIM_get_mem_op_inquiry(memop))
            #line 671 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            _callback_after_write(v2245_bank_obj, v2245_ini, &offset, size, &v2244_success, &_dev->miss_access._connections, &_dev->miss_access._after_write_callbacks);
            #line 673 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 708 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 708 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
exit297: ;
    #line 708 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *success = v2244_success;
    #line 708 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 708 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 20998 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* miss_access._write_one_reg */
static bool _DML_M_miss_access___write_one_reg(test_t *_dev, generic_transaction_t *memop, uint64 offset, int64 size, uint64 write_value, uint8 *access_size)
#line 712 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 21004 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
    bool v2254_success UNUSED  = 0;
    v2254_success = _DML_M_miss_access___unmapped_write_access(_dev, memop, (uint64 )(offset), (uint64 )(size), (uint64 )(write_value));
    *access_size = (uint8 )(v2254_success ? (size) : 0LL);
    return 0;
    #line 716 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 21011 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* miss_access._unmapped_write_access */
static bool _DML_M_miss_access___unmapped_write_access(test_t *_dev, generic_transaction_t *memop, physical_address_t offset, physical_address_t size, uint64 writevalue)
#line 755 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 751 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool success UNUSED  = 0;
    #line 756 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    success = 0;
    return success;
    #line 757 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 21024 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* miss_access._non_anonymous_bank_obj */
static conf_object_t *_DML_M_miss_access___non_anonymous_bank_obj(test_t *_dev)
#line 506 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 506 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    conf_object_t *bank_obj UNUSED  = NULL;
    #line 508 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_dev->miss_access._cached_bank_obj == (NULL))
    #line 508 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        char v2261_name[(uint64 )_dml_strlen("miss_access") + 6] UNUSED ;
        #line 509 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v2261_name, 0, sizeof(char [(uint64 )_dml_strlen("miss_access") + 6]));
        _dml_strcpy(v2261_name, "bank.");
        _dml_strcpy(v2261_name + 5, "miss_access");
        _dev->miss_access._cached_bank_obj = SIM_object_descendant(&_dev->obj, v2261_name);
    }
    bank_obj = _dev->miss_access._cached_bank_obj;
    #line 518 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return bank_obj;
    #line 518 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 21048 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* miss_access.read_access */
static bool _DML_M_miss_access__read_access(test_t *_dev, generic_transaction_t *memop, physical_address_t offset, physical_address_t size, bool *success, uint64 *readvalue)
#line 522 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 522 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool v2262_success UNUSED  = 0;
    #line 522 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint64 v2262_readvalue UNUSED  = 0;
    #line 522 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        conf_object_t *v2263_bank_obj UNUSED  = NULL;
        v2263_bank_obj = _DML_M_miss_access___non_anonymous_bank_obj(_dev);
        #line 526 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        bool v2263_inquiry UNUSED  = SIM_get_mem_op_inquiry(memop);
        bool v2263_inquiry_override UNUSED  = 0;
        conf_object_t *v2263_ini UNUSED  = SIM_get_mem_op_initiator(memop);
        if (!v2263_inquiry)
        #line 529 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            #line 532 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            _callback_before_read(v2263_bank_obj, v2263_ini, &v2263_inquiry_override, &offset, size, &_dev->miss_access._connections, &_dev->miss_access._before_read_callbacks);
            if (v2263_inquiry_override)
            #line 533 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 535 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                SIM_set_mem_op_inquiry(memop, 1);
                v2263_inquiry = 1;
            }
        }
        {
            uint8 v2267_accessed_size UNUSED  = 0;
            {
                #line 541 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint8 v2268__ret_consumed_size UNUSED  = 0;
                #line 541 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint64 v2268__ret_readvalue UNUSED  = 0;
                #line 541 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_miss_access___read_one_reg(_dev, memop, offset, size, &v2268__ret_consumed_size, &v2268__ret_readvalue))
                #line 541 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                return 1;
                #line 541 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v2267_accessed_size = v2268__ret_consumed_size;
                #line 541 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v2262_readvalue = v2268__ret_readvalue;
                #line 21094 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
            }
            #line 543 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v2262_success = v2267_accessed_size == size;
            if (!v2263_inquiry || v2263_inquiry_override)
            #line 547 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            _callback_after_read(v2263_bank_obj, v2263_ini, &offset, size, &v2262_readvalue, &v2262_success, &_dev->miss_access._connections, &_dev->miss_access._after_read_callbacks);
            #line 549 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (v2263_inquiry_override)
            SIM_set_mem_op_inquiry(memop, 0);
            #line 552 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            goto exit300;
        }
        #line 601 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 601 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
exit300: ;
    #line 601 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *success = v2262_success;
    #line 601 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *readvalue = v2262_readvalue;
    #line 601 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 601 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 21119 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* miss_access._read_one_reg */
static bool _DML_M_miss_access___read_one_reg(test_t *_dev, generic_transaction_t *memop, uint64 offset, int64 access_size, uint8 *consumed_size, uint64 *readvalue)
#line 605 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 21125 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
    bool v2272_success UNUSED  = 0;
    {
        uint64 v2273__ret_readvalue UNUSED  = 0LL;
        v2272_success = _DML_M_miss_access___unmapped_read_access(_dev, memop, (uint64 )(offset), (uint64 )(access_size), &v2273__ret_readvalue);
        *readvalue = v2273__ret_readvalue;
    }
    *consumed_size = (uint8 )(v2272_success ? (access_size) : 0LL);
    return 0;
    #line 609 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 21136 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* miss_access._unmapped_read_access */
static bool _DML_M_miss_access___unmapped_read_access(test_t *_dev, generic_transaction_t *memop, physical_address_t offset, physical_address_t size, uint64 *readvalue)
#line 734 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 731 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool success UNUSED  = 0;
    #line 731 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 731 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        *(readvalue) = 0;
        #line 731 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 746 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    success = 0;
    #line 748 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return success;
    #line 748 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 21156 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* miss_access.int_register.write */
static bool _DML_M_miss_access__int_register__write(test_t *_dev, int num, uint64 val)
#line 916 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 21162 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
    return 0;
    #line 924 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 21166 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* miss_access.int_register.register_info */
static bool _DML_M_miss_access__int_register__register_info(test_t *_dev, int reg, ireg_info_t reqinfo, int *info)
#line 941 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 941 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    int v2277_info UNUSED  = 0;
    v2277_info = 0;
    *info = v2277_info;
    #line 943 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 943 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 21180 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* miss_access.int_register.read */
static bool _DML_M_miss_access__int_register__read(test_t *_dev, int num, uint64 *val)
#line 905 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 21186 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
    *val = 0ULL;
    return 0;
    #line 914 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 21191 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* miss_access.int_register.get_number */
static bool _DML_M_miss_access__int_register__get_number(test_t *_dev, char const *name, int *num)
#line 893 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 21197 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
    *num = (int32 )-1LL;
    return 0;
    #line 897 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 21202 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* miss_access.int_register.get_name */
static bool _DML_M_miss_access__int_register__get_name(test_t *_dev, int num, char const **name)
#line 899 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 21208 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
    *name = NULL;
    return 0;
    #line 903 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 21213 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* miss_access.int_register.all_registers */
static bool _DML_M_miss_access__int_register__all_registers(test_t *_dev, attr_value_t *vals)
#line 926 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 926 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v2279_vals UNUSED ;
    #line 926 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v2279_vals, 0, sizeof(attr_value_t ));
    #line 926 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 929 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        int v2280_count UNUSED  = 0;
        #line 933 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2279_vals = SIM_alloc_attr_list(v2280_count);
        v2280_count = 0;
        #line 939 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 939 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *vals = v2279_vals;
    #line 939 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 939 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 21238 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* miss_access.instrumentation_order.move_before */
static bool _DML_M_miss_access__instrumentation_order__move_before(test_t *_dev, conf_object_t *connection, conf_object_t *before, bool *success)
#line 1018 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1018 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool v2281_success UNUSED  = 0;
    v2281_success = _move_before(connection, before, &_dev->miss_access._connections);
    *success = v2281_success;
    #line 1020 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1020 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 21252 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* miss_access.instrumentation_order.get_connections */
static bool _DML_M_miss_access__instrumentation_order__get_connections(test_t *_dev, attr_value_t *connections)
#line 1014 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1014 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v2283_connections UNUSED ;
    #line 1014 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v2283_connections, 0, sizeof(attr_value_t ));
    v2283_connections = _get_connections(&_dev->miss_access._connections);
    *connections = v2283_connections;
    #line 1016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 21268 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* miss_access.bank_instrumentation_subscribe.remove_connection_callbacks */
static bool _DML_M_miss_access__bank_instrumentation_subscribe__remove_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 1002 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1004 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _remove_connection_callbacks(_DML_M_miss_access___non_anonymous_bank_obj(_dev), connection, &_dev->miss_access._connections);
    return 0;
    #line 1005 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 21279 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* miss_access.bank_instrumentation_subscribe.remove_callback */
static bool _DML_M_miss_access__bank_instrumentation_subscribe__remove_callback(test_t *_dev, bank_callback_handle_t callback)
#line 995 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 999 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _remove_callback(callback, &_dev->miss_access._connections, &_dev->miss_access._before_read_callbacks, &_dev->miss_access._after_read_callbacks, &_dev->miss_access._before_write_callbacks, &_dev->miss_access._after_write_callbacks);
    return 0;
    #line 1000 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 21290 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* miss_access.bank_instrumentation_subscribe.register_before_write */
static bool _DML_M_miss_access__bank_instrumentation_subscribe__register_before_write(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data, bank_callback_handle_t *handle)
#line 977 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 977 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bank_callback_handle_t v2289_handle UNUSED  = 0;
    #line 981 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v2289_handle = _register_before_write(_DML_M_miss_access___non_anonymous_bank_obj(_dev), connection, offset, size, before_write, user_data, &_dev->miss_access._connections, &_dev->miss_access._before_write_callbacks);
    *handle = v2289_handle;
    #line 982 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 982 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 21305 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* miss_access.bank_instrumentation_subscribe.register_before_read */
static bool _DML_M_miss_access__bank_instrumentation_subscribe__register_before_read(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data, bank_callback_handle_t *handle)
#line 954 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 954 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bank_callback_handle_t v2291_handle UNUSED  = 0;
    #line 958 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v2291_handle = _register_before_read(_DML_M_miss_access___non_anonymous_bank_obj(_dev), connection, offset, size, before_read, user_data, &_dev->miss_access._connections, &_dev->miss_access._before_read_callbacks);
    *handle = v2291_handle;
    #line 959 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 959 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 21320 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* miss_access.bank_instrumentation_subscribe.register_after_write */
static bool _DML_M_miss_access__bank_instrumentation_subscribe__register_after_write(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data, bank_callback_handle_t *handle)
#line 988 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 988 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bank_callback_handle_t v2293_handle UNUSED  = 0;
    #line 992 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v2293_handle = _register_after_write(_DML_M_miss_access___non_anonymous_bank_obj(_dev), connection, offset, size, after_write, user_data, &_dev->miss_access._connections, &_dev->miss_access._after_write_callbacks);
    *handle = v2293_handle;
    #line 993 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 993 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 21335 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* miss_access.bank_instrumentation_subscribe.register_after_read */
static bool _DML_M_miss_access__bank_instrumentation_subscribe__register_after_read(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data, bank_callback_handle_t *handle)
#line 965 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 965 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bank_callback_handle_t v2295_handle UNUSED  = 0;
    #line 969 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v2295_handle = _register_after_read(_DML_M_miss_access___non_anonymous_bank_obj(_dev), connection, offset, size, after_read, user_data, &_dev->miss_access._connections, &_dev->miss_access._after_read_callbacks);
    *handle = v2295_handle;
    #line 970 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 970 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 21350 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* miss_access.bank_instrumentation_subscribe.enable_connection_callbacks */
static bool _DML_M_miss_access__bank_instrumentation_subscribe__enable_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 1006 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    _enable_connection_callbacks(connection, &_dev->miss_access._connections);
    return 0;
    #line 1008 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 21360 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* miss_access.bank_instrumentation_subscribe.disable_connection_callbacks */
static bool _DML_M_miss_access__bank_instrumentation_subscribe__disable_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 1009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    _disable_connection_callbacks(connection, &_dev->miss_access._connections);
    return 0;
    #line 1011 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 21370 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* miss.register_view_catalog.register_offsets */
static bool _DML_M_miss__register_view_catalog__register_offsets(test_t *_dev, attr_value_t *ret)
#line 1138 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1138 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v2301_ret UNUSED ;
    #line 1138 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v2301_ret, 0, sizeof(attr_value_t ));
    #line 1138 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        uint64 v2302_table_size UNUSED  = 0;
        {
            #line 1140 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint32 v2303__ret_num UNUSED  = 0;
            #line 1140 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (_DML_M_miss__register_view__number_of_registers(_dev, &v2303__ret_num))
            #line 1140 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            return 1;
            #line 1140 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v2302_table_size = v2303__ret_num;
            #line 21392 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
        }
        #line 1141 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2301_ret = SIM_alloc_attr_list(v2302_table_size);
        int v2302_i UNUSED  = 0;
        for (v2302_i = 0; v2302_i < v2302_table_size; (v2302_i)++)
        #line 1143 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            attr_value_t v2304_full_info UNUSED ;
            #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                attr_value_t v2305__ret_info UNUSED ;
                #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                memset((void *)&v2305__ret_info, 0, sizeof(attr_value_t ));
                #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_miss__register_view__register_info(_dev, v2302_i, &v2305__ret_info))
                #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                return 1;
                #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v2304_full_info = v2305__ret_info;
                #line 21413 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
            }
            #line 1148 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            SIM_attr_list_set_item(&v2301_ret, v2302_i, SIM_attr_copy(SIM_attr_list_item(v2304_full_info, 3)));
            SIM_attr_free(&v2304_full_info);
        }
    }
    #line 1151 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *ret = v2301_ret;
    #line 1151 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1151 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 21426 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* miss.register_view_catalog.register_names */
static bool _DML_M_miss__register_view_catalog__register_names(test_t *_dev, attr_value_t *ret)
#line 1124 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1124 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v2306_ret UNUSED ;
    #line 1124 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v2306_ret, 0, sizeof(attr_value_t ));
    #line 1124 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        uint64 v2307_table_size UNUSED  = 0;
        {
            #line 1126 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint32 v2308__ret_num UNUSED  = 0;
            #line 1126 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (_DML_M_miss__register_view__number_of_registers(_dev, &v2308__ret_num))
            #line 1126 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            return 1;
            #line 1126 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v2307_table_size = v2308__ret_num;
            #line 21448 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
        }
        #line 1127 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2306_ret = SIM_alloc_attr_list(v2307_table_size);
        int v2307_i UNUSED  = 0;
        for (v2307_i = 0; v2307_i < v2307_table_size; (v2307_i)++)
        #line 1129 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            attr_value_t v2309_full_info UNUSED ;
            #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                attr_value_t v2310__ret_info UNUSED ;
                #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                memset((void *)&v2310__ret_info, 0, sizeof(attr_value_t ));
                #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_miss__register_view__register_info(_dev, v2307_i, &v2310__ret_info))
                #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                return 1;
                #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v2309_full_info = v2310__ret_info;
                #line 21469 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
            }
            #line 1134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            SIM_attr_list_set_item(&v2306_ret, v2307_i, SIM_attr_copy(SIM_attr_list_item(v2309_full_info, 0)));
            SIM_attr_free(&v2309_full_info);
        }
    }
    #line 1137 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *ret = v2306_ret;
    #line 1137 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1137 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 21482 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* miss.register_view.set_register_value */
static bool _DML_M_miss__register_view__set_register_value(test_t *_dev, uint32 reg, uint64 val)
#line 1105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v2312_args UNUSED ;
        #line 1106 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v2312_args, 0, sizeof(attr_value_t ));
        #line 1116 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2312_args = SIM_make_attr_list(8, SIM_make_attr_string("test"), SIM_make_attr_string("miss"), SIM_make_attr_string("miss"), SIM_make_attr_uint64(reg), SIM_make_attr_object(&_dev->obj), SIM_make_attr_uint64(0), SIM_make_attr_boolean(1), SIM_make_attr_uint64(val));
        #line 1118 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        VT_call_python_module_function("register_view", "set_register_value", &v2312_args);
        #line 1120 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        SIM_attr_free(&v2312_args);
    }
    #line 1121 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1121 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 21504 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* miss.register_view.register_info */
static bool _DML_M_miss__register_view__register_info(test_t *_dev, uint32 reg, attr_value_t *info)
#line 1072 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1072 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v2313_info UNUSED ;
    #line 1072 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v2313_info, 0, sizeof(attr_value_t ));
    #line 1072 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v2314_args UNUSED ;
        #line 1073 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v2314_args, 0, sizeof(attr_value_t ));
        #line 1078 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2314_args = SIM_make_attr_list(3, SIM_make_attr_string("test"), SIM_make_attr_string("miss"), SIM_make_attr_uint64(reg));
        #line 1082 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2313_info = VT_call_python_module_function("register_view", "register_info", &v2314_args);
        SIM_attr_free(&v2314_args);
    }
    #line 1084 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *info = v2313_info;
    #line 1084 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1084 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 21531 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* miss.register_view.number_of_registers */
static bool _DML_M_miss__register_view__number_of_registers(test_t *_dev, uint32 *num)
#line 1056 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1056 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint32 v2315_num UNUSED  = 0;
    #line 1056 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v2316_args UNUSED ;
        #line 1057 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v2316_args, 0, sizeof(attr_value_t ));
        #line 1061 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2316_args = SIM_make_attr_list(2, SIM_make_attr_string("test"), SIM_make_attr_string("miss"));
        #line 1063 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v2316_ret UNUSED ;
        #line 1063 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v2316_ret, 0, sizeof(attr_value_t ));
        #line 1066 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2316_ret = VT_call_python_module_function("register_view", "number_of_registers", &v2316_args);
        SIM_attr_free(&v2316_args);
        #line 1069 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2315_num = SIM_attr_integer(v2316_ret);
        SIM_attr_free(&v2316_ret);
    }
    #line 1071 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *num = v2315_num;
    #line 1071 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1071 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 21563 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* miss.register_view.get_register_value */
static bool _DML_M_miss__register_view__get_register_value(test_t *_dev, uint32 reg, uint64 *val)
#line 1085 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1085 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint64 v2317_val UNUSED  = 0;
    #line 1085 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v2318_args UNUSED ;
        #line 1086 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v2318_args, 0, sizeof(attr_value_t ));
        #line 1095 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2318_args = SIM_make_attr_list(7, SIM_make_attr_string("test"), SIM_make_attr_string("miss"), SIM_make_attr_string("miss"), SIM_make_attr_uint64(reg), SIM_make_attr_object(&_dev->obj), SIM_make_attr_uint64(0), SIM_make_attr_boolean(1));
        #line 1097 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v2318_ret UNUSED ;
        #line 1097 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v2318_ret, 0, sizeof(attr_value_t ));
        #line 1099 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2318_ret = VT_call_python_module_function("register_view", "get_register_value", &v2318_args);
        SIM_attr_free(&v2318_args);
        #line 1102 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2317_val = SIM_attr_integer(v2318_ret);
        SIM_attr_free(&v2318_ret);
    }
    #line 1104 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *val = v2317_val;
    #line 1104 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1104 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 21595 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* miss.register_view.description */
static bool _DML_M_miss__register_view__description(test_t *_dev, char const **desc)
#line 1026 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1026 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    char const *v2319_desc UNUSED  = NULL;
    #line 1026 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v2320_args UNUSED ;
        #line 1027 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v2320_args, 0, sizeof(attr_value_t ));
        #line 1031 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2320_args = SIM_make_attr_list(2, SIM_make_attr_string("test"), SIM_make_attr_string("miss"));
        #line 1033 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v2320_ret UNUSED ;
        #line 1033 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v2320_ret, 0, sizeof(attr_value_t ));
        #line 1036 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2320_ret = VT_call_python_module_function("register_view", "description", &v2320_args);
        SIM_attr_free(&v2320_args);
        v2319_desc = SIM_attr_string(v2320_ret);
    }
    #line 1039 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *desc = v2319_desc;
    #line 1039 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1039 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 21625 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* miss.register_view.big_endian_bitorder */
static bool _DML_M_miss__register_view__big_endian_bitorder(test_t *_dev, bool *big_endian)
#line 1040 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1040 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool v2321_big_endian UNUSED  = 0;
    #line 1040 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v2322_args UNUSED ;
        #line 1041 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v2322_args, 0, sizeof(attr_value_t ));
        #line 1045 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2322_args = SIM_make_attr_list(2, SIM_make_attr_string("test"), SIM_make_attr_string("miss"));
        #line 1047 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v2322_ret UNUSED ;
        #line 1047 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v2322_ret, 0, sizeof(attr_value_t ));
        #line 1050 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2322_ret = VT_call_python_module_function("register_view", "big_endian_bitorder", &v2322_args);
        SIM_attr_free(&v2322_args);
        #line 1053 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2321_big_endian = SIM_attr_boolean(v2322_ret);
        SIM_attr_free(&v2322_ret);
    }
    #line 1055 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *big_endian = v2321_big_endian;
    #line 1055 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1055 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 21657 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* miss.io_memory.operation */
static bool _DML_M_miss__io_memory__operation(test_t *_dev, generic_transaction_t *mem_op, map_info_t map_info, exception_type_t *ex)
#line 876 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 876 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    exception_type_t v2323_ex UNUSED  = 0;
    v2323_ex = 0x401;
    #line 879 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_miss__access(_dev, mem_op, SIM_get_mem_op_physical_address(mem_op) - map_info.base + map_info.start, SIM_get_mem_op_size(mem_op)))
    #line 879 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    goto throw42;
    #line 884 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (false) throw42:
    #line 884 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v2323_ex = 0x407;
    *ex = v2323_ex;
    #line 885 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 885 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 21679 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* miss.access */
static bool _DML_M_miss__access(test_t *_dev, generic_transaction_t *memop, physical_address_t offset, physical_address_t size)
#line 449 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    if (size > 8)
    #line 450 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        SIM_LOG_ERROR(_dev->miss._obj, 0, "Oversized access to %s", "miss");
        return 1;
    }
    if (SIM_mem_op_is_read(memop))
    {
        #line 455 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        generic_transaction_t *v2330_memop UNUSED  = memop;
        #line 455 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        physical_address_t v2330_offset UNUSED  = offset;
        #line 455 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        physical_address_t v2330_size UNUSED  = size;
        #line 487 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            bool v2331_success UNUSED  = 0;
            uint64 v2331_val UNUSED  = 0;
            {
                #line 490 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                bool v2332__ret_success UNUSED  = 0;
                #line 490 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint64 v2332__ret_readvalue UNUSED  = 0;
                #line 490 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_miss__read_access(_dev, v2330_memop, v2330_offset, v2330_size, &v2332__ret_success, &v2332__ret_readvalue))
                #line 490 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                return 1;
                #line 490 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v2331_success = v2332__ret_success;
                #line 490 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v2331_val = v2332__ret_readvalue;
                #line 21716 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
            }
            #line 491 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (!v2331_success)
            {
                #line 87 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting-common.dml"
                bool v2334_success UNUSED  = 0;
                #line 87 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting-common.dml"
                uint64 v2334_value UNUSED  = 0;
                #line 89 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting-common.dml"
                v2334_success = 1;
                v2334_value = 5;
                #line 87 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting-common.dml"
                v2331_success = v2334_success;
                #line 87 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting-common.dml"
                v2331_val = v2334_value;
                #line 492 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            #line 494 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (!v2331_success)
            {
                #line 495 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                generic_transaction_t *v2337_memop UNUSED  = v2330_memop;
                #line 495 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                physical_address_t v2337_offset UNUSED  = v2330_offset;
                #line 495 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                physical_address_t v2337_size UNUSED  = v2330_size;
                #line 762 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                SIM_LOG_INFO(4, _dev->miss._obj, 0, "Missed in bank %s", "miss");
                #line 768 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                _DML_M_miss__log_miss(_dev, v2337_memop, v2337_offset, v2337_size);
                return 1;
                #line 495 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            else
            {
                #line 497 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                generic_transaction_t *v2342_memop UNUSED  = v2330_memop;
                #line 497 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint64 v2342_val UNUSED  = v2331_val;
                #line 502 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 502 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    generic_transaction_t *v2344_memop UNUSED  = v2342_memop;
                    #line 502 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint64 v2344_value UNUSED  = v2342_val;
                    #line 478 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    SIM_set_mem_op_value_le(v2344_memop, v2344_value);
                    #line 502 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 497 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            #line 499 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 455 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    else
    #line 456 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        uint64 v2346_writeval UNUSED  = 0;
        {
            #line 458 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            generic_transaction_t *v2347_memop UNUSED  = memop;
            #line 463 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint64 v2347_writeval UNUSED  = 0;
            #line 467 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v2347_writeval = SIM_get_mem_op_value_le(v2347_memop);
            #line 463 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v2346_writeval = v2347_writeval;
            #line 458 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        {
            #line 459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            generic_transaction_t *v2349_memop UNUSED  = memop;
            #line 459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            physical_address_t v2349_offset UNUSED  = offset;
            #line 459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            physical_address_t v2349_size UNUSED  = size;
            #line 459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint64 v2349_value UNUSED  = v2346_writeval;
            #line 624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                bool v2350_success UNUSED  = 0;
                {
                    #line 626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    bool v2351__ret_success UNUSED  = 0;
                    #line 626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    if (_DML_M_miss__write_access(_dev, v2349_memop, v2349_offset, v2349_size, v2349_value, &v2351__ret_success))
                    #line 626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    return 1;
                    #line 626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v2350_success = v2351__ret_success;
                    #line 21808 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
                }
                #line 627 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (!v2350_success)
                {
                    #line 628 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint64 v2353_value UNUSED  = v2349_value;
                    #line 93 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting-common.dml"
                    bool v2353_success UNUSED  = 0;
                    #line 95 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting-common.dml"
                    v2353_success = v2353_value == 5;
                    #line 93 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting-common.dml"
                    v2350_success = v2353_success;
                    #line 628 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 630 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (!v2350_success)
                {
                    #line 631 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    generic_transaction_t *v2356_memop UNUSED  = v2349_memop;
                    #line 631 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    physical_address_t v2356_offset UNUSED  = v2349_offset;
                    #line 631 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    physical_address_t v2356_size UNUSED  = v2349_size;
                    #line 762 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    SIM_LOG_INFO(4, _dev->miss._obj, 0, "Missed in bank %s", "miss");
                    #line 768 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    _DML_M_miss__log_miss(_dev, v2356_memop, v2356_offset, v2356_size);
                    return 1;
                    #line 631 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                else
                {
                    #line 633 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 635 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            #line 459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
    }
    return 0;
    #line 461 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 21851 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* miss.write_access */
static bool _DML_M_miss__write_access(test_t *_dev, generic_transaction_t *memop, physical_address_t offset, physical_address_t size, uint64 writevalue, bool *success)
#line 644 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 644 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool v2363_success UNUSED  = 0;
    #line 644 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        conf_object_t *v2364_bank_obj UNUSED  = NULL;
        v2364_bank_obj = _DML_M_miss___non_anonymous_bank_obj(_dev);
        #line 648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        bool v2364_suppress UNUSED  = 0;
        conf_object_t *v2364_ini UNUSED  = SIM_get_mem_op_initiator(memop);
        if (!SIM_get_mem_op_inquiry(memop))
        #line 653 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        _callback_before_write(v2364_bank_obj, v2364_ini, &offset, size, &writevalue, &v2364_suppress, &_dev->miss._connections, &_dev->miss._before_write_callbacks);
        #line 655 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (v2364_suppress)
        #line 655 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            v2363_success = 1;
            if (!SIM_get_mem_op_inquiry(memop))
            #line 659 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            _callback_after_write(v2364_bank_obj, v2364_ini, &offset, size, &v2363_success, &_dev->miss._connections, &_dev->miss._after_write_callbacks);
            #line 661 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            goto exit334;
        }
        #line 664 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            uint8 v2369_accessed_size UNUSED  = 0;
            {
                #line 666 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint8 v2370__ret_access_size UNUSED  = 0;
                #line 666 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_miss___write_one_reg(_dev, memop, offset, size, writevalue, &v2370__ret_access_size))
                #line 666 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                return 1;
                #line 666 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v2369_accessed_size = v2370__ret_access_size;
                #line 21892 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
            }
            #line 668 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v2363_success = v2369_accessed_size == size;
            if (!SIM_get_mem_op_inquiry(memop))
            #line 671 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            _callback_after_write(v2364_bank_obj, v2364_ini, &offset, size, &v2363_success, &_dev->miss._connections, &_dev->miss._after_write_callbacks);
            #line 673 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 708 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 708 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
exit334: ;
    #line 708 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *success = v2363_success;
    #line 708 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 708 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 21911 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* miss._write_one_reg */
static bool _DML_M_miss___write_one_reg(test_t *_dev, generic_transaction_t *memop, uint64 offset, int64 size, uint64 write_value, uint8 *access_size)
#line 712 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 21917 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
    bool v2373_success UNUSED  = 0;
    v2373_success = _DML_M_miss___unmapped_write_access(_dev, memop, (uint64 )(offset), (uint64 )(size), (uint64 )(write_value));
    *access_size = (uint8 )(v2373_success ? (size) : 0LL);
    return 0;
    #line 716 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 21924 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* miss._unmapped_write_access */
static bool _DML_M_miss___unmapped_write_access(test_t *_dev, generic_transaction_t *memop, physical_address_t offset, physical_address_t size, uint64 writevalue)
#line 755 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 751 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool success UNUSED  = 0;
    #line 756 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    success = 0;
    return success;
    #line 757 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 21937 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* miss._non_anonymous_bank_obj */
static conf_object_t *_DML_M_miss___non_anonymous_bank_obj(test_t *_dev)
#line 506 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 506 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    conf_object_t *bank_obj UNUSED  = NULL;
    #line 508 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_dev->miss._cached_bank_obj == (NULL))
    #line 508 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        char v2380_name[(uint64 )_dml_strlen("miss") + 6] UNUSED ;
        #line 509 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v2380_name, 0, sizeof(char [(uint64 )_dml_strlen("miss") + 6]));
        _dml_strcpy(v2380_name, "bank.");
        _dml_strcpy(v2380_name + 5, "miss");
        _dev->miss._cached_bank_obj = SIM_object_descendant(&_dev->obj, v2380_name);
    }
    bank_obj = _dev->miss._cached_bank_obj;
    #line 518 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return bank_obj;
    #line 518 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 21961 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* miss.log_miss */
static void  _DML_M_miss__log_miss(test_t *_dev, generic_transaction_t *memop, physical_address_t offset, physical_address_t size)
#line 774 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    if (SIM_get_mem_op_inquiry(memop))
    goto exit337;
    if (SIM_mem_op_is_read(memop))
    SIM_LOG_SPEC_VIOLATION(1, _dev->miss._obj, Register_Read, "%lld byte read access at offset %#llx%s (addr %#llx) outside registers or misaligned access", (uint64 )size, (uint64 )offset, " in miss", (uint64 )SIM_get_mem_op_physical_address(memop));
    #line 783 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    else
    SIM_LOG_SPEC_VIOLATION(1, _dev->miss._obj, Register_Write, "%lld byte write access at offset %#llx%s (addr %#llx) outside registers or misaligned access", (uint64 )size, (uint64 )offset, " in miss", (uint64 )SIM_get_mem_op_physical_address(memop));
    #line 789 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
exit337: ;
    #line 789 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return;
    #line 789 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 21980 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* miss.read_access */
static bool _DML_M_miss__read_access(test_t *_dev, generic_transaction_t *memop, physical_address_t offset, physical_address_t size, bool *success, uint64 *readvalue)
#line 522 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 522 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool v2383_success UNUSED  = 0;
    #line 522 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint64 v2383_readvalue UNUSED  = 0;
    #line 522 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        conf_object_t *v2384_bank_obj UNUSED  = NULL;
        v2384_bank_obj = _DML_M_miss___non_anonymous_bank_obj(_dev);
        #line 526 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        bool v2384_inquiry UNUSED  = SIM_get_mem_op_inquiry(memop);
        bool v2384_inquiry_override UNUSED  = 0;
        conf_object_t *v2384_ini UNUSED  = SIM_get_mem_op_initiator(memop);
        if (!v2384_inquiry)
        #line 529 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            #line 532 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            _callback_before_read(v2384_bank_obj, v2384_ini, &v2384_inquiry_override, &offset, size, &_dev->miss._connections, &_dev->miss._before_read_callbacks);
            if (v2384_inquiry_override)
            #line 533 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 535 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                SIM_set_mem_op_inquiry(memop, 1);
                v2384_inquiry = 1;
            }
        }
        {
            uint8 v2388_accessed_size UNUSED  = 0;
            {
                #line 541 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint8 v2389__ret_consumed_size UNUSED  = 0;
                #line 541 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint64 v2389__ret_readvalue UNUSED  = 0;
                #line 541 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_miss___read_one_reg(_dev, memop, offset, size, &v2389__ret_consumed_size, &v2389__ret_readvalue))
                #line 541 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                return 1;
                #line 541 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v2388_accessed_size = v2389__ret_consumed_size;
                #line 541 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v2383_readvalue = v2389__ret_readvalue;
                #line 22026 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
            }
            #line 543 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v2383_success = v2388_accessed_size == size;
            if (!v2384_inquiry || v2384_inquiry_override)
            #line 547 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            _callback_after_read(v2384_bank_obj, v2384_ini, &offset, size, &v2383_readvalue, &v2383_success, &_dev->miss._connections, &_dev->miss._after_read_callbacks);
            #line 549 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (v2384_inquiry_override)
            SIM_set_mem_op_inquiry(memop, 0);
            #line 552 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            goto exit338;
        }
        #line 601 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 601 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
exit338: ;
    #line 601 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *success = v2383_success;
    #line 601 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *readvalue = v2383_readvalue;
    #line 601 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 601 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 22051 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* miss._read_one_reg */
static bool _DML_M_miss___read_one_reg(test_t *_dev, generic_transaction_t *memop, uint64 offset, int64 access_size, uint8 *consumed_size, uint64 *readvalue)
#line 605 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 22057 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
    bool v2393_success UNUSED  = 0;
    {
        uint64 v2394__ret_readvalue UNUSED  = 0LL;
        v2393_success = _DML_M_miss___unmapped_read_access(_dev, memop, (uint64 )(offset), (uint64 )(access_size), &v2394__ret_readvalue);
        *readvalue = v2394__ret_readvalue;
    }
    *consumed_size = (uint8 )(v2393_success ? (access_size) : 0LL);
    return 0;
    #line 609 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 22068 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* miss._unmapped_read_access */
static bool _DML_M_miss___unmapped_read_access(test_t *_dev, generic_transaction_t *memop, physical_address_t offset, physical_address_t size, uint64 *readvalue)
#line 734 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 731 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool success UNUSED  = 0;
    #line 731 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 731 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        *(readvalue) = 0;
        #line 731 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 746 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    success = 0;
    #line 748 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return success;
    #line 748 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 22088 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* miss.int_register.write */
static bool _DML_M_miss__int_register__write(test_t *_dev, int num, uint64 val)
#line 916 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 22094 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
    return 0;
    #line 924 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 22098 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* miss.int_register.register_info */
static bool _DML_M_miss__int_register__register_info(test_t *_dev, int reg, ireg_info_t reqinfo, int *info)
#line 941 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 941 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    int v2398_info UNUSED  = 0;
    v2398_info = 0;
    *info = v2398_info;
    #line 943 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 943 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 22112 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* miss.int_register.read */
static bool _DML_M_miss__int_register__read(test_t *_dev, int num, uint64 *val)
#line 905 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 22118 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
    *val = 0ULL;
    return 0;
    #line 914 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 22123 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* miss.int_register.get_number */
static bool _DML_M_miss__int_register__get_number(test_t *_dev, char const *name, int *num)
#line 893 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 22129 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
    *num = (int32 )-1LL;
    return 0;
    #line 897 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 22134 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* miss.int_register.get_name */
static bool _DML_M_miss__int_register__get_name(test_t *_dev, int num, char const **name)
#line 899 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 22140 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
    *name = NULL;
    return 0;
    #line 903 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 22145 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* miss.int_register.all_registers */
static bool _DML_M_miss__int_register__all_registers(test_t *_dev, attr_value_t *vals)
#line 926 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 926 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v2400_vals UNUSED ;
    #line 926 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v2400_vals, 0, sizeof(attr_value_t ));
    #line 926 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 929 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        int v2401_count UNUSED  = 0;
        #line 933 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2400_vals = SIM_alloc_attr_list(v2401_count);
        v2401_count = 0;
        #line 939 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 939 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *vals = v2400_vals;
    #line 939 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 939 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 22170 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* miss.instrumentation_order.move_before */
static bool _DML_M_miss__instrumentation_order__move_before(test_t *_dev, conf_object_t *connection, conf_object_t *before, bool *success)
#line 1018 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1018 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool v2402_success UNUSED  = 0;
    v2402_success = _move_before(connection, before, &_dev->miss._connections);
    *success = v2402_success;
    #line 1020 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1020 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 22184 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* miss.instrumentation_order.get_connections */
static bool _DML_M_miss__instrumentation_order__get_connections(test_t *_dev, attr_value_t *connections)
#line 1014 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1014 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v2404_connections UNUSED ;
    #line 1014 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v2404_connections, 0, sizeof(attr_value_t ));
    v2404_connections = _get_connections(&_dev->miss._connections);
    *connections = v2404_connections;
    #line 1016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 22200 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* miss.bank_instrumentation_subscribe.remove_connection_callbacks */
static bool _DML_M_miss__bank_instrumentation_subscribe__remove_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 1002 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1004 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _remove_connection_callbacks(_DML_M_miss___non_anonymous_bank_obj(_dev), connection, &_dev->miss._connections);
    return 0;
    #line 1005 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 22211 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* miss.bank_instrumentation_subscribe.remove_callback */
static bool _DML_M_miss__bank_instrumentation_subscribe__remove_callback(test_t *_dev, bank_callback_handle_t callback)
#line 995 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 999 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _remove_callback(callback, &_dev->miss._connections, &_dev->miss._before_read_callbacks, &_dev->miss._after_read_callbacks, &_dev->miss._before_write_callbacks, &_dev->miss._after_write_callbacks);
    return 0;
    #line 1000 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 22222 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* miss.bank_instrumentation_subscribe.register_before_write */
static bool _DML_M_miss__bank_instrumentation_subscribe__register_before_write(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data, bank_callback_handle_t *handle)
#line 977 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 977 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bank_callback_handle_t v2410_handle UNUSED  = 0;
    #line 981 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v2410_handle = _register_before_write(_DML_M_miss___non_anonymous_bank_obj(_dev), connection, offset, size, before_write, user_data, &_dev->miss._connections, &_dev->miss._before_write_callbacks);
    *handle = v2410_handle;
    #line 982 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 982 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 22237 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* miss.bank_instrumentation_subscribe.register_before_read */
static bool _DML_M_miss__bank_instrumentation_subscribe__register_before_read(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data, bank_callback_handle_t *handle)
#line 954 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 954 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bank_callback_handle_t v2412_handle UNUSED  = 0;
    #line 958 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v2412_handle = _register_before_read(_DML_M_miss___non_anonymous_bank_obj(_dev), connection, offset, size, before_read, user_data, &_dev->miss._connections, &_dev->miss._before_read_callbacks);
    *handle = v2412_handle;
    #line 959 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 959 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 22252 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* miss.bank_instrumentation_subscribe.register_after_write */
static bool _DML_M_miss__bank_instrumentation_subscribe__register_after_write(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data, bank_callback_handle_t *handle)
#line 988 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 988 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bank_callback_handle_t v2414_handle UNUSED  = 0;
    #line 992 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v2414_handle = _register_after_write(_DML_M_miss___non_anonymous_bank_obj(_dev), connection, offset, size, after_write, user_data, &_dev->miss._connections, &_dev->miss._after_write_callbacks);
    *handle = v2414_handle;
    #line 993 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 993 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 22267 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* miss.bank_instrumentation_subscribe.register_after_read */
static bool _DML_M_miss__bank_instrumentation_subscribe__register_after_read(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data, bank_callback_handle_t *handle)
#line 965 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 965 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bank_callback_handle_t v2416_handle UNUSED  = 0;
    #line 969 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v2416_handle = _register_after_read(_DML_M_miss___non_anonymous_bank_obj(_dev), connection, offset, size, after_read, user_data, &_dev->miss._connections, &_dev->miss._after_read_callbacks);
    *handle = v2416_handle;
    #line 970 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 970 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 22282 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* miss.bank_instrumentation_subscribe.enable_connection_callbacks */
static bool _DML_M_miss__bank_instrumentation_subscribe__enable_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 1006 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    _enable_connection_callbacks(connection, &_dev->miss._connections);
    return 0;
    #line 1008 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 22292 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* miss.bank_instrumentation_subscribe.disable_connection_callbacks */
static bool _DML_M_miss__bank_instrumentation_subscribe__disable_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 1009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    _disable_connection_callbacks(connection, &_dev->miss._connections);
    return 0;
    #line 1011 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 22302 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b2.register_view_catalog.register_offsets */
static bool _DML_M_b2__register_view_catalog__register_offsets(test_t *_dev, attr_value_t *ret)
#line 1138 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1138 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v2422_ret UNUSED ;
    #line 1138 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v2422_ret, 0, sizeof(attr_value_t ));
    #line 1138 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        uint64 v2423_table_size UNUSED  = 0;
        {
            #line 1140 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint32 v2424__ret_num UNUSED  = 0;
            #line 1140 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (_DML_M_b2__register_view__number_of_registers(_dev, &v2424__ret_num))
            #line 1140 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            return 1;
            #line 1140 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v2423_table_size = v2424__ret_num;
            #line 22324 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
        }
        #line 1141 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2422_ret = SIM_alloc_attr_list(v2423_table_size);
        int v2423_i UNUSED  = 0;
        for (v2423_i = 0; v2423_i < v2423_table_size; (v2423_i)++)
        #line 1143 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            attr_value_t v2425_full_info UNUSED ;
            #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                attr_value_t v2426__ret_info UNUSED ;
                #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                memset((void *)&v2426__ret_info, 0, sizeof(attr_value_t ));
                #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_b2__register_view__register_info(_dev, v2423_i, &v2426__ret_info))
                #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                return 1;
                #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v2425_full_info = v2426__ret_info;
                #line 22345 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
            }
            #line 1148 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            SIM_attr_list_set_item(&v2422_ret, v2423_i, SIM_attr_copy(SIM_attr_list_item(v2425_full_info, 3)));
            SIM_attr_free(&v2425_full_info);
        }
    }
    #line 1151 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *ret = v2422_ret;
    #line 1151 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1151 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 22358 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b2.register_view_catalog.register_names */
static bool _DML_M_b2__register_view_catalog__register_names(test_t *_dev, attr_value_t *ret)
#line 1124 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1124 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v2427_ret UNUSED ;
    #line 1124 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v2427_ret, 0, sizeof(attr_value_t ));
    #line 1124 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        uint64 v2428_table_size UNUSED  = 0;
        {
            #line 1126 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint32 v2429__ret_num UNUSED  = 0;
            #line 1126 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (_DML_M_b2__register_view__number_of_registers(_dev, &v2429__ret_num))
            #line 1126 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            return 1;
            #line 1126 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v2428_table_size = v2429__ret_num;
            #line 22380 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
        }
        #line 1127 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2427_ret = SIM_alloc_attr_list(v2428_table_size);
        int v2428_i UNUSED  = 0;
        for (v2428_i = 0; v2428_i < v2428_table_size; (v2428_i)++)
        #line 1129 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            attr_value_t v2430_full_info UNUSED ;
            #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                attr_value_t v2431__ret_info UNUSED ;
                #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                memset((void *)&v2431__ret_info, 0, sizeof(attr_value_t ));
                #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_b2__register_view__register_info(_dev, v2428_i, &v2431__ret_info))
                #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                return 1;
                #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v2430_full_info = v2431__ret_info;
                #line 22401 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
            }
            #line 1134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            SIM_attr_list_set_item(&v2427_ret, v2428_i, SIM_attr_copy(SIM_attr_list_item(v2430_full_info, 0)));
            SIM_attr_free(&v2430_full_info);
        }
    }
    #line 1137 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *ret = v2427_ret;
    #line 1137 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1137 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 22414 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b2.register_view.set_register_value */
static bool _DML_M_b2__register_view__set_register_value(test_t *_dev, uint32 reg, uint64 val)
#line 1105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v2433_args UNUSED ;
        #line 1106 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v2433_args, 0, sizeof(attr_value_t ));
        #line 1116 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2433_args = SIM_make_attr_list(8, SIM_make_attr_string("test"), SIM_make_attr_string("b2"), SIM_make_attr_string("b2"), SIM_make_attr_uint64(reg), SIM_make_attr_object(&_dev->obj), SIM_make_attr_uint64(0), SIM_make_attr_boolean(1), SIM_make_attr_uint64(val));
        #line 1118 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        VT_call_python_module_function("register_view", "set_register_value", &v2433_args);
        #line 1120 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        SIM_attr_free(&v2433_args);
    }
    #line 1121 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1121 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 22436 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b2.register_view.register_info */
static bool _DML_M_b2__register_view__register_info(test_t *_dev, uint32 reg, attr_value_t *info)
#line 1072 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1072 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v2434_info UNUSED ;
    #line 1072 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v2434_info, 0, sizeof(attr_value_t ));
    #line 1072 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v2435_args UNUSED ;
        #line 1073 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v2435_args, 0, sizeof(attr_value_t ));
        #line 1078 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2435_args = SIM_make_attr_list(3, SIM_make_attr_string("test"), SIM_make_attr_string("b2"), SIM_make_attr_uint64(reg));
        #line 1082 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2434_info = VT_call_python_module_function("register_view", "register_info", &v2435_args);
        SIM_attr_free(&v2435_args);
    }
    #line 1084 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *info = v2434_info;
    #line 1084 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1084 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 22463 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b2.register_view.number_of_registers */
static bool _DML_M_b2__register_view__number_of_registers(test_t *_dev, uint32 *num)
#line 1056 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1056 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint32 v2436_num UNUSED  = 0;
    #line 1056 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v2437_args UNUSED ;
        #line 1057 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v2437_args, 0, sizeof(attr_value_t ));
        #line 1061 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2437_args = SIM_make_attr_list(2, SIM_make_attr_string("test"), SIM_make_attr_string("b2"));
        #line 1063 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v2437_ret UNUSED ;
        #line 1063 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v2437_ret, 0, sizeof(attr_value_t ));
        #line 1066 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2437_ret = VT_call_python_module_function("register_view", "number_of_registers", &v2437_args);
        SIM_attr_free(&v2437_args);
        #line 1069 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2436_num = SIM_attr_integer(v2437_ret);
        SIM_attr_free(&v2437_ret);
    }
    #line 1071 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *num = v2436_num;
    #line 1071 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1071 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 22495 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b2.register_view.get_register_value */
static bool _DML_M_b2__register_view__get_register_value(test_t *_dev, uint32 reg, uint64 *val)
#line 1085 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1085 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint64 v2438_val UNUSED  = 0;
    #line 1085 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v2439_args UNUSED ;
        #line 1086 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v2439_args, 0, sizeof(attr_value_t ));
        #line 1095 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2439_args = SIM_make_attr_list(7, SIM_make_attr_string("test"), SIM_make_attr_string("b2"), SIM_make_attr_string("b2"), SIM_make_attr_uint64(reg), SIM_make_attr_object(&_dev->obj), SIM_make_attr_uint64(0), SIM_make_attr_boolean(1));
        #line 1097 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v2439_ret UNUSED ;
        #line 1097 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v2439_ret, 0, sizeof(attr_value_t ));
        #line 1099 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2439_ret = VT_call_python_module_function("register_view", "get_register_value", &v2439_args);
        SIM_attr_free(&v2439_args);
        #line 1102 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2438_val = SIM_attr_integer(v2439_ret);
        SIM_attr_free(&v2439_ret);
    }
    #line 1104 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *val = v2438_val;
    #line 1104 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1104 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 22527 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b2.register_view.description */
static bool _DML_M_b2__register_view__description(test_t *_dev, char const **desc)
#line 1026 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1026 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    char const *v2440_desc UNUSED  = NULL;
    #line 1026 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v2441_args UNUSED ;
        #line 1027 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v2441_args, 0, sizeof(attr_value_t ));
        #line 1031 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2441_args = SIM_make_attr_list(2, SIM_make_attr_string("test"), SIM_make_attr_string("b2"));
        #line 1033 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v2441_ret UNUSED ;
        #line 1033 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v2441_ret, 0, sizeof(attr_value_t ));
        #line 1036 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2441_ret = VT_call_python_module_function("register_view", "description", &v2441_args);
        SIM_attr_free(&v2441_args);
        v2440_desc = SIM_attr_string(v2441_ret);
    }
    #line 1039 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *desc = v2440_desc;
    #line 1039 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1039 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 22557 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b2.register_view.big_endian_bitorder */
static bool _DML_M_b2__register_view__big_endian_bitorder(test_t *_dev, bool *big_endian)
#line 1040 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1040 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool v2442_big_endian UNUSED  = 0;
    #line 1040 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v2443_args UNUSED ;
        #line 1041 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v2443_args, 0, sizeof(attr_value_t ));
        #line 1045 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2443_args = SIM_make_attr_list(2, SIM_make_attr_string("test"), SIM_make_attr_string("b2"));
        #line 1047 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v2443_ret UNUSED ;
        #line 1047 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v2443_ret, 0, sizeof(attr_value_t ));
        #line 1050 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2443_ret = VT_call_python_module_function("register_view", "big_endian_bitorder", &v2443_args);
        SIM_attr_free(&v2443_args);
        #line 1053 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2442_big_endian = SIM_attr_boolean(v2443_ret);
        SIM_attr_free(&v2443_ret);
    }
    #line 1055 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *big_endian = v2442_big_endian;
    #line 1055 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1055 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 22589 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b2.io_memory.operation */
static bool _DML_M_b2__io_memory__operation(test_t *_dev, generic_transaction_t *mem_op, map_info_t map_info, exception_type_t *ex)
#line 876 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 876 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    exception_type_t v2444_ex UNUSED  = 0;
    v2444_ex = 0x401;
    #line 879 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_b2__access(_dev, mem_op, SIM_get_mem_op_physical_address(mem_op) - map_info.base + map_info.start, SIM_get_mem_op_size(mem_op)))
    #line 879 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    goto throw43;
    #line 884 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (false) throw43:
    #line 884 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v2444_ex = 0x407;
    *ex = v2444_ex;
    #line 885 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 885 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 22611 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b2.access */
static bool _DML_M_b2__access(test_t *_dev, generic_transaction_t *memop, physical_address_t offset, physical_address_t size)
#line 449 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    if (size > 8)
    #line 450 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        SIM_LOG_ERROR(_dev->b2._obj, 0, "Oversized access to %s", "b2");
        return 1;
    }
    if (SIM_mem_op_is_read(memop))
    {
        #line 455 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        generic_transaction_t *v2451_memop UNUSED  = memop;
        #line 455 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        physical_address_t v2451_offset UNUSED  = offset;
        #line 455 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        physical_address_t v2451_size UNUSED  = size;
        #line 487 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            bool v2452_success UNUSED  = 0;
            uint64 v2452_val UNUSED  = 0;
            {
                #line 490 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                bool v2453__ret_success UNUSED  = 0;
                #line 490 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint64 v2453__ret_readvalue UNUSED  = 0;
                #line 490 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_b2__read_access(_dev, v2451_memop, v2451_offset, v2451_size, &v2453__ret_success, &v2453__ret_readvalue))
                #line 490 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                return 1;
                #line 490 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v2452_success = v2453__ret_success;
                #line 490 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v2452_val = v2453__ret_readvalue;
                #line 22648 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
            }
            #line 491 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (!v2452_success)
            {
                #line 617 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                bool v2455_success UNUSED  = 0;
                #line 617 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint64 v2455_value UNUSED  = 0;
                #line 619 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v2455_success = 0;
                #line 617 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v2452_success = v2455_success;
                #line 617 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v2452_val = v2455_value;
                #line 492 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            #line 494 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (!v2452_success)
            {
                #line 495 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                generic_transaction_t *v2458_memop UNUSED  = v2451_memop;
                #line 495 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                physical_address_t v2458_offset UNUSED  = v2451_offset;
                #line 495 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                physical_address_t v2458_size UNUSED  = v2451_size;
                #line 762 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                SIM_LOG_INFO(4, _dev->b2._obj, 0, "Missed in bank %s", "b2");
                #line 768 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                _DML_M_b2__log_miss(_dev, v2458_memop, v2458_offset, v2458_size);
                return 1;
                #line 495 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            else
            {
                #line 497 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                generic_transaction_t *v2463_memop UNUSED  = v2451_memop;
                #line 497 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint64 v2463_val UNUSED  = v2452_val;
                #line 502 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 502 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    generic_transaction_t *v2465_memop UNUSED  = v2463_memop;
                    #line 502 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint64 v2465_value UNUSED  = v2463_val;
                    #line 478 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    SIM_set_mem_op_value_le(v2465_memop, v2465_value);
                    #line 502 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 497 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            #line 499 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 455 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    else
    #line 456 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        uint64 v2467_writeval UNUSED  = 0;
        {
            #line 458 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            generic_transaction_t *v2468_memop UNUSED  = memop;
            #line 463 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint64 v2468_writeval UNUSED  = 0;
            #line 467 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v2468_writeval = SIM_get_mem_op_value_le(v2468_memop);
            #line 463 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v2467_writeval = v2468_writeval;
            #line 458 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        {
            #line 459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            generic_transaction_t *v2470_memop UNUSED  = memop;
            #line 459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            physical_address_t v2470_offset UNUSED  = offset;
            #line 459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            physical_address_t v2470_size UNUSED  = size;
            #line 459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint64 v2470_value UNUSED  = v2467_writeval;
            #line 624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                bool v2471_success UNUSED  = 0;
                {
                    #line 626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    bool v2472__ret_success UNUSED  = 0;
                    #line 626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    if (_DML_M_b2__write_access(_dev, v2470_memop, v2470_offset, v2470_size, v2470_value, &v2472__ret_success))
                    #line 626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    return 1;
                    #line 626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v2471_success = v2472__ret_success;
                    #line 22739 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
                }
                #line 627 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (!v2471_success)
                {
                    #line 724 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    bool v2474_success UNUSED  = 0;
                    #line 727 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v2474_success = 0;
                    #line 724 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v2471_success = v2474_success;
                    #line 628 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 630 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (!v2471_success)
                {
                    #line 631 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    generic_transaction_t *v2477_memop UNUSED  = v2470_memop;
                    #line 631 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    physical_address_t v2477_offset UNUSED  = v2470_offset;
                    #line 631 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    physical_address_t v2477_size UNUSED  = v2470_size;
                    #line 762 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    SIM_LOG_INFO(4, _dev->b2._obj, 0, "Missed in bank %s", "b2");
                    #line 768 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    _DML_M_b2__log_miss(_dev, v2477_memop, v2477_offset, v2477_size);
                    return 1;
                    #line 631 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                else
                {
                    #line 633 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 635 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            #line 459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
    }
    return 0;
    #line 461 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 22780 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b2.write_access */
static bool _DML_M_b2__write_access(test_t *_dev, generic_transaction_t *memop, physical_address_t offset, physical_address_t size, uint64 writevalue, bool *success)
#line 644 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 644 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool v2484_success UNUSED  = 0;
    #line 644 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        conf_object_t *v2485_bank_obj UNUSED  = NULL;
        v2485_bank_obj = _DML_M_b2___non_anonymous_bank_obj(_dev);
        #line 648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        bool v2485_suppress UNUSED  = 0;
        conf_object_t *v2485_ini UNUSED  = SIM_get_mem_op_initiator(memop);
        if (!SIM_get_mem_op_inquiry(memop))
        #line 653 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        _callback_before_write(v2485_bank_obj, v2485_ini, &offset, size, &writevalue, &v2485_suppress, &_dev->b2._connections, &_dev->b2._before_write_callbacks);
        #line 655 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (v2485_suppress)
        #line 655 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            v2484_success = 1;
            if (!SIM_get_mem_op_inquiry(memop))
            #line 659 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            _callback_after_write(v2485_bank_obj, v2485_ini, &offset, size, &v2484_success, &_dev->b2._connections, &_dev->b2._after_write_callbacks);
            #line 661 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            goto exit372;
        }
        #line 664 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            uint8 v2490_accessed_size UNUSED  = 0;
            {
                #line 666 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint8 v2491__ret_access_size UNUSED  = 0;
                #line 666 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_b2___write_one_reg(_dev, memop, offset, size, writevalue, &v2491__ret_access_size))
                #line 666 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                return 1;
                #line 666 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v2490_accessed_size = v2491__ret_access_size;
                #line 22821 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
            }
            #line 668 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v2484_success = v2490_accessed_size == size;
            if (!SIM_get_mem_op_inquiry(memop))
            #line 671 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            _callback_after_write(v2485_bank_obj, v2485_ini, &offset, size, &v2484_success, &_dev->b2._connections, &_dev->b2._after_write_callbacks);
            #line 673 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 708 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 708 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
exit372: ;
    #line 708 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *success = v2484_success;
    #line 708 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 708 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 22840 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b2._write_one_reg */
static bool _DML_M_b2___write_one_reg(test_t *_dev, generic_transaction_t *memop, uint64 offset, int64 size, uint64 write_value, uint8 *access_size)
#line 712 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 22846 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
    static const struct { uint64 offset; int size;  bool (*fun)(test_t *, generic_transaction_t *, uint64);} regs0[6] = {
        {0ull, 1, _DML_M_b2__r___write_access_nopartial},
        {1ull, 1, _DML_M_b2__r2___write_access_nopartial},
        {2ull, 1, _DML_M_b2__r3___write_access_nopartial},
        {3ull, 1, _DML_M_b2__r4___write_access_nopartial},
        {4ull, 1, _DML_M_b2__r5___write_access_nopartial},
        {6ull, 1, _DML_M_b2__r7___write_access_nopartial},
    };
    for (int first = 0, last = 5; true; ) {
        int middle = (first + last) / 2;
        if (regs0[middle].offset < offset) {
            first = middle + 1;
        } else if (regs0[middle].offset == offset) {
            first = middle + 1;
            last = middle;
        } else {
            last = middle - 1;
            if (last == -1)
                break;
        }
        if (first > last) {
            int64 bytes = regs0[last].size;
            if (regs0[last].offset == offset && bytes <= size) {
                *access_size = bytes;
                return regs0[last].fun(_dev, memop, write_value & (DML_shlu(1, bytes * 8) - 1));
            }
            if (offset >= regs0[last].offset && offset < regs0[last].offset + regs0[last].size) {
                *access_size = 0LL;
                return false;
            }
            break;
        }
    }
    {
        bool v2494_success UNUSED  = 0;
        v2494_success = _DML_M_b2___unmapped_write_access(_dev, memop, (uint64 )(offset), (uint64 )(size), (uint64 )(write_value));
        *access_size = (uint8 )(v2494_success ? (size) : 0LL);
        return 0;
    }
    #line 716 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 22888 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b2._unmapped_write_access */
static bool _DML_M_b2___unmapped_write_access(test_t *_dev, generic_transaction_t *memop, physical_address_t offset, physical_address_t size, uint64 writevalue)
#line 755 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 751 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool success UNUSED  = 0;
    #line 756 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    success = 0;
    return success;
    #line 757 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 22901 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b2.r7._write_access_nopartial */
static bool _DML_M_b2__r7___write_access_nopartial(test_t *_dev, generic_transaction_t *memop, uint64 value)
#line 1470 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    {
        #line 1471 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        uint64 v2500_value UNUSED  = value;
        #line 74 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting-common.dml"
        SIM_LOG_INFO(1, _dev->b2._obj, 0, "write_access %lld", (uint64 )v2500_value);
        #line 1471 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    return 0;
    #line 1472 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 22917 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b2.r5._write_access_nopartial */
static bool _DML_M_b2__r5___write_access_nopartial(test_t *_dev, generic_transaction_t *memop, uint64 value)
#line 1470 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    {
        #line 1471 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        generic_transaction_t *v2504_memop UNUSED  = memop;
        #line 1471 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        uint64 v2504_value UNUSED  = value;
        #line 1476 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (SIM_get_mem_op_inquiry(v2504_memop))
        #line 1476 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            if (_DML_M_b2__r5__before_set(_dev))
            #line 1477 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            return 1;
            #line 1484 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (_DML_M_b2__r5___set64(_dev, v2504_value))
            #line 1484 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            return 1;
            #line 1486 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (_DML_M_b2__r5__after_set(_dev))
            #line 1486 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            return 1;
        }
        #line 1487 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        else
        #line 1487 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            #line 1489 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 1489 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                generic_transaction_t *v2514_memop UNUSED  = v2504_memop;
                #line 1489 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint8 v2514_value UNUSED  = v2504_value;
                #line 1496 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                SIM_LOG_INFO(4, _dev->b2._obj, Register_Write, "%s to register b2.r5 (addr %#llx) <- 0x%0*llx", SIM_get_mem_op_inquiry(v2514_memop) ? "Inquiry write" : "Write", (uint64 )SIM_get_mem_op_physical_address(v2514_memop), 2, (uint64 )v2514_value);
                #line 1554 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 1554 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint8 v2518_value UNUSED  = v2514_value;
                    #line 1193 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    {
                        #line 1193 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        uint8 v2520_value UNUSED  = v2518_value;
                        #line 1311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        _dev->b2.r5 = v2520_value;
                        #line 1193 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    }
                    #line 1554 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 1489 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            #line 64 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting-common.dml"
            SIM_LOG_INFO(1, _dev->b2._obj, 0, "after");
            #line 1491 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 1471 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    return 0;
    #line 1472 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 22981 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b2.r5.after_set */
static bool _DML_M_b2__r5__after_set(test_t *_dev)
#line 297 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    return 0;
    #line 298 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 22990 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b2.r5.before_set */
static bool _DML_M_b2__r5__before_set(test_t *_dev)
#line 294 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    return 0;
    #line 295 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 22999 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b2.r4._write_access_nopartial */
static bool _DML_M_b2__r4___write_access_nopartial(test_t *_dev, generic_transaction_t *memop, uint64 value)
#line 1470 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    {
        #line 1471 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        generic_transaction_t *v2531_memop UNUSED  = memop;
        #line 1471 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        uint64 v2531_value UNUSED  = value;
        #line 1476 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (SIM_get_mem_op_inquiry(v2531_memop))
        #line 1476 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            if (_DML_M_b2__r4__before_set(_dev))
            #line 1477 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            return 1;
            #line 1484 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (_DML_M_b2__r4___set64(_dev, v2531_value))
            #line 1484 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            return 1;
            #line 1486 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (_DML_M_b2__r4__after_set(_dev))
            #line 1486 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            return 1;
        }
        #line 1487 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        else
        #line 1487 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            #line 1489 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 1489 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                generic_transaction_t *v2541_memop UNUSED  = v2531_memop;
                #line 1489 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint8 v2541_value UNUSED  = v2531_value;
                #line 1496 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                SIM_LOG_INFO(4, _dev->b2._obj, Register_Write, "%s to register b2.r4 (addr %#llx) <- 0x%0*llx", SIM_get_mem_op_inquiry(v2541_memop) ? "Inquiry write" : "Write", (uint64 )SIM_get_mem_op_physical_address(v2541_memop), 2, (uint64 )v2541_value);
                #line 1554 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 1554 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint8 v2545_value UNUSED  = v2541_value;
                    #line 1193 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    {
                        #line 1193 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        uint8 v2547_value UNUSED  = v2545_value;
                        #line 1311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        _dev->b2.r4 = v2547_value;
                        #line 1193 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    }
                    #line 1554 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 1489 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            #line 1491 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 1471 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    return 0;
    #line 1472 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 23061 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b2.r4.after_set */
static bool _DML_M_b2__r4__after_set(test_t *_dev)
#line 297 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    return 0;
    #line 298 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 23070 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b2.r4.before_set */
static bool _DML_M_b2__r4__before_set(test_t *_dev)
#line 294 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    return 0;
    #line 295 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 23079 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b2.r3._write_access_nopartial */
static bool _DML_M_b2__r3___write_access_nopartial(test_t *_dev, generic_transaction_t *memop, uint64 value)
#line 1470 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    {
        #line 1471 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        generic_transaction_t *v2558_memop UNUSED  = memop;
        #line 1471 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        uint64 v2558_value UNUSED  = value;
        #line 1476 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (SIM_get_mem_op_inquiry(v2558_memop))
        #line 1476 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            if (_DML_M_b2__r3__before_set(_dev))
            #line 1477 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            return 1;
            #line 1484 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (_DML_M_b2__r3___set64(_dev, v2558_value))
            #line 1484 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            return 1;
            #line 1486 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (_DML_M_b2__r3__after_set(_dev))
            #line 1486 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            return 1;
        }
        #line 1487 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        else
        #line 1487 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            {
                #line 1488 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint64 v2566_foo UNUSED  = v2558_value;
                #line 54 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting-common.dml"
                SIM_LOG_INFO(1, _dev->b2._obj, 0, "before %lld", (uint64 )v2566_foo);
                #line 1488 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            {
                #line 1489 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                generic_transaction_t *v2568_memop UNUSED  = v2558_memop;
                #line 1489 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint8 v2568_value UNUSED  = v2558_value;
                #line 1496 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                SIM_LOG_INFO(4, _dev->b2._obj, Register_Write, "%s to register b2.r3 (addr %#llx) <- 0x%0*llx", SIM_get_mem_op_inquiry(v2568_memop) ? "Inquiry write" : "Write", (uint64 )SIM_get_mem_op_physical_address(v2568_memop), 2, (uint64 )v2568_value);
                #line 1554 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 1554 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint8 v2572_value UNUSED  = v2568_value;
                    #line 1193 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    {
                        #line 1193 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        uint8 v2574_value UNUSED  = v2572_value;
                        #line 1311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        _dev->b2.r3 = v2574_value;
                        #line 1193 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    }
                    #line 1554 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 1489 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            #line 1491 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 1471 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    return 0;
    #line 1472 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 23147 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b2.r3.after_set */
static bool _DML_M_b2__r3__after_set(test_t *_dev)
#line 297 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    return 0;
    #line 298 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 23156 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b2.r3.before_set */
static bool _DML_M_b2__r3__before_set(test_t *_dev)
#line 294 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    return 0;
    #line 295 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 23165 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b2.r2._write_access_nopartial */
static bool _DML_M_b2__r2___write_access_nopartial(test_t *_dev, generic_transaction_t *memop, uint64 value)
#line 1470 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    {
        #line 1471 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        generic_transaction_t *v2585_memop UNUSED  = memop;
        #line 1471 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        uint64 v2585_value UNUSED  = value;
        #line 1476 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (SIM_get_mem_op_inquiry(v2585_memop))
        #line 1476 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            if (_DML_M_b2__r2__before_set(_dev))
            #line 1477 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            return 1;
            #line 1484 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (_DML_M_b2__r2___set64(_dev, v2585_value))
            #line 1484 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            return 1;
            #line 1486 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (_DML_M_b2__r2__after_set(_dev))
            #line 1486 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            return 1;
        }
        #line 1487 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        else
        #line 1487 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            #line 1489 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 1489 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                generic_transaction_t *v2595_memop UNUSED  = v2585_memop;
                #line 1489 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint8 v2595_value UNUSED  = v2585_value;
                #line 1496 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                SIM_LOG_INFO(4, _dev->b2._obj, Register_Write, "%s to register b2.r2 (addr %#llx) <- 0x%0*llx", SIM_get_mem_op_inquiry(v2595_memop) ? "Inquiry write" : "Write", (uint64 )SIM_get_mem_op_physical_address(v2595_memop), 2, (uint64 )v2595_value);
                #line 1554 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 1554 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint8 v2599_value UNUSED  = v2595_value;
                    #line 1193 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    {
                        #line 1193 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        uint8 v2601_value UNUSED  = v2599_value;
                        #line 1311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        _dev->b2.r2 = v2601_value;
                        #line 1193 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    }
                    #line 1554 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 1489 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            #line 1491 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 1471 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    return 0;
    #line 1472 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 23227 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b2.r2.after_set */
static bool _DML_M_b2__r2__after_set(test_t *_dev)
#line 297 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    return 0;
    #line 298 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 23236 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b2.r2.before_set */
static bool _DML_M_b2__r2__before_set(test_t *_dev)
#line 294 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    return 0;
    #line 295 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 23245 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b2.r._write_access_nopartial */
static bool _DML_M_b2__r___write_access_nopartial(test_t *_dev, generic_transaction_t *memop, uint64 value)
#line 1470 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    {
        #line 1471 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        generic_transaction_t *v2612_memop UNUSED  = memop;
        #line 1471 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        uint64 v2612_value UNUSED  = value;
        #line 1476 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (SIM_get_mem_op_inquiry(v2612_memop))
        #line 1476 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            if (_DML_M_b2__r__before_set(_dev))
            #line 1477 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            return 1;
            #line 1484 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (_DML_M_b2__r___set64(_dev, v2612_value))
            #line 1484 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            return 1;
            #line 1486 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (_DML_M_b2__r__after_set(_dev))
            #line 1486 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            return 1;
        }
        #line 1487 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        else
        #line 1487 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            {
                #line 1488 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint64 v2620_foo UNUSED  = v2612_value;
                #line 23 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting-common.dml"
                SIM_LOG_INFO(1, _dev->b2._obj, 0, "before %lld", (uint64 )v2620_foo);
                #line 1488 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            {
                #line 1489 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                generic_transaction_t *v2622_memop UNUSED  = v2612_memop;
                #line 1489 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint8 v2622_value UNUSED  = v2612_value;
                #line 1496 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                SIM_LOG_INFO(4, _dev->b2._obj, Register_Write, "%s to register b2.r (addr %#llx) <- 0x%0*llx", SIM_get_mem_op_inquiry(v2622_memop) ? "Inquiry write" : "Write", (uint64 )SIM_get_mem_op_physical_address(v2622_memop), 2, (uint64 )v2622_value);
                #line 1550 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 1550 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint8 v2628_value UNUSED  = (uint8 )((uint8 )(v2622_value & 1));
                    #line 19 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting-common.dml"
                    SIM_LOG_INFO(1, _dev->b2._obj, 0, "write_access %lld", (uint64 )v2628_value);
                    #line 1550 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 1489 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            #line 26 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting-common.dml"
            SIM_LOG_INFO(1, _dev->b2._obj, 0, "after write");
            #line 1491 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 1471 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    return 0;
    #line 1472 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 23309 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b2.r.after_set */
static bool _DML_M_b2__r__after_set(test_t *_dev)
#line 37 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting-common.dml"
{
    SIM_LOG_INFO(1, _dev->b2._obj, 0, "after set");
    return 0;
    #line 39 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting-common.dml"
}
#line 23319 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b2.r.before_set */
static bool _DML_M_b2__r__before_set(test_t *_dev)
#line 34 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting-common.dml"
{
    SIM_LOG_INFO(1, _dev->b2._obj, 0, "before set");
    return 0;
    #line 36 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting-common.dml"
}
#line 23329 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b2._non_anonymous_bank_obj */
static conf_object_t *_DML_M_b2___non_anonymous_bank_obj(test_t *_dev)
#line 506 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 506 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    conf_object_t *bank_obj UNUSED  = NULL;
    #line 508 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_dev->b2._cached_bank_obj == (NULL))
    #line 508 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        char v2639_name[(uint64 )_dml_strlen("b2") + 6] UNUSED ;
        #line 509 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v2639_name, 0, sizeof(char [(uint64 )_dml_strlen("b2") + 6]));
        _dml_strcpy(v2639_name, "bank.");
        _dml_strcpy(v2639_name + 5, "b2");
        _dev->b2._cached_bank_obj = SIM_object_descendant(&_dev->obj, v2639_name);
    }
    bank_obj = _dev->b2._cached_bank_obj;
    #line 518 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return bank_obj;
    #line 518 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 23353 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b2.log_miss */
static void  _DML_M_b2__log_miss(test_t *_dev, generic_transaction_t *memop, physical_address_t offset, physical_address_t size)
#line 774 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    if (SIM_get_mem_op_inquiry(memop))
    goto exit421;
    if (SIM_mem_op_is_read(memop))
    SIM_LOG_SPEC_VIOLATION(1, _dev->b2._obj, Register_Read, "%lld byte read access at offset %#llx%s (addr %#llx) outside registers or misaligned access", (uint64 )size, (uint64 )offset, " in b2", (uint64 )SIM_get_mem_op_physical_address(memop));
    #line 783 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    else
    SIM_LOG_SPEC_VIOLATION(1, _dev->b2._obj, Register_Write, "%lld byte write access at offset %#llx%s (addr %#llx) outside registers or misaligned access", (uint64 )size, (uint64 )offset, " in b2", (uint64 )SIM_get_mem_op_physical_address(memop));
    #line 789 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
exit421: ;
    #line 789 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return;
    #line 789 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 23372 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b2.read_access */
static bool _DML_M_b2__read_access(test_t *_dev, generic_transaction_t *memop, physical_address_t offset, physical_address_t size, bool *success, uint64 *readvalue)
#line 522 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 522 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool v2642_success UNUSED  = 0;
    #line 522 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint64 v2642_readvalue UNUSED  = 0;
    #line 522 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        conf_object_t *v2643_bank_obj UNUSED  = NULL;
        v2643_bank_obj = _DML_M_b2___non_anonymous_bank_obj(_dev);
        #line 526 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        bool v2643_inquiry UNUSED  = SIM_get_mem_op_inquiry(memop);
        bool v2643_inquiry_override UNUSED  = 0;
        conf_object_t *v2643_ini UNUSED  = SIM_get_mem_op_initiator(memop);
        if (!v2643_inquiry)
        #line 529 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            #line 532 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            _callback_before_read(v2643_bank_obj, v2643_ini, &v2643_inquiry_override, &offset, size, &_dev->b2._connections, &_dev->b2._before_read_callbacks);
            if (v2643_inquiry_override)
            #line 533 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 535 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                SIM_set_mem_op_inquiry(memop, 1);
                v2643_inquiry = 1;
            }
        }
        {
            uint8 v2647_accessed_size UNUSED  = 0;
            {
                #line 541 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint8 v2648__ret_consumed_size UNUSED  = 0;
                #line 541 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint64 v2648__ret_readvalue UNUSED  = 0;
                #line 541 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_b2___read_one_reg(_dev, memop, offset, size, &v2648__ret_consumed_size, &v2648__ret_readvalue))
                #line 541 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                return 1;
                #line 541 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v2647_accessed_size = v2648__ret_consumed_size;
                #line 541 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v2642_readvalue = v2648__ret_readvalue;
                #line 23418 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
            }
            #line 543 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v2642_success = v2647_accessed_size == size;
            if (!v2643_inquiry || v2643_inquiry_override)
            #line 547 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            _callback_after_read(v2643_bank_obj, v2643_ini, &offset, size, &v2642_readvalue, &v2642_success, &_dev->b2._connections, &_dev->b2._after_read_callbacks);
            #line 549 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (v2643_inquiry_override)
            SIM_set_mem_op_inquiry(memop, 0);
            #line 552 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            goto exit422;
        }
        #line 601 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 601 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
exit422: ;
    #line 601 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *success = v2642_success;
    #line 601 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *readvalue = v2642_readvalue;
    #line 601 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 601 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 23443 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b2._read_one_reg */
static bool _DML_M_b2___read_one_reg(test_t *_dev, generic_transaction_t *memop, uint64 offset, int64 access_size, uint8 *consumed_size, uint64 *readvalue)
#line 605 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 23449 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
    static const struct { uint64 offset; int size;  bool (*fun)(test_t *, generic_transaction_t *, uint64 *);} regs0[6] = {
        {0ull, 1, _DML_M_b2__r___read_access_nopartial},
        {1ull, 1, _DML_M_b2__r2___read_access_nopartial},
        {2ull, 1, _DML_M_b2__r3___read_access_nopartial},
        {3ull, 1, _DML_M_b2__r4___read_access_nopartial},
        {4ull, 1, _DML_M_b2__r5___read_access_nopartial},
        {6ull, 1, _DML_M_b2__r7___read_access_nopartial},
    };
    for (int first = 0, last = 5; true; ) {
        int middle = (first + last) / 2;
        if (regs0[middle].offset < offset) {
            first = middle + 1;
        } else if (regs0[middle].offset == offset) {
            first = middle + 1;
            last = middle;
        } else {
            last = middle - 1;
            if (last == -1)
                break;
        }
        if (first > last) {
            int64 bytes = regs0[last].size;
            if (regs0[last].offset == offset && bytes <= access_size) {
                *consumed_size = bytes;
                uint64 val = 0;
                bool ret = regs0[last].fun(_dev, memop, &val);
                if (ret) return true;
                *readvalue = val;
                return false;
            }
            if (offset >= regs0[last].offset && offset < regs0[last].offset + regs0[last].size) {
                *consumed_size = 0LL;
                return false;
            }
            break;
        }
    }
    {
        bool v2652_success UNUSED  = 0;
        {
            uint64 v2653__ret_readvalue UNUSED  = 0LL;
            v2652_success = _DML_M_b2___unmapped_read_access(_dev, memop, (uint64 )(offset), (uint64 )(access_size), &v2653__ret_readvalue);
            *readvalue = v2653__ret_readvalue;
        }
        *consumed_size = (uint8 )(v2652_success ? (access_size) : 0LL);
        return 0;
    }
    #line 609 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 23499 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b2._unmapped_read_access */
static bool _DML_M_b2___unmapped_read_access(test_t *_dev, generic_transaction_t *memop, physical_address_t offset, physical_address_t size, uint64 *readvalue)
#line 734 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 731 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool success UNUSED  = 0;
    #line 731 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 731 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        *(readvalue) = 0;
        #line 731 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 746 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    success = 0;
    #line 748 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return success;
    #line 748 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 23519 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b2.r7._read_access_nopartial */
static bool _DML_M_b2__r7___read_access_nopartial(test_t *_dev, generic_transaction_t *memop, uint64 *value)
#line 1404 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1404 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint64 v2657_value UNUSED  = 0;
    {
        #line 68 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting-common.dml"
        uint64 v2659_value UNUSED  = 0;
        #line 70 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting-common.dml"
        SIM_LOG_INFO(1, _dev->b2._obj, 0, "read_access");
        #line 68 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting-common.dml"
        v2657_value = v2659_value;
        #line 1405 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    *value = v2657_value;
    #line 1406 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1406 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 23541 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b2.r5._read_access_nopartial */
static bool _DML_M_b2__r5___read_access_nopartial(test_t *_dev, generic_transaction_t *memop, uint64 *value)
#line 1404 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1404 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint64 v2661_value UNUSED  = 0;
    {
        #line 1405 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        generic_transaction_t *v2663_memop UNUSED  = memop;
        #line 1408 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        uint64 v2663_value UNUSED  = 0;
        #line 1410 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (SIM_get_mem_op_inquiry(v2663_memop))
        #line 1410 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            uint64 v2665_full_value UNUSED  = 0;
            {
                #line 1412 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint64 v2666__ret_value UNUSED  = 0;
                #line 1412 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_b2__r5___get64(_dev, &v2666__ret_value))
                #line 1412 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                return 1;
                #line 1412 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v2665_full_value = v2666__ret_value;
                #line 23568 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
            }
            #line 1416 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v2663_value = v2665_full_value;
            #line 1418 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 1418 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        else
        #line 1418 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            #line 1420 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 1420 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                generic_transaction_t *v2671_memop UNUSED  = v2663_memop;
                #line 1425 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint8 v2671_value UNUSED  = 0;
                #line 1455 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 1171 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint8 v2675_value UNUSED  = 0;
                    {
                        #line 1298 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        uint8 v2677_value UNUSED  = 0;
                        #line 1300 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        v2677_value = _dev->b2.r5;
                        #line 1298 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        v2675_value = v2677_value;
                        #line 1172 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    }
                    #line 1171 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v2671_value = v2675_value;
                    #line 1455 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 1459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                SIM_LOG_INFO(4, _dev->b2._obj, Register_Read, "%s from register b2.r5 (addr %#llx) -> 0x%0*llx", SIM_get_mem_op_inquiry(v2671_memop) ? "Inquiry read" : "Read", (uint64 )SIM_get_mem_op_physical_address(v2671_memop), 2, (uint64 )v2671_value);
                #line 1425 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v2663_value = v2671_value;
                #line 1420 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            #line 1422 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 1408 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2661_value = v2663_value;
        #line 1405 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    *value = v2661_value;
    #line 1406 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1406 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 23618 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b2.r4._read_access_nopartial */
static bool _DML_M_b2__r4___read_access_nopartial(test_t *_dev, generic_transaction_t *memop, uint64 *value)
#line 1404 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1404 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint64 v2682_value UNUSED  = 0;
    {
        #line 1405 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        generic_transaction_t *v2684_memop UNUSED  = memop;
        #line 1408 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        uint64 v2684_value UNUSED  = 0;
        #line 1410 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (SIM_get_mem_op_inquiry(v2684_memop))
        #line 1410 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            uint64 v2686_full_value UNUSED  = 0;
            {
                #line 1412 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint64 v2687__ret_value UNUSED  = 0;
                #line 1412 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_b2__r4___get64(_dev, &v2687__ret_value))
                #line 1412 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                return 1;
                #line 1412 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v2686_full_value = v2687__ret_value;
                #line 23645 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
            }
            #line 1416 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v2684_value = v2686_full_value;
            #line 1418 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 1418 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        else
        #line 1418 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            #line 1420 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 1420 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                generic_transaction_t *v2692_memop UNUSED  = v2684_memop;
                #line 1425 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint8 v2692_value UNUSED  = 0;
                #line 1455 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 1171 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint8 v2696_value UNUSED  = 0;
                    {
                        #line 1298 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        uint8 v2698_value UNUSED  = 0;
                        #line 1300 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        v2698_value = _dev->b2.r4;
                        #line 1298 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        v2696_value = v2698_value;
                        #line 1172 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    }
                    #line 1171 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v2692_value = v2696_value;
                    #line 1455 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 1459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                SIM_LOG_INFO(4, _dev->b2._obj, Register_Read, "%s from register b2.r4 (addr %#llx) -> 0x%0*llx", SIM_get_mem_op_inquiry(v2692_memop) ? "Inquiry read" : "Read", (uint64 )SIM_get_mem_op_physical_address(v2692_memop), 2, (uint64 )v2692_value);
                #line 1425 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v2684_value = v2692_value;
                #line 1420 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            #line 59 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting-common.dml"
            SIM_LOG_INFO(1, _dev->b2._obj, 0, "after read");
            #line 1422 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 1408 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2682_value = v2684_value;
        #line 1405 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    *value = v2682_value;
    #line 1406 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1406 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 23697 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b2.r3._read_access_nopartial */
static bool _DML_M_b2__r3___read_access_nopartial(test_t *_dev, generic_transaction_t *memop, uint64 *value)
#line 1404 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1404 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint64 v2703_value UNUSED  = 0;
    {
        #line 1405 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        generic_transaction_t *v2705_memop UNUSED  = memop;
        #line 1408 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        uint64 v2705_value UNUSED  = 0;
        #line 1410 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (SIM_get_mem_op_inquiry(v2705_memop))
        #line 1410 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            uint64 v2707_full_value UNUSED  = 0;
            {
                #line 1412 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint64 v2708__ret_value UNUSED  = 0;
                #line 1412 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_b2__r3___get64(_dev, &v2708__ret_value))
                #line 1412 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                return 1;
                #line 1412 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v2707_full_value = v2708__ret_value;
                #line 23724 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
            }
            #line 1416 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v2705_value = v2707_full_value;
            #line 1418 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 1418 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        else
        #line 1418 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            #line 1420 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 1420 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                generic_transaction_t *v2713_memop UNUSED  = v2705_memop;
                #line 1425 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint8 v2713_value UNUSED  = 0;
                #line 1455 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 1171 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint8 v2717_value UNUSED  = 0;
                    {
                        #line 1298 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        uint8 v2719_value UNUSED  = 0;
                        #line 1300 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        v2719_value = _dev->b2.r3;
                        #line 1298 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        v2717_value = v2719_value;
                        #line 1172 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    }
                    #line 1171 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v2713_value = v2717_value;
                    #line 1455 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 1459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                SIM_LOG_INFO(4, _dev->b2._obj, Register_Read, "%s from register b2.r3 (addr %#llx) -> 0x%0*llx", SIM_get_mem_op_inquiry(v2713_memop) ? "Inquiry read" : "Read", (uint64 )SIM_get_mem_op_physical_address(v2713_memop), 2, (uint64 )v2713_value);
                #line 1425 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v2705_value = v2713_value;
                #line 1420 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            #line 1422 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 1408 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2703_value = v2705_value;
        #line 1405 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    *value = v2703_value;
    #line 1406 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1406 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 23774 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b2.r2._read_access_nopartial */
static bool _DML_M_b2__r2___read_access_nopartial(test_t *_dev, generic_transaction_t *memop, uint64 *value)
#line 1404 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1404 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint64 v2724_value UNUSED  = 0;
    {
        #line 1405 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        generic_transaction_t *v2726_memop UNUSED  = memop;
        #line 1408 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        uint64 v2726_value UNUSED  = 0;
        #line 1410 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (SIM_get_mem_op_inquiry(v2726_memop))
        #line 1410 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            uint64 v2728_full_value UNUSED  = 0;
            {
                #line 1412 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint64 v2729__ret_value UNUSED  = 0;
                #line 1412 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_b2__r2___get64(_dev, &v2729__ret_value))
                #line 1412 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                return 1;
                #line 1412 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v2728_full_value = v2729__ret_value;
                #line 23801 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
            }
            #line 1416 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v2726_value = v2728_full_value;
            #line 1418 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 1418 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        else
        #line 1418 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            #line 49 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting-common.dml"
            SIM_LOG_INFO(1, _dev->b2._obj, 0, "before read");
            #line 1420 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 1420 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                generic_transaction_t *v2734_memop UNUSED  = v2726_memop;
                #line 1425 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint8 v2734_value UNUSED  = 0;
                #line 1455 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 1171 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint8 v2738_value UNUSED  = 0;
                    {
                        #line 1298 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        uint8 v2740_value UNUSED  = 0;
                        #line 1300 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        v2740_value = _dev->b2.r2;
                        #line 1298 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        v2738_value = v2740_value;
                        #line 1172 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    }
                    #line 1171 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v2734_value = v2738_value;
                    #line 1455 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 1459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                SIM_LOG_INFO(4, _dev->b2._obj, Register_Read, "%s from register b2.r2 (addr %#llx) -> 0x%0*llx", SIM_get_mem_op_inquiry(v2734_memop) ? "Inquiry read" : "Read", (uint64 )SIM_get_mem_op_physical_address(v2734_memop), 2, (uint64 )v2734_value);
                #line 1425 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v2726_value = v2734_value;
                #line 1420 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            #line 1422 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 1408 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2724_value = v2726_value;
        #line 1405 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    *value = v2724_value;
    #line 1406 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1406 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 23853 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b2.r._read_access_nopartial */
static bool _DML_M_b2__r___read_access_nopartial(test_t *_dev, generic_transaction_t *memop, uint64 *value)
#line 1404 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1404 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint64 v2745_value UNUSED  = 0;
    {
        #line 1405 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        generic_transaction_t *v2747_memop UNUSED  = memop;
        #line 1408 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        uint64 v2747_value UNUSED  = 0;
        #line 1410 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (SIM_get_mem_op_inquiry(v2747_memop))
        #line 1410 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            uint64 v2749_full_value UNUSED  = 0;
            {
                #line 1412 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint64 v2750__ret_value UNUSED  = 0;
                #line 1412 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_b2__r___get64(_dev, &v2750__ret_value))
                #line 1412 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                return 1;
                #line 1412 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v2749_full_value = v2750__ret_value;
                #line 23880 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
            }
            #line 1416 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v2747_value = v2749_full_value;
            #line 1418 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 1418 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        else
        #line 1418 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            #line 29 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting-common.dml"
            SIM_LOG_INFO(1, _dev->b2._obj, 0, "before read");
            #line 1420 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 1420 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                generic_transaction_t *v2755_memop UNUSED  = v2747_memop;
                #line 1425 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint8 v2755_value UNUSED  = 0;
                #line 1451 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 15 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting-common.dml"
                    uint64 v2761_value UNUSED  = 0;
                    SIM_LOG_INFO(1, _dev->b2._obj, 0, "read_access");
                    #line 15 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting-common.dml"
                    v2755_value = DML_combine_bits(v2755_value, v2761_value, 1);
                    #line 1451 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 1459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                SIM_LOG_INFO(4, _dev->b2._obj, Register_Read, "%s from register b2.r (addr %#llx) -> 0x%0*llx", SIM_get_mem_op_inquiry(v2755_memop) ? "Inquiry read" : "Read", (uint64 )SIM_get_mem_op_physical_address(v2755_memop), 2, (uint64 )v2755_value);
                #line 1425 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v2747_value = v2755_value;
                #line 1420 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            #line 32 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting-common.dml"
            SIM_LOG_INFO(1, _dev->b2._obj, 0, "after read");
            #line 1422 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 1408 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2745_value = v2747_value;
        #line 1405 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    *value = v2745_value;
    #line 1406 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1406 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 23926 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b2.int_register.write */
static bool _DML_M_b2__int_register__write(test_t *_dev, int num, uint64 val)
#line 916 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 23932 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
    return 0;
    #line 924 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 23936 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b2.int_register.register_info */
static bool _DML_M_b2__int_register__register_info(test_t *_dev, int reg, ireg_info_t reqinfo, int *info)
#line 941 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 941 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    int v2765_info UNUSED  = 0;
    v2765_info = 0;
    *info = v2765_info;
    #line 943 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 943 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 23950 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b2.int_register.read */
static bool _DML_M_b2__int_register__read(test_t *_dev, int num, uint64 *val)
#line 905 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 23956 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
    *val = 0ULL;
    return 0;
    #line 914 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 23961 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b2.int_register.get_number */
static bool _DML_M_b2__int_register__get_number(test_t *_dev, char const *name, int *num)
#line 893 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 23967 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
    *num = (int32 )-1LL;
    return 0;
    #line 897 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 23972 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b2.int_register.get_name */
static bool _DML_M_b2__int_register__get_name(test_t *_dev, int num, char const **name)
#line 899 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 23978 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
    *name = NULL;
    return 0;
    #line 903 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 23983 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b2.int_register.all_registers */
static bool _DML_M_b2__int_register__all_registers(test_t *_dev, attr_value_t *vals)
#line 926 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 926 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v2767_vals UNUSED ;
    #line 926 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v2767_vals, 0, sizeof(attr_value_t ));
    #line 926 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 929 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        int v2768_count UNUSED  = 0;
        #line 933 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2767_vals = SIM_alloc_attr_list(v2768_count);
        v2768_count = 0;
        #line 939 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 939 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *vals = v2767_vals;
    #line 939 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 939 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 24008 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b2.instrumentation_order.move_before */
static bool _DML_M_b2__instrumentation_order__move_before(test_t *_dev, conf_object_t *connection, conf_object_t *before, bool *success)
#line 1018 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1018 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool v2769_success UNUSED  = 0;
    v2769_success = _move_before(connection, before, &_dev->b2._connections);
    *success = v2769_success;
    #line 1020 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1020 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 24022 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b2.instrumentation_order.get_connections */
static bool _DML_M_b2__instrumentation_order__get_connections(test_t *_dev, attr_value_t *connections)
#line 1014 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1014 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v2771_connections UNUSED ;
    #line 1014 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v2771_connections, 0, sizeof(attr_value_t ));
    v2771_connections = _get_connections(&_dev->b2._connections);
    *connections = v2771_connections;
    #line 1016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 24038 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b2.bank_instrumentation_subscribe.remove_connection_callbacks */
static bool _DML_M_b2__bank_instrumentation_subscribe__remove_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 1002 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1004 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _remove_connection_callbacks(_DML_M_b2___non_anonymous_bank_obj(_dev), connection, &_dev->b2._connections);
    return 0;
    #line 1005 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 24049 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b2.bank_instrumentation_subscribe.remove_callback */
static bool _DML_M_b2__bank_instrumentation_subscribe__remove_callback(test_t *_dev, bank_callback_handle_t callback)
#line 995 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 999 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _remove_callback(callback, &_dev->b2._connections, &_dev->b2._before_read_callbacks, &_dev->b2._after_read_callbacks, &_dev->b2._before_write_callbacks, &_dev->b2._after_write_callbacks);
    return 0;
    #line 1000 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 24060 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b2.bank_instrumentation_subscribe.register_before_write */
static bool _DML_M_b2__bank_instrumentation_subscribe__register_before_write(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data, bank_callback_handle_t *handle)
#line 977 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 977 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bank_callback_handle_t v2777_handle UNUSED  = 0;
    #line 981 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v2777_handle = _register_before_write(_DML_M_b2___non_anonymous_bank_obj(_dev), connection, offset, size, before_write, user_data, &_dev->b2._connections, &_dev->b2._before_write_callbacks);
    *handle = v2777_handle;
    #line 982 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 982 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 24075 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b2.bank_instrumentation_subscribe.register_before_read */
static bool _DML_M_b2__bank_instrumentation_subscribe__register_before_read(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data, bank_callback_handle_t *handle)
#line 954 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 954 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bank_callback_handle_t v2779_handle UNUSED  = 0;
    #line 958 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v2779_handle = _register_before_read(_DML_M_b2___non_anonymous_bank_obj(_dev), connection, offset, size, before_read, user_data, &_dev->b2._connections, &_dev->b2._before_read_callbacks);
    *handle = v2779_handle;
    #line 959 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 959 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 24090 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b2.bank_instrumentation_subscribe.register_after_write */
static bool _DML_M_b2__bank_instrumentation_subscribe__register_after_write(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data, bank_callback_handle_t *handle)
#line 988 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 988 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bank_callback_handle_t v2781_handle UNUSED  = 0;
    #line 992 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v2781_handle = _register_after_write(_DML_M_b2___non_anonymous_bank_obj(_dev), connection, offset, size, after_write, user_data, &_dev->b2._connections, &_dev->b2._after_write_callbacks);
    *handle = v2781_handle;
    #line 993 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 993 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 24105 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b2.bank_instrumentation_subscribe.register_after_read */
static bool _DML_M_b2__bank_instrumentation_subscribe__register_after_read(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data, bank_callback_handle_t *handle)
#line 965 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 965 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bank_callback_handle_t v2783_handle UNUSED  = 0;
    #line 969 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v2783_handle = _register_after_read(_DML_M_b2___non_anonymous_bank_obj(_dev), connection, offset, size, after_read, user_data, &_dev->b2._connections, &_dev->b2._after_read_callbacks);
    *handle = v2783_handle;
    #line 970 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 970 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 24120 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b2.bank_instrumentation_subscribe.enable_connection_callbacks */
static bool _DML_M_b2__bank_instrumentation_subscribe__enable_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 1006 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    _enable_connection_callbacks(connection, &_dev->b2._connections);
    return 0;
    #line 1008 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 24130 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b2.bank_instrumentation_subscribe.disable_connection_callbacks */
static bool _DML_M_b2__bank_instrumentation_subscribe__disable_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 1009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    _disable_connection_callbacks(connection, &_dev->b2._connections);
    return 0;
    #line 1011 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 24140 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b.register_view_catalog.register_offsets */
static bool _DML_M_b__register_view_catalog__register_offsets(test_t *_dev, attr_value_t *ret)
#line 1138 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1138 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v2789_ret UNUSED ;
    #line 1138 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v2789_ret, 0, sizeof(attr_value_t ));
    #line 1138 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        uint64 v2790_table_size UNUSED  = 0;
        {
            #line 1140 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint32 v2791__ret_num UNUSED  = 0;
            #line 1140 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (_DML_M_b__register_view__number_of_registers(_dev, &v2791__ret_num))
            #line 1140 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            return 1;
            #line 1140 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v2790_table_size = v2791__ret_num;
            #line 24162 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
        }
        #line 1141 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2789_ret = SIM_alloc_attr_list(v2790_table_size);
        int v2790_i UNUSED  = 0;
        for (v2790_i = 0; v2790_i < v2790_table_size; (v2790_i)++)
        #line 1143 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            attr_value_t v2792_full_info UNUSED ;
            #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                attr_value_t v2793__ret_info UNUSED ;
                #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                memset((void *)&v2793__ret_info, 0, sizeof(attr_value_t ));
                #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_b__register_view__register_info(_dev, v2790_i, &v2793__ret_info))
                #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                return 1;
                #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v2792_full_info = v2793__ret_info;
                #line 24183 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
            }
            #line 1148 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            SIM_attr_list_set_item(&v2789_ret, v2790_i, SIM_attr_copy(SIM_attr_list_item(v2792_full_info, 3)));
            SIM_attr_free(&v2792_full_info);
        }
    }
    #line 1151 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *ret = v2789_ret;
    #line 1151 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1151 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 24196 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b.register_view_catalog.register_names */
static bool _DML_M_b__register_view_catalog__register_names(test_t *_dev, attr_value_t *ret)
#line 1124 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1124 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v2794_ret UNUSED ;
    #line 1124 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v2794_ret, 0, sizeof(attr_value_t ));
    #line 1124 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        uint64 v2795_table_size UNUSED  = 0;
        {
            #line 1126 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint32 v2796__ret_num UNUSED  = 0;
            #line 1126 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (_DML_M_b__register_view__number_of_registers(_dev, &v2796__ret_num))
            #line 1126 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            return 1;
            #line 1126 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v2795_table_size = v2796__ret_num;
            #line 24218 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
        }
        #line 1127 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2794_ret = SIM_alloc_attr_list(v2795_table_size);
        int v2795_i UNUSED  = 0;
        for (v2795_i = 0; v2795_i < v2795_table_size; (v2795_i)++)
        #line 1129 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            attr_value_t v2797_full_info UNUSED ;
            #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                attr_value_t v2798__ret_info UNUSED ;
                #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                memset((void *)&v2798__ret_info, 0, sizeof(attr_value_t ));
                #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_b__register_view__register_info(_dev, v2795_i, &v2798__ret_info))
                #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                return 1;
                #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v2797_full_info = v2798__ret_info;
                #line 24239 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
            }
            #line 1134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            SIM_attr_list_set_item(&v2794_ret, v2795_i, SIM_attr_copy(SIM_attr_list_item(v2797_full_info, 0)));
            SIM_attr_free(&v2797_full_info);
        }
    }
    #line 1137 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *ret = v2794_ret;
    #line 1137 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1137 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 24252 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b.register_view.set_register_value */
static bool _DML_M_b__register_view__set_register_value(test_t *_dev, uint32 reg, uint64 val)
#line 1105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v2800_args UNUSED ;
        #line 1106 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v2800_args, 0, sizeof(attr_value_t ));
        #line 1116 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2800_args = SIM_make_attr_list(8, SIM_make_attr_string("test"), SIM_make_attr_string("b"), SIM_make_attr_string("b"), SIM_make_attr_uint64(reg), SIM_make_attr_object(&_dev->obj), SIM_make_attr_uint64(3), SIM_make_attr_boolean(1), SIM_make_attr_uint64(val));
        #line 1118 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        VT_call_python_module_function("register_view", "set_register_value", &v2800_args);
        #line 1120 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        SIM_attr_free(&v2800_args);
    }
    #line 1121 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1121 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 24274 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b.register_view.register_info */
static bool _DML_M_b__register_view__register_info(test_t *_dev, uint32 reg, attr_value_t *info)
#line 1072 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1072 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v2801_info UNUSED ;
    #line 1072 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v2801_info, 0, sizeof(attr_value_t ));
    #line 1072 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v2802_args UNUSED ;
        #line 1073 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v2802_args, 0, sizeof(attr_value_t ));
        #line 1078 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2802_args = SIM_make_attr_list(3, SIM_make_attr_string("test"), SIM_make_attr_string("b"), SIM_make_attr_uint64(reg));
        #line 1082 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2801_info = VT_call_python_module_function("register_view", "register_info", &v2802_args);
        SIM_attr_free(&v2802_args);
    }
    #line 1084 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *info = v2801_info;
    #line 1084 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1084 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 24301 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b.register_view.number_of_registers */
static bool _DML_M_b__register_view__number_of_registers(test_t *_dev, uint32 *num)
#line 1056 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1056 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint32 v2803_num UNUSED  = 0;
    #line 1056 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v2804_args UNUSED ;
        #line 1057 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v2804_args, 0, sizeof(attr_value_t ));
        #line 1061 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2804_args = SIM_make_attr_list(2, SIM_make_attr_string("test"), SIM_make_attr_string("b"));
        #line 1063 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v2804_ret UNUSED ;
        #line 1063 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v2804_ret, 0, sizeof(attr_value_t ));
        #line 1066 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2804_ret = VT_call_python_module_function("register_view", "number_of_registers", &v2804_args);
        SIM_attr_free(&v2804_args);
        #line 1069 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2803_num = SIM_attr_integer(v2804_ret);
        SIM_attr_free(&v2804_ret);
    }
    #line 1071 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *num = v2803_num;
    #line 1071 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1071 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 24333 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b.register_view.get_register_value */
static bool _DML_M_b__register_view__get_register_value(test_t *_dev, uint32 reg, uint64 *val)
#line 1085 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1085 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint64 v2805_val UNUSED  = 0;
    #line 1085 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v2806_args UNUSED ;
        #line 1086 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v2806_args, 0, sizeof(attr_value_t ));
        #line 1095 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2806_args = SIM_make_attr_list(7, SIM_make_attr_string("test"), SIM_make_attr_string("b"), SIM_make_attr_string("b"), SIM_make_attr_uint64(reg), SIM_make_attr_object(&_dev->obj), SIM_make_attr_uint64(3), SIM_make_attr_boolean(1));
        #line 1097 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v2806_ret UNUSED ;
        #line 1097 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v2806_ret, 0, sizeof(attr_value_t ));
        #line 1099 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2806_ret = VT_call_python_module_function("register_view", "get_register_value", &v2806_args);
        SIM_attr_free(&v2806_args);
        #line 1102 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2805_val = SIM_attr_integer(v2806_ret);
        SIM_attr_free(&v2806_ret);
    }
    #line 1104 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *val = v2805_val;
    #line 1104 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1104 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 24365 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b.register_view.description */
static bool _DML_M_b__register_view__description(test_t *_dev, char const **desc)
#line 1026 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1026 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    char const *v2807_desc UNUSED  = NULL;
    #line 1026 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v2808_args UNUSED ;
        #line 1027 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v2808_args, 0, sizeof(attr_value_t ));
        #line 1031 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2808_args = SIM_make_attr_list(2, SIM_make_attr_string("test"), SIM_make_attr_string("b"));
        #line 1033 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v2808_ret UNUSED ;
        #line 1033 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v2808_ret, 0, sizeof(attr_value_t ));
        #line 1036 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2808_ret = VT_call_python_module_function("register_view", "description", &v2808_args);
        SIM_attr_free(&v2808_args);
        v2807_desc = SIM_attr_string(v2808_ret);
    }
    #line 1039 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *desc = v2807_desc;
    #line 1039 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1039 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 24395 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b.register_view.big_endian_bitorder */
static bool _DML_M_b__register_view__big_endian_bitorder(test_t *_dev, bool *big_endian)
#line 1040 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1040 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool v2809_big_endian UNUSED  = 0;
    #line 1040 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v2810_args UNUSED ;
        #line 1041 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v2810_args, 0, sizeof(attr_value_t ));
        #line 1045 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2810_args = SIM_make_attr_list(2, SIM_make_attr_string("test"), SIM_make_attr_string("b"));
        #line 1047 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v2810_ret UNUSED ;
        #line 1047 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v2810_ret, 0, sizeof(attr_value_t ));
        #line 1050 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2810_ret = VT_call_python_module_function("register_view", "big_endian_bitorder", &v2810_args);
        SIM_attr_free(&v2810_args);
        #line 1053 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2809_big_endian = SIM_attr_boolean(v2810_ret);
        SIM_attr_free(&v2810_ret);
    }
    #line 1055 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *big_endian = v2809_big_endian;
    #line 1055 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1055 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 24427 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b.io_memory.operation */
static bool _DML_M_b__io_memory__operation(test_t *_dev, generic_transaction_t *mem_op, map_info_t map_info, exception_type_t *ex)
#line 876 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 876 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    exception_type_t v2811_ex UNUSED  = 0;
    v2811_ex = 0x401;
    #line 879 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_b__access(_dev, mem_op, SIM_get_mem_op_physical_address(mem_op) - map_info.base + map_info.start, SIM_get_mem_op_size(mem_op)))
    #line 879 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    goto throw44;
    #line 884 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (false) throw44:
    #line 884 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v2811_ex = 0x407;
    *ex = v2811_ex;
    #line 885 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 885 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 24449 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b.access */
static bool _DML_M_b__access(test_t *_dev, generic_transaction_t *memop, physical_address_t offset, physical_address_t size)
#line 449 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    if (size > 8)
    #line 450 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        SIM_LOG_ERROR(_dev->b._obj, 0, "Oversized access to %s", "b");
        return 1;
    }
    if (SIM_mem_op_is_read(memop))
    {
        #line 455 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        generic_transaction_t *v2818_memop UNUSED  = memop;
        #line 455 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        physical_address_t v2818_offset UNUSED  = offset;
        #line 455 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        physical_address_t v2818_size UNUSED  = size;
        #line 487 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            bool v2819_success UNUSED  = 0;
            uint64 v2819_val UNUSED  = 0;
            {
                #line 490 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                bool v2820__ret_success UNUSED  = 0;
                #line 490 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint64 v2820__ret_readvalue UNUSED  = 0;
                #line 490 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_b__read_access(_dev, v2818_memop, v2818_offset, v2818_size, &v2820__ret_success, &v2820__ret_readvalue))
                #line 490 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                return 1;
                #line 490 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v2819_success = v2820__ret_success;
                #line 490 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v2819_val = v2820__ret_readvalue;
                #line 24486 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
            }
            #line 491 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (!v2819_success)
            {
                #line 617 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                bool v2822_success UNUSED  = 0;
                #line 617 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint64 v2822_value UNUSED  = 0;
                #line 619 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v2822_success = 0;
                #line 617 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v2819_success = v2822_success;
                #line 617 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v2819_val = v2822_value;
                #line 492 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            #line 494 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (!v2819_success)
            {
                #line 495 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                generic_transaction_t *v2825_memop UNUSED  = v2818_memop;
                #line 495 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                physical_address_t v2825_offset UNUSED  = v2818_offset;
                #line 495 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                physical_address_t v2825_size UNUSED  = v2818_size;
                #line 762 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                SIM_LOG_INFO(4, _dev->b._obj, 0, "Missed in bank %s", "b");
                #line 768 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                _DML_M_b__log_miss(_dev, v2825_memop, v2825_offset, v2825_size);
                return 1;
                #line 495 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            else
            {
                #line 497 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                generic_transaction_t *v2830_memop UNUSED  = v2818_memop;
                #line 497 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint64 v2830_val UNUSED  = v2819_val;
                #line 502 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 502 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    generic_transaction_t *v2832_memop UNUSED  = v2830_memop;
                    #line 502 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint64 v2832_value UNUSED  = v2830_val;
                    #line 478 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    SIM_set_mem_op_value_le(v2832_memop, v2832_value);
                    #line 502 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 497 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            #line 499 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 455 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    else
    #line 456 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        uint64 v2834_writeval UNUSED  = 0;
        {
            #line 458 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            generic_transaction_t *v2835_memop UNUSED  = memop;
            #line 463 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint64 v2835_writeval UNUSED  = 0;
            #line 467 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v2835_writeval = SIM_get_mem_op_value_le(v2835_memop);
            #line 463 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v2834_writeval = v2835_writeval;
            #line 458 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        {
            #line 459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            generic_transaction_t *v2837_memop UNUSED  = memop;
            #line 459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            physical_address_t v2837_offset UNUSED  = offset;
            #line 459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            physical_address_t v2837_size UNUSED  = size;
            #line 459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint64 v2837_value UNUSED  = v2834_writeval;
            #line 624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                bool v2838_success UNUSED  = 0;
                {
                    #line 626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    bool v2839__ret_success UNUSED  = 0;
                    #line 626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    if (_DML_M_b__write_access(_dev, v2837_memop, v2837_offset, v2837_size, v2837_value, &v2839__ret_success))
                    #line 626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    return 1;
                    #line 626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v2838_success = v2839__ret_success;
                    #line 24577 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
                }
                #line 627 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (!v2838_success)
                {
                    #line 724 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    bool v2841_success UNUSED  = 0;
                    #line 727 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v2841_success = 0;
                    #line 724 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v2838_success = v2841_success;
                    #line 628 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 630 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (!v2838_success)
                {
                    #line 631 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    generic_transaction_t *v2844_memop UNUSED  = v2837_memop;
                    #line 631 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    physical_address_t v2844_offset UNUSED  = v2837_offset;
                    #line 631 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    physical_address_t v2844_size UNUSED  = v2837_size;
                    #line 762 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    SIM_LOG_INFO(4, _dev->b._obj, 0, "Missed in bank %s", "b");
                    #line 768 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    _DML_M_b__log_miss(_dev, v2844_memop, v2844_offset, v2844_size);
                    return 1;
                    #line 631 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                else
                {
                    #line 633 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 635 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            #line 459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
    }
    return 0;
    #line 461 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 24618 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b.write_access */
static bool _DML_M_b__write_access(test_t *_dev, generic_transaction_t *memop, physical_address_t offset, physical_address_t size, uint64 writevalue, bool *success)
#line 644 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 644 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool v2851_success UNUSED  = 0;
    #line 644 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        conf_object_t *v2852_bank_obj UNUSED  = NULL;
        v2852_bank_obj = _DML_M_b___non_anonymous_bank_obj(_dev);
        #line 648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        bool v2852_suppress UNUSED  = 0;
        conf_object_t *v2852_ini UNUSED  = SIM_get_mem_op_initiator(memop);
        if (!SIM_get_mem_op_inquiry(memop))
        #line 653 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        _callback_before_write(v2852_bank_obj, v2852_ini, &offset, size, &writevalue, &v2852_suppress, &_dev->b._connections, &_dev->b._before_write_callbacks);
        #line 655 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (v2852_suppress)
        #line 655 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            v2851_success = 1;
            if (!SIM_get_mem_op_inquiry(memop))
            #line 659 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            _callback_after_write(v2852_bank_obj, v2852_ini, &offset, size, &v2851_success, &_dev->b._connections, &_dev->b._after_write_callbacks);
            #line 661 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            goto exit492;
        }
        #line 673 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            physical_address_t v2857_remaining_offset UNUSED  = offset;
            physical_address_t v2857_remaining_size UNUSED  = size;
            do
            #line 676 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                uint8 v2858_accessed_size UNUSED  = 0;
                {
                    #line 678 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint8 v2859__ret_access_size UNUSED  = 0;
                    #line 678 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    if (_DML_M_b___write_one_reg(_dev, memop, v2857_remaining_offset, v2857_remaining_size, writevalue, &v2859__ret_access_size))
                    #line 678 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    return 1;
                    #line 678 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v2858_accessed_size = v2859__ret_access_size;
                    #line 24664 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
                }
                #line 680 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (v2858_accessed_size == 0)
                #line 680 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    v2851_success = 0;
                    if (!SIM_get_mem_op_inquiry(memop))
                    #line 685 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    _callback_after_write(v2852_bank_obj, v2852_ini, &offset, size, &v2851_success, &_dev->b._connections, &_dev->b._after_write_callbacks);
                    #line 687 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    goto exit492;
                }
                if (v2857_remaining_size <= v2858_accessed_size)
                #line 689 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    v2851_success = v2857_remaining_size == v2858_accessed_size;
                    if (!SIM_get_mem_op_inquiry(memop))
                    #line 694 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    _callback_after_write(v2852_bank_obj, v2852_ini, &offset, size, &v2851_success, &_dev->b._connections, &_dev->b._after_write_callbacks);
                    #line 696 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    goto exit492;
                }
                #line 699 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v2857_remaining_size = v2857_remaining_size - v2858_accessed_size;
                #line 701 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                writevalue = writevalue >> (v2858_accessed_size * 8);
                #line 705 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v2857_remaining_offset = v2857_remaining_offset + v2858_accessed_size;
            }
            #line 706 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            while (1);
        }
    }
    #line 708 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
exit492: ;
    #line 708 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *success = v2851_success;
    #line 708 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 708 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 24706 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b._write_one_reg */
static bool _DML_M_b___write_one_reg(test_t *_dev, generic_transaction_t *memop, uint64 offset, int64 size, uint64 write_value, uint8 *access_size)
#line 712 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 24712 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
    static const struct { uint64 offset; int size;  bool (*fun)(test_t *, generic_transaction_t *, uint64);} regs0[3] = {
        {0ull, 1, _DML_M_b__r___write_access_nopartial},
        {3ull, 1, _DML_M_b__r4___write_access_nopartial},
        {5ull, 1, _DML_M_b__r6___write_access_nopartial},
    };
    for (int first = 0, last = 2; true; ) {
        int middle = (first + last) / 2;
        if (regs0[middle].offset < offset) {
            first = middle + 1;
        } else if (regs0[middle].offset == offset) {
            first = middle + 1;
            last = middle;
        } else {
            last = middle - 1;
            if (last == -1)
                break;
        }
        if (first > last) {
            int64 bytes = regs0[last].size;
            if (regs0[last].offset == offset && bytes <= size) {
                *access_size = bytes;
                return regs0[last].fun(_dev, memop, write_value & (DML_shlu(1, bytes * 8) - 1));
            }
            if (offset >= regs0[last].offset && offset < regs0[last].offset + regs0[last].size) {
                *access_size = 0LL;
                return false;
            }
            break;
        }
    }
    static const struct { uint64 offset; int size; int idx0;  bool (*fun)(test_t *, uint32, generic_transaction_t *, uint64);} regs1[30] = {
        {10ull, 1, 0, _DML_M_b__r8___write_access_nopartial},
        {11ull, 1, 1, _DML_M_b__r8___write_access_nopartial},
        {12ull, 1, 2, _DML_M_b__r8___write_access_nopartial},
        {13ull, 1, 3, _DML_M_b__r8___write_access_nopartial},
        {14ull, 1, 4, _DML_M_b__r8___write_access_nopartial},
        {15ull, 1, 5, _DML_M_b__r8___write_access_nopartial},
        {16ull, 1, 6, _DML_M_b__r8___write_access_nopartial},
        {17ull, 1, 7, _DML_M_b__r8___write_access_nopartial},
        {18ull, 1, 8, _DML_M_b__r8___write_access_nopartial},
        {19ull, 1, 9, _DML_M_b__r8___write_access_nopartial},
        {20ull, 1, 10, _DML_M_b__r8___write_access_nopartial},
        {21ull, 1, 11, _DML_M_b__r8___write_access_nopartial},
        {22ull, 1, 12, _DML_M_b__r8___write_access_nopartial},
        {23ull, 1, 13, _DML_M_b__r8___write_access_nopartial},
        {24ull, 1, 14, _DML_M_b__r8___write_access_nopartial},
        {25ull, 1, 15, _DML_M_b__r8___write_access_nopartial},
        {26ull, 1, 16, _DML_M_b__r8___write_access_nopartial},
        {27ull, 1, 17, _DML_M_b__r8___write_access_nopartial},
        {28ull, 1, 18, _DML_M_b__r8___write_access_nopartial},
        {29ull, 1, 19, _DML_M_b__r8___write_access_nopartial},
        {30ull, 1, 20, _DML_M_b__r8___write_access_nopartial},
        {31ull, 1, 21, _DML_M_b__r8___write_access_nopartial},
        {32ull, 1, 22, _DML_M_b__r8___write_access_nopartial},
        {33ull, 1, 23, _DML_M_b__r8___write_access_nopartial},
        {34ull, 1, 24, _DML_M_b__r8___write_access_nopartial},
        {35ull, 1, 25, _DML_M_b__r8___write_access_nopartial},
        {36ull, 1, 26, _DML_M_b__r8___write_access_nopartial},
        {37ull, 1, 27, _DML_M_b__r8___write_access_nopartial},
        {38ull, 1, 28, _DML_M_b__r8___write_access_nopartial},
        {39ull, 1, 29, _DML_M_b__r8___write_access_nopartial},
    };
    for (int first = 0, last = 29; true; ) {
        int middle = (first + last) / 2;
        if (regs1[middle].offset < offset) {
            first = middle + 1;
        } else if (regs1[middle].offset == offset) {
            first = middle + 1;
            last = middle;
        } else {
            last = middle - 1;
            if (last == -1)
                break;
        }
        if (first > last) {
            int64 bytes = regs1[last].size;
            if (regs1[last].offset == offset && bytes <= size) {
                *access_size = bytes;
                return regs1[last].fun(_dev, regs1[last].idx0, memop, write_value & (DML_shlu(1, bytes * 8) - 1));
            }
            if (offset >= regs1[last].offset && offset < regs1[last].offset + regs1[last].size) {
                *access_size = 0LL;
                return false;
            }
            break;
        }
    }
    {
        bool v2866_success UNUSED  = 0;
        v2866_success = _DML_M_b___unmapped_write_access(_dev, memop, (uint64 )(offset), 1ULL, (write_value) & (255ULL));
        *access_size = (uint8 )(v2866_success ? 1LL : 0LL);
        return 0;
    }
    #line 716 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 24808 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b._unmapped_write_access */
static bool _DML_M_b___unmapped_write_access(test_t *_dev, generic_transaction_t *memop, physical_address_t offset, physical_address_t size, uint64 writevalue)
#line 755 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 751 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool success UNUSED  = 0;
    #line 756 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    success = 1;
    return success;
    #line 757 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 24821 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b.r8[$i]._write_access_nopartial */
static bool _DML_M_b__r8___write_access_nopartial(test_t *_dev, uint32 _idx0, generic_transaction_t *memop, uint64 value)
#line 1470 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    {
        #line 1471 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        generic_transaction_t *v2872_memop UNUSED  = memop;
        #line 1471 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        uint64 v2872_value UNUSED  = value;
        #line 1476 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (SIM_get_mem_op_inquiry(v2872_memop))
        #line 1476 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            if (_DML_M_b__r8__before_set(_dev, _idx0))
            #line 1477 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            return 1;
            #line 1484 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (_DML_M_b__r8___set64(_dev, _idx0, v2872_value))
            #line 1484 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            return 1;
            #line 1486 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (_DML_M_b__r8__after_set(_dev, _idx0))
            #line 1486 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            return 1;
        }
        #line 1487 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        else
        #line 1487 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            #line 1489 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 1489 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                generic_transaction_t *v2882_memop UNUSED  = v2872_memop;
                #line 1489 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint8 v2882_value UNUSED  = v2872_value;
                #line 1496 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                SIM_LOG_INFO(4, _dev->b._obj, Register_Write, "%s to register b.r8[%u] (addr %#llx) <- 0x%0*llx", SIM_get_mem_op_inquiry(v2882_memop) ? "Inquiry write" : "Write", (uint32 )(_idx0), (uint64 )SIM_get_mem_op_physical_address(v2882_memop), 2, (uint64 )v2882_value);
                #line 1554 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 1554 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint8 v2886_value UNUSED  = v2882_value;
                    #line 1193 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    {
                        #line 1193 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        uint8 v2888_value UNUSED  = v2886_value;
                        #line 1311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        _dev->b.r8[_idx0] = v2888_value;
                        #line 1193 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    }
                    #line 1554 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 1489 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            #line 1491 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 1471 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    return 0;
    #line 1472 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 24883 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b.r8[$i].after_set */
static bool _DML_M_b__r8__after_set(test_t *_dev, uint32 _idx0)
#line 297 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    return 0;
    #line 298 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 24892 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b.r8[$i].before_set */
static bool _DML_M_b__r8__before_set(test_t *_dev, uint32 _idx0)
#line 294 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    return 0;
    #line 295 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 24901 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b.r6._write_access_nopartial */
static bool _DML_M_b__r6___write_access_nopartial(test_t *_dev, generic_transaction_t *memop, uint64 value)
#line 1470 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    {
        #line 1471 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        generic_transaction_t *v2899_memop UNUSED  = memop;
        #line 1471 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        uint64 v2899_value UNUSED  = value;
        #line 1476 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (SIM_get_mem_op_inquiry(v2899_memop))
        #line 1476 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            if (_DML_M_b__r6__before_set(_dev))
            #line 1477 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            return 1;
            #line 1484 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (_DML_M_b__r6___set64(_dev, v2899_value))
            #line 1484 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            return 1;
            #line 1486 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (_DML_M_b__r6__after_set(_dev))
            #line 1486 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            return 1;
        }
        #line 1487 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        else
        #line 1487 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            #line 1489 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 1489 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                generic_transaction_t *v2909_memop UNUSED  = v2899_memop;
                #line 1489 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint8 v2909_value UNUSED  = v2899_value;
                #line 1496 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                SIM_LOG_INFO(4, _dev->b._obj, Register_Write, "%s to register b.r6 (addr %#llx) <- 0x%0*llx", SIM_get_mem_op_inquiry(v2909_memop) ? "Inquiry write" : "Write", (uint64 )SIM_get_mem_op_physical_address(v2909_memop), 2, (uint64 )v2909_value);
                #line 1554 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 1554 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint8 v2913_val UNUSED  = v2909_value;
                    #line 77 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
                    _dev->b.r6 = v2913_val;
                    {
                        #line 78 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
                        uint8 v2915_value UNUSED  = v2913_val;
                        #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        {
                            #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                            uint8 v2917_value UNUSED  = v2915_value;
                            #line 1353 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                            _dev->b.r6 = v2917_value;
                            #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        }
                        #line 78 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
                    }
                    #line 1554 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 1489 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            #line 1491 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 1471 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    return 0;
    #line 1472 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 24970 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b.r6.after_set */
static bool _DML_M_b__r6__after_set(test_t *_dev)
#line 297 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    return 0;
    #line 298 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 24979 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b.r6.before_set */
static bool _DML_M_b__r6__before_set(test_t *_dev)
#line 294 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    return 0;
    #line 295 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 24988 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b.r4._write_access_nopartial */
static bool _DML_M_b__r4___write_access_nopartial(test_t *_dev, generic_transaction_t *memop, uint64 value)
#line 1470 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    {
        #line 1471 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        generic_transaction_t *v2929_memop UNUSED  = memop;
        #line 1471 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        uint64 v2929_value UNUSED  = value;
        #line 1476 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (SIM_get_mem_op_inquiry(v2929_memop))
        #line 1476 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            if (_DML_M_b__r4__before_set(_dev))
            #line 1477 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            return 1;
            #line 1484 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (_DML_M_b__r4___set64(_dev, v2929_value))
            #line 1484 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            return 1;
            #line 1486 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (_DML_M_b__r4__after_set(_dev))
            #line 1486 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            return 1;
        }
        #line 1487 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        else
        #line 1487 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            #line 1489 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 1489 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                generic_transaction_t *v2939_memop UNUSED  = v2929_memop;
                #line 1489 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint8 v2939_value UNUSED  = v2929_value;
                #line 1496 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                SIM_LOG_INFO(4, _dev->b._obj, Register_Write, "%s to register b.r4 (addr %#llx) <- 0x%0*llx", SIM_get_mem_op_inquiry(v2939_memop) ? "Inquiry write" : "Write", (uint64 )SIM_get_mem_op_physical_address(v2939_memop), 2, (uint64 )v2939_value);
                #line 1550 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 1550 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint8 v2945_value UNUSED  = (uint8 )((uint8 )(v2939_value & 1));
                    #line 1661 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    {
                        #line 1661 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        uint8 v2947_value UNUSED  = v2945_value;
                        #line 541 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\utility.dml"
                        if (v2947_value != _dev->b.r4.f0)
                        #line 541 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\utility.dml"
                        {
                            SIM_LOG_UNIMPLEMENTED(_dev->static0_log_level, _dev->b._obj, Register_Write, "Write to unimplemented field b.r4.f0 (%#llx) (value written = 0x%0*llx, contents = 0x%0*llx), will not warn again.", 3ULL, 2, (uint64 )v2947_value, 2, (uint64 )_dev->b.r4.f0);
                            #line 548 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\utility.dml"
                            _dev->static0_log_level = 2;
                        }
                        _dev->b.r4.f0 = v2947_value;
                        #line 1661 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    }
                    #line 1550 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 1550 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 1550 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint8 v2955_value UNUSED  = (uint8 )((uint8 )(v2939_value >> 1 & 1));
                    #line 1661 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    {
                        #line 1661 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        uint8 v2957_value UNUSED  = v2955_value;
                        #line 1193 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        {
                            #line 1193 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                            uint8 v2959_value UNUSED  = v2957_value;
                            #line 1634 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                            _dev->b.r4.f1 = v2959_value;
                            #line 1193 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        }
                        #line 1661 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    }
                    #line 1550 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 1550 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 1550 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint8 v2963_value UNUSED  = (uint8 )((uint8 )(v2939_value >> 2 & 1));
                    #line 1661 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    {
                        #line 1661 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        uint8 v2965_value UNUSED  = v2963_value;
                        #line 541 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\utility.dml"
                        if (v2965_value != _dev->b.r4.f2)
                        #line 541 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\utility.dml"
                        {
                            SIM_LOG_UNIMPLEMENTED(_dev->static1_log_level, _dev->b._obj, Register_Write, "Write to unimplemented field b.r4.f2 (%#llx) (value written = 0x%0*llx, contents = 0x%0*llx), will not warn again.", 3ULL, 2, (uint64 )v2965_value, 2, (uint64 )_dev->b.r4.f2);
                            #line 548 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\utility.dml"
                            _dev->static1_log_level = 4;
                        }
                        _dev->b.r4.f2 = v2965_value;
                        #line 1661 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    }
                    #line 1550 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 1550 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 1550 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint8 v2973_value UNUSED  = (uint8 )((uint8 )(v2939_value >> 5 & 1));
                    #line 1661 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    {
                        #line 1661 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        uint8 v2975_value UNUSED  = v2973_value;
                        #line 541 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\utility.dml"
                        if (v2975_value != _dev->b.r4.f3[0])
                        #line 541 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\utility.dml"
                        {
                            SIM_LOG_UNIMPLEMENTED(_dev->static2_log_level[0], _dev->b._obj, Register_Write, "Write to unimplemented field b.r4.f3[%u] (%#llx) (value written = 0x%0*llx, contents = 0x%0*llx), will not warn again.", 0, 3ULL, 2, (uint64 )v2975_value, 2, (uint64 )_dev->b.r4.f3[0]);
                            #line 548 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\utility.dml"
                            _dev->static2_log_level[0] = 2;
                        }
                        _dev->b.r4.f3[0] = v2975_value;
                        #line 1661 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    }
                    #line 1550 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 1550 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 1550 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint8 v2983_value UNUSED  = (uint8 )((uint8 )(v2939_value >> 6 & 1));
                    #line 1661 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    {
                        #line 1661 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        uint8 v2985_value UNUSED  = v2983_value;
                        #line 541 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\utility.dml"
                        if (v2985_value != _dev->b.r4.f3[1])
                        #line 541 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\utility.dml"
                        {
                            SIM_LOG_UNIMPLEMENTED(_dev->static3_log_level[1], _dev->b._obj, Register_Write, "Write to unimplemented field b.r4.f3[%u] (%#llx) (value written = 0x%0*llx, contents = 0x%0*llx), will not warn again.", 1, 3ULL, 2, (uint64 )v2985_value, 2, (uint64 )_dev->b.r4.f3[1]);
                            #line 548 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\utility.dml"
                            _dev->static3_log_level[1] = 2;
                        }
                        _dev->b.r4.f3[1] = v2985_value;
                        #line 1661 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    }
                    #line 1550 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 1550 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 1550 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint8 v2993_value UNUSED  = (uint8 )(v2939_value >> 7 & 1);
                    #line 1661 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    {
                        #line 1661 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        uint8 v2995_value UNUSED  = v2993_value;
                        #line 541 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\utility.dml"
                        if (v2995_value != _dev->b.r4.f3[2])
                        #line 541 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\utility.dml"
                        {
                            SIM_LOG_UNIMPLEMENTED(_dev->static4_log_level[2], _dev->b._obj, Register_Write, "Write to unimplemented field b.r4.f3[%u] (%#llx) (value written = 0x%0*llx, contents = 0x%0*llx), will not warn again.", 2, 3ULL, 2, (uint64 )v2995_value, 2, (uint64 )_dev->b.r4.f3[2]);
                            #line 548 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\utility.dml"
                            _dev->static4_log_level[2] = 2;
                        }
                        _dev->b.r4.f3[2] = v2995_value;
                        #line 1661 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    }
                    #line 1550 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 1489 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            #line 1491 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 1471 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    return 0;
    #line 1472 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 25161 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b.r4.after_set */
static bool _DML_M_b__r4__after_set(test_t *_dev)
#line 297 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    return 0;
    #line 298 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 25170 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b.r4.before_set */
static bool _DML_M_b__r4__before_set(test_t *_dev)
#line 294 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    return 0;
    #line 295 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 25179 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b.r._write_access_nopartial */
static bool _DML_M_b__r___write_access_nopartial(test_t *_dev, generic_transaction_t *memop, uint64 value)
#line 1470 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    {
        #line 1471 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        generic_transaction_t *v3009_memop UNUSED  = memop;
        #line 1471 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        uint64 v3009_value UNUSED  = value;
        #line 1476 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (SIM_get_mem_op_inquiry(v3009_memop))
        #line 1476 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            if (_DML_M_b__r__before_set(_dev))
            #line 1477 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            return 1;
            #line 1484 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (_DML_M_b__r___set64(_dev, v3009_value))
            #line 1484 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            return 1;
            #line 1486 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (_DML_M_b__r__after_set(_dev))
            #line 1486 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            return 1;
        }
        #line 1487 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        else
        #line 1487 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            #line 1489 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 1489 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                generic_transaction_t *v3019_memop UNUSED  = v3009_memop;
                #line 1489 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint8 v3019_value UNUSED  = v3009_value;
                #line 1496 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                SIM_LOG_INFO(4, _dev->b._obj, Register_Write, "%s to register b.r (addr %#llx) <- 0x%0*llx", SIM_get_mem_op_inquiry(v3019_memop) ? "Inquiry write" : "Write", (uint64 )SIM_get_mem_op_physical_address(v3019_memop), 2, (uint64 )v3019_value);
                #line 1550 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 1550 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint8 v3025_value UNUSED  = (uint8 )((uint8 )(v3019_value >> 2 & 1));
                    #line 1661 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    {
                        #line 1661 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        uint8 v3027_value UNUSED  = v3025_value;
                        #line 56 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
                        if (v3027_value)
                        #line 56 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
                        {
                            #line 25230 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
                        }
                        #line 57 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
                        if (_DML_M_b__r__f3__write_action(_dev, v3027_value))
                        #line 57 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
                        return 1;
                        #line 1661 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    }
                    #line 1550 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 1550 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 1550 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint8 v3032_value UNUSED  = (uint8 )(v3019_value >> 3 & 3);
                    #line 1661 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    {
                        #line 1661 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        uint8 v3034_val UNUSED  = v3032_value;
                        #line 42 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
                        {
                            int v3035_f UNUSED  = 0;
                            _dev->b.r.f = v3034_val + _dev->b.r.f;
                        }
                        #line 1661 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    }
                    #line 1550 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 1550 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 1550 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint8 v3038_value UNUSED  = (uint8 )((uint8 )(v3019_value >> 5 & 1));
                    #line 1661 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    {
                        #line 1661 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        uint8 v3040_value UNUSED  = v3038_value;
                        #line 1193 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        {
                            #line 1193 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                            uint8 v3042_value UNUSED  = v3040_value;
                            #line 1634 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                            _dev->b.r.f2[0] = v3042_value;
                            #line 1193 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        }
                        #line 1661 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    }
                    #line 1550 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 1550 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 1550 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint8 v3046_value UNUSED  = (uint8 )((uint8 )(v3019_value >> 6 & 1));
                    #line 1661 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    {
                        #line 1661 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        uint8 v3048_value UNUSED  = v3046_value;
                        #line 1193 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        {
                            #line 1193 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                            uint8 v3050_value UNUSED  = v3048_value;
                            #line 1634 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                            _dev->b.r.f2[1] = v3050_value;
                            #line 1193 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        }
                        #line 1661 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    }
                    #line 1550 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 1550 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 1550 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint8 v3054_value UNUSED  = (uint8 )(v3019_value >> 7 & 1);
                    #line 1661 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    {
                        #line 1661 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        uint8 v3056_value UNUSED  = v3054_value;
                        #line 1193 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        {
                            #line 1193 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                            uint8 v3058_value UNUSED  = v3056_value;
                            #line 1634 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                            _dev->b.r.f2[2] = v3058_value;
                            #line 1193 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        }
                        #line 1661 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    }
                    #line 1550 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 1489 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            #line 1491 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 1471 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    return 0;
    #line 1472 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 25326 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b.r.f3.write_action */
static bool _DML_M_b__r__f3__write_action(test_t *_dev, uint8 value)
#line 59 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
{
    if (!_dev->b.r.f3)
    _dev->b.r.f = 2;
    return 0;
    #line 62 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
}
#line 25337 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b.r.after_set */
static bool _DML_M_b__r__after_set(test_t *_dev)
#line 297 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    return 0;
    #line 298 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 25346 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b.r.before_set */
static bool _DML_M_b__r__before_set(test_t *_dev)
#line 294 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    return 0;
    #line 295 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 25355 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b._non_anonymous_bank_obj */
static conf_object_t *_DML_M_b___non_anonymous_bank_obj(test_t *_dev)
#line 506 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 506 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    conf_object_t *bank_obj UNUSED  = NULL;
    #line 508 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_dev->b._cached_bank_obj == (NULL))
    #line 508 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        char v3071_name[(uint64 )_dml_strlen("b") + 6] UNUSED ;
        #line 509 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v3071_name, 0, sizeof(char [(uint64 )_dml_strlen("b") + 6]));
        _dml_strcpy(v3071_name, "bank.");
        _dml_strcpy(v3071_name + 5, "b");
        _dev->b._cached_bank_obj = SIM_object_descendant(&_dev->obj, v3071_name);
    }
    bank_obj = _dev->b._cached_bank_obj;
    #line 518 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return bank_obj;
    #line 518 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 25379 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b.log_miss */
static void  _DML_M_b__log_miss(test_t *_dev, generic_transaction_t *memop, physical_address_t offset, physical_address_t size)
#line 774 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    if (SIM_get_mem_op_inquiry(memop))
    goto exit555;
    if (SIM_mem_op_is_read(memop))
    SIM_LOG_SPEC_VIOLATION(1, _dev->b._obj, Register_Read, "%lld byte read access at offset %#llx%s (addr %#llx) outside registers or misaligned access", (uint64 )size, (uint64 )offset, " in b", (uint64 )SIM_get_mem_op_physical_address(memop));
    #line 783 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    else
    SIM_LOG_SPEC_VIOLATION(1, _dev->b._obj, Register_Write, "%lld byte write access at offset %#llx%s (addr %#llx) outside registers or misaligned access", (uint64 )size, (uint64 )offset, " in b", (uint64 )SIM_get_mem_op_physical_address(memop));
    #line 789 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
exit555: ;
    #line 789 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return;
    #line 789 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 25398 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b.read_access */
static bool _DML_M_b__read_access(test_t *_dev, generic_transaction_t *memop, physical_address_t offset, physical_address_t size, bool *success, uint64 *readvalue)
#line 522 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 522 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool v3074_success UNUSED  = 0;
    #line 522 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint64 v3074_readvalue UNUSED  = 0;
    #line 522 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        conf_object_t *v3075_bank_obj UNUSED  = NULL;
        v3075_bank_obj = _DML_M_b___non_anonymous_bank_obj(_dev);
        #line 526 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        bool v3075_inquiry UNUSED  = SIM_get_mem_op_inquiry(memop);
        bool v3075_inquiry_override UNUSED  = 0;
        conf_object_t *v3075_ini UNUSED  = SIM_get_mem_op_initiator(memop);
        if (!v3075_inquiry)
        #line 529 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            #line 532 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            _callback_before_read(v3075_bank_obj, v3075_ini, &v3075_inquiry_override, &offset, size, &_dev->b._connections, &_dev->b._before_read_callbacks);
            if (v3075_inquiry_override)
            #line 533 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 535 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                SIM_set_mem_op_inquiry(memop, 1);
                v3075_inquiry = 1;
            }
        }
        #line 553 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            #line 558 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint64 v3079_boff UNUSED  = 0;
            physical_address_t v3079_remaining_size UNUSED  = size;
            physical_address_t v3079_remaining_offset UNUSED  = offset;
            do
            #line 561 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                uint8 v3080_accessed_size UNUSED  = 0;
                uint64 v3080_regval UNUSED  = 0;
                {
                    #line 564 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint8 v3081__ret_consumed_size UNUSED  = 0;
                    #line 564 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint64 v3081__ret_readvalue UNUSED  = 0;
                    #line 564 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    if (_DML_M_b___read_one_reg(_dev, memop, v3079_remaining_offset, v3079_remaining_size, &v3081__ret_consumed_size, &v3081__ret_readvalue))
                    #line 564 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    return 1;
                    #line 564 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v3080_accessed_size = v3081__ret_consumed_size;
                    #line 564 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v3080_regval = v3081__ret_readvalue;
                    #line 25453 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
                }
                #line 566 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (v3080_accessed_size == 0)
                #line 566 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    v3074_success = 0;
                    if (!v3075_inquiry || v3075_inquiry_override)
                    #line 571 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    _callback_after_read(v3075_bank_obj, v3075_ini, &offset, size, &v3074_readvalue, &v3074_success, &_dev->b._connections, &_dev->b._after_read_callbacks);
                    #line 573 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    if (v3075_inquiry_override)
                    SIM_set_mem_op_inquiry(memop, 0);
                    #line 576 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    goto exit556;
                }
                #line 579 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v3074_readvalue = v3074_readvalue | v3080_regval << v3079_boff;
                v3079_boff = v3079_boff + v3080_accessed_size * 8;
                #line 585 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (v3079_remaining_size <= v3080_accessed_size)
                #line 585 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    v3074_success = v3079_remaining_size == v3080_accessed_size;
                    if (!v3075_inquiry || v3075_inquiry_override)
                    #line 590 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    _callback_after_read(v3075_bank_obj, v3075_ini, &offset, size, &v3074_readvalue, &v3074_success, &_dev->b._connections, &_dev->b._after_read_callbacks);
                    #line 592 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    if (v3075_inquiry_override)
                    SIM_set_mem_op_inquiry(memop, 0);
                    #line 595 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    goto exit556;
                }
                v3079_remaining_size = v3079_remaining_size - v3080_accessed_size;
                v3079_remaining_offset = v3079_remaining_offset + v3080_accessed_size;
            }
            #line 599 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            while (1);
        }
    }
    #line 601 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
exit556: ;
    #line 601 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *success = v3074_success;
    #line 601 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *readvalue = v3074_readvalue;
    #line 601 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 601 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 25503 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b._read_one_reg */
static bool _DML_M_b___read_one_reg(test_t *_dev, generic_transaction_t *memop, uint64 offset, int64 access_size, uint8 *consumed_size, uint64 *readvalue)
#line 605 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 25509 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
    static const struct { uint64 offset; int size;  bool (*fun)(test_t *, generic_transaction_t *, uint64 *);} regs0[3] = {
        {0ull, 1, _DML_M_b__r___read_access_nopartial},
        {3ull, 1, _DML_M_b__r4___read_access_nopartial},
        {5ull, 1, _DML_M_b__r6___read_access_nopartial},
    };
    for (int first = 0, last = 2; true; ) {
        int middle = (first + last) / 2;
        if (regs0[middle].offset < offset) {
            first = middle + 1;
        } else if (regs0[middle].offset == offset) {
            first = middle + 1;
            last = middle;
        } else {
            last = middle - 1;
            if (last == -1)
                break;
        }
        if (first > last) {
            int64 bytes = regs0[last].size;
            if (regs0[last].offset == offset && bytes <= access_size) {
                *consumed_size = bytes;
                uint64 val = 0;
                bool ret = regs0[last].fun(_dev, memop, &val);
                if (ret) return true;
                *readvalue = val;
                return false;
            }
            if (offset >= regs0[last].offset && offset < regs0[last].offset + regs0[last].size) {
                *consumed_size = 0LL;
                return false;
            }
            break;
        }
    }
    static const struct { uint64 offset; int size; int idx0;  bool (*fun)(test_t *, uint32, generic_transaction_t *, uint64 *);} regs1[30] = {
        {10ull, 1, 0, _DML_M_b__r8___read_access_nopartial},
        {11ull, 1, 1, _DML_M_b__r8___read_access_nopartial},
        {12ull, 1, 2, _DML_M_b__r8___read_access_nopartial},
        {13ull, 1, 3, _DML_M_b__r8___read_access_nopartial},
        {14ull, 1, 4, _DML_M_b__r8___read_access_nopartial},
        {15ull, 1, 5, _DML_M_b__r8___read_access_nopartial},
        {16ull, 1, 6, _DML_M_b__r8___read_access_nopartial},
        {17ull, 1, 7, _DML_M_b__r8___read_access_nopartial},
        {18ull, 1, 8, _DML_M_b__r8___read_access_nopartial},
        {19ull, 1, 9, _DML_M_b__r8___read_access_nopartial},
        {20ull, 1, 10, _DML_M_b__r8___read_access_nopartial},
        {21ull, 1, 11, _DML_M_b__r8___read_access_nopartial},
        {22ull, 1, 12, _DML_M_b__r8___read_access_nopartial},
        {23ull, 1, 13, _DML_M_b__r8___read_access_nopartial},
        {24ull, 1, 14, _DML_M_b__r8___read_access_nopartial},
        {25ull, 1, 15, _DML_M_b__r8___read_access_nopartial},
        {26ull, 1, 16, _DML_M_b__r8___read_access_nopartial},
        {27ull, 1, 17, _DML_M_b__r8___read_access_nopartial},
        {28ull, 1, 18, _DML_M_b__r8___read_access_nopartial},
        {29ull, 1, 19, _DML_M_b__r8___read_access_nopartial},
        {30ull, 1, 20, _DML_M_b__r8___read_access_nopartial},
        {31ull, 1, 21, _DML_M_b__r8___read_access_nopartial},
        {32ull, 1, 22, _DML_M_b__r8___read_access_nopartial},
        {33ull, 1, 23, _DML_M_b__r8___read_access_nopartial},
        {34ull, 1, 24, _DML_M_b__r8___read_access_nopartial},
        {35ull, 1, 25, _DML_M_b__r8___read_access_nopartial},
        {36ull, 1, 26, _DML_M_b__r8___read_access_nopartial},
        {37ull, 1, 27, _DML_M_b__r8___read_access_nopartial},
        {38ull, 1, 28, _DML_M_b__r8___read_access_nopartial},
        {39ull, 1, 29, _DML_M_b__r8___read_access_nopartial},
    };
    for (int first = 0, last = 29; true; ) {
        int middle = (first + last) / 2;
        if (regs1[middle].offset < offset) {
            first = middle + 1;
        } else if (regs1[middle].offset == offset) {
            first = middle + 1;
            last = middle;
        } else {
            last = middle - 1;
            if (last == -1)
                break;
        }
        if (first > last) {
            int64 bytes = regs1[last].size;
            if (regs1[last].offset == offset && bytes <= access_size) {
                *consumed_size = bytes;
                uint64 val = 0;
                bool ret = regs1[last].fun(_dev, regs1[last].idx0, memop, &val);
                if (ret) return true;
                *readvalue = val;
                return false;
            }
            if (offset >= regs1[last].offset && offset < regs1[last].offset + regs1[last].size) {
                *consumed_size = 0LL;
                return false;
            }
            break;
        }
    }
    {
        bool v3090_success UNUSED  = 0;
        {
            uint64 v3091__ret_readvalue UNUSED  = 0LL;
            v3090_success = _DML_M_b___unmapped_read_access(_dev, memop, (uint64 )(offset), 1ULL, &v3091__ret_readvalue);
            *readvalue = v3091__ret_readvalue;
        }
        *consumed_size = (uint8 )(v3090_success ? 1LL : 0LL);
        return 0;
    }
    #line 609 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 25617 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b._unmapped_read_access */
static bool _DML_M_b___unmapped_read_access(test_t *_dev, generic_transaction_t *memop, physical_address_t offset, physical_address_t size, uint64 *readvalue)
#line 734 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 731 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool success UNUSED  = 0;
    #line 731 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 731 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        *(readvalue) = 0;
        #line 731 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 743 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *(readvalue) = 252;
    success = 1;
    #line 748 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return success;
    #line 748 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 25638 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b.r8[$i]._read_access_nopartial */
static bool _DML_M_b__r8___read_access_nopartial(test_t *_dev, uint32 _idx0, generic_transaction_t *memop, uint64 *value)
#line 1404 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1404 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint64 v3095_value UNUSED  = 0;
    {
        #line 1405 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        generic_transaction_t *v3097_memop UNUSED  = memop;
        #line 1408 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        uint64 v3097_value UNUSED  = 0;
        #line 1410 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (SIM_get_mem_op_inquiry(v3097_memop))
        #line 1410 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            uint64 v3099_full_value UNUSED  = 0;
            {
                #line 1412 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint64 v3100__ret_value UNUSED  = 0;
                #line 1412 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_b__r8___get64(_dev, _idx0, &v3100__ret_value))
                #line 1412 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                return 1;
                #line 1412 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v3099_full_value = v3100__ret_value;
                #line 25665 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
            }
            #line 1416 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v3097_value = v3099_full_value;
            #line 1418 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 1418 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        else
        #line 1418 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            #line 1420 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 1420 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                generic_transaction_t *v3105_memop UNUSED  = v3097_memop;
                #line 1425 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint8 v3105_value UNUSED  = 0;
                #line 1455 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 1171 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint8 v3109_value UNUSED  = 0;
                    {
                        #line 1298 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        uint8 v3111_value UNUSED  = 0;
                        #line 1300 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        v3111_value = _dev->b.r8[_idx0];
                        #line 1298 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        v3109_value = v3111_value;
                        #line 1172 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    }
                    #line 1171 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v3105_value = v3109_value;
                    #line 1455 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 1459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                SIM_LOG_INFO(4, _dev->b._obj, Register_Read, "%s from register b.r8[%u] (addr %#llx) -> 0x%0*llx", SIM_get_mem_op_inquiry(v3105_memop) ? "Inquiry read" : "Read", (uint32 )(_idx0), (uint64 )SIM_get_mem_op_physical_address(v3105_memop), 2, (uint64 )v3105_value);
                #line 1425 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v3097_value = v3105_value;
                #line 1420 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            #line 1422 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 1408 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v3095_value = v3097_value;
        #line 1405 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    *value = v3095_value;
    #line 1406 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1406 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 25715 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b.r6._read_access_nopartial */
static bool _DML_M_b__r6___read_access_nopartial(test_t *_dev, generic_transaction_t *memop, uint64 *value)
#line 1404 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1404 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint64 v3116_value UNUSED  = 0;
    {
        #line 1405 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        generic_transaction_t *v3118_memop UNUSED  = memop;
        #line 1408 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        uint64 v3118_value UNUSED  = 0;
        #line 1410 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (SIM_get_mem_op_inquiry(v3118_memop))
        #line 1410 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            uint64 v3120_full_value UNUSED  = 0;
            {
                #line 1412 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint64 v3121__ret_value UNUSED  = 0;
                #line 1412 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_b__r6___get64(_dev, &v3121__ret_value))
                #line 1412 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                return 1;
                #line 1412 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v3120_full_value = v3121__ret_value;
                #line 25742 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
            }
            #line 1416 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v3118_value = v3120_full_value;
            #line 1418 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 1418 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        else
        #line 1418 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            #line 1420 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 1420 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                generic_transaction_t *v3126_memop UNUSED  = v3118_memop;
                #line 1425 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint8 v3126_value UNUSED  = 0;
                #line 1455 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 72 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
                    uint8 v3130_val UNUSED  = 0;
                    {
                        #line 1199 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        uint8 v3132_value UNUSED  = 0;
                        {
                            #line 1361 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                            uint8 v3134_value UNUSED  = 0;
                            v3134_value = 0;
                            #line 1380 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                            v3134_value = _dev->b.r6;
                            #line 1361 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                            v3132_value = v3134_value;
                            #line 1200 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        }
                        #line 1199 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        v3130_val = v3132_value;
                        #line 73 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
                    }
                    v3130_val = _dev->b.r6;
                    #line 72 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
                    v3126_value = v3130_val;
                    #line 1455 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 1459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                SIM_LOG_INFO(4, _dev->b._obj, Register_Read, "%s from register b.r6 (addr %#llx) -> 0x%0*llx", SIM_get_mem_op_inquiry(v3126_memop) ? "Inquiry read" : "Read", (uint64 )SIM_get_mem_op_physical_address(v3126_memop), 2, (uint64 )v3126_value);
                #line 1425 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v3118_value = v3126_value;
                #line 1420 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            #line 1422 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 1408 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v3116_value = v3118_value;
        #line 1405 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    *value = v3116_value;
    #line 1406 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1406 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 25801 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b.r4._read_access_nopartial */
static bool _DML_M_b__r4___read_access_nopartial(test_t *_dev, generic_transaction_t *memop, uint64 *value)
#line 1404 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1404 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint64 v3140_value UNUSED  = 0;
    {
        #line 1405 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        generic_transaction_t *v3142_memop UNUSED  = memop;
        #line 1408 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        uint64 v3142_value UNUSED  = 0;
        #line 1410 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (SIM_get_mem_op_inquiry(v3142_memop))
        #line 1410 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            uint64 v3144_full_value UNUSED  = 0;
            {
                #line 1412 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint64 v3145__ret_value UNUSED  = 0;
                #line 1412 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_b__r4___get64(_dev, &v3145__ret_value))
                #line 1412 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                return 1;
                #line 1412 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v3144_full_value = v3145__ret_value;
                #line 25828 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
            }
            #line 1416 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v3142_value = v3144_full_value;
            #line 1418 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 1418 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        else
        #line 1418 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            #line 1420 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 1420 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                generic_transaction_t *v3150_memop UNUSED  = v3142_memop;
                #line 1425 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint8 v3150_value UNUSED  = 0;
                #line 1451 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 1656 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint8 v3156_value UNUSED  = 0;
                    {
                        #line 1171 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        uint8 v3158_value UNUSED  = 0;
                        {
                            #line 1625 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                            uint8 v3160_value UNUSED  = 0;
                            #line 1627 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                            v3160_value = _dev->b.r4.f0;
                            #line 1625 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                            v3158_value = v3160_value;
                            #line 1172 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        }
                        #line 1171 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        v3156_value = v3158_value;
                        #line 1657 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    }
                    #line 1656 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v3150_value = DML_combine_bits(v3150_value, v3156_value, 1);
                    #line 1451 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 1451 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 1656 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint8 v3164_value UNUSED  = 0;
                    {
                        #line 1171 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        uint8 v3166_value UNUSED  = 0;
                        {
                            #line 1625 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                            uint8 v3168_value UNUSED  = 0;
                            #line 1627 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                            v3168_value = _dev->b.r4.f1;
                            #line 1625 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                            v3166_value = v3168_value;
                            #line 1172 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        }
                        #line 1171 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        v3164_value = v3166_value;
                        #line 1657 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    }
                    #line 1656 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v3150_value = DML_combine_bits(v3150_value, (uint64 )v3164_value << 1, 2);
                    #line 1451 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 1451 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 1656 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint8 v3172_value UNUSED  = 0;
                    {
                        #line 1171 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        uint8 v3174_value UNUSED  = 0;
                        {
                            #line 1625 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                            uint8 v3176_value UNUSED  = 0;
                            #line 1627 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                            v3176_value = _dev->b.r4.f2;
                            #line 1625 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                            v3174_value = v3176_value;
                            #line 1172 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        }
                        #line 1171 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        v3172_value = v3174_value;
                        #line 1657 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    }
                    #line 1656 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v3150_value = DML_combine_bits(v3150_value, (uint64 )v3172_value << 2, 4);
                    #line 1451 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 1451 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 1656 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint8 v3180_value UNUSED  = 0;
                    {
                        #line 1171 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        uint8 v3182_value UNUSED  = 0;
                        {
                            #line 1625 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                            uint8 v3184_value UNUSED  = 0;
                            #line 1627 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                            v3184_value = _dev->b.r4.f3[0];
                            #line 1625 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                            v3182_value = v3184_value;
                            #line 1172 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        }
                        #line 1171 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        v3180_value = v3182_value;
                        #line 1657 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    }
                    #line 1656 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v3150_value = DML_combine_bits(v3150_value, (uint64 )v3180_value << 5, 32);
                    #line 1451 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 1451 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 1656 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint8 v3188_value UNUSED  = 0;
                    {
                        #line 1171 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        uint8 v3190_value UNUSED  = 0;
                        {
                            #line 1625 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                            uint8 v3192_value UNUSED  = 0;
                            #line 1627 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                            v3192_value = _dev->b.r4.f3[1];
                            #line 1625 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                            v3190_value = v3192_value;
                            #line 1172 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        }
                        #line 1171 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        v3188_value = v3190_value;
                        #line 1657 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    }
                    #line 1656 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v3150_value = DML_combine_bits(v3150_value, (uint64 )v3188_value << 6, 64);
                    #line 1451 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 1451 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 1656 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint8 v3196_value UNUSED  = 0;
                    {
                        #line 1171 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        uint8 v3198_value UNUSED  = 0;
                        {
                            #line 1625 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                            uint8 v3200_value UNUSED  = 0;
                            #line 1627 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                            v3200_value = _dev->b.r4.f3[2];
                            #line 1625 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                            v3198_value = v3200_value;
                            #line 1172 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        }
                        #line 1171 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        v3196_value = v3198_value;
                        #line 1657 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    }
                    #line 1656 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v3150_value = DML_combine_bits(v3150_value, (uint64 )v3196_value << 7, 128);
                    #line 1451 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 1459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                SIM_LOG_INFO(4, _dev->b._obj, Register_Read, "%s from register b.r4 (addr %#llx) -> 0x%0*llx", SIM_get_mem_op_inquiry(v3150_memop) ? "Inquiry read" : "Read", (uint64 )SIM_get_mem_op_physical_address(v3150_memop), 2, (uint64 )v3150_value);
                #line 1425 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v3142_value = v3150_value;
                #line 1420 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            #line 1422 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 1408 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v3140_value = v3142_value;
        #line 1405 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    *value = v3140_value;
    #line 1406 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1406 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 26005 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b.r._read_access_nopartial */
static bool _DML_M_b__r___read_access_nopartial(test_t *_dev, generic_transaction_t *memop, uint64 *value)
#line 1404 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1404 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint64 v3204_value UNUSED  = 0;
    {
        #line 1405 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        generic_transaction_t *v3206_memop UNUSED  = memop;
        #line 1408 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        uint64 v3206_value UNUSED  = 0;
        #line 1410 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (SIM_get_mem_op_inquiry(v3206_memop))
        #line 1410 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            uint64 v3208_full_value UNUSED  = 0;
            {
                #line 1412 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint64 v3209__ret_value UNUSED  = 0;
                #line 1412 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_b__r___get64(_dev, &v3209__ret_value))
                #line 1412 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                return 1;
                #line 1412 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v3208_full_value = v3209__ret_value;
                #line 26032 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
            }
            #line 1416 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v3206_value = v3208_full_value;
            #line 1418 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 1418 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        else
        #line 1418 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            #line 1420 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 1420 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                generic_transaction_t *v3214_memop UNUSED  = v3206_memop;
                #line 1425 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint8 v3214_value UNUSED  = 0;
                #line 1451 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 1656 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint8 v3220_value UNUSED  = 0;
                    {
                        #line 1171 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        uint8 v3222_value UNUSED  = 0;
                        {
                            #line 1625 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                            uint8 v3224_value UNUSED  = 0;
                            #line 1627 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                            v3224_value = _dev->b.r.f3;
                            #line 1625 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                            v3222_value = v3224_value;
                            #line 1172 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        }
                        #line 1171 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        v3220_value = v3222_value;
                        #line 1657 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    }
                    #line 1656 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v3214_value = DML_combine_bits(v3214_value, (uint64 )v3220_value << 2, 4);
                    #line 1451 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 1451 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 1656 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint8 v3228_value UNUSED  = 0;
                    {
                        #line 38 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
                        uint8 v3230_val UNUSED  = 0;
                        #line 38 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
                        {
                            int v3231_r2 UNUSED  = 0;
                            v3230_val = _dev->b.r.f + _dev->b.r6;
                        }
                        #line 38 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
                        v3228_value = v3230_val;
                        #line 1657 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    }
                    #line 1656 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v3214_value = DML_combine_bits(v3214_value, (uint64 )v3228_value << 3, 24);
                    #line 1451 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 1451 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 1656 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint8 v3234_value UNUSED  = 0;
                    {
                        #line 1171 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        uint8 v3236_value UNUSED  = 0;
                        {
                            #line 1625 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                            uint8 v3238_value UNUSED  = 0;
                            #line 1627 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                            v3238_value = _dev->b.r.f2[0];
                            #line 1625 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                            v3236_value = v3238_value;
                            #line 1172 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        }
                        #line 1171 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        v3234_value = v3236_value;
                        #line 1657 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    }
                    #line 1656 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v3214_value = DML_combine_bits(v3214_value, (uint64 )v3234_value << 5, 32);
                    #line 1451 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 1451 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 1656 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint8 v3242_value UNUSED  = 0;
                    {
                        #line 1171 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        uint8 v3244_value UNUSED  = 0;
                        {
                            #line 1625 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                            uint8 v3246_value UNUSED  = 0;
                            #line 1627 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                            v3246_value = _dev->b.r.f2[1];
                            #line 1625 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                            v3244_value = v3246_value;
                            #line 1172 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        }
                        #line 1171 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        v3242_value = v3244_value;
                        #line 1657 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    }
                    #line 1656 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v3214_value = DML_combine_bits(v3214_value, (uint64 )v3242_value << 6, 64);
                    #line 1451 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 1451 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 1656 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint8 v3250_value UNUSED  = 0;
                    {
                        #line 1171 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        uint8 v3252_value UNUSED  = 0;
                        {
                            #line 1625 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                            uint8 v3254_value UNUSED  = 0;
                            #line 1627 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                            v3254_value = _dev->b.r.f2[2];
                            #line 1625 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                            v3252_value = v3254_value;
                            #line 1172 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        }
                        #line 1171 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        v3250_value = v3252_value;
                        #line 1657 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    }
                    #line 1656 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v3214_value = DML_combine_bits(v3214_value, (uint64 )v3250_value << 7, 128);
                    #line 1451 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 1459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                SIM_LOG_INFO(4, _dev->b._obj, Register_Read, "%s from register b.r (addr %#llx) -> 0x%0*llx", SIM_get_mem_op_inquiry(v3214_memop) ? "Inquiry read" : "Read", (uint64 )SIM_get_mem_op_physical_address(v3214_memop), 2, (uint64 )v3214_value);
                #line 1425 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v3206_value = v3214_value;
                #line 1420 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            #line 1422 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 1408 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v3204_value = v3206_value;
        #line 1405 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    *value = v3204_value;
    #line 1406 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1406 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 26181 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b.int_register.write */
static bool _DML_M_b__int_register__write(test_t *_dev, int num, uint64 val)
#line 916 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 26187 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
    return 0;
    #line 924 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 26191 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b.int_register.register_info */
static bool _DML_M_b__int_register__register_info(test_t *_dev, int reg, ireg_info_t reqinfo, int *info)
#line 941 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 941 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    int v3258_info UNUSED  = 0;
    v3258_info = 0;
    *info = v3258_info;
    #line 943 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 943 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 26205 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b.int_register.read */
static bool _DML_M_b__int_register__read(test_t *_dev, int num, uint64 *val)
#line 905 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 26211 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
    *val = 0ULL;
    return 0;
    #line 914 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 26216 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b.int_register.get_number */
static bool _DML_M_b__int_register__get_number(test_t *_dev, char const *name, int *num)
#line 893 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 26222 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
    *num = (int32 )-1LL;
    return 0;
    #line 897 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 26227 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b.int_register.get_name */
static bool _DML_M_b__int_register__get_name(test_t *_dev, int num, char const **name)
#line 899 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 26233 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
    *name = NULL;
    return 0;
    #line 903 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 26238 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b.int_register.all_registers */
static bool _DML_M_b__int_register__all_registers(test_t *_dev, attr_value_t *vals)
#line 926 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 926 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v3260_vals UNUSED ;
    #line 926 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v3260_vals, 0, sizeof(attr_value_t ));
    #line 926 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 929 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        int v3261_count UNUSED  = 0;
        #line 933 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v3260_vals = SIM_alloc_attr_list(v3261_count);
        v3261_count = 0;
        #line 939 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 939 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *vals = v3260_vals;
    #line 939 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 939 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 26263 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b.instrumentation_order.move_before */
static bool _DML_M_b__instrumentation_order__move_before(test_t *_dev, conf_object_t *connection, conf_object_t *before, bool *success)
#line 1018 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1018 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool v3262_success UNUSED  = 0;
    v3262_success = _move_before(connection, before, &_dev->b._connections);
    *success = v3262_success;
    #line 1020 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1020 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 26277 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b.instrumentation_order.get_connections */
static bool _DML_M_b__instrumentation_order__get_connections(test_t *_dev, attr_value_t *connections)
#line 1014 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1014 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v3264_connections UNUSED ;
    #line 1014 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v3264_connections, 0, sizeof(attr_value_t ));
    v3264_connections = _get_connections(&_dev->b._connections);
    *connections = v3264_connections;
    #line 1016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 26293 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b.bank_instrumentation_subscribe.remove_connection_callbacks */
static bool _DML_M_b__bank_instrumentation_subscribe__remove_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 1002 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1004 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _remove_connection_callbacks(_DML_M_b___non_anonymous_bank_obj(_dev), connection, &_dev->b._connections);
    return 0;
    #line 1005 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 26304 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b.bank_instrumentation_subscribe.remove_callback */
static bool _DML_M_b__bank_instrumentation_subscribe__remove_callback(test_t *_dev, bank_callback_handle_t callback)
#line 995 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 999 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _remove_callback(callback, &_dev->b._connections, &_dev->b._before_read_callbacks, &_dev->b._after_read_callbacks, &_dev->b._before_write_callbacks, &_dev->b._after_write_callbacks);
    return 0;
    #line 1000 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 26315 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b.bank_instrumentation_subscribe.register_before_write */
static bool _DML_M_b__bank_instrumentation_subscribe__register_before_write(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data, bank_callback_handle_t *handle)
#line 977 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 977 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bank_callback_handle_t v3270_handle UNUSED  = 0;
    #line 981 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v3270_handle = _register_before_write(_DML_M_b___non_anonymous_bank_obj(_dev), connection, offset, size, before_write, user_data, &_dev->b._connections, &_dev->b._before_write_callbacks);
    *handle = v3270_handle;
    #line 982 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 982 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 26330 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b.bank_instrumentation_subscribe.register_before_read */
static bool _DML_M_b__bank_instrumentation_subscribe__register_before_read(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data, bank_callback_handle_t *handle)
#line 954 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 954 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bank_callback_handle_t v3272_handle UNUSED  = 0;
    #line 958 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v3272_handle = _register_before_read(_DML_M_b___non_anonymous_bank_obj(_dev), connection, offset, size, before_read, user_data, &_dev->b._connections, &_dev->b._before_read_callbacks);
    *handle = v3272_handle;
    #line 959 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 959 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 26345 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b.bank_instrumentation_subscribe.register_after_write */
static bool _DML_M_b__bank_instrumentation_subscribe__register_after_write(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data, bank_callback_handle_t *handle)
#line 988 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 988 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bank_callback_handle_t v3274_handle UNUSED  = 0;
    #line 992 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v3274_handle = _register_after_write(_DML_M_b___non_anonymous_bank_obj(_dev), connection, offset, size, after_write, user_data, &_dev->b._connections, &_dev->b._after_write_callbacks);
    *handle = v3274_handle;
    #line 993 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 993 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 26360 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b.bank_instrumentation_subscribe.register_after_read */
static bool _DML_M_b__bank_instrumentation_subscribe__register_after_read(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data, bank_callback_handle_t *handle)
#line 965 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 965 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bank_callback_handle_t v3276_handle UNUSED  = 0;
    #line 969 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v3276_handle = _register_after_read(_DML_M_b___non_anonymous_bank_obj(_dev), connection, offset, size, after_read, user_data, &_dev->b._connections, &_dev->b._after_read_callbacks);
    *handle = v3276_handle;
    #line 970 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 970 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 26375 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b.bank_instrumentation_subscribe.enable_connection_callbacks */
static bool _DML_M_b__bank_instrumentation_subscribe__enable_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 1006 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    _enable_connection_callbacks(connection, &_dev->b._connections);
    return 0;
    #line 1008 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 26385 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b.bank_instrumentation_subscribe.disable_connection_callbacks */
static bool _DML_M_b__bank_instrumentation_subscribe__disable_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 1009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    _disable_connection_callbacks(connection, &_dev->b._connections);
    return 0;
    #line 1011 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 26395 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* arri[$i].register_view_catalog.register_offsets */
static bool _DML_M_arri__register_view_catalog__register_offsets(test_t *_dev, uint32 _idx0, attr_value_t *ret)
#line 1138 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1138 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v3282_ret UNUSED ;
    #line 1138 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v3282_ret, 0, sizeof(attr_value_t ));
    #line 1138 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        uint64 v3283_table_size UNUSED  = 0;
        {
            #line 1140 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint32 v3284__ret_num UNUSED  = 0;
            #line 1140 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (_DML_M_arri__register_view__number_of_registers(_dev, _idx0, &v3284__ret_num))
            #line 1140 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            return 1;
            #line 1140 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v3283_table_size = v3284__ret_num;
            #line 26417 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
        }
        #line 1141 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v3282_ret = SIM_alloc_attr_list(v3283_table_size);
        int v3283_i UNUSED  = 0;
        for (v3283_i = 0; v3283_i < v3283_table_size; (v3283_i)++)
        #line 1143 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            attr_value_t v3285_full_info UNUSED ;
            #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                attr_value_t v3286__ret_info UNUSED ;
                #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                memset((void *)&v3286__ret_info, 0, sizeof(attr_value_t ));
                #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_arri__register_view__register_info(_dev, _idx0, v3283_i, &v3286__ret_info))
                #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                return 1;
                #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v3285_full_info = v3286__ret_info;
                #line 26438 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
            }
            #line 1148 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            SIM_attr_list_set_item(&v3282_ret, v3283_i, SIM_attr_copy(SIM_attr_list_item(v3285_full_info, 3)));
            SIM_attr_free(&v3285_full_info);
        }
    }
    #line 1151 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *ret = v3282_ret;
    #line 1151 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1151 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 26451 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* arri[$i].register_view_catalog.register_names */
static bool _DML_M_arri__register_view_catalog__register_names(test_t *_dev, uint32 _idx0, attr_value_t *ret)
#line 1124 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1124 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v3287_ret UNUSED ;
    #line 1124 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v3287_ret, 0, sizeof(attr_value_t ));
    #line 1124 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        uint64 v3288_table_size UNUSED  = 0;
        {
            #line 1126 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint32 v3289__ret_num UNUSED  = 0;
            #line 1126 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (_DML_M_arri__register_view__number_of_registers(_dev, _idx0, &v3289__ret_num))
            #line 1126 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            return 1;
            #line 1126 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v3288_table_size = v3289__ret_num;
            #line 26473 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
        }
        #line 1127 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v3287_ret = SIM_alloc_attr_list(v3288_table_size);
        int v3288_i UNUSED  = 0;
        for (v3288_i = 0; v3288_i < v3288_table_size; (v3288_i)++)
        #line 1129 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            attr_value_t v3290_full_info UNUSED ;
            #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                attr_value_t v3291__ret_info UNUSED ;
                #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                memset((void *)&v3291__ret_info, 0, sizeof(attr_value_t ));
                #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_arri__register_view__register_info(_dev, _idx0, v3288_i, &v3291__ret_info))
                #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                return 1;
                #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v3290_full_info = v3291__ret_info;
                #line 26494 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
            }
            #line 1134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            SIM_attr_list_set_item(&v3287_ret, v3288_i, SIM_attr_copy(SIM_attr_list_item(v3290_full_info, 0)));
            SIM_attr_free(&v3290_full_info);
        }
    }
    #line 1137 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *ret = v3287_ret;
    #line 1137 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1137 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 26507 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* arri[$i].register_view.set_register_value */
static bool _DML_M_arri__register_view__set_register_value(test_t *_dev, uint32 _idx0, uint32 reg, uint64 val)
#line 1105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v3293_args UNUSED ;
        #line 1106 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v3293_args, 0, sizeof(attr_value_t ));
        #line 1116 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v3293_args = SIM_make_attr_list(8, SIM_make_attr_string("test"), SIM_make_attr_string("arri"), SIM_make_attr_string(__qname(&_dev->_qname_cache, "arri[%u]", (int)_idx0)), SIM_make_attr_uint64(reg), SIM_make_attr_object(&_dev->obj), SIM_make_attr_uint64(0), SIM_make_attr_boolean(1), SIM_make_attr_uint64(val));
        #line 1118 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        VT_call_python_module_function("register_view", "set_register_value", &v3293_args);
        #line 1120 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        SIM_attr_free(&v3293_args);
    }
    #line 1121 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1121 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 26529 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* arri[$i].register_view.register_info */
static bool _DML_M_arri__register_view__register_info(test_t *_dev, uint32 _idx0, uint32 reg, attr_value_t *info)
#line 1072 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1072 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v3294_info UNUSED ;
    #line 1072 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v3294_info, 0, sizeof(attr_value_t ));
    #line 1072 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v3295_args UNUSED ;
        #line 1073 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v3295_args, 0, sizeof(attr_value_t ));
        #line 1078 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v3295_args = SIM_make_attr_list(3, SIM_make_attr_string("test"), SIM_make_attr_string(__qname(&_dev->_qname_cache, "arri[%u]", (int)_idx0)), SIM_make_attr_uint64(reg));
        #line 1082 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v3294_info = VT_call_python_module_function("register_view", "register_info", &v3295_args);
        SIM_attr_free(&v3295_args);
    }
    #line 1084 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *info = v3294_info;
    #line 1084 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1084 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 26556 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* arri[$i].register_view.number_of_registers */
static bool _DML_M_arri__register_view__number_of_registers(test_t *_dev, uint32 _idx0, uint32 *num)
#line 1056 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1056 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint32 v3296_num UNUSED  = 0;
    #line 1056 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v3297_args UNUSED ;
        #line 1057 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v3297_args, 0, sizeof(attr_value_t ));
        #line 1061 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v3297_args = SIM_make_attr_list(2, SIM_make_attr_string("test"), SIM_make_attr_string(__qname(&_dev->_qname_cache, "arri[%u]", (int)_idx0)));
        #line 1063 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v3297_ret UNUSED ;
        #line 1063 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v3297_ret, 0, sizeof(attr_value_t ));
        #line 1066 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v3297_ret = VT_call_python_module_function("register_view", "number_of_registers", &v3297_args);
        SIM_attr_free(&v3297_args);
        #line 1069 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v3296_num = SIM_attr_integer(v3297_ret);
        SIM_attr_free(&v3297_ret);
    }
    #line 1071 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *num = v3296_num;
    #line 1071 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1071 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 26588 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* arri[$i].register_view.get_register_value */
static bool _DML_M_arri__register_view__get_register_value(test_t *_dev, uint32 _idx0, uint32 reg, uint64 *val)
#line 1085 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1085 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint64 v3298_val UNUSED  = 0;
    #line 1085 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v3299_args UNUSED ;
        #line 1086 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v3299_args, 0, sizeof(attr_value_t ));
        #line 1095 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v3299_args = SIM_make_attr_list(7, SIM_make_attr_string("test"), SIM_make_attr_string("arri"), SIM_make_attr_string(__qname(&_dev->_qname_cache, "arri[%u]", (int)_idx0)), SIM_make_attr_uint64(reg), SIM_make_attr_object(&_dev->obj), SIM_make_attr_uint64(0), SIM_make_attr_boolean(1));
        #line 1097 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v3299_ret UNUSED ;
        #line 1097 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v3299_ret, 0, sizeof(attr_value_t ));
        #line 1099 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v3299_ret = VT_call_python_module_function("register_view", "get_register_value", &v3299_args);
        SIM_attr_free(&v3299_args);
        #line 1102 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v3298_val = SIM_attr_integer(v3299_ret);
        SIM_attr_free(&v3299_ret);
    }
    #line 1104 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *val = v3298_val;
    #line 1104 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1104 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 26620 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* arri[$i].register_view.description */
static bool _DML_M_arri__register_view__description(test_t *_dev, uint32 _idx0, char const **desc)
#line 1026 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1026 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    char const *v3300_desc UNUSED  = NULL;
    #line 1026 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v3301_args UNUSED ;
        #line 1027 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v3301_args, 0, sizeof(attr_value_t ));
        #line 1031 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v3301_args = SIM_make_attr_list(2, SIM_make_attr_string("test"), SIM_make_attr_string(__qname(&_dev->_qname_cache, "arri[%u]", (int)_idx0)));
        #line 1033 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v3301_ret UNUSED ;
        #line 1033 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v3301_ret, 0, sizeof(attr_value_t ));
        #line 1036 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v3301_ret = VT_call_python_module_function("register_view", "description", &v3301_args);
        SIM_attr_free(&v3301_args);
        v3300_desc = SIM_attr_string(v3301_ret);
    }
    #line 1039 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *desc = v3300_desc;
    #line 1039 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1039 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 26650 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* arri[$i].register_view.big_endian_bitorder */
static bool _DML_M_arri__register_view__big_endian_bitorder(test_t *_dev, uint32 _idx0, bool *big_endian)
#line 1040 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1040 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool v3302_big_endian UNUSED  = 0;
    #line 1040 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v3303_args UNUSED ;
        #line 1041 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v3303_args, 0, sizeof(attr_value_t ));
        #line 1045 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v3303_args = SIM_make_attr_list(2, SIM_make_attr_string("test"), SIM_make_attr_string(__qname(&_dev->_qname_cache, "arri[%u]", (int)_idx0)));
        #line 1047 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v3303_ret UNUSED ;
        #line 1047 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v3303_ret, 0, sizeof(attr_value_t ));
        #line 1050 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v3303_ret = VT_call_python_module_function("register_view", "big_endian_bitorder", &v3303_args);
        SIM_attr_free(&v3303_args);
        #line 1053 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v3302_big_endian = SIM_attr_boolean(v3303_ret);
        SIM_attr_free(&v3303_ret);
    }
    #line 1055 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *big_endian = v3302_big_endian;
    #line 1055 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1055 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 26682 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* arri[$i].io_memory.operation */
static bool _DML_M_arri__io_memory__operation(test_t *_dev, uint32 _idx0, generic_transaction_t *mem_op, map_info_t map_info, exception_type_t *ex)
#line 876 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 876 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    exception_type_t v3304_ex UNUSED  = 0;
    v3304_ex = 0x401;
    #line 879 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_arri__access(_dev, _idx0, mem_op, SIM_get_mem_op_physical_address(mem_op) - map_info.base + map_info.start, SIM_get_mem_op_size(mem_op)))
    #line 879 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    goto throw45;
    #line 884 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (false) throw45:
    #line 884 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v3304_ex = 0x407;
    *ex = v3304_ex;
    #line 885 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 885 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 26704 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* arri[$i].access */
static bool _DML_M_arri__access(test_t *_dev, uint32 _idx0, generic_transaction_t *memop, physical_address_t offset, physical_address_t size)
#line 449 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    if (size > 8)
    #line 450 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        SIM_LOG_ERROR(_dev->arri._obj[_idx0], 0, "Oversized access to %s", "arri");
        return 1;
    }
    if (SIM_mem_op_is_read(memop))
    {
        #line 455 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        generic_transaction_t *v3311_memop UNUSED  = memop;
        #line 455 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        physical_address_t v3311_offset UNUSED  = offset;
        #line 455 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        physical_address_t v3311_size UNUSED  = size;
        #line 487 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            bool v3312_success UNUSED  = 0;
            uint64 v3312_val UNUSED  = 0;
            {
                #line 490 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                bool v3313__ret_success UNUSED  = 0;
                #line 490 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint64 v3313__ret_readvalue UNUSED  = 0;
                #line 490 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_arri__read_access(_dev, _idx0, v3311_memop, v3311_offset, v3311_size, &v3313__ret_success, &v3313__ret_readvalue))
                #line 490 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                return 1;
                #line 490 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v3312_success = v3313__ret_success;
                #line 490 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v3312_val = v3313__ret_readvalue;
                #line 26741 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
            }
            #line 491 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (!v3312_success)
            {
                #line 617 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                bool v3315_success UNUSED  = 0;
                #line 617 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint64 v3315_value UNUSED  = 0;
                #line 619 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v3315_success = 0;
                #line 617 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v3312_success = v3315_success;
                #line 617 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v3312_val = v3315_value;
                #line 492 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            #line 494 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (!v3312_success)
            {
                #line 495 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                generic_transaction_t *v3318_memop UNUSED  = v3311_memop;
                #line 495 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                physical_address_t v3318_offset UNUSED  = v3311_offset;
                #line 495 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                physical_address_t v3318_size UNUSED  = v3311_size;
                #line 762 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                SIM_LOG_INFO(4, _dev->arri._obj[_idx0], 0, "Missed in bank %s", "arri");
                #line 768 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                _DML_M_arri__log_miss(_dev, _idx0, v3318_memop, v3318_offset, v3318_size);
                return 1;
                #line 495 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            else
            {
                #line 497 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                generic_transaction_t *v3323_memop UNUSED  = v3311_memop;
                #line 497 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint64 v3323_val UNUSED  = v3312_val;
                #line 502 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 502 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    generic_transaction_t *v3325_memop UNUSED  = v3323_memop;
                    #line 502 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint64 v3325_value UNUSED  = v3323_val;
                    #line 478 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    SIM_set_mem_op_value_le(v3325_memop, v3325_value);
                    #line 502 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 497 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            #line 499 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 455 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    else
    #line 456 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        uint64 v3327_writeval UNUSED  = 0;
        {
            #line 458 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            generic_transaction_t *v3328_memop UNUSED  = memop;
            #line 463 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint64 v3328_writeval UNUSED  = 0;
            #line 467 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v3328_writeval = SIM_get_mem_op_value_le(v3328_memop);
            #line 463 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v3327_writeval = v3328_writeval;
            #line 458 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        {
            #line 459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            generic_transaction_t *v3330_memop UNUSED  = memop;
            #line 459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            physical_address_t v3330_offset UNUSED  = offset;
            #line 459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            physical_address_t v3330_size UNUSED  = size;
            #line 459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint64 v3330_value UNUSED  = v3327_writeval;
            #line 624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                bool v3331_success UNUSED  = 0;
                {
                    #line 626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    bool v3332__ret_success UNUSED  = 0;
                    #line 626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    if (_DML_M_arri__write_access(_dev, _idx0, v3330_memop, v3330_offset, v3330_size, v3330_value, &v3332__ret_success))
                    #line 626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    return 1;
                    #line 626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v3331_success = v3332__ret_success;
                    #line 26832 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
                }
                #line 627 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (!v3331_success)
                {
                    #line 724 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    bool v3334_success UNUSED  = 0;
                    #line 727 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v3334_success = 0;
                    #line 724 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v3331_success = v3334_success;
                    #line 628 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 630 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (!v3331_success)
                {
                    #line 631 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    generic_transaction_t *v3337_memop UNUSED  = v3330_memop;
                    #line 631 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    physical_address_t v3337_offset UNUSED  = v3330_offset;
                    #line 631 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    physical_address_t v3337_size UNUSED  = v3330_size;
                    #line 762 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    SIM_LOG_INFO(4, _dev->arri._obj[_idx0], 0, "Missed in bank %s", "arri");
                    #line 768 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    _DML_M_arri__log_miss(_dev, _idx0, v3337_memop, v3337_offset, v3337_size);
                    return 1;
                    #line 631 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                else
                {
                    #line 633 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 635 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            #line 459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
    }
    return 0;
    #line 461 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 26873 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* arri[$i].write_access */
static bool _DML_M_arri__write_access(test_t *_dev, uint32 _idx0, generic_transaction_t *memop, physical_address_t offset, physical_address_t size, uint64 writevalue, bool *success)
#line 644 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 644 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool v3344_success UNUSED  = 0;
    #line 644 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        conf_object_t *v3345_bank_obj UNUSED  = NULL;
        v3345_bank_obj = _DML_M_arri___non_anonymous_bank_obj(_dev, _idx0);
        #line 648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        bool v3345_suppress UNUSED  = 0;
        conf_object_t *v3345_ini UNUSED  = SIM_get_mem_op_initiator(memop);
        if (!SIM_get_mem_op_inquiry(memop))
        #line 653 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        _callback_before_write(v3345_bank_obj, v3345_ini, &offset, size, &writevalue, &v3345_suppress, &_dev->arri._connections[_idx0], &_dev->arri._before_write_callbacks[_idx0]);
        #line 655 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (v3345_suppress)
        #line 655 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            v3344_success = 1;
            if (!SIM_get_mem_op_inquiry(memop))
            #line 659 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            _callback_after_write(v3345_bank_obj, v3345_ini, &offset, size, &v3344_success, &_dev->arri._connections[_idx0], &_dev->arri._after_write_callbacks[_idx0]);
            #line 661 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            goto exit647;
        }
        #line 664 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            uint8 v3350_accessed_size UNUSED  = 0;
            {
                #line 666 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint8 v3351__ret_access_size UNUSED  = 0;
                #line 666 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_arri___write_one_reg(_dev, _idx0, memop, offset, size, writevalue, &v3351__ret_access_size))
                #line 666 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                return 1;
                #line 666 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v3350_accessed_size = v3351__ret_access_size;
                #line 26914 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
            }
            #line 668 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v3344_success = v3350_accessed_size == size;
            if (!SIM_get_mem_op_inquiry(memop))
            #line 671 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            _callback_after_write(v3345_bank_obj, v3345_ini, &offset, size, &v3344_success, &_dev->arri._connections[_idx0], &_dev->arri._after_write_callbacks[_idx0]);
            #line 673 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 708 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 708 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
exit647: ;
    #line 708 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *success = v3344_success;
    #line 708 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 708 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 26933 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* arri[$i]._write_one_reg */
static bool _DML_M_arri___write_one_reg(test_t *_dev, uint32 _idx0, generic_transaction_t *memop, uint64 offset, int64 size, uint64 write_value, uint8 *access_size)
#line 712 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 26939 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
    bool v3354_success UNUSED  = 0;
    v3354_success = _DML_M_arri___unmapped_write_access(_dev, (uint32 )(_idx0), memop, (uint64 )(offset), (uint64 )(size), (uint64 )(write_value));
    *access_size = (uint8 )(v3354_success ? (size) : 0LL);
    return 0;
    #line 716 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 26946 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* arri[$i]._unmapped_write_access */
static bool _DML_M_arri___unmapped_write_access(test_t *_dev, uint32 _idx0, generic_transaction_t *memop, physical_address_t offset, physical_address_t size, uint64 writevalue)
#line 755 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 751 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool success UNUSED  = 0;
    #line 756 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    success = 0;
    return success;
    #line 757 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 26959 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* arri[$i]._non_anonymous_bank_obj */
static conf_object_t *_DML_M_arri___non_anonymous_bank_obj(test_t *_dev, uint32 _idx0)
#line 506 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 506 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    conf_object_t *bank_obj UNUSED  = NULL;
    #line 508 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_dev->arri._cached_bank_obj[_idx0] == (NULL))
    #line 508 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        char v3361_name[(uint64 )_dml_strlen(__qname(&_dev->_qname_cache, "arri[%u]", (int)_idx0)) + 6] UNUSED ;
        #line 509 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v3361_name, 0, sizeof(char [(uint64 )_dml_strlen(__qname(&_dev->_qname_cache, "arri[%u]", (int)_idx0)) + 6]));
        _dml_strcpy(v3361_name, "bank.");
        _dml_strcpy(v3361_name + 5, __qname(&_dev->_qname_cache, "arri[%u]", (int)_idx0));
        _dev->arri._cached_bank_obj[_idx0] = SIM_object_descendant(&_dev->obj, v3361_name);
    }
    bank_obj = _dev->arri._cached_bank_obj[_idx0];
    #line 518 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return bank_obj;
    #line 518 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 26983 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* arri[$i].log_miss */
static void  _DML_M_arri__log_miss(test_t *_dev, uint32 _idx0, generic_transaction_t *memop, physical_address_t offset, physical_address_t size)
#line 774 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    if (SIM_get_mem_op_inquiry(memop))
    goto exit650;
    if (SIM_mem_op_is_read(memop))
    SIM_LOG_SPEC_VIOLATION(1, _dev->arri._obj[_idx0], Register_Read, "%lld byte read access at offset %#llx%s (addr %#llx) outside registers or misaligned access", (uint64 )size, (uint64 )offset, " in arri", (uint64 )SIM_get_mem_op_physical_address(memop));
    #line 783 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    else
    SIM_LOG_SPEC_VIOLATION(1, _dev->arri._obj[_idx0], Register_Write, "%lld byte write access at offset %#llx%s (addr %#llx) outside registers or misaligned access", (uint64 )size, (uint64 )offset, " in arri", (uint64 )SIM_get_mem_op_physical_address(memop));
    #line 789 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
exit650: ;
    #line 789 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return;
    #line 789 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 27002 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* arri[$i].read_access */
static bool _DML_M_arri__read_access(test_t *_dev, uint32 _idx0, generic_transaction_t *memop, physical_address_t offset, physical_address_t size, bool *success, uint64 *readvalue)
#line 522 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 522 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool v3364_success UNUSED  = 0;
    #line 522 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint64 v3364_readvalue UNUSED  = 0;
    #line 522 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        conf_object_t *v3365_bank_obj UNUSED  = NULL;
        v3365_bank_obj = _DML_M_arri___non_anonymous_bank_obj(_dev, _idx0);
        #line 526 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        bool v3365_inquiry UNUSED  = SIM_get_mem_op_inquiry(memop);
        bool v3365_inquiry_override UNUSED  = 0;
        conf_object_t *v3365_ini UNUSED  = SIM_get_mem_op_initiator(memop);
        if (!v3365_inquiry)
        #line 529 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            #line 532 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            _callback_before_read(v3365_bank_obj, v3365_ini, &v3365_inquiry_override, &offset, size, &_dev->arri._connections[_idx0], &_dev->arri._before_read_callbacks[_idx0]);
            if (v3365_inquiry_override)
            #line 533 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 535 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                SIM_set_mem_op_inquiry(memop, 1);
                v3365_inquiry = 1;
            }
        }
        {
            uint8 v3369_accessed_size UNUSED  = 0;
            {
                #line 541 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint8 v3370__ret_consumed_size UNUSED  = 0;
                #line 541 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint64 v3370__ret_readvalue UNUSED  = 0;
                #line 541 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_arri___read_one_reg(_dev, _idx0, memop, offset, size, &v3370__ret_consumed_size, &v3370__ret_readvalue))
                #line 541 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                return 1;
                #line 541 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v3369_accessed_size = v3370__ret_consumed_size;
                #line 541 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v3364_readvalue = v3370__ret_readvalue;
                #line 27048 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
            }
            #line 543 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v3364_success = v3369_accessed_size == size;
            if (!v3365_inquiry || v3365_inquiry_override)
            #line 547 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            _callback_after_read(v3365_bank_obj, v3365_ini, &offset, size, &v3364_readvalue, &v3364_success, &_dev->arri._connections[_idx0], &_dev->arri._after_read_callbacks[_idx0]);
            #line 549 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (v3365_inquiry_override)
            SIM_set_mem_op_inquiry(memop, 0);
            #line 552 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            goto exit651;
        }
        #line 601 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 601 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
exit651: ;
    #line 601 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *success = v3364_success;
    #line 601 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *readvalue = v3364_readvalue;
    #line 601 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 601 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 27073 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* arri[$i]._read_one_reg */
static bool _DML_M_arri___read_one_reg(test_t *_dev, uint32 _idx0, generic_transaction_t *memop, uint64 offset, int64 access_size, uint8 *consumed_size, uint64 *readvalue)
#line 605 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 27079 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
    bool v3374_success UNUSED  = 0;
    {
        uint64 v3375__ret_readvalue UNUSED  = 0LL;
        v3374_success = _DML_M_arri___unmapped_read_access(_dev, (uint32 )(_idx0), memop, (uint64 )(offset), (uint64 )(access_size), &v3375__ret_readvalue);
        *readvalue = v3375__ret_readvalue;
    }
    *consumed_size = (uint8 )(v3374_success ? (access_size) : 0LL);
    return 0;
    #line 609 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 27090 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* arri[$i]._unmapped_read_access */
static bool _DML_M_arri___unmapped_read_access(test_t *_dev, uint32 _idx0, generic_transaction_t *memop, physical_address_t offset, physical_address_t size, uint64 *readvalue)
#line 734 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 731 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool success UNUSED  = 0;
    #line 731 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 731 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        *(readvalue) = 0;
        #line 731 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 746 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    success = 0;
    #line 748 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return success;
    #line 748 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 27110 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* arri[$i].int_register.write */
static bool _DML_M_arri__int_register__write(test_t *_dev, uint32 _idx0, int num, uint64 val)
#line 916 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 27116 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
    return 0;
    #line 924 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 27120 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* arri[$i].int_register.register_info */
static bool _DML_M_arri__int_register__register_info(test_t *_dev, uint32 _idx0, int reg, ireg_info_t reqinfo, int *info)
#line 941 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 941 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    int v3379_info UNUSED  = 0;
    v3379_info = 0;
    *info = v3379_info;
    #line 943 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 943 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 27134 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* arri[$i].int_register.read */
static bool _DML_M_arri__int_register__read(test_t *_dev, uint32 _idx0, int num, uint64 *val)
#line 905 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 27140 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
    *val = 0ULL;
    return 0;
    #line 914 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 27145 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* arri[$i].int_register.get_number */
static bool _DML_M_arri__int_register__get_number(test_t *_dev, uint32 _idx0, char const *name, int *num)
#line 893 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 27151 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
    *num = (int32 )-1LL;
    return 0;
    #line 897 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 27156 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* arri[$i].int_register.get_name */
static bool _DML_M_arri__int_register__get_name(test_t *_dev, uint32 _idx0, int num, char const **name)
#line 899 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 27162 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
    *name = NULL;
    return 0;
    #line 903 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 27167 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* arri[$i].int_register.all_registers */
static bool _DML_M_arri__int_register__all_registers(test_t *_dev, uint32 _idx0, attr_value_t *vals)
#line 926 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 926 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v3381_vals UNUSED ;
    #line 926 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v3381_vals, 0, sizeof(attr_value_t ));
    #line 926 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 929 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        int v3382_count UNUSED  = 0;
        #line 933 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v3381_vals = SIM_alloc_attr_list(v3382_count);
        v3382_count = 0;
        #line 939 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 939 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *vals = v3381_vals;
    #line 939 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 939 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 27192 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* arri[$i].instrumentation_order.move_before */
static bool _DML_M_arri__instrumentation_order__move_before(test_t *_dev, uint32 _idx0, conf_object_t *connection, conf_object_t *before, bool *success)
#line 1018 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1018 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool v3383_success UNUSED  = 0;
    v3383_success = _move_before(connection, before, &_dev->arri._connections[_idx0]);
    *success = v3383_success;
    #line 1020 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1020 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 27206 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* arri[$i].instrumentation_order.get_connections */
static bool _DML_M_arri__instrumentation_order__get_connections(test_t *_dev, uint32 _idx0, attr_value_t *connections)
#line 1014 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1014 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v3385_connections UNUSED ;
    #line 1014 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v3385_connections, 0, sizeof(attr_value_t ));
    v3385_connections = _get_connections(&_dev->arri._connections[_idx0]);
    *connections = v3385_connections;
    #line 1016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 27222 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* arri[$i].bank_instrumentation_subscribe.remove_connection_callbacks */
static bool _DML_M_arri__bank_instrumentation_subscribe__remove_connection_callbacks(test_t *_dev, uint32 _idx0, conf_object_t *connection)
#line 1002 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1004 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _remove_connection_callbacks(_DML_M_arri___non_anonymous_bank_obj(_dev, _idx0), connection, &_dev->arri._connections[_idx0]);
    return 0;
    #line 1005 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 27233 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* arri[$i].bank_instrumentation_subscribe.remove_callback */
static bool _DML_M_arri__bank_instrumentation_subscribe__remove_callback(test_t *_dev, uint32 _idx0, bank_callback_handle_t callback)
#line 995 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 999 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _remove_callback(callback, &_dev->arri._connections[_idx0], &_dev->arri._before_read_callbacks[_idx0], &_dev->arri._after_read_callbacks[_idx0], &_dev->arri._before_write_callbacks[_idx0], &_dev->arri._after_write_callbacks[_idx0]);
    return 0;
    #line 1000 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 27244 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* arri[$i].bank_instrumentation_subscribe.register_before_write */
static bool _DML_M_arri__bank_instrumentation_subscribe__register_before_write(test_t *_dev, uint32 _idx0, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data, bank_callback_handle_t *handle)
#line 977 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 977 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bank_callback_handle_t v3391_handle UNUSED  = 0;
    #line 981 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v3391_handle = _register_before_write(_DML_M_arri___non_anonymous_bank_obj(_dev, _idx0), connection, offset, size, before_write, user_data, &_dev->arri._connections[_idx0], &_dev->arri._before_write_callbacks[_idx0]);
    *handle = v3391_handle;
    #line 982 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 982 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 27259 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* arri[$i].bank_instrumentation_subscribe.register_before_read */
static bool _DML_M_arri__bank_instrumentation_subscribe__register_before_read(test_t *_dev, uint32 _idx0, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data, bank_callback_handle_t *handle)
#line 954 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 954 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bank_callback_handle_t v3393_handle UNUSED  = 0;
    #line 958 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v3393_handle = _register_before_read(_DML_M_arri___non_anonymous_bank_obj(_dev, _idx0), connection, offset, size, before_read, user_data, &_dev->arri._connections[_idx0], &_dev->arri._before_read_callbacks[_idx0]);
    *handle = v3393_handle;
    #line 959 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 959 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 27274 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* arri[$i].bank_instrumentation_subscribe.register_after_write */
static bool _DML_M_arri__bank_instrumentation_subscribe__register_after_write(test_t *_dev, uint32 _idx0, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data, bank_callback_handle_t *handle)
#line 988 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 988 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bank_callback_handle_t v3395_handle UNUSED  = 0;
    #line 992 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v3395_handle = _register_after_write(_DML_M_arri___non_anonymous_bank_obj(_dev, _idx0), connection, offset, size, after_write, user_data, &_dev->arri._connections[_idx0], &_dev->arri._after_write_callbacks[_idx0]);
    *handle = v3395_handle;
    #line 993 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 993 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 27289 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* arri[$i].bank_instrumentation_subscribe.register_after_read */
static bool _DML_M_arri__bank_instrumentation_subscribe__register_after_read(test_t *_dev, uint32 _idx0, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data, bank_callback_handle_t *handle)
#line 965 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 965 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bank_callback_handle_t v3397_handle UNUSED  = 0;
    #line 969 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v3397_handle = _register_after_read(_DML_M_arri___non_anonymous_bank_obj(_dev, _idx0), connection, offset, size, after_read, user_data, &_dev->arri._connections[_idx0], &_dev->arri._after_read_callbacks[_idx0]);
    *handle = v3397_handle;
    #line 970 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 970 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 27304 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* arri[$i].bank_instrumentation_subscribe.enable_connection_callbacks */
static bool _DML_M_arri__bank_instrumentation_subscribe__enable_connection_callbacks(test_t *_dev, uint32 _idx0, conf_object_t *connection)
#line 1006 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    _enable_connection_callbacks(connection, &_dev->arri._connections[_idx0]);
    return 0;
    #line 1008 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 27314 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* arri[$i].bank_instrumentation_subscribe.disable_connection_callbacks */
static bool _DML_M_arri__bank_instrumentation_subscribe__disable_connection_callbacks(test_t *_dev, uint32 _idx0, conf_object_t *connection)
#line 1009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    _disable_connection_callbacks(connection, &_dev->arri._connections[_idx0]);
    return 0;
    #line 1011 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 27324 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* arr[$j].register_view_catalog.register_offsets */
static bool _DML_M_arr__register_view_catalog__register_offsets(test_t *_dev, uint32 _idx0, attr_value_t *ret)
#line 1138 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1138 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v3403_ret UNUSED ;
    #line 1138 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v3403_ret, 0, sizeof(attr_value_t ));
    #line 1138 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        uint64 v3404_table_size UNUSED  = 0;
        {
            #line 1140 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint32 v3405__ret_num UNUSED  = 0;
            #line 1140 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (_DML_M_arr__register_view__number_of_registers(_dev, _idx0, &v3405__ret_num))
            #line 1140 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            return 1;
            #line 1140 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v3404_table_size = v3405__ret_num;
            #line 27346 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
        }
        #line 1141 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v3403_ret = SIM_alloc_attr_list(v3404_table_size);
        int v3404_i UNUSED  = 0;
        for (v3404_i = 0; v3404_i < v3404_table_size; (v3404_i)++)
        #line 1143 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            attr_value_t v3406_full_info UNUSED ;
            #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                attr_value_t v3407__ret_info UNUSED ;
                #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                memset((void *)&v3407__ret_info, 0, sizeof(attr_value_t ));
                #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_arr__register_view__register_info(_dev, _idx0, v3404_i, &v3407__ret_info))
                #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                return 1;
                #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v3406_full_info = v3407__ret_info;
                #line 27367 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
            }
            #line 1148 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            SIM_attr_list_set_item(&v3403_ret, v3404_i, SIM_attr_copy(SIM_attr_list_item(v3406_full_info, 3)));
            SIM_attr_free(&v3406_full_info);
        }
    }
    #line 1151 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *ret = v3403_ret;
    #line 1151 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1151 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 27380 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* arr[$j].register_view_catalog.register_names */
static bool _DML_M_arr__register_view_catalog__register_names(test_t *_dev, uint32 _idx0, attr_value_t *ret)
#line 1124 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1124 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v3408_ret UNUSED ;
    #line 1124 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v3408_ret, 0, sizeof(attr_value_t ));
    #line 1124 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        uint64 v3409_table_size UNUSED  = 0;
        {
            #line 1126 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint32 v3410__ret_num UNUSED  = 0;
            #line 1126 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (_DML_M_arr__register_view__number_of_registers(_dev, _idx0, &v3410__ret_num))
            #line 1126 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            return 1;
            #line 1126 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v3409_table_size = v3410__ret_num;
            #line 27402 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
        }
        #line 1127 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v3408_ret = SIM_alloc_attr_list(v3409_table_size);
        int v3409_i UNUSED  = 0;
        for (v3409_i = 0; v3409_i < v3409_table_size; (v3409_i)++)
        #line 1129 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            attr_value_t v3411_full_info UNUSED ;
            #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                attr_value_t v3412__ret_info UNUSED ;
                #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                memset((void *)&v3412__ret_info, 0, sizeof(attr_value_t ));
                #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_arr__register_view__register_info(_dev, _idx0, v3409_i, &v3412__ret_info))
                #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                return 1;
                #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v3411_full_info = v3412__ret_info;
                #line 27423 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
            }
            #line 1134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            SIM_attr_list_set_item(&v3408_ret, v3409_i, SIM_attr_copy(SIM_attr_list_item(v3411_full_info, 0)));
            SIM_attr_free(&v3411_full_info);
        }
    }
    #line 1137 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *ret = v3408_ret;
    #line 1137 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1137 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 27436 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* arr[$j].register_view.set_register_value */
static bool _DML_M_arr__register_view__set_register_value(test_t *_dev, uint32 _idx0, uint32 reg, uint64 val)
#line 1105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v3414_args UNUSED ;
        #line 1106 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v3414_args, 0, sizeof(attr_value_t ));
        #line 1116 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v3414_args = SIM_make_attr_list(8, SIM_make_attr_string("test"), SIM_make_attr_string("arr"), SIM_make_attr_string(__qname(&_dev->_qname_cache, "arr[%u]", (int)_idx0)), SIM_make_attr_uint64(reg), SIM_make_attr_object(&_dev->obj), SIM_make_attr_uint64(0), SIM_make_attr_boolean(1), SIM_make_attr_uint64(val));
        #line 1118 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        VT_call_python_module_function("register_view", "set_register_value", &v3414_args);
        #line 1120 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        SIM_attr_free(&v3414_args);
    }
    #line 1121 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1121 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 27458 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* arr[$j].register_view.register_info */
static bool _DML_M_arr__register_view__register_info(test_t *_dev, uint32 _idx0, uint32 reg, attr_value_t *info)
#line 1072 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1072 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v3415_info UNUSED ;
    #line 1072 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v3415_info, 0, sizeof(attr_value_t ));
    #line 1072 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v3416_args UNUSED ;
        #line 1073 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v3416_args, 0, sizeof(attr_value_t ));
        #line 1078 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v3416_args = SIM_make_attr_list(3, SIM_make_attr_string("test"), SIM_make_attr_string(__qname(&_dev->_qname_cache, "arr[%u]", (int)_idx0)), SIM_make_attr_uint64(reg));
        #line 1082 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v3415_info = VT_call_python_module_function("register_view", "register_info", &v3416_args);
        SIM_attr_free(&v3416_args);
    }
    #line 1084 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *info = v3415_info;
    #line 1084 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1084 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 27485 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* arr[$j].register_view.number_of_registers */
static bool _DML_M_arr__register_view__number_of_registers(test_t *_dev, uint32 _idx0, uint32 *num)
#line 1056 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1056 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint32 v3417_num UNUSED  = 0;
    #line 1056 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v3418_args UNUSED ;
        #line 1057 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v3418_args, 0, sizeof(attr_value_t ));
        #line 1061 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v3418_args = SIM_make_attr_list(2, SIM_make_attr_string("test"), SIM_make_attr_string(__qname(&_dev->_qname_cache, "arr[%u]", (int)_idx0)));
        #line 1063 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v3418_ret UNUSED ;
        #line 1063 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v3418_ret, 0, sizeof(attr_value_t ));
        #line 1066 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v3418_ret = VT_call_python_module_function("register_view", "number_of_registers", &v3418_args);
        SIM_attr_free(&v3418_args);
        #line 1069 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v3417_num = SIM_attr_integer(v3418_ret);
        SIM_attr_free(&v3418_ret);
    }
    #line 1071 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *num = v3417_num;
    #line 1071 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1071 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 27517 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* arr[$j].register_view.get_register_value */
static bool _DML_M_arr__register_view__get_register_value(test_t *_dev, uint32 _idx0, uint32 reg, uint64 *val)
#line 1085 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1085 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint64 v3419_val UNUSED  = 0;
    #line 1085 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v3420_args UNUSED ;
        #line 1086 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v3420_args, 0, sizeof(attr_value_t ));
        #line 1095 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v3420_args = SIM_make_attr_list(7, SIM_make_attr_string("test"), SIM_make_attr_string("arr"), SIM_make_attr_string(__qname(&_dev->_qname_cache, "arr[%u]", (int)_idx0)), SIM_make_attr_uint64(reg), SIM_make_attr_object(&_dev->obj), SIM_make_attr_uint64(0), SIM_make_attr_boolean(1));
        #line 1097 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v3420_ret UNUSED ;
        #line 1097 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v3420_ret, 0, sizeof(attr_value_t ));
        #line 1099 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v3420_ret = VT_call_python_module_function("register_view", "get_register_value", &v3420_args);
        SIM_attr_free(&v3420_args);
        #line 1102 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v3419_val = SIM_attr_integer(v3420_ret);
        SIM_attr_free(&v3420_ret);
    }
    #line 1104 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *val = v3419_val;
    #line 1104 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1104 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 27549 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* arr[$j].register_view.description */
static bool _DML_M_arr__register_view__description(test_t *_dev, uint32 _idx0, char const **desc)
#line 1026 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1026 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    char const *v3421_desc UNUSED  = NULL;
    #line 1026 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v3422_args UNUSED ;
        #line 1027 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v3422_args, 0, sizeof(attr_value_t ));
        #line 1031 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v3422_args = SIM_make_attr_list(2, SIM_make_attr_string("test"), SIM_make_attr_string(__qname(&_dev->_qname_cache, "arr[%u]", (int)_idx0)));
        #line 1033 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v3422_ret UNUSED ;
        #line 1033 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v3422_ret, 0, sizeof(attr_value_t ));
        #line 1036 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v3422_ret = VT_call_python_module_function("register_view", "description", &v3422_args);
        SIM_attr_free(&v3422_args);
        v3421_desc = SIM_attr_string(v3422_ret);
    }
    #line 1039 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *desc = v3421_desc;
    #line 1039 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1039 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 27579 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* arr[$j].register_view.big_endian_bitorder */
static bool _DML_M_arr__register_view__big_endian_bitorder(test_t *_dev, uint32 _idx0, bool *big_endian)
#line 1040 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1040 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool v3423_big_endian UNUSED  = 0;
    #line 1040 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v3424_args UNUSED ;
        #line 1041 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v3424_args, 0, sizeof(attr_value_t ));
        #line 1045 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v3424_args = SIM_make_attr_list(2, SIM_make_attr_string("test"), SIM_make_attr_string(__qname(&_dev->_qname_cache, "arr[%u]", (int)_idx0)));
        #line 1047 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v3424_ret UNUSED ;
        #line 1047 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v3424_ret, 0, sizeof(attr_value_t ));
        #line 1050 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v3424_ret = VT_call_python_module_function("register_view", "big_endian_bitorder", &v3424_args);
        SIM_attr_free(&v3424_args);
        #line 1053 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v3423_big_endian = SIM_attr_boolean(v3424_ret);
        SIM_attr_free(&v3424_ret);
    }
    #line 1055 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *big_endian = v3423_big_endian;
    #line 1055 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1055 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 27611 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* arr[$j].io_memory.operation */
static bool _DML_M_arr__io_memory__operation(test_t *_dev, uint32 _idx0, generic_transaction_t *mem_op, map_info_t map_info, exception_type_t *ex)
#line 876 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 876 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    exception_type_t v3425_ex UNUSED  = 0;
    v3425_ex = 0x401;
    #line 879 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_arr__access(_dev, _idx0, mem_op, SIM_get_mem_op_physical_address(mem_op) - map_info.base + map_info.start, SIM_get_mem_op_size(mem_op)))
    #line 879 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    goto throw46;
    #line 884 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (false) throw46:
    #line 884 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v3425_ex = 0x407;
    *ex = v3425_ex;
    #line 885 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 885 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 27633 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* arr[$j].access */
static bool _DML_M_arr__access(test_t *_dev, uint32 _idx0, generic_transaction_t *memop, physical_address_t offset, physical_address_t size)
#line 449 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    if (size > 8)
    #line 450 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        SIM_LOG_ERROR(_dev->arr._obj[_idx0], 0, "Oversized access to %s", "arr");
        return 1;
    }
    if (SIM_mem_op_is_read(memop))
    {
        #line 455 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        generic_transaction_t *v3432_memop UNUSED  = memop;
        #line 455 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        physical_address_t v3432_offset UNUSED  = offset;
        #line 455 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        physical_address_t v3432_size UNUSED  = size;
        #line 487 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            bool v3433_success UNUSED  = 0;
            uint64 v3433_val UNUSED  = 0;
            {
                #line 490 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                bool v3434__ret_success UNUSED  = 0;
                #line 490 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint64 v3434__ret_readvalue UNUSED  = 0;
                #line 490 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_arr__read_access(_dev, _idx0, v3432_memop, v3432_offset, v3432_size, &v3434__ret_success, &v3434__ret_readvalue))
                #line 490 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                return 1;
                #line 490 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v3433_success = v3434__ret_success;
                #line 490 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v3433_val = v3434__ret_readvalue;
                #line 27670 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
            }
            #line 491 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (!v3433_success)
            {
                #line 617 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                bool v3436_success UNUSED  = 0;
                #line 617 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint64 v3436_value UNUSED  = 0;
                #line 619 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v3436_success = 0;
                #line 617 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v3433_success = v3436_success;
                #line 617 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v3433_val = v3436_value;
                #line 492 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            #line 494 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (!v3433_success)
            {
                #line 495 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                generic_transaction_t *v3439_memop UNUSED  = v3432_memop;
                #line 495 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                physical_address_t v3439_offset UNUSED  = v3432_offset;
                #line 495 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                physical_address_t v3439_size UNUSED  = v3432_size;
                #line 762 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                SIM_LOG_INFO(4, _dev->arr._obj[_idx0], 0, "Missed in bank %s", "arr");
                #line 768 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                _DML_M_arr__log_miss(_dev, _idx0, v3439_memop, v3439_offset, v3439_size);
                return 1;
                #line 495 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            else
            {
                #line 497 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                generic_transaction_t *v3444_memop UNUSED  = v3432_memop;
                #line 497 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint64 v3444_val UNUSED  = v3433_val;
                #line 502 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 502 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    generic_transaction_t *v3446_memop UNUSED  = v3444_memop;
                    #line 502 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint64 v3446_value UNUSED  = v3444_val;
                    #line 478 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    SIM_set_mem_op_value_le(v3446_memop, v3446_value);
                    #line 502 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 497 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            #line 499 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 455 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    else
    #line 456 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        uint64 v3448_writeval UNUSED  = 0;
        {
            #line 458 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            generic_transaction_t *v3449_memop UNUSED  = memop;
            #line 463 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint64 v3449_writeval UNUSED  = 0;
            #line 467 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v3449_writeval = SIM_get_mem_op_value_le(v3449_memop);
            #line 463 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v3448_writeval = v3449_writeval;
            #line 458 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        {
            #line 459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            generic_transaction_t *v3451_memop UNUSED  = memop;
            #line 459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            physical_address_t v3451_offset UNUSED  = offset;
            #line 459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            physical_address_t v3451_size UNUSED  = size;
            #line 459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint64 v3451_value UNUSED  = v3448_writeval;
            #line 624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                bool v3452_success UNUSED  = 0;
                {
                    #line 626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    bool v3453__ret_success UNUSED  = 0;
                    #line 626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    if (_DML_M_arr__write_access(_dev, _idx0, v3451_memop, v3451_offset, v3451_size, v3451_value, &v3453__ret_success))
                    #line 626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    return 1;
                    #line 626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v3452_success = v3453__ret_success;
                    #line 27761 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
                }
                #line 627 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (!v3452_success)
                {
                    #line 724 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    bool v3455_success UNUSED  = 0;
                    #line 727 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v3455_success = 0;
                    #line 724 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v3452_success = v3455_success;
                    #line 628 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 630 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (!v3452_success)
                {
                    #line 631 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    generic_transaction_t *v3458_memop UNUSED  = v3451_memop;
                    #line 631 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    physical_address_t v3458_offset UNUSED  = v3451_offset;
                    #line 631 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    physical_address_t v3458_size UNUSED  = v3451_size;
                    #line 762 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    SIM_LOG_INFO(4, _dev->arr._obj[_idx0], 0, "Missed in bank %s", "arr");
                    #line 768 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    _DML_M_arr__log_miss(_dev, _idx0, v3458_memop, v3458_offset, v3458_size);
                    return 1;
                    #line 631 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                else
                {
                    #line 633 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 635 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            #line 459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
    }
    return 0;
    #line 461 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 27802 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* arr[$j].write_access */
static bool _DML_M_arr__write_access(test_t *_dev, uint32 _idx0, generic_transaction_t *memop, physical_address_t offset, physical_address_t size, uint64 writevalue, bool *success)
#line 644 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 644 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool v3465_success UNUSED  = 0;
    #line 644 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        conf_object_t *v3466_bank_obj UNUSED  = NULL;
        v3466_bank_obj = _DML_M_arr___non_anonymous_bank_obj(_dev, _idx0);
        #line 648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        bool v3466_suppress UNUSED  = 0;
        conf_object_t *v3466_ini UNUSED  = SIM_get_mem_op_initiator(memop);
        if (!SIM_get_mem_op_inquiry(memop))
        #line 653 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        _callback_before_write(v3466_bank_obj, v3466_ini, &offset, size, &writevalue, &v3466_suppress, &_dev->arr._connections[_idx0], &_dev->arr._before_write_callbacks[_idx0]);
        #line 655 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (v3466_suppress)
        #line 655 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            v3465_success = 1;
            if (!SIM_get_mem_op_inquiry(memop))
            #line 659 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            _callback_after_write(v3466_bank_obj, v3466_ini, &offset, size, &v3465_success, &_dev->arr._connections[_idx0], &_dev->arr._after_write_callbacks[_idx0]);
            #line 661 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            goto exit685;
        }
        #line 664 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            uint8 v3471_accessed_size UNUSED  = 0;
            {
                #line 666 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint8 v3472__ret_access_size UNUSED  = 0;
                #line 666 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_arr___write_one_reg(_dev, _idx0, memop, offset, size, writevalue, &v3472__ret_access_size))
                #line 666 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                return 1;
                #line 666 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v3471_accessed_size = v3472__ret_access_size;
                #line 27843 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
            }
            #line 668 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v3465_success = v3471_accessed_size == size;
            if (!SIM_get_mem_op_inquiry(memop))
            #line 671 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            _callback_after_write(v3466_bank_obj, v3466_ini, &offset, size, &v3465_success, &_dev->arr._connections[_idx0], &_dev->arr._after_write_callbacks[_idx0]);
            #line 673 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 708 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 708 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
exit685: ;
    #line 708 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *success = v3465_success;
    #line 708 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 708 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 27862 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* arr[$j]._write_one_reg */
static bool _DML_M_arr___write_one_reg(test_t *_dev, uint32 _idx0, generic_transaction_t *memop, uint64 offset, int64 size, uint64 write_value, uint8 *access_size)
#line 712 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 27868 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
    bool v3475_success UNUSED  = 0;
    v3475_success = _DML_M_arr___unmapped_write_access(_dev, (uint32 )(_idx0), memop, (uint64 )(offset), (uint64 )(size), (uint64 )(write_value));
    *access_size = (uint8 )(v3475_success ? (size) : 0LL);
    return 0;
    #line 716 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 27875 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* arr[$j]._unmapped_write_access */
static bool _DML_M_arr___unmapped_write_access(test_t *_dev, uint32 _idx0, generic_transaction_t *memop, physical_address_t offset, physical_address_t size, uint64 writevalue)
#line 755 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 751 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool success UNUSED  = 0;
    #line 756 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    success = 0;
    return success;
    #line 757 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 27888 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* arr[$j]._non_anonymous_bank_obj */
static conf_object_t *_DML_M_arr___non_anonymous_bank_obj(test_t *_dev, uint32 _idx0)
#line 506 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 506 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    conf_object_t *bank_obj UNUSED  = NULL;
    #line 508 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_dev->arr._cached_bank_obj[_idx0] == (NULL))
    #line 508 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        char v3482_name[(uint64 )_dml_strlen(__qname(&_dev->_qname_cache, "arr[%u]", (int)_idx0)) + 6] UNUSED ;
        #line 509 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v3482_name, 0, sizeof(char [(uint64 )_dml_strlen(__qname(&_dev->_qname_cache, "arr[%u]", (int)_idx0)) + 6]));
        _dml_strcpy(v3482_name, "bank.");
        _dml_strcpy(v3482_name + 5, __qname(&_dev->_qname_cache, "arr[%u]", (int)_idx0));
        _dev->arr._cached_bank_obj[_idx0] = SIM_object_descendant(&_dev->obj, v3482_name);
    }
    bank_obj = _dev->arr._cached_bank_obj[_idx0];
    #line 518 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return bank_obj;
    #line 518 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 27912 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* arr[$j].log_miss */
static void  _DML_M_arr__log_miss(test_t *_dev, uint32 _idx0, generic_transaction_t *memop, physical_address_t offset, physical_address_t size)
#line 774 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    if (SIM_get_mem_op_inquiry(memop))
    goto exit688;
    if (SIM_mem_op_is_read(memop))
    SIM_LOG_SPEC_VIOLATION(1, _dev->arr._obj[_idx0], Register_Read, "%lld byte read access at offset %#llx%s (addr %#llx) outside registers or misaligned access", (uint64 )size, (uint64 )offset, " in arr", (uint64 )SIM_get_mem_op_physical_address(memop));
    #line 783 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    else
    SIM_LOG_SPEC_VIOLATION(1, _dev->arr._obj[_idx0], Register_Write, "%lld byte write access at offset %#llx%s (addr %#llx) outside registers or misaligned access", (uint64 )size, (uint64 )offset, " in arr", (uint64 )SIM_get_mem_op_physical_address(memop));
    #line 789 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
exit688: ;
    #line 789 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return;
    #line 789 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 27931 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* arr[$j].read_access */
static bool _DML_M_arr__read_access(test_t *_dev, uint32 _idx0, generic_transaction_t *memop, physical_address_t offset, physical_address_t size, bool *success, uint64 *readvalue)
#line 522 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 522 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool v3485_success UNUSED  = 0;
    #line 522 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint64 v3485_readvalue UNUSED  = 0;
    #line 522 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        conf_object_t *v3486_bank_obj UNUSED  = NULL;
        v3486_bank_obj = _DML_M_arr___non_anonymous_bank_obj(_dev, _idx0);
        #line 526 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        bool v3486_inquiry UNUSED  = SIM_get_mem_op_inquiry(memop);
        bool v3486_inquiry_override UNUSED  = 0;
        conf_object_t *v3486_ini UNUSED  = SIM_get_mem_op_initiator(memop);
        if (!v3486_inquiry)
        #line 529 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            #line 532 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            _callback_before_read(v3486_bank_obj, v3486_ini, &v3486_inquiry_override, &offset, size, &_dev->arr._connections[_idx0], &_dev->arr._before_read_callbacks[_idx0]);
            if (v3486_inquiry_override)
            #line 533 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 535 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                SIM_set_mem_op_inquiry(memop, 1);
                v3486_inquiry = 1;
            }
        }
        {
            uint8 v3490_accessed_size UNUSED  = 0;
            {
                #line 541 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint8 v3491__ret_consumed_size UNUSED  = 0;
                #line 541 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint64 v3491__ret_readvalue UNUSED  = 0;
                #line 541 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_arr___read_one_reg(_dev, _idx0, memop, offset, size, &v3491__ret_consumed_size, &v3491__ret_readvalue))
                #line 541 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                return 1;
                #line 541 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v3490_accessed_size = v3491__ret_consumed_size;
                #line 541 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v3485_readvalue = v3491__ret_readvalue;
                #line 27977 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
            }
            #line 543 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v3485_success = v3490_accessed_size == size;
            if (!v3486_inquiry || v3486_inquiry_override)
            #line 547 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            _callback_after_read(v3486_bank_obj, v3486_ini, &offset, size, &v3485_readvalue, &v3485_success, &_dev->arr._connections[_idx0], &_dev->arr._after_read_callbacks[_idx0]);
            #line 549 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (v3486_inquiry_override)
            SIM_set_mem_op_inquiry(memop, 0);
            #line 552 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            goto exit689;
        }
        #line 601 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 601 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
exit689: ;
    #line 601 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *success = v3485_success;
    #line 601 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *readvalue = v3485_readvalue;
    #line 601 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 601 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 28002 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* arr[$j]._read_one_reg */
static bool _DML_M_arr___read_one_reg(test_t *_dev, uint32 _idx0, generic_transaction_t *memop, uint64 offset, int64 access_size, uint8 *consumed_size, uint64 *readvalue)
#line 605 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 28008 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
    bool v3495_success UNUSED  = 0;
    {
        uint64 v3496__ret_readvalue UNUSED  = 0LL;
        v3495_success = _DML_M_arr___unmapped_read_access(_dev, (uint32 )(_idx0), memop, (uint64 )(offset), (uint64 )(access_size), &v3496__ret_readvalue);
        *readvalue = v3496__ret_readvalue;
    }
    *consumed_size = (uint8 )(v3495_success ? (access_size) : 0LL);
    return 0;
    #line 609 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 28019 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* arr[$j]._unmapped_read_access */
static bool _DML_M_arr___unmapped_read_access(test_t *_dev, uint32 _idx0, generic_transaction_t *memop, physical_address_t offset, physical_address_t size, uint64 *readvalue)
#line 734 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 731 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool success UNUSED  = 0;
    #line 731 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 731 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        *(readvalue) = 0;
        #line 731 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 746 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    success = 0;
    #line 748 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return success;
    #line 748 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 28039 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* arr[$j].int_register.write */
static bool _DML_M_arr__int_register__write(test_t *_dev, uint32 _idx0, int num, uint64 val)
#line 916 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 28045 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
    return 0;
    #line 924 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 28049 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* arr[$j].int_register.register_info */
static bool _DML_M_arr__int_register__register_info(test_t *_dev, uint32 _idx0, int reg, ireg_info_t reqinfo, int *info)
#line 941 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 941 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    int v3500_info UNUSED  = 0;
    v3500_info = 0;
    *info = v3500_info;
    #line 943 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 943 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 28063 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* arr[$j].int_register.read */
static bool _DML_M_arr__int_register__read(test_t *_dev, uint32 _idx0, int num, uint64 *val)
#line 905 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 28069 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
    *val = 0ULL;
    return 0;
    #line 914 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 28074 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* arr[$j].int_register.get_number */
static bool _DML_M_arr__int_register__get_number(test_t *_dev, uint32 _idx0, char const *name, int *num)
#line 893 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 28080 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
    *num = (int32 )-1LL;
    return 0;
    #line 897 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 28085 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* arr[$j].int_register.get_name */
static bool _DML_M_arr__int_register__get_name(test_t *_dev, uint32 _idx0, int num, char const **name)
#line 899 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 28091 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
    *name = NULL;
    return 0;
    #line 903 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 28096 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* arr[$j].int_register.all_registers */
static bool _DML_M_arr__int_register__all_registers(test_t *_dev, uint32 _idx0, attr_value_t *vals)
#line 926 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 926 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v3502_vals UNUSED ;
    #line 926 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v3502_vals, 0, sizeof(attr_value_t ));
    #line 926 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 929 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        int v3503_count UNUSED  = 0;
        #line 933 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v3502_vals = SIM_alloc_attr_list(v3503_count);
        v3503_count = 0;
        #line 939 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 939 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *vals = v3502_vals;
    #line 939 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 939 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 28121 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* arr[$j].instrumentation_order.move_before */
static bool _DML_M_arr__instrumentation_order__move_before(test_t *_dev, uint32 _idx0, conf_object_t *connection, conf_object_t *before, bool *success)
#line 1018 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1018 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool v3504_success UNUSED  = 0;
    v3504_success = _move_before(connection, before, &_dev->arr._connections[_idx0]);
    *success = v3504_success;
    #line 1020 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1020 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 28135 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* arr[$j].instrumentation_order.get_connections */
static bool _DML_M_arr__instrumentation_order__get_connections(test_t *_dev, uint32 _idx0, attr_value_t *connections)
#line 1014 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1014 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v3506_connections UNUSED ;
    #line 1014 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v3506_connections, 0, sizeof(attr_value_t ));
    v3506_connections = _get_connections(&_dev->arr._connections[_idx0]);
    *connections = v3506_connections;
    #line 1016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 28151 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* arr[$j].bank_instrumentation_subscribe.remove_connection_callbacks */
static bool _DML_M_arr__bank_instrumentation_subscribe__remove_connection_callbacks(test_t *_dev, uint32 _idx0, conf_object_t *connection)
#line 1002 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1004 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _remove_connection_callbacks(_DML_M_arr___non_anonymous_bank_obj(_dev, _idx0), connection, &_dev->arr._connections[_idx0]);
    return 0;
    #line 1005 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 28162 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* arr[$j].bank_instrumentation_subscribe.remove_callback */
static bool _DML_M_arr__bank_instrumentation_subscribe__remove_callback(test_t *_dev, uint32 _idx0, bank_callback_handle_t callback)
#line 995 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 999 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _remove_callback(callback, &_dev->arr._connections[_idx0], &_dev->arr._before_read_callbacks[_idx0], &_dev->arr._after_read_callbacks[_idx0], &_dev->arr._before_write_callbacks[_idx0], &_dev->arr._after_write_callbacks[_idx0]);
    return 0;
    #line 1000 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 28173 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* arr[$j].bank_instrumentation_subscribe.register_before_write */
static bool _DML_M_arr__bank_instrumentation_subscribe__register_before_write(test_t *_dev, uint32 _idx0, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data, bank_callback_handle_t *handle)
#line 977 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 977 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bank_callback_handle_t v3512_handle UNUSED  = 0;
    #line 981 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v3512_handle = _register_before_write(_DML_M_arr___non_anonymous_bank_obj(_dev, _idx0), connection, offset, size, before_write, user_data, &_dev->arr._connections[_idx0], &_dev->arr._before_write_callbacks[_idx0]);
    *handle = v3512_handle;
    #line 982 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 982 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 28188 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* arr[$j].bank_instrumentation_subscribe.register_before_read */
static bool _DML_M_arr__bank_instrumentation_subscribe__register_before_read(test_t *_dev, uint32 _idx0, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data, bank_callback_handle_t *handle)
#line 954 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 954 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bank_callback_handle_t v3514_handle UNUSED  = 0;
    #line 958 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v3514_handle = _register_before_read(_DML_M_arr___non_anonymous_bank_obj(_dev, _idx0), connection, offset, size, before_read, user_data, &_dev->arr._connections[_idx0], &_dev->arr._before_read_callbacks[_idx0]);
    *handle = v3514_handle;
    #line 959 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 959 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 28203 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* arr[$j].bank_instrumentation_subscribe.register_after_write */
static bool _DML_M_arr__bank_instrumentation_subscribe__register_after_write(test_t *_dev, uint32 _idx0, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data, bank_callback_handle_t *handle)
#line 988 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 988 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bank_callback_handle_t v3516_handle UNUSED  = 0;
    #line 992 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v3516_handle = _register_after_write(_DML_M_arr___non_anonymous_bank_obj(_dev, _idx0), connection, offset, size, after_write, user_data, &_dev->arr._connections[_idx0], &_dev->arr._after_write_callbacks[_idx0]);
    *handle = v3516_handle;
    #line 993 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 993 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 28218 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* arr[$j].bank_instrumentation_subscribe.register_after_read */
static bool _DML_M_arr__bank_instrumentation_subscribe__register_after_read(test_t *_dev, uint32 _idx0, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data, bank_callback_handle_t *handle)
#line 965 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 965 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bank_callback_handle_t v3518_handle UNUSED  = 0;
    #line 969 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v3518_handle = _register_after_read(_DML_M_arr___non_anonymous_bank_obj(_dev, _idx0), connection, offset, size, after_read, user_data, &_dev->arr._connections[_idx0], &_dev->arr._after_read_callbacks[_idx0]);
    *handle = v3518_handle;
    #line 970 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 970 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 28233 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* arr[$j].bank_instrumentation_subscribe.enable_connection_callbacks */
static bool _DML_M_arr__bank_instrumentation_subscribe__enable_connection_callbacks(test_t *_dev, uint32 _idx0, conf_object_t *connection)
#line 1006 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    _enable_connection_callbacks(connection, &_dev->arr._connections[_idx0]);
    return 0;
    #line 1008 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 28243 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* arr[$j].bank_instrumentation_subscribe.disable_connection_callbacks */
static bool _DML_M_arr__bank_instrumentation_subscribe__disable_connection_callbacks(test_t *_dev, uint32 _idx0, conf_object_t *connection)
#line 1009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    _disable_connection_callbacks(connection, &_dev->arr._connections[_idx0]);
    return 0;
    #line 1011 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 28253 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* access.register_view_catalog.register_offsets */
static bool _DML_M_access__register_view_catalog__register_offsets(test_t *_dev, attr_value_t *ret)
#line 1138 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1138 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v3524_ret UNUSED ;
    #line 1138 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v3524_ret, 0, sizeof(attr_value_t ));
    #line 1138 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        uint64 v3525_table_size UNUSED  = 0;
        {
            #line 1140 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint32 v3526__ret_num UNUSED  = 0;
            #line 1140 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (_DML_M_access__register_view__number_of_registers(_dev, &v3526__ret_num))
            #line 1140 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            return 1;
            #line 1140 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v3525_table_size = v3526__ret_num;
            #line 28275 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
        }
        #line 1141 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v3524_ret = SIM_alloc_attr_list(v3525_table_size);
        int v3525_i UNUSED  = 0;
        for (v3525_i = 0; v3525_i < v3525_table_size; (v3525_i)++)
        #line 1143 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            attr_value_t v3527_full_info UNUSED ;
            #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                attr_value_t v3528__ret_info UNUSED ;
                #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                memset((void *)&v3528__ret_info, 0, sizeof(attr_value_t ));
                #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_access__register_view__register_info(_dev, v3525_i, &v3528__ret_info))
                #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                return 1;
                #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v3527_full_info = v3528__ret_info;
                #line 28296 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
            }
            #line 1148 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            SIM_attr_list_set_item(&v3524_ret, v3525_i, SIM_attr_copy(SIM_attr_list_item(v3527_full_info, 3)));
            SIM_attr_free(&v3527_full_info);
        }
    }
    #line 1151 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *ret = v3524_ret;
    #line 1151 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1151 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 28309 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* access.register_view_catalog.register_names */
static bool _DML_M_access__register_view_catalog__register_names(test_t *_dev, attr_value_t *ret)
#line 1124 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1124 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v3529_ret UNUSED ;
    #line 1124 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v3529_ret, 0, sizeof(attr_value_t ));
    #line 1124 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        uint64 v3530_table_size UNUSED  = 0;
        {
            #line 1126 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint32 v3531__ret_num UNUSED  = 0;
            #line 1126 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (_DML_M_access__register_view__number_of_registers(_dev, &v3531__ret_num))
            #line 1126 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            return 1;
            #line 1126 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v3530_table_size = v3531__ret_num;
            #line 28331 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
        }
        #line 1127 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v3529_ret = SIM_alloc_attr_list(v3530_table_size);
        int v3530_i UNUSED  = 0;
        for (v3530_i = 0; v3530_i < v3530_table_size; (v3530_i)++)
        #line 1129 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            attr_value_t v3532_full_info UNUSED ;
            #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                attr_value_t v3533__ret_info UNUSED ;
                #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                memset((void *)&v3533__ret_info, 0, sizeof(attr_value_t ));
                #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_access__register_view__register_info(_dev, v3530_i, &v3533__ret_info))
                #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                return 1;
                #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v3532_full_info = v3533__ret_info;
                #line 28352 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
            }
            #line 1134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            SIM_attr_list_set_item(&v3529_ret, v3530_i, SIM_attr_copy(SIM_attr_list_item(v3532_full_info, 0)));
            SIM_attr_free(&v3532_full_info);
        }
    }
    #line 1137 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *ret = v3529_ret;
    #line 1137 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1137 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 28365 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* access.register_view.set_register_value */
static bool _DML_M_access__register_view__set_register_value(test_t *_dev, uint32 reg, uint64 val)
#line 1105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v3535_args UNUSED ;
        #line 1106 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v3535_args, 0, sizeof(attr_value_t ));
        #line 1116 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v3535_args = SIM_make_attr_list(8, SIM_make_attr_string("test"), SIM_make_attr_string("access"), SIM_make_attr_string("access"), SIM_make_attr_uint64(reg), SIM_make_attr_object(&_dev->obj), SIM_make_attr_uint64(0), SIM_make_attr_boolean(1), SIM_make_attr_uint64(val));
        #line 1118 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        VT_call_python_module_function("register_view", "set_register_value", &v3535_args);
        #line 1120 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        SIM_attr_free(&v3535_args);
    }
    #line 1121 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1121 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 28387 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* access.register_view.register_info */
static bool _DML_M_access__register_view__register_info(test_t *_dev, uint32 reg, attr_value_t *info)
#line 1072 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1072 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v3536_info UNUSED ;
    #line 1072 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v3536_info, 0, sizeof(attr_value_t ));
    #line 1072 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v3537_args UNUSED ;
        #line 1073 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v3537_args, 0, sizeof(attr_value_t ));
        #line 1078 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v3537_args = SIM_make_attr_list(3, SIM_make_attr_string("test"), SIM_make_attr_string("access"), SIM_make_attr_uint64(reg));
        #line 1082 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v3536_info = VT_call_python_module_function("register_view", "register_info", &v3537_args);
        SIM_attr_free(&v3537_args);
    }
    #line 1084 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *info = v3536_info;
    #line 1084 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1084 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 28414 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* access.register_view.number_of_registers */
static bool _DML_M_access__register_view__number_of_registers(test_t *_dev, uint32 *num)
#line 1056 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1056 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint32 v3538_num UNUSED  = 0;
    #line 1056 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v3539_args UNUSED ;
        #line 1057 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v3539_args, 0, sizeof(attr_value_t ));
        #line 1061 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v3539_args = SIM_make_attr_list(2, SIM_make_attr_string("test"), SIM_make_attr_string("access"));
        #line 1063 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v3539_ret UNUSED ;
        #line 1063 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v3539_ret, 0, sizeof(attr_value_t ));
        #line 1066 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v3539_ret = VT_call_python_module_function("register_view", "number_of_registers", &v3539_args);
        SIM_attr_free(&v3539_args);
        #line 1069 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v3538_num = SIM_attr_integer(v3539_ret);
        SIM_attr_free(&v3539_ret);
    }
    #line 1071 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *num = v3538_num;
    #line 1071 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1071 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 28446 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* access.register_view.get_register_value */
static bool _DML_M_access__register_view__get_register_value(test_t *_dev, uint32 reg, uint64 *val)
#line 1085 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1085 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint64 v3540_val UNUSED  = 0;
    #line 1085 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v3541_args UNUSED ;
        #line 1086 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v3541_args, 0, sizeof(attr_value_t ));
        #line 1095 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v3541_args = SIM_make_attr_list(7, SIM_make_attr_string("test"), SIM_make_attr_string("access"), SIM_make_attr_string("access"), SIM_make_attr_uint64(reg), SIM_make_attr_object(&_dev->obj), SIM_make_attr_uint64(0), SIM_make_attr_boolean(1));
        #line 1097 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v3541_ret UNUSED ;
        #line 1097 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v3541_ret, 0, sizeof(attr_value_t ));
        #line 1099 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v3541_ret = VT_call_python_module_function("register_view", "get_register_value", &v3541_args);
        SIM_attr_free(&v3541_args);
        #line 1102 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v3540_val = SIM_attr_integer(v3541_ret);
        SIM_attr_free(&v3541_ret);
    }
    #line 1104 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *val = v3540_val;
    #line 1104 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1104 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 28478 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* access.register_view.description */
static bool _DML_M_access__register_view__description(test_t *_dev, char const **desc)
#line 1026 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1026 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    char const *v3542_desc UNUSED  = NULL;
    #line 1026 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v3543_args UNUSED ;
        #line 1027 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v3543_args, 0, sizeof(attr_value_t ));
        #line 1031 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v3543_args = SIM_make_attr_list(2, SIM_make_attr_string("test"), SIM_make_attr_string("access"));
        #line 1033 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v3543_ret UNUSED ;
        #line 1033 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v3543_ret, 0, sizeof(attr_value_t ));
        #line 1036 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v3543_ret = VT_call_python_module_function("register_view", "description", &v3543_args);
        SIM_attr_free(&v3543_args);
        v3542_desc = SIM_attr_string(v3543_ret);
    }
    #line 1039 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *desc = v3542_desc;
    #line 1039 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1039 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 28508 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* access.register_view.big_endian_bitorder */
static bool _DML_M_access__register_view__big_endian_bitorder(test_t *_dev, bool *big_endian)
#line 1040 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1040 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool v3544_big_endian UNUSED  = 0;
    #line 1040 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v3545_args UNUSED ;
        #line 1041 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v3545_args, 0, sizeof(attr_value_t ));
        #line 1045 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v3545_args = SIM_make_attr_list(2, SIM_make_attr_string("test"), SIM_make_attr_string("access"));
        #line 1047 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v3545_ret UNUSED ;
        #line 1047 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v3545_ret, 0, sizeof(attr_value_t ));
        #line 1050 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v3545_ret = VT_call_python_module_function("register_view", "big_endian_bitorder", &v3545_args);
        SIM_attr_free(&v3545_args);
        #line 1053 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v3544_big_endian = SIM_attr_boolean(v3545_ret);
        SIM_attr_free(&v3545_ret);
    }
    #line 1055 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *big_endian = v3544_big_endian;
    #line 1055 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1055 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 28540 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* access.io_memory.operation */
static bool _DML_M_access__io_memory__operation(test_t *_dev, generic_transaction_t *mem_op, map_info_t map_info, exception_type_t *ex)
#line 876 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 876 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    exception_type_t v3546_ex UNUSED  = 0;
    v3546_ex = 0x401;
    #line 879 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_access__access(_dev, mem_op, SIM_get_mem_op_physical_address(mem_op) - map_info.base + map_info.start, SIM_get_mem_op_size(mem_op)))
    #line 879 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    goto throw47;
    #line 884 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (false) throw47:
    #line 884 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v3546_ex = 0x407;
    *ex = v3546_ex;
    #line 885 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 885 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 28562 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* access.access */
static bool _DML_M_access__access(test_t *_dev, generic_transaction_t *memop, physical_address_t offset, physical_address_t size)
#line 81 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting-common.dml"
{
    SIM_LOG_INFO(1, _dev->access._obj, 0, "hello");
    return 0;
    #line 83 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting-common.dml"
}
#line 28572 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* access.int_register.write */
static bool _DML_M_access__int_register__write(test_t *_dev, int num, uint64 val)
#line 916 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 28578 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
    return 0;
    #line 924 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 28582 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* access.int_register.register_info */
static bool _DML_M_access__int_register__register_info(test_t *_dev, int reg, ireg_info_t reqinfo, int *info)
#line 941 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 941 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    int v3551_info UNUSED  = 0;
    v3551_info = 0;
    *info = v3551_info;
    #line 943 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 943 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 28596 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* access.int_register.read */
static bool _DML_M_access__int_register__read(test_t *_dev, int num, uint64 *val)
#line 905 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 28602 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
    *val = 0ULL;
    return 0;
    #line 914 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 28607 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* access.int_register.get_number */
static bool _DML_M_access__int_register__get_number(test_t *_dev, char const *name, int *num)
#line 893 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 28613 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
    *num = (int32 )-1LL;
    return 0;
    #line 897 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 28618 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* access.int_register.get_name */
static bool _DML_M_access__int_register__get_name(test_t *_dev, int num, char const **name)
#line 899 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 28624 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
    *name = NULL;
    return 0;
    #line 903 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 28629 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* access.int_register.all_registers */
static bool _DML_M_access__int_register__all_registers(test_t *_dev, attr_value_t *vals)
#line 926 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 926 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v3553_vals UNUSED ;
    #line 926 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v3553_vals, 0, sizeof(attr_value_t ));
    #line 926 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 929 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        int v3554_count UNUSED  = 0;
        #line 933 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v3553_vals = SIM_alloc_attr_list(v3554_count);
        v3554_count = 0;
        #line 939 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 939 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *vals = v3553_vals;
    #line 939 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 939 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 28654 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* access.instrumentation_order.move_before */
static bool _DML_M_access__instrumentation_order__move_before(test_t *_dev, conf_object_t *connection, conf_object_t *before, bool *success)
#line 1018 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1018 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool v3555_success UNUSED  = 0;
    v3555_success = _move_before(connection, before, &_dev->access._connections);
    *success = v3555_success;
    #line 1020 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1020 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 28668 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* access.instrumentation_order.get_connections */
static bool _DML_M_access__instrumentation_order__get_connections(test_t *_dev, attr_value_t *connections)
#line 1014 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1014 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v3557_connections UNUSED ;
    #line 1014 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v3557_connections, 0, sizeof(attr_value_t ));
    v3557_connections = _get_connections(&_dev->access._connections);
    *connections = v3557_connections;
    #line 1016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 28684 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* access.bank_instrumentation_subscribe.remove_connection_callbacks */
static bool _DML_M_access__bank_instrumentation_subscribe__remove_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 1002 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1004 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _remove_connection_callbacks(_DML_M_access___non_anonymous_bank_obj(_dev), connection, &_dev->access._connections);
    return 0;
    #line 1005 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 28695 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* access._non_anonymous_bank_obj */
static conf_object_t *_DML_M_access___non_anonymous_bank_obj(test_t *_dev)
#line 506 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 506 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    conf_object_t *bank_obj UNUSED  = NULL;
    #line 508 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_dev->access._cached_bank_obj == (NULL))
    #line 508 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        char v3564_name[(uint64 )_dml_strlen("access") + 6] UNUSED ;
        #line 509 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v3564_name, 0, sizeof(char [(uint64 )_dml_strlen("access") + 6]));
        _dml_strcpy(v3564_name, "bank.");
        _dml_strcpy(v3564_name + 5, "access");
        _dev->access._cached_bank_obj = SIM_object_descendant(&_dev->obj, v3564_name);
    }
    bank_obj = _dev->access._cached_bank_obj;
    #line 518 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return bank_obj;
    #line 518 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 28719 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* access.bank_instrumentation_subscribe.remove_callback */
static bool _DML_M_access__bank_instrumentation_subscribe__remove_callback(test_t *_dev, bank_callback_handle_t callback)
#line 995 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 999 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _remove_callback(callback, &_dev->access._connections, &_dev->access._before_read_callbacks, &_dev->access._after_read_callbacks, &_dev->access._before_write_callbacks, &_dev->access._after_write_callbacks);
    return 0;
    #line 1000 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 28730 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* access.bank_instrumentation_subscribe.register_before_write */
static bool _DML_M_access__bank_instrumentation_subscribe__register_before_write(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data, bank_callback_handle_t *handle)
#line 977 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 977 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bank_callback_handle_t v3567_handle UNUSED  = 0;
    #line 981 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v3567_handle = _register_before_write(_DML_M_access___non_anonymous_bank_obj(_dev), connection, offset, size, before_write, user_data, &_dev->access._connections, &_dev->access._before_write_callbacks);
    *handle = v3567_handle;
    #line 982 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 982 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 28745 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* access.bank_instrumentation_subscribe.register_before_read */
static bool _DML_M_access__bank_instrumentation_subscribe__register_before_read(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data, bank_callback_handle_t *handle)
#line 954 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 954 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bank_callback_handle_t v3569_handle UNUSED  = 0;
    #line 958 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v3569_handle = _register_before_read(_DML_M_access___non_anonymous_bank_obj(_dev), connection, offset, size, before_read, user_data, &_dev->access._connections, &_dev->access._before_read_callbacks);
    *handle = v3569_handle;
    #line 959 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 959 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 28760 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* access.bank_instrumentation_subscribe.register_after_write */
static bool _DML_M_access__bank_instrumentation_subscribe__register_after_write(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data, bank_callback_handle_t *handle)
#line 988 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 988 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bank_callback_handle_t v3571_handle UNUSED  = 0;
    #line 992 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v3571_handle = _register_after_write(_DML_M_access___non_anonymous_bank_obj(_dev), connection, offset, size, after_write, user_data, &_dev->access._connections, &_dev->access._after_write_callbacks);
    *handle = v3571_handle;
    #line 993 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 993 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 28775 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* access.bank_instrumentation_subscribe.register_after_read */
static bool _DML_M_access__bank_instrumentation_subscribe__register_after_read(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data, bank_callback_handle_t *handle)
#line 965 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 965 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bank_callback_handle_t v3573_handle UNUSED  = 0;
    #line 969 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v3573_handle = _register_after_read(_DML_M_access___non_anonymous_bank_obj(_dev), connection, offset, size, after_read, user_data, &_dev->access._connections, &_dev->access._after_read_callbacks);
    *handle = v3573_handle;
    #line 970 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 970 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 28790 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* access.bank_instrumentation_subscribe.enable_connection_callbacks */
static bool _DML_M_access__bank_instrumentation_subscribe__enable_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 1006 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    _enable_connection_callbacks(connection, &_dev->access._connections);
    return 0;
    #line 1008 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 28800 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* access.bank_instrumentation_subscribe.disable_connection_callbacks */
static bool _DML_M_access__bank_instrumentation_subscribe__disable_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 1009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    _disable_connection_callbacks(connection, &_dev->access._connections);
    return 0;
    #line 1011 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 28810 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* enum_attr.after_set */
static bool _DML_M_enum_attr__after_set(test_t *_dev)
#line 297 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    return 0;
    #line 298 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 28819 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* enum_attr.set */
static bool _DML_M_enum_attr__set(test_t *_dev, attr_value_t v)
#line 305 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
{
    _dev->enum_attr = SIM_attr_string(v)[0] == 122 ? 0 : 1;
    return 0;
    #line 307 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
}
#line 28829 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* enum_attr.before_set */
static bool _DML_M_enum_attr__before_set(test_t *_dev)
#line 294 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    return 0;
    #line 295 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 28838 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b2.r7._get64 */
static bool _DML_M_b2__r7___get64(test_t *_dev, uint64 *value)
#line 1394 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1394 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint64 v3585_value UNUSED  = 0;
    {
        #line 1199 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        uint8 v3587_value UNUSED  = 0;
        {
            #line 1361 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint8 v3589_value UNUSED  = 0;
            v3589_value = 0;
            #line 1380 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v3589_value = _dev->b2.r7;
            #line 1361 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v3587_value = v3589_value;
            #line 1200 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 1199 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v3585_value = v3587_value;
        #line 1395 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    *value = v3585_value;
    #line 1396 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1396 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 28868 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b2.r7._set64 */
static bool _DML_M_b2__r7___set64(test_t *_dev, uint64 value)
#line 1389 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    {
        #line 1390 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        uint64 v3595_value UNUSED  = value;
        #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint64 v3597_value UNUSED  = v3595_value;
            #line 1353 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            _dev->b2.r7 = v3597_value;
            #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 1390 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    return 0;
    #line 1391 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 28890 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b2.r5._get64 */
static bool _DML_M_b2__r5___get64(test_t *_dev, uint64 *value)
#line 1394 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1394 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint64 v3601_value UNUSED  = 0;
    {
        #line 1199 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        uint8 v3603_value UNUSED  = 0;
        {
            #line 1361 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint8 v3605_value UNUSED  = 0;
            v3605_value = 0;
            #line 1380 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v3605_value = _dev->b2.r5;
            #line 1361 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v3603_value = v3605_value;
            #line 1200 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 1199 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v3601_value = v3603_value;
        #line 1395 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    *value = v3601_value;
    #line 1396 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1396 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 28920 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b2.r5._set64 */
static bool _DML_M_b2__r5___set64(test_t *_dev, uint64 value)
#line 1389 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    {
        #line 1390 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        uint64 v3611_value UNUSED  = value;
        #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint64 v3613_value UNUSED  = v3611_value;
            #line 1353 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            _dev->b2.r5 = v3613_value;
            #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 1390 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    return 0;
    #line 1391 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 28942 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b2.r4._get64 */
static bool _DML_M_b2__r4___get64(test_t *_dev, uint64 *value)
#line 1394 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1394 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint64 v3617_value UNUSED  = 0;
    {
        #line 1199 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        uint8 v3619_value UNUSED  = 0;
        {
            #line 1361 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint8 v3621_value UNUSED  = 0;
            v3621_value = 0;
            #line 1380 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v3621_value = _dev->b2.r4;
            #line 1361 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v3619_value = v3621_value;
            #line 1200 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 1199 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v3617_value = v3619_value;
        #line 1395 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    *value = v3617_value;
    #line 1396 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1396 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 28972 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b2.r4._set64 */
static bool _DML_M_b2__r4___set64(test_t *_dev, uint64 value)
#line 1389 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    {
        #line 1390 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        uint64 v3627_value UNUSED  = value;
        #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint64 v3629_value UNUSED  = v3627_value;
            #line 1353 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            _dev->b2.r4 = v3629_value;
            #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 1390 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    return 0;
    #line 1391 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 28994 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b2.r3._get64 */
static bool _DML_M_b2__r3___get64(test_t *_dev, uint64 *value)
#line 1394 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1394 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint64 v3633_value UNUSED  = 0;
    {
        #line 1199 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        uint8 v3635_value UNUSED  = 0;
        {
            #line 1361 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint8 v3637_value UNUSED  = 0;
            v3637_value = 0;
            #line 1380 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v3637_value = _dev->b2.r3;
            #line 1361 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v3635_value = v3637_value;
            #line 1200 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 1199 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v3633_value = v3635_value;
        #line 1395 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    *value = v3633_value;
    #line 1396 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1396 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 29024 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b2.r3._set64 */
static bool _DML_M_b2__r3___set64(test_t *_dev, uint64 value)
#line 1389 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    {
        #line 1390 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        uint64 v3643_value UNUSED  = value;
        #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint64 v3645_value UNUSED  = v3643_value;
            #line 1353 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            _dev->b2.r3 = v3645_value;
            #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 1390 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    return 0;
    #line 1391 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 29046 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b2.r2._get64 */
static bool _DML_M_b2__r2___get64(test_t *_dev, uint64 *value)
#line 1394 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1394 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint64 v3649_value UNUSED  = 0;
    {
        #line 1199 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        uint8 v3651_value UNUSED  = 0;
        {
            #line 1361 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint8 v3653_value UNUSED  = 0;
            v3653_value = 0;
            #line 1380 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v3653_value = _dev->b2.r2;
            #line 1361 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v3651_value = v3653_value;
            #line 1200 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 1199 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v3649_value = v3651_value;
        #line 1395 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    *value = v3649_value;
    #line 1396 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1396 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 29076 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b2.r2._set64 */
static bool _DML_M_b2__r2___set64(test_t *_dev, uint64 value)
#line 1389 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    {
        #line 1390 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        uint64 v3659_value UNUSED  = value;
        #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint64 v3661_value UNUSED  = v3659_value;
            #line 1353 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            _dev->b2.r2 = v3661_value;
            #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 1390 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    return 0;
    #line 1391 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 29098 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b2.r._get64 */
static bool _DML_M_b2__r___get64(test_t *_dev, uint64 *value)
#line 1394 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1394 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint64 v3665_value UNUSED  = 0;
    {
        #line 1199 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        uint8 v3667_value UNUSED  = 0;
        {
            #line 1361 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint8 v3669_value UNUSED  = 0;
            v3669_value = 0;
            {
                uint8 v3671_fieldval UNUSED  = 0;
                #line 1373 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 1199 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint8 v3675_value UNUSED  = 0;
                    {
                        #line 1647 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        uint8 v3677_value UNUSED  = 0;
                        #line 1649 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        v3677_value = _dev->b2.r.f2;
                        #line 1647 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        v3675_value = v3677_value;
                        #line 1200 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    }
                    #line 1199 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v3671_fieldval = DML_combine_bits(v3671_fieldval, v3675_value, 1);
                    #line 1373 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 1376 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v3669_value = v3671_fieldval;
            }
            #line 1361 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v3667_value = v3669_value;
            #line 1200 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 1199 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v3665_value = v3667_value;
        #line 1395 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    *value = v3665_value;
    #line 1396 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1396 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 29148 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b2.r._set64 */
static bool _DML_M_b2__r___set64(test_t *_dev, uint64 value)
#line 1389 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    {
        #line 1390 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        uint64 v3681_value UNUSED  = value;
        #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint64 v3683_value UNUSED  = v3681_value;
            #line 1348 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 1348 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint8 v3688_value UNUSED  = (uint8 )((uint8 )(v3683_value & 1));
                #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint8 v3690_value UNUSED  = v3688_value;
                    #line 1641 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    _dev->b2.r.f2 = v3690_value;
                    #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 1348 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 1390 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    return 0;
    #line 1391 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 29182 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b.r9._get64 */
static bool _DML_M_b__r9___get64(test_t *_dev, uint64 *value)
#line 1394 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1394 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint64 v3692_value UNUSED  = 0;
    {
        #line 1199 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        uint8 v3694_value UNUSED  = 0;
        {
            #line 1361 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint8 v3696_value UNUSED  = 0;
            v3696_value = 0;
            #line 1380 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v3696_value = _dev->b.r9;
            #line 1361 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v3694_value = v3696_value;
            #line 1200 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 1199 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v3692_value = v3694_value;
        #line 1395 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    *value = v3692_value;
    #line 1396 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1396 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 29212 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b.r9._set64 */
static bool _DML_M_b__r9___set64(test_t *_dev, uint64 value)
#line 1389 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    {
        #line 1390 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        uint64 v3702_value UNUSED  = value;
        #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint64 v3704_value UNUSED  = v3702_value;
            #line 1353 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            _dev->b.r9 = v3704_value;
            #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 1390 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    return 0;
    #line 1391 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 29234 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b.r8[$i]._get64 */
static bool _DML_M_b__r8___get64(test_t *_dev, uint32 _idx0, uint64 *value)
#line 1394 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1394 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint64 v3708_value UNUSED  = 0;
    {
        #line 1199 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        uint8 v3710_value UNUSED  = 0;
        {
            #line 1361 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint8 v3712_value UNUSED  = 0;
            v3712_value = 0;
            #line 1380 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v3712_value = _dev->b.r8[_idx0];
            #line 1361 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v3710_value = v3712_value;
            #line 1200 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 1199 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v3708_value = v3710_value;
        #line 1395 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    *value = v3708_value;
    #line 1396 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1396 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 29264 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b.r8[$i]._set64 */
static bool _DML_M_b__r8___set64(test_t *_dev, uint32 _idx0, uint64 value)
#line 1389 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    {
        #line 1390 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        uint64 v3718_value UNUSED  = value;
        #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint64 v3720_value UNUSED  = v3718_value;
            #line 1353 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            _dev->b.r8[_idx0] = v3720_value;
            #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 1390 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    return 0;
    #line 1391 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 29286 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b.r6._get64 */
static bool _DML_M_b__r6___get64(test_t *_dev, uint64 *value)
#line 1394 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1394 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint64 v3724_value UNUSED  = 0;
    {
        #line 1199 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        uint8 v3726_value UNUSED  = 0;
        {
            #line 1361 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint8 v3728_value UNUSED  = 0;
            v3728_value = 0;
            #line 1380 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v3728_value = _dev->b.r6;
            #line 1361 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v3726_value = v3728_value;
            #line 1200 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 1199 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v3724_value = v3726_value;
        #line 1395 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    *value = v3724_value;
    #line 1396 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1396 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 29316 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b.r6._set64 */
static bool _DML_M_b__r6___set64(test_t *_dev, uint64 value)
#line 1389 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    {
        #line 1390 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        uint64 v3734_value UNUSED  = value;
        #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint64 v3736_value UNUSED  = v3734_value;
            #line 1353 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            _dev->b.r6 = v3736_value;
            #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 1390 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    return 0;
    #line 1391 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 29338 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b.r4._get64 */
static bool _DML_M_b__r4___get64(test_t *_dev, uint64 *value)
#line 1394 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1394 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint64 v3740_value UNUSED  = 0;
    {
        #line 1199 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        uint8 v3742_value UNUSED  = 0;
        {
            #line 1361 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint8 v3744_value UNUSED  = 0;
            v3744_value = 0;
            {
                uint8 v3746_fieldval UNUSED  = 0;
                #line 1373 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 1199 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint8 v3750_value UNUSED  = 0;
                    {
                        #line 1647 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        uint8 v3752_value UNUSED  = 0;
                        #line 1649 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        v3752_value = _dev->b.r4.f0;
                        #line 1647 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        v3750_value = v3752_value;
                        #line 1200 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    }
                    #line 1199 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v3746_fieldval = DML_combine_bits(v3746_fieldval, v3750_value, 1);
                    #line 1373 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 1373 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 1199 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint8 v3757_value UNUSED  = 0;
                    {
                        #line 1647 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        uint8 v3759_value UNUSED  = 0;
                        #line 1649 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        v3759_value = _dev->b.r4.f1;
                        #line 1647 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        v3757_value = v3759_value;
                        #line 1200 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    }
                    #line 1199 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v3746_fieldval = DML_combine_bits(v3746_fieldval, (uint64 )v3757_value << 1, 2);
                    #line 1373 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 1373 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 1199 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint8 v3764_value UNUSED  = 0;
                    {
                        #line 1647 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        uint8 v3766_value UNUSED  = 0;
                        #line 1649 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        v3766_value = _dev->b.r4.f2;
                        #line 1647 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        v3764_value = v3766_value;
                        #line 1200 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    }
                    #line 1199 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v3746_fieldval = DML_combine_bits(v3746_fieldval, (uint64 )v3764_value << 2, 4);
                    #line 1373 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 1373 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 1199 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint8 v3771_value UNUSED  = 0;
                    {
                        #line 1647 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        uint8 v3773_value UNUSED  = 0;
                        #line 1649 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        v3773_value = _dev->b.r4.f3[0];
                        #line 1647 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        v3771_value = v3773_value;
                        #line 1200 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    }
                    #line 1199 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v3746_fieldval = DML_combine_bits(v3746_fieldval, (uint64 )v3771_value << 5, 32);
                    #line 1373 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 1373 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 1199 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint8 v3778_value UNUSED  = 0;
                    {
                        #line 1647 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        uint8 v3780_value UNUSED  = 0;
                        #line 1649 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        v3780_value = _dev->b.r4.f3[1];
                        #line 1647 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        v3778_value = v3780_value;
                        #line 1200 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    }
                    #line 1199 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v3746_fieldval = DML_combine_bits(v3746_fieldval, (uint64 )v3778_value << 6, 64);
                    #line 1373 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 1373 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 1199 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint8 v3785_value UNUSED  = 0;
                    {
                        #line 1647 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        uint8 v3787_value UNUSED  = 0;
                        #line 1649 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        v3787_value = _dev->b.r4.f3[2];
                        #line 1647 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        v3785_value = v3787_value;
                        #line 1200 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    }
                    #line 1199 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v3746_fieldval = DML_combine_bits(v3746_fieldval, (uint64 )v3785_value << 7, 128);
                    #line 1373 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 1376 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v3744_value = v3746_fieldval;
            }
            #line 1361 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v3742_value = v3744_value;
            #line 1200 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 1199 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v3740_value = v3742_value;
        #line 1395 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    *value = v3740_value;
    #line 1396 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1396 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 29473 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b.r4._set64 */
static bool _DML_M_b__r4___set64(test_t *_dev, uint64 value)
#line 1389 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    {
        #line 1390 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        uint64 v3791_value UNUSED  = value;
        #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint64 v3793_value UNUSED  = v3791_value;
            #line 1348 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 1348 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint8 v3798_value UNUSED  = (uint8 )((uint8 )(v3793_value & 1));
                #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint8 v3800_value UNUSED  = v3798_value;
                    #line 1641 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    _dev->b.r4.f0 = v3800_value;
                    #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 1348 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            #line 1348 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 1348 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint8 v3804_value UNUSED  = (uint8 )((uint8 )(v3793_value >> 1 & 1));
                #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint8 v3806_value UNUSED  = v3804_value;
                    #line 1641 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    _dev->b.r4.f1 = v3806_value;
                    #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 1348 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            #line 1348 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 1348 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint8 v3810_value UNUSED  = (uint8 )((uint8 )(v3793_value >> 2 & 1));
                #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint8 v3812_value UNUSED  = v3810_value;
                    #line 1641 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    _dev->b.r4.f2 = v3812_value;
                    #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 1348 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            #line 1348 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 1348 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint8 v3816_value UNUSED  = (uint8 )((uint8 )(v3793_value >> 5 & 1));
                #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint8 v3818_value UNUSED  = v3816_value;
                    #line 1641 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    _dev->b.r4.f3[0] = v3818_value;
                    #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 1348 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            #line 1348 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 1348 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint8 v3822_value UNUSED  = (uint8 )((uint8 )(v3793_value >> 6 & 1));
                #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint8 v3824_value UNUSED  = v3822_value;
                    #line 1641 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    _dev->b.r4.f3[1] = v3824_value;
                    #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 1348 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            #line 1348 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 1348 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint8 v3828_value UNUSED  = (uint8 )((uint8 )(v3793_value >> 7 & 1));
                #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint8 v3830_value UNUSED  = v3828_value;
                    #line 1641 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    _dev->b.r4.f3[2] = v3830_value;
                    #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 1348 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 1390 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    return 0;
    #line 1391 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 29577 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b.r12._get64 */
static bool _DML_M_b__r12___get64(test_t *_dev, uint64 *value)
#line 1394 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1394 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint64 v3832_value UNUSED  = 0;
    {
        #line 1199 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        uint8 v3834_value UNUSED  = 0;
        {
            #line 1361 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint8 v3836_value UNUSED  = 0;
            v3836_value = 0;
            #line 1380 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v3836_value = _dev->b.r12;
            #line 1361 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v3834_value = v3836_value;
            #line 1200 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 1199 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v3832_value = v3834_value;
        #line 1395 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    *value = v3832_value;
    #line 1396 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1396 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 29607 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b.r12._set64 */
static bool _DML_M_b__r12___set64(test_t *_dev, uint64 value)
#line 1389 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    {
        #line 1390 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        uint64 v3842_value UNUSED  = value;
        #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint64 v3844_value UNUSED  = v3842_value;
            #line 1353 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            _dev->b.r12 = v3844_value;
            #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 1390 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    return 0;
    #line 1391 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 29629 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b.r11._get64 */
static bool _DML_M_b__r11___get64(test_t *_dev, uint64 *value)
#line 1394 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1394 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint64 v3848_value UNUSED  = 0;
    {
        #line 1199 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        uint8 v3850_value UNUSED  = 0;
        {
            #line 1361 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint8 v3852_value UNUSED  = 0;
            v3852_value = 0;
            #line 1380 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v3852_value = _dev->b.r11;
            #line 1361 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v3850_value = v3852_value;
            #line 1200 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 1199 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v3848_value = v3850_value;
        #line 1395 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    *value = v3848_value;
    #line 1396 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1396 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 29659 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b.r11._set64 */
static bool _DML_M_b__r11___set64(test_t *_dev, uint64 value)
#line 1389 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    {
        #line 1390 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        uint64 v3858_value UNUSED  = value;
        #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint64 v3860_value UNUSED  = v3858_value;
            #line 1353 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            _dev->b.r11 = v3860_value;
            #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 1390 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    return 0;
    #line 1391 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 29681 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b.r10._get64 */
static bool _DML_M_b__r10___get64(test_t *_dev, uint64 *value)
#line 1394 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1394 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint64 v3864_value UNUSED  = 0;
    {
        #line 1199 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        uint8 v3866_value UNUSED  = 0;
        {
            #line 1361 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint8 v3868_value UNUSED  = 0;
            v3868_value = 0;
            #line 1380 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v3868_value = _dev->b.r10;
            #line 1361 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v3866_value = v3868_value;
            #line 1200 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 1199 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v3864_value = v3866_value;
        #line 1395 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    *value = v3864_value;
    #line 1396 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1396 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 29711 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b.r10._set64 */
static bool _DML_M_b__r10___set64(test_t *_dev, uint64 value)
#line 1389 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    {
        #line 1390 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        uint64 v3874_value UNUSED  = value;
        #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint64 v3876_value UNUSED  = v3874_value;
            #line 1353 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            _dev->b.r10 = v3876_value;
            #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 1390 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    return 0;
    #line 1391 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 29733 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b.r._get64 */
static bool _DML_M_b__r___get64(test_t *_dev, uint64 *value)
#line 1394 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1394 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint64 v3880_value UNUSED  = 0;
    {
        #line 1199 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        uint8 v3882_value UNUSED  = 0;
        {
            #line 1361 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint8 v3884_value UNUSED  = 0;
            v3884_value = 0;
            {
                uint8 v3886_fieldval UNUSED  = 0;
                #line 1373 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 1199 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint8 v3890_value UNUSED  = 0;
                    {
                        #line 1647 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        uint8 v3892_value UNUSED  = 0;
                        #line 1649 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        v3892_value = _dev->b.r.f3;
                        #line 1647 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        v3890_value = v3892_value;
                        #line 1200 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    }
                    #line 1199 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v3886_fieldval = DML_combine_bits(v3886_fieldval, (uint64 )v3890_value << 2, 4);
                    #line 1373 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 1373 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 1199 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint8 v3897_value UNUSED  = 0;
                    {
                        #line 1647 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        uint8 v3899_value UNUSED  = 0;
                        #line 1649 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        v3899_value = _dev->b.r.f;
                        #line 1647 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        v3897_value = v3899_value;
                        #line 1200 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    }
                    #line 1199 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v3886_fieldval = DML_combine_bits(v3886_fieldval, (uint64 )v3897_value << 3, 24);
                    #line 1373 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 1373 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 1199 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint8 v3904_value UNUSED  = 0;
                    {
                        #line 1647 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        uint8 v3906_value UNUSED  = 0;
                        #line 1649 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        v3906_value = _dev->b.r.f2[0];
                        #line 1647 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        v3904_value = v3906_value;
                        #line 1200 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    }
                    #line 1199 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v3886_fieldval = DML_combine_bits(v3886_fieldval, (uint64 )v3904_value << 5, 32);
                    #line 1373 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 1373 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 1199 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint8 v3911_value UNUSED  = 0;
                    {
                        #line 1647 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        uint8 v3913_value UNUSED  = 0;
                        #line 1649 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        v3913_value = _dev->b.r.f2[1];
                        #line 1647 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        v3911_value = v3913_value;
                        #line 1200 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    }
                    #line 1199 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v3886_fieldval = DML_combine_bits(v3886_fieldval, (uint64 )v3911_value << 6, 64);
                    #line 1373 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 1373 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 1199 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint8 v3918_value UNUSED  = 0;
                    {
                        #line 1647 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        uint8 v3920_value UNUSED  = 0;
                        #line 1649 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        v3920_value = _dev->b.r.f2[2];
                        #line 1647 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        v3918_value = v3920_value;
                        #line 1200 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    }
                    #line 1199 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v3886_fieldval = DML_combine_bits(v3886_fieldval, (uint64 )v3918_value << 7, 128);
                    #line 1373 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 1376 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v3884_value = v3886_fieldval;
            }
            #line 1361 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v3882_value = v3884_value;
            #line 1200 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 1199 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v3880_value = v3882_value;
        #line 1395 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    *value = v3880_value;
    #line 1396 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1396 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 29851 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b.r._set64 */
static bool _DML_M_b__r___set64(test_t *_dev, uint64 value)
#line 1389 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    {
        #line 1390 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        uint64 v3924_value UNUSED  = value;
        #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint64 v3926_value UNUSED  = v3924_value;
            #line 1348 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 1348 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint8 v3931_value UNUSED  = (uint8 )((uint8 )(v3926_value >> 2 & 1));
                #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint8 v3933_value UNUSED  = v3931_value;
                    #line 1641 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    _dev->b.r.f3 = v3933_value;
                    #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 1348 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            #line 1348 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 1348 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint8 v3937_val UNUSED  = (uint8 )(v3926_value >> 3 & 3);
                #line 47 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
                {
                    #line 47 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
                    uint8 v3939_value UNUSED  = v3937_val;
                    #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    {
                        #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        uint8 v3941_value UNUSED  = v3939_value;
                        #line 1641 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        _dev->b.r.f = v3941_value;
                        #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    }
                    #line 47 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
                }
                #line 1348 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            #line 1348 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 1348 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint8 v3945_value UNUSED  = (uint8 )((uint8 )(v3926_value >> 5 & 1));
                #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint8 v3947_value UNUSED  = v3945_value;
                    #line 1641 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    _dev->b.r.f2[0] = v3947_value;
                    #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 1348 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            #line 1348 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 1348 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint8 v3951_value UNUSED  = (uint8 )((uint8 )(v3926_value >> 6 & 1));
                #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint8 v3953_value UNUSED  = v3951_value;
                    #line 1641 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    _dev->b.r.f2[1] = v3953_value;
                    #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 1348 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            #line 1348 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 1348 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint8 v3957_value UNUSED  = (uint8 )((uint8 )(v3926_value >> 7 & 1));
                #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint8 v3959_value UNUSED  = v3957_value;
                    #line 1641 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    _dev->b.r.f2[2] = v3959_value;
                    #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 1348 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 1390 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    return 0;
    #line 1391 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 29947 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* au1.after_set */
static bool _DML_M_au1__after_set(test_t *_dev)
#line 297 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    return 0;
    #line 298 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 29956 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* au1.set */
static bool _DML_M_au1__set(test_t *_dev, attr_value_t value)
#line 359 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 365 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->au1 = SIM_attr_integer(value);
    #line 375 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 375 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 29968 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* au1.before_set */
static bool _DML_M_au1__before_set(test_t *_dev)
#line 294 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    return 0;
    #line 295 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 29977 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* au.after_set */
static bool _DML_M_au__after_set(test_t *_dev)
#line 297 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    return 0;
    #line 298 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 29986 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* au.set */
static bool _DML_M_au__set(test_t *_dev, attr_value_t value)
#line 359 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 365 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->au = SIM_attr_integer(value);
    #line 375 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 375 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 29998 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* au.before_set */
static bool _DML_M_au__before_set(test_t *_dev)
#line 294 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    return 0;
    #line 295 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 30007 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* ai.after_set */
static bool _DML_M_ai__after_set(test_t *_dev)
#line 281 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
{
    #line 281 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
    {
        SIM_LOG_INFO(1, &_dev->obj, 0, "after set attr");
        int v3974_au UNUSED  = _dev->ai;
        _dev->au = v3974_au;
    }
    #line 285 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
    return 0;
    #line 285 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
}
#line 30023 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* ai.set */
static bool _DML_M_ai__set(test_t *_dev, attr_value_t value)
#line 359 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 365 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->ai = SIM_attr_integer(value);
    #line 375 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 375 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 30035 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* ai.before_set */
static bool _DML_M_ai__before_set(test_t *_dev)
#line 278 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
{
    SIM_LOG_INFO(1, &_dev->obj, 0, "before set attr");
    return 0;
    #line 280 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
}
#line 30045 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* ad.after_set */
static bool _DML_M_ad__after_set(test_t *_dev)
#line 297 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    return 0;
    #line 298 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 30054 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* ad.set */
static bool _DML_M_ad__set(test_t *_dev, attr_value_t value)
#line 359 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 372 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->ad = SIM_attr_floating(value);
    #line 375 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 375 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 30066 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* ad.before_set */
static bool _DML_M_ad__before_set(test_t *_dev)
#line 294 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    return 0;
    #line 295 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 30075 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* ab.after_set */
static bool _DML_M_ab__after_set(test_t *_dev)
#line 297 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    return 0;
    #line 298 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 30084 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* ab.set */
static bool _DML_M_ab__set(test_t *_dev, attr_value_t value)
#line 359 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 363 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->ab = SIM_attr_boolean(value);
    #line 375 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 375 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 30096 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* ab.before_set */
static bool _DML_M_ab__before_set(test_t *_dev)
#line 294 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    return 0;
    #line 295 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 30105 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* a.after_set */
static bool _DML_M_a__after_set(test_t *_dev)
#line 297 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    return 0;
    #line 298 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 30114 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* a.set */
static bool _DML_M_a__set(test_t *_dev, attr_value_t val)
#line 270 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
{
    return 0;
    #line 271 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
}
#line 30123 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* a.before_set */
static bool _DML_M_a__before_set(test_t *_dev)
#line 294 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    return 0;
    #line 295 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 30132 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* uint64_ev.set_event_info */
static bool _DML_M_uint64_ev__set_event_info(test_t *_dev, attr_value_t attr, void  **data)
#line 399 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
{
    #line 399 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
    void  *v3997_data UNUSED  = NULL;
    v3997_data = (void  *)SIM_attr_integer(attr);
    *data = v3997_data;
    #line 401 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
    return 0;
    #line 401 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
}
#line 30146 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* uint64_ev.get_event_info */
static bool _DML_M_uint64_ev__get_event_info(test_t *_dev, void  *data, attr_value_t *attr)
#line 395 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
{
    #line 395 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
    attr_value_t v3999_attr UNUSED ;
    #line 395 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
    memset((void *)&v3999_attr, 0, sizeof(attr_value_t ));
    v3999_attr = SIM_make_attr_uint64((uintptr_t )((uint64 )data));
    *attr = v3999_attr;
    #line 397 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
    return 0;
    #line 397 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
}
#line 30162 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* uint64_ev.destroy */
static bool _DML_M_uint64_ev__destroy(test_t *_dev, void  *data)
#line 1837 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    return 0;
    #line 1838 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 30171 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* uint64_ev.describe_event */
static bool _DML_M_uint64_ev__describe_event(test_t *_dev, void  *data, char **description)
#line 1815 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1815 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    char *v4003_description UNUSED  = NULL;
    #line 1819 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v4003_description = MM_STRDUP("uint64_ev");
    *description = v4003_description;
    #line 1820 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1820 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 30186 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* uint64_ev.callback */
static bool _DML_M_uint64_ev__callback(test_t *_dev, void  *param)
#line 1969 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1982 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1982 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 30196 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* simple_ev2.set_event_info */
static bool _DML_M_simple_ev2__set_event_info(test_t *_dev, attr_value_t info, void  **data)
#line 1830 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1830 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    void  *v4010_data UNUSED  = NULL;
    if (!SIM_attr_is_nil(info))
    SIM_LOG_ERROR(&_dev->obj, 0, "Strange event info");
    #line 1834 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v4010_data = NULL;
    *data = v4010_data;
    #line 1835 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1835 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 30213 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* simple_ev2.get_event_info */
static bool _DML_M_simple_ev2__get_event_info(test_t *_dev, void  *data, attr_value_t *info)
#line 1822 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1822 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v4013_info UNUSED ;
    #line 1822 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v4013_info, 0, sizeof(attr_value_t ));
    if (data != (NULL))
    SIM_LOG_ERROR(&_dev->obj, 0, "simple_ev2.get_event_info(): Don't know how to handle non-NULL event data");
    #line 1827 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v4013_info = SIM_make_attr_nil();
    *info = v4013_info;
    #line 1828 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1828 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 30232 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* simple_ev2.destroy */
static bool _DML_M_simple_ev2__destroy(test_t *_dev, void  *data)
#line 1837 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    return 0;
    #line 1838 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 30241 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* simple_ev2.describe_event */
static bool _DML_M_simple_ev2__describe_event(test_t *_dev, void  *data, char **description)
#line 1815 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1815 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    char *v4017_description UNUSED  = NULL;
    #line 1819 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v4017_description = MM_STRDUP("simple_ev2");
    *description = v4017_description;
    #line 1820 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1820 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 30256 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* simple_ev2.callback */
static bool _DML_M_simple_ev2__callback(test_t *_dev, void  *param)
#line 1969 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1982 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1982 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 30266 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* simple_ev.set_event_info */
static bool _DML_M_simple_ev__set_event_info(test_t *_dev, attr_value_t info, void  **data)
#line 1830 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1830 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    void  *v4024_data UNUSED  = NULL;
    if (!SIM_attr_is_nil(info))
    SIM_LOG_ERROR(&_dev->obj, 0, "Strange event info");
    #line 1834 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v4024_data = NULL;
    *data = v4024_data;
    #line 1835 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1835 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 30283 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* simple_ev.get_event_info */
static bool _DML_M_simple_ev__get_event_info(test_t *_dev, void  *data, attr_value_t *info)
#line 1822 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1822 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v4027_info UNUSED ;
    #line 1822 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v4027_info, 0, sizeof(attr_value_t ));
    if (data != (NULL))
    SIM_LOG_ERROR(&_dev->obj, 0, "simple_ev.get_event_info(): Don't know how to handle non-NULL event data");
    #line 1827 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v4027_info = SIM_make_attr_nil();
    *info = v4027_info;
    #line 1828 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1828 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 30302 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* simple_ev.destroy */
static bool _DML_M_simple_ev__destroy(test_t *_dev, void  *data)
#line 1837 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    return 0;
    #line 1838 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 30311 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* simple_ev.describe_event */
static bool _DML_M_simple_ev__describe_event(test_t *_dev, void  *data, char **description)
#line 1815 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1815 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    char *v4031_description UNUSED  = NULL;
    #line 1819 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v4031_description = MM_STRDUP("simple_ev");
    *description = v4031_description;
    #line 1820 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1820 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 30326 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* simple_ev.callback */
static bool _DML_M_simple_ev__callback(test_t *_dev, void  *param)
#line 1969 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1982 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1982 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 30336 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* ev2.set_event_info */
static bool _DML_M_ev2__set_event_info(test_t *_dev, attr_value_t attr, void  **data)
#line 419 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
{
    #line 419 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
    void  *v4038_data UNUSED  = NULL;
    *data = v4038_data;
    #line 420 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
    return 0;
    #line 420 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
}
#line 30349 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* ev2.get_event_info */
static bool _DML_M_ev2__get_event_info(test_t *_dev, void  *data, attr_value_t *attr)
#line 416 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
{
    #line 416 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
    attr_value_t v4040_attr UNUSED ;
    #line 416 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
    memset((void *)&v4040_attr, 0, sizeof(attr_value_t ));
    v4040_attr = SIM_make_attr_nil();
    *attr = v4040_attr;
    #line 418 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
    return 0;
    #line 418 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
}
#line 30365 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* ev2.destroy */
static bool _DML_M_ev2__destroy(test_t *_dev, void  *data)
#line 421 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
{
    #line 421 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
    return 0;
    #line 421 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
}
#line 30375 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* ev2.describe_event */
static bool _DML_M_ev2__describe_event(test_t *_dev, void  *data, char **description)
#line 1815 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1815 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    char *v4044_description UNUSED  = NULL;
    #line 1819 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v4044_description = MM_STRDUP("ev2");
    *description = v4044_description;
    #line 1820 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1820 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 30390 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* ev2.callback */
static bool _DML_M_ev2__callback(test_t *_dev, void  *param)
#line 1969 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1982 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1982 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 30400 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* custom_ev.set_event_info */
static bool _DML_M_custom_ev__set_event_info(test_t *_dev, attr_value_t attr, void  **data)
#line 409 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
{
    #line 409 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
    void  *v4051_data UNUSED  = NULL;
    *data = v4051_data;
    #line 410 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
    return 0;
    #line 410 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
}
#line 30413 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* custom_ev.get_event_info */
static bool _DML_M_custom_ev__get_event_info(test_t *_dev, void  *data, attr_value_t *attr)
#line 406 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
{
    #line 406 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
    attr_value_t v4053_attr UNUSED ;
    #line 406 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
    memset((void *)&v4053_attr, 0, sizeof(attr_value_t ));
    v4053_attr = SIM_make_attr_nil();
    *attr = v4053_attr;
    #line 408 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
    return 0;
    #line 408 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
}
#line 30429 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* custom_ev.destroy */
static bool _DML_M_custom_ev__destroy(test_t *_dev, void  *data)
#line 411 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
{
    #line 411 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
    return 0;
    #line 411 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
}
#line 30439 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* custom_ev.describe_event */
static bool _DML_M_custom_ev__describe_event(test_t *_dev, void  *data, char **description)
#line 1815 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1815 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    char *v4057_description UNUSED  = NULL;
    #line 1819 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v4057_description = MM_STRDUP("custom_ev");
    *description = v4057_description;
    #line 1820 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1820 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 30454 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* custom_ev.callback */
static bool _DML_M_custom_ev__callback(test_t *_dev, void  *param)
#line 1969 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1982 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1982 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 30464 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* soft_reset */
static bool _DML_M_soft_reset(test_t *_dev)
#line 13 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting-import.dml"
{
    if (_DML_M_templates___soft_reset__soft_reset(_dev))
    #line 14 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting-import.dml"
    return 1;
    return 0;
    #line 15 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting-import.dml"
}
#line 30476 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* templates___soft_reset__soft_reset */
static bool _DML_M_templates___soft_reset__soft_reset(test_t *_dev)
#line 1216 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 268 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_access__soft_reset(_dev))
    #line 268 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 1;
    #line 267 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 267 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        int32 _ai37_0;
        #line 267 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        for (_ai37_0 = 0; (_ai37_0) < 16; ({
            #line 267 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            ++_ai37_0;
            #line 267 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
         }))
        if (_DML_M_arr__soft_reset(_dev, _ai37_0))
        #line 268 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        return 1;
        #line 30499 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
    }
    #line 267 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 267 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        int32 _ai37_0;
        #line 267 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        for (_ai37_0 = 0; (_ai37_0) < 16; ({
            #line 267 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            ++_ai37_0;
            #line 267 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
         }))
        if (_DML_M_arri__soft_reset(_dev, _ai37_0))
        #line 268 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        return 1;
        #line 30514 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
    }
    #line 268 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_b__soft_reset(_dev))
    #line 268 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 1;
    #line 268 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_b2__soft_reset(_dev))
    #line 268 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 1;
    #line 268 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_miss__soft_reset(_dev))
    #line 268 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 1;
    #line 268 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_miss_access__soft_reset(_dev))
    #line 268 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 1;
    #line 268 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_read_access_memop__soft_reset(_dev))
    #line 268 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 1;
    #line 268 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_rw_access__soft_reset(_dev))
    #line 268 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 1;
    #line 268 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_write_access_memop__soft_reset(_dev))
    #line 268 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 1;
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 30548 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* write_access_memop.soft_reset */
static bool _DML_M_write_access_memop__soft_reset(test_t *_dev)
#line 1216 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 30558 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* rw_access.soft_reset */
static bool _DML_M_rw_access__soft_reset(test_t *_dev)
#line 1216 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 30568 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* read_access_memop.soft_reset */
static bool _DML_M_read_access_memop__soft_reset(test_t *_dev)
#line 1216 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 30578 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* miss_access.soft_reset */
static bool _DML_M_miss_access__soft_reset(test_t *_dev)
#line 1216 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 30588 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* miss.soft_reset */
static bool _DML_M_miss__soft_reset(test_t *_dev)
#line 1216 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 30598 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b2.soft_reset */
static bool _DML_M_b2__soft_reset(test_t *_dev)
#line 1216 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 443 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_b2__r__soft_reset(_dev))
    #line 443 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 1;
    #line 443 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_b2__r2__soft_reset(_dev))
    #line 443 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 1;
    #line 443 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_b2__r3__soft_reset(_dev))
    #line 443 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 1;
    #line 443 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_b2__r4__soft_reset(_dev))
    #line 443 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 1;
    #line 443 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_b2__r5__soft_reset(_dev))
    #line 443 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 1;
    #line 443 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_b2__r7__soft_reset(_dev))
    #line 443 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 1;
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 30632 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b2.r7.soft_reset */
static bool _DML_M_b2__r7__soft_reset(test_t *_dev)
#line 1216 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1290 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->b2.r7 = 0;
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 30644 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b2.r5.soft_reset */
static bool _DML_M_b2__r5__soft_reset(test_t *_dev)
#line 1216 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1290 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->b2.r5 = 0;
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 30656 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b2.r4.soft_reset */
static bool _DML_M_b2__r4__soft_reset(test_t *_dev)
#line 1216 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1290 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->b2.r4 = 0;
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 30668 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b2.r3.soft_reset */
static bool _DML_M_b2__r3__soft_reset(test_t *_dev)
#line 1216 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1290 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->b2.r3 = 0;
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 30680 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b2.r2.soft_reset */
static bool _DML_M_b2__r2__soft_reset(test_t *_dev)
#line 1216 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1290 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->b2.r2 = 0;
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 30692 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b2.r.soft_reset */
static bool _DML_M_b2__r__soft_reset(test_t *_dev)
#line 1216 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1622 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->b2.r.f2 = 0;
    #line 41 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting-common.dml"
    SIM_LOG_INFO(1, _dev->b2._obj, 0, "after soft");
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 30706 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b.soft_reset */
static bool _DML_M_b__soft_reset(test_t *_dev)
#line 118 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
{
    SIM_LOG_INFO(1, _dev->b._obj, 0, "hard reset %lld", (uint64 )_dev->b.r8[5]);
    if (_DML_M_b__templates___soft_reset__soft_reset(_dev))
    #line 120 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
    return 1;
    return 0;
    #line 121 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
}
#line 30719 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b.templates___soft_reset__soft_reset */
static bool _DML_M_b__templates___soft_reset__soft_reset(test_t *_dev)
#line 1216 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 443 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_b__r__soft_reset(_dev))
    #line 443 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 1;
    #line 443 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_b__r4__soft_reset(_dev))
    #line 443 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 1;
    #line 443 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_b__r6__soft_reset(_dev))
    #line 443 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 1;
    #line 442 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 442 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        int32 _ai51_0;
        #line 442 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        for (_ai51_0 = 0; (_ai51_0) < 30; ({
            #line 442 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            ++_ai51_0;
            #line 442 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
         }))
        if (_DML_M_b__r8__soft_reset(_dev, _ai51_0))
        #line 443 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        return 1;
        #line 30750 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
    }
    #line 445 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_b__r10__soft_reset(_dev))
    #line 445 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 1;
    #line 445 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_b__r11__soft_reset(_dev))
    #line 445 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 1;
    #line 445 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_b__r12__soft_reset(_dev))
    #line 445 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 1;
    #line 445 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_b__r9__soft_reset(_dev))
    #line 445 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 1;
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 30772 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b.r9.soft_reset */
static bool _DML_M_b__r9__soft_reset(test_t *_dev)
#line 1216 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1290 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->b.r9 = 0;
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 30784 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b.r12.soft_reset */
static bool _DML_M_b__r12__soft_reset(test_t *_dev)
#line 1216 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1290 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->b.r12 = 0;
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 30796 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b.r11.soft_reset */
static bool _DML_M_b__r11__soft_reset(test_t *_dev)
#line 1216 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1290 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->b.r11 = 0;
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 30808 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b.r10.soft_reset */
static bool _DML_M_b__r10__soft_reset(test_t *_dev)
#line 1216 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1290 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->b.r10 = 0;
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 30820 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b.r8[$i].soft_reset */
static bool _DML_M_b__r8__soft_reset(test_t *_dev, uint32 _idx0)
#line 1216 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1290 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->b.r8[_idx0] = 0;
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 30832 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b.r6.soft_reset */
static bool _DML_M_b__r6__soft_reset(test_t *_dev)
#line 1216 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1290 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->b.r6 = 0;
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 30844 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b.r4.soft_reset */
static bool _DML_M_b__r4__soft_reset(test_t *_dev)
#line 1216 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1622 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->b.r4.f0 = 0;
    #line 1622 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->b.r4.f1 = 0;
    #line 1622 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->b.r4.f2 = 0;
    #line 1622 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->b.r4.f3[0] = 0;
    #line 1622 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->b.r4.f3[1] = 0;
    #line 1622 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->b.r4.f3[2] = 0;
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 30866 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b.r.soft_reset */
static bool _DML_M_b__r__soft_reset(test_t *_dev)
#line 1216 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1622 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->b.r.f3 = 0;
    #line 1620 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->b.r.f = 4;
    #line 1622 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->b.r.f2[0] = 0;
    #line 1622 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->b.r.f2[1] = 0;
    #line 1622 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->b.r.f2[2] = 0;
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 30886 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* arri[$i].soft_reset */
static bool _DML_M_arri__soft_reset(test_t *_dev, uint32 _idx0)
#line 1216 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 30896 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* arr[$j].soft_reset */
static bool _DML_M_arr__soft_reset(test_t *_dev, uint32 _idx0)
#line 1216 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 30906 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* access.soft_reset */
static bool _DML_M_access__soft_reset(test_t *_dev)
#line 1216 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 30916 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* hard_reset */
static bool _DML_M_hard_reset(test_t *_dev)
#line 10 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting-import.dml"
{
    if (_DML_M_templates___hard_reset__hard_reset(_dev))
    #line 11 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting-import.dml"
    return 1;
    return 0;
    #line 12 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting-import.dml"
}
#line 30928 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* templates___hard_reset__hard_reset */
static bool _DML_M_templates___hard_reset__hard_reset(test_t *_dev)
#line 1211 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 264 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_access__hard_reset(_dev))
    #line 264 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 1;
    #line 263 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 263 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        int32 _ai61_0;
        #line 263 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        for (_ai61_0 = 0; (_ai61_0) < 16; ({
            #line 263 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            ++_ai61_0;
            #line 263 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
         }))
        if (_DML_M_arr__hard_reset(_dev, _ai61_0))
        #line 264 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        return 1;
        #line 30951 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
    }
    #line 263 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 263 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        int32 _ai61_0;
        #line 263 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        for (_ai61_0 = 0; (_ai61_0) < 16; ({
            #line 263 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            ++_ai61_0;
            #line 263 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
         }))
        if (_DML_M_arri__hard_reset(_dev, _ai61_0))
        #line 264 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        return 1;
        #line 30966 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
    }
    #line 264 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_b__hard_reset(_dev))
    #line 264 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 1;
    #line 264 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_b2__hard_reset(_dev))
    #line 264 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 1;
    #line 264 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_miss__hard_reset(_dev))
    #line 264 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 1;
    #line 264 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_miss_access__hard_reset(_dev))
    #line 264 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 1;
    #line 264 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_read_access_memop__hard_reset(_dev))
    #line 264 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 1;
    #line 264 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_rw_access__hard_reset(_dev))
    #line 264 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 1;
    #line 264 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_write_access_memop__hard_reset(_dev))
    #line 264 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 1;
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 31000 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* write_access_memop.hard_reset */
static bool _DML_M_write_access_memop__hard_reset(test_t *_dev)
#line 1211 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 31010 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* rw_access.hard_reset */
static bool _DML_M_rw_access__hard_reset(test_t *_dev)
#line 1211 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 31020 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* read_access_memop.hard_reset */
static bool _DML_M_read_access_memop__hard_reset(test_t *_dev)
#line 1211 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 31030 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* miss_access.hard_reset */
static bool _DML_M_miss_access__hard_reset(test_t *_dev)
#line 1211 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 31040 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* miss.hard_reset */
static bool _DML_M_miss__hard_reset(test_t *_dev)
#line 1211 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 31050 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b2.hard_reset */
static bool _DML_M_b2__hard_reset(test_t *_dev)
#line 1211 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 436 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_b2__r__hard_reset(_dev))
    #line 436 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 1;
    #line 436 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_b2__r2__hard_reset(_dev))
    #line 436 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 1;
    #line 436 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_b2__r3__hard_reset(_dev))
    #line 436 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 1;
    #line 436 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_b2__r4__hard_reset(_dev))
    #line 436 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 1;
    #line 436 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_b2__r5__hard_reset(_dev))
    #line 436 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 1;
    #line 436 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_b2__r7__hard_reset(_dev))
    #line 436 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 1;
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 31084 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b2.r7.hard_reset */
static bool _DML_M_b2__r7__hard_reset(test_t *_dev)
#line 1211 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1277 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->b2.r7 = 0;
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 31096 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b2.r5.hard_reset */
static bool _DML_M_b2__r5__hard_reset(test_t *_dev)
#line 1211 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1277 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->b2.r5 = 0;
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 31108 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b2.r4.hard_reset */
static bool _DML_M_b2__r4__hard_reset(test_t *_dev)
#line 1211 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1277 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->b2.r4 = 0;
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 31120 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b2.r3.hard_reset */
static bool _DML_M_b2__r3__hard_reset(test_t *_dev)
#line 1211 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1277 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->b2.r3 = 0;
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 31132 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b2.r2.hard_reset */
static bool _DML_M_b2__r2__hard_reset(test_t *_dev)
#line 1211 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1277 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->b2.r2 = 0;
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 31144 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b2.r.hard_reset */
static bool _DML_M_b2__r__hard_reset(test_t *_dev)
#line 1211 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->b2.r.f2 = 0;
    #line 44 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting-common.dml"
    SIM_LOG_INFO(1, _dev->b2._obj, 0, "after hard");
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 31158 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b.hard_reset */
static bool _DML_M_b__hard_reset(test_t *_dev)
#line 122 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
{
    SIM_LOG_INFO(1, _dev->b._obj, 0, "soft reset");
    if (_DML_M_b__templates___hard_reset__hard_reset(_dev))
    #line 124 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
    return 1;
    return 0;
    #line 125 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
}
#line 31171 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b.templates___hard_reset__hard_reset */
static bool _DML_M_b__templates___hard_reset__hard_reset(test_t *_dev)
#line 1211 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 436 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_b__r__hard_reset(_dev))
    #line 436 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 1;
    #line 436 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_b__r4__hard_reset(_dev))
    #line 436 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 1;
    #line 436 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_b__r6__hard_reset(_dev))
    #line 436 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 1;
    #line 435 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 435 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        int32 _ai75_0;
        #line 435 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        for (_ai75_0 = 0; (_ai75_0) < 30; ({
            #line 435 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            ++_ai75_0;
            #line 435 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
         }))
        if (_DML_M_b__r8__hard_reset(_dev, _ai75_0))
        #line 436 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        return 1;
        #line 31202 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"
    }
    #line 438 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_b__r10__hard_reset(_dev))
    #line 438 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 1;
    #line 438 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_b__r11__hard_reset(_dev))
    #line 438 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 1;
    #line 438 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_b__r12__hard_reset(_dev))
    #line 438 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 1;
    #line 438 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_b__r9__hard_reset(_dev))
    #line 438 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 1;
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 31224 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b.r9.hard_reset */
static bool _DML_M_b__r9__hard_reset(test_t *_dev)
#line 1211 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1277 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->b.r9 = 0;
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 31236 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b.r12.hard_reset */
static bool _DML_M_b__r12__hard_reset(test_t *_dev)
#line 1211 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1277 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->b.r12 = 0;
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 31248 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b.r11.hard_reset */
static bool _DML_M_b__r11__hard_reset(test_t *_dev)
#line 1211 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1277 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->b.r11 = 0;
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 31260 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b.r10.hard_reset */
static bool _DML_M_b__r10__hard_reset(test_t *_dev)
#line 1211 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1277 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->b.r10 = 0;
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 31272 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b.r8[$i].hard_reset */
static bool _DML_M_b__r8__hard_reset(test_t *_dev, uint32 _idx0)
#line 1211 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1277 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->b.r8[_idx0] = 0;
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 31284 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b.r6.hard_reset */
static bool _DML_M_b__r6__hard_reset(test_t *_dev)
#line 1211 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1277 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->b.r6 = 0;
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 31296 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b.r4.hard_reset */
static bool _DML_M_b__r4__hard_reset(test_t *_dev)
#line 1211 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->b.r4.f0 = 0;
    #line 1614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->b.r4.f1 = 0;
    #line 1614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->b.r4.f2 = 0;
    #line 1614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->b.r4.f3[0] = 0;
    #line 1614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->b.r4.f3[1] = 0;
    #line 1614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->b.r4.f3[2] = 0;
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 31318 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* b.r.hard_reset */
static bool _DML_M_b__r__hard_reset(test_t *_dev)
#line 1211 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->b.r.f3 = 0;
    #line 1612 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->b.r.f = 3;
    #line 1614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->b.r.f2[0] = 0;
    #line 1614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->b.r.f2[1] = 0;
    #line 1614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->b.r.f2[2] = 0;
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 31338 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* arri[$i].hard_reset */
static bool _DML_M_arri__hard_reset(test_t *_dev, uint32 _idx0)
#line 1211 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 31348 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* arr[$j].hard_reset */
static bool _DML_M_arr__hard_reset(test_t *_dev, uint32 _idx0)
#line 1211 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 31358 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

/* access.hard_reset */
static bool _DML_M_access__hard_reset(test_t *_dev)
#line 1211 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 31368 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\porting\\T_porting.c"

conf_class_t *
_initialize_T_porting(void)
{

    const class_info_t funcs = {
        .alloc = test_alloc,
        .init = test_init,
        .finalize = test_finalize,
        .objects_finalized = test_objects_finalized,
        .dealloc = test_dealloc,
        .description = "test device",
    };

    conf_class_t *class = SIM_create_class("test", &funcs);
    _dev_class = class;
    if (SIM_clear_exception() != SimExc_No_Exception) {
        fprintf(stderr, "Failed to register class test: %s\n", SIM_last_error());
        return NULL;
    }

    _initialize_traits();
    _initialize_identity_ht();
    _initialize_vtable_hts();
    _initialize_typeseq_after_on_hook_hts();
    _register_events(class);
    _port_class_access = _register_port_class("test.access", NULL, NULL);
    SIM_register_port(class, "bank.access", _port_class_access, NULL);
    _port_class_arr = _register_port_class("test.arr", NULL, NULL);
    for (int _i0 = 0; _i0 < 16; ++_i0) {
        strbuf_t portname = sb_newf("bank.arr[%d]", _i0);
        SIM_register_port(class, sb_str(&portname), _port_class_arr, NULL);
        sb_free(&portname);
    }
    _port_class_arri = _register_port_class("test.arri", NULL, NULL);
    for (int _i0 = 0; _i0 < 16; ++_i0) {
        strbuf_t portname = sb_newf("bank.arri[%d]", _i0);
        SIM_register_port(class, sb_str(&portname), _port_class_arri, NULL);
        sb_free(&portname);
    }
    _port_class_b = _register_port_class("test.b", NULL, NULL);
    SIM_register_port(class, "bank.b", _port_class_b, NULL);
    _port_class_b2 = _register_port_class("test.b2", NULL, NULL);
    SIM_register_port(class, "bank.b2", _port_class_b2, NULL);
    _port_class_miss = _register_port_class("test.miss", NULL, NULL);
    SIM_register_port(class, "bank.miss", _port_class_miss, NULL);
    _port_class_miss_access = _register_port_class("test.miss_access", NULL, NULL);
    SIM_register_port(class, "bank.miss_access", _port_class_miss_access, NULL);
    _port_class_p1 = _register_port_class("test.p1", NULL, NULL);
    SIM_register_port(class, "port.p1", _port_class_p1, NULL);
    _port_class_p2 = _register_port_class("test.p2", NULL, NULL);
    SIM_register_port(class, "port.p2", _port_class_p2, NULL);
    _port_class_p3 = _register_port_class("test.p3", NULL, NULL);
    SIM_register_port(class, "port.p3", _port_class_p3, NULL);
    _port_class_pp = _register_port_class("test.pp", NULL, NULL);
    SIM_register_port(class, "port.pp", _port_class_pp, NULL);
    _port_class_read_access_memop = _register_port_class("test.read_access_memop", NULL, NULL);
    SIM_register_port(class, "bank.read_access_memop", _port_class_read_access_memop, NULL);
    _port_class_rw_access = _register_port_class("test.rw_access", NULL, NULL);
    SIM_register_port(class, "bank.rw_access", _port_class_rw_access, NULL);
    _port_class_write_access_memop = _register_port_class("test.write_access_memop", NULL, NULL);
    SIM_register_port(class, "bank.write_access_memop", _port_class_write_access_memop, NULL);
    _DML_register_attribute(class, "a", get_a, NULL, set_a, NULL, Sim_Attr_Optional|Sim_Attr_Internal, "n", "Undocumented");
    _DML_register_attribute(class, "ab", get_ab, NULL, set_ab, NULL, Sim_Attr_Optional|Sim_Attr_Internal, "b", "Undocumented");
    _DML_register_attribute(class, "ad", get_ad, NULL, set_ad, NULL, Sim_Attr_Optional|Sim_Attr_Internal, "f", "Undocumented");
    _DML_register_attribute(class, "ai", get_ai, NULL, set_ai, NULL, Sim_Attr_Optional, "i", "xyz");
    _DML_register_attribute(class, "au", get_au, NULL, set_au, NULL, Sim_Attr_Optional|Sim_Attr_Internal, "i", "Undocumented");
    _DML_register_attribute(class, "au1", get_au1, NULL, set_au1, NULL, Sim_Attr_Optional|Sim_Attr_Internal, "i", "Undocumented");
    _register_port_attr(class, _port_class_b, offsetof(test_t, b._obj), true, "b", "r", get_b_r, set_b_r, Sim_Attr_Optional|Sim_Attr_Internal, "i", "register b.r");
    _register_port_attr(class, _port_class_b, offsetof(test_t, b._obj), true, "b", "r10", get_b_r10, set_b_r10, Sim_Attr_Optional|Sim_Attr_Internal, "i", "register b.r10");
    _register_port_attr(class, _port_class_b, offsetof(test_t, b._obj), true, "b", "r11", get_b_r11, set_b_r11, Sim_Attr_Optional|Sim_Attr_Internal, "i", "register b.r11");
    _register_port_attr(class, _port_class_b, offsetof(test_t, b._obj), true, "b", "r12", get_b_r12, set_b_r12, Sim_Attr_Optional|Sim_Attr_Internal, "i", "register b.r12");
    _register_port_attr(class, _port_class_b, offsetof(test_t, b._obj), true, "b", "r4", get_b_r4, set_b_r4, Sim_Attr_Optional|Sim_Attr_Internal, "i", "register b.r4");
    _register_port_attr(class, _port_class_b, offsetof(test_t, b._obj), true, "b", "r6", get_b_r6, set_b_r6, Sim_Attr_Optional|Sim_Attr_Internal, "i", "register b.r6");
    _register_port_attr(class, _port_class_b, offsetof(test_t, b._obj), true, "b", "r8", get_b_r8, set_b_r8, Sim_Attr_Optional|Sim_Attr_Internal, "[i{30}]", "register b.r8[$i]");
    _register_port_attr(class, _port_class_b, offsetof(test_t, b._obj), true, "b", "r9", get_b_r9, set_b_r9, Sim_Attr_Optional|Sim_Attr_Internal, "i", "register b.r9");
    _register_port_attr(class, _port_class_b2, offsetof(test_t, b2._obj), true, "b2", "r", get_b2_r, set_b2_r, Sim_Attr_Optional|Sim_Attr_Internal, "i", "register b2.r");
    _register_port_attr(class, _port_class_b2, offsetof(test_t, b2._obj), true, "b2", "r2", get_b2_r2, set_b2_r2, Sim_Attr_Optional|Sim_Attr_Internal, "i", "register b2.r2");
    _register_port_attr(class, _port_class_b2, offsetof(test_t, b2._obj), true, "b2", "r3", get_b2_r3, set_b2_r3, Sim_Attr_Optional|Sim_Attr_Internal, "i", "register b2.r3");
    _register_port_attr(class, _port_class_b2, offsetof(test_t, b2._obj), true, "b2", "r4", get_b2_r4, set_b2_r4, Sim_Attr_Optional|Sim_Attr_Internal, "i", "register b2.r4");
    _register_port_attr(class, _port_class_b2, offsetof(test_t, b2._obj), true, "b2", "r5", get_b2_r5, set_b2_r5, Sim_Attr_Optional|Sim_Attr_Internal, "i", "register b2.r5");
    _register_port_attr(class, _port_class_b2, offsetof(test_t, b2._obj), true, "b2", "r7", get_b2_r7, set_b2_r7, Sim_Attr_Optional|Sim_Attr_Internal, "i", "register b2.r7");
    _DML_register_attribute(class, "c", get_c, NULL, set_c, NULL, Sim_Attr_Optional|Sim_Attr_Internal, "o|[os]|n", "Undocumented");
    _DML_register_attribute(class, "c2", get_c2, NULL, set_c2, NULL, Sim_Attr_Optional|Sim_Attr_Internal, "o|[os]|n", "Undocumented\012\012Required interfaces: <iface>signal</iface>.");
    _DML_register_attribute(class, "enum_attr", get_enum_attr, NULL, set_enum_attr, NULL, Sim_Attr_Optional|Sim_Attr_Internal, "s", "Undocumented");
    {
        static const bank_instrumentation_subscribe_interface_t bank_instrumentation_subscribe_interface = {
        .disable_connection_callbacks = &_DML_PIFACE_access__bank_instrumentation_subscribe__disable_connection_callbacks,
        .enable_connection_callbacks = &_DML_PIFACE_access__bank_instrumentation_subscribe__enable_connection_callbacks,
        .register_after_read = &_DML_PIFACE_access__bank_instrumentation_subscribe__register_after_read,
        .register_after_write = &_DML_PIFACE_access__bank_instrumentation_subscribe__register_after_write,
        .register_before_read = &_DML_PIFACE_access__bank_instrumentation_subscribe__register_before_read,
        .register_before_write = &_DML_PIFACE_access__bank_instrumentation_subscribe__register_before_write,
        .remove_callback = &_DML_PIFACE_access__bank_instrumentation_subscribe__remove_callback,
        .remove_connection_callbacks = &_DML_PIFACE_access__bank_instrumentation_subscribe__remove_connection_callbacks,
    };
        SIM_register_interface(_port_class_access, "bank_instrumentation_subscribe", &bank_instrumentation_subscribe_interface);
        static const bank_instrumentation_subscribe_interface_t port_iface = {
        .disable_connection_callbacks = &_DML_IFACE_access__bank_instrumentation_subscribe__disable_connection_callbacks,
        .enable_connection_callbacks = &_DML_IFACE_access__bank_instrumentation_subscribe__enable_connection_callbacks,
        .register_after_read = &_DML_IFACE_access__bank_instrumentation_subscribe__register_after_read,
        .register_after_write = &_DML_IFACE_access__bank_instrumentation_subscribe__register_after_write,
        .register_before_read = &_DML_IFACE_access__bank_instrumentation_subscribe__register_before_read,
        .register_before_write = &_DML_IFACE_access__bank_instrumentation_subscribe__register_before_write,
        .remove_callback = &_DML_IFACE_access__bank_instrumentation_subscribe__remove_callback,
        .remove_connection_callbacks = &_DML_IFACE_access__bank_instrumentation_subscribe__remove_connection_callbacks,
    };
        SIM_register_port_interface(class, "bank_instrumentation_subscribe", &port_iface, "access", NULL);
    }
    {
        static const instrumentation_order_interface_t instrumentation_order_interface = {
        .get_connections = &_DML_PIFACE_access__instrumentation_order__get_connections,
        .move_before = &_DML_PIFACE_access__instrumentation_order__move_before,
    };
        SIM_register_interface(_port_class_access, "instrumentation_order", &instrumentation_order_interface);
        static const instrumentation_order_interface_t port_iface = {
        .get_connections = &_DML_IFACE_access__instrumentation_order__get_connections,
        .move_before = &_DML_IFACE_access__instrumentation_order__move_before,
    };
        SIM_register_port_interface(class, "instrumentation_order", &port_iface, "access", NULL);
    }
    {
        static const int_register_interface_t int_register_interface = {
        .all_registers = &_DML_PIFACE_access__int_register__all_registers,
        .get_name = &_DML_PIFACE_access__int_register__get_name,
        .get_number = &_DML_PIFACE_access__int_register__get_number,
        .read = &_DML_PIFACE_access__int_register__read,
        .register_info = &_DML_PIFACE_access__int_register__register_info,
        .write = &_DML_PIFACE_access__int_register__write,
    };
        SIM_register_interface(_port_class_access, "int_register", &int_register_interface);
        static const int_register_interface_t port_iface = {
        .all_registers = &_DML_IFACE_access__int_register__all_registers,
        .get_name = &_DML_IFACE_access__int_register__get_name,
        .get_number = &_DML_IFACE_access__int_register__get_number,
        .read = &_DML_IFACE_access__int_register__read,
        .register_info = &_DML_IFACE_access__int_register__register_info,
        .write = &_DML_IFACE_access__int_register__write,
    };
        SIM_register_port_interface(class, "int_register", &port_iface, "access", NULL);
    }
    {
        static const io_memory_interface_t io_memory_interface = {
        .operation = &_DML_PIFACE_access__io_memory__operation,
    };
        SIM_register_interface(_port_class_access, "io_memory", &io_memory_interface);
        static const io_memory_interface_t port_iface = {
        .operation = &_DML_IFACE_access__io_memory__operation,
    };
        SIM_register_port_interface(class, "io_memory", &port_iface, "access", NULL);
    }
    {
        static const register_view_interface_t register_view_interface = {
        .big_endian_bitorder = &_DML_PIFACE_access__register_view__big_endian_bitorder,
        .description = &_DML_PIFACE_access__register_view__description,
        .get_register_value = &_DML_PIFACE_access__register_view__get_register_value,
        .number_of_registers = &_DML_PIFACE_access__register_view__number_of_registers,
        .register_info = &_DML_PIFACE_access__register_view__register_info,
        .set_register_value = &_DML_PIFACE_access__register_view__set_register_value,
    };
        SIM_register_interface(_port_class_access, "register_view", &register_view_interface);
        static const register_view_interface_t port_iface = {
        .big_endian_bitorder = &_DML_IFACE_access__register_view__big_endian_bitorder,
        .description = &_DML_IFACE_access__register_view__description,
        .get_register_value = &_DML_IFACE_access__register_view__get_register_value,
        .number_of_registers = &_DML_IFACE_access__register_view__number_of_registers,
        .register_info = &_DML_IFACE_access__register_view__register_info,
        .set_register_value = &_DML_IFACE_access__register_view__set_register_value,
    };
        SIM_register_port_interface(class, "register_view", &port_iface, "access", NULL);
    }
    {
        static const register_view_catalog_interface_t register_view_catalog_interface = {
        .register_names = &_DML_PIFACE_access__register_view_catalog__register_names,
        .register_offsets = &_DML_PIFACE_access__register_view_catalog__register_offsets,
    };
        SIM_register_interface(_port_class_access, "register_view_catalog", &register_view_catalog_interface);
        static const register_view_catalog_interface_t port_iface = {
        .register_names = &_DML_IFACE_access__register_view_catalog__register_names,
        .register_offsets = &_DML_IFACE_access__register_view_catalog__register_offsets,
    };
        SIM_register_port_interface(class, "register_view_catalog", &port_iface, "access", NULL);
    }
    {
        static const bank_instrumentation_subscribe_interface_t bank_instrumentation_subscribe_interface = {
        .disable_connection_callbacks = &_DML_PIFACE_arr__bank_instrumentation_subscribe__disable_connection_callbacks,
        .enable_connection_callbacks = &_DML_PIFACE_arr__bank_instrumentation_subscribe__enable_connection_callbacks,
        .register_after_read = &_DML_PIFACE_arr__bank_instrumentation_subscribe__register_after_read,
        .register_after_write = &_DML_PIFACE_arr__bank_instrumentation_subscribe__register_after_write,
        .register_before_read = &_DML_PIFACE_arr__bank_instrumentation_subscribe__register_before_read,
        .register_before_write = &_DML_PIFACE_arr__bank_instrumentation_subscribe__register_before_write,
        .remove_callback = &_DML_PIFACE_arr__bank_instrumentation_subscribe__remove_callback,
        .remove_connection_callbacks = &_DML_PIFACE_arr__bank_instrumentation_subscribe__remove_connection_callbacks,
    };
        SIM_register_interface(_port_class_arr, "bank_instrumentation_subscribe", &bank_instrumentation_subscribe_interface);
        static const bank_instrumentation_subscribe_interface_t ifaces[16] = {{
        .disable_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__disable_connection_callbacks__0,
        .enable_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__enable_connection_callbacks__0,
        .register_after_read = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_after_read__0,
        .register_after_write = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_after_write__0,
        .register_before_read = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_before_read__0,
        .register_before_write = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_before_write__0,
        .remove_callback = &_DML_IFACE_arr__bank_instrumentation_subscribe__remove_callback__0,
        .remove_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__remove_connection_callbacks__0,
    },
{
        .disable_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__disable_connection_callbacks__1,
        .enable_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__enable_connection_callbacks__1,
        .register_after_read = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_after_read__1,
        .register_after_write = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_after_write__1,
        .register_before_read = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_before_read__1,
        .register_before_write = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_before_write__1,
        .remove_callback = &_DML_IFACE_arr__bank_instrumentation_subscribe__remove_callback__1,
        .remove_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__remove_connection_callbacks__1,
    },
{
        .disable_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__disable_connection_callbacks__2,
        .enable_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__enable_connection_callbacks__2,
        .register_after_read = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_after_read__2,
        .register_after_write = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_after_write__2,
        .register_before_read = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_before_read__2,
        .register_before_write = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_before_write__2,
        .remove_callback = &_DML_IFACE_arr__bank_instrumentation_subscribe__remove_callback__2,
        .remove_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__remove_connection_callbacks__2,
    },
{
        .disable_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__disable_connection_callbacks__3,
        .enable_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__enable_connection_callbacks__3,
        .register_after_read = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_after_read__3,
        .register_after_write = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_after_write__3,
        .register_before_read = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_before_read__3,
        .register_before_write = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_before_write__3,
        .remove_callback = &_DML_IFACE_arr__bank_instrumentation_subscribe__remove_callback__3,
        .remove_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__remove_connection_callbacks__3,
    },
{
        .disable_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__disable_connection_callbacks__4,
        .enable_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__enable_connection_callbacks__4,
        .register_after_read = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_after_read__4,
        .register_after_write = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_after_write__4,
        .register_before_read = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_before_read__4,
        .register_before_write = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_before_write__4,
        .remove_callback = &_DML_IFACE_arr__bank_instrumentation_subscribe__remove_callback__4,
        .remove_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__remove_connection_callbacks__4,
    },
{
        .disable_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__disable_connection_callbacks__5,
        .enable_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__enable_connection_callbacks__5,
        .register_after_read = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_after_read__5,
        .register_after_write = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_after_write__5,
        .register_before_read = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_before_read__5,
        .register_before_write = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_before_write__5,
        .remove_callback = &_DML_IFACE_arr__bank_instrumentation_subscribe__remove_callback__5,
        .remove_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__remove_connection_callbacks__5,
    },
{
        .disable_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__disable_connection_callbacks__6,
        .enable_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__enable_connection_callbacks__6,
        .register_after_read = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_after_read__6,
        .register_after_write = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_after_write__6,
        .register_before_read = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_before_read__6,
        .register_before_write = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_before_write__6,
        .remove_callback = &_DML_IFACE_arr__bank_instrumentation_subscribe__remove_callback__6,
        .remove_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__remove_connection_callbacks__6,
    },
{
        .disable_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__disable_connection_callbacks__7,
        .enable_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__enable_connection_callbacks__7,
        .register_after_read = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_after_read__7,
        .register_after_write = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_after_write__7,
        .register_before_read = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_before_read__7,
        .register_before_write = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_before_write__7,
        .remove_callback = &_DML_IFACE_arr__bank_instrumentation_subscribe__remove_callback__7,
        .remove_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__remove_connection_callbacks__7,
    },
{
        .disable_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__disable_connection_callbacks__8,
        .enable_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__enable_connection_callbacks__8,
        .register_after_read = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_after_read__8,
        .register_after_write = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_after_write__8,
        .register_before_read = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_before_read__8,
        .register_before_write = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_before_write__8,
        .remove_callback = &_DML_IFACE_arr__bank_instrumentation_subscribe__remove_callback__8,
        .remove_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__remove_connection_callbacks__8,
    },
{
        .disable_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__disable_connection_callbacks__9,
        .enable_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__enable_connection_callbacks__9,
        .register_after_read = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_after_read__9,
        .register_after_write = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_after_write__9,
        .register_before_read = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_before_read__9,
        .register_before_write = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_before_write__9,
        .remove_callback = &_DML_IFACE_arr__bank_instrumentation_subscribe__remove_callback__9,
        .remove_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__remove_connection_callbacks__9,
    },
{
        .disable_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__disable_connection_callbacks__10,
        .enable_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__enable_connection_callbacks__10,
        .register_after_read = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_after_read__10,
        .register_after_write = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_after_write__10,
        .register_before_read = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_before_read__10,
        .register_before_write = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_before_write__10,
        .remove_callback = &_DML_IFACE_arr__bank_instrumentation_subscribe__remove_callback__10,
        .remove_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__remove_connection_callbacks__10,
    },
{
        .disable_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__disable_connection_callbacks__11,
        .enable_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__enable_connection_callbacks__11,
        .register_after_read = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_after_read__11,
        .register_after_write = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_after_write__11,
        .register_before_read = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_before_read__11,
        .register_before_write = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_before_write__11,
        .remove_callback = &_DML_IFACE_arr__bank_instrumentation_subscribe__remove_callback__11,
        .remove_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__remove_connection_callbacks__11,
    },
{
        .disable_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__disable_connection_callbacks__12,
        .enable_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__enable_connection_callbacks__12,
        .register_after_read = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_after_read__12,
        .register_after_write = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_after_write__12,
        .register_before_read = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_before_read__12,
        .register_before_write = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_before_write__12,
        .remove_callback = &_DML_IFACE_arr__bank_instrumentation_subscribe__remove_callback__12,
        .remove_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__remove_connection_callbacks__12,
    },
{
        .disable_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__disable_connection_callbacks__13,
        .enable_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__enable_connection_callbacks__13,
        .register_after_read = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_after_read__13,
        .register_after_write = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_after_write__13,
        .register_before_read = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_before_read__13,
        .register_before_write = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_before_write__13,
        .remove_callback = &_DML_IFACE_arr__bank_instrumentation_subscribe__remove_callback__13,
        .remove_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__remove_connection_callbacks__13,
    },
{
        .disable_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__disable_connection_callbacks__14,
        .enable_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__enable_connection_callbacks__14,
        .register_after_read = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_after_read__14,
        .register_after_write = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_after_write__14,
        .register_before_read = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_before_read__14,
        .register_before_write = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_before_write__14,
        .remove_callback = &_DML_IFACE_arr__bank_instrumentation_subscribe__remove_callback__14,
        .remove_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__remove_connection_callbacks__14,
    },
{
        .disable_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__disable_connection_callbacks__15,
        .enable_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__enable_connection_callbacks__15,
        .register_after_read = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_after_read__15,
        .register_after_write = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_after_write__15,
        .register_before_read = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_before_read__15,
        .register_before_write = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_before_write__15,
        .remove_callback = &_DML_IFACE_arr__bank_instrumentation_subscribe__remove_callback__15,
        .remove_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__remove_connection_callbacks__15,
    }
};
        interface_array_t iface_vect = VNULL;
        for (int i0 = 0; i0 < 16; i0++)
            VADD(iface_vect, &ifaces[i0]);
        VT_register_port_array_interface(class, "bank_instrumentation_subscribe", &iface_vect, "arr", NULL);
        VFREE(iface_vect);
    }
    {
        static const instrumentation_order_interface_t instrumentation_order_interface = {
        .get_connections = &_DML_PIFACE_arr__instrumentation_order__get_connections,
        .move_before = &_DML_PIFACE_arr__instrumentation_order__move_before,
    };
        SIM_register_interface(_port_class_arr, "instrumentation_order", &instrumentation_order_interface);
        static const instrumentation_order_interface_t ifaces[16] = {{
        .get_connections = &_DML_IFACE_arr__instrumentation_order__get_connections__0,
        .move_before = &_DML_IFACE_arr__instrumentation_order__move_before__0,
    },
{
        .get_connections = &_DML_IFACE_arr__instrumentation_order__get_connections__1,
        .move_before = &_DML_IFACE_arr__instrumentation_order__move_before__1,
    },
{
        .get_connections = &_DML_IFACE_arr__instrumentation_order__get_connections__2,
        .move_before = &_DML_IFACE_arr__instrumentation_order__move_before__2,
    },
{
        .get_connections = &_DML_IFACE_arr__instrumentation_order__get_connections__3,
        .move_before = &_DML_IFACE_arr__instrumentation_order__move_before__3,
    },
{
        .get_connections = &_DML_IFACE_arr__instrumentation_order__get_connections__4,
        .move_before = &_DML_IFACE_arr__instrumentation_order__move_before__4,
    },
{
        .get_connections = &_DML_IFACE_arr__instrumentation_order__get_connections__5,
        .move_before = &_DML_IFACE_arr__instrumentation_order__move_before__5,
    },
{
        .get_connections = &_DML_IFACE_arr__instrumentation_order__get_connections__6,
        .move_before = &_DML_IFACE_arr__instrumentation_order__move_before__6,
    },
{
        .get_connections = &_DML_IFACE_arr__instrumentation_order__get_connections__7,
        .move_before = &_DML_IFACE_arr__instrumentation_order__move_before__7,
    },
{
        .get_connections = &_DML_IFACE_arr__instrumentation_order__get_connections__8,
        .move_before = &_DML_IFACE_arr__instrumentation_order__move_before__8,
    },
{
        .get_connections = &_DML_IFACE_arr__instrumentation_order__get_connections__9,
        .move_before = &_DML_IFACE_arr__instrumentation_order__move_before__9,
    },
{
        .get_connections = &_DML_IFACE_arr__instrumentation_order__get_connections__10,
        .move_before = &_DML_IFACE_arr__instrumentation_order__move_before__10,
    },
{
        .get_connections = &_DML_IFACE_arr__instrumentation_order__get_connections__11,
        .move_before = &_DML_IFACE_arr__instrumentation_order__move_before__11,
    },
{
        .get_connections = &_DML_IFACE_arr__instrumentation_order__get_connections__12,
        .move_before = &_DML_IFACE_arr__instrumentation_order__move_before__12,
    },
{
        .get_connections = &_DML_IFACE_arr__instrumentation_order__get_connections__13,
        .move_before = &_DML_IFACE_arr__instrumentation_order__move_before__13,
    },
{
        .get_connections = &_DML_IFACE_arr__instrumentation_order__get_connections__14,
        .move_before = &_DML_IFACE_arr__instrumentation_order__move_before__14,
    },
{
        .get_connections = &_DML_IFACE_arr__instrumentation_order__get_connections__15,
        .move_before = &_DML_IFACE_arr__instrumentation_order__move_before__15,
    }
};
        interface_array_t iface_vect = VNULL;
        for (int i0 = 0; i0 < 16; i0++)
            VADD(iface_vect, &ifaces[i0]);
        VT_register_port_array_interface(class, "instrumentation_order", &iface_vect, "arr", NULL);
        VFREE(iface_vect);
    }
    {
        static const int_register_interface_t int_register_interface = {
        .all_registers = &_DML_PIFACE_arr__int_register__all_registers,
        .get_name = &_DML_PIFACE_arr__int_register__get_name,
        .get_number = &_DML_PIFACE_arr__int_register__get_number,
        .read = &_DML_PIFACE_arr__int_register__read,
        .register_info = &_DML_PIFACE_arr__int_register__register_info,
        .write = &_DML_PIFACE_arr__int_register__write,
    };
        SIM_register_interface(_port_class_arr, "int_register", &int_register_interface);
        static const int_register_interface_t ifaces[16] = {{
        .all_registers = &_DML_IFACE_arr__int_register__all_registers__0,
        .get_name = &_DML_IFACE_arr__int_register__get_name__0,
        .get_number = &_DML_IFACE_arr__int_register__get_number__0,
        .read = &_DML_IFACE_arr__int_register__read__0,
        .register_info = &_DML_IFACE_arr__int_register__register_info__0,
        .write = &_DML_IFACE_arr__int_register__write__0,
    },
{
        .all_registers = &_DML_IFACE_arr__int_register__all_registers__1,
        .get_name = &_DML_IFACE_arr__int_register__get_name__1,
        .get_number = &_DML_IFACE_arr__int_register__get_number__1,
        .read = &_DML_IFACE_arr__int_register__read__1,
        .register_info = &_DML_IFACE_arr__int_register__register_info__1,
        .write = &_DML_IFACE_arr__int_register__write__1,
    },
{
        .all_registers = &_DML_IFACE_arr__int_register__all_registers__2,
        .get_name = &_DML_IFACE_arr__int_register__get_name__2,
        .get_number = &_DML_IFACE_arr__int_register__get_number__2,
        .read = &_DML_IFACE_arr__int_register__read__2,
        .register_info = &_DML_IFACE_arr__int_register__register_info__2,
        .write = &_DML_IFACE_arr__int_register__write__2,
    },
{
        .all_registers = &_DML_IFACE_arr__int_register__all_registers__3,
        .get_name = &_DML_IFACE_arr__int_register__get_name__3,
        .get_number = &_DML_IFACE_arr__int_register__get_number__3,
        .read = &_DML_IFACE_arr__int_register__read__3,
        .register_info = &_DML_IFACE_arr__int_register__register_info__3,
        .write = &_DML_IFACE_arr__int_register__write__3,
    },
{
        .all_registers = &_DML_IFACE_arr__int_register__all_registers__4,
        .get_name = &_DML_IFACE_arr__int_register__get_name__4,
        .get_number = &_DML_IFACE_arr__int_register__get_number__4,
        .read = &_DML_IFACE_arr__int_register__read__4,
        .register_info = &_DML_IFACE_arr__int_register__register_info__4,
        .write = &_DML_IFACE_arr__int_register__write__4,
    },
{
        .all_registers = &_DML_IFACE_arr__int_register__all_registers__5,
        .get_name = &_DML_IFACE_arr__int_register__get_name__5,
        .get_number = &_DML_IFACE_arr__int_register__get_number__5,
        .read = &_DML_IFACE_arr__int_register__read__5,
        .register_info = &_DML_IFACE_arr__int_register__register_info__5,
        .write = &_DML_IFACE_arr__int_register__write__5,
    },
{
        .all_registers = &_DML_IFACE_arr__int_register__all_registers__6,
        .get_name = &_DML_IFACE_arr__int_register__get_name__6,
        .get_number = &_DML_IFACE_arr__int_register__get_number__6,
        .read = &_DML_IFACE_arr__int_register__read__6,
        .register_info = &_DML_IFACE_arr__int_register__register_info__6,
        .write = &_DML_IFACE_arr__int_register__write__6,
    },
{
        .all_registers = &_DML_IFACE_arr__int_register__all_registers__7,
        .get_name = &_DML_IFACE_arr__int_register__get_name__7,
        .get_number = &_DML_IFACE_arr__int_register__get_number__7,
        .read = &_DML_IFACE_arr__int_register__read__7,
        .register_info = &_DML_IFACE_arr__int_register__register_info__7,
        .write = &_DML_IFACE_arr__int_register__write__7,
    },
{
        .all_registers = &_DML_IFACE_arr__int_register__all_registers__8,
        .get_name = &_DML_IFACE_arr__int_register__get_name__8,
        .get_number = &_DML_IFACE_arr__int_register__get_number__8,
        .read = &_DML_IFACE_arr__int_register__read__8,
        .register_info = &_DML_IFACE_arr__int_register__register_info__8,
        .write = &_DML_IFACE_arr__int_register__write__8,
    },
{
        .all_registers = &_DML_IFACE_arr__int_register__all_registers__9,
        .get_name = &_DML_IFACE_arr__int_register__get_name__9,
        .get_number = &_DML_IFACE_arr__int_register__get_number__9,
        .read = &_DML_IFACE_arr__int_register__read__9,
        .register_info = &_DML_IFACE_arr__int_register__register_info__9,
        .write = &_DML_IFACE_arr__int_register__write__9,
    },
{
        .all_registers = &_DML_IFACE_arr__int_register__all_registers__10,
        .get_name = &_DML_IFACE_arr__int_register__get_name__10,
        .get_number = &_DML_IFACE_arr__int_register__get_number__10,
        .read = &_DML_IFACE_arr__int_register__read__10,
        .register_info = &_DML_IFACE_arr__int_register__register_info__10,
        .write = &_DML_IFACE_arr__int_register__write__10,
    },
{
        .all_registers = &_DML_IFACE_arr__int_register__all_registers__11,
        .get_name = &_DML_IFACE_arr__int_register__get_name__11,
        .get_number = &_DML_IFACE_arr__int_register__get_number__11,
        .read = &_DML_IFACE_arr__int_register__read__11,
        .register_info = &_DML_IFACE_arr__int_register__register_info__11,
        .write = &_DML_IFACE_arr__int_register__write__11,
    },
{
        .all_registers = &_DML_IFACE_arr__int_register__all_registers__12,
        .get_name = &_DML_IFACE_arr__int_register__get_name__12,
        .get_number = &_DML_IFACE_arr__int_register__get_number__12,
        .read = &_DML_IFACE_arr__int_register__read__12,
        .register_info = &_DML_IFACE_arr__int_register__register_info__12,
        .write = &_DML_IFACE_arr__int_register__write__12,
    },
{
        .all_registers = &_DML_IFACE_arr__int_register__all_registers__13,
        .get_name = &_DML_IFACE_arr__int_register__get_name__13,
        .get_number = &_DML_IFACE_arr__int_register__get_number__13,
        .read = &_DML_IFACE_arr__int_register__read__13,
        .register_info = &_DML_IFACE_arr__int_register__register_info__13,
        .write = &_DML_IFACE_arr__int_register__write__13,
    },
{
        .all_registers = &_DML_IFACE_arr__int_register__all_registers__14,
        .get_name = &_DML_IFACE_arr__int_register__get_name__14,
        .get_number = &_DML_IFACE_arr__int_register__get_number__14,
        .read = &_DML_IFACE_arr__int_register__read__14,
        .register_info = &_DML_IFACE_arr__int_register__register_info__14,
        .write = &_DML_IFACE_arr__int_register__write__14,
    },
{
        .all_registers = &_DML_IFACE_arr__int_register__all_registers__15,
        .get_name = &_DML_IFACE_arr__int_register__get_name__15,
        .get_number = &_DML_IFACE_arr__int_register__get_number__15,
        .read = &_DML_IFACE_arr__int_register__read__15,
        .register_info = &_DML_IFACE_arr__int_register__register_info__15,
        .write = &_DML_IFACE_arr__int_register__write__15,
    }
};
        interface_array_t iface_vect = VNULL;
        for (int i0 = 0; i0 < 16; i0++)
            VADD(iface_vect, &ifaces[i0]);
        VT_register_port_array_interface(class, "int_register", &iface_vect, "arr", NULL);
        VFREE(iface_vect);
    }
    {
        static const io_memory_interface_t io_memory_interface = {
        .operation = &_DML_PIFACE_arr__io_memory__operation,
    };
        SIM_register_interface(_port_class_arr, "io_memory", &io_memory_interface);
        static const io_memory_interface_t ifaces[16] = {{
        .operation = &_DML_IFACE_arr__io_memory__operation__0,
    },
{
        .operation = &_DML_IFACE_arr__io_memory__operation__1,
    },
{
        .operation = &_DML_IFACE_arr__io_memory__operation__2,
    },
{
        .operation = &_DML_IFACE_arr__io_memory__operation__3,
    },
{
        .operation = &_DML_IFACE_arr__io_memory__operation__4,
    },
{
        .operation = &_DML_IFACE_arr__io_memory__operation__5,
    },
{
        .operation = &_DML_IFACE_arr__io_memory__operation__6,
    },
{
        .operation = &_DML_IFACE_arr__io_memory__operation__7,
    },
{
        .operation = &_DML_IFACE_arr__io_memory__operation__8,
    },
{
        .operation = &_DML_IFACE_arr__io_memory__operation__9,
    },
{
        .operation = &_DML_IFACE_arr__io_memory__operation__10,
    },
{
        .operation = &_DML_IFACE_arr__io_memory__operation__11,
    },
{
        .operation = &_DML_IFACE_arr__io_memory__operation__12,
    },
{
        .operation = &_DML_IFACE_arr__io_memory__operation__13,
    },
{
        .operation = &_DML_IFACE_arr__io_memory__operation__14,
    },
{
        .operation = &_DML_IFACE_arr__io_memory__operation__15,
    }
};
        interface_array_t iface_vect = VNULL;
        for (int i0 = 0; i0 < 16; i0++)
            VADD(iface_vect, &ifaces[i0]);
        VT_register_port_array_interface(class, "io_memory", &iface_vect, "arr", NULL);
        VFREE(iface_vect);
    }
    {
        static const register_view_interface_t register_view_interface = {
        .big_endian_bitorder = &_DML_PIFACE_arr__register_view__big_endian_bitorder,
        .description = &_DML_PIFACE_arr__register_view__description,
        .get_register_value = &_DML_PIFACE_arr__register_view__get_register_value,
        .number_of_registers = &_DML_PIFACE_arr__register_view__number_of_registers,
        .register_info = &_DML_PIFACE_arr__register_view__register_info,
        .set_register_value = &_DML_PIFACE_arr__register_view__set_register_value,
    };
        SIM_register_interface(_port_class_arr, "register_view", &register_view_interface);
        static const register_view_interface_t ifaces[16] = {{
        .big_endian_bitorder = &_DML_IFACE_arr__register_view__big_endian_bitorder__0,
        .description = &_DML_IFACE_arr__register_view__description__0,
        .get_register_value = &_DML_IFACE_arr__register_view__get_register_value__0,
        .number_of_registers = &_DML_IFACE_arr__register_view__number_of_registers__0,
        .register_info = &_DML_IFACE_arr__register_view__register_info__0,
        .set_register_value = &_DML_IFACE_arr__register_view__set_register_value__0,
    },
{
        .big_endian_bitorder = &_DML_IFACE_arr__register_view__big_endian_bitorder__1,
        .description = &_DML_IFACE_arr__register_view__description__1,
        .get_register_value = &_DML_IFACE_arr__register_view__get_register_value__1,
        .number_of_registers = &_DML_IFACE_arr__register_view__number_of_registers__1,
        .register_info = &_DML_IFACE_arr__register_view__register_info__1,
        .set_register_value = &_DML_IFACE_arr__register_view__set_register_value__1,
    },
{
        .big_endian_bitorder = &_DML_IFACE_arr__register_view__big_endian_bitorder__2,
        .description = &_DML_IFACE_arr__register_view__description__2,
        .get_register_value = &_DML_IFACE_arr__register_view__get_register_value__2,
        .number_of_registers = &_DML_IFACE_arr__register_view__number_of_registers__2,
        .register_info = &_DML_IFACE_arr__register_view__register_info__2,
        .set_register_value = &_DML_IFACE_arr__register_view__set_register_value__2,
    },
{
        .big_endian_bitorder = &_DML_IFACE_arr__register_view__big_endian_bitorder__3,
        .description = &_DML_IFACE_arr__register_view__description__3,
        .get_register_value = &_DML_IFACE_arr__register_view__get_register_value__3,
        .number_of_registers = &_DML_IFACE_arr__register_view__number_of_registers__3,
        .register_info = &_DML_IFACE_arr__register_view__register_info__3,
        .set_register_value = &_DML_IFACE_arr__register_view__set_register_value__3,
    },
{
        .big_endian_bitorder = &_DML_IFACE_arr__register_view__big_endian_bitorder__4,
        .description = &_DML_IFACE_arr__register_view__description__4,
        .get_register_value = &_DML_IFACE_arr__register_view__get_register_value__4,
        .number_of_registers = &_DML_IFACE_arr__register_view__number_of_registers__4,
        .register_info = &_DML_IFACE_arr__register_view__register_info__4,
        .set_register_value = &_DML_IFACE_arr__register_view__set_register_value__4,
    },
{
        .big_endian_bitorder = &_DML_IFACE_arr__register_view__big_endian_bitorder__5,
        .description = &_DML_IFACE_arr__register_view__description__5,
        .get_register_value = &_DML_IFACE_arr__register_view__get_register_value__5,
        .number_of_registers = &_DML_IFACE_arr__register_view__number_of_registers__5,
        .register_info = &_DML_IFACE_arr__register_view__register_info__5,
        .set_register_value = &_DML_IFACE_arr__register_view__set_register_value__5,
    },
{
        .big_endian_bitorder = &_DML_IFACE_arr__register_view__big_endian_bitorder__6,
        .description = &_DML_IFACE_arr__register_view__description__6,
        .get_register_value = &_DML_IFACE_arr__register_view__get_register_value__6,
        .number_of_registers = &_DML_IFACE_arr__register_view__number_of_registers__6,
        .register_info = &_DML_IFACE_arr__register_view__register_info__6,
        .set_register_value = &_DML_IFACE_arr__register_view__set_register_value__6,
    },
{
        .big_endian_bitorder = &_DML_IFACE_arr__register_view__big_endian_bitorder__7,
        .description = &_DML_IFACE_arr__register_view__description__7,
        .get_register_value = &_DML_IFACE_arr__register_view__get_register_value__7,
        .number_of_registers = &_DML_IFACE_arr__register_view__number_of_registers__7,
        .register_info = &_DML_IFACE_arr__register_view__register_info__7,
        .set_register_value = &_DML_IFACE_arr__register_view__set_register_value__7,
    },
{
        .big_endian_bitorder = &_DML_IFACE_arr__register_view__big_endian_bitorder__8,
        .description = &_DML_IFACE_arr__register_view__description__8,
        .get_register_value = &_DML_IFACE_arr__register_view__get_register_value__8,
        .number_of_registers = &_DML_IFACE_arr__register_view__number_of_registers__8,
        .register_info = &_DML_IFACE_arr__register_view__register_info__8,
        .set_register_value = &_DML_IFACE_arr__register_view__set_register_value__8,
    },
{
        .big_endian_bitorder = &_DML_IFACE_arr__register_view__big_endian_bitorder__9,
        .description = &_DML_IFACE_arr__register_view__description__9,
        .get_register_value = &_DML_IFACE_arr__register_view__get_register_value__9,
        .number_of_registers = &_DML_IFACE_arr__register_view__number_of_registers__9,
        .register_info = &_DML_IFACE_arr__register_view__register_info__9,
        .set_register_value = &_DML_IFACE_arr__register_view__set_register_value__9,
    },
{
        .big_endian_bitorder = &_DML_IFACE_arr__register_view__big_endian_bitorder__10,
        .description = &_DML_IFACE_arr__register_view__description__10,
        .get_register_value = &_DML_IFACE_arr__register_view__get_register_value__10,
        .number_of_registers = &_DML_IFACE_arr__register_view__number_of_registers__10,
        .register_info = &_DML_IFACE_arr__register_view__register_info__10,
        .set_register_value = &_DML_IFACE_arr__register_view__set_register_value__10,
    },
{
        .big_endian_bitorder = &_DML_IFACE_arr__register_view__big_endian_bitorder__11,
        .description = &_DML_IFACE_arr__register_view__description__11,
        .get_register_value = &_DML_IFACE_arr__register_view__get_register_value__11,
        .number_of_registers = &_DML_IFACE_arr__register_view__number_of_registers__11,
        .register_info = &_DML_IFACE_arr__register_view__register_info__11,
        .set_register_value = &_DML_IFACE_arr__register_view__set_register_value__11,
    },
{
        .big_endian_bitorder = &_DML_IFACE_arr__register_view__big_endian_bitorder__12,
        .description = &_DML_IFACE_arr__register_view__description__12,
        .get_register_value = &_DML_IFACE_arr__register_view__get_register_value__12,
        .number_of_registers = &_DML_IFACE_arr__register_view__number_of_registers__12,
        .register_info = &_DML_IFACE_arr__register_view__register_info__12,
        .set_register_value = &_DML_IFACE_arr__register_view__set_register_value__12,
    },
{
        .big_endian_bitorder = &_DML_IFACE_arr__register_view__big_endian_bitorder__13,
        .description = &_DML_IFACE_arr__register_view__description__13,
        .get_register_value = &_DML_IFACE_arr__register_view__get_register_value__13,
        .number_of_registers = &_DML_IFACE_arr__register_view__number_of_registers__13,
        .register_info = &_DML_IFACE_arr__register_view__register_info__13,
        .set_register_value = &_DML_IFACE_arr__register_view__set_register_value__13,
    },
{
        .big_endian_bitorder = &_DML_IFACE_arr__register_view__big_endian_bitorder__14,
        .description = &_DML_IFACE_arr__register_view__description__14,
        .get_register_value = &_DML_IFACE_arr__register_view__get_register_value__14,
        .number_of_registers = &_DML_IFACE_arr__register_view__number_of_registers__14,
        .register_info = &_DML_IFACE_arr__register_view__register_info__14,
        .set_register_value = &_DML_IFACE_arr__register_view__set_register_value__14,
    },
{
        .big_endian_bitorder = &_DML_IFACE_arr__register_view__big_endian_bitorder__15,
        .description = &_DML_IFACE_arr__register_view__description__15,
        .get_register_value = &_DML_IFACE_arr__register_view__get_register_value__15,
        .number_of_registers = &_DML_IFACE_arr__register_view__number_of_registers__15,
        .register_info = &_DML_IFACE_arr__register_view__register_info__15,
        .set_register_value = &_DML_IFACE_arr__register_view__set_register_value__15,
    }
};
        interface_array_t iface_vect = VNULL;
        for (int i0 = 0; i0 < 16; i0++)
            VADD(iface_vect, &ifaces[i0]);
        VT_register_port_array_interface(class, "register_view", &iface_vect, "arr", NULL);
        VFREE(iface_vect);
    }
    {
        static const register_view_catalog_interface_t register_view_catalog_interface = {
        .register_names = &_DML_PIFACE_arr__register_view_catalog__register_names,
        .register_offsets = &_DML_PIFACE_arr__register_view_catalog__register_offsets,
    };
        SIM_register_interface(_port_class_arr, "register_view_catalog", &register_view_catalog_interface);
        static const register_view_catalog_interface_t ifaces[16] = {{
        .register_names = &_DML_IFACE_arr__register_view_catalog__register_names__0,
        .register_offsets = &_DML_IFACE_arr__register_view_catalog__register_offsets__0,
    },
{
        .register_names = &_DML_IFACE_arr__register_view_catalog__register_names__1,
        .register_offsets = &_DML_IFACE_arr__register_view_catalog__register_offsets__1,
    },
{
        .register_names = &_DML_IFACE_arr__register_view_catalog__register_names__2,
        .register_offsets = &_DML_IFACE_arr__register_view_catalog__register_offsets__2,
    },
{
        .register_names = &_DML_IFACE_arr__register_view_catalog__register_names__3,
        .register_offsets = &_DML_IFACE_arr__register_view_catalog__register_offsets__3,
    },
{
        .register_names = &_DML_IFACE_arr__register_view_catalog__register_names__4,
        .register_offsets = &_DML_IFACE_arr__register_view_catalog__register_offsets__4,
    },
{
        .register_names = &_DML_IFACE_arr__register_view_catalog__register_names__5,
        .register_offsets = &_DML_IFACE_arr__register_view_catalog__register_offsets__5,
    },
{
        .register_names = &_DML_IFACE_arr__register_view_catalog__register_names__6,
        .register_offsets = &_DML_IFACE_arr__register_view_catalog__register_offsets__6,
    },
{
        .register_names = &_DML_IFACE_arr__register_view_catalog__register_names__7,
        .register_offsets = &_DML_IFACE_arr__register_view_catalog__register_offsets__7,
    },
{
        .register_names = &_DML_IFACE_arr__register_view_catalog__register_names__8,
        .register_offsets = &_DML_IFACE_arr__register_view_catalog__register_offsets__8,
    },
{
        .register_names = &_DML_IFACE_arr__register_view_catalog__register_names__9,
        .register_offsets = &_DML_IFACE_arr__register_view_catalog__register_offsets__9,
    },
{
        .register_names = &_DML_IFACE_arr__register_view_catalog__register_names__10,
        .register_offsets = &_DML_IFACE_arr__register_view_catalog__register_offsets__10,
    },
{
        .register_names = &_DML_IFACE_arr__register_view_catalog__register_names__11,
        .register_offsets = &_DML_IFACE_arr__register_view_catalog__register_offsets__11,
    },
{
        .register_names = &_DML_IFACE_arr__register_view_catalog__register_names__12,
        .register_offsets = &_DML_IFACE_arr__register_view_catalog__register_offsets__12,
    },
{
        .register_names = &_DML_IFACE_arr__register_view_catalog__register_names__13,
        .register_offsets = &_DML_IFACE_arr__register_view_catalog__register_offsets__13,
    },
{
        .register_names = &_DML_IFACE_arr__register_view_catalog__register_names__14,
        .register_offsets = &_DML_IFACE_arr__register_view_catalog__register_offsets__14,
    },
{
        .register_names = &_DML_IFACE_arr__register_view_catalog__register_names__15,
        .register_offsets = &_DML_IFACE_arr__register_view_catalog__register_offsets__15,
    }
};
        interface_array_t iface_vect = VNULL;
        for (int i0 = 0; i0 < 16; i0++)
            VADD(iface_vect, &ifaces[i0]);
        VT_register_port_array_interface(class, "register_view_catalog", &iface_vect, "arr", NULL);
        VFREE(iface_vect);
    }
    {
        static const bank_instrumentation_subscribe_interface_t bank_instrumentation_subscribe_interface = {
        .disable_connection_callbacks = &_DML_PIFACE_arri__bank_instrumentation_subscribe__disable_connection_callbacks,
        .enable_connection_callbacks = &_DML_PIFACE_arri__bank_instrumentation_subscribe__enable_connection_callbacks,
        .register_after_read = &_DML_PIFACE_arri__bank_instrumentation_subscribe__register_after_read,
        .register_after_write = &_DML_PIFACE_arri__bank_instrumentation_subscribe__register_after_write,
        .register_before_read = &_DML_PIFACE_arri__bank_instrumentation_subscribe__register_before_read,
        .register_before_write = &_DML_PIFACE_arri__bank_instrumentation_subscribe__register_before_write,
        .remove_callback = &_DML_PIFACE_arri__bank_instrumentation_subscribe__remove_callback,
        .remove_connection_callbacks = &_DML_PIFACE_arri__bank_instrumentation_subscribe__remove_connection_callbacks,
    };
        SIM_register_interface(_port_class_arri, "bank_instrumentation_subscribe", &bank_instrumentation_subscribe_interface);
        static const bank_instrumentation_subscribe_interface_t ifaces[16] = {{
        .disable_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__disable_connection_callbacks__0,
        .enable_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__enable_connection_callbacks__0,
        .register_after_read = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_after_read__0,
        .register_after_write = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_after_write__0,
        .register_before_read = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_before_read__0,
        .register_before_write = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_before_write__0,
        .remove_callback = &_DML_IFACE_arri__bank_instrumentation_subscribe__remove_callback__0,
        .remove_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__remove_connection_callbacks__0,
    },
{
        .disable_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__disable_connection_callbacks__1,
        .enable_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__enable_connection_callbacks__1,
        .register_after_read = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_after_read__1,
        .register_after_write = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_after_write__1,
        .register_before_read = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_before_read__1,
        .register_before_write = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_before_write__1,
        .remove_callback = &_DML_IFACE_arri__bank_instrumentation_subscribe__remove_callback__1,
        .remove_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__remove_connection_callbacks__1,
    },
{
        .disable_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__disable_connection_callbacks__2,
        .enable_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__enable_connection_callbacks__2,
        .register_after_read = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_after_read__2,
        .register_after_write = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_after_write__2,
        .register_before_read = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_before_read__2,
        .register_before_write = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_before_write__2,
        .remove_callback = &_DML_IFACE_arri__bank_instrumentation_subscribe__remove_callback__2,
        .remove_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__remove_connection_callbacks__2,
    },
{
        .disable_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__disable_connection_callbacks__3,
        .enable_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__enable_connection_callbacks__3,
        .register_after_read = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_after_read__3,
        .register_after_write = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_after_write__3,
        .register_before_read = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_before_read__3,
        .register_before_write = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_before_write__3,
        .remove_callback = &_DML_IFACE_arri__bank_instrumentation_subscribe__remove_callback__3,
        .remove_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__remove_connection_callbacks__3,
    },
{
        .disable_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__disable_connection_callbacks__4,
        .enable_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__enable_connection_callbacks__4,
        .register_after_read = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_after_read__4,
        .register_after_write = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_after_write__4,
        .register_before_read = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_before_read__4,
        .register_before_write = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_before_write__4,
        .remove_callback = &_DML_IFACE_arri__bank_instrumentation_subscribe__remove_callback__4,
        .remove_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__remove_connection_callbacks__4,
    },
{
        .disable_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__disable_connection_callbacks__5,
        .enable_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__enable_connection_callbacks__5,
        .register_after_read = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_after_read__5,
        .register_after_write = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_after_write__5,
        .register_before_read = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_before_read__5,
        .register_before_write = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_before_write__5,
        .remove_callback = &_DML_IFACE_arri__bank_instrumentation_subscribe__remove_callback__5,
        .remove_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__remove_connection_callbacks__5,
    },
{
        .disable_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__disable_connection_callbacks__6,
        .enable_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__enable_connection_callbacks__6,
        .register_after_read = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_after_read__6,
        .register_after_write = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_after_write__6,
        .register_before_read = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_before_read__6,
        .register_before_write = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_before_write__6,
        .remove_callback = &_DML_IFACE_arri__bank_instrumentation_subscribe__remove_callback__6,
        .remove_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__remove_connection_callbacks__6,
    },
{
        .disable_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__disable_connection_callbacks__7,
        .enable_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__enable_connection_callbacks__7,
        .register_after_read = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_after_read__7,
        .register_after_write = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_after_write__7,
        .register_before_read = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_before_read__7,
        .register_before_write = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_before_write__7,
        .remove_callback = &_DML_IFACE_arri__bank_instrumentation_subscribe__remove_callback__7,
        .remove_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__remove_connection_callbacks__7,
    },
{
        .disable_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__disable_connection_callbacks__8,
        .enable_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__enable_connection_callbacks__8,
        .register_after_read = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_after_read__8,
        .register_after_write = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_after_write__8,
        .register_before_read = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_before_read__8,
        .register_before_write = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_before_write__8,
        .remove_callback = &_DML_IFACE_arri__bank_instrumentation_subscribe__remove_callback__8,
        .remove_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__remove_connection_callbacks__8,
    },
{
        .disable_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__disable_connection_callbacks__9,
        .enable_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__enable_connection_callbacks__9,
        .register_after_read = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_after_read__9,
        .register_after_write = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_after_write__9,
        .register_before_read = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_before_read__9,
        .register_before_write = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_before_write__9,
        .remove_callback = &_DML_IFACE_arri__bank_instrumentation_subscribe__remove_callback__9,
        .remove_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__remove_connection_callbacks__9,
    },
{
        .disable_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__disable_connection_callbacks__10,
        .enable_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__enable_connection_callbacks__10,
        .register_after_read = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_after_read__10,
        .register_after_write = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_after_write__10,
        .register_before_read = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_before_read__10,
        .register_before_write = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_before_write__10,
        .remove_callback = &_DML_IFACE_arri__bank_instrumentation_subscribe__remove_callback__10,
        .remove_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__remove_connection_callbacks__10,
    },
{
        .disable_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__disable_connection_callbacks__11,
        .enable_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__enable_connection_callbacks__11,
        .register_after_read = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_after_read__11,
        .register_after_write = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_after_write__11,
        .register_before_read = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_before_read__11,
        .register_before_write = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_before_write__11,
        .remove_callback = &_DML_IFACE_arri__bank_instrumentation_subscribe__remove_callback__11,
        .remove_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__remove_connection_callbacks__11,
    },
{
        .disable_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__disable_connection_callbacks__12,
        .enable_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__enable_connection_callbacks__12,
        .register_after_read = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_after_read__12,
        .register_after_write = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_after_write__12,
        .register_before_read = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_before_read__12,
        .register_before_write = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_before_write__12,
        .remove_callback = &_DML_IFACE_arri__bank_instrumentation_subscribe__remove_callback__12,
        .remove_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__remove_connection_callbacks__12,
    },
{
        .disable_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__disable_connection_callbacks__13,
        .enable_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__enable_connection_callbacks__13,
        .register_after_read = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_after_read__13,
        .register_after_write = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_after_write__13,
        .register_before_read = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_before_read__13,
        .register_before_write = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_before_write__13,
        .remove_callback = &_DML_IFACE_arri__bank_instrumentation_subscribe__remove_callback__13,
        .remove_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__remove_connection_callbacks__13,
    },
{
        .disable_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__disable_connection_callbacks__14,
        .enable_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__enable_connection_callbacks__14,
        .register_after_read = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_after_read__14,
        .register_after_write = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_after_write__14,
        .register_before_read = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_before_read__14,
        .register_before_write = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_before_write__14,
        .remove_callback = &_DML_IFACE_arri__bank_instrumentation_subscribe__remove_callback__14,
        .remove_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__remove_connection_callbacks__14,
    },
{
        .disable_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__disable_connection_callbacks__15,
        .enable_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__enable_connection_callbacks__15,
        .register_after_read = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_after_read__15,
        .register_after_write = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_after_write__15,
        .register_before_read = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_before_read__15,
        .register_before_write = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_before_write__15,
        .remove_callback = &_DML_IFACE_arri__bank_instrumentation_subscribe__remove_callback__15,
        .remove_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__remove_connection_callbacks__15,
    }
};
        interface_array_t iface_vect = VNULL;
        for (int i0 = 0; i0 < 16; i0++)
            VADD(iface_vect, &ifaces[i0]);
        VT_register_port_array_interface(class, "bank_instrumentation_subscribe", &iface_vect, "arri", NULL);
        VFREE(iface_vect);
    }
    {
        static const instrumentation_order_interface_t instrumentation_order_interface = {
        .get_connections = &_DML_PIFACE_arri__instrumentation_order__get_connections,
        .move_before = &_DML_PIFACE_arri__instrumentation_order__move_before,
    };
        SIM_register_interface(_port_class_arri, "instrumentation_order", &instrumentation_order_interface);
        static const instrumentation_order_interface_t ifaces[16] = {{
        .get_connections = &_DML_IFACE_arri__instrumentation_order__get_connections__0,
        .move_before = &_DML_IFACE_arri__instrumentation_order__move_before__0,
    },
{
        .get_connections = &_DML_IFACE_arri__instrumentation_order__get_connections__1,
        .move_before = &_DML_IFACE_arri__instrumentation_order__move_before__1,
    },
{
        .get_connections = &_DML_IFACE_arri__instrumentation_order__get_connections__2,
        .move_before = &_DML_IFACE_arri__instrumentation_order__move_before__2,
    },
{
        .get_connections = &_DML_IFACE_arri__instrumentation_order__get_connections__3,
        .move_before = &_DML_IFACE_arri__instrumentation_order__move_before__3,
    },
{
        .get_connections = &_DML_IFACE_arri__instrumentation_order__get_connections__4,
        .move_before = &_DML_IFACE_arri__instrumentation_order__move_before__4,
    },
{
        .get_connections = &_DML_IFACE_arri__instrumentation_order__get_connections__5,
        .move_before = &_DML_IFACE_arri__instrumentation_order__move_before__5,
    },
{
        .get_connections = &_DML_IFACE_arri__instrumentation_order__get_connections__6,
        .move_before = &_DML_IFACE_arri__instrumentation_order__move_before__6,
    },
{
        .get_connections = &_DML_IFACE_arri__instrumentation_order__get_connections__7,
        .move_before = &_DML_IFACE_arri__instrumentation_order__move_before__7,
    },
{
        .get_connections = &_DML_IFACE_arri__instrumentation_order__get_connections__8,
        .move_before = &_DML_IFACE_arri__instrumentation_order__move_before__8,
    },
{
        .get_connections = &_DML_IFACE_arri__instrumentation_order__get_connections__9,
        .move_before = &_DML_IFACE_arri__instrumentation_order__move_before__9,
    },
{
        .get_connections = &_DML_IFACE_arri__instrumentation_order__get_connections__10,
        .move_before = &_DML_IFACE_arri__instrumentation_order__move_before__10,
    },
{
        .get_connections = &_DML_IFACE_arri__instrumentation_order__get_connections__11,
        .move_before = &_DML_IFACE_arri__instrumentation_order__move_before__11,
    },
{
        .get_connections = &_DML_IFACE_arri__instrumentation_order__get_connections__12,
        .move_before = &_DML_IFACE_arri__instrumentation_order__move_before__12,
    },
{
        .get_connections = &_DML_IFACE_arri__instrumentation_order__get_connections__13,
        .move_before = &_DML_IFACE_arri__instrumentation_order__move_before__13,
    },
{
        .get_connections = &_DML_IFACE_arri__instrumentation_order__get_connections__14,
        .move_before = &_DML_IFACE_arri__instrumentation_order__move_before__14,
    },
{
        .get_connections = &_DML_IFACE_arri__instrumentation_order__get_connections__15,
        .move_before = &_DML_IFACE_arri__instrumentation_order__move_before__15,
    }
};
        interface_array_t iface_vect = VNULL;
        for (int i0 = 0; i0 < 16; i0++)
            VADD(iface_vect, &ifaces[i0]);
        VT_register_port_array_interface(class, "instrumentation_order", &iface_vect, "arri", NULL);
        VFREE(iface_vect);
    }
    {
        static const int_register_interface_t int_register_interface = {
        .all_registers = &_DML_PIFACE_arri__int_register__all_registers,
        .get_name = &_DML_PIFACE_arri__int_register__get_name,
        .get_number = &_DML_PIFACE_arri__int_register__get_number,
        .read = &_DML_PIFACE_arri__int_register__read,
        .register_info = &_DML_PIFACE_arri__int_register__register_info,
        .write = &_DML_PIFACE_arri__int_register__write,
    };
        SIM_register_interface(_port_class_arri, "int_register", &int_register_interface);
        static const int_register_interface_t ifaces[16] = {{
        .all_registers = &_DML_IFACE_arri__int_register__all_registers__0,
        .get_name = &_DML_IFACE_arri__int_register__get_name__0,
        .get_number = &_DML_IFACE_arri__int_register__get_number__0,
        .read = &_DML_IFACE_arri__int_register__read__0,
        .register_info = &_DML_IFACE_arri__int_register__register_info__0,
        .write = &_DML_IFACE_arri__int_register__write__0,
    },
{
        .all_registers = &_DML_IFACE_arri__int_register__all_registers__1,
        .get_name = &_DML_IFACE_arri__int_register__get_name__1,
        .get_number = &_DML_IFACE_arri__int_register__get_number__1,
        .read = &_DML_IFACE_arri__int_register__read__1,
        .register_info = &_DML_IFACE_arri__int_register__register_info__1,
        .write = &_DML_IFACE_arri__int_register__write__1,
    },
{
        .all_registers = &_DML_IFACE_arri__int_register__all_registers__2,
        .get_name = &_DML_IFACE_arri__int_register__get_name__2,
        .get_number = &_DML_IFACE_arri__int_register__get_number__2,
        .read = &_DML_IFACE_arri__int_register__read__2,
        .register_info = &_DML_IFACE_arri__int_register__register_info__2,
        .write = &_DML_IFACE_arri__int_register__write__2,
    },
{
        .all_registers = &_DML_IFACE_arri__int_register__all_registers__3,
        .get_name = &_DML_IFACE_arri__int_register__get_name__3,
        .get_number = &_DML_IFACE_arri__int_register__get_number__3,
        .read = &_DML_IFACE_arri__int_register__read__3,
        .register_info = &_DML_IFACE_arri__int_register__register_info__3,
        .write = &_DML_IFACE_arri__int_register__write__3,
    },
{
        .all_registers = &_DML_IFACE_arri__int_register__all_registers__4,
        .get_name = &_DML_IFACE_arri__int_register__get_name__4,
        .get_number = &_DML_IFACE_arri__int_register__get_number__4,
        .read = &_DML_IFACE_arri__int_register__read__4,
        .register_info = &_DML_IFACE_arri__int_register__register_info__4,
        .write = &_DML_IFACE_arri__int_register__write__4,
    },
{
        .all_registers = &_DML_IFACE_arri__int_register__all_registers__5,
        .get_name = &_DML_IFACE_arri__int_register__get_name__5,
        .get_number = &_DML_IFACE_arri__int_register__get_number__5,
        .read = &_DML_IFACE_arri__int_register__read__5,
        .register_info = &_DML_IFACE_arri__int_register__register_info__5,
        .write = &_DML_IFACE_arri__int_register__write__5,
    },
{
        .all_registers = &_DML_IFACE_arri__int_register__all_registers__6,
        .get_name = &_DML_IFACE_arri__int_register__get_name__6,
        .get_number = &_DML_IFACE_arri__int_register__get_number__6,
        .read = &_DML_IFACE_arri__int_register__read__6,
        .register_info = &_DML_IFACE_arri__int_register__register_info__6,
        .write = &_DML_IFACE_arri__int_register__write__6,
    },
{
        .all_registers = &_DML_IFACE_arri__int_register__all_registers__7,
        .get_name = &_DML_IFACE_arri__int_register__get_name__7,
        .get_number = &_DML_IFACE_arri__int_register__get_number__7,
        .read = &_DML_IFACE_arri__int_register__read__7,
        .register_info = &_DML_IFACE_arri__int_register__register_info__7,
        .write = &_DML_IFACE_arri__int_register__write__7,
    },
{
        .all_registers = &_DML_IFACE_arri__int_register__all_registers__8,
        .get_name = &_DML_IFACE_arri__int_register__get_name__8,
        .get_number = &_DML_IFACE_arri__int_register__get_number__8,
        .read = &_DML_IFACE_arri__int_register__read__8,
        .register_info = &_DML_IFACE_arri__int_register__register_info__8,
        .write = &_DML_IFACE_arri__int_register__write__8,
    },
{
        .all_registers = &_DML_IFACE_arri__int_register__all_registers__9,
        .get_name = &_DML_IFACE_arri__int_register__get_name__9,
        .get_number = &_DML_IFACE_arri__int_register__get_number__9,
        .read = &_DML_IFACE_arri__int_register__read__9,
        .register_info = &_DML_IFACE_arri__int_register__register_info__9,
        .write = &_DML_IFACE_arri__int_register__write__9,
    },
{
        .all_registers = &_DML_IFACE_arri__int_register__all_registers__10,
        .get_name = &_DML_IFACE_arri__int_register__get_name__10,
        .get_number = &_DML_IFACE_arri__int_register__get_number__10,
        .read = &_DML_IFACE_arri__int_register__read__10,
        .register_info = &_DML_IFACE_arri__int_register__register_info__10,
        .write = &_DML_IFACE_arri__int_register__write__10,
    },
{
        .all_registers = &_DML_IFACE_arri__int_register__all_registers__11,
        .get_name = &_DML_IFACE_arri__int_register__get_name__11,
        .get_number = &_DML_IFACE_arri__int_register__get_number__11,
        .read = &_DML_IFACE_arri__int_register__read__11,
        .register_info = &_DML_IFACE_arri__int_register__register_info__11,
        .write = &_DML_IFACE_arri__int_register__write__11,
    },
{
        .all_registers = &_DML_IFACE_arri__int_register__all_registers__12,
        .get_name = &_DML_IFACE_arri__int_register__get_name__12,
        .get_number = &_DML_IFACE_arri__int_register__get_number__12,
        .read = &_DML_IFACE_arri__int_register__read__12,
        .register_info = &_DML_IFACE_arri__int_register__register_info__12,
        .write = &_DML_IFACE_arri__int_register__write__12,
    },
{
        .all_registers = &_DML_IFACE_arri__int_register__all_registers__13,
        .get_name = &_DML_IFACE_arri__int_register__get_name__13,
        .get_number = &_DML_IFACE_arri__int_register__get_number__13,
        .read = &_DML_IFACE_arri__int_register__read__13,
        .register_info = &_DML_IFACE_arri__int_register__register_info__13,
        .write = &_DML_IFACE_arri__int_register__write__13,
    },
{
        .all_registers = &_DML_IFACE_arri__int_register__all_registers__14,
        .get_name = &_DML_IFACE_arri__int_register__get_name__14,
        .get_number = &_DML_IFACE_arri__int_register__get_number__14,
        .read = &_DML_IFACE_arri__int_register__read__14,
        .register_info = &_DML_IFACE_arri__int_register__register_info__14,
        .write = &_DML_IFACE_arri__int_register__write__14,
    },
{
        .all_registers = &_DML_IFACE_arri__int_register__all_registers__15,
        .get_name = &_DML_IFACE_arri__int_register__get_name__15,
        .get_number = &_DML_IFACE_arri__int_register__get_number__15,
        .read = &_DML_IFACE_arri__int_register__read__15,
        .register_info = &_DML_IFACE_arri__int_register__register_info__15,
        .write = &_DML_IFACE_arri__int_register__write__15,
    }
};
        interface_array_t iface_vect = VNULL;
        for (int i0 = 0; i0 < 16; i0++)
            VADD(iface_vect, &ifaces[i0]);
        VT_register_port_array_interface(class, "int_register", &iface_vect, "arri", NULL);
        VFREE(iface_vect);
    }
    {
        static const io_memory_interface_t io_memory_interface = {
        .operation = &_DML_PIFACE_arri__io_memory__operation,
    };
        SIM_register_interface(_port_class_arri, "io_memory", &io_memory_interface);
        static const io_memory_interface_t ifaces[16] = {{
        .operation = &_DML_IFACE_arri__io_memory__operation__0,
    },
{
        .operation = &_DML_IFACE_arri__io_memory__operation__1,
    },
{
        .operation = &_DML_IFACE_arri__io_memory__operation__2,
    },
{
        .operation = &_DML_IFACE_arri__io_memory__operation__3,
    },
{
        .operation = &_DML_IFACE_arri__io_memory__operation__4,
    },
{
        .operation = &_DML_IFACE_arri__io_memory__operation__5,
    },
{
        .operation = &_DML_IFACE_arri__io_memory__operation__6,
    },
{
        .operation = &_DML_IFACE_arri__io_memory__operation__7,
    },
{
        .operation = &_DML_IFACE_arri__io_memory__operation__8,
    },
{
        .operation = &_DML_IFACE_arri__io_memory__operation__9,
    },
{
        .operation = &_DML_IFACE_arri__io_memory__operation__10,
    },
{
        .operation = &_DML_IFACE_arri__io_memory__operation__11,
    },
{
        .operation = &_DML_IFACE_arri__io_memory__operation__12,
    },
{
        .operation = &_DML_IFACE_arri__io_memory__operation__13,
    },
{
        .operation = &_DML_IFACE_arri__io_memory__operation__14,
    },
{
        .operation = &_DML_IFACE_arri__io_memory__operation__15,
    }
};
        interface_array_t iface_vect = VNULL;
        for (int i0 = 0; i0 < 16; i0++)
            VADD(iface_vect, &ifaces[i0]);
        VT_register_port_array_interface(class, "io_memory", &iface_vect, "arri", NULL);
        VFREE(iface_vect);
    }
    {
        static const register_view_interface_t register_view_interface = {
        .big_endian_bitorder = &_DML_PIFACE_arri__register_view__big_endian_bitorder,
        .description = &_DML_PIFACE_arri__register_view__description,
        .get_register_value = &_DML_PIFACE_arri__register_view__get_register_value,
        .number_of_registers = &_DML_PIFACE_arri__register_view__number_of_registers,
        .register_info = &_DML_PIFACE_arri__register_view__register_info,
        .set_register_value = &_DML_PIFACE_arri__register_view__set_register_value,
    };
        SIM_register_interface(_port_class_arri, "register_view", &register_view_interface);
        static const register_view_interface_t ifaces[16] = {{
        .big_endian_bitorder = &_DML_IFACE_arri__register_view__big_endian_bitorder__0,
        .description = &_DML_IFACE_arri__register_view__description__0,
        .get_register_value = &_DML_IFACE_arri__register_view__get_register_value__0,
        .number_of_registers = &_DML_IFACE_arri__register_view__number_of_registers__0,
        .register_info = &_DML_IFACE_arri__register_view__register_info__0,
        .set_register_value = &_DML_IFACE_arri__register_view__set_register_value__0,
    },
{
        .big_endian_bitorder = &_DML_IFACE_arri__register_view__big_endian_bitorder__1,
        .description = &_DML_IFACE_arri__register_view__description__1,
        .get_register_value = &_DML_IFACE_arri__register_view__get_register_value__1,
        .number_of_registers = &_DML_IFACE_arri__register_view__number_of_registers__1,
        .register_info = &_DML_IFACE_arri__register_view__register_info__1,
        .set_register_value = &_DML_IFACE_arri__register_view__set_register_value__1,
    },
{
        .big_endian_bitorder = &_DML_IFACE_arri__register_view__big_endian_bitorder__2,
        .description = &_DML_IFACE_arri__register_view__description__2,
        .get_register_value = &_DML_IFACE_arri__register_view__get_register_value__2,
        .number_of_registers = &_DML_IFACE_arri__register_view__number_of_registers__2,
        .register_info = &_DML_IFACE_arri__register_view__register_info__2,
        .set_register_value = &_DML_IFACE_arri__register_view__set_register_value__2,
    },
{
        .big_endian_bitorder = &_DML_IFACE_arri__register_view__big_endian_bitorder__3,
        .description = &_DML_IFACE_arri__register_view__description__3,
        .get_register_value = &_DML_IFACE_arri__register_view__get_register_value__3,
        .number_of_registers = &_DML_IFACE_arri__register_view__number_of_registers__3,
        .register_info = &_DML_IFACE_arri__register_view__register_info__3,
        .set_register_value = &_DML_IFACE_arri__register_view__set_register_value__3,
    },
{
        .big_endian_bitorder = &_DML_IFACE_arri__register_view__big_endian_bitorder__4,
        .description = &_DML_IFACE_arri__register_view__description__4,
        .get_register_value = &_DML_IFACE_arri__register_view__get_register_value__4,
        .number_of_registers = &_DML_IFACE_arri__register_view__number_of_registers__4,
        .register_info = &_DML_IFACE_arri__register_view__register_info__4,
        .set_register_value = &_DML_IFACE_arri__register_view__set_register_value__4,
    },
{
        .big_endian_bitorder = &_DML_IFACE_arri__register_view__big_endian_bitorder__5,
        .description = &_DML_IFACE_arri__register_view__description__5,
        .get_register_value = &_DML_IFACE_arri__register_view__get_register_value__5,
        .number_of_registers = &_DML_IFACE_arri__register_view__number_of_registers__5,
        .register_info = &_DML_IFACE_arri__register_view__register_info__5,
        .set_register_value = &_DML_IFACE_arri__register_view__set_register_value__5,
    },
{
        .big_endian_bitorder = &_DML_IFACE_arri__register_view__big_endian_bitorder__6,
        .description = &_DML_IFACE_arri__register_view__description__6,
        .get_register_value = &_DML_IFACE_arri__register_view__get_register_value__6,
        .number_of_registers = &_DML_IFACE_arri__register_view__number_of_registers__6,
        .register_info = &_DML_IFACE_arri__register_view__register_info__6,
        .set_register_value = &_DML_IFACE_arri__register_view__set_register_value__6,
    },
{
        .big_endian_bitorder = &_DML_IFACE_arri__register_view__big_endian_bitorder__7,
        .description = &_DML_IFACE_arri__register_view__description__7,
        .get_register_value = &_DML_IFACE_arri__register_view__get_register_value__7,
        .number_of_registers = &_DML_IFACE_arri__register_view__number_of_registers__7,
        .register_info = &_DML_IFACE_arri__register_view__register_info__7,
        .set_register_value = &_DML_IFACE_arri__register_view__set_register_value__7,
    },
{
        .big_endian_bitorder = &_DML_IFACE_arri__register_view__big_endian_bitorder__8,
        .description = &_DML_IFACE_arri__register_view__description__8,
        .get_register_value = &_DML_IFACE_arri__register_view__get_register_value__8,
        .number_of_registers = &_DML_IFACE_arri__register_view__number_of_registers__8,
        .register_info = &_DML_IFACE_arri__register_view__register_info__8,
        .set_register_value = &_DML_IFACE_arri__register_view__set_register_value__8,
    },
{
        .big_endian_bitorder = &_DML_IFACE_arri__register_view__big_endian_bitorder__9,
        .description = &_DML_IFACE_arri__register_view__description__9,
        .get_register_value = &_DML_IFACE_arri__register_view__get_register_value__9,
        .number_of_registers = &_DML_IFACE_arri__register_view__number_of_registers__9,
        .register_info = &_DML_IFACE_arri__register_view__register_info__9,
        .set_register_value = &_DML_IFACE_arri__register_view__set_register_value__9,
    },
{
        .big_endian_bitorder = &_DML_IFACE_arri__register_view__big_endian_bitorder__10,
        .description = &_DML_IFACE_arri__register_view__description__10,
        .get_register_value = &_DML_IFACE_arri__register_view__get_register_value__10,
        .number_of_registers = &_DML_IFACE_arri__register_view__number_of_registers__10,
        .register_info = &_DML_IFACE_arri__register_view__register_info__10,
        .set_register_value = &_DML_IFACE_arri__register_view__set_register_value__10,
    },
{
        .big_endian_bitorder = &_DML_IFACE_arri__register_view__big_endian_bitorder__11,
        .description = &_DML_IFACE_arri__register_view__description__11,
        .get_register_value = &_DML_IFACE_arri__register_view__get_register_value__11,
        .number_of_registers = &_DML_IFACE_arri__register_view__number_of_registers__11,
        .register_info = &_DML_IFACE_arri__register_view__register_info__11,
        .set_register_value = &_DML_IFACE_arri__register_view__set_register_value__11,
    },
{
        .big_endian_bitorder = &_DML_IFACE_arri__register_view__big_endian_bitorder__12,
        .description = &_DML_IFACE_arri__register_view__description__12,
        .get_register_value = &_DML_IFACE_arri__register_view__get_register_value__12,
        .number_of_registers = &_DML_IFACE_arri__register_view__number_of_registers__12,
        .register_info = &_DML_IFACE_arri__register_view__register_info__12,
        .set_register_value = &_DML_IFACE_arri__register_view__set_register_value__12,
    },
{
        .big_endian_bitorder = &_DML_IFACE_arri__register_view__big_endian_bitorder__13,
        .description = &_DML_IFACE_arri__register_view__description__13,
        .get_register_value = &_DML_IFACE_arri__register_view__get_register_value__13,
        .number_of_registers = &_DML_IFACE_arri__register_view__number_of_registers__13,
        .register_info = &_DML_IFACE_arri__register_view__register_info__13,
        .set_register_value = &_DML_IFACE_arri__register_view__set_register_value__13,
    },
{
        .big_endian_bitorder = &_DML_IFACE_arri__register_view__big_endian_bitorder__14,
        .description = &_DML_IFACE_arri__register_view__description__14,
        .get_register_value = &_DML_IFACE_arri__register_view__get_register_value__14,
        .number_of_registers = &_DML_IFACE_arri__register_view__number_of_registers__14,
        .register_info = &_DML_IFACE_arri__register_view__register_info__14,
        .set_register_value = &_DML_IFACE_arri__register_view__set_register_value__14,
    },
{
        .big_endian_bitorder = &_DML_IFACE_arri__register_view__big_endian_bitorder__15,
        .description = &_DML_IFACE_arri__register_view__description__15,
        .get_register_value = &_DML_IFACE_arri__register_view__get_register_value__15,
        .number_of_registers = &_DML_IFACE_arri__register_view__number_of_registers__15,
        .register_info = &_DML_IFACE_arri__register_view__register_info__15,
        .set_register_value = &_DML_IFACE_arri__register_view__set_register_value__15,
    }
};
        interface_array_t iface_vect = VNULL;
        for (int i0 = 0; i0 < 16; i0++)
            VADD(iface_vect, &ifaces[i0]);
        VT_register_port_array_interface(class, "register_view", &iface_vect, "arri", NULL);
        VFREE(iface_vect);
    }
    {
        static const register_view_catalog_interface_t register_view_catalog_interface = {
        .register_names = &_DML_PIFACE_arri__register_view_catalog__register_names,
        .register_offsets = &_DML_PIFACE_arri__register_view_catalog__register_offsets,
    };
        SIM_register_interface(_port_class_arri, "register_view_catalog", &register_view_catalog_interface);
        static const register_view_catalog_interface_t ifaces[16] = {{
        .register_names = &_DML_IFACE_arri__register_view_catalog__register_names__0,
        .register_offsets = &_DML_IFACE_arri__register_view_catalog__register_offsets__0,
    },
{
        .register_names = &_DML_IFACE_arri__register_view_catalog__register_names__1,
        .register_offsets = &_DML_IFACE_arri__register_view_catalog__register_offsets__1,
    },
{
        .register_names = &_DML_IFACE_arri__register_view_catalog__register_names__2,
        .register_offsets = &_DML_IFACE_arri__register_view_catalog__register_offsets__2,
    },
{
        .register_names = &_DML_IFACE_arri__register_view_catalog__register_names__3,
        .register_offsets = &_DML_IFACE_arri__register_view_catalog__register_offsets__3,
    },
{
        .register_names = &_DML_IFACE_arri__register_view_catalog__register_names__4,
        .register_offsets = &_DML_IFACE_arri__register_view_catalog__register_offsets__4,
    },
{
        .register_names = &_DML_IFACE_arri__register_view_catalog__register_names__5,
        .register_offsets = &_DML_IFACE_arri__register_view_catalog__register_offsets__5,
    },
{
        .register_names = &_DML_IFACE_arri__register_view_catalog__register_names__6,
        .register_offsets = &_DML_IFACE_arri__register_view_catalog__register_offsets__6,
    },
{
        .register_names = &_DML_IFACE_arri__register_view_catalog__register_names__7,
        .register_offsets = &_DML_IFACE_arri__register_view_catalog__register_offsets__7,
    },
{
        .register_names = &_DML_IFACE_arri__register_view_catalog__register_names__8,
        .register_offsets = &_DML_IFACE_arri__register_view_catalog__register_offsets__8,
    },
{
        .register_names = &_DML_IFACE_arri__register_view_catalog__register_names__9,
        .register_offsets = &_DML_IFACE_arri__register_view_catalog__register_offsets__9,
    },
{
        .register_names = &_DML_IFACE_arri__register_view_catalog__register_names__10,
        .register_offsets = &_DML_IFACE_arri__register_view_catalog__register_offsets__10,
    },
{
        .register_names = &_DML_IFACE_arri__register_view_catalog__register_names__11,
        .register_offsets = &_DML_IFACE_arri__register_view_catalog__register_offsets__11,
    },
{
        .register_names = &_DML_IFACE_arri__register_view_catalog__register_names__12,
        .register_offsets = &_DML_IFACE_arri__register_view_catalog__register_offsets__12,
    },
{
        .register_names = &_DML_IFACE_arri__register_view_catalog__register_names__13,
        .register_offsets = &_DML_IFACE_arri__register_view_catalog__register_offsets__13,
    },
{
        .register_names = &_DML_IFACE_arri__register_view_catalog__register_names__14,
        .register_offsets = &_DML_IFACE_arri__register_view_catalog__register_offsets__14,
    },
{
        .register_names = &_DML_IFACE_arri__register_view_catalog__register_names__15,
        .register_offsets = &_DML_IFACE_arri__register_view_catalog__register_offsets__15,
    }
};
        interface_array_t iface_vect = VNULL;
        for (int i0 = 0; i0 < 16; i0++)
            VADD(iface_vect, &ifaces[i0]);
        VT_register_port_array_interface(class, "register_view_catalog", &iface_vect, "arri", NULL);
        VFREE(iface_vect);
    }
    {
        static const bank_instrumentation_subscribe_interface_t bank_instrumentation_subscribe_interface = {
        .disable_connection_callbacks = &_DML_PIFACE_b__bank_instrumentation_subscribe__disable_connection_callbacks,
        .enable_connection_callbacks = &_DML_PIFACE_b__bank_instrumentation_subscribe__enable_connection_callbacks,
        .register_after_read = &_DML_PIFACE_b__bank_instrumentation_subscribe__register_after_read,
        .register_after_write = &_DML_PIFACE_b__bank_instrumentation_subscribe__register_after_write,
        .register_before_read = &_DML_PIFACE_b__bank_instrumentation_subscribe__register_before_read,
        .register_before_write = &_DML_PIFACE_b__bank_instrumentation_subscribe__register_before_write,
        .remove_callback = &_DML_PIFACE_b__bank_instrumentation_subscribe__remove_callback,
        .remove_connection_callbacks = &_DML_PIFACE_b__bank_instrumentation_subscribe__remove_connection_callbacks,
    };
        SIM_register_interface(_port_class_b, "bank_instrumentation_subscribe", &bank_instrumentation_subscribe_interface);
        static const bank_instrumentation_subscribe_interface_t port_iface = {
        .disable_connection_callbacks = &_DML_IFACE_b__bank_instrumentation_subscribe__disable_connection_callbacks,
        .enable_connection_callbacks = &_DML_IFACE_b__bank_instrumentation_subscribe__enable_connection_callbacks,
        .register_after_read = &_DML_IFACE_b__bank_instrumentation_subscribe__register_after_read,
        .register_after_write = &_DML_IFACE_b__bank_instrumentation_subscribe__register_after_write,
        .register_before_read = &_DML_IFACE_b__bank_instrumentation_subscribe__register_before_read,
        .register_before_write = &_DML_IFACE_b__bank_instrumentation_subscribe__register_before_write,
        .remove_callback = &_DML_IFACE_b__bank_instrumentation_subscribe__remove_callback,
        .remove_connection_callbacks = &_DML_IFACE_b__bank_instrumentation_subscribe__remove_connection_callbacks,
    };
        SIM_register_port_interface(class, "bank_instrumentation_subscribe", &port_iface, "b", NULL);
    }
    {
        static const instrumentation_order_interface_t instrumentation_order_interface = {
        .get_connections = &_DML_PIFACE_b__instrumentation_order__get_connections,
        .move_before = &_DML_PIFACE_b__instrumentation_order__move_before,
    };
        SIM_register_interface(_port_class_b, "instrumentation_order", &instrumentation_order_interface);
        static const instrumentation_order_interface_t port_iface = {
        .get_connections = &_DML_IFACE_b__instrumentation_order__get_connections,
        .move_before = &_DML_IFACE_b__instrumentation_order__move_before,
    };
        SIM_register_port_interface(class, "instrumentation_order", &port_iface, "b", NULL);
    }
    {
        static const int_register_interface_t int_register_interface = {
        .all_registers = &_DML_PIFACE_b__int_register__all_registers,
        .get_name = &_DML_PIFACE_b__int_register__get_name,
        .get_number = &_DML_PIFACE_b__int_register__get_number,
        .read = &_DML_PIFACE_b__int_register__read,
        .register_info = &_DML_PIFACE_b__int_register__register_info,
        .write = &_DML_PIFACE_b__int_register__write,
    };
        SIM_register_interface(_port_class_b, "int_register", &int_register_interface);
        static const int_register_interface_t port_iface = {
        .all_registers = &_DML_IFACE_b__int_register__all_registers,
        .get_name = &_DML_IFACE_b__int_register__get_name,
        .get_number = &_DML_IFACE_b__int_register__get_number,
        .read = &_DML_IFACE_b__int_register__read,
        .register_info = &_DML_IFACE_b__int_register__register_info,
        .write = &_DML_IFACE_b__int_register__write,
    };
        SIM_register_port_interface(class, "int_register", &port_iface, "b", NULL);
    }
    {
        static const io_memory_interface_t io_memory_interface = {
        .operation = &_DML_PIFACE_b__io_memory__operation,
    };
        SIM_register_interface(_port_class_b, "io_memory", &io_memory_interface);
        static const io_memory_interface_t port_iface = {
        .operation = &_DML_IFACE_b__io_memory__operation,
    };
        SIM_register_port_interface(class, "io_memory", &port_iface, "b", NULL);
    }
    {
        static const register_view_interface_t register_view_interface = {
        .big_endian_bitorder = &_DML_PIFACE_b__register_view__big_endian_bitorder,
        .description = &_DML_PIFACE_b__register_view__description,
        .get_register_value = &_DML_PIFACE_b__register_view__get_register_value,
        .number_of_registers = &_DML_PIFACE_b__register_view__number_of_registers,
        .register_info = &_DML_PIFACE_b__register_view__register_info,
        .set_register_value = &_DML_PIFACE_b__register_view__set_register_value,
    };
        SIM_register_interface(_port_class_b, "register_view", &register_view_interface);
        static const register_view_interface_t port_iface = {
        .big_endian_bitorder = &_DML_IFACE_b__register_view__big_endian_bitorder,
        .description = &_DML_IFACE_b__register_view__description,
        .get_register_value = &_DML_IFACE_b__register_view__get_register_value,
        .number_of_registers = &_DML_IFACE_b__register_view__number_of_registers,
        .register_info = &_DML_IFACE_b__register_view__register_info,
        .set_register_value = &_DML_IFACE_b__register_view__set_register_value,
    };
        SIM_register_port_interface(class, "register_view", &port_iface, "b", NULL);
    }
    {
        static const register_view_catalog_interface_t register_view_catalog_interface = {
        .register_names = &_DML_PIFACE_b__register_view_catalog__register_names,
        .register_offsets = &_DML_PIFACE_b__register_view_catalog__register_offsets,
    };
        SIM_register_interface(_port_class_b, "register_view_catalog", &register_view_catalog_interface);
        static const register_view_catalog_interface_t port_iface = {
        .register_names = &_DML_IFACE_b__register_view_catalog__register_names,
        .register_offsets = &_DML_IFACE_b__register_view_catalog__register_offsets,
    };
        SIM_register_port_interface(class, "register_view_catalog", &port_iface, "b", NULL);
    }
    {
        static const bank_instrumentation_subscribe_interface_t bank_instrumentation_subscribe_interface = {
        .disable_connection_callbacks = &_DML_PIFACE_b2__bank_instrumentation_subscribe__disable_connection_callbacks,
        .enable_connection_callbacks = &_DML_PIFACE_b2__bank_instrumentation_subscribe__enable_connection_callbacks,
        .register_after_read = &_DML_PIFACE_b2__bank_instrumentation_subscribe__register_after_read,
        .register_after_write = &_DML_PIFACE_b2__bank_instrumentation_subscribe__register_after_write,
        .register_before_read = &_DML_PIFACE_b2__bank_instrumentation_subscribe__register_before_read,
        .register_before_write = &_DML_PIFACE_b2__bank_instrumentation_subscribe__register_before_write,
        .remove_callback = &_DML_PIFACE_b2__bank_instrumentation_subscribe__remove_callback,
        .remove_connection_callbacks = &_DML_PIFACE_b2__bank_instrumentation_subscribe__remove_connection_callbacks,
    };
        SIM_register_interface(_port_class_b2, "bank_instrumentation_subscribe", &bank_instrumentation_subscribe_interface);
        static const bank_instrumentation_subscribe_interface_t port_iface = {
        .disable_connection_callbacks = &_DML_IFACE_b2__bank_instrumentation_subscribe__disable_connection_callbacks,
        .enable_connection_callbacks = &_DML_IFACE_b2__bank_instrumentation_subscribe__enable_connection_callbacks,
        .register_after_read = &_DML_IFACE_b2__bank_instrumentation_subscribe__register_after_read,
        .register_after_write = &_DML_IFACE_b2__bank_instrumentation_subscribe__register_after_write,
        .register_before_read = &_DML_IFACE_b2__bank_instrumentation_subscribe__register_before_read,
        .register_before_write = &_DML_IFACE_b2__bank_instrumentation_subscribe__register_before_write,
        .remove_callback = &_DML_IFACE_b2__bank_instrumentation_subscribe__remove_callback,
        .remove_connection_callbacks = &_DML_IFACE_b2__bank_instrumentation_subscribe__remove_connection_callbacks,
    };
        SIM_register_port_interface(class, "bank_instrumentation_subscribe", &port_iface, "b2", NULL);
    }
    {
        static const instrumentation_order_interface_t instrumentation_order_interface = {
        .get_connections = &_DML_PIFACE_b2__instrumentation_order__get_connections,
        .move_before = &_DML_PIFACE_b2__instrumentation_order__move_before,
    };
        SIM_register_interface(_port_class_b2, "instrumentation_order", &instrumentation_order_interface);
        static const instrumentation_order_interface_t port_iface = {
        .get_connections = &_DML_IFACE_b2__instrumentation_order__get_connections,
        .move_before = &_DML_IFACE_b2__instrumentation_order__move_before,
    };
        SIM_register_port_interface(class, "instrumentation_order", &port_iface, "b2", NULL);
    }
    {
        static const int_register_interface_t int_register_interface = {
        .all_registers = &_DML_PIFACE_b2__int_register__all_registers,
        .get_name = &_DML_PIFACE_b2__int_register__get_name,
        .get_number = &_DML_PIFACE_b2__int_register__get_number,
        .read = &_DML_PIFACE_b2__int_register__read,
        .register_info = &_DML_PIFACE_b2__int_register__register_info,
        .write = &_DML_PIFACE_b2__int_register__write,
    };
        SIM_register_interface(_port_class_b2, "int_register", &int_register_interface);
        static const int_register_interface_t port_iface = {
        .all_registers = &_DML_IFACE_b2__int_register__all_registers,
        .get_name = &_DML_IFACE_b2__int_register__get_name,
        .get_number = &_DML_IFACE_b2__int_register__get_number,
        .read = &_DML_IFACE_b2__int_register__read,
        .register_info = &_DML_IFACE_b2__int_register__register_info,
        .write = &_DML_IFACE_b2__int_register__write,
    };
        SIM_register_port_interface(class, "int_register", &port_iface, "b2", NULL);
    }
    {
        static const io_memory_interface_t io_memory_interface = {
        .operation = &_DML_PIFACE_b2__io_memory__operation,
    };
        SIM_register_interface(_port_class_b2, "io_memory", &io_memory_interface);
        static const io_memory_interface_t port_iface = {
        .operation = &_DML_IFACE_b2__io_memory__operation,
    };
        SIM_register_port_interface(class, "io_memory", &port_iface, "b2", NULL);
    }
    {
        static const register_view_interface_t register_view_interface = {
        .big_endian_bitorder = &_DML_PIFACE_b2__register_view__big_endian_bitorder,
        .description = &_DML_PIFACE_b2__register_view__description,
        .get_register_value = &_DML_PIFACE_b2__register_view__get_register_value,
        .number_of_registers = &_DML_PIFACE_b2__register_view__number_of_registers,
        .register_info = &_DML_PIFACE_b2__register_view__register_info,
        .set_register_value = &_DML_PIFACE_b2__register_view__set_register_value,
    };
        SIM_register_interface(_port_class_b2, "register_view", &register_view_interface);
        static const register_view_interface_t port_iface = {
        .big_endian_bitorder = &_DML_IFACE_b2__register_view__big_endian_bitorder,
        .description = &_DML_IFACE_b2__register_view__description,
        .get_register_value = &_DML_IFACE_b2__register_view__get_register_value,
        .number_of_registers = &_DML_IFACE_b2__register_view__number_of_registers,
        .register_info = &_DML_IFACE_b2__register_view__register_info,
        .set_register_value = &_DML_IFACE_b2__register_view__set_register_value,
    };
        SIM_register_port_interface(class, "register_view", &port_iface, "b2", NULL);
    }
    {
        static const register_view_catalog_interface_t register_view_catalog_interface = {
        .register_names = &_DML_PIFACE_b2__register_view_catalog__register_names,
        .register_offsets = &_DML_PIFACE_b2__register_view_catalog__register_offsets,
    };
        SIM_register_interface(_port_class_b2, "register_view_catalog", &register_view_catalog_interface);
        static const register_view_catalog_interface_t port_iface = {
        .register_names = &_DML_IFACE_b2__register_view_catalog__register_names,
        .register_offsets = &_DML_IFACE_b2__register_view_catalog__register_offsets,
    };
        SIM_register_port_interface(class, "register_view_catalog", &port_iface, "b2", NULL);
    }
    {
        static const bank_instrumentation_subscribe_interface_t bank_instrumentation_subscribe_interface = {
        .disable_connection_callbacks = &_DML_PIFACE_miss__bank_instrumentation_subscribe__disable_connection_callbacks,
        .enable_connection_callbacks = &_DML_PIFACE_miss__bank_instrumentation_subscribe__enable_connection_callbacks,
        .register_after_read = &_DML_PIFACE_miss__bank_instrumentation_subscribe__register_after_read,
        .register_after_write = &_DML_PIFACE_miss__bank_instrumentation_subscribe__register_after_write,
        .register_before_read = &_DML_PIFACE_miss__bank_instrumentation_subscribe__register_before_read,
        .register_before_write = &_DML_PIFACE_miss__bank_instrumentation_subscribe__register_before_write,
        .remove_callback = &_DML_PIFACE_miss__bank_instrumentation_subscribe__remove_callback,
        .remove_connection_callbacks = &_DML_PIFACE_miss__bank_instrumentation_subscribe__remove_connection_callbacks,
    };
        SIM_register_interface(_port_class_miss, "bank_instrumentation_subscribe", &bank_instrumentation_subscribe_interface);
        static const bank_instrumentation_subscribe_interface_t port_iface = {
        .disable_connection_callbacks = &_DML_IFACE_miss__bank_instrumentation_subscribe__disable_connection_callbacks,
        .enable_connection_callbacks = &_DML_IFACE_miss__bank_instrumentation_subscribe__enable_connection_callbacks,
        .register_after_read = &_DML_IFACE_miss__bank_instrumentation_subscribe__register_after_read,
        .register_after_write = &_DML_IFACE_miss__bank_instrumentation_subscribe__register_after_write,
        .register_before_read = &_DML_IFACE_miss__bank_instrumentation_subscribe__register_before_read,
        .register_before_write = &_DML_IFACE_miss__bank_instrumentation_subscribe__register_before_write,
        .remove_callback = &_DML_IFACE_miss__bank_instrumentation_subscribe__remove_callback,
        .remove_connection_callbacks = &_DML_IFACE_miss__bank_instrumentation_subscribe__remove_connection_callbacks,
    };
        SIM_register_port_interface(class, "bank_instrumentation_subscribe", &port_iface, "miss", NULL);
    }
    {
        static const instrumentation_order_interface_t instrumentation_order_interface = {
        .get_connections = &_DML_PIFACE_miss__instrumentation_order__get_connections,
        .move_before = &_DML_PIFACE_miss__instrumentation_order__move_before,
    };
        SIM_register_interface(_port_class_miss, "instrumentation_order", &instrumentation_order_interface);
        static const instrumentation_order_interface_t port_iface = {
        .get_connections = &_DML_IFACE_miss__instrumentation_order__get_connections,
        .move_before = &_DML_IFACE_miss__instrumentation_order__move_before,
    };
        SIM_register_port_interface(class, "instrumentation_order", &port_iface, "miss", NULL);
    }
    {
        static const int_register_interface_t int_register_interface = {
        .all_registers = &_DML_PIFACE_miss__int_register__all_registers,
        .get_name = &_DML_PIFACE_miss__int_register__get_name,
        .get_number = &_DML_PIFACE_miss__int_register__get_number,
        .read = &_DML_PIFACE_miss__int_register__read,
        .register_info = &_DML_PIFACE_miss__int_register__register_info,
        .write = &_DML_PIFACE_miss__int_register__write,
    };
        SIM_register_interface(_port_class_miss, "int_register", &int_register_interface);
        static const int_register_interface_t port_iface = {
        .all_registers = &_DML_IFACE_miss__int_register__all_registers,
        .get_name = &_DML_IFACE_miss__int_register__get_name,
        .get_number = &_DML_IFACE_miss__int_register__get_number,
        .read = &_DML_IFACE_miss__int_register__read,
        .register_info = &_DML_IFACE_miss__int_register__register_info,
        .write = &_DML_IFACE_miss__int_register__write,
    };
        SIM_register_port_interface(class, "int_register", &port_iface, "miss", NULL);
    }
    {
        static const io_memory_interface_t io_memory_interface = {
        .operation = &_DML_PIFACE_miss__io_memory__operation,
    };
        SIM_register_interface(_port_class_miss, "io_memory", &io_memory_interface);
        static const io_memory_interface_t port_iface = {
        .operation = &_DML_IFACE_miss__io_memory__operation,
    };
        SIM_register_port_interface(class, "io_memory", &port_iface, "miss", NULL);
    }
    {
        static const register_view_interface_t register_view_interface = {
        .big_endian_bitorder = &_DML_PIFACE_miss__register_view__big_endian_bitorder,
        .description = &_DML_PIFACE_miss__register_view__description,
        .get_register_value = &_DML_PIFACE_miss__register_view__get_register_value,
        .number_of_registers = &_DML_PIFACE_miss__register_view__number_of_registers,
        .register_info = &_DML_PIFACE_miss__register_view__register_info,
        .set_register_value = &_DML_PIFACE_miss__register_view__set_register_value,
    };
        SIM_register_interface(_port_class_miss, "register_view", &register_view_interface);
        static const register_view_interface_t port_iface = {
        .big_endian_bitorder = &_DML_IFACE_miss__register_view__big_endian_bitorder,
        .description = &_DML_IFACE_miss__register_view__description,
        .get_register_value = &_DML_IFACE_miss__register_view__get_register_value,
        .number_of_registers = &_DML_IFACE_miss__register_view__number_of_registers,
        .register_info = &_DML_IFACE_miss__register_view__register_info,
        .set_register_value = &_DML_IFACE_miss__register_view__set_register_value,
    };
        SIM_register_port_interface(class, "register_view", &port_iface, "miss", NULL);
    }
    {
        static const register_view_catalog_interface_t register_view_catalog_interface = {
        .register_names = &_DML_PIFACE_miss__register_view_catalog__register_names,
        .register_offsets = &_DML_PIFACE_miss__register_view_catalog__register_offsets,
    };
        SIM_register_interface(_port_class_miss, "register_view_catalog", &register_view_catalog_interface);
        static const register_view_catalog_interface_t port_iface = {
        .register_names = &_DML_IFACE_miss__register_view_catalog__register_names,
        .register_offsets = &_DML_IFACE_miss__register_view_catalog__register_offsets,
    };
        SIM_register_port_interface(class, "register_view_catalog", &port_iface, "miss", NULL);
    }
    {
        static const bank_instrumentation_subscribe_interface_t bank_instrumentation_subscribe_interface = {
        .disable_connection_callbacks = &_DML_PIFACE_miss_access__bank_instrumentation_subscribe__disable_connection_callbacks,
        .enable_connection_callbacks = &_DML_PIFACE_miss_access__bank_instrumentation_subscribe__enable_connection_callbacks,
        .register_after_read = &_DML_PIFACE_miss_access__bank_instrumentation_subscribe__register_after_read,
        .register_after_write = &_DML_PIFACE_miss_access__bank_instrumentation_subscribe__register_after_write,
        .register_before_read = &_DML_PIFACE_miss_access__bank_instrumentation_subscribe__register_before_read,
        .register_before_write = &_DML_PIFACE_miss_access__bank_instrumentation_subscribe__register_before_write,
        .remove_callback = &_DML_PIFACE_miss_access__bank_instrumentation_subscribe__remove_callback,
        .remove_connection_callbacks = &_DML_PIFACE_miss_access__bank_instrumentation_subscribe__remove_connection_callbacks,
    };
        SIM_register_interface(_port_class_miss_access, "bank_instrumentation_subscribe", &bank_instrumentation_subscribe_interface);
        static const bank_instrumentation_subscribe_interface_t port_iface = {
        .disable_connection_callbacks = &_DML_IFACE_miss_access__bank_instrumentation_subscribe__disable_connection_callbacks,
        .enable_connection_callbacks = &_DML_IFACE_miss_access__bank_instrumentation_subscribe__enable_connection_callbacks,
        .register_after_read = &_DML_IFACE_miss_access__bank_instrumentation_subscribe__register_after_read,
        .register_after_write = &_DML_IFACE_miss_access__bank_instrumentation_subscribe__register_after_write,
        .register_before_read = &_DML_IFACE_miss_access__bank_instrumentation_subscribe__register_before_read,
        .register_before_write = &_DML_IFACE_miss_access__bank_instrumentation_subscribe__register_before_write,
        .remove_callback = &_DML_IFACE_miss_access__bank_instrumentation_subscribe__remove_callback,
        .remove_connection_callbacks = &_DML_IFACE_miss_access__bank_instrumentation_subscribe__remove_connection_callbacks,
    };
        SIM_register_port_interface(class, "bank_instrumentation_subscribe", &port_iface, "miss_access", NULL);
    }
    {
        static const instrumentation_order_interface_t instrumentation_order_interface = {
        .get_connections = &_DML_PIFACE_miss_access__instrumentation_order__get_connections,
        .move_before = &_DML_PIFACE_miss_access__instrumentation_order__move_before,
    };
        SIM_register_interface(_port_class_miss_access, "instrumentation_order", &instrumentation_order_interface);
        static const instrumentation_order_interface_t port_iface = {
        .get_connections = &_DML_IFACE_miss_access__instrumentation_order__get_connections,
        .move_before = &_DML_IFACE_miss_access__instrumentation_order__move_before,
    };
        SIM_register_port_interface(class, "instrumentation_order", &port_iface, "miss_access", NULL);
    }
    {
        static const int_register_interface_t int_register_interface = {
        .all_registers = &_DML_PIFACE_miss_access__int_register__all_registers,
        .get_name = &_DML_PIFACE_miss_access__int_register__get_name,
        .get_number = &_DML_PIFACE_miss_access__int_register__get_number,
        .read = &_DML_PIFACE_miss_access__int_register__read,
        .register_info = &_DML_PIFACE_miss_access__int_register__register_info,
        .write = &_DML_PIFACE_miss_access__int_register__write,
    };
        SIM_register_interface(_port_class_miss_access, "int_register", &int_register_interface);
        static const int_register_interface_t port_iface = {
        .all_registers = &_DML_IFACE_miss_access__int_register__all_registers,
        .get_name = &_DML_IFACE_miss_access__int_register__get_name,
        .get_number = &_DML_IFACE_miss_access__int_register__get_number,
        .read = &_DML_IFACE_miss_access__int_register__read,
        .register_info = &_DML_IFACE_miss_access__int_register__register_info,
        .write = &_DML_IFACE_miss_access__int_register__write,
    };
        SIM_register_port_interface(class, "int_register", &port_iface, "miss_access", NULL);
    }
    {
        static const io_memory_interface_t io_memory_interface = {
        .operation = &_DML_PIFACE_miss_access__io_memory__operation,
    };
        SIM_register_interface(_port_class_miss_access, "io_memory", &io_memory_interface);
        static const io_memory_interface_t port_iface = {
        .operation = &_DML_IFACE_miss_access__io_memory__operation,
    };
        SIM_register_port_interface(class, "io_memory", &port_iface, "miss_access", NULL);
    }
    {
        static const register_view_interface_t register_view_interface = {
        .big_endian_bitorder = &_DML_PIFACE_miss_access__register_view__big_endian_bitorder,
        .description = &_DML_PIFACE_miss_access__register_view__description,
        .get_register_value = &_DML_PIFACE_miss_access__register_view__get_register_value,
        .number_of_registers = &_DML_PIFACE_miss_access__register_view__number_of_registers,
        .register_info = &_DML_PIFACE_miss_access__register_view__register_info,
        .set_register_value = &_DML_PIFACE_miss_access__register_view__set_register_value,
    };
        SIM_register_interface(_port_class_miss_access, "register_view", &register_view_interface);
        static const register_view_interface_t port_iface = {
        .big_endian_bitorder = &_DML_IFACE_miss_access__register_view__big_endian_bitorder,
        .description = &_DML_IFACE_miss_access__register_view__description,
        .get_register_value = &_DML_IFACE_miss_access__register_view__get_register_value,
        .number_of_registers = &_DML_IFACE_miss_access__register_view__number_of_registers,
        .register_info = &_DML_IFACE_miss_access__register_view__register_info,
        .set_register_value = &_DML_IFACE_miss_access__register_view__set_register_value,
    };
        SIM_register_port_interface(class, "register_view", &port_iface, "miss_access", NULL);
    }
    {
        static const register_view_catalog_interface_t register_view_catalog_interface = {
        .register_names = &_DML_PIFACE_miss_access__register_view_catalog__register_names,
        .register_offsets = &_DML_PIFACE_miss_access__register_view_catalog__register_offsets,
    };
        SIM_register_interface(_port_class_miss_access, "register_view_catalog", &register_view_catalog_interface);
        static const register_view_catalog_interface_t port_iface = {
        .register_names = &_DML_IFACE_miss_access__register_view_catalog__register_names,
        .register_offsets = &_DML_IFACE_miss_access__register_view_catalog__register_offsets,
    };
        SIM_register_port_interface(class, "register_view_catalog", &port_iface, "miss_access", NULL);
    }
    {
        static const bank_instrumentation_subscribe_interface_t bank_instrumentation_subscribe_interface = {
        .disable_connection_callbacks = &_DML_PIFACE_read_access_memop__bank_instrumentation_subscribe__disable_connection_callbacks,
        .enable_connection_callbacks = &_DML_PIFACE_read_access_memop__bank_instrumentation_subscribe__enable_connection_callbacks,
        .register_after_read = &_DML_PIFACE_read_access_memop__bank_instrumentation_subscribe__register_after_read,
        .register_after_write = &_DML_PIFACE_read_access_memop__bank_instrumentation_subscribe__register_after_write,
        .register_before_read = &_DML_PIFACE_read_access_memop__bank_instrumentation_subscribe__register_before_read,
        .register_before_write = &_DML_PIFACE_read_access_memop__bank_instrumentation_subscribe__register_before_write,
        .remove_callback = &_DML_PIFACE_read_access_memop__bank_instrumentation_subscribe__remove_callback,
        .remove_connection_callbacks = &_DML_PIFACE_read_access_memop__bank_instrumentation_subscribe__remove_connection_callbacks,
    };
        SIM_register_interface(_port_class_read_access_memop, "bank_instrumentation_subscribe", &bank_instrumentation_subscribe_interface);
        static const bank_instrumentation_subscribe_interface_t port_iface = {
        .disable_connection_callbacks = &_DML_IFACE_read_access_memop__bank_instrumentation_subscribe__disable_connection_callbacks,
        .enable_connection_callbacks = &_DML_IFACE_read_access_memop__bank_instrumentation_subscribe__enable_connection_callbacks,
        .register_after_read = &_DML_IFACE_read_access_memop__bank_instrumentation_subscribe__register_after_read,
        .register_after_write = &_DML_IFACE_read_access_memop__bank_instrumentation_subscribe__register_after_write,
        .register_before_read = &_DML_IFACE_read_access_memop__bank_instrumentation_subscribe__register_before_read,
        .register_before_write = &_DML_IFACE_read_access_memop__bank_instrumentation_subscribe__register_before_write,
        .remove_callback = &_DML_IFACE_read_access_memop__bank_instrumentation_subscribe__remove_callback,
        .remove_connection_callbacks = &_DML_IFACE_read_access_memop__bank_instrumentation_subscribe__remove_connection_callbacks,
    };
        SIM_register_port_interface(class, "bank_instrumentation_subscribe", &port_iface, "read_access_memop", NULL);
    }
    {
        static const instrumentation_order_interface_t instrumentation_order_interface = {
        .get_connections = &_DML_PIFACE_read_access_memop__instrumentation_order__get_connections,
        .move_before = &_DML_PIFACE_read_access_memop__instrumentation_order__move_before,
    };
        SIM_register_interface(_port_class_read_access_memop, "instrumentation_order", &instrumentation_order_interface);
        static const instrumentation_order_interface_t port_iface = {
        .get_connections = &_DML_IFACE_read_access_memop__instrumentation_order__get_connections,
        .move_before = &_DML_IFACE_read_access_memop__instrumentation_order__move_before,
    };
        SIM_register_port_interface(class, "instrumentation_order", &port_iface, "read_access_memop", NULL);
    }
    {
        static const int_register_interface_t int_register_interface = {
        .all_registers = &_DML_PIFACE_read_access_memop__int_register__all_registers,
        .get_name = &_DML_PIFACE_read_access_memop__int_register__get_name,
        .get_number = &_DML_PIFACE_read_access_memop__int_register__get_number,
        .read = &_DML_PIFACE_read_access_memop__int_register__read,
        .register_info = &_DML_PIFACE_read_access_memop__int_register__register_info,
        .write = &_DML_PIFACE_read_access_memop__int_register__write,
    };
        SIM_register_interface(_port_class_read_access_memop, "int_register", &int_register_interface);
        static const int_register_interface_t port_iface = {
        .all_registers = &_DML_IFACE_read_access_memop__int_register__all_registers,
        .get_name = &_DML_IFACE_read_access_memop__int_register__get_name,
        .get_number = &_DML_IFACE_read_access_memop__int_register__get_number,
        .read = &_DML_IFACE_read_access_memop__int_register__read,
        .register_info = &_DML_IFACE_read_access_memop__int_register__register_info,
        .write = &_DML_IFACE_read_access_memop__int_register__write,
    };
        SIM_register_port_interface(class, "int_register", &port_iface, "read_access_memop", NULL);
    }
    {
        static const io_memory_interface_t io_memory_interface = {
        .operation = &_DML_PIFACE_read_access_memop__io_memory__operation,
    };
        SIM_register_interface(_port_class_read_access_memop, "io_memory", &io_memory_interface);
        static const io_memory_interface_t port_iface = {
        .operation = &_DML_IFACE_read_access_memop__io_memory__operation,
    };
        SIM_register_port_interface(class, "io_memory", &port_iface, "read_access_memop", NULL);
    }
    {
        static const register_view_interface_t register_view_interface = {
        .big_endian_bitorder = &_DML_PIFACE_read_access_memop__register_view__big_endian_bitorder,
        .description = &_DML_PIFACE_read_access_memop__register_view__description,
        .get_register_value = &_DML_PIFACE_read_access_memop__register_view__get_register_value,
        .number_of_registers = &_DML_PIFACE_read_access_memop__register_view__number_of_registers,
        .register_info = &_DML_PIFACE_read_access_memop__register_view__register_info,
        .set_register_value = &_DML_PIFACE_read_access_memop__register_view__set_register_value,
    };
        SIM_register_interface(_port_class_read_access_memop, "register_view", &register_view_interface);
        static const register_view_interface_t port_iface = {
        .big_endian_bitorder = &_DML_IFACE_read_access_memop__register_view__big_endian_bitorder,
        .description = &_DML_IFACE_read_access_memop__register_view__description,
        .get_register_value = &_DML_IFACE_read_access_memop__register_view__get_register_value,
        .number_of_registers = &_DML_IFACE_read_access_memop__register_view__number_of_registers,
        .register_info = &_DML_IFACE_read_access_memop__register_view__register_info,
        .set_register_value = &_DML_IFACE_read_access_memop__register_view__set_register_value,
    };
        SIM_register_port_interface(class, "register_view", &port_iface, "read_access_memop", NULL);
    }
    {
        static const register_view_catalog_interface_t register_view_catalog_interface = {
        .register_names = &_DML_PIFACE_read_access_memop__register_view_catalog__register_names,
        .register_offsets = &_DML_PIFACE_read_access_memop__register_view_catalog__register_offsets,
    };
        SIM_register_interface(_port_class_read_access_memop, "register_view_catalog", &register_view_catalog_interface);
        static const register_view_catalog_interface_t port_iface = {
        .register_names = &_DML_IFACE_read_access_memop__register_view_catalog__register_names,
        .register_offsets = &_DML_IFACE_read_access_memop__register_view_catalog__register_offsets,
    };
        SIM_register_port_interface(class, "register_view_catalog", &port_iface, "read_access_memop", NULL);
    }
    {
        static const bank_instrumentation_subscribe_interface_t bank_instrumentation_subscribe_interface = {
        .disable_connection_callbacks = &_DML_PIFACE_rw_access__bank_instrumentation_subscribe__disable_connection_callbacks,
        .enable_connection_callbacks = &_DML_PIFACE_rw_access__bank_instrumentation_subscribe__enable_connection_callbacks,
        .register_after_read = &_DML_PIFACE_rw_access__bank_instrumentation_subscribe__register_after_read,
        .register_after_write = &_DML_PIFACE_rw_access__bank_instrumentation_subscribe__register_after_write,
        .register_before_read = &_DML_PIFACE_rw_access__bank_instrumentation_subscribe__register_before_read,
        .register_before_write = &_DML_PIFACE_rw_access__bank_instrumentation_subscribe__register_before_write,
        .remove_callback = &_DML_PIFACE_rw_access__bank_instrumentation_subscribe__remove_callback,
        .remove_connection_callbacks = &_DML_PIFACE_rw_access__bank_instrumentation_subscribe__remove_connection_callbacks,
    };
        SIM_register_interface(_port_class_rw_access, "bank_instrumentation_subscribe", &bank_instrumentation_subscribe_interface);
        static const bank_instrumentation_subscribe_interface_t port_iface = {
        .disable_connection_callbacks = &_DML_IFACE_rw_access__bank_instrumentation_subscribe__disable_connection_callbacks,
        .enable_connection_callbacks = &_DML_IFACE_rw_access__bank_instrumentation_subscribe__enable_connection_callbacks,
        .register_after_read = &_DML_IFACE_rw_access__bank_instrumentation_subscribe__register_after_read,
        .register_after_write = &_DML_IFACE_rw_access__bank_instrumentation_subscribe__register_after_write,
        .register_before_read = &_DML_IFACE_rw_access__bank_instrumentation_subscribe__register_before_read,
        .register_before_write = &_DML_IFACE_rw_access__bank_instrumentation_subscribe__register_before_write,
        .remove_callback = &_DML_IFACE_rw_access__bank_instrumentation_subscribe__remove_callback,
        .remove_connection_callbacks = &_DML_IFACE_rw_access__bank_instrumentation_subscribe__remove_connection_callbacks,
    };
        SIM_register_port_interface(class, "bank_instrumentation_subscribe", &port_iface, "rw_access", NULL);
    }
    {
        static const instrumentation_order_interface_t instrumentation_order_interface = {
        .get_connections = &_DML_PIFACE_rw_access__instrumentation_order__get_connections,
        .move_before = &_DML_PIFACE_rw_access__instrumentation_order__move_before,
    };
        SIM_register_interface(_port_class_rw_access, "instrumentation_order", &instrumentation_order_interface);
        static const instrumentation_order_interface_t port_iface = {
        .get_connections = &_DML_IFACE_rw_access__instrumentation_order__get_connections,
        .move_before = &_DML_IFACE_rw_access__instrumentation_order__move_before,
    };
        SIM_register_port_interface(class, "instrumentation_order", &port_iface, "rw_access", NULL);
    }
    {
        static const int_register_interface_t int_register_interface = {
        .all_registers = &_DML_PIFACE_rw_access__int_register__all_registers,
        .get_name = &_DML_PIFACE_rw_access__int_register__get_name,
        .get_number = &_DML_PIFACE_rw_access__int_register__get_number,
        .read = &_DML_PIFACE_rw_access__int_register__read,
        .register_info = &_DML_PIFACE_rw_access__int_register__register_info,
        .write = &_DML_PIFACE_rw_access__int_register__write,
    };
        SIM_register_interface(_port_class_rw_access, "int_register", &int_register_interface);
        static const int_register_interface_t port_iface = {
        .all_registers = &_DML_IFACE_rw_access__int_register__all_registers,
        .get_name = &_DML_IFACE_rw_access__int_register__get_name,
        .get_number = &_DML_IFACE_rw_access__int_register__get_number,
        .read = &_DML_IFACE_rw_access__int_register__read,
        .register_info = &_DML_IFACE_rw_access__int_register__register_info,
        .write = &_DML_IFACE_rw_access__int_register__write,
    };
        SIM_register_port_interface(class, "int_register", &port_iface, "rw_access", NULL);
    }
    {
        static const io_memory_interface_t io_memory_interface = {
        .operation = &_DML_PIFACE_rw_access__io_memory__operation,
    };
        SIM_register_interface(_port_class_rw_access, "io_memory", &io_memory_interface);
        static const io_memory_interface_t port_iface = {
        .operation = &_DML_IFACE_rw_access__io_memory__operation,
    };
        SIM_register_port_interface(class, "io_memory", &port_iface, "rw_access", NULL);
    }
    {
        static const register_view_interface_t register_view_interface = {
        .big_endian_bitorder = &_DML_PIFACE_rw_access__register_view__big_endian_bitorder,
        .description = &_DML_PIFACE_rw_access__register_view__description,
        .get_register_value = &_DML_PIFACE_rw_access__register_view__get_register_value,
        .number_of_registers = &_DML_PIFACE_rw_access__register_view__number_of_registers,
        .register_info = &_DML_PIFACE_rw_access__register_view__register_info,
        .set_register_value = &_DML_PIFACE_rw_access__register_view__set_register_value,
    };
        SIM_register_interface(_port_class_rw_access, "register_view", &register_view_interface);
        static const register_view_interface_t port_iface = {
        .big_endian_bitorder = &_DML_IFACE_rw_access__register_view__big_endian_bitorder,
        .description = &_DML_IFACE_rw_access__register_view__description,
        .get_register_value = &_DML_IFACE_rw_access__register_view__get_register_value,
        .number_of_registers = &_DML_IFACE_rw_access__register_view__number_of_registers,
        .register_info = &_DML_IFACE_rw_access__register_view__register_info,
        .set_register_value = &_DML_IFACE_rw_access__register_view__set_register_value,
    };
        SIM_register_port_interface(class, "register_view", &port_iface, "rw_access", NULL);
    }
    {
        static const register_view_catalog_interface_t register_view_catalog_interface = {
        .register_names = &_DML_PIFACE_rw_access__register_view_catalog__register_names,
        .register_offsets = &_DML_PIFACE_rw_access__register_view_catalog__register_offsets,
    };
        SIM_register_interface(_port_class_rw_access, "register_view_catalog", &register_view_catalog_interface);
        static const register_view_catalog_interface_t port_iface = {
        .register_names = &_DML_IFACE_rw_access__register_view_catalog__register_names,
        .register_offsets = &_DML_IFACE_rw_access__register_view_catalog__register_offsets,
    };
        SIM_register_port_interface(class, "register_view_catalog", &port_iface, "rw_access", NULL);
    }
    {
        static const bank_instrumentation_subscribe_interface_t bank_instrumentation_subscribe_interface = {
        .disable_connection_callbacks = &_DML_PIFACE_write_access_memop__bank_instrumentation_subscribe__disable_connection_callbacks,
        .enable_connection_callbacks = &_DML_PIFACE_write_access_memop__bank_instrumentation_subscribe__enable_connection_callbacks,
        .register_after_read = &_DML_PIFACE_write_access_memop__bank_instrumentation_subscribe__register_after_read,
        .register_after_write = &_DML_PIFACE_write_access_memop__bank_instrumentation_subscribe__register_after_write,
        .register_before_read = &_DML_PIFACE_write_access_memop__bank_instrumentation_subscribe__register_before_read,
        .register_before_write = &_DML_PIFACE_write_access_memop__bank_instrumentation_subscribe__register_before_write,
        .remove_callback = &_DML_PIFACE_write_access_memop__bank_instrumentation_subscribe__remove_callback,
        .remove_connection_callbacks = &_DML_PIFACE_write_access_memop__bank_instrumentation_subscribe__remove_connection_callbacks,
    };
        SIM_register_interface(_port_class_write_access_memop, "bank_instrumentation_subscribe", &bank_instrumentation_subscribe_interface);
        static const bank_instrumentation_subscribe_interface_t port_iface = {
        .disable_connection_callbacks = &_DML_IFACE_write_access_memop__bank_instrumentation_subscribe__disable_connection_callbacks,
        .enable_connection_callbacks = &_DML_IFACE_write_access_memop__bank_instrumentation_subscribe__enable_connection_callbacks,
        .register_after_read = &_DML_IFACE_write_access_memop__bank_instrumentation_subscribe__register_after_read,
        .register_after_write = &_DML_IFACE_write_access_memop__bank_instrumentation_subscribe__register_after_write,
        .register_before_read = &_DML_IFACE_write_access_memop__bank_instrumentation_subscribe__register_before_read,
        .register_before_write = &_DML_IFACE_write_access_memop__bank_instrumentation_subscribe__register_before_write,
        .remove_callback = &_DML_IFACE_write_access_memop__bank_instrumentation_subscribe__remove_callback,
        .remove_connection_callbacks = &_DML_IFACE_write_access_memop__bank_instrumentation_subscribe__remove_connection_callbacks,
    };
        SIM_register_port_interface(class, "bank_instrumentation_subscribe", &port_iface, "write_access_memop", NULL);
    }
    {
        static const instrumentation_order_interface_t instrumentation_order_interface = {
        .get_connections = &_DML_PIFACE_write_access_memop__instrumentation_order__get_connections,
        .move_before = &_DML_PIFACE_write_access_memop__instrumentation_order__move_before,
    };
        SIM_register_interface(_port_class_write_access_memop, "instrumentation_order", &instrumentation_order_interface);
        static const instrumentation_order_interface_t port_iface = {
        .get_connections = &_DML_IFACE_write_access_memop__instrumentation_order__get_connections,
        .move_before = &_DML_IFACE_write_access_memop__instrumentation_order__move_before,
    };
        SIM_register_port_interface(class, "instrumentation_order", &port_iface, "write_access_memop", NULL);
    }
    {
        static const int_register_interface_t int_register_interface = {
        .all_registers = &_DML_PIFACE_write_access_memop__int_register__all_registers,
        .get_name = &_DML_PIFACE_write_access_memop__int_register__get_name,
        .get_number = &_DML_PIFACE_write_access_memop__int_register__get_number,
        .read = &_DML_PIFACE_write_access_memop__int_register__read,
        .register_info = &_DML_PIFACE_write_access_memop__int_register__register_info,
        .write = &_DML_PIFACE_write_access_memop__int_register__write,
    };
        SIM_register_interface(_port_class_write_access_memop, "int_register", &int_register_interface);
        static const int_register_interface_t port_iface = {
        .all_registers = &_DML_IFACE_write_access_memop__int_register__all_registers,
        .get_name = &_DML_IFACE_write_access_memop__int_register__get_name,
        .get_number = &_DML_IFACE_write_access_memop__int_register__get_number,
        .read = &_DML_IFACE_write_access_memop__int_register__read,
        .register_info = &_DML_IFACE_write_access_memop__int_register__register_info,
        .write = &_DML_IFACE_write_access_memop__int_register__write,
    };
        SIM_register_port_interface(class, "int_register", &port_iface, "write_access_memop", NULL);
    }
    {
        static const io_memory_interface_t io_memory_interface = {
        .operation = &_DML_PIFACE_write_access_memop__io_memory__operation,
    };
        SIM_register_interface(_port_class_write_access_memop, "io_memory", &io_memory_interface);
        static const io_memory_interface_t port_iface = {
        .operation = &_DML_IFACE_write_access_memop__io_memory__operation,
    };
        SIM_register_port_interface(class, "io_memory", &port_iface, "write_access_memop", NULL);
    }
    {
        static const register_view_interface_t register_view_interface = {
        .big_endian_bitorder = &_DML_PIFACE_write_access_memop__register_view__big_endian_bitorder,
        .description = &_DML_PIFACE_write_access_memop__register_view__description,
        .get_register_value = &_DML_PIFACE_write_access_memop__register_view__get_register_value,
        .number_of_registers = &_DML_PIFACE_write_access_memop__register_view__number_of_registers,
        .register_info = &_DML_PIFACE_write_access_memop__register_view__register_info,
        .set_register_value = &_DML_PIFACE_write_access_memop__register_view__set_register_value,
    };
        SIM_register_interface(_port_class_write_access_memop, "register_view", &register_view_interface);
        static const register_view_interface_t port_iface = {
        .big_endian_bitorder = &_DML_IFACE_write_access_memop__register_view__big_endian_bitorder,
        .description = &_DML_IFACE_write_access_memop__register_view__description,
        .get_register_value = &_DML_IFACE_write_access_memop__register_view__get_register_value,
        .number_of_registers = &_DML_IFACE_write_access_memop__register_view__number_of_registers,
        .register_info = &_DML_IFACE_write_access_memop__register_view__register_info,
        .set_register_value = &_DML_IFACE_write_access_memop__register_view__set_register_value,
    };
        SIM_register_port_interface(class, "register_view", &port_iface, "write_access_memop", NULL);
    }
    {
        static const register_view_catalog_interface_t register_view_catalog_interface = {
        .register_names = &_DML_PIFACE_write_access_memop__register_view_catalog__register_names,
        .register_offsets = &_DML_PIFACE_write_access_memop__register_view_catalog__register_offsets,
    };
        SIM_register_interface(_port_class_write_access_memop, "register_view_catalog", &register_view_catalog_interface);
        static const register_view_catalog_interface_t port_iface = {
        .register_names = &_DML_IFACE_write_access_memop__register_view_catalog__register_names,
        .register_offsets = &_DML_IFACE_write_access_memop__register_view_catalog__register_offsets,
    };
        SIM_register_port_interface(class, "register_view_catalog", &port_iface, "write_access_memop", NULL);
    }

    const char *const log_groups[] = {
        "Register_Read",
        "Register_Write",
        NULL
    };
    SIM_log_register_groups(class, log_groups);
    SIM_log_register_groups(_port_class_access, log_groups);
    SIM_log_register_groups(_port_class_arr, log_groups);
    SIM_log_register_groups(_port_class_arri, log_groups);
    SIM_log_register_groups(_port_class_b, log_groups);
    SIM_log_register_groups(_port_class_b2, log_groups);
    SIM_log_register_groups(_port_class_miss, log_groups);
    SIM_log_register_groups(_port_class_miss_access, log_groups);
    SIM_log_register_groups(_port_class_p1, log_groups);
    SIM_log_register_groups(_port_class_p2, log_groups);
    SIM_log_register_groups(_port_class_p3, log_groups);
    SIM_log_register_groups(_port_class_pp, log_groups);
    SIM_log_register_groups(_port_class_read_access_memop, log_groups);
    SIM_log_register_groups(_port_class_rw_access, log_groups);
    SIM_log_register_groups(_port_class_write_access_memop, log_groups);

    _startup_calls();
    return class;
}

static void _initialize_vtable_hts(void)
{
}
static void __attribute__((optimize("O0")))
_tinit_object(struct _object *_ret)
{
}
static void __attribute__((optimize("O0"))) _initialize_traits0(void)
{
    _tinit_object(&_tr__dev__object);
    _tinit_object(&_tr_a__object);
    _tinit_object(&_tr_ab__object);
    _tinit_object(&_tr_access__object);
    _tinit_object(&_tr_access_bank_instrumentation_subscribe__object);
    _tinit_object(&_tr_access_instrumentation_order__object);
    _tinit_object(&_tr_access_int_register__object);
    _tinit_object(&_tr_access_io_memory__object);
    _tinit_object(&_tr_access_register_view__object);
    _tinit_object(&_tr_access_register_view_catalog__object);
    _tinit_object(&_tr_ad__object);
    _tinit_object(&_tr_ai__object);
    _tinit_object(&_tr_arr__object);
    _tinit_object(&_tr_arr_bank_instrumentation_subscribe__object);
    _tinit_object(&_tr_arr_instrumentation_order__object);
    _tinit_object(&_tr_arr_int_register__object);
    _tinit_object(&_tr_arr_io_memory__object);
    _tinit_object(&_tr_arr_register_view__object);
    _tinit_object(&_tr_arr_register_view_catalog__object);
    _tinit_object(&_tr_arri__object);
}
static void __attribute__((optimize("O0"))) _initialize_traits1(void)
{
    _tinit_object(&_tr_arri_bank_instrumentation_subscribe__object);
    _tinit_object(&_tr_arri_instrumentation_order__object);
    _tinit_object(&_tr_arri_int_register__object);
    _tinit_object(&_tr_arri_io_memory__object);
    _tinit_object(&_tr_arri_register_view__object);
    _tinit_object(&_tr_arri_register_view_catalog__object);
    _tinit_object(&_tr_au__object);
    _tinit_object(&_tr_au1__object);
    _tinit_object(&_tr_b__object);
    _tinit_object(&_tr_b_bank_instrumentation_subscribe__object);
    _tinit_object(&_tr_b_instrumentation_order__object);
    _tinit_object(&_tr_b_int_register__object);
    _tinit_object(&_tr_b_io_memory__object);
    _tinit_object(&_tr_b_r__object);
    _tinit_object(&_tr_b_r_f__object);
    _tinit_object(&_tr_b_r_f2__object);
    _tinit_object(&_tr_b_r_f3__object);
    _tinit_object(&_tr_b_r10__object);
    _tinit_object(&_tr_b_r10__object);
    _tinit_object(&_tr_b_r11__object);
}
static void __attribute__((optimize("O0"))) _initialize_traits2(void)
{
    _tinit_object(&_tr_b_r11__object);
    _tinit_object(&_tr_b_r12__object);
    _tinit_object(&_tr_b_r12__object);
    _tinit_object(&_tr_b_r4__object);
    _tinit_object(&_tr_b_r4_f0__object);
    _tinit_object(&_tr_b_r4_f1__object);
    _tinit_object(&_tr_b_r4_f2__object);
    _tinit_object(&_tr_b_r4_f3__object);
    _tinit_object(&_tr_b_r6__object);
    _tinit_object(&_tr_b_r6__object);
    _tinit_object(&_tr_b_r8__object);
    _tinit_object(&_tr_b_r8__object);
    _tinit_object(&_tr_b_r9__object);
    _tinit_object(&_tr_b_r9__object);
    _tinit_object(&_tr_b_register_view__object);
    _tinit_object(&_tr_b_register_view_catalog__object);
    _tinit_object(&_tr_b2__object);
    _tinit_object(&_tr_b2_bank_instrumentation_subscribe__object);
    _tinit_object(&_tr_b2_instrumentation_order__object);
    _tinit_object(&_tr_b2_int_register__object);
}
static void __attribute__((optimize("O0"))) _initialize_traits3(void)
{
    _tinit_object(&_tr_b2_io_memory__object);
    _tinit_object(&_tr_b2_r__object);
    _tinit_object(&_tr_b2_r_f2__object);
    _tinit_object(&_tr_b2_r2__object);
    _tinit_object(&_tr_b2_r2__object);
    _tinit_object(&_tr_b2_r3__object);
    _tinit_object(&_tr_b2_r3__object);
    _tinit_object(&_tr_b2_r4__object);
    _tinit_object(&_tr_b2_r4__object);
    _tinit_object(&_tr_b2_r5__object);
    _tinit_object(&_tr_b2_r5__object);
    _tinit_object(&_tr_b2_r7__object);
    _tinit_object(&_tr_b2_r7__object);
    _tinit_object(&_tr_b2_register_view__object);
    _tinit_object(&_tr_b2_register_view_catalog__object);
    _tinit_object(&_tr_c__object);
    _tinit_object(&_tr_c_signal__object);
    _tinit_object(&_tr_c2__object);
    _tinit_object(&_tr_c2_signal__object);
    _tinit_object(&_tr_custom_ev__object);
}
static void __attribute__((optimize("O0"))) _initialize_traits4(void)
{
    _tinit_object(&_tr_enum_attr__object);
    _tinit_object(&_tr_ev2__object);
    _tinit_object(&_tr_miss__object);
    _tinit_object(&_tr_miss_bank_instrumentation_subscribe__object);
    _tinit_object(&_tr_miss_instrumentation_order__object);
    _tinit_object(&_tr_miss_int_register__object);
    _tinit_object(&_tr_miss_io_memory__object);
    _tinit_object(&_tr_miss_register_view__object);
    _tinit_object(&_tr_miss_register_view_catalog__object);
    _tinit_object(&_tr_miss_access__object);
    _tinit_object(&_tr_miss_access_bank_instrumentation_subscribe__object);
    _tinit_object(&_tr_miss_access_instrumentation_order__object);
    _tinit_object(&_tr_miss_access_int_register__object);
    _tinit_object(&_tr_miss_access_io_memory__object);
    _tinit_object(&_tr_miss_access_register_view__object);
    _tinit_object(&_tr_miss_access_register_view_catalog__object);
    _tinit_object(&_tr_p1__object);
    _tinit_object(&_tr_p2__object);
    _tinit_object(&_tr_p3__object);
    _tinit_object(&_tr_pp__object);
}
static void __attribute__((optimize("O0"))) _initialize_traits5(void)
{
    _tinit_object(&_tr_read_access_memop__object);
    _tinit_object(&_tr_read_access_memop_bank_instrumentation_subscribe__object);
    _tinit_object(&_tr_read_access_memop_instrumentation_order__object);
    _tinit_object(&_tr_read_access_memop_int_register__object);
    _tinit_object(&_tr_read_access_memop_io_memory__object);
    _tinit_object(&_tr_read_access_memop_register_view__object);
    _tinit_object(&_tr_read_access_memop_register_view_catalog__object);
    _tinit_object(&_tr_rw_access__object);
    _tinit_object(&_tr_rw_access_bank_instrumentation_subscribe__object);
    _tinit_object(&_tr_rw_access_instrumentation_order__object);
    _tinit_object(&_tr_rw_access_int_register__object);
    _tinit_object(&_tr_rw_access_io_memory__object);
    _tinit_object(&_tr_rw_access_register_view__object);
    _tinit_object(&_tr_rw_access_register_view_catalog__object);
    _tinit_object(&_tr_simple_ev__object);
    _tinit_object(&_tr_simple_ev2__object);
    _tinit_object(&_tr_uint64_ev__object);
    _tinit_object(&_tr_write_access_memop__object);
    _tinit_object(&_tr_write_access_memop_bank_instrumentation_subscribe__object);
    _tinit_object(&_tr_write_access_memop_instrumentation_order__object);
}
static void __attribute__((optimize("O0"))) _initialize_traits6(void)
{
    _tinit_object(&_tr_write_access_memop_int_register__object);
    _tinit_object(&_tr_write_access_memop_io_memory__object);
    _tinit_object(&_tr_write_access_memop_register_view__object);
    _tinit_object(&_tr_write_access_memop_register_view_catalog__object);
}
static void __attribute__((optimize("O0"))) _initialize_traits(void)
{
    _initialize_traits0();
    _initialize_traits1();
    _initialize_traits2();
    _initialize_traits3();
    _initialize_traits4();
    _initialize_traits5();
    _initialize_traits6();
}
static const _vtable_list_t *const _each__object UNUSED = NULL;
static void _initialize_typeseq_after_on_hook_hts(void)
{
}
static void _simple_event_0_callback(conf_object_t *_obj, lang_void *_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _simple_event_data_t *data = (_simple_event_data_t *)_data;
    if (_DML_M_p(_dev))
    SIM_LOG_ERROR(&_dev->obj, 0, "Uncaught DML exception");
    if (data) {
        _free_simple_event_data(*data);
        MM_FREE(data);
    }
}

static attr_value_t _simple_event_only_domains_get_value(conf_object_t *_obj, lang_void *data)
{
    return _serialize_simple_event_data(0, NULL, _id_infos, (_simple_event_data_t *)data);
}

static lang_void *_simple_event_only_domains_set_value(conf_object_t *_obj, attr_value_t val)
{
    _simple_event_data_t *out;
    set_error_t error = _deserialize_simple_event_data(NULL, 0, 0, NULL, &_id_info_ht, val, &out);
    if (error != Sim_Set_Ok) {
        out = NULL;
    }
    return out;
}

static void _cancel_simple_delay_events(conf_object_t *_obj, conf_object_t *_clock, const _identity_t *_domain)
{
    int (*_pred)(lang_void *, lang_void *) UNUSED = _domain ? _simple_event_predicate : NULL;
    SIM_event_cancel_time(_clock, _evclass_p, _obj, _pred, (lang_void *)_domain);
}
static void _cancel_simple_events(conf_object_t *_obj, _identity_t _domain)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (!SIM_marked_for_deletion(_obj) && SIM_object_clock(_obj)) {
        _cancel_simple_delay_events(_obj, SIM_object_clock(_obj), &_domain);
        _cancel_simple_delay_events(_obj, SIM_picosecond_clock(_obj), &_domain);
    }
    _DML_cancel_afters_in_detached_hook_queues(_dev->_detached_hook_queue_stack, _domain);
}

static void _initialize_identity_ht(void)
{
    ht_insert_str(&_id_info_ht, "test", &_id_infos[0]);
    for (uint64 i = 0; i < 124; ++i) {
        ht_insert_str(&_id_info_ht, _id_infos[i].logname, &_id_infos[i]);
    }
}
static void _register_events(conf_class_t *class)
{
    _send_now_evclass_80 = SIM_register_event("custom_ev", class, 0, _DML_EV_custom_ev__callback, _DML_EV_custom_ev__destroy, _DML_EV_custom_ev__get_event_info, _DML_EV_custom_ev__set_event_info, _DML_EV_custom_ev__describe_event);
    _send_now_evclass_82 = SIM_register_event("ev2", class, 0, _DML_EV_ev2__callback, _DML_EV_ev2__destroy, _DML_EV_ev2__get_event_info, _DML_EV_ev2__set_event_info, _DML_EV_ev2__describe_event);
    _send_now_evclass_115 = SIM_register_event("simple_ev", class, 0, _DML_EV_simple_ev__callback, _DML_EV_simple_ev__destroy, _DML_EV_simple_ev__get_event_info, _DML_EV_simple_ev__set_event_info, _DML_EV_simple_ev__describe_event);
    _send_now_evclass_116 = SIM_register_event("simple_ev2", class, 0, _DML_EV_simple_ev2__callback, _DML_EV_simple_ev2__destroy, _DML_EV_simple_ev2__get_event_info, _DML_EV_simple_ev2__set_event_info, _DML_EV_simple_ev2__describe_event);
    _send_now_evclass_117 = SIM_register_event("uint64_ev", class, 0, _DML_EV_uint64_ev__callback, _DML_EV_uint64_ev__destroy, _DML_EV_uint64_ev__get_event_info, _DML_EV_uint64_ev__set_event_info, _DML_EV_uint64_ev__describe_event);
    _evclass_p = SIM_register_event("p", class, 0, _simple_event_0_callback, _destroy_simple_event_data, _simple_event_only_domains_get_value, _simple_event_only_domains_set_value, NULL);
}

static void _init_port_objs(test_t *_dev)
{
    _dev->access._obj = _init_port_object(&_dev->obj, "bank.access", 0, NULL);
    for (int _i0 = 0; _i0 < 16; ++_i0) {
        strbuf_t portname = sb_newf("bank.arr[%d]", _i0);
        _dev->arr._obj[_i0] = _init_port_object(&_dev->obj, sb_str(&portname), 1, _indices_[_i0]);
        sb_free(&portname);
    }
    for (int _i0 = 0; _i0 < 16; ++_i0) {
        strbuf_t portname = sb_newf("bank.arri[%d]", _i0);
        _dev->arri._obj[_i0] = _init_port_object(&_dev->obj, sb_str(&portname), 1, _indices_[_i0]);
        sb_free(&portname);
    }
    _dev->b._obj = _init_port_object(&_dev->obj, "bank.b", 0, NULL);
    _dev->b2._obj = _init_port_object(&_dev->obj, "bank.b2", 0, NULL);
    _dev->miss._obj = _init_port_object(&_dev->obj, "bank.miss", 0, NULL);
    _dev->miss_access._obj = _init_port_object(&_dev->obj, "bank.miss_access", 0, NULL);
    _dev->p1._obj = _init_port_object(&_dev->obj, "port.p1", 0, NULL);
    _dev->p2._obj = _init_port_object(&_dev->obj, "port.p2", 0, NULL);
    _dev->p3._obj = _init_port_object(&_dev->obj, "port.p3", 0, NULL);
    _dev->pp._obj = _init_port_object(&_dev->obj, "port.pp", 0, NULL);
    _dev->read_access_memop._obj = _init_port_object(&_dev->obj, "bank.read_access_memop", 0, NULL);
    _dev->rw_access._obj = _init_port_object(&_dev->obj, "bank.rw_access", 0, NULL);
    _dev->write_access_memop._obj = _init_port_object(&_dev->obj, "bank.write_access_memop", 0, NULL);
}
static void _init_static_vars(test_t *_dev)
{
    _dev->static0_log_level = 1;
    _dev->static1_log_level = 3;
    memcpy((void *)_dev->static2_log_level, (uint8 [3]){1, 1, 1}, sizeof _dev->static2_log_level);
    memcpy((void *)_dev->static3_log_level, (uint8 [3]){1, 1, 1}, sizeof _dev->static3_log_level);
    memcpy((void *)_dev->static4_log_level, (uint8 [3]){1, 1, 1}, sizeof _dev->static4_log_level);
}

// DML serialization functions
static UNUSED bool hard_reset(test_t *_dev)
{
    return _DML_M_hard_reset(_dev);
}
static UNUSED bool soft_reset(test_t *_dev)
{
    return _DML_M_soft_reset(_dev);
}
static UNUSED bool custom_ev__callback(test_t *_dev, void  *param)
{
    return _DML_M_custom_ev__callback(_dev, param);
}
static UNUSED bool custom_ev__describe_event(test_t *_dev, void  *data, char **description)
{
    return _DML_M_custom_ev__describe_event(_dev, data, description);
}
static UNUSED bool custom_ev__destroy(test_t *_dev, void  *data)
{
    return _DML_M_custom_ev__destroy(_dev, data);
}
static UNUSED bool custom_ev__get_event_info(test_t *_dev, void  *data, attr_value_t *attr)
{
    return _DML_M_custom_ev__get_event_info(_dev, data, attr);
}
static UNUSED bool custom_ev__set_event_info(test_t *_dev, attr_value_t attr, void  **data)
{
    return _DML_M_custom_ev__set_event_info(_dev, attr, data);
}
static UNUSED bool ev2__callback(test_t *_dev, void  *param)
{
    return _DML_M_ev2__callback(_dev, param);
}
static UNUSED bool ev2__describe_event(test_t *_dev, void  *data, char **description)
{
    return _DML_M_ev2__describe_event(_dev, data, description);
}
static UNUSED bool ev2__destroy(test_t *_dev, void  *data)
{
    return _DML_M_ev2__destroy(_dev, data);
}
static UNUSED bool ev2__get_event_info(test_t *_dev, void  *data, attr_value_t *attr)
{
    return _DML_M_ev2__get_event_info(_dev, data, attr);
}
static UNUSED bool ev2__set_event_info(test_t *_dev, attr_value_t attr, void  **data)
{
    return _DML_M_ev2__set_event_info(_dev, attr, data);
}
static UNUSED bool simple_ev__callback(test_t *_dev, void  *param)
{
    return _DML_M_simple_ev__callback(_dev, param);
}
static UNUSED bool simple_ev__describe_event(test_t *_dev, void  *data, char **description)
{
    return _DML_M_simple_ev__describe_event(_dev, data, description);
}
static UNUSED bool simple_ev__destroy(test_t *_dev, void  *data)
{
    return _DML_M_simple_ev__destroy(_dev, data);
}
static UNUSED bool simple_ev__get_event_info(test_t *_dev, void  *data, attr_value_t *info)
{
    return _DML_M_simple_ev__get_event_info(_dev, data, info);
}
static UNUSED bool simple_ev__set_event_info(test_t *_dev, attr_value_t info, void  **data)
{
    return _DML_M_simple_ev__set_event_info(_dev, info, data);
}
static UNUSED bool simple_ev2__callback(test_t *_dev, void  *param)
{
    return _DML_M_simple_ev2__callback(_dev, param);
}
static UNUSED bool simple_ev2__describe_event(test_t *_dev, void  *data, char **description)
{
    return _DML_M_simple_ev2__describe_event(_dev, data, description);
}
static UNUSED bool simple_ev2__destroy(test_t *_dev, void  *data)
{
    return _DML_M_simple_ev2__destroy(_dev, data);
}
static UNUSED bool simple_ev2__get_event_info(test_t *_dev, void  *data, attr_value_t *info)
{
    return _DML_M_simple_ev2__get_event_info(_dev, data, info);
}
static UNUSED bool simple_ev2__set_event_info(test_t *_dev, attr_value_t info, void  **data)
{
    return _DML_M_simple_ev2__set_event_info(_dev, info, data);
}
static UNUSED bool uint64_ev__callback(test_t *_dev, void  *param)
{
    return _DML_M_uint64_ev__callback(_dev, param);
}
static UNUSED bool uint64_ev__describe_event(test_t *_dev, void  *data, char **description)
{
    return _DML_M_uint64_ev__describe_event(_dev, data, description);
}
static UNUSED bool uint64_ev__destroy(test_t *_dev, void  *data)
{
    return _DML_M_uint64_ev__destroy(_dev, data);
}
static UNUSED bool uint64_ev__get_event_info(test_t *_dev, void  *data, attr_value_t *attr)
{
    return _DML_M_uint64_ev__get_event_info(_dev, data, attr);
}
static UNUSED bool uint64_ev__set_event_info(test_t *_dev, attr_value_t attr, void  **data)
{
    return _DML_M_uint64_ev__set_event_info(_dev, attr, data);
}
static const uint32 _indices_[16][1] UNUSED = {{0},
    {1},
    {2},
    {3},
    {4},
    {5},
    {6},
    {7},
    {8},
    {9},
    {10},
    {11},
    {12},
    {13},
    {14},
    {15}};

