# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../adc_tech.srcs/sources_1/new/adc_to_bram.vhd" \
"../../../../adc_tech.srcs/sim_1/new/adc_to_bram_tb.vhd" \

# Do not sort compile order
nosort
