/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [4:0] _00_;
  reg [2:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [5:0] celloutsig_0_11z;
  reg [3:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [14:0] celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire [7:0] celloutsig_0_20z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_2z;
  wire celloutsig_0_36z;
  wire celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire [7:0] celloutsig_0_42z;
  wire [6:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [5:0] celloutsig_0_7z;
  wire [3:0] celloutsig_0_8z;
  wire [9:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  reg [2:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [15:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [4:0] celloutsig_1_9z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_36z = ~(celloutsig_0_25z | celloutsig_0_5z[1]);
  assign celloutsig_0_41z = ~(celloutsig_0_36z | celloutsig_0_7z[2]);
  assign celloutsig_1_6z = ~(celloutsig_1_0z | celloutsig_1_0z);
  assign celloutsig_1_7z = ~(celloutsig_1_5z | celloutsig_1_1z);
  assign celloutsig_1_8z = ~(celloutsig_1_7z | celloutsig_1_2z);
  assign celloutsig_1_13z = ~(celloutsig_1_10z | celloutsig_1_2z);
  assign celloutsig_0_10z = ~(celloutsig_0_1z | celloutsig_0_1z);
  assign celloutsig_0_16z = ~(in_data[33] | celloutsig_0_6z);
  assign celloutsig_1_2z = ~((in_data[158] | celloutsig_1_1z) & in_data[122]);
  assign celloutsig_0_13z = ~((celloutsig_0_9z[3] | celloutsig_0_3z) & celloutsig_0_12z[0]);
  assign celloutsig_0_14z = ~((in_data[27] | celloutsig_0_7z[5]) & celloutsig_0_11z[0]);
  assign celloutsig_0_24z = ~((celloutsig_0_12z[2] | celloutsig_0_5z[4]) & celloutsig_0_10z);
  always_ff @(negedge clkin_data[32], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _00_ <= 5'h00;
    else _00_ <= in_data[28:24];
  always_ff @(negedge clkin_data[64], negedge clkin_data[96])
    if (!clkin_data[96]) _01_ <= 3'h0;
    else _01_ <= celloutsig_1_9z[2:0];
  assign celloutsig_0_5z = { _00_, celloutsig_0_3z, celloutsig_0_3z } / { 1'h1, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_7z = { _00_, celloutsig_0_0z } / { 1'h1, in_data[80:78], celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_0_11z = { in_data[59:56], celloutsig_0_6z, celloutsig_0_2z } / { 1'h1, celloutsig_0_7z[4:3], celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_10z };
  assign celloutsig_0_20z = { celloutsig_0_17z[10:8], celloutsig_0_8z, celloutsig_0_10z } / { 1'h1, celloutsig_0_8z, celloutsig_0_14z, celloutsig_0_16z, celloutsig_0_15z };
  assign celloutsig_1_1z = in_data[135:130] === { in_data[111:109], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_2z = in_data[63:47] === { in_data[25:10], celloutsig_0_1z };
  assign celloutsig_1_0z = in_data[121:118] >= in_data[134:131];
  assign celloutsig_1_3z = { in_data[189:169], celloutsig_1_1z } >= { in_data[127:108], celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_12z = { in_data[149:146], celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_5z } >= { in_data[132:127], celloutsig_1_7z };
  assign celloutsig_1_18z = { in_data[170:98], celloutsig_1_13z } >= { in_data[190:124], celloutsig_1_12z, celloutsig_1_17z, celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_17z, celloutsig_1_3z, celloutsig_1_5z };
  assign celloutsig_1_19z = { in_data[109:98], _01_ } >= { celloutsig_1_16z[12:11], celloutsig_1_13z, celloutsig_1_14z, celloutsig_1_12z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_10z };
  assign celloutsig_0_15z = { celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_14z, celloutsig_0_5z, celloutsig_0_13z, celloutsig_0_10z } >= { celloutsig_0_7z, celloutsig_0_7z };
  assign celloutsig_0_0z = in_data[46:41] || in_data[68:63];
  assign celloutsig_0_3z = { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z } || { in_data[25:19], celloutsig_0_0z };
  assign celloutsig_1_5z = in_data[179:151] || { in_data[159:142], celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_1_10z = { celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_8z } || { celloutsig_1_9z[1], celloutsig_1_9z };
  assign celloutsig_1_15z = { in_data[140:137], celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_3z } || { celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_10z, celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_12z, celloutsig_1_5z, celloutsig_1_12z, celloutsig_1_5z, celloutsig_1_1z };
  assign celloutsig_1_17z = { in_data[146:140], celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_15z, celloutsig_1_7z, celloutsig_1_0z } || { celloutsig_1_0z, celloutsig_1_14z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_12z, celloutsig_1_9z };
  assign celloutsig_0_6z = celloutsig_0_5z || in_data[27:21];
  assign celloutsig_0_1z = { in_data[44:39], celloutsig_0_0z, celloutsig_0_0z } || { in_data[24:19], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_25z = celloutsig_0_7z[3:0] || celloutsig_0_12z;
  assign celloutsig_0_42z = { celloutsig_0_20z[2:1], celloutsig_0_8z, celloutsig_0_24z, celloutsig_0_2z } % { 1'h1, in_data[8:3], celloutsig_0_24z };
  assign celloutsig_1_4z = { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z } % { 1'h1, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_16z = { in_data[183:180], celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_13z, celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_0z } % { 1'h1, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_14z, celloutsig_1_3z, celloutsig_1_8z };
  assign celloutsig_1_9z = { celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_5z } ^ { in_data[180], celloutsig_1_8z, celloutsig_1_4z };
  assign celloutsig_0_8z = in_data[3:0] ^ in_data[9:6];
  assign celloutsig_0_9z = in_data[35:26] ^ { in_data[13:5], celloutsig_0_3z };
  assign celloutsig_0_17z = { in_data[64:54], celloutsig_0_12z } ^ { celloutsig_0_7z[4:1], celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_14z, celloutsig_0_1z };
  always_latch
    if (!clkin_data[96]) celloutsig_1_14z = 3'h0;
    else if (!clkin_data[160]) celloutsig_1_14z = { _01_[0], celloutsig_1_13z, celloutsig_1_8z };
  always_latch
    if (celloutsig_1_19z) celloutsig_0_12z = 4'h0;
    else if (!clkin_data[128]) celloutsig_0_12z = in_data[49:46];
  assign { out_data[128], out_data[96], out_data[32], out_data[7:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_41z, celloutsig_0_42z };
endmodule
