m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/intelFPGA_lite/galpizar_digital_design_lab_2023/Laboratorio3/Problema1/simulation/modelsim
vfull_adder_1bit
Z1 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
!s110 1694752590
!i10b 1
!s100 VJIDJT3RKg6m1mc;7m6eX2
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
IThgVeNSHBb;gfgT^CaXXh1
Z3 VDg1SIo80bB@j0V0VzS_@n1
S1
R0
Z4 w1694748050
8C:/intelFPGA_lite/galpizar_digital_design_lab_2023/Laboratorio3/Problema1/full_adder_1bit.sv
FC:/intelFPGA_lite/galpizar_digital_design_lab_2023/Laboratorio3/Problema1/full_adder_1bit.sv
!i122 0
L0 1 10
Z5 OV;L;2020.1;71
r1
!s85 0
31
!s108 1694752590.000000
!s107 C:/intelFPGA_lite/galpizar_digital_design_lab_2023/Laboratorio3/Problema1/full_adder_1bit.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/intelFPGA_lite/galpizar_digital_design_lab_2023/Laboratorio3/Problema1|C:/intelFPGA_lite/galpizar_digital_design_lab_2023/Laboratorio3/Problema1/full_adder_1bit.sv|
!i113 1
Z6 o-sv -work work
Z7 !s92 -sv -work work +incdir+C:/intelFPGA_lite/galpizar_digital_design_lab_2023/Laboratorio3/Problema1
Z8 tCvgOpt 0
vn_bit_subtractor
R1
Z9 !s110 1694752591
!i10b 1
!s100 YYSnM_@CCV25;R^0ZSzc11
R2
IDMZU7D>78<^VOakH4cWSi1
R3
S1
R0
R4
8C:/intelFPGA_lite/galpizar_digital_design_lab_2023/Laboratorio3/Problema1/n_bit_subtractor.sv
FC:/intelFPGA_lite/galpizar_digital_design_lab_2023/Laboratorio3/Problema1/n_bit_subtractor.sv
!i122 1
L0 1 45
R5
r1
!s85 0
31
Z10 !s108 1694752591.000000
!s107 C:/intelFPGA_lite/galpizar_digital_design_lab_2023/Laboratorio3/Problema1/n_bit_subtractor.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/intelFPGA_lite/galpizar_digital_design_lab_2023/Laboratorio3/Problema1|C:/intelFPGA_lite/galpizar_digital_design_lab_2023/Laboratorio3/Problema1/n_bit_subtractor.sv|
!i113 1
R6
R7
R8
vn_bit_subtractor_tb
R1
R9
!i10b 1
!s100 AkackDEBFYmC8^JT0dm:80
R2
I97PBQ`e3@=mWEh4Sz_SQ13
R3
S1
R0
w1694752549
8C:/intelFPGA_lite/galpizar_digital_design_lab_2023/Laboratorio3/Problema1/n_bit_subtractor_tb.sv
FC:/intelFPGA_lite/galpizar_digital_design_lab_2023/Laboratorio3/Problema1/n_bit_subtractor_tb.sv
!i122 2
L0 1 38
R5
r1
!s85 0
31
R10
!s107 C:/intelFPGA_lite/galpizar_digital_design_lab_2023/Laboratorio3/Problema1/n_bit_subtractor_tb.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/intelFPGA_lite/galpizar_digital_design_lab_2023/Laboratorio3/Problema1|C:/intelFPGA_lite/galpizar_digital_design_lab_2023/Laboratorio3/Problema1/n_bit_subtractor_tb.sv|
!i113 1
R6
R7
R8
