#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Mon Dec 12 11:51:42 2016
# Process ID: 344
# Log file: F:/cs 223/project/checkers/vivado.log
# Journal file: F:/cs 223/project/checkers\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {F:/cs 223/project/checkers/checkers.xpr}
Scanning sources...
Finished scanning sources
WARNING: [Project 1-509] GeneratedRun file for 'impl_1' not found
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 707.098 ; gain = 152.664
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sources_1/new/CheckersGame.sv" into library work [F:/cs 223/project/checkers/checkers.srcs/sources_1/new/CheckersGame.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sources_1/new/SevSeg_4digit.sv" into library work [F:/cs 223/project/checkers/checkers.srcs/sources_1/new/SevSeg_4digit.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sources_1/new/cellcolor.sv" into library work [F:/cs 223/project/checkers/checkers.srcs/sources_1/new/cellcolor.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sources_1/new/checkers.sv" into library work [F:/cs 223/project/checkers/checkers.srcs/sources_1/new/checkers.sv:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<". [F:/cs 223/project/checkers/checkers.srcs/sources_1/new/checkers.sv:51]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sources_1/new/ledmatrix.sv" into library work [F:/cs 223/project/checkers/checkers.srcs/sources_1/new/ledmatrix.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sources_1/new/synch.sv" into library work [F:/cs 223/project/checkers/checkers.srcs/sources_1/new/synch.sv:1]
[Mon Dec 12 11:53:04 2016] Launched synth_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sources_1/new/CheckersGame.sv" into library work [F:/cs 223/project/checkers/checkers.srcs/sources_1/new/CheckersGame.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sources_1/new/SevSeg_4digit.sv" into library work [F:/cs 223/project/checkers/checkers.srcs/sources_1/new/SevSeg_4digit.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sources_1/new/cellcolor.sv" into library work [F:/cs 223/project/checkers/checkers.srcs/sources_1/new/cellcolor.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sources_1/new/checkers.sv" into library work [F:/cs 223/project/checkers/checkers.srcs/sources_1/new/checkers.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sources_1/new/ledmatrix.sv" into library work [F:/cs 223/project/checkers/checkers.srcs/sources_1/new/ledmatrix.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sources_1/new/synch.sv" into library work [F:/cs 223/project/checkers/checkers.srcs/sources_1/new/synch.sv:1]
[Mon Dec 12 11:53:22 2016] Launched synth_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sources_1/new/CheckersGame.sv" into library work [F:/cs 223/project/checkers/checkers.srcs/sources_1/new/CheckersGame.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sources_1/new/SevSeg_4digit.sv" into library work [F:/cs 223/project/checkers/checkers.srcs/sources_1/new/SevSeg_4digit.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sources_1/new/cellcolor.sv" into library work [F:/cs 223/project/checkers/checkers.srcs/sources_1/new/cellcolor.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sources_1/new/checkers.sv" into library work [F:/cs 223/project/checkers/checkers.srcs/sources_1/new/checkers.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sources_1/new/ledmatrix.sv" into library work [F:/cs 223/project/checkers/checkers.srcs/sources_1/new/ledmatrix.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sources_1/new/synch.sv" into library work [F:/cs 223/project/checkers/checkers.srcs/sources_1/new/synch.sv:1]
[Mon Dec 12 11:54:35 2016] Launched synth_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sources_1/new/CheckersGame.sv" into library work [F:/cs 223/project/checkers/checkers.srcs/sources_1/new/CheckersGame.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sources_1/new/SevSeg_4digit.sv" into library work [F:/cs 223/project/checkers/checkers.srcs/sources_1/new/SevSeg_4digit.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sources_1/new/cellcolor.sv" into library work [F:/cs 223/project/checkers/checkers.srcs/sources_1/new/cellcolor.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sources_1/new/checkers.sv" into library work [F:/cs 223/project/checkers/checkers.srcs/sources_1/new/checkers.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sources_1/new/ledmatrix.sv" into library work [F:/cs 223/project/checkers/checkers.srcs/sources_1/new/ledmatrix.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sources_1/new/synch.sv" into library work [F:/cs 223/project/checkers/checkers.srcs/sources_1/new/synch.sv:1]
[Mon Dec 12 11:55:50 2016] Launched synth_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/synth_1/runme.log
launch_runs impl_1
[Mon Dec 12 11:56:27 2016] Launched impl_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/impl_1/runme.log
set_property top CheckersGame [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sources_1/new/CheckersGame.sv" into library work [F:/cs 223/project/checkers/checkers.srcs/sources_1/new/CheckersGame.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sources_1/new/SevSeg_4digit.sv" into library work [F:/cs 223/project/checkers/checkers.srcs/sources_1/new/SevSeg_4digit.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sources_1/new/cellcolor.sv" into library work [F:/cs 223/project/checkers/checkers.srcs/sources_1/new/cellcolor.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sources_1/new/checkers.sv" into library work [F:/cs 223/project/checkers/checkers.srcs/sources_1/new/checkers.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sources_1/new/ledmatrix.sv" into library work [F:/cs 223/project/checkers/checkers.srcs/sources_1/new/ledmatrix.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sources_1/new/synch.sv" into library work [F:/cs 223/project/checkers/checkers.srcs/sources_1/new/synch.sv:1]
[Mon Dec 12 11:57:34 2016] Launched synth_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sources_1/new/CheckersGame.sv" into library work [F:/cs 223/project/checkers/checkers.srcs/sources_1/new/CheckersGame.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sources_1/new/SevSeg_4digit.sv" into library work [F:/cs 223/project/checkers/checkers.srcs/sources_1/new/SevSeg_4digit.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sources_1/new/cellcolor.sv" into library work [F:/cs 223/project/checkers/checkers.srcs/sources_1/new/cellcolor.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sources_1/new/checkers.sv" into library work [F:/cs 223/project/checkers/checkers.srcs/sources_1/new/checkers.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sources_1/new/ledmatrix.sv" into library work [F:/cs 223/project/checkers/checkers.srcs/sources_1/new/ledmatrix.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sources_1/new/synch.sv" into library work [F:/cs 223/project/checkers/checkers.srcs/sources_1/new/synch.sv:1]
[Mon Dec 12 11:58:14 2016] Launched synth_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sources_1/new/CheckersGame.sv" into library work [F:/cs 223/project/checkers/checkers.srcs/sources_1/new/CheckersGame.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sources_1/new/SevSeg_4digit.sv" into library work [F:/cs 223/project/checkers/checkers.srcs/sources_1/new/SevSeg_4digit.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sources_1/new/cellcolor.sv" into library work [F:/cs 223/project/checkers/checkers.srcs/sources_1/new/cellcolor.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sources_1/new/checkers.sv" into library work [F:/cs 223/project/checkers/checkers.srcs/sources_1/new/checkers.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sources_1/new/ledmatrix.sv" into library work [F:/cs 223/project/checkers/checkers.srcs/sources_1/new/ledmatrix.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sources_1/new/synch.sv" into library work [F:/cs 223/project/checkers/checkers.srcs/sources_1/new/synch.sv:1]
[Mon Dec 12 11:58:45 2016] Launched synth_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sources_1/new/CheckersGame.sv" into library work [F:/cs 223/project/checkers/checkers.srcs/sources_1/new/CheckersGame.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sources_1/new/SevSeg_4digit.sv" into library work [F:/cs 223/project/checkers/checkers.srcs/sources_1/new/SevSeg_4digit.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sources_1/new/cellcolor.sv" into library work [F:/cs 223/project/checkers/checkers.srcs/sources_1/new/cellcolor.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sources_1/new/checkers.sv" into library work [F:/cs 223/project/checkers/checkers.srcs/sources_1/new/checkers.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sources_1/new/ledmatrix.sv" into library work [F:/cs 223/project/checkers/checkers.srcs/sources_1/new/ledmatrix.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sources_1/new/synch.sv" into library work [F:/cs 223/project/checkers/checkers.srcs/sources_1/new/synch.sv:1]
[Mon Dec 12 11:59:38 2016] Launched synth_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/synth_1/runme.log
close [ open {F:/cs 223/project/checkers/checkers.srcs/constrs_1/new/checkers.xdc} w ]
add_files -fileset constrs_1 {{F:/cs 223/project/checkers/checkers.srcs/constrs_1/new/checkers.xdc}}
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sources_1/new/CheckersGame.sv" into library work [F:/cs 223/project/checkers/checkers.srcs/sources_1/new/CheckersGame.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sources_1/new/SevSeg_4digit.sv" into library work [F:/cs 223/project/checkers/checkers.srcs/sources_1/new/SevSeg_4digit.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sources_1/new/cellcolor.sv" into library work [F:/cs 223/project/checkers/checkers.srcs/sources_1/new/cellcolor.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sources_1/new/checkers.sv" into library work [F:/cs 223/project/checkers/checkers.srcs/sources_1/new/checkers.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sources_1/new/ledmatrix.sv" into library work [F:/cs 223/project/checkers/checkers.srcs/sources_1/new/ledmatrix.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sources_1/new/synch.sv" into library work [F:/cs 223/project/checkers/checkers.srcs/sources_1/new/synch.sv:1]
[Mon Dec 12 12:26:28 2016] Launched synth_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/synth_1/runme.log
reset_run synth_1
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sources_1/new/CheckersGame.sv" into library work [F:/cs 223/project/checkers/checkers.srcs/sources_1/new/CheckersGame.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sources_1/new/SevSeg_4digit.sv" into library work [F:/cs 223/project/checkers/checkers.srcs/sources_1/new/SevSeg_4digit.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sources_1/new/cellcolor.sv" into library work [F:/cs 223/project/checkers/checkers.srcs/sources_1/new/cellcolor.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sources_1/new/checkers.sv" into library work [F:/cs 223/project/checkers/checkers.srcs/sources_1/new/checkers.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sources_1/new/ledmatrix.sv" into library work [F:/cs 223/project/checkers/checkers.srcs/sources_1/new/ledmatrix.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "F:/cs 223/project/checkers/checkers.srcs/sources_1/new/synch.sv" into library work [F:/cs 223/project/checkers/checkers.srcs/sources_1/new/synch.sv:1]
[Mon Dec 12 12:31:33 2016] Launched synth_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/synth_1/runme.log
launch_runs impl_1
[Mon Dec 12 12:32:39 2016] Launched impl_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/impl_1/runme.log
set_property is_enabled false [get_files  {{F:/cs 223/project/checkers/checkers.srcs/constrs_1/new/ledmatrixtest.xdc}}]
reset_run synth_1
launch_runs impl_1
[Mon Dec 12 12:33:12 2016] Launched synth_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/synth_1/runme.log
[Mon Dec 12 12:33:12 2016] Launched impl_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
[Mon Dec 12 12:36:34 2016] Launched synth_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/synth_1/runme.log
[Mon Dec 12 12:36:34 2016] Launched impl_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/impl_1/runme.log
reset_run synth_1
reset_run impl_1
launch_runs impl_1
[Mon Dec 12 12:39:44 2016] Launched synth_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/synth_1/runme.log
[Mon Dec 12 12:39:44 2016] Launched impl_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Mon Dec 12 12:50:01 2016] Launched impl_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Mon Dec 12 12:53:16 2016] Launched synth_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/synth_1/runme.log
[Mon Dec 12 12:53:16 2016] Launched impl_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2015.2
  **** Build date : Jun 26 2015-16:56:39
    ** Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.


open_hw_target [lindex [get_hw_targets -of_objects [get_hw_servers localhost]] 0]
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A28621A
set_property PROGRAM.FILE {F:/cs 223/project/checkers/checkers.runs/impl_1/CheckersGame.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {F:/cs 223/project/checkers/checkers.runs/impl_1/CheckersGame.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Mon Dec 12 13:07:17 2016] Launched synth_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/synth_1/runme.log
[Mon Dec 12 13:07:17 2016] Launched impl_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [F:/cs 223/project/checkers/.Xil/Vivado-344-EALAB01/dcp/CheckersGame.xdc]
Finished Parsing XDC File [F:/cs 223/project/checkers/.Xil/Vivado-344-EALAB01/dcp/CheckersGame.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1025.289 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1025.289 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1128.973 ; gain = 280.473
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {F:/cs 223/project/checkers/checkers.runs/impl_1/CheckersGame.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Mon Dec 12 13:11:33 2016] Launched synth_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/synth_1/runme.log
[Mon Dec 12 13:11:33 2016] Launched impl_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {F:/cs 223/project/checkers/checkers.runs/impl_1/CheckersGame.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Mon Dec 12 13:15:28 2016] Launched synth_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/synth_1/runme.log
[Mon Dec 12 13:15:28 2016] Launched impl_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {F:/cs 223/project/checkers/checkers.runs/impl_1/CheckersGame.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Mon Dec 12 13:18:53 2016] Launched synth_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/synth_1/runme.log
[Mon Dec 12 13:18:53 2016] Launched impl_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {F:/cs 223/project/checkers/checkers.runs/impl_1/CheckersGame.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Mon Dec 12 13:24:32 2016] Launched synth_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/synth_1/runme.log
[Mon Dec 12 13:24:32 2016] Launched impl_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Mon Dec 12 13:25:19 2016] Launched synth_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/synth_1/runme.log
[Mon Dec 12 13:25:19 2016] Launched impl_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Mon Dec 12 13:26:10 2016] Launched synth_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/synth_1/runme.log
[Mon Dec 12 13:26:10 2016] Launched impl_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Mon Dec 12 13:28:34 2016] Launched synth_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/synth_1/runme.log
[Mon Dec 12 13:28:34 2016] Launched impl_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/impl_1/runme.log
reset_run impl_1 -noclean_dir 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Mon Dec 12 13:30:03 2016] Launched synth_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/synth_1/runme.log
[Mon Dec 12 13:30:04 2016] Launched impl_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Mon Dec 12 13:32:52 2016] Launched synth_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/synth_1/runme.log
[Mon Dec 12 13:32:52 2016] Launched impl_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Mon Dec 12 13:37:40 2016] Launched synth_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/synth_1/runme.log
[Mon Dec 12 13:37:40 2016] Launched impl_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {F:/cs 223/project/checkers/checkers.runs/impl_1/CheckersGame.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Mon Dec 12 13:44:05 2016] Launched synth_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/synth_1/runme.log
[Mon Dec 12 13:44:05 2016] Launched impl_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {F:/cs 223/project/checkers/checkers.runs/impl_1/CheckersGame.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Mon Dec 12 13:48:32 2016] Launched synth_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/synth_1/runme.log
[Mon Dec 12 13:48:32 2016] Launched impl_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {F:/cs 223/project/checkers/checkers.runs/impl_1/CheckersGame.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property top ledmatrix [current_fileset]
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  {{F:/cs 223/project/checkers/checkers.srcs/constrs_1/new/checkers.xdc}}]
set_property is_enabled true [get_files  {{F:/cs 223/project/checkers/checkers.srcs/constrs_1/new/ledmatrixtest.xdc}}]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Mon Dec 12 13:51:15 2016] Launched synth_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/synth_1/runme.log
[Mon Dec 12 13:51:15 2016] Launched impl_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
[Mon Dec 12 13:52:16 2016] Launched synth_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/synth_1/runme.log
[Mon Dec 12 13:52:16 2016] Launched impl_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Mon Dec 12 13:53:31 2016] Launched impl_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {F:/cs 223/project/checkers/checkers.runs/impl_1/ledmatrix.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Mon Dec 12 13:55:03 2016] Launched synth_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/synth_1/runme.log
[Mon Dec 12 13:55:03 2016] Launched impl_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream
[Mon Dec 12 13:56:41 2016] Launched impl_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {F:/cs 223/project/checkers/checkers.runs/impl_1/ledmatrix.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Mon Dec 12 13:59:26 2016] Launched synth_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/synth_1/runme.log
[Mon Dec 12 13:59:26 2016] Launched impl_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/impl_1/runme.log
reset_run impl_1 -noclean_dir 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Mon Dec 12 14:00:23 2016] Launched synth_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/synth_1/runme.log
[Mon Dec 12 14:00:23 2016] Launched impl_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {F:/cs 223/project/checkers/checkers.runs/impl_1/ledmatrix.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Mon Dec 12 14:05:11 2016] Launched synth_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/synth_1/runme.log
[Mon Dec 12 14:05:11 2016] Launched impl_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {F:/cs 223/project/checkers/checkers.runs/impl_1/ledmatrix.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtools 27-3175] Target jsn-Basys3-210183A28621A is no longer available.
Please use disconnect_hw_server to close the current server connection. Check cable connectivity and that the target board is powered up.
Restart the hw_server application running on host localhost, port 3121 and then use connect_hw_server to re-establish connection to target.
close_hw_target
INFO: [Labtoolstcl 44-464] Closing hw_target localhost/xilinx_tcf/Digilent/210183A28621A
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Mon Dec 12 14:10:30 2016] Launched synth_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/synth_1/runme.log
[Mon Dec 12 14:10:30 2016] Launched impl_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
[Mon Dec 12 14:11:05 2016] Launched synth_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/synth_1/runme.log
[Mon Dec 12 14:11:05 2016] Launched impl_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Mon Dec 12 14:12:16 2016] Launched impl_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/impl_1/runme.log
ERROR: [Labtools 27-3175] Target jsn-Basys3-210183A28621A is no longer available.
Please use disconnect_hw_server to close the current server connection. Check cable connectivity and that the target board is powered up.
Restart the hw_server application running on host localhost, port 3121 and then use connect_hw_server to re-establish connection to target.
close_hw_target
INFO: [Labtoolstcl 44-464] Closing hw_target localhost/xilinx_tcf/Digilent/210183A28621A
INFO: [Labtoolstcl 44-468] Target hw_target localhost/xilinx_tcf/Digilent/210183A28621A is already closed
ERROR: [Labtools 27-3175] Target jsn-Basys3-210183A28621A is no longer available.
Please use disconnect_hw_server to close the current server connection. Check cable connectivity and that the target board is powered up.
Restart the hw_server application running on host localhost, port 3121 and then use connect_hw_server to re-establish connection to target.
close_hw_target
INFO: [Labtoolstcl 44-464] Closing hw_target localhost/xilinx_tcf/Digilent/210183A28621A
INFO: [Labtoolstcl 44-468] Target hw_target localhost/xilinx_tcf/Digilent/210183A28621A is already closed
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {F:/cs 223/project/checkers/checkers.runs/impl_1/ledmatrix.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Mon Dec 12 14:14:12 2016] Launched synth_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/synth_1/runme.log
[Mon Dec 12 14:14:12 2016] Launched impl_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {F:/cs 223/project/checkers/checkers.runs/impl_1/ledmatrix.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Mon Dec 12 14:17:13 2016] Launched synth_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/synth_1/runme.log
[Mon Dec 12 14:17:13 2016] Launched impl_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {F:/cs 223/project/checkers/checkers.runs/impl_1/ledmatrix.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Mon Dec 12 14:23:59 2016] Launched synth_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/synth_1/runme.log
[Mon Dec 12 14:23:59 2016] Launched impl_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Mon Dec 12 14:24:22 2016] Launched synth_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/synth_1/runme.log
[Mon Dec 12 14:24:22 2016] Launched impl_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {F:/cs 223/project/checkers/checkers.runs/impl_1/ledmatrix.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Mon Dec 12 14:29:57 2016] Launched synth_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/synth_1/runme.log
[Mon Dec 12 14:29:57 2016] Launched impl_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Mon Dec 12 14:30:34 2016] Launched synth_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/synth_1/runme.log
[Mon Dec 12 14:30:34 2016] Launched impl_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {F:/cs 223/project/checkers/checkers.runs/impl_1/ledmatrix.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Mon Dec 12 14:34:31 2016] Launched synth_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/synth_1/runme.log
[Mon Dec 12 14:34:31 2016] Launched impl_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {F:/cs 223/project/checkers/checkers.runs/impl_1/ledmatrix.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Mon Dec 12 14:37:39 2016] Launched synth_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/synth_1/runme.log
[Mon Dec 12 14:37:39 2016] Launched impl_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/impl_1/runme.log
reset_run impl_1 -noclean_dir 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Mon Dec 12 14:38:23 2016] Launched synth_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/synth_1/runme.log
[Mon Dec 12 14:38:23 2016] Launched impl_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {F:/cs 223/project/checkers/checkers.runs/impl_1/ledmatrix.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Mon Dec 12 14:41:08 2016] Launched synth_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/synth_1/runme.log
[Mon Dec 12 14:41:08 2016] Launched impl_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {F:/cs 223/project/checkers/checkers.runs/impl_1/ledmatrix.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Mon Dec 12 14:43:08 2016] Launched synth_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/synth_1/runme.log
[Mon Dec 12 14:43:08 2016] Launched impl_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {F:/cs 223/project/checkers/checkers.runs/impl_1/ledmatrix.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Mon Dec 12 14:45:05 2016] Launched synth_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/synth_1/runme.log
[Mon Dec 12 14:45:05 2016] Launched impl_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {F:/cs 223/project/checkers/checkers.runs/impl_1/ledmatrix.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Mon Dec 12 14:48:07 2016] Launched synth_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/synth_1/runme.log
[Mon Dec 12 14:48:07 2016] Launched impl_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {F:/cs 223/project/checkers/checkers.runs/impl_1/ledmatrix.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Mon Dec 12 14:50:56 2016] Launched synth_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/synth_1/runme.log
[Mon Dec 12 14:50:56 2016] Launched impl_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {F:/cs 223/project/checkers/checkers.runs/impl_1/ledmatrix.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Mon Dec 12 14:54:46 2016] Launched synth_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/synth_1/runme.log
[Mon Dec 12 14:54:46 2016] Launched impl_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {F:/cs 223/project/checkers/checkers.runs/impl_1/ledmatrix.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Mon Dec 12 14:57:34 2016] Launched synth_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/synth_1/runme.log
[Mon Dec 12 14:57:34 2016] Launched impl_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {F:/cs 223/project/checkers/checkers.runs/impl_1/ledmatrix.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Mon Dec 12 14:59:51 2016] Launched synth_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/synth_1/runme.log
[Mon Dec 12 14:59:51 2016] Launched impl_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {F:/cs 223/project/checkers/checkers.runs/impl_1/ledmatrix.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Mon Dec 12 15:02:18 2016] Launched synth_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/synth_1/runme.log
[Mon Dec 12 15:02:18 2016] Launched impl_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {F:/cs 223/project/checkers/checkers.runs/impl_1/ledmatrix.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Mon Dec 12 15:06:24 2016] Launched synth_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/synth_1/runme.log
[Mon Dec 12 15:06:24 2016] Launched impl_1...
Run output will be captured here: F:/cs 223/project/checkers/checkers.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {F:/cs 223/project/checkers/checkers.runs/impl_1/ledmatrix.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
