Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: Main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Main.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Main"
Output Format                      : NGC
Target Device                      : xc3s1200e-4-fg320

---- Source Options
Top Module Name                    : Main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/Study/THU/2016Autumn/CPU/CPU_RAM_Experiment/DigitLights.vhd" in Library work.
Architecture behavioral of Entity digitlights is up to date.
Compiling vhdl file "D:/Study/THU/2016Autumn/CPU/CPU_RAM_Experiment/Main.vhd" in Library work.
Entity <main> compiled.
Entity <main> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Main> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <DigitLights> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <Main> in library <work> (Architecture <behavioral>).
INFO:Xst:2679 - Register <temp_1_en$mux0000> in unit <Main> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <temp_2_en$mux0000> in unit <Main> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <Main> analyzed. Unit <Main> generated.

Analyzing Entity <DigitLights> in library <work> (Architecture <behavioral>).
INFO:Xst:1561 - "D:/Study/THU/2016Autumn/CPU/CPU_RAM_Experiment/DigitLights.vhd" line 57: Mux is complete : default of case is discarded
Entity <DigitLights> analyzed. Unit <DigitLights> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <DigitLights>.
    Related source file is "D:/Study/THU/2016Autumn/CPU/CPU_RAM_Experiment/DigitLights.vhd".
    Found 16x7-bit ROM for signal <L>.
    Summary:
	inferred   1 ROM(s).
Unit <DigitLights> synthesized.


Synthesizing Unit <Main>.
    Related source file is "D:/Study/THU/2016Autumn/CPU/CPU_RAM_Experiment/Main.vhd".
WARNING:Xst:646 - Signal <temp_2_en> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <temp_1_en> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 13                                             |
    | Transitions        | 19                                             |
    | Inputs             | 2                                              |
    | Outputs            | 26                                             |
    | Clock              | CLK                       (rising_edge)        |
    | Reset              | RST                       (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00000000000000000000000000000000               |
    | Power Up State     | 00000000000000000000000000000000               |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 18-bit register for signal <Ram1Addr>.
    Found 16-bit tristate buffer for signal <Ram1Data>.
    Found 18-bit register for signal <Ram2Addr>.
    Found 16-bit tristate buffer for signal <Ram2Data>.
    Found 16-bit register for signal <Mtridata_Ram1Data> created at line 79.
    Found 16-bit register for signal <Mtridata_Ram2Data> created at line 80.
    Found 1-bit register for signal <Mtrien_Ram1Data> created at line 79.
    Found 1-bit register for signal <Mtrien_Ram2Data> created at line 80.
    Found 4-bit register for signal <offset>.
    Found 18-bit adder for signal <Ram1Addr$addsub0000> created at line 128.
    Found 18-bit adder for signal <Ram2Addr$add0000> created at line 177.
    Found 4-bit adder for signal <state$add0000> created at line 106.
    Found 4-bit comparator less for signal <state$cmp_lt0000> created at line 107.
    Found 1-bit register for signal <temp_1_oe>.
    Found 1-bit register for signal <temp_1_we>.
    Found 1-bit register for signal <temp_2_oe>.
    Found 1-bit register for signal <temp_2_we>.
    Found 18-bit register for signal <tempAddr>.
    Found 18-bit adder for signal <tempAddr$add0001> created at line 103.
    Found 18-bit subtractor for signal <tempAddr$sub0002> created at line 124.
    Found 16-bit register for signal <tempData>.
    Found 16-bit adder for signal <tempData$add0000> created at line 102.
    Found 16-bit subtractor for signal <tempData$addsub0000> created at line 135.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  96 D-type flip-flop(s).
	inferred   7 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred  32 Tristate(s).
Unit <Main> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 16x7-bit ROM                                          : 2
# Adders/Subtractors                                   : 7
 16-bit adder                                          : 1
 16-bit subtractor                                     : 1
 18-bit adder                                          : 3
 18-bit subtractor                                     : 1
 4-bit adder                                           : 1
# Registers                                            : 30
 1-bit register                                        : 24
 16-bit register                                       : 3
 18-bit register                                       : 2
 4-bit register                                        : 1
# Comparators                                          : 1
 4-bit comparator less                                 : 1
# Tristates                                            : 2
 16-bit tristate buffer                                : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <state/FSM> on signal <state[1:13]> with one-hot encoding.
---------------------------------------------------
 State                            | Encoding
---------------------------------------------------
 00000000000000000000000000000000 | 0000000000001
 00000000000000000000000000000001 | 0000000000010
 00000000000000000000000000000010 | 0000000000100
 00000000000000000000000000000011 | 0000000001000
 00000000000000000000000000000100 | 0000000010000
 00000000000000000000000000000101 | 0000000100000
 00000000000000000000000000000110 | 0000001000000
 00000000000000000000000000000111 | 0000010000000
 00000000000000000000000000001000 | 0000100000000
 00000000000000000000000000001001 | 0001000000000
 00000000000000000000000000001010 | 0010000000000
 00000000000000000000000000001011 | 0100000000000
 00000000000000000000000000001100 | 1000000000000
---------------------------------------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# ROMs                                                 : 2
 16x7-bit ROM                                          : 2
# Adders/Subtractors                                   : 7
 16-bit adder                                          : 1
 16-bit subtractor                                     : 1
 18-bit adder                                          : 3
 18-bit subtractor                                     : 1
 4-bit adder                                           : 1
# Registers                                            : 112
 Flip-Flops                                            : 112
# Comparators                                          : 1
 4-bit comparator less                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Main> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Main, actual ratio is 3.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 125
 Flip-Flops                                            : 125

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Main.ngr
Top Level Output File Name         : Main
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 124

Cell Usage :
# BELS                             : 715
#      GND                         : 1
#      INV                         : 37
#      LUT1                        : 68
#      LUT2                        : 7
#      LUT2_D                      : 4
#      LUT2_L                      : 1
#      LUT3                        : 117
#      LUT3_D                      : 2
#      LUT3_L                      : 35
#      LUT4                        : 159
#      LUT4_D                      : 3
#      LUT4_L                      : 62
#      MUXCY                       : 98
#      MUXF5                       : 16
#      VCC                         : 1
#      XORCY                       : 104
# FlipFlops/Latches                : 125
#      FDC                         : 86
#      FDCE                        : 33
#      FDP                         : 4
#      FDPE                        : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 123
#      IBUF                        : 17
#      IOBUF                       : 32
#      OBUF                        : 74
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1200efg320-4 

 Number of Slices:                      260  out of   8672     2%  
 Number of Slice Flip Flops:            125  out of  17344     0%  
 Number of 4 input LUTs:                495  out of  17344     2%  
 Number of IOs:                         124
 Number of bonded IOBs:                 124  out of    250    49%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 125   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------------------------+--------------------------+-------+
Control Signal                                                 | Buffer(FF name)          | Load  |
---------------------------------------------------------------+--------------------------+-------+
Mtridata_Ram2Data_Acst_inv(Mtridata_Ram2Data_Acst_inv1_INV_0:O)| NONE(Mtridata_Ram1Data_0)| 125   |
---------------------------------------------------------------+--------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 8.614ns (Maximum Frequency: 116.090MHz)
   Minimum input arrival time before clock: 6.374ns
   Maximum output required time after clock: 9.049ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 8.614ns (frequency: 116.090MHz)
  Total number of paths / destination ports: 5839 / 158
-------------------------------------------------------------------------
Delay:               8.614ns (Levels of Logic = 22)
  Source:            tempAddr_0 (FF)
  Destination:       Ram2Addr_17 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: tempAddr_0 to Ram2Addr_17
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              6   0.591   0.844  tempAddr_0 (tempAddr_0)
     LUT1:I0->O            1   0.704   0.000  Msub_tempAddr_sub0002_cy<0>_rt (Msub_tempAddr_sub0002_cy<0>_rt)
     MUXCY:S->O            1   0.464   0.000  Msub_tempAddr_sub0002_cy<0> (Msub_tempAddr_sub0002_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Msub_tempAddr_sub0002_cy<1> (Msub_tempAddr_sub0002_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Msub_tempAddr_sub0002_cy<2> (Msub_tempAddr_sub0002_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Msub_tempAddr_sub0002_cy<3> (Msub_tempAddr_sub0002_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Msub_tempAddr_sub0002_cy<4> (Msub_tempAddr_sub0002_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Msub_tempAddr_sub0002_cy<5> (Msub_tempAddr_sub0002_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Msub_tempAddr_sub0002_cy<6> (Msub_tempAddr_sub0002_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Msub_tempAddr_sub0002_cy<7> (Msub_tempAddr_sub0002_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Msub_tempAddr_sub0002_cy<8> (Msub_tempAddr_sub0002_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Msub_tempAddr_sub0002_cy<9> (Msub_tempAddr_sub0002_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Msub_tempAddr_sub0002_cy<10> (Msub_tempAddr_sub0002_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Msub_tempAddr_sub0002_cy<11> (Msub_tempAddr_sub0002_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Msub_tempAddr_sub0002_cy<12> (Msub_tempAddr_sub0002_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Msub_tempAddr_sub0002_cy<13> (Msub_tempAddr_sub0002_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Msub_tempAddr_sub0002_cy<14> (Msub_tempAddr_sub0002_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Msub_tempAddr_sub0002_cy<15> (Msub_tempAddr_sub0002_cy<15>)
     XORCY:CI->O           7   0.804   0.883  Msub_tempAddr_sub0002_xor<16> (tempAddr_sub0002<16>)
     LUT1:I0->O            1   0.704   0.000  Madd_Ram2Addr_add0000_cy<16>_rt (Madd_Ram2Addr_add0000_cy<16>_rt)
     MUXCY:S->O            0   0.464   0.000  Madd_Ram2Addr_add0000_cy<16> (Madd_Ram2Addr_add0000_cy<16>)
     XORCY:CI->O           1   0.804   0.420  Madd_Ram2Addr_add0000_xor<17> (Ram2Addr_add0000<17>)
     MUXF5:S->O            1   0.739   0.000  Ram2Addr_mux0000<17>25 (Ram2Addr_mux0000<17>)
     FDC:D                     0.308          Ram2Addr_17
    ----------------------------------------
    Total                      8.614ns (6.467ns logic, 2.147ns route)
                                       (75.1% logic, 24.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 80 / 48
-------------------------------------------------------------------------
Offset:              6.374ns (Levels of Logic = 5)
  Source:            SW<0> (PAD)
  Destination:       tempData_0 (FF)
  Destination Clock: CLK rising

  Data Path: SW<0> to tempData_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.218   0.610  SW_0_IBUF (SW_0_IBUF)
     LUT2:I1->O            1   0.704   0.499  tempData_mux0000<0>5 (tempData_mux0000<0>5)
     LUT4:I1->O            1   0.704   0.499  tempData_mux0000<0>14 (tempData_mux0000<0>14)
     LUT3:I1->O            1   0.704   0.424  tempData_mux0000<0>35_SW0 (N298)
     LUT4:I3->O            1   0.704   0.000  tempData_mux0000<0>35 (tempData_mux0000<0>)
     FDC:D                     0.308          tempData_0
    ----------------------------------------
    Total                      6.374ns (4.342ns logic, 2.032ns route)
                                       (68.1% logic, 31.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 302 / 102
-------------------------------------------------------------------------
Offset:              9.049ns (Levels of Logic = 4)
  Source:            state_FSM_FFd10 (FF)
  Destination:       DYP0<3> (PAD)
  Source Clock:      CLK rising

  Data Path: state_FSM_FFd10 to DYP0<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             50   0.591   1.443  state_FSM_FFd10 (state_FSM_FFd10)
     LUT3:I0->O            1   0.704   0.424  state_or0002_SW0 (N46)
     LUT4:I3->O            7   0.704   0.787  state_or0002 (state_or0002)
     LUT4:I1->O            1   0.704   0.420  L1/Mrom_L11 (DYP0_0_OBUF)
     OBUF:I->O                 3.272          DYP0_0_OBUF (DYP0<0>)
    ----------------------------------------
    Total                      9.049ns (5.975ns logic, 3.074ns route)
                                       (66.0% logic, 34.0% route)

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 7.09 secs
 
--> 

Total memory usage is 324028 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    3 (   0 filtered)

