EESchema Schematic File Version 2
LIBS:power
LIBS:device
LIBS:transistors
LIBS:conn
LIBS:linear
LIBS:regul
LIBS:74xx
LIBS:cmos4000
LIBS:adc-dac
LIBS:memory
LIBS:xilinx
LIBS:special
LIBS:microcontrollers
LIBS:dsp
LIBS:microchip
LIBS:analog_switches
LIBS:motorola
LIBS:texas
LIBS:intel
LIBS:audio
LIBS:interface
LIBS:digital-audio
LIBS:philips
LIBS:display
LIBS:cypress
LIBS:siliconi
LIBS:opto
LIBS:atmel
LIBS:contrib
LIBS:valves
LIBS:nmos-logic
EELAYER 27 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 4
Title "PLA MOS 8700 (reverse-engineered)"
Date "20 dec 2012"
Rev "1"
Comp "Skoe"
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Sheet
S 1550 2950 1350 500 
U 50C647E3
F0 "Backgate Bias Generator" 60
F1 "backgate.sch" 60
$EndSheet
$Sheet
S 1550 2250 1350 500 
U 50B21B57
F0 "Outputs" 60
F1 "outputs.sch" 60
$EndSheet
$Sheet
S 1550 1550 1350 500 
U 4FC0857D
F0 "Inputs, Arrays" 60
F1 "inputs.sch" 60
$EndSheet
$EndSCHEMATC
