<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.12.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AArch64/AArch64InstrInfo.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;19.1.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.12.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search',false);
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){ initResizable(false); });
/* @license-end */
</script>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_b69b85499a0be7bec9dbd65569a12909.html">AArch64</a></li>  </ul>
</div>
</div><!-- top -->
<div id="doc-content">
<div class="header">
  <div class="headertitle"><div class="title">AArch64InstrInfo.h</div></div>
</div><!--header-->
<div class="contents">
<a href="AArch64InstrInfo_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">//===- AArch64InstrInfo.h - AArch64 Instruction Information -----*- C++ -*-===//</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment">//</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment">//</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">//</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">// This file contains the AArch64 implementation of the TargetInstrInfo class.</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment">//</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span> </div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="preprocessor">#ifndef LLVM_LIB_TARGET_AARCH64_AARCH64INSTRINFO_H</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="preprocessor">#define LLVM_LIB_TARGET_AARCH64_AARCH64INSTRINFO_H</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span> </div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="preprocessor">#include &quot;<a class="code" href="AArch64_8h.html">AArch64.h</a>&quot;</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="preprocessor">#include &quot;<a class="code" href="AArch64RegisterInfo_8h.html">AArch64RegisterInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="preprocessor">#include &quot;<a class="code" href="TargetInstrInfo_8h.html">llvm/CodeGen/TargetInstrInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="preprocessor">#include &quot;<a class="code" href="TypeSize_8h.html">llvm/Support/TypeSize.h</a>&quot;</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="preprocessor">#include &lt;optional&gt;</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span> </div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno"><a class="line" href="AArch64InstrInfo_8h.html#ab12de263eb2ee622714701bc1946fad6">   22</a></span><span class="preprocessor">#define GET_INSTRINFO_HEADER</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="preprocessor">#include &quot;AArch64GenInstrInfo.inc&quot;</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span> </div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="keyword">namespace </span><a class="code hl_namespace" href="namespacellvm.html">llvm</a> {</div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span> </div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="keyword">class </span>AArch64Subtarget;</div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span> </div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno"><a class="line" href="namespacellvm.html#acecb758d131c550fcdf82d6211884138">   29</a></span><span class="keyword">static</span> <span class="keyword">const</span> <a class="code hl_enumeration" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dd">MachineMemOperand::Flags</a> <a class="code hl_variable" href="namespacellvm.html#acecb758d131c550fcdf82d6211884138">MOSuppressPair</a> =</div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span>    <a class="code hl_enumvalue" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddace83cf304d65cdb6b3b22cc485eed877">MachineMemOperand::MOTargetFlag1</a>;</div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno"><a class="line" href="namespacellvm.html#adcbbc11398a037540fd4fbab96e6f6a4">   31</a></span><span class="keyword">static</span> <span class="keyword">const</span> <a class="code hl_enumeration" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dd">MachineMemOperand::Flags</a> <a class="code hl_variable" href="namespacellvm.html#adcbbc11398a037540fd4fbab96e6f6a4">MOStridedAccess</a> =</div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span>    <a class="code hl_enumvalue" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dda036efcf0f4eac932646d211f480528c3">MachineMemOperand::MOTargetFlag2</a>;</div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span> </div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno"><a class="line" href="AArch64InstrInfo_8h.html#a309185dacbbc2610d98ea8130927f3b3">   34</a></span><span class="preprocessor">#define FALKOR_STRIDED_ACCESS_MD &quot;falkor.strided.access&quot;</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span> </div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="comment">// AArch64 MachineCombiner patterns</span></div>
<div class="foldopen" id="foldopen00037" data-start="{" data-end="};">
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno"><a class="line" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081">   37</a></span><span class="keyword">enum</span> <a class="code hl_enumeration" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081">AArch64MachineCombinerPattern</a> : <span class="keywordtype">unsigned</span> {</div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span>  <span class="comment">// These are patterns used to reduce the length of dependence chain.</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno"><a class="line" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a32c16136ae0351dcda14d0f4c6707ded">   39</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a32c16136ae0351dcda14d0f4c6707ded">SUBADD_OP1</a> = <a class="code hl_enumvalue" href="namespacellvm.html#a72fae53189574086169c907fd3ce8a4dad2676caff429d2a4548b30daaed05f90">MachineCombinerPattern::TARGET_PATTERN_START</a>,</div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno"><a class="line" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081accff5e3d00d208ac5eac3038b45a68e1">   40</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081accff5e3d00d208ac5eac3038b45a68e1">SUBADD_OP2</a>,</div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span> </div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span>  <span class="comment">// These are multiply-add patterns matched by the AArch64 machine combiner.</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno"><a class="line" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081abbcaf554b2aeaef80cb61c1a9bfa4fb8">   43</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081abbcaf554b2aeaef80cb61c1a9bfa4fb8">MULADDW_OP1</a>,</div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno"><a class="line" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081aaabfd1c646edf729d24f415a03232cd8">   44</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081aaabfd1c646edf729d24f415a03232cd8">MULADDW_OP2</a>,</div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno"><a class="line" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a04fd1978a4f7c94cc370d9a3940ab9b9">   45</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a04fd1978a4f7c94cc370d9a3940ab9b9">MULSUBW_OP1</a>,</div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno"><a class="line" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081ae3f5ac151986cbaa0cb9a66bda8ae620">   46</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081ae3f5ac151986cbaa0cb9a66bda8ae620">MULSUBW_OP2</a>,</div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno"><a class="line" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a441912041899752296b49cbdf01ebe96">   47</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a441912041899752296b49cbdf01ebe96">MULADDWI_OP1</a>,</div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno"><a class="line" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081af58e9da167498449818b46d834fb8b44">   48</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081af58e9da167498449818b46d834fb8b44">MULSUBWI_OP1</a>,</div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno"><a class="line" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a2fdbbb7605c0641fd680f2b6f4654843">   49</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a2fdbbb7605c0641fd680f2b6f4654843">MULADDX_OP1</a>,</div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno"><a class="line" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a7d7d1ae75b0c61c4fd859fb754ca87da">   50</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a7d7d1ae75b0c61c4fd859fb754ca87da">MULADDX_OP2</a>,</div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno"><a class="line" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081af80f1b5b6dfd46363064a46fe026aa18">   51</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081af80f1b5b6dfd46363064a46fe026aa18">MULSUBX_OP1</a>,</div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno"><a class="line" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a587e584f072ba0aebacc244e6ffeab48">   52</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a587e584f072ba0aebacc244e6ffeab48">MULSUBX_OP2</a>,</div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno"><a class="line" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a091819871a7996a5178037f90a973af8">   53</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a091819871a7996a5178037f90a973af8">MULADDXI_OP1</a>,</div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno"><a class="line" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a3feaa03038d4172ebcedbaa6cb98e468">   54</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a3feaa03038d4172ebcedbaa6cb98e468">MULSUBXI_OP1</a>,</div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span>  <span class="comment">// NEON integers vectors</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno"><a class="line" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a49d7aeec4d46eceb096be4ad6d45c259">   56</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a49d7aeec4d46eceb096be4ad6d45c259">MULADDv8i8_OP1</a>,</div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno"><a class="line" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a5c8c19baccaa3ba3dbacca5ce011ee27">   57</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a5c8c19baccaa3ba3dbacca5ce011ee27">MULADDv8i8_OP2</a>,</div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno"><a class="line" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a61a16544eb6feeac711f2f679ff43947">   58</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a61a16544eb6feeac711f2f679ff43947">MULADDv16i8_OP1</a>,</div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno"><a class="line" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a5c6b6f16c959ba70ad982391c4f28979">   59</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a5c6b6f16c959ba70ad982391c4f28979">MULADDv16i8_OP2</a>,</div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno"><a class="line" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081ad0779448a48cf7f0ae369e4acfa6b432">   60</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081ad0779448a48cf7f0ae369e4acfa6b432">MULADDv4i16_OP1</a>,</div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno"><a class="line" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a450de5c53a682d9c0711087857e66e56">   61</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a450de5c53a682d9c0711087857e66e56">MULADDv4i16_OP2</a>,</div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno"><a class="line" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081ae85ed809edea767ac9b3f6a83e68306c">   62</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081ae85ed809edea767ac9b3f6a83e68306c">MULADDv8i16_OP1</a>,</div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno"><a class="line" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081ab3efd87cedaa1376a11800ae66a8af9d">   63</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081ab3efd87cedaa1376a11800ae66a8af9d">MULADDv8i16_OP2</a>,</div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno"><a class="line" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a66d11af038a94fa2db0f3dc57bcb2e1f">   64</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a66d11af038a94fa2db0f3dc57bcb2e1f">MULADDv2i32_OP1</a>,</div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno"><a class="line" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a58f90b4095f6de0cb29d100f9a98111f">   65</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a58f90b4095f6de0cb29d100f9a98111f">MULADDv2i32_OP2</a>,</div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno"><a class="line" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a6e68e02afdd837853410842a554f7915">   66</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a6e68e02afdd837853410842a554f7915">MULADDv4i32_OP1</a>,</div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno"><a class="line" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a489c3f3316335b1cfa6e7174b61b94d6">   67</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a489c3f3316335b1cfa6e7174b61b94d6">MULADDv4i32_OP2</a>,</div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span> </div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno"><a class="line" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081ae2ce23a92b21ad38bf6626419b72fb98">   69</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081ae2ce23a92b21ad38bf6626419b72fb98">MULSUBv8i8_OP1</a>,</div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno"><a class="line" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081afef7979e02e75de7dd163e05e60a350e">   70</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081afef7979e02e75de7dd163e05e60a350e">MULSUBv8i8_OP2</a>,</div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno"><a class="line" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a151d4ba2c8e79faec23b895da8a4b5e3">   71</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a151d4ba2c8e79faec23b895da8a4b5e3">MULSUBv16i8_OP1</a>,</div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno"><a class="line" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a7ab0c1c56e6201f0fb54c736a5cb59c1">   72</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a7ab0c1c56e6201f0fb54c736a5cb59c1">MULSUBv16i8_OP2</a>,</div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno"><a class="line" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a45caafd2d036833623a9a3e7d75eadf9">   73</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a45caafd2d036833623a9a3e7d75eadf9">MULSUBv4i16_OP1</a>,</div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno"><a class="line" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a960d20d24cece9595d68238f8388b345">   74</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a960d20d24cece9595d68238f8388b345">MULSUBv4i16_OP2</a>,</div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno"><a class="line" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a82d4d9ad96413032a77fdecb8750f163">   75</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a82d4d9ad96413032a77fdecb8750f163">MULSUBv8i16_OP1</a>,</div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno"><a class="line" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a03c2d2c131a8ef6342b09a0524f0136b">   76</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a03c2d2c131a8ef6342b09a0524f0136b">MULSUBv8i16_OP2</a>,</div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno"><a class="line" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a2ecb9a17e63d5940114e3370ea314054">   77</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a2ecb9a17e63d5940114e3370ea314054">MULSUBv2i32_OP1</a>,</div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno"><a class="line" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081af93f6ad2aedd6f2e9135722eb5e10ac2">   78</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081af93f6ad2aedd6f2e9135722eb5e10ac2">MULSUBv2i32_OP2</a>,</div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno"><a class="line" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081aef032d1c33a5cf258c915f37e0a319cb">   79</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081aef032d1c33a5cf258c915f37e0a319cb">MULSUBv4i32_OP1</a>,</div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno"><a class="line" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081ab32477ba81c86eda0b9b435adc59c5d9">   80</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081ab32477ba81c86eda0b9b435adc59c5d9">MULSUBv4i32_OP2</a>,</div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span> </div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno"><a class="line" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081afd5a9d70890814eab0b364a47c911cb5">   82</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081afd5a9d70890814eab0b364a47c911cb5">MULADDv4i16_indexed_OP1</a>,</div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno"><a class="line" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a1244c7b6e96e47476f0f2b20ae4758a7">   83</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a1244c7b6e96e47476f0f2b20ae4758a7">MULADDv4i16_indexed_OP2</a>,</div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno"><a class="line" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081ad3fb6b45af08b4e248015bf7e6e5839f">   84</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081ad3fb6b45af08b4e248015bf7e6e5839f">MULADDv8i16_indexed_OP1</a>,</div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno"><a class="line" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081af4f298a3a23bd860f54fcb3c8a3c87f1">   85</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081af4f298a3a23bd860f54fcb3c8a3c87f1">MULADDv8i16_indexed_OP2</a>,</div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno"><a class="line" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a77cbec9de2221d33e905c505ff100dc1">   86</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a77cbec9de2221d33e905c505ff100dc1">MULADDv2i32_indexed_OP1</a>,</div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno"><a class="line" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a7fb97a564d6c84b58c7f83e7778c7785">   87</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a7fb97a564d6c84b58c7f83e7778c7785">MULADDv2i32_indexed_OP2</a>,</div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno"><a class="line" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a7ee53383fa82a4fa8a927d51378d944c">   88</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a7ee53383fa82a4fa8a927d51378d944c">MULADDv4i32_indexed_OP1</a>,</div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno"><a class="line" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081aaf08ec9798b8d10d5d8230822a2358b4">   89</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081aaf08ec9798b8d10d5d8230822a2358b4">MULADDv4i32_indexed_OP2</a>,</div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span> </div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno"><a class="line" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081aaaa836ebb5d687ad69f07888f4490d0a">   91</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081aaaa836ebb5d687ad69f07888f4490d0a">MULSUBv4i16_indexed_OP1</a>,</div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno"><a class="line" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a2659c1d63a5330f78aed8f5e3bc153a6">   92</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a2659c1d63a5330f78aed8f5e3bc153a6">MULSUBv4i16_indexed_OP2</a>,</div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno"><a class="line" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081ab379db876e9fff0d468eca802aff1d15">   93</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081ab379db876e9fff0d468eca802aff1d15">MULSUBv8i16_indexed_OP1</a>,</div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno"><a class="line" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a1c05703c1b56bbeaada423e094e1a5b4">   94</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a1c05703c1b56bbeaada423e094e1a5b4">MULSUBv8i16_indexed_OP2</a>,</div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno"><a class="line" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a0895802cc0c36bca09ecc98712c8053e">   95</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a0895802cc0c36bca09ecc98712c8053e">MULSUBv2i32_indexed_OP1</a>,</div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno"><a class="line" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081ab51c4c41785b05718e432d9674f47f55">   96</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081ab51c4c41785b05718e432d9674f47f55">MULSUBv2i32_indexed_OP2</a>,</div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno"><a class="line" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081aeee9f4a161bc13aab345f1734f20f6f0">   97</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081aeee9f4a161bc13aab345f1734f20f6f0">MULSUBv4i32_indexed_OP1</a>,</div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno"><a class="line" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a3499c6340b695808558550fb019a9ca8">   98</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a3499c6340b695808558550fb019a9ca8">MULSUBv4i32_indexed_OP2</a>,</div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span> </div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span>  <span class="comment">// Floating Point</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno"><a class="line" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a173ee85364fc1eb108938c8372827ff7">  101</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a173ee85364fc1eb108938c8372827ff7">FMULADDH_OP1</a>,</div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno"><a class="line" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081aabc53997d7894be5eb40810745549073">  102</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081aabc53997d7894be5eb40810745549073">FMULADDH_OP2</a>,</div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno"><a class="line" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a5d86ab23b51cb137de8debb33a03e113">  103</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a5d86ab23b51cb137de8debb33a03e113">FMULSUBH_OP1</a>,</div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno"><a class="line" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a455f5434d37ab1ecef5d82aa8b7e291b">  104</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a455f5434d37ab1ecef5d82aa8b7e291b">FMULSUBH_OP2</a>,</div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno"><a class="line" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a4939e86ef4510ceb729ae2a595a7ade1">  105</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a4939e86ef4510ceb729ae2a595a7ade1">FMULADDS_OP1</a>,</div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno"><a class="line" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081aacf7b664d029c90786c2e53006c8c12c">  106</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081aacf7b664d029c90786c2e53006c8c12c">FMULADDS_OP2</a>,</div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno"><a class="line" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a9052c5e8a47baa23436afc9fd2f4ddc2">  107</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a9052c5e8a47baa23436afc9fd2f4ddc2">FMULSUBS_OP1</a>,</div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno"><a class="line" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a0ab58a2095e4bb3abccae77e85c53121">  108</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a0ab58a2095e4bb3abccae77e85c53121">FMULSUBS_OP2</a>,</div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno"><a class="line" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a4b5616e470ba55bf574745527d41f4d0">  109</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a4b5616e470ba55bf574745527d41f4d0">FMULADDD_OP1</a>,</div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno"><a class="line" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a7a8573dbc3eef167b70dd1d04f94bc2c">  110</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a7a8573dbc3eef167b70dd1d04f94bc2c">FMULADDD_OP2</a>,</div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno"><a class="line" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a470de5f4b5e67204b6f9774eb7508adf">  111</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a470de5f4b5e67204b6f9774eb7508adf">FMULSUBD_OP1</a>,</div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno"><a class="line" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a404af9657e59e385b2510c0ea9c4389b">  112</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a404af9657e59e385b2510c0ea9c4389b">FMULSUBD_OP2</a>,</div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno"><a class="line" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a2128b33f53a413a7263e48cab14edb11">  113</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a2128b33f53a413a7263e48cab14edb11">FNMULSUBH_OP1</a>,</div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno"><a class="line" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a0dc534ead99070b3ef367081718f58eb">  114</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a0dc534ead99070b3ef367081718f58eb">FNMULSUBS_OP1</a>,</div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno"><a class="line" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081aa810aa575f0528701808312255989cc0">  115</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081aa810aa575f0528701808312255989cc0">FNMULSUBD_OP1</a>,</div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno"><a class="line" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a29da0b711c806f3e110ef4be00840f5d">  116</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a29da0b711c806f3e110ef4be00840f5d">FMLAv1i32_indexed_OP1</a>,</div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno"><a class="line" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a64a724a4e4e907f10318a826f4b860dd">  117</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a64a724a4e4e907f10318a826f4b860dd">FMLAv1i32_indexed_OP2</a>,</div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno"><a class="line" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a14c9352a879669d52fb40425fd7f1ec1">  118</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a14c9352a879669d52fb40425fd7f1ec1">FMLAv1i64_indexed_OP1</a>,</div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno"><a class="line" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a254939223be79847ea842531f7dbeb93">  119</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a254939223be79847ea842531f7dbeb93">FMLAv1i64_indexed_OP2</a>,</div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno"><a class="line" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081adbf5b6fc6d9f153968f9464133fce7a6">  120</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081adbf5b6fc6d9f153968f9464133fce7a6">FMLAv4f16_OP1</a>,</div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno"><a class="line" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a6609a41ed10bdc4908ba0ec186e952df">  121</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a6609a41ed10bdc4908ba0ec186e952df">FMLAv4f16_OP2</a>,</div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno"><a class="line" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a43fac15e41468e271fd3a8e9ba5ba10a">  122</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a43fac15e41468e271fd3a8e9ba5ba10a">FMLAv8f16_OP1</a>,</div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno"><a class="line" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a8329ce85350ad0d6a42bb948a2eb6d13">  123</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a8329ce85350ad0d6a42bb948a2eb6d13">FMLAv8f16_OP2</a>,</div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno"><a class="line" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081ac41d721ea5ce1a2111d5b8928f408f24">  124</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081ac41d721ea5ce1a2111d5b8928f408f24">FMLAv2f32_OP2</a>,</div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno"><a class="line" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081acc4b54336476469db4e2bebd229e0825">  125</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081acc4b54336476469db4e2bebd229e0825">FMLAv2f32_OP1</a>,</div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno"><a class="line" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a2def6435ef8399688ebfca4b0c64880e">  126</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a2def6435ef8399688ebfca4b0c64880e">FMLAv2f64_OP1</a>,</div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno"><a class="line" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a05bc63d873a1c8a1c9a4c83236938d29">  127</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a05bc63d873a1c8a1c9a4c83236938d29">FMLAv2f64_OP2</a>,</div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno"><a class="line" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081add6083823694329041b5b8f41e72296c">  128</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081add6083823694329041b5b8f41e72296c">FMLAv4i16_indexed_OP1</a>,</div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno"><a class="line" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a824335a2f06b62c5a0a7523bd548aa14">  129</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a824335a2f06b62c5a0a7523bd548aa14">FMLAv4i16_indexed_OP2</a>,</div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno"><a class="line" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081aaa6146d75c9d45914aa145a28701b19f">  130</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081aaa6146d75c9d45914aa145a28701b19f">FMLAv8i16_indexed_OP1</a>,</div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno"><a class="line" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a164af88f2db901ac755f5515f3a2b08c">  131</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a164af88f2db901ac755f5515f3a2b08c">FMLAv8i16_indexed_OP2</a>,</div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno"><a class="line" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a9f803e9611c7dc8463a245d00791c559">  132</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a9f803e9611c7dc8463a245d00791c559">FMLAv2i32_indexed_OP1</a>,</div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno"><a class="line" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a0c64efbc0cb7271651277f176fa4d21e">  133</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a0c64efbc0cb7271651277f176fa4d21e">FMLAv2i32_indexed_OP2</a>,</div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno"><a class="line" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a63a034ee40df6f873506cb087289b0f6">  134</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a63a034ee40df6f873506cb087289b0f6">FMLAv2i64_indexed_OP1</a>,</div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno"><a class="line" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a2d1b8082b8a641778274bc55c171ba47">  135</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a2d1b8082b8a641778274bc55c171ba47">FMLAv2i64_indexed_OP2</a>,</div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno"><a class="line" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081af7fdb9d7a607aef418ce841de04236f6">  136</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081af7fdb9d7a607aef418ce841de04236f6">FMLAv4f32_OP1</a>,</div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno"><a class="line" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081af25eba0d7bb7f03d7e7bf572bdac52c5">  137</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081af25eba0d7bb7f03d7e7bf572bdac52c5">FMLAv4f32_OP2</a>,</div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno"><a class="line" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a42935be91301488d5630f754a7b7a673">  138</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a42935be91301488d5630f754a7b7a673">FMLAv4i32_indexed_OP1</a>,</div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno"><a class="line" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081ad3044849d8545f97060f56ea80fa196f">  139</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081ad3044849d8545f97060f56ea80fa196f">FMLAv4i32_indexed_OP2</a>,</div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno"><a class="line" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a0843550622fe6dda3034259ea62dc986">  140</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a0843550622fe6dda3034259ea62dc986">FMLSv1i32_indexed_OP2</a>,</div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno"><a class="line" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081afb5e9be653baddce8c394a34e93753c7">  141</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081afb5e9be653baddce8c394a34e93753c7">FMLSv1i64_indexed_OP2</a>,</div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno"><a class="line" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a714249f500e9569927c20953056b3513">  142</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a714249f500e9569927c20953056b3513">FMLSv4f16_OP1</a>,</div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno"><a class="line" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a1cfa80c2a7bc3ab93307eddca9f3b697">  143</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a1cfa80c2a7bc3ab93307eddca9f3b697">FMLSv4f16_OP2</a>,</div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno"><a class="line" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081ab83befd458ba245c59c0b48fd2d20182">  144</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081ab83befd458ba245c59c0b48fd2d20182">FMLSv8f16_OP1</a>,</div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno"><a class="line" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a7173a759f649820224bf5737160215c6">  145</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a7173a759f649820224bf5737160215c6">FMLSv8f16_OP2</a>,</div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno"><a class="line" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a1d0397aa241d5b7171a07f3d4dce0223">  146</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a1d0397aa241d5b7171a07f3d4dce0223">FMLSv2f32_OP1</a>,</div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno"><a class="line" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a273637896b58938e79c2c22bead07b72">  147</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a273637896b58938e79c2c22bead07b72">FMLSv2f32_OP2</a>,</div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno"><a class="line" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a85845bacf9b763b22d3ec71ae8c17ef9">  148</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a85845bacf9b763b22d3ec71ae8c17ef9">FMLSv2f64_OP1</a>,</div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno"><a class="line" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a4876197ede6027b668b905ba9c30f00d">  149</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a4876197ede6027b668b905ba9c30f00d">FMLSv2f64_OP2</a>,</div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno"><a class="line" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a5eea07d234b0baa44a25a37bc333cf88">  150</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a5eea07d234b0baa44a25a37bc333cf88">FMLSv4i16_indexed_OP1</a>,</div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno"><a class="line" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a9a65290e45e52435fb6e38843858182d">  151</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a9a65290e45e52435fb6e38843858182d">FMLSv4i16_indexed_OP2</a>,</div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno"><a class="line" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a2e3a103b14b4d513c84a02b7360b380f">  152</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a2e3a103b14b4d513c84a02b7360b380f">FMLSv8i16_indexed_OP1</a>,</div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno"><a class="line" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081af0ee08da6cdf1c922e2fa28602e711ab">  153</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081af0ee08da6cdf1c922e2fa28602e711ab">FMLSv8i16_indexed_OP2</a>,</div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno"><a class="line" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081aa50bc3dba90ebfd632d93db67b03e8f1">  154</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081aa50bc3dba90ebfd632d93db67b03e8f1">FMLSv2i32_indexed_OP1</a>,</div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno"><a class="line" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a8cc4984799cb0d30032b56ec47b6e68f">  155</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a8cc4984799cb0d30032b56ec47b6e68f">FMLSv2i32_indexed_OP2</a>,</div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno"><a class="line" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081abf773f75b734a04493ac02608cac4212">  156</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081abf773f75b734a04493ac02608cac4212">FMLSv2i64_indexed_OP1</a>,</div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno"><a class="line" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a667423dbeddfccb051503042cd2f25b3">  157</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a667423dbeddfccb051503042cd2f25b3">FMLSv2i64_indexed_OP2</a>,</div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno"><a class="line" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a7d8e9301a297aa48bfd213e1fd0a2e3f">  158</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a7d8e9301a297aa48bfd213e1fd0a2e3f">FMLSv4f32_OP1</a>,</div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno"><a class="line" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a74b17f278cf0590c8e135d79db715df3">  159</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a74b17f278cf0590c8e135d79db715df3">FMLSv4f32_OP2</a>,</div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno"><a class="line" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a93257695eff10a14a3f237c627b2916f">  160</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a93257695eff10a14a3f237c627b2916f">FMLSv4i32_indexed_OP1</a>,</div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno"><a class="line" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081aae50b06370bcbb91d7c93cfa19aaf1d1">  161</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081aae50b06370bcbb91d7c93cfa19aaf1d1">FMLSv4i32_indexed_OP2</a>,</div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span> </div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno"><a class="line" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a19a131bf91b8e77378a5621201b6acfa">  163</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a19a131bf91b8e77378a5621201b6acfa">FMULv2i32_indexed_OP1</a>,</div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno"><a class="line" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a84a58388d0b4436a034836e56a0daa5b">  164</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a84a58388d0b4436a034836e56a0daa5b">FMULv2i32_indexed_OP2</a>,</div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno"><a class="line" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a93a582c110273ffba55e6e60abb55981">  165</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a93a582c110273ffba55e6e60abb55981">FMULv2i64_indexed_OP1</a>,</div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno"><a class="line" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a3b392d5a83c74984a34d3e8424d71317">  166</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a3b392d5a83c74984a34d3e8424d71317">FMULv2i64_indexed_OP2</a>,</div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno"><a class="line" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a070f3b0aae9f763fbb021baab89e15be">  167</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a070f3b0aae9f763fbb021baab89e15be">FMULv4i16_indexed_OP1</a>,</div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno"><a class="line" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a2efbd5c27fc48ce7a1899b8d9aa1581f">  168</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a2efbd5c27fc48ce7a1899b8d9aa1581f">FMULv4i16_indexed_OP2</a>,</div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno"><a class="line" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081adc0f0177744cd3d76da670a6c71fc368">  169</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081adc0f0177744cd3d76da670a6c71fc368">FMULv4i32_indexed_OP1</a>,</div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno"><a class="line" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081abf0aedc997dfe9dff0845aaa9d266129">  170</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081abf0aedc997dfe9dff0845aaa9d266129">FMULv4i32_indexed_OP2</a>,</div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno"><a class="line" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081ae0b39e885769b4f4bab9b709d7f40359">  171</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081ae0b39e885769b4f4bab9b709d7f40359">FMULv8i16_indexed_OP1</a>,</div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno"><a class="line" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a456140411ed09fd65e9791d87ff58dc7">  172</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a456140411ed09fd65e9791d87ff58dc7">FMULv8i16_indexed_OP2</a>,</div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span> </div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno"><a class="line" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a3fa37ac5f5d303429c55b37d11a86190">  174</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a3fa37ac5f5d303429c55b37d11a86190">FNMADD</a>,</div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span>};</div>
</div>
<div class="foldopen" id="foldopen00176" data-start="{" data-end="};">
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html">  176</a></span><span class="keyword">class </span><a class="code hl_class" href="classllvm_1_1AArch64InstrInfo.html">AArch64InstrInfo</a> final : <span class="keyword">public</span> <a class="code hl_class" href="classAArch64GenInstrInfo.html">AArch64GenInstrInfo</a> {</div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1AArch64RegisterInfo.html">AArch64RegisterInfo</a> RI;</div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> &amp;Subtarget;</div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span> </div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span><span class="keyword">public</span>:</div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span>  <span class="keyword">explicit</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a685d0f817c9260ea16202a9964652fe6">AArch64InstrInfo</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> &amp;STI);</div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span><span class="comment"></span> </div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span><span class="comment">  /// getRegisterInfo - TargetInstrInfo is a superset of MRegister info.  As</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span><span class="comment">  /// such, whenever a client has an instance of instruction info, it should</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span><span class="comment">  /// always be able to get register info as well (through this method).</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#a616fc69908b11c1c62addae537191ad4">  186</a></span><span class="comment"></span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1AArch64RegisterInfo.html">AArch64RegisterInfo</a> &amp;<a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a616fc69908b11c1c62addae537191ad4">getRegisterInfo</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> RI; }</div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span> </div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a1bf38b3bbe867377cde6e530a0256b29">getInstSizeInBytes</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span> </div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#ade267f03d50e04004e9ef2019ce25738">isAsCheapAsAMove</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span> </div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a3477f1dd30b1caa79a5216523b50ce8c">isCoalescableExtInstr</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> &amp;SrcReg,</div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span>                             <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> &amp;DstReg, <span class="keywordtype">unsigned</span> &amp;SubIdx) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span> </div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span>  <span class="keywordtype">bool</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span>  <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a23fc03605ab508eb40a5fb968a78e139">areMemAccessesTriviallyDisjoint</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MIa,</div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span>                                  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MIb) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span> </div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a7cc5396346a84254535290f2ed779d05">isLoadFromStackSlot</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span>                               <span class="keywordtype">int</span> &amp;FrameIndex) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#ae4068c8158f6254ad197ed84cf1dca1c">isStoreToStackSlot</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span>                              <span class="keywordtype">int</span> &amp;FrameIndex) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span><span class="comment"></span> </div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span><span class="comment">  /// Does this instruction set its full destination register to zero?</span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span><span class="comment"></span>  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#acb53158b2fba2683ec41c5873eb16a2f">isGPRZero</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span><span class="comment"></span> </div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span><span class="comment">  /// Does this instruction rename a GPR without modifying bits?</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span><span class="comment"></span>  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a2a037132ef2f33daa0522efe92a983ed">isGPRCopy</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span><span class="comment"></span> </div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span><span class="comment">  /// Does this instruction rename an FPR without modifying bits?</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span><span class="comment"></span>  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a0f025e2cec1b7eb026b572b2d12800fd">isFPRCopy</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span><span class="comment"></span> </div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span><span class="comment">  /// Return true if pairing the given load or store is hinted to be</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span><span class="comment">  /// unprofitable.</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span><span class="comment"></span>  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#aaa692777da741a4f7da2822b9f154a42">isLdStPairSuppressed</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span><span class="comment"></span> </div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span><span class="comment">  /// Return true if the given load or store is a strided memory access.</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span><span class="comment"></span>  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a801e90197138f0d232f8efcf2426dd81">isStridedAccess</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span><span class="comment"></span> </div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span><span class="comment">  /// Return true if it has an unscaled load/store offset.</span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span><span class="comment"></span>  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a402d07e412b1466bf04c19cfde24de49">hasUnscaledLdStOffset</a>(<span class="keywordtype">unsigned</span> Opc);</div>
<div class="foldopen" id="foldopen00222" data-start="{" data-end="}">
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#a43d75eef1ce19e91ce70d4b964b1bf42">  222</a></span>  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a43d75eef1ce19e91ce70d4b964b1bf42">hasUnscaledLdStOffset</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a402d07e412b1466bf04c19cfde24de49">hasUnscaledLdStOffset</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode());</div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span>  }</div>
</div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span><span class="comment"></span> </div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span><span class="comment">  /// Returns the unscaled load/store for the scaled load/store opcode,</span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span><span class="comment">  /// if there is a corresponding unscaled variant available.</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span><span class="comment"></span>  <span class="keyword">static</span> std::optional&lt;unsigned&gt; <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a3ed4919d637d0c25ecee9f7bd16f11b2">getUnscaledLdSt</a>(<span class="keywordtype">unsigned</span> Opc);</div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span><span class="comment"></span> </div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span><span class="comment">  /// Scaling factor for (scaled or unscaled) load or store.</span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span><span class="comment"></span>  <span class="keyword">static</span> <span class="keywordtype">int</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#af269ff6efde917e353e6652a11e473ec">getMemScale</a>(<span class="keywordtype">unsigned</span> Opc);</div>
<div class="foldopen" id="foldopen00232" data-start="{" data-end="}">
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#a11e0c0c1465e563be81d564f2ba60abb">  232</a></span>  <span class="keyword">static</span> <span class="keywordtype">int</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a11e0c0c1465e563be81d564f2ba60abb">getMemScale</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#af269ff6efde917e353e6652a11e473ec">getMemScale</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode());</div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span>  }</div>
</div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span><span class="comment"></span> </div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span><span class="comment">  /// Returns whether the instruction is a pre-indexed load.</span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span><span class="comment"></span>  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#aea1877f1ea9ff547ae50f179902e2961">isPreLd</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span><span class="comment"></span> </div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span><span class="comment">  /// Returns whether the instruction is a pre-indexed store.</span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span><span class="comment"></span>  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a61af0a6c92c6e41f81dcead5ef46a4a7">isPreSt</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span><span class="comment"></span> </div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span><span class="comment">  /// Returns whether the instruction is a pre-indexed load/store.</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span><span class="comment"></span>  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a482f66b2913dcfcc84a4cfeafc83e304">isPreLdSt</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span><span class="comment"></span> </div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span><span class="comment">  /// Returns whether the instruction is a paired load/store.</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span><span class="comment"></span>  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a6ba8f62a5514943195111193dfd7ae08">isPairedLdSt</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span><span class="comment"></span> </div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span><span class="comment">  /// Returns the base register operator of a load/store.</span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span><span class="comment"></span>  <span class="keyword">static</span> <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#af66bca919a5501ae9f377298fd684864">getLdStBaseOp</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span><span class="comment"></span> </div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span><span class="comment">  /// Returns the immediate offset operator of a load/store.</span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span><span class="comment"></span>  <span class="keyword">static</span> <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a3111bf1fd6e9282ec7a9b14b3a3cae3e">getLdStOffsetOp</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span><span class="comment"></span> </div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span><span class="comment">  /// Returns whether the physical register is FP or NEON.</span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span><span class="comment"></span>  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#ad3c70c6e436af031d1d0f1e4ecfe6cc5">isFpOrNEON</a>(<a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Reg);</div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span><span class="comment"></span> </div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span><span class="comment">  /// Returns whether the instruction is FP or NEON.</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span><span class="comment"></span>  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#ad3c70c6e436af031d1d0f1e4ecfe6cc5">isFpOrNEON</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span><span class="comment"></span> </div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span><span class="comment">  /// Returns whether the instruction is in H form (16 bit operands)</span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span><span class="comment"></span>  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a020578d7732a8ec4ec8baf887d95c502">isHForm</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span><span class="comment"></span> </div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span><span class="comment">  /// Returns whether the instruction is in Q form (128 bit operands)</span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span><span class="comment"></span>  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a0650a7436e6924414e9d28b7b7cbfd66">isQForm</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span><span class="comment"></span> </div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span><span class="comment">  /// Returns whether the instruction can be compatible with non-zero BTYPE.</span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span><span class="comment"></span>  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a0629dcc604a715cec2e2eb41896df3e1">hasBTISemantics</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span><span class="comment"></span> </div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span><span class="comment">  /// Returns the index for the immediate for a given instruction.</span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span><span class="comment"></span>  <span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#ac473d40b6b8803f2924e0c6751f51bf3">getLoadStoreImmIdx</a>(<span class="keywordtype">unsigned</span> Opc);</div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span><span class="comment"></span> </div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span><span class="comment">  /// Return true if pairing the given load or store may be paired with another.</span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span><span class="comment"></span>  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a5c41685529bfa4394f6b8f15207809c1">isPairableLdStInst</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span><span class="comment"></span> </div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span><span class="comment">  /// Returns true if MI is one of the TCRETURN* instructions.</span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span><span class="comment"></span>  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a0b4cc9aee6e5aaf329ecd8e3856833e8">isTailCallReturnInst</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span><span class="comment"></span> </div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span><span class="comment">  /// Return the opcode that set flags when possible.  The caller is</span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span><span class="comment">  /// responsible for ensuring the opc has a flag setting equivalent.</span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span><span class="comment"></span>  <span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a2aa16f9d03ff7a4744cc7b83b4c39ec4">convertToFlagSettingOpc</a>(<span class="keywordtype">unsigned</span> Opc);</div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span><span class="comment"></span> </div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span><span class="comment">  /// Return true if this is a load/store that can be potentially paired/merged.</span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#af28ada2e1e13faab18ee3746c01e684c">isCandidateToMergeOrPair</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span><span class="comment"></span> </div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span><span class="comment">  /// Hint that pairing the given load or store is unprofitable.</span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span><span class="comment"></span>  <span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#ae2f38a334980a3888a4fc55b8e9542ac">suppressLdStPair</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span> </div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span>  std::optional&lt;ExtAddrMode&gt;</div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span>  <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a4d52ee98b63ac121fc09f1a5b04358ed">getAddrModeFromMemoryOp</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MemI,</div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span>                          <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span> </div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#aa9430ae4ad548095743aa0a26b235d82">canFoldIntoAddrMode</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MemI, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Reg,</div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span>                           <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;AddrI,</div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span>                           <a class="code hl_struct" href="structllvm_1_1ExtAddrMode.html">ExtAddrMode</a> &amp;AM) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span> </div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a10b62cdcfa9a6e59de1c621f7aae8747">emitLdStWithAddr</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MemI,</div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span>                                 <span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1ExtAddrMode.html">ExtAddrMode</a> &amp;AM) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span> </div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a512855a97cf9032c007ca232000a81ba">getMemOperandsWithOffsetWidth</a>(</div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;const MachineOperand *&gt;</a> &amp;BaseOps,</div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span>      int64_t &amp;<a class="code hl_enumvalue" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>, <span class="keywordtype">bool</span> &amp;OffsetIsScalable, <a class="code hl_class" href="classllvm_1_1LocationSize.html">LocationSize</a> &amp;Width,</div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span><span class="comment"></span> </div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span><span class="comment">  /// If \p OffsetIsScalable is set to &#39;true&#39;, the offset is scaled by `vscale`.</span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span><span class="comment">  /// This is true for some SVE instructions like ldr/str that have a</span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span><span class="comment">  /// &#39;reg + imm&#39; addressing mode where the immediate is an index to the</span></div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span><span class="comment">  /// scalable vector located at &#39;reg + imm * vscale x #bytes&#39;.</span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a7b433600072030cfe435557b2bd5f0ec">getMemOperandWithOffsetWidth</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span>                                    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *&amp;BaseOp,</div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span>                                    int64_t &amp;<a class="code hl_enumvalue" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>, <span class="keywordtype">bool</span> &amp;OffsetIsScalable,</div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span>                                    <a class="code hl_class" href="classllvm_1_1TypeSize.html">TypeSize</a> &amp;Width,</div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span>                                    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span><span class="comment"></span> </div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span><span class="comment">  /// Return the immediate offset of the base register in a load/store \p LdSt.</span></div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a9f95e557fb675ab6ef80f2fc4b8b3e01">getMemOpBaseRegImmOfsOffsetOperand</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;LdSt) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span><span class="comment"></span> </div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span><span class="comment">  /// Returns true if opcode \p Opc is a memory operation. If it is, set</span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span><span class="comment">  /// \p Scale, \p Width, \p MinOffset, and \p MaxOffset accordingly.</span></div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span><span class="comment">  /// For unscaled instructions, \p Scale is set to 1.</span></div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span><span class="comment"></span>  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a08a16d97f309936fcfd4c2dbb74b5050">getMemOpInfo</a>(<span class="keywordtype">unsigned</span> Opcode, <a class="code hl_class" href="classllvm_1_1TypeSize.html">TypeSize</a> &amp;Scale, <a class="code hl_class" href="classllvm_1_1TypeSize.html">TypeSize</a> &amp;Width,</div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span>                           int64_t &amp;MinOffset, int64_t &amp;MaxOffset);</div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span> </div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a802e14b5716a86fc1f69d39fd1e2a5a2">shouldClusterMemOps</a>(<a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;const MachineOperand *&gt;</a> BaseOps1,</div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span>                           int64_t Offset1, <span class="keywordtype">bool</span> OffsetIsScalable1,</div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span>                           <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;const MachineOperand *&gt;</a> BaseOps2,</div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span>                           int64_t Offset2, <span class="keywordtype">bool</span> OffsetIsScalable2,</div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span>                           <span class="keywordtype">unsigned</span> ClusterSize,</div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span>                           <span class="keywordtype">unsigned</span> NumBytes) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span> </div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#af01e300c1d03a13eb9edabea4ed9aef5">copyPhysRegTuple</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span>                        <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code hl_variable" href="ARMSLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_class" href="classllvm_1_1MCRegister.html">MCRegister</a> DestReg,</div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span>                        <a class="code hl_class" href="classllvm_1_1MCRegister.html">MCRegister</a> SrcReg, <span class="keywordtype">bool</span> KillSrc, <span class="keywordtype">unsigned</span> Opcode,</div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span>                        <a class="code hl_class" href="classllvm_1_1ArrayRef.html">llvm::ArrayRef&lt;unsigned&gt;</a> Indices) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a989da0fe668d5de76ef2ccd3c04a8d35">copyGPRRegTuple</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span>                       <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> <a class="code hl_variable" href="ARMSLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <span class="keywordtype">unsigned</span> DestReg, <span class="keywordtype">unsigned</span> SrcReg,</div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span>                       <span class="keywordtype">bool</span> KillSrc, <span class="keywordtype">unsigned</span> Opcode, <span class="keywordtype">unsigned</span> ZeroReg,</div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span>                       <a class="code hl_class" href="classllvm_1_1ArrayRef.html">llvm::ArrayRef&lt;unsigned&gt;</a> Indices) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a298be1031f30bb6d33dda81a8fc572fc">copyPhysReg</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span>                   <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code hl_variable" href="ARMSLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_class" href="classllvm_1_1MCRegister.html">MCRegister</a> DestReg, <a class="code hl_class" href="classllvm_1_1MCRegister.html">MCRegister</a> SrcReg,</div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span>                   <span class="keywordtype">bool</span> KillSrc) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span> </div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a9443e11ff036b633e23f360416d529e8">storeRegToStackSlot</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span>                           <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_variable" href="ARMSLSHardening_8cpp.html#ad5f691fdc1a09aaf6df5fef958b35a3d">MBBI</a>, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> SrcReg,</div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span>                           <span class="keywordtype">bool</span> isKill, <span class="keywordtype">int</span> FrameIndex,</div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span>                           <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span>                           <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>,</div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span>                           <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> VReg) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span> </div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a7663d9ec7fc1457a7d7f3eeaeb3b356a">loadRegFromStackSlot</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span>                            <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_variable" href="ARMSLSHardening_8cpp.html#ad5f691fdc1a09aaf6df5fef958b35a3d">MBBI</a>, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DestReg,</div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span>                            <span class="keywordtype">int</span> FrameIndex, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span>                            <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>,</div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span>                            <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> VReg) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span> </div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span>  <span class="comment">// This tells target independent code that it is okay to pass instructions</span></div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span>  <span class="comment">// with subreg operands to foldMemoryOperandImpl.</span></div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#a1990769eead413855ac08a24140f3175">  358</a></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a1990769eead413855ac08a24140f3175">isSubregFoldable</a>()<span class="keyword"> const override </span>{ <span class="keywordflow">return</span> <span class="keyword">true</span>; }</div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span> </div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span>  <span class="keyword">using </span><a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a0a1e73b39957ad3da60cb9d3a690df89">TargetInstrInfo::foldMemoryOperandImpl</a>;</div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *</div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span>  <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a64505b70265bcadc4993631d532a5fd5">foldMemoryOperandImpl</a>(<a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span>                        <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;unsigned&gt;</a> Ops,</div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span>                        <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> InsertPt, <span class="keywordtype">int</span> FrameIndex,</div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span>                        <a class="code hl_class" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *LIS = <span class="keyword">nullptr</span>,</div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span>                        <a class="code hl_class" href="classllvm_1_1VirtRegMap.html">VirtRegMap</a> *VRM = <span class="keyword">nullptr</span>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span><span class="comment"></span> </div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span><span class="comment">  /// \returns true if a branch from an instruction with opcode \p BranchOpc</span></div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span><span class="comment">  ///  bytes is capable of jumping to a position \p BrOffset bytes away.</span></div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a2d997a80040d5eea603cf8ca302c2dbc">isBranchOffsetInRange</a>(<span class="keywordtype">unsigned</span> BranchOpc,</div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span>                             int64_t BrOffset) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span> </div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a15b71869ae17ba55cfb477020eaadc19">getBranchDestBlock</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span> </div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a538e94fb7d7a71910f3cbb5cd97aae0c">insertIndirectBranch</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span>                            <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;NewDestBB,</div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span>                            <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;RestoreBB, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code hl_variable" href="ARMSLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>,</div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span>                            int64_t BrOffset, <a class="code hl_class" href="classllvm_1_1RegScavenger.html">RegScavenger</a> *RS) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span> </div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#aa61674464afddf4b2a24ab65f3833233">analyzeBranch</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;<a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a1441f79530bc7f3a89118bb8067eac69">TBB</a>,</div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span>                     <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;FBB,</div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span>                     <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;<a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a193847098793cdbab306803186676899">Cond</a>,</div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span>                     <span class="keywordtype">bool</span> AllowModify = <span class="keyword">false</span>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a51f54f2b0fd916f4c01b600905180782">analyzeBranchPredicate</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span>                              MachineBranchPredicate &amp;MBP,</div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span>                              <span class="keywordtype">bool</span> AllowModify) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a94cd6ca17535844dc42503cc7b6f32ef">removeBranch</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span>                        <span class="keywordtype">int</span> *BytesRemoved = <span class="keyword">nullptr</span>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#ab8903896a25679d038ebd3e8769233f6">insertBranch</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a1441f79530bc7f3a89118bb8067eac69">TBB</a>,</div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span>                        <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *FBB, <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MachineOperand&gt;</a> <a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a193847098793cdbab306803186676899">Cond</a>,</div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span>                        <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code hl_variable" href="ARMSLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>,</div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span>                        <span class="keywordtype">int</span> *BytesAdded = <span class="keyword">nullptr</span>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span> </div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span>  std::unique_ptr&lt;TargetInstrInfo::PipelinerLoopInfo&gt;</div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span>  <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#ab359f8ff91954b23a1e8366666e59cbb">analyzeLoopForPipelining</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *LoopBB) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span> </div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span>  <span class="keywordtype">bool</span></div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span>  <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a7cca5afbdfdcb468161ffe0b888668d0">reverseBranchCondition</a>(<a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;<a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a193847098793cdbab306803186676899">Cond</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a2fe077e55074778fb173f0f5cc8f5ca2">canInsertSelect</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;, <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MachineOperand&gt;</a> <a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a193847098793cdbab306803186676899">Cond</a>,</div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span>                       <a class="code hl_class" href="classllvm_1_1Register.html">Register</a>, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a>, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a>, <span class="keywordtype">int</span> &amp;, <span class="keywordtype">int</span> &amp;,</div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span>                       <span class="keywordtype">int</span> &amp;) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a029c7ad54d8731492ed559aa860e3395">insertSelect</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span>                    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code hl_variable" href="ARMSLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DstReg,</div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span>                    <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MachineOperand&gt;</a> <a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a193847098793cdbab306803186676899">Cond</a>, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> TrueReg,</div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span>                    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> FalseReg) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span> </div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a67adde1f2510be0a20eaf7ecce8954fa">insertNoop</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span>                  <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span> </div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span>  <a class="code hl_class" href="classllvm_1_1MCInst.html">MCInst</a> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#af373607877e9c76b500c1942c86e8da2">getNop</a>() <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span> </div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#ab46fe6f7eb24fe0268c273a28452ecba">isSchedulingBoundary</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span>                            <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code hl_variable" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span>                            <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span><span class="comment"></span> </div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span><span class="comment">  /// analyzeCompare - For a comparison instruction, return the source registers</span></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span><span class="comment">  /// in SrcReg and SrcReg2, and the value it compares against in CmpValue.</span></div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span><span class="comment">  /// Return true if the comparison instruction can be analyzed.</span></div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#ad11fff0bd7672635d1cabedca7be31c6">analyzeCompare</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> &amp;SrcReg,</div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span>                      <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> &amp;SrcReg2, int64_t &amp;CmpMask,</div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span>                      int64_t &amp;CmpValue) <span class="keyword">const override</span>;<span class="comment"></span></div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span><span class="comment">  /// optimizeCompareInstr - Convert the instruction supplying the argument to</span></div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span><span class="comment">  /// the comparison into one that sets the zero bit in the flags register.</span></div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#abc0f8152bb9c4cdd79a31196933bb5df">optimizeCompareInstr</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;CmpInstr, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> SrcReg,</div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span>                            <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> SrcReg2, int64_t CmpMask, int64_t CmpValue,</div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span>                            <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#af0bbac5dd9f698f2c73477c4e5f36b60">optimizeCondBranch</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span> </div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span>  <a class="code hl_enumeration" href="namespacellvm.html#a878ef42ed9660dc3a739a37e056f845d">CombinerObjective</a> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#ad35ff7ef57d009f7562e0b34d2148fc3">getCombinerObjective</a>(<span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1Pattern.html">Pattern</a>) <span class="keyword">const override</span>;<span class="comment"></span></div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span><span class="comment">  /// Return true when a code sequence can improve throughput. It</span></div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span><span class="comment">  /// should be called only for instructions in loops.</span></div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span><span class="comment">  /// \param Pattern - combiner pattern</span></div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a9577627f0d3eeb6d270df2f88781e460">isThroughputPattern</a>(<span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1Pattern.html">Pattern</a>) <span class="keyword">const override</span>;<span class="comment"></span></div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span><span class="comment">  /// Return true when there is potentially a faster code sequence</span></div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span><span class="comment">  /// for an instruction chain ending in ``Root``. All potential patterns are</span></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span><span class="comment">  /// listed in the ``Patterns`` array.</span></div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno">  437</span><span class="comment"></span>  <span class="keywordtype">bool</span> getMachineCombinerPatterns(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Root,</div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span>                                  <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;unsigned&gt;</a> &amp;Patterns,</div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span>                                  <span class="keywordtype">bool</span> DoRegPressureReduce) <span class="keyword">const override</span>;<span class="comment"></span></div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span><span class="comment">  /// Return true when Inst is associative and commutative so that it can be</span></div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span><span class="comment">  /// reassociated. If Invert is true, then the inverse of Inst operation must</span></div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span><span class="comment">  /// be checked.</span></div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span><span class="comment"></span>  <span class="keywordtype">bool</span> isAssociativeAndCommutative(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Inst,</div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span>                                   <span class="keywordtype">bool</span> Invert) <span class="keyword">const override</span>;<span class="comment"></span></div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span><span class="comment">  /// When getMachineCombinerPatterns() finds patterns, this function generates</span></div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span><span class="comment">  /// the instructions that could replace the original code sequence</span></div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span><span class="comment"></span>  <span class="keywordtype">void</span> genAlternativeCodeSequence(</div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span>      <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Root, <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1Pattern.html">Pattern</a>,</div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span>      <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineInstr *&gt;</a> &amp;InsInstrs,</div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno">  450</span>      <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineInstr *&gt;</a> &amp;DelInstrs,</div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span>      <a class="code hl_class" href="classllvm_1_1DenseMap.html">DenseMap&lt;unsigned, unsigned&gt;</a> &amp;InstrIdxForVirtReg) <span class="keyword">const override</span>;<span class="comment"></span></div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span><span class="comment">  /// AArch64 supports MachineCombiner.</span></div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span><span class="comment"></span>  <span class="keywordtype">bool</span> useMachineCombiner() <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span> </div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span>  <span class="keywordtype">bool</span> expandPostRAPseudo(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span> </div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span>  std::pair&lt;unsigned, unsigned&gt;</div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span>  decomposeMachineOperandsTargetFlags(<span class="keywordtype">unsigned</span> TF) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span>  <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;std::pair&lt;unsigned, const char *&gt;</a>&gt;</div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno">  460</span>  getSerializableDirectMachineOperandTargetFlags() <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno">  461</span>  <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;std::pair&lt;unsigned, const char *&gt;</a>&gt;</div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno">  462</span>  getSerializableBitmaskMachineOperandTargetFlags() <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno">  463</span>  <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;std::pair&lt;MachineMemOperand::Flags, const char *&gt;</a>&gt;</div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno">  464</span>  getSerializableMachineMemOperandTargetFlags() <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno">  465</span> </div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno">  466</span>  <span class="keywordtype">bool</span> isFunctionSafeToOutlineFrom(<a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno">  467</span>                                   <span class="keywordtype">bool</span> OutlineFromLinkOnceODRs) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span>  std::optional&lt;outliner::OutlinedFunction&gt; getOutliningCandidateInfo(</div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span>      std::vector&lt;outliner::Candidate&gt; &amp;RepeatedSequenceLocs) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span>  <span class="keywordtype">void</span> mergeOutliningCandidateAttributes(</div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span>      <a class="code hl_class" href="classllvm_1_1Function.html">Function</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>, std::vector&lt;outliner::Candidate&gt; &amp;Candidates) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span>  <a class="code hl_enumeration" href="namespacellvm_1_1outliner.html#a0765e098fe7aae0f01b60ec890ac1b52">outliner::InstrType</a></div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno">  473</span>  getOutliningTypeImpl(<a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> &amp;MIT, <span class="keywordtype">unsigned</span> Flags) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno">  474</span>  <a class="code hl_class" href="classllvm_1_1SmallVector.html">SmallVector</a>&lt;</div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno">  475</span>      std::pair&lt;MachineBasicBlock::iterator, MachineBasicBlock::iterator&gt;&gt;</div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno">  476</span>  getOutlinableRanges(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <span class="keywordtype">unsigned</span> &amp;Flags) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno">  477</span>  <span class="keywordtype">void</span> buildOutlinedFrame(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span>                          <span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1outliner_1_1OutlinedFunction.html">outliner::OutlinedFunction</a> &amp;OF) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a></div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span>  insertOutlinedCall(<a class="code hl_class" href="classllvm_1_1Module.html">Module</a> &amp;M, <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span>                     <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> &amp;It, <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span>                     <a class="code hl_struct" href="structllvm_1_1outliner_1_1Candidate.html">outliner::Candidate</a> &amp;<a class="code hl_enumvalue" href="namespacellvm_1_1CallingConv.html#ab5129f11389b3bfacaf2971bc558a90bafd841a49aec1539bc88abc8ff9e170fb">C</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno">  483</span>  <span class="keywordtype">bool</span> shouldOutlineFromFunctionByDefault(<a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno">  484</span> </div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno">  485</span>  <span class="keywordtype">void</span> buildClearRegister(<a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Reg, <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno">  486</span>                          <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> Iter, <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code hl_variable" href="ARMSLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>,</div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span>                          <span class="keywordtype">bool</span> AllowSideEffects = <span class="keyword">true</span>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span><span class="comment"></span> </div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span><span class="comment">  /// Returns the vector element size (B, H, S or D) of an SVE opcode.</span></div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span><span class="comment"></span>  <a class="code hl_class" href="classuint64__t.html">uint64_t</a> getElementSizeForOpcode(<span class="keywordtype">unsigned</span> Opc) <span class="keyword">const</span>;<span class="comment"></span></div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno">  491</span><span class="comment">  /// Returns true if the opcode is for an SVE instruction that sets the</span></div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno">  492</span><span class="comment">  /// condition codes as if it&#39;s results had been fed to a PTEST instruction</span></div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno">  493</span><span class="comment">  /// along with the same general predicate.</span></div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno">  494</span><span class="comment"></span>  <span class="keywordtype">bool</span> isPTestLikeOpcode(<span class="keywordtype">unsigned</span> Opc) <span class="keyword">const</span>;<span class="comment"></span></div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno">  495</span><span class="comment">  /// Returns true if the opcode is for an SVE WHILE## instruction.</span></div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno">  496</span><span class="comment"></span>  <span class="keywordtype">bool</span> isWhileOpcode(<span class="keywordtype">unsigned</span> Opc) <span class="keyword">const</span>;<span class="comment"></span></div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno">  497</span><span class="comment">  /// Returns true if the instruction has a shift by immediate that can be</span></div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span><span class="comment">  /// executed in one cycle less.</span></div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span><span class="comment"></span>  <span class="keyword">static</span> <span class="keywordtype">bool</span> isFalkorShiftExtFast(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);<span class="comment"></span></div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno">  500</span><span class="comment">  /// Return true if the instructions is a SEH instruciton used for unwinding</span></div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno">  501</span><span class="comment">  /// on Windows.</span></div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno">  502</span><span class="comment"></span>  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm.html#a52619cc1f9c5c3029a03a6c956b32595">isSEHInstruction</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno">  503</span> </div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno">  504</span>  std::optional&lt;RegImmPair&gt; isAddImmediate(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno">  505</span>                                           <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Reg) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno">  506</span> </div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno">  507</span>  <span class="keywordtype">bool</span> isFunctionSafeToSplit(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span> </div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span>  <span class="keywordtype">bool</span> isMBBSafeToSplitToCold(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span> </div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno">  511</span>  std::optional&lt;ParamLoadedValue&gt;</div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno">  512</span>  describeLoadedValue(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Reg) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno">  513</span> </div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno">  514</span>  <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> getTailDuplicateSize(<a class="code hl_enumeration" href="namespacellvm.html#a8ec1bf8d7b792ca9fac56f8514db18d2">CodeGenOptLevel</a> OptLevel) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno">  515</span> </div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno">  516</span>  <span class="keywordtype">bool</span> isExtendLikelyToBeFolded(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;ExtMI,</div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno">  517</span>                                <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno">  518</span> </div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno">  519</span>  <span class="keyword">static</span> <span class="keywordtype">void</span> decomposeStackOffsetForFrameOffsets(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1StackOffset.html">StackOffset</a> &amp;<a class="code hl_enumvalue" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>,</div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno">  520</span>                                                  int64_t &amp;NumBytes,</div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno">  521</span>                                                  int64_t &amp;NumPredicateVectors,</div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno">  522</span>                                                  int64_t &amp;NumDataVectors);</div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno">  523</span>  <span class="keyword">static</span> <span class="keywordtype">void</span> decomposeStackOffsetForDwarfOffsets(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1StackOffset.html">StackOffset</a> &amp;<a class="code hl_enumvalue" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>,</div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno">  524</span>                                                  int64_t &amp;ByteSized,</div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno">  525</span>                                                  int64_t &amp;VGSized);</div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno">  526</span> </div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno">  527</span>  <span class="comment">// Return true if address of the form BaseReg + Scale * ScaledReg + Offset can</span></div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno">  528</span>  <span class="comment">// be used for a load/store of NumBytes. BaseReg is always present and</span></div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno">  529</span>  <span class="comment">// implicit.</span></div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span>  <span class="keywordtype">bool</span> isLegalAddressingMode(<span class="keywordtype">unsigned</span> NumBytes, int64_t <a class="code hl_enumvalue" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>,</div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno">  531</span>                             <span class="keywordtype">unsigned</span> Scale) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno">  532</span> </div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno">  533</span>  <span class="comment">// Decrement the SP, issuing probes along the way. `TargetReg` is the new top</span></div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno">  534</span>  <span class="comment">// of the stack. `FrameSetup` is passed as true, if the allocation is a part</span></div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno">  535</span>  <span class="comment">// of constructing the activation frame of a function.</span></div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno">  536</span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#ab9deb47df6ac29c81422ae6b4bfd924d">probedStackAlloc</a>(<a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_variable" href="ARMSLSHardening_8cpp.html#ad5f691fdc1a09aaf6df5fef958b35a3d">MBBI</a>,</div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno">  537</span>                                               <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> TargetReg,</div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno">  538</span>                                               <span class="keywordtype">bool</span> FrameSetup) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno">  539</span> </div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno"><a class="line" href="AArch64InstrInfo_8h.html#ae3a5564e9b47164e48b07656ac0e2098">  540</a></span><span class="preprocessor">#define GET_INSTRINFO_HELPER_DECLS</span></div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno">  541</span><span class="preprocessor">#include &quot;AArch64GenInstrInfo.inc&quot;</span></div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno">  542</span> </div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno">  543</span><span class="keyword">protected</span>:<span class="comment"></span></div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno">  544</span><span class="comment">  /// If the specific machine instruction is an instruction that moves/copies</span></div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno">  545</span><span class="comment">  /// value from one register to another register return destination and source</span></div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno">  546</span><span class="comment">  /// registers as machine operands.</span></div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno">  547</span><span class="comment"></span>  std::optional&lt;DestSourcePair&gt;</div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno">  548</span>  <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a117c27122f686eca6691089a9aecbc21">isCopyInstrImpl</a>(<span class="keyword">const</span> MachineInstr &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno">  549</span>  std::optional&lt;DestSourcePair&gt;</div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno">  550</span>  <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#ae11df74792f268ce5e8df534c5d2c024">isCopyLikeInstrImpl</a>(<span class="keyword">const</span> MachineInstr &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno">  551</span> </div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno">  552</span><span class="keyword">private</span>:</div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno">  553</span>  <span class="keywordtype">unsigned</span> getInstBundleLength(<span class="keyword">const</span> MachineInstr &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno">  554</span><span class="comment"></span> </div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno">  555</span><span class="comment">  /// Sets the offsets on outlined instructions in \p MBB which use SP</span></div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno">  556</span><span class="comment">  /// so that they will be valid post-outlining.</span></div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno">  557</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno">  558</span><span class="comment">  /// \param MBB A \p MachineBasicBlock in an outlined function.</span></div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno">  559</span><span class="comment"></span>  <span class="keywordtype">void</span> fixupPostOutline(MachineBasicBlock &amp;<a class="code hl_variable" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno">  560</span> </div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno">  561</span>  <span class="keywordtype">void</span> instantiateCondBranch(MachineBasicBlock &amp;<a class="code hl_variable" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <span class="keyword">const</span> <a class="code hl_enumvalue" href="namespacellvm_1_1dwarf__linker.html#a463a58e257d5f6fb2c39eb9a2474fc24ac2e06fc138163b7095fa483616a0a47a">DebugLoc</a> &amp;<a class="code hl_variable" href="ARMSLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>,</div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno">  562</span>                             MachineBasicBlock *<a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a1441f79530bc7f3a89118bb8067eac69">TBB</a>,</div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno">  563</span>                             <a class="code hl_function" href="namespacellvm.html#ab9c6b351507d3c0730f4290919d43a12">ArrayRef&lt;MachineOperand&gt;</a> <a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a193847098793cdbab306803186676899">Cond</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno">  564</span>  <span class="keywordtype">bool</span> substituteCmpToZero(MachineInstr &amp;CmpInstr, <span class="keywordtype">unsigned</span> SrcReg,</div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno">  565</span>                           <span class="keyword">const</span> MachineRegisterInfo &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno">  566</span>  <span class="keywordtype">bool</span> removeCmpToZeroOrOne(MachineInstr &amp;CmpInstr, <span class="keywordtype">unsigned</span> SrcReg,</div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno">  567</span>                            <span class="keywordtype">int</span> CmpValue, <span class="keyword">const</span> MachineRegisterInfo &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno">  568</span><span class="comment"></span> </div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno">  569</span><span class="comment">  /// Returns an unused general-purpose register which can be used for</span></div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno">  570</span><span class="comment">  /// constructing an outlined call if one exists. Returns 0 otherwise.</span></div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno">  571</span><span class="comment"></span>  <a class="code hl_variable" href="Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a> findRegisterToSaveLRTo(outliner::Candidate &amp;<a class="code hl_enumvalue" href="namespacellvm_1_1CallingConv.html#ab5129f11389b3bfacaf2971bc558a90bafd841a49aec1539bc88abc8ff9e170fb">C</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno">  572</span><span class="comment"></span> </div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno">  573</span><span class="comment">  /// Remove a ptest of a predicate-generating operation that already sets, or</span></div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno">  574</span><span class="comment">  /// can be made to set, the condition codes in an identical manner</span></div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno">  575</span><span class="comment"></span>  <span class="keywordtype">bool</span> optimizePTestInstr(MachineInstr *PTest, <span class="keywordtype">unsigned</span> MaskReg,</div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno">  576</span>                          <span class="keywordtype">unsigned</span> PredReg,</div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno">  577</span>                          <span class="keyword">const</span> MachineRegisterInfo *<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno">  578</span>  std::optional&lt;unsigned&gt;</div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno">  579</span>  canRemovePTestInstr(MachineInstr *PTest, MachineInstr *Mask,</div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno">  580</span>                      MachineInstr *Pred, <span class="keyword">const</span> MachineRegisterInfo *<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno">  581</span>};</div>
</div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno">  582</span> </div>
<div class="foldopen" id="foldopen00583" data-start="{" data-end="};">
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno"><a class="line" href="structllvm_1_1UsedNZCV.html">  583</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structllvm_1_1UsedNZCV.html">UsedNZCV</a> {</div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno"><a class="line" href="structllvm_1_1UsedNZCV.html#abe2f97a45fb29b53c3258372c7baa7c6">  584</a></span>  <span class="keywordtype">bool</span> <a class="code hl_variable" href="structllvm_1_1UsedNZCV.html#abe2f97a45fb29b53c3258372c7baa7c6">N</a> = <span class="keyword">false</span>;</div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno"><a class="line" href="structllvm_1_1UsedNZCV.html#af3f54f8d3913945d66d952527d20a025">  585</a></span>  <span class="keywordtype">bool</span> <a class="code hl_variable" href="structllvm_1_1UsedNZCV.html#af3f54f8d3913945d66d952527d20a025">Z</a> = <span class="keyword">false</span>;</div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno"><a class="line" href="structllvm_1_1UsedNZCV.html#a45bff45182b5da58e31d988ef5826e69">  586</a></span>  <span class="keywordtype">bool</span> <a class="code hl_variable" href="structllvm_1_1UsedNZCV.html#a45bff45182b5da58e31d988ef5826e69">C</a> = <span class="keyword">false</span>;</div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno"><a class="line" href="structllvm_1_1UsedNZCV.html#a1574ad01c6812d8d7758ded60242f6d8">  587</a></span>  <span class="keywordtype">bool</span> V = <span class="keyword">false</span>;</div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno">  588</span> </div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno"><a class="line" href="structllvm_1_1UsedNZCV.html#a5059ec85dcd9c74a861acc8ae3107e8d">  589</a></span>  <a class="code hl_function" href="structllvm_1_1UsedNZCV.html#a5059ec85dcd9c74a861acc8ae3107e8d">UsedNZCV</a>() = <span class="keywordflow">default</span>;</div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno">  590</span> </div>
<div class="foldopen" id="foldopen00591" data-start="{" data-end="}">
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno"><a class="line" href="structllvm_1_1UsedNZCV.html#a10df92aac66a0206ed4001b329792621">  591</a></span>  <a class="code hl_struct" href="structllvm_1_1UsedNZCV.html">UsedNZCV</a> &amp;<a class="code hl_function" href="structllvm_1_1UsedNZCV.html#a10df92aac66a0206ed4001b329792621">operator|=</a>(<span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1UsedNZCV.html">UsedNZCV</a> &amp;UsedFlags) {</div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno">  592</span>    this-&gt;N |= UsedFlags.<a class="code hl_variable" href="structllvm_1_1UsedNZCV.html#abe2f97a45fb29b53c3258372c7baa7c6">N</a>;</div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno">  593</span>    this-&gt;Z |= UsedFlags.<a class="code hl_variable" href="structllvm_1_1UsedNZCV.html#af3f54f8d3913945d66d952527d20a025">Z</a>;</div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno">  594</span>    this-&gt;C |= UsedFlags.<a class="code hl_variable" href="structllvm_1_1UsedNZCV.html#a45bff45182b5da58e31d988ef5826e69">C</a>;</div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno">  595</span>    this-&gt;V |= UsedFlags.<a class="code hl_variable" href="structllvm_1_1UsedNZCV.html#a1574ad01c6812d8d7758ded60242f6d8">V</a>;</div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno">  596</span>    <span class="keywordflow">return</span> *<span class="keyword">this</span>;</div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno">  597</span>  }</div>
</div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno">  598</span>};</div>
</div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno">  599</span><span class="comment"></span> </div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno">  600</span><span class="comment">/// \returns Conditions flags used after \p CmpInstr in its MachineBB if  NZCV</span></div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno">  601</span><span class="comment">/// flags are not alive in successors of the same \p CmpInstr and \p MI parent.</span></div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno">  602</span><span class="comment">/// \returns std::nullopt otherwise.</span></div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno">  603</span><span class="comment">///</span></div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno">  604</span><span class="comment">/// Collect instructions using that flags in \p CCUseInstrs if provided.</span></div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno">  605</span><span class="comment"></span>std::optional&lt;UsedNZCV&gt;</div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno">  606</span><a class="code hl_function" href="namespacellvm.html#a8d6c4616e2c2cc90d58377868eda6102">examineCFlagsUse</a>(MachineInstr &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, MachineInstr &amp;CmpInstr,</div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno">  607</span>                 <span class="keyword">const</span> TargetRegisterInfo &amp;<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>,</div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno">  608</span>                 SmallVectorImpl&lt;MachineInstr *&gt; *CCUseInstrs = <span class="keyword">nullptr</span>);</div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno">  609</span><span class="comment"></span> </div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno">  610</span><span class="comment">/// Return true if there is an instruction /after/ \p DefMI and before \p UseMI</span></div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno">  611</span><span class="comment">/// which either reads or clobbers NZCV.</span></div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno">  612</span><span class="comment"></span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm.html#adb26c86c4abcccbe5376b3f7e5e8af69">isNZCVTouchedInInstructionRange</a>(<span class="keyword">const</span> MachineInstr &amp;<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>,</div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno">  613</span>                                     <span class="keyword">const</span> MachineInstr &amp;<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>,</div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno">  614</span>                                     <span class="keyword">const</span> TargetRegisterInfo *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno">  615</span> </div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno">  616</span>MCCFIInstruction <a class="code hl_function" href="namespacellvm.html#a1170c3796a8947456c2d7841642b96eb">createDefCFA</a>(<span class="keyword">const</span> TargetRegisterInfo &amp;<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, <span class="keywordtype">unsigned</span> FrameReg,</div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno">  617</span>                              <span class="keywordtype">unsigned</span> Reg, <span class="keyword">const</span> StackOffset &amp;<a class="code hl_enumvalue" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>,</div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno">  618</span>                              <span class="keywordtype">bool</span> LastAdjustmentWasScalable = <span class="keyword">true</span>);</div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno">  619</span>MCCFIInstruction <a class="code hl_function" href="namespacellvm.html#a2cd95c4fd57b9c1804bc70a37ac24574">createCFAOffset</a>(<span class="keyword">const</span> TargetRegisterInfo &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <span class="keywordtype">unsigned</span> Reg,</div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno">  620</span>                                 <span class="keyword">const</span> StackOffset &amp;OffsetFromDefCFA);</div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno">  621</span><span class="comment"></span> </div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno">  622</span><span class="comment">/// emitFrameOffset - Emit instructions as needed to set DestReg to SrcReg</span></div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno">  623</span><span class="comment">/// plus Offset.  This is intended to be used from within the prolog/epilog</span></div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno">  624</span><span class="comment">/// insertion (PEI) pass, where a virtual scratch register may be allocated</span></div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno">  625</span><span class="comment">/// if necessary, to be replaced by the scavenger at the end of PEI.</span></div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno">  626</span><span class="comment"></span><span class="keywordtype">void</span> <a class="code hl_function" href="namespacellvm.html#a7c6206e8d8fd98ecca8ac2c785ee9491">emitFrameOffset</a>(MachineBasicBlock &amp;<a class="code hl_variable" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_typedef" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="code hl_variable" href="ARMSLSHardening_8cpp.html#ad5f691fdc1a09aaf6df5fef958b35a3d">MBBI</a>,</div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno">  627</span>                     <span class="keyword">const</span> <a class="code hl_enumvalue" href="namespacellvm_1_1dwarf__linker.html#a463a58e257d5f6fb2c39eb9a2474fc24ac2e06fc138163b7095fa483616a0a47a">DebugLoc</a> &amp;<a class="code hl_variable" href="ARMSLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <span class="keywordtype">unsigned</span> DestReg, <span class="keywordtype">unsigned</span> SrcReg,</div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno">  628</span>                     StackOffset <a class="code hl_enumvalue" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>, <span class="keyword">const</span> TargetInstrInfo *<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>,</div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno">  629</span>                     <a class="code hl_enumeration" href="classllvm_1_1MachineInstr.html#aafacf84de1cb994a92dc045f4aa1d518">MachineInstr::MIFlag</a> = <a class="code hl_enumvalue" href="classllvm_1_1MachineInstr.html#aafacf84de1cb994a92dc045f4aa1d518a75967179a013c48b7d5b1690cb0b47cc">MachineInstr::NoFlags</a>,</div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno">  630</span>                     <span class="keywordtype">bool</span> SetNZCV = <span class="keyword">false</span>, <span class="keywordtype">bool</span> NeedsWinCFI = <span class="keyword">false</span>,</div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno">  631</span>                     <span class="keywordtype">bool</span> *HasWinCFI = <span class="keyword">nullptr</span>, <span class="keywordtype">bool</span> EmitCFAOffset = <span class="keyword">false</span>,</div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno">  632</span>                     StackOffset InitialOffset = {},</div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno">  633</span>                     <span class="keywordtype">unsigned</span> FrameReg = AArch64::SP);</div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno">  634</span><span class="comment"></span> </div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno">  635</span><span class="comment">/// rewriteAArch64FrameIndex - Rewrite MI to access &#39;Offset&#39; bytes from the</span></div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno">  636</span><span class="comment">/// FP. Return false if the offset could not be handled directly in MI, and</span></div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno">  637</span><span class="comment">/// return the left-over portion by reference.</span></div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno">  638</span><span class="comment"></span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm.html#acbe69ef233b07b4362366dcfc380abca">rewriteAArch64FrameIndex</a>(MachineInstr &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> FrameRegIdx,</div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno">  639</span>                              <span class="keywordtype">unsigned</span> FrameReg, StackOffset &amp;<a class="code hl_enumvalue" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>,</div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno">  640</span>                              <span class="keyword">const</span> AArch64InstrInfo *<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>);</div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno">  641</span><span class="comment"></span> </div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno">  642</span><span class="comment">/// Use to report the frame offset status in isAArch64FrameOffsetLegal.</span></div>
<div class="foldopen" id="foldopen00643" data-start="{" data-end="};">
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno"><a class="line" href="namespacellvm.html#a3d42df7595bb7da318e52023ffe95226">  643</a></span><span class="comment"></span><span class="keyword">enum</span> <a class="code hl_enumeration" href="namespacellvm.html#a3d42df7595bb7da318e52023ffe95226">AArch64FrameOffsetStatus</a> {</div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno"><a class="line" href="namespacellvm.html#a3d42df7595bb7da318e52023ffe95226afb5cb35207b915f8db3811db32920094">  644</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a3d42df7595bb7da318e52023ffe95226afb5cb35207b915f8db3811db32920094">AArch64FrameOffsetCannotUpdate</a> = 0x0, <span class="comment">///&lt; Offset cannot apply.</span></div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno"><a class="line" href="namespacellvm.html#a3d42df7595bb7da318e52023ffe95226a11e259103be968c42cfd9c607f12904a">  645</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a3d42df7595bb7da318e52023ffe95226a11e259103be968c42cfd9c607f12904a">AArch64FrameOffsetIsLegal</a> = 0x1,      <span class="comment">///&lt; Offset is legal.</span></div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno">  646</span>  <a class="code hl_enumvalue" href="namespacellvm.html#a3d42df7595bb7da318e52023ffe95226a8dc2c9caf2dbb5337725c3f2dc11f72f">AArch64FrameOffsetCanUpdate</a> = 0x2     <span class="comment">///&lt; Offset can apply, at least partly.</span></div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno"><a class="line" href="namespacellvm.html#a3d42df7595bb7da318e52023ffe95226a8dc2c9caf2dbb5337725c3f2dc11f72f">  647</a></span>};</div>
</div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno">  648</span><span class="comment"></span> </div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno">  649</span><span class="comment">/// Check if the @p Offset is a valid frame offset for @p MI.</span></div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno">  650</span><span class="comment">/// The returned value reports the validity of the frame offset for @p MI.</span></div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno">  651</span><span class="comment">/// It uses the values defined by AArch64FrameOffsetStatus for that.</span></div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno">  652</span><span class="comment">/// If result == AArch64FrameOffsetCannotUpdate, @p MI cannot be updated to</span></div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno">  653</span><span class="comment">/// use an offset.eq</span></div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno">  654</span><span class="comment">/// If result &amp; AArch64FrameOffsetIsLegal, @p Offset can completely be</span></div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno">  655</span><span class="comment">/// rewritten in @p MI.</span></div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno">  656</span><span class="comment">/// If result &amp; AArch64FrameOffsetCanUpdate, @p Offset contains the</span></div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno">  657</span><span class="comment">/// amount that is off the limit of the legal offset.</span></div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno">  658</span><span class="comment">/// If set, @p OutUseUnscaledOp will contain the whether @p MI should be</span></div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno">  659</span><span class="comment">/// turned into an unscaled operator, which opcode is in @p OutUnscaledOp.</span></div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno">  660</span><span class="comment">/// If set, @p EmittableOffset contains the amount that can be set in @p MI</span></div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno">  661</span><span class="comment">/// (possibly with @p OutUnscaledOp if OutUseUnscaledOp is true) and that</span></div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno">  662</span><span class="comment">/// is a legal offset.</span></div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno">  663</span><span class="comment"></span><span class="keywordtype">int</span> <a class="code hl_function" href="namespacellvm.html#a18dec717578f39bfcff50e325c2d27c5">isAArch64FrameOffsetLegal</a>(<span class="keyword">const</span> MachineInstr &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, StackOffset &amp;<a class="code hl_enumvalue" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>,</div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno">  664</span>                              <span class="keywordtype">bool</span> *OutUseUnscaledOp = <span class="keyword">nullptr</span>,</div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno">  665</span>                              <span class="keywordtype">unsigned</span> *OutUnscaledOp = <span class="keyword">nullptr</span>,</div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno">  666</span>                              int64_t *EmittableOffset = <span class="keyword">nullptr</span>);</div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno">  667</span> </div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno"><a class="line" href="namespacellvm.html#abbf5784629864b659e702b4861bc3b1e">  668</a></span><span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm.html#abbf5784629864b659e702b4861bc3b1e">isUncondBranchOpcode</a>(<span class="keywordtype">int</span> Opc) { <span class="keywordflow">return</span> Opc == AArch64::B; }</div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno">  669</span> </div>
<div class="foldopen" id="foldopen00670" data-start="{" data-end="}">
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno"><a class="line" href="namespacellvm.html#a0e6336a1dd23986cd15023ea0aae5269">  670</a></span><span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm.html#a0e6336a1dd23986cd15023ea0aae5269">isCondBranchOpcode</a>(<span class="keywordtype">int</span> Opc) {</div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno">  671</span>  <span class="keywordflow">switch</span> (Opc) {</div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno">  672</span>  <span class="keywordflow">case</span> AArch64::Bcc:</div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno">  673</span>  <span class="keywordflow">case</span> AArch64::CBZW:</div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno">  674</span>  <span class="keywordflow">case</span> AArch64::CBZX:</div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno">  675</span>  <span class="keywordflow">case</span> AArch64::CBNZW:</div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno">  676</span>  <span class="keywordflow">case</span> AArch64::CBNZX:</div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno">  677</span>  <span class="keywordflow">case</span> AArch64::TBZW:</div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno">  678</span>  <span class="keywordflow">case</span> AArch64::TBZX:</div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno">  679</span>  <span class="keywordflow">case</span> AArch64::TBNZW:</div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno">  680</span>  <span class="keywordflow">case</span> AArch64::TBNZX:</div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno">  681</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno">  682</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno">  683</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno">  684</span>  }</div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno">  685</span>}</div>
</div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno">  686</span> </div>
<div class="foldopen" id="foldopen00687" data-start="{" data-end="}">
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno"><a class="line" href="namespacellvm.html#a25ebb5d5fa4431b1a1835d0a5f4e2796">  687</a></span><span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm.html#a25ebb5d5fa4431b1a1835d0a5f4e2796">isIndirectBranchOpcode</a>(<span class="keywordtype">int</span> Opc) {</div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno">  688</span>  <span class="keywordflow">switch</span> (Opc) {</div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno">  689</span>  <span class="keywordflow">case</span> AArch64::BR:</div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno">  690</span>  <span class="keywordflow">case</span> AArch64::BRAA:</div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno">  691</span>  <span class="keywordflow">case</span> AArch64::BRAB:</div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno">  692</span>  <span class="keywordflow">case</span> AArch64::BRAAZ:</div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno">  693</span>  <span class="keywordflow">case</span> AArch64::BRABZ:</div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno">  694</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno">  695</span>  }</div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno">  696</span>  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno">  697</span>}</div>
</div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno">  698</span> </div>
<div class="foldopen" id="foldopen00699" data-start="{" data-end="}">
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno"><a class="line" href="namespacellvm.html#a133ece1ebe8f30b0e292213ab8c16753">  699</a></span><span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm.html#a133ece1ebe8f30b0e292213ab8c16753">isPTrueOpcode</a>(<span class="keywordtype">unsigned</span> Opc) {</div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno">  700</span>  <span class="keywordflow">switch</span> (Opc) {</div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno">  701</span>  <span class="keywordflow">case</span> AArch64::PTRUE_B:</div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno">  702</span>  <span class="keywordflow">case</span> AArch64::PTRUE_H:</div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno">  703</span>  <span class="keywordflow">case</span> AArch64::PTRUE_S:</div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno">  704</span>  <span class="keywordflow">case</span> AArch64::PTRUE_D:</div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno">  705</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno">  706</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno">  707</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno">  708</span>  }</div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno">  709</span>}</div>
</div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno">  710</span><span class="comment"></span> </div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno">  711</span><span class="comment">/// Return opcode to be used for indirect calls.</span></div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno">  712</span><span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm.html#a3a91375dbee36ddeeee15b974e39782c">getBLRCallOpcode</a>(<span class="keyword">const</span> MachineFunction &amp;MF);</div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno">  713</span><span class="comment"></span> </div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno">  714</span><span class="comment">/// Return XPAC opcode to be used for a ptrauth strip using the given key.</span></div>
<div class="foldopen" id="foldopen00715" data-start="{" data-end="}">
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno"><a class="line" href="namespacellvm.html#a2c635acfc68033798540dea72a03fced">  715</a></span><span class="comment"></span><span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm.html#a2c635acfc68033798540dea72a03fced">getXPACOpcodeForKey</a>(<a class="code hl_enumeration" href="namespacellvm_1_1AArch64PACKey.html#abf4394f452bde3f544999858d71e4b46">AArch64PACKey::ID</a> K) {</div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno">  716</span>  <span class="keyword">using namespace </span>AArch64PACKey;</div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno">  717</span>  <span class="keywordflow">switch</span> (K) {</div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno">  718</span>  <span class="keywordflow">case</span> IA: <span class="keywordflow">case</span> IB: <span class="keywordflow">return</span> AArch64::XPACI;</div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno">  719</span>  <span class="keywordflow">case</span> DA: <span class="keywordflow">case</span> DB: <span class="keywordflow">return</span> AArch64::XPACD;</div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno">  720</span>  }</div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno">  721</span>  <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unhandled AArch64PACKey::ID enum&quot;</span>);</div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno">  722</span>}</div>
</div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno">  723</span><span class="comment"></span> </div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno">  724</span><span class="comment">/// Return AUT opcode to be used for a ptrauth auth using the given key, or its</span></div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno">  725</span><span class="comment">/// AUT*Z variant that doesn&#39;t take a discriminator operand, using zero instead.</span></div>
<div class="foldopen" id="foldopen00726" data-start="{" data-end="}">
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno"><a class="line" href="namespacellvm.html#adeaafd19e35dd177bb6c9daa0247fbda">  726</a></span><span class="comment"></span><span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm.html#adeaafd19e35dd177bb6c9daa0247fbda">getAUTOpcodeForKey</a>(<a class="code hl_enumeration" href="namespacellvm_1_1AArch64PACKey.html#abf4394f452bde3f544999858d71e4b46">AArch64PACKey::ID</a> K, <span class="keywordtype">bool</span> Zero) {</div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno">  727</span>  <span class="keyword">using namespace </span>AArch64PACKey;</div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno">  728</span>  <span class="keywordflow">switch</span> (K) {</div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno">  729</span>  <span class="keywordflow">case</span> IA: <span class="keywordflow">return</span> Zero ? AArch64::AUTIZA : AArch64::AUTIA;</div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno">  730</span>  <span class="keywordflow">case</span> IB: <span class="keywordflow">return</span> Zero ? AArch64::AUTIZB : AArch64::AUTIB;</div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno">  731</span>  <span class="keywordflow">case</span> DA: <span class="keywordflow">return</span> Zero ? AArch64::AUTDZA : AArch64::AUTDA;</div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno">  732</span>  <span class="keywordflow">case</span> DB: <span class="keywordflow">return</span> Zero ? AArch64::AUTDZB : AArch64::AUTDB;</div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno">  733</span>  }</div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno">  734</span>  <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unhandled AArch64PACKey::ID enum&quot;</span>);</div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno">  735</span>}</div>
</div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno">  736</span><span class="comment"></span> </div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno">  737</span><span class="comment">/// Return PAC opcode to be used for a ptrauth sign using the given key, or its</span></div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno">  738</span><span class="comment">/// PAC*Z variant that doesn&#39;t take a discriminator operand, using zero instead.</span></div>
<div class="foldopen" id="foldopen00739" data-start="{" data-end="}">
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno"><a class="line" href="namespacellvm.html#abcbcb9cd48f8f0399387bfa5c2b6e80d">  739</a></span><span class="comment"></span><span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm.html#abcbcb9cd48f8f0399387bfa5c2b6e80d">getPACOpcodeForKey</a>(<a class="code hl_enumeration" href="namespacellvm_1_1AArch64PACKey.html#abf4394f452bde3f544999858d71e4b46">AArch64PACKey::ID</a> K, <span class="keywordtype">bool</span> Zero) {</div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno">  740</span>  <span class="keyword">using namespace </span>AArch64PACKey;</div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno">  741</span>  <span class="keywordflow">switch</span> (K) {</div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno">  742</span>  <span class="keywordflow">case</span> IA: <span class="keywordflow">return</span> Zero ? AArch64::PACIZA : AArch64::PACIA;</div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno">  743</span>  <span class="keywordflow">case</span> IB: <span class="keywordflow">return</span> Zero ? AArch64::PACIZB : AArch64::PACIB;</div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno">  744</span>  <span class="keywordflow">case</span> DA: <span class="keywordflow">return</span> Zero ? AArch64::PACDZA : AArch64::PACDA;</div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno">  745</span>  <span class="keywordflow">case</span> DB: <span class="keywordflow">return</span> Zero ? AArch64::PACDZB : AArch64::PACDB;</div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno">  746</span>  }</div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno">  747</span>  <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unhandled AArch64PACKey::ID enum&quot;</span>);</div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno">  748</span>}</div>
</div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno">  749</span> </div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno">  750</span><span class="comment">// struct TSFlags {</span></div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno"><a class="line" href="AArch64InstrInfo_8h.html#afdc269c742e7e39baabcbc2e110bb8da">  751</a></span><span class="preprocessor">#define TSFLAG_ELEMENT_SIZE_TYPE(X)      (X)        </span><span class="comment">// 3-bits</span></div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno"><a class="line" href="AArch64InstrInfo_8h.html#a3287cf6d372c025dfa662057a353dbe7">  752</a></span><span class="preprocessor">#define TSFLAG_DESTRUCTIVE_INST_TYPE(X) ((X) &lt;&lt; 3)  </span><span class="comment">// 4-bits</span></div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno"><a class="line" href="AArch64InstrInfo_8h.html#ac8eb75ab10dd8c899fd76221bec7cf48">  753</a></span><span class="preprocessor">#define TSFLAG_FALSE_LANE_TYPE(X)       ((X) &lt;&lt; 7)  </span><span class="comment">// 2-bits</span></div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno"><a class="line" href="AArch64InstrInfo_8h.html#af7abfed88e18e1d45e98ffaf9da945be">  754</a></span><span class="preprocessor">#define TSFLAG_INSTR_FLAGS(X)           ((X) &lt;&lt; 9)  </span><span class="comment">// 2-bits</span></div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno"><a class="line" href="AArch64InstrInfo_8h.html#a6ac29d620592992de156f8d526e3b1ae">  755</a></span><span class="preprocessor">#define TSFLAG_SME_MATRIX_TYPE(X)       ((X) &lt;&lt; 11) </span><span class="comment">// 3-bits</span></div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno">  756</span><span class="comment">// }</span></div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno">  757</span> </div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno">  758</span><span class="keyword">namespace </span>AArch64 {</div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno">  759</span> </div>
<div class="foldopen" id="foldopen00760" data-start="{" data-end="};">
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64.html#a2a41a022b24374a579418d7d2476e6da">  760</a></span><span class="keyword">enum</span> <a class="code hl_enumeration" href="namespacellvm_1_1AArch64.html#a2a41a022b24374a579418d7d2476e6da">ElementSizeType</a> {</div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64.html#a2a41a022b24374a579418d7d2476e6daabba4d0fbf16c6ed6a4a264351f1441e8">  761</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64.html#a2a41a022b24374a579418d7d2476e6daabba4d0fbf16c6ed6a4a264351f1441e8">ElementSizeMask</a> = <a class="code hl_define" href="AArch64InstrInfo_8h.html#afdc269c742e7e39baabcbc2e110bb8da">TSFLAG_ELEMENT_SIZE_TYPE</a>(0x7),</div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64.html#a2a41a022b24374a579418d7d2476e6daa2bfd6e51621618cc84253fa9978daa0d">  762</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64.html#a2a41a022b24374a579418d7d2476e6daa2bfd6e51621618cc84253fa9978daa0d">ElementSizeNone</a> = <a class="code hl_define" href="AArch64InstrInfo_8h.html#afdc269c742e7e39baabcbc2e110bb8da">TSFLAG_ELEMENT_SIZE_TYPE</a>(0x0),</div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64.html#a2a41a022b24374a579418d7d2476e6daa86e49744f5bdd2e0dde6362eb361c36f">  763</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64.html#a2a41a022b24374a579418d7d2476e6daa86e49744f5bdd2e0dde6362eb361c36f">ElementSizeB</a>    = <a class="code hl_define" href="AArch64InstrInfo_8h.html#afdc269c742e7e39baabcbc2e110bb8da">TSFLAG_ELEMENT_SIZE_TYPE</a>(0x1),</div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64.html#a2a41a022b24374a579418d7d2476e6daa9c56a686c669bc5f183fe934b739fa7a">  764</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64.html#a2a41a022b24374a579418d7d2476e6daa9c56a686c669bc5f183fe934b739fa7a">ElementSizeH</a>    = <a class="code hl_define" href="AArch64InstrInfo_8h.html#afdc269c742e7e39baabcbc2e110bb8da">TSFLAG_ELEMENT_SIZE_TYPE</a>(0x2),</div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64.html#a2a41a022b24374a579418d7d2476e6daa6e4491d21c679ebbe32f408bd4a95384">  765</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64.html#a2a41a022b24374a579418d7d2476e6daa6e4491d21c679ebbe32f408bd4a95384">ElementSizeS</a>    = <a class="code hl_define" href="AArch64InstrInfo_8h.html#afdc269c742e7e39baabcbc2e110bb8da">TSFLAG_ELEMENT_SIZE_TYPE</a>(0x3),</div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64.html#a2a41a022b24374a579418d7d2476e6daa26a9036d8df05103ba023c211af2a2fd">  766</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64.html#a2a41a022b24374a579418d7d2476e6daa26a9036d8df05103ba023c211af2a2fd">ElementSizeD</a>    = <a class="code hl_define" href="AArch64InstrInfo_8h.html#afdc269c742e7e39baabcbc2e110bb8da">TSFLAG_ELEMENT_SIZE_TYPE</a>(0x4),</div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno">  767</span>};</div>
</div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno">  768</span> </div>
<div class="foldopen" id="foldopen00769" data-start="{" data-end="};">
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64.html#a9185ad5ca0c71ea4d0cf8baaf80415f3">  769</a></span><span class="keyword">enum</span> <a class="code hl_enumeration" href="namespacellvm_1_1AArch64.html#a9185ad5ca0c71ea4d0cf8baaf80415f3">DestructiveInstType</a> {</div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64.html#a9185ad5ca0c71ea4d0cf8baaf80415f3a5d4b2d85cc2cd3a994c3a731eae4ff70">  770</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64.html#a9185ad5ca0c71ea4d0cf8baaf80415f3a5d4b2d85cc2cd3a994c3a731eae4ff70">DestructiveInstTypeMask</a>       = <a class="code hl_define" href="AArch64InstrInfo_8h.html#a3287cf6d372c025dfa662057a353dbe7">TSFLAG_DESTRUCTIVE_INST_TYPE</a>(0xf),</div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64.html#a9185ad5ca0c71ea4d0cf8baaf80415f3ada7a732b37b8e29a5113758fbf312d4e">  771</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64.html#a9185ad5ca0c71ea4d0cf8baaf80415f3ada7a732b37b8e29a5113758fbf312d4e">NotDestructive</a>                = <a class="code hl_define" href="AArch64InstrInfo_8h.html#a3287cf6d372c025dfa662057a353dbe7">TSFLAG_DESTRUCTIVE_INST_TYPE</a>(0x0),</div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64.html#a9185ad5ca0c71ea4d0cf8baaf80415f3a063c677656d8ba54d5960a332b7127f2">  772</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64.html#a9185ad5ca0c71ea4d0cf8baaf80415f3a063c677656d8ba54d5960a332b7127f2">DestructiveOther</a>              = <a class="code hl_define" href="AArch64InstrInfo_8h.html#a3287cf6d372c025dfa662057a353dbe7">TSFLAG_DESTRUCTIVE_INST_TYPE</a>(0x1),</div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64.html#a9185ad5ca0c71ea4d0cf8baaf80415f3a5d06cb3e2d54e1ceadb295cf61c127ec">  773</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64.html#a9185ad5ca0c71ea4d0cf8baaf80415f3a5d06cb3e2d54e1ceadb295cf61c127ec">DestructiveUnary</a>              = <a class="code hl_define" href="AArch64InstrInfo_8h.html#a3287cf6d372c025dfa662057a353dbe7">TSFLAG_DESTRUCTIVE_INST_TYPE</a>(0x2),</div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64.html#a9185ad5ca0c71ea4d0cf8baaf80415f3a608a22b649a4064f9069daa0d3c94224">  774</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64.html#a9185ad5ca0c71ea4d0cf8baaf80415f3a608a22b649a4064f9069daa0d3c94224">DestructiveBinaryImm</a>          = <a class="code hl_define" href="AArch64InstrInfo_8h.html#a3287cf6d372c025dfa662057a353dbe7">TSFLAG_DESTRUCTIVE_INST_TYPE</a>(0x3),</div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64.html#a9185ad5ca0c71ea4d0cf8baaf80415f3a312eeb238c2ad5ab45e23b277da66655">  775</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64.html#a9185ad5ca0c71ea4d0cf8baaf80415f3a312eeb238c2ad5ab45e23b277da66655">DestructiveBinaryShImmUnpred</a>  = <a class="code hl_define" href="AArch64InstrInfo_8h.html#a3287cf6d372c025dfa662057a353dbe7">TSFLAG_DESTRUCTIVE_INST_TYPE</a>(0x4),</div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64.html#a9185ad5ca0c71ea4d0cf8baaf80415f3a9949c4c0d4c07b3b489ccbb1a9703deb">  776</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64.html#a9185ad5ca0c71ea4d0cf8baaf80415f3a9949c4c0d4c07b3b489ccbb1a9703deb">DestructiveBinary</a>             = <a class="code hl_define" href="AArch64InstrInfo_8h.html#a3287cf6d372c025dfa662057a353dbe7">TSFLAG_DESTRUCTIVE_INST_TYPE</a>(0x5),</div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64.html#a9185ad5ca0c71ea4d0cf8baaf80415f3ab9d09a98448a81fe45e62295fbd5b5f7">  777</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64.html#a9185ad5ca0c71ea4d0cf8baaf80415f3ab9d09a98448a81fe45e62295fbd5b5f7">DestructiveBinaryComm</a>         = <a class="code hl_define" href="AArch64InstrInfo_8h.html#a3287cf6d372c025dfa662057a353dbe7">TSFLAG_DESTRUCTIVE_INST_TYPE</a>(0x6),</div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64.html#a9185ad5ca0c71ea4d0cf8baaf80415f3ae895a7ece5dad8d4828eea671fd45c1f">  778</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64.html#a9185ad5ca0c71ea4d0cf8baaf80415f3ae895a7ece5dad8d4828eea671fd45c1f">DestructiveBinaryCommWithRev</a>  = <a class="code hl_define" href="AArch64InstrInfo_8h.html#a3287cf6d372c025dfa662057a353dbe7">TSFLAG_DESTRUCTIVE_INST_TYPE</a>(0x7),</div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64.html#a9185ad5ca0c71ea4d0cf8baaf80415f3ac8f7708d93adc55bcd69c2523a610d1f">  779</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64.html#a9185ad5ca0c71ea4d0cf8baaf80415f3ac8f7708d93adc55bcd69c2523a610d1f">DestructiveTernaryCommWithRev</a> = <a class="code hl_define" href="AArch64InstrInfo_8h.html#a3287cf6d372c025dfa662057a353dbe7">TSFLAG_DESTRUCTIVE_INST_TYPE</a>(0x8),</div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64.html#a9185ad5ca0c71ea4d0cf8baaf80415f3ab2eca05a8b114785c6c9be6be67a9988">  780</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64.html#a9185ad5ca0c71ea4d0cf8baaf80415f3ab2eca05a8b114785c6c9be6be67a9988">DestructiveUnaryPassthru</a>      = <a class="code hl_define" href="AArch64InstrInfo_8h.html#a3287cf6d372c025dfa662057a353dbe7">TSFLAG_DESTRUCTIVE_INST_TYPE</a>(0x9),</div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno">  781</span>};</div>
</div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno">  782</span> </div>
<div class="foldopen" id="foldopen00783" data-start="{" data-end="};">
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64.html#a0c2254380bc875ff7a0c0631c45a05a1">  783</a></span><span class="keyword">enum</span> <a class="code hl_enumeration" href="namespacellvm_1_1AArch64.html#a0c2254380bc875ff7a0c0631c45a05a1">FalseLaneType</a> {</div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64.html#a0c2254380bc875ff7a0c0631c45a05a1a9f0d21044a64e7e86fc6166d6e8f2766">  784</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64.html#a0c2254380bc875ff7a0c0631c45a05a1a9f0d21044a64e7e86fc6166d6e8f2766">FalseLanesMask</a>  = <a class="code hl_define" href="AArch64InstrInfo_8h.html#ac8eb75ab10dd8c899fd76221bec7cf48">TSFLAG_FALSE_LANE_TYPE</a>(0x3),</div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64.html#a0c2254380bc875ff7a0c0631c45a05a1a8802372ecac79ca18a5dcda12b70f48c">  785</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64.html#a0c2254380bc875ff7a0c0631c45a05a1a8802372ecac79ca18a5dcda12b70f48c">FalseLanesZero</a>  = <a class="code hl_define" href="AArch64InstrInfo_8h.html#ac8eb75ab10dd8c899fd76221bec7cf48">TSFLAG_FALSE_LANE_TYPE</a>(0x1),</div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64.html#a0c2254380bc875ff7a0c0631c45a05a1aab2740986b96806d2a1f0dc5e7d3261e">  786</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64.html#a0c2254380bc875ff7a0c0631c45a05a1aab2740986b96806d2a1f0dc5e7d3261e">FalseLanesUndef</a> = <a class="code hl_define" href="AArch64InstrInfo_8h.html#ac8eb75ab10dd8c899fd76221bec7cf48">TSFLAG_FALSE_LANE_TYPE</a>(0x2),</div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno">  787</span>};</div>
</div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno">  788</span> </div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno">  789</span><span class="comment">// NOTE: This is a bit field.</span></div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64.html#a55a90256e857e185aeaac9aabf606133">  790</a></span><span class="keyword">static</span> <span class="keyword">const</span> <a class="code hl_class" href="classuint64__t.html">uint64_t</a> <a class="code hl_variable" href="namespacellvm_1_1AArch64.html#a55a90256e857e185aeaac9aabf606133">InstrFlagIsWhile</a>     = <a class="code hl_define" href="AArch64InstrInfo_8h.html#af7abfed88e18e1d45e98ffaf9da945be">TSFLAG_INSTR_FLAGS</a>(0x1);</div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64.html#a6d80df9ebba012ae0264f1a6bfefb887">  791</a></span><span class="keyword">static</span> <span class="keyword">const</span> <a class="code hl_class" href="classuint64__t.html">uint64_t</a> <a class="code hl_variable" href="namespacellvm_1_1AArch64.html#a6d80df9ebba012ae0264f1a6bfefb887">InstrFlagIsPTestLike</a> = <a class="code hl_define" href="AArch64InstrInfo_8h.html#af7abfed88e18e1d45e98ffaf9da945be">TSFLAG_INSTR_FLAGS</a>(0x2);</div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno">  792</span> </div>
<div class="foldopen" id="foldopen00793" data-start="{" data-end="};">
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64.html#aa0d273e9581758beab0f2fae0f04c34c">  793</a></span><span class="keyword">enum</span> <a class="code hl_enumeration" href="namespacellvm_1_1AArch64.html#aa0d273e9581758beab0f2fae0f04c34c">SMEMatrixType</a> {</div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64.html#aa0d273e9581758beab0f2fae0f04c34caf68cf94f58139b71c80a13c6d21e43c1">  794</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64.html#aa0d273e9581758beab0f2fae0f04c34caf68cf94f58139b71c80a13c6d21e43c1">SMEMatrixTypeMask</a> = <a class="code hl_define" href="AArch64InstrInfo_8h.html#a6ac29d620592992de156f8d526e3b1ae">TSFLAG_SME_MATRIX_TYPE</a>(0x7),</div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64.html#aa0d273e9581758beab0f2fae0f04c34ca526a486a03afccf263db35c9787ab1b7">  795</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64.html#aa0d273e9581758beab0f2fae0f04c34ca526a486a03afccf263db35c9787ab1b7">SMEMatrixNone</a>     = <a class="code hl_define" href="AArch64InstrInfo_8h.html#a6ac29d620592992de156f8d526e3b1ae">TSFLAG_SME_MATRIX_TYPE</a>(0x0),</div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64.html#aa0d273e9581758beab0f2fae0f04c34ca26cc0741b10bb30bdc3ecfbe57a00bb4">  796</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64.html#aa0d273e9581758beab0f2fae0f04c34ca26cc0741b10bb30bdc3ecfbe57a00bb4">SMEMatrixTileB</a>    = <a class="code hl_define" href="AArch64InstrInfo_8h.html#a6ac29d620592992de156f8d526e3b1ae">TSFLAG_SME_MATRIX_TYPE</a>(0x1),</div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64.html#aa0d273e9581758beab0f2fae0f04c34cad7cdfa4c052e2d822501a828a121ebed">  797</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64.html#aa0d273e9581758beab0f2fae0f04c34cad7cdfa4c052e2d822501a828a121ebed">SMEMatrixTileH</a>    = <a class="code hl_define" href="AArch64InstrInfo_8h.html#a6ac29d620592992de156f8d526e3b1ae">TSFLAG_SME_MATRIX_TYPE</a>(0x2),</div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64.html#aa0d273e9581758beab0f2fae0f04c34ca8c396337dc8d5ade1c935d04c45f3610">  798</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64.html#aa0d273e9581758beab0f2fae0f04c34ca8c396337dc8d5ade1c935d04c45f3610">SMEMatrixTileS</a>    = <a class="code hl_define" href="AArch64InstrInfo_8h.html#a6ac29d620592992de156f8d526e3b1ae">TSFLAG_SME_MATRIX_TYPE</a>(0x3),</div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64.html#aa0d273e9581758beab0f2fae0f04c34ca20d3d584b9dfef1378e9cbe2850c9cff">  799</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64.html#aa0d273e9581758beab0f2fae0f04c34ca20d3d584b9dfef1378e9cbe2850c9cff">SMEMatrixTileD</a>    = <a class="code hl_define" href="AArch64InstrInfo_8h.html#a6ac29d620592992de156f8d526e3b1ae">TSFLAG_SME_MATRIX_TYPE</a>(0x4),</div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64.html#aa0d273e9581758beab0f2fae0f04c34ca536b8a43821c271ac2ac93c470fcae37">  800</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64.html#aa0d273e9581758beab0f2fae0f04c34ca536b8a43821c271ac2ac93c470fcae37">SMEMatrixTileQ</a>    = <a class="code hl_define" href="AArch64InstrInfo_8h.html#a6ac29d620592992de156f8d526e3b1ae">TSFLAG_SME_MATRIX_TYPE</a>(0x5),</div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64.html#aa0d273e9581758beab0f2fae0f04c34ca7880d5bd9d368e1478d58c8ba6c2c0cd">  801</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64.html#aa0d273e9581758beab0f2fae0f04c34ca7880d5bd9d368e1478d58c8ba6c2c0cd">SMEMatrixArray</a>    = <a class="code hl_define" href="AArch64InstrInfo_8h.html#a6ac29d620592992de156f8d526e3b1ae">TSFLAG_SME_MATRIX_TYPE</a>(0x6),</div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno">  802</span>};</div>
</div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno">  803</span> </div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno">  804</span><span class="preprocessor">#undef TSFLAG_ELEMENT_SIZE_TYPE</span></div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno">  805</span><span class="preprocessor">#undef TSFLAG_DESTRUCTIVE_INST_TYPE</span></div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno">  806</span><span class="preprocessor">#undef TSFLAG_FALSE_LANE_TYPE</span></div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno">  807</span><span class="preprocessor">#undef TSFLAG_INSTR_FLAGS</span></div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno">  808</span><span class="preprocessor">#undef TSFLAG_SME_MATRIX_TYPE</span></div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno">  809</span> </div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64.html#adf45e97d6e46b991fa7604fcfd62bac2">  810</a></span><span class="keywordtype">int</span> <a class="code hl_function" href="namespacellvm_1_1AArch64.html#adf45e97d6e46b991fa7604fcfd62bac2">getSVEPseudoMap</a>(<a class="code hl_class" href="classuint16__t.html">uint16_t</a> Opcode);</div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64.html#a0be8ef5cd466708d68f127d3e2e156ae">  811</a></span><span class="keywordtype">int</span> <a class="code hl_function" href="namespacellvm_1_1AArch64.html#a0be8ef5cd466708d68f127d3e2e156ae">getSVERevInstr</a>(<a class="code hl_class" href="classuint16__t.html">uint16_t</a> Opcode);</div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64.html#af70553c20e5491cad4fad3ce00af56fc">  812</a></span><span class="keywordtype">int</span> <a class="code hl_function" href="namespacellvm_1_1AArch64.html#af70553c20e5491cad4fad3ce00af56fc">getSVENonRevInstr</a>(<a class="code hl_class" href="classuint16__t.html">uint16_t</a> Opcode);</div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno">  813</span> </div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64.html#a0ffbe496b7d5843d2beb9b4054b080da">  814</a></span><span class="keywordtype">int</span> <a class="code hl_function" href="namespacellvm_1_1AArch64.html#a0ffbe496b7d5843d2beb9b4054b080da">getSMEPseudoMap</a>(<a class="code hl_class" href="classuint16__t.html">uint16_t</a> Opcode);</div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno">  815</span>}</div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno">  816</span> </div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno">  817</span>} <span class="comment">// end namespace llvm</span></div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno">  818</span> </div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno">  819</span><span class="preprocessor">#endif</span></div>
<div class="ttc" id="aAArch64AdvSIMDScalarPass_8cpp_html_aacd2ab195054a3e6a74bfbb9d5d571c8"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div><div class="ttdeci">unsigned const MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">AArch64AdvSIMDScalarPass.cpp:105</a></div></div>
<div class="ttc" id="aAArch64ExpandPseudoInsts_8cpp_html_a6cf2f8996b1e9aaf2d7a435aaa62382f"><div class="ttname"><a href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a></div><div class="ttdeci">MachineInstrBuilder &amp; UseMI</div><div class="ttdef"><b>Definition</b> <a href="AArch64ExpandPseudoInsts_8cpp_source.html#l00110">AArch64ExpandPseudoInsts.cpp:110</a></div></div>
<div class="ttc" id="aAArch64ExpandPseudoInsts_8cpp_html_ad3ece0ac2421637044624c9b01c42466"><div class="ttname"><a href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a></div><div class="ttdeci">MachineInstrBuilder MachineInstrBuilder &amp; DefMI</div><div class="ttdef"><b>Definition</b> <a href="AArch64ExpandPseudoInsts_8cpp_source.html#l00111">AArch64ExpandPseudoInsts.cpp:111</a></div></div>
<div class="ttc" id="aAArch64InstrInfo_8h_html_a3287cf6d372c025dfa662057a353dbe7"><div class="ttname"><a href="AArch64InstrInfo_8h.html#a3287cf6d372c025dfa662057a353dbe7">TSFLAG_DESTRUCTIVE_INST_TYPE</a></div><div class="ttdeci">#define TSFLAG_DESTRUCTIVE_INST_TYPE(X)</div><div class="ttdef"><b>Definition</b> <a href="#l00752">AArch64InstrInfo.h:752</a></div></div>
<div class="ttc" id="aAArch64InstrInfo_8h_html_a6ac29d620592992de156f8d526e3b1ae"><div class="ttname"><a href="AArch64InstrInfo_8h.html#a6ac29d620592992de156f8d526e3b1ae">TSFLAG_SME_MATRIX_TYPE</a></div><div class="ttdeci">#define TSFLAG_SME_MATRIX_TYPE(X)</div><div class="ttdef"><b>Definition</b> <a href="#l00755">AArch64InstrInfo.h:755</a></div></div>
<div class="ttc" id="aAArch64InstrInfo_8h_html_ac8eb75ab10dd8c899fd76221bec7cf48"><div class="ttname"><a href="AArch64InstrInfo_8h.html#ac8eb75ab10dd8c899fd76221bec7cf48">TSFLAG_FALSE_LANE_TYPE</a></div><div class="ttdeci">#define TSFLAG_FALSE_LANE_TYPE(X)</div><div class="ttdef"><b>Definition</b> <a href="#l00753">AArch64InstrInfo.h:753</a></div></div>
<div class="ttc" id="aAArch64InstrInfo_8h_html_af7abfed88e18e1d45e98ffaf9da945be"><div class="ttname"><a href="AArch64InstrInfo_8h.html#af7abfed88e18e1d45e98ffaf9da945be">TSFLAG_INSTR_FLAGS</a></div><div class="ttdeci">#define TSFLAG_INSTR_FLAGS(X)</div><div class="ttdef"><b>Definition</b> <a href="#l00754">AArch64InstrInfo.h:754</a></div></div>
<div class="ttc" id="aAArch64InstrInfo_8h_html_afdc269c742e7e39baabcbc2e110bb8da"><div class="ttname"><a href="AArch64InstrInfo_8h.html#afdc269c742e7e39baabcbc2e110bb8da">TSFLAG_ELEMENT_SIZE_TYPE</a></div><div class="ttdeci">#define TSFLAG_ELEMENT_SIZE_TYPE(X)</div><div class="ttdef"><b>Definition</b> <a href="#l00751">AArch64InstrInfo.h:751</a></div></div>
<div class="ttc" id="aAArch64RegisterInfo_8h_html"><div class="ttname"><a href="AArch64RegisterInfo_8h.html">AArch64RegisterInfo.h</a></div></div>
<div class="ttc" id="aAArch64_8h_html"><div class="ttname"><a href="AArch64_8h.html">AArch64.h</a></div></div>
<div class="ttc" id="aARMSLSHardening_8cpp_html_a5958512eae2979bd2eb383977996a600"><div class="ttname"><a href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a></div><div class="ttdeci">MachineBasicBlock &amp; MBB</div><div class="ttdef"><b>Definition</b> <a href="ARMSLSHardening_8cpp_source.html#l00071">ARMSLSHardening.cpp:71</a></div></div>
<div class="ttc" id="aARMSLSHardening_8cpp_html_ad467c4ab9119043f9b7750ab986be61a"><div class="ttname"><a href="ARMSLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a></div><div class="ttdeci">MachineBasicBlock MachineBasicBlock::iterator DebugLoc DL</div><div class="ttdef"><b>Definition</b> <a href="ARMSLSHardening_8cpp_source.html#l00073">ARMSLSHardening.cpp:73</a></div></div>
<div class="ttc" id="aARMSLSHardening_8cpp_html_ad5f691fdc1a09aaf6df5fef958b35a3d"><div class="ttname"><a href="ARMSLSHardening_8cpp.html#ad5f691fdc1a09aaf6df5fef958b35a3d">MBBI</a></div><div class="ttdeci">MachineBasicBlock MachineBasicBlock::iterator MBBI</div><div class="ttdef"><b>Definition</b> <a href="ARMSLSHardening_8cpp_source.html#l00072">ARMSLSHardening.cpp:72</a></div></div>
<div class="ttc" id="aHexagonCopyToCombine_8cpp_html_a1d40004718218dbdf06b496766299101"><div class="ttname"><a href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a></div><div class="ttdeci">const HexagonInstrInfo * TII</div><div class="ttdef"><b>Definition</b> <a href="HexagonCopyToCombine_8cpp_source.html#l00125">HexagonCopyToCombine.cpp:125</a></div></div>
<div class="ttc" id="aIRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition</b> <a href="IRTranslator_8cpp_source.html#l00113">IRTranslator.cpp:113</a></div></div>
<div class="ttc" id="aMD5_8cpp_html_a96d73bbd7af15cb1fc38c3f4a3bd82e9"><div class="ttname"><a href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a></div><div class="ttdeci">#define F(x, y, z)</div><div class="ttdef"><b>Definition</b> <a href="MD5_8cpp_source.html#l00055">MD5.cpp:55</a></div></div>
<div class="ttc" id="aMD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition</b> <a href="MD5_8cpp_source.html#l00058">MD5.cpp:58</a></div></div>
<div class="ttc" id="aMachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition</b> <a href="MachineSink_8cpp_source.html#l01928">MachineSink.cpp:1928</a></div></div>
<div class="ttc" id="aMem2Reg_8cpp_html_a6fde3eb6ca09ddf2fd76432176d817bb"><div class="ttname"><a href="Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a></div><div class="ttdeci">Promote Memory to Register</div><div class="ttdef"><b>Definition</b> <a href="Mem2Reg_8cpp_source.html#l00110">Mem2Reg.cpp:110</a></div></div>
<div class="ttc" id="aRISCVRedundantCopyElimination_8cpp_html_a1441f79530bc7f3a89118bb8067eac69"><div class="ttname"><a href="RISCVRedundantCopyElimination_8cpp.html#a1441f79530bc7f3a89118bb8067eac69">TBB</a></div><div class="ttdeci">const SmallVectorImpl&lt; MachineOperand &gt; MachineBasicBlock * TBB</div><div class="ttdef"><b>Definition</b> <a href="RISCVRedundantCopyElimination_8cpp_source.html#l00076">RISCVRedundantCopyElimination.cpp:76</a></div></div>
<div class="ttc" id="aRISCVRedundantCopyElimination_8cpp_html_a193847098793cdbab306803186676899"><div class="ttname"><a href="RISCVRedundantCopyElimination_8cpp.html#a193847098793cdbab306803186676899">Cond</a></div><div class="ttdeci">const SmallVectorImpl&lt; MachineOperand &gt; &amp; Cond</div><div class="ttdef"><b>Definition</b> <a href="RISCVRedundantCopyElimination_8cpp_source.html#l00075">RISCVRedundantCopyElimination.cpp:75</a></div></div>
<div class="ttc" id="aTargetInstrInfo_8h_html"><div class="ttname"><a href="TargetInstrInfo_8h.html">TargetInstrInfo.h</a></div></div>
<div class="ttc" id="aTypeSize_8h_html"><div class="ttname"><a href="TypeSize_8h.html">TypeSize.h</a></div></div>
<div class="ttc" id="aclassAArch64GenInstrInfo_html"><div class="ttname"><a href="classAArch64GenInstrInfo.html">AArch64GenInstrInfo</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></div><div class="ttdef"><b>Definition</b> <a href="#l00176">AArch64InstrInfo.h:176</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a020578d7732a8ec4ec8baf887d95c502"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a020578d7732a8ec4ec8baf887d95c502">llvm::AArch64InstrInfo::isHForm</a></div><div class="ttdeci">static bool isHForm(const MachineInstr &amp;MI)</div><div class="ttdoc">Returns whether the instruction is in H form (16 bit operands)</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l04137">AArch64InstrInfo.cpp:4137</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a029c7ad54d8731492ed559aa860e3395"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a029c7ad54d8731492ed559aa860e3395">llvm::AArch64InstrInfo::insertSelect</a></div><div class="ttdeci">void insertSelect(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, const DebugLoc &amp;DL, Register DstReg, ArrayRef&lt; MachineOperand &gt; Cond, Register TrueReg, Register FalseReg) const override</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l00751">AArch64InstrInfo.cpp:751</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a0629dcc604a715cec2e2eb41896df3e1"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a0629dcc604a715cec2e2eb41896df3e1">llvm::AArch64InstrInfo::hasBTISemantics</a></div><div class="ttdeci">static bool hasBTISemantics(const MachineInstr &amp;MI)</div><div class="ttdoc">Returns whether the instruction can be compatible with non-zero BTYPE.</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l04165">AArch64InstrInfo.cpp:4165</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a0650a7436e6924414e9d28b7b7cbfd66"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a0650a7436e6924414e9d28b7b7cbfd66">llvm::AArch64InstrInfo::isQForm</a></div><div class="ttdeci">static bool isQForm(const MachineInstr &amp;MI)</div><div class="ttdoc">Returns whether the instruction is in Q form (128 bit operands)</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l04151">AArch64InstrInfo.cpp:4151</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a08a16d97f309936fcfd4c2dbb74b5050"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a08a16d97f309936fcfd4c2dbb74b5050">llvm::AArch64InstrInfo::getMemOpInfo</a></div><div class="ttdeci">static bool getMemOpInfo(unsigned Opcode, TypeSize &amp;Scale, TypeSize &amp;Width, int64_t &amp;MinOffset, int64_t &amp;MaxOffset)</div><div class="ttdoc">Returns true if opcode Opc is a memory operation.</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l03546">AArch64InstrInfo.cpp:3546</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a0b4cc9aee6e5aaf329ecd8e3856833e8"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a0b4cc9aee6e5aaf329ecd8e3856833e8">llvm::AArch64InstrInfo::isTailCallReturnInst</a></div><div class="ttdeci">static bool isTailCallReturnInst(const MachineInstr &amp;MI)</div><div class="ttdoc">Returns true if MI is one of the TCRETURN* instructions.</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l02519">AArch64InstrInfo.cpp:2519</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a0f025e2cec1b7eb026b572b2d12800fd"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a0f025e2cec1b7eb026b572b2d12800fd">llvm::AArch64InstrInfo::isFPRCopy</a></div><div class="ttdeci">static bool isFPRCopy(const MachineInstr &amp;MI)</div><div class="ttdoc">Does this instruction rename an FPR without modifying bits?</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l02191">AArch64InstrInfo.cpp:2191</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a10b62cdcfa9a6e59de1c621f7aae8747"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a10b62cdcfa9a6e59de1c621f7aae8747">llvm::AArch64InstrInfo::emitLdStWithAddr</a></div><div class="ttdeci">MachineInstr * emitLdStWithAddr(MachineInstr &amp;MemI, const ExtAddrMode &amp;AM) const override</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l03413">AArch64InstrInfo.cpp:3413</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a117c27122f686eca6691089a9aecbc21"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a117c27122f686eca6691089a9aecbc21">llvm::AArch64InstrInfo::isCopyInstrImpl</a></div><div class="ttdeci">std::optional&lt; DestSourcePair &gt; isCopyInstrImpl(const MachineInstr &amp;MI) const override</div><div class="ttdoc">If the specific machine instruction is an instruction that moves/copies value from one register to an...</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l09286">AArch64InstrInfo.cpp:9286</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a11e0c0c1465e563be81d564f2ba60abb"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a11e0c0c1465e563be81d564f2ba60abb">llvm::AArch64InstrInfo::getMemScale</a></div><div class="ttdeci">static int getMemScale(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition</b> <a href="#l00232">AArch64InstrInfo.h:232</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a15b71869ae17ba55cfb477020eaadc19"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a15b71869ae17ba55cfb477020eaadc19">llvm::AArch64InstrInfo::getBranchDestBlock</a></div><div class="ttdeci">MachineBasicBlock * getBranchDestBlock(const MachineInstr &amp;MI) const override</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l00240">AArch64InstrInfo.cpp:240</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a1990769eead413855ac08a24140f3175"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a1990769eead413855ac08a24140f3175">llvm::AArch64InstrInfo::isSubregFoldable</a></div><div class="ttdeci">bool isSubregFoldable() const override</div><div class="ttdef"><b>Definition</b> <a href="#l00358">AArch64InstrInfo.h:358</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a1bf38b3bbe867377cde6e530a0256b29"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a1bf38b3bbe867377cde6e530a0256b29">llvm::AArch64InstrInfo::getInstSizeInBytes</a></div><div class="ttdeci">unsigned getInstSizeInBytes(const MachineInstr &amp;MI) const override</div><div class="ttdoc">GetInstSize - Return the number of bytes of code the specified instruction may be.</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l00089">AArch64InstrInfo.cpp:89</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a23fc03605ab508eb40a5fb968a78e139"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a23fc03605ab508eb40a5fb968a78e139">llvm::AArch64InstrInfo::areMemAccessesTriviallyDisjoint</a></div><div class="ttdeci">bool areMemAccessesTriviallyDisjoint(const MachineInstr &amp;MIa, const MachineInstr &amp;MIb) const override</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l01101">AArch64InstrInfo.cpp:1101</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a298be1031f30bb6d33dda81a8fc572fc"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a298be1031f30bb6d33dda81a8fc572fc">llvm::AArch64InstrInfo::copyPhysReg</a></div><div class="ttdeci">void copyPhysReg(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator I, const DebugLoc &amp;DL, MCRegister DestReg, MCRegister SrcReg, bool KillSrc) const override</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l04451">AArch64InstrInfo.cpp:4451</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a2a037132ef2f33daa0522efe92a983ed"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a2a037132ef2f33daa0522efe92a983ed">llvm::AArch64InstrInfo::isGPRCopy</a></div><div class="ttdeci">static bool isGPRCopy(const MachineInstr &amp;MI)</div><div class="ttdoc">Does this instruction rename a GPR without modifying bits?</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l02161">AArch64InstrInfo.cpp:2161</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a2aa16f9d03ff7a4744cc7b83b4c39ec4"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a2aa16f9d03ff7a4744cc7b83b4c39ec4">llvm::AArch64InstrInfo::convertToFlagSettingOpc</a></div><div class="ttdeci">static unsigned convertToFlagSettingOpc(unsigned Opc)</div><div class="ttdoc">Return the opcode that set flags when possible.</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l02537">AArch64InstrInfo.cpp:2537</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a2d997a80040d5eea603cf8ca302c2dbc"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a2d997a80040d5eea603cf8ca302c2dbc">llvm::AArch64InstrInfo::isBranchOffsetInRange</a></div><div class="ttdeci">bool isBranchOffsetInRange(unsigned BranchOpc, int64_t BrOffset) const override</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l00231">AArch64InstrInfo.cpp:231</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a2fe077e55074778fb173f0f5cc8f5ca2"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a2fe077e55074778fb173f0f5cc8f5ca2">llvm::AArch64InstrInfo::canInsertSelect</a></div><div class="ttdeci">bool canInsertSelect(const MachineBasicBlock &amp;, ArrayRef&lt; MachineOperand &gt; Cond, Register, Register, Register, int &amp;, int &amp;, int &amp;) const override</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l00702">AArch64InstrInfo.cpp:702</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a3111bf1fd6e9282ec7a9b14b3a3cae3e"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a3111bf1fd6e9282ec7a9b14b3a3cae3e">llvm::AArch64InstrInfo::getLdStOffsetOp</a></div><div class="ttdeci">static const MachineOperand &amp; getLdStOffsetOp(const MachineInstr &amp;MI)</div><div class="ttdoc">Returns the immediate offset operator of a load/store.</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l04122">AArch64InstrInfo.cpp:4122</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a3477f1dd30b1caa79a5216523b50ce8c"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a3477f1dd30b1caa79a5216523b50ce8c">llvm::AArch64InstrInfo::isCoalescableExtInstr</a></div><div class="ttdeci">bool isCoalescableExtInstr(const MachineInstr &amp;MI, Register &amp;SrcReg, Register &amp;DstReg, unsigned &amp;SubIdx) const override</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l01081">AArch64InstrInfo.cpp:1081</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a3ed4919d637d0c25ecee9f7bd16f11b2"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a3ed4919d637d0c25ecee9f7bd16f11b2">llvm::AArch64InstrInfo::getUnscaledLdSt</a></div><div class="ttdeci">static std::optional&lt; unsigned &gt; getUnscaledLdSt(unsigned Opc)</div><div class="ttdoc">Returns the unscaled load/store for the scaled load/store opcode, if there is a corresponding unscale...</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l02314">AArch64InstrInfo.cpp:2314</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a402d07e412b1466bf04c19cfde24de49"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a402d07e412b1466bf04c19cfde24de49">llvm::AArch64InstrInfo::hasUnscaledLdStOffset</a></div><div class="ttdeci">static bool hasUnscaledLdStOffset(unsigned Opc)</div><div class="ttdoc">Return true if it has an unscaled load/store offset.</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l02278">AArch64InstrInfo.cpp:2278</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a43d75eef1ce19e91ce70d4b964b1bf42"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a43d75eef1ce19e91ce70d4b964b1bf42">llvm::AArch64InstrInfo::hasUnscaledLdStOffset</a></div><div class="ttdeci">static bool hasUnscaledLdStOffset(MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition</b> <a href="#l00222">AArch64InstrInfo.h:222</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a482f66b2913dcfcc84a4cfeafc83e304"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a482f66b2913dcfcc84a4cfeafc83e304">llvm::AArch64InstrInfo::isPreLdSt</a></div><div class="ttdeci">static bool isPreLdSt(const MachineInstr &amp;MI)</div><div class="ttdoc">Returns whether the instruction is a pre-indexed load/store.</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l04090">AArch64InstrInfo.cpp:4090</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a4d52ee98b63ac121fc09f1a5b04358ed"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a4d52ee98b63ac121fc09f1a5b04358ed">llvm::AArch64InstrInfo::getAddrModeFromMemoryOp</a></div><div class="ttdeci">std::optional&lt; ExtAddrMode &gt; getAddrModeFromMemoryOp(const MachineInstr &amp;MemI, const TargetRegisterInfo *TRI) const override</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l02719">AArch64InstrInfo.cpp:2719</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a512855a97cf9032c007ca232000a81ba"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a512855a97cf9032c007ca232000a81ba">llvm::AArch64InstrInfo::getMemOperandsWithOffsetWidth</a></div><div class="ttdeci">bool getMemOperandsWithOffsetWidth(const MachineInstr &amp;MI, SmallVectorImpl&lt; const MachineOperand * &gt; &amp;BaseOps, int64_t &amp;Offset, bool &amp;OffsetIsScalable, LocationSize &amp;Width, const TargetRegisterInfo *TRI) const override</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l02699">AArch64InstrInfo.cpp:2699</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a51f54f2b0fd916f4c01b600905180782"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a51f54f2b0fd916f4c01b600905180782">llvm::AArch64InstrInfo::analyzeBranchPredicate</a></div><div class="ttdeci">bool analyzeBranchPredicate(MachineBasicBlock &amp;MBB, MachineBranchPredicate &amp;MBP, bool AllowModify) const override</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l00449">AArch64InstrInfo.cpp:449</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a538e94fb7d7a71910f3cbb5cd97aae0c"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a538e94fb7d7a71910f3cbb5cd97aae0c">llvm::AArch64InstrInfo::insertIndirectBranch</a></div><div class="ttdeci">void insertIndirectBranch(MachineBasicBlock &amp;MBB, MachineBasicBlock &amp;NewDestBB, MachineBasicBlock &amp;RestoreBB, const DebugLoc &amp;DL, int64_t BrOffset, RegScavenger *RS) const override</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l00260">AArch64InstrInfo.cpp:260</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a5c41685529bfa4394f6b8f15207809c1"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a5c41685529bfa4394f6b8f15207809c1">llvm::AArch64InstrInfo::isPairableLdStInst</a></div><div class="ttdeci">static bool isPairableLdStInst(const MachineInstr &amp;MI)</div><div class="ttdoc">Return true if pairing the given load or store may be paired with another.</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l02476">AArch64InstrInfo.cpp:2476</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a616fc69908b11c1c62addae537191ad4"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a616fc69908b11c1c62addae537191ad4">llvm::AArch64InstrInfo::getRegisterInfo</a></div><div class="ttdeci">const AArch64RegisterInfo &amp; getRegisterInfo() const</div><div class="ttdoc">getRegisterInfo - TargetInstrInfo is a superset of MRegister info.</div><div class="ttdef"><b>Definition</b> <a href="#l00186">AArch64InstrInfo.h:186</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a61af0a6c92c6e41f81dcead5ef46a4a7"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a61af0a6c92c6e41f81dcead5ef46a4a7">llvm::AArch64InstrInfo::isPreSt</a></div><div class="ttdeci">static bool isPreSt(const MachineInstr &amp;MI)</div><div class="ttdoc">Returns whether the instruction is a pre-indexed store.</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l04077">AArch64InstrInfo.cpp:4077</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a64505b70265bcadc4993631d532a5fd5"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a64505b70265bcadc4993631d532a5fd5">llvm::AArch64InstrInfo::foldMemoryOperandImpl</a></div><div class="ttdeci">MachineInstr * foldMemoryOperandImpl(MachineFunction &amp;MF, MachineInstr &amp;MI, ArrayRef&lt; unsigned &gt; Ops, MachineBasicBlock::iterator InsertPt, int FrameIndex, LiveIntervals *LIS=nullptr, VirtRegMap *VRM=nullptr) const override</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l05507">AArch64InstrInfo.cpp:5507</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a67adde1f2510be0a20eaf7ecce8954fa"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a67adde1f2510be0a20eaf7ecce8954fa">llvm::AArch64InstrInfo::insertNoop</a></div><div class="ttdeci">void insertNoop(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI) const override</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l05801">AArch64InstrInfo.cpp:5801</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a685d0f817c9260ea16202a9964652fe6"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a685d0f817c9260ea16202a9964652fe6">llvm::AArch64InstrInfo::AArch64InstrInfo</a></div><div class="ttdeci">AArch64InstrInfo(const AArch64Subtarget &amp;STI)</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l00082">AArch64InstrInfo.cpp:82</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a6ba8f62a5514943195111193dfd7ae08"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a6ba8f62a5514943195111193dfd7ae08">llvm::AArch64InstrInfo::isPairedLdSt</a></div><div class="ttdeci">static bool isPairedLdSt(const MachineInstr &amp;MI)</div><div class="ttdoc">Returns whether the instruction is a paired load/store.</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l04094">AArch64InstrInfo.cpp:4094</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a7663d9ec7fc1457a7d7f3eeaeb3b356a"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a7663d9ec7fc1457a7d7f3eeaeb3b356a">llvm::AArch64InstrInfo::loadRegFromStackSlot</a></div><div class="ttdeci">void loadRegFromStackSlot(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MBBI, Register DestReg, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI, Register VReg) const override</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l05000">AArch64InstrInfo.cpp:5000</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a7b433600072030cfe435557b2bd5f0ec"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a7b433600072030cfe435557b2bd5f0ec">llvm::AArch64InstrInfo::getMemOperandWithOffsetWidth</a></div><div class="ttdeci">bool getMemOperandWithOffsetWidth(const MachineInstr &amp;MI, const MachineOperand *&amp;BaseOp, int64_t &amp;Offset, bool &amp;OffsetIsScalable, TypeSize &amp;Width, const TargetRegisterInfo *TRI) const</div><div class="ttdoc">If OffsetIsScalable is set to 'true', the offset is scaled by vscale.</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l03490">AArch64InstrInfo.cpp:3490</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a7cc5396346a84254535290f2ed779d05"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a7cc5396346a84254535290f2ed779d05">llvm::AArch64InstrInfo::isLoadFromStackSlot</a></div><div class="ttdeci">Register isLoadFromStackSlot(const MachineInstr &amp;MI, int &amp;FrameIndex) const override</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l02210">AArch64InstrInfo.cpp:2210</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a7cca5afbdfdcb468161ffe0b888668d0"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a7cca5afbdfdcb468161ffe0b888668d0">llvm::AArch64InstrInfo::reverseBranchCondition</a></div><div class="ttdeci">bool reverseBranchCondition(SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond) const override</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l00499">AArch64InstrInfo.cpp:499</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a801e90197138f0d232f8efcf2426dd81"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a801e90197138f0d232f8efcf2426dd81">llvm::AArch64InstrInfo::isStridedAccess</a></div><div class="ttdeci">static bool isStridedAccess(const MachineInstr &amp;MI)</div><div class="ttdoc">Return true if the given load or store is a strided memory access.</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l02272">AArch64InstrInfo.cpp:2272</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a802e14b5716a86fc1f69d39fd1e2a5a2"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a802e14b5716a86fc1f69d39fd1e2a5a2">llvm::AArch64InstrInfo::shouldClusterMemOps</a></div><div class="ttdeci">bool shouldClusterMemOps(ArrayRef&lt; const MachineOperand * &gt; BaseOps1, int64_t Offset1, bool OffsetIsScalable1, ArrayRef&lt; const MachineOperand * &gt; BaseOps2, int64_t Offset2, bool OffsetIsScalable2, unsigned ClusterSize, unsigned NumBytes) const override</div><div class="ttdoc">Detect opportunities for ldp/stp formation.</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l04311">AArch64InstrInfo.cpp:4311</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a9443e11ff036b633e23f360416d529e8"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a9443e11ff036b633e23f360416d529e8">llvm::AArch64InstrInfo::storeRegToStackSlot</a></div><div class="ttdeci">void storeRegToStackSlot(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MBBI, Register SrcReg, bool isKill, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI, Register VReg) const override</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l04828">AArch64InstrInfo.cpp:4828</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a94cd6ca17535844dc42503cc7b6f32ef"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a94cd6ca17535844dc42503cc7b6f32ef">llvm::AArch64InstrInfo::removeBranch</a></div><div class="ttdeci">unsigned removeBranch(MachineBasicBlock &amp;MBB, int *BytesRemoved=nullptr) const override</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l00540">AArch64InstrInfo.cpp:540</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a9577627f0d3eeb6d270df2f88781e460"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a9577627f0d3eeb6d270df2f88781e460">llvm::AArch64InstrInfo::isThroughputPattern</a></div><div class="ttdeci">bool isThroughputPattern(unsigned Pattern) const override</div><div class="ttdoc">Return true when a code sequence can improve throughput.</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l06449">AArch64InstrInfo.cpp:6449</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a989da0fe668d5de76ef2ccd3c04a8d35"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a989da0fe668d5de76ef2ccd3c04a8d35">llvm::AArch64InstrInfo::copyGPRRegTuple</a></div><div class="ttdeci">void copyGPRRegTuple(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator I, DebugLoc DL, unsigned DestReg, unsigned SrcReg, bool KillSrc, unsigned Opcode, unsigned ZeroReg, llvm::ArrayRef&lt; unsigned &gt; Indices) const</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l04426">AArch64InstrInfo.cpp:4426</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a9f95e557fb675ab6ef80f2fc4b8b3e01"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a9f95e557fb675ab6ef80f2fc4b8b3e01">llvm::AArch64InstrInfo::getMemOpBaseRegImmOfsOffsetOperand</a></div><div class="ttdeci">MachineOperand &amp; getMemOpBaseRegImmOfsOffsetOperand(MachineInstr &amp;LdSt) const</div><div class="ttdoc">Return the immediate offset of the base register in a load/store LdSt.</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l03539">AArch64InstrInfo.cpp:3539</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_aa61674464afddf4b2a24ab65f3833233"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#aa61674464afddf4b2a24ab65f3833233">llvm::AArch64InstrInfo::analyzeBranch</a></div><div class="ttdeci">bool analyzeBranch(MachineBasicBlock &amp;MBB, MachineBasicBlock *&amp;TBB, MachineBasicBlock *&amp;FBB, SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond, bool AllowModify=false) const override</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l00333">AArch64InstrInfo.cpp:333</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_aa9430ae4ad548095743aa0a26b235d82"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#aa9430ae4ad548095743aa0a26b235d82">llvm::AArch64InstrInfo::canFoldIntoAddrMode</a></div><div class="ttdeci">bool canFoldIntoAddrMode(const MachineInstr &amp;MemI, Register Reg, const MachineInstr &amp;AddrI, ExtAddrMode &amp;AM) const override</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l02737">AArch64InstrInfo.cpp:2737</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_aaa692777da741a4f7da2822b9f154a42"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#aaa692777da741a4f7da2822b9f154a42">llvm::AArch64InstrInfo::isLdStPairSuppressed</a></div><div class="ttdeci">static bool isLdStPairSuppressed(const MachineInstr &amp;MI)</div><div class="ttdoc">Return true if pairing the given load or store is hinted to be unprofitable.</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l02258">AArch64InstrInfo.cpp:2258</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_ab359f8ff91954b23a1e8366666e59cbb"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#ab359f8ff91954b23a1e8366666e59cbb">llvm::AArch64InstrInfo::analyzeLoopForPipelining</a></div><div class="ttdeci">std::unique_ptr&lt; TargetInstrInfo::PipelinerLoopInfo &gt; analyzeLoopForPipelining(MachineBasicBlock *LoopBB) const override</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l09936">AArch64InstrInfo.cpp:9936</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_ab46fe6f7eb24fe0268c273a28452ecba"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#ab46fe6f7eb24fe0268c273a28452ecba">llvm::AArch64InstrInfo::isSchedulingBoundary</a></div><div class="ttdeci">bool isSchedulingBoundary(const MachineInstr &amp;MI, const MachineBasicBlock *MBB, const MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l01140">AArch64InstrInfo.cpp:1140</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_ab8903896a25679d038ebd3e8769233f6"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#ab8903896a25679d038ebd3e8769233f6">llvm::AArch64InstrInfo::insertBranch</a></div><div class="ttdeci">unsigned insertBranch(MachineBasicBlock &amp;MBB, MachineBasicBlock *TBB, MachineBasicBlock *FBB, ArrayRef&lt; MachineOperand &gt; Cond, const DebugLoc &amp;DL, int *BytesAdded=nullptr) const override</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l00592">AArch64InstrInfo.cpp:592</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_ab9deb47df6ac29c81422ae6b4bfd924d"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#ab9deb47df6ac29c81422ae6b4bfd924d">llvm::AArch64InstrInfo::probedStackAlloc</a></div><div class="ttdeci">MachineBasicBlock::iterator probedStackAlloc(MachineBasicBlock::iterator MBBI, Register TargetReg, bool FrameSetup) const</div><div class="ttdoc">Return true when there is potentially a faster code sequence for an instruction chain ending in Root.</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l09539">AArch64InstrInfo.cpp:9539</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_abc0f8152bb9c4cdd79a31196933bb5df"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#abc0f8152bb9c4cdd79a31196933bb5df">llvm::AArch64InstrInfo::optimizeCompareInstr</a></div><div class="ttdeci">bool optimizeCompareInstr(MachineInstr &amp;CmpInstr, Register SrcReg, Register SrcReg2, int64_t CmpMask, int64_t CmpValue, const MachineRegisterInfo *MRI) const override</div><div class="ttdoc">optimizeCompareInstr - Convert the instruction supplying the argument to the comparison into one that...</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l01535">AArch64InstrInfo.cpp:1535</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_ac473d40b6b8803f2924e0c6751f51bf3"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#ac473d40b6b8803f2924e0c6751f51bf3">llvm::AArch64InstrInfo::getLoadStoreImmIdx</a></div><div class="ttdeci">static unsigned getLoadStoreImmIdx(unsigned Opc)</div><div class="ttdoc">Returns the index for the immediate for a given instruction.</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l02344">AArch64InstrInfo.cpp:2344</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_acb53158b2fba2683ec41c5873eb16a2f"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#acb53158b2fba2683ec41c5873eb16a2f">llvm::AArch64InstrInfo::isGPRZero</a></div><div class="ttdeci">static bool isGPRZero(const MachineInstr &amp;MI)</div><div class="ttdoc">Does this instruction set its full destination register to zero?</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l02137">AArch64InstrInfo.cpp:2137</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_ad11fff0bd7672635d1cabedca7be31c6"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#ad11fff0bd7672635d1cabedca7be31c6">llvm::AArch64InstrInfo::analyzeCompare</a></div><div class="ttdeci">bool analyzeCompare(const MachineInstr &amp;MI, Register &amp;SrcReg, Register &amp;SrcReg2, int64_t &amp;CmpMask, int64_t &amp;CmpValue) const override</div><div class="ttdoc">analyzeCompare - For a comparison instruction, return the source registers in SrcReg and SrcReg2,...</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l01174">AArch64InstrInfo.cpp:1174</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_ad35ff7ef57d009f7562e0b34d2148fc3"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#ad35ff7ef57d009f7562e0b34d2148fc3">llvm::AArch64InstrInfo::getCombinerObjective</a></div><div class="ttdeci">CombinerObjective getCombinerObjective(unsigned Pattern) const override</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l06599">AArch64InstrInfo.cpp:6599</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_ad3c70c6e436af031d1d0f1e4ecfe6cc5"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#ad3c70c6e436af031d1d0f1e4ecfe6cc5">llvm::AArch64InstrInfo::isFpOrNEON</a></div><div class="ttdeci">static bool isFpOrNEON(Register Reg)</div><div class="ttdoc">Returns whether the physical register is FP or NEON.</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l04191">AArch64InstrInfo.cpp:4191</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_ade267f03d50e04004e9ef2019ce25738"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#ade267f03d50e04004e9ef2019ce25738">llvm::AArch64InstrInfo::isAsCheapAsAMove</a></div><div class="ttdeci">bool isAsCheapAsAMove(const MachineInstr &amp;MI) const override</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l00903">AArch64InstrInfo.cpp:903</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_ae11df74792f268ce5e8df534c5d2c024"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#ae11df74792f268ce5e8df534c5d2c024">llvm::AArch64InstrInfo::isCopyLikeInstrImpl</a></div><div class="ttdeci">std::optional&lt; DestSourcePair &gt; isCopyLikeInstrImpl(const MachineInstr &amp;MI) const override</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l09311">AArch64InstrInfo.cpp:9311</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_ae2f38a334980a3888a4fc55b8e9542ac"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#ae2f38a334980a3888a4fc55b8e9542ac">llvm::AArch64InstrInfo::suppressLdStPair</a></div><div class="ttdeci">static void suppressLdStPair(MachineInstr &amp;MI)</div><div class="ttdoc">Hint that pairing the given load or store is unprofitable.</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l02265">AArch64InstrInfo.cpp:2265</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_ae4068c8158f6254ad197ed84cf1dca1c"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#ae4068c8158f6254ad197ed84cf1dca1c">llvm::AArch64InstrInfo::isStoreToStackSlot</a></div><div class="ttdeci">Register isStoreToStackSlot(const MachineInstr &amp;MI, int &amp;FrameIndex) const override</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l02234">AArch64InstrInfo.cpp:2234</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_aea1877f1ea9ff547ae50f179902e2961"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#aea1877f1ea9ff547ae50f179902e2961">llvm::AArch64InstrInfo::isPreLd</a></div><div class="ttdeci">static bool isPreLd(const MachineInstr &amp;MI)</div><div class="ttdoc">Returns whether the instruction is a pre-indexed load.</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l04063">AArch64InstrInfo.cpp:4063</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_af01e300c1d03a13eb9edabea4ed9aef5"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#af01e300c1d03a13eb9edabea4ed9aef5">llvm::AArch64InstrInfo::copyPhysRegTuple</a></div><div class="ttdeci">void copyPhysRegTuple(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator I, const DebugLoc &amp;DL, MCRegister DestReg, MCRegister SrcReg, bool KillSrc, unsigned Opcode, llvm::ArrayRef&lt; unsigned &gt; Indices) const</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l04399">AArch64InstrInfo.cpp:4399</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_af0bbac5dd9f698f2c73477c4e5f36b60"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#af0bbac5dd9f698f2c73477c4e5f36b60">llvm::AArch64InstrInfo::optimizeCondBranch</a></div><div class="ttdeci">bool optimizeCondBranch(MachineInstr &amp;MI) const override</div><div class="ttdoc">Replace csincr-branch sequence by simple conditional branch.</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l07959">AArch64InstrInfo.cpp:7959</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_af269ff6efde917e353e6652a11e473ec"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#af269ff6efde917e353e6652a11e473ec">llvm::AArch64InstrInfo::getMemScale</a></div><div class="ttdeci">static int getMemScale(unsigned Opc)</div><div class="ttdoc">Scaling factor for (scaled or unscaled) load or store.</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l03990">AArch64InstrInfo.cpp:3990</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_af28ada2e1e13faab18ee3746c01e684c"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#af28ada2e1e13faab18ee3746c01e684c">llvm::AArch64InstrInfo::isCandidateToMergeOrPair</a></div><div class="ttdeci">bool isCandidateToMergeOrPair(const MachineInstr &amp;MI) const</div><div class="ttdoc">Return true if this is a load/store that can be potentially paired/merged.</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l02629">AArch64InstrInfo.cpp:2629</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_af373607877e9c76b500c1942c86e8da2"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#af373607877e9c76b500c1942c86e8da2">llvm::AArch64InstrInfo::getNop</a></div><div class="ttdeci">MCInst getNop() const override</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l05807">AArch64InstrInfo.cpp:5807</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_af66bca919a5501ae9f377298fd684864"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#af66bca919a5501ae9f377298fd684864">llvm::AArch64InstrInfo::getLdStBaseOp</a></div><div class="ttdeci">static const MachineOperand &amp; getLdStBaseOp(const MachineInstr &amp;MI)</div><div class="ttdoc">Returns the base register operator of a load/store.</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l04114">AArch64InstrInfo.cpp:4114</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64RegisterInfo_html"><div class="ttname"><a href="classllvm_1_1AArch64RegisterInfo.html">llvm::AArch64RegisterInfo</a></div><div class="ttdef"><b>Definition</b> <a href="AArch64RegisterInfo_8h_source.html#l00026">AArch64RegisterInfo.h:26</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64Subtarget_html"><div class="ttname"><a href="classllvm_1_1AArch64Subtarget.html">llvm::AArch64Subtarget</a></div><div class="ttdef"><b>Definition</b> <a href="AArch64Subtarget_8h_source.html#l00038">AArch64Subtarget.h:38</a></div></div>
<div class="ttc" id="aclassllvm_1_1ArrayRef_html"><div class="ttname"><a href="classllvm_1_1ArrayRef.html">llvm::ArrayRef</a></div><div class="ttdoc">ArrayRef - Represent a constant reference to an array (0 or more elements consecutively in memory),...</div><div class="ttdef"><b>Definition</b> <a href="X86ShuffleDecode_8h_source.html#l00025">X86ShuffleDecode.h:25</a></div></div>
<div class="ttc" id="aclassllvm_1_1DebugLoc_html"><div class="ttname"><a href="classllvm_1_1DebugLoc.html">llvm::DebugLoc</a></div><div class="ttdoc">A debug info location.</div><div class="ttdef"><b>Definition</b> <a href="DebugLoc_8h_source.html#l00033">DebugLoc.h:33</a></div></div>
<div class="ttc" id="aclassllvm_1_1DenseMap_html"><div class="ttname"><a href="classllvm_1_1DenseMap.html">llvm::DenseMap</a></div><div class="ttdef"><b>Definition</b> <a href="DenseMap_8h_source.html#l00757">DenseMap.h:758</a></div></div>
<div class="ttc" id="aclassllvm_1_1Function_html"><div class="ttname"><a href="classllvm_1_1Function.html">llvm::Function</a></div><div class="ttdef"><b>Definition</b> <a href="SandboxIR_8h_source.html#l00906">SandboxIR.h:906</a></div></div>
<div class="ttc" id="aclassllvm_1_1LiveIntervals_html"><div class="ttname"><a href="classllvm_1_1LiveIntervals.html">llvm::LiveIntervals</a></div><div class="ttdef"><b>Definition</b> <a href="LiveIntervals_8h_source.html#l00054">LiveIntervals.h:54</a></div></div>
<div class="ttc" id="aclassllvm_1_1LocationSize_html"><div class="ttname"><a href="classllvm_1_1LocationSize.html">llvm::LocationSize</a></div><div class="ttdef"><b>Definition</b> <a href="MemoryLocation_8h_source.html#l00069">MemoryLocation.h:69</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInst_html"><div class="ttname"><a href="classllvm_1_1MCInst.html">llvm::MCInst</a></div><div class="ttdoc">Instances of this class represent a single low-level machine instruction.</div><div class="ttdef"><b>Definition</b> <a href="MCInst_8h_source.html#l00184">MCInst.h:184</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegister_html"><div class="ttname"><a href="classllvm_1_1MCRegister.html">llvm::MCRegister</a></div><div class="ttdoc">Wrapper class representing physical registers. Should be passed by value.</div><div class="ttdef"><b>Definition</b> <a href="MCRegister_8h_source.html#l00033">MCRegister.h:33</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition</b> <a href="MachineBasicBlock_8h_source.html#l00123">MachineBasicBlock.h:124</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html_ae34c996b58df9b9ce6695a0c8b70c533"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">llvm::MachineBasicBlock::iterator</a></div><div class="ttdeci">MachineInstrBundleIterator&lt; MachineInstr &gt; iterator</div><div class="ttdef"><b>Definition</b> <a href="MachineBasicBlock_8h_source.html#l00318">MachineBasicBlock.h:318</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition</b> <a href="MachineFunction_8h_source.html#l00258">MachineFunction.h:258</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBundleIterator_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBundleIterator.html">llvm::MachineInstrBundleIterator&lt; MachineInstr &gt;</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction.</div><div class="ttdef"><b>Definition</b> <a href="MachineInstr_8h_source.html#l00067">MachineInstr.h:69</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html_aafacf84de1cb994a92dc045f4aa1d518"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#aafacf84de1cb994a92dc045f4aa1d518">llvm::MachineInstr::MIFlag</a></div><div class="ttdeci">MIFlag</div><div class="ttdef"><b>Definition</b> <a href="MachineInstr_8h_source.html#l00083">MachineInstr.h:83</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html_aafacf84de1cb994a92dc045f4aa1d518a75967179a013c48b7d5b1690cb0b47cc"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#aafacf84de1cb994a92dc045f4aa1d518a75967179a013c48b7d5b1690cb0b47cc">llvm::MachineInstr::NoFlags</a></div><div class="ttdeci">@ NoFlags</div><div class="ttdef"><b>Definition</b> <a href="MachineInstr_8h_source.html#l00084">MachineInstr.h:84</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineMemOperand_html_aaa2020e47e35179234b9ea27d555b2dd"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dd">llvm::MachineMemOperand::Flags</a></div><div class="ttdeci">Flags</div><div class="ttdoc">Flags values. These may be or'd together.</div><div class="ttdef"><b>Definition</b> <a href="MachineMemOperand_8h_source.html#l00132">MachineMemOperand.h:132</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineMemOperand_html_aaa2020e47e35179234b9ea27d555b2dda036efcf0f4eac932646d211f480528c3"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dda036efcf0f4eac932646d211f480528c3">llvm::MachineMemOperand::MOTargetFlag2</a></div><div class="ttdeci">@ MOTargetFlag2</div><div class="ttdef"><b>Definition</b> <a href="MachineMemOperand_8h_source.html#l00153">MachineMemOperand.h:153</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineMemOperand_html_aaa2020e47e35179234b9ea27d555b2ddace83cf304d65cdb6b3b22cc485eed877"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddace83cf304d65cdb6b3b22cc485eed877">llvm::MachineMemOperand::MOTargetFlag1</a></div><div class="ttdeci">@ MOTargetFlag1</div><div class="ttdef"><b>Definition</b> <a href="MachineMemOperand_8h_source.html#l00152">MachineMemOperand.h:152</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html"><div class="ttname"><a href="classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdoc">MachineOperand class - Representation of each machine instruction operand.</div><div class="ttdef"><b>Definition</b> <a href="MachineOperand_8h_source.html#l00048">MachineOperand.h:48</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdoc">MachineRegisterInfo - Keep track of information for virtual and physical registers,...</div><div class="ttdef"><b>Definition</b> <a href="MachineRegisterInfo_8h_source.html#l00051">MachineRegisterInfo.h:51</a></div></div>
<div class="ttc" id="aclassllvm_1_1Module_html"><div class="ttname"><a href="classllvm_1_1Module.html">llvm::Module</a></div><div class="ttdoc">A Module instance is used to store all the information related to an LLVM module.</div><div class="ttdef"><b>Definition</b> <a href="Module_8h_source.html#l00065">Module.h:65</a></div></div>
<div class="ttc" id="aclassllvm_1_1Pattern_html"><div class="ttname"><a href="classllvm_1_1Pattern.html">llvm::Pattern</a></div><div class="ttdef"><b>Definition</b> <a href="FileCheckImpl_8h_source.html#l00565">FileCheckImpl.h:565</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegScavenger_html"><div class="ttname"><a href="classllvm_1_1RegScavenger.html">llvm::RegScavenger</a></div><div class="ttdef"><b>Definition</b> <a href="RegisterScavenging_8h_source.html#l00034">RegisterScavenging.h:34</a></div></div>
<div class="ttc" id="aclassllvm_1_1Register_html"><div class="ttname"><a href="classllvm_1_1Register.html">llvm::Register</a></div><div class="ttdoc">Wrapper class representing virtual and physical registers.</div><div class="ttdef"><b>Definition</b> <a href="Register_8h_source.html#l00019">Register.h:19</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallVectorImpl_html"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html">llvm::SmallVectorImpl</a></div><div class="ttdoc">This class consists of common code factored out of the SmallVector class to reduce code duplication b...</div><div class="ttdef"><b>Definition</b> <a href="X86ShuffleDecodeConstantPool_8h_source.html#l00023">X86ShuffleDecodeConstantPool.h:23</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallVector_html"><div class="ttname"><a href="classllvm_1_1SmallVector.html">llvm::SmallVector</a></div><div class="ttdoc">This is a 'vector' (really, a variable-sized array), optimized for the case when the array is small.</div><div class="ttdef"><b>Definition</b> <a href="SmallVector_8h_source.html#l01209">SmallVector.h:1210</a></div></div>
<div class="ttc" id="aclassllvm_1_1StackOffset_html"><div class="ttname"><a href="classllvm_1_1StackOffset.html">llvm::StackOffset</a></div><div class="ttdoc">StackOffset holds a fixed and a scalable offset in bytes.</div><div class="ttdef"><b>Definition</b> <a href="TypeSize_8h_source.html#l00033">TypeSize.h:33</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a0a1e73b39957ad3da60cb9d3a690df89"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a0a1e73b39957ad3da60cb9d3a690df89">llvm::TargetInstrInfo::foldMemoryOperandImpl</a></div><div class="ttdeci">virtual MachineInstr * foldMemoryOperandImpl(MachineFunction &amp;MF, MachineInstr &amp;MI, ArrayRef&lt; unsigned &gt; Ops, MachineBasicBlock::iterator InsertPt, int FrameIndex, LiveIntervals *LIS=nullptr, VirtRegMap *VRM=nullptr) const</div><div class="ttdoc">Target-dependent implementation for foldMemoryOperand.</div><div class="ttdef"><b>Definition</b> <a href="TargetInstrInfo_8h_source.html#l01349">TargetInstrInfo.h:1349</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition</b> <a href="TargetRegisterInfo_8h_source.html#l00045">TargetRegisterInfo.h:45</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdoc">TargetRegisterInfo base class - We assume that the target defines a static array of TargetRegisterDes...</div><div class="ttdef"><b>Definition</b> <a href="TargetRegisterInfo_8h_source.html#l00238">TargetRegisterInfo.h:238</a></div></div>
<div class="ttc" id="aclassllvm_1_1TypeSize_html"><div class="ttname"><a href="classllvm_1_1TypeSize.html">llvm::TypeSize</a></div><div class="ttdef"><b>Definition</b> <a href="TypeSize_8h_source.html#l00334">TypeSize.h:334</a></div></div>
<div class="ttc" id="aclassllvm_1_1VirtRegMap_html"><div class="ttname"><a href="classllvm_1_1VirtRegMap.html">llvm::VirtRegMap</a></div><div class="ttdef"><b>Definition</b> <a href="VirtRegMap_8h_source.html#l00033">VirtRegMap.h:33</a></div></div>
<div class="ttc" id="aclassuint16__t_html"><div class="ttname"><a href="classuint16__t.html">uint16_t</a></div></div>
<div class="ttc" id="aclassuint64__t_html"><div class="ttname"><a href="classuint64__t.html">uint64_t</a></div></div>
<div class="ttc" id="allvm_2Support_2ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdoc">Marks that the current location is not supposed to be reachable.</div><div class="ttdef"><b>Definition</b> <a href="llvm_2Support_2ErrorHandling_8h_source.html#l00143">ErrorHandling.h:143</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64PACKey_html_abf4394f452bde3f544999858d71e4b46"><div class="ttname"><a href="namespacellvm_1_1AArch64PACKey.html#abf4394f452bde3f544999858d71e4b46">llvm::AArch64PACKey::ID</a></div><div class="ttdeci">ID</div><div class="ttdef"><b>Definition</b> <a href="AArch64BaseInfo_8h_source.html#l00819">AArch64BaseInfo.h:819</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64_html_a0be8ef5cd466708d68f127d3e2e156ae"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a0be8ef5cd466708d68f127d3e2e156ae">llvm::AArch64::getSVERevInstr</a></div><div class="ttdeci">int getSVERevInstr(uint16_t Opcode)</div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64_html_a0c2254380bc875ff7a0c0631c45a05a1"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a0c2254380bc875ff7a0c0631c45a05a1">llvm::AArch64::FalseLaneType</a></div><div class="ttdeci">FalseLaneType</div><div class="ttdef"><b>Definition</b> <a href="#l00783">AArch64InstrInfo.h:783</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64_html_a0c2254380bc875ff7a0c0631c45a05a1a8802372ecac79ca18a5dcda12b70f48c"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a0c2254380bc875ff7a0c0631c45a05a1a8802372ecac79ca18a5dcda12b70f48c">llvm::AArch64::FalseLanesZero</a></div><div class="ttdeci">@ FalseLanesZero</div><div class="ttdef"><b>Definition</b> <a href="#l00785">AArch64InstrInfo.h:785</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64_html_a0c2254380bc875ff7a0c0631c45a05a1a9f0d21044a64e7e86fc6166d6e8f2766"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a0c2254380bc875ff7a0c0631c45a05a1a9f0d21044a64e7e86fc6166d6e8f2766">llvm::AArch64::FalseLanesMask</a></div><div class="ttdeci">@ FalseLanesMask</div><div class="ttdef"><b>Definition</b> <a href="#l00784">AArch64InstrInfo.h:784</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64_html_a0c2254380bc875ff7a0c0631c45a05a1aab2740986b96806d2a1f0dc5e7d3261e"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a0c2254380bc875ff7a0c0631c45a05a1aab2740986b96806d2a1f0dc5e7d3261e">llvm::AArch64::FalseLanesUndef</a></div><div class="ttdeci">@ FalseLanesUndef</div><div class="ttdef"><b>Definition</b> <a href="#l00786">AArch64InstrInfo.h:786</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64_html_a0ffbe496b7d5843d2beb9b4054b080da"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a0ffbe496b7d5843d2beb9b4054b080da">llvm::AArch64::getSMEPseudoMap</a></div><div class="ttdeci">int getSMEPseudoMap(uint16_t Opcode)</div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64_html_a2a41a022b24374a579418d7d2476e6da"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a2a41a022b24374a579418d7d2476e6da">llvm::AArch64::ElementSizeType</a></div><div class="ttdeci">ElementSizeType</div><div class="ttdef"><b>Definition</b> <a href="#l00760">AArch64InstrInfo.h:760</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64_html_a2a41a022b24374a579418d7d2476e6daa26a9036d8df05103ba023c211af2a2fd"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a2a41a022b24374a579418d7d2476e6daa26a9036d8df05103ba023c211af2a2fd">llvm::AArch64::ElementSizeD</a></div><div class="ttdeci">@ ElementSizeD</div><div class="ttdef"><b>Definition</b> <a href="#l00766">AArch64InstrInfo.h:766</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64_html_a2a41a022b24374a579418d7d2476e6daa2bfd6e51621618cc84253fa9978daa0d"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a2a41a022b24374a579418d7d2476e6daa2bfd6e51621618cc84253fa9978daa0d">llvm::AArch64::ElementSizeNone</a></div><div class="ttdeci">@ ElementSizeNone</div><div class="ttdef"><b>Definition</b> <a href="#l00762">AArch64InstrInfo.h:762</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64_html_a2a41a022b24374a579418d7d2476e6daa6e4491d21c679ebbe32f408bd4a95384"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a2a41a022b24374a579418d7d2476e6daa6e4491d21c679ebbe32f408bd4a95384">llvm::AArch64::ElementSizeS</a></div><div class="ttdeci">@ ElementSizeS</div><div class="ttdef"><b>Definition</b> <a href="#l00765">AArch64InstrInfo.h:765</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64_html_a2a41a022b24374a579418d7d2476e6daa86e49744f5bdd2e0dde6362eb361c36f"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a2a41a022b24374a579418d7d2476e6daa86e49744f5bdd2e0dde6362eb361c36f">llvm::AArch64::ElementSizeB</a></div><div class="ttdeci">@ ElementSizeB</div><div class="ttdef"><b>Definition</b> <a href="#l00763">AArch64InstrInfo.h:763</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64_html_a2a41a022b24374a579418d7d2476e6daa9c56a686c669bc5f183fe934b739fa7a"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a2a41a022b24374a579418d7d2476e6daa9c56a686c669bc5f183fe934b739fa7a">llvm::AArch64::ElementSizeH</a></div><div class="ttdeci">@ ElementSizeH</div><div class="ttdef"><b>Definition</b> <a href="#l00764">AArch64InstrInfo.h:764</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64_html_a2a41a022b24374a579418d7d2476e6daabba4d0fbf16c6ed6a4a264351f1441e8"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a2a41a022b24374a579418d7d2476e6daabba4d0fbf16c6ed6a4a264351f1441e8">llvm::AArch64::ElementSizeMask</a></div><div class="ttdeci">@ ElementSizeMask</div><div class="ttdef"><b>Definition</b> <a href="#l00761">AArch64InstrInfo.h:761</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64_html_a55a90256e857e185aeaac9aabf606133"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a55a90256e857e185aeaac9aabf606133">llvm::AArch64::InstrFlagIsWhile</a></div><div class="ttdeci">static const uint64_t InstrFlagIsWhile</div><div class="ttdef"><b>Definition</b> <a href="#l00790">AArch64InstrInfo.h:790</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64_html_a6d80df9ebba012ae0264f1a6bfefb887"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a6d80df9ebba012ae0264f1a6bfefb887">llvm::AArch64::InstrFlagIsPTestLike</a></div><div class="ttdeci">static const uint64_t InstrFlagIsPTestLike</div><div class="ttdef"><b>Definition</b> <a href="#l00791">AArch64InstrInfo.h:791</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64_html_a9185ad5ca0c71ea4d0cf8baaf80415f3"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a9185ad5ca0c71ea4d0cf8baaf80415f3">llvm::AArch64::DestructiveInstType</a></div><div class="ttdeci">DestructiveInstType</div><div class="ttdef"><b>Definition</b> <a href="#l00769">AArch64InstrInfo.h:769</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64_html_a9185ad5ca0c71ea4d0cf8baaf80415f3a063c677656d8ba54d5960a332b7127f2"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a9185ad5ca0c71ea4d0cf8baaf80415f3a063c677656d8ba54d5960a332b7127f2">llvm::AArch64::DestructiveOther</a></div><div class="ttdeci">@ DestructiveOther</div><div class="ttdef"><b>Definition</b> <a href="#l00772">AArch64InstrInfo.h:772</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64_html_a9185ad5ca0c71ea4d0cf8baaf80415f3a312eeb238c2ad5ab45e23b277da66655"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a9185ad5ca0c71ea4d0cf8baaf80415f3a312eeb238c2ad5ab45e23b277da66655">llvm::AArch64::DestructiveBinaryShImmUnpred</a></div><div class="ttdeci">@ DestructiveBinaryShImmUnpred</div><div class="ttdef"><b>Definition</b> <a href="#l00775">AArch64InstrInfo.h:775</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64_html_a9185ad5ca0c71ea4d0cf8baaf80415f3a5d06cb3e2d54e1ceadb295cf61c127ec"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a9185ad5ca0c71ea4d0cf8baaf80415f3a5d06cb3e2d54e1ceadb295cf61c127ec">llvm::AArch64::DestructiveUnary</a></div><div class="ttdeci">@ DestructiveUnary</div><div class="ttdef"><b>Definition</b> <a href="#l00773">AArch64InstrInfo.h:773</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64_html_a9185ad5ca0c71ea4d0cf8baaf80415f3a5d4b2d85cc2cd3a994c3a731eae4ff70"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a9185ad5ca0c71ea4d0cf8baaf80415f3a5d4b2d85cc2cd3a994c3a731eae4ff70">llvm::AArch64::DestructiveInstTypeMask</a></div><div class="ttdeci">@ DestructiveInstTypeMask</div><div class="ttdef"><b>Definition</b> <a href="#l00770">AArch64InstrInfo.h:770</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64_html_a9185ad5ca0c71ea4d0cf8baaf80415f3a608a22b649a4064f9069daa0d3c94224"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a9185ad5ca0c71ea4d0cf8baaf80415f3a608a22b649a4064f9069daa0d3c94224">llvm::AArch64::DestructiveBinaryImm</a></div><div class="ttdeci">@ DestructiveBinaryImm</div><div class="ttdef"><b>Definition</b> <a href="#l00774">AArch64InstrInfo.h:774</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64_html_a9185ad5ca0c71ea4d0cf8baaf80415f3a9949c4c0d4c07b3b489ccbb1a9703deb"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a9185ad5ca0c71ea4d0cf8baaf80415f3a9949c4c0d4c07b3b489ccbb1a9703deb">llvm::AArch64::DestructiveBinary</a></div><div class="ttdeci">@ DestructiveBinary</div><div class="ttdef"><b>Definition</b> <a href="#l00776">AArch64InstrInfo.h:776</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64_html_a9185ad5ca0c71ea4d0cf8baaf80415f3ab2eca05a8b114785c6c9be6be67a9988"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a9185ad5ca0c71ea4d0cf8baaf80415f3ab2eca05a8b114785c6c9be6be67a9988">llvm::AArch64::DestructiveUnaryPassthru</a></div><div class="ttdeci">@ DestructiveUnaryPassthru</div><div class="ttdef"><b>Definition</b> <a href="#l00780">AArch64InstrInfo.h:780</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64_html_a9185ad5ca0c71ea4d0cf8baaf80415f3ab9d09a98448a81fe45e62295fbd5b5f7"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a9185ad5ca0c71ea4d0cf8baaf80415f3ab9d09a98448a81fe45e62295fbd5b5f7">llvm::AArch64::DestructiveBinaryComm</a></div><div class="ttdeci">@ DestructiveBinaryComm</div><div class="ttdef"><b>Definition</b> <a href="#l00777">AArch64InstrInfo.h:777</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64_html_a9185ad5ca0c71ea4d0cf8baaf80415f3ac8f7708d93adc55bcd69c2523a610d1f"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a9185ad5ca0c71ea4d0cf8baaf80415f3ac8f7708d93adc55bcd69c2523a610d1f">llvm::AArch64::DestructiveTernaryCommWithRev</a></div><div class="ttdeci">@ DestructiveTernaryCommWithRev</div><div class="ttdef"><b>Definition</b> <a href="#l00779">AArch64InstrInfo.h:779</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64_html_a9185ad5ca0c71ea4d0cf8baaf80415f3ada7a732b37b8e29a5113758fbf312d4e"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a9185ad5ca0c71ea4d0cf8baaf80415f3ada7a732b37b8e29a5113758fbf312d4e">llvm::AArch64::NotDestructive</a></div><div class="ttdeci">@ NotDestructive</div><div class="ttdef"><b>Definition</b> <a href="#l00771">AArch64InstrInfo.h:771</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64_html_a9185ad5ca0c71ea4d0cf8baaf80415f3ae895a7ece5dad8d4828eea671fd45c1f"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a9185ad5ca0c71ea4d0cf8baaf80415f3ae895a7ece5dad8d4828eea671fd45c1f">llvm::AArch64::DestructiveBinaryCommWithRev</a></div><div class="ttdeci">@ DestructiveBinaryCommWithRev</div><div class="ttdef"><b>Definition</b> <a href="#l00778">AArch64InstrInfo.h:778</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64_html_aa0d273e9581758beab0f2fae0f04c34c"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#aa0d273e9581758beab0f2fae0f04c34c">llvm::AArch64::SMEMatrixType</a></div><div class="ttdeci">SMEMatrixType</div><div class="ttdef"><b>Definition</b> <a href="#l00793">AArch64InstrInfo.h:793</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64_html_aa0d273e9581758beab0f2fae0f04c34ca20d3d584b9dfef1378e9cbe2850c9cff"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#aa0d273e9581758beab0f2fae0f04c34ca20d3d584b9dfef1378e9cbe2850c9cff">llvm::AArch64::SMEMatrixTileD</a></div><div class="ttdeci">@ SMEMatrixTileD</div><div class="ttdef"><b>Definition</b> <a href="#l00799">AArch64InstrInfo.h:799</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64_html_aa0d273e9581758beab0f2fae0f04c34ca26cc0741b10bb30bdc3ecfbe57a00bb4"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#aa0d273e9581758beab0f2fae0f04c34ca26cc0741b10bb30bdc3ecfbe57a00bb4">llvm::AArch64::SMEMatrixTileB</a></div><div class="ttdeci">@ SMEMatrixTileB</div><div class="ttdef"><b>Definition</b> <a href="#l00796">AArch64InstrInfo.h:796</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64_html_aa0d273e9581758beab0f2fae0f04c34ca526a486a03afccf263db35c9787ab1b7"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#aa0d273e9581758beab0f2fae0f04c34ca526a486a03afccf263db35c9787ab1b7">llvm::AArch64::SMEMatrixNone</a></div><div class="ttdeci">@ SMEMatrixNone</div><div class="ttdef"><b>Definition</b> <a href="#l00795">AArch64InstrInfo.h:795</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64_html_aa0d273e9581758beab0f2fae0f04c34ca536b8a43821c271ac2ac93c470fcae37"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#aa0d273e9581758beab0f2fae0f04c34ca536b8a43821c271ac2ac93c470fcae37">llvm::AArch64::SMEMatrixTileQ</a></div><div class="ttdeci">@ SMEMatrixTileQ</div><div class="ttdef"><b>Definition</b> <a href="#l00800">AArch64InstrInfo.h:800</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64_html_aa0d273e9581758beab0f2fae0f04c34ca7880d5bd9d368e1478d58c8ba6c2c0cd"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#aa0d273e9581758beab0f2fae0f04c34ca7880d5bd9d368e1478d58c8ba6c2c0cd">llvm::AArch64::SMEMatrixArray</a></div><div class="ttdeci">@ SMEMatrixArray</div><div class="ttdef"><b>Definition</b> <a href="#l00801">AArch64InstrInfo.h:801</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64_html_aa0d273e9581758beab0f2fae0f04c34ca8c396337dc8d5ade1c935d04c45f3610"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#aa0d273e9581758beab0f2fae0f04c34ca8c396337dc8d5ade1c935d04c45f3610">llvm::AArch64::SMEMatrixTileS</a></div><div class="ttdeci">@ SMEMatrixTileS</div><div class="ttdef"><b>Definition</b> <a href="#l00798">AArch64InstrInfo.h:798</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64_html_aa0d273e9581758beab0f2fae0f04c34cad7cdfa4c052e2d822501a828a121ebed"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#aa0d273e9581758beab0f2fae0f04c34cad7cdfa4c052e2d822501a828a121ebed">llvm::AArch64::SMEMatrixTileH</a></div><div class="ttdeci">@ SMEMatrixTileH</div><div class="ttdef"><b>Definition</b> <a href="#l00797">AArch64InstrInfo.h:797</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64_html_aa0d273e9581758beab0f2fae0f04c34caf68cf94f58139b71c80a13c6d21e43c1"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#aa0d273e9581758beab0f2fae0f04c34caf68cf94f58139b71c80a13c6d21e43c1">llvm::AArch64::SMEMatrixTypeMask</a></div><div class="ttdeci">@ SMEMatrixTypeMask</div><div class="ttdef"><b>Definition</b> <a href="#l00794">AArch64InstrInfo.h:794</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64_html_adf45e97d6e46b991fa7604fcfd62bac2"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#adf45e97d6e46b991fa7604fcfd62bac2">llvm::AArch64::getSVEPseudoMap</a></div><div class="ttdeci">int getSVEPseudoMap(uint16_t Opcode)</div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64_html_af70553c20e5491cad4fad3ce00af56fc"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#af70553c20e5491cad4fad3ce00af56fc">llvm::AArch64::getSVENonRevInstr</a></div><div class="ttdeci">int getSVENonRevInstr(uint16_t Opcode)</div></div>
<div class="ttc" id="anamespacellvm_1_1CallingConv_html_ab5129f11389b3bfacaf2971bc558a90bafd841a49aec1539bc88abc8ff9e170fb"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#ab5129f11389b3bfacaf2971bc558a90bafd841a49aec1539bc88abc8ff9e170fb">llvm::CallingConv::C</a></div><div class="ttdeci">@ C</div><div class="ttdoc">The default llvm calling convention, compatible with C.</div><div class="ttdef"><b>Definition</b> <a href="CallingConv_8h_source.html#l00034">CallingConv.h:34</a></div></div>
<div class="ttc" id="anamespacellvm_1_1dwarf__linker_html_a463a58e257d5f6fb2c39eb9a2474fc24ac2e06fc138163b7095fa483616a0a47a"><div class="ttname"><a href="namespacellvm_1_1dwarf__linker.html#a463a58e257d5f6fb2c39eb9a2474fc24ac2e06fc138163b7095fa483616a0a47a">llvm::dwarf_linker::DebugSectionKind::DebugLoc</a></div><div class="ttdeci">@ DebugLoc</div></div>
<div class="ttc" id="anamespacellvm_1_1outliner_html_a0765e098fe7aae0f01b60ec890ac1b52"><div class="ttname"><a href="namespacellvm_1_1outliner.html#a0765e098fe7aae0f01b60ec890ac1b52">llvm::outliner::InstrType</a></div><div class="ttdeci">InstrType</div><div class="ttdoc">Represents how an instruction should be mapped by the outliner.</div><div class="ttdef"><b>Definition</b> <a href="MachineOutliner_8h_source.html#l00033">MachineOutliner.h:33</a></div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This is an optimization pass for GlobalISel generic memory operations.</div><div class="ttdef"><b>Definition</b> <a href="AddressRanges_8h_source.html#l00018">AddressRanges.h:18</a></div></div>
<div class="ttc" id="anamespacellvm_html_a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4"><div class="ttname"><a href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">llvm::Offset</a></div><div class="ttdeci">@ Offset</div><div class="ttdef"><b>Definition</b> <a href="DWP_8cpp_source.html#l00480">DWP.cpp:480</a></div></div>
<div class="ttc" id="anamespacellvm_html_a0e6336a1dd23986cd15023ea0aae5269"><div class="ttname"><a href="namespacellvm.html#a0e6336a1dd23986cd15023ea0aae5269">llvm::isCondBranchOpcode</a></div><div class="ttdeci">static bool isCondBranchOpcode(int Opc)</div><div class="ttdef"><b>Definition</b> <a href="#l00670">AArch64InstrInfo.h:670</a></div></div>
<div class="ttc" id="anamespacellvm_html_a1170c3796a8947456c2d7841642b96eb"><div class="ttname"><a href="namespacellvm.html#a1170c3796a8947456c2d7841642b96eb">llvm::createDefCFA</a></div><div class="ttdeci">MCCFIInstruction createDefCFA(const TargetRegisterInfo &amp;TRI, unsigned FrameReg, unsigned Reg, const StackOffset &amp;Offset, bool LastAdjustmentWasScalable=true)</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l05267">AArch64InstrInfo.cpp:5267</a></div></div>
<div class="ttc" id="anamespacellvm_html_a133ece1ebe8f30b0e292213ab8c16753"><div class="ttname"><a href="namespacellvm.html#a133ece1ebe8f30b0e292213ab8c16753">llvm::isPTrueOpcode</a></div><div class="ttdeci">static bool isPTrueOpcode(unsigned Opc)</div><div class="ttdef"><b>Definition</b> <a href="#l00699">AArch64InstrInfo.h:699</a></div></div>
<div class="ttc" id="anamespacellvm_html_a18dec717578f39bfcff50e325c2d27c5"><div class="ttname"><a href="namespacellvm.html#a18dec717578f39bfcff50e325c2d27c5">llvm::isAArch64FrameOffsetLegal</a></div><div class="ttdeci">int isAArch64FrameOffsetLegal(const MachineInstr &amp;MI, StackOffset &amp;Offset, bool *OutUseUnscaledOp=nullptr, unsigned *OutUnscaledOp=nullptr, int64_t *EmittableOffset=nullptr)</div><div class="ttdoc">Check if the Offset is a valid frame offset for MI.</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l05658">AArch64InstrInfo.cpp:5658</a></div></div>
<div class="ttc" id="anamespacellvm_html_a25ebb5d5fa4431b1a1835d0a5f4e2796"><div class="ttname"><a href="namespacellvm.html#a25ebb5d5fa4431b1a1835d0a5f4e2796">llvm::isIndirectBranchOpcode</a></div><div class="ttdeci">static bool isIndirectBranchOpcode(int Opc)</div><div class="ttdef"><b>Definition</b> <a href="#l00687">AArch64InstrInfo.h:687</a></div></div>
<div class="ttc" id="anamespacellvm_html_a2c635acfc68033798540dea72a03fced"><div class="ttname"><a href="namespacellvm.html#a2c635acfc68033798540dea72a03fced">llvm::getXPACOpcodeForKey</a></div><div class="ttdeci">static unsigned getXPACOpcodeForKey(AArch64PACKey::ID K)</div><div class="ttdoc">Return XPAC opcode to be used for a ptrauth strip using the given key.</div><div class="ttdef"><b>Definition</b> <a href="#l00715">AArch64InstrInfo.h:715</a></div></div>
<div class="ttc" id="anamespacellvm_html_a2cd95c4fd57b9c1804bc70a37ac24574"><div class="ttname"><a href="namespacellvm.html#a2cd95c4fd57b9c1804bc70a37ac24574">llvm::createCFAOffset</a></div><div class="ttdeci">MCCFIInstruction createCFAOffset(const TargetRegisterInfo &amp;MRI, unsigned Reg, const StackOffset &amp;OffsetFromDefCFA)</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l05281">AArch64InstrInfo.cpp:5281</a></div></div>
<div class="ttc" id="anamespacellvm_html_a3a91375dbee36ddeeee15b974e39782c"><div class="ttname"><a href="namespacellvm.html#a3a91375dbee36ddeeee15b974e39782c">llvm::getBLRCallOpcode</a></div><div class="ttdeci">unsigned getBLRCallOpcode(const MachineFunction &amp;MF)</div><div class="ttdoc">Return opcode to be used for indirect calls.</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l09531">AArch64InstrInfo.cpp:9531</a></div></div>
<div class="ttc" id="anamespacellvm_html_a3d42df7595bb7da318e52023ffe95226"><div class="ttname"><a href="namespacellvm.html#a3d42df7595bb7da318e52023ffe95226">llvm::AArch64FrameOffsetStatus</a></div><div class="ttdeci">AArch64FrameOffsetStatus</div><div class="ttdoc">Use to report the frame offset status in isAArch64FrameOffsetLegal.</div><div class="ttdef"><b>Definition</b> <a href="#l00643">AArch64InstrInfo.h:643</a></div></div>
<div class="ttc" id="anamespacellvm_html_a3d42df7595bb7da318e52023ffe95226a11e259103be968c42cfd9c607f12904a"><div class="ttname"><a href="namespacellvm.html#a3d42df7595bb7da318e52023ffe95226a11e259103be968c42cfd9c607f12904a">llvm::AArch64FrameOffsetIsLegal</a></div><div class="ttdeci">@ AArch64FrameOffsetIsLegal</div><div class="ttdoc">Offset is legal.</div><div class="ttdef"><b>Definition</b> <a href="#l00645">AArch64InstrInfo.h:645</a></div></div>
<div class="ttc" id="anamespacellvm_html_a3d42df7595bb7da318e52023ffe95226a8dc2c9caf2dbb5337725c3f2dc11f72f"><div class="ttname"><a href="namespacellvm.html#a3d42df7595bb7da318e52023ffe95226a8dc2c9caf2dbb5337725c3f2dc11f72f">llvm::AArch64FrameOffsetCanUpdate</a></div><div class="ttdeci">@ AArch64FrameOffsetCanUpdate</div><div class="ttdoc">Offset can apply, at least partly.</div><div class="ttdef"><b>Definition</b> <a href="#l00647">AArch64InstrInfo.h:646</a></div></div>
<div class="ttc" id="anamespacellvm_html_a3d42df7595bb7da318e52023ffe95226afb5cb35207b915f8db3811db32920094"><div class="ttname"><a href="namespacellvm.html#a3d42df7595bb7da318e52023ffe95226afb5cb35207b915f8db3811db32920094">llvm::AArch64FrameOffsetCannotUpdate</a></div><div class="ttdeci">@ AArch64FrameOffsetCannotUpdate</div><div class="ttdoc">Offset cannot apply.</div><div class="ttdef"><b>Definition</b> <a href="#l00644">AArch64InstrInfo.h:644</a></div></div>
<div class="ttc" id="anamespacellvm_html_a52619cc1f9c5c3029a03a6c956b32595"><div class="ttname"><a href="namespacellvm.html#a52619cc1f9c5c3029a03a6c956b32595">llvm::isSEHInstruction</a></div><div class="ttdeci">static bool isSEHInstruction(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition</b> <a href="ARMBaseInstrInfo_8h_source.html#l00781">ARMBaseInstrInfo.h:781</a></div></div>
<div class="ttc" id="anamespacellvm_html_a72fae53189574086169c907fd3ce8a4dad2676caff429d2a4548b30daaed05f90"><div class="ttname"><a href="namespacellvm.html#a72fae53189574086169c907fd3ce8a4dad2676caff429d2a4548b30daaed05f90">llvm::TARGET_PATTERN_START</a></div><div class="ttdeci">@ TARGET_PATTERN_START</div><div class="ttdef"><b>Definition</b> <a href="MachineCombinerPattern_8h_source.html#l00037">MachineCombinerPattern.h:36</a></div></div>
<div class="ttc" id="anamespacellvm_html_a788ace9bfafe2db73b33d1f4301ce081"><div class="ttname"><a href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081">llvm::AArch64MachineCombinerPattern</a></div><div class="ttdeci">AArch64MachineCombinerPattern</div><div class="ttdef"><b>Definition</b> <a href="#l00037">AArch64InstrInfo.h:37</a></div></div>
<div class="ttc" id="anamespacellvm_html_a788ace9bfafe2db73b33d1f4301ce081a03c2d2c131a8ef6342b09a0524f0136b"><div class="ttname"><a href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a03c2d2c131a8ef6342b09a0524f0136b">llvm::MULSUBv8i16_OP2</a></div><div class="ttdeci">@ MULSUBv8i16_OP2</div><div class="ttdef"><b>Definition</b> <a href="#l00076">AArch64InstrInfo.h:76</a></div></div>
<div class="ttc" id="anamespacellvm_html_a788ace9bfafe2db73b33d1f4301ce081a04fd1978a4f7c94cc370d9a3940ab9b9"><div class="ttname"><a href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a04fd1978a4f7c94cc370d9a3940ab9b9">llvm::MULSUBW_OP1</a></div><div class="ttdeci">@ MULSUBW_OP1</div><div class="ttdef"><b>Definition</b> <a href="#l00045">AArch64InstrInfo.h:45</a></div></div>
<div class="ttc" id="anamespacellvm_html_a788ace9bfafe2db73b33d1f4301ce081a05bc63d873a1c8a1c9a4c83236938d29"><div class="ttname"><a href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a05bc63d873a1c8a1c9a4c83236938d29">llvm::FMLAv2f64_OP2</a></div><div class="ttdeci">@ FMLAv2f64_OP2</div><div class="ttdef"><b>Definition</b> <a href="#l00127">AArch64InstrInfo.h:127</a></div></div>
<div class="ttc" id="anamespacellvm_html_a788ace9bfafe2db73b33d1f4301ce081a070f3b0aae9f763fbb021baab89e15be"><div class="ttname"><a href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a070f3b0aae9f763fbb021baab89e15be">llvm::FMULv4i16_indexed_OP1</a></div><div class="ttdeci">@ FMULv4i16_indexed_OP1</div><div class="ttdef"><b>Definition</b> <a href="#l00167">AArch64InstrInfo.h:167</a></div></div>
<div class="ttc" id="anamespacellvm_html_a788ace9bfafe2db73b33d1f4301ce081a0843550622fe6dda3034259ea62dc986"><div class="ttname"><a href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a0843550622fe6dda3034259ea62dc986">llvm::FMLSv1i32_indexed_OP2</a></div><div class="ttdeci">@ FMLSv1i32_indexed_OP2</div><div class="ttdef"><b>Definition</b> <a href="#l00140">AArch64InstrInfo.h:140</a></div></div>
<div class="ttc" id="anamespacellvm_html_a788ace9bfafe2db73b33d1f4301ce081a0895802cc0c36bca09ecc98712c8053e"><div class="ttname"><a href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a0895802cc0c36bca09ecc98712c8053e">llvm::MULSUBv2i32_indexed_OP1</a></div><div class="ttdeci">@ MULSUBv2i32_indexed_OP1</div><div class="ttdef"><b>Definition</b> <a href="#l00095">AArch64InstrInfo.h:95</a></div></div>
<div class="ttc" id="anamespacellvm_html_a788ace9bfafe2db73b33d1f4301ce081a091819871a7996a5178037f90a973af8"><div class="ttname"><a href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a091819871a7996a5178037f90a973af8">llvm::MULADDXI_OP1</a></div><div class="ttdeci">@ MULADDXI_OP1</div><div class="ttdef"><b>Definition</b> <a href="#l00053">AArch64InstrInfo.h:53</a></div></div>
<div class="ttc" id="anamespacellvm_html_a788ace9bfafe2db73b33d1f4301ce081a0ab58a2095e4bb3abccae77e85c53121"><div class="ttname"><a href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a0ab58a2095e4bb3abccae77e85c53121">llvm::FMULSUBS_OP2</a></div><div class="ttdeci">@ FMULSUBS_OP2</div><div class="ttdef"><b>Definition</b> <a href="#l00108">AArch64InstrInfo.h:108</a></div></div>
<div class="ttc" id="anamespacellvm_html_a788ace9bfafe2db73b33d1f4301ce081a0c64efbc0cb7271651277f176fa4d21e"><div class="ttname"><a href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a0c64efbc0cb7271651277f176fa4d21e">llvm::FMLAv2i32_indexed_OP2</a></div><div class="ttdeci">@ FMLAv2i32_indexed_OP2</div><div class="ttdef"><b>Definition</b> <a href="#l00133">AArch64InstrInfo.h:133</a></div></div>
<div class="ttc" id="anamespacellvm_html_a788ace9bfafe2db73b33d1f4301ce081a0dc534ead99070b3ef367081718f58eb"><div class="ttname"><a href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a0dc534ead99070b3ef367081718f58eb">llvm::FNMULSUBS_OP1</a></div><div class="ttdeci">@ FNMULSUBS_OP1</div><div class="ttdef"><b>Definition</b> <a href="#l00114">AArch64InstrInfo.h:114</a></div></div>
<div class="ttc" id="anamespacellvm_html_a788ace9bfafe2db73b33d1f4301ce081a1244c7b6e96e47476f0f2b20ae4758a7"><div class="ttname"><a href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a1244c7b6e96e47476f0f2b20ae4758a7">llvm::MULADDv4i16_indexed_OP2</a></div><div class="ttdeci">@ MULADDv4i16_indexed_OP2</div><div class="ttdef"><b>Definition</b> <a href="#l00083">AArch64InstrInfo.h:83</a></div></div>
<div class="ttc" id="anamespacellvm_html_a788ace9bfafe2db73b33d1f4301ce081a14c9352a879669d52fb40425fd7f1ec1"><div class="ttname"><a href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a14c9352a879669d52fb40425fd7f1ec1">llvm::FMLAv1i64_indexed_OP1</a></div><div class="ttdeci">@ FMLAv1i64_indexed_OP1</div><div class="ttdef"><b>Definition</b> <a href="#l00118">AArch64InstrInfo.h:118</a></div></div>
<div class="ttc" id="anamespacellvm_html_a788ace9bfafe2db73b33d1f4301ce081a151d4ba2c8e79faec23b895da8a4b5e3"><div class="ttname"><a href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a151d4ba2c8e79faec23b895da8a4b5e3">llvm::MULSUBv16i8_OP1</a></div><div class="ttdeci">@ MULSUBv16i8_OP1</div><div class="ttdef"><b>Definition</b> <a href="#l00071">AArch64InstrInfo.h:71</a></div></div>
<div class="ttc" id="anamespacellvm_html_a788ace9bfafe2db73b33d1f4301ce081a164af88f2db901ac755f5515f3a2b08c"><div class="ttname"><a href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a164af88f2db901ac755f5515f3a2b08c">llvm::FMLAv8i16_indexed_OP2</a></div><div class="ttdeci">@ FMLAv8i16_indexed_OP2</div><div class="ttdef"><b>Definition</b> <a href="#l00131">AArch64InstrInfo.h:131</a></div></div>
<div class="ttc" id="anamespacellvm_html_a788ace9bfafe2db73b33d1f4301ce081a173ee85364fc1eb108938c8372827ff7"><div class="ttname"><a href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a173ee85364fc1eb108938c8372827ff7">llvm::FMULADDH_OP1</a></div><div class="ttdeci">@ FMULADDH_OP1</div><div class="ttdef"><b>Definition</b> <a href="#l00101">AArch64InstrInfo.h:101</a></div></div>
<div class="ttc" id="anamespacellvm_html_a788ace9bfafe2db73b33d1f4301ce081a19a131bf91b8e77378a5621201b6acfa"><div class="ttname"><a href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a19a131bf91b8e77378a5621201b6acfa">llvm::FMULv2i32_indexed_OP1</a></div><div class="ttdeci">@ FMULv2i32_indexed_OP1</div><div class="ttdef"><b>Definition</b> <a href="#l00163">AArch64InstrInfo.h:163</a></div></div>
<div class="ttc" id="anamespacellvm_html_a788ace9bfafe2db73b33d1f4301ce081a1c05703c1b56bbeaada423e094e1a5b4"><div class="ttname"><a href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a1c05703c1b56bbeaada423e094e1a5b4">llvm::MULSUBv8i16_indexed_OP2</a></div><div class="ttdeci">@ MULSUBv8i16_indexed_OP2</div><div class="ttdef"><b>Definition</b> <a href="#l00094">AArch64InstrInfo.h:94</a></div></div>
<div class="ttc" id="anamespacellvm_html_a788ace9bfafe2db73b33d1f4301ce081a1cfa80c2a7bc3ab93307eddca9f3b697"><div class="ttname"><a href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a1cfa80c2a7bc3ab93307eddca9f3b697">llvm::FMLSv4f16_OP2</a></div><div class="ttdeci">@ FMLSv4f16_OP2</div><div class="ttdef"><b>Definition</b> <a href="#l00143">AArch64InstrInfo.h:143</a></div></div>
<div class="ttc" id="anamespacellvm_html_a788ace9bfafe2db73b33d1f4301ce081a1d0397aa241d5b7171a07f3d4dce0223"><div class="ttname"><a href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a1d0397aa241d5b7171a07f3d4dce0223">llvm::FMLSv2f32_OP1</a></div><div class="ttdeci">@ FMLSv2f32_OP1</div><div class="ttdef"><b>Definition</b> <a href="#l00146">AArch64InstrInfo.h:146</a></div></div>
<div class="ttc" id="anamespacellvm_html_a788ace9bfafe2db73b33d1f4301ce081a2128b33f53a413a7263e48cab14edb11"><div class="ttname"><a href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a2128b33f53a413a7263e48cab14edb11">llvm::FNMULSUBH_OP1</a></div><div class="ttdeci">@ FNMULSUBH_OP1</div><div class="ttdef"><b>Definition</b> <a href="#l00113">AArch64InstrInfo.h:113</a></div></div>
<div class="ttc" id="anamespacellvm_html_a788ace9bfafe2db73b33d1f4301ce081a254939223be79847ea842531f7dbeb93"><div class="ttname"><a href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a254939223be79847ea842531f7dbeb93">llvm::FMLAv1i64_indexed_OP2</a></div><div class="ttdeci">@ FMLAv1i64_indexed_OP2</div><div class="ttdef"><b>Definition</b> <a href="#l00119">AArch64InstrInfo.h:119</a></div></div>
<div class="ttc" id="anamespacellvm_html_a788ace9bfafe2db73b33d1f4301ce081a2659c1d63a5330f78aed8f5e3bc153a6"><div class="ttname"><a href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a2659c1d63a5330f78aed8f5e3bc153a6">llvm::MULSUBv4i16_indexed_OP2</a></div><div class="ttdeci">@ MULSUBv4i16_indexed_OP2</div><div class="ttdef"><b>Definition</b> <a href="#l00092">AArch64InstrInfo.h:92</a></div></div>
<div class="ttc" id="anamespacellvm_html_a788ace9bfafe2db73b33d1f4301ce081a273637896b58938e79c2c22bead07b72"><div class="ttname"><a href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a273637896b58938e79c2c22bead07b72">llvm::FMLSv2f32_OP2</a></div><div class="ttdeci">@ FMLSv2f32_OP2</div><div class="ttdef"><b>Definition</b> <a href="#l00147">AArch64InstrInfo.h:147</a></div></div>
<div class="ttc" id="anamespacellvm_html_a788ace9bfafe2db73b33d1f4301ce081a29da0b711c806f3e110ef4be00840f5d"><div class="ttname"><a href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a29da0b711c806f3e110ef4be00840f5d">llvm::FMLAv1i32_indexed_OP1</a></div><div class="ttdeci">@ FMLAv1i32_indexed_OP1</div><div class="ttdef"><b>Definition</b> <a href="#l00116">AArch64InstrInfo.h:116</a></div></div>
<div class="ttc" id="anamespacellvm_html_a788ace9bfafe2db73b33d1f4301ce081a2d1b8082b8a641778274bc55c171ba47"><div class="ttname"><a href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a2d1b8082b8a641778274bc55c171ba47">llvm::FMLAv2i64_indexed_OP2</a></div><div class="ttdeci">@ FMLAv2i64_indexed_OP2</div><div class="ttdef"><b>Definition</b> <a href="#l00135">AArch64InstrInfo.h:135</a></div></div>
<div class="ttc" id="anamespacellvm_html_a788ace9bfafe2db73b33d1f4301ce081a2def6435ef8399688ebfca4b0c64880e"><div class="ttname"><a href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a2def6435ef8399688ebfca4b0c64880e">llvm::FMLAv2f64_OP1</a></div><div class="ttdeci">@ FMLAv2f64_OP1</div><div class="ttdef"><b>Definition</b> <a href="#l00126">AArch64InstrInfo.h:126</a></div></div>
<div class="ttc" id="anamespacellvm_html_a788ace9bfafe2db73b33d1f4301ce081a2e3a103b14b4d513c84a02b7360b380f"><div class="ttname"><a href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a2e3a103b14b4d513c84a02b7360b380f">llvm::FMLSv8i16_indexed_OP1</a></div><div class="ttdeci">@ FMLSv8i16_indexed_OP1</div><div class="ttdef"><b>Definition</b> <a href="#l00152">AArch64InstrInfo.h:152</a></div></div>
<div class="ttc" id="anamespacellvm_html_a788ace9bfafe2db73b33d1f4301ce081a2ecb9a17e63d5940114e3370ea314054"><div class="ttname"><a href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a2ecb9a17e63d5940114e3370ea314054">llvm::MULSUBv2i32_OP1</a></div><div class="ttdeci">@ MULSUBv2i32_OP1</div><div class="ttdef"><b>Definition</b> <a href="#l00077">AArch64InstrInfo.h:77</a></div></div>
<div class="ttc" id="anamespacellvm_html_a788ace9bfafe2db73b33d1f4301ce081a2efbd5c27fc48ce7a1899b8d9aa1581f"><div class="ttname"><a href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a2efbd5c27fc48ce7a1899b8d9aa1581f">llvm::FMULv4i16_indexed_OP2</a></div><div class="ttdeci">@ FMULv4i16_indexed_OP2</div><div class="ttdef"><b>Definition</b> <a href="#l00168">AArch64InstrInfo.h:168</a></div></div>
<div class="ttc" id="anamespacellvm_html_a788ace9bfafe2db73b33d1f4301ce081a2fdbbb7605c0641fd680f2b6f4654843"><div class="ttname"><a href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a2fdbbb7605c0641fd680f2b6f4654843">llvm::MULADDX_OP1</a></div><div class="ttdeci">@ MULADDX_OP1</div><div class="ttdef"><b>Definition</b> <a href="#l00049">AArch64InstrInfo.h:49</a></div></div>
<div class="ttc" id="anamespacellvm_html_a788ace9bfafe2db73b33d1f4301ce081a32c16136ae0351dcda14d0f4c6707ded"><div class="ttname"><a href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a32c16136ae0351dcda14d0f4c6707ded">llvm::SUBADD_OP1</a></div><div class="ttdeci">@ SUBADD_OP1</div><div class="ttdef"><b>Definition</b> <a href="#l00039">AArch64InstrInfo.h:39</a></div></div>
<div class="ttc" id="anamespacellvm_html_a788ace9bfafe2db73b33d1f4301ce081a3499c6340b695808558550fb019a9ca8"><div class="ttname"><a href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a3499c6340b695808558550fb019a9ca8">llvm::MULSUBv4i32_indexed_OP2</a></div><div class="ttdeci">@ MULSUBv4i32_indexed_OP2</div><div class="ttdef"><b>Definition</b> <a href="#l00098">AArch64InstrInfo.h:98</a></div></div>
<div class="ttc" id="anamespacellvm_html_a788ace9bfafe2db73b33d1f4301ce081a3b392d5a83c74984a34d3e8424d71317"><div class="ttname"><a href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a3b392d5a83c74984a34d3e8424d71317">llvm::FMULv2i64_indexed_OP2</a></div><div class="ttdeci">@ FMULv2i64_indexed_OP2</div><div class="ttdef"><b>Definition</b> <a href="#l00166">AArch64InstrInfo.h:166</a></div></div>
<div class="ttc" id="anamespacellvm_html_a788ace9bfafe2db73b33d1f4301ce081a3fa37ac5f5d303429c55b37d11a86190"><div class="ttname"><a href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a3fa37ac5f5d303429c55b37d11a86190">llvm::FNMADD</a></div><div class="ttdeci">@ FNMADD</div><div class="ttdef"><b>Definition</b> <a href="#l00174">AArch64InstrInfo.h:174</a></div></div>
<div class="ttc" id="anamespacellvm_html_a788ace9bfafe2db73b33d1f4301ce081a3feaa03038d4172ebcedbaa6cb98e468"><div class="ttname"><a href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a3feaa03038d4172ebcedbaa6cb98e468">llvm::MULSUBXI_OP1</a></div><div class="ttdeci">@ MULSUBXI_OP1</div><div class="ttdef"><b>Definition</b> <a href="#l00054">AArch64InstrInfo.h:54</a></div></div>
<div class="ttc" id="anamespacellvm_html_a788ace9bfafe2db73b33d1f4301ce081a404af9657e59e385b2510c0ea9c4389b"><div class="ttname"><a href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a404af9657e59e385b2510c0ea9c4389b">llvm::FMULSUBD_OP2</a></div><div class="ttdeci">@ FMULSUBD_OP2</div><div class="ttdef"><b>Definition</b> <a href="#l00112">AArch64InstrInfo.h:112</a></div></div>
<div class="ttc" id="anamespacellvm_html_a788ace9bfafe2db73b33d1f4301ce081a42935be91301488d5630f754a7b7a673"><div class="ttname"><a href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a42935be91301488d5630f754a7b7a673">llvm::FMLAv4i32_indexed_OP1</a></div><div class="ttdeci">@ FMLAv4i32_indexed_OP1</div><div class="ttdef"><b>Definition</b> <a href="#l00138">AArch64InstrInfo.h:138</a></div></div>
<div class="ttc" id="anamespacellvm_html_a788ace9bfafe2db73b33d1f4301ce081a43fac15e41468e271fd3a8e9ba5ba10a"><div class="ttname"><a href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a43fac15e41468e271fd3a8e9ba5ba10a">llvm::FMLAv8f16_OP1</a></div><div class="ttdeci">@ FMLAv8f16_OP1</div><div class="ttdef"><b>Definition</b> <a href="#l00122">AArch64InstrInfo.h:122</a></div></div>
<div class="ttc" id="anamespacellvm_html_a788ace9bfafe2db73b33d1f4301ce081a441912041899752296b49cbdf01ebe96"><div class="ttname"><a href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a441912041899752296b49cbdf01ebe96">llvm::MULADDWI_OP1</a></div><div class="ttdeci">@ MULADDWI_OP1</div><div class="ttdef"><b>Definition</b> <a href="#l00047">AArch64InstrInfo.h:47</a></div></div>
<div class="ttc" id="anamespacellvm_html_a788ace9bfafe2db73b33d1f4301ce081a450de5c53a682d9c0711087857e66e56"><div class="ttname"><a href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a450de5c53a682d9c0711087857e66e56">llvm::MULADDv4i16_OP2</a></div><div class="ttdeci">@ MULADDv4i16_OP2</div><div class="ttdef"><b>Definition</b> <a href="#l00061">AArch64InstrInfo.h:61</a></div></div>
<div class="ttc" id="anamespacellvm_html_a788ace9bfafe2db73b33d1f4301ce081a455f5434d37ab1ecef5d82aa8b7e291b"><div class="ttname"><a href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a455f5434d37ab1ecef5d82aa8b7e291b">llvm::FMULSUBH_OP2</a></div><div class="ttdeci">@ FMULSUBH_OP2</div><div class="ttdef"><b>Definition</b> <a href="#l00104">AArch64InstrInfo.h:104</a></div></div>
<div class="ttc" id="anamespacellvm_html_a788ace9bfafe2db73b33d1f4301ce081a456140411ed09fd65e9791d87ff58dc7"><div class="ttname"><a href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a456140411ed09fd65e9791d87ff58dc7">llvm::FMULv8i16_indexed_OP2</a></div><div class="ttdeci">@ FMULv8i16_indexed_OP2</div><div class="ttdef"><b>Definition</b> <a href="#l00172">AArch64InstrInfo.h:172</a></div></div>
<div class="ttc" id="anamespacellvm_html_a788ace9bfafe2db73b33d1f4301ce081a45caafd2d036833623a9a3e7d75eadf9"><div class="ttname"><a href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a45caafd2d036833623a9a3e7d75eadf9">llvm::MULSUBv4i16_OP1</a></div><div class="ttdeci">@ MULSUBv4i16_OP1</div><div class="ttdef"><b>Definition</b> <a href="#l00073">AArch64InstrInfo.h:73</a></div></div>
<div class="ttc" id="anamespacellvm_html_a788ace9bfafe2db73b33d1f4301ce081a470de5f4b5e67204b6f9774eb7508adf"><div class="ttname"><a href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a470de5f4b5e67204b6f9774eb7508adf">llvm::FMULSUBD_OP1</a></div><div class="ttdeci">@ FMULSUBD_OP1</div><div class="ttdef"><b>Definition</b> <a href="#l00111">AArch64InstrInfo.h:111</a></div></div>
<div class="ttc" id="anamespacellvm_html_a788ace9bfafe2db73b33d1f4301ce081a4876197ede6027b668b905ba9c30f00d"><div class="ttname"><a href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a4876197ede6027b668b905ba9c30f00d">llvm::FMLSv2f64_OP2</a></div><div class="ttdeci">@ FMLSv2f64_OP2</div><div class="ttdef"><b>Definition</b> <a href="#l00149">AArch64InstrInfo.h:149</a></div></div>
<div class="ttc" id="anamespacellvm_html_a788ace9bfafe2db73b33d1f4301ce081a489c3f3316335b1cfa6e7174b61b94d6"><div class="ttname"><a href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a489c3f3316335b1cfa6e7174b61b94d6">llvm::MULADDv4i32_OP2</a></div><div class="ttdeci">@ MULADDv4i32_OP2</div><div class="ttdef"><b>Definition</b> <a href="#l00067">AArch64InstrInfo.h:67</a></div></div>
<div class="ttc" id="anamespacellvm_html_a788ace9bfafe2db73b33d1f4301ce081a4939e86ef4510ceb729ae2a595a7ade1"><div class="ttname"><a href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a4939e86ef4510ceb729ae2a595a7ade1">llvm::FMULADDS_OP1</a></div><div class="ttdeci">@ FMULADDS_OP1</div><div class="ttdef"><b>Definition</b> <a href="#l00105">AArch64InstrInfo.h:105</a></div></div>
<div class="ttc" id="anamespacellvm_html_a788ace9bfafe2db73b33d1f4301ce081a49d7aeec4d46eceb096be4ad6d45c259"><div class="ttname"><a href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a49d7aeec4d46eceb096be4ad6d45c259">llvm::MULADDv8i8_OP1</a></div><div class="ttdeci">@ MULADDv8i8_OP1</div><div class="ttdef"><b>Definition</b> <a href="#l00056">AArch64InstrInfo.h:56</a></div></div>
<div class="ttc" id="anamespacellvm_html_a788ace9bfafe2db73b33d1f4301ce081a4b5616e470ba55bf574745527d41f4d0"><div class="ttname"><a href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a4b5616e470ba55bf574745527d41f4d0">llvm::FMULADDD_OP1</a></div><div class="ttdeci">@ FMULADDD_OP1</div><div class="ttdef"><b>Definition</b> <a href="#l00109">AArch64InstrInfo.h:109</a></div></div>
<div class="ttc" id="anamespacellvm_html_a788ace9bfafe2db73b33d1f4301ce081a587e584f072ba0aebacc244e6ffeab48"><div class="ttname"><a href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a587e584f072ba0aebacc244e6ffeab48">llvm::MULSUBX_OP2</a></div><div class="ttdeci">@ MULSUBX_OP2</div><div class="ttdef"><b>Definition</b> <a href="#l00052">AArch64InstrInfo.h:52</a></div></div>
<div class="ttc" id="anamespacellvm_html_a788ace9bfafe2db73b33d1f4301ce081a58f90b4095f6de0cb29d100f9a98111f"><div class="ttname"><a href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a58f90b4095f6de0cb29d100f9a98111f">llvm::MULADDv2i32_OP2</a></div><div class="ttdeci">@ MULADDv2i32_OP2</div><div class="ttdef"><b>Definition</b> <a href="#l00065">AArch64InstrInfo.h:65</a></div></div>
<div class="ttc" id="anamespacellvm_html_a788ace9bfafe2db73b33d1f4301ce081a5c6b6f16c959ba70ad982391c4f28979"><div class="ttname"><a href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a5c6b6f16c959ba70ad982391c4f28979">llvm::MULADDv16i8_OP2</a></div><div class="ttdeci">@ MULADDv16i8_OP2</div><div class="ttdef"><b>Definition</b> <a href="#l00059">AArch64InstrInfo.h:59</a></div></div>
<div class="ttc" id="anamespacellvm_html_a788ace9bfafe2db73b33d1f4301ce081a5c8c19baccaa3ba3dbacca5ce011ee27"><div class="ttname"><a href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a5c8c19baccaa3ba3dbacca5ce011ee27">llvm::MULADDv8i8_OP2</a></div><div class="ttdeci">@ MULADDv8i8_OP2</div><div class="ttdef"><b>Definition</b> <a href="#l00057">AArch64InstrInfo.h:57</a></div></div>
<div class="ttc" id="anamespacellvm_html_a788ace9bfafe2db73b33d1f4301ce081a5d86ab23b51cb137de8debb33a03e113"><div class="ttname"><a href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a5d86ab23b51cb137de8debb33a03e113">llvm::FMULSUBH_OP1</a></div><div class="ttdeci">@ FMULSUBH_OP1</div><div class="ttdef"><b>Definition</b> <a href="#l00103">AArch64InstrInfo.h:103</a></div></div>
<div class="ttc" id="anamespacellvm_html_a788ace9bfafe2db73b33d1f4301ce081a5eea07d234b0baa44a25a37bc333cf88"><div class="ttname"><a href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a5eea07d234b0baa44a25a37bc333cf88">llvm::FMLSv4i16_indexed_OP1</a></div><div class="ttdeci">@ FMLSv4i16_indexed_OP1</div><div class="ttdef"><b>Definition</b> <a href="#l00150">AArch64InstrInfo.h:150</a></div></div>
<div class="ttc" id="anamespacellvm_html_a788ace9bfafe2db73b33d1f4301ce081a61a16544eb6feeac711f2f679ff43947"><div class="ttname"><a href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a61a16544eb6feeac711f2f679ff43947">llvm::MULADDv16i8_OP1</a></div><div class="ttdeci">@ MULADDv16i8_OP1</div><div class="ttdef"><b>Definition</b> <a href="#l00058">AArch64InstrInfo.h:58</a></div></div>
<div class="ttc" id="anamespacellvm_html_a788ace9bfafe2db73b33d1f4301ce081a63a034ee40df6f873506cb087289b0f6"><div class="ttname"><a href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a63a034ee40df6f873506cb087289b0f6">llvm::FMLAv2i64_indexed_OP1</a></div><div class="ttdeci">@ FMLAv2i64_indexed_OP1</div><div class="ttdef"><b>Definition</b> <a href="#l00134">AArch64InstrInfo.h:134</a></div></div>
<div class="ttc" id="anamespacellvm_html_a788ace9bfafe2db73b33d1f4301ce081a64a724a4e4e907f10318a826f4b860dd"><div class="ttname"><a href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a64a724a4e4e907f10318a826f4b860dd">llvm::FMLAv1i32_indexed_OP2</a></div><div class="ttdeci">@ FMLAv1i32_indexed_OP2</div><div class="ttdef"><b>Definition</b> <a href="#l00117">AArch64InstrInfo.h:117</a></div></div>
<div class="ttc" id="anamespacellvm_html_a788ace9bfafe2db73b33d1f4301ce081a6609a41ed10bdc4908ba0ec186e952df"><div class="ttname"><a href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a6609a41ed10bdc4908ba0ec186e952df">llvm::FMLAv4f16_OP2</a></div><div class="ttdeci">@ FMLAv4f16_OP2</div><div class="ttdef"><b>Definition</b> <a href="#l00121">AArch64InstrInfo.h:121</a></div></div>
<div class="ttc" id="anamespacellvm_html_a788ace9bfafe2db73b33d1f4301ce081a667423dbeddfccb051503042cd2f25b3"><div class="ttname"><a href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a667423dbeddfccb051503042cd2f25b3">llvm::FMLSv2i64_indexed_OP2</a></div><div class="ttdeci">@ FMLSv2i64_indexed_OP2</div><div class="ttdef"><b>Definition</b> <a href="#l00157">AArch64InstrInfo.h:157</a></div></div>
<div class="ttc" id="anamespacellvm_html_a788ace9bfafe2db73b33d1f4301ce081a66d11af038a94fa2db0f3dc57bcb2e1f"><div class="ttname"><a href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a66d11af038a94fa2db0f3dc57bcb2e1f">llvm::MULADDv2i32_OP1</a></div><div class="ttdeci">@ MULADDv2i32_OP1</div><div class="ttdef"><b>Definition</b> <a href="#l00064">AArch64InstrInfo.h:64</a></div></div>
<div class="ttc" id="anamespacellvm_html_a788ace9bfafe2db73b33d1f4301ce081a6e68e02afdd837853410842a554f7915"><div class="ttname"><a href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a6e68e02afdd837853410842a554f7915">llvm::MULADDv4i32_OP1</a></div><div class="ttdeci">@ MULADDv4i32_OP1</div><div class="ttdef"><b>Definition</b> <a href="#l00066">AArch64InstrInfo.h:66</a></div></div>
<div class="ttc" id="anamespacellvm_html_a788ace9bfafe2db73b33d1f4301ce081a714249f500e9569927c20953056b3513"><div class="ttname"><a href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a714249f500e9569927c20953056b3513">llvm::FMLSv4f16_OP1</a></div><div class="ttdeci">@ FMLSv4f16_OP1</div><div class="ttdef"><b>Definition</b> <a href="#l00142">AArch64InstrInfo.h:142</a></div></div>
<div class="ttc" id="anamespacellvm_html_a788ace9bfafe2db73b33d1f4301ce081a7173a759f649820224bf5737160215c6"><div class="ttname"><a href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a7173a759f649820224bf5737160215c6">llvm::FMLSv8f16_OP2</a></div><div class="ttdeci">@ FMLSv8f16_OP2</div><div class="ttdef"><b>Definition</b> <a href="#l00145">AArch64InstrInfo.h:145</a></div></div>
<div class="ttc" id="anamespacellvm_html_a788ace9bfafe2db73b33d1f4301ce081a74b17f278cf0590c8e135d79db715df3"><div class="ttname"><a href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a74b17f278cf0590c8e135d79db715df3">llvm::FMLSv4f32_OP2</a></div><div class="ttdeci">@ FMLSv4f32_OP2</div><div class="ttdef"><b>Definition</b> <a href="#l00159">AArch64InstrInfo.h:159</a></div></div>
<div class="ttc" id="anamespacellvm_html_a788ace9bfafe2db73b33d1f4301ce081a77cbec9de2221d33e905c505ff100dc1"><div class="ttname"><a href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a77cbec9de2221d33e905c505ff100dc1">llvm::MULADDv2i32_indexed_OP1</a></div><div class="ttdeci">@ MULADDv2i32_indexed_OP1</div><div class="ttdef"><b>Definition</b> <a href="#l00086">AArch64InstrInfo.h:86</a></div></div>
<div class="ttc" id="anamespacellvm_html_a788ace9bfafe2db73b33d1f4301ce081a7a8573dbc3eef167b70dd1d04f94bc2c"><div class="ttname"><a href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a7a8573dbc3eef167b70dd1d04f94bc2c">llvm::FMULADDD_OP2</a></div><div class="ttdeci">@ FMULADDD_OP2</div><div class="ttdef"><b>Definition</b> <a href="#l00110">AArch64InstrInfo.h:110</a></div></div>
<div class="ttc" id="anamespacellvm_html_a788ace9bfafe2db73b33d1f4301ce081a7ab0c1c56e6201f0fb54c736a5cb59c1"><div class="ttname"><a href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a7ab0c1c56e6201f0fb54c736a5cb59c1">llvm::MULSUBv16i8_OP2</a></div><div class="ttdeci">@ MULSUBv16i8_OP2</div><div class="ttdef"><b>Definition</b> <a href="#l00072">AArch64InstrInfo.h:72</a></div></div>
<div class="ttc" id="anamespacellvm_html_a788ace9bfafe2db73b33d1f4301ce081a7d7d1ae75b0c61c4fd859fb754ca87da"><div class="ttname"><a href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a7d7d1ae75b0c61c4fd859fb754ca87da">llvm::MULADDX_OP2</a></div><div class="ttdeci">@ MULADDX_OP2</div><div class="ttdef"><b>Definition</b> <a href="#l00050">AArch64InstrInfo.h:50</a></div></div>
<div class="ttc" id="anamespacellvm_html_a788ace9bfafe2db73b33d1f4301ce081a7d8e9301a297aa48bfd213e1fd0a2e3f"><div class="ttname"><a href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a7d8e9301a297aa48bfd213e1fd0a2e3f">llvm::FMLSv4f32_OP1</a></div><div class="ttdeci">@ FMLSv4f32_OP1</div><div class="ttdef"><b>Definition</b> <a href="#l00158">AArch64InstrInfo.h:158</a></div></div>
<div class="ttc" id="anamespacellvm_html_a788ace9bfafe2db73b33d1f4301ce081a7ee53383fa82a4fa8a927d51378d944c"><div class="ttname"><a href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a7ee53383fa82a4fa8a927d51378d944c">llvm::MULADDv4i32_indexed_OP1</a></div><div class="ttdeci">@ MULADDv4i32_indexed_OP1</div><div class="ttdef"><b>Definition</b> <a href="#l00088">AArch64InstrInfo.h:88</a></div></div>
<div class="ttc" id="anamespacellvm_html_a788ace9bfafe2db73b33d1f4301ce081a7fb97a564d6c84b58c7f83e7778c7785"><div class="ttname"><a href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a7fb97a564d6c84b58c7f83e7778c7785">llvm::MULADDv2i32_indexed_OP2</a></div><div class="ttdeci">@ MULADDv2i32_indexed_OP2</div><div class="ttdef"><b>Definition</b> <a href="#l00087">AArch64InstrInfo.h:87</a></div></div>
<div class="ttc" id="anamespacellvm_html_a788ace9bfafe2db73b33d1f4301ce081a824335a2f06b62c5a0a7523bd548aa14"><div class="ttname"><a href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a824335a2f06b62c5a0a7523bd548aa14">llvm::FMLAv4i16_indexed_OP2</a></div><div class="ttdeci">@ FMLAv4i16_indexed_OP2</div><div class="ttdef"><b>Definition</b> <a href="#l00129">AArch64InstrInfo.h:129</a></div></div>
<div class="ttc" id="anamespacellvm_html_a788ace9bfafe2db73b33d1f4301ce081a82d4d9ad96413032a77fdecb8750f163"><div class="ttname"><a href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a82d4d9ad96413032a77fdecb8750f163">llvm::MULSUBv8i16_OP1</a></div><div class="ttdeci">@ MULSUBv8i16_OP1</div><div class="ttdef"><b>Definition</b> <a href="#l00075">AArch64InstrInfo.h:75</a></div></div>
<div class="ttc" id="anamespacellvm_html_a788ace9bfafe2db73b33d1f4301ce081a8329ce85350ad0d6a42bb948a2eb6d13"><div class="ttname"><a href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a8329ce85350ad0d6a42bb948a2eb6d13">llvm::FMLAv8f16_OP2</a></div><div class="ttdeci">@ FMLAv8f16_OP2</div><div class="ttdef"><b>Definition</b> <a href="#l00123">AArch64InstrInfo.h:123</a></div></div>
<div class="ttc" id="anamespacellvm_html_a788ace9bfafe2db73b33d1f4301ce081a84a58388d0b4436a034836e56a0daa5b"><div class="ttname"><a href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a84a58388d0b4436a034836e56a0daa5b">llvm::FMULv2i32_indexed_OP2</a></div><div class="ttdeci">@ FMULv2i32_indexed_OP2</div><div class="ttdef"><b>Definition</b> <a href="#l00164">AArch64InstrInfo.h:164</a></div></div>
<div class="ttc" id="anamespacellvm_html_a788ace9bfafe2db73b33d1f4301ce081a85845bacf9b763b22d3ec71ae8c17ef9"><div class="ttname"><a href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a85845bacf9b763b22d3ec71ae8c17ef9">llvm::FMLSv2f64_OP1</a></div><div class="ttdeci">@ FMLSv2f64_OP1</div><div class="ttdef"><b>Definition</b> <a href="#l00148">AArch64InstrInfo.h:148</a></div></div>
<div class="ttc" id="anamespacellvm_html_a788ace9bfafe2db73b33d1f4301ce081a8cc4984799cb0d30032b56ec47b6e68f"><div class="ttname"><a href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a8cc4984799cb0d30032b56ec47b6e68f">llvm::FMLSv2i32_indexed_OP2</a></div><div class="ttdeci">@ FMLSv2i32_indexed_OP2</div><div class="ttdef"><b>Definition</b> <a href="#l00155">AArch64InstrInfo.h:155</a></div></div>
<div class="ttc" id="anamespacellvm_html_a788ace9bfafe2db73b33d1f4301ce081a9052c5e8a47baa23436afc9fd2f4ddc2"><div class="ttname"><a href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a9052c5e8a47baa23436afc9fd2f4ddc2">llvm::FMULSUBS_OP1</a></div><div class="ttdeci">@ FMULSUBS_OP1</div><div class="ttdef"><b>Definition</b> <a href="#l00107">AArch64InstrInfo.h:107</a></div></div>
<div class="ttc" id="anamespacellvm_html_a788ace9bfafe2db73b33d1f4301ce081a93257695eff10a14a3f237c627b2916f"><div class="ttname"><a href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a93257695eff10a14a3f237c627b2916f">llvm::FMLSv4i32_indexed_OP1</a></div><div class="ttdeci">@ FMLSv4i32_indexed_OP1</div><div class="ttdef"><b>Definition</b> <a href="#l00160">AArch64InstrInfo.h:160</a></div></div>
<div class="ttc" id="anamespacellvm_html_a788ace9bfafe2db73b33d1f4301ce081a93a582c110273ffba55e6e60abb55981"><div class="ttname"><a href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a93a582c110273ffba55e6e60abb55981">llvm::FMULv2i64_indexed_OP1</a></div><div class="ttdeci">@ FMULv2i64_indexed_OP1</div><div class="ttdef"><b>Definition</b> <a href="#l00165">AArch64InstrInfo.h:165</a></div></div>
<div class="ttc" id="anamespacellvm_html_a788ace9bfafe2db73b33d1f4301ce081a960d20d24cece9595d68238f8388b345"><div class="ttname"><a href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a960d20d24cece9595d68238f8388b345">llvm::MULSUBv4i16_OP2</a></div><div class="ttdeci">@ MULSUBv4i16_OP2</div><div class="ttdef"><b>Definition</b> <a href="#l00074">AArch64InstrInfo.h:74</a></div></div>
<div class="ttc" id="anamespacellvm_html_a788ace9bfafe2db73b33d1f4301ce081a9a65290e45e52435fb6e38843858182d"><div class="ttname"><a href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a9a65290e45e52435fb6e38843858182d">llvm::FMLSv4i16_indexed_OP2</a></div><div class="ttdeci">@ FMLSv4i16_indexed_OP2</div><div class="ttdef"><b>Definition</b> <a href="#l00151">AArch64InstrInfo.h:151</a></div></div>
<div class="ttc" id="anamespacellvm_html_a788ace9bfafe2db73b33d1f4301ce081a9f803e9611c7dc8463a245d00791c559"><div class="ttname"><a href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081a9f803e9611c7dc8463a245d00791c559">llvm::FMLAv2i32_indexed_OP1</a></div><div class="ttdeci">@ FMLAv2i32_indexed_OP1</div><div class="ttdef"><b>Definition</b> <a href="#l00132">AArch64InstrInfo.h:132</a></div></div>
<div class="ttc" id="anamespacellvm_html_a788ace9bfafe2db73b33d1f4301ce081aa50bc3dba90ebfd632d93db67b03e8f1"><div class="ttname"><a href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081aa50bc3dba90ebfd632d93db67b03e8f1">llvm::FMLSv2i32_indexed_OP1</a></div><div class="ttdeci">@ FMLSv2i32_indexed_OP1</div><div class="ttdef"><b>Definition</b> <a href="#l00154">AArch64InstrInfo.h:154</a></div></div>
<div class="ttc" id="anamespacellvm_html_a788ace9bfafe2db73b33d1f4301ce081aa810aa575f0528701808312255989cc0"><div class="ttname"><a href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081aa810aa575f0528701808312255989cc0">llvm::FNMULSUBD_OP1</a></div><div class="ttdeci">@ FNMULSUBD_OP1</div><div class="ttdef"><b>Definition</b> <a href="#l00115">AArch64InstrInfo.h:115</a></div></div>
<div class="ttc" id="anamespacellvm_html_a788ace9bfafe2db73b33d1f4301ce081aaa6146d75c9d45914aa145a28701b19f"><div class="ttname"><a href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081aaa6146d75c9d45914aa145a28701b19f">llvm::FMLAv8i16_indexed_OP1</a></div><div class="ttdeci">@ FMLAv8i16_indexed_OP1</div><div class="ttdef"><b>Definition</b> <a href="#l00130">AArch64InstrInfo.h:130</a></div></div>
<div class="ttc" id="anamespacellvm_html_a788ace9bfafe2db73b33d1f4301ce081aaaa836ebb5d687ad69f07888f4490d0a"><div class="ttname"><a href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081aaaa836ebb5d687ad69f07888f4490d0a">llvm::MULSUBv4i16_indexed_OP1</a></div><div class="ttdeci">@ MULSUBv4i16_indexed_OP1</div><div class="ttdef"><b>Definition</b> <a href="#l00091">AArch64InstrInfo.h:91</a></div></div>
<div class="ttc" id="anamespacellvm_html_a788ace9bfafe2db73b33d1f4301ce081aaabfd1c646edf729d24f415a03232cd8"><div class="ttname"><a href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081aaabfd1c646edf729d24f415a03232cd8">llvm::MULADDW_OP2</a></div><div class="ttdeci">@ MULADDW_OP2</div><div class="ttdef"><b>Definition</b> <a href="#l00044">AArch64InstrInfo.h:44</a></div></div>
<div class="ttc" id="anamespacellvm_html_a788ace9bfafe2db73b33d1f4301ce081aabc53997d7894be5eb40810745549073"><div class="ttname"><a href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081aabc53997d7894be5eb40810745549073">llvm::FMULADDH_OP2</a></div><div class="ttdeci">@ FMULADDH_OP2</div><div class="ttdef"><b>Definition</b> <a href="#l00102">AArch64InstrInfo.h:102</a></div></div>
<div class="ttc" id="anamespacellvm_html_a788ace9bfafe2db73b33d1f4301ce081aacf7b664d029c90786c2e53006c8c12c"><div class="ttname"><a href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081aacf7b664d029c90786c2e53006c8c12c">llvm::FMULADDS_OP2</a></div><div class="ttdeci">@ FMULADDS_OP2</div><div class="ttdef"><b>Definition</b> <a href="#l00106">AArch64InstrInfo.h:106</a></div></div>
<div class="ttc" id="anamespacellvm_html_a788ace9bfafe2db73b33d1f4301ce081aae50b06370bcbb91d7c93cfa19aaf1d1"><div class="ttname"><a href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081aae50b06370bcbb91d7c93cfa19aaf1d1">llvm::FMLSv4i32_indexed_OP2</a></div><div class="ttdeci">@ FMLSv4i32_indexed_OP2</div><div class="ttdef"><b>Definition</b> <a href="#l00161">AArch64InstrInfo.h:161</a></div></div>
<div class="ttc" id="anamespacellvm_html_a788ace9bfafe2db73b33d1f4301ce081aaf08ec9798b8d10d5d8230822a2358b4"><div class="ttname"><a href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081aaf08ec9798b8d10d5d8230822a2358b4">llvm::MULADDv4i32_indexed_OP2</a></div><div class="ttdeci">@ MULADDv4i32_indexed_OP2</div><div class="ttdef"><b>Definition</b> <a href="#l00089">AArch64InstrInfo.h:89</a></div></div>
<div class="ttc" id="anamespacellvm_html_a788ace9bfafe2db73b33d1f4301ce081ab32477ba81c86eda0b9b435adc59c5d9"><div class="ttname"><a href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081ab32477ba81c86eda0b9b435adc59c5d9">llvm::MULSUBv4i32_OP2</a></div><div class="ttdeci">@ MULSUBv4i32_OP2</div><div class="ttdef"><b>Definition</b> <a href="#l00080">AArch64InstrInfo.h:80</a></div></div>
<div class="ttc" id="anamespacellvm_html_a788ace9bfafe2db73b33d1f4301ce081ab379db876e9fff0d468eca802aff1d15"><div class="ttname"><a href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081ab379db876e9fff0d468eca802aff1d15">llvm::MULSUBv8i16_indexed_OP1</a></div><div class="ttdeci">@ MULSUBv8i16_indexed_OP1</div><div class="ttdef"><b>Definition</b> <a href="#l00093">AArch64InstrInfo.h:93</a></div></div>
<div class="ttc" id="anamespacellvm_html_a788ace9bfafe2db73b33d1f4301ce081ab3efd87cedaa1376a11800ae66a8af9d"><div class="ttname"><a href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081ab3efd87cedaa1376a11800ae66a8af9d">llvm::MULADDv8i16_OP2</a></div><div class="ttdeci">@ MULADDv8i16_OP2</div><div class="ttdef"><b>Definition</b> <a href="#l00063">AArch64InstrInfo.h:63</a></div></div>
<div class="ttc" id="anamespacellvm_html_a788ace9bfafe2db73b33d1f4301ce081ab51c4c41785b05718e432d9674f47f55"><div class="ttname"><a href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081ab51c4c41785b05718e432d9674f47f55">llvm::MULSUBv2i32_indexed_OP2</a></div><div class="ttdeci">@ MULSUBv2i32_indexed_OP2</div><div class="ttdef"><b>Definition</b> <a href="#l00096">AArch64InstrInfo.h:96</a></div></div>
<div class="ttc" id="anamespacellvm_html_a788ace9bfafe2db73b33d1f4301ce081ab83befd458ba245c59c0b48fd2d20182"><div class="ttname"><a href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081ab83befd458ba245c59c0b48fd2d20182">llvm::FMLSv8f16_OP1</a></div><div class="ttdeci">@ FMLSv8f16_OP1</div><div class="ttdef"><b>Definition</b> <a href="#l00144">AArch64InstrInfo.h:144</a></div></div>
<div class="ttc" id="anamespacellvm_html_a788ace9bfafe2db73b33d1f4301ce081abbcaf554b2aeaef80cb61c1a9bfa4fb8"><div class="ttname"><a href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081abbcaf554b2aeaef80cb61c1a9bfa4fb8">llvm::MULADDW_OP1</a></div><div class="ttdeci">@ MULADDW_OP1</div><div class="ttdef"><b>Definition</b> <a href="#l00043">AArch64InstrInfo.h:43</a></div></div>
<div class="ttc" id="anamespacellvm_html_a788ace9bfafe2db73b33d1f4301ce081abf0aedc997dfe9dff0845aaa9d266129"><div class="ttname"><a href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081abf0aedc997dfe9dff0845aaa9d266129">llvm::FMULv4i32_indexed_OP2</a></div><div class="ttdeci">@ FMULv4i32_indexed_OP2</div><div class="ttdef"><b>Definition</b> <a href="#l00170">AArch64InstrInfo.h:170</a></div></div>
<div class="ttc" id="anamespacellvm_html_a788ace9bfafe2db73b33d1f4301ce081abf773f75b734a04493ac02608cac4212"><div class="ttname"><a href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081abf773f75b734a04493ac02608cac4212">llvm::FMLSv2i64_indexed_OP1</a></div><div class="ttdeci">@ FMLSv2i64_indexed_OP1</div><div class="ttdef"><b>Definition</b> <a href="#l00156">AArch64InstrInfo.h:156</a></div></div>
<div class="ttc" id="anamespacellvm_html_a788ace9bfafe2db73b33d1f4301ce081ac41d721ea5ce1a2111d5b8928f408f24"><div class="ttname"><a href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081ac41d721ea5ce1a2111d5b8928f408f24">llvm::FMLAv2f32_OP2</a></div><div class="ttdeci">@ FMLAv2f32_OP2</div><div class="ttdef"><b>Definition</b> <a href="#l00124">AArch64InstrInfo.h:124</a></div></div>
<div class="ttc" id="anamespacellvm_html_a788ace9bfafe2db73b33d1f4301ce081acc4b54336476469db4e2bebd229e0825"><div class="ttname"><a href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081acc4b54336476469db4e2bebd229e0825">llvm::FMLAv2f32_OP1</a></div><div class="ttdeci">@ FMLAv2f32_OP1</div><div class="ttdef"><b>Definition</b> <a href="#l00125">AArch64InstrInfo.h:125</a></div></div>
<div class="ttc" id="anamespacellvm_html_a788ace9bfafe2db73b33d1f4301ce081accff5e3d00d208ac5eac3038b45a68e1"><div class="ttname"><a href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081accff5e3d00d208ac5eac3038b45a68e1">llvm::SUBADD_OP2</a></div><div class="ttdeci">@ SUBADD_OP2</div><div class="ttdef"><b>Definition</b> <a href="#l00040">AArch64InstrInfo.h:40</a></div></div>
<div class="ttc" id="anamespacellvm_html_a788ace9bfafe2db73b33d1f4301ce081ad0779448a48cf7f0ae369e4acfa6b432"><div class="ttname"><a href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081ad0779448a48cf7f0ae369e4acfa6b432">llvm::MULADDv4i16_OP1</a></div><div class="ttdeci">@ MULADDv4i16_OP1</div><div class="ttdef"><b>Definition</b> <a href="#l00060">AArch64InstrInfo.h:60</a></div></div>
<div class="ttc" id="anamespacellvm_html_a788ace9bfafe2db73b33d1f4301ce081ad3044849d8545f97060f56ea80fa196f"><div class="ttname"><a href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081ad3044849d8545f97060f56ea80fa196f">llvm::FMLAv4i32_indexed_OP2</a></div><div class="ttdeci">@ FMLAv4i32_indexed_OP2</div><div class="ttdef"><b>Definition</b> <a href="#l00139">AArch64InstrInfo.h:139</a></div></div>
<div class="ttc" id="anamespacellvm_html_a788ace9bfafe2db73b33d1f4301ce081ad3fb6b45af08b4e248015bf7e6e5839f"><div class="ttname"><a href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081ad3fb6b45af08b4e248015bf7e6e5839f">llvm::MULADDv8i16_indexed_OP1</a></div><div class="ttdeci">@ MULADDv8i16_indexed_OP1</div><div class="ttdef"><b>Definition</b> <a href="#l00084">AArch64InstrInfo.h:84</a></div></div>
<div class="ttc" id="anamespacellvm_html_a788ace9bfafe2db73b33d1f4301ce081adbf5b6fc6d9f153968f9464133fce7a6"><div class="ttname"><a href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081adbf5b6fc6d9f153968f9464133fce7a6">llvm::FMLAv4f16_OP1</a></div><div class="ttdeci">@ FMLAv4f16_OP1</div><div class="ttdef"><b>Definition</b> <a href="#l00120">AArch64InstrInfo.h:120</a></div></div>
<div class="ttc" id="anamespacellvm_html_a788ace9bfafe2db73b33d1f4301ce081adc0f0177744cd3d76da670a6c71fc368"><div class="ttname"><a href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081adc0f0177744cd3d76da670a6c71fc368">llvm::FMULv4i32_indexed_OP1</a></div><div class="ttdeci">@ FMULv4i32_indexed_OP1</div><div class="ttdef"><b>Definition</b> <a href="#l00169">AArch64InstrInfo.h:169</a></div></div>
<div class="ttc" id="anamespacellvm_html_a788ace9bfafe2db73b33d1f4301ce081add6083823694329041b5b8f41e72296c"><div class="ttname"><a href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081add6083823694329041b5b8f41e72296c">llvm::FMLAv4i16_indexed_OP1</a></div><div class="ttdeci">@ FMLAv4i16_indexed_OP1</div><div class="ttdef"><b>Definition</b> <a href="#l00128">AArch64InstrInfo.h:128</a></div></div>
<div class="ttc" id="anamespacellvm_html_a788ace9bfafe2db73b33d1f4301ce081ae0b39e885769b4f4bab9b709d7f40359"><div class="ttname"><a href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081ae0b39e885769b4f4bab9b709d7f40359">llvm::FMULv8i16_indexed_OP1</a></div><div class="ttdeci">@ FMULv8i16_indexed_OP1</div><div class="ttdef"><b>Definition</b> <a href="#l00171">AArch64InstrInfo.h:171</a></div></div>
<div class="ttc" id="anamespacellvm_html_a788ace9bfafe2db73b33d1f4301ce081ae2ce23a92b21ad38bf6626419b72fb98"><div class="ttname"><a href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081ae2ce23a92b21ad38bf6626419b72fb98">llvm::MULSUBv8i8_OP1</a></div><div class="ttdeci">@ MULSUBv8i8_OP1</div><div class="ttdef"><b>Definition</b> <a href="#l00069">AArch64InstrInfo.h:69</a></div></div>
<div class="ttc" id="anamespacellvm_html_a788ace9bfafe2db73b33d1f4301ce081ae3f5ac151986cbaa0cb9a66bda8ae620"><div class="ttname"><a href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081ae3f5ac151986cbaa0cb9a66bda8ae620">llvm::MULSUBW_OP2</a></div><div class="ttdeci">@ MULSUBW_OP2</div><div class="ttdef"><b>Definition</b> <a href="#l00046">AArch64InstrInfo.h:46</a></div></div>
<div class="ttc" id="anamespacellvm_html_a788ace9bfafe2db73b33d1f4301ce081ae85ed809edea767ac9b3f6a83e68306c"><div class="ttname"><a href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081ae85ed809edea767ac9b3f6a83e68306c">llvm::MULADDv8i16_OP1</a></div><div class="ttdeci">@ MULADDv8i16_OP1</div><div class="ttdef"><b>Definition</b> <a href="#l00062">AArch64InstrInfo.h:62</a></div></div>
<div class="ttc" id="anamespacellvm_html_a788ace9bfafe2db73b33d1f4301ce081aeee9f4a161bc13aab345f1734f20f6f0"><div class="ttname"><a href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081aeee9f4a161bc13aab345f1734f20f6f0">llvm::MULSUBv4i32_indexed_OP1</a></div><div class="ttdeci">@ MULSUBv4i32_indexed_OP1</div><div class="ttdef"><b>Definition</b> <a href="#l00097">AArch64InstrInfo.h:97</a></div></div>
<div class="ttc" id="anamespacellvm_html_a788ace9bfafe2db73b33d1f4301ce081aef032d1c33a5cf258c915f37e0a319cb"><div class="ttname"><a href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081aef032d1c33a5cf258c915f37e0a319cb">llvm::MULSUBv4i32_OP1</a></div><div class="ttdeci">@ MULSUBv4i32_OP1</div><div class="ttdef"><b>Definition</b> <a href="#l00079">AArch64InstrInfo.h:79</a></div></div>
<div class="ttc" id="anamespacellvm_html_a788ace9bfafe2db73b33d1f4301ce081af0ee08da6cdf1c922e2fa28602e711ab"><div class="ttname"><a href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081af0ee08da6cdf1c922e2fa28602e711ab">llvm::FMLSv8i16_indexed_OP2</a></div><div class="ttdeci">@ FMLSv8i16_indexed_OP2</div><div class="ttdef"><b>Definition</b> <a href="#l00153">AArch64InstrInfo.h:153</a></div></div>
<div class="ttc" id="anamespacellvm_html_a788ace9bfafe2db73b33d1f4301ce081af25eba0d7bb7f03d7e7bf572bdac52c5"><div class="ttname"><a href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081af25eba0d7bb7f03d7e7bf572bdac52c5">llvm::FMLAv4f32_OP2</a></div><div class="ttdeci">@ FMLAv4f32_OP2</div><div class="ttdef"><b>Definition</b> <a href="#l00137">AArch64InstrInfo.h:137</a></div></div>
<div class="ttc" id="anamespacellvm_html_a788ace9bfafe2db73b33d1f4301ce081af4f298a3a23bd860f54fcb3c8a3c87f1"><div class="ttname"><a href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081af4f298a3a23bd860f54fcb3c8a3c87f1">llvm::MULADDv8i16_indexed_OP2</a></div><div class="ttdeci">@ MULADDv8i16_indexed_OP2</div><div class="ttdef"><b>Definition</b> <a href="#l00085">AArch64InstrInfo.h:85</a></div></div>
<div class="ttc" id="anamespacellvm_html_a788ace9bfafe2db73b33d1f4301ce081af58e9da167498449818b46d834fb8b44"><div class="ttname"><a href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081af58e9da167498449818b46d834fb8b44">llvm::MULSUBWI_OP1</a></div><div class="ttdeci">@ MULSUBWI_OP1</div><div class="ttdef"><b>Definition</b> <a href="#l00048">AArch64InstrInfo.h:48</a></div></div>
<div class="ttc" id="anamespacellvm_html_a788ace9bfafe2db73b33d1f4301ce081af7fdb9d7a607aef418ce841de04236f6"><div class="ttname"><a href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081af7fdb9d7a607aef418ce841de04236f6">llvm::FMLAv4f32_OP1</a></div><div class="ttdeci">@ FMLAv4f32_OP1</div><div class="ttdef"><b>Definition</b> <a href="#l00136">AArch64InstrInfo.h:136</a></div></div>
<div class="ttc" id="anamespacellvm_html_a788ace9bfafe2db73b33d1f4301ce081af80f1b5b6dfd46363064a46fe026aa18"><div class="ttname"><a href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081af80f1b5b6dfd46363064a46fe026aa18">llvm::MULSUBX_OP1</a></div><div class="ttdeci">@ MULSUBX_OP1</div><div class="ttdef"><b>Definition</b> <a href="#l00051">AArch64InstrInfo.h:51</a></div></div>
<div class="ttc" id="anamespacellvm_html_a788ace9bfafe2db73b33d1f4301ce081af93f6ad2aedd6f2e9135722eb5e10ac2"><div class="ttname"><a href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081af93f6ad2aedd6f2e9135722eb5e10ac2">llvm::MULSUBv2i32_OP2</a></div><div class="ttdeci">@ MULSUBv2i32_OP2</div><div class="ttdef"><b>Definition</b> <a href="#l00078">AArch64InstrInfo.h:78</a></div></div>
<div class="ttc" id="anamespacellvm_html_a788ace9bfafe2db73b33d1f4301ce081afb5e9be653baddce8c394a34e93753c7"><div class="ttname"><a href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081afb5e9be653baddce8c394a34e93753c7">llvm::FMLSv1i64_indexed_OP2</a></div><div class="ttdeci">@ FMLSv1i64_indexed_OP2</div><div class="ttdef"><b>Definition</b> <a href="#l00141">AArch64InstrInfo.h:141</a></div></div>
<div class="ttc" id="anamespacellvm_html_a788ace9bfafe2db73b33d1f4301ce081afd5a9d70890814eab0b364a47c911cb5"><div class="ttname"><a href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081afd5a9d70890814eab0b364a47c911cb5">llvm::MULADDv4i16_indexed_OP1</a></div><div class="ttdeci">@ MULADDv4i16_indexed_OP1</div><div class="ttdef"><b>Definition</b> <a href="#l00082">AArch64InstrInfo.h:82</a></div></div>
<div class="ttc" id="anamespacellvm_html_a788ace9bfafe2db73b33d1f4301ce081afef7979e02e75de7dd163e05e60a350e"><div class="ttname"><a href="namespacellvm.html#a788ace9bfafe2db73b33d1f4301ce081afef7979e02e75de7dd163e05e60a350e">llvm::MULSUBv8i8_OP2</a></div><div class="ttdeci">@ MULSUBv8i8_OP2</div><div class="ttdef"><b>Definition</b> <a href="#l00070">AArch64InstrInfo.h:70</a></div></div>
<div class="ttc" id="anamespacellvm_html_a7c6206e8d8fd98ecca8ac2c785ee9491"><div class="ttname"><a href="namespacellvm.html#a7c6206e8d8fd98ecca8ac2c785ee9491">llvm::emitFrameOffset</a></div><div class="ttdeci">void emitFrameOffset(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MBBI, const DebugLoc &amp;DL, unsigned DestReg, unsigned SrcReg, StackOffset Offset, const TargetInstrInfo *TII, MachineInstr::MIFlag=MachineInstr::NoFlags, bool SetNZCV=false, bool NeedsWinCFI=false, bool *HasWinCFI=nullptr, bool EmitCFAOffset=false, StackOffset InitialOffset={}, unsigned FrameReg=AArch64::SP)</div><div class="ttdoc">emitFrameOffset - Emit instructions as needed to set DestReg to SrcReg plus Offset.</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l05445">AArch64InstrInfo.cpp:5445</a></div></div>
<div class="ttc" id="anamespacellvm_html_a878ef42ed9660dc3a739a37e056f845d"><div class="ttname"><a href="namespacellvm.html#a878ef42ed9660dc3a739a37e056f845d">llvm::CombinerObjective</a></div><div class="ttdeci">CombinerObjective</div><div class="ttdoc">The combiner's goal may differ based on which pattern it is attempting to optimize.</div><div class="ttdef"><b>Definition</b> <a href="MachineCombinerPattern_8h_source.html#l00021">MachineCombinerPattern.h:21</a></div></div>
<div class="ttc" id="anamespacellvm_html_a8d6c4616e2c2cc90d58377868eda6102"><div class="ttname"><a href="namespacellvm.html#a8d6c4616e2c2cc90d58377868eda6102">llvm::examineCFlagsUse</a></div><div class="ttdeci">std::optional&lt; UsedNZCV &gt; examineCFlagsUse(MachineInstr &amp;MI, MachineInstr &amp;CmpInstr, const TargetRegisterInfo &amp;TRI, SmallVectorImpl&lt; MachineInstr * &gt; *CCUseInstrs=nullptr)</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l01729">AArch64InstrInfo.cpp:1729</a></div></div>
<div class="ttc" id="anamespacellvm_html_a8ec1bf8d7b792ca9fac56f8514db18d2"><div class="ttname"><a href="namespacellvm.html#a8ec1bf8d7b792ca9fac56f8514db18d2">llvm::CodeGenOptLevel</a></div><div class="ttdeci">CodeGenOptLevel</div><div class="ttdoc">Code generation optimization level.</div><div class="ttdef"><b>Definition</b> <a href="CodeGen_8h_source.html#l00054">CodeGen.h:54</a></div></div>
<div class="ttc" id="anamespacellvm_html_ab9c6b351507d3c0730f4290919d43a12"><div class="ttname"><a href="namespacellvm.html#ab9c6b351507d3c0730f4290919d43a12">llvm::ArrayRef</a></div><div class="ttdeci">ArrayRef(const T &amp;OneElt) -&gt; ArrayRef&lt; T &gt;</div></div>
<div class="ttc" id="anamespacellvm_html_abbf5784629864b659e702b4861bc3b1e"><div class="ttname"><a href="namespacellvm.html#abbf5784629864b659e702b4861bc3b1e">llvm::isUncondBranchOpcode</a></div><div class="ttdeci">static bool isUncondBranchOpcode(int Opc)</div><div class="ttdef"><b>Definition</b> <a href="#l00668">AArch64InstrInfo.h:668</a></div></div>
<div class="ttc" id="anamespacellvm_html_abcbcb9cd48f8f0399387bfa5c2b6e80d"><div class="ttname"><a href="namespacellvm.html#abcbcb9cd48f8f0399387bfa5c2b6e80d">llvm::getPACOpcodeForKey</a></div><div class="ttdeci">static unsigned getPACOpcodeForKey(AArch64PACKey::ID K, bool Zero)</div><div class="ttdoc">Return PAC opcode to be used for a ptrauth sign using the given key, or its PAC*Z variant that doesn'...</div><div class="ttdef"><b>Definition</b> <a href="#l00739">AArch64InstrInfo.h:739</a></div></div>
<div class="ttc" id="anamespacellvm_html_acbe69ef233b07b4362366dcfc380abca"><div class="ttname"><a href="namespacellvm.html#acbe69ef233b07b4362366dcfc380abca">llvm::rewriteAArch64FrameIndex</a></div><div class="ttdeci">bool rewriteAArch64FrameIndex(MachineInstr &amp;MI, unsigned FrameRegIdx, unsigned FrameReg, StackOffset &amp;Offset, const AArch64InstrInfo *TII)</div><div class="ttdoc">rewriteAArch64FrameIndex - Rewrite MI to access 'Offset' bytes from the FP.</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l05766">AArch64InstrInfo.cpp:5766</a></div></div>
<div class="ttc" id="anamespacellvm_html_acecb758d131c550fcdf82d6211884138"><div class="ttname"><a href="namespacellvm.html#acecb758d131c550fcdf82d6211884138">llvm::MOSuppressPair</a></div><div class="ttdeci">static const MachineMemOperand::Flags MOSuppressPair</div><div class="ttdef"><b>Definition</b> <a href="#l00029">AArch64InstrInfo.h:29</a></div></div>
<div class="ttc" id="anamespacellvm_html_adb26c86c4abcccbe5376b3f7e5e8af69"><div class="ttname"><a href="namespacellvm.html#adb26c86c4abcccbe5376b3f7e5e8af69">llvm::isNZCVTouchedInInstructionRange</a></div><div class="ttdeci">bool isNZCVTouchedInInstructionRange(const MachineInstr &amp;DefMI, const MachineInstr &amp;UseMI, const TargetRegisterInfo *TRI)</div><div class="ttdoc">Return true if there is an instruction /after/ DefMI and before UseMI which either reads or clobbers ...</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l05149">AArch64InstrInfo.cpp:5149</a></div></div>
<div class="ttc" id="anamespacellvm_html_adcbbc11398a037540fd4fbab96e6f6a4"><div class="ttname"><a href="namespacellvm.html#adcbbc11398a037540fd4fbab96e6f6a4">llvm::MOStridedAccess</a></div><div class="ttdeci">static const MachineMemOperand::Flags MOStridedAccess</div><div class="ttdef"><b>Definition</b> <a href="#l00031">AArch64InstrInfo.h:31</a></div></div>
<div class="ttc" id="anamespacellvm_html_adeaafd19e35dd177bb6c9daa0247fbda"><div class="ttname"><a href="namespacellvm.html#adeaafd19e35dd177bb6c9daa0247fbda">llvm::getAUTOpcodeForKey</a></div><div class="ttdeci">static unsigned getAUTOpcodeForKey(AArch64PACKey::ID K, bool Zero)</div><div class="ttdoc">Return AUT opcode to be used for a ptrauth auth using the given key, or its AUT*Z variant that doesn'...</div><div class="ttdef"><b>Definition</b> <a href="#l00726">AArch64InstrInfo.h:726</a></div></div>
<div class="ttc" id="astructllvm_1_1ExtAddrMode_html"><div class="ttname"><a href="structllvm_1_1ExtAddrMode.html">llvm::ExtAddrMode</a></div><div class="ttdoc">Used to describe addressing mode similar to ExtAddrMode in CodeGenPrepare.</div><div class="ttdef"><b>Definition</b> <a href="TargetInstrInfo_8h_source.html#l00092">TargetInstrInfo.h:92</a></div></div>
<div class="ttc" id="astructllvm_1_1UsedNZCV_html"><div class="ttname"><a href="structllvm_1_1UsedNZCV.html">llvm::UsedNZCV</a></div><div class="ttdef"><b>Definition</b> <a href="#l00583">AArch64InstrInfo.h:583</a></div></div>
<div class="ttc" id="astructllvm_1_1UsedNZCV_html_a10df92aac66a0206ed4001b329792621"><div class="ttname"><a href="structllvm_1_1UsedNZCV.html#a10df92aac66a0206ed4001b329792621">llvm::UsedNZCV::operator|=</a></div><div class="ttdeci">UsedNZCV &amp; operator|=(const UsedNZCV &amp;UsedFlags)</div><div class="ttdef"><b>Definition</b> <a href="#l00591">AArch64InstrInfo.h:591</a></div></div>
<div class="ttc" id="astructllvm_1_1UsedNZCV_html_a1574ad01c6812d8d7758ded60242f6d8"><div class="ttname"><a href="structllvm_1_1UsedNZCV.html#a1574ad01c6812d8d7758ded60242f6d8">llvm::UsedNZCV::V</a></div><div class="ttdeci">bool V</div><div class="ttdef"><b>Definition</b> <a href="#l00587">AArch64InstrInfo.h:587</a></div></div>
<div class="ttc" id="astructllvm_1_1UsedNZCV_html_a45bff45182b5da58e31d988ef5826e69"><div class="ttname"><a href="structllvm_1_1UsedNZCV.html#a45bff45182b5da58e31d988ef5826e69">llvm::UsedNZCV::C</a></div><div class="ttdeci">bool C</div><div class="ttdef"><b>Definition</b> <a href="#l00586">AArch64InstrInfo.h:586</a></div></div>
<div class="ttc" id="astructllvm_1_1UsedNZCV_html_a5059ec85dcd9c74a861acc8ae3107e8d"><div class="ttname"><a href="structllvm_1_1UsedNZCV.html#a5059ec85dcd9c74a861acc8ae3107e8d">llvm::UsedNZCV::UsedNZCV</a></div><div class="ttdeci">UsedNZCV()=default</div></div>
<div class="ttc" id="astructllvm_1_1UsedNZCV_html_abe2f97a45fb29b53c3258372c7baa7c6"><div class="ttname"><a href="structllvm_1_1UsedNZCV.html#abe2f97a45fb29b53c3258372c7baa7c6">llvm::UsedNZCV::N</a></div><div class="ttdeci">bool N</div><div class="ttdef"><b>Definition</b> <a href="#l00584">AArch64InstrInfo.h:584</a></div></div>
<div class="ttc" id="astructllvm_1_1UsedNZCV_html_af3f54f8d3913945d66d952527d20a025"><div class="ttname"><a href="structllvm_1_1UsedNZCV.html#af3f54f8d3913945d66d952527d20a025">llvm::UsedNZCV::Z</a></div><div class="ttdeci">bool Z</div><div class="ttdef"><b>Definition</b> <a href="#l00585">AArch64InstrInfo.h:585</a></div></div>
<div class="ttc" id="astructllvm_1_1outliner_1_1Candidate_html"><div class="ttname"><a href="structllvm_1_1outliner_1_1Candidate.html">llvm::outliner::Candidate</a></div><div class="ttdoc">An individual sequence of instructions to be replaced with a call to an outlined function.</div><div class="ttdef"><b>Definition</b> <a href="MachineOutliner_8h_source.html#l00037">MachineOutliner.h:37</a></div></div>
<div class="ttc" id="astructllvm_1_1outliner_1_1OutlinedFunction_html"><div class="ttname"><a href="structllvm_1_1outliner_1_1OutlinedFunction.html">llvm::outliner::OutlinedFunction</a></div><div class="ttdoc">The information necessary to create an outlined function for some class of candidate.</div><div class="ttdef"><b>Definition</b> <a href="MachineOutliner_8h_source.html#l00217">MachineOutliner.h:217</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Fri Nov 1 2024 13:35:52 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.12.0
</small></address>
</div><!-- doc-content -->
</body>
</html>
