Startpoint: instr_err_i (input port clocked by clk_i)
Endpoint: _25059_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ instr_err_i (in)
   0.04    1.25 ^ _16289_/Z (MUX2_X1)
   0.02    1.27 v _16305_/ZN (AOI21_X1)
   0.02    1.29 ^ _16306_/ZN (INV_X1)
   0.02    1.31 v _22577_/ZN (OAI21_X1)
   0.04    1.35 ^ _22581_/ZN (NOR2_X1)
   0.04    1.39 ^ _22585_/ZN (AND2_X1)
   0.06    1.45 ^ _22590_/ZN (AND3_X1)
   0.03    1.48 v _22602_/ZN (NAND3_X1)
   0.04    1.52 ^ _22606_/ZN (NOR2_X1)
   0.03    1.55 v _22608_/ZN (NAND2_X1)
   0.05    1.59 ^ _22617_/ZN (NOR2_X1)
   0.06    1.65 ^ _22626_/ZN (AND3_X1)
   0.05    1.71 ^ _22631_/ZN (AND3_X1)
   0.04    1.75 ^ _22636_/ZN (AND2_X1)
   0.05    1.79 ^ _22640_/ZN (AND2_X1)
   0.06    1.86 ^ _22648_/ZN (AND3_X1)
   0.05    1.91 ^ _22657_/ZN (AND3_X1)
   0.04    1.95 ^ _22663_/ZN (AND2_X1)
   0.05    2.00 ^ _22667_/ZN (AND2_X1)
   0.06    2.06 ^ _22675_/ZN (AND3_X1)
   0.05    2.12 ^ _22684_/ZN (AND3_X1)
   0.05    2.17 ^ _22689_/ZN (AND2_X1)
   0.02    2.19 v _22702_/ZN (NAND3_X1)
   0.06    2.25 v _22703_/Z (XOR2_X1)
   0.02    2.27 ^ _22704_/ZN (OAI21_X1)
   0.04    2.31 ^ _22705_/Z (MUX2_X1)
   0.00    2.31 ^ _25059_/D (DFF_X1)
           2.31   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25059_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -2.31   data arrival time
---------------------------------------------------------
           1.66   slack (MET)


Startpoint: instr_err_i (input port clocked by clk_i)
Endpoint: _25058_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ instr_err_i (in)
   0.04    1.25 ^ _16289_/Z (MUX2_X1)
   0.02    1.27 v _16305_/ZN (AOI21_X1)
   0.02    1.29 ^ _16306_/ZN (INV_X1)
   0.02    1.31 v _22577_/ZN (OAI21_X1)
   0.04    1.35 ^ _22581_/ZN (NOR2_X1)
   0.04    1.39 ^ _22585_/ZN (AND2_X1)
   0.06    1.45 ^ _22590_/ZN (AND3_X1)
   0.03    1.48 v _22602_/ZN (NAND3_X1)
   0.04    1.52 ^ _22606_/ZN (NOR2_X1)
   0.03    1.55 v _22608_/ZN (NAND2_X1)
   0.05    1.59 ^ _22617_/ZN (NOR2_X1)
   0.06    1.65 ^ _22626_/ZN (AND3_X1)
   0.05    1.71 ^ _22631_/ZN (AND3_X1)
   0.04    1.75 ^ _22636_/ZN (AND2_X1)
   0.05    1.79 ^ _22640_/ZN (AND2_X1)
   0.06    1.86 ^ _22648_/ZN (AND3_X1)
   0.05    1.91 ^ _22657_/ZN (AND3_X1)
   0.04    1.95 ^ _22663_/ZN (AND2_X1)
   0.05    2.00 ^ _22667_/ZN (AND2_X1)
   0.06    2.06 ^ _22675_/ZN (AND3_X1)
   0.05    2.12 ^ _22684_/ZN (AND3_X1)
   0.05    2.17 ^ _22689_/ZN (AND2_X1)
   0.02    2.18 v _22697_/ZN (NAND2_X1)
   0.06    2.24 v _22698_/Z (XOR2_X1)
   0.02    2.27 ^ _22699_/ZN (OAI21_X1)
   0.04    2.30 ^ _22700_/Z (MUX2_X1)
   0.00    2.30 ^ _25058_/D (DFF_X1)
           2.30   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25058_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -2.30   data arrival time
---------------------------------------------------------
           1.67   slack (MET)


Startpoint: instr_err_i (input port clocked by clk_i)
Endpoint: _25057_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ instr_err_i (in)
   0.04    1.25 ^ _16289_/Z (MUX2_X1)
   0.02    1.27 v _16305_/ZN (AOI21_X1)
   0.02    1.29 ^ _16306_/ZN (INV_X1)
   0.02    1.31 v _22577_/ZN (OAI21_X1)
   0.04    1.35 ^ _22581_/ZN (NOR2_X1)
   0.04    1.39 ^ _22585_/ZN (AND2_X1)
   0.06    1.45 ^ _22590_/ZN (AND3_X1)
   0.03    1.48 v _22602_/ZN (NAND3_X1)
   0.04    1.52 ^ _22606_/ZN (NOR2_X1)
   0.03    1.55 v _22608_/ZN (NAND2_X1)
   0.05    1.59 ^ _22617_/ZN (NOR2_X1)
   0.06    1.65 ^ _22626_/ZN (AND3_X1)
   0.05    1.71 ^ _22631_/ZN (AND3_X1)
   0.04    1.75 ^ _22636_/ZN (AND2_X1)
   0.05    1.79 ^ _22640_/ZN (AND2_X1)
   0.06    1.86 ^ _22648_/ZN (AND3_X1)
   0.05    1.91 ^ _22657_/ZN (AND3_X1)
   0.04    1.95 ^ _22663_/ZN (AND2_X1)
   0.05    2.00 ^ _22667_/ZN (AND2_X1)
   0.06    2.06 ^ _22675_/ZN (AND3_X1)
   0.05    2.12 ^ _22684_/ZN (AND3_X1)
   0.05    2.17 ^ _22689_/ZN (AND2_X1)
   0.04    2.21 ^ _22694_/ZN (XNOR2_X1)
   0.01    2.22 v _22695_/ZN (OAI21_X1)
   0.06    2.28 v _22696_/Z (MUX2_X1)
   0.00    2.28 v _25057_/D (DFF_X1)
           2.28   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25057_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -2.28   data arrival time
---------------------------------------------------------
           1.68   slack (MET)


Startpoint: instr_err_i (input port clocked by clk_i)
Endpoint: _25056_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ instr_err_i (in)
   0.04    1.25 ^ _16289_/Z (MUX2_X1)
   0.02    1.27 v _16305_/ZN (AOI21_X1)
   0.02    1.29 ^ _16306_/ZN (INV_X1)
   0.02    1.31 v _22577_/ZN (OAI21_X1)
   0.04    1.35 ^ _22581_/ZN (NOR2_X1)
   0.04    1.39 ^ _22585_/ZN (AND2_X1)
   0.06    1.45 ^ _22590_/ZN (AND3_X1)
   0.03    1.48 v _22602_/ZN (NAND3_X1)
   0.04    1.52 ^ _22606_/ZN (NOR2_X1)
   0.03    1.55 v _22608_/ZN (NAND2_X1)
   0.05    1.59 ^ _22617_/ZN (NOR2_X1)
   0.06    1.65 ^ _22626_/ZN (AND3_X1)
   0.05    1.71 ^ _22631_/ZN (AND3_X1)
   0.04    1.75 ^ _22636_/ZN (AND2_X1)
   0.05    1.79 ^ _22640_/ZN (AND2_X1)
   0.06    1.86 ^ _22648_/ZN (AND3_X1)
   0.05    1.91 ^ _22657_/ZN (AND3_X1)
   0.04    1.95 ^ _22663_/ZN (AND2_X1)
   0.05    2.00 ^ _22667_/ZN (AND2_X1)
   0.06    2.06 ^ _22675_/ZN (AND3_X1)
   0.05    2.12 ^ _22684_/ZN (AND3_X1)
   0.05    2.17 ^ _22689_/ZN (AND2_X1)
   0.01    2.18 v _22691_/ZN (OAI21_X1)
   0.06    2.24 v _22692_/Z (MUX2_X1)
   0.00    2.24 v _25056_/D (DFF_X1)
           2.24   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25056_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -2.24   data arrival time
---------------------------------------------------------
           1.72   slack (MET)


Startpoint: instr_err_i (input port clocked by clk_i)
Endpoint: _25055_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ instr_err_i (in)
   0.04    1.25 ^ _16289_/Z (MUX2_X1)
   0.02    1.27 v _16305_/ZN (AOI21_X1)
   0.02    1.29 ^ _16306_/ZN (INV_X1)
   0.02    1.31 v _22577_/ZN (OAI21_X1)
   0.04    1.35 ^ _22581_/ZN (NOR2_X1)
   0.04    1.39 ^ _22585_/ZN (AND2_X1)
   0.06    1.45 ^ _22590_/ZN (AND3_X1)
   0.03    1.48 v _22602_/ZN (NAND3_X1)
   0.04    1.52 ^ _22606_/ZN (NOR2_X1)
   0.03    1.55 v _22608_/ZN (NAND2_X1)
   0.05    1.59 ^ _22617_/ZN (NOR2_X1)
   0.06    1.65 ^ _22626_/ZN (AND3_X1)
   0.05    1.71 ^ _22631_/ZN (AND3_X1)
   0.04    1.75 ^ _22636_/ZN (AND2_X1)
   0.05    1.79 ^ _22640_/ZN (AND2_X1)
   0.06    1.86 ^ _22648_/ZN (AND3_X1)
   0.05    1.91 ^ _22657_/ZN (AND3_X1)
   0.04    1.95 ^ _22663_/ZN (AND2_X1)
   0.05    2.00 ^ _22667_/ZN (AND2_X1)
   0.06    2.06 ^ _22675_/ZN (AND3_X1)
   0.05    2.12 ^ _22684_/ZN (AND3_X1)
   0.01    2.13 v _22686_/ZN (NOR3_X1)
   0.05    2.18 v _22687_/ZN (OR2_X1)
   0.06    2.23 v _22688_/Z (MUX2_X1)
   0.00    2.23 v _25055_/D (DFF_X1)
           2.23   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25055_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -2.23   data arrival time
---------------------------------------------------------
           1.73   slack (MET)


Startpoint: instr_err_i (input port clocked by clk_i)
Endpoint: _25053_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ instr_err_i (in)
   0.04    1.25 ^ _16289_/Z (MUX2_X1)
   0.02    1.27 v _16305_/ZN (AOI21_X1)
   0.02    1.29 ^ _16306_/ZN (INV_X1)
   0.02    1.31 v _22577_/ZN (OAI21_X1)
   0.04    1.35 ^ _22581_/ZN (NOR2_X1)
   0.04    1.39 ^ _22585_/ZN (AND2_X1)
   0.06    1.45 ^ _22590_/ZN (AND3_X1)
   0.03    1.48 v _22602_/ZN (NAND3_X1)
   0.04    1.52 ^ _22606_/ZN (NOR2_X1)
   0.03    1.55 v _22608_/ZN (NAND2_X1)
   0.05    1.59 ^ _22617_/ZN (NOR2_X1)
   0.06    1.65 ^ _22626_/ZN (AND3_X1)
   0.05    1.71 ^ _22631_/ZN (AND3_X1)
   0.04    1.75 ^ _22636_/ZN (AND2_X1)
   0.05    1.79 ^ _22640_/ZN (AND2_X1)
   0.06    1.86 ^ _22648_/ZN (AND3_X1)
   0.05    1.91 ^ _22657_/ZN (AND3_X1)
   0.04    1.95 ^ _22663_/ZN (AND2_X1)
   0.05    2.00 ^ _22667_/ZN (AND2_X1)
   0.06    2.06 ^ _22675_/ZN (AND3_X1)
   0.01    2.07 v _22677_/ZN (NOR3_X1)
   0.05    2.12 v _22678_/ZN (OR2_X1)
   0.06    2.18 v _22679_/Z (MUX2_X1)
   0.00    2.18 v _25053_/D (DFF_X1)
           2.18   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25053_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -2.18   data arrival time
---------------------------------------------------------
           1.78   slack (MET)


Startpoint: instr_err_i (input port clocked by clk_i)
Endpoint: _25054_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ instr_err_i (in)
   0.04    1.25 ^ _16289_/Z (MUX2_X1)
   0.02    1.27 v _16305_/ZN (AOI21_X1)
   0.02    1.29 ^ _16306_/ZN (INV_X1)
   0.02    1.31 v _22577_/ZN (OAI21_X1)
   0.04    1.35 ^ _22581_/ZN (NOR2_X1)
   0.04    1.39 ^ _22585_/ZN (AND2_X1)
   0.06    1.45 ^ _22590_/ZN (AND3_X1)
   0.03    1.48 v _22602_/ZN (NAND3_X1)
   0.04    1.52 ^ _22606_/ZN (NOR2_X1)
   0.03    1.55 v _22608_/ZN (NAND2_X1)
   0.05    1.59 ^ _22617_/ZN (NOR2_X1)
   0.06    1.65 ^ _22626_/ZN (AND3_X1)
   0.05    1.71 ^ _22631_/ZN (AND3_X1)
   0.04    1.75 ^ _22636_/ZN (AND2_X1)
   0.05    1.79 ^ _22640_/ZN (AND2_X1)
   0.06    1.86 ^ _22648_/ZN (AND3_X1)
   0.05    1.91 ^ _22657_/ZN (AND3_X1)
   0.04    1.95 ^ _22663_/ZN (AND2_X1)
   0.05    2.00 ^ _22667_/ZN (AND2_X1)
   0.06    2.06 ^ _22675_/ZN (AND3_X1)
   0.02    2.08 v _22680_/ZN (AOI21_X1)
   0.02    2.10 ^ _22681_/ZN (OAI21_X1)
   0.01    2.12 v _22682_/ZN (NAND2_X1)
   0.05    2.17 v _22683_/Z (MUX2_X1)
   0.00    2.17 v _25054_/D (DFF_X1)
           2.17   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25054_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -2.17   data arrival time
---------------------------------------------------------
           1.79   slack (MET)


Startpoint: instr_err_i (input port clocked by clk_i)
Endpoint: _25052_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ instr_err_i (in)
   0.04    1.25 ^ _16289_/Z (MUX2_X1)
   0.02    1.27 v _16305_/ZN (AOI21_X1)
   0.02    1.29 ^ _16306_/ZN (INV_X1)
   0.02    1.31 v _22577_/ZN (OAI21_X1)
   0.04    1.35 ^ _22581_/ZN (NOR2_X1)
   0.04    1.39 ^ _22585_/ZN (AND2_X1)
   0.06    1.45 ^ _22590_/ZN (AND3_X1)
   0.03    1.48 v _22602_/ZN (NAND3_X1)
   0.04    1.52 ^ _22606_/ZN (NOR2_X1)
   0.03    1.55 v _22608_/ZN (NAND2_X1)
   0.05    1.59 ^ _22617_/ZN (NOR2_X1)
   0.06    1.65 ^ _22626_/ZN (AND3_X1)
   0.05    1.71 ^ _22631_/ZN (AND3_X1)
   0.04    1.75 ^ _22636_/ZN (AND2_X1)
   0.05    1.79 ^ _22640_/ZN (AND2_X1)
   0.06    1.86 ^ _22648_/ZN (AND3_X1)
   0.05    1.91 ^ _22657_/ZN (AND3_X1)
   0.04    1.95 ^ _22663_/ZN (AND2_X1)
   0.05    2.00 ^ _22667_/ZN (AND2_X1)
   0.02    2.02 v _22671_/ZN (AOI21_X1)
   0.02    2.04 ^ _22672_/ZN (OAI21_X1)
   0.01    2.05 v _22673_/ZN (NAND2_X1)
   0.05    2.11 v _22674_/Z (MUX2_X1)
   0.00    2.11 v _25052_/D (DFF_X1)
           2.11   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25052_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -2.11   data arrival time
---------------------------------------------------------
           1.85   slack (MET)


Startpoint: instr_err_i (input port clocked by clk_i)
Endpoint: _25051_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ instr_err_i (in)
   0.04    1.25 ^ _16289_/Z (MUX2_X1)
   0.02    1.27 v _16305_/ZN (AOI21_X1)
   0.02    1.29 ^ _16306_/ZN (INV_X1)
   0.02    1.31 v _22577_/ZN (OAI21_X1)
   0.04    1.35 ^ _22581_/ZN (NOR2_X1)
   0.04    1.39 ^ _22585_/ZN (AND2_X1)
   0.06    1.45 ^ _22590_/ZN (AND3_X1)
   0.03    1.48 v _22602_/ZN (NAND3_X1)
   0.04    1.52 ^ _22606_/ZN (NOR2_X1)
   0.03    1.55 v _22608_/ZN (NAND2_X1)
   0.05    1.59 ^ _22617_/ZN (NOR2_X1)
   0.06    1.65 ^ _22626_/ZN (AND3_X1)
   0.05    1.71 ^ _22631_/ZN (AND3_X1)
   0.04    1.75 ^ _22636_/ZN (AND2_X1)
   0.05    1.79 ^ _22640_/ZN (AND2_X1)
   0.06    1.86 ^ _22648_/ZN (AND3_X1)
   0.05    1.91 ^ _22657_/ZN (AND3_X1)
   0.04    1.95 ^ _22663_/ZN (AND2_X1)
   0.05    2.00 ^ _22667_/ZN (AND2_X1)
   0.02    2.02 v _22669_/ZN (OAI22_X1)
   0.06    2.08 v _22670_/Z (MUX2_X1)
   0.00    2.08 v _25051_/D (DFF_X1)
           2.08   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25051_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -2.08   data arrival time
---------------------------------------------------------
           1.88   slack (MET)


Startpoint: instr_err_i (input port clocked by clk_i)
Endpoint: _25049_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ instr_err_i (in)
   0.04    1.25 ^ _16289_/Z (MUX2_X1)
   0.02    1.27 v _16305_/ZN (AOI21_X1)
   0.02    1.29 ^ _16306_/ZN (INV_X1)
   0.02    1.31 v _22577_/ZN (OAI21_X1)
   0.04    1.35 ^ _22581_/ZN (NOR2_X1)
   0.04    1.39 ^ _22585_/ZN (AND2_X1)
   0.06    1.45 ^ _22590_/ZN (AND3_X1)
   0.03    1.48 v _22602_/ZN (NAND3_X1)
   0.04    1.52 ^ _22606_/ZN (NOR2_X1)
   0.03    1.55 v _22608_/ZN (NAND2_X1)
   0.05    1.59 ^ _22617_/ZN (NOR2_X1)
   0.06    1.65 ^ _22626_/ZN (AND3_X1)
   0.05    1.71 ^ _22631_/ZN (AND3_X1)
   0.04    1.75 ^ _22636_/ZN (AND2_X1)
   0.05    1.79 ^ _22640_/ZN (AND2_X1)
   0.06    1.86 ^ _22648_/ZN (AND3_X1)
   0.05    1.91 ^ _22657_/ZN (AND3_X1)
   0.01    1.92 v _22659_/ZN (NOR3_X1)
   0.05    1.97 v _22660_/ZN (OR2_X1)
   0.06    2.03 v _22662_/Z (MUX2_X1)
   0.00    2.03 v _25049_/D (DFF_X1)
           2.03   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25049_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -2.03   data arrival time
---------------------------------------------------------
           1.93   slack (MET)


Startpoint: instr_err_i (input port clocked by clk_i)
Endpoint: _25050_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ instr_err_i (in)
   0.04    1.25 ^ _16289_/Z (MUX2_X1)
   0.02    1.27 v _16305_/ZN (AOI21_X1)
   0.02    1.29 ^ _16306_/ZN (INV_X1)
   0.02    1.31 v _22577_/ZN (OAI21_X1)
   0.04    1.35 ^ _22581_/ZN (NOR2_X1)
   0.04    1.39 ^ _22585_/ZN (AND2_X1)
   0.06    1.45 ^ _22590_/ZN (AND3_X1)
   0.03    1.48 v _22602_/ZN (NAND3_X1)
   0.04    1.52 ^ _22606_/ZN (NOR2_X1)
   0.03    1.55 v _22608_/ZN (NAND2_X1)
   0.05    1.59 ^ _22617_/ZN (NOR2_X1)
   0.06    1.65 ^ _22626_/ZN (AND3_X1)
   0.05    1.71 ^ _22631_/ZN (AND3_X1)
   0.04    1.75 ^ _22636_/ZN (AND2_X1)
   0.05    1.79 ^ _22640_/ZN (AND2_X1)
   0.06    1.86 ^ _22648_/ZN (AND3_X1)
   0.05    1.91 ^ _22657_/ZN (AND3_X1)
   0.04    1.95 ^ _22663_/ZN (AND2_X1)
   0.01    1.97 v _22665_/ZN (OAI21_X1)
   0.06    2.02 v _22666_/Z (MUX2_X1)
   0.00    2.02 v _25050_/D (DFF_X1)
           2.02   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25050_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -2.02   data arrival time
---------------------------------------------------------
           1.94   slack (MET)


Startpoint: instr_err_i (input port clocked by clk_i)
Endpoint: _25047_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ instr_err_i (in)
   0.04    1.25 ^ _16289_/Z (MUX2_X1)
   0.02    1.27 v _16305_/ZN (AOI21_X1)
   0.02    1.29 ^ _16306_/ZN (INV_X1)
   0.02    1.31 v _22577_/ZN (OAI21_X1)
   0.04    1.35 ^ _22581_/ZN (NOR2_X1)
   0.04    1.39 ^ _22585_/ZN (AND2_X1)
   0.06    1.45 ^ _22590_/ZN (AND3_X1)
   0.03    1.48 v _22602_/ZN (NAND3_X1)
   0.04    1.52 ^ _22606_/ZN (NOR2_X1)
   0.03    1.55 v _22608_/ZN (NAND2_X1)
   0.05    1.59 ^ _22617_/ZN (NOR2_X1)
   0.06    1.65 ^ _22626_/ZN (AND3_X1)
   0.05    1.71 ^ _22631_/ZN (AND3_X1)
   0.04    1.75 ^ _22636_/ZN (AND2_X1)
   0.05    1.79 ^ _22640_/ZN (AND2_X1)
   0.06    1.86 ^ _22648_/ZN (AND3_X1)
   0.01    1.87 v _22650_/ZN (NOR3_X1)
   0.05    1.92 v _22651_/ZN (OR2_X1)
   0.06    1.97 v _22652_/Z (MUX2_X1)
   0.00    1.97 v _25047_/D (DFF_X1)
           1.97   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25047_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.97   data arrival time
---------------------------------------------------------
           1.99   slack (MET)


Startpoint: instr_err_i (input port clocked by clk_i)
Endpoint: _25048_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ instr_err_i (in)
   0.04    1.25 ^ _16289_/Z (MUX2_X1)
   0.02    1.27 v _16305_/ZN (AOI21_X1)
   0.02    1.29 ^ _16306_/ZN (INV_X1)
   0.02    1.31 v _22577_/ZN (OAI21_X1)
   0.04    1.35 ^ _22581_/ZN (NOR2_X1)
   0.04    1.39 ^ _22585_/ZN (AND2_X1)
   0.06    1.45 ^ _22590_/ZN (AND3_X1)
   0.03    1.48 v _22602_/ZN (NAND3_X1)
   0.04    1.52 ^ _22606_/ZN (NOR2_X1)
   0.03    1.55 v _22608_/ZN (NAND2_X1)
   0.05    1.59 ^ _22617_/ZN (NOR2_X1)
   0.06    1.65 ^ _22626_/ZN (AND3_X1)
   0.05    1.71 ^ _22631_/ZN (AND3_X1)
   0.04    1.75 ^ _22636_/ZN (AND2_X1)
   0.05    1.79 ^ _22640_/ZN (AND2_X1)
   0.06    1.86 ^ _22648_/ZN (AND3_X1)
   0.02    1.87 v _22653_/ZN (AOI21_X1)
   0.02    1.90 ^ _22654_/ZN (OAI21_X1)
   0.01    1.91 v _22655_/ZN (NAND2_X1)
   0.05    1.97 v _22656_/Z (MUX2_X1)
   0.00    1.97 v _25048_/D (DFF_X1)
           1.97   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25048_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.97   data arrival time
---------------------------------------------------------
           1.99   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24985_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15646_/ZN (AOI22_X1)
   0.01    0.47 v _15647_/ZN (INV_X1)
   0.08    0.54 ^ _15648_/ZN (AOI221_X1)
   0.06    0.60 ^ _15651_/ZN (AND3_X1)
   0.05    0.65 ^ _15657_/ZN (AND2_X1)
   0.02    0.67 v _15660_/ZN (NAND3_X1)
   0.03    0.70 ^ _15663_/ZN (AOI21_X1)
   0.04    0.75 ^ _15664_/ZN (OR4_X1)
   0.02    0.77 v _15665_/ZN (NOR2_X1)
   0.11    0.88 v _15691_/ZN (OR4_X1)
   0.05    0.92 v _15692_/Z (BUF_X1)
   0.05    0.97 ^ _15741_/ZN (OAI21_X1)
   0.03    1.00 v _22433_/ZN (NAND3_X1)
   0.05    1.05 ^ _22435_/ZN (NOR2_X1)
   0.05    1.10 ^ _22439_/ZN (AND3_X1)
   0.02    1.12 v _22441_/ZN (NAND2_X1)
   0.04    1.17 ^ _22443_/ZN (NOR2_X1)
   0.03    1.19 v _22445_/ZN (NAND2_X1)
   0.07    1.26 ^ _22450_/ZN (NOR3_X1)
   0.03    1.29 v _22452_/ZN (NAND2_X1)
   0.05    1.34 ^ _22454_/ZN (NOR2_X1)
   0.03    1.37 v _22458_/ZN (NAND3_X1)
   0.05    1.42 ^ _22460_/ZN (NOR2_X1)
   0.05    1.48 ^ _22465_/ZN (AND3_X1)
   0.02    1.50 v _22467_/ZN (NAND2_X1)
   0.04    1.54 ^ _22469_/ZN (NOR2_X1)
   0.02    1.56 v _22471_/ZN (NAND2_X1)
   0.04    1.61 ^ _22473_/ZN (NOR2_X1)
   0.02    1.63 v _22475_/ZN (NAND2_X1)
   0.04    1.67 ^ _22477_/ZN (NOR2_X1)
   0.02    1.69 v _22479_/ZN (NAND2_X1)
   0.04    1.74 ^ _22481_/ZN (NOR2_X1)
   0.02    1.76 v _22483_/ZN (NAND2_X1)
   0.04    1.80 ^ _22485_/ZN (NOR2_X1)
   0.02    1.82 v _22487_/ZN (NAND2_X1)
   0.04    1.87 ^ _22489_/ZN (NOR2_X1)
   0.02    1.89 v _22491_/ZN (NAND2_X1)
   0.06    1.94 v _22492_/Z (XOR2_X1)
   0.00    1.94 v _24985_/D (DFF_X1)
           1.94   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24985_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.94   data arrival time
---------------------------------------------------------
           2.02   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24984_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15646_/ZN (AOI22_X1)
   0.01    0.47 v _15647_/ZN (INV_X1)
   0.08    0.54 ^ _15648_/ZN (AOI221_X1)
   0.06    0.60 ^ _15651_/ZN (AND3_X1)
   0.05    0.65 ^ _15657_/ZN (AND2_X1)
   0.02    0.67 v _15660_/ZN (NAND3_X1)
   0.03    0.70 ^ _15663_/ZN (AOI21_X1)
   0.04    0.75 ^ _15664_/ZN (OR4_X1)
   0.02    0.77 v _15665_/ZN (NOR2_X1)
   0.11    0.88 v _15691_/ZN (OR4_X1)
   0.05    0.92 v _15692_/Z (BUF_X1)
   0.05    0.97 ^ _15741_/ZN (OAI21_X1)
   0.03    1.00 v _22433_/ZN (NAND3_X1)
   0.05    1.05 ^ _22435_/ZN (NOR2_X1)
   0.05    1.10 ^ _22439_/ZN (AND3_X1)
   0.02    1.12 v _22441_/ZN (NAND2_X1)
   0.04    1.17 ^ _22443_/ZN (NOR2_X1)
   0.03    1.19 v _22445_/ZN (NAND2_X1)
   0.07    1.26 ^ _22450_/ZN (NOR3_X1)
   0.03    1.29 v _22452_/ZN (NAND2_X1)
   0.05    1.34 ^ _22454_/ZN (NOR2_X1)
   0.03    1.37 v _22458_/ZN (NAND3_X1)
   0.05    1.42 ^ _22460_/ZN (NOR2_X1)
   0.05    1.48 ^ _22465_/ZN (AND3_X1)
   0.02    1.50 v _22467_/ZN (NAND2_X1)
   0.04    1.54 ^ _22469_/ZN (NOR2_X1)
   0.02    1.56 v _22471_/ZN (NAND2_X1)
   0.04    1.61 ^ _22473_/ZN (NOR2_X1)
   0.02    1.63 v _22475_/ZN (NAND2_X1)
   0.04    1.67 ^ _22477_/ZN (NOR2_X1)
   0.02    1.69 v _22479_/ZN (NAND2_X1)
   0.04    1.74 ^ _22481_/ZN (NOR2_X1)
   0.02    1.76 v _22483_/ZN (NAND2_X1)
   0.04    1.80 ^ _22485_/ZN (NOR2_X1)
   0.02    1.82 v _22487_/ZN (NAND2_X1)
   0.04    1.87 ^ _22489_/ZN (NOR2_X1)
   0.05    1.91 ^ _22490_/Z (XOR2_X1)
   0.00    1.91 ^ _24984_/D (DFF_X1)
           1.91   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24984_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.91   data arrival time
---------------------------------------------------------
           2.05   slack (MET)


Startpoint: instr_err_i (input port clocked by clk_i)
Endpoint: _25046_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ instr_err_i (in)
   0.04    1.25 ^ _16289_/Z (MUX2_X1)
   0.02    1.27 v _16305_/ZN (AOI21_X1)
   0.02    1.29 ^ _16306_/ZN (INV_X1)
   0.02    1.31 v _22577_/ZN (OAI21_X1)
   0.04    1.35 ^ _22581_/ZN (NOR2_X1)
   0.04    1.39 ^ _22585_/ZN (AND2_X1)
   0.06    1.45 ^ _22590_/ZN (AND3_X1)
   0.03    1.48 v _22602_/ZN (NAND3_X1)
   0.04    1.52 ^ _22606_/ZN (NOR2_X1)
   0.03    1.55 v _22608_/ZN (NAND2_X1)
   0.05    1.59 ^ _22617_/ZN (NOR2_X1)
   0.06    1.65 ^ _22626_/ZN (AND3_X1)
   0.05    1.71 ^ _22631_/ZN (AND3_X1)
   0.04    1.75 ^ _22636_/ZN (AND2_X1)
   0.05    1.79 ^ _22640_/ZN (AND2_X1)
   0.02    1.81 v _22644_/ZN (AOI21_X1)
   0.02    1.83 ^ _22645_/ZN (OAI21_X1)
   0.01    1.85 v _22646_/ZN (NAND2_X1)
   0.05    1.90 v _22647_/Z (MUX2_X1)
   0.00    1.90 v _25046_/D (DFF_X1)
           1.90   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25046_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.90   data arrival time
---------------------------------------------------------
           2.06   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24983_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15646_/ZN (AOI22_X1)
   0.01    0.47 v _15647_/ZN (INV_X1)
   0.08    0.54 ^ _15648_/ZN (AOI221_X1)
   0.06    0.60 ^ _15651_/ZN (AND3_X1)
   0.05    0.65 ^ _15657_/ZN (AND2_X1)
   0.02    0.67 v _15660_/ZN (NAND3_X1)
   0.03    0.70 ^ _15663_/ZN (AOI21_X1)
   0.04    0.75 ^ _15664_/ZN (OR4_X1)
   0.02    0.77 v _15665_/ZN (NOR2_X1)
   0.11    0.88 v _15691_/ZN (OR4_X1)
   0.05    0.92 v _15692_/Z (BUF_X1)
   0.05    0.97 ^ _15741_/ZN (OAI21_X1)
   0.03    1.00 v _22433_/ZN (NAND3_X1)
   0.05    1.05 ^ _22435_/ZN (NOR2_X1)
   0.05    1.10 ^ _22439_/ZN (AND3_X1)
   0.02    1.12 v _22441_/ZN (NAND2_X1)
   0.04    1.17 ^ _22443_/ZN (NOR2_X1)
   0.03    1.19 v _22445_/ZN (NAND2_X1)
   0.07    1.26 ^ _22450_/ZN (NOR3_X1)
   0.03    1.29 v _22452_/ZN (NAND2_X1)
   0.05    1.34 ^ _22454_/ZN (NOR2_X1)
   0.03    1.37 v _22458_/ZN (NAND3_X1)
   0.05    1.42 ^ _22460_/ZN (NOR2_X1)
   0.05    1.48 ^ _22465_/ZN (AND3_X1)
   0.02    1.50 v _22467_/ZN (NAND2_X1)
   0.04    1.54 ^ _22469_/ZN (NOR2_X1)
   0.02    1.56 v _22471_/ZN (NAND2_X1)
   0.04    1.61 ^ _22473_/ZN (NOR2_X1)
   0.02    1.63 v _22475_/ZN (NAND2_X1)
   0.04    1.67 ^ _22477_/ZN (NOR2_X1)
   0.02    1.69 v _22479_/ZN (NAND2_X1)
   0.04    1.74 ^ _22481_/ZN (NOR2_X1)
   0.02    1.76 v _22483_/ZN (NAND2_X1)
   0.04    1.80 ^ _22485_/ZN (NOR2_X1)
   0.02    1.82 v _22487_/ZN (NAND2_X1)
   0.06    1.88 v _22488_/Z (XOR2_X1)
   0.00    1.88 v _24983_/D (DFF_X1)
           1.88   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24983_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.88   data arrival time
---------------------------------------------------------
           2.08   slack (MET)


Startpoint: instr_rdata_i[28] (input port clocked by clk_i)
Endpoint: _25279_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v instr_rdata_i[28] (in)
   0.06    1.26 v _23997_/Z (MUX2_X1)
   0.07    1.34 v _23998_/Z (MUX2_X1)
   0.13    1.47 ^ _24213_/ZN (NOR3_X1)
   0.02    1.49 v _24214_/ZN (NOR2_X1)
   0.11    1.59 ^ _24244_/ZN (NOR3_X1)
   0.01    1.61 v _24258_/ZN (NOR2_X1)
   0.07    1.68 ^ _24259_/ZN (AOI221_X1)
   0.03    1.71 v _24260_/ZN (OAI211_X1)
   0.04    1.75 ^ _24261_/ZN (AOI22_X1)
   0.02    1.77 v _24262_/ZN (AOI21_X1)
   0.08    1.85 ^ _24264_/ZN (AOI221_X1)
   0.02    1.87 v _24265_/ZN (AOI21_X2)
   0.00    1.87 v _25279_/D (DFF_X1)
           1.87   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25279_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.87   data arrival time
---------------------------------------------------------
           2.09   slack (MET)


Startpoint: instr_err_i (input port clocked by clk_i)
Endpoint: _25045_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ instr_err_i (in)
   0.04    1.25 ^ _16289_/Z (MUX2_X1)
   0.02    1.27 v _16305_/ZN (AOI21_X1)
   0.02    1.29 ^ _16306_/ZN (INV_X1)
   0.02    1.31 v _22577_/ZN (OAI21_X1)
   0.04    1.35 ^ _22581_/ZN (NOR2_X1)
   0.04    1.39 ^ _22585_/ZN (AND2_X1)
   0.06    1.45 ^ _22590_/ZN (AND3_X1)
   0.03    1.48 v _22602_/ZN (NAND3_X1)
   0.04    1.52 ^ _22606_/ZN (NOR2_X1)
   0.03    1.55 v _22608_/ZN (NAND2_X1)
   0.05    1.59 ^ _22617_/ZN (NOR2_X1)
   0.06    1.65 ^ _22626_/ZN (AND3_X1)
   0.05    1.71 ^ _22631_/ZN (AND3_X1)
   0.04    1.75 ^ _22636_/ZN (AND2_X1)
   0.05    1.79 ^ _22640_/ZN (AND2_X1)
   0.01    1.81 v _22642_/ZN (OAI21_X1)
   0.06    1.86 v _22643_/Z (MUX2_X1)
   0.00    1.86 v _25045_/D (DFF_X1)
           1.86   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25045_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.86   data arrival time
---------------------------------------------------------
           2.09   slack (MET)


Startpoint: instr_rdata_i[28] (input port clocked by clk_i)
Endpoint: _25283_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v instr_rdata_i[28] (in)
   0.06    1.26 v _23997_/Z (MUX2_X1)
   0.07    1.34 v _23998_/Z (MUX2_X1)
   0.13    1.47 ^ _24213_/ZN (NOR3_X1)
   0.02    1.49 v _24214_/ZN (NOR2_X1)
   0.11    1.59 ^ _24244_/ZN (NOR3_X1)
   0.01    1.61 v _24301_/ZN (NOR2_X1)
   0.07    1.68 ^ _24302_/ZN (AOI221_X1)
   0.03    1.71 v _24303_/ZN (OAI211_X1)
   0.04    1.75 ^ _24304_/ZN (AOI22_X1)
   0.02    1.77 v _24305_/ZN (AOI21_X1)
   0.08    1.85 ^ _24307_/ZN (AOI211_X1)
   0.02    1.86 v _24308_/ZN (AOI21_X2)
   0.00    1.86 v _25283_/D (DFF_X1)
           1.86   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25283_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.86   data arrival time
---------------------------------------------------------
           2.10   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24982_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15646_/ZN (AOI22_X1)
   0.01    0.47 v _15647_/ZN (INV_X1)
   0.08    0.54 ^ _15648_/ZN (AOI221_X1)
   0.06    0.60 ^ _15651_/ZN (AND3_X1)
   0.05    0.65 ^ _15657_/ZN (AND2_X1)
   0.02    0.67 v _15660_/ZN (NAND3_X1)
   0.03    0.70 ^ _15663_/ZN (AOI21_X1)
   0.04    0.75 ^ _15664_/ZN (OR4_X1)
   0.02    0.77 v _15665_/ZN (NOR2_X1)
   0.11    0.88 v _15691_/ZN (OR4_X1)
   0.05    0.92 v _15692_/Z (BUF_X1)
   0.05    0.97 ^ _15741_/ZN (OAI21_X1)
   0.03    1.00 v _22433_/ZN (NAND3_X1)
   0.05    1.05 ^ _22435_/ZN (NOR2_X1)
   0.05    1.10 ^ _22439_/ZN (AND3_X1)
   0.02    1.12 v _22441_/ZN (NAND2_X1)
   0.04    1.17 ^ _22443_/ZN (NOR2_X1)
   0.03    1.19 v _22445_/ZN (NAND2_X1)
   0.07    1.26 ^ _22450_/ZN (NOR3_X1)
   0.03    1.29 v _22452_/ZN (NAND2_X1)
   0.05    1.34 ^ _22454_/ZN (NOR2_X1)
   0.03    1.37 v _22458_/ZN (NAND3_X1)
   0.05    1.42 ^ _22460_/ZN (NOR2_X1)
   0.05    1.48 ^ _22465_/ZN (AND3_X1)
   0.02    1.50 v _22467_/ZN (NAND2_X1)
   0.04    1.54 ^ _22469_/ZN (NOR2_X1)
   0.02    1.56 v _22471_/ZN (NAND2_X1)
   0.04    1.61 ^ _22473_/ZN (NOR2_X1)
   0.02    1.63 v _22475_/ZN (NAND2_X1)
   0.04    1.67 ^ _22477_/ZN (NOR2_X1)
   0.02    1.69 v _22479_/ZN (NAND2_X1)
   0.04    1.74 ^ _22481_/ZN (NOR2_X1)
   0.02    1.76 v _22483_/ZN (NAND2_X1)
   0.04    1.80 ^ _22485_/ZN (NOR2_X1)
   0.05    1.85 ^ _22486_/Z (XOR2_X1)
   0.00    1.85 ^ _24982_/D (DFF_X1)
           1.85   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24982_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.85   data arrival time
---------------------------------------------------------
           2.12   slack (MET)


Startpoint: instr_err_i (input port clocked by clk_i)
Endpoint: _25043_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ instr_err_i (in)
   0.04    1.25 ^ _16289_/Z (MUX2_X1)
   0.02    1.27 v _16305_/ZN (AOI21_X1)
   0.02    1.29 ^ _16306_/ZN (INV_X1)
   0.02    1.31 v _22577_/ZN (OAI21_X1)
   0.04    1.35 ^ _22581_/ZN (NOR2_X1)
   0.04    1.39 ^ _22585_/ZN (AND2_X1)
   0.06    1.45 ^ _22590_/ZN (AND3_X1)
   0.03    1.48 v _22602_/ZN (NAND3_X1)
   0.04    1.52 ^ _22606_/ZN (NOR2_X1)
   0.03    1.55 v _22608_/ZN (NAND2_X1)
   0.05    1.59 ^ _22617_/ZN (NOR2_X1)
   0.06    1.65 ^ _22626_/ZN (AND3_X1)
   0.05    1.71 ^ _22631_/ZN (AND3_X1)
   0.01    1.72 v _22633_/ZN (NOR3_X1)
   0.05    1.76 v _22634_/ZN (OR2_X1)
   0.06    1.82 v _22635_/Z (MUX2_X1)
   0.00    1.82 v _25043_/D (DFF_X1)
           1.82   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25043_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.82   data arrival time
---------------------------------------------------------
           2.14   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24981_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15646_/ZN (AOI22_X1)
   0.01    0.47 v _15647_/ZN (INV_X1)
   0.08    0.54 ^ _15648_/ZN (AOI221_X1)
   0.06    0.60 ^ _15651_/ZN (AND3_X1)
   0.05    0.65 ^ _15657_/ZN (AND2_X1)
   0.02    0.67 v _15660_/ZN (NAND3_X1)
   0.03    0.70 ^ _15663_/ZN (AOI21_X1)
   0.04    0.75 ^ _15664_/ZN (OR4_X1)
   0.02    0.77 v _15665_/ZN (NOR2_X1)
   0.11    0.88 v _15691_/ZN (OR4_X1)
   0.05    0.92 v _15692_/Z (BUF_X1)
   0.05    0.97 ^ _15741_/ZN (OAI21_X1)
   0.03    1.00 v _22433_/ZN (NAND3_X1)
   0.05    1.05 ^ _22435_/ZN (NOR2_X1)
   0.05    1.10 ^ _22439_/ZN (AND3_X1)
   0.02    1.12 v _22441_/ZN (NAND2_X1)
   0.04    1.17 ^ _22443_/ZN (NOR2_X1)
   0.03    1.19 v _22445_/ZN (NAND2_X1)
   0.07    1.26 ^ _22450_/ZN (NOR3_X1)
   0.03    1.29 v _22452_/ZN (NAND2_X1)
   0.05    1.34 ^ _22454_/ZN (NOR2_X1)
   0.03    1.37 v _22458_/ZN (NAND3_X1)
   0.05    1.42 ^ _22460_/ZN (NOR2_X1)
   0.05    1.48 ^ _22465_/ZN (AND3_X1)
   0.02    1.50 v _22467_/ZN (NAND2_X1)
   0.04    1.54 ^ _22469_/ZN (NOR2_X1)
   0.02    1.56 v _22471_/ZN (NAND2_X1)
   0.04    1.61 ^ _22473_/ZN (NOR2_X1)
   0.02    1.63 v _22475_/ZN (NAND2_X1)
   0.04    1.67 ^ _22477_/ZN (NOR2_X1)
   0.02    1.69 v _22479_/ZN (NAND2_X1)
   0.04    1.74 ^ _22481_/ZN (NOR2_X1)
   0.02    1.76 v _22483_/ZN (NAND2_X1)
   0.06    1.82 v _22484_/Z (XOR2_X1)
   0.00    1.82 v _24981_/D (DFF_X1)
           1.82   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24981_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.82   data arrival time
---------------------------------------------------------
           2.14   slack (MET)


Startpoint: instr_err_i (input port clocked by clk_i)
Endpoint: _25044_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ instr_err_i (in)
   0.04    1.25 ^ _16289_/Z (MUX2_X1)
   0.02    1.27 v _16305_/ZN (AOI21_X1)
   0.02    1.29 ^ _16306_/ZN (INV_X1)
   0.02    1.31 v _22577_/ZN (OAI21_X1)
   0.04    1.35 ^ _22581_/ZN (NOR2_X1)
   0.04    1.39 ^ _22585_/ZN (AND2_X1)
   0.06    1.45 ^ _22590_/ZN (AND3_X1)
   0.03    1.48 v _22602_/ZN (NAND3_X1)
   0.04    1.52 ^ _22606_/ZN (NOR2_X1)
   0.03    1.55 v _22608_/ZN (NAND2_X1)
   0.05    1.59 ^ _22617_/ZN (NOR2_X1)
   0.06    1.65 ^ _22626_/ZN (AND3_X1)
   0.05    1.71 ^ _22631_/ZN (AND3_X1)
   0.04    1.75 ^ _22636_/ZN (AND2_X1)
   0.01    1.76 v _22638_/ZN (OAI21_X1)
   0.06    1.82 v _22639_/Z (MUX2_X1)
   0.00    1.82 v _25044_/D (DFF_X1)
           1.82   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25044_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.82   data arrival time
---------------------------------------------------------
           2.14   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24980_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15646_/ZN (AOI22_X1)
   0.01    0.47 v _15647_/ZN (INV_X1)
   0.08    0.54 ^ _15648_/ZN (AOI221_X1)
   0.06    0.60 ^ _15651_/ZN (AND3_X1)
   0.05    0.65 ^ _15657_/ZN (AND2_X1)
   0.02    0.67 v _15660_/ZN (NAND3_X1)
   0.03    0.70 ^ _15663_/ZN (AOI21_X1)
   0.04    0.75 ^ _15664_/ZN (OR4_X1)
   0.02    0.77 v _15665_/ZN (NOR2_X1)
   0.11    0.88 v _15691_/ZN (OR4_X1)
   0.05    0.92 v _15692_/Z (BUF_X1)
   0.05    0.97 ^ _15741_/ZN (OAI21_X1)
   0.03    1.00 v _22433_/ZN (NAND3_X1)
   0.05    1.05 ^ _22435_/ZN (NOR2_X1)
   0.05    1.10 ^ _22439_/ZN (AND3_X1)
   0.02    1.12 v _22441_/ZN (NAND2_X1)
   0.04    1.17 ^ _22443_/ZN (NOR2_X1)
   0.03    1.19 v _22445_/ZN (NAND2_X1)
   0.07    1.26 ^ _22450_/ZN (NOR3_X1)
   0.03    1.29 v _22452_/ZN (NAND2_X1)
   0.05    1.34 ^ _22454_/ZN (NOR2_X1)
   0.03    1.37 v _22458_/ZN (NAND3_X1)
   0.05    1.42 ^ _22460_/ZN (NOR2_X1)
   0.05    1.48 ^ _22465_/ZN (AND3_X1)
   0.02    1.50 v _22467_/ZN (NAND2_X1)
   0.04    1.54 ^ _22469_/ZN (NOR2_X1)
   0.02    1.56 v _22471_/ZN (NAND2_X1)
   0.04    1.61 ^ _22473_/ZN (NOR2_X1)
   0.02    1.63 v _22475_/ZN (NAND2_X1)
   0.04    1.67 ^ _22477_/ZN (NOR2_X1)
   0.02    1.69 v _22479_/ZN (NAND2_X1)
   0.04    1.74 ^ _22481_/ZN (NOR2_X1)
   0.05    1.78 ^ _22482_/Z (XOR2_X1)
   0.00    1.78 ^ _24980_/D (DFF_X1)
           1.78   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24980_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.78   data arrival time
---------------------------------------------------------
           2.18   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _25359_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.02    1.44 v _16238_/ZN (INV_X1)
   0.05    1.49 ^ _16263_/ZN (AOI21_X4)
   0.03    1.52 v _16281_/ZN (OAI211_X4)
   0.08    1.60 ^ _16308_/ZN (NOR4_X4)
   0.10    1.70 v _23761_/Z (MUX2_X2)
   0.03    1.73 v _23762_/Z (BUF_X8)
   0.04    1.77 v _23763_/Z (MUX2_X1)
   0.00    1.77 v _25359_/D (DFF_X1)
           1.77   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25359_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.77   data arrival time
---------------------------------------------------------
           2.19   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _25360_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.02    1.44 v _16238_/ZN (INV_X1)
   0.05    1.49 ^ _16263_/ZN (AOI21_X4)
   0.03    1.52 v _16281_/ZN (OAI211_X4)
   0.08    1.60 ^ _16308_/ZN (NOR4_X4)
   0.10    1.70 v _23761_/Z (MUX2_X2)
   0.03    1.73 v _23762_/Z (BUF_X8)
   0.04    1.77 v _23765_/Z (MUX2_X1)
   0.00    1.77 v _25360_/D (DFF_X1)
           1.77   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25360_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.77   data arrival time
---------------------------------------------------------
           2.19   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _25361_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.02    1.44 v _16238_/ZN (INV_X1)
   0.05    1.49 ^ _16263_/ZN (AOI21_X4)
   0.03    1.52 v _16281_/ZN (OAI211_X4)
   0.08    1.60 ^ _16308_/ZN (NOR4_X4)
   0.10    1.70 v _23761_/Z (MUX2_X2)
   0.03    1.73 v _23762_/Z (BUF_X8)
   0.04    1.77 v _23767_/Z (MUX2_X1)
   0.00    1.77 v _25361_/D (DFF_X1)
           1.77   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25361_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.77   data arrival time
---------------------------------------------------------
           2.19   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _25362_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.02    1.44 v _16238_/ZN (INV_X1)
   0.05    1.49 ^ _16263_/ZN (AOI21_X4)
   0.03    1.52 v _16281_/ZN (OAI211_X4)
   0.08    1.60 ^ _16308_/ZN (NOR4_X4)
   0.10    1.70 v _23761_/Z (MUX2_X2)
   0.03    1.73 v _23762_/Z (BUF_X8)
   0.04    1.77 v _23769_/Z (MUX2_X1)
   0.00    1.77 v _25362_/D (DFF_X1)
           1.77   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25362_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.77   data arrival time
---------------------------------------------------------
           2.19   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _25363_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.02    1.44 v _16238_/ZN (INV_X1)
   0.05    1.49 ^ _16263_/ZN (AOI21_X4)
   0.03    1.52 v _16281_/ZN (OAI211_X4)
   0.08    1.60 ^ _16308_/ZN (NOR4_X4)
   0.10    1.70 v _23761_/Z (MUX2_X2)
   0.03    1.73 v _23762_/Z (BUF_X8)
   0.04    1.77 v _23771_/Z (MUX2_X1)
   0.00    1.77 v _25363_/D (DFF_X1)
           1.77   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25363_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.77   data arrival time
---------------------------------------------------------
           2.19   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _25364_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.02    1.44 v _16238_/ZN (INV_X1)
   0.05    1.49 ^ _16263_/ZN (AOI21_X4)
   0.03    1.52 v _16281_/ZN (OAI211_X4)
   0.08    1.60 ^ _16308_/ZN (NOR4_X4)
   0.10    1.70 v _23761_/Z (MUX2_X2)
   0.03    1.73 v _23762_/Z (BUF_X8)
   0.04    1.77 v _23773_/Z (MUX2_X1)
   0.00    1.77 v _25364_/D (DFF_X1)
           1.77   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25364_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.77   data arrival time
---------------------------------------------------------
           2.19   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _25365_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.02    1.44 v _16238_/ZN (INV_X1)
   0.05    1.49 ^ _16263_/ZN (AOI21_X4)
   0.03    1.52 v _16281_/ZN (OAI211_X4)
   0.08    1.60 ^ _16308_/ZN (NOR4_X4)
   0.10    1.70 v _23761_/Z (MUX2_X2)
   0.03    1.73 v _23762_/Z (BUF_X8)
   0.04    1.77 v _23775_/Z (MUX2_X1)
   0.00    1.77 v _25365_/D (DFF_X1)
           1.77   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25365_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.77   data arrival time
---------------------------------------------------------
           2.19   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _25366_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.02    1.44 v _16238_/ZN (INV_X1)
   0.05    1.49 ^ _16263_/ZN (AOI21_X4)
   0.03    1.52 v _16281_/ZN (OAI211_X4)
   0.08    1.60 ^ _16308_/ZN (NOR4_X4)
   0.10    1.70 v _23761_/Z (MUX2_X2)
   0.03    1.73 v _23762_/Z (BUF_X8)
   0.04    1.77 v _23777_/Z (MUX2_X1)
   0.00    1.77 v _25366_/D (DFF_X1)
           1.77   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25366_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.77   data arrival time
---------------------------------------------------------
           2.19   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _25367_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.02    1.44 v _16238_/ZN (INV_X1)
   0.05    1.49 ^ _16263_/ZN (AOI21_X4)
   0.03    1.52 v _16281_/ZN (OAI211_X4)
   0.08    1.60 ^ _16308_/ZN (NOR4_X4)
   0.10    1.70 v _23761_/Z (MUX2_X2)
   0.03    1.73 v _23762_/Z (BUF_X8)
   0.04    1.77 v _23779_/Z (MUX2_X1)
   0.00    1.77 v _25367_/D (DFF_X1)
           1.77   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25367_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.77   data arrival time
---------------------------------------------------------
           2.19   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _25368_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.02    1.44 v _16238_/ZN (INV_X1)
   0.05    1.49 ^ _16263_/ZN (AOI21_X4)
   0.03    1.52 v _16281_/ZN (OAI211_X4)
   0.08    1.60 ^ _16308_/ZN (NOR4_X4)
   0.10    1.70 v _23761_/Z (MUX2_X2)
   0.03    1.73 v _23762_/Z (BUF_X8)
   0.04    1.77 v _23781_/Z (MUX2_X1)
   0.00    1.77 v _25368_/D (DFF_X1)
           1.77   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25368_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.77   data arrival time
---------------------------------------------------------
           2.19   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _25369_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.02    1.44 v _16238_/ZN (INV_X1)
   0.05    1.49 ^ _16263_/ZN (AOI21_X4)
   0.03    1.52 v _16281_/ZN (OAI211_X4)
   0.08    1.60 ^ _16308_/ZN (NOR4_X4)
   0.10    1.70 v _23761_/Z (MUX2_X2)
   0.03    1.73 v _23784_/Z (BUF_X8)
   0.04    1.77 v _23785_/Z (MUX2_X1)
   0.00    1.77 v _25369_/D (DFF_X1)
           1.77   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25369_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.77   data arrival time
---------------------------------------------------------
           2.19   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _25370_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.02    1.44 v _16238_/ZN (INV_X1)
   0.05    1.49 ^ _16263_/ZN (AOI21_X4)
   0.03    1.52 v _16281_/ZN (OAI211_X4)
   0.08    1.60 ^ _16308_/ZN (NOR4_X4)
   0.10    1.70 v _23761_/Z (MUX2_X2)
   0.03    1.73 v _23784_/Z (BUF_X8)
   0.04    1.77 v _23787_/Z (MUX2_X1)
   0.00    1.77 v _25370_/D (DFF_X1)
           1.77   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25370_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.77   data arrival time
---------------------------------------------------------
           2.19   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _25371_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.02    1.44 v _16238_/ZN (INV_X1)
   0.05    1.49 ^ _16263_/ZN (AOI21_X4)
   0.03    1.52 v _16281_/ZN (OAI211_X4)
   0.08    1.60 ^ _16308_/ZN (NOR4_X4)
   0.10    1.70 v _23761_/Z (MUX2_X2)
   0.03    1.73 v _23784_/Z (BUF_X8)
   0.04    1.77 v _23789_/Z (MUX2_X1)
   0.00    1.77 v _25371_/D (DFF_X1)
           1.77   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25371_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.77   data arrival time
---------------------------------------------------------
           2.19   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _25372_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.02    1.44 v _16238_/ZN (INV_X1)
   0.05    1.49 ^ _16263_/ZN (AOI21_X4)
   0.03    1.52 v _16281_/ZN (OAI211_X4)
   0.08    1.60 ^ _16308_/ZN (NOR4_X4)
   0.10    1.70 v _23761_/Z (MUX2_X2)
   0.03    1.73 v _23784_/Z (BUF_X8)
   0.04    1.77 v _23791_/Z (MUX2_X1)
   0.00    1.77 v _25372_/D (DFF_X1)
           1.77   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25372_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.77   data arrival time
---------------------------------------------------------
           2.19   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _25373_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.02    1.44 v _16238_/ZN (INV_X1)
   0.05    1.49 ^ _16263_/ZN (AOI21_X4)
   0.03    1.52 v _16281_/ZN (OAI211_X4)
   0.08    1.60 ^ _16308_/ZN (NOR4_X4)
   0.10    1.70 v _23761_/Z (MUX2_X2)
   0.03    1.73 v _23784_/Z (BUF_X8)
   0.04    1.77 v _23793_/Z (MUX2_X1)
   0.00    1.77 v _25373_/D (DFF_X1)
           1.77   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25373_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.77   data arrival time
---------------------------------------------------------
           2.19   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _25374_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.02    1.44 v _16238_/ZN (INV_X1)
   0.05    1.49 ^ _16263_/ZN (AOI21_X4)
   0.03    1.52 v _16281_/ZN (OAI211_X4)
   0.08    1.60 ^ _16308_/ZN (NOR4_X4)
   0.10    1.70 v _23761_/Z (MUX2_X2)
   0.03    1.73 v _23784_/Z (BUF_X8)
   0.04    1.77 v _23795_/Z (MUX2_X1)
   0.00    1.77 v _25374_/D (DFF_X1)
           1.77   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25374_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.77   data arrival time
---------------------------------------------------------
           2.19   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _25375_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.02    1.44 v _16238_/ZN (INV_X1)
   0.05    1.49 ^ _16263_/ZN (AOI21_X4)
   0.03    1.52 v _16281_/ZN (OAI211_X4)
   0.08    1.60 ^ _16308_/ZN (NOR4_X4)
   0.10    1.70 v _23761_/Z (MUX2_X2)
   0.03    1.73 v _23784_/Z (BUF_X8)
   0.04    1.77 v _23797_/Z (MUX2_X1)
   0.00    1.77 v _25375_/D (DFF_X1)
           1.77   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25375_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.77   data arrival time
---------------------------------------------------------
           2.19   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _25376_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.02    1.44 v _16238_/ZN (INV_X1)
   0.05    1.49 ^ _16263_/ZN (AOI21_X4)
   0.03    1.52 v _16281_/ZN (OAI211_X4)
   0.08    1.60 ^ _16308_/ZN (NOR4_X4)
   0.10    1.70 v _23761_/Z (MUX2_X2)
   0.03    1.73 v _23784_/Z (BUF_X8)
   0.04    1.77 v _23799_/Z (MUX2_X1)
   0.00    1.77 v _25376_/D (DFF_X1)
           1.77   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25376_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.77   data arrival time
---------------------------------------------------------
           2.19   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _25377_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.02    1.44 v _16238_/ZN (INV_X1)
   0.05    1.49 ^ _16263_/ZN (AOI21_X4)
   0.03    1.52 v _16281_/ZN (OAI211_X4)
   0.08    1.60 ^ _16308_/ZN (NOR4_X4)
   0.10    1.70 v _23761_/Z (MUX2_X2)
   0.03    1.73 v _23784_/Z (BUF_X8)
   0.04    1.77 v _23801_/Z (MUX2_X1)
   0.00    1.77 v _25377_/D (DFF_X1)
           1.77   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25377_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.77   data arrival time
---------------------------------------------------------
           2.19   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _25378_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.02    1.44 v _16238_/ZN (INV_X1)
   0.05    1.49 ^ _16263_/ZN (AOI21_X4)
   0.03    1.52 v _16281_/ZN (OAI211_X4)
   0.08    1.60 ^ _16308_/ZN (NOR4_X4)
   0.10    1.70 v _23761_/Z (MUX2_X2)
   0.03    1.73 v _23784_/Z (BUF_X8)
   0.04    1.77 v _23803_/Z (MUX2_X1)
   0.00    1.77 v _25378_/D (DFF_X1)
           1.77   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25378_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.77   data arrival time
---------------------------------------------------------
           2.19   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _25379_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.02    1.44 v _16238_/ZN (INV_X1)
   0.05    1.49 ^ _16263_/ZN (AOI21_X4)
   0.03    1.52 v _16281_/ZN (OAI211_X4)
   0.08    1.60 ^ _16308_/ZN (NOR4_X4)
   0.10    1.70 v _23761_/Z (MUX2_X2)
   0.03    1.73 v _23806_/Z (BUF_X8)
   0.04    1.77 v _23807_/Z (MUX2_X1)
   0.00    1.77 v _25379_/D (DFF_X1)
           1.77   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25379_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.77   data arrival time
---------------------------------------------------------
           2.19   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _25380_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.02    1.44 v _16238_/ZN (INV_X1)
   0.05    1.49 ^ _16263_/ZN (AOI21_X4)
   0.03    1.52 v _16281_/ZN (OAI211_X4)
   0.08    1.60 ^ _16308_/ZN (NOR4_X4)
   0.10    1.70 v _23761_/Z (MUX2_X2)
   0.03    1.73 v _23806_/Z (BUF_X8)
   0.04    1.77 v _23809_/Z (MUX2_X1)
   0.00    1.77 v _25380_/D (DFF_X1)
           1.77   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25380_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.77   data arrival time
---------------------------------------------------------
           2.19   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _25381_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.02    1.44 v _16238_/ZN (INV_X1)
   0.05    1.49 ^ _16263_/ZN (AOI21_X4)
   0.03    1.52 v _16281_/ZN (OAI211_X4)
   0.08    1.60 ^ _16308_/ZN (NOR4_X4)
   0.10    1.70 v _23761_/Z (MUX2_X2)
   0.03    1.73 v _23806_/Z (BUF_X8)
   0.04    1.77 v _23811_/Z (MUX2_X1)
   0.00    1.77 v _25381_/D (DFF_X1)
           1.77   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25381_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.77   data arrival time
---------------------------------------------------------
           2.19   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _25382_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.02    1.44 v _16238_/ZN (INV_X1)
   0.05    1.49 ^ _16263_/ZN (AOI21_X4)
   0.03    1.52 v _16281_/ZN (OAI211_X4)
   0.08    1.60 ^ _16308_/ZN (NOR4_X4)
   0.10    1.70 v _23761_/Z (MUX2_X2)
   0.03    1.73 v _23806_/Z (BUF_X8)
   0.04    1.77 v _23813_/Z (MUX2_X1)
   0.00    1.77 v _25382_/D (DFF_X1)
           1.77   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25382_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.77   data arrival time
---------------------------------------------------------
           2.19   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _25383_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.02    1.44 v _16238_/ZN (INV_X1)
   0.05    1.49 ^ _16263_/ZN (AOI21_X4)
   0.03    1.52 v _16281_/ZN (OAI211_X4)
   0.08    1.60 ^ _16308_/ZN (NOR4_X4)
   0.10    1.70 v _23761_/Z (MUX2_X2)
   0.03    1.73 v _23806_/Z (BUF_X8)
   0.04    1.77 v _23815_/Z (MUX2_X1)
   0.00    1.77 v _25383_/D (DFF_X1)
           1.77   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25383_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.77   data arrival time
---------------------------------------------------------
           2.19   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _25384_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.02    1.44 v _16238_/ZN (INV_X1)
   0.05    1.49 ^ _16263_/ZN (AOI21_X4)
   0.03    1.52 v _16281_/ZN (OAI211_X4)
   0.08    1.60 ^ _16308_/ZN (NOR4_X4)
   0.10    1.70 v _23761_/Z (MUX2_X2)
   0.03    1.73 v _23806_/Z (BUF_X8)
   0.04    1.77 v _23817_/Z (MUX2_X1)
   0.00    1.77 v _25384_/D (DFF_X1)
           1.77   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25384_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.77   data arrival time
---------------------------------------------------------
           2.19   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _25385_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.02    1.44 v _16238_/ZN (INV_X1)
   0.05    1.49 ^ _16263_/ZN (AOI21_X4)
   0.03    1.52 v _16281_/ZN (OAI211_X4)
   0.08    1.60 ^ _16308_/ZN (NOR4_X4)
   0.10    1.70 v _23761_/Z (MUX2_X2)
   0.03    1.73 v _23806_/Z (BUF_X8)
   0.04    1.77 v _23819_/Z (MUX2_X1)
   0.00    1.77 v _25385_/D (DFF_X1)
           1.77   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25385_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.77   data arrival time
---------------------------------------------------------
           2.19   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _25386_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.02    1.44 v _16238_/ZN (INV_X1)
   0.05    1.49 ^ _16263_/ZN (AOI21_X4)
   0.03    1.52 v _16281_/ZN (OAI211_X4)
   0.08    1.60 ^ _16308_/ZN (NOR4_X4)
   0.10    1.70 v _23761_/Z (MUX2_X2)
   0.03    1.73 v _23806_/Z (BUF_X8)
   0.04    1.77 v _23821_/Z (MUX2_X1)
   0.00    1.77 v _25386_/D (DFF_X1)
           1.77   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25386_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.77   data arrival time
---------------------------------------------------------
           2.19   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _25387_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.02    1.44 v _16238_/ZN (INV_X1)
   0.05    1.49 ^ _16263_/ZN (AOI21_X4)
   0.03    1.52 v _16281_/ZN (OAI211_X4)
   0.08    1.60 ^ _16308_/ZN (NOR4_X4)
   0.10    1.70 v _23761_/Z (MUX2_X2)
   0.03    1.73 v _23806_/Z (BUF_X8)
   0.04    1.77 v _23823_/Z (MUX2_X1)
   0.00    1.77 v _25387_/D (DFF_X1)
           1.77   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25387_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.77   data arrival time
---------------------------------------------------------
           2.19   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _25388_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.02    1.44 v _16238_/ZN (INV_X1)
   0.05    1.49 ^ _16263_/ZN (AOI21_X4)
   0.03    1.52 v _16281_/ZN (OAI211_X4)
   0.08    1.60 ^ _16308_/ZN (NOR4_X4)
   0.10    1.70 v _23761_/Z (MUX2_X2)
   0.03    1.73 v _23806_/Z (BUF_X8)
   0.04    1.77 v _23825_/Z (MUX2_X1)
   0.00    1.77 v _25388_/D (DFF_X1)
           1.77   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25388_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.77   data arrival time
---------------------------------------------------------
           2.19   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _25392_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.02    1.44 v _16238_/ZN (INV_X1)
   0.05    1.49 ^ _16263_/ZN (AOI21_X4)
   0.03    1.52 v _16281_/ZN (OAI211_X4)
   0.08    1.60 ^ _16308_/ZN (NOR4_X4)
   0.10    1.70 v _23837_/Z (MUX2_X2)
   0.03    1.73 v _23838_/Z (BUF_X8)
   0.04    1.77 v _23839_/Z (MUX2_X1)
   0.00    1.77 v _25392_/D (DFF_X1)
           1.77   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25392_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.77   data arrival time
---------------------------------------------------------
           2.19   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _25393_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.02    1.44 v _16238_/ZN (INV_X1)
   0.05    1.49 ^ _16263_/ZN (AOI21_X4)
   0.03    1.52 v _16281_/ZN (OAI211_X4)
   0.08    1.60 ^ _16308_/ZN (NOR4_X4)
   0.10    1.70 v _23837_/Z (MUX2_X2)
   0.03    1.73 v _23838_/Z (BUF_X8)
   0.04    1.77 v _23841_/Z (MUX2_X1)
   0.00    1.77 v _25393_/D (DFF_X1)
           1.77   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25393_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.77   data arrival time
---------------------------------------------------------
           2.19   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _25394_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.02    1.44 v _16238_/ZN (INV_X1)
   0.05    1.49 ^ _16263_/ZN (AOI21_X4)
   0.03    1.52 v _16281_/ZN (OAI211_X4)
   0.08    1.60 ^ _16308_/ZN (NOR4_X4)
   0.10    1.70 v _23837_/Z (MUX2_X2)
   0.03    1.73 v _23838_/Z (BUF_X8)
   0.04    1.77 v _23843_/Z (MUX2_X1)
   0.00    1.77 v _25394_/D (DFF_X1)
           1.77   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25394_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.77   data arrival time
---------------------------------------------------------
           2.19   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _25395_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.02    1.44 v _16238_/ZN (INV_X1)
   0.05    1.49 ^ _16263_/ZN (AOI21_X4)
   0.03    1.52 v _16281_/ZN (OAI211_X4)
   0.08    1.60 ^ _16308_/ZN (NOR4_X4)
   0.10    1.70 v _23837_/Z (MUX2_X2)
   0.03    1.73 v _23838_/Z (BUF_X8)
   0.04    1.77 v _23845_/Z (MUX2_X1)
   0.00    1.77 v _25395_/D (DFF_X1)
           1.77   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25395_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.77   data arrival time
---------------------------------------------------------
           2.19   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _25396_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.02    1.44 v _16238_/ZN (INV_X1)
   0.05    1.49 ^ _16263_/ZN (AOI21_X4)
   0.03    1.52 v _16281_/ZN (OAI211_X4)
   0.08    1.60 ^ _16308_/ZN (NOR4_X4)
   0.10    1.70 v _23837_/Z (MUX2_X2)
   0.03    1.73 v _23838_/Z (BUF_X8)
   0.04    1.77 v _23847_/Z (MUX2_X1)
   0.00    1.77 v _25396_/D (DFF_X1)
           1.77   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25396_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.77   data arrival time
---------------------------------------------------------
           2.19   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _25397_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.02    1.44 v _16238_/ZN (INV_X1)
   0.05    1.49 ^ _16263_/ZN (AOI21_X4)
   0.03    1.52 v _16281_/ZN (OAI211_X4)
   0.08    1.60 ^ _16308_/ZN (NOR4_X4)
   0.10    1.70 v _23837_/Z (MUX2_X2)
   0.03    1.73 v _23838_/Z (BUF_X8)
   0.04    1.77 v _23849_/Z (MUX2_X1)
   0.00    1.77 v _25397_/D (DFF_X1)
           1.77   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25397_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.77   data arrival time
---------------------------------------------------------
           2.19   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _25398_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.02    1.44 v _16238_/ZN (INV_X1)
   0.05    1.49 ^ _16263_/ZN (AOI21_X4)
   0.03    1.52 v _16281_/ZN (OAI211_X4)
   0.08    1.60 ^ _16308_/ZN (NOR4_X4)
   0.10    1.70 v _23837_/Z (MUX2_X2)
   0.03    1.73 v _23838_/Z (BUF_X8)
   0.04    1.77 v _23851_/Z (MUX2_X1)
   0.00    1.77 v _25398_/D (DFF_X1)
           1.77   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25398_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.77   data arrival time
---------------------------------------------------------
           2.19   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _25399_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.02    1.44 v _16238_/ZN (INV_X1)
   0.05    1.49 ^ _16263_/ZN (AOI21_X4)
   0.03    1.52 v _16281_/ZN (OAI211_X4)
   0.08    1.60 ^ _16308_/ZN (NOR4_X4)
   0.10    1.70 v _23837_/Z (MUX2_X2)
   0.03    1.73 v _23838_/Z (BUF_X8)
   0.04    1.77 v _23853_/Z (MUX2_X1)
   0.00    1.77 v _25399_/D (DFF_X1)
           1.77   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25399_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.77   data arrival time
---------------------------------------------------------
           2.19   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _25400_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.02    1.44 v _16238_/ZN (INV_X1)
   0.05    1.49 ^ _16263_/ZN (AOI21_X4)
   0.03    1.52 v _16281_/ZN (OAI211_X4)
   0.08    1.60 ^ _16308_/ZN (NOR4_X4)
   0.10    1.70 v _23837_/Z (MUX2_X2)
   0.03    1.73 v _23838_/Z (BUF_X8)
   0.04    1.77 v _23855_/Z (MUX2_X1)
   0.00    1.77 v _25400_/D (DFF_X1)
           1.77   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25400_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.77   data arrival time
---------------------------------------------------------
           2.19   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _25401_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.02    1.44 v _16238_/ZN (INV_X1)
   0.05    1.49 ^ _16263_/ZN (AOI21_X4)
   0.03    1.52 v _16281_/ZN (OAI211_X4)
   0.08    1.60 ^ _16308_/ZN (NOR4_X4)
   0.10    1.70 v _23837_/Z (MUX2_X2)
   0.03    1.73 v _23838_/Z (BUF_X8)
   0.04    1.77 v _23857_/Z (MUX2_X1)
   0.00    1.77 v _25401_/D (DFF_X1)
           1.77   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25401_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.77   data arrival time
---------------------------------------------------------
           2.19   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _25402_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.02    1.44 v _16238_/ZN (INV_X1)
   0.05    1.49 ^ _16263_/ZN (AOI21_X4)
   0.03    1.52 v _16281_/ZN (OAI211_X4)
   0.08    1.60 ^ _16308_/ZN (NOR4_X4)
   0.10    1.70 v _23837_/Z (MUX2_X2)
   0.03    1.73 v _23859_/Z (BUF_X8)
   0.04    1.77 v _23860_/Z (MUX2_X1)
   0.00    1.77 v _25402_/D (DFF_X1)
           1.77   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25402_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.77   data arrival time
---------------------------------------------------------
           2.19   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _25403_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.02    1.44 v _16238_/ZN (INV_X1)
   0.05    1.49 ^ _16263_/ZN (AOI21_X4)
   0.03    1.52 v _16281_/ZN (OAI211_X4)
   0.08    1.60 ^ _16308_/ZN (NOR4_X4)
   0.10    1.70 v _23837_/Z (MUX2_X2)
   0.03    1.73 v _23859_/Z (BUF_X8)
   0.04    1.77 v _23862_/Z (MUX2_X1)
   0.00    1.77 v _25403_/D (DFF_X1)
           1.77   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25403_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.77   data arrival time
---------------------------------------------------------
           2.19   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _25404_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.02    1.44 v _16238_/ZN (INV_X1)
   0.05    1.49 ^ _16263_/ZN (AOI21_X4)
   0.03    1.52 v _16281_/ZN (OAI211_X4)
   0.08    1.60 ^ _16308_/ZN (NOR4_X4)
   0.10    1.70 v _23837_/Z (MUX2_X2)
   0.03    1.73 v _23859_/Z (BUF_X8)
   0.04    1.77 v _23864_/Z (MUX2_X1)
   0.00    1.77 v _25404_/D (DFF_X1)
           1.77   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25404_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.77   data arrival time
---------------------------------------------------------
           2.19   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _25405_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.02    1.44 v _16238_/ZN (INV_X1)
   0.05    1.49 ^ _16263_/ZN (AOI21_X4)
   0.03    1.52 v _16281_/ZN (OAI211_X4)
   0.08    1.60 ^ _16308_/ZN (NOR4_X4)
   0.10    1.70 v _23837_/Z (MUX2_X2)
   0.03    1.73 v _23859_/Z (BUF_X8)
   0.04    1.77 v _23866_/Z (MUX2_X1)
   0.00    1.77 v _25405_/D (DFF_X1)
           1.77   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25405_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.77   data arrival time
---------------------------------------------------------
           2.19   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _25406_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.02    1.44 v _16238_/ZN (INV_X1)
   0.05    1.49 ^ _16263_/ZN (AOI21_X4)
   0.03    1.52 v _16281_/ZN (OAI211_X4)
   0.08    1.60 ^ _16308_/ZN (NOR4_X4)
   0.10    1.70 v _23837_/Z (MUX2_X2)
   0.03    1.73 v _23859_/Z (BUF_X8)
   0.04    1.77 v _23868_/Z (MUX2_X1)
   0.00    1.77 v _25406_/D (DFF_X1)
           1.77   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25406_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.77   data arrival time
---------------------------------------------------------
           2.19   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _25407_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.02    1.44 v _16238_/ZN (INV_X1)
   0.05    1.49 ^ _16263_/ZN (AOI21_X4)
   0.03    1.52 v _16281_/ZN (OAI211_X4)
   0.08    1.60 ^ _16308_/ZN (NOR4_X4)
   0.10    1.70 v _23837_/Z (MUX2_X2)
   0.03    1.73 v _23859_/Z (BUF_X8)
   0.04    1.77 v _23870_/Z (MUX2_X1)
   0.00    1.77 v _25407_/D (DFF_X1)
           1.77   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25407_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.77   data arrival time
---------------------------------------------------------
           2.19   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _25408_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.02    1.44 v _16238_/ZN (INV_X1)
   0.05    1.49 ^ _16263_/ZN (AOI21_X4)
   0.03    1.52 v _16281_/ZN (OAI211_X4)
   0.08    1.60 ^ _16308_/ZN (NOR4_X4)
   0.10    1.70 v _23837_/Z (MUX2_X2)
   0.03    1.73 v _23859_/Z (BUF_X8)
   0.04    1.77 v _23872_/Z (MUX2_X1)
   0.00    1.77 v _25408_/D (DFF_X1)
           1.77   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25408_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.77   data arrival time
---------------------------------------------------------
           2.19   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _25409_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.02    1.44 v _16238_/ZN (INV_X1)
   0.05    1.49 ^ _16263_/ZN (AOI21_X4)
   0.03    1.52 v _16281_/ZN (OAI211_X4)
   0.08    1.60 ^ _16308_/ZN (NOR4_X4)
   0.10    1.70 v _23837_/Z (MUX2_X2)
   0.03    1.73 v _23859_/Z (BUF_X8)
   0.04    1.77 v _23874_/Z (MUX2_X1)
   0.00    1.77 v _25409_/D (DFF_X1)
           1.77   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25409_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.77   data arrival time
---------------------------------------------------------
           2.19   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _25410_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.02    1.44 v _16238_/ZN (INV_X1)
   0.05    1.49 ^ _16263_/ZN (AOI21_X4)
   0.03    1.52 v _16281_/ZN (OAI211_X4)
   0.08    1.60 ^ _16308_/ZN (NOR4_X4)
   0.10    1.70 v _23837_/Z (MUX2_X2)
   0.03    1.73 v _23859_/Z (BUF_X8)
   0.04    1.77 v _23876_/Z (MUX2_X1)
   0.00    1.77 v _25410_/D (DFF_X1)
           1.77   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25410_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.77   data arrival time
---------------------------------------------------------
           2.19   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _25411_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.02    1.44 v _16238_/ZN (INV_X1)
   0.05    1.49 ^ _16263_/ZN (AOI21_X4)
   0.03    1.52 v _16281_/ZN (OAI211_X4)
   0.08    1.60 ^ _16308_/ZN (NOR4_X4)
   0.10    1.70 v _23837_/Z (MUX2_X2)
   0.03    1.73 v _23859_/Z (BUF_X8)
   0.04    1.77 v _23878_/Z (MUX2_X1)
   0.00    1.77 v _25411_/D (DFF_X1)
           1.77   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25411_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.77   data arrival time
---------------------------------------------------------
           2.19   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _25412_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.02    1.44 v _16238_/ZN (INV_X1)
   0.05    1.49 ^ _16263_/ZN (AOI21_X4)
   0.03    1.52 v _16281_/ZN (OAI211_X4)
   0.08    1.60 ^ _16308_/ZN (NOR4_X4)
   0.10    1.70 v _23837_/Z (MUX2_X2)
   0.03    1.73 v _23880_/Z (BUF_X8)
   0.04    1.77 v _23881_/Z (MUX2_X1)
   0.00    1.77 v _25412_/D (DFF_X1)
           1.77   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25412_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.77   data arrival time
---------------------------------------------------------
           2.19   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _25413_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.02    1.44 v _16238_/ZN (INV_X1)
   0.05    1.49 ^ _16263_/ZN (AOI21_X4)
   0.03    1.52 v _16281_/ZN (OAI211_X4)
   0.08    1.60 ^ _16308_/ZN (NOR4_X4)
   0.10    1.70 v _23837_/Z (MUX2_X2)
   0.03    1.73 v _23880_/Z (BUF_X8)
   0.04    1.77 v _23883_/Z (MUX2_X1)
   0.00    1.77 v _25413_/D (DFF_X1)
           1.77   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25413_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.77   data arrival time
---------------------------------------------------------
           2.19   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _25414_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.02    1.44 v _16238_/ZN (INV_X1)
   0.05    1.49 ^ _16263_/ZN (AOI21_X4)
   0.03    1.52 v _16281_/ZN (OAI211_X4)
   0.08    1.60 ^ _16308_/ZN (NOR4_X4)
   0.10    1.70 v _23837_/Z (MUX2_X2)
   0.03    1.73 v _23880_/Z (BUF_X8)
   0.04    1.77 v _23885_/Z (MUX2_X1)
   0.00    1.77 v _25414_/D (DFF_X1)
           1.77   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25414_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.77   data arrival time
---------------------------------------------------------
           2.19   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _25415_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.02    1.44 v _16238_/ZN (INV_X1)
   0.05    1.49 ^ _16263_/ZN (AOI21_X4)
   0.03    1.52 v _16281_/ZN (OAI211_X4)
   0.08    1.60 ^ _16308_/ZN (NOR4_X4)
   0.10    1.70 v _23837_/Z (MUX2_X2)
   0.03    1.73 v _23880_/Z (BUF_X8)
   0.04    1.77 v _23887_/Z (MUX2_X1)
   0.00    1.77 v _25415_/D (DFF_X1)
           1.77   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25415_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.77   data arrival time
---------------------------------------------------------
           2.19   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _25416_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.02    1.44 v _16238_/ZN (INV_X1)
   0.05    1.49 ^ _16263_/ZN (AOI21_X4)
   0.03    1.52 v _16281_/ZN (OAI211_X4)
   0.08    1.60 ^ _16308_/ZN (NOR4_X4)
   0.10    1.70 v _23837_/Z (MUX2_X2)
   0.03    1.73 v _23880_/Z (BUF_X8)
   0.04    1.77 v _23889_/Z (MUX2_X1)
   0.00    1.77 v _25416_/D (DFF_X1)
           1.77   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25416_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.77   data arrival time
---------------------------------------------------------
           2.19   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _25417_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.02    1.44 v _16238_/ZN (INV_X1)
   0.05    1.49 ^ _16263_/ZN (AOI21_X4)
   0.03    1.52 v _16281_/ZN (OAI211_X4)
   0.08    1.60 ^ _16308_/ZN (NOR4_X4)
   0.10    1.70 v _23837_/Z (MUX2_X2)
   0.03    1.73 v _23880_/Z (BUF_X8)
   0.04    1.77 v _23891_/Z (MUX2_X1)
   0.00    1.77 v _25417_/D (DFF_X1)
           1.77   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25417_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.77   data arrival time
---------------------------------------------------------
           2.19   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _25418_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.02    1.44 v _16238_/ZN (INV_X1)
   0.05    1.49 ^ _16263_/ZN (AOI21_X4)
   0.03    1.52 v _16281_/ZN (OAI211_X4)
   0.08    1.60 ^ _16308_/ZN (NOR4_X4)
   0.10    1.70 v _23837_/Z (MUX2_X2)
   0.03    1.73 v _23880_/Z (BUF_X8)
   0.04    1.77 v _23893_/Z (MUX2_X1)
   0.00    1.77 v _25418_/D (DFF_X1)
           1.77   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25418_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.77   data arrival time
---------------------------------------------------------
           2.19   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _25419_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.02    1.44 v _16238_/ZN (INV_X1)
   0.05    1.49 ^ _16263_/ZN (AOI21_X4)
   0.03    1.52 v _16281_/ZN (OAI211_X4)
   0.08    1.60 ^ _16308_/ZN (NOR4_X4)
   0.10    1.70 v _23837_/Z (MUX2_X2)
   0.03    1.73 v _23880_/Z (BUF_X8)
   0.04    1.77 v _23895_/Z (MUX2_X1)
   0.00    1.77 v _25419_/D (DFF_X1)
           1.77   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25419_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.77   data arrival time
---------------------------------------------------------
           2.19   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _25420_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.02    1.44 v _16238_/ZN (INV_X1)
   0.05    1.49 ^ _16263_/ZN (AOI21_X4)
   0.03    1.52 v _16281_/ZN (OAI211_X4)
   0.08    1.60 ^ _16308_/ZN (NOR4_X4)
   0.10    1.70 v _23837_/Z (MUX2_X2)
   0.03    1.73 v _23880_/Z (BUF_X8)
   0.04    1.77 v _23897_/Z (MUX2_X1)
   0.00    1.77 v _25420_/D (DFF_X1)
           1.77   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25420_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.77   data arrival time
---------------------------------------------------------
           2.19   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _25421_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.02    1.44 v _16238_/ZN (INV_X1)
   0.05    1.49 ^ _16263_/ZN (AOI21_X4)
   0.03    1.52 v _16281_/ZN (OAI211_X4)
   0.08    1.60 ^ _16308_/ZN (NOR4_X4)
   0.10    1.70 v _23837_/Z (MUX2_X2)
   0.03    1.73 v _23880_/Z (BUF_X8)
   0.04    1.77 v _23899_/Z (MUX2_X1)
   0.00    1.77 v _25421_/D (DFF_X1)
           1.77   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25421_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.77   data arrival time
---------------------------------------------------------
           2.19   slack (MET)


Startpoint: instr_rdata_i[28] (input port clocked by clk_i)
Endpoint: _25280_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v instr_rdata_i[28] (in)
   0.06    1.26 v _23997_/Z (MUX2_X1)
   0.07    1.34 v _23998_/Z (MUX2_X1)
   0.13    1.47 ^ _24213_/ZN (NOR3_X1)
   0.02    1.49 v _24214_/ZN (NOR2_X1)
   0.11    1.59 ^ _24244_/ZN (NOR3_X1)
   0.02    1.61 v _24273_/ZN (OAI21_X1)
   0.07    1.69 ^ _24274_/ZN (AOI221_X1)
   0.02    1.70 v _24275_/ZN (OAI21_X1)
   0.06    1.76 v _24276_/Z (MUX2_X1)
   0.00    1.76 v _25280_/D (DFF_X1)
           1.76   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25280_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.76   data arrival time
---------------------------------------------------------
           2.20   slack (MET)


Startpoint: instr_err_i (input port clocked by clk_i)
Endpoint: _25042_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ instr_err_i (in)
   0.04    1.25 ^ _16289_/Z (MUX2_X1)
   0.02    1.27 v _16305_/ZN (AOI21_X1)
   0.02    1.29 ^ _16306_/ZN (INV_X1)
   0.02    1.31 v _22577_/ZN (OAI21_X1)
   0.04    1.35 ^ _22581_/ZN (NOR2_X1)
   0.04    1.39 ^ _22585_/ZN (AND2_X1)
   0.06    1.45 ^ _22590_/ZN (AND3_X1)
   0.03    1.48 v _22602_/ZN (NAND3_X1)
   0.04    1.52 ^ _22606_/ZN (NOR2_X1)
   0.03    1.55 v _22608_/ZN (NAND2_X1)
   0.05    1.59 ^ _22617_/ZN (NOR2_X1)
   0.06    1.65 ^ _22626_/ZN (AND3_X1)
   0.02    1.67 v _22627_/ZN (AOI21_X1)
   0.02    1.69 ^ _22628_/ZN (OAI21_X1)
   0.01    1.71 v _22629_/ZN (NAND2_X1)
   0.05    1.76 v _22630_/Z (MUX2_X1)
   0.00    1.76 v _25042_/D (DFF_X1)
           1.76   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25042_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.76   data arrival time
---------------------------------------------------------
           2.20   slack (MET)


Startpoint: instr_rdata_i[28] (input port clocked by clk_i)
Endpoint: _25284_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v instr_rdata_i[28] (in)
   0.06    1.26 v _23997_/Z (MUX2_X1)
   0.07    1.34 v _23998_/Z (MUX2_X1)
   0.13    1.47 ^ _24213_/ZN (NOR3_X1)
   0.02    1.49 v _24214_/ZN (NOR2_X1)
   0.11    1.59 ^ _24244_/ZN (NOR3_X1)
   0.01    1.61 v _24317_/ZN (NOR2_X1)
   0.06    1.67 ^ _24318_/ZN (NOR3_X1)
   0.03    1.70 v _24319_/ZN (OAI221_X1)
   0.04    1.74 ^ _24320_/ZN (AOI21_X1)
   0.01    1.76 v _24321_/ZN (AOI21_X2)
   0.00    1.76 v _25284_/D (DFF_X1)
           1.76   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25284_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.76   data arrival time
---------------------------------------------------------
           2.20   slack (MET)


Startpoint: instr_rdata_i[28] (input port clocked by clk_i)
Endpoint: _25285_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v instr_rdata_i[28] (in)
   0.06    1.26 v _23997_/Z (MUX2_X1)
   0.07    1.34 v _23998_/Z (MUX2_X1)
   0.13    1.47 ^ _24213_/ZN (NOR3_X1)
   0.02    1.49 v _24214_/ZN (NOR2_X1)
   0.11    1.59 ^ _24244_/ZN (NOR3_X1)
   0.01    1.61 v _24317_/ZN (NOR2_X1)
   0.06    1.67 ^ _24318_/ZN (NOR3_X1)
   0.03    1.70 v _24331_/ZN (OAI221_X1)
   0.04    1.74 ^ _24332_/ZN (AOI21_X1)
   0.01    1.75 v _24333_/ZN (AOI21_X2)
   0.00    1.75 v _25285_/D (DFF_X1)
           1.75   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25285_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.75   data arrival time
---------------------------------------------------------
           2.20   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24979_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15646_/ZN (AOI22_X1)
   0.01    0.47 v _15647_/ZN (INV_X1)
   0.08    0.54 ^ _15648_/ZN (AOI221_X1)
   0.06    0.60 ^ _15651_/ZN (AND3_X1)
   0.05    0.65 ^ _15657_/ZN (AND2_X1)
   0.02    0.67 v _15660_/ZN (NAND3_X1)
   0.03    0.70 ^ _15663_/ZN (AOI21_X1)
   0.04    0.75 ^ _15664_/ZN (OR4_X1)
   0.02    0.77 v _15665_/ZN (NOR2_X1)
   0.11    0.88 v _15691_/ZN (OR4_X1)
   0.05    0.92 v _15692_/Z (BUF_X1)
   0.05    0.97 ^ _15741_/ZN (OAI21_X1)
   0.03    1.00 v _22433_/ZN (NAND3_X1)
   0.05    1.05 ^ _22435_/ZN (NOR2_X1)
   0.05    1.10 ^ _22439_/ZN (AND3_X1)
   0.02    1.12 v _22441_/ZN (NAND2_X1)
   0.04    1.17 ^ _22443_/ZN (NOR2_X1)
   0.03    1.19 v _22445_/ZN (NAND2_X1)
   0.07    1.26 ^ _22450_/ZN (NOR3_X1)
   0.03    1.29 v _22452_/ZN (NAND2_X1)
   0.05    1.34 ^ _22454_/ZN (NOR2_X1)
   0.03    1.37 v _22458_/ZN (NAND3_X1)
   0.05    1.42 ^ _22460_/ZN (NOR2_X1)
   0.05    1.48 ^ _22465_/ZN (AND3_X1)
   0.02    1.50 v _22467_/ZN (NAND2_X1)
   0.04    1.54 ^ _22469_/ZN (NOR2_X1)
   0.02    1.56 v _22471_/ZN (NAND2_X1)
   0.04    1.61 ^ _22473_/ZN (NOR2_X1)
   0.02    1.63 v _22475_/ZN (NAND2_X1)
   0.04    1.67 ^ _22477_/ZN (NOR2_X1)
   0.02    1.69 v _22479_/ZN (NAND2_X1)
   0.06    1.75 v _22480_/Z (XOR2_X1)
   0.00    1.75 v _24979_/D (DFF_X1)
           1.75   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24979_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.75   data arrival time
---------------------------------------------------------
           2.21   slack (MET)


Startpoint: instr_rdata_i[28] (input port clocked by clk_i)
Endpoint: _25278_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v instr_rdata_i[28] (in)
   0.06    1.26 v _23997_/Z (MUX2_X1)
   0.07    1.34 v _23998_/Z (MUX2_X1)
   0.13    1.47 ^ _24213_/ZN (NOR3_X1)
   0.02    1.49 v _24214_/ZN (NOR2_X1)
   0.11    1.59 ^ _24244_/ZN (NOR3_X1)
   0.01    1.61 v _24245_/ZN (NOR2_X1)
   0.07    1.68 ^ _24246_/ZN (AOI221_X1)
   0.02    1.70 v _24247_/ZN (OAI21_X1)
   0.04    1.73 ^ _24248_/ZN (AOI21_X1)
   0.01    1.75 v _24249_/ZN (AOI21_X2)
   0.00    1.75 v _25278_/D (DFF_X1)
           1.75   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25278_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.75   data arrival time
---------------------------------------------------------
           2.21   slack (MET)


Startpoint: instr_rdata_i[13] (input port clocked by clk_i)
Endpoint: _25270_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v instr_rdata_i[13] (in)
   0.06    1.26 v _23958_/Z (MUX2_X1)
   0.03    1.29 v _24003_/ZN (AND2_X1)
   0.10    1.39 ^ _24004_/ZN (AOI21_X1)
   0.04    1.43 v _24005_/ZN (NAND2_X1)
   0.08    1.51 ^ _24020_/ZN (NOR2_X1)
   0.03    1.54 v _24161_/ZN (AOI21_X1)
   0.03    1.57 ^ _24162_/ZN (OAI21_X1)
   0.02    1.59 v _24163_/ZN (AOI21_X1)
   0.08    1.67 ^ _24167_/ZN (AOI221_X1)
   0.02    1.69 v _24176_/ZN (OAI21_X1)
   0.06    1.75 v _24177_/Z (MUX2_X1)
   0.00    1.75 v _25270_/D (DFF_X1)
           1.75   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25270_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.75   data arrival time
---------------------------------------------------------
           2.21   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _25389_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.02    1.44 v _16238_/ZN (INV_X1)
   0.05    1.49 ^ _16263_/ZN (AOI21_X4)
   0.03    1.52 v _16281_/ZN (OAI211_X4)
   0.08    1.60 ^ _16308_/ZN (NOR4_X4)
   0.10    1.70 v _23761_/Z (MUX2_X2)
   0.05    1.75 v _23827_/Z (MUX2_X1)
   0.00    1.75 v _25389_/D (DFF_X1)
           1.75   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25389_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.75   data arrival time
---------------------------------------------------------
           2.21   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _25390_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.02    1.44 v _16238_/ZN (INV_X1)
   0.05    1.49 ^ _16263_/ZN (AOI21_X4)
   0.03    1.52 v _16281_/ZN (OAI211_X4)
   0.08    1.60 ^ _16308_/ZN (NOR4_X4)
   0.10    1.70 v _23761_/Z (MUX2_X2)
   0.05    1.75 v _23829_/Z (MUX2_X1)
   0.00    1.75 v _25390_/D (DFF_X1)
           1.75   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25390_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.75   data arrival time
---------------------------------------------------------
           2.21   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _25391_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.02    1.44 v _16238_/ZN (INV_X1)
   0.05    1.49 ^ _16263_/ZN (AOI21_X4)
   0.03    1.52 v _16281_/ZN (OAI211_X4)
   0.08    1.60 ^ _16308_/ZN (NOR4_X4)
   0.10    1.70 v _23761_/Z (MUX2_X2)
   0.05    1.75 v _23831_/Z (MUX2_X1)
   0.00    1.75 v _25391_/D (DFF_X1)
           1.75   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25391_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.75   data arrival time
---------------------------------------------------------
           2.21   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _25422_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.02    1.44 v _16238_/ZN (INV_X1)
   0.05    1.49 ^ _16263_/ZN (AOI21_X4)
   0.03    1.52 v _16281_/ZN (OAI211_X4)
   0.08    1.60 ^ _16308_/ZN (NOR4_X4)
   0.10    1.70 v _23837_/Z (MUX2_X2)
   0.05    1.75 v _23901_/Z (MUX2_X1)
   0.00    1.75 v _25422_/D (DFF_X1)
           1.75   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25422_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.75   data arrival time
---------------------------------------------------------
           2.21   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _25423_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.02    1.44 v _16238_/ZN (INV_X1)
   0.05    1.49 ^ _16263_/ZN (AOI21_X4)
   0.03    1.52 v _16281_/ZN (OAI211_X4)
   0.08    1.60 ^ _16308_/ZN (NOR4_X4)
   0.10    1.70 v _23837_/Z (MUX2_X2)
   0.05    1.75 v _23903_/Z (MUX2_X1)
   0.00    1.75 v _25423_/D (DFF_X1)
           1.75   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25423_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.75   data arrival time
---------------------------------------------------------
           2.21   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _25424_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.02    1.44 v _16238_/ZN (INV_X1)
   0.05    1.49 ^ _16263_/ZN (AOI21_X4)
   0.03    1.52 v _16281_/ZN (OAI211_X4)
   0.08    1.60 ^ _16308_/ZN (NOR4_X4)
   0.10    1.70 v _23837_/Z (MUX2_X2)
   0.05    1.75 v _23905_/Z (MUX2_X1)
   0.00    1.75 v _25424_/D (DFF_X1)
           1.75   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25424_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.75   data arrival time
---------------------------------------------------------
           2.21   slack (MET)


Startpoint: instr_rdata_i[5] (input port clocked by clk_i)
Endpoint: _25274_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v instr_rdata_i[5] (in)
   0.06    1.26 v _23973_/Z (MUX2_X1)
   0.03    1.29 v _23974_/ZN (AND2_X1)
   0.10    1.39 ^ _23976_/ZN (AOI21_X1)
   0.03    1.41 v _23981_/ZN (NAND2_X1)
   0.02    1.44 ^ _23982_/ZN (INV_X1)
   0.07    1.50 v _23995_/ZN (NAND4_X1)
   0.08    1.58 ^ _24185_/ZN (AOI211_X1)
   0.02    1.60 v _24186_/ZN (NOR2_X1)
   0.07    1.67 ^ _24210_/ZN (AOI211_X1)
   0.02    1.68 v _24211_/ZN (OAI21_X1)
   0.06    1.75 v _24212_/Z (MUX2_X1)
   0.00    1.75 v _25274_/D (DFF_X1)
           1.75   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25274_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.75   data arrival time
---------------------------------------------------------
           2.21   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24491_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.02    1.44 v _16238_/ZN (INV_X1)
   0.05    1.49 ^ _16263_/ZN (AOI21_X4)
   0.03    1.52 v _16281_/ZN (OAI211_X4)
   0.07    1.59 ^ _16297_/ZN (NOR3_X4)
   0.05    1.64 ^ _16298_/Z (BUF_X2)
   0.03    1.67 ^ _16299_/Z (BUF_X4)
   0.06    1.73 v _23914_/Z (MUX2_X1)
   0.00    1.73 v _24491_/D (DFF_X1)
           1.73   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24491_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.73   data arrival time
---------------------------------------------------------
           2.23   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24492_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.02    1.44 v _16238_/ZN (INV_X1)
   0.05    1.49 ^ _16263_/ZN (AOI21_X4)
   0.03    1.52 v _16281_/ZN (OAI211_X4)
   0.07    1.59 ^ _16297_/ZN (NOR3_X4)
   0.05    1.64 ^ _16298_/Z (BUF_X2)
   0.03    1.67 ^ _16299_/Z (BUF_X4)
   0.06    1.73 v _23915_/Z (MUX2_X1)
   0.00    1.73 v _24492_/D (DFF_X1)
           1.73   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24492_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.73   data arrival time
---------------------------------------------------------
           2.23   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24493_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.02    1.44 v _16238_/ZN (INV_X1)
   0.05    1.49 ^ _16263_/ZN (AOI21_X4)
   0.03    1.52 v _16281_/ZN (OAI211_X4)
   0.07    1.59 ^ _16297_/ZN (NOR3_X4)
   0.05    1.64 ^ _16298_/Z (BUF_X2)
   0.03    1.67 ^ _16299_/Z (BUF_X4)
   0.06    1.73 v _23916_/Z (MUX2_X1)
   0.00    1.73 v _24493_/D (DFF_X1)
           1.73   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24493_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.73   data arrival time
---------------------------------------------------------
           2.23   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24494_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.02    1.44 v _16238_/ZN (INV_X1)
   0.05    1.49 ^ _16263_/ZN (AOI21_X4)
   0.03    1.52 v _16281_/ZN (OAI211_X4)
   0.07    1.59 ^ _16297_/ZN (NOR3_X4)
   0.05    1.64 ^ _16298_/Z (BUF_X2)
   0.03    1.67 ^ _16299_/Z (BUF_X4)
   0.06    1.73 v _23917_/Z (MUX2_X1)
   0.00    1.73 v _24494_/D (DFF_X1)
           1.73   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24494_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.73   data arrival time
---------------------------------------------------------
           2.23   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24495_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.02    1.44 v _16238_/ZN (INV_X1)
   0.05    1.49 ^ _16263_/ZN (AOI21_X4)
   0.03    1.52 v _16281_/ZN (OAI211_X4)
   0.07    1.59 ^ _16297_/ZN (NOR3_X4)
   0.05    1.64 ^ _16298_/Z (BUF_X2)
   0.03    1.67 ^ _23918_/Z (BUF_X4)
   0.06    1.73 v _23919_/Z (MUX2_X1)
   0.00    1.73 v _24495_/D (DFF_X1)
           1.73   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24495_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.73   data arrival time
---------------------------------------------------------
           2.23   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24496_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.02    1.44 v _16238_/ZN (INV_X1)
   0.05    1.49 ^ _16263_/ZN (AOI21_X4)
   0.03    1.52 v _16281_/ZN (OAI211_X4)
   0.07    1.59 ^ _16297_/ZN (NOR3_X4)
   0.05    1.64 ^ _16298_/Z (BUF_X2)
   0.03    1.67 ^ _23918_/Z (BUF_X4)
   0.06    1.73 v _23920_/Z (MUX2_X1)
   0.00    1.73 v _24496_/D (DFF_X1)
           1.73   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24496_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.73   data arrival time
---------------------------------------------------------
           2.23   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24497_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.02    1.44 v _16238_/ZN (INV_X1)
   0.05    1.49 ^ _16263_/ZN (AOI21_X4)
   0.03    1.52 v _16281_/ZN (OAI211_X4)
   0.07    1.59 ^ _16297_/ZN (NOR3_X4)
   0.05    1.64 ^ _16298_/Z (BUF_X2)
   0.03    1.67 ^ _23918_/Z (BUF_X4)
   0.06    1.73 v _23921_/Z (MUX2_X1)
   0.00    1.73 v _24497_/D (DFF_X1)
           1.73   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24497_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.73   data arrival time
---------------------------------------------------------
           2.23   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24498_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.02    1.44 v _16238_/ZN (INV_X1)
   0.05    1.49 ^ _16263_/ZN (AOI21_X4)
   0.03    1.52 v _16281_/ZN (OAI211_X4)
   0.07    1.59 ^ _16297_/ZN (NOR3_X4)
   0.05    1.64 ^ _16298_/Z (BUF_X2)
   0.03    1.67 ^ _23918_/Z (BUF_X4)
   0.06    1.73 v _23922_/Z (MUX2_X1)
   0.00    1.73 v _24498_/D (DFF_X1)
           1.73   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24498_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.73   data arrival time
---------------------------------------------------------
           2.23   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24499_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.02    1.44 v _16238_/ZN (INV_X1)
   0.05    1.49 ^ _16263_/ZN (AOI21_X4)
   0.03    1.52 v _16281_/ZN (OAI211_X4)
   0.07    1.59 ^ _16297_/ZN (NOR3_X4)
   0.05    1.64 ^ _16298_/Z (BUF_X2)
   0.03    1.67 ^ _23918_/Z (BUF_X4)
   0.06    1.73 v _23923_/Z (MUX2_X1)
   0.00    1.73 v _24499_/D (DFF_X1)
           1.73   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24499_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.73   data arrival time
---------------------------------------------------------
           2.23   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24500_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.02    1.44 v _16238_/ZN (INV_X1)
   0.05    1.49 ^ _16263_/ZN (AOI21_X4)
   0.03    1.52 v _16281_/ZN (OAI211_X4)
   0.07    1.59 ^ _16297_/ZN (NOR3_X4)
   0.05    1.64 ^ _16298_/Z (BUF_X2)
   0.03    1.67 ^ _23918_/Z (BUF_X4)
   0.06    1.73 v _23924_/Z (MUX2_X1)
   0.00    1.73 v _24500_/D (DFF_X1)
           1.73   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24500_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.73   data arrival time
---------------------------------------------------------
           2.23   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24501_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.02    1.44 v _16238_/ZN (INV_X1)
   0.05    1.49 ^ _16263_/ZN (AOI21_X4)
   0.03    1.52 v _16281_/ZN (OAI211_X4)
   0.07    1.59 ^ _16297_/ZN (NOR3_X4)
   0.05    1.64 ^ _16298_/Z (BUF_X2)
   0.03    1.67 ^ _23918_/Z (BUF_X4)
   0.06    1.73 v _23925_/Z (MUX2_X1)
   0.00    1.73 v _24501_/D (DFF_X1)
           1.73   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24501_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.73   data arrival time
---------------------------------------------------------
           2.23   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24502_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.02    1.44 v _16238_/ZN (INV_X1)
   0.05    1.49 ^ _16263_/ZN (AOI21_X4)
   0.03    1.52 v _16281_/ZN (OAI211_X4)
   0.07    1.59 ^ _16297_/ZN (NOR3_X4)
   0.05    1.64 ^ _16298_/Z (BUF_X2)
   0.03    1.67 ^ _23918_/Z (BUF_X4)
   0.06    1.73 v _23926_/Z (MUX2_X1)
   0.00    1.73 v _24502_/D (DFF_X1)
           1.73   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24502_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.73   data arrival time
---------------------------------------------------------
           2.23   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24503_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.02    1.44 v _16238_/ZN (INV_X1)
   0.05    1.49 ^ _16263_/ZN (AOI21_X4)
   0.03    1.52 v _16281_/ZN (OAI211_X4)
   0.07    1.59 ^ _16297_/ZN (NOR3_X4)
   0.05    1.64 ^ _16298_/Z (BUF_X2)
   0.03    1.67 ^ _23918_/Z (BUF_X4)
   0.06    1.73 v _23927_/Z (MUX2_X1)
   0.00    1.73 v _24503_/D (DFF_X1)
           1.73   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24503_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.73   data arrival time
---------------------------------------------------------
           2.23   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24504_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.02    1.44 v _16238_/ZN (INV_X1)
   0.05    1.49 ^ _16263_/ZN (AOI21_X4)
   0.03    1.52 v _16281_/ZN (OAI211_X4)
   0.07    1.59 ^ _16297_/ZN (NOR3_X4)
   0.05    1.64 ^ _16298_/Z (BUF_X2)
   0.03    1.67 ^ _23918_/Z (BUF_X4)
   0.06    1.73 v _23928_/Z (MUX2_X1)
   0.00    1.73 v _24504_/D (DFF_X1)
           1.73   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24504_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.73   data arrival time
---------------------------------------------------------
           2.23   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24505_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.02    1.44 v _16238_/ZN (INV_X1)
   0.05    1.49 ^ _16263_/ZN (AOI21_X4)
   0.03    1.52 v _16281_/ZN (OAI211_X4)
   0.07    1.59 ^ _16297_/ZN (NOR3_X4)
   0.05    1.64 ^ _16298_/Z (BUF_X2)
   0.03    1.67 ^ _23929_/Z (BUF_X4)
   0.06    1.73 v _23930_/Z (MUX2_X1)
   0.00    1.73 v _24505_/D (DFF_X1)
           1.73   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24505_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.73   data arrival time
---------------------------------------------------------
           2.23   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24506_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.02    1.44 v _16238_/ZN (INV_X1)
   0.05    1.49 ^ _16263_/ZN (AOI21_X4)
   0.03    1.52 v _16281_/ZN (OAI211_X4)
   0.07    1.59 ^ _16297_/ZN (NOR3_X4)
   0.05    1.64 ^ _16298_/Z (BUF_X2)
   0.03    1.67 ^ _23929_/Z (BUF_X4)
   0.06    1.73 v _23931_/Z (MUX2_X1)
   0.00    1.73 v _24506_/D (DFF_X1)
           1.73   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24506_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.73   data arrival time
---------------------------------------------------------
           2.23   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24507_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.02    1.44 v _16238_/ZN (INV_X1)
   0.05    1.49 ^ _16263_/ZN (AOI21_X4)
   0.03    1.52 v _16281_/ZN (OAI211_X4)
   0.07    1.59 ^ _16297_/ZN (NOR3_X4)
   0.05    1.64 ^ _16298_/Z (BUF_X2)
   0.03    1.67 ^ _23929_/Z (BUF_X4)
   0.06    1.73 v _23932_/Z (MUX2_X1)
   0.00    1.73 v _24507_/D (DFF_X1)
           1.73   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24507_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.73   data arrival time
---------------------------------------------------------
           2.23   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24508_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.02    1.44 v _16238_/ZN (INV_X1)
   0.05    1.49 ^ _16263_/ZN (AOI21_X4)
   0.03    1.52 v _16281_/ZN (OAI211_X4)
   0.07    1.59 ^ _16297_/ZN (NOR3_X4)
   0.05    1.64 ^ _16298_/Z (BUF_X2)
   0.03    1.67 ^ _23929_/Z (BUF_X4)
   0.06    1.73 v _23933_/Z (MUX2_X1)
   0.00    1.73 v _24508_/D (DFF_X1)
           1.73   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24508_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.73   data arrival time
---------------------------------------------------------
           2.23   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24509_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.02    1.44 v _16238_/ZN (INV_X1)
   0.05    1.49 ^ _16263_/ZN (AOI21_X4)
   0.03    1.52 v _16281_/ZN (OAI211_X4)
   0.07    1.59 ^ _16297_/ZN (NOR3_X4)
   0.05    1.64 ^ _16298_/Z (BUF_X2)
   0.03    1.67 ^ _23929_/Z (BUF_X4)
   0.06    1.73 v _23934_/Z (MUX2_X1)
   0.00    1.73 v _24509_/D (DFF_X1)
           1.73   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24509_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.73   data arrival time
---------------------------------------------------------
           2.23   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24510_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.02    1.44 v _16238_/ZN (INV_X1)
   0.05    1.49 ^ _16263_/ZN (AOI21_X4)
   0.03    1.52 v _16281_/ZN (OAI211_X4)
   0.07    1.59 ^ _16297_/ZN (NOR3_X4)
   0.05    1.64 ^ _16298_/Z (BUF_X2)
   0.03    1.67 ^ _23929_/Z (BUF_X4)
   0.06    1.73 v _23935_/Z (MUX2_X1)
   0.00    1.73 v _24510_/D (DFF_X1)
           1.73   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24510_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.73   data arrival time
---------------------------------------------------------
           2.23   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24511_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.02    1.44 v _16238_/ZN (INV_X1)
   0.05    1.49 ^ _16263_/ZN (AOI21_X4)
   0.03    1.52 v _16281_/ZN (OAI211_X4)
   0.07    1.59 ^ _16297_/ZN (NOR3_X4)
   0.05    1.64 ^ _16298_/Z (BUF_X2)
   0.03    1.67 ^ _23929_/Z (BUF_X4)
   0.06    1.73 v _23936_/Z (MUX2_X1)
   0.00    1.73 v _24511_/D (DFF_X1)
           1.73   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24511_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.73   data arrival time
---------------------------------------------------------
           2.23   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24512_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.02    1.44 v _16238_/ZN (INV_X1)
   0.05    1.49 ^ _16263_/ZN (AOI21_X4)
   0.03    1.52 v _16281_/ZN (OAI211_X4)
   0.07    1.59 ^ _16297_/ZN (NOR3_X4)
   0.05    1.64 ^ _16298_/Z (BUF_X2)
   0.03    1.67 ^ _23929_/Z (BUF_X4)
   0.06    1.73 v _23937_/Z (MUX2_X1)
   0.00    1.73 v _24512_/D (DFF_X1)
           1.73   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24512_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.73   data arrival time
---------------------------------------------------------
           2.23   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24513_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.02    1.44 v _16238_/ZN (INV_X1)
   0.05    1.49 ^ _16263_/ZN (AOI21_X4)
   0.03    1.52 v _16281_/ZN (OAI211_X4)
   0.07    1.59 ^ _16297_/ZN (NOR3_X4)
   0.05    1.64 ^ _16298_/Z (BUF_X2)
   0.03    1.67 ^ _23929_/Z (BUF_X4)
   0.06    1.73 v _23938_/Z (MUX2_X1)
   0.00    1.73 v _24513_/D (DFF_X1)
           1.73   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24513_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.73   data arrival time
---------------------------------------------------------
           2.23   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24514_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.02    1.44 v _16238_/ZN (INV_X1)
   0.05    1.49 ^ _16263_/ZN (AOI21_X4)
   0.03    1.52 v _16281_/ZN (OAI211_X4)
   0.07    1.59 ^ _16297_/ZN (NOR3_X4)
   0.05    1.64 ^ _16298_/Z (BUF_X2)
   0.03    1.67 ^ _23929_/Z (BUF_X4)
   0.06    1.73 v _23939_/Z (MUX2_X1)
   0.00    1.73 v _24514_/D (DFF_X1)
           1.73   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24514_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.73   data arrival time
---------------------------------------------------------
           2.23   slack (MET)


Startpoint: instr_rdata_i[13] (input port clocked by clk_i)
Endpoint: _25282_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v instr_rdata_i[13] (in)
   0.06    1.26 v _23958_/Z (MUX2_X1)
   0.03    1.29 v _24003_/ZN (AND2_X1)
   0.10    1.39 ^ _24004_/ZN (AOI21_X1)
   0.05    1.44 v _24105_/ZN (NAND2_X1)
   0.05    1.49 ^ _24107_/ZN (NAND2_X1)
   0.02    1.51 v _24119_/ZN (OAI21_X1)
   0.07    1.58 v _24120_/ZN (OR2_X1)
   0.05    1.63 ^ _24289_/ZN (OAI221_X1)
   0.04    1.67 v _24292_/ZN (OAI221_X1)
   0.06    1.73 v _24293_/Z (MUX2_X1)
   0.00    1.73 v _25282_/D (DFF_X1)
           1.73   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25282_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.73   data arrival time
---------------------------------------------------------
           2.23   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24526_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.51 v _16785_/ZN (OAI21_X2)
   0.05    1.57 v _16792_/ZN (AND4_X1)
   0.07    1.63 ^ _16793_/ZN (AOI21_X2)
   0.04    1.67 ^ _16794_/Z (BUF_X4)
   0.06    1.73 v _16795_/Z (MUX2_X1)
   0.00    1.73 v _24526_/D (DFFR_X1)
           1.73   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24526_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.73   data arrival time
---------------------------------------------------------
           2.23   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24527_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.51 v _16785_/ZN (OAI21_X2)
   0.05    1.57 v _16792_/ZN (AND4_X1)
   0.07    1.63 ^ _16793_/ZN (AOI21_X2)
   0.04    1.67 ^ _16794_/Z (BUF_X4)
   0.06    1.73 v _16802_/Z (MUX2_X1)
   0.00    1.73 v _24527_/D (DFFR_X1)
           1.73   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24527_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.73   data arrival time
---------------------------------------------------------
           2.23   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24528_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.51 v _16785_/ZN (OAI21_X2)
   0.05    1.57 v _16792_/ZN (AND4_X1)
   0.07    1.63 ^ _16793_/ZN (AOI21_X2)
   0.04    1.67 ^ _16794_/Z (BUF_X4)
   0.06    1.73 v _16810_/Z (MUX2_X1)
   0.00    1.73 v _24528_/D (DFFR_X1)
           1.73   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24528_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.73   data arrival time
---------------------------------------------------------
           2.23   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24529_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.51 v _16785_/ZN (OAI21_X2)
   0.05    1.57 v _16792_/ZN (AND4_X1)
   0.07    1.63 ^ _16793_/ZN (AOI21_X2)
   0.04    1.67 ^ _16794_/Z (BUF_X4)
   0.06    1.73 v _16829_/Z (MUX2_X1)
   0.00    1.73 v _24529_/D (DFFR_X1)
           1.73   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24529_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.73   data arrival time
---------------------------------------------------------
           2.23   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24530_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.51 v _16785_/ZN (OAI21_X2)
   0.05    1.57 v _16792_/ZN (AND4_X1)
   0.07    1.63 ^ _16793_/ZN (AOI21_X2)
   0.04    1.67 ^ _16794_/Z (BUF_X4)
   0.06    1.73 v _16845_/Z (MUX2_X1)
   0.00    1.73 v _24530_/D (DFFR_X1)
           1.73   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24530_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.73   data arrival time
---------------------------------------------------------
           2.23   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24531_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.51 v _16785_/ZN (OAI21_X2)
   0.05    1.57 v _16792_/ZN (AND4_X1)
   0.07    1.63 ^ _16793_/ZN (AOI21_X2)
   0.04    1.67 ^ _16794_/Z (BUF_X4)
   0.06    1.73 v _16869_/Z (MUX2_X1)
   0.00    1.73 v _24531_/D (DFFR_X1)
           1.73   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24531_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.73   data arrival time
---------------------------------------------------------
           2.23   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24532_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.51 v _16785_/ZN (OAI21_X2)
   0.05    1.57 v _16792_/ZN (AND4_X1)
   0.07    1.63 ^ _16793_/ZN (AOI21_X2)
   0.04    1.67 ^ _16794_/Z (BUF_X4)
   0.06    1.73 v _16887_/Z (MUX2_X1)
   0.00    1.73 v _24532_/D (DFFR_X1)
           1.73   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24532_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.73   data arrival time
---------------------------------------------------------
           2.23   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24533_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.51 v _16785_/ZN (OAI21_X2)
   0.05    1.57 v _16792_/ZN (AND4_X1)
   0.07    1.63 ^ _16793_/ZN (AOI21_X2)
   0.04    1.67 ^ _16794_/Z (BUF_X4)
   0.06    1.73 v _16909_/Z (MUX2_X1)
   0.00    1.73 v _24533_/D (DFFR_X1)
           1.73   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24533_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.73   data arrival time
---------------------------------------------------------
           2.23   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24534_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.51 v _16785_/ZN (OAI21_X2)
   0.05    1.57 v _16792_/ZN (AND4_X1)
   0.07    1.63 ^ _16793_/ZN (AOI21_X2)
   0.04    1.67 ^ _16794_/Z (BUF_X4)
   0.06    1.73 v _16933_/Z (MUX2_X1)
   0.00    1.73 v _24534_/D (DFFR_X1)
           1.73   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24534_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.73   data arrival time
---------------------------------------------------------
           2.23   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24535_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.51 v _16785_/ZN (OAI21_X2)
   0.05    1.57 v _16792_/ZN (AND4_X1)
   0.07    1.63 ^ _16793_/ZN (AOI21_X2)
   0.04    1.67 ^ _16794_/Z (BUF_X4)
   0.06    1.73 v _16958_/Z (MUX2_X1)
   0.00    1.73 v _24535_/D (DFFR_X1)
           1.73   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24535_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.73   data arrival time
---------------------------------------------------------
           2.23   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24536_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.51 v _16785_/ZN (OAI21_X2)
   0.05    1.57 v _16792_/ZN (AND4_X1)
   0.07    1.63 ^ _16793_/ZN (AOI21_X2)
   0.04    1.67 ^ _16978_/Z (BUF_X4)
   0.06    1.73 v _16979_/Z (MUX2_X1)
   0.00    1.73 v _24536_/D (DFFR_X1)
           1.73   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24536_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.73   data arrival time
---------------------------------------------------------
           2.23   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24537_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.51 v _16785_/ZN (OAI21_X2)
   0.05    1.57 v _16792_/ZN (AND4_X1)
   0.07    1.63 ^ _16793_/ZN (AOI21_X2)
   0.04    1.67 ^ _16978_/Z (BUF_X4)
   0.06    1.73 v _17003_/Z (MUX2_X1)
   0.00    1.73 v _24537_/D (DFFR_X1)
           1.73   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24537_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.73   data arrival time
---------------------------------------------------------
           2.23   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24538_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.51 v _16785_/ZN (OAI21_X2)
   0.05    1.57 v _16792_/ZN (AND4_X1)
   0.07    1.63 ^ _16793_/ZN (AOI21_X2)
   0.04    1.67 ^ _16978_/Z (BUF_X4)
   0.06    1.73 v _17006_/Z (MUX2_X1)
   0.00    1.73 v _24538_/D (DFFR_X1)
           1.73   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24538_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.73   data arrival time
---------------------------------------------------------
           2.23   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24539_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.51 v _16785_/ZN (OAI21_X2)
   0.05    1.57 v _16792_/ZN (AND4_X1)
   0.07    1.63 ^ _16793_/ZN (AOI21_X2)
   0.04    1.67 ^ _16978_/Z (BUF_X4)
   0.06    1.73 v _17010_/Z (MUX2_X1)
   0.00    1.73 v _24539_/D (DFFR_X1)
           1.73   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24539_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.73   data arrival time
---------------------------------------------------------
           2.23   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24540_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.51 v _16785_/ZN (OAI21_X2)
   0.05    1.57 v _16792_/ZN (AND4_X1)
   0.07    1.63 ^ _16793_/ZN (AOI21_X2)
   0.04    1.67 ^ _16978_/Z (BUF_X4)
   0.06    1.73 v _17033_/Z (MUX2_X1)
   0.00    1.73 v _24540_/D (DFFR_X1)
           1.73   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24540_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.73   data arrival time
---------------------------------------------------------
           2.23   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24541_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.51 v _16785_/ZN (OAI21_X2)
   0.05    1.57 v _16792_/ZN (AND4_X1)
   0.07    1.63 ^ _16793_/ZN (AOI21_X2)
   0.04    1.67 ^ _16978_/Z (BUF_X4)
   0.06    1.73 v _17036_/Z (MUX2_X1)
   0.00    1.73 v _24541_/D (DFFR_X1)
           1.73   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24541_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.73   data arrival time
---------------------------------------------------------
           2.23   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24542_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.51 v _16785_/ZN (OAI21_X2)
   0.05    1.57 v _16792_/ZN (AND4_X1)
   0.07    1.63 ^ _16793_/ZN (AOI21_X2)
   0.04    1.67 ^ _16978_/Z (BUF_X4)
   0.06    1.73 v _17057_/Z (MUX2_X1)
   0.00    1.73 v _24542_/D (DFFR_X1)
           1.73   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24542_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.73   data arrival time
---------------------------------------------------------
           2.23   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24543_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.51 v _16785_/ZN (OAI21_X2)
   0.05    1.57 v _16792_/ZN (AND4_X1)
   0.07    1.63 ^ _16793_/ZN (AOI21_X2)
   0.04    1.67 ^ _16978_/Z (BUF_X4)
   0.06    1.73 v _17083_/Z (MUX2_X1)
   0.00    1.73 v _24543_/D (DFFR_X1)
           1.73   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24543_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.73   data arrival time
---------------------------------------------------------
           2.23   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24544_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.51 v _16785_/ZN (OAI21_X2)
   0.05    1.57 v _16792_/ZN (AND4_X1)
   0.07    1.63 ^ _16793_/ZN (AOI21_X2)
   0.04    1.67 ^ _16978_/Z (BUF_X4)
   0.06    1.73 v _17110_/Z (MUX2_X1)
   0.00    1.73 v _24544_/D (DFFR_X1)
           1.73   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24544_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.73   data arrival time
---------------------------------------------------------
           2.23   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24545_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.51 v _16785_/ZN (OAI21_X2)
   0.05    1.57 v _16792_/ZN (AND4_X1)
   0.07    1.63 ^ _16793_/ZN (AOI21_X2)
   0.04    1.67 ^ _16978_/Z (BUF_X4)
   0.06    1.73 v _17132_/Z (MUX2_X1)
   0.00    1.73 v _24545_/D (DFFR_X1)
           1.73   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24545_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.73   data arrival time
---------------------------------------------------------
           2.23   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24546_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.51 v _16785_/ZN (OAI21_X2)
   0.05    1.57 v _16792_/ZN (AND4_X1)
   0.07    1.63 ^ _16793_/ZN (AOI21_X2)
   0.04    1.67 ^ _17155_/Z (BUF_X4)
   0.06    1.73 v _17156_/Z (MUX2_X1)
   0.00    1.73 v _24546_/D (DFFR_X1)
           1.73   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24546_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.73   data arrival time
---------------------------------------------------------
           2.23   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24547_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.51 v _16785_/ZN (OAI21_X2)
   0.05    1.57 v _16792_/ZN (AND4_X1)
   0.07    1.63 ^ _16793_/ZN (AOI21_X2)
   0.04    1.67 ^ _17155_/Z (BUF_X4)
   0.06    1.73 v _17159_/Z (MUX2_X1)
   0.00    1.73 v _24547_/D (DFFR_X1)
           1.73   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24547_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.73   data arrival time
---------------------------------------------------------
           2.23   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24548_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.51 v _16785_/ZN (OAI21_X2)
   0.05    1.57 v _16792_/ZN (AND4_X1)
   0.07    1.63 ^ _16793_/ZN (AOI21_X2)
   0.04    1.67 ^ _17155_/Z (BUF_X4)
   0.06    1.73 v _17181_/Z (MUX2_X1)
   0.00    1.73 v _24548_/D (DFFR_X1)
           1.73   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24548_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.73   data arrival time
---------------------------------------------------------
           2.23   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24549_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.51 v _16785_/ZN (OAI21_X2)
   0.05    1.57 v _16792_/ZN (AND4_X1)
   0.07    1.63 ^ _16793_/ZN (AOI21_X2)
   0.04    1.67 ^ _17155_/Z (BUF_X4)
   0.06    1.73 v _17204_/Z (MUX2_X1)
   0.00    1.73 v _24549_/D (DFFR_X1)
           1.73   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24549_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.73   data arrival time
---------------------------------------------------------
           2.23   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24550_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.51 v _16785_/ZN (OAI21_X2)
   0.05    1.57 v _16792_/ZN (AND4_X1)
   0.07    1.63 ^ _16793_/ZN (AOI21_X2)
   0.04    1.67 ^ _17155_/Z (BUF_X4)
   0.06    1.73 v _17227_/Z (MUX2_X1)
   0.00    1.73 v _24550_/D (DFFR_X1)
           1.73   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24550_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.73   data arrival time
---------------------------------------------------------
           2.23   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24551_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.51 v _16785_/ZN (OAI21_X2)
   0.05    1.57 v _16792_/ZN (AND4_X1)
   0.07    1.63 ^ _16793_/ZN (AOI21_X2)
   0.04    1.67 ^ _17155_/Z (BUF_X4)
   0.06    1.73 v _17248_/Z (MUX2_X1)
   0.00    1.73 v _24551_/D (DFFR_X1)
           1.73   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24551_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.73   data arrival time
---------------------------------------------------------
           2.23   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24552_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.51 v _16785_/ZN (OAI21_X2)
   0.05    1.57 v _16792_/ZN (AND4_X1)
   0.07    1.63 ^ _16793_/ZN (AOI21_X2)
   0.04    1.67 ^ _17155_/Z (BUF_X4)
   0.06    1.73 v _17270_/Z (MUX2_X1)
   0.00    1.73 v _24552_/D (DFFR_X1)
           1.73   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24552_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.73   data arrival time
---------------------------------------------------------
           2.23   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24553_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.51 v _16785_/ZN (OAI21_X2)
   0.05    1.57 v _16792_/ZN (AND4_X1)
   0.07    1.63 ^ _16793_/ZN (AOI21_X2)
   0.04    1.67 ^ _17155_/Z (BUF_X4)
   0.06    1.73 v _17293_/Z (MUX2_X1)
   0.00    1.73 v _24553_/D (DFFR_X1)
           1.73   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24553_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.73   data arrival time
---------------------------------------------------------
           2.23   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24554_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.51 v _16785_/ZN (OAI21_X2)
   0.05    1.57 v _16792_/ZN (AND4_X1)
   0.07    1.63 ^ _16793_/ZN (AOI21_X2)
   0.04    1.67 ^ _17155_/Z (BUF_X4)
   0.06    1.73 v _17315_/Z (MUX2_X1)
   0.00    1.73 v _24554_/D (DFFR_X1)
           1.73   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24554_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.73   data arrival time
---------------------------------------------------------
           2.23   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24555_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.51 v _16785_/ZN (OAI21_X2)
   0.05    1.57 v _16792_/ZN (AND4_X1)
   0.07    1.63 ^ _16793_/ZN (AOI21_X2)
   0.04    1.67 ^ _17155_/Z (BUF_X4)
   0.06    1.73 v _17339_/Z (MUX2_X1)
   0.00    1.73 v _24555_/D (DFFR_X1)
           1.73   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24555_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.73   data arrival time
---------------------------------------------------------
           2.23   slack (MET)


Startpoint: instr_rdata_i[5] (input port clocked by clk_i)
Endpoint: _25273_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v instr_rdata_i[5] (in)
   0.06    1.26 v _23973_/Z (MUX2_X1)
   0.03    1.29 v _23974_/ZN (AND2_X1)
   0.10    1.39 ^ _23976_/ZN (AOI21_X1)
   0.03    1.41 v _23981_/ZN (NAND2_X1)
   0.02    1.44 ^ _23982_/ZN (INV_X1)
   0.07    1.50 v _23995_/ZN (NAND4_X1)
   0.08    1.58 ^ _24185_/ZN (AOI211_X1)
   0.02    1.60 v _24202_/ZN (OAI21_X1)
   0.05    1.65 ^ _24203_/ZN (AOI22_X1)
   0.02    1.67 v _24204_/ZN (OAI22_X1)
   0.06    1.73 v _24206_/Z (MUX2_X1)
   0.00    1.73 v _25273_/D (DFF_X1)
           1.73   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25273_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.73   data arrival time
---------------------------------------------------------
           2.23   slack (MET)


Startpoint: instr_rdata_i[13] (input port clocked by clk_i)
Endpoint: _25286_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v instr_rdata_i[13] (in)
   0.06    1.26 v _23958_/Z (MUX2_X1)
   0.03    1.29 v _24003_/ZN (AND2_X1)
   0.10    1.39 ^ _24004_/ZN (AOI21_X1)
   0.04    1.43 v _24005_/ZN (NAND2_X1)
   0.09    1.52 ^ _24006_/ZN (NOR2_X1)
   0.07    1.59 ^ _24007_/Z (BUF_X1)
   0.04    1.63 v _24335_/ZN (OAI221_X1)
   0.04    1.66 ^ _24336_/ZN (AOI21_X1)
   0.02    1.68 v _24337_/ZN (AOI21_X1)
   0.02    1.70 ^ _24343_/ZN (OAI211_X1)
   0.04    1.73 ^ _24344_/Z (MUX2_X1)
   0.00    1.73 ^ _25286_/D (DFF_X1)
           1.73   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25286_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.73   data arrival time
---------------------------------------------------------
           2.23   slack (MET)


Startpoint: instr_err_i (input port clocked by clk_i)
Endpoint: _25041_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ instr_err_i (in)
   0.04    1.25 ^ _16289_/Z (MUX2_X1)
   0.02    1.27 v _16305_/ZN (AOI21_X1)
   0.02    1.29 ^ _16306_/ZN (INV_X1)
   0.02    1.31 v _22577_/ZN (OAI21_X1)
   0.04    1.35 ^ _22581_/ZN (NOR2_X1)
   0.04    1.39 ^ _22585_/ZN (AND2_X1)
   0.06    1.45 ^ _22590_/ZN (AND3_X1)
   0.03    1.48 v _22602_/ZN (NAND3_X1)
   0.04    1.52 ^ _22606_/ZN (NOR2_X1)
   0.03    1.55 v _22608_/ZN (NAND2_X1)
   0.05    1.59 ^ _22617_/ZN (NOR2_X1)
   0.02    1.62 v _22619_/ZN (NAND2_X1)
   0.06    1.67 v _22623_/Z (XOR2_X1)
   0.02    1.70 ^ _22624_/ZN (OAI21_X1)
   0.04    1.73 ^ _22625_/Z (MUX2_X1)
   0.00    1.73 ^ _25041_/D (DFF_X1)
           1.73   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25041_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.73   data arrival time
---------------------------------------------------------
           2.23   slack (MET)


Startpoint: instr_rdata_i[13] (input port clocked by clk_i)
Endpoint: _25271_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v instr_rdata_i[13] (in)
   0.06    1.26 v _23958_/Z (MUX2_X1)
   0.03    1.29 v _24003_/ZN (AND2_X1)
   0.10    1.39 ^ _24004_/ZN (AOI21_X1)
   0.05    1.44 v _24105_/ZN (NAND2_X1)
   0.05    1.49 ^ _24107_/ZN (NAND2_X1)
   0.02    1.51 v _24119_/ZN (OAI21_X1)
   0.05    1.55 v _24140_/Z (BUF_X1)
   0.05    1.61 ^ _24141_/ZN (AOI21_X1)
   0.02    1.63 v _24179_/ZN (OAI21_X1)
   0.02    1.65 ^ _24180_/ZN (NAND2_X1)
   0.02    1.66 v _24182_/ZN (OAI21_X1)
   0.06    1.72 v _24183_/Z (MUX2_X1)
   0.00    1.72 v _25271_/D (DFF_X1)
           1.72   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25271_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.72   data arrival time
---------------------------------------------------------
           2.24   slack (MET)


Startpoint: instr_rdata_i[5] (input port clocked by clk_i)
Endpoint: _25272_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v instr_rdata_i[5] (in)
   0.06    1.26 v _23973_/Z (MUX2_X1)
   0.03    1.29 v _23974_/ZN (AND2_X1)
   0.10    1.39 ^ _23976_/ZN (AOI21_X1)
   0.03    1.41 v _23981_/ZN (NAND2_X1)
   0.02    1.44 ^ _23982_/ZN (INV_X1)
   0.07    1.50 v _23995_/ZN (NAND4_X1)
   0.08    1.58 ^ _24185_/ZN (AOI211_X1)
   0.02    1.60 v _24186_/ZN (NOR2_X1)
   0.03    1.63 ^ _24189_/ZN (OAI21_X1)
   0.03    1.66 v _24194_/ZN (OAI211_X1)
   0.05    1.71 ^ _24196_/ZN (AOI21_X1)
   0.01    1.72 v _24197_/ZN (AOI21_X2)
   0.00    1.72 v _25272_/D (DFF_X1)
           1.72   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25272_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.72   data arrival time
---------------------------------------------------------
           2.24   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24924_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.51 v _16785_/ZN (OAI21_X2)
   0.05    1.57 v _16792_/ZN (AND4_X1)
   0.05    1.61 ^ _22266_/ZN (AOI21_X4)
   0.05    1.66 ^ _22267_/Z (BUF_X2)
   0.06    1.72 v _22268_/Z (MUX2_X1)
   0.00    1.72 v _24924_/D (DFFR_X1)
           1.72   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24924_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.72   data arrival time
---------------------------------------------------------
           2.24   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24925_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.51 v _16785_/ZN (OAI21_X2)
   0.05    1.57 v _16792_/ZN (AND4_X1)
   0.05    1.61 ^ _22266_/ZN (AOI21_X4)
   0.05    1.66 ^ _22267_/Z (BUF_X2)
   0.06    1.72 v _22274_/Z (MUX2_X1)
   0.00    1.72 v _24925_/D (DFFR_X1)
           1.72   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24925_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.72   data arrival time
---------------------------------------------------------
           2.24   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24926_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.51 v _16785_/ZN (OAI21_X2)
   0.05    1.57 v _16792_/ZN (AND4_X1)
   0.05    1.61 ^ _22266_/ZN (AOI21_X4)
   0.05    1.66 ^ _22267_/Z (BUF_X2)
   0.06    1.72 v _22278_/Z (MUX2_X1)
   0.00    1.72 v _24926_/D (DFFR_X1)
           1.72   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24926_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.72   data arrival time
---------------------------------------------------------
           2.24   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24927_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.51 v _16785_/ZN (OAI21_X2)
   0.05    1.57 v _16792_/ZN (AND4_X1)
   0.05    1.61 ^ _22266_/ZN (AOI21_X4)
   0.05    1.66 ^ _22267_/Z (BUF_X2)
   0.06    1.72 v _22284_/Z (MUX2_X1)
   0.00    1.72 v _24927_/D (DFFR_X1)
           1.72   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24927_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.72   data arrival time
---------------------------------------------------------
           2.24   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24928_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.51 v _16785_/ZN (OAI21_X2)
   0.05    1.57 v _16792_/ZN (AND4_X1)
   0.05    1.61 ^ _22266_/ZN (AOI21_X4)
   0.05    1.66 ^ _22267_/Z (BUF_X2)
   0.06    1.72 v _22290_/Z (MUX2_X1)
   0.00    1.72 v _24928_/D (DFFR_X1)
           1.72   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24928_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.72   data arrival time
---------------------------------------------------------
           2.24   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24929_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.51 v _16785_/ZN (OAI21_X2)
   0.05    1.57 v _16792_/ZN (AND4_X1)
   0.05    1.61 ^ _22266_/ZN (AOI21_X4)
   0.05    1.66 ^ _22267_/Z (BUF_X2)
   0.06    1.72 v _22294_/Z (MUX2_X1)
   0.00    1.72 v _24929_/D (DFFR_X1)
           1.72   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24929_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.72   data arrival time
---------------------------------------------------------
           2.24   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24930_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.51 v _16785_/ZN (OAI21_X2)
   0.05    1.57 v _16792_/ZN (AND4_X1)
   0.05    1.61 ^ _22266_/ZN (AOI21_X4)
   0.05    1.66 ^ _22267_/Z (BUF_X2)
   0.06    1.72 v _22299_/Z (MUX2_X1)
   0.00    1.72 v _24930_/D (DFFR_X1)
           1.72   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24930_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.72   data arrival time
---------------------------------------------------------
           2.24   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24931_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.51 v _16785_/ZN (OAI21_X2)
   0.05    1.57 v _16792_/ZN (AND4_X1)
   0.05    1.61 ^ _22266_/ZN (AOI21_X4)
   0.05    1.66 ^ _22267_/Z (BUF_X2)
   0.06    1.72 v _22305_/Z (MUX2_X1)
   0.00    1.72 v _24931_/D (DFFR_X1)
           1.72   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24931_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.72   data arrival time
---------------------------------------------------------
           2.24   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24932_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.51 v _16785_/ZN (OAI21_X2)
   0.05    1.57 v _16792_/ZN (AND4_X1)
   0.05    1.61 ^ _22266_/ZN (AOI21_X4)
   0.05    1.66 ^ _22267_/Z (BUF_X2)
   0.06    1.72 v _22309_/Z (MUX2_X1)
   0.00    1.72 v _24932_/D (DFFR_X1)
           1.72   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24932_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.72   data arrival time
---------------------------------------------------------
           2.24   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24933_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.51 v _16785_/ZN (OAI21_X2)
   0.05    1.57 v _16792_/ZN (AND4_X1)
   0.05    1.61 ^ _22266_/ZN (AOI21_X4)
   0.05    1.66 ^ _22267_/Z (BUF_X2)
   0.06    1.72 v _22315_/Z (MUX2_X1)
   0.00    1.72 v _24933_/D (DFFR_X1)
           1.72   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24933_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.72   data arrival time
---------------------------------------------------------
           2.24   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _25244_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.02    1.44 v _16238_/ZN (INV_X1)
   0.05    1.49 ^ _16263_/ZN (AOI21_X4)
   0.03    1.52 v _16281_/ZN (OAI211_X4)
   0.07    1.59 ^ _16297_/ZN (NOR3_X4)
   0.05    1.64 ^ _16298_/Z (BUF_X2)
   0.03    1.67 ^ _16299_/Z (BUF_X4)
   0.03    1.70 v _24059_/ZN (OAI211_X1)
   0.02    1.72 ^ _24061_/ZN (OAI21_X1)
   0.00    1.72 ^ _25244_/D (DFF_X1)
           1.72   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25244_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.72   data arrival time
---------------------------------------------------------
           2.24   slack (MET)


Startpoint: instr_err_i (input port clocked by clk_i)
Endpoint: _25040_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ instr_err_i (in)
   0.04    1.25 ^ _16289_/Z (MUX2_X1)
   0.02    1.27 v _16305_/ZN (AOI21_X1)
   0.02    1.29 ^ _16306_/ZN (INV_X1)
   0.02    1.31 v _22577_/ZN (OAI21_X1)
   0.04    1.35 ^ _22581_/ZN (NOR2_X1)
   0.04    1.39 ^ _22585_/ZN (AND2_X1)
   0.06    1.45 ^ _22590_/ZN (AND3_X1)
   0.03    1.48 v _22602_/ZN (NAND3_X1)
   0.04    1.52 ^ _22606_/ZN (NOR2_X1)
   0.03    1.55 v _22608_/ZN (NAND2_X1)
   0.05    1.59 ^ _22617_/ZN (NOR2_X1)
   0.02    1.62 v _22619_/ZN (NAND2_X1)
   0.02    1.64 ^ _22620_/ZN (NAND2_X1)
   0.02    1.66 v _22621_/ZN (OAI22_X1)
   0.06    1.71 v _22622_/Z (MUX2_X1)
   0.00    1.71 v _25040_/D (DFF_X1)
           1.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25040_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.71   data arrival time
---------------------------------------------------------
           2.24   slack (MET)


Startpoint: instr_rdata_i[13] (input port clocked by clk_i)
Endpoint: _25287_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v instr_rdata_i[13] (in)
   0.06    1.26 v _23958_/Z (MUX2_X1)
   0.03    1.29 v _24003_/ZN (AND2_X1)
   0.10    1.39 ^ _24004_/ZN (AOI21_X1)
   0.04    1.43 v _24005_/ZN (NAND2_X1)
   0.09    1.52 ^ _24006_/ZN (NOR2_X1)
   0.07    1.59 ^ _24007_/Z (BUF_X1)
   0.02    1.61 v _24353_/ZN (AOI211_X1)
   0.06    1.67 ^ _24354_/ZN (AOI211_X1)
   0.02    1.70 v _24358_/ZN (AOI211_X1)
   0.02    1.72 ^ _24359_/ZN (AOI21_X2)
   0.00    1.72 ^ _25287_/D (DFF_X1)
           1.72   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25287_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.72   data arrival time
---------------------------------------------------------
           2.25   slack (MET)


Startpoint: instr_rdata_i[13] (input port clocked by clk_i)
Endpoint: _25265_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v instr_rdata_i[13] (in)
   0.06    1.26 v _23958_/Z (MUX2_X1)
   0.03    1.29 v _24003_/ZN (AND2_X1)
   0.10    1.39 ^ _24004_/ZN (AOI21_X1)
   0.05    1.44 v _24105_/ZN (NAND2_X1)
   0.05    1.49 ^ _24107_/ZN (NAND2_X1)
   0.02    1.51 v _24119_/ZN (OAI21_X1)
   0.07    1.58 v _24120_/ZN (OR2_X1)
   0.04    1.62 ^ _24123_/ZN (NOR2_X1)
   0.03    1.65 v _24127_/ZN (OAI221_X1)
   0.06    1.71 v _24128_/Z (MUX2_X1)
   0.00    1.71 v _25265_/D (DFF_X1)
           1.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25265_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.71   data arrival time
---------------------------------------------------------
           2.25   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24978_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15646_/ZN (AOI22_X1)
   0.01    0.47 v _15647_/ZN (INV_X1)
   0.08    0.54 ^ _15648_/ZN (AOI221_X1)
   0.06    0.60 ^ _15651_/ZN (AND3_X1)
   0.05    0.65 ^ _15657_/ZN (AND2_X1)
   0.02    0.67 v _15660_/ZN (NAND3_X1)
   0.03    0.70 ^ _15663_/ZN (AOI21_X1)
   0.04    0.75 ^ _15664_/ZN (OR4_X1)
   0.02    0.77 v _15665_/ZN (NOR2_X1)
   0.11    0.88 v _15691_/ZN (OR4_X1)
   0.05    0.92 v _15692_/Z (BUF_X1)
   0.05    0.97 ^ _15741_/ZN (OAI21_X1)
   0.03    1.00 v _22433_/ZN (NAND3_X1)
   0.05    1.05 ^ _22435_/ZN (NOR2_X1)
   0.05    1.10 ^ _22439_/ZN (AND3_X1)
   0.02    1.12 v _22441_/ZN (NAND2_X1)
   0.04    1.17 ^ _22443_/ZN (NOR2_X1)
   0.03    1.19 v _22445_/ZN (NAND2_X1)
   0.07    1.26 ^ _22450_/ZN (NOR3_X1)
   0.03    1.29 v _22452_/ZN (NAND2_X1)
   0.05    1.34 ^ _22454_/ZN (NOR2_X1)
   0.03    1.37 v _22458_/ZN (NAND3_X1)
   0.05    1.42 ^ _22460_/ZN (NOR2_X1)
   0.05    1.48 ^ _22465_/ZN (AND3_X1)
   0.02    1.50 v _22467_/ZN (NAND2_X1)
   0.04    1.54 ^ _22469_/ZN (NOR2_X1)
   0.02    1.56 v _22471_/ZN (NAND2_X1)
   0.04    1.61 ^ _22473_/ZN (NOR2_X1)
   0.02    1.63 v _22475_/ZN (NAND2_X1)
   0.04    1.67 ^ _22477_/ZN (NOR2_X1)
   0.05    1.72 ^ _22478_/Z (XOR2_X1)
   0.00    1.72 ^ _24978_/D (DFF_X1)
           1.72   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24978_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.72   data arrival time
---------------------------------------------------------
           2.25   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _25245_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.02    1.44 v _16238_/ZN (INV_X1)
   0.05    1.49 ^ _16263_/ZN (AOI21_X4)
   0.03    1.52 v _16281_/ZN (OAI211_X4)
   0.07    1.59 ^ _16297_/ZN (NOR3_X4)
   0.05    1.64 ^ _16298_/Z (BUF_X2)
   0.03    1.67 ^ _16299_/Z (BUF_X4)
   0.02    1.70 v _24064_/ZN (NAND3_X1)
   0.02    1.72 ^ _24066_/ZN (OAI21_X1)
   0.00    1.72 ^ _25245_/D (DFF_X1)
           1.72   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25245_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.72   data arrival time
---------------------------------------------------------
           2.25   slack (MET)


Startpoint: instr_rdata_i[23] (input port clocked by clk_i)
Endpoint: _25281_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v instr_rdata_i[23] (in)
   0.06    1.26 v _24031_/Z (MUX2_X1)
   0.08    1.34 v _24032_/Z (MUX2_X1)
   0.09    1.43 ^ _24033_/ZN (NOR4_X1)
   0.07    1.50 ^ _24115_/ZN (AND2_X1)
   0.03    1.53 v _24116_/ZN (NOR2_X1)
   0.05    1.58 ^ _24270_/ZN (AOI21_X1)
   0.03    1.61 v _24280_/ZN (OAI211_X1)
   0.03    1.64 ^ _24281_/ZN (NAND3_X1)
   0.02    1.65 v _24286_/ZN (NAND3_X1)
   0.06    1.71 v _24287_/Z (MUX2_X1)
   0.00    1.71 v _25281_/D (DFF_X1)
           1.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25281_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.71   data arrival time
---------------------------------------------------------
           2.25   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _25029_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.04    1.46 v _16275_/ZN (OAI211_X1)
   0.09    1.55 ^ _16276_/ZN (AOI211_X2)
   0.02    1.57 v _16297_/ZN (NOR3_X4)
   0.04    1.60 ^ _22568_/ZN (NOR2_X4)
   0.04    1.65 ^ _22569_/Z (BUF_X2)
   0.06    1.71 v _22570_/Z (MUX2_X1)
   0.00    1.71 v _25029_/D (DFF_X1)
           1.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25029_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.71   data arrival time
---------------------------------------------------------
           2.25   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _25030_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.04    1.46 v _16275_/ZN (OAI211_X1)
   0.09    1.55 ^ _16276_/ZN (AOI211_X2)
   0.02    1.57 v _16297_/ZN (NOR3_X4)
   0.04    1.60 ^ _22568_/ZN (NOR2_X4)
   0.04    1.65 ^ _22569_/Z (BUF_X2)
   0.06    1.71 v _22575_/Z (MUX2_X1)
   0.00    1.71 v _25030_/D (DFF_X1)
           1.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25030_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.71   data arrival time
---------------------------------------------------------
           2.25   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _25031_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.04    1.46 v _16275_/ZN (OAI211_X1)
   0.09    1.55 ^ _16276_/ZN (AOI211_X2)
   0.02    1.57 v _16297_/ZN (NOR3_X4)
   0.04    1.60 ^ _22568_/ZN (NOR2_X4)
   0.04    1.65 ^ _22569_/Z (BUF_X2)
   0.06    1.71 v _22580_/Z (MUX2_X1)
   0.00    1.71 v _25031_/D (DFF_X1)
           1.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25031_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.71   data arrival time
---------------------------------------------------------
           2.25   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _25032_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.04    1.46 v _16275_/ZN (OAI211_X1)
   0.09    1.55 ^ _16276_/ZN (AOI211_X2)
   0.02    1.57 v _16297_/ZN (NOR3_X4)
   0.04    1.60 ^ _22568_/ZN (NOR2_X4)
   0.04    1.65 ^ _22569_/Z (BUF_X2)
   0.06    1.71 v _22584_/Z (MUX2_X1)
   0.00    1.71 v _25032_/D (DFF_X1)
           1.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25032_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.71   data arrival time
---------------------------------------------------------
           2.25   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _25033_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.04    1.46 v _16275_/ZN (OAI211_X1)
   0.09    1.55 ^ _16276_/ZN (AOI211_X2)
   0.02    1.57 v _16297_/ZN (NOR3_X4)
   0.04    1.60 ^ _22568_/ZN (NOR2_X4)
   0.04    1.65 ^ _22569_/Z (BUF_X2)
   0.06    1.71 v _22588_/Z (MUX2_X1)
   0.00    1.71 v _25033_/D (DFF_X1)
           1.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25033_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.71   data arrival time
---------------------------------------------------------
           2.25   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _25034_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.04    1.46 v _16275_/ZN (OAI211_X1)
   0.09    1.55 ^ _16276_/ZN (AOI211_X2)
   0.02    1.57 v _16297_/ZN (NOR3_X4)
   0.04    1.60 ^ _22568_/ZN (NOR2_X4)
   0.04    1.65 ^ _22569_/Z (BUF_X2)
   0.06    1.71 v _22593_/Z (MUX2_X1)
   0.00    1.71 v _25034_/D (DFF_X1)
           1.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25034_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.71   data arrival time
---------------------------------------------------------
           2.25   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _25035_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.04    1.46 v _16275_/ZN (OAI211_X1)
   0.09    1.55 ^ _16276_/ZN (AOI211_X2)
   0.02    1.57 v _16297_/ZN (NOR3_X4)
   0.04    1.60 ^ _22568_/ZN (NOR2_X4)
   0.04    1.65 ^ _22569_/Z (BUF_X2)
   0.06    1.71 v _22596_/Z (MUX2_X1)
   0.00    1.71 v _25035_/D (DFF_X1)
           1.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25035_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.71   data arrival time
---------------------------------------------------------
           2.25   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _25036_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.04    1.46 v _16275_/ZN (OAI211_X1)
   0.09    1.55 ^ _16276_/ZN (AOI211_X2)
   0.02    1.57 v _16297_/ZN (NOR3_X4)
   0.04    1.60 ^ _22568_/ZN (NOR2_X4)
   0.04    1.65 ^ _22569_/Z (BUF_X2)
   0.06    1.71 v _22600_/Z (MUX2_X1)
   0.00    1.71 v _25036_/D (DFF_X1)
           1.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25036_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.71   data arrival time
---------------------------------------------------------
           2.25   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _25037_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.04    1.46 v _16275_/ZN (OAI211_X1)
   0.09    1.55 ^ _16276_/ZN (AOI211_X2)
   0.02    1.57 v _16297_/ZN (NOR3_X4)
   0.04    1.60 ^ _22568_/ZN (NOR2_X4)
   0.04    1.65 ^ _22569_/Z (BUF_X2)
   0.06    1.71 v _22605_/Z (MUX2_X1)
   0.00    1.71 v _25037_/D (DFF_X1)
           1.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25037_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.71   data arrival time
---------------------------------------------------------
           2.25   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _25038_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.04    1.46 v _16275_/ZN (OAI211_X1)
   0.09    1.55 ^ _16276_/ZN (AOI211_X2)
   0.02    1.57 v _16297_/ZN (NOR3_X4)
   0.04    1.60 ^ _22568_/ZN (NOR2_X4)
   0.04    1.65 ^ _22569_/Z (BUF_X2)
   0.06    1.71 v _22611_/Z (MUX2_X1)
   0.00    1.71 v _25038_/D (DFF_X1)
           1.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25038_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.71   data arrival time
---------------------------------------------------------
           2.25   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _25039_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.04    1.46 v _16275_/ZN (OAI211_X1)
   0.09    1.55 ^ _16276_/ZN (AOI211_X2)
   0.02    1.57 v _16297_/ZN (NOR3_X4)
   0.04    1.60 ^ _22568_/ZN (NOR2_X4)
   0.04    1.65 ^ _22615_/Z (BUF_X2)
   0.06    1.71 v _22616_/Z (MUX2_X1)
   0.00    1.71 v _25039_/D (DFF_X1)
           1.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25039_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.71   data arrival time
---------------------------------------------------------
           2.25   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _25267_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.02    1.44 v _16238_/ZN (INV_X1)
   0.05    1.49 ^ _16263_/ZN (AOI21_X4)
   0.03    1.52 v _16281_/ZN (OAI211_X4)
   0.07    1.59 ^ _16297_/ZN (NOR3_X4)
   0.05    1.64 ^ _16298_/Z (BUF_X2)
   0.03    1.67 ^ _16299_/Z (BUF_X4)
   0.02    1.69 v _24143_/ZN (OAI21_X1)
   0.02    1.71 ^ _24144_/ZN (OAI21_X1)
   0.00    1.71 ^ _25267_/D (DFF_X1)
           1.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25267_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.71   data arrival time
---------------------------------------------------------
           2.25   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24934_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.51 v _16785_/ZN (OAI21_X2)
   0.05    1.57 v _16792_/ZN (AND4_X1)
   0.05    1.61 ^ _22266_/ZN (AOI21_X4)
   0.03    1.65 ^ _22321_/Z (BUF_X4)
   0.06    1.71 v _22322_/Z (MUX2_X1)
   0.00    1.71 v _24934_/D (DFFR_X1)
           1.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24934_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.71   data arrival time
---------------------------------------------------------
           2.25   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24935_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.51 v _16785_/ZN (OAI21_X2)
   0.05    1.57 v _16792_/ZN (AND4_X1)
   0.05    1.61 ^ _22266_/ZN (AOI21_X4)
   0.03    1.65 ^ _22321_/Z (BUF_X4)
   0.06    1.71 v _22326_/Z (MUX2_X1)
   0.00    1.71 v _24935_/D (DFFR_X1)
           1.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24935_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.71   data arrival time
---------------------------------------------------------
           2.25   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24936_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.51 v _16785_/ZN (OAI21_X2)
   0.05    1.57 v _16792_/ZN (AND4_X1)
   0.05    1.61 ^ _22266_/ZN (AOI21_X4)
   0.03    1.65 ^ _22321_/Z (BUF_X4)
   0.06    1.71 v _22331_/Z (MUX2_X1)
   0.00    1.71 v _24936_/D (DFFR_X1)
           1.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24936_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.71   data arrival time
---------------------------------------------------------
           2.25   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24937_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.51 v _16785_/ZN (OAI21_X2)
   0.05    1.57 v _16792_/ZN (AND4_X1)
   0.05    1.61 ^ _22266_/ZN (AOI21_X4)
   0.03    1.65 ^ _22321_/Z (BUF_X4)
   0.06    1.71 v _22335_/Z (MUX2_X1)
   0.00    1.71 v _24937_/D (DFFR_X1)
           1.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24937_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.71   data arrival time
---------------------------------------------------------
           2.25   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24938_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.51 v _16785_/ZN (OAI21_X2)
   0.05    1.57 v _16792_/ZN (AND4_X1)
   0.05    1.61 ^ _22266_/ZN (AOI21_X4)
   0.03    1.65 ^ _22321_/Z (BUF_X4)
   0.06    1.71 v _22340_/Z (MUX2_X1)
   0.00    1.71 v _24938_/D (DFFR_X1)
           1.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24938_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.71   data arrival time
---------------------------------------------------------
           2.25   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24939_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.51 v _16785_/ZN (OAI21_X2)
   0.05    1.57 v _16792_/ZN (AND4_X1)
   0.05    1.61 ^ _22266_/ZN (AOI21_X4)
   0.03    1.65 ^ _22321_/Z (BUF_X4)
   0.06    1.71 v _22345_/Z (MUX2_X1)
   0.00    1.71 v _24939_/D (DFFR_X1)
           1.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24939_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.71   data arrival time
---------------------------------------------------------
           2.25   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24940_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.51 v _16785_/ZN (OAI21_X2)
   0.05    1.57 v _16792_/ZN (AND4_X1)
   0.05    1.61 ^ _22266_/ZN (AOI21_X4)
   0.03    1.65 ^ _22321_/Z (BUF_X4)
   0.06    1.71 v _22351_/Z (MUX2_X1)
   0.00    1.71 v _24940_/D (DFFR_X1)
           1.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24940_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.71   data arrival time
---------------------------------------------------------
           2.25   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24941_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.51 v _16785_/ZN (OAI21_X2)
   0.05    1.57 v _16792_/ZN (AND4_X1)
   0.05    1.61 ^ _22266_/ZN (AOI21_X4)
   0.03    1.65 ^ _22321_/Z (BUF_X4)
   0.06    1.71 v _22355_/Z (MUX2_X1)
   0.00    1.71 v _24941_/D (DFFR_X1)
           1.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24941_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.71   data arrival time
---------------------------------------------------------
           2.25   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24942_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.51 v _16785_/ZN (OAI21_X2)
   0.05    1.57 v _16792_/ZN (AND4_X1)
   0.05    1.61 ^ _22266_/ZN (AOI21_X4)
   0.03    1.65 ^ _22321_/Z (BUF_X4)
   0.06    1.71 v _22362_/Z (MUX2_X1)
   0.00    1.71 v _24942_/D (DFFR_X1)
           1.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24942_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.71   data arrival time
---------------------------------------------------------
           2.25   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24943_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.51 v _16785_/ZN (OAI21_X2)
   0.05    1.57 v _16792_/ZN (AND4_X1)
   0.05    1.61 ^ _22266_/ZN (AOI21_X4)
   0.03    1.65 ^ _22321_/Z (BUF_X4)
   0.06    1.71 v _22368_/Z (MUX2_X1)
   0.00    1.71 v _24943_/D (DFFR_X1)
           1.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24943_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.71   data arrival time
---------------------------------------------------------
           2.25   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24944_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.51 v _16785_/ZN (OAI21_X2)
   0.05    1.57 v _16792_/ZN (AND4_X1)
   0.05    1.61 ^ _22266_/ZN (AOI21_X4)
   0.03    1.65 ^ _22372_/Z (BUF_X4)
   0.06    1.71 v _22373_/Z (MUX2_X1)
   0.00    1.71 v _24944_/D (DFFR_X1)
           1.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24944_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.71   data arrival time
---------------------------------------------------------
           2.25   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24945_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.51 v _16785_/ZN (OAI21_X2)
   0.05    1.57 v _16792_/ZN (AND4_X1)
   0.05    1.61 ^ _22266_/ZN (AOI21_X4)
   0.03    1.65 ^ _22372_/Z (BUF_X4)
   0.06    1.71 v _22378_/Z (MUX2_X1)
   0.00    1.71 v _24945_/D (DFFR_X1)
           1.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24945_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.71   data arrival time
---------------------------------------------------------
           2.25   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24946_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.51 v _16785_/ZN (OAI21_X2)
   0.05    1.57 v _16792_/ZN (AND4_X1)
   0.05    1.61 ^ _22266_/ZN (AOI21_X4)
   0.03    1.65 ^ _22372_/Z (BUF_X4)
   0.06    1.71 v _22384_/Z (MUX2_X1)
   0.00    1.71 v _24946_/D (DFFR_X1)
           1.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24946_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.71   data arrival time
---------------------------------------------------------
           2.25   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24947_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.51 v _16785_/ZN (OAI21_X2)
   0.05    1.57 v _16792_/ZN (AND4_X1)
   0.05    1.61 ^ _22266_/ZN (AOI21_X4)
   0.03    1.65 ^ _22372_/Z (BUF_X4)
   0.06    1.71 v _22388_/Z (MUX2_X1)
   0.00    1.71 v _24947_/D (DFFR_X1)
           1.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24947_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.71   data arrival time
---------------------------------------------------------
           2.25   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24948_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.51 v _16785_/ZN (OAI21_X2)
   0.05    1.57 v _16792_/ZN (AND4_X1)
   0.05    1.61 ^ _22266_/ZN (AOI21_X4)
   0.03    1.65 ^ _22372_/Z (BUF_X4)
   0.06    1.71 v _22394_/Z (MUX2_X1)
   0.00    1.71 v _24948_/D (DFFR_X1)
           1.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24948_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.71   data arrival time
---------------------------------------------------------
           2.25   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24949_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.51 v _16785_/ZN (OAI21_X2)
   0.05    1.57 v _16792_/ZN (AND4_X1)
   0.05    1.61 ^ _22266_/ZN (AOI21_X4)
   0.03    1.65 ^ _22372_/Z (BUF_X4)
   0.06    1.71 v _22400_/Z (MUX2_X1)
   0.00    1.71 v _24949_/D (DFFR_X1)
           1.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24949_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.71   data arrival time
---------------------------------------------------------
           2.25   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24950_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.51 v _16785_/ZN (OAI21_X2)
   0.05    1.57 v _16792_/ZN (AND4_X1)
   0.05    1.61 ^ _22266_/ZN (AOI21_X4)
   0.03    1.65 ^ _22372_/Z (BUF_X4)
   0.06    1.71 v _22404_/Z (MUX2_X1)
   0.00    1.71 v _24950_/D (DFFR_X1)
           1.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24950_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.71   data arrival time
---------------------------------------------------------
           2.25   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24951_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.51 v _16785_/ZN (OAI21_X2)
   0.05    1.57 v _16792_/ZN (AND4_X1)
   0.05    1.61 ^ _22266_/ZN (AOI21_X4)
   0.03    1.65 ^ _22372_/Z (BUF_X4)
   0.06    1.71 v _22410_/Z (MUX2_X1)
   0.00    1.71 v _24951_/D (DFFR_X1)
           1.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24951_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.71   data arrival time
---------------------------------------------------------
           2.25   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24952_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.51 v _16785_/ZN (OAI21_X2)
   0.05    1.57 v _16792_/ZN (AND4_X1)
   0.05    1.61 ^ _22266_/ZN (AOI21_X4)
   0.03    1.65 ^ _22372_/Z (BUF_X4)
   0.06    1.71 v _22416_/Z (MUX2_X1)
   0.00    1.71 v _24952_/D (DFFR_X1)
           1.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24952_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.71   data arrival time
---------------------------------------------------------
           2.25   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24953_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.51 v _16785_/ZN (OAI21_X2)
   0.05    1.57 v _16792_/ZN (AND4_X1)
   0.05    1.61 ^ _22266_/ZN (AOI21_X4)
   0.03    1.65 ^ _22372_/Z (BUF_X4)
   0.06    1.71 v _22420_/Z (MUX2_X1)
   0.00    1.71 v _24953_/D (DFFR_X1)
           1.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24953_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.71   data arrival time
---------------------------------------------------------
           2.25   slack (MET)


Startpoint: instr_rdata_i[13] (input port clocked by clk_i)
Endpoint: _25289_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v instr_rdata_i[13] (in)
   0.06    1.26 v _23958_/Z (MUX2_X1)
   0.03    1.29 v _24003_/ZN (AND2_X1)
   0.10    1.39 ^ _24004_/ZN (AOI21_X1)
   0.05    1.44 v _24105_/ZN (NAND2_X1)
   0.05    1.49 ^ _24107_/ZN (NAND2_X1)
   0.02    1.51 v _24119_/ZN (OAI21_X1)
   0.07    1.58 v _24120_/ZN (OR2_X1)
   0.04    1.61 ^ _24374_/ZN (AOI22_X1)
   0.03    1.64 v _24380_/ZN (OAI221_X1)
   0.06    1.70 v _24381_/Z (MUX2_X1)
   0.00    1.70 v _25289_/D (DFF_X1)
           1.70   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25289_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.70   data arrival time
---------------------------------------------------------
           2.26   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _25242_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.02    1.44 v _16238_/ZN (INV_X1)
   0.05    1.49 ^ _16263_/ZN (AOI21_X4)
   0.03    1.52 v _16281_/ZN (OAI211_X4)
   0.07    1.59 ^ _16297_/ZN (NOR3_X4)
   0.05    1.64 ^ _16298_/Z (BUF_X2)
   0.03    1.67 ^ _16299_/Z (BUF_X4)
   0.01    1.69 v _16300_/ZN (NAND2_X1)
   0.02    1.71 ^ _16301_/ZN (OAI21_X1)
   0.00    1.71 ^ _25242_/D (DFFR_X1)
           1.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25242_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.71   data arrival time
---------------------------------------------------------
           2.26   slack (MET)


Startpoint: instr_rdata_i[13] (input port clocked by clk_i)
Endpoint: _25294_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v instr_rdata_i[13] (in)
   0.06    1.26 v _23958_/Z (MUX2_X1)
   0.03    1.29 v _24003_/ZN (AND2_X1)
   0.10    1.39 ^ _24004_/ZN (AOI21_X1)
   0.05    1.44 v _24105_/ZN (NAND2_X1)
   0.05    1.49 ^ _24107_/ZN (NAND2_X1)
   0.02    1.51 v _24119_/ZN (OAI21_X1)
   0.07    1.58 v _24120_/ZN (OR2_X1)
   0.04    1.62 ^ _24123_/ZN (NOR2_X1)
   0.02    1.64 v _24426_/ZN (OAI22_X1)
   0.06    1.70 v _24427_/Z (MUX2_X1)
   0.00    1.70 v _25294_/D (DFF_X1)
           1.70   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25294_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.70   data arrival time
---------------------------------------------------------
           2.26   slack (MET)


Startpoint: instr_rdata_i[13] (input port clocked by clk_i)
Endpoint: _25292_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v instr_rdata_i[13] (in)
   0.06    1.26 v _23958_/Z (MUX2_X1)
   0.03    1.29 v _24003_/ZN (AND2_X1)
   0.10    1.39 ^ _24004_/ZN (AOI21_X1)
   0.05    1.44 v _24105_/ZN (NAND2_X1)
   0.05    1.49 ^ _24107_/ZN (NAND2_X1)
   0.02    1.51 v _24119_/ZN (OAI21_X1)
   0.07    1.58 v _24120_/ZN (OR2_X1)
   0.04    1.61 ^ _24407_/ZN (OAI21_X1)
   0.03    1.64 v _24411_/ZN (OAI211_X1)
   0.06    1.70 v _24412_/Z (MUX2_X1)
   0.00    1.70 v _25292_/D (DFF_X1)
           1.70   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25292_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.70   data arrival time
---------------------------------------------------------
           2.26   slack (MET)


Startpoint: instr_rdata_i[13] (input port clocked by clk_i)
Endpoint: _25266_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v instr_rdata_i[13] (in)
   0.06    1.26 v _23958_/Z (MUX2_X1)
   0.03    1.29 v _24003_/ZN (AND2_X1)
   0.10    1.39 ^ _24004_/ZN (AOI21_X1)
   0.05    1.44 v _24105_/ZN (NAND2_X1)
   0.05    1.49 ^ _24107_/ZN (NAND2_X1)
   0.02    1.51 v _24119_/ZN (OAI21_X1)
   0.07    1.58 v _24120_/ZN (OR2_X1)
   0.04    1.62 ^ _24123_/ZN (NOR2_X1)
   0.02    1.64 v _24130_/ZN (OAI21_X1)
   0.06    1.70 v _24131_/Z (MUX2_X1)
   0.00    1.70 v _25266_/D (DFF_X1)
           1.70   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25266_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.70   data arrival time
---------------------------------------------------------
           2.26   slack (MET)


Startpoint: instr_rdata_i[13] (input port clocked by clk_i)
Endpoint: _25243_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v instr_rdata_i[13] (in)
   0.06    1.26 v _23958_/Z (MUX2_X1)
   0.03    1.29 v _24003_/ZN (AND2_X1)
   0.10    1.39 ^ _24004_/ZN (AOI21_X1)
   0.04    1.43 v _24005_/ZN (NAND2_X1)
   0.03    1.46 ^ _24023_/ZN (INV_X1)
   0.04    1.49 v _24024_/ZN (NAND2_X1)
   0.06    1.55 v _24025_/Z (BUF_X1)
   0.08    1.62 ^ _24039_/ZN (NOR4_X1)
   0.03    1.65 v _24045_/ZN (OAI211_X1)
   0.02    1.67 ^ _24053_/ZN (NAND3_X1)
   0.03    1.71 ^ _24054_/Z (MUX2_X1)
   0.00    1.71 ^ _25243_/D (DFF_X1)
           1.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25243_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.71   data arrival time
---------------------------------------------------------
           2.26   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _25264_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.02    1.44 v _16238_/ZN (INV_X1)
   0.05    1.49 ^ _16263_/ZN (AOI21_X4)
   0.03    1.52 v _16281_/ZN (OAI211_X4)
   0.07    1.59 ^ _16297_/ZN (NOR3_X4)
   0.05    1.64 ^ _16298_/Z (BUF_X2)
   0.04    1.68 ^ _24071_/ZN (AND2_X1)
   0.01    1.70 v _24113_/ZN (AOI21_X1)
   0.00    1.70 v _25264_/D (DFF_X1)
           1.70   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25264_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.70   data arrival time
---------------------------------------------------------
           2.26   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _25268_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.02    1.44 v _16238_/ZN (INV_X1)
   0.05    1.49 ^ _16263_/ZN (AOI21_X4)
   0.03    1.52 v _16281_/ZN (OAI211_X4)
   0.07    1.59 ^ _16297_/ZN (NOR3_X4)
   0.05    1.64 ^ _16298_/Z (BUF_X2)
   0.04    1.68 ^ _24060_/Z (BUF_X4)
   0.01    1.69 v _24154_/ZN (AOI21_X2)
   0.00    1.69 v _25268_/D (DFF_X1)
           1.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25268_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.69   data arrival time
---------------------------------------------------------
           2.26   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _25248_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.02    1.44 v _16238_/ZN (INV_X1)
   0.05    1.49 ^ _16263_/ZN (AOI21_X4)
   0.03    1.52 v _16281_/ZN (OAI211_X4)
   0.07    1.59 ^ _16297_/ZN (NOR3_X4)
   0.05    1.64 ^ _16298_/Z (BUF_X2)
   0.03    1.67 ^ _16299_/Z (BUF_X4)
   0.01    1.69 v _24070_/ZN (NOR2_X1)
   0.02    1.70 ^ _24072_/ZN (NOR2_X1)
   0.00    1.70 ^ _25248_/D (DFF_X1)
           1.70   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25248_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.70   data arrival time
---------------------------------------------------------
           2.26   slack (MET)


Startpoint: instr_rdata_i[23] (input port clocked by clk_i)
Endpoint: _25288_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v instr_rdata_i[23] (in)
   0.06    1.26 v _24031_/Z (MUX2_X1)
   0.08    1.34 v _24032_/Z (MUX2_X1)
   0.09    1.43 ^ _24033_/ZN (NOR4_X1)
   0.07    1.50 ^ _24115_/ZN (AND2_X1)
   0.03    1.53 v _24116_/ZN (NOR2_X1)
   0.03    1.56 ^ _24315_/ZN (NAND2_X1)
   0.03    1.59 v _24367_/ZN (OAI211_X1)
   0.03    1.62 ^ _24368_/ZN (NOR2_X1)
   0.01    1.64 v _24370_/ZN (OAI21_X1)
   0.06    1.70 v _24371_/Z (MUX2_X1)
   0.00    1.70 v _25288_/D (DFF_X1)
           1.70   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25288_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.70   data arrival time
---------------------------------------------------------
           2.26   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _25246_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.02    1.44 v _16238_/ZN (INV_X1)
   0.05    1.49 ^ _16263_/ZN (AOI21_X4)
   0.03    1.52 v _16281_/ZN (OAI211_X4)
   0.07    1.59 ^ _16297_/ZN (NOR3_X4)
   0.05    1.64 ^ _23940_/Z (BUF_X2)
   0.06    1.70 v _24068_/Z (MUX2_X1)
   0.00    1.70 v _25246_/D (DFF_X1)
           1.70   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25246_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.70   data arrival time
---------------------------------------------------------
           2.26   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _25256_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.02    1.44 v _16238_/ZN (INV_X1)
   0.05    1.49 ^ _16263_/ZN (AOI21_X4)
   0.03    1.52 v _16281_/ZN (OAI211_X4)
   0.07    1.59 ^ _16297_/ZN (NOR3_X4)
   0.05    1.64 ^ _24074_/Z (BUF_X2)
   0.06    1.70 v _24088_/Z (MUX2_X1)
   0.00    1.70 v _25256_/D (DFF_X1)
           1.70   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25256_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.70   data arrival time
---------------------------------------------------------
           2.26   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _25259_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.02    1.44 v _16238_/ZN (INV_X1)
   0.05    1.49 ^ _16263_/ZN (AOI21_X4)
   0.03    1.52 v _16281_/ZN (OAI211_X4)
   0.07    1.59 ^ _16297_/ZN (NOR3_X4)
   0.05    1.64 ^ _24091_/Z (BUF_X2)
   0.06    1.70 v _24092_/Z (MUX2_X1)
   0.00    1.70 v _25259_/D (DFF_X1)
           1.70   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25259_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.70   data arrival time
---------------------------------------------------------
           2.26   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _25260_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.02    1.44 v _16238_/ZN (INV_X1)
   0.05    1.49 ^ _16263_/ZN (AOI21_X4)
   0.03    1.52 v _16281_/ZN (OAI211_X4)
   0.07    1.59 ^ _16297_/ZN (NOR3_X4)
   0.05    1.64 ^ _24091_/Z (BUF_X2)
   0.06    1.70 v _24095_/Z (MUX2_X1)
   0.00    1.70 v _25260_/D (DFF_X1)
           1.70   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25260_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.70   data arrival time
---------------------------------------------------------
           2.26   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24515_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.02    1.44 v _16238_/ZN (INV_X1)
   0.05    1.49 ^ _16263_/ZN (AOI21_X4)
   0.03    1.52 v _16281_/ZN (OAI211_X4)
   0.07    1.59 ^ _16297_/ZN (NOR3_X4)
   0.05    1.64 ^ _23940_/Z (BUF_X2)
   0.06    1.70 v _23941_/Z (MUX2_X1)
   0.00    1.70 v _24515_/D (DFF_X1)
           1.70   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24515_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.70   data arrival time
---------------------------------------------------------
           2.26   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24516_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.02    1.44 v _16238_/ZN (INV_X1)
   0.05    1.49 ^ _16263_/ZN (AOI21_X4)
   0.03    1.52 v _16281_/ZN (OAI211_X4)
   0.07    1.59 ^ _16297_/ZN (NOR3_X4)
   0.05    1.64 ^ _23940_/Z (BUF_X2)
   0.06    1.70 v _23942_/Z (MUX2_X1)
   0.00    1.70 v _24516_/D (DFF_X1)
           1.70   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24516_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.70   data arrival time
---------------------------------------------------------
           2.26   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24517_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.02    1.44 v _16238_/ZN (INV_X1)
   0.05    1.49 ^ _16263_/ZN (AOI21_X4)
   0.03    1.52 v _16281_/ZN (OAI211_X4)
   0.07    1.59 ^ _16297_/ZN (NOR3_X4)
   0.05    1.64 ^ _23940_/Z (BUF_X2)
   0.06    1.70 v _23943_/Z (MUX2_X1)
   0.00    1.70 v _24517_/D (DFF_X1)
           1.70   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24517_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.70   data arrival time
---------------------------------------------------------
           2.26   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24518_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.02    1.44 v _16238_/ZN (INV_X1)
   0.05    1.49 ^ _16263_/ZN (AOI21_X4)
   0.03    1.52 v _16281_/ZN (OAI211_X4)
   0.07    1.59 ^ _16297_/ZN (NOR3_X4)
   0.05    1.64 ^ _23940_/Z (BUF_X2)
   0.06    1.70 v _23944_/Z (MUX2_X1)
   0.00    1.70 v _24518_/D (DFF_X1)
           1.70   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24518_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.70   data arrival time
---------------------------------------------------------
           2.26   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24519_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.02    1.44 v _16238_/ZN (INV_X1)
   0.05    1.49 ^ _16263_/ZN (AOI21_X4)
   0.03    1.52 v _16281_/ZN (OAI211_X4)
   0.07    1.59 ^ _16297_/ZN (NOR3_X4)
   0.05    1.64 ^ _23940_/Z (BUF_X2)
   0.06    1.70 v _23945_/Z (MUX2_X1)
   0.00    1.70 v _24519_/D (DFF_X1)
           1.70   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24519_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.70   data arrival time
---------------------------------------------------------
           2.26   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24520_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.02    1.44 v _16238_/ZN (INV_X1)
   0.05    1.49 ^ _16263_/ZN (AOI21_X4)
   0.03    1.52 v _16281_/ZN (OAI211_X4)
   0.07    1.59 ^ _16297_/ZN (NOR3_X4)
   0.05    1.64 ^ _23940_/Z (BUF_X2)
   0.06    1.70 v _23946_/Z (MUX2_X1)
   0.00    1.70 v _24520_/D (DFF_X1)
           1.70   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24520_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.70   data arrival time
---------------------------------------------------------
           2.26   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24521_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.02    1.44 v _16238_/ZN (INV_X1)
   0.05    1.49 ^ _16263_/ZN (AOI21_X4)
   0.03    1.52 v _16281_/ZN (OAI211_X4)
   0.07    1.59 ^ _16297_/ZN (NOR3_X4)
   0.05    1.64 ^ _23940_/Z (BUF_X2)
   0.06    1.70 v _23947_/Z (MUX2_X1)
   0.00    1.70 v _24521_/D (DFF_X1)
           1.70   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24521_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.70   data arrival time
---------------------------------------------------------
           2.26   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _25247_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.02    1.44 v _16238_/ZN (INV_X1)
   0.05    1.49 ^ _16263_/ZN (AOI21_X4)
   0.03    1.52 v _16281_/ZN (OAI211_X4)
   0.07    1.59 ^ _16297_/ZN (NOR3_X4)
   0.05    1.64 ^ _23940_/Z (BUF_X2)
   0.06    1.70 v _24069_/Z (MUX2_X1)
   0.00    1.70 v _25247_/D (DFF_X1)
           1.70   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25247_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.70   data arrival time
---------------------------------------------------------
           2.26   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _25249_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.02    1.44 v _16238_/ZN (INV_X1)
   0.05    1.49 ^ _16263_/ZN (AOI21_X4)
   0.03    1.52 v _16281_/ZN (OAI211_X4)
   0.07    1.59 ^ _16297_/ZN (NOR3_X4)
   0.05    1.64 ^ _24074_/Z (BUF_X2)
   0.06    1.70 v _24075_/Z (MUX2_X1)
   0.00    1.70 v _25249_/D (DFF_X1)
           1.70   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25249_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.70   data arrival time
---------------------------------------------------------
           2.26   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _25250_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.02    1.44 v _16238_/ZN (INV_X1)
   0.05    1.49 ^ _16263_/ZN (AOI21_X4)
   0.03    1.52 v _16281_/ZN (OAI211_X4)
   0.07    1.59 ^ _16297_/ZN (NOR3_X4)
   0.05    1.64 ^ _24074_/Z (BUF_X2)
   0.06    1.70 v _24077_/Z (MUX2_X1)
   0.00    1.70 v _25250_/D (DFF_X1)
           1.70   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25250_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.70   data arrival time
---------------------------------------------------------
           2.26   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _25251_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.02    1.44 v _16238_/ZN (INV_X1)
   0.05    1.49 ^ _16263_/ZN (AOI21_X4)
   0.03    1.52 v _16281_/ZN (OAI211_X4)
   0.07    1.59 ^ _16297_/ZN (NOR3_X4)
   0.05    1.64 ^ _24074_/Z (BUF_X2)
   0.06    1.70 v _24079_/Z (MUX2_X1)
   0.00    1.70 v _25251_/D (DFF_X1)
           1.70   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25251_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.70   data arrival time
---------------------------------------------------------
           2.26   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _25252_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.02    1.44 v _16238_/ZN (INV_X1)
   0.05    1.49 ^ _16263_/ZN (AOI21_X4)
   0.03    1.52 v _16281_/ZN (OAI211_X4)
   0.07    1.59 ^ _16297_/ZN (NOR3_X4)
   0.05    1.64 ^ _24074_/Z (BUF_X2)
   0.06    1.70 v _24081_/Z (MUX2_X1)
   0.00    1.70 v _25252_/D (DFF_X1)
           1.70   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25252_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.70   data arrival time
---------------------------------------------------------
           2.26   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _25253_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.02    1.44 v _16238_/ZN (INV_X1)
   0.05    1.49 ^ _16263_/ZN (AOI21_X4)
   0.03    1.52 v _16281_/ZN (OAI211_X4)
   0.07    1.59 ^ _16297_/ZN (NOR3_X4)
   0.05    1.64 ^ _24074_/Z (BUF_X2)
   0.06    1.70 v _24083_/Z (MUX2_X1)
   0.00    1.70 v _25253_/D (DFF_X1)
           1.70   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25253_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.70   data arrival time
---------------------------------------------------------
           2.26   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _25254_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.02    1.44 v _16238_/ZN (INV_X1)
   0.05    1.49 ^ _16263_/ZN (AOI21_X4)
   0.03    1.52 v _16281_/ZN (OAI211_X4)
   0.07    1.59 ^ _16297_/ZN (NOR3_X4)
   0.05    1.64 ^ _24074_/Z (BUF_X2)
   0.06    1.70 v _24084_/Z (MUX2_X1)
   0.00    1.70 v _25254_/D (DFF_X1)
           1.70   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25254_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.70   data arrival time
---------------------------------------------------------
           2.26   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _25255_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.02    1.44 v _16238_/ZN (INV_X1)
   0.05    1.49 ^ _16263_/ZN (AOI21_X4)
   0.03    1.52 v _16281_/ZN (OAI211_X4)
   0.07    1.59 ^ _16297_/ZN (NOR3_X4)
   0.05    1.64 ^ _24074_/Z (BUF_X2)
   0.06    1.70 v _24086_/Z (MUX2_X1)
   0.00    1.70 v _25255_/D (DFF_X1)
           1.70   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25255_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.70   data arrival time
---------------------------------------------------------
           2.26   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _25257_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.02    1.44 v _16238_/ZN (INV_X1)
   0.05    1.49 ^ _16263_/ZN (AOI21_X4)
   0.03    1.52 v _16281_/ZN (OAI211_X4)
   0.07    1.59 ^ _16297_/ZN (NOR3_X4)
   0.05    1.64 ^ _24074_/Z (BUF_X2)
   0.06    1.70 v _24089_/Z (MUX2_X1)
   0.00    1.70 v _25257_/D (DFF_X1)
           1.70   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25257_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.70   data arrival time
---------------------------------------------------------
           2.26   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _25258_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.02    1.44 v _16238_/ZN (INV_X1)
   0.05    1.49 ^ _16263_/ZN (AOI21_X4)
   0.03    1.52 v _16281_/ZN (OAI211_X4)
   0.07    1.59 ^ _16297_/ZN (NOR3_X4)
   0.05    1.64 ^ _24074_/Z (BUF_X2)
   0.06    1.70 v _24090_/Z (MUX2_X1)
   0.00    1.70 v _25258_/D (DFF_X1)
           1.70   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25258_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.70   data arrival time
---------------------------------------------------------
           2.26   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _25261_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.02    1.44 v _16238_/ZN (INV_X1)
   0.05    1.49 ^ _16263_/ZN (AOI21_X4)
   0.03    1.52 v _16281_/ZN (OAI211_X4)
   0.07    1.59 ^ _16297_/ZN (NOR3_X4)
   0.05    1.64 ^ _24091_/Z (BUF_X2)
   0.06    1.70 v _24097_/Z (MUX2_X1)
   0.00    1.70 v _25261_/D (DFF_X1)
           1.70   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25261_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.70   data arrival time
---------------------------------------------------------
           2.26   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _25262_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.02    1.44 v _16238_/ZN (INV_X1)
   0.05    1.49 ^ _16263_/ZN (AOI21_X4)
   0.03    1.52 v _16281_/ZN (OAI211_X4)
   0.07    1.59 ^ _16297_/ZN (NOR3_X4)
   0.05    1.64 ^ _24091_/Z (BUF_X2)
   0.06    1.70 v _24098_/Z (MUX2_X1)
   0.00    1.70 v _25262_/D (DFF_X1)
           1.70   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25262_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.70   data arrival time
---------------------------------------------------------
           2.26   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _25263_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.02    1.44 v _16238_/ZN (INV_X1)
   0.05    1.49 ^ _16263_/ZN (AOI21_X4)
   0.03    1.52 v _16281_/ZN (OAI211_X4)
   0.07    1.59 ^ _16297_/ZN (NOR3_X4)
   0.05    1.64 ^ _24091_/Z (BUF_X2)
   0.06    1.70 v _24102_/Z (MUX2_X1)
   0.00    1.70 v _25263_/D (DFF_X1)
           1.70   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25263_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.70   data arrival time
---------------------------------------------------------
           2.26   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _25269_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.02    1.44 v _16238_/ZN (INV_X1)
   0.05    1.49 ^ _16263_/ZN (AOI21_X4)
   0.03    1.52 v _16281_/ZN (OAI211_X4)
   0.07    1.59 ^ _16297_/ZN (NOR3_X4)
   0.05    1.64 ^ _24091_/Z (BUF_X2)
   0.06    1.70 v _24158_/Z (MUX2_X1)
   0.00    1.70 v _25269_/D (DFF_X1)
           1.70   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25269_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.70   data arrival time
---------------------------------------------------------
           2.26   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _25275_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.02    1.44 v _16238_/ZN (INV_X1)
   0.05    1.49 ^ _16263_/ZN (AOI21_X4)
   0.03    1.52 v _16281_/ZN (OAI211_X4)
   0.07    1.59 ^ _16297_/ZN (NOR3_X4)
   0.05    1.64 ^ _24205_/Z (BUF_X2)
   0.06    1.70 v _24221_/Z (MUX2_X1)
   0.00    1.70 v _25275_/D (DFF_X1)
           1.70   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25275_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.70   data arrival time
---------------------------------------------------------
           2.26   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _25276_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.02    1.44 v _16238_/ZN (INV_X1)
   0.05    1.49 ^ _16263_/ZN (AOI21_X4)
   0.03    1.52 v _16281_/ZN (OAI211_X4)
   0.07    1.59 ^ _16297_/ZN (NOR3_X4)
   0.05    1.64 ^ _24205_/Z (BUF_X2)
   0.06    1.70 v _24229_/Z (MUX2_X1)
   0.00    1.70 v _25276_/D (DFF_X1)
           1.70   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25276_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.70   data arrival time
---------------------------------------------------------
           2.26   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _25277_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.02    1.44 v _16238_/ZN (INV_X1)
   0.05    1.49 ^ _16263_/ZN (AOI21_X4)
   0.03    1.52 v _16281_/ZN (OAI211_X4)
   0.07    1.59 ^ _16297_/ZN (NOR3_X4)
   0.05    1.64 ^ _24205_/Z (BUF_X2)
   0.06    1.70 v _24235_/Z (MUX2_X1)
   0.00    1.70 v _25277_/D (DFF_X1)
           1.70   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25277_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.70   data arrival time
---------------------------------------------------------
           2.26   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24556_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.51 v _16785_/ZN (OAI21_X2)
   0.05    1.57 v _16792_/ZN (AND4_X1)
   0.07    1.63 ^ _16793_/ZN (AOI21_X2)
   0.06    1.69 v _17357_/Z (MUX2_X1)
   0.00    1.69 v _24556_/D (DFFR_X1)
           1.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24556_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.69   data arrival time
---------------------------------------------------------
           2.26   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24557_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.51 v _16785_/ZN (OAI21_X2)
   0.05    1.57 v _16792_/ZN (AND4_X1)
   0.07    1.63 ^ _16793_/ZN (AOI21_X2)
   0.06    1.69 v _17380_/Z (MUX2_X1)
   0.00    1.69 v _24557_/D (DFFR_X1)
           1.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24557_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.69   data arrival time
---------------------------------------------------------
           2.26   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _25290_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.02    1.44 v _16238_/ZN (INV_X1)
   0.05    1.49 ^ _16263_/ZN (AOI21_X4)
   0.03    1.52 v _16281_/ZN (OAI211_X4)
   0.07    1.59 ^ _16297_/ZN (NOR3_X4)
   0.05    1.64 ^ _24103_/Z (BUF_X2)
   0.06    1.69 v _24394_/Z (MUX2_X1)
   0.00    1.69 v _25290_/D (DFF_X1)
           1.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25290_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.69   data arrival time
---------------------------------------------------------
           2.27   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _25291_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.02    1.44 v _16238_/ZN (INV_X1)
   0.05    1.49 ^ _16263_/ZN (AOI21_X4)
   0.03    1.52 v _16281_/ZN (OAI211_X4)
   0.07    1.59 ^ _16297_/ZN (NOR3_X4)
   0.05    1.64 ^ _24103_/Z (BUF_X2)
   0.06    1.69 v _24404_/Z (MUX2_X1)
   0.00    1.69 v _25291_/D (DFF_X1)
           1.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25291_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.69   data arrival time
---------------------------------------------------------
           2.27   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _25293_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.02    1.44 v _16238_/ZN (INV_X1)
   0.05    1.49 ^ _16263_/ZN (AOI21_X4)
   0.03    1.52 v _16281_/ZN (OAI211_X4)
   0.07    1.59 ^ _16297_/ZN (NOR3_X4)
   0.05    1.64 ^ _24103_/Z (BUF_X2)
   0.06    1.69 v _24422_/Z (MUX2_X1)
   0.00    1.69 v _25293_/D (DFF_X1)
           1.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25293_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.69   data arrival time
---------------------------------------------------------
           2.27   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24977_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15646_/ZN (AOI22_X1)
   0.01    0.47 v _15647_/ZN (INV_X1)
   0.08    0.54 ^ _15648_/ZN (AOI221_X1)
   0.06    0.60 ^ _15651_/ZN (AND3_X1)
   0.05    0.65 ^ _15657_/ZN (AND2_X1)
   0.02    0.67 v _15660_/ZN (NAND3_X1)
   0.03    0.70 ^ _15663_/ZN (AOI21_X1)
   0.04    0.75 ^ _15664_/ZN (OR4_X1)
   0.02    0.77 v _15665_/ZN (NOR2_X1)
   0.11    0.88 v _15691_/ZN (OR4_X1)
   0.05    0.92 v _15692_/Z (BUF_X1)
   0.05    0.97 ^ _15741_/ZN (OAI21_X1)
   0.03    1.00 v _22433_/ZN (NAND3_X1)
   0.05    1.05 ^ _22435_/ZN (NOR2_X1)
   0.05    1.10 ^ _22439_/ZN (AND3_X1)
   0.02    1.12 v _22441_/ZN (NAND2_X1)
   0.04    1.17 ^ _22443_/ZN (NOR2_X1)
   0.03    1.19 v _22445_/ZN (NAND2_X1)
   0.07    1.26 ^ _22450_/ZN (NOR3_X1)
   0.03    1.29 v _22452_/ZN (NAND2_X1)
   0.05    1.34 ^ _22454_/ZN (NOR2_X1)
   0.03    1.37 v _22458_/ZN (NAND3_X1)
   0.05    1.42 ^ _22460_/ZN (NOR2_X1)
   0.05    1.48 ^ _22465_/ZN (AND3_X1)
   0.02    1.50 v _22467_/ZN (NAND2_X1)
   0.04    1.54 ^ _22469_/ZN (NOR2_X1)
   0.02    1.56 v _22471_/ZN (NAND2_X1)
   0.04    1.61 ^ _22473_/ZN (NOR2_X1)
   0.02    1.63 v _22475_/ZN (NAND2_X1)
   0.06    1.68 v _22476_/Z (XOR2_X1)
   0.00    1.68 v _24977_/D (DFF_X1)
           1.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24977_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.68   data arrival time
---------------------------------------------------------
           2.27   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24893_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.51 v _17383_/ZN (OAI21_X1)
   0.04    1.55 v _17391_/Z (BUF_X2)
   0.05    1.60 v _17392_/Z (BUF_X1)
   0.02    1.62 ^ _22103_/ZN (NAND3_X1)
   0.01    1.63 v _22104_/ZN (NAND2_X1)
   0.05    1.69 v _22105_/Z (MUX2_X1)
   0.00    1.69 v _24893_/D (DFFR_X1)
           1.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24893_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.69   data arrival time
---------------------------------------------------------
           2.27   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24896_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.51 v _17383_/ZN (OAI21_X1)
   0.04    1.55 v _17391_/Z (BUF_X2)
   0.05    1.60 v _17392_/Z (BUF_X1)
   0.02    1.62 ^ _22119_/ZN (NAND3_X1)
   0.01    1.63 v _22120_/ZN (NAND2_X1)
   0.05    1.69 v _22121_/Z (MUX2_X1)
   0.00    1.69 v _24896_/D (DFFR_X1)
           1.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24896_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.69   data arrival time
---------------------------------------------------------
           2.27   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _25425_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.02    1.44 v _16238_/ZN (INV_X1)
   0.05    1.49 ^ _16263_/ZN (AOI21_X4)
   0.03    1.52 v _16281_/ZN (OAI211_X4)
   0.08    1.60 ^ _16308_/ZN (NOR4_X4)
   0.06    1.66 v _16320_/Z (MUX2_X1)
   0.03    1.69 v _16321_/ZN (AND2_X1)
   0.00    1.69 v _25425_/D (DFFR_X1)
           1.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25425_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.69   data arrival time
---------------------------------------------------------
           2.28   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24560_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.51 v _17383_/ZN (OAI21_X1)
   0.04    1.55 v _17391_/Z (BUF_X2)
   0.05    1.60 v _17392_/Z (BUF_X1)
   0.02    1.62 ^ _17401_/ZN (NAND3_X1)
   0.01    1.63 v _17403_/ZN (NAND2_X1)
   0.05    1.68 v _17404_/Z (MUX2_X1)
   0.00    1.68 v _24560_/D (DFFR_X1)
           1.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24560_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.68   data arrival time
---------------------------------------------------------
           2.28   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24894_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.51 v _17383_/ZN (OAI21_X1)
   0.04    1.55 v _17391_/Z (BUF_X2)
   0.05    1.60 v _17392_/Z (BUF_X1)
   0.02    1.62 ^ _22107_/ZN (NAND2_X1)
   0.01    1.63 v _22108_/ZN (NAND2_X1)
   0.05    1.68 v _22109_/Z (MUX2_X1)
   0.00    1.68 v _24894_/D (DFFR_X1)
           1.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24894_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.68   data arrival time
---------------------------------------------------------
           2.28   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24895_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.51 v _17383_/ZN (OAI21_X1)
   0.04    1.55 v _17391_/Z (BUF_X2)
   0.05    1.60 v _17392_/Z (BUF_X1)
   0.02    1.62 ^ _22113_/ZN (NAND2_X1)
   0.01    1.63 v _22114_/ZN (NAND2_X1)
   0.05    1.68 v _22115_/Z (MUX2_X1)
   0.00    1.68 v _24895_/D (DFFR_X1)
           1.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24895_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.68   data arrival time
---------------------------------------------------------
           2.28   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24559_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.51 v _17383_/ZN (OAI21_X1)
   0.04    1.55 v _17391_/Z (BUF_X2)
   0.05    1.60 v _17392_/Z (BUF_X1)
   0.02    1.62 ^ _17394_/ZN (NAND2_X1)
   0.01    1.63 v _17396_/ZN (NAND2_X1)
   0.05    1.68 v _17397_/Z (MUX2_X1)
   0.00    1.68 v _24559_/D (DFFR_X1)
           1.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24559_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.68   data arrival time
---------------------------------------------------------
           2.28   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24561_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.51 v _17383_/ZN (OAI21_X1)
   0.04    1.55 v _17391_/Z (BUF_X2)
   0.05    1.60 v _17392_/Z (BUF_X1)
   0.02    1.62 ^ _17406_/ZN (NAND2_X1)
   0.01    1.63 v _17408_/ZN (NAND2_X1)
   0.05    1.68 v _17409_/Z (MUX2_X1)
   0.00    1.68 v _24561_/D (DFFR_X1)
           1.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24561_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.68   data arrival time
---------------------------------------------------------
           2.28   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24562_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.51 v _17383_/ZN (OAI21_X1)
   0.04    1.55 v _17391_/Z (BUF_X2)
   0.05    1.60 v _17392_/Z (BUF_X1)
   0.02    1.62 ^ _17412_/ZN (NAND2_X1)
   0.01    1.63 v _17414_/ZN (NAND2_X1)
   0.05    1.68 v _17415_/Z (MUX2_X1)
   0.00    1.68 v _24562_/D (DFFR_X1)
           1.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24562_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.68   data arrival time
---------------------------------------------------------
           2.28   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24955_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.51 v _16785_/ZN (OAI21_X2)
   0.03    1.54 v _16786_/Z (BUF_X4)
   0.05    1.59 v _16846_/Z (BUF_X1)
   0.02    1.61 ^ _22428_/ZN (NAND2_X1)
   0.02    1.62 v _22429_/ZN (OAI21_X1)
   0.06    1.68 v _22430_/Z (MUX2_X1)
   0.00    1.68 v _24955_/D (DFFR_X1)
           1.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24955_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.68   data arrival time
---------------------------------------------------------
           2.28   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24573_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.51 v _17383_/ZN (OAI21_X1)
   0.04    1.55 v _17391_/Z (BUF_X2)
   0.03    1.58 v _17472_/Z (BUF_X4)
   0.04    1.62 v _17473_/Z (MUX2_X1)
   0.06    1.68 v _17474_/Z (MUX2_X1)
   0.00    1.68 v _24573_/D (DFFR_X1)
           1.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24573_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.68   data arrival time
---------------------------------------------------------
           2.28   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24579_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.51 v _17383_/ZN (OAI21_X1)
   0.04    1.55 v _17391_/Z (BUF_X2)
   0.03    1.58 v _17472_/Z (BUF_X4)
   0.04    1.62 v _17506_/Z (MUX2_X1)
   0.06    1.68 v _17507_/Z (MUX2_X1)
   0.00    1.68 v _24579_/D (DFFR_X1)
           1.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24579_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.68   data arrival time
---------------------------------------------------------
           2.28   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24588_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.51 v _17383_/ZN (OAI21_X1)
   0.04    1.55 v _17391_/Z (BUF_X2)
   0.03    1.58 v _17472_/Z (BUF_X4)
   0.04    1.62 v _17553_/Z (MUX2_X1)
   0.06    1.68 v _17554_/Z (MUX2_X1)
   0.00    1.68 v _24588_/D (DFFR_X1)
           1.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24588_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.68   data arrival time
---------------------------------------------------------
           2.28   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24892_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.51 v _17383_/ZN (OAI21_X1)
   0.04    1.55 v _17391_/Z (BUF_X2)
   0.03    1.58 v _17472_/Z (BUF_X4)
   0.04    1.62 v _22095_/Z (MUX2_X1)
   0.06    1.68 v _22099_/Z (MUX2_X1)
   0.00    1.68 v _24892_/D (DFFR_X1)
           1.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24892_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.68   data arrival time
---------------------------------------------------------
           2.28   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24898_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.51 v _17383_/ZN (OAI21_X1)
   0.04    1.55 v _17391_/Z (BUF_X2)
   0.03    1.58 v _17472_/Z (BUF_X4)
   0.04    1.62 v _22129_/Z (MUX2_X1)
   0.06    1.68 v _22130_/Z (MUX2_X1)
   0.00    1.68 v _24898_/D (DFFR_X1)
           1.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24898_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.68   data arrival time
---------------------------------------------------------
           2.28   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24904_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.51 v _17383_/ZN (OAI21_X1)
   0.04    1.55 v _17391_/Z (BUF_X2)
   0.03    1.58 v _17472_/Z (BUF_X4)
   0.04    1.62 v _22161_/Z (MUX2_X1)
   0.06    1.68 v _22162_/Z (MUX2_X1)
   0.00    1.68 v _24904_/D (DFFR_X1)
           1.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24904_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.68   data arrival time
---------------------------------------------------------
           2.28   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24905_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.51 v _17383_/ZN (OAI21_X1)
   0.04    1.55 v _17391_/Z (BUF_X2)
   0.03    1.58 v _17472_/Z (BUF_X4)
   0.04    1.62 v _22165_/Z (MUX2_X1)
   0.06    1.68 v _22166_/Z (MUX2_X1)
   0.00    1.68 v _24905_/D (DFFR_X1)
           1.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24905_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.68   data arrival time
---------------------------------------------------------
           2.28   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24907_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.51 v _17383_/ZN (OAI21_X1)
   0.04    1.55 v _17391_/Z (BUF_X2)
   0.03    1.58 v _17472_/Z (BUF_X4)
   0.04    1.62 v _22175_/Z (MUX2_X1)
   0.06    1.68 v _22176_/Z (MUX2_X1)
   0.00    1.68 v _24907_/D (DFFR_X1)
           1.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24907_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.68   data arrival time
---------------------------------------------------------
           2.28   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24913_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.51 v _17383_/ZN (OAI21_X1)
   0.04    1.55 v _17391_/Z (BUF_X2)
   0.03    1.58 v _17472_/Z (BUF_X4)
   0.04    1.62 v _22208_/Z (MUX2_X1)
   0.06    1.68 v _22209_/Z (MUX2_X1)
   0.00    1.68 v _24913_/D (DFFR_X1)
           1.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24913_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.68   data arrival time
---------------------------------------------------------
           2.28   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24922_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.51 v _17383_/ZN (OAI21_X1)
   0.04    1.55 v _17391_/Z (BUF_X2)
   0.03    1.58 v _17472_/Z (BUF_X4)
   0.04    1.62 v _22255_/Z (MUX2_X1)
   0.06    1.68 v _22256_/Z (MUX2_X1)
   0.00    1.68 v _24922_/D (DFFR_X1)
           1.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24922_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.68   data arrival time
---------------------------------------------------------
           2.28   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24899_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.51 v _17383_/ZN (OAI21_X1)
   0.04    1.55 v _17391_/Z (BUF_X2)
   0.04    1.59 v _17497_/Z (BUF_X2)
   0.02    1.60 ^ _22134_/ZN (NAND3_X1)
   0.02    1.62 v _22135_/ZN (OAI21_X1)
   0.06    1.68 v _22136_/Z (MUX2_X1)
   0.00    1.68 v _24899_/D (DFFR_X1)
           1.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24899_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.68   data arrival time
---------------------------------------------------------
           2.28   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24908_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.51 v _17383_/ZN (OAI21_X1)
   0.04    1.55 v _17391_/Z (BUF_X2)
   0.04    1.59 v _17497_/Z (BUF_X2)
   0.02    1.60 ^ _22180_/ZN (NAND3_X1)
   0.02    1.62 v _22181_/ZN (OAI21_X1)
   0.06    1.68 v _22182_/Z (MUX2_X1)
   0.00    1.68 v _24908_/D (DFFR_X1)
           1.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24908_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.68   data arrival time
---------------------------------------------------------
           2.28   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24563_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.51 v _17383_/ZN (OAI21_X1)
   0.04    1.55 v _17391_/Z (BUF_X2)
   0.04    1.59 v _17416_/Z (BUF_X2)
   0.02    1.60 ^ _17420_/ZN (NAND3_X1)
   0.02    1.62 v _17422_/ZN (OAI21_X1)
   0.06    1.68 v _17423_/Z (MUX2_X1)
   0.00    1.68 v _24563_/D (DFFR_X1)
           1.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24563_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.68   data arrival time
---------------------------------------------------------
           2.28   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24587_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.51 v _17383_/ZN (OAI21_X1)
   0.04    1.55 v _17391_/Z (BUF_X2)
   0.04    1.59 v _17497_/Z (BUF_X2)
   0.02    1.60 ^ _17549_/ZN (NAND3_X1)
   0.02    1.62 v _17550_/ZN (OAI21_X1)
   0.06    1.68 v _17551_/Z (MUX2_X1)
   0.00    1.68 v _24587_/D (DFFR_X1)
           1.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24587_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.68   data arrival time
---------------------------------------------------------
           2.28   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24569_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.51 v _17383_/ZN (OAI21_X1)
   0.04    1.55 v _17391_/Z (BUF_X2)
   0.04    1.59 v _17416_/Z (BUF_X2)
   0.02    1.60 ^ _17454_/ZN (NAND3_X1)
   0.02    1.62 v _17455_/ZN (OAI21_X1)
   0.06    1.68 v _17456_/Z (MUX2_X1)
   0.00    1.68 v _24569_/D (DFFR_X1)
           1.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24569_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.68   data arrival time
---------------------------------------------------------
           2.28   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24585_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.51 v _17383_/ZN (OAI21_X1)
   0.04    1.55 v _17391_/Z (BUF_X2)
   0.04    1.59 v _17497_/Z (BUF_X2)
   0.02    1.60 ^ _17537_/ZN (NAND3_X1)
   0.02    1.62 v _17538_/ZN (OAI21_X1)
   0.06    1.68 v _17539_/Z (MUX2_X1)
   0.00    1.68 v _24585_/D (DFFR_X1)
           1.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24585_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.68   data arrival time
---------------------------------------------------------
           2.28   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24578_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.51 v _17383_/ZN (OAI21_X1)
   0.04    1.55 v _17391_/Z (BUF_X2)
   0.04    1.59 v _17497_/Z (BUF_X2)
   0.02    1.60 ^ _17501_/ZN (NAND3_X1)
   0.02    1.62 v _17502_/ZN (OAI21_X1)
   0.06    1.68 v _17504_/Z (MUX2_X1)
   0.00    1.68 v _24578_/D (DFFR_X1)
           1.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24578_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.68   data arrival time
---------------------------------------------------------
           2.28   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24582_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.51 v _17383_/ZN (OAI21_X1)
   0.04    1.55 v _17391_/Z (BUF_X2)
   0.04    1.59 v _17497_/Z (BUF_X2)
   0.02    1.60 ^ _17522_/ZN (NAND3_X1)
   0.02    1.62 v _17523_/ZN (OAI21_X1)
   0.06    1.68 v _17524_/Z (MUX2_X1)
   0.00    1.68 v _24582_/D (DFFR_X1)
           1.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24582_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.68   data arrival time
---------------------------------------------------------
           2.28   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24902_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.51 v _17383_/ZN (OAI21_X1)
   0.04    1.55 v _17391_/Z (BUF_X2)
   0.04    1.59 v _17497_/Z (BUF_X2)
   0.02    1.60 ^ _22150_/ZN (NAND3_X1)
   0.02    1.62 v _22151_/ZN (OAI21_X1)
   0.06    1.68 v _22153_/Z (MUX2_X1)
   0.00    1.68 v _24902_/D (DFFR_X1)
           1.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24902_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.68   data arrival time
---------------------------------------------------------
           2.28   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24911_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.51 v _17383_/ZN (OAI21_X1)
   0.04    1.55 v _17391_/Z (BUF_X2)
   0.04    1.59 v _17497_/Z (BUF_X2)
   0.02    1.60 ^ _22197_/ZN (NAND3_X1)
   0.02    1.62 v _22198_/ZN (OAI21_X1)
   0.06    1.68 v _22199_/Z (MUX2_X1)
   0.00    1.68 v _24911_/D (DFFR_X1)
           1.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24911_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.68   data arrival time
---------------------------------------------------------
           2.28   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24914_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.51 v _17383_/ZN (OAI21_X1)
   0.04    1.55 v _17391_/Z (BUF_X2)
   0.04    1.59 v _17497_/Z (BUF_X2)
   0.02    1.60 ^ _22213_/ZN (NAND3_X1)
   0.02    1.62 v _22214_/ZN (OAI21_X1)
   0.06    1.68 v _22215_/Z (MUX2_X1)
   0.00    1.68 v _24914_/D (DFFR_X1)
           1.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24914_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.68   data arrival time
---------------------------------------------------------
           2.28   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24917_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.51 v _17383_/ZN (OAI21_X1)
   0.04    1.55 v _17391_/Z (BUF_X2)
   0.04    1.59 v _17497_/Z (BUF_X2)
   0.02    1.60 ^ _22229_/ZN (NAND3_X1)
   0.02    1.62 v _22230_/ZN (OAI21_X1)
   0.06    1.68 v _22231_/Z (MUX2_X1)
   0.00    1.68 v _24917_/D (DFFR_X1)
           1.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24917_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.68   data arrival time
---------------------------------------------------------
           2.28   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24567_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.51 v _17383_/ZN (OAI21_X1)
   0.04    1.55 v _17391_/Z (BUF_X2)
   0.04    1.59 v _17416_/Z (BUF_X2)
   0.02    1.60 ^ _17442_/ZN (NAND3_X1)
   0.02    1.62 v _17443_/ZN (OAI21_X1)
   0.06    1.68 v _17444_/Z (MUX2_X1)
   0.00    1.68 v _24567_/D (DFFR_X1)
           1.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24567_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.68   data arrival time
---------------------------------------------------------
           2.28   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24572_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.51 v _17383_/ZN (OAI21_X1)
   0.04    1.55 v _17391_/Z (BUF_X2)
   0.04    1.59 v _17416_/Z (BUF_X2)
   0.02    1.60 ^ _17468_/ZN (NAND3_X1)
   0.02    1.62 v _17469_/ZN (OAI21_X1)
   0.06    1.68 v _17470_/Z (MUX2_X1)
   0.00    1.68 v _24572_/D (DFFR_X1)
           1.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24572_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.68   data arrival time
---------------------------------------------------------
           2.28   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24576_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.51 v _17383_/ZN (OAI21_X1)
   0.04    1.55 v _17391_/Z (BUF_X2)
   0.04    1.59 v _17416_/Z (BUF_X2)
   0.02    1.60 ^ _17489_/ZN (NAND3_X1)
   0.02    1.62 v _17490_/ZN (OAI21_X1)
   0.06    1.68 v _17491_/Z (MUX2_X1)
   0.00    1.68 v _24576_/D (DFFR_X1)
           1.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24576_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.68   data arrival time
---------------------------------------------------------
           2.28   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _25426_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.02    1.44 v _16238_/ZN (INV_X1)
   0.05    1.49 ^ _16263_/ZN (AOI21_X4)
   0.03    1.52 v _16281_/ZN (OAI211_X4)
   0.08    1.60 ^ _16308_/ZN (NOR4_X4)
   0.06    1.66 v _16323_/Z (MUX2_X1)
   0.03    1.68 ^ _16324_/ZN (NOR2_X1)
   0.00    1.68 ^ _25426_/D (DFFR_X1)
           1.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25426_/CK (DFFR_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.68   data arrival time
---------------------------------------------------------
           2.28   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24897_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.51 v _17383_/ZN (OAI21_X1)
   0.04    1.55 v _17391_/Z (BUF_X2)
   0.04    1.59 v _17540_/Z (BUF_X2)
   0.02    1.60 ^ _22123_/ZN (NAND2_X1)
   0.02    1.62 v _22124_/ZN (OAI21_X1)
   0.06    1.68 v _22125_/Z (MUX2_X1)
   0.00    1.68 v _24897_/D (DFFR_X1)
           1.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24897_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.68   data arrival time
---------------------------------------------------------
           2.28   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24909_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.51 v _17383_/ZN (OAI21_X1)
   0.04    1.55 v _17391_/Z (BUF_X2)
   0.04    1.59 v _17540_/Z (BUF_X2)
   0.02    1.60 ^ _22184_/ZN (NAND2_X1)
   0.02    1.62 v _22185_/ZN (OAI21_X1)
   0.06    1.68 v _22186_/Z (MUX2_X1)
   0.00    1.68 v _24909_/D (DFFR_X1)
           1.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24909_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.68   data arrival time
---------------------------------------------------------
           2.28   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24920_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.51 v _17383_/ZN (OAI21_X1)
   0.04    1.55 v _17391_/Z (BUF_X2)
   0.04    1.59 v _17416_/Z (BUF_X2)
   0.02    1.60 ^ _22244_/ZN (NAND2_X1)
   0.02    1.62 v _22245_/ZN (OAI21_X1)
   0.06    1.68 v _22246_/Z (MUX2_X1)
   0.00    1.68 v _24920_/D (DFFR_X1)
           1.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24920_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.68   data arrival time
---------------------------------------------------------
           2.28   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24923_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.51 v _17383_/ZN (OAI21_X1)
   0.04    1.55 v _17391_/Z (BUF_X2)
   0.04    1.59 v _17416_/Z (BUF_X2)
   0.02    1.60 ^ _22259_/ZN (NAND2_X1)
   0.02    1.62 v _22260_/ZN (OAI21_X1)
   0.06    1.68 v _22261_/Z (MUX2_X1)
   0.00    1.68 v _24923_/D (DFFR_X1)
           1.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24923_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.68   data arrival time
---------------------------------------------------------
           2.28   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24586_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.51 v _17383_/ZN (OAI21_X1)
   0.04    1.55 v _17391_/Z (BUF_X2)
   0.04    1.59 v _17540_/Z (BUF_X2)
   0.02    1.60 ^ _17542_/ZN (NAND2_X1)
   0.02    1.62 v _17543_/ZN (OAI21_X1)
   0.06    1.68 v _17544_/Z (MUX2_X1)
   0.00    1.68 v _24586_/D (DFFR_X1)
           1.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24586_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.68   data arrival time
---------------------------------------------------------
           2.28   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24589_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.51 v _17383_/ZN (OAI21_X1)
   0.04    1.55 v _17391_/Z (BUF_X2)
   0.04    1.59 v _17540_/Z (BUF_X2)
   0.02    1.60 ^ _17557_/ZN (NAND2_X1)
   0.02    1.62 v _17559_/ZN (OAI21_X1)
   0.06    1.68 v _17560_/Z (MUX2_X1)
   0.00    1.68 v _24589_/D (DFFR_X1)
           1.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24589_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.68   data arrival time
---------------------------------------------------------
           2.28   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24910_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.51 v _17383_/ZN (OAI21_X1)
   0.04    1.55 v _17391_/Z (BUF_X2)
   0.04    1.59 v _17540_/Z (BUF_X2)
   0.02    1.60 ^ _22190_/ZN (NAND2_X1)
   0.02    1.62 v _22192_/ZN (OAI21_X1)
   0.06    1.68 v _22193_/Z (MUX2_X1)
   0.00    1.68 v _24910_/D (DFFR_X1)
           1.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24910_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.68   data arrival time
---------------------------------------------------------
           2.28   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24916_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.51 v _17383_/ZN (OAI21_X1)
   0.04    1.55 v _17391_/Z (BUF_X2)
   0.04    1.59 v _17416_/Z (BUF_X2)
   0.02    1.60 ^ _22223_/ZN (NAND2_X1)
   0.02    1.62 v _22224_/ZN (OAI21_X1)
   0.06    1.68 v _22225_/Z (MUX2_X1)
   0.00    1.68 v _24916_/D (DFFR_X1)
           1.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24916_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.68   data arrival time
---------------------------------------------------------
           2.28   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24915_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.51 v _17383_/ZN (OAI21_X1)
   0.04    1.55 v _17391_/Z (BUF_X2)
   0.04    1.59 v _17416_/Z (BUF_X2)
   0.02    1.60 ^ _22217_/ZN (NAND2_X1)
   0.02    1.62 v _22218_/ZN (OAI21_X1)
   0.06    1.68 v _22219_/Z (MUX2_X1)
   0.00    1.68 v _24915_/D (DFFR_X1)
           1.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24915_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.68   data arrival time
---------------------------------------------------------
           2.28   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24918_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.51 v _17383_/ZN (OAI21_X1)
   0.04    1.55 v _17391_/Z (BUF_X2)
   0.04    1.59 v _17416_/Z (BUF_X2)
   0.02    1.60 ^ _22233_/ZN (NAND2_X1)
   0.02    1.62 v _22234_/ZN (OAI21_X1)
   0.06    1.68 v _22235_/Z (MUX2_X1)
   0.00    1.68 v _24918_/D (DFFR_X1)
           1.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24918_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.68   data arrival time
---------------------------------------------------------
           2.28   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24566_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.51 v _17383_/ZN (OAI21_X1)
   0.04    1.55 v _17391_/Z (BUF_X2)
   0.04    1.59 v _17427_/Z (BUF_X2)
   0.02    1.60 ^ _17436_/ZN (NAND2_X1)
   0.02    1.62 v _17437_/ZN (OAI21_X1)
   0.06    1.68 v _17438_/Z (MUX2_X1)
   0.00    1.68 v _24566_/D (DFFR_X1)
           1.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24566_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.68   data arrival time
---------------------------------------------------------
           2.28   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24575_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.51 v _17383_/ZN (OAI21_X1)
   0.04    1.55 v _17391_/Z (BUF_X2)
   0.04    1.59 v _17427_/Z (BUF_X2)
   0.02    1.60 ^ _17483_/ZN (NAND2_X1)
   0.02    1.62 v _17484_/ZN (OAI21_X1)
   0.06    1.68 v _17485_/Z (MUX2_X1)
   0.00    1.68 v _24575_/D (DFFR_X1)
           1.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24575_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.68   data arrival time
---------------------------------------------------------
           2.28   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24581_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.51 v _17383_/ZN (OAI21_X1)
   0.04    1.55 v _17391_/Z (BUF_X2)
   0.04    1.59 v _17427_/Z (BUF_X2)
   0.02    1.60 ^ _17516_/ZN (NAND2_X1)
   0.02    1.62 v _17517_/ZN (OAI21_X1)
   0.06    1.68 v _17518_/Z (MUX2_X1)
   0.00    1.68 v _24581_/D (DFFR_X1)
           1.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24581_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.68   data arrival time
---------------------------------------------------------
           2.28   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24584_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.51 v _17383_/ZN (OAI21_X1)
   0.04    1.55 v _17391_/Z (BUF_X2)
   0.04    1.59 v _17427_/Z (BUF_X2)
   0.02    1.60 ^ _17531_/ZN (NAND2_X1)
   0.02    1.62 v _17532_/ZN (OAI21_X1)
   0.06    1.68 v _17533_/Z (MUX2_X1)
   0.00    1.68 v _24584_/D (DFFR_X1)
           1.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24584_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.68   data arrival time
---------------------------------------------------------
           2.28   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24901_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.51 v _17383_/ZN (OAI21_X1)
   0.04    1.55 v _17391_/Z (BUF_X2)
   0.04    1.59 v _17540_/Z (BUF_X2)
   0.02    1.60 ^ _22144_/ZN (NAND2_X1)
   0.02    1.62 v _22145_/ZN (OAI21_X1)
   0.06    1.68 v _22146_/Z (MUX2_X1)
   0.00    1.68 v _24901_/D (DFFR_X1)
           1.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24901_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.68   data arrival time
---------------------------------------------------------
           2.28   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24568_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.51 v _17383_/ZN (OAI21_X1)
   0.04    1.55 v _17391_/Z (BUF_X2)
   0.04    1.59 v _17427_/Z (BUF_X2)
   0.02    1.60 ^ _17446_/ZN (NAND2_X1)
   0.02    1.62 v _17447_/ZN (OAI21_X1)
   0.06    1.68 v _17449_/Z (MUX2_X1)
   0.00    1.68 v _24568_/D (DFFR_X1)
           1.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24568_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.68   data arrival time
---------------------------------------------------------
           2.28   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24900_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.51 v _17383_/ZN (OAI21_X1)
   0.04    1.55 v _17391_/Z (BUF_X2)
   0.04    1.59 v _17540_/Z (BUF_X2)
   0.02    1.60 ^ _22138_/ZN (NAND2_X1)
   0.02    1.62 v _22139_/ZN (OAI21_X1)
   0.06    1.68 v _22140_/Z (MUX2_X1)
   0.00    1.68 v _24900_/D (DFFR_X1)
           1.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24900_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.68   data arrival time
---------------------------------------------------------
           2.28   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24903_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.51 v _17383_/ZN (OAI21_X1)
   0.04    1.55 v _17391_/Z (BUF_X2)
   0.04    1.59 v _17540_/Z (BUF_X2)
   0.02    1.60 ^ _22155_/ZN (NAND2_X1)
   0.02    1.62 v _22156_/ZN (OAI21_X1)
   0.06    1.68 v _22157_/Z (MUX2_X1)
   0.00    1.68 v _24903_/D (DFFR_X1)
           1.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24903_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.68   data arrival time
---------------------------------------------------------
           2.28   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24912_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.51 v _17383_/ZN (OAI21_X1)
   0.04    1.55 v _17391_/Z (BUF_X2)
   0.04    1.59 v _17540_/Z (BUF_X2)
   0.02    1.60 ^ _22201_/ZN (NAND2_X1)
   0.02    1.62 v _22202_/ZN (OAI21_X1)
   0.06    1.68 v _22204_/Z (MUX2_X1)
   0.00    1.68 v _24912_/D (DFFR_X1)
           1.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24912_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.68   data arrival time
---------------------------------------------------------
           2.28   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24565_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.51 v _17383_/ZN (OAI21_X1)
   0.04    1.55 v _17391_/Z (BUF_X2)
   0.04    1.59 v _17427_/Z (BUF_X2)
   0.02    1.60 ^ _17430_/ZN (NAND2_X1)
   0.02    1.62 v _17431_/ZN (OAI21_X1)
   0.06    1.68 v _17432_/Z (MUX2_X1)
   0.00    1.68 v _24565_/D (DFFR_X1)
           1.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24565_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.68   data arrival time
---------------------------------------------------------
           2.28   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24574_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.51 v _17383_/ZN (OAI21_X1)
   0.04    1.55 v _17391_/Z (BUF_X2)
   0.04    1.59 v _17427_/Z (BUF_X2)
   0.02    1.60 ^ _17477_/ZN (NAND2_X1)
   0.02    1.62 v _17478_/ZN (OAI21_X1)
   0.06    1.68 v _17479_/Z (MUX2_X1)
   0.00    1.68 v _24574_/D (DFFR_X1)
           1.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24574_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.68   data arrival time
---------------------------------------------------------
           2.28   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24580_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.51 v _17383_/ZN (OAI21_X1)
   0.04    1.55 v _17391_/Z (BUF_X2)
   0.04    1.59 v _17427_/Z (BUF_X2)
   0.02    1.60 ^ _17510_/ZN (NAND2_X1)
   0.02    1.62 v _17511_/ZN (OAI21_X1)
   0.06    1.68 v _17512_/Z (MUX2_X1)
   0.00    1.68 v _24580_/D (DFFR_X1)
           1.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24580_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.68   data arrival time
---------------------------------------------------------
           2.28   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24906_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.51 v _17383_/ZN (OAI21_X1)
   0.04    1.55 v _17391_/Z (BUF_X2)
   0.04    1.59 v _17540_/Z (BUF_X2)
   0.02    1.60 ^ _22169_/ZN (NAND2_X1)
   0.02    1.62 v _22170_/ZN (OAI21_X1)
   0.06    1.68 v _22171_/Z (MUX2_X1)
   0.00    1.68 v _24906_/D (DFFR_X1)
           1.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24906_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.68   data arrival time
---------------------------------------------------------
           2.28   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24577_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.51 v _17383_/ZN (OAI21_X1)
   0.04    1.55 v _17391_/Z (BUF_X2)
   0.04    1.59 v _17427_/Z (BUF_X2)
   0.02    1.60 ^ _17493_/ZN (NAND2_X1)
   0.02    1.62 v _17495_/ZN (OAI21_X1)
   0.06    1.68 v _17496_/Z (MUX2_X1)
   0.00    1.68 v _24577_/D (DFFR_X1)
           1.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24577_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.68   data arrival time
---------------------------------------------------------
           2.28   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24583_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.51 v _17383_/ZN (OAI21_X1)
   0.04    1.55 v _17391_/Z (BUF_X2)
   0.04    1.59 v _17427_/Z (BUF_X2)
   0.02    1.60 ^ _17526_/ZN (NAND2_X1)
   0.02    1.62 v _17527_/ZN (OAI21_X1)
   0.06    1.68 v _17528_/Z (MUX2_X1)
   0.00    1.68 v _24583_/D (DFFR_X1)
           1.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24583_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.68   data arrival time
---------------------------------------------------------
           2.28   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24954_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.51 v _16785_/ZN (OAI21_X2)
   0.05    1.57 v _16792_/ZN (AND4_X1)
   0.05    1.61 ^ _22266_/ZN (AOI21_X4)
   0.06    1.67 v _22425_/Z (MUX2_X1)
   0.00    1.67 v _24954_/D (DFFR_X1)
           1.67   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24954_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.67   data arrival time
---------------------------------------------------------
           2.29   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24919_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.03    1.24 ^ _15600_/ZN (NAND2_X1)
   0.01    1.25 v _16227_/ZN (AOI21_X1)
   0.06    1.31 v _16228_/ZN (OR2_X1)
   0.04    1.35 ^ _16250_/ZN (NOR2_X1)
   0.02    1.37 v _16259_/ZN (AOI21_X2)
   0.04    1.40 v _16262_/ZN (AND4_X4)
   0.04    1.45 v _16455_/ZN (AND2_X2)
   0.03    1.47 ^ _17383_/ZN (OAI21_X1)
   0.06    1.53 ^ _17384_/Z (BUF_X1)
   0.07    1.60 ^ _22191_/Z (BUF_X1)
   0.02    1.62 v _22241_/ZN (OAI21_X1)
   0.06    1.67 v _22242_/Z (MUX2_X1)
   0.00    1.67 v _24919_/D (DFFR_X1)
           1.67   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24919_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.67   data arrival time
---------------------------------------------------------
           2.29   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24709_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.02    1.50 v _21266_/ZN (NAND2_X1)
   0.03    1.53 ^ _21267_/ZN (NAND3_X1)
   0.06    1.59 ^ _21268_/Z (BUF_X1)
   0.07    1.65 ^ _21373_/Z (BUF_X1)
   0.02    1.67 v _21374_/ZN (AOI21_X1)
   0.00    1.67 v _24709_/D (DFFR_X1)
           1.67   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24709_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.67   data arrival time
---------------------------------------------------------
           2.29   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24710_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.02    1.50 v _21266_/ZN (NAND2_X1)
   0.03    1.53 ^ _21267_/ZN (NAND3_X1)
   0.06    1.59 ^ _21268_/Z (BUF_X1)
   0.07    1.65 ^ _21373_/Z (BUF_X1)
   0.02    1.67 v _21384_/ZN (AOI21_X1)
   0.00    1.67 v _24710_/D (DFFR_X1)
           1.67   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24710_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.67   data arrival time
---------------------------------------------------------
           2.29   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24711_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.02    1.50 v _21266_/ZN (NAND2_X1)
   0.03    1.53 ^ _21267_/ZN (NAND3_X1)
   0.06    1.59 ^ _21268_/Z (BUF_X1)
   0.07    1.65 ^ _21373_/Z (BUF_X1)
   0.02    1.67 v _21391_/ZN (AOI21_X1)
   0.00    1.67 v _24711_/D (DFFR_X1)
           1.67   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24711_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.67   data arrival time
---------------------------------------------------------
           2.29   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24712_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.02    1.50 v _21266_/ZN (NAND2_X1)
   0.03    1.53 ^ _21267_/ZN (NAND3_X1)
   0.06    1.59 ^ _21268_/Z (BUF_X1)
   0.07    1.65 ^ _21373_/Z (BUF_X1)
   0.02    1.67 v _21398_/ZN (AOI21_X1)
   0.00    1.67 v _24712_/D (DFFR_X1)
           1.67   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24712_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.67   data arrival time
---------------------------------------------------------
           2.29   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24713_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.02    1.50 v _21266_/ZN (NAND2_X1)
   0.03    1.53 ^ _21267_/ZN (NAND3_X1)
   0.06    1.59 ^ _21268_/Z (BUF_X1)
   0.07    1.65 ^ _21373_/Z (BUF_X1)
   0.02    1.67 v _21405_/ZN (AOI21_X1)
   0.00    1.67 v _24713_/D (DFFR_X1)
           1.67   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24713_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.67   data arrival time
---------------------------------------------------------
           2.29   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24714_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.02    1.50 v _21266_/ZN (NAND2_X1)
   0.03    1.53 ^ _21267_/ZN (NAND3_X1)
   0.06    1.59 ^ _21268_/Z (BUF_X1)
   0.07    1.65 ^ _21373_/Z (BUF_X1)
   0.02    1.67 v _21412_/ZN (AOI21_X1)
   0.00    1.67 v _24714_/D (DFFR_X1)
           1.67   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24714_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.67   data arrival time
---------------------------------------------------------
           2.29   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24715_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.02    1.50 v _21266_/ZN (NAND2_X1)
   0.03    1.53 ^ _21267_/ZN (NAND3_X1)
   0.06    1.59 ^ _21268_/Z (BUF_X1)
   0.07    1.65 ^ _21373_/Z (BUF_X1)
   0.02    1.67 v _21420_/ZN (AOI21_X1)
   0.00    1.67 v _24715_/D (DFFR_X1)
           1.67   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24715_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.67   data arrival time
---------------------------------------------------------
           2.29   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24716_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.02    1.50 v _21266_/ZN (NAND2_X1)
   0.03    1.53 ^ _21267_/ZN (NAND3_X1)
   0.06    1.59 ^ _21268_/Z (BUF_X1)
   0.07    1.65 ^ _21373_/Z (BUF_X1)
   0.02    1.67 v _21427_/ZN (AOI21_X1)
   0.00    1.67 v _24716_/D (DFFR_X1)
           1.67   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24716_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.67   data arrival time
---------------------------------------------------------
           2.29   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24717_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.02    1.50 v _21266_/ZN (NAND2_X1)
   0.03    1.53 ^ _21267_/ZN (NAND3_X1)
   0.06    1.59 ^ _21268_/Z (BUF_X1)
   0.07    1.65 ^ _21373_/Z (BUF_X1)
   0.02    1.67 v _21434_/ZN (AOI21_X1)
   0.00    1.67 v _24717_/D (DFFR_X1)
           1.67   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24717_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.67   data arrival time
---------------------------------------------------------
           2.29   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24718_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.02    1.50 v _21266_/ZN (NAND2_X1)
   0.03    1.53 ^ _21267_/ZN (NAND3_X1)
   0.06    1.59 ^ _21268_/Z (BUF_X1)
   0.07    1.65 ^ _21373_/Z (BUF_X1)
   0.02    1.67 v _21441_/ZN (AOI21_X1)
   0.00    1.67 v _24718_/D (DFFR_X1)
           1.67   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24718_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.67   data arrival time
---------------------------------------------------------
           2.29   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24700_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.02    1.50 v _21266_/ZN (NAND2_X1)
   0.03    1.53 ^ _21267_/ZN (NAND3_X1)
   0.06    1.59 ^ _21268_/Z (BUF_X1)
   0.07    1.65 ^ _21269_/Z (BUF_X1)
   0.02    1.67 v _21306_/ZN (AOI21_X1)
   0.00    1.67 v _24700_/D (DFFR_X1)
           1.67   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24700_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.67   data arrival time
---------------------------------------------------------
           2.29   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24701_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.02    1.50 v _21266_/ZN (NAND2_X1)
   0.03    1.53 ^ _21267_/ZN (NAND3_X1)
   0.06    1.59 ^ _21268_/Z (BUF_X1)
   0.07    1.65 ^ _21269_/Z (BUF_X1)
   0.02    1.67 v _21313_/ZN (AOI21_X1)
   0.00    1.67 v _24701_/D (DFFR_X1)
           1.67   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24701_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.67   data arrival time
---------------------------------------------------------
           2.29   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24702_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.02    1.50 v _21266_/ZN (NAND2_X1)
   0.03    1.53 ^ _21267_/ZN (NAND3_X1)
   0.06    1.59 ^ _21268_/Z (BUF_X1)
   0.07    1.65 ^ _21269_/Z (BUF_X1)
   0.02    1.67 v _21320_/ZN (AOI21_X1)
   0.00    1.67 v _24702_/D (DFFR_X1)
           1.67   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24702_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.67   data arrival time
---------------------------------------------------------
           2.29   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24703_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.02    1.50 v _21266_/ZN (NAND2_X1)
   0.03    1.53 ^ _21267_/ZN (NAND3_X1)
   0.06    1.59 ^ _21268_/Z (BUF_X1)
   0.07    1.65 ^ _21269_/Z (BUF_X1)
   0.02    1.67 v _21327_/ZN (AOI21_X1)
   0.00    1.67 v _24703_/D (DFFR_X1)
           1.67   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24703_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.67   data arrival time
---------------------------------------------------------
           2.29   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24704_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.02    1.50 v _21266_/ZN (NAND2_X1)
   0.03    1.53 ^ _21267_/ZN (NAND3_X1)
   0.06    1.59 ^ _21268_/Z (BUF_X1)
   0.07    1.65 ^ _21269_/Z (BUF_X1)
   0.02    1.67 v _21334_/ZN (AOI21_X1)
   0.00    1.67 v _24704_/D (DFFR_X1)
           1.67   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24704_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.67   data arrival time
---------------------------------------------------------
           2.29   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24705_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.02    1.50 v _21266_/ZN (NAND2_X1)
   0.03    1.53 ^ _21267_/ZN (NAND3_X1)
   0.06    1.59 ^ _21268_/Z (BUF_X1)
   0.07    1.65 ^ _21269_/Z (BUF_X1)
   0.02    1.67 v _21342_/ZN (AOI21_X1)
   0.00    1.67 v _24705_/D (DFFR_X1)
           1.67   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24705_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.67   data arrival time
---------------------------------------------------------
           2.29   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24706_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.02    1.50 v _21266_/ZN (NAND2_X1)
   0.03    1.53 ^ _21267_/ZN (NAND3_X1)
   0.06    1.59 ^ _21268_/Z (BUF_X1)
   0.07    1.65 ^ _21269_/Z (BUF_X1)
   0.02    1.67 v _21349_/ZN (AOI21_X1)
   0.00    1.67 v _24706_/D (DFFR_X1)
           1.67   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24706_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.67   data arrival time
---------------------------------------------------------
           2.29   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24707_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.02    1.50 v _21266_/ZN (NAND2_X1)
   0.03    1.53 ^ _21267_/ZN (NAND3_X1)
   0.06    1.59 ^ _21268_/Z (BUF_X1)
   0.07    1.65 ^ _21269_/Z (BUF_X1)
   0.02    1.67 v _21357_/ZN (AOI21_X1)
   0.00    1.67 v _24707_/D (DFFR_X1)
           1.67   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24707_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.67   data arrival time
---------------------------------------------------------
           2.29   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24708_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.02    1.50 v _21266_/ZN (NAND2_X1)
   0.03    1.53 ^ _21267_/ZN (NAND3_X1)
   0.06    1.59 ^ _21268_/Z (BUF_X1)
   0.07    1.65 ^ _21269_/Z (BUF_X1)
   0.02    1.67 v _21366_/ZN (AOI21_X1)
   0.00    1.67 v _24708_/D (DFFR_X1)
           1.67   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24708_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.67   data arrival time
---------------------------------------------------------
           2.29   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24695_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.02    1.50 v _21266_/ZN (NAND2_X1)
   0.03    1.53 ^ _21267_/ZN (NAND3_X1)
   0.06    1.59 ^ _21268_/Z (BUF_X1)
   0.07    1.65 ^ _21269_/Z (BUF_X1)
   0.02    1.67 v _21271_/ZN (OAI21_X1)
   0.00    1.67 v _24695_/D (DFFR_X1)
           1.67   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24695_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.67   data arrival time
---------------------------------------------------------
           2.29   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24558_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.52 ^ _16456_/Z (BUF_X4)
   0.01    1.53 v _17386_/ZN (NAND2_X1)
   0.03    1.56 ^ _17388_/ZN (NAND2_X1)
   0.05    1.61 ^ _17389_/Z (BUF_X2)
   0.06    1.67 v _17390_/Z (MUX2_X1)
   0.00    1.67 v _24558_/D (DFFR_X1)
           1.67   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24558_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.67   data arrival time
---------------------------------------------------------
           2.29   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24564_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.52 ^ _16456_/Z (BUF_X4)
   0.01    1.53 v _17386_/ZN (NAND2_X1)
   0.03    1.56 ^ _17388_/ZN (NAND2_X1)
   0.05    1.61 ^ _17389_/Z (BUF_X2)
   0.06    1.67 v _17426_/Z (MUX2_X1)
   0.00    1.67 v _24564_/D (DFFR_X1)
           1.67   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24564_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.67   data arrival time
---------------------------------------------------------
           2.29   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24570_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.52 ^ _16456_/Z (BUF_X4)
   0.01    1.53 v _17386_/ZN (NAND2_X1)
   0.03    1.56 ^ _17388_/ZN (NAND2_X1)
   0.05    1.61 ^ _17448_/Z (BUF_X2)
   0.06    1.67 v _17459_/Z (MUX2_X1)
   0.00    1.67 v _24570_/D (DFFR_X1)
           1.67   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24570_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.67   data arrival time
---------------------------------------------------------
           2.29   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24571_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.52 ^ _16456_/Z (BUF_X4)
   0.01    1.53 v _17386_/ZN (NAND2_X1)
   0.03    1.56 ^ _17388_/ZN (NAND2_X1)
   0.05    1.61 ^ _17448_/Z (BUF_X2)
   0.06    1.67 v _17463_/Z (MUX2_X1)
   0.00    1.67 v _24571_/D (DFFR_X1)
           1.67   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24571_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.67   data arrival time
---------------------------------------------------------
           2.29   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24921_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.52 ^ _16456_/Z (BUF_X4)
   0.01    1.53 v _22096_/ZN (NAND2_X1)
   0.03    1.56 ^ _22097_/ZN (NAND2_X1)
   0.05    1.61 ^ _22203_/Z (BUF_X2)
   0.06    1.67 v _22253_/Z (MUX2_X1)
   0.00    1.67 v _24921_/D (DFFR_X1)
           1.67   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24921_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.67   data arrival time
---------------------------------------------------------
           2.29   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24747_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.02    1.45 v _21536_/ZN (NAND2_X4)
   0.10    1.55 ^ _21537_/ZN (NOR4_X4)
   0.05    1.60 ^ _21538_/Z (BUF_X2)
   0.06    1.66 v _21541_/Z (MUX2_X1)
   0.00    1.66 v _24747_/D (DFFR_X1)
           1.66   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24747_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.66   data arrival time
---------------------------------------------------------
           2.30   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24748_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.02    1.45 v _21536_/ZN (NAND2_X4)
   0.10    1.55 ^ _21537_/ZN (NOR4_X4)
   0.05    1.60 ^ _21538_/Z (BUF_X2)
   0.06    1.66 v _21542_/Z (MUX2_X1)
   0.00    1.66 v _24748_/D (DFFR_X1)
           1.66   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24748_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.66   data arrival time
---------------------------------------------------------
           2.30   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24745_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.02    1.45 v _21536_/ZN (NAND2_X4)
   0.10    1.55 ^ _21537_/ZN (NOR4_X4)
   0.05    1.60 ^ _21538_/Z (BUF_X2)
   0.06    1.66 v _21539_/Z (MUX2_X1)
   0.00    1.66 v _24745_/D (DFFR_X1)
           1.66   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24745_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.66   data arrival time
---------------------------------------------------------
           2.30   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24746_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.02    1.45 v _21536_/ZN (NAND2_X4)
   0.10    1.55 ^ _21537_/ZN (NOR4_X4)
   0.05    1.60 ^ _21538_/Z (BUF_X2)
   0.06    1.66 v _21540_/Z (MUX2_X1)
   0.00    1.66 v _24746_/D (DFFR_X1)
           1.66   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24746_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.66   data arrival time
---------------------------------------------------------
           2.30   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24749_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.02    1.45 v _21536_/ZN (NAND2_X4)
   0.10    1.55 ^ _21537_/ZN (NOR4_X4)
   0.05    1.60 ^ _21538_/Z (BUF_X2)
   0.06    1.66 v _21543_/Z (MUX2_X1)
   0.00    1.66 v _24749_/D (DFFR_X1)
           1.66   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24749_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.66   data arrival time
---------------------------------------------------------
           2.30   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24751_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.02    1.45 v _21536_/ZN (NAND2_X4)
   0.10    1.55 ^ _21537_/ZN (NOR4_X4)
   0.05    1.60 ^ _21538_/Z (BUF_X2)
   0.06    1.66 v _21548_/Z (MUX2_X1)
   0.00    1.66 v _24751_/D (DFFR_X1)
           1.66   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24751_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.66   data arrival time
---------------------------------------------------------
           2.30   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24757_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.02    1.45 v _21536_/ZN (NAND2_X4)
   0.10    1.55 ^ _21537_/ZN (NOR4_X4)
   0.05    1.60 ^ _21538_/Z (BUF_X2)
   0.06    1.66 v _21559_/Z (MUX2_X1)
   0.00    1.66 v _24757_/D (DFFR_X1)
           1.66   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24757_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.66   data arrival time
---------------------------------------------------------
           2.30   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24758_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.02    1.45 v _21536_/ZN (NAND2_X4)
   0.10    1.55 ^ _21537_/ZN (NOR4_X4)
   0.05    1.60 ^ _21538_/Z (BUF_X2)
   0.06    1.66 v _21560_/Z (MUX2_X1)
   0.00    1.66 v _24758_/D (DFFR_X1)
           1.66   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24758_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.66   data arrival time
---------------------------------------------------------
           2.30   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24760_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.02    1.45 v _21536_/ZN (NAND2_X4)
   0.10    1.55 ^ _21537_/ZN (NOR4_X4)
   0.05    1.60 ^ _21538_/Z (BUF_X2)
   0.06    1.66 v _21563_/Z (MUX2_X1)
   0.00    1.66 v _24760_/D (DFFR_X1)
           1.66   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24760_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.66   data arrival time
---------------------------------------------------------
           2.30   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24816_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.02    1.45 v _21536_/ZN (NAND2_X4)
   0.10    1.55 ^ _21956_/ZN (NOR4_X4)
   0.05    1.60 ^ _21957_/Z (BUF_X2)
   0.06    1.66 v _21958_/Z (MUX2_X1)
   0.00    1.66 v _24816_/D (DFFR_X1)
           1.66   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24816_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.66   data arrival time
---------------------------------------------------------
           2.30   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24817_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.02    1.45 v _21536_/ZN (NAND2_X4)
   0.10    1.55 ^ _21956_/ZN (NOR4_X4)
   0.05    1.60 ^ _21957_/Z (BUF_X2)
   0.06    1.66 v _21959_/Z (MUX2_X1)
   0.00    1.66 v _24817_/D (DFFR_X1)
           1.66   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24817_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.66   data arrival time
---------------------------------------------------------
           2.30   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24818_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.02    1.45 v _21536_/ZN (NAND2_X4)
   0.10    1.55 ^ _21956_/ZN (NOR4_X4)
   0.05    1.60 ^ _21957_/Z (BUF_X2)
   0.06    1.66 v _21960_/Z (MUX2_X1)
   0.00    1.66 v _24818_/D (DFFR_X1)
           1.66   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24818_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.66   data arrival time
---------------------------------------------------------
           2.30   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24819_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.02    1.45 v _21536_/ZN (NAND2_X4)
   0.10    1.55 ^ _21956_/ZN (NOR4_X4)
   0.05    1.60 ^ _21957_/Z (BUF_X2)
   0.06    1.66 v _21961_/Z (MUX2_X1)
   0.00    1.66 v _24819_/D (DFFR_X1)
           1.66   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24819_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.66   data arrival time
---------------------------------------------------------
           2.30   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24820_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.02    1.45 v _21536_/ZN (NAND2_X4)
   0.10    1.55 ^ _21956_/ZN (NOR4_X4)
   0.05    1.60 ^ _21957_/Z (BUF_X2)
   0.06    1.66 v _21962_/Z (MUX2_X1)
   0.00    1.66 v _24820_/D (DFFR_X1)
           1.66   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24820_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.66   data arrival time
---------------------------------------------------------
           2.30   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24822_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.02    1.45 v _21536_/ZN (NAND2_X4)
   0.10    1.55 ^ _21956_/ZN (NOR4_X4)
   0.05    1.60 ^ _21957_/Z (BUF_X2)
   0.06    1.66 v _21967_/Z (MUX2_X1)
   0.00    1.66 v _24822_/D (DFFR_X1)
           1.66   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24822_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.66   data arrival time
---------------------------------------------------------
           2.30   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24828_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.02    1.45 v _21536_/ZN (NAND2_X4)
   0.10    1.55 ^ _21956_/ZN (NOR4_X4)
   0.05    1.60 ^ _21957_/Z (BUF_X2)
   0.06    1.66 v _21978_/Z (MUX2_X1)
   0.00    1.66 v _24828_/D (DFFR_X1)
           1.66   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24828_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.66   data arrival time
---------------------------------------------------------
           2.30   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24829_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.02    1.45 v _21536_/ZN (NAND2_X4)
   0.10    1.55 ^ _21956_/ZN (NOR4_X4)
   0.05    1.60 ^ _21957_/Z (BUF_X2)
   0.06    1.66 v _21979_/Z (MUX2_X1)
   0.00    1.66 v _24829_/D (DFFR_X1)
           1.66   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24829_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.66   data arrival time
---------------------------------------------------------
           2.30   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24831_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.02    1.45 v _21536_/ZN (NAND2_X4)
   0.10    1.55 ^ _21956_/ZN (NOR4_X4)
   0.05    1.60 ^ _21957_/Z (BUF_X2)
   0.06    1.66 v _21982_/Z (MUX2_X1)
   0.00    1.66 v _24831_/D (DFFR_X1)
           1.66   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24831_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.66   data arrival time
---------------------------------------------------------
           2.30   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25061_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.03    1.24 ^ _15600_/ZN (NAND2_X1)
   0.01    1.25 v _16227_/ZN (AOI21_X1)
   0.06    1.31 v _16228_/ZN (OR2_X1)
   0.04    1.35 ^ _16250_/ZN (NOR2_X1)
   0.02    1.37 v _16259_/ZN (AOI21_X2)
   0.04    1.40 v _16262_/ZN (AND4_X4)
   0.04    1.45 v _16455_/ZN (AND2_X2)
   0.03    1.48 v _16456_/Z (BUF_X4)
   0.07    1.55 ^ _22717_/ZN (AOI21_X1)
   0.05    1.60 ^ _22718_/Z (BUF_X2)
   0.06    1.66 v _22719_/Z (MUX2_X1)
   0.00    1.66 v _25061_/D (DFFR_X1)
           1.66   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25061_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.66   data arrival time
---------------------------------------------------------
           2.30   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25062_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.03    1.24 ^ _15600_/ZN (NAND2_X1)
   0.01    1.25 v _16227_/ZN (AOI21_X1)
   0.06    1.31 v _16228_/ZN (OR2_X1)
   0.04    1.35 ^ _16250_/ZN (NOR2_X1)
   0.02    1.37 v _16259_/ZN (AOI21_X2)
   0.04    1.40 v _16262_/ZN (AND4_X4)
   0.04    1.45 v _16455_/ZN (AND2_X2)
   0.03    1.48 v _16456_/Z (BUF_X4)
   0.07    1.55 ^ _22717_/ZN (AOI21_X1)
   0.05    1.60 ^ _22718_/Z (BUF_X2)
   0.06    1.66 v _22722_/Z (MUX2_X1)
   0.00    1.66 v _25062_/D (DFFR_X1)
           1.66   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25062_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.66   data arrival time
---------------------------------------------------------
           2.30   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25063_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.03    1.24 ^ _15600_/ZN (NAND2_X1)
   0.01    1.25 v _16227_/ZN (AOI21_X1)
   0.06    1.31 v _16228_/ZN (OR2_X1)
   0.04    1.35 ^ _16250_/ZN (NOR2_X1)
   0.02    1.37 v _16259_/ZN (AOI21_X2)
   0.04    1.40 v _16262_/ZN (AND4_X4)
   0.04    1.45 v _16455_/ZN (AND2_X2)
   0.03    1.48 v _16456_/Z (BUF_X4)
   0.07    1.55 ^ _22717_/ZN (AOI21_X1)
   0.05    1.60 ^ _22718_/Z (BUF_X2)
   0.06    1.66 v _22725_/Z (MUX2_X1)
   0.00    1.66 v _25063_/D (DFFR_X1)
           1.66   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25063_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.66   data arrival time
---------------------------------------------------------
           2.30   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25064_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.03    1.24 ^ _15600_/ZN (NAND2_X1)
   0.01    1.25 v _16227_/ZN (AOI21_X1)
   0.06    1.31 v _16228_/ZN (OR2_X1)
   0.04    1.35 ^ _16250_/ZN (NOR2_X1)
   0.02    1.37 v _16259_/ZN (AOI21_X2)
   0.04    1.40 v _16262_/ZN (AND4_X4)
   0.04    1.45 v _16455_/ZN (AND2_X2)
   0.03    1.48 v _16456_/Z (BUF_X4)
   0.07    1.55 ^ _22717_/ZN (AOI21_X1)
   0.05    1.60 ^ _22718_/Z (BUF_X2)
   0.06    1.66 v _22728_/Z (MUX2_X1)
   0.00    1.66 v _25064_/D (DFFR_X1)
           1.66   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25064_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.66   data arrival time
---------------------------------------------------------
           2.30   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25065_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.03    1.24 ^ _15600_/ZN (NAND2_X1)
   0.01    1.25 v _16227_/ZN (AOI21_X1)
   0.06    1.31 v _16228_/ZN (OR2_X1)
   0.04    1.35 ^ _16250_/ZN (NOR2_X1)
   0.02    1.37 v _16259_/ZN (AOI21_X2)
   0.04    1.40 v _16262_/ZN (AND4_X4)
   0.04    1.45 v _16455_/ZN (AND2_X2)
   0.03    1.48 v _16456_/Z (BUF_X4)
   0.07    1.55 ^ _22717_/ZN (AOI21_X1)
   0.05    1.60 ^ _22718_/Z (BUF_X2)
   0.06    1.66 v _22731_/Z (MUX2_X1)
   0.00    1.66 v _25065_/D (DFFR_X1)
           1.66   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25065_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.66   data arrival time
---------------------------------------------------------
           2.30   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25066_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.03    1.24 ^ _15600_/ZN (NAND2_X1)
   0.01    1.25 v _16227_/ZN (AOI21_X1)
   0.06    1.31 v _16228_/ZN (OR2_X1)
   0.04    1.35 ^ _16250_/ZN (NOR2_X1)
   0.02    1.37 v _16259_/ZN (AOI21_X2)
   0.04    1.40 v _16262_/ZN (AND4_X4)
   0.04    1.45 v _16455_/ZN (AND2_X2)
   0.03    1.48 v _16456_/Z (BUF_X4)
   0.07    1.55 ^ _22717_/ZN (AOI21_X1)
   0.05    1.60 ^ _22718_/Z (BUF_X2)
   0.06    1.66 v _22734_/Z (MUX2_X1)
   0.00    1.66 v _25066_/D (DFFR_X1)
           1.66   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25066_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.66   data arrival time
---------------------------------------------------------
           2.30   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25067_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.03    1.24 ^ _15600_/ZN (NAND2_X1)
   0.01    1.25 v _16227_/ZN (AOI21_X1)
   0.06    1.31 v _16228_/ZN (OR2_X1)
   0.04    1.35 ^ _16250_/ZN (NOR2_X1)
   0.02    1.37 v _16259_/ZN (AOI21_X2)
   0.04    1.40 v _16262_/ZN (AND4_X4)
   0.04    1.45 v _16455_/ZN (AND2_X2)
   0.03    1.48 v _16456_/Z (BUF_X4)
   0.07    1.55 ^ _22717_/ZN (AOI21_X1)
   0.05    1.60 ^ _22718_/Z (BUF_X2)
   0.06    1.66 v _22738_/Z (MUX2_X1)
   0.00    1.66 v _25067_/D (DFFR_X1)
           1.66   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25067_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.66   data arrival time
---------------------------------------------------------
           2.30   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25068_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.03    1.24 ^ _15600_/ZN (NAND2_X1)
   0.01    1.25 v _16227_/ZN (AOI21_X1)
   0.06    1.31 v _16228_/ZN (OR2_X1)
   0.04    1.35 ^ _16250_/ZN (NOR2_X1)
   0.02    1.37 v _16259_/ZN (AOI21_X2)
   0.04    1.40 v _16262_/ZN (AND4_X4)
   0.04    1.45 v _16455_/ZN (AND2_X2)
   0.03    1.48 v _16456_/Z (BUF_X4)
   0.07    1.55 ^ _22717_/ZN (AOI21_X1)
   0.05    1.60 ^ _22718_/Z (BUF_X2)
   0.06    1.66 v _22741_/Z (MUX2_X1)
   0.00    1.66 v _25068_/D (DFFR_X1)
           1.66   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25068_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.66   data arrival time
---------------------------------------------------------
           2.30   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25069_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.03    1.24 ^ _15600_/ZN (NAND2_X1)
   0.01    1.25 v _16227_/ZN (AOI21_X1)
   0.06    1.31 v _16228_/ZN (OR2_X1)
   0.04    1.35 ^ _16250_/ZN (NOR2_X1)
   0.02    1.37 v _16259_/ZN (AOI21_X2)
   0.04    1.40 v _16262_/ZN (AND4_X4)
   0.04    1.45 v _16455_/ZN (AND2_X2)
   0.03    1.48 v _16456_/Z (BUF_X4)
   0.07    1.55 ^ _22717_/ZN (AOI21_X1)
   0.05    1.60 ^ _22718_/Z (BUF_X2)
   0.06    1.66 v _22744_/Z (MUX2_X1)
   0.00    1.66 v _25069_/D (DFFR_X1)
           1.66   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25069_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.66   data arrival time
---------------------------------------------------------
           2.30   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25070_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.03    1.24 ^ _15600_/ZN (NAND2_X1)
   0.01    1.25 v _16227_/ZN (AOI21_X1)
   0.06    1.31 v _16228_/ZN (OR2_X1)
   0.04    1.35 ^ _16250_/ZN (NOR2_X1)
   0.02    1.37 v _16259_/ZN (AOI21_X2)
   0.04    1.40 v _16262_/ZN (AND4_X4)
   0.04    1.45 v _16455_/ZN (AND2_X2)
   0.03    1.48 v _16456_/Z (BUF_X4)
   0.07    1.55 ^ _22717_/ZN (AOI21_X1)
   0.05    1.60 ^ _22718_/Z (BUF_X2)
   0.06    1.66 v _22747_/Z (MUX2_X1)
   0.00    1.66 v _25070_/D (DFFR_X1)
           1.66   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25070_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.66   data arrival time
---------------------------------------------------------
           2.30   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25071_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.03    1.24 ^ _15600_/ZN (NAND2_X1)
   0.01    1.25 v _16227_/ZN (AOI21_X1)
   0.06    1.31 v _16228_/ZN (OR2_X1)
   0.04    1.35 ^ _16250_/ZN (NOR2_X1)
   0.02    1.37 v _16259_/ZN (AOI21_X2)
   0.04    1.40 v _16262_/ZN (AND4_X4)
   0.04    1.45 v _16455_/ZN (AND2_X2)
   0.03    1.48 v _16456_/Z (BUF_X4)
   0.07    1.55 ^ _22717_/ZN (AOI21_X1)
   0.05    1.60 ^ _22751_/Z (BUF_X2)
   0.06    1.66 v _22752_/Z (MUX2_X1)
   0.00    1.66 v _25071_/D (DFFR_X1)
           1.66   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25071_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.66   data arrival time
---------------------------------------------------------
           2.30   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25072_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.03    1.24 ^ _15600_/ZN (NAND2_X1)
   0.01    1.25 v _16227_/ZN (AOI21_X1)
   0.06    1.31 v _16228_/ZN (OR2_X1)
   0.04    1.35 ^ _16250_/ZN (NOR2_X1)
   0.02    1.37 v _16259_/ZN (AOI21_X2)
   0.04    1.40 v _16262_/ZN (AND4_X4)
   0.04    1.45 v _16455_/ZN (AND2_X2)
   0.03    1.48 v _16456_/Z (BUF_X4)
   0.07    1.55 ^ _22717_/ZN (AOI21_X1)
   0.05    1.60 ^ _22751_/Z (BUF_X2)
   0.06    1.66 v _22755_/Z (MUX2_X1)
   0.00    1.66 v _25072_/D (DFFR_X1)
           1.66   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25072_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.66   data arrival time
---------------------------------------------------------
           2.30   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25073_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.03    1.24 ^ _15600_/ZN (NAND2_X1)
   0.01    1.25 v _16227_/ZN (AOI21_X1)
   0.06    1.31 v _16228_/ZN (OR2_X1)
   0.04    1.35 ^ _16250_/ZN (NOR2_X1)
   0.02    1.37 v _16259_/ZN (AOI21_X2)
   0.04    1.40 v _16262_/ZN (AND4_X4)
   0.04    1.45 v _16455_/ZN (AND2_X2)
   0.03    1.48 v _16456_/Z (BUF_X4)
   0.07    1.55 ^ _22717_/ZN (AOI21_X1)
   0.05    1.60 ^ _22751_/Z (BUF_X2)
   0.06    1.66 v _22758_/Z (MUX2_X1)
   0.00    1.66 v _25073_/D (DFFR_X1)
           1.66   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25073_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.66   data arrival time
---------------------------------------------------------
           2.30   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25074_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.03    1.24 ^ _15600_/ZN (NAND2_X1)
   0.01    1.25 v _16227_/ZN (AOI21_X1)
   0.06    1.31 v _16228_/ZN (OR2_X1)
   0.04    1.35 ^ _16250_/ZN (NOR2_X1)
   0.02    1.37 v _16259_/ZN (AOI21_X2)
   0.04    1.40 v _16262_/ZN (AND4_X4)
   0.04    1.45 v _16455_/ZN (AND2_X2)
   0.03    1.48 v _16456_/Z (BUF_X4)
   0.07    1.55 ^ _22717_/ZN (AOI21_X1)
   0.05    1.60 ^ _22751_/Z (BUF_X2)
   0.06    1.66 v _22761_/Z (MUX2_X1)
   0.00    1.66 v _25074_/D (DFFR_X1)
           1.66   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25074_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.66   data arrival time
---------------------------------------------------------
           2.30   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25075_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.03    1.24 ^ _15600_/ZN (NAND2_X1)
   0.01    1.25 v _16227_/ZN (AOI21_X1)
   0.06    1.31 v _16228_/ZN (OR2_X1)
   0.04    1.35 ^ _16250_/ZN (NOR2_X1)
   0.02    1.37 v _16259_/ZN (AOI21_X2)
   0.04    1.40 v _16262_/ZN (AND4_X4)
   0.04    1.45 v _16455_/ZN (AND2_X2)
   0.03    1.48 v _16456_/Z (BUF_X4)
   0.07    1.55 ^ _22717_/ZN (AOI21_X1)
   0.05    1.60 ^ _22751_/Z (BUF_X2)
   0.06    1.66 v _22764_/Z (MUX2_X1)
   0.00    1.66 v _25075_/D (DFFR_X1)
           1.66   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25075_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.66   data arrival time
---------------------------------------------------------
           2.30   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25076_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.03    1.24 ^ _15600_/ZN (NAND2_X1)
   0.01    1.25 v _16227_/ZN (AOI21_X1)
   0.06    1.31 v _16228_/ZN (OR2_X1)
   0.04    1.35 ^ _16250_/ZN (NOR2_X1)
   0.02    1.37 v _16259_/ZN (AOI21_X2)
   0.04    1.40 v _16262_/ZN (AND4_X4)
   0.04    1.45 v _16455_/ZN (AND2_X2)
   0.03    1.48 v _16456_/Z (BUF_X4)
   0.07    1.55 ^ _22717_/ZN (AOI21_X1)
   0.05    1.60 ^ _22751_/Z (BUF_X2)
   0.06    1.66 v _22767_/Z (MUX2_X1)
   0.00    1.66 v _25076_/D (DFFR_X1)
           1.66   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25076_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.66   data arrival time
---------------------------------------------------------
           2.30   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25077_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.03    1.24 ^ _15600_/ZN (NAND2_X1)
   0.01    1.25 v _16227_/ZN (AOI21_X1)
   0.06    1.31 v _16228_/ZN (OR2_X1)
   0.04    1.35 ^ _16250_/ZN (NOR2_X1)
   0.02    1.37 v _16259_/ZN (AOI21_X2)
   0.04    1.40 v _16262_/ZN (AND4_X4)
   0.04    1.45 v _16455_/ZN (AND2_X2)
   0.03    1.48 v _16456_/Z (BUF_X4)
   0.07    1.55 ^ _22717_/ZN (AOI21_X1)
   0.05    1.60 ^ _22751_/Z (BUF_X2)
   0.06    1.66 v _22770_/Z (MUX2_X1)
   0.00    1.66 v _25077_/D (DFFR_X1)
           1.66   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25077_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.66   data arrival time
---------------------------------------------------------
           2.30   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25078_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.03    1.24 ^ _15600_/ZN (NAND2_X1)
   0.01    1.25 v _16227_/ZN (AOI21_X1)
   0.06    1.31 v _16228_/ZN (OR2_X1)
   0.04    1.35 ^ _16250_/ZN (NOR2_X1)
   0.02    1.37 v _16259_/ZN (AOI21_X2)
   0.04    1.40 v _16262_/ZN (AND4_X4)
   0.04    1.45 v _16455_/ZN (AND2_X2)
   0.03    1.48 v _16456_/Z (BUF_X4)
   0.07    1.55 ^ _22717_/ZN (AOI21_X1)
   0.05    1.60 ^ _22751_/Z (BUF_X2)
   0.06    1.66 v _22773_/Z (MUX2_X1)
   0.00    1.66 v _25078_/D (DFFR_X1)
           1.66   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25078_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.66   data arrival time
---------------------------------------------------------
           2.30   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25079_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.03    1.24 ^ _15600_/ZN (NAND2_X1)
   0.01    1.25 v _16227_/ZN (AOI21_X1)
   0.06    1.31 v _16228_/ZN (OR2_X1)
   0.04    1.35 ^ _16250_/ZN (NOR2_X1)
   0.02    1.37 v _16259_/ZN (AOI21_X2)
   0.04    1.40 v _16262_/ZN (AND4_X4)
   0.04    1.45 v _16455_/ZN (AND2_X2)
   0.03    1.48 v _16456_/Z (BUF_X4)
   0.07    1.55 ^ _22717_/ZN (AOI21_X1)
   0.05    1.60 ^ _22751_/Z (BUF_X2)
   0.06    1.66 v _22776_/Z (MUX2_X1)
   0.00    1.66 v _25079_/D (DFFR_X1)
           1.66   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25079_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.66   data arrival time
---------------------------------------------------------
           2.30   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25080_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.03    1.24 ^ _15600_/ZN (NAND2_X1)
   0.01    1.25 v _16227_/ZN (AOI21_X1)
   0.06    1.31 v _16228_/ZN (OR2_X1)
   0.04    1.35 ^ _16250_/ZN (NOR2_X1)
   0.02    1.37 v _16259_/ZN (AOI21_X2)
   0.04    1.40 v _16262_/ZN (AND4_X4)
   0.04    1.45 v _16455_/ZN (AND2_X2)
   0.03    1.48 v _16456_/Z (BUF_X4)
   0.07    1.55 ^ _22717_/ZN (AOI21_X1)
   0.05    1.60 ^ _22751_/Z (BUF_X2)
   0.06    1.66 v _22779_/Z (MUX2_X1)
   0.00    1.66 v _25080_/D (DFFR_X1)
           1.66   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25080_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.66   data arrival time
---------------------------------------------------------
           2.30   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25157_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.02    1.50 v _23087_/ZN (NAND2_X1)
   0.03    1.53 ^ _23088_/ZN (NAND3_X1)
   0.07    1.60 ^ _23089_/Z (BUF_X1)
   0.06    1.66 v _23090_/Z (MUX2_X1)
   0.00    1.66 v _25157_/D (DFFR_X1)
           1.66   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25157_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.66   data arrival time
---------------------------------------------------------
           2.30   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25158_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.02    1.50 v _23087_/ZN (NAND2_X1)
   0.03    1.53 ^ _23088_/ZN (NAND3_X1)
   0.07    1.60 ^ _23089_/Z (BUF_X1)
   0.06    1.66 v _23092_/Z (MUX2_X1)
   0.00    1.66 v _25158_/D (DFFR_X1)
           1.66   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25158_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.66   data arrival time
---------------------------------------------------------
           2.30   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25159_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.02    1.50 v _23087_/ZN (NAND2_X1)
   0.03    1.53 ^ _23088_/ZN (NAND3_X1)
   0.07    1.60 ^ _23089_/Z (BUF_X1)
   0.06    1.66 v _23094_/Z (MUX2_X1)
   0.00    1.66 v _25159_/D (DFFR_X1)
           1.66   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25159_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.66   data arrival time
---------------------------------------------------------
           2.30   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25160_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.02    1.50 v _23087_/ZN (NAND2_X1)
   0.03    1.53 ^ _23088_/ZN (NAND3_X1)
   0.07    1.60 ^ _23089_/Z (BUF_X1)
   0.06    1.66 v _23096_/Z (MUX2_X1)
   0.00    1.66 v _25160_/D (DFFR_X1)
           1.66   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25160_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.66   data arrival time
---------------------------------------------------------
           2.30   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25161_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.02    1.50 v _23087_/ZN (NAND2_X1)
   0.03    1.53 ^ _23088_/ZN (NAND3_X1)
   0.07    1.60 ^ _23089_/Z (BUF_X1)
   0.06    1.66 v _23100_/Z (MUX2_X1)
   0.00    1.66 v _25161_/D (DFFR_X1)
           1.66   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25161_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.66   data arrival time
---------------------------------------------------------
           2.30   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25162_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.02    1.50 v _23087_/ZN (NAND2_X1)
   0.03    1.53 ^ _23088_/ZN (NAND3_X1)
   0.07    1.60 ^ _23089_/Z (BUF_X1)
   0.06    1.66 v _23103_/Z (MUX2_X1)
   0.00    1.66 v _25162_/D (DFFR_X1)
           1.66   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25162_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.66   data arrival time
---------------------------------------------------------
           2.30   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25163_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.02    1.50 v _23087_/ZN (NAND2_X1)
   0.03    1.53 ^ _23088_/ZN (NAND3_X1)
   0.07    1.60 ^ _23089_/Z (BUF_X1)
   0.06    1.66 v _23106_/Z (MUX2_X1)
   0.00    1.66 v _25163_/D (DFFR_X1)
           1.66   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25163_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.66   data arrival time
---------------------------------------------------------
           2.30   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25164_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.02    1.50 v _23087_/ZN (NAND2_X1)
   0.03    1.53 ^ _23088_/ZN (NAND3_X1)
   0.07    1.60 ^ _23089_/Z (BUF_X1)
   0.06    1.66 v _23109_/Z (MUX2_X1)
   0.00    1.66 v _25164_/D (DFFR_X1)
           1.66   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25164_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.66   data arrival time
---------------------------------------------------------
           2.30   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25165_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.02    1.50 v _23087_/ZN (NAND2_X1)
   0.03    1.53 ^ _23088_/ZN (NAND3_X1)
   0.07    1.60 ^ _23089_/Z (BUF_X1)
   0.06    1.66 v _23112_/Z (MUX2_X1)
   0.00    1.66 v _25165_/D (DFFR_X1)
           1.66   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25165_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.66   data arrival time
---------------------------------------------------------
           2.30   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25166_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.02    1.50 v _23087_/ZN (NAND2_X1)
   0.03    1.53 ^ _23088_/ZN (NAND3_X1)
   0.07    1.60 ^ _23089_/Z (BUF_X1)
   0.06    1.66 v _23116_/Z (MUX2_X1)
   0.00    1.66 v _25166_/D (DFFR_X1)
           1.66   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25166_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.66   data arrival time
---------------------------------------------------------
           2.30   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25167_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.02    1.50 v _23087_/ZN (NAND2_X1)
   0.03    1.53 ^ _23088_/ZN (NAND3_X1)
   0.07    1.60 ^ _23119_/Z (BUF_X1)
   0.06    1.66 v _23120_/Z (MUX2_X1)
   0.00    1.66 v _25167_/D (DFFR_X1)
           1.66   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25167_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.66   data arrival time
---------------------------------------------------------
           2.30   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25168_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.02    1.50 v _23087_/ZN (NAND2_X1)
   0.03    1.53 ^ _23088_/ZN (NAND3_X1)
   0.07    1.60 ^ _23119_/Z (BUF_X1)
   0.06    1.66 v _23123_/Z (MUX2_X1)
   0.00    1.66 v _25168_/D (DFFR_X1)
           1.66   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25168_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.66   data arrival time
---------------------------------------------------------
           2.30   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25169_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.02    1.50 v _23087_/ZN (NAND2_X1)
   0.03    1.53 ^ _23088_/ZN (NAND3_X1)
   0.07    1.60 ^ _23119_/Z (BUF_X1)
   0.06    1.66 v _23127_/Z (MUX2_X1)
   0.00    1.66 v _25169_/D (DFFR_X1)
           1.66   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25169_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.66   data arrival time
---------------------------------------------------------
           2.30   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25170_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.02    1.50 v _23087_/ZN (NAND2_X1)
   0.03    1.53 ^ _23088_/ZN (NAND3_X1)
   0.07    1.60 ^ _23119_/Z (BUF_X1)
   0.06    1.66 v _23130_/Z (MUX2_X1)
   0.00    1.66 v _25170_/D (DFFR_X1)
           1.66   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25170_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.66   data arrival time
---------------------------------------------------------
           2.30   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25171_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.02    1.50 v _23087_/ZN (NAND2_X1)
   0.03    1.53 ^ _23088_/ZN (NAND3_X1)
   0.07    1.60 ^ _23119_/Z (BUF_X1)
   0.06    1.66 v _23133_/Z (MUX2_X1)
   0.00    1.66 v _25171_/D (DFFR_X1)
           1.66   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25171_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.66   data arrival time
---------------------------------------------------------
           2.30   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25172_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.02    1.50 v _23087_/ZN (NAND2_X1)
   0.03    1.53 ^ _23088_/ZN (NAND3_X1)
   0.07    1.60 ^ _23119_/Z (BUF_X1)
   0.06    1.66 v _23136_/Z (MUX2_X1)
   0.00    1.66 v _25172_/D (DFFR_X1)
           1.66   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25172_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.66   data arrival time
---------------------------------------------------------
           2.30   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25173_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.02    1.50 v _23087_/ZN (NAND2_X1)
   0.03    1.53 ^ _23088_/ZN (NAND3_X1)
   0.07    1.60 ^ _23119_/Z (BUF_X1)
   0.06    1.66 v _23139_/Z (MUX2_X1)
   0.00    1.66 v _25173_/D (DFFR_X1)
           1.66   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25173_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.66   data arrival time
---------------------------------------------------------
           2.30   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25174_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.02    1.50 v _23087_/ZN (NAND2_X1)
   0.03    1.53 ^ _23088_/ZN (NAND3_X1)
   0.07    1.60 ^ _23119_/Z (BUF_X1)
   0.06    1.66 v _23142_/Z (MUX2_X1)
   0.00    1.66 v _25174_/D (DFFR_X1)
           1.66   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25174_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.66   data arrival time
---------------------------------------------------------
           2.30   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25175_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.02    1.50 v _23087_/ZN (NAND2_X1)
   0.03    1.53 ^ _23088_/ZN (NAND3_X1)
   0.07    1.60 ^ _23119_/Z (BUF_X1)
   0.06    1.66 v _23145_/Z (MUX2_X1)
   0.00    1.66 v _25175_/D (DFFR_X1)
           1.66   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25175_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.66   data arrival time
---------------------------------------------------------
           2.30   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25176_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.02    1.50 v _23087_/ZN (NAND2_X1)
   0.03    1.53 ^ _23088_/ZN (NAND3_X1)
   0.07    1.60 ^ _23119_/Z (BUF_X1)
   0.06    1.66 v _23149_/Z (MUX2_X1)
   0.00    1.66 v _25176_/D (DFFR_X1)
           1.66   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25176_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.66   data arrival time
---------------------------------------------------------
           2.30   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25177_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.02    1.50 v _23087_/ZN (NAND2_X1)
   0.03    1.53 ^ _23088_/ZN (NAND3_X1)
   0.07    1.60 ^ _23152_/Z (BUF_X1)
   0.06    1.66 v _23153_/Z (MUX2_X1)
   0.00    1.66 v _25177_/D (DFFR_X1)
           1.66   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25177_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.66   data arrival time
---------------------------------------------------------
           2.30   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25178_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.02    1.50 v _23087_/ZN (NAND2_X1)
   0.03    1.53 ^ _23088_/ZN (NAND3_X1)
   0.07    1.60 ^ _23152_/Z (BUF_X1)
   0.06    1.66 v _23156_/Z (MUX2_X1)
   0.00    1.66 v _25178_/D (DFFR_X1)
           1.66   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25178_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.66   data arrival time
---------------------------------------------------------
           2.30   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25179_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.02    1.50 v _23087_/ZN (NAND2_X1)
   0.03    1.53 ^ _23088_/ZN (NAND3_X1)
   0.07    1.60 ^ _23152_/Z (BUF_X1)
   0.06    1.66 v _23159_/Z (MUX2_X1)
   0.00    1.66 v _25179_/D (DFFR_X1)
           1.66   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25179_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.66   data arrival time
---------------------------------------------------------
           2.30   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25180_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.02    1.50 v _23087_/ZN (NAND2_X1)
   0.03    1.53 ^ _23088_/ZN (NAND3_X1)
   0.07    1.60 ^ _23152_/Z (BUF_X1)
   0.06    1.66 v _23162_/Z (MUX2_X1)
   0.00    1.66 v _25180_/D (DFFR_X1)
           1.66   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25180_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.66   data arrival time
---------------------------------------------------------
           2.30   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25181_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.02    1.50 v _23087_/ZN (NAND2_X1)
   0.03    1.53 ^ _23088_/ZN (NAND3_X1)
   0.07    1.60 ^ _23152_/Z (BUF_X1)
   0.06    1.66 v _23165_/Z (MUX2_X1)
   0.00    1.66 v _25181_/D (DFFR_X1)
           1.66   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25181_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.66   data arrival time
---------------------------------------------------------
           2.30   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25182_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.02    1.50 v _23087_/ZN (NAND2_X1)
   0.03    1.53 ^ _23088_/ZN (NAND3_X1)
   0.07    1.60 ^ _23152_/Z (BUF_X1)
   0.06    1.66 v _23168_/Z (MUX2_X1)
   0.00    1.66 v _25182_/D (DFFR_X1)
           1.66   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25182_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.66   data arrival time
---------------------------------------------------------
           2.30   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25183_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.02    1.50 v _23087_/ZN (NAND2_X1)
   0.03    1.53 ^ _23088_/ZN (NAND3_X1)
   0.07    1.60 ^ _23152_/Z (BUF_X1)
   0.06    1.66 v _23171_/Z (MUX2_X1)
   0.00    1.66 v _25183_/D (DFFR_X1)
           1.66   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25183_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.66   data arrival time
---------------------------------------------------------
           2.30   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25184_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.02    1.50 v _23087_/ZN (NAND2_X1)
   0.03    1.53 ^ _23088_/ZN (NAND3_X1)
   0.07    1.60 ^ _23152_/Z (BUF_X1)
   0.06    1.66 v _23174_/Z (MUX2_X1)
   0.00    1.66 v _25184_/D (DFFR_X1)
           1.66   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25184_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.66   data arrival time
---------------------------------------------------------
           2.30   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25185_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.02    1.50 v _23087_/ZN (NAND2_X1)
   0.03    1.53 ^ _23088_/ZN (NAND3_X1)
   0.07    1.60 ^ _23152_/Z (BUF_X1)
   0.06    1.66 v _23177_/Z (MUX2_X1)
   0.00    1.66 v _25185_/D (DFFR_X1)
           1.66   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25185_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.66   data arrival time
---------------------------------------------------------
           2.30   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25186_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.02    1.50 v _23087_/ZN (NAND2_X1)
   0.03    1.53 ^ _23088_/ZN (NAND3_X1)
   0.07    1.60 ^ _23152_/Z (BUF_X1)
   0.06    1.66 v _23180_/Z (MUX2_X1)
   0.00    1.66 v _25186_/D (DFFR_X1)
           1.66   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25186_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.66   data arrival time
---------------------------------------------------------
           2.30   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24766_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.02    1.45 v _21536_/ZN (NAND2_X4)
   0.10    1.55 ^ _21537_/ZN (NOR4_X4)
   0.05    1.60 ^ _21544_/Z (BUF_X2)
   0.06    1.66 v _21576_/Z (MUX2_X1)
   0.00    1.66 v _24766_/D (DFFR_X1)
           1.66   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24766_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.66   data arrival time
---------------------------------------------------------
           2.30   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24775_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.02    1.45 v _21536_/ZN (NAND2_X4)
   0.10    1.55 ^ _21537_/ZN (NOR4_X4)
   0.05    1.60 ^ _21544_/Z (BUF_X2)
   0.06    1.66 v _21593_/Z (MUX2_X1)
   0.00    1.66 v _24775_/D (DFFR_X1)
           1.66   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24775_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.66   data arrival time
---------------------------------------------------------
           2.30   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24837_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.02    1.45 v _21536_/ZN (NAND2_X4)
   0.10    1.55 ^ _21956_/ZN (NOR4_X4)
   0.05    1.60 ^ _21963_/Z (BUF_X2)
   0.06    1.66 v _21995_/Z (MUX2_X1)
   0.00    1.66 v _24837_/D (DFFR_X1)
           1.66   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24837_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.66   data arrival time
---------------------------------------------------------
           2.30   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24846_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.02    1.45 v _21536_/ZN (NAND2_X4)
   0.10    1.55 ^ _21956_/ZN (NOR4_X4)
   0.05    1.60 ^ _21963_/Z (BUF_X2)
   0.06    1.66 v _22012_/Z (MUX2_X1)
   0.00    1.66 v _24846_/D (DFFR_X1)
           1.66   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24846_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.66   data arrival time
---------------------------------------------------------
           2.30   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24696_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.02    1.50 v _21266_/ZN (NAND2_X1)
   0.03    1.53 ^ _21267_/ZN (NAND3_X1)
   0.06    1.59 ^ _21278_/Z (BUF_X1)
   0.06    1.65 v _21279_/Z (MUX2_X1)
   0.00    1.65 v _24696_/D (DFFR_X1)
           1.65   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24696_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.65   data arrival time
---------------------------------------------------------
           2.31   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24697_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.02    1.50 v _21266_/ZN (NAND2_X1)
   0.03    1.53 ^ _21267_/ZN (NAND3_X1)
   0.06    1.59 ^ _21278_/Z (BUF_X1)
   0.06    1.65 v _21284_/Z (MUX2_X1)
   0.00    1.65 v _24697_/D (DFFR_X1)
           1.65   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24697_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.65   data arrival time
---------------------------------------------------------
           2.31   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24698_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.02    1.50 v _21266_/ZN (NAND2_X1)
   0.03    1.53 ^ _21267_/ZN (NAND3_X1)
   0.06    1.59 ^ _21278_/Z (BUF_X1)
   0.06    1.65 v _21289_/Z (MUX2_X1)
   0.00    1.65 v _24698_/D (DFFR_X1)
           1.65   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24698_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.65   data arrival time
---------------------------------------------------------
           2.31   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24699_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.02    1.50 v _21266_/ZN (NAND2_X1)
   0.03    1.53 ^ _21267_/ZN (NAND3_X1)
   0.06    1.59 ^ _21295_/Z (BUF_X1)
   0.06    1.65 v _21296_/Z (MUX2_X1)
   0.00    1.65 v _24699_/D (DFFR_X1)
           1.65   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24699_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.65   data arrival time
---------------------------------------------------------
           2.31   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24726_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.02    1.50 v _21266_/ZN (NAND2_X1)
   0.03    1.53 ^ _21267_/ZN (NAND3_X1)
   0.06    1.59 ^ _21295_/Z (BUF_X1)
   0.06    1.65 v _21498_/Z (MUX2_X1)
   0.00    1.65 v _24726_/D (DFFR_X1)
           1.65   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24726_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.65   data arrival time
---------------------------------------------------------
           2.31   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _25231_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.04    1.46 v _16275_/ZN (OAI211_X1)
   0.06    1.52 v _23665_/ZN (OR2_X1)
   0.12    1.63 v _23683_/ZN (OR4_X1)
   0.02    1.66 ^ _23685_/ZN (OAI211_X1)
   0.00    1.66 ^ _25231_/D (DFFR_X1)
           1.66   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25231_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.66   data arrival time
---------------------------------------------------------
           2.31   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24858_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.02    1.45 v _21536_/ZN (NAND2_X4)
   0.09    1.54 ^ _22026_/ZN (NOR3_X2)
   0.05    1.59 ^ _22027_/Z (BUF_X2)
   0.06    1.65 v _22028_/Z (MUX2_X1)
   0.00    1.65 v _24858_/D (DFFR_X1)
           1.65   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24858_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.65   data arrival time
---------------------------------------------------------
           2.31   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24859_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.02    1.45 v _21536_/ZN (NAND2_X4)
   0.09    1.54 ^ _22026_/ZN (NOR3_X2)
   0.05    1.59 ^ _22027_/Z (BUF_X2)
   0.06    1.65 v _22029_/Z (MUX2_X1)
   0.00    1.65 v _24859_/D (DFFR_X1)
           1.65   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24859_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.65   data arrival time
---------------------------------------------------------
           2.31   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24860_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.02    1.45 v _21536_/ZN (NAND2_X4)
   0.09    1.54 ^ _22026_/ZN (NOR3_X2)
   0.05    1.59 ^ _22027_/Z (BUF_X2)
   0.06    1.65 v _22030_/Z (MUX2_X1)
   0.00    1.65 v _24860_/D (DFFR_X1)
           1.65   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24860_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.65   data arrival time
---------------------------------------------------------
           2.31   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24861_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.02    1.45 v _21536_/ZN (NAND2_X4)
   0.09    1.54 ^ _22026_/ZN (NOR3_X2)
   0.05    1.59 ^ _22027_/Z (BUF_X2)
   0.06    1.65 v _22031_/Z (MUX2_X1)
   0.00    1.65 v _24861_/D (DFFR_X1)
           1.65   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24861_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.65   data arrival time
---------------------------------------------------------
           2.31   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24862_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.02    1.45 v _21536_/ZN (NAND2_X4)
   0.09    1.54 ^ _22026_/ZN (NOR3_X2)
   0.05    1.59 ^ _22027_/Z (BUF_X2)
   0.06    1.65 v _22032_/Z (MUX2_X1)
   0.00    1.65 v _24862_/D (DFFR_X1)
           1.65   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24862_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.65   data arrival time
---------------------------------------------------------
           2.31   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24864_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.02    1.45 v _21536_/ZN (NAND2_X4)
   0.09    1.54 ^ _22026_/ZN (NOR3_X2)
   0.05    1.59 ^ _22027_/Z (BUF_X2)
   0.06    1.65 v _22037_/Z (MUX2_X1)
   0.00    1.65 v _24864_/D (DFFR_X1)
           1.65   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24864_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.65   data arrival time
---------------------------------------------------------
           2.31   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24870_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.02    1.45 v _21536_/ZN (NAND2_X4)
   0.09    1.54 ^ _22026_/ZN (NOR3_X2)
   0.05    1.59 ^ _22027_/Z (BUF_X2)
   0.06    1.65 v _22048_/Z (MUX2_X1)
   0.00    1.65 v _24870_/D (DFFR_X1)
           1.65   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24870_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.65   data arrival time
---------------------------------------------------------
           2.31   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24871_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.02    1.45 v _21536_/ZN (NAND2_X4)
   0.09    1.54 ^ _22026_/ZN (NOR3_X2)
   0.05    1.59 ^ _22027_/Z (BUF_X2)
   0.06    1.65 v _22049_/Z (MUX2_X1)
   0.00    1.65 v _24871_/D (DFFR_X1)
           1.65   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24871_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.65   data arrival time
---------------------------------------------------------
           2.31   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24873_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.02    1.45 v _21536_/ZN (NAND2_X4)
   0.09    1.54 ^ _22026_/ZN (NOR3_X2)
   0.05    1.59 ^ _22027_/Z (BUF_X2)
   0.06    1.65 v _22052_/Z (MUX2_X1)
   0.00    1.65 v _24873_/D (DFFR_X1)
           1.65   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24873_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.65   data arrival time
---------------------------------------------------------
           2.31   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24879_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.02    1.45 v _21536_/ZN (NAND2_X4)
   0.09    1.54 ^ _22026_/ZN (NOR3_X2)
   0.05    1.59 ^ _22033_/Z (BUF_X2)
   0.06    1.65 v _22065_/Z (MUX2_X1)
   0.00    1.65 v _24879_/D (DFFR_X1)
           1.65   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24879_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.65   data arrival time
---------------------------------------------------------
           2.31   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24888_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.02    1.45 v _21536_/ZN (NAND2_X4)
   0.09    1.54 ^ _22026_/ZN (NOR3_X2)
   0.05    1.59 ^ _22033_/Z (BUF_X2)
   0.06    1.65 v _22082_/Z (MUX2_X1)
   0.00    1.65 v _24888_/D (DFFR_X1)
           1.65   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24888_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.65   data arrival time
---------------------------------------------------------
           2.31   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24778_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.04    1.53 v _16706_/ZN (NAND2_X1)
   0.06    1.59 ^ _21602_/ZN (NOR3_X1)
   0.02    1.61 v _21603_/ZN (AOI221_X1)
   0.04    1.65 ^ _21606_/ZN (OAI22_X1)
   0.00    1.65 ^ _24778_/D (DFFR_X1)
           1.65   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24778_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.65   data arrival time
---------------------------------------------------------
           2.31   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24779_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.04    1.53 v _16706_/ZN (NAND2_X1)
   0.06    1.59 ^ _21602_/ZN (NOR3_X1)
   0.02    1.61 v _21608_/ZN (AOI221_X1)
   0.04    1.65 ^ _21609_/ZN (OAI22_X1)
   0.00    1.65 ^ _24779_/D (DFFR_X1)
           1.65   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24779_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.65   data arrival time
---------------------------------------------------------
           2.31   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24780_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.04    1.53 v _16706_/ZN (NAND2_X1)
   0.08    1.61 ^ _21613_/ZN (AOI211_X1)
   0.02    1.63 v _21615_/ZN (AOI221_X1)
   0.03    1.65 ^ _21616_/ZN (OAI21_X1)
   0.00    1.65 ^ _24780_/D (DFFS_X1)
           1.65   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24780_/CK (DFFS_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.65   data arrival time
---------------------------------------------------------
           2.31   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24976_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15646_/ZN (AOI22_X1)
   0.01    0.47 v _15647_/ZN (INV_X1)
   0.08    0.54 ^ _15648_/ZN (AOI221_X1)
   0.06    0.60 ^ _15651_/ZN (AND3_X1)
   0.05    0.65 ^ _15657_/ZN (AND2_X1)
   0.02    0.67 v _15660_/ZN (NAND3_X1)
   0.03    0.70 ^ _15663_/ZN (AOI21_X1)
   0.04    0.75 ^ _15664_/ZN (OR4_X1)
   0.02    0.77 v _15665_/ZN (NOR2_X1)
   0.11    0.88 v _15691_/ZN (OR4_X1)
   0.05    0.92 v _15692_/Z (BUF_X1)
   0.05    0.97 ^ _15741_/ZN (OAI21_X1)
   0.03    1.00 v _22433_/ZN (NAND3_X1)
   0.05    1.05 ^ _22435_/ZN (NOR2_X1)
   0.05    1.10 ^ _22439_/ZN (AND3_X1)
   0.02    1.12 v _22441_/ZN (NAND2_X1)
   0.04    1.17 ^ _22443_/ZN (NOR2_X1)
   0.03    1.19 v _22445_/ZN (NAND2_X1)
   0.07    1.26 ^ _22450_/ZN (NOR3_X1)
   0.03    1.29 v _22452_/ZN (NAND2_X1)
   0.05    1.34 ^ _22454_/ZN (NOR2_X1)
   0.03    1.37 v _22458_/ZN (NAND3_X1)
   0.05    1.42 ^ _22460_/ZN (NOR2_X1)
   0.05    1.48 ^ _22465_/ZN (AND3_X1)
   0.02    1.50 v _22467_/ZN (NAND2_X1)
   0.04    1.54 ^ _22469_/ZN (NOR2_X1)
   0.02    1.56 v _22471_/ZN (NAND2_X1)
   0.04    1.61 ^ _22473_/ZN (NOR2_X1)
   0.05    1.65 ^ _22474_/Z (XOR2_X1)
   0.00    1.65 ^ _24976_/D (DFF_X1)
           1.65   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24976_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.65   data arrival time
---------------------------------------------------------
           2.31   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24688_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.52 ^ _16456_/Z (BUF_X4)
   0.01    1.53 v _21208_/ZN (NAND2_X1)
   0.05    1.58 ^ _21211_/ZN (NAND3_X1)
   0.06    1.64 v _21212_/Z (MUX2_X1)
   0.00    1.64 v _24688_/D (DFFR_X1)
           1.64   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24688_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.64   data arrival time
---------------------------------------------------------
           2.31   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24689_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.52 ^ _16456_/Z (BUF_X4)
   0.01    1.53 v _21208_/ZN (NAND2_X1)
   0.05    1.58 ^ _21211_/ZN (NAND3_X1)
   0.06    1.64 v _21227_/Z (MUX2_X1)
   0.00    1.64 v _24689_/D (DFFR_X1)
           1.64   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24689_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.64   data arrival time
---------------------------------------------------------
           2.31   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24691_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.52 ^ _16456_/Z (BUF_X4)
   0.01    1.53 v _21208_/ZN (NAND2_X1)
   0.05    1.58 ^ _21211_/ZN (NAND3_X1)
   0.06    1.64 v _21245_/Z (MUX2_X1)
   0.00    1.64 v _24691_/D (DFFR_X1)
           1.64   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24691_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.64   data arrival time
---------------------------------------------------------
           2.31   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24692_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.52 ^ _16456_/Z (BUF_X4)
   0.01    1.53 v _21208_/ZN (NAND2_X1)
   0.05    1.58 ^ _21211_/ZN (NAND3_X1)
   0.06    1.64 v _21250_/Z (MUX2_X1)
   0.00    1.64 v _24692_/D (DFFR_X1)
           1.64   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24692_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.64   data arrival time
---------------------------------------------------------
           2.31   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24693_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.52 ^ _16456_/Z (BUF_X4)
   0.01    1.53 v _21208_/ZN (NAND2_X1)
   0.05    1.58 ^ _21211_/ZN (NAND3_X1)
   0.06    1.64 v _21256_/Z (MUX2_X1)
   0.00    1.64 v _24693_/D (DFFR_X1)
           1.64   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24693_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.64   data arrival time
---------------------------------------------------------
           2.31   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24694_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.52 ^ _16456_/Z (BUF_X4)
   0.01    1.53 v _21208_/ZN (NAND2_X1)
   0.05    1.58 ^ _21211_/ZN (NAND3_X1)
   0.06    1.64 v _21263_/Z (MUX2_X1)
   0.00    1.64 v _24694_/D (DFFR_X1)
           1.64   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24694_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.64   data arrival time
---------------------------------------------------------
           2.31   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24756_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.02    1.45 v _21536_/ZN (NAND2_X4)
   0.10    1.55 ^ _21537_/ZN (NOR4_X4)
   0.05    1.60 ^ _21544_/Z (BUF_X2)
   0.01    1.61 v _21557_/ZN (NOR2_X1)
   0.04    1.65 ^ _21558_/ZN (AOI21_X1)
   0.00    1.65 ^ _24756_/D (DFFR_X1)
           1.65   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24756_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.65   data arrival time
---------------------------------------------------------
           2.32   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24827_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.02    1.45 v _21536_/ZN (NAND2_X4)
   0.10    1.55 ^ _21956_/ZN (NOR4_X4)
   0.05    1.60 ^ _21963_/Z (BUF_X2)
   0.01    1.61 v _21976_/ZN (NOR2_X1)
   0.04    1.65 ^ _21977_/ZN (AOI21_X1)
   0.00    1.65 ^ _24827_/D (DFFR_X1)
           1.65   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24827_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.65   data arrival time
---------------------------------------------------------
           2.32   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24781_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.04    1.53 v _16706_/ZN (NAND2_X1)
   0.06    1.59 v _21617_/Z (MUX2_X1)
   0.05    1.64 ^ _21618_/ZN (AOI22_X1)
   0.01    1.64 v _21619_/ZN (INV_X1)
   0.00    1.64 v _24781_/D (DFFR_X1)
           1.64   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24781_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.64   data arrival time
---------------------------------------------------------
           2.32   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24750_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.02    1.45 v _21536_/ZN (NAND2_X4)
   0.10    1.55 ^ _21537_/ZN (NOR4_X4)
   0.05    1.60 ^ _21544_/Z (BUF_X2)
   0.01    1.61 v _21545_/ZN (NOR2_X1)
   0.04    1.65 ^ _21547_/ZN (AOI21_X1)
   0.00    1.65 ^ _24750_/D (DFFR_X1)
           1.65   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24750_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.65   data arrival time
---------------------------------------------------------
           2.32   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24752_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.02    1.45 v _21536_/ZN (NAND2_X4)
   0.10    1.55 ^ _21537_/ZN (NOR4_X4)
   0.05    1.60 ^ _21544_/Z (BUF_X2)
   0.01    1.61 v _21549_/ZN (NOR2_X1)
   0.04    1.65 ^ _21550_/ZN (AOI21_X1)
   0.00    1.65 ^ _24752_/D (DFFR_X1)
           1.65   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24752_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.65   data arrival time
---------------------------------------------------------
           2.32   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24753_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.02    1.45 v _21536_/ZN (NAND2_X4)
   0.10    1.55 ^ _21537_/ZN (NOR4_X4)
   0.05    1.60 ^ _21544_/Z (BUF_X2)
   0.01    1.61 v _21551_/ZN (NOR2_X1)
   0.04    1.65 ^ _21552_/ZN (AOI21_X1)
   0.00    1.65 ^ _24753_/D (DFFR_X1)
           1.65   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24753_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.65   data arrival time
---------------------------------------------------------
           2.32   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24754_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.02    1.45 v _21536_/ZN (NAND2_X4)
   0.10    1.55 ^ _21537_/ZN (NOR4_X4)
   0.05    1.60 ^ _21544_/Z (BUF_X2)
   0.01    1.61 v _21553_/ZN (NOR2_X1)
   0.04    1.65 ^ _21554_/ZN (AOI21_X1)
   0.00    1.65 ^ _24754_/D (DFFR_X1)
           1.65   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24754_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.65   data arrival time
---------------------------------------------------------
           2.32   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24755_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.02    1.45 v _21536_/ZN (NAND2_X4)
   0.10    1.55 ^ _21537_/ZN (NOR4_X4)
   0.05    1.60 ^ _21544_/Z (BUF_X2)
   0.01    1.61 v _21555_/ZN (NOR2_X1)
   0.04    1.65 ^ _21556_/ZN (AOI21_X1)
   0.00    1.65 ^ _24755_/D (DFFR_X1)
           1.65   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24755_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.65   data arrival time
---------------------------------------------------------
           2.32   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24759_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.02    1.45 v _21536_/ZN (NAND2_X4)
   0.10    1.55 ^ _21537_/ZN (NOR4_X4)
   0.05    1.60 ^ _21544_/Z (BUF_X2)
   0.01    1.61 v _21561_/ZN (NOR2_X1)
   0.04    1.65 ^ _21562_/ZN (AOI21_X1)
   0.00    1.65 ^ _24759_/D (DFFR_X1)
           1.65   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24759_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.65   data arrival time
---------------------------------------------------------
           2.32   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24761_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.02    1.45 v _21536_/ZN (NAND2_X4)
   0.10    1.55 ^ _21537_/ZN (NOR4_X4)
   0.05    1.60 ^ _21544_/Z (BUF_X2)
   0.01    1.61 v _21564_/ZN (NOR2_X1)
   0.04    1.65 ^ _21565_/ZN (AOI21_X1)
   0.00    1.65 ^ _24761_/D (DFFR_X1)
           1.65   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24761_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.65   data arrival time
---------------------------------------------------------
           2.32   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24821_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.02    1.45 v _21536_/ZN (NAND2_X4)
   0.10    1.55 ^ _21956_/ZN (NOR4_X4)
   0.05    1.60 ^ _21963_/Z (BUF_X2)
   0.01    1.61 v _21964_/ZN (NOR2_X1)
   0.04    1.65 ^ _21966_/ZN (AOI21_X1)
   0.00    1.65 ^ _24821_/D (DFFR_X1)
           1.65   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24821_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.65   data arrival time
---------------------------------------------------------
           2.32   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24823_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.02    1.45 v _21536_/ZN (NAND2_X4)
   0.10    1.55 ^ _21956_/ZN (NOR4_X4)
   0.05    1.60 ^ _21963_/Z (BUF_X2)
   0.01    1.61 v _21968_/ZN (NOR2_X1)
   0.04    1.65 ^ _21969_/ZN (AOI21_X1)
   0.00    1.65 ^ _24823_/D (DFFR_X1)
           1.65   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24823_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.65   data arrival time
---------------------------------------------------------
           2.32   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24824_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.02    1.45 v _21536_/ZN (NAND2_X4)
   0.10    1.55 ^ _21956_/ZN (NOR4_X4)
   0.05    1.60 ^ _21963_/Z (BUF_X2)
   0.01    1.61 v _21970_/ZN (NOR2_X1)
   0.04    1.65 ^ _21971_/ZN (AOI21_X1)
   0.00    1.65 ^ _24824_/D (DFFR_X1)
           1.65   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24824_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.65   data arrival time
---------------------------------------------------------
           2.32   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24825_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.02    1.45 v _21536_/ZN (NAND2_X4)
   0.10    1.55 ^ _21956_/ZN (NOR4_X4)
   0.05    1.60 ^ _21963_/Z (BUF_X2)
   0.01    1.61 v _21972_/ZN (NOR2_X1)
   0.04    1.65 ^ _21973_/ZN (AOI21_X1)
   0.00    1.65 ^ _24825_/D (DFFR_X1)
           1.65   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24825_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.65   data arrival time
---------------------------------------------------------
           2.32   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24826_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.02    1.45 v _21536_/ZN (NAND2_X4)
   0.10    1.55 ^ _21956_/ZN (NOR4_X4)
   0.05    1.60 ^ _21963_/Z (BUF_X2)
   0.01    1.61 v _21974_/ZN (NOR2_X1)
   0.04    1.65 ^ _21975_/ZN (AOI21_X1)
   0.00    1.65 ^ _24826_/D (DFFR_X1)
           1.65   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24826_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.65   data arrival time
---------------------------------------------------------
           2.32   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24830_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.02    1.45 v _21536_/ZN (NAND2_X4)
   0.10    1.55 ^ _21956_/ZN (NOR4_X4)
   0.05    1.60 ^ _21963_/Z (BUF_X2)
   0.01    1.61 v _21980_/ZN (NOR2_X1)
   0.04    1.65 ^ _21981_/ZN (AOI21_X1)
   0.00    1.65 ^ _24830_/D (DFFR_X1)
           1.65   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24830_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.65   data arrival time
---------------------------------------------------------
           2.32   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24832_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.02    1.45 v _21536_/ZN (NAND2_X4)
   0.10    1.55 ^ _21956_/ZN (NOR4_X4)
   0.05    1.60 ^ _21963_/Z (BUF_X2)
   0.01    1.61 v _21983_/ZN (NOR2_X1)
   0.04    1.65 ^ _21984_/ZN (AOI21_X1)
   0.00    1.65 ^ _24832_/D (DFFR_X1)
           1.65   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24832_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.65   data arrival time
---------------------------------------------------------
           2.32   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24762_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.02    1.45 v _21536_/ZN (NAND2_X4)
   0.10    1.55 ^ _21537_/ZN (NOR4_X4)
   0.05    1.60 ^ _21566_/Z (BUF_X2)
   0.01    1.61 v _21567_/ZN (NOR2_X1)
   0.04    1.65 ^ _21568_/ZN (AOI21_X1)
   0.00    1.65 ^ _24762_/D (DFFR_X1)
           1.65   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24762_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.65   data arrival time
---------------------------------------------------------
           2.32   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24763_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.02    1.45 v _21536_/ZN (NAND2_X4)
   0.10    1.55 ^ _21537_/ZN (NOR4_X4)
   0.05    1.60 ^ _21566_/Z (BUF_X2)
   0.01    1.61 v _21569_/ZN (NOR2_X1)
   0.04    1.65 ^ _21570_/ZN (AOI21_X1)
   0.00    1.65 ^ _24763_/D (DFFR_X1)
           1.65   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24763_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.65   data arrival time
---------------------------------------------------------
           2.32   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24764_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.02    1.45 v _21536_/ZN (NAND2_X4)
   0.10    1.55 ^ _21537_/ZN (NOR4_X4)
   0.05    1.60 ^ _21566_/Z (BUF_X2)
   0.01    1.61 v _21571_/ZN (NOR2_X1)
   0.04    1.65 ^ _21573_/ZN (AOI21_X1)
   0.00    1.65 ^ _24764_/D (DFFR_X1)
           1.65   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24764_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.65   data arrival time
---------------------------------------------------------
           2.32   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24765_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.02    1.45 v _21536_/ZN (NAND2_X4)
   0.10    1.55 ^ _21537_/ZN (NOR4_X4)
   0.05    1.60 ^ _21566_/Z (BUF_X2)
   0.01    1.61 v _21574_/ZN (NOR2_X1)
   0.04    1.65 ^ _21575_/ZN (AOI21_X1)
   0.00    1.65 ^ _24765_/D (DFFR_X1)
           1.65   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24765_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.65   data arrival time
---------------------------------------------------------
           2.32   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24767_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.02    1.45 v _21536_/ZN (NAND2_X4)
   0.10    1.55 ^ _21537_/ZN (NOR4_X4)
   0.05    1.60 ^ _21566_/Z (BUF_X2)
   0.01    1.61 v _21577_/ZN (NOR2_X1)
   0.04    1.65 ^ _21578_/ZN (AOI21_X1)
   0.00    1.65 ^ _24767_/D (DFFR_X1)
           1.65   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24767_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.65   data arrival time
---------------------------------------------------------
           2.32   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24768_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.02    1.45 v _21536_/ZN (NAND2_X4)
   0.10    1.55 ^ _21537_/ZN (NOR4_X4)
   0.05    1.60 ^ _21566_/Z (BUF_X2)
   0.01    1.61 v _21579_/ZN (NOR2_X1)
   0.04    1.65 ^ _21580_/ZN (AOI21_X1)
   0.00    1.65 ^ _24768_/D (DFFR_X1)
           1.65   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24768_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.65   data arrival time
---------------------------------------------------------
           2.32   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24769_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.02    1.45 v _21536_/ZN (NAND2_X4)
   0.10    1.55 ^ _21537_/ZN (NOR4_X4)
   0.05    1.60 ^ _21566_/Z (BUF_X2)
   0.01    1.61 v _21581_/ZN (NOR2_X1)
   0.04    1.65 ^ _21582_/ZN (AOI21_X1)
   0.00    1.65 ^ _24769_/D (DFFR_X1)
           1.65   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24769_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.65   data arrival time
---------------------------------------------------------
           2.32   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24770_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.02    1.45 v _21536_/ZN (NAND2_X4)
   0.10    1.55 ^ _21537_/ZN (NOR4_X4)
   0.05    1.60 ^ _21566_/Z (BUF_X2)
   0.01    1.61 v _21583_/ZN (NOR2_X1)
   0.04    1.65 ^ _21584_/ZN (AOI21_X1)
   0.00    1.65 ^ _24770_/D (DFFR_X1)
           1.65   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24770_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.65   data arrival time
---------------------------------------------------------
           2.32   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24771_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.02    1.45 v _21536_/ZN (NAND2_X4)
   0.10    1.55 ^ _21537_/ZN (NOR4_X4)
   0.05    1.60 ^ _21566_/Z (BUF_X2)
   0.01    1.61 v _21585_/ZN (NOR2_X1)
   0.04    1.65 ^ _21586_/ZN (AOI21_X1)
   0.00    1.65 ^ _24771_/D (DFFR_X1)
           1.65   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24771_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.65   data arrival time
---------------------------------------------------------
           2.32   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24772_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.02    1.45 v _21536_/ZN (NAND2_X4)
   0.10    1.55 ^ _21537_/ZN (NOR4_X4)
   0.05    1.60 ^ _21566_/Z (BUF_X2)
   0.01    1.61 v _21587_/ZN (NOR2_X1)
   0.04    1.65 ^ _21588_/ZN (AOI21_X1)
   0.00    1.65 ^ _24772_/D (DFFR_X1)
           1.65   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24772_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.65   data arrival time
---------------------------------------------------------
           2.32   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24833_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.02    1.45 v _21536_/ZN (NAND2_X4)
   0.10    1.55 ^ _21956_/ZN (NOR4_X4)
   0.05    1.60 ^ _21985_/Z (BUF_X2)
   0.01    1.61 v _21986_/ZN (NOR2_X1)
   0.04    1.65 ^ _21987_/ZN (AOI21_X1)
   0.00    1.65 ^ _24833_/D (DFFR_X1)
           1.65   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24833_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.65   data arrival time
---------------------------------------------------------
           2.32   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24834_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.02    1.45 v _21536_/ZN (NAND2_X4)
   0.10    1.55 ^ _21956_/ZN (NOR4_X4)
   0.05    1.60 ^ _21985_/Z (BUF_X2)
   0.01    1.61 v _21988_/ZN (NOR2_X1)
   0.04    1.65 ^ _21989_/ZN (AOI21_X1)
   0.00    1.65 ^ _24834_/D (DFFR_X1)
           1.65   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24834_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.65   data arrival time
---------------------------------------------------------
           2.32   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24835_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.02    1.45 v _21536_/ZN (NAND2_X4)
   0.10    1.55 ^ _21956_/ZN (NOR4_X4)
   0.05    1.60 ^ _21985_/Z (BUF_X2)
   0.01    1.61 v _21990_/ZN (NOR2_X1)
   0.04    1.65 ^ _21992_/ZN (AOI21_X1)
   0.00    1.65 ^ _24835_/D (DFFR_X1)
           1.65   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24835_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.65   data arrival time
---------------------------------------------------------
           2.32   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24836_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.02    1.45 v _21536_/ZN (NAND2_X4)
   0.10    1.55 ^ _21956_/ZN (NOR4_X4)
   0.05    1.60 ^ _21985_/Z (BUF_X2)
   0.01    1.61 v _21993_/ZN (NOR2_X1)
   0.04    1.65 ^ _21994_/ZN (AOI21_X1)
   0.00    1.65 ^ _24836_/D (DFFR_X1)
           1.65   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24836_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.65   data arrival time
---------------------------------------------------------
           2.32   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24838_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.02    1.45 v _21536_/ZN (NAND2_X4)
   0.10    1.55 ^ _21956_/ZN (NOR4_X4)
   0.05    1.60 ^ _21985_/Z (BUF_X2)
   0.01    1.61 v _21996_/ZN (NOR2_X1)
   0.04    1.65 ^ _21997_/ZN (AOI21_X1)
   0.00    1.65 ^ _24838_/D (DFFR_X1)
           1.65   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24838_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.65   data arrival time
---------------------------------------------------------
           2.32   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24839_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.02    1.45 v _21536_/ZN (NAND2_X4)
   0.10    1.55 ^ _21956_/ZN (NOR4_X4)
   0.05    1.60 ^ _21985_/Z (BUF_X2)
   0.01    1.61 v _21998_/ZN (NOR2_X1)
   0.04    1.65 ^ _21999_/ZN (AOI21_X1)
   0.00    1.65 ^ _24839_/D (DFFR_X1)
           1.65   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24839_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.65   data arrival time
---------------------------------------------------------
           2.32   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24840_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.02    1.45 v _21536_/ZN (NAND2_X4)
   0.10    1.55 ^ _21956_/ZN (NOR4_X4)
   0.05    1.60 ^ _21985_/Z (BUF_X2)
   0.01    1.61 v _22000_/ZN (NOR2_X1)
   0.04    1.65 ^ _22001_/ZN (AOI21_X1)
   0.00    1.65 ^ _24840_/D (DFFR_X1)
           1.65   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24840_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.65   data arrival time
---------------------------------------------------------
           2.32   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24841_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.02    1.45 v _21536_/ZN (NAND2_X4)
   0.10    1.55 ^ _21956_/ZN (NOR4_X4)
   0.05    1.60 ^ _21985_/Z (BUF_X2)
   0.01    1.61 v _22002_/ZN (NOR2_X1)
   0.04    1.65 ^ _22003_/ZN (AOI21_X1)
   0.00    1.65 ^ _24841_/D (DFFR_X1)
           1.65   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24841_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.65   data arrival time
---------------------------------------------------------
           2.32   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24842_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.02    1.45 v _21536_/ZN (NAND2_X4)
   0.10    1.55 ^ _21956_/ZN (NOR4_X4)
   0.05    1.60 ^ _21985_/Z (BUF_X2)
   0.01    1.61 v _22004_/ZN (NOR2_X1)
   0.04    1.65 ^ _22005_/ZN (AOI21_X1)
   0.00    1.65 ^ _24842_/D (DFFR_X1)
           1.65   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24842_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.65   data arrival time
---------------------------------------------------------
           2.32   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24843_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.02    1.45 v _21536_/ZN (NAND2_X4)
   0.10    1.55 ^ _21956_/ZN (NOR4_X4)
   0.05    1.60 ^ _21985_/Z (BUF_X2)
   0.01    1.61 v _22006_/ZN (NOR2_X1)
   0.04    1.65 ^ _22007_/ZN (AOI21_X1)
   0.00    1.65 ^ _24843_/D (DFFR_X1)
           1.65   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24843_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.65   data arrival time
---------------------------------------------------------
           2.32   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24430_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.52 ^ _16456_/Z (BUF_X4)
   0.03    1.55 v _16457_/ZN (NAND2_X1)
   0.02    1.57 ^ _16526_/ZN (NAND2_X1)
   0.01    1.59 v _16527_/ZN (NAND2_X1)
   0.06    1.64 v _16528_/Z (MUX2_X1)
   0.00    1.64 v _24430_/D (DFFS_X1)
           1.64   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24430_/CK (DFFS_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.64   data arrival time
---------------------------------------------------------
           2.32   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24429_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.52 ^ _16456_/Z (BUF_X4)
   0.03    1.55 v _16457_/ZN (NAND2_X1)
   0.02    1.57 ^ _16458_/ZN (NAND2_X1)
   0.01    1.59 v _16521_/ZN (NAND2_X1)
   0.05    1.64 v _16525_/Z (MUX2_X1)
   0.00    1.64 v _24429_/D (DFFS_X1)
           1.64   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24429_/CK (DFFS_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.64   data arrival time
---------------------------------------------------------
           2.32   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24773_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.02    1.45 v _21536_/ZN (NAND2_X4)
   0.10    1.55 ^ _21537_/ZN (NOR4_X4)
   0.07    1.62 ^ _21572_/Z (BUF_X1)
   0.02    1.64 v _21590_/ZN (AOI21_X1)
   0.00    1.64 v _24773_/D (DFFR_X1)
           1.64   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24773_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.64   data arrival time
---------------------------------------------------------
           2.32   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24774_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.02    1.45 v _21536_/ZN (NAND2_X4)
   0.10    1.55 ^ _21537_/ZN (NOR4_X4)
   0.07    1.62 ^ _21572_/Z (BUF_X1)
   0.02    1.64 v _21592_/ZN (AOI21_X1)
   0.00    1.64 v _24774_/D (DFFR_X1)
           1.64   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24774_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.64   data arrival time
---------------------------------------------------------
           2.32   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24844_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.02    1.45 v _21536_/ZN (NAND2_X4)
   0.10    1.55 ^ _21956_/ZN (NOR4_X4)
   0.07    1.62 ^ _21991_/Z (BUF_X1)
   0.02    1.64 v _22009_/ZN (AOI21_X1)
   0.00    1.64 v _24844_/D (DFFR_X1)
           1.64   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24844_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.64   data arrival time
---------------------------------------------------------
           2.32   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24845_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.02    1.45 v _21536_/ZN (NAND2_X4)
   0.10    1.55 ^ _21956_/ZN (NOR4_X4)
   0.07    1.62 ^ _21991_/Z (BUF_X1)
   0.02    1.64 v _22011_/ZN (AOI21_X1)
   0.00    1.64 v _24845_/D (DFFR_X1)
           1.64   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24845_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.64   data arrival time
---------------------------------------------------------
           2.32   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24742_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.52 ^ _16456_/Z (BUF_X4)
   0.03    1.55 v _21499_/ZN (NAND2_X1)
   0.05    1.60 v _21513_/Z (BUF_X1)
   0.02    1.62 ^ _21531_/ZN (NAND2_X1)
   0.02    1.64 v _21532_/ZN (OAI21_X1)
   0.00    1.64 v _24742_/D (DFFR_X1)
           1.64   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24742_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.64   data arrival time
---------------------------------------------------------
           2.32   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24739_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.52 ^ _16456_/Z (BUF_X4)
   0.03    1.55 v _21499_/ZN (NAND2_X1)
   0.05    1.60 v _21513_/Z (BUF_X1)
   0.02    1.62 ^ _21526_/ZN (NAND2_X1)
   0.02    1.64 v _21527_/ZN (OAI21_X1)
   0.00    1.64 v _24739_/D (DFFR_X1)
           1.64   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24739_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.64   data arrival time
---------------------------------------------------------
           2.32   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24740_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.52 ^ _16456_/Z (BUF_X4)
   0.03    1.55 v _21499_/ZN (NAND2_X1)
   0.05    1.60 v _21513_/Z (BUF_X1)
   0.02    1.62 ^ _21528_/ZN (NAND2_X1)
   0.02    1.64 v _21529_/ZN (OAI21_X1)
   0.00    1.64 v _24740_/D (DFFR_X1)
           1.64   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24740_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.64   data arrival time
---------------------------------------------------------
           2.32   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24733_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.52 ^ _16456_/Z (BUF_X4)
   0.03    1.55 v _21499_/ZN (NAND2_X1)
   0.05    1.60 v _21513_/Z (BUF_X1)
   0.02    1.62 ^ _21514_/ZN (NAND2_X1)
   0.02    1.64 v _21515_/ZN (OAI21_X1)
   0.00    1.64 v _24733_/D (DFFR_X1)
           1.64   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24733_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.64   data arrival time
---------------------------------------------------------
           2.32   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24734_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.52 ^ _16456_/Z (BUF_X4)
   0.03    1.55 v _21499_/ZN (NAND2_X1)
   0.05    1.60 v _21513_/Z (BUF_X1)
   0.02    1.62 ^ _21516_/ZN (NAND2_X1)
   0.02    1.64 v _21517_/ZN (OAI21_X1)
   0.00    1.64 v _24734_/D (DFFR_X1)
           1.64   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24734_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.64   data arrival time
---------------------------------------------------------
           2.32   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24735_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.52 ^ _16456_/Z (BUF_X4)
   0.03    1.55 v _21499_/ZN (NAND2_X1)
   0.05    1.60 v _21513_/Z (BUF_X1)
   0.02    1.62 ^ _21518_/ZN (NAND2_X1)
   0.02    1.64 v _21519_/ZN (OAI21_X1)
   0.00    1.64 v _24735_/D (DFFR_X1)
           1.64   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24735_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.64   data arrival time
---------------------------------------------------------
           2.32   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24736_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.52 ^ _16456_/Z (BUF_X4)
   0.03    1.55 v _21499_/ZN (NAND2_X1)
   0.05    1.60 v _21513_/Z (BUF_X1)
   0.02    1.62 ^ _21520_/ZN (NAND2_X1)
   0.02    1.64 v _21521_/ZN (OAI21_X1)
   0.00    1.64 v _24736_/D (DFFR_X1)
           1.64   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24736_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.64   data arrival time
---------------------------------------------------------
           2.32   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24737_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.52 ^ _16456_/Z (BUF_X4)
   0.03    1.55 v _21499_/ZN (NAND2_X1)
   0.05    1.60 v _21513_/Z (BUF_X1)
   0.02    1.62 ^ _21522_/ZN (NAND2_X1)
   0.02    1.64 v _21523_/ZN (OAI21_X1)
   0.00    1.64 v _24737_/D (DFFR_X1)
           1.64   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24737_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.64   data arrival time
---------------------------------------------------------
           2.32   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24738_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.52 ^ _16456_/Z (BUF_X4)
   0.03    1.55 v _21499_/ZN (NAND2_X1)
   0.05    1.60 v _21513_/Z (BUF_X1)
   0.02    1.62 ^ _21524_/ZN (NAND2_X1)
   0.02    1.64 v _21525_/ZN (OAI21_X1)
   0.00    1.64 v _24738_/D (DFFR_X1)
           1.64   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24738_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.64   data arrival time
---------------------------------------------------------
           2.32   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24743_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.52 ^ _16456_/Z (BUF_X4)
   0.03    1.55 v _21499_/ZN (NAND2_X1)
   0.05    1.60 v _21513_/Z (BUF_X1)
   0.02    1.62 ^ _21533_/ZN (NAND2_X1)
   0.02    1.64 v _21534_/ZN (OAI21_X1)
   0.00    1.64 v _24743_/D (DFFR_X1)
           1.64   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24743_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.64   data arrival time
---------------------------------------------------------
           2.32   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24727_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.52 ^ _16456_/Z (BUF_X4)
   0.03    1.55 v _21499_/ZN (NAND2_X1)
   0.05    1.60 v _21500_/Z (BUF_X1)
   0.02    1.62 ^ _21501_/ZN (NAND2_X1)
   0.02    1.64 v _21503_/ZN (OAI21_X1)
   0.00    1.64 v _24727_/D (DFFR_X1)
           1.64   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24727_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.64   data arrival time
---------------------------------------------------------
           2.32   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24728_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.52 ^ _16456_/Z (BUF_X4)
   0.03    1.55 v _21499_/ZN (NAND2_X1)
   0.05    1.60 v _21500_/Z (BUF_X1)
   0.02    1.62 ^ _21504_/ZN (NAND2_X1)
   0.02    1.64 v _21505_/ZN (OAI21_X1)
   0.00    1.64 v _24728_/D (DFFR_X1)
           1.64   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24728_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.64   data arrival time
---------------------------------------------------------
           2.32   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24729_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.52 ^ _16456_/Z (BUF_X4)
   0.03    1.55 v _21499_/ZN (NAND2_X1)
   0.05    1.60 v _21500_/Z (BUF_X1)
   0.02    1.62 ^ _21506_/ZN (NAND2_X1)
   0.02    1.64 v _21507_/ZN (OAI21_X1)
   0.00    1.64 v _24729_/D (DFFR_X1)
           1.64   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24729_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.64   data arrival time
---------------------------------------------------------
           2.32   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24730_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.52 ^ _16456_/Z (BUF_X4)
   0.03    1.55 v _21499_/ZN (NAND2_X1)
   0.05    1.60 v _21500_/Z (BUF_X1)
   0.02    1.62 ^ _21508_/ZN (NAND2_X1)
   0.02    1.64 v _21509_/ZN (OAI21_X1)
   0.00    1.64 v _24730_/D (DFFR_X1)
           1.64   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24730_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.64   data arrival time
---------------------------------------------------------
           2.32   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24731_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.52 ^ _16456_/Z (BUF_X4)
   0.03    1.55 v _21499_/ZN (NAND2_X1)
   0.05    1.60 v _21500_/Z (BUF_X1)
   0.02    1.62 ^ _21510_/ZN (NAND2_X1)
   0.02    1.64 v _21511_/ZN (OAI21_X1)
   0.00    1.64 v _24731_/D (DFFR_X1)
           1.64   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24731_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.64   data arrival time
---------------------------------------------------------
           2.32   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _25229_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.04    1.46 v _16275_/ZN (OAI211_X1)
   0.06    1.52 v _23665_/ZN (OR2_X1)
   0.04    1.55 v _23666_/ZN (AND2_X1)
   0.08    1.63 ^ _23675_/ZN (AOI221_X1)
   0.01    1.64 v _23676_/ZN (INV_X1)
   0.00    1.64 v _25229_/D (DFFR_X1)
           1.64   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25229_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.64   data arrival time
---------------------------------------------------------
           2.32   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24869_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.02    1.45 v _21536_/ZN (NAND2_X4)
   0.09    1.54 ^ _22026_/ZN (NOR3_X2)
   0.05    1.59 ^ _22033_/Z (BUF_X2)
   0.01    1.60 v _22046_/ZN (NOR2_X1)
   0.04    1.64 ^ _22047_/ZN (AOI21_X1)
   0.00    1.64 ^ _24869_/D (DFFR_X1)
           1.64   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24869_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.64   data arrival time
---------------------------------------------------------
           2.33   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24719_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.02    1.50 v _21266_/ZN (NAND2_X1)
   0.03    1.53 ^ _21267_/ZN (NAND3_X1)
   0.06    1.59 ^ _21268_/Z (BUF_X1)
   0.01    1.60 v _21442_/ZN (NOR2_X1)
   0.04    1.64 ^ _21448_/ZN (AOI21_X1)
   0.00    1.64 ^ _24719_/D (DFFR_X1)
           1.64   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24719_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.64   data arrival time
---------------------------------------------------------
           2.33   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24720_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.02    1.50 v _21266_/ZN (NAND2_X1)
   0.03    1.53 ^ _21267_/ZN (NAND3_X1)
   0.06    1.59 ^ _21268_/Z (BUF_X1)
   0.01    1.60 v _21449_/ZN (NOR2_X1)
   0.04    1.64 ^ _21455_/ZN (AOI21_X1)
   0.00    1.64 ^ _24720_/D (DFFR_X1)
           1.64   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24720_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.64   data arrival time
---------------------------------------------------------
           2.33   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24721_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.02    1.50 v _21266_/ZN (NAND2_X1)
   0.03    1.53 ^ _21267_/ZN (NAND3_X1)
   0.06    1.59 ^ _21268_/Z (BUF_X1)
   0.01    1.60 v _21456_/ZN (NOR2_X1)
   0.04    1.64 ^ _21462_/ZN (AOI21_X1)
   0.00    1.64 ^ _24721_/D (DFFR_X1)
           1.64   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24721_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.64   data arrival time
---------------------------------------------------------
           2.33   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24722_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.02    1.50 v _21266_/ZN (NAND2_X1)
   0.03    1.53 ^ _21267_/ZN (NAND3_X1)
   0.06    1.59 ^ _21268_/Z (BUF_X1)
   0.01    1.60 v _21463_/ZN (NOR2_X1)
   0.04    1.64 ^ _21469_/ZN (AOI21_X1)
   0.00    1.64 ^ _24722_/D (DFFR_X1)
           1.64   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24722_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.64   data arrival time
---------------------------------------------------------
           2.33   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24723_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.02    1.50 v _21266_/ZN (NAND2_X1)
   0.03    1.53 ^ _21267_/ZN (NAND3_X1)
   0.06    1.59 ^ _21268_/Z (BUF_X1)
   0.01    1.60 v _21470_/ZN (NOR2_X1)
   0.04    1.64 ^ _21476_/ZN (AOI21_X1)
   0.00    1.64 ^ _24723_/D (DFFR_X1)
           1.64   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24723_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.64   data arrival time
---------------------------------------------------------
           2.33   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24724_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.02    1.50 v _21266_/ZN (NAND2_X1)
   0.03    1.53 ^ _21267_/ZN (NAND3_X1)
   0.06    1.59 ^ _21268_/Z (BUF_X1)
   0.01    1.60 v _21477_/ZN (NOR2_X1)
   0.04    1.64 ^ _21483_/ZN (AOI21_X1)
   0.00    1.64 ^ _24724_/D (DFFR_X1)
           1.64   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24724_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.64   data arrival time
---------------------------------------------------------
           2.33   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24725_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.02    1.50 v _21266_/ZN (NAND2_X1)
   0.03    1.53 ^ _21267_/ZN (NAND3_X1)
   0.06    1.59 ^ _21268_/Z (BUF_X1)
   0.01    1.60 v _21484_/ZN (NOR2_X1)
   0.04    1.64 ^ _21491_/ZN (AOI21_X1)
   0.00    1.64 ^ _24725_/D (DFFR_X1)
           1.64   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24725_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.64   data arrival time
---------------------------------------------------------
           2.33   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24863_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.02    1.45 v _21536_/ZN (NAND2_X4)
   0.09    1.54 ^ _22026_/ZN (NOR3_X2)
   0.05    1.59 ^ _22033_/Z (BUF_X2)
   0.01    1.60 v _22034_/ZN (NOR2_X1)
   0.04    1.64 ^ _22036_/ZN (AOI21_X1)
   0.00    1.64 ^ _24863_/D (DFFR_X1)
           1.64   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24863_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.64   data arrival time
---------------------------------------------------------
           2.33   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24865_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.02    1.45 v _21536_/ZN (NAND2_X4)
   0.09    1.54 ^ _22026_/ZN (NOR3_X2)
   0.05    1.59 ^ _22033_/Z (BUF_X2)
   0.01    1.60 v _22038_/ZN (NOR2_X1)
   0.04    1.64 ^ _22039_/ZN (AOI21_X1)
   0.00    1.64 ^ _24865_/D (DFFR_X1)
           1.64   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24865_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.64   data arrival time
---------------------------------------------------------
           2.33   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24866_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.02    1.45 v _21536_/ZN (NAND2_X4)
   0.09    1.54 ^ _22026_/ZN (NOR3_X2)
   0.05    1.59 ^ _22033_/Z (BUF_X2)
   0.01    1.60 v _22040_/ZN (NOR2_X1)
   0.04    1.64 ^ _22041_/ZN (AOI21_X1)
   0.00    1.64 ^ _24866_/D (DFFR_X1)
           1.64   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24866_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.64   data arrival time
---------------------------------------------------------
           2.33   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24867_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.02    1.45 v _21536_/ZN (NAND2_X4)
   0.09    1.54 ^ _22026_/ZN (NOR3_X2)
   0.05    1.59 ^ _22033_/Z (BUF_X2)
   0.01    1.60 v _22042_/ZN (NOR2_X1)
   0.04    1.64 ^ _22043_/ZN (AOI21_X1)
   0.00    1.64 ^ _24867_/D (DFFR_X1)
           1.64   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24867_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.64   data arrival time
---------------------------------------------------------
           2.33   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24868_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.02    1.45 v _21536_/ZN (NAND2_X4)
   0.09    1.54 ^ _22026_/ZN (NOR3_X2)
   0.05    1.59 ^ _22033_/Z (BUF_X2)
   0.01    1.60 v _22044_/ZN (NOR2_X1)
   0.04    1.64 ^ _22045_/ZN (AOI21_X1)
   0.00    1.64 ^ _24868_/D (DFFR_X1)
           1.64   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24868_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.64   data arrival time
---------------------------------------------------------
           2.33   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24872_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.02    1.45 v _21536_/ZN (NAND2_X4)
   0.09    1.54 ^ _22026_/ZN (NOR3_X2)
   0.05    1.59 ^ _22033_/Z (BUF_X2)
   0.01    1.60 v _22050_/ZN (NOR2_X1)
   0.04    1.64 ^ _22051_/ZN (AOI21_X1)
   0.00    1.64 ^ _24872_/D (DFFR_X1)
           1.64   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24872_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.64   data arrival time
---------------------------------------------------------
           2.33   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24874_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.02    1.45 v _21536_/ZN (NAND2_X4)
   0.09    1.54 ^ _22026_/ZN (NOR3_X2)
   0.05    1.59 ^ _22033_/Z (BUF_X2)
   0.01    1.60 v _22053_/ZN (NOR2_X1)
   0.04    1.64 ^ _22054_/ZN (AOI21_X1)
   0.00    1.64 ^ _24874_/D (DFFR_X1)
           1.64   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24874_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.64   data arrival time
---------------------------------------------------------
           2.33   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24690_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.52 ^ _16456_/Z (BUF_X4)
   0.01    1.53 v _21208_/ZN (NAND2_X1)
   0.05    1.58 ^ _21211_/ZN (NAND3_X1)
   0.01    1.60 v _21228_/ZN (NOR2_X1)
   0.04    1.64 ^ _21238_/ZN (AOI21_X1)
   0.00    1.64 ^ _24690_/D (DFFR_X1)
           1.64   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24690_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.64   data arrival time
---------------------------------------------------------
           2.33   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24875_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.02    1.45 v _21536_/ZN (NAND2_X4)
   0.09    1.54 ^ _22026_/ZN (NOR3_X2)
   0.05    1.59 ^ _22055_/Z (BUF_X2)
   0.01    1.60 v _22056_/ZN (NOR2_X1)
   0.04    1.64 ^ _22057_/ZN (AOI21_X1)
   0.00    1.64 ^ _24875_/D (DFFR_X1)
           1.64   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24875_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.64   data arrival time
---------------------------------------------------------
           2.33   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24876_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.02    1.45 v _21536_/ZN (NAND2_X4)
   0.09    1.54 ^ _22026_/ZN (NOR3_X2)
   0.05    1.59 ^ _22055_/Z (BUF_X2)
   0.01    1.60 v _22058_/ZN (NOR2_X1)
   0.04    1.64 ^ _22059_/ZN (AOI21_X1)
   0.00    1.64 ^ _24876_/D (DFFR_X1)
           1.64   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24876_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.64   data arrival time
---------------------------------------------------------
           2.33   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24877_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.02    1.45 v _21536_/ZN (NAND2_X4)
   0.09    1.54 ^ _22026_/ZN (NOR3_X2)
   0.05    1.59 ^ _22055_/Z (BUF_X2)
   0.01    1.60 v _22060_/ZN (NOR2_X1)
   0.04    1.64 ^ _22062_/ZN (AOI21_X1)
   0.00    1.64 ^ _24877_/D (DFFR_X1)
           1.64   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24877_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.64   data arrival time
---------------------------------------------------------
           2.33   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24878_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.02    1.45 v _21536_/ZN (NAND2_X4)
   0.09    1.54 ^ _22026_/ZN (NOR3_X2)
   0.05    1.59 ^ _22055_/Z (BUF_X2)
   0.01    1.60 v _22063_/ZN (NOR2_X1)
   0.04    1.64 ^ _22064_/ZN (AOI21_X1)
   0.00    1.64 ^ _24878_/D (DFFR_X1)
           1.64   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24878_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.64   data arrival time
---------------------------------------------------------
           2.33   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24880_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.02    1.45 v _21536_/ZN (NAND2_X4)
   0.09    1.54 ^ _22026_/ZN (NOR3_X2)
   0.05    1.59 ^ _22055_/Z (BUF_X2)
   0.01    1.60 v _22066_/ZN (NOR2_X1)
   0.04    1.64 ^ _22067_/ZN (AOI21_X1)
   0.00    1.64 ^ _24880_/D (DFFR_X1)
           1.64   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24880_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.64   data arrival time
---------------------------------------------------------
           2.33   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24881_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.02    1.45 v _21536_/ZN (NAND2_X4)
   0.09    1.54 ^ _22026_/ZN (NOR3_X2)
   0.05    1.59 ^ _22055_/Z (BUF_X2)
   0.01    1.60 v _22068_/ZN (NOR2_X1)
   0.04    1.64 ^ _22069_/ZN (AOI21_X1)
   0.00    1.64 ^ _24881_/D (DFFR_X1)
           1.64   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24881_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.64   data arrival time
---------------------------------------------------------
           2.33   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24882_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.02    1.45 v _21536_/ZN (NAND2_X4)
   0.09    1.54 ^ _22026_/ZN (NOR3_X2)
   0.05    1.59 ^ _22055_/Z (BUF_X2)
   0.01    1.60 v _22070_/ZN (NOR2_X1)
   0.04    1.64 ^ _22071_/ZN (AOI21_X1)
   0.00    1.64 ^ _24882_/D (DFFR_X1)
           1.64   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24882_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.64   data arrival time
---------------------------------------------------------
           2.33   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24883_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.02    1.45 v _21536_/ZN (NAND2_X4)
   0.09    1.54 ^ _22026_/ZN (NOR3_X2)
   0.05    1.59 ^ _22055_/Z (BUF_X2)
   0.01    1.60 v _22072_/ZN (NOR2_X1)
   0.04    1.64 ^ _22073_/ZN (AOI21_X1)
   0.00    1.64 ^ _24883_/D (DFFR_X1)
           1.64   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24883_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.64   data arrival time
---------------------------------------------------------
           2.33   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24884_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.02    1.45 v _21536_/ZN (NAND2_X4)
   0.09    1.54 ^ _22026_/ZN (NOR3_X2)
   0.05    1.59 ^ _22055_/Z (BUF_X2)
   0.01    1.60 v _22074_/ZN (NOR2_X1)
   0.04    1.64 ^ _22075_/ZN (AOI21_X1)
   0.00    1.64 ^ _24884_/D (DFFR_X1)
           1.64   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24884_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.64   data arrival time
---------------------------------------------------------
           2.33   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24885_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.02    1.45 v _21536_/ZN (NAND2_X4)
   0.09    1.54 ^ _22026_/ZN (NOR3_X2)
   0.05    1.59 ^ _22055_/Z (BUF_X2)
   0.01    1.60 v _22076_/ZN (NOR2_X1)
   0.04    1.64 ^ _22077_/ZN (AOI21_X1)
   0.00    1.64 ^ _24885_/D (DFFR_X1)
           1.64   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24885_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.64   data arrival time
---------------------------------------------------------
           2.33   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24792_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.02    1.45 v _21536_/ZN (NAND2_X4)
   0.05    1.50 ^ _21620_/ZN (OAI21_X1)
   0.07    1.57 ^ _21732_/Z (BUF_X1)
   0.06    1.63 v _21733_/Z (MUX2_X1)
   0.00    1.63 v _24792_/D (DFFR_X1)
           1.63   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24792_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.63   data arrival time
---------------------------------------------------------
           2.33   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24793_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.02    1.45 v _21536_/ZN (NAND2_X4)
   0.05    1.50 ^ _21620_/ZN (OAI21_X1)
   0.07    1.57 ^ _21732_/Z (BUF_X1)
   0.06    1.63 v _21748_/Z (MUX2_X1)
   0.00    1.63 v _24793_/D (DFFR_X1)
           1.63   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24793_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.63   data arrival time
---------------------------------------------------------
           2.33   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24794_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.02    1.45 v _21536_/ZN (NAND2_X4)
   0.05    1.50 ^ _21620_/ZN (OAI21_X1)
   0.07    1.57 ^ _21732_/Z (BUF_X1)
   0.06    1.63 v _21757_/Z (MUX2_X1)
   0.00    1.63 v _24794_/D (DFFR_X1)
           1.63   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24794_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.63   data arrival time
---------------------------------------------------------
           2.33   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24795_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.02    1.45 v _21536_/ZN (NAND2_X4)
   0.05    1.50 ^ _21620_/ZN (OAI21_X1)
   0.07    1.57 ^ _21732_/Z (BUF_X1)
   0.06    1.63 v _21767_/Z (MUX2_X1)
   0.00    1.63 v _24795_/D (DFFR_X1)
           1.63   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24795_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.63   data arrival time
---------------------------------------------------------
           2.33   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24796_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.02    1.45 v _21536_/ZN (NAND2_X4)
   0.05    1.50 ^ _21620_/ZN (OAI21_X1)
   0.07    1.57 ^ _21732_/Z (BUF_X1)
   0.06    1.63 v _21777_/Z (MUX2_X1)
   0.00    1.63 v _24796_/D (DFFR_X1)
           1.63   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24796_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.63   data arrival time
---------------------------------------------------------
           2.33   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24797_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.02    1.45 v _21536_/ZN (NAND2_X4)
   0.05    1.50 ^ _21620_/ZN (OAI21_X1)
   0.07    1.57 ^ _21732_/Z (BUF_X1)
   0.06    1.63 v _21786_/Z (MUX2_X1)
   0.00    1.63 v _24797_/D (DFFR_X1)
           1.63   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24797_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.63   data arrival time
---------------------------------------------------------
           2.33   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24799_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.02    1.45 v _21536_/ZN (NAND2_X4)
   0.05    1.50 ^ _21620_/ZN (OAI21_X1)
   0.07    1.57 ^ _21732_/Z (BUF_X1)
   0.06    1.63 v _21811_/Z (MUX2_X1)
   0.00    1.63 v _24799_/D (DFFR_X1)
           1.63   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24799_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.63   data arrival time
---------------------------------------------------------
           2.33   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24800_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.02    1.45 v _21536_/ZN (NAND2_X4)
   0.05    1.50 ^ _21620_/ZN (OAI21_X1)
   0.07    1.57 ^ _21732_/Z (BUF_X1)
   0.06    1.63 v _21819_/Z (MUX2_X1)
   0.00    1.63 v _24800_/D (DFFR_X1)
           1.63   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24800_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.63   data arrival time
---------------------------------------------------------
           2.33   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24783_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.02    1.45 v _21536_/ZN (NAND2_X4)
   0.05    1.50 ^ _21620_/ZN (OAI21_X1)
   0.07    1.57 ^ _21621_/Z (BUF_X1)
   0.06    1.63 v _21640_/Z (MUX2_X1)
   0.00    1.63 v _24783_/D (DFFR_X1)
           1.63   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24783_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.63   data arrival time
---------------------------------------------------------
           2.33   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24787_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.02    1.45 v _21536_/ZN (NAND2_X4)
   0.05    1.50 ^ _21620_/ZN (OAI21_X1)
   0.07    1.57 ^ _21621_/Z (BUF_X1)
   0.06    1.63 v _21684_/Z (MUX2_X1)
   0.00    1.63 v _24787_/D (DFFR_X1)
           1.63   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24787_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.63   data arrival time
---------------------------------------------------------
           2.33   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24788_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.02    1.45 v _21536_/ZN (NAND2_X4)
   0.05    1.50 ^ _21620_/ZN (OAI21_X1)
   0.07    1.57 ^ _21621_/Z (BUF_X1)
   0.06    1.63 v _21693_/Z (MUX2_X1)
   0.00    1.63 v _24788_/D (DFFR_X1)
           1.63   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24788_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.63   data arrival time
---------------------------------------------------------
           2.33   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24789_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.02    1.45 v _21536_/ZN (NAND2_X4)
   0.05    1.50 ^ _21620_/ZN (OAI21_X1)
   0.07    1.57 ^ _21621_/Z (BUF_X1)
   0.06    1.63 v _21702_/Z (MUX2_X1)
   0.00    1.63 v _24789_/D (DFFR_X1)
           1.63   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24789_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.63   data arrival time
---------------------------------------------------------
           2.33   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24790_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.02    1.45 v _21536_/ZN (NAND2_X4)
   0.05    1.50 ^ _21620_/ZN (OAI21_X1)
   0.07    1.57 ^ _21621_/Z (BUF_X1)
   0.06    1.63 v _21712_/Z (MUX2_X1)
   0.00    1.63 v _24790_/D (DFFR_X1)
           1.63   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24790_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.63   data arrival time
---------------------------------------------------------
           2.33   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24791_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.02    1.45 v _21536_/ZN (NAND2_X4)
   0.05    1.50 ^ _21620_/ZN (OAI21_X1)
   0.07    1.57 ^ _21621_/Z (BUF_X1)
   0.06    1.63 v _21722_/Z (MUX2_X1)
   0.00    1.63 v _24791_/D (DFFR_X1)
           1.63   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24791_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.63   data arrival time
---------------------------------------------------------
           2.33   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24886_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.02    1.45 v _21536_/ZN (NAND2_X4)
   0.09    1.54 ^ _22026_/ZN (NOR3_X2)
   0.07    1.61 ^ _22061_/Z (BUF_X1)
   0.02    1.63 v _22079_/ZN (AOI21_X1)
   0.00    1.63 v _24886_/D (DFFR_X1)
           1.63   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24886_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.63   data arrival time
---------------------------------------------------------
           2.33   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24887_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.02    1.45 v _21536_/ZN (NAND2_X4)
   0.09    1.54 ^ _22026_/ZN (NOR3_X2)
   0.07    1.61 ^ _22061_/Z (BUF_X1)
   0.02    1.63 v _22081_/ZN (AOI21_X1)
   0.00    1.63 v _24887_/D (DFFR_X1)
           1.63   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24887_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.63   data arrival time
---------------------------------------------------------
           2.33   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24784_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.02    1.45 v _21536_/ZN (NAND2_X4)
   0.05    1.50 ^ _21620_/ZN (OAI21_X1)
   0.07    1.57 ^ _21621_/Z (BUF_X1)
   0.04    1.60 v _21650_/ZN (OAI211_X1)
   0.03    1.63 ^ _21652_/ZN (OAI21_X1)
   0.00    1.63 ^ _24784_/D (DFFR_X1)
           1.63   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24784_/CK (DFFR_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.63   data arrival time
---------------------------------------------------------
           2.34   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24785_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.02    1.45 v _21536_/ZN (NAND2_X4)
   0.05    1.50 ^ _21620_/ZN (OAI21_X1)
   0.07    1.57 ^ _21621_/Z (BUF_X1)
   0.04    1.60 v _21662_/ZN (OAI211_X1)
   0.03    1.63 ^ _21663_/ZN (OAI21_X1)
   0.00    1.63 ^ _24785_/D (DFFR_X1)
           1.63   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24785_/CK (DFFR_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.63   data arrival time
---------------------------------------------------------
           2.34   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24786_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.02    1.45 v _21536_/ZN (NAND2_X4)
   0.05    1.50 ^ _21620_/ZN (OAI21_X1)
   0.07    1.57 ^ _21621_/Z (BUF_X1)
   0.04    1.60 v _21671_/ZN (OAI211_X1)
   0.02    1.63 ^ _21673_/ZN (OAI21_X1)
   0.00    1.63 ^ _24786_/D (DFFR_X1)
           1.63   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24786_/CK (DFFR_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.63   data arrival time
---------------------------------------------------------
           2.34   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24782_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.02    1.45 v _21536_/ZN (NAND2_X4)
   0.05    1.50 ^ _21620_/ZN (OAI21_X1)
   0.07    1.57 ^ _21621_/Z (BUF_X1)
   0.04    1.60 v _21628_/ZN (OAI211_X1)
   0.02    1.63 ^ _21631_/ZN (OAI21_X1)
   0.00    1.63 ^ _24782_/D (DFFR_X1)
           1.63   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24782_/CK (DFFR_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.63   data arrival time
---------------------------------------------------------
           2.34   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24975_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15646_/ZN (AOI22_X1)
   0.01    0.47 v _15647_/ZN (INV_X1)
   0.08    0.54 ^ _15648_/ZN (AOI221_X1)
   0.06    0.60 ^ _15651_/ZN (AND3_X1)
   0.05    0.65 ^ _15657_/ZN (AND2_X1)
   0.02    0.67 v _15660_/ZN (NAND3_X1)
   0.03    0.70 ^ _15663_/ZN (AOI21_X1)
   0.04    0.75 ^ _15664_/ZN (OR4_X1)
   0.02    0.77 v _15665_/ZN (NOR2_X1)
   0.11    0.88 v _15691_/ZN (OR4_X1)
   0.05    0.92 v _15692_/Z (BUF_X1)
   0.05    0.97 ^ _15741_/ZN (OAI21_X1)
   0.03    1.00 v _22433_/ZN (NAND3_X1)
   0.05    1.05 ^ _22435_/ZN (NOR2_X1)
   0.05    1.10 ^ _22439_/ZN (AND3_X1)
   0.02    1.12 v _22441_/ZN (NAND2_X1)
   0.04    1.17 ^ _22443_/ZN (NOR2_X1)
   0.03    1.19 v _22445_/ZN (NAND2_X1)
   0.07    1.26 ^ _22450_/ZN (NOR3_X1)
   0.03    1.29 v _22452_/ZN (NAND2_X1)
   0.05    1.34 ^ _22454_/ZN (NOR2_X1)
   0.03    1.37 v _22458_/ZN (NAND3_X1)
   0.05    1.42 ^ _22460_/ZN (NOR2_X1)
   0.05    1.48 ^ _22465_/ZN (AND3_X1)
   0.02    1.50 v _22467_/ZN (NAND2_X1)
   0.04    1.54 ^ _22469_/ZN (NOR2_X1)
   0.02    1.56 v _22471_/ZN (NAND2_X1)
   0.06    1.62 v _22472_/Z (XOR2_X1)
   0.00    1.62 v _24975_/D (DFF_X1)
           1.62   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24975_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.62   data arrival time
---------------------------------------------------------
           2.34   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _25228_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.04    1.46 v _16275_/ZN (OAI211_X1)
   0.06    1.52 v _23665_/ZN (OR2_X1)
   0.04    1.55 v _23666_/ZN (AND2_X1)
   0.04    1.60 ^ _23667_/ZN (AOI211_X1)
   0.02    1.62 v _23668_/ZN (OAI21_X1)
   0.00    1.62 v _25228_/D (DFFR_X1)
           1.62   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25228_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.62   data arrival time
---------------------------------------------------------
           2.34   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24776_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.02    1.45 v _21536_/ZN (NAND2_X4)
   0.10    1.55 ^ _21537_/ZN (NOR4_X4)
   0.05    1.60 ^ _21538_/Z (BUF_X2)
   0.02    1.62 v _21595_/ZN (AOI21_X1)
   0.00    1.62 v _24776_/D (DFFR_X1)
           1.62   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24776_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.62   data arrival time
---------------------------------------------------------
           2.34   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24847_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.02    1.45 v _21536_/ZN (NAND2_X4)
   0.10    1.55 ^ _21956_/ZN (NOR4_X4)
   0.05    1.60 ^ _21957_/Z (BUF_X2)
   0.02    1.62 v _22014_/ZN (AOI21_X1)
   0.00    1.62 v _24847_/D (DFFR_X1)
           1.62   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24847_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.62   data arrival time
---------------------------------------------------------
           2.34   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _25230_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.04    1.46 v _16275_/ZN (OAI211_X1)
   0.06    1.52 v _23665_/ZN (OR2_X1)
   0.04    1.55 v _23666_/ZN (AND2_X1)
   0.05    1.60 ^ _23680_/ZN (NOR4_X1)
   0.02    1.62 v _23682_/ZN (OAI21_X1)
   0.00    1.62 v _25230_/D (DFFR_X1)
           1.62   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25230_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.62   data arrival time
---------------------------------------------------------
           2.34   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24801_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.02    1.45 v _21536_/ZN (NAND2_X4)
   0.05    1.50 ^ _21620_/ZN (OAI21_X1)
   0.07    1.57 ^ _21732_/Z (BUF_X1)
   0.01    1.58 v _21820_/ZN (NOR2_X1)
   0.04    1.62 ^ _21829_/ZN (AOI21_X1)
   0.00    1.62 ^ _24801_/D (DFFR_X1)
           1.62   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24801_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.62   data arrival time
---------------------------------------------------------
           2.34   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24802_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.02    1.45 v _21536_/ZN (NAND2_X4)
   0.05    1.50 ^ _21620_/ZN (OAI21_X1)
   0.07    1.57 ^ _21732_/Z (BUF_X1)
   0.01    1.58 v _21830_/ZN (NOR2_X1)
   0.04    1.62 ^ _21839_/ZN (AOI21_X1)
   0.00    1.62 ^ _24802_/D (DFFR_X1)
           1.62   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24802_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.62   data arrival time
---------------------------------------------------------
           2.34   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24777_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.04    1.53 v _16706_/ZN (NAND2_X1)
   0.04    1.57 ^ _21596_/ZN (NOR2_X1)
   0.02    1.58 v _21597_/ZN (AOI21_X1)
   0.04    1.62 ^ _21599_/ZN (AOI21_X1)
   0.00    1.62 ^ _24777_/D (DFFR_X1)
           1.62   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24777_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.62   data arrival time
---------------------------------------------------------
           2.34   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24815_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.52 ^ _16456_/Z (BUF_X4)
   0.03    1.55 v _21948_/ZN (NAND3_X1)
   0.05    1.60 ^ _21954_/Z (MUX2_X1)
   0.01    1.61 v _21955_/ZN (NAND2_X1)
   0.00    1.61 v _24815_/D (DFFR_X1)
           1.61   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24815_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.61   data arrival time
---------------------------------------------------------
           2.35   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24814_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.52 ^ _16456_/Z (BUF_X4)
   0.03    1.55 v _21948_/ZN (NAND3_X1)
   0.03    1.58 ^ _21950_/ZN (AOI21_X1)
   0.02    1.60 v _21951_/ZN (OAI21_X1)
   0.02    1.62 ^ _21952_/ZN (OAI21_X1)
   0.00    1.62 ^ _24814_/D (DFFR_X1)
           1.62   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24814_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.62   data arrival time
---------------------------------------------------------
           2.35   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25081_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.03    1.24 ^ _15600_/ZN (NAND2_X1)
   0.01    1.25 v _16227_/ZN (AOI21_X1)
   0.06    1.31 v _16228_/ZN (OR2_X1)
   0.04    1.35 ^ _16250_/ZN (NOR2_X1)
   0.02    1.37 v _16259_/ZN (AOI21_X2)
   0.04    1.40 v _16262_/ZN (AND4_X4)
   0.04    1.45 v _16455_/ZN (AND2_X2)
   0.03    1.48 v _16456_/Z (BUF_X4)
   0.07    1.55 ^ _22717_/ZN (AOI21_X1)
   0.06    1.61 v _22782_/Z (MUX2_X1)
   0.00    1.61 v _25081_/D (DFFR_X1)
           1.61   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25081_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.61   data arrival time
---------------------------------------------------------
           2.35   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25082_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.03    1.24 ^ _15600_/ZN (NAND2_X1)
   0.01    1.25 v _16227_/ZN (AOI21_X1)
   0.06    1.31 v _16228_/ZN (OR2_X1)
   0.04    1.35 ^ _16250_/ZN (NOR2_X1)
   0.02    1.37 v _16259_/ZN (AOI21_X2)
   0.04    1.40 v _16262_/ZN (AND4_X4)
   0.04    1.45 v _16455_/ZN (AND2_X2)
   0.03    1.48 v _16456_/Z (BUF_X4)
   0.07    1.55 ^ _22717_/ZN (AOI21_X1)
   0.06    1.61 v _22785_/Z (MUX2_X1)
   0.00    1.61 v _25082_/D (DFFR_X1)
           1.61   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25082_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.61   data arrival time
---------------------------------------------------------
           2.35   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25083_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.03    1.24 ^ _15600_/ZN (NAND2_X1)
   0.01    1.25 v _16227_/ZN (AOI21_X1)
   0.06    1.31 v _16228_/ZN (OR2_X1)
   0.04    1.35 ^ _16250_/ZN (NOR2_X1)
   0.02    1.37 v _16259_/ZN (AOI21_X2)
   0.04    1.40 v _16262_/ZN (AND4_X4)
   0.04    1.45 v _16455_/ZN (AND2_X2)
   0.03    1.48 v _16456_/Z (BUF_X4)
   0.07    1.55 ^ _22717_/ZN (AOI21_X1)
   0.06    1.61 v _22788_/Z (MUX2_X1)
   0.00    1.61 v _25083_/D (DFFR_X1)
           1.61   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25083_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.61   data arrival time
---------------------------------------------------------
           2.35   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25084_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.03    1.24 ^ _15600_/ZN (NAND2_X1)
   0.01    1.25 v _16227_/ZN (AOI21_X1)
   0.06    1.31 v _16228_/ZN (OR2_X1)
   0.04    1.35 ^ _16250_/ZN (NOR2_X1)
   0.02    1.37 v _16259_/ZN (AOI21_X2)
   0.04    1.40 v _16262_/ZN (AND4_X4)
   0.04    1.45 v _16455_/ZN (AND2_X2)
   0.03    1.48 v _16456_/Z (BUF_X4)
   0.07    1.55 ^ _22717_/ZN (AOI21_X1)
   0.06    1.61 v _22791_/Z (MUX2_X1)
   0.00    1.61 v _25084_/D (DFFR_X1)
           1.61   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25084_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.61   data arrival time
---------------------------------------------------------
           2.35   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24803_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.02    1.45 v _21536_/ZN (NAND2_X4)
   0.05    1.50 ^ _21620_/ZN (OAI21_X1)
   0.06    1.56 ^ _21840_/Z (BUF_X1)
   0.01    1.58 v _21841_/ZN (NOR2_X1)
   0.04    1.62 ^ _21850_/ZN (AOI21_X1)
   0.00    1.62 ^ _24803_/D (DFFR_X1)
           1.62   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24803_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.62   data arrival time
---------------------------------------------------------
           2.35   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24804_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.02    1.45 v _21536_/ZN (NAND2_X4)
   0.05    1.50 ^ _21620_/ZN (OAI21_X1)
   0.06    1.56 ^ _21840_/Z (BUF_X1)
   0.01    1.58 v _21851_/ZN (NOR2_X1)
   0.04    1.62 ^ _21859_/ZN (AOI21_X1)
   0.00    1.62 ^ _24804_/D (DFFR_X1)
           1.62   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24804_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.62   data arrival time
---------------------------------------------------------
           2.35   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24805_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.02    1.45 v _21536_/ZN (NAND2_X4)
   0.05    1.50 ^ _21620_/ZN (OAI21_X1)
   0.06    1.56 ^ _21840_/Z (BUF_X1)
   0.01    1.58 v _21860_/ZN (NOR2_X1)
   0.04    1.62 ^ _21869_/ZN (AOI21_X1)
   0.00    1.62 ^ _24805_/D (DFFR_X1)
           1.62   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24805_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.62   data arrival time
---------------------------------------------------------
           2.35   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24806_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.02    1.45 v _21536_/ZN (NAND2_X4)
   0.05    1.50 ^ _21620_/ZN (OAI21_X1)
   0.06    1.56 ^ _21840_/Z (BUF_X1)
   0.01    1.58 v _21870_/ZN (NOR2_X1)
   0.04    1.62 ^ _21878_/ZN (AOI21_X1)
   0.00    1.62 ^ _24806_/D (DFFR_X1)
           1.62   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24806_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.62   data arrival time
---------------------------------------------------------
           2.35   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24807_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.02    1.45 v _21536_/ZN (NAND2_X4)
   0.05    1.50 ^ _21620_/ZN (OAI21_X1)
   0.06    1.56 ^ _21840_/Z (BUF_X1)
   0.01    1.58 v _21879_/ZN (NOR2_X1)
   0.04    1.62 ^ _21888_/ZN (AOI21_X1)
   0.00    1.62 ^ _24807_/D (DFFR_X1)
           1.62   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24807_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.62   data arrival time
---------------------------------------------------------
           2.35   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24808_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.02    1.45 v _21536_/ZN (NAND2_X4)
   0.05    1.50 ^ _21620_/ZN (OAI21_X1)
   0.06    1.56 ^ _21840_/Z (BUF_X1)
   0.01    1.58 v _21889_/ZN (NOR2_X1)
   0.04    1.62 ^ _21897_/ZN (AOI21_X1)
   0.00    1.62 ^ _24808_/D (DFFR_X1)
           1.62   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24808_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.62   data arrival time
---------------------------------------------------------
           2.35   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24810_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.02    1.45 v _21536_/ZN (NAND2_X4)
   0.05    1.50 ^ _21620_/ZN (OAI21_X1)
   0.06    1.56 ^ _21840_/Z (BUF_X1)
   0.01    1.58 v _21910_/ZN (NOR2_X1)
   0.04    1.62 ^ _21917_/ZN (AOI21_X1)
   0.00    1.62 ^ _24810_/D (DFFR_X1)
           1.62   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24810_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.62   data arrival time
---------------------------------------------------------
           2.35   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24811_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.02    1.45 v _21536_/ZN (NAND2_X4)
   0.05    1.50 ^ _21620_/ZN (OAI21_X1)
   0.06    1.56 ^ _21840_/Z (BUF_X1)
   0.01    1.58 v _21918_/ZN (NOR2_X1)
   0.04    1.62 ^ _21927_/ZN (AOI21_X1)
   0.00    1.62 ^ _24811_/D (DFFR_X1)
           1.62   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24811_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.62   data arrival time
---------------------------------------------------------
           2.35   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24812_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.02    1.45 v _21536_/ZN (NAND2_X4)
   0.05    1.50 ^ _21620_/ZN (OAI21_X1)
   0.06    1.56 ^ _21840_/Z (BUF_X1)
   0.01    1.58 v _21928_/ZN (NOR2_X1)
   0.04    1.62 ^ _21936_/ZN (AOI21_X1)
   0.00    1.62 ^ _24812_/D (DFFR_X1)
           1.62   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24812_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.62   data arrival time
---------------------------------------------------------
           2.35   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24813_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.02    1.45 v _21536_/ZN (NAND2_X4)
   0.05    1.50 ^ _21620_/ZN (OAI21_X1)
   0.06    1.56 ^ _21840_/Z (BUF_X1)
   0.01    1.58 v _21937_/ZN (NOR2_X1)
   0.04    1.62 ^ _21946_/ZN (AOI21_X1)
   0.00    1.62 ^ _24813_/D (DFFR_X1)
           1.62   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24813_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.62   data arrival time
---------------------------------------------------------
           2.35   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _25427_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.02    1.27 v _15603_/ZN (NOR3_X1)
   0.05    1.32 v _16232_/ZN (OR2_X1)
   0.09    1.42 ^ _16237_/ZN (NOR4_X1)
   0.02    1.44 v _16238_/ZN (INV_X1)
   0.05    1.49 ^ _16263_/ZN (AOI21_X4)
   0.03    1.52 v _16281_/ZN (OAI211_X4)
   0.08    1.60 ^ _16308_/ZN (NOR4_X4)
   0.01    1.61 v _16314_/ZN (NOR3_X1)
   0.00    1.61 v _25427_/D (DFFR_X1)
           1.61   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25427_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.61   data arrival time
---------------------------------------------------------
           2.35   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24889_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.02    1.45 v _21536_/ZN (NAND2_X4)
   0.09    1.54 ^ _22026_/ZN (NOR3_X2)
   0.05    1.59 ^ _22027_/Z (BUF_X2)
   0.02    1.61 v _22084_/ZN (AOI21_X1)
   0.00    1.61 v _24889_/D (DFFR_X1)
           1.61   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24889_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.61   data arrival time
---------------------------------------------------------
           2.35   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24798_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.02    1.45 v _21536_/ZN (NAND2_X4)
   0.05    1.50 ^ _21620_/ZN (OAI21_X1)
   0.06    1.56 ^ _21787_/Z (BUF_X1)
   0.02    1.59 v _21795_/ZN (NAND3_X1)
   0.02    1.61 ^ _21797_/ZN (OAI21_X1)
   0.00    1.61 ^ _24798_/D (DFFR_X1)
           1.61   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24798_/CK (DFFR_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.61   data arrival time
---------------------------------------------------------
           2.35   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24809_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.02    1.45 v _21536_/ZN (NAND2_X4)
   0.05    1.50 ^ _21620_/ZN (OAI21_X1)
   0.06    1.56 ^ _21787_/Z (BUF_X1)
   0.02    1.59 v _21907_/ZN (NAND3_X1)
   0.02    1.61 ^ _21909_/ZN (OAI21_X1)
   0.00    1.61 ^ _24809_/D (DFFR_X1)
           1.61   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24809_/CK (DFFR_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.61   data arrival time
---------------------------------------------------------
           2.35   slack (MET)


Startpoint: data_rdata_i[15] (input port clocked by clk_i)
Endpoint: _24641_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rdata_i[15] (in)
   0.02    1.23 ^ _18626_/ZN (NAND2_X1)
   0.01    1.24 v _18627_/ZN (AOI21_X1)
   0.05    1.29 ^ _18628_/ZN (NOR3_X1)
   0.04    1.33 v _18631_/ZN (OAI21_X1)
   0.09    1.43 ^ _19454_/ZN (AOI21_X1)
   0.08    1.51 ^ _19722_/Z (CLKBUF_X1)
   0.02    1.53 v _19726_/ZN (AOI211_X1)
   0.07    1.60 ^ _19727_/ZN (AOI211_X1)
   0.01    1.60 v _19728_/ZN (INV_X1)
   0.00    1.60 v _24641_/D (DFFR_X1)
           1.60   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24641_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.60   data arrival time
---------------------------------------------------------
           2.36   slack (MET)


Startpoint: data_rdata_i[15] (input port clocked by clk_i)
Endpoint: _24643_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rdata_i[15] (in)
   0.02    1.23 ^ _18626_/ZN (NAND2_X1)
   0.01    1.24 v _18627_/ZN (AOI21_X1)
   0.05    1.29 ^ _18628_/ZN (NOR3_X1)
   0.04    1.33 v _18631_/ZN (OAI21_X1)
   0.09    1.43 ^ _19454_/ZN (AOI21_X1)
   0.08    1.51 ^ _19722_/Z (CLKBUF_X1)
   0.02    1.53 v _19981_/ZN (AOI211_X1)
   0.07    1.60 ^ _19982_/ZN (AOI211_X1)
   0.01    1.60 v _19983_/ZN (INV_X1)
   0.00    1.60 v _24643_/D (DFFR_X1)
           1.60   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24643_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.60   data arrival time
---------------------------------------------------------
           2.36   slack (MET)


Startpoint: data_rdata_i[15] (input port clocked by clk_i)
Endpoint: _24645_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rdata_i[15] (in)
   0.02    1.23 ^ _18626_/ZN (NAND2_X1)
   0.01    1.24 v _18627_/ZN (AOI21_X1)
   0.05    1.29 ^ _18628_/ZN (NOR3_X1)
   0.04    1.33 v _18631_/ZN (OAI21_X1)
   0.09    1.43 ^ _19454_/ZN (AOI21_X1)
   0.08    1.51 ^ _19722_/Z (CLKBUF_X1)
   0.02    1.53 v _20211_/ZN (AOI211_X1)
   0.07    1.60 ^ _20212_/ZN (AOI211_X1)
   0.01    1.60 v _20213_/ZN (INV_X1)
   0.00    1.60 v _24645_/D (DFFR_X1)
           1.60   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24645_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.60   data arrival time
---------------------------------------------------------
           2.36   slack (MET)


Startpoint: data_rdata_i[15] (input port clocked by clk_i)
Endpoint: _24647_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rdata_i[15] (in)
   0.02    1.23 ^ _18626_/ZN (NAND2_X1)
   0.01    1.24 v _18627_/ZN (AOI21_X1)
   0.05    1.29 ^ _18628_/ZN (NOR3_X1)
   0.04    1.33 v _18631_/ZN (OAI21_X1)
   0.09    1.43 ^ _19454_/ZN (AOI21_X1)
   0.08    1.51 ^ _19722_/Z (CLKBUF_X1)
   0.02    1.53 v _20438_/ZN (AOI211_X1)
   0.07    1.60 ^ _20439_/ZN (AOI211_X1)
   0.01    1.60 v _20440_/ZN (INV_X1)
   0.00    1.60 v _24647_/D (DFFR_X1)
           1.60   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24647_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.60   data arrival time
---------------------------------------------------------
           2.36   slack (MET)


Startpoint: data_rdata_i[15] (input port clocked by clk_i)
Endpoint: _24648_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rdata_i[15] (in)
   0.02    1.23 ^ _18626_/ZN (NAND2_X1)
   0.01    1.24 v _18627_/ZN (AOI21_X1)
   0.05    1.29 ^ _18628_/ZN (NOR3_X1)
   0.04    1.33 v _18631_/ZN (OAI21_X1)
   0.09    1.43 ^ _19454_/ZN (AOI21_X1)
   0.08    1.51 ^ _19722_/Z (CLKBUF_X1)
   0.02    1.53 v _20546_/ZN (AOI211_X1)
   0.07    1.60 ^ _20547_/ZN (AOI211_X1)
   0.01    1.60 v _20548_/ZN (INV_X1)
   0.00    1.60 v _24648_/D (DFFR_X1)
           1.60   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24648_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.60   data arrival time
---------------------------------------------------------
           2.36   slack (MET)


Startpoint: data_rdata_i[15] (input port clocked by clk_i)
Endpoint: _24649_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rdata_i[15] (in)
   0.02    1.23 ^ _18626_/ZN (NAND2_X1)
   0.01    1.24 v _18627_/ZN (AOI21_X1)
   0.05    1.29 ^ _18628_/ZN (NOR3_X1)
   0.04    1.33 v _18631_/ZN (OAI21_X1)
   0.09    1.43 ^ _19454_/ZN (AOI21_X1)
   0.08    1.51 ^ _19722_/Z (CLKBUF_X1)
   0.02    1.53 v _20652_/ZN (AOI211_X1)
   0.07    1.60 ^ _20653_/ZN (AOI211_X1)
   0.01    1.60 v _20654_/ZN (INV_X1)
   0.00    1.60 v _24649_/D (DFFR_X1)
           1.60   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24649_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.60   data arrival time
---------------------------------------------------------
           2.36   slack (MET)


Startpoint: data_rdata_i[15] (input port clocked by clk_i)
Endpoint: _24650_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rdata_i[15] (in)
   0.02    1.23 ^ _18626_/ZN (NAND2_X1)
   0.01    1.24 v _18627_/ZN (AOI21_X1)
   0.05    1.29 ^ _18628_/ZN (NOR3_X1)
   0.04    1.33 v _18631_/ZN (OAI21_X1)
   0.09    1.43 ^ _19454_/ZN (AOI21_X1)
   0.08    1.51 ^ _19722_/Z (CLKBUF_X1)
   0.02    1.53 v _20745_/ZN (AOI211_X1)
   0.07    1.60 ^ _20746_/ZN (AOI211_X1)
   0.01    1.60 v _20747_/ZN (INV_X1)
   0.00    1.60 v _24650_/D (DFFR_X1)
           1.60   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24650_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.60   data arrival time
---------------------------------------------------------
           2.36   slack (MET)


Startpoint: data_rdata_i[15] (input port clocked by clk_i)
Endpoint: _24651_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rdata_i[15] (in)
   0.02    1.23 ^ _18626_/ZN (NAND2_X1)
   0.01    1.24 v _18627_/ZN (AOI21_X1)
   0.05    1.29 ^ _18628_/ZN (NOR3_X1)
   0.04    1.33 v _18631_/ZN (OAI21_X1)
   0.09    1.43 ^ _19454_/ZN (AOI21_X1)
   0.08    1.51 ^ _19722_/Z (CLKBUF_X1)
   0.02    1.53 v _20838_/ZN (AOI211_X1)
   0.07    1.60 ^ _20839_/ZN (AOI211_X1)
   0.01    1.60 v _20840_/ZN (INV_X1)
   0.00    1.60 v _24651_/D (DFFR_X1)
           1.60   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24651_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.60   data arrival time
---------------------------------------------------------
           2.36   slack (MET)


Startpoint: data_rdata_i[15] (input port clocked by clk_i)
Endpoint: _24652_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rdata_i[15] (in)
   0.02    1.23 ^ _18626_/ZN (NAND2_X1)
   0.01    1.24 v _18627_/ZN (AOI21_X1)
   0.05    1.29 ^ _18628_/ZN (NOR3_X1)
   0.04    1.33 v _18631_/ZN (OAI21_X1)
   0.09    1.43 ^ _19454_/ZN (AOI21_X1)
   0.08    1.51 ^ _19722_/Z (CLKBUF_X1)
   0.02    1.53 v _20917_/ZN (AOI211_X1)
   0.07    1.60 ^ _20918_/ZN (AOI211_X1)
   0.01    1.60 v _20919_/ZN (INV_X1)
   0.00    1.60 v _24652_/D (DFFR_X1)
           1.60   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24652_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.60   data arrival time
---------------------------------------------------------
           2.36   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24522_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.52 ^ _16456_/Z (BUF_X4)
   0.03    1.55 v _16457_/ZN (NAND2_X1)
   0.05    1.60 v _16728_/Z (MUX2_X1)
   0.00    1.60 v _24522_/D (DFFR_X1)
           1.60   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24522_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.60   data arrival time
---------------------------------------------------------
           2.36   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24523_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.52 ^ _16456_/Z (BUF_X4)
   0.03    1.55 v _16457_/ZN (NAND2_X1)
   0.05    1.60 v _16747_/Z (MUX2_X1)
   0.00    1.60 v _24523_/D (DFFR_X1)
           1.60   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24523_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.60   data arrival time
---------------------------------------------------------
           2.36   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24524_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.52 ^ _16456_/Z (BUF_X4)
   0.03    1.55 v _16457_/ZN (NAND2_X1)
   0.05    1.60 v _16766_/Z (MUX2_X1)
   0.00    1.60 v _24524_/D (DFFR_X1)
           1.60   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24524_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.60   data arrival time
---------------------------------------------------------
           2.36   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24525_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.52 ^ _16456_/Z (BUF_X4)
   0.03    1.55 v _16457_/ZN (NAND2_X1)
   0.05    1.60 v _16780_/Z (MUX2_X1)
   0.00    1.60 v _24525_/D (DFFR_X1)
           1.60   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24525_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.60   data arrival time
---------------------------------------------------------
           2.36   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24744_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.52 ^ _16456_/Z (BUF_X4)
   0.03    1.55 v _21499_/ZN (NAND2_X1)
   0.05    1.60 v _21535_/Z (MUX2_X1)
   0.00    1.60 v _24744_/D (DFFR_X1)
           1.60   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24744_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.60   data arrival time
---------------------------------------------------------
           2.36   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24732_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.52 ^ _16456_/Z (BUF_X4)
   0.03    1.55 v _21499_/ZN (NAND2_X1)
   0.05    1.60 v _21512_/Z (MUX2_X1)
   0.00    1.60 v _24732_/D (DFFR_X1)
           1.60   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24732_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.60   data arrival time
---------------------------------------------------------
           2.36   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24741_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.52 ^ _16456_/Z (BUF_X4)
   0.03    1.55 v _21499_/ZN (NAND2_X1)
   0.05    1.60 v _21530_/Z (MUX2_X1)
   0.00    1.60 v _24741_/D (DFFR_X1)
           1.60   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24741_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.60   data arrival time
---------------------------------------------------------
           2.36   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24490_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.04    1.53 v _16706_/ZN (NAND2_X1)
   0.06    1.59 v _16707_/Z (MUX2_X1)
   0.00    1.59 v _24490_/D (DFFR_X1)
           1.59   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24490_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.59   data arrival time
---------------------------------------------------------
           2.37   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25187_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.02    1.50 v _23087_/ZN (NAND2_X1)
   0.03    1.53 ^ _23088_/ZN (NAND3_X1)
   0.06    1.59 v _23183_/Z (MUX2_X1)
   0.00    1.59 v _25187_/D (DFFR_X1)
           1.59   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25187_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.59   data arrival time
---------------------------------------------------------
           2.37   slack (MET)


Startpoint: data_rdata_i[15] (input port clocked by clk_i)
Endpoint: _24654_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rdata_i[15] (in)
   0.02    1.23 ^ _18626_/ZN (NAND2_X1)
   0.01    1.24 v _18627_/ZN (AOI21_X1)
   0.05    1.29 ^ _18628_/ZN (NOR3_X1)
   0.04    1.33 v _18631_/ZN (OAI21_X1)
   0.09    1.43 ^ _19454_/ZN (AOI21_X1)
   0.08    1.51 ^ _19722_/Z (CLKBUF_X1)
   0.02    1.53 v _21070_/ZN (AOI211_X1)
   0.04    1.57 ^ _21071_/ZN (AOI21_X1)
   0.01    1.59 v _21072_/ZN (NAND2_X1)
   0.00    1.59 v _24654_/D (DFFR_X1)
           1.59   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24654_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.59   data arrival time
---------------------------------------------------------
           2.37   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _26459_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.52 ^ _16456_/Z (BUF_X4)
   0.02    1.54 v _23906_/ZN (NAND2_X1)
   0.05    1.58 v _23908_/Z (MUX2_X1)
   0.00    1.58 v _26459_/D (DFFR_X1)
           1.58   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _26459_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.58   data arrival time
---------------------------------------------------------
           2.37   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _26458_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.05    1.49 ^ _16455_/ZN (AND2_X2)
   0.03    1.52 ^ _16456_/Z (BUF_X4)
   0.02    1.54 v _23906_/ZN (NAND2_X1)
   0.05    1.58 v _23907_/Z (MUX2_X1)
   0.00    1.58 v _26458_/D (DFFR_X1)
           1.58   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _26458_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.58   data arrival time
---------------------------------------------------------
           2.37   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24974_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15646_/ZN (AOI22_X1)
   0.01    0.47 v _15647_/ZN (INV_X1)
   0.08    0.54 ^ _15648_/ZN (AOI221_X1)
   0.06    0.60 ^ _15651_/ZN (AND3_X1)
   0.05    0.65 ^ _15657_/ZN (AND2_X1)
   0.02    0.67 v _15660_/ZN (NAND3_X1)
   0.03    0.70 ^ _15663_/ZN (AOI21_X1)
   0.04    0.75 ^ _15664_/ZN (OR4_X1)
   0.02    0.77 v _15665_/ZN (NOR2_X1)
   0.11    0.88 v _15691_/ZN (OR4_X1)
   0.05    0.92 v _15692_/Z (BUF_X1)
   0.05    0.97 ^ _15741_/ZN (OAI21_X1)
   0.03    1.00 v _22433_/ZN (NAND3_X1)
   0.05    1.05 ^ _22435_/ZN (NOR2_X1)
   0.05    1.10 ^ _22439_/ZN (AND3_X1)
   0.02    1.12 v _22441_/ZN (NAND2_X1)
   0.04    1.17 ^ _22443_/ZN (NOR2_X1)
   0.03    1.19 v _22445_/ZN (NAND2_X1)
   0.07    1.26 ^ _22450_/ZN (NOR3_X1)
   0.03    1.29 v _22452_/ZN (NAND2_X1)
   0.05    1.34 ^ _22454_/ZN (NOR2_X1)
   0.03    1.37 v _22458_/ZN (NAND3_X1)
   0.05    1.42 ^ _22460_/ZN (NOR2_X1)
   0.05    1.48 ^ _22465_/ZN (AND3_X1)
   0.02    1.50 v _22467_/ZN (NAND2_X1)
   0.04    1.54 ^ _22469_/ZN (NOR2_X1)
   0.05    1.59 ^ _22470_/Z (XOR2_X1)
   0.00    1.59 ^ _24974_/D (DFF_X1)
           1.59   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24974_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.59   data arrival time
---------------------------------------------------------
           2.38   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _25000_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.00    1.20 ^ data_gnt_i (in)
   0.05    1.25 ^ _15411_/Z (BUF_X1)
   0.01    1.27 v _22503_/ZN (INV_X1)
   0.07    1.33 ^ _22504_/ZN (AOI211_X1)
   0.02    1.36 v _22506_/ZN (OAI22_X1)
   0.06    1.42 ^ _22508_/ZN (AOI21_X1)
   0.09    1.51 ^ _22522_/Z (CLKBUF_X1)
   0.06    1.57 v _22523_/Z (MUX2_X1)
   0.00    1.57 v _25000_/D (DFFR_X1)
           1.57   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25000_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.57   data arrival time
---------------------------------------------------------
           2.39   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _25001_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.00    1.20 ^ data_gnt_i (in)
   0.05    1.25 ^ _15411_/Z (BUF_X1)
   0.01    1.27 v _22503_/ZN (INV_X1)
   0.07    1.33 ^ _22504_/ZN (AOI211_X1)
   0.02    1.36 v _22506_/ZN (OAI22_X1)
   0.06    1.42 ^ _22508_/ZN (AOI21_X1)
   0.09    1.51 ^ _22522_/Z (CLKBUF_X1)
   0.06    1.57 v _22524_/Z (MUX2_X1)
   0.00    1.57 v _25001_/D (DFFR_X1)
           1.57   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25001_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.57   data arrival time
---------------------------------------------------------
           2.39   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _25002_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.00    1.20 ^ data_gnt_i (in)
   0.05    1.25 ^ _15411_/Z (BUF_X1)
   0.01    1.27 v _22503_/ZN (INV_X1)
   0.07    1.33 ^ _22504_/ZN (AOI211_X1)
   0.02    1.36 v _22506_/ZN (OAI22_X1)
   0.06    1.42 ^ _22508_/ZN (AOI21_X1)
   0.09    1.51 ^ _22522_/Z (CLKBUF_X1)
   0.06    1.57 v _22525_/Z (MUX2_X1)
   0.00    1.57 v _25002_/D (DFFR_X1)
           1.57   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25002_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.57   data arrival time
---------------------------------------------------------
           2.39   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _25003_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.00    1.20 ^ data_gnt_i (in)
   0.05    1.25 ^ _15411_/Z (BUF_X1)
   0.01    1.27 v _22503_/ZN (INV_X1)
   0.07    1.33 ^ _22504_/ZN (AOI211_X1)
   0.02    1.36 v _22506_/ZN (OAI22_X1)
   0.06    1.42 ^ _22508_/ZN (AOI21_X1)
   0.09    1.51 ^ _22522_/Z (CLKBUF_X1)
   0.06    1.57 v _22526_/Z (MUX2_X1)
   0.00    1.57 v _25003_/D (DFFR_X1)
           1.57   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25003_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.57   data arrival time
---------------------------------------------------------
           2.39   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _25004_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.00    1.20 ^ data_gnt_i (in)
   0.05    1.25 ^ _15411_/Z (BUF_X1)
   0.01    1.27 v _22503_/ZN (INV_X1)
   0.07    1.33 ^ _22504_/ZN (AOI211_X1)
   0.02    1.36 v _22506_/ZN (OAI22_X1)
   0.06    1.42 ^ _22508_/ZN (AOI21_X1)
   0.09    1.51 ^ _22522_/Z (CLKBUF_X1)
   0.06    1.57 v _22527_/Z (MUX2_X1)
   0.00    1.57 v _25004_/D (DFFR_X1)
           1.57   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25004_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.57   data arrival time
---------------------------------------------------------
           2.39   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _25005_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.00    1.20 ^ data_gnt_i (in)
   0.05    1.25 ^ _15411_/Z (BUF_X1)
   0.01    1.27 v _22503_/ZN (INV_X1)
   0.07    1.33 ^ _22504_/ZN (AOI211_X1)
   0.02    1.36 v _22506_/ZN (OAI22_X1)
   0.06    1.42 ^ _22508_/ZN (AOI21_X1)
   0.09    1.51 ^ _22522_/Z (CLKBUF_X1)
   0.06    1.57 v _22528_/Z (MUX2_X1)
   0.00    1.57 v _25005_/D (DFFR_X1)
           1.57   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25005_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.57   data arrival time
---------------------------------------------------------
           2.39   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _25006_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.00    1.20 ^ data_gnt_i (in)
   0.05    1.25 ^ _15411_/Z (BUF_X1)
   0.01    1.27 v _22503_/ZN (INV_X1)
   0.07    1.33 ^ _22504_/ZN (AOI211_X1)
   0.02    1.36 v _22506_/ZN (OAI22_X1)
   0.06    1.42 ^ _22508_/ZN (AOI21_X1)
   0.09    1.51 ^ _22522_/Z (CLKBUF_X1)
   0.06    1.57 v _22529_/Z (MUX2_X1)
   0.00    1.57 v _25006_/D (DFFR_X1)
           1.57   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25006_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.57   data arrival time
---------------------------------------------------------
           2.39   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _25007_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.00    1.20 ^ data_gnt_i (in)
   0.05    1.25 ^ _15411_/Z (BUF_X1)
   0.01    1.27 v _22503_/ZN (INV_X1)
   0.07    1.33 ^ _22504_/ZN (AOI211_X1)
   0.02    1.36 v _22506_/ZN (OAI22_X1)
   0.06    1.42 ^ _22508_/ZN (AOI21_X1)
   0.09    1.51 ^ _22522_/Z (CLKBUF_X1)
   0.06    1.57 v _22530_/Z (MUX2_X1)
   0.00    1.57 v _25007_/D (DFFR_X1)
           1.57   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25007_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.57   data arrival time
---------------------------------------------------------
           2.39   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _25008_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.00    1.20 ^ data_gnt_i (in)
   0.05    1.25 ^ _15411_/Z (BUF_X1)
   0.01    1.27 v _22503_/ZN (INV_X1)
   0.07    1.33 ^ _22504_/ZN (AOI211_X1)
   0.02    1.36 v _22506_/ZN (OAI22_X1)
   0.06    1.42 ^ _22508_/ZN (AOI21_X1)
   0.09    1.51 ^ _22522_/Z (CLKBUF_X1)
   0.06    1.57 v _22531_/Z (MUX2_X1)
   0.00    1.57 v _25008_/D (DFFR_X1)
           1.57   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25008_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.57   data arrival time
---------------------------------------------------------
           2.39   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _25009_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.00    1.20 ^ data_gnt_i (in)
   0.05    1.25 ^ _15411_/Z (BUF_X1)
   0.01    1.27 v _22503_/ZN (INV_X1)
   0.07    1.33 ^ _22504_/ZN (AOI211_X1)
   0.02    1.36 v _22506_/ZN (OAI22_X1)
   0.06    1.42 ^ _22508_/ZN (AOI21_X1)
   0.09    1.51 ^ _22522_/Z (CLKBUF_X1)
   0.06    1.57 v _22532_/Z (MUX2_X1)
   0.00    1.57 v _25009_/D (DFFR_X1)
           1.57   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25009_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.57   data arrival time
---------------------------------------------------------
           2.39   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _25010_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.00    1.20 ^ data_gnt_i (in)
   0.05    1.25 ^ _15411_/Z (BUF_X1)
   0.01    1.27 v _22503_/ZN (INV_X1)
   0.07    1.33 ^ _22504_/ZN (AOI211_X1)
   0.02    1.36 v _22506_/ZN (OAI22_X1)
   0.06    1.42 ^ _22508_/ZN (AOI21_X1)
   0.09    1.51 ^ _22533_/Z (CLKBUF_X1)
   0.06    1.57 v _22534_/Z (MUX2_X1)
   0.00    1.57 v _25010_/D (DFFR_X1)
           1.57   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25010_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.57   data arrival time
---------------------------------------------------------
           2.39   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _25011_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.00    1.20 ^ data_gnt_i (in)
   0.05    1.25 ^ _15411_/Z (BUF_X1)
   0.01    1.27 v _22503_/ZN (INV_X1)
   0.07    1.33 ^ _22504_/ZN (AOI211_X1)
   0.02    1.36 v _22506_/ZN (OAI22_X1)
   0.06    1.42 ^ _22508_/ZN (AOI21_X1)
   0.09    1.51 ^ _22533_/Z (CLKBUF_X1)
   0.06    1.57 v _22535_/Z (MUX2_X1)
   0.00    1.57 v _25011_/D (DFFR_X1)
           1.57   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25011_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.57   data arrival time
---------------------------------------------------------
           2.39   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _25012_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.00    1.20 ^ data_gnt_i (in)
   0.05    1.25 ^ _15411_/Z (BUF_X1)
   0.01    1.27 v _22503_/ZN (INV_X1)
   0.07    1.33 ^ _22504_/ZN (AOI211_X1)
   0.02    1.36 v _22506_/ZN (OAI22_X1)
   0.06    1.42 ^ _22508_/ZN (AOI21_X1)
   0.09    1.51 ^ _22533_/Z (CLKBUF_X1)
   0.06    1.57 v _22536_/Z (MUX2_X1)
   0.00    1.57 v _25012_/D (DFFR_X1)
           1.57   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25012_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.57   data arrival time
---------------------------------------------------------
           2.39   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _25013_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.00    1.20 ^ data_gnt_i (in)
   0.05    1.25 ^ _15411_/Z (BUF_X1)
   0.01    1.27 v _22503_/ZN (INV_X1)
   0.07    1.33 ^ _22504_/ZN (AOI211_X1)
   0.02    1.36 v _22506_/ZN (OAI22_X1)
   0.06    1.42 ^ _22508_/ZN (AOI21_X1)
   0.09    1.51 ^ _22533_/Z (CLKBUF_X1)
   0.06    1.57 v _22537_/Z (MUX2_X1)
   0.00    1.57 v _25013_/D (DFFR_X1)
           1.57   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25013_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.57   data arrival time
---------------------------------------------------------
           2.39   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _25014_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.00    1.20 ^ data_gnt_i (in)
   0.05    1.25 ^ _15411_/Z (BUF_X1)
   0.01    1.27 v _22503_/ZN (INV_X1)
   0.07    1.33 ^ _22504_/ZN (AOI211_X1)
   0.02    1.36 v _22506_/ZN (OAI22_X1)
   0.06    1.42 ^ _22508_/ZN (AOI21_X1)
   0.09    1.51 ^ _22533_/Z (CLKBUF_X1)
   0.06    1.57 v _22538_/Z (MUX2_X1)
   0.00    1.57 v _25014_/D (DFFR_X1)
           1.57   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25014_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.57   data arrival time
---------------------------------------------------------
           2.39   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _25015_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.00    1.20 ^ data_gnt_i (in)
   0.05    1.25 ^ _15411_/Z (BUF_X1)
   0.01    1.27 v _22503_/ZN (INV_X1)
   0.07    1.33 ^ _22504_/ZN (AOI211_X1)
   0.02    1.36 v _22506_/ZN (OAI22_X1)
   0.06    1.42 ^ _22508_/ZN (AOI21_X1)
   0.09    1.51 ^ _22533_/Z (CLKBUF_X1)
   0.06    1.57 v _22539_/Z (MUX2_X1)
   0.00    1.57 v _25015_/D (DFFR_X1)
           1.57   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25015_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.57   data arrival time
---------------------------------------------------------
           2.39   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _25016_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.00    1.20 ^ data_gnt_i (in)
   0.05    1.25 ^ _15411_/Z (BUF_X1)
   0.01    1.27 v _22503_/ZN (INV_X1)
   0.07    1.33 ^ _22504_/ZN (AOI211_X1)
   0.02    1.36 v _22506_/ZN (OAI22_X1)
   0.06    1.42 ^ _22508_/ZN (AOI21_X1)
   0.09    1.51 ^ _22533_/Z (CLKBUF_X1)
   0.06    1.57 v _22540_/Z (MUX2_X1)
   0.00    1.57 v _25016_/D (DFFR_X1)
           1.57   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25016_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.57   data arrival time
---------------------------------------------------------
           2.39   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _25017_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.00    1.20 ^ data_gnt_i (in)
   0.05    1.25 ^ _15411_/Z (BUF_X1)
   0.01    1.27 v _22503_/ZN (INV_X1)
   0.07    1.33 ^ _22504_/ZN (AOI211_X1)
   0.02    1.36 v _22506_/ZN (OAI22_X1)
   0.06    1.42 ^ _22508_/ZN (AOI21_X1)
   0.09    1.51 ^ _22533_/Z (CLKBUF_X1)
   0.06    1.57 v _22541_/Z (MUX2_X1)
   0.00    1.57 v _25017_/D (DFFR_X1)
           1.57   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25017_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.57   data arrival time
---------------------------------------------------------
           2.39   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _25018_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.00    1.20 ^ data_gnt_i (in)
   0.05    1.25 ^ _15411_/Z (BUF_X1)
   0.01    1.27 v _22503_/ZN (INV_X1)
   0.07    1.33 ^ _22504_/ZN (AOI211_X1)
   0.02    1.36 v _22506_/ZN (OAI22_X1)
   0.06    1.42 ^ _22508_/ZN (AOI21_X1)
   0.09    1.51 ^ _22533_/Z (CLKBUF_X1)
   0.06    1.57 v _22542_/Z (MUX2_X1)
   0.00    1.57 v _25018_/D (DFFR_X1)
           1.57   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25018_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.57   data arrival time
---------------------------------------------------------
           2.39   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _25019_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.00    1.20 ^ data_gnt_i (in)
   0.05    1.25 ^ _15411_/Z (BUF_X1)
   0.01    1.27 v _22503_/ZN (INV_X1)
   0.07    1.33 ^ _22504_/ZN (AOI211_X1)
   0.02    1.36 v _22506_/ZN (OAI22_X1)
   0.06    1.42 ^ _22508_/ZN (AOI21_X1)
   0.09    1.51 ^ _22533_/Z (CLKBUF_X1)
   0.06    1.57 v _22543_/Z (MUX2_X1)
   0.00    1.57 v _25019_/D (DFFR_X1)
           1.57   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25019_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.57   data arrival time
---------------------------------------------------------
           2.39   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24973_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15646_/ZN (AOI22_X1)
   0.01    0.47 v _15647_/ZN (INV_X1)
   0.08    0.54 ^ _15648_/ZN (AOI221_X1)
   0.06    0.60 ^ _15651_/ZN (AND3_X1)
   0.05    0.65 ^ _15657_/ZN (AND2_X1)
   0.02    0.67 v _15660_/ZN (NAND3_X1)
   0.03    0.70 ^ _15663_/ZN (AOI21_X1)
   0.04    0.75 ^ _15664_/ZN (OR4_X1)
   0.02    0.77 v _15665_/ZN (NOR2_X1)
   0.11    0.88 v _15691_/ZN (OR4_X1)
   0.05    0.92 v _15692_/Z (BUF_X1)
   0.05    0.97 ^ _15741_/ZN (OAI21_X1)
   0.03    1.00 v _22433_/ZN (NAND3_X1)
   0.05    1.05 ^ _22435_/ZN (NOR2_X1)
   0.05    1.10 ^ _22439_/ZN (AND3_X1)
   0.02    1.12 v _22441_/ZN (NAND2_X1)
   0.04    1.17 ^ _22443_/ZN (NOR2_X1)
   0.03    1.19 v _22445_/ZN (NAND2_X1)
   0.07    1.26 ^ _22450_/ZN (NOR3_X1)
   0.03    1.29 v _22452_/ZN (NAND2_X1)
   0.05    1.34 ^ _22454_/ZN (NOR2_X1)
   0.03    1.37 v _22458_/ZN (NAND3_X1)
   0.05    1.42 ^ _22460_/ZN (NOR2_X1)
   0.05    1.48 ^ _22465_/ZN (AND3_X1)
   0.02    1.50 v _22467_/ZN (NAND2_X1)
   0.06    1.55 v _22468_/Z (XOR2_X1)
   0.00    1.55 v _24973_/D (DFF_X1)
           1.55   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24973_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.55   data arrival time
---------------------------------------------------------
           2.40   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24653_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.06    1.31 ^ _16333_/ZN (AND4_X1)
   0.05    1.36 ^ _16334_/Z (BUF_X1)
   0.03    1.40 v _16335_/ZN (NOR2_X1)
   0.05    1.45 v _16370_/Z (BUF_X1)
   0.05    1.50 v _18622_/Z (BUF_X1)
   0.05    1.55 ^ _20997_/ZN (AOI211_X1)
   0.01    1.55 v _20998_/ZN (INV_X1)
   0.00    1.55 v _24653_/D (DFFR_X1)
           1.55   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24653_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.55   data arrival time
---------------------------------------------------------
           2.41   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24655_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.06    1.31 ^ _16333_/ZN (AND4_X1)
   0.05    1.36 ^ _16334_/Z (BUF_X1)
   0.03    1.40 v _16335_/ZN (NOR2_X1)
   0.05    1.45 v _16370_/Z (BUF_X1)
   0.05    1.50 v _18622_/Z (BUF_X1)
   0.05    1.55 ^ _21145_/ZN (AOI211_X1)
   0.01    1.55 v _21146_/ZN (INV_X1)
   0.00    1.55 v _24655_/D (DFFR_X1)
           1.55   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24655_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.55   data arrival time
---------------------------------------------------------
           2.41   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24625_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.06    1.31 ^ _16333_/ZN (AND4_X1)
   0.05    1.36 ^ _16334_/Z (BUF_X1)
   0.03    1.40 v _16335_/ZN (NOR2_X1)
   0.05    1.45 v _16370_/Z (BUF_X1)
   0.05    1.50 v _17972_/Z (BUF_X1)
   0.05    1.55 ^ _17973_/ZN (AOI211_X1)
   0.01    1.55 v _17974_/ZN (INV_X1)
   0.00    1.55 v _24625_/D (DFFR_X1)
           1.55   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24625_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.55   data arrival time
---------------------------------------------------------
           2.41   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24629_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.06    1.31 ^ _16333_/ZN (AND4_X1)
   0.05    1.36 ^ _16334_/Z (BUF_X1)
   0.03    1.40 v _16335_/ZN (NOR2_X1)
   0.05    1.45 v _16370_/Z (BUF_X1)
   0.05    1.50 v _17972_/Z (BUF_X1)
   0.05    1.55 ^ _18346_/ZN (AOI211_X1)
   0.01    1.55 v _18347_/ZN (INV_X1)
   0.00    1.55 v _24629_/D (DFFR_X1)
           1.55   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24629_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.55   data arrival time
---------------------------------------------------------
           2.41   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24630_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.06    1.31 ^ _16333_/ZN (AND4_X1)
   0.05    1.36 ^ _16334_/Z (BUF_X1)
   0.03    1.40 v _16335_/ZN (NOR2_X1)
   0.05    1.45 v _16370_/Z (BUF_X1)
   0.05    1.50 v _17972_/Z (BUF_X1)
   0.05    1.55 ^ _18435_/ZN (AOI211_X1)
   0.01    1.55 v _18436_/ZN (INV_X1)
   0.00    1.55 v _24630_/D (DFFR_X1)
           1.55   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24630_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.55   data arrival time
---------------------------------------------------------
           2.41   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _24996_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.00    1.20 ^ data_gnt_i (in)
   0.05    1.25 ^ _15411_/Z (BUF_X1)
   0.01    1.27 v _22503_/ZN (INV_X1)
   0.07    1.33 ^ _22504_/ZN (AOI211_X1)
   0.02    1.36 v _22506_/ZN (OAI22_X1)
   0.06    1.42 ^ _22508_/ZN (AOI21_X1)
   0.07    1.49 ^ _22509_/Z (BUF_X1)
   0.06    1.55 v _22518_/Z (MUX2_X1)
   0.00    1.55 v _24996_/D (DFFR_X1)
           1.55   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24996_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.55   data arrival time
---------------------------------------------------------
           2.41   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _24997_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.00    1.20 ^ data_gnt_i (in)
   0.05    1.25 ^ _15411_/Z (BUF_X1)
   0.01    1.27 v _22503_/ZN (INV_X1)
   0.07    1.33 ^ _22504_/ZN (AOI211_X1)
   0.02    1.36 v _22506_/ZN (OAI22_X1)
   0.06    1.42 ^ _22508_/ZN (AOI21_X1)
   0.07    1.49 ^ _22509_/Z (BUF_X1)
   0.06    1.55 v _22519_/Z (MUX2_X1)
   0.00    1.55 v _24997_/D (DFFR_X1)
           1.55   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24997_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.55   data arrival time
---------------------------------------------------------
           2.41   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _24998_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.00    1.20 ^ data_gnt_i (in)
   0.05    1.25 ^ _15411_/Z (BUF_X1)
   0.01    1.27 v _22503_/ZN (INV_X1)
   0.07    1.33 ^ _22504_/ZN (AOI211_X1)
   0.02    1.36 v _22506_/ZN (OAI22_X1)
   0.06    1.42 ^ _22508_/ZN (AOI21_X1)
   0.07    1.49 ^ _22509_/Z (BUF_X1)
   0.06    1.55 v _22520_/Z (MUX2_X1)
   0.00    1.55 v _24998_/D (DFFR_X1)
           1.55   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24998_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.55   data arrival time
---------------------------------------------------------
           2.41   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _24992_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.00    1.20 ^ data_gnt_i (in)
   0.05    1.25 ^ _15411_/Z (BUF_X1)
   0.01    1.27 v _22503_/ZN (INV_X1)
   0.07    1.33 ^ _22504_/ZN (AOI211_X1)
   0.02    1.36 v _22506_/ZN (OAI22_X1)
   0.06    1.42 ^ _22508_/ZN (AOI21_X1)
   0.07    1.49 ^ _22509_/Z (BUF_X1)
   0.06    1.55 v _22514_/Z (MUX2_X1)
   0.00    1.55 v _24992_/D (DFFR_X1)
           1.55   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24992_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.55   data arrival time
---------------------------------------------------------
           2.41   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _24993_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.00    1.20 ^ data_gnt_i (in)
   0.05    1.25 ^ _15411_/Z (BUF_X1)
   0.01    1.27 v _22503_/ZN (INV_X1)
   0.07    1.33 ^ _22504_/ZN (AOI211_X1)
   0.02    1.36 v _22506_/ZN (OAI22_X1)
   0.06    1.42 ^ _22508_/ZN (AOI21_X1)
   0.07    1.49 ^ _22509_/Z (BUF_X1)
   0.06    1.55 v _22515_/Z (MUX2_X1)
   0.00    1.55 v _24993_/D (DFFR_X1)
           1.55   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24993_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.55   data arrival time
---------------------------------------------------------
           2.41   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _24994_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.00    1.20 ^ data_gnt_i (in)
   0.05    1.25 ^ _15411_/Z (BUF_X1)
   0.01    1.27 v _22503_/ZN (INV_X1)
   0.07    1.33 ^ _22504_/ZN (AOI211_X1)
   0.02    1.36 v _22506_/ZN (OAI22_X1)
   0.06    1.42 ^ _22508_/ZN (AOI21_X1)
   0.07    1.49 ^ _22509_/Z (BUF_X1)
   0.06    1.55 v _22516_/Z (MUX2_X1)
   0.00    1.55 v _24994_/D (DFFR_X1)
           1.55   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24994_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.55   data arrival time
---------------------------------------------------------
           2.41   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _24995_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.00    1.20 ^ data_gnt_i (in)
   0.05    1.25 ^ _15411_/Z (BUF_X1)
   0.01    1.27 v _22503_/ZN (INV_X1)
   0.07    1.33 ^ _22504_/ZN (AOI211_X1)
   0.02    1.36 v _22506_/ZN (OAI22_X1)
   0.06    1.42 ^ _22508_/ZN (AOI21_X1)
   0.07    1.49 ^ _22509_/Z (BUF_X1)
   0.06    1.55 v _22517_/Z (MUX2_X1)
   0.00    1.55 v _24995_/D (DFFR_X1)
           1.55   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24995_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.55   data arrival time
---------------------------------------------------------
           2.41   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _24999_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.00    1.20 ^ data_gnt_i (in)
   0.05    1.25 ^ _15411_/Z (BUF_X1)
   0.01    1.27 v _22503_/ZN (INV_X1)
   0.07    1.33 ^ _22504_/ZN (AOI211_X1)
   0.02    1.36 v _22506_/ZN (OAI22_X1)
   0.06    1.42 ^ _22508_/ZN (AOI21_X1)
   0.07    1.49 ^ _22509_/Z (BUF_X1)
   0.06    1.55 v _22521_/Z (MUX2_X1)
   0.00    1.55 v _24999_/D (DFFR_X1)
           1.55   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24999_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.55   data arrival time
---------------------------------------------------------
           2.41   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25188_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.03    1.27 ^ _16191_/ZN (OAI21_X1)
   0.01    1.28 v _16192_/ZN (OAI21_X1)
   0.06    1.35 v _16193_/ZN (OR2_X1)
   0.02    1.37 ^ _16260_/ZN (INV_X1)
   0.06    1.43 ^ _16262_/ZN (AND4_X4)
   0.02    1.45 v _16263_/ZN (AOI21_X4)
   0.03    1.48 ^ _16264_/ZN (OAI21_X1)
   0.04    1.52 v _16265_/ZN (NAND4_X1)
   0.04    1.56 ^ _16267_/ZN (AOI21_X1)
   0.00    1.56 ^ _25188_/D (DFFR_X1)
           1.56   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25188_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.56   data arrival time
---------------------------------------------------------
           2.41   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24627_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.06    1.31 ^ _16333_/ZN (AND4_X1)
   0.05    1.36 ^ _16334_/Z (BUF_X1)
   0.06    1.43 ^ _16451_/Z (BUF_X1)
   0.02    1.45 v _18063_/ZN (OAI21_X1)
   0.07    1.52 ^ _18070_/ZN (AOI221_X1)
   0.02    1.54 v _18071_/ZN (AOI21_X1)
   0.02    1.56 ^ _18167_/ZN (NAND2_X1)
   0.00    1.56 ^ _24627_/D (DFFR_X1)
           1.56   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24627_/CK (DFFR_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.56   data arrival time
---------------------------------------------------------
           2.41   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24632_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_err_i (in)
   0.01    1.22 v _15601_/ZN (NOR2_X1)
   0.04    1.26 v _16333_/ZN (AND4_X1)
   0.04    1.30 v _16334_/Z (BUF_X1)
   0.09    1.39 ^ _16335_/ZN (NOR2_X1)
   0.06    1.45 ^ _16370_/Z (BUF_X1)
   0.07    1.52 ^ _18622_/Z (BUF_X1)
   0.02    1.53 v _18623_/ZN (NAND2_X1)
   0.02    1.56 ^ _18648_/ZN (NAND3_X1)
   0.00    1.56 ^ _24632_/D (DFFR_X1)
           1.56   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24632_/CK (DFFR_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.56   data arrival time
---------------------------------------------------------
           2.41   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24633_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_err_i (in)
   0.01    1.22 v _15601_/ZN (NOR2_X1)
   0.04    1.26 v _16333_/ZN (AND4_X1)
   0.04    1.30 v _16334_/Z (BUF_X1)
   0.09    1.39 ^ _16335_/ZN (NOR2_X1)
   0.06    1.45 ^ _16370_/Z (BUF_X1)
   0.07    1.52 ^ _18622_/Z (BUF_X1)
   0.02    1.53 v _18737_/ZN (NAND2_X1)
   0.02    1.56 ^ _18745_/ZN (NAND3_X1)
   0.00    1.56 ^ _24633_/D (DFFR_X1)
           1.56   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24633_/CK (DFFR_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.56   data arrival time
---------------------------------------------------------
           2.41   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24634_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_err_i (in)
   0.01    1.22 v _15601_/ZN (NOR2_X1)
   0.04    1.26 v _16333_/ZN (AND4_X1)
   0.04    1.30 v _16334_/Z (BUF_X1)
   0.09    1.39 ^ _16335_/ZN (NOR2_X1)
   0.06    1.45 ^ _16370_/Z (BUF_X1)
   0.07    1.52 ^ _18622_/Z (BUF_X1)
   0.02    1.53 v _18842_/ZN (NAND2_X1)
   0.02    1.56 ^ _18850_/ZN (NAND3_X1)
   0.00    1.56 ^ _24634_/D (DFFR_X1)
           1.56   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24634_/CK (DFFR_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.56   data arrival time
---------------------------------------------------------
           2.41   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24635_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_err_i (in)
   0.01    1.22 v _15601_/ZN (NOR2_X1)
   0.04    1.26 v _16333_/ZN (AND4_X1)
   0.04    1.30 v _16334_/Z (BUF_X1)
   0.09    1.39 ^ _16335_/ZN (NOR2_X1)
   0.06    1.45 ^ _16370_/Z (BUF_X1)
   0.07    1.52 ^ _18622_/Z (BUF_X1)
   0.02    1.53 v _18952_/ZN (NAND2_X1)
   0.02    1.56 ^ _18960_/ZN (NAND3_X1)
   0.00    1.56 ^ _24635_/D (DFFR_X1)
           1.56   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24635_/CK (DFFR_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.56   data arrival time
---------------------------------------------------------
           2.41   slack (MET)


Startpoint: data_rdata_i[15] (input port clocked by clk_i)
Endpoint: _24640_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rdata_i[15] (in)
   0.02    1.23 ^ _18626_/ZN (NAND2_X1)
   0.01    1.24 v _18627_/ZN (AOI21_X1)
   0.05    1.29 ^ _18628_/ZN (NOR3_X1)
   0.04    1.33 v _18631_/ZN (OAI21_X1)
   0.09    1.43 ^ _19454_/ZN (AOI21_X1)
   0.02    1.45 v _19457_/ZN (AOI211_X1)
   0.07    1.52 ^ _19589_/ZN (AOI221_X1)
   0.01    1.53 v _19590_/ZN (INV_X1)
   0.00    1.53 v _24640_/D (DFFR_X1)
           1.53   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24640_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.53   data arrival time
---------------------------------------------------------
           2.43   slack (MET)


Startpoint: data_rdata_i[15] (input port clocked by clk_i)
Endpoint: _24642_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rdata_i[15] (in)
   0.02    1.23 ^ _18626_/ZN (NAND2_X1)
   0.01    1.24 v _18627_/ZN (AOI21_X1)
   0.05    1.29 ^ _18628_/ZN (NOR3_X1)
   0.04    1.33 v _18631_/ZN (OAI21_X1)
   0.09    1.43 ^ _19454_/ZN (AOI21_X1)
   0.02    1.45 v _19731_/ZN (AOI211_X1)
   0.07    1.52 ^ _19862_/ZN (AOI221_X1)
   0.01    1.53 v _19863_/ZN (INV_X1)
   0.00    1.53 v _24642_/D (DFFR_X1)
           1.53   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24642_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.53   data arrival time
---------------------------------------------------------
           2.43   slack (MET)


Startpoint: data_rdata_i[15] (input port clocked by clk_i)
Endpoint: _24644_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rdata_i[15] (in)
   0.02    1.23 ^ _18626_/ZN (NAND2_X1)
   0.01    1.24 v _18627_/ZN (AOI21_X1)
   0.05    1.29 ^ _18628_/ZN (NOR3_X1)
   0.04    1.33 v _18631_/ZN (OAI21_X1)
   0.09    1.43 ^ _19454_/ZN (AOI21_X1)
   0.02    1.45 v _19986_/ZN (AOI211_X1)
   0.07    1.52 ^ _20095_/ZN (AOI221_X1)
   0.01    1.53 v _20096_/ZN (INV_X1)
   0.00    1.53 v _24644_/D (DFFR_X1)
           1.53   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24644_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.53   data arrival time
---------------------------------------------------------
           2.43   slack (MET)


Startpoint: data_rdata_i[15] (input port clocked by clk_i)
Endpoint: _24646_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rdata_i[15] (in)
   0.02    1.23 ^ _18626_/ZN (NAND2_X1)
   0.01    1.24 v _18627_/ZN (AOI21_X1)
   0.05    1.29 ^ _18628_/ZN (NOR3_X1)
   0.04    1.33 v _18631_/ZN (OAI21_X1)
   0.09    1.43 ^ _19454_/ZN (AOI21_X1)
   0.02    1.45 v _20216_/ZN (AOI211_X1)
   0.07    1.52 ^ _20325_/ZN (AOI221_X1)
   0.01    1.53 v _20326_/ZN (INV_X1)
   0.00    1.53 v _24646_/D (DFFR_X1)
           1.53   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24646_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.53   data arrival time
---------------------------------------------------------
           2.43   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _24990_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.00    1.20 ^ data_gnt_i (in)
   0.05    1.25 ^ _15411_/Z (BUF_X1)
   0.01    1.27 v _22503_/ZN (INV_X1)
   0.07    1.33 ^ _22504_/ZN (AOI211_X1)
   0.02    1.36 v _22506_/ZN (OAI22_X1)
   0.06    1.42 ^ _22508_/ZN (AOI21_X1)
   0.07    1.49 ^ _22509_/Z (BUF_X1)
   0.03    1.52 v _22511_/ZN (OAI22_X1)
   0.00    1.52 v _24990_/D (DFFR_X1)
           1.52   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24990_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.52   data arrival time
---------------------------------------------------------
           2.44   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _24991_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.00    1.20 ^ data_gnt_i (in)
   0.05    1.25 ^ _15411_/Z (BUF_X1)
   0.01    1.27 v _22503_/ZN (INV_X1)
   0.07    1.33 ^ _22504_/ZN (AOI211_X1)
   0.02    1.36 v _22506_/ZN (OAI22_X1)
   0.06    1.42 ^ _22508_/ZN (AOI21_X1)
   0.07    1.49 ^ _22509_/Z (BUF_X1)
   0.03    1.52 v _22513_/ZN (OAI22_X1)
   0.00    1.52 v _24991_/D (DFFR_X1)
           1.52   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24991_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.52   data arrival time
---------------------------------------------------------
           2.44   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24972_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15646_/ZN (AOI22_X1)
   0.01    0.47 v _15647_/ZN (INV_X1)
   0.08    0.54 ^ _15648_/ZN (AOI221_X1)
   0.06    0.60 ^ _15651_/ZN (AND3_X1)
   0.05    0.65 ^ _15657_/ZN (AND2_X1)
   0.02    0.67 v _15660_/ZN (NAND3_X1)
   0.03    0.70 ^ _15663_/ZN (AOI21_X1)
   0.04    0.75 ^ _15664_/ZN (OR4_X1)
   0.02    0.77 v _15665_/ZN (NOR2_X1)
   0.11    0.88 v _15691_/ZN (OR4_X1)
   0.05    0.92 v _15692_/Z (BUF_X1)
   0.05    0.97 ^ _15741_/ZN (OAI21_X1)
   0.03    1.00 v _22433_/ZN (NAND3_X1)
   0.05    1.05 ^ _22435_/ZN (NOR2_X1)
   0.05    1.10 ^ _22439_/ZN (AND3_X1)
   0.02    1.12 v _22441_/ZN (NAND2_X1)
   0.04    1.17 ^ _22443_/ZN (NOR2_X1)
   0.03    1.19 v _22445_/ZN (NAND2_X1)
   0.07    1.26 ^ _22450_/ZN (NOR3_X1)
   0.03    1.29 v _22452_/ZN (NAND2_X1)
   0.05    1.34 ^ _22454_/ZN (NOR2_X1)
   0.03    1.37 v _22458_/ZN (NAND3_X1)
   0.05    1.42 ^ _22460_/ZN (NOR2_X1)
   0.05    1.48 ^ _22465_/ZN (AND3_X1)
   0.04    1.52 ^ _22466_/Z (XOR2_X1)
   0.00    1.52 ^ _24972_/D (DFF_X1)
           1.52   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24972_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.52   data arrival time
---------------------------------------------------------
           2.45   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24626_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.06    1.31 ^ _16333_/ZN (AND4_X1)
   0.05    1.36 ^ _16334_/Z (BUF_X1)
   0.03    1.40 v _16335_/ZN (NOR2_X1)
   0.06    1.45 v _16336_/Z (BUF_X1)
   0.03    1.48 ^ _17984_/ZN (AOI21_X1)
   0.02    1.50 v _18062_/ZN (OAI21_X1)
   0.00    1.50 v _24626_/D (DFFR_X1)
           1.50   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24626_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.50   data arrival time
---------------------------------------------------------
           2.46   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24628_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.06    1.31 ^ _16333_/ZN (AND4_X1)
   0.05    1.36 ^ _16334_/Z (BUF_X1)
   0.03    1.40 v _16335_/ZN (NOR2_X1)
   0.06    1.45 v _16336_/Z (BUF_X1)
   0.03    1.48 ^ _18176_/ZN (AOI21_X1)
   0.02    1.50 v _18252_/ZN (OAI21_X1)
   0.00    1.50 v _24628_/D (DFFR_X1)
           1.50   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24628_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.50   data arrival time
---------------------------------------------------------
           2.46   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24631_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.06    1.31 ^ _16333_/ZN (AND4_X1)
   0.05    1.36 ^ _16334_/Z (BUF_X1)
   0.03    1.40 v _16335_/ZN (NOR2_X1)
   0.06    1.45 v _16336_/Z (BUF_X1)
   0.03    1.48 ^ _18445_/ZN (AOI21_X1)
   0.02    1.50 v _18541_/ZN (OAI21_X1)
   0.00    1.50 v _24631_/D (DFFR_X1)
           1.50   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24631_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.50   data arrival time
---------------------------------------------------------
           2.46   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24637_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.06    1.31 ^ _16333_/ZN (AND4_X1)
   0.05    1.36 ^ _16334_/Z (BUF_X1)
   0.03    1.40 v _16335_/ZN (NOR2_X1)
   0.06    1.45 v _16336_/Z (BUF_X1)
   0.02    1.47 ^ _19071_/ZN (NAND2_X1)
   0.03    1.50 v _19198_/ZN (OAI211_X1)
   0.00    1.50 v _24637_/D (DFFR_X1)
           1.50   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24637_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.50   data arrival time
---------------------------------------------------------
           2.46   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24639_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.06    1.31 ^ _16333_/ZN (AND4_X1)
   0.05    1.36 ^ _16334_/Z (BUF_X1)
   0.03    1.40 v _16335_/ZN (NOR2_X1)
   0.06    1.45 v _16336_/Z (BUF_X1)
   0.02    1.47 ^ _19327_/ZN (NAND2_X1)
   0.03    1.50 v _19447_/ZN (OAI211_X1)
   0.00    1.50 v _24639_/D (DFFR_X1)
           1.50   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24639_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.50   data arrival time
---------------------------------------------------------
           2.46   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24636_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.06    1.31 ^ _16333_/ZN (AND4_X1)
   0.05    1.36 ^ _16334_/Z (BUF_X1)
   0.03    1.40 v _16335_/ZN (NOR2_X1)
   0.06    1.45 v _16336_/Z (BUF_X1)
   0.02    1.47 ^ _19062_/ZN (NAND2_X1)
   0.02    1.49 v _19070_/ZN (NAND3_X1)
   0.00    1.49 v _24636_/D (DFFR_X1)
           1.49   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24636_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.49   data arrival time
---------------------------------------------------------
           2.47   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24638_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.06    1.31 ^ _16333_/ZN (AND4_X1)
   0.05    1.36 ^ _16334_/Z (BUF_X1)
   0.03    1.40 v _16335_/ZN (NOR2_X1)
   0.06    1.45 v _16336_/Z (BUF_X1)
   0.02    1.47 ^ _19318_/ZN (NAND2_X1)
   0.02    1.49 v _19326_/ZN (NAND3_X1)
   0.00    1.49 v _24638_/D (DFFR_X1)
           1.49   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24638_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.49   data arrival time
---------------------------------------------------------
           2.47   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24624_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.05    1.25 ^ _15601_/ZN (NOR2_X1)
   0.06    1.31 ^ _16333_/ZN (AND4_X1)
   0.05    1.36 ^ _16334_/Z (BUF_X1)
   0.02    1.39 v _17601_/ZN (OAI21_X1)
   0.07    1.46 ^ _17621_/ZN (AOI221_X1)
   0.02    1.48 v _17843_/ZN (AOI221_X1)
   0.02    1.50 ^ _17844_/ZN (INV_X1)
   0.00    1.50 ^ _24624_/D (DFFR_X1)
           1.50   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24624_/CK (DFFR_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.50   data arrival time
---------------------------------------------------------
           2.47   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _25020_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.00    1.20 ^ data_gnt_i (in)
   0.05    1.25 ^ _15411_/Z (BUF_X1)
   0.01    1.27 v _22503_/ZN (INV_X1)
   0.07    1.33 ^ _22504_/ZN (AOI211_X1)
   0.02    1.36 v _22506_/ZN (OAI22_X1)
   0.06    1.42 ^ _22508_/ZN (AOI21_X1)
   0.06    1.48 v _22544_/Z (MUX2_X1)
   0.00    1.48 v _25020_/D (DFFR_X1)
           1.48   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25020_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.48   data arrival time
---------------------------------------------------------
           2.48   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _25021_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.00    1.20 ^ data_gnt_i (in)
   0.05    1.25 ^ _15411_/Z (BUF_X1)
   0.01    1.27 v _22503_/ZN (INV_X1)
   0.07    1.33 ^ _22504_/ZN (AOI211_X1)
   0.02    1.36 v _22506_/ZN (OAI22_X1)
   0.06    1.42 ^ _22508_/ZN (AOI21_X1)
   0.06    1.48 v _22545_/Z (MUX2_X1)
   0.00    1.48 v _25021_/D (DFFR_X1)
           1.48   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25021_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.48   data arrival time
---------------------------------------------------------
           2.48   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24971_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15646_/ZN (AOI22_X1)
   0.01    0.47 v _15647_/ZN (INV_X1)
   0.08    0.54 ^ _15648_/ZN (AOI221_X1)
   0.06    0.60 ^ _15651_/ZN (AND3_X1)
   0.05    0.65 ^ _15657_/ZN (AND2_X1)
   0.02    0.67 v _15660_/ZN (NAND3_X1)
   0.03    0.70 ^ _15663_/ZN (AOI21_X1)
   0.04    0.75 ^ _15664_/ZN (OR4_X1)
   0.02    0.77 v _15665_/ZN (NOR2_X1)
   0.11    0.88 v _15691_/ZN (OR4_X1)
   0.05    0.92 v _15692_/Z (BUF_X1)
   0.05    0.97 ^ _15741_/ZN (OAI21_X1)
   0.03    1.00 v _22433_/ZN (NAND3_X1)
   0.05    1.05 ^ _22435_/ZN (NOR2_X1)
   0.05    1.10 ^ _22439_/ZN (AND3_X1)
   0.02    1.12 v _22441_/ZN (NAND2_X1)
   0.04    1.17 ^ _22443_/ZN (NOR2_X1)
   0.03    1.19 v _22445_/ZN (NAND2_X1)
   0.07    1.26 ^ _22450_/ZN (NOR3_X1)
   0.03    1.29 v _22452_/ZN (NAND2_X1)
   0.05    1.34 ^ _22454_/ZN (NOR2_X1)
   0.03    1.37 v _22458_/ZN (NAND3_X1)
   0.05    1.42 ^ _22460_/ZN (NOR2_X1)
   0.02    1.44 v _22463_/ZN (NAND2_X1)
   0.04    1.48 v _22464_/ZN (XNOR2_X1)
   0.00    1.48 v _24971_/D (DFF_X1)
           1.48   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24971_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.48   data arrival time
---------------------------------------------------------
           2.48   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i)
Endpoint: _25326_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ instr_rvalid_i (in)
   0.03    1.24 v _16293_/ZN (NAND2_X1)
   0.08    1.32 v _16310_/ZN (OR3_X1)
   0.04    1.36 v _16311_/Z (BUF_X1)
   0.05    1.42 v _23723_/Z (BUF_X1)
   0.05    1.47 v _23724_/Z (MUX2_X1)
   0.00    1.47 v _25326_/D (DFF_X1)
           1.47   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25326_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.47   data arrival time
---------------------------------------------------------
           2.49   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i)
Endpoint: _25327_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ instr_rvalid_i (in)
   0.03    1.24 v _16293_/ZN (NAND2_X1)
   0.08    1.32 v _16310_/ZN (OR3_X1)
   0.04    1.36 v _16311_/Z (BUF_X1)
   0.05    1.42 v _23723_/Z (BUF_X1)
   0.05    1.47 v _23725_/Z (MUX2_X1)
   0.00    1.47 v _25327_/D (DFF_X1)
           1.47   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25327_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.47   data arrival time
---------------------------------------------------------
           2.49   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i)
Endpoint: _25328_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ instr_rvalid_i (in)
   0.03    1.24 v _16293_/ZN (NAND2_X1)
   0.08    1.32 v _16310_/ZN (OR3_X1)
   0.04    1.36 v _16311_/Z (BUF_X1)
   0.05    1.42 v _23723_/Z (BUF_X1)
   0.05    1.47 v _23726_/Z (MUX2_X1)
   0.00    1.47 v _25328_/D (DFF_X1)
           1.47   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25328_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.47   data arrival time
---------------------------------------------------------
           2.49   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i)
Endpoint: _25329_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ instr_rvalid_i (in)
   0.03    1.24 v _16293_/ZN (NAND2_X1)
   0.08    1.32 v _16310_/ZN (OR3_X1)
   0.04    1.36 v _16311_/Z (BUF_X1)
   0.05    1.42 v _23723_/Z (BUF_X1)
   0.05    1.47 v _23727_/Z (MUX2_X1)
   0.00    1.47 v _25329_/D (DFF_X1)
           1.47   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25329_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.47   data arrival time
---------------------------------------------------------
           2.49   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i)
Endpoint: _25330_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ instr_rvalid_i (in)
   0.03    1.24 v _16293_/ZN (NAND2_X1)
   0.08    1.32 v _16310_/ZN (OR3_X1)
   0.04    1.36 v _16311_/Z (BUF_X1)
   0.05    1.42 v _23723_/Z (BUF_X1)
   0.05    1.47 v _23728_/Z (MUX2_X1)
   0.00    1.47 v _25330_/D (DFF_X1)
           1.47   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25330_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.47   data arrival time
---------------------------------------------------------
           2.49   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i)
Endpoint: _25331_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ instr_rvalid_i (in)
   0.03    1.24 v _16293_/ZN (NAND2_X1)
   0.08    1.32 v _16310_/ZN (OR3_X1)
   0.04    1.36 v _16311_/Z (BUF_X1)
   0.05    1.42 v _23723_/Z (BUF_X1)
   0.05    1.47 v _23729_/Z (MUX2_X1)
   0.00    1.47 v _25331_/D (DFF_X1)
           1.47   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25331_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.47   data arrival time
---------------------------------------------------------
           2.49   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i)
Endpoint: _25332_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ instr_rvalid_i (in)
   0.03    1.24 v _16293_/ZN (NAND2_X1)
   0.08    1.32 v _16310_/ZN (OR3_X1)
   0.04    1.36 v _16311_/Z (BUF_X1)
   0.05    1.42 v _23723_/Z (BUF_X1)
   0.05    1.47 v _23730_/Z (MUX2_X1)
   0.00    1.47 v _25332_/D (DFF_X1)
           1.47   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25332_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.47   data arrival time
---------------------------------------------------------
           2.49   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i)
Endpoint: _25333_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ instr_rvalid_i (in)
   0.03    1.24 v _16293_/ZN (NAND2_X1)
   0.08    1.32 v _16310_/ZN (OR3_X1)
   0.04    1.36 v _16311_/Z (BUF_X1)
   0.05    1.42 v _23723_/Z (BUF_X1)
   0.05    1.47 v _23731_/Z (MUX2_X1)
   0.00    1.47 v _25333_/D (DFF_X1)
           1.47   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25333_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.47   data arrival time
---------------------------------------------------------
           2.49   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i)
Endpoint: _25334_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ instr_rvalid_i (in)
   0.03    1.24 v _16293_/ZN (NAND2_X1)
   0.08    1.32 v _16310_/ZN (OR3_X1)
   0.04    1.36 v _16311_/Z (BUF_X1)
   0.05    1.42 v _23723_/Z (BUF_X1)
   0.05    1.47 v _23732_/Z (MUX2_X1)
   0.00    1.47 v _25334_/D (DFF_X1)
           1.47   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25334_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.47   data arrival time
---------------------------------------------------------
           2.49   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i)
Endpoint: _25335_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ instr_rvalid_i (in)
   0.03    1.24 v _16293_/ZN (NAND2_X1)
   0.08    1.32 v _16310_/ZN (OR3_X1)
   0.04    1.36 v _16311_/Z (BUF_X1)
   0.05    1.42 v _23723_/Z (BUF_X1)
   0.05    1.47 v _23733_/Z (MUX2_X1)
   0.00    1.47 v _25335_/D (DFF_X1)
           1.47   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25335_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.47   data arrival time
---------------------------------------------------------
           2.49   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i)
Endpoint: _25336_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ instr_rvalid_i (in)
   0.03    1.24 v _16293_/ZN (NAND2_X1)
   0.08    1.32 v _16310_/ZN (OR3_X1)
   0.04    1.36 v _16311_/Z (BUF_X1)
   0.05    1.42 v _23734_/Z (BUF_X1)
   0.05    1.47 v _23735_/Z (MUX2_X1)
   0.00    1.47 v _25336_/D (DFF_X1)
           1.47   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25336_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.47   data arrival time
---------------------------------------------------------
           2.49   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i)
Endpoint: _25337_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ instr_rvalid_i (in)
   0.03    1.24 v _16293_/ZN (NAND2_X1)
   0.08    1.32 v _16310_/ZN (OR3_X1)
   0.04    1.36 v _16311_/Z (BUF_X1)
   0.05    1.42 v _23734_/Z (BUF_X1)
   0.05    1.47 v _23736_/Z (MUX2_X1)
   0.00    1.47 v _25337_/D (DFF_X1)
           1.47   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25337_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.47   data arrival time
---------------------------------------------------------
           2.49   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i)
Endpoint: _25338_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ instr_rvalid_i (in)
   0.03    1.24 v _16293_/ZN (NAND2_X1)
   0.08    1.32 v _16310_/ZN (OR3_X1)
   0.04    1.36 v _16311_/Z (BUF_X1)
   0.05    1.42 v _23734_/Z (BUF_X1)
   0.05    1.47 v _23737_/Z (MUX2_X1)
   0.00    1.47 v _25338_/D (DFF_X1)
           1.47   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25338_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.47   data arrival time
---------------------------------------------------------
           2.49   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i)
Endpoint: _25339_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ instr_rvalid_i (in)
   0.03    1.24 v _16293_/ZN (NAND2_X1)
   0.08    1.32 v _16310_/ZN (OR3_X1)
   0.04    1.36 v _16311_/Z (BUF_X1)
   0.05    1.42 v _23734_/Z (BUF_X1)
   0.05    1.47 v _23738_/Z (MUX2_X1)
   0.00    1.47 v _25339_/D (DFF_X1)
           1.47   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25339_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.47   data arrival time
---------------------------------------------------------
           2.49   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i)
Endpoint: _25340_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ instr_rvalid_i (in)
   0.03    1.24 v _16293_/ZN (NAND2_X1)
   0.08    1.32 v _16310_/ZN (OR3_X1)
   0.04    1.36 v _16311_/Z (BUF_X1)
   0.05    1.42 v _23734_/Z (BUF_X1)
   0.05    1.47 v _23739_/Z (MUX2_X1)
   0.00    1.47 v _25340_/D (DFF_X1)
           1.47   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25340_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.47   data arrival time
---------------------------------------------------------
           2.49   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i)
Endpoint: _25341_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ instr_rvalid_i (in)
   0.03    1.24 v _16293_/ZN (NAND2_X1)
   0.08    1.32 v _16310_/ZN (OR3_X1)
   0.04    1.36 v _16311_/Z (BUF_X1)
   0.05    1.42 v _23734_/Z (BUF_X1)
   0.05    1.47 v _23740_/Z (MUX2_X1)
   0.00    1.47 v _25341_/D (DFF_X1)
           1.47   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25341_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.47   data arrival time
---------------------------------------------------------
           2.49   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i)
Endpoint: _25342_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ instr_rvalid_i (in)
   0.03    1.24 v _16293_/ZN (NAND2_X1)
   0.08    1.32 v _16310_/ZN (OR3_X1)
   0.04    1.36 v _16311_/Z (BUF_X1)
   0.05    1.42 v _23734_/Z (BUF_X1)
   0.05    1.47 v _23741_/Z (MUX2_X1)
   0.00    1.47 v _25342_/D (DFF_X1)
           1.47   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25342_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.47   data arrival time
---------------------------------------------------------
           2.49   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i)
Endpoint: _25343_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ instr_rvalid_i (in)
   0.03    1.24 v _16293_/ZN (NAND2_X1)
   0.08    1.32 v _16310_/ZN (OR3_X1)
   0.04    1.36 v _16311_/Z (BUF_X1)
   0.05    1.42 v _23734_/Z (BUF_X1)
   0.05    1.47 v _23742_/Z (MUX2_X1)
   0.00    1.47 v _25343_/D (DFF_X1)
           1.47   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25343_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.47   data arrival time
---------------------------------------------------------
           2.49   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i)
Endpoint: _25344_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ instr_rvalid_i (in)
   0.03    1.24 v _16293_/ZN (NAND2_X1)
   0.08    1.32 v _16310_/ZN (OR3_X1)
   0.04    1.36 v _16311_/Z (BUF_X1)
   0.05    1.42 v _23734_/Z (BUF_X1)
   0.05    1.47 v _23743_/Z (MUX2_X1)
   0.00    1.47 v _25344_/D (DFF_X1)
           1.47   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25344_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.47   data arrival time
---------------------------------------------------------
           2.49   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i)
Endpoint: _25345_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ instr_rvalid_i (in)
   0.03    1.24 v _16293_/ZN (NAND2_X1)
   0.08    1.32 v _16310_/ZN (OR3_X1)
   0.04    1.36 v _16311_/Z (BUF_X1)
   0.05    1.42 v _23734_/Z (BUF_X1)
   0.05    1.47 v _23744_/Z (MUX2_X1)
   0.00    1.47 v _25345_/D (DFF_X1)
           1.47   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25345_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.47   data arrival time
---------------------------------------------------------
           2.49   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i)
Endpoint: _25346_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ instr_rvalid_i (in)
   0.03    1.24 v _16293_/ZN (NAND2_X1)
   0.08    1.32 v _16310_/ZN (OR3_X1)
   0.04    1.36 v _16311_/Z (BUF_X1)
   0.05    1.42 v _23745_/Z (BUF_X1)
   0.05    1.47 v _23746_/Z (MUX2_X1)
   0.00    1.47 v _25346_/D (DFF_X1)
           1.47   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25346_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.47   data arrival time
---------------------------------------------------------
           2.49   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i)
Endpoint: _25347_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ instr_rvalid_i (in)
   0.03    1.24 v _16293_/ZN (NAND2_X1)
   0.08    1.32 v _16310_/ZN (OR3_X1)
   0.04    1.36 v _16311_/Z (BUF_X1)
   0.05    1.42 v _23745_/Z (BUF_X1)
   0.05    1.47 v _23747_/Z (MUX2_X1)
   0.00    1.47 v _25347_/D (DFF_X1)
           1.47   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25347_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.47   data arrival time
---------------------------------------------------------
           2.49   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i)
Endpoint: _25348_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ instr_rvalid_i (in)
   0.03    1.24 v _16293_/ZN (NAND2_X1)
   0.08    1.32 v _16310_/ZN (OR3_X1)
   0.04    1.36 v _16311_/Z (BUF_X1)
   0.05    1.42 v _23745_/Z (BUF_X1)
   0.05    1.47 v _23748_/Z (MUX2_X1)
   0.00    1.47 v _25348_/D (DFF_X1)
           1.47   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25348_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.47   data arrival time
---------------------------------------------------------
           2.49   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i)
Endpoint: _25349_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ instr_rvalid_i (in)
   0.03    1.24 v _16293_/ZN (NAND2_X1)
   0.08    1.32 v _16310_/ZN (OR3_X1)
   0.04    1.36 v _16311_/Z (BUF_X1)
   0.05    1.42 v _23745_/Z (BUF_X1)
   0.05    1.47 v _23749_/Z (MUX2_X1)
   0.00    1.47 v _25349_/D (DFF_X1)
           1.47   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25349_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.47   data arrival time
---------------------------------------------------------
           2.49   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i)
Endpoint: _25350_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ instr_rvalid_i (in)
   0.03    1.24 v _16293_/ZN (NAND2_X1)
   0.08    1.32 v _16310_/ZN (OR3_X1)
   0.04    1.36 v _16311_/Z (BUF_X1)
   0.05    1.42 v _23745_/Z (BUF_X1)
   0.05    1.47 v _23750_/Z (MUX2_X1)
   0.00    1.47 v _25350_/D (DFF_X1)
           1.47   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25350_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.47   data arrival time
---------------------------------------------------------
           2.49   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i)
Endpoint: _25351_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ instr_rvalid_i (in)
   0.03    1.24 v _16293_/ZN (NAND2_X1)
   0.08    1.32 v _16310_/ZN (OR3_X1)
   0.04    1.36 v _16311_/Z (BUF_X1)
   0.05    1.42 v _23745_/Z (BUF_X1)
   0.05    1.47 v _23751_/Z (MUX2_X1)
   0.00    1.47 v _25351_/D (DFF_X1)
           1.47   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25351_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.47   data arrival time
---------------------------------------------------------
           2.49   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i)
Endpoint: _25352_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ instr_rvalid_i (in)
   0.03    1.24 v _16293_/ZN (NAND2_X1)
   0.08    1.32 v _16310_/ZN (OR3_X1)
   0.04    1.36 v _16311_/Z (BUF_X1)
   0.05    1.42 v _23745_/Z (BUF_X1)
   0.05    1.47 v _23752_/Z (MUX2_X1)
   0.00    1.47 v _25352_/D (DFF_X1)
           1.47   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25352_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.47   data arrival time
---------------------------------------------------------
           2.49   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i)
Endpoint: _25353_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ instr_rvalid_i (in)
   0.03    1.24 v _16293_/ZN (NAND2_X1)
   0.08    1.32 v _16310_/ZN (OR3_X1)
   0.04    1.36 v _16311_/Z (BUF_X1)
   0.05    1.42 v _23745_/Z (BUF_X1)
   0.05    1.47 v _23753_/Z (MUX2_X1)
   0.00    1.47 v _25353_/D (DFF_X1)
           1.47   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25353_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.47   data arrival time
---------------------------------------------------------
           2.49   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i)
Endpoint: _25354_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ instr_rvalid_i (in)
   0.03    1.24 v _16293_/ZN (NAND2_X1)
   0.08    1.32 v _16310_/ZN (OR3_X1)
   0.04    1.36 v _16311_/Z (BUF_X1)
   0.05    1.42 v _23745_/Z (BUF_X1)
   0.05    1.47 v _23754_/Z (MUX2_X1)
   0.00    1.47 v _25354_/D (DFF_X1)
           1.47   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25354_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.47   data arrival time
---------------------------------------------------------
           2.49   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i)
Endpoint: _25355_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ instr_rvalid_i (in)
   0.03    1.24 v _16293_/ZN (NAND2_X1)
   0.08    1.32 v _16310_/ZN (OR3_X1)
   0.04    1.36 v _16311_/Z (BUF_X1)
   0.05    1.42 v _23745_/Z (BUF_X1)
   0.05    1.47 v _23755_/Z (MUX2_X1)
   0.00    1.47 v _25355_/D (DFF_X1)
           1.47   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25355_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.47   data arrival time
---------------------------------------------------------
           2.49   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24970_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15646_/ZN (AOI22_X1)
   0.01    0.47 v _15647_/ZN (INV_X1)
   0.08    0.54 ^ _15648_/ZN (AOI221_X1)
   0.06    0.60 ^ _15651_/ZN (AND3_X1)
   0.05    0.65 ^ _15657_/ZN (AND2_X1)
   0.02    0.67 v _15660_/ZN (NAND3_X1)
   0.03    0.70 ^ _15663_/ZN (AOI21_X1)
   0.04    0.75 ^ _15664_/ZN (OR4_X1)
   0.02    0.77 v _15665_/ZN (NOR2_X1)
   0.11    0.88 v _15691_/ZN (OR4_X1)
   0.05    0.92 v _15692_/Z (BUF_X1)
   0.05    0.97 ^ _15741_/ZN (OAI21_X1)
   0.03    1.00 v _22433_/ZN (NAND3_X1)
   0.05    1.05 ^ _22435_/ZN (NOR2_X1)
   0.05    1.10 ^ _22439_/ZN (AND3_X1)
   0.02    1.12 v _22441_/ZN (NAND2_X1)
   0.04    1.17 ^ _22443_/ZN (NOR2_X1)
   0.03    1.19 v _22445_/ZN (NAND2_X1)
   0.07    1.26 ^ _22450_/ZN (NOR3_X1)
   0.03    1.29 v _22452_/ZN (NAND2_X1)
   0.05    1.34 ^ _22454_/ZN (NOR2_X1)
   0.03    1.37 v _22458_/ZN (NAND3_X1)
   0.05    1.42 ^ _22460_/ZN (NOR2_X1)
   0.04    1.46 ^ _22461_/ZN (XNOR2_X1)
   0.00    1.46 ^ _24970_/D (DFF_X1)
           1.46   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24970_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.46   data arrival time
---------------------------------------------------------
           2.50   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24969_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15646_/ZN (AOI22_X1)
   0.01    0.47 v _15647_/ZN (INV_X1)
   0.08    0.54 ^ _15648_/ZN (AOI221_X1)
   0.06    0.60 ^ _15651_/ZN (AND3_X1)
   0.05    0.65 ^ _15657_/ZN (AND2_X1)
   0.02    0.67 v _15660_/ZN (NAND3_X1)
   0.03    0.70 ^ _15663_/ZN (AOI21_X1)
   0.04    0.75 ^ _15664_/ZN (OR4_X1)
   0.02    0.77 v _15665_/ZN (NOR2_X1)
   0.11    0.88 v _15691_/ZN (OR4_X1)
   0.05    0.92 v _15692_/Z (BUF_X1)
   0.05    0.97 ^ _15741_/ZN (OAI21_X1)
   0.03    1.00 v _22433_/ZN (NAND3_X1)
   0.05    1.05 ^ _22435_/ZN (NOR2_X1)
   0.05    1.10 ^ _22439_/ZN (AND3_X1)
   0.02    1.12 v _22441_/ZN (NAND2_X1)
   0.04    1.17 ^ _22443_/ZN (NOR2_X1)
   0.03    1.19 v _22445_/ZN (NAND2_X1)
   0.07    1.26 ^ _22450_/ZN (NOR3_X1)
   0.03    1.29 v _22452_/ZN (NAND2_X1)
   0.05    1.34 ^ _22454_/ZN (NOR2_X1)
   0.03    1.37 v _22458_/ZN (NAND3_X1)
   0.06    1.43 v _22459_/Z (XOR2_X1)
   0.00    1.43 v _24969_/D (DFF_X1)
           1.43   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24969_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.43   data arrival time
---------------------------------------------------------
           2.53   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _25022_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.00    1.20 ^ data_gnt_i (in)
   0.05    1.25 ^ _15411_/Z (BUF_X1)
   0.01    1.27 v _22503_/ZN (INV_X1)
   0.05    1.32 ^ _22551_/ZN (AOI22_X1)
   0.05    1.37 ^ _22553_/ZN (AND2_X1)
   0.06    1.42 v _22554_/Z (MUX2_X1)
   0.00    1.42 v _25022_/D (DFFR_X1)
           1.42   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25022_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.42   data arrival time
---------------------------------------------------------
           2.54   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _25023_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.00    1.20 ^ data_gnt_i (in)
   0.05    1.25 ^ _15411_/Z (BUF_X1)
   0.01    1.27 v _22503_/ZN (INV_X1)
   0.05    1.32 ^ _22551_/ZN (AOI22_X1)
   0.05    1.37 ^ _22553_/ZN (AND2_X1)
   0.06    1.42 v _22560_/Z (MUX2_X1)
   0.00    1.42 v _25023_/D (DFFR_X1)
           1.42   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25023_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.42   data arrival time
---------------------------------------------------------
           2.54   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _25024_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.00    1.20 ^ data_gnt_i (in)
   0.05    1.25 ^ _15411_/Z (BUF_X1)
   0.01    1.27 v _22503_/ZN (INV_X1)
   0.05    1.32 ^ _22551_/ZN (AOI22_X1)
   0.05    1.37 ^ _22553_/ZN (AND2_X1)
   0.06    1.42 v _22562_/Z (MUX2_X1)
   0.00    1.42 v _25024_/D (DFFR_X1)
           1.42   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25024_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.42   data arrival time
---------------------------------------------------------
           2.54   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i)
Endpoint: _25356_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ instr_rvalid_i (in)
   0.03    1.24 v _16293_/ZN (NAND2_X1)
   0.08    1.32 v _16310_/ZN (OR3_X1)
   0.04    1.36 v _16311_/Z (BUF_X1)
   0.05    1.41 v _23756_/Z (MUX2_X1)
   0.00    1.41 v _25356_/D (DFF_X1)
           1.41   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25356_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.41   data arrival time
---------------------------------------------------------
           2.55   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i)
Endpoint: _25357_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ instr_rvalid_i (in)
   0.03    1.24 v _16293_/ZN (NAND2_X1)
   0.08    1.32 v _16310_/ZN (OR3_X1)
   0.04    1.36 v _16311_/Z (BUF_X1)
   0.05    1.41 v _23757_/Z (MUX2_X1)
   0.00    1.41 v _25357_/D (DFF_X1)
           1.41   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25357_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.41   data arrival time
---------------------------------------------------------
           2.55   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i)
Endpoint: _25358_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ instr_rvalid_i (in)
   0.03    1.24 v _16293_/ZN (NAND2_X1)
   0.08    1.32 v _16310_/ZN (OR3_X1)
   0.04    1.36 v _16311_/Z (BUF_X1)
   0.05    1.41 v _23758_/Z (MUX2_X1)
   0.00    1.41 v _25358_/D (DFF_X1)
           1.41   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25358_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.41   data arrival time
---------------------------------------------------------
           2.55   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24434_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.02    1.23 ^ _16532_/ZN (NAND2_X1)
   0.05    1.27 ^ _16533_/ZN (OR2_X1)
   0.07    1.34 ^ _16534_/Z (BUF_X1)
   0.06    1.40 v _16535_/Z (MUX2_X1)
   0.00    1.40 v _24434_/D (DFFR_X1)
           1.40   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24434_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.40   data arrival time
---------------------------------------------------------
           2.56   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24435_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.02    1.23 ^ _16532_/ZN (NAND2_X1)
   0.05    1.27 ^ _16533_/ZN (OR2_X1)
   0.07    1.34 ^ _16534_/Z (BUF_X1)
   0.06    1.40 v _16536_/Z (MUX2_X1)
   0.00    1.40 v _24435_/D (DFFR_X1)
           1.40   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24435_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.40   data arrival time
---------------------------------------------------------
           2.56   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24436_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.02    1.23 ^ _16532_/ZN (NAND2_X1)
   0.05    1.27 ^ _16533_/ZN (OR2_X1)
   0.07    1.34 ^ _16534_/Z (BUF_X1)
   0.06    1.40 v _16537_/Z (MUX2_X1)
   0.00    1.40 v _24436_/D (DFFR_X1)
           1.40   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24436_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.40   data arrival time
---------------------------------------------------------
           2.56   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24437_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.02    1.23 ^ _16532_/ZN (NAND2_X1)
   0.05    1.27 ^ _16533_/ZN (OR2_X1)
   0.07    1.34 ^ _16534_/Z (BUF_X1)
   0.06    1.40 v _16538_/Z (MUX2_X1)
   0.00    1.40 v _24437_/D (DFFR_X1)
           1.40   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24437_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.40   data arrival time
---------------------------------------------------------
           2.56   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24438_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.02    1.23 ^ _16532_/ZN (NAND2_X1)
   0.05    1.27 ^ _16533_/ZN (OR2_X1)
   0.07    1.34 ^ _16534_/Z (BUF_X1)
   0.06    1.40 v _16539_/Z (MUX2_X1)
   0.00    1.40 v _24438_/D (DFFR_X1)
           1.40   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24438_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.40   data arrival time
---------------------------------------------------------
           2.56   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24439_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.02    1.23 ^ _16532_/ZN (NAND2_X1)
   0.05    1.27 ^ _16533_/ZN (OR2_X1)
   0.07    1.34 ^ _16534_/Z (BUF_X1)
   0.06    1.40 v _16540_/Z (MUX2_X1)
   0.00    1.40 v _24439_/D (DFFR_X1)
           1.40   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24439_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.40   data arrival time
---------------------------------------------------------
           2.56   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24440_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.02    1.23 ^ _16532_/ZN (NAND2_X1)
   0.05    1.27 ^ _16533_/ZN (OR2_X1)
   0.07    1.34 ^ _16534_/Z (BUF_X1)
   0.06    1.40 v _16541_/Z (MUX2_X1)
   0.00    1.40 v _24440_/D (DFFR_X1)
           1.40   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24440_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.40   data arrival time
---------------------------------------------------------
           2.56   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24441_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.02    1.23 ^ _16532_/ZN (NAND2_X1)
   0.05    1.27 ^ _16533_/ZN (OR2_X1)
   0.07    1.34 ^ _16534_/Z (BUF_X1)
   0.06    1.40 v _16542_/Z (MUX2_X1)
   0.00    1.40 v _24441_/D (DFFR_X1)
           1.40   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24441_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.40   data arrival time
---------------------------------------------------------
           2.56   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24442_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.02    1.23 ^ _16532_/ZN (NAND2_X1)
   0.05    1.27 ^ _16533_/ZN (OR2_X1)
   0.07    1.34 ^ _16534_/Z (BUF_X1)
   0.06    1.40 v _16543_/Z (MUX2_X1)
   0.00    1.40 v _24442_/D (DFFR_X1)
           1.40   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24442_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.40   data arrival time
---------------------------------------------------------
           2.56   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24443_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.02    1.23 ^ _16532_/ZN (NAND2_X1)
   0.05    1.27 ^ _16533_/ZN (OR2_X1)
   0.07    1.34 ^ _16534_/Z (BUF_X1)
   0.06    1.40 v _16544_/Z (MUX2_X1)
   0.00    1.40 v _24443_/D (DFFR_X1)
           1.40   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24443_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.40   data arrival time
---------------------------------------------------------
           2.56   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24444_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.02    1.23 ^ _16532_/ZN (NAND2_X1)
   0.05    1.27 ^ _16533_/ZN (OR2_X1)
   0.07    1.34 ^ _16545_/Z (BUF_X1)
   0.06    1.40 v _16546_/Z (MUX2_X1)
   0.00    1.40 v _24444_/D (DFFR_X1)
           1.40   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24444_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.40   data arrival time
---------------------------------------------------------
           2.56   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24445_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.02    1.23 ^ _16532_/ZN (NAND2_X1)
   0.05    1.27 ^ _16533_/ZN (OR2_X1)
   0.07    1.34 ^ _16545_/Z (BUF_X1)
   0.06    1.40 v _16547_/Z (MUX2_X1)
   0.00    1.40 v _24445_/D (DFFR_X1)
           1.40   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24445_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.40   data arrival time
---------------------------------------------------------
           2.56   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24446_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.02    1.23 ^ _16532_/ZN (NAND2_X1)
   0.05    1.27 ^ _16533_/ZN (OR2_X1)
   0.07    1.34 ^ _16545_/Z (BUF_X1)
   0.06    1.40 v _16548_/Z (MUX2_X1)
   0.00    1.40 v _24446_/D (DFFR_X1)
           1.40   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24446_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.40   data arrival time
---------------------------------------------------------
           2.56   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24447_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.02    1.23 ^ _16532_/ZN (NAND2_X1)
   0.05    1.27 ^ _16533_/ZN (OR2_X1)
   0.07    1.34 ^ _16545_/Z (BUF_X1)
   0.06    1.40 v _16549_/Z (MUX2_X1)
   0.00    1.40 v _24447_/D (DFFR_X1)
           1.40   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24447_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.40   data arrival time
---------------------------------------------------------
           2.56   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24448_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.02    1.23 ^ _16532_/ZN (NAND2_X1)
   0.05    1.27 ^ _16533_/ZN (OR2_X1)
   0.07    1.34 ^ _16545_/Z (BUF_X1)
   0.06    1.40 v _16550_/Z (MUX2_X1)
   0.00    1.40 v _24448_/D (DFFR_X1)
           1.40   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24448_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.40   data arrival time
---------------------------------------------------------
           2.56   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24449_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.02    1.23 ^ _16532_/ZN (NAND2_X1)
   0.05    1.27 ^ _16533_/ZN (OR2_X1)
   0.07    1.34 ^ _16545_/Z (BUF_X1)
   0.06    1.40 v _16551_/Z (MUX2_X1)
   0.00    1.40 v _24449_/D (DFFR_X1)
           1.40   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24449_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.40   data arrival time
---------------------------------------------------------
           2.56   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24450_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.02    1.23 ^ _16532_/ZN (NAND2_X1)
   0.05    1.27 ^ _16533_/ZN (OR2_X1)
   0.07    1.34 ^ _16545_/Z (BUF_X1)
   0.06    1.40 v _16552_/Z (MUX2_X1)
   0.00    1.40 v _24450_/D (DFFR_X1)
           1.40   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24450_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.40   data arrival time
---------------------------------------------------------
           2.56   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24451_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.02    1.23 ^ _16532_/ZN (NAND2_X1)
   0.05    1.27 ^ _16533_/ZN (OR2_X1)
   0.07    1.34 ^ _16545_/Z (BUF_X1)
   0.06    1.40 v _16553_/Z (MUX2_X1)
   0.00    1.40 v _24451_/D (DFFR_X1)
           1.40   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24451_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.40   data arrival time
---------------------------------------------------------
           2.56   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24452_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.02    1.23 ^ _16532_/ZN (NAND2_X1)
   0.05    1.27 ^ _16533_/ZN (OR2_X1)
   0.07    1.34 ^ _16545_/Z (BUF_X1)
   0.06    1.40 v _16554_/Z (MUX2_X1)
   0.00    1.40 v _24452_/D (DFFR_X1)
           1.40   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24452_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.40   data arrival time
---------------------------------------------------------
           2.56   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24453_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.02    1.23 ^ _16532_/ZN (NAND2_X1)
   0.05    1.27 ^ _16533_/ZN (OR2_X1)
   0.07    1.34 ^ _16545_/Z (BUF_X1)
   0.06    1.40 v _16555_/Z (MUX2_X1)
   0.00    1.40 v _24453_/D (DFFR_X1)
           1.40   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24453_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.40   data arrival time
---------------------------------------------------------
           2.56   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24968_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15646_/ZN (AOI22_X1)
   0.01    0.47 v _15647_/ZN (INV_X1)
   0.08    0.54 ^ _15648_/ZN (AOI221_X1)
   0.06    0.60 ^ _15651_/ZN (AND3_X1)
   0.05    0.65 ^ _15657_/ZN (AND2_X1)
   0.02    0.67 v _15660_/ZN (NAND3_X1)
   0.03    0.70 ^ _15663_/ZN (AOI21_X1)
   0.04    0.75 ^ _15664_/ZN (OR4_X1)
   0.02    0.77 v _15665_/ZN (NOR2_X1)
   0.11    0.88 v _15691_/ZN (OR4_X1)
   0.05    0.92 v _15692_/Z (BUF_X1)
   0.05    0.97 ^ _15741_/ZN (OAI21_X1)
   0.03    1.00 v _22433_/ZN (NAND3_X1)
   0.05    1.05 ^ _22435_/ZN (NOR2_X1)
   0.05    1.10 ^ _22439_/ZN (AND3_X1)
   0.02    1.12 v _22441_/ZN (NAND2_X1)
   0.04    1.17 ^ _22443_/ZN (NOR2_X1)
   0.03    1.19 v _22445_/ZN (NAND2_X1)
   0.07    1.26 ^ _22450_/ZN (NOR3_X1)
   0.03    1.29 v _22452_/ZN (NAND2_X1)
   0.05    1.34 ^ _22454_/ZN (NOR2_X1)
   0.02    1.36 v _22456_/ZN (NAND2_X1)
   0.04    1.40 v _22457_/ZN (XNOR2_X1)
   0.00    1.40 v _24968_/D (DFF_X1)
           1.40   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24968_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.40   data arrival time
---------------------------------------------------------
           2.56   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _25060_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.00    1.20 ^ data_gnt_i (in)
   0.05    1.25 ^ _15411_/Z (BUF_X1)
   0.01    1.27 v _22503_/ZN (INV_X1)
   0.05    1.32 ^ _22551_/ZN (AOI22_X1)
   0.04    1.35 v _22706_/ZN (OAI211_X1)
   0.02    1.38 ^ _22707_/ZN (NAND2_X1)
   0.02    1.39 v _22709_/ZN (OAI21_X1)
   0.00    1.39 v _25060_/D (DFFR_X1)
           1.39   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25060_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.39   data arrival time
---------------------------------------------------------
           2.57   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24967_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15646_/ZN (AOI22_X1)
   0.01    0.47 v _15647_/ZN (INV_X1)
   0.08    0.54 ^ _15648_/ZN (AOI221_X1)
   0.06    0.60 ^ _15651_/ZN (AND3_X1)
   0.05    0.65 ^ _15657_/ZN (AND2_X1)
   0.02    0.67 v _15660_/ZN (NAND3_X1)
   0.03    0.70 ^ _15663_/ZN (AOI21_X1)
   0.04    0.75 ^ _15664_/ZN (OR4_X1)
   0.02    0.77 v _15665_/ZN (NOR2_X1)
   0.11    0.88 v _15691_/ZN (OR4_X1)
   0.05    0.92 v _15692_/Z (BUF_X1)
   0.05    0.97 ^ _15741_/ZN (OAI21_X1)
   0.03    1.00 v _22433_/ZN (NAND3_X1)
   0.05    1.05 ^ _22435_/ZN (NOR2_X1)
   0.05    1.10 ^ _22439_/ZN (AND3_X1)
   0.02    1.12 v _22441_/ZN (NAND2_X1)
   0.04    1.17 ^ _22443_/ZN (NOR2_X1)
   0.03    1.19 v _22445_/ZN (NAND2_X1)
   0.07    1.26 ^ _22450_/ZN (NOR3_X1)
   0.03    1.29 v _22452_/ZN (NAND2_X1)
   0.05    1.34 ^ _22454_/ZN (NOR2_X1)
   0.05    1.39 ^ _22455_/Z (XOR2_X1)
   0.00    1.39 ^ _24967_/D (DFF_X1)
           1.39   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24967_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.39   data arrival time
---------------------------------------------------------
           2.58   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25227_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.02    1.27 ^ _16227_/ZN (AOI21_X1)
   0.04    1.30 ^ _16228_/ZN (OR2_X1)
   0.02    1.32 v _23651_/ZN (OAI21_X1)
   0.06    1.38 v _23652_/Z (MUX2_X1)
   0.00    1.38 v _25227_/D (DFFR_X1)
           1.38   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25227_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.38   data arrival time
---------------------------------------------------------
           2.58   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25085_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.03    1.25 ^ _22552_/ZN (OR2_X1)
   0.01    1.26 v _22793_/ZN (NAND2_X1)
   0.08    1.33 ^ _22794_/ZN (AOI211_X1)
   0.03    1.36 v _22795_/ZN (NAND3_X1)
   0.02    1.38 ^ _22797_/ZN (OAI21_X1)
   0.00    1.38 ^ _25085_/D (DFFR_X1)
           1.38   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25085_/CK (DFFR_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.38   data arrival time
---------------------------------------------------------
           2.59   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i)
Endpoint: _25306_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v instr_gnt_i (in)
   0.03    1.23 ^ _23689_/ZN (NOR2_X1)
   0.08    1.31 ^ _23701_/Z (CLKBUF_X1)
   0.06    1.37 v _23702_/Z (MUX2_X1)
   0.00    1.37 v _25306_/D (DFF_X1)
           1.37   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25306_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.37   data arrival time
---------------------------------------------------------
           2.59   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i)
Endpoint: _25307_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v instr_gnt_i (in)
   0.03    1.23 ^ _23689_/ZN (NOR2_X1)
   0.08    1.31 ^ _23701_/Z (CLKBUF_X1)
   0.06    1.37 v _23703_/Z (MUX2_X1)
   0.00    1.37 v _25307_/D (DFF_X1)
           1.37   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25307_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.37   data arrival time
---------------------------------------------------------
           2.59   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i)
Endpoint: _25308_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v instr_gnt_i (in)
   0.03    1.23 ^ _23689_/ZN (NOR2_X1)
   0.08    1.31 ^ _23701_/Z (CLKBUF_X1)
   0.06    1.37 v _23704_/Z (MUX2_X1)
   0.00    1.37 v _25308_/D (DFF_X1)
           1.37   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25308_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.37   data arrival time
---------------------------------------------------------
           2.59   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i)
Endpoint: _25309_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v instr_gnt_i (in)
   0.03    1.23 ^ _23689_/ZN (NOR2_X1)
   0.08    1.31 ^ _23701_/Z (CLKBUF_X1)
   0.06    1.37 v _23705_/Z (MUX2_X1)
   0.00    1.37 v _25309_/D (DFF_X1)
           1.37   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25309_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.37   data arrival time
---------------------------------------------------------
           2.59   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i)
Endpoint: _25310_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v instr_gnt_i (in)
   0.03    1.23 ^ _23689_/ZN (NOR2_X1)
   0.08    1.31 ^ _23701_/Z (CLKBUF_X1)
   0.06    1.37 v _23706_/Z (MUX2_X1)
   0.00    1.37 v _25310_/D (DFF_X1)
           1.37   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25310_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.37   data arrival time
---------------------------------------------------------
           2.59   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i)
Endpoint: _25311_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v instr_gnt_i (in)
   0.03    1.23 ^ _23689_/ZN (NOR2_X1)
   0.08    1.31 ^ _23701_/Z (CLKBUF_X1)
   0.06    1.37 v _23707_/Z (MUX2_X1)
   0.00    1.37 v _25311_/D (DFF_X1)
           1.37   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25311_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.37   data arrival time
---------------------------------------------------------
           2.59   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i)
Endpoint: _25312_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v instr_gnt_i (in)
   0.03    1.23 ^ _23689_/ZN (NOR2_X1)
   0.08    1.31 ^ _23701_/Z (CLKBUF_X1)
   0.06    1.37 v _23708_/Z (MUX2_X1)
   0.00    1.37 v _25312_/D (DFF_X1)
           1.37   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25312_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.37   data arrival time
---------------------------------------------------------
           2.59   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i)
Endpoint: _25313_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v instr_gnt_i (in)
   0.03    1.23 ^ _23689_/ZN (NOR2_X1)
   0.08    1.31 ^ _23701_/Z (CLKBUF_X1)
   0.06    1.37 v _23709_/Z (MUX2_X1)
   0.00    1.37 v _25313_/D (DFF_X1)
           1.37   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25313_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.37   data arrival time
---------------------------------------------------------
           2.59   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i)
Endpoint: _25314_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v instr_gnt_i (in)
   0.03    1.23 ^ _23689_/ZN (NOR2_X1)
   0.08    1.31 ^ _23701_/Z (CLKBUF_X1)
   0.06    1.37 v _23710_/Z (MUX2_X1)
   0.00    1.37 v _25314_/D (DFF_X1)
           1.37   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25314_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.37   data arrival time
---------------------------------------------------------
           2.59   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i)
Endpoint: _25315_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v instr_gnt_i (in)
   0.03    1.23 ^ _23689_/ZN (NOR2_X1)
   0.08    1.31 ^ _23701_/Z (CLKBUF_X1)
   0.06    1.37 v _23711_/Z (MUX2_X1)
   0.00    1.37 v _25315_/D (DFF_X1)
           1.37   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25315_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.37   data arrival time
---------------------------------------------------------
           2.59   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i)
Endpoint: _25316_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v instr_gnt_i (in)
   0.03    1.23 ^ _23689_/ZN (NOR2_X1)
   0.08    1.31 ^ _23712_/Z (CLKBUF_X1)
   0.06    1.37 v _23713_/Z (MUX2_X1)
   0.00    1.37 v _25316_/D (DFF_X1)
           1.37   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25316_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.37   data arrival time
---------------------------------------------------------
           2.59   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i)
Endpoint: _25317_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v instr_gnt_i (in)
   0.03    1.23 ^ _23689_/ZN (NOR2_X1)
   0.08    1.31 ^ _23712_/Z (CLKBUF_X1)
   0.06    1.37 v _23714_/Z (MUX2_X1)
   0.00    1.37 v _25317_/D (DFF_X1)
           1.37   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25317_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.37   data arrival time
---------------------------------------------------------
           2.59   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i)
Endpoint: _25318_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v instr_gnt_i (in)
   0.03    1.23 ^ _23689_/ZN (NOR2_X1)
   0.08    1.31 ^ _23712_/Z (CLKBUF_X1)
   0.06    1.37 v _23715_/Z (MUX2_X1)
   0.00    1.37 v _25318_/D (DFF_X1)
           1.37   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25318_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.37   data arrival time
---------------------------------------------------------
           2.59   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i)
Endpoint: _25319_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v instr_gnt_i (in)
   0.03    1.23 ^ _23689_/ZN (NOR2_X1)
   0.08    1.31 ^ _23712_/Z (CLKBUF_X1)
   0.06    1.37 v _23716_/Z (MUX2_X1)
   0.00    1.37 v _25319_/D (DFF_X1)
           1.37   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25319_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.37   data arrival time
---------------------------------------------------------
           2.59   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i)
Endpoint: _25320_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v instr_gnt_i (in)
   0.03    1.23 ^ _23689_/ZN (NOR2_X1)
   0.08    1.31 ^ _23712_/Z (CLKBUF_X1)
   0.06    1.37 v _23717_/Z (MUX2_X1)
   0.00    1.37 v _25320_/D (DFF_X1)
           1.37   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25320_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.37   data arrival time
---------------------------------------------------------
           2.59   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i)
Endpoint: _25321_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v instr_gnt_i (in)
   0.03    1.23 ^ _23689_/ZN (NOR2_X1)
   0.08    1.31 ^ _23712_/Z (CLKBUF_X1)
   0.06    1.37 v _23718_/Z (MUX2_X1)
   0.00    1.37 v _25321_/D (DFF_X1)
           1.37   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25321_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.37   data arrival time
---------------------------------------------------------
           2.59   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i)
Endpoint: _25322_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v instr_gnt_i (in)
   0.03    1.23 ^ _23689_/ZN (NOR2_X1)
   0.08    1.31 ^ _23712_/Z (CLKBUF_X1)
   0.06    1.37 v _23719_/Z (MUX2_X1)
   0.00    1.37 v _25322_/D (DFF_X1)
           1.37   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25322_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.37   data arrival time
---------------------------------------------------------
           2.59   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i)
Endpoint: _25323_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v instr_gnt_i (in)
   0.03    1.23 ^ _23689_/ZN (NOR2_X1)
   0.08    1.31 ^ _23712_/Z (CLKBUF_X1)
   0.06    1.37 v _23720_/Z (MUX2_X1)
   0.00    1.37 v _25323_/D (DFF_X1)
           1.37   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25323_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.37   data arrival time
---------------------------------------------------------
           2.59   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i)
Endpoint: _25324_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v instr_gnt_i (in)
   0.03    1.23 ^ _23689_/ZN (NOR2_X1)
   0.08    1.31 ^ _23712_/Z (CLKBUF_X1)
   0.06    1.37 v _23721_/Z (MUX2_X1)
   0.00    1.37 v _25324_/D (DFF_X1)
           1.37   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25324_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.37   data arrival time
---------------------------------------------------------
           2.59   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i)
Endpoint: _25325_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v instr_gnt_i (in)
   0.03    1.23 ^ _23689_/ZN (NOR2_X1)
   0.08    1.31 ^ _23712_/Z (CLKBUF_X1)
   0.06    1.37 v _23722_/Z (MUX2_X1)
   0.00    1.37 v _25325_/D (DFF_X1)
           1.37   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25325_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.37   data arrival time
---------------------------------------------------------
           2.59   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _24433_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.00    1.20 ^ data_gnt_i (in)
   0.05    1.25 ^ _15411_/Z (BUF_X1)
   0.05    1.31 v _15418_/ZN (OAI21_X1)
   0.06    1.36 v _15424_/Z (MUX2_X1)
   0.00    1.36 v _24433_/D (DFFR_X1)
           1.36   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24433_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.36   data arrival time
---------------------------------------------------------
           2.60   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _24986_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.00    1.20 ^ data_gnt_i (in)
   0.05    1.25 ^ _15411_/Z (BUF_X1)
   0.05    1.31 v _15418_/ZN (OAI21_X1)
   0.06    1.36 v _22493_/Z (MUX2_X1)
   0.00    1.36 v _24986_/D (DFFR_X1)
           1.36   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24986_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.36   data arrival time
---------------------------------------------------------
           2.60   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _24987_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.00    1.20 ^ data_gnt_i (in)
   0.05    1.25 ^ _15411_/Z (BUF_X1)
   0.05    1.31 v _15418_/ZN (OAI21_X1)
   0.06    1.36 v _22495_/Z (MUX2_X1)
   0.00    1.36 v _24987_/D (DFFR_X1)
           1.36   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24987_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.36   data arrival time
---------------------------------------------------------
           2.60   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i)
Endpoint: _25296_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v instr_gnt_i (in)
   0.03    1.23 ^ _23689_/ZN (NOR2_X1)
   0.07    1.30 ^ _23690_/Z (BUF_X1)
   0.06    1.36 v _23691_/Z (MUX2_X1)
   0.00    1.36 v _25296_/D (DFF_X1)
           1.36   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25296_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.36   data arrival time
---------------------------------------------------------
           2.60   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i)
Endpoint: _25297_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v instr_gnt_i (in)
   0.03    1.23 ^ _23689_/ZN (NOR2_X1)
   0.07    1.30 ^ _23690_/Z (BUF_X1)
   0.06    1.36 v _23692_/Z (MUX2_X1)
   0.00    1.36 v _25297_/D (DFF_X1)
           1.36   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25297_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.36   data arrival time
---------------------------------------------------------
           2.60   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i)
Endpoint: _25298_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v instr_gnt_i (in)
   0.03    1.23 ^ _23689_/ZN (NOR2_X1)
   0.07    1.30 ^ _23690_/Z (BUF_X1)
   0.06    1.36 v _23693_/Z (MUX2_X1)
   0.00    1.36 v _25298_/D (DFF_X1)
           1.36   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25298_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.36   data arrival time
---------------------------------------------------------
           2.60   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i)
Endpoint: _25299_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v instr_gnt_i (in)
   0.03    1.23 ^ _23689_/ZN (NOR2_X1)
   0.07    1.30 ^ _23690_/Z (BUF_X1)
   0.06    1.36 v _23694_/Z (MUX2_X1)
   0.00    1.36 v _25299_/D (DFF_X1)
           1.36   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25299_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.36   data arrival time
---------------------------------------------------------
           2.60   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i)
Endpoint: _25300_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v instr_gnt_i (in)
   0.03    1.23 ^ _23689_/ZN (NOR2_X1)
   0.07    1.30 ^ _23690_/Z (BUF_X1)
   0.06    1.36 v _23695_/Z (MUX2_X1)
   0.00    1.36 v _25300_/D (DFF_X1)
           1.36   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25300_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.36   data arrival time
---------------------------------------------------------
           2.60   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i)
Endpoint: _25301_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v instr_gnt_i (in)
   0.03    1.23 ^ _23689_/ZN (NOR2_X1)
   0.07    1.30 ^ _23690_/Z (BUF_X1)
   0.06    1.36 v _23696_/Z (MUX2_X1)
   0.00    1.36 v _25301_/D (DFF_X1)
           1.36   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25301_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.36   data arrival time
---------------------------------------------------------
           2.60   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i)
Endpoint: _25302_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v instr_gnt_i (in)
   0.03    1.23 ^ _23689_/ZN (NOR2_X1)
   0.07    1.30 ^ _23690_/Z (BUF_X1)
   0.06    1.36 v _23697_/Z (MUX2_X1)
   0.00    1.36 v _25302_/D (DFF_X1)
           1.36   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25302_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.36   data arrival time
---------------------------------------------------------
           2.60   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i)
Endpoint: _25303_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v instr_gnt_i (in)
   0.03    1.23 ^ _23689_/ZN (NOR2_X1)
   0.07    1.30 ^ _23690_/Z (BUF_X1)
   0.06    1.36 v _23698_/Z (MUX2_X1)
   0.00    1.36 v _25303_/D (DFF_X1)
           1.36   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25303_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.36   data arrival time
---------------------------------------------------------
           2.60   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i)
Endpoint: _25304_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v instr_gnt_i (in)
   0.03    1.23 ^ _23689_/ZN (NOR2_X1)
   0.07    1.30 ^ _23690_/Z (BUF_X1)
   0.06    1.36 v _23699_/Z (MUX2_X1)
   0.00    1.36 v _25304_/D (DFF_X1)
           1.36   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25304_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.36   data arrival time
---------------------------------------------------------
           2.60   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i)
Endpoint: _25305_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v instr_gnt_i (in)
   0.03    1.23 ^ _23689_/ZN (NOR2_X1)
   0.07    1.30 ^ _23690_/Z (BUF_X1)
   0.06    1.36 v _23700_/Z (MUX2_X1)
   0.00    1.36 v _25305_/D (DFF_X1)
           1.36   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25305_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.36   data arrival time
---------------------------------------------------------
           2.60   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _24432_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.00    1.20 ^ data_gnt_i (in)
   0.05    1.25 ^ _15411_/Z (BUF_X1)
   0.05    1.31 v _15418_/ZN (OAI21_X1)
   0.03    1.33 ^ _15419_/ZN (NAND2_X1)
   0.02    1.35 v _15421_/ZN (OAI21_X1)
   0.00    1.35 v _24432_/D (DFFR_X1)
           1.35   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24432_/CK (DFFR_X1)
  -0.05    3.95   library setup time
           3.95   data required time
---------------------------------------------------------
           3.95   data required time
          -1.35   data arrival time
---------------------------------------------------------
           2.60   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _24988_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.00    1.20 ^ data_gnt_i (in)
   0.05    1.25 ^ _15411_/Z (BUF_X1)
   0.05    1.31 v _15418_/ZN (OAI21_X1)
   0.03    1.33 ^ _22496_/ZN (NAND2_X1)
   0.02    1.35 v _22497_/ZN (OAI21_X1)
   0.00    1.35 v _24988_/D (DFFR_X1)
           1.35   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24988_/CK (DFFR_X1)
  -0.05    3.95   library setup time
           3.95   data required time
---------------------------------------------------------
           3.95   data required time
          -1.35   data arrival time
---------------------------------------------------------
           2.60   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _24989_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.00    1.20 ^ data_gnt_i (in)
   0.05    1.25 ^ _15411_/Z (BUF_X1)
   0.05    1.31 v _15418_/ZN (OAI21_X1)
   0.03    1.33 ^ _22498_/ZN (NAND2_X1)
   0.02    1.35 v _22499_/ZN (OAI21_X1)
   0.00    1.35 v _24989_/D (DFFR_X1)
           1.35   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24989_/CK (DFFR_X1)
  -0.05    3.95   library setup time
           3.95   data required time
---------------------------------------------------------
           3.95   data required time
          -1.35   data arrival time
---------------------------------------------------------
           2.60   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i)
Endpoint: _25428_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v instr_gnt_i (in)
   0.03    1.24 v _15700_/ZN (AND2_X1)
   0.03    1.27 v _15701_/ZN (AND2_X1)
   0.06    1.33 ^ _15702_/ZN (AOI221_X1)
   0.02    1.35 v _15707_/ZN (AOI22_X1)
   0.00    1.35 v _25428_/D (DFFR_X1)
           1.35   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25428_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.35   data arrival time
---------------------------------------------------------
           2.61   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24454_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.23 v _16532_/ZN (NAND2_X1)
   0.06    1.30 v _16533_/ZN (OR2_X1)
   0.05    1.35 v _16556_/Z (MUX2_X1)
   0.00    1.35 v _24454_/D (DFFR_X1)
           1.35   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24454_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.35   data arrival time
---------------------------------------------------------
           2.61   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24455_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.23 v _16532_/ZN (NAND2_X1)
   0.06    1.30 v _16533_/ZN (OR2_X1)
   0.05    1.35 v _16557_/Z (MUX2_X1)
   0.00    1.35 v _24455_/D (DFFR_X1)
           1.35   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24455_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.35   data arrival time
---------------------------------------------------------
           2.61   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24456_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.23 v _16532_/ZN (NAND2_X1)
   0.06    1.30 v _16533_/ZN (OR2_X1)
   0.05    1.35 v _16558_/Z (MUX2_X1)
   0.00    1.35 v _24456_/D (DFFR_X1)
           1.35   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24456_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.35   data arrival time
---------------------------------------------------------
           2.61   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24457_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.23 v _16532_/ZN (NAND2_X1)
   0.06    1.30 v _16533_/ZN (OR2_X1)
   0.05    1.35 v _16559_/Z (MUX2_X1)
   0.00    1.35 v _24457_/D (DFFR_X1)
           1.35   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24457_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.35   data arrival time
---------------------------------------------------------
           2.61   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24966_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15646_/ZN (AOI22_X1)
   0.01    0.47 v _15647_/ZN (INV_X1)
   0.08    0.54 ^ _15648_/ZN (AOI221_X1)
   0.06    0.60 ^ _15651_/ZN (AND3_X1)
   0.05    0.65 ^ _15657_/ZN (AND2_X1)
   0.02    0.67 v _15660_/ZN (NAND3_X1)
   0.03    0.70 ^ _15663_/ZN (AOI21_X1)
   0.04    0.75 ^ _15664_/ZN (OR4_X1)
   0.02    0.77 v _15665_/ZN (NOR2_X1)
   0.11    0.88 v _15691_/ZN (OR4_X1)
   0.05    0.92 v _15692_/Z (BUF_X1)
   0.05    0.97 ^ _15741_/ZN (OAI21_X1)
   0.03    1.00 v _22433_/ZN (NAND3_X1)
   0.05    1.05 ^ _22435_/ZN (NOR2_X1)
   0.05    1.10 ^ _22439_/ZN (AND3_X1)
   0.02    1.12 v _22441_/ZN (NAND2_X1)
   0.04    1.17 ^ _22443_/ZN (NOR2_X1)
   0.03    1.19 v _22445_/ZN (NAND2_X1)
   0.07    1.26 ^ _22450_/ZN (NOR3_X1)
   0.03    1.29 v _22452_/ZN (NAND2_X1)
   0.06    1.34 v _22453_/Z (XOR2_X1)
   0.00    1.34 v _24966_/D (DFF_X1)
           1.34   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24966_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.34   data arrival time
---------------------------------------------------------
           2.61   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i)
Endpoint: _25429_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v instr_gnt_i (in)
   0.03    1.24 v _15700_/ZN (AND2_X1)
   0.03    1.27 v _15701_/ZN (AND2_X1)
   0.06    1.33 ^ _15702_/ZN (AOI221_X1)
   0.01    1.34 v _15708_/ZN (NOR2_X1)
   0.00    1.34 v _25429_/D (DFFR_X1)
           1.34   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25429_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.34   data arrival time
---------------------------------------------------------
           2.62   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24965_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15646_/ZN (AOI22_X1)
   0.01    0.47 v _15647_/ZN (INV_X1)
   0.08    0.54 ^ _15648_/ZN (AOI221_X1)
   0.06    0.60 ^ _15651_/ZN (AND3_X1)
   0.05    0.65 ^ _15657_/ZN (AND2_X1)
   0.02    0.67 v _15660_/ZN (NAND3_X1)
   0.03    0.70 ^ _15663_/ZN (AOI21_X1)
   0.04    0.75 ^ _15664_/ZN (OR4_X1)
   0.02    0.77 v _15665_/ZN (NOR2_X1)
   0.11    0.88 v _15691_/ZN (OR4_X1)
   0.05    0.92 v _15692_/Z (BUF_X1)
   0.05    0.97 ^ _15741_/ZN (OAI21_X1)
   0.03    1.00 v _22433_/ZN (NAND3_X1)
   0.05    1.05 ^ _22435_/ZN (NOR2_X1)
   0.05    1.10 ^ _22439_/ZN (AND3_X1)
   0.02    1.12 v _22441_/ZN (NAND2_X1)
   0.04    1.17 ^ _22443_/ZN (NOR2_X1)
   0.03    1.19 v _22445_/ZN (NAND2_X1)
   0.07    1.26 ^ _22450_/ZN (NOR3_X1)
   0.05    1.31 ^ _22451_/Z (XOR2_X1)
   0.00    1.31 ^ _24965_/D (DFF_X1)
           1.31   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24965_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.31   data arrival time
---------------------------------------------------------
           2.65   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i)
Endpoint: _25430_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v instr_gnt_i (in)
   0.03    1.24 v _15700_/ZN (AND2_X1)
   0.05    1.29 ^ _15709_/ZN (NOR3_X1)
   0.02    1.30 v _15712_/ZN (AOI21_X1)
   0.00    1.30 v _25430_/D (DFFR_X1)
           1.30   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25430_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.30   data arrival time
---------------------------------------------------------
           2.66   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25233_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.05    1.29 ^ _15602_/ZN (NOR3_X1)
   0.00    1.29 ^ _25233_/D (DFFR_X1)
           1.29   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25233_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.29   data arrival time
---------------------------------------------------------
           2.67   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25234_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_rvalid_i (in)
   0.02    1.24 v _15600_/ZN (NAND2_X1)
   0.05    1.29 ^ _15603_/ZN (NOR3_X1)
   0.00    1.29 ^ _25234_/D (DFFR_X1)
           1.29   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25234_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.29   data arrival time
---------------------------------------------------------
           2.67   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i)
Endpoint: _25431_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ instr_gnt_i (in)
   0.04    1.25 ^ _15700_/ZN (AND2_X1)
   0.02    1.27 v _15711_/ZN (AOI21_X1)
   0.03    1.29 ^ _15713_/ZN (NOR2_X1)
   0.00    1.29 ^ _25431_/D (DFFR_X1)
           1.29   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25431_/CK (DFFR_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.29   data arrival time
---------------------------------------------------------
           2.67   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24964_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15646_/ZN (AOI22_X1)
   0.01    0.47 v _15647_/ZN (INV_X1)
   0.08    0.54 ^ _15648_/ZN (AOI221_X1)
   0.06    0.60 ^ _15651_/ZN (AND3_X1)
   0.05    0.65 ^ _15657_/ZN (AND2_X1)
   0.02    0.67 v _15660_/ZN (NAND3_X1)
   0.03    0.70 ^ _15663_/ZN (AOI21_X1)
   0.04    0.75 ^ _15664_/ZN (OR4_X1)
   0.02    0.77 v _15665_/ZN (NOR2_X1)
   0.11    0.88 v _15691_/ZN (OR4_X1)
   0.05    0.92 v _15692_/Z (BUF_X1)
   0.05    0.97 ^ _15741_/ZN (OAI21_X1)
   0.03    1.00 v _22433_/ZN (NAND3_X1)
   0.05    1.05 ^ _22435_/ZN (NOR2_X1)
   0.05    1.10 ^ _22439_/ZN (AND3_X1)
   0.02    1.12 v _22441_/ZN (NAND2_X1)
   0.04    1.17 ^ _22443_/ZN (NOR2_X1)
   0.03    1.19 v _22445_/ZN (NAND2_X1)
   0.04    1.23 ^ _22448_/ZN (NOR2_X1)
   0.04    1.27 ^ _22449_/ZN (XNOR2_X1)
   0.00    1.27 ^ _24964_/D (DFF_X1)
           1.27   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24964_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.27   data arrival time
---------------------------------------------------------
           2.70   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24963_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15646_/ZN (AOI22_X1)
   0.01    0.47 v _15647_/ZN (INV_X1)
   0.08    0.54 ^ _15648_/ZN (AOI221_X1)
   0.06    0.60 ^ _15651_/ZN (AND3_X1)
   0.05    0.65 ^ _15657_/ZN (AND2_X1)
   0.02    0.67 v _15660_/ZN (NAND3_X1)
   0.03    0.70 ^ _15663_/ZN (AOI21_X1)
   0.04    0.75 ^ _15664_/ZN (OR4_X1)
   0.02    0.77 v _15665_/ZN (NOR2_X1)
   0.11    0.88 v _15691_/ZN (OR4_X1)
   0.05    0.92 v _15692_/Z (BUF_X1)
   0.05    0.97 ^ _15741_/ZN (OAI21_X1)
   0.03    1.00 v _22433_/ZN (NAND3_X1)
   0.05    1.05 ^ _22435_/ZN (NOR2_X1)
   0.05    1.10 ^ _22439_/ZN (AND3_X1)
   0.02    1.12 v _22441_/ZN (NAND2_X1)
   0.04    1.17 ^ _22443_/ZN (NOR2_X1)
   0.03    1.19 v _22445_/ZN (NAND2_X1)
   0.04    1.23 v _22446_/ZN (XNOR2_X1)
   0.00    1.23 v _24963_/D (DFF_X1)
           1.23   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24963_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.23   data arrival time
---------------------------------------------------------
           2.73   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i)
Endpoint: _25433_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v instr_gnt_i (in)
   0.02    1.22 ^ _16325_/ZN (NOR2_X1)
   0.00    1.22 ^ _25433_/D (DFFR_X1)
           1.22   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25433_/CK (DFFR_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.22   data arrival time
---------------------------------------------------------
           2.74   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24962_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15646_/ZN (AOI22_X1)
   0.01    0.47 v _15647_/ZN (INV_X1)
   0.08    0.54 ^ _15648_/ZN (AOI221_X1)
   0.06    0.60 ^ _15651_/ZN (AND3_X1)
   0.05    0.65 ^ _15657_/ZN (AND2_X1)
   0.02    0.67 v _15660_/ZN (NAND3_X1)
   0.03    0.70 ^ _15663_/ZN (AOI21_X1)
   0.04    0.75 ^ _15664_/ZN (OR4_X1)
   0.02    0.77 v _15665_/ZN (NOR2_X1)
   0.11    0.88 v _15691_/ZN (OR4_X1)
   0.05    0.92 v _15692_/Z (BUF_X1)
   0.05    0.97 ^ _15741_/ZN (OAI21_X1)
   0.03    1.00 v _22433_/ZN (NAND3_X1)
   0.05    1.05 ^ _22435_/ZN (NOR2_X1)
   0.05    1.10 ^ _22439_/ZN (AND3_X1)
   0.02    1.12 v _22441_/ZN (NAND2_X1)
   0.04    1.17 ^ _22443_/ZN (NOR2_X1)
   0.05    1.21 ^ _22444_/Z (XOR2_X1)
   0.00    1.21 ^ _24962_/D (DFF_X1)
           1.21   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24962_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.21   data arrival time
---------------------------------------------------------
           2.75   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24961_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15646_/ZN (AOI22_X1)
   0.01    0.47 v _15647_/ZN (INV_X1)
   0.08    0.54 ^ _15648_/ZN (AOI221_X1)
   0.06    0.60 ^ _15651_/ZN (AND3_X1)
   0.05    0.65 ^ _15657_/ZN (AND2_X1)
   0.02    0.67 v _15660_/ZN (NAND3_X1)
   0.03    0.70 ^ _15663_/ZN (AOI21_X1)
   0.04    0.75 ^ _15664_/ZN (OR4_X1)
   0.02    0.77 v _15665_/ZN (NOR2_X1)
   0.11    0.88 v _15691_/ZN (OR4_X1)
   0.05    0.92 v _15692_/Z (BUF_X1)
   0.05    0.97 ^ _15741_/ZN (OAI21_X1)
   0.03    1.00 v _22433_/ZN (NAND3_X1)
   0.05    1.05 ^ _22435_/ZN (NOR2_X1)
   0.05    1.10 ^ _22439_/ZN (AND3_X1)
   0.02    1.12 v _22441_/ZN (NAND2_X1)
   0.06    1.18 v _22442_/Z (XOR2_X1)
   0.00    1.18 v _24961_/D (DFF_X1)
           1.18   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24961_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.18   data arrival time
---------------------------------------------------------
           2.78   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24960_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15646_/ZN (AOI22_X1)
   0.01    0.47 v _15647_/ZN (INV_X1)
   0.08    0.54 ^ _15648_/ZN (AOI221_X1)
   0.06    0.60 ^ _15651_/ZN (AND3_X1)
   0.05    0.65 ^ _15657_/ZN (AND2_X1)
   0.02    0.67 v _15660_/ZN (NAND3_X1)
   0.03    0.70 ^ _15663_/ZN (AOI21_X1)
   0.04    0.75 ^ _15664_/ZN (OR4_X1)
   0.02    0.77 v _15665_/ZN (NOR2_X1)
   0.11    0.88 v _15691_/ZN (OR4_X1)
   0.05    0.92 v _15692_/Z (BUF_X1)
   0.05    0.97 ^ _15741_/ZN (OAI21_X1)
   0.03    1.00 v _22433_/ZN (NAND3_X1)
   0.05    1.05 ^ _22435_/ZN (NOR2_X1)
   0.05    1.10 ^ _22439_/ZN (AND3_X1)
   0.04    1.15 ^ _22440_/Z (XOR2_X1)
   0.00    1.15 ^ _24960_/D (DFF_X1)
           1.15   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24960_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.15   data arrival time
---------------------------------------------------------
           2.82   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24890_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15646_/ZN (AOI22_X1)
   0.01    0.47 v _15647_/ZN (INV_X1)
   0.08    0.54 ^ _15648_/ZN (AOI221_X1)
   0.06    0.60 ^ _15651_/ZN (AND3_X1)
   0.05    0.65 ^ _15657_/ZN (AND2_X1)
   0.02    0.67 v _15660_/ZN (NAND3_X1)
   0.03    0.70 ^ _15663_/ZN (AOI21_X1)
   0.04    0.75 ^ _15664_/ZN (OR4_X1)
   0.04    0.79 ^ _15714_/ZN (OR2_X1)
   0.05    0.84 ^ _16172_/ZN (AND2_X1)
   0.03    0.87 ^ _16178_/ZN (AND2_X1)
   0.04    0.91 ^ _16179_/Z (BUF_X1)
   0.06    0.97 ^ _21198_/Z (BUF_X1)
   0.07    1.04 ^ _21199_/Z (BUF_X1)
   0.03    1.07 v _22086_/ZN (OAI211_X1)
   0.06    1.13 v _22088_/Z (MUX2_X1)
   0.00    1.13 v _24890_/D (DFFS_X1)
           1.13   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24890_/CK (DFFS_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.13   data arrival time
---------------------------------------------------------
           2.83   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24891_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15646_/ZN (AOI22_X1)
   0.01    0.47 v _15647_/ZN (INV_X1)
   0.08    0.54 ^ _15648_/ZN (AOI221_X1)
   0.06    0.60 ^ _15651_/ZN (AND3_X1)
   0.05    0.65 ^ _15657_/ZN (AND2_X1)
   0.02    0.67 v _15660_/ZN (NAND3_X1)
   0.03    0.70 ^ _15663_/ZN (AOI21_X1)
   0.04    0.75 ^ _15664_/ZN (OR4_X1)
   0.04    0.79 ^ _15714_/ZN (OR2_X1)
   0.05    0.84 ^ _16172_/ZN (AND2_X1)
   0.03    0.87 ^ _16178_/ZN (AND2_X1)
   0.04    0.91 ^ _16179_/Z (BUF_X1)
   0.06    0.97 ^ _21198_/Z (BUF_X1)
   0.07    1.04 ^ _21199_/Z (BUF_X1)
   0.03    1.07 v _22090_/ZN (OAI211_X1)
   0.06    1.13 v _22091_/Z (MUX2_X1)
   0.00    1.13 v _24891_/D (DFFS_X1)
           1.13   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24891_/CK (DFFS_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.13   data arrival time
---------------------------------------------------------
           2.83   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _25432_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15646_/ZN (AOI22_X1)
   0.01    0.47 v _15647_/ZN (INV_X1)
   0.08    0.54 ^ _15648_/ZN (AOI221_X1)
   0.06    0.60 ^ _15651_/ZN (AND3_X1)
   0.05    0.65 ^ _15657_/ZN (AND2_X1)
   0.02    0.67 v _15660_/ZN (NAND3_X1)
   0.03    0.70 ^ _15663_/ZN (AOI21_X1)
   0.04    0.75 ^ _15664_/ZN (OR4_X1)
   0.02    0.77 v _15665_/ZN (NOR2_X1)
   0.11    0.88 v _15691_/ZN (OR4_X1)
   0.05    0.92 v _15692_/Z (BUF_X1)
   0.05    0.97 v _15693_/Z (BUF_X1)
   0.05    1.02 v _15694_/Z (BUF_X1)
   0.05    1.07 v _15695_/Z (BUF_X1)
   0.03    1.10 ^ _15696_/ZN (OAI21_X1)
   0.01    1.11 v _15697_/ZN (INV_X1)
   0.00    1.11 v _25432_/D (DFFR_X1)
           1.11   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25432_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.11   data arrival time
---------------------------------------------------------
           2.85   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24959_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15646_/ZN (AOI22_X1)
   0.01    0.47 v _15647_/ZN (INV_X1)
   0.08    0.54 ^ _15648_/ZN (AOI221_X1)
   0.06    0.60 ^ _15651_/ZN (AND3_X1)
   0.05    0.65 ^ _15657_/ZN (AND2_X1)
   0.02    0.67 v _15660_/ZN (NAND3_X1)
   0.03    0.70 ^ _15663_/ZN (AOI21_X1)
   0.04    0.75 ^ _15664_/ZN (OR4_X1)
   0.02    0.77 v _15665_/ZN (NOR2_X1)
   0.11    0.88 v _15691_/ZN (OR4_X1)
   0.05    0.92 v _15692_/Z (BUF_X1)
   0.05    0.97 ^ _15741_/ZN (OAI21_X1)
   0.03    1.00 v _22433_/ZN (NAND3_X1)
   0.05    1.05 ^ _22435_/ZN (NOR2_X1)
   0.02    1.07 v _22437_/ZN (NAND2_X1)
   0.04    1.11 v _22438_/ZN (XNOR2_X1)
   0.00    1.11 v _24959_/D (DFF_X1)
           1.11   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24959_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.11   data arrival time
---------------------------------------------------------
           2.85   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24656_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15646_/ZN (AOI22_X1)
   0.01    0.47 v _15647_/ZN (INV_X1)
   0.08    0.54 ^ _15648_/ZN (AOI221_X1)
   0.06    0.60 ^ _15651_/ZN (AND3_X1)
   0.05    0.65 ^ _15657_/ZN (AND2_X1)
   0.02    0.67 v _15660_/ZN (NAND3_X1)
   0.03    0.70 ^ _15663_/ZN (AOI21_X1)
   0.04    0.75 ^ _15664_/ZN (OR4_X1)
   0.04    0.79 ^ _15714_/ZN (OR2_X1)
   0.05    0.84 ^ _16172_/ZN (AND2_X1)
   0.02    0.86 v _21147_/ZN (NAND2_X1)
   0.04    0.91 ^ _21149_/ZN (NAND2_X1)
   0.06    0.97 ^ _21150_/Z (BUF_X1)
   0.07    1.04 ^ _21151_/Z (BUF_X1)
   0.06    1.10 v _21152_/Z (MUX2_X1)
   0.00    1.10 v _24656_/D (DFFR_X1)
           1.10   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24656_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.10   data arrival time
---------------------------------------------------------
           2.86   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24657_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15646_/ZN (AOI22_X1)
   0.01    0.47 v _15647_/ZN (INV_X1)
   0.08    0.54 ^ _15648_/ZN (AOI221_X1)
   0.06    0.60 ^ _15651_/ZN (AND3_X1)
   0.05    0.65 ^ _15657_/ZN (AND2_X1)
   0.02    0.67 v _15660_/ZN (NAND3_X1)
   0.03    0.70 ^ _15663_/ZN (AOI21_X1)
   0.04    0.75 ^ _15664_/ZN (OR4_X1)
   0.04    0.79 ^ _15714_/ZN (OR2_X1)
   0.05    0.84 ^ _16172_/ZN (AND2_X1)
   0.02    0.86 v _21147_/ZN (NAND2_X1)
   0.04    0.91 ^ _21149_/ZN (NAND2_X1)
   0.06    0.97 ^ _21150_/Z (BUF_X1)
   0.07    1.04 ^ _21151_/Z (BUF_X1)
   0.06    1.10 v _21153_/Z (MUX2_X1)
   0.00    1.10 v _24657_/D (DFFR_X1)
           1.10   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24657_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.10   data arrival time
---------------------------------------------------------
           2.86   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24658_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15646_/ZN (AOI22_X1)
   0.01    0.47 v _15647_/ZN (INV_X1)
   0.08    0.54 ^ _15648_/ZN (AOI221_X1)
   0.06    0.60 ^ _15651_/ZN (AND3_X1)
   0.05    0.65 ^ _15657_/ZN (AND2_X1)
   0.02    0.67 v _15660_/ZN (NAND3_X1)
   0.03    0.70 ^ _15663_/ZN (AOI21_X1)
   0.04    0.75 ^ _15664_/ZN (OR4_X1)
   0.04    0.79 ^ _15714_/ZN (OR2_X1)
   0.05    0.84 ^ _16172_/ZN (AND2_X1)
   0.02    0.86 v _21147_/ZN (NAND2_X1)
   0.04    0.91 ^ _21149_/ZN (NAND2_X1)
   0.06    0.97 ^ _21150_/Z (BUF_X1)
   0.07    1.04 ^ _21151_/Z (BUF_X1)
   0.06    1.10 v _21154_/Z (MUX2_X1)
   0.00    1.10 v _24658_/D (DFFR_X1)
           1.10   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24658_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.10   data arrival time
---------------------------------------------------------
           2.86   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24659_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15646_/ZN (AOI22_X1)
   0.01    0.47 v _15647_/ZN (INV_X1)
   0.08    0.54 ^ _15648_/ZN (AOI221_X1)
   0.06    0.60 ^ _15651_/ZN (AND3_X1)
   0.05    0.65 ^ _15657_/ZN (AND2_X1)
   0.02    0.67 v _15660_/ZN (NAND3_X1)
   0.03    0.70 ^ _15663_/ZN (AOI21_X1)
   0.04    0.75 ^ _15664_/ZN (OR4_X1)
   0.04    0.79 ^ _15714_/ZN (OR2_X1)
   0.05    0.84 ^ _16172_/ZN (AND2_X1)
   0.02    0.86 v _21147_/ZN (NAND2_X1)
   0.04    0.91 ^ _21149_/ZN (NAND2_X1)
   0.06    0.97 ^ _21150_/Z (BUF_X1)
   0.07    1.04 ^ _21151_/Z (BUF_X1)
   0.06    1.10 v _21155_/Z (MUX2_X1)
   0.00    1.10 v _24659_/D (DFFR_X1)
           1.10   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24659_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.10   data arrival time
---------------------------------------------------------
           2.86   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24660_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15646_/ZN (AOI22_X1)
   0.01    0.47 v _15647_/ZN (INV_X1)
   0.08    0.54 ^ _15648_/ZN (AOI221_X1)
   0.06    0.60 ^ _15651_/ZN (AND3_X1)
   0.05    0.65 ^ _15657_/ZN (AND2_X1)
   0.02    0.67 v _15660_/ZN (NAND3_X1)
   0.03    0.70 ^ _15663_/ZN (AOI21_X1)
   0.04    0.75 ^ _15664_/ZN (OR4_X1)
   0.04    0.79 ^ _15714_/ZN (OR2_X1)
   0.05    0.84 ^ _16172_/ZN (AND2_X1)
   0.02    0.86 v _21147_/ZN (NAND2_X1)
   0.04    0.91 ^ _21149_/ZN (NAND2_X1)
   0.06    0.97 ^ _21150_/Z (BUF_X1)
   0.07    1.04 ^ _21151_/Z (BUF_X1)
   0.06    1.10 v _21156_/Z (MUX2_X1)
   0.00    1.10 v _24660_/D (DFFR_X1)
           1.10   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24660_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.10   data arrival time
---------------------------------------------------------
           2.86   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24661_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15646_/ZN (AOI22_X1)
   0.01    0.47 v _15647_/ZN (INV_X1)
   0.08    0.54 ^ _15648_/ZN (AOI221_X1)
   0.06    0.60 ^ _15651_/ZN (AND3_X1)
   0.05    0.65 ^ _15657_/ZN (AND2_X1)
   0.02    0.67 v _15660_/ZN (NAND3_X1)
   0.03    0.70 ^ _15663_/ZN (AOI21_X1)
   0.04    0.75 ^ _15664_/ZN (OR4_X1)
   0.04    0.79 ^ _15714_/ZN (OR2_X1)
   0.05    0.84 ^ _16172_/ZN (AND2_X1)
   0.02    0.86 v _21147_/ZN (NAND2_X1)
   0.04    0.91 ^ _21149_/ZN (NAND2_X1)
   0.06    0.97 ^ _21150_/Z (BUF_X1)
   0.07    1.04 ^ _21151_/Z (BUF_X1)
   0.06    1.10 v _21157_/Z (MUX2_X1)
   0.00    1.10 v _24661_/D (DFFR_X1)
           1.10   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24661_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.10   data arrival time
---------------------------------------------------------
           2.86   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24662_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15646_/ZN (AOI22_X1)
   0.01    0.47 v _15647_/ZN (INV_X1)
   0.08    0.54 ^ _15648_/ZN (AOI221_X1)
   0.06    0.60 ^ _15651_/ZN (AND3_X1)
   0.05    0.65 ^ _15657_/ZN (AND2_X1)
   0.02    0.67 v _15660_/ZN (NAND3_X1)
   0.03    0.70 ^ _15663_/ZN (AOI21_X1)
   0.04    0.75 ^ _15664_/ZN (OR4_X1)
   0.04    0.79 ^ _15714_/ZN (OR2_X1)
   0.05    0.84 ^ _16172_/ZN (AND2_X1)
   0.02    0.86 v _21147_/ZN (NAND2_X1)
   0.04    0.91 ^ _21149_/ZN (NAND2_X1)
   0.06    0.97 ^ _21150_/Z (BUF_X1)
   0.07    1.04 ^ _21151_/Z (BUF_X1)
   0.06    1.10 v _21158_/Z (MUX2_X1)
   0.00    1.10 v _24662_/D (DFFR_X1)
           1.10   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24662_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.10   data arrival time
---------------------------------------------------------
           2.86   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24663_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15646_/ZN (AOI22_X1)
   0.01    0.47 v _15647_/ZN (INV_X1)
   0.08    0.54 ^ _15648_/ZN (AOI221_X1)
   0.06    0.60 ^ _15651_/ZN (AND3_X1)
   0.05    0.65 ^ _15657_/ZN (AND2_X1)
   0.02    0.67 v _15660_/ZN (NAND3_X1)
   0.03    0.70 ^ _15663_/ZN (AOI21_X1)
   0.04    0.75 ^ _15664_/ZN (OR4_X1)
   0.04    0.79 ^ _15714_/ZN (OR2_X1)
   0.05    0.84 ^ _16172_/ZN (AND2_X1)
   0.02    0.86 v _21147_/ZN (NAND2_X1)
   0.04    0.91 ^ _21149_/ZN (NAND2_X1)
   0.06    0.97 ^ _21150_/Z (BUF_X1)
   0.07    1.04 ^ _21151_/Z (BUF_X1)
   0.06    1.10 v _21159_/Z (MUX2_X1)
   0.00    1.10 v _24663_/D (DFFR_X1)
           1.10   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24663_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.10   data arrival time
---------------------------------------------------------
           2.86   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24664_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15646_/ZN (AOI22_X1)
   0.01    0.47 v _15647_/ZN (INV_X1)
   0.08    0.54 ^ _15648_/ZN (AOI221_X1)
   0.06    0.60 ^ _15651_/ZN (AND3_X1)
   0.05    0.65 ^ _15657_/ZN (AND2_X1)
   0.02    0.67 v _15660_/ZN (NAND3_X1)
   0.03    0.70 ^ _15663_/ZN (AOI21_X1)
   0.04    0.75 ^ _15664_/ZN (OR4_X1)
   0.04    0.79 ^ _15714_/ZN (OR2_X1)
   0.05    0.84 ^ _16172_/ZN (AND2_X1)
   0.02    0.86 v _21147_/ZN (NAND2_X1)
   0.04    0.91 ^ _21149_/ZN (NAND2_X1)
   0.06    0.97 ^ _21150_/Z (BUF_X1)
   0.07    1.04 ^ _21151_/Z (BUF_X1)
   0.06    1.10 v _21160_/Z (MUX2_X1)
   0.00    1.10 v _24664_/D (DFFR_X1)
           1.10   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24664_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.10   data arrival time
---------------------------------------------------------
           2.86   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24665_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15646_/ZN (AOI22_X1)
   0.01    0.47 v _15647_/ZN (INV_X1)
   0.08    0.54 ^ _15648_/ZN (AOI221_X1)
   0.06    0.60 ^ _15651_/ZN (AND3_X1)
   0.05    0.65 ^ _15657_/ZN (AND2_X1)
   0.02    0.67 v _15660_/ZN (NAND3_X1)
   0.03    0.70 ^ _15663_/ZN (AOI21_X1)
   0.04    0.75 ^ _15664_/ZN (OR4_X1)
   0.04    0.79 ^ _15714_/ZN (OR2_X1)
   0.05    0.84 ^ _16172_/ZN (AND2_X1)
   0.02    0.86 v _21147_/ZN (NAND2_X1)
   0.04    0.91 ^ _21149_/ZN (NAND2_X1)
   0.06    0.96 ^ _21161_/Z (BUF_X1)
   0.07    1.03 ^ _21162_/Z (BUF_X1)
   0.06    1.10 v _21163_/Z (MUX2_X1)
   0.00    1.10 v _24665_/D (DFFR_X1)
           1.10   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24665_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.10   data arrival time
---------------------------------------------------------
           2.86   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24666_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15646_/ZN (AOI22_X1)
   0.01    0.47 v _15647_/ZN (INV_X1)
   0.08    0.54 ^ _15648_/ZN (AOI221_X1)
   0.06    0.60 ^ _15651_/ZN (AND3_X1)
   0.05    0.65 ^ _15657_/ZN (AND2_X1)
   0.02    0.67 v _15660_/ZN (NAND3_X1)
   0.03    0.70 ^ _15663_/ZN (AOI21_X1)
   0.04    0.75 ^ _15664_/ZN (OR4_X1)
   0.04    0.79 ^ _15714_/ZN (OR2_X1)
   0.05    0.84 ^ _16172_/ZN (AND2_X1)
   0.02    0.86 v _21147_/ZN (NAND2_X1)
   0.04    0.91 ^ _21149_/ZN (NAND2_X1)
   0.06    0.96 ^ _21161_/Z (BUF_X1)
   0.07    1.03 ^ _21162_/Z (BUF_X1)
   0.06    1.10 v _21164_/Z (MUX2_X1)
   0.00    1.10 v _24666_/D (DFFR_X1)
           1.10   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24666_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.10   data arrival time
---------------------------------------------------------
           2.86   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24667_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15646_/ZN (AOI22_X1)
   0.01    0.47 v _15647_/ZN (INV_X1)
   0.08    0.54 ^ _15648_/ZN (AOI221_X1)
   0.06    0.60 ^ _15651_/ZN (AND3_X1)
   0.05    0.65 ^ _15657_/ZN (AND2_X1)
   0.02    0.67 v _15660_/ZN (NAND3_X1)
   0.03    0.70 ^ _15663_/ZN (AOI21_X1)
   0.04    0.75 ^ _15664_/ZN (OR4_X1)
   0.04    0.79 ^ _15714_/ZN (OR2_X1)
   0.05    0.84 ^ _16172_/ZN (AND2_X1)
   0.02    0.86 v _21147_/ZN (NAND2_X1)
   0.04    0.91 ^ _21149_/ZN (NAND2_X1)
   0.06    0.96 ^ _21161_/Z (BUF_X1)
   0.07    1.03 ^ _21162_/Z (BUF_X1)
   0.06    1.10 v _21165_/Z (MUX2_X1)
   0.00    1.10 v _24667_/D (DFFR_X1)
           1.10   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24667_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.10   data arrival time
---------------------------------------------------------
           2.86   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24668_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15646_/ZN (AOI22_X1)
   0.01    0.47 v _15647_/ZN (INV_X1)
   0.08    0.54 ^ _15648_/ZN (AOI221_X1)
   0.06    0.60 ^ _15651_/ZN (AND3_X1)
   0.05    0.65 ^ _15657_/ZN (AND2_X1)
   0.02    0.67 v _15660_/ZN (NAND3_X1)
   0.03    0.70 ^ _15663_/ZN (AOI21_X1)
   0.04    0.75 ^ _15664_/ZN (OR4_X1)
   0.04    0.79 ^ _15714_/ZN (OR2_X1)
   0.05    0.84 ^ _16172_/ZN (AND2_X1)
   0.02    0.86 v _21147_/ZN (NAND2_X1)
   0.04    0.91 ^ _21149_/ZN (NAND2_X1)
   0.06    0.96 ^ _21161_/Z (BUF_X1)
   0.07    1.03 ^ _21162_/Z (BUF_X1)
   0.06    1.10 v _21166_/Z (MUX2_X1)
   0.00    1.10 v _24668_/D (DFFR_X1)
           1.10   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24668_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.10   data arrival time
---------------------------------------------------------
           2.86   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24669_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15646_/ZN (AOI22_X1)
   0.01    0.47 v _15647_/ZN (INV_X1)
   0.08    0.54 ^ _15648_/ZN (AOI221_X1)
   0.06    0.60 ^ _15651_/ZN (AND3_X1)
   0.05    0.65 ^ _15657_/ZN (AND2_X1)
   0.02    0.67 v _15660_/ZN (NAND3_X1)
   0.03    0.70 ^ _15663_/ZN (AOI21_X1)
   0.04    0.75 ^ _15664_/ZN (OR4_X1)
   0.04    0.79 ^ _15714_/ZN (OR2_X1)
   0.05    0.84 ^ _16172_/ZN (AND2_X1)
   0.02    0.86 v _21147_/ZN (NAND2_X1)
   0.04    0.91 ^ _21149_/ZN (NAND2_X1)
   0.06    0.96 ^ _21161_/Z (BUF_X1)
   0.07    1.03 ^ _21162_/Z (BUF_X1)
   0.06    1.10 v _21167_/Z (MUX2_X1)
   0.00    1.10 v _24669_/D (DFFR_X1)
           1.10   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24669_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.10   data arrival time
---------------------------------------------------------
           2.86   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24670_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15646_/ZN (AOI22_X1)
   0.01    0.47 v _15647_/ZN (INV_X1)
   0.08    0.54 ^ _15648_/ZN (AOI221_X1)
   0.06    0.60 ^ _15651_/ZN (AND3_X1)
   0.05    0.65 ^ _15657_/ZN (AND2_X1)
   0.02    0.67 v _15660_/ZN (NAND3_X1)
   0.03    0.70 ^ _15663_/ZN (AOI21_X1)
   0.04    0.75 ^ _15664_/ZN (OR4_X1)
   0.04    0.79 ^ _15714_/ZN (OR2_X1)
   0.05    0.84 ^ _16172_/ZN (AND2_X1)
   0.02    0.86 v _21147_/ZN (NAND2_X1)
   0.04    0.91 ^ _21149_/ZN (NAND2_X1)
   0.06    0.96 ^ _21161_/Z (BUF_X1)
   0.07    1.03 ^ _21162_/Z (BUF_X1)
   0.06    1.10 v _21168_/Z (MUX2_X1)
   0.00    1.10 v _24670_/D (DFFR_X1)
           1.10   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24670_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.10   data arrival time
---------------------------------------------------------
           2.86   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24671_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15646_/ZN (AOI22_X1)
   0.01    0.47 v _15647_/ZN (INV_X1)
   0.08    0.54 ^ _15648_/ZN (AOI221_X1)
   0.06    0.60 ^ _15651_/ZN (AND3_X1)
   0.05    0.65 ^ _15657_/ZN (AND2_X1)
   0.02    0.67 v _15660_/ZN (NAND3_X1)
   0.03    0.70 ^ _15663_/ZN (AOI21_X1)
   0.04    0.75 ^ _15664_/ZN (OR4_X1)
   0.04    0.79 ^ _15714_/ZN (OR2_X1)
   0.05    0.84 ^ _16172_/ZN (AND2_X1)
   0.02    0.86 v _21147_/ZN (NAND2_X1)
   0.04    0.91 ^ _21149_/ZN (NAND2_X1)
   0.06    0.96 ^ _21161_/Z (BUF_X1)
   0.07    1.03 ^ _21162_/Z (BUF_X1)
   0.06    1.10 v _21169_/Z (MUX2_X1)
   0.00    1.10 v _24671_/D (DFFR_X1)
           1.10   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24671_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.10   data arrival time
---------------------------------------------------------
           2.86   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24672_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15646_/ZN (AOI22_X1)
   0.01    0.47 v _15647_/ZN (INV_X1)
   0.08    0.54 ^ _15648_/ZN (AOI221_X1)
   0.06    0.60 ^ _15651_/ZN (AND3_X1)
   0.05    0.65 ^ _15657_/ZN (AND2_X1)
   0.02    0.67 v _15660_/ZN (NAND3_X1)
   0.03    0.70 ^ _15663_/ZN (AOI21_X1)
   0.04    0.75 ^ _15664_/ZN (OR4_X1)
   0.04    0.79 ^ _15714_/ZN (OR2_X1)
   0.05    0.84 ^ _16172_/ZN (AND2_X1)
   0.02    0.86 v _21147_/ZN (NAND2_X1)
   0.04    0.91 ^ _21149_/ZN (NAND2_X1)
   0.06    0.96 ^ _21161_/Z (BUF_X1)
   0.07    1.03 ^ _21162_/Z (BUF_X1)
   0.06    1.10 v _21170_/Z (MUX2_X1)
   0.00    1.10 v _24672_/D (DFFR_X1)
           1.10   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24672_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.10   data arrival time
---------------------------------------------------------
           2.86   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24673_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15646_/ZN (AOI22_X1)
   0.01    0.47 v _15647_/ZN (INV_X1)
   0.08    0.54 ^ _15648_/ZN (AOI221_X1)
   0.06    0.60 ^ _15651_/ZN (AND3_X1)
   0.05    0.65 ^ _15657_/ZN (AND2_X1)
   0.02    0.67 v _15660_/ZN (NAND3_X1)
   0.03    0.70 ^ _15663_/ZN (AOI21_X1)
   0.04    0.75 ^ _15664_/ZN (OR4_X1)
   0.04    0.79 ^ _15714_/ZN (OR2_X1)
   0.05    0.84 ^ _16172_/ZN (AND2_X1)
   0.02    0.86 v _21147_/ZN (NAND2_X1)
   0.04    0.91 ^ _21149_/ZN (NAND2_X1)
   0.06    0.96 ^ _21161_/Z (BUF_X1)
   0.07    1.03 ^ _21162_/Z (BUF_X1)
   0.06    1.10 v _21171_/Z (MUX2_X1)
   0.00    1.10 v _24673_/D (DFFR_X1)
           1.10   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24673_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.10   data arrival time
---------------------------------------------------------
           2.86   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24674_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15646_/ZN (AOI22_X1)
   0.01    0.47 v _15647_/ZN (INV_X1)
   0.08    0.54 ^ _15648_/ZN (AOI221_X1)
   0.06    0.60 ^ _15651_/ZN (AND3_X1)
   0.05    0.65 ^ _15657_/ZN (AND2_X1)
   0.02    0.67 v _15660_/ZN (NAND3_X1)
   0.03    0.70 ^ _15663_/ZN (AOI21_X1)
   0.04    0.75 ^ _15664_/ZN (OR4_X1)
   0.04    0.79 ^ _15714_/ZN (OR2_X1)
   0.05    0.84 ^ _16172_/ZN (AND2_X1)
   0.02    0.86 v _21147_/ZN (NAND2_X1)
   0.04    0.91 ^ _21149_/ZN (NAND2_X1)
   0.06    0.96 ^ _21161_/Z (BUF_X1)
   0.07    1.03 ^ _21162_/Z (BUF_X1)
   0.06    1.10 v _21172_/Z (MUX2_X1)
   0.00    1.10 v _24674_/D (DFFR_X1)
           1.10   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24674_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.10   data arrival time
---------------------------------------------------------
           2.86   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24675_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15646_/ZN (AOI22_X1)
   0.01    0.47 v _15647_/ZN (INV_X1)
   0.08    0.54 ^ _15648_/ZN (AOI221_X1)
   0.06    0.60 ^ _15651_/ZN (AND3_X1)
   0.05    0.65 ^ _15657_/ZN (AND2_X1)
   0.02    0.67 v _15660_/ZN (NAND3_X1)
   0.03    0.70 ^ _15663_/ZN (AOI21_X1)
   0.04    0.75 ^ _15664_/ZN (OR4_X1)
   0.04    0.79 ^ _15714_/ZN (OR2_X1)
   0.05    0.84 ^ _16172_/ZN (AND2_X1)
   0.02    0.86 v _21147_/ZN (NAND2_X1)
   0.04    0.91 ^ _21149_/ZN (NAND2_X1)
   0.06    0.96 ^ _21161_/Z (BUF_X1)
   0.07    1.03 ^ _21173_/Z (BUF_X1)
   0.06    1.10 v _21174_/Z (MUX2_X1)
   0.00    1.10 v _24675_/D (DFFR_X1)
           1.10   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24675_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.10   data arrival time
---------------------------------------------------------
           2.86   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24676_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15646_/ZN (AOI22_X1)
   0.01    0.47 v _15647_/ZN (INV_X1)
   0.08    0.54 ^ _15648_/ZN (AOI221_X1)
   0.06    0.60 ^ _15651_/ZN (AND3_X1)
   0.05    0.65 ^ _15657_/ZN (AND2_X1)
   0.02    0.67 v _15660_/ZN (NAND3_X1)
   0.03    0.70 ^ _15663_/ZN (AOI21_X1)
   0.04    0.75 ^ _15664_/ZN (OR4_X1)
   0.04    0.79 ^ _15714_/ZN (OR2_X1)
   0.05    0.84 ^ _16172_/ZN (AND2_X1)
   0.02    0.86 v _21147_/ZN (NAND2_X1)
   0.04    0.91 ^ _21149_/ZN (NAND2_X1)
   0.06    0.96 ^ _21161_/Z (BUF_X1)
   0.07    1.03 ^ _21173_/Z (BUF_X1)
   0.06    1.10 v _21175_/Z (MUX2_X1)
   0.00    1.10 v _24676_/D (DFFR_X1)
           1.10   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24676_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.10   data arrival time
---------------------------------------------------------
           2.86   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24677_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15646_/ZN (AOI22_X1)
   0.01    0.47 v _15647_/ZN (INV_X1)
   0.08    0.54 ^ _15648_/ZN (AOI221_X1)
   0.06    0.60 ^ _15651_/ZN (AND3_X1)
   0.05    0.65 ^ _15657_/ZN (AND2_X1)
   0.02    0.67 v _15660_/ZN (NAND3_X1)
   0.03    0.70 ^ _15663_/ZN (AOI21_X1)
   0.04    0.75 ^ _15664_/ZN (OR4_X1)
   0.04    0.79 ^ _15714_/ZN (OR2_X1)
   0.05    0.84 ^ _16172_/ZN (AND2_X1)
   0.02    0.86 v _21147_/ZN (NAND2_X1)
   0.04    0.91 ^ _21149_/ZN (NAND2_X1)
   0.06    0.96 ^ _21161_/Z (BUF_X1)
   0.07    1.03 ^ _21173_/Z (BUF_X1)
   0.06    1.10 v _21176_/Z (MUX2_X1)
   0.00    1.10 v _24677_/D (DFFR_X1)
           1.10   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24677_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.10   data arrival time
---------------------------------------------------------
           2.86   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24678_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15646_/ZN (AOI22_X1)
   0.01    0.47 v _15647_/ZN (INV_X1)
   0.08    0.54 ^ _15648_/ZN (AOI221_X1)
   0.06    0.60 ^ _15651_/ZN (AND3_X1)
   0.05    0.65 ^ _15657_/ZN (AND2_X1)
   0.02    0.67 v _15660_/ZN (NAND3_X1)
   0.03    0.70 ^ _15663_/ZN (AOI21_X1)
   0.04    0.75 ^ _15664_/ZN (OR4_X1)
   0.04    0.79 ^ _15714_/ZN (OR2_X1)
   0.05    0.84 ^ _16172_/ZN (AND2_X1)
   0.02    0.86 v _21147_/ZN (NAND2_X1)
   0.04    0.91 ^ _21149_/ZN (NAND2_X1)
   0.06    0.96 ^ _21161_/Z (BUF_X1)
   0.07    1.03 ^ _21173_/Z (BUF_X1)
   0.06    1.10 v _21177_/Z (MUX2_X1)
   0.00    1.10 v _24678_/D (DFFR_X1)
           1.10   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24678_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.10   data arrival time
---------------------------------------------------------
           2.86   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24679_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15646_/ZN (AOI22_X1)
   0.01    0.47 v _15647_/ZN (INV_X1)
   0.08    0.54 ^ _15648_/ZN (AOI221_X1)
   0.06    0.60 ^ _15651_/ZN (AND3_X1)
   0.05    0.65 ^ _15657_/ZN (AND2_X1)
   0.02    0.67 v _15660_/ZN (NAND3_X1)
   0.03    0.70 ^ _15663_/ZN (AOI21_X1)
   0.04    0.75 ^ _15664_/ZN (OR4_X1)
   0.04    0.79 ^ _15714_/ZN (OR2_X1)
   0.05    0.84 ^ _16172_/ZN (AND2_X1)
   0.02    0.86 v _21147_/ZN (NAND2_X1)
   0.04    0.91 ^ _21149_/ZN (NAND2_X1)
   0.06    0.96 ^ _21161_/Z (BUF_X1)
   0.07    1.03 ^ _21173_/Z (BUF_X1)
   0.06    1.10 v _21178_/Z (MUX2_X1)
   0.00    1.10 v _24679_/D (DFFR_X1)
           1.10   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24679_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.10   data arrival time
---------------------------------------------------------
           2.86   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24680_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15646_/ZN (AOI22_X1)
   0.01    0.47 v _15647_/ZN (INV_X1)
   0.08    0.54 ^ _15648_/ZN (AOI221_X1)
   0.06    0.60 ^ _15651_/ZN (AND3_X1)
   0.05    0.65 ^ _15657_/ZN (AND2_X1)
   0.02    0.67 v _15660_/ZN (NAND3_X1)
   0.03    0.70 ^ _15663_/ZN (AOI21_X1)
   0.04    0.75 ^ _15664_/ZN (OR4_X1)
   0.04    0.79 ^ _15714_/ZN (OR2_X1)
   0.05    0.84 ^ _16172_/ZN (AND2_X1)
   0.02    0.86 v _21147_/ZN (NAND2_X1)
   0.04    0.91 ^ _21149_/ZN (NAND2_X1)
   0.06    0.96 ^ _21161_/Z (BUF_X1)
   0.07    1.03 ^ _21173_/Z (BUF_X1)
   0.06    1.10 v _21179_/Z (MUX2_X1)
   0.00    1.10 v _24680_/D (DFFR_X1)
           1.10   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24680_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.10   data arrival time
---------------------------------------------------------
           2.86   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24681_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15646_/ZN (AOI22_X1)
   0.01    0.47 v _15647_/ZN (INV_X1)
   0.08    0.54 ^ _15648_/ZN (AOI221_X1)
   0.06    0.60 ^ _15651_/ZN (AND3_X1)
   0.05    0.65 ^ _15657_/ZN (AND2_X1)
   0.02    0.67 v _15660_/ZN (NAND3_X1)
   0.03    0.70 ^ _15663_/ZN (AOI21_X1)
   0.04    0.75 ^ _15664_/ZN (OR4_X1)
   0.04    0.79 ^ _15714_/ZN (OR2_X1)
   0.05    0.84 ^ _16172_/ZN (AND2_X1)
   0.02    0.86 v _21147_/ZN (NAND2_X1)
   0.04    0.91 ^ _21149_/ZN (NAND2_X1)
   0.06    0.96 ^ _21161_/Z (BUF_X1)
   0.07    1.03 ^ _21173_/Z (BUF_X1)
   0.06    1.10 v _21180_/Z (MUX2_X1)
   0.00    1.10 v _24681_/D (DFFR_X1)
           1.10   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24681_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.10   data arrival time
---------------------------------------------------------
           2.86   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24682_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15646_/ZN (AOI22_X1)
   0.01    0.47 v _15647_/ZN (INV_X1)
   0.08    0.54 ^ _15648_/ZN (AOI221_X1)
   0.06    0.60 ^ _15651_/ZN (AND3_X1)
   0.05    0.65 ^ _15657_/ZN (AND2_X1)
   0.02    0.67 v _15660_/ZN (NAND3_X1)
   0.03    0.70 ^ _15663_/ZN (AOI21_X1)
   0.04    0.75 ^ _15664_/ZN (OR4_X1)
   0.04    0.79 ^ _15714_/ZN (OR2_X1)
   0.05    0.84 ^ _16172_/ZN (AND2_X1)
   0.02    0.86 v _21147_/ZN (NAND2_X1)
   0.04    0.91 ^ _21149_/ZN (NAND2_X1)
   0.06    0.96 ^ _21161_/Z (BUF_X1)
   0.07    1.03 ^ _21173_/Z (BUF_X1)
   0.06    1.10 v _21181_/Z (MUX2_X1)
   0.00    1.10 v _24682_/D (DFFR_X1)
           1.10   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24682_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.10   data arrival time
---------------------------------------------------------
           2.86   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24683_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15646_/ZN (AOI22_X1)
   0.01    0.47 v _15647_/ZN (INV_X1)
   0.08    0.54 ^ _15648_/ZN (AOI221_X1)
   0.06    0.60 ^ _15651_/ZN (AND3_X1)
   0.05    0.65 ^ _15657_/ZN (AND2_X1)
   0.02    0.67 v _15660_/ZN (NAND3_X1)
   0.03    0.70 ^ _15663_/ZN (AOI21_X1)
   0.04    0.75 ^ _15664_/ZN (OR4_X1)
   0.04    0.79 ^ _15714_/ZN (OR2_X1)
   0.05    0.84 ^ _16172_/ZN (AND2_X1)
   0.02    0.86 v _21147_/ZN (NAND2_X1)
   0.04    0.91 ^ _21149_/ZN (NAND2_X1)
   0.06    0.96 ^ _21161_/Z (BUF_X1)
   0.07    1.03 ^ _21173_/Z (BUF_X1)
   0.06    1.10 v _21182_/Z (MUX2_X1)
   0.00    1.10 v _24683_/D (DFFR_X1)
           1.10   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24683_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.10   data arrival time
---------------------------------------------------------
           2.86   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24684_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15646_/ZN (AOI22_X1)
   0.01    0.47 v _15647_/ZN (INV_X1)
   0.08    0.54 ^ _15648_/ZN (AOI221_X1)
   0.06    0.60 ^ _15651_/ZN (AND3_X1)
   0.05    0.65 ^ _15657_/ZN (AND2_X1)
   0.02    0.67 v _15660_/ZN (NAND3_X1)
   0.03    0.70 ^ _15663_/ZN (AOI21_X1)
   0.04    0.75 ^ _15664_/ZN (OR4_X1)
   0.04    0.79 ^ _15714_/ZN (OR2_X1)
   0.05    0.84 ^ _16172_/ZN (AND2_X1)
   0.02    0.86 v _21147_/ZN (NAND2_X1)
   0.04    0.91 ^ _21149_/ZN (NAND2_X1)
   0.06    0.96 ^ _21161_/Z (BUF_X1)
   0.07    1.03 ^ _21173_/Z (BUF_X1)
   0.06    1.10 v _21183_/Z (MUX2_X1)
   0.00    1.10 v _24684_/D (DFFR_X1)
           1.10   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24684_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.10   data arrival time
---------------------------------------------------------
           2.86   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24685_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15646_/ZN (AOI22_X1)
   0.01    0.47 v _15647_/ZN (INV_X1)
   0.08    0.54 ^ _15648_/ZN (AOI221_X1)
   0.06    0.60 ^ _15651_/ZN (AND3_X1)
   0.05    0.65 ^ _15657_/ZN (AND2_X1)
   0.02    0.67 v _15660_/ZN (NAND3_X1)
   0.03    0.70 ^ _15663_/ZN (AOI21_X1)
   0.04    0.75 ^ _15664_/ZN (OR4_X1)
   0.04    0.79 ^ _15714_/ZN (OR2_X1)
   0.05    0.84 ^ _16172_/ZN (AND2_X1)
   0.02    0.86 v _21147_/ZN (NAND2_X1)
   0.04    0.91 ^ _21149_/ZN (NAND2_X1)
   0.06    0.96 ^ _21161_/Z (BUF_X1)
   0.07    1.03 ^ _21184_/Z (BUF_X1)
   0.06    1.10 v _21185_/Z (MUX2_X1)
   0.00    1.10 v _24685_/D (DFFR_X1)
           1.10   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24685_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.10   data arrival time
---------------------------------------------------------
           2.86   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24686_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15646_/ZN (AOI22_X1)
   0.01    0.47 v _15647_/ZN (INV_X1)
   0.08    0.54 ^ _15648_/ZN (AOI221_X1)
   0.06    0.60 ^ _15651_/ZN (AND3_X1)
   0.05    0.65 ^ _15657_/ZN (AND2_X1)
   0.02    0.67 v _15660_/ZN (NAND3_X1)
   0.03    0.70 ^ _15663_/ZN (AOI21_X1)
   0.04    0.75 ^ _15664_/ZN (OR4_X1)
   0.04    0.79 ^ _15714_/ZN (OR2_X1)
   0.05    0.84 ^ _16172_/ZN (AND2_X1)
   0.02    0.86 v _21147_/ZN (NAND2_X1)
   0.04    0.91 ^ _21149_/ZN (NAND2_X1)
   0.06    0.96 ^ _21161_/Z (BUF_X1)
   0.07    1.03 ^ _21184_/Z (BUF_X1)
   0.06    1.10 v _21186_/Z (MUX2_X1)
   0.00    1.10 v _24686_/D (DFFR_X1)
           1.10   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24686_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.10   data arrival time
---------------------------------------------------------
           2.86   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24687_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15646_/ZN (AOI22_X1)
   0.01    0.47 v _15647_/ZN (INV_X1)
   0.08    0.54 ^ _15648_/ZN (AOI221_X1)
   0.06    0.60 ^ _15651_/ZN (AND3_X1)
   0.05    0.65 ^ _15657_/ZN (AND2_X1)
   0.02    0.67 v _15660_/ZN (NAND3_X1)
   0.03    0.70 ^ _15663_/ZN (AOI21_X1)
   0.04    0.75 ^ _15664_/ZN (OR4_X1)
   0.04    0.79 ^ _15714_/ZN (OR2_X1)
   0.05    0.84 ^ _16172_/ZN (AND2_X1)
   0.02    0.86 v _21147_/ZN (NAND2_X1)
   0.04    0.91 ^ _21149_/ZN (NAND2_X1)
   0.06    0.96 ^ _21161_/Z (BUF_X1)
   0.07    1.03 ^ _21184_/Z (BUF_X1)
   0.06    1.10 v _21187_/Z (MUX2_X1)
   0.00    1.10 v _24687_/D (DFFR_X1)
           1.10   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24687_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.10   data arrival time
---------------------------------------------------------
           2.86   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24848_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15646_/ZN (AOI22_X1)
   0.01    0.47 v _15647_/ZN (INV_X1)
   0.08    0.54 ^ _15648_/ZN (AOI221_X1)
   0.06    0.60 ^ _15651_/ZN (AND3_X1)
   0.05    0.65 ^ _15657_/ZN (AND2_X1)
   0.02    0.67 v _15660_/ZN (NAND3_X1)
   0.03    0.70 ^ _15663_/ZN (AOI21_X1)
   0.04    0.75 ^ _15664_/ZN (OR4_X1)
   0.04    0.79 ^ _15714_/ZN (OR2_X1)
   0.05    0.84 ^ _16172_/ZN (AND2_X1)
   0.02    0.86 v _21147_/ZN (NAND2_X1)
   0.04    0.91 ^ _21149_/ZN (NAND2_X1)
   0.06    0.96 ^ _21161_/Z (BUF_X1)
   0.07    1.03 ^ _21184_/Z (BUF_X1)
   0.06    1.10 v _22015_/Z (MUX2_X1)
   0.00    1.10 v _24848_/D (DFFR_X1)
           1.10   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24848_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.10   data arrival time
---------------------------------------------------------
           2.86   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24849_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15646_/ZN (AOI22_X1)
   0.01    0.47 v _15647_/ZN (INV_X1)
   0.08    0.54 ^ _15648_/ZN (AOI221_X1)
   0.06    0.60 ^ _15651_/ZN (AND3_X1)
   0.05    0.65 ^ _15657_/ZN (AND2_X1)
   0.02    0.67 v _15660_/ZN (NAND3_X1)
   0.03    0.70 ^ _15663_/ZN (AOI21_X1)
   0.04    0.75 ^ _15664_/ZN (OR4_X1)
   0.04    0.79 ^ _15714_/ZN (OR2_X1)
   0.05    0.84 ^ _16172_/ZN (AND2_X1)
   0.02    0.86 v _21147_/ZN (NAND2_X1)
   0.04    0.91 ^ _21149_/ZN (NAND2_X1)
   0.06    0.96 ^ _21161_/Z (BUF_X1)
   0.07    1.03 ^ _21184_/Z (BUF_X1)
   0.06    1.10 v _22016_/Z (MUX2_X1)
   0.00    1.10 v _24849_/D (DFFR_X1)
           1.10   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24849_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.10   data arrival time
---------------------------------------------------------
           2.86   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24850_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15646_/ZN (AOI22_X1)
   0.01    0.47 v _15647_/ZN (INV_X1)
   0.08    0.54 ^ _15648_/ZN (AOI221_X1)
   0.06    0.60 ^ _15651_/ZN (AND3_X1)
   0.05    0.65 ^ _15657_/ZN (AND2_X1)
   0.02    0.67 v _15660_/ZN (NAND3_X1)
   0.03    0.70 ^ _15663_/ZN (AOI21_X1)
   0.04    0.75 ^ _15664_/ZN (OR4_X1)
   0.04    0.79 ^ _15714_/ZN (OR2_X1)
   0.05    0.84 ^ _16172_/ZN (AND2_X1)
   0.02    0.86 v _21147_/ZN (NAND2_X1)
   0.04    0.91 ^ _21149_/ZN (NAND2_X1)
   0.06    0.96 ^ _21161_/Z (BUF_X1)
   0.07    1.03 ^ _21184_/Z (BUF_X1)
   0.06    1.10 v _22017_/Z (MUX2_X1)
   0.00    1.10 v _24850_/D (DFFR_X1)
           1.10   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24850_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.10   data arrival time
---------------------------------------------------------
           2.86   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24851_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15646_/ZN (AOI22_X1)
   0.01    0.47 v _15647_/ZN (INV_X1)
   0.08    0.54 ^ _15648_/ZN (AOI221_X1)
   0.06    0.60 ^ _15651_/ZN (AND3_X1)
   0.05    0.65 ^ _15657_/ZN (AND2_X1)
   0.02    0.67 v _15660_/ZN (NAND3_X1)
   0.03    0.70 ^ _15663_/ZN (AOI21_X1)
   0.04    0.75 ^ _15664_/ZN (OR4_X1)
   0.04    0.79 ^ _15714_/ZN (OR2_X1)
   0.05    0.84 ^ _16172_/ZN (AND2_X1)
   0.02    0.86 v _21147_/ZN (NAND2_X1)
   0.04    0.91 ^ _21149_/ZN (NAND2_X1)
   0.06    0.96 ^ _21161_/Z (BUF_X1)
   0.07    1.03 ^ _21184_/Z (BUF_X1)
   0.06    1.10 v _22018_/Z (MUX2_X1)
   0.00    1.10 v _24851_/D (DFFR_X1)
           1.10   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24851_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.10   data arrival time
---------------------------------------------------------
           2.86   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24852_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15646_/ZN (AOI22_X1)
   0.01    0.47 v _15647_/ZN (INV_X1)
   0.08    0.54 ^ _15648_/ZN (AOI221_X1)
   0.06    0.60 ^ _15651_/ZN (AND3_X1)
   0.05    0.65 ^ _15657_/ZN (AND2_X1)
   0.02    0.67 v _15660_/ZN (NAND3_X1)
   0.03    0.70 ^ _15663_/ZN (AOI21_X1)
   0.04    0.75 ^ _15664_/ZN (OR4_X1)
   0.04    0.79 ^ _15714_/ZN (OR2_X1)
   0.05    0.84 ^ _16172_/ZN (AND2_X1)
   0.02    0.86 v _21147_/ZN (NAND2_X1)
   0.04    0.91 ^ _21149_/ZN (NAND2_X1)
   0.06    0.96 ^ _21161_/Z (BUF_X1)
   0.07    1.03 ^ _21184_/Z (BUF_X1)
   0.06    1.10 v _22019_/Z (MUX2_X1)
   0.00    1.10 v _24852_/D (DFFR_X1)
           1.10   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24852_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.10   data arrival time
---------------------------------------------------------
           2.86   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24853_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15646_/ZN (AOI22_X1)
   0.01    0.47 v _15647_/ZN (INV_X1)
   0.08    0.54 ^ _15648_/ZN (AOI221_X1)
   0.06    0.60 ^ _15651_/ZN (AND3_X1)
   0.05    0.65 ^ _15657_/ZN (AND2_X1)
   0.02    0.67 v _15660_/ZN (NAND3_X1)
   0.03    0.70 ^ _15663_/ZN (AOI21_X1)
   0.04    0.75 ^ _15664_/ZN (OR4_X1)
   0.04    0.79 ^ _15714_/ZN (OR2_X1)
   0.05    0.84 ^ _16172_/ZN (AND2_X1)
   0.02    0.86 v _21147_/ZN (NAND2_X1)
   0.04    0.91 ^ _21149_/ZN (NAND2_X1)
   0.06    0.96 ^ _21161_/Z (BUF_X1)
   0.07    1.03 ^ _21184_/Z (BUF_X1)
   0.06    1.10 v _22020_/Z (MUX2_X1)
   0.00    1.10 v _24853_/D (DFFR_X1)
           1.10   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24853_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.10   data arrival time
---------------------------------------------------------
           2.86   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24854_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15646_/ZN (AOI22_X1)
   0.01    0.47 v _15647_/ZN (INV_X1)
   0.08    0.54 ^ _15648_/ZN (AOI221_X1)
   0.06    0.60 ^ _15651_/ZN (AND3_X1)
   0.05    0.65 ^ _15657_/ZN (AND2_X1)
   0.02    0.67 v _15660_/ZN (NAND3_X1)
   0.03    0.70 ^ _15663_/ZN (AOI21_X1)
   0.04    0.75 ^ _15664_/ZN (OR4_X1)
   0.04    0.79 ^ _15714_/ZN (OR2_X1)
   0.05    0.84 ^ _16172_/ZN (AND2_X1)
   0.02    0.86 v _21147_/ZN (NAND2_X1)
   0.04    0.91 ^ _21149_/ZN (NAND2_X1)
   0.06    0.96 ^ _21161_/Z (BUF_X1)
   0.07    1.03 ^ _21184_/Z (BUF_X1)
   0.06    1.10 v _22021_/Z (MUX2_X1)
   0.00    1.10 v _24854_/D (DFFR_X1)
           1.10   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24854_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.10   data arrival time
---------------------------------------------------------
           2.86   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24958_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15646_/ZN (AOI22_X1)
   0.01    0.47 v _15647_/ZN (INV_X1)
   0.08    0.54 ^ _15648_/ZN (AOI221_X1)
   0.06    0.60 ^ _15651_/ZN (AND3_X1)
   0.05    0.65 ^ _15657_/ZN (AND2_X1)
   0.02    0.67 v _15660_/ZN (NAND3_X1)
   0.03    0.70 ^ _15663_/ZN (AOI21_X1)
   0.04    0.75 ^ _15664_/ZN (OR4_X1)
   0.02    0.77 v _15665_/ZN (NOR2_X1)
   0.11    0.88 v _15691_/ZN (OR4_X1)
   0.05    0.92 v _15692_/Z (BUF_X1)
   0.03    0.95 ^ _15762_/ZN (OAI21_X1)
   0.01    0.96 v _15763_/ZN (INV_X1)
   0.06    1.02 ^ _15764_/ZN (AOI21_X1)
   0.02    1.04 v _22435_/ZN (NOR2_X1)
   0.06    1.09 v _22436_/Z (XOR2_X1)
   0.00    1.09 v _24958_/D (DFF_X1)
           1.09   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24958_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.09   data arrival time
---------------------------------------------------------
           2.87   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24855_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15646_/ZN (AOI22_X1)
   0.01    0.47 v _15647_/ZN (INV_X1)
   0.08    0.54 ^ _15648_/ZN (AOI221_X1)
   0.06    0.60 ^ _15651_/ZN (AND3_X1)
   0.05    0.65 ^ _15657_/ZN (AND2_X1)
   0.02    0.67 v _15660_/ZN (NAND3_X1)
   0.03    0.70 ^ _15663_/ZN (AOI21_X1)
   0.04    0.75 ^ _15664_/ZN (OR4_X1)
   0.04    0.79 ^ _15714_/ZN (OR2_X1)
   0.05    0.84 ^ _16172_/ZN (AND2_X1)
   0.02    0.86 v _21147_/ZN (NAND2_X1)
   0.04    0.91 ^ _21149_/ZN (NAND2_X1)
   0.06    0.96 ^ _21161_/Z (BUF_X1)
   0.07    1.03 ^ _21682_/Z (BUF_X1)
   0.06    1.09 v _22022_/Z (MUX2_X1)
   0.00    1.09 v _24855_/D (DFFR_X1)
           1.09   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24855_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.09   data arrival time
---------------------------------------------------------
           2.87   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24856_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15646_/ZN (AOI22_X1)
   0.01    0.47 v _15647_/ZN (INV_X1)
   0.08    0.54 ^ _15648_/ZN (AOI221_X1)
   0.06    0.60 ^ _15651_/ZN (AND3_X1)
   0.05    0.65 ^ _15657_/ZN (AND2_X1)
   0.02    0.67 v _15660_/ZN (NAND3_X1)
   0.03    0.70 ^ _15663_/ZN (AOI21_X1)
   0.04    0.75 ^ _15664_/ZN (OR4_X1)
   0.04    0.79 ^ _15714_/ZN (OR2_X1)
   0.05    0.84 ^ _16172_/ZN (AND2_X1)
   0.02    0.86 v _21147_/ZN (NAND2_X1)
   0.04    0.91 ^ _21149_/ZN (NAND2_X1)
   0.06    0.96 ^ _21161_/Z (BUF_X1)
   0.07    1.03 ^ _21682_/Z (BUF_X1)
   0.06    1.09 v _22023_/Z (MUX2_X1)
   0.00    1.09 v _24856_/D (DFFR_X1)
           1.09   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24856_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.09   data arrival time
---------------------------------------------------------
           2.87   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24857_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15646_/ZN (AOI22_X1)
   0.01    0.47 v _15647_/ZN (INV_X1)
   0.08    0.54 ^ _15648_/ZN (AOI221_X1)
   0.06    0.60 ^ _15651_/ZN (AND3_X1)
   0.05    0.65 ^ _15657_/ZN (AND2_X1)
   0.02    0.67 v _15660_/ZN (NAND3_X1)
   0.03    0.70 ^ _15663_/ZN (AOI21_X1)
   0.04    0.75 ^ _15664_/ZN (OR4_X1)
   0.04    0.79 ^ _15714_/ZN (OR2_X1)
   0.05    0.84 ^ _16172_/ZN (AND2_X1)
   0.02    0.86 v _21147_/ZN (NAND2_X1)
   0.04    0.91 ^ _21149_/ZN (NAND2_X1)
   0.06    0.96 ^ _21161_/Z (BUF_X1)
   0.07    1.03 ^ _21682_/Z (BUF_X1)
   0.06    1.09 v _22024_/Z (MUX2_X1)
   0.00    1.09 v _24857_/D (DFFS_X1)
           1.09   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24857_/CK (DFFS_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.09   data arrival time
---------------------------------------------------------
           2.87   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24428_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15646_/ZN (AOI22_X1)
   0.01    0.47 v _15647_/ZN (INV_X1)
   0.08    0.54 ^ _15648_/ZN (AOI221_X1)
   0.06    0.60 ^ _15651_/ZN (AND3_X1)
   0.05    0.65 ^ _15657_/ZN (AND2_X1)
   0.02    0.67 v _15660_/ZN (NAND3_X1)
   0.03    0.70 ^ _15663_/ZN (AOI21_X1)
   0.04    0.75 ^ _15664_/ZN (OR4_X1)
   0.02    0.77 v _15665_/ZN (NOR2_X1)
   0.12    0.89 ^ _15667_/ZN (NOR4_X1)
   0.05    0.94 v _15670_/ZN (OAI221_X1)
   0.05    0.99 v _15673_/ZN (AND4_X1)
   0.01    1.00 ^ _15674_/ZN (INV_X1)
   0.04    1.04 ^ _15675_/ZN (AND2_X1)
   0.03    1.06 v _15682_/ZN (OAI211_X1)
   0.00    1.06 v _24428_/D (DFFR_X1)
           1.06   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24428_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.06   data arrival time
---------------------------------------------------------
           2.89   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24957_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15646_/ZN (AOI22_X1)
   0.01    0.47 v _15647_/ZN (INV_X1)
   0.08    0.54 ^ _15648_/ZN (AOI221_X1)
   0.06    0.60 ^ _15651_/ZN (AND3_X1)
   0.05    0.65 ^ _15657_/ZN (AND2_X1)
   0.02    0.67 v _15660_/ZN (NAND3_X1)
   0.03    0.70 ^ _15663_/ZN (AOI21_X1)
   0.04    0.75 ^ _15664_/ZN (OR4_X1)
   0.02    0.77 v _15665_/ZN (NOR2_X1)
   0.11    0.88 v _15691_/ZN (OR4_X1)
   0.05    0.92 v _15692_/Z (BUF_X1)
   0.03    0.95 ^ _15762_/ZN (OAI21_X1)
   0.01    0.96 v _15763_/ZN (INV_X1)
   0.06    1.02 ^ _15764_/ZN (AOI21_X1)
   0.05    1.07 ^ _22434_/Z (XOR2_X1)
   0.00    1.07 ^ _24957_/D (DFF_X1)
           1.07   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24957_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.07   data arrival time
---------------------------------------------------------
           2.90   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24956_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15646_/ZN (AOI22_X1)
   0.01    0.47 v _15647_/ZN (INV_X1)
   0.08    0.54 ^ _15648_/ZN (AOI221_X1)
   0.06    0.60 ^ _15651_/ZN (AND3_X1)
   0.05    0.65 ^ _15657_/ZN (AND2_X1)
   0.02    0.67 v _15660_/ZN (NAND3_X1)
   0.03    0.70 ^ _15663_/ZN (AOI21_X1)
   0.04    0.75 ^ _15664_/ZN (OR4_X1)
   0.02    0.77 v _15665_/ZN (NOR2_X1)
   0.12    0.89 ^ _15667_/ZN (NOR4_X1)
   0.05    0.94 v _15670_/ZN (OAI221_X1)
   0.05    0.99 v _15673_/ZN (AND4_X1)
   0.02    1.01 ^ _22431_/ZN (NAND2_X1)
   0.04    1.05 ^ _22432_/ZN (XNOR2_X1)
   0.00    1.05 ^ _24956_/D (DFF_X1)
           1.05   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24956_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.05   data arrival time
---------------------------------------------------------
           2.92   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _25232_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 ^ input external delay
   0.01    0.41 ^ irq_fast_i[11] (in)
   0.02    0.43 v _15646_/ZN (AOI22_X1)
   0.02    0.44 ^ _15647_/ZN (INV_X1)
   0.01    0.46 v _15648_/ZN (AOI221_X1)
   0.04    0.49 v _15651_/ZN (AND3_X1)
   0.04    0.53 v _15657_/ZN (AND2_X1)
   0.02    0.55 ^ _15660_/ZN (NAND3_X1)
   0.02    0.57 v _15663_/ZN (AOI21_X1)
   0.13    0.69 v _15664_/ZN (OR4_X1)
   0.07    0.76 ^ _15665_/ZN (NOR2_X1)
   0.03    0.79 v _23686_/ZN (NAND3_X1)
   0.02    0.81 ^ _23687_/ZN (OAI21_X1)
   0.00    0.81 ^ _25232_/D (DFFR_X1)
           0.81   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25232_/CK (DFFR_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -0.81   data arrival time
---------------------------------------------------------
           3.15   slack (MET)


Startpoint: debug_req_i (input port clocked by clk_i)
Endpoint: _25238_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v debug_req_i (in)
   0.05    0.46 ^ _15429_/ZN (OAI21_X1)
   0.02    0.47 v _15430_/ZN (INV_X1)
   0.00    0.47 v _25238_/D (DFFR_X1)
           0.47   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25238_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.47   data arrival time
---------------------------------------------------------
           3.49   slack (MET)


Startpoint: debug_req_i (input port clocked by clk_i)
Endpoint: _25241_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v debug_req_i (in)
   0.02    0.42 ^ _15685_/ZN (INV_X1)
   0.04    0.46 ^ _15689_/ZN (AND3_X1)
   0.00    0.46 ^ _25241_/D (DFFR_X1)
           0.46   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25241_/CK (DFFR_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -0.46   data arrival time
---------------------------------------------------------
           3.51   slack (MET)


Startpoint: debug_req_i (input port clocked by clk_i)
Endpoint: _25240_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 ^ input external delay
   0.01    0.41 ^ debug_req_i (in)
   0.01    0.42 v _15685_/ZN (INV_X1)
   0.03    0.45 ^ _15688_/ZN (AOI21_X1)
   0.00    0.45 ^ _25240_/D (DFFR_X1)
           0.45   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25240_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.45   data arrival time
---------------------------------------------------------
           3.51   slack (MET)


Startpoint: debug_req_i (input port clocked by clk_i)
Endpoint: _25239_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v debug_req_i (in)
   0.02    0.42 ^ _15685_/ZN (INV_X1)
   0.01    0.43 v _15687_/ZN (NAND2_X1)
   0.00    0.43 v _25239_/D (DFFR_X1)
           0.43   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25239_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.43   data arrival time
---------------------------------------------------------
           3.53   slack (MET)


