# Microsemi NMAT TXT File

# Version: 2022.1 2022.1.0.10

# Design Name: Top 

# Input Netlist Format: EDIF 

# Family: PolarFire , Die: MPF300TS_ES , Package: FCG1152 , Speed grade: -1 

# Date generated: Wed Aug  9 22:32:33 2023 


#
# I/O constraints
#

set_io ADC_FD G11
set_io ADC_GPIO_0 G14
set_io ADC_GPIO_1 K6
set_io ADC_GPIO_2 D9
set_io ADC_GPIO_3 G12
set_io ADC_GPIO_4 H14
set_io ADC_LDO_PWR_GOOD E11
set_io ADC_PWDN A5
set_io ADC_PWR_RUN A8
set_io ADC_sclk B5
set_io ADC_sdio F7
set_io ADC_ss_n F9
set_io BOARD_PWR_RUN A7
set_io BTN_1 T4
set_io CLK_OUT_N A10
set_io CLK_OUT_P B10
set_io DBGport_0 AA3
set_io DBGport_1 AB5
set_io DBGport_2 AA5
set_io DBGport_3 W4
set_io DBGport_4 AA4
set_io DBGport_5 AB6
set_io DBGport_6 V3
set_io DBGport_7 V4
set_io EXT_ADC_Reset_N G9
set_io EXT_HMC_Reset_N J14
set_io EXT_LMX1_Reset_N J19
set_io EXT_LMX2_Reset_N K7
set_io FTDI_BE[0] P5
set_io FTDI_BE[1] P6
set_io FTDI_BE[2] L2
set_io FTDI_BE[3] L3
set_io FTDI_CLK H1
set_io FTDI_DATA[0] B1
set_io FTDI_DATA[1] C1
set_io FTDI_DATA[2] F5
set_io FTDI_DATA[3] G5
set_io FTDI_DATA[4] B2
set_io FTDI_DATA[5] C2
set_io FTDI_DATA[6] E8
set_io FTDI_DATA[7] E7
set_io FTDI_DATA[8] T8
set_io FTDI_DATA[9] T7
set_io FTDI_DATA[10] D6
set_io FTDI_DATA[11] E6
set_io FTDI_DATA[12] P3
set_io FTDI_DATA[13] P4
set_io FTDI_DATA[14] M5
set_io FTDI_DATA[15] M6
set_io FTDI_DATA[16] C8
set_io FTDI_DATA[17] D8
set_io FTDI_DATA[18] H8
set_io FTDI_DATA[19] H9
set_io FTDI_DATA[20] N6
set_io FTDI_DATA[21] N7
set_io FTDI_DATA[22] M1
set_io FTDI_DATA[23] M2
set_io FTDI_DATA[24] C4
set_io FTDI_DATA[25] C3
set_io FTDI_DATA[26] H3
set_io FTDI_DATA[27] H4
set_io FTDI_DATA[28] A3
set_io FTDI_DATA[29] A2
set_io FTDI_DATA[30] M4
set_io FTDI_DATA[31] L4
set_io FTDI_GPIO_0 N3
set_io FTDI_GPIO_1 N4
set_io FTDI_RESET_N N1
set_io FTDI_nOE K5
set_io FTDI_nRD L5
set_io FTDI_nRXF H7
set_io FTDI_nTXE G7
set_io FTDI_nWR R5
set_io GPIO_0 L19
set_io GPIO_1 L18
set_io HMC_GPIO_0 H12
set_io HMC_GPIO_1 H13
set_io HMC_GPIO_2 G16
set_io HMC_GPIO_3 G15
set_io HMC_SYNC J13
set_io HMC_sclk J6
set_io HMC_sdio H17
set_io HMC_ss_n K16
set_io LDO_PWR_GOOD E10
set_io LED_1 U11
set_io LED_2 T5
set_io LED_3 W8
set_io LED_4 W9
set_io LMX1_miso J18
set_io LMX1_mosi K18
set_io LMX1_sclk K17
set_io LMX1_ss_n H16
set_io LMX2_miso J8
set_io LMX2_mosi R7
set_io LMX2_sclk R8
set_io LMX2_ss_n K8
set_io RX_0 U7
set_io RX_1 AA9
set_io SMPS_PWR_GOOD H2
set_io SYNCINB_N F10
set_io SYNCINB_P G10
set_io SYNC_IN_N E12
set_io SYNC_IN_P F12
set_io SYNC_OUT_1_N M17
set_io SYNC_OUT_1_P L17
set_io SYNC_OUT_2_N M7
set_io SYNC_OUT_2_P N8
set_io TX_0 V9
set_io TX_1 W5

#
# Core cell constraints
#

set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m38_i_o2_17 1003 84
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[10] 1198 106
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[13] 981 144
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[2] 935 127
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_3/g_mode2.u_mstr/un1_rqCode_nx11_0_a5_0_0 2434 105
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/samples[1] 847 100
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_3/g_mode2.u_mstr/rx_ready_sync[0] 2429 115
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[6] 1784 118
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[13] 951 85
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xfreq_err_arb/error_nxt7_i_o2 2434 123
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[10] 947 82
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[10] 925 109
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[4] 1024 154
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.rptr_gray[4] 2399 97
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[4] 1476 174
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[8] 1517 145
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[2] 927 109
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[21] 827 106
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data[33] 1065 139
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4] 2418 91
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNIQGVG[0] 1112 96
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_2_sqmuxa 1049 105
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[3] 976 82
set_location Controler_0/ADI_SPI_1/data_counter[15] 1144 82
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_a2_0_0[6] 1049 87
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[34] 921 88
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_3/g_mode2.u_mstr/rmfsm_RNIV7391[2] 2435 111
set_location Controler_0/Communication_ANW_MUX_0/state_reg_Z[0] 1062 112
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[0] 1051 85
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[33] 1422 222
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[1] 1525 211
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm_ns_0[0] 2418 81
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[19] 873 132
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1] 842 124
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 1352 136
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNO[5] 822 126
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4] 2394 91
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4[4] 1119 159
set_location Controler_0/ADI_SPI_0/addr_counter[19] 1004 82
set_location UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Value[2] 828 88
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[21] 948 96
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_RNO 926 150
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[0] 1796 100
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/emptyilto10_5 2358 99
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/TRG_Unit_Detect 1775 100
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[12] 1228 97
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0_o2_4[5] 1125 87
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[7] 1223 102
set_location UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Complementary[3] 975 97
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_1 995 103
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 1303 142
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi 1310 114
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[0] 1240 175
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto13_2 1016 96
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[38] 877 342
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[23] 2259 309
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 1487 151
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[4] 1522 151
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[7] 1093 111
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[37] 987 117
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/rptr_bin_sync2[3] 2416 97
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg[10] 960 88
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_0 1064 129
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[3] 822 91
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 1300 142
set_location Data_Block_0/Communication_Builder_0/un1_state_reg_3_0_I_1_RNO_0 1219 165
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIGRHQ 1006 117
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_1/sync_st_RNIUD2U[2] 2437 108
set_location Controler_0/Reset_Controler_0/un20_write_signal_0_a2 1097 96
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 1312 115
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[12] 1189 100
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer[2] 1123 81
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[4] 938 151
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 1641 118
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3] 900 112
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/Q[5] 930 126
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[4] 1258 103
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[2] 1463 127
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[3] 802 88
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/RDATA_r[1] 1857 100
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[8] 961 75
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[19] 953 85
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELNKTMR/puls[7] 2445 115
set_location Controler_0/ADI_SPI_0/data_counter[12] 1021 88
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 1624 154
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[4] 1841 97
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[5] 1053 82
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[3] 1151 103
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[3] 1252 181
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[26] 976 151
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[1] 938 145
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 1002 115
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 1328 136
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_actual_state_23_i_o2_i_a2_0_a2_0_a2_0_o2[31] 713 90
set_location UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Value[1] 981 97
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_0/fsm_st_ns_0[5] 2419 78
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray[9] 733 85
set_location UART_Protocol_1/UART_RX_Protocol_0/ETX_Detect_1_sqmuxa_0_a2 969 87
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 1330 136
set_location Controler_0/Reset_Controler_0/state_reg[1] 1112 88
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 1532 142
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[16] 1004 91
set_location Controler_0/gpio_controler_0/read_data_frame_8[7] 1103 78
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[0] 938 103
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[1] 1022 78
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[0] 1843 100
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[12] 1032 79
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2_1[29] 849 126
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[24] 1240 97
set_location UART_Protocol_1/mko_0/counter[20] 455 142
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[24] 897 90
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[5] 1308 199
set_location UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_17 797 126
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[6] 750 160
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[2] 897 105
set_location Controler_0/SPI_LMX_0_0/spi_master_0/INT_ss_n 1118 97
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid 1311 136
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[7] 1667 127
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[23] 991 144
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer[13] 1164 90
set_location Controler_0/gpio_controler_0/read_data_frame[0] 1066 85
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_18 1027 84
set_location Controler_0/ADI_SPI_0/data_counter[25] 1034 88
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[7] 927 103
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[29] 972 151
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 1329 136
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[0] 1060 97
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1[30] 786 97
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[11] 1250 102
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/Q[14] 954 126
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[24] 1055 114
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf[19] 858 82
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[26] 908 84
set_location UART_Protocol_1/mko_0/counter[9] 444 142
set_location Controler_0/Reset_Controler_0/un4_write_signal_0_a2 1099 96
set_location UART_Protocol_1/Communication_TX_Arbiter_0/state_reg_ns_a3[3] 1091 153
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[11] 1277 124
set_location Controler_0/gpio_controler_0/un19_read_signal_0_a2 1076 84
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 1638 118
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1] 2445 100
set_location Controler_0/gpio_controler_0/read_data_frame[13] 1101 79
set_location UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_4 960 90
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[9] 1229 102
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_1/fsm_st_ns_a3_0_a5[2] 2456 78
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[7] 1099 108
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[2] 1240 103
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[7] 1040 145
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/fine_lock_combo.un1_lock_event5_0_a2 2438 117
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[11] 1811 124
set_location Controler_0/Communication_ANW_MUX_0/communication_vote_vector6 1065 114
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[2] 846 88
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[2] 842 97
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rx_ready_sync_RNII7B31[1] 2429 75
set_location UART_Protocol_1/mko_0/counter[24] 459 142
set_location UART_Protocol_1/UART_RX_Protocol_0/nibbles_fault3_2 972 90
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 1932 151
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[10] 1174 174
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[26] 1446 150
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid 1626 118
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[2] 995 150
set_location Data_Block_0/Communication_Builder_0/state_reg[0] 1194 160
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[11] 1165 103
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b[0] 820 106
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 1544 181
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_2/fsm_st_ns_a3_0_a5[2] 2456 105
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[24] 959 85
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg[0] 1111 91
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[8] 903 115
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[3] 867 115
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[19] 982 127
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[2] 931 117
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[7] 876 90
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/Q[32] 914 126
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[5] 954 82
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[19] 1185 168
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[7] 1034 132
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count[0] 2401 19
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 1024 118
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[4] 1258 102
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid_RNIPGCV 1028 150
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.2.un12_inputs 1041 81
set_location Controler_0/Command_Decoder_0/counter[28] 1036 100
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[31] 996 91
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[7] 2443 97
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b[10] 818 103
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_29_iv[31] 761 81
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[25] 885 85
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_0/cmb_lckfrc.un1_lckfrc_nx6_0_0 2420 78
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[13] 952 127
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 2008 123
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_iv[31] 823 102
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[36] 1046 132
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[17] 1390 150
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg[12] 978 88
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[9] 1241 102
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/last_bit[0] 901 106
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/Q[37] 961 117
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[3] 1349 139
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[15] 1292 193
set_location UART_Protocol_0/UART_RX_Protocol_0/ETX_Detect 837 85
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty_RNO 860 117
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0] 1021 142
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/Q[23] 950 123
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_3/g_mode2.u_mstr/rmfsm_RNO[2] 2424 111
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r4_0_a2 1059 111
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_15_iv_0[31] 852 81
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[5] 1127 100
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrot_sh_ctr/rot_sh[1] 2437 136
set_location Controler_0/gpio_controler_0/Inputs_Last[1] 1047 76
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 1567 181
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4] 1494 151
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F[27] 1073 141
set_location Controler_0/Answer_Encoder_0/periph_data_0[5] 1122 90
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 1929 151
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/count_RNI8GQU3[2] 2452 51
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/re_set_RNO 1495 174
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[59] 1825 63
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_0/intg_st[3] 2380 91
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[5] 1231 100
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[28] 1087 96
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[8] 1481 109
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[1] 904 82
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3] 1577 157
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[13] 1097 82
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/rot_sh_nxt_s_5_RNO 2447 123
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[30] 845 82
set_location Data_Block_0/FIFOs_Reader_0/state_reg_RNO[0] 1250 186
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[56] 1417 216
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/re_set_RNO 996 117
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[8] 1813 127
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[6] 850 99
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 1508 141
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[23] 1069 96
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[50] 424 69
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2[9] 1132 102
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[3] 1006 97
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 1160 109
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[4] 1220 97
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[4] 1114 106
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[5] 917 88
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[5] 1622 124
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[7] 950 112
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[14] 884 90
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[25] 1004 151
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[5] 1284 154
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[1] 1147 100
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[4] 1323 138
set_location USB_3_Protocol_0/ft601_fifo_interface_0/actual_state[2] 712 91
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 1530 180
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[38] 986 118
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][3] 926 106
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[8] 877 132
set_location Controler_0/ADI_SPI_0/addr_counter[10] 995 82
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[58] 2002 282
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[1] 1780 97
set_location Controler_0/REGISTERS_0/state_reg[4] 1122 88
set_location UART_Protocol_0/mko_0/counter[19] 787 127
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 1294 115
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[13] 950 84
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[6] 1597 154
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 1348 136
set_location Controler_0/ADI_SPI_0/data_counter[21] 1030 88
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[38] 899 97
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[9] 2083 336
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.rptr[1] 2365 97
set_location UART_Protocol_0/UART_TX_Protocol_0/counter_c1 831 132
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[8] 1070 154
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F[24] 1089 141
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 1549 181
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid 1554 181
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[2] 915 115
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[9] 864 91
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[0] 1405 153
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[5] 867 87
set_location Controler_0/REGISTERS_0/state_reg_RNO[0] 1120 87
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[7] 944 82
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[20] 896 85
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2[2] 1183 87
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[16] 1279 102
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[1] 949 151
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[11] 1011 142
set_location Controler_0/gpio_controler_0/Outputs_6_1_0[0] 1059 75
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[7] 1815 100
set_location UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg[1] 828 85
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[8] 1054 145
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[25] 901 97
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[28] 987 142
set_location Controler_0/gpio_controler_0/read_data_frame_8[6] 1071 81
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[26] 865 133
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[26] 973 151
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 1163 109
set_location Controler_0/ADI_SPI_0/tx_data_buffer[3] 1124 82
set_location Data_Block_0/Communication_Builder_0/Frame_Counter[3] 1132 160
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[3] 1242 172
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[4] 785 91
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/rstn 2412 48
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][8] 962 76
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[14] 1107 108
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 1636 118
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[6] 1776 118
set_location Data_Block_0/Communication_Builder_0/next_state_1_sqmuxa_11 1215 159
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0] 889 124
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg[4] 1114 91
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 1326 115
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/Q[29] 919 126
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 1037 97
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[48] 224 234
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_LANE0_SD_DFN2 2403 91
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/RDATA_r[10] 1861 100
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[10] 1222 105
set_location UART_Protocol_1/UART_TX_Protocol_0/counter[2] 966 142
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[8] 777 85
set_location Controler_0/gpio_controler_0/read_data_frame[5] 1064 85
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6] 893 115
set_location Controler_0/ADI_SPI_0/data_counter[15] 1024 88
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[8] 1331 139
set_location USB_3_Protocol_0/ft601_fifo_interface_0/actual_state_ns_a4_0_a2_0_a2_0_a2_0_a4[6] 698 90
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1] 1361 172
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/Q[4] 925 126
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[18] 1061 91
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[12] 1059 97
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[5] 1151 235
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_sm.rx_state18_NE_0 862 102
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0[3] 1147 90
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 1547 181
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid_RNI260D1 944 84
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[2] 2300 105
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[6] 951 97
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 1536 175
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[1] 1211 174
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0[0] 822 129
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 1535 142
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto7_4 1067 135
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[4] 1204 117
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rmfsm_RNIHVRH1[2] 2425 108
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0[5] 819 129
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[13] 1152 109
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_16_iv[31] 705 105
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0_a2_2_3[4] 1095 87
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[6] 1283 180
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_actual_state_24_i_a4_i_0_0_0_o2_RNI9JQV 714 90
set_location Controler_0/ADI_SPI_0/rx_data_buffer[1] 1119 91
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_tri_enable 708 91
set_location UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_1 775 123
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNIBEGO[3] 1199 153
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_OR2_RX_IDLE_0 2412 75
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_a3_0_a2[1] 932 150
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[4] 2397 97
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[8] 982 85
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[6] 1483 144
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5] 892 115
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[9] 811 91
set_location Controler_0/ADI_SPI_0/addr_counter[9] 994 82
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_AF_RDEN_RNO 706 90
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[19] 955 85
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[8] 1044 96
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lm_0[4] 2418 90
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_m2_1[1] 2445 45
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[9] 1038 102
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[8] 1818 127
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6] 848 91
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[1] 930 117
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[20] 973 142
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_8 842 102
set_location Controler_0/Answer_Encoder_0/state_reg_Z[1] 1047 100
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[21] 1091 88
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/wptr_bin_sync2[1] 2430 100
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[18] 960 150
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[3] 868 133
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[0] 930 87
set_location Data_Block_0/Communication_Builder_0/Packet_Counter_Reset_N_0_a2_1 1213 165
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[17] 934 91
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/un1_rx_bit_cnt_1.CO1 854 102
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[14] 1016 151
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[13] 746 91
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_i_o2[0] 858 84
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 1927 151
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un1_ACQ_Counters_Reset_0_0_0_1_a2 1204 108
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.finite_event_counter8 1246 99
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xfreq_err_arb/error_RNO 2454 114
set_location Data_Block_0/Communication_Builder_0/un1_state_reg_3_0_I_39_RNO_0 1217 159
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un25_read_signal_0_a2_3_a2_3_a3_0_a3_0_a2_0 1203 108
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[15] 1106 109
set_location USB_3_Protocol_0/ft601_fifo_interface_0/first_byte 702 91
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[19] 1235 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[5] 1273 187
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.full_r 732 88
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 1411 145
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_LANE3_SD_SLE_DEBUG 2421 115
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[34] 852 87
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[1] 1043 105
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[27] 870 130
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[22] 1008 144
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[2] 1525 150
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[10] 774 82
set_location UART_Protocol_1/UART_RX_Protocol_0/counter_RNO[0] 853 135
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/rot_sh[1] 2437 124
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[6] 919 115
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_LANE1_SD_SLE_DEBUG 2427 85
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 1529 180
set_location Controler_0/Reset_Controler_0/read_data_frame_6[8] 1088 102
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rotator/count[1] 2415 49
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[22] 886 129
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[22] 861 109
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[15] 1063 82
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[7] 1037 133
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[9] 934 109
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[0] 974 117
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[2] 873 127
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_LANE1_SD_DFN2 2443 79
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[18] 1047 130
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 1405 144
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F[21] 1041 138
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_2/g_mode2.u_mstr/rqCode[0] 2406 106
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[7] 1044 145
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[32] 1068 142
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 1009 118
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[18] 1006 123
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[31] 930 97
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/re_set 882 91
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/wptr_gray_3[3] 2428 99
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[5] 819 130
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2] 1393 133
set_location UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Complementary[3] 838 88
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data[14] 1062 145
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[26] 906 84
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[6] 787 91
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.afull_r_RNO_2 1193 150
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_LANE1_SD_DFN1 2446 115
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 1620 115
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[6] 994 127
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Enable_Acquisition_RNO 1270 111
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNO 1192 150
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[8] 869 136
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[1] 1463 153
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_x2[2] 2451 117
set_location Controler_0/ADI_SPI_0/addr_counter[31] 1016 82
set_location Controler_0/Answer_Encoder_0/periph_data_i_0_1[3] 1129 90
set_location UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0_o2[1] 847 129
set_location Controler_0/ADI_SPI_1/addr_counter[8] 1161 79
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[14] 880 133
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 1474 144
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2] 757 88
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[22] 914 85
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[18] 1053 130
set_location Controler_0/Command_Decoder_0/state_reg[9] 1052 88
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer[1] 1152 91
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 2403 99
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_18 1148 78
set_location Controler_0/gpio_controler_0/read_data_frame_8_1[14] 1073 78
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/re_set 864 124
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[5] 896 115
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer[6] 1106 81
set_location Controler_0/ADI_SPI_0/data_counter[11] 1020 88
set_location Controler_0/gpio_controler_0/un11_read_signal_0_a2 1068 84
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 1159 109
set_location Data_Block_0/FIFOs_Reader_0/event_ram_r_data_status_4 1256 174
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xfreq_err_arb/error_nxt7_i_a2_0_1_0 2435 90
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[16] 863 96
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 1000 88
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[4] 1249 118
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[8] 1211 282
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm_RNIAB861[2] 2425 102
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/RE_d1 1855 100
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[17] 1142 234
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_2/fsm_st_ns_a3_0_a5_RNI2TAF2[2] 2458 105
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[12] 855 132
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][1] 983 79
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[25] 959 124
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/rptr_gray_3[8] 2404 96
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rqCode_RNO[1] 2420 105
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_28_iv_0[31] 819 102
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI1OTU 1511 141
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2_2[14] 1159 96
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[27] 990 36
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m38_i_o2_14 1017 81
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_o4[0] 914 102
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 1058 109
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid 1327 118
set_location Controler_0/gpio_controler_0/Inputs_Last[12] 1090 73
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0[5] 1175 87
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[21] 870 126
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[25] 967 97
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[1] 906 96
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/fine_lock 2440 91
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[18] 1187 168
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[15] 943 96
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4] 1049 142
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[38] 971 118
set_location Controler_0/ADI_SPI_0/counter_3[3] 1115 78
set_location Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[9] 1158 99
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[11] 1605 145
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[38] 1053 114
set_location Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa_10 1114 99
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 1083 141
set_location UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[4] 825 126
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.rptr[3] 2367 97
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[3] 915 102
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[7] 699 150
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.4.un102_inputs 1055 75
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[38] 936 90
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[24] 905 82
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[23] 944 90
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[33] 1064 114
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[5] 855 88
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 1427 151
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[10] 1794 100
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[3] 1263 175
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[0] 883 99
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[7] 900 115
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 1056 133
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_o4_4 740 90
set_location Controler_0/Command_Decoder_0/counter[20] 1028 100
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[4] 1035 102
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[25] 885 84
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[10] 1113 102
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[19] 1014 138
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[22] 883 136
set_location Controler_0/ADI_SPI_0/rx_data_frame[3] 1137 91
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[3] 870 133
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3] 764 85
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[27] 1142 105
set_location Controler_0/ADI_SPI_1/tx_data_buffer[7] 1111 82
set_location Controler_0/gpio_controler_0/read_data_frame[2] 1072 82
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[17] 1256 172
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[15] 1196 102
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 1022 97
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[1] 1250 181
set_location Controler_0/ADI_SPI_0/counter_3[1] 1115 81
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 1161 109
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3] 903 112
set_location UART_Protocol_1/Communication_TX_Arbiter_0/state_reg[1] 1091 154
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[9] 1154 171
set_location UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto11_3 856 135
set_location Data_Block_0/Communication_Builder_0/next_state_1_sqmuxa 1213 159
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 1201 157
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray[8] 738 85
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0] 1405 154
set_location Controler_0/ADI_SPI_0/addr_counter[25] 1010 82
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.rptr_gray[9] 2403 97
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[14] 1049 139
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.rptr[0] 2375 97
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[34] 1087 90
set_location Data_Block_0/Test_Generator_0/Test_Data_3[3] 1800 127
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[12] 827 82
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b[7] 815 85
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[7] 967 79
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[34] 1036 130
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[9] 1254 118
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[6] 1388 156
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 1308 114
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[8] 965 76
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[6] 1396 190
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH_1_sqmuxa 1101 102
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[3] 1165 99
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[10] 1077 151
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 1327 136
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 1028 118
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[4] 929 97
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_1_0_a2_0[0] 2401 99
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xfreq_err_arb/error_nxt7_i_a2_0_1_0 2457 114
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Enable_F_i_a2_2 1177 159
set_location UART_Protocol_1/Communication_TX_Arbiter_0/un1_state_reg_1_i_0_a2 1085 153
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 1790 100
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_2/g_mode2.u_mstr/rmfsm_ns_o3_0[4] 2403 105
set_location Data_Block_0/Communication_Builder_0/un1_state_reg_3_0_I_9_RNO 1222 165
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[10] 864 88
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[12] 1033 133
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[10] 1069 151
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[2] 1224 171
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[16] 1096 85
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 1430 151
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 1021 97
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un11_read_signal_0_a2_1_a2_1_a2_1_a2_1_a2 1211 108
set_location UART_Protocol_0/mko_0/counter[18] 786 127
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[11] 1611 124
set_location Controler_0/Reset_Controler_0/state_reg_ns_i_i_a2[1] 1110 87
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[2] 1479 174
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[28] 857 87
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.13.un67_inputs 1077 72
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[42] 1347 207
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[19] 1281 102
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4] 845 124
set_location Data_Block_0/Test_Generator_0/Test_Data_7[7] 1483 115
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 855 117
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[31] 1076 132
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[2] 1059 151
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[0] 1021 150
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[22] 893 130
set_location Controler_0/ADI_SPI_0/sclk_4 1028 81
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 1472 150
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_31_iv[31] 813 84
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[1] 1239 102
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[21] 1198 100
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[23] 880 91
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2_0_a2_0_a2_0_a4 915 108
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[57] 1261 210
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[14] 891 105
set_location Data_Block_0/Communication_Builder_0/state_reg[4] 1214 160
set_location Data_Block_0/Communication_Builder_0/wait_next_state[4] 1218 160
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[25] 2046 63
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/memraddr_r_0_sqmuxa_x_5 2419 90
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[29] 868 127
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5] 1014 91
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_16 1242 102
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/Q[11] 914 123
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F[3] 1074 144
set_location Controler_0/ADI_SPI_1/tx_data_buffer[6] 1110 82
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[5] 1142 106
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[4] 917 115
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[39] 919 96
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[2] 820 130
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b[1] 809 85
set_location Controler_0/ADI_SPI_0/assert_data_3_0_a2 1029 81
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[9] 907 114
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[18] 1053 129
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[36] 920 96
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[8] 798 84
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm_RNO[2] 2429 102
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lm_0[8] 2423 87
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[10] 992 144
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[20] 981 141
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[14] 1086 100
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 770 84
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 1605 115
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[0] 886 115
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[2] 820 97
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xfreq_err_arb/error_nxt7_i_a2 2455 45
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[35] 2195 183
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10 961 84
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.3.un97_inputs 1053 75
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_0 989 87
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/REN_d1_RNIR28G 1549 144
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[12] 1082 72
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b[17] 857 82
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 2020 127
set_location USB_3_Protocol_0/ft601_fifo_interface_0/actual_state_ns_i_0_0_0_a4_0[0] 722 84
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6] 1392 133
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 1210 156
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[3] 917 99
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[1] 852 103
set_location Controler_0/Reset_Controler_0/un1_state_reg_2 1044 102
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[1] 1142 100
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[28] 843 82
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[9] 897 126
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[2] 1269 102
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[16] 885 132
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[36] 946 88
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[4] 952 106
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 2017 127
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[4] 1822 100
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/count[9] 2446 52
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/un1_rx_bit_cnt_1.CO1 910 105
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[11] 1032 159
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[16] 879 133
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[4] 1237 103
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 1003 88
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[3] 1052 126
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame_3_0_0_a6_16_10 1262 102
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/Q[1] 1857 99
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[4] 1175 175
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[1] 1535 151
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg[13] 859 85
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft5_0 1002 117
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/Q[22] 948 123
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[20] 864 82
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[24] 1031 363
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_valid 944 124
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.6.un32_inputs 1033 81
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIRHND1 1502 153
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[23] 991 145
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[21] 840 127
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10] 1399 132
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 1358 118
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[1] 1108 106
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[1] 978 91
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0] 1971 150
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[3] 1210 282
set_location Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa_1 1115 99
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[29] 896 88
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[5] 954 109
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_RNO 823 129
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 2022 124
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0] 2009 123
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[2] 1397 133
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/Q[27] 913 126
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[8] 1053 142
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[1] 840 96
set_location Data_Block_0/Test_Generator_0/Test_Data_6[1] 1462 127
set_location Controler_0/ADI_SPI_0/sdio_1_RNO 1040 84
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 1061 109
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 1569 145
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r 940 85
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[3] 856 130
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[5] 864 85
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 1526 142
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rqCode_RNO[1] 2416 84
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[8] 938 96
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIQF8I1[0] 1002 90
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/un4_update_dout_1 937 123
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[35] 936 96
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[8] 1170 175
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b[5] 764 82
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[33] 1056 139
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[11] 864 132
set_location Data_Block_0/Test_Generator_0/Test_Data_3[9] 1806 127
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 1351 118
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[8] 878 133
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[31] 916 90
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F_2[22] 1091 141
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_o2[0] 1770 99
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3] 1491 151
set_location Data_Block_0/FIFOs_Reader_0/state_reg_ns_a3[3] 1213 180
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[25] 949 90
set_location Controler_0/Reset_Controler_0/read_data_frame_6[13] 1098 108
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.full_r 958 106
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/history[0] 2449 52
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 1208 154
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[5] 255 174
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[35] 876 87
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 999 88
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer_0_sqmuxa_i_a2 1160 87
set_location Controler_0/Reset_Controler_0/read_data_frame_6[7] 1101 108
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[6] 1063 151
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2[7] 1047 144
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_m2_2[1] 2431 123
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1] 987 97
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[6] 1037 82
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[9] 1483 142
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[17] 996 151
set_location Data_Block_0/Communication_Builder_0/wait_next_state[2] 1214 166
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 1180 151
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rot_Sync/syncOutput[1] 2440 46
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_2/g_mode2.u_mstr/rqCode_nx_0_70_a2_0_a5 2406 105
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[39] 1082 91
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[39] 1124 112
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[6] 998 145
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data[23] 1082 142
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[20] 1344 42
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[28] 871 123
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 1317 115
set_location Data_Block_0/Test_Generator_0/Test_Data_2[10] 1807 124
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[3] 1069 103
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[39] 901 87
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[9] 1029 154
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[7] 1164 99
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[27] 992 150
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/history[0] 2440 127
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/ACQ_Counters_Reset 1223 100
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rqEn_RNO 2427 108
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[15] 1140 166
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[20] 1012 139
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[21] 1034 129
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[15] 880 124
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_val_buf_RNO_0 715 90
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 2024 124
set_location Controler_0/ADI_SPI_1/counter[0] 1137 79
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 1696 123
set_location Data_Block_0/Communication_Builder_0/un1_state_reg_3_0_I_27_RNO_0 1196 165
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[15] 1045 109
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[14] 1098 82
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 1339 144
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xfreq_err_arb/error_nxt7_i_a2_0_1_0 2419 18
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[8] 1146 106
set_location Controler_0/Answer_Encoder_0/periph_data_i_a2_2[15] 1148 96
set_location Controler_0/ADI_SPI_0/tx_data_buffer_0_sqmuxa_1_i_o2 1036 84
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][9] 941 106
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[6] 1222 97
set_location UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data[21] 955 124
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 1423 151
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 1305 114
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[3] 936 79
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[0] 942 103
set_location UART_Protocol_1/mko_0/counter[11] 446 142
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[28] 871 124
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rx_ready_sync[0] 2434 103
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[27] 1012 141
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][9] 954 112
set_location Controler_0/gpio_controler_0/state_reg[1] 1109 88
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11] 1364 171
set_location Controler_0/gpio_controler_0/Outputs_6_1_0[2] 1063 75
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[8] 1171 103
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][0] 975 79
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4] 828 91
set_location Data_Block_0/Communication_Builder_0/wait_next_state[11] 1197 166
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[20] 1419 42
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNO[0] 1031 153
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[7] 978 151
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[6] 1102 112
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[8] 849 124
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[18] 908 88
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[29] 952 91
set_location Controler_0/Command_Decoder_0/decode_vector[2] 1100 88
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[2] 1326 138
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[5] 1178 88
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[11] 1546 127
set_location Controler_0/ADI_SPI_0/rx_data_buffer[3] 1120 91
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[15] 964 150
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10] 1489 151
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[9] 1898 127
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 1644 118
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[38] 984 117
set_location Data_Block_0/Communication_Builder_0/next_state_1_sqmuxa_2 1180 165
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[15] 1062 79
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[15] 977 127
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Counter.un33_trigger_edge_valid 1249 102
set_location Controler_0/ADI_SPI_0/un1_state_reg_6_i_a2 1025 81
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[4] 1050 75
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[9] 923 118
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 1320 115
set_location Controler_0/gpio_controler_0/Inputs_Last[6] 1034 82
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi 1553 144
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[9] 940 91
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[4] 1447 151
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[3] 1093 102
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1_RX_rclkint 1751 122
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer_RNO[2] 1153 90
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_0[0] 2429 87
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[6] 1041 82
set_location Controler_0/Answer_Encoder_0/periph_data_2[10] 1152 99
set_location Controler_0/gpio_controler_0/state_reg[5] 1106 88
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[10] 935 109
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RE_d1 883 91
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a2_2[0] 2425 135
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[22] 897 129
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[5] 1234 106
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[23] 973 117
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[2] 1046 97
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[16] 819 105
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/RDATA_r[0] 1848 100
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[13] 871 127
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3] 868 100
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[21] 1169 91
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[13] 1070 73
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_23 1010 84
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_2/g_mode2.u_mstr/rmfsm_ns_o3_0[3] 2394 105
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2_0_2[1] 1139 99
set_location USB_3_Protocol_0/ft601_fifo_interface_0/actual_state[3] 708 88
set_location UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data[28] 920 127
set_location UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Complementary[0] 972 91
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 1481 151
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[4] 863 133
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[33] 1032 127
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[33] 914 99
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI2Q3C[0] 899 123
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[2] 818 100
set_location Controler_0/Communication_CMD_MUX_0/Communication_REQ_2 898 87
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[19] 1458 219
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[25] 882 124
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[28] 1069 132
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft5_0 1057 138
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[3] 1150 100
set_location Controler_0/Reset_Controler_0/un7_write_signal_0_a2 1102 96
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[4] 1042 127
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/rptr_gray_3[4] 2399 96
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[0] 744 159
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[5] 987 127
set_location Data_Block_0/Communication_Builder_0/next_state_1_sqmuxa_1 1179 165
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0] 949 115
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame_3_0_0_a6_16_11 1261 102
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[14] 1058 99
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[15] 1254 172
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[9] 865 82
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[14] 1005 123
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0] 1404 144
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[12] 1273 103
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[35] 1033 135
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNO[0] 953 144
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[25] 993 141
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/re_set 1328 139
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 1546 181
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[16] 1291 193
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[30] 1001 127
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[1] 1782 118
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5] 761 85
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[7] 920 117
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[11] 1033 108
set_location Controler_0/Reset_Controler_0/un20_write_signal_0_a2_0 1100 96
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[6] 1058 159
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[16] 1054 114
set_location Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[6] 1141 99
set_location Data_Block_0/Communication_Builder_0/op_ge.un1_fsm_timerlto7_4 1233 159
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[4] 849 97
set_location CFG0_GND_INST 983 102
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[0] 1359 169
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[5] 1033 79
set_location UART_Protocol_0/UART_RX_Protocol_0/nibbles_fault3_3 834 87
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 1935 151
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 1468 150
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[0] 858 130
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count[6] 2407 19
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xsample_counter/Xbin_counter/count_RNILDTP2[0] 2428 138
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNO 997 117
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[22] 901 84
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[22] 976 124
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6] 2422 88
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/update_dout 1029 150
set_location Controler_0/ADI_SPI_1/un1_tx_data_buffer[3] 1119 81
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F[28] 1079 141
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 1636 154
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[2] 867 124
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[12] 1051 103
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0] 1633 117
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 1005 88
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[1] 907 96
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[2] 1141 91
set_location Data_Block_0/Communication_Builder_0/next_state_cnst_i_a2[5] 1176 159
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[8] 1496 124
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 1563 145
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memraddr_r[6] 2396 91
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 1419 145
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 1299 115
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[13] 1068 103
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[6] 965 87
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[8] 825 88
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_5 943 84
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3_RX_rclkint 1750 121
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[18] 1099 88
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 1541 174
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0] 1318 142
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 1569 181
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[2] 1851 100
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[7] 1601 154
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[0] 1375 132
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r[7] 776 91
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[27] 1071 133
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[3] 952 109
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[2] 793 88
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg[11] 862 85
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 1566 181
set_location Controler_0/Reset_Controler_0/un17_write_signal_0_a2 1065 102
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 1632 117
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[9] 1842 100
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[11] 964 124
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[12] 1152 103
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[10] 1043 79
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 1651 153
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[4] 1061 151
set_location UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0_a2_0[0] 821 126
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[9] 1538 295
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[6] 1001 145
set_location UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data[22] 948 124
set_location Controler_0/ADI_SPI_1/addr_counter[6] 1159 79
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/un1_rqCode_nx11_0_a5_0_0 2415 75
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/almostfulli_2_sqmuxa_i_0 726 90
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5] 2453 100
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[2] 1066 103
set_location UART_Protocol_1/UART_TX_Protocol_0/counter_n4 968 141
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[1] 907 82
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[12] 1048 102
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[4] 1181 100
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[5] 820 82
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 1524 171
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[16] 1004 142
set_location Controler_0/Communication_ANW_MUX_0/state_reg_Z[1] 1065 112
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[39] 1007 124
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[15] 1050 139
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty 1321 142
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 1469 144
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[29] 972 150
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[6] 1820 127
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6] 957 82
set_location Controler_0/Answer_Encoder_0/state_reg_Z[0] 1044 100
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/REN_d1 924 109
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_OR2_RX_IDLE_1 2436 108
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[34] 2051 282
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 1344 136
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[5] 763 85
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[0] 1461 127
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[25] 1088 142
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11] 1345 138
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[7] 1123 84
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/re_set_RNO 1549 141
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid 859 118
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[11] 915 84
set_location Controler_0/ADI_SPI_1/divider_enable 1139 79
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_1/fsm_st_ns_0[3] 2457 108
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[3] 1052 115
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[3] 1818 100
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[12] 868 91
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4] 846 91
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[1] 1002 151
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[21] 893 96
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[26] 890 129
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 1322 136
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[6] 1128 100
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][10] 807 88
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Test_Generator_Enable_1_sqmuxa_0_a2_0_a2_1_a3_0_a3_0_a2 1214 99
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[2] 841 96
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[6] 982 76
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[21] 891 96
set_location Data_Block_0/Test_Generator_0/Test_Data_7[0] 1844 127
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 1026 118
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.4.un22_inputs 1046 75
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F_2[1] 1079 144
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[0] 882 87
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[4] 1222 175
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 1510 142
set_location Data_Block_0/Communication_Builder_0/next_state[10] 1207 159
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_val_buf 701 91
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5] 829 91
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[2] 1043 82
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xclk_ref_div/count_RNO[0] 2443 126
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[7] 752 159
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4[25] 1151 159
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 1786 100
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[4] 865 136
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 1313 115
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/Q[23] 1869 99
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[3] 736 88
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[14] 869 85
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[6] 1183 100
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4] 1374 133
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[10] 1050 105
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0[4] 1148 90
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[8] 922 124
set_location Data_Block_0/Communication_Builder_0/next_state[2] 1218 165
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[22] 929 85
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[9] 1486 145
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/REN_d1 2362 100
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[6] 1052 108
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[6] 1199 174
set_location Controler_0/SPI_LMX_0_0/spi_master_0/un1_receive_transmit_0_sqmuxa_0_0 1176 96
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[2] 891 118
set_location Data_Block_0/Test_Generator_0/Test_Data_2[3] 1800 124
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[6] 1493 124
set_location Data_Block_0/Test_Generator_0/Test_Data_5[4] 1249 115
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 1311 118
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 1640 154
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4] 1065 157
set_location Data_Block_0/FIFOs_Reader_0/event_ram_r_data_status 1257 174
set_location UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[5] 843 130
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[6] 1255 103
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 806 90
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/count[8] 2445 52
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[2] 941 151
set_location Controler_0/ADI_SPI_1/addr_counter[20] 1173 79
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[7] 1051 145
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[19] 251 234
set_location Controler_0/Communication_ANW_MUX_0/state_reg_RNO[0] 1062 111
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_RISING_COUNTER_RNO 1069 84
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[19] 1196 174
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m18 858 105
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[23] 1098 84
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11] 1520 150
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[24] 1260 210
set_location UART_Protocol_0/mko_0/counter[10] 778 127
set_location Controler_0/Command_Decoder_0/FaultCounter_Elapsed 1043 100
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[3] 1236 102
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0] 1466 150
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[26] 855 109
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0 1156 162
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xclk_ref_div/count_RNO[0] 2443 90
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 1640 118
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[1] 1486 124
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[9] 1197 106
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns[13] 840 84
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[3] 991 126
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/Q[2] 1860 99
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][9] 2439 97
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[10] 803 91
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_0[0] 2426 123
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/REN_d1_RNI8CAF 1212 156
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[11] 925 84
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[6] 1561 97
set_location Controler_0/Command_Decoder_0/counter[9] 1017 100
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_20_iv[31] 714 105
set_location Controler_0/Command_Decoder_0/decode_vector[5] 1079 88
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b[2] 804 85
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[20] 892 84
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray[4] 744 85
set_location Controler_0/Reset_Controler_0/read_data_frame[6] 1094 109
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[3] 1009 141
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[5] 1050 157
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[0] 918 102
set_location Controler_0/gpio_controler_0/Inputs_Last[5] 1047 85
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_5 862 117
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 1086 145
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_8 962 84
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 1983 151
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[13] 890 88
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[8] 1056 82
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[1] 1034 151
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[12] 855 133
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[31] 986 151
set_location UART_Protocol_0/mko_0/counter[14] 782 127
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/REN_d1_RNI04IB1 869 90
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[6] 1102 111
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][10] 1026 151
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 1315 118
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[3] 1180 100
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[9] 772 82
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[4] 1367 157
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[16] 1013 145
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 1629 114
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 1988 151
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[24] 894 88
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[1] 1370 132
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_1/fsm_st_ns_0[5] 2446 108
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0] 986 97
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[33] 1052 132
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F_2[26] 1090 141
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4] 773 91
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[1] 2400 99
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[40] 2186 201
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[7] 1263 124
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][8] 2442 97
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[3] 858 108
set_location Controler_0/ADI_SPI_0/counter[4] 1108 79
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4] 1062 157
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3] 1394 139
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[4] 1045 132
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[0] 949 109
set_location Controler_0/Command_Decoder_0/Has_Answer_2_0_0 1069 87
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11] 1478 153
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 1284 114
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xfreq_err_arb/error_nxt7_i_o2 2412 21
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[14] 1016 150
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[8] 991 141
set_location Controler_0/ADI_SPI_1/busy 1117 88
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[31] 1074 142
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[2] 1179 100
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 1319 136
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6] 1057 157
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf[27] 787 97
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_2/g_mode2.u_mstr/rqCode_nx_0_70_a2_0_o3 2408 105
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 1598 115
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_3_iv[31] 805 84
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[1] 2366 90
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[5] 1767 100
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[7] 966 76
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[18] 1187 169
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3] 2429 100
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[12] 916 99
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[54] 1305 156
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 1931 151
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[2] 1150 103
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[21] 958 124
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/RDATA_r[21] 1856 100
set_location UART_Protocol_1/mko_0/counter[13] 448 142
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[24] 900 81
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[22] 918 84
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[29] 887 85
set_location UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data[29] 919 127
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[1] 1057 76
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_27_iv[31] 763 81
set_location Controler_0/gpio_controler_0/Outputs_6_1_0[3] 1058 75
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][2] 723 88
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_0/fsm_st_ns_o3_0_a3_0_0[4] 2410 90
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[12] 1121 111
set_location UART_Protocol_0/mko_0/counter[22] 790 127
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/REN_d1 770 88
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[11] 867 130
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0] 1453 175
set_location Controler_0/Reset_Controler_0/un16_set_pulse_ext_cry_15_RNIH06E 1068 99
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[7] 899 115
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELNKTMR/puls_nx_2[7] 2445 114
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[24] 860 108
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0[1] 1174 87
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 2020 124
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 1475 151
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[9] 806 91
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[24] 886 132
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[12] 915 88
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm_RNIH7DT1[2] 2422 90
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0[5] 930 150
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[11] 826 82
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[21] 986 145
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/Q[38] 966 117
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[8] 1607 153
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[10] 1105 100
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/TRG_Unit_Detect_RNO 1773 123
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[7] 900 114
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[28] 913 88
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0] 1312 141
set_location Data_Block_0/Communication_Builder_0/next_state_cnst_0_a2[0] 1193 159
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[7] 1276 124
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[7] 969 150
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a2[1] 2454 45
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0[4] 961 144
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 1162 109
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[27] 888 136
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[1] 1777 97
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[10] 852 133
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_a4_0 720 90
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[1] 817 130
set_location UART_Protocol_1/UART_TX_Protocol_0/counter[3] 969 142
set_location UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Value[3] 973 97
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[22] 1078 136
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][8] 956 112
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[5] 929 82
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 1207 154
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[1] 1524 150
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[7] 877 85
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/re_pulse_d1 1880 100
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[0] 972 142
set_location Controler_0/Reset_Controler_0/CLEAR_PULSE_EXT_1_sqmuxa_i 1069 99
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[9] 1080 87
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data[10] 1065 154
set_location USB_3_Protocol_0/ft601_fifo_interface_0/actual_state[4] 697 91
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1 841 102
set_location UART_Protocol_0/UART_TX_Protocol_0/counter[0] 830 133
set_location Controler_0/Command_Decoder_0/counter[21] 1029 100
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[8] 1112 85
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 1211 154
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 1714 124
set_location Controler_0/Answer_Encoder_0/periph_data_i_0[12] 1137 102
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[12] 1148 159
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[2] 1055 127
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_1[0] 1221 99
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[5] 830 90
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_1 1031 117
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[3] 872 84
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[5] 1223 175
set_location USB_3_Protocol_0/ft601_fifo_interface_0/actual_state_RNO[11] 720 84
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[2] 1443 150
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4] 832 91
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2] 765 88
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft 1018 142
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][5] 751 85
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[0] 1088 84
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[7] 884 130
set_location Clock_Reset_0/Synchronizer_0_0_0/Chain[1] 2376 97
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 1551 144
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count_RNIIGA3[1] 2404 21
set_location Controler_0/Answer_Encoder_0/periph_data_i_a2[7] 1122 105
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[29] 879 85
set_location Controler_0/Reset_Controler_0/read_data_frame[13] 1098 109
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[2] 292 175
set_location Controler_0/ADI_SPI_0/state_reg[1] 1029 85
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[5] 1811 100
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[12] 994 142
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][0] 904 118
set_location USB_3_Protocol_0/ft601_fifo_interface_0/actual_state[10] 723 85
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_11_iv[31] 826 102
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[4] 1815 124
set_location UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_17_RNI9H0B 801 126
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 1634 154
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 1340 144
set_location UART_Protocol_0/mko_0/MKO_OUT 801 127
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_a6[1] 1757 99
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_3/g_mode2.u_mstr/rqCode_nx_0_70_a2_0_o3 2424 105
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[7] 885 124
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid_RNIAU6T1 834 96
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xfreq_err_arb/error_nxt7_i_a2 2455 114
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[7] 1071 73
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/wptr_bin_sync2[5] 2368 100
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/re_set 1550 145
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/RDATA_r[2] 1860 100
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[29] 878 84
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 998 115
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[4] 1276 193
set_location Data_Block_0/Test_Generator_0/Test_Data_4[7] 1480 124
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2[0] 720 88
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[8] 801 91
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 1571 174
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg[10] 831 127
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 1024 97
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rotator/count[0] 2436 88
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 1556 175
set_location Controler_0/ADI_SPI_1/addr_counter[12] 1165 79
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/REN_d1 1036 91
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[14] 871 130
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNIO78O 1036 90
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[7] 993 97
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[6] 884 133
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[8] 1259 102
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNO[5] 956 144
set_location USB_3_Protocol_0/ft601_fifo_interface_0/actual_state[8] 710 88
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[3] 844 106
set_location Controler_0/ADI_SPI_0/tx_data_buffer_0_sqmuxa_1_i_o2_RNIMAG01 1035 84
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[26] 1855 234
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6] 769 85
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNIVLVG[6] 1105 96
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_RISING 1044 82
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[5] 1126 100
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_25_iv[31] 811 84
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[37] 985 118
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty 860 118
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[2] 1251 181
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count[7] 2408 19
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][7] 801 85
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI1PJ51 1303 114
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 1060 109
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[0] 1211 202
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_6 1031 144
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[2] 980 145
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[13] 1070 102
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0] 1376 133
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[10] 1228 106
set_location Controler_0/ADI_SPI_1/addr_counter[7] 1160 79
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[9] 754 97
set_location Data_Block_0/Test_Generator_0/Test_Data_6[11] 1607 124
set_location Controler_0/ADI_SPI_0/addr_counter[27] 1012 82
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[7] 1766 100
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[10] 1178 160
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 1016 118
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/sample_0_a2 2447 90
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_9_0_a2[0] 936 78
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[30] 853 129
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[17] 1247 184
set_location Data_Block_0/Test_Generator_0/Test_Data_3[6] 1803 127
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2[8] 1046 144
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[10] 1262 124
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8] 1398 139
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/wptr_bin_sync2[8] 2375 100
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[3] 1047 105
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[16] 1180 172
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[14] 1040 79
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[8] 1280 193
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][3] 795 88
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_3/g_mode2.u_mstr/rqCode_nx_0_70_a2_0_a5 2418 105
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[29] 994 150
set_location Clock_Reset_0/AND2_0 51 96
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[6] 895 118
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.7.un37_inputs 1074 72
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[7] 1070 106
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 1776 99
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 782 87
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F[36] 1066 138
set_location Controler_0/ADI_SPI_1/data_counter[21] 1150 82
set_location UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Value[1] 836 88
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[12] 866 97
set_location UART_Protocol_1/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_22 466 141
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5] 1050 142
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/rptr_gray_3[6] 2398 96
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[6] 975 91
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[7] 1123 85
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[0] 1021 151
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[2] 939 82
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_7_RNO[0] 1199 96
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[7] 1077 73
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[9] 922 115
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_i_x2 1550 144
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6] 966 109
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[23] 945 87
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[8] 902 115
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 1510 141
set_location Controler_0/ADI_SPI_1/un1_tx_data_buffer_i_m2[1] 1116 81
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[8] 1141 235
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2[1] 1142 96
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 1213 154
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 1697 123
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[14] 1253 172
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[21] 629 315
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[22] 954 87
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F_2[0] 1075 144
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data[3] 1074 145
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[4] 931 96
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[10] 989 91
set_location Controler_0/Reset_Controler_0/SYS_Main_Reset_N 983 103
set_location UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Value[3] 835 88
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[11] 1260 181
set_location Controler_0/ADI_SPI_0/data_counter[0] 1009 88
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[7] 752 97
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[0] 940 151
set_location Controler_0/gpio_controler_0/read_data_frame_8[9] 1082 78
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a2[2] 2431 87
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/Q[26] 1871 99
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_3/fsm_st_ns_a3_0_a5[2] 2420 114
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[2] 882 115
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[2] 866 115
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[14] 865 130
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 1290 141
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5] 954 118
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[8] 1257 181
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F_2[23] 1081 141
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F[35] 1032 138
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[3] 818 82
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4] 1025 142
set_location Clock_Reset_0/PF_INIT_MONITOR_C0_0/PF_INIT_MONITOR_C0_0/I_INIT 508 2
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[1] 1483 174
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[0] 822 130
set_location Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[1] 1147 99
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[26] 855 108
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNO[3] 826 126
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[9] 1080 88
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[19] 1220 184
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3] 748 97
set_location UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_16 776 123
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[15] 1192 102
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[1] 862 136
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/Q[27] 1844 99
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 1713 124
set_location Controler_0/Command_Decoder_0/Has_Answer_2_0_0_a4 1069 90
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[11] 921 84
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_0 1070 108
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer_5_i_m3[0] 1161 90
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[1] 1041 126
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F_2[4] 1070 144
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 1560 175
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5] 1412 154
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[8] 1481 127
set_location UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto5 860 135
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[38] 947 88
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/un1_rqCode_nx11_0_a5_0_1 2431 75
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[9] 995 97
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[30] 1017 150
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r 814 88
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/un1_samples6_1_0 911 102
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[1] 1846 127
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[20] 1367 156
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_val_buf_b 711 88
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[6] 1032 81
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F_2[27] 1072 141
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[23] 1455 160
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[10] 1529 151
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 1321 136
set_location Controler_0/ADI_SPI_1/data_counter[30] 1159 82
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[13] 1079 73
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[8] 1836 100
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_AND2_FINE_LOCK_3 2431 114
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[34] 2003 282
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2[10] 739 91
set_location Data_Block_0/Communication_Builder_0/wait_next_state[5] 1221 160
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 1285 153
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/re_set_RNO 882 90
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_0/intg_st[1] 2402 79
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[7] 1087 84
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/rot_sh[4] 2452 46
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[17] 933 90
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8] 1392 139
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[2] 752 160
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[1] 907 81
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_0/fsm_st_ns_a3_0_a5[2] 2409 78
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2] 867 100
set_location Data_Block_0/Communication_Builder_0/un1_state_reg_3_0_I_1_RNO 1188 165
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[16] 1251 174
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[15] 939 96
set_location Controler_0/gpio_controler_0/Outputs[4] 1056 76
set_location Controler_0/ADI_SPI_0/tx_data_buffer[0] 1122 82
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[28] 986 142
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIEKJT[0] 959 117
set_location Clock_Reset_0/Synchronizer_0_0/Chain[1] 2412 97
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/o_lckfrc_st_RNO 2434 108
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_a3_0_a2[1] 817 129
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5] 846 124
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[3] 823 90
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[0] 856 99
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_AND2_RX_VAL_1 2421 105
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[24] 1063 90
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m70_0 1021 84
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[5] 975 151
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 1545 181
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[6] 930 106
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[7] 879 123
set_location Controler_0/ADI_SPI_0/ss_n 1030 82
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 1502 142
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i[2] 2439 45
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_2/rxidle_st[1] 2443 106
set_location Controler_0/ADI_SPI_1/addr_counter[16] 1169 79
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[3] 940 145
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/INVBLKY0[0] 1261 198
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[13] 911 82
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 2021 124
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[7] 1223 97
set_location Controler_0/ADI_SPI_0/tx_data_buffer[4] 1108 82
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2] 1071 151
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[11] 1809 124
set_location UART_Protocol_0/UART_TX_Protocol_0/Last_Byte 831 133
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[19] 1207 106
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/Q[34] 960 117
set_location Controler_0/ADI_SPI_1/op_eq.divider_enable38_5 1126 78
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[7] 800 91
set_location Controler_0/ADI_SPI_1/tx_data_buffer_0_sqmuxa_1_i_o2_RNIPTHI 1132 78
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[16] 1044 130
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2_2[13] 1118 105
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[10] 912 84
set_location Data_Block_0/Test_Generator_0/Test_Data_6[9] 1605 124
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[18] 903 91
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 1084 145
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[0] 858 129
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 1090 145
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[58] 1560 219
set_location UART_Protocol_0/UART_RX_Protocol_0/Diag_Valid_0_i_a2_7 843 84
set_location Controler_0/gpio_controler_0/Counter_RF_Input_Last 1064 82
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_i_0[1] 979 87
set_location Controler_0/Command_Decoder_0/FaultCounter_Reset_N_i_a2_0_a2_3 1045 90
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un17_read_signal_0_a2_2_a2_0_a3_0_a3_0_a3 1208 108
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][10] 2447 97
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0] 922 106
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10] 1452 150
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[20] 1347 105
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[6] 1478 127
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/o_lckfrc_st 2414 76
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[24] 948 84
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[2] 859 102
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 1063 109
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4] 893 124
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1] 880 115
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[32] 1007 127
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[39] 958 87
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rqCode_nx_0_70_a2_0_o3 2432 105
set_location UART_Protocol_1/mko_0/counter[2] 437 142
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_0_sqmuxa_0_a4 919 102
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 997 88
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_0[0] 2424 135
set_location Controler_0/gpio_controler_0/read_data_frame_8_3[12] 1080 78
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4[5] 1145 171
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_2/g_mode2.u_mstr/rmfsm[2] 2392 106
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[22] 1005 142
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[4] 884 84
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/Q[8] 918 123
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_2/cmb_lckfrc.un1_lckfrc_nx6_0_0 2436 105
set_location USB_3_Protocol_0/Synchronizer_0/Chain[0] 981 103
set_location Controler_0/ADI_SPI_0/addr_counter[8] 993 82
set_location Controler_0/Answer_Encoder_0/periph_data_i_a2_0[14] 1174 96
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[14] 884 91
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[16] 1097 85
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[17] 1194 174
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[13] 1039 105
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[6] 870 115
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[55] 1480 234
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[8] 1036 127
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_3/g_mode2.u_mstr/rx_ready_sync_RNIMBHG[1] 2432 111
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/TRG_Unit_Detect_RNO 1489 126
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[3] 848 97
set_location Data_Block_0/Communication_Builder_0/state_reg[10] 1207 160
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[2] 835 129
set_location Controler_0/ADI_SPI_0/data_counter[27] 1036 88
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[0] 901 118
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_2 908 102
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[11] 871 82
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[13] 1236 99
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[29] 1067 127
set_location Controler_0/gpio_controler_0/Outputs[14] 1078 76
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO_0[13] 852 84
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_2/sync_st[0] 2400 106
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[3] 2361 100
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[15] 1192 100
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_16 1042 87
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[5] 1469 172
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_3/g_mode2.u_mstr/rqCode_RNO[1] 2412 105
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO[11] 973 87
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[31] 1065 127
set_location Controler_0/ADI_SPI_1/data_counter[11] 1140 82
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/Q[16] 955 126
set_location Controler_0/ADI_SPI_1/un1_tx_data_buffer_i_m2[7] 1111 81
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[1] 817 100
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[2] 981 151
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 2004 126
set_location UART_Protocol_0/UART_TX_Protocol_0/counter[1] 836 133
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[2] 1218 97
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_6 1045 153
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/sample_0_a2 2409 21
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[2] 1453 153
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memraddr_r[7] 2397 91
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[24] 965 124
set_location Controler_0/Command_Decoder_0/cmd_data[22] 1074 97
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_1[20] 1141 234
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data[37] 1040 139
set_location Controler_0/ADI_SPI_1/divider_enable_RNI4BDG 1135 78
set_location Data_Block_0/FIFOs_Reader_0/state_reg_RNID0141[1] 1299 183
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[8] 753 97
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[8] 1839 100
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_3/sync_st[0] 2431 115
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[3] 1050 97
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[23] 1455 159
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[6] 1053 127
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[3] 1610 124
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[8] 901 115
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[7] 2421 88
set_location Controler_0/Answer_Encoder_0/state_reg_Z[3] 1048 100
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer[1] 1118 81
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 1203 154
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[30] 1037 127
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[7] 804 90
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 1059 109
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[7] 1162 97
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[32] 1063 127
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[26] 1045 111
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO 1628 156
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[49] 1489 141
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4] 964 109
set_location Data_Block_0/Communication_Builder_0/next_state_1_sqmuxa_1_RNID50A 1178 165
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[8] 932 100
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rotator/count[0] 2413 49
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_1_sqmuxa_i_0_0_a4_0_0_RNI9V3H1 700 90
set_location Controler_0/Reset_Controler_0/SET_PULSE_EXT 1071 100
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/REN_d1 869 91
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[50] 1068 132
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout 1550 180
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh[2] 2414 19
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/history[0] 2410 22
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[13] 908 81
set_location UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto20 847 81
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2_2[11] 1119 105
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_18 1245 99
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[6] 892 96
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[14] 1063 159
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 2015 124
set_location Controler_0/gpio_controler_0/Inputs_Last[2] 1039 82
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_2/g_mode2.u_mstr/rmfsm_ns_0_0[0] 2399 105
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 1354 135
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2_0_2[4] 1131 99
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[9] 1030 142
set_location Controler_0/gpio_controler_0/Inputs_Last[4] 1055 76
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[30] 996 142
set_location ARBITER_INST/CORELNKARBMUX_0/grant_st[0] 2415 103
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0_o2[4] 1044 90
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 992 115
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[21] 868 124
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[10] 946 109
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[13] 1247 100
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB0 586 286
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[3] 900 111
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3] 1346 139
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[26] 887 136
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[23] 944 91
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1[1] 813 85
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[11] 761 91
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[8] 1084 76
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer_0_sqmuxa_i_0_RNIKHI31 1137 96
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 1318 118
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/history[0] 2439 91
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 1561 180
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/INVBLKY0[0] 1360 168
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b[30] 785 97
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[24] 993 151
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[4] 1277 181
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[9] 1461 160
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[11] 1905 127
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[11] 1348 139
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[18] 862 132
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[8] 1215 102
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10 794 96
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[1] 1330 138
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[4] 1121 85
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[7] 968 87
set_location Data_Block_0/Communication_Builder_0/next_state[0] 1194 159
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[12] 978 141
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_LANE3_SD_DFN1 2424 115
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 1554 175
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0[5] 1146 90
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[37] 907 84
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[1] 1119 85
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[4] 1052 82
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[35] 985 124
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[11] 1127 103
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[16] 1054 115
set_location UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data[26] 956 124
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[38] 986 117
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[2] 1265 199
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[22] 1181 91
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][9] 911 115
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0_RX_rclkint 1750 94
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[29] 1123 112
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm_ns_0[1] 2427 102
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector[2] 884 88
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[9] 802 91
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.rptr_gray[2] 2395 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 1621 154
set_location Controler_0/Answer_Encoder_0/periph_data_0[4] 1123 90
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid_RNITR0J1 833 96
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[21] 870 127
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[10] 1073 106
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_2 992 87
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[3] 1816 100
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[24] 839 82
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[16] 960 96
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][10] 933 109
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rmfsm[2] 2428 76
set_location UART_Protocol_0/UART_RX_Protocol_0/Diag_Valid_0_i_a2_4 848 84
set_location UART_Protocol_1/Communication_TX_Arbiter_0/Communication_Data_Full_0 1084 153
set_location Controler_0/Command_Decoder_0/LMX1SPI_enable_cmd_i_i_a2 1098 87
set_location UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[2] 848 129
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0 1063 138
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0] 878 115
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[3] 1069 102
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[50] 550 69
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_cnt.xmit_bit_sel_3_a3_0_a2[0] 833 129
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[4] 1050 115
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[37] 1091 91
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[17] 1253 174
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[6] 956 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0] 1968 150
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[37] 1054 112
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2[1] 2430 99
set_location Controler_0/REGISTERS_0/state_reg_RNO[2] 1112 81
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 1302 154
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 1061 136
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_5[2] 1245 102
set_location Controler_0/gpio_controler_0/state_reg_ns_i_0[0] 1113 87
set_location Data_Block_0/Test_Generator_0/Test_Data_2[9] 1806 124
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid_RNIGT8P1 942 84
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[7] 670 144
set_location Data_Block_0/FIFOs_Reader_0/state_reg_rep[2] 1257 187
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_2[0] 1220 99
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 1021 118
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_3/rxidle_st[0] 2430 115
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[3] 1201 201
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[30] 861 130
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[7] 1244 109
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[5] 836 130
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3] 1012 91
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 1435 151
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[14] 1191 100
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6] 1382 156
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[22] 1199 100
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/Q[28] 920 126
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2] 920 106
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_CH_FA_DATA_2_sqmuxa_0_0_o2_1_o2_1_o2_1_o4 727 84
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un5_read_signal_0_a2_0_a2_0_a2_0_a2_0_a2 1209 108
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_2/g_mode2.u_mstr/rqCode_RNO[1] 2401 105
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[0] 1033 127
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[9] 1066 151
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[9] 890 127
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/fine_lock_RNO 2455 51
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[7] 935 91
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[9] 898 124
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid_RNIJB1H 1630 156
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/REN_d1 1006 151
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_11_0_a2[1] 722 87
set_location UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0_o2[1] 952 150
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 1431 151
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[14] 999 142
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[28] 762 91
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5] 1479 154
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3] 1515 145
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 1106 151
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 1603 114
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_0/fsm_st_ns_o3_0_o3[0] 2423 78
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[6] 944 117
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Counter.un11_enable_acquisition_0_a2_0_o2 1267 102
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[13] 828 82
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[22] 914 84
set_location Data_Block_0/Test_Generator_0/Test_Data_6[8] 1604 124
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.10.un132_inputs 1082 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty 1555 181
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_0/fsm_st_RNI8IS81[5] 2422 78
set_location Controler_0/Answer_Encoder_0/periph_data_1_i_m2[3] 1137 90
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[4] 1116 85
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[37] 937 87
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_cnt.xmit_bit_sel_3_i_0_o2[3] 836 129
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[13] 1201 106
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[9] 824 82
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[9] 1056 145
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_6 887 117
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/Q[19] 1849 99
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[37] 937 88
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[1] 1264 102
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_nRD 728 85
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xsample_counter/Xbin_counter/count_RNIHQTG2[1] 2425 138
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[16] 1003 144
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 2012 124
set_location Controler_0/gpio_controler_0/Inputs_Last[3] 1052 76
set_location Controler_0/SPI_LMX_0/SPI_interface_0/busy 1123 88
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 1317 118
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[15] 1050 108
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[31] 968 151
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_6 913 108
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid 939 85
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[34] 1066 114
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[8] 1480 175
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 1540 174
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 1418 151
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[33] 918 88
set_location Controler_0/ADI_SPI_0/data_counter[17] 1026 88
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[1] 950 109
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_1/intg_st[5] 2454 109
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[41] 1907 228
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[9] 1615 124
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10] 1527 151
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[4] 868 115
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid 1621 157
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 1605 114
set_location Data_Block_0/Communication_Builder_0/next_state_0_sqmuxa_1 1177 165
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 1065 109
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[12] 1105 105
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_RNO[0] 755 87
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[11] 1459 160
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[18] 1167 91
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[1] 1330 139
set_location Controler_0/Communication_ANW_MUX_0/Communication_vote_vector[2] 1057 115
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK_1_sqmuxa_0_a2 1046 81
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7] 1578 157
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/almostfulli_2_sqmuxa_i_a4 1051 153
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[5] 896 114
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_10_0_a2[2] 794 87
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_3_sqmuxa 1052 102
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm[3] 2421 82
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10] 1488 151
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[8] 979 84
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[4] 1032 102
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[5] 1100 112
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[11] 1274 199
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1] 1362 171
set_location Controler_0/SPI_LMX_0/spi_master_0/state_RNO[1] 1159 90
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[0] 1138 100
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Test_Generator_Enable 1207 97
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[29] 974 145
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[1] 1463 154
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[17] 1705 15
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[4] 852 108
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[15] 1278 102
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[23] 2335 282
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[20] 979 124
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0] 769 91
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 1206 154
set_location Data_Block_0/Communication_Builder_0/next_state[12] 1195 165
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[8] 941 97
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_i_a4[1] 860 84
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9] 1393 139
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[21] 889 91
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[21] 1100 85
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7] 1458 157
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/sample_0_a2 2426 138
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4] 749 97
set_location Controler_0/gpio_controler_0/read_data_frame_8_4[15] 1091 78
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6] 1466 175
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_LANE1_SD_SLE_DEBUG 2447 115
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[5] 1254 181
set_location UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto13 824 84
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[8] 968 90
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 1138 106
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_1_0_a2[0] 938 102
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/REN_d1 999 118
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[23] 896 126
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 1642 118
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[29] 844 82
set_location UART_Protocol_1/UART_TX_Protocol_0/counter[4] 968 142
set_location Controler_0/ADI_SPI_1/un1_state_reg_6_i_a2 1139 75
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[37] 962 118
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[18] 903 90
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[3] 1197 103
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1] 764 88
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 1986 151
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[3] 798 88
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[5] 930 151
set_location UART_Protocol_1/mko_0/counter[0] 435 142
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xfreq_err_arb/error_nxt7_i_a2 2432 90
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 1639 118
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RE_d1 986 124
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 1333 135
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[3] 1167 172
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[18] 1188 174
set_location UART_Protocol_1/UART_RX_Protocol_0/ETX_Detect_0_sqmuxa_0_a2 961 87
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[31] 846 82
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6] 1345 157
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[3] 1202 202
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F[37] 1040 138
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rot_Sync/syncOutput[1] 2421 22
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[36] 913 100
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 1515 139
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[8] 904 99
set_location Controler_0/Answer_Encoder_0/periph_data_i_a2_0[13] 1172 96
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[1] 979 117
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[5] 1063 156
set_location Controler_0/ADI_SPI_1/op_eq.divider_enable38_4 1131 78
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2] 825 91
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1[4] 759 82
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[36] 911 91
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 1505 142
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[6] 1519 150
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_0/fsm_st_ns_o3_0_o5[4] 2400 90
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[29] 997 123
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[11] 1039 129
set_location Controler_0/Reset_Controler_0/read_data_frame_6[10] 1108 102
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/TRG_Unit_Detect_RNO 1680 114
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[7] 980 85
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_27_iv_0[31] 765 81
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2[4] 734 91
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[31] 898 106
set_location UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[7] 842 129
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[29] 997 124
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[10] 1226 97
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[6] 1123 100
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[12] 721 91
set_location Controler_0/ADI_SPI_0/data_counter[5] 1014 88
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[6] 1051 142
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer_RNO[0] 1154 90
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[3] 1219 97
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_1/rxidle_st_RNI0BD61[1] 2439 78
set_location Data_Block_0/FIFOs_Reader_0/state_reg[4] 1212 175
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5] 1461 175
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[8] 1076 154
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[10] 854 132
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[0] 1044 114
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_ns_i_a2_0_a2_0_a2_0_a2_0_a2_0_a2[5] 1111 90
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_0/fsm_st_ns_0[1] 2421 78
set_location Data_Block_0/Communication_Builder_0/next_state_cnst_i_a2_1[1] 1189 159
set_location UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data[25] 949 124
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi 1549 174
set_location Controler_0/ADI_SPI_1/state_reg_RNIH34I[4] 1116 87
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 1341 144
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[13] 1251 102
set_location Controler_0/gpio_controler_0/un7_read_signal_0_a2 1079 84
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 1788 100
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[4] 808 88
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 1210 154
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6] 955 118
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[22] 1062 114
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[10] 947 145
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm_ns_0_0[0] 2412 81
set_location UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Value[0] 983 97
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[6] 892 130
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[10] 1043 145
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5] 953 82
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 1081 144
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[20] 864 81
set_location Controler_0/ADI_SPI_1/rx_data_buffer[5] 1139 88
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rotator/count_RNO[0] 2413 48
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1_RX_rclkint 1750 40
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F[34] 1034 138
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 1933 151
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 1629 156
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[4] 895 115
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[24] 894 90
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 1540 181
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rqCode_nx_0_70_a2_0_o3 2417 84
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[9] 1004 145
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[25] 989 142
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 1336 144
set_location Controler_0/Answer_Encoder_0/periph_data_1_i_m2[0] 1134 90
set_location UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Value[0] 980 97
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[9] 906 115
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2] 1455 157
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[24] 887 132
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[3] 1058 76
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 1930 151
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/wptr_gray_3[1] 2444 99
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_16 1163 81
set_location Controler_0/Communication_CMD_MUX_0/state_reg_ns_0_a2[0] 991 87
set_location Controler_0/ADI_SPI_1/counter_3[0] 1137 78
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[6] 1036 81
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 1023 97
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[28] 1006 91
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[9] 984 85
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/INVBLKY1[0] 1291 192
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[6] 1238 174
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[29] 880 96
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 1216 154
set_location Controler_0/Reset_Controler_0/CLEAR_PULSE_INT 1061 106
set_location UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_1 967 90
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[13] 908 82
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_m2_2[1] 2422 21
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[13] 993 123
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6] 1067 157
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xfreq_err_arb/error 2434 91
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 1067 109
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[34] 852 88
set_location UART_Protocol_1/Communication_TX_Arbiter_0/state_reg[4] 1081 154
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[22] 272 117
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[0] 860 124
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 1653 154
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_2/g_mode2.u_mstr/rqCode[1] 2413 106
set_location Controler_0/Command_Decoder_0/decode_vector[3] 1096 88
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[34] 860 87
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[9] 1272 181
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/rot_sh[4] 2440 124
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[10] 1459 153
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[1] 2256 90
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[6] 1046 108
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_val_fifo 707 91
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2] 1526 151
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rqCode[1] 2412 91
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[27] 882 100
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_21 1231 99
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[0] 1177 100
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[28] 1216 106
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 1461 145
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[1] 1357 169
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2] 923 106
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[26] 894 130
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_2/g_mode2.u_mstr/un1_rqCode_nx11_0_1 2388 105
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xfreq_err_arb/error_RNO 2458 45
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[20] 973 141
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[13] 1111 85
set_location Controler_0/Command_Decoder_0/counter[30] 1038 100
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8] 1389 157
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 1985 151
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[21] 979 145
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 1987 151
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[6] 847 124
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[9] 1599 145
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 1321 115
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[8] 1259 103
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[9] 1225 97
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[15] 883 123
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[12] 1284 193
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[8] 1029 142
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_23 1149 78
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[24] 891 129
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[19] 852 130
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 1549 175
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[2] 875 97
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[21] 1043 136
set_location Clock_Reset_0/Synchronizer_0_0/Chain[0] 2417 97
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_0/fsm_st_ns_o3_0_o5[0] 2408 90
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[12] 949 145
set_location Controler_0/gpio_controler_0/read_data_frame[1] 1073 82
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_int 854 103
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[27] 1015 141
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[14] 869 87
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r 988 88
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[4] 866 124
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[6] 1396 189
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[2] 1220 175
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_1/fsm_st_ns_a3_0_a5[2] 2459 108
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[34] 2046 282
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[14] 1054 108
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[12] 992 141
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[7] 1051 144
set_location UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto5_3 818 84
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0[6] 952 144
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7] 1578 156
set_location UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_14 771 123
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO 1555 180
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/Q[31] 918 126
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[10] 1033 76
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto7_5 1054 135
set_location UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Value[2] 978 97
set_location Controler_0/ADI_SPI_0/rx_data_buffer[0] 1125 91
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 1134 106
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[8] 961 76
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 1325 136
set_location Data_Block_0/Test_Generator_0/Test_Data_5[5] 1250 115
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/Q[9] 912 123
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[0] 769 82
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 1088 145
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_m2_0_3 2389 96
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6] 2450 100
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[6] 1054 82
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[14] 1274 102
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[9] 1035 127
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm[4] 2413 85
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 1205 154
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/history[1] 2408 22
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 1340 145
set_location Controler_0/Reset_Controler_0/read_data_frame[14] 1105 103
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[3] 945 150
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[8] 1607 154
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[11] 1058 72
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/Q[24] 954 123
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/rot_sh[2] 2450 46
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_3/fsm_st_ns_o3_0_a3_0_0[4] 2424 114
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[37] 1974 336
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[7] 1263 102
set_location Controler_0/Answer_Encoder_0/periph_data_0[3] 1136 90
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[20] 888 88
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[39] 635 255
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[2] 879 96
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[2] 934 151
set_location Controler_0/ADI_SPI_0/rx_data_buffer[4] 1127 91
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[2] 900 106
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[23] 880 90
set_location Controler_0/Command_Decoder_0/Has_Answer_ret_RNO 1047 87
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0] 1591 156
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[11] 1058 79
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[6] 1781 118
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[26] 1067 91
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[9] 1151 106
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[7] 1076 73
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[13] 1182 169
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 990 115
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/Q[7] 1855 99
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[13] 846 127
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[36] 1078 96
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/history[1] 2446 91
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 1614 115
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m74_i_o2 1020 84
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO_1 1158 105
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[6] 1057 156
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[10] 923 124
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1] 1341 139
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[7] 1282 181
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[0] 816 91
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 1537 181
set_location Controler_0/gpio_controler_0/read_data_frame[14] 1102 79
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[9] 1760 103
set_location UART_Protocol_0/mko_0/counter[17] 785 127
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt_1_sqmuxa_0_a4 856 105
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[48] 76 234
set_location Controler_0/gpio_controler_0/Outputs_6[3] 1060 75
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[5] 974 151
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[2] 962 79
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 2014 124
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F[31] 1076 141
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNIOJND[12] 798 126
set_location Controler_0/Answer_Encoder_0/state_reg_ns_a2_0_a2[3] 1047 99
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[6] 1467 174
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[21] 948 97
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data[11] 1039 142
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[10] 907 112
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7] 1399 139
set_location Controler_0/ADI_SPI_0/addr_counter[6] 991 82
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[10] 1231 103
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid 1429 145
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 1305 154
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[10] 1604 154
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[10] 990 151
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/stop_strobe 910 103
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[13] 988 151
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][3] 728 88
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[1] 1044 75
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un17_read_signal_0_a2_2_a2_0_a3_0_a3_0_a2_0 1206 108
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[22] 1210 106
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1] 1478 144
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[5] 1379 133
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[16] 951 88
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/re_set 923 109
set_location Data_Block_0/Communication_Builder_0/op_ge.un1_fsm_timerlto7_3 1234 159
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count_RNI173B[0] 2401 21
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[0] 1845 127
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_RNO[3] 935 150
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/wptr_bin_sync2[9] 2374 100
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[14] 1045 139
set_location Data_Block_0/FIFOs_Reader_0/Event_In_Process 1251 187
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[2] 1217 174
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[10] 1187 100
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[8] 897 124
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIEVHS[0] 1043 96
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[3] 960 87
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO[8] 853 84
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[7] 955 91
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[10] 1261 124
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[10] 926 109
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0] 1920 150
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a3[2] 2424 123
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[14] 971 127
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0] 759 88
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[17] 1788 33
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 1060 130
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[6] 893 90
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[3] 947 151
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[23] 972 118
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_int_1_sqmuxa_i_1 902 105
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh[2] 2426 91
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[8] 891 100
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0] 2005 126
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[7] 948 91
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[4] 883 85
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count_RNIMQDI[2] 2436 90
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_0_RNO[0] 1207 96
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10] 1458 175
set_location Controler_0/Reset_Controler_0/un8_write_signal_0_a2 1055 102
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[8] 991 142
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[6] 1119 112
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0_a2[7] 1055 87
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[30] 1051 139
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[5] 1050 156
set_location Controler_0/ADI_SPI_0/data_counter[24] 1033 88
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[25] 878 126
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[39] 927 88
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrst_Sync_clk_in/syncOutput[0] 2413 118
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[4] 1070 145
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[34] 990 117
set_location Controler_0/ADI_SPI_1/addr_counter[5] 1158 79
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1 581 148
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[4] 1906 127
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[3] 1283 187
set_location Data_Block_0/Communication_Builder_0/event_ram_r_data_status 1244 174
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/re_set 865 91
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[9] 917 124
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3] 1452 156
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2[1] 877 114
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[18] 966 126
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_0/fsm_st_ns_0[3] 2386 90
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[8] 1608 124
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 1680 127
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[13] 875 127
set_location UART_Protocol_1/mko_0/counter[21] 456 142
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6] 1460 157
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[10] 743 88
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[7] 2442 96
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_2/g_mode2.u_mstr/o_lckfrc_st 2405 106
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data[18] 1067 145
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[4] 825 127
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[8] 1247 172
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5] 1580 157
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i[2] 2427 123
set_location Controler_0/ADI_SPI_1/counter[2] 1118 79
set_location Data_Block_0/Communication_Builder_0/next_state[8] 1211 159
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1] 746 97
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_29_iv_0[31] 766 81
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[26] 883 87
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[36] 901 90
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 852 117
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[7] 663 253
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[24] 886 133
set_location UART_Protocol_1/UART_RX_Protocol_0/Other_Detect_RNO 963 87
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx 927 151
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[12] 921 99
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[15] 1170 91
set_location Controler_0/Reset_Controler_0/read_data_frame[9] 1083 103
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf[17] 852 82
set_location Data_Block_0/Test_Generator_0/Test_Data_4[11] 1484 124
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer_RNO[1] 1152 90
set_location Controler_0/ADI_SPI_1/sdio_cl 1150 79
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft 879 115
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid_RNI93J01 1437 144
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 946 84
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[9] 970 76
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[2] 1628 187
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count_RNIS868[4] 2459 90
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5] 1351 138
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[39] 931 88
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4] 1485 175
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4] 1060 157
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[5] 1050 127
set_location Controler_0/gpio_controler_0/Outputs_6_1_0[4] 1065 75
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[19] 1051 133
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2] 951 115
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/un1_rqCode_nx11_0_a5_0_0 2422 81
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/RDATA_r4 2352 99
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[30] 903 87
set_location Controler_0/SPI_LMX_0/spi_master_0/state_RNO[0] 1160 90
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[6] 1220 181
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 1183 151
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RE_d1 1065 130
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 1618 115
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_0/sync_st[1] 2402 91
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F[10] 1065 153
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[9] 958 112
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a3[2] 2420 21
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[3] 816 130
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[0] 1522 145
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[10] 1401 132
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg[12] 857 85
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[0] 1173 88
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[16] 973 127
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/fine_lock_combo.un1_lock_event5_0_a2 2432 138
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[10] 2261 282
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg[11] 960 145
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[3] 2352 100
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0] 842 91
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 1677 127
set_location Controler_0/gpio_controler_0/Outputs_6[15] 1057 78
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[7] 1028 142
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 938 84
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[16] 867 97
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[4] 1243 172
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8] 1389 156
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[1] 909 81
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_4_iv_0[31] 860 81
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[22] 885 91
set_location UART_Protocol_0/mko_0/counter[3] 771 127
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg[3] 955 145
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][1] 947 103
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[9] 1933 336
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[7] 1395 190
set_location Clock_Reset_0/Synchronizer_0/Chain_RNI23CB[1] 1153 162
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_13_iv_0[31] 858 81
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[6] 1837 100
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7] 1513 150
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[7] 822 82
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 1062 136
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[0] 820 105
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[10] 1043 78
set_location Data_Block_0/Test_Generator_0/Test_Data_3[8] 1805 127
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[0] 982 91
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[12] 1073 76
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 1060 136
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 1135 106
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rqCode[0] 2422 106
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[3] 1263 112
set_location Controler_0/ADI_SPI_0/addr_counter[15] 1000 82
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[0] 903 106
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F_2[5] 1071 144
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[14] 1197 174
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[10] 1208 201
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.15.un77_inputs 1085 72
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[36] 797 45
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1] 1340 138
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/rptr_bin_sync2[7] 2407 97
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[6] 662 253
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 1343 144
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_11_0_a6 1267 111
set_location USB_3_Protocol_0/ft601_fifo_interface_0/actual_state_ns_i_0_0_0_o2_0[0] 721 84
set_location UART_Protocol_1/UART_TX_Protocol_0/counter_n3 969 141
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[25] 1058 127
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[0] 974 79
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/REN_d1 1460 154
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3] 1386 157
set_location USB_3_Protocol_0/ft601_fifo_interface_0/actual_state_ns_a4_0_a2_0_a2_0_a2_0_a4[2] 729 84
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[15] 985 144
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[6] 1255 181
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[24] 899 130
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[2] 817 82
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[2] 1498 151
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[10] 1043 133
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data[12] 1052 154
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[10] 1768 100
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][5] 782 91
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 1313 118
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_5[0] 1224 105
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_8_0_a2[4] 980 75
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.afull_r_RNO 1196 150
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[25] 894 82
set_location Controler_0/ADI_SPI_0/divider_enable_RNI2FLL 1038 84
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[3] 875 85
set_location UART_Protocol_1/Communication_TX_Arbiter_0/state_reg[3] 1089 154
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5] 1461 174
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[7] 1042 78
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[34] 1043 139
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[15] 1085 88
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6] 836 91
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[9] 771 82
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2[2] 882 114
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[14] 869 88
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[3] 1237 282
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[2] 1393 132
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[6] 867 136
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/re_pulse 879 90
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[0] 1208 202
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[19] 955 84
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[15] 903 99
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 1546 174
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[1] 1279 180
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10] 1365 118
set_location Controler_0/gpio_controler_0/Outputs_6[1] 1061 75
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[25] 902 96
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[2] 1045 127
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_3/g_mode2.u_mstr/rmfsm_ns_0_x2[0] 2434 111
set_location UART_Protocol_1/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_17 461 141
set_location UART_Protocol_0/mko_0/counter[16] 784 127
set_location Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT 1155 162
set_location UART_Protocol_0/UART_TX_Protocol_0/op_ge.un9_generate_byte_enablelto4_0 829 132
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle 1435 144
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[6] 1329 138
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rqCode_RNO[1] 2415 105
set_location Controler_0/SPI_LMX_0/spi_master_0/mosi_1_sqmuxa_i_o3_0_a2 1159 87
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[1] 840 97
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1] 1483 175
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 1039 97
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[3] 912 90
set_location Controler_0/SPI_LMX_0/spi_master_0/mosi_cl 1143 88
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[19] 890 84
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[12] 867 127
set_location Controler_0/Answer_Encoder_0/periph_data_2[7] 1162 102
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a2[1] 2442 135
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm_ns_0[1] 2414 81
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift_RNO[7] 848 99
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[9] 1083 73
set_location Controler_0/ADI_SPI_1/un1_tx_data_buffer[0] 1117 81
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[0] 799 88
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[29] 903 96
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[13] 1252 172
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_3_sqmuxa 1059 102
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[48] 1270 156
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[7] 896 124
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[18] 1168 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8] 1579 157
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[4] 1267 157
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3] 1452 157
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[3] 1448 201
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[7] 778 88
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[3] 1036 145
set_location Controler_0/Command_Decoder_0/counter[8] 1016 100
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[8] 1041 78
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid_RNIMUNR 856 117
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[3] 837 130
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6] 1476 144
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[31] 889 126
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[51] 1022 363
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_11_0_a6_1 1271 111
set_location Data_Block_0/Communication_Builder_0/Status_Event_WriteDone 1244 175
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrot_sh_ctr/rot_sh[4] 2452 115
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data[27] 1073 142
set_location Controler_0/ADI_SPI_0/data_counter[14] 1023 88
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_1 906 102
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2_2[12] 1133 102
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 1520 142
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[13] 1068 102
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/rptr_bin_sync2[4] 2419 97
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[32] 1081 96
set_location Data_Block_0/Test_Generator_0/Test_Data_3[4] 1801 127
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[6] 1205 102
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 1624 156
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[3] 1124 100
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[28] 976 141
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7] 1465 175
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rx_ready_sync[0] 2420 85
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2[8] 919 117
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[19] 889 84
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[7] 1678 124
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 1042 97
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[0] 1045 84
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[17] 976 127
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2[1] 817 90
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[0] 1839 127
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[1] 943 78
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrst_Sync_clk_ref/syncOutput[0] 2401 22
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[3] 1173 175
set_location Controler_0/ADI_SPI_0/rx_data_frame[2] 1118 91
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a2_2[0] 2425 87
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[9] 1173 91
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 1013 118
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[13] 1249 174
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 1539 181
set_location Controler_0/gpio_controler_0/state_reg_ns_a2_0_a2[4] 1109 87
set_location Data_Block_0/Test_Generator_0/Test_Data_5[10] 1255 115
set_location Data_Block_0/Communication_Builder_0/next_state_cnst_0_a2[10] 1204 159
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[22] 913 85
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[1] 1048 76
set_location Controler_0/ADI_SPI_1/counter[6] 1122 79
set_location Controler_0/Reset_Controler_0/read_data_frame_6[5] 1099 102
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[22] 1016 139
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 1787 100
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[16] 1068 96
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_i_x2 1334 135
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[5] 960 108
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 1675 127
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[5] 1182 100
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[7] 1073 73
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[2] 1279 181
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xfreq_err_arb/error_nxt7_i_o2 2432 135
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[28] 856 126
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[0] 1145 100
set_location Data_Block_0/Test_Generator_0/Test_Data_7[10] 1486 115
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2[5] 781 90
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[11] 867 82
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNI5HRP[10] 978 144
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_3/g_mode2.u_mstr/rmfsm_ns_0_0[0] 2425 111
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b[24] 860 82
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[10] 852 126
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[34] 920 88
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[11] 1014 150
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 1057 109
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[5] 1146 159
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[0] 1066 198
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[7] 946 151
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[11] 1064 73
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[49] 1638 36
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[16] 864 130
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[6] 897 97
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[6] 1169 174
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto17 1015 96
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state[0] 860 106
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[28] 1124 160
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_ns_0_0_0_a3_0_0[0] 1107 90
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 1612 115
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[13] 888 84
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[22] 1091 142
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 1017 117
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rx_ready_sync[1] 2430 109
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[17] 767 91
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 1004 88
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_3/intg_st[4] 2417 115
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[15] 1234 100
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count_RNIVQV9[2] 2407 21
set_location Controler_0/Communication_ANW_MUX_0/DEST_3_Fifo_Write_Enable 1067 111
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_RNILSU9[0] 913 102
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[23] 930 90
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b[26] 719 106
set_location Controler_0/gpio_controler_0/read_data_frame_8_0[13] 1078 78
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[26] 898 130
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[13] 902 81
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[8] 1208 181
set_location UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Complementary[0] 851 88
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[2] 980 151
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4] 1497 151
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[33] 1052 133
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[12] 853 106
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[1] 1041 127
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[11] 1475 175
set_location Controler_0/ADI_SPI_0/data_counter[28] 1037 88
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[16] 853 97
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[7] 872 100
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[2] 735 88
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[10] 1260 124
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 918 108
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[5] 847 130
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[31] 979 150
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[30] 902 88
set_location Controler_0/ADI_SPI_0/addr_counter[7] 992 82
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[3] 964 85
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[7] 808 91
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg[1] 962 145
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 1418 145
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_0_x2 1545 174
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[11] 816 106
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid 836 97
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIA09I1[4] 1019 90
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[54] 361 279
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[48] 191 234
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[0] 902 117
set_location UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Value[1] 974 97
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[35] 909 97
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_last[0] 2415 22
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_0/intg_st[1] 2378 91
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 1467 145
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[1] 1476 115
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 1984 151
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer_5_i_o2[1] 1155 90
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[3] 944 103
set_location UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data[3] 926 127
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[15] 1012 144
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2] 2427 100
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[13] 893 84
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[13] 1055 139
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data[19] 1060 145
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[9] 968 76
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[11] 1078 102
set_location Controler_0/gpio_controler_0/read_data_frame[10] 1095 79
set_location Controler_0/ADI_SPI_1/state_reg[2] 1129 76
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[27] 1012 142
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_1 0 376
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[27] 1005 127
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[7] 1076 72
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO 1323 117
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[4] 1099 100
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xclk_in_rot_Sync/syncOutput[1] 2454 118
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2] 1360 118
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_2/g_mode2.u_mstr/rmfsm[0] 2390 106
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1] 1484 175
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 1027 150
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[5] 1268 199
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[30] 1207 100
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[9] 874 100
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 1524 142
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[0] 815 87
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[6] 956 96
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0] 885 115
set_location Controler_0/Reset_Controler_0/EXT_LMX1_Reset_N 1038 105
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[37] 857 96
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[11] 1481 142
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 1606 115
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[9] 1321 139
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[19] 1254 174
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[7] 1041 108
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 939 84
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[8] 988 91
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/RDATA_r[11] 1866 100
set_location Controler_0/Answer_Encoder_0/state_reg_ns_a2_0_a2[1] 1048 99
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_actual_state_17_0_0_0 717 90
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8] 1514 145
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[6] 1224 175
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[20] 1399 63
set_location Data_Block_0/Communication_Builder_0/un1_state_reg_3_0_I_27_RNO 1208 159
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_2 984 87
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[16] 1234 175
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[17] 956 90
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2] 1584 157
set_location UART_Protocol_1/Communication_TX_Arbiter_0/state_reg[2] 1090 154
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg[7] 965 88
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[8] 858 124
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[1] 1121 82
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[25] 880 126
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_2/fsm_st_ns_o3_0_a3_0_0[4] 2437 105
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m72_0_a2_0 1135 75
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[8] 1224 97
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Enable_4 1219 99
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_2[23] 1452 159
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_1/fsm_st_ns_0[1] 2440 108
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto17_2 1013 96
set_location Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[20] 1098 96
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[14] 1243 99
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i[2] 2454 117
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][2] 794 88
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 1347 118
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_22_iv[31] 827 102
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[27] 861 85
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_10_0_a2[2] 2407 99
set_location UART_Protocol_1/mko_0/counter[23] 458 142
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[1] 1481 175
set_location Controler_0/gpio_controler_0/Outputs_6[11] 1064 78
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_1_0_a2[0] 720 87
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_2/g_mode2.u_mstr/rmfsm[1] 2393 106
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/rot_sh[2] 2438 124
set_location UART_Protocol_1/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_1 445 144
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg[0] 963 91
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4] 1455 151
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[7] 1148 106
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a3[2] 2457 117
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[9] 873 115
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 1038 97
set_location Controler_0/Answer_Encoder_0/periph_data_0[7] 1132 90
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[31] 932 96
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/TRG_Unit_Detect_RNO 1794 99
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/Q[21] 955 123
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 1455 141
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[9] 999 91
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray[2] 726 88
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout_4_iv_23_i_m2_i_m2 1218 156
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[3] 1122 160
set_location Controler_0/gpio_controler_0/Outputs_6[10] 1068 75
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[28] 1124 159
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][5] 1055 157
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 2007 123
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 1557 145
set_location Controler_0/ADI_SPI_0/counter[1] 1115 82
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[7] 1164 100
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2] 1360 117
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[15] 1231 97
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i[2] 2426 135
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[25] 976 118
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[3] 1814 127
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[22] 1308 135
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memraddr_r[9] 2399 91
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_a4 1049 153
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xsample_counter/Xbin_counter/count[2] 2427 118
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[19] 1268 181
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[14] 1049 112
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xclk_ref_div/count_RNO[1] 2400 21
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 1057 136
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[1] 1141 88
set_location Data_Block_0/Test_Generator_0/Test_Data_4[2] 1460 127
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[43] 1080 141
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6] 2451 100
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[9] 2419 88
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[11] 1168 103
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[9] 1035 133
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/Q[6] 1837 99
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[9] 861 97
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[21] 966 124
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2] 1525 151
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[9] 1223 181
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[25] 840 82
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1] 770 91
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 1222 153
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_7_0_a2[5] 2388 96
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F[38] 1039 138
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[18] 1006 124
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[28] 869 97
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[3] 1483 109
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/Q[1] 945 126
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[18] 1014 145
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[18] 750 159
set_location Controler_0/Reset_Controler_0/state_reg_ns_i_0[0] 1107 87
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[30] 1246 97
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[19] 1016 141
set_location UART_Protocol_1/UART_TX_Protocol_0/counter_n2 966 141
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[4] 1064 97
set_location UART_Protocol_1/Communication_TX_Arbiter_0/Control_Fifo_Full_0 1080 153
set_location Controler_0/gpio_controler_0/read_data_frame_8_3[10] 1083 75
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][10] 977 85
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 1420 145
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 1569 174
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[19] 891 90
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2] 1073 151
set_location Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[17] 1166 96
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 1136 106
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0] 1315 135
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[18] 860 127
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[35] 942 97
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[22] 903 85
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 1338 136
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1] 1454 151
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xclk_ref_div/count[0] 2406 22
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xrst_Sync_clk_in/syncOutput[0] 2431 97
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_24 1023 84
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6] 1476 145
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[9] 1221 105
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_4_sqmuxa 1049 102
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 1420 150
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 1040 97
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[27] 1051 115
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rmfsm[0] 2426 76
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNII37[1] 2404 87
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[14] 1234 103
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0_a2[5] 931 150
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[8] 854 108
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[5] 1219 181
set_location Controler_0/SPI_LMX_0_0/spi_master_0/mosi_1_sqmuxa_i_o3_0_a2 1136 96
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[32] 931 100
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xclk_ref_div/count_RNO[1] 2447 126
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[9] 753 88
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/o_lckfrc_st_RNO 2414 84
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[3] 862 124
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F_2[29] 1077 141
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[19] 852 85
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2[12] 1135 102
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[0] 1459 127
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[2] 1065 106
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 1000 117
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[9] 1484 142
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[1] 932 151
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 2018 124
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][9] 742 85
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[12] 1239 174
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[9] 754 91
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[8] 1211 99
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_valid 942 85
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 1025 118
set_location Controler_0/ADI_SPI_0/data_counter[18] 1027 88
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[52] 1271 156
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3] 1461 157
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[25] 951 90
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RE_d1 887 127
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 1006 88
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[5] 1149 100
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 1310 115
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[5] 1100 100
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_3/g_mode2.u_mstr/un1_rqCode_nx11_0_1 2430 111
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[16] 992 207
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[10] 1126 103
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_3/rxidle_st[1] 2425 115
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[4] 1201 181
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[7] 1055 82
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2[4] 1064 156
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_0/fsm_st_ns_0[3] 2413 78
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[38] 904 85
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[7] 956 79
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 1001 115
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2[0] 799 84
set_location UART_Protocol_0/mko_0/counter[20] 788 127
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0[2] 820 129
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[8] 1407 153
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[6] 973 76
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2_1[29] 974 144
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[35] 934 88
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xsample_counter/Xbin_counter/count[8] 2433 142
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 1552 174
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state[1] 858 106
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[12] 1062 96
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[20] 1184 91
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[9] 1269 175
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[0] 1048 82
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/RDATA_r[24] 1858 100
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[3] 1129 100
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[35] 969 124
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[11] 1275 124
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rmfsm[1] 2435 76
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[13] 1177 172
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[39] 657 234
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_20_iv_0[31] 716 105
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b[8] 713 106
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[12] 866 96
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_0/intg_st[0] 2401 79
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 1715 124
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[24] 766 91
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 1561 145
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[8] 728 91
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[26] 963 151
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 1518 142
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[1] 1776 97
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/ALL_FIFO_Enable_0 1269 112
set_location UART_Protocol_0/mko_0/counter[24] 792 127
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F_2[14] 1061 144
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/FIFO_Event_Data_1[1] 1072 136
set_location Controler_0/Command_Decoder_0/counter[31] 1039 100
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5] 750 97
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[11] 914 90
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[4] 971 100
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[33] 918 96
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[9] 943 123
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[7] 1263 103
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2[31] 966 150
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[12] 914 87
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.afull_r 937 115
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[1] 980 79
set_location Controler_0/Command_Decoder_0/cmd_ID[0] 1063 91
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[23] 1081 142
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[1] 852 102
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNO[3] 955 144
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf[23] 696 106
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[23] 925 91
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[10] 972 145
set_location Data_Block_0/Communication_Builder_0/wait_next_state[6] 1193 166
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[12] 978 142
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_a2_0_a2_0_a4 916 108
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[9] 1606 153
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[3] 1235 282
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7] 1363 171
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_1/fsm_st_ns_a3_0_a5_RNI28OU3[2] 2457 78
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_2[22] 1147 234
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[31] 874 90
set_location Controler_0/SPI_LMX_0_0/spi_master_0/un1_reset_n_inv_0_o3 1116 96
set_location Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0_DELAY 7 4
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][9] 776 82
set_location Controler_0/gpio_controler_0/state_reg[2] 1115 88
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[11] 1008 151
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0_RX_rclkint 1747 40
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[27] 874 130
set_location Controler_0/Reset_Controler_0/state_reg_ns_i_a2[5] 1108 87
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xsample_counter/Xbin_counter/count[3] 2428 118
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xclk_ref_div/count_RNO[0] 2443 117
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[1] 888 126
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 1342 136
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[15] 1206 174
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L_1_sqmuxa_0_a2_0_a2_0_a3_0_a3_0_a3 1202 96
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[7] 1069 154
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_8_0_a2[4] 934 105
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[11] 1011 141
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_1[21] 1461 159
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid 1437 145
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2[4] 1146 96
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[10] 1365 169
set_location UART_Protocol_1/UART_RX_Protocol_0/ETX_Detect 969 88
set_location Controler_0/ADI_SPI_1/addr_counter[10] 1163 79
set_location Controler_0/Answer_Encoder_0/periph_data_i_0_1[6] 1135 90
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[20] 972 123
set_location Controler_0/ADI_SPI_1/counter[4] 1120 79
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[15] 1140 165
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][7] 957 112
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[9] 1812 100
set_location Controler_0/Reset_Controler_0/read_data_frame[3] 1092 103
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[0] 1025 79
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xfreq_err_arb/error 2444 124
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[3] 1442 151
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid 1561 127
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[6] 1253 124
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[17] 881 127
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5] 847 91
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11] 1478 154
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 1300 115
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto20 1018 96
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[2] 1042 109
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 1551 180
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[4] 1313 141
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[0] 887 87
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[9] 890 126
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[33] 920 100
set_location UART_Protocol_1/UART_TX_Protocol_0/Last_Byte 965 142
set_location UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Complementary[2] 977 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11] 1394 133
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_RNO[3] 816 129
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[6] 776 84
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 1673 126
set_location Data_Block_0/Test_Generator_0/Test_Data_6[7] 1603 124
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0 0 377
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2] 1490 151
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[0] 944 79
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2[1] 756 87
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[8] 1226 175
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 1782 100
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0] 1316 142
set_location USB_3_Protocol_0/ft601_fifo_interface_0/actual_state[7] 710 91
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[2] 926 82
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 959 105
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[2] 883 96
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[23] 1175 91
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[19] 1048 133
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_11_0_a2[1] 792 87
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[7] 876 91
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/un1_rqCode_nx11_0_a5_0_1 2425 105
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_24_iv_0[31] 758 81
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_20 1244 102
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[34] 868 97
set_location UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_4 897 135
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 785 87
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[24] 898 85
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_4_sqmuxa 1063 102
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[8] 1232 184
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[17] 1290 193
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 1137 106
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0[0] 1173 87
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_18_iv[31] 708 105
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 857 117
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_4 960 84
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 1641 154
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[5] 858 126
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0] 1595 157
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[7] 978 85
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5] 837 91
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4] 2443 100
set_location Controler_0/ADI_SPI_1/addr_counter[27] 1180 79
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[3] 1052 105
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[0] 1242 175
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/count_RNI199M4[0] 2444 126
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[10] 1051 105
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[22] 878 130
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[10] 1205 181
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8] 1514 144
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[1] 1036 106
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8] 1407 154
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNO[0] 848 87
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 1002 88
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[12] 863 109
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[26] 949 88
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[6] 1230 105
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_0/fsm_st[0] 2408 91
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F[2] 1064 138
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[15] 1091 73
set_location Controler_0/Answer_Encoder_0/periph_data_2[9] 1153 99
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[0] 933 151
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F[8] 1042 141
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[15] 877 124
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[9] 822 105
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rot_Sync/syncTemp[1] 2428 124
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[7] 1480 145
set_location UART_Protocol_1/UART_RX_Protocol_0/Diag_Valid_0_i_a2_0 966 87
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[0] 492 282
set_location Controler_0/gpio_controler_0/read_data_frame[9] 1082 79
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[9] 1039 103
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[36] 924 88
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xsample_counter/Xbin_counter/count[9] 2434 118
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data[34] 1034 139
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5] 991 97
set_location UART_Protocol_0/UART_RX_Protocol_0/Diag_Valid_0_i_a2_5 835 84
set_location UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[7] 950 151
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[11] 1010 142
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[30] 942 87
set_location Controler_0/ADI_SPI_1/counter[3] 1125 79
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2[8] 967 75
set_location Data_Block_0/Test_Generator_0/Test_Data_5[0] 1458 127
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[5] 854 87
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_3/cmb_lckfrc.un1_lckfrc_nx6_0_0 2429 114
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[15] 1062 100
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[36] 783 42
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count_0_sqmuxa_0_a2 2444 90
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[18] 939 88
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[15] 1276 103
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m72_0_a2 1028 84
set_location UART_Protocol_0/UART_TX_Protocol_0/counter[2] 828 133
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[11] 1396 133
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[6] 1391 157
set_location Data_Block_0/FIFOs_Reader_0/un4_event_in_process_set_0_o3 1278 174
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[11] 1199 106
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 1285 114
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 1979 151
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.afull_r_RNO_0 1195 150
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[31] 1076 133
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11] 1394 132
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[5] 1143 235
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8] 1314 141
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[3] 1051 82
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data[9] 1034 142
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[1] 1273 193
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft5_0 1206 156
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_0/fsm_st[1] 2405 91
set_location Data_Block_0/Communication_Builder_0/next_state[13] 1223 165
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[10] 948 106
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[11] 1227 97
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[26] 883 88
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_2/fsm_st_RNIJ90C[2] 2459 105
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[4] 1059 76
set_location Controler_0/Command_Decoder_0/counter[23] 1031 100
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[6] 1839 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 1596 115
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 1555 145
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10] 1399 133
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_2 1030 117
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[23] 882 129
set_location UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto20 893 135
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[2] 931 118
set_location Controler_0/Answer_Encoder_0/cmd_ID[4] 1113 97
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[25] 993 142
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[9] 1056 144
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i[0] 2449 117
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m70_0 1129 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9] 1406 154
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[40] 2231 228
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 1683 127
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[10] 781 88
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[20] 751 91
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[10] 863 124
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[0] 1095 100
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2_2[6] 1128 99
set_location Controler_0/ADI_SPI_1/rx_data_buffer[7] 1138 88
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 1026 150
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_1/lckfrc_st 2443 109
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0_a2_0_1_0[0] 836 126
set_location Controler_0/SPI_LMX_0/spi_master_0/INT_ss_n 1149 88
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[20] 859 133
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI64RK[4] 884 99
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[10] 852 132
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 1543 181
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_14 1041 87
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[4] 876 96
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[0] 1463 175
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[7] 1523 151
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[9] 910 115
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIUKUO[4] 1003 96
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[4] 1218 181
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[8] 1477 153
set_location Controler_0/gpio_controler_0/read_data_frame_8_1[15] 1090 78
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a2_1_0[0] 853 99
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/re_set_RNO 1033 90
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[0] 918 106
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[0] 861 102
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.afull_r_RNO 727 90
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[16] 1030 207
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[19] 910 82
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[28] 1079 133
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[20] 954 85
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrot_sh_ctr/rot_sh[5] 2453 115
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[24] 1060 91
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[6] 817 106
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data[16] 1059 145
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELNKTMR/cnt[6] 2442 115
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2] 1526 150
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 1779 100
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[6] 1202 103
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b[25] 707 106
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[18] 162 174
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[3] 928 118
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[6] 1095 111
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[32] 878 99
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5] 1479 153
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lm_0[1] 2413 90
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 1328 117
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[2] 1150 91
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 1336 136
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[2] 1262 175
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[59] 1953 63
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh[3] 2415 19
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[11] 1106 84
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[6] 1468 175
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[8] 1165 174
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[33] 1083 91
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[33] 1064 115
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[5] 1817 100
set_location Controler_0/ADI_SPI_0/data_counter[29] 1038 88
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[32] 957 97
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[7] 971 76
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[14] 1011 151
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[3] 952 79
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[37] 905 85
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rmfsm_RNO[2] 2435 108
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[4] 1053 157
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[19] 975 126
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2] 1400 132
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/Q[36] 968 117
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_17 1171 81
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[26] 1056 90
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.10.un52_inputs 1088 75
set_location Data_Block_0/FIFOs_Reader_0/event_ram_r_data_status_3 1258 174
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[4] 883 84
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8] 1477 175
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/re_set 1034 91
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[21] 988 123
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 1065 136
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[8] 1487 109
set_location Controler_0/Communication_CMD_MUX_0/SRC_1_Fifo_Read_Enable 865 87
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_0/rxidle_st_RNIDMJR[1] 2415 78
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[19] 1014 141
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[8] 2409 97
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][7] 949 106
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_RNO_2 1115 150
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9] 1395 138
set_location UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Complementary[3] 976 97
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[11] 1274 124
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[0] 821 106
set_location Controler_0/ADI_SPI_1/rx_data_buffer[6] 1132 88
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[10] 923 85
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[7] 1258 124
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[4] 980 142
set_location Data_Block_0/Communication_Builder_0/Frame_Counter_Reset_N_i_a2_3 1206 159
set_location Controler_0/gpio_controler_0/read_data_frame[3] 1079 82
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIIDS4[0] 1055 141
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[5] 1277 193
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[8] 823 82
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[23] 873 97
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_19 1009 84
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m38_i_o2_18 1002 84
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/count[3] 2440 52
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[10] 1814 124
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3] 1496 151
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xsample_counter/Xbin_counter/count[9] 2434 142
set_location Controler_0/ADI_SPI_0/addr_counter[17] 1002 82
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9] 1573 157
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[9] 945 109
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_3[4] 744 84
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1] 941 79
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[15] 907 100
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m18 907 102
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[33] 919 87
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[12] 914 88
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[27] 992 151
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[57] 775 309
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/txrdy_int 929 151
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[5] 1605 154
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[6] 1255 102
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2] 951 118
set_location UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data[6] 924 127
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[11] 1203 174
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 1976 151
set_location Controler_0/ADI_SPI_1/un1_state_reg_9_i_0 1141 78
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[0] 850 97
set_location UART_Protocol_0/INV_1 940 114
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[0] 744 160
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[0] 1088 85
set_location Controler_0/Answer_Encoder_0/periph_data_i_0[15] 1139 102
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[0] 1602 154
set_location UART_Protocol_1/mko_0/counter[7] 442 142
set_location Controler_0/ADI_SPI_1/rx_data_frame[0] 1138 91
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[2] 1462 160
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[12] 975 141
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray[10] 733 91
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_2/fsm_st_ns_o3_0_o5[0] 2440 105
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[14] 940 87
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_o6[1] 1755 99
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[20] 1208 106
set_location UART_Protocol_1/mko_0/counter[3] 438 142
set_location Data_Block_0/Communication_Builder_0/next_state_cnst_i[1] 1199 159
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[6] 896 129
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/Q[8] 1836 99
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[14] 856 85
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_LANE1_SD_DFN2 2444 109
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0[2] 831 126
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/Q[16] 1843 99
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[3] 1816 127
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[4] 1312 43
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/emptyilto10_7 2359 99
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/Q[18] 1851 99
set_location Controler_0/ADI_SPI_1/counter[8] 1124 79
set_location UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[4] 948 150
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[14] 1040 78
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[0] 1183 96
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[6] 1481 145
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count[2] 2451 91
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/history[0] 2431 139
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[1] 1276 181
set_location Controler_0/ADI_SPI_0/data_counter[20] 1029 88
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_4 1013 141
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[32] 878 100
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[18] 1120 112
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[12] 1121 112
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/Q[17] 1854 99
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/rptr_gray_3[1] 2402 99
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[6] 893 91
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[12] 868 90
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout 1436 144
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[6] 799 91
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F_2[8] 1043 141
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[22] 1062 126
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 1428 144
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 1031 96
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[8] 1287 180
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[7] 768 84
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[7] 1088 96
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[24] 1070 136
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[10] 855 127
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.9.un47_inputs 1086 72
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[4] 852 109
set_location Data_Block_0/FIFOs_Reader_0/state_reg_ns_o2[4] 1212 180
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5 1200 153
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[7] 736 85
set_location Controler_0/gpio_controler_0/read_data_frame[7] 1103 79
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0] 1923 150
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][7] 909 115
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[5] 866 88
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_i_a4[1] 977 87
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lm_0[3] 2400 87
set_location Controler_0/Reset_Controler_0/state_reg_ns_a2_0_a2[4] 1112 87
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[31] 1065 126
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf[26] 710 106
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[8] 985 84
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[2] 867 90
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_update_dout 1020 150
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[31] 1075 97
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 1710 124
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[31] 1046 112
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][8] 2410 97
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[16] 1204 106
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[29] 917 127
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[4] 961 108
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[7] 1042 79
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[0] 1017 144
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[3] 870 132
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[2] 2256 105
set_location UART_Protocol_0/mko_0/counter[11] 779 127
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[28] 987 141
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0_a2[0] 1051 90
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5] 1066 157
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11] 1454 157
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Busy_Out 1218 100
set_location Controler_0/Command_Decoder_0/counter[22] 1030 100
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[26] 970 151
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[3] 925 88
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[8] 948 112
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[7] 1758 103
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[5] 1146 160
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[16] 1279 103
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[21] 1038 139
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[9] 1754 363
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[15] 1112 108
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[1] 910 96
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[2] 844 100
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[1] 1219 175
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 1922 150
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xfreq_err_arb/error_RNO 2443 135
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[8] 957 79
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[8] 1380 156
set_location Controler_0/Command_Decoder_0/cmd_data[21] 1064 91
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/rot_last[1] 2443 46
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/count[2] 2427 127
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][8] 768 85
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[9] 1118 112
set_location Controler_0/Answer_Encoder_0/periph_data_i_a2_1[1] 1144 96
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[25] 899 106
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[6] 834 90
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[18] 926 88
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data[15] 1058 145
set_location USB_3_Protocol_0/ft601_fifo_interface_0/actual_state[5] 698 91
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[30] 1070 142
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[10] 1282 193
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 1506 141
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[2] 1035 145
set_location Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa_11 1094 99
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[3] 1009 139
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/un1_rqCode_nx11_0_a5 2430 105
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 1679 127
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 1526 175
set_location Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[10] 1156 99
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[14] 1000 141
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/wptr_gray_3[0] 2425 99
set_location Controler_0/ADI_SPI_0/data_counter[19] 1028 88
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/fine_lock_combo.un1_lock_event5_0_a3_0_0 2444 117
set_location UART_Protocol_1/UART_TX_Protocol_0/un1_state_reg_6_i_a2_0_a2_RNI6U9N 949 150
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 1003 115
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/fine_lock 2447 118
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[37] 994 118
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 1416 145
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[11] 1244 99
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[6] 1080 85
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[6] 944 118
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count[1] 2402 19
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_GB_DEMOTE 974 103
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[10] 1104 84
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2] 1023 142
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[17] 958 91
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[54] 495 261
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_5_0_a2[7] 944 105
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0[4] 1171 87
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle 1621 156
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[10] 1273 199
set_location Controler_0/Answer_Encoder_0/periph_data_i_a2_4[15] 1163 96
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/wptr_gray_3[5] 2455 99
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[12] 921 100
set_location UART_Protocol_1/UART_RX_Protocol_0/ETX_Detect_2_sqmuxa_i_a2 967 99
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[9] 1081 100
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0] 2417 88
set_location Controler_0/Command_Decoder_0/state_reg[2] 1044 88
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[33] 996 123
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[8] 1086 84
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[26] 910 85
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0_a2_0_4[0] 967 144
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2] 1359 118
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 1314 118
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 1561 175
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask_1_sqmuxa_0_a2 1067 87
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg[6] 952 145
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[14] 865 129
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrot_sh_ctr/rot_sh[0] 2436 136
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 1488 144
set_location Controler_0/gpio_controler_0/read_data_frame_8_3[14] 1077 78
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b[6] 788 97
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_1 985 87
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[4] 889 114
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[7] 1650 145
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4] 1453 150
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0] 2390 91
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[2] 1047 112
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[7] 1190 96
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[14] 1171 91
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[1] 1053 97
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[39] 633 255
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xfreq_err_arb/error_RNI5V29 2439 90
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[34] 865 96
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[24] 998 141
set_location UART_Protocol_1/UART_TX_Protocol_0/counter_n1 967 141
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1] 1530 150
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[14] 1005 124
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[9] 1019 145
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[11] 872 136
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[26] 952 124
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m38_i_a2_0 1131 75
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[6] 632 255
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter_RNO[0] 1238 171
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 1098 151
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[26] 1144 160
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/sample_0_a2 2446 126
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg[8] 981 88
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[38] 900 85
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[16] 1004 141
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[5] 948 81
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/update_dout_RNII018 1065 129
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[6] 1456 153
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[16] 1201 174
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_x2[2] 2428 123
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[15] 924 100
set_location Controler_0/ADI_SPI_0/addr_counter[5] 990 82
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[4] 1045 133
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.11.un57_inputs 1056 72
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[1] 1544 127
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[0] 1172 175
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[25] 1210 100
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[0] 1046 84
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 1624 153
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[19] 1014 142
set_location Controler_0/Answer_Encoder_0/periph_data_i_a2_0[8] 1161 99
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6] 1514 150
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[9] 1042 145
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[4] 884 96
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[11] 1245 100
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[35] 942 96
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[8] 1494 124
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[15] 1110 100
set_location Controler_0/Answer_Encoder_0/state_reg_ns_a2_0_a2[4] 1044 99
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[0] 840 100
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1] 950 118
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[6] 1280 181
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_2/sync_st[1] 2409 106
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[0] 876 99
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[28] 1059 126
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 1781 100
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[15] 1055 109
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[9] 1144 166
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1] 766 88
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[4] 1146 100
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 1571 144
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.wptr[10] 2419 100
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[13] 1108 85
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.3.un17_inputs 1052 75
set_location Controler_0/ADI_SPI_1/addr_counter[0] 1153 79
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[2] 1061 102
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[8] 1813 100
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[14] 1274 103
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4_RNO[13] 1224 102
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/INVBLKX1[0] 1399 189
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[7] 937 106
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[10] 868 82
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[22] 1074 96
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[2] 825 90
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[1] 945 103
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[36] 1122 111
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[30] 919 90
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5] 760 85
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[15] 1045 108
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_3[2] 726 87
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[59] 1565 150
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_1/fsm_st_ns_o3_0_o5[0] 2447 108
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[32] 269 96
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[29] 1007 91
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 1064 109
set_location Controler_0/Communication_CMD_MUX_0/state_reg[1] 994 88
set_location Controler_0/gpio_controler_0/read_data_frame_8_1[0] 1067 84
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[10] 1225 100
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[5] 934 127
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[7] 1394 171
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame_3_0_0_a6_16_9 1254 102
set_location Controler_0/ADI_SPI_0/addr_counter[26] 1011 82
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 1599 115
set_location Controler_0/Command_Decoder_0/decode_vector_10_7_0_.m20 1076 87
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[1] 1598 154
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_14 1161 81
set_location Controler_0/ADI_SPI_1/addr_counter[4] 1157 79
set_location UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data[33] 933 127
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5] 2395 91
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[6] 1480 127
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 1041 97
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/rptr_bin_sync2[1] 2413 97
set_location Controler_0/ADI_SPI_0/data_counter[10] 1019 88
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[27] 871 132
set_location Controler_0/Communication_CMD_MUX_0/un2_src_2_fifo_empty 880 87
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_ADDR_GEN_Modulo_3 1247 174
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[13] 1064 100
set_location Controler_0/gpio_controler_0/read_data_frame_8_3[5] 1063 84
set_location Controler_0/Command_Decoder_0/counter[26] 1034 100
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[8] 1305 195
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 1464 150
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2] 891 124
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 1532 175
set_location Controler_0/ADI_SPI_1/rx_data_frame[3] 1136 91
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m38_i_a2 1025 84
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5] 2412 88
set_location Data_Block_0/Communication_Builder_0/next_state_0[11] 1197 165
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2[8] 1176 87
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count[3] 2452 91
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[0] 1117 84
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[4] 1257 124
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[7] 1394 189
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[26] 1440 150
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[9] 2405 97
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3] 912 109
set_location Controler_0/gpio_controler_0/Outputs_6_1_0[9] 1056 78
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO 1621 117
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[13] 1211 102
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[14] 1047 108
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5] 1356 172
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELNKTMR/cnt_RNO[0] 2444 114
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9] 1410 154
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rmfsm_ns_0[0] 2428 108
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO 1321 141
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/TRG_Unit_Detect 1598 103
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[2] 1171 175
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5] 891 115
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[2] 1097 100
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[30] 986 91
set_location Controler_0/Command_Decoder_0/counter[3] 1011 100
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[20] 1046 130
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[9] 1049 97
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[18] 1182 172
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[7] 887 90
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[23] 962 150
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_0/sync_st_RNIQ6HJ[2] 2402 90
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_1/fsm_st_ns_0[5] 2440 78
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 1528 175
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[13] 1078 72
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_dout 1625 156
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[2] 1108 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 1978 151
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/REN_d1_RNI4OUE1 941 87
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[6] 1257 118
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[25] 2189 63
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[31] 730 91
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[39] 909 90
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[0] 798 82
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[5] 1456 175
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[10] 1178 159
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2] 1478 175
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[31] 868 85
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[10] 1236 171
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[4] 1036 103
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0] 1482 154
set_location Controler_0/ADI_SPI_0/state_reg[0] 1026 85
set_location Controler_0/gpio_controler_0/read_data_frame_8[4] 1074 81
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[7] 1038 108
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[4] 1024 79
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[2] 1038 81
set_location Data_Block_0/Communication_Builder_0/event_ram_r_data_status_4 1243 174
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xfreq_err_arb/error_nxt7_i_a2_0_2 2445 123
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[8] 1398 138
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[13] 895 85
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3] 952 118
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[11] 923 84
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[0] 1010 139
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rmfsm_ns_0_x2[0] 2429 108
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_19 1140 78
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[35] 2192 201
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[33] 1563 315
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[26] 1144 159
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3] 1286 166
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[8] 1079 76
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[3] 927 127
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.8.un122_inputs 1081 75
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[11] 1010 141
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[11] 1248 174
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[6] 776 85
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI64PL[0] 755 96
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a2_1_0[0] 923 102
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_0/fsm_st[5] 2406 91
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[9] 1258 181
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[4] 1264 175
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_0/fsm_st[0] 2418 79
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/history[0] 2442 118
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_2/g_mode2.u_mstr/rmfsm_RNO[2] 2392 105
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[7] 1324 139
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_10_0_a2[2] 728 87
set_location Controler_0/Answer_Encoder_0/periph_data_i_a2_2[11] 1159 102
set_location Data_Block_0/Communication_Builder_0/next_state_cnst_0_a2[4] 1223 159
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[24] 1201 100
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[12] 1173 103
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrst_Sync_clk_in/syncTemp[0] 2412 118
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rotator/count[1] 2415 118
set_location Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0/U0_RGB1 1747 122
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/un1_re_set6_0_x2 1056 111
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[13] 1096 108
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[6] 1517 151
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[18] 921 96
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/count[7] 2432 127
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[11] 1034 79
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO[8] 981 87
set_location Controler_0/ADI_SPI_1/tx_data_buffer[2] 1125 82
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[1] 1193 97
set_location UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Complementary[1] 980 91
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[1] 1139 100
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[8] 1800 100
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[15] 1177 90
set_location Controler_0/Command_Decoder_0/decode_vector_10_3dflt_0 1074 87
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[4] 1253 181
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[8] 994 97
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_22 1281 99
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[37] 859 96
set_location Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa_12 1112 99
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_i_0_tz 1419 150
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[8] 1487 154
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[38] 995 118
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rotator/count_RNO[0] 2414 117
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1] 1022 142
set_location Controler_0/Reset_Controler_0/read_data_frame[8] 1088 103
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_26_iv_0[31] 782 96
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[25] 997 150
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[33] 938 127
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[15] 1064 145
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[40] 1448 150
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[7] 1079 100
set_location Controler_0/Communication_ANW_MUX_0/Communication_vote_vector[1] 1058 115
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[8] 752 88
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[18] 859 123
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[19] 1281 103
set_location Controler_0/SPI_LMX_0_0/spi_master_0/mosi_1_sqmuxa_i_o3_0_0 1118 96
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/count[4] 2441 52
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[7] 1195 106
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_Decoder_0/Output_vector_1_0_a3[1] 1287 198
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/TRG_Unit_Detect_RNO 1621 123
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[7] 1474 175
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_0/fsm_st[1] 2421 79
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[11] 1481 154
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[1] 909 106
set_location Controler_0/Command_Decoder_0/counter[24] 1032 100
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[7] 1366 169
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[27] 870 129
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer[0] 1154 91
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rqCode[0] 2419 85
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 1099 151
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[10] 922 84
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout_valid_RNIPV8A1 1200 156
set_location Data_Block_0/FIFOs_Reader_0/state_reg_RNO[6] 1248 186
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[3] 915 99
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[4] 1267 199
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[24] 998 142
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b[21] 826 106
set_location UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Complementary[1] 973 91
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[29] 957 90
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[1] 893 105
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 1609 114
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[25] 723 91
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[28] 1003 127
set_location UART_Protocol_1/UART_RX_Protocol_0/nibbles_fault3 979 90
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh[3] 2427 91
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F[12] 1052 153
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[35] 1079 97
set_location Controler_0/ADI_SPI_0/sdio_cl_RNO 1022 81
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[2] 924 103
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[5] 1054 84
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[27] 954 97
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[13] 951 84
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[5] 1227 171
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[28] 1091 97
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0] 761 88
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[22] 1072 97
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[41] 1551 174
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/middle_valid 1209 157
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/sample_0_a2 2450 51
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 1527 175
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8] 1519 145
set_location Controler_0/gpio_controler_0/read_data_frame_8_sn_m6 1065 84
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[8] 1032 75
set_location Controler_0/ADI_SPI_1/sdio_11_1_u_i_m2_1_0 1134 78
set_location Controler_0/SPI_LMX_0/spi_master_0/un1_reset_n_inv_0_o3_RNIFALT 1142 87
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[38] 947 87
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[8] 1157 100
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[5] 975 145
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[9] 1281 193
set_location Controler_0/ADI_SPI_1/data_counter[28] 1157 82
set_location UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_13 774 123
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 1306 142
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[13] 1033 105
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[17] 1205 106
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[31] 892 127
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 1417 150
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[5] 1098 111
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[8] 2375 99
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg[5] 968 91
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[14] 906 87
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/Q[26] 956 123
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 1066 109
set_location Controler_0/gpio_controler_0/read_data_frame_8_0[5] 1059 84
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1] 1058 154
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[0] 1188 106
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[21] 971 124
set_location Controler_0/Answer_Encoder_0/cmd_ID[6] 1104 97
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.wptr[5] 2414 100
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[15] 895 100
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[24] 894 84
set_location Controler_0/gpio_controler_0/Inputs_Last[9] 1086 73
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[3] 1122 84
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[2] 773 88
set_location UART_Protocol_0/mko_0/counter[13] 781 127
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[4] 929 109
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[13] 993 124
set_location Data_Block_0/FIFOs_Reader_0/state_reg_ns_i_a3_0[0] 1249 186
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2_1[30] 996 141
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3] 1024 142
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_11_0_a2[1] 925 117
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle 1325 117
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1] 890 124
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[0] 333 309
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[29] 968 97
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_o6[2] 1760 99
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[16] 819 106
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_i_0_tz 1330 114
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[5] 1100 111
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[7] 779 85
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1[5] 763 82
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[7] 1075 154
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_clock_int 936 145
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[38] 1039 135
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg[1] 962 91
set_location Controler_0/SPI_LMX_0_0/spi_master_0/receive_transmit_RNO 1122 96
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[5] 1413 153
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_15 1043 87
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7] 1311 142
set_location Controler_0/Reset_Controler_0/read_data_frame_6[6] 1094 108
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[3] 1050 96
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[5] 857 123
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[8] 896 100
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[16] 885 133
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[41] 1752 255
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 1322 115
set_location Controler_0/Command_Decoder_0/cmd_data[23] 1058 97
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i[2] 2419 21
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[38] 881 96
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0] 1357 171
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[32] 1063 114
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/un1_rqCode_nx11_0_a5 2424 75
set_location Controler_0/Command_Decoder_0/state_reg[3] 1051 88
set_location Controler_0/Answer_Encoder_0/cmd_ID[2] 1100 97
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[17] 1181 172
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F_2[25] 1088 141
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/INVBLKY1[0] 1293 192
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[7] 1164 175
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F[5] 1077 144
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 1204 154
set_location Controler_0/ADI_SPI_0/addr_counter[21] 1006 82
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[1] 1053 96
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[3] 1266 199
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[10] 1279 187
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[9] 1081 108
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[3] 966 99
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[0] 925 103
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_7 937 141
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[5] 1271 103
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf[4] 758 82
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[1] 1460 151
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7] 1459 157
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 1600 114
set_location UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data[4] 925 127
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[13] 973 145
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/empty_RNO 1208 156
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6] 1382 157
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0] 960 79
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[15] 1203 106
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F_2[12] 1040 141
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[0] 828 130
set_location Data_Block_0/AND4_0_0 2417 96
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_1/fsm_st_ns_o3_0_o5[4] 2446 78
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0_0[4] 1050 90
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[6] 1039 78
set_location USB_3_Protocol_0/ft601_fifo_interface_0/actual_state[6] 704 91
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 1306 115
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[9] 2437 97
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_LANE0_SD_SLE_DEBUG 2415 88
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 993 114
set_location Controler_0/ADI_SPI_0/divider_enable 1114 79
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6] 1333 139
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/rstn 2413 51
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[22] 978 124
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[3] 912 91
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[11] 1034 108
set_location UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data[7] 920 124
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[3] 1217 181
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[5] 863 88
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 1585 117
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft 792 91
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/INVBLKX0[0] 1294 180
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[13] 950 85
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 1543 174
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[0] 1050 84
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_30_iv_0[31] 812 84
set_location Controler_0/ADI_SPI_0/tx_data_buffer_0_sqmuxa_1_i_o2_RNINHHK 1032 84
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[4] 819 82
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5] 1520 145
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[8] 854 109
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data[24] 1089 142
set_location UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_22 769 123
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_11_iv_0[31] 822 102
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1 2460 125
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[31] 1247 97
set_location UART_Protocol_1/OR2_0 854 135
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r4_0_a2 1057 129
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[3] 935 151
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[12] 962 90
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[58] 1971 282
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[23] 1075 136
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[0] 1252 106
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO[12] 857 84
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xfreq_err_arb/error_nxt7_i_a2 2446 123
set_location UART_Protocol_1/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_16 465 141
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[36] 913 99
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[10] 1764 100
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3] 892 124
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[28] 959 88
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[9] 1074 154
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_actual_state_6_i_a2_0_a2_0_a2_0_a2_0_a4 719 90
set_location Controler_0/Reset_Controler_0/state_reg_RNO[2] 1114 87
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/REN_d1 1057 112
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count[4] 2453 91
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[18] 1257 172
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[13] 1229 97
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0_a2_2_4[4] 1101 87
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[9] 1038 78
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[2] 1125 100
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle 1554 180
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xfreq_err_arb/error 2454 115
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_3[0] 768 81
set_location Controler_0/Answer_Encoder_0/periph_data_i_0[8] 1128 102
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_statece[1] 903 102
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xclk_ref_div/count[0] 2433 139
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1] 883 115
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[7] 811 88
set_location USB_3_Protocol_0/ft601_fifo_interface_0/actual_state_ns_i_a4_i_0_0_0[5] 704 90
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[10] 2446 97
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.wptr_gray[9] 2435 97
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[26] 841 82
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data[30] 1075 142
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[33] 907 91
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[4] 1120 160
set_location Data_Block_0/Communication_Builder_0/fsm_timer[2] 1226 160
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_Decoder_0/Output_vector_1_0_a3[2] 1290 198
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[4] 1313 142
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4_0[13] 976 87
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_2 860 105
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out 1215 97
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt_1_sqmuxa_0_a4 902 102
set_location Controler_0/gpio_controler_0/read_data_frame_8[10] 1095 78
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[6] 1051 108
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/RDATA_r[25] 1850 100
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_1/fsm_st_ns_o3_0_a3_0_0[4] 2443 108
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[14] 1011 150
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[26] 865 132
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2[3] 727 88
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[27] 954 96
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_OR2_RX_IDLE_0 2404 90
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_last[0] 2426 88
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[3] 858 109
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[0] 793 91
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_a2_1_0[6] 1053 87
set_location UART_Protocol_0/mko_0/counter[0] 768 127
set_location Controler_0/gpio_controler_0/state_reg[4] 1111 88
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[0] 1020 151
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/re_set 1001 124
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[17] 1280 199
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf[0] 819 103
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F_2[30] 1070 141
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 1155 109
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/count_RNILN8A1[1] 2448 51
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg[5] 1105 91
set_location Controler_0/Communication_CMD_MUX_0/state_reg[0] 991 88
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un23_read_signal_0_a2_0_a2_3_a2_3_a2_3_a2_1 1200 96
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[13] 989 145
set_location Controler_0/gpio_controler_0/Inputs_Last[14] 1059 73
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[17] 881 90
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3] 845 91
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][6] 1044 157
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 1062 109
set_location Controler_0/Command_Decoder_0/counter[0] 1009 97
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[8] 981 82
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F_2[3] 1078 144
set_location Controler_0/Answer_Encoder_0/periph_data_i_a2[5] 1137 99
set_location Controler_0/ADI_SPI_1/data_counter[18] 1147 82
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[1] 1455 165
set_location Controler_0/ADI_SPI_0/counter[3] 1115 79
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[8] 1043 142
set_location UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Complementary[0] 983 91
set_location Controler_0/SPI_LMX_0_0/spi_master_0/un1_reset_n_inv_2_0_m3 1184 96
set_location Controler_0/Answer_Encoder_0/periph_data_i_0[6] 1132 99
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xfreq_err_arb/error 2421 19
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/REN_d1_RNIS5PC1 1013 150
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[16] 1050 130
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_0/fsm_st[2] 2385 91
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2] 844 91
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_1/rxidle_st[1] 2439 109
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[6] 1040 81
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[8] 850 91
set_location Controler_0/Command_Decoder_0/decode_vector_RNIHM9C[6] 1104 90
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[1] 950 79
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[14] 1000 142
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xsample_counter/Xbin_counter/count[0] 2425 118
set_location Controler_0/ADI_SPI_1/rx_data_frame[4] 1136 88
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11] 1453 156
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[11] 1219 102
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_3/fsm_st_ns_o3_0_o5[0] 2434 114
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_val_fifo_RNO 707 90
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/fifo_valid 1057 130
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt_0_sqmuxa_0_a4 863 105
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[10] 916 84
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][5] 980 76
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[26] 1066 126
set_location Controler_0/Reset_Controler_0/un16_set_pulse_int_cry_15_RNI5I0A 1059 105
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2[14] 1171 90
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11] 1520 151
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[5] 985 151
set_location Controler_0/REGISTERS_0/state_reg[0] 1120 88
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[4] 742 91
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[3] 854 99
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf[13] 706 106
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9] 1362 118
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[17] 1032 136
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[7] 1459 220
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[4] 876 97
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 1154 109
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[20] 899 84
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf[3] 766 82
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/un1_samples6_1_0 854 105
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[19] 861 124
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_24 1147 78
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[8] 1222 181
set_location Controler_0/ADI_SPI_1/addr_counter[31] 1184 79
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[3] 1459 151
set_location Controler_0/ADI_SPI_1/data_counter[0] 1129 82
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2[30] 876 129
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[0] 1044 115
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xsample_counter/Xbin_counter/count[1] 2426 118
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[2] 887 96
set_location Controler_0/Command_Decoder_0/counter[6] 1014 100
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/count[6] 2431 127
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[11] 1019 82
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[15] 1106 108
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[5] 1354 139
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0] 1698 123
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0_6[0] 1048 87
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[22] 897 130
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[20] 1197 100
set_location Controler_0/Reset_Controler_0/un15_write_signal_0_a2 1057 102
set_location Controler_0/gpio_controler_0/read_data_frame_8[5] 1064 84
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[23] 882 130
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 1330 118
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[38] 1039 136
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a2[2] 2432 123
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[1] 1149 91
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[13] 874 136
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[27] 1056 127
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[7] 884 129
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[18] 888 105
set_location Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[23] 1095 96
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6] 751 97
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count_0_sqmuxa_0_a2 2402 21
set_location UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[3] 840 129
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_3 994 103
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1[28] 823 103
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[1] 1147 160
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 1201 153
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_nOE_RNO 716 90
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][9] 1077 154
set_location UART_Protocol_0/UART_TX_Protocol_0/counter[3] 835 133
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xclk_in_rotator/count[1] 2413 124
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[14] 1104 108
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[9] 1255 118
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_o4_3 1055 150
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xclk_in_rotator/count_RNO[0] 2412 123
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[0] 1143 91
set_location Controler_0/gpio_controler_0/read_data_frame_8_4[11] 1099 78
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5] 870 100
set_location Controler_0/ADI_SPI_1/counter[7] 1123 79
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[3] 1868 100
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[7] 998 97
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1] 2391 91
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/re_set_RNO 865 90
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[9] 825 100
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNIHR386[2] 1199 150
set_location Controler_0/ADI_SPI_0/divider_enable_RNI0DLL 1021 81
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[15] 1091 72
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[5] 1209 181
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[6] 748 85
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1] 2413 91
set_location Controler_0/Answer_Encoder_0/periph_data_i_0[2] 1155 96
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 1544 171
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[27] 996 97
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[6] 1122 100
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[22] 1095 85
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[25] 1145 159
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/rptr_gray_3[3] 2420 99
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 1785 100
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm[2] 2419 82
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 1614 154
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 1337 144
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[3] 1046 106
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[3] 1482 142
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 1109 151
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_valid 1003 118
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 987 88
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[1] 944 150
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[36] 918 99
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[37] 1042 139
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3] 2431 100
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[6] 1095 108
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[11] 1102 102
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[24] 1266 210
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[25] 901 96
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xfreq_err_arb/error_nxt7_i_a2_0_2 2458 114
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xclk_ref_div/count[1] 2435 139
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[15] 1233 175
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm_ns_0_x2[0] 2434 102
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1 23 164
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[17] 1194 100
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[27] 1116 160
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[8] 858 123
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 1628 153
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[4] 960 123
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[12] 984 142
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 1345 118
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[18] 992 91
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[37] 854 96
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[56] 1102 207
set_location Data_Block_0/Communication_Builder_0/next_state[11] 1190 165
set_location Controler_0/gpio_controler_0/state_reg[3] 1105 88
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[13] 1037 78
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[4] 1189 102
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[27] 1243 97
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[10] 987 123
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[3] 1239 106
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_9_0_a2[0] 926 117
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[59] 1951 63
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid 1326 118
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[4] 1243 106
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[4] 1055 97
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[9] 1823 100
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[2] 1035 151
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[14] 1058 100
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[25] 886 136
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[5] 1605 153
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 1005 117
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2 2461 125
set_location Controler_0/Communication_CMD_MUX_0/SRC_3_Fifo_Read_Enable 873 87
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[0] 1268 102
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_1/intg_st[5] 2454 79
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[31] 892 136
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[8] 1076 153
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[4] 1461 153
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[33] 1081 91
set_location UART_Protocol_0/UART_TX_Protocol_0/counter_n2 828 132
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[23] 1044 112
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[38] 909 84
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 1625 153
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[8] 1248 102
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[3] 1200 202
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[8] 1051 112
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/history[1] 2424 139
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_15 1162 81
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2[4] 835 90
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[18] 1014 144
set_location Controler_0/Command_Decoder_0/decode_vector_10_5dflt 1079 87
set_location Controler_0/Command_Decoder_0/counter_RNO[0] 1009 96
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 1421 151
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rqCode[0] 2414 106
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 1982 151
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[9] 1039 102
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[1] 1036 105
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[19] 1186 90
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[9] 1247 102
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 1133 106
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xclk_ref_div/count[1] 2446 118
set_location Data_Block_0/Communication_Builder_0/state_reg_rep[11] 1189 166
set_location Data_Block_0/Communication_Builder_0/un1_state_reg_3_0_I_9_RNO_0 1220 165
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[32] 1074 133
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a2[1] 2430 90
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_0/fsm_st_ns_a3_0_a5_RNIC4DF1[2] 2387 90
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[1] 978 79
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 1030 97
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[4] 1499 151
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[9] 770 85
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[1] 1058 153
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_pulse 925 150
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_0/fsm_st[5] 2419 79
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xclk_in_rot_Sync/syncTemp[1] 2451 118
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[7] 980 82
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[2] 978 145
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[16] 1048 130
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_9_0_a2[0] 800 87
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0] 1404 154
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[4] 821 88
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 1309 138
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[6] 1392 132
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[0] 977 79
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 1681 127
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0] 1316 141
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[7] 668 144
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_sm.rx_state18_NE_i 901 105
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[0] 1480 154
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[11] 1166 91
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[10] 936 124
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[7] 1121 100
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/fine_lock_combo.un1_lock_event5_0_a2 2403 21
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[10] 909 112
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_RNICCUF[2] 924 150
set_location Controler_0/Answer_Encoder_0/periph_data_i_a2_2[10] 1153 102
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[3] 1028 78
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout_valid_RNI8DLR 1203 156
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2[0] 968 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 1678 127
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3] 2420 91
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[0] 882 88
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1] 1593 157
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf[22] 746 106
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[6] 1194 106
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[27] 958 97
set_location Controler_0/ADI_SPI_1/tx_data_buffer[1] 1116 82
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[8] 1808 100
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[5] 1257 115
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/rptr_gray_3[5] 2391 96
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[30] 866 84
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/count[5] 2430 127
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[28] 916 88
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7] 1311 141
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3] 2393 91
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[15] 877 123
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_0/intg_st[4] 2381 91
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 1619 115
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[16] 1000 145
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9] 1532 151
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/fifo_valid_RNIM6PE 999 117
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[28] 891 88
set_location Controler_0/gpio_controler_0/Inputs_Last[10] 1088 76
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[7] 1279 193
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[7] 921 124
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_x2[2] 2424 87
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.rptr[10] 2374 97
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[10] 888 82
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_2_tz[0] 1763 99
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[7] 1039 109
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[9] 1163 103
set_location UART_Protocol_1/mko_0/counter_5_axb_4 462 141
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[25] 951 91
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/busy 1125 88
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[4] 1486 175
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[10] 1054 97
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[1] 1191 96
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[20] 979 123
set_location UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Value[3] 979 97
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[0] 1184 88
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[13] 970 124
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[37] 1053 139
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELNKTMR/cnt[5] 2441 115
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[4] 1050 76
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[10] 1402 133
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[11] 1034 109
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[28] 871 96
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[2] 1096 102
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[6] 1495 124
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[25] 975 118
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2] 1457 157
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F_2[16] 1066 144
set_location Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[18] 1168 96
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[28] 875 91
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[36] 908 91
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[27] 1116 159
set_location Controler_0/Answer_Encoder_0/periph_data_i_0[14] 1170 96
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[5] 781 91
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[29] 890 106
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[5] 1054 105
set_location UART_Protocol_0/OR2_0 795 126
set_location Controler_0/Answer_Encoder_0/cmd_status_dummy[1] 1098 91
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[1] 936 87
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[3] 1457 175
set_location USB_3_Protocol_0/ft601_fifo_interface_0/actual_state_RNO[4] 697 90
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[7] 1055 112
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[1] 816 82
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[10] 992 145
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[28] 1059 127
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5] 1518 144
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[0] 942 102
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 1209 154
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[9] 958 79
set_location Controler_0/SPI_LMX_0/spi_master_0/receive_transmit 1147 88
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[9] 1241 106
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[2] 1126 159
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0] 1315 141
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1[9] 752 106
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[32] 908 99
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[0] 913 105
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1[29] 805 85
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[36] 923 96
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO 1060 129
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 1073 109
set_location UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto5 817 84
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[17] 1015 151
set_location UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_0_0 833 84
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xfreq_err_arb/error_nxt7_i_a2_0_2 2422 18
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un1_ACQ_Counters_Reset_0_0_0_1_a3_2 1204 96
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[5] 873 85
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer[1] 1187 97
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8] 1314 142
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[6] 1840 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[3] 1365 190
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[10] 1604 153
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.N_837_i 1034 84
set_location Controler_0/gpio_controler_0/read_data_frame_8_4[6] 1076 81
set_location Controler_0/REGISTERS_0/state_reg[1] 1102 82
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[21] 1046 115
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[11] 925 85
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.full_r_RNI1J09 2401 87
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.wptr_gray[7] 2438 97
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rqCode_nx_0_70_a2_0_a5 2402 105
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[21] 1179 91
set_location Controler_0/Answer_Encoder_0/periph_data_i_a2_0[7] 1160 96
set_location Data_Block_0/Test_Generator_0/Test_Data_3[10] 1807 127
set_location Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[5] 1148 99
set_location Controler_0/ADI_SPI_1/state_reg[0] 1134 76
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[34] 989 118
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 1319 118
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask_1_sqmuxa_1 1051 102
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto31 1043 99
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_2 1067 132
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[22] 1238 97
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[15] 1125 103
set_location Controler_0/gpio_controler_0/Outputs_6_1_0[13] 1058 78
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[5] 972 76
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[13] 1252 103
set_location Controler_0/SPI_LMX_0_0/spi_master_0/un1_reset_n_inv_0_o3_RNISJ7T 1124 96
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[19] 1061 100
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0] 1695 123
set_location Controler_0/REGISTERS_0/state_reg_ns_i_a2_0_1[0] 1121 87
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[7] 751 88
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3] 1386 156
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[12] 1230 175
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 1611 154
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[4] 801 46
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/wptr_gray_3[8] 2446 99
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][1] 724 88
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[10] 877 87
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[28] 974 141
set_location Controler_0/ADI_SPI_0/rx_data_frame[5] 1123 91
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xfreq_err_arb/error_RNO 2444 123
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xclk_in_rot_Sync/syncTemp[1] 2435 136
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_6 829 96
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[2] 2264 90
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[10] 1067 151
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[9] 982 82
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_m2_1[1] 2423 21
set_location Controler_0/Command_Decoder_0/Has_Answer_ret 1047 88
set_location UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Complementary[2] 982 97
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r 1077 109
set_location Controler_0/ADI_SPI_0/data_counter[8] 1017 88
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11] 1470 175
set_location USB_3_Protocol_0/ft601_fifo_interface_0/actual_state_ns_a4_0_a2_0_a2_0_a2_0_a4[10] 714 87
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[35] 1077 97
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[35] 1059 115
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6] 1514 151
set_location Controler_0/ADI_SPI_0/rx_data_frame[4] 1124 91
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[5] 1232 102
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2[6] 938 117
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[27] 1004 124
set_location Controler_0/gpio_controler_0/read_data_frame_8_0[12] 1073 75
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[6] 1058 160
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 1310 135
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[1] 1047 115
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[9] 1202 100
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5] 1351 139
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[17] 862 108
set_location UART_Protocol_0/mko_0/counter[7] 775 127
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[21] 1038 136
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0[0] 933 150
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[26] 932 85
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[12] 920 99
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[11] 984 123
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 1026 97
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1[18] 854 82
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[4] 981 91
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8] 1591 157
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[7] 2423 97
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[9] 1005 145
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xfreq_err_arb/error_nxt7_i_a2_0_1_0 2443 123
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[31] 870 85
set_location USB_3_Protocol_0/ft601_fifo_interface_0/actual_state_ns_i_0_0_0_o2[0] 718 87
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_3/sync_st_RNI6S431[2] 2426 114
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 1217 154
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[25] 1361 141
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_LANE3_SD_DFN2 2432 115
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 2023 127
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[10] 1033 75
set_location Controler_0/ADI_SPI_1/addr_counter[23] 1176 79
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_LANE2_SD_DFN1 2441 106
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle 1561 126
set_location Controler_0/Command_Decoder_0/counter[25] 1033 100
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_2/sync_st[2] 2446 106
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2_2[2] 1108 96
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[7] 748 91
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[20] 1008 138
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 1323 115
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_14 1186 78
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/RDATA_r[6] 1838 100
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[7] 991 151
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_7_iv_0[31] 699 105
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[16] 1441 150
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[6] 1182 88
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2[7] 800 84
set_location Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa_8 1093 99
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/count_RNI4TBO1[4] 2447 51
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_2/rxidle_st_RNI090N[1] 2443 105
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[31] 982 151
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto8_i_a2 1012 96
set_location Data_Block_0/Communication_Builder_0/state_reg_rep_RNITE3J[8] 1273 189
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[11] 1175 172
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_1[24] 1143 159
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2] 1074 151
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[3] 819 100
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[12] 952 87
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.1.un7_inputs 1047 75
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[3] 837 129
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrot_sh_ctr/rot_sh[1] 2449 115
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 1436 151
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xfreq_err_arb/error_nxt7_i_o2 2427 87
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 1320 136
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf[16] 750 106
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[5] 1148 100
set_location Controler_0/SPI_LMX_0_0/spi_master_0/busy_RNO 1127 96
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_28 1239 99
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[11] 1809 127
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[7] 956 111
set_location Controler_0/Command_Decoder_0/decode_vector_10_1dflt 1092 87
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5] 1580 156
set_location Data_Block_0/Communication_Builder_0/fsm_timer[4] 1228 160
set_location Data_Block_0/FIFOs_Reader_0/state_reg[3] 1213 181
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[38] 882 96
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[8] 913 118
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[0] 885 114
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2[6] 788 90
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_8 951 144
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rot_Sync/syncTemp[0] 2424 124
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[30] 1084 97
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[30] 1056 115
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[37] 855 96
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[2] 852 100
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO 988 87
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2_0_a2[8] 1048 90
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[23] 1000 91
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[4] 1045 76
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 1464 145
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_FALLING_COUNTER 1045 82
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0] 810 88
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrst_Sync_clk_ref/syncTemp[0] 2429 139
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[18] 995 145
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F_2[31] 1074 141
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[15] 958 127
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[15] 1252 174
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[3] 933 118
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[6] 1052 109
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_23_iv[31] 752 105
set_location Controler_0/Answer_Encoder_0/periph_data_sn_m5_RNIF8A91 1111 96
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[8] 1040 103
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[15] 1179 172
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count[0] 2449 91
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 1027 124
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[6] 879 99
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[2] 1274 193
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/int_MEMRD_fwft_1_i_m2[1] 1220 156
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte_1_sqmuxa 904 105
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[49] 1712 36
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[2] 1226 184
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xclk_in_rotator/count[1] 2449 124
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1] 1592 156
set_location Controler_0/Answer_Encoder_0/cmd_status_comm[0] 1109 97
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_OR2_RX_IDLE_2 2438 105
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2] 1339 139
set_location Data_Block_0/Communication_Builder_0/Frame_Counter[2] 1131 160
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[9] 1227 175
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.empty_r_RNO 2355 99
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[15] 893 88
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[12] 1032 129
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[3] 931 102
set_location Controler_0/gpio_controler_0/read_data_frame_8[14] 1102 78
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[5] 912 87
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_o2_0 993 84
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_RNIJSB3[0] 860 99
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[6] 1047 157
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a2[2] 2455 117
set_location Controler_0/Reset_Controler_0/read_data_frame_6[4] 1114 102
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 2026 127
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[17] 876 124
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 1434 151
set_location UART_Protocol_1/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_14 432 141
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf[1] 807 85
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 1627 153
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i[2] 2428 87
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[8] 905 100
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[3] 1052 114
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][8] 1072 154
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a2[0] 2430 135
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 1325 115
set_location Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[14] 1175 96
set_location Data_Block_0/Communication_Builder_0/next_state_0[2] 1214 165
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/txrdy_int_1_sqmuxa_i 818 129
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/fine_lock_RNO 2427 138
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[39] 1007 123
set_location Controler_0/ADI_SPI_1/data_counter[5] 1134 82
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/rptr_bin_sync2[5] 2388 97
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[12] 1150 109
set_location Controler_0/ADI_SPI_1/un1_state_reg_11_i_0 1132 75
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIULE51[4] 852 123
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[11] 984 124
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[17] 950 90
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[13] 962 124
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1] 1377 133
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/history[1] 2444 118
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[5] 1369 132
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5] 1365 172
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[30] 918 90
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm_ns_0_0[0] 2432 102
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[27] 955 97
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_RNO_1 1085 150
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[18] 939 87
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[34] 866 90
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[4] 925 105
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[10] 1114 108
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[5] 861 127
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[11] 1088 88
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[22] 974 123
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 1525 142
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[15] 1092 108
set_location UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_18 794 126
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 1023 124
set_location UART_Protocol_1/INV_1_0 1068 141
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[32] 1068 133
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[59] 1478 156
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[3] 1039 295
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11] 1364 172
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer[3] 1124 81
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[6] 1169 175
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[14] 1294 193
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/un1_rqCode_nx11_0_a5_0_0_0 2416 81
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0] 1528 180
set_location Controler_0/SPI_LMX_0/spi_master_0/un1_reset_n_inv_2_0_m3_RNIOH1M 1150 87
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[2] 925 97
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[10] 987 124
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1[6] 789 97
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[15] 907 99
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_AND2_FINE_LOCK_0 2421 84
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_0/fsm_st[2] 2414 79
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[5] 970 108
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[12] 990 124
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[24] 885 136
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Enable 1180 160
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_nWR_RNO 718 90
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[0] 1272 193
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[14] 1227 102
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[24] 1202 363
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[1] 1253 106
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_rd_en_i_0_o2 1548 174
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_rep[11] 834 127
set_location Data_Block_0/Communication_Builder_0/next_state_0[5] 1221 159
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[24] 1087 142
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5] 774 91
set_location UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[2] 951 150
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[8] 1085 75
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F_2[13] 1065 144
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_i_o2[2] 972 87
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[9] 1201 202
set_location Controler_0/ADI_SPI_0/addr_counter[28] 1013 82
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[2] 864 96
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[4] 1037 145
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf[2] 812 85
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[0] 1224 184
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0[8] 958 144
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/fifo_valid_RNIB2971 1209 156
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/rptr_bin_sync2[8] 2414 91
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[19] 898 84
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/Q[5] 1862 99
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[7] 823 100
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[3] 800 88
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[34] 2007 309
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[15] 1085 87
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[27] 891 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[3] 1603 153
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[6] 1051 126
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[6] 1266 175
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_0/intg_st[3] 2404 79
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[35] 1033 136
set_location Data_Block_0/Communication_Builder_0/state_reg_RNIBTOV[7] 1183 159
set_location UART_Protocol_1/mko_0/counter[6] 441 142
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5] 970 109
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2[1] 938 78
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_enable 1186 97
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[7] 935 90
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[27] 880 100
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F_2[17] 1035 141
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned_RNO[0] 1273 180
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto8 1066 135
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[7] 775 85
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 1036 124
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto8_i_a2_4 1008 96
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 1318 136
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3[7] 775 84
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 1027 97
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/Q[9] 1842 99
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_5 768 87
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[28] 999 124
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rqCode_nx_0_70_a2_0_a5 2422 105
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[23] 1095 97
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/INVBLKY0[0] 1362 168
set_location Controler_0/gpio_controler_0/read_data_frame[6] 1071 82
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/rot_sh[0] 2448 46
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[31] 930 96
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[13] 1209 102
set_location UART_Protocol_1/UART_TX_Protocol_0/op_ge.un9_generate_byte_enablelto4_0 963 141
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[8] 814 91
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7] 1458 156
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[5] 749 88
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[1] 917 102
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[19] 975 127
set_location Controler_0/SPI_LMX_0_0/spi_master_0/mosi_cl_RNO 1120 96
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[0] 983 118
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1[19] 855 82
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_12_i_o2 1256 102
set_location Controler_0/Answer_Encoder_0/state_reg_ns_0[2] 1045 99
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[13] 1244 184
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a2[0] 2413 21
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[4] 1171 88
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 1552 144
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[8] 1059 157
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xsample_counter/Xbin_counter/count[7] 2432 142
set_location Data_Block_0/Communication_Builder_0/fsm_timer[6] 1230 160
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[6] 881 133
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[3] 945 151
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[1] 1457 127
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_m2_1[1] 2430 123
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[33] 996 124
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[18] 857 127
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[3] 1147 91
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rmfsm_ns_0[1] 2435 75
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[10] 1081 87
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[28] 896 105
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un25_read_signal_0_a2_3_a2_3_a3_0_a3_0_a2_1 1205 96
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[10] 1082 100
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0[2] 964 144
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[4] 969 99
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[18] 1047 129
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[14] 1061 73
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_7[0] 1192 96
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[53] 1496 336
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xfreq_err_arb/error_RNI6Q21 2440 126
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 1353 118
set_location Controler_0/SPI_LMX_0_0/spi_master_0/mosi_cl 1120 97
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 1223 153
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[27] 877 100
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[1] 1096 100
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9] 1531 151
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[8] 857 129
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/o_lckfrc_st 2423 106
set_location Controler_0/ADI_SPI_0/addr_counter[0] 985 82
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[14] 930 84
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[9] 907 115
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2[4] 2448 99
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 1503 142
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[4] 953 79
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[1] 934 118
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[9] 1528 151
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[5] 822 88
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[4] 1042 126
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[29] 1140 160
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_3/fsm_st_ns_0[5] 2435 114
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_2/g_mode2.u_mstr/rmfsm_ns_0[0] 2390 105
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[6] 971 108
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[8] 982 142
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[10] 1816 124
set_location UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data[13] 948 127
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[13] 891 84
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/rot_last[1] 2435 124
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[5] 888 114
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[18] 960 151
set_location Controler_0/ADI_SPI_0/addr_counter[4] 989 82
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[6] 884 100
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer[2] 1178 97
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[29] 1245 97
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh[5] 2417 19
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 1649 118
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[11] 886 91
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a2[3] 964 87
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 1572 181
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[0] 1052 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 1499 142
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data[20] 1053 154
set_location UART_Protocol_0/UART_TX_Protocol_0/counter[4] 834 133
set_location USB_3_Protocol_0/ft601_fifo_interface_0/actual_state_RNO[8] 710 87
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[28] 921 127
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1] 917 106
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xfreq_err_arb/error_nxt7_i_a2_0_1_0 2457 45
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xfreq_err_arb/error_nxt7_i_o2 2458 117
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNO_0 1197 150
set_location Controler_0/Reset_Controler_0/un16_write_signal_0_a2 1064 102
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xclk_in_rot_Sync/syncOutput[0] 2459 118
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[19] 759 91
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[12] 1110 84
set_location Controler_0/ADI_SPI_1/rx_data_frame[5] 1135 88
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[1] 1458 150
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[8] 896 99
set_location Controler_0/ADI_SPI_1/tx_data_buffer[3] 1119 82
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[4] 1149 103
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_RNO[1] 1106 90
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[29] 878 85
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[8] 911 99
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 1329 114
set_location USB_3_Protocol_0/ft601_fifo_interface_0/actual_state[1] 714 88
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer[7] 1105 81
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_9_0_a2[0] 979 78
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_11_0_a2[1] 980 78
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_1[26] 1142 159
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_0_sqmuxa_0_a4 857 99
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_1 857 105
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2_2[10] 1126 105
set_location UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[4] 963 142
set_location Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[13] 1171 96
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 1568 175
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[4] 1170 100
set_location Controler_0/SPI_LMX_0/spi_master_0/receive_transmit_RNO 1147 87
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[11] 666 144
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 1562 145
set_location UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[7] 957 150
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5] 1412 153
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_3/intg_st[1] 2414 115
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[10] 1081 88
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[17] 893 82
set_location Controler_0/ADI_SPI_1/state_reg[1] 1136 76
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[14] 1110 102
set_location Controler_0/ADI_SPI_0/state_reg_RNIKQGI1[4] 1033 84
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/INVBLKX0[0] 1293 180
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[2] 1058 102
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[10] 856 108
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 1063 129
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[8] 1519 144
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[17] 917 90
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i[0] 2444 45
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[16] 1279 199
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[7] 1071 72
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[52] 1279 144
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0] 1380 157
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_dout 1552 180
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1] 1479 145
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[34] 1087 91
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 1711 124
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[13] 1074 103
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10] 1458 174
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_0 1071 108
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_m2_2[1] 2426 87
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 1568 145
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[9] 1477 144
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 1569 126
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[27] 955 96
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_ADDR_GEN_Modulo 1247 175
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1] 1454 150
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[7] 1256 181
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[20] 835 82
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2[1] 722 88
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[8] 1142 235
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3] 989 97
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[2] 943 102
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[27] 872 129
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[27] 867 133
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[24] 897 84
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[37] 1939 336
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 1315 142
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0_a2_0_4[0] 834 126
set_location UART_Protocol_0/mko_0/counter[4] 772 127
set_location Controler_0/gpio_controler_0/read_data_frame_8_3[4] 1055 78
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[2] 1769 100
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[13] 1076 106
set_location Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0_1 14 164
set_location UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[6] 846 129
set_location UART_Protocol_0/UART_RX_Protocol_0/STX_Detect 834 85
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/Q[0] 1848 99
set_location UART_Protocol_1/UART_TX_Protocol_0/counter_RNO[0] 961 141
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi 1608 114
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3 2460 152
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data[31] 1076 142
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[3] 1122 85
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 1343 136
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[6] 1078 100
set_location UART_Protocol_0/UART_TX_Protocol_0/counter_n1 836 132
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid 1560 127
set_location Controler_0/ADI_SPI_1/addr_counter[17] 1170 79
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[9] 1067 79
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[4] 1675 124
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 1553 175
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[29] 1140 159
set_location UART_Protocol_0/UART_RX_Protocol_0/ETX_Detect_2_sqmuxa_i_a2_4 848 96
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[17] 1477 105
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[21] 1272 186
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[9] 794 85
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[2] 980 144
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_0/fsm_st_RNIGCF8[2] 2414 78
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[9] 1124 103
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[20] 893 85
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[10] 871 136
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.wptr[7] 2416 100
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[26] 990 127
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[1] 1085 85
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0] 1452 174
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELNKTMR/cnt[2] 2438 115
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[13] 1169 103
set_location Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[21] 1093 96
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[16] 1057 228
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_5[8] 1243 102
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xfreq_err_arb/error 2458 46
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/fine_lock 2411 22
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[13] 1039 106
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[3] 1054 75
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[36] 1449 150
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[25] 1004 150
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0] 2433 100
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[19] 872 133
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid 1624 118
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[0] 1171 174
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[10] 1048 106
set_location Controler_0/SPI_LMX_0/spi_master_0/mosi_1 1146 88
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_15 1185 78
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[11] 749 160
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[15] 1053 108
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 1566 175
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNO[0] 875 114
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[32] 900 100
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[3] 1209 174
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO 1434 144
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[17] 865 85
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[11] 1079 102
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[3] 1492 151
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[14] 1232 175
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 1570 144
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/fine_lock_RNO 2447 117
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 1647 118
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_7_0_a2[5] 745 84
set_location Data_Block_0/Communication_Builder_0/Frame_Counter_Modulo_1_sqmuxa_i 1136 159
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b[14] 712 106
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO[13] 859 84
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/rptr_gray_3[2] 2395 96
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[30] 1086 97
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[29] 1217 106
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[8] 1216 102
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a3[2] 2441 45
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/count[0] 2437 52
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[4] 933 106
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 1566 145
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[19] 1183 172
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8] 1484 153
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[2] 1045 126
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data[8] 1042 142
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI0JE82 1220 105
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[17] 832 82
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[54] 499 282
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_25_iv_0[31] 810 84
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3] 1515 144
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 1413 145
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[4] 1374 132
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[11] 1058 73
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[29] 1002 126
set_location Controler_0/Command_Decoder_0/decode_vector_10_2dflt 1100 87
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0] 916 106
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[18] 990 144
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9] 1363 118
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 1303 154
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data[38] 1039 139
set_location UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto17 819 84
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[4] 845 100
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[13] 845 126
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b[16] 754 106
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 1524 175
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[15] 889 99
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xsample_counter/Xbin_counter/count[2] 2427 142
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[3] 1252 118
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[6] 1094 111
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[24] 967 123
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3] 818 91
set_location Data_Block_0/Communication_Builder_0/Frame_Counter[0] 1129 160
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 1096 151
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[20] 949 85
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[7] 978 84
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[10] 1429 172
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[12] 916 124
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[19] 903 82
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_AND2_FINE_LOCK_1 2422 75
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[15] 1276 102
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[34] 990 118
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_17 1240 99
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rqCode_nx_0_70_a2_0_a5 2419 84
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_1 1076 108
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[17] 998 151
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[7] 1246 174
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[5] 1059 100
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/fine_lock_combo.un1_lock_event5_0_a2 2459 51
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_i_x2 1610 114
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[4] 884 85
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/almostfulli_2_sqmuxa_i_a4 938 114
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1] 1478 145
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5] 1356 171
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_actual_state_24_i_a4_i_0_0_0_o2 711 90
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Enable 1219 100
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[4] 1018 139
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[18] 906 90
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[8] 1032 132
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[12] 1084 73
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_3/cmb_fsm.fsm_nx35 2425 114
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[7] 1233 102
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6] 1456 156
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un1_ACQ_Counters_Reset_0_0_0_1 1206 96
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[24] 1060 127
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[9] 866 82
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[22] 854 85
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_12_iv_0[31] 750 105
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_0 1012 84
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[0] 1562 97
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[24] 900 82
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_RNO[0] 1242 174
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[10] 987 145
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[21] 888 99
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[35] 2191 201
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 1324 136
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0_o2_3[5] 1112 90
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_RNIL2Q[5] 1113 90
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[5] 1516 145
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 1097 151
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[4] 941 118
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0] 1045 142
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIJIOT[8] 854 90
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[27] 824 105
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[8] 1482 174
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2[29] 848 126
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[19] 1018 145
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[11] 866 132
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/rptr_gray_3[7] 2423 99
set_location Controler_0/SPI_LMX_0/spi_master_0/busy 1148 88
set_location Controler_0/SPI_LMX_0/spi_master_0/un1_INT_sclk_u_RNO 1158 87
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/count[9] 2434 127
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[25] 882 123
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[0] 1235 100
set_location Controler_0/gpio_controler_0/read_data_frame_8[15] 1083 78
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 1330 117
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[2] 1176 97
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_LANE2_SD_SLE_DEBUG 2458 100
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10] 1585 157
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[7] 955 90
set_location Controler_0/ADI_SPI_0/un1_reset_n_inv_2_i_0 1041 84
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[5] 1052 84
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 1028 97
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[21] 1093 97
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[17] 881 126
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[4] 1804 100
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data[32] 1071 142
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[7] 950 111
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[4] 943 118
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/TRG_Unit_Detect 1761 100
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[4] 1055 96
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[4] 1029 78
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh[1] 2413 19
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_WREN_8_0_a4_0_a2_0_a2_0_a2_0_a4 731 84
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[20] 860 133
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r[9] 778 91
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_8 884 114
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[24] 1002 145
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[22] 886 130
set_location Data_Block_0/Test_Generator_0/Test_Data_2[11] 1808 124
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[9] 1365 156
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[0] 1840 127
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[13] 895 90
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[11] 968 124
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[20] 894 106
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9] 1332 139
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/stop_strobe_1_sqmuxa_0_a4 910 102
set_location Controler_0/Reset_Controler_0/un10_write_signal_2_0_0_a2_0_a2 1103 96
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1[25] 702 106
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[23] 2225 288
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/wptr_gray_3[7] 2438 96
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RE_d1 818 106
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg[1] 1106 91
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][7] 807 91
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][7] 771 85
set_location UART_Protocol_0/mko_0/counter[21] 789 127
set_location Controler_0/Reset_Controler_0/EXT_LMX2_Reset_N 999 105
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[10] 1235 103
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[6] 1148 103
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[9] 1001 151
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi 1352 135
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 1500 142
set_location Controler_0/ADI_SPI_0/divider_enable_RNIU4K11 1031 84
set_location Controler_0/Answer_Encoder_0/periph_data_i_a2_1[4] 1154 102
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[37] 928 90
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[5] 1049 106
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0 2460 98
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[16] 942 90
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[16] 864 129
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3] 916 109
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[21] 628 315
set_location Controler_0/Answer_Encoder_0/periph_data_i_0[0] 1135 99
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4] 961 109
set_location UART_Protocol_0/UART_RX_Protocol_0/Other_Detect_RNO 830 84
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[8] 937 97
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[3] 1075 102
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_x2[2] 2431 135
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_AND2_RX_VAL_0 2416 105
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[7] 1101 112
set_location Controler_0/gpio_controler_0/read_data_frame[8] 1093 79
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[6] 1838 97
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 1184 151
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0[0] 963 144
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/RDATA_r[19] 1849 100
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[26] 985 127
set_location Controler_0/Communication_CMD_MUX_0/SRC_2_Fifo_Read_Enable 918 87
set_location Controler_0/ADI_SPI_1/addr_counter[3] 1156 79
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[19] 1186 169
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 2013 124
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[20] 1094 85
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[10] 930 109
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm[0] 2418 82
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_sm.rx_state18_NE_i 857 102
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 1516 141
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[27] 1056 126
set_location Controler_0/SPI_LMX_0/spi_master_0/INT_sclk_0_sqmuxa_i_a3 1157 87
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/Q[4] 1852 99
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 1575 181
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_0_sqmuxa_i_0_o3 1156 87
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 1286 153
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i[0] 2417 21
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/TRG_Unit_Detect 1621 124
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[5] 1049 85
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[8] 1207 202
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[26] 894 129
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xclk_ref_div/count[1] 2400 22
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[9] 1230 102
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count[5] 2406 19
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0] 841 124
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_2/g_mode2.u_mstr/un1_rqCode_nx11_0_a5_0_1 2396 105
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[2] 1278 180
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[11] 1051 97
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[4] 1114 105
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.5.un107_inputs 1044 84
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8] 1579 156
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[2] 924 97
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[21] 874 127
set_location Controler_0/gpio_controler_0/Outputs[12] 1070 76
set_location Controler_0/Command_Decoder_0/decode_vector[0] 1097 88
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Internal_Enable_Reset 1212 97
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[30] 868 87
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg[3] 1107 91
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[14] 1044 108
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/TRG_Unit_Detect_RNO 1333 108
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[17] 1280 105
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0] 913 106
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrot_sh_ctr/rot_sh[2] 2450 115
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][10] 903 118
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[20] 949 84
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_3/g_mode2.u_mstr/un1_rqCode_nx11_0_a5 2431 105
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_3/sync_st[2] 2426 115
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[0] 953 151
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F_2[7] 1032 141
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg[3] 826 127
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[0] 817 88
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_2/g_mode2.u_mstr/o_lckfrc_st_RNO 2405 105
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[3] 927 106
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_m2_2[1] 2427 135
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_valid 834 97
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[4] 994 123
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[20] 1051 130
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[12] 914 97
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[8] 936 106
set_location Controler_0/gpio_controler_0/Outputs_6[6] 1071 84
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI340O 1627 156
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[31] 915 91
set_location Controler_0/Answer_Encoder_0/cmd_status_comm[3] 1114 97
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[9] 1089 72
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_cnt.xmit_bit_sel_3_a3_0_a2[0] 943 150
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0] 1009 91
set_location Controler_0/Answer_Encoder_0/periph_data_i_0_1[2] 1153 96
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[0] 1090 108
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[35] 886 87
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame 1261 112
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.wptr[8] 2417 100
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[10] 905 118
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[10] 1820 124
set_location Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[8] 1157 99
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[3] 1044 127
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm[1] 2414 82
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[23] 1211 106
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4[1] 1186 168
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[26] 1773 255
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/rot_sh[0] 2436 124
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[1] 1261 175
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count_RNI09E4[4] 2411 18
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_0/lckfrc_st 2409 91
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[8] 1175 103
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_WREN 731 85
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2[2] 945 78
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4] 953 118
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 1644 154
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[32] 886 99
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[11] 746 160
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[5] 1048 85
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rqCode_nx_0_70_a2_0_o3 2410 105
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5] 954 115
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[5] 735 91
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[14] 1057 73
set_location Controler_0/gpio_controler_0/read_data_frame_8_4[0] 1077 84
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[1] 1106 105
set_location Controler_0/Command_Decoder_0/counter[19] 1027 100
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[36] 1046 133
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[21] 850 127
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[4] 1204 174
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[16] 1050 129
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO 1516 138
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[14] 1183 91
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[6] 1780 118
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[6] 939 118
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[8] 922 118
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[12] 1040 142
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5] 1518 145
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[27] 913 15
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_a6_1[1] 1761 99
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[9] 1260 102
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 1342 144
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][7] 737 85
set_location UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_4 850 81
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[22] 978 123
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_3/g_mode2.u_mstr/rmfsm_ns_0[0] 2428 111
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 1157 109
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[5] 977 91
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[6] 821 82
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/Q[6] 924 126
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2[2] 912 105
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[6] 896 130
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[11] 915 124
set_location USB_3_Protocol_0/ft601_fifo_interface_0/actual_state[0] 713 88
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[1] 1779 118
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2[15] 1130 102
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[5] 1175 88
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_AND2_RX_VAL_2 2414 105
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[25] 882 85
set_location UART_Protocol_0/UART_RX_Protocol_0/nibbles_fault3_0 851 87
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[37] 1902 336
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r[6] 775 91
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[10] 852 127
set_location UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data[37] 961 118
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_9_0_a2[0] 1061 153
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray[0] 768 82
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrst_Sync_clk_ref/syncOutput[0] 2441 127
set_location UART_Protocol_0/UART_RX_Protocol_0/UART_RX_OE_N_0_a4_0_a2 845 84
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[10] 923 115
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2] 1457 156
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 1312 135
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[1] 1026 78
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[2] 806 88
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[7] 1016 91
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[13] 1085 100
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 941 84
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[9] 938 90
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 1035 124
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[3] 1066 106
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[2] 1256 105
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[21] 1460 160
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[10] 1195 97
set_location USB_3_Protocol_0/ft601_fifo_interface_0/actual_state_ns_a4_0_a2_i_i_a2_i_o4[3] 712 87
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[8] 1331 138
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[4] 831 84
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data[39] 1033 139
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1] 1370 133
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[2] 980 150
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 1706 124
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/count[1] 2438 52
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[3] 986 126
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[33] 919 100
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 1029 97
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh[5] 2429 91
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xclk_ref_div/count[0] 2451 52
set_location Controler_0/gpio_controler_0/read_data_frame_8[1] 1073 81
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[14] 908 87
set_location Controler_0/gpio_controler_0/read_data_frame_8_1[11] 1058 84
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[9] 955 87
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_i_x2 1533 141
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[9] 864 90
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 1476 151
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf[28] 825 103
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2[4] 761 84
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6] 838 91
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][4] 783 91
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[6] 822 100
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a2[3] 916 102
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[4] 798 63
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count[6] 2455 91
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[10] 924 85
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[8] 1206 202
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[7] 1069 153
set_location Controler_0/Reset_Controler_0/un14_write_signal_0_a2 1072 102
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[28] 851 126
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 2011 124
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][4] 935 106
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_1/fsm_st_ns_o3_0_o5[0] 2436 78
set_location Data_Block_0/FIFOs_Reader_0/state_reg[1] 1299 157
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[10] 899 118
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 1712 124
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/emptyilto10_6 2360 99
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[16] 1003 141
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[0] 930 88
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6] 772 85
set_location Controler_0/SPI_LMX_0_0/spi_master_0/un1_INT_sclk_u_RNO 1135 96
set_location Controler_0/ADI_SPI_1/divider_enable_RNI1EQS 1137 75
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/INVBLKY1[0] 1294 192
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r 835 97
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[11] 1226 102
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 1331 145
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[37] 1311 156
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrst_Sync_clk_ref/syncTemp[0] 2444 127
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[23] 967 150
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[22] 146 96
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[23] 1064 127
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[0] 1062 154
set_location Controler_0/Answer_Encoder_0/periph_data_sn_m5_RNI9G9B2 1110 96
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 1624 115
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data[4] 1073 145
set_location Controler_0/ADI_SPI_1/op_eq.divider_enable38 1127 78
set_location USB_3_Protocol_0/ft601_fifo_interface_0/actual_state[11] 720 85
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[36] 912 99
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2] 1342 139
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[24] 995 124
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0] 1782 102
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xclk_ref_div/count[0] 2443 91
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F[23] 1082 141
set_location Controler_0/Command_Decoder_0/Has_Answer_2_0_dreg 1069 88
set_location Controler_0/ADI_SPI_0/state_reg[2] 1021 85
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[58] 1360 210
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[3] 991 127
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[14] 1095 88
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[1] 1037 106
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[6] 871 100
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[6] 629 228
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[1] 879 127
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 1300 154
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4_0[13] 855 84
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf[12] 698 106
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[38] 1037 139
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIE4UO[0] 1002 96
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[4] 1188 102
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5] 1371 133
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[17] 884 123
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[29] 983 145
set_location Controler_0/Answer_Encoder_0/cmd_status_comm[1] 1096 91
set_location Controler_0/ADI_SPI_0/addr_counter[16] 1001 82
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[4] 926 97
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[39] 1397 189
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 1480 151
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[11] 1077 103
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[16] 871 91
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[7] 945 124
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[11] 1302 151
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[28] 1069 133
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[14] 1101 84
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[26] 931 84
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[27] 824 106
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_9_0_a2[0] 876 114
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[30] 866 85
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[10] 1078 151
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto8_i_a2_5 1014 96
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[7] 842 130
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[25] 905 97
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[7] 753 160
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 1327 114
set_location Controler_0/ADI_SPI_0/write_read_buffer 1045 88
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrst_Sync_clk_in/syncTemp[0] 2413 52
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data[2] 1064 139
set_location Data_Block_0/Communication_Builder_0/un1_state_reg_3_0_I_21_RNO_0 1189 165
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count[9] 2410 19
set_location Controler_0/Command_Decoder_0/counter[1] 1009 100
set_location Controler_0/gpio_controler_0/Outputs_6_1_0[6] 1073 84
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[39] 902 90
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf[21] 822 103
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 1188 151
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[13] 870 124
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[34] 871 88
set_location Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0 0 5
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/rot_sh[5] 2453 46
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.9.un127_inputs 1081 72
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[1] 962 100
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[23] 725 91
set_location UART_Protocol_0/mko_0/counter[5] 773 127
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4] 1497 150
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[50] 597 69
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/RDATA_r[0] 1223 157
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[25] 1052 112
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.empty_r9 2357 99
set_location UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Complementary[3] 832 88
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf[20] 753 106
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[18] 1266 103
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[11] 867 81
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_int_1_sqmuxa_i 907 105
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[23] 1079 136
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[22] 1318 156
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[6] 939 151
set_location UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data[8] 918 124
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1[24] 853 82
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[24] 891 130
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[6] 894 97
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[17] 1067 97
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M_1_sqmuxa_0_a2_0_a2_0_a3_0_a3_0_a3 1222 99
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[6] 1046 156
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[5] 946 118
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[15] 1178 169
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[1] 1174 88
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg[1] 833 127
set_location Controler_0/gpio_controler_0/read_data_frame_8_3[2] 1054 78
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_LANE0_SD_SLE_DEBUG 2417 91
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[31] 1077 133
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1[15] 757 82
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[23] 1083 88
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/genblk1.RXRDY 911 106
set_location Controler_0/ADI_SPI_0/rx_data_frame[6] 1131 91
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[6] 1119 111
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[9] 1233 184
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[6] 1169 99
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[5] 1232 103
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[21] 1460 159
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[9] 958 118
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/rptr_bin_sync2[9] 2414 97
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1 936 141
set_location Controler_0/SPI_LMX_0_0/spi_master_0/INT_sclk_0_sqmuxa_i_a3 1134 96
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[1] 962 99
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[9] 983 85
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[20] 894 105
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][6] 924 106
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[11] 1056 79
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 1021 124
set_location Controler_0/Command_Decoder_0/state_reg_RNO[3] 1051 87
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[6] 1278 193
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 1703 124
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[0] 935 82
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 1299 154
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[0] 1215 100
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 1538 181
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_4 878 114
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2[1] 914 105
set_location Controler_0/Reset_Controler_0/read_data_frame_6[9] 1083 102
set_location Controler_0/Command_Decoder_0/counter[2] 1010 100
set_location UART_Protocol_1/Communication_TX_Arbiter_0/state_reg_ns_a3_0_1[0] 1088 153
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 1206 157
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 831 96
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[7] 885 123
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_3/fsm_st_ns_0[1] 2428 114
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[31] 998 124
set_location Controler_0/REGISTERS_0/state_reg_ns_i_o2[0] 1119 87
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[4] 980 141
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_0/lckfrc_st 2416 79
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[20] 1048 115
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[7] 876 84
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7] 1401 138
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[5] 844 127
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[3] 876 115
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[0] 1034 105
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][5] 2389 97
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F[1] 1069 144
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/Q[25] 1850 99
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[5] 1193 106
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b[3] 760 82
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg[7] 836 85
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/count[8] 2433 127
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0] 1521 144
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 1058 133
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[28] 859 87
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[10] 854 133
set_location Controler_0/gpio_controler_0/read_data_frame_8_1[8] 1087 75
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[30] 1000 124
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 1156 109
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[7] 1757 103
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2_2[8] 1134 102
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[12] 858 133
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[32] 1003 124
set_location Controler_0/ADI_SPI_1/un1_tx_data_buffer_i_m2[4] 1107 81
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rot_Sync/syncTemp[1] 2424 88
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_1/sync_st[2] 2445 79
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[1] 893 127
set_location UART_Protocol_0/mko_0/counter[23] 791 127
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[6] 1254 124
set_location Data_Block_0/Communication_Builder_0/next_state_0[0] 1192 159
set_location UART_Protocol_1/mko_0/counter[8] 443 142
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[2] 974 91
set_location Controler_0/Command_Decoder_0/decode_vector_10_7_0_.m9 1072 87
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 1107 151
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 1309 118
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[5] 1071 145
set_location UART_Protocol_0/UART_RX_Protocol_0/nibbles_fault3_2 847 87
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[3] 1063 97
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/almostfulli_2_sqmuxa_i_0 947 114
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[24] 967 124
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[5] 1229 103
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[4] 809 42
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[11] 1053 111
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3] 1400 138
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[22] 1074 136
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 1034 124
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 1065 133
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[14] 1159 97
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg[0] 840 85
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[4] 893 118
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0] 1476 153
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rx_ready_sync[0] 2442 109
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[30] 1000 123
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[5] 366 174
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 1307 142
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[26] 908 85
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][7] 2422 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 1592 115
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 1309 142
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[3] 856 103
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[12] 922 100
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_2/fsm_st_ns_o3_0_o5[4] 2445 105
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[10] 1812 127
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b[15] 756 82
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[10] 1228 175
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i[0] 2433 123
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[17] 1182 90
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[3] 1191 106
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[15] 1167 97
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[1] 1165 172
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[15] 1278 199
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi 1535 141
set_location Controler_0/gpio_controler_0/read_data_frame_8[0] 1066 84
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[0] 1050 133
set_location UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg[0] 849 85
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 1304 142
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[8] 773 85
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle 1311 135
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[10] 1565 97
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1 2460 44
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[7] 937 105
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_0/intg_st[2] 2379 91
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 1531 142
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3] 947 79
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 1000 115
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[1] 922 97
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[4] 1192 106
set_location Controler_0/gpio_controler_0/read_data_frame_8_0[10] 1075 75
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[21] 889 88
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[20] 870 82
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 1308 142
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0 1006 114
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_8_0_a2[4] 936 117
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrot_sh_ctr/rot_sh[3] 2451 115
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[13] 1065 145
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[4] 1088 82
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6] 1456 157
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un1_internal_write_signal_0_0_0_1 1212 99
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F[29] 1069 141
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[15] 1067 114
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[16] 998 207
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[4] 1076 100
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[8] 1755 124
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[7] 1092 111
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[5] 1604 145
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/o_lckfrc_st_RNO 2423 105
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_8 1019 141
set_location Controler_0/Answer_Encoder_0/cmd_status_dummy[0] 1107 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid 1522 139
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[16] 757 91
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[24] 1030 363
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 1304 114
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 1465 145
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[2] 1032 108
set_location Controler_0/REGISTERS_0/state_reg[5] 1118 88
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4] 1338 139
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[28] 866 87
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[5] 1284 153
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[20] 1052 145
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0] 1672 126
set_location Controler_0/ADI_SPI_1/addr_counter[1] 1154 79
set_location Controler_0/Command_Decoder_0/decode_vector_10_4dflt 1075 87
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.wptr[4] 2413 100
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[3] 912 108
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[17] 1116 111
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lm_0[5] 2435 84
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[14] 1202 106
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_1/sync_st[0] 2441 109
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[30] 891 136
set_location Controler_0/gpio_controler_0/un23_read_signal_0_a2 1074 84
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[0] 1038 106
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_3/intg_st[6] 2419 115
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[7] 792 85
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[23] 891 127
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a2_2[0] 2446 45
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2] 1479 175
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[8] 899 100
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNI8PNC[3] 1109 96
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[0] 1238 106
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh[1] 2425 91
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r 912 115
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[9] 1606 145
set_location Data_Block_0/Communication_Builder_0/next_state[4] 1214 159
set_location Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[11] 1154 99
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[16] 1178 91
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[10] 1488 150
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[29] 1002 127
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[4] 748 88
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[1] 978 118
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_19_iv[31] 703 105
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][8] 1047 145
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[19] 880 136
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[12] 1062 97
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[16] 1013 144
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[32] 902 100
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[19] 1000 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[0] 1602 153
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[54] 437 279
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[11] 1399 160
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[10] 1051 106
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i[0] 2433 135
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[19] 1365 189
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5] 1369 133
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xclk_in_rot_Sync/syncTemp[0] 2457 118
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/re_pulse 1880 99
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a4[3] 921 102
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 1536 181
set_location Controler_0/Answer_Encoder_0/periph_data_2[15] 1169 96
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_1/intg_st[0] 2449 109
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_3/fsm_st_ns_o3_0_o5[4] 2433 114
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1] 1362 172
set_location UART_Protocol_0/UART_RX_Protocol_0/ETX_Detect_2_sqmuxa_i_a2 842 96
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_3/intg_st[3] 2416 115
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[5] 975 144
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[6] 930 115
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[16] 1068 97
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[23] 1187 172
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[3] 1265 157
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xclk_ref_div/count_RNO[1] 2446 117
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[11] 866 133
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a2[2] 2416 21
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[10] 1147 235
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 1564 175
set_location Controler_0/gpio_controler_0/read_data_frame_8[2] 1072 81
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/un1_rqCode_nx11_0_a5_0_1 2428 105
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[14] 1105 109
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Req_RNO 1141 159
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[12] 1074 76
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_6 793 96
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[5] 874 88
set_location UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg[1] 970 88
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[11] 1613 124
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_ns_i_i_a2_i_i_a3_i_i_a3[3] 1110 90
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[8] 1170 174
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[49] 1711 36
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RE_d1 1097 112
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2_RX_rclkint 1747 121
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[16] 1232 97
set_location Controler_0/ADI_SPI_0/addr_counter[11] 996 82
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Enable_Acquisition 1270 112
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_2/intg_st[4] 2453 106
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[8] 796 85
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[12] 1109 85
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[23] 982 118
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xsample_counter/Xbin_counter/count[7] 2432 118
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[5] 1192 174
set_location Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[3] 1150 99
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[10] 879 87
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[12] 1107 102
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_2/fsm_st[0] 2440 106
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[29] 1067 126
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/rstn 2451 123
set_location Controler_0/ADI_SPI_1/addr_counter[24] 1177 79
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[6] 1125 84
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5] 1026 142
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data[21] 1041 139
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[15] 1048 139
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[0] 1302 184
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[14] 1227 103
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/fine_lock 2445 127
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1] 2444 100
set_location USB_3_Protocol_0/ft601_fifo_interface_0/first_byte_RNO 696 90
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[9] 1272 199
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 1565 175
set_location UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_15 768 123
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 1529 142
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xclk_ref_div/count_RNO[1] 2442 90
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[26] 869 133
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx 824 130
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.13.un147_inputs 1075 72
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 2017 124
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[14] 1234 102
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[2] 1048 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6] 1519 151
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[2] 841 97
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[23] 889 106
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[10] 1174 172
set_location Data_Block_0/FIFOs_Reader_0/state_reg_ns_i_2[0] 1257 186
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[5] 1364 169
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[7] 945 123
set_location Controler_0/Command_Decoder_0/decode_vector_10_7_0_.m10 1093 87
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[35] 890 100
set_location Data_Block_0/Test_Generator_0/Test_Data_4[5] 1478 124
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[8] 901 99
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_0/intg_st[5] 2406 79
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[31] 894 126
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_3/fsm_st_RNIM8I51[2] 2421 114
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[11] 1083 100
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 1424 151
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 1576 181
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[13] 1164 91
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 1645 118
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[18] 879 136
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2[0] 918 117
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[31] 926 90
set_location Controler_0/Command_Decoder_0/counter[17] 1025 100
set_location Controler_0/ADI_SPI_1/un1_tx_data_buffer_i_m2[5] 1113 81
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[1] 1034 150
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[30] 923 127
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[11] 1012 151
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 1087 145
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[2] 864 97
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_2/fsm_st[1] 2442 106
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[10] 804 88
set_location Controler_0/Command_Decoder_0/un1_decode_vector10_1_x3 1068 87
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F[16] 1059 144
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[9] 1898 336
set_location Data_Block_0/Communication_Builder_0/next_state_0[9] 1194 165
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[3] 919 106
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 1433 151
set_location Data_Block_0/FIFOs_Reader_0/state_reg[0] 1297 175
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1[14] 708 106
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[3] 1166 100
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[12] 1283 102
set_location UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto15_0 827 84
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 1534 175
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 1002 118
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[12] 1232 99
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[27] 999 145
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 1350 136
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[6] 1230 106
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data[28] 1079 142
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[21] 892 97
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[2] 1198 96
set_location Controler_0/ADI_SPI_0/un1_reset_n_inv_2_i_a2 1037 84
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 1304 144
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt_0_sqmuxa_0_a4 901 102
set_location Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160 512 2
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2_0_a2[1] 1046 87
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count[7] 2456 91
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xrst_Sync_clk_ref/syncTemp[0] 2438 91
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[6] 955 115
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 1063 136
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 1108 151
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[12] 990 123
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[31] 998 123
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[2] 1203 181
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[25] 1062 91
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data[0] 1076 145
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_0/fsm_st[3] 2386 91
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_RNO 1093 150
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F[7] 1033 141
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 1705 124
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2[7] 914 117
set_location Controler_0/ADI_SPI_0/data_counter[31] 1040 88
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[13] 1171 97
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[5] 1068 106
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELNKTMR/cnt[3] 2439 115
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[7] 1458 220
set_location UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[2] 851 130
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[34] 963 118
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[29] 1073 133
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10 1018 141
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[27] 1004 126
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[6] 1054 127
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[13] 1276 199
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/fine_lock_combo.un1_lock_event5_0_a3_0_0 2424 138
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m8 905 102
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[9] 1477 157
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rmfsm_ns_0[1] 2431 108
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[8] 1071 76
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1[0] 820 103
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[28] 842 126
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2[2] 818 90
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5] 894 124
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F_2[6] 1058 138
set_location UART_Protocol_1/Communication_TX_Arbiter_0/state_reg[0] 1082 154
set_location Controler_0/gpio_controler_0/read_data_frame_8[11] 1096 78
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 1574 181
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[22] 1006 141
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F[15] 1058 144
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 1059 136
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[4] 1480 142
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[0] 972 141
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[8] 891 99
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[15] 887 130
set_location Data_Block_0/Communication_Builder_0/next_state_0[7] 1202 159
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[6] 998 144
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xclk_in_rot_Sync/syncTemp[0] 2431 136
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 1289 153
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[10] 1355 139
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[16] 852 96
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xclk_in_rotator/count_RNO[0] 2448 123
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[3] 1098 100
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 1936 151
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6] 1574 156
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[0] 1088 109
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNI5A7G1[0] 818 126
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/o_lckfrc_st 2434 109
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[6] 1167 100
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[12] 1261 181
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0] 1476 154
set_location Controler_0/ADI_SPI_1/rx_data_frame[6] 1132 91
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[8] 854 130
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_val_buf_b_RNO 711 87
set_location Controler_0/gpio_controler_0/read_data_frame_8_3[3] 1053 78
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data[36] 1066 139
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer_0_sqmuxa_i_a2 1133 96
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[26] 904 87
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 1429 144
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[30] 875 87
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[27] 899 90
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[6] 1032 82
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[4] 983 142
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg[2] 964 91
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/RE_d1 1221 157
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 1550 174
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[3] 927 115
set_location UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[0] 970 142
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty 1067 130
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[5] 1602 145
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[2] 1063 103
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[6] 751 160
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[1] 1258 105
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[0] 1456 127
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[28] 959 87
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_2/g_mode2.u_mstr/rx_ready_sync[1] 2404 106
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[1] 936 103
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rx_ready_sync_RNIE3I81[1] 2417 81
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[5] 1172 100
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[27] 888 96
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/INVBLKY1[0] 1292 192
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[1] 976 79
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[22] 878 129
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[34] 1040 136
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_Decoder_0/N_40_i 1284 198
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[2] 1038 82
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_6_0_a2[6] 942 105
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[0] 876 133
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i[0] 2432 87
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4[3] 1193 174
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[18] 1037 141
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[17] 1010 150
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[2] 1035 82
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[0] 944 97
set_location Controler_0/Answer_Encoder_0/cmd_ID[3] 1106 97
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[34] 853 87
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[6] 884 132
set_location UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m12_0 970 87
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data[22] 1084 142
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 1560 180
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[32] 1063 126
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[6] 1225 99
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.wptr[9] 2418 100
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[16] 1255 172
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0_o2[0] 1050 99
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[36] 1067 139
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[7] 1102 100
set_location Data_Block_0/Communication_Builder_0/next_state[7] 1205 159
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/un1_rqCode_nx11_0_a5_0_0 2426 105
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/rptr_bin_sync2[10] 2421 97
set_location Data_Block_0/Communication_Builder_0/next_state[1] 1191 159
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[8] 957 118
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 1530 142
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[2] 924 96
set_location Controler_0/Command_Decoder_0/un1_decode_vector10_1_a4 1071 87
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[1] 978 117
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[2] 1124 84
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[1] 1186 88
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[0] 1184 97
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_30_iv[31] 814 84
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[27] 1262 156
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[0] 941 103
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[22] 1149 235
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rotator/count_RNO[0] 2436 87
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4] 765 85
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid 1626 157
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[5] 1049 127
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0] 1671 126
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xsample_counter/Xbin_counter/count[6] 2431 118
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[13] 892 85
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/wptr_bin_sync2[0] 2363 100
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m38_i_o2_15 1018 81
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[6] 955 79
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[12] 1230 100
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[5] 976 76
set_location UART_Protocol_0/mko_0/counter_5_axb_4 796 126
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/REN_d1_RNIO5431 869 123
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/Q[10] 919 123
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[1] 1189 106
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F_2[19] 1060 138
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[6] 1259 105
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_o4 741 90
set_location UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Complementary[1] 840 88
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO_0 1146 108
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[16] 863 97
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[5] 945 106
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 1093 145
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[10] 1089 75
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[34] 1571 216
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[8] 947 106
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[37] 987 118
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[12] 1084 72
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 1483 151
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[3] 1031 79
set_location Data_Block_0/Communication_Builder_0/un11_sample_ram_addr_gen_enable_cry_0_RNO 1226 180
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[22] 837 82
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[1] 845 97
set_location Data_Block_0/Communication_Builder_0/state_reg[3] 1221 166
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[6] 979 82
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[22] 1016 138
set_location USB_3_Protocol_0/ft601_fifo_interface_0/actual_state_ns_i_i_a2_i_i_a2_i_o4_0[7] 703 90
set_location Controler_0/Communication_CMD_MUX_0/Communication_REQ 996 88
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[3] 854 100
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_3/g_mode2.u_mstr/o_lckfrc_st 2427 112
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/re_pulse 1032 90
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[8] 1185 100
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/rot_sh[5] 2441 124
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[6] 1057 100
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[25] 1076 136
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[6] 885 100
set_location Data_Block_0/Test_Generator_0/Test_Data_4[6] 1479 124
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0_o2_0[5] 1055 90
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[39] 1045 130
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4] 2441 100
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/almostfulli_2_sqmuxa_i_a4_0 721 90
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[11] 1811 127
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[2] 938 109
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[6] 974 75
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 1498 142
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0] 1557 180
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[10] 1554 219
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI2LCE1[4] 1146 105
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[27] 1209 100
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/Q[3] 1868 99
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/INVBLKX1[0] 1401 189
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m38_i_o2_24 1000 84
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r 1056 151
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[3] 1039 150
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[5] 963 100
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[0] 947 97
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[0] 745 160
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3[8] 774 84
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[2] 753 91
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_7 993 103
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[8] 913 117
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[9] 1200 181
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/RDATA_r[3] 1864 100
set_location Data_Block_0/Communication_Builder_0/next_state_0[13] 1217 165
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[15] 1093 88
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[18] 965 127
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 1212 154
set_location UART_Protocol_1/UART_RX_Protocol_0/nibbles_fault3_1 972 96
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 937 84
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 1326 145
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[5] 1054 106
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[3] 870 90
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2[11] 1116 105
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[23] 885 130
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNICGTD1 1057 111
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F_2[20] 1052 144
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 1314 115
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][0] 2401 100
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 1623 115
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[23] 1524 210
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2_1[30] 877 129
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[8] 1085 76
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/REN_d1 1212 157
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[8] 793 85
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout[0] 1218 157
set_location Controler_0/gpio_controler_0/Outputs_6[14] 1078 75
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[1] 1034 145
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[8] 1476 127
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[6] 1052 157
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid 1029 151
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[29] 977 151
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count[8] 2409 19
set_location Controler_0/ADI_SPI_1/addr_counter[2] 1155 79
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[38] 896 96
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[6] 955 81
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[9] 1105 85
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_rep[11] 967 145
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[9] 1365 157
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][8] 800 85
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[12] 1251 172
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[9] 1083 72
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/empty 1208 157
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_m2_2[1] 2448 117
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 1542 181
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray[6] 749 85
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[14] 909 88
set_location Controler_0/ADI_SPI_0/state_reg[4] 1027 82
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rot_Sync/syncTemp[1] 2447 46
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[6] 1069 106
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[9] 735 85
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_0/fsm_st[4] 2400 91
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_24_iv[31] 759 81
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[11] 1617 124
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[25] 886 124
set_location Controler_0/gpio_controler_0/read_data_frame[15] 1083 79
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[4] 793 46
set_location UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[1] 959 151
set_location I_1 1154 162
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[11] 1038 142
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[9] 861 96
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[18] 966 127
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[3] 1144 235
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[18] 909 87
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid_RNIRPCQ 1625 117
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[4] 1064 157
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[5] 1099 111
set_location Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[0] 1143 99
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 1553 180
set_location Controler_0/gpio_controler_0/Counter_RF_Input 1065 82
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/samples[2] 843 100
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_0/fsm_st_ns_o3_0_a3_0[4] 2416 78
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[11] 1220 106
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[6] 916 310
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[2] 900 105
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer[0] 1179 97
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][4] 1045 157
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[20] 860 132
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2[8] 1129 102
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[26] 869 132
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[8] 1080 108
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][9] 813 91
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[13] 1231 175
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[38] 1033 129
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[22] 1149 234
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xsample_counter/Xbin_counter/count[5] 2430 142
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data[35] 1032 139
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[3] 1819 100
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][0] 795 82
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[2] 995 151
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[15] 853 109
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6] 1058 157
set_location Controler_0/ADI_SPI_0/busy 1020 82
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/un4_update_dout 998 117
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[7] 956 118
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[5] 1485 153
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[24] 895 129
set_location Data_Block_0/Communication_Builder_0/Frame_Counter[1] 1130 160
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[5] 1233 100
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 1482 151
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b[11] 823 106
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[3] 1865 100
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 1648 118
set_location Controler_0/ADI_SPI_1/tx_data_buffer[0] 1117 82
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_19 1170 81
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[26] 919 84
set_location UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0 849 84
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[15] 1241 100
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.0.un2_inputs 1051 84
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[3] 1259 118
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNI4JQV2[0] 1194 150
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[3] 842 99
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[3] 1204 181
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer[0] 1122 81
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[24] 895 130
set_location Controler_0/ADI_SPI_1/write_read_buffer 1133 79
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2[2] 757 87
set_location Controler_0/gpio_controler_0/Outputs[15] 1057 79
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[9] 1320 142
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 1625 115
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data[29] 1069 142
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4] 1368 133
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf[24] 856 82
set_location Controler_0/gpio_controler_0/Outputs_6_1_0[7] 1075 84
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[10] 1601 145
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[9] 1104 100
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[8] 1120 100
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[2] 926 115
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[2] 982 79
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[12] 842 84
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[21] 1034 130
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_11 992 103
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r 858 118
set_location Controler_0/ADI_SPI_1/tx_data_buffer[4] 1107 82
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][7] 2444 97
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8 1163 163
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[14] 1178 172
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[26] 990 126
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1[22] 745 106
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_2/fsm_st_ns_0[1] 2442 105
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.wptr[6] 2415 100
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 1324 115
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0] 1556 180
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[5] 1265 175
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1] 881 115
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[21] 840 126
set_location Controler_0/Answer_Encoder_0/periph_data_i_a2_1[7] 1161 102
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[1] 792 88
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_3[7] 732 84
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rqCode_nx_0_70_a2_0_a5 2418 75
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[3] 923 99
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6] 1027 142
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[20] 1049 130
set_location Controler_0/Reset_Controler_0/read_data_frame[4] 1114 103
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[4] 1189 103
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_2/intg_st[5] 2454 106
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[38] 1304 195
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[22] 1062 127
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[26] 1759 234
set_location Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[15] 1167 96
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_LANE1_SD_OR2 2443 78
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6] 898 115
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[5] 1146 91
set_location Controler_0/Command_Decoder_0/state_reg[7] 1054 91
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[28] 896 106
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[10] 851 106
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[3] 1603 154
set_location Controler_0/gpio_controler_0/read_data_frame_8_3[15] 1084 78
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rmfsm_ns_0_0[0] 2426 108
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[3] 870 91
set_location UART_Protocol_1/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_13 446 144
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[9] 1144 165
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[24] 887 133
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[17] 924 90
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[6] 791 91
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[10] 985 85
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask_1_sqmuxa_0_a2_0 1065 87
set_location Data_Block_0/Test_Generator_0/Test_Data_6[3] 1599 124
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[2] 967 100
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[12] 1181 169
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[39] 900 88
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3] 1346 138
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[27] 895 96
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[36] 794 45
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[3] 1021 78
set_location UART_Protocol_1/Communication_TX_Arbiter_0/state_reg_ns[0] 1081 153
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[14] 871 129
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8] 1484 154
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[6] 942 109
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[12] 942 124
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2] 1400 133
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[1] 1178 100
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0_o2[5] 1127 87
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[11] 1154 100
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[12] 1172 103
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4] 1013 91
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0] 1066 154
set_location Controler_0/Reset_Controler_0/un1_state_reg_1 1062 102
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 1323 145
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[16] 1181 88
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNO[0] 935 81
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xsample_counter/Xbin_counter/count[6] 2431 142
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[3] 1041 151
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrst_Sync_clk_ref/syncTemp[0] 2457 52
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[7] 991 150
set_location Controler_0/gpio_controler_0/read_data_frame_8_3[8] 1080 75
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_3/g_mode2.u_mstr/rqCode[1] 2412 106
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[1] 1015 144
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m70_0_a2_0 1128 75
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/RDATA_r[8] 1847 100
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[23] 896 127
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer[10] 1172 90
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[14] 1062 73
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1[21] 826 103
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 2021 127
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[17] 997 91
set_location Controler_0/gpio_controler_0/read_data_frame_8_0[2] 1052 78
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[19] 903 81
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1[23] 697 106
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 2025 127
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7] 1515 151
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10 879 114
set_location Controler_0/gpio_controler_0/read_data_frame_8_0[14] 1076 78
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[1] 1002 150
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 1298 154
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[5] 1191 102
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[2] 1170 88
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[9] 1262 105
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[18] 904 91
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[4] 1225 102
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[20] 921 90
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[24] 948 85
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[4] 1032 103
set_location Data_Block_0/Communication_Builder_0/fsm_timer[3] 1227 160
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][7] 1073 154
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[7] 1282 124
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[6] 1226 99
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[27] 916 127
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_1/rxidle_st[1] 2439 79
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[14] 1238 100
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][1] 2404 100
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 1034 97
set_location Controler_0/SPI_LMX_0_0/spi_master_0/mosi_1 1123 97
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[14] 1072 76
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[10] 1228 99
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[6] 750 88
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_8_iv_0[31] 753 105
set_location Controler_0/Command_Decoder_0/state_reg[8] 1046 88
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[3] 955 151
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[22] 929 84
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/re_set_RNO 864 123
set_location Controler_0/ADI_SPI_0/counter[7] 1111 79
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[35] 946 97
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg[6] 817 127
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[2] 1095 102
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 1525 175
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_1_iv_0[31] 717 105
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_valid 856 118
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0[2] 934 150
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6] 1395 133
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[9] 940 106
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 1597 115
set_location Controler_0/ADI_SPI_1/rx_data_buffer[2] 1134 88
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6] 895 124
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[6] 846 130
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[7] 1088 97
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[57] 923 309
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[7] 1119 100
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_LANE0_SD_OR2 2410 78
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_2/fsm_st[5] 2447 106
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[1] 1065 97
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[24] 1060 126
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[3] 1061 154
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[32] 1081 97
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_o2[0] 2459 117
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[8] 743 85
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[1] 943 91
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 1309 114
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer[1] 1186 87
set_location Controler_0/gpio_controler_0/read_data_frame_8_4[9] 1088 78
set_location Controler_0/ADI_SPI_1/addr_counter[13] 1166 79
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2] 763 88
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][5] 936 118
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg[8] 853 85
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[9] 1165 175
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3] 942 79
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F[17] 1053 144
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[3] 1609 124
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[12] 1275 199
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[28] 875 90
set_location Data_Block_0/Test_Generator_0/Test_Data_3[7] 1804 127
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[2] 848 130
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2] 1584 156
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[25] 990 142
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r 790 88
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[8] 1171 102
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[29] 904 97
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[2] 853 132
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[11] 1088 87
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[14] 1062 72
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[8] 1616 124
set_location Controler_0/gpio_controler_0/read_data_frame_8_1[7] 1075 78
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a2[0] 2430 87
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4] 839 91
set_location Controler_0/ADI_SPI_0/rx_data_frame[0] 1128 91
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[21] 1046 114
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[36] 1078 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 2027 127
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0] 965 79
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 1656 126
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[3] 856 102
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 1033 97
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[1] 862 99
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 1428 151
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[56] 1026 207
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xfreq_err_arb/error 2443 136
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 1593 115
set_location Controler_0/Reset_Controler_0/un17_write_signal_0_a2_0 1064 87
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_actual_state_23_i_a2_i_o2_0_o2_0_o2_0_o4[31] 708 90
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[0] 846 97
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[27] 1072 142
set_location UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Complementary[0] 847 88
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[15] 1291 180
set_location Controler_0/Command_Decoder_0/LMX2SPI_enable_cmd_i_i_a2 1099 87
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 1970 150
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 789 87
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[5] 1364 168
set_location Controler_0/ADI_SPI_1/addr_counter[29] 1182 79
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[10] 1114 109
set_location UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31 851 81
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[24] 1125 160
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_3/intg_st[0] 2413 115
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11] 1398 133
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[4] 1238 103
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 1567 175
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[38] 1279 219
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[55] 1449 207
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8] 1319 142
set_location Controler_0/Command_Decoder_0/state_reg_RNO[7] 1054 90
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xclk_ref_div/count_RNO[0] 2433 138
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[30] 859 108
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[7] 1223 103
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F_2[28] 1078 141
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[11] 886 90
set_location Data_Block_0/Communication_Builder_0/event_ram_r_data_status_3 1245 174
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[8] 1112 84
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_8_0_a2[4] 751 84
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO[13] 983 87
set_location Controler_0/ADI_SPI_0/addr_counter[3] 988 82
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[0] 1031 154
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[13] 1149 109
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[17] 1035 129
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/update_dout 1062 129
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F[14] 1062 144
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[23] 1530 210
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[31] 935 97
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[9] 1086 109
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[9] 1055 145
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_8_0_a2[4] 782 90
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/rstn 2432 96
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/re_set 1067 112
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[9] 970 90
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.15.un157_inputs 1087 72
set_location UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data[5] 930 127
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[1] 1064 106
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[25] 1052 111
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 1058 136
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg[6] 968 88
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/wptr_gray_3[6] 2445 99
set_location UART_Protocol_1/UART_RX_Protocol_0/nibbles_fault3_3 978 96
set_location Data_Block_0/Communication_Builder_0/fsm_timer_lm_0_fast[0] 1232 159
set_location UART_Protocol_0/mko_0/counter[6] 774 127
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[1] 832 130
set_location Controler_0/ADI_SPI_1/tx_data_buffer_0_sqmuxa_1_i_o2_RNIP3VU 1136 78
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[20] 853 126
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_0/fsm_st[3] 2413 79
set_location UART_Protocol_1/mko_0/counter[15] 450 142
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[21] 986 144
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[36] 920 97
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[4] 963 124
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[27] 1051 114
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[18] 898 82
set_location Controler_0/gpio_controler_0/un1_state_reg_1_i_0 1061 87
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rotator/count[1] 2437 88
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[30] 892 88
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_0 991 103
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[1] 1079 145
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_0/fsm_st_ns_a3_0_a5[2] 2385 90
set_location Controler_0/gpio_controler_0/state_reg_RNO[2] 1115 87
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[22] 889 130
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[20] 1236 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6] 1388 157
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIKT841 1056 138
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[10] 959 109
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout_valid 1203 157
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[3] 923 100
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[12] 1104 105
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m2_i_o2_i 1117 87
set_location Controler_0/gpio_controler_0/state_reg_RNO[4] 1111 87
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 1594 115
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[1] 1030 79
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_1/fsm_st_ns_a3_0_a5_RNIN0CF3[2] 2458 108
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[8] 939 124
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[13] 890 90
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4] 888 115
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Enable_i_a2_0 1306 159
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[6] 836 84
set_location Controler_0/Answer_Encoder_0/periph_data_i_0_1[0] 1130 90
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[19] 957 84
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 1709 124
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[0] 1046 85
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[7] 1171 172
set_location UART_Protocol_1/mko_0/counter_3_i_0_a2_RNID0PB1[4] 467 141
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[7] 876 85
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[13] 1078 73
set_location Clock_Reset_0/Synchronizer_0/Chain_RNI23CB[1]/U0_RGB1 579 147
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[8] 967 76
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[18] 1317 141
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][8] 908 115
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1] 1592 157
set_location Controler_0/Command_Decoder_0/decode_vector[7] 1103 88
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[18] 906 91
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto7_4 1007 114
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[13] 1068 73
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[26] 989 151
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 1573 181
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf[18] 859 82
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[2] 857 133
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[13] 845 127
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[1] 834 129
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[9] 1814 100
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[22] 993 91
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[4] 940 109
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[1] 937 103
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg[10] 839 85
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 1780 100
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[11] 1209 99
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[53] 1468 219
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[7] 931 115
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[26] 920 85
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_FALLING 1070 82
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[1] 1455 127
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[21] 1209 106
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[12] 874 97
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b[23] 701 106
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2] 819 91
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0] 1452 175
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[6] 1778 118
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][6] 2401 97
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1] 843 91
set_location Controler_0/ADI_SPI_0/addr_counter[18] 1003 82
set_location Clock_Reset_0/Synchronizer_0_0_0/Chain[0] 2364 97
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[1] 1487 145
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3] 1400 139
set_location USB_3_Protocol_0/ft601_fifo_interface_0/actual_state_ns_i_0_0_0_0_1[8] 709 87
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[21] 988 124
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[8] 878 132
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[22] 1101 97
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer_0_sqmuxa_i_0_RNI7INJ 1155 87
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 853 117
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[10] 1492 124
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[33] 900 90
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[3] 920 90
set_location UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data[17] 956 127
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2] 1047 142
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[1] 882 127
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[38] 1042 136
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1[12] 705 106
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[2] 1326 139
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector[1] 880 88
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5] 1344 139
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame_3_0_0_a6_16 1265 102
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[18] 296 174
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2_0_2[5] 1133 99
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[2] 1046 151
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[24] 1125 159
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[3] 1028 79
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/wptr_bin_sync2[2] 2365 100
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[0] 1075 145
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2[7] 1158 96
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2] 2424 100
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 1025 97
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[20] 975 124
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer[3] 1179 87
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.rptr_RNO[0] 2375 96
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[16] 1240 184
set_location Controler_0/gpio_controler_0/Outputs[11] 1064 79
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[22] 982 124
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4] 990 97
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2] 2432 100
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1_0[15] 1234 99
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[1] 745 88
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[9] 851 91
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIQVTM1[0] 944 114
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[5] 1195 102
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[6] 1202 102
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1] 912 106
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[9] 1532 150
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[26] 890 130
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[11] 1035 78
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[12] 913 96
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[15] 1241 99
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[16] 858 96
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[9] 958 115
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[5] 1046 127
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[31] 915 90
set_location Controler_0/gpio_controler_0/Outputs_6_1_0[8] 1076 75
set_location UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto11_4 855 135
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[8] 2012 127
set_location Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[16] 1173 96
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[5] 1670 157
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_0[0] 1209 96
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F_2[21] 1038 138
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[2] 977 124
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[36] 1039 127
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf[11] 817 103
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[1] 1111 105
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 1977 151
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F[11] 1039 141
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2[8] 740 85
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf[10] 824 103
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 1202 153
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[8] 824 100
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[7] 1173 100
set_location Data_Block_0/Communication_Builder_0/fsm_timer[5] 1229 160
set_location UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[0] 819 126
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[21] 894 99
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[33] 1529 336
set_location USB_3_Protocol_0/ft601_fifo_interface_0/actual_state_ns_a4_0_a2_0_a2_0_a2_0_a4_i[2] 728 84
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[38] 900 84
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6] 1466 174
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[3] 1491 150
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[2] 968 99
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[26] 1069 136
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[24] 956 84
set_location UART_Protocol_0/UART_RX_Protocol_0/nibbles_fault3 846 87
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[32] 900 99
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 839 96
set_location Controler_0/ADI_SPI_1/un1_reset_n_inv_2_i_a2 1124 87
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNO 1067 129
set_location UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[5] 954 151
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[7] 1668 124
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 1570 181
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_1/sync_st[1] 2437 79
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[30] 1009 151
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[6] 890 115
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b[22] 749 106
set_location Controler_0/ADI_SPI_0/data_counter[4] 1013 88
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[2] 1050 82
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[3] 1122 159
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/RDATA_r[18] 1859 100
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[4] 1104 102
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.6.un112_inputs 1034 81
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1[11] 816 103
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[39] 1035 139
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1[13] 703 106
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[50] 1358 156
set_location Data_Block_0/Communication_Builder_0/next_state_2_sqmuxa 1219 159
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_AND2_RX_VAL_3 2419 105
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2] 821 91
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[4] 1029 79
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_7_0_a2[5] 945 105
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xclk_ref_div/count_RNO[1] 2435 138
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[1] 1145 91
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[33] 912 96
set_location UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_5 896 135
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[16] 1290 180
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[2] 1074 150
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[22] 1008 145
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 1318 115
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[17] 873 91
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][4] 2396 97
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[7] 959 112
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 1629 117
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[5] 780 91
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg[5] 847 85
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2] 843 124
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[6] 787 90
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[49] 1710 36
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[12] 1084 100
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[4] 1115 106
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[13] 990 91
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[36] 1039 126
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 1059 133
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[0] 973 82
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[4] 830 130
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0_1_tz[5] 1053 90
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[26] 985 126
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8] 1482 175
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[14] 883 133
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_0/rxidle_st[0] 2412 76
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[21] 966 123
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 1567 145
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift_RNO[7] 927 102
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[10] 1089 76
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_3/fsm_st[0] 2434 115
set_location Controler_0/Command_Decoder_0/decode_vector_10_7_0_.m5 1079 90
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[13] 1187 160
set_location Controler_0/Answer_Encoder_0/cmd_status_dummy[2] 1094 91
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 1459 145
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.14.un72_inputs 1059 72
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[5] 1169 172
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI2US4[4] 1044 144
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[20] 1051 129
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2[8] 793 84
set_location Controler_0/Answer_Encoder_0/cmd_ID[1] 1105 97
set_location Controler_0/ADI_SPI_0/counter[6] 1110 79
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[15] 981 127
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3[1] 764 87
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_0/fsm_st[4] 2412 79
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 1478 151
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 1778 100
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[4] 1050 114
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg[1] 842 85
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[9] 1038 133
set_location Controler_0/ADI_SPI_1/sdio_cl_2_i_a2_0_0 1145 78
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[3] 881 82
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[4] 1597 124
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 920 108
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 1321 145
set_location Controler_0/gpio_controler_0/Outputs_6_sn_m2 1072 84
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[21] 836 82
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_1[0] 1753 99
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[0] 853 136
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[6] 1058 156
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[34] 1041 136
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_i_o2[1] 975 87
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/INVBLKY0[0] 1260 198
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[15] 1088 73
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[1] 914 106
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[18] 917 96
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 1348 118
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_10_iv[31] 745 105
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[7] 956 115
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xfreq_err_arb/error_RNI7L29 2442 117
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_2/fsm_st[2] 2456 106
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrst_Sync_clk_ref/syncTemp[0] 2405 22
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un15_read_signal_0_a2_1_a2_1_a3_0_a3_0_a3 1205 108
set_location Controler_0/Command_Decoder_0/Has_Answer_2_0_0_o4_0 1068 90
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[19] 223 234
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_1_0_a2[0] 2406 99
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data[26] 1083 154
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/history[1] 2456 52
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/TRG_Unit_Detect 1763 103
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[36] 799 45
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 837 96
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[2] 1042 81
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer[5] 1178 87
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0] 1992 123
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xclk_ref_div/count[1] 2458 52
set_location Data_Block_0/Communication_Builder_0/next_state_0[10] 1210 159
set_location Controler_0/Command_Decoder_0/state_reg_RNO[5] 1049 90
set_location Controler_0/Command_Decoder_0/decode_vector_10_3dflt 1096 87
set_location Clock_Reset_0/Synchronizer_0/Chain_RNI23CB[1]_CLK_GATING_AND2 978 90
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/rot_last[0] 2438 46
set_location UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data[34] 960 118
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[29] 900 96
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[9] 1612 124
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_3/fsm_st[1] 2428 115
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xclk_in_rot_Sync/syncOutput[1] 2426 136
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3] 952 115
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[10] 1462 175
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[2] 927 118
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[24] 901 81
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_RISING_RNO 1044 81
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[30] 1017 151
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[29] 954 90
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/history[1] 2439 127
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 1492 142
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 1063 133
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[32] 152 96
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[10] 934 82
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[2] 1256 106
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[7] 1184 100
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[4] 1118 100
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2 1057 105
set_location Data_Block_0/Test_Generator_0/Test_Data_2[1] 1842 127
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0[11] 962 144
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_26_iv[31] 789 96
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[21] 950 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/REN_d1 1361 118
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIU4KT[4] 945 117
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 1334 145
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 1940 151
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rmfsm_ns_0[0] 2426 75
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[15] 1287 193
set_location Controler_0/Answer_Encoder_0/periph_data_i_a2_0[3] 1149 96
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[23] 2333 282
set_location Controler_0/gpio_controler_0/read_data_frame_8_3[1] 1051 78
set_location Controler_0/REGISTERS_0/state_reg[2] 1112 82
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame_3_0_0 1261 111
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[10] 937 124
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[15] 924 99
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 1000 118
set_location Controler_0/SPI_LMX_0/spi_master_0/receive_transmit_0_sqmuxa_0_a3_0_a3 1158 90
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 1975 151
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[6] 1067 154
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[0] 1033 145
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[26] 1214 106
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[2] 1043 109
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 1323 136
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[10] 900 118
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 1298 142
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[4] 948 151
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[0] 882 133
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 1426 151
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[0] 860 130
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[16] 1173 97
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[1] 893 106
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.11.un137_inputs 1060 72
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[9] 1471 174
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[33] 1673 336
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[28] 859 127
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[38] 912 315
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_13 1169 81
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[3] 1214 174
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[9] 1174 103
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[17] 950 91
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[4] 885 96
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[6] 1242 106
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_17_iv[31] 757 81
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[3] 1227 184
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[12] 1176 172
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_2_iv_0[31] 785 96
set_location Controler_0/ADI_SPI_0/sdio_1 1043 85
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[19] 1063 100
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5] 1459 175
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.afull_r 1046 154
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_WE_F 1087 153
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[2] 973 124
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data[5] 1077 145
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[7] 849 91
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[39] 910 87
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELNKTMR/syncr 2436 115
set_location UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[6] 849 130
set_location Controler_0/ADI_SPI_0/tx_data_buffer[5] 1104 82
set_location Data_Block_0/FIFOs_Reader_0/state_reg_ns[4] 1251 186
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[14] 1187 88
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 1454 145
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/Q[7] 920 123
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[11] 823 105
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[8] 979 85
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid 947 85
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 1638 154
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[5] 1261 105
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[11] 1759 103
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[9] 955 88
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[21] 950 96
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 1297 115
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[3] 1172 88
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[10] 1075 76
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rot_Sync/syncOutput[1] 2427 124
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0 2460 17
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[3] 965 85
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_2/lckfrc_st 2437 106
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 1587 115
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_16 1168 81
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.afull_r 1199 151
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[21] 892 90
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[29] 848 127
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[3] 1387 156
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 1421 144
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[15] 964 151
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 1190 151
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[5] 299 174
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[5] 987 126
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3] 945 79
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[26] 1073 136
set_location UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data[1] 945 127
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[37] 907 85
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[19] 1038 127
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[4] 1148 91
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_valid 1028 151
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[31] 1070 96
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[7] 1164 174
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[2] 1403 190
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6] 894 115
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[0] 468 282
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[21] 745 91
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg[10] 964 145
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[9] 1003 150
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[25] 990 141
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[18] 288 174
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[19] 891 85
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[13] 1042 105
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[7] 1051 151
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 1083 145
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a2[1] 2442 123
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto25_2 1042 99
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[13] 1065 100
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[3] 931 106
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 1182 151
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/INVBLKX0[0] 1289 180
set_location Controler_0/ADI_SPI_0/addr_counter[1] 986 82
set_location Controler_0/Command_Decoder_0/state_reg[6] 1052 91
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[4] 979 75
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/un1_rqCode_nx11_0_1 2428 102
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 1687 127
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][1] 1037 151
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[4] 866 123
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[5] 988 127
set_location Controler_0/ADI_SPI_1/sdio_1_sqmuxa_0_a2 1142 78
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIMJQK[0] 875 99
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 1022 124
set_location UART_Protocol_0/UART_RX_Protocol_0/counter_RNO[0] 822 84
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4] 1521 151
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[7] 1601 153
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[5] 1167 175
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[17] 1266 181
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Test_Generator_Enable_1_sqmuxa_0_a2_0_a2_1_a3_0_a3_0_a3 1203 96
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[15] 1140 109
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 1509 141
set_location Controler_0/ADI_SPI_0/addr_counter[30] 1015 82
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[5] 829 90
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[13] 892 105
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[7] 1817 124
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_2 990 103
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[2] 853 133
set_location Data_Block_0/Test_Generator_0/Test_Data_5[11] 1256 115
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8] 1392 138
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[19] 1061 114
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2[1] 1056 153
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][9] 969 76
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][9] 1048 145
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte_1_sqmuxa 853 102
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg[4] 970 91
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_4_iv_i_a2 927 150
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rqCode[1] 2419 106
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[35] 1079 96
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[1] 1145 106
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0] 1430 144
set_location Controler_0/gpio_controler_0/Outputs_6_1_0[10] 1072 75
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/RDATA_r[9] 1840 100
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[29] 864 127
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9] 1335 139
set_location Data_Block_0/Test_Generator_0/Test_Data_7[11] 1487 115
set_location Controler_0/ADI_SPI_1/tx_data_buffer_0_sqmuxa_1_i_o2 1139 78
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[8] 1092 82
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[33] 919 99
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 1591 115
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[8] 1257 106
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[18] 1234 97
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2] 905 112
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[13] 1293 193
set_location Controler_0/ADI_SPI_1/rx_data_buffer[1] 1133 88
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrst_Sync_clk_ref/syncTemp[0] 2441 118
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[7] 966 75
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 1622 115
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 1291 154
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[1] 1048 75
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[37] 1088 90
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3[0] 758 87
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/wptr_gray_3[9] 2435 96
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[8] 1271 199
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 1322 145
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.wptr_gray[10] 2445 97
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un23_read_signal_0_a2_0_a2_3_a2_3_a2_3_a2 1208 96
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[25] 1552 114
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[13] 902 82
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_15_iv[31] 861 81
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][3] 1040 151
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[15] 1102 84
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[19] 1038 126
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data[25] 1086 142
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[0] 1317 157
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xsample_counter/Xbin_counter/count[0] 2425 142
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xsample_counter/Xbin_counter/count_RNI853C3[2] 2439 117
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 1512 138
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[28] 842 127
set_location UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[3] 955 150
set_location Controler_0/gpio_controler_0/read_data_frame_8_1[9] 1081 78
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0] 1627 117
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[2] 981 79
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m38_i_o2_13 999 84
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_6 787 87
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[0] 1045 85
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[2] 1033 82
set_location Controler_0/gpio_controler_0/read_data_frame_8_3[7] 1074 78
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[25] 975 117
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_1/intg_st[1] 2450 79
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 1409 145
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_4_iv[31] 853 81
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7] 1360 172
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][7] 974 85
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[7] 1117 106
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[14] 1057 72
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask_1_sqmuxa_0_a2_1_RNI0KQV 1062 87
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[13] 1170 103
set_location Data_Block_0/Communication_Builder_0/Frame_Counter_Reset_N_i_a2 1195 159
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[15] 1180 88
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_clock_int 840 106
set_location Controler_0/gpio_controler_0/read_data_frame_8_0[9] 1061 78
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 1311 115
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[9] 1019 144
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[39] 902 91
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_WE 1087 154
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[11] 1263 157
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[5] 1669 157
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[18] 1242 184
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 1471 150
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[12] 1236 184
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rot_Sync/syncTemp[0] 2433 88
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.rptr_gray[7] 2423 100
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1] 1461 151
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0] 1404 153
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2] 1011 91
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.8.un42_inputs 1086 75
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 1085 145
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[1] 1166 175
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2[0] 974 78
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg[12] 963 145
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[23] 891 126
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][7] 1049 145
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 1624 117
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_19 1247 99
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_s1_0_a4 904 102
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[11] 867 129
set_location Controler_0/Command_Decoder_0/cmd_CDb 1070 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11] 1518 151
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F_2[15] 1064 144
set_location Controler_0/gpio_controler_0/un3_write_signal_0_a2 1063 87
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg[5] 956 145
set_location Controler_0/ADI_SPI_0/rx_data_frame[7] 1133 91
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[26] 1775 255
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[17] 1182 91
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[4] 1147 103
set_location Controler_0/ADI_SPI_0/addr_counter[23] 1008 82
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3] 826 91
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[3] 1009 142
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/RDATA_r[5] 1862 100
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[1] 1207 181
set_location UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg[0] 962 88
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[9] 1321 138
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[4] 1821 124
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[4] 1311 43
set_location Controler_0/Reset_Controler_0/EXT_HMC_Reset_N 1035 105
set_location Controler_0/ADI_SPI_1/data_counter[8] 1137 82
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_9_0_a2[0] 1041 150
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 1455 145
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[3] 1402 139
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 1100 151
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[55] 1435 207
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RE_d1 1481 157
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[11] 1202 181
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[19] 895 106
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[11] 1061 97
set_location UART_Protocol_1/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_18 463 141
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 1429 151
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[0] 1146 103
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[0] 1237 100
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[10] 1039 132
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_13 980 103
set_location Data_Block_0/Test_Generator_0/Test_Data_7[5] 1481 115
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r[8] 777 91
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[20] 1058 91
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4] 889 115
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/fifo_valid 1004 118
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 1316 115
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[8] 1134 103
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[36] 1071 97
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[2] 940 103
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[36] 1122 112
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0] 745 97
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/memraddr_r_0_sqmuxa_x_6 2388 90
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[0] 762 88
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[6] 1039 79
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 1352 118
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[5] 912 88
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[12] 873 136
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 1346 118
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 1784 100
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI2K7[5] 2421 87
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 1039 124
set_location USB_3_Protocol_0/ft601_fifo_interface_0/actual_state_ns_i_i_a2_i_i_a2_i_o4[7] 717 87
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[37] 859 97
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[1] 862 100
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[5] 1797 100
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[5] 932 106
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[4] 977 76
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[7] 919 118
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r4_0_a2_0_a2 883 90
set_location Controler_0/ADI_SPI_1/data_counter[31] 1160 82
set_location Controler_0/ADI_SPI_0/data_counter[9] 1018 88
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[13] 1090 102
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[14] 1056 73
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F[6] 1068 144
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 1686 127
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[7] 804 91
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2] 940 79
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[9] 1247 103
set_location Controler_0/ADI_SPI_1/rx_data_frame[1] 1128 88
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[0] 913 115
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 1346 136
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[1] 909 82
set_location Controler_0/ADI_SPI_1/data_counter[29] 1158 82
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[1] 1021 154
set_location UART_Protocol_1/UART_RX_Protocol_0/Diag_Valid_0_i_a2_7 969 90
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[41] 1477 156
set_location Controler_0/ADI_SPI_0/un1_state_reg_11_i_0 1030 81
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[32] 271 96
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[10] 1817 127
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[3] 964 84
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b[29] 808 85
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 1057 139
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[3] 1614 124
set_location UART_Protocol_0/UART_TX_Protocol_0/Last_Byte_0_sqmuxa 833 132
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[9] 883 126
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[0] 1206 181
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[18] 1255 174
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[23] 872 96
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[10] 1897 127
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrot_sh_ctr/rot_last[1] 2429 136
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[1] 1460 150
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[12] 1248 106
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/fine_lock 2427 139
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0_a2_0_5[0] 971 144
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[8] 944 109
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lm_0[7] 2403 87
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[6] 1305 196
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[17] 1103 85
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[22] 752 91
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8] 1411 153
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[5] 843 126
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[23] 973 118
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[20] 921 91
set_location Controler_0/gpio_controler_0/Outputs_6_1_0[11] 1066 78
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[9] 742 88
set_location Data_Block_0/Communication_Builder_0/un1_state_reg_3_0_I_33_RNO_0 1201 159
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[5] 1049 115
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0] 1465 150
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[3] 960 100
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1] 1530 151
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_6 875 117
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[21] 1100 84
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[12] 1074 75
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[15] 1148 97
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[18] 1057 91
set_location Controler_0/ADI_SPI_0/data_counter[3] 1012 88
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[31] 999 127
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1[27] 781 97
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F[18] 1067 144
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[5] 851 97
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[0] 755 88
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 1981 151
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 2024 127
set_location Controler_0/Command_Decoder_0/un1_decode_vector10_1_o4 1070 87
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.12.un62_inputs 1090 72
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 1185 151
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO[11] 862 84
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[8] 1196 106
set_location Controler_0/Communication_CMD_MUX_0/un2_communication_req 993 87
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[2] 1317 142
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[10] 868 81
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_1/sync_st[2] 2437 109
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1] 943 79
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[4] 828 90
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[27] 1215 106
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/count_RNI0T3S1[4] 2435 126
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[43] 548 69
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_LANE3_SD_OR2 2432 114
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[14] 1105 108
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10] 1352 139
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[9] 938 91
set_location Controler_0/Command_Decoder_0/counter[5] 1013 100
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 1537 175
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9] 1471 175
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[7] 1091 82
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Last_TRG_Detect_Vector[7] 1755 100
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 1189 151
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIE5E51[0] 851 123
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_1 1068 108
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[12] 841 88
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[30] 859 109
set_location Controler_0/ADI_SPI_0/data_counter[7] 1016 88
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[25] 1241 97
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[6] 1011 145
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[27] 871 133
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_1_1 863 99
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 1626 153
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[32] 1003 123
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[11] 1051 96
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/genblk1.RXRDY5 911 105
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[1] 843 88
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[18] 833 82
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[6] 928 106
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI91QG 1416 150
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4] 1485 174
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][0] 939 103
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9] 1332 138
set_location Controler_0/ADI_SPI_1/assert_data_3_0_a2 1143 78
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[17] 1166 97
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[0] 1091 102
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[14] 1144 109
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[10] 863 123
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_0/fsm_st_RNIDBS8[2] 2384 90
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[9] 898 118
set_location Controler_0/Command_Decoder_0/counter[4] 1012 100
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_23_iv_0[31] 747 105
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 1355 118
set_location Controler_0/gpio_controler_0/read_data_frame_8_1[4] 1050 78
set_location Data_Block_0/Test_Generator_0/Test_Data_2[4] 1801 124
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_o2[0] 2440 45
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[4] 798 45
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F[33] 1065 138
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[24] 1068 136
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm_ns_o3_0[4] 2433 102
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[14] 1212 181
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/wptr_bin_sync2[6] 2454 100
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_2/fsm_st_ns_0[3] 2457 105
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 1558 175
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/genblk1.RXRDY 862 103
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1] 820 91
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[7] 933 103
set_location Controler_0/ADI_SPI_1/counter[1] 1128 79
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[8] 979 142
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[13] 1190 100
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[31] 934 90
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[7] 832 84
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[23] 972 117
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[56] 1065 207
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2_0_a2[3] 1052 90
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNISINC1 1207 156
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi 1653 153
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_3/fsm_st[5] 2435 115
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[10] 1094 82
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[2] 1059 139
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer[4] 1185 87
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[19] 1014 139
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[4] 1212 102
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[25] 1213 106
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[30] 996 126
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11] 1590 157
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[15] 1062 99
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/re_pulse 1058 111
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[0] 1017 145
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rqEn 2433 76
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[0] 1451 151
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[16] 974 127
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[2] 951 151
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[17] 1709 36
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[1] 1177 96
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[7] 1078 154
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[5] 1596 145
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNI4CNT[0] 1115 96
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[5] 972 75
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[5] 894 118
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[2] 819 88
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 1292 115
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNO[0] 827 99
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 1312 118
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[0] 977 142
set_location UART_Protocol_1/UART_RX_Protocol_0/Diag_Valid_0_i_a2_4 965 90
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[17] 1073 96
set_location Controler_0/ADI_SPI_0/addr_counter[2] 987 82
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[3] 1457 160
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un1_ACQ_Counters_Reset_0_0_0_1_a3_1 1210 96
set_location USB_3_Protocol_0/ft601_fifo_interface_0/actual_state_RNO[3] 708 87
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf[14] 711 106
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[15] 961 151
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[10] 1050 111
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[12] 855 124
set_location Controler_0/gpio_controler_0/Inputs_Last[15] 1087 73
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[12] 1207 103
set_location UART_Protocol_1/UART_RX_Protocol_0/FaultCounter_Elapsed 894 136
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[1] 1454 127
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrot_sh_ctr/rot_last[0] 2427 136
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[8] 812 90
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[17] 1286 180
set_location Controler_0/SPI_LMX_0_0/spi_master_0/INT_sclk 1126 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 1619 154
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[9] 1045 97
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M_1_sqmuxa_0_a2_0_a2_0_a3_0_a3_0_a3 1216 99
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/RDATA_r[4] 1852 100
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3] 766 85
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[42] 1384 207
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[23] 838 82
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[21] 1185 172
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi 1418 150
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[4] 1010 145
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 1350 118
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[6] 1097 108
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[6] 1101 100
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[20] 1046 129
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/REN_d1_RNIN1UR 921 108
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/REN_d1 1058 130
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 1530 175
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[16] 1178 90
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 1319 115
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rx_ready_sync[1] 2415 76
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[1] 1119 84
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[0] 876 100
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[19] 1237 175
set_location UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[0] 832 133
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.5.un27_inputs 1047 84
set_location Controler_0/gpio_controler_0/un1_state_reg_1_i_o2 1060 87
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[8] 1032 76
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[20] 854 127
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[14] 1061 145
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[29] 954 91
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/update_dout 859 117
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[30] 875 88
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[20] 872 90
set_location Controler_0/ADI_SPI_1/data_counter[19] 1148 82
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2[5] 745 85
set_location Controler_0/Answer_Encoder_0/periph_data_1_i_m2[6] 1138 90
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a2[0] 2436 45
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[30] 902 87
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[8] 953 112
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[29] 1075 133
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a2[1] 2459 114
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 1458 145
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5] 1413 154
set_location Controler_0/gpio_controler_0/read_data_frame[12] 1086 79
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[17] 996 150
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[10] 732 91
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[3] 1051 76
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L_1_sqmuxa_0_a2_0_a2_0_a3_0_a3_0_a3 1223 99
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[11] 1148 109
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r 920 109
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[33] 1526 336
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_1/intg_st[3] 2452 109
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7] 1485 144
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/fine_lock_RNO 2440 90
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[17] 1176 169
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[1] 1239 103
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[25] 882 84
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[0] 1050 132
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[1] 1049 82
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO[2] 841 84
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[22] 903 84
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[14] 1175 97
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[27] 1004 127
set_location Controler_0/ADI_SPI_0/sdio_cl_2_i_a2_0_0 1023 81
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 1517 142
set_location Data_Block_0/FIFOs_Reader_0/state_reg_ns_0[1] 1255 186
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[20] 1094 84
set_location Controler_0/Command_Decoder_0/counter[18] 1026 100
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[18] 862 133
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11] 1470 174
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][8] 809 91
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[3] 1055 106
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[1] 1258 106
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[21] 1278 186
set_location Controler_0/Answer_Encoder_0/periph_data_i_a2_0[4] 1147 96
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[0] 1013 139
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[6] 844 97
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m38_i_o2_16 998 84
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[11] 1168 174
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_5[10] 1227 99
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[20] 954 84
set_location UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_7 898 135
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0[0] 837 126
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][4] 752 85
set_location Controler_0/ADI_SPI_0/rx_data_buffer[5] 1116 91
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 1074 153
set_location Controler_0/Answer_Encoder_0/periph_data_i_a2_1[5] 1158 102
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 1089 145
set_location Controler_0/Answer_Encoder_0/state_reg[4] 1049 100
set_location Controler_0/REGISTERS_0/state_reg_ns_a2_0_a2[4] 1102 81
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F[9] 1034 141
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[10] 1228 100
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0_a2_0_1[0] 966 144
set_location Controler_0/Command_Decoder_0/state_reg_RNIFGUM[0] 1053 99
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[9] 1068 153
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[1] 834 130
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/re_pulse_d1 919 109
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[5] 929 106
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/update_middle 944 123
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[1] 909 105
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[9] 1036 142
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[5] 1096 112
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_1/fsm_st[0] 2436 79
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[7] 946 106
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4] 1368 132
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNI3GPP[10] 841 126
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[15] 909 99
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][10] 908 112
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3] 1496 150
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[6] 1319 157
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[3] 1046 105
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[0] 925 102
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[27] 899 91
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 1292 154
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[5] 846 100
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[9] 1417 222
set_location UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto13 857 135
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[59] 1938 63
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[8] 847 84
set_location Data_Block_0/Communication_Builder_0/fsm_timer[7] 1231 160
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[8] 1485 109
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[8] 1034 102
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[8] 985 141
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[14] 1277 199
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[17] 956 91
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 2016 124
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[6] 1903 127
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[21] 826 105
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 2015 127
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[16] 1003 145
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11] 1588 157
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 1620 156
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F[39] 1033 138
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[6] 1242 109
set_location Controler_0/ADI_SPI_1/rx_data_buffer[3] 1131 88
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[8] 1017 91
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[7] 955 106
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[0] 1041 106
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[19] 951 127
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3] 1513 145
set_location UART_Protocol_0/UART_RX_Protocol_0/nibbles_fault3_1 828 87
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4] 1338 138
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[0] 1057 151
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2] 1589 157
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[19] 1061 115
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[12] 947 124
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[9] 860 96
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5 994 87
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[14] 920 84
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 1629 157
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[9] 1267 211
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[4] 845 99
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10] 1366 118
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[11] 1106 100
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[10] 813 88
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2[5] 978 75
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_i_o2[2] 863 84
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[51] 1187 174
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1[17] 861 82
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[3] 872 85
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[17] 1015 150
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_1/fsm_st[1] 2447 79
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg[11] 973 88
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[4] 786 90
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[0] 945 97
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[8] 938 124
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[9] 797 85
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[7] 1240 100
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5] 969 109
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[18] 859 124
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[7] 831 130
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[4] 1041 102
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[24] 897 85
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[9] 938 106
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_1/intg_st[2] 2451 79
set_location UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Value[0] 830 88
set_location UART_Protocol_0/UART_TX_Protocol_0/counter_n4 834 132
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[10] 1111 108
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[17] 1289 193
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7] 1363 172
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[23] 889 105
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[2] 1032 151
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[29] 1006 127
set_location Controler_0/ADI_SPI_1/divider_enable_RNI29DG 1138 75
set_location Controler_0/ADI_SPI_1/addr_counter[21] 1174 79
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[1] 895 127
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[11] 1008 150
set_location Controler_0/gpio_controler_0/read_data_frame_8_4[13] 1097 78
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[11] 1478 157
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/Q[30] 912 126
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 906 114
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][6] 754 85
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[8] 931 99
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[20] 1016 145
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[23] 987 151
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xsample_counter/Xbin_counter/count[8] 2433 118
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[9] 822 106
set_location UART_Protocol_1/mko_0/counter[1] 436 142
set_location Controler_0/ADI_SPI_0/sdio_1_sqmuxa_0_a2 1024 81
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 1938 151
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[5] 1045 105
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[14] 1238 184
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[8] 1041 145
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2] 904 112
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[14] 1040 129
set_location USB_3_Protocol_0/ft601_fifo_interface_0/actual_state[9] 729 85
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 1038 124
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/fine_lock_combo.un1_lock_event5_0_a3_0_0 2408 21
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm_ns_o3_0[3] 2430 102
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[1] 888 127
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[24] 997 141
set_location Controler_0/Answer_Encoder_0/periph_data_i_a2_0[0] 1145 96
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[3] 1078 145
set_location Controler_0/ADI_SPI_0/data_counter[2] 1011 88
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[7] 943 109
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[20] 1098 97
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[4] 926 96
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[8] 1250 106
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[7] 792 84
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_2/g_mode2.u_mstr/rqEn_RNO 2397 105
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[0] 932 118
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[19] 1092 84
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r4_0_a2 1622 156
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 1042 123
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[16] 959 127
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4] 1381 157
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[9] 958 109
set_location Controler_0/Command_Decoder_0/FaultCounter_Reset_N_i_a2_0_a2_3_RNI53Q31 1046 90
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1[2] 814 85
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[24] 956 85
set_location Controler_0/Reset_Controler_0/read_data_frame_6[0] 1081 102
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[29] 879 84
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[5] 763 84
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[11] 1097 102
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[21] 1237 97
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0] 1583 180
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[7] 1228 103
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_OR2_RX_IDLE_1 2438 78
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[2] 1145 103
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[19] 1164 97
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[9] 1230 103
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.rptr[5] 2369 97
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[14] 1230 97
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 1036 97
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[27] 1021 36
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 1643 118
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIUFIS[4] 1046 96
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 1646 118
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[7] 1069 73
set_location Controler_0/ADI_SPI_1/counter[5] 1121 79
set_location Controler_0/ADI_SPI_1/addr_counter[14] 1167 79
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid_RNIVAD71 947 84
set_location Controler_0/Reset_Controler_0/read_data_frame[2] 1094 103
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[2] 1180 97
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[2] 933 96
set_location UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data[30] 912 127
set_location Controler_0/Reset_Controler_0/un1_state_reg_2_1 1053 102
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[15] 1043 127
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_1/sync_st[1] 2438 109
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[0] 1482 153
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[28] 986 141
set_location Controler_0/Answer_Encoder_0/periph_data_i_0[3] 1130 99
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2[4] 895 114
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[6] 1067 100
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[7] 1155 103
set_location UART_Protocol_0/INV_1_0 962 117
set_location Controler_0/ADI_SPI_0/state_reg[3] 1034 85
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[55] 1534 210
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_18_iv_0[31] 711 105
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][6] 938 118
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[8] 1034 103
set_location Controler_0/gpio_controler_0/read_data_frame_8_0[8] 1077 75
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[28] 1078 142
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_10_0_a2[2] 1040 150
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[32] 1317 156
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 954 111
set_location Controler_0/ADI_SPI_0/state_reg_RNIGMLH[4] 1126 84
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[13] 1206 102
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2] 747 97
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rmfsm_RNIOR0P1[2] 2427 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 1525 171
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 1025 124
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_3/fsm_st[2] 2420 115
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 1491 142
set_location Controler_0/gpio_controler_0/state_reg_RNO[5] 1106 87
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[5] 929 115
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[17] 877 127
set_location UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto5_3 852 135
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIMKPL[4] 735 96
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[42] 1260 156
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0[6] 817 126
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter_RNO[0] 1240 174
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[10] 1076 76
set_location Data_Block_0/Communication_Builder_0/Frame_Counter_Reset_N_i_a2_1 1197 159
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[18] 1266 102
set_location Controler_0/Answer_Encoder_0/periph_data_i_a2_2[9] 1163 102
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[0] 846 96
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm[3] 2430 103
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[35] 898 100
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold_1_sqmuxa_0_a2_1_a2_0_a3_0_a3_0_a3 1213 99
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[25] 1151 160
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1] 950 115
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m38_i_o2 997 84
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[37] 937 90
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[6] 1269 199
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg[9] 967 88
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_1/fsm_st_ns_o3_0_o5[4] 2445 108
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[12] 1160 100
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/wptr_gray_3[4] 2436 99
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[0] 1150 159
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[5] 1229 99
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.wptr[2] 2411 100
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[5] 954 79
set_location Controler_0/Reset_Controler_0/read_data_frame[1] 1112 103
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1] 1010 91
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 1466 145
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[15] 1088 72
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[9] 912 117
set_location Controler_0/SPI_LMX_0_0/spi_master_0/receive_transmit 1122 97
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[22] 1082 88
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[12] 1087 88
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[0] 903 105
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 1934 151
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[6] 842 261
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[19] 906 82
set_location Data_Block_0/Communication_Builder_0/wait_next_state[10] 1210 160
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[30] 853 130
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty 1031 151
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[5] 977 145
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[18] 1282 105
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/last_bit[0] 857 103
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[29] 1123 111
set_location Controler_0/gpio_controler_0/Outputs[5] 1066 76
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[9] 1018 91
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg[4] 958 145
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[6] 850 100
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 1937 151
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_3/g_mode2.u_mstr/un1_rqCode_nx11_0_a5_0_1 2429 105
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[2] 920 105
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/count[3] 2428 127
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_1_1 900 102
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[24] 1002 91
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/rptr_gray_3[0] 2388 99
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 1939 151
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[4] 775 88
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[10] 1429 171
set_location Data_Block_0/Communication_Builder_0/state_reg[6] 1198 166
set_location Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[19] 1164 96
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[7] 1543 127
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 1612 154
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[1] 979 118
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/wptr_gray_3[2] 2424 99
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_5 1032 153
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[11] 1563 97
set_location Controler_0/Reset_Controler_0/state_reg[5] 1104 88
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/rstn 2423 123
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[17] 931 91
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/rptr_gray_3[9] 2403 96
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_AF_RDEN 706 91
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[4] 1225 103
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[15] 1131 103
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[1] 882 126
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 1104 151
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[19] 1051 132
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rqCode[1] 2415 106
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5] 2455 100
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[27] 763 91
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[18] 1062 160
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 1479 151
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[7] 1455 154
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[8] 1239 100
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3[5] 762 84
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_x2[2] 2447 45
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[8] 1150 106
set_location UART_Protocol_1/Communication_TX_Arbiter_0/state_reg_ns[2] 1090 153
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2_1[31] 968 150
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[15] 1102 85
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[3] 798 87
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[37] 1052 139
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[9] 1038 79
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[14] 1045 138
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[18] 861 133
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[13] 1061 82
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[4] 1175 174
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[3] 839 84
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[12] 1235 99
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[11] 886 82
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[31] 874 91
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/fine_lock_combo.un1_lock_event5_0_a3_0_0 2456 51
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[10] 990 150
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[6] 967 108
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2] 771 91
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4] 1586 157
set_location UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[6] 958 150
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[5] 954 81
set_location UART_Protocol_1/UART_RX_Protocol_0/STX_Detect 961 88
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_1[23] 1459 159
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[11] 1106 85
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 1062 138
set_location Data_Block_0/Test_Generator_0/Test_Data_4[9] 1482 124
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI204F1[4] 779 90
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[25] 878 127
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_0[0] 2452 117
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[21] 982 144
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[3] 1103 102
set_location UART_Protocol_1/UART_RX_Protocol_0/ETX_Detect_2_sqmuxa_i_a2_4 960 99
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_11_0_0 1264 111
set_location Data_Block_0/Test_Generator_0/Test_Data_7[3] 1479 115
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[10] 959 79
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[23] 877 91
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[6] 1090 82
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b[31] 718 106
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[9] 1186 100
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_int_1_sqmuxa_i 858 102
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[7] 1813 124
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[4] 979 76
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4] 958 82
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F_2[9] 1036 141
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[18] 907 87
set_location I_1/U0_RGB1 583 122
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0[4] 829 126
set_location Controler_0/Command_Decoder_0/counter[10] 1018 100
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3] 922 109
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][3] 2422 100
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 1541 181
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 1564 181
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[4] 1479 142
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3] 1455 175
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[9] 1083 108
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1] 1484 174
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_1 1066 132
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[8] 1103 100
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[37] 1038 129
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/re_pulse_d1 879 91
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[1] 914 115
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xclk_ref_div/count[1] 2442 91
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[28] 858 87
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_21_iv[31] 816 102
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[14] 880 132
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0] 1521 145
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xsample_counter/Xbin_counter/count[4] 2429 118
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[25] 2119 63
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[17] 876 123
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[14] 1077 106
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[7] 1055 111
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[53] 1530 336
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[38] 1086 91
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F[4] 1073 144
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[13] 1089 87
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 991 115
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[5] 1054 85
set_location Controler_0/gpio_controler_0/read_data_frame_8_4[5] 1075 81
set_location Clock_Reset_0/Synchronizer_0/Chain[0] 1158 91
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[1] 1042 151
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[25] 949 91
set_location UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31 894 135
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0] 1376 132
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xfreq_err_arb/error_RNI6DF5 2410 21
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 1531 175
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 1290 115
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[30] 942 88
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 1024 124
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[5] 935 102
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/samples[0] 851 100
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[9] 1478 115
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[6] 630 234
set_location I_1_CLK_GATING_AND2 41 66
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[13] 1145 109
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[5] 1520 144
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[0] 1241 109
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xfreq_err_arb/error_nxt7_i_a2_0_1_0 2446 135
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_o4_3 935 114
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[10] 856 109
set_location UART_Protocol_1/UART_TX_Protocol_0/un1_state_reg_6_i_a2_0_a2 970 144
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[9] 1823 124
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0_4[0] 1050 87
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_last[1] 2422 22
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[17] 878 136
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[15] 1078 106
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[6] 1046 157
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_4_iv_i_a2 824 129
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[9] 1093 82
set_location UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data[23] 950 124
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh_nxt_s_5_RNO 2418 18
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[7] 1655 145
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xrst_Sync_clk_in/syncTemp[0] 2432 97
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_14 978 103
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[3] 1194 102
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[4] 835 91
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[7] 969 151
set_location UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto17 858 135
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 1330 145
set_location USB_3_Protocol_0/ft601_fifo_interface_0/actual_state_0_sqmuxa_0_a4_0_a2_0_a2_0_a2_0_a4 713 87
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[6] 949 81
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[12] 1096 82
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[5] 2452 99
set_location Data_Block_0/Communication_Builder_0/next_state_cnst_0_a2[7] 1200 159
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1[3] 761 82
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[10] 1493 151
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 1035 97
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf[9] 747 106
set_location Controler_0/Command_Decoder_0/un1_decode_vector10_1_a4_1 1073 87
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/Q[24] 1858 99
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[5] 1055 85
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[0] 1359 168
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[4] 1240 106
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 1186 151
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[2] 852 99
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[5] 1146 171
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[21] 1003 91
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[7] 1090 97
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer_RNO[0] 1215 174
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[25] 878 124
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[1] 1022 79
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[19] 1348 216
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg[11] 839 127
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 1177 151
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2[13] 1124 105
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[1] 1238 102
set_location Controler_0/gpio_controler_0/read_data_frame_8_1[3] 1049 78
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[6] 1141 100
set_location Controler_0/gpio_controler_0/Outputs[0] 1067 76
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[14] 1250 174
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[16] 973 126
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[8] 995 142
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[12] 1151 109
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[21] 1064 90
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[58] 1946 282
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[25] 878 123
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/REN_d1 869 124
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[10] 931 109
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_3_iv_0[31] 806 84
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 987 115
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[5] 1049 114
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[10] 1146 235
set_location UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data[2] 931 127
set_location Data_Block_0/Communication_Builder_0/next_state_0_sqmuxa 1186 165
set_location Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4 1165 162
set_location Controler_0/ADI_SPI_1/addr_counter[25] 1178 79
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count[1] 2450 91
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[14] 871 84
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4_RNO[12] 1224 99
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[8] 1296 195
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[3] 979 79
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[10] 1042 129
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[6] 1002 142
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[15] 940 97
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7] 1485 145
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rqEn 2424 103
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 1066 129
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/o_lckfrc_st_RNO 2414 75
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[2] 1462 159
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm[4] 2433 103
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_9_0_a2[0] 822 90
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[40] 2190 201
set_location Controler_0/ADI_SPI_1/data_counter[20] 1149 82
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[29] 1085 97
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[53] 1498 336
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[7] 1092 112
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[5] 780 90
set_location UART_Protocol_0/UART_TX_Protocol_0/counter_n3 835 132
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[14] 967 127
set_location UART_Protocol_0/INV_0 816 126
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[29] 880 97
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[13] 984 145
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[8] 774 85
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0] 815 88
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[8] 901 114
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rot_Sync/syncTemp[0] 2441 46
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_2 1075 108
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[8] 1206 201
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[3] 925 87
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][1] 796 88
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[9] 1248 172
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[0] 1033 151
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[25] 998 91
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[14] 871 85
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[4] 987 36
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[1] 1181 97
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[17] 1073 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 1648 154
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[11] 1274 181
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 1314 135
set_location UART_Protocol_1/mko_0/counter[25] 460 142
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[25] 1062 90
set_location Controler_0/ADI_SPI_0/tx_data_buffer[7] 1105 82
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[6] 926 102
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[51] 883 360
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 1921 150
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_1/intg_st[6] 2455 79
set_location Controler_0/Answer_Encoder_0/periph_data_i_1[1] 1142 99
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[2] 1027 78
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 1335 136
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[39] 968 126
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xclk_ref_div/count[0] 2443 127
set_location UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data[14] 954 127
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9] 1464 175
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[0] 1052 96
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[5] 1233 99
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[2] 1066 102
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 1297 154
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[30] 996 127
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[8] 979 141
set_location Controler_0/SPI_LMX_0_0/spi_master_0/un1_reset_n_inv_2_0_m3_RNI5ET91 1182 96
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 1585 115
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[7] 1043 130
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[20] 1396 42
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6] 1333 138
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 1554 145
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[27] 1082 96
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][9] 976 85
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 1012 118
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0] 949 118
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[34] 992 117
set_location Controler_0/gpio_controler_0/read_data_frame_8[12] 1086 78
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/REN_d1_RNINAKE 1358 168
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_8 792 96
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[6] 849 88
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[10] 912 85
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[9] 1057 82
set_location Controler_0/Reset_Controler_0/state_reg[4] 1110 88
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_5 914 108
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.N_876_i 1133 75
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[8] 1079 154
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_nOE 716 91
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b[28] 821 103
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_int 905 106
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[0] 1216 174
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/txrdy_int 823 130
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[4] 969 100
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[29] 864 126
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][10] 966 79
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[18] 935 88
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[29] 1075 132
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[7] 1127 85
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[11] 948 88
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNILGFC[8] 996 96
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[4] 1596 124
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[2] 1035 81
set_location Controler_0/Answer_Encoder_0/periph_data_1_i_m2[2] 1152 96
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[19] 861 123
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[5] 1038 145
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_1[22] 1146 234
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/Q[3] 926 126
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rot_Sync/syncOutput[0] 2445 46
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[5] 1049 151
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3] 772 91
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[21] 916 96
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[5] 1089 82
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[24] 1068 135
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[3] 1009 145
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[15] 939 97
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[12] 1033 132
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[19] 980 127
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid 1552 181
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[15] 1093 108
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[13] 1089 88
set_location Controler_0/ADI_SPI_0/addr_counter[24] 1009 82
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[0] 1841 127
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[8] 741 88
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 1047 96
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3[6] 769 84
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_1/fsm_st[5] 2440 79
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[56] 933 207
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout[1] 1214 157
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_0/sync_st[1] 2408 79
set_location Controler_0/ADI_SPI_0/tx_data_buffer[6] 1106 82
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[8] 943 106
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15 1037 103
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer_0_sqmuxa_i_0 1132 96
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0] 918 105
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[9] 1072 106
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 1293 154
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[5] 1459 174
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[10] 1440 151
set_location Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT/U0_RGB1 580 368
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0] 816 90
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[10] 1674 157
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[23] 951 124
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray[7] 732 85
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[8] 938 123
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][2] 1036 151
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB1 1744 286
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2] 1495 151
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[34] 1085 91
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[34] 1066 115
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rot_Sync/syncOutput[1] 2435 88
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 1092 145
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[32] 930 99
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2_2[9] 1136 102
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[11] 1452 153
set_location Clock_Reset_0/Synchronizer_0/Chain[1] 1157 91
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[7] 1075 153
set_location Controler_0/ADI_SPI_1/un1_reset_n_inv_2_i_0 1138 78
set_location Controler_0/Command_Decoder_0/Has_Answer_2_0dflt 1045 87
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[1] 818 88
set_location UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_5 848 81
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_1_1_i_o2_RNI9RGQ1[0] 2416 96
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELNKTMR/cnt[1] 2437 115
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/rot_last[0] 2426 124
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/INVBLKX1[0] 1292 180
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[26] 1045 112
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 1616 115
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_2 1074 108
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[10] 1491 124
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_1/fsm_st_RNIGAE21[2] 2456 108
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[20] 1048 114
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1 586 313
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_LANE0_SD_DFN1 2411 79
set_location UART_Protocol_1/UART_TX_Protocol_0/un1_state_reg_3_i_a2_0_a2 957 144
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[0] 833 130
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[8] 985 142
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid 1313 136
set_location Controler_0/gpio_controler_0/Outputs[10] 1068 76
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[3] 1009 138
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[2] 1124 85
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[2] 887 97
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[15] 1177 168
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[26] 931 85
set_location UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[2] 956 151
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[8] 1449 151
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3] 1572 156
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[9] 1115 85
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 1684 127
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3] 757 85
set_location Controler_0/Answer_Encoder_0/periph_data_i_0[13] 1123 105
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[28] 988 142
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[5] 1191 103
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[20] 895 84
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[15] 1060 100
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[5] 1409 154
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[32] 949 97
set_location Controler_0/SPI_LMX_0/spi_master_0/state[1] 1159 91
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 1565 145
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[6] 1479 127
set_location Controler_0/gpio_controler_0/Outputs[1] 1061 76
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 1349 118
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[5] 825 106
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/emptyi 1220 153
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[4] 1600 153
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[6] 896 90
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/Q[20] 980 123
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[13] 870 123
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1 576 367
set_location Controler_0/Answer_Encoder_0/periph_data_0[1] 1116 90
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[17] 1706 36
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2[14] 1162 96
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[35] 964 118
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_0/sync_st[2] 2410 91
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/REN_d1_RNIA64H 1462 153
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[3] 859 130
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[4] 1821 127
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2[2] 2431 99
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[14] 878 90
set_location USB_3_Protocol_0/Synchronizer_0/Chain_inferred_clock_RNIQM6D[1]_CLK_GATING_AND2 977 102
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_i_0[1] 861 84
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2] 988 97
set_location Controler_0/gpio_controler_0/read_data_frame_8_3[6] 1069 78
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[17] 862 109
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[13] 1037 79
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rqCode_nx_0_70_a2_0_o3 2413 75
set_location Controler_0/ADI_SPI_1/data_counter[10] 1139 82
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[0] 974 118
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNO[9] 835 126
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_9_iv_0[31] 696 105
set_location Controler_0/Answer_Encoder_0/periph_data_i_0[10] 1127 105
set_location Controler_0/REGISTERS_0/state_reg_ns_i_i_a2[1] 1122 87
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[16] 946 91
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/stop_strobe_1_sqmuxa_0_a4 855 105
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[19] 1092 85
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[6] 929 103
set_location UART_Protocol_1/UART_RX_Protocol_0/nibbles_fault3_0 973 90
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 1221 153
set_location Data_Block_0/Test_Generator_0/Test_Data_7[9] 1485 115
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[30] 1218 106
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1] 1377 132
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[26] 1090 142
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/count[4] 2429 127
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3] 1387 157
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data[1] 1069 145
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[15] 889 100
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0] 1367 117
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rmfsm_ns_o3_0[4] 2433 108
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F[20] 1053 153
set_location Controler_0/gpio_controler_0/read_data_frame_8_0[0] 1057 84
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[1] 1058 151
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_2/intg_st[1] 2450 106
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_1/fsm_st_RNIJB121[2] 2459 78
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_0/rxidle_st[1] 2411 91
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[10] 1057 97
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_3/g_mode2.u_mstr/rmfsm_ns_0[1] 2429 111
set_location Controler_0/gpio_controler_0/Outputs_6[8] 1069 75
set_location UART_Protocol_1/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_15 434 141
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m70_0_a2 1024 84
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[13] 1262 181
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xsample_counter/Xbin_counter/count_RNILU041[1] 2441 117
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[8] 1085 102
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[6] 847 106
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[14] 1228 102
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 1617 154
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/REN_d1 941 88
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[17] 1270 102
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[39] 1080 90
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/re_set_RNO 1059 129
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 1639 154
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_9 989 103
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4] 951 82
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[31] 1046 111
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m2_i_o2 1126 87
set_location Controler_0/Reset_Controler_0/read_data_frame[12] 1106 103
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 1604 114
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5] 1061 157
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[52] 1283 15
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[9] 1200 201
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[4] 1226 171
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[0] 885 87
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[8] 932 115
set_location Controler_0/gpio_controler_0/read_data_frame_8_0[4] 1046 78
set_location Data_Block_0/AND4_0 2417 105
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[4] 1819 124
set_location Controler_0/gpio_controler_0/Outputs_6[7] 1078 84
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[3] 1486 109
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[36] 924 87
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[2] 1040 108
set_location UART_Protocol_1/mko_0/counter[4] 439 142
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[25] 1058 126
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[28] 857 88
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_6_0_a2[6] 2392 96
set_location Controler_0/Command_Decoder_0/decode_vector[4] 1075 88
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[28] 859 88
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_FALLING_RNO 1070 81
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[31] 927 91
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4] 1383 157
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[18] 911 87
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 1616 154
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[11] 1247 106
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[32] 998 126
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[6] 1230 184
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[10] 1231 102
set_location UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[6] 971 142
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[5] 956 88
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 1497 142
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[43] 1302 150
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[4] 927 96
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[23] 945 91
set_location Controler_0/ADI_SPI_1/addr_counter[19] 1172 79
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg[9] 968 145
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[1] 725 88
set_location Data_Block_0/Test_Generator_0/Test_Data_6[6] 1602 124
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[7] 1222 102
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0] 1062 153
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[3] 986 127
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[3] 731 88
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[35] 1059 114
set_location Controler_0/SPI_LMX_0_0/spi_master_0/state[1] 1121 97
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty 1434 145
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[26] 989 150
set_location Controler_0/Answer_Encoder_0/periph_data_i_a2[1] 1136 99
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[0] 878 97
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[21] 889 90
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[6] 1049 109
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[14] 1061 72
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_6 945 84
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[39] 900 87
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[38] 936 91
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_10 988 103
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[14] 1062 82
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[25] 1952 36
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[12] 858 132
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[32] 952 97
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rmfsm[3] 2432 109
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0] 2011 126
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 1493 142
set_location Controler_0/ADI_SPI_1/rx_data_frame[2] 1130 88
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[33] 960 127
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[37] 1054 111
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_12_iv[31] 751 105
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[6] 1403 189
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[2] 912 102
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[3] 1513 144
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[22] 1074 135
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[20] 981 142
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lm_0[6] 2422 87
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[9] 972 85
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[20] 1140 235
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[22] 1006 142
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[9] 876 126
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_1/sync_st[0] 2422 76
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[5] 1344 138
set_location Controler_0/Reset_Controler_0/state_reg[3] 1107 88
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_5_iv_0[31] 780 96
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[16] 877 136
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[15] 906 100
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[2] 1246 109
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[11] 1398 132
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 1096 145
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4] 953 115
set_location UART_Protocol_0/UART_TX_Protocol_0/un1_state_reg_6_i_a2_0_a2_RNI44BD 841 129
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_5_0_a2[7] 739 84
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[4] 884 97
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Internal_Enable_Reset_0_sqmuxa 1212 96
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/stop_strobe 855 106
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[2] 1190 106
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[8] 904 100
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[8] 1242 100
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 1024 150
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[23] 1098 85
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rmfsm_ns_0_x2[0] 2425 75
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[11] 1165 102
set_location Controler_0/ADI_SPI_1/un1_tx_data_buffer[2] 1125 81
set_location Controler_0/ADI_SPI_0/data_counter[1] 1010 88
set_location Controler_0/gpio_controler_0/Outputs_6[13] 1060 78
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 1201 156
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 2010 126
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[39] 1398 189
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5] 1056 157
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a2[2] 2442 45
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.rptr_gray[3] 2420 100
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[23] 877 90
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[10] 1041 142
set_location Controler_0/gpio_controler_0/Outputs_6_1_0[15] 1063 78
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[39] 1052 129
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2] 906 112
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xfreq_err_arb/error_nxt7_i_a2_0_2 2459 45
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 1321 118
set_location Controler_0/SPI_LMX_0/spi_master_0/busy_5_0_0_m2_0_a2 1140 87
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[2] 1042 82
set_location UART_Protocol_1/UART_TX_Protocol_0/un1_state_reg_4_i_a2_0_a2 954 144
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[30] 1009 150
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[4] 1277 180
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[11] 1754 103
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2] 939 79
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[1] 1085 84
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[18] 1236 175
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto7_5 1019 114
set_location Controler_0/Command_Decoder_0/Not_Decode_Value 1077 88
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[4] 881 85
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[7] 1032 142
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[19] 1186 91
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[31] 898 105
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_valid 1061 130
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[14] 829 82
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m74_i_o2 1144 78
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_8 987 103
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[3] 1454 153
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[10] 1261 157
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[9] 943 124
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[30] 873 123
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[2] 1126 160
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[1] 1264 103
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[4] 1015 138
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[13] 1200 102
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[1] 824 90
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[5] 1485 127
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[10] 1025 151
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[8] 1164 261
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10] 1585 156
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg[2] 966 145
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[10] 1259 181
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[7] 1039 108
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[8] 1211 309
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9] 1484 145
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rqEn_RNO 2433 75
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[5] 1668 157
set_location Controler_0/Reset_Controler_0/read_data_frame[11] 1098 103
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 1528 142
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[0] 875 115
set_location UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_3 854 84
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg[7] 969 145
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[2] 1084 84
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[14] 1144 91
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[6] 943 145
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6] 1334 139
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[10] 1166 102
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_ADDR_GEN_Reset_N_0_a2 1216 165
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_1/cmb_fsm.fsm_nx35 2445 78
set_location Controler_0/Reset_Controler_0/CLEAR_PULSE_EXT 1070 100
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[7] 795 85
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[9] 1086 108
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[2] 1561 150
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm_ns_o3_0[4] 2413 84
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_17 1022 84
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[33] 922 99
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0] 1324 117
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout 1331 117
set_location Controler_0/gpio_controler_0/Outputs_6[2] 1064 75
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0] 812 88
set_location Controler_0/Answer_Encoder_0/state_reg_RNI7G7S[0] 1046 99
set_location Controler_0/ADI_SPI_0/data_counter[6] 1015 88
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 1522 142
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[1] 1144 103
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[9] 1045 96
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6] 1395 132
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_0/cmb_fsm.fsm_nx35 2408 78
set_location Controler_0/gpio_controler_0/read_data_frame_8_3[11] 1062 84
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[17] 884 124
set_location UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0 962 87
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RE_d1 873 88
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[23] 1239 97
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[8] 955 112
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 1327 145
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1] 1340 139
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[3] 747 91
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_1/fsm_st[2] 2456 79
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[2] 730 88
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[8] 1266 211
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[3] 1052 127
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg[8] 961 145
set_location Data_Block_0/Communication_Builder_0/next_state_cnst_0_a2[6] 1188 159
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[2] 924 102
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[13] 1035 106
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[1] 1177 97
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1[8] 714 106
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrot_sh_ctr/rot_sh_nxt_s_5_RNO 2444 135
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[4] 1023 78
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3] 1076 151
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[5] 941 109
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[7] 1231 184
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[5] 1902 127
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNI2GRE[4] 1194 153
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_3/intg_st[2] 2415 115
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1[20] 744 106
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[3] 915 103
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrst_Sync_clk_in/syncOutput[0] 2414 52
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[5] 1100 102
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[16] 1265 181
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty_RNO 1031 150
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 1291 115
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[7] 1034 133
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2[31] 879 129
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 1586 115
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[11] 1218 103
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.wptr[1] 2410 100
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[11] 868 130
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/re_set 1024 151
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[7] 927 90
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[21] 979 144
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector[0] 865 88
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[4] 956 81
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[26] 1056 91
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 1327 117
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[16] 870 97
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[17] 874 85
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[10] 1490 124
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[20] 1140 234
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[38] 909 85
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIVBR51 1601 114
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[21] 982 145
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[11] 1064 72
set_location Data_Block_0/Communication_Builder_0/next_state_0[1] 1190 159
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[12] 855 123
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf[7] 810 85
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[0] 1087 108
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[14] 1018 151
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf[25] 699 106
set_location Controler_0/gpio_controler_0/Outputs[2] 1064 76
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 1407 145
set_location Controler_0/gpio_controler_0/Inputs_Last[13] 1075 73
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[4] 1045 75
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/re_set_RNO 1018 150
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[5] 1221 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/REN_d1 1358 169
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[20] 853 124
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[5] 1244 172
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[13] 892 106
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[0] 860 123
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/REN_d1_RNIPM6E 1322 138
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_3/g_mode2.u_mstr/rmfsm[3] 2433 112
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[26] 889 82
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rmfsm_ns_o3_0[3] 2432 108
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8] 1582 157
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[32] 886 100
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[8] 1205 282
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[11] 1014 151
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 1688 127
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_nWR 718 91
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 1103 151
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0] 1357 172
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_2/g_mode2.u_mstr/rmfsm_ns_0[1] 2393 105
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrst_Sync_clk_in/syncOutput[0] 2415 124
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4] 963 109
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[7] 931 82
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9] 1406 153
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[13] 1249 106
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/REN_d1 1548 145
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2] 1339 138
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[2] 1358 157
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 1004 115
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[7] 805 90
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[1] 906 97
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_10_0_a2[2] 924 117
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_LANE2_SD_OR2 2439 105
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 1091 145
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 2374 99
set_location Controler_0/gpio_controler_0/Outputs[6] 1071 85
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[6] 1015 91
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[4] 1237 102
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_2/fsm_st[3] 2457 106
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[3] 1460 174
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_1/intg_st[2] 2451 109
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rqCode[1] 2419 91
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_5_0_a2[7] 2402 96
set_location UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Complementary[2] 831 88
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4[2] 1182 159
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[19] 1018 144
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid 1435 145
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/Q[20] 1867 99
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[5] 798 91
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[12] 1077 76
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[19] 834 82
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[5] 1046 126
set_location Controler_0/Communication_ANW_MUX_0/communication_vote_vector7 1058 114
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[36] 993 118
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[5] 1118 85
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rmfsm[4] 2433 109
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[17] 1116 112
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[10] 972 144
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[8] 810 90
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[12] 1165 91
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[7] 857 109
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_x2[2] 2414 21
set_location Controler_0/ADI_SPI_0/rx_data_buffer[7] 1122 91
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[8] 957 115
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[2] 1453 154
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[3] 1075 150
set_location Data_Block_0/Communication_Builder_0/state_reg[8] 1211 160
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI7SIN 1328 114
set_location Controler_0/ADI_SPI_1/addr_counter[28] 1181 79
set_location UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data[31] 918 127
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[11] 870 87
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_1_sqmuxa_1_i 1076 102
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/count_RNIIN2D1[1] 2441 126
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[9] 949 111
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer_RNO[2] 1178 96
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4] 1512 151
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[19] 1063 99
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_6_iv_0[31] 710 105
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_0 1151 78
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[9] 1001 150
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 1613 154
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_o2[0] 2429 135
set_location Data_Block_0/Communication_Builder_0/next_state_0[6] 1193 165
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[25] 1077 136
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0_a2_0_5[0] 828 126
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[3] 1083 84
set_location Controler_0/Reset_Controler_0/SET_PULSE_INT_1_sqmuxa_i 1074 102
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/re_pulse 919 108
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 1287 115
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0] 968 79
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rot_Sync/syncTemp[1] 2414 22
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/re_set 1623 157
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[8] 1046 145
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[8] 1028 154
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xsample_counter/Xbin_counter/count[1] 2426 142
set_location Controler_0/Command_Decoder_0/counter[11] 1019 100
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[10] 969 79
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[9] 1003 151
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6] 965 109
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[30] 1054 139
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[8] 1091 109
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[10] 1115 109
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg[0] 953 145
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[17] 1032 135
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[30] 1086 96
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[20] 1184 172
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2[6] 1052 156
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[37] 1088 91
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 1500 150
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[1] 1240 172
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_0_sqmuxa_i_0_o3 1131 96
set_location UART_Protocol_1/UART_RX_Protocol_0/Diag_Valid_0_i_a2_5 966 90
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[0] 1271 157
set_location UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[7] 845 130
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[19] 1016 142
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 1011 118
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[6] 1058 139
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer_5_i_o2[1] 1186 96
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][6] 790 91
set_location UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data[0] 932 127
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/Q[21] 1856 99
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[13] 984 144
set_location Data_Block_0/Test_Generator_0/Test_Data_4[4] 1477 124
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[4] 869 127
set_location UART_Protocol_0/UART_RX_Protocol_0/Other_Detect 830 85
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[10] 1821 100
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rqCode[0] 2418 76
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_7_iv[31] 702 105
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 1559 175
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[32] 915 127
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5] 1581 157
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[3] 847 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[1] 1378 133
set_location Data_Block_0/Communication_Builder_0/un1_state_reg_3_0_I_15_RNO 1198 159
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_10_0_a2[2] 973 78
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[11] 873 129
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 838 96
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[14] 1272 102
set_location UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data[38] 966 118
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2[0] 1045 144
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[12] 987 91
set_location Data_Block_0/Communication_Builder_0/Packet_Counter_RNO[0] 1167 168
set_location Controler_0/Answer_Encoder_0/periph_data_i_o2[15] 1154 96
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 1559 145
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[0] 1281 181
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[11] 1600 145
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[6] 942 106
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[16] 1185 160
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[38] 1084 91
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[20] 859 132
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[38] 1053 115
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[32] 1089 97
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[32] 1063 115
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[29] 957 91
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xfreq_err_arb/error_nxt7_i_o2 2437 45
set_location Controler_0/ADI_SPI_0/rx_data_buffer[6] 1126 91
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[2] 1074 100
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/re_set_RNO 1519 138
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[13] 988 150
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 1316 118
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg[3] 971 88
set_location Controler_0/gpio_controler_0/Outputs[8] 1069 76
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[8] 1080 100
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4] 1512 150
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[7] 983 151
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2[0] 1033 150
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_4_i_i 1263 111
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 1101 151
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_2[20] 1297 249
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6] 1467 175
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[4] 925 106
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[19] 855 130
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[23] 872 87
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid 1625 157
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0_a2_0_1_0[0] 969 144
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/Q[2] 931 126
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[21] 627 315
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[3] 1151 100
set_location Controler_0/ADI_SPI_1/data_counter[24] 1153 82
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[4] 950 82
set_location Controler_0/gpio_controler_0/Outputs_6[0] 1067 75
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[10] 976 144
set_location Controler_0/gpio_controler_0/read_data_frame_8_4[4] 1068 81
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[0] 1843 127
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[6] 1103 112
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[3] 908 106
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[1] 1047 114
set_location Controler_0/Answer_Encoder_0/cmd_status_comm[2] 1093 91
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 1306 114
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[3] 1048 127
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[9] 949 112
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[17] 1270 103
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[11] 1283 193
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_0/intg_st[0] 2377 91
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[4] 943 117
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 1622 154
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11] 1483 154
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 1316 144
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[56] 1420 222
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 1484 151
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[14] 1204 102
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[2] 1240 102
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 1332 145
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 1340 136
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[6] 1126 85
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[3] 939 109
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[0] 1215 175
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[6] 1057 99
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm_ns_o3_0[3] 2421 81
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8] 1477 174
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[4] 1477 127
set_location Data_Block_0/Communication_Builder_0/next_state_cnst_0[9] 1179 159
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/INVBLKX0[0] 1262 198
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/o_lckfrc_st 2414 85
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[10] 1156 100
set_location Controler_0/Command_Decoder_0/un1_decode_vector10_1_a4_0_0 1078 87
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 1588 115
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11] 1359 172
set_location Controler_0/gpio_controler_0/Counter_RF_Input_Last_RNIOBA6 1064 81
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.wptr[3] 2412 100
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1] 760 88
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.rptr[7] 2371 97
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[10] 933 85
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf[6] 782 97
set_location Controler_0/Reset_Controler_0/un11_write_signal_0_a2_0 1096 96
set_location Data_Block_0/Test_Generator_0/Test_Data_7[6] 1482 115
set_location Data_Block_0/Test_Generator_0/Test_Data_4[3] 1476 124
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[13] 981 145
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[5] 1120 85
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_3/g_mode2.u_mstr/rmfsm[4] 2431 112
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[10] 936 123
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[2] 981 78
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[3] 1198 102
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[5] 1082 84
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[7] 740 88
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[25] 959 91
set_location UART_Protocol_0/UART_RX_Protocol_0/FaultCounter_Elapsed 851 82
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_o2[2] 855 99
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 1471 144
set_location Controler_0/REGISTERS_0/state_reg_RNO[5] 1118 87
set_location Controler_0/ADI_SPI_0/sdio_cl 1022 82
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_4[0] 1188 96
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[18] 758 91
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[21] 916 97
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg[2] 841 85
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[15] 972 127
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_clock8 841 99
set_location UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data[32] 914 127
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[35] 881 88
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/sample_0_a2 2436 117
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/TRG_Unit_Detect 1723 112
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[1] 1111 102
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/wptr_bin_sync2[3] 2366 100
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xsample_counter/Xbin_counter/count[3] 2428 142
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[14] 1295 180
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[0] 1032 105
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9] 1531 150
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[4] 797 91
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[33] 919 88
set_location Controler_0/Answer_Encoder_0/state_reg_Z[2] 1045 100
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[2] 968 100
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[7] 920 118
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[4] 856 133
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[10] 1499 262
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10] 1353 139
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_0/rxidle_st_RNIQ6EG[1] 2411 90
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_2/fsm_st[4] 2445 106
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[15] 1012 145
set_location Data_Block_0/Test_Generator_0/Test_Data_3[11] 1808 127
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[3] 1350 138
set_location Data_Block_0/Test_Generator_0/Test_Data_5[8] 1253 115
set_location Controler_0/Command_Decoder_0/decode_vector[6] 1094 88
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[22] 1095 84
set_location Controler_0/gpio_controler_0/read_data_frame_8_1[13] 1072 78
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[22] 1005 141
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[1] 1073 100
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[6] 1315 157
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[2] 1599 153
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 985 115
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[7] 1101 111
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/fine_lock_combo.un1_lock_event5_0_a3_0_0 2446 90
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[2] 1772 100
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1[10] 827 103
set_location Controler_0/ADI_SPI_1/un1_tx_data_buffer[6] 1110 81
set_location Data_Block_0/Communication_Builder_0/next_state[9] 1192 165
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 1022 118
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 1783 100
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10] 1454 175
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 1320 118
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 1637 118
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[30] 1007 142
set_location Data_Block_0/Communication_Builder_0/state_reg[11] 1190 166
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrst_Sync_clk_ref/syncOutput[0] 2445 118
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_update_dout 861 117
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[10] 1264 112
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[9] 1901 127
set_location Controler_0/Communication_ANW_MUX_0/communication_vote_vector8 1057 114
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1[7] 811 85
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_ns_0_0_0_1[0] 1105 90
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.wptr[0] 2408 100
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_21_iv_0[31] 817 102
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[13] 1074 73
set_location UART_Protocol_1/mko_0/counter_5_s_25_RNO 464 141
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_17 1146 78
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[27] 898 90
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_o2[0] 2421 21
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[7] 1270 199
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_12 982 103
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[18] 990 145
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[18] 1099 85
set_location UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m12_0 828 84
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[2] 950 106
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[3] 747 88
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[5] 942 118
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_2/g_mode2.u_mstr/rmfsm_RNIOJFD1[2] 2391 105
set_location Controler_0/ADI_SPI_1/rx_data_buffer[0] 1137 88
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[24] 860 109
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[12] 1273 102
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4] 956 82
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[31] 997 127
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[21] 1179 90
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 1029 118
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[1] 930 118
set_location Data_Block_0/FIFOs_Reader_0/state_reg[2] 1278 175
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[10] 1027 151
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[7] 1202 174
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Busy_Out_RNIQP0R 1218 99
set_location Controler_0/gpio_controler_0/un15_read_signal_0_a2 1070 84
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[37] 985 117
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_a4 936 114
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[1] 999 151
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10] 1533 151
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[33] 1054 133
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 1704 124
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[2] 1254 106
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[7] 1482 144
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a2_2[0] 2418 21
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 1105 151
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[5] 1056 99
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2[7] 739 85
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[1] 939 91
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO[2] 964 90
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[1] 1847 127
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer[6] 1182 87
set_location UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto11_4 823 84
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[22] 913 84
set_location Controler_0/ADI_SPI_1/rx_data_buffer[4] 1129 88
set_location Controler_0/ADI_SPI_1/data_counter[27] 1156 82
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[8] 1484 127
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[33] 953 88
set_location UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data[10] 919 124
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 858 117
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 1501 151
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[4] 866 127
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[21] 959 97
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[15] 887 129
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][3] 968 85
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[8] 905 99
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[4] 1171 100
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[20] 1168 91
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[8] 1084 75
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv[0] 1215 99
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[6] 1040 82
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[3] 927 82
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[12] 1278 181
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[29] 1077 142
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1] 827 91
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2[4] 962 108
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7] 1513 151
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0] 1354 108
set_location Data_Block_0/Communication_Builder_0/wait_next_state[13] 1217 166
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[4] 927 97
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[12] 1123 103
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[9] 1205 174
set_location Controler_0/Reset_Controler_0/read_data_frame_6[12] 1106 102
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 1010 118
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_ADDR_Is_Free 1257 175
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[9] 960 76
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 1460 145
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[1] 1056 154
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[14] 1183 168
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[27] 1070 132
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 1544 174
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[31] 870 84
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[5] 1056 100
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0_a2_0_1[0] 830 126
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_m2_1[1] 2435 87
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 1980 151
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[28] 1000 127
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 1928 151
set_location Controler_0/ADI_SPI_1/data_counter[26] 1155 82
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[20] 1184 90
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2[10] 1125 105
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[57] 887 309
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[30] 1123 159
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[11] 922 85
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 1496 142
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[12] 1210 102
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 1029 123
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 1062 139
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 1609 154
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[0] 1120 82
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[7] 1656 127
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[7] 848 106
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[9] 1418 222
set_location Controler_0/ADI_SPI_0/counter[8] 1112 79
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_o2[0] 2435 123
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 1643 154
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 1102 151
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 1503 151
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[19] 1243 184
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[13] 1187 159
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[13] 1200 103
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[5] 1900 127
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lm_0[9] 2419 87
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_AND2_RX_VAL_0 2418 96
set_location Controler_0/ADI_SPI_0/addr_counter[13] 998 82
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[4] 1067 106
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[11] 852 106
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6] 967 109
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xclk_in_rot_Sync/syncOutput[0] 2424 136
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_2/g_mode2.u_mstr/rx_ready_sync[0] 2408 106
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[18] 962 127
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5] 904 115
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[3] 1246 103
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[8] 1050 145
set_location Controler_0/ADI_SPI_1/data_counter[14] 1143 82
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[31] 922 127
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 1060 133
set_location Data_Block_0/Test_Generator_0/Test_Data_2[5] 1802 124
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[0] 1302 183
set_location Controler_0/gpio_controler_0/Outputs_6_1_0[14] 1079 75
set_location Data_Block_0/Communication_Builder_0/wait_next_state[7] 1202 160
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[2] 865 126
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[3] 1043 151
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/count_RNIVF874[2] 2436 126
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3] 1455 174
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[6] 1143 106
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/wptr_bin_sync2[10] 2373 100
set_location Data_Block_0/Communication_Builder_0/state_reg[5] 1222 160
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7] 1310 142
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[11] 1253 102
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[0] 947 109
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_1/fsm_st[0] 2447 109
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b[13] 704 106
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[3] 1039 151
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[0] 842 88
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[36] 912 100
set_location UART_Protocol_1/mko_0/counter[12] 447 142
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer[15] 1170 90
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[18] 888 106
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[16] 1044 129
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[9] 1061 79
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[35] 909 96
set_location Controler_0/gpio_controler_0/Outputs[3] 1060 76
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[10] 1213 174
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[6] 1169 100
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[10] 1598 145
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[33] 900 91
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3[2] 763 87
set_location Controler_0/Answer_Encoder_0/periph_data_2[4] 1157 102
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[1] 1225 184
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[5] 1077 100
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3[4] 756 84
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_2/g_mode2.u_mstr/un1_rqCode_nx11_0_a5_0_0 2389 105
set_location Controler_0/ADI_SPI_0/sdio_11_1_u_i_m2 1043 84
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[34] 1036 129
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_sn_m2 878 87
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[2] 928 97
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[1] 737 91
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[15] 883 124
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[7] 1211 181
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[15] 1062 78
set_location ARBITER_INST/CORELNKARBMUX_0/grant_st[3] 2417 103
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 1513 138
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[1] 794 91
set_location Data_Block_0/FIFOs_Reader_0/state_reg[6] 1248 187
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[10] 1054 96
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RE_d1 1051 91
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_1/intg_st[4] 2453 109
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[21] 882 136
set_location UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[1] 850 130
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 854 117
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 1347 136
set_location Controler_0/Command_Decoder_0/decode_vector[1] 1092 88
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 1363 117
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_3/g_mode2.u_mstr/rx_ready_sync[1] 2432 112
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xsample_counter/Xbin_counter/count[5] 2430 118
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[27] 1083 97
set_location Controler_0/Communication_ANW_MUX_0/DEST_2_Fifo_Write_Enable 1061 111
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3[3] 757 84
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_FALLING_COUNTER_RNO 1045 81
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[8] 798 85
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrst_Sync_clk_in/syncOutput[0] 2414 49
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[10] 793 82
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer[12] 1165 90
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/fine_lock_combo.un1_lock_event5_0_a3_0_0 2439 126
set_location Controler_0/Reset_Controler_0/un4_write_signal_0_a2_3 1092 96
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[12] 984 141
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_1/fsm_st[1] 2440 109
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[26] 963 150
set_location Controler_0/Reset_Controler_0/state_reg_RNO[5] 1104 87
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[2] 1197 96
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[5] 1168 99
set_location UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data[39] 957 124
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[10] 1091 76
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 1630 114
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 1568 126
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a2[0] 2425 123
set_location Controler_0/ADI_SPI_0/data_counter[30] 1039 88
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[8] 897 118
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/genblk1.RXRDY5 860 102
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[25] 981 117
set_location UART_Protocol_1/UART_TX_Protocol_0/un1_state_reg_1_i_a2_0_a2 954 150
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[2] 1197 97
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[4] 1228 184
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[42] 1344 207
set_location Data_Block_0/Test_Generator_0/Test_Data_5[7] 1252 115
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[1] 943 90
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rot_Sync/syncOutput[0] 2430 124
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2_0_2[7] 1117 105
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid 855 118
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 1702 124
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[1] 1423 223
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 1310 118
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[7] 1027 154
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty 1323 118
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9] 1576 157
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELNKTMR/cnt[7] 2443 115
set_location Controler_0/gpio_controler_0/read_data_frame_8_1[1] 1047 78
set_location Controler_0/gpio_controler_0/read_data_frame_8_0[7] 1079 78
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 1415 145
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Counter.un11_enable_acquisition_0_a2_0_a6 1265 111
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/rot_sh_nxt_s_5_RNO 2456 45
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b[12] 700 106
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[11] 873 130
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[2] 867 91
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_pulse 821 129
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_val_buf_RNO 701 90
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0] 865 100
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[3] 1246 102
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[13] 1108 100
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[6] 838 130
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[5] 738 88
set_location Controler_0/gpio_controler_0/Outputs_6[9] 1065 78
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[6] 993 126
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[8] 812 91
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[25] 880 127
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[12] 872 126
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[4] 1144 100
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[29] 967 96
set_location UART_Protocol_0/mko_0/counter[15] 783 127
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_1/rxidle_st[0] 2436 109
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.rptr[8] 2372 97
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[9] 1144 106
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[9] 856 97
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[0] 840 99
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[17] 1093 85
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[2] 1166 172
set_location Controler_0/gpio_controler_0/read_data_frame_8_0[15] 1067 78
set_location Controler_0/SPI_LMX_0/spi_master_0/un1_INT_sclk_u 1151 87
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[8] 932 82
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[2] 1042 108
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4] 869 100
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[24] 1212 106
set_location Controler_0/gpio_controler_0/read_data_frame_8_3[0] 1056 84
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[23] 922 90
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5] 948 82
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[4] 1107 105
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8] 1477 154
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[9] 1164 103
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[37] 1896 342
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[7] 1366 168
set_location Controler_0/ADI_SPI_1/data_counter[17] 1146 82
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[9] 811 90
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0] 1301 117
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[17] 1035 142
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[27] 1070 133
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid 1553 181
set_location Data_Block_0/Test_Generator_0/Test_Data_6[10] 1606 124
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 1469 151
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_3[3] 721 87
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[10] 1209 202
set_location Controler_0/Reset_Controler_0/read_data_frame[10] 1108 103
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[7] 848 100
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rx_ready_sync_RNIAV5G[1] 2435 102
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle 1521 138
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[7] 944 145
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_2/g_mode2.u_mstr/un1_rqCode_nx11_0_a5 2395 105
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[1] 865 115
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[18] 971 150
set_location Controler_0/Reset_Controler_0/un1_state_reg_1_1 1056 102
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[9] 876 127
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[24] 1055 115
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[7] 1485 124
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/samples[2] 919 103
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[1] 917 103
set_location Data_Block_0/Communication_Builder_0/fsm_timer[0] 1232 160
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 1611 115
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[0] 902 118
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer_5_i_m3[0] 1179 96
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[0] 1143 103
set_location Controler_0/ADI_SPI_0/counter_3[0] 1114 81
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1] 946 79
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[4] 1487 142
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[5] 855 87
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[9] 1068 154
set_location Controler_0/ADI_SPI_1/data_counter[16] 1145 82
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[3] 1126 82
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 734 84
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F_2[2] 1059 138
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 996 115
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[23] 1200 100
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[32] 949 96
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 1329 117
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[0] 1183 97
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r 970 79
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 1335 145
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[23] 885 129
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/Q[0] 932 126
set_location Data_Block_0/Communication_Builder_0/un1_state_reg_3_0_I_15_RNO_0 1196 159
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 1302 114
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 1307 114
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf[8] 716 106
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[0] 2393 100
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[9] 1004 144
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[18] 293 174
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[12] 1107 100
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_0/rxidle_st[1] 2415 79
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 1535 175
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9] 1573 156
set_location Data_Block_0/Communication_Builder_0/state_reg[9] 1192 166
set_location Controler_0/Answer_Encoder_0/periph_data_i_a2_5[15] 1150 96
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[3] 1232 106
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 1610 154
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/un1_rqCode_nx11_0_1 2424 108
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[11] 1074 106
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[10] 864 87
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[3] 1394 138
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[14] 869 130
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[7] 908 114
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[25] 880 85
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[15] 1142 109
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[7] 857 108
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 1033 124
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[36] 991 117
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0[2] 1150 90
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/re_set_RNO 1219 156
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_1/fsm_st_ns_0[3] 2458 78
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask_1_sqmuxa_0_a2_2 1059 87
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F[0] 1076 144
set_location Controler_0/Command_Decoder_0/state_reg_RNO[4] 1047 90
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[17] 865 84
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[31] 879 130
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[23] 925 90
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[43] 471 72
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[20] 1008 139
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11] 1473 175
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[2] 1241 103
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[5] 1276 187
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m74_i_i 1134 75
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[5] 960 109
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[30] 868 88
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[13] 1252 102
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[4] 1483 127
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIQOGR1[4] 853 90
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[27] 997 145
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_17_iv_0[31] 762 81
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][10] 2415 97
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7] 1472 175
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[39] 1055 130
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[2] 1027 79
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[6] 1210 181
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[6] 760 91
set_location UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Complementary[1] 844 88
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/INVBLKX1[0] 1393 189
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5] 1371 132
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_last[1] 2434 88
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[4] 747 85
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[26] 1069 135
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9] 1362 117
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[16] 1179 168
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[9] 1597 145
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[25] 997 151
set_location Controler_0/SPI_LMX_0/spi_master_0/mosi_1_RNO 1141 87
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[21] 850 126
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5] 1485 154
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5] 762 85
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[8] 898 88
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[13] 1111 84
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[39] 1052 130
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[3] 1231 105
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m10 861 99
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/RDATA_r[27] 1846 100
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4] 1383 156
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F_2[10] 1041 141
set_location Controler_0/ADI_SPI_1/data_counter[4] 1133 82
set_location ARBITER_INST/CORELNKARBMUX_0/grant_st[2] 2419 103
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[19] 888 91
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[29] 1080 96
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RE_d1 1325 139
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[7] 1037 109
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[5] 1033 78
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_m2_1[1] 2434 135
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_2/intg_st[0] 2449 106
set_location Controler_0/Answer_Encoder_0/cmd_status_err 1092 91
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[10] 1141 106
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[14] 1204 100
set_location Controler_0/ADI_SPI_0/assert_data 1029 82
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIAGUM1[4] 959 114
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_8_iv[31] 744 105
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3] 1075 151
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 1007 88
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[21] 892 100
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[9] 959 106
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[23] 962 151
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[5] 1118 84
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/rptr_bin_sync2[0] 2420 97
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_3/fsm_st_ns_0[3] 2423 114
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rot_Sync/syncOutput[0] 2423 22
set_location Controler_0/SPI_LMX_0/spi_master_0/mosi_cl_RNO 1143 87
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][8] 973 85
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[2] 795 91
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[31] 932 97
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[2] 1216 181
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/RDATA_r[26] 1871 100
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[12] 1178 168
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2[5] 1156 96
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[11] 1452 154
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[11] 1844 100
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 1187 151
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg[12] 837 127
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[10] 829 84
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[36] 993 117
set_location Controler_0/gpio_controler_0/read_data_frame_8_1[2] 1048 78
set_location Controler_0/gpio_controler_0/read_data_frame_8_0[6] 1070 78
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[7] 1217 102
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[36] 946 87
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_0_o6_1[3] 1762 99
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data[13] 1057 145
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_a2_0_a2[1] 960 144
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[8] 921 115
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[19] 888 90
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[9] 899 82
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_3[9] 733 84
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[2] 1161 171
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg[6] 832 85
set_location Data_Block_0/Test_Generator_0/Test_Data_5[6] 1251 115
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[16] 866 129
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[4] 1081 84
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][0] 770 82
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/un1_rqCode_nx11_0_a5_0_0 2427 105
set_location Controler_0/SPI_LMX_0_0/spi_master_0/mosi_cl_3_i_0 1125 96
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9] 1464 174
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9] 1484 144
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[54] 1314 156
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 1064 136
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[30] 1037 126
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/re_set 1061 127
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][8] 914 118
set_location Data_Block_0/Communication_Builder_0/wait_next_state[3] 1215 166
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[14] 1143 109
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[5] 843 127
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 1457 145
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/re_set 1457 154
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[10] 1598 124
set_location Data_Block_0/Communication_Builder_0/un1_state_reg_3_0_I_39_RNO 1220 159
set_location Controler_0/Command_Decoder_0/state_reg[0] 1053 100
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11] 1453 157
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[0] 1512 144
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_11_0_a2[1] 2422 99
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_3[8] 738 84
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 1563 175
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[14] 1286 193
set_location Controler_0/SPI_LMX_0_0/spi_master_0/busy 1127 97
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[17] 1035 130
set_location Controler_0/ADI_SPI_1/rx_data_frame[7] 1139 91
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5] 831 91
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[3] 796 91
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[4] 1899 127
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[27] 889 97
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_1/rxidle_st_RNIT7N31[1] 2439 108
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[2] 1063 154
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2] 1490 150
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_rd_en_0_o2 1351 135
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[8] 1297 196
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[1] 1390 151
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[16] 875 130
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIP5L41 1338 144
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[1] 2403 100
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[18] 1195 100
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xclk_ref_div/count[1] 2447 127
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[10] 869 82
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[1] 921 105
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout 1623 156
set_location UART_Protocol_1/INV_0 929 150
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[17] 1184 169
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[23] 1064 126
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[9] 1033 102
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_AND2_FINE_LOCK_0 2407 90
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_1_9_0_a2[0] 727 87
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[10] 1114 85
set_location Data_Block_0/Test_Generator_0/Test_Data_3[0] 1838 127
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto31_2 1040 99
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrot_sh_ctr/rot_last[1] 2452 118
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[3] 1019 139
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[3] 915 100
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xfreq_err_arb/error_RNI78FD 2449 51
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[3] 2356 100
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[16] 866 130
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_LANE0_SD_DFN2 2410 79
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[8] 948 111
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_3[1] 729 87
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNI19NT[4] 1113 96
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[16] 1222 184
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_4_i_i_1 1266 111
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/re_set 943 88
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[15] 830 82
set_location Controler_0/ADI_SPI_1/state_reg[4] 1126 88
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[2] 793 87
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11] 1345 139
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_o2[2] 909 102
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xsample_counter/Xbin_counter/count_RNI4H1G1[4] 2435 117
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Counter.ALL_FIFO_Enable_0_2_iv_i 1269 111
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11] 1347 139
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xclk_ref_div/count[0] 2443 118
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[10] 1196 96
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 1064 133
set_location Controler_0/ADI_SPI_1/sdio_1_RNO 1130 78
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[3] 1242 103
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_3/g_mode2.u_mstr/rqCode[0] 2418 106
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[0] 961 100
set_location UART_Protocol_1/UART_TX_Protocol_0/Last_Byte_0_sqmuxa 962 141
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[5] 1904 127
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[9] 1210 99
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[11] 948 145
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rqCode_RNO[1] 2420 87
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4] 1586 156
set_location Controler_0/ADI_SPI_0/rx_data_frame[1] 1117 91
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[27] 872 130
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_0/fsm_st_ns_0[5] 2406 90
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[8] 1159 100
set_location Controler_0/gpio_controler_0/read_data_frame_8_4[12] 1085 78
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty 1516 139
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[8] 955 111
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[15] 1246 184
set_location Controler_0/Answer_Encoder_0/periph_data_i_0[11] 1121 105
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[29] 865 124
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_1/sync_st_RNI26T91[2] 2437 78
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 1708 124
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[15] 1177 91
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[33] 907 90
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[41] 1757 234
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][8] 944 106
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[34] 920 87
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[11] 1040 132
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[7] 946 124
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[5] 753 85
set_location Controler_0/ADI_SPI_1/addr_counter[11] 1164 79
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[6] 1039 145
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_0_sqmuxa_i_0_a2_0 1154 87
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[27] 1004 123
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][9] 802 85
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[19] 980 126
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[7] 886 85
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[0] 1765 100
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[24] 997 142
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[10] 944 88
set_location Data_Block_0/Communication_Builder_0/fsm_timer[1] 1225 160
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[24] 901 82
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[8] 1845 100
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNI5COI 1001 117
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[5] 1482 127
set_location Data_Block_0/Communication_Builder_0/next_state_cnst_0[8] 1181 159
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[7] 1069 72
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/un1_rqCode_nx11_0_1 2413 81
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/update_dout 1003 117
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[14] 967 126
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10] 1452 151
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/count[0] 2425 127
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[9] 1418 223
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask_1_sqmuxa_1 1067 102
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 1288 115
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[18] 1099 84
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[37] 941 91
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid_RNIRHM91 836 96
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[6] 888 129
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[11] 1214 102
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[8] 902 114
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[10] 2301 288
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_s1_0_a4 862 105
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[11] 1516 151
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_LANE2_SD_DFN2 2439 106
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[11] 1218 102
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_3/g_mode2.u_mstr/rmfsm_ns_o3_0[4] 2431 111
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_1/intg_st[1] 2450 109
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[2] 951 79
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO[12] 978 87
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r4_0_a2 1004 117
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.rptr[4] 2368 97
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[15] 1043 126
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_3/fsm_st[3] 2423 115
set_location Controler_0/gpio_controler_0/un1_state_reg_1_i_a2_2 1058 87
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[4] 1055 133
set_location UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[0] 953 150
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 1589 115
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[39] 915 96
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[7] 1397 139
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[18] 926 87
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[0] 796 82
set_location Controler_0/Communication_ANW_MUX_0/Communication_vote_vector[0] 1065 115
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r 1030 151
set_location Controler_0/ADI_SPI_1/data_counter[23] 1152 82
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[3] 1197 102
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 1617 115
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[0] 1167 169
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_Decoder_0/Output_vector_1_0_a3[0] 1288 198
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_1_sqmuxa_i 1048 105
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2[5] 1044 156
set_location UART_Protocol_1/Communication_TX_Arbiter_0/state_reg_ns[4] 1082 153
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[0] 841 106
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[10] 1172 91
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[5] 1050 126
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a2[0] 2450 117
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[15] 880 130
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[0] 1044 85
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[2] 1269 103
set_location Controler_0/Reset_Controler_0/CLEAR_PULSE_INT_1_sqmuxa_i 1061 105
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[8] 1042 133
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[4] 964 79
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[1] 883 114
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 1353 135
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/Q[15] 949 126
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_9_0_a2[0] 919 105
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1] 921 106
set_location UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[3] 844 130
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/samples[1] 920 103
set_location Controler_0/Command_Decoder_0/decode_vector_10_6dflt 1094 87
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[1] 1180 168
set_location Data_Block_0/Communication_Builder_0/state_reg_rep[8] 1208 160
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[3] 1274 180
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_19_iv_0[31] 704 105
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[19] 1196 100
set_location Controler_0/Command_Decoder_0/counter[7] 1015 100
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0[0] 1151 90
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_0/rxidle_st[0] 2404 91
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[36] 1447 150
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_LANE1_SD_DFN1 2444 79
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[26] 970 150
set_location Controler_0/Command_Decoder_0/cmd_status_err 1080 91
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[4] 1051 157
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_1/fsm_st[5] 2446 109
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNIPMRA 1058 129
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[4] 1803 100
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[6] 930 105
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4] 1343 139
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_28_iv[31] 820 102
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_i_o2[0] 980 87
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0] 2426 100
set_location Controler_0/gpio_controler_0/read_data_frame_8_1[6] 1068 78
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[13] 1181 168
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[9] 912 118
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[7] 630 144
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[0] 819 127
set_location UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data[36] 968 118
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b[19] 863 82
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1] 1060 154
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[16] 983 127
set_location Controler_0/ADI_SPI_1/sdio_cl_RNO 1150 78
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[27] 953 36
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[9] 1259 174
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lm_0[2] 2405 87
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[19] 957 85
set_location Controler_0/Answer_Encoder_0/periph_data_sn_m5 1104 96
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[9] 1085 109
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[2] 1443 151
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[8] 1036 126
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[35] 2185 180
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[0] 1453 174
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[9] 1043 103
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[39] 931 87
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[7] 1267 175
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[14] 1086 88
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_0_x2 1652 153
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[28] 856 127
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[10] 1058 82
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[11] 1473 174
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[5] 1190 102
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[7] 1087 85
set_location Controler_0/gpio_controler_0/Outputs_6[4] 1056 75
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[39] 1124 111
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[29] 1080 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 1513 141
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/un1_rqCode_nx11_0_a5 2423 81
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 1538 175
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[13] 1071 102
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[6] 817 105
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[7] 1233 103
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[12] 1109 106
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[13] 1276 180
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[2] 1127 82
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[16] 961 97
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F_2[18] 1063 144
set_location Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[22] 1101 96
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[0] 822 85
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_i_o2[1] 856 84
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[1] 922 96
set_location Controler_0/ADI_SPI_1/un1_reset_n_inv_i_0 1133 78
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m38_i_o2_19 996 84
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[18] 1054 130
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[11] 1034 78
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/RDATA_r[22] 1863 100
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[23] 884 136
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask_1_sqmuxa_0_a2_1 1057 87
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_5 986 103
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[4] 1131 100
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELNKTMR/cnt[4] 2440 115
set_location Controler_0/Reset_Controler_0/read_data_frame_6[2] 1094 102
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[22] 926 85
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_o2_0 1164 81
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[9] 1105 84
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F[22] 1084 141
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[0] 1144 88
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[55] 1433 174
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNO[9] 968 144
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_1/cmb_fsm.fsm_nx35 2442 108
set_location USB_3_Protocol_0/Synchronizer_0/Chain_inferred_clock_RNIQM6D[1] 1156 163
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[2] 1047 127
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf[15] 762 82
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[8] 1113 85
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.afull_r_RNO 1046 153
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[20] 972 124
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[39] 909 91
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9] 1477 145
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[1] 1264 199
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xfreq_err_arb/error_RNO 2421 18
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4] 2449 100
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[3] 1485 142
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[10] 1361 211
set_location UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data[27] 913 127
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft 961 85
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[37] 902 84
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[10] 924 84
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[10] 754 88
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 999 115
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0[11] 833 126
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[4] 1051 156
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 1296 154
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[2] 1142 103
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[1] 937 109
set_location Data_Block_0/Test_Generator_0/Test_Data_2[6] 1803 124
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[20] 1058 90
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 1637 154
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[1] 841 130
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[31] 997 126
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[15] 1235 102
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[8] 1042 102
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[14] 1169 97
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_10_0_a2[2] 936 102
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[30] 1013 151
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrst_Sync_clk_in/syncTemp[0] 2412 49
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[43] 546 69
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[22] 1186 172
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rotator/count[1] 2415 52
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[6] 1140 106
set_location UART_Protocol_1/mko_0/counter[19] 454 142
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[32] 887 100
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[9] 1173 172
set_location Controler_0/gpio_controler_0/read_data_frame_8_4[3] 1078 81
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[0] 1268 103
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[3] 892 118
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[13] 1170 102
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[4] 886 96
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[3] 1172 174
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[5] 293 180
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle 1626 117
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[34] 871 87
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count[5] 2454 91
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[35] 897 99
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[28] 851 127
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[3] 1076 103
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[8] 1065 151
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[2] 1453 127
set_location Controler_0/Answer_Encoder_0/periph_data_i_1[7] 1155 102
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[2] 1084 85
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 984 84
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_0/intg_st[6] 2383 91
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[28] 1060 115
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[22] 1062 115
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[0] 937 145
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_1/intg_st[3] 2452 79
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[20] 923 90
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m14 847 99
set_location Controler_0/Reset_Controler_0/state_reg[0] 1108 88
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[39] 915 97
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_2/fsm_st_RNI2LJ81[5] 2444 105
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[21] 1038 135
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[6] 922 234
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[1] 944 151
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[17] 887 124
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[1] 925 82
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 1030 123
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 1337 145
set_location Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT_1 579 5
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer[2] 1153 91
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm_RNO[2] 2419 81
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[5] 952 151
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[0] 1837 127
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[9] 1089 73
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4_RNO[14] 1225 105
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout 1518 138
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[12] 1075 106
set_location Controler_0/ADI_SPI_1/addr_counter[30] 1183 79
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4] 756 85
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_2/intg_st[6] 2455 106
set_location Controler_0/ADI_SPI_1/data_counter[13] 1142 82
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_9_iv[31] 697 105
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[10] 1454 174
set_location Controler_0/ADI_SPI_1/data_counter[9] 1138 82
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[3] 1442 150
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[1] 1598 153
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_3/fsm_st[4] 2433 115
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[7] 920 115
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_0/intg_st[5] 2382 91
set_location Controler_0/SPI_LMX_0/spi_master_0/INT_sclk 1151 88
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[34] 957 88
set_location Controler_0/Command_Decoder_0/state_reg[5] 1049 91
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[19] 895 105
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[12] 942 123
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[3] 784 88
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[13] 846 126
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[6] 1403 133
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[3] 1044 126
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_cnt.xmit_bit_sel_3_i_0_o2[3] 942 150
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0] 1059 154
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[3] 862 123
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[16] 870 96
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[9] 1414 154
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[15] 1050 138
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[13] 1070 72
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[11] 948 87
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[12] 1087 87
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[12] 914 96
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO 1073 108
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 1094 145
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 1635 154
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrst_Sync_clk_ref/syncOutput[0] 2453 52
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_AND2_FINE_LOCK_1 2441 108
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[28] 913 87
set_location Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[2] 1140 99
set_location Controler_0/gpio_controler_0/read_data_frame_8_4[2] 1069 81
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[8] 1243 103
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][4] 937 118
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.0.un82_inputs 1053 84
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[2] 2394 97
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[2] 1047 111
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[1] 936 151
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_2/g_mode2.u_mstr/rmfsm_ns_0_x2[0] 2407 105
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 1529 175
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6] 952 82
set_location UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Value[2] 972 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[8] 1421 223
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[7] 1221 181
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.rptr[9] 2373 97
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2] 1478 174
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xsample_counter/Xbin_counter/count_0_sqmuxa_0_a2 2437 117
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b[20] 748 106
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F_2[11] 1038 141
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0] 758 88
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 1618 154
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[3] 1075 100
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[17] 979 127
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/fine_lock_RNO 2445 126
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[11] 745 159
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_3/g_mode2.u_mstr/rmfsm_ns_o3_0[3] 2433 111
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[11] 1035 79
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rqEn_RNO 2424 102
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[8] 849 106
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[5] 1487 127
set_location Controler_0/ADI_SPI_1/data_counter[3] 1132 82
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 1495 142
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[1] 925 115
set_location Controler_0/ADI_SPI_1/addr_counter[15] 1168 79
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][0] 1023 151
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[10] 2267 306
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[16] 1450 150
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[4] 1117 100
set_location UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data[35] 967 118
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty_RNO 832 96
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[14] 930 85
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[0] 965 100
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg[4] 850 85
set_location UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data[11] 914 124
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[15] 906 99
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 1523 142
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[19] 872 132
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[8] 1070 153
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4] 1476 175
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[14] 1183 169
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[0] 1327 138
set_location Controler_0/Answer_Encoder_0/periph_data_i_a2[4] 1134 99
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[38] 984 118
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrot_sh_ctr/rot_last[0] 2453 118
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid_RNIUHH41 1517 138
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[7] 1102 108
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[4] 845 106
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[8] 1087 102
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[15] 1036 79
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/REN_d1 1519 139
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/count[1] 2426 127
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[12] 992 142
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_2/intg_st[3] 2452 106
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[1] 970 100
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/rptr_bin_sync2[2] 2407 100
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[1] 1044 76
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[3] 1116 100
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[14] 755 91
set_location UART_Protocol_1/mko_0/counter[5] 440 142
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 1340 117
set_location Controler_0/ADI_SPI_1/data_counter[7] 1136 82
set_location Controler_0/Reset_Controler_0/read_data_frame_6[11] 1098 102
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3] 1079 151
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_31_iv_0[31] 807 84
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/fine_lock_combo.un1_lock_event5_0_a2 2445 90
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_29 1238 99
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[28] 867 88
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_rd_en_0_o2 1627 114
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[17] 1241 184
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty 1564 127
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty 832 97
set_location UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_3 974 87
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[8] 1396 139
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[6] 2400 97
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[1] 1215 181
set_location UART_Protocol_1/mko_0/counter_3_i_0_a2[4] 433 141
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/un1_re_set6 2353 99
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[11] 1168 175
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[8] 1084 109
set_location Controler_0/Communication_ANW_MUX_0/DEST_1_Fifo_Write_Enable 1066 111
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[34] 865 97
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7] 1465 174
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[10] 1174 175
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 1474 151
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2[0] 799 87
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.wptr_RNO[0] 2408 99
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[14] 991 91
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0_3[0] 1054 87
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[0] 945 96
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rx_ready_sync[1] 2435 103
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[7] 965 151
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_0/fsm_st_ns_0[1] 2405 90
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[5] 932 105
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_valid 1062 130
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrst_Sync_clk_in/syncOutput[0] 2450 124
set_location Data_Block_0/Test_Generator_0/Test_Data_5[3] 1248 115
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[10] 2411 97
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[5] 1229 184
set_location UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data[18] 961 127
set_location Controler_0/gpio_controler_0/Outputs_6_1_0[12] 1071 75
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[8] 984 82
set_location Controler_0/SPI_LMX_0_0/spi_master_0/receive_transmit_0_sqmuxa_0_a3_0_a3 1119 96
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[10] 983 82
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[9] 1084 102
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_1_iv[31] 709 105
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2_2[15] 1131 102
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 1062 133
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_0/fsm_st_ns_o3_0_0_o5[0] 2418 78
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count_RNIFG46[1] 2438 90
set_location Data_Block_0/Communication_Builder_0/Frame_Counter_Modulo 1183 160
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[0] 1273 181
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[12] 1232 100
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 1969 150
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_4 812 96
set_location Controler_0/Reset_Controler_0/un10_write_signal_0_a2 1045 102
set_location Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4/U0_RGB1 1749 147
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[11] 1035 108
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[12] 952 88
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[7] 1455 153
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/REN_d1_RNI8BPD 1366 117
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.rptr_gray[0] 2388 100
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[18] 1120 111
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[0] 1041 105
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[13] 1122 103
set_location Data_Block_0/Communication_Builder_0/next_state[3] 1221 165
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[30] 1123 160
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[3] 938 88
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg[5] 822 127
set_location Controler_0/Answer_Encoder_0/periph_data_i_0[9] 1138 102
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[13] 1236 100
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 1023 118
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_1/fsm_st[2] 2459 109
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 1322 118
set_location Controler_0/SPI_LMX_0_0/spi_master_0/state[0] 1185 97
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[13] 1045 114
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 1324 145
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[5] 1049 157
set_location Controler_0/ADI_SPI_1/sclk_4 1130 75
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 994 114
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[2] 1047 126
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[12] 1105 106
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[28] 1087 97
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[31] 899 88
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[32] 902 99
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[4] 820 100
set_location Controler_0/ADI_SPI_0/addr_counter[14] 999 82
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a3[2] 2435 135
set_location Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa 1092 99
set_location Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa_13 1113 99
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count[9] 2458 91
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm[2] 2429 103
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[48] 1043 171
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[11] 1059 82
set_location UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_WE 940 115
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[4] 786 91
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[19] 1128 160
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[26] 1005 91
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_1/fsm_st_ns_o3_0_a3_0_0[4] 2442 78
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[4] 1461 154
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty 936 85
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg[2] 1110 91
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2_2[0] 1138 99
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 1682 127
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[28] 1003 126
set_location USB_3_Protocol_0/Synchronizer_0/Chain_inferred_clock_RNIQM6D[1]/U0_RGB1 577 148
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO 1077 108
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[15] 1264 181
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 1349 136
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_22_iv_0[31] 824 102
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[38] 919 309
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_1/fsm_st_ns_0[1] 2447 78
set_location Controler_0/Answer_Encoder_0/periph_data_0[0] 1128 90
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[9] 960 75
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1[31] 709 106
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/re_set_RNO 1359 117
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[34] 862 88
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[32] 998 127
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_9_0_a2[0] 784 87
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[6] 890 96
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[35] 961 123
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_0/cmb_fsm.fsm_nx35 2409 90
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 1293 115
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[5] 992 126
set_location Controler_0/Communication_ANW_MUX_0/state_reg_ns_0_x4[1] 1065 111
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[0] 1087 109
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[30] 1056 114
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[5] 1025 154
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[35] 1041 130
set_location ARBITER_INST/CORELNKARBMUX_0/grant_st[1] 2412 103
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[1] 1112 105
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[13] 1045 115
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[1] 1244 103
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_1_0_a2_1[0] 2405 99
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][4] 981 76
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un7_read_signal_0_a2_0_a2_0_a2_0_a2_0_a2 1207 108
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0] 2425 100
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[27] 997 144
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_2[21] 1456 159
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[35] 881 87
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[8] 777 84
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[18] 1062 159
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer_RNO[0] 1181 96
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[8] 945 145
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[14] 1108 109
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[2] 933 97
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[0] 881 100
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[0] 980 118
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[29] 765 91
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[12] 1047 102
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer_RNO[1] 1187 96
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 1289 115
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[38] 947 91
set_location UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data[12] 913 124
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[2] 1032 150
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[14] 883 132
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 1027 118
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 1178 151
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m74_i_i 1026 84
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[12] 1110 85
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[9] 1245 106
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2] 937 79
set_location Controler_0/ADI_SPI_1/state_reg[3] 1133 76
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[25] 1076 135
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 1095 145
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.rptr[6] 2370 97
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[4] 941 145
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 1158 109
set_location Controler_0/gpio_controler_0/Inputs_Last[11] 1060 73
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2[6] 746 85
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[5] 864 84
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2_1[31] 883 129
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[5] 1815 127
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[17] 1019 151
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[35] 936 97
set_location Data_Block_0/Communication_Builder_0/next_state_0[3] 1215 165
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_m2_2[1] 2443 45
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[4] 737 88
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[13] 1044 138
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh[4] 2416 19
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 1301 115
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[21] 888 100
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_0/intg_st[6] 2407 79
set_location Controler_0/Answer_Encoder_0/cmd_CDb_RNO 1059 96
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[9] 933 82
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[18] 971 151
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[8] 992 123
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[3] 1073 102
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[7] 1398 190
set_location Data_Block_0/Test_Generator_0/Test_Data_4[10] 1483 124
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/count_0_sqmuxa_0_a2 2438 126
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[15] 943 97
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[0] 1216 97
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[40] 1570 174
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[11] 1004 97
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[10] 877 88
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[14] 927 85
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 1560 145
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_11_0_a2[1] 945 102
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[13] 1068 72
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.CO0 843 99
set_location Controler_0/Command_Decoder_0/counter[29] 1037 100
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[2] 844 99
set_location Controler_0/gpio_controler_0/read_data_frame_8_4[8] 1098 78
set_location UART_Protocol_1/mko_0/counter[18] 453 142
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.7.un117_inputs 1072 72
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F[30] 1075 141
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 1302 142
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[8] 1047 97
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[7] 881 130
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/re_set 1518 139
set_location Data_Block_0/Communication_Builder_0/un1_state_reg_3_0_I_33_RNO 1191 165
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/Q[13] 948 126
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 1329 145
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 1300 117
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh[0] 2412 19
set_location Controler_0/ADI_SPI_0/op_eq.divider_enable38 1114 78
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[1] 1200 174
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[1] 978 78
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 1557 175
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[51] 1286 165
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[15] 1229 100
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[0] 929 127
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[10] 1053 105
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 1007 118
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.CO0 929 102
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[19] 1282 102
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[7] 953 91
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[7] 978 150
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[14] 999 141
set_location Controler_0/ADI_SPI_0/addr_counter[22] 1007 82
set_location Controler_0/gpio_controler_0/Outputs[13] 1060 79
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[18] 857 126
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 1646 154
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][2] 2393 97
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[4] 1494 150
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[0] 1771 100
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5] 2448 100
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[10] 750 91
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[12] 1224 100
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[17] 998 150
set_location USB_3_Protocol_0/ft601_fifo_interface_0/actual_state_ns_a4_0_a2_0_a2_0_a2_0_a4[4] 710 90
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1] 866 100
set_location Controler_0/Answer_Encoder_0/periph_data_0[6] 1131 90
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[0] 1089 108
set_location UART_Protocol_0/mko_0/counter_3_i_0_a2[4] 802 126
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[9] 1059 79
set_location Data_Block_0/Test_Generator_0/Test_Data_6[4] 1600 124
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[9] 1275 180
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 1341 136
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[19] 1258 172
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[16] 1193 100
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[35] 897 100
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_10_iv_0[31] 746 105
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[6] 888 130
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_24 1166 81
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 1507 141
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[6] 953 97
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[15] 1001 97
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[10] 963 79
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_m2_1[1] 2453 117
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[0] 1010 138
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[7] 1064 151
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[16] 1003 142
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[4] 994 124
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6] 2452 100
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[34] 1402 189
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO 987 87
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[8] 938 97
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/rstn 2412 117
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[10] 1195 96
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 1299 142
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_5[4] 1213 102
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 1633 154
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[4] 931 97
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[16] 951 87
set_location Controler_0/Answer_Encoder_0/periph_data_0[2] 1117 90
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[5] 1044 105
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[1] 910 97
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3] 1350 139
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[11] 1250 172
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_13_iv[31] 855 81
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/re_set 2358 100
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[6] 879 100
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[7] 1037 159
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm_ns_0_x2[0] 2415 84
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xclk_ref_div/count_RNO[0] 2451 51
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_4 985 103
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[20] 853 127
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[23] 1176 90
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[11] 1053 112
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 1488 141
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[5] 825 105
set_location Controler_0/SPI_LMX_0_0/spi_master_0/busy_5_0_0_m2_0_a2 1123 96
set_location Controler_0/gpio_controler_0/Outputs_6[5] 1066 75
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[8] 1050 144
set_location Controler_0/ADI_SPI_0/addr_counter[29] 1014 82
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[12] 1133 103
set_location Controler_0/gpio_controler_0/read_data_frame_8_3[9] 1087 78
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m72_0 1029 84
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[15] 1063 79
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[36] 928 88
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[2] 937 78
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[1] 1038 151
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[17] 1010 151
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][10] 1070 151
set_location Controler_0/SPI_LMX_0/spi_master_0/busy_RNO 1148 87
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Test_Generator_Enable_1_sqmuxa_0_a2_0_a2_1_a3_0_a3_0_a3_1 1211 96
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[11] 1596 154
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[3] 1476 142
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[7] 879 124
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[4] 1257 102
set_location Data_Block_0/Test_Generator_0/Test_Data_7[4] 1480 115
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[15] 1140 91
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[8] 873 100
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_0/sync_st[0] 2407 91
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[0] 729 91
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 1555 175
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[10] 1798 100
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 1621 115
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[11] 628 144
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[6] 1051 127
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2[2] 731 91
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[12] 863 108
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_AND2_FINE_LOCK_2 2400 105
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[28] 974 142
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_RNO[4] 1114 90
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[17] 1176 168
set_location Controler_0/gpio_controler_0/Inputs_Last[7] 1072 73
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[3] 1023 154
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.rptr_gray[1] 2402 100
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/Q[19] 950 126
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rmfsm_RNO[2] 2428 75
set_location Controler_0/ADI_SPI_1/sdio_11_1_u_i_m2 1129 78
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[0] 944 96
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[3] 1054 76
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/RDATA_r[23] 1869 100
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[20] 983 124
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[1] 1040 105
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 1486 151
set_location Controler_0/Reset_Controler_0/SET_PULSE_INT 1067 103
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm_ns_0[0] 2426 102
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 986 115
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_RNO[0] 947 108
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[2] 1086 82
set_location Controler_0/ADI_SPI_1/data_counter[2] 1131 82
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrst_Sync_clk_ref/syncOutput[0] 2430 139
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 1040 124
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xclk_ref_div/count_RNO[0] 2406 21
set_location UART_Protocol_0/UART_RX_Protocol_0/Diag_Valid_0_i_a2_4_RNI3IKV 851 84
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xrst_Sync_clk_ref/syncOutput[0] 2441 91
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_AF_RDEN_8_i_0_0_1_0 699 90
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[7] 973 84
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[33] 905 91
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[11] 1477 142
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[5] 942 151
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[23] 987 150
set_location Controler_0/Answer_Encoder_0/periph_data_2[11] 1159 99
set_location Controler_0/Reset_Controler_0/INT_DataFifo_Reset_N 1282 108
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_clock 841 100
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[5] 866 136
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[1] 1147 159
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[1] 930 102
set_location UART_Protocol_0/mko_0/counter[9] 777 127
set_location Controler_0/Reset_Controler_0/read_data_frame_6_sn_m4 1089 102
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[26] 1242 97
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[14] 1243 100
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[17] 1035 136
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[2] 1452 127
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[2] 897 106
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[12] 1121 103
set_location Controler_0/Reset_Controler_0/read_data_frame_6[14] 1105 102
set_location UART_Protocol_0/mko_0/counter[1] 769 127
set_location Controler_0/gpio_controler_0/state_reg[0] 1113 88
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[15] 853 108
set_location UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data[19] 950 127
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 1294 154
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.empty_r 2355 100
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[24] 993 150
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[24] 953 124
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[30] 932 87
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1] 2447 100
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 1005 115
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[36] 1047 133
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[15] 972 126
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[33] 960 126
set_location Data_Block_0/Communication_Builder_0/next_state_0[12] 1199 165
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/re_set_RNO 1363 168
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[30] 932 88
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_1/fsm_st[3] 2458 79
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[8] 1041 79
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 1501 150
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_14_iv_0[31] 859 81
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state[0] 908 103
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[2] 912 103
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[6] 1245 172
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xsample_counter/Xbin_counter/count[4] 2429 142
set_location Controler_0/ADI_SPI_0/op_eq.divider_enable38_5 1113 78
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[22] 220 117
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[0] 940 78
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rot_Sync/syncOutput[0] 2429 88
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 830 96
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[3] 840 130
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/fine_lock 2455 52
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m8 859 105
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[8] 877 133
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/re_set_RNO 922 108
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[12] 1214 181
set_location Controler_0/Answer_Encoder_0/periph_data_i_a2_0[5] 1157 96
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[20] 952 85
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0] 1057 154
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[4] 1023 79
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.afull_r 727 91
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[13] 871 126
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 1130 106
set_location Controler_0/Answer_Encoder_0/periph_data_i_a2_5[7] 1106 96
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[32] 266 96
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[26] 973 150
set_location Controler_0/Command_Decoder_0/state_reg[1] 1048 91
set_location UART_Protocol_1/UART_RX_Protocol_0/Diag_Valid_0_i_a2_4_RNI2UVC 971 90
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[7] 1770 100
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_rd_en_0_o2 1534 141
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[2] 943 103
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[3] 929 88
set_location Controler_0/SPI_LMX_0/spi_master_0/state[0] 1160 91
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[0] 972 78
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[11] 1253 103
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data[6] 1068 145
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[23] 1075 135
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[6] 958 151
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[14] 1040 130
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[11] 1235 184
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[17] 979 126
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[14] 1047 109
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[8] 1120 103
set_location Controler_0/Command_Decoder_0/state_reg[4] 1047 91
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[15] 961 150
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b[27] 780 97
set_location UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_7 849 81
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep 1109 103
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_2_iv[31] 786 96
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/TRG_Unit_Detect 1792 100
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[30] 1051 138
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 1297 142
set_location Data_Block_0/Communication_Builder_0/next_state_0[4] 1218 159
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a2[3] 858 99
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[1] 996 145
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid 1325 118
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[12] 1285 180
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[16] 942 91
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rqEn_RNO 2420 81
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[8] 1086 85
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 1543 175
set_location Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0 1166 162
set_location Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[12] 1160 99
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 1437 150
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[10] 944 87
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[6] 1560 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[4] 1381 156
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[4] 1062 156
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 1501 142
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2] 915 106
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[4] 1081 85
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[10] 1030 154
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[22] 974 124
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 1615 154
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 1129 106
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[36] 908 90
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[1] 895 126
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10] 1365 117
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a2[3] 838 84
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[17] 881 91
set_location UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto11_3 816 84
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[0] 1415 154
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[7] 1299 196
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 1590 115
set_location Data_Block_0/Communication_Builder_0/next_state[6] 1198 165
set_location Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4_1 13 164
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[15] 1109 109
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.rptr_gray[6] 2398 97
set_location Data_Block_0/Communication_Builder_0/state_reg[12] 1195 166
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[5] 1287 153
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[19] 852 129
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[18] 1063 145
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rx_ready_sync[0] 2417 76
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[7] 843 97
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_clock 928 103
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[48] 222 234
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[0] 943 151
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[16] 1096 84
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[1] 817 91
set_location UART_Protocol_1/mko_0/MKO_OUT 467 142
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[14] 1140 88
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[9] 1035 126
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[1] 1007 145
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[29] 890 105
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[39] 910 88
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[9] 899 127
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[2] 746 88
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[2] 951 109
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[3] 842 100
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[12] 1110 105
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[4] 1120 159
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[4] 928 127
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[2] 879 97
set_location UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[4] 847 127
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[36] 901 91
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 1176 151
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNII4CE1[0] 1139 105
set_location Controler_0/ADI_SPI_0/addr_counter[20] 1005 82
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_1/rxidle_st[0] 2438 79
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 1015 118
set_location Controler_0/Communication_CMD_MUX_0/un2_src_3_fifo_empty 888 87
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[2] 977 123
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 1328 145
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/Q[10] 1861 99
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/rot_sh[3] 2451 46
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[9] 1136 103
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 1606 114
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[35] 961 124
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0] 762 87
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[43] 545 69
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[23] 1069 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[0] 1373 133
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3] 1460 175
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[6] 1011 144
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout 1628 117
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[0] 1281 180
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[5] 1259 115
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[57] 866 309
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[11] 705 144
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[19] 1017 139
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 1220 154
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0] 1512 145
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrot_sh_ctr/rot_sh[3] 2439 136
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[35] 1459 150
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[10] 1054 151
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[15] 985 145
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[35] 933 87
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 1630 117
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_23 1237 99
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[4] 928 82
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[20] 881 136
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b[18] 862 82
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[3] 933 117
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[27] 1015 142
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[41] 1754 234
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[5] 821 100
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[38] 898 96
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[17] 957 127
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3] 823 91
set_location Controler_0/ADI_SPI_0/counter[5] 1109 79
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[11] 1107 85
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/Q[22] 1863 99
set_location Controler_0/Answer_Encoder_0/periph_data_i_a2_2[12] 1152 102
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_1/intg_st[4] 2453 79
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[35] 890 99
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[13] 1237 184
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 1494 142
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELNKTMR/cnt[0] 2444 115
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_4_i_o2[8] 2414 90
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[4] 1372 133
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[9] 1158 100
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[29] 994 151
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[21] 868 123
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[6] 1597 153
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rot_Sync/syncTemp[0] 2420 22
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid 1521 139
set_location Controler_0/ADI_SPI_1/addr_counter[18] 1171 79
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[13] 958 85
set_location UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data[9] 912 124
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 1533 175
set_location UART_Protocol_1/mko_0/counter[22] 457 142
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[37] 902 85
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[4] 1170 99
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 1628 114
set_location Controler_0/gpio_controler_0/Counter_RF_Input_Last_RNI93V6 1065 81
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_o2[0] 2434 87
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][10] 773 82
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6] 949 82
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[17] 873 90
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[7] 1260 105
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[15] 1143 234
set_location Controler_0/Command_Decoder_0/counter[13] 1021 100
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[2] 937 151
set_location Data_Block_0/Communication_Builder_0/next_state_cnst_i[5] 1184 159
set_location Controler_0/Answer_Encoder_0/periph_data_2[12] 1155 99
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/REN_d1 1322 139
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[39] 958 88
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[36] 988 118
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[11] 1596 153
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/middle_dout[1] 1220 157
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[5] 935 103
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[3] 1823 127
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 1469 150
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[5] 1052 85
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[27] 842 82
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[10] 976 145
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1[26] 715 106
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 1030 150
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/Q[11] 1866 99
set_location Controler_0/gpio_controler_0/read_data_frame_8_0[1] 1045 78
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[30] 918 91
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0_a2_2[4] 1102 87
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 1527 142
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 1468 144
set_location Data_Block_0/Test_Generator_0/Test_Data_4[8] 1481 124
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[11] 928 85
set_location Controler_0/Reset_Controler_0/SET_PULSE_EXT_1_sqmuxa_i 1070 99
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[19] 1090 88
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg[13] 983 88
set_location Controler_0/Command_Decoder_0/state_reg_RNO[9] 1052 87
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r4_0_a2 1494 174
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_0_sqmuxa_i_0_a2_0 1130 96
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0_a2[5] 826 129
set_location Controler_0/Command_Decoder_0/Not_Decode_Value_RNO 1077 87
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_1/fsm_st[4] 2446 79
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 1295 154
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[11] 651 123
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[10] 1459 154
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/TRG_Unit_Detect 1719 112
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[4] 1486 127
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[1] 1836 127
set_location UART_Protocol_1/UART_TX_Protocol_0/counter[0] 961 142
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[40] 2258 201
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6] 1583 157
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[11] 1032 160
set_location Controler_0/Reset_Controler_0/un9_write_signal_0_a2 1050 102
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 1462 145
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 1028 124
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][1] 925 118
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[12] 1036 133
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[22] 913 90
set_location Data_Block_0/Communication_Builder_0/next_state[5] 1222 159
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[33] 964 127
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[26] 884 87
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[4] 928 115
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[10] 981 85
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/un1_rqCode_nx11_0_1 2432 75
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.2.un92_inputs 1039 81
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[9] 815 91
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_3[5] 750 84
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state[1] 907 103
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/rptr_bin_sync2[6] 2392 97
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RE_d1 934 97
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[12] 1082 73
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[7] 1515 150
set_location Controler_0/ADI_SPI_1/ss_n 1132 76
set_location Controler_0/gpio_controler_0/read_data_frame_8_4[1] 1077 81
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 1553 145
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[3] 1221 175
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count[8] 2457 91
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][9] 918 118
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg[9] 831 85
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[7] 877 84
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[3] 1202 282
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[15] 1036 78
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_6 984 103
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10] 1352 138
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2[6] 973 75
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rmfsm[2] 2435 109
set_location Data_Block_0/Communication_Builder_0/Frame_Counter[4] 1133 160
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[3] 1051 75
set_location Controler_0/SPI_LMX_0/spi_master_0/INT_sclk_0_sqmuxa_i_a2 1153 87
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 1301 154
set_location Controler_0/Answer_Encoder_0/periph_data_i_a2_0[1] 1141 96
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid_RNIMF1K1 1309 135
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[31] 986 150
set_location Controler_0/Command_Decoder_0/counter[27] 1035 100
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[11] 1477 115
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[21] 1065 91
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[9] 826 88
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh[4] 2428 91
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[30] 873 124
set_location Controler_0/SPI_LMX_0/spi_master_0/mosi_cl_3_i_0 1145 87
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/RDATA_r[1] 1219 157
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[2] 1048 96
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[16] 831 82
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 1586 117
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[13] 1034 126
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/fifo_valid 1219 154
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[9] 1818 124
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[8] 872 115
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[9] 794 84
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg[4] 824 127
set_location Controler_0/gpio_controler_0/read_data_frame_8_4[10] 1092 78
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/re_set 1364 118
set_location UART_Protocol_1/mko_0/counter[10] 445 142
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[6] 955 109
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[14] 921 85
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[8] 1257 105
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][3] 926 118
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[4] 1010 144
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[52] 1266 156
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[7] 1177 88
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/Q[12] 913 123
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/fine_lock_combo.un1_lock_event5_0_a2 2437 126
set_location Controler_0/Reset_Controler_0/read_data_frame_6[3] 1092 102
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[3] 1236 103
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_3/lckfrc_st 2434 112
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/int_MEMRD_fwft_1_i_m2[0] 1213 156
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh[0] 2424 91
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2[9] 734 85
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[22] 1185 91
set_location Controler_0/Communication_ANW_MUX_0/state_reg_s1_0_a2 1064 111
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrot_sh_ctr/rot_sh_nxt_s_5_RNO 2456 114
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[31] 966 151
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[10] 1166 103
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[8] 1408 154
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[2] 843 106
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[3] 839 130
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[27] 867 132
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2[7] 962 75
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[14] 1048 109
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[2] 1140 100
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid 1309 136
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[19] 1182 168
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_0/intg_st[4] 2405 79
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[7] 1280 180
set_location Data_Block_0/Test_Generator_0/Test_Data_2[7] 1804 124
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[13] 1034 127
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10] 1594 157
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[1] 756 88
set_location UART_Protocol_1/mko_0/counter[14] 449 142
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[16] 974 126
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[6] 885 99
set_location Controler_0/Reset_Controler_0/read_data_frame[0] 1081 103
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.afull_r_RNO_1 1198 150
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/Q[17] 956 126
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2[30] 1007 141
set_location UART_Protocol_0/UART_RX_Protocol_0/ETX_Detect_1_sqmuxa_0_a2 837 84
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[22] 901 85
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[9] 1038 132
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a4[3] 851 99
set_location Controler_0/gpio_controler_0/read_data_frame_8_1[12] 1089 78
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[16] 897 88
set_location Controler_0/ADI_SPI_0/op_eq.divider_enable38_4 1109 81
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[5] 874 87
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3] 902 112
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][7] 915 118
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[5] 918 115
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10] 1527 150
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[3] 1454 154
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[15] 880 129
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[29] 865 123
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RE_d1 1007 151
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[17] 978 126
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[55] 1480 255
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 1620 154
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[2] 1223 105
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rotator/count[0] 2414 118
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[6] 739 88
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 1057 133
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[11] 1095 82
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[23] 967 151
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[20] 853 123
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[10] 1039 133
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 1602 114
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[28] 861 87
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[7] 1399 138
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[1] 1112 106
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[9] 1469 175
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset 1217 100
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[20] 872 91
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[38] 888 97
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[7] 932 109
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_1/cmb_lckfrc.un1_lckfrc_nx6_0_0 2444 78
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[1] 1489 142
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[0] 441 288
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[13] 890 91
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_o6_RNIILSM1[2] 1758 99
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4] 759 85
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][2] 973 79
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[8] 1040 102
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrot_sh_ctr/rot_sh[2] 2438 136
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[42] 1355 207
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[9] 883 127
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[8] 943 105
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[15] 756 91
set_location UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_4 846 84
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[1] 801 87
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/almostfulli_2_sqmuxa_i_0 1050 153
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[28] 1060 114
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[7] 845 88
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[15] 994 145
set_location Controler_0/ADI_SPI_1/assert_data 1143 79
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 1218 154
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 1456 145
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2[0] 932 117
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[2] 973 123
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a2[1] 2423 18
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[7] 1246 100
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[11] 1036 109
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/RDATA_r[17] 1854 100
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[0] 1082 102
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2[9] 1173 90
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrot_sh_ctr/rot_sh[0] 2448 115
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 1325 145
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[27] 1082 97
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[23] 1044 111
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[7] 1571 97
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[3] 864 136
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[4] 1116 84
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[9] 938 105
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[21] 993 145
set_location UART_Protocol_0/UART_TX_Protocol_0/un1_state_reg_6_i_a2_0_a2 832 126
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[4] 1802 100
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 1564 145
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[3] 931 103
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[7] 896 118
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[30] 933 88
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf[5] 765 82
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xfreq_err_arb/error_nxt7_i_a2 2420 18
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[2] 1183 88
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[10] 971 87
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[14] 1086 87
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_2/fsm_st_ns_0[5] 2447 105
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10] 1489 150
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[6] 926 103
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 2019 127
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_a2_0_a2[1] 839 126
set_location Controler_0/Command_Decoder_0/counter[12] 1020 100
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[2] 1495 150
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[6] 1777 118
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[22] 954 88
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/RDATA_r[16] 1841 100
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[26] 906 85
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[9] 1606 154
set_location UART_Protocol_0/mko_0/counter[2] 770 127
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[11] 1288 180
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[0] 889 118
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNITTP61 1547 174
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[5] 1271 102
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[1] 1049 133
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 1544 175
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.afull_r_RNO 937 114
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_3/g_mode2.u_mstr/rmfsm[2] 2424 112
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[52] 1207 45
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[6] 984 127
set_location Controler_0/gpio_controler_0/Outputs_6_1_0[1] 1062 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_rd_en_0_o2 1548 144
set_location Data_Block_0/Communication_Builder_0/Packet_Counter_Reset_N_0_a2 1212 165
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_statece[1] 861 105
set_location Controler_0/ADI_SPI_0/counter[0] 1114 82
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrot_sh_ctr/rot_sh[4] 2440 136
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[7] 1472 174
set_location UART_Protocol_0/mko_0/counter_5_s_25_RNO 800 126
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[0] 1050 85
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[16] 1076 97
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[8] 1071 106
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[3] 931 105
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[30] 877 130
set_location UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data[16] 955 127
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6] 778 85
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[3] 989 127
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[9] 865 81
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[10] 1167 103
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un19_read_signal_0_a2_1_a2_0_a3_0_a3_0_a3 1210 108
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[8] 1215 103
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[4] 1113 105
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[1] 1015 145
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 1345 136
set_location Controler_0/gpio_controler_0/Outputs_6_1_0[5] 1057 75
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][9] 2402 97
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[18] 1206 106
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_DELAY 7 376
set_location Controler_0/gpio_controler_0/state_reg_ns_i_o2[0] 1105 87
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid 1517 139
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[37] 854 97
set_location Controler_0/Answer_Encoder_0/state_reg_ns_i_0_o2_0[0] 1052 99
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_0 986 87
set_location Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[4] 1144 99
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4 1163 162
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[10] 1282 180
set_location Controler_0/Reset_Controler_0/state_reg[2] 1114 88
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 2016 127
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[11] 1805 100
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[5] 1907 127
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 1503 150
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[5] 1133 100
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[26] 743 91
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[23] 898 127
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[28] 871 97
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_1_9_0_a2[0] 944 102
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[2] 1837 97
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[22] 861 108
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[50] 428 42
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[11] 1188 100
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[10] 826 100
set_location UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0_a2_0[0] 950 150
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un21_read_signal_0_a2_3_a2_0_a2_0_a2_0_a2 1201 96
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[29] 849 127
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[0] 1150 160
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Req 1141 160
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[2] 939 145
set_location UART_Protocol_0/mko_0/counter[25] 793 127
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[8] 982 141
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[15] 876 136
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5] 962 109
set_location Data_Block_0/Test_Generator_0/Test_Data_6[5] 1601 124
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1[16] 751 106
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[1] 849 100
set_location Controler_0/SPI_LMX_0_0/spi_master_0/state_RNO[0] 1185 96
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[8] 1268 175
set_location Controler_0/SPI_LMX_0/spi_master_0/mosi_1_sqmuxa_i_o3_0_0 1149 87
set_location UART_Protocol_1/UART_TX_Protocol_0/counter_c1 960 141
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrst_Sync_clk_in/syncTemp[0] 2423 124
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[11] 1077 102
set_location Controler_0/Command_Decoder_0/Has_Answer_2_0_0_0 1071 90
set_location Data_Block_0/Communication_Builder_0/wait_next_state[0] 1192 160
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[9] 991 123
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r4_0_a2 1035 90
set_location Controler_0/Answer_Encoder_0/periph_data_i_a2_0[2] 1140 96
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[4] 953 109
set_location Controler_0/gpio_controler_0/read_data_frame_8[13] 1101 78
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1 16 164
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xfreq_err_arb/error_nxt7_i_a2 2447 135
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[24] 894 91
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 1645 154
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[7] 1673 124
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[11] 864 133
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][10] 928 109
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[9] 1054 142
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[35] 1041 129
set_location Controler_0/SPI_LMX_0_0/spi_master_0/INT_sclk_0_sqmuxa_i_a2 1129 96
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_val_buf_b_RNO_0 716 87
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 1014 118
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[6] 1201 102
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2[2] 1063 153
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[8] 1489 124
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[3] 916 115
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[19] 221 234
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[25] 899 105
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/RDATA_r[20] 1867 100
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer[5] 1104 81
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 1468 151
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[6] 1080 84
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[35] 1036 139
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO_0[13] 982 87
set_location Data_Block_0/Communication_Builder_0/state_reg[1] 1191 160
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_9_0_a2[0] 2438 99
set_location UART_Protocol_1/UART_TX_Protocol_0/counter[1] 967 142
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[4] 1048 151
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[16] 1066 145
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[16] 1185 159
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.1.un87_inputs 1049 75
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[0] 827 100
set_location UART_Protocol_1/UART_RX_Protocol_0/Other_Detect 963 88
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[31] 979 151
set_location Controler_0/gpio_controler_0/Inputs_Last[8] 1081 76
set_location Controler_0/Command_Decoder_0/state_reg_RNO[2] 1044 87
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 1612 150
set_location Controler_0/Command_Decoder_0/counter[16] 1024 100
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 1615 115
set_location Controler_0/SPI_LMX_0_0/spi_master_0/un1_INT_sclk_u 1126 96
set_location Controler_0/gpio_controler_0/read_data_frame_8_0[3] 1044 78
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[8] 810 91
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 1305 142
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[1] 734 88
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[8] 1172 172
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[12] 1200 106
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[8] 1044 97
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[3] 908 105
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[11] 1356 169
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 1608 115
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[9] 1080 102
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[6] 836 90
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/middle_dout[0] 1213 157
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[39] 969 127
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un7_almostfulli_assert 1202 156
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_16_iv_0[31] 698 105
set_location Controler_0/Reset_Controler_0/read_data_frame[5] 1099 103
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m72_0 1136 75
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[0] 798 81
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[10] 934 115
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout 1562 126
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[13] 1118 106
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 1629 150
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6] 992 97
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[3] 1083 85
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[14] 970 127
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 1214 154
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[31] 883 130
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[17] 1093 84
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[7] 1052 142
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[38] 918 309
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[2] 877 96
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_11_0_a2[1] 1038 150
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[1] 1194 96
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0] 1375 133
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[3] 820 88
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11] 1590 156
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[5] 857 124
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[2] 835 130
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[10] 805 88
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_0/sync_st[0] 2421 85
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[1] 1193 96
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 1332 135
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/rot_sh[3] 2439 124
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[7] 932 90
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[5] 1272 180
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 989 115
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[15] 1099 82
set_location Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0_1 4 4
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_3[6] 749 84
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns[13] 963 90
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rmfsm_ns_o3_0[4] 2423 75
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_1 990 87
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count[2] 2403 19
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/un1_rqCode_nx11_0_a5 2431 102
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[18] 1180 91
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[5] 856 87
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 1514 138
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[1] 1026 79
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3] 1048 142
set_location Controler_0/ADI_SPI_1/data_counter[1] 1130 82
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_4_i_o2[8] 740 84
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[7] 1230 99
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm[0] 2426 103
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[3] 1087 82
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[24] 1006 145
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_6 971 81
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[9] 850 124
set_location UART_Protocol_0/UART_TX_Protocol_0/un1_state_reg_3_i_a2_0_a2 827 126
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[58] 1994 282
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[2] 1360 156
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid_RNIP76E1 1560 126
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[1] 937 102
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf[29] 806 85
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[39] 1045 129
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[21] 984 150
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[10] 1119 103
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 1026 124
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty 1628 157
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[36] 991 118
set_location Data_Block_0/Test_Generator_0/Test_Data_7[8] 1484 115
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 2014 127
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[13] 1044 139
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[12] 1172 102
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[9] 1410 153
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[9] 1118 103
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 1685 127
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rotator/count[0] 2412 52
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_0/fsm_st_ns_o3_0_o5[4] 2412 78
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a2_2[0] 2456 117
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[19] 889 85
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[15] 1192 103
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[7] 1812 124
set_location UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Complementary[2] 833 88
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 1613 115
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[34] 1040 135
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.full_r 2430 97
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[7] 1037 160
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 1410 145
set_location Controler_0/Reset_Controler_0/read_data_frame[7] 1101 109
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[27] 889 96
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[7] 1324 138
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[7] 871 115
set_location Controler_0/ADI_SPI_1/sdio_1 1129 79
set_location UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data[15] 949 127
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_6_0_a2[6] 746 84
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 1515 141
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[11] 1117 103
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[7] 928 91
set_location Controler_0/gpio_controler_0/read_data_frame_8_1[5] 1060 84
set_location Controler_0/Command_Decoder_0/decode_vector_RNIEJ9C[3] 1123 87
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[4] 848 88
set_location Controler_0/ADI_SPI_1/sclk 1130 76
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 1041 123
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7] 1575 157
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[9] 933 115
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_2/g_mode2.u_mstr/rqEn 2397 106
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[5] 942 117
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm[1] 2427 103
set_location Controler_0/Command_Decoder_0/decode_vector_RNIDI9C[2] 1066 87
set_location Controler_0/ADI_SPI_1/data_counter[6] 1135 82
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[3] 1009 144
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/REN_d1 1630 157
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[5] 1062 151
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[2] 1774 100
set_location UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data[24] 954 124
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/count_0_sqmuxa_0_a2 2454 51
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/re_set 1495 175
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[10] 1104 85
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_6_iv[31] 715 105
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIMIIB1[4] 1031 141
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh_nxt_s_5_RNO 2431 90
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[19] 906 81
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[13] 1116 103
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/count[2] 2439 52
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray[1] 729 88
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data[17] 1053 145
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/Q[35] 967 117
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[7] 848 124
set_location Data_Block_0/Communication_Builder_0/wait_next_state[1] 1190 160
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3[9] 772 81
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 1568 181
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[9] 897 96
set_location Controler_0/Command_Decoder_0/counter[14] 1022 100
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data[7] 1033 142
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[0] 878 96
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 2023 124
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[4] 856 132
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_18 1165 81
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/un1_D 982 102
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_LANE0_SD_DFN1 2401 91
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[34] 866 91
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[11] 1347 138
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[14] 1183 90
set_location Controler_0/SPI_LMX_0_0/spi_master_0/state_RNO[1] 1121 96
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 1623 154
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[6] 1053 126
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[9] 870 136
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3] 844 124
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout_4_iv_0_13_i_m2_i_m2 1214 156
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[6] 834 91
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6] 1483 145
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[23] 895 88
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rqEn 2420 82
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m2_i_o2 1027 81
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[0] 918 103
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 997 115
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[13] 1210 174
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[1] 911 96
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid 1625 118
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0] 1358 172
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[9] 1245 103
set_location Controler_0/Answer_Encoder_0/periph_data_i_1[4] 1146 99
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[11] 968 123
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xclk_in_rotator/count[0] 2412 124
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[9] 1071 154
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[7] 824 88
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[16] 1280 102
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[39] 953 127
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[57] 1267 210
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty 1621 118
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un13_read_signal_0_a2_0_a2_2_a3_0_a3_0_a3 1202 108
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_5_iv[31] 781 96
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 1022 150
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[39] 589 234
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b_1_sqmuxa_0_a4_0_a2_0_a2_0_a2_0_a4 702 90
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_actual_state_5_i_a2 709 90
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[9] 862 96
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[10] 1234 184
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.rptr_gray[8] 2404 97
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_3/intg_st[5] 2418 115
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[7] 1255 124
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[8] 1619 124
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[0] 961 99
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer[4] 1108 81
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[33] 912 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 1296 115
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto25 1041 99
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 1181 151
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xfreq_err_arb/error_RNI8G21 2431 138
set_location Controler_0/ADI_SPI_1/wr_addr_buffer_RNO[0] 1184 87
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[18] 921 97
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 1707 124
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 1132 106
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 1676 127
set_location USB_3_Protocol_0/ft601_fifo_interface_0/actual_state_ns_a4_0_a2_0_a2_0_a2_0_o2[10] 725 84
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_2/cmb_fsm.fsm_nx35 2446 105
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[18] 1180 90
set_location Controler_0/Answer_Encoder_0/periph_data_sn_m5_RNITP2K 1114 96
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[26] 1066 127
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[1] 803 88
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 988 115
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[8] 1754 124
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[15] 893 100
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[9] 1118 111
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[22] 911 85
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 1565 181
set_location USB_3_Protocol_0/ft601_fifo_interface_0/actual_state_ns_a4_0_a2_0_a2_0_a2_0_a4_0[10] 715 87
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[34] 862 87
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 1326 136
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg[9] 835 127
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[11] 1398 159
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[10] 1365 168
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[0] 1238 172
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0] 887 115
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[7] 1043 129
set_location Controler_0/ADI_SPI_0/tx_data_buffer[2] 1123 82
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_0/cmb_lckfrc.un1_lckfrc_nx6_0_0 2401 90
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[12] 1148 160
set_location Controler_0/ADI_SPI_1/addr_counter[9] 1162 79
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[51] 974 363
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[21] 984 151
set_location Data_Block_0/Communication_Builder_0/op_ge.un8_frame_counter_golto4 1135 159
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIIA4C[4] 880 123
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNO 1217 99
set_location Data_Block_0/Communication_Builder_0/state_reg[2] 1218 166
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[6] 890 114
set_location Controler_0/Answer_Encoder_0/periph_data_2[5] 1156 102
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[16] 871 90
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[2] 859 103
set_location Controler_0/ADI_SPI_1/counter_3[3] 1125 78
set_location Controler_0/Communication_ANW_MUX_0/Fifo_Full_u_1 1060 111
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[29] 890 136
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[1] 930 103
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[11] 1356 168
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[29] 904 96
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[42] 1261 156
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[25] 966 96
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5] 959 82
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[0] 1053 133
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[1] 938 79
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[10] 901 112
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[14] 1109 100
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[3] 1523 145
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[11] 1806 100
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[38] 1086 90
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[31] 933 91
set_location Controler_0/ADI_SPI_1/data_counter[22] 1151 82
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[19] 218 234
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 1301 142
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_2/g_mode2.u_mstr/rx_ready_sync_RNII7OL[1] 2398 105
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[3] 1021 79
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[6] 951 96
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[11] 1226 103
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[8] 1207 174
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNI9ABE1[0] 950 144
set_location Controler_0/Reset_Controler_0/read_data_frame[15] 1100 109
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[4] 1250 118
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[28] 1205 100
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[20] 1016 144
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/re_set_RNO 943 87
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[5] 784 91
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[53] 1469 171
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count[3] 2404 19
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[15] 1067 115
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[33] 1081 90
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame_3_0_0_a6_16_8 1275 102
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[36] 969 118
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 1179 151
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[16] 1288 193
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[10] 803 85
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[6] 1499 124
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 1521 142
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[3] 938 87
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 1357 118
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[12] 1046 103
set_location Data_Block_0/Communication_Builder_0/Frame_Counter[5] 1134 160
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[0] 1237 171
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[14] 751 159
set_location Controler_0/gpio_controler_0/Outputs[9] 1065 79
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 1642 154
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid_RNIEJ5N 1326 117
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/wptr_bin_sync2[7] 2370 100
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2[4] 950 81
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0[8] 824 126
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout 1313 135
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[5] 978 82
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[4] 960 124
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[24] 1002 144
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[11] 870 88
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[2] 1241 172
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/re_set_RNO 1328 138
set_location ARBITER_INST/CORELNKARBMUX_0/grant_st_ns[1] 2412 102
set_location UART_Protocol_0/UART_TX_Protocol_0/un1_state_reg_4_i_a2_0_a2 820 126
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[15] 1239 184
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[28] 999 123
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un9_read_signal_0_a2_0_a2_0_a2_0_a2_0_a2 1201 108
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid 1570 127
set_location Data_Block_0/Communication_Builder_0/Frame_Counter_Reset_N_i_a2_RNINUMA1 1137 159
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[9] 1253 118
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[31] 1208 100
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xsample_counter/Xbin_counter/count_RNIUBVQ[4] 2430 138
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/TRG_Unit_Detect_RNO 1792 99
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[9] 1164 102
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rx_ready_sync_RNIE3VQ[1] 2430 108
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[13] 1285 193
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6] 833 91
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1] 1064 154
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 1018 117
set_location Controler_0/ADI_SPI_0/sclk 1028 82
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[14] 875 136
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][2] 946 103
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[12] 1207 102
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[10] 775 82
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[3] 1060 151
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[19] 873 133
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[1] 890 118
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 1354 118
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0[3] 1172 87
set_location Controler_0/gpio_controler_0/read_data_frame_8_0[11] 1061 84
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[18] 1245 184
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rmfsm_ns_o3_0[3] 2434 75
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[6] 894 96
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1] 824 91
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[26] 905 87
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[5] 846 106
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg[2] 827 127
set_location Controler_0/gpio_controler_0/read_data_frame_8_4[14] 1100 78
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[15] 895 99
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 1310 153
set_location UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Value[0] 837 88
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg[7] 830 127
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrst_Sync_clk_in/syncTemp[0] 2451 124
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[10] 1050 112
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[32] 1074 132
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 1791 100
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer_0_sqmuxa_i_0 1152 87
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[8] 1753 124
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[23] 945 88
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[28] 889 136
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][6] 983 76
set_location Controler_0/gpio_controler_0/read_data_frame_8_4[7] 1094 78
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[23] 872 97
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_3/g_mode2.u_mstr/rqEn_RNO 2426 111
set_location Controler_0/Answer_Encoder_0/cmd_ID[5] 1115 97
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[10] 1149 106
set_location UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_1 844 84
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/re_set 1215 157
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[10] 1649 145
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[1] 801 88
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/samples[0] 921 103
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[5] 1048 84
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg[8] 829 127
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[52] 1278 42
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO 1156 105
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_4_i_o2[8] 936 105
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 1306 153
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[2] 1180 96
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[0] 1117 85
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[18] 911 88
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/count[7] 2444 52
set_location UART_Protocol_0/mko_0/counter[8] 776 127
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[2] 925 96
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[1] 1246 106
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[5] 290 175
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIRER91 1472 144
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[14] 940 88
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4] 1453 151
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNIAR4T 1056 129
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[20] 1084 88
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 1519 142
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_3/rxidle_st_RNI3A9A1[1] 2427 114
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[14] 1048 111
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 1563 181
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[1] 877 115
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[30] 867 85
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[6] 1227 100
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[33] 1423 222
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[1] 1793 100
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_nOE_6_i_0_0_1_o2 719 87
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[0] 1151 91
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[6] 1125 85
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/wptr_bin_sync2[4] 2367 100
set_location Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[7] 1160 102
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 1037 124
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][5] 934 106
set_location Controler_0/ADI_SPI_0/counter[2] 1106 79
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[5] 830 91
set_location Data_Block_0/Communication_Builder_0/next_state_1_sqmuxa_RNI1DPJ 1212 159
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_enable 1098 88
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b[9] 755 106
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[23] 1176 91
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[2] 2256 69
set_location UART_Protocol_1/INV_1 1086 153
set_location Controler_0/SPI_LMX_0_0/spi_master_0/mosi_1_RNO 1128 96
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[8] 1176 88
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/re_set_RNO 1626 156
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8] 1411 154
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[7] 1225 175
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_0[0] 2415 21
set_location UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto15_0 859 135
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[6] 2454 99
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.12.un142_inputs 1080 72
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid 831 97
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[0] 1249 181
set_location Controler_0/ADI_SPI_0/data_counter[23] 1032 88
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[12] 872 127
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[0] 972 79
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[7] 881 124
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[4] 1185 88
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[29] 1206 100
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 1414 145
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[0] 1057 153
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 1408 145
set_location UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Value[2] 834 88
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[53] 1527 342
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[0] 861 103
set_location Controler_0/Command_Decoder_0/decode_vector_10_0dflt 1097 87
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 1331 136
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[31] 929 90
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[11] 1041 133
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_3/g_mode2.u_mstr/o_lckfrc_st_RNO 2427 111
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 1626 115
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[2] 941 150
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0[1] 1149 90
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[9] 897 127
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[3] 942 78
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[1] 1044 133
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[1] 977 118
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[9] 1045 145
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[33] 953 87
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[5] 1752 124
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[2] 797 88
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[20] 1001 91
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m10 922 102
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[4] 1323 139
set_location Data_Block_0/Communication_Builder_0/state_reg_RNI6OLB2[9] 1186 159
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[32] 957 96
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[25] 908 96
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[31] 1219 106
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[5] 992 127
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[22] 264 96
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[0] 882 132
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[32] 1316 156
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_OR2_RX_IDLE_3 2430 114
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[6] 788 91
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid 1022 151
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[11] 1039 130
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b[4] 767 82
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[15] 981 126
set_location Controler_0/gpio_controler_0/read_data_frame_8[3] 1079 81
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_sm.rx_state18_NE_0 906 105
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[28] 1244 97
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[26] 949 87
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[11] 1079 103
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Start_In_Frame 1260 112
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray[3] 721 88
set_location Controler_0/ADI_SPI_1/data_counter[12] 1141 82
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[8] 1384 157
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memraddr_r[8] 2398 91
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2] 2392 91
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[19] 1187 91
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[31] 889 127
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[15] 1066 79
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[0] 1799 100
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[5] 1297 250
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[6] 939 127
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[10] 1042 130
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[9] 1059 78
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[0] 1327 139
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[10] 1110 108
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7] 1401 139
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[8] 2423 88
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2] 2422 91
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[12] 1032 130
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[2] 1487 175
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 1558 145
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[15] 1087 100
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a2_2[0] 2429 123
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 1432 151
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F[32] 1071 141
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[13] 1224 103
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[7] 905 115
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[4] 977 82
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNID90E2[14] 1195 153
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[10] 1533 150
set_location Controler_0/ADI_SPI_1/tx_data_buffer[5] 1113 82
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[7] 805 91
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 1789 100
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_2/g_mode2.u_mstr/rmfsm[3] 2394 106
set_location UART_Protocol_1/Communication_TX_Arbiter_0/state_reg_ns_a3[1] 1089 153
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[8] 1082 108
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][10] 736 91
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0] 1795 99
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[1] 936 127
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[5] 942 145
set_location Controler_0/SPI_LMX_0/spi_master_0/un1_receive_transmit_0_sqmuxa_0_0 1156 90
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_AND2_RX_VAL_1 2412 90
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[4] 1390 157
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 1453 145
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/ALL_FIFO_Enable 1286 115
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[9] 1403 139
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[1] 996 144
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[2] 829 130
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[26] 995 127
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[22] 1185 90
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[17] 931 90
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg[0] 838 127
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_3/sync_st[1] 2427 115
set_location UART_Protocol_0/UART_TX_Protocol_0/counter_RNO[0] 830 132
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][8] 741 85
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count_RNIN6FK[0] 2437 90
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/txrdy_int_1_sqmuxa_i 928 150
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4[0] 1151 165
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[8] 957 109
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[11] 1229 175
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[7] 989 124
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[6] 1002 141
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[8] 937 96
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[11] 1518 150
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[10] 2284 261
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 1775 102
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[6] 1456 154
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[10] 825 82
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[14] 1101 85
set_location Controler_0/SPI_LMX_0/spi_master_0/un1_reset_n_inv_2_0_m3 1144 87
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[7] 1246 172
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[9] 850 106
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[6] 1001 142
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[4] 1600 154
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.14.un152_inputs 1063 72
set_location Data_Block_0/FIFOs_Reader_0/state_reg_ns_0_a2[1] 1258 186
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.rptr[2] 2366 97
set_location Data_Block_0/FIFOs_Reader_0/state_reg[5] 1255 187
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_5 816 96
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrot_sh_ctr/rot_sh[5] 2441 136
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[6] 1329 139
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[0] 733 88
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_1/intg_st[0] 2449 79
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.rptr_gray[10] 2406 97
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[7] 957 151
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[1] 2259 117
set_location Controler_0/REGISTERS_0/state_reg[3] 1119 88
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[8] 1283 181
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[0] 856 100
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[5] 2390 97
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 1425 151
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 1339 136
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[9] 991 124
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[11] 1040 133
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[51] 959 363
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 1215 154
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[17] 877 126
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4] 897 115
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto8 1018 114
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[9] 914 310
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg[3] 829 85
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xclk_in_rotator/count[0] 2448 124
set_location ARBITER_INST/APB_LINK_INST_0/U0 2467 89
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 1295 115
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_CH_FA_DATA_2_sqmuxa_0_0_0 726 84
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[3] 1275 193
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNO[0] 838 126
set_location Controler_0/Reset_Controler_0/EXT_ADC_Reset_N 1037 105
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[14] 891 106
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/fine_lock_RNO 2411 21
set_location Controler_0/gpio_controler_0/read_data_frame[11] 1096 79
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[4] 1820 100
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0] 944 78
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[10] 1353 138
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_1_1_i_o2_RNITVLH1[0] 2417 90
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[18] 1057 90
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[2] 1360 157
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[6] 984 126
set_location UART_Protocol_0/mko_0/counter[12] 780 127
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 1556 145
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[8] 992 124
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 1463 145
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0] 1099 144
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0[2] 1170 87
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[34] 957 87
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[5] 858 127
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[5] 974 150
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[16] 1311 42
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Enable_RNO 1180 159
set_location Controler_0/ADI_SPI_0/data_counter[26] 1035 88
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[27] 882 99
set_location Controler_0/Reset_Controler_0/read_data_frame_6[15] 1100 108
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 1417 145
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[12] 1060 82
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[0] 1143 100
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[13] 1064 99
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[14] 1063 160
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[4] 1168 172
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[13] 973 144
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/REN_d1 1548 175
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[19] 1060 139
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 998 88
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[32] 910 99
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/count_RNIB9TC4[0] 2457 51
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[12] 1208 174
set_location Controler_0/ADI_SPI_1/addr_counter[22] 1175 79
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[10] 1153 103
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_0/intg_st[2] 2403 79
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count[4] 2405 19
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[38] 881 97
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[12] 1046 102
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0] 886 114
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNIPK8E[12] 895 135
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[17] 1184 168
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[11] 1119 106
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 1048 153
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[2] 1022 154
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIIF3F1[0] 789 90
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/TRG_Unit_Detect_RNO 1784 117
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xsample_counter/Xbin_counter/count_0_sqmuxa_0_a2 2434 138
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 2022 127
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[7] 948 90
set_location Data_Block_0/Test_Generator_0/Test_Data_3[5] 1802 127
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[4] 1015 139
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[3] 1141 103
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rmfsm[0] 2428 109
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 1477 151
set_location Data_Block_0/Test_Generator_0/Test_Data_5[9] 1254 115
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer[7] 1177 87
set_location Controler_0/ADI_SPI_0/data_counter[13] 1022 88
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[15] 1113 108
set_location Controler_0/Answer_Encoder_0/periph_data_i_a2_0[6] 1151 96
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[25] 981 118
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[5] 978 76
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_RNO_0 1083 150
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rx_ready_sync[1] 2415 85
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[2] 1599 154
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[7] 868 136
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_1/cmb_lckfrc.un1_lckfrc_nx6_0_0 2438 108
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7] 1482 145
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[3] 1165 100
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[12] 1207 201
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/Q[33] 933 126
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[9] 1260 103
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[7] 986 123
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 1337 136
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty 997 118
set_location Data_Block_0/Test_Generator_0/Test_Data_2[8] 1805 124
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rmfsm[3] 2434 76
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[10] 874 115
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 1655 153
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[22] 885 90
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[8] 857 130
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 1412 145
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[35] 985 123
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[6] 1170 172
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[1] 1085 82
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4] 1587 157
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[3] 1251 118
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNI0F7S[8] 1176 153
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_0[0] 2438 45
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[34] 992 118
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[2] 863 136
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[25] 1066 91
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[26] 905 88
set_location Controler_0/gpio_controler_0/read_data_frame[4] 1074 82
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_0/sync_st[2] 2409 79
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[11] 1159 103
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[5] 1056 156
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/Q[25] 949 123
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray[5] 750 85
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 1562 175
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][7] 963 76
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[10] 1126 106
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[1] 974 82
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[5] 956 87
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[8] 1051 111
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_2/intg_st[2] 2451 106
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[6] 930 82
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[9] 1752 103
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 1356 118
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2[29] 983 144
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1] 1524 151
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[2] 981 124
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[5] 985 150
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[3] 966 100
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_0[0] 1754 99
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.rptr_gray[5] 2391 97
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[8] 1242 99
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rmfsm[1] 2431 109
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[3] 1013 142
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[1] 1479 144
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F[13] 1057 144
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[37] 1038 130
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[10] 1645 145
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F[26] 1083 153
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[30] 876 130
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[5] 846 99
set_location USB_3_Protocol_0/ft601_fifo_interface_0/actual_state_ns_a4_0_a2_0_a2_0_a2_0_a4[1] 723 84
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[10] 961 79
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[7] 1438 172
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/re_pulse_d1 1058 112
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[1] 1217 97
set_location Controler_0/ADI_SPI_1/counter_3[1] 1128 78
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[37] 937 91
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[8] 1084 108
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 1649 153
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_iv_0[31] 821 102
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[25] 905 96
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[1] 1044 132
set_location Controler_0/gpio_controler_0/read_data_frame_8[8] 1093 78
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[9] 799 85
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 1548 181
set_location UART_Protocol_1/mko_0/counter[17] 452 142
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[9] 1819 127
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[23] 872 88
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un11_read_signal_0_a2_1_a2_1_a2_1_a2_1_a2_0 1200 108
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[0] 1084 82
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[5] 863 87
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 1061 133
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[3] 856 129
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2[5] 937 117
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8_CLK_GATING_AND2 974 102
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[16] 1179 169
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_1/intg_st[6] 2455 109
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][2] 924 118
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_14_iv[31] 854 81
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[9] 946 145
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a3[2] 2433 87
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[13] 962 123
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_3/g_mode2.u_mstr/rqEn 2426 112
set_location Controler_0/gpio_controler_0/un1_state_reg_1_i_a2_1_0 1056 87
set_location Controler_0/ADI_SPI_0/un1_state_reg_9_i_0 1026 81
set_location Data_Block_0/Communication_Builder_0/wait_next_state[8] 1209 160
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 1504 142
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_2/g_mode2.u_mstr/rmfsm[4] 2403 106
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2_2[3] 1129 99
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[20] 1059 91
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rmfsm_ns_0_0[0] 2430 75
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_RNI92OL[2] 825 129
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/count[6] 2443 52
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[11] 1244 100
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[8] 2441 97
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[6] 974 76
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10] 1401 133
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[11] 1810 124
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[16] 853 96
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_1/fsm_st[3] 2457 109
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[9] 1618 124
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F[25] 1086 141
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 835 96
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/Q[39] 957 123
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xfreq_err_arb/error_nxt7_i_a2_0_2 2433 90
set_location Controler_0/ADI_SPI_0/sdio_11_1_u_i_m2_1_0 1042 84
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[39] 968 127
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_7 840 102
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_8_0_a2[4] 1045 156
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lm_0[0] 2402 87
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[6] 1026 154
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[5] 1140 103
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[14] 1263 181
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[5] 1122 174
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[24] 995 123
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[15] 1251 106
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][10] 797 82
set_location Controler_0/Command_Decoder_0/decode_vector_10_7dflt 1103 87
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/re_set 1363 169
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[0] 883 100
set_location Controler_0/ADI_SPI_0/rx_data_buffer[2] 1121 91
set_location Controler_0/Answer_Encoder_0/periph_data_2[1] 1143 96
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[10] 1249 172
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[3] 1385 157
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xfreq_err_arb/error_nxt7_i_a2_0_2 2445 135
set_location UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[3] 960 142
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNIEPF8[4] 1107 96
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[27] 877 99
set_location Controler_0/ADI_SPI_0/tx_data_buffer[1] 1118 82
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[1] 936 88
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0] 1316 135
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[37] 926 91
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[5] 1168 100
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3] 2428 100
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/Q[18] 961 126
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[31] 894 127
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[9] 1393 138
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[14] 1066 100
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[10] 1091 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 1422 151
set_location Controler_0/Reset_Controler_0/read_data_frame_6[1] 1112 102
set_location Controler_0/ADI_SPI_1/data_counter[25] 1154 82
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[4] 1521 150
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI62IB1[0] 1017 141
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_2/rxidle_st[0] 2438 106
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[21] 894 100
set_location Data_Block_0/Communication_Builder_0/un1_state_reg_3_0_I_21_RNO 1203 159
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[18] 1267 181
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a2[2] 2428 135
set_location Controler_0/ADI_SPI_1/addr_counter[26] 1179 79
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[9] 972 84
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[0] 980 117
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[23] 988 145
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_LANE1_SD_OR2 2444 108
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf[31] 717 106
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_int_1_sqmuxa_i_1 855 102
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_3/g_mode2.u_mstr/rmfsm[0] 2428 112
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 1315 115
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[17] 1174 91
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[5] 1258 115
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf[30] 783 97
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2[11] 1166 90
set_location UART_Protocol_0/UART_RX_Protocol_0/ETX_Detect_0_sqmuxa_0_a2 834 84
set_location Controler_0/ADI_SPI_0/data_counter[16] 1025 88
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[12] 975 142
set_location Controler_0/gpio_controler_0/Outputs[7] 1078 85
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10] 1462 151
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 1512 141
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[0] 1072 100
set_location Data_Block_0/Communication_Builder_0/next_state_0[8] 1209 159
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[21] 550 315
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[9] 1822 124
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[6] 823 88
set_location Controler_0/Command_Decoder_0/counter[15] 1023 100
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[12] 1032 78
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_0[1] 1756 99
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[17] 1233 97
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[1] 849 99
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[39] 910 91
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[10] 794 82
set_location Controler_0/gpio_controler_0/read_data_frame_8_1[10] 1090 75
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 2019 124
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[11] 1147 109
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F_2[24] 1087 141
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0] 1080 144
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 1001 88
set_location Controler_0/ADI_SPI_0/data_counter[22] 1031 88
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[11] 917 85
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 1131 106
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/update_middle 1061 129
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rotator/count_RNO[0] 2412 51
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[6] 1896 127
set_location USB_3_Protocol_0/Synchronizer_0/Chain[1] 977 103
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty_RNO 936 84
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xsample_counter/Xbin_counter/count_RNIBB3O3[0] 2440 117
set_location Data_Block_0/FIFOs_Reader_0/state_reg_ns_a3[2] 1212 174
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 1439 150
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_a6_1[0] 1759 99
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[12] 1203 102
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[6] 971 109
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[9] 941 124
set_location Controler_0/gpio_controler_0/Outputs_6[12] 1070 75
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[10] 827 88
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[37] 1052 138
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[2] 1843 97
set_location Data_Block_0/FIFOs_Reader_0/state_reg_RNISU6T[4] 1256 186
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/REN_d1_RNIPMLG 1515 138
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m14 920 102
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_3/g_mode2.u_mstr/rmfsm[1] 2429 112
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[6] 993 127
set_location Controler_0/gpio_controler_0/read_data_frame_8_3[13] 1071 78
set_location Data_Block_0/Communication_Builder_0/state_reg[13] 1223 166
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO 1007 117
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[3] 1870 100
set_location Controler_0/SPI_LMX_0/spi_master_0/un1_reset_n_inv_0_o3 1146 87
set_location UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Value[1] 839 88
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[4] 800 45
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[2] 867 123
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[5] 850 88
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_1_sqmuxa_i_0_0_a4_0_0 705 90
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 1485 151
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[2] 1534 151
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[11] 1043 159
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[5] 1082 85
set_location Controler_0/Communication_ANW_MUX_0/Fifo_Full_u 1063 111
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[35] 1568 150
set_location Controler_0/Answer_Encoder_0/cmd_ID[0] 1112 97
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rmfsm[4] 2423 76
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[8] 1241 174
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[1] 842 106
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_1_i_o6 1268 111
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/rot_sh[1] 2449 46
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[6] 1226 100
set_location UART_Protocol_0/UART_TX_Protocol_0/un1_state_reg_1_i_a2_0_a2 823 126
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[9] 856 96
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[13] 1470 129
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 2018 127
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[49] 1493 105
set_location Data_Block_0/Communication_Builder_0/wait_next_state[12] 1199 166
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F[19] 1060 144
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[24] 1027 363
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[22] 889 129
set_location UART_Protocol_1/UART_RX_Protocol_0/UART_RX_OE_N_0_a4_0_a2 961 90
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[6] 1036 82
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xsample_counter/Xbin_counter/count_RNI2VU31[2] 2435 141
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[3] 847 96
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 1647 154
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_m2_0_3_1 2401 96
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[38] 899 96
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rqEn 2427 109
set_location Controler_0/Reset_Controler_0/un11_write_signal_0_a2 1054 102
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 790 87
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1] 1046 142
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[5] 1063 157
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[17] 1235 175
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[2] 904 111
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[8] 1032 133
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_0 1019 117
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 1595 115
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[24] 896 84
set_location Controler_0/Answer_Encoder_0/cmd_CDb 1096 97
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_LANE0_SD_OR2 2403 90
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[17] 978 127
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[5] 1822 127
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[1] 1357 168
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/RDATA_r4_i_o2 1219 153
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_o4[0] 859 99
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_clock8 928 102
set_location UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Value[3] 829 88
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xclk_ref_div/count_RNO[1] 2458 51
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[4] 967 87
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[7] 956 109
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[6] 955 82
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/RDATA_r[7] 1853 100
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m2_i_o2_i 1020 81
set_location Data_Block_0/Communication_Builder_0/state_reg[7] 1205 160
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0] 2432 99
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 1298 115
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[37] 1310 156
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[3] 2421 100
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/FIFO_Event_Data_1[0] 1265 112
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[38] 1033 130
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 1571 181
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 1333 145
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/count[5] 2442 52
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 1632 153
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2 1167 81
set_location UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data[20] 980 124
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 940 84
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[28] 976 142
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.wptr_gray[8] 2440 97
set_location Data_Block_0/Communication_Builder_0/wait_next_state[9] 1194 166
set_location UART_Protocol_1/mko_0/counter[16] 451 142
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[11] 1483 153
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[7] 1147 106
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_1/lckfrc_st 2441 79
set_location Controler_0/Answer_Encoder_0/state_reg_RNO[4] 1049 99
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[5] 869 115
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[2] 975 82
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 1304 154
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[5] 1486 154
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[16] 879 132
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_3/fsm_st_ns_a3_0_a5_RNIDP9V3[2] 2422 114
set_location Controler_0/ADI_SPI_0/addr_counter[12] 997 82
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[0] 1063 106
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xfreq_err_arb/error_RNO 2434 90
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO 1564 126
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[35] 1034 136
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[7] 1644 145
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[26] 1203 100
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[0] 949 79
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[2] 865 127
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[6] 894 114
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9] 1395 139
set_location Controler_0/Answer_Encoder_0/periph_data_i_1[5] 1149 99
set_location Controler_0/gpio_controler_0/Inputs_Last[0] 1053 85
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/re_pulse_d1 1032 91
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/re_set_RNO 1460 153
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[9] 850 84
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Counter.un36_trigger_edge_valid_0_a2_1_a2 1260 111
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[9] 898 97
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[22] 1011 139
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[3] 1179 88
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[4] 866 126
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[0] 1033 126
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[18] 861 132
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[33] 1032 126
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_RISING_COUNTER 1069 85
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIA8GR1[0] 852 90
set_location USB_3_Protocol_0/ft601_fifo_interface_0/actual_state_0_sqmuxa_1_0_a4_0_a2_0_a2_0_a2_0_a4 712 90
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[30] 764 91
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_1/fsm_st[4] 2445 109
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C21 624 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C42 1380 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C17 1896 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C11 504 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C27 984 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C37 1788 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C37 1932 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C55 1560 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C56 1092 260
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 1344 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C17 2148 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C37 2112 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C18 948 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C25 2040 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C42 1416 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C2 1896 122
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C9_COREFIFO_C9_0_LSRAM_top_R0C0 2400 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C32 324 122
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 1860 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C19 432 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C38 804 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C37 2004 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C8 1236 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C48 180 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C1 2328 95
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 1488 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C37 2184 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C6 396 287
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 1308 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C7 588 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C48 0 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C40 2364 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C23 2256 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C26 1488 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C3 1344 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C39 504 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C0 504 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C5 360 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C49 2004 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C11 804 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C5 324 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C8 1236 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C25 1968 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C5 180 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C43 468 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C48 144 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C55 1380 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C18 108 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C24 1344 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C7 840 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C34 1632 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C4 1200 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C6 876 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C58 2364 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C7 468 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C43 540 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C1 2112 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C43 396 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C55 1416 206
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 1272 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C18 108 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C10 2400 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C43 360 14
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 1452 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C38 1272 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C18 396 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C35 2112 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C41 1824 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C16 984 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C5 468 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C16 1020 233
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 1488 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C52 1200 41
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 1824 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C33 1524 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C38 840 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C4 1056 68
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 1752 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C52 1128 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C6 660 287
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 1788 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C43 252 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C1 2400 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C38 948 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C16 1452 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C33 1452 368
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 1200 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C0 360 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C56 876 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C0 432 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C26 1632 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C51 984 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C2 2148 95
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 1668 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C6 540 233
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 1344 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C38 984 314
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 1704 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C5 288 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C4 840 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C10 2436 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C20 1416 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C5 840 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C55 1524 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C27 948 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C23 2364 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C36 624 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C56 1272 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C9 2148 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C10 2220 341
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C6_COREFIFO_C6_0_LSRAM_top_R0C0 984 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C22 288 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C33 1560 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C53 1596 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C2 2292 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C9 2112 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C52 1236 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C40 2220 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C22 144 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C9 1632 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C7 504 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C26 1860 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C3 1380 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C40 2112 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C52 1200 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C36 732 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C1 2364 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C32 216 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C23 2400 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C36 696 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C20 1452 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C43 468 68
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 1128 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C59 1896 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C54 624 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C11 540 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C55 1596 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C0 144 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C52 1308 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C33 1788 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C0 360 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C36 660 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C40 2364 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C59 1932 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C49 1560 68
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 2292 122
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 1704 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C19 360 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C43 732 149
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 1860 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C8 1308 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C40 2436 179
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 1860 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C38 840 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C21 324 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C41 1596 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C7 432 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C23 2220 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C56 1308 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C58 2148 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C11 588 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C9 2076 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C58 1932 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C39 984 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C25 2292 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C57 732 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C53 1596 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C10 2292 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C42 1380 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C0 432 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C50 540 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C59 1860 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C27 1164 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C10 2220 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C20 1380 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C59 1752 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C41 1824 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C35 2184 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C55 1488 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C5 468 179
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 2040 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C9 1668 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C9 1752 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C22 288 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C36 1128 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C18 72 179
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 1596 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C37 1704 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C7 624 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C27 840 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C4 660 41
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 2184 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C8 1020 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C59 1824 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C19 216 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C8 1164 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C32 252 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C57 768 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C57 696 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C58 1752 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C25 2148 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C53 1416 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C20 1344 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C1 2292 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C1 2256 41
set_location Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C7_0_Event_Start_ADDR/PF_DPSRAM_C7_0/PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_R0C0 1272 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C5 288 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C6 840 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C17 1668 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C9 2076 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C59 1632 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C57 1020 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C4 432 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C22 324 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C54 360 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C35 2220 179
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 2112 149
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 1200 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C41 1668 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C25 2040 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C51 660 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C24 1020 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C18 144 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C17 1752 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C26 1752 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C19 252 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C36 912 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C54 396 260
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 1968 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C16 624 206
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0 1056 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C34 2328 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C23 2076 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C19 288 260
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 1344 122
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 1560 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C33 2400 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C17 1788 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C2 2220 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C48 216 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C58 2004 260
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 1380 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C43 588 95
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 1524 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C54 288 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C27 948 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C3 1416 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C5 252 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C49 1596 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C21 660 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C49 1524 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C34 2112 287
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 1128 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C59 1668 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C55 1560 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C49 1752 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C6 540 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C4 1056 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C1 2148 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C58 1860 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C37 1968 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C2 2436 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C6 468 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C38 396 314
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 1236 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C57 876 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C50 624 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C2 2400 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C4 504 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C36 540 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C18 804 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C42 1524 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C58 1968 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C50 732 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C4 876 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C53 1524 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C50 288 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C21 732 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C1 2220 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C39 540 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C18 144 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C19 0 179
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 1560 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C3 1236 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C20 1380 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C53 1524 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C6 624 233
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 1452 149
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 1896 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C43 396 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C10 2292 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C53 1632 314
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 1236 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C43 660 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C6 660 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C8 1164 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C34 2004 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C25 2076 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C24 1200 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C26 2076 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C50 360 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C59 1932 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C51 1128 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C35 2292 179
set_location Controler_0/REGISTERS_0/memory_memory_0_0 1164 68
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 1380 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C52 1308 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C5 252 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C23 2292 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C9 1860 368
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 1632 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C22 72 95
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 1308 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C26 1896 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C10 2184 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C58 1752 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C0 468 341
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 1092 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C34 2040 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C32 840 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C35 1932 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C53 1824 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C48 72 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C42 1308 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C4 396 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C20 1272 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C51 984 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C40 2112 233
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 1632 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C51 588 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C40 2220 206
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 1380 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C10 2184 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C50 768 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C49 1704 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C8 1200 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C20 1380 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C16 840 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C18 396 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C18 324 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C40 2184 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C17 1668 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C36 1020 68
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 1560 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C16 804 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C25 2184 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C6 768 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C27 768 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C11 624 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C35 2292 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C48 36 233
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 1596 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C10 2256 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C7 696 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C48 180 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C19 396 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C19 144 260
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1 984 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C43 696 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C49 1632 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C2 2328 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C24 1092 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C36 624 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C10 2436 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C3 1236 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C51 1308 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C48 72 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C42 1380 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C23 2328 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C35 2328 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C6 324 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C27 984 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C43 360 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C4 804 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C41 1596 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C3 1200 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C55 1668 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C11 660 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C59 1932 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C6 1056 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C17 2076 14
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 1488 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C50 396 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C43 588 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C21 696 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C38 912 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C58 1824 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C11 624 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C9 1932 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C41 1968 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C59 1896 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C37 1896 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C50 432 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C11 768 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C39 588 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C59 1968 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C2 2256 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C56 948 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C22 396 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C10 2436 233
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 1416 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C3 1272 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C21 696 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C25 2184 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C26 2040 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C41 1788 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C0 540 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C11 432 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C51 1128 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C53 1560 368
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0 1092 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C23 2256 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C36 840 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C48 216 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C34 2328 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C9 2040 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C24 912 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C38 912 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C34 2112 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C33 1668 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C8 1344 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C23 2328 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C6 144 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C49 1704 68
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 1236 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C22 180 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C5 360 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C56 1092 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C20 1416 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C4 1092 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C0 660 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C52 1308 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C34 1932 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C39 588 206
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 1668 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C57 804 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C16 984 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C18 72 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C34 2220 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C4 948 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C53 1380 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C40 2400 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C11 660 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C42 1200 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C24 1164 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C7 696 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C34 1896 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C9 2364 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C50 504 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C2 2256 68
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 1272 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C10 2400 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C10 2436 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C26 1668 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C57 840 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C58 1824 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C35 2004 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C40 2436 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C27 948 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C48 72 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C16 1164 206
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 1860 95
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 1896 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C59 1932 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C49 1632 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C54 732 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C19 108 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C55 1860 206
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 2256 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C49 1704 41
set_location Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C7_1_Event_Number/PF_DPSRAM_C7_0/PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_R0C0 1164 179
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 1164 122
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 2364 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C16 804 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C20 1236 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C20 1236 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C55 1632 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C7 660 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C32 360 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C19 396 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C3 948 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C21 540 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C36 732 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C27 804 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C25 2220 41
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 1896 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C52 1272 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C8 1128 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C33 1560 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C50 504 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C24 696 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C0 216 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C52 1092 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C25 2112 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C33 1668 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C35 2148 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C40 2256 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C41 1896 233
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 1524 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C24 1344 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C41 1704 287
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1 1092 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C49 2004 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C35 1824 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C58 2148 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C50 588 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C23 2184 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C55 1452 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C1 2436 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C41 1860 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C20 1452 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C9 2256 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C33 1632 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C38 1056 260
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C6_COREFIFO_C6_0_LSRAM_top_R0C0 1020 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C24 1056 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C40 2292 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C58 2076 260
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1 876 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C52 1164 149
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1 1020 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C5 180 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C11 912 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C11 504 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C48 324 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C53 1452 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C57 1056 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C0 324 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C21 504 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C39 840 233
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 1524 95
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0 984 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C35 2184 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C52 1164 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C1 2004 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C41 2004 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C8 1308 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C24 1236 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C8 984 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C11 696 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C49 1560 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C20 1452 68
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 1752 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C11 732 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C20 1524 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C53 1416 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C9 1860 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C35 2076 206
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 1308 149
set_location Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0 1236 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C37 1824 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C5 36 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C21 588 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C51 804 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C2 2328 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C57 912 287
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 1524 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C57 1092 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C3 1200 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C22 252 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C56 1092 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C35 1788 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C51 1272 368
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 2112 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C50 540 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C54 432 287
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 1704 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C42 1128 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C23 2148 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C3 1236 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C52 1272 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C56 912 233
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 1932 179
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 1452 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C56 876 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C3 1308 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C48 288 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C8 1164 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C17 1968 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C35 2256 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C3 1164 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C21 624 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C5 180 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C16 876 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C48 144 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C21 288 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C49 1860 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C1 2148 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C41 1752 233
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 1968 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C32 36 95
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1 912 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C34 1932 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C57 588 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C49 1488 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C42 1344 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C32 288 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C39 732 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C54 288 314
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 1932 149
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0 876 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C10 2148 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C54 360 260
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 2220 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C17 1824 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C34 2040 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C22 180 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C0 180 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C26 1752 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C42 1560 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C50 732 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C27 1128 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C26 1968 179
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 1596 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C17 1788 14
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 2148 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C58 1788 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C2 2436 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C16 1020 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C1 2040 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C23 2328 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C17 1488 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C20 1524 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C34 2040 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C39 696 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C4 804 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C27 876 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C54 588 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C36 912 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C56 1056 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C57 840 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C40 2040 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C51 468 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C54 504 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C33 1416 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C53 1488 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C4 468 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C43 468 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C54 540 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C9 1752 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C50 288 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C3 912 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C21 324 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C11 540 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C48 0 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C59 1752 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C25 1932 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C51 876 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C43 324 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C37 2076 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C1 2400 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C3 1200 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C56 912 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C17 2184 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C1 2436 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C9 1788 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C42 1344 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C24 1056 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C39 432 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C24 1020 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C54 804 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C33 1380 314
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 1788 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C3 1488 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C7 540 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C32 144 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C40 2184 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C48 216 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C42 1560 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C21 624 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C18 324 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C40 2148 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C33 1488 341
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C9_COREFIFO_C9_0_LSRAM_top_R0C1 2364 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C54 468 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C25 1968 41
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 1632 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C26 1704 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C0 0 287
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 1272 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C34 2040 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C48 180 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C58 1704 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C41 1896 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C7 768 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C23 2364 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C18 36 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C7 360 122
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1 1056 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C19 36 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C59 2004 68
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 1824 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C22 0 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C38 948 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C25 2328 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C35 2076 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C22 252 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C26 1932 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C32 432 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C52 1344 41
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 1668 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C26 1968 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C39 588 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C32 324 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C58 1968 260
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 1200 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C37 2184 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C42 1488 206
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 1668 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C23 2328 233
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0 1164 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C19 252 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C18 252 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C6 108 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C59 1824 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C16 1056 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C59 2076 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C37 2004 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C22 144 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C26 1788 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C42 1272 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C22 0 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C19 108 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C17 1596 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C17 2112 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C42 1344 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C32 180 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C27 1020 41
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 1416 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C41 2004 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C51 1092 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C8 1020 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C37 1896 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C39 36 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C16 1128 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C32 108 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C55 1416 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C41 1452 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C6 768 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C2 2220 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C0 504 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C2 2076 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C51 504 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C18 108 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C2 2292 95
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 1824 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C8 1128 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C32 0 149
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 1488 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C1 2364 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C11 768 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C55 1524 206
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 1824 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C40 2256 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C52 1056 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C19 108 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C27 912 14
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0 1020 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C57 876 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C8 1308 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C3 1272 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C39 624 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C4 768 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C17 1860 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C25 2112 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C24 804 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C36 588 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C37 1968 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C32 72 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C57 1164 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C38 396 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C56 1056 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C52 1308 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C56 1092 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C33 1524 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C21 252 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C0 732 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C39 660 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C22 360 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C53 1380 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C7 876 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C38 876 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C39 72 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C53 1272 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C27 1056 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C25 1788 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C49 1596 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C0 468 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C24 948 368
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 1788 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C50 108 68
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 1560 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C27 984 14
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 2148 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C16 732 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C20 1344 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C25 2040 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C33 1596 314
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 1788 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C38 1128 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C51 540 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C49 1488 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C24 1200 368
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 2328 149
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 2076 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C37 1968 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C56 948 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C55 1632 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C7 840 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C56 984 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C34 1860 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C37 1596 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C54 432 206
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 2040 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C50 432 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C8 1092 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C53 1488 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C7 696 206
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 2076 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C19 216 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C38 588 314
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 1416 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C39 468 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C10 2292 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C18 0 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C19 468 233
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C7_COREFIFO_C7_0_LSRAM_top_R0C1 804 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C16 912 179
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 2040 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C22 216 149
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 1632 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C20 1416 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C24 768 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C2 2256 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C4 1020 14
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C1 912 122
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 1452 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C32 696 95
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 1704 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C57 660 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C39 768 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C26 1704 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C42 1236 206
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0 804 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C34 2112 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C56 1128 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C58 2004 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C36 768 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C27 1092 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C17 1560 14
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C7_COREFIFO_C7_0_LSRAM_top_R0C0 732 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C23 2364 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C52 1344 179
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 2004 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C41 1668 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C10 2400 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C43 660 68
set_location Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C7_2_Event_Size/PF_DPSRAM_C7_0/PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_R0C0 1200 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C35 2328 179
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C0 948 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C22 216 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C57 768 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C53 1452 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C5 504 179
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 1596 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C51 624 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C2 2400 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C9 1896 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C23 2220 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C6 696 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C55 1704 206
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 2004 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C21 768 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C55 1416 260
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1 1128 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C5 432 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C26 1452 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C38 732 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C54 252 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C36 876 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C36 696 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C21 504 341
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 1752 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C1 2400 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C16 1020 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C54 252 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C33 1704 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C33 2436 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C51 948 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C7 948 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C32 216 122
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIF8E71 936 144
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_0/fsm_st_RNIV2P6[1] 2376 90
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI4P3A_0 1320 144
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned_s_1151 1263 198
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0 924 114
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIH49I 1056 132
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI5O6M_0 1290 153
set_location Data_Block_0/Communication_Builder_0/state_reg_RNIGT3C[10] 1271 192
set_location Controler_0/Reset_Controler_0/un16_set_pulse_int_cry_0 1080 105
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIRLPL3[8] 768 90
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/un1_count_cry_0_cy 2400 18
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 1020 123
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIF6MT3[8] 1008 90
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIKP2J 1311 114
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIL6JC 1421 150
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNILMV7 1056 150
set_location Data_Block_0/Communication_Builder_0/un11_sample_ram_addr_gen_enable_cry_0 1227 180
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_1/fsm_st_RNI1NJP[1] 2448 108
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 1308 117
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0 1044 150
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIVVAA 792 90
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 1489 144
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIFUB94[8] 948 114
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIJ56I 912 114
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_683 924 81
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 1311 153
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI122A2[8] 948 117
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_4_cry_3 1248 114
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI0069 2362 99
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIPRN01 936 81
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0] 1187 105
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIAP4E 770 87
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 1473 150
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIHCKT2[8] 840 123
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_686 816 99
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/un1_count_cry_0_cy 2436 51
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI3M3V 1033 153
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIL6JC_0 1452 144
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_4_cry_2 1800 123
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 1322 141
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI7RFD 996 87
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI5G3K1[8] 864 99
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_s_681 744 87
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.full_r_RNI99EL 2419 96
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI49RE_0 1490 141
set_location UART_Protocol_1/UART_RX_Protocol_0/counter_s_682 861 135
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI6N9I_0 1523 174
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_s_680 936 108
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_4_cry_3 1800 126
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIF5V3_0 1020 117
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 1344 117
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 1008 114
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_3/fsm_st_RNI5V8V[1] 2412 114
set_location Controler_0/Command_Decoder_0/counter_s_1314 1008 99
set_location UART_Protocol_0/mko_0/counter_5_cry_0_0 768 126
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 1613 150
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI6N9I 1553 174
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0 1812 99
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 1406 144
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER_cry_cy[0] 1047 81
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/wdiff_bus_5_cry_0 2405 96
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.rptr_s_1144 2364 96
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0 1248 117
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNID4UC3[8] 1020 141
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrot_sh_ctr/rot_sh_nxt_cry_0_0 2436 135
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIBQ9G 840 105
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0 960 78
set_location Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1] 1008 87
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNIAEA71 1056 108
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI3AOI_0 1584 114
set_location Controler_0/ADI_SPI_0/un1_counter_s_1_1319 1104 78
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_684 1020 153
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wdiff_bus_cry_0 948 105
set_location UART_Protocol_1/mko_0/counter_5_cry_0_0 435 141
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_cy 1094 150
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 1526 171
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy 1152 108
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIF5V3 996 114
set_location Data_Block_0/Communication_Builder_0/state_reg_RNIGT3C_0[10] 1248 180
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/rot_sh_nxt_cry_0_0 2448 45
set_location Data_Block_0/Communication_Builder_0/Packet_Counter_s_1147 1164 171
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNIQ40R1 1215 96
set_location Controler_0/ADI_SPI_1/addr_counter_RNIDALO9[31] 1152 78
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_s_1318 1164 87
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIACDI 1032 144
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0 1812 123
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_687 864 114
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 1926 150
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh_nxt_cry_0_0 2412 18
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI3GAU[8] 888 123
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrot_sh_ctr/rot_sh_nxt_cry_0_0 2448 114
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0 1608 123
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 1178 153
set_location UART_Protocol_0/UART_RX_Protocol_0/counter_s_685 815 81
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI0URL 863 117
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIH49I_0 1056 135
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_2/fsm_st_RNI3BEC[1] 2448 105
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_s_1317 1140 90
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIR08C[8] 1044 141
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI49RE 1517 141
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_1/fsm_st_RNI4BK21[1] 2448 78
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0 1236 105
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0 1812 126
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED 1176 99
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0 1488 114
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI8M7M 888 117
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0 960 81
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0 1248 96
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI4P3A 1335 135
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy 840 90
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIKP2J_0 1286 114
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIIV34 816 87
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/rot_sh_nxt_cry_0_0 2436 123
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_0 1263 105
set_location Controler_0/ADI_SPI_1/un1_counter_s_1_1320 1116 78
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0 1248 99
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer_s_1146 1214 180
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 1974 150
set_location Data_Block_0/Communication_Builder_0/un9_sample_ram_addr_gen_enable_cry_0 1224 183
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_4_cry_3 1479 114
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI1VGG 972 81
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI5O6M 1554 144
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE_s_1315 1071 99
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh_nxt_cry_0_0 2424 90
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 1296 141
set_location Controler_0/Reset_Controler_0/un16_set_pulse_ext_cry_0 1095 99
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.full_r_RNI7M3G 948 108
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 1635 117
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0 1797 99
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.wptr_s_1145 2409 99
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy 984 96
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0 1476 126
set_location Controler_0/ADI_SPI_1/state_reg_RNIT42K4[1] 1128 81
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 1284 117
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter_s_1150 1218 174
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/un1_count_cry_0_cy 2448 90
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 1562 180
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIBAVJ3[8] 1128 105
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memraddr_r_cry_cy[0] 2389 90
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.full_r_RNI1P0N 732 87
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0 876 117
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_cry_cy[0] 2406 87
set_location Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31] 984 81
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xsample_counter/Xbin_counter/un1_count_cry_0_cy 2424 141
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 1008 117
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 1674 126
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIHTD72[8] 1032 96
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI58UA_0 1608 153
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_4_cry_2 1476 123
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_0/fsm_st_RNI2NPF[1] 2400 78
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 1317 135
set_location Data_Block_0/Communication_Builder_0/fsm_timer_s_1153 1224 159
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM 1203 153
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 1777 99
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 2013 126
set_location Data_Block_0/Communication_Builder_0/Frame_Counter_s_1148 1128 159
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r_RNICP9Q 924 108
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0 1175 150
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_s_1149 1260 174
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0 1020 144
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELNKTMR/cnt_nx_s_1_30 2436 114
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI58UA 1633 153
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 1456 141
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 984 114
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIMC6S 817 96
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0 795 96
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI3AOI 1611 114
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wdiff_bus_cry_0 729 90
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIL74B 948 78
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/un1_count_cry_0_cy 2424 126
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE_s_1316 1062 105
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIDPFM1[8] 744 96
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 1535 180
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0 804 87
set_location Data_Block_0/Communication_Builder_0/un1_state_reg_3_0_I_1 1200 165
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 1020 96
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 1701 123
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter_s_1152 1239 171
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_4_cry_2 1599 123
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 1044 135
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 1082 144
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xsample_counter/Xbin_counter/un1_count_cry_0_cy 2424 117
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 2010 123
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 1032 123
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER_cry_cy[0] 1083 81
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 1587 117
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[27] 984 36
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[35] 2187 201
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[22] 273 96
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[33] 1527 336
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[49] 1707 36
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[21] 624 315
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[20] 1398 42
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[2] 2259 105
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[43] 543 69
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[54] 501 279
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[59] 1947 63
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[55] 1485 210
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[37] 1899 336
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[0] 495 282
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[3] 1203 282
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[56] 1023 207
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[32] 267 96
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[1] 2257 105
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[42] 1357 207
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[41] 1752 234
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[40] 2184 201
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[18] 291 174
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_2_u_i_m2_2_1_0_wmux 936 150
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[16] 1027 207
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[48] 219 234
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[19] 216 234
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[9] 1896 336
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[58] 1995 282
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[4] 795 45
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[52] 1281 42
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[8] 1200 282
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[53] 1524 336
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[51] 972 360
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[6] 630 255
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[17] 1704 36
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[5] 289 174
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[50] 540 69
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[26] 1755 234
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_2_u_i_m2_2_1_0_wmux 828 129
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[11] 663 144
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[10] 2259 282
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[7] 661 144
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[24] 1020 363
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[38] 915 309
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[57] 913 309
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[25] 1944 63
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[36] 792 45
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[23] 2263 282
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[34] 2000 282
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[39] 624 255
set_location ARBITER_INST/CORELNKARBMUX_0/grant_st_ns[2] 2419 102
set_location ARBITER_INST/CORELNKARBMUX_0/grant_st_ns[3] 2417 102
set_location ARBITER_INST/CORELNKARBMUX_0/grant_st_ns_1[1] 2413 102
set_location ARBITER_INST/CORELNKARBMUX_0/grant_st_ns_a2_0_0[3] 2418 102
set_location ARBITER_INST/CORELNKARBMUX_0/grant_st_ns_a2_0_1[2] 2414 102
set_location ARBITER_INST/CORELNKARBMUX_0/grant_st_ns_i_1[0] 2422 102
set_location ARBITER_INST/CORELNKARBMUX_0/grant_st_ns_i_o2[0] 2423 102
set_location ARBITER_INST/CORELNKARBMUX_0/grant_st_ns_i_o2_0[0] 2420 102
set_location ARBITER_INST/CORELNKARBMUX_0/grant_st_ns_o2[2] 2416 102
set_location ARBITER_INST/CORELNKARBMUX_0/grant_st_RNO[0] 2415 102
set_location ARBITER_INST/CORELNKARBMUX_0/RQI_iv[1] 2391 102
set_location ARBITER_INST/CORELNKARBMUX_0/RQI_iv[2] 2409 102
set_location ARBITER_INST/CORELNKARBMUX_0/RQI_iv[3] 2400 102
set_location ARBITER_INST/CORELNKARBMUX_0/RQI_iv[4] 2411 102
set_location ARBITER_INST/CORELNKARBMUX_0/RQI_iv[5] 2408 102
set_location ARBITER_INST/CORELNKARBMUX_0/RQI_iv_0[0] 2421 102
set_location ARBITER_INST/CORELNKARBMUX_0/RQI_iv_0[1] 2411 108
set_location ARBITER_INST/CORELNKARBMUX_0/RQI_iv_0[2] 2402 102
set_location ARBITER_INST/CORELNKARBMUX_0/RQI_iv_0[3] 2410 102
set_location ARBITER_INST/CORELNKARBMUX_0/RQI_iv_0[4] 2404 102
set_location ARBITER_INST/CORELNKARBMUX_0/RQI_iv_0[5] 2407 102
set_location ARBITER_INST/CORELNKARBMUX_0/RQI_iv_1[0] 2435 105
set_location ARBITER_INST/CORELNKARBMUX_0/RQI_iv_RNO[1] 2399 102
set_location ARBITER_INST/CORELNKARBMUX_0/RQI_iv_RNO[2] 2403 102
set_location ARBITER_INST/CORELNKARBMUX_0/RQI_iv_RNO[3] 2406 102
set_location ARBITER_INST/CORELNKARBMUX_0/RQI_iv_RNO[4] 2401 102
set_location ARBITER_INST/CORELNKARBMUX_0/RQI_iv_RNO[5] 2405 102
set_location ARBITER_INST/CORELNKMSTR_0/bitrange[0] 2380 109
set_location ARBITER_INST/CORELNKMSTR_0/bitrange[2] 2378 112
set_location ARBITER_INST/CORELNKMSTR_0/bitrange_RNI5JDD[2] 2362 114
set_location ARBITER_INST/CORELNKMSTR_0/bitrange_RNIUCOM[0] 2365 111
set_location ARBITER_INST/CORELNKMSTR_0/bitSel[0] 2402 112
set_location ARBITER_INST/CORELNKMSTR_0/bitSel[1] 2413 112
set_location ARBITER_INST/CORELNKMSTR_0/bitSel[2] 2408 112
set_location ARBITER_INST/CORELNKMSTR_0/bitSel_RNIPAH6[0] 2352 114
set_location ARBITER_INST/CORELNKMSTR_0/bitSel_RNIRCH6[2] 2353 111
set_location ARBITER_INST/CORELNKMSTR_0/byteSel[0] 2380 112
set_location ARBITER_INST/CORELNKMSTR_0/byteSel[1] 2419 112
set_location ARBITER_INST/CORELNKMSTR_0/byteSel_RNIG5VC[1] 2423 108
set_location ARBITER_INST/CORELNKMSTR_0/ca/MAJ3_Carry[1]/un1_Y 2366 102
set_location ARBITER_INST/CORELNKMSTR_0/ca/MAJ3_Carry[2]/un1_Y 2374 102
set_location ARBITER_INST/CORELNKMSTR_0/ca/MAJ3_Carry[3]/un1_Y 2367 102
set_location ARBITER_INST/CORELNKMSTR_0/ca/MAJ3_Carry[4]/un1_Y 2370 102
set_location ARBITER_INST/CORELNKMSTR_0/ca/MAJ3_Carry[6]/un1_Y 2375 102
set_location ARBITER_INST/CORELNKMSTR_0/ca/XOR3_Sum[1]/Y 2364 102
set_location ARBITER_INST/CORELNKMSTR_0/ca/XOR3_Sum[6]/Y 2373 102
set_location ARBITER_INST/CORELNKMSTR_0/cache[0] 2344 109
set_location ARBITER_INST/CORELNKMSTR_0/cache[1] 2343 109
set_location ARBITER_INST/CORELNKMSTR_0/cache[2] 2383 115
set_location ARBITER_INST/CORELNKMSTR_0/cache[3] 2353 109
set_location ARBITER_INST/CORELNKMSTR_0/cache[4] 2376 115
set_location ARBITER_INST/CORELNKMSTR_0/cache[5] 2371 115
set_location ARBITER_INST/CORELNKMSTR_0/cache[6] 2387 115
set_location ARBITER_INST/CORELNKMSTR_0/cache[7] 2365 115
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_24[1] 2344 111
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_24_d[1] 2345 111
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_24_d_0[1] 2343 111
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_24_s[1] 2341 111
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_3_2_i_m3[7] 2378 117
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_3_2_i_m3_RNIN6LM[7] 2377 117
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_53_0[0] 2373 105
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_53_0_i_m3[2] 2375 108
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_53_0_i_m3[3] 2370 108
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_53_0_i_m3[4] 2365 105
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_53_1[0] 2366 105
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_53_1_i_m3[2] 2367 105
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_53_1_i_m3[3] 2373 108
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_53_1_i_m3[4] 2371 105
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_53_2[0] 2370 105
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_53_2_i_m3[2] 2372 108
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_53_2_i_m3[3] 2365 108
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_53_2_i_m3[4] 2364 105
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_53_sn_m4 2391 108
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_63_0_i_m3[2] 2402 108
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_63_1_i_m3[2] 2400 108
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.un44_cache_nx_11 2354 114
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.un44_cache_nx_9 2374 117
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.un46_cache_nx_9 2368 117
set_location ARBITER_INST/CORELNKMSTR_0/cache_h1[0] 2373 106
set_location ARBITER_INST/CORELNKMSTR_0/cache_h1[1] 2367 109
set_location ARBITER_INST/CORELNKMSTR_0/cache_h1[2] 2373 109
set_location ARBITER_INST/CORELNKMSTR_0/cache_h1[3] 2366 109
set_location ARBITER_INST/CORELNKMSTR_0/cache_h1[4] 2365 106
set_location ARBITER_INST/CORELNKMSTR_0/cache_h1_nx_1_sqmuxa_0_a2 2390 114
set_location ARBITER_INST/CORELNKMSTR_0/cache_h2[0] 2374 106
set_location ARBITER_INST/CORELNKMSTR_0/cache_h2[1] 2368 109
set_location ARBITER_INST/CORELNKMSTR_0/cache_h2[2] 2375 109
set_location ARBITER_INST/CORELNKMSTR_0/cache_h2[3] 2370 109
set_location ARBITER_INST/CORELNKMSTR_0/cache_h2[4] 2366 106
set_location ARBITER_INST/CORELNKMSTR_0/cache_h2_1[2] 2405 109
set_location ARBITER_INST/CORELNKMSTR_0/cache_h2_1_nx_1_sqmuxa_0_a2 2392 114
set_location ARBITER_INST/CORELNKMSTR_0/cache_h2_2[2] 2402 109
set_location ARBITER_INST/CORELNKMSTR_0/cache_h2_2_nx_1_sqmuxa_0_a2 2398 108
set_location ARBITER_INST/CORELNKMSTR_0/cache_h2_3[2] 2400 109
set_location ARBITER_INST/CORELNKMSTR_0/cache_h2_3_nx_1_sqmuxa_0_a2 2393 108
set_location ARBITER_INST/CORELNKMSTR_0/cache_h2_4[2] 2401 109
set_location ARBITER_INST/CORELNKMSTR_0/cache_h2_4_nx_1_sqmuxa_0_a2 2399 114
set_location ARBITER_INST/CORELNKMSTR_0/cache_h2_4_nx_1_sqmuxa_0_a3 2408 108
set_location ARBITER_INST/CORELNKMSTR_0/cache_h2_4_nx_1_sqmuxa_0_a3_0 2392 108
set_location ARBITER_INST/CORELNKMSTR_0/cache_h2_nx_1_sqmuxa_0_a2 2399 108
set_location ARBITER_INST/CORELNKMSTR_0/cache_h3[0] 2375 106
set_location ARBITER_INST/CORELNKMSTR_0/cache_h3[1] 2370 106
set_location ARBITER_INST/CORELNKMSTR_0/cache_h3[2] 2369 106
set_location ARBITER_INST/CORELNKMSTR_0/cache_h3[3] 2358 109
set_location ARBITER_INST/CORELNKMSTR_0/cache_h3[4] 2371 106
set_location ARBITER_INST/CORELNKMSTR_0/cache_h3_nx_1_sqmuxa_0_a2 2397 108
set_location ARBITER_INST/CORELNKMSTR_0/cache_h4[0] 2367 106
set_location ARBITER_INST/CORELNKMSTR_0/cache_h4[1] 2369 109
set_location ARBITER_INST/CORELNKMSTR_0/cache_h4[2] 2368 106
set_location ARBITER_INST/CORELNKMSTR_0/cache_h4[3] 2374 109
set_location ARBITER_INST/CORELNKMSTR_0/cache_h4[4] 2372 106
set_location ARBITER_INST/CORELNKMSTR_0/cache_h4_nx_1_sqmuxa_0_a2 2396 114
set_location ARBITER_INST/CORELNKMSTR_0/cache_h4_nx_1_sqmuxa_0_a3 2388 108
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx[1] 2343 108
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_0[5] 2371 114
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_0[6] 2387 114
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_0[7] 2365 114
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_0_0[6] 2378 114
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_0_0[7] 2367 114
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_0_0_tz_1[5] 2365 117
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_0_1_tz[5] 2375 117
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_0_3_0[5] 2359 114
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_0_3_0_1[5] 2357 114
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_0_a2_0[6] 2351 114
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_0_a2_0_1[6] 2343 114
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_0_a2_0_1[7] 2355 114
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_0_a2_1_1[5] 2364 114
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_0_a2_1_1_0[5] 2373 114
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_0_a2_1_1_0[7] 2361 114
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_0_a2_1_1_1[5] 2375 114
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_0_a2_2_1[7] 2370 114
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_0_a3[7] 2370 111
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_0_a3_1[7] 2368 111
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_0_m3[7] 2371 111
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_0_N_2L1 2369 114
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_0_N_3L3 2372 114
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_0_o3[5] 2366 117
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_0_o3[6] 2366 114
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_0_o3[7] 2372 111
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_0_o3_0[6] 2369 117
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_0_o3_1[5] 2371 117
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_0_o3_2[5] 2372 117
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_0_o3_2[7] 2374 114
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_0_o3_3[7] 2345 114
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_0_o3_4[5] 2356 114
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_0_o3_4[7] 2374 111
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_0_o3_4_RNIGOV11[7] 2376 108
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_0_o3_5[5] 2354 111
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_0_RNO[6] 2367 117
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_0_RNO[7] 2353 114
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_0_sqmuxa_0_a2 2390 108
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_0_sqmuxa_0_a2_RNI3HAD 2389 108
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_0_sqmuxa_1_0_a2 2401 108
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_11[0] 2340 108
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_11_d_0[1] 2347 111
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_11_d_0_N_4L6 2352 111
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_11_d_0_N_5L9 2340 111
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_11_N_2L1 2361 111
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_11_N_3L3 2363 111
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_1[1] 2341 108
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_1[3] 2353 108
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_1[4] 2376 114
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_1_0[4] 2368 114
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_1_1[1] 2342 108
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_1_a2[3] 2371 108
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_1_a2[4] 2386 114
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_1_a2_0[3] 2359 108
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_1_a2_0_0[3] 2358 114
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_1_a2_0_0_RNO[3] 2363 114
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_1_a2_1[3] 2360 111
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_1_a2_1_0[4] 2373 117
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_1_a2_2[3] 2346 108
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_1_a2_2_1[3] 2351 108
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_1_a2_3_1[4] 2380 114
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_1_a3_0_0[4] 2379 114
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_1_m3_0_d[4] 2384 114
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_1_m3_0_s[4] 2385 114
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_1_N_3L4 2364 117
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_1_N_4L6 2377 114
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_1_o3[3] 2355 111
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_1_o3_2[3] 2347 114
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_1_o3_2[4] 2359 111
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_1_sqmuxa_0_a2 2394 108
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_1_sqmuxa_1_0_a2 2407 108
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_2[2] 2383 114
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_2_0[2] 2348 114
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_2_a2_1[2] 2350 114
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_2_a2_2[2] 2344 114
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_2_a2_2_1[2] 2341 114
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_2_a3_0_0[2] 2349 114
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_2_a3_0_1[2] 2340 114
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_2_a3_2[2] 2346 114
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_2_m3[2] 2397 114
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_2_m3_0[2] 2418 108
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_2_m3_0_d[2] 2414 108
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_2_m3_0_d_d[2] 2404 108
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_2_m3_1[2] 2422 108
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_2_m3_1_d[2] 2416 108
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_2_m3_2_d[2] 2403 108
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_2_m3_2_d_0[2] 2419 108
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_2_m3_2_s_0[2] 2420 108
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_2_o3[2] 2342 114
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_2_o3_2[2] 2409 108
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_2_o3_4[2] 2413 108
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_2_sqmuxa_0_a2 2396 108
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_2_sqmuxa_0_a2_RNIJKGG1 2395 108
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_2_sqmuxa_1_0_a2 2410 108
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_3_sqmuxa_1_0_a2 2374 108
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_3_sqmuxa_1_0_a3 2370 117
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_3_sqmuxa_2_0_a2 2406 108
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_3_sqmuxa_2_0_a3 2360 114
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_7[1] 2358 111
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_8[1] 2346 111
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_8_1[1] 2342 111
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_8_d[1] 2348 111
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_8_s[1] 2350 111
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_RNO[1] 2348 108
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_RNO_0[1] 2366 108
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_RNO_1[1] 2349 108
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_RNO_2[1] 2364 108
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_RNO_3[1] 2362 111
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_RNO_4[1] 2368 108
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_RNO_5[1] 2367 108
set_location ARBITER_INST/CORELNKMSTR_0/cache_N_7_i 2344 108
set_location ARBITER_INST/CORELNKMSTR_0/cache_N_7_i_RNO 2347 108
set_location ARBITER_INST/CORELNKMSTR_0/cache_N_7_i_RNO_0 2350 108
set_location ARBITER_INST/CORELNKMSTR_0/cache_N_7_i_RNO_1 2356 108
set_location ARBITER_INST/CORELNKMSTR_0/cache_N_7_i_RNO_2 2357 111
set_location ARBITER_INST/CORELNKMSTR_0/cache_RNI2JJC[0] 2354 108
set_location ARBITER_INST/CORELNKMSTR_0/cache_RNI4LJC[1] 2361 108
set_location ARBITER_INST/CORELNKMSTR_0/cache_RNI6NJC[2] 2415 108
set_location ARBITER_INST/CORELNKMSTR_0/cache_RNIARJC[4] 2381 117
set_location ARBITER_INST/CORELNKMSTR_0/cache_RNICTJC[5] 2380 117
set_location ARBITER_INST/CORELNKMSTR_0/cache_s[0] 2340 109
set_location ARBITER_INST/CORELNKMSTR_0/cache_s[1] 2348 109
set_location ARBITER_INST/CORELNKMSTR_0/cache_s[2] 2374 115
set_location ARBITER_INST/CORELNKMSTR_0/cache_s[3] 2351 109
set_location ARBITER_INST/CORELNKMSTR_0/cache_s[4] 2380 115
set_location ARBITER_INST/CORELNKMSTR_0/cache_s[5] 2375 115
set_location ARBITER_INST/CORELNKMSTR_0/cache_s[6] 2382 115
set_location ARBITER_INST/CORELNKMSTR_0/cache_s[7] 2370 115
set_location ARBITER_INST/CORELNKMSTR_0/cache_s_nx_1_sqmuxa_0_a3_0_a2 2387 108
set_location ARBITER_INST/CORELNKMSTR_0/lnkAddr[0] 2397 112
set_location ARBITER_INST/CORELNKMSTR_0/lnkAddr[1] 2390 112
set_location ARBITER_INST/CORELNKMSTR_0/lnkAddr[2] 2418 112
set_location ARBITER_INST/CORELNKMSTR_0/lnkAddr_nx_0_iv_0[1] 2390 111
set_location ARBITER_INST/CORELNKMSTR_0/lnkAddr_nx_0_iv_0_0[1] 2393 111
set_location ARBITER_INST/CORELNKMSTR_0/lnkAddr_nx_0_iv_0_1[1] 2396 111
set_location ARBITER_INST/CORELNKMSTR_0/lnkAddr_nx_0_iv_0_a2_3_2[1] 2398 111
set_location ARBITER_INST/CORELNKMSTR_0/lnkAddr_nx_0_iv_0_a2_3_5[1] 2391 111
set_location ARBITER_INST/CORELNKMSTR_0/lnkAddr_nx_iv_0[0] 2397 111
set_location ARBITER_INST/CORELNKMSTR_0/lnkAddr_nx_iv_0_0[0] 2394 111
set_location ARBITER_INST/CORELNKMSTR_0/lnkAddr_nx_iv_0_1[0] 2388 111
set_location ARBITER_INST/CORELNKMSTR_0/lnkAddr_nx_iv_0_a2_0_0[0] 2389 111
set_location ARBITER_INST/CORELNKMSTR_0/lnkAddr_nx_iv_0_o3[0] 2384 108
set_location ARBITER_INST/CORELNKMSTR_0/lnkAddr_nx_iv_0_o3_0_1[0] 2395 111
set_location ARBITER_INST/CORELNKMSTR_0/lnkAddr_nx_iv_0_o3_0_1_0[0] 2392 111
set_location ARBITER_INST/CORELNKMSTR_0/lnkAddr_nx_iv_0_o3_0_1_1[0] 2399 111
set_location ARBITER_INST/CORELNKMSTR_0/lnkAddr_RNO[2] 2418 111
set_location ARBITER_INST/CORELNKMSTR_0/lnkEn 2378 106
set_location ARBITER_INST/CORELNKMSTR_0/lnkEn_cmb.un1_lnkEn_nx5 2387 105
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm[0] 2408 115
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm[10] 2389 112
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm[11] 2385 109
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm[12] 2363 109
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm[13] 2357 109
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm[14] 2361 109
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm[15] 2355 109
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm[16] 2379 115
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm[17] 2381 115
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm[18] 2385 115
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm[19] 2378 109
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm[1] 2407 115
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm[20] 2377 109
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm[2] 2405 115
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm[3] 2392 112
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm[4] 2399 112
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm[5] 2393 112
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm[6] 2394 112
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm[7] 2391 112
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm[8] 2398 112
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm[9] 2388 112
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm_ns[20] 2378 108
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm_ns_i_o3_0_o2[1] 2403 114
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm_ns_o3_0[2] 2377 108
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm_RNI074K1[11] 2352 108
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm_RNI4B4K1[12] 2351 111
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm_RNI59U41[18] 2384 117
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm_RNI6NI01[17] 2382 114
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm_RNI7D1C[18] 2376 117
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm_RNI8F4K1[13] 2412 108
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm_RNI8PJC[14] 2355 108
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm_RNI9HTB[13] 2421 108
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm_RNI9I7R[11] 2362 108
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm_RNIAITB[14] 2357 108
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm_RNICJ4K1[14] 2358 108
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm_RNICL7R[12] 2363 108
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm_RNIFO7R[13] 2417 108
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm_RNIGN4K1[15] 2385 117
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm_RNIIR7R[14] 2360 108
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm_RNIKR4K1[16] 2382 117
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm_RNILU7R[15] 2379 117
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm_RNIO18R[16] 2383 117
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm_RNO[0] 2408 114
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm_RNO[11] 2385 108
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm_RNO[1] 2407 114
set_location ARBITER_INST/CORELNKMSTR_0/lnkWdata[0] 2409 115
set_location ARBITER_INST/CORELNKMSTR_0/lnkWdata[1] 2401 115
set_location ARBITER_INST/CORELNKMSTR_0/lnkWdata[2] 2410 115
set_location ARBITER_INST/CORELNKMSTR_0/lnkWdata[3] 2406 115
set_location ARBITER_INST/CORELNKMSTR_0/lnkWdata_nx_0_iv[1] 2401 114
set_location ARBITER_INST/CORELNKMSTR_0/lnkWdata_nx_0_iv_3_0_o3_1[1] 2388 114
set_location ARBITER_INST/CORELNKMSTR_0/lnkWdata_nx_0_iv_3_0_o3_1_0[1] 2389 114
set_location ARBITER_INST/CORELNKMSTR_0/lnkWdata_nx_0_iv_3_0_o3_1_1[1] 2391 114
set_location ARBITER_INST/CORELNKMSTR_0/lnkWdata_nx_0_iv_3_0_o3_1_2[1] 2393 114
set_location ARBITER_INST/CORELNKMSTR_0/lnkWdata_nx_0_iv_i_a3_1[2] 2402 114
set_location ARBITER_INST/CORELNKMSTR_0/lnkWdata_nx_0_iv_i_a3_2[3] 2405 114
set_location ARBITER_INST/CORELNKMSTR_0/lnkWdata_nx_0_iv_tz_1[1] 2404 114
set_location ARBITER_INST/CORELNKMSTR_0/lnkWdata_RNO[0] 2409 114
set_location ARBITER_INST/CORELNKMSTR_0/lnkWdata_RNO[2] 2410 114
set_location ARBITER_INST/CORELNKMSTR_0/lnkWdata_RNO[3] 2406 114
set_location ARBITER_INST/CORELNKMSTR_0/ofst[2] 2379 112
set_location ARBITER_INST/CORELNKMSTR_0/ofst[3] 2382 109
set_location ARBITER_INST/CORELNKMSTR_0/ofst[4] 2412 112
set_location ARBITER_INST/CORELNKMSTR_0/ofst[5] 2384 112
set_location ARBITER_INST/CORELNKMSTR_0/ofst[6] 2404 112
set_location ARBITER_INST/CORELNKMSTR_0/ofst[7] 2411 112
set_location ARBITER_INST/CORELNKMSTR_0/ofst[8] 2407 112
set_location ARBITER_INST/CORELNKMSTR_0/page 2420 112
set_location ARBITER_INST/CORELNKMSTR_0/rqDone 2379 109
set_location ARBITER_INST/CORELNKMSTR_0/rqDone_cmb.rqDone_nx4_0_a3_0_a2 2379 108
set_location ARBITER_INST/CORELNKMSTR_0/rqDone_cmb.rqDone_nx4_0_a3_0_o3 2369 111
set_location ARBITER_INST/CORELNKMSTR_0/rqRdata 2400 115
set_location ARBITER_INST/CORELNKMSTR_0/rqRdata_cmb.cache_dec_0_0_a3 2356 111
set_location ARBITER_INST/CORELNKMSTR_0/rqRdata_cmb.rqRdata_nx5_0_a2_0 2379 105
set_location ARBITER_INST/CORELNKMSTR_0/rqRdata_cmb.rqRdata_nx5_0_a3_0_a2 2386 108
set_location ARBITER_INST/CORELNKMSTR_0/rqRdata_cmb.rqRdata_nx_2_7_i_m3 2400 114
set_location ARBITER_INST/CORELNKMSTR_0/rqRdata_cmb.rqRdata_nx_2_7_i_m3_0 2411 114
set_location ARBITER_INST/CORELNKMSTR_0/rqRdata_cmb.rqRdata_nx_2_7_i_m3_0_6 2395 114
set_location ARBITER_INST/CORELNKMSTR_0/rqRdata_cmb.rqRdata_nx_2_7_i_m3_1 2394 114
set_location ARBITER_INST/CORELNKMSTR_0/rqRdata_cmb.rqRdata_nx_2_7_i_m3_1_6 2398 114
set_location ARBITER_INST/CORELNKMSTR_0/RQ_LANE_SYNC[0] 2408 109
set_location ARBITER_INST/CORELNKMSTR_0/RQ_LANE_SYNC[1] 2410 109
set_location ARBITER_INST/CORELNKMSTR_0/RQ_LANE_SYNC[2] 2407 109
set_location ARBITER_INST/CORELNKMSTR_0/RQ_LANE_SYNC[3] 2409 109
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m100 2321 102
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m100_1_0 2324 102
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m100_2 2316 102
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m100_3 2323 102
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m102 2343 105
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m102_1_2 2332 102
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m108 2358 105
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m108_1 2360 105
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m112 2354 105
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m112_1 2363 105
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m114 2349 105
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m116_0 2334 105
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m117 2336 102
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m119 2335 102
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m120 2331 102
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m122_e 2339 105
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m123 2329 105
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m124 2331 105
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m125 2355 105
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m128 2359 105
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m129 2362 105
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m130 2363 102
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m132_e 2361 102
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m133 2362 102
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m135 2346 105
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m140 2339 108
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m140_1 2331 108
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m141 2337 105
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m143 2361 105
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m146 2356 105
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m148 2345 105
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m153 2336 105
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m155 2330 105
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m155_1_0 2332 108
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m155_1_0_1 2334 108
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m155_1_1 2333 105
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m156 2335 105
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m157 2328 105
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m158 2332 105
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m160 2357 105
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m161 2352 105
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m162 2353 105
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m164 2347 105
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m18_1_0 2337 102
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m18_1_0_1 2330 102
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m18_1_1 2338 102
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m18_1_1_1 2333 102
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m19 2352 102
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m20 2359 102
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m22 2360 102
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m24 2354 102
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m24_1_0 2357 102
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m24_1_1 2358 102
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m28 2319 105
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m30 2323 105
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m30_1_1_1 2321 105
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m30_1_2 2324 105
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m32 2344 105
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m32_1 2339 102
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m34 2353 102
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m37 2356 102
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m38 2355 102
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m4 2328 102
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m41 2348 105
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m43 2342 105
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m45 2327 105
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m46 2340 102
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m48 2351 102
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m49 2350 102
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m51 2342 102
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m51_1_2 2347 102
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m55 2343 102
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m55_1 2349 102
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m61 2345 102
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m61_1_0 2341 102
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m61_1_1 2346 102
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m62 2325 102
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m67 2322 102
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m67_1_0 2319 102
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m67_1_1 2317 102
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m69 2344 102
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m69_1_2 2348 102
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m76 2316 105
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m76_1_0 2318 105
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m76_1_1 2317 105
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m79 2350 105
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m8 2322 105
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m81 2351 105
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m82 2337 108
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m83 2318 102
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m85 2338 108
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m86 2336 108
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m87 2320 105
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m90 2326 105
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m90_1_1 2325 105
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m94 2329 102
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m94_1 2334 102
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m95 2326 102
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m98 2320 102
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_dreg[0] 2342 106
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_dreg[1] 2351 106
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_dreg[2] 2349 106
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_dreg[3] 2346 106
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_dreg[4] 2345 106
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_dreg[5] 2347 106
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_dreg_RNI60TJ[5] 2372 105
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_dreg_RNIA99R[2] 2373 111
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_dreg_RNIR3C31[2] 2367 111
set_location ARBITER_INST/CORELNKMSTR_0/sqfsm[0] 2377 106
set_location ARBITER_INST/CORELNKMSTR_0/sqfsm[1] 2381 106
set_location ARBITER_INST/CORELNKMSTR_0/sqfsm[2] 2384 106
set_location ARBITER_INST/CORELNKMSTR_0/sqfsm[3] 2382 106
set_location ARBITER_INST/CORELNKMSTR_0/sqfsm[4] 2376 106
set_location ARBITER_INST/CORELNKMSTR_0/sqfsm[5] 2385 106
set_location ARBITER_INST/CORELNKMSTR_0/sqfsm_ns[4] 2376 105
set_location ARBITER_INST/CORELNKMSTR_0/sqfsm_ns_0[0] 2377 105
set_location ARBITER_INST/CORELNKMSTR_0/sqfsm_ns_0_a2_0[0] 2382 105
set_location ARBITER_INST/CORELNKMSTR_0/sqfsm_ns_a2_1[5] 2383 105
set_location ARBITER_INST/CORELNKMSTR_0/sqfsm_ns_a3[4] 2378 105
set_location ARBITER_INST/CORELNKMSTR_0/sqfsm_ns_o3[5] 2385 105
set_location ARBITER_INST/CORELNKMSTR_0/sqfsm_RNIC66R[1] 2384 105
set_location ARBITER_INST/CORELNKMSTR_0/sqfsm_RNO[1] 2381 105
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr[0] 2380 103
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr[1] 2372 103
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr[2] 2371 103
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr[3] 2365 103
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr[4] 2369 103
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr[5] 2368 103
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr[6] 2385 103
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr[7] 2384 103
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m13 2389 102
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m14 2396 102
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m16 2388 102
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m19 2390 102
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m20 2392 102
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m22 2398 102
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m25 2383 102
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m26 2378 102
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m28 2382 102
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m33 2394 102
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m33_1 2393 102
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m39 2397 102
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m39_1 2395 102
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m41 2376 102
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m42 2386 102
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m48 2377 102
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m48_1 2379 102
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m8 2387 102
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m8_1 2381 102
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.un1_sqfsm_nx_0_sqmuxa_0 2386 105
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_nx[0] 2380 102
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_nx[1] 2372 102
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_nx[2] 2371 102
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_nx[3] 2365 102
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_nx[4] 2369 102
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_nx[5] 2368 102
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_nx[6] 2385 102
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_nx[7] 2384 102
set_location ARBITER_INST/CORELNKMSTR_0/tgt[0] 2381 109
set_location ARBITER_INST/CORELNKMSTR_0/tgt[1] 2387 109
set_location ARBITER_INST/CORELNKMSTR_0/tgt[2] 2386 109
set_location ARBITER_INST/CORELNKMSTR_0/tgt[3] 2383 109
set_location ARBITER_INST/CORELNKMSTR_0/tgt[4] 2384 109
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m10 2377 111
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m12 2379 111
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m12_1_0 2381 111
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m12_1_1 2382 111
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m14 2383 108
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m17 2381 108
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m18 2382 108
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m22 2421 111
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m24 2412 111
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m24_1_0 2415 111
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m24_1_1 2414 111
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m27 2376 111
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m29 2384 111
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m31 2405 111
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m33 2406 111
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m34 2404 111
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m35 2400 111
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m36 2410 111
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m37 2411 111
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m38 2387 111
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m39 2378 111
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m42 2401 111
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m43 2407 111
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m45 2409 111
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m46 2402 111
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m47 2422 111
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m51 2413 111
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m55 2408 111
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m55_1 2403 111
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m61 2380 111
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m61_1_1_1 2386 111
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m61_1_2 2385 111
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m63 2423 111
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m65 2416 111
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m66 2419 111
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m7 2383 111
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m9 2417 111
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.tgt_bit_sel_i[0] 2420 111
set_location ARBITER_INST/CORELNKMSTR_0/un1_cache_nx430_0_0_o3 2369 108
set_location ARBITER_INST/CORELNKMSTR_0/un1_cache_nx430_0_0_o3_RNIG59Q 2380 108
set_location ARBITER_INST/CORELNKMSTR_0/un1_cache_nx430_0_0_o3_RNIO72C2 2375 111
set_location ARBITER_INST/CORELNKMSTR_0/un1_cache_nx430_0_0_o3_RNIQGP82 2366 111
set_location ARBITER_INST/CORELNKMSTR_0/un1_cache_nx430_0_a2_i 2380 105
set_location ARBITER_INST0/APB_LINK_INST_0/U0 2467 8
set_location ARBITER_INST0/CORELNKARBMUX_0/grant_st[0] 2416 76
set_location ARBITER_INST0/CORELNKARBMUX_0/grant_st[1] 2419 76
set_location ARBITER_INST0/CORELNKARBMUX_0/grant_st[4] 2420 76
set_location ARBITER_INST0/CORELNKARBMUX_0/grant_st_ns_a2[1] 2419 75
set_location ARBITER_INST0/CORELNKARBMUX_0/grant_st_ns_a2[4] 2420 75
set_location ARBITER_INST0/CORELNKARBMUX_0/grant_st_RNO[0] 2416 75
set_location ARBITER_INST0/CORELNKARBMUX_0/RQI[0] 2421 75
set_location ARBITER_INST0/CORELNKARBMUX_0/RQI[2] 2420 45
set_location ARBITER_INST0/CORELNKARBMUX_0/RQI[3] 2407 45
set_location ARBITER_INST0/CORELNKARBMUX_0/RQI[4] 2406 45
set_location ARBITER_INST0/CORELNKARBMUX_0/RQI[5] 2404 45
set_location ARBITER_INST0/CORELNKARBMUX_0/RQI_0[1] 2417 75
set_location ARBITER_INST0/CORELNKARBMUX_0/RQI_0[2] 2417 45
set_location ARBITER_INST0/CORELNKARBMUX_0/RQI_0[3] 2389 36
set_location ARBITER_INST0/CORELNKARBMUX_0/RQI_0[4] 2401 42
set_location ARBITER_INST0/CORELNKMSTR_0/bitrange[0] 2434 25
set_location ARBITER_INST0/CORELNKMSTR_0/bitrange[2] 2425 25
set_location ARBITER_INST0/CORELNKMSTR_0/bitrange_RNI3LEG[2] 2392 27
set_location ARBITER_INST0/CORELNKMSTR_0/bitrange_RNIO72C2[2] 2389 27
set_location ARBITER_INST0/CORELNKMSTR_0/bitrange_RNIUCOM[0] 2385 24
set_location ARBITER_INST0/CORELNKMSTR_0/bitSel[0] 2453 28
set_location ARBITER_INST0/CORELNKMSTR_0/bitSel[1] 2427 25
set_location ARBITER_INST0/CORELNKMSTR_0/bitSel[2] 2433 25
set_location ARBITER_INST0/CORELNKMSTR_0/bitSel_RNIPAH6[0] 2387 33
set_location ARBITER_INST0/CORELNKMSTR_0/bitSel_RNIPAH6_0[0] 2421 24
set_location ARBITER_INST0/CORELNKMSTR_0/bitSel_RNIPAH6_1[0] 2399 24
set_location ARBITER_INST0/CORELNKMSTR_0/byteSel[0] 2441 25
set_location ARBITER_INST0/CORELNKMSTR_0/byteSel[1] 2432 25
set_location ARBITER_INST0/CORELNKMSTR_0/byteSel_RNI5L202[1] 2412 24
set_location ARBITER_INST0/CORELNKMSTR_0/byteSel_RNIDIK72[1] 2398 24
set_location ARBITER_INST0/CORELNKMSTR_0/byteSel_RNIG5VC[1] 2408 30
set_location ARBITER_INST0/CORELNKMSTR_0/byteSel_RNIH0202[1] 2401 30
set_location ARBITER_INST0/CORELNKMSTR_0/byteSel_RNIH8EH1[1] 2395 24
set_location ARBITER_INST0/CORELNKMSTR_0/byteSel_RNIPMSO[1] 2411 30
set_location ARBITER_INST0/CORELNKMSTR_0/ca/MAJ3_Carry[1]/un1_Y 2406 36
set_location ARBITER_INST0/CORELNKMSTR_0/ca/MAJ3_Carry[2]/un1_Y 2407 36
set_location ARBITER_INST0/CORELNKMSTR_0/ca/MAJ3_Carry[3]/un1_Y 2420 42
set_location ARBITER_INST0/CORELNKMSTR_0/ca/MAJ3_Carry[4]/un1_Y 2413 42
set_location ARBITER_INST0/CORELNKMSTR_0/ca/MAJ3_Carry[5]/un1_Y 2416 42
set_location ARBITER_INST0/CORELNKMSTR_0/ca/MAJ3_Carry[6]/un1_Y 2421 42
set_location ARBITER_INST0/CORELNKMSTR_0/ca/XOR3_Sum[1]/Y 2425 42
set_location ARBITER_INST0/CORELNKMSTR_0/cache[0] 2387 28
set_location ARBITER_INST0/CORELNKMSTR_0/cache[1] 2393 31
set_location ARBITER_INST0/CORELNKMSTR_0/cache[2] 2391 31
set_location ARBITER_INST0/CORELNKMSTR_0/cache[3] 2396 31
set_location ARBITER_INST0/CORELNKMSTR_0/cache[4] 2378 28
set_location ARBITER_INST0/CORELNKMSTR_0/cache[5] 2379 28
set_location ARBITER_INST0/CORELNKMSTR_0/cache[6] 2381 28
set_location ARBITER_INST0/CORELNKMSTR_0/cache[7] 2388 31
set_location ARBITER_INST0/CORELNKMSTR_0/cache_cmb.cache_h1_nx5 2394 36
set_location ARBITER_INST0/CORELNKMSTR_0/cache_cmb.cache_nx433_0_a3_0_a3 2412 30
set_location ARBITER_INST0/CORELNKMSTR_0/cache_cmb.cache_nx434_0_a3_0_a3 2418 30
set_location ARBITER_INST0/CORELNKMSTR_0/cache_cmb.cache_nx_15[1] 2410 24
set_location ARBITER_INST0/CORELNKMSTR_0/cache_cmb.cache_nx_15_sx[1] 2404 24
set_location ARBITER_INST0/CORELNKMSTR_0/cache_cmb.cache_nx_21[4] 2397 21
set_location ARBITER_INST0/CORELNKMSTR_0/cache_cmb.cache_nx_21_1[4] 2390 21
set_location ARBITER_INST0/CORELNKMSTR_0/cache_cmb.cache_nx_21_d[3] 2401 27
set_location ARBITER_INST0/CORELNKMSTR_0/cache_cmb.cache_nx_21_d[4] 2391 21
set_location ARBITER_INST0/CORELNKMSTR_0/cache_cmb.cache_nx_21_s[4] 2389 21
set_location ARBITER_INST0/CORELNKMSTR_0/cache_cmb.cache_nx_24[1] 2408 27
set_location ARBITER_INST0/CORELNKMSTR_0/cache_cmb.cache_nx_24[2] 2382 33
set_location ARBITER_INST0/CORELNKMSTR_0/cache_cmb.cache_nx_24[5] 2384 21
set_location ARBITER_INST0/CORELNKMSTR_0/cache_cmb.cache_nx_24[7] 2390 33
set_location ARBITER_INST0/CORELNKMSTR_0/cache_cmb.cache_nx_24_1[1] 2408 24
set_location ARBITER_INST0/CORELNKMSTR_0/cache_cmb.cache_nx_24_d[7] 2389 33
set_location ARBITER_INST0/CORELNKMSTR_0/cache_cmb.cache_nx_24_sx[2] 2383 33
set_location ARBITER_INST0/CORELNKMSTR_0/cache_cmb.cache_nx_24_sx[5] 2380 21
set_location ARBITER_INST0/CORELNKMSTR_0/cache_cmb.cache_nx_25[4] 2393 21
set_location ARBITER_INST0/CORELNKMSTR_0/cache_cmb.cache_nx_25[5] 2381 21
set_location ARBITER_INST0/CORELNKMSTR_0/cache_cmb.cache_nx_25[7] 2396 33
set_location ARBITER_INST0/CORELNKMSTR_0/cache_cmb.cache_nx_25_1[6] 2413 24
set_location ARBITER_INST0/CORELNKMSTR_0/cache_cmb.cache_nx_25_d[4] 2392 21
set_location ARBITER_INST0/CORELNKMSTR_0/cache_cmb.cache_nx_25_d[7] 2391 33
set_location ARBITER_INST0/CORELNKMSTR_0/cache_cmb.cache_nx_25_d_0[4] 2395 21
set_location ARBITER_INST0/CORELNKMSTR_0/cache_cmb.cache_nx_25_sx[5] 2382 21
set_location ARBITER_INST0/CORELNKMSTR_0/cache_cmb.cache_nx_25_s[4] 2388 21
set_location ARBITER_INST0/CORELNKMSTR_0/cache_cmb.cache_nx_3_1[7] 2415 24
set_location ARBITER_INST0/CORELNKMSTR_0/cache_cmb.cache_nx_3_1_RNI2O781[7] 2401 24
set_location ARBITER_INST0/CORELNKMSTR_0/cache_cmb.cache_nx_3_1_RNII8881[7] 2387 21
set_location ARBITER_INST0/CORELNKMSTR_0/cache_cmb.cache_nx_3_1_RNIQG881[7] 2392 33
set_location ARBITER_INST0/CORELNKMSTR_0/cache_cmb.cache_nx_3_2_i_m2[7] 2400 30
set_location ARBITER_INST0/CORELNKMSTR_0/cache_cmb.cache_nx_3_2_i_m2_RNIM3IL[7] 2403 30
set_location ARBITER_INST0/CORELNKMSTR_0/cache_cmb.cache_nx_3_2_i_m2_RNIM3IL_0[7] 2407 30
set_location ARBITER_INST0/CORELNKMSTR_0/cache_cmb.cache_nx_53[2] 2386 30
set_location ARBITER_INST0/CORELNKMSTR_0/cache_cmb.cache_nx_53_0[0] 2365 30
set_location ARBITER_INST0/CORELNKMSTR_0/cache_cmb.cache_nx_53_0[1] 2364 30
set_location ARBITER_INST0/CORELNKMSTR_0/cache_cmb.cache_nx_53_0[2] 2371 30
set_location ARBITER_INST0/CORELNKMSTR_0/cache_cmb.cache_nx_53_0[3] 2372 30
set_location ARBITER_INST0/CORELNKMSTR_0/cache_cmb.cache_nx_53_0[4] 2367 30
set_location ARBITER_INST0/CORELNKMSTR_0/cache_cmb.cache_nx_53_1[2] 2381 30
set_location ARBITER_INST0/CORELNKMSTR_0/cache_cmb.cache_nx_53_d[2] 2377 30
set_location ARBITER_INST0/CORELNKMSTR_0/cache_cmb.cache_nx_53_s[2] 2382 30
set_location ARBITER_INST0/CORELNKMSTR_0/cache_cmb.cache_nx_63_0[2] 2395 36
set_location ARBITER_INST0/CORELNKMSTR_0/cache_cmb.un44_cache_nx_7 2380 33
set_location ARBITER_INST0/CORELNKMSTR_0/cache_cmb.un44_cache_nx_7_x 2384 33
set_location ARBITER_INST0/CORELNKMSTR_0/cache_cmb.un44_cache_nx_9 2394 24
set_location ARBITER_INST0/CORELNKMSTR_0/cache_cmb.un47_cache_nx[3] 2404 27
set_location ARBITER_INST0/CORELNKMSTR_0/cache_h1[0] 2374 31
set_location ARBITER_INST0/CORELNKMSTR_0/cache_h1[1] 2364 31
set_location ARBITER_INST0/CORELNKMSTR_0/cache_h1[2] 2371 31
set_location ARBITER_INST0/CORELNKMSTR_0/cache_h1[3] 2375 31
set_location ARBITER_INST0/CORELNKMSTR_0/cache_h1[4] 2367 31
set_location ARBITER_INST0/CORELNKMSTR_0/cache_h1_nx_1_sqmuxa 2396 36
set_location ARBITER_INST0/CORELNKMSTR_0/cache_h2[0] 2369 31
set_location ARBITER_INST0/CORELNKMSTR_0/cache_h2[1] 2365 31
set_location ARBITER_INST0/CORELNKMSTR_0/cache_h2[2] 2372 31
set_location ARBITER_INST0/CORELNKMSTR_0/cache_h2[3] 2373 31
set_location ARBITER_INST0/CORELNKMSTR_0/cache_h2[4] 2368 31
set_location ARBITER_INST0/CORELNKMSTR_0/cache_h2_1[2] 2395 37
set_location ARBITER_INST0/CORELNKMSTR_0/cache_h2_1_nx_1_sqmuxa 2398 36
set_location ARBITER_INST0/CORELNKMSTR_0/cache_h2_2[2] 2396 37
set_location ARBITER_INST0/CORELNKMSTR_0/cache_h2_2_nx_1_sqmuxa 2392 36
set_location ARBITER_INST0/CORELNKMSTR_0/cache_h2_nx_1_sqmuxa 2399 36
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx[0] 2387 27
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx[1] 2393 30
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx[3] 2396 30
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx[4] 2378 27
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx[5] 2379 27
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx[6] 2381 27
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx[7] 2388 30
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_0[2] 2399 33
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_0_1_0[2] 2388 36
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_0_sqmuxa 2397 36
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_0_sqmuxa_1 2390 36
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_0_sqmuxa_RNICIBN 2383 30
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_10_d[5] 2380 27
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_10_d_1[5] 2379 24
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_10_d_RNO[5] 2382 24
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_10_d_RNO_0[5] 2377 24
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_10_d_RNO_1[5] 2383 24
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_10_d_RNO_2[5] 2418 27
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_10_d_RNO_3[5] 2415 27
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_11[0] 2383 27
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_11[1] 2400 24
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_11[2] 2386 33
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_11_1[0] 2388 27
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_11_1_RNO[0] 2399 27
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_11_d[5] 2385 21
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_11_d_RNO[5] 2376 21
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_11_d_RNO_0[5] 2386 21
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_11_RNO[1] 2406 24
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_11_RNO_0[1] 2402 24
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_11_sx[2] 2385 33
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_11_sx_RNO[2] 2377 33
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_11_sx_RNO_0[2] 2376 33
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_1[4] 2385 27
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_1[6] 2384 27
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_1[7] 2392 30
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_1_RNO[4] 2377 27
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_1_RNO[6] 2386 27
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_1_RNO[7] 2395 30
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_1_RNO_0[4] 2397 27
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_1_RNO_0[7] 2398 33
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_1_sqmuxa 2393 36
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_1_sqmuxa_1 2391 36
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_2[7] 2394 33
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_4[3] 2410 27
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_4[4] 2376 27
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_4_1[3] 2403 27
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_5[6] 2417 24
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_5[7] 2397 33
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_5_d[6] 2416 24
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_5_d_0[4] 2388 24
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_5_d_0_d[4] 2397 24
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_5_d_1[6] 2423 24
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_5_s[4] 2392 24
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_7[3] 2389 30
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_7[4] 2390 24
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_7[7] 2395 33
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_7_1[4] 2393 24
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_8[1] 2409 24
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_8_1[1] 2403 24
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_9[0] 2387 30
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_9[1] 2384 30
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_9[3] 2366 30
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_9[4] 2374 30
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_9_1[0] 2376 30
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_9_1[1] 2386 24
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_9_1_1[0] 2379 30
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_9_1_1[1] 2407 24
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_9_RNO[4] 2373 30
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_9_sx[3] 2370 30
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_d[1] 2406 27
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_d[3] 2397 30
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_d[5] 2383 21
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_d_1[5] 2377 21
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_d_1_1[5] 2391 24
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_d_d[1] 2402 27
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_d_RNO[3] 2394 30
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_d_RNO_0[3] 2395 27
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_d_RNO_1[3] 2396 27
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_RNO[6] 2391 27
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_RNO[7] 2390 30
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_RNO_0[6] 2390 27
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_RNO_0[7] 2398 30
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_RNO_1[6] 2400 27
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_RNO_2[6] 2409 27
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_sn_m18 2422 30
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_sn_m18_RNIDUD21 2405 27
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_sn_m18_RNO 2419 30
set_location ARBITER_INST0/CORELNKMSTR_0/cache_RNI4LJC[1] 2437 24
set_location ARBITER_INST0/CORELNKMSTR_0/cache_RNI6NJC[2] 2409 30
set_location ARBITER_INST0/CORELNKMSTR_0/cache_RNI8PJC[3] 2402 30
set_location ARBITER_INST0/CORELNKMSTR_0/cache_RNIARJC[4] 2414 27
set_location ARBITER_INST0/CORELNKMSTR_0/cache_RNICTJC[5] 2416 27
set_location ARBITER_INST0/CORELNKMSTR_0/cache_RNIEVJC[6] 2419 27
set_location ARBITER_INST0/CORELNKMSTR_0/cache_RNIG1KC[7] 2417 27
set_location ARBITER_INST0/CORELNKMSTR_0/cache_RNIKAFH[0] 2378 30
set_location ARBITER_INST0/CORELNKMSTR_0/cache_RNO[2] 2391 30
set_location ARBITER_INST0/CORELNKMSTR_0/cache_RNO_0[2] 2388 33
set_location ARBITER_INST0/CORELNKMSTR_0/cache_RNO_1[2] 2399 30
set_location ARBITER_INST0/CORELNKMSTR_0/cache_RNO_2[2] 2378 33
set_location ARBITER_INST0/CORELNKMSTR_0/cache_RNO_3[2] 2398 27
set_location ARBITER_INST0/CORELNKMSTR_0/cache_RNO_4[2] 2379 33
set_location ARBITER_INST0/CORELNKMSTR_0/cache_RNO_5[2] 2381 33
set_location ARBITER_INST0/CORELNKMSTR_0/cache_s[0] 2384 28
set_location ARBITER_INST0/CORELNKMSTR_0/cache_s[1] 2397 31
set_location ARBITER_INST0/CORELNKMSTR_0/cache_s[2] 2392 31
set_location ARBITER_INST0/CORELNKMSTR_0/cache_s[3] 2394 31
set_location ARBITER_INST0/CORELNKMSTR_0/cache_s[4] 2377 28
set_location ARBITER_INST0/CORELNKMSTR_0/cache_s[5] 2382 28
set_location ARBITER_INST0/CORELNKMSTR_0/cache_s[6] 2386 28
set_location ARBITER_INST0/CORELNKMSTR_0/cache_s[7] 2395 31
set_location ARBITER_INST0/CORELNKMSTR_0/cache_s_nx_1_sqmuxa_0_a3 2414 30
set_location ARBITER_INST0/CORELNKMSTR_0/cache_s_nx_1_sqmuxa_0_o2_1_o2 2413 30
set_location ARBITER_INST0/CORELNKMSTR_0/cache_s_nx_1_sqmuxa_0_o2_1_o3 2415 30
set_location ARBITER_INST0/CORELNKMSTR_0/lnkAddr[0] 2433 28
set_location ARBITER_INST0/CORELNKMSTR_0/lnkAddr[1] 2424 28
set_location ARBITER_INST0/CORELNKMSTR_0/lnkAddr[2] 2431 25
set_location ARBITER_INST0/CORELNKMSTR_0/lnkAddr_nx_0_iv_0[1] 2424 27
set_location ARBITER_INST0/CORELNKMSTR_0/lnkAddr_nx_0_iv_0_0[1] 2428 27
set_location ARBITER_INST0/CORELNKMSTR_0/lnkAddr_nx_0_iv_0_a2_1_1[1] 2429 27
set_location ARBITER_INST0/CORELNKMSTR_0/lnkAddr_nx_cnst_i_o3[1] 2416 30
set_location ARBITER_INST0/CORELNKMSTR_0/lnkAddr_nx_cnst_m_0_4[0] 2434 27
set_location ARBITER_INST0/CORELNKMSTR_0/lnkAddr_nx_cnst_m_0_5[0] 2426 27
set_location ARBITER_INST0/CORELNKMSTR_0/lnkAddr_nx_iv[0] 2433 27
set_location ARBITER_INST0/CORELNKMSTR_0/lnkAddr_nx_iv_0[0] 2435 27
set_location ARBITER_INST0/CORELNKMSTR_0/lnkAddr_nx_iv_2[0] 2425 27
set_location ARBITER_INST0/CORELNKMSTR_0/lnkAddr_nx_iv_4[0] 2430 27
set_location ARBITER_INST0/CORELNKMSTR_0/lnkAddr_nx_iv_4_RNO[0] 2431 27
set_location ARBITER_INST0/CORELNKMSTR_0/lnkAddr_nx_iv_5[0] 2432 27
set_location ARBITER_INST0/CORELNKMSTR_0/lnkAddr_RNO[2] 2431 24
set_location ARBITER_INST0/CORELNKMSTR_0/lnkEn 2418 34
set_location ARBITER_INST0/CORELNKMSTR_0/lnkEn_cmb.un1_lnkEn_nx5 2415 33
set_location ARBITER_INST0/CORELNKMSTR_0/lnkfsm[0] 2413 34
set_location ARBITER_INST0/CORELNKMSTR_0/lnkfsm[10] 2433 31
set_location ARBITER_INST0/CORELNKMSTR_0/lnkfsm[11] 2422 28
set_location ARBITER_INST0/CORELNKMSTR_0/lnkfsm[12] 2417 28
set_location ARBITER_INST0/CORELNKMSTR_0/lnkfsm[13] 2415 28
set_location ARBITER_INST0/CORELNKMSTR_0/lnkfsm[14] 2414 28
set_location ARBITER_INST0/CORELNKMSTR_0/lnkfsm[15] 2413 28
set_location ARBITER_INST0/CORELNKMSTR_0/lnkfsm[16] 2423 28
set_location ARBITER_INST0/CORELNKMSTR_0/lnkfsm[17] 2419 28
set_location ARBITER_INST0/CORELNKMSTR_0/lnkfsm[18] 2420 28
set_location ARBITER_INST0/CORELNKMSTR_0/lnkfsm[19] 2418 28
set_location ARBITER_INST0/CORELNKMSTR_0/lnkfsm[1] 2425 31
set_location ARBITER_INST0/CORELNKMSTR_0/lnkfsm[20] 2421 28
set_location ARBITER_INST0/CORELNKMSTR_0/lnkfsm[2] 2416 34
set_location ARBITER_INST0/CORELNKMSTR_0/lnkfsm[3] 2431 28
set_location ARBITER_INST0/CORELNKMSTR_0/lnkfsm[4] 2435 28
set_location ARBITER_INST0/CORELNKMSTR_0/lnkfsm[5] 2434 28
set_location ARBITER_INST0/CORELNKMSTR_0/lnkfsm[6] 2426 28
set_location ARBITER_INST0/CORELNKMSTR_0/lnkfsm[7] 2430 28
set_location ARBITER_INST0/CORELNKMSTR_0/lnkfsm[8] 2425 28
set_location ARBITER_INST0/CORELNKMSTR_0/lnkfsm[9] 2430 31
set_location ARBITER_INST0/CORELNKMSTR_0/lnkfsm_ns[20] 2421 27
set_location ARBITER_INST0/CORELNKMSTR_0/lnkfsm_ns_o3[2] 2420 27
set_location ARBITER_INST0/CORELNKMSTR_0/lnkfsm_RNI79S91[17] 2414 24
set_location ARBITER_INST0/CORELNKMSTR_0/lnkfsm_RNI8GTB[12] 2405 24
set_location ARBITER_INST0/CORELNKMSTR_0/lnkfsm_RNI9HTB[13] 2406 30
set_location ARBITER_INST0/CORELNKMSTR_0/lnkfsm_RNIBJTB[15] 2394 21
set_location ARBITER_INST0/CORELNKMSTR_0/lnkfsm_RNICJ4K1[14] 2410 30
set_location ARBITER_INST0/CORELNKMSTR_0/lnkfsm_RNICKTB[16] 2399 21
set_location ARBITER_INST0/CORELNKMSTR_0/lnkfsm_RNICL7R[12] 2436 24
set_location ARBITER_INST0/CORELNKMSTR_0/lnkfsm_RNID48H[0] 2427 27
set_location ARBITER_INST0/CORELNKMSTR_0/lnkfsm_RNIDLTB[17] 2420 24
set_location ARBITER_INST0/CORELNKMSTR_0/lnkfsm_RNIDTTN[11] 2385 30
set_location ARBITER_INST0/CORELNKMSTR_0/lnkfsm_RNIEMTB[18] 2393 33
set_location ARBITER_INST0/CORELNKMSTR_0/lnkfsm_RNIFO7R[13] 2404 30
set_location ARBITER_INST0/CORELNKMSTR_0/lnkfsm_RNIIR7R[14] 2405 30
set_location ARBITER_INST0/CORELNKMSTR_0/lnkfsm_RNILU7R[15] 2413 27
set_location ARBITER_INST0/CORELNKMSTR_0/lnkfsm_RNIO18R[16] 2423 27
set_location ARBITER_INST0/CORELNKMSTR_0/lnkfsm_RNIR48R[17] 2419 24
set_location ARBITER_INST0/CORELNKMSTR_0/lnkfsm_RNIU78R[18] 2412 27
set_location ARBITER_INST0/CORELNKMSTR_0/lnkfsm_RNO[0] 2413 33
set_location ARBITER_INST0/CORELNKMSTR_0/lnkfsm_RNO[11] 2422 27
set_location ARBITER_INST0/CORELNKMSTR_0/lnkfsm_RNO[1] 2425 30
set_location ARBITER_INST0/CORELNKMSTR_0/lnkWdata[0] 2444 25
set_location ARBITER_INST0/CORELNKMSTR_0/lnkWdata[1] 2445 25
set_location ARBITER_INST0/CORELNKMSTR_0/lnkWdata[2] 2438 25
set_location ARBITER_INST0/CORELNKMSTR_0/lnkWdata[3] 2442 25
set_location ARBITER_INST0/CORELNKMSTR_0/lnkWdata_nx_0_iv_i_a2[3] 2434 30
set_location ARBITER_INST0/CORELNKMSTR_0/lnkWdata_nx_0_iv_i_a2_0[3] 2433 30
set_location ARBITER_INST0/CORELNKMSTR_0/lnkWdata_nx_0_iv_i_a2_0_0[3] 2428 30
set_location ARBITER_INST0/CORELNKMSTR_0/lnkWdata_nx_0_iv_i_a2_1_0[3] 2432 30
set_location ARBITER_INST0/CORELNKMSTR_0/lnkWdata_nx_0_iv_i_a2_3_0[3] 2430 30
set_location ARBITER_INST0/CORELNKMSTR_0/lnkWdata_nx_0_iv_i_a2_5_0[3] 2435 30
set_location ARBITER_INST0/CORELNKMSTR_0/lnkWdata_RNO[0] 2444 24
set_location ARBITER_INST0/CORELNKMSTR_0/lnkWdata_RNO[1] 2445 24
set_location ARBITER_INST0/CORELNKMSTR_0/lnkWdata_RNO[2] 2438 24
set_location ARBITER_INST0/CORELNKMSTR_0/lnkWdata_RNO[3] 2442 24
set_location ARBITER_INST0/CORELNKMSTR_0/ofst[2] 2439 28
set_location ARBITER_INST0/CORELNKMSTR_0/ofst[3] 2458 28
set_location ARBITER_INST0/CORELNKMSTR_0/ofst[4] 2455 28
set_location ARBITER_INST0/CORELNKMSTR_0/ofst[5] 2440 28
set_location ARBITER_INST0/CORELNKMSTR_0/ofst[6] 2445 28
set_location ARBITER_INST0/CORELNKMSTR_0/ofst[7] 2443 28
set_location ARBITER_INST0/CORELNKMSTR_0/ofst[8] 2454 28
set_location ARBITER_INST0/CORELNKMSTR_0/page 2430 25
set_location ARBITER_INST0/CORELNKMSTR_0/rqDone 2417 34
set_location ARBITER_INST0/CORELNKMSTR_0/rqDone_cmb.rqDone_nx4_0_a3 2417 33
set_location ARBITER_INST0/CORELNKMSTR_0/rqDone_cmb.rqDone_nx4_0_a3_1 2417 30
set_location ARBITER_INST0/CORELNKMSTR_0/rqRdata 2424 31
set_location ARBITER_INST0/CORELNKMSTR_0/rqRdata_cmb.cache_dec_0 2389 24
set_location ARBITER_INST0/CORELNKMSTR_0/rqRdata_cmb.cache_dec_1 2378 24
set_location ARBITER_INST0/CORELNKMSTR_0/rqRdata_cmb.cache_dec_1_RNI1VQV1 2384 24
set_location ARBITER_INST0/CORELNKMSTR_0/rqRdata_cmb.cache_dec_2 2396 24
set_location ARBITER_INST0/CORELNKMSTR_0/rqRdata_cmb.cache_dec_2_RNI9RV92 2394 27
set_location ARBITER_INST0/CORELNKMSTR_0/rqRdata_cmb.cache_dec_4 2393 27
set_location ARBITER_INST0/CORELNKMSTR_0/rqRdata_cmb.cache_dec_5 2381 24
set_location ARBITER_INST0/CORELNKMSTR_0/rqRdata_cmb.cache_dec_5_RNICRV92 2380 24
set_location ARBITER_INST0/CORELNKMSTR_0/rqRdata_cmb.rqRdata_nx5_0_a3 2423 30
set_location ARBITER_INST0/CORELNKMSTR_0/rqRdata_cmb.rqRdata_nx_2_7_i_m2 2424 30
set_location ARBITER_INST0/CORELNKMSTR_0/rqRdata_cmb.rqRdata_nx_2_7_i_m2_0 2429 30
set_location ARBITER_INST0/CORELNKMSTR_0/rqRdata_cmb.rqRdata_nx_2_7_i_m2_0_6 2426 30
set_location ARBITER_INST0/CORELNKMSTR_0/rqRdata_cmb.rqRdata_nx_2_7_i_m2_1 2427 30
set_location ARBITER_INST0/CORELNKMSTR_0/rqRdata_cmb.rqRdata_nx_2_7_i_m2_1_6 2431 30
set_location ARBITER_INST0/CORELNKMSTR_0/RQ_LANE_SYNC[0] 2429 34
set_location ARBITER_INST0/CORELNKMSTR_0/RQ_LANE_SYNC[1] 2394 37
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m100 2441 36
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m100_1_0 2442 36
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m100_2 2438 36
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m102 2436 36
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m102_1_2 2444 36
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m108 2438 33
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m108_1 2440 33
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m112 2436 33
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m112_1 2439 33
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m114 2432 33
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m117 2422 36
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m119 2416 36
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m120 2419 36
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m122 2453 36
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m124 2430 33
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m124_1 2415 36
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m125 2424 42
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m128 2431 42
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m129 2432 42
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m130 2434 42
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m132_e 2430 42
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m133 2433 42
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m135 2428 33
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m137 2404 36
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m140 2409 36
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m140_1 2408 36
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m141 2410 36
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m143 2427 42
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m146 2435 42
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m148 2431 33
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m15 2435 36
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m153 2413 36
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m155 2412 36
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m155_1_0 2414 36
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m155_1_0_1 2420 36
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m155_1_1 2421 36
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m156 2418 36
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m157 2423 36
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m158 2417 36
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m160 2426 42
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m161 2429 42
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m162 2428 42
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m164 2435 33
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m18 2443 33
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m18_1_0 2446 33
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m18_1_0_1 2442 33
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m18_1_1 2437 33
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m18_1_1_1 2445 33
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m19 2431 36
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m20 2425 36
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m22 2430 36
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m24_1_0 2424 36
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m24_1_1 2426 36
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m26 2432 36
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m28 2427 36
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m30_1_0 2433 36
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m30_1_1 2429 36
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m31 2428 36
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m31_1 2434 36
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m32 2427 33
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m34 2459 36
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m37 2452 36
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m38 2451 36
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m41 2424 33
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m43 2434 33
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m45 2449 36
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m46 2404 33
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m48 2410 33
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m49 2411 33
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m51 2403 33
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m51_1_2 2401 33
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m55 2405 33
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m55_1 2406 33
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m6 2455 36
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m61 2400 33
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m61_1_0 2402 33
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m61_1_1 2407 33
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m62 2401 36
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m67 2403 36
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m67_1_0 2405 36
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m67_1_1 2400 36
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m69 2409 33
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m69_1_2 2408 33
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m76 2444 33
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m76_1_0 2441 33
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m76_1_1 2447 33
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m79 2425 33
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m81 2426 33
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m82 2443 36
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m83 2456 36
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m85 2439 36
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m86 2446 36
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m87 2458 36
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m90 2448 36
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m90_1_0 2450 36
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m90_2 2454 36
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m90_3 2457 36
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m94 2447 36
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m94_1 2445 36
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m95 2440 36
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m98 2437 36
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_dreg[0] 2434 34
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_dreg[1] 2426 34
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_dreg[2] 2432 34
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_dreg[3] 2428 34
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_dreg[4] 2431 34
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_dreg[5] 2435 34
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_dreg_RNI0FOM[1] 2382 27
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_dreg_RNI60TJ[5] 2433 33
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_dreg_RNIJQ3G[0] 2411 27
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_dreg_RNIJQ3G_0[0] 2407 27
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_dreg_RNIL7S71[3] 2420 30
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_dreg_RNITMJC[3] 2421 30
set_location ARBITER_INST0/CORELNKMSTR_0/sqfsm[0] 2412 34
set_location ARBITER_INST0/CORELNKMSTR_0/sqfsm[1] 2420 34
set_location ARBITER_INST0/CORELNKMSTR_0/sqfsm[2] 2423 34
set_location ARBITER_INST0/CORELNKMSTR_0/sqfsm[3] 2415 34
set_location ARBITER_INST0/CORELNKMSTR_0/sqfsm[4] 2422 34
set_location ARBITER_INST0/CORELNKMSTR_0/sqfsm[5] 2414 34
set_location ARBITER_INST0/CORELNKMSTR_0/sqfsm_ns[0] 2412 33
set_location ARBITER_INST0/CORELNKMSTR_0/sqfsm_ns[4] 2422 33
set_location ARBITER_INST0/CORELNKMSTR_0/sqfsm_ns_a2_1[5] 2421 33
set_location ARBITER_INST0/CORELNKMSTR_0/sqfsm_ns_a3[1] 2420 33
set_location ARBITER_INST0/CORELNKMSTR_0/sqfsm_ns_a3[4] 2418 33
set_location ARBITER_INST0/CORELNKMSTR_0/sqfsm_ns_o3[5] 2414 33
set_location ARBITER_INST0/CORELNKMSTR_0/sqfsm_RNIC66R[1] 2423 33
set_location ARBITER_INST0/CORELNKMSTR_0/sqPtr[0] 2412 43
set_location ARBITER_INST0/CORELNKMSTR_0/sqPtr[1] 2419 43
set_location ARBITER_INST0/CORELNKMSTR_0/sqPtr[2] 2415 43
set_location ARBITER_INST0/CORELNKMSTR_0/sqPtr[3] 2422 43
set_location ARBITER_INST0/CORELNKMSTR_0/sqPtr[4] 2423 43
set_location ARBITER_INST0/CORELNKMSTR_0/sqPtr[5] 2417 43
set_location ARBITER_INST0/CORELNKMSTR_0/sqPtr[6] 2414 43
set_location ARBITER_INST0/CORELNKMSTR_0/sqPtr[7] 2418 43
set_location ARBITER_INST0/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m1 2405 42
set_location ARBITER_INST0/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m13 2405 45
set_location ARBITER_INST0/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m13_1 2409 45
set_location ARBITER_INST0/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m14 2403 45
set_location ARBITER_INST0/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m16 2402 45
set_location ARBITER_INST0/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m19 2410 45
set_location ARBITER_INST0/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m19_e 2400 45
set_location ARBITER_INST0/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m20 2411 45
set_location ARBITER_INST0/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m22 2401 45
set_location ARBITER_INST0/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m24 2413 45
set_location ARBITER_INST0/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m25 2423 45
set_location ARBITER_INST0/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m26 2412 45
set_location ARBITER_INST0/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m28 2422 45
set_location ARBITER_INST0/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m3 2410 42
set_location ARBITER_INST0/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m30 2408 45
set_location ARBITER_INST0/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m31 2409 42
set_location ARBITER_INST0/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m33 2411 42
set_location ARBITER_INST0/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m35 2416 45
set_location ARBITER_INST0/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m36 2421 45
set_location ARBITER_INST0/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m38_e 2403 42
set_location ARBITER_INST0/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m39 2407 42
set_location ARBITER_INST0/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m40 2408 42
set_location ARBITER_INST0/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m41 2400 42
set_location ARBITER_INST0/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m43 2402 42
set_location ARBITER_INST0/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m45 2419 45
set_location ARBITER_INST0/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m47_0 2415 45
set_location ARBITER_INST0/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m48 2418 45
set_location ARBITER_INST0/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m6 2406 42
set_location ARBITER_INST0/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m8 2404 42
set_location ARBITER_INST0/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m9 2414 45
set_location ARBITER_INST0/CORELNKMSTR_0/sqPtr_cmb.un1_sqfsm_nx_0_sqmuxa_0 2416 33
set_location ARBITER_INST0/CORELNKMSTR_0/sqPtr_nx[0] 2412 42
set_location ARBITER_INST0/CORELNKMSTR_0/sqPtr_nx[1] 2419 42
set_location ARBITER_INST0/CORELNKMSTR_0/sqPtr_nx[2] 2415 42
set_location ARBITER_INST0/CORELNKMSTR_0/sqPtr_nx[3] 2422 42
set_location ARBITER_INST0/CORELNKMSTR_0/sqPtr_nx[4] 2423 42
set_location ARBITER_INST0/CORELNKMSTR_0/sqPtr_nx[5] 2417 42
set_location ARBITER_INST0/CORELNKMSTR_0/sqPtr_nx[6] 2414 42
set_location ARBITER_INST0/CORELNKMSTR_0/sqPtr_nx[7] 2418 42
set_location ARBITER_INST0/CORELNKMSTR_0/tgt[0] 2436 28
set_location ARBITER_INST0/CORELNKMSTR_0/tgt[1] 2424 25
set_location ARBITER_INST0/CORELNKMSTR_0/tgt[2] 2437 28
set_location ARBITER_INST0/CORELNKMSTR_0/tgt[3] 2438 28
set_location ARBITER_INST0/CORELNKMSTR_0/tgt[4] 2442 28
set_location ARBITER_INST0/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m11 2434 24
set_location ARBITER_INST0/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m15 2429 24
set_location ARBITER_INST0/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m16 2432 24
set_location ARBITER_INST0/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m2 2428 24
set_location ARBITER_INST0/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m20 2446 24
set_location ARBITER_INST0/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m21 2447 24
set_location ARBITER_INST0/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m23 2443 24
set_location ARBITER_INST0/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m24 2441 24
set_location ARBITER_INST0/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m25 2459 27
set_location ARBITER_INST0/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m27 2435 24
set_location ARBITER_INST0/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m28 2433 24
set_location ARBITER_INST0/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m31 2452 27
set_location ARBITER_INST0/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m33 2453 27
set_location ARBITER_INST0/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m37 2450 27
set_location ARBITER_INST0/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m38 2454 27
set_location ARBITER_INST0/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m39 2424 24
set_location ARBITER_INST0/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m41 2425 24
set_location ARBITER_INST0/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m43 2441 27
set_location ARBITER_INST0/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m44 2437 27
set_location ARBITER_INST0/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m46 2443 27
set_location ARBITER_INST0/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m47 2442 27
set_location ARBITER_INST0/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m48 2445 27
set_location ARBITER_INST0/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m49 2436 27
set_location ARBITER_INST0/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m5 2427 24
set_location ARBITER_INST0/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m50 2438 27
set_location ARBITER_INST0/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m51 2446 27
set_location ARBITER_INST0/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m52 2444 27
set_location ARBITER_INST0/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m54 2440 27
set_location ARBITER_INST0/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m55 2456 27
set_location ARBITER_INST0/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m57 2448 27
set_location ARBITER_INST0/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m59 2455 27
set_location ARBITER_INST0/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m59_1_2 2457 27
set_location ARBITER_INST0/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m62 2449 27
set_location ARBITER_INST0/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m63 2451 27
set_location ARBITER_INST0/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m64 2458 27
set_location ARBITER_INST0/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m65 2439 24
set_location ARBITER_INST0/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m68 2439 27
set_location ARBITER_INST0/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m68_1_2 2440 24
set_location ARBITER_INST0/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m8 2426 24
set_location ARBITER_INST0/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.tgt_bit_sel_i[0] 2430 24
set_location ARBITER_INST0/CORELNKMSTR_0/un115_cache_nx[5] 2387 24
set_location ARBITER_INST0/CORELNKMSTR_0/un115_cache_nx[6] 2422 24
set_location ARBITER_INST0/CORELNKMSTR_0/un1_cache_nx430_0_0_o3 2429 33
set_location ARBITER_INST0/CORELNKMSTR_0/un1_cache_nx430_0_a2_i 2419 33
set_location ARBITER_INST0/CORELNKMSTR_0/un98_cache_nx[5] 2376 24
set_location ARBITER_INST0/CORELNKMSTR_0/un98_cache_nx[6] 2418 24
set_location MICROCHIP_AUTO_INST_RXONLY_QUADPLL_GPSS1_I 2466 101
set_location MICROCHIP_AUTO_INST_RXONLY_QUADPLL_GPSS3_I 2466 20
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB10 586 148
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB11 1744 148
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB12 586 121
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB13 1744 121
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB14 1748 122
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB15 586 94
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB16 1744 94
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB17 1747 94
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB18 586 67
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB19 1744 67
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB2 586 259
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB20 586 40
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB21 1744 40
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB3 1744 259
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB4 586 232
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB5 1744 232
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB6 1744 205
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB7 580 178
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB8 586 178
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB9 1744 178
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB0 582 367
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB1 1741 367
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB10 1747 313
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB11 576 286
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB12 582 286
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB13 1741 286
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB14 1747 286
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB15 576 259
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB16 582 259
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB17 1741 259
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB18 1747 259
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB19 576 232
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB2 1747 367
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB20 582 232
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB21 1741 232
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB22 1747 232
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB23 576 205
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB24 582 205
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB25 1741 205
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB26 1747 205
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB27 576 178
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB28 582 178
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB29 1741 178
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB3 576 340
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB30 1747 178
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB31 576 148
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB32 582 148
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB33 1741 148
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB34 1747 148
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB35 576 121
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB36 582 121
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB37 1741 121
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB38 1750 120
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB39 576 94
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB4 582 340
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB40 582 94
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB41 1741 94
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB42 1751 95
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB43 576 67
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB44 582 67
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB45 1741 67
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB46 1747 67
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB47 576 40
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB48 582 40
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB49 1741 40
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB5 1741 340
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB50 1751 41
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB51 576 13
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB52 582 13
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB53 1741 13
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB54 1747 13
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB6 1747 340
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB7 576 313
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB8 582 313
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB9 1741 313
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB0 587 148
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB1 587 121
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB2 587 94
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB3 587 67
set_location Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0/U0_RGB1_RGB0 1747 95
set_location Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0/U0_RGB1_RGB1 1747 68
set_location Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0/U0_RGB1_RGB2 1747 41
set_location Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0/U0_RGB1_RGB3 1747 14
set_location Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4/U0_RGB1_RGB0 1749 120
set_location Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4/U0_RGB1_RGB1 1749 93
set_location Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4/U0_RGB1_RGB2 1749 66
set_location Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4/U0_RGB1_RGB3 1749 39
set_location Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4/U0_RGB1_RGB4 1749 12
set_location Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT/U0_RGB1_RGB0 580 14
set_location Clock_Reset_0/Synchronizer_0/Chain_RNI23CB[1]/U0_RGB1_RGB0 585 147
set_location Clock_Reset_0/Synchronizer_0/Chain_RNI23CB[1]/U0_RGB1_RGB1 585 120
set_location Clock_Reset_0/Synchronizer_0/Chain_RNI23CB[1]/U0_RGB1_RGB2 585 93
set_location Clock_Reset_0/Synchronizer_0/Chain_RNI23CB[1]/U0_RGB1_RGB3 585 66
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0_RX_rclkint/U0_RGB0 1750 13
set_location I_1/U0_RGB1_RGB0 583 95
set_location USB_3_Protocol_0/Synchronizer_0/Chain_inferred_clock_RNIQM6D[1]/U0_RGB1_RGB0 583 94
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_GB0 1175 163
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_GB0 1168 163
set_location Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_0 984 83
set_location Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_1 996 83
set_location Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_2 1008 83
set_location Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_0 1008 89
set_location Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_1 1020 89
set_location Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_2 1032 89
set_location Controler_0/ADI_SPI_0/un1_counter_s_1_1319_CC_0 1104 80
set_location Controler_0/ADI_SPI_1/addr_counter_RNIDALO9[31]_CC_0 1152 80
set_location Controler_0/ADI_SPI_1/addr_counter_RNIDALO9[31]_CC_1 1164 80
set_location Controler_0/ADI_SPI_1/addr_counter_RNIDALO9[31]_CC_2 1176 80
set_location Controler_0/ADI_SPI_1/state_reg_RNIT42K4[1]_CC_0 1128 83
set_location Controler_0/ADI_SPI_1/state_reg_RNIT42K4[1]_CC_1 1140 83
set_location Controler_0/ADI_SPI_1/state_reg_RNIT42K4[1]_CC_2 1152 83
set_location Controler_0/ADI_SPI_1/un1_counter_s_1_1320_CC_0 1116 80
set_location Controler_0/Command_Decoder_0/counter_s_1314_CC_0 1008 101
set_location Controler_0/Command_Decoder_0/counter_s_1314_CC_1 1020 101
set_location Controler_0/Command_Decoder_0/counter_s_1314_CC_2 1032 101
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI7RFD_CC_0 996 89
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIHTD72[8]_CC_0 1032 98
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 1020 98
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNIAEA71_CC_0 1056 110
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy_CC_0 1152 110
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIBAVJ3[8]_CC_0 1128 107
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER_cry_cy[0]_CC_0 1047 83
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER_cry_cy[0]_CC_1 1056 83
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER_cry_cy[0]_CC_0 1083 83
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER_cry_cy[0]_CC_1 1092 83
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE_s_1315_CC_0 1071 101
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE_s_1315_CC_1 1080 101
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE_s_1316_CC_0 1062 107
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE_s_1316_CC_1 1068 107
set_location Controler_0/Reset_Controler_0/un16_set_pulse_ext_cry_0_CC_0 1095 101
set_location Controler_0/Reset_Controler_0/un16_set_pulse_ext_cry_0_CC_1 1104 101
set_location Controler_0/Reset_Controler_0/un16_set_pulse_int_cry_0_CC_0 1080 107
set_location Controler_0/Reset_Controler_0/un16_set_pulse_int_cry_0_CC_1 1092 107
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_s_1318_CC_0 1164 89
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_s_1317_CC_0 1140 92
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer_s_1146_CC_0 1214 182
set_location Data_Block_0/Communication_Builder_0/Frame_Counter_s_1148_CC_0 1128 161
set_location Data_Block_0/Communication_Builder_0/fsm_timer_s_1153_CC_0 1224 161
set_location Data_Block_0/Communication_Builder_0/Packet_Counter_s_1147_CC_0 1164 173
set_location Data_Block_0/Communication_Builder_0/Packet_Counter_s_1147_CC_1 1176 173
set_location Data_Block_0/Communication_Builder_0/state_reg_RNIGT3C[10]_CC_0 1271 194
set_location Data_Block_0/Communication_Builder_0/state_reg_RNIGT3C[10]_CC_1 1272 194
set_location Data_Block_0/Communication_Builder_0/state_reg_RNIGT3C[10]_CC_2 1284 194
set_location Data_Block_0/Communication_Builder_0/state_reg_RNIGT3C_0[10]_CC_0 1248 182
set_location Data_Block_0/Communication_Builder_0/state_reg_RNIGT3C_0[10]_CC_1 1260 182
set_location Data_Block_0/Communication_Builder_0/un11_sample_ram_addr_gen_enable_cry_0_CC_0 1227 182
set_location Data_Block_0/Communication_Builder_0/un11_sample_ram_addr_gen_enable_cry_0_CC_1 1236 182
set_location Data_Block_0/Communication_Builder_0/un1_state_reg_3_0_I_1_CC_0 1200 167
set_location Data_Block_0/Communication_Builder_0/un9_sample_ram_addr_gen_enable_cry_0_CC_0 1224 185
set_location Data_Block_0/Communication_Builder_0/un9_sample_ram_addr_gen_enable_cry_0_CC_1 1236 185
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI0069_CC_0 2362 101
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI0069_CC_1 2364 101
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.full_r_RNI99EL_CC_0 2419 98
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.full_r_RNI99EL_CC_1 2424 98
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memraddr_r_cry_cy[0]_CC_0 2389 92
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_cry_cy[0]_CC_0 2406 89
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_cry_cy[0]_CC_1 2412 89
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.rptr_s_1144_CC_0 2364 98
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.wptr_s_1145_CC_0 2409 101
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.wptr_s_1145_CC_1 2412 101
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/wdiff_bus_5_cry_0_CC_0 2405 98
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/wdiff_bus_5_cry_0_CC_1 2412 98
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter_s_1150_CC_0 1218 176
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter_s_1150_CC_1 1224 176
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter_s_1150_CC_2 1236 176
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_s_1149_CC_0 1260 176
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter_s_1152_CC_0 1239 173
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter_s_1152_CC_1 1248 173
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned_s_1151_CC_0 1263 200
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned_s_1151_CC_1 1272 200
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIKP2J_0_CC_0 1286 116
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIKP2J_0_CC_1 1296 116
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIKP2J_CC_0 1311 116
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIKP2J_CC_1 1320 116
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 1344 119
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1 1356 119
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 1308 119
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1 1320 119
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 1284 119
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 1296 119
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI3AOI_0_CC_0 1584 116
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI3AOI_0_CC_1 1596 116
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI3AOI_CC_0 1611 116
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI3AOI_CC_1 1620 116
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 1777 101
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1 1788 101
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 1635 119
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1 1644 119
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 1587 119
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 1596 119
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI49RE_0_CC_0 1490 143
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI49RE_0_CC_1 1500 143
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI49RE_CC_0 1517 143
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI49RE_CC_1 1524 143
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 2010 125
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1 2016 125
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 2013 128
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1 2016 128
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 1489 146
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 1500 146
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI58UA_0_CC_0 1608 155
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI58UA_0_CC_1 1620 155
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI58UA_CC_0 1633 155
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI58UA_CC_1 1644 155
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 1974 152
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1 1980 152
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 1926 152
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1 1932 152
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 1613 152
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 1620 152
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_0 1797 101
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_1 1800 101
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_0 1812 101
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_1 1824 101
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_0 1812 125
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_1 1824 125
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_0 1812 128
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_1 1824 128
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIL6JC_0_CC_0 1452 146
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIL6JC_0_CC_1 1464 146
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIL6JC_CC_0 1421 152
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIL6JC_CC_1 1428 152
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 1406 146
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1 1416 146
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 1473 152
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1 1476 152
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 1456 143
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 1464 143
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI4P3A_0_CC_0 1320 146
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI4P3A_0_CC_1 1332 146
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI4P3A_CC_0 1335 137
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI4P3A_CC_1 1344 137
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 1317 137
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1 1320 137
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 1296 143
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1 1308 143
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 1322 143
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 1332 143
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI5O6M_0_CC_0 1290 155
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI5O6M_0_CC_1 1296 155
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI5O6M_CC_0 1554 146
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI5O6M_CC_1 1560 146
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 1701 125
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1 1704 125
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 1674 128
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1 1680 128
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 1311 155
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 1320 155
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI6N9I_0_CC_0 1523 176
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI6N9I_0_CC_1 1524 176
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI6N9I_0_CC_2 1536 176
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI6N9I_CC_0 1553 176
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI6N9I_CC_1 1560 176
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 1535 182
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1 1536 182
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_2 1548 182
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 1562 182
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1 1572 182
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 1526 173
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 1536 173
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_0 1476 128
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_1 1488 128
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_0 1248 119
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_1 1260 119
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_0 1608 125
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_1 1620 125
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_0 1488 116
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_1 1500 116
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_0/fsm_st_RNIV2P6[1]_CC_0 2376 92
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_1/fsm_st_RNI1NJP[1]_CC_0 2448 110
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_2/fsm_st_RNI3BEC[1]_CC_0 2448 107
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_3/fsm_st_RNI5V8V[1]_CC_0 2412 116
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELNKTMR/cnt_nx_s_1_30_CC_0 2436 116
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh_nxt_cry_0_0_CC_0 2424 92
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/un1_count_cry_0_cy_CC_0 2448 92
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/rot_sh_nxt_cry_0_0_CC_0 2436 125
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/un1_count_cry_0_cy_CC_0 2424 128
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrot_sh_ctr/rot_sh_nxt_cry_0_0_CC_0 2448 116
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xsample_counter/Xbin_counter/un1_count_cry_0_cy_CC_0 2424 119
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrot_sh_ctr/rot_sh_nxt_cry_0_0_CC_0 2436 137
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xsample_counter/Xbin_counter/un1_count_cry_0_cy_CC_0 2424 143
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_0/fsm_st_RNI2NPF[1]_CC_0 2400 80
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_1/fsm_st_RNI4BK21[1]_CC_0 2448 80
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh_nxt_cry_0_0_CC_0 2412 20
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/un1_count_cry_0_cy_CC_0 2400 20
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/rot_sh_nxt_cry_0_0_CC_0 2448 47
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/un1_count_cry_0_cy_CC_0 2436 53
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_4_cry_2_CC_0 1800 125
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_4_cry_3_CC_0 1800 128
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_4_cry_2_CC_0 1476 125
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_4_cry_3_CC_0 1248 116
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_4_cry_2_CC_0 1599 125
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_4_cry_3_CC_0 1479 116
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0_CC_0 1175 152
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0_CC_1 1176 152
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0_CC_2 1188 152
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_CC_0 1203 155
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_CC_1 1212 155
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 1082 146
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1 1092 146
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_cy_CC_0 1094 152
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_cy_CC_1 1104 152
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 1178 155
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 1188 155
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_0 1187 107
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_1 1188 107
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_2 1200 107
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_3 1212 107
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_0 1248 101
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_1 1260 101
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_2 1272 101
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_0 1248 98
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_1 1260 98
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_2 1272 98
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNIQ40R1_CC_0 1215 98
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNIQ40R1_CC_1 1224 98
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNIQ40R1_CC_2 1236 98
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_0 1176 101
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_1 1188 101
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_2 1200 101
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0_CC_0 1236 107
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0_CC_1 1248 107
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_0_CC_0 1263 107
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_0_CC_1 1272 107
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIVVAA_CC_0 792 92
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIMC6S_CC_0 817 98
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIMC6S_CC_1 828 98
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIIV34_CC_0 816 89
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI5G3K1[8]_CC_0 864 101
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0 840 92
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_686_CC_0 816 101
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0 795 98
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_1 804 98
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0 804 89
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI8M7M_CC_0 888 119
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI0URL_CC_0 863 119
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI0URL_CC_1 864 119
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIJ56I_CC_0 912 116
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIHCKT2[8]_CC_0 840 125
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI3GAU[8]_CC_0 888 125
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_687_CC_0 864 116
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0 876 119
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0 924 116
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIF5V3_0_CC_0 1020 119
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIF5V3_CC_0 996 116
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 1008 119
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 984 116
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 1008 116
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIBQ9G_CC_0 840 107
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIBQ9G_CC_1 852 107
set_location UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_0 768 128
set_location UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_1 780 128
set_location UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_2 792 128
set_location UART_Protocol_0/UART_RX_Protocol_0/counter_s_685_CC_0 815 83
set_location UART_Protocol_0/UART_RX_Protocol_0/counter_s_685_CC_1 816 83
set_location UART_Protocol_0/UART_RX_Protocol_0/counter_s_685_CC_2 828 83
set_location UART_Protocol_0/UART_RX_Protocol_0/counter_s_685_CC_3 840 83
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI1VGG_CC_0 972 83
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIPRN01_CC_0 936 83
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIL74B_CC_0 948 80
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIF6MT3[8]_CC_0 1008 92
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0 984 98
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_683_CC_0 924 83
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0 960 83
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0 960 80
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIACDI_CC_0 1032 146
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI3M3V_CC_0 1033 155
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI3M3V_CC_1 1044 155
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNILMV7_CC_0 1056 152
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIR08C[8]_CC_0 1044 143
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNID4UC3[8]_CC_0 1020 143
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_684_CC_0 1020 155
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0 1020 146
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0 1044 152
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIH49I_0_CC_0 1056 137
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIH49I_CC_0 1056 134
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 1032 125
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 1020 125
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 1044 137
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIF8E71_CC_0 936 146
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIF8E71_CC_1 948 146
set_location UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_0 435 143
set_location UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_1 444 143
set_location UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_2 456 143
set_location UART_Protocol_1/UART_RX_Protocol_0/counter_s_682_CC_0 861 137
set_location UART_Protocol_1/UART_RX_Protocol_0/counter_s_682_CC_1 864 137
set_location UART_Protocol_1/UART_RX_Protocol_0/counter_s_682_CC_2 876 137
set_location UART_Protocol_1/UART_RX_Protocol_0/counter_s_682_CC_3 888 137
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIAP4E_CC_0 770 89
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIAP4E_CC_1 780 89
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.full_r_RNI1P0N_CC_0 732 89
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIRLPL3[8]_CC_0 768 92
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIDPFM1[8]_CC_0 744 98
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_s_681_CC_0 744 89
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wdiff_bus_cry_0_CC_0 729 92
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wdiff_bus_cry_0_CC_1 732 92
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r_RNICP9Q_CC_0 924 110
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.full_r_RNI7M3G_CC_0 948 110
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIFUB94[8]_CC_0 948 116
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI122A2[8]_CC_0 948 119
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_s_680_CC_0 936 110
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wdiff_bus_cry_0_CC_0 948 107
