[{"DBLP title": "CoNFV: A Heterogeneous Platform for Scalable Network Function Virtualization.", "DBLP authors": ["Xuzhi Zhang", "Xiaozhe Shao", "George Provelengios", "Naveen Kumar Dumpala", "Lixin Gao", "Russell Tessier"], "year": 2020, "doi": "https://doi.org/10.1145/3409113", "OA papers": [{"PaperId": "https://openalex.org/W3060398970", "PaperTitle": "CoNFV", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Massachusetts Amherst": 6.0}, "Authors": ["Xuzhi Zhang", "Xiaozhe Shao", "George Provelengios", "Naveen Kumar Dumpala", "Lixin Gao", "Russell Tessier"]}]}, {"DBLP title": "An OpenGL Compliant Hardware Implementation of a Graphic Processing Unit Using Field Programmable Gate Array-System on Chip Technology.", "DBLP authors": ["Alexander E. Beasley", "Christopher T. Clarke", "Robert J. Watson"], "year": 2020, "doi": "https://doi.org/10.1145/3410357", "OA papers": [{"PaperId": "https://openalex.org/W3082314516", "PaperTitle": "An OpenGL Compliant Hardware Implementation of a Graphic Processing Unit Using Field Programmable Gate Array\u2013System on Chip Technology", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Bath": 3.0}, "Authors": ["Alexander E. Beasley", "Christopher Clarke", "Robert A. Watson"]}]}, {"DBLP title": "PipeArch: Generic and Context-Switch Capable Data Processing on FPGAs.", "DBLP authors": ["Kaan Kara", "Gustavo Alonso"], "year": 2020, "doi": "https://doi.org/10.1145/3418465", "OA papers": [{"PaperId": "https://openalex.org/W3097469347", "PaperTitle": "PipeArch", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"ETH Zurich": 2.0}, "Authors": ["Kaan Kara", "Gustavo Alonso"]}]}, {"DBLP title": "Parallel Unary Computing Based on Function Derivatives.", "DBLP authors": ["Soheil Mohajer", "Zhiheng Wang", "Kia Bazargan", "Yuyang Li"], "year": 2020, "doi": "https://doi.org/10.1145/3418464", "OA papers": [{"PaperId": "https://openalex.org/W3097425375", "PaperTitle": "Parallel Unary Computing Based on Function Derivatives", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Minnesota": 4.0}, "Authors": ["Soheil Mohajer", "Zhiheng Wang", "Kia Bazargan", "Yuyang Li"]}]}, {"DBLP title": "Large-scale Cellular Automata on FPGAs: A New Generic Architecture and a Framework.", "DBLP authors": ["Nikolaos Kyparissas", "Apostolos Dollas"], "year": 2020, "doi": "https://doi.org/10.1145/3423185", "OA papers": [{"PaperId": "https://openalex.org/W3113031744", "PaperTitle": "Large-scale Cellular Automata on FPGAs", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Technical University of Crete": 2.0}, "Authors": ["Nikolaos Kyparissas", "Apostolos Dollas"]}]}, {"DBLP title": "DSL-Based Hardware Generation with Scala: Example Fast Fourier Transforms and Sorting Networks.", "DBLP authors": ["Fran\u00e7ois Serre", "Markus P\u00fcschel"], "year": 2020, "doi": "https://doi.org/10.1145/3359754", "OA papers": [{"PaperId": "https://openalex.org/W2995522819", "PaperTitle": "DSL-Based Hardware Generation with Scala", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"ETH Zurich": 2.0}, "Authors": ["Fran\u00e7ois Serre", "Markus P\u00fcschel"]}]}, {"DBLP title": "RAiSD-X: A Fast and Accurate FPGA System for the Detection of Positive Selection in Thousands of Genomes.", "DBLP authors": ["Nikolaos Alachiotis", "Charalampos Vatsolakis", "Grigorios Chrysos", "Dionisios N. Pnevmatikatos"], "year": 2020, "doi": "https://doi.org/10.1145/3364225", "OA papers": [{"PaperId": "https://openalex.org/W2994915271", "PaperTitle": "RAiSD-X", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Technical University of Crete": 4.0}, "Authors": ["Nikolaos Alachiotis", "Charalampos Vatsolakis", "Grigorios Chrysos", "Dionisios Pnevmatikatos"]}]}, {"DBLP title": "Feel Free to Interrupt: Safe Task Stopping to Enable FPGA Checkpointing and Context Switching.", "DBLP authors": ["Sameh Attia", "Vaughn Betz"], "year": 2020, "doi": "https://doi.org/10.1145/3372491", "OA papers": [{"PaperId": "https://openalex.org/W3013676662", "PaperTitle": "Feel Free to Interrupt", "Year": 2020, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of Toronto": 2.0}, "Authors": ["Sameh Attia", "Vaughn Betz"]}]}, {"DBLP title": "Fast Turnaround HLS Debugging Using Dependency Analysis and Debug Overlays.", "DBLP authors": ["Al-Shahna Jamal", "Eli Cahill", "Jeffrey Goeders", "Steven J. E. Wilton"], "year": 2020, "doi": "https://doi.org/10.1145/3372490", "OA papers": [{"PaperId": "https://openalex.org/W2999408974", "PaperTitle": "Fast Turnaround HLS Debugging Using Dependency Analysis and Debug Overlays", "Year": 2020, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of British Columbia": 2.0, "Brigham Young University": 2.0}, "Authors": ["Al-Shahna Jamal", "Eli Cahill", "Jeffrey Goeders", "Steven J. E. Wilton"]}]}, {"DBLP title": "In-Circuit Debugging with Dynamic Reconfiguration of FPGA Interconnects.", "DBLP authors": ["Alexandra Kourfali", "Dirk Stroobandt"], "year": 2020, "doi": "https://doi.org/10.1145/3375459", "OA papers": [{"PaperId": "https://openalex.org/W3009122457", "PaperTitle": "In-Circuit Debugging with Dynamic Reconfiguration of FPGA Interconnects", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Ghent University": 2.0}, "Authors": ["Alexandra Kourfali", "Dirk Stroobandt"]}]}, {"DBLP title": "HopliteBuf: Network Calculus-Based Design of FPGA NoCs with Provably Stall-Free FIFOs.", "DBLP authors": ["Tushar Garg", "Saud Wasly", "Rodolfo Pellizzoni", "Nachiket Kapre"], "year": 2020, "doi": "https://doi.org/10.1145/3375899", "OA papers": [{"PaperId": "https://openalex.org/W3015099477", "PaperTitle": "HopliteBuf", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Waterloo": 4.0}, "Authors": ["Tushar Garg", "Saud Wasly", "Rodolfo Pellizzoni", "Nachiket Kapre"]}]}, {"DBLP title": "Kernel Normalised Least Mean Squares with Delayed Model Adaptation.", "DBLP authors": ["Nicholas J. Fraser", "Philip H. W. Leong"], "year": 2020, "doi": "https://doi.org/10.1145/3376924", "OA papers": [{"PaperId": "https://openalex.org/W3014091620", "PaperTitle": "Kernel Normalised Least Mean Squares with Delayed Model Adaptation", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Sydney": 2.0}, "Authors": ["Nicholas C. Fraser", "Philip H. W. Leong"]}]}, {"DBLP title": "Substream-Centric Maximum Matchings on FPGA.", "DBLP authors": ["Maciej Besta", "Marc Fischer", "Tal Ben-Nun", "Dimitri Stanojevic", "Johannes de Fine Licht", "Torsten Hoefler"], "year": 2020, "doi": "https://doi.org/10.1145/3377871", "OA papers": [{"PaperId": "https://openalex.org/W3021319949", "PaperTitle": "Substream-Centric Maximum Matchings on FPGA", "Year": 2020, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"ETH Zurich": 6.0}, "Authors": ["Maciej Besta", "Marc Fischer", "Tal Ben-Nun", "Dimitri Stanojevic", "Johannes de Fine Licht", "Torsten Hoefler"]}]}, {"DBLP title": "VTR 8: High-performance CAD and Customizable FPGA Architecture Modelling.", "DBLP authors": ["Kevin E. Murray", "Oleg Petelin", "Sheng Zhong", "Jia Min Wang", "Mohamed Eldafrawy", "Jean-Philippe Legault", "Eugene Sha", "Aaron Graham", "Jean Wu", "Matthew J. P. Walker", "Hanqing Zeng", "Panagiotis Patros", "Jason Luu", "Kenneth B. Kent", "Vaughn Betz"], "year": 2020, "doi": "https://doi.org/10.1145/3388617", "OA papers": [{"PaperId": "https://openalex.org/W3033033241", "PaperTitle": "VTR 8", "Year": 2020, "CitationCount": 86, "EstimatedCitation": 86, "Affiliations": {"University of Toronto": 10.0, "University of New Brunswick": 4.0, "Intel Programmable Solutions Group, Toronto, Ontario, Canada": 1.0}, "Authors": ["Kevin Murray", "Oleg Petelin", "Sheng Zhong", "Jiamin Wang", "Mohamed Eldafrawy", "Jean-Philippe Legault", "Eugene Sha", "Aaron G. Graham", "Jean Wu", "Matthew C. Walker", "Hanqing Zeng", "Panagiotis Patros", "Jason Luu", "Kenneth M. Kent", "Vaughn Betz"]}]}, {"DBLP title": "Model-based Design of Hardware SC Polar Decoders for FPGAs.", "DBLP authors": ["Yann Delomier", "Bertrand Le Gal", "J\u00e9r\u00e9mie Crenne", "Christophe J\u00e9go"], "year": 2020, "doi": "https://doi.org/10.1145/3391431", "OA papers": [{"PaperId": "https://openalex.org/W3026871068", "PaperTitle": "Model-based Design of Hardware SC Polar Decoders for FPGAs", "Year": 2020, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Institut Polytechnique de Bordeaux": 4.0}, "Authors": ["Yann Delomier", "Bertrand Le Gal", "Jeremie Crenne", "Christophe Jego"]}]}, {"DBLP title": "Processing Grid-format Real-world Graphs on DRAM-based FPGA Accelerators with Application-specific Caching Mechanisms.", "DBLP authors": ["Zhiyuan Shao", "Chenhao Liu", "Ruoshi Li", "Xiaofei Liao", "Hai Jin"], "year": 2020, "doi": "https://doi.org/10.1145/3391920", "OA papers": [{"PaperId": "https://openalex.org/W3034163943", "PaperTitle": "Processing Grid-format Real-world Graphs on DRAM-based FPGA Accelerators with Application-specific Caching Mechanisms", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Huazhong University of Science and Technology": 5.0}, "Authors": ["Zhiyuan Shao", "Chen-Hao Liu", "Ruoshi Li", "Xiaofei Liao", "Hai Jin"]}]}, {"DBLP title": "FPGA Logic Block Architectures for Efficient Deep Learning Inference.", "DBLP authors": ["Mohamed Eldafrawy", "Andrew Boutros", "Sadegh Yazdanshenas", "Vaughn Betz"], "year": 2020, "doi": "https://doi.org/10.1145/3393668", "OA papers": [{"PaperId": "https://openalex.org/W3033506121", "PaperTitle": "FPGA Logic Block Architectures for Efficient Deep Learning Inference", "Year": 2020, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"University of Toronto": 4.0}, "Authors": ["Mohamed Eldafrawy", "Andrew Boutros", "Sadegh Yazdanshenas", "Vaughn Betz"]}]}, {"DBLP title": "Optimizing OpenCL-Based CNN Design on FPGA with Comprehensive Design Space Exploration and Collaborative Performance Modeling.", "DBLP authors": ["Jiandong Mu", "Wei Zhang", "Hao Liang", "Sharad Sinha"], "year": 2020, "doi": "https://doi.org/10.1145/3397514", "OA papers": [{"PaperId": "https://openalex.org/W3037897376", "PaperTitle": "Optimizing OpenCL-Based CNN Design on FPGA with Comprehensive Design Space Exploration and Collaborative Performance Modeling", "Year": 2020, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Hong Kong University of Science and Technology": 2.0, "Alibaba Group (China)": 1.0, "Indian Institute of Technology Indore": 0.5, "Indian Institute of Technology Goa": 0.5}, "Authors": ["Jiandong Mu", "Wei Zhang", "Hao Liang", "Sharad Sinha"]}]}, {"DBLP title": "Reconfigurable Framework for Environmentally Adaptive Resilience in Hybrid Space Systems.", "DBLP authors": ["Sebastian Sabogal", "Alan D. George", "Christopher M. Wilson"], "year": 2020, "doi": "https://doi.org/10.1145/3398380", "OA papers": [{"PaperId": "https://openalex.org/W3041051302", "PaperTitle": "Reconfigurable Framework for Environmentally Adaptive Resilience in Hybrid Space Systems", "Year": 2020, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of Pittsburgh": 2.0, "Goddard Space Flight Center": 1.0}, "Authors": ["Sebastian Sabogal", "Alan D. George", "Christine D. Wilson"]}]}, {"DBLP title": "FPGADefender: Malicious Self-oscillator Scanning for Xilinx UltraScale + FPGAs.", "DBLP authors": ["Tuan Minh La", "Kaspar Matas", "Nikola Grunchevski", "Khoa Dang Pham", "Dirk Koch"], "year": 2020, "doi": "https://doi.org/10.1145/3402937", "OA papers": [{"PaperId": "https://openalex.org/W3036146501", "PaperTitle": "FPGAD <scp>efender</scp>", "Year": 2020, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"University of Manchester": 5.0}, "Authors": ["Tuan La", "Kaspar Matas", "Nikola Grunchevski", "Khoa Dang Pham", "Dirk Koch"]}]}, {"DBLP title": "Partitioning and Scheduling with Module Merging on Dynamic Partial Reconfigurable FPGAs.", "DBLP authors": ["Qi Tang", "Zhe Wang", "Biao Guo", "Li-Hua Zhu", "Ji-Bo Wei"], "year": 2020, "doi": "https://doi.org/10.1145/3403702", "OA papers": [{"PaperId": "https://openalex.org/W3080137974", "PaperTitle": "Partitioning and Scheduling with Module Merging on Dynamic Partial Reconfigurable FPGAs", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"National University of Defense Technology": 3.5, "Hunan University": 1.5}, "Authors": ["Sharon L. Edelstein", "Zhe Wang", "Biao Guo", "Lin Zhu", "Jibo Wei"]}]}, {"DBLP title": "Accelerating FPGA Routing Through Algorithmic Enhancements and Connection-aware Parallelization.", "DBLP authors": ["Yun Zhou", "Dries Vercruyce", "Dirk Stroobandt"], "year": 2020, "doi": "https://doi.org/10.1145/3406959", "OA papers": [{"PaperId": "https://openalex.org/W3080438181", "PaperTitle": "Accelerating FPGA Routing Through Algorithmic Enhancements and Connection-aware Parallelization", "Year": 2020, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Ghent University": 3.0}, "Authors": ["Yun Zhou", "Dries Vercruyce", "Dirk Stroobandt"]}]}, {"DBLP title": "MEG: A RISCV-based System Emulation Infrastructure for Near-data Processing Using FPGAs and High-bandwidth Memory.", "DBLP authors": ["Jialiang Zhang", "Yue Zha", "Nicholas Beckwith", "Bangya Liu", "Jing Li"], "year": 2020, "doi": "https://doi.org/10.1145/3409114", "OA papers": [{"PaperId": "https://openalex.org/W3091524708", "PaperTitle": "MEG", "Year": 2020, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of Pennsylvania": 4.0, "University of Wisconsin\u2013Madison": 1.0}, "Authors": ["Jialiang Zhang", "Yue Zha", "Nicholas Beckwith", "Bangya Liu", "Jing Li"]}]}, {"DBLP title": "FOS: A Modular FPGA Operating System for Dynamic Workloads.", "DBLP authors": ["Anuj Vaishnav", "Khoa Dang Pham", "Joseph Powell", "Dirk Koch"], "year": 2020, "doi": "https://doi.org/10.1145/3405794", "OA papers": [{"PaperId": "https://openalex.org/W3085331912", "PaperTitle": "FOS", "Year": 2020, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"University of Manchester": 4.0}, "Authors": ["Anuj Vaishnav", "Khoa Dang Pham", "Joseph E. Powell", "Dirk Koch"]}]}, {"DBLP title": "UNILOGIC: A Novel Architecture for Highly Parallel Reconfigurable Systems.", "DBLP authors": ["Aggelos D. Ioannou", "Konstantinos Georgopoulos", "Pavlos Malakonakis", "Dionisios N. Pnevmatikatos", "Vassilis D. Papaefstathiou", "Ioannis Papaefstathiou", "Iakovos Mavroidis"], "year": 2020, "doi": "https://doi.org/10.1145/3409115", "OA papers": [{"PaperId": "https://openalex.org/W3084890676", "PaperTitle": "UNILOGIC", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Foundation for Research and Technology Hellas": 1.5, "Technical University of Crete": 0.5, "Telecommunication Systems Institute, Chania, Greece": 1.0, "Synelixis (Greece)": 1.0, "National Technical University of Athens": 1.0, "Chalmers University of Technology": 1.0, "Aristotle University of Thessaloniki": 1.0}, "Authors": ["Aggelos Ioannou", "Konstantinos N. Georgopoulos", "Pavlos Malakonakis", "Dionisios Pnevmatikatos", "Vassilis Papaefstathiou", "Ioannis Papaefstathiou", "Iakovos Mavroidis"]}]}]