$date
	Thu Jan 27 08:01:16 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_mux $end
$var reg 4 ! a [3:0] $end
$upscope $end
$scope module test_mux $end
$var reg 4 " b [3:0] $end
$upscope $end
$scope module test_mux $end
$var reg 4 # c [3:0] $end
$upscope $end
$scope module test_mux $end
$var reg 4 $ d [3:0] $end
$upscope $end
$scope module test_mux $end
$var reg 1 % s0 $end
$upscope $end
$scope module test_mux $end
$var reg 1 & s1 $end
$upscope $end
$scope module test_mux $end
$var wire 4 ' out [3:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1001 '
1&
0%
b11 $
b1110 #
b1001 "
b10 !
$end
#5
b11 '
1%
#10
b10 '
0&
0%
#15
b1110 '
1%
#20
