#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat Feb 11 12:24:05 2023
# Process ID: 108
# Current directory: C:/KDevelop/guitar-tuner/Vivado/audio
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12504 C:\KDevelop\guitar-tuner\Vivado\audio\audio.xpr
# Log file: C:/KDevelop/guitar-tuner/Vivado/audio/vivado.log
# Journal file: C:/KDevelop/guitar-tuner/Vivado/audio\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/KDevelop/guitar-tuner/Vivado/audio/audio.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/KDevelop/guitar-tuner/Vivado/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'ac.uk:user:led_controller:1.0'. The one found in IP location 'c:/KDevelop/guitar-tuner/Vivado/ip_repo/led_controller_1.0' will take precedence over the same IP in location c:/KDevelop/guitar-tuner/Vivado/ip_repo/led_controller_1.0/led_controller_1.0
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 1126.328 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {C:/KDevelop/guitar-tuner/Vivado/audio/audio.srcs/sources_1/bd/ip_design/ip_design.bd}
Reading block design file <C:/KDevelop/guitar-tuner/Vivado/audio/audio.srcs/sources_1/bd/ip_design/ip_design.bd>...
Adding component instance block -- ac.uk:user:led_controller:1.0 - led_controller_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:user:zed_audio_ctrl:1.0 - zed_audio_ctrl_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Successfully read diagram <ip_design> from block design file <C:/KDevelop/guitar-tuner/Vivado/audio/audio.srcs/sources_1/bd/ip_design/ip_design.bd>
open_bd_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1266.738 ; gain = 140.410
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xfft:9.1 xfft_0
create_bd_cell: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1436.766 ; gain = 50.012
endgroup
set_property location {2 445 888} [get_bd_cells xfft_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0
endgroup
set_property location {1 118 904} [get_bd_cells axi_dma_0]
set_property location {0.5 -209 880} [get_bd_cells xfft_0]
connect_bd_intf_net [get_bd_intf_pins xfft_0/M_AXIS_DATA] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_dma_0/S_AXI_LITE} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_dma_0/S_AXI_LITE]
Slave segment '/axi_dma_0/S_AXI_LITE/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4040_0000 [ 64K ]>.
connect_bd_net [get_bd_pins xfft_0/aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
save_bd_design
Wrote  : <C:\KDevelop\guitar-tuner\Vivado\audio\audio.srcs\sources_1\bd\ip_design\ip_design.bd> 
Wrote  : <C:/KDevelop/guitar-tuner/Vivado/audio/audio.srcs/sources_1/bd/ip_design/ui/bd_f382a816.ui> 
exit
INFO: [Common 17-206] Exiting Vivado at Sat Feb 11 14:56:19 2023...
