<stg><name>export_output_buffer_c1_Pipeline_2</name>


<trans_list>

<trans id="50" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="53" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %loop_index_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="loop_index_0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:1 %trunc_ln137_1_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %trunc_ln137_1

]]></Node>
<StgValue><ssdm name="trunc_ln137_1_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
newFuncRoot:2 %sub_ln144_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %sub_ln144

]]></Node>
<StgValue><ssdm name="sub_ln144_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
newFuncRoot:3 %sext_ln151_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln151

]]></Node>
<StgValue><ssdm name="sext_ln151_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="62">
<![CDATA[
newFuncRoot:4 %sext_ln151_cast = sext i62 %sext_ln151_read

]]></Node>
<StgValue><ssdm name="sext_ln151_cast"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %i2, void @empty_7, i32 0, i32 0, void @empty_6, i32 0, i32 512, void @empty_34, void @empty_4, void @empty_6, i32 16, i32 16, i32 256, i32 256, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:6 %store_ln0 = store i8 0, i8 %loop_index_0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:7 %br_ln0 = br void %load-store-loop.0

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
load-store-loop.0:0 %loop_index_0_load = load i8 %loop_index_0

]]></Node>
<StgValue><ssdm name="loop_index_0_load"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
load-store-loop.0:3 %exitcond348 = icmp_eq  i8 %loop_index_0_load, i8 255

]]></Node>
<StgValue><ssdm name="exitcond348"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
load-store-loop.0:4 %empty = add i8 %loop_index_0_load, i8 1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
load-store-loop.0:5 %br_ln0 = br i1 %exitcond348, void %load-store-loop.0.split, void %for.inc45.0.exitStub

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="13" op_0_bw="8">
<![CDATA[
load-store-loop.0.split:0 %loop_index_0_cast1 = zext i8 %loop_index_0_load

]]></Node>
<StgValue><ssdm name="loop_index_0_cast1"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
load-store-loop.0.split:1 %empty_52 = add i13 %sub_ln144_read, i13 %loop_index_0_cast1

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="13">
<![CDATA[
load-store-loop.0.split:2 %p_cast = zext i13 %empty_52

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.0.split:3 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_40 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_40"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.0.split:4 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_41 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_41"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.0.split:5 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_42 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_42"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.0.split:6 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_43 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_43"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="13">
<![CDATA[
load-store-loop.0.split:8 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_44 = load i13 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_40

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_44"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="13">
<![CDATA[
load-store-loop.0.split:9 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_45 = load i13 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_41

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_45"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="13">
<![CDATA[
load-store-loop.0.split:10 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_46 = load i13 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_42

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_46"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="13">
<![CDATA[
load-store-loop.0.split:11 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_47 = load i13 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_43

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_47"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
load-store-loop.0.split:15 %store_ln0 = store i8 %empty, i8 %loop_index_0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
load-store-loop.0:1 %i2_addr = getelementptr i32 %i2, i64 %sext_ln151_cast

]]></Node>
<StgValue><ssdm name="i2_addr"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
load-store-loop.0:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="13">
<![CDATA[
load-store-loop.0.split:8 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_44 = load i13 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_40

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_44"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="13">
<![CDATA[
load-store-loop.0.split:9 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_45 = load i13 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_41

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_45"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="13">
<![CDATA[
load-store-loop.0.split:10 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_46 = load i13 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_42

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_46"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="13">
<![CDATA[
load-store-loop.0.split:11 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_47 = load i13 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_43

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_47"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
load-store-loop.0.split:12 %tmp_1 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_44, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_45, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_46, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_47, i2 %trunc_ln137_1_read

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond348" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0">
<![CDATA[
for.inc45.0.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
load-store-loop.0.split:7 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32">
<![CDATA[
load-store-loop.0.split:13 %empty_53 = bitcast i32 %tmp_1

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
load-store-loop.0.split:14 %write_ln151 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %i2_addr, i32 %empty_53, i4 15

]]></Node>
<StgValue><ssdm name="write_ln151"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0">
<![CDATA[
load-store-loop.0.split:16 %br_ln0 = br void %load-store-loop.0

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
