Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (win64) Build 2729669 Thu Dec  5 04:49:17 MST 2019
| Date         : Fri Jan 31 17:28:45 2020
| Host         : DESKTOP-9DNP7KK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file pwm_generator_timing_summary_routed.rpt -pb pwm_generator_timing_summary_routed.pb -rpx pwm_generator_timing_summary_routed.rpx -warn_on_violation
| Design       : pwm_generator
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.857        0.000                      0                   18        0.262        0.000                      0                   18        3.500        0.000                       0                    19  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.857        0.000                      0                   18        0.262        0.000                      0                   18        3.500        0.000                       0                    19  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.857ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.857ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_out_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.162ns  (logic 1.888ns (59.700%)  route 1.274ns (40.300%))
  Logic Levels:           5  (CARRY4=3 LUT2=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.618ns = ( 13.618 - 8.000 ) 
    Source Clock Delay      (SCD):    6.123ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          2.049     6.123    clk_IBUF_BUFG
    SLICE_X113Y133       FDCE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y133       FDCE (Prop_fdce_C_Q)         0.456     6.579 r  counter_reg[2]/Q
                         net (fo=2, routed)           0.816     7.395    counter_reg[2]
    SLICE_X111Y134       LUT2 (Prop_lut2_I0_O)        0.124     7.519 r  pwm_out_i_15/O
                         net (fo=1, routed)           0.000     7.519    pwm_out_i_15_n_0
    SLICE_X111Y134       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.069 r  pwm_out_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.069    pwm_out_reg_i_5_n_0
    SLICE_X111Y135       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.183 r  pwm_out_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.183    pwm_out_reg_i_3_n_0
    SLICE_X111Y136       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.454 f  pwm_out_reg_i_2/CO[0]
                         net (fo=1, routed)           0.458     8.912    pwm_out_reg_i_2_n_3
    SLICE_X112Y133       LUT2 (Prop_lut2_I1_O)        0.373     9.285 r  pwm_out_i_1/O
                         net (fo=1, routed)           0.000     9.285    pwm_out_i_1_n_0
    SLICE_X112Y133       FDCE                                         r  pwm_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.853    13.618    clk_IBUF_BUFG
    SLICE_X112Y133       FDCE                                         r  pwm_out_reg/C
                         clock pessimism              0.483    14.101    
                         clock uncertainty           -0.035    14.065    
    SLICE_X112Y133       FDCE (Setup_fdce_C_D)        0.077    14.142    pwm_out_reg
  -------------------------------------------------------------------
                         required time                         14.142    
                         arrival time                          -9.285    
  -------------------------------------------------------------------
                         slack                                  4.857    

Slack (MET) :             5.729ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.276ns  (logic 1.695ns (74.460%)  route 0.581ns (25.540%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.621ns = ( 13.621 - 8.000 ) 
    Source Clock Delay      (SCD):    6.123ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          2.049     6.123    clk_IBUF_BUFG
    SLICE_X113Y133       FDCE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y133       FDCE (Prop_fdce_C_Q)         0.456     6.579 r  counter_reg[1]/Q
                         net (fo=2, routed)           0.581     7.160    counter_reg[1]
    SLICE_X113Y133       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.834 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.834    counter_reg[0]_i_1_n_0
    SLICE_X113Y134       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.948 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.948    counter_reg[4]_i_1_n_0
    SLICE_X113Y135       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.062 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.062    counter_reg[8]_i_1_n_0
    SLICE_X113Y136       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.176 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.176    counter_reg[12]_i_1_n_0
    SLICE_X113Y137       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.399 r  counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.399    counter_reg[16]_i_1_n_7
    SLICE_X113Y137       FDCE                                         r  counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.856    13.621    clk_IBUF_BUFG
    SLICE_X113Y137       FDCE                                         r  counter_reg[16]/C
                         clock pessimism              0.481    14.102    
                         clock uncertainty           -0.035    14.066    
    SLICE_X113Y137       FDCE (Setup_fdce_C_D)        0.062    14.128    counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.128    
                         arrival time                          -8.399    
  -------------------------------------------------------------------
                         slack                                  5.729    

Slack (MET) :             5.731ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.273ns  (logic 1.692ns (74.426%)  route 0.581ns (25.574%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.620ns = ( 13.620 - 8.000 ) 
    Source Clock Delay      (SCD):    6.123ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          2.049     6.123    clk_IBUF_BUFG
    SLICE_X113Y133       FDCE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y133       FDCE (Prop_fdce_C_Q)         0.456     6.579 r  counter_reg[1]/Q
                         net (fo=2, routed)           0.581     7.160    counter_reg[1]
    SLICE_X113Y133       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.834 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.834    counter_reg[0]_i_1_n_0
    SLICE_X113Y134       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.948 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.948    counter_reg[4]_i_1_n_0
    SLICE_X113Y135       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.062 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.062    counter_reg[8]_i_1_n_0
    SLICE_X113Y136       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.396 r  counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.396    counter_reg[12]_i_1_n_6
    SLICE_X113Y136       FDCE                                         r  counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.855    13.620    clk_IBUF_BUFG
    SLICE_X113Y136       FDCE                                         r  counter_reg[13]/C
                         clock pessimism              0.481    14.101    
                         clock uncertainty           -0.035    14.065    
    SLICE_X113Y136       FDCE (Setup_fdce_C_D)        0.062    14.127    counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.127    
                         arrival time                          -8.396    
  -------------------------------------------------------------------
                         slack                                  5.731    

Slack (MET) :             5.752ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.252ns  (logic 1.671ns (74.188%)  route 0.581ns (25.812%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.620ns = ( 13.620 - 8.000 ) 
    Source Clock Delay      (SCD):    6.123ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          2.049     6.123    clk_IBUF_BUFG
    SLICE_X113Y133       FDCE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y133       FDCE (Prop_fdce_C_Q)         0.456     6.579 r  counter_reg[1]/Q
                         net (fo=2, routed)           0.581     7.160    counter_reg[1]
    SLICE_X113Y133       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.834 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.834    counter_reg[0]_i_1_n_0
    SLICE_X113Y134       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.948 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.948    counter_reg[4]_i_1_n_0
    SLICE_X113Y135       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.062 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.062    counter_reg[8]_i_1_n_0
    SLICE_X113Y136       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.375 r  counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.375    counter_reg[12]_i_1_n_4
    SLICE_X113Y136       FDCE                                         r  counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.855    13.620    clk_IBUF_BUFG
    SLICE_X113Y136       FDCE                                         r  counter_reg[15]/C
                         clock pessimism              0.481    14.101    
                         clock uncertainty           -0.035    14.065    
    SLICE_X113Y136       FDCE (Setup_fdce_C_D)        0.062    14.127    counter_reg[15]
  -------------------------------------------------------------------
                         required time                         14.127    
                         arrival time                          -8.375    
  -------------------------------------------------------------------
                         slack                                  5.752    

Slack (MET) :             5.826ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.178ns  (logic 1.597ns (73.311%)  route 0.581ns (26.689%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.620ns = ( 13.620 - 8.000 ) 
    Source Clock Delay      (SCD):    6.123ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          2.049     6.123    clk_IBUF_BUFG
    SLICE_X113Y133       FDCE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y133       FDCE (Prop_fdce_C_Q)         0.456     6.579 r  counter_reg[1]/Q
                         net (fo=2, routed)           0.581     7.160    counter_reg[1]
    SLICE_X113Y133       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.834 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.834    counter_reg[0]_i_1_n_0
    SLICE_X113Y134       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.948 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.948    counter_reg[4]_i_1_n_0
    SLICE_X113Y135       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.062 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.062    counter_reg[8]_i_1_n_0
    SLICE_X113Y136       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.301 r  counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.301    counter_reg[12]_i_1_n_5
    SLICE_X113Y136       FDCE                                         r  counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.855    13.620    clk_IBUF_BUFG
    SLICE_X113Y136       FDCE                                         r  counter_reg[14]/C
                         clock pessimism              0.481    14.101    
                         clock uncertainty           -0.035    14.065    
    SLICE_X113Y136       FDCE (Setup_fdce_C_D)        0.062    14.127    counter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.127    
                         arrival time                          -8.301    
  -------------------------------------------------------------------
                         slack                                  5.826    

Slack (MET) :             5.842ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.162ns  (logic 1.581ns (73.113%)  route 0.581ns (26.887%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.620ns = ( 13.620 - 8.000 ) 
    Source Clock Delay      (SCD):    6.123ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          2.049     6.123    clk_IBUF_BUFG
    SLICE_X113Y133       FDCE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y133       FDCE (Prop_fdce_C_Q)         0.456     6.579 r  counter_reg[1]/Q
                         net (fo=2, routed)           0.581     7.160    counter_reg[1]
    SLICE_X113Y133       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.834 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.834    counter_reg[0]_i_1_n_0
    SLICE_X113Y134       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.948 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.948    counter_reg[4]_i_1_n_0
    SLICE_X113Y135       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.062 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.062    counter_reg[8]_i_1_n_0
    SLICE_X113Y136       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.285 r  counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.285    counter_reg[12]_i_1_n_7
    SLICE_X113Y136       FDCE                                         r  counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.855    13.620    clk_IBUF_BUFG
    SLICE_X113Y136       FDCE                                         r  counter_reg[12]/C
                         clock pessimism              0.481    14.101    
                         clock uncertainty           -0.035    14.065    
    SLICE_X113Y136       FDCE (Setup_fdce_C_D)        0.062    14.127    counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.127    
                         arrival time                          -8.285    
  -------------------------------------------------------------------
                         slack                                  5.842    

Slack (MET) :             5.845ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.159ns  (logic 1.578ns (73.076%)  route 0.581ns (26.924%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.620ns = ( 13.620 - 8.000 ) 
    Source Clock Delay      (SCD):    6.123ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          2.049     6.123    clk_IBUF_BUFG
    SLICE_X113Y133       FDCE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y133       FDCE (Prop_fdce_C_Q)         0.456     6.579 r  counter_reg[1]/Q
                         net (fo=2, routed)           0.581     7.160    counter_reg[1]
    SLICE_X113Y133       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.834 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.834    counter_reg[0]_i_1_n_0
    SLICE_X113Y134       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.948 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.948    counter_reg[4]_i_1_n_0
    SLICE_X113Y135       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.282 r  counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.282    counter_reg[8]_i_1_n_6
    SLICE_X113Y135       FDCE                                         r  counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.855    13.620    clk_IBUF_BUFG
    SLICE_X113Y135       FDCE                                         r  counter_reg[9]/C
                         clock pessimism              0.481    14.101    
                         clock uncertainty           -0.035    14.065    
    SLICE_X113Y135       FDCE (Setup_fdce_C_D)        0.062    14.127    counter_reg[9]
  -------------------------------------------------------------------
                         required time                         14.127    
                         arrival time                          -8.282    
  -------------------------------------------------------------------
                         slack                                  5.845    

Slack (MET) :             5.866ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.138ns  (logic 1.557ns (72.811%)  route 0.581ns (27.189%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.620ns = ( 13.620 - 8.000 ) 
    Source Clock Delay      (SCD):    6.123ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          2.049     6.123    clk_IBUF_BUFG
    SLICE_X113Y133       FDCE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y133       FDCE (Prop_fdce_C_Q)         0.456     6.579 r  counter_reg[1]/Q
                         net (fo=2, routed)           0.581     7.160    counter_reg[1]
    SLICE_X113Y133       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.834 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.834    counter_reg[0]_i_1_n_0
    SLICE_X113Y134       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.948 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.948    counter_reg[4]_i_1_n_0
    SLICE_X113Y135       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.261 r  counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.261    counter_reg[8]_i_1_n_4
    SLICE_X113Y135       FDCE                                         r  counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.855    13.620    clk_IBUF_BUFG
    SLICE_X113Y135       FDCE                                         r  counter_reg[11]/C
                         clock pessimism              0.481    14.101    
                         clock uncertainty           -0.035    14.065    
    SLICE_X113Y135       FDCE (Setup_fdce_C_D)        0.062    14.127    counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.127    
                         arrival time                          -8.261    
  -------------------------------------------------------------------
                         slack                                  5.866    

Slack (MET) :             5.940ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.064ns  (logic 1.483ns (71.837%)  route 0.581ns (28.163%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.620ns = ( 13.620 - 8.000 ) 
    Source Clock Delay      (SCD):    6.123ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          2.049     6.123    clk_IBUF_BUFG
    SLICE_X113Y133       FDCE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y133       FDCE (Prop_fdce_C_Q)         0.456     6.579 r  counter_reg[1]/Q
                         net (fo=2, routed)           0.581     7.160    counter_reg[1]
    SLICE_X113Y133       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.834 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.834    counter_reg[0]_i_1_n_0
    SLICE_X113Y134       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.948 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.948    counter_reg[4]_i_1_n_0
    SLICE_X113Y135       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.187 r  counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.187    counter_reg[8]_i_1_n_5
    SLICE_X113Y135       FDCE                                         r  counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.855    13.620    clk_IBUF_BUFG
    SLICE_X113Y135       FDCE                                         r  counter_reg[10]/C
                         clock pessimism              0.481    14.101    
                         clock uncertainty           -0.035    14.065    
    SLICE_X113Y135       FDCE (Setup_fdce_C_D)        0.062    14.127    counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.127    
                         arrival time                          -8.187    
  -------------------------------------------------------------------
                         slack                                  5.940    

Slack (MET) :             5.956ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.048ns  (logic 1.467ns (71.617%)  route 0.581ns (28.383%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.620ns = ( 13.620 - 8.000 ) 
    Source Clock Delay      (SCD):    6.123ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          2.049     6.123    clk_IBUF_BUFG
    SLICE_X113Y133       FDCE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y133       FDCE (Prop_fdce_C_Q)         0.456     6.579 r  counter_reg[1]/Q
                         net (fo=2, routed)           0.581     7.160    counter_reg[1]
    SLICE_X113Y133       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.834 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.834    counter_reg[0]_i_1_n_0
    SLICE_X113Y134       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.948 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.948    counter_reg[4]_i_1_n_0
    SLICE_X113Y135       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.171 r  counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.171    counter_reg[8]_i_1_n_7
    SLICE_X113Y135       FDCE                                         r  counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.855    13.620    clk_IBUF_BUFG
    SLICE_X113Y135       FDCE                                         r  counter_reg[8]/C
                         clock pessimism              0.481    14.101    
                         clock uncertainty           -0.035    14.065    
    SLICE_X113Y135       FDCE (Setup_fdce_C_D)        0.062    14.127    counter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.127    
                         arrival time                          -8.171    
  -------------------------------------------------------------------
                         slack                                  5.956    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.331ns
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.714     1.801    clk_IBUF_BUFG
    SLICE_X113Y136       FDCE                                         r  counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y136       FDCE (Prop_fdce_C_Q)         0.141     1.942 r  counter_reg[15]/Q
                         net (fo=2, routed)           0.118     2.060    counter_reg[15]
    SLICE_X113Y136       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.168 r  counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.168    counter_reg[12]_i_1_n_4
    SLICE_X113Y136       FDCE                                         r  counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.989     2.331    clk_IBUF_BUFG
    SLICE_X113Y136       FDCE                                         r  counter_reg[15]/C
                         clock pessimism             -0.531     1.801    
    SLICE_X113Y136       FDCE (Hold_fdce_C_D)         0.105     1.906    counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           2.168    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.331ns
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.714     1.801    clk_IBUF_BUFG
    SLICE_X113Y135       FDCE                                         r  counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y135       FDCE (Prop_fdce_C_Q)         0.141     1.942 r  counter_reg[11]/Q
                         net (fo=3, routed)           0.120     2.062    counter_reg[11]
    SLICE_X113Y135       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.170 r  counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.170    counter_reg[8]_i_1_n_4
    SLICE_X113Y135       FDCE                                         r  counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.989     2.331    clk_IBUF_BUFG
    SLICE_X113Y135       FDCE                                         r  counter_reg[11]/C
                         clock pessimism             -0.531     1.801    
    SLICE_X113Y135       FDCE (Hold_fdce_C_D)         0.105     1.906    counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           2.170    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.330ns
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.714     1.801    clk_IBUF_BUFG
    SLICE_X113Y134       FDCE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y134       FDCE (Prop_fdce_C_Q)         0.141     1.942 r  counter_reg[7]/Q
                         net (fo=3, routed)           0.120     2.062    counter_reg[7]
    SLICE_X113Y134       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.170 r  counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.170    counter_reg[4]_i_1_n_4
    SLICE_X113Y134       FDCE                                         r  counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.988     2.330    clk_IBUF_BUFG
    SLICE_X113Y134       FDCE                                         r  counter_reg[7]/C
                         clock pessimism             -0.530     1.801    
    SLICE_X113Y134       FDCE (Hold_fdce_C_D)         0.105     1.906    counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           2.170    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.329ns
    Source Clock Delay      (SCD):    1.800ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.713     1.800    clk_IBUF_BUFG
    SLICE_X113Y133       FDCE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y133       FDCE (Prop_fdce_C_Q)         0.141     1.941 r  counter_reg[3]/Q
                         net (fo=2, routed)           0.120     2.061    counter_reg[3]
    SLICE_X113Y133       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.169 r  counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.169    counter_reg[0]_i_1_n_4
    SLICE_X113Y133       FDCE                                         r  counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.987     2.329    clk_IBUF_BUFG
    SLICE_X113Y133       FDCE                                         r  counter_reg[3]/C
                         clock pessimism             -0.530     1.800    
    SLICE_X113Y133       FDCE (Hold_fdce_C_D)         0.105     1.905    counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.905    
                         arrival time                           2.169    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.331ns
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.714     1.801    clk_IBUF_BUFG
    SLICE_X113Y136       FDCE                                         r  counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y136       FDCE (Prop_fdce_C_Q)         0.141     1.942 r  counter_reg[12]/Q
                         net (fo=3, routed)           0.117     2.059    counter_reg[12]
    SLICE_X113Y136       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.174 r  counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.174    counter_reg[12]_i_1_n_7
    SLICE_X113Y136       FDCE                                         r  counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.989     2.331    clk_IBUF_BUFG
    SLICE_X113Y136       FDCE                                         r  counter_reg[12]/C
                         clock pessimism             -0.531     1.801    
    SLICE_X113Y136       FDCE (Hold_fdce_C_D)         0.105     1.906    counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           2.174    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.331ns
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.714     1.801    clk_IBUF_BUFG
    SLICE_X113Y135       FDCE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y135       FDCE (Prop_fdce_C_Q)         0.141     1.942 r  counter_reg[8]/Q
                         net (fo=2, routed)           0.117     2.059    counter_reg[8]
    SLICE_X113Y135       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.174 r  counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.174    counter_reg[8]_i_1_n_7
    SLICE_X113Y135       FDCE                                         r  counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.989     2.331    clk_IBUF_BUFG
    SLICE_X113Y135       FDCE                                         r  counter_reg[8]/C
                         clock pessimism             -0.531     1.801    
    SLICE_X113Y135       FDCE (Hold_fdce_C_D)         0.105     1.906    counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           2.174    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.330ns
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.714     1.801    clk_IBUF_BUFG
    SLICE_X113Y134       FDCE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y134       FDCE (Prop_fdce_C_Q)         0.141     1.942 r  counter_reg[4]/Q
                         net (fo=3, routed)           0.117     2.059    counter_reg[4]
    SLICE_X113Y134       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.174 r  counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.174    counter_reg[4]_i_1_n_7
    SLICE_X113Y134       FDCE                                         r  counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.988     2.330    clk_IBUF_BUFG
    SLICE_X113Y134       FDCE                                         r  counter_reg[4]/C
                         clock pessimism             -0.530     1.801    
    SLICE_X113Y134       FDCE (Hold_fdce_C_D)         0.105     1.906    counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           2.174    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.565%)  route 0.117ns (31.435%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.332ns
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.715     1.802    clk_IBUF_BUFG
    SLICE_X113Y137       FDCE                                         r  counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y137       FDCE (Prop_fdce_C_Q)         0.141     1.943 r  counter_reg[16]/Q
                         net (fo=3, routed)           0.117     2.060    counter_reg[16]
    SLICE_X113Y137       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.175 r  counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.175    counter_reg[16]_i_1_n_7
    SLICE_X113Y137       FDCE                                         r  counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.990     2.332    clk_IBUF_BUFG
    SLICE_X113Y137       FDCE                                         r  counter_reg[16]/C
                         clock pessimism             -0.531     1.802    
    SLICE_X113Y137       FDCE (Hold_fdce_C_D)         0.105     1.907    counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.907    
                         arrival time                           2.175    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.331ns
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.714     1.801    clk_IBUF_BUFG
    SLICE_X113Y135       FDCE                                         r  counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y135       FDCE (Prop_fdce_C_Q)         0.141     1.942 r  counter_reg[10]/Q
                         net (fo=3, routed)           0.122     2.063    counter_reg[10]
    SLICE_X113Y135       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.174 r  counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.174    counter_reg[8]_i_1_n_5
    SLICE_X113Y135       FDCE                                         r  counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.989     2.331    clk_IBUF_BUFG
    SLICE_X113Y135       FDCE                                         r  counter_reg[10]/C
                         clock pessimism             -0.531     1.801    
    SLICE_X113Y135       FDCE (Hold_fdce_C_D)         0.105     1.906    counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           2.174    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.330ns
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.714     1.801    clk_IBUF_BUFG
    SLICE_X113Y134       FDCE                                         r  counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y134       FDCE (Prop_fdce_C_Q)         0.141     1.942 r  counter_reg[6]/Q
                         net (fo=2, routed)           0.122     2.063    counter_reg[6]
    SLICE_X113Y134       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.174 r  counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.174    counter_reg[4]_i_1_n_5
    SLICE_X113Y134       FDCE                                         r  counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.988     2.330    clk_IBUF_BUFG
    SLICE_X113Y134       FDCE                                         r  counter_reg[6]/C
                         clock pessimism             -0.530     1.801    
    SLICE_X113Y134       FDCE (Hold_fdce_C_D)         0.105     1.906    counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           2.174    
  -------------------------------------------------------------------
                         slack                                  0.269    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X113Y133  counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X113Y135  counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X113Y135  counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X113Y136  counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X113Y136  counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X113Y136  counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X113Y136  counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X113Y137  counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X113Y133  counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y133  counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y135  counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y135  counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y136  counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y136  counter_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y136  counter_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y136  counter_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y137  counter_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y133  counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y133  counter_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y133  counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y135  counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y135  counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y136  counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y136  counter_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y136  counter_reg[14]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y136  counter_reg[15]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y137  counter_reg[16]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y133  counter_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y133  counter_reg[2]/C



