{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 215 05/29/2008 SJ Web Edition " "Info: Version 8.0 Build 215 05/29/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 24 21:32:10 2009 " "Info: Processing started: Mon Aug 24 21:32:10 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off MIC2 -c MIC2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off MIC2 -c MIC2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "MIC2.bdf" "" { Schematic "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/MIC2.bdf" { { 560 2608 2624 728 "clk" "" } } } } { "d:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register ROM:inst3\|NEXT_INSTRUCT\[18\] register DATA_PATH:DP\|Registrador:OPC\|guarda\[16\] 42.34 MHz 23.62 ns Internal " "Info: Clock \"clk\" has Internal fmax of 42.34 MHz between source register \"ROM:inst3\|NEXT_INSTRUCT\[18\]\" and destination register \"DATA_PATH:DP\|Registrador:OPC\|guarda\[16\]\" (period= 23.62 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.632 ns + Longest register register " "Info: + Longest register to register delay is 11.632 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ROM:inst3\|NEXT_INSTRUCT\[18\] 1 REG LCFF_X22_Y15_N27 22 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y15_N27; Fanout = 22; REG Node = 'ROM:inst3\|NEXT_INSTRUCT\[18\]'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROM:inst3|NEXT_INSTRUCT[18] } "NODE_NAME" } } { "ROM.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/ROM.sv" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.366 ns) 0.726 ns DATA_PATH:DP\|DecodificadorA:DecA\|Decoder0~1495 2 COMB LCCOMB_X22_Y15_N22 34 " "Info: 2: + IC(0.360 ns) + CELL(0.366 ns) = 0.726 ns; Loc. = LCCOMB_X22_Y15_N22; Fanout = 34; COMB Node = 'DATA_PATH:DP\|DecodificadorA:DecA\|Decoder0~1495'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.726 ns" { ROM:inst3|NEXT_INSTRUCT[18] DATA_PATH:DP|DecodificadorA:DecA|Decoder0~1495 } "NODE_NAME" } } { "DecodificadorA.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/DecodificadorA.sv" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.728 ns) + CELL(0.272 ns) 2.726 ns DATA_PATH:DP\|MDR:mdr\|A\[0\]~6518 3 COMB LCCOMB_X21_Y15_N20 2 " "Info: 3: + IC(1.728 ns) + CELL(0.272 ns) = 2.726 ns; Loc. = LCCOMB_X21_Y15_N20; Fanout = 2; COMB Node = 'DATA_PATH:DP\|MDR:mdr\|A\[0\]~6518'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { DATA_PATH:DP|DecodificadorA:DecA|Decoder0~1495 DATA_PATH:DP|MDR:mdr|A[0]~6518 } "NODE_NAME" } } { "MDR.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/MDR.sv" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.272 ns) 3.244 ns DATA_PATH:DP\|MDR:mdr\|A\[0\]~6519 4 COMB LCCOMB_X21_Y15_N14 6 " "Info: 4: + IC(0.246 ns) + CELL(0.272 ns) = 3.244 ns; Loc. = LCCOMB_X21_Y15_N14; Fanout = 6; COMB Node = 'DATA_PATH:DP\|MDR:mdr\|A\[0\]~6519'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.518 ns" { DATA_PATH:DP|MDR:mdr|A[0]~6518 DATA_PATH:DP|MDR:mdr|A[0]~6519 } "NODE_NAME" } } { "MDR.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/MDR.sv" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.809 ns) + CELL(0.350 ns) 4.403 ns DATA_PATH:DP\|ALU:ULA\|Add0~452 5 COMB LCCOMB_X18_Y14_N0 2 " "Info: 5: + IC(0.809 ns) + CELL(0.350 ns) = 4.403 ns; Loc. = LCCOMB_X18_Y14_N0; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add0~452'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.159 ns" { DATA_PATH:DP|MDR:mdr|A[0]~6519 DATA_PATH:DP|ALU:ULA|Add0~452 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 4.528 ns DATA_PATH:DP\|ALU:ULA\|Add0~455 6 COMB LCCOMB_X18_Y14_N2 2 " "Info: 6: + IC(0.000 ns) + CELL(0.125 ns) = 4.528 ns; Loc. = LCCOMB_X18_Y14_N2; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add0~455'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { DATA_PATH:DP|ALU:ULA|Add0~452 DATA_PATH:DP|ALU:ULA|Add0~455 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.815 ns) + CELL(0.053 ns) 5.396 ns DATA_PATH:DP\|ALU:ULA\|Add1~13295 7 COMB LCCOMB_X17_Y15_N24 2 " "Info: 7: + IC(0.815 ns) + CELL(0.053 ns) = 5.396 ns; Loc. = LCCOMB_X17_Y15_N24; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~13295'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.868 ns" { DATA_PATH:DP|ALU:ULA|Add0~455 DATA_PATH:DP|ALU:ULA|Add1~13295 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.207 ns) + CELL(0.350 ns) 5.953 ns DATA_PATH:DP\|ALU:ULA\|Add1~13310 8 COMB LCCOMB_X17_Y15_N4 2 " "Info: 8: + IC(0.207 ns) + CELL(0.350 ns) = 5.953 ns; Loc. = LCCOMB_X17_Y15_N4; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~13310'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.557 ns" { DATA_PATH:DP|ALU:ULA|Add1~13295 DATA_PATH:DP|ALU:ULA|Add1~13310 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.988 ns DATA_PATH:DP\|ALU:ULA\|Add1~13314 9 COMB LCCOMB_X17_Y15_N6 2 " "Info: 9: + IC(0.000 ns) + CELL(0.035 ns) = 5.988 ns; Loc. = LCCOMB_X17_Y15_N6; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~13314'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~13310 DATA_PATH:DP|ALU:ULA|Add1~13314 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.023 ns DATA_PATH:DP\|ALU:ULA\|Add1~13318 10 COMB LCCOMB_X17_Y15_N8 2 " "Info: 10: + IC(0.000 ns) + CELL(0.035 ns) = 6.023 ns; Loc. = LCCOMB_X17_Y15_N8; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~13318'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~13314 DATA_PATH:DP|ALU:ULA|Add1~13318 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.058 ns DATA_PATH:DP\|ALU:ULA\|Add1~13322 11 COMB LCCOMB_X17_Y15_N10 2 " "Info: 11: + IC(0.000 ns) + CELL(0.035 ns) = 6.058 ns; Loc. = LCCOMB_X17_Y15_N10; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~13322'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~13318 DATA_PATH:DP|ALU:ULA|Add1~13322 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.093 ns DATA_PATH:DP\|ALU:ULA\|Add1~13326 12 COMB LCCOMB_X17_Y15_N12 2 " "Info: 12: + IC(0.000 ns) + CELL(0.035 ns) = 6.093 ns; Loc. = LCCOMB_X17_Y15_N12; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~13326'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~13322 DATA_PATH:DP|ALU:ULA|Add1~13326 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.209 ns) 6.302 ns DATA_PATH:DP\|ALU:ULA\|Add1~13330 13 COMB LCCOMB_X17_Y15_N14 2 " "Info: 13: + IC(0.000 ns) + CELL(0.209 ns) = 6.302 ns; Loc. = LCCOMB_X17_Y15_N14; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~13330'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.209 ns" { DATA_PATH:DP|ALU:ULA|Add1~13326 DATA_PATH:DP|ALU:ULA|Add1~13330 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.337 ns DATA_PATH:DP\|ALU:ULA\|Add1~13334 14 COMB LCCOMB_X17_Y14_N0 2 " "Info: 14: + IC(0.000 ns) + CELL(0.035 ns) = 6.337 ns; Loc. = LCCOMB_X17_Y14_N0; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~13334'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~13330 DATA_PATH:DP|ALU:ULA|Add1~13334 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.372 ns DATA_PATH:DP\|ALU:ULA\|Add1~13338 15 COMB LCCOMB_X17_Y14_N2 2 " "Info: 15: + IC(0.000 ns) + CELL(0.035 ns) = 6.372 ns; Loc. = LCCOMB_X17_Y14_N2; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~13338'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~13334 DATA_PATH:DP|ALU:ULA|Add1~13338 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.407 ns DATA_PATH:DP\|ALU:ULA\|Add1~13342 16 COMB LCCOMB_X17_Y14_N4 2 " "Info: 16: + IC(0.000 ns) + CELL(0.035 ns) = 6.407 ns; Loc. = LCCOMB_X17_Y14_N4; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~13342'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~13338 DATA_PATH:DP|ALU:ULA|Add1~13342 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.442 ns DATA_PATH:DP\|ALU:ULA\|Add1~13346 17 COMB LCCOMB_X17_Y14_N6 2 " "Info: 17: + IC(0.000 ns) + CELL(0.035 ns) = 6.442 ns; Loc. = LCCOMB_X17_Y14_N6; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~13346'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~13342 DATA_PATH:DP|ALU:ULA|Add1~13346 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.477 ns DATA_PATH:DP\|ALU:ULA\|Add1~13350 18 COMB LCCOMB_X17_Y14_N8 2 " "Info: 18: + IC(0.000 ns) + CELL(0.035 ns) = 6.477 ns; Loc. = LCCOMB_X17_Y14_N8; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~13350'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~13346 DATA_PATH:DP|ALU:ULA|Add1~13350 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.512 ns DATA_PATH:DP\|ALU:ULA\|Add1~13354 19 COMB LCCOMB_X17_Y14_N10 2 " "Info: 19: + IC(0.000 ns) + CELL(0.035 ns) = 6.512 ns; Loc. = LCCOMB_X17_Y14_N10; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~13354'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~13350 DATA_PATH:DP|ALU:ULA|Add1~13354 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.547 ns DATA_PATH:DP\|ALU:ULA\|Add1~13358 20 COMB LCCOMB_X17_Y14_N12 2 " "Info: 20: + IC(0.000 ns) + CELL(0.035 ns) = 6.547 ns; Loc. = LCCOMB_X17_Y14_N12; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~13358'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~13354 DATA_PATH:DP|ALU:ULA|Add1~13358 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.209 ns) 6.756 ns DATA_PATH:DP\|ALU:ULA\|Add1~13362 21 COMB LCCOMB_X17_Y14_N14 2 " "Info: 21: + IC(0.000 ns) + CELL(0.209 ns) = 6.756 ns; Loc. = LCCOMB_X17_Y14_N14; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~13362'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.209 ns" { DATA_PATH:DP|ALU:ULA|Add1~13358 DATA_PATH:DP|ALU:ULA|Add1~13362 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.791 ns DATA_PATH:DP\|ALU:ULA\|Add1~13366 22 COMB LCCOMB_X17_Y13_N0 2 " "Info: 22: + IC(0.000 ns) + CELL(0.035 ns) = 6.791 ns; Loc. = LCCOMB_X17_Y13_N0; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~13366'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~13362 DATA_PATH:DP|ALU:ULA|Add1~13366 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.826 ns DATA_PATH:DP\|ALU:ULA\|Add1~13370 23 COMB LCCOMB_X17_Y13_N2 2 " "Info: 23: + IC(0.000 ns) + CELL(0.035 ns) = 6.826 ns; Loc. = LCCOMB_X17_Y13_N2; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~13370'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~13366 DATA_PATH:DP|ALU:ULA|Add1~13370 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 6.951 ns DATA_PATH:DP\|ALU:ULA\|Add1~13373 24 COMB LCCOMB_X17_Y13_N4 1 " "Info: 24: + IC(0.000 ns) + CELL(0.125 ns) = 6.951 ns; Loc. = LCCOMB_X17_Y13_N4; Fanout = 1; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~13373'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { DATA_PATH:DP|ALU:ULA|Add1~13370 DATA_PATH:DP|ALU:ULA|Add1~13373 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.665 ns) + CELL(0.053 ns) 7.669 ns DATA_PATH:DP\|ALU:ULA\|R\[17\]~22847 25 COMB LCCOMB_X18_Y16_N24 5 " "Info: 25: + IC(0.665 ns) + CELL(0.053 ns) = 7.669 ns; Loc. = LCCOMB_X18_Y16_N24; Fanout = 5; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|R\[17\]~22847'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.718 ns" { DATA_PATH:DP|ALU:ULA|Add1~13373 DATA_PATH:DP|ALU:ULA|R[17]~22847 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/ALU.sv" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.109 ns) + CELL(0.272 ns) 9.050 ns DATA_PATH:DP\|Deslocador:DESLOC\|Mux15~14 26 COMB LCCOMB_X25_Y12_N12 5 " "Info: 26: + IC(1.109 ns) + CELL(0.272 ns) = 9.050 ns; Loc. = LCCOMB_X25_Y12_N12; Fanout = 5; COMB Node = 'DATA_PATH:DP\|Deslocador:DESLOC\|Mux15~14'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.381 ns" { DATA_PATH:DP|ALU:ULA|R[17]~22847 DATA_PATH:DP|Deslocador:DESLOC|Mux15~14 } "NODE_NAME" } } { "Deslocador.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/Deslocador.sv" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.799 ns) + CELL(0.053 ns) 9.902 ns DATA_PATH:DP\|Registrador:H\|guarda~1206 27 COMB LCCOMB_X21_Y14_N6 7 " "Info: 27: + IC(0.799 ns) + CELL(0.053 ns) = 9.902 ns; Loc. = LCCOMB_X21_Y14_N6; Fanout = 7; COMB Node = 'DATA_PATH:DP\|Registrador:H\|guarda~1206'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.852 ns" { DATA_PATH:DP|Deslocador:DESLOC|Mux15~14 DATA_PATH:DP|Registrador:H|guarda~1206 } "NODE_NAME" } } { "Registrador.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/Registrador.sv" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.421 ns) + CELL(0.309 ns) 11.632 ns DATA_PATH:DP\|Registrador:OPC\|guarda\[16\] 28 REG LCFF_X26_Y15_N1 2 " "Info: 28: + IC(1.421 ns) + CELL(0.309 ns) = 11.632 ns; Loc. = LCFF_X26_Y15_N1; Fanout = 2; REG Node = 'DATA_PATH:DP\|Registrador:OPC\|guarda\[16\]'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.730 ns" { DATA_PATH:DP|Registrador:H|guarda~1206 DATA_PATH:DP|Registrador:OPC|guarda[16] } "NODE_NAME" } } { "Registrador.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/Registrador.sv" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.473 ns ( 29.86 % ) " "Info: Total cell delay = 3.473 ns ( 29.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.159 ns ( 70.14 % ) " "Info: Total interconnect delay = 8.159 ns ( 70.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "11.632 ns" { ROM:inst3|NEXT_INSTRUCT[18] DATA_PATH:DP|DecodificadorA:DecA|Decoder0~1495 DATA_PATH:DP|MDR:mdr|A[0]~6518 DATA_PATH:DP|MDR:mdr|A[0]~6519 DATA_PATH:DP|ALU:ULA|Add0~452 DATA_PATH:DP|ALU:ULA|Add0~455 DATA_PATH:DP|ALU:ULA|Add1~13295 DATA_PATH:DP|ALU:ULA|Add1~13310 DATA_PATH:DP|ALU:ULA|Add1~13314 DATA_PATH:DP|ALU:ULA|Add1~13318 DATA_PATH:DP|ALU:ULA|Add1~13322 DATA_PATH:DP|ALU:ULA|Add1~13326 DATA_PATH:DP|ALU:ULA|Add1~13330 DATA_PATH:DP|ALU:ULA|Add1~13334 DATA_PATH:DP|ALU:ULA|Add1~13338 DATA_PATH:DP|ALU:ULA|Add1~13342 DATA_PATH:DP|ALU:ULA|Add1~13346 DATA_PATH:DP|ALU:ULA|Add1~13350 DATA_PATH:DP|ALU:ULA|Add1~13354 DATA_PATH:DP|ALU:ULA|Add1~13358 DATA_PATH:DP|ALU:ULA|Add1~13362 DATA_PATH:DP|ALU:ULA|Add1~13366 DATA_PATH:DP|ALU:ULA|Add1~13370 DATA_PATH:DP|ALU:ULA|Add1~13373 DATA_PATH:DP|ALU:ULA|R[17]~22847 DATA_PATH:DP|Deslocador:DESLOC|Mux15~14 DATA_PATH:DP|Registrador:H|guarda~1206 DATA_PATH:DP|Registrador:OPC|guarda[16] } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "11.632 ns" { ROM:inst3|NEXT_INSTRUCT[18] {} DATA_PATH:DP|DecodificadorA:DecA|Decoder0~1495 {} DATA_PATH:DP|MDR:mdr|A[0]~6518 {} DATA_PATH:DP|MDR:mdr|A[0]~6519 {} DATA_PATH:DP|ALU:ULA|Add0~452 {} DATA_PATH:DP|ALU:ULA|Add0~455 {} DATA_PATH:DP|ALU:ULA|Add1~13295 {} DATA_PATH:DP|ALU:ULA|Add1~13310 {} DATA_PATH:DP|ALU:ULA|Add1~13314 {} DATA_PATH:DP|ALU:ULA|Add1~13318 {} DATA_PATH:DP|ALU:ULA|Add1~13322 {} DATA_PATH:DP|ALU:ULA|Add1~13326 {} DATA_PATH:DP|ALU:ULA|Add1~13330 {} DATA_PATH:DP|ALU:ULA|Add1~13334 {} DATA_PATH:DP|ALU:ULA|Add1~13338 {} DATA_PATH:DP|ALU:ULA|Add1~13342 {} DATA_PATH:DP|ALU:ULA|Add1~13346 {} DATA_PATH:DP|ALU:ULA|Add1~13350 {} DATA_PATH:DP|ALU:ULA|Add1~13354 {} DATA_PATH:DP|ALU:ULA|Add1~13358 {} DATA_PATH:DP|ALU:ULA|Add1~13362 {} DATA_PATH:DP|ALU:ULA|Add1~13366 {} DATA_PATH:DP|ALU:ULA|Add1~13370 {} DATA_PATH:DP|ALU:ULA|Add1~13373 {} DATA_PATH:DP|ALU:ULA|R[17]~22847 {} DATA_PATH:DP|Deslocador:DESLOC|Mux15~14 {} DATA_PATH:DP|Registrador:H|guarda~1206 {} DATA_PATH:DP|Registrador:OPC|guarda[16] {} } { 0.000ns 0.360ns 1.728ns 0.246ns 0.809ns 0.000ns 0.815ns 0.207ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.665ns 1.109ns 0.799ns 1.421ns } { 0.000ns 0.366ns 0.272ns 0.272ns 0.350ns 0.125ns 0.053ns 0.350ns 0.035ns 0.035ns 0.035ns 0.035ns 0.209ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.209ns 0.035ns 0.035ns 0.125ns 0.053ns 0.272ns 0.053ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.006 ns - Smallest " "Info: - Smallest clock skew is 0.006 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.484 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.484 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "MIC2.bdf" "" { Schematic "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/MIC2.bdf" { { 560 2608 2624 728 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 1515 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1515; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "MIC2.bdf" "" { Schematic "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/MIC2.bdf" { { 560 2608 2624 728 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.669 ns) + CELL(0.618 ns) 2.484 ns DATA_PATH:DP\|Registrador:OPC\|guarda\[16\] 3 REG LCFF_X26_Y15_N1 2 " "Info: 3: + IC(0.669 ns) + CELL(0.618 ns) = 2.484 ns; Loc. = LCFF_X26_Y15_N1; Fanout = 2; REG Node = 'DATA_PATH:DP\|Registrador:OPC\|guarda\[16\]'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.287 ns" { clk~clkctrl DATA_PATH:DP|Registrador:OPC|guarda[16] } "NODE_NAME" } } { "Registrador.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/Registrador.sv" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.26 % ) " "Info: Total cell delay = 1.472 ns ( 59.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.012 ns ( 40.74 % ) " "Info: Total interconnect delay = 1.012 ns ( 40.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.484 ns" { clk clk~clkctrl DATA_PATH:DP|Registrador:OPC|guarda[16] } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.484 ns" { clk {} clk~combout {} clk~clkctrl {} DATA_PATH:DP|Registrador:OPC|guarda[16] {} } { 0.000ns 0.000ns 0.343ns 0.669ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.478 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.478 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "MIC2.bdf" "" { Schematic "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/MIC2.bdf" { { 560 2608 2624 728 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 1515 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1515; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "MIC2.bdf" "" { Schematic "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/MIC2.bdf" { { 560 2608 2624 728 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.663 ns) + CELL(0.618 ns) 2.478 ns ROM:inst3\|NEXT_INSTRUCT\[18\] 3 REG LCFF_X22_Y15_N27 22 " "Info: 3: + IC(0.663 ns) + CELL(0.618 ns) = 2.478 ns; Loc. = LCFF_X22_Y15_N27; Fanout = 22; REG Node = 'ROM:inst3\|NEXT_INSTRUCT\[18\]'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.281 ns" { clk~clkctrl ROM:inst3|NEXT_INSTRUCT[18] } "NODE_NAME" } } { "ROM.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/ROM.sv" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.40 % ) " "Info: Total cell delay = 1.472 ns ( 59.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.006 ns ( 40.60 % ) " "Info: Total interconnect delay = 1.006 ns ( 40.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.478 ns" { clk clk~clkctrl ROM:inst3|NEXT_INSTRUCT[18] } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.478 ns" { clk {} clk~combout {} clk~clkctrl {} ROM:inst3|NEXT_INSTRUCT[18] {} } { 0.000ns 0.000ns 0.343ns 0.663ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.484 ns" { clk clk~clkctrl DATA_PATH:DP|Registrador:OPC|guarda[16] } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.484 ns" { clk {} clk~combout {} clk~clkctrl {} DATA_PATH:DP|Registrador:OPC|guarda[16] {} } { 0.000ns 0.000ns 0.343ns 0.669ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.478 ns" { clk clk~clkctrl ROM:inst3|NEXT_INSTRUCT[18] } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.478 ns" { clk {} clk~combout {} clk~clkctrl {} ROM:inst3|NEXT_INSTRUCT[18] {} } { 0.000ns 0.000ns 0.343ns 0.663ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "ROM.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/ROM.sv" 90 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Registrador.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/Registrador.sv" 34 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "ROM.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/ROM.sv" 90 -1 0 } } { "Registrador.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/Registrador.sv" 34 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 0}  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "11.632 ns" { ROM:inst3|NEXT_INSTRUCT[18] DATA_PATH:DP|DecodificadorA:DecA|Decoder0~1495 DATA_PATH:DP|MDR:mdr|A[0]~6518 DATA_PATH:DP|MDR:mdr|A[0]~6519 DATA_PATH:DP|ALU:ULA|Add0~452 DATA_PATH:DP|ALU:ULA|Add0~455 DATA_PATH:DP|ALU:ULA|Add1~13295 DATA_PATH:DP|ALU:ULA|Add1~13310 DATA_PATH:DP|ALU:ULA|Add1~13314 DATA_PATH:DP|ALU:ULA|Add1~13318 DATA_PATH:DP|ALU:ULA|Add1~13322 DATA_PATH:DP|ALU:ULA|Add1~13326 DATA_PATH:DP|ALU:ULA|Add1~13330 DATA_PATH:DP|ALU:ULA|Add1~13334 DATA_PATH:DP|ALU:ULA|Add1~13338 DATA_PATH:DP|ALU:ULA|Add1~13342 DATA_PATH:DP|ALU:ULA|Add1~13346 DATA_PATH:DP|ALU:ULA|Add1~13350 DATA_PATH:DP|ALU:ULA|Add1~13354 DATA_PATH:DP|ALU:ULA|Add1~13358 DATA_PATH:DP|ALU:ULA|Add1~13362 DATA_PATH:DP|ALU:ULA|Add1~13366 DATA_PATH:DP|ALU:ULA|Add1~13370 DATA_PATH:DP|ALU:ULA|Add1~13373 DATA_PATH:DP|ALU:ULA|R[17]~22847 DATA_PATH:DP|Deslocador:DESLOC|Mux15~14 DATA_PATH:DP|Registrador:H|guarda~1206 DATA_PATH:DP|Registrador:OPC|guarda[16] } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "11.632 ns" { ROM:inst3|NEXT_INSTRUCT[18] {} DATA_PATH:DP|DecodificadorA:DecA|Decoder0~1495 {} DATA_PATH:DP|MDR:mdr|A[0]~6518 {} DATA_PATH:DP|MDR:mdr|A[0]~6519 {} DATA_PATH:DP|ALU:ULA|Add0~452 {} DATA_PATH:DP|ALU:ULA|Add0~455 {} DATA_PATH:DP|ALU:ULA|Add1~13295 {} DATA_PATH:DP|ALU:ULA|Add1~13310 {} DATA_PATH:DP|ALU:ULA|Add1~13314 {} DATA_PATH:DP|ALU:ULA|Add1~13318 {} DATA_PATH:DP|ALU:ULA|Add1~13322 {} DATA_PATH:DP|ALU:ULA|Add1~13326 {} DATA_PATH:DP|ALU:ULA|Add1~13330 {} DATA_PATH:DP|ALU:ULA|Add1~13334 {} DATA_PATH:DP|ALU:ULA|Add1~13338 {} DATA_PATH:DP|ALU:ULA|Add1~13342 {} DATA_PATH:DP|ALU:ULA|Add1~13346 {} DATA_PATH:DP|ALU:ULA|Add1~13350 {} DATA_PATH:DP|ALU:ULA|Add1~13354 {} DATA_PATH:DP|ALU:ULA|Add1~13358 {} DATA_PATH:DP|ALU:ULA|Add1~13362 {} DATA_PATH:DP|ALU:ULA|Add1~13366 {} DATA_PATH:DP|ALU:ULA|Add1~13370 {} DATA_PATH:DP|ALU:ULA|Add1~13373 {} DATA_PATH:DP|ALU:ULA|R[17]~22847 {} DATA_PATH:DP|Deslocador:DESLOC|Mux15~14 {} DATA_PATH:DP|Registrador:H|guarda~1206 {} DATA_PATH:DP|Registrador:OPC|guarda[16] {} } { 0.000ns 0.360ns 1.728ns 0.246ns 0.809ns 0.000ns 0.815ns 0.207ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.665ns 1.109ns 0.799ns 1.421ns } { 0.000ns 0.366ns 0.272ns 0.272ns 0.350ns 0.125ns 0.053ns 0.350ns 0.035ns 0.035ns 0.035ns 0.035ns 0.209ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.209ns 0.035ns 0.035ns 0.125ns 0.053ns 0.272ns 0.053ns 0.309ns } "" } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.484 ns" { clk clk~clkctrl DATA_PATH:DP|Registrador:OPC|guarda[16] } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.484 ns" { clk {} clk~combout {} clk~clkctrl {} DATA_PATH:DP|Registrador:OPC|guarda[16] {} } { 0.000ns 0.000ns 0.343ns 0.669ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.478 ns" { clk clk~clkctrl ROM:inst3|NEXT_INSTRUCT[18] } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.478 ns" { clk {} clk~combout {} clk~clkctrl {} ROM:inst3|NEXT_INSTRUCT[18] {} } { 0.000ns 0.000ns 0.343ns 0.663ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "DATA_PATH:DP\|Registrador:OPC\|guarda\[16\] reset clk 14.459 ns register " "Info: tsu for register \"DATA_PATH:DP\|Registrador:OPC\|guarda\[16\]\" (data pin = \"reset\", clock pin = \"clk\") is 14.459 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.853 ns + Longest pin register " "Info: + Longest pin to register delay is 16.853 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns reset 1 PIN PIN_AB15 175 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AB15; Fanout = 175; PIN Node = 'reset'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "MIC2.bdf" "" { Schematic "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/MIC2.bdf" { { 520 2840 2856 688 "reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.480 ns) + CELL(0.228 ns) 6.565 ns DATA_PATH:DP\|MBR:mbr\|saidaMBR\[3\]\[7\]~203 2 COMB LCCOMB_X22_Y15_N20 8 " "Info: 2: + IC(5.480 ns) + CELL(0.228 ns) = 6.565 ns; Loc. = LCCOMB_X22_Y15_N20; Fanout = 8; COMB Node = 'DATA_PATH:DP\|MBR:mbr\|saidaMBR\[3\]\[7\]~203'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.708 ns" { reset DATA_PATH:DP|MBR:mbr|saidaMBR[3][7]~203 } "NODE_NAME" } } { "MBR.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/MBR.sv" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.347 ns) + CELL(0.228 ns) 7.140 ns DATA_PATH:DP\|MDR:mdr\|A\[0\]~6516 3 COMB LCCOMB_X22_Y15_N6 2 " "Info: 3: + IC(0.347 ns) + CELL(0.228 ns) = 7.140 ns; Loc. = LCCOMB_X22_Y15_N6; Fanout = 2; COMB Node = 'DATA_PATH:DP\|MDR:mdr\|A\[0\]~6516'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.575 ns" { DATA_PATH:DP|MBR:mbr|saidaMBR[3][7]~203 DATA_PATH:DP|MDR:mdr|A[0]~6516 } "NODE_NAME" } } { "MDR.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/MDR.sv" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.171 ns) + CELL(0.154 ns) 8.465 ns DATA_PATH:DP\|MDR:mdr\|A\[0\]~6519 4 COMB LCCOMB_X21_Y15_N14 6 " "Info: 4: + IC(1.171 ns) + CELL(0.154 ns) = 8.465 ns; Loc. = LCCOMB_X21_Y15_N14; Fanout = 6; COMB Node = 'DATA_PATH:DP\|MDR:mdr\|A\[0\]~6519'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.325 ns" { DATA_PATH:DP|MDR:mdr|A[0]~6516 DATA_PATH:DP|MDR:mdr|A[0]~6519 } "NODE_NAME" } } { "MDR.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/MDR.sv" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.809 ns) + CELL(0.350 ns) 9.624 ns DATA_PATH:DP\|ALU:ULA\|Add0~452 5 COMB LCCOMB_X18_Y14_N0 2 " "Info: 5: + IC(0.809 ns) + CELL(0.350 ns) = 9.624 ns; Loc. = LCCOMB_X18_Y14_N0; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add0~452'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.159 ns" { DATA_PATH:DP|MDR:mdr|A[0]~6519 DATA_PATH:DP|ALU:ULA|Add0~452 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 9.749 ns DATA_PATH:DP\|ALU:ULA\|Add0~455 6 COMB LCCOMB_X18_Y14_N2 2 " "Info: 6: + IC(0.000 ns) + CELL(0.125 ns) = 9.749 ns; Loc. = LCCOMB_X18_Y14_N2; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add0~455'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { DATA_PATH:DP|ALU:ULA|Add0~452 DATA_PATH:DP|ALU:ULA|Add0~455 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.815 ns) + CELL(0.053 ns) 10.617 ns DATA_PATH:DP\|ALU:ULA\|Add1~13295 7 COMB LCCOMB_X17_Y15_N24 2 " "Info: 7: + IC(0.815 ns) + CELL(0.053 ns) = 10.617 ns; Loc. = LCCOMB_X17_Y15_N24; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~13295'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.868 ns" { DATA_PATH:DP|ALU:ULA|Add0~455 DATA_PATH:DP|ALU:ULA|Add1~13295 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.207 ns) + CELL(0.350 ns) 11.174 ns DATA_PATH:DP\|ALU:ULA\|Add1~13310 8 COMB LCCOMB_X17_Y15_N4 2 " "Info: 8: + IC(0.207 ns) + CELL(0.350 ns) = 11.174 ns; Loc. = LCCOMB_X17_Y15_N4; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~13310'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.557 ns" { DATA_PATH:DP|ALU:ULA|Add1~13295 DATA_PATH:DP|ALU:ULA|Add1~13310 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 11.209 ns DATA_PATH:DP\|ALU:ULA\|Add1~13314 9 COMB LCCOMB_X17_Y15_N6 2 " "Info: 9: + IC(0.000 ns) + CELL(0.035 ns) = 11.209 ns; Loc. = LCCOMB_X17_Y15_N6; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~13314'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~13310 DATA_PATH:DP|ALU:ULA|Add1~13314 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 11.244 ns DATA_PATH:DP\|ALU:ULA\|Add1~13318 10 COMB LCCOMB_X17_Y15_N8 2 " "Info: 10: + IC(0.000 ns) + CELL(0.035 ns) = 11.244 ns; Loc. = LCCOMB_X17_Y15_N8; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~13318'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~13314 DATA_PATH:DP|ALU:ULA|Add1~13318 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 11.279 ns DATA_PATH:DP\|ALU:ULA\|Add1~13322 11 COMB LCCOMB_X17_Y15_N10 2 " "Info: 11: + IC(0.000 ns) + CELL(0.035 ns) = 11.279 ns; Loc. = LCCOMB_X17_Y15_N10; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~13322'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~13318 DATA_PATH:DP|ALU:ULA|Add1~13322 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 11.314 ns DATA_PATH:DP\|ALU:ULA\|Add1~13326 12 COMB LCCOMB_X17_Y15_N12 2 " "Info: 12: + IC(0.000 ns) + CELL(0.035 ns) = 11.314 ns; Loc. = LCCOMB_X17_Y15_N12; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~13326'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~13322 DATA_PATH:DP|ALU:ULA|Add1~13326 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.209 ns) 11.523 ns DATA_PATH:DP\|ALU:ULA\|Add1~13330 13 COMB LCCOMB_X17_Y15_N14 2 " "Info: 13: + IC(0.000 ns) + CELL(0.209 ns) = 11.523 ns; Loc. = LCCOMB_X17_Y15_N14; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~13330'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.209 ns" { DATA_PATH:DP|ALU:ULA|Add1~13326 DATA_PATH:DP|ALU:ULA|Add1~13330 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 11.558 ns DATA_PATH:DP\|ALU:ULA\|Add1~13334 14 COMB LCCOMB_X17_Y14_N0 2 " "Info: 14: + IC(0.000 ns) + CELL(0.035 ns) = 11.558 ns; Loc. = LCCOMB_X17_Y14_N0; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~13334'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~13330 DATA_PATH:DP|ALU:ULA|Add1~13334 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 11.593 ns DATA_PATH:DP\|ALU:ULA\|Add1~13338 15 COMB LCCOMB_X17_Y14_N2 2 " "Info: 15: + IC(0.000 ns) + CELL(0.035 ns) = 11.593 ns; Loc. = LCCOMB_X17_Y14_N2; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~13338'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~13334 DATA_PATH:DP|ALU:ULA|Add1~13338 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 11.628 ns DATA_PATH:DP\|ALU:ULA\|Add1~13342 16 COMB LCCOMB_X17_Y14_N4 2 " "Info: 16: + IC(0.000 ns) + CELL(0.035 ns) = 11.628 ns; Loc. = LCCOMB_X17_Y14_N4; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~13342'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~13338 DATA_PATH:DP|ALU:ULA|Add1~13342 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 11.663 ns DATA_PATH:DP\|ALU:ULA\|Add1~13346 17 COMB LCCOMB_X17_Y14_N6 2 " "Info: 17: + IC(0.000 ns) + CELL(0.035 ns) = 11.663 ns; Loc. = LCCOMB_X17_Y14_N6; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~13346'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~13342 DATA_PATH:DP|ALU:ULA|Add1~13346 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 11.698 ns DATA_PATH:DP\|ALU:ULA\|Add1~13350 18 COMB LCCOMB_X17_Y14_N8 2 " "Info: 18: + IC(0.000 ns) + CELL(0.035 ns) = 11.698 ns; Loc. = LCCOMB_X17_Y14_N8; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~13350'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~13346 DATA_PATH:DP|ALU:ULA|Add1~13350 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 11.733 ns DATA_PATH:DP\|ALU:ULA\|Add1~13354 19 COMB LCCOMB_X17_Y14_N10 2 " "Info: 19: + IC(0.000 ns) + CELL(0.035 ns) = 11.733 ns; Loc. = LCCOMB_X17_Y14_N10; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~13354'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~13350 DATA_PATH:DP|ALU:ULA|Add1~13354 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 11.768 ns DATA_PATH:DP\|ALU:ULA\|Add1~13358 20 COMB LCCOMB_X17_Y14_N12 2 " "Info: 20: + IC(0.000 ns) + CELL(0.035 ns) = 11.768 ns; Loc. = LCCOMB_X17_Y14_N12; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~13358'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~13354 DATA_PATH:DP|ALU:ULA|Add1~13358 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.209 ns) 11.977 ns DATA_PATH:DP\|ALU:ULA\|Add1~13362 21 COMB LCCOMB_X17_Y14_N14 2 " "Info: 21: + IC(0.000 ns) + CELL(0.209 ns) = 11.977 ns; Loc. = LCCOMB_X17_Y14_N14; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~13362'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.209 ns" { DATA_PATH:DP|ALU:ULA|Add1~13358 DATA_PATH:DP|ALU:ULA|Add1~13362 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 12.012 ns DATA_PATH:DP\|ALU:ULA\|Add1~13366 22 COMB LCCOMB_X17_Y13_N0 2 " "Info: 22: + IC(0.000 ns) + CELL(0.035 ns) = 12.012 ns; Loc. = LCCOMB_X17_Y13_N0; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~13366'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~13362 DATA_PATH:DP|ALU:ULA|Add1~13366 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 12.047 ns DATA_PATH:DP\|ALU:ULA\|Add1~13370 23 COMB LCCOMB_X17_Y13_N2 2 " "Info: 23: + IC(0.000 ns) + CELL(0.035 ns) = 12.047 ns; Loc. = LCCOMB_X17_Y13_N2; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~13370'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~13366 DATA_PATH:DP|ALU:ULA|Add1~13370 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 12.172 ns DATA_PATH:DP\|ALU:ULA\|Add1~13373 24 COMB LCCOMB_X17_Y13_N4 1 " "Info: 24: + IC(0.000 ns) + CELL(0.125 ns) = 12.172 ns; Loc. = LCCOMB_X17_Y13_N4; Fanout = 1; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~13373'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { DATA_PATH:DP|ALU:ULA|Add1~13370 DATA_PATH:DP|ALU:ULA|Add1~13373 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.665 ns) + CELL(0.053 ns) 12.890 ns DATA_PATH:DP\|ALU:ULA\|R\[17\]~22847 25 COMB LCCOMB_X18_Y16_N24 5 " "Info: 25: + IC(0.665 ns) + CELL(0.053 ns) = 12.890 ns; Loc. = LCCOMB_X18_Y16_N24; Fanout = 5; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|R\[17\]~22847'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.718 ns" { DATA_PATH:DP|ALU:ULA|Add1~13373 DATA_PATH:DP|ALU:ULA|R[17]~22847 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/ALU.sv" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.109 ns) + CELL(0.272 ns) 14.271 ns DATA_PATH:DP\|Deslocador:DESLOC\|Mux15~14 26 COMB LCCOMB_X25_Y12_N12 5 " "Info: 26: + IC(1.109 ns) + CELL(0.272 ns) = 14.271 ns; Loc. = LCCOMB_X25_Y12_N12; Fanout = 5; COMB Node = 'DATA_PATH:DP\|Deslocador:DESLOC\|Mux15~14'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.381 ns" { DATA_PATH:DP|ALU:ULA|R[17]~22847 DATA_PATH:DP|Deslocador:DESLOC|Mux15~14 } "NODE_NAME" } } { "Deslocador.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/Deslocador.sv" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.799 ns) + CELL(0.053 ns) 15.123 ns DATA_PATH:DP\|Registrador:H\|guarda~1206 27 COMB LCCOMB_X21_Y14_N6 7 " "Info: 27: + IC(0.799 ns) + CELL(0.053 ns) = 15.123 ns; Loc. = LCCOMB_X21_Y14_N6; Fanout = 7; COMB Node = 'DATA_PATH:DP\|Registrador:H\|guarda~1206'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.852 ns" { DATA_PATH:DP|Deslocador:DESLOC|Mux15~14 DATA_PATH:DP|Registrador:H|guarda~1206 } "NODE_NAME" } } { "Registrador.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/Registrador.sv" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.421 ns) + CELL(0.309 ns) 16.853 ns DATA_PATH:DP\|Registrador:OPC\|guarda\[16\] 28 REG LCFF_X26_Y15_N1 2 " "Info: 28: + IC(1.421 ns) + CELL(0.309 ns) = 16.853 ns; Loc. = LCFF_X26_Y15_N1; Fanout = 2; REG Node = 'DATA_PATH:DP\|Registrador:OPC\|guarda\[16\]'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.730 ns" { DATA_PATH:DP|Registrador:H|guarda~1206 DATA_PATH:DP|Registrador:OPC|guarda[16] } "NODE_NAME" } } { "Registrador.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/Registrador.sv" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.030 ns ( 23.91 % ) " "Info: Total cell delay = 4.030 ns ( 23.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "12.823 ns ( 76.09 % ) " "Info: Total interconnect delay = 12.823 ns ( 76.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "16.853 ns" { reset DATA_PATH:DP|MBR:mbr|saidaMBR[3][7]~203 DATA_PATH:DP|MDR:mdr|A[0]~6516 DATA_PATH:DP|MDR:mdr|A[0]~6519 DATA_PATH:DP|ALU:ULA|Add0~452 DATA_PATH:DP|ALU:ULA|Add0~455 DATA_PATH:DP|ALU:ULA|Add1~13295 DATA_PATH:DP|ALU:ULA|Add1~13310 DATA_PATH:DP|ALU:ULA|Add1~13314 DATA_PATH:DP|ALU:ULA|Add1~13318 DATA_PATH:DP|ALU:ULA|Add1~13322 DATA_PATH:DP|ALU:ULA|Add1~13326 DATA_PATH:DP|ALU:ULA|Add1~13330 DATA_PATH:DP|ALU:ULA|Add1~13334 DATA_PATH:DP|ALU:ULA|Add1~13338 DATA_PATH:DP|ALU:ULA|Add1~13342 DATA_PATH:DP|ALU:ULA|Add1~13346 DATA_PATH:DP|ALU:ULA|Add1~13350 DATA_PATH:DP|ALU:ULA|Add1~13354 DATA_PATH:DP|ALU:ULA|Add1~13358 DATA_PATH:DP|ALU:ULA|Add1~13362 DATA_PATH:DP|ALU:ULA|Add1~13366 DATA_PATH:DP|ALU:ULA|Add1~13370 DATA_PATH:DP|ALU:ULA|Add1~13373 DATA_PATH:DP|ALU:ULA|R[17]~22847 DATA_PATH:DP|Deslocador:DESLOC|Mux15~14 DATA_PATH:DP|Registrador:H|guarda~1206 DATA_PATH:DP|Registrador:OPC|guarda[16] } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "16.853 ns" { reset {} reset~combout {} DATA_PATH:DP|MBR:mbr|saidaMBR[3][7]~203 {} DATA_PATH:DP|MDR:mdr|A[0]~6516 {} DATA_PATH:DP|MDR:mdr|A[0]~6519 {} DATA_PATH:DP|ALU:ULA|Add0~452 {} DATA_PATH:DP|ALU:ULA|Add0~455 {} DATA_PATH:DP|ALU:ULA|Add1~13295 {} DATA_PATH:DP|ALU:ULA|Add1~13310 {} DATA_PATH:DP|ALU:ULA|Add1~13314 {} DATA_PATH:DP|ALU:ULA|Add1~13318 {} DATA_PATH:DP|ALU:ULA|Add1~13322 {} DATA_PATH:DP|ALU:ULA|Add1~13326 {} DATA_PATH:DP|ALU:ULA|Add1~13330 {} DATA_PATH:DP|ALU:ULA|Add1~13334 {} DATA_PATH:DP|ALU:ULA|Add1~13338 {} DATA_PATH:DP|ALU:ULA|Add1~13342 {} DATA_PATH:DP|ALU:ULA|Add1~13346 {} DATA_PATH:DP|ALU:ULA|Add1~13350 {} DATA_PATH:DP|ALU:ULA|Add1~13354 {} DATA_PATH:DP|ALU:ULA|Add1~13358 {} DATA_PATH:DP|ALU:ULA|Add1~13362 {} DATA_PATH:DP|ALU:ULA|Add1~13366 {} DATA_PATH:DP|ALU:ULA|Add1~13370 {} DATA_PATH:DP|ALU:ULA|Add1~13373 {} DATA_PATH:DP|ALU:ULA|R[17]~22847 {} DATA_PATH:DP|Deslocador:DESLOC|Mux15~14 {} DATA_PATH:DP|Registrador:H|guarda~1206 {} DATA_PATH:DP|Registrador:OPC|guarda[16] {} } { 0.000ns 0.000ns 5.480ns 0.347ns 1.171ns 0.809ns 0.000ns 0.815ns 0.207ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.665ns 1.109ns 0.799ns 1.421ns } { 0.000ns 0.857ns 0.228ns 0.228ns 0.154ns 0.350ns 0.125ns 0.053ns 0.350ns 0.035ns 0.035ns 0.035ns 0.035ns 0.209ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.209ns 0.035ns 0.035ns 0.125ns 0.053ns 0.272ns 0.053ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Registrador.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/Registrador.sv" 34 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.484 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.484 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "MIC2.bdf" "" { Schematic "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/MIC2.bdf" { { 560 2608 2624 728 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 1515 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1515; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "MIC2.bdf" "" { Schematic "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/MIC2.bdf" { { 560 2608 2624 728 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.669 ns) + CELL(0.618 ns) 2.484 ns DATA_PATH:DP\|Registrador:OPC\|guarda\[16\] 3 REG LCFF_X26_Y15_N1 2 " "Info: 3: + IC(0.669 ns) + CELL(0.618 ns) = 2.484 ns; Loc. = LCFF_X26_Y15_N1; Fanout = 2; REG Node = 'DATA_PATH:DP\|Registrador:OPC\|guarda\[16\]'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.287 ns" { clk~clkctrl DATA_PATH:DP|Registrador:OPC|guarda[16] } "NODE_NAME" } } { "Registrador.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/Registrador.sv" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.26 % ) " "Info: Total cell delay = 1.472 ns ( 59.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.012 ns ( 40.74 % ) " "Info: Total interconnect delay = 1.012 ns ( 40.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.484 ns" { clk clk~clkctrl DATA_PATH:DP|Registrador:OPC|guarda[16] } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.484 ns" { clk {} clk~combout {} clk~clkctrl {} DATA_PATH:DP|Registrador:OPC|guarda[16] {} } { 0.000ns 0.000ns 0.343ns 0.669ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "16.853 ns" { reset DATA_PATH:DP|MBR:mbr|saidaMBR[3][7]~203 DATA_PATH:DP|MDR:mdr|A[0]~6516 DATA_PATH:DP|MDR:mdr|A[0]~6519 DATA_PATH:DP|ALU:ULA|Add0~452 DATA_PATH:DP|ALU:ULA|Add0~455 DATA_PATH:DP|ALU:ULA|Add1~13295 DATA_PATH:DP|ALU:ULA|Add1~13310 DATA_PATH:DP|ALU:ULA|Add1~13314 DATA_PATH:DP|ALU:ULA|Add1~13318 DATA_PATH:DP|ALU:ULA|Add1~13322 DATA_PATH:DP|ALU:ULA|Add1~13326 DATA_PATH:DP|ALU:ULA|Add1~13330 DATA_PATH:DP|ALU:ULA|Add1~13334 DATA_PATH:DP|ALU:ULA|Add1~13338 DATA_PATH:DP|ALU:ULA|Add1~13342 DATA_PATH:DP|ALU:ULA|Add1~13346 DATA_PATH:DP|ALU:ULA|Add1~13350 DATA_PATH:DP|ALU:ULA|Add1~13354 DATA_PATH:DP|ALU:ULA|Add1~13358 DATA_PATH:DP|ALU:ULA|Add1~13362 DATA_PATH:DP|ALU:ULA|Add1~13366 DATA_PATH:DP|ALU:ULA|Add1~13370 DATA_PATH:DP|ALU:ULA|Add1~13373 DATA_PATH:DP|ALU:ULA|R[17]~22847 DATA_PATH:DP|Deslocador:DESLOC|Mux15~14 DATA_PATH:DP|Registrador:H|guarda~1206 DATA_PATH:DP|Registrador:OPC|guarda[16] } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "16.853 ns" { reset {} reset~combout {} DATA_PATH:DP|MBR:mbr|saidaMBR[3][7]~203 {} DATA_PATH:DP|MDR:mdr|A[0]~6516 {} DATA_PATH:DP|MDR:mdr|A[0]~6519 {} DATA_PATH:DP|ALU:ULA|Add0~452 {} DATA_PATH:DP|ALU:ULA|Add0~455 {} DATA_PATH:DP|ALU:ULA|Add1~13295 {} DATA_PATH:DP|ALU:ULA|Add1~13310 {} DATA_PATH:DP|ALU:ULA|Add1~13314 {} DATA_PATH:DP|ALU:ULA|Add1~13318 {} DATA_PATH:DP|ALU:ULA|Add1~13322 {} DATA_PATH:DP|ALU:ULA|Add1~13326 {} DATA_PATH:DP|ALU:ULA|Add1~13330 {} DATA_PATH:DP|ALU:ULA|Add1~13334 {} DATA_PATH:DP|ALU:ULA|Add1~13338 {} DATA_PATH:DP|ALU:ULA|Add1~13342 {} DATA_PATH:DP|ALU:ULA|Add1~13346 {} DATA_PATH:DP|ALU:ULA|Add1~13350 {} DATA_PATH:DP|ALU:ULA|Add1~13354 {} DATA_PATH:DP|ALU:ULA|Add1~13358 {} DATA_PATH:DP|ALU:ULA|Add1~13362 {} DATA_PATH:DP|ALU:ULA|Add1~13366 {} DATA_PATH:DP|ALU:ULA|Add1~13370 {} DATA_PATH:DP|ALU:ULA|Add1~13373 {} DATA_PATH:DP|ALU:ULA|R[17]~22847 {} DATA_PATH:DP|Deslocador:DESLOC|Mux15~14 {} DATA_PATH:DP|Registrador:H|guarda~1206 {} DATA_PATH:DP|Registrador:OPC|guarda[16] {} } { 0.000ns 0.000ns 5.480ns 0.347ns 1.171ns 0.809ns 0.000ns 0.815ns 0.207ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.665ns 1.109ns 0.799ns 1.421ns } { 0.000ns 0.857ns 0.228ns 0.228ns 0.154ns 0.350ns 0.125ns 0.053ns 0.350ns 0.035ns 0.035ns 0.035ns 0.035ns 0.209ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.209ns 0.035ns 0.035ns 0.125ns 0.053ns 0.272ns 0.053ns 0.309ns } "" } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.484 ns" { clk clk~clkctrl DATA_PATH:DP|Registrador:OPC|guarda[16] } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.484 ns" { clk {} clk~combout {} clk~clkctrl {} DATA_PATH:DP|Registrador:OPC|guarda[16] {} } { 0.000ns 0.000ns 0.343ns 0.669ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk Z ROM:inst3\|NEXT_INSTRUCT\[18\] 16.333 ns register " "Info: tco from clock \"clk\" to destination pin \"Z\" through register \"ROM:inst3\|NEXT_INSTRUCT\[18\]\" is 16.333 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.478 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.478 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "MIC2.bdf" "" { Schematic "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/MIC2.bdf" { { 560 2608 2624 728 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 1515 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1515; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "MIC2.bdf" "" { Schematic "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/MIC2.bdf" { { 560 2608 2624 728 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.663 ns) + CELL(0.618 ns) 2.478 ns ROM:inst3\|NEXT_INSTRUCT\[18\] 3 REG LCFF_X22_Y15_N27 22 " "Info: 3: + IC(0.663 ns) + CELL(0.618 ns) = 2.478 ns; Loc. = LCFF_X22_Y15_N27; Fanout = 22; REG Node = 'ROM:inst3\|NEXT_INSTRUCT\[18\]'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.281 ns" { clk~clkctrl ROM:inst3|NEXT_INSTRUCT[18] } "NODE_NAME" } } { "ROM.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/ROM.sv" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.40 % ) " "Info: Total cell delay = 1.472 ns ( 59.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.006 ns ( 40.60 % ) " "Info: Total interconnect delay = 1.006 ns ( 40.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.478 ns" { clk clk~clkctrl ROM:inst3|NEXT_INSTRUCT[18] } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.478 ns" { clk {} clk~combout {} clk~clkctrl {} ROM:inst3|NEXT_INSTRUCT[18] {} } { 0.000ns 0.000ns 0.343ns 0.663ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "ROM.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/ROM.sv" 90 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.761 ns + Longest register pin " "Info: + Longest register to pin delay is 13.761 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ROM:inst3\|NEXT_INSTRUCT\[18\] 1 REG LCFF_X22_Y15_N27 22 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y15_N27; Fanout = 22; REG Node = 'ROM:inst3\|NEXT_INSTRUCT\[18\]'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROM:inst3|NEXT_INSTRUCT[18] } "NODE_NAME" } } { "ROM.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/ROM.sv" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.366 ns) 0.726 ns DATA_PATH:DP\|DecodificadorA:DecA\|Decoder0~1495 2 COMB LCCOMB_X22_Y15_N22 34 " "Info: 2: + IC(0.360 ns) + CELL(0.366 ns) = 0.726 ns; Loc. = LCCOMB_X22_Y15_N22; Fanout = 34; COMB Node = 'DATA_PATH:DP\|DecodificadorA:DecA\|Decoder0~1495'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.726 ns" { ROM:inst3|NEXT_INSTRUCT[18] DATA_PATH:DP|DecodificadorA:DecA|Decoder0~1495 } "NODE_NAME" } } { "DecodificadorA.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/DecodificadorA.sv" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.728 ns) + CELL(0.272 ns) 2.726 ns DATA_PATH:DP\|MDR:mdr\|A\[0\]~6518 3 COMB LCCOMB_X21_Y15_N20 2 " "Info: 3: + IC(1.728 ns) + CELL(0.272 ns) = 2.726 ns; Loc. = LCCOMB_X21_Y15_N20; Fanout = 2; COMB Node = 'DATA_PATH:DP\|MDR:mdr\|A\[0\]~6518'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { DATA_PATH:DP|DecodificadorA:DecA|Decoder0~1495 DATA_PATH:DP|MDR:mdr|A[0]~6518 } "NODE_NAME" } } { "MDR.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/MDR.sv" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.272 ns) 3.244 ns DATA_PATH:DP\|MDR:mdr\|A\[0\]~6519 4 COMB LCCOMB_X21_Y15_N14 6 " "Info: 4: + IC(0.246 ns) + CELL(0.272 ns) = 3.244 ns; Loc. = LCCOMB_X21_Y15_N14; Fanout = 6; COMB Node = 'DATA_PATH:DP\|MDR:mdr\|A\[0\]~6519'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.518 ns" { DATA_PATH:DP|MDR:mdr|A[0]~6518 DATA_PATH:DP|MDR:mdr|A[0]~6519 } "NODE_NAME" } } { "MDR.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/MDR.sv" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.809 ns) + CELL(0.350 ns) 4.403 ns DATA_PATH:DP\|ALU:ULA\|Add0~452 5 COMB LCCOMB_X18_Y14_N0 2 " "Info: 5: + IC(0.809 ns) + CELL(0.350 ns) = 4.403 ns; Loc. = LCCOMB_X18_Y14_N0; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add0~452'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.159 ns" { DATA_PATH:DP|MDR:mdr|A[0]~6519 DATA_PATH:DP|ALU:ULA|Add0~452 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 4.528 ns DATA_PATH:DP\|ALU:ULA\|Add0~455 6 COMB LCCOMB_X18_Y14_N2 2 " "Info: 6: + IC(0.000 ns) + CELL(0.125 ns) = 4.528 ns; Loc. = LCCOMB_X18_Y14_N2; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add0~455'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { DATA_PATH:DP|ALU:ULA|Add0~452 DATA_PATH:DP|ALU:ULA|Add0~455 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.815 ns) + CELL(0.053 ns) 5.396 ns DATA_PATH:DP\|ALU:ULA\|Add1~13295 7 COMB LCCOMB_X17_Y15_N24 2 " "Info: 7: + IC(0.815 ns) + CELL(0.053 ns) = 5.396 ns; Loc. = LCCOMB_X17_Y15_N24; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~13295'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.868 ns" { DATA_PATH:DP|ALU:ULA|Add0~455 DATA_PATH:DP|ALU:ULA|Add1~13295 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.207 ns) + CELL(0.350 ns) 5.953 ns DATA_PATH:DP\|ALU:ULA\|Add1~13310 8 COMB LCCOMB_X17_Y15_N4 2 " "Info: 8: + IC(0.207 ns) + CELL(0.350 ns) = 5.953 ns; Loc. = LCCOMB_X17_Y15_N4; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~13310'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.557 ns" { DATA_PATH:DP|ALU:ULA|Add1~13295 DATA_PATH:DP|ALU:ULA|Add1~13310 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.988 ns DATA_PATH:DP\|ALU:ULA\|Add1~13314 9 COMB LCCOMB_X17_Y15_N6 2 " "Info: 9: + IC(0.000 ns) + CELL(0.035 ns) = 5.988 ns; Loc. = LCCOMB_X17_Y15_N6; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~13314'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~13310 DATA_PATH:DP|ALU:ULA|Add1~13314 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.023 ns DATA_PATH:DP\|ALU:ULA\|Add1~13318 10 COMB LCCOMB_X17_Y15_N8 2 " "Info: 10: + IC(0.000 ns) + CELL(0.035 ns) = 6.023 ns; Loc. = LCCOMB_X17_Y15_N8; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~13318'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~13314 DATA_PATH:DP|ALU:ULA|Add1~13318 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.058 ns DATA_PATH:DP\|ALU:ULA\|Add1~13322 11 COMB LCCOMB_X17_Y15_N10 2 " "Info: 11: + IC(0.000 ns) + CELL(0.035 ns) = 6.058 ns; Loc. = LCCOMB_X17_Y15_N10; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~13322'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~13318 DATA_PATH:DP|ALU:ULA|Add1~13322 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.093 ns DATA_PATH:DP\|ALU:ULA\|Add1~13326 12 COMB LCCOMB_X17_Y15_N12 2 " "Info: 12: + IC(0.000 ns) + CELL(0.035 ns) = 6.093 ns; Loc. = LCCOMB_X17_Y15_N12; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~13326'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~13322 DATA_PATH:DP|ALU:ULA|Add1~13326 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.209 ns) 6.302 ns DATA_PATH:DP\|ALU:ULA\|Add1~13330 13 COMB LCCOMB_X17_Y15_N14 2 " "Info: 13: + IC(0.000 ns) + CELL(0.209 ns) = 6.302 ns; Loc. = LCCOMB_X17_Y15_N14; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~13330'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.209 ns" { DATA_PATH:DP|ALU:ULA|Add1~13326 DATA_PATH:DP|ALU:ULA|Add1~13330 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.337 ns DATA_PATH:DP\|ALU:ULA\|Add1~13334 14 COMB LCCOMB_X17_Y14_N0 2 " "Info: 14: + IC(0.000 ns) + CELL(0.035 ns) = 6.337 ns; Loc. = LCCOMB_X17_Y14_N0; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~13334'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~13330 DATA_PATH:DP|ALU:ULA|Add1~13334 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 6.462 ns DATA_PATH:DP\|ALU:ULA\|Add1~13337 15 COMB LCCOMB_X17_Y14_N2 2 " "Info: 15: + IC(0.000 ns) + CELL(0.125 ns) = 6.462 ns; Loc. = LCCOMB_X17_Y14_N2; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~13337'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { DATA_PATH:DP|ALU:ULA|Add1~13334 DATA_PATH:DP|ALU:ULA|Add1~13337 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.789 ns) + CELL(0.154 ns) 7.405 ns DATA_PATH:DP\|ALU:ULA\|R\[8\]~22870 16 COMB LCCOMB_X25_Y14_N4 1 " "Info: 16: + IC(0.789 ns) + CELL(0.154 ns) = 7.405 ns; Loc. = LCCOMB_X25_Y14_N4; Fanout = 1; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|R\[8\]~22870'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.943 ns" { DATA_PATH:DP|ALU:ULA|Add1~13337 DATA_PATH:DP|ALU:ULA|R[8]~22870 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/ALU.sv" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.773 ns) + CELL(0.357 ns) 8.535 ns DATA_PATH:DP\|ALU:ULA\|Equal0~149 17 COMB LCCOMB_X19_Y14_N30 1 " "Info: 17: + IC(0.773 ns) + CELL(0.357 ns) = 8.535 ns; Loc. = LCCOMB_X19_Y14_N30; Fanout = 1; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Equal0~149'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.130 ns" { DATA_PATH:DP|ALU:ULA|R[8]~22870 DATA_PATH:DP|ALU:ULA|Equal0~149 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/ALU.sv" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.202 ns) + CELL(0.053 ns) 8.790 ns DATA_PATH:DP\|ALU:ULA\|Equal0~146 18 COMB LCCOMB_X19_Y14_N8 2 " "Info: 18: + IC(0.202 ns) + CELL(0.053 ns) = 8.790 ns; Loc. = LCCOMB_X19_Y14_N8; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Equal0~146'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.255 ns" { DATA_PATH:DP|ALU:ULA|Equal0~149 DATA_PATH:DP|ALU:ULA|Equal0~146 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/ALU.sv" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.422 ns) + CELL(0.378 ns) 10.590 ns DATA_PATH:DP\|ALU:ULA\|Equal0~147 19 COMB LCCOMB_X21_Y12_N24 1 " "Info: 19: + IC(1.422 ns) + CELL(0.378 ns) = 10.590 ns; Loc. = LCCOMB_X21_Y12_N24; Fanout = 1; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Equal0~147'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { DATA_PATH:DP|ALU:ULA|Equal0~146 DATA_PATH:DP|ALU:ULA|Equal0~147 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/ALU.sv" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.183 ns) + CELL(1.988 ns) 13.761 ns Z 20 PIN PIN_W10 0 " "Info: 20: + IC(1.183 ns) + CELL(1.988 ns) = 13.761 ns; Loc. = PIN_W10; Fanout = 0; PIN Node = 'Z'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.171 ns" { DATA_PATH:DP|ALU:ULA|Equal0~147 Z } "NODE_NAME" } } { "MIC2.bdf" "" { Schematic "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/MIC2.bdf" { { 1208 3720 3736 1384 "Z" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.227 ns ( 37.98 % ) " "Info: Total cell delay = 5.227 ns ( 37.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.534 ns ( 62.02 % ) " "Info: Total interconnect delay = 8.534 ns ( 62.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "13.761 ns" { ROM:inst3|NEXT_INSTRUCT[18] DATA_PATH:DP|DecodificadorA:DecA|Decoder0~1495 DATA_PATH:DP|MDR:mdr|A[0]~6518 DATA_PATH:DP|MDR:mdr|A[0]~6519 DATA_PATH:DP|ALU:ULA|Add0~452 DATA_PATH:DP|ALU:ULA|Add0~455 DATA_PATH:DP|ALU:ULA|Add1~13295 DATA_PATH:DP|ALU:ULA|Add1~13310 DATA_PATH:DP|ALU:ULA|Add1~13314 DATA_PATH:DP|ALU:ULA|Add1~13318 DATA_PATH:DP|ALU:ULA|Add1~13322 DATA_PATH:DP|ALU:ULA|Add1~13326 DATA_PATH:DP|ALU:ULA|Add1~13330 DATA_PATH:DP|ALU:ULA|Add1~13334 DATA_PATH:DP|ALU:ULA|Add1~13337 DATA_PATH:DP|ALU:ULA|R[8]~22870 DATA_PATH:DP|ALU:ULA|Equal0~149 DATA_PATH:DP|ALU:ULA|Equal0~146 DATA_PATH:DP|ALU:ULA|Equal0~147 Z } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "13.761 ns" { ROM:inst3|NEXT_INSTRUCT[18] {} DATA_PATH:DP|DecodificadorA:DecA|Decoder0~1495 {} DATA_PATH:DP|MDR:mdr|A[0]~6518 {} DATA_PATH:DP|MDR:mdr|A[0]~6519 {} DATA_PATH:DP|ALU:ULA|Add0~452 {} DATA_PATH:DP|ALU:ULA|Add0~455 {} DATA_PATH:DP|ALU:ULA|Add1~13295 {} DATA_PATH:DP|ALU:ULA|Add1~13310 {} DATA_PATH:DP|ALU:ULA|Add1~13314 {} DATA_PATH:DP|ALU:ULA|Add1~13318 {} DATA_PATH:DP|ALU:ULA|Add1~13322 {} DATA_PATH:DP|ALU:ULA|Add1~13326 {} DATA_PATH:DP|ALU:ULA|Add1~13330 {} DATA_PATH:DP|ALU:ULA|Add1~13334 {} DATA_PATH:DP|ALU:ULA|Add1~13337 {} DATA_PATH:DP|ALU:ULA|R[8]~22870 {} DATA_PATH:DP|ALU:ULA|Equal0~149 {} DATA_PATH:DP|ALU:ULA|Equal0~146 {} DATA_PATH:DP|ALU:ULA|Equal0~147 {} Z {} } { 0.000ns 0.360ns 1.728ns 0.246ns 0.809ns 0.000ns 0.815ns 0.207ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.789ns 0.773ns 0.202ns 1.422ns 1.183ns } { 0.000ns 0.366ns 0.272ns 0.272ns 0.350ns 0.125ns 0.053ns 0.350ns 0.035ns 0.035ns 0.035ns 0.035ns 0.209ns 0.035ns 0.125ns 0.154ns 0.357ns 0.053ns 0.378ns 1.988ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.478 ns" { clk clk~clkctrl ROM:inst3|NEXT_INSTRUCT[18] } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.478 ns" { clk {} clk~combout {} clk~clkctrl {} ROM:inst3|NEXT_INSTRUCT[18] {} } { 0.000ns 0.000ns 0.343ns 0.663ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "13.761 ns" { ROM:inst3|NEXT_INSTRUCT[18] DATA_PATH:DP|DecodificadorA:DecA|Decoder0~1495 DATA_PATH:DP|MDR:mdr|A[0]~6518 DATA_PATH:DP|MDR:mdr|A[0]~6519 DATA_PATH:DP|ALU:ULA|Add0~452 DATA_PATH:DP|ALU:ULA|Add0~455 DATA_PATH:DP|ALU:ULA|Add1~13295 DATA_PATH:DP|ALU:ULA|Add1~13310 DATA_PATH:DP|ALU:ULA|Add1~13314 DATA_PATH:DP|ALU:ULA|Add1~13318 DATA_PATH:DP|ALU:ULA|Add1~13322 DATA_PATH:DP|ALU:ULA|Add1~13326 DATA_PATH:DP|ALU:ULA|Add1~13330 DATA_PATH:DP|ALU:ULA|Add1~13334 DATA_PATH:DP|ALU:ULA|Add1~13337 DATA_PATH:DP|ALU:ULA|R[8]~22870 DATA_PATH:DP|ALU:ULA|Equal0~149 DATA_PATH:DP|ALU:ULA|Equal0~146 DATA_PATH:DP|ALU:ULA|Equal0~147 Z } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "13.761 ns" { ROM:inst3|NEXT_INSTRUCT[18] {} DATA_PATH:DP|DecodificadorA:DecA|Decoder0~1495 {} DATA_PATH:DP|MDR:mdr|A[0]~6518 {} DATA_PATH:DP|MDR:mdr|A[0]~6519 {} DATA_PATH:DP|ALU:ULA|Add0~452 {} DATA_PATH:DP|ALU:ULA|Add0~455 {} DATA_PATH:DP|ALU:ULA|Add1~13295 {} DATA_PATH:DP|ALU:ULA|Add1~13310 {} DATA_PATH:DP|ALU:ULA|Add1~13314 {} DATA_PATH:DP|ALU:ULA|Add1~13318 {} DATA_PATH:DP|ALU:ULA|Add1~13322 {} DATA_PATH:DP|ALU:ULA|Add1~13326 {} DATA_PATH:DP|ALU:ULA|Add1~13330 {} DATA_PATH:DP|ALU:ULA|Add1~13334 {} DATA_PATH:DP|ALU:ULA|Add1~13337 {} DATA_PATH:DP|ALU:ULA|R[8]~22870 {} DATA_PATH:DP|ALU:ULA|Equal0~149 {} DATA_PATH:DP|ALU:ULA|Equal0~146 {} DATA_PATH:DP|ALU:ULA|Equal0~147 {} Z {} } { 0.000ns 0.360ns 1.728ns 0.246ns 0.809ns 0.000ns 0.815ns 0.207ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.789ns 0.773ns 0.202ns 1.422ns 1.183ns } { 0.000ns 0.366ns 0.272ns 0.272ns 0.350ns 0.125ns 0.053ns 0.350ns 0.035ns 0.035ns 0.035ns 0.035ns 0.209ns 0.035ns 0.125ns 0.154ns 0.357ns 0.053ns 0.378ns 1.988ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "reset Z 18.982 ns Longest " "Info: Longest tpd from source pin \"reset\" to destination pin \"Z\" is 18.982 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns reset 1 PIN PIN_AB15 175 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AB15; Fanout = 175; PIN Node = 'reset'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "MIC2.bdf" "" { Schematic "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/MIC2.bdf" { { 520 2840 2856 688 "reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.480 ns) + CELL(0.228 ns) 6.565 ns DATA_PATH:DP\|MBR:mbr\|saidaMBR\[3\]\[7\]~203 2 COMB LCCOMB_X22_Y15_N20 8 " "Info: 2: + IC(5.480 ns) + CELL(0.228 ns) = 6.565 ns; Loc. = LCCOMB_X22_Y15_N20; Fanout = 8; COMB Node = 'DATA_PATH:DP\|MBR:mbr\|saidaMBR\[3\]\[7\]~203'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.708 ns" { reset DATA_PATH:DP|MBR:mbr|saidaMBR[3][7]~203 } "NODE_NAME" } } { "MBR.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/MBR.sv" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.347 ns) + CELL(0.228 ns) 7.140 ns DATA_PATH:DP\|MDR:mdr\|A\[0\]~6516 3 COMB LCCOMB_X22_Y15_N6 2 " "Info: 3: + IC(0.347 ns) + CELL(0.228 ns) = 7.140 ns; Loc. = LCCOMB_X22_Y15_N6; Fanout = 2; COMB Node = 'DATA_PATH:DP\|MDR:mdr\|A\[0\]~6516'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.575 ns" { DATA_PATH:DP|MBR:mbr|saidaMBR[3][7]~203 DATA_PATH:DP|MDR:mdr|A[0]~6516 } "NODE_NAME" } } { "MDR.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/MDR.sv" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.171 ns) + CELL(0.154 ns) 8.465 ns DATA_PATH:DP\|MDR:mdr\|A\[0\]~6519 4 COMB LCCOMB_X21_Y15_N14 6 " "Info: 4: + IC(1.171 ns) + CELL(0.154 ns) = 8.465 ns; Loc. = LCCOMB_X21_Y15_N14; Fanout = 6; COMB Node = 'DATA_PATH:DP\|MDR:mdr\|A\[0\]~6519'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.325 ns" { DATA_PATH:DP|MDR:mdr|A[0]~6516 DATA_PATH:DP|MDR:mdr|A[0]~6519 } "NODE_NAME" } } { "MDR.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/MDR.sv" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.809 ns) + CELL(0.350 ns) 9.624 ns DATA_PATH:DP\|ALU:ULA\|Add0~452 5 COMB LCCOMB_X18_Y14_N0 2 " "Info: 5: + IC(0.809 ns) + CELL(0.350 ns) = 9.624 ns; Loc. = LCCOMB_X18_Y14_N0; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add0~452'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.159 ns" { DATA_PATH:DP|MDR:mdr|A[0]~6519 DATA_PATH:DP|ALU:ULA|Add0~452 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 9.749 ns DATA_PATH:DP\|ALU:ULA\|Add0~455 6 COMB LCCOMB_X18_Y14_N2 2 " "Info: 6: + IC(0.000 ns) + CELL(0.125 ns) = 9.749 ns; Loc. = LCCOMB_X18_Y14_N2; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add0~455'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { DATA_PATH:DP|ALU:ULA|Add0~452 DATA_PATH:DP|ALU:ULA|Add0~455 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.815 ns) + CELL(0.053 ns) 10.617 ns DATA_PATH:DP\|ALU:ULA\|Add1~13295 7 COMB LCCOMB_X17_Y15_N24 2 " "Info: 7: + IC(0.815 ns) + CELL(0.053 ns) = 10.617 ns; Loc. = LCCOMB_X17_Y15_N24; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~13295'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.868 ns" { DATA_PATH:DP|ALU:ULA|Add0~455 DATA_PATH:DP|ALU:ULA|Add1~13295 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.207 ns) + CELL(0.350 ns) 11.174 ns DATA_PATH:DP\|ALU:ULA\|Add1~13310 8 COMB LCCOMB_X17_Y15_N4 2 " "Info: 8: + IC(0.207 ns) + CELL(0.350 ns) = 11.174 ns; Loc. = LCCOMB_X17_Y15_N4; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~13310'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.557 ns" { DATA_PATH:DP|ALU:ULA|Add1~13295 DATA_PATH:DP|ALU:ULA|Add1~13310 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 11.209 ns DATA_PATH:DP\|ALU:ULA\|Add1~13314 9 COMB LCCOMB_X17_Y15_N6 2 " "Info: 9: + IC(0.000 ns) + CELL(0.035 ns) = 11.209 ns; Loc. = LCCOMB_X17_Y15_N6; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~13314'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~13310 DATA_PATH:DP|ALU:ULA|Add1~13314 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 11.244 ns DATA_PATH:DP\|ALU:ULA\|Add1~13318 10 COMB LCCOMB_X17_Y15_N8 2 " "Info: 10: + IC(0.000 ns) + CELL(0.035 ns) = 11.244 ns; Loc. = LCCOMB_X17_Y15_N8; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~13318'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~13314 DATA_PATH:DP|ALU:ULA|Add1~13318 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 11.279 ns DATA_PATH:DP\|ALU:ULA\|Add1~13322 11 COMB LCCOMB_X17_Y15_N10 2 " "Info: 11: + IC(0.000 ns) + CELL(0.035 ns) = 11.279 ns; Loc. = LCCOMB_X17_Y15_N10; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~13322'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~13318 DATA_PATH:DP|ALU:ULA|Add1~13322 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 11.314 ns DATA_PATH:DP\|ALU:ULA\|Add1~13326 12 COMB LCCOMB_X17_Y15_N12 2 " "Info: 12: + IC(0.000 ns) + CELL(0.035 ns) = 11.314 ns; Loc. = LCCOMB_X17_Y15_N12; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~13326'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~13322 DATA_PATH:DP|ALU:ULA|Add1~13326 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.209 ns) 11.523 ns DATA_PATH:DP\|ALU:ULA\|Add1~13330 13 COMB LCCOMB_X17_Y15_N14 2 " "Info: 13: + IC(0.000 ns) + CELL(0.209 ns) = 11.523 ns; Loc. = LCCOMB_X17_Y15_N14; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~13330'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.209 ns" { DATA_PATH:DP|ALU:ULA|Add1~13326 DATA_PATH:DP|ALU:ULA|Add1~13330 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 11.558 ns DATA_PATH:DP\|ALU:ULA\|Add1~13334 14 COMB LCCOMB_X17_Y14_N0 2 " "Info: 14: + IC(0.000 ns) + CELL(0.035 ns) = 11.558 ns; Loc. = LCCOMB_X17_Y14_N0; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~13334'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~13330 DATA_PATH:DP|ALU:ULA|Add1~13334 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 11.683 ns DATA_PATH:DP\|ALU:ULA\|Add1~13337 15 COMB LCCOMB_X17_Y14_N2 2 " "Info: 15: + IC(0.000 ns) + CELL(0.125 ns) = 11.683 ns; Loc. = LCCOMB_X17_Y14_N2; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~13337'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { DATA_PATH:DP|ALU:ULA|Add1~13334 DATA_PATH:DP|ALU:ULA|Add1~13337 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.789 ns) + CELL(0.154 ns) 12.626 ns DATA_PATH:DP\|ALU:ULA\|R\[8\]~22870 16 COMB LCCOMB_X25_Y14_N4 1 " "Info: 16: + IC(0.789 ns) + CELL(0.154 ns) = 12.626 ns; Loc. = LCCOMB_X25_Y14_N4; Fanout = 1; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|R\[8\]~22870'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.943 ns" { DATA_PATH:DP|ALU:ULA|Add1~13337 DATA_PATH:DP|ALU:ULA|R[8]~22870 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/ALU.sv" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.773 ns) + CELL(0.357 ns) 13.756 ns DATA_PATH:DP\|ALU:ULA\|Equal0~149 17 COMB LCCOMB_X19_Y14_N30 1 " "Info: 17: + IC(0.773 ns) + CELL(0.357 ns) = 13.756 ns; Loc. = LCCOMB_X19_Y14_N30; Fanout = 1; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Equal0~149'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.130 ns" { DATA_PATH:DP|ALU:ULA|R[8]~22870 DATA_PATH:DP|ALU:ULA|Equal0~149 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/ALU.sv" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.202 ns) + CELL(0.053 ns) 14.011 ns DATA_PATH:DP\|ALU:ULA\|Equal0~146 18 COMB LCCOMB_X19_Y14_N8 2 " "Info: 18: + IC(0.202 ns) + CELL(0.053 ns) = 14.011 ns; Loc. = LCCOMB_X19_Y14_N8; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Equal0~146'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.255 ns" { DATA_PATH:DP|ALU:ULA|Equal0~149 DATA_PATH:DP|ALU:ULA|Equal0~146 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/ALU.sv" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.422 ns) + CELL(0.378 ns) 15.811 ns DATA_PATH:DP\|ALU:ULA\|Equal0~147 19 COMB LCCOMB_X21_Y12_N24 1 " "Info: 19: + IC(1.422 ns) + CELL(0.378 ns) = 15.811 ns; Loc. = LCCOMB_X21_Y12_N24; Fanout = 1; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Equal0~147'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { DATA_PATH:DP|ALU:ULA|Equal0~146 DATA_PATH:DP|ALU:ULA|Equal0~147 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/ALU.sv" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.183 ns) + CELL(1.988 ns) 18.982 ns Z 20 PIN PIN_W10 0 " "Info: 20: + IC(1.183 ns) + CELL(1.988 ns) = 18.982 ns; Loc. = PIN_W10; Fanout = 0; PIN Node = 'Z'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.171 ns" { DATA_PATH:DP|ALU:ULA|Equal0~147 Z } "NODE_NAME" } } { "MIC2.bdf" "" { Schematic "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/MIC2.bdf" { { 1208 3720 3736 1384 "Z" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.784 ns ( 30.47 % ) " "Info: Total cell delay = 5.784 ns ( 30.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "13.198 ns ( 69.53 % ) " "Info: Total interconnect delay = 13.198 ns ( 69.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "18.982 ns" { reset DATA_PATH:DP|MBR:mbr|saidaMBR[3][7]~203 DATA_PATH:DP|MDR:mdr|A[0]~6516 DATA_PATH:DP|MDR:mdr|A[0]~6519 DATA_PATH:DP|ALU:ULA|Add0~452 DATA_PATH:DP|ALU:ULA|Add0~455 DATA_PATH:DP|ALU:ULA|Add1~13295 DATA_PATH:DP|ALU:ULA|Add1~13310 DATA_PATH:DP|ALU:ULA|Add1~13314 DATA_PATH:DP|ALU:ULA|Add1~13318 DATA_PATH:DP|ALU:ULA|Add1~13322 DATA_PATH:DP|ALU:ULA|Add1~13326 DATA_PATH:DP|ALU:ULA|Add1~13330 DATA_PATH:DP|ALU:ULA|Add1~13334 DATA_PATH:DP|ALU:ULA|Add1~13337 DATA_PATH:DP|ALU:ULA|R[8]~22870 DATA_PATH:DP|ALU:ULA|Equal0~149 DATA_PATH:DP|ALU:ULA|Equal0~146 DATA_PATH:DP|ALU:ULA|Equal0~147 Z } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "18.982 ns" { reset {} reset~combout {} DATA_PATH:DP|MBR:mbr|saidaMBR[3][7]~203 {} DATA_PATH:DP|MDR:mdr|A[0]~6516 {} DATA_PATH:DP|MDR:mdr|A[0]~6519 {} DATA_PATH:DP|ALU:ULA|Add0~452 {} DATA_PATH:DP|ALU:ULA|Add0~455 {} DATA_PATH:DP|ALU:ULA|Add1~13295 {} DATA_PATH:DP|ALU:ULA|Add1~13310 {} DATA_PATH:DP|ALU:ULA|Add1~13314 {} DATA_PATH:DP|ALU:ULA|Add1~13318 {} DATA_PATH:DP|ALU:ULA|Add1~13322 {} DATA_PATH:DP|ALU:ULA|Add1~13326 {} DATA_PATH:DP|ALU:ULA|Add1~13330 {} DATA_PATH:DP|ALU:ULA|Add1~13334 {} DATA_PATH:DP|ALU:ULA|Add1~13337 {} DATA_PATH:DP|ALU:ULA|R[8]~22870 {} DATA_PATH:DP|ALU:ULA|Equal0~149 {} DATA_PATH:DP|ALU:ULA|Equal0~146 {} DATA_PATH:DP|ALU:ULA|Equal0~147 {} Z {} } { 0.000ns 0.000ns 5.480ns 0.347ns 1.171ns 0.809ns 0.000ns 0.815ns 0.207ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.789ns 0.773ns 0.202ns 1.422ns 1.183ns } { 0.000ns 0.857ns 0.228ns 0.228ns 0.154ns 0.350ns 0.125ns 0.053ns 0.350ns 0.035ns 0.035ns 0.035ns 0.035ns 0.209ns 0.035ns 0.125ns 0.154ns 0.357ns 0.053ns 0.378ns 1.988ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "ROM:inst3\|NEXT_INSTRUCT\[27\] reset clk -2.833 ns register " "Info: th for register \"ROM:inst3\|NEXT_INSTRUCT\[27\]\" (data pin = \"reset\", clock pin = \"clk\") is -2.833 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.467 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.467 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "MIC2.bdf" "" { Schematic "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/MIC2.bdf" { { 560 2608 2624 728 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 1515 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1515; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "MIC2.bdf" "" { Schematic "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/MIC2.bdf" { { 560 2608 2624 728 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.652 ns) + CELL(0.618 ns) 2.467 ns ROM:inst3\|NEXT_INSTRUCT\[27\] 3 REG LCFF_X15_Y12_N17 12 " "Info: 3: + IC(0.652 ns) + CELL(0.618 ns) = 2.467 ns; Loc. = LCFF_X15_Y12_N17; Fanout = 12; REG Node = 'ROM:inst3\|NEXT_INSTRUCT\[27\]'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.270 ns" { clk~clkctrl ROM:inst3|NEXT_INSTRUCT[27] } "NODE_NAME" } } { "ROM.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/ROM.sv" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.67 % ) " "Info: Total cell delay = 1.472 ns ( 59.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.995 ns ( 40.33 % ) " "Info: Total interconnect delay = 0.995 ns ( 40.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.467 ns" { clk clk~clkctrl ROM:inst3|NEXT_INSTRUCT[27] } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.467 ns" { clk {} clk~combout {} clk~clkctrl {} ROM:inst3|NEXT_INSTRUCT[27] {} } { 0.000ns 0.000ns 0.343ns 0.652ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "ROM.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/ROM.sv" 90 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.449 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.449 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns reset 1 PIN PIN_AB15 175 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AB15; Fanout = 175; PIN Node = 'reset'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "MIC2.bdf" "" { Schematic "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/MIC2.bdf" { { 520 2840 2856 688 "reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.195 ns) + CELL(0.397 ns) 5.449 ns ROM:inst3\|NEXT_INSTRUCT\[27\] 2 REG LCFF_X15_Y12_N17 12 " "Info: 2: + IC(4.195 ns) + CELL(0.397 ns) = 5.449 ns; Loc. = LCFF_X15_Y12_N17; Fanout = 12; REG Node = 'ROM:inst3\|NEXT_INSTRUCT\[27\]'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.592 ns" { reset ROM:inst3|NEXT_INSTRUCT[27] } "NODE_NAME" } } { "ROM.sv" "" { Text "D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/ROM.sv" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.254 ns ( 23.01 % ) " "Info: Total cell delay = 1.254 ns ( 23.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.195 ns ( 76.99 % ) " "Info: Total interconnect delay = 4.195 ns ( 76.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.449 ns" { reset ROM:inst3|NEXT_INSTRUCT[27] } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "5.449 ns" { reset {} reset~combout {} ROM:inst3|NEXT_INSTRUCT[27] {} } { 0.000ns 0.000ns 4.195ns } { 0.000ns 0.857ns 0.397ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.467 ns" { clk clk~clkctrl ROM:inst3|NEXT_INSTRUCT[27] } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.467 ns" { clk {} clk~combout {} clk~clkctrl {} ROM:inst3|NEXT_INSTRUCT[27] {} } { 0.000ns 0.000ns 0.343ns 0.652ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.449 ns" { reset ROM:inst3|NEXT_INSTRUCT[27] } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "5.449 ns" { reset {} reset~combout {} ROM:inst3|NEXT_INSTRUCT[27] {} } { 0.000ns 0.000ns 4.195ns } { 0.000ns 0.857ns 0.397ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "186 " "Info: Peak virtual memory: 186 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 24 21:32:14 2009 " "Info: Processing ended: Mon Aug 24 21:32:14 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
