<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>yosys-master: proc_dff.cc Source File</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">yosys-master
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "../../search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="../../index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="../../namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="../../annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="../../files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="../../search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="../../search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="../../files.html"><span>File&#160;List</span></a></li>
      <li><a href="../../globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('d7/d3f/proc__dff_8cc_source.html','../../');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Friends</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Macros</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">proc_dff.cc</div>  </div>
</div><!--header-->
<div class="contents">
<a href="../../d7/d3f/proc__dff_8cc.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> *  yosys -- Yosys Open SYnthesis Suite</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *  Copyright (C) 2012  Clifford Wolf &lt;clifford@clifford.at&gt;</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *  </span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> *  Permission to use, copy, modify, and/or distribute this software for any</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> *  purpose with or without fee is hereby granted, provided that the above</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> *  copyright notice and this permission notice appear in all copies.</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> *  </span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *  THE SOFTWARE IS PROVIDED &quot;AS IS&quot; AND THE AUTHOR DISCLAIMS ALL WARRANTIES</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> *  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> *  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;</div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="../../df/d80/register_8h.html">kernel/register.h</a>&quot;</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="../../d5/d98/sigtools_8h.html">kernel/sigtools.h</a>&quot;</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="../../d2/d09/consteval_8h.html">kernel/consteval.h</a>&quot;</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="../../d7/d7f/log_8h.html">kernel/log.h</a>&quot;</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &lt;sstream&gt;</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#include &lt;stdlib.h&gt;</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#include &lt;stdio.h&gt;</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;</div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<a class="code" href="../../d6/d81/yosys_8h.html#aa8687f3e6fff919b5c71cc2654d69f13">USING_YOSYS_NAMESPACE</a></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<a class="code" href="../../d6/d81/yosys_8h.html#a361de5ff07fc17687fd73f446a380d29">PRIVATE_NAMESPACE_BEGIN</a></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;</div>
<div class="line"><a name="l00031"></a><span class="lineno"><a class="line" href="../../d7/d3f/proc__dff_8cc.html#a25cba04023f441fccd6012f67478f43e">   31</a></span>&#160;<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> <a class="code" href="../../d7/d3f/proc__dff_8cc.html#a25cba04023f441fccd6012f67478f43e">find_any_lvalue</a>(<span class="keyword">const</span> <a class="code" href="../../df/d7b/structRTLIL_1_1Process.html">RTLIL::Process</a> *proc)</div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;{</div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> lvalue;</div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;</div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> sync : proc-&gt;<a class="code" href="../../df/d7b/structRTLIL_1_1Process.html#ae13957f7c26982b8d99df375172a4c51">syncs</a>)</div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;action : sync-&gt;actions)</div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;        <span class="keywordflow">if</span> (action.first.size() &gt; 0) {</div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;            lvalue = action.first;</div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;            lvalue.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a2cb755aa8d61546cf354c72766678992">sort_and_unify</a>();</div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;            <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;        }</div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;</div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> sync : proc-&gt;<a class="code" href="../../df/d7b/structRTLIL_1_1Process.html#ae13957f7c26982b8d99df375172a4c51">syncs</a>) {</div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;        <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> this_lvalue;</div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;action : sync-&gt;actions)</div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;            this_lvalue.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a4c904f5a77c28dc3340b4ecb4b275e9b">append</a>(action.first);</div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;        this_lvalue.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a2cb755aa8d61546cf354c72766678992">sort_and_unify</a>();</div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;        <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> common_sig = this_lvalue.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aab47d4484bbd3b94c31f38e38ddec91a">extract</a>(lvalue);</div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;        <span class="keywordflow">if</span> (common_sig.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>() &gt; 0)</div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;            lvalue = common_sig;</div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;    }</div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;</div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;    <span class="keywordflow">return</span> lvalue;</div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;}</div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;</div>
<div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="../../d7/d3f/proc__dff_8cc.html#a87bc15dfb7416fe16dbed6adb00165d0">   56</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../d7/d3f/proc__dff_8cc.html#a87bc15dfb7416fe16dbed6adb00165d0">gen_dffsr_complex</a>(<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html">RTLIL::Module</a> *mod, <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_d, <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_q, <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> clk, <span class="keywordtype">bool</span> <a class="code" href="../../d0/dde/abc_8cc.html#ac464b15b0ca3198d9c5bc781c8e01916">clk_polarity</a>,</div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;        std::map&lt;<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>, std::set&lt;RTLIL::SyncRule*&gt;&gt; &amp;async_rules, <a class="code" href="../../df/d7b/structRTLIL_1_1Process.html">RTLIL::Process</a> *proc)</div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;{</div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_sr_set = <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>(0, sig_d.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>());</div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_sr_clr = <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>(0, sig_d.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>());</div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;</div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;it : async_rules)</div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;    {</div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;        <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sync_value = it.first;</div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;        <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sync_value_inv;</div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;        <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sync_high_signals;</div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;        <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sync_low_signals;</div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;</div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;it2 : it.second)</div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;            <span class="keywordflow">if</span> (it2-&gt;type == <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a79713e13c00e4e216c60fb297be1900faf9346eb4a30f3e794a486e1aca606f72">RTLIL::SyncType::ST0</a>)</div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;                sync_low_signals.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a4c904f5a77c28dc3340b4ecb4b275e9b">append</a>(it2-&gt;signal);</div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;            <span class="keywordflow">else</span> <span class="keywordflow">if</span> (it2-&gt;type == <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a79713e13c00e4e216c60fb297be1900fa28ea00c8ba9ece92394c457158d55737">RTLIL::SyncType::ST1</a>)</div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;                sync_high_signals.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a4c904f5a77c28dc3340b4ecb4b275e9b">append</a>(it2-&gt;signal);</div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;            <span class="keywordflow">else</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;                <a class="code" href="../../d7/d7f/log_8h.html#a2b3336a4d98341aba8258e03bc302557">log_abort</a>();</div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;</div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;        <span class="keywordflow">if</span> (sync_low_signals.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>() &gt; 1) {</div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;            <a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *cell = mod-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1a7e895aac049d13e973eada539ee676">addCell</a>(<a class="code" href="../../d6/d81/yosys_8h.html#ac45081711e1b2d334e8efb2a5715c463">NEW_ID</a>, <span class="stringliteral">&quot;$reduce_or&quot;</span>);</div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;            cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\A_SIGNED&quot;</span>] = <a class="code" href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a>(0);</div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;            cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\A_WIDTH&quot;</span>] = <a class="code" href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a>(sync_low_signals.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>());</div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;            cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\Y_WIDTH&quot;</span>] = <a class="code" href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a>(1);</div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;            cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\A&quot;</span>, sync_low_signals);</div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;            cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\Y&quot;</span>, sync_low_signals = mod-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a541a18ce30bd8847261b01e9c6cf884e">addWire</a>(<a class="code" href="../../d6/d81/yosys_8h.html#ac45081711e1b2d334e8efb2a5715c463">NEW_ID</a>));</div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;        }</div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;</div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;        <span class="keywordflow">if</span> (sync_low_signals.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>() &gt; 0) {</div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;            <a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *cell = mod-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1a7e895aac049d13e973eada539ee676">addCell</a>(<a class="code" href="../../d6/d81/yosys_8h.html#ac45081711e1b2d334e8efb2a5715c463">NEW_ID</a>, <span class="stringliteral">&quot;$not&quot;</span>);</div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;            cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\A_SIGNED&quot;</span>] = <a class="code" href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a>(0);</div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;            cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\A_WIDTH&quot;</span>] = <a class="code" href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a>(sync_low_signals.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>());</div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;            cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\Y_WIDTH&quot;</span>] = <a class="code" href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a>(1);</div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;            cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\A&quot;</span>, sync_low_signals);</div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;            cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\Y&quot;</span>, mod-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a541a18ce30bd8847261b01e9c6cf884e">addWire</a>(<a class="code" href="../../d6/d81/yosys_8h.html#ac45081711e1b2d334e8efb2a5715c463">NEW_ID</a>));</div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;            sync_high_signals.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a4c904f5a77c28dc3340b4ecb4b275e9b">append</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\Y&quot;</span>));</div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;        }</div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;</div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;        <span class="keywordflow">if</span> (sync_high_signals.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>() &gt; 1) {</div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;            <a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *cell = mod-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1a7e895aac049d13e973eada539ee676">addCell</a>(<a class="code" href="../../d6/d81/yosys_8h.html#ac45081711e1b2d334e8efb2a5715c463">NEW_ID</a>, <span class="stringliteral">&quot;$reduce_or&quot;</span>);</div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;            cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\A_SIGNED&quot;</span>] = <a class="code" href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a>(0);</div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;            cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\A_WIDTH&quot;</span>] = <a class="code" href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a>(sync_high_signals.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>());</div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;            cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\Y_WIDTH&quot;</span>] = <a class="code" href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a>(1);</div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;            cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\A&quot;</span>, sync_high_signals);</div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;            cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\Y&quot;</span>, sync_high_signals = mod-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a541a18ce30bd8847261b01e9c6cf884e">addWire</a>(<a class="code" href="../../d6/d81/yosys_8h.html#ac45081711e1b2d334e8efb2a5715c463">NEW_ID</a>));</div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;        }</div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;</div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;        <a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *inv_cell = mod-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1a7e895aac049d13e973eada539ee676">addCell</a>(<a class="code" href="../../d6/d81/yosys_8h.html#ac45081711e1b2d334e8efb2a5715c463">NEW_ID</a>, <span class="stringliteral">&quot;$not&quot;</span>);</div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;        inv_cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\A_SIGNED&quot;</span>] = <a class="code" href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a>(0);</div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;        inv_cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\A_WIDTH&quot;</span>] = <a class="code" href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a>(sig_d.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>());</div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;        inv_cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\Y_WIDTH&quot;</span>] = <a class="code" href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a>(sig_d.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>());</div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;        inv_cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\A&quot;</span>, sync_value);</div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;        inv_cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\Y&quot;</span>, sync_value_inv = mod-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a541a18ce30bd8847261b01e9c6cf884e">addWire</a>(<a class="code" href="../../d6/d81/yosys_8h.html#ac45081711e1b2d334e8efb2a5715c463">NEW_ID</a>, sig_d.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>()));</div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;</div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;        <a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *mux_set_cell = mod-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1a7e895aac049d13e973eada539ee676">addCell</a>(<a class="code" href="../../d6/d81/yosys_8h.html#ac45081711e1b2d334e8efb2a5715c463">NEW_ID</a>, <span class="stringliteral">&quot;$mux&quot;</span>);</div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;        mux_set_cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\WIDTH&quot;</span>] = <a class="code" href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a>(sig_d.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>());</div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;        mux_set_cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\A&quot;</span>, sig_sr_set);</div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;        mux_set_cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\B&quot;</span>, sync_value);</div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;        mux_set_cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\S&quot;</span>, sync_high_signals);</div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;        mux_set_cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\Y&quot;</span>, sig_sr_set = mod-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a541a18ce30bd8847261b01e9c6cf884e">addWire</a>(<a class="code" href="../../d6/d81/yosys_8h.html#ac45081711e1b2d334e8efb2a5715c463">NEW_ID</a>, sig_d.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>()));</div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;</div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;        <a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *mux_clr_cell = mod-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1a7e895aac049d13e973eada539ee676">addCell</a>(<a class="code" href="../../d6/d81/yosys_8h.html#ac45081711e1b2d334e8efb2a5715c463">NEW_ID</a>, <span class="stringliteral">&quot;$mux&quot;</span>);</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;        mux_clr_cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\WIDTH&quot;</span>] = <a class="code" href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a>(sig_d.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>());</div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;        mux_clr_cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\A&quot;</span>, sig_sr_clr);</div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;        mux_clr_cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\B&quot;</span>, sync_value_inv);</div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;        mux_clr_cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\S&quot;</span>, sync_high_signals);</div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;        mux_clr_cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\Y&quot;</span>, sig_sr_clr = mod-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a541a18ce30bd8847261b01e9c6cf884e">addWire</a>(<a class="code" href="../../d6/d81/yosys_8h.html#ac45081711e1b2d334e8efb2a5715c463">NEW_ID</a>, sig_d.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>()));</div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;    }</div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;</div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;    std::stringstream sstr;</div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;    sstr &lt;&lt; <span class="stringliteral">&quot;$procdff$&quot;</span> &lt;&lt; (<a class="code" href="../../da/daf/yosys_8cc.html#aa5be8a502eaaa25be332334ed0252543">autoidx</a>++);</div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;</div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;    <a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *cell = mod-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1a7e895aac049d13e973eada539ee676">addCell</a>(sstr.str(), <span class="stringliteral">&quot;$dffsr&quot;</span>);</div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;    cell-&gt;attributes = proc-&gt;attributes;</div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;    cell-&gt;parameters[<span class="stringliteral">&quot;\\WIDTH&quot;</span>] = <a class="code" href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a>(sig_d.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>());</div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;    cell-&gt;parameters[<span class="stringliteral">&quot;\\CLK_POLARITY&quot;</span>] = <a class="code" href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a>(clk_polarity, 1);</div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;    cell-&gt;parameters[<span class="stringliteral">&quot;\\SET_POLARITY&quot;</span>] = <a class="code" href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a>(<span class="keyword">true</span>, 1);</div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;    cell-&gt;parameters[<span class="stringliteral">&quot;\\CLR_POLARITY&quot;</span>] = <a class="code" href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a>(<span class="keyword">true</span>, 1);</div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;    cell-&gt;setPort(<span class="stringliteral">&quot;\\D&quot;</span>, sig_d);</div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;    cell-&gt;setPort(<span class="stringliteral">&quot;\\Q&quot;</span>, sig_q);</div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;    cell-&gt;setPort(<span class="stringliteral">&quot;\\CLK&quot;</span>, clk);</div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;    cell-&gt;setPort(<span class="stringliteral">&quot;\\SET&quot;</span>, sig_sr_set);</div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;    cell-&gt;setPort(<span class="stringliteral">&quot;\\CLR&quot;</span>, sig_sr_clr);</div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;</div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;    <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;  created %s cell `%s&#39; with %s edge clock and multiple level-sensitive resets.\n&quot;</span>,</div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;            cell-&gt;type.c_str(), cell-&gt;name.c_str(), clk_polarity ? <span class="stringliteral">&quot;positive&quot;</span> : <span class="stringliteral">&quot;negative&quot;</span>);</div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;}</div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;</div>
<div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="../../d7/d3f/proc__dff_8cc.html#aefecfe6fc5b2619946bf62e879de1164">  146</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../d7/d3f/proc__dff_8cc.html#aefecfe6fc5b2619946bf62e879de1164">gen_dffsr</a>(<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html">RTLIL::Module</a> *mod, <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_in, <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_set, <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_out,</div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;        <span class="keywordtype">bool</span> <a class="code" href="../../d0/dde/abc_8cc.html#ac464b15b0ca3198d9c5bc781c8e01916">clk_polarity</a>, <span class="keywordtype">bool</span> set_polarity, <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> clk, <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> set, <a class="code" href="../../df/d7b/structRTLIL_1_1Process.html">RTLIL::Process</a> *proc)</div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;{</div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;    std::stringstream sstr;</div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;    sstr &lt;&lt; <span class="stringliteral">&quot;$procdff$&quot;</span> &lt;&lt; (<a class="code" href="../../da/daf/yosys_8cc.html#aa5be8a502eaaa25be332334ed0252543">autoidx</a>++);</div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;</div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_set_inv = mod-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a541a18ce30bd8847261b01e9c6cf884e">addWire</a>(<a class="code" href="../../d6/d81/yosys_8h.html#ac45081711e1b2d334e8efb2a5715c463">NEW_ID</a>, sig_in.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>());</div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_sr_set = mod-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a541a18ce30bd8847261b01e9c6cf884e">addWire</a>(<a class="code" href="../../d6/d81/yosys_8h.html#ac45081711e1b2d334e8efb2a5715c463">NEW_ID</a>, sig_in.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>());</div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_sr_clr = mod-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a541a18ce30bd8847261b01e9c6cf884e">addWire</a>(<a class="code" href="../../d6/d81/yosys_8h.html#ac45081711e1b2d334e8efb2a5715c463">NEW_ID</a>, sig_in.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>());</div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;</div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;    <a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *inv_set = mod-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1a7e895aac049d13e973eada539ee676">addCell</a>(<a class="code" href="../../d6/d81/yosys_8h.html#ac45081711e1b2d334e8efb2a5715c463">NEW_ID</a>, <span class="stringliteral">&quot;$not&quot;</span>);</div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;    inv_set-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\A_SIGNED&quot;</span>] = <a class="code" href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a>(0);</div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;    inv_set-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\A_WIDTH&quot;</span>] = <a class="code" href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a>(sig_in.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>());</div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;    inv_set-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\Y_WIDTH&quot;</span>] = <a class="code" href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a>(sig_in.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>());</div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;    inv_set-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\A&quot;</span>, sig_set);</div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;    inv_set-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\Y&quot;</span>, sig_set_inv);</div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;</div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;    <a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *mux_sr_set = mod-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1a7e895aac049d13e973eada539ee676">addCell</a>(<a class="code" href="../../d6/d81/yosys_8h.html#ac45081711e1b2d334e8efb2a5715c463">NEW_ID</a>, <span class="stringliteral">&quot;$mux&quot;</span>);</div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;    mux_sr_set-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\WIDTH&quot;</span>] = <a class="code" href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a>(sig_in.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>());</div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;    mux_sr_set-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(set_polarity ? <span class="stringliteral">&quot;\\A&quot;</span> : <span class="stringliteral">&quot;\\B&quot;</span>, <a class="code" href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a>(0, sig_in.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>()));</div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;    mux_sr_set-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(set_polarity ? <span class="stringliteral">&quot;\\B&quot;</span> : <span class="stringliteral">&quot;\\A&quot;</span>, sig_set);</div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;    mux_sr_set-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\Y&quot;</span>, sig_sr_set);</div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;    mux_sr_set-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\S&quot;</span>, set);</div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;</div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;    <a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *mux_sr_clr = mod-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1a7e895aac049d13e973eada539ee676">addCell</a>(<a class="code" href="../../d6/d81/yosys_8h.html#ac45081711e1b2d334e8efb2a5715c463">NEW_ID</a>, <span class="stringliteral">&quot;$mux&quot;</span>);</div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;    mux_sr_clr-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\WIDTH&quot;</span>] = <a class="code" href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a>(sig_in.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>());</div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;    mux_sr_clr-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(set_polarity ? <span class="stringliteral">&quot;\\A&quot;</span> : <span class="stringliteral">&quot;\\B&quot;</span>, <a class="code" href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a>(0, sig_in.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>()));</div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;    mux_sr_clr-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(set_polarity ? <span class="stringliteral">&quot;\\B&quot;</span> : <span class="stringliteral">&quot;\\A&quot;</span>, sig_set_inv);</div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;    mux_sr_clr-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\Y&quot;</span>, sig_sr_clr);</div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;    mux_sr_clr-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\S&quot;</span>, set);</div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;</div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;    <a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *cell = mod-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1a7e895aac049d13e973eada539ee676">addCell</a>(sstr.str(), <span class="stringliteral">&quot;$dffsr&quot;</span>);</div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;    cell-&gt;attributes = proc-&gt;attributes;</div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;    cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\WIDTH&quot;</span>] = <a class="code" href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a>(sig_in.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>());</div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;    cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\CLK_POLARITY&quot;</span>] = <a class="code" href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a>(clk_polarity, 1);</div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;    cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\SET_POLARITY&quot;</span>] = <a class="code" href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a>(<span class="keyword">true</span>, 1);</div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;    cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\CLR_POLARITY&quot;</span>] = <a class="code" href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a>(<span class="keyword">true</span>, 1);</div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;    cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\D&quot;</span>, sig_in);</div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;    cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\Q&quot;</span>, sig_out);</div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;    cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\CLK&quot;</span>, clk);</div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;    cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\SET&quot;</span>, sig_sr_set);</div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;    cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\CLR&quot;</span>, sig_sr_clr);</div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;</div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;    <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;  created %s cell `%s&#39; with %s edge clock and %s level non-const reset.\n&quot;</span>, cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">type</a>.<a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa">c_str</a>(), cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a3c6d20a76986252f64b42d84ec453d22">name</a>.<a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa">c_str</a>(),</div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;            clk_polarity ? <span class="stringliteral">&quot;positive&quot;</span> : <span class="stringliteral">&quot;negative&quot;</span>, set_polarity ? <span class="stringliteral">&quot;positive&quot;</span> : <span class="stringliteral">&quot;negative&quot;</span>);</div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;}</div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;</div>
<div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="../../d7/d3f/proc__dff_8cc.html#a4e73d3ca6f75a794fdedb6537630bab2">  193</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../d7/d3f/proc__dff_8cc.html#a4e73d3ca6f75a794fdedb6537630bab2">gen_dff</a>(<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html">RTLIL::Module</a> *mod, <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_in, <a class="code" href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a> val_rst, <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_out,</div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;        <span class="keywordtype">bool</span> <a class="code" href="../../d0/dde/abc_8cc.html#ac464b15b0ca3198d9c5bc781c8e01916">clk_polarity</a>, <span class="keywordtype">bool</span> arst_polarity, <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> clk, <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> *arst, <a class="code" href="../../df/d7b/structRTLIL_1_1Process.html">RTLIL::Process</a> *proc)</div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;{</div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;    std::stringstream sstr;</div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;    sstr &lt;&lt; <span class="stringliteral">&quot;$procdff$&quot;</span> &lt;&lt; (<a class="code" href="../../da/daf/yosys_8cc.html#aa5be8a502eaaa25be332334ed0252543">autoidx</a>++);</div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;</div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;    <a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *cell = mod-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1a7e895aac049d13e973eada539ee676">addCell</a>(sstr.str(), arst ? <span class="stringliteral">&quot;$adff&quot;</span> : <span class="stringliteral">&quot;$dff&quot;</span>);</div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;    cell-&gt;attributes = proc-&gt;attributes;</div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;</div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;    cell-&gt;parameters[<span class="stringliteral">&quot;\\WIDTH&quot;</span>] = <a class="code" href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a>(sig_in.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>());</div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;    <span class="keywordflow">if</span> (arst) {</div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;        cell-&gt;parameters[<span class="stringliteral">&quot;\\ARST_POLARITY&quot;</span>] = <a class="code" href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a>(arst_polarity, 1);</div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;        cell-&gt;parameters[<span class="stringliteral">&quot;\\ARST_VALUE&quot;</span>] = val_rst;</div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;    }</div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;    cell-&gt;parameters[<span class="stringliteral">&quot;\\CLK_POLARITY&quot;</span>] = <a class="code" href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a>(clk_polarity, 1);</div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;</div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;    cell-&gt;setPort(<span class="stringliteral">&quot;\\D&quot;</span>, sig_in);</div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;    cell-&gt;setPort(<span class="stringliteral">&quot;\\Q&quot;</span>, sig_out);</div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;    <span class="keywordflow">if</span> (arst)</div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;        cell-&gt;setPort(<span class="stringliteral">&quot;\\ARST&quot;</span>, *arst);</div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;    cell-&gt;setPort(<span class="stringliteral">&quot;\\CLK&quot;</span>, clk);</div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;</div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;    <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;  created %s cell `%s&#39; with %s edge clock&quot;</span>, cell-&gt;type.c_str(), cell-&gt;name.c_str(), clk_polarity ? <span class="stringliteral">&quot;positive&quot;</span> : <span class="stringliteral">&quot;negative&quot;</span>);</div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;    <span class="keywordflow">if</span> (arst)</div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot; and %s level reset&quot;</span>, arst_polarity ? <span class="stringliteral">&quot;positive&quot;</span> : <span class="stringliteral">&quot;negative&quot;</span>);</div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;    <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;.\n&quot;</span>);</div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;}</div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;</div>
<div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="../../d7/d3f/proc__dff_8cc.html#adc9dd28a87bbda04ca83b557c7cbf34a">  221</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../d7/d3f/proc__dff_8cc.html#adc9dd28a87bbda04ca83b557c7cbf34a">proc_dff</a>(<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html">RTLIL::Module</a> *mod, <a class="code" href="../../df/d7b/structRTLIL_1_1Process.html">RTLIL::Process</a> *proc, <a class="code" href="../../d8/d46/structConstEval.html">ConstEval</a> &amp;ce)</div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;{</div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;    <span class="keywordflow">while</span> (1)</div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;    {</div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;        <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig = <a class="code" href="../../d7/d3f/proc__dff_8cc.html#a25cba04023f441fccd6012f67478f43e">find_any_lvalue</a>(proc);</div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;        <span class="keywordtype">bool</span> free_sync_level = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;</div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;        <span class="keywordflow">if</span> (sig.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>() == 0)</div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;            <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;</div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;Creating register for signal `%s.%s&#39; using process `%s.%s&#39;.\n&quot;</span>,</div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;                mod-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>.<a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa">c_str</a>(), <a class="code" href="../../d4/dc1/log_8cc.html#a750cfed6c58b0dae503c2a6762c92a86">log_signal</a>(sig), mod-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>.<a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa">c_str</a>(), proc-&gt;<a class="code" href="../../df/d7b/structRTLIL_1_1Process.html#a58af9702f7d363547531ab7c0e64ad8a">name</a>.<a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa">c_str</a>());</div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;</div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;        <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> insig = <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>(<a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a387d7de6d9289f7c150e025b7ff34475">RTLIL::State::Sz</a>, sig.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>());</div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;        <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> rstval = <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>(<a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a387d7de6d9289f7c150e025b7ff34475">RTLIL::State::Sz</a>, sig.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>());</div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;        <a class="code" href="../../dc/d6a/structRTLIL_1_1SyncRule.html">RTLIL::SyncRule</a> *sync_level = <a class="code" href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>;</div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;        <a class="code" href="../../dc/d6a/structRTLIL_1_1SyncRule.html">RTLIL::SyncRule</a> *sync_edge = <a class="code" href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>;</div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;        <a class="code" href="../../dc/d6a/structRTLIL_1_1SyncRule.html">RTLIL::SyncRule</a> *sync_always = <a class="code" href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>;</div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;</div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;        std::map&lt;RTLIL::SigSpec, std::set&lt;RTLIL::SyncRule*&gt;&gt; many_async_rules;</div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;</div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">auto</span> sync : proc-&gt;<a class="code" href="../../df/d7b/structRTLIL_1_1Process.html#ae13957f7c26982b8d99df375172a4c51">syncs</a>)</div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;action : sync-&gt;actions)</div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;        {</div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;            <span class="keywordflow">if</span> (action.first.extract(sig).size() == 0)</div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;                <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;</div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;            <span class="keywordflow">if</span> (sync-&gt;type == <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a79713e13c00e4e216c60fb297be1900faf9346eb4a30f3e794a486e1aca606f72">RTLIL::SyncType::ST0</a> || sync-&gt;type == <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a79713e13c00e4e216c60fb297be1900fa28ea00c8ba9ece92394c457158d55737">RTLIL::SyncType::ST1</a>) {</div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;                <span class="keywordflow">if</span> (sync_level != <a class="code" href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a> &amp;&amp; sync_level != sync) {</div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;                    <span class="comment">// log_error(&quot;Multiple level sensitive events found for this signal!\n&quot;);</span></div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;                    many_async_rules[rstval].insert(sync_level);</div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;                    rstval = <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>(<a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a387d7de6d9289f7c150e025b7ff34475">RTLIL::State::Sz</a>, sig.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>());</div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;                }</div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;                rstval = <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>(<a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a387d7de6d9289f7c150e025b7ff34475">RTLIL::State::Sz</a>, sig.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>());</div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;                sig.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a3fb735f158100bae38e6359f80ca09cd">replace</a>(action.first, action.second, &amp;rstval);</div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;                sync_level = sync;</div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;            }</div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;            <span class="keywordflow">else</span> <span class="keywordflow">if</span> (sync-&gt;type == <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a79713e13c00e4e216c60fb297be1900fa50a6b247a1dedc63b888216c19a3c44e">RTLIL::SyncType::STp</a> || sync-&gt;type == <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a79713e13c00e4e216c60fb297be1900fa9728422b07ad54eb365e6333c9fd8559">RTLIL::SyncType::STn</a>) {</div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;                <span class="keywordflow">if</span> (sync_edge != <a class="code" href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a> &amp;&amp; sync_edge != sync)</div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;                    <a class="code" href="../../d4/dc1/log_8cc.html#a01de98826735d07d7d41604a2ced9a64">log_error</a>(<span class="stringliteral">&quot;Multiple edge sensitive events found for this signal!\n&quot;</span>);</div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;                sig.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a3fb735f158100bae38e6359f80ca09cd">replace</a>(action.first, action.second, &amp;insig);</div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;                sync_edge = sync;</div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;            }</div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;            <span class="keywordflow">else</span> <span class="keywordflow">if</span> (sync-&gt;type == <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a79713e13c00e4e216c60fb297be1900fa65e8e8508ca2291714be46f0f7683f1a">RTLIL::SyncType::STa</a>) {</div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;                <span class="keywordflow">if</span> (sync_always != <a class="code" href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a> &amp;&amp; sync_always != sync)</div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;                    <a class="code" href="../../d4/dc1/log_8cc.html#a01de98826735d07d7d41604a2ced9a64">log_error</a>(<span class="stringliteral">&quot;Multiple always events found for this signal!\n&quot;</span>);</div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;                sig.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a3fb735f158100bae38e6359f80ca09cd">replace</a>(action.first, action.second, &amp;insig);</div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;                sync_always = sync;</div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;            }</div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;            <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;                <a class="code" href="../../d4/dc1/log_8cc.html#a01de98826735d07d7d41604a2ced9a64">log_error</a>(<span class="stringliteral">&quot;Event with any-edge sensitivity found for this signal!\n&quot;</span>);</div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;            }</div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;</div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;            action.first.remove2(sig, &amp;action.second);</div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;        }</div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;</div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;        <span class="keywordflow">if</span> (many_async_rules.size() &gt; 0)</div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;        {</div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;            many_async_rules[rstval].insert(sync_level);</div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;            <span class="keywordflow">if</span> (many_async_rules.size() == 1)</div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;            {</div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;                sync_level = <span class="keyword">new</span> <a class="code" href="../../dc/d6a/structRTLIL_1_1SyncRule.html">RTLIL::SyncRule</a>;</div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;                sync_level-&gt;<a class="code" href="../../dc/d6a/structRTLIL_1_1SyncRule.html#ab0e1e03d57059d5bd4f0990c4ef183c3">type</a> = <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a79713e13c00e4e216c60fb297be1900fa28ea00c8ba9ece92394c457158d55737">RTLIL::SyncType::ST1</a>;</div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;                sync_level-&gt;signal = mod-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a541a18ce30bd8847261b01e9c6cf884e">addWire</a>(<a class="code" href="../../d6/d81/yosys_8h.html#ac45081711e1b2d334e8efb2a5715c463">NEW_ID</a>);</div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;                sync_level-&gt;actions.push_back(<a class="code" href="../../d3/dc3/namespaceRTLIL.html#ab5cacf2e3a347813fe72208c9ee52b7d">RTLIL::SigSig</a>(sig, rstval));</div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;                free_sync_level = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;</div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;                <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> inputs, compare;</div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;                <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;it : many_async_rules[rstval]) {</div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;                    inputs.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a4c904f5a77c28dc3340b4ecb4b275e9b">append</a>(it-&gt;signal);</div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;                    compare.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a4c904f5a77c28dc3340b4ecb4b275e9b">append</a>(it-&gt;type == <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a79713e13c00e4e216c60fb297be1900faf9346eb4a30f3e794a486e1aca606f72">RTLIL::SyncType::ST0</a> ? <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a544ba859d815e7aaa5558ba7b92107b1">RTLIL::State::S1</a> : <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a271f8689cfebbe75b99818707362447e">RTLIL::State::S0</a>);</div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;                }</div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;                <a class="code" href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a>(inputs.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>() == compare.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>());</div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;</div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;                <a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *cell = mod-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1a7e895aac049d13e973eada539ee676">addCell</a>(<a class="code" href="../../d6/d81/yosys_8h.html#ac45081711e1b2d334e8efb2a5715c463">NEW_ID</a>, <span class="stringliteral">&quot;$ne&quot;</span>);</div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;                cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\A_SIGNED&quot;</span>] = <a class="code" href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a>(<span class="keyword">false</span>, 1);</div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;                cell-&gt;parameters[<span class="stringliteral">&quot;\\B_SIGNED&quot;</span>] = <a class="code" href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a>(<span class="keyword">false</span>, 1);</div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;                cell-&gt;parameters[<span class="stringliteral">&quot;\\A_WIDTH&quot;</span>] = <a class="code" href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a>(inputs.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>());</div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;                cell-&gt;parameters[<span class="stringliteral">&quot;\\B_WIDTH&quot;</span>] = <a class="code" href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a>(inputs.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>());</div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;                cell-&gt;parameters[<span class="stringliteral">&quot;\\Y_WIDTH&quot;</span>] = <a class="code" href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a>(1);</div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;                cell-&gt;setPort(<span class="stringliteral">&quot;\\A&quot;</span>, inputs);</div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;                cell-&gt;setPort(<span class="stringliteral">&quot;\\B&quot;</span>, compare);</div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;                cell-&gt;setPort(<span class="stringliteral">&quot;\\Y&quot;</span>, sync_level-&gt;signal);</div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;</div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;                many_async_rules.clear();</div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;            }</div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;            <span class="keywordflow">else</span></div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;            {</div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;                rstval = <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>(<a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a387d7de6d9289f7c150e025b7ff34475">RTLIL::State::Sz</a>, sig.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>());</div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;                sync_level = <a class="code" href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>;</div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;            }</div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;        }</div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;</div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;        ce.<a class="code" href="../../d8/d46/structConstEval.html#a664084b609037b4bc8abc2b0a84327bd">assign_map</a>.<a class="code" href="../../d0/dbf/structSigMap.html#a738d7b0e076b09f842f1bde2275aaba1">apply</a>(insig);</div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;        ce.<a class="code" href="../../d8/d46/structConstEval.html#a664084b609037b4bc8abc2b0a84327bd">assign_map</a>.<a class="code" href="../../d0/dbf/structSigMap.html#a738d7b0e076b09f842f1bde2275aaba1">apply</a>(rstval);</div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;        ce.<a class="code" href="../../d8/d46/structConstEval.html#a664084b609037b4bc8abc2b0a84327bd">assign_map</a>.<a class="code" href="../../d0/dbf/structSigMap.html#a738d7b0e076b09f842f1bde2275aaba1">apply</a>(sig);</div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;</div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;        <span class="keywordflow">if</span> (rstval == sig) {</div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;            rstval = <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>(<a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a387d7de6d9289f7c150e025b7ff34475">RTLIL::State::Sz</a>, sig.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>());</div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;            sync_level = <a class="code" href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>;</div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;        }</div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;</div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;        <span class="keywordflow">if</span> (sync_always) {</div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;            <span class="keywordflow">if</span> (sync_edge || sync_level || many_async_rules.size() &gt; 0)</div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;                <a class="code" href="../../d4/dc1/log_8cc.html#a01de98826735d07d7d41604a2ced9a64">log_error</a>(<span class="stringliteral">&quot;Mixed always event with edge and/or level sensitive events!\n&quot;</span>);</div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;            <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;  created direct connection (no actual register cell created).\n&quot;</span>);</div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;            mod-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#ab79bcacb14f3fe41c2350cfa6882956c">connect</a>(<a class="code" href="../../d3/dc3/namespaceRTLIL.html#ab5cacf2e3a347813fe72208c9ee52b7d">RTLIL::SigSig</a>(sig, insig));</div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;            <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;        }</div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;</div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;        <span class="keywordflow">if</span> (!sync_edge)</div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;            <a class="code" href="../../d4/dc1/log_8cc.html#a01de98826735d07d7d41604a2ced9a64">log_error</a>(<span class="stringliteral">&quot;Missing edge-sensitive event for this signal!\n&quot;</span>);</div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;</div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;        <span class="keywordflow">if</span> (many_async_rules.size() &gt; 0)</div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;        {</div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;            <a class="code" href="../../d4/dc1/log_8cc.html#a49512c1118dccb2dc45783b5a0d69dec">log_warning</a>(<span class="stringliteral">&quot;Complex async reset for dff `%s&#39;.\n&quot;</span>, <a class="code" href="../../d4/dc1/log_8cc.html#a750cfed6c58b0dae503c2a6762c92a86">log_signal</a>(sig));</div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;            <a class="code" href="../../d7/d3f/proc__dff_8cc.html#a87bc15dfb7416fe16dbed6adb00165d0">gen_dffsr_complex</a>(mod, insig, sig, sync_edge-&gt;<a class="code" href="../../dc/d6a/structRTLIL_1_1SyncRule.html#a85b50eaadda24bb6749352dff8b901e8">signal</a>, sync_edge-&gt;<a class="code" href="../../dc/d6a/structRTLIL_1_1SyncRule.html#ab0e1e03d57059d5bd4f0990c4ef183c3">type</a> == <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a79713e13c00e4e216c60fb297be1900fa50a6b247a1dedc63b888216c19a3c44e">RTLIL::SyncType::STp</a>, many_async_rules, proc);</div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;        }</div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;        <span class="keywordflow">else</span> <span class="keywordflow">if</span> (!rstval.is_fully_const() &amp;&amp; !ce.<a class="code" href="../../d8/d46/structConstEval.html#a508b0a94019cd9da76742ad99a684589">eval</a>(rstval))</div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;        {</div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;            <a class="code" href="../../d4/dc1/log_8cc.html#a49512c1118dccb2dc45783b5a0d69dec">log_warning</a>(<span class="stringliteral">&quot;Async reset value `%s&#39; is not constant!\n&quot;</span>, <a class="code" href="../../d4/dc1/log_8cc.html#a750cfed6c58b0dae503c2a6762c92a86">log_signal</a>(rstval));</div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;            <a class="code" href="../../d7/d3f/proc__dff_8cc.html#aefecfe6fc5b2619946bf62e879de1164">gen_dffsr</a>(mod, insig, rstval, sig,</div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;                    sync_edge-&gt;<a class="code" href="../../dc/d6a/structRTLIL_1_1SyncRule.html#ab0e1e03d57059d5bd4f0990c4ef183c3">type</a> == <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a79713e13c00e4e216c60fb297be1900fa50a6b247a1dedc63b888216c19a3c44e">RTLIL::SyncType::STp</a>,</div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;                    sync_level &amp;&amp; sync_level-&gt;type == <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a79713e13c00e4e216c60fb297be1900fa28ea00c8ba9ece92394c457158d55737">RTLIL::SyncType::ST1</a>,</div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;                    sync_edge-&gt;<a class="code" href="../../dc/d6a/structRTLIL_1_1SyncRule.html#a85b50eaadda24bb6749352dff8b901e8">signal</a>, sync_level-&gt;signal, proc);</div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;        }</div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;        <span class="keywordflow">else</span></div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;            <a class="code" href="../../d7/d3f/proc__dff_8cc.html#a4e73d3ca6f75a794fdedb6537630bab2">gen_dff</a>(mod, insig, rstval.as_const(), sig,</div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;                    sync_edge-&gt;<a class="code" href="../../dc/d6a/structRTLIL_1_1SyncRule.html#ab0e1e03d57059d5bd4f0990c4ef183c3">type</a> == <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a79713e13c00e4e216c60fb297be1900fa50a6b247a1dedc63b888216c19a3c44e">RTLIL::SyncType::STp</a>,</div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;                    sync_level &amp;&amp; sync_level-&gt;type == <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a79713e13c00e4e216c60fb297be1900fa28ea00c8ba9ece92394c457158d55737">RTLIL::SyncType::ST1</a>,</div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;                    sync_edge-&gt;<a class="code" href="../../dc/d6a/structRTLIL_1_1SyncRule.html#a85b50eaadda24bb6749352dff8b901e8">signal</a>, sync_level ? &amp;sync_level-&gt;signal : <a class="code" href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>, proc);</div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;</div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;        <span class="keywordflow">if</span> (free_sync_level)</div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;            <span class="keyword">delete</span> sync_level;</div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;    }</div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;}</div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;</div>
<div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="../../d3/d28/structProcDffPass.html">  358</a></span>&#160;<span class="keyword">struct </span><a class="code" href="../../d3/d28/structProcDffPass.html">ProcDffPass</a> : <span class="keyword">public</span> <a class="code" href="../../d9/d43/structPass.html">Pass</a> {</div>
<div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="../../d3/d28/structProcDffPass.html#a56bf2f6418749a32990e13c0740180a3">  359</a></span>&#160;    <a class="code" href="../../d3/d28/structProcDffPass.html#a56bf2f6418749a32990e13c0740180a3">ProcDffPass</a>() : <a class="code" href="../../d9/d43/structPass.html">Pass</a>(<span class="stringliteral">&quot;proc_dff&quot;</span>, <span class="stringliteral">&quot;extract flip-flops from processes&quot;</span>) { }</div>
<div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="../../d3/d28/structProcDffPass.html#a713a42feb3990208f7e648d67358b964">  360</a></span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="../../d3/d28/structProcDffPass.html#a713a42feb3990208f7e648d67358b964">help</a>()</div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;    {</div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;        <span class="comment">//   |---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|</span></div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;\n&quot;</span>);</div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;    proc_dff [selection]\n&quot;</span>);</div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;\n&quot;</span>);</div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;This pass identifies flip-flops in the processes and converts them to\n&quot;</span>);</div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;d-type flip-flop cells.\n&quot;</span>);</div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;\n&quot;</span>);</div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;    }</div>
<div class="line"><a name="l00370"></a><span class="lineno"><a class="line" href="../../d3/d28/structProcDffPass.html#a08d6802cd3be4abacea94953a04b9ce9">  370</a></span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="../../d3/d28/structProcDffPass.html#a08d6802cd3be4abacea94953a04b9ce9">execute</a>(std::vector&lt;std::string&gt; <a class="code" href="../../de/dc9/namespacetxt2tikztiming.html#a6833509b480c4ff62f4340db86cf985e">args</a>, <a class="code" href="../../d1/d01/structRTLIL_1_1Design.html">RTLIL::Design</a> *design)</div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;    {</div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a4a4c59ccc32dd43c3d0f481af23dcf52">log_header</a>(<span class="stringliteral">&quot;Executing PROC_DFF pass (convert process syncs to FFs).\n&quot;</span>);</div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;</div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;        <a class="code" href="../../d9/d43/structPass.html#a67c3bea22492a64c59e0aed40f6067dd">extra_args</a>(args, 1, design);</div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;</div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">auto</span> mod : design-&gt;<a class="code" href="../../d1/d01/structRTLIL_1_1Design.html#a9a7901e7919cdb04adc46d16e071f792">modules</a>())</div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;            <span class="keywordflow">if</span> (design-&gt;<a class="code" href="../../d1/d01/structRTLIL_1_1Design.html#a31aff0bb01f4c8af6a8eba0b94c3786b">selected</a>(mod)) {</div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;                <a class="code" href="../../d8/d46/structConstEval.html">ConstEval</a> ce(mod);</div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;                <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;proc_it : mod-&gt;processes)</div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;                    <span class="keywordflow">if</span> (design-&gt;<a class="code" href="../../d1/d01/structRTLIL_1_1Design.html#a31aff0bb01f4c8af6a8eba0b94c3786b">selected</a>(mod, proc_it.second))</div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;                        <a class="code" href="../../d7/d3f/proc__dff_8cc.html#adc9dd28a87bbda04ca83b557c7cbf34a">proc_dff</a>(mod, proc_it.second, ce);</div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;            }</div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;    }</div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;} <a class="code" href="../../d7/d3f/proc__dff_8cc.html#accbbb00be3ddd177b2ac7e2103dfdf22">ProcDffPass</a>;</div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160; </div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<a class="code" href="../../d6/d81/yosys_8h.html#a4644409e1588406955e3512b98eff02a">PRIVATE_NAMESPACE_END</a></div>
<div class="ttc" id="structRTLIL_1_1IdString_html_a7bfe582986df40d056142ceb673240fa"><div class="ttname"><a href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa">RTLIL::IdString::c_str</a></div><div class="ttdeci">const char * c_str() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00178">rtlil.h:178</a></div></div>
<div class="ttc" id="structRTLIL_1_1Design_html_a31aff0bb01f4c8af6a8eba0b94c3786b"><div class="ttname"><a href="../../d1/d01/structRTLIL_1_1Design.html#a31aff0bb01f4c8af6a8eba0b94c3786b">RTLIL::Design::selected</a></div><div class="ttdeci">bool selected(T1 *module) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00551">rtlil.h:551</a></div></div>
<div class="ttc" id="proc__dff_8cc_html_aefecfe6fc5b2619946bf62e879de1164"><div class="ttname"><a href="../../d7/d3f/proc__dff_8cc.html#aefecfe6fc5b2619946bf62e879de1164">gen_dffsr</a></div><div class="ttdeci">void gen_dffsr(RTLIL::Module *mod, RTLIL::SigSpec sig_in, RTLIL::SigSpec sig_set, RTLIL::SigSpec sig_out, bool clk_polarity, bool set_polarity, RTLIL::SigSpec clk, RTLIL::SigSpec set, RTLIL::Process *proc)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d3f/proc__dff_8cc_source.html#l00146">proc_dff.cc:146</a></div></div>
<div class="ttc" id="namespaceRTLIL_html_a59052ebf5a8a4dfe4b6a285b5434d7e0a387d7de6d9289f7c150e025b7ff34475"><div class="ttname"><a href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a387d7de6d9289f7c150e025b7ff34475">RTLIL::Sz</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00033">rtlil.h:33</a></div></div>
<div class="ttc" id="structRTLIL_1_1Design_html"><div class="ttname"><a href="../../d1/d01/structRTLIL_1_1Design.html">RTLIL::Design</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00501">rtlil.h:501</a></div></div>
<div class="ttc" id="register_8h_html"><div class="ttname"><a href="../../df/d80/register_8h.html">register.h</a></div></div>
<div class="ttc" id="log_8cc_html_a49512c1118dccb2dc45783b5a0d69dec"><div class="ttname"><a href="../../d4/dc1/log_8cc.html#a49512c1118dccb2dc45783b5a0d69dec">log_warning</a></div><div class="ttdeci">void log_warning(const char *format,...)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dc1/log_8cc_source.html#l00196">log.cc:196</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a1a7e895aac049d13e973eada539ee676"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a1a7e895aac049d13e973eada539ee676">RTLIL::Module::addCell</a></div><div class="ttdeci">RTLIL::Cell * addCell(RTLIL::IdString name, RTLIL::IdString type)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01353">rtlil.cc:1353</a></div></div>
<div class="ttc" id="structProcDffPass_html"><div class="ttname"><a href="../../d3/d28/structProcDffPass.html">ProcDffPass</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d3f/proc__dff_8cc_source.html#l00358">proc_dff.cc:358</a></div></div>
<div class="ttc" id="abc_8cc_html_ac464b15b0ca3198d9c5bc781c8e01916"><div class="ttname"><a href="../../d0/dde/abc_8cc.html#ac464b15b0ca3198d9c5bc781c8e01916">clk_polarity</a></div><div class="ttdeci">bool clk_polarity</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/dde/abc_8cc_source.html#l00098">abc.cc:98</a></div></div>
<div class="ttc" id="log_8cc_html_a4a4c59ccc32dd43c3d0f481af23dcf52"><div class="ttname"><a href="../../d4/dc1/log_8cc.html#a4a4c59ccc32dd43c3d0f481af23dcf52">log_header</a></div><div class="ttdeci">void log_header(const char *format,...)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dc1/log_8cc_source.html#l00188">log.cc:188</a></div></div>
<div class="ttc" id="namespaceRTLIL_html_a59052ebf5a8a4dfe4b6a285b5434d7e0a271f8689cfebbe75b99818707362447e"><div class="ttname"><a href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a271f8689cfebbe75b99818707362447e">RTLIL::S0</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00030">rtlil.h:30</a></div></div>
<div class="ttc" id="structRTLIL_1_1SyncRule_html_ab0e1e03d57059d5bd4f0990c4ef183c3"><div class="ttname"><a href="../../dc/d6a/structRTLIL_1_1SyncRule.html#ab0e1e03d57059d5bd4f0990c4ef183c3">RTLIL::SyncRule::type</a></div><div class="ttdeci">RTLIL::SyncType type</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l01144">rtlil.h:1144</a></div></div>
<div class="ttc" id="log_8cc_html_a750cfed6c58b0dae503c2a6762c92a86"><div class="ttname"><a href="../../d4/dc1/log_8cc.html#a750cfed6c58b0dae503c2a6762c92a86">log_signal</a></div><div class="ttdeci">const char * log_signal(const RTLIL::SigSpec &amp;sig, bool autoint)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dc1/log_8cc_source.html#l00269">log.cc:269</a></div></div>
<div class="ttc" id="namespacetxt2tikztiming_html_a6833509b480c4ff62f4340db86cf985e"><div class="ttname"><a href="../../de/dc9/namespacetxt2tikztiming.html#a6833509b480c4ff62f4340db86cf985e">txt2tikztiming.args</a></div><div class="ttdeci">tuple args</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d3f/txt2tikztiming_8py_source.html#l00018">txt2tikztiming.py:18</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a3c6d20a76986252f64b42d84ec453d22"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a3c6d20a76986252f64b42d84ec453d22">RTLIL::Cell::name</a></div><div class="ttdeci">RTLIL::IdString name</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00853">rtlil.h:853</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a60083493b42191874643112a848ffe2e"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">RTLIL::Cell::setPort</a></div><div class="ttdeci">void setPort(RTLIL::IdString portname, RTLIL::SigSpec signal)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01789">rtlil.cc:1789</a></div></div>
<div class="ttc" id="structConstEval_html_a508b0a94019cd9da76742ad99a684589"><div class="ttname"><a href="../../d8/d46/structConstEval.html#a508b0a94019cd9da76742ad99a684589">ConstEval::eval</a></div><div class="ttdeci">bool eval(RTLIL::Cell *cell, RTLIL::SigSpec &amp;undef)</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d09/consteval_8h_source.html#l00089">consteval.h:89</a></div></div>
<div class="ttc" id="structConstEval_html_a664084b609037b4bc8abc2b0a84327bd"><div class="ttname"><a href="../../d8/d46/structConstEval.html#a664084b609037b4bc8abc2b0a84327bd">ConstEval::assign_map</a></div><div class="ttdeci">SigMap assign_map</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d09/consteval_8h_source.html#l00033">consteval.h:33</a></div></div>
<div class="ttc" id="structProcDffPass_html_a56bf2f6418749a32990e13c0740180a3"><div class="ttname"><a href="../../d3/d28/structProcDffPass.html#a56bf2f6418749a32990e13c0740180a3">ProcDffPass::ProcDffPass</a></div><div class="ttdeci">ProcDffPass()</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d3f/proc__dff_8cc_source.html#l00359">proc_dff.cc:359</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00840">rtlil.h:840</a></div></div>
<div class="ttc" id="log_8cc_html_a01de98826735d07d7d41604a2ced9a64"><div class="ttname"><a href="../../d4/dc1/log_8cc.html#a01de98826735d07d7d41604a2ced9a64">log_error</a></div><div class="ttdeci">void log_error(const char *format,...)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dc1/log_8cc_source.html#l00204">log.cc:204</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a81254dcd78f798f7dfc67085f267e097"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">RTLIL::Cell::type</a></div><div class="ttdeci">RTLIL::IdString type</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00854">rtlil.h:854</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a5d4ff94ac5a19ddd26a91a6b71512f82"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">RTLIL::Cell::parameters</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, RTLIL::Const &gt; parameters</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00856">rtlil.h:856</a></div></div>
<div class="ttc" id="structProcDffPass_html_a08d6802cd3be4abacea94953a04b9ce9"><div class="ttname"><a href="../../d3/d28/structProcDffPass.html#a08d6802cd3be4abacea94953a04b9ce9">ProcDffPass::execute</a></div><div class="ttdeci">virtual void execute(std::vector&lt; std::string &gt; args, RTLIL::Design *design)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d3f/proc__dff_8cc_source.html#l00370">proc_dff.cc:370</a></div></div>
<div class="ttc" id="structRTLIL_1_1SyncRule_html_a85b50eaadda24bb6749352dff8b901e8"><div class="ttname"><a href="../../dc/d6a/structRTLIL_1_1SyncRule.html#a85b50eaadda24bb6749352dff8b901e8">RTLIL::SyncRule::signal</a></div><div class="ttdeci">RTLIL::SigSpec signal</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l01145">rtlil.h:1145</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a9a085a75d9ede59180209a69cbff8abc"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">RTLIL::SigSpec::size</a></div><div class="ttdeci">int size() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l01019">rtlil.h:1019</a></div></div>
<div class="ttc" id="log_8h_html_a2b3336a4d98341aba8258e03bc302557"><div class="ttname"><a href="../../d7/d7f/log_8h.html#a2b3336a4d98341aba8258e03bc302557">log_abort</a></div><div class="ttdeci">#define log_abort()</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d7f/log_8h_source.html#l00084">log.h:84</a></div></div>
<div class="ttc" id="proc__dff_8cc_html_a25cba04023f441fccd6012f67478f43e"><div class="ttname"><a href="../../d7/d3f/proc__dff_8cc.html#a25cba04023f441fccd6012f67478f43e">find_any_lvalue</a></div><div class="ttdeci">USING_YOSYS_NAMESPACE PRIVATE_NAMESPACE_BEGIN RTLIL::SigSpec find_any_lvalue(const RTLIL::Process *proc)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d3f/proc__dff_8cc_source.html#l00031">proc_dff.cc:31</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html">RTLIL::Module</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00582">rtlil.h:582</a></div></div>
<div class="ttc" id="namespaceRTLIL_html_a59052ebf5a8a4dfe4b6a285b5434d7e0a544ba859d815e7aaa5558ba7b92107b1"><div class="ttname"><a href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a544ba859d815e7aaa5558ba7b92107b1">RTLIL::S1</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00031">rtlil.h:31</a></div></div>
<div class="ttc" id="namespaceRTLIL_html_a79713e13c00e4e216c60fb297be1900fa65e8e8508ca2291714be46f0f7683f1a"><div class="ttname"><a href="../../d3/dc3/namespaceRTLIL.html#a79713e13c00e4e216c60fb297be1900fa65e8e8508ca2291714be46f0f7683f1a">RTLIL::STa</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00044">rtlil.h:44</a></div></div>
<div class="ttc" id="structSigMap_html_a738d7b0e076b09f842f1bde2275aaba1"><div class="ttname"><a href="../../d0/dbf/structSigMap.html#a738d7b0e076b09f842f1bde2275aaba1">SigMap::apply</a></div><div class="ttdeci">void apply(RTLIL::SigBit &amp;bit) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d98/sigtools_8h_source.html#l00383">sigtools.h:383</a></div></div>
<div class="ttc" id="structProcDffPass_html_a713a42feb3990208f7e648d67358b964"><div class="ttname"><a href="../../d3/d28/structProcDffPass.html#a713a42feb3990208f7e648d67358b964">ProcDffPass::help</a></div><div class="ttdeci">virtual void help()</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d3f/proc__dff_8cc_source.html#l00360">proc_dff.cc:360</a></div></div>
<div class="ttc" id="namespaceRTLIL_html_a79713e13c00e4e216c60fb297be1900fa9728422b07ad54eb365e6333c9fd8559"><div class="ttname"><a href="../../d3/dc3/namespaceRTLIL.html#a79713e13c00e4e216c60fb297be1900fa9728422b07ad54eb365e6333c9fd8559">RTLIL::STn</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00042">rtlil.h:42</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_ab79bcacb14f3fe41c2350cfa6882956c"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#ab79bcacb14f3fe41c2350cfa6882956c">RTLIL::Module::connect</a></div><div class="ttdeci">void connect(const RTLIL::SigSig &amp;conn)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01278">rtlil.cc:1278</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00961">rtlil.h:961</a></div></div>
<div class="ttc" id="namespaceRTLIL_html_a79713e13c00e4e216c60fb297be1900fa50a6b247a1dedc63b888216c19a3c44e"><div class="ttname"><a href="../../d3/dc3/namespaceRTLIL.html#a79713e13c00e4e216c60fb297be1900fa50a6b247a1dedc63b888216c19a3c44e">RTLIL::STp</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00041">rtlil.h:41</a></div></div>
<div class="ttc" id="yosys_8h_html_a361de5ff07fc17687fd73f446a380d29"><div class="ttname"><a href="../../d6/d81/yosys_8h.html#a361de5ff07fc17687fd73f446a380d29">PRIVATE_NAMESPACE_BEGIN</a></div><div class="ttdeci">#define PRIVATE_NAMESPACE_BEGIN</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/d81/yosys_8h_source.html#l00097">yosys.h:97</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_ab7eb467bc49c31774c512f090a372fea"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">RTLIL::Cell::getPort</a></div><div class="ttdeci">const RTLIL::SigSpec &amp; getPort(RTLIL::IdString portname) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01809">rtlil.cc:1809</a></div></div>
<div class="ttc" id="log_8h_html_a917f0fce5a828f10e533bff1e02cb68f"><div class="ttname"><a href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a></div><div class="ttdeci">#define log_assert(_assert_expr_)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d7f/log_8h_source.html#l00085">log.h:85</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a541a18ce30bd8847261b01e9c6cf884e"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a541a18ce30bd8847261b01e9c6cf884e">RTLIL::Module::addWire</a></div><div class="ttdeci">RTLIL::Wire * addWire(RTLIL::IdString name, int width=1)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01331">rtlil.cc:1331</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_aec8d4a1a8c3f3573492e90b6e2f5fb64"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">RTLIL::Module::name</a></div><div class="ttdeci">RTLIL::IdString name</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00599">rtlil.h:599</a></div></div>
<div class="ttc" id="yosys_8h_html_ac45081711e1b2d334e8efb2a5715c463"><div class="ttname"><a href="../../d6/d81/yosys_8h.html#ac45081711e1b2d334e8efb2a5715c463">NEW_ID</a></div><div class="ttdeci">#define NEW_ID</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/d81/yosys_8h_source.html#l00166">yosys.h:166</a></div></div>
<div class="ttc" id="sigtools_8h_html"><div class="ttname"><a href="../../d5/d98/sigtools_8h.html">sigtools.h</a></div></div>
<div class="ttc" id="yosys_8h_html_a4644409e1588406955e3512b98eff02a"><div class="ttname"><a href="../../d6/d81/yosys_8h.html#a4644409e1588406955e3512b98eff02a">PRIVATE_NAMESPACE_END</a></div><div class="ttdeci">#define PRIVATE_NAMESPACE_END</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/d81/yosys_8h_source.html#l00098">yosys.h:98</a></div></div>
<div class="ttc" id="namespaceRTLIL_html_a79713e13c00e4e216c60fb297be1900faf9346eb4a30f3e794a486e1aca606f72"><div class="ttname"><a href="../../d3/dc3/namespaceRTLIL.html#a79713e13c00e4e216c60fb297be1900faf9346eb4a30f3e794a486e1aca606f72">RTLIL::ST0</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00039">rtlil.h:39</a></div></div>
<div class="ttc" id="structPass_html"><div class="ttname"><a href="../../d9/d43/structPass.html">Pass</a></div><div class="ttdef"><b>Definition:</b> <a href="../../df/d80/register_8h_source.html#l00027">register.h:27</a></div></div>
<div class="ttc" id="structRTLIL_1_1Process_html_a58af9702f7d363547531ab7c0e64ad8a"><div class="ttname"><a href="../../df/d7b/structRTLIL_1_1Process.html#a58af9702f7d363547531ab7c0e64ad8a">RTLIL::Process::name</a></div><div class="ttdeci">RTLIL::IdString name</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l01154">rtlil.h:1154</a></div></div>
<div class="ttc" id="proc__dff_8cc_html_adc9dd28a87bbda04ca83b557c7cbf34a"><div class="ttname"><a href="../../d7/d3f/proc__dff_8cc.html#adc9dd28a87bbda04ca83b557c7cbf34a">proc_dff</a></div><div class="ttdeci">void proc_dff(RTLIL::Module *mod, RTLIL::Process *proc, ConstEval &amp;ce)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d3f/proc__dff_8cc_source.html#l00221">proc_dff.cc:221</a></div></div>
<div class="ttc" id="yosys_8h_html_aa8687f3e6fff919b5c71cc2654d69f13"><div class="ttname"><a href="../../d6/d81/yosys_8h.html#aa8687f3e6fff919b5c71cc2654d69f13">USING_YOSYS_NAMESPACE</a></div><div class="ttdeci">#define USING_YOSYS_NAMESPACE</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/d81/yosys_8h_source.html#l00102">yosys.h:102</a></div></div>
<div class="ttc" id="structRTLIL_1_1Design_html_a9a7901e7919cdb04adc46d16e071f792"><div class="ttname"><a href="../../d1/d01/structRTLIL_1_1Design.html#a9a7901e7919cdb04adc46d16e071f792">RTLIL::Design::modules</a></div><div class="ttdeci">RTLIL::ObjRange&lt; RTLIL::Module * &gt; modules()</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l00249">rtlil.cc:249</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a3fb735f158100bae38e6359f80ca09cd"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a3fb735f158100bae38e6359f80ca09cd">RTLIL::SigSpec::replace</a></div><div class="ttdeci">void replace(const RTLIL::SigSpec &amp;pattern, const RTLIL::SigSpec &amp;with)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02297">rtlil.cc:2297</a></div></div>
<div class="ttc" id="proc__dff_8cc_html_a4e73d3ca6f75a794fdedb6537630bab2"><div class="ttname"><a href="../../d7/d3f/proc__dff_8cc.html#a4e73d3ca6f75a794fdedb6537630bab2">gen_dff</a></div><div class="ttdeci">void gen_dff(RTLIL::Module *mod, RTLIL::SigSpec sig_in, RTLIL::Const val_rst, RTLIL::SigSpec sig_out, bool clk_polarity, bool arst_polarity, RTLIL::SigSpec clk, RTLIL::SigSpec *arst, RTLIL::Process *proc)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d3f/proc__dff_8cc_source.html#l00193">proc_dff.cc:193</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a2cb755aa8d61546cf354c72766678992"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a2cb755aa8d61546cf354c72766678992">RTLIL::SigSpec::sort_and_unify</a></div><div class="ttdeci">void sort_and_unify()</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02291">rtlil.cc:2291</a></div></div>
<div class="ttc" id="structRTLIL_1_1Process_html"><div class="ttname"><a href="../../df/d7b/structRTLIL_1_1Process.html">RTLIL::Process</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l01152">rtlil.h:1152</a></div></div>
<div class="ttc" id="NumberlikeArray_8hh_html_a070d2ce7b6bb7e5c05602aa8c308d0c4"><div class="ttname"><a href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a></div><div class="ttdeci">#define NULL</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/d9d/NumberlikeArray_8hh_source.html#l00006">NumberlikeArray.hh:6</a></div></div>
<div class="ttc" id="structConstEval_html"><div class="ttname"><a href="../../d8/d46/structConstEval.html">ConstEval</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d09/consteval_8h_source.html#l00030">consteval.h:30</a></div></div>
<div class="ttc" id="log_8cc_html_a5ed8e2adc6340d877478a62cc1d448c9"><div class="ttname"><a href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a></div><div class="ttdeci">void log(const char *format,...)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dc1/log_8cc_source.html#l00180">log.cc:180</a></div></div>
<div class="ttc" id="structRTLIL_1_1Process_html_ae13957f7c26982b8d99df375172a4c51"><div class="ttname"><a href="../../df/d7b/structRTLIL_1_1Process.html#ae13957f7c26982b8d99df375172a4c51">RTLIL::Process::syncs</a></div><div class="ttdeci">std::vector&lt; RTLIL::SyncRule * &gt; syncs</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l01157">rtlil.h:1157</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_aab47d4484bbd3b94c31f38e38ddec91a"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#aab47d4484bbd3b94c31f38e38ddec91a">RTLIL::SigSpec::extract</a></div><div class="ttdeci">RTLIL::SigSpec extract(const RTLIL::SigSpec &amp;pattern, const RTLIL::SigSpec *other=NULL) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02414">rtlil.cc:2414</a></div></div>
<div class="ttc" id="structRTLIL_1_1SyncRule_html"><div class="ttname"><a href="../../dc/d6a/structRTLIL_1_1SyncRule.html">RTLIL::SyncRule</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l01142">rtlil.h:1142</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a4c904f5a77c28dc3340b4ecb4b275e9b"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a4c904f5a77c28dc3340b4ecb4b275e9b">RTLIL::SigSpec::append</a></div><div class="ttdeci">void append(const RTLIL::SigSpec &amp;signal)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02523">rtlil.cc:2523</a></div></div>
<div class="ttc" id="structRTLIL_1_1Const_html"><div class="ttname"><a href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00435">rtlil.h:435</a></div></div>
<div class="ttc" id="consteval_8h_html"><div class="ttname"><a href="../../d2/d09/consteval_8h.html">consteval.h</a></div></div>
<div class="ttc" id="structPass_html_a67c3bea22492a64c59e0aed40f6067dd"><div class="ttname"><a href="../../d9/d43/structPass.html#a67c3bea22492a64c59e0aed40f6067dd">Pass::extra_args</a></div><div class="ttdeci">void extra_args(std::vector&lt; std::string &gt; args, size_t argidx, RTLIL::Design *design, bool select=true)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d22/register_8cc_source.html#l00128">register.cc:128</a></div></div>
<div class="ttc" id="namespaceRTLIL_html_ab5cacf2e3a347813fe72208c9ee52b7d"><div class="ttname"><a href="../../d3/dc3/namespaceRTLIL.html#ab5cacf2e3a347813fe72208c9ee52b7d">RTLIL::SigSig</a></div><div class="ttdeci">std::pair&lt; SigSpec, SigSpec &gt; SigSig</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00071">rtlil.h:71</a></div></div>
<div class="ttc" id="log_8h_html"><div class="ttname"><a href="../../d7/d7f/log_8h.html">log.h</a></div></div>
<div class="ttc" id="proc__dff_8cc_html_accbbb00be3ddd177b2ac7e2103dfdf22"><div class="ttname"><a href="../../d7/d3f/proc__dff_8cc.html#accbbb00be3ddd177b2ac7e2103dfdf22">ProcDffPass</a></div><div class="ttdeci">ProcDffPass ProcDffPass</div></div>
<div class="ttc" id="yosys_8cc_html_aa5be8a502eaaa25be332334ed0252543"><div class="ttname"><a href="../../da/daf/yosys_8cc.html#aa5be8a502eaaa25be332334ed0252543">autoidx</a></div><div class="ttdeci">YOSYS_NAMESPACE_BEGIN int autoidx</div><div class="ttdef"><b>Definition:</b> <a href="../../da/daf/yosys_8cc_source.html#l00051">yosys.cc:51</a></div></div>
<div class="ttc" id="namespaceRTLIL_html_a79713e13c00e4e216c60fb297be1900fa28ea00c8ba9ece92394c457158d55737"><div class="ttname"><a href="../../d3/dc3/namespaceRTLIL.html#a79713e13c00e4e216c60fb297be1900fa28ea00c8ba9ece92394c457158d55737">RTLIL::ST1</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00040">rtlil.h:40</a></div></div>
<div class="ttc" id="proc__dff_8cc_html_a87bc15dfb7416fe16dbed6adb00165d0"><div class="ttname"><a href="../../d7/d3f/proc__dff_8cc.html#a87bc15dfb7416fe16dbed6adb00165d0">gen_dffsr_complex</a></div><div class="ttdeci">void gen_dffsr_complex(RTLIL::Module *mod, RTLIL::SigSpec sig_d, RTLIL::SigSpec sig_q, RTLIL::SigSpec clk, bool clk_polarity, std::map&lt; RTLIL::SigSpec, std::set&lt; RTLIL::SyncRule * &gt;&gt; &amp;async_rules, RTLIL::Process *proc)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d3f/proc__dff_8cc_source.html#l00056">proc_dff.cc:56</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../dir_909ba3c047acf83b28267ff3e9830e84.html">passes</a></li><li class="navelem"><a class="el" href="../../dir_7300d943cafa0fcc2a91d0b438fdeb20.html">proc</a></li><li class="navelem"><a class="el" href="../../d7/d3f/proc__dff_8cc.html">proc_dff.cc</a></li>
    <li class="footer">Generated on Tue Dec 16 2014 13:37:14 for yosys-master by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="../../doxygen.png" alt="doxygen"/></a> 1.8.6 </li>
  </ul>
</div>
</body>
</html>
