#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Jan 10 12:15:43 2020
# Process ID: 12112
# Current directory: C:/CPE233/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13272 C:\CPE233\project_1\project_1.xpr
# Log file: C:/CPE233/project_1/vivado.log
# Journal file: C:/CPE233/project_1\vivado.jou
#----------------------------------------------------------ststart_guopopen_project C:/CPE233/project_1/project_1.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/Ryan Madden/Documents/GitHub/CPE133Labs/DigitalDesignLabs/Labs/CPE133 Labs/CPE133 Labs.srcs/constrs_1/new/const.xdc'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'opopen_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 834.922 ; gain = 110.8updupdate_compile_order -fileset sourcesexisynth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: fibonacci_seq_gen
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 897.859 ; gain = 59.188
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fibonacci_seq_gen' [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:39]
INFO: [Synth 8-6157] synthesizing module 'clk_2n_div_test' [C:/CPE233/project_1/project_1.srcs/sources_1/new/clk_divider_nbit.sv:38]
	Parameter n bound to: 25 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_2n_div_test' (1#1) [C:/CPE233/project_1/project_1.srcs/sources_1/new/clk_divider_nbit.sv:38]
INFO: [Synth 8-6157] synthesizing module 'reg_nb' [C:/CPE233/project_1/project_1.srcs/sources_1/new/reg_nb.sv:32]
	Parameter n bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_nb' (2#1) [C:/CPE233/project_1/project_1.srcs/sources_1/new/reg_nb.sv:32]
WARNING: [Synth 8-689] width (11) of port connection 'data_in' does not match port width (16) of module 'reg_nb' [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:45]
WARNING: [Synth 8-689] width (11) of port connection 'data_out' does not match port width (16) of module 'reg_nb' [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:49]
WARNING: [Synth 8-689] width (11) of port connection 'data_in' does not match port width (16) of module 'reg_nb' [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:52]
WARNING: [Synth 8-689] width (11) of port connection 'data_out' does not match port width (16) of module 'reg_nb' [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:56]
INFO: [Synth 8-6157] synthesizing module 'rca_nb' [C:/CPE233/project_1/project_1.srcs/sources_1/new/rca_nb.v:35]
	Parameter n bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rca_nb' (3#1) [C:/CPE233/project_1/project_1.srcs/sources_1/new/rca_nb.v:35]
WARNING: [Synth 8-689] width (11) of port connection 'a' does not match port width (16) of module 'rca_nb' [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:59]
WARNING: [Synth 8-689] width (11) of port connection 'b' does not match port width (16) of module 'rca_nb' [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:60]
WARNING: [Synth 8-689] width (11) of port connection 'sum' does not match port width (16) of module 'rca_nb' [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:62]
INFO: [Synth 8-6157] synthesizing module 'mux_2t1_nb' [C:/CPE233/project_1/project_1.srcs/sources_1/new/mux_2t1_nb.v:33]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux_2t1_nb' (4#1) [C:/CPE233/project_1/project_1.srcs/sources_1/new/mux_2t1_nb.v:33]
WARNING: [Synth 8-689] width (11) of port connection 'D1' does not match port width (4) of module 'mux_2t1_nb' [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:68]
WARNING: [Synth 8-689] width (11) of port connection 'D_OUT' does not match port width (4) of module 'mux_2t1_nb' [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:69]
INFO: [Synth 8-6157] synthesizing module 'ram_single_port' [C:/CPE233/project_1/project_1.srcs/sources_1/new/ram_single_port.v:36]
	Parameter n bound to: 4 - type: integer 
	Parameter m bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ram_single_port' (5#1) [C:/CPE233/project_1/project_1.srcs/sources_1/new/ram_single_port.v:36]
WARNING: [Synth 8-689] width (11) of port connection 'data_in' does not match port width (8) of module 'ram_single_port' [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:72]
WARNING: [Synth 8-689] width (1) of port connection 'addr' does not match port width (4) of module 'ram_single_port' [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:73]
WARNING: [Synth 8-689] width (11) of port connection 'data_out' does not match port width (8) of module 'ram_single_port' [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:76]
INFO: [Synth 8-6157] synthesizing module 'cntr_up_clr_nb' [C:/CPE233/project_1/project_1.srcs/sources_1/new/cntr_up_clr_nb.v:33]
	Parameter n bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cntr_up_clr_nb' (6#1) [C:/CPE233/project_1/project_1.srcs/sources_1/new/cntr_up_clr_nb.v:33]
WARNING: [Synth 8-689] width (1) of port connection 'count' does not match port width (16) of module 'cntr_up_clr_nb' [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:85]
INFO: [Synth 8-6157] synthesizing module 'univ_sseg' [C:/CPE233/project_1/project_1.srcs/sources_1/new/univ_sseg.v:78]
INFO: [Synth 8-6157] synthesizing module 'cnt_convert_14b' [C:/CPE233/project_1/project_1.srcs/sources_1/new/univ_sseg.v:271]
INFO: [Synth 8-226] default block is never used [C:/CPE233/project_1/project_1.srcs/sources_1/new/univ_sseg.v:290]
INFO: [Synth 8-6155] done synthesizing module 'cnt_convert_14b' (7#1) [C:/CPE233/project_1/project_1.srcs/sources_1/new/univ_sseg.v:271]
INFO: [Synth 8-6157] synthesizing module 'cnt_convert_7b' [C:/CPE233/project_1/project_1.srcs/sources_1/new/univ_sseg.v:369]
WARNING: [Synth 8-567] referenced signal 'cnt' should be on the sensitivity list [C:/CPE233/project_1/project_1.srcs/sources_1/new/univ_sseg.v:383]
INFO: [Synth 8-6155] done synthesizing module 'cnt_convert_7b' (8#1) [C:/CPE233/project_1/project_1.srcs/sources_1/new/univ_sseg.v:369]
INFO: [Synth 8-6157] synthesizing module 'clk_divder' [C:/CPE233/project_1/project_1.srcs/sources_1/new/univ_sseg.v:254]
	Parameter n bound to: 13 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_divder' (9#1) [C:/CPE233/project_1/project_1.srcs/sources_1/new/univ_sseg.v:254]
INFO: [Synth 8-226] default block is never used [C:/CPE233/project_1/project_1.srcs/sources_1/new/univ_sseg.v:125]
INFO: [Synth 8-226] default block is never used [C:/CPE233/project_1/project_1.srcs/sources_1/new/univ_sseg.v:141]
INFO: [Synth 8-226] default block is never used [C:/CPE233/project_1/project_1.srcs/sources_1/new/univ_sseg.v:153]
INFO: [Synth 8-226] default block is never used [C:/CPE233/project_1/project_1.srcs/sources_1/new/univ_sseg.v:165]
INFO: [Synth 8-226] default block is never used [C:/CPE233/project_1/project_1.srcs/sources_1/new/univ_sseg.v:177]
INFO: [Synth 8-226] default block is never used [C:/CPE233/project_1/project_1.srcs/sources_1/new/univ_sseg.v:189]
INFO: [Synth 8-6155] done synthesizing module 'univ_sseg' (10#1) [C:/CPE233/project_1/project_1.srcs/sources_1/new/univ_sseg.v:78]
WARNING: [Synth 8-689] width (11) of port connection 'cnt1' does not match port width (14) of module 'univ_sseg' [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:89]
WARNING: [Synth 8-3848] Net we in module/entity fibonacci_seq_gen does not have driver. [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:35]
WARNING: [Synth 8-3848] Net sloclock in module/entity fibonacci_seq_gen does not have driver. [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:30]
WARNING: [Synth 8-3848] Net clr in module/entity fibonacci_seq_gen does not have driver. [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:31]
WARNING: [Synth 8-3848] Net ld in module/entity fibonacci_seq_gen does not have driver. [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:32]
WARNING: [Synth 8-3848] Net ctrl in module/entity fibonacci_seq_gen does not have driver. [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:33]
INFO: [Synth 8-6155] done synthesizing module 'fibonacci_seq_gen' (11#1) [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:23]
WARNING: [Synth 8-3331] design fibonacci_seq_gen has unconnected port BTN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 955.898 ; gain = 117.227
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin myclock:fclk_only to constant 0 [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:39]
WARNING: [Synth 8-3295] tying undriven pin MY_REG:clk to constant 0 [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:44]
WARNING: [Synth 8-3295] tying undriven pin MY_REG:clr to constant 0 [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:44]
WARNING: [Synth 8-3295] tying undriven pin MY_REG:ld to constant 0 [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:44]
WARNING: [Synth 8-3295] tying undriven pin MY_REG2:clk to constant 0 [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:51]
WARNING: [Synth 8-3295] tying undriven pin MY_REG2:clr to constant 0 [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:51]
WARNING: [Synth 8-3295] tying undriven pin MY_REG2:ld to constant 0 [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:51]
WARNING: [Synth 8-3295] tying undriven pin my_2t1_mux:SEL to constant 0 [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:65]
WARNING: [Synth 8-3295] tying undriven pin my_ram:we to constant 0 [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:71]
WARNING: [Synth 8-3295] tying undriven pin MY_CNTR:clk to constant 0 [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:79]
WARNING: [Synth 8-3295] tying undriven pin MY_CNTR:clr to constant 0 [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:79]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 955.898 ; gain = 117.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 955.898 ; gain = 117.227
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
31 Infos, 33 Warnings, 0 Critical Warnings and 1 Errors encountered.
synth_design failed
ERROR: [Designutils 20-176] Cannot open XDC file [C:/Users/Ryan Madden/Documents/GitHub/CPE133Labs/DigitalDesignLabs/Labs/CPE133 Labs/CPE133 Labs.srcs/constrs_1/new/const.xdc]
export_ip_user_files -of_objects  [get_files {{C:/Users/Ryan Madden/Documents/GitHub/CPE133Labs/DigitalDesignLabs/Labs/CPE133 Labs/CPE133 Labs.srcs/constrs_1/new/const.xdc}}] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 {{C:/Users/Ryan Madden/Documents/GitHub/CPE133Labs/DigitalDesignLabs/Labs/CPE133 Labs/CPE133 Labs.srcs/constrs_1/new/const.xdc}}
close [ open C:/CPE233/project_1/project_1.srcs/sources_1/new/fibonacci_fsm.v w ]
add_files C:/CPE233/project_1/project_1.srcs/sources_1/new/fibonacci_fsm.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
file mkdir C:/CPE233/project_1/project_1.srcs/constrs_1
file mkdir C:/CPE233/project_1/project_1.srcs/constrs_1/new
close [ open C:/CPE233/project_1/project_1.srcs/constrs_1/new/constraints.xdc w ]
add_files -fileset constrs_1 C:/CPE233/project_1/project_1.srcs/constrs_1/new/constraints.xdc
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: fibonacci_seq_gen
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1274.199 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fibonacci_seq_gen' [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:39]
INFO: [Synth 8-6157] synthesizing module 'clk_2n_div_test' [C:/CPE233/project_1/project_1.srcs/sources_1/new/clk_divider_nbit.sv:38]
	Parameter n bound to: 25 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_2n_div_test' (1#1) [C:/CPE233/project_1/project_1.srcs/sources_1/new/clk_divider_nbit.sv:38]
INFO: [Synth 8-6157] synthesizing module 'reg_nb' [C:/CPE233/project_1/project_1.srcs/sources_1/new/reg_nb.sv:32]
	Parameter n bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_nb' (2#1) [C:/CPE233/project_1/project_1.srcs/sources_1/new/reg_nb.sv:32]
WARNING: [Synth 8-689] width (11) of port connection 'data_in' does not match port width (16) of module 'reg_nb' [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:45]
WARNING: [Synth 8-689] width (11) of port connection 'data_out' does not match port width (16) of module 'reg_nb' [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:49]
WARNING: [Synth 8-689] width (11) of port connection 'data_in' does not match port width (16) of module 'reg_nb' [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:52]
WARNING: [Synth 8-689] width (11) of port connection 'data_out' does not match port width (16) of module 'reg_nb' [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:56]
INFO: [Synth 8-6157] synthesizing module 'rca_nb' [C:/CPE233/project_1/project_1.srcs/sources_1/new/rca_nb.v:35]
	Parameter n bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rca_nb' (3#1) [C:/CPE233/project_1/project_1.srcs/sources_1/new/rca_nb.v:35]
WARNING: [Synth 8-689] width (11) of port connection 'a' does not match port width (16) of module 'rca_nb' [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:59]
WARNING: [Synth 8-689] width (11) of port connection 'b' does not match port width (16) of module 'rca_nb' [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:60]
WARNING: [Synth 8-689] width (11) of port connection 'sum' does not match port width (16) of module 'rca_nb' [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:62]
INFO: [Synth 8-6157] synthesizing module 'mux_2t1_nb' [C:/CPE233/project_1/project_1.srcs/sources_1/new/mux_2t1_nb.v:33]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux_2t1_nb' (4#1) [C:/CPE233/project_1/project_1.srcs/sources_1/new/mux_2t1_nb.v:33]
WARNING: [Synth 8-689] width (11) of port connection 'D1' does not match port width (4) of module 'mux_2t1_nb' [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:68]
WARNING: [Synth 8-689] width (11) of port connection 'D_OUT' does not match port width (4) of module 'mux_2t1_nb' [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:69]
INFO: [Synth 8-6157] synthesizing module 'ram_single_port' [C:/CPE233/project_1/project_1.srcs/sources_1/new/ram_single_port.v:36]
	Parameter n bound to: 4 - type: integer 
	Parameter m bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ram_single_port' (5#1) [C:/CPE233/project_1/project_1.srcs/sources_1/new/ram_single_port.v:36]
WARNING: [Synth 8-689] width (11) of port connection 'data_in' does not match port width (8) of module 'ram_single_port' [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:72]
WARNING: [Synth 8-689] width (1) of port connection 'addr' does not match port width (4) of module 'ram_single_port' [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:73]
WARNING: [Synth 8-689] width (11) of port connection 'data_out' does not match port width (8) of module 'ram_single_port' [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:76]
INFO: [Synth 8-6157] synthesizing module 'cntr_up_clr_nb' [C:/CPE233/project_1/project_1.srcs/sources_1/new/cntr_up_clr_nb.v:33]
	Parameter n bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cntr_up_clr_nb' (6#1) [C:/CPE233/project_1/project_1.srcs/sources_1/new/cntr_up_clr_nb.v:33]
WARNING: [Synth 8-689] width (1) of port connection 'count' does not match port width (16) of module 'cntr_up_clr_nb' [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:85]
INFO: [Synth 8-6157] synthesizing module 'univ_sseg' [C:/CPE233/project_1/project_1.srcs/sources_1/new/univ_sseg.v:78]
INFO: [Synth 8-6157] synthesizing module 'cnt_convert_14b' [C:/CPE233/project_1/project_1.srcs/sources_1/new/univ_sseg.v:271]
INFO: [Synth 8-226] default block is never used [C:/CPE233/project_1/project_1.srcs/sources_1/new/univ_sseg.v:290]
INFO: [Synth 8-6155] done synthesizing module 'cnt_convert_14b' (7#1) [C:/CPE233/project_1/project_1.srcs/sources_1/new/univ_sseg.v:271]
INFO: [Synth 8-6157] synthesizing module 'cnt_convert_7b' [C:/CPE233/project_1/project_1.srcs/sources_1/new/univ_sseg.v:369]
WARNING: [Synth 8-567] referenced signal 'cnt' should be on the sensitivity list [C:/CPE233/project_1/project_1.srcs/sources_1/new/univ_sseg.v:383]
INFO: [Synth 8-6155] done synthesizing module 'cnt_convert_7b' (8#1) [C:/CPE233/project_1/project_1.srcs/sources_1/new/univ_sseg.v:369]
INFO: [Synth 8-6157] synthesizing module 'clk_divder' [C:/CPE233/project_1/project_1.srcs/sources_1/new/univ_sseg.v:254]
	Parameter n bound to: 13 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_divder' (9#1) [C:/CPE233/project_1/project_1.srcs/sources_1/new/univ_sseg.v:254]
INFO: [Synth 8-226] default block is never used [C:/CPE233/project_1/project_1.srcs/sources_1/new/univ_sseg.v:125]
INFO: [Synth 8-226] default block is never used [C:/CPE233/project_1/project_1.srcs/sources_1/new/univ_sseg.v:141]
INFO: [Synth 8-226] default block is never used [C:/CPE233/project_1/project_1.srcs/sources_1/new/univ_sseg.v:153]
INFO: [Synth 8-226] default block is never used [C:/CPE233/project_1/project_1.srcs/sources_1/new/univ_sseg.v:165]
INFO: [Synth 8-226] default block is never used [C:/CPE233/project_1/project_1.srcs/sources_1/new/univ_sseg.v:177]
INFO: [Synth 8-226] default block is never used [C:/CPE233/project_1/project_1.srcs/sources_1/new/univ_sseg.v:189]
INFO: [Synth 8-6155] done synthesizing module 'univ_sseg' (10#1) [C:/CPE233/project_1/project_1.srcs/sources_1/new/univ_sseg.v:78]
WARNING: [Synth 8-689] width (11) of port connection 'cnt1' does not match port width (14) of module 'univ_sseg' [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:89]
INFO: [Synth 8-6157] synthesizing module 'fibonacci_fsm' [C:/CPE233/project_1/project_1.srcs/sources_1/new/fibonacci_fsm.v:23]
	Parameter st_A bound to: 2'b00 
	Parameter st_B bound to: 2'b01 
	Parameter st_C bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'fibonacci_fsm' (11#1) [C:/CPE233/project_1/project_1.srcs/sources_1/new/fibonacci_fsm.v:23]
WARNING: [Synth 8-3848] Net sloclock in module/entity fibonacci_seq_gen does not have driver. [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:30]
INFO: [Synth 8-6155] done synthesizing module 'fibonacci_seq_gen' (12#1) [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1274.199 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin myclock:fclk_only to constant 0 [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:39]
WARNING: [Synth 8-3295] tying undriven pin MY_REG:clk to constant 0 [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:44]
WARNING: [Synth 8-3295] tying undriven pin MY_REG2:clk to constant 0 [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:51]
WARNING: [Synth 8-3295] tying undriven pin MY_CNTR:clk to constant 0 [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:79]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1274.199 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1274.199 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/CPE233/project_1/project_1.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [C:/CPE233/project_1/project_1.srcs/constrs_1/new/constraints.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1364.898 ; gain = 90.699
34 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1364.898 ; gain = 90.699
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/CPE233/project_1/project_1.srcs/sim_1/new/fibsim.v w ]
add_files -fileset sim_1 C:/CPE233/project_1/project_1.srcs/sim_1/new/fibsim.v
update_compile_order -fileset sim_1
set_property top fibsim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/CPE233/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fibsim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/CPE233/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fibsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CPE233/project_1/project_1.srcs/sources_1/new/cntr_up_clr_nb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cntr_up_clr_nb
WARNING: [VRFC 10-756] identifier n is used before its declaration [C:/CPE233/project_1/project_1.srcs/sources_1/new/cntr_up_clr_nb.v:35]
WARNING: [VRFC 10-756] identifier n is used before its declaration [C:/CPE233/project_1/project_1.srcs/sources_1/new/cntr_up_clr_nb.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CPE233/project_1/project_1.srcs/sources_1/new/fibonacci_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fibonacci_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fibonacci_seq_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CPE233/project_1/project_1.srcs/sources_1/new/mux_2t1_nb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2t1_nb
WARNING: [VRFC 10-756] identifier n is used before its declaration [C:/CPE233/project_1/project_1.srcs/sources_1/new/mux_2t1_nb.v:35]
WARNING: [VRFC 10-756] identifier n is used before its declaration [C:/CPE233/project_1/project_1.srcs/sources_1/new/mux_2t1_nb.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CPE233/project_1/project_1.srcs/sources_1/new/ram_single_port.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_single_port
WARNING: [VRFC 10-756] identifier m is used before its declaration [C:/CPE233/project_1/project_1.srcs/sources_1/new/ram_single_port.v:37]
WARNING: [VRFC 10-756] identifier n is used before its declaration [C:/CPE233/project_1/project_1.srcs/sources_1/new/ram_single_port.v:38]
WARNING: [VRFC 10-756] identifier m is used before its declaration [C:/CPE233/project_1/project_1.srcs/sources_1/new/ram_single_port.v:41]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CPE233/project_1/project_1.srcs/sources_1/new/rca_nb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rca_nb
WARNING: [VRFC 10-756] identifier n is used before its declaration [C:/CPE233/project_1/project_1.srcs/sources_1/new/rca_nb.v:36]
WARNING: [VRFC 10-756] identifier n is used before its declaration [C:/CPE233/project_1/project_1.srcs/sources_1/new/rca_nb.v:37]
WARNING: [VRFC 10-756] identifier n is used before its declaration [C:/CPE233/project_1/project_1.srcs/sources_1/new/rca_nb.v:39]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CPE233/project_1/project_1.srcs/sources_1/new/univ_sseg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module univ_sseg
INFO: [VRFC 10-2458] undeclared symbol sclk, assumed default net type wire [C:/CPE233/project_1/project_1.srcs/sources_1/new/univ_sseg.v:116]
INFO: [VRFC 10-311] analyzing module clk_divder
INFO: [VRFC 10-311] analyzing module cnt_convert_14b
INFO: [VRFC 10-311] analyzing module cnt_convert_7b
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/CPE233/project_1/project_1.srcs/sources_1/new/clk_divider_nbit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_2n_div_test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/CPE233/project_1/project_1.srcs/sources_1/new/reg_nb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_nb
WARNING: [VRFC 10-756] identifier n is used before its declaration [C:/CPE233/project_1/project_1.srcs/sources_1/new/reg_nb.sv:33]
WARNING: [VRFC 10-756] identifier n is used before its declaration [C:/CPE233/project_1/project_1.srcs/sources_1/new/reg_nb.sv:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CPE233/project_1/project_1.srcs/sim_1/new/fibsim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fibsim
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/CPE233/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto e85d564cdc5b424cabd566c9c949d7e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fibsim_behav xil_defaultlib.fibsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port disp_en [C:/CPE233/project_1/project_1.srcs/sim_1/new/fibsim.v:28]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 16 for port data_in [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:45]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 16 for port data_out [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:49]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 16 for port data_in [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:52]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 16 for port data_out [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:56]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 16 for port a [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:59]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 16 for port b [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:60]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:61]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 16 for port sum [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:62]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port D0 [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:67]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 4 for port D1 [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:68]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 4 for port D_OUT [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:69]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 8 for port data_in [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:72]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port addr [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:73]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 8 for port data_out [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:76]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port up [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:82]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ld [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:83]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port D [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:84]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 16 for port count [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:85]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 14 for port cnt1 [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:89]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port cnt2 [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:90]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port valid [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:91]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port dp_en [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:92]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port dp_sel [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:93]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port sign [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:95]
ERROR: [VRFC 10-529] concurrent assignment to a non-net disp_en is not permitted [C:/CPE233/project_1/project_1.srcs/sim_1/new/fibsim.v:28]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/CPE233/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/CPE233/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1370.121 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/CPE233/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fibsim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/CPE233/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fibsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/CPE233/project_1/project_1.srcs/sources_1/new/reg_nb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_nb
WARNING: [VRFC 10-756] identifier n is used before its declaration [C:/CPE233/project_1/project_1.srcs/sources_1/new/reg_nb.sv:33]
WARNING: [VRFC 10-756] identifier n is used before its declaration [C:/CPE233/project_1/project_1.srcs/sources_1/new/reg_nb.sv:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CPE233/project_1/project_1.srcs/sim_1/new/fibsim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fibsim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/CPE233/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto e85d564cdc5b424cabd566c9c949d7e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fibsim_behav xil_defaultlib.fibsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 16 for port data_in [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:45]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 16 for port data_out [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:49]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 16 for port data_in [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:52]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 16 for port data_out [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:56]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 16 for port a [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:59]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 16 for port b [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:60]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:61]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 16 for port sum [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:62]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port D0 [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:67]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 4 for port D1 [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:68]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 4 for port D_OUT [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:69]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 8 for port data_in [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:72]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port addr [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:73]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 8 for port data_out [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:76]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port up [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:82]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ld [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:83]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port D [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:84]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 16 for port count [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:85]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 14 for port cnt1 [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:89]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port cnt2 [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:90]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port valid [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:91]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port dp_en [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:92]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port dp_sel [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:93]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port sign [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:95]
ERROR: [VRFC 10-529] concurrent assignment to a non-net disp_en is not permitted [C:/CPE233/project_1/project_1.srcs/sim_1/new/fibsim.v:30]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/CPE233/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/CPE233/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/CPE233/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fibsim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/CPE233/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fibsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CPE233/project_1/project_1.srcs/sim_1/new/fibsim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fibsim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/CPE233/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto e85d564cdc5b424cabd566c9c949d7e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fibsim_behav xil_defaultlib.fibsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 16 for port data_in [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:45]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 16 for port data_out [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:49]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 16 for port data_in [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:52]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 16 for port data_out [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:56]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 16 for port a [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:59]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 16 for port b [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:60]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:61]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 16 for port sum [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:62]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port D0 [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:67]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 4 for port D1 [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:68]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 4 for port D_OUT [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:69]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 8 for port data_in [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:72]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port addr [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:73]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 8 for port data_out [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:76]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port up [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:82]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ld [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:83]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port D [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:84]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 16 for port count [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:85]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 14 for port cnt1 [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:89]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port cnt2 [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:90]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port valid [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:91]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port dp_en [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:92]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port dp_sel [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:93]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port sign [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:95]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_2n_div_test
Compiling module xil_defaultlib.reg_nb(n=16)
Compiling module xil_defaultlib.rca_nb(n=16)
Compiling module xil_defaultlib.mux_2t1_nb(n=4)
Compiling module xil_defaultlib.ram_single_port(n=4)
Compiling module xil_defaultlib.cntr_up_clr_nb(n=16)
Compiling module xil_defaultlib.cnt_convert_14b
Compiling module xil_defaultlib.cnt_convert_7b
Compiling module xil_defaultlib.clk_divder
Compiling module xil_defaultlib.univ_sseg
Compiling module xil_defaultlib.fibonacci_fsm
Compiling module xil_defaultlib.fibonacci_seq_gen
Compiling module xil_defaultlib.fibsim
Compiling module xil_defaultlib.glbl
Built simulation snapshot fibsim_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/CPE233/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/fibsim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/CPE233/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/fibsim_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Jan 10 12:39:25 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2018.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Jan 10 12:39:25 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1370.121 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/CPE233/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fibsim_behav -key {Behavioral:sim_1:Functional:fibsim} -tclbatch {fibsim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source fibsim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fibsim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1372.684 ; gain = 2.563
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/CPE233/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fibsim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/CPE233/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fibsim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/CPE233/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/CPE233/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto e85d564cdc5b424cabd566c9c949d7e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fibsim_behav xil_defaultlib.fibsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 16 for port data_in [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:45]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 16 for port data_out [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:49]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 16 for port data_in [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:52]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 16 for port data_out [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:56]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 16 for port a [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:59]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 16 for port b [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:60]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:61]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 16 for port sum [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:62]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port D0 [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:67]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 4 for port D1 [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:68]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 4 for port D_OUT [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:69]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 8 for port data_in [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:72]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port addr [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:73]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 8 for port data_out [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:76]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port up [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:82]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ld [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:83]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port D [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:84]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 16 for port count [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:85]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 14 for port cnt1 [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:89]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port cnt2 [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:90]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port valid [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:91]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port dp_en [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:92]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port dp_sel [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:93]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port sign [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:95]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1382.426 ; gain = 0.000
save_wave_config {C:/CPE233/project_1/fibsim_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/CPE233/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fibsim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/CPE233/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fibsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CPE233/project_1/project_1.srcs/sources_1/new/cntr_up_clr_nb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cntr_up_clr_nb
WARNING: [VRFC 10-756] identifier n is used before its declaration [C:/CPE233/project_1/project_1.srcs/sources_1/new/cntr_up_clr_nb.v:35]
WARNING: [VRFC 10-756] identifier n is used before its declaration [C:/CPE233/project_1/project_1.srcs/sources_1/new/cntr_up_clr_nb.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CPE233/project_1/project_1.srcs/sources_1/new/fibonacci_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fibonacci_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fibonacci_seq_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CPE233/project_1/project_1.srcs/sources_1/new/mux_2t1_nb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2t1_nb
WARNING: [VRFC 10-756] identifier n is used before its declaration [C:/CPE233/project_1/project_1.srcs/sources_1/new/mux_2t1_nb.v:35]
WARNING: [VRFC 10-756] identifier n is used before its declaration [C:/CPE233/project_1/project_1.srcs/sources_1/new/mux_2t1_nb.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CPE233/project_1/project_1.srcs/sources_1/new/ram_single_port.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_single_port
WARNING: [VRFC 10-756] identifier m is used before its declaration [C:/CPE233/project_1/project_1.srcs/sources_1/new/ram_single_port.v:37]
WARNING: [VRFC 10-756] identifier n is used before its declaration [C:/CPE233/project_1/project_1.srcs/sources_1/new/ram_single_port.v:38]
WARNING: [VRFC 10-756] identifier m is used before its declaration [C:/CPE233/project_1/project_1.srcs/sources_1/new/ram_single_port.v:41]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CPE233/project_1/project_1.srcs/sources_1/new/rca_nb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rca_nb
WARNING: [VRFC 10-756] identifier n is used before its declaration [C:/CPE233/project_1/project_1.srcs/sources_1/new/rca_nb.v:36]
WARNING: [VRFC 10-756] identifier n is used before its declaration [C:/CPE233/project_1/project_1.srcs/sources_1/new/rca_nb.v:37]
WARNING: [VRFC 10-756] identifier n is used before its declaration [C:/CPE233/project_1/project_1.srcs/sources_1/new/rca_nb.v:39]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CPE233/project_1/project_1.srcs/sources_1/new/univ_sseg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module univ_sseg
INFO: [VRFC 10-2458] undeclared symbol sclk, assumed default net type wire [C:/CPE233/project_1/project_1.srcs/sources_1/new/univ_sseg.v:116]
INFO: [VRFC 10-311] analyzing module clk_divder
INFO: [VRFC 10-311] analyzing module cnt_convert_14b
INFO: [VRFC 10-311] analyzing module cnt_convert_7b
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/CPE233/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto e85d564cdc5b424cabd566c9c949d7e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fibsim_behav xil_defaultlib.fibsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port fclk_only [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:42]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 16 for port data_in [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:45]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 16 for port data_out [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:49]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 16 for port data_in [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:52]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 16 for port data_out [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:56]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 16 for port a [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:59]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 16 for port b [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:60]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:61]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 16 for port sum [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:62]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port D0 [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:67]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 4 for port D1 [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:68]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 4 for port D_OUT [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:69]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 8 for port data_in [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:72]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port addr [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:73]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 8 for port data_out [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:76]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port up [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:82]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ld [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:83]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port D [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:84]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 16 for port count [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:85]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 14 for port cnt1 [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:89]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port cnt2 [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:90]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port valid [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:91]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port dp_en [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:92]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port dp_sel [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:93]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port sign [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:95]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_2n_div_test
Compiling module xil_defaultlib.reg_nb(n=16)
Compiling module xil_defaultlib.rca_nb(n=16)
Compiling module xil_defaultlib.mux_2t1_nb(n=4)
Compiling module xil_defaultlib.ram_single_port(n=4)
Compiling module xil_defaultlib.cntr_up_clr_nb(n=16)
Compiling module xil_defaultlib.cnt_convert_14b
Compiling module xil_defaultlib.cnt_convert_7b
Compiling module xil_defaultlib.clk_divder
Compiling module xil_defaultlib.univ_sseg
Compiling module xil_defaultlib.fibonacci_fsm
Compiling module xil_defaultlib.fibonacci_seq_gen
Compiling module xil_defaultlib.fibsim
Compiling module xil_defaultlib.glbl
Built simulation snapshot fibsim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/CPE233/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fibsim_behav -key {Behavioral:sim_1:Functional:fibsim} -tclbatch {fibsim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source fibsim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fibsim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1383.934 ; gain = 1.508
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/CPE233/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fibsim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/CPE233/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fibsim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/CPE233/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/CPE233/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto e85d564cdc5b424cabd566c9c949d7e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fibsim_behav xil_defaultlib.fibsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port fclk_only [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:42]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 16 for port data_in [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:45]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 16 for port data_out [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:49]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 16 for port data_in [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:52]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 16 for port data_out [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:56]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 16 for port a [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:59]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 16 for port b [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:60]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:61]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 16 for port sum [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:62]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port D0 [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:67]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 4 for port D1 [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:68]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 4 for port D_OUT [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:69]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 8 for port data_in [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:72]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port addr [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:73]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 8 for port data_out [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:76]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port up [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:82]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ld [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:83]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port D [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:84]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 16 for port count [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:85]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 14 for port cnt1 [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:89]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port cnt2 [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:90]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port valid [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:91]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port dp_en [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:92]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port dp_sel [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:93]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port sign [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:95]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1383.934 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/CPE233/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fibsim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/CPE233/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fibsim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/CPE233/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/CPE233/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto e85d564cdc5b424cabd566c9c949d7e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fibsim_behav xil_defaultlib.fibsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port fclk_only [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:42]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 16 for port data_in [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:45]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 16 for port data_out [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:49]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 16 for port data_in [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:52]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 16 for port data_out [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:56]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 16 for port a [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:59]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 16 for port b [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:60]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:61]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 16 for port sum [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:62]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port D0 [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:67]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 4 for port D1 [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:68]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 4 for port D_OUT [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:69]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 8 for port data_in [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:72]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port addr [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:73]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 8 for port data_out [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:76]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port up [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:82]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ld [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:83]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port D [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:84]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 16 for port count [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:85]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 14 for port cnt1 [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:89]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port cnt2 [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:90]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port valid [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:91]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port dp_en [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:92]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port dp_sel [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:93]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port sign [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:95]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1383.934 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/CPE233/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fibsim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/CPE233/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fibsim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/CPE233/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/CPE233/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto e85d564cdc5b424cabd566c9c949d7e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fibsim_behav xil_defaultlib.fibsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port fclk_only [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:42]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 16 for port data_in [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:45]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 16 for port data_out [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:49]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 16 for port data_in [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:52]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 16 for port data_out [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:56]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 16 for port a [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:59]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 16 for port b [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:60]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:61]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 16 for port sum [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:62]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port D0 [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:67]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 4 for port D1 [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:68]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 4 for port D_OUT [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:69]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 8 for port data_in [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:72]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port addr [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:73]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 8 for port data_out [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:76]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port up [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:82]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ld [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:83]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port D [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:84]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 16 for port count [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:85]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 14 for port cnt1 [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:89]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port cnt2 [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:90]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port valid [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:91]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port dp_en [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:92]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port dp_sel [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:93]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port sign [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:95]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1384.277 ; gain = 0.051
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/CPE233/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fibsim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/CPE233/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fibsim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/CPE233/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/CPE233/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto e85d564cdc5b424cabd566c9c949d7e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fibsim_behav xil_defaultlib.fibsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port fclk_only [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:42]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 16 for port data_in [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:45]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 16 for port data_out [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:49]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 16 for port data_in [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:52]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 16 for port data_out [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:56]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 16 for port a [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:59]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 16 for port b [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:60]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:61]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 16 for port sum [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:62]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port D0 [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:67]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 4 for port D1 [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:68]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 4 for port D_OUT [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:69]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 8 for port data_in [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:72]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port addr [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:73]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 8 for port data_out [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:76]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port up [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:82]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ld [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:83]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port D [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:84]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 16 for port count [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:85]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 14 for port cnt1 [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:89]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port cnt2 [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:90]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port valid [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:91]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port dp_en [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:92]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port dp_sel [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:93]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port sign [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:95]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1384.820 ; gain = 0.383
save_wave_config {C:/CPE233/project_1/fibsim_behav1.wcfg}
add_files -fileset sim_1 -norecurse C:/CPE233/project_1/fibsim_behav1.wcfg
set_property xsim.view C:/CPE233/project_1/fibsim_behav1.wcfg [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/CPE233/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fibsim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/CPE233/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fibsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CPE233/project_1/project_1.srcs/sources_1/new/cntr_up_clr_nb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cntr_up_clr_nb
WARNING: [VRFC 10-756] identifier n is used before its declaration [C:/CPE233/project_1/project_1.srcs/sources_1/new/cntr_up_clr_nb.v:35]
WARNING: [VRFC 10-756] identifier n is used before its declaration [C:/CPE233/project_1/project_1.srcs/sources_1/new/cntr_up_clr_nb.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CPE233/project_1/project_1.srcs/sources_1/new/fibonacci_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fibonacci_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fibonacci_seq_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CPE233/project_1/project_1.srcs/sources_1/new/mux_2t1_nb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2t1_nb
WARNING: [VRFC 10-756] identifier n is used before its declaration [C:/CPE233/project_1/project_1.srcs/sources_1/new/mux_2t1_nb.v:35]
WARNING: [VRFC 10-756] identifier n is used before its declaration [C:/CPE233/project_1/project_1.srcs/sources_1/new/mux_2t1_nb.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CPE233/project_1/project_1.srcs/sources_1/new/ram_single_port.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_single_port
WARNING: [VRFC 10-756] identifier m is used before its declaration [C:/CPE233/project_1/project_1.srcs/sources_1/new/ram_single_port.v:37]
WARNING: [VRFC 10-756] identifier n is used before its declaration [C:/CPE233/project_1/project_1.srcs/sources_1/new/ram_single_port.v:38]
WARNING: [VRFC 10-756] identifier m is used before its declaration [C:/CPE233/project_1/project_1.srcs/sources_1/new/ram_single_port.v:41]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CPE233/project_1/project_1.srcs/sources_1/new/rca_nb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rca_nb
WARNING: [VRFC 10-756] identifier n is used before its declaration [C:/CPE233/project_1/project_1.srcs/sources_1/new/rca_nb.v:36]
WARNING: [VRFC 10-756] identifier n is used before its declaration [C:/CPE233/project_1/project_1.srcs/sources_1/new/rca_nb.v:37]
WARNING: [VRFC 10-756] identifier n is used before its declaration [C:/CPE233/project_1/project_1.srcs/sources_1/new/rca_nb.v:39]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CPE233/project_1/project_1.srcs/sources_1/new/univ_sseg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module univ_sseg
INFO: [VRFC 10-2458] undeclared symbol sclk, assumed default net type wire [C:/CPE233/project_1/project_1.srcs/sources_1/new/univ_sseg.v:116]
INFO: [VRFC 10-311] analyzing module clk_divder
INFO: [VRFC 10-311] analyzing module cnt_convert_14b
INFO: [VRFC 10-311] analyzing module cnt_convert_7b
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/CPE233/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto e85d564cdc5b424cabd566c9c949d7e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fibsim_behav xil_defaultlib.fibsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port fclk_only [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:42]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 10 for port data_in [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:45]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 10 for port data_out [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:49]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 10 for port data_in [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:52]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 10 for port data_out [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:56]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 10 for port a [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:59]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 10 for port b [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:60]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:61]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 10 for port sum [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:62]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 10 for port D0 [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:67]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 10 for port D1 [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:68]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 10 for port D_OUT [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:69]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 8 for port data_in [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:72]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port addr [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:73]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 8 for port data_out [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:76]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port up [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:82]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ld [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:83]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port D [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:84]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port count [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:85]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 14 for port cnt1 [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:89]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port cnt2 [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:90]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port valid [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:91]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port dp_en [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:92]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port dp_sel [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:93]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port sign [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:95]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_2n_div_test
Compiling module xil_defaultlib.reg_nb(n=10)
Compiling module xil_defaultlib.rca_nb(n=10)
Compiling module xil_defaultlib.mux_2t1_nb(n=10)
Compiling module xil_defaultlib.ram_single_port(n=4)
Compiling module xil_defaultlib.cntr_up_clr_nb
Compiling module xil_defaultlib.cnt_convert_14b
Compiling module xil_defaultlib.cnt_convert_7b
Compiling module xil_defaultlib.clk_divder
Compiling module xil_defaultlib.univ_sseg
Compiling module xil_defaultlib.fibonacci_fsm
Compiling module xil_defaultlib.fibonacci_seq_gen
Compiling module xil_defaultlib.fibsim
Compiling module xil_defaultlib.glbl
Built simulation snapshot fibsim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/CPE233/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fibsim_behav -key {Behavioral:sim_1:Functional:fibsim} -tclbatch {fibsim.tcl} -view {C:/CPE233/project_1/fibsim_behav1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/CPE233/project_1/fibsim_behav1.wcfg
source fibsim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fibsim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1385.020 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/CPE233/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fibsim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/CPE233/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fibsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CPE233/project_1/project_1.srcs/sources_1/new/cntr_up_clr_nb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cntr_up_clr_nb
WARNING: [VRFC 10-756] identifier n is used before its declaration [C:/CPE233/project_1/project_1.srcs/sources_1/new/cntr_up_clr_nb.v:35]
WARNING: [VRFC 10-756] identifier n is used before its declaration [C:/CPE233/project_1/project_1.srcs/sources_1/new/cntr_up_clr_nb.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CPE233/project_1/project_1.srcs/sources_1/new/fibonacci_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fibonacci_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fibonacci_seq_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CPE233/project_1/project_1.srcs/sources_1/new/mux_2t1_nb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2t1_nb
WARNING: [VRFC 10-756] identifier n is used before its declaration [C:/CPE233/project_1/project_1.srcs/sources_1/new/mux_2t1_nb.v:35]
WARNING: [VRFC 10-756] identifier n is used before its declaration [C:/CPE233/project_1/project_1.srcs/sources_1/new/mux_2t1_nb.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CPE233/project_1/project_1.srcs/sources_1/new/ram_single_port.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_single_port
WARNING: [VRFC 10-756] identifier m is used before its declaration [C:/CPE233/project_1/project_1.srcs/sources_1/new/ram_single_port.v:37]
WARNING: [VRFC 10-756] identifier n is used before its declaration [C:/CPE233/project_1/project_1.srcs/sources_1/new/ram_single_port.v:38]
WARNING: [VRFC 10-756] identifier m is used before its declaration [C:/CPE233/project_1/project_1.srcs/sources_1/new/ram_single_port.v:41]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CPE233/project_1/project_1.srcs/sources_1/new/rca_nb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rca_nb
WARNING: [VRFC 10-756] identifier n is used before its declaration [C:/CPE233/project_1/project_1.srcs/sources_1/new/rca_nb.v:36]
WARNING: [VRFC 10-756] identifier n is used before its declaration [C:/CPE233/project_1/project_1.srcs/sources_1/new/rca_nb.v:37]
WARNING: [VRFC 10-756] identifier n is used before its declaration [C:/CPE233/project_1/project_1.srcs/sources_1/new/rca_nb.v:39]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CPE233/project_1/project_1.srcs/sources_1/new/univ_sseg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module univ_sseg
INFO: [VRFC 10-2458] undeclared symbol sclk, assumed default net type wire [C:/CPE233/project_1/project_1.srcs/sources_1/new/univ_sseg.v:116]
INFO: [VRFC 10-311] analyzing module clk_divder
INFO: [VRFC 10-311] analyzing module cnt_convert_14b
INFO: [VRFC 10-311] analyzing module cnt_convert_7b
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/CPE233/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/CPE233/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto e85d564cdc5b424cabd566c9c949d7e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fibsim_behav xil_defaultlib.fibsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port fclk_only [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:42]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 10 for port data_in [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:45]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 10 for port data_out [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:49]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 10 for port data_in [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:52]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 10 for port data_out [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:56]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 10 for port a [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:59]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 10 for port b [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:60]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:61]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 10 for port sum [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:62]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 10 for port D0 [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:67]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 10 for port D1 [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:68]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 10 for port D_OUT [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:69]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 4 for port data_in [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:72]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 10 for port addr [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:73]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 4 for port data_out [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:76]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port up [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:82]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ld [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:83]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port D [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:84]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port count [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:85]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 14 for port cnt1 [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:89]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port cnt2 [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:90]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port valid [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:91]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port dp_en [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:92]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port dp_sel [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:93]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port sign [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:95]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_2n_div_test
Compiling module xil_defaultlib.reg_nb(n=10)
Compiling module xil_defaultlib.rca_nb(n=10)
Compiling module xil_defaultlib.mux_2t1_nb(n=10)
Compiling module xil_defaultlib.ram_single_port(n=10,m=4)
Compiling module xil_defaultlib.cntr_up_clr_nb
Compiling module xil_defaultlib.cnt_convert_14b
Compiling module xil_defaultlib.cnt_convert_7b
Compiling module xil_defaultlib.clk_divder
Compiling module xil_defaultlib.univ_sseg
Compiling module xil_defaultlib.fibonacci_fsm
Compiling module xil_defaultlib.fibonacci_seq_gen
Compiling module xil_defaultlib.fibsim
Compiling module xil_defaultlib.glbl
Built simulation snapshot fibsim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1385.020 ; gain = 0.000
save_wave_config {C:/CPE233/project_1/fibsim_behav1.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/CPE233/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fibsim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/CPE233/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fibsim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/CPE233/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto e85d564cdc5b424cabd566c9c949d7e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fibsim_behav xil_defaultlib.fibsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port fclk_only [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:42]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 10 for port data_in [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:45]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 10 for port data_out [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:49]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 10 for port data_in [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:52]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 10 for port data_out [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:56]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 10 for port a [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:59]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 10 for port b [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:60]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:61]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 10 for port sum [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:62]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 10 for port D0 [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:67]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 10 for port D1 [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:68]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 10 for port D_OUT [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:69]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 4 for port data_in [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:72]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 10 for port addr [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:73]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 4 for port data_out [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:76]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port up [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:82]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ld [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:83]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port D [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:84]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port count [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:85]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 14 for port cnt1 [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:89]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port cnt2 [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:90]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port valid [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:91]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port dp_en [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:92]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port dp_sel [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:93]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port sign [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:95]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/CPE233/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fibsim_behav -key {Behavioral:sim_1:Functional:fibsim} -tclbatch {fibsim.tcl} -view {C:/CPE233/project_1/fibsim_behav1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/CPE233/project_1/fibsim_behav1.wcfg
source fibsim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fibsim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1385.020 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/CPE233/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fibsim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/CPE233/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fibsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CPE233/project_1/project_1.srcs/sources_1/new/cntr_up_clr_nb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cntr_up_clr_nb
WARNING: [VRFC 10-756] identifier n is used before its declaration [C:/CPE233/project_1/project_1.srcs/sources_1/new/cntr_up_clr_nb.v:35]
WARNING: [VRFC 10-756] identifier n is used before its declaration [C:/CPE233/project_1/project_1.srcs/sources_1/new/cntr_up_clr_nb.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CPE233/project_1/project_1.srcs/sources_1/new/fibonacci_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fibonacci_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fibonacci_seq_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CPE233/project_1/project_1.srcs/sources_1/new/mux_2t1_nb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2t1_nb
WARNING: [VRFC 10-756] identifier n is used before its declaration [C:/CPE233/project_1/project_1.srcs/sources_1/new/mux_2t1_nb.v:35]
WARNING: [VRFC 10-756] identifier n is used before its declaration [C:/CPE233/project_1/project_1.srcs/sources_1/new/mux_2t1_nb.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CPE233/project_1/project_1.srcs/sources_1/new/ram_single_port.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_single_port
WARNING: [VRFC 10-756] identifier m is used before its declaration [C:/CPE233/project_1/project_1.srcs/sources_1/new/ram_single_port.v:37]
WARNING: [VRFC 10-756] identifier n is used before its declaration [C:/CPE233/project_1/project_1.srcs/sources_1/new/ram_single_port.v:38]
WARNING: [VRFC 10-756] identifier m is used before its declaration [C:/CPE233/project_1/project_1.srcs/sources_1/new/ram_single_port.v:41]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CPE233/project_1/project_1.srcs/sources_1/new/rca_nb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rca_nb
WARNING: [VRFC 10-756] identifier n is used before its declaration [C:/CPE233/project_1/project_1.srcs/sources_1/new/rca_nb.v:36]
WARNING: [VRFC 10-756] identifier n is used before its declaration [C:/CPE233/project_1/project_1.srcs/sources_1/new/rca_nb.v:37]
WARNING: [VRFC 10-756] identifier n is used before its declaration [C:/CPE233/project_1/project_1.srcs/sources_1/new/rca_nb.v:39]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CPE233/project_1/project_1.srcs/sources_1/new/univ_sseg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module univ_sseg
INFO: [VRFC 10-2458] undeclared symbol sclk, assumed default net type wire [C:/CPE233/project_1/project_1.srcs/sources_1/new/univ_sseg.v:116]
INFO: [VRFC 10-311] analyzing module clk_divder
INFO: [VRFC 10-311] analyzing module cnt_convert_14b
INFO: [VRFC 10-311] analyzing module cnt_convert_7b
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/CPE233/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/CPE233/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto e85d564cdc5b424cabd566c9c949d7e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fibsim_behav xil_defaultlib.fibsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port fclk_only [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:42]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 10 for port data_in [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:45]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 10 for port data_out [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:49]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 10 for port data_in [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:52]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 10 for port data_out [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:56]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 10 for port a [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:59]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 10 for port b [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:60]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:61]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 10 for port sum [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:62]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 10 for port D0 [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:67]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 10 for port D1 [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:68]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 10 for port D_OUT [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:69]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 10 for port data_in [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:72]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port addr [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:73]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 10 for port data_out [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:76]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port up [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:82]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ld [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:83]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port D [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:84]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port count [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:85]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 14 for port cnt1 [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:89]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port cnt2 [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:90]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port valid [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:91]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port dp_en [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:92]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port dp_sel [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:93]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port sign [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:95]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_2n_div_test
Compiling module xil_defaultlib.reg_nb(n=10)
Compiling module xil_defaultlib.rca_nb(n=10)
Compiling module xil_defaultlib.mux_2t1_nb(n=10)
Compiling module xil_defaultlib.ram_single_port(n=4,m=10)
Compiling module xil_defaultlib.cntr_up_clr_nb
Compiling module xil_defaultlib.cnt_convert_14b
Compiling module xil_defaultlib.cnt_convert_7b
Compiling module xil_defaultlib.clk_divder
Compiling module xil_defaultlib.univ_sseg
Compiling module xil_defaultlib.fibonacci_fsm
Compiling module xil_defaultlib.fibonacci_seq_gen
Compiling module xil_defaultlib.fibsim
Compiling module xil_defaultlib.glbl
Built simulation snapshot fibsim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1385.020 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/CPE233/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fibsim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/CPE233/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fibsim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/CPE233/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto e85d564cdc5b424cabd566c9c949d7e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fibsim_behav xil_defaultlib.fibsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port fclk_only [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:42]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 10 for port data_in [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:45]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 10 for port data_out [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:49]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 10 for port data_in [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:52]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 10 for port data_out [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:56]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 10 for port a [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:59]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 10 for port b [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:60]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:61]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 10 for port sum [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:62]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 10 for port D0 [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:67]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 10 for port D1 [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:68]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 10 for port D_OUT [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:69]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 10 for port data_in [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:72]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port addr [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:73]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 10 for port data_out [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:76]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port up [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:82]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ld [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:83]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port D [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:84]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port count [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:85]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 14 for port cnt1 [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:89]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port cnt2 [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:90]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port valid [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:91]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port dp_en [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:92]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port dp_sel [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:93]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port sign [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:95]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/CPE233/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fibsim_behav -key {Behavioral:sim_1:Functional:fibsim} -tclbatch {fibsim.tcl} -view {C:/CPE233/project_1/fibsim_behav1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/CPE233/project_1/fibsim_behav1.wcfg
source fibsim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fibsim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1385.020 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Jan 10 12:56:07 2020] Launched synth_1...
Run output will be captured here: C:/CPE233/project_1/project_1.runs/synth_1/runme.log
[Fri Jan 10 12:56:07 2020] Launched impl_1...
Run output will be captured here: C:/CPE233/project_1/project_1.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Jan 10 13:01:22 2020] Launched synth_1...
Run output will be captured here: C:/CPE233/project_1/project_1.runs/synth_1/runme.log
[Fri Jan 10 13:01:22 2020] Launched impl_1...
Run output will be captured here: C:/CPE233/project_1/project_1.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183712241A
set_property PROGRAM.FILE {C:/CPE233/project_1/project_1.runs/impl_1/fibonacci_seq_gen.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/CPE233/project_1/project_1.runs/impl_1/fibonacci_seq_gen.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Fri Jan 10 13:04:07 2020] Launched impl_1...
Run output will be captured here: C:/CPE233/project_1/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/CPE233/project_1/project_1.runs/impl_1/fibonacci_seq_gen.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Jan 10 13:06:07 2020] Launched synth_1...
Run output will be captured here: C:/CPE233/project_1/project_1.runs/synth_1/runme.log
[Fri Jan 10 13:06:07 2020] Launched impl_1...
Run output will be captured here: C:/CPE233/project_1/project_1.runs/impl_1/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183712241A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183712241A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/CPE233/project_1/project_1.runs/impl_1/fibonacci_seq_gen.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jan 10 13:10:50 2020...
