{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1582220753605 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1582220753606 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 20 14:45:53 2020 " "Processing started: Thu Feb 20 14:45:53 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1582220753606 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1582220753606 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ShuriLink -c ShuriLink " "Command: quartus_map --read_settings_files=on --write_settings_files=off ShuriLink -c ShuriLink" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1582220753606 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1582220754884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2/clk_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de2/clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div-Behavior " "Found design unit 1: clk_div-Behavior" {  } { { "de2/CLK_DIV.VHD" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/de2/CLK_DIV.VHD" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582220755697 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "de2/CLK_DIV.VHD" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/de2/CLK_DIV.VHD" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582220755697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582220755697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2/dec_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de2/dec_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec_7seg-a " "Found design unit 1: dec_7seg-a" {  } { { "de2/DEC_7SEG.VHD" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/de2/DEC_7SEG.VHD" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582220755704 ""} { "Info" "ISGN_ENTITY_NAME" "1 dec_7seg " "Found entity 1: dec_7seg" {  } { { "de2/DEC_7SEG.VHD" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/de2/DEC_7SEG.VHD" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582220755704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582220755704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2/mouse.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de2/mouse.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MOUSE-behavior " "Found design unit 1: MOUSE-behavior" {  } { { "de2/MOUSE.VHD" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/de2/MOUSE.VHD" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582220755710 ""} { "Info" "ISGN_ENTITY_NAME" "1 MOUSE " "Found entity 1: MOUSE" {  } { { "de2/MOUSE.VHD" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/de2/MOUSE.VHD" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582220755710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582220755710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2/vga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de2/vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_SYNC-a " "Found design unit 1: VGA_SYNC-a" {  } { { "de2/vga_sync.vhd" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/de2/vga_sync.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582220755716 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_SYNC " "Found entity 1: VGA_SYNC" {  } { { "de2/vga_sync.vhd" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/de2/vga_sync.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582220755716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582220755716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2/video_pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de2/video_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 video_pll-SYN " "Found design unit 1: video_pll-SYN" {  } { { "de2/video_PLL.vhd" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/de2/video_PLL.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582220755738 ""} { "Info" "ISGN_ENTITY_NAME" "1 video_PLL " "Found entity 1: video_PLL" {  } { { "de2/video_PLL.vhd" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/de2/video_PLL.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582220755738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582220755738 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "adc_spi_controller adc_spi_controller.v(56) " "Verilog Module Declaration warning at adc_spi_controller.v(56): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"adc_spi_controller\"" {  } { { "adc_spi_controller.v" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/adc_spi_controller.v" 56 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582220755744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_spi_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_spi_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_spi_controller " "Found entity 1: adc_spi_controller" {  } { { "adc_spi_controller.v" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/adc_spi_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582220755745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582220755745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "colisoes.vhd 2 1 " "Found 2 design units, including 1 entities, in source file colisoes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 colisoes-Behavioral " "Found design unit 1: colisoes-Behavioral" {  } { { "colisoes.vhd" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/colisoes.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582220755750 ""} { "Info" "ISGN_ENTITY_NAME" "1 colisoes " "Found entity 1: colisoes" {  } { { "colisoes.vhd" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/colisoes.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582220755750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582220755750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_map.vhd 2 1 " "Found 2 design units, including 1 entities, in source file color_map.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 color_map-Behavioral " "Found design unit 1: color_map-Behavioral" {  } { { "color_map.vhd" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/color_map.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582220755761 ""} { "Info" "ISGN_ENTITY_NAME" "1 color_map " "Found entity 1: color_map" {  } { { "color_map.vhd" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/color_map.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582220755761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582220755761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comp-SYN " "Found design unit 1: comp-SYN" {  } { { "comp.vhd" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/comp.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582220755767 ""} { "Info" "ISGN_ENTITY_NAME" "1 comp " "Found entity 1: comp" {  } { { "comp.vhd" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/comp.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582220755767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582220755767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_forca.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_forca.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_forca-gerador " "Found design unit 1: contador_forca-gerador" {  } { { "contador_forca.vhd" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/contador_forca.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582220755774 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_forca " "Found entity 1: contador_forca" {  } { { "contador_forca.vhd" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/contador_forca.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582220755774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582220755774 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "DE2_LTM_Test.v(441) " "Verilog HDL Module Instantiation warning at DE2_LTM_Test.v(441): ignored dangling comma in List of Port Connections" {  } { { "DE2_LTM_Test.v" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/DE2_LTM_Test.v" 441 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1582220755781 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "DE2_LTM_Test.v(451) " "Verilog HDL Module Instantiation warning at DE2_LTM_Test.v(451): ignored dangling comma in List of Port Connections" {  } { { "DE2_LTM_Test.v" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/DE2_LTM_Test.v" 451 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1582220755781 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "DE2_LTM_Test.v(464) " "Verilog HDL Module Instantiation warning at DE2_LTM_Test.v(464): ignored dangling comma in List of Port Connections" {  } { { "DE2_LTM_Test.v" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/DE2_LTM_Test.v" 464 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1582220755781 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "DE2_LTM_Test DE2_LTM_Test.v(171) " "Verilog Module Declaration warning at DE2_LTM_Test.v(171): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"DE2_LTM_Test\"" {  } { { "DE2_LTM_Test.v" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/DE2_LTM_Test.v" 171 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582220755781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_ltm_test.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_ltm_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_LTM_Test " "Found entity 1: DE2_LTM_Test" {  } { { "DE2_LTM_Test.v" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/DE2_LTM_Test.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582220755782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582220755782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec_7seg_b-2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dec_7seg_b-2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec_7seg_b-a " "Found design unit 1: dec_7seg_b-a" {  } { { "dec_7seg_b-2.vhd" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/dec_7seg_b-2.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582220755788 ""} { "Info" "ISGN_ENTITY_NAME" "1 dec_7seg_b " "Found entity 1: dec_7seg_b" {  } { { "dec_7seg_b-2.vhd" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/dec_7seg_b-2.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582220755788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582220755788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "estado_jogo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file estado_jogo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 estado_jogo-Behavioral " "Found design unit 1: estado_jogo-Behavioral" {  } { { "estado_jogo.vhd" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/estado_jogo.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582220755793 ""} { "Info" "ISGN_ENTITY_NAME" "1 estado_jogo " "Found entity 1: estado_jogo" {  } { { "estado_jogo.vhd" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/estado_jogo.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582220755793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582220755793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_spi_cotroller.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_spi_cotroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_spi_cotroller " "Found entity 1: lcd_spi_cotroller" {  } { { "lcd_spi_cotroller.v" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/lcd_spi_cotroller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582220755799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582220755799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_timing_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_timing_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_timing_controller " "Found entity 1: lcd_timing_controller" {  } { { "lcd_timing_controller.v" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/lcd_timing_controller.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582220755805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582220755805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_forca.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_forca.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_forca-SYN " "Found design unit 1: mux_forca-SYN" {  } { { "mux_forca.vhd" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/mux_forca.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582220755811 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_forca " "Found entity 1: mux_forca" {  } { { "mux_forca.vhd" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/mux_forca.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582220755811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582220755811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "Reset_Delay.v" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/Reset_Delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582220755816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582220755816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scorecounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file scorecounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ScoreCounter-behavior " "Found design unit 1: ScoreCounter-behavior" {  } { { "ScoreCounter.vhd" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/ScoreCounter.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582220755822 ""} { "Info" "ISGN_ENTITY_NAME" "1 ScoreCounter " "Found entity 1: ScoreCounter" {  } { { "ScoreCounter.vhd" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/ScoreCounter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582220755822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582220755822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file seg7_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Found entity 1: SEG7_LUT" {  } { { "SEG7_LUT.v" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/SEG7_LUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582220755827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582220755827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7_lut_8.v 1 1 " "Found 1 design units, including 1 entities, in source file seg7_lut_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT_8 " "Found entity 1: SEG7_LUT_8" {  } { { "SEG7_LUT_8.v" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/SEG7_LUT_8.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582220755856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582220755856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selcor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selcor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 selcor-SYN " "Found design unit 1: selcor-SYN" {  } { { "selcor.vhd" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/selcor.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582220755862 ""} { "Info" "ISGN_ENTITY_NAME" "1 selcor " "Found entity 1: selcor" {  } { { "selcor.vhd" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/selcor.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582220755862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582220755862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selred.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selred.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 selred-SYN " "Found design unit 1: selred-SYN" {  } { { "selred.vhd" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/selred.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582220755867 ""} { "Info" "ISGN_ENTITY_NAME" "1 selred " "Found entity 1: selred" {  } { { "selred.vhd" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/selred.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582220755867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582220755867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "three_wire_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file three_wire_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 three_wire_controller " "Found entity 1: three_wire_controller" {  } { { "three_wire_controller.v" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/three_wire_controller.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582220755875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582220755875 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "touch_irq_detector touch_irq_detector.v(50) " "Verilog Module Declaration warning at touch_irq_detector.v(50): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"touch_irq_detector\"" {  } { { "touch_irq_detector.v" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/touch_irq_detector.v" 50 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582220755880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "touch_irq_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file touch_irq_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 touch_irq_detector " "Found entity 1: touch_irq_detector" {  } { { "touch_irq_detector.v" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/touch_irq_detector.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582220755880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582220755880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shurilink.bdf 1 1 " "Found 1 design units, including 1 entities, in source file shurilink.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ShuriLink " "Found entity 1: ShuriLink" {  } { { "ShuriLink.bdf" "" { Schematic "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/ShuriLink.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582220755885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582220755885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shuriken.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shuriken.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shuriken-Behavioral " "Found design unit 1: shuriken-Behavioral" {  } { { "shuriken.vhd" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/shuriken.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582220755892 ""} { "Info" "ISGN_ENTITY_NAME" "1 shuriken " "Found entity 1: shuriken" {  } { { "shuriken.vhd" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/shuriken.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582220755892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582220755892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "darklink.vhd 2 1 " "Found 2 design units, including 1 entities, in source file darklink.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DarkLink-Behavioral " "Found design unit 1: DarkLink-Behavioral" {  } { { "DarkLink.vhd" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/DarkLink.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582220755898 ""} { "Info" "ISGN_ENTITY_NAME" "1 DarkLink " "Found entity 1: DarkLink" {  } { { "DarkLink.vhd" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/DarkLink.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582220755898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582220755898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_posicoes.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_posicoes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_posicoes-gerador " "Found design unit 1: contador_posicoes-gerador" {  } { { "contador_posicoes.vhd" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/contador_posicoes.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582220755903 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_posicoes " "Found entity 1: contador_posicoes" {  } { { "contador_posicoes.vhd" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/contador_posicoes.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582220755903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582220755903 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "CONV_INTEGER 0 SIGNED std_logic_vector SIGNED color_map.vhd(820) " "VHDL type inferencing warning at color_map.vhd(820): two visible identifiers match \"CONV_INTEGER\" because the actual at position 0 has an ambiguous type - it could be \"SIGNED\" or \"std_logic_vector\", assuming \"SIGNED\"" {  } { { "color_map.vhd" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/color_map.vhd" 820 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Quartus II" 0 -1 1582220755908 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DLY0 DE2_LTM_Test.v(412) " "Verilog HDL Implicit Net warning at DE2_LTM_Test.v(412): created implicit net for \"DLY0\"" {  } { { "DE2_LTM_Test.v" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/DE2_LTM_Test.v" 412 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582220755915 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DLY1 DE2_LTM_Test.v(424) " "Verilog HDL Implicit Net warning at DE2_LTM_Test.v(424): created implicit net for \"DLY1\"" {  } { { "DE2_LTM_Test.v" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/DE2_LTM_Test.v" 424 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582220755915 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DLY2 DE2_LTM_Test.v(425) " "Verilog HDL Implicit Net warning at DE2_LTM_Test.v(425): created implicit net for \"DLY2\"" {  } { { "DE2_LTM_Test.v" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/DE2_LTM_Test.v" 425 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582220755915 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "touch_irq DE2_LTM_Test.v(437) " "Verilog HDL Implicit Net warning at DE2_LTM_Test.v(437): created implicit net for \"touch_irq\"" {  } { { "DE2_LTM_Test.v" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/DE2_LTM_Test.v" 437 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582220755915 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ShuriLink " "Elaborating entity \"ShuriLink\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1582220756098 ""}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "LEDG\[2..0\] " "Not all bits in bus \"LEDG\[2..0\]\" are used" {  } { { "ShuriLink.bdf" "" { Schematic "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/ShuriLink.bdf" { { 792 2560 2736 808 "LEDG\[0\]" "" } { 672 2608 2784 688 "LEDG\[2\]" "" } } } }  } 0 275089 "Not all bits in bus \"%1!s!\" are used" 0 0 "Quartus II" 0 -1 1582220756100 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "VCC inst18 " "Primitive \"VCC\" of instance \"inst18\" not used" {  } { { "ShuriLink.bdf" "" { Schematic "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/ShuriLink.bdf" { { 0 776 808 16 "inst18" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1582220756100 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst20 " "Primitive \"GND\" of instance \"inst20\" not used" {  } { { "ShuriLink.bdf" "" { Schematic "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/ShuriLink.bdf" { { 88 768 800 120 "inst20" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1582220756100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_SYNC VGA_SYNC:inst1 " "Elaborating entity \"VGA_SYNC\" for hierarchy \"VGA_SYNC:inst1\"" {  } { { "ShuriLink.bdf" "inst1" { Schematic "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/ShuriLink.bdf" { { 328 2520 2728 520 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582220756105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_PLL VGA_SYNC:inst1\|video_PLL:video_PLL_inst " "Elaborating entity \"video_PLL\" for hierarchy \"VGA_SYNC:inst1\|video_PLL:video_PLL_inst\"" {  } { { "de2/vga_sync.vhd" "video_PLL_inst" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/de2/vga_sync.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582220756113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll VGA_SYNC:inst1\|video_PLL:video_PLL_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"VGA_SYNC:inst1\|video_PLL:video_PLL_inst\|altpll:altpll_component\"" {  } { { "de2/video_PLL.vhd" "altpll_component" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/de2/video_PLL.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582220756194 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_SYNC:inst1\|video_PLL:video_PLL_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"VGA_SYNC:inst1\|video_PLL:video_PLL_inst\|altpll:altpll_component\"" {  } { { "de2/video_PLL.vhd" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/de2/video_PLL.vhd" 129 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582220756201 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_SYNC:inst1\|video_PLL:video_PLL_inst\|altpll:altpll_component " "Instantiated megafunction \"VGA_SYNC:inst1\|video_PLL:video_PLL_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582220756202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582220756202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582220756202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582220756202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582220756202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582220756202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582220756202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582220756202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582220756202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582220756202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582220756202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582220756202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582220756202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582220756202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582220756202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582220756202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582220756202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582220756202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582220756202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582220756202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582220756202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582220756202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582220756202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582220756202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582220756202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582220756202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582220756202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582220756202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582220756202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582220756202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582220756202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582220756202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582220756202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582220756202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582220756202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582220756202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582220756202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582220756202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582220756202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582220756202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582220756202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582220756202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582220756202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582220756202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582220756202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582220756202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582220756202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582220756202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582220756202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582220756202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582220756202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582220756202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582220756202 ""}  } { { "de2/video_PLL.vhd" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/de2/video_PLL.vhd" 129 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1582220756202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_map color_map:inst " "Elaborating entity \"color_map\" for hierarchy \"color_map:inst\"" {  } { { "ShuriLink.bdf" "inst" { Schematic "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/ShuriLink.bdf" { { 312 1840 2048 600 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582220756215 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "shuri_size color_map.vhd(741) " "VHDL Process Statement warning at color_map.vhd(741): signal \"shuri_size\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "color_map.vhd" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/color_map.vhd" 741 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1582220756222 "|ShuriLink|color_map:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "shuri_size color_map.vhd(742) " "VHDL Process Statement warning at color_map.vhd(742): signal \"shuri_size\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "color_map.vhd" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/color_map.vhd" 742 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1582220756222 "|ShuriLink|color_map:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "forca color_map.vhd(880) " "VHDL Process Statement warning at color_map.vhd(880): signal \"forca\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "color_map.vhd" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/color_map.vhd" 880 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1582220756248 "|ShuriLink|color_map:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "estado_jogo estado_jogo:inst34 " "Elaborating entity \"estado_jogo\" for hierarchy \"estado_jogo:inst34\"" {  } { { "ShuriLink.bdf" "inst34" { Schematic "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/ShuriLink.bdf" { { 648 2232 2432 808 "inst34" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582220756439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MOUSE MOUSE:inst19 " "Elaborating entity \"MOUSE\" for hierarchy \"MOUSE:inst19\"" {  } { { "ShuriLink.bdf" "inst19" { Schematic "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/ShuriLink.bdf" { { 656 360 616 816 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582220756443 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CHARIN MOUSE.VHD(27) " "Verilog HDL or VHDL warning at MOUSE.VHD(27): object \"CHARIN\" assigned a value but never read" {  } { { "de2/MOUSE.VHD" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/de2/MOUSE.VHD" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1582220756446 "|ShuriLink|MOUSE:inst19"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT MOUSE.VHD(154) " "VHDL Process Statement warning at MOUSE.VHD(154): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "de2/MOUSE.VHD" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/de2/MOUSE.VHD" 154 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1582220756447 "|ShuriLink|MOUSE:inst19"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT MOUSE.VHD(158) " "VHDL Process Statement warning at MOUSE.VHD(158): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "de2/MOUSE.VHD" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/de2/MOUSE.VHD" 158 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1582220756447 "|ShuriLink|MOUSE:inst19"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT MOUSE.VHD(159) " "VHDL Process Statement warning at MOUSE.VHD(159): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "de2/MOUSE.VHD" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/de2/MOUSE.VHD" 159 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1582220756447 "|ShuriLink|MOUSE:inst19"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT MOUSE.VHD(160) " "VHDL Process Statement warning at MOUSE.VHD(160): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "de2/MOUSE.VHD" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/de2/MOUSE.VHD" 160 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1582220756447 "|ShuriLink|MOUSE:inst19"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "colisoes colisoes:inst7 " "Elaborating entity \"colisoes\" for hierarchy \"colisoes:inst7\"" {  } { { "ShuriLink.bdf" "inst7" { Schematic "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/ShuriLink.bdf" { { 680 1432 1624 872 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582220756450 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "colisao_l colisoes.vhd(27) " "VHDL Process Statement warning at colisoes.vhd(27): inferring latch(es) for signal or variable \"colisao_l\", which holds its previous value in one or more paths through the process" {  } { { "colisoes.vhd" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/colisoes.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1582220756452 "|ShuriLink|colisoes:inst7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "colisao_c colisoes.vhd(27) " "VHDL Process Statement warning at colisoes.vhd(27): inferring latch(es) for signal or variable \"colisao_c\", which holds its previous value in one or more paths through the process" {  } { { "colisoes.vhd" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/colisoes.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1582220756452 "|ShuriLink|colisoes:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colisao_c colisoes.vhd(27) " "Inferred latch for \"colisao_c\" at colisoes.vhd(27)" {  } { { "colisoes.vhd" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/colisoes.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582220756452 "|ShuriLink|colisoes:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colisao_l colisoes.vhd(27) " "Inferred latch for \"colisao_l\" at colisoes.vhd(27)" {  } { { "colisoes.vhd" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/colisoes.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582220756452 "|ShuriLink|colisoes:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DarkLink DarkLink:inst22 " "Elaborating entity \"DarkLink\" for hierarchy \"DarkLink:inst22\"" {  } { { "ShuriLink.bdf" "inst22" { Schematic "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/ShuriLink.bdf" { { 472 1032 1224 632 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582220756455 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rand DarkLink.vhd(40) " "VHDL Process Statement warning at DarkLink.vhd(40): signal \"rand\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DarkLink.vhd" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/DarkLink.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1582220756464 "|ShuriLink|DarkLink:inst22"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "t1_left DarkLink.vhd(30) " "VHDL Process Statement warning at DarkLink.vhd(30): inferring latch(es) for signal or variable \"t1_left\", which holds its previous value in one or more paths through the process" {  } { { "DarkLink.vhd" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/DarkLink.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1582220756464 "|ShuriLink|DarkLink:inst22"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "t1_top DarkLink.vhd(30) " "VHDL Process Statement warning at DarkLink.vhd(30): inferring latch(es) for signal or variable \"t1_top\", which holds its previous value in one or more paths through the process" {  } { { "DarkLink.vhd" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/DarkLink.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1582220756465 "|ShuriLink|DarkLink:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1_top\[0\] DarkLink.vhd(30) " "Inferred latch for \"t1_top\[0\]\" at DarkLink.vhd(30)" {  } { { "DarkLink.vhd" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/DarkLink.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582220756468 "|ShuriLink|DarkLink:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1_top\[1\] DarkLink.vhd(30) " "Inferred latch for \"t1_top\[1\]\" at DarkLink.vhd(30)" {  } { { "DarkLink.vhd" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/DarkLink.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582220756468 "|ShuriLink|DarkLink:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1_top\[2\] DarkLink.vhd(30) " "Inferred latch for \"t1_top\[2\]\" at DarkLink.vhd(30)" {  } { { "DarkLink.vhd" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/DarkLink.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582220756469 "|ShuriLink|DarkLink:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1_top\[3\] DarkLink.vhd(30) " "Inferred latch for \"t1_top\[3\]\" at DarkLink.vhd(30)" {  } { { "DarkLink.vhd" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/DarkLink.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582220756469 "|ShuriLink|DarkLink:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1_top\[4\] DarkLink.vhd(30) " "Inferred latch for \"t1_top\[4\]\" at DarkLink.vhd(30)" {  } { { "DarkLink.vhd" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/DarkLink.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582220756469 "|ShuriLink|DarkLink:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1_top\[5\] DarkLink.vhd(30) " "Inferred latch for \"t1_top\[5\]\" at DarkLink.vhd(30)" {  } { { "DarkLink.vhd" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/DarkLink.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582220756470 "|ShuriLink|DarkLink:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1_top\[6\] DarkLink.vhd(30) " "Inferred latch for \"t1_top\[6\]\" at DarkLink.vhd(30)" {  } { { "DarkLink.vhd" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/DarkLink.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582220756470 "|ShuriLink|DarkLink:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1_top\[7\] DarkLink.vhd(30) " "Inferred latch for \"t1_top\[7\]\" at DarkLink.vhd(30)" {  } { { "DarkLink.vhd" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/DarkLink.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582220756470 "|ShuriLink|DarkLink:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1_top\[8\] DarkLink.vhd(30) " "Inferred latch for \"t1_top\[8\]\" at DarkLink.vhd(30)" {  } { { "DarkLink.vhd" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/DarkLink.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582220756470 "|ShuriLink|DarkLink:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1_top\[9\] DarkLink.vhd(30) " "Inferred latch for \"t1_top\[9\]\" at DarkLink.vhd(30)" {  } { { "DarkLink.vhd" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/DarkLink.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582220756470 "|ShuriLink|DarkLink:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1_left\[0\] DarkLink.vhd(30) " "Inferred latch for \"t1_left\[0\]\" at DarkLink.vhd(30)" {  } { { "DarkLink.vhd" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/DarkLink.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582220756471 "|ShuriLink|DarkLink:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1_left\[1\] DarkLink.vhd(30) " "Inferred latch for \"t1_left\[1\]\" at DarkLink.vhd(30)" {  } { { "DarkLink.vhd" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/DarkLink.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582220756471 "|ShuriLink|DarkLink:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1_left\[2\] DarkLink.vhd(30) " "Inferred latch for \"t1_left\[2\]\" at DarkLink.vhd(30)" {  } { { "DarkLink.vhd" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/DarkLink.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582220756472 "|ShuriLink|DarkLink:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1_left\[3\] DarkLink.vhd(30) " "Inferred latch for \"t1_left\[3\]\" at DarkLink.vhd(30)" {  } { { "DarkLink.vhd" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/DarkLink.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582220756475 "|ShuriLink|DarkLink:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1_left\[4\] DarkLink.vhd(30) " "Inferred latch for \"t1_left\[4\]\" at DarkLink.vhd(30)" {  } { { "DarkLink.vhd" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/DarkLink.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582220756475 "|ShuriLink|DarkLink:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1_left\[5\] DarkLink.vhd(30) " "Inferred latch for \"t1_left\[5\]\" at DarkLink.vhd(30)" {  } { { "DarkLink.vhd" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/DarkLink.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582220756476 "|ShuriLink|DarkLink:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1_left\[6\] DarkLink.vhd(30) " "Inferred latch for \"t1_left\[6\]\" at DarkLink.vhd(30)" {  } { { "DarkLink.vhd" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/DarkLink.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582220756476 "|ShuriLink|DarkLink:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1_left\[7\] DarkLink.vhd(30) " "Inferred latch for \"t1_left\[7\]\" at DarkLink.vhd(30)" {  } { { "DarkLink.vhd" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/DarkLink.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582220756476 "|ShuriLink|DarkLink:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1_left\[8\] DarkLink.vhd(30) " "Inferred latch for \"t1_left\[8\]\" at DarkLink.vhd(30)" {  } { { "DarkLink.vhd" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/DarkLink.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582220756476 "|ShuriLink|DarkLink:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1_left\[9\] DarkLink.vhd(30) " "Inferred latch for \"t1_left\[9\]\" at DarkLink.vhd(30)" {  } { { "DarkLink.vhd" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/DarkLink.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582220756476 "|ShuriLink|DarkLink:inst22"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_posicoes contador_posicoes:inst23 " "Elaborating entity \"contador_posicoes\" for hierarchy \"contador_posicoes:inst23\"" {  } { { "ShuriLink.bdf" "inst23" { Schematic "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/ShuriLink.bdf" { { 504 584 720 600 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582220756479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:inst14 " "Elaborating entity \"clk_div\" for hierarchy \"clk_div:inst14\"" {  } { { "ShuriLink.bdf" "inst14" { Schematic "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/ShuriLink.bdf" { { 320 64 248 480 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582220756483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shuriken shuriken:inst13 " "Elaborating entity \"shuriken\" for hierarchy \"shuriken:inst13\"" {  } { { "ShuriLink.bdf" "inst13" { Schematic "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/ShuriLink.bdf" { { 272 1016 1224 432 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582220756488 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "anim_frame shuriken.vhd(20) " "VHDL Signal Declaration warning at shuriken.vhd(20): used implicit default value for signal \"anim_frame\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "shuriken.vhd" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/shuriken.vhd" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1582220756526 "|ShuriLink|shuriken:inst13"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "colisao_l shuriken.vhd(51) " "VHDL Process Statement warning at shuriken.vhd(51): signal \"colisao_l\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "shuriken.vhd" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/shuriken.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1582220756526 "|ShuriLink|shuriken:inst13"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "selec_forca shuriken.vhd(60) " "VHDL Process Statement warning at shuriken.vhd(60): signal \"selec_forca\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "shuriken.vhd" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/shuriken.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1582220756526 "|ShuriLink|shuriken:inst13"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "forca shuriken.vhd(68) " "VHDL Process Statement warning at shuriken.vhd(68): signal \"forca\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "shuriken.vhd" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/shuriken.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1582220756526 "|ShuriLink|shuriken:inst13"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "shuri_x shuriken.vhd(111) " "VHDL Process Statement warning at shuriken.vhd(111): signal \"shuri_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "shuriken.vhd" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/shuriken.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1582220756526 "|ShuriLink|shuriken:inst13"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "forcar shuriken.vhd(115) " "VHDL Process Statement warning at shuriken.vhd(115): signal \"forcar\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "shuriken.vhd" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/shuriken.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1582220756531 "|ShuriLink|shuriken:inst13"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "selec_forca shuriken.vhd(116) " "VHDL Process Statement warning at shuriken.vhd(116): signal \"selec_forca\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "shuriken.vhd" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/shuriken.vhd" 116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1582220756531 "|ShuriLink|shuriken:inst13"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "selec_forca shuriken.vhd(49) " "VHDL Process Statement warning at shuriken.vhd(49): inferring latch(es) for signal or variable \"selec_forca\", which holds its previous value in one or more paths through the process" {  } { { "shuriken.vhd" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/shuriken.vhd" 49 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1582220756531 "|ShuriLink|shuriken:inst13"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "forcar shuriken.vhd(49) " "VHDL Process Statement warning at shuriken.vhd(49): inferring latch(es) for signal or variable \"forcar\", which holds its previous value in one or more paths through the process" {  } { { "shuriken.vhd" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/shuriken.vhd" 49 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1582220756531 "|ShuriLink|shuriken:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "forcar\[0\] shuriken.vhd(49) " "Inferred latch for \"forcar\[0\]\" at shuriken.vhd(49)" {  } { { "shuriken.vhd" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/shuriken.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582220756532 "|ShuriLink|shuriken:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "forcar\[1\] shuriken.vhd(49) " "Inferred latch for \"forcar\[1\]\" at shuriken.vhd(49)" {  } { { "shuriken.vhd" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/shuriken.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582220756532 "|ShuriLink|shuriken:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "forcar\[2\] shuriken.vhd(49) " "Inferred latch for \"forcar\[2\]\" at shuriken.vhd(49)" {  } { { "shuriken.vhd" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/shuriken.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582220756532 "|ShuriLink|shuriken:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "forcar\[3\] shuriken.vhd(49) " "Inferred latch for \"forcar\[3\]\" at shuriken.vhd(49)" {  } { { "shuriken.vhd" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/shuriken.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582220756532 "|ShuriLink|shuriken:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selec_forca shuriken.vhd(49) " "Inferred latch for \"selec_forca\" at shuriken.vhd(49)" {  } { { "shuriken.vhd" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/shuriken.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582220756532 "|ShuriLink|shuriken:inst13"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_forca contador_forca:inst11 " "Elaborating entity \"contador_forca\" for hierarchy \"contador_forca:inst11\"" {  } { { "ShuriLink.bdf" "inst11" { Schematic "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/ShuriLink.bdf" { { 352 512 648 448 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582220756535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_forca mux_forca:inst15 " "Elaborating entity \"mux_forca\" for hierarchy \"mux_forca:inst15\"" {  } { { "ShuriLink.bdf" "inst15" { Schematic "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/ShuriLink.bdf" { { 312 1424 1560 392 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582220756541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX mux_forca:inst15\|LPM_MUX:lpm_mux_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"mux_forca:inst15\|LPM_MUX:lpm_mux_component\"" {  } { { "mux_forca.vhd" "lpm_mux_component" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/mux_forca.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582220756582 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mux_forca:inst15\|LPM_MUX:lpm_mux_component " "Elaborated megafunction instantiation \"mux_forca:inst15\|LPM_MUX:lpm_mux_component\"" {  } { { "mux_forca.vhd" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/mux_forca.vhd" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582220756584 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mux_forca:inst15\|LPM_MUX:lpm_mux_component " "Instantiated megafunction \"mux_forca:inst15\|LPM_MUX:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582220756584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582220756584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582220756584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582220756584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582220756584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582220756584 ""}  } { { "mux_forca.vhd" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/mux_forca.vhd" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1582220756584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_33e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_33e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_33e " "Found entity 1: mux_33e" {  } { { "db/mux_33e.tdf" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/db/mux_33e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582220756687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582220756687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_33e mux_forca:inst15\|LPM_MUX:lpm_mux_component\|mux_33e:auto_generated " "Elaborating entity \"mux_33e\" for hierarchy \"mux_forca:inst15\|LPM_MUX:lpm_mux_component\|mux_33e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582220756690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ScoreCounter ScoreCounter:inst12 " "Elaborating entity \"ScoreCounter\" for hierarchy \"ScoreCounter:inst12\"" {  } { { "ShuriLink.bdf" "inst12" { Schematic "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/ShuriLink.bdf" { { 808 1800 1944 904 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582220756696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec_7seg_b dec_7seg_b:inst4 " "Elaborating entity \"dec_7seg_b\" for hierarchy \"dec_7seg_b:inst4\"" {  } { { "ShuriLink.bdf" "inst4" { Schematic "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/ShuriLink.bdf" { { 872 3048 3224 968 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582220756700 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "28 " "Inferred 28 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_map:inst\|Div24 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_map:inst\|Div24\"" {  } { { "color_map.vhd" "Div24" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/color_map.vhd" 1083 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582220758957 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_map:inst\|Div23 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_map:inst\|Div23\"" {  } { { "color_map.vhd" "Div23" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/color_map.vhd" 1071 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582220758957 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_map:inst\|Div22 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_map:inst\|Div22\"" {  } { { "color_map.vhd" "Div22" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/color_map.vhd" 1059 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582220758957 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_map:inst\|Div21 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_map:inst\|Div21\"" {  } { { "color_map.vhd" "Div21" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/color_map.vhd" 1047 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582220758957 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_map:inst\|Div20 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_map:inst\|Div20\"" {  } { { "color_map.vhd" "Div20" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/color_map.vhd" 1035 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582220758957 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_map:inst\|Div19 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_map:inst\|Div19\"" {  } { { "color_map.vhd" "Div19" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/color_map.vhd" 1024 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582220758957 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_map:inst\|Div18 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_map:inst\|Div18\"" {  } { { "color_map.vhd" "Div18" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/color_map.vhd" 1013 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582220758957 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_map:inst\|Div17 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_map:inst\|Div17\"" {  } { { "color_map.vhd" "Div17" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/color_map.vhd" 1001 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582220758957 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_map:inst\|Div16 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_map:inst\|Div16\"" {  } { { "color_map.vhd" "Div16" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/color_map.vhd" 989 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582220758957 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_map:inst\|Div15 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_map:inst\|Div15\"" {  } { { "color_map.vhd" "Div15" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/color_map.vhd" 977 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582220758957 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_map:inst\|Div13 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_map:inst\|Div13\"" {  } { { "color_map.vhd" "Div13" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/color_map.vhd" 959 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582220758957 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_map:inst\|Div12 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_map:inst\|Div12\"" {  } { { "color_map.vhd" "Div12" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/color_map.vhd" 947 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582220758957 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_map:inst\|Div11 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_map:inst\|Div11\"" {  } { { "color_map.vhd" "Div11" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/color_map.vhd" 935 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582220758957 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_map:inst\|Div10 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_map:inst\|Div10\"" {  } { { "color_map.vhd" "Div10" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/color_map.vhd" 923 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582220758957 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_map:inst\|Div9 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_map:inst\|Div9\"" {  } { { "color_map.vhd" "Div9" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/color_map.vhd" 911 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582220758957 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_map:inst\|Div8 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_map:inst\|Div8\"" {  } { { "color_map.vhd" "Div8" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/color_map.vhd" 899 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582220758957 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_map:inst\|Div6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_map:inst\|Div6\"" {  } { { "color_map.vhd" "Div6" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/color_map.vhd" 839 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582220758957 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_map:inst\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_map:inst\|Mod2\"" {  } { { "color_map.vhd" "Mod2" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/color_map.vhd" 818 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582220758957 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_map:inst\|Div5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_map:inst\|Div5\"" {  } { { "color_map.vhd" "Div5" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/color_map.vhd" 807 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582220758957 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_map:inst\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_map:inst\|Mod1\"" {  } { { "color_map.vhd" "Mod1" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/color_map.vhd" 807 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582220758957 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_map:inst\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_map:inst\|Div2\"" {  } { { "color_map.vhd" "Div2" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/color_map.vhd" 768 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582220758957 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_map:inst\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_map:inst\|Div4\"" {  } { { "color_map.vhd" "Div4" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/color_map.vhd" 796 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582220758957 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_map:inst\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_map:inst\|Mod0\"" {  } { { "color_map.vhd" "Mod0" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/color_map.vhd" 796 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582220758957 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_map:inst\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_map:inst\|Div0\"" {  } { { "color_map.vhd" "Div0" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/color_map.vhd" 744 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582220758957 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_map:inst\|Div14 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_map:inst\|Div14\"" {  } { { "color_map.vhd" "Div14" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/color_map.vhd" 960 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582220758957 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_map:inst\|Div7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_map:inst\|Div7\"" {  } { { "color_map.vhd" "Div7" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/color_map.vhd" 844 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582220758957 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_map:inst\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_map:inst\|Div3\"" {  } { { "color_map.vhd" "Div3" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/color_map.vhd" 773 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582220758957 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_map:inst\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_map:inst\|Div1\"" {  } { { "color_map.vhd" "Div1" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/color_map.vhd" 749 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582220758957 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1582220758957 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_map:inst\|lpm_divide:Div24 " "Elaborated megafunction instantiation \"color_map:inst\|lpm_divide:Div24\"" {  } { { "color_map.vhd" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/color_map.vhd" 1083 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582220759042 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_map:inst\|lpm_divide:Div24 " "Instantiated megafunction \"color_map:inst\|lpm_divide:Div24\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582220759042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582220759042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582220759042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582220759042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582220759042 ""}  } { { "color_map.vhd" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/color_map.vhd" 1083 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1582220759042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_1so.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_1so.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_1so " "Found entity 1: lpm_divide_1so" {  } { { "db/lpm_divide_1so.tdf" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/db/lpm_divide_1so.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582220759174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582220759174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_ebg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_ebg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_ebg " "Found entity 1: abs_divider_ebg" {  } { { "db/abs_divider_ebg.tdf" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/db/abs_divider_ebg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582220759200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582220759200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_82f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_82f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_82f " "Found entity 1: alt_u_div_82f" {  } { { "db/alt_u_div_82f.tdf" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/db/alt_u_div_82f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582220759256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582220759256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582220759387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582220759387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582220759492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582220759492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_eq9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_eq9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_eq9 " "Found entity 1: lpm_abs_eq9" {  } { { "db/lpm_abs_eq9.tdf" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/db/lpm_abs_eq9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582220759519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582220759519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_sr9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_sr9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_sr9 " "Found entity 1: lpm_abs_sr9" {  } { { "db/lpm_abs_sr9.tdf" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/db/lpm_abs_sr9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582220759546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582220759546 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_map:inst\|lpm_divide:Div6 " "Elaborated megafunction instantiation \"color_map:inst\|lpm_divide:Div6\"" {  } { { "color_map.vhd" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/color_map.vhd" 839 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582220759959 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_map:inst\|lpm_divide:Div6 " "Instantiated megafunction \"color_map:inst\|lpm_divide:Div6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582220759959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 2 " "Parameter \"LPM_WIDTHD\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582220759959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582220759959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582220759959 ""}  } { { "color_map.vhd" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/color_map.vhd" 839 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1582220759959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_8em.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_8em.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_8em " "Found entity 1: lpm_divide_8em" {  } { { "db/lpm_divide_8em.tdf" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/db/lpm_divide_8em.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582220760119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582220760119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ilh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ilh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ilh " "Found entity 1: sign_div_unsign_ilh" {  } { { "db/sign_div_unsign_ilh.tdf" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/db/sign_div_unsign_ilh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582220760145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582220760145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_62f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_62f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_62f " "Found entity 1: alt_u_div_62f" {  } { { "db/alt_u_div_62f.tdf" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/db/alt_u_div_62f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582220760176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582220760176 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_map:inst\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"color_map:inst\|lpm_divide:Mod2\"" {  } { { "color_map.vhd" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/color_map.vhd" 818 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582220760198 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_map:inst\|lpm_divide:Mod2 " "Instantiated megafunction \"color_map:inst\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582220760198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582220760198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582220760198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582220760198 ""}  } { { "color_map.vhd" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/color_map.vhd" 818 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1582220760198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_68m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_68m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_68m " "Found entity 1: lpm_divide_68m" {  } { { "db/lpm_divide_68m.tdf" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/db/lpm_divide_68m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582220760301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582220760301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dnh " "Found entity 1: sign_div_unsign_dnh" {  } { { "db/sign_div_unsign_dnh.tdf" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/db/sign_div_unsign_dnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582220760341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582220760341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_s5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_s5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_s5f " "Found entity 1: alt_u_div_s5f" {  } { { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/db/alt_u_div_s5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582220760399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582220760399 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_map:inst\|lpm_divide:Div5 " "Elaborated megafunction instantiation \"color_map:inst\|lpm_divide:Div5\"" {  } { { "color_map.vhd" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/color_map.vhd" 807 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582220760445 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_map:inst\|lpm_divide:Div5 " "Instantiated megafunction \"color_map:inst\|lpm_divide:Div5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582220760446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582220760446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582220760446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582220760446 ""}  } { { "color_map.vhd" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/color_map.vhd" 807 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1582220760446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_gem.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_gem.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_gem " "Found entity 1: lpm_divide_gem" {  } { { "db/lpm_divide_gem.tdf" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/db/lpm_divide_gem.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582220760564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582220760564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_qlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_qlh " "Found entity 1: sign_div_unsign_qlh" {  } { { "db/sign_div_unsign_qlh.tdf" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/db/sign_div_unsign_qlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582220760592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582220760592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_m2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_m2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_m2f " "Found entity 1: alt_u_div_m2f" {  } { { "db/alt_u_div_m2f.tdf" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/db/alt_u_div_m2f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582220760636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582220760636 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_map:inst\|lpm_divide:Div4 " "Elaborated megafunction instantiation \"color_map:inst\|lpm_divide:Div4\"" {  } { { "color_map.vhd" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/color_map.vhd" 796 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582220760724 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_map:inst\|lpm_divide:Div4 " "Instantiated megafunction \"color_map:inst\|lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582220760725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582220760725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582220760725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582220760725 ""}  } { { "color_map.vhd" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/color_map.vhd" 796 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1582220760725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jem.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jem.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jem " "Found entity 1: lpm_divide_jem" {  } { { "db/lpm_divide_jem.tdf" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/db/lpm_divide_jem.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582220760844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582220760844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_tlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_tlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_tlh " "Found entity 1: sign_div_unsign_tlh" {  } { { "db/sign_div_unsign_tlh.tdf" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/db/sign_div_unsign_tlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582220760891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582220760891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_s2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_s2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_s2f " "Found entity 1: alt_u_div_s2f" {  } { { "db/alt_u_div_s2f.tdf" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/db/alt_u_div_s2f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582220760939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582220760939 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_map:inst\|lpm_divide:Div14 " "Elaborated megafunction instantiation \"color_map:inst\|lpm_divide:Div14\"" {  } { { "color_map.vhd" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/color_map.vhd" 960 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582220761034 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_map:inst\|lpm_divide:Div14 " "Instantiated megafunction \"color_map:inst\|lpm_divide:Div14\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582220761034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582220761034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582220761034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582220761034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582220761034 ""}  } { { "color_map.vhd" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/color_map.vhd" 960 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1582220761034 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "153 " "Ignored 153 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "153 " "Ignored 153 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Quartus II" 0 -1 1582220762941 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1582220762941 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "colisoes:inst7\|colisao_c " "Latch colisoes:inst7\|colisao_c has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA colisoes:inst7\|Add2~synth " "Ports D and ENA on the latch are fed by the same signal colisoes:inst7\|Add2~synth" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1582220763206 ""}  } { { "colisoes.vhd" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/colisoes.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1582220763206 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DarkLink:inst22\|t1_left\[2\] " "Latch DarkLink:inst22\|t1_left\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA colisoes:inst7\|colisao_l " "Ports D and ENA on the latch are fed by the same signal colisoes:inst7\|colisao_l" {  } { { "colisoes.vhd" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/colisoes.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1582220763207 ""}  } { { "DarkLink.vhd" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/DarkLink.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1582220763207 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DarkLink:inst22\|t1_left\[4\] " "Latch DarkLink:inst22\|t1_left\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA colisoes:inst7\|colisao_l " "Ports D and ENA on the latch are fed by the same signal colisoes:inst7\|colisao_l" {  } { { "colisoes.vhd" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/colisoes.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1582220763207 ""}  } { { "DarkLink.vhd" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/DarkLink.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1582220763207 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DarkLink:inst22\|t1_left\[3\] " "Latch DarkLink:inst22\|t1_left\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA colisoes:inst7\|colisao_l " "Ports D and ENA on the latch are fed by the same signal colisoes:inst7\|colisao_l" {  } { { "colisoes.vhd" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/colisoes.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1582220763207 ""}  } { { "DarkLink.vhd" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/DarkLink.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1582220763207 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DarkLink:inst22\|t1_left\[9\] " "Latch DarkLink:inst22\|t1_left\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA colisoes:inst7\|colisao_l " "Ports D and ENA on the latch are fed by the same signal colisoes:inst7\|colisao_l" {  } { { "colisoes.vhd" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/colisoes.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1582220763207 ""}  } { { "DarkLink.vhd" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/DarkLink.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1582220763207 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DarkLink:inst22\|t1_left\[8\] " "Latch DarkLink:inst22\|t1_left\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA colisoes:inst7\|colisao_l " "Ports D and ENA on the latch are fed by the same signal colisoes:inst7\|colisao_l" {  } { { "colisoes.vhd" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/colisoes.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1582220763207 ""}  } { { "DarkLink.vhd" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/DarkLink.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1582220763207 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DarkLink:inst22\|t1_left\[7\] " "Latch DarkLink:inst22\|t1_left\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA colisoes:inst7\|colisao_l " "Ports D and ENA on the latch are fed by the same signal colisoes:inst7\|colisao_l" {  } { { "colisoes.vhd" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/colisoes.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1582220763208 ""}  } { { "DarkLink.vhd" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/DarkLink.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1582220763208 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DarkLink:inst22\|t1_left\[6\] " "Latch DarkLink:inst22\|t1_left\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA colisoes:inst7\|colisao_l " "Ports D and ENA on the latch are fed by the same signal colisoes:inst7\|colisao_l" {  } { { "colisoes.vhd" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/colisoes.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1582220763208 ""}  } { { "DarkLink.vhd" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/DarkLink.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1582220763208 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DarkLink:inst22\|t1_left\[5\] " "Latch DarkLink:inst22\|t1_left\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA colisoes:inst7\|colisao_l " "Ports D and ENA on the latch are fed by the same signal colisoes:inst7\|colisao_l" {  } { { "colisoes.vhd" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/colisoes.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1582220763208 ""}  } { { "DarkLink.vhd" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/DarkLink.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1582220763208 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "estado_jogo.vhd" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/estado_jogo.vhd" 38 -1 0 } } { "shuriken.vhd" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/shuriken.vhd" 51 -1 0 } } { "de2/MOUSE.VHD" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/de2/MOUSE.VHD" 39 -1 0 } } { "de2/MOUSE.VHD" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/de2/MOUSE.VHD" 149 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1582220763244 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1582220763244 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "estado_jogo:inst34\|need_main_menu estado_jogo:inst34\|need_main_menu~_emulated estado_jogo:inst34\|need_main_menu~1 " "Register \"estado_jogo:inst34\|need_main_menu\" is converted into an equivalent circuit using register \"estado_jogo:inst34\|need_main_menu~_emulated\" and latch \"estado_jogo:inst34\|need_main_menu~1\"" {  } { { "estado_jogo.vhd" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/estado_jogo.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1582220763245 "|ShuriLink|estado_jogo:inst34|need_main_menu"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "estado_jogo:inst34\|need_quit estado_jogo:inst34\|need_quit~_emulated estado_jogo:inst34\|need_quit~1 " "Register \"estado_jogo:inst34\|need_quit\" is converted into an equivalent circuit using register \"estado_jogo:inst34\|need_quit~_emulated\" and latch \"estado_jogo:inst34\|need_quit~1\"" {  } { { "estado_jogo.vhd" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/estado_jogo.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1582220763245 "|ShuriLink|estado_jogo:inst34|need_quit"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "estado_jogo:inst34\|need_pause estado_jogo:inst34\|need_pause~_emulated estado_jogo:inst34\|need_pause~1 " "Register \"estado_jogo:inst34\|need_pause\" is converted into an equivalent circuit using register \"estado_jogo:inst34\|need_pause~_emulated\" and latch \"estado_jogo:inst34\|need_pause~1\"" {  } { { "estado_jogo.vhd" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/estado_jogo.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1582220763245 "|ShuriLink|estado_jogo:inst34|need_pause"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "estado_jogo:inst34\|need_start estado_jogo:inst34\|need_start~_emulated estado_jogo:inst34\|need_start~1 " "Register \"estado_jogo:inst34\|need_start\" is converted into an equivalent circuit using register \"estado_jogo:inst34\|need_start~_emulated\" and latch \"estado_jogo:inst34\|need_start~1\"" {  } { { "estado_jogo.vhd" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/estado_jogo.vhd" 26 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1582220763245 "|ShuriLink|estado_jogo:inst34|need_start"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "shuriken:inst13\|precisa_click shuriken:inst13\|precisa_click~_emulated shuriken:inst13\|precisa_click~1 " "Register \"shuriken:inst13\|precisa_click\" is converted into an equivalent circuit using register \"shuriken:inst13\|precisa_click~_emulated\" and latch \"shuriken:inst13\|precisa_click~1\"" {  } { { "shuriken.vhd" "" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/shuriken.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1582220763245 "|ShuriLink|shuriken:inst13|precisa_click"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1582220763245 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "ShuriLink.bdf" "" { Schematic "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/ShuriLink.bdf" { { 688 3224 3400 704 "HEX2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582220768539 "|ShuriLink|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "ShuriLink.bdf" "" { Schematic "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/ShuriLink.bdf" { { 688 3224 3400 704 "HEX2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582220768539 "|ShuriLink|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "ShuriLink.bdf" "" { Schematic "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/ShuriLink.bdf" { { 688 3224 3400 704 "HEX2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582220768539 "|ShuriLink|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "ShuriLink.bdf" "" { Schematic "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/ShuriLink.bdf" { { 688 3224 3400 704 "HEX2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582220768539 "|ShuriLink|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "ShuriLink.bdf" "" { Schematic "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/ShuriLink.bdf" { { 688 3224 3400 704 "HEX2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582220768539 "|ShuriLink|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "ShuriLink.bdf" "" { Schematic "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/ShuriLink.bdf" { { 688 3224 3400 704 "HEX2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582220768539 "|ShuriLink|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "ShuriLink.bdf" "" { Schematic "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/ShuriLink.bdf" { { 688 3224 3400 704 "HEX2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582220768539 "|ShuriLink|HEX2[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1582220768539 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "color_map:inst\|lpm_divide:Mod0\|lpm_divide_68m:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_s5f:divider\|add_sub_9_result_int\[0\]~20 " "Logic cell \"color_map:inst\|lpm_divide:Mod0\|lpm_divide_68m:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_s5f:divider\|add_sub_9_result_int\[0\]~20\"" {  } { { "db/alt_u_div_s5f.tdf" "add_sub_9_result_int\[0\]~20" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/db/alt_u_div_s5f.tdf" 101 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582220774242 ""} { "Info" "ISCL_SCL_CELL_NAME" "color_map:inst\|lpm_divide:Mod0\|lpm_divide_68m:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_s5f:divider\|add_sub_10_result_int\[0\]~22 " "Logic cell \"color_map:inst\|lpm_divide:Mod0\|lpm_divide_68m:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_s5f:divider\|add_sub_10_result_int\[0\]~22\"" {  } { { "db/alt_u_div_s5f.tdf" "add_sub_10_result_int\[0\]~22" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/db/alt_u_div_s5f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582220774242 ""} { "Info" "ISCL_SCL_CELL_NAME" "color_map:inst\|lpm_divide:Mod0\|lpm_divide_68m:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_s5f:divider\|add_sub_11_result_int\[0\]~24 " "Logic cell \"color_map:inst\|lpm_divide:Mod0\|lpm_divide_68m:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_s5f:divider\|add_sub_11_result_int\[0\]~24\"" {  } { { "db/alt_u_div_s5f.tdf" "add_sub_11_result_int\[0\]~24" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/db/alt_u_div_s5f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582220774242 ""} { "Info" "ISCL_SCL_CELL_NAME" "color_map:inst\|lpm_divide:Mod0\|lpm_divide_68m:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_s5f:divider\|add_sub_12_result_int\[0\]~26 " "Logic cell \"color_map:inst\|lpm_divide:Mod0\|lpm_divide_68m:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_s5f:divider\|add_sub_12_result_int\[0\]~26\"" {  } { { "db/alt_u_div_s5f.tdf" "add_sub_12_result_int\[0\]~26" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/db/alt_u_div_s5f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582220774242 ""} { "Info" "ISCL_SCL_CELL_NAME" "color_map:inst\|lpm_divide:Mod0\|lpm_divide_68m:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[0\]~28 " "Logic cell \"color_map:inst\|lpm_divide:Mod0\|lpm_divide_68m:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[0\]~28\"" {  } { { "db/alt_u_div_s5f.tdf" "add_sub_13_result_int\[0\]~28" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/db/alt_u_div_s5f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582220774242 ""} { "Info" "ISCL_SCL_CELL_NAME" "color_map:inst\|lpm_divide:Mod0\|lpm_divide_68m:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[0\]~30 " "Logic cell \"color_map:inst\|lpm_divide:Mod0\|lpm_divide_68m:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[0\]~30\"" {  } { { "db/alt_u_div_s5f.tdf" "add_sub_14_result_int\[0\]~30" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/db/alt_u_div_s5f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582220774242 ""} { "Info" "ISCL_SCL_CELL_NAME" "color_map:inst\|lpm_divide:Mod0\|lpm_divide_68m:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[0\]~32 " "Logic cell \"color_map:inst\|lpm_divide:Mod0\|lpm_divide_68m:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[0\]~32\"" {  } { { "db/alt_u_div_s5f.tdf" "add_sub_15_result_int\[0\]~32" { Text "C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/db/alt_u_div_s5f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582220774242 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1582220774242 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1582220775341 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582220775341 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4832 " "Implemented 4832 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1582220775908 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1582220775908 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1582220775908 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4760 " "Implemented 4760 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1582220775908 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1582220775908 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1582220775908 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 69 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 69 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4689 " "Peak virtual memory: 4689 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1582220776039 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 20 14:46:16 2020 " "Processing ended: Thu Feb 20 14:46:16 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1582220776039 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1582220776039 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1582220776039 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1582220776039 ""}
