{
 "Files" : [
  {
   "Path" : "D:/gaoyun/ov18k1/ov18k/src/cmos_add.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/gaoyun/ov18k1/ov18k/src/cmos_rpll/cmos_rpll.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/gaoyun/ov18k1/ov18k/src/ddr3_memory_interface/ddr3_memory_interface.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/gaoyun/ov18k1/ov18k/src/ddr_rpll/ddr_rpll.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/gaoyun/ov18k1/ov18k/src/dual_ov5640_lcd.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/gaoyun/ov18k1/ov18k/src/dvi_tx/dvi_tx.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/gaoyun/ov18k1/ov18k/src/fifo_pong/fifo_pong.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/gaoyun/ov18k1/ov18k/src/gowin_clkdiv/gowin_clkdiv.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/gaoyun/ov18k1/ov18k/src/hdmi_rpll/hdmi_rpll.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/gaoyun/ov18k1/ov18k/src/ov5640/OV5640_capture_data.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/gaoyun/ov18k1/ov18k/src/ov5640/i2c_dri.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/gaoyun/ov18k1/ov18k/src/ov5640/i2c_ov5640_rgb565_cfg.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/gaoyun/ov18k1/ov18k/src/ov5640/ov5640_dri.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/gaoyun/ov18k1/ov18k/src/ov5640/picture_size.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/gaoyun/ov18k1/ov18k/src/syn_code/syn_gen.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/gaoyun/ov18k1/ov18k/src/testpattern.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/gaoyun/ov18k1/ov18k/src/video_frame_buffer/video_frame_buffer.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/gaoyun/ov18k1/ov18k/src/video_frame_buffer_32/video_frame_buffer_32.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/gaoyun/ov18k1/ov18k/src/video_frame_buffer_dual/video_frame_buffer_dual.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/gaoyun/ov18k1/ov18k/src/video_rpll/video_rpll.v",
   "Type" : "verilog"
  },
  {
   "Library" : "work",
   "Path" : "D:/gaoyun/ov18k1/ov18k/src/fifo_pong/fifo_pong.vhd",
   "Type" : "vhdl"
  }
 ],
 "IncludePath" : [

 ],
 "LoopLimit" : 2000,
 "ResultFile" : "D:/gaoyun/ov18k1/ov18k/impl/temp/rtl_parser.result",
 "Top" : "dual_ov5640_lcd",
 "VerilogStd" : "verilog_2001",
 "VhdlStd" : "vhdl_93"
}