Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Mar 27 12:49:43 2019
| Host         : DellG5Laptop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Digital_Clock_control_sets_placed.rpt
| Design       : Digital_Clock
| Device       : xc7a35t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    12 |
| Unused register locations in slices containing registers |    36 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      5 |            1 |
|      6 |            1 |
|      7 |            5 |
|      9 |            1 |
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              25 |           11 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              59 |           20 |
| Yes          | No                    | No                     |              28 |            5 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              20 |           11 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------+-----------------------+------------------+----------------+
|  Clock Signal  |         Enable Signal         |    Set/Reset Signal   | Slice Load Count | Bel Load Count |
+----------------+-------------------------------+-----------------------+------------------+----------------+
|  clk_IBUF_BUFG |                               | AM_PM_i_1_n_0         |                1 |              1 |
|  clk_IBUF_BUFG | Minutes[5]_i_2_n_0            | Minutes[5]_i_1_n_0    |                1 |              5 |
|  clk_IBUF_BUFG | Seconds[5]_i_2_n_0            | Seconds[5]_i_1_n_0    |                2 |              6 |
|  clk_IBUF_BUFG |                               | Digit_2[3]_i_1_n_0    |                6 |              7 |
|  clk_IBUF_BUFG | display/LED_out_reg[0]_0      |                       |                2 |              7 |
|  clk_IBUF_BUFG | display/LED_out_reg[1]_2      |                       |                1 |              7 |
|  clk_IBUF_BUFG | display/LED_out_reg[2]_1      |                       |                1 |              7 |
|  clk_IBUF_BUFG | display/LED_out[3][6]_i_1_n_0 |                       |                1 |              7 |
|  clk_IBUF_BUFG | Hours[5]_i_2_n_0              | clear                 |                8 |              9 |
|  clk_IBUF_BUFG |                               | display/clear         |                5 |             19 |
|  clk_IBUF_BUFG |                               |                       |               11 |             25 |
|  clk_IBUF_BUFG |                               | counter[0]_i_1__0_n_0 |                8 |             32 |
+----------------+-------------------------------+-----------------------+------------------+----------------+


