{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651542447646 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651542447650 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 03 09:47:27 2022 " "Processing started: Tue May 03 09:47:27 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651542447650 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651542447650 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IIC_slave_module -c IIC_slave_module " "Command: quartus_map --read_settings_files=on --write_settings_files=off IIC_slave_module -c IIC_slave_module" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651542447650 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1651542447867 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1651542447867 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "keep 1 IIC_slave_module.v(15) " "Verilog HDL Attribute warning at IIC_slave_module.v(15): synthesis attribute \"keep\" with value \"1\" has no object and is ignored" {  } { { "IIC_slave_module.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/IIC_slave_module/IIC_slave_module.v" 15 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Analysis & Synthesis" 0 -1 1651542454419 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "keep 1 IIC_slave_module.v(16) " "Verilog HDL Attribute warning at IIC_slave_module.v(16): synthesis attribute \"keep\" with value \"1\" has no object and is ignored" {  } { { "IIC_slave_module.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/IIC_slave_module/IIC_slave_module.v" 16 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Analysis & Synthesis" 0 -1 1651542454420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iic_slave_module.v 1 1 " "Found 1 design units, including 1 entities, in source file iic_slave_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 IIC_slave_module " "Found entity 1: IIC_slave_module" {  } { { "IIC_slave_module.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/IIC_slave_module/IIC_slave_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651542454420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651542454420 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "IIC_slave_module " "Elaborating entity \"IIC_slave_module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1651542454432 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 IIC_slave_module.v(53) " "Verilog HDL assignment warning at IIC_slave_module.v(53): truncated value with size 32 to match size of target (4)" {  } { { "IIC_slave_module.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/IIC_slave_module/IIC_slave_module.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651542454432 "|IIC_slave_module"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_phase IIC_slave_module.v(40) " "Verilog HDL Always Construct warning at IIC_slave_module.v(40): inferring latch(es) for variable \"data_phase\", which holds its previous value in one or more paths through the always construct" {  } { { "IIC_slave_module.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/IIC_slave_module/IIC_slave_module.v" 40 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651542454433 "|IIC_slave_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_phase IIC_slave_module.v(40) " "Inferred latch for \"data_phase\" at IIC_slave_module.v(40)" {  } { { "IIC_slave_module.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/IIC_slave_module/IIC_slave_module.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651542454434 "|IIC_slave_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SDA_shadow IIC_slave_module.v(17) " "Inferred latch for \"SDA_shadow\" at IIC_slave_module.v(17)" {  } { { "IIC_slave_module.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/IIC_slave_module/IIC_slave_module.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651542454434 "|IIC_slave_module"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SDA_shadow " "Latch SDA_shadow has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SDA~synth " "Ports D and ENA on the latch are fed by the same signal SDA~synth" {  } { { "IIC_slave_module.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/IIC_slave_module/IIC_slave_module.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651542454663 ""}  } { { "IIC_slave_module.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/IIC_slave_module/IIC_slave_module.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651542454663 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "data_phase GND " "Pin \"data_phase\" is stuck at GND" {  } { { "IIC_slave_module.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/IIC_slave_module/IIC_slave_module.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651542454671 "|IIC_slave_module|data_phase"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem\[0\] GND " "Pin \"mem\[0\]\" is stuck at GND" {  } { { "IIC_slave_module.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/IIC_slave_module/IIC_slave_module.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651542454671 "|IIC_slave_module|mem[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem\[1\] GND " "Pin \"mem\[1\]\" is stuck at GND" {  } { { "IIC_slave_module.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/IIC_slave_module/IIC_slave_module.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651542454671 "|IIC_slave_module|mem[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem\[2\] GND " "Pin \"mem\[2\]\" is stuck at GND" {  } { { "IIC_slave_module.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/IIC_slave_module/IIC_slave_module.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651542454671 "|IIC_slave_module|mem[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem\[3\] GND " "Pin \"mem\[3\]\" is stuck at GND" {  } { { "IIC_slave_module.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/IIC_slave_module/IIC_slave_module.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651542454671 "|IIC_slave_module|mem[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem\[4\] GND " "Pin \"mem\[4\]\" is stuck at GND" {  } { { "IIC_slave_module.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/IIC_slave_module/IIC_slave_module.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651542454671 "|IIC_slave_module|mem[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem\[5\] GND " "Pin \"mem\[5\]\" is stuck at GND" {  } { { "IIC_slave_module.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/IIC_slave_module/IIC_slave_module.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651542454671 "|IIC_slave_module|mem[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem\[6\] GND " "Pin \"mem\[6\]\" is stuck at GND" {  } { { "IIC_slave_module.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/IIC_slave_module/IIC_slave_module.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651542454671 "|IIC_slave_module|mem[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem\[7\] GND " "Pin \"mem\[7\]\" is stuck at GND" {  } { { "IIC_slave_module.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/IIC_slave_module/IIC_slave_module.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651542454671 "|IIC_slave_module|mem[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1651542454671 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1651542454721 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1651542454881 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651542454881 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "33 " "Implemented 33 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1651542454895 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1651542454895 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1651542454895 ""} { "Info" "ICUT_CUT_TM_LCELLS" "13 " "Implemented 13 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1651542454895 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1651542454895 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4863 " "Peak virtual memory: 4863 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651542454903 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 03 09:47:34 2022 " "Processing ended: Tue May 03 09:47:34 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651542454903 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651542454903 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651542454903 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651542454903 ""}
