{"vcs1":{"timestamp_begin":1747219531.346183393, "rt":7.88, "ut":7.97, "st":0.60}}
{"vcselab":{"timestamp_begin":1747219539.303562428, "rt":0.39, "ut":0.26, "st":0.12}}
{"link":{"timestamp_begin":1747219539.753411987, "rt":0.42, "ut":0.19, "st":0.21}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747219530.726255244}
{"VCS_COMP_START_TIME": 1747219530.726255244}
{"VCS_COMP_END_TIME": 1747219540.329245115}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 483148}}
{"vcselab": {"peak_mem": 183888}}
