{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 04 06:31:24 2018 " "Info: Processing started: Tue Dec 04 06:31:24 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off controlUnit -c controlUnit --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off controlUnit -c controlUnit --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "RegSrc\[0\]\$latch " "Warning: Node \"RegSrc\[0\]\$latch\" is a latch" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 21 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RegSrc\[1\]\$latch " "Warning: Node \"RegSrc\[1\]\$latch\" is a latch" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 21 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RegWrite\[0\]\$latch " "Warning: Node \"RegWrite\[0\]\$latch\" is a latch" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 21 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RegWrite\[1\]\$latch " "Warning: Node \"RegWrite\[1\]\$latch\" is a latch" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 21 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ImmSrc\[0\]\$latch " "Warning: Node \"ImmSrc\[0\]\$latch\" is a latch" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 21 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ImmSrc\[1\]\$latch " "Warning: Node \"ImmSrc\[1\]\$latch\" is a latch" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 21 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALUSrc\$latch " "Warning: Node \"ALUSrc\$latch\" is a latch" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 21 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALUControl\[0\]\$latch " "Warning: Node \"ALUControl\[0\]\$latch\" is a latch" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 21 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALUControl\[1\]\$latch " "Warning: Node \"ALUControl\[1\]\$latch\" is a latch" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 21 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MemWrite\$latch " "Warning: Node \"MemWrite\$latch\" is a latch" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 21 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MemtoReg\$latch " "Warning: Node \"MemtoReg\$latch\" is a latch" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 21 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "PCSrc\$latch " "Warning: Node \"PCSrc\$latch\" is a latch" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 21 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Op\[2\] " "Info: Assuming node \"Op\[2\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 4 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "reset " "Info: Assuming node \"reset\" is a latch enable. Will not compute fmax for this pin." {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 2 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Funct\[4\] " "Info: Assuming node \"Funct\[4\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 5 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Funct\[3\] " "Info: Assuming node \"Funct\[3\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 5 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Funct\[2\] " "Info: Assuming node \"Funct\[2\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 5 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Funct\[1\] " "Info: Assuming node \"Funct\[1\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 5 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Funct\[5\] " "Info: Assuming node \"Funct\[5\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 5 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Op\[1\] " "Info: Assuming node \"Op\[1\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 4 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Op\[0\] " "Info: Assuming node \"Op\[0\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 4 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "ALUFlags " "Info: Assuming node \"ALUFlags\" is a latch enable. Will not compute fmax for this pin." {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 7 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Cond\[3\] " "Info: Assuming node \"Cond\[3\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 3 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Cond\[1\] " "Info: Assuming node \"Cond\[1\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 3 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Cond\[2\] " "Info: Assuming node \"Cond\[2\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 3 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Cond\[0\] " "Info: Assuming node \"Cond\[0\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 3 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Funct\[0\] " "Info: Assuming node \"Funct\[0\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 5 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "39 " "Warning: Found 39 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "Mux0~4 " "Info: Detected gated clock \"Mux0~4\" as buffer" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 32 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux0~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux1~6 " "Info: Detected gated clock \"Mux1~6\" as buffer" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 32 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux1~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux24~8 " "Info: Detected gated clock \"Mux24~8\" as buffer" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 32 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux24~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux24~7 " "Info: Detected gated clock \"Mux24~7\" as buffer" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 32 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux24~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux24~6 " "Info: Detected gated clock \"Mux24~6\" as buffer" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 32 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux24~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux0~3 " "Info: Detected gated clock \"Mux0~3\" as buffer" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 32 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux0~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux0~2 " "Info: Detected gated clock \"Mux0~2\" as buffer" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 32 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux0~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux16~4 " "Info: Detected gated clock \"Mux16~4\" as buffer" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 570 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux16~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux16~3 " "Info: Detected gated clock \"Mux16~3\" as buffer" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 570 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux16~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux24~5 " "Info: Detected gated clock \"Mux24~5\" as buffer" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 32 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux24~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux1~5 " "Info: Detected gated clock \"Mux1~5\" as buffer" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 32 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux1~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux1~4 " "Info: Detected gated clock \"Mux1~4\" as buffer" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 32 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux1~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux1~3 " "Info: Detected gated clock \"Mux1~3\" as buffer" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 32 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux1~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux1~2 " "Info: Detected gated clock \"Mux1~2\" as buffer" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 32 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux1~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux18~1 " "Info: Detected gated clock \"Mux18~1\" as buffer" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 359 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux18~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux23~2 " "Info: Detected gated clock \"Mux23~2\" as buffer" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 32 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux23~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux23~1 " "Info: Detected gated clock \"Mux23~1\" as buffer" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 32 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux23~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Selector19~0 " "Info: Detected gated clock \"Selector19~0\" as buffer" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 38 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Selector19~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux20~3 " "Info: Detected gated clock \"Mux20~3\" as buffer" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 32 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux20~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux20~2 " "Info: Detected gated clock \"Mux20~2\" as buffer" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 32 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux20~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux20~1 " "Info: Detected gated clock \"Mux20~1\" as buffer" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 32 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux20~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux20~0 " "Info: Detected gated clock \"Mux20~0\" as buffer" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 32 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux20~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux19~2 " "Info: Detected gated clock \"Mux19~2\" as buffer" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 32 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux19~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux19~1 " "Info: Detected gated clock \"Mux19~1\" as buffer" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 32 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux19~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Selector9~0 " "Info: Detected gated clock \"Selector9~0\" as buffer" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 627 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Selector9~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux19~0 " "Info: Detected gated clock \"Mux19~0\" as buffer" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 32 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux19~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux18~0 " "Info: Detected gated clock \"Mux18~0\" as buffer" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 359 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux18~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux23~0 " "Info: Detected gated clock \"Mux23~0\" as buffer" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 32 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux23~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux17~0 " "Info: Detected gated clock \"Mux17~0\" as buffer" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 32 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux17~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux24~4 " "Info: Detected gated clock \"Mux24~4\" as buffer" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 32 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux24~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "WideOr2~0 " "Info: Detected gated clock \"WideOr2~0\" as buffer" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 38 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "WideOr2~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux15~0 " "Info: Detected gated clock \"Mux15~0\" as buffer" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 32 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux15~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux24~9 " "Info: Detected gated clock \"Mux24~9\" as buffer" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 32 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux24~9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux24~3 " "Info: Detected gated clock \"Mux24~3\" as buffer" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 32 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux24~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux16~2 " "Info: Detected gated clock \"Mux16~2\" as buffer" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 570 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux16~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux16~1 " "Info: Detected gated clock \"Mux16~1\" as buffer" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 570 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux16~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux16~0 " "Info: Detected gated clock \"Mux16~0\" as buffer" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 570 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux16~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux24~2 " "Info: Detected gated clock \"Mux24~2\" as buffer" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 32 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux24~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "WideOr3~0 " "Info: Detected gated clock \"WideOr3~0\" as buffer" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 38 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "WideOr3~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "PCSrc\$latch Cond\[2\] reset 6.546 ns register " "Info: tsu for register \"PCSrc\$latch\" (data pin = \"Cond\[2\]\", clock pin = \"reset\") is 6.546 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.589 ns + Longest pin register " "Info: + Longest pin to register delay is 9.589 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.870 ns) 0.870 ns Cond\[2\] 1 CLK PIN_J11 5 " "Info: 1: + IC(0.000 ns) + CELL(0.870 ns) = 0.870 ns; Loc. = PIN_J11; Fanout = 5; CLK Node = 'Cond\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cond[2] } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.542 ns) + CELL(0.393 ns) 6.805 ns Mux4~0 2 COMB LCCOMB_X28_Y21_N22 1 " "Info: 2: + IC(5.542 ns) + CELL(0.393 ns) = 6.805 ns; Loc. = LCCOMB_X28_Y21_N22; Fanout = 1; COMB Node = 'Mux4~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.935 ns" { Cond[2] Mux4~0 } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 462 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.150 ns) 7.210 ns Mux3~0 3 COMB LCCOMB_X28_Y21_N2 7 " "Info: 3: + IC(0.255 ns) + CELL(0.150 ns) = 7.210 ns; Loc. = LCCOMB_X28_Y21_N2; Fanout = 7; COMB Node = 'Mux3~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.405 ns" { Mux4~0 Mux3~0 } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.683 ns) + CELL(0.150 ns) 8.043 ns Mux7~0 4 COMB LCCOMB_X30_Y21_N10 3 " "Info: 4: + IC(0.683 ns) + CELL(0.150 ns) = 8.043 ns; Loc. = LCCOMB_X30_Y21_N10; Fanout = 3; COMB Node = 'Mux7~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.833 ns" { Mux3~0 Mux7~0 } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.150 ns) 8.450 ns Mux7~1 5 COMB LCCOMB_X30_Y21_N12 3 " "Info: 5: + IC(0.257 ns) + CELL(0.150 ns) = 8.450 ns; Loc. = LCCOMB_X30_Y21_N12; Fanout = 3; COMB Node = 'Mux7~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { Mux7~0 Mux7~1 } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.701 ns) + CELL(0.438 ns) 9.589 ns PCSrc\$latch 6 REG LCCOMB_X32_Y21_N12 1 " "Info: 6: + IC(0.701 ns) + CELL(0.438 ns) = 9.589 ns; Loc. = LCCOMB_X32_Y21_N12; Fanout = 1; REG Node = 'PCSrc\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.139 ns" { Mux7~1 PCSrc$latch } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 21 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.151 ns ( 22.43 % ) " "Info: Total cell delay = 2.151 ns ( 22.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.438 ns ( 77.57 % ) " "Info: Total interconnect delay = 7.438 ns ( 77.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.589 ns" { Cond[2] Mux4~0 Mux3~0 Mux7~0 Mux7~1 PCSrc$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.589 ns" { Cond[2] {} Cond[2]~combout {} Mux4~0 {} Mux3~0 {} Mux7~0 {} Mux7~1 {} PCSrc$latch {} } { 0.000ns 0.000ns 5.542ns 0.255ns 0.683ns 0.257ns 0.701ns } { 0.000ns 0.870ns 0.393ns 0.150ns 0.150ns 0.150ns 0.438ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.674 ns + " "Info: + Micro setup delay of destination is 0.674 ns" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 21 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "reset destination 3.717 ns - Shortest register " "Info: - Shortest clock path from clock \"reset\" to destination register is 3.717 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.822 ns) 0.822 ns reset 1 CLK PIN_N20 10 " "Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_N20; Fanout = 10; CLK Node = 'reset'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.814 ns) + CELL(0.150 ns) 2.786 ns Mux24~8 2 COMB LCCOMB_X29_Y21_N18 1 " "Info: 2: + IC(1.814 ns) + CELL(0.150 ns) = 2.786 ns; Loc. = LCCOMB_X29_Y21_N18; Fanout = 1; COMB Node = 'Mux24~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.964 ns" { reset Mux24~8 } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.656 ns) + CELL(0.275 ns) 3.717 ns PCSrc\$latch 3 REG LCCOMB_X32_Y21_N12 1 " "Info: 3: + IC(0.656 ns) + CELL(0.275 ns) = 3.717 ns; Loc. = LCCOMB_X32_Y21_N12; Fanout = 1; REG Node = 'PCSrc\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.931 ns" { Mux24~8 PCSrc$latch } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 21 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.247 ns ( 33.55 % ) " "Info: Total cell delay = 1.247 ns ( 33.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.470 ns ( 66.45 % ) " "Info: Total interconnect delay = 2.470 ns ( 66.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.717 ns" { reset Mux24~8 PCSrc$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.717 ns" { reset {} reset~combout {} Mux24~8 {} PCSrc$latch {} } { 0.000ns 0.000ns 1.814ns 0.656ns } { 0.000ns 0.822ns 0.150ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.589 ns" { Cond[2] Mux4~0 Mux3~0 Mux7~0 Mux7~1 PCSrc$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.589 ns" { Cond[2] {} Cond[2]~combout {} Mux4~0 {} Mux3~0 {} Mux7~0 {} Mux7~1 {} PCSrc$latch {} } { 0.000ns 0.000ns 5.542ns 0.255ns 0.683ns 0.257ns 0.701ns } { 0.000ns 0.870ns 0.393ns 0.150ns 0.150ns 0.150ns 0.438ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.717 ns" { reset Mux24~8 PCSrc$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.717 ns" { reset {} reset~combout {} Mux24~8 {} PCSrc$latch {} } { 0.000ns 0.000ns 1.814ns 0.656ns } { 0.000ns 0.822ns 0.150ns 0.275ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Cond\[1\] ImmSrc\[1\] ImmSrc\[1\]\$latch 14.061 ns register " "Info: tco from clock \"Cond\[1\]\" to destination pin \"ImmSrc\[1\]\" through register \"ImmSrc\[1\]\$latch\" is 14.061 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Cond\[1\] source 9.008 ns + Longest register " "Info: + Longest clock path from clock \"Cond\[1\]\" to source register is 9.008 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns Cond\[1\] 1 CLK PIN_R3 5 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_R3; Fanout = 5; CLK Node = 'Cond\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cond[1] } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.897 ns) + CELL(0.275 ns) 3.014 ns Mux16~1 2 COMB LCCOMB_X28_Y21_N18 3 " "Info: 2: + IC(1.897 ns) + CELL(0.275 ns) = 3.014 ns; Loc. = LCCOMB_X28_Y21_N18; Fanout = 3; COMB Node = 'Mux16~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.172 ns" { Cond[1] Mux16~1 } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 570 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.271 ns) + CELL(0.420 ns) 3.705 ns Mux16~2 3 COMB LCCOMB_X28_Y21_N0 8 " "Info: 3: + IC(0.271 ns) + CELL(0.420 ns) = 3.705 ns; Loc. = LCCOMB_X28_Y21_N0; Fanout = 8; COMB Node = 'Mux16~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.691 ns" { Mux16~1 Mux16~2 } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 570 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.709 ns) + CELL(0.438 ns) 4.852 ns Mux19~2 4 COMB LCCOMB_X31_Y21_N16 3 " "Info: 4: + IC(0.709 ns) + CELL(0.438 ns) = 4.852 ns; Loc. = LCCOMB_X31_Y21_N16; Fanout = 3; COMB Node = 'Mux19~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.147 ns" { Mux16~2 Mux19~2 } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.755 ns) + CELL(0.410 ns) 6.017 ns Mux20~3 5 COMB LCCOMB_X31_Y24_N0 1 " "Info: 5: + IC(0.755 ns) + CELL(0.410 ns) = 6.017 ns; Loc. = LCCOMB_X31_Y24_N0; Fanout = 1; COMB Node = 'Mux20~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.165 ns" { Mux19~2 Mux20~3 } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.363 ns) + CELL(0.000 ns) 7.380 ns Mux20~3clkctrl 6 COMB CLKCTRL_G11 2 " "Info: 6: + IC(1.363 ns) + CELL(0.000 ns) = 7.380 ns; Loc. = CLKCTRL_G11; Fanout = 2; COMB Node = 'Mux20~3clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.363 ns" { Mux20~3 Mux20~3clkctrl } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.353 ns) + CELL(0.275 ns) 9.008 ns ImmSrc\[1\]\$latch 7 REG LCCOMB_X32_Y21_N10 1 " "Info: 7: + IC(1.353 ns) + CELL(0.275 ns) = 9.008 ns; Loc. = LCCOMB_X32_Y21_N10; Fanout = 1; REG Node = 'ImmSrc\[1\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.628 ns" { Mux20~3clkctrl ImmSrc[1]$latch } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 21 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.660 ns ( 29.53 % ) " "Info: Total cell delay = 2.660 ns ( 29.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.348 ns ( 70.47 % ) " "Info: Total interconnect delay = 6.348 ns ( 70.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.008 ns" { Cond[1] Mux16~1 Mux16~2 Mux19~2 Mux20~3 Mux20~3clkctrl ImmSrc[1]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.008 ns" { Cond[1] {} Cond[1]~combout {} Mux16~1 {} Mux16~2 {} Mux19~2 {} Mux20~3 {} Mux20~3clkctrl {} ImmSrc[1]$latch {} } { 0.000ns 0.000ns 1.897ns 0.271ns 0.709ns 0.755ns 1.363ns 1.353ns } { 0.000ns 0.842ns 0.275ns 0.420ns 0.438ns 0.410ns 0.000ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 21 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.053 ns + Longest register pin " "Info: + Longest register to pin delay is 5.053 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ImmSrc\[1\]\$latch 1 REG LCCOMB_X32_Y21_N10 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X32_Y21_N10; Fanout = 1; REG Node = 'ImmSrc\[1\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ImmSrc[1]$latch } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 21 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.255 ns) + CELL(2.798 ns) 5.053 ns ImmSrc\[1\] 2 PIN PIN_AD12 0 " "Info: 2: + IC(2.255 ns) + CELL(2.798 ns) = 5.053 ns; Loc. = PIN_AD12; Fanout = 0; PIN Node = 'ImmSrc\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.053 ns" { ImmSrc[1]$latch ImmSrc[1] } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.798 ns ( 55.37 % ) " "Info: Total cell delay = 2.798 ns ( 55.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.255 ns ( 44.63 % ) " "Info: Total interconnect delay = 2.255 ns ( 44.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.053 ns" { ImmSrc[1]$latch ImmSrc[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.053 ns" { ImmSrc[1]$latch {} ImmSrc[1] {} } { 0.000ns 2.255ns } { 0.000ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.008 ns" { Cond[1] Mux16~1 Mux16~2 Mux19~2 Mux20~3 Mux20~3clkctrl ImmSrc[1]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.008 ns" { Cond[1] {} Cond[1]~combout {} Mux16~1 {} Mux16~2 {} Mux19~2 {} Mux20~3 {} Mux20~3clkctrl {} ImmSrc[1]$latch {} } { 0.000ns 0.000ns 1.897ns 0.271ns 0.709ns 0.755ns 1.363ns 1.353ns } { 0.000ns 0.842ns 0.275ns 0.420ns 0.438ns 0.410ns 0.000ns 0.275ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.053 ns" { ImmSrc[1]$latch ImmSrc[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.053 ns" { ImmSrc[1]$latch {} ImmSrc[1] {} } { 0.000ns 2.255ns } { 0.000ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "ALUControl\[1\]\$latch Op\[1\] Cond\[1\] 4.246 ns register " "Info: th for register \"ALUControl\[1\]\$latch\" (data pin = \"Op\[1\]\", clock pin = \"Cond\[1\]\") is 4.246 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Cond\[1\] destination 8.706 ns + Longest register " "Info: + Longest clock path from clock \"Cond\[1\]\" to destination register is 8.706 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns Cond\[1\] 1 CLK PIN_R3 5 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_R3; Fanout = 5; CLK Node = 'Cond\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cond[1] } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.897 ns) + CELL(0.275 ns) 3.014 ns Mux16~1 2 COMB LCCOMB_X28_Y21_N18 3 " "Info: 2: + IC(1.897 ns) + CELL(0.275 ns) = 3.014 ns; Loc. = LCCOMB_X28_Y21_N18; Fanout = 3; COMB Node = 'Mux16~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.172 ns" { Cond[1] Mux16~1 } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 570 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.271 ns) + CELL(0.420 ns) 3.705 ns Mux16~2 3 COMB LCCOMB_X28_Y21_N0 8 " "Info: 3: + IC(0.271 ns) + CELL(0.420 ns) = 3.705 ns; Loc. = LCCOMB_X28_Y21_N0; Fanout = 8; COMB Node = 'Mux16~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.691 ns" { Mux16~1 Mux16~2 } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 570 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.709 ns) + CELL(0.438 ns) 4.852 ns Mux19~2 4 COMB LCCOMB_X31_Y21_N16 3 " "Info: 4: + IC(0.709 ns) + CELL(0.438 ns) = 4.852 ns; Loc. = LCCOMB_X31_Y21_N16; Fanout = 3; COMB Node = 'Mux19~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.147 ns" { Mux16~2 Mux19~2 } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.277 ns) + CELL(0.410 ns) 5.539 ns Mux23~2 5 COMB LCCOMB_X31_Y21_N22 1 " "Info: 5: + IC(0.277 ns) + CELL(0.410 ns) = 5.539 ns; Loc. = LCCOMB_X31_Y21_N22; Fanout = 1; COMB Node = 'Mux23~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.687 ns" { Mux19~2 Mux23~2 } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.672 ns) + CELL(0.000 ns) 7.211 ns Mux23~2clkctrl 6 COMB CLKCTRL_G10 2 " "Info: 6: + IC(1.672 ns) + CELL(0.000 ns) = 7.211 ns; Loc. = CLKCTRL_G10; Fanout = 2; COMB Node = 'Mux23~2clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.672 ns" { Mux23~2 Mux23~2clkctrl } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.345 ns) + CELL(0.150 ns) 8.706 ns ALUControl\[1\]\$latch 7 REG LCCOMB_X27_Y21_N16 1 " "Info: 7: + IC(1.345 ns) + CELL(0.150 ns) = 8.706 ns; Loc. = LCCOMB_X27_Y21_N16; Fanout = 1; REG Node = 'ALUControl\[1\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.495 ns" { Mux23~2clkctrl ALUControl[1]$latch } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 21 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.535 ns ( 29.12 % ) " "Info: Total cell delay = 2.535 ns ( 29.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.171 ns ( 70.88 % ) " "Info: Total interconnect delay = 6.171 ns ( 70.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.706 ns" { Cond[1] Mux16~1 Mux16~2 Mux19~2 Mux23~2 Mux23~2clkctrl ALUControl[1]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.706 ns" { Cond[1] {} Cond[1]~combout {} Mux16~1 {} Mux16~2 {} Mux19~2 {} Mux23~2 {} Mux23~2clkctrl {} ALUControl[1]$latch {} } { 0.000ns 0.000ns 1.897ns 0.271ns 0.709ns 0.277ns 1.672ns 1.345ns } { 0.000ns 0.842ns 0.275ns 0.420ns 0.438ns 0.410ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 21 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.460 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.460 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns Op\[1\] 1 CLK PIN_C12 11 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_C12; Fanout = 11; CLK Node = 'Op\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Op[1] } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.554 ns) + CELL(0.275 ns) 2.669 ns Mux15~0 2 COMB LCCOMB_X29_Y21_N20 15 " "Info: 2: + IC(1.554 ns) + CELL(0.275 ns) = 2.669 ns; Loc. = LCCOMB_X29_Y21_N20; Fanout = 15; COMB Node = 'Mux15~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.829 ns" { Op[1] Mux15~0 } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.709 ns) + CELL(0.419 ns) 3.797 ns Mux8~2 3 COMB LCCOMB_X27_Y21_N22 1 " "Info: 3: + IC(0.709 ns) + CELL(0.419 ns) = 3.797 ns; Loc. = LCCOMB_X27_Y21_N22; Fanout = 1; COMB Node = 'Mux8~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.128 ns" { Mux15~0 Mux8~2 } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.419 ns) 4.460 ns ALUControl\[1\]\$latch 4 REG LCCOMB_X27_Y21_N16 1 " "Info: 4: + IC(0.244 ns) + CELL(0.419 ns) = 4.460 ns; Loc. = LCCOMB_X27_Y21_N16; Fanout = 1; REG Node = 'ALUControl\[1\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.663 ns" { Mux8~2 ALUControl[1]$latch } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 21 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.953 ns ( 43.79 % ) " "Info: Total cell delay = 1.953 ns ( 43.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.507 ns ( 56.21 % ) " "Info: Total interconnect delay = 2.507 ns ( 56.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.460 ns" { Op[1] Mux15~0 Mux8~2 ALUControl[1]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.460 ns" { Op[1] {} Op[1]~combout {} Mux15~0 {} Mux8~2 {} ALUControl[1]$latch {} } { 0.000ns 0.000ns 1.554ns 0.709ns 0.244ns } { 0.000ns 0.840ns 0.275ns 0.419ns 0.419ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.706 ns" { Cond[1] Mux16~1 Mux16~2 Mux19~2 Mux23~2 Mux23~2clkctrl ALUControl[1]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.706 ns" { Cond[1] {} Cond[1]~combout {} Mux16~1 {} Mux16~2 {} Mux19~2 {} Mux23~2 {} Mux23~2clkctrl {} ALUControl[1]$latch {} } { 0.000ns 0.000ns 1.897ns 0.271ns 0.709ns 0.277ns 1.672ns 1.345ns } { 0.000ns 0.842ns 0.275ns 0.420ns 0.438ns 0.410ns 0.000ns 0.150ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.460 ns" { Op[1] Mux15~0 Mux8~2 ALUControl[1]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.460 ns" { Op[1] {} Op[1]~combout {} Mux15~0 {} Mux8~2 {} ALUControl[1]$latch {} } { 0.000ns 0.000ns 1.554ns 0.709ns 0.244ns } { 0.000ns 0.840ns 0.275ns 0.419ns 0.419ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 15 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "196 " "Info: Peak virtual memory: 196 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 04 06:31:25 2018 " "Info: Processing ended: Tue Dec 04 06:31:25 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
