Loading plugins phase: Elapsed time ==> 0s.132ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\holge\Dropbox\AAU - Elektronik og IT\4. semester\Digital Design\digital-design\PSoC\cypress_PsOC_5LP\Workspace01\CapSense_CSD_Design01.cydsn\CapSense_CSD_Design01.cyprj -d CY8C5888LTI-LP097 -s C:\Users\holge\Dropbox\AAU - Elektronik og IT\4. semester\Digital Design\digital-design\PSoC\cypress_PsOC_5LP\Workspace01\CapSense_CSD_Design01.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.692ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.091ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  CapSense_CSD_Design01.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\holge\Dropbox\AAU - Elektronik og IT\4. semester\Digital Design\digital-design\PSoC\cypress_PsOC_5LP\Workspace01\CapSense_CSD_Design01.cydsn\CapSense_CSD_Design01.cyprj -dcpsoc3 CapSense_CSD_Design01.v -verilog
======================================================================

======================================================================
Compiling:  CapSense_CSD_Design01.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\holge\Dropbox\AAU - Elektronik og IT\4. semester\Digital Design\digital-design\PSoC\cypress_PsOC_5LP\Workspace01\CapSense_CSD_Design01.cydsn\CapSense_CSD_Design01.cyprj -dcpsoc3 CapSense_CSD_Design01.v -verilog
======================================================================

======================================================================
Compiling:  CapSense_CSD_Design01.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\holge\Dropbox\AAU - Elektronik og IT\4. semester\Digital Design\digital-design\PSoC\cypress_PsOC_5LP\Workspace01\CapSense_CSD_Design01.cydsn\CapSense_CSD_Design01.cyprj -dcpsoc3 -verilog CapSense_CSD_Design01.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Fri Mar 08 17:58:32 2019


======================================================================
Compiling:  CapSense_CSD_Design01.v
Program  :   vpp
Options  :    -yv2 -q10 CapSense_CSD_Design01.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Fri Mar 08 17:58:32 2019

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\CapSense_CSD_AMux_v3_50\CapSense_CSD_AMux_v3_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\CapSense_CSD_MeasureCh_v3_50\CapSense_CSD_MeasureCh_v3_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\CapSense_CSD_ClockGen_v3_50\CapSense_CSD_ClockGen_v3_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'CapSense_CSD_Design01.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  CapSense_CSD_Design01.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\holge\Dropbox\AAU - Elektronik og IT\4. semester\Digital Design\digital-design\PSoC\cypress_PsOC_5LP\Workspace01\CapSense_CSD_Design01.cydsn\CapSense_CSD_Design01.cyprj -dcpsoc3 -verilog CapSense_CSD_Design01.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Fri Mar 08 17:58:32 2019

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\holge\Dropbox\AAU - Elektronik og IT\4. semester\Digital Design\digital-design\PSoC\cypress_PsOC_5LP\Workspace01\CapSense_CSD_Design01.cydsn\codegentemp\CapSense_CSD_Design01.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\holge\Dropbox\AAU - Elektronik og IT\4. semester\Digital Design\digital-design\PSoC\cypress_PsOC_5LP\Workspace01\CapSense_CSD_Design01.cydsn\codegentemp\CapSense_CSD_Design01.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\CapSense_CSD_AMux_v3_50\CapSense_CSD_AMux_v3_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\CapSense_CSD_MeasureCh_v3_50\CapSense_CSD_MeasureCh_v3_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\CapSense_CSD_ClockGen_v3_50\CapSense_CSD_ClockGen_v3_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  CapSense_CSD_Design01.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\holge\Dropbox\AAU - Elektronik og IT\4. semester\Digital Design\digital-design\PSoC\cypress_PsOC_5LP\Workspace01\CapSense_CSD_Design01.cydsn\CapSense_CSD_Design01.cyprj -dcpsoc3 -verilog CapSense_CSD_Design01.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Fri Mar 08 17:58:33 2019

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\holge\Dropbox\AAU - Elektronik og IT\4. semester\Digital Design\digital-design\PSoC\cypress_PsOC_5LP\Workspace01\CapSense_CSD_Design01.cydsn\codegentemp\CapSense_CSD_Design01.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\holge\Dropbox\AAU - Elektronik og IT\4. semester\Digital Design\digital-design\PSoC\cypress_PsOC_5LP\Workspace01\CapSense_CSD_Design01.cydsn\codegentemp\CapSense_CSD_Design01.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\CapSense_CSD_AMux_v3_50\CapSense_CSD_AMux_v3_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\CapSense_CSD_MeasureCh_v3_50\CapSense_CSD_MeasureCh_v3_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\CapSense_CSD_ClockGen_v3_50\CapSense_CSD_ClockGen_v3_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\CapSense_CSD:CompCH0:Net_9\
	\CapSense_CSD:IdacCH0:Net_194\
	\CapSense_CSD:MeasureCH0:cmp_in_inv\
	\CapSense_CSD:ShieldSignal\
	\CapSense_CSD:Net_1358\
	\CapSense_CSD:ClockGen:ch1en\
	\CapSense_CSD:Net_374\
	\CapSense_CSD:Net_458\
	Net_114
	Net_112
	\PWM_1:PWMUDB:km_run\
	\PWM_1:PWMUDB:ctrl_cmpmode2_2\
	\PWM_1:PWMUDB:ctrl_cmpmode2_1\
	\PWM_1:PWMUDB:ctrl_cmpmode2_0\
	\PWM_1:PWMUDB:ctrl_cmpmode1_2\
	\PWM_1:PWMUDB:ctrl_cmpmode1_1\
	\PWM_1:PWMUDB:ctrl_cmpmode1_0\
	\PWM_1:PWMUDB:capt_rising\
	\PWM_1:PWMUDB:capt_falling\
	\PWM_1:PWMUDB:trig_rise\
	\PWM_1:PWMUDB:trig_fall\
	\PWM_1:PWMUDB:sc_kill\
	\PWM_1:PWMUDB:min_kill\
	\PWM_1:PWMUDB:km_tc\
	\PWM_1:PWMUDB:db_tc\
	\PWM_1:PWMUDB:dith_sel\
	\PWM_1:PWMUDB:compare2\
	\PWM_1:Net_101\
	Net_146
	Net_147
	\PWM_1:PWMUDB:MODULE_1:b_31\
	\PWM_1:PWMUDB:MODULE_1:b_30\
	\PWM_1:PWMUDB:MODULE_1:b_29\
	\PWM_1:PWMUDB:MODULE_1:b_28\
	\PWM_1:PWMUDB:MODULE_1:b_27\
	\PWM_1:PWMUDB:MODULE_1:b_26\
	\PWM_1:PWMUDB:MODULE_1:b_25\
	\PWM_1:PWMUDB:MODULE_1:b_24\
	\PWM_1:PWMUDB:MODULE_1:b_23\
	\PWM_1:PWMUDB:MODULE_1:b_22\
	\PWM_1:PWMUDB:MODULE_1:b_21\
	\PWM_1:PWMUDB:MODULE_1:b_20\
	\PWM_1:PWMUDB:MODULE_1:b_19\
	\PWM_1:PWMUDB:MODULE_1:b_18\
	\PWM_1:PWMUDB:MODULE_1:b_17\
	\PWM_1:PWMUDB:MODULE_1:b_16\
	\PWM_1:PWMUDB:MODULE_1:b_15\
	\PWM_1:PWMUDB:MODULE_1:b_14\
	\PWM_1:PWMUDB:MODULE_1:b_13\
	\PWM_1:PWMUDB:MODULE_1:b_12\
	\PWM_1:PWMUDB:MODULE_1:b_11\
	\PWM_1:PWMUDB:MODULE_1:b_10\
	\PWM_1:PWMUDB:MODULE_1:b_9\
	\PWM_1:PWMUDB:MODULE_1:b_8\
	\PWM_1:PWMUDB:MODULE_1:b_7\
	\PWM_1:PWMUDB:MODULE_1:b_6\
	\PWM_1:PWMUDB:MODULE_1:b_5\
	\PWM_1:PWMUDB:MODULE_1:b_4\
	\PWM_1:PWMUDB:MODULE_1:b_3\
	\PWM_1:PWMUDB:MODULE_1:b_2\
	\PWM_1:PWMUDB:MODULE_1:b_1\
	\PWM_1:PWMUDB:MODULE_1:b_0\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:a_31\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:a_30\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:a_29\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:a_28\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:a_27\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:a_26\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:a_25\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:a_24\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_31\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_30\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_29\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_28\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_27\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_26\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_25\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_24\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_23\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_22\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_21\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_20\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_19\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_18\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_17\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_16\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_15\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_14\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_13\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_12\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_11\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_10\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_9\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_8\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_7\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_6\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_5\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_4\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_3\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_2\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_1\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_0\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_31\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_30\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_29\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_28\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_27\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_26\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_25\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_24\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_23\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_22\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_21\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_20\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_19\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_18\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_17\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_16\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_15\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_14\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_13\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_12\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_11\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_10\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_9\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_8\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_7\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_6\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_5\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_4\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_3\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_2\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_148
	Net_145
	\PWM_1:Net_113\
	\PWM_1:Net_107\
	\PWM_1:Net_114\

    Synthesized names
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_31\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_30\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_29\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_28\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_27\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_26\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_25\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_24\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_23\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_22\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_21\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_20\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_19\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_18\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_17\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_16\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_15\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_14\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_13\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_12\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_11\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_10\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_9\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_8\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_7\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_6\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_5\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_4\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_3\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_2\

Deleted 144 User equations/components.
Deleted 30 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \CapSense_CSD:CompCH0:clock\ to zero
Aliasing \CapSense_CSD:IdacCH0:Net_125\ to zero
Aliasing \CapSense_CSD:IdacCH0:Net_195\ to zero
Aliasing one to \CapSense_CSD:tmpOE__CmodCH0_net_0\
Aliasing \CapSense_CSD:tmpOE__PortCH0_net_0\ to zero
Aliasing \CapSense_CSD:Net_375\ to zero
Aliasing \CapSense_CSD:Net_373\ to \CapSense_CSD:tmpOE__CmodCH0_net_0\
Aliasing \CapSense_CSD:Net_371\ to \CapSense_CSD:tmpOE__CmodCH0_net_0\
Aliasing \CapSense_CSD:ClockGen:cs_addr_2\ to zero
Aliasing \CapSense_CSD:ClockGen:prs_cs_addr_2\ to \CapSense_CSD:ClockGen:cs_addr_0\
Aliasing \CapSense_CSD:ClockGen:prs_cs_addr_1\ to zero
Aliasing tmpOE__LED_net_0 to \CapSense_CSD:tmpOE__CmodCH0_net_0\
Aliasing \PWM_1:PWMUDB:hwCapture\ to zero
Aliasing \PWM_1:PWMUDB:trig_out\ to \CapSense_CSD:tmpOE__CmodCH0_net_0\
Aliasing \PWM_1:PWMUDB:runmode_enable\\R\ to zero
Aliasing \PWM_1:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_1:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \PWM_1:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_1:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \PWM_1:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_1:PWMUDB:final_kill\ to \CapSense_CSD:tmpOE__CmodCH0_net_0\
Aliasing \PWM_1:PWMUDB:dith_count_1\\R\ to zero
Aliasing \PWM_1:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_1:PWMUDB:dith_count_0\\R\ to zero
Aliasing \PWM_1:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_1:PWMUDB:reset\ to zero
Aliasing \PWM_1:PWMUDB:status_6\ to zero
Aliasing \PWM_1:PWMUDB:status_4\ to zero
Aliasing \PWM_1:PWMUDB:cmp2\ to zero
Aliasing \PWM_1:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \PWM_1:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_1:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \PWM_1:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_1:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \PWM_1:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_1:PWMUDB:cs_addr_0\ to zero
Aliasing \PWM_1:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_1:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_23\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_22\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_21\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_20\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_19\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_18\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_17\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_16\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_15\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_14\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_13\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_12\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_11\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_10\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_9\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_8\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_7\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_6\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_5\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_4\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_3\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_2\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to \CapSense_CSD:tmpOE__CmodCH0_net_0\
Aliasing \CapSense_CSD:ClockGen:tmp_ppulse_dly\\D\ to \CapSense_CSD:ClockGen:prescaler\
Aliasing \PWM_1:PWMUDB:min_kill_reg\\D\ to \CapSense_CSD:tmpOE__CmodCH0_net_0\
Aliasing \PWM_1:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_1:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_1:PWMUDB:ltch_kill_reg\\D\ to \CapSense_CSD:tmpOE__CmodCH0_net_0\
Aliasing \PWM_1:PWMUDB:prevCompare1\\D\ to \PWM_1:PWMUDB:pwm_temp\
Aliasing \PWM_1:PWMUDB:tc_i_reg\\D\ to \PWM_1:PWMUDB:status_2\
Removing Lhs of wire \CapSense_CSD:CompCH0:clock\[8] = zero[4]
Removing Rhs of wire \CapSense_CSD:Cmp_CH0\[10] = \CapSense_CSD:CompCH0:Net_1\[9]
Removing Lhs of wire \CapSense_CSD:IdacCH0:Net_125\[13] = zero[4]
Removing Lhs of wire \CapSense_CSD:IdacCH0:Net_158\[14] = zero[4]
Removing Rhs of wire \CapSense_CSD:IdacCH0:Net_123\[15] = \CapSense_CSD:IdacCH0:Net_157\[18]
Removing Lhs of wire \CapSense_CSD:IdacCH0:Net_195\[21] = zero[4]
Removing Rhs of wire one[29] = \CapSense_CSD:tmpOE__CmodCH0_net_0\[24]
Removing Lhs of wire \CapSense_CSD:tmpOE__PortCH0_net_0\[32] = zero[4]
Removing Rhs of wire \CapSense_CSD:PreChargeClk\[38] = \CapSense_CSD:ClockGen:tmp_pclk\[289]
Removing Lhs of wire \CapSense_CSD:Net_375\[43] = zero[4]
Removing Rhs of wire \CapSense_CSD:clk\[45] = \CapSense_CSD:Net_1644\[298]
Removing Lhs of wire \CapSense_CSD:Net_373\[46] = one[29]
Removing Rhs of wire \CapSense_CSD:DigitalClk\[49] = \CapSense_CSD:ClockGen:tmp_dpulse\[156]
Removing Rhs of wire \CapSense_CSD:mrst\[126] = \CapSense_CSD:ClockGen:cstate_1\[283]
Removing Lhs of wire \CapSense_CSD:MeasureCH0:load_enable\[132] = \CapSense_CSD:MeasureCH0:wndState_0\[129]
Removing Rhs of wire \CapSense_CSD:Net_1603\[136] = \CapSense_CSD:MeasureCH0:wndState_3\[125]
Removing Lhs of wire \CapSense_CSD:Net_371\[138] = one[29]
Removing Rhs of wire \CapSense_CSD:ClockGen:inter_reset\[155] = \CapSense_CSD:ClockGen:cstate_0\[284]
Removing Lhs of wire \CapSense_CSD:ClockGen:cs_addr_2\[158] = zero[4]
Removing Rhs of wire \CapSense_CSD:ClockGen:cs_addr_1\[159] = \CapSense_CSD:ClockGen:z0\[163]
Removing Lhs of wire \CapSense_CSD:ClockGen:cs_addr_0\[160] = \CapSense_CSD:ClockGen:inter_reset\[155]
Removing Lhs of wire \CapSense_CSD:ClockGen:prs_cs_addr_2\[194] = \CapSense_CSD:ClockGen:inter_reset\[155]
Removing Lhs of wire \CapSense_CSD:ClockGen:prs_cs_addr_1\[195] = zero[4]
Removing Lhs of wire \CapSense_CSD:ClockGen:prs_cs_addr_0\[196] = \CapSense_CSD:ClockGen:clock_detect_reg\[143]
Removing Lhs of wire \CapSense_CSD:ClockGen:tmp_ppulse\[280] = \CapSense_CSD:ClockGen:tmp_ppulse_reg\[277]
Removing Lhs of wire \CapSense_CSD:ClockGen:mesen\[285] = \CapSense_CSD:ClockGen:control_1\[152]
Removing Lhs of wire \CapSense_CSD:ClockGen:syncen\[286] = \CapSense_CSD:ClockGen:control_0\[153]
Removing Lhs of wire \CapSense_CSD:ClockGen:prescaler\[287] = \CapSense_CSD:ClockGen:tmp_ppulse_reg\[277]
Removing Lhs of wire \CapSense_CSD:ClockGen:bitstream\[288] = \CapSense_CSD:ClockGen:cmsb_reg\[271]
Removing Lhs of wire \CapSense_CSD:ClockGen:work_en\[291] = \CapSense_CSD:ClockGen:cstate_2\[282]
Removing Lhs of wire \CapSense_CSD:ClockGen:ch0en\[292] = \CapSense_CSD:ClockGen:control_2\[151]
Removing Lhs of wire tmpOE__LED_net_0[334] = one[29]
Removing Rhs of wire Net_154[335] = \PWM_1:Net_96\[464]
Removing Rhs of wire Net_154[335] = \PWM_1:PWMUDB:pwm_i_reg\[456]
Removing Lhs of wire \PWM_1:PWMUDB:ctrl_enable\[353] = \PWM_1:PWMUDB:control_7\[345]
Removing Lhs of wire \PWM_1:PWMUDB:hwCapture\[363] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:hwEnable\[364] = \PWM_1:PWMUDB:control_7\[345]
Removing Lhs of wire \PWM_1:PWMUDB:trig_out\[368] = one[29]
Removing Lhs of wire \PWM_1:PWMUDB:runmode_enable\\R\[370] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:runmode_enable\\S\[371] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:final_enable\[372] = \PWM_1:PWMUDB:runmode_enable\[369]
Removing Lhs of wire \PWM_1:PWMUDB:ltch_kill_reg\\R\[376] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:ltch_kill_reg\\S\[377] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:min_kill_reg\\R\[378] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:min_kill_reg\\S\[379] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:final_kill\[382] = one[29]
Removing Lhs of wire \PWM_1:PWMUDB:add_vi_vv_MODGEN_1_1\[386] = \PWM_1:PWMUDB:MODULE_1:g2:a0:s_1\[626]
Removing Lhs of wire \PWM_1:PWMUDB:add_vi_vv_MODGEN_1_0\[388] = \PWM_1:PWMUDB:MODULE_1:g2:a0:s_0\[627]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_1\\R\[389] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_1\\S\[390] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_0\\R\[391] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_0\\S\[392] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:reset\[395] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:status_6\[396] = zero[4]
Removing Rhs of wire \PWM_1:PWMUDB:status_5\[397] = \PWM_1:PWMUDB:final_kill_reg\[411]
Removing Lhs of wire \PWM_1:PWMUDB:status_4\[398] = zero[4]
Removing Rhs of wire \PWM_1:PWMUDB:status_3\[399] = \PWM_1:PWMUDB:fifo_full\[418]
Removing Rhs of wire \PWM_1:PWMUDB:status_1\[401] = \PWM_1:PWMUDB:cmp2_status_reg\[410]
Removing Rhs of wire \PWM_1:PWMUDB:status_0\[402] = \PWM_1:PWMUDB:cmp1_status_reg\[409]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2_status\[407] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2\[408] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:cmp1_status_reg\\R\[412] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:cmp1_status_reg\\S\[413] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2_status_reg\\R\[414] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2_status_reg\\S\[415] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:final_kill_reg\\R\[416] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:final_kill_reg\\S\[417] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:cs_addr_2\[419] = \PWM_1:PWMUDB:tc_i\[374]
Removing Lhs of wire \PWM_1:PWMUDB:cs_addr_1\[420] = \PWM_1:PWMUDB:runmode_enable\[369]
Removing Lhs of wire \PWM_1:PWMUDB:cs_addr_0\[421] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:compare1\[454] = \PWM_1:PWMUDB:cmp1_less\[425]
Removing Lhs of wire \PWM_1:PWMUDB:pwm1_i\[459] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:pwm2_i\[461] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:pwm_temp\[467] = \PWM_1:PWMUDB:cmp1\[405]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_23\[508] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_22\[509] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_21\[510] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_20\[511] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_19\[512] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_18\[513] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_17\[514] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_16\[515] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_15\[516] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_14\[517] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_13\[518] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_12\[519] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_11\[520] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_10\[521] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_9\[522] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_8\[523] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_7\[524] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_6\[525] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_5\[526] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_4\[527] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_3\[528] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_2\[529] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_1\[530] = \PWM_1:PWMUDB:MODIN1_1\[531]
Removing Lhs of wire \PWM_1:PWMUDB:MODIN1_1\[531] = \PWM_1:PWMUDB:dith_count_1\[385]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_0\[532] = \PWM_1:PWMUDB:MODIN1_0\[533]
Removing Lhs of wire \PWM_1:PWMUDB:MODIN1_0\[533] = \PWM_1:PWMUDB:dith_count_0\[387]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[665] = one[29]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[666] = one[29]
Removing Lhs of wire \CapSense_CSD:ClockGen:clock_detect_reg\\D\[676] = \CapSense_CSD:ClockGen:clock_detect\[281]
Removing Lhs of wire \CapSense_CSD:ClockGen:tmp_ppulse_reg\\D\[677] = \CapSense_CSD:ClockGen:tmp_ppulse_udb\[278]
Removing Lhs of wire \CapSense_CSD:ClockGen:tmp_ppulse_dly\\D\[678] = \CapSense_CSD:ClockGen:tmp_ppulse_reg\[277]
Removing Lhs of wire \PWM_1:PWMUDB:min_kill_reg\\D\[682] = one[29]
Removing Lhs of wire \PWM_1:PWMUDB:prevCapture\\D\[683] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:trig_last\\D\[684] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:ltch_kill_reg\\D\[687] = one[29]
Removing Lhs of wire \PWM_1:PWMUDB:prevCompare1\\D\[690] = \PWM_1:PWMUDB:cmp1\[405]
Removing Lhs of wire \PWM_1:PWMUDB:cmp1_status_reg\\D\[691] = \PWM_1:PWMUDB:cmp1_status\[406]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2_status_reg\\D\[692] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:pwm_i_reg\\D\[694] = \PWM_1:PWMUDB:pwm_i\[457]
Removing Lhs of wire \PWM_1:PWMUDB:pwm1_i_reg\\D\[695] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:pwm2_i_reg\\D\[696] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:tc_i_reg\\D\[697] = \PWM_1:PWMUDB:status_2\[400]

------------------------------------------------------
Aliased 0 equations, 116 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\CapSense_CSD:Ioff_CH0\' (cost = 0):
\CapSense_CSD:Ioff_CH0\ <= (not \CapSense_CSD:MeasureCH0:cmp_in_reg\);

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for '\CapSense_CSD:MeasureCH0:int\' (cost = 5):
\CapSense_CSD:MeasureCH0:int\ <= ((\CapSense_CSD:MeasureCH0:zw0\ and \CapSense_CSD:MeasureCH0:zw1\));

Note:  Expanding virtual equation for '\CapSense_CSD:Net_1350\' (cost = 2):
\CapSense_CSD:Net_1350\ <= ((\CapSense_CSD:ClockGen:control_2\ and \CapSense_CSD:ClockGen:cstate_2\));

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:cmp1\' (cost = 0):
\PWM_1:PWMUDB:cmp1\ <= (\PWM_1:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \PWM_1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_1:PWMUDB:dith_count_1\ and \PWM_1:PWMUDB:dith_count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\CapSense_CSD:MeasureCH0:win_enable\' (cost = 8):
\CapSense_CSD:MeasureCH0:win_enable\ <= ((not \CapSense_CSD:MeasureCH0:zw0\ and \CapSense_CSD:MeasureCH0:wndState_2\)
	OR (not \CapSense_CSD:MeasureCH0:zw1\ and \CapSense_CSD:MeasureCH0:wndState_2\));

Note:  Expanding virtual equation for '\CapSense_CSD:MeasureCH0:cnt_enable\' (cost = 6):
\CapSense_CSD:MeasureCH0:cnt_enable\ <= ((not \CapSense_CSD:MeasureCH0:cmp_in_reg\ and not \CapSense_CSD:MeasureCH0:zw0\ and \CapSense_CSD:MeasureCH0:wndState_2\)
	OR (not \CapSense_CSD:MeasureCH0:cmp_in_reg\ and not \CapSense_CSD:MeasureCH0:zw1\ and \CapSense_CSD:MeasureCH0:wndState_2\));

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\PWM_1:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \PWM_1:PWMUDB:dith_count_0\ and \PWM_1:PWMUDB:dith_count_1\)
	OR (not \PWM_1:PWMUDB:dith_count_1\ and \PWM_1:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 31 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \PWM_1:PWMUDB:final_capture\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_1:PWMUDB:final_kill_reg\\D\ to zero
Removing Rhs of wire \CapSense_CSD:IdacCH0:Net_123\[15] = \CapSense_CSD:MeasureCH0:cmp_in_reg\[52]
Removing Lhs of wire \PWM_1:PWMUDB:final_capture\[423] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[636] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[646] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[656] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:runmode_enable\\D\[685] = \PWM_1:PWMUDB:control_7\[345]
Removing Lhs of wire \PWM_1:PWMUDB:final_kill_reg\\D\[693] = zero[4]

------------------------------------------------------
Aliased 0 equations, 7 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\holge\Dropbox\AAU - Elektronik og IT\4. semester\Digital Design\digital-design\PSoC\cypress_PsOC_5LP\Workspace01\CapSense_CSD_Design01.cydsn\CapSense_CSD_Design01.cyprj" -dcpsoc3 CapSense_CSD_Design01.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.304ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Friday, 08 March 2019 17:58:33
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\holge\Dropbox\AAU - Elektronik og IT\4. semester\Digital Design\digital-design\PSoC\cypress_PsOC_5LP\Workspace01\CapSense_CSD_Design01.cydsn\CapSense_CSD_Design01.cyprj -d CY8C5888LTI-LP097 CapSense_CSD_Design01.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.022ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \PWM_1:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:pwm2_i_reg\ from registered to combinatorial
Assigning clock CapSense_CSD_Clock_tmp to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'CapSense_CSD_IntClock'. Fanout=5, Signal=\CapSense_CSD:clk\
    Digital Clock 1: Automatic-assigning  clock 'Clock_1'. Fanout=1, Signal=Net_144
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \CapSense_CSD:MeasureCH0:ClkSync\: with output requested to be synchronous
        ClockIn: CapSense_CSD_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CapSense_CSD_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \CapSense_CSD:MeasureCH0:ClkSync2\: with output requested to be synchronous
        ClockIn: CapSense_CSD_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: \CapSense_CSD:ClockGen:ScanSpeed\:count7cell.tc was determined to be synchronous to ClockIn
        ClockOut: CapSense_CSD_IntClock, EnableOut: \CapSense_CSD:ClockGen:ScanSpeed\:count7cell.tc
    UDB Clk/Enable \CapSense_CSD:ClockGen:ClkSync1\: with output requested to be synchronous
        ClockIn: CapSense_CSD_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CapSense_CSD_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \CapSense_CSD:ClockGen:ClkSync2\: with output requested to be synchronous
        ClockIn: CapSense_CSD_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CapSense_CSD_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \CapSense_CSD:ClockGen:ClkPrs_TDM\: with output requested to be synchronous
        ClockIn: CapSense_CSD_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: \CapSense_CSD:ClockGen:clock_detect_reg\:macrocell.q was determined to be synchronous to ClockIn
        ClockOut: CapSense_CSD_IntClock, EnableOut: \CapSense_CSD:ClockGen:clock_detect_reg\:macrocell.q
    UDB Clk/Enable \PWM_1:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing unused cells resulting from optimization
Done removing unused cells.
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = \CapSense_CSD:CmodCH0(0)\
        Attributes:
            Alias: Cmod_CH0
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense_CSD:CmodCH0(0)\__PA ,
            analog_term => \CapSense_CSD:Net_1917\ ,
            pad => \CapSense_CSD:CmodCH0(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \CapSense_CSD:PortCH0(0)\
        Attributes:
            Alias: LinearSlider0_e0__LS
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: PULLDOWN
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense_CSD:PortCH0(0)\__PA ,
            pad => \CapSense_CSD:PortCH0(0)_PAD\ ,
            analog_term => \CapSense_CSD:Net_1410_0\ );
        Properties:
        {
        }

    Pin : Name = \CapSense_CSD:PortCH0(1)\
        Attributes:
            Alias: LinearSlider0_e1__LS
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: PULLDOWN
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense_CSD:PortCH0(1)\__PA ,
            pad => \CapSense_CSD:PortCH0(1)_PAD\ ,
            analog_term => \CapSense_CSD:Net_1410_1\ );
        Properties:
        {
        }

    Pin : Name = \CapSense_CSD:PortCH0(2)\
        Attributes:
            Alias: LinearSlider0_e2__LS
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: PULLDOWN
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense_CSD:PortCH0(2)\__PA ,
            pad => \CapSense_CSD:PortCH0(2)_PAD\ ,
            analog_term => \CapSense_CSD:Net_1410_2\ );
        Properties:
        {
        }

    Pin : Name = \CapSense_CSD:PortCH0(3)\
        Attributes:
            Alias: LinearSlider0_e3__LS
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: PULLDOWN
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense_CSD:PortCH0(3)\__PA ,
            pad => \CapSense_CSD:PortCH0(3)_PAD\ ,
            analog_term => \CapSense_CSD:Net_1410_3\ );
        Properties:
        {
        }

    Pin : Name = \CapSense_CSD:PortCH0(4)\
        Attributes:
            Alias: LinearSlider0_e4__LS
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: PULLDOWN
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense_CSD:PortCH0(4)\__PA ,
            pad => \CapSense_CSD:PortCH0(4)_PAD\ ,
            analog_term => \CapSense_CSD:Net_1410_4\ );
        Properties:
        {
        }

    Pin : Name = LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED(0)__PA ,
            pin_input => Net_154 ,
            pad => LED(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\CapSense_CSD:MeasureCH0:cs_addr_win_2\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CapSense_CSD:MeasureCH0:zw0\ * 
              \CapSense_CSD:MeasureCH0:wndState_2\ * 
              !\CapSense_CSD:MeasureCH0:wndState_0\
            + !\CapSense_CSD:MeasureCH0:zw1\ * 
              \CapSense_CSD:MeasureCH0:wndState_2\ * 
              !\CapSense_CSD:MeasureCH0:wndState_0\
        );
        Output = \CapSense_CSD:MeasureCH0:cs_addr_win_2\ (fanout=1)

    MacroCell: Name=\CapSense_CSD:MeasureCH0:cs_addr_win_1\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CapSense_CSD:MeasureCH0:zw0\ * !\CapSense_CSD:MeasureCH0:zw1\ * 
              \CapSense_CSD:MeasureCH0:wndState_2\ * 
              !\CapSense_CSD:MeasureCH0:wndState_0\
        );
        Output = \CapSense_CSD:MeasureCH0:cs_addr_win_1\ (fanout=1)

    MacroCell: Name=\CapSense_CSD:MeasureCH0:cs_addr_win_0\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CapSense_CSD:MeasureCH0:zw0\ * \CapSense_CSD:MeasureCH0:zw1\ * 
              \CapSense_CSD:MeasureCH0:wndState_2\
            + \CapSense_CSD:MeasureCH0:wndState_0\
        );
        Output = \CapSense_CSD:MeasureCH0:cs_addr_win_0\ (fanout=1)

    MacroCell: Name=\CapSense_CSD:MeasureCH0:cs_addr_cnt_2\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CapSense_CSD:IdacCH0:Net_123\ * 
              !\CapSense_CSD:MeasureCH0:zw0\ * 
              \CapSense_CSD:MeasureCH0:wndState_2\ * 
              !\CapSense_CSD:MeasureCH0:wndState_0\
            + !\CapSense_CSD:IdacCH0:Net_123\ * 
              !\CapSense_CSD:MeasureCH0:zw1\ * 
              \CapSense_CSD:MeasureCH0:wndState_2\ * 
              !\CapSense_CSD:MeasureCH0:wndState_0\
        );
        Output = \CapSense_CSD:MeasureCH0:cs_addr_cnt_2\ (fanout=1)

    MacroCell: Name=\CapSense_CSD:MeasureCH0:cs_addr_cnt_1\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CapSense_CSD:IdacCH0:Net_123\ * 
              !\CapSense_CSD:MeasureCH0:zw0\ * \CapSense_CSD:MeasureCH0:zc0\ * 
              \CapSense_CSD:MeasureCH0:wndState_2\ * 
              !\CapSense_CSD:MeasureCH0:wndState_0\
            + !\CapSense_CSD:IdacCH0:Net_123\ * 
              !\CapSense_CSD:MeasureCH0:zw1\ * \CapSense_CSD:MeasureCH0:zc0\ * 
              \CapSense_CSD:MeasureCH0:wndState_2\ * 
              !\CapSense_CSD:MeasureCH0:wndState_0\
        );
        Output = \CapSense_CSD:MeasureCH0:cs_addr_cnt_1\ (fanout=1)

    MacroCell: Name=\CapSense_CSD:MeasureCH0:cs_addr_cnt_0\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\CapSense_CSD:IdacCH0:Net_123\ * 
              !\CapSense_CSD:MeasureCH0:zw0\ * \CapSense_CSD:MeasureCH0:zc1\ * 
              \CapSense_CSD:MeasureCH0:wndState_2\
            + !\CapSense_CSD:IdacCH0:Net_123\ * 
              !\CapSense_CSD:MeasureCH0:zw1\ * \CapSense_CSD:MeasureCH0:zc1\ * 
              \CapSense_CSD:MeasureCH0:wndState_2\
            + \CapSense_CSD:MeasureCH0:wndState_0\
        );
        Output = \CapSense_CSD:MeasureCH0:cs_addr_cnt_0\ (fanout=1)

    MacroCell: Name=\CapSense_CSD:PreChargeClk\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CapSense_CSD:ClockGen:control_4\ * 
              \CapSense_CSD:ClockGen:tmp_ppulse_reg\
            + \CapSense_CSD:ClockGen:control_4\ * 
              \CapSense_CSD:ClockGen:cmsb_reg\
        );
        Output = \CapSense_CSD:PreChargeClk\ (fanout=1)

    MacroCell: Name=\PWM_1:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:tc_i\
        );
        Output = \PWM_1:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\CapSense_CSD:Net_1603\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\CapSense_CSD:clk\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \CapSense_CSD:MeasureCH0:zw0\ * \CapSense_CSD:MeasureCH0:zw1\ * 
              !\CapSense_CSD:mrst\ * \CapSense_CSD:MeasureCH0:wndState_2\ * 
              !\CapSense_CSD:MeasureCH0:wndState_1\ * 
              !\CapSense_CSD:MeasureCH0:wndState_0\ * 
              !\CapSense_CSD:Net_1603\
            + !\CapSense_CSD:mrst\ * !\CapSense_CSD:MeasureCH0:wndState_2\ * 
              !\CapSense_CSD:MeasureCH0:wndState_1\ * 
              !\CapSense_CSD:MeasureCH0:wndState_0\ * \CapSense_CSD:Net_1603\ * 
              \CapSense_CSD:ClockGen:control_2\ * 
              \CapSense_CSD:ClockGen:cstate_2\
        );
        Output = \CapSense_CSD:Net_1603\ (fanout=5)

    MacroCell: Name=\CapSense_CSD:MeasureCH0:wndState_2\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CapSense_CSD:clk\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CapSense_CSD:DigitalClk\ * !\CapSense_CSD:mrst\ * 
              !\CapSense_CSD:MeasureCH0:wndState_2\ * 
              \CapSense_CSD:MeasureCH0:wndState_1\ * 
              !\CapSense_CSD:MeasureCH0:wndState_0\ * 
              !\CapSense_CSD:Net_1603\
        );
        Output = \CapSense_CSD:MeasureCH0:wndState_2\ (fanout=10)

    MacroCell: Name=\CapSense_CSD:MeasureCH0:wndState_1\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\CapSense_CSD:clk\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\CapSense_CSD:DigitalClk\ * !\CapSense_CSD:mrst\ * 
              !\CapSense_CSD:MeasureCH0:wndState_2\ * 
              \CapSense_CSD:MeasureCH0:wndState_1\ * 
              !\CapSense_CSD:MeasureCH0:wndState_0\ * 
              !\CapSense_CSD:Net_1603\
            + !\CapSense_CSD:MeasureCH0:zw0\ * !\CapSense_CSD:mrst\ * 
              \CapSense_CSD:MeasureCH0:wndState_2\ * 
              !\CapSense_CSD:MeasureCH0:wndState_1\ * 
              !\CapSense_CSD:MeasureCH0:wndState_0\ * 
              !\CapSense_CSD:Net_1603\
            + !\CapSense_CSD:MeasureCH0:zw1\ * !\CapSense_CSD:mrst\ * 
              \CapSense_CSD:MeasureCH0:wndState_2\ * 
              !\CapSense_CSD:MeasureCH0:wndState_1\ * 
              !\CapSense_CSD:MeasureCH0:wndState_0\ * 
              !\CapSense_CSD:Net_1603\
            + !\CapSense_CSD:mrst\ * !\CapSense_CSD:MeasureCH0:wndState_2\ * 
              !\CapSense_CSD:MeasureCH0:wndState_1\ * 
              \CapSense_CSD:MeasureCH0:wndState_0\ * !\CapSense_CSD:Net_1603\
        );
        Output = \CapSense_CSD:MeasureCH0:wndState_1\ (fanout=4)

    MacroCell: Name=\CapSense_CSD:MeasureCH0:wndState_0\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CapSense_CSD:clk\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\CapSense_CSD:mrst\ * !\CapSense_CSD:MeasureCH0:wndState_2\ * 
              !\CapSense_CSD:MeasureCH0:wndState_1\ * 
              !\CapSense_CSD:MeasureCH0:wndState_0\ * 
              !\CapSense_CSD:Net_1603\ * \CapSense_CSD:ClockGen:control_2\ * 
              \CapSense_CSD:ClockGen:cstate_2\
        );
        Output = \CapSense_CSD:MeasureCH0:wndState_0\ (fanout=10)

    MacroCell: Name=\CapSense_CSD:ClockGen:clock_detect_reg\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CapSense_CSD:clk\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CapSense_CSD:ClockGen:tmp_ppulse_reg\ * 
              !\CapSense_CSD:ClockGen:tmp_ppulse_dly\
        );
        Output = \CapSense_CSD:ClockGen:clock_detect_reg\ (fanout=2)

    MacroCell: Name=\CapSense_CSD:ClockGen:tmp_ppulse_reg\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CapSense_CSD:clk\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\CapSense_CSD:ClockGen:ppulse_equal\ * 
              !\CapSense_CSD:ClockGen:ppulse_less\
        );
        Output = \CapSense_CSD:ClockGen:tmp_ppulse_reg\ (fanout=3)

    MacroCell: Name=\CapSense_CSD:ClockGen:tmp_ppulse_dly\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CapSense_CSD:clk\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CapSense_CSD:ClockGen:tmp_ppulse_reg\
        );
        Output = \CapSense_CSD:ClockGen:tmp_ppulse_dly\ (fanout=1)

    MacroCell: Name=\CapSense_CSD:ClockGen:cstate_2\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\CapSense_CSD:clk\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CapSense_CSD:mrst\ * \CapSense_CSD:ClockGen:control_0\ * 
              !\CapSense_CSD:ClockGen:inter_reset\ * 
              \CapSense_CSD:ClockGen:cstate_2\
            + \CapSense_CSD:mrst\ * \CapSense_CSD:ClockGen:control_1\ * 
              !\CapSense_CSD:ClockGen:inter_reset\ * 
              !\CapSense_CSD:ClockGen:cstate_2\
        );
        Output = \CapSense_CSD:ClockGen:cstate_2\ (fanout=5)

    MacroCell: Name=\CapSense_CSD:mrst\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\CapSense_CSD:clk\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CapSense_CSD:mrst\ * \CapSense_CSD:ClockGen:inter_reset\ * 
              !\CapSense_CSD:ClockGen:cstate_2\
            + \CapSense_CSD:mrst\ * !\CapSense_CSD:ClockGen:control_1\ * 
              !\CapSense_CSD:ClockGen:inter_reset\ * 
              !\CapSense_CSD:ClockGen:cstate_2\
        );
        Output = \CapSense_CSD:mrst\ (fanout=7)

    MacroCell: Name=\CapSense_CSD:ClockGen:inter_reset\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CapSense_CSD:clk\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\CapSense_CSD:mrst\ * \CapSense_CSD:ClockGen:control_0\ * 
              !\CapSense_CSD:ClockGen:inter_reset\ * 
              !\CapSense_CSD:ClockGen:cstate_2\
        );
        Output = \CapSense_CSD:ClockGen:inter_reset\ (fanout=7)

    MacroCell: Name=\PWM_1:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_144) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:control_7\
        );
        Output = \PWM_1:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\PWM_1:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_144) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_1:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_1:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_144) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_1:PWMUDB:prevCompare1\ * \PWM_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_1:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_154, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_144) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:cmp1_less\
        );
        Output = Net_154 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\CapSense_CSD:MeasureCH0:UDB:Window:u0\
        PORT MAP (
            clock => \CapSense_CSD:clk\ ,
            cs_addr_2 => \CapSense_CSD:MeasureCH0:cs_addr_win_2\ ,
            cs_addr_1 => \CapSense_CSD:MeasureCH0:cs_addr_win_1\ ,
            cs_addr_0 => \CapSense_CSD:MeasureCH0:cs_addr_win_0\ ,
            z0_comb => \CapSense_CSD:MeasureCH0:zw0\ ,
            z1_comb => \CapSense_CSD:MeasureCH0:zw1\ );
        Properties:
        {
            a0_init = "11111111"
            a1_init = "11111111"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000110000000000000011001111000000001100000000000000110000000000010011000100000001001100010000000101100010010000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
            d0_init = "11111111"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\CapSense_CSD:MeasureCH0:UDB:Counter:u0\
        PORT MAP (
            clock => \CapSense_CSD:clk\ ,
            cs_addr_2 => \CapSense_CSD:MeasureCH0:cs_addr_cnt_2\ ,
            cs_addr_1 => \CapSense_CSD:MeasureCH0:cs_addr_cnt_1\ ,
            cs_addr_0 => \CapSense_CSD:MeasureCH0:cs_addr_cnt_0\ ,
            z0_comb => \CapSense_CSD:MeasureCH0:zc0\ ,
            z1_comb => \CapSense_CSD:MeasureCH0:zc1\ );
        Properties:
        {
            a0_init = "11111111"
            a1_init = "11111111"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000110000000000000011001111000000001100000000000000110000000000010011000100000001001100010000000101100010010000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
            d0_init = "11111111"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\CapSense_CSD:ClockGen:UDB:PrescalerDp:u0\
        PORT MAP (
            clock => \CapSense_CSD:clk\ ,
            cs_addr_1 => \CapSense_CSD:ClockGen:cs_addr_1\ ,
            cs_addr_0 => \CapSense_CSD:ClockGen:inter_reset\ ,
            z0_comb => \CapSense_CSD:ClockGen:cs_addr_1\ ,
            ce1_comb => \CapSense_CSD:ClockGen:ppulse_equal\ ,
            cl1_comb => \CapSense_CSD:ClockGen:ppulse_less\ );
        Properties:
        {
            a0_init = "11111111"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0100000001000000000000001000000000000000100000000000000010000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111001000000000001000000101000000000001000000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\CapSense_CSD:ClockGen:sC16:PRSdp:u0\
        PORT MAP (
            clock => \CapSense_CSD:clk\ ,
            cs_addr_2 => \CapSense_CSD:ClockGen:inter_reset\ ,
            cs_addr_0 => \CapSense_CSD:ClockGen:clock_detect_reg\ ,
            chain_out => \CapSense_CSD:ClockGen:sC16:PRSdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000101000010100100000000000000000000000000000000000000000001111000000000000111100000000000011110000000000001111000011111111000000001111111111111111000011000000001000000000111110000000000000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \CapSense_CSD:ClockGen:sC16:PRSdp:u1\

    datapathcell: Name =\CapSense_CSD:ClockGen:sC16:PRSdp:u1\
        PORT MAP (
            clock => \CapSense_CSD:clk\ ,
            cs_addr_2 => \CapSense_CSD:ClockGen:inter_reset\ ,
            cs_addr_0 => \CapSense_CSD:ClockGen:clock_detect_reg\ ,
            cmsb_reg => \CapSense_CSD:ClockGen:cmsb_reg\ ,
            chain_in => \CapSense_CSD:ClockGen:sC16:PRSdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000101000010100100000000000000000000000000000000000000000001111000000000000111100000000000011110000000000001111000011111111000000001111111111111111000011000000001100000000111101000000000000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \CapSense_CSD:ClockGen:sC16:PRSdp:u0\

    datapathcell: Name =\PWM_1:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_144 ,
            cs_addr_2 => \PWM_1:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_1:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_1:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_1:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_1:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\PWM_1:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_144 ,
            status_3 => \PWM_1:PWMUDB:status_3\ ,
            status_2 => \PWM_1:PWMUDB:status_2\ ,
            status_0 => \PWM_1:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =\CapSense_CSD:MeasureCH0:genblk1:SyncCMPR\
        PORT MAP (
            clock => \CapSense_CSD:clk\ ,
            in => \CapSense_CSD:Cmp_CH0\ ,
            out => \CapSense_CSD:IdacCH0:Net_123\ ,
            clk_en => \CapSense_CSD:DigitalClk\ );
        Clock Polarity: Active High
        Clock Enable: PosEdge(\CapSense_CSD:DigitalClk\)
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\CapSense_CSD:ClockGen:SyncCtrl:CtrlReg\
        PORT MAP (
            clock => \CapSense_CSD:clk\ ,
            control_7 => \CapSense_CSD:ClockGen:control_7\ ,
            control_6 => \CapSense_CSD:ClockGen:control_6\ ,
            control_5 => \CapSense_CSD:ClockGen:control_5\ ,
            control_4 => \CapSense_CSD:ClockGen:control_4\ ,
            control_3 => \CapSense_CSD:ClockGen:control_3\ ,
            control_2 => \CapSense_CSD:ClockGen:control_2\ ,
            control_1 => \CapSense_CSD:ClockGen:control_1\ ,
            control_0 => \CapSense_CSD:ClockGen:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_1:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_144 ,
            control_7 => \PWM_1:PWMUDB:control_7\ ,
            control_6 => \PWM_1:PWMUDB:control_6\ ,
            control_5 => \PWM_1:PWMUDB:control_5\ ,
            control_4 => \PWM_1:PWMUDB:control_4\ ,
            control_3 => \PWM_1:PWMUDB:control_3\ ,
            control_2 => \PWM_1:PWMUDB:control_2\ ,
            control_1 => \PWM_1:PWMUDB:control_1\ ,
            control_0 => \PWM_1:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\CapSense_CSD:ClockGen:ScanSpeed\
        PORT MAP (
            clock => \CapSense_CSD:clk\ ,
            reset => \CapSense_CSD:ClockGen:inter_reset\ ,
            tc => \CapSense_CSD:DigitalClk\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0011111"
            cy_route_en = 0
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\CapSense_CSD:IsrCH0\
        PORT MAP (
            interrupt => \CapSense_CSD:Net_1603\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    2 :    6 :    8 : 25.00 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    1 :    1 :    2 : 50.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    1 :   31 :   32 :  3.13 %
IO                            :   10 :   38 :   48 : 20.83 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   22 :  170 :  192 : 11.46 %
  Unique P-terms              :   34 :  350 :  384 :  8.85 %
  Total P-terms               :   35 :      :      :        
  Datapath Cells              :    6 :   18 :   24 : 25.00 %
  Status Cells                :    2 :   22 :   24 :  8.33 %
    StatusI Registers         :    1 :      :      :        
    Sync Cells (x1)           :    1 :      :      :        
  Control Cells               :    3 :   21 :   24 : 12.50 %
    Control Registers         :    2 :      :      :        
    Count7 Cells              :    1 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    1 :    3 :    4 : 25.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    1 :    3 :    4 : 25.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.112ms
Tech Mapping phase: Elapsed time ==> 0s.189ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_1@[IOP=(2)][IoId=(1)] : LED(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : \CapSense_CSD:CmodCH0(0)\ (fixed)
IO_0@[IOP=(3)][IoId=(0)] : \CapSense_CSD:PortCH0(0)\ (fixed)
IO_1@[IOP=(3)][IoId=(1)] : \CapSense_CSD:PortCH0(1)\ (fixed)
IO_2@[IOP=(3)][IoId=(2)] : \CapSense_CSD:PortCH0(2)\ (fixed)
IO_3@[IOP=(3)][IoId=(3)] : \CapSense_CSD:PortCH0(3)\ (fixed)
IO_4@[IOP=(3)][IoId=(4)] : \CapSense_CSD:PortCH0(4)\ (fixed)
CsAbuf[1]@[FFB(CsAbuf,1)] : \CapSense_CSD:BufCH0\
Comparator[3]@[FFB(Comparator,3)] : \CapSense_CSD:CompCH0:ctComp\
VIDAC[0]@[FFB(VIDAC,0)] : \CapSense_CSD:IdacCH0:viDAC8\
Vref[3]@[FFB(Vref,3)] : \CapSense_CSD:VrefRefCH0\
Log: apr.M0058: The analog placement iterative improvement is 50% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 89% done. (App=cydsfit)
Analog Placement Results:
IO_1@[IOP=(2)][IoId=(1)] : LED(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : \CapSense_CSD:CmodCH0(0)\ (fixed)
IO_0@[IOP=(3)][IoId=(0)] : \CapSense_CSD:PortCH0(0)\ (fixed)
IO_1@[IOP=(3)][IoId=(1)] : \CapSense_CSD:PortCH0(1)\ (fixed)
IO_2@[IOP=(3)][IoId=(2)] : \CapSense_CSD:PortCH0(2)\ (fixed)
IO_3@[IOP=(3)][IoId=(3)] : \CapSense_CSD:PortCH0(3)\ (fixed)
IO_4@[IOP=(3)][IoId=(4)] : \CapSense_CSD:PortCH0(4)\ (fixed)
CsAbuf[1]@[FFB(CsAbuf,1)] : \CapSense_CSD:BufCH0\
Comparator[1]@[FFB(Comparator,1)] : \CapSense_CSD:CompCH0:ctComp\
VIDAC[3]@[FFB(VIDAC,3)] : \CapSense_CSD:IdacCH0:viDAC8\
Vref[3]@[FFB(Vref,3)] : \CapSense_CSD:VrefRefCH0\

Analog Placement phase: Elapsed time ==> 3s.405ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.006ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: \CapSense_CSD:Net_2072\ {
    amuxbusr
  }
  Net: \CapSense_CSD:Net_1410_0\ {
    p3_0
  }
  Net: \CapSense_CSD:Net_1410_1\ {
    p3_1
  }
  Net: \CapSense_CSD:Net_1410_2\ {
    p3_2
  }
  Net: \CapSense_CSD:Net_1410_3\ {
    p3_3
  }
  Net: \CapSense_CSD:Net_1410_4\ {
    p3_4
  }
  Net: \CapSense_CSD:Net_1917\ {
    p1_4
    agr0_x_p1_4
    agr0
    agr0_x_capsense_1_vin
    capsense_1_vin
  }
  Net: \CapSense_CSD:Net_282\ {
    comp_1_vplus
  }
  Net: \CapSense_CSD:Net_1425\ {
    vidac_3_iout
  }
  Net: Net_113 {
    common_vref_1024
    capsense_1_vref_1024
    capsense_1_vref_x_capsense_1_vref_1024
    capsense_1_vref
    comp_13_vref_1024
    comp_1_vminus_x_comp_13_vref_1024
    comp_1_vminus
  }
  Net: \CapSense_CSD:IdacCH0:Net_124\ {
  }
  Net: AmuxNet::\CapSense_CSD:AMuxCH0\ {
    amuxbusr
    amuxbusr_x_comp_1_vplus
    amuxbusr_x_p3_3
    amuxbusr_x_p3_2
    amuxbusr_x_p3_4
    amuxbusr_x_p3_1
    amuxbusr_x_p3_0
    amuxbusr_x_vidac_3_iout
    amuxbusr_x_p1_4
    comp_1_vplus
    p3_3
    p3_2
    p3_4
    p3_1
    p3_0
    vidac_3_iout
    p1_4
  }
}
Map of item to net {
  p1_4                                             -> \CapSense_CSD:Net_1917\
  agr0_x_p1_4                                      -> \CapSense_CSD:Net_1917\
  agr0                                             -> \CapSense_CSD:Net_1917\
  agr0_x_capsense_1_vin                            -> \CapSense_CSD:Net_1917\
  capsense_1_vin                                   -> \CapSense_CSD:Net_1917\
  common_vref_1024                                 -> Net_113
  capsense_1_vref_1024                             -> Net_113
  capsense_1_vref_x_capsense_1_vref_1024           -> Net_113
  capsense_1_vref                                  -> Net_113
  comp_13_vref_1024                                -> Net_113
  comp_1_vminus_x_comp_13_vref_1024                -> Net_113
  comp_1_vminus                                    -> Net_113
  amuxbusr                                         -> \CapSense_CSD:Net_2072\
  p3_0                                             -> \CapSense_CSD:Net_1410_0\
  p3_1                                             -> \CapSense_CSD:Net_1410_1\
  p3_2                                             -> \CapSense_CSD:Net_1410_2\
  p3_3                                             -> \CapSense_CSD:Net_1410_3\
  p3_4                                             -> \CapSense_CSD:Net_1410_4\
  comp_1_vplus                                     -> \CapSense_CSD:Net_282\
  vidac_3_iout                                     -> \CapSense_CSD:Net_1425\
  amuxbusr_x_comp_1_vplus                          -> AmuxNet::\CapSense_CSD:AMuxCH0\
  amuxbusr_x_p3_3                                  -> AmuxNet::\CapSense_CSD:AMuxCH0\
  amuxbusr_x_p3_2                                  -> AmuxNet::\CapSense_CSD:AMuxCH0\
  amuxbusr_x_p3_4                                  -> AmuxNet::\CapSense_CSD:AMuxCH0\
  amuxbusr_x_p3_1                                  -> AmuxNet::\CapSense_CSD:AMuxCH0\
  amuxbusr_x_p3_0                                  -> AmuxNet::\CapSense_CSD:AMuxCH0\
  amuxbusr_x_vidac_3_iout                          -> AmuxNet::\CapSense_CSD:AMuxCH0\
  amuxbusr_x_p1_4                                  -> AmuxNet::\CapSense_CSD:AMuxCH0\
}
Mux Info {
  Mux: \CapSense_CSD:AMuxCH0\ {
     Mouth: \CapSense_CSD:Net_2072\
     Guts:  AmuxNet::\CapSense_CSD:AMuxCH0\
     IsSingleSwitching: True
     IsStaticSwitching: True
     IsAtMostOneSwitch: False
    Arm: 0 {
      Net:   \CapSense_CSD:Net_1410_0\
      Outer: amuxbusr_x_p3_0
      Inner: __open__
      Path {
        p3_0
        amuxbusr_x_p3_0
        amuxbusr
      }
    }
    Arm: 1 {
      Net:   \CapSense_CSD:Net_1410_1\
      Outer: amuxbusr_x_p3_1
      Inner: __open__
      Path {
        p3_1
        amuxbusr_x_p3_1
        amuxbusr
      }
    }
    Arm: 2 {
      Net:   \CapSense_CSD:Net_1410_2\
      Outer: amuxbusr_x_p3_2
      Inner: __open__
      Path {
        p3_2
        amuxbusr_x_p3_2
        amuxbusr
      }
    }
    Arm: 3 {
      Net:   \CapSense_CSD:Net_1410_3\
      Outer: amuxbusr_x_p3_3
      Inner: __open__
      Path {
        p3_3
        amuxbusr_x_p3_3
        amuxbusr
      }
    }
    Arm: 4 {
      Net:   \CapSense_CSD:Net_1410_4\
      Outer: amuxbusr_x_p3_4
      Inner: __open__
      Path {
        p3_4
        amuxbusr_x_p3_4
        amuxbusr
      }
    }
    Arm: 5 {
      Net:   \CapSense_CSD:Net_1917\
      Outer: amuxbusr_x_p1_4
      Inner: __open__
      Path {
        p1_4
        amuxbusr_x_p1_4
        amuxbusr
      }
    }
    Arm: 6 {
      Net:   \CapSense_CSD:Net_282\
      Outer: amuxbusr_x_comp_1_vplus
      Inner: __open__
      Path {
        comp_1_vplus
        amuxbusr_x_comp_1_vplus
        amuxbusr
      }
    }
    Arm: 7 {
      Net:   \CapSense_CSD:Net_1425\
      Outer: amuxbusr_x_vidac_3_iout
      Inner: __open__
      Path {
        vidac_3_iout
        amuxbusr_x_vidac_3_iout
        amuxbusr
      }
    }
  }
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.228ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.8 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    8 :   40 :   48 :  16.67%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            7.00
                   Pterms :            4.38
               Macrocells :            2.75
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.002ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.023ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          6 :       8.00 :       3.67
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\CapSense_CSD:ClockGen:tmp_ppulse_reg\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CapSense_CSD:clk\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\CapSense_CSD:ClockGen:ppulse_equal\ * 
              !\CapSense_CSD:ClockGen:ppulse_less\
        );
        Output = \CapSense_CSD:ClockGen:tmp_ppulse_reg\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\CapSense_CSD:ClockGen:UDB:PrescalerDp:u0\
    PORT MAP (
        clock => \CapSense_CSD:clk\ ,
        cs_addr_1 => \CapSense_CSD:ClockGen:cs_addr_1\ ,
        cs_addr_0 => \CapSense_CSD:ClockGen:inter_reset\ ,
        z0_comb => \CapSense_CSD:ClockGen:cs_addr_1\ ,
        ce1_comb => \CapSense_CSD:ClockGen:ppulse_equal\ ,
        cl1_comb => \CapSense_CSD:ClockGen:ppulse_less\ );
    Properties:
    {
        a0_init = "11111111"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0100000001000000000000001000000000000000100000000000000010000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111001000000000001000000101000000000001000000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\CapSense_CSD:ClockGen:ScanSpeed\
    PORT MAP (
        clock => \CapSense_CSD:clk\ ,
        reset => \CapSense_CSD:ClockGen:inter_reset\ ,
        tc => \CapSense_CSD:DigitalClk\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0011111"
        cy_route_en = 0
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=1] #macrocells=1, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\CapSense_CSD:PreChargeClk\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CapSense_CSD:ClockGen:control_4\ * 
              \CapSense_CSD:ClockGen:tmp_ppulse_reg\
            + \CapSense_CSD:ClockGen:control_4\ * 
              \CapSense_CSD:ClockGen:cmsb_reg\
        );
        Output = \CapSense_CSD:PreChargeClk\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\CapSense_CSD:ClockGen:sC16:PRSdp:u1\
    PORT MAP (
        clock => \CapSense_CSD:clk\ ,
        cs_addr_2 => \CapSense_CSD:ClockGen:inter_reset\ ,
        cs_addr_0 => \CapSense_CSD:ClockGen:clock_detect_reg\ ,
        cmsb_reg => \CapSense_CSD:ClockGen:cmsb_reg\ ,
        chain_in => \CapSense_CSD:ClockGen:sC16:PRSdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000101000010100100000000000000000000000000000000000000000001111000000000000111100000000000011110000000000001111000011111111000000001111111111111111000011000000001100000000111101000000000000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \CapSense_CSD:ClockGen:sC16:PRSdp:u0\

synccell: Name =\CapSense_CSD:MeasureCH0:genblk1:SyncCMPR\
    PORT MAP (
        clock => \CapSense_CSD:clk\ ,
        in => \CapSense_CSD:Cmp_CH0\ ,
        out => \CapSense_CSD:IdacCH0:Net_123\ ,
        clk_en => \CapSense_CSD:DigitalClk\ );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\CapSense_CSD:DigitalClk\)

UDB [UDB=(0,5)] contents:
datapathcell: Name =\CapSense_CSD:MeasureCH0:UDB:Window:u0\
    PORT MAP (
        clock => \CapSense_CSD:clk\ ,
        cs_addr_2 => \CapSense_CSD:MeasureCH0:cs_addr_win_2\ ,
        cs_addr_1 => \CapSense_CSD:MeasureCH0:cs_addr_win_1\ ,
        cs_addr_0 => \CapSense_CSD:MeasureCH0:cs_addr_win_0\ ,
        z0_comb => \CapSense_CSD:MeasureCH0:zw0\ ,
        z1_comb => \CapSense_CSD:MeasureCH0:zw1\ );
    Properties:
    {
        a0_init = "11111111"
        a1_init = "11111111"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000110000000000000011001111000000001100000000000000110000000000010011000100000001001100010000000101100010010000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        d0_init = "11111111"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=2, #inputs=7, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\PWM_1:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:tc_i\
        );
        Output = \PWM_1:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\CapSense_CSD:ClockGen:cstate_2\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\CapSense_CSD:clk\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CapSense_CSD:mrst\ * \CapSense_CSD:ClockGen:control_0\ * 
              !\CapSense_CSD:ClockGen:inter_reset\ * 
              \CapSense_CSD:ClockGen:cstate_2\
            + \CapSense_CSD:mrst\ * \CapSense_CSD:ClockGen:control_1\ * 
              !\CapSense_CSD:ClockGen:inter_reset\ * 
              !\CapSense_CSD:ClockGen:cstate_2\
        );
        Output = \CapSense_CSD:ClockGen:cstate_2\ (fanout=5)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,3)][LB=1] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\CapSense_CSD:Net_1603\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\CapSense_CSD:clk\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \CapSense_CSD:MeasureCH0:zw0\ * \CapSense_CSD:MeasureCH0:zw1\ * 
              !\CapSense_CSD:mrst\ * \CapSense_CSD:MeasureCH0:wndState_2\ * 
              !\CapSense_CSD:MeasureCH0:wndState_1\ * 
              !\CapSense_CSD:MeasureCH0:wndState_0\ * 
              !\CapSense_CSD:Net_1603\
            + !\CapSense_CSD:mrst\ * !\CapSense_CSD:MeasureCH0:wndState_2\ * 
              !\CapSense_CSD:MeasureCH0:wndState_1\ * 
              !\CapSense_CSD:MeasureCH0:wndState_0\ * \CapSense_CSD:Net_1603\ * 
              \CapSense_CSD:ClockGen:control_2\ * 
              \CapSense_CSD:ClockGen:cstate_2\
        );
        Output = \CapSense_CSD:Net_1603\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\CapSense_CSD:MeasureCH0:wndState_1\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\CapSense_CSD:clk\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\CapSense_CSD:DigitalClk\ * !\CapSense_CSD:mrst\ * 
              !\CapSense_CSD:MeasureCH0:wndState_2\ * 
              \CapSense_CSD:MeasureCH0:wndState_1\ * 
              !\CapSense_CSD:MeasureCH0:wndState_0\ * 
              !\CapSense_CSD:Net_1603\
            + !\CapSense_CSD:MeasureCH0:zw0\ * !\CapSense_CSD:mrst\ * 
              \CapSense_CSD:MeasureCH0:wndState_2\ * 
              !\CapSense_CSD:MeasureCH0:wndState_1\ * 
              !\CapSense_CSD:MeasureCH0:wndState_0\ * 
              !\CapSense_CSD:Net_1603\
            + !\CapSense_CSD:MeasureCH0:zw1\ * !\CapSense_CSD:mrst\ * 
              \CapSense_CSD:MeasureCH0:wndState_2\ * 
              !\CapSense_CSD:MeasureCH0:wndState_1\ * 
              !\CapSense_CSD:MeasureCH0:wndState_0\ * 
              !\CapSense_CSD:Net_1603\
            + !\CapSense_CSD:mrst\ * !\CapSense_CSD:MeasureCH0:wndState_2\ * 
              !\CapSense_CSD:MeasureCH0:wndState_1\ * 
              \CapSense_CSD:MeasureCH0:wndState_0\ * !\CapSense_CSD:Net_1603\
        );
        Output = \CapSense_CSD:MeasureCH0:wndState_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\CapSense_CSD:mrst\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\CapSense_CSD:clk\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CapSense_CSD:mrst\ * \CapSense_CSD:ClockGen:inter_reset\ * 
              !\CapSense_CSD:ClockGen:cstate_2\
            + \CapSense_CSD:mrst\ * !\CapSense_CSD:ClockGen:control_1\ * 
              !\CapSense_CSD:ClockGen:inter_reset\ * 
              !\CapSense_CSD:ClockGen:cstate_2\
        );
        Output = \CapSense_CSD:mrst\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_1:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_144 ,
        cs_addr_2 => \PWM_1:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_1:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_1:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_1:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_1:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWM_1:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_144 ,
        status_3 => \PWM_1:PWMUDB:status_3\ ,
        status_2 => \PWM_1:PWMUDB:status_2\ ,
        status_0 => \PWM_1:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=3, #inputs=6, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\CapSense_CSD:ClockGen:clock_detect_reg\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CapSense_CSD:clk\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CapSense_CSD:ClockGen:tmp_ppulse_reg\ * 
              !\CapSense_CSD:ClockGen:tmp_ppulse_dly\
        );
        Output = \CapSense_CSD:ClockGen:clock_detect_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\CapSense_CSD:ClockGen:inter_reset\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CapSense_CSD:clk\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\CapSense_CSD:mrst\ * \CapSense_CSD:ClockGen:control_0\ * 
              !\CapSense_CSD:ClockGen:inter_reset\ * 
              !\CapSense_CSD:ClockGen:cstate_2\
        );
        Output = \CapSense_CSD:ClockGen:inter_reset\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\CapSense_CSD:ClockGen:tmp_ppulse_dly\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CapSense_CSD:clk\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CapSense_CSD:ClockGen:tmp_ppulse_reg\
        );
        Output = \CapSense_CSD:ClockGen:tmp_ppulse_dly\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,4)][LB=1] #macrocells=4, #inputs=8, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\CapSense_CSD:MeasureCH0:cs_addr_cnt_2\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CapSense_CSD:IdacCH0:Net_123\ * 
              !\CapSense_CSD:MeasureCH0:zw0\ * 
              \CapSense_CSD:MeasureCH0:wndState_2\ * 
              !\CapSense_CSD:MeasureCH0:wndState_0\
            + !\CapSense_CSD:IdacCH0:Net_123\ * 
              !\CapSense_CSD:MeasureCH0:zw1\ * 
              \CapSense_CSD:MeasureCH0:wndState_2\ * 
              !\CapSense_CSD:MeasureCH0:wndState_0\
        );
        Output = \CapSense_CSD:MeasureCH0:cs_addr_cnt_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_154, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_144) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:cmp1_less\
        );
        Output = Net_154 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_1:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_144) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_1:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_1:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_144) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_1:PWMUDB:prevCompare1\ * \PWM_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_1:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\CapSense_CSD:ClockGen:sC16:PRSdp:u0\
    PORT MAP (
        clock => \CapSense_CSD:clk\ ,
        cs_addr_2 => \CapSense_CSD:ClockGen:inter_reset\ ,
        cs_addr_0 => \CapSense_CSD:ClockGen:clock_detect_reg\ ,
        chain_out => \CapSense_CSD:ClockGen:sC16:PRSdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000101000010100100000000000000000000000000000000000000000001111000000000000111100000000000011110000000000001111000011111111000000001111111111111111000011000000001000000000111110000000000000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \CapSense_CSD:ClockGen:sC16:PRSdp:u1\

controlcell: Name =\CapSense_CSD:ClockGen:SyncCtrl:CtrlReg\
    PORT MAP (
        clock => \CapSense_CSD:clk\ ,
        control_7 => \CapSense_CSD:ClockGen:control_7\ ,
        control_6 => \CapSense_CSD:ClockGen:control_6\ ,
        control_5 => \CapSense_CSD:ClockGen:control_5\ ,
        control_4 => \CapSense_CSD:ClockGen:control_4\ ,
        control_3 => \CapSense_CSD:ClockGen:control_3\ ,
        control_2 => \CapSense_CSD:ClockGen:control_2\ ,
        control_1 => \CapSense_CSD:ClockGen:control_1\ ,
        control_0 => \CapSense_CSD:ClockGen:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=4, #inputs=10, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\CapSense_CSD:MeasureCH0:wndState_2\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CapSense_CSD:clk\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CapSense_CSD:DigitalClk\ * !\CapSense_CSD:mrst\ * 
              !\CapSense_CSD:MeasureCH0:wndState_2\ * 
              \CapSense_CSD:MeasureCH0:wndState_1\ * 
              !\CapSense_CSD:MeasureCH0:wndState_0\ * 
              !\CapSense_CSD:Net_1603\
        );
        Output = \CapSense_CSD:MeasureCH0:wndState_2\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\CapSense_CSD:MeasureCH0:wndState_0\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CapSense_CSD:clk\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\CapSense_CSD:mrst\ * !\CapSense_CSD:MeasureCH0:wndState_2\ * 
              !\CapSense_CSD:MeasureCH0:wndState_1\ * 
              !\CapSense_CSD:MeasureCH0:wndState_0\ * 
              !\CapSense_CSD:Net_1603\ * \CapSense_CSD:ClockGen:control_2\ * 
              \CapSense_CSD:ClockGen:cstate_2\
        );
        Output = \CapSense_CSD:MeasureCH0:wndState_0\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\CapSense_CSD:MeasureCH0:cs_addr_win_0\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CapSense_CSD:MeasureCH0:zw0\ * \CapSense_CSD:MeasureCH0:zw1\ * 
              \CapSense_CSD:MeasureCH0:wndState_2\
            + \CapSense_CSD:MeasureCH0:wndState_0\
        );
        Output = \CapSense_CSD:MeasureCH0:cs_addr_win_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\CapSense_CSD:MeasureCH0:cs_addr_win_1\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CapSense_CSD:MeasureCH0:zw0\ * !\CapSense_CSD:MeasureCH0:zw1\ * 
              \CapSense_CSD:MeasureCH0:wndState_2\ * 
              !\CapSense_CSD:MeasureCH0:wndState_0\
        );
        Output = \CapSense_CSD:MeasureCH0:cs_addr_win_1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,5)][LB=1] #macrocells=4, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\CapSense_CSD:MeasureCH0:cs_addr_win_2\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CapSense_CSD:MeasureCH0:zw0\ * 
              \CapSense_CSD:MeasureCH0:wndState_2\ * 
              !\CapSense_CSD:MeasureCH0:wndState_0\
            + !\CapSense_CSD:MeasureCH0:zw1\ * 
              \CapSense_CSD:MeasureCH0:wndState_2\ * 
              !\CapSense_CSD:MeasureCH0:wndState_0\
        );
        Output = \CapSense_CSD:MeasureCH0:cs_addr_win_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\CapSense_CSD:MeasureCH0:cs_addr_cnt_1\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CapSense_CSD:IdacCH0:Net_123\ * 
              !\CapSense_CSD:MeasureCH0:zw0\ * \CapSense_CSD:MeasureCH0:zc0\ * 
              \CapSense_CSD:MeasureCH0:wndState_2\ * 
              !\CapSense_CSD:MeasureCH0:wndState_0\
            + !\CapSense_CSD:IdacCH0:Net_123\ * 
              !\CapSense_CSD:MeasureCH0:zw1\ * \CapSense_CSD:MeasureCH0:zc0\ * 
              \CapSense_CSD:MeasureCH0:wndState_2\ * 
              !\CapSense_CSD:MeasureCH0:wndState_0\
        );
        Output = \CapSense_CSD:MeasureCH0:cs_addr_cnt_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\CapSense_CSD:MeasureCH0:cs_addr_cnt_0\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\CapSense_CSD:IdacCH0:Net_123\ * 
              !\CapSense_CSD:MeasureCH0:zw0\ * \CapSense_CSD:MeasureCH0:zc1\ * 
              \CapSense_CSD:MeasureCH0:wndState_2\
            + !\CapSense_CSD:IdacCH0:Net_123\ * 
              !\CapSense_CSD:MeasureCH0:zw1\ * \CapSense_CSD:MeasureCH0:zc1\ * 
              \CapSense_CSD:MeasureCH0:wndState_2\
            + \CapSense_CSD:MeasureCH0:wndState_0\
        );
        Output = \CapSense_CSD:MeasureCH0:cs_addr_cnt_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_1:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_144) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:control_7\
        );
        Output = \PWM_1:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }
}

datapathcell: Name =\CapSense_CSD:MeasureCH0:UDB:Counter:u0\
    PORT MAP (
        clock => \CapSense_CSD:clk\ ,
        cs_addr_2 => \CapSense_CSD:MeasureCH0:cs_addr_cnt_2\ ,
        cs_addr_1 => \CapSense_CSD:MeasureCH0:cs_addr_cnt_1\ ,
        cs_addr_0 => \CapSense_CSD:MeasureCH0:cs_addr_cnt_0\ ,
        z0_comb => \CapSense_CSD:MeasureCH0:zc0\ ,
        z1_comb => \CapSense_CSD:MeasureCH0:zc1\ );
    Properties:
    {
        a0_init = "11111111"
        a1_init = "11111111"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000110000000000000011001111000000001100000000000000110000000000010011000100000001001100010000000101100010010000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        d0_init = "11111111"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_1:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_144 ,
        control_7 => \PWM_1:PWMUDB:control_7\ ,
        control_6 => \PWM_1:PWMUDB:control_6\ ,
        control_5 => \PWM_1:PWMUDB:control_5\ ,
        control_4 => \PWM_1:PWMUDB:control_4\ ,
        control_3 => \PWM_1:PWMUDB:control_3\ ,
        control_2 => \PWM_1:PWMUDB:control_2\ ,
        control_1 => \PWM_1:PWMUDB:control_1\ ,
        control_0 => \PWM_1:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =\CapSense_CSD:IsrCH0\
        PORT MAP (
            interrupt => \CapSense_CSD:Net_1603\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
Port 1 contains the following IO cells:
[IoId=4]: 
Pin : Name = \CapSense_CSD:CmodCH0(0)\
    Attributes:
        Alias: Cmod_CH0
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense_CSD:CmodCH0(0)\__PA ,
        analog_term => \CapSense_CSD:Net_1917\ ,
        pad => \CapSense_CSD:CmodCH0(0)_PAD\ );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=1]: 
Pin : Name = LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED(0)__PA ,
        pin_input => Net_154 ,
        pad => LED(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = \CapSense_CSD:PortCH0(0)\
    Attributes:
        Alias: LinearSlider0_e0__LS
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: PULLDOWN
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense_CSD:PortCH0(0)\__PA ,
        pad => \CapSense_CSD:PortCH0(0)_PAD\ ,
        analog_term => \CapSense_CSD:Net_1410_0\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \CapSense_CSD:PortCH0(1)\
    Attributes:
        Alias: LinearSlider0_e1__LS
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: PULLDOWN
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense_CSD:PortCH0(1)\__PA ,
        pad => \CapSense_CSD:PortCH0(1)_PAD\ ,
        analog_term => \CapSense_CSD:Net_1410_1\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \CapSense_CSD:PortCH0(2)\
    Attributes:
        Alias: LinearSlider0_e2__LS
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: PULLDOWN
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense_CSD:PortCH0(2)\__PA ,
        pad => \CapSense_CSD:PortCH0(2)_PAD\ ,
        analog_term => \CapSense_CSD:Net_1410_2\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \CapSense_CSD:PortCH0(3)\
    Attributes:
        Alias: LinearSlider0_e3__LS
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: PULLDOWN
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense_CSD:PortCH0(3)\__PA ,
        pad => \CapSense_CSD:PortCH0(3)_PAD\ ,
        analog_term => \CapSense_CSD:Net_1410_3\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \CapSense_CSD:PortCH0(4)\
    Attributes:
        Alias: LinearSlider0_e4__LS
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: PULLDOWN
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense_CSD:PortCH0(4)\__PA ,
        pad => \CapSense_CSD:PortCH0(4)_PAD\ ,
        analog_term => \CapSense_CSD:Net_1410_4\ );
    Properties:
    {
    }

Port 12 contains the following IO cells:
Port 15 contains the following IO cells:
ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: 
    CapSense Block @ F(CapSense,0): 
    capsensecell: Name =CapSense
        PORT MAP (
            rt => \CapSense_CSD:PreChargeClk\ );
        Properties:
        {
        }
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => \CapSense_CSD:clk\ ,
            dclk_0 => \CapSense_CSD:clk_local\ ,
            dclk_glb_1 => Net_144 ,
            dclk_1 => Net_144_local );
        Properties:
        {
        }
Comparator group 0: 
    Comparator Block @ F(Comparator,1): 
    comparatorcell: Name =\CapSense_CSD:CompCH0:ctComp\
        PORT MAP (
            vplus => \CapSense_CSD:Net_282\ ,
            vminus => Net_113 ,
            out => \CapSense_CSD:Cmp_CH0\ );
        Properties:
        {
            cy_registers = ""
        }
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: 
    VIDAC Block @ F(VIDAC,3): 
    vidaccell: Name =\CapSense_CSD:IdacCH0:viDAC8\
        PORT MAP (
            ioff => \CapSense_CSD:IdacCH0:Net_123\ ,
            vout => \CapSense_CSD:IdacCH0:Net_124\ ,
            iout => \CapSense_CSD:Net_1425\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
OpAmp group 0: empty
CsAbuf group 0: 
    CapSense Buffer @ F(CsAbuf,1): 
    csabufcell: Name =\CapSense_CSD:BufCH0\
        PORT MAP (
            vchan => \CapSense_CSD:Net_1917\ ,
            vref => Net_113 ,
            vout => \CapSense_CSD:Net_2072\ );
        Properties:
        {
            cy_registers = ""
        }
Vref group 0: 
    Vref Block @ F(Vref,3): 
    vrefcell: Name =\CapSense_CSD:VrefRefCH0\
        PORT MAP (
            vout => Net_113 );
        Properties:
        {
            autoenable = 1
            guid = "89B398AD-36A8-4627-9212-707F2986319E"
            ignoresleep = 0
            name = "1.024V"
        }
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty

Blocks not positioned by the digital component placer:
    Amux Block @ <No Location>: 
    amuxcell: Name =\CapSense_CSD:AMuxCH0\
        PORT MAP (
            muxin_7 => \CapSense_CSD:Net_1425\ ,
            muxin_6 => \CapSense_CSD:Net_282\ ,
            muxin_5 => \CapSense_CSD:Net_1917\ ,
            muxin_4 => \CapSense_CSD:Net_1410_4\ ,
            muxin_3 => \CapSense_CSD:Net_1410_3\ ,
            muxin_2 => \CapSense_CSD:Net_1410_2\ ,
            muxin_1 => \CapSense_CSD:Net_1410_1\ ,
            muxin_0 => \CapSense_CSD:Net_1410_0\ ,
            vout => \CapSense_CSD:Net_2072\ );
        Properties:
        {
            api_type = 0
            connect_mode = 1
            cy_registers = ""
            hw_control = 0
            init_mux_sel = "00000000"
            muxin_width = 8
            one_active = 0
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                           | 
Port | Pin | Fixed |      Type |       Drive Mode |                      Name | Connections
-----+-----+-------+-----------+------------------+---------------------------+----------------------------------
   1 |   4 |     * |      NONE |      HI_Z_ANALOG | \CapSense_CSD:CmodCH0(0)\ | Analog(\CapSense_CSD:Net_1917\)
-----+-----+-------+-----------+------------------+---------------------------+----------------------------------
   2 |   1 |     * |      NONE |         CMOS_OUT |                    LED(0) | In(Net_154)
-----+-----+-------+-----------+------------------+---------------------------+----------------------------------
   3 |   0 |     * |      NONE |    OPEN_DRAIN_LO | \CapSense_CSD:PortCH0(0)\ | Analog(\CapSense_CSD:Net_1410_0\)
     |   1 |     * |      NONE |    OPEN_DRAIN_LO | \CapSense_CSD:PortCH0(1)\ | Analog(\CapSense_CSD:Net_1410_1\)
     |   2 |     * |      NONE |    OPEN_DRAIN_LO | \CapSense_CSD:PortCH0(2)\ | Analog(\CapSense_CSD:Net_1410_2\)
     |   3 |     * |      NONE |    OPEN_DRAIN_LO | \CapSense_CSD:PortCH0(3)\ | Analog(\CapSense_CSD:Net_1410_3\)
     |   4 |     * |      NONE |    OPEN_DRAIN_LO | \CapSense_CSD:PortCH0(4)\ | Analog(\CapSense_CSD:Net_1410_4\)
-----------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.041ms
Digital Placement phase: Elapsed time ==> 1s.131ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "CapSense_CSD_Design01_r.vh2" --pcf-path "CapSense_CSD_Design01.pco" --des-name "CapSense_CSD_Design01" --dsf-path "CapSense_CSD_Design01.dsf" --sdc-path "CapSense_CSD_Design01.sdc" --lib-path "CapSense_CSD_Design01_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.373ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.213ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.034ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in CapSense_CSD_Design01_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.379ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.289ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 7s.362ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 7s.362ms
API generation phase: Elapsed time ==> 2s.125ms
Dependency generation phase: Elapsed time ==> 0s.049ms
Cleanup phase: Elapsed time ==> 0s.001ms
