<dec f='llvm/llvm/lib/Target/Mips/MipsSEInstrInfo.h' l='49' type='void llvm::MipsSEInstrInfo::storeRegToStack(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator MI, llvm::Register SrcReg, bool isKill, int FrameIndex, const llvm::TargetRegisterClass * RC, const llvm::TargetRegisterInfo * TRI, int64_t Offset) const'/>
<use f='llvm/llvm/lib/Target/Mips/MipsSEFrameLowering.cpp' l='194' u='c' c='_ZN12_GLOBAL__N_112ExpandPseudo16expandStoreCCondERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsSEFrameLowering.cpp' l='239' u='c' c='_ZN12_GLOBAL__N_112ExpandPseudo14expandStoreACCERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjjj'/>
<use f='llvm/llvm/lib/Target/Mips/MipsSEFrameLowering.cpp' l='241' u='c' c='_ZN12_GLOBAL__N_112ExpandPseudo14expandStoreACCERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjjj'/>
<use f='llvm/llvm/lib/Target/Mips/MipsSEFrameLowering.cpp' l='326' u='c' c='_ZNK12_GLOBAL__N_112ExpandPseudo18expandBuildPairF64ERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEb'/>
<use f='llvm/llvm/lib/Target/Mips/MipsSEFrameLowering.cpp' l='328' u='c' c='_ZNK12_GLOBAL__N_112ExpandPseudo18expandBuildPairF64ERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEb'/>
<use f='llvm/llvm/lib/Target/Mips/MipsSEFrameLowering.cpp' l='390' u='c' c='_ZNK12_GLOBAL__N_112ExpandPseudo23expandExtractElementF64ERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEb'/>
<inh f='llvm/llvm/lib/Target/Mips/MipsInstrInfo.h' l='132' c='_ZNK4llvm13MipsInstrInfo15storeRegToStackERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEbiPKNS_19Target1956285'/>
<def f='llvm/llvm/lib/Target/Mips/MipsSEInstrInfo.cpp' l='244' ll='316' type='void llvm::MipsSEInstrInfo::storeRegToStack(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator I, llvm::Register SrcReg, bool isKill, int FI, const llvm::TargetRegisterClass * RC, const llvm::TargetRegisterInfo * TRI, int64_t Offset) const'/>
