Program 0 /u/s/i/sinclair/public/html/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/lbi_0.asm
-------------------------------------------------
Step: 1
Compiling /u/s/i/sinclair/public/html/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/lbi_0.asm
Full name to pass to Assemble.java: /u/s/i/sinclair/public/html/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/lbi_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Skipping memory2c.syn.v, seems like a file meant for synthesis
-------------------------------------------------
Step: 2
Compiling the following verilog files: alu.v carry.v cla_16b.v cla_4b.v clkrst.v control.v decode.v dff.v execute.v fetch.v fullAdder_1b.v memory2c.v memory.v proc_hier_bench.v proc_hier.v proc.v reg16.v RegFile.v shifter.v shift_left.v shift_right.v wb.v 
Top module: proc_hier_bench
Compilation log in wsrun.log
rm: cannot remove 'wsrun.log': No such file or directory
Executing rm -rf __work dump.wlf dump.vcd diff.trace diff.ptrace archsim.trace archsim.ptrace verilogsim.trace verilogsim.ptrace
Executing vlib __work
Executing vlog +define+RANDSEED=3 -work __work alu.v carry.v cla_16b.v cla_4b.v clkrst.v control.v decode.v dff.v execute.v fetch.v fullAdder_1b.v memory2c.v memory.v proc_hier_bench.v proc_hier.v proc.v reg16.v RegFile.v shifter.v shift_left.v shift_right.v wb.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 17:00:35 on Mar 13,2020
vlog "+define+RANDSEED=3" -work __work alu.v carry.v cla_16b.v cla_4b.v clkrst.v control.v decode.v dff.v execute.v fetch.v fullAdder_1b.v memory2c.v memory.v proc_hier_bench.v proc_hier.v proc.v reg16.v RegFile.v shifter.v shift_left.v shift_right.v wb.v 
-- Compiling module alu
-- Compiling module carry
-- Compiling module cla_16b
-- Compiling module cla_4b
-- Compiling module clkrst
-- Compiling module control
-- Compiling module decode
-- Compiling module dff
-- Compiling module execute
-- Compiling module fetch
-- Compiling module fullAdder_1b
-- Compiling module memory2c
-- Compiling module memory
-- Compiling module proc_hier_bench
-- Compiling module proc_hier
-- Compiling module proc
-- Compiling module reg16
-- Compiling module RegFile
-- Compiling module shifter
-- Compiling module shift_left
-- Compiling module shift_right
-- Compiling module wb

Top level modules:
	proc_hier_bench
End time: 17:00:36 on Mar 13,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_bench -lib __work 
# Start time: 17:00:40 on Mar 13,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-88-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.carry
# Loading __work.memory2c
# Loading __work.decode
# Loading __work.control
# Loading __work.RegFile
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.shift_left
# Loading __work.shift_right
# Loading __work.memory
# Loading __work.wb
# Loading __work.fullAdder_1b
# Loading __work.dff
# Loading __work.reg16
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : proc_hier_bench.v(96)
#    Time: 800 ns  Iteration: 1  Instance: /proc_hier_bench
# End time: 17:00:40 on Mar 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 4
Verilog simulation successful
See verilogsim.log and verilogsim.trace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 5
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 6
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/s/i/sinclair/public/html/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/lbi_0.asm.
-------------------------------------------------
Final log, saved in summary.log
/u/s/i/sinclair/public/html/courses/cs552/spring2020/handouts/testprograms/public/inst_tests/lbi_0.asm SUCCESS CPI:1.5 CYCLES:9 ICOUNT:6 IHITRATE: 0 DHITRATE: 0
