# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../../../src/spi_master_slave.sv" \
"../../../../../../src/tt_um_spi.sv" \
"../../../../../../src/tb_project.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
