// Seed: 3053542133
module module_0 (
    output wor id_0,
    output wire id_1,
    input wand id_2,
    output tri1 id_3,
    input wor id_4,
    input uwire id_5,
    input wor id_6,
    output wor id_7,
    input wand id_8,
    input wand id_9,
    input tri0 id_10,
    output wand id_11,
    input tri1 id_12,
    input tri1 id_13,
    input wor id_14,
    input supply0 id_15,
    input supply0 id_16,
    input supply0 id_17,
    output supply0 id_18,
    input supply0 id_19,
    output supply1 id_20,
    input supply0 id_21
);
endmodule
module module_1 (
    output wand id_0,
    output wand id_1,
    input  wor  id_2
);
  assign id_1 = id_2 ? id_2 : id_2 != ~id_2 ? 1 : (id_2);
  module_0(
      id_0,
      id_1,
      id_2,
      id_0,
      id_2,
      id_2,
      id_2,
      id_0,
      id_2,
      id_2,
      id_2,
      id_0,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_0,
      id_2,
      id_0,
      id_2
  );
endmodule
