module zeroExtend #(parameter WIDTH = 12) (in, out);
    input logic [WIDTH-1:0] in;
    output logic [63:0] out;

    assign out = {{(64-WIDTH){0}}, in[WIDTH - 1:0]};

endmodule
