Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'data_input' [E:/Vivado/project/dwconv_weight_bias_tb/tb.v:70]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Vivado/project/dwconv_weight_bias_tb/conv_weight_buffer.v" Line 3. Module conv_weight_buffer doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Vivado/project/dwconv_weight_bias_tb/conv_bias_buffer.v" Line 3. Module conv_bias_buffer doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Vivado/project/dwconv_weight_bias_tb/dwconv_weight_buffer.v" Line 3. Module dwconv_weight_buffer doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Vivado/project/dwconv_weight_bias_tb/dwconv_bias_buffer.v" Line 3. Module dwconv_bias_buffer doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Vivado/project/dwconv_weight_bias_tb/conv_weight_buffer.v" Line 3. Module conv_weight_buffer doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Vivado/project/dwconv_weight_bias_tb/conv_bias_buffer.v" Line 3. Module conv_bias_buffer doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Vivado/project/dwconv_weight_bias_tb/dwconv_weight_buffer.v" Line 3. Module dwconv_weight_buffer doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Vivado/project/dwconv_weight_bias_tb/dwconv_bias_buffer.v" Line 3. Module dwconv_bias_buffer doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.conv_weight_buffer
Compiling module xil_defaultlib.conv_bias_buffer
Compiling module xil_defaultlib.dwconv_weight_buffer
Compiling module xil_defaultlib.dwconv_bias_buffer
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
