// Seed: 323880905
module module_0 (
    output logic id_1,
    input logic id_2,
    output id_3,
    output reg id_4,
    input id_5,
    output id_6,
    input id_7,
    output id_8,
    input id_9,
    output id_10
);
  reg id_11 = id_4, id_12 = 1;
  logic id_13;
  assign id_2 = 1;
  always @(posedge id_10) id_12 <= 1'b0;
endmodule
