

================================================================
== Vitis HLS Report for 'MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2'
================================================================
* Date:           Mon Aug 29 12:25:41 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.62 ns|  3.468 ns|     1.52 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min    |    max    | min |  max |   Type  |
    +---------+---------+-----------+-----------+-----+------+---------+
    |        5|     1924|  28.125 ns|  10.822 us|    5|  1924|       no|
    +---------+---------+-----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_895_2  |        3|     1922|         3|          1|          1|  1 ~ 1920|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     49|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    123|    -|
|Register         |        -|    -|      64|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      64|    172|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |j_2_fu_225_p2                     |         +|   0|  0|  12|          11|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_io                |       and|   0|  0|   2|           1|           1|
    |ap_condition_144                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_159                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln895_fu_219_p2              |      icmp|   0|  0|  11|          11|          11|
    |tmp_last_V_fu_231_p2              |      icmp|   0|  0|  12|          12|          12|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  49|          41|          32|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |OutYUV_blk_n                            |   9|          2|    1|          2|
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg        |   9|          2|    1|          2|
    |ap_phi_mux_axi_data_V_12_phi_fu_198_p6  |  20|          4|   24|         96|
    |ap_phi_mux_p_Val2_6_phi_fu_187_p6       |  20|          4|   24|         96|
    |ap_phi_reg_pp0_iter2_p_Val2_s_reg_173   |  20|          4|    9|         36|
    |ap_sig_allocacmp_j_1                    |   9|          2|   11|         22|
    |j_fu_98                                 |   9|          2|   11|         22|
    |m_axis_video_TDATA_blk_n                |   9|          2|    1|          2|
    |tmp_user_V_reg_161                      |   9|          2|    1|          2|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 123|         26|   84|        282|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                              |   1|   0|    1|          0|
    |ap_done_reg                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg       |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_p_Val2_s_reg_173  |   9|   0|    9|          0|
    |ap_phi_reg_pp0_iter2_p_Val2_s_reg_173  |   9|   0|    9|          0|
    |icmp_ln895_reg_382                     |   1|   0|    1|          0|
    |icmp_ln895_reg_382_pp0_iter1_reg       |   1|   0|    1|          0|
    |j_fu_98                                |  11|   0|   11|          0|
    |pix_444_V_1_reg_396                    |   8|   0|    8|          0|
    |pix_444_V_reg_402                      |   8|   0|    8|          0|
    |pix_rgb_V_reg_391                      |   8|   0|    8|          0|
    |tmp_last_V_reg_386                     |   1|   0|    1|          0|
    |tmp_last_V_reg_386_pp0_iter1_reg       |   1|   0|    1|          0|
    |tmp_user_V_reg_161                     |   1|   0|    1|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  |  64|   0|   64|          0|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |                   Source Object                   |    C Type    |
+-----------------------+-----+-----+------------+---------------------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2|  return value|
|OutYUV_dout            |   in|   24|     ap_fifo|                                             OutYUV|       pointer|
|OutYUV_num_data_valid  |   in|    5|     ap_fifo|                                             OutYUV|       pointer|
|OutYUV_fifo_cap        |   in|    5|     ap_fifo|                                             OutYUV|       pointer|
|OutYUV_empty_n         |   in|    1|     ap_fifo|                                             OutYUV|       pointer|
|OutYUV_read            |  out|    1|     ap_fifo|                                             OutYUV|       pointer|
|m_axis_video_TREADY    |   in|    1|        axis|                              m_axis_video_V_data_V|       pointer|
|m_axis_video_TDATA     |  out|   24|        axis|                              m_axis_video_V_data_V|       pointer|
|sof                    |   in|    1|     ap_none|                                                sof|        scalar|
|cols                   |   in|   11|     ap_none|                                               cols|        scalar|
|m_axis_video_TVALID    |  out|    1|        axis|                              m_axis_video_V_dest_V|       pointer|
|m_axis_video_TDEST     |  out|    1|        axis|                              m_axis_video_V_dest_V|       pointer|
|m_axis_video_TKEEP     |  out|    3|        axis|                              m_axis_video_V_keep_V|       pointer|
|m_axis_video_TSTRB     |  out|    3|        axis|                              m_axis_video_V_strb_V|       pointer|
|m_axis_video_TUSER     |  out|    1|        axis|                              m_axis_video_V_user_V|       pointer|
|m_axis_video_TLAST     |  out|    1|        axis|                              m_axis_video_V_last_V|       pointer|
|m_axis_video_TID       |  out|    1|        axis|                                m_axis_video_V_id_V|       pointer|
|ColorMode_load         |   in|    8|     ap_none|                                     ColorMode_load|        scalar|
|sub                    |   in|   12|     ap_none|                                                sub|        scalar|
+-----------------------+-----+-----+------------+---------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.46>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 6 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %m_axis_video_V_data_V, i3 %m_axis_video_V_keep_V, i3 %m_axis_video_V_strb_V, i1 %m_axis_video_V_user_V, i1 %m_axis_video_V_last_V, i1 %m_axis_video_V_id_V, i1 %m_axis_video_V_dest_V, void @empty_2, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %OutYUV, void @empty_5, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sub_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %sub"   --->   Operation 9 'read' 'sub_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%ColorMode_load_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %ColorMode_load"   --->   Operation 10 'read' 'ColorMode_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%cols_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %cols"   --->   Operation 11 'read' 'cols_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sof_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %sof"   --->   Operation 12 'read' 'sof_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln0 = store i11 0, i11 %j"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.body22"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%j_1 = load i11 %j" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:895]   --->   Operation 15 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln895 = zext i11 %j_1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:895]   --->   Operation 16 'zext' 'zext_ln895' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.88ns)   --->   "%icmp_ln895 = icmp_eq  i11 %j_1, i11 %cols_read" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:895]   --->   Operation 17 'icmp' 'icmp_ln895' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (1.63ns)   --->   "%j_2 = add i11 %j_1, i11 1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:895]   --->   Operation 18 'add' 'j_2' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln895 = br i1 %icmp_ln895, void %for.body22.split, void %for.inc87.loopexit.exitStub" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:895]   --->   Operation 19 'br' 'br_ln895' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.99ns)   --->   "%tmp_last_V = icmp_eq  i12 %zext_ln895, i12 %sub_read" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:908]   --->   Operation 20 'icmp' 'tmp_last_V' <Predicate = (!icmp_ln895)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.95ns)   --->   "%switch_ln928 = switch i8 %ColorMode_load_read, void %sw.default, i8 0, void %sw.bb, i8 1, void %sw.bb69" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:928]   --->   Operation 21 'switch' 'switch_ln928' <Predicate = (!icmp_ln895)> <Delay = 0.95>
ST_1 : Operation 22 [1/1] (0.95ns)   --->   "%switch_ln928 = switch i8 %ColorMode_load_read, void %sw.default.1, i8 0, void %sw.bb.1, i8 1, void %sw.bb69.1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:928]   --->   Operation 22 'switch' 'switch_ln928' <Predicate = (!icmp_ln895)> <Delay = 0.95>
ST_1 : Operation 23 [1/1] (0.95ns)   --->   "%switch_ln928 = switch i8 %ColorMode_load_read, void %sw.default.2, i8 0, void %sw.bb.2, i8 1, void %sw.bb69.2" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:928]   --->   Operation 23 'switch' 'switch_ln928' <Predicate = (!icmp_ln895)> <Delay = 0.95>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln895 = store i11 %j_2, i11 %j" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:895]   --->   Operation 24 'store' 'store_ln895' <Predicate = (!icmp_ln895)> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln895 = br void %for.body22" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:895]   --->   Operation 25 'br' 'br_ln895' <Predicate = (!icmp_ln895)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.05>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specpipeline_ln898 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_15" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:898]   --->   Operation 26 'specpipeline' 'specpipeline_ln898' <Predicate = (!icmp_ln895)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specloopname_ln892 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:892]   --->   Operation 27 'specloopname' 'specloopname_ln892' <Predicate = (!icmp_ln895)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (2.05ns)   --->   "%OutYUV_read = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %OutYUV" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 28 'read' 'OutYUV_read' <Predicate = (!icmp_ln895)> <Delay = 2.05> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.80> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 16> <FIFO>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%pix_rgb_V = trunc i24 %OutYUV_read" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 29 'trunc' 'pix_rgb_V' <Predicate = (!icmp_ln895)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%pix_444_V_1 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %OutYUV_read, i32 8, i32 15" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 30 'partselect' 'pix_444_V_1' <Predicate = (!icmp_ln895)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%pix_444_V = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %OutYUV_read, i32 16, i32 23" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 31 'partselect' 'pix_444_V' <Predicate = (!icmp_ln895)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%p_Result_6 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 1, i8 %pix_rgb_V"   --->   Operation 32 'bitconcatenate' 'p_Result_6' <Predicate = (!icmp_ln895 & ColorMode_load_read == 1)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.70ns)   --->   "%br_ln935 = br void %for.inc" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:935]   --->   Operation 33 'br' 'br_ln935' <Predicate = (!icmp_ln895 & ColorMode_load_read == 1)> <Delay = 1.70>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%p_Result_5 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 1, i8 %pix_444_V_1"   --->   Operation 34 'bitconcatenate' 'p_Result_5' <Predicate = (!icmp_ln895 & ColorMode_load_read == 0)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.70ns)   --->   "%br_ln932 = br void %for.inc" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:932]   --->   Operation 35 'br' 'br_ln932' <Predicate = (!icmp_ln895 & ColorMode_load_read == 0)> <Delay = 1.70>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%p_Result_7 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 1, i8 %pix_rgb_V"   --->   Operation 36 'bitconcatenate' 'p_Result_7' <Predicate = (!icmp_ln895 & ColorMode_load_read != 0 & ColorMode_load_read != 1)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.70ns)   --->   "%br_ln938 = br void %for.inc" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:938]   --->   Operation 37 'br' 'br_ln938' <Predicate = (!icmp_ln895 & ColorMode_load_read != 0 & ColorMode_load_read != 1)> <Delay = 1.70>

State 3 <SV = 2> <Delay = 3.41>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_user_V = phi i1 0, void %for.inc.2, i1 %sof_read, void %newFuncRoot"   --->   Operation 38 'phi' 'tmp_user_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 1920, i64 0"   --->   Operation 39 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i9 %p_Result_7, void %sw.default, i9 %p_Result_6, void %sw.bb69, i9 %p_Result_5, void %sw.bb"   --->   Operation 40 'phi' 'p_Val2_s' <Predicate = (!icmp_ln895)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln844 = sext i9 %p_Val2_s" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:844]   --->   Operation 41 'sext' 'sext_ln844' <Predicate = (!icmp_ln895)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%p_Result_4 = partset i24 @_ssdm_op_PartSet.i24.i24.i8.i32.i32, i24 %sext_ln844, i8 %pix_444_V_1, i32 8, i32 15"   --->   Operation 42 'partset' 'p_Result_4' <Predicate = (!icmp_ln895 & ColorMode_load_read == 1)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (1.70ns)   --->   "%br_ln935 = br void %for.inc.1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:935]   --->   Operation 43 'br' 'br_ln935' <Predicate = (!icmp_ln895 & ColorMode_load_read == 1)> <Delay = 1.70>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%p_Result_8 = partset i24 @_ssdm_op_PartSet.i24.i24.i8.i32.i32, i24 %sext_ln844, i8 %pix_444_V, i32 8, i32 15"   --->   Operation 44 'partset' 'p_Result_8' <Predicate = (!icmp_ln895 & ColorMode_load_read == 0)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (1.70ns)   --->   "%br_ln932 = br void %for.inc.1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:932]   --->   Operation 45 'br' 'br_ln932' <Predicate = (!icmp_ln895 & ColorMode_load_read == 0)> <Delay = 1.70>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%p_Result_9 = partset i24 @_ssdm_op_PartSet.i24.i24.i8.i32.i32, i24 %sext_ln844, i8 %pix_444_V_1, i32 8, i32 15"   --->   Operation 46 'partset' 'p_Result_9' <Predicate = (!icmp_ln895 & ColorMode_load_read != 0 & ColorMode_load_read != 1)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (1.70ns)   --->   "%br_ln938 = br void %for.inc.1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:938]   --->   Operation 47 'br' 'br_ln938' <Predicate = (!icmp_ln895 & ColorMode_load_read != 0 & ColorMode_load_read != 1)> <Delay = 1.70>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%p_Val2_6 = phi i24 %p_Result_9, void %sw.default.1, i24 %p_Result_4, void %sw.bb69.1, i24 %p_Result_8, void %sw.bb.1"   --->   Operation 48 'phi' 'p_Val2_6' <Predicate = (!icmp_ln895)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%p_Result_s = partset i24 @_ssdm_op_PartSet.i24.i24.i8.i32.i32, i24 %p_Val2_6, i8 %pix_444_V, i32 16, i32 23"   --->   Operation 49 'partset' 'p_Result_s' <Predicate = (!icmp_ln895 & ColorMode_load_read == 1)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (1.70ns)   --->   "%br_ln935 = br void %for.inc.2" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:935]   --->   Operation 50 'br' 'br_ln935' <Predicate = (!icmp_ln895 & ColorMode_load_read == 1)> <Delay = 1.70>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%p_Result_10 = partset i24 @_ssdm_op_PartSet.i24.i24.i8.i32.i32, i24 %p_Val2_6, i8 %pix_rgb_V, i32 16, i32 23"   --->   Operation 51 'partset' 'p_Result_10' <Predicate = (!icmp_ln895 & ColorMode_load_read == 0)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (1.70ns)   --->   "%br_ln932 = br void %for.inc.2" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:932]   --->   Operation 52 'br' 'br_ln932' <Predicate = (!icmp_ln895 & ColorMode_load_read == 0)> <Delay = 1.70>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%p_Result_11 = partset i24 @_ssdm_op_PartSet.i24.i24.i8.i32.i32, i24 %p_Val2_6, i8 %pix_444_V, i32 16, i32 23"   --->   Operation 53 'partset' 'p_Result_11' <Predicate = (!icmp_ln895 & ColorMode_load_read != 0 & ColorMode_load_read != 1)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (1.70ns)   --->   "%br_ln938 = br void %for.inc.2" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:938]   --->   Operation 54 'br' 'br_ln938' <Predicate = (!icmp_ln895 & ColorMode_load_read != 0 & ColorMode_load_read != 1)> <Delay = 1.70>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%axi_data_V_12 = phi i24 %p_Result_11, void %sw.default.2, i24 %p_Result_s, void %sw.bb69.2, i24 %p_Result_10, void %sw.bb.2"   --->   Operation 55 'phi' 'axi_data_V_12' <Predicate = (!icmp_ln895)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i24P0A.i3P0A.i3P0A.i1P0A.i1P0A.i1P0A.i1P0A, i24 %m_axis_video_V_data_V, i3 %m_axis_video_V_keep_V, i3 %m_axis_video_V_strb_V, i1 %m_axis_video_V_user_V, i1 %m_axis_video_V_last_V, i1 %m_axis_video_V_id_V, i1 %m_axis_video_V_dest_V, i24 %axi_data_V_12, i3 7, i3 0, i1 %tmp_user_V, i1 %tmp_last_V, i1 0, i1 0"   --->   Operation 56 'write' 'write_ln304' <Predicate = (!icmp_ln895)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 57 'ret' 'ret_ln0' <Predicate = (icmp_ln895)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sof]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cols]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ m_axis_video_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ColorMode_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sub]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ OutYUV]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                     (alloca           ) [ 0100]
specinterface_ln0     (specinterface    ) [ 0000]
specinterface_ln0     (specinterface    ) [ 0000]
sub_read              (read             ) [ 0000]
ColorMode_load_read   (read             ) [ 0111]
cols_read             (read             ) [ 0000]
sof_read              (read             ) [ 0111]
store_ln0             (store            ) [ 0000]
br_ln0                (br               ) [ 0111]
j_1                   (load             ) [ 0000]
zext_ln895            (zext             ) [ 0000]
icmp_ln895            (icmp             ) [ 0111]
j_2                   (add              ) [ 0000]
br_ln895              (br               ) [ 0000]
tmp_last_V            (icmp             ) [ 0111]
switch_ln928          (switch           ) [ 0000]
switch_ln928          (switch           ) [ 0000]
switch_ln928          (switch           ) [ 0000]
store_ln895           (store            ) [ 0000]
br_ln895              (br               ) [ 0111]
specpipeline_ln898    (specpipeline     ) [ 0000]
specloopname_ln892    (specloopname     ) [ 0000]
OutYUV_read           (read             ) [ 0000]
pix_rgb_V             (trunc            ) [ 0101]
pix_444_V_1           (partselect       ) [ 0101]
pix_444_V             (partselect       ) [ 0101]
p_Result_6            (bitconcatenate   ) [ 0111]
br_ln935              (br               ) [ 0111]
p_Result_5            (bitconcatenate   ) [ 0111]
br_ln932              (br               ) [ 0111]
p_Result_7            (bitconcatenate   ) [ 0111]
br_ln938              (br               ) [ 0111]
tmp_user_V            (phi              ) [ 0111]
speclooptripcount_ln0 (speclooptripcount) [ 0000]
p_Val2_s              (phi              ) [ 0101]
sext_ln844            (sext             ) [ 0000]
p_Result_4            (partset          ) [ 0000]
br_ln935              (br               ) [ 0000]
p_Result_8            (partset          ) [ 0000]
br_ln932              (br               ) [ 0000]
p_Result_9            (partset          ) [ 0000]
br_ln938              (br               ) [ 0000]
p_Val2_6              (phi              ) [ 0000]
p_Result_s            (partset          ) [ 0000]
br_ln935              (br               ) [ 0000]
p_Result_10           (partset          ) [ 0000]
br_ln932              (br               ) [ 0000]
p_Result_11           (partset          ) [ 0000]
br_ln938              (br               ) [ 0000]
axi_data_V_12         (phi              ) [ 0000]
write_ln304           (write            ) [ 0000]
ret_ln0               (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sof">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sof"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="cols">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="m_axis_video_V_data_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="m_axis_video_V_keep_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="m_axis_video_V_strb_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="m_axis_video_V_user_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="m_axis_video_V_last_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="m_axis_video_V_id_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="m_axis_video_V_dest_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="ColorMode_load">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ColorMode_load"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="sub">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="OutYUV">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OutYUV"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i11"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i24P0A"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i1.i8"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i24.i24.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i24P0A.i3P0A.i3P0A.i1P0A.i1P0A.i1P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1004" name="j_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="sub_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="12" slack="0"/>
<pin id="104" dir="0" index="1" bw="12" slack="0"/>
<pin id="105" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="ColorMode_load_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="8" slack="0"/>
<pin id="110" dir="0" index="1" bw="8" slack="0"/>
<pin id="111" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ColorMode_load_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="cols_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="11" slack="0"/>
<pin id="116" dir="0" index="1" bw="11" slack="0"/>
<pin id="117" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="sof_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sof_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="OutYUV_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="24" slack="0"/>
<pin id="128" dir="0" index="1" bw="24" slack="0"/>
<pin id="129" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="OutYUV_read/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="write_ln304_write_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="0" slack="0"/>
<pin id="134" dir="0" index="1" bw="24" slack="0"/>
<pin id="135" dir="0" index="2" bw="3" slack="0"/>
<pin id="136" dir="0" index="3" bw="3" slack="0"/>
<pin id="137" dir="0" index="4" bw="1" slack="0"/>
<pin id="138" dir="0" index="5" bw="1" slack="0"/>
<pin id="139" dir="0" index="6" bw="1" slack="0"/>
<pin id="140" dir="0" index="7" bw="1" slack="0"/>
<pin id="141" dir="0" index="8" bw="24" slack="0"/>
<pin id="142" dir="0" index="9" bw="1" slack="0"/>
<pin id="143" dir="0" index="10" bw="1" slack="0"/>
<pin id="144" dir="0" index="11" bw="1" slack="0"/>
<pin id="145" dir="0" index="12" bw="1" slack="2"/>
<pin id="146" dir="0" index="13" bw="1" slack="0"/>
<pin id="147" dir="0" index="14" bw="1" slack="0"/>
<pin id="148" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln304/3 "/>
</bind>
</comp>

<comp id="161" class="1005" name="tmp_user_V_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="2"/>
<pin id="163" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_user_V (phireg) "/>
</bind>
</comp>

<comp id="165" class="1004" name="tmp_user_V_phi_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="2"/>
<pin id="167" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="168" dir="0" index="2" bw="1" slack="2"/>
<pin id="169" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_user_V/3 "/>
</bind>
</comp>

<comp id="173" class="1005" name="p_Val2_s_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="9" slack="2147483647"/>
<pin id="175" dir="1" index="1" bw="9" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="176" class="1004" name="p_Val2_s_phi_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="9" slack="1"/>
<pin id="178" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="179" dir="0" index="2" bw="9" slack="1"/>
<pin id="180" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="181" dir="0" index="4" bw="9" slack="1"/>
<pin id="182" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="183" dir="1" index="6" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/3 "/>
</bind>
</comp>

<comp id="184" class="1005" name="p_Val2_6_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="24" slack="2147483647"/>
<pin id="186" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_Val2_6 (phireg) "/>
</bind>
</comp>

<comp id="187" class="1004" name="p_Val2_6_phi_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="24" slack="0"/>
<pin id="189" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="190" dir="0" index="2" bw="24" slack="0"/>
<pin id="191" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="192" dir="0" index="4" bw="24" slack="0"/>
<pin id="193" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="194" dir="1" index="6" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_6/3 "/>
</bind>
</comp>

<comp id="195" class="1005" name="axi_data_V_12_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="24" slack="2147483647"/>
<pin id="197" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opset="axi_data_V_12 (phireg) "/>
</bind>
</comp>

<comp id="198" class="1004" name="axi_data_V_12_phi_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="24" slack="0"/>
<pin id="200" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="201" dir="0" index="2" bw="24" slack="0"/>
<pin id="202" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="203" dir="0" index="4" bw="24" slack="0"/>
<pin id="204" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="205" dir="1" index="6" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="axi_data_V_12/3 "/>
</bind>
</comp>

<comp id="207" class="1004" name="store_ln0_store_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="0"/>
<pin id="209" dir="0" index="1" bw="11" slack="0"/>
<pin id="210" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="j_1_load_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="11" slack="0"/>
<pin id="214" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_1/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="zext_ln895_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="11" slack="0"/>
<pin id="217" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln895/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="icmp_ln895_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="11" slack="0"/>
<pin id="221" dir="0" index="1" bw="11" slack="0"/>
<pin id="222" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln895/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="j_2_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="11" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="tmp_last_V_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="12" slack="0"/>
<pin id="233" dir="0" index="1" bw="12" slack="0"/>
<pin id="234" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_last_V/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="store_ln895_store_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="11" slack="0"/>
<pin id="239" dir="0" index="1" bw="11" slack="0"/>
<pin id="240" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln895/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="pix_rgb_V_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="24" slack="0"/>
<pin id="244" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="pix_rgb_V/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="pix_444_V_1_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="8" slack="0"/>
<pin id="248" dir="0" index="1" bw="24" slack="0"/>
<pin id="249" dir="0" index="2" bw="5" slack="0"/>
<pin id="250" dir="0" index="3" bw="5" slack="0"/>
<pin id="251" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="pix_444_V_1/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="pix_444_V_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="8" slack="0"/>
<pin id="258" dir="0" index="1" bw="24" slack="0"/>
<pin id="259" dir="0" index="2" bw="6" slack="0"/>
<pin id="260" dir="0" index="3" bw="6" slack="0"/>
<pin id="261" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="pix_444_V/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="p_Result_6_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="9" slack="0"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="0" index="2" bw="8" slack="0"/>
<pin id="270" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_6/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="p_Result_5_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="9" slack="0"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="0" index="2" bw="8" slack="0"/>
<pin id="278" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_5/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="p_Result_7_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="9" slack="0"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="0" index="2" bw="8" slack="0"/>
<pin id="286" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_7/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="sext_ln844_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="9" slack="0"/>
<pin id="292" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln844/3 "/>
</bind>
</comp>

<comp id="294" class="1004" name="p_Result_4_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="24" slack="0"/>
<pin id="296" dir="0" index="1" bw="9" slack="0"/>
<pin id="297" dir="0" index="2" bw="8" slack="1"/>
<pin id="298" dir="0" index="3" bw="5" slack="0"/>
<pin id="299" dir="0" index="4" bw="5" slack="0"/>
<pin id="300" dir="1" index="5" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_4/3 "/>
</bind>
</comp>

<comp id="306" class="1004" name="p_Result_8_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="24" slack="0"/>
<pin id="308" dir="0" index="1" bw="9" slack="0"/>
<pin id="309" dir="0" index="2" bw="8" slack="1"/>
<pin id="310" dir="0" index="3" bw="5" slack="0"/>
<pin id="311" dir="0" index="4" bw="5" slack="0"/>
<pin id="312" dir="1" index="5" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_8/3 "/>
</bind>
</comp>

<comp id="318" class="1004" name="p_Result_9_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="24" slack="0"/>
<pin id="320" dir="0" index="1" bw="9" slack="0"/>
<pin id="321" dir="0" index="2" bw="8" slack="1"/>
<pin id="322" dir="0" index="3" bw="5" slack="0"/>
<pin id="323" dir="0" index="4" bw="5" slack="0"/>
<pin id="324" dir="1" index="5" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_9/3 "/>
</bind>
</comp>

<comp id="330" class="1004" name="p_Result_s_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="24" slack="0"/>
<pin id="332" dir="0" index="1" bw="24" slack="0"/>
<pin id="333" dir="0" index="2" bw="8" slack="1"/>
<pin id="334" dir="0" index="3" bw="6" slack="0"/>
<pin id="335" dir="0" index="4" bw="6" slack="0"/>
<pin id="336" dir="1" index="5" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_s/3 "/>
</bind>
</comp>

<comp id="342" class="1004" name="p_Result_10_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="24" slack="0"/>
<pin id="344" dir="0" index="1" bw="24" slack="0"/>
<pin id="345" dir="0" index="2" bw="8" slack="1"/>
<pin id="346" dir="0" index="3" bw="6" slack="0"/>
<pin id="347" dir="0" index="4" bw="6" slack="0"/>
<pin id="348" dir="1" index="5" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_10/3 "/>
</bind>
</comp>

<comp id="354" class="1004" name="p_Result_11_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="24" slack="0"/>
<pin id="356" dir="0" index="1" bw="24" slack="0"/>
<pin id="357" dir="0" index="2" bw="8" slack="1"/>
<pin id="358" dir="0" index="3" bw="6" slack="0"/>
<pin id="359" dir="0" index="4" bw="6" slack="0"/>
<pin id="360" dir="1" index="5" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_11/3 "/>
</bind>
</comp>

<comp id="366" class="1005" name="j_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="11" slack="0"/>
<pin id="368" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="373" class="1005" name="ColorMode_load_read_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="8" slack="1"/>
<pin id="375" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="ColorMode_load_read "/>
</bind>
</comp>

<comp id="377" class="1005" name="sof_read_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="2"/>
<pin id="379" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="sof_read "/>
</bind>
</comp>

<comp id="382" class="1005" name="icmp_ln895_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="1"/>
<pin id="384" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln895 "/>
</bind>
</comp>

<comp id="386" class="1005" name="tmp_last_V_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="2"/>
<pin id="388" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="391" class="1005" name="pix_rgb_V_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="8" slack="1"/>
<pin id="393" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pix_rgb_V "/>
</bind>
</comp>

<comp id="396" class="1005" name="pix_444_V_1_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="8" slack="1"/>
<pin id="398" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pix_444_V_1 "/>
</bind>
</comp>

<comp id="402" class="1005" name="pix_444_V_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="8" slack="1"/>
<pin id="404" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pix_444_V "/>
</bind>
</comp>

<comp id="409" class="1005" name="p_Result_6_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="9" slack="1"/>
<pin id="411" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_6 "/>
</bind>
</comp>

<comp id="414" class="1005" name="p_Result_5_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="9" slack="1"/>
<pin id="416" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_5 "/>
</bind>
</comp>

<comp id="419" class="1005" name="p_Result_7_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="9" slack="1"/>
<pin id="421" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="101"><net_src comp="24" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="106"><net_src comp="40" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="20" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="42" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="18" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="44" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="2" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="46" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="0" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="62" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="22" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="149"><net_src comp="90" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="150"><net_src comp="4" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="151"><net_src comp="6" pin="0"/><net_sink comp="132" pin=2"/></net>

<net id="152"><net_src comp="8" pin="0"/><net_sink comp="132" pin=3"/></net>

<net id="153"><net_src comp="10" pin="0"/><net_sink comp="132" pin=4"/></net>

<net id="154"><net_src comp="12" pin="0"/><net_sink comp="132" pin=5"/></net>

<net id="155"><net_src comp="14" pin="0"/><net_sink comp="132" pin=6"/></net>

<net id="156"><net_src comp="16" pin="0"/><net_sink comp="132" pin=7"/></net>

<net id="157"><net_src comp="92" pin="0"/><net_sink comp="132" pin=9"/></net>

<net id="158"><net_src comp="94" pin="0"/><net_sink comp="132" pin=10"/></net>

<net id="159"><net_src comp="96" pin="0"/><net_sink comp="132" pin=13"/></net>

<net id="160"><net_src comp="96" pin="0"/><net_sink comp="132" pin=14"/></net>

<net id="164"><net_src comp="78" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="171"><net_src comp="161" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="172"><net_src comp="165" pin="4"/><net_sink comp="132" pin=11"/></net>

<net id="206"><net_src comp="198" pin="6"/><net_sink comp="132" pin=8"/></net>

<net id="211"><net_src comp="48" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="218"><net_src comp="212" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="223"><net_src comp="212" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="114" pin="2"/><net_sink comp="219" pin=1"/></net>

<net id="229"><net_src comp="212" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="50" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="235"><net_src comp="215" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="102" pin="2"/><net_sink comp="231" pin=1"/></net>

<net id="241"><net_src comp="225" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="245"><net_src comp="126" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="252"><net_src comp="64" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="253"><net_src comp="126" pin="2"/><net_sink comp="246" pin=1"/></net>

<net id="254"><net_src comp="66" pin="0"/><net_sink comp="246" pin=2"/></net>

<net id="255"><net_src comp="68" pin="0"/><net_sink comp="246" pin=3"/></net>

<net id="262"><net_src comp="64" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="126" pin="2"/><net_sink comp="256" pin=1"/></net>

<net id="264"><net_src comp="70" pin="0"/><net_sink comp="256" pin=2"/></net>

<net id="265"><net_src comp="72" pin="0"/><net_sink comp="256" pin=3"/></net>

<net id="271"><net_src comp="74" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="272"><net_src comp="76" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="273"><net_src comp="242" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="279"><net_src comp="74" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="280"><net_src comp="76" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="281"><net_src comp="246" pin="4"/><net_sink comp="274" pin=2"/></net>

<net id="287"><net_src comp="74" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="288"><net_src comp="76" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="289"><net_src comp="242" pin="1"/><net_sink comp="282" pin=2"/></net>

<net id="293"><net_src comp="176" pin="6"/><net_sink comp="290" pin=0"/></net>

<net id="301"><net_src comp="88" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="302"><net_src comp="290" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="303"><net_src comp="66" pin="0"/><net_sink comp="294" pin=3"/></net>

<net id="304"><net_src comp="68" pin="0"/><net_sink comp="294" pin=4"/></net>

<net id="305"><net_src comp="294" pin="5"/><net_sink comp="187" pin=2"/></net>

<net id="313"><net_src comp="88" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="314"><net_src comp="290" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="315"><net_src comp="66" pin="0"/><net_sink comp="306" pin=3"/></net>

<net id="316"><net_src comp="68" pin="0"/><net_sink comp="306" pin=4"/></net>

<net id="317"><net_src comp="306" pin="5"/><net_sink comp="187" pin=4"/></net>

<net id="325"><net_src comp="88" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="326"><net_src comp="290" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="327"><net_src comp="66" pin="0"/><net_sink comp="318" pin=3"/></net>

<net id="328"><net_src comp="68" pin="0"/><net_sink comp="318" pin=4"/></net>

<net id="329"><net_src comp="318" pin="5"/><net_sink comp="187" pin=0"/></net>

<net id="337"><net_src comp="88" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="338"><net_src comp="187" pin="6"/><net_sink comp="330" pin=1"/></net>

<net id="339"><net_src comp="70" pin="0"/><net_sink comp="330" pin=3"/></net>

<net id="340"><net_src comp="72" pin="0"/><net_sink comp="330" pin=4"/></net>

<net id="341"><net_src comp="330" pin="5"/><net_sink comp="198" pin=2"/></net>

<net id="349"><net_src comp="88" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="350"><net_src comp="187" pin="6"/><net_sink comp="342" pin=1"/></net>

<net id="351"><net_src comp="70" pin="0"/><net_sink comp="342" pin=3"/></net>

<net id="352"><net_src comp="72" pin="0"/><net_sink comp="342" pin=4"/></net>

<net id="353"><net_src comp="342" pin="5"/><net_sink comp="198" pin=4"/></net>

<net id="361"><net_src comp="88" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="362"><net_src comp="187" pin="6"/><net_sink comp="354" pin=1"/></net>

<net id="363"><net_src comp="70" pin="0"/><net_sink comp="354" pin=3"/></net>

<net id="364"><net_src comp="72" pin="0"/><net_sink comp="354" pin=4"/></net>

<net id="365"><net_src comp="354" pin="5"/><net_sink comp="198" pin=0"/></net>

<net id="369"><net_src comp="98" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="371"><net_src comp="366" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="372"><net_src comp="366" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="376"><net_src comp="108" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="380"><net_src comp="120" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="385"><net_src comp="219" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="389"><net_src comp="231" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="132" pin=12"/></net>

<net id="394"><net_src comp="242" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="342" pin=2"/></net>

<net id="399"><net_src comp="246" pin="4"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="294" pin=2"/></net>

<net id="401"><net_src comp="396" pin="1"/><net_sink comp="318" pin=2"/></net>

<net id="405"><net_src comp="256" pin="4"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="306" pin=2"/></net>

<net id="407"><net_src comp="402" pin="1"/><net_sink comp="330" pin=2"/></net>

<net id="408"><net_src comp="402" pin="1"/><net_sink comp="354" pin=2"/></net>

<net id="412"><net_src comp="266" pin="3"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="417"><net_src comp="274" pin="3"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="176" pin=4"/></net>

<net id="422"><net_src comp="282" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="176" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: m_axis_video_V_data_V | {3 }
	Port: m_axis_video_V_keep_V | {3 }
	Port: m_axis_video_V_strb_V | {3 }
	Port: m_axis_video_V_user_V | {3 }
	Port: m_axis_video_V_last_V | {3 }
	Port: m_axis_video_V_id_V | {3 }
	Port: m_axis_video_V_dest_V | {3 }
	Port: OutYUV | {}
 - Input state : 
	Port: MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2 : sof | {1 }
	Port: MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2 : cols | {1 }
	Port: MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2 : m_axis_video_V_data_V | {}
	Port: MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2 : m_axis_video_V_keep_V | {}
	Port: MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2 : m_axis_video_V_strb_V | {}
	Port: MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2 : m_axis_video_V_user_V | {}
	Port: MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2 : m_axis_video_V_last_V | {}
	Port: MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2 : m_axis_video_V_id_V | {}
	Port: MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2 : m_axis_video_V_dest_V | {}
	Port: MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2 : ColorMode_load | {1 }
	Port: MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2 : sub | {1 }
	Port: MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2 : OutYUV | {2 }
  - Chain level:
	State 1
		store_ln0 : 1
		j_1 : 1
		zext_ln895 : 2
		icmp_ln895 : 2
		j_2 : 2
		br_ln895 : 3
		tmp_last_V : 3
		store_ln895 : 3
	State 2
		p_Result_6 : 1
		p_Result_5 : 1
		p_Result_7 : 1
	State 3
		sext_ln844 : 1
		p_Result_4 : 2
		p_Result_8 : 2
		p_Result_9 : 2
		p_Val2_6 : 3
		p_Result_s : 4
		p_Result_10 : 4
		p_Result_11 : 4
		axi_data_V_12 : 5
		write_ln304 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|
| Operation|         Functional Unit         |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|
|   icmp   |        icmp_ln895_fu_219        |    0    |    11   |
|          |        tmp_last_V_fu_231        |    0    |    12   |
|----------|---------------------------------|---------|---------|
|    add   |            j_2_fu_225           |    0    |    12   |
|----------|---------------------------------|---------|---------|
|          |       sub_read_read_fu_102      |    0    |    0    |
|          | ColorMode_load_read_read_fu_108 |    0    |    0    |
|   read   |      cols_read_read_fu_114      |    0    |    0    |
|          |       sof_read_read_fu_120      |    0    |    0    |
|          |     OutYUV_read_read_fu_126     |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   write  |     write_ln304_write_fu_132    |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   zext   |        zext_ln895_fu_215        |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   trunc  |         pix_rgb_V_fu_242        |    0    |    0    |
|----------|---------------------------------|---------|---------|
|partselect|        pix_444_V_1_fu_246       |    0    |    0    |
|          |         pix_444_V_fu_256        |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |        p_Result_6_fu_266        |    0    |    0    |
|bitconcatenate|        p_Result_5_fu_274        |    0    |    0    |
|          |        p_Result_7_fu_282        |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   sext   |        sext_ln844_fu_290        |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |        p_Result_4_fu_294        |    0    |    0    |
|          |        p_Result_8_fu_306        |    0    |    0    |
|  partset |        p_Result_9_fu_318        |    0    |    0    |
|          |        p_Result_s_fu_330        |    0    |    0    |
|          |        p_Result_10_fu_342       |    0    |    0    |
|          |        p_Result_11_fu_354       |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   Total  |                                 |    0    |    35   |
|----------|---------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|ColorMode_load_read_reg_373|    8   |
|   axi_data_V_12_reg_195   |   24   |
|     icmp_ln895_reg_382    |    1   |
|         j_reg_366         |   11   |
|     p_Result_5_reg_414    |    9   |
|     p_Result_6_reg_409    |    9   |
|     p_Result_7_reg_419    |    9   |
|      p_Val2_6_reg_184     |   24   |
|      p_Val2_s_reg_173     |    9   |
|    pix_444_V_1_reg_396    |    8   |
|     pix_444_V_reg_402     |    8   |
|     pix_rgb_V_reg_391     |    8   |
|      sof_read_reg_377     |    1   |
|     tmp_last_V_reg_386    |    1   |
|     tmp_user_V_reg_161    |    1   |
+---------------------------+--------+
|           Total           |   131  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   35   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   131  |    -   |
+-----------+--------+--------+
|   Total   |   131  |   35   |
+-----------+--------+--------+
