# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
ls
# full_adder.v  rcs.v  transcript        
vlog rcs.v +acc
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 20:06:25 on Aug 28,2025
# vlog -reportprogress 300 rcs.v "+acc" 
# -- Compiling module full_adder
# -- Compiling module full_adder_tb
# -- Compiling module rcs
# ** Error: rcs.v(5): (vlog-13282) 'F1' already declared in this scope.
# ** Error: rcs.v(6): (vlog-13282) 'F1' already declared in this scope.
# ** Error: rcs.v(7): (vlog-13282) 'F1' already declared in this scope.
# -- Compiling module rcs_tb
# ** Error: (vlog-13069) rcs.v(11): near ":": syntax error, unexpected ':', expecting ';'.
# End time: 20:06:25 on Aug 28,2025, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# C:/questasim64_10.7c/win64/vlog failed.
vlog rcs.v +acc
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 20:06:56 on Aug 28,2025
# vlog -reportprogress 300 rcs.v "+acc" 
# -- Compiling module full_adder
# -- Compiling module full_adder_tb
# -- Compiling module rcs
# -- Compiling module rcs_tb
# ** Error: (vlog-13069) rcs.v(11): near ":": syntax error, unexpected ':', expecting ';'.
# End time: 20:06:56 on Aug 28,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# C:/questasim64_10.7c/win64/vlog failed.
vlog rcs.v +acc
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 20:07:16 on Aug 28,2025
# vlog -reportprogress 300 rcs.v "+acc" 
# -- Compiling module full_adder
# -- Compiling module full_adder_tb
# -- Compiling module rcs
# -- Compiling module rcs_tb
# 
# Top level modules:
# 	full_adder_tb
# 	rcs_tb
# End time: 20:07:16 on Aug 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim rcs_tb
# vsim rcs_tb 
# Start time: 20:07:30 on Aug 28,2025
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.rcs_tb(fast)
# Loading work.rcs(fast)
# Loading work.full_adder(fast)
add wave *
run -all
# a=0100    b=0001   bin=1    d=0011   bout=1   $time+0000000000000000000000000000000000000000000000000000000000000000 
# a=0011    b=1101   bin=1    d=0110   bout=0   $time+0000000000000000000000000000000000000000000000000000000000001010 
# a=0101    b=0010   bin=1    d=0011   bout=1   $time+0000000000000000000000000000000000000000000000000000000000010100 
# a=1101    b=0110   bin=1    d=0111   bout=1   $time+0000000000000000000000000000000000000000000000000000000000011110 
# a=1101    b=1100   bin=1    d=0001   bout=1   $time+0000000000000000000000000000000000000000000000000000000000101000 
# a=0110    b=0101   bin=0    d=0000   bout=1   $time+0000000000000000000000000000000000000000000000000000000000110010 
# a=0101    b=0111   bin=0    d=1101   bout=0   $time+0000000000000000000000000000000000000000000000000000000000111100 
# a=1111    b=0010   bin=0    d=1100   bout=1   $time+0000000000000000000000000000000000000000000000000000000001000110 
# a=1000    b=0101   bin=0    d=0010   bout=1   $time+0000000000000000000000000000000000000000000000000000000001010000 
# a=1101    b=1101   bin=1    d=0000   bout=1   $time+0000000000000000000000000000000000000000000000000000000001011010 
run -all
vlog rcs.v +acc
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 20:10:02 on Aug 28,2025
# vlog -reportprogress 300 rcs.v "+acc" 
# -- Compiling module full_adder
# -- Compiling module full_adder_tb
# -- Compiling module rcs
# -- Compiling module rcs_tb
# 
# Top level modules:
# 	full_adder_tb
# 	rcs_tb
# End time: 20:10:02 on Aug 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim rcs_tb
# End time: 20:10:08 on Aug 28,2025, Elapsed time: 0:02:38
# Errors: 0, Warnings: 0
# vsim rcs_tb 
# Start time: 20:10:08 on Aug 28,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.rcs_tb(fast)
# Loading work.rcs(fast)
# Loading work.full_adder(fast)
add wave *
run -all
# a=0100    b=0001   bin=1    d=0011   bout=1   $time=0 
# a=0011    b=1101   bin=1    d=0110   bout=0   $time=10 
# a=0101    b=0010   bin=1    d=0011   bout=1   $time=20 
# a=1101    b=0110   bin=1    d=0111   bout=1   $time=30 
# a=1101    b=1100   bin=1    d=0001   bout=1   $time=40 
# a=0110    b=0101   bin=0    d=0000   bout=1   $time=50 
# a=0101    b=0111   bin=0    d=1101   bout=0   $time=60 
# a=1111    b=0010   bin=0    d=1100   bout=1   $time=70 
# a=1000    b=0101   bin=0    d=0010   bout=1   $time=80 
# a=1101    b=1101   bin=1    d=0000   bout=1   $time=90 
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 20:11:48 on Aug 28,2025
# vlog -reportprogress 300 rcs.v "+acc" 
# -- Compiling module full_adder
# -- Compiling module full_adder_tb
# -- Compiling module rcs
# -- Compiling module rcs_tb
# 
# Top level modules:
# 	full_adder_tb
# 	rcs_tb
# End time: 20:11:48 on Aug 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:11:49 on Aug 28,2025, Elapsed time: 0:01:41
# Errors: 0, Warnings: 0
# vsim rcs_tb 
# Start time: 20:11:49 on Aug 28,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.rcs_tb(fast)
# Loading work.rcs(fast)
# Loading work.full_adder(fast)
# a=0100    b=0001   bin=1    d=0011   bout=1   $time=0 
# a=0011    b=1101   bin=1    d=0110   bout=0   $time=10 
# a=0101    b=0010   bin=1    d=0011   bout=1   $time=20 
# a=1101    b=0110   bin=1    d=0111   bout=1   $time=30 
# a=1101    b=1100   bin=1    d=0001   bout=1   $time=40 
# a=0110    b=0101   bin=0    d=0000   bout=1   $time=50 
# a=0101    b=0111   bin=0    d=1101   bout=0   $time=60 
# a=1111    b=0010   bin=0    d=1100   bout=1   $time=70 
# a=1000    b=0101   bin=0    d=0010   bout=1   $time=80 
# a=1101    b=1101   bin=1    d=0000   bout=1   $time=90 
write format wave -window .main_pane.wave.interior.cs.body.pw.wf E:/VLSI1ST/GATE_LEVELL/RCS/wave.do
# End time: 20:16:59 on Aug 28,2025, Elapsed time: 0:05:10
# Errors: 0, Warnings: 0
