
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.105210                       # Number of seconds simulated
sim_ticks                                105210234240                       # Number of ticks simulated
final_tick                               633154350252                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 176125                       # Simulator instruction rate (inst/s)
host_op_rate                                   227945                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                5779223                       # Simulator tick rate (ticks/s)
host_mem_usage                               16912136                       # Number of bytes of host memory used
host_seconds                                 18204.91                       # Real time elapsed on the host
sim_insts                                  3206336779                       # Number of instructions simulated
sim_ops                                    4149721580                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1144448                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2540032                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1452672                       # Number of bytes read from this memory
system.physmem.bytes_read::total              5142272                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1464576                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1464576                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         8941                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        19844                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        11349                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 40174                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           11442                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                11442                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        15816                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     10877725                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        15816                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     24142442                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        17033                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     13807326                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                48876158                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        15816                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        15816                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        17033                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              48664                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          13920471                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               13920471                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          13920471                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        15816                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     10877725                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        15816                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     24142442                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        17033                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     13807326                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               62796629                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               252302721                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        20663636                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     16894049                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2012847                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8479561                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8111150                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2118079                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        91510                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    199057201                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             116101570                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           20663636                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10229229                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             24184333                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5585240                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4863341                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         12193635                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      2014430                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    231643726                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.614566                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.958454                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       207459393     89.56%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1161076      0.50%     90.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1770639      0.76%     90.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2417806      1.04%     91.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2484516      1.07%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2077766      0.90%     93.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1182590      0.51%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1737393      0.75%     95.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        11352547      4.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    231643726                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.081900                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.460168                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       196779061                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7160532                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         24119949                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        45575                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3538608                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3410276                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          237                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     142241873                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1332                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3538608                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       197336863                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1372908                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      4381274                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         23617166                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1396906                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     142151701                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         1425                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        316039                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       557938                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         1425                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    197536521                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    661584605                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    661584605                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170748560                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        26787916                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        39078                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        22409                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4060226                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13495304                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7402501                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       131360                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1665508                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         141957580                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        39063                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        134646148                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        27355                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     16144345                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     38339529                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         5727                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    231643726                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.581264                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.270210                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    174658402     75.40%     75.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23276263     10.05%     85.45% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12021202      5.19%     90.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      9021343      3.89%     94.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7024326      3.03%     97.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2824116      1.22%     98.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1794972      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       909080      0.39%     99.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       114022      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    231643726                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          24135     10.18%     10.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     10.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     10.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     10.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     10.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     10.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     10.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     10.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     10.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     10.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     10.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     10.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     10.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     10.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     10.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     10.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     10.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     10.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     10.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     10.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     10.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     10.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     10.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     10.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     10.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     10.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     10.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     10.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         86794     36.59%     46.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       126258     53.23%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    112807312     83.78%     83.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2088512      1.55%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16669      0.01%     85.34% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12388660      9.20%     94.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7344995      5.46%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     134646148                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.533669                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             237187                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.001762                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    501200560                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    158141332                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    132627778                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     134883335                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       314370                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2227433                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           32                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          344                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       180088                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked           94                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3538608                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1100069                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       128226                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    141996644                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        65006                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13495304                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7402501                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        22395                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         94764                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          344                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1172787                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1144445                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2317232                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    132818368                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     11682769                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1827776                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19025969                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        18772970                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7343200                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.526425                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             132627953                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            132627778                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         76340740                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        204493971                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.525669                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.373315                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122904055                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     19100582                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33336                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2045766                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    228105118                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.538804                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.387893                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    177820838     77.96%     77.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     24810743     10.88%     88.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9410752      4.13%     92.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4545993      1.99%     94.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3783177      1.66%     96.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      2249846      0.99%     97.60% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1887947      0.83%     98.42% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       842367      0.37%     98.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2753455      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    228105118                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122904055                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18490280                       # Number of memory references committed
system.switch_cpus0.commit.loads             11267871                       # Number of loads committed
system.switch_cpus0.commit.membars              16668                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17627217                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110781424                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2507745                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2753455                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           367356300                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          287548147                       # The number of ROB writes
system.switch_cpus0.timesIdled                3100508                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               20658995                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122904055                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.523027                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.523027                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.396349                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.396349                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       598630164                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      184024935                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      132391123                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33336                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               252302721                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        22823834                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18487063                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2089537                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9023583                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8596049                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2561653                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        94394                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    192814850                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             126909840                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           22823834                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11157702                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             27796223                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6418084                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4734488                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12065082                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2088253                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    229627406                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.679187                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.051846                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       201831183     87.90%     87.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2590464      1.13%     89.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2029972      0.88%     89.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         4785445      2.08%     91.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1031142      0.45%     92.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1603725      0.70%     93.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1229820      0.54%     93.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          774183      0.34%     94.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13751472      5.99%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    229627406                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.090462                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.503006                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       190675545                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6937016                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         27683505                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        93023                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4238313                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3938329                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        44119                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     155652193                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        79910                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4238313                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       191202857                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1782974                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      3674245                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         27217901                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1511112                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     155505787                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        24400                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        288776                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       558864                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents       203335                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    218742464                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    725669933                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    725669933                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    177537081                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        41205359                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        38847                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        21647                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4922970                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     15118647                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7514521                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       140068                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1671659                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         154393557                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        38833                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        144974083                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       149299                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     25843259                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     53932107                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         4441                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    229627406                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.631345                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.302603                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    167147976     72.79%     72.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     26764818     11.66%     84.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12980358      5.65%     90.10% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8683040      3.78%     93.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8034926      3.50%     97.38% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2700966      1.18%     98.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2786288      1.21%     99.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       395105      0.17%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       133929      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    229627406                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         416735     59.05%     59.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     59.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     59.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     59.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     59.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     59.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     59.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     59.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     59.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     59.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     59.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     59.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     59.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     59.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     59.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     59.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     59.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     59.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     59.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     59.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     59.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     59.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     59.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     59.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     59.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     59.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     59.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     59.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        144691     20.50%     79.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       144338     20.45%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    121766341     83.99%     83.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2196369      1.52%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17197      0.01%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13540451      9.34%     94.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7453725      5.14%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     144974083                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.574604                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             705764                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.004868                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    520430635                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    180276150                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    141258200                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     145679847                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       364299                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3434366                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1062                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          501                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       206992                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4238313                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1148044                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       101119                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    154432390                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        10668                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     15118647                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7514521                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        21637                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         85297                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          501                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1133423                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1188087                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2321510                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    142334107                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13073170                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2639976                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20525497                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20177289                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7452327                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.564140                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             141258987                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            141258200                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         83650441                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        231002030                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.559876                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.362120                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    104007734                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    127731526                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     26702143                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34392                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2092367                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    225389093                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.566716                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.371495                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    171762256     76.21%     76.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     25236127     11.20%     87.40% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11016604      4.89%     92.29% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      6259019      2.78%     95.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4537439      2.01%     97.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1778644      0.79%     97.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1378606      0.61%     98.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       992662      0.44%     98.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2427736      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    225389093                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    104007734                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     127731526                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18991799                       # Number of memory references committed
system.switch_cpus1.commit.loads             11684277                       # Number of loads committed
system.switch_cpus1.commit.membars              17196                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18352556                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        115090767                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2600417                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2427736                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           377395026                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          313105812                       # The number of ROB writes
system.switch_cpus1.timesIdled                3118467                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               22675315                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          104007734                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            127731526                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    104007734                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.425807                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.425807                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.412234                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.412234                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       641093352                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      196709750                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      143734071                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34392                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               252302721                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        18897769                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     16774826                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1632148                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9947021                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9665038                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         1204943                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        47443                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    203572249                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             106946014                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           18897769                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     10869981                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             21638471                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        4979306                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       2120559                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12452204                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1626732                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    230669903                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.522604                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.772802                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       209031432     90.62%     90.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          984765      0.43%     91.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         1831924      0.79%     91.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         1590272      0.69%     92.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         3194200      1.38%     93.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         3860246      1.67%     95.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          928854      0.40%     95.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          507165      0.22%     96.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         8741045      3.79%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    230669903                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.074901                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.423880                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       202083421                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      3624922                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         21604705                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        22602                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3334251                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      1856056                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         4373                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     120479172                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1332                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3334251                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       202327050                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1758275                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1136675                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         21373773                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       739869                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     120379043                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         78357                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       453918                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    159035121                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    544381453                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    544381453                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    131594145                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        27440969                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        16634                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         8323                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2310057                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     20886794                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      3721319                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        66402                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       829889                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         119925941                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        16633                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        113938919                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        72046                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     18005791                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     37782561                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           13                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    230669903                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.493948                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.177090                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    181904583     78.86%     78.86% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     20461040      8.87%     87.73% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     10474386      4.54%     92.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      6028130      2.61%     94.88% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      6721358      2.91%     97.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3357304      1.46%     99.25% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      1349183      0.58%     99.84% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       313685      0.14%     99.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        60234      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    230669903                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         211503     48.22%     48.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     48.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     48.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     48.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     48.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     48.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     48.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     48.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     48.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     48.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     48.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     48.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     48.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     48.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     48.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     48.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     48.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     48.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     48.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     48.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     48.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     48.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     48.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     48.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     48.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     48.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     48.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     48.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     48.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        159541     36.37%     84.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        67588     15.41%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     89496048     78.55%     78.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       906022      0.80%     79.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     79.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     79.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     79.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     79.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     79.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     79.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     79.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     79.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     79.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     79.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     79.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     79.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     79.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         8311      0.01%     79.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     79.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     19826065     17.40%     96.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      3702473      3.25%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     113938919                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.451596                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             438632                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.003850                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    459058419                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    137948639                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    111306263                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     114377551                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       201666                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3455111                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          308                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          274                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        93853                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3334251                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        1238034                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        58360                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    119942574                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts         5176                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     20886794                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      3721319                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         8323                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         33563                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents          462                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          274                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       738546                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       979468                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      1718014                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    112929837                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     19579350                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1009082                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            23281779                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        17446025                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           3702429                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.447597                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             111336048                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            111306263                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         63674842                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        147184413                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.441162                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.432619                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     89571939                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    100975732                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     18969328                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        16620                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1636104                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    227335652                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.444170                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.294049                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    189469272     83.34%     83.34% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     14372962      6.32%     89.67% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     11197158      4.93%     94.59% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      2218668      0.98%     95.57% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      2804959      1.23%     96.80% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       952166      0.42%     97.22% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      4047289      1.78%     99.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       897374      0.39%     99.39% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      1375804      0.61%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    227335652                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     89571939                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     100975732                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              21059148                       # Number of memory references committed
system.switch_cpus2.commit.loads             17431682                       # Number of loads committed
system.switch_cpus2.commit.membars               8310                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          15921272                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         87853882                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      1280390                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      1375804                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           345904908                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          243224443                       # The number of ROB writes
system.switch_cpus2.timesIdled                5367110                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               21632818                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           89571939                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            100975732                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     89571939                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.816761                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.816761                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.355018                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.355018                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       522843951                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      145275614                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      127336672                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         16620                       # number of misc regfile writes
system.l20.replacements                          8954                       # number of replacements
system.l20.tagsinuse                     10239.972993                       # Cycle average of tags in use
system.l20.total_refs                          552162                       # Total number of references to valid blocks.
system.l20.sampled_refs                         19194                       # Sample count of references to valid blocks.
system.l20.avg_refs                         28.767427                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          562.906361                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     7.475061                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3829.768134                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          5839.823437                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.054971                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000730                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.374001                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.570295                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999997                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        43657                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  43657                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           25488                       # number of Writeback hits
system.l20.Writeback_hits::total                25488                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        43657                       # number of demand (read+write) hits
system.l20.demand_hits::total                   43657                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        43657                       # number of overall hits
system.l20.overall_hits::total                  43657                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         8936                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 8949                       # number of ReadReq misses
system.l20.ReadExReq_misses::switch_cpus0.data            5                       # number of ReadExReq misses
system.l20.ReadExReq_misses::total                  5                       # number of ReadExReq misses
system.l20.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         8941                       # number of demand (read+write) misses
system.l20.demand_misses::total                  8954                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         8941                       # number of overall misses
system.l20.overall_misses::total                 8954                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2900443                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   2025251923                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     2028152366                       # number of ReadReq miss cycles
system.l20.ReadExReq_miss_latency::switch_cpus0.data       960254                       # number of ReadExReq miss cycles
system.l20.ReadExReq_miss_latency::total       960254                       # number of ReadExReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2900443                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   2026212177                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      2029112620                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2900443                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   2026212177                       # number of overall miss cycles
system.l20.overall_miss_latency::total     2029112620                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        52593                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              52606                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        25488                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            25488                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data            5                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total                5                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        52598                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               52611                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        52598                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              52611                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.169909                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.170114                       # miss rate for ReadReq accesses
system.l20.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l20.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.169987                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.170193                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.169987                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.170193                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst       223111                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 226639.651186                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 226634.525198                       # average ReadReq miss latency
system.l20.ReadExReq_avg_miss_latency::switch_cpus0.data 192050.800000                       # average ReadExReq miss latency
system.l20.ReadExReq_avg_miss_latency::total 192050.800000                       # average ReadExReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst       223111                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 226620.308355                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 226615.213312                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst       223111                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 226620.308355                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 226615.213312                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                5912                       # number of writebacks
system.l20.writebacks::total                     5912                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         8936                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            8949                       # number of ReadReq MSHR misses
system.l20.ReadExReq_mshr_misses::switch_cpus0.data            5                       # number of ReadExReq MSHR misses
system.l20.ReadExReq_mshr_misses::total             5                       # number of ReadExReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         8941                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             8954                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         8941                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            8954                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2096624                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1472045401                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1474142025                       # number of ReadReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::switch_cpus0.data       650380                       # number of ReadExReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::total       650380                       # number of ReadExReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2096624                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1472695781                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1474792405                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2096624                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1472695781                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1474792405                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.169909                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.170114                       # mshr miss rate for ReadReq accesses
system.l20.ReadExReq_mshr_miss_rate::switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.l20.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.169987                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.170193                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.169987                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.170193                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 161278.769231                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 164732.027865                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 164727.011398                       # average ReadReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data       130076                       # average ReadExReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::total       130076                       # average ReadExReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 161278.769231                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 164712.647467                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 164707.661939                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 161278.769231                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 164712.647467                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 164707.661939                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         19858                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          733031                       # Total number of references to valid blocks.
system.l21.sampled_refs                         30098                       # Sample count of references to valid blocks.
system.l21.avg_refs                         24.354808                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          253.251529                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     7.783409                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  3699.397596                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          6279.567466                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.024732                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000760                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.361269                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.613239                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        56493                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  56493                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           20761                       # number of Writeback hits
system.l21.Writeback_hits::total                20761                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        56493                       # number of demand (read+write) hits
system.l21.demand_hits::total                   56493                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        56493                       # number of overall hits
system.l21.overall_hits::total                  56493                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        19844                       # number of ReadReq misses
system.l21.ReadReq_misses::total                19857                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        19844                       # number of demand (read+write) misses
system.l21.demand_misses::total                 19857                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        19844                       # number of overall misses
system.l21.overall_misses::total                19857                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      3170882                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   4655207987                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     4658378869                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      3170882                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   4655207987                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      4658378869                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      3170882                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   4655207987                       # number of overall miss cycles
system.l21.overall_miss_latency::total     4658378869                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        76337                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              76350                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        20761                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            20761                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        76337                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               76350                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        76337                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              76350                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.259953                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.260079                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.259953                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.260079                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.259953                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.260079                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst       243914                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 234590.202933                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 234596.307045                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst       243914                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 234590.202933                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 234596.307045                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst       243914                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 234590.202933                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 234596.307045                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3654                       # number of writebacks
system.l21.writebacks::total                     3654                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        19844                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           19857                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        19844                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            19857                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        19844                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           19857                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2365451                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   3426725785                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   3429091236                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2365451                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   3426725785                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   3429091236                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2365451                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   3426725785                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   3429091236                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.259953                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.260079                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.259953                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.260079                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.259953                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.260079                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 181957.769231                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 172683.218353                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 172689.290225                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 181957.769231                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 172683.218353                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 172689.290225                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 181957.769231                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 172683.218353                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 172689.290225                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         11363                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          196775                       # Total number of references to valid blocks.
system.l22.sampled_refs                         23651                       # Sample count of references to valid blocks.
system.l22.avg_refs                          8.319944                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          493.527680                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     8.802814                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  5157.122792                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          6628.546714                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.040163                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000716                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.419688                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.539433                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        34426                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  34426                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            9182                       # number of Writeback hits
system.l22.Writeback_hits::total                 9182                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        34426                       # number of demand (read+write) hits
system.l22.demand_hits::total                   34426                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        34426                       # number of overall hits
system.l22.overall_hits::total                  34426                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        11349                       # number of ReadReq misses
system.l22.ReadReq_misses::total                11363                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        11349                       # number of demand (read+write) misses
system.l22.demand_misses::total                 11363                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        11349                       # number of overall misses
system.l22.overall_misses::total                11363                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      3144717                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   2596240624                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     2599385341                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      3144717                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   2596240624                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      2599385341                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      3144717                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   2596240624                       # number of overall miss cycles
system.l22.overall_miss_latency::total     2599385341                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        45775                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              45789                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         9182                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             9182                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        45775                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               45789                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        45775                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              45789                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.247930                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.248160                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.247930                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.248160                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.247930                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.248160                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 224622.642857                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 228763.822716                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 228758.720496                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 224622.642857                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 228763.822716                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 228758.720496                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 224622.642857                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 228763.822716                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 228758.720496                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                1876                       # number of writebacks
system.l22.writebacks::total                     1876                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        11349                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           11363                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        11349                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            11363                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        11349                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           11363                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2277803                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   1893640788                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   1895918591                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2277803                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   1893640788                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   1895918591                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2277803                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   1893640788                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   1895918591                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.247930                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.248160                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.247930                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.248160                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.247930                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.248160                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 162700.214286                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 166855.298969                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 166850.179618                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 162700.214286                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 166855.298969                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 166850.179618                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 162700.214286                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 166855.298969                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 166850.179618                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               492.996194                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012201240                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   493                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2053146.531440                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996194                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          480                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020827                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.769231                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.790058                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12193618                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12193618                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12193618                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12193618                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12193618                       # number of overall hits
system.cpu0.icache.overall_hits::total       12193618                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           17                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           17                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           17                       # number of overall misses
system.cpu0.icache.overall_misses::total           17                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3955074                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3955074                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3955074                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3955074                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3955074                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3955074                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12193635                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12193635                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12193635                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12193635                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12193635                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12193635                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 232651.411765                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 232651.411765                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 232651.411765                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 232651.411765                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 232651.411765                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 232651.411765                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            4                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            4                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3008835                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3008835                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3008835                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3008835                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3008835                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3008835                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 231448.846154                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 231448.846154                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 231448.846154                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 231448.846154                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 231448.846154                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 231448.846154                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 52598                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               171842094                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 52854                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               3251.259961                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   233.294426                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    22.705574                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.911306                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.088694                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      8574035                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        8574035                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7184977                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7184977                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17502                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17502                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16668                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16668                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     15759012                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        15759012                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     15759012                       # number of overall hits
system.cpu0.dcache.overall_hits::total       15759012                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       149095                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       149095                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         3084                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         3084                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       152179                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        152179                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       152179                       # number of overall misses
system.cpu0.dcache.overall_misses::total       152179                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  16924960069                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  16924960069                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data    605925345                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    605925345                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  17530885414                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  17530885414                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  17530885414                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  17530885414                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      8723130                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      8723130                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7188061                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7188061                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17502                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17502                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     15911191                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     15911191                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     15911191                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     15911191                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.017092                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.017092                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000429                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000429                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.009564                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.009564                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.009564                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.009564                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 113517.958811                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 113517.958811                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 196473.847276                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 196473.847276                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 115199.110350                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 115199.110350                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 115199.110350                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 115199.110350                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      1015908                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              7                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets 145129.714286                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        25488                       # number of writebacks
system.cpu0.dcache.writebacks::total            25488                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        96502                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        96502                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data         3079                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         3079                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        99581                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        99581                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        99581                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        99581                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        52593                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        52593                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            5                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            5                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        52598                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        52598                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        52598                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        52598                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   4965756835                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   4965756835                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      1001754                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      1001754                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   4966758589                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   4966758589                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   4966758589                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   4966758589                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006029                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006029                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.003306                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.003306                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.003306                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.003306                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 94418.588691                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 94418.588691                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 200350.800000                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 200350.800000                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 94428.658675                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 94428.658675                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 94428.658675                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 94428.658675                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               490.997298                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1013928337                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   491                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2065027.162933                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.997298                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          478                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020829                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.766026                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.786855                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12065066                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12065066                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12065066                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12065066                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12065066                       # number of overall hits
system.cpu1.icache.overall_hits::total       12065066                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3770209                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3770209                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3770209                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3770209                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3770209                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3770209                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12065082                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12065082                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12065082                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12065082                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12065082                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12065082                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 235638.062500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 235638.062500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 235638.062500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 235638.062500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 235638.062500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 235638.062500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3278782                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3278782                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3278782                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3278782                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3278782                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3278782                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst       252214                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total       252214                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst       252214                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total       252214                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst       252214                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total       252214                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 76336                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               180422881                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 76592                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2355.636111                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.075535                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.924465                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.902639                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.097361                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9793297                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9793297                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7273129                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7273129                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        21370                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        21370                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17196                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17196                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17066426                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17066426                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17066426                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17066426                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       183810                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       183810                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       183810                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        183810                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       183810                       # number of overall misses
system.cpu1.dcache.overall_misses::total       183810                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  22677767987                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  22677767987                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  22677767987                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  22677767987                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  22677767987                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  22677767987                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9977107                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9977107                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7273129                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7273129                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        21370                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        21370                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17196                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17196                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17250236                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17250236                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17250236                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17250236                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.018423                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.018423                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.010656                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.010656                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.010656                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.010656                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 123376.138333                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 123376.138333                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 123376.138333                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 123376.138333                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 123376.138333                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 123376.138333                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        20761                       # number of writebacks
system.cpu1.dcache.writebacks::total            20761                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       107473                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       107473                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       107473                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       107473                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       107473                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       107473                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        76337                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        76337                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        76337                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        76337                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        76337                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        76337                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   8532067464                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   8532067464                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   8532067464                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   8532067464                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   8532067464                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   8532067464                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.007651                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007651                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004425                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004425                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004425                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004425                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 111768.440782                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 111768.440782                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 111768.440782                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 111768.440782                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 111768.440782                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 111768.440782                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               540.849869                       # Cycle average of tags in use
system.cpu2.icache.total_refs               923385762                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1706812.868762                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.849869                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          527                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022195                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.844551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.866747                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12452190                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12452190                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12452190                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12452190                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12452190                       # number of overall hits
system.cpu2.icache.overall_hits::total       12452190                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           14                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            14                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.cpu2.icache.overall_misses::total           14                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3407917                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3407917                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3407917                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3407917                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3407917                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3407917                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12452204                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12452204                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12452204                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12452204                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12452204                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12452204                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 243422.642857                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 243422.642857                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 243422.642857                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 243422.642857                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 243422.642857                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 243422.642857                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3260917                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3260917                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3260917                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3260917                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3260917                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3260917                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 232922.642857                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 232922.642857                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 232922.642857                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 232922.642857                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 232922.642857                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 232922.642857                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 45775                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               227114433                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 46031                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4933.945233                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   209.383259                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    46.616741                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.817903                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.182097                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     17864062                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       17864062                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      3610795                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       3610795                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         8327                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         8327                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         8310                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         8310                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     21474857                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        21474857                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     21474857                       # number of overall hits
system.cpu2.dcache.overall_hits::total       21474857                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       166434                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       166434                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       166434                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        166434                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       166434                       # number of overall misses
system.cpu2.dcache.overall_misses::total       166434                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  21255784680                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  21255784680                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  21255784680                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  21255784680                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  21255784680                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  21255784680                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     18030496                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     18030496                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      3610795                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3610795                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         8327                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         8327                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         8310                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         8310                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     21641291                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     21641291                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     21641291                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     21641291                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009231                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009231                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.007691                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.007691                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.007691                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.007691                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 127712.995422                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 127712.995422                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 127712.995422                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 127712.995422                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 127712.995422                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 127712.995422                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         9182                       # number of writebacks
system.cpu2.dcache.writebacks::total             9182                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       120659                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       120659                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       120659                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       120659                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       120659                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       120659                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        45775                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        45775                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        45775                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        45775                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        45775                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        45775                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   4933318841                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   4933318841                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   4933318841                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   4933318841                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   4933318841                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   4933318841                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.002539                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002539                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002115                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002115                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002115                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002115                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 107773.213348                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 107773.213348                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 107773.213348                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 107773.213348                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 107773.213348                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 107773.213348                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
