git clone --depth 1 --no-tags https://github.com/akshayanr/traffic_signal_simulator.git f:/verilog_sva_gh_scraper/data/full_repos/672718425
git clone --depth 1 --no-tags https://github.com/Shinhyundo/VGA.git f:/verilog_sva_gh_scraper/data/full_repos/673024403
git clone --depth 1 --no-tags https://github.com/YunJoongChul/Verilog-MaxPooling-08.01.git f:/verilog_sva_gh_scraper/data/full_repos/673191104
git clone --depth 1 --no-tags https://github.com/Promethees/EE2026-project-final.git f:/verilog_sva_gh_scraper/data/full_repos/672584170
git clone --depth 1 --no-tags https://github.com/Sweet-Nemesis/efab.git f:/verilog_sva_gh_scraper/data/full_repos/675382215
git clone --depth 1 --no-tags https://github.com/Failorc/testfailorc.git f:/verilog_sva_gh_scraper/data/full_repos/675376943
git clone --depth 1 --no-tags https://github.com/midolls/goss_test.git f:/verilog_sva_gh_scraper/data/full_repos/675213786
git clone --depth 1 --no-tags https://github.com/mavi62/IIITB_VLSI.git f:/verilog_sva_gh_scraper/data/full_repos/672741663
git clone --depth 1 --no-tags https://github.com/BhaskarBhatt/SP.git f:/verilog_sva_gh_scraper/data/full_repos/676184784
git clone --depth 1 --no-tags https://github.com/n0nsense-404/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/675590876
git clone --depth 1 --no-tags https://github.com/2lambda123/SiliconRE.git f:/verilog_sva_gh_scraper/data/full_repos/677766652
git clone --depth 1 --no-tags https://github.com/ModasirQuayum/verilog_code.git f:/verilog_sva_gh_scraper/data/full_repos/673327344
git clone --depth 1 --no-tags https://github.com/PoojithaBachu/Simple-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/673652592
git clone --depth 1 --no-tags https://github.com/k2ran/FIFO-ALU.git f:/verilog_sva_gh_scraper/data/full_repos/673739444
git clone --depth 1 --no-tags https://github.com/YOTALTEAM/HUAWEI_FIR.git f:/verilog_sva_gh_scraper/data/full_repos/674935932
git clone --depth 1 --no-tags https://github.com/ibrahim0moakkit/mealy_det_110101.git f:/verilog_sva_gh_scraper/data/full_repos/675085792
git clone --depth 1 --no-tags https://github.com/shenjiangqiu/chisel-yifu.git f:/verilog_sva_gh_scraper/data/full_repos/674687588
git clone --depth 1 --no-tags https://github.com/CoditaV22/Infineon-Summer-School-2023.git f:/verilog_sva_gh_scraper/data/full_repos/676176015
git clone --depth 1 --no-tags https://github.com/MaximKatkov/FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/676011689
git clone --depth 1 --no-tags https://github.com/gunavant-s/Gray_Counter-Day-020.git f:/verilog_sva_gh_scraper/data/full_repos/675901540
git clone --depth 1 --no-tags https://github.com/adij125/Digital-Design-Project.git f:/verilog_sva_gh_scraper/data/full_repos/675598017
git clone --depth 1 --no-tags https://github.com/gmejia16/verilog-template.git f:/verilog_sva_gh_scraper/data/full_repos/675829677
git clone --depth 1 --no-tags https://github.com/mmgshash/efabless_test.git f:/verilog_sva_gh_scraper/data/full_repos/675377341
git clone --depth 1 --no-tags https://github.com/a-folabi/efabless_tutorial.git f:/verilog_sva_gh_scraper/data/full_repos/675387156
git clone --depth 1 --no-tags https://github.com/char0815/IC-contest.git f:/verilog_sva_gh_scraper/data/full_repos/675960081
git clone --depth 1 --no-tags https://github.com/Archfx/PhiOS.git f:/verilog_sva_gh_scraper/data/full_repos/674429616
git clone --depth 1 --no-tags https://github.com/ege-turan/ask_v1.git f:/verilog_sva_gh_scraper/data/full_repos/674396162
git clone --depth 1 --no-tags https://github.com/likewise/MoldUPD64.git f:/verilog_sva_gh_scraper/data/full_repos/674654839
git clone --depth 1 --no-tags https://github.com/mo-hosni/timer.git f:/verilog_sva_gh_scraper/data/full_repos/675378448
git clone --depth 1 --no-tags https://github.com/Ryuuba/verilog-dataflow.git f:/verilog_sva_gh_scraper/data/full_repos/676692883
git clone --depth 1 --no-tags https://github.com/ahmedmaher198/16_Bit_ALU.git f:/verilog_sva_gh_scraper/data/full_repos/675785491
git clone --depth 1 --no-tags https://github.com/rowdyic/Verilog-AES_128-Encryptor.git f:/verilog_sva_gh_scraper/data/full_repos/673120955
git clone --depth 1 --no-tags https://github.com/gunavant-s/PIPO_Day-013.git f:/verilog_sva_gh_scraper/data/full_repos/673153820
git clone --depth 1 --no-tags https://github.com/zxtres/zxtres_wrapper.git f:/verilog_sva_gh_scraper/data/full_repos/673095978
git clone --depth 1 --no-tags https://github.com/rohinthram/ctb_hackathon_2k22.git f:/verilog_sva_gh_scraper/data/full_repos/672220201
git clone --depth 1 --no-tags https://github.com/Bismay27/Asyynchronous-FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/672156226
git clone --depth 1 --no-tags https://github.com/PSR0001/100DaysOfRTL.git f:/verilog_sva_gh_scraper/data/full_repos/672878590
git clone --depth 1 --no-tags https://github.com/Sidrameshwer/Approx_mul8bit.git f:/verilog_sva_gh_scraper/data/full_repos/672594209
git clone --depth 1 --no-tags https://github.com/guilp03/Projeto-IH.git f:/verilog_sva_gh_scraper/data/full_repos/672597481
git clone --depth 1 --no-tags https://github.com/darshan-kr/Day-013-SR_flipflop.git f:/verilog_sva_gh_scraper/data/full_repos/672559292
git clone --depth 1 --no-tags https://github.com/Passionfruitx/timetable_ref.git f:/verilog_sva_gh_scraper/data/full_repos/672692513
git clone --depth 1 --no-tags https://github.com/bcdduffy/fpga-prog-projs-main.git f:/verilog_sva_gh_scraper/data/full_repos/672671669
git clone --depth 1 --no-tags https://github.com/YunJoongChul/Verilog-FC84to10-07.28.git f:/verilog_sva_gh_scraper/data/full_repos/671720781
git clone --depth 1 --no-tags https://github.com/LoveJu1y/pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/671843004
git clone --depth 1 --no-tags https://github.com/djkabutar/test_mipi_encoder_decoder.git f:/verilog_sva_gh_scraper/data/full_repos/671353166
git clone --depth 1 --no-tags https://github.com/kayrameral/verilog-works.git f:/verilog_sva_gh_scraper/data/full_repos/671885196
git clone --depth 1 --no-tags https://github.com/Tech-mohankrishna/pes_asic_class.git f:/verilog_sva_gh_scraper/data/full_repos/677604374
git clone --depth 1 --no-tags https://github.com/aadeesh06/5_bit_Array_Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/677061123
git clone --depth 1 --no-tags https://github.com/Sarthak14082003/voting-machine.git f:/verilog_sva_gh_scraper/data/full_repos/677476155
git clone --depth 1 --no-tags https://github.com/Sarthak14082003/DDR.git f:/verilog_sva_gh_scraper/data/full_repos/677402448
git clone --depth 1 --no-tags https://github.com/Dai-dirk/HETA.git f:/verilog_sva_gh_scraper/data/full_repos/672924434
git clone --depth 1 --no-tags https://github.com/HendrikMennen/OneWareTestProj.git f:/verilog_sva_gh_scraper/data/full_repos/675576133
git clone --depth 1 --no-tags https://github.com/no1jiangjiang/HDMI.git f:/verilog_sva_gh_scraper/data/full_repos/672435438
git clone --depth 1 --no-tags https://github.com/siliconised/image_processing_using_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/672430674
git clone --depth 1 --no-tags https://github.com/purveshthummar/4-bit_ALU_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/672524723
git clone --depth 1 --no-tags https://github.com/ccapen/Verilog-IIC.git f:/verilog_sva_gh_scraper/data/full_repos/672663589
git clone --depth 1 --no-tags https://github.com/purveshthummar/edge-detector.git f:/verilog_sva_gh_scraper/data/full_repos/672748565
git clone --depth 1 --no-tags https://github.com/ThomasMJosline/AHB_to_APB_Bridgeproject.git f:/verilog_sva_gh_scraper/data/full_repos/671950192
git clone --depth 1 --no-tags https://github.com/gunavant-s/SISO_Day-014.git f:/verilog_sva_gh_scraper/data/full_repos/673587673
git clone --depth 1 --no-tags https://github.com/sparkdragon586/6.004-computer-structures.git f:/verilog_sva_gh_scraper/data/full_repos/674035844
git clone --depth 1 --no-tags https://github.com/2jyun/FSM_project.git f:/verilog_sva_gh_scraper/data/full_repos/674103654
git clone --depth 1 --no-tags https://github.com/Manikanta-IITB/Design_of_Synchronous_and_Asynchronous_FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/673329900
git clone --depth 1 --no-tags https://github.com/nishudit/UART.git f:/verilog_sva_gh_scraper/data/full_repos/671879538
git clone --depth 1 --no-tags https://github.com/Deviloper007/BIST_fast_6_3_counter.git f:/verilog_sva_gh_scraper/data/full_repos/671874870
git clone --depth 1 --no-tags https://github.com/hariharanrr01/VLSI_CODE.git f:/verilog_sva_gh_scraper/data/full_repos/671820527
git clone --depth 1 --no-tags https://github.com/frosalesoffic/SingleCycleDatapath-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/672100912
git clone --depth 1 --no-tags https://github.com/ayumsh/Computerarch.git f:/verilog_sva_gh_scraper/data/full_repos/671657641
git clone --depth 1 --no-tags https://github.com/MJ-zrz/HeFAMDesignFlow.git f:/verilog_sva_gh_scraper/data/full_repos/671726892
git clone --depth 1 --no-tags https://github.com/YotamElharar/Verilog-mini-projects.git f:/verilog_sva_gh_scraper/data/full_repos/675785003
git clone --depth 1 --no-tags https://github.com/ridhamharsora12/Projects.git f:/verilog_sva_gh_scraper/data/full_repos/674122085
git clone --depth 1 --no-tags https://github.com/dzwyl/wen-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/674195627
git clone --depth 1 --no-tags https://github.com/hubertchoo/FiveStagePipelinedMips.git f:/verilog_sva_gh_scraper/data/full_repos/675180244
git clone --depth 1 --no-tags https://github.com/twsky79/timer_test.git f:/verilog_sva_gh_scraper/data/full_repos/675385737
git clone --depth 1 --no-tags https://github.com/SwagatBhattacharyya/Caravel.git f:/verilog_sva_gh_scraper/data/full_repos/675382059
git clone --depth 1 --no-tags https://github.com/CroosJJSE/basic-gates.git f:/verilog_sva_gh_scraper/data/full_repos/676012301
git clone --depth 1 --no-tags https://github.com/aa389393/risc_v.git f:/verilog_sva_gh_scraper/data/full_repos/676476502
git clone --depth 1 --no-tags https://github.com/AnisHamadouche/FPGAI2023-BSNN.git f:/verilog_sva_gh_scraper/data/full_repos/674616502
git clone --depth 1 --no-tags https://github.com/saquibahmad01/mwscas_test.git f:/verilog_sva_gh_scraper/data/full_repos/675379089
git clone --depth 1 --no-tags https://github.com/arshahtsham/MWSCAS.git f:/verilog_sva_gh_scraper/data/full_repos/675376827
git clone --depth 1 --no-tags https://github.com/aadeesh06/Multiplication_By_Repeated_Addition.git f:/verilog_sva_gh_scraper/data/full_repos/677449493
git clone --depth 1 --no-tags https://github.com/ege-turan/ask_transmit_v1.git f:/verilog_sva_gh_scraper/data/full_repos/677597235
git clone --depth 1 --no-tags https://github.com/bozkuya/Pipeline_Arm_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/677311780
git clone --depth 1 --no-tags https://github.com/EsraaHemdan24/GCD.git f:/verilog_sva_gh_scraper/data/full_repos/677217950
git clone --depth 1 --no-tags https://github.com/deepkanhai/Wallace_multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/677352919
git clone --depth 1 --no-tags https://github.com/AlexApps99/chip8-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/677397332
git clone --depth 1 --no-tags https://github.com/Vakon84/divtiesus.git f:/verilog_sva_gh_scraper/data/full_repos/677683018
git clone --depth 1 --no-tags https://github.com/aadeesh06/Greatest_Common_Divisor.git f:/verilog_sva_gh_scraper/data/full_repos/677693151
git clone --depth 1 --no-tags https://github.com/siddhant23tomar/Dual-issue-Out-of-Order-execution-engine.git f:/verilog_sva_gh_scraper/data/full_repos/675786187
git clone --depth 1 --no-tags https://github.com/Galapple/Image-processing---Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/676515027
git clone --depth 1 --no-tags https://github.com/darshan-kr/Nbit_binary2gray.git f:/verilog_sva_gh_scraper/data/full_repos/671474368
git clone --depth 1 --no-tags https://github.com/Vanshika971/Traffic_Light_Controller_Project.git f:/verilog_sva_gh_scraper/data/full_repos/672474795
git clone --depth 1 --no-tags https://github.com/Andp-25/Verilog-codes.git f:/verilog_sva_gh_scraper/data/full_repos/672227857
git clone --depth 1 --no-tags https://github.com/GorleSaratSai/AHB_to_APB_bridge.git f:/verilog_sva_gh_scraper/data/full_repos/672453127
git clone --depth 1 --no-tags https://github.com/NivedK-S/Traffic-Light-Controller.git f:/verilog_sva_gh_scraper/data/full_repos/672597266
git clone --depth 1 --no-tags https://github.com/Waynelwb/multicycle_cpu.git f:/verilog_sva_gh_scraper/data/full_repos/672516835
git clone --depth 1 --no-tags https://github.com/Mariam-Amin12/AES.git f:/verilog_sva_gh_scraper/data/full_repos/673783722
git clone --depth 1 --no-tags https://github.com/k2ran/Counters-Detectors.git f:/verilog_sva_gh_scraper/data/full_repos/673742071
git clone --depth 1 --no-tags https://github.com/rajitha0119/100-DAYS-OF-RTL--DAY-25.git f:/verilog_sva_gh_scraper/data/full_repos/676109811
git clone --depth 1 --no-tags https://github.com/mtdsousa/landauer-benchmark.git f:/verilog_sva_gh_scraper/data/full_repos/675849500
git clone --depth 1 --no-tags https://github.com/rbostandoust/MIPS-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/676251740
