// Seed: 2071727807
module module_0 ();
  wire id_1;
  ;
  generate
    assign id_1 = id_1;
  endgenerate
  wire id_2 = id_2;
  integer id_3;
  wire id_4;
  ;
endmodule
macromodule module_1 (
    output uwire id_0,
    output tri id_1,
    input wor id_2,
    output supply0 id_3,
    input supply0 id_4,
    output supply1 id_5,
    output tri1 id_6,
    output supply0 id_7,
    output wand id_8,
    input supply0 id_9
    , id_35, id_36,
    input wor id_10,
    output wand id_11,
    input supply1 id_12,
    output tri1 id_13,
    output uwire id_14,
    input wand id_15,
    input tri1 id_16,
    output supply1 id_17,
    output tri1 id_18,
    output uwire id_19,
    output supply1 id_20,
    input tri0 id_21,
    output supply0 id_22,
    input wire id_23,
    output tri1 id_24,
    input wand id_25,
    input uwire id_26,
    output wor id_27,
    input tri0 id_28,
    input tri1 id_29,
    input wand id_30,
    input tri0 id_31,
    input tri0 id_32,
    output tri0 id_33
);
  logic id_37;
  assign id_5 = id_15;
  module_0 modCall_1 ();
endmodule
