Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Mar 19 02:23:54 2023
| Host         : EugeneZen5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file movingblocks_timing_summary_routed.rpt -pb movingblocks_timing_summary_routed.pb -rpx movingblocks_timing_summary_routed.rpx -warn_on_violation
| Design       : movingblocks
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 9 register/latch pins with no clock driven by root clock pin: clock/clk_1hz_reg/Q (HIGH)

 There are 115 register/latch pins with no clock driven by root clock pin: clock/clk_625mhz_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 298 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.513        0.000                      0                   63        0.117        0.000                      0                   63        4.500        0.000                       0                    37  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.513        0.000                      0                   63        0.117        0.000                      0                   63        4.500        0.000                       0                    37  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.513ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.513ns  (required time - arrival time)
  Source:                 clock/counter_1hz_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/counter_1hz_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.998ns  (logic 0.952ns (23.815%)  route 3.046ns (76.185%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.566     5.087    clock/CLOCK_IBUF_BUFG
    SLICE_X32Y48         FDRE                                         r  clock/counter_1hz_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  clock/counter_1hz_reg[19]/Q
                         net (fo=2, routed)           0.859     6.402    clock/counter_1hz[19]
    SLICE_X33Y48         LUT4 (Prop_lut4_I0_O)        0.124     6.526 f  clock/counter_1hz[25]_i_8/O
                         net (fo=1, routed)           0.304     6.830    clock/counter_1hz[25]_i_8_n_0
    SLICE_X33Y47         LUT5 (Prop_lut5_I4_O)        0.124     6.954 f  clock/counter_1hz[25]_i_7/O
                         net (fo=1, routed)           0.409     7.362    clock/counter_1hz[25]_i_7_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.486 f  clock/counter_1hz[25]_i_4/O
                         net (fo=1, routed)           0.433     7.919    clock/counter_1hz[25]_i_4_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I0_O)        0.124     8.043 r  clock/counter_1hz[25]_i_3/O
                         net (fo=26, routed)          1.041     9.085    clock/clk_1hz
    SLICE_X32Y49         FDRE                                         r  clock/counter_1hz_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.446    14.787    clock/CLOCK_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  clock/counter_1hz_reg[21]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X32Y49         FDRE (Setup_fdre_C_R)       -0.429    14.598    clock/counter_1hz_reg[21]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -9.085    
  -------------------------------------------------------------------
                         slack                                  5.513    

Slack (MET) :             5.513ns  (required time - arrival time)
  Source:                 clock/counter_1hz_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/counter_1hz_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.998ns  (logic 0.952ns (23.815%)  route 3.046ns (76.185%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.566     5.087    clock/CLOCK_IBUF_BUFG
    SLICE_X32Y48         FDRE                                         r  clock/counter_1hz_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  clock/counter_1hz_reg[19]/Q
                         net (fo=2, routed)           0.859     6.402    clock/counter_1hz[19]
    SLICE_X33Y48         LUT4 (Prop_lut4_I0_O)        0.124     6.526 f  clock/counter_1hz[25]_i_8/O
                         net (fo=1, routed)           0.304     6.830    clock/counter_1hz[25]_i_8_n_0
    SLICE_X33Y47         LUT5 (Prop_lut5_I4_O)        0.124     6.954 f  clock/counter_1hz[25]_i_7/O
                         net (fo=1, routed)           0.409     7.362    clock/counter_1hz[25]_i_7_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.486 f  clock/counter_1hz[25]_i_4/O
                         net (fo=1, routed)           0.433     7.919    clock/counter_1hz[25]_i_4_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I0_O)        0.124     8.043 r  clock/counter_1hz[25]_i_3/O
                         net (fo=26, routed)          1.041     9.085    clock/clk_1hz
    SLICE_X32Y49         FDRE                                         r  clock/counter_1hz_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.446    14.787    clock/CLOCK_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  clock/counter_1hz_reg[22]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X32Y49         FDRE (Setup_fdre_C_R)       -0.429    14.598    clock/counter_1hz_reg[22]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -9.085    
  -------------------------------------------------------------------
                         slack                                  5.513    

Slack (MET) :             5.513ns  (required time - arrival time)
  Source:                 clock/counter_1hz_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/counter_1hz_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.998ns  (logic 0.952ns (23.815%)  route 3.046ns (76.185%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.566     5.087    clock/CLOCK_IBUF_BUFG
    SLICE_X32Y48         FDRE                                         r  clock/counter_1hz_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  clock/counter_1hz_reg[19]/Q
                         net (fo=2, routed)           0.859     6.402    clock/counter_1hz[19]
    SLICE_X33Y48         LUT4 (Prop_lut4_I0_O)        0.124     6.526 f  clock/counter_1hz[25]_i_8/O
                         net (fo=1, routed)           0.304     6.830    clock/counter_1hz[25]_i_8_n_0
    SLICE_X33Y47         LUT5 (Prop_lut5_I4_O)        0.124     6.954 f  clock/counter_1hz[25]_i_7/O
                         net (fo=1, routed)           0.409     7.362    clock/counter_1hz[25]_i_7_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.486 f  clock/counter_1hz[25]_i_4/O
                         net (fo=1, routed)           0.433     7.919    clock/counter_1hz[25]_i_4_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I0_O)        0.124     8.043 r  clock/counter_1hz[25]_i_3/O
                         net (fo=26, routed)          1.041     9.085    clock/clk_1hz
    SLICE_X32Y49         FDRE                                         r  clock/counter_1hz_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.446    14.787    clock/CLOCK_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  clock/counter_1hz_reg[23]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X32Y49         FDRE (Setup_fdre_C_R)       -0.429    14.598    clock/counter_1hz_reg[23]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -9.085    
  -------------------------------------------------------------------
                         slack                                  5.513    

Slack (MET) :             5.513ns  (required time - arrival time)
  Source:                 clock/counter_1hz_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/counter_1hz_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.998ns  (logic 0.952ns (23.815%)  route 3.046ns (76.185%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.566     5.087    clock/CLOCK_IBUF_BUFG
    SLICE_X32Y48         FDRE                                         r  clock/counter_1hz_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  clock/counter_1hz_reg[19]/Q
                         net (fo=2, routed)           0.859     6.402    clock/counter_1hz[19]
    SLICE_X33Y48         LUT4 (Prop_lut4_I0_O)        0.124     6.526 f  clock/counter_1hz[25]_i_8/O
                         net (fo=1, routed)           0.304     6.830    clock/counter_1hz[25]_i_8_n_0
    SLICE_X33Y47         LUT5 (Prop_lut5_I4_O)        0.124     6.954 f  clock/counter_1hz[25]_i_7/O
                         net (fo=1, routed)           0.409     7.362    clock/counter_1hz[25]_i_7_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.486 f  clock/counter_1hz[25]_i_4/O
                         net (fo=1, routed)           0.433     7.919    clock/counter_1hz[25]_i_4_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I0_O)        0.124     8.043 r  clock/counter_1hz[25]_i_3/O
                         net (fo=26, routed)          1.041     9.085    clock/clk_1hz
    SLICE_X32Y49         FDRE                                         r  clock/counter_1hz_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.446    14.787    clock/CLOCK_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  clock/counter_1hz_reg[24]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X32Y49         FDRE (Setup_fdre_C_R)       -0.429    14.598    clock/counter_1hz_reg[24]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -9.085    
  -------------------------------------------------------------------
                         slack                                  5.513    

Slack (MET) :             5.643ns  (required time - arrival time)
  Source:                 clock/counter_1hz_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/counter_1hz_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.762ns  (logic 0.952ns (25.307%)  route 2.810ns (74.693%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.566     5.087    clock/CLOCK_IBUF_BUFG
    SLICE_X32Y48         FDRE                                         r  clock/counter_1hz_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  clock/counter_1hz_reg[19]/Q
                         net (fo=2, routed)           0.859     6.402    clock/counter_1hz[19]
    SLICE_X33Y48         LUT4 (Prop_lut4_I0_O)        0.124     6.526 f  clock/counter_1hz[25]_i_8/O
                         net (fo=1, routed)           0.304     6.830    clock/counter_1hz[25]_i_8_n_0
    SLICE_X33Y47         LUT5 (Prop_lut5_I4_O)        0.124     6.954 f  clock/counter_1hz[25]_i_7/O
                         net (fo=1, routed)           0.409     7.362    clock/counter_1hz[25]_i_7_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.486 f  clock/counter_1hz[25]_i_4/O
                         net (fo=1, routed)           0.433     7.919    clock/counter_1hz[25]_i_4_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I0_O)        0.124     8.043 r  clock/counter_1hz[25]_i_3/O
                         net (fo=26, routed)          0.806     8.849    clock/clk_1hz
    SLICE_X32Y50         FDRE                                         r  clock/counter_1hz_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.436    14.777    clock/CLOCK_IBUF_BUFG
    SLICE_X32Y50         FDRE                                         r  clock/counter_1hz_reg[25]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X32Y50         FDRE (Setup_fdre_C_R)       -0.429    14.492    clock/counter_1hz_reg[25]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -8.849    
  -------------------------------------------------------------------
                         slack                                  5.643    

Slack (MET) :             5.676ns  (required time - arrival time)
  Source:                 clock/counter_1hz_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/counter_1hz_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.859ns  (logic 0.952ns (24.669%)  route 2.907ns (75.331%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.566     5.087    clock/CLOCK_IBUF_BUFG
    SLICE_X32Y48         FDRE                                         r  clock/counter_1hz_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  clock/counter_1hz_reg[19]/Q
                         net (fo=2, routed)           0.859     6.402    clock/counter_1hz[19]
    SLICE_X33Y48         LUT4 (Prop_lut4_I0_O)        0.124     6.526 f  clock/counter_1hz[25]_i_8/O
                         net (fo=1, routed)           0.304     6.830    clock/counter_1hz[25]_i_8_n_0
    SLICE_X33Y47         LUT5 (Prop_lut5_I4_O)        0.124     6.954 f  clock/counter_1hz[25]_i_7/O
                         net (fo=1, routed)           0.409     7.362    clock/counter_1hz[25]_i_7_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.486 f  clock/counter_1hz[25]_i_4/O
                         net (fo=1, routed)           0.433     7.919    clock/counter_1hz[25]_i_4_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I0_O)        0.124     8.043 r  clock/counter_1hz[25]_i_3/O
                         net (fo=26, routed)          0.903     8.946    clock/clk_1hz
    SLICE_X32Y48         FDRE                                         r  clock/counter_1hz_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.446    14.787    clock/CLOCK_IBUF_BUFG
    SLICE_X32Y48         FDRE                                         r  clock/counter_1hz_reg[17]/C
                         clock pessimism              0.300    15.087    
                         clock uncertainty           -0.035    15.052    
    SLICE_X32Y48         FDRE (Setup_fdre_C_R)       -0.429    14.623    clock/counter_1hz_reg[17]
  -------------------------------------------------------------------
                         required time                         14.623    
                         arrival time                          -8.946    
  -------------------------------------------------------------------
                         slack                                  5.676    

Slack (MET) :             5.676ns  (required time - arrival time)
  Source:                 clock/counter_1hz_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/counter_1hz_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.859ns  (logic 0.952ns (24.669%)  route 2.907ns (75.331%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.566     5.087    clock/CLOCK_IBUF_BUFG
    SLICE_X32Y48         FDRE                                         r  clock/counter_1hz_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  clock/counter_1hz_reg[19]/Q
                         net (fo=2, routed)           0.859     6.402    clock/counter_1hz[19]
    SLICE_X33Y48         LUT4 (Prop_lut4_I0_O)        0.124     6.526 f  clock/counter_1hz[25]_i_8/O
                         net (fo=1, routed)           0.304     6.830    clock/counter_1hz[25]_i_8_n_0
    SLICE_X33Y47         LUT5 (Prop_lut5_I4_O)        0.124     6.954 f  clock/counter_1hz[25]_i_7/O
                         net (fo=1, routed)           0.409     7.362    clock/counter_1hz[25]_i_7_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.486 f  clock/counter_1hz[25]_i_4/O
                         net (fo=1, routed)           0.433     7.919    clock/counter_1hz[25]_i_4_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I0_O)        0.124     8.043 r  clock/counter_1hz[25]_i_3/O
                         net (fo=26, routed)          0.903     8.946    clock/clk_1hz
    SLICE_X32Y48         FDRE                                         r  clock/counter_1hz_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.446    14.787    clock/CLOCK_IBUF_BUFG
    SLICE_X32Y48         FDRE                                         r  clock/counter_1hz_reg[18]/C
                         clock pessimism              0.300    15.087    
                         clock uncertainty           -0.035    15.052    
    SLICE_X32Y48         FDRE (Setup_fdre_C_R)       -0.429    14.623    clock/counter_1hz_reg[18]
  -------------------------------------------------------------------
                         required time                         14.623    
                         arrival time                          -8.946    
  -------------------------------------------------------------------
                         slack                                  5.676    

Slack (MET) :             5.676ns  (required time - arrival time)
  Source:                 clock/counter_1hz_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/counter_1hz_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.859ns  (logic 0.952ns (24.669%)  route 2.907ns (75.331%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.566     5.087    clock/CLOCK_IBUF_BUFG
    SLICE_X32Y48         FDRE                                         r  clock/counter_1hz_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  clock/counter_1hz_reg[19]/Q
                         net (fo=2, routed)           0.859     6.402    clock/counter_1hz[19]
    SLICE_X33Y48         LUT4 (Prop_lut4_I0_O)        0.124     6.526 f  clock/counter_1hz[25]_i_8/O
                         net (fo=1, routed)           0.304     6.830    clock/counter_1hz[25]_i_8_n_0
    SLICE_X33Y47         LUT5 (Prop_lut5_I4_O)        0.124     6.954 f  clock/counter_1hz[25]_i_7/O
                         net (fo=1, routed)           0.409     7.362    clock/counter_1hz[25]_i_7_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.486 f  clock/counter_1hz[25]_i_4/O
                         net (fo=1, routed)           0.433     7.919    clock/counter_1hz[25]_i_4_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I0_O)        0.124     8.043 r  clock/counter_1hz[25]_i_3/O
                         net (fo=26, routed)          0.903     8.946    clock/clk_1hz
    SLICE_X32Y48         FDRE                                         r  clock/counter_1hz_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.446    14.787    clock/CLOCK_IBUF_BUFG
    SLICE_X32Y48         FDRE                                         r  clock/counter_1hz_reg[19]/C
                         clock pessimism              0.300    15.087    
                         clock uncertainty           -0.035    15.052    
    SLICE_X32Y48         FDRE (Setup_fdre_C_R)       -0.429    14.623    clock/counter_1hz_reg[19]
  -------------------------------------------------------------------
                         required time                         14.623    
                         arrival time                          -8.946    
  -------------------------------------------------------------------
                         slack                                  5.676    

Slack (MET) :             5.676ns  (required time - arrival time)
  Source:                 clock/counter_1hz_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/counter_1hz_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.859ns  (logic 0.952ns (24.669%)  route 2.907ns (75.331%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.566     5.087    clock/CLOCK_IBUF_BUFG
    SLICE_X32Y48         FDRE                                         r  clock/counter_1hz_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  clock/counter_1hz_reg[19]/Q
                         net (fo=2, routed)           0.859     6.402    clock/counter_1hz[19]
    SLICE_X33Y48         LUT4 (Prop_lut4_I0_O)        0.124     6.526 f  clock/counter_1hz[25]_i_8/O
                         net (fo=1, routed)           0.304     6.830    clock/counter_1hz[25]_i_8_n_0
    SLICE_X33Y47         LUT5 (Prop_lut5_I4_O)        0.124     6.954 f  clock/counter_1hz[25]_i_7/O
                         net (fo=1, routed)           0.409     7.362    clock/counter_1hz[25]_i_7_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.486 f  clock/counter_1hz[25]_i_4/O
                         net (fo=1, routed)           0.433     7.919    clock/counter_1hz[25]_i_4_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I0_O)        0.124     8.043 r  clock/counter_1hz[25]_i_3/O
                         net (fo=26, routed)          0.903     8.946    clock/clk_1hz
    SLICE_X32Y48         FDRE                                         r  clock/counter_1hz_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.446    14.787    clock/CLOCK_IBUF_BUFG
    SLICE_X32Y48         FDRE                                         r  clock/counter_1hz_reg[20]/C
                         clock pessimism              0.300    15.087    
                         clock uncertainty           -0.035    15.052    
    SLICE_X32Y48         FDRE (Setup_fdre_C_R)       -0.429    14.623    clock/counter_1hz_reg[20]
  -------------------------------------------------------------------
                         required time                         14.623    
                         arrival time                          -8.946    
  -------------------------------------------------------------------
                         slack                                  5.676    

Slack (MET) :             5.800ns  (required time - arrival time)
  Source:                 clock/counter_1hz_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/counter_1hz_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.711ns  (logic 0.952ns (25.654%)  route 2.759ns (74.346%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.566     5.087    clock/CLOCK_IBUF_BUFG
    SLICE_X32Y48         FDRE                                         r  clock/counter_1hz_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  clock/counter_1hz_reg[19]/Q
                         net (fo=2, routed)           0.859     6.402    clock/counter_1hz[19]
    SLICE_X33Y48         LUT4 (Prop_lut4_I0_O)        0.124     6.526 f  clock/counter_1hz[25]_i_8/O
                         net (fo=1, routed)           0.304     6.830    clock/counter_1hz[25]_i_8_n_0
    SLICE_X33Y47         LUT5 (Prop_lut5_I4_O)        0.124     6.954 f  clock/counter_1hz[25]_i_7/O
                         net (fo=1, routed)           0.409     7.362    clock/counter_1hz[25]_i_7_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.486 f  clock/counter_1hz[25]_i_4/O
                         net (fo=1, routed)           0.433     7.919    clock/counter_1hz[25]_i_4_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I0_O)        0.124     8.043 r  clock/counter_1hz[25]_i_3/O
                         net (fo=26, routed)          0.755     8.798    clock/clk_1hz
    SLICE_X32Y47         FDRE                                         r  clock/counter_1hz_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.446    14.787    clock/CLOCK_IBUF_BUFG
    SLICE_X32Y47         FDRE                                         r  clock/counter_1hz_reg[13]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X32Y47         FDRE (Setup_fdre_C_R)       -0.429    14.598    clock/counter_1hz_reg[13]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -8.798    
  -------------------------------------------------------------------
                         slack                                  5.800    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 clock/counter_1hz_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/counter_1hz_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.652%)  route 0.134ns (27.348%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.564     1.447    clock/CLOCK_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  clock/counter_1hz_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clock/counter_1hz_reg[23]/Q
                         net (fo=2, routed)           0.133     1.721    clock/counter_1hz[23]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  clock/counter_1hz_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.882    clock/counter_1hz_reg[24]_i_1_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.936 r  clock/counter_1hz_reg[25]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.936    clock/data0[25]
    SLICE_X32Y50         FDRE                                         r  clock/counter_1hz_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.830     1.958    clock/CLOCK_IBUF_BUFG
    SLICE_X32Y50         FDRE                                         r  clock/counter_1hz_reg[25]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    clock/counter_1hz_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 clock/counter_625mhz_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/clk_625mhz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.300%)  route 0.177ns (48.700%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.564     1.447    clock/CLOCK_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  clock/counter_625mhz_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clock/counter_625mhz_reg[1]/Q
                         net (fo=6, routed)           0.177     1.765    clock/counter_625mhz[1]
    SLICE_X36Y48         LUT6 (Prop_lut6_I3_O)        0.045     1.810 r  clock/clk_625mhz_i_1/O
                         net (fo=1, routed)           0.000     1.810    clock/clk_625mhz_i_1_n_0
    SLICE_X36Y48         FDRE                                         r  clock/clk_625mhz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.833     1.960    clock/CLOCK_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  clock/clk_625mhz_reg/C
                         clock pessimism             -0.497     1.463    
    SLICE_X36Y48         FDRE (Hold_fdre_C_D)         0.091     1.554    clock/clk_625mhz_reg
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 clock/clk_1hz_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/clk_1hz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.563     1.446    clock/CLOCK_IBUF_BUFG
    SLICE_X33Y44         FDRE                                         r  clock/clk_1hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clock/clk_1hz_reg/Q
                         net (fo=10, routed)          0.180     1.768    clock/CLK
    SLICE_X33Y44         LUT2 (Prop_lut2_I1_O)        0.045     1.813 r  clock/clk_1hz_i_1/O
                         net (fo=1, routed)           0.000     1.813    clock/clk_1hz_i_1_n_0
    SLICE_X33Y44         FDRE                                         r  clock/clk_1hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.832     1.959    clock/CLOCK_IBUF_BUFG
    SLICE_X33Y44         FDRE                                         r  clock/clk_1hz_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X33Y44         FDRE (Hold_fdre_C_D)         0.091     1.537    clock/clk_1hz_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 clock/counter_1hz_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/counter_1hz_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.564     1.447    clock/CLOCK_IBUF_BUFG
    SLICE_X33Y48         FDRE                                         r  clock/counter_1hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  clock/counter_1hz_reg[0]/Q
                         net (fo=3, routed)           0.180     1.769    clock/counter_1hz[0]
    SLICE_X33Y48         LUT1 (Prop_lut1_I0_O)        0.045     1.814 r  clock/counter_1hz[0]_i_1/O
                         net (fo=1, routed)           0.000     1.814    clock/counter_1hz_0[0]
    SLICE_X33Y48         FDRE                                         r  clock/counter_1hz_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.833     1.960    clock/CLOCK_IBUF_BUFG
    SLICE_X33Y48         FDRE                                         r  clock/counter_1hz_reg[0]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X33Y48         FDRE (Hold_fdre_C_D)         0.091     1.538    clock/counter_1hz_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 clock/counter_1hz_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/counter_1hz_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.563     1.446    clock/CLOCK_IBUF_BUFG
    SLICE_X32Y46         FDRE                                         r  clock/counter_1hz_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clock/counter_1hz_reg[11]/Q
                         net (fo=2, routed)           0.133     1.720    clock/counter_1hz[11]
    SLICE_X32Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.831 r  clock/counter_1hz_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.831    clock/data0[11]
    SLICE_X32Y46         FDRE                                         r  clock/counter_1hz_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.832     1.959    clock/CLOCK_IBUF_BUFG
    SLICE_X32Y46         FDRE                                         r  clock/counter_1hz_reg[11]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X32Y46         FDRE (Hold_fdre_C_D)         0.105     1.551    clock/counter_1hz_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 clock/counter_1hz_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/counter_1hz_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.563     1.446    clock/CLOCK_IBUF_BUFG
    SLICE_X32Y45         FDRE                                         r  clock/counter_1hz_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clock/counter_1hz_reg[7]/Q
                         net (fo=2, routed)           0.133     1.720    clock/counter_1hz[7]
    SLICE_X32Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.831 r  clock/counter_1hz_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.831    clock/data0[7]
    SLICE_X32Y45         FDRE                                         r  clock/counter_1hz_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.832     1.959    clock/CLOCK_IBUF_BUFG
    SLICE_X32Y45         FDRE                                         r  clock/counter_1hz_reg[7]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X32Y45         FDRE (Hold_fdre_C_D)         0.105     1.551    clock/counter_1hz_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 clock/counter_1hz_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/counter_1hz_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.564     1.447    clock/CLOCK_IBUF_BUFG
    SLICE_X32Y47         FDRE                                         r  clock/counter_1hz_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clock/counter_1hz_reg[15]/Q
                         net (fo=2, routed)           0.133     1.721    clock/counter_1hz[15]
    SLICE_X32Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.832 r  clock/counter_1hz_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.832    clock/data0[15]
    SLICE_X32Y47         FDRE                                         r  clock/counter_1hz_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.833     1.960    clock/CLOCK_IBUF_BUFG
    SLICE_X32Y47         FDRE                                         r  clock/counter_1hz_reg[15]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X32Y47         FDRE (Hold_fdre_C_D)         0.105     1.552    clock/counter_1hz_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 clock/counter_1hz_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/counter_1hz_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.564     1.447    clock/CLOCK_IBUF_BUFG
    SLICE_X32Y48         FDRE                                         r  clock/counter_1hz_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clock/counter_1hz_reg[19]/Q
                         net (fo=2, routed)           0.133     1.721    clock/counter_1hz[19]
    SLICE_X32Y48         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.832 r  clock/counter_1hz_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.832    clock/data0[19]
    SLICE_X32Y48         FDRE                                         r  clock/counter_1hz_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.833     1.960    clock/CLOCK_IBUF_BUFG
    SLICE_X32Y48         FDRE                                         r  clock/counter_1hz_reg[19]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X32Y48         FDRE (Hold_fdre_C_D)         0.105     1.552    clock/counter_1hz_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 clock/counter_1hz_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/counter_1hz_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.564     1.447    clock/CLOCK_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  clock/counter_1hz_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clock/counter_1hz_reg[23]/Q
                         net (fo=2, routed)           0.133     1.721    clock/counter_1hz[23]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.832 r  clock/counter_1hz_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.832    clock/data0[23]
    SLICE_X32Y49         FDRE                                         r  clock/counter_1hz_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.833     1.960    clock/CLOCK_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  clock/counter_1hz_reg[23]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X32Y49         FDRE (Hold_fdre_C_D)         0.105     1.552    clock/counter_1hz_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 clock/counter_1hz_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/counter_1hz_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.563     1.446    clock/CLOCK_IBUF_BUFG
    SLICE_X32Y44         FDRE                                         r  clock/counter_1hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clock/counter_1hz_reg[3]/Q
                         net (fo=2, routed)           0.134     1.721    clock/counter_1hz[3]
    SLICE_X32Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.832 r  clock/counter_1hz_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.832    clock/data0[3]
    SLICE_X32Y44         FDRE                                         r  clock/counter_1hz_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.832     1.959    clock/CLOCK_IBUF_BUFG
    SLICE_X32Y44         FDRE                                         r  clock/counter_1hz_reg[3]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X32Y44         FDRE (Hold_fdre_C_D)         0.105     1.551    clock/counter_1hz_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.281    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  CLOCK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y44   clock/clk_1hz_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y49   clock/counter_1hz_reg[21]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y49   clock/counter_1hz_reg[22]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y49   clock/counter_1hz_reg[23]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y49   clock/counter_1hz_reg[24]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y50   clock/counter_1hz_reg[25]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y44   clock/counter_1hz_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y44   clock/counter_1hz_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y44   clock/counter_1hz_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y44   clock/clk_1hz_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y49   clock/counter_1hz_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y49   clock/counter_1hz_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y49   clock/counter_1hz_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y49   clock/counter_1hz_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y44   clock/counter_1hz_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y44   clock/counter_1hz_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y44   clock/counter_1hz_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y46   clock/counter_1hz_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y49   clock/counter_625mhz_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y50   clock/counter_1hz_reg[25]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y44   clock/clk_1hz_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y44   clock/counter_1hz_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y44   clock/counter_1hz_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y44   clock/counter_1hz_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y46   clock/counter_1hz_reg[9]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y46   clock/counter_1hz_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y46   clock/counter_1hz_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y46   clock/counter_1hz_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y45   clock/counter_1hz_reg[5]/C



