Start Point, End Point, WNS (ns)
genblk3.genblk1.gen_regfile_latch.register_file_i.raddr_a_i,u_ibex_core.ex_block_i.nnu.MAB.AB.A0.operant_a,-0.2368
genblk3.genblk1.gen_regfile_latch.register_file_i.raddr_a_i,u_ibex_core.ex_block_i.nnu.MAB.AB.A1.operant_b,-0.2276
genblk3.genblk1.gen_regfile_latch.register_file_i.raddr_a_i,u_ibex_core.ex_block_i.nnu.MAB.AB.A1.operant_a,-0.2276
genblk3.genblk1.gen_regfile_latch.register_file_i.raddr_a_i,u_ibex_core.ex_block_i.nnu.MAB.AB.A0.operant_b,-0.2276
genblk3.genblk1.gen_regfile_latch.register_file_i.raddr_a_i,u_ibex_core.ex_block_i.nnu.MAB.AB.A0.operant_a,-0.2163
genblk3.genblk1.gen_regfile_latch.register_file_i.raddr_a_i,u_ibex_core.ex_block_i.nnu.MAB.AB.A1.operant_b,-0.2071
genblk3.genblk1.gen_regfile_latch.register_file_i.raddr_a_i,u_ibex_core.ex_block_i.nnu.MAB.AB.A1.operant_a,-0.2071
genblk3.genblk1.gen_regfile_latch.register_file_i.raddr_a_i,u_ibex_core.ex_block_i.nnu.MAB.AB.A0.operant_b,-0.2071
genblk3.genblk1.gen_regfile_latch.register_file_i.raddr_a_i,u_ibex_core.ex_block_i.nnu.MAB.AB.A0.operant_a,-0.2056
genblk3.genblk1.gen_regfile_latch.register_file_i.raddr_a_i,u_ibex_core.ex_block_i.nnu.MAB.AB.A1.operant_b,-0.1964
genblk3.genblk1.gen_regfile_latch.register_file_i.raddr_a_i,u_ibex_core.ex_block_i.nnu.MAB.AB.A1.operant_a,-0.1964
genblk3.genblk1.gen_regfile_latch.register_file_i.raddr_a_i,u_ibex_core.ex_block_i.nnu.MAB.AB.A0.operant_b,-0.1964
genblk3.genblk1.gen_regfile_latch.register_file_i.raddr_a_i,u_ibex_core.ex_block_i.nnu.MAB.AB.A0.operant_a,-0.155
genblk3.genblk1.gen_regfile_latch.register_file_i.raddr_a_i,u_ibex_core.ex_block_i.nnu.MAB.AB.A1.operant_b,-0.1458
genblk3.genblk1.gen_regfile_latch.register_file_i.raddr_a_i,u_ibex_core.ex_block_i.nnu.MAB.AB.A1.operant_a,-0.1458
genblk3.genblk1.gen_regfile_latch.register_file_i.raddr_a_i,u_ibex_core.ex_block_i.nnu.MAB.AB.A0.operant_b,-0.1458
genblk3.genblk1.gen_regfile_latch.register_file_i.raddr_a_i,u_ibex_core.ex_block_i.nnu.MAB.AB.A0.operant_a,-0.1446
genblk3.genblk1.gen_regfile_latch.register_file_i.raddr_a_i,u_ibex_core.ex_block_i.nnu.MAB.AB.A1.operant_b,-0.1354
genblk3.genblk1.gen_regfile_latch.register_file_i.raddr_a_i,u_ibex_core.ex_block_i.nnu.MAB.AB.A1.operant_a,-0.1354
genblk3.genblk1.gen_regfile_latch.register_file_i.raddr_a_i,u_ibex_core.ex_block_i.nnu.MAB.AB.A0.operant_b,-0.1354
genblk3.genblk1.gen_regfile_latch.register_file_i.raddr_a_i,u_ibex_core.ex_block_i.nnu.MAB.AB.A0.operant_a,-0.0937
genblk3.genblk1.gen_regfile_latch.register_file_i.raddr_a_i,u_ibex_core.ex_block_i.nnu.MAB.AB.A1.operant_b,-0.0845
genblk3.genblk1.gen_regfile_latch.register_file_i.raddr_a_i,u_ibex_core.ex_block_i.nnu.MAB.AB.A1.operant_a,-0.0845
genblk3.genblk1.gen_regfile_latch.register_file_i.raddr_a_i,u_ibex_core.ex_block_i.nnu.MAB.AB.A0.operant_b,-0.0845
genblk3.genblk1.gen_regfile_latch.register_file_i.raddr_a_i,u_ibex_core.ex_block_i.nnu.MAB.AB.A0.operant_a,-0.0833
genblk3.genblk1.gen_regfile_latch.register_file_i.raddr_a_i,u_ibex_core.ex_block_i.nnu.MAB.AB.A1.operant_b,-0.074
genblk3.genblk1.gen_regfile_latch.register_file_i.raddr_a_i,u_ibex_core.ex_block_i.nnu.MAB.AB.A1.operant_a,-0.074
genblk3.genblk1.gen_regfile_latch.register_file_i.raddr_a_i,u_ibex_core.ex_block_i.nnu.MAB.AB.A0.operant_b,-0.074
genblk3.genblk1.gen_regfile_latch.register_file_i.raddr_a_i,u_ibex_core.ex_block_i.nnu.MAB.AB.A0.operant_a,-0.0324
genblk3.genblk1.gen_regfile_latch.register_file_i.raddr_a_i,u_ibex_core.ex_block_i.nnu.MAB.AB.A1.operant_b,-0.0232
genblk3.genblk1.gen_regfile_latch.register_file_i.raddr_a_i,u_ibex_core.ex_block_i.nnu.MAB.AB.A1.operant_a,-0.0232
genblk3.genblk1.gen_regfile_latch.register_file_i.raddr_a_i,u_ibex_core.ex_block_i.nnu.MAB.AB.A0.operant_b,-0.0232
genblk3.genblk1.gen_regfile_latch.register_file_i.raddr_a_i,u_ibex_core.ex_block_i.nnu.MAB.AB.A0.operant_a,-0.022
genblk3.genblk1.gen_regfile_latch.register_file_i.raddr_a_i,u_ibex_core.ex_block_i.nnu.MAB.AB.A1.operant_b,-0.0127
genblk3.genblk1.gen_regfile_latch.register_file_i.raddr_a_i,u_ibex_core.ex_block_i.nnu.MAB.AB.A1.operant_a,-0.0127
genblk3.genblk1.gen_regfile_latch.register_file_i.raddr_a_i,u_ibex_core.ex_block_i.nnu.MAB.AB.A0.operant_b,-0.0127
genblk3.genblk1.gen_regfile_latch.register_file_i.raddr_a_i,u_ibex_core.ex_block_i.nnu.MAB.AB.A0.operant_a,0.0289
genblk3.genblk1.gen_regfile_latch.register_file_i.raddr_a_i,u_ibex_core.ex_block_i.nnu.MAB.AB.A1.operant_b,0.0382
genblk3.genblk1.gen_regfile_latch.register_file_i.raddr_a_i,u_ibex_core.ex_block_i.nnu.MAB.AB.A1.operant_a,0.0382
genblk3.genblk1.gen_regfile_latch.register_file_i.raddr_a_i,u_ibex_core.ex_block_i.nnu.MAB.AB.A0.operant_b,0.0382
genblk3.genblk1.gen_regfile_latch.register_file_i.raddr_a_i,u_ibex_core.ex_block_i.nnu.MAB.AB.A0.operant_a,0.0394
genblk3.genblk1.gen_regfile_latch.register_file_i.raddr_a_i,u_ibex_core.ex_block_i.nnu.MAB.AB.A1.operant_b,0.0486
genblk3.genblk1.gen_regfile_latch.register_file_i.raddr_a_i,u_ibex_core.ex_block_i.nnu.MAB.AB.A1.operant_a,0.0486
genblk3.genblk1.gen_regfile_latch.register_file_i.raddr_a_i,u_ibex_core.ex_block_i.nnu.MAB.AB.A0.operant_b,0.0486
genblk3.genblk1.gen_regfile_latch.register_file_i.raddr_a_i,u_ibex_core.ex_block_i.nnu.MAB.AB.A0.operant_a,0.0903
genblk3.genblk1.gen_regfile_latch.register_file_i.raddr_a_i,u_ibex_core.ex_block_i.nnu.MAB.AB.A1.operant_b,0.0995
genblk3.genblk1.gen_regfile_latch.register_file_i.raddr_a_i,u_ibex_core.ex_block_i.nnu.MAB.AB.A1.operant_a,0.0995
genblk3.genblk1.gen_regfile_latch.register_file_i.raddr_a_i,u_ibex_core.ex_block_i.nnu.MAB.AB.A0.operant_b,0.0995
genblk3.genblk1.gen_regfile_latch.register_file_i.raddr_a_i,u_ibex_core.ex_block_i.nnu.MAB.AB.A0.operant_a,0.1007
genblk3.genblk1.gen_regfile_latch.register_file_i.raddr_a_i,u_ibex_core.ex_block_i.nnu.MAB.AB.A1.operant_b,0.1099
genblk3.genblk1.gen_regfile_latch.register_file_i.raddr_a_i,u_ibex_core.ex_block_i.nnu.MAB.AB.A1.operant_a,0.1099
genblk3.genblk1.gen_regfile_latch.register_file_i.raddr_a_i,u_ibex_core.ex_block_i.nnu.MAB.AB.A0.operant_b,0.1099
genblk3.genblk1.gen_regfile_latch.register_file_i.raddr_a_i,u_ibex_core.ex_block_i.nnu.MAB.AB.A0.operant_a,0.1356
genblk3.genblk1.gen_regfile_latch.register_file_i.raddr_a_i,u_ibex_core.ex_block_i.nnu.MAB.AB.A1.operant_b,0.1448
genblk3.genblk1.gen_regfile_latch.register_file_i.raddr_a_i,u_ibex_core.ex_block_i.nnu.MAB.AB.A1.operant_a,0.1448
genblk3.genblk1.gen_regfile_latch.register_file_i.raddr_a_i,u_ibex_core.ex_block_i.nnu.MAB.AB.A0.operant_b,0.1448
genblk3.genblk1.gen_regfile_latch.register_file_i.raddr_a_i,u_ibex_core.ex_block_i.nnu.MAB.AB.A0.operant_a,0.162
genblk3.genblk1.gen_regfile_latch.register_file_i.raddr_a_i,u_ibex_core.ex_block_i.nnu.MAB.AB.A1.operant_b,0.1712
genblk3.genblk1.gen_regfile_latch.register_file_i.raddr_a_i,u_ibex_core.ex_block_i.nnu.MAB.AB.A1.operant_a,0.1712
genblk3.genblk1.gen_regfile_latch.register_file_i.raddr_a_i,u_ibex_core.ex_block_i.nnu.MAB.AB.A0.operant_b,0.1712
u_ibex_core.ex_block_i.nnu.MAB.AB.A0.add_oper_b,u_ibex_core.ex_block_i.nnu.MAB.add_res_reg[0],0.1915
u_ibex_core.ex_block_i.nnu.MAB.AB.A0.add_oper_b,u_ibex_core.ex_block_i.nnu.MAB.add_res_reg[2],0.1915
u_ibex_core.ex_block_i.nnu.MAB.AB.A0.add_oper_b,u_ibex_core.ex_block_i.nnu.MAB.add_res_reg[0],0.1915
u_ibex_core.ex_block_i.nnu.MAB.AB.A0.add_oper_b,u_ibex_core.ex_block_i.nnu.MAB.add_res_reg[0],0.1915
u_ibex_core.ex_block_i.nnu.MAB.AB.A0.add_oper_b,u_ibex_core.ex_block_i.nnu.MAB.add_res_reg[0],0.1915
u_ibex_core.ex_block_i.nnu.MAB.AB.A0.add_oper_b,u_ibex_core.ex_block_i.nnu.MAB.add_res_reg[0],0.1915
u_ibex_core.ex_block_i.nnu.MAB.AB.A0.add_oper_b,u_ibex_core.ex_block_i.nnu.MAB.add_res_reg[0],0.1915
u_ibex_core.ex_block_i.nnu.MAB.AB.A0.add_oper_b,u_ibex_core.ex_block_i.nnu.MAB.add_res_reg[0],0.1915
u_ibex_core.ex_block_i.nnu.MAB.AB.A0.add_oper_b,u_ibex_core.ex_block_i.nnu.MAB.add_res_reg[0],0.1915
u_ibex_core.ex_block_i.nnu.MAB.AB.A0.add_oper_b,u_ibex_core.ex_block_i.nnu.MAB.add_res_reg[0],0.1915
u_ibex_core.ex_block_i.nnu.MAB.AB.A0.add_oper_b,u_ibex_core.ex_block_i.nnu.MAB.add_res_reg[2],0.1915
u_ibex_core.ex_block_i.nnu.MAB.AB.A0.add_oper_b,u_ibex_core.ex_block_i.nnu.MAB.add_res_reg[2],0.1915
u_ibex_core.ex_block_i.nnu.MAB.AB.A0.add_oper_b,u_ibex_core.ex_block_i.nnu.MAB.add_res_reg[2],0.1915
u_ibex_core.ex_block_i.nnu.MAB.AB.A0.add_oper_b,u_ibex_core.ex_block_i.nnu.MAB.add_res_reg[2],0.1915
u_ibex_core.ex_block_i.nnu.MAB.AB.A0.add_oper_b,u_ibex_core.ex_block_i.nnu.MAB.add_res_reg[2],0.1915
u_ibex_core.ex_block_i.nnu.MAB.AB.A0.add_oper_b,u_ibex_core.ex_block_i.nnu.MAB.add_res_reg[2],0.1915
u_ibex_core.ex_block_i.nnu.MAB.AB.A0.add_oper_b,u_ibex_core.ex_block_i.nnu.MAB.add_res_reg[2],0.1915
u_ibex_core.ex_block_i.nnu.MAB.AB.A0.add_oper_b,u_ibex_core.ex_block_i.nnu.MAB.add_res_reg[2],0.1915
u_ibex_core.ex_block_i.nnu.MAB.AB.A0.add_oper_b,u_ibex_core.ex_block_i.nnu.MAB.add_res_reg[0],0.1917
u_ibex_core.ex_block_i.nnu.MAB.AB.A0.add_oper_b,u_ibex_core.ex_block_i.nnu.MAB.add_res_reg[2],0.1917
u_ibex_core.ex_block_i.nnu.MAB.AB.A0.add_oper_b,u_ibex_core.ex_block_i.nnu.MAB.add_res_reg[0],0.1924
u_ibex_core.ex_block_i.nnu.MAB.AB.A0.add_oper_b,u_ibex_core.ex_block_i.nnu.MAB.add_res_reg[0],0.1924
u_ibex_core.ex_block_i.nnu.MAB.AB.A0.add_oper_b,u_ibex_core.ex_block_i.nnu.MAB.add_res_reg[0],0.1924
u_ibex_core.ex_block_i.nnu.MAB.AB.A0.add_oper_b,u_ibex_core.ex_block_i.nnu.MAB.add_res_reg[2],0.1924
u_ibex_core.ex_block_i.nnu.MAB.AB.A0.add_oper_b,u_ibex_core.ex_block_i.nnu.MAB.add_res_reg[2],0.1924
u_ibex_core.ex_block_i.nnu.MAB.AB.A0.add_oper_b,u_ibex_core.ex_block_i.nnu.MAB.add_res_reg[2],0.1924
u_ibex_core.ex_block_i.nnu.MAB.AB.A0.add_oper_b,u_ibex_core.ex_block_i.nnu.MAB.add_res_reg[0],0.2
u_ibex_core.ex_block_i.nnu.MAB.AB.A0.add_oper_b,u_ibex_core.ex_block_i.nnu.MAB.add_res_reg[0],0.2
u_ibex_core.ex_block_i.nnu.MAB.AB.A0.add_oper_b,u_ibex_core.ex_block_i.nnu.MAB.add_res_reg[0],0.2
u_ibex_core.ex_block_i.nnu.MAB.AB.A0.add_oper_b,u_ibex_core.ex_block_i.nnu.MAB.add_res_reg[0],0.2
u_ibex_core.ex_block_i.nnu.MAB.AB.A0.add_oper_b,u_ibex_core.ex_block_i.nnu.MAB.add_res_reg[2],0.2
u_ibex_core.ex_block_i.nnu.MAB.AB.A0.add_oper_b,u_ibex_core.ex_block_i.nnu.MAB.add_res_reg[2],0.2
u_ibex_core.ex_block_i.nnu.MAB.AB.A0.add_oper_b,u_ibex_core.ex_block_i.nnu.MAB.add_res_reg[2],0.2
u_ibex_core.ex_block_i.nnu.MAB.AB.A0.add_oper_b,u_ibex_core.ex_block_i.nnu.MAB.add_res_reg[2],0.2
u_ibex_core.ex_block_i.nnu.MAB.AB.A0.add_oper_b,u_ibex_core.ex_block_i.nnu.MAB.add_res_reg[0],0.2001
u_ibex_core.ex_block_i.nnu.MAB.AB.A0.add_oper_b,u_ibex_core.ex_block_i.nnu.MAB.add_res_reg[2],0.2001
u_ibex_core.ex_block_i.nnu.MAB.AB.A0.add_oper_b,u_ibex_core.ex_block_i.nnu.MAB.add_res_reg[0],0.2001
u_ibex_core.ex_block_i.nnu.MAB.AB.A0.add_oper_b,u_ibex_core.ex_block_i.nnu.MAB.add_res_reg[2],0.2001
u_ibex_core.ex_block_i.nnu.MAB.AB.A0.add_oper_b,u_ibex_core.ex_block_i.nnu.MAB.add_res_reg[0],0.2007
u_ibex_core.ex_block_i.nnu.MAB.AB.A0.add_oper_b,u_ibex_core.ex_block_i.nnu.MAB.add_res_reg[2],0.2007
u_ibex_core.ex_block_i.nnu.MAB.AB.A0.add_oper_b,u_ibex_core.ex_block_i.nnu.MAB.add_res_reg[0],0.2596
u_ibex_core.ex_block_i.nnu.MAB.AB.A0.add_oper_b,u_ibex_core.ex_block_i.nnu.MAB.add_res_reg[2],0.2596
genblk3.genblk1.gen_regfile_latch.register_file_i.raddr_a_i,u_ibex_core.ex_block_i.nnu.MAB.AB.A0.operant_a,0.2779
genblk3.genblk1.gen_regfile_latch.register_file_i.raddr_a_i,u_ibex_core.ex_block_i.nnu.MAB.AB.A1.operant_b,0.2804
genblk3.genblk1.gen_regfile_latch.register_file_i.raddr_a_i,u_ibex_core.ex_block_i.nnu.MAB.AB.A1.operant_b,0.2892
genblk3.genblk1.gen_regfile_latch.register_file_i.raddr_a_i,u_ibex_core.ex_block_i.nnu.MAB.AB.A1.operant_a,0.2892
genblk3.genblk1.gen_regfile_latch.register_file_i.raddr_a_i,u_ibex_core.ex_block_i.nnu.MAB.AB.A0.operant_b,0.2897
genblk3.genblk1.gen_regfile_latch.register_file_i.raddr_a_i,u_ibex_core.ex_block_i.nnu.MAB.AB.A0.operant_a,0.2926
u_ibex_core.ex_block_i.nnu.MAB.AB.A1.add_oper_a,u_ibex_core.ex_block_i.nnu.MAB.add_res_reg[3],0.2932
u_ibex_core.ex_block_i.nnu.MAB.AB.A1.add_oper_a,u_ibex_core.ex_block_i.nnu.MAB.add_res_reg[1],0.2933
genblk3.genblk1.gen_regfile_latch.register_file_i.raddr_a_i,u_ibex_core.ex_block_i.nnu.MAB.AB.A1.operant_a,0.3023
genblk3.genblk1.gen_regfile_latch.register_file_i.raddr_a_i,u_ibex_core.ex_block_i.nnu.MAB.AB.A0.operant_b,0.3023
u_ibex_core.ex_block_i.nnu.MAB.AB.A1.add_oper_a,u_ibex_core.ex_block_i.nnu.MAB.add_res_reg[3],0.3095
u_ibex_core.ex_block_i.nnu.MAB.AB.A1.add_oper_a,u_ibex_core.ex_block_i.nnu.MAB.add_res_reg[1],0.3095
u_ibex_core.ex_block_i.nnu.MAB.AB.A0.add_oper_b,u_ibex_core.ex_block_i.nnu.MAB.add_res_reg[0],0.3391
u_ibex_core.ex_block_i.nnu.MAB.AB.A0.add_oper_b,u_ibex_core.ex_block_i.nnu.MAB.add_res_reg[2],0.3391
genblk3.genblk1.gen_regfile_latch.register_file_i.raddr_a_i,u_ibex_core.ex_block_i.nnu.MAB.AB.A0.operant_a,0.346
genblk3.genblk1.gen_regfile_latch.register_file_i.raddr_a_i,u_ibex_core.ex_block_i.nnu.MAB.AB.A1.operant_b,0.3486
genblk3.genblk1.gen_regfile_latch.register_file_i.raddr_a_i,u_ibex_core.ex_block_i.nnu.MAB.AB.A1.operant_a,0.3704
genblk3.genblk1.gen_regfile_latch.register_file_i.raddr_a_i,u_ibex_core.ex_block_i.nnu.MAB.AB.A0.operant_b,0.3704
genblk3.genblk1.gen_regfile_latch.register_file_i.raddr_a_i,u_ibex_core.ex_block_i.nnu.MAB.AB.A1.operant_b,0.3762
u_ibex_core.ex_block_i.nnu.MAB.AB.A0.add_oper_b,u_ibex_core.ex_block_i.nnu.MAB.add_res_reg[0],0.3897
u_ibex_core.ex_block_i.nnu.MAB.AB.A0.add_oper_b,u_ibex_core.ex_block_i.nnu.MAB.add_res_reg[2],0.3897
genblk3.genblk1.gen_regfile_latch.register_file_i.raddr_a_i,u_ibex_core.ex_block_i.nnu.MAB.AB.A1.operant_a,0.394
genblk3.genblk1.gen_regfile_latch.register_file_i.raddr_a_i,u_ibex_core.ex_block_i.nnu.MAB.AB.A0.operant_b,0.3945
genblk3.genblk1.gen_regfile_latch.register_file_i.raddr_a_i,u_ibex_core.ex_block_i.nnu.MAB.AB.A0.operant_a,0.3977
u_ibex_core.ex_block_i.nnu.MAB.AB.A1.add_oper_a,u_ibex_core.ex_block_i.nnu.MAB.add_res_reg[3],0.3987
u_ibex_core.ex_block_i.nnu.MAB.AB.A1.add_oper_a,u_ibex_core.ex_block_i.nnu.MAB.add_res_reg[1],0.3987
u_ibex_core.ex_block_i.nnu.MAB.AB.A1.add_oper_a,u_ibex_core.ex_block_i.nnu.MAB.add_res_reg[3],0.4388
u_ibex_core.ex_block_i.nnu.MAB.AB.A1.add_oper_a,u_ibex_core.ex_block_i.nnu.MAB.add_res_reg[1],0.4388
u_ibex_core.ex_block_i.nnu.MAB.AB.A1.add_oper_a,u_ibex_core.ex_block_i.nnu.MAB.add_res_reg[3],0.4427
u_ibex_core.ex_block_i.nnu.MAB.AB.A1.add_oper_a,u_ibex_core.ex_block_i.nnu.MAB.add_res_reg[1],0.4427
u_ibex_core.ex_block_i.nnu.MAB.AB.A0.add_oper_b,u_ibex_core.ex_block_i.nnu.MAB.add_res_reg[0],0.4683
u_ibex_core.ex_block_i.nnu.MAB.AB.A0.add_oper_b,u_ibex_core.ex_block_i.nnu.MAB.add_res_reg[2],0.4683
genblk3.genblk1.gen_regfile_latch.register_file_i.raddr_a_i,u_ibex_core.ex_block_i.nnu.MAB.AB.A0.operant_a,0.4928
u_ibex_core.ex_block_i.nnu.MAB.AB.A1.add_oper_a,u_ibex_core.ex_block_i.nnu.MAB.add_res_reg[3],0.4934
u_ibex_core.ex_block_i.nnu.MAB.AB.A1.add_oper_a,u_ibex_core.ex_block_i.nnu.MAB.add_res_reg[1],0.4934
u_ibex_core.ex_block_i.nnu.neur_output.out_results,u_ibex_core.ex_block_i.mul_sys.M1.operant_a,0.4959
genblk3.genblk1.gen_regfile_latch.register_file_i.raddr_a_i,u_ibex_core.ex_block_i.nnu.MAB.AB.A1.operant_b,0.5106
genblk3.genblk1.gen_regfile_latch.register_file_i.raddr_a_i,u_ibex_core.ex_block_i.nnu.MAB.AB.A1.operant_a,0.5143
genblk3.genblk1.gen_regfile_latch.register_file_i.raddr_a_i,u_ibex_core.ex_block_i.nnu.MAB.AB.A0.operant_b,0.5148
u_ibex_core.ex_block_i.nnu.neur_output.out_results,u_ibex_core.ex_block_i.mul_sys.M1.operant_a,0.5177
u_ibex_core.ex_block_i.nnu.MAB.AB.A0.add_oper_b,u_ibex_core.ex_block_i.nnu.MAB.add_res_reg[0],0.5186
u_ibex_core.ex_block_i.nnu.MAB.AB.A0.add_oper_b,u_ibex_core.ex_block_i.nnu.MAB.add_res_reg[2],0.5186
u_ibex_core.ex_block_i.nnu.neur_output.out_results,u_ibex_core.ex_block_i.mul_sys.M1.operant_a,0.5253
u_ibex_core.ex_block_i.nnu.neur_output.out_results,u_ibex_core.ex_block_i.mul_sys.M1.operant_a,0.5396
genblk3.genblk1.gen_regfile_latch.register_file_i.raddr_a_i,u_ibex_core.ex_block_i.nnu.MAB.AB.A1.operant_b,0.54
u_ibex_core.ex_block_i.nnu.neur_output.out_results,u_ibex_core.ex_block_i.mul_sys.M3.operant_a,0.5517
u_ibex_core.ex_block_i.nnu.MAB.AB.A1.add_oper_a,u_ibex_core.ex_block_i.nnu.MAB.add_res_reg[3],0.5596
u_ibex_core.ex_block_i.nnu.MAB.AB.A1.add_oper_a,u_ibex_core.ex_block_i.nnu.MAB.add_res_reg[1],0.5596
u_ibex_core.ex_block_i.nnu.neur_output.out_results,u_ibex_core.ex_block_i.mul_sys.M3.operant_a,0.5654
u_ibex_core.ex_block_i.nnu.MAB.AB.A0.add_oper_b,u_ibex_core.ex_block_i.nnu.MAB.add_res_reg[0],0.5764
u_ibex_core.ex_block_i.nnu.MAB.AB.A0.add_oper_b,u_ibex_core.ex_block_i.nnu.MAB.add_res_reg[2],0.5764
genblk3.genblk1.gen_regfile_latch.register_file_i.raddr_a_i,u_ibex_core.ex_block_i.nnu.MAB.AB.A1.operant_a,0.5803
genblk3.genblk1.gen_regfile_latch.register_file_i.raddr_a_i,u_ibex_core.ex_block_i.nnu.MAB.AB.A0.operant_b,0.5803
genblk3.genblk1.gen_regfile_latch.register_file_i.raddr_a_i,u_ibex_core.ex_block_i.nnu.MAB.AB.A0.operant_a,0.5803
u_ibex_core.ex_block_i.nnu.neur_output.out_results,u_ibex_core.ex_block_i.mul_sys.M3.operant_a,0.5922
u_ibex_core.ex_block_i.nnu.MAB.AB.A1.add_oper_a,u_ibex_core.ex_block_i.nnu.MAB.add_res_reg[3],0.6165
u_ibex_core.ex_block_i.nnu.MAB.AB.A1.add_oper_a,u_ibex_core.ex_block_i.nnu.MAB.add_res_reg[1],0.6165
u_ibex_core.ex_block_i.nnu.neur_output.out_results,u_ibex_core.ex_block_i.mul_sys.M1.operant_a,0.6341
u_ibex_core.ex_block_i.nnu.neur_output.out_results,u_ibex_core.ex_block_i.mul_sys.M3.operant_a,0.6385
u_ibex_core.ex_block_i.nnu.MAB.AB.A0.add_oper_b,u_ibex_core.ex_block_i.nnu.MAB.add_res_reg[0],0.6429
u_ibex_core.ex_block_i.nnu.MAB.AB.A0.add_oper_b,u_ibex_core.ex_block_i.nnu.MAB.add_res_reg[2],0.6429
u_ibex_core.ex_block_i.nnu.neur_output.out_results,u_ibex_core.ex_block_i.mul_sys.M1.operant_a,0.6782
u_ibex_core.ex_block_i.nnu.MAB.AB.A1.add_oper_a,u_ibex_core.ex_block_i.nnu.MAB.add_res_reg[3],0.6844
u_ibex_core.ex_block_i.nnu.MAB.AB.A1.add_oper_a,u_ibex_core.ex_block_i.nnu.MAB.add_res_reg[1],0.6844
u_ibex_core.ex_block_i.nnu.neur_output.out_results,u_ibex_core.ex_block_i.mul_sys.M3.operant_a,0.7041
u_ibex_core.ex_block_i.nnu.neur_output.out_results,u_ibex_core.ex_block_i.mul_sys.M1.operant_a,0.7221
u_ibex_core.ex_block_i.nnu.MAB.AB.A0.add_oper_b,u_ibex_core.ex_block_i.nnu.MAB.add_res_reg[0],0.7285
u_ibex_core.ex_block_i.nnu.MAB.AB.A0.add_oper_b,u_ibex_core.ex_block_i.nnu.MAB.add_res_reg[2],0.7285
u_ibex_core.ex_block_i.nnu.MAB.AB.A1.add_oper_a,u_ibex_core.ex_block_i.nnu.MAB.add_res_reg[3],0.7285
u_ibex_core.ex_block_i.nnu.MAB.AB.A1.add_oper_a,u_ibex_core.ex_block_i.nnu.MAB.add_res_reg[1],0.7285
u_ibex_core.ex_block_i.nnu.neur_output.out_results,u_ibex_core.ex_block_i.mul_sys.M3.operant_a,0.7326
u_ibex_core.ex_block_i.nnu.neur_output.out_results,u_ibex_core.ex_block_i.mul_sys.M1.operant_a,0.7668
u_ibex_core.ex_block_i.nnu.MAB.AB.A0.add_oper_b,u_ibex_core.ex_block_i.nnu.MAB.add_res_reg[0],0.7786
u_ibex_core.ex_block_i.nnu.MAB.AB.A0.add_oper_b,u_ibex_core.ex_block_i.nnu.MAB.add_res_reg[2],0.7786
u_ibex_core.ex_block_i.nnu.MAB.AB.A1.add_oper_a,u_ibex_core.ex_block_i.nnu.MAB.add_res_reg[3],0.7859
u_ibex_core.ex_block_i.nnu.MAB.AB.A1.add_oper_a,u_ibex_core.ex_block_i.nnu.MAB.add_res_reg[1],0.7859
u_ibex_core.ex_block_i.nnu.neur_output.out_results,u_ibex_core.ex_block_i.mul_sys.M3.operant_a,0.7934
u_ibex_core.ex_block_i.nnu.neur_output.out_results,u_ibex_core.ex_block_i.mul_sys.M3.operant_a,0.8219
u_ibex_core.ex_block_i.nnu.neur_output.out_results,u_ibex_core.ex_block_i.mul_sys.M1.operant_a,0.8245
u_ibex_core.ex_block_i.nnu.MAB.AB.A0.add_oper_b,u_ibex_core.ex_block_i.nnu.MAB.add_res_reg[0],0.8372
u_ibex_core.ex_block_i.nnu.MAB.AB.A0.add_oper_b,u_ibex_core.ex_block_i.nnu.MAB.add_res_reg[2],0.8372
u_ibex_core.ex_block_i.nnu.MAB.AB.A1.add_oper_a,u_ibex_core.ex_block_i.nnu.MAB.add_res_reg[3],0.8405
u_ibex_core.ex_block_i.nnu.MAB.AB.A1.add_oper_a,u_ibex_core.ex_block_i.nnu.MAB.add_res_reg[1],0.8405
u_ibex_core.ex_block_i.nnu.neur_output.out_results,u_ibex_core.ex_block_i.mul_sys.M1.operant_a,0.8524
u_ibex_core.ex_block_i.nnu.MAB.AB.A0.add_oper_b,u_ibex_core.ex_block_i.nnu.MAB.add_res_reg[2],0.8735
u_ibex_core.ex_block_i.nnu.MAB.AB.A0.add_oper_b,u_ibex_core.ex_block_i.nnu.MAB.add_res_reg[0],0.8736
u_ibex_core.ex_block_i.nnu.neur_output.out_results,u_ibex_core.ex_block_i.mul_sys.M3.operant_a,0.8828
u_ibex_core.ex_block_i.nnu.neur_output.out_results,u_ibex_core.ex_block_i.mul_sys.M1.operant_a,0.9028
u_ibex_core.ex_block_i.nnu.MAB.AB.A1.add_oper_a,u_ibex_core.ex_block_i.nnu.MAB.add_res_reg[3],0.9069
u_ibex_core.ex_block_i.nnu.MAB.AB.A1.add_oper_a,u_ibex_core.ex_block_i.nnu.MAB.add_res_reg[1],0.9069
u_ibex_core.ex_block_i.nnu.neur_output.out_results,u_ibex_core.ex_block_i.mul_sys.M3.operant_a,0.9113
u_ibex_core.ex_block_i.nnu.MAB.AB.A0.add_oper_b,u_ibex_core.ex_block_i.nnu.MAB.add_res_reg[2],0.9363
u_ibex_core.ex_block_i.nnu.MAB.AB.A0.add_oper_b,u_ibex_core.ex_block_i.nnu.MAB.add_res_reg[0],0.9363
u_ibex_core.ex_block_i.nnu.neur_output.out_results,u_ibex_core.ex_block_i.mul_sys.M1.operant_a,0.9608
u_ibex_core.ex_block_i.nnu.MAB.AB.A1.add_oper_a,u_ibex_core.ex_block_i.nnu.MAB.add_res_reg[3],0.9638
u_ibex_core.ex_block_i.nnu.MAB.AB.A1.add_oper_a,u_ibex_core.ex_block_i.nnu.MAB.add_res_reg[1],0.9638
u_ibex_core.ex_block_i.nnu.neur_output.out_results,u_ibex_core.ex_block_i.mul_sys.M3.operant_a,0.9721
u_ibex_core.ex_block_i.nnu.neur_output.out_results,u_ibex_core.ex_block_i.mul_sys.M1.operant_a,0.9887
u_ibex_core.ex_block_i.nnu.MAB.AB.A0.add_oper_b,u_ibex_core.ex_block_i.nnu.MAB.add_res_reg[3],0.9892
u_ibex_core.ex_block_i.nnu.MAB.AB.A0.add_oper_b,u_ibex_core.ex_block_i.nnu.MAB.add_res_reg[1],0.9892
u_ibex_core.ex_block_i.nnu.MAB.AB.A0.add_oper_b,u_ibex_core.ex_block_i.nnu.MAB.add_res_reg[3],0.9894
u_ibex_core.ex_block_i.nnu.MAB.AB.A0.add_oper_b,u_ibex_core.ex_block_i.nnu.MAB.add_res_reg[3],0.9894
u_ibex_core.ex_block_i.nnu.MAB.AB.A0.add_oper_b,u_ibex_core.ex_block_i.nnu.MAB.add_res_reg[3],0.9894
u_ibex_core.ex_block_i.nnu.MAB.AB.A0.add_oper_b,u_ibex_core.ex_block_i.nnu.MAB.add_res_reg[1],0.9894
u_ibex_core.ex_block_i.nnu.MAB.AB.A0.add_oper_b,u_ibex_core.ex_block_i.nnu.MAB.add_res_reg[1],0.9894
u_ibex_core.ex_block_i.nnu.MAB.AB.A0.add_oper_b,u_ibex_core.ex_block_i.nnu.MAB.add_res_reg[1],0.9894
u_ibex_core.ex_block_i.mul_a_vals,u_ibex_core.ex_block_i.nnu.MAB.AB.A1.operant_b,0.9949
u_ibex_core.ex_block_i.mul_a_vals,u_ibex_core.ex_block_i.nnu.MAB.AB.A1.operant_a,0.9949
u_ibex_core.ex_block_i.mul_a_vals,u_ibex_core.ex_block_i.nnu.MAB.AB.A0.operant_b,0.9949
u_ibex_core.ex_block_i.nnu.MAB.AB.A0.add_oper_b,u_ibex_core.ex_block_i.nnu.MAB.add_res_reg[3],0.997
u_ibex_core.ex_block_i.nnu.MAB.AB.A0.add_oper_b,u_ibex_core.ex_block_i.nnu.MAB.add_res_reg[3],0.997
u_ibex_core.ex_block_i.nnu.MAB.AB.A0.add_oper_b,u_ibex_core.ex_block_i.nnu.MAB.add_res_reg[3],0.997
u_ibex_core.ex_block_i.nnu.MAB.AB.A0.add_oper_b,u_ibex_core.ex_block_i.nnu.MAB.add_res_reg[1],0.997
u_ibex_core.ex_block_i.nnu.MAB.AB.A0.add_oper_b,u_ibex_core.ex_block_i.nnu.MAB.add_res_reg[1],0.997
u_ibex_core.ex_block_i.nnu.MAB.AB.A0.add_oper_b,u_ibex_core.ex_block_i.nnu.MAB.add_res_reg[1],0.997
u_ibex_core.ex_block_i.mul_sys.M0.operant_a,u_ibex_core.ex_block_i.nnu.MAB.AB.A0.operant_a,0.9981
u_ibex_core.ex_block_i.nnu.neur_output.out_results,u_ibex_core.ex_block_i.mul_sys.M3.operant_a,1.0006
u_ibex_core.ex_block_i.nnu.neur_output.out_results,u_ibex_core.ex_block_i.mul_sys.M3.operant_a,1.0121
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f,1.0179
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f,1.0179
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f,1.0179
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f,1.0179
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f,1.0179
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f,1.0179
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f,1.0179
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f,1.0179
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f,1.0179
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f,1.0179
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f,1.0179
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f,1.0179
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f,1.0179
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f,1.0179
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f,1.0179
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f,1.0179
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f,1.0179
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f,1.0179
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f,1.0179
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f,1.0179
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f,1.0206
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f,1.0206
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f,1.0206
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f,1.0206
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f,1.0206
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f,1.0206
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f,1.0206
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f,1.0206
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f,1.0206
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f,1.0206
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f,1.0206
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f,1.0206
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f,1.0228
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f,1.0228
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f,1.0234
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f,1.0234
u_ibex_core.ex_block_i.nnu.neur_output.out_results,u_ibex_core.ex_block_i.mul_sys.M1.operant_a,1.0303
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f,1.035
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f,1.035
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f,1.035
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f,1.035
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f,1.035
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f,1.035
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f,1.035
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f,1.035
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f,1.0391
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f,1.0391
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f,1.0391
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f,1.0391
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f,1.0391
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f,1.0391
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f,1.0391
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f,1.0391
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f,1.0391
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f,1.0391
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f,1.0391
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f,1.0391
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f,1.0391
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f,1.0391
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f,1.0391
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f,1.0391
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f,1.0391
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f,1.0391
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f,1.0391
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f,1.0391
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f,1.0558
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f,1.0558
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f,1.0558
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f,1.0558
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f,1.0558
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f,1.0558
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f,1.0558
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f,1.0558
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f,1.0558
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f,1.0558
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f,1.0558
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f,1.0558
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f,1.0558
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f,1.0558
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f,1.0558
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f,1.0558
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f,1.0558
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f,1.0558
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f,1.0558
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f,1.0558
u_ibex_core.ex_block_i.mul_a_vals,u_ibex_core.ex_block_i.nnu.MAB.AB.A1.add_oper_b,1.0562
u_ibex_core.ex_block_i.mul_a_vals,u_ibex_core.ex_block_i.nnu.MAB.AB.A1.add_oper_a,1.0562
u_ibex_core.ex_block_i.mul_a_vals,u_ibex_core.ex_block_i.nnu.MAB.AB.A0.add_oper_b,1.0562
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f,1.0582
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f,1.0582
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f,1.0582
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f,1.0582
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f,1.0582
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f,1.0582
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f,1.0582
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f,1.0582
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f,1.0582
u_ibex_core.ex_block_i.mul_sys.M0.operant_a,u_ibex_core.ex_block_i.nnu.MAB.AB.A0.add_oper_a,1.0594
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f,1.0648
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f,1.0648
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f,1.0648
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f,1.0648
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f,1.0652
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f,1.0652
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f,1.0652
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f,1.0652
u_ibex_core.ex_block_i.mul_a_vals,u_ibex_core.ex_block_i.nnu.MAB.AB.A1.add_oper_b,1.0666
u_ibex_core.ex_block_i.mul_a_vals,u_ibex_core.ex_block_i.nnu.MAB.AB.A1.add_oper_a,1.0666
u_ibex_core.ex_block_i.mul_a_vals,u_ibex_core.ex_block_i.nnu.MAB.AB.A0.add_oper_b,1.0666
u_ibex_core.ex_block_i.mul_sys.M0.operant_a,u_ibex_core.ex_block_i.nnu.MAB.AB.A0.add_oper_a,1.0699
u_ibex_core.ex_block_i.nnu.neur_output.out_results,u_ibex_core.ex_block_i.mul_sys.M1.operant_a,1.0849
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.nnu.neur_output.iter,1.0896
u_ibex_core.ex_block_i.nnu.neur_output.out_results,u_ibex_core.ex_block_i.mul_sys.M3.operant_a,1.0899
u_ibex_core.ex_block_i.nnu.neur_output.out_results,u_ibex_core.ex_block_i.mul_sys.M3.operant_a,1.1014
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f,1.1121
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f,1.1121
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f,1.1121
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f,1.1121
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f,1.1121
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f,1.1121
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f,1.1121
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f,1.1121
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f,1.1124
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f,1.1124
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f,1.1124
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f,1.1124
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f,1.1124
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f,1.1124
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f,1.1124
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f,1.1124
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f,1.1124
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f,1.1124
u_ibex_core.ex_block_i.nnu.neur_output.out_results,u_ibex_core.ex_block_i.mul_sys.M1.operant_a,1.1129
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f,1.114
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f,1.114
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f,1.114
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f,1.114
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f,1.114
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f,1.114
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f,1.114
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f,1.114
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f,1.114
u_ibex_core.ex_block_i.nnu.MAB.mode,u_ibex_core.ex_block_i.nnu.MAB.add_res_reg[1],1.1258
u_ibex_core.ex_block_i.nnu.MAB.mode,u_ibex_core.ex_block_i.nnu.MAB.add_res_reg[1],1.1258
u_ibex_core.ex_block_i.nnu.MAB.mode,u_ibex_core.ex_block_i.nnu.MAB.add_res_reg[3],1.1259
u_ibex_core.ex_block_i.nnu.MAB.mode,u_ibex_core.ex_block_i.nnu.MAB.add_res_reg[3],1.1259
u_ibex_core.ex_block_i.mul_a_vals,u_ibex_core.ex_block_i.nnu.MAB.AB.A1.add_oper_b,1.1272
u_ibex_core.ex_block_i.mul_a_vals,u_ibex_core.ex_block_i.nnu.MAB.AB.A1.add_oper_a,1.1272
u_ibex_core.ex_block_i.mul_a_vals,u_ibex_core.ex_block_i.nnu.MAB.AB.A0.add_oper_b,1.1272
u_ibex_core.ex_block_i.mul_sys.M0.operant_a,u_ibex_core.ex_block_i.nnu.MAB.AB.A0.add_oper_a,1.1304
u_ibex_core.ex_block_i.mul_a_vals,u_ibex_core.ex_block_i.nnu.MAB.AB.A1.add_oper_b,1.1661
u_ibex_core.ex_block_i.mul_a_vals,u_ibex_core.ex_block_i.nnu.MAB.AB.A1.add_oper_a,1.1661
u_ibex_core.ex_block_i.mul_a_vals,u_ibex_core.ex_block_i.nnu.MAB.AB.A0.add_oper_b,1.1661
u_ibex_core.ex_block_i.mul_sys.M0.operant_a,u_ibex_core.ex_block_i.nnu.MAB.AB.A0.add_oper_a,1.1693
u_ibex_core.ex_block_i.nnu.neur_output.out_results,u_ibex_core.ex_block_i.mul_sys.M0.operant_a,1.1725
u_ibex_core.ex_block_i.nnu.neur_output.out_results,u_ibex_core.ex_block_i.mul_sys.M3.operant_a,1.18
u_ibex_core.ex_block_i.nnu.MAB.AB.A0.add_oper_b,u_ibex_core.ex_block_i.nnu.MAB.add_res_reg[3],1.1884
u_ibex_core.ex_block_i.nnu.MAB.AB.A0.add_oper_b,u_ibex_core.ex_block_i.nnu.MAB.add_res_reg[1],1.1884
u_ibex_core.ex_block_i.nnu.neur_output.out_results,u_ibex_core.ex_block_i.mul_sys.M0.operant_a,1.1967
u_ibex_core.ex_block_i.nnu.neur_output.out_results,u_ibex_core.ex_block_i.mul_sys.M2.operant_a,1.218
u_ibex_core.ex_block_i.nnu.MAB.mode,u_ibex_core.ex_block_i.nnu.MAB.add_res_reg[3],1.2216
u_ibex_core.ex_block_i.nnu.MAB.mode,u_ibex_core.ex_block_i.nnu.MAB.add_res_reg[1],1.2216
u_ibex_core.ex_block_i.nnu.MAB.mode,u_ibex_core.ex_block_i.nnu.MAB.add_res_reg[3],1.2224
u_ibex_core.ex_block_i.nnu.MAB.mode,u_ibex_core.ex_block_i.nnu.MAB.add_res_reg[1],1.2224
u_ibex_core.ex_block_i.nnu.neur_output.out_results,u_ibex_core.ex_block_i.mul_sys.M2.operant_a,1.2239
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.mul_a_vals,1.2265
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.mul_a_vals,1.2265
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.mul_a_vals,1.2265
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.mul_a_vals,1.2265
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.mul_a_vals,1.2265
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.mul_a_vals,1.2265
u_ibex_core.ex_block_i.mul_a_vals,u_ibex_core.ex_block_i.nnu.MAB.AB.A1.add_oper_b,1.2267
u_ibex_core.ex_block_i.mul_a_vals,u_ibex_core.ex_block_i.nnu.MAB.AB.A1.add_oper_a,1.2267
u_ibex_core.ex_block_i.mul_a_vals,u_ibex_core.ex_block_i.nnu.MAB.AB.A0.add_oper_b,1.2267
u_ibex_core.ex_block_i.mul_sys.M0.operant_a,u_ibex_core.ex_block_i.nnu.MAB.AB.A0.add_oper_a,1.2299
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.mul_sys.M2.operant_a,1.23
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.mul_sys.M2.operant_a,1.23
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.mul_sys.M0.operant_a,1.23
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.mul_sys.M0.operant_a,1.23
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.mul_sys.M0.operant_a,1.23
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.mul_sys.M0.operant_a,1.23
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.mul_a_vals,1.2368
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.mul_a_vals,1.2368
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.mul_a_vals,1.2368
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.mul_a_vals,1.2368
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.mul_a_vals,1.2469
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.mul_a_vals,1.2469
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.mul_a_vals,1.2469
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.mul_a_vals,1.2469
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.mul_a_vals,1.2469
u_ibex_core.ex_block_i.nnu.MAB.AB.A0.add_oper_b,u_ibex_core.ex_block_i.nnu.MAB.add_res_reg[3],1.2537
u_ibex_core.ex_block_i.nnu.MAB.AB.A0.add_oper_b,u_ibex_core.ex_block_i.nnu.MAB.add_res_reg[1],1.2537
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.mul_sys.M0.operant_a,1.257
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.mul_sys.M0.operant_a,1.257
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.mul_sys.M2.operant_a,1.257
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.mul_sys.M2.operant_a,1.257
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.mul_sys.M2.operant_a,1.257
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.mul_sys.M0.operant_a,1.257
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.mul_sys.M2.operant_a,1.259
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.mul_sys.M0.operant_a,1.259
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.mul_sys.M2.operant_a,1.259
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.mul_sys.M0.operant_a,1.2592
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.mul_a_vals,1.2633
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.mul_a_vals,1.2633
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.mul_a_vals,1.2648
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.mul_a_vals,1.2648
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.mul_a_vals,1.2648
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.mul_a_vals,1.2648
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.mul_a_vals,1.2648
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.mul_a_vals,1.2648
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.mul_a_vals,1.2648
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.mul_a_vals,1.2648
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.mul_a_vals,1.2648
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.mul_a_vals,1.2648
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.mul_a_vals,1.2648
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.mul_a_vals,1.2648
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.mul_a_vals,1.2648
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.mul_a_vals,1.2648
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.mul_a_vals,1.2648
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.mul_a_vals,1.2648
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.mul_a_vals,1.2648
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.mul_a_vals,1.2648
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.mul_a_vals,1.2648
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.mul_a_vals,1.2648
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.mul_a_vals,1.2654
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.mul_a_vals,1.2654
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.mul_a_vals,1.2654
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.mul_a_vals,1.2654
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.mul_a_vals,1.2655
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.mul_sys.M2.operant_a,1.2708
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.mul_a_vals,1.2709
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.mul_sys.M2.operant_a,1.276
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.mul_sys.M2.operant_a,1.2763
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.mul_a_vals,1.2811
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.mul_a_vals,1.2811
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.mul_a_vals,1.2811
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.mul_a_vals,1.2833
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.mul_a_vals,1.2833
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.mul_a_vals,1.2833
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.mul_a_vals,1.2844
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.mul_a_vals,1.2844
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.mul_a_vals,1.2867
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.mul_a_vals,1.2867
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.mul_a_vals,1.2867
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.mul_a_vals,1.2886
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.mul_a_vals,1.2886
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.mul_a_vals,1.2898
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.mul_a_vals,1.2898
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.mul_a_vals,1.2898
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.mul_a_vals,1.2924
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.mul_a_vals,1.2924
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.mul_a_vals,1.2924
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.mul_a_vals,1.2924
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.mul_sys.M2.operant_a,1.2937
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.mul_sys.M2.operant_a,1.2937
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.mul_sys.M0.operant_a,1.2937
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.mul_sys.M0.operant_a,1.2937
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.mul_sys.M0.operant_a,1.302
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.mul_sys.M0.operant_a,1.302
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.mul_sys.M0.operant_a,1.3069
u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs,u_ibex_core.ex_block_i.mul_sys.M2.operant_a,1.3136
u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs,u_ibex_core.ex_block_i.mul_sys.M2.operant_a,1.3136
u_ibex_core.ex_block_i.nnu.MAB.AB.A0.add_oper_b,u_ibex_core.ex_block_i.nnu.MAB.add_res_reg[3],1.3267
u_ibex_core.ex_block_i.nnu.MAB.AB.A0.add_oper_b,u_ibex_core.ex_block_i.nnu.MAB.add_res_reg[1],1.3267
u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs,u_ibex_core.ex_block_i.mul_sys.M1.operant_a,1.3341
u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs,u_ibex_core.ex_block_i.mul_a_vals,1.3364
u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs,u_ibex_core.ex_block_i.mul_a_vals,1.3364
u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs,u_ibex_core.ex_block_i.mul_a_vals,1.3364
u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs,u_ibex_core.ex_block_i.mul_a_vals,1.3364
u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs,u_ibex_core.ex_block_i.mul_a_vals,1.3364
u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs,u_ibex_core.ex_block_i.mul_sys.M3.operant_a,1.3388
u_ibex_core.ex_block_i.mul_sys.M0.operant_a,u_ibex_core.ex_block_i.nnu.MAB.AB.A0.add_oper_a,1.3424
u_ibex_core.ex_block_i.mul_sys.M3.operant_a,u_ibex_core.ex_block_i.nnu.MAB.AB.A1.add_oper_b,1.3481
u_ibex_core.ex_block_i.mul_sys.M2.operant_a,u_ibex_core.ex_block_i.nnu.MAB.AB.A1.add_oper_a,1.3481
u_ibex_core.ex_block_i.mul_sys.M1.operant_a,u_ibex_core.ex_block_i.nnu.MAB.AB.A0.add_oper_b,1.3481
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.mul_sys.M0.operant_a,1.3522
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.ex_block_i.mul_sys.M2.operant_a,1.3537
u_ibex_core.ex_block_i.nnu.MAB.AB.A0.add_oper_b,u_ibex_core.ex_block_i.nnu.MAB.add_res_reg[3],1.374
u_ibex_core.ex_block_i.nnu.MAB.AB.A0.add_oper_b,u_ibex_core.ex_block_i.nnu.MAB.add_res_reg[1],1.374
u_ibex_core.ex_block_i.mul_sys.M3.operant_a,u_ibex_core.ex_block_i.nnu.MAB.AB.A1.add_oper_b,1.4311
u_ibex_core.ex_block_i.mul_sys.M2.operant_a,u_ibex_core.ex_block_i.nnu.MAB.AB.A1.add_oper_a,1.4311
u_ibex_core.ex_block_i.mul_sys.M1.operant_a,u_ibex_core.ex_block_i.nnu.MAB.AB.A0.add_oper_b,1.4311
u_ibex_core.ex_block_i.nnu.MAB.mode,u_ibex_core.ex_block_i.nnu.MAB.add_res_reg[1],1.4314
u_ibex_core.ex_block_i.nnu.MAB.mode,u_ibex_core.ex_block_i.nnu.MAB.add_res_reg[1],1.4314
u_ibex_core.ex_block_i.nnu.MAB.mode,u_ibex_core.ex_block_i.nnu.MAB.add_res_reg[3],1.4315
u_ibex_core.ex_block_i.nnu.MAB.mode,u_ibex_core.ex_block_i.nnu.MAB.add_res_reg[3],1.4315
u_ibex_core.ex_block_i.mul_sys.M0.operant_a,u_ibex_core.ex_block_i.nnu.MAB.AB.A0.add_oper_a,1.4366
u_ibex_core.ex_block_i.nnu.MAB.mode,u_ibex_core.ex_block_i.nnu.MAB.add_res_reg[1],1.44
u_ibex_core.ex_block_i.nnu.MAB.mode,u_ibex_core.ex_block_i.nnu.MAB.add_res_reg[3],1.4401
u_ibex_core.ex_block_i.mul_sys.M3.operant_a,u_ibex_core.ex_block_i.nnu.MAB.AB.A1.add_oper_b,1.5138
u_ibex_core.ex_block_i.mul_sys.M2.operant_a,u_ibex_core.ex_block_i.nnu.MAB.AB.A1.add_oper_a,1.5138
u_ibex_core.ex_block_i.mul_sys.M1.operant_a,u_ibex_core.ex_block_i.nnu.MAB.AB.A0.add_oper_b,1.5138
u_ibex_core.ex_block_i.mul_sys.M0.operant_a,u_ibex_core.ex_block_i.nnu.MAB.AB.A0.add_oper_a,1.5586
u_ibex_core.ex_block_i.nnu.MAB.prev_enable[1],u_ibex_core.ex_block_i.nnu.neur_output.counter,1.5805
u_ibex_core.ex_block_i.nnu.MAB.prev_enable[1],u_ibex_core.ex_block_i.nnu.neur_output.counter,1.5854
u_ibex_core.ex_block_i.nnu.MAB.prev_enable[1],u_ibex_core.ex_block_i.nnu.neur_output.counter,1.5887
u_ibex_core.ex_block_i.mul_sys.M3.operant_a,u_ibex_core.ex_block_i.nnu.MAB.AB.A1.add_oper_b,1.6019
u_ibex_core.ex_block_i.mul_sys.M2.operant_a,u_ibex_core.ex_block_i.nnu.MAB.AB.A1.add_oper_a,1.6019
u_ibex_core.ex_block_i.mul_sys.M1.operant_a,u_ibex_core.ex_block_i.nnu.MAB.AB.A0.add_oper_b,1.6019
u_ibex_core.ex_block_i.mul_a_vals,u_ibex_core.ex_block_i.nnu.MAB.AB.A1.add_oper_b,1.6478
u_ibex_core.ex_block_i.mul_a_vals,u_ibex_core.ex_block_i.nnu.MAB.AB.A1.add_oper_a,1.6478
u_ibex_core.ex_block_i.mul_a_vals,u_ibex_core.ex_block_i.nnu.MAB.AB.A0.add_oper_b,1.6478
u_ibex_core.ex_block_i.mul_a_vals,u_ibex_core.ex_block_i.nnu.MAB.AB.A0.add_oper_a,1.6488
u_ibex_core.ex_block_i.mul_a_vals,u_ibex_core.ex_block_i.nnu.MAB.AB.A0.add_oper_a,1.654
genblk3.genblk1.gen_regfile_latch.register_file_i.raddr_a_i,genblk3.genblk1.gen_regfile_latch.register_file_i.wdata_a_q,1.6963
genblk3.genblk1.gen_regfile_latch.register_file_i.raddr_a_i,genblk3.genblk1.gen_regfile_latch.register_file_i.wdata_a_q,1.7129
genblk3.genblk1.gen_regfile_latch.register_file_i.raddr_a_i,genblk3.genblk1.gen_regfile_latch.register_file_i.wdata_a_q,1.7143
genblk3.genblk1.gen_regfile_latch.register_file_i.raddr_a_i,u_ibex_core.ex_block_i.genblk4.gen_multdiv_fast.multdiv_i.imd_val_q_i,1.7179
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.err_q,1.7181
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q,1.7181
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q,1.7181
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q,1.7181
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q,1.7181
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q,1.7181
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q,1.7181
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q,1.7181
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q,1.7181
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q,1.7181
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q,1.7181
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q,1.7181
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q,1.7181
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q,1.7181
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q,1.7181
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q,1.7181
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q,1.7181
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q,1.7181
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q,1.7181
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q,1.7181
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q,1.7181
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q,1.7181
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q,1.7181
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q,1.7181
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q,1.7181
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q,1.7181
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q,1.7181
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q,1.7181
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q,1.7181
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q,1.7181
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.err_q,1.7181
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q,1.7181
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q,1.7181
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q,1.7181
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q,1.7181
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q,1.7181
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q,1.7181
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q,1.7181
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q,1.7181
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q,1.7181
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q,1.7181
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q,1.7181
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q,1.7181
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q,1.7181
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q,1.7181
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q,1.7181
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q,1.7181
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q,1.7181
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q,1.7181
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q,1.7181
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q,1.7181
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q,1.7181
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q,1.7181
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q,1.7181
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q,1.7181
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q,1.7181
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q,1.7181
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q,1.7181
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q,1.7181
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q,1.7181
genblk3.genblk1.gen_regfile_latch.register_file_i.raddr_a_i,u_ibex_core.ex_block_i.genblk4.gen_multdiv_fast.multdiv_i.imd_val_q_i,1.726
genblk3.genblk1.gen_regfile_latch.register_file_i.raddr_a_i,u_ibex_core.ex_block_i.alu_i.g_no_alu_rvb.unused_imd_val_q,1.731
genblk3.genblk1.gen_regfile_latch.register_file_i.raddr_b_i,u_ibex_core.ex_block_i.nnu.neur_output.temp_results_reg[0],1.7344
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mcycle_counter_i.counter,1.7416
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mcycle_counter_i.counter,1.7416
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mcycle_counter_i.counter,1.7416
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mcycle_counter_i.counter,1.7416
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mcycle_counter_i.counter,1.7416
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mcycle_counter_i.counter,1.7416
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mcycle_counter_i.counter,1.7416
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mcycle_counter_i.counter,1.7416
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mcycle_counter_i.counter,1.7416
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mcycle_counter_i.counter,1.7416
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mcycle_counter_i.counter,1.7416
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mcycle_counter_i.counter,1.7416
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mcycle_counter_i.counter,1.7416
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mcycle_counter_i.counter,1.7416
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mcycle_counter_i.counter,1.7416
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mcycle_counter_i.counter,1.7416
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mcycle_counter_i.counter,1.7416
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mcycle_counter_i.counter,1.7416
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mcycle_counter_i.counter,1.7416
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mcycle_counter_i.counter,1.7416
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q,1.7431
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q,1.7431
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q,1.7431
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q,1.7431
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q,1.7431
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q,1.7431
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mcycle_counter_i.counter,1.7434
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mcycle_counter_i.counter,1.7434
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mcycle_counter_i.counter,1.7434
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mcycle_counter_i.counter,1.7434
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mcycle_counter_i.counter,1.7434
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mhpmcounter[2],1.7445
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.dcsr_q,1.7454
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.dcsr_q,1.7454
genblk3.genblk1.gen_regfile_latch.register_file_i.raddr_a_i,u_ibex_core.ex_block_i.alu_i.g_no_alu_rvb.unused_imd_val_q,1.7466
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mhpmcounter[2],1.7467
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mhpmcounter[2],1.7472
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mhpmcounter[2],1.7473
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mhpmcounter[2],1.7473
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mhpmcounter[2],1.7473
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mhpmcounter[2],1.7473
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mhpmcounter[2],1.7473
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mhpmcounter[2],1.7492
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mhpmcounter[2],1.7492
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mhpmcounter[2],1.7492
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mhpmcounter[2],1.7495
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mhpmcounter[2],1.7495
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mhpmcounter[2],1.7495
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mhpmcounter[2],1.7495
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mhpmcounter[2],1.7495
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mhpmcounter[2],1.7495
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mhpmcounter[2],1.7495
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mhpmcounter[2],1.7495
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mhpmcounter[2],1.7495
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mhpmcounter[2],1.7495
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mhpmcounter[2],1.7495
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mhpmcounter[2],1.7495
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mhpmcounter[2],1.7495
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mhpmcounter[2],1.7495
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mhpmcounter[2],1.7495
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mhpmcounter[2],1.7495
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mhpmcounter[2],1.7495
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mhpmcounter[2],1.7495
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mhpmcounter[2],1.7495
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mhpmcounter[2],1.7495
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mhpmcounter[2],1.7495
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mhpmcounter[2],1.7495
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mhpmcounter[2],1.7495
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mhpmcounter[2],1.7495
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mhpmcounter[2],1.7495
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mhpmcounter[2],1.7495
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mhpmcounter[2],1.7495
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mhpmcounter[2],1.7495
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mhpmcounter[2],1.7495
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mhpmcounter[2],1.7495
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mhpmcounter[2],1.7495
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mhpmcounter[2],1.7495
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mhpmcounter[2],1.7495
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mhpmcounter[2],1.7495
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mhpmcounter[2],1.7495
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mhpmcounter[2],1.7495
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mhpmcounter[2],1.7495
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mhpmcounter[2],1.7495
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mhpmcounter[2],1.7495
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mhpmcounter[2],1.7495
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mhpmcounter[2],1.7495
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mhpmcounter[2],1.7495
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mhpmcounter[2],1.7495
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mhpmcounter[2],1.7495
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mhpmcounter[2],1.7495
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mhpmcounter[2],1.7495
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mhpmcounter[2],1.7495
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mhpmcounter[2],1.7495
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mhpmcounter[2],1.7495
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mhpmcounter[2],1.7495
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mhpmcounter[2],1.7495
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mcycle_counter_i.counter,1.7498
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mcycle_counter_i.counter,1.7498
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mcycle_counter_i.counter,1.7498
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mcycle_counter_i.counter,1.7499
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mcycle_counter_i.counter,1.7499
genblk3.genblk1.gen_regfile_latch.register_file_i.raddr_b_i,u_ibex_core.ex_block_i.nnu.neur_output.temp_results_reg[0],1.7552
genblk3.genblk1.gen_regfile_latch.register_file_i.raddr_b_i,u_ibex_core.ex_block_i.nnu.neur_output.temp_results_reg[0],1.7552
genblk3.genblk1.gen_regfile_latch.register_file_i.raddr_b_i,u_ibex_core.ex_block_i.nnu.neur_output.temp_results_reg[0],1.7564
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.id_stage_i.controller_i.instr_fetch_err_plus2_i,1.758
genblk3.genblk1.gen_regfile_latch.register_file_i.raddr_b_i,u_ibex_core.ex_block_i.nnu.neur_output.temp_results_reg[1],1.7598
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mcycle_counter_i.counter,1.7601
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mcycle_counter_i.counter,1.7601
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mcycle_counter_i.counter,1.7601
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mcycle_counter_i.counter,1.7601
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mcycle_counter_i.counter,1.7601
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mcycle_counter_i.counter,1.7601
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mcycle_counter_i.counter,1.7601
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mcycle_counter_i.counter,1.7601
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mcycle_counter_i.counter,1.7601
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mcycle_counter_i.counter,1.7601
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mcycle_counter_i.counter,1.7601
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mcycle_counter_i.counter,1.7601
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mcycle_counter_i.counter,1.7601
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mcycle_counter_i.counter,1.7601
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mcycle_counter_i.counter,1.7601
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mcycle_counter_i.counter,1.7601
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mcycle_counter_i.counter,1.7601
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mcycle_counter_i.counter,1.7605
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mcycle_counter_i.counter,1.7605
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mcycle_counter_i.counter,1.7605
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mcycle_counter_i.counter,1.7605
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mcycle_counter_i.counter,1.7605
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mcycle_counter_i.counter,1.7605
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mcycle_counter_i.counter,1.7605
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mcycle_counter_i.counter,1.7605
genblk3.genblk1.gen_regfile_latch.register_file_i.raddr_a_i,genblk3.genblk1.gen_regfile_latch.register_file_i.wdata_a_q,1.7609
genblk3.genblk1.gen_regfile_latch.register_file_i.raddr_b_i,u_ibex_core.ex_block_i.nnu.neur_output.temp_results_reg[0],1.7628
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.dscratch1_q,1.763
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.dscratch1_q,1.763
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.dscratch1_q,1.763
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.dscratch1_q,1.763
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.dscratch1_q,1.763
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.dscratch1_q,1.763
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.dscratch1_q,1.763
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.dscratch1_q,1.763
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.dscratch1_q,1.763
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.dscratch1_q,1.763
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.dscratch0_q,1.7631
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.dscratch0_q,1.7631
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.dscratch0_q,1.7631
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.dscratch0_q,1.7631
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.dscratch0_q,1.7631
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.dscratch0_q,1.7631
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.dscratch0_q,1.7631
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.dscratch0_q,1.7631
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.dscratch0_q,1.7631
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.dscratch0_q,1.7631
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.dscratch1_q,1.7637
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.dscratch1_q,1.7637
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.dscratch1_q,1.7637
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.dscratch1_q,1.7637
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.dscratch1_q,1.7637
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.dscratch1_q,1.7637
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.dscratch1_q,1.7637
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.dscratch1_q,1.7637
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.dscratch1_q,1.7637
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.dscratch0_q,1.7637
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.dscratch0_q,1.7637
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.dscratch0_q,1.7637
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.dscratch0_q,1.7637
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.dscratch0_q,1.7637
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.dscratch0_q,1.7637
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.dscratch0_q,1.7637
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.dscratch0_q,1.7637
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.dscratch0_q,1.7637
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mie_q,1.7641
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mie_q,1.7641
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mie_q,1.7641
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mie_q,1.7641
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mie_q,1.7641
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mie_q,1.7641
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mie_q,1.7641
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mie_q,1.7641
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mie_q,1.7652
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mie_q,1.7652
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mie_q,1.7652
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mie_q,1.7652
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mie_q,1.7652
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mcycle_counter_i.counter,1.7652
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mcycle_counter_i.counter,1.7652
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mcycle_counter_i.counter,1.7652
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mcycle_counter_i.counter,1.7652
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mcycle_counter_i.counter,1.7652
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mcycle_counter_i.counter,1.7652
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mhpmcounter[2],1.7663
genblk3.genblk1.gen_regfile_latch.register_file_i.raddr_b_i,u_ibex_core.ex_block_i.nnu.neur_output.temp_results_reg[0],1.7675
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.dscratch1_q,1.7684
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.dscratch1_q,1.7684
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.dscratch0_q,1.7684
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.dscratch0_q,1.7684
genblk3.genblk1.gen_regfile_latch.register_file_i.raddr_b_i,u_ibex_core.ex_block_i.nnu.neur_output.temp_results_reg[0],1.7685
genblk3.genblk1.gen_regfile_latch.register_file_i.raddr_b_i,u_ibex_core.ex_block_i.nnu.neur_output.temp_results_reg[0],1.7685
genblk3.genblk1.gen_regfile_latch.register_file_i.raddr_b_i,u_ibex_core.ex_block_i.nnu.neur_output.temp_results_reg[0],1.7686
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mscratch_q,1.7697
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mscratch_q,1.7697
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mscratch_q,1.7697
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mscratch_q,1.7697
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mscratch_q,1.7697
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mscratch_q,1.7697
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mscratch_q,1.7697
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mscratch_q,1.7697
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mscratch_q,1.7697
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mscratch_q,1.7697
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mscratch_q,1.7701
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mscratch_q,1.7701
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mscratch_q,1.7701
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mscratch_q,1.7701
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mscratch_q,1.7701
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mscratch_q,1.7701
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mscratch_q,1.7701
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mscratch_q,1.7701
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mscratch_q,1.7701
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.id_stage_i.controller_i.instr_is_compressed_i,1.771
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.id_stage_i.controller_i.instr_compressed_i,1.771
u_ibex_core.id_stage_i.controller_i.instr_i,crash_dump_o,1.771
u_ibex_core.id_stage_i.controller_i.instr_i,crash_dump_o,1.771
u_ibex_core.id_stage_i.controller_i.instr_i,crash_dump_o,1.771
u_ibex_core.id_stage_i.controller_i.instr_i,crash_dump_o,1.771
u_ibex_core.id_stage_i.controller_i.instr_i,crash_dump_o,1.771
u_ibex_core.id_stage_i.controller_i.instr_i,crash_dump_o,1.771
u_ibex_core.id_stage_i.controller_i.instr_i,crash_dump_o,1.771
u_ibex_core.id_stage_i.controller_i.instr_i,crash_dump_o,1.771
u_ibex_core.id_stage_i.controller_i.instr_i,crash_dump_o,1.771
u_ibex_core.id_stage_i.controller_i.instr_i,crash_dump_o,1.771
u_ibex_core.id_stage_i.controller_i.instr_i,crash_dump_o,1.771
u_ibex_core.id_stage_i.controller_i.instr_i,crash_dump_o,1.771
u_ibex_core.id_stage_i.controller_i.instr_i,crash_dump_o,1.771
u_ibex_core.id_stage_i.controller_i.instr_i,crash_dump_o,1.771
u_ibex_core.id_stage_i.controller_i.instr_i,crash_dump_o,1.771
u_ibex_core.id_stage_i.controller_i.instr_i,crash_dump_o,1.771
u_ibex_core.id_stage_i.controller_i.instr_i,crash_dump_o,1.771
u_ibex_core.id_stage_i.controller_i.instr_i,crash_dump_o,1.771
u_ibex_core.id_stage_i.controller_i.instr_i,crash_dump_o,1.771
u_ibex_core.id_stage_i.controller_i.instr_i,crash_dump_o,1.771
u_ibex_core.id_stage_i.controller_i.instr_i,crash_dump_o,1.771
u_ibex_core.id_stage_i.controller_i.instr_i,crash_dump_o,1.771
u_ibex_core.id_stage_i.controller_i.instr_i,crash_dump_o,1.771
u_ibex_core.id_stage_i.controller_i.instr_i,crash_dump_o,1.771
u_ibex_core.id_stage_i.controller_i.instr_i,crash_dump_o,1.771
u_ibex_core.id_stage_i.controller_i.instr_i,crash_dump_o,1.771
u_ibex_core.id_stage_i.controller_i.instr_i,crash_dump_o,1.771
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.id_stage_i.decoder_i.illegal_c_insn_i,1.771
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.id_stage_i.controller_i.instr_compressed_i,1.771
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.id_stage_i.controller_i.instr_compressed_i,1.771
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.id_stage_i.controller_i.instr_compressed_i,1.771
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.id_stage_i.controller_i.instr_compressed_i,1.771
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.id_stage_i.controller_i.instr_compressed_i,1.771
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.id_stage_i.controller_i.instr_compressed_i,1.771
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.id_stage_i.controller_i.instr_compressed_i,1.771
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.id_stage_i.controller_i.instr_compressed_i,1.771
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.id_stage_i.controller_i.instr_compressed_i,1.771
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.id_stage_i.controller_i.instr_compressed_i,1.771
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mcycle_counter_i.counter,1.7713
genblk3.genblk1.gen_regfile_latch.register_file_i.raddr_a_i,u_ibex_core.ex_block_i.alu_i.g_no_alu_rvb.unused_imd_val_q,1.7717
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mscratch_q,1.7726
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mscratch_q,1.7726
u_ibex_core.id_stage_i.controller_i.instr_i,crash_dump_o,1.7732
u_ibex_core.id_stage_i.controller_i.instr_i,crash_dump_o,1.7732
u_ibex_core.id_stage_i.controller_i.instr_i,crash_dump_o,1.7732
u_ibex_core.id_stage_i.controller_i.instr_i,crash_dump_o,1.7732
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.csr_mtvec_o,1.7757
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.csr_mtvec_o,1.7757
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.csr_mtvec_o,1.7757
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.csr_mtvec_o,1.7757
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.csr_mtvec_o,1.7757
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.csr_mtvec_o,1.7757
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.csr_mtvec_o,1.7757
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.csr_mtvec_o,1.7757
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.csr_mtvec_o,1.7757
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.csr_mtvec_o,1.7757
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.csr_mtvec_o,1.7757
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.csr_mtvec_o,1.7757
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.csr_mtvec_o,1.7757
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.csr_mtvec_o,1.7757
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.csr_mtvec_o,1.7757
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.csr_mtvec_o,1.7757
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.csr_mtvec_o,1.7757
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.csr_mtvec_o,1.7757
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.csr_mtvec_o,1.7757
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.csr_mtvec_o,1.7757
u_ibex_core.id_stage_i.controller_i.instr_i,crash_dump_o,1.7777
u_ibex_core.id_stage_i.controller_i.instr_i,crash_dump_o,1.7777
u_ibex_core.id_stage_i.controller_i.instr_i,crash_dump_o,1.7777
u_ibex_core.id_stage_i.controller_i.instr_i,crash_dump_o,1.7777
u_ibex_core.id_stage_i.controller_i.instr_i,crash_dump_o,1.7777
u_ibex_core.id_stage_i.controller_i.instr_i,crash_dump_o,1.7777
u_ibex_core.id_stage_i.controller_i.instr_i,crash_dump_o,1.7777
u_ibex_core.id_stage_i.controller_i.instr_i,crash_dump_o,1.7777
u_ibex_core.id_stage_i.controller_i.instr_i,crash_dump_o,1.7777
u_ibex_core.id_stage_i.controller_i.instr_i,crash_dump_o,1.7777
u_ibex_core.id_stage_i.controller_i.instr_i,crash_dump_o,1.7777
u_ibex_core.id_stage_i.controller_i.instr_i,crash_dump_o,1.7777
u_ibex_core.id_stage_i.controller_i.instr_i,crash_dump_o,1.7777
u_ibex_core.id_stage_i.controller_i.instr_i,crash_dump_o,1.7777
u_ibex_core.id_stage_i.controller_i.instr_i,crash_dump_o,1.7777
u_ibex_core.id_stage_i.controller_i.instr_i,crash_dump_o,1.7777
u_ibex_core.id_stage_i.controller_i.instr_i,crash_dump_o,1.7777
u_ibex_core.id_stage_i.controller_i.instr_i,crash_dump_o,1.7777
u_ibex_core.id_stage_i.controller_i.instr_i,crash_dump_o,1.7777
u_ibex_core.id_stage_i.controller_i.instr_i,crash_dump_o,1.7777
u_ibex_core.id_stage_i.controller_i.instr_i,crash_dump_o,1.7777
u_ibex_core.id_stage_i.controller_i.instr_i,crash_dump_o,1.7777
u_ibex_core.id_stage_i.controller_i.instr_i,crash_dump_o,1.7777
u_ibex_core.id_stage_i.controller_i.instr_i,crash_dump_o,1.7777
u_ibex_core.id_stage_i.controller_i.instr_i,crash_dump_o,1.7777
u_ibex_core.id_stage_i.controller_i.instr_i,crash_dump_o,1.7777
u_ibex_core.id_stage_i.controller_i.instr_i,crash_dump_o,1.7777
u_ibex_core.id_stage_i.controller_i.instr_i,crash_dump_o,1.7777
u_ibex_core.id_stage_i.controller_i.instr_i,crash_dump_o,1.7777
u_ibex_core.id_stage_i.controller_i.instr_i,crash_dump_o,1.7777
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mie_q,1.7789
u_ibex_core.id_stage_i.controller_i.instr_i,crash_dump_o,1.7794
u_ibex_core.id_stage_i.controller_i.instr_i,crash_dump_o,1.7794
u_ibex_core.id_stage_i.controller_i.instr_i,crash_dump_o,1.7794
u_ibex_core.id_stage_i.controller_i.instr_i,crash_dump_o,1.7794
u_ibex_core.id_stage_i.controller_i.instr_i,crash_dump_o,1.7794
u_ibex_core.id_stage_i.controller_i.instr_i,crash_dump_o,1.7794
u_ibex_core.id_stage_i.controller_i.instr_i,crash_dump_o,1.7794
u_ibex_core.id_stage_i.controller_i.instr_i,crash_dump_o,1.7794
u_ibex_core.id_stage_i.controller_i.instr_i,crash_dump_o,1.7794
u_ibex_core.id_stage_i.controller_i.instr_i,crash_dump_o,1.7794
u_ibex_core.id_stage_i.controller_i.instr_i,crash_dump_o,1.7796
u_ibex_core.id_stage_i.controller_i.instr_i,crash_dump_o,1.7796
u_ibex_core.id_stage_i.controller_i.instr_i,crash_dump_o,1.7796
u_ibex_core.id_stage_i.controller_i.instr_i,crash_dump_o,1.7796
u_ibex_core.id_stage_i.controller_i.instr_i,crash_dump_o,1.7796
u_ibex_core.id_stage_i.controller_i.instr_i,crash_dump_o,1.7796
u_ibex_core.id_stage_i.controller_i.instr_i,crash_dump_o,1.7796
u_ibex_core.id_stage_i.controller_i.instr_i,crash_dump_o,1.7796
u_ibex_core.id_stage_i.controller_i.instr_i,crash_dump_o,1.7796
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mie_q,1.7797
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.csr_mstatus_mie_o,1.78
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.dscratch1_q,1.7821
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.dscratch1_q,1.7821
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.dscratch1_q,1.7821
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.dscratch1_q,1.7821
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.dscratch1_q,1.7821
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.dscratch1_q,1.7821
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.dscratch0_q,1.7821
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.dscratch0_q,1.7821
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.dscratch0_q,1.7821
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.dscratch0_q,1.7821
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.dscratch0_q,1.7821
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.dscratch0_q,1.7821
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.dscratch1_q,1.7828
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.dscratch1_q,1.7828
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.dscratch0_q,1.7828
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.dscratch0_q,1.7828
u_ibex_core.id_stage_i.controller_i.instr_i,crash_dump_o,1.784
genblk3.genblk1.gen_regfile_latch.register_file_i.raddr_b_i,u_ibex_core.ex_block_i.nnu.neur_output.temp_results_reg[0],1.7848
genblk3.genblk1.gen_regfile_latch.register_file_i.raddr_b_i,u_ibex_core.ex_block_i.nnu.neur_output.temp_results_reg[1],1.785
genblk3.genblk1.gen_regfile_latch.register_file_i.raddr_b_i,u_ibex_core.ex_block_i.nnu.neur_output.temp_results_reg[1],1.785
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.id_stage_i.controller_i.instr_compressed_i,1.7856
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.id_stage_i.controller_i.instr_compressed_i,1.7856
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.id_stage_i.controller_i.instr_compressed_i,1.7856
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.id_stage_i.controller_i.instr_compressed_i,1.7856
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.id_stage_i.controller_i.instr_compressed_i,1.7856
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.id_stage_i.controller_i.instr_i,1.7856
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.id_stage_i.controller_i.instr_i,1.7856
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.id_stage_i.controller_i.instr_i,1.7856
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.id_stage_i.controller_i.instr_i,1.7856
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.id_stage_i.controller_i.instr_i,1.7856
u_ibex_core.id_stage_i.controller_i.instr_i,genblk3.genblk1.gen_regfile_latch.register_file_i.waddr_a_i,1.7856
u_ibex_core.id_stage_i.controller_i.instr_i,genblk3.genblk1.gen_regfile_latch.register_file_i.waddr_a_i,1.7856
u_ibex_core.id_stage_i.controller_i.instr_i,genblk3.genblk1.gen_regfile_latch.register_file_i.waddr_a_i,1.7856
u_ibex_core.id_stage_i.controller_i.instr_i,genblk3.genblk1.gen_regfile_latch.register_file_i.waddr_a_i,1.7856
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.id_stage_i.controller_i.instr_i,1.7856
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.id_stage_i.controller_i.instr_i,1.7856
u_ibex_core.id_stage_i.controller_i.instr_i,genblk3.genblk1.gen_regfile_latch.register_file_i.raddr_a_i,1.7856
u_ibex_core.id_stage_i.controller_i.instr_i,genblk3.genblk1.gen_regfile_latch.register_file_i.raddr_a_i,1.7856
u_ibex_core.id_stage_i.controller_i.instr_i,genblk3.genblk1.gen_regfile_latch.register_file_i.raddr_a_i,1.7856
u_ibex_core.id_stage_i.controller_i.instr_i,genblk3.genblk1.gen_regfile_latch.register_file_i.raddr_a_i,1.7856
genblk3.genblk1.gen_regfile_latch.register_file_i.raddr_b_i,u_ibex_core.ex_block_i.nnu.neur_output.temp_results_reg[1],1.7858
genblk3.genblk1.gen_regfile_latch.register_file_i.raddr_b_i,u_ibex_core.ex_block_i.nnu.neur_output.temp_results_reg[1],1.7859
u_ibex_core.id_stage_i.controller_i.instr_i,genblk3.genblk1.gen_regfile_latch.register_file_i.raddr_b_i,1.786
u_ibex_core.id_stage_i.controller_i.instr_i,genblk3.genblk1.gen_regfile_latch.register_file_i.raddr_b_i,1.786
u_ibex_core.id_stage_i.controller_i.instr_i,genblk3.genblk1.gen_regfile_latch.register_file_i.raddr_b_i,1.786
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.id_stage_i.controller_i.instr_i,1.786
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.id_stage_i.controller_i.instr_i,1.786
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.id_stage_i.controller_i.instr_i,1.786
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.id_stage_i.controller_i.instr_i,1.786
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.id_stage_i.controller_i.instr_i,1.786
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.id_stage_i.controller_i.instr_i,1.786
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mcycle_counter_i.counter,1.7868
genblk3.genblk1.gen_regfile_latch.register_file_i.raddr_b_i,u_ibex_core.ex_block_i.nnu.neur_output.temp_results_reg[2],1.7873
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mscratch_q,1.7874
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mscratch_q,1.7874
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mscratch_q,1.7874
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mscratch_q,1.7874
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mscratch_q,1.7874
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mscratch_q,1.7874
genblk3.genblk1.gen_regfile_latch.register_file_i.raddr_a_i,u_ibex_core.ex_block_i.alu_i.g_no_alu_rvb.unused_imd_val_q,1.7875
genblk3.genblk1.gen_regfile_latch.register_file_i.raddr_b_i,u_ibex_core.ex_block_i.nnu.neur_output.temp_results_reg[1],1.7881
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mscratch_q,1.7882
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mscratch_q,1.7882
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mcycle_counter_i.counter,1.7887
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.cs_registers_i.mhpmcounter[2],1.7888
genblk3.genblk1.gen_regfile_latch.register_file_i.raddr_b_i,u_ibex_core.ex_block_i.nnu.neur_output.temp_results_reg[1],1.789
genblk3.genblk1.gen_regfile_latch.register_file_i.raddr_b_i,u_ibex_core.ex_block_i.nnu.neur_output.temp_results_reg[0],1.7891
genblk3.genblk1.gen_regfile_latch.register_file_i.raddr_b_i,u_ibex_core.ex_block_i.nnu.neur_output.temp_results_reg[0],1.7891
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.id_stage_i.controller_i.instr_fetch_err_i,1.7898
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.id_stage_i.controller_i.instr_i,1.7898
u_ibex_core.id_stage_i.controller_i.instr_i,u_ibex_core.id_stage_i.controller_i.instr_i,1.7898
