#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sat Jul 17 15:40:44 2021
# Process ID: 10180
# Current directory: D:/ax/ax7035/demo/09_fifo_test/fifo_test.runs/synth_1
# Command line: vivado.exe -log fifo_test.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source fifo_test.tcl
# Log file: D:/ax/ax7035/demo/09_fifo_test/fifo_test.runs/synth_1/fifo_test.vds
# Journal file: D:/ax/ax7035/demo/09_fifo_test/fifo_test.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source fifo_test.tcl -notrace
Command: synth_design -top fifo_test -part xcku040-ffva1156-2-i
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku040'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11076 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 439.414 ; gain = 75.969
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fifo_test' [D:/ax/ax7035/demo/09_fifo_test/fifo_test.srcs/sources_1/new/fifo_test.v:3]
	Parameter W_IDLE bound to: 1 - type: integer 
	Parameter W_FIFO bound to: 2 - type: integer 
	Parameter R_IDLE bound to: 1 - type: integer 
	Parameter R_FIFO bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'IBUFDS' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:19483]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUFDS' (1#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:19483]
INFO: [Synth 8-638] synthesizing module 'fifo_ip' [D:/ax/ax7035/demo/09_fifo_test/fifo_test.runs/synth_1/.Xil/Vivado-10180-DESKTOP-C3F5G4E/realtime/fifo_ip_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fifo_ip' (2#1) [D:/ax/ax7035/demo/09_fifo_test/fifo_test.runs/synth_1/.Xil/Vivado-10180-DESKTOP-C3F5G4E/realtime/fifo_ip_stub.v:6]
WARNING: [Synth 8-350] instance 'fifo_ip_inst' of module 'fifo_ip' requires 13 connections, but only 11 given [D:/ax/ax7035/demo/09_fifo_test/fifo_test.srcs/sources_1/new/fifo_test.v:110]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/ax/ax7035/demo/09_fifo_test/fifo_test.srcs/sources_1/new/fifo_test.v:125]
INFO: [Synth 8-638] synthesizing module 'ila_m0' [D:/ax/ax7035/demo/09_fifo_test/fifo_test.runs/synth_1/.Xil/Vivado-10180-DESKTOP-C3F5G4E/realtime/ila_m0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ila_m0' (3#1) [D:/ax/ax7035/demo/09_fifo_test/fifo_test.runs/synth_1/.Xil/Vivado-10180-DESKTOP-C3F5G4E/realtime/ila_m0_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_fifo'. This will prevent further optimization [D:/ax/ax7035/demo/09_fifo_test/fifo_test.srcs/sources_1/new/fifo_test.v:125]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'fifo_ip_inst'. This will prevent further optimization [D:/ax/ax7035/demo/09_fifo_test/fifo_test.srcs/sources_1/new/fifo_test.v:110]
INFO: [Synth 8-256] done synthesizing module 'fifo_test' (4#1) [D:/ax/ax7035/demo/09_fifo_test/fifo_test.srcs/sources_1/new/fifo_test.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 491.234 ; gain = 127.789
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 491.234 ; gain = 127.789
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xcku040-ffva1156-2-i
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/ax/ax7035/demo/09_fifo_test/fifo_test.runs/synth_1/.Xil/Vivado-10180-DESKTOP-C3F5G4E/dcp2/fifo_ip_in_context.xdc] for cell 'fifo_ip_inst'
Finished Parsing XDC File [D:/ax/ax7035/demo/09_fifo_test/fifo_test.runs/synth_1/.Xil/Vivado-10180-DESKTOP-C3F5G4E/dcp2/fifo_ip_in_context.xdc] for cell 'fifo_ip_inst'
Parsing XDC File [D:/ax/ax7035/demo/09_fifo_test/fifo_test.runs/synth_1/.Xil/Vivado-10180-DESKTOP-C3F5G4E/dcp3/ila_m0_in_context.xdc] for cell 'ila_fifo'
Finished Parsing XDC File [D:/ax/ax7035/demo/09_fifo_test/fifo_test.runs/synth_1/.Xil/Vivado-10180-DESKTOP-C3F5G4E/dcp3/ila_m0_in_context.xdc] for cell 'ila_fifo'
Parsing XDC File [D:/ax/ax7035/demo/09_fifo_test/fifo_test.srcs/constrs_1/new/fifo_test.xdc]
Finished Parsing XDC File [D:/ax/ax7035/demo/09_fifo_test/fifo_test.srcs/constrs_1/new/fifo_test.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/ax/ax7035/demo/09_fifo_test/fifo_test.srcs/constrs_1/new/fifo_test.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fifo_test_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fifo_test_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1049.488 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'fifo_ip_inst' at clock pin 'rd_clk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ila_fifo' at clock pin 'clk' is different from the actual clock period '5.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1049.488 ; gain = 686.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku040-ffva1156-2-i
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1049.488 ; gain = 686.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for fifo_ip_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ila_fifo. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1049.488 ; gain = 686.043
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "in00" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "in00" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1049.488 ; gain = 686.043
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fifo_test 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1920 (col length:120)
BRAMs: 1200 (col length: RAMB18 120 RAMB36 60)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "in00" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "in00" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1049.488 ; gain = 686.043
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1298.750 ; gain = 935.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1308.430 ; gain = 944.984
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (write_state_reg[2]) is unused and will be removed from module fifo_test.
WARNING: [Synth 8-3332] Sequential element (read_state_reg[2]) is unused and will be removed from module fifo_test.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1318.469 ; gain = 955.023
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1318.469 ; gain = 955.023
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1318.469 ; gain = 955.023
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1318.469 ; gain = 955.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1318.469 ; gain = 955.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1318.469 ; gain = 955.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1318.469 ; gain = 955.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |fifo_ip       |         1|
|2     |ila_m0        |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |fifo_ip |     1|
|2     |ila_m0  |     1|
|3     |BUFG    |     1|
|4     |LUT1    |     1|
|5     |LUT2    |     1|
|6     |LUT3    |     5|
|7     |LUT4    |    11|
|8     |LUT5    |     5|
|9     |LUT6    |     5|
|10    |FDCE    |    18|
|11    |FDPE    |     2|
|12    |IBUF    |     1|
|13    |IBUFDS  |     1|
+------+--------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    89|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1318.469 ; gain = 955.023
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 1318.469 ; gain = 396.770
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1318.469 ; gain = 955.023
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  BUFG => BUFGCE: 1 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1338.578 ; gain = 975.133
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Common 17-1381] The checkpoint 'D:/ax/ax7035/demo/09_fifo_test/fifo_test.runs/synth_1/fifo_test.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fifo_test_utilization_synth.rpt -pb fifo_test_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.117 . Memory (MB): peak = 1338.578 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Jul 17 15:41:32 2021...
