<dec f='tvm/include/tvm/tir/stmt_functor.h' l='376' type='Array&lt;tvm::Range&gt; tvm::tir::Substitute(const Array&lt;tvm::Range&gt; &amp; region, const Map&lt;tvm::tir::Var, tvm::PrimExpr&gt; &amp; vmap)'/>
<def f='tvm/src/tir/ir/stmt_functor.cc' l='759' ll='768' type='Array&lt;tvm::Range&gt; tvm::tir::Substitute(const Array&lt;tvm::Range&gt; &amp; region, const Map&lt;tvm::tir::Var, tvm::PrimExpr&gt; &amp; vmap)'/>
<use f='tvm/src/tir/schedule/primitive/cache_read_write.cc' l='359' u='c' c='_ZN3tvm3tir17RelaxBufferRegionENS0_13ScheduleStateERKNS0_12BufferRegionERKNS0_8StmtSRefES7_S7_'/>
<use f='tvm/src/tir/schedule/primitive/compute_at.cc' l='384' u='c' c='_ZN3tvm3tir18RelaxBufferRegionsERKNS_7runtime3MapINS0_3VarENS_8PrimExprEvvEERKNS1_5ArrayINS0_12BufferRegionEvEERKNS0_8StmtSRefESF_PSt13unordered_mapIP12813344'/>
<use f='tvm/src/tir/schedule/primitive/reduction.cc' l='235' u='c' c='_ZN3tvm3tir18DecomposeReductionENS0_13ScheduleStateERKNS0_8StmtSRefES4_'/>
<use f='tvm/src/tir/schedule/primitive/reduction.cc' l='908' u='c' c='_ZN3tvm3tir19RFactorBlockCreator22CreateReadWriteRegionsEv'/>
<use f='tvm/src/tir/schedule/primitive/reduction.cc' l='916' u='c' c='_ZN3tvm3tir19RFactorBlockCreator22CreateReadWriteRegionsEv'/>
<use f='tvm/src/tir/schedule/state.cc' l='247' u='c' c='_ZN3tvm3tir18BlockInfoCollector32CheckRegionCoverAndStagePipelineERKNS0_9BlockInfoERKNS0_8StmtSRefERKNS_7runtime5ArrayIS5_vEE'/>
<use f='tvm/src/tir/schedule/state.cc' l='254' u='c' c='_ZN3tvm3tir18BlockInfoCollector32CheckRegionCoverAndStagePipelineERKNS0_9BlockInfoERKNS0_8StmtSRefERKNS_7runtime5ArrayIS5_vEE'/>
<use f='tvm/src/tir/transforms/lower_cross_thread_reduction.cc' l='399' u='c' c='_ZN3tvm3tir23TransformReductionBlockEPKNS0_16BlockRealizeNodeERKNS_7runtime8OptionalINS4_5ArrayINS0_6BufferEvEEEERKS8_SD_RKNS6_INS_8PrimExprEvEERKNS0_10264619'/>
