# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../SPI_V2/SPI V2.srcs/sources_1/new/SPI_Master.v" \
"../../../../../SPI_V2/SPI V2.srcs/sources_1/new/modules.v" \
"../../../../../SPI_V2/SPI V2.srcs/sim_1/new/tb_spi_state.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
