#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Apr 17 04:18:19 2022
# Process ID: 18128
# Current directory: C:/Users/fauza/Documents/GitHub/fpga-16-bit-alu/FINAL1/work/vivado/FINAL1/FINAL1.runs/synth_1
# Command line: vivado.exe -log au_top_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source au_top_0.tcl
# Log file: C:/Users/fauza/Documents/GitHub/fpga-16-bit-alu/FINAL1/work/vivado/FINAL1/FINAL1.runs/synth_1/au_top_0.vds
# Journal file: C:/Users/fauza/Documents/GitHub/fpga-16-bit-alu/FINAL1/work/vivado/FINAL1/FINAL1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source au_top_0.tcl -notrace
Command: synth_design -top au_top_0 -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 20472
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1018.066 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'au_top_0' [C:/Users/fauza/Documents/GitHub/fpga-16-bit-alu/FINAL1/work/vivado/FINAL1/FINAL1.srcs/sources_1/imports/verilog/au_top_0.v:7]
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner_1' [C:/Users/fauza/Documents/GitHub/fpga-16-bit-alu/FINAL1/work/vivado/FINAL1/FINAL1.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
	Parameter STAGES bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner_1' (1#1) [C:/Users/fauza/Documents/GitHub/fpga-16-bit-alu/FINAL1/work/vivado/FINAL1/FINAL1.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'button_conditioner_2' [C:/Users/fauza/Documents/GitHub/fpga-16-bit-alu/FINAL1/work/vivado/FINAL1/FINAL1.srcs/sources_1/imports/verilog/button_conditioner_2.v:13]
	Parameter CLK_FREQ bound to: 26'b10111110101111000010000000 
	Parameter MIN_DELAY bound to: 5'b10100 
	Parameter NUM_SYNC bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'pipeline_8' [C:/Users/fauza/Documents/GitHub/fpga-16-bit-alu/FINAL1/work/vivado/FINAL1/FINAL1.srcs/sources_1/imports/verilog/pipeline_8.v:11]
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_8' (2#1) [C:/Users/fauza/Documents/GitHub/fpga-16-bit-alu/FINAL1/work/vivado/FINAL1/FINAL1.srcs/sources_1/imports/verilog/pipeline_8.v:11]
INFO: [Synth 8-6155] done synthesizing module 'button_conditioner_2' (3#1) [C:/Users/fauza/Documents/GitHub/fpga-16-bit-alu/FINAL1/work/vivado/FINAL1/FINAL1.srcs/sources_1/imports/verilog/button_conditioner_2.v:13]
INFO: [Synth 8-6157] synthesizing module 'seven_seg_split_out_3' [C:/Users/fauza/Documents/GitHub/fpga-16-bit-alu/FINAL1/work/vivado/FINAL1/FINAL1.srcs/sources_1/imports/verilog/seven_seg_split_out_3.v:7]
INFO: [Synth 8-6157] synthesizing module 'multi_seven_seg_6' [C:/Users/fauza/Documents/GitHub/fpga-16-bit-alu/FINAL1/work/vivado/FINAL1/FINAL1.srcs/sources_1/imports/verilog/multi_seven_seg_6.v:12]
	Parameter DIGITS bound to: 2'b10 
	Parameter DIV bound to: 5'b10000 
	Parameter DIGIT_BITS bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'counter_9' [C:/Users/fauza/Documents/GitHub/fpga-16-bit-alu/FINAL1/work/vivado/FINAL1/FINAL1.srcs/sources_1/imports/verilog/counter_9.v:14]
	Parameter SIZE bound to: 1'b1 
	Parameter DIV bound to: 5'b10000 
	Parameter TOP bound to: 3'b001 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 19'b0011111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_9' (4#1) [C:/Users/fauza/Documents/GitHub/fpga-16-bit-alu/FINAL1/work/vivado/FINAL1/FINAL1.srcs/sources_1/imports/verilog/counter_9.v:14]
INFO: [Synth 8-6157] synthesizing module 'seven_seg_10' [C:/Users/fauza/Documents/GitHub/fpga-16-bit-alu/FINAL1/work/vivado/FINAL1/FINAL1.srcs/sources_1/imports/verilog/seven_seg_10.v:7]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_10' (5#1) [C:/Users/fauza/Documents/GitHub/fpga-16-bit-alu/FINAL1/work/vivado/FINAL1/FINAL1.srcs/sources_1/imports/verilog/seven_seg_10.v:7]
INFO: [Synth 8-6157] synthesizing module 'decoder_11' [C:/Users/fauza/Documents/GitHub/fpga-16-bit-alu/FINAL1/work/vivado/FINAL1/FINAL1.srcs/sources_1/imports/verilog/decoder_11.v:11]
	Parameter WIDTH bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'decoder_11' (6#1) [C:/Users/fauza/Documents/GitHub/fpga-16-bit-alu/FINAL1/work/vivado/FINAL1/FINAL1.srcs/sources_1/imports/verilog/decoder_11.v:11]
INFO: [Synth 8-6155] done synthesizing module 'multi_seven_seg_6' (7#1) [C:/Users/fauza/Documents/GitHub/fpga-16-bit-alu/FINAL1/work/vivado/FINAL1/FINAL1.srcs/sources_1/imports/verilog/multi_seven_seg_6.v:12]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_split_out_3' (8#1) [C:/Users/fauza/Documents/GitHub/fpga-16-bit-alu/FINAL1/work/vivado/FINAL1/FINAL1.srcs/sources_1/imports/verilog/seven_seg_split_out_3.v:7]
INFO: [Synth 8-6157] synthesizing module 'game_cu_4' [C:/Users/fauza/Documents/GitHub/fpga-16-bit-alu/FINAL1/work/vivado/FINAL1/FINAL1.srcs/sources_1/imports/verilog/game_cu_4.v:7]
	Parameter START_game_fsm bound to: 6'b000000 
	Parameter IDLE_game_fsm bound to: 6'b000001 
	Parameter PLAYER1_PRESS_game_fsm bound to: 6'b000010 
	Parameter PLAYER1_PRESS_WRITE_VALUE_game_fsm bound to: 6'b000011 
	Parameter PLAYER1_PRESS_ADD_TO_SEQUENCE_game_fsm bound to: 6'b000100 
	Parameter PLAYER1_PRESS_INCREMENT_LOOPVAR_game_fsm bound to: 6'b000101 
	Parameter PLAYER2_PRESS_game_fsm bound to: 6'b000110 
	Parameter PLAYER2_PRESS_WRITE_VALUE_game_fsm bound to: 6'b000111 
	Parameter PLAYER2_PRESS_ADD_TO_SEQUENCE_game_fsm bound to: 6'b001000 
	Parameter PLAYER2_PRESS_INCREMENT_LOOPVAR_game_fsm bound to: 6'b001001 
	Parameter INCREMENT_SEQUENCECOUNT_game_fsm bound to: 6'b001010 
	Parameter CPMLEQ_SEQUENCECOUNT_1_game_fsm bound to: 6'b001011 
	Parameter NOT_ISP1_game_fsm bound to: 6'b001100 
	Parameter NOT_ISP1_CMP_game_fsm bound to: 6'b001101 
	Parameter CMPEQ_P1SEQUENCE_P2SEQUENCE_game_fsm bound to: 6'b001110 
	Parameter CMP_SEQ_ISP1_game_fsm bound to: 6'b001111 
	Parameter CMP_SEQ_NOTISP1_game_fsm bound to: 6'b010000 
	Parameter UPDATE_LED_GREEN_game_fsm bound to: 6'b010001 
	Parameter UPDATE_LED_RED_game_fsm bound to: 6'b010010 
	Parameter TURN_LED_OFF_game_fsm bound to: 6'b010011 
	Parameter CPMLE_SEQUENCECOUNT_16_game_fsm bound to: 6'b010100 
	Parameter CMPEQ_ISP1_0_game_fsm bound to: 6'b010101 
	Parameter INCREMENT_P1_SCORE_game_fsm bound to: 6'b010110 
	Parameter INCREMENT_P2_SCORE_game_fsm bound to: 6'b010111 
	Parameter INCREMENT_P1_SCORE_SEG_game_fsm bound to: 6'b011000 
	Parameter INCREMENT_P2_SCORE_SEG_game_fsm bound to: 6'b011001 
	Parameter INCREMENT_P1_SCORE_CMP_game_fsm bound to: 6'b011010 
	Parameter INCREMENT_P2_SCORE_CMP_game_fsm bound to: 6'b011011 
	Parameter INCREMENT_P1_SCORE_CMP_SEG_game_fsm bound to: 6'b011100 
	Parameter INCREMENT_P2_SCORE_CMP_SEG_game_fsm bound to: 6'b011101 
	Parameter INCREMENT_ROUND_game_fsm bound to: 6'b011110 
	Parameter INCREMENT_ROUND_SEG_game_fsm bound to: 6'b011111 
	Parameter CMPLEQC_ROUND_5_game_fsm bound to: 6'b100000 
	Parameter RESET_SEQUENCE_COUNT_game_fsm bound to: 6'b100001 
	Parameter TURN_LED_OFF1_game_fsm bound to: 6'b100010 
	Parameter CMPLEQ_P1_SCORE_P2SCORE_game_fsm bound to: 6'b100011 
	Parameter CMPEQ_P1_SCORE_P2SCORE_game_fsm bound to: 6'b100100 
	Parameter P1_WINNER_game_fsm bound to: 6'b100101 
	Parameter P2_WINNER_game_fsm bound to: 6'b100110 
	Parameter TIE_game_fsm bound to: 6'b100111 
	Parameter SET_ISP1_1_game_fsm bound to: 6'b101000 
	Parameter END_game_fsm bound to: 6'b101001 
INFO: [Synth 8-6155] done synthesizing module 'game_cu_4' (9#1) [C:/Users/fauza/Documents/GitHub/fpga-16-bit-alu/FINAL1/work/vivado/FINAL1/FINAL1.srcs/sources_1/imports/verilog/game_cu_4.v:7]
INFO: [Synth 8-6157] synthesizing module 'game_miniRegfile_5' [C:/Users/fauza/Documents/GitHub/fpga-16-bit-alu/FINAL1/work/vivado/FINAL1/FINAL1.srcs/sources_1/imports/verilog/game_miniRegfile_5.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/fauza/Documents/GitHub/fpga-16-bit-alu/FINAL1/work/vivado/FINAL1/FINAL1.srcs/sources_1/imports/verilog/game_miniRegfile_5.v:143]
INFO: [Synth 8-6155] done synthesizing module 'game_miniRegfile_5' (10#1) [C:/Users/fauza/Documents/GitHub/fpga-16-bit-alu/FINAL1/work/vivado/FINAL1/FINAL1.srcs/sources_1/imports/verilog/game_miniRegfile_5.v:7]
INFO: [Synth 8-6157] synthesizing module 'alu16_7' [C:/Users/fauza/Documents/GitHub/fpga-16-bit-alu/FINAL1/work/vivado/FINAL1/FINAL1.srcs/sources_1/imports/verilog/alu16_7.v:7]
INFO: [Synth 8-6157] synthesizing module 'arith_16_12' [C:/Users/fauza/Documents/GitHub/fpga-16-bit-alu/FINAL1/work/vivado/FINAL1/FINAL1.srcs/sources_1/imports/verilog/arith_16_12.v:7]
INFO: [Synth 8-6155] done synthesizing module 'arith_16_12' (11#1) [C:/Users/fauza/Documents/GitHub/fpga-16-bit-alu/FINAL1/work/vivado/FINAL1/FINAL1.srcs/sources_1/imports/verilog/arith_16_12.v:7]
INFO: [Synth 8-6157] synthesizing module 'bool_16_13' [C:/Users/fauza/Documents/GitHub/fpga-16-bit-alu/FINAL1/work/vivado/FINAL1/FINAL1.srcs/sources_1/imports/verilog/bool_16_13.v:7]
INFO: [Synth 8-6155] done synthesizing module 'bool_16_13' (12#1) [C:/Users/fauza/Documents/GitHub/fpga-16-bit-alu/FINAL1/work/vivado/FINAL1/FINAL1.srcs/sources_1/imports/verilog/bool_16_13.v:7]
INFO: [Synth 8-6157] synthesizing module 'shift_16_14' [C:/Users/fauza/Documents/GitHub/fpga-16-bit-alu/FINAL1/work/vivado/FINAL1/FINAL1.srcs/sources_1/imports/verilog/shift_16_14.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/fauza/Documents/GitHub/fpga-16-bit-alu/FINAL1/work/vivado/FINAL1/FINAL1.srcs/sources_1/imports/verilog/shift_16_14.v:20]
INFO: [Synth 8-6155] done synthesizing module 'shift_16_14' (13#1) [C:/Users/fauza/Documents/GitHub/fpga-16-bit-alu/FINAL1/work/vivado/FINAL1/FINAL1.srcs/sources_1/imports/verilog/shift_16_14.v:7]
INFO: [Synth 8-6157] synthesizing module 'comp_16_15' [C:/Users/fauza/Documents/GitHub/fpga-16-bit-alu/FINAL1/work/vivado/FINAL1/FINAL1.srcs/sources_1/imports/verilog/comp_16_15.v:7]
INFO: [Synth 8-6155] done synthesizing module 'comp_16_15' (14#1) [C:/Users/fauza/Documents/GitHub/fpga-16-bit-alu/FINAL1/work/vivado/FINAL1/FINAL1.srcs/sources_1/imports/verilog/comp_16_15.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/fauza/Documents/GitHub/fpga-16-bit-alu/FINAL1/work/vivado/FINAL1/FINAL1.srcs/sources_1/imports/verilog/alu16_7.v:109]
INFO: [Synth 8-6155] done synthesizing module 'alu16_7' (15#1) [C:/Users/fauza/Documents/GitHub/fpga-16-bit-alu/FINAL1/work/vivado/FINAL1/FINAL1.srcs/sources_1/imports/verilog/alu16_7.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/fauza/Documents/GitHub/fpga-16-bit-alu/FINAL1/work/vivado/FINAL1/FINAL1.srcs/sources_1/imports/verilog/au_top_0.v:286]
INFO: [Synth 8-6155] done synthesizing module 'au_top_0' (16#1) [C:/Users/fauza/Documents/GitHub/fpga-16-bit-alu/FINAL1/work/vivado/FINAL1/FINAL1.srcs/sources_1/imports/verilog/au_top_0.v:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1018.066 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1018.066 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1018.066 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1018.066 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/fauza/Documents/GitHub/fpga-16-bit-alu/FINAL1/work/constraint/io.xdc]
Finished Parsing XDC File [C:/Users/fauza/Documents/GitHub/fpga-16-bit-alu/FINAL1/work/constraint/io.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/fauza/Documents/GitHub/fpga-16-bit-alu/FINAL1/work/constraint/io.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/Program Files/library/components/au.xdc]
Finished Parsing XDC File [E:/Program Files/library/components/au.xdc]
Parsing XDC File [C:/Users/fauza/Documents/GitHub/fpga-16-bit-alu/FINAL1/work/constraint/alchitry.xdc]
Finished Parsing XDC File [C:/Users/fauza/Documents/GitHub/fpga-16-bit-alu/FINAL1/work/constraint/alchitry.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/fauza/Documents/GitHub/fpga-16-bit-alu/FINAL1/work/constraint/alchitry.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1018.066 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1018.066 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1018.066 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1018.066 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1018.066 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'M_game_fsm_q_reg' in module 'game_cu_4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          START_game_fsm | 00000000000000000000000000000000000000001 |                           000000
           IDLE_game_fsm | 00000000000000000000000000000000000000010 |                           000001
  PLAYER2_PRESS_game_fsm | 00000000000000000000000000000000000000100 |                           000110
PLAYER2_PRESS_WRITE_VALUE_game_fsm | 00000000000000000000000000000000000001000 |                           000111
PLAYER2_PRESS_ADD_TO_SEQUENCE_game_fsm | 00000000000000000000000000000000000010000 |                           001000
PLAYER1_PRESS_INCREMENT_LOOPVAR_game_fsm | 00000000000000000000000000000000000100000 |                           000101
  PLAYER1_PRESS_game_fsm | 00000000000000000000000000000000001000000 |                           000010
PLAYER1_PRESS_WRITE_VALUE_game_fsm | 00000000000000000000000000000000010000000 |                           000011
PLAYER1_PRESS_ADD_TO_SEQUENCE_game_fsm | 00000000000000000000000000000000100000000 |                           000100
INCREMENT_SEQUENCECOUNT_game_fsm | 00000000000000000000000000000001000000000 |                           001010
CPMLEQ_SEQUENCECOUNT_1_game_fsm | 00000000000000000000000000000010000000000 |                           001011
       NOT_ISP1_game_fsm | 00000000000000000000000000000100000000000 |                           001100
CMPEQ_P1SEQUENCE_P2SEQUENCE_game_fsm | 00000000000000000000000000001000000000000 |                           001110
   CMP_SEQ_ISP1_game_fsm | 00000000000000000000000000010000000000000 |                           001111
CMP_SEQ_NOTISP1_game_fsm | 00000000000000000000000000100000000000000 |                           010000
UPDATE_LED_GREEN_game_fsm | 00000000000000000000000001000000000000000 |                           010001
CPMLE_SEQUENCECOUNT_16_game_fsm | 00000000000000000000000010000000000000000 |                           010100
   NOT_ISP1_CMP_game_fsm | 00000000000000000000000100000000000000000 |                           001101
   TURN_LED_OFF_game_fsm | 00000000000000000000001000000000000000000 |                           010011
INCREMENT_P1_SCORE_game_fsm | 00000000000000000000010000000000000000000 |                           010110
INCREMENT_P1_SCORE_SEG_game_fsm | 00000000000000000000100000000000000000000 |                           011000
INCREMENT_P2_SCORE_game_fsm | 00000000000000000001000000000000000000000 |                           010111
INCREMENT_P2_SCORE_SEG_game_fsm | 00000000000000000010000000000000000000000 |                           011001
 UPDATE_LED_RED_game_fsm | 00000000000000000100000000000000000000000 |                           010010
   CMPEQ_ISP1_0_game_fsm | 00000000000000001000000000000000000000000 |                           010101
INCREMENT_P1_SCORE_CMP_game_fsm | 00000000000000010000000000000000000000000 |                           011010
INCREMENT_P1_SCORE_CMP_SEG_game_fsm | 00000000000000100000000000000000000000000 |                           011100
INCREMENT_P2_SCORE_CMP_game_fsm | 00000000000001000000000000000000000000000 |                           011011
INCREMENT_P2_SCORE_CMP_SEG_game_fsm | 00000000000010000000000000000000000000000 |                           011101
INCREMENT_ROUND_game_fsm | 00000000000100000000000000000000000000000 |                           011110
INCREMENT_ROUND_SEG_game_fsm | 00000000001000000000000000000000000000000 |                           011111
CMPLEQC_ROUND_5_game_fsm | 00000000010000000000000000000000000000000 |                           100000
RESET_SEQUENCE_COUNT_game_fsm | 00000000100000000000000000000000000000000 |                           100001
  TURN_LED_OFF1_game_fsm | 00000001000000000000000000000000000000000 |                           100010
     SET_ISP1_1_game_fsm | 00000010000000000000000000000000000000000 |                           101000
CMPLEQ_P1_SCORE_P2SCORE_game_fsm | 00000100000000000000000000000000000000000 |                           100011
      P2_WINNER_game_fsm | 00001000000000000000000000000000000000000 |                           100110
CMPEQ_P1_SCORE_P2SCORE_game_fsm | 00010000000000000000000000000000000000000 |                           100100
            TIE_game_fsm | 00100000000000000000000000000000000000000 |                           100111
      P1_WINNER_game_fsm | 01000000000000000000000000000000000000000 |                           100101
            END_game_fsm | 10000000000000000000000000000000000000000 |                           101001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_game_fsm_q_reg' using encoding 'one-hot' in module 'game_cu_4'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1018.066 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'segp1' (multi_seven_seg_6) to 'segp2'
INFO: [Synth 8-223] decloning instance 'segp1' (multi_seven_seg_6) to 'segrounds'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   17 Bit       Adders := 2     
	   3 Input   16 Bit       Adders := 2     
	   2 Input   16 Bit       Adders := 2     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 12    
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
+---Muxes : 
	  41 Input   41 Bit        Muxes := 1     
	   2 Input   41 Bit        Muxes := 16    
	   2 Input   17 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 4     
	   4 Input   16 Bit        Muxes := 5     
	   7 Input   16 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 7     
	  41 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 2     
	  41 Input    4 Bit        Muxes := 3     
	  41 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 5     
	   2 Input    1 Bit        Muxes := 4     
	  41 Input    1 Bit        Muxes := 3     
	  13 Input    1 Bit        Muxes := 12    
	   4 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP arith/temp0, operation Mode is: A*B.
DSP Report: operator arith/temp0 is absorbed into DSP arith/temp0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1018.066 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|arith_16_12 | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1018.066 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1089.449 ; gain = 71.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 1099.543 ; gain = 81.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1099.543 ; gain = 81.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1099.543 ; gain = 81.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 1099.543 ; gain = 81.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 1099.543 ; gain = 81.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 1099.543 ; gain = 81.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 1099.543 ; gain = 81.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    37|
|3     |LUT1   |    42|
|4     |LUT2   |   112|
|5     |LUT3   |    30|
|6     |LUT4   |    88|
|7     |LUT5   |    88|
|8     |LUT6   |   303|
|9     |MUXF7  |     2|
|10    |FDRE   |   317|
|11    |FDSE   |     4|
|12    |IBUF   |     6|
|13    |OBUF   |    30|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 1099.543 ; gain = 81.477
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 1099.543 ; gain = 81.477
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 1099.543 ; gain = 81.477
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1102.359 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 39 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1102.359 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
56 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1102.359 ; gain = 102.621
INFO: [Common 17-1381] The checkpoint 'C:/Users/fauza/Documents/GitHub/fpga-16-bit-alu/FINAL1/work/vivado/FINAL1/FINAL1.runs/synth_1/au_top_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_synth.rpt -pb au_top_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Apr 17 04:19:01 2022...
