Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Sep  3 17:40:49 2024
| Host         : DESKTOP-JTBO2TI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file requirement5_timing_summary_routed.rpt -pb requirement5_timing_summary_routed.pb -rpx requirement5_timing_summary_routed.rpx -warn_on_violation
| Design       : requirement5
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   12          inf        0.000                      0                   12           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[2]
                            (input port)
  Destination:            seg_an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.316ns  (logic 5.164ns (50.059%)  route 5.152ns (49.941%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  btn[2] (IN)
                         net (fo=0)                   0.000     0.000    btn[2]
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  btn_IBUF[2]_inst/O
                         net (fo=1, routed)           2.322     3.773    btn_IBUF[2]
    SLICE_X43Y42         LUT1 (Prop_lut1_I0_O)        0.124     3.897 r  seg_an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.830     6.727    seg_an_OBUF[2]
    M18                  OBUF (Prop_obuf_I_O)         3.589    10.316 r  seg_an_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.316    seg_an[2]
    M18                                                               r  seg_an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            seg_cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.661ns  (logic 5.109ns (52.879%)  route 4.552ns (47.121%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 f  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    R16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  sw_IBUF[2]_inst/O
                         net (fo=1, routed)           1.977     3.428    sw_IBUF[2]
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.124     3.552 r  seg_cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.575     6.127    seg_cat_OBUF[2]
    J18                  OBUF (Prop_obuf_I_O)         3.534     9.661 r  seg_cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.661    seg_cat[2]
    J18                                                               r  seg_cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            seg_cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.563ns  (logic 5.232ns (54.713%)  route 4.331ns (45.287%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R14                                               0.000     0.000 f  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    R14                  IBUF (Prop_ibuf_I_O)         1.512     1.512 f  sw_IBUF[4]_inst/O
                         net (fo=1, routed)           1.854     3.367    sw_IBUF[4]
    SLICE_X43Y60         LUT1 (Prop_lut1_I0_O)        0.124     3.491 r  seg_cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.477     5.967    seg_cat_OBUF[4]
    M17                  OBUF (Prop_obuf_I_O)         3.596     9.563 r  seg_cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.563    seg_cat[4]
    M17                                                               r  seg_cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            seg_an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.516ns  (logic 5.250ns (55.168%)  route 4.266ns (44.832%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 f  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           1.790     3.373    btn_IBUF[0]
    SLICE_X43Y56         LUT1 (Prop_lut1_I0_O)        0.124     3.497 r  seg_an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.476     5.973    seg_an_OBUF[0]
    K19                  OBUF (Prop_obuf_I_O)         3.543     9.516 r  seg_an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.516    seg_an[0]
    K19                                                               r  seg_an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            seg_cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.464ns  (logic 5.132ns (54.225%)  route 4.332ns (45.775%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    R17                  IBUF (Prop_ibuf_I_O)         1.447     1.447 f  sw_IBUF[0]_inst/O
                         net (fo=1, routed)           1.861     3.308    sw_IBUF[0]
    SLICE_X43Y35         LUT1 (Prop_lut1_I0_O)        0.124     3.432 r  seg_cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.471     5.903    seg_cat_OBUF[0]
    K14                  OBUF (Prop_obuf_I_O)         3.561     9.464 r  seg_cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.464    seg_cat[0]
    K14                                                               r  seg_cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            seg_cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.398ns  (logic 5.118ns (54.460%)  route 4.280ns (45.540%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U20                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    U20                  IBUF (Prop_ibuf_I_O)         1.479     1.479 f  sw_IBUF[1]_inst/O
                         net (fo=1, routed)           1.829     3.307    sw_IBUF[1]
    SLICE_X43Y40         LUT1 (Prop_lut1_I0_O)        0.124     3.431 r  seg_cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.451     5.883    seg_cat_OBUF[1]
    H15                  OBUF (Prop_obuf_I_O)         3.516     9.398 r  seg_cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.398    seg_cat[1]
    H15                                                               r  seg_cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            seg_an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.021ns  (logic 5.177ns (57.384%)  route 3.844ns (42.616%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    W13                  IBUF (Prop_ibuf_I_O)         1.539     1.539 f  btn_IBUF[1]_inst/O
                         net (fo=1, routed)           1.592     3.131    btn_IBUF[1]
    SLICE_X43Y57         LUT1 (Prop_lut1_I0_O)        0.124     3.255 r  seg_an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.252     5.507    seg_an_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         3.513     9.021 r  seg_an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.021    seg_an[1]
    H17                                                               r  seg_an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            seg_an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.713ns  (logic 5.146ns (59.063%)  route 3.567ns (40.937%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M14                                               0.000     0.000 f  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    M14                  IBUF (Prop_ibuf_I_O)         1.476     1.476 f  btn_IBUF[3]_inst/O
                         net (fo=1, routed)           1.461     2.937    btn_IBUF[3]
    SLICE_X43Y65         LUT1 (Prop_lut1_I0_O)        0.124     3.061 r  seg_an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.106     5.167    seg_an_OBUF[3]
    L16                  OBUF (Prop_obuf_I_O)         3.546     8.713 r  seg_an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.713    seg_an[3]
    L16                                                               r  seg_an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            seg_cat[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.694ns  (logic 5.152ns (59.260%)  route 3.542ns (40.740%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    M15                  IBUF (Prop_ibuf_I_O)         1.484     1.484 f  sw_IBUF[7]_inst/O
                         net (fo=1, routed)           1.461     2.945    sw_IBUF[7]
    SLICE_X43Y64         LUT1 (Prop_lut1_I0_O)        0.124     3.069 r  seg_cat_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.081     5.150    seg_cat_OBUF[7]
    K18                  OBUF (Prop_obuf_I_O)         3.544     8.694 r  seg_cat_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.694    seg_cat[7]
    K18                                                               r  seg_cat[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            seg_cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.533ns  (logic 5.145ns (60.296%)  route 3.388ns (39.704%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L15                                               0.000     0.000 f  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    L15                  IBUF (Prop_ibuf_I_O)         1.491     1.491 f  sw_IBUF[6]_inst/O
                         net (fo=1, routed)           1.386     2.877    sw_IBUF[6]
    SLICE_X43Y63         LUT1 (Prop_lut1_I0_O)        0.124     3.001 r  seg_cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.002     5.003    seg_cat_OBUF[6]
    H18                  OBUF (Prop_obuf_I_O)         3.530     8.533 r  seg_cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.533    seg_cat[6]
    H18                                                               r  seg_cat[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            seg_cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.325ns  (logic 1.501ns (64.561%)  route 0.824ns (35.439%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 f  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    N16                  IBUF (Prop_ibuf_I_O)         0.242     0.242 f  sw_IBUF[3]_inst/O
                         net (fo=1, routed)           0.471     0.713    sw_IBUF[3]
    SLICE_X43Y54         LUT1 (Prop_lut1_I0_O)        0.045     0.758 r  seg_cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.353     1.111    seg_cat_OBUF[3]
    J15                  OBUF (Prop_obuf_I_O)         1.214     2.325 r  seg_cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.325    seg_cat[3]
    J15                                                               r  seg_cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            seg_cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.453ns  (logic 1.552ns (63.278%)  route 0.901ns (36.722%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 f  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    P14                  IBUF (Prop_ibuf_I_O)         0.285     0.285 f  sw_IBUF[5]_inst/O
                         net (fo=1, routed)           0.475     0.760    sw_IBUF[5]
    SLICE_X43Y44         LUT1 (Prop_lut1_I0_O)        0.045     0.805 r  seg_cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.425     1.231    seg_cat_OBUF[5]
    J16                  OBUF (Prop_obuf_I_O)         1.222     2.453 r  seg_cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.453    seg_cat[5]
    J16                                                               r  seg_cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            seg_cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.544ns  (logic 1.535ns (60.334%)  route 1.009ns (39.666%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L15                                               0.000     0.000 f  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    L15                  IBUF (Prop_ibuf_I_O)         0.259     0.259 f  sw_IBUF[6]_inst/O
                         net (fo=1, routed)           0.535     0.794    sw_IBUF[6]
    SLICE_X43Y63         LUT1 (Prop_lut1_I0_O)        0.045     0.839 r  seg_cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.474     1.313    seg_cat_OBUF[6]
    H18                  OBUF (Prop_obuf_I_O)         1.231     2.544 r  seg_cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.544    seg_cat[6]
    H18                                                               r  seg_cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            seg_an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.626ns  (logic 1.536ns (58.492%)  route 1.090ns (41.508%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M14                                               0.000     0.000 f  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    M14                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  btn_IBUF[3]_inst/O
                         net (fo=1, routed)           0.556     0.800    btn_IBUF[3]
    SLICE_X43Y65         LUT1 (Prop_lut1_I0_O)        0.045     0.845 r  seg_an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.534     1.379    seg_an_OBUF[3]
    L16                  OBUF (Prop_obuf_I_O)         1.247     2.626 r  seg_an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.626    seg_an[3]
    L16                                                               r  seg_an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            seg_cat[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.627ns  (logic 1.542ns (58.671%)  route 1.086ns (41.329%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    M15                  IBUF (Prop_ibuf_I_O)         0.252     0.252 f  sw_IBUF[7]_inst/O
                         net (fo=1, routed)           0.556     0.808    sw_IBUF[7]
    SLICE_X43Y64         LUT1 (Prop_lut1_I0_O)        0.045     0.853 r  seg_cat_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.530     1.383    seg_cat_OBUF[7]
    K18                  OBUF (Prop_obuf_I_O)         1.244     2.627 r  seg_cat_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.627    seg_cat[7]
    K18                                                               r  seg_cat[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            seg_an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.773ns  (logic 1.566ns (56.465%)  route 1.207ns (43.535%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    W13                  IBUF (Prop_ibuf_I_O)         0.306     0.306 f  btn_IBUF[1]_inst/O
                         net (fo=1, routed)           0.628     0.935    btn_IBUF[1]
    SLICE_X43Y57         LUT1 (Prop_lut1_I0_O)        0.045     0.980 r  seg_an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.579     1.559    seg_an_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         1.214     2.773 r  seg_an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.773    seg_an[1]
    H17                                                               r  seg_an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            seg_cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.929ns  (logic 1.508ns (51.488%)  route 1.421ns (48.512%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U20                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    U20                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  sw_IBUF[1]_inst/O
                         net (fo=1, routed)           0.756     1.002    sw_IBUF[1]
    SLICE_X43Y40         LUT1 (Prop_lut1_I0_O)        0.045     1.047 r  seg_cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.665     1.712    seg_cat_OBUF[1]
    H15                  OBUF (Prop_obuf_I_O)         1.217     2.929 r  seg_cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.929    seg_cat[1]
    H15                                                               r  seg_cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            seg_cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.945ns  (logic 1.498ns (50.886%)  route 1.446ns (49.114%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 f  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    R16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  sw_IBUF[2]_inst/O
                         net (fo=1, routed)           0.755     0.975    sw_IBUF[2]
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.020 r  seg_cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.691     1.710    seg_cat_OBUF[2]
    J18                  OBUF (Prop_obuf_I_O)         1.234     2.945 r  seg_cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.945    seg_cat[2]
    J18                                                               r  seg_cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            seg_cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.948ns  (logic 1.522ns (51.620%)  route 1.426ns (48.380%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    R17                  IBUF (Prop_ibuf_I_O)         0.215     0.215 f  sw_IBUF[0]_inst/O
                         net (fo=1, routed)           0.753     0.968    sw_IBUF[0]
    SLICE_X43Y35         LUT1 (Prop_lut1_I0_O)        0.045     1.013 r  seg_cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.673     1.686    seg_cat_OBUF[0]
    K14                  OBUF (Prop_obuf_I_O)         1.262     2.948 r  seg_cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.948    seg_cat[0]
    K14                                                               r  seg_cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            seg_cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.036ns  (logic 1.621ns (53.396%)  route 1.415ns (46.604%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R14                                               0.000     0.000 f  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    R14                  IBUF (Prop_ibuf_I_O)         0.280     0.280 f  sw_IBUF[4]_inst/O
                         net (fo=1, routed)           0.723     1.003    sw_IBUF[4]
    SLICE_X43Y60         LUT1 (Prop_lut1_I0_O)        0.045     1.048 r  seg_cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.692     1.740    seg_cat_OBUF[4]
    M17                  OBUF (Prop_obuf_I_O)         1.296     3.036 r  seg_cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.036    seg_cat[4]
    M17                                                               r  seg_cat[4] (OUT)
  -------------------------------------------------------------------    -------------------





