{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1671016719814 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1671016719819 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 14 13:18:39 2022 " "Processing started: Wed Dec 14 13:18:39 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1671016719819 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671016719819 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Altera_Tutorial -c Altera_Tutorial " "Command: quartus_map --read_settings_files=on --write_settings_files=off Altera_Tutorial -c Altera_Tutorial" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671016719819 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1671016720179 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1671016720179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_spliter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_spliter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_spliter-behave " "Found design unit 1: data_spliter-behave" {  } { { "data_spliter.vhd" "" { Text "D:/NPC_Mobile-main/Altera Tutorial/data_spliter.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671016728620 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_spliter " "Found entity 1: data_spliter" {  } { { "data_spliter.vhd" "" { Text "D:/NPC_Mobile-main/Altera Tutorial/data_spliter.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671016728620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671016728620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fb2bin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fb2bin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fb2bin-behave " "Found design unit 1: fb2bin-behave" {  } { { "fb2bin.vhd" "" { Text "D:/NPC_Mobile-main/Altera Tutorial/fb2bin.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671016728625 ""} { "Info" "ISGN_ENTITY_NAME" "1 fb2bin " "Found entity 1: fb2bin" {  } { { "fb2bin.vhd" "" { Text "D:/NPC_Mobile-main/Altera Tutorial/fb2bin.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671016728625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671016728625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit_9_to_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bit_9_to_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit_9_to_8-behave " "Found design unit 1: bit_9_to_8-behave" {  } { { "bit_9_to_8.vhd" "" { Text "D:/NPC_Mobile-main/Altera Tutorial/bit_9_to_8.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671016728626 ""} { "Info" "ISGN_ENTITY_NAME" "1 bit_9_to_8 " "Found entity 1: bit_9_to_8" {  } { { "bit_9_to_8.vhd" "" { Text "D:/NPC_Mobile-main/Altera Tutorial/bit_9_to_8.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671016728626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671016728626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file my_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_tx-behave " "Found design unit 1: my_tx-behave" {  } { { "my_tx.vhd" "" { Text "D:/NPC_Mobile-main/Altera Tutorial/my_tx.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671016728631 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_tx " "Found entity 1: my_tx" {  } { { "my_tx.vhd" "" { Text "D:/NPC_Mobile-main/Altera Tutorial/my_tx.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671016728631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671016728631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "motor_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file motor_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Motor_Ctrl-behave " "Found design unit 1: Motor_Ctrl-behave" {  } { { "Motor_Ctrl.vhd" "" { Text "D:/NPC_Mobile-main/Altera Tutorial/Motor_Ctrl.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671016728635 ""} { "Info" "ISGN_ENTITY_NAME" "1 Motor_Ctrl " "Found entity 1: Motor_Ctrl" {  } { { "Motor_Ctrl.vhd" "" { Text "D:/NPC_Mobile-main/Altera Tutorial/Motor_Ctrl.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671016728635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671016728635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_motor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pwm_motor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PWM_Motor-RTL " "Found design unit 1: PWM_Motor-RTL" {  } { { "PWM_Motor.vhd" "" { Text "D:/NPC_Mobile-main/Altera Tutorial/PWM_Motor.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671016728637 ""} { "Info" "ISGN_ENTITY_NAME" "1 PWM_Motor " "Found entity 1: PWM_Motor" {  } { { "PWM_Motor.vhd" "" { Text "D:/NPC_Mobile-main/Altera Tutorial/PWM_Motor.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671016728637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671016728637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_tutorial_schematic.bdf 1 1 " "Found 1 design units, including 1 entities, in source file altera_tutorial_schematic.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_Tutorial_Schematic " "Found entity 1: Altera_Tutorial_Schematic" {  } { { "Altera_Tutorial_Schematic.bdf" "" { Schematic "D:/NPC_Mobile-main/Altera Tutorial/Altera_Tutorial_Schematic.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671016728638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671016728638 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "RX_ALTERA.vhd " "Can't analyze file -- file RX_ALTERA.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1671016728641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rx-behave " "Found design unit 1: rx-behave" {  } { { "rx.vhd" "" { Text "D:/NPC_Mobile-main/Altera Tutorial/rx.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671016728642 ""} { "Info" "ISGN_ENTITY_NAME" "1 rx " "Found entity 1: rx" {  } { { "rx.vhd" "" { Text "D:/NPC_Mobile-main/Altera Tutorial/rx.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671016728642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671016728642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "boud_rate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file boud_rate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BOUD_RATE-behave " "Found design unit 1: BOUD_RATE-behave" {  } { { "BOUD_RATE.vhd" "" { Text "D:/NPC_Mobile-main/Altera Tutorial/BOUD_RATE.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671016728647 ""} { "Info" "ISGN_ENTITY_NAME" "1 BOUD_RATE " "Found entity 1: BOUD_RATE" {  } { { "BOUD_RATE.vhd" "" { Text "D:/NPC_Mobile-main/Altera Tutorial/BOUD_RATE.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671016728647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671016728647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led.vhd 2 1 " "Found 2 design units, including 1 entities, in source file led.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 led-behave " "Found design unit 1: led-behave" {  } { { "led.vhd" "" { Text "D:/NPC_Mobile-main/Altera Tutorial/led.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671016728651 ""} { "Info" "ISGN_ENTITY_NAME" "1 led " "Found entity 1: led" {  } { { "led.vhd" "" { Text "D:/NPC_Mobile-main/Altera Tutorial/led.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671016728651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671016728651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_ctrl_example.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pwm_ctrl_example.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PWM_ctrl_example " "Found entity 1: PWM_ctrl_example" {  } { { "PWM_ctrl_example.bdf" "" { Schematic "D:/NPC_Mobile-main/Altera Tutorial/PWM_ctrl_example.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671016728652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671016728652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MT-behave " "Found design unit 1: MT-behave" {  } { { "MT.vhd" "" { Text "D:/NPC_Mobile-main/Altera Tutorial/MT.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671016728653 ""} { "Info" "ISGN_ENTITY_NAME" "1 MT " "Found entity 1: MT" {  } { { "MT.vhd" "" { Text "D:/NPC_Mobile-main/Altera Tutorial/MT.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671016728653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671016728653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_car.vhd 2 1 " "Found 2 design units, including 1 entities, in source file led_car.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LED_CAR-behave " "Found design unit 1: LED_CAR-behave" {  } { { "LED_CAR.vhd" "" { Text "D:/NPC_Mobile-main/Altera Tutorial/LED_CAR.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671016728653 ""} { "Info" "ISGN_ENTITY_NAME" "1 LED_CAR " "Found entity 1: LED_CAR" {  } { { "LED_CAR.vhd" "" { Text "D:/NPC_Mobile-main/Altera Tutorial/LED_CAR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671016728653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671016728653 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Altera_Tutorial_Schematic " "Elaborating entity \"Altera_Tutorial_Schematic\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1671016728694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_tx my_tx:inst " "Elaborating entity \"my_tx\" for hierarchy \"my_tx:inst\"" {  } { { "Altera_Tutorial_Schematic.bdf" "inst" { Schematic "D:/NPC_Mobile-main/Altera Tutorial/Altera_Tutorial_Schematic.bdf" { { 328 808 944 408 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671016728704 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clr my_tx.vhd(14) " "VHDL Process Statement warning at my_tx.vhd(14): signal \"clr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "my_tx.vhd" "" { Text "D:/NPC_Mobile-main/Altera Tutorial/my_tx.vhd" 14 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1671016728708 "|Altera_Tutorial_Schematic|my_tx:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BOUD_RATE BOUD_RATE:3 " "Elaborating entity \"BOUD_RATE\" for hierarchy \"BOUD_RATE:3\"" {  } { { "Altera_Tutorial_Schematic.bdf" "3" { Schematic "D:/NPC_Mobile-main/Altera Tutorial/Altera_Tutorial_Schematic.bdf" { { 184 296 400 232 "3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671016728708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit_9_to_8 bit_9_to_8:inst20 " "Elaborating entity \"bit_9_to_8\" for hierarchy \"bit_9_to_8:inst20\"" {  } { { "Altera_Tutorial_Schematic.bdf" "inst20" { Schematic "D:/NPC_Mobile-main/Altera Tutorial/Altera_Tutorial_Schematic.bdf" { { 752 576 784 832 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671016728710 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pmod_temp_sensor_tcn75a.vhd 2 1 " "Using design file pmod_temp_sensor_tcn75a.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pmod_temp_sensor_tcn75a-behavior " "Found design unit 1: pmod_temp_sensor_tcn75a-behavior" {  } { { "pmod_temp_sensor_tcn75a.vhd" "" { Text "D:/NPC_Mobile-main/Altera Tutorial/pmod_temp_sensor_tcn75a.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671016728720 ""} { "Info" "ISGN_ENTITY_NAME" "1 pmod_temp_sensor_tcn75a " "Found entity 1: pmod_temp_sensor_tcn75a" {  } { { "pmod_temp_sensor_tcn75a.vhd" "" { Text "D:/NPC_Mobile-main/Altera Tutorial/pmod_temp_sensor_tcn75a.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671016728720 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1671016728720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pmod_temp_sensor_tcn75a pmod_temp_sensor_tcn75a:inst11 " "Elaborating entity \"pmod_temp_sensor_tcn75a\" for hierarchy \"pmod_temp_sensor_tcn75a:inst11\"" {  } { { "Altera_Tutorial_Schematic.bdf" "inst11" { Schematic "D:/NPC_Mobile-main/Altera Tutorial/Altera_Tutorial_Schematic.bdf" { { 704 288 528 816 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671016728721 ""}
{ "Warning" "WSGN_SEARCH_FILE" "i2c_master.vhd 2 1 " "Using design file i2c_master.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_master-logic " "Found design unit 1: i2c_master-logic" {  } { { "i2c_master.vhd" "" { Text "D:/NPC_Mobile-main/Altera Tutorial/i2c_master.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671016728736 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_master " "Found entity 1: i2c_master" {  } { { "i2c_master.vhd" "" { Text "D:/NPC_Mobile-main/Altera Tutorial/i2c_master.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671016728736 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1671016728736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master pmod_temp_sensor_tcn75a:inst11\|i2c_master:i2c_master_0 " "Elaborating entity \"i2c_master\" for hierarchy \"pmod_temp_sensor_tcn75a:inst11\|i2c_master:i2c_master_0\"" {  } { { "pmod_temp_sensor_tcn75a.vhd" "i2c_master_0" { Text "D:/NPC_Mobile-main/Altera Tutorial/pmod_temp_sensor_tcn75a.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671016728737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led led:inst7 " "Elaborating entity \"led\" for hierarchy \"led:inst7\"" {  } { { "Altera_Tutorial_Schematic.bdf" "inst7" { Schematic "D:/NPC_Mobile-main/Altera Tutorial/Altera_Tutorial_Schematic.bdf" { { 352 312 456 432 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671016728752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Motor_Ctrl Motor_Ctrl:inst13 " "Elaborating entity \"Motor_Ctrl\" for hierarchy \"Motor_Ctrl:inst13\"" {  } { { "Altera_Tutorial_Schematic.bdf" "inst13" { Schematic "D:/NPC_Mobile-main/Altera Tutorial/Altera_Tutorial_Schematic.bdf" { { 544 472 688 688 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671016728755 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LwheelF Motor_Ctrl.vhd(17) " "VHDL Process Statement warning at Motor_Ctrl.vhd(17): inferring latch(es) for signal or variable \"LwheelF\", which holds its previous value in one or more paths through the process" {  } { { "Motor_Ctrl.vhd" "" { Text "D:/NPC_Mobile-main/Altera Tutorial/Motor_Ctrl.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1671016728760 "|Altera_Tutorial_Schematic|Motor_Ctrl:inst13"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LwheelB Motor_Ctrl.vhd(17) " "VHDL Process Statement warning at Motor_Ctrl.vhd(17): inferring latch(es) for signal or variable \"LwheelB\", which holds its previous value in one or more paths through the process" {  } { { "Motor_Ctrl.vhd" "" { Text "D:/NPC_Mobile-main/Altera Tutorial/Motor_Ctrl.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1671016728760 "|Altera_Tutorial_Schematic|Motor_Ctrl:inst13"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RwheelF Motor_Ctrl.vhd(17) " "VHDL Process Statement warning at Motor_Ctrl.vhd(17): inferring latch(es) for signal or variable \"RwheelF\", which holds its previous value in one or more paths through the process" {  } { { "Motor_Ctrl.vhd" "" { Text "D:/NPC_Mobile-main/Altera Tutorial/Motor_Ctrl.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1671016728760 "|Altera_Tutorial_Schematic|Motor_Ctrl:inst13"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RwheelB Motor_Ctrl.vhd(17) " "VHDL Process Statement warning at Motor_Ctrl.vhd(17): inferring latch(es) for signal or variable \"RwheelB\", which holds its previous value in one or more paths through the process" {  } { { "Motor_Ctrl.vhd" "" { Text "D:/NPC_Mobile-main/Altera Tutorial/Motor_Ctrl.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1671016728760 "|Altera_Tutorial_Schematic|Motor_Ctrl:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RwheelB Motor_Ctrl.vhd(17) " "Inferred latch for \"RwheelB\" at Motor_Ctrl.vhd(17)" {  } { { "Motor_Ctrl.vhd" "" { Text "D:/NPC_Mobile-main/Altera Tutorial/Motor_Ctrl.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671016728760 "|Altera_Tutorial_Schematic|Motor_Ctrl:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RwheelF Motor_Ctrl.vhd(17) " "Inferred latch for \"RwheelF\" at Motor_Ctrl.vhd(17)" {  } { { "Motor_Ctrl.vhd" "" { Text "D:/NPC_Mobile-main/Altera Tutorial/Motor_Ctrl.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671016728760 "|Altera_Tutorial_Schematic|Motor_Ctrl:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LwheelB Motor_Ctrl.vhd(17) " "Inferred latch for \"LwheelB\" at Motor_Ctrl.vhd(17)" {  } { { "Motor_Ctrl.vhd" "" { Text "D:/NPC_Mobile-main/Altera Tutorial/Motor_Ctrl.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671016728760 "|Altera_Tutorial_Schematic|Motor_Ctrl:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LwheelF Motor_Ctrl.vhd(17) " "Inferred latch for \"LwheelF\" at Motor_Ctrl.vhd(17)" {  } { { "Motor_Ctrl.vhd" "" { Text "D:/NPC_Mobile-main/Altera Tutorial/Motor_Ctrl.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671016728760 "|Altera_Tutorial_Schematic|Motor_Ctrl:inst13"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM_Motor PWM_Motor:inst9 " "Elaborating entity \"PWM_Motor\" for hierarchy \"PWM_Motor:inst9\"" {  } { { "Altera_Tutorial_Schematic.bdf" "inst9" { Schematic "D:/NPC_Mobile-main/Altera Tutorial/Altera_Tutorial_Schematic.bdf" { { 440 320 448 520 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671016728760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fb2bin fb2bin:inst10 " "Elaborating entity \"fb2bin\" for hierarchy \"fb2bin:inst10\"" {  } { { "Altera_Tutorial_Schematic.bdf" "inst10" { Schematic "D:/NPC_Mobile-main/Altera Tutorial/Altera_Tutorial_Schematic.bdf" { { 560 288 456 672 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671016728762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_spliter data_spliter:inst16 " "Elaborating entity \"data_spliter\" for hierarchy \"data_spliter:inst16\"" {  } { { "Altera_Tutorial_Schematic.bdf" "inst16" { Schematic "D:/NPC_Mobile-main/Altera Tutorial/Altera_Tutorial_Schematic.bdf" { { 576 -376 -168 688 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671016728766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx rx:5 " "Elaborating entity \"rx\" for hierarchy \"rx:5\"" {  } { { "Altera_Tutorial_Schematic.bdf" "5" { Schematic "D:/NPC_Mobile-main/Altera Tutorial/Altera_Tutorial_Schematic.bdf" { { 184 528 680 248 "5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671016728770 ""}
{ "Warning" "WSGN_SEARCH_FILE" "servo_control.vhd 2 1 " "Using design file servo_control.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 servo_control-b " "Found design unit 1: servo_control-b" {  } { { "servo_control.vhd" "" { Text "D:/NPC_Mobile-main/Altera Tutorial/servo_control.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671016728787 ""} { "Info" "ISGN_ENTITY_NAME" "1 servo_control " "Found entity 1: servo_control" {  } { { "servo_control.vhd" "" { Text "D:/NPC_Mobile-main/Altera Tutorial/servo_control.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671016728787 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1671016728787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "servo_control servo_control:inst14 " "Elaborating entity \"servo_control\" for hierarchy \"servo_control:inst14\"" {  } { { "Altera_Tutorial_Schematic.bdf" "inst14" { Schematic "D:/NPC_Mobile-main/Altera Tutorial/Altera_Tutorial_Schematic.bdf" { { 816 -88 80 896 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671016728788 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cntMax\[0\] servo_control.vhd(12) " "Inferred latch for \"cntMax\[0\]\" at servo_control.vhd(12)" {  } { { "servo_control.vhd" "" { Text "D:/NPC_Mobile-main/Altera Tutorial/servo_control.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671016728794 "|Altera_Tutorial_Schematic|servo_control:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cntMax\[1\] servo_control.vhd(12) " "Inferred latch for \"cntMax\[1\]\" at servo_control.vhd(12)" {  } { { "servo_control.vhd" "" { Text "D:/NPC_Mobile-main/Altera Tutorial/servo_control.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671016728794 "|Altera_Tutorial_Schematic|servo_control:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cntMax\[2\] servo_control.vhd(12) " "Inferred latch for \"cntMax\[2\]\" at servo_control.vhd(12)" {  } { { "servo_control.vhd" "" { Text "D:/NPC_Mobile-main/Altera Tutorial/servo_control.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671016728794 "|Altera_Tutorial_Schematic|servo_control:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cntMax\[3\] servo_control.vhd(12) " "Inferred latch for \"cntMax\[3\]\" at servo_control.vhd(12)" {  } { { "servo_control.vhd" "" { Text "D:/NPC_Mobile-main/Altera Tutorial/servo_control.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671016728794 "|Altera_Tutorial_Schematic|servo_control:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cntMax\[4\] servo_control.vhd(12) " "Inferred latch for \"cntMax\[4\]\" at servo_control.vhd(12)" {  } { { "servo_control.vhd" "" { Text "D:/NPC_Mobile-main/Altera Tutorial/servo_control.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671016728794 "|Altera_Tutorial_Schematic|servo_control:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cntMax\[5\] servo_control.vhd(12) " "Inferred latch for \"cntMax\[5\]\" at servo_control.vhd(12)" {  } { { "servo_control.vhd" "" { Text "D:/NPC_Mobile-main/Altera Tutorial/servo_control.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671016728794 "|Altera_Tutorial_Schematic|servo_control:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cntMax\[6\] servo_control.vhd(12) " "Inferred latch for \"cntMax\[6\]\" at servo_control.vhd(12)" {  } { { "servo_control.vhd" "" { Text "D:/NPC_Mobile-main/Altera Tutorial/servo_control.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671016728794 "|Altera_Tutorial_Schematic|servo_control:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cntMax\[7\] servo_control.vhd(12) " "Inferred latch for \"cntMax\[7\]\" at servo_control.vhd(12)" {  } { { "servo_control.vhd" "" { Text "D:/NPC_Mobile-main/Altera Tutorial/servo_control.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671016728794 "|Altera_Tutorial_Schematic|servo_control:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cntMax\[8\] servo_control.vhd(12) " "Inferred latch for \"cntMax\[8\]\" at servo_control.vhd(12)" {  } { { "servo_control.vhd" "" { Text "D:/NPC_Mobile-main/Altera Tutorial/servo_control.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671016728794 "|Altera_Tutorial_Schematic|servo_control:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cntMax\[9\] servo_control.vhd(12) " "Inferred latch for \"cntMax\[9\]\" at servo_control.vhd(12)" {  } { { "servo_control.vhd" "" { Text "D:/NPC_Mobile-main/Altera Tutorial/servo_control.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671016728794 "|Altera_Tutorial_Schematic|servo_control:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cntMax\[10\] servo_control.vhd(12) " "Inferred latch for \"cntMax\[10\]\" at servo_control.vhd(12)" {  } { { "servo_control.vhd" "" { Text "D:/NPC_Mobile-main/Altera Tutorial/servo_control.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671016728794 "|Altera_Tutorial_Schematic|servo_control:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cntMax\[11\] servo_control.vhd(12) " "Inferred latch for \"cntMax\[11\]\" at servo_control.vhd(12)" {  } { { "servo_control.vhd" "" { Text "D:/NPC_Mobile-main/Altera Tutorial/servo_control.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671016728794 "|Altera_Tutorial_Schematic|servo_control:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cntMax\[12\] servo_control.vhd(12) " "Inferred latch for \"cntMax\[12\]\" at servo_control.vhd(12)" {  } { { "servo_control.vhd" "" { Text "D:/NPC_Mobile-main/Altera Tutorial/servo_control.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671016728794 "|Altera_Tutorial_Schematic|servo_control:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cntMax\[13\] servo_control.vhd(12) " "Inferred latch for \"cntMax\[13\]\" at servo_control.vhd(12)" {  } { { "servo_control.vhd" "" { Text "D:/NPC_Mobile-main/Altera Tutorial/servo_control.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671016728794 "|Altera_Tutorial_Schematic|servo_control:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cntMax\[14\] servo_control.vhd(12) " "Inferred latch for \"cntMax\[14\]\" at servo_control.vhd(12)" {  } { { "servo_control.vhd" "" { Text "D:/NPC_Mobile-main/Altera Tutorial/servo_control.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671016728794 "|Altera_Tutorial_Schematic|servo_control:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cntMax\[15\] servo_control.vhd(12) " "Inferred latch for \"cntMax\[15\]\" at servo_control.vhd(12)" {  } { { "servo_control.vhd" "" { Text "D:/NPC_Mobile-main/Altera Tutorial/servo_control.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671016728794 "|Altera_Tutorial_Schematic|servo_control:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cntMax\[16\] servo_control.vhd(12) " "Inferred latch for \"cntMax\[16\]\" at servo_control.vhd(12)" {  } { { "servo_control.vhd" "" { Text "D:/NPC_Mobile-main/Altera Tutorial/servo_control.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671016728794 "|Altera_Tutorial_Schematic|servo_control:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cntMax\[17\] servo_control.vhd(12) " "Inferred latch for \"cntMax\[17\]\" at servo_control.vhd(12)" {  } { { "servo_control.vhd" "" { Text "D:/NPC_Mobile-main/Altera Tutorial/servo_control.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671016728794 "|Altera_Tutorial_Schematic|servo_control:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cntMax\[18\] servo_control.vhd(12) " "Inferred latch for \"cntMax\[18\]\" at servo_control.vhd(12)" {  } { { "servo_control.vhd" "" { Text "D:/NPC_Mobile-main/Altera Tutorial/servo_control.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671016728794 "|Altera_Tutorial_Schematic|servo_control:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cntMax\[19\] servo_control.vhd(12) " "Inferred latch for \"cntMax\[19\]\" at servo_control.vhd(12)" {  } { { "servo_control.vhd" "" { Text "D:/NPC_Mobile-main/Altera Tutorial/servo_control.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671016728794 "|Altera_Tutorial_Schematic|servo_control:inst14"}
{ "Warning" "WSGN_SEARCH_FILE" "bin2hex.vhd 2 1 " "Using design file bin2hex.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin2hex-behave " "Found design unit 1: bin2hex-behave" {  } { { "bin2hex.vhd" "" { Text "D:/NPC_Mobile-main/Altera Tutorial/bin2hex.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671016728803 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin2hex " "Found entity 1: bin2hex" {  } { { "bin2hex.vhd" "" { Text "D:/NPC_Mobile-main/Altera Tutorial/bin2hex.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671016728803 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1671016728803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2hex bin2hex:inst1 " "Elaborating entity \"bin2hex\" for hierarchy \"bin2hex:inst1\"" {  } { { "Altera_Tutorial_Schematic.bdf" "inst1" { Schematic "D:/NPC_Mobile-main/Altera Tutorial/Altera_Tutorial_Schematic.bdf" { { 520 1008 1192 600 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671016728803 ""}
{ "Warning" "WSGN_SEARCH_FILE" "spliter.vhd 2 1 " "Using design file spliter.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SPLITER-behave " "Found design unit 1: SPLITER-behave" {  } { { "spliter.vhd" "" { Text "D:/NPC_Mobile-main/Altera Tutorial/spliter.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671016728816 ""} { "Info" "ISGN_ENTITY_NAME" "1 SPLITER " "Found entity 1: SPLITER" {  } { { "spliter.vhd" "" { Text "D:/NPC_Mobile-main/Altera Tutorial/spliter.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671016728816 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1671016728816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPLITER SPLITER:inst3 " "Elaborating entity \"SPLITER\" for hierarchy \"SPLITER:inst3\"" {  } { { "Altera_Tutorial_Schematic.bdf" "inst3" { Schematic "D:/NPC_Mobile-main/Altera Tutorial/Altera_Tutorial_Schematic.bdf" { { 464 816 992 544 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671016728817 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Motor_Ctrl:inst13\|LwheelB " "Latch Motor_Ctrl:inst13\|LwheelB has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fb2bin:inst10\|Ma1 " "Ports D and ENA on the latch are fed by the same signal fb2bin:inst10\|Ma1" {  } { { "fb2bin.vhd" "" { Text "D:/NPC_Mobile-main/Altera Tutorial/fb2bin.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1671016729423 ""}  } { { "Motor_Ctrl.vhd" "" { Text "D:/NPC_Mobile-main/Altera Tutorial/Motor_Ctrl.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1671016729423 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Motor_Ctrl:inst13\|LwheelF " "Latch Motor_Ctrl:inst13\|LwheelF has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fb2bin:inst10\|Ma1 " "Ports D and ENA on the latch are fed by the same signal fb2bin:inst10\|Ma1" {  } { { "fb2bin.vhd" "" { Text "D:/NPC_Mobile-main/Altera Tutorial/fb2bin.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1671016729423 ""}  } { { "Motor_Ctrl.vhd" "" { Text "D:/NPC_Mobile-main/Altera Tutorial/Motor_Ctrl.vhd" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1671016729423 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Motor_Ctrl:inst13\|RwheelB " "Latch Motor_Ctrl:inst13\|RwheelB has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fb2bin:inst10\|Ma1 " "Ports D and ENA on the latch are fed by the same signal fb2bin:inst10\|Ma1" {  } { { "fb2bin.vhd" "" { Text "D:/NPC_Mobile-main/Altera Tutorial/fb2bin.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1671016729423 ""}  } { { "Motor_Ctrl.vhd" "" { Text "D:/NPC_Mobile-main/Altera Tutorial/Motor_Ctrl.vhd" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1671016729423 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Motor_Ctrl:inst13\|RwheelF " "Latch Motor_Ctrl:inst13\|RwheelF has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fb2bin:inst10\|Ma1 " "Ports D and ENA on the latch are fed by the same signal fb2bin:inst10\|Ma1" {  } { { "fb2bin.vhd" "" { Text "D:/NPC_Mobile-main/Altera Tutorial/fb2bin.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1671016729423 ""}  } { { "Motor_Ctrl.vhd" "" { Text "D:/NPC_Mobile-main/Altera Tutorial/Motor_Ctrl.vhd" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1671016729423 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "my_tx.vhd" "" { Text "D:/NPC_Mobile-main/Altera Tutorial/my_tx.vhd" 6 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1671016729425 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1671016729425 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1671016729660 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "my_tx:inst\|so High " "Register my_tx:inst\|so will power up to High" {  } { { "my_tx.vhd" "" { Text "D:/NPC_Mobile-main/Altera Tutorial/my_tx.vhd" 6 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1671016729757 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1671016729757 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1671016730744 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671016730744 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "489 " "Implemented 489 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1671016730793 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1671016730793 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1671016730793 ""} { "Info" "ICUT_CUT_TM_LCELLS" "449 " "Implemented 449 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1671016730793 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1671016730793 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4808 " "Peak virtual memory: 4808 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1671016730810 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 14 13:18:50 2022 " "Processing ended: Wed Dec 14 13:18:50 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1671016730810 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1671016730810 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1671016730810 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1671016730810 ""}
