{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Looper_integrator:inst3\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Looper_integrator:inst3\|Div0\"" {  } { { "Looper_integrator.vhd" "Div0" { Text "Z:/Lab_git/lab_project/Looper_trial/Looper_integrator.vhd" 72 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 0 1528122671979 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 0 1528122671979 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Looper_integrator:inst3\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"Looper_integrator:inst3\|lpm_divide:Div0\"" {  } { { "Looper_integrator.vhd" "" { Text "Z:/Lab_git/lab_project/Looper_trial/Looper_integrator.vhd" 72 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 0 1528122672103 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Looper_integrator:inst3\|lpm_divide:Div0 " "Instantiated megafunction \"Looper_integrator:inst3\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1528122672103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1528122672103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1528122672103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1528122672103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1528122672103 ""}  } { { "Looper_integrator.vhd" "" { Text "Z:/Lab_git/lab_project/Looper_trial/Looper_integrator.vhd" 72 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 0 1528122672103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_apo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_apo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_apo " "Found entity 1: lpm_divide_apo" {  } { { "db/lpm_divide_apo.tdf" "" { Text "Z:/Lab_git/lab_project/Looper_trial/db/lpm_divide_apo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 0 1528122672155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 0 1528122672155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_jbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_jbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_jbg " "Found entity 1: abs_divider_jbg" {  } { { "db/abs_divider_jbg.tdf" "" { Text "Z:/Lab_git/lab_project/Looper_trial/db/abs_divider_jbg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 0 1528122672200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 0 1528122672200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mve " "Found entity 1: alt_u_div_mve" {  } { { "db/alt_u_div_mve.tdf" "" { Text "Z:/Lab_git/lab_project/Looper_trial/db/alt_u_div_mve.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 0 1528122672267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 0 1528122672267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_jn9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_jn9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_jn9 " "Found entity 1: lpm_abs_jn9" {  } { { "db/lpm_abs_jn9.tdf" "" { Text "Z:/Lab_git/lab_project/Looper_trial/db/lpm_abs_jn9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 0 1528122672356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 0 1528122672356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_4p9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_4p9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_4p9 " "Found entity 1: lpm_abs_4p9" {  } { { "db/lpm_abs_4p9.tdf" "" { Text "Z:/Lab_git/lab_project/Looper_trial/db/lpm_abs_4p9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 0 1528122672400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 0 1528122672400 ""}
{ "Info" "IQSYN_SYNTHESIZE_TOP_PARTITION" "" "Starting Logic Optimization and Technology Mapping for Top Partition" {  } {  } 0 281020 "Starting Logic Optimization and Technology Mapping for Top Partition" 0 0 "Analysis & Synthesis" 0 0 1528122672772 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "AUD_I2C_SDAT~synth " "Node \"AUD_I2C_SDAT~synth\"" {  } { { "experiement_digital_recorder.bdf" "" { Schematic "Z:/Lab_git/lab_project/Looper_trial/experiement_digital_recorder.bdf" { { 280 1248 1424 296 "AUD_I2C_SDAT" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1528122673378 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 0 1528122673378 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 0 1528122673551 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "recorder_module_looper:inst\|prescaler:inst27\|PRESCALER_COUNTER\[31\] Low " "Register recorder_module_looper:inst\|prescaler:inst27\|PRESCALER_COUNTER\[31\] will power up to Low" {  } { { "prescaler.vhd" "" { Text "Z:/Lab_git/lab_project/Looper_trial/prescaler.vhd" 38 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 0 1528122673759 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "recorder_module_looper:inst\|prescaler:inst27\|PRESCALER_COUNTER\[0\] Low " "Register recorder_module_looper:inst\|prescaler:inst27\|PRESCALER_COUNTER\[0\] will power up to Low" {  } { { "prescaler.vhd" "" { Text "Z:/Lab_git/lab_project/Looper_trial/prescaler.vhd" 38 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 0 1528122673759 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "recorder_module_looper:inst\|addr_counter:inst4\|counter\[0\] Low " "Register recorder_module_looper:inst\|addr_counter:inst4\|counter\[0\] will power up to Low" {  } { { "addr_counter.vhd" "" { Text "Z:/Lab_git/lab_project/Looper_trial/addr_counter.vhd" 25 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 0 1528122673759 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LooperSM:inst1\|arch_Ch0END\[31\] Low " "Register LooperSM:inst1\|arch_Ch0END\[31\] will power up to Low" {  } { { "SM/LooperSM.vhd" "" { Text "Z:/Lab_git/lab_project/Looper_trial/SM/LooperSM.vhd" 86 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 0 1528122673759 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LooperSM:inst1\|arch_Ch0END\[0\] Low " "Register LooperSM:inst1\|arch_Ch0END\[0\] will power up to Low" {  } { { "SM/LooperSM.vhd" "" { Text "Z:/Lab_git/lab_project/Looper_trial/SM/LooperSM.vhd" 86 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 0 1528122673759 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LooperSM:inst1\|arch_Ch2END\[31\] Low " "Register LooperSM:inst1\|arch_Ch2END\[31\] will power up to Low" {  } { { "SM/LooperSM.vhd" "" { Text "Z:/Lab_git/lab_project/Looper_trial/SM/LooperSM.vhd" 86 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 0 1528122673759 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LooperSM:inst1\|arch_Ch2END\[0\] Low " "Register LooperSM:inst1\|arch_Ch2END\[0\] will power up to Low" {  } { { "SM/LooperSM.vhd" "" { Text "Z:/Lab_git/lab_project/Looper_trial/SM/LooperSM.vhd" 86 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 0 1528122673759 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LooperSM:inst1\|arch_Ch1END\[31\] Low " "Register LooperSM:inst1\|arch_Ch1END\[31\] will power up to Low" {  } { { "SM/LooperSM.vhd" "" { Text "Z:/Lab_git/lab_project/Looper_trial/SM/LooperSM.vhd" 86 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 0 1528122673759 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LooperSM:inst1\|arch_Ch1END\[0\] Low " "Register LooperSM:inst1\|arch_Ch1END\[0\] will power up to Low" {  } { { "SM/LooperSM.vhd" "" { Text "Z:/Lab_git/lab_project/Looper_trial/SM/LooperSM.vhd" 86 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 0 1528122673759 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LooperSM:inst1\|arch_Ch3END\[31\] Low " "Register LooperSM:inst1\|arch_Ch3END\[31\] will power up to Low" {  } { { "SM/LooperSM.vhd" "" { Text "Z:/Lab_git/lab_project/Looper_trial/SM/LooperSM.vhd" 86 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 0 1528122673759 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LooperSM:inst1\|arch_Ch3END\[0\] Low " "Register LooperSM:inst1\|arch_Ch3END\[0\] will power up to Low" {  } { { "SM/LooperSM.vhd" "" { Text "Z:/Lab_git/lab_project/Looper_trial/SM/LooperSM.vhd" 86 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 0 1528122673759 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LooperSM:inst1\|memEndAddr\[0\] High " "Register LooperSM:inst1\|memEndAddr\[0\] will power up to High" {  } { { "SM/LooperSM.vhd" "" { Text "Z:/Lab_git/lab_project/Looper_trial/SM/LooperSM.vhd" 86 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 0 1528122673759 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LooperSM:inst1\|memEndAddr\[1\] High " "Register LooperSM:inst1\|memEndAddr\[1\] will power up to High" {  } { { "SM/LooperSM.vhd" "" { Text "Z:/Lab_git/lab_project/Looper_trial/SM/LooperSM.vhd" 86 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 0 1528122673759 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LooperSM:inst1\|memEndAddr\[2\] High " "Register LooperSM:inst1\|memEndAddr\[2\] will power up to High" {  } { { "SM/LooperSM.vhd" "" { Text "Z:/Lab_git/lab_project/Looper_trial/SM/LooperSM.vhd" 86 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 0 1528122673759 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LooperSM:inst1\|memEndAddr\[3\] High " "Register LooperSM:inst1\|memEndAddr\[3\] will power up to High" {  } { { "SM/LooperSM.vhd" "" { Text "Z:/Lab_git/lab_project/Looper_trial/SM/LooperSM.vhd" 86 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 0 1528122673759 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LooperSM:inst1\|memEndAddr\[4\] High " "Register LooperSM:inst1\|memEndAddr\[4\] will power up to High" {  } { { "SM/LooperSM.vhd" "" { Text "Z:/Lab_git/lab_project/Looper_trial/SM/LooperSM.vhd" 86 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 0 1528122673759 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LooperSM:inst1\|memEndAddr\[5\] High " "Register LooperSM:inst1\|memEndAddr\[5\] will power up to High" {  } { { "SM/LooperSM.vhd" "" { Text "Z:/Lab_git/lab_project/Looper_trial/SM/LooperSM.vhd" 86 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 0 1528122673759 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LooperSM:inst1\|memEndAddr\[6\] High " "Register LooperSM:inst1\|memEndAddr\[6\] will power up to High" {  } { { "SM/LooperSM.vhd" "" { Text "Z:/Lab_git/lab_project/Looper_trial/SM/LooperSM.vhd" 86 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 0 1528122673759 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LooperSM:inst1\|memEndAddr\[7\] High " "Register LooperSM:inst1\|memEndAddr\[7\] will power up to High" {  } { { "SM/LooperSM.vhd" "" { Text "Z:/Lab_git/lab_project/Looper_trial/SM/LooperSM.vhd" 86 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 0 1528122673759 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LooperSM:inst1\|memEndAddr\[8\] High " "Register LooperSM:inst1\|memEndAddr\[8\] will power up to High" {  } { { "SM/LooperSM.vhd" "" { Text "Z:/Lab_git/lab_project/Looper_trial/SM/LooperSM.vhd" 86 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 0 1528122673759 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LooperSM:inst1\|memEndAddr\[9\] High " "Register LooperSM:inst1\|memEndAddr\[9\] will power up to High" {  } { { "SM/LooperSM.vhd" "" { Text "Z:/Lab_git/lab_project/Looper_trial/SM/LooperSM.vhd" 86 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 0 1528122673759 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LooperSM:inst1\|memEndAddr\[10\] High " "Register LooperSM:inst1\|memEndAddr\[10\] will power up to High" {  } { { "SM/LooperSM.vhd" "" { Text "Z:/Lab_git/lab_project/Looper_trial/SM/LooperSM.vhd" 86 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 0 1528122673759 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LooperSM:inst1\|memEndAddr\[11\] High " "Register LooperSM:inst1\|memEndAddr\[11\] will power up to High" {  } { { "SM/LooperSM.vhd" "" { Text "Z:/Lab_git/lab_project/Looper_trial/SM/LooperSM.vhd" 86 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 0 1528122673759 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LooperSM:inst1\|memEndAddr\[12\] High " "Register LooperSM:inst1\|memEndAddr\[12\] will power up to High" {  } { { "SM/LooperSM.vhd" "" { Text "Z:/Lab_git/lab_project/Looper_trial/SM/LooperSM.vhd" 86 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 0 1528122673759 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LooperSM:inst1\|memEndAddr\[13\] High " "Register LooperSM:inst1\|memEndAddr\[13\] will power up to High" {  } { { "SM/LooperSM.vhd" "" { Text "Z:/Lab_git/lab_project/Looper_trial/SM/LooperSM.vhd" 86 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 0 1528122673759 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LooperSM:inst1\|memEndAddr\[14\] High " "Register LooperSM:inst1\|memEndAddr\[14\] will power up to High" {  } { { "SM/LooperSM.vhd" "" { Text "Z:/Lab_git/lab_project/Looper_trial/SM/LooperSM.vhd" 86 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 0 1528122673759 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LooperSM:inst1\|memEndAddr\[15\] High " "Register LooperSM:inst1\|memEndAddr\[15\] will power up to High" {  } { { "SM/LooperSM.vhd" "" { Text "Z:/Lab_git/lab_project/Looper_trial/SM/LooperSM.vhd" 86 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 0 1528122673759 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LooperSM:inst1\|memEndAddr\[16\] High " "Register LooperSM:inst1\|memEndAddr\[16\] will power up to High" {  } { { "SM/LooperSM.vhd" "" { Text "Z:/Lab_git/lab_project/Looper_trial/SM/LooperSM.vhd" 86 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 0 1528122673759 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LooperSM:inst1\|memEndAddr\[17\] High " "Register LooperSM:inst1\|memEndAddr\[17\] will power up to High" {  } { { "SM/LooperSM.vhd" "" { Text "Z:/Lab_git/lab_project/Looper_trial/SM/LooperSM.vhd" 86 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 0 1528122673759 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "recorder_module_looper:inst\|addr_counter:inst4\|counter\[31\] Low " "Register recorder_module_looper:inst\|addr_counter:inst4\|counter\[31\] will power up to Low" {  } { { "addr_counter.vhd" "" { Text "Z:/Lab_git/lab_project/Looper_trial/addr_counter.vhd" 25 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 0 1528122673759 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 0 1528122673759 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1757 " "Implemented 1757 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 0 1528122674441 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 0 1528122674441 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 0 1528122674441 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1223 " "Implemented 1223 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 0 1528122674441 ""} { "Info" "ICUT_CUT_TM_RAMS" "512 " "Implemented 512 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 0 1528122674441 ""} { "Info" "ICUT_CUT_TM_BLACKBOX" "1 " "Implemented 1 partitions" {  } {  } 0 21071 "Implemented %1!d! partitions" 0 0 "Design Software" 0 0 1528122674441 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 0 1528122674441 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "709 " "Peak virtual memory: 709 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 0 1528122674721 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 04 17:31:14 2018 " "Processing ended: Mon Jun 04 17:31:14 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 0 1528122674721 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 0 1528122674721 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 0 1528122674721 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 0 1528122674721 ""}
