// Seed: 4137351821
module module_0 (
    input  wand  id_0,
    output tri   id_1,
    input  uwire id_2,
    input  wire  id_3
);
endmodule
module module_1 #(
    parameter id_6 = 32'd13
) (
    input tri1 id_0,
    input uwire id_1,
    input tri0 id_2,
    output tri1 id_3,
    input tri0 id_4,
    output tri0 id_5,
    output wire _id_6,
    input tri id_7,
    input tri1 id_8
    , id_14,
    input tri id_9,
    input supply1 id_10,
    input tri id_11,
    output uwire id_12
);
  assign id_14 = -1'h0;
  wire id_15;
  ;
  logic id_16[1 : id_6] = id_14;
  module_0 modCall_1 (
      id_8,
      id_5,
      id_11,
      id_11
  );
  assign modCall_1.id_3 = 0;
endmodule
