;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 16.5.2019. 09:40:15
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0xFFFC2001  	537001980
0x0004	0x1B3D0001  	72509
0x0008	0x1B350001  	72501
0x000C	0x1B350001  	72501
0x0010	0x1B350001  	72501
0x0014	0x1B350001  	72501
0x0018	0x1B350001  	72501
0x001C	0x1B350001  	72501
0x0020	0x1B350001  	72501
0x0024	0x1B350001  	72501
0x0028	0x1B350001  	72501
0x002C	0x1B350001  	72501
0x0030	0x1B350001  	72501
0x0034	0x1B350001  	72501
0x0038	0x1B350001  	72501
0x003C	0x1B350001  	72501
0x0040	0x1B350001  	72501
0x0044	0x1B350001  	72501
0x0048	0x1B350001  	72501
0x004C	0x1B350001  	72501
0x0050	0x1B350001  	72501
0x0054	0x1B350001  	72501
0x0058	0x1B350001  	72501
0x005C	0x1B350001  	72501
0x0060	0x1B350001  	72501
0x0064	0x1B350001  	72501
0x0068	0x1B350001  	72501
0x006C	0x1B350001  	72501
0x0070	0x1B350001  	72501
0x0074	0x1B350001  	72501
0x0078	0x1B350001  	72501
0x007C	0x1B350001  	72501
0x0080	0x1B350001  	72501
0x0084	0x1B350001  	72501
0x0088	0x1B350001  	72501
0x008C	0x1B350001  	72501
0x0090	0x1B350001  	72501
0x0094	0x1B350001  	72501
0x0098	0x1B350001  	72501
0x009C	0x1B350001  	72501
0x00A0	0x1B350001  	72501
0x00A4	0x1B350001  	72501
0x00A8	0x1B350001  	72501
0x00AC	0x1B350001  	72501
0x00B0	0x1AFD0001  	72445
0x00B4	0x1B350001  	72501
0x00B8	0x1B350001  	72501
0x00BC	0x1B350001  	72501
0x00C0	0x1B350001  	72501
0x00C4	0x1B350001  	72501
0x00C8	0x1B350001  	72501
0x00CC	0x1B350001  	72501
0x00D0	0x1B350001  	72501
0x00D4	0x1B350001  	72501
0x00D8	0x1B350001  	72501
0x00DC	0x1B350001  	72501
0x00E0	0x1B350001  	72501
0x00E4	0x1B350001  	72501
0x00E8	0x1B350001  	72501
0x00EC	0x1B350001  	72501
0x00F0	0x1B350001  	72501
0x00F4	0x1B350001  	72501
0x00F8	0x1B350001  	72501
0x00FC	0x1B350001  	72501
0x0100	0x1B350001  	72501
0x0104	0x1B350001  	72501
0x0108	0x1B350001  	72501
0x010C	0x1B350001  	72501
0x0110	0x1B350001  	72501
0x0114	0x1B350001  	72501
0x0118	0x1B350001  	72501
0x011C	0x1B350001  	72501
0x0120	0x1B350001  	72501
0x0124	0x1B350001  	72501
0x0128	0x1B350001  	72501
0x012C	0x1B350001  	72501
0x0130	0x1B350001  	72501
0x0134	0x1B350001  	72501
0x0138	0x1B350001  	72501
0x013C	0x1B350001  	72501
0x0140	0x1B350001  	72501
0x0144	0x1B350001  	72501
0x0148	0x1B350001  	72501
0x014C	0x1B350001  	72501
0x0150	0x1B350001  	72501
0x0154	0x1B350001  	72501
0x0158	0x1B350001  	72501
0x015C	0x1B350001  	72501
0x0160	0x1B350001  	72501
0x0164	0x1B350001  	72501
0x0168	0x1B350001  	72501
0x016C	0x1B350001  	72501
0x0170	0x1B350001  	72501
0x0174	0x1B350001  	72501
0x0178	0x1B350001  	72501
0x017C	0x1B350001  	72501
0x0180	0x1B350001  	72501
0x0184	0x1B350001  	72501
; end of ____SysVT
_main:
;ThermalCameraDemo_main.c, 370 :: 		void main()
0x11B3C	0xF000F812  BL	72548
0x11B40	0xF7FFFFC6  BL	72400
0x11B44	0xF00DF8F4  BL	126256
0x11B48	0xF000F9BC  BL	73412
0x11B4C	0xF00DF8B0  BL	126128
;ThermalCameraDemo_main.c, 372 :: 		systemInit();
0x11B50	0xF7FFFF6A  BL	_systemInit+0
;ThermalCameraDemo_main.c, 373 :: 		applicationInit();
0x11B54	0xF7FFFC30  BL	_applicationInit+0
;ThermalCameraDemo_main.c, 374 :: 		Start_TP();
0x11B58	0xF7FFFCF6  BL	_Start_TP+0
;ThermalCameraDemo_main.c, 376 :: 		while (1)
L_main44:
;ThermalCameraDemo_main.c, 378 :: 		applicationTask();
0x11B5C	0xF7FFFE60  BL	_applicationTask+0
;ThermalCameraDemo_main.c, 379 :: 		}
0x11B60	0xE7FC    B	L_main44
;ThermalCameraDemo_main.c, 380 :: 		}
L_end_main:
L__main_end_loop:
0x11B62	0xE7FE    B	L__main_end_loop
; end of _main
___CC2DW:
;__Lib_System_4XX.c, 44 :: 		
0x20EC	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 46 :: 		
L_loopDW:
;__Lib_System_4XX.c, 47 :: 		
0x20EE	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_4XX.c, 48 :: 		
0x20F2	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_4XX.c, 49 :: 		
0x20F6	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_4XX.c, 50 :: 		
0x20FA	0xD1F8    BNE	L_loopDW
;__Lib_System_4XX.c, 52 :: 		
L_end___CC2DW:
0x20FC	0xB001    ADD	SP, SP, #4
0x20FE	0x4770    BX	LR
; end of ___CC2DW
___FillZeros:
;__Lib_System_4XX.c, 86 :: 		
0x119E8	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 88 :: 		
0x119EA	0xF04F0900  MOV	R9, #0
;__Lib_System_4XX.c, 89 :: 		
0x119EE	0xF04F0C00  MOV	R12, #0
;__Lib_System_4XX.c, 90 :: 		
0x119F2	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_4XX.c, 91 :: 		
0x119F6	0xDC04    BGT	L_loopFZs
;__Lib_System_4XX.c, 92 :: 		
0x119F8	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_4XX.c, 93 :: 		
0x119FC	0xDB01    BLT	L_loopFZs
;__Lib_System_4XX.c, 94 :: 		
0x119FE	0x46D4    MOV	R12, R10
;__Lib_System_4XX.c, 95 :: 		
0x11A00	0x46EA    MOV	R10, SP
;__Lib_System_4XX.c, 96 :: 		
L_loopFZs:
;__Lib_System_4XX.c, 97 :: 		
0x11A02	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_4XX.c, 98 :: 		
0x11A06	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_4XX.c, 99 :: 		
0x11A0A	0xD1FA    BNE	L_loopFZs
;__Lib_System_4XX.c, 100 :: 		
0x11A0C	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_4XX.c, 101 :: 		
0x11A10	0xDD05    BLE	L_norep
;__Lib_System_4XX.c, 102 :: 		
0x11A12	0x46E2    MOV	R10, R12
;__Lib_System_4XX.c, 103 :: 		
0x11A14	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_4XX.c, 104 :: 		
0x11A18	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_4XX.c, 105 :: 		
0x11A1C	0xE7F1    B	L_loopFZs
;__Lib_System_4XX.c, 106 :: 		
L_norep:
;__Lib_System_4XX.c, 108 :: 		
L_end___FillZeros:
0x11A1E	0xB001    ADD	SP, SP, #4
0x11A20	0x4770    BX	LR
; end of ___FillZeros
_systemInit:
;ThermalCameraDemo_main.c, 120 :: 		void systemInit()
0x11A28	0xB081    SUB	SP, SP, #4
0x11A2A	0xF8CDE000  STR	LR, [SP, #0]
;ThermalCameraDemo_main.c, 122 :: 		Delay_80us();
0x11A2E	0xF7FFFB07  BL	_Delay_80us+0
;ThermalCameraDemo_main.c, 125 :: 		mikrobus_gpioInit( _MIKROBUS3, _MIKROBUS_INT_PIN, _GPIO_INPUT );
0x11A32	0x2201    MOVS	R2, #1
0x11A34	0x2107    MOVS	R1, #7
0x11A36	0x2002    MOVS	R0, #2
0x11A38	0xF7FFFA9A  BL	_mikrobus_gpioInit+0
;ThermalCameraDemo_main.c, 126 :: 		mikrobus_gpioInit( _MIKROBUS3, _MIKROBUS_CS_PIN, _GPIO_OUTPUT );
0x11A3C	0x2200    MOVS	R2, #0
0x11A3E	0x2102    MOVS	R1, #2
0x11A40	0x2002    MOVS	R0, #2
0x11A42	0xF7FFFA95  BL	_mikrobus_gpioInit+0
;ThermalCameraDemo_main.c, 127 :: 		mikrobus_gpioInit( _MIKROBUS3, _MIKROBUS_RST_PIN, _GPIO_OUTPUT );
0x11A46	0x2200    MOVS	R2, #0
0x11A48	0x2101    MOVS	R1, #1
0x11A4A	0x2002    MOVS	R0, #2
0x11A4C	0xF7FFFA90  BL	_mikrobus_gpioInit+0
;ThermalCameraDemo_main.c, 128 :: 		mikrobus_spiInit( _MIKROBUS3, &_MATRIXRGB_SPI_CFG[0] );
0x11A50	0x481B    LDR	R0, [PC, #108]
0x11A52	0x4601    MOV	R1, R0
0x11A54	0x2002    MOVS	R0, #2
0x11A56	0xF7FDFFE9  BL	_mikrobus_spiInit+0
;ThermalCameraDemo_main.c, 131 :: 		mikrobus_i2cInit( _MIKROBUS2, &_IRGRID2_I2C_CFG[0] );
0x11A5A	0x481A    LDR	R0, [PC, #104]
0x11A5C	0x4601    MOV	R1, R0
0x11A5E	0x2001    MOVS	R0, #1
0x11A60	0xF7FCFE78  BL	_mikrobus_i2cInit+0
;ThermalCameraDemo_main.c, 134 :: 		mikrobus_gpioInit( _MIKROBUS5, _MIKROBUS_INT_PIN, _GPIO_INPUT );
0x11A64	0x2201    MOVS	R2, #1
0x11A66	0x2107    MOVS	R1, #7
0x11A68	0x2004    MOVS	R0, #4
0x11A6A	0xF7FFFA81  BL	_mikrobus_gpioInit+0
;ThermalCameraDemo_main.c, 135 :: 		mikrobus_i2cInit( _MIKROBUS5, &_PROXFUSION2_I2C_CFG[0] );
0x11A6E	0x4816    LDR	R0, [PC, #88]
0x11A70	0x4601    MOV	R1, R0
0x11A72	0x2004    MOVS	R0, #4
0x11A74	0xF7FCFE6E  BL	_mikrobus_i2cInit+0
;ThermalCameraDemo_main.c, 136 :: 		Delay_ms( 100 );
0x11A78	0xF24727FE  MOVW	R7, #29438
0x11A7C	0xF2C00755  MOVT	R7, #85
L_systemInit0:
0x11A80	0x1E7F    SUBS	R7, R7, #1
0x11A82	0xD1FD    BNE	L_systemInit0
0x11A84	0xBF00    NOP
0x11A86	0xBF00    NOP
0x11A88	0xBF00    NOP
0x11A8A	0xBF00    NOP
0x11A8C	0xBF00    NOP
;ThermalCameraDemo_main.c, 139 :: 		mikrobus_gpioInit( _MIKROBUS4, _MIKROBUS_INT_PIN, _GPIO_INPUT );
0x11A8E	0x2201    MOVS	R2, #1
0x11A90	0x2107    MOVS	R1, #7
0x11A92	0x2003    MOVS	R0, #3
0x11A94	0xF7FFFA6C  BL	_mikrobus_gpioInit+0
;ThermalCameraDemo_main.c, 140 :: 		mikrobus_gpioInit( _MIKROBUS4, _MIKROBUS_RST_PIN, _GPIO_OUTPUT );
0x11A98	0x2200    MOVS	R2, #0
0x11A9A	0x2101    MOVS	R1, #1
0x11A9C	0x2003    MOVS	R0, #3
0x11A9E	0xF7FFFA67  BL	_mikrobus_gpioInit+0
;ThermalCameraDemo_main.c, 141 :: 		mikrobus_gpioInit( _MIKROBUS4, _MIKROBUS_CS_PIN, _GPIO_OUTPUT );
0x11AA2	0x2200    MOVS	R2, #0
0x11AA4	0x2102    MOVS	R1, #2
0x11AA6	0x2003    MOVS	R0, #3
0x11AA8	0xF7FFFA62  BL	_mikrobus_gpioInit+0
;ThermalCameraDemo_main.c, 142 :: 		mikrobus_uartInit( _MIKROBUS4, &_G2C_UART_CFG[0] );
0x11AAC	0x4807    LDR	R0, [PC, #28]
0x11AAE	0x4601    MOV	R1, R0
0x11AB0	0x2003    MOVS	R0, #3
0x11AB2	0xF7FFFA99  BL	_mikrobus_uartInit+0
;ThermalCameraDemo_main.c, 144 :: 		}
L_end_systemInit:
0x11AB6	0xF8DDE000  LDR	LR, [SP, #0]
0x11ABA	0xB001    ADD	SP, SP, #4
0x11ABC	0x4770    BX	LR
0x11ABE	0xBF00    NOP
0x11AC0	0xEC880001  	__MATRIXRGB_SPI_CFG+0
0x11AC4	0x1A240001  	__IRGRID2_I2C_CFG+0
0x11AC8	0x181C0001  	__PROXFUSION2_I2C_CFG+0
0x11ACC	0xEC380001  	__G2C_UART_CFG+0
; end of _systemInit
_Delay_80us:
;__Lib_Delays.c, 29 :: 		void Delay_80us() {
;__Lib_Delays.c, 30 :: 		Delay_us(78);
0x11040	0xF241170E  MOVW	R7, #4366
0x11044	0xF2C00700  MOVT	R7, #0
L_Delay_80us8:
0x11048	0x1E7F    SUBS	R7, R7, #1
0x1104A	0xD1FD    BNE	L_Delay_80us8
0x1104C	0xBF00    NOP
0x1104E	0xBF00    NOP
0x11050	0xBF00    NOP
0x11052	0xBF00    NOP
0x11054	0xBF00    NOP
;__Lib_Delays.c, 31 :: 		}
L_end_Delay_80us:
0x11056	0x4770    BX	LR
; end of _Delay_80us
_mikrobus_gpioInit:
;fusion_v8_STM32F407ZG.c, 162 :: 		T_mikrobus_ret mikrobus_gpioInit(T_mikrobus_soc bus, T_mikrobus_pin pin, T_gpio_dir direction)
; direction start address is: 8 (R2)
; pin start address is: 4 (R1)
; bus start address is: 0 (R0)
0x10F70	0xB081    SUB	SP, SP, #4
0x10F72	0xF8CDE000  STR	LR, [SP, #0]
0x10F76	0xFA5FFB81  UXTB	R11, R1
0x10F7A	0xFA5FFC82  UXTB	R12, R2
; direction end address is: 8 (R2)
; pin end address is: 4 (R1)
; bus end address is: 0 (R0)
; bus start address is: 0 (R0)
; pin start address is: 44 (R11)
; direction start address is: 48 (R12)
;fusion_v8_STM32F407ZG.c, 164 :: 		switch( bus )
0x10F7E	0xE024    B	L_mikrobus_gpioInit195
; bus end address is: 0 (R0)
;fusion_v8_STM32F407ZG.c, 167 :: 		case _MIKROBUS1 : return _gpioInit_1(pin, direction);
L_mikrobus_gpioInit197:
0x10F80	0xFA5FF18C  UXTB	R1, R12
; direction end address is: 48 (R12)
0x10F84	0xFA5FF08B  UXTB	R0, R11
; pin end address is: 44 (R11)
0x10F88	0xF7F9FEA4  BL	fusion_v8_STM32F407ZG__gpioInit_1+0
0x10F8C	0xE028    B	L_end_mikrobus_gpioInit
;fusion_v8_STM32F407ZG.c, 170 :: 		case _MIKROBUS2 : return _gpioInit_2(pin, direction);
L_mikrobus_gpioInit198:
; direction start address is: 48 (R12)
; pin start address is: 44 (R11)
0x10F8E	0xFA5FF18C  UXTB	R1, R12
; direction end address is: 48 (R12)
0x10F92	0xFA5FF08B  UXTB	R0, R11
; pin end address is: 44 (R11)
0x10F96	0xF7FBF963  BL	fusion_v8_STM32F407ZG__gpioInit_2+0
0x10F9A	0xE021    B	L_end_mikrobus_gpioInit
;fusion_v8_STM32F407ZG.c, 173 :: 		case _MIKROBUS3 : return _gpioInit_3(pin, direction);
L_mikrobus_gpioInit199:
; direction start address is: 48 (R12)
; pin start address is: 44 (R11)
0x10F9C	0xFA5FF18C  UXTB	R1, R12
; direction end address is: 48 (R12)
0x10FA0	0xFA5FF08B  UXTB	R0, R11
; pin end address is: 44 (R11)
0x10FA4	0xF7FBFA3A  BL	fusion_v8_STM32F407ZG__gpioInit_3+0
0x10FA8	0xE01A    B	L_end_mikrobus_gpioInit
;fusion_v8_STM32F407ZG.c, 176 :: 		case _MIKROBUS4 : return _gpioInit_4(pin, direction);
L_mikrobus_gpioInit200:
; direction start address is: 48 (R12)
; pin start address is: 44 (R11)
0x10FAA	0xFA5FF18C  UXTB	R1, R12
; direction end address is: 48 (R12)
0x10FAE	0xFA5FF08B  UXTB	R0, R11
; pin end address is: 44 (R11)
0x10FB2	0xF7FAFF9B  BL	fusion_v8_STM32F407ZG__gpioInit_4+0
0x10FB6	0xE013    B	L_end_mikrobus_gpioInit
;fusion_v8_STM32F407ZG.c, 179 :: 		case _MIKROBUS5 : return _gpioInit_5(pin, direction);
L_mikrobus_gpioInit201:
; direction start address is: 48 (R12)
; pin start address is: 44 (R11)
0x10FB8	0xFA5FF18C  UXTB	R1, R12
; direction end address is: 48 (R12)
0x10FBC	0xFA5FF08B  UXTB	R0, R11
; pin end address is: 44 (R11)
0x10FC0	0xF7FBF870  BL	fusion_v8_STM32F407ZG__gpioInit_5+0
0x10FC4	0xE00C    B	L_end_mikrobus_gpioInit
;fusion_v8_STM32F407ZG.c, 184 :: 		default : return _MIKROBUS_ERR_BUS;
L_mikrobus_gpioInit202:
0x10FC6	0x2001    MOVS	R0, #1
0x10FC8	0xE00A    B	L_end_mikrobus_gpioInit
;fusion_v8_STM32F407ZG.c, 185 :: 		}
L_mikrobus_gpioInit195:
; direction start address is: 48 (R12)
; pin start address is: 44 (R11)
; bus start address is: 0 (R0)
0x10FCA	0x2800    CMP	R0, #0
0x10FCC	0xD0D8    BEQ	L_mikrobus_gpioInit197
0x10FCE	0x2801    CMP	R0, #1
0x10FD0	0xD0DD    BEQ	L_mikrobus_gpioInit198
0x10FD2	0x2802    CMP	R0, #2
0x10FD4	0xD0E2    BEQ	L_mikrobus_gpioInit199
0x10FD6	0x2803    CMP	R0, #3
0x10FD8	0xD0E7    BEQ	L_mikrobus_gpioInit200
0x10FDA	0x2804    CMP	R0, #4
0x10FDC	0xD0EC    BEQ	L_mikrobus_gpioInit201
; bus end address is: 0 (R0)
; pin end address is: 44 (R11)
; direction end address is: 48 (R12)
0x10FDE	0xE7F2    B	L_mikrobus_gpioInit202
;fusion_v8_STM32F407ZG.c, 187 :: 		}
L_end_mikrobus_gpioInit:
0x10FE0	0xF8DDE000  LDR	LR, [SP, #0]
0x10FE4	0xB001    ADD	SP, SP, #4
0x10FE6	0x4770    BX	LR
; end of _mikrobus_gpioInit
fusion_v8_STM32F407ZG__gpioInit_1:
;__fuv8_stm32f407zg_gpio.c, 156 :: 		static T_mikrobus_ret _gpioInit_1(T_mikrobus_pin pin, T_gpio_dir dir)
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0xACD4	0xB081    SUB	SP, SP, #4
0xACD6	0xF8CDE000  STR	LR, [SP, #0]
; dir end address is: 4 (R1)
; pin end address is: 0 (R0)
; pin start address is: 0 (R0)
; dir start address is: 4 (R1)
;__fuv8_stm32f407zg_gpio.c, 158 :: 		switch( pin )
0xACDA	0xE0A9    B	L_fusion_v8_STM32F407ZG__gpioInit_10
; pin end address is: 0 (R0)
;__fuv8_stm32f407zg_gpio.c, 160 :: 		case _MIKROBUS_AN_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOA_BASE, _GPIO_PINMASK_3 ); else GPIO_Digital_Output(&GPIOA_BASE, _GPIO_PINMASK_3 ); break;
L_fusion_v8_STM32F407ZG__gpioInit_12:
0xACDC	0x2901    CMP	R1, #1
0xACDE	0xD105    BNE	L_fusion_v8_STM32F407ZG__gpioInit_13
; dir end address is: 4 (R1)
0xACE0	0xF2400108  MOVW	R1, #8
0xACE4	0x4865    LDR	R0, [PC, #404]
0xACE6	0xF7FDF96F  BL	_GPIO_Digital_Input+0
0xACEA	0xE004    B	L_fusion_v8_STM32F407ZG__gpioInit_14
L_fusion_v8_STM32F407ZG__gpioInit_13:
0xACEC	0xF2400108  MOVW	R1, #8
0xACF0	0x4862    LDR	R0, [PC, #392]
0xACF2	0xF7FCFB59  BL	_GPIO_Digital_Output+0
L_fusion_v8_STM32F407ZG__gpioInit_14:
0xACF6	0xE0BB    B	L_fusion_v8_STM32F407ZG__gpioInit_11
;__fuv8_stm32f407zg_gpio.c, 161 :: 		case _MIKROBUS_RST_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOE_BASE, _GPIO_PINMASK_11); else GPIO_Digital_Output(&GPIOE_BASE, _GPIO_PINMASK_11); break;
L_fusion_v8_STM32F407ZG__gpioInit_15:
; dir start address is: 4 (R1)
0xACF8	0x2901    CMP	R1, #1
0xACFA	0xD105    BNE	L_fusion_v8_STM32F407ZG__gpioInit_16
; dir end address is: 4 (R1)
0xACFC	0xF6400100  MOVW	R1, #2048
0xAD00	0x485F    LDR	R0, [PC, #380]
0xAD02	0xF7FDF961  BL	_GPIO_Digital_Input+0
0xAD06	0xE004    B	L_fusion_v8_STM32F407ZG__gpioInit_17
L_fusion_v8_STM32F407ZG__gpioInit_16:
0xAD08	0xF6400100  MOVW	R1, #2048
0xAD0C	0x485C    LDR	R0, [PC, #368]
0xAD0E	0xF7FCFB4B  BL	_GPIO_Digital_Output+0
L_fusion_v8_STM32F407ZG__gpioInit_17:
0xAD12	0xE0AD    B	L_fusion_v8_STM32F407ZG__gpioInit_11
;__fuv8_stm32f407zg_gpio.c, 162 :: 		case _MIKROBUS_CS_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOA_BASE, _GPIO_PINMASK_4 ); else GPIO_Digital_Output(&GPIOA_BASE, _GPIO_PINMASK_4 ); break;
L_fusion_v8_STM32F407ZG__gpioInit_18:
; dir start address is: 4 (R1)
0xAD14	0x2901    CMP	R1, #1
0xAD16	0xD105    BNE	L_fusion_v8_STM32F407ZG__gpioInit_19
; dir end address is: 4 (R1)
0xAD18	0xF2400110  MOVW	R1, #16
0xAD1C	0x4857    LDR	R0, [PC, #348]
0xAD1E	0xF7FDF953  BL	_GPIO_Digital_Input+0
0xAD22	0xE004    B	L_fusion_v8_STM32F407ZG__gpioInit_110
L_fusion_v8_STM32F407ZG__gpioInit_19:
0xAD24	0xF2400110  MOVW	R1, #16
0xAD28	0x4854    LDR	R0, [PC, #336]
0xAD2A	0xF7FCFB3D  BL	_GPIO_Digital_Output+0
L_fusion_v8_STM32F407ZG__gpioInit_110:
0xAD2E	0xE09F    B	L_fusion_v8_STM32F407ZG__gpioInit_11
;__fuv8_stm32f407zg_gpio.c, 163 :: 		case _MIKROBUS_SCK_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOA_BASE, _GPIO_PINMASK_5 ); else GPIO_Digital_Output(&GPIOA_BASE, _GPIO_PINMASK_5 ); break;
L_fusion_v8_STM32F407ZG__gpioInit_111:
; dir start address is: 4 (R1)
0xAD30	0x2901    CMP	R1, #1
0xAD32	0xD105    BNE	L_fusion_v8_STM32F407ZG__gpioInit_112
; dir end address is: 4 (R1)
0xAD34	0xF2400120  MOVW	R1, #32
0xAD38	0x4850    LDR	R0, [PC, #320]
0xAD3A	0xF7FDF945  BL	_GPIO_Digital_Input+0
0xAD3E	0xE004    B	L_fusion_v8_STM32F407ZG__gpioInit_113
L_fusion_v8_STM32F407ZG__gpioInit_112:
0xAD40	0xF2400120  MOVW	R1, #32
0xAD44	0x484D    LDR	R0, [PC, #308]
0xAD46	0xF7FCFB2F  BL	_GPIO_Digital_Output+0
L_fusion_v8_STM32F407ZG__gpioInit_113:
0xAD4A	0xE091    B	L_fusion_v8_STM32F407ZG__gpioInit_11
;__fuv8_stm32f407zg_gpio.c, 164 :: 		case _MIKROBUS_MISO_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOA_BASE, _GPIO_PINMASK_6 ); else GPIO_Digital_Output(&GPIOA_BASE, _GPIO_PINMASK_6 ); break;
L_fusion_v8_STM32F407ZG__gpioInit_114:
; dir start address is: 4 (R1)
0xAD4C	0x2901    CMP	R1, #1
0xAD4E	0xD105    BNE	L_fusion_v8_STM32F407ZG__gpioInit_115
; dir end address is: 4 (R1)
0xAD50	0xF2400140  MOVW	R1, #64
0xAD54	0x4849    LDR	R0, [PC, #292]
0xAD56	0xF7FDF937  BL	_GPIO_Digital_Input+0
0xAD5A	0xE004    B	L_fusion_v8_STM32F407ZG__gpioInit_116
L_fusion_v8_STM32F407ZG__gpioInit_115:
0xAD5C	0xF2400140  MOVW	R1, #64
0xAD60	0x4846    LDR	R0, [PC, #280]
0xAD62	0xF7FCFB21  BL	_GPIO_Digital_Output+0
L_fusion_v8_STM32F407ZG__gpioInit_116:
0xAD66	0xE083    B	L_fusion_v8_STM32F407ZG__gpioInit_11
;__fuv8_stm32f407zg_gpio.c, 165 :: 		case _MIKROBUS_MOSI_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOB_BASE, _GPIO_PINMASK_5 ); else GPIO_Digital_Output(&GPIOB_BASE, _GPIO_PINMASK_5 ); break;
L_fusion_v8_STM32F407ZG__gpioInit_117:
; dir start address is: 4 (R1)
0xAD68	0x2901    CMP	R1, #1
0xAD6A	0xD105    BNE	L_fusion_v8_STM32F407ZG__gpioInit_118
; dir end address is: 4 (R1)
0xAD6C	0xF2400120  MOVW	R1, #32
0xAD70	0x4844    LDR	R0, [PC, #272]
0xAD72	0xF7FDF929  BL	_GPIO_Digital_Input+0
0xAD76	0xE004    B	L_fusion_v8_STM32F407ZG__gpioInit_119
L_fusion_v8_STM32F407ZG__gpioInit_118:
0xAD78	0xF2400120  MOVW	R1, #32
0xAD7C	0x4841    LDR	R0, [PC, #260]
0xAD7E	0xF7FCFB13  BL	_GPIO_Digital_Output+0
L_fusion_v8_STM32F407ZG__gpioInit_119:
0xAD82	0xE075    B	L_fusion_v8_STM32F407ZG__gpioInit_11
;__fuv8_stm32f407zg_gpio.c, 166 :: 		case _MIKROBUS_PWM_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOD_BASE, _GPIO_PINMASK_12); else GPIO_Digital_Output(&GPIOD_BASE, _GPIO_PINMASK_12); break;
L_fusion_v8_STM32F407ZG__gpioInit_120:
; dir start address is: 4 (R1)
0xAD84	0x2901    CMP	R1, #1
0xAD86	0xD105    BNE	L_fusion_v8_STM32F407ZG__gpioInit_121
; dir end address is: 4 (R1)
0xAD88	0xF2410100  MOVW	R1, #4096
0xAD8C	0x483E    LDR	R0, [PC, #248]
0xAD8E	0xF7FDF91B  BL	_GPIO_Digital_Input+0
0xAD92	0xE004    B	L_fusion_v8_STM32F407ZG__gpioInit_122
L_fusion_v8_STM32F407ZG__gpioInit_121:
0xAD94	0xF2410100  MOVW	R1, #4096
0xAD98	0x483B    LDR	R0, [PC, #236]
0xAD9A	0xF7FCFB05  BL	_GPIO_Digital_Output+0
L_fusion_v8_STM32F407ZG__gpioInit_122:
0xAD9E	0xE067    B	L_fusion_v8_STM32F407ZG__gpioInit_11
;__fuv8_stm32f407zg_gpio.c, 167 :: 		case _MIKROBUS_INT_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOD_BASE, _GPIO_PINMASK_3 ); else GPIO_Digital_Output(&GPIOD_BASE, _GPIO_PINMASK_3 ); break;
L_fusion_v8_STM32F407ZG__gpioInit_123:
; dir start address is: 4 (R1)
0xADA0	0x2901    CMP	R1, #1
0xADA2	0xD105    BNE	L_fusion_v8_STM32F407ZG__gpioInit_124
; dir end address is: 4 (R1)
0xADA4	0xF2400108  MOVW	R1, #8
0xADA8	0x4837    LDR	R0, [PC, #220]
0xADAA	0xF7FDF90D  BL	_GPIO_Digital_Input+0
0xADAE	0xE004    B	L_fusion_v8_STM32F407ZG__gpioInit_125
L_fusion_v8_STM32F407ZG__gpioInit_124:
0xADB0	0xF2400108  MOVW	R1, #8
0xADB4	0x4834    LDR	R0, [PC, #208]
0xADB6	0xF7FCFAF7  BL	_GPIO_Digital_Output+0
L_fusion_v8_STM32F407ZG__gpioInit_125:
0xADBA	0xE059    B	L_fusion_v8_STM32F407ZG__gpioInit_11
;__fuv8_stm32f407zg_gpio.c, 168 :: 		case _MIKROBUS_RX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOB_BASE, _GPIO_PINMASK_7 ); else GPIO_Digital_Output(&GPIOB_BASE, _GPIO_PINMASK_7 ); break;
L_fusion_v8_STM32F407ZG__gpioInit_126:
; dir start address is: 4 (R1)
0xADBC	0x2901    CMP	R1, #1
0xADBE	0xD105    BNE	L_fusion_v8_STM32F407ZG__gpioInit_127
; dir end address is: 4 (R1)
0xADC0	0xF2400180  MOVW	R1, #128
0xADC4	0x482F    LDR	R0, [PC, #188]
0xADC6	0xF7FDF8FF  BL	_GPIO_Digital_Input+0
0xADCA	0xE004    B	L_fusion_v8_STM32F407ZG__gpioInit_128
L_fusion_v8_STM32F407ZG__gpioInit_127:
0xADCC	0xF2400180  MOVW	R1, #128
0xADD0	0x482C    LDR	R0, [PC, #176]
0xADD2	0xF7FCFAE9  BL	_GPIO_Digital_Output+0
L_fusion_v8_STM32F407ZG__gpioInit_128:
0xADD6	0xE04B    B	L_fusion_v8_STM32F407ZG__gpioInit_11
;__fuv8_stm32f407zg_gpio.c, 169 :: 		case _MIKROBUS_TX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOB_BASE, _GPIO_PINMASK_6 ); else GPIO_Digital_Output(&GPIOB_BASE, _GPIO_PINMASK_6 ); break;
L_fusion_v8_STM32F407ZG__gpioInit_129:
; dir start address is: 4 (R1)
0xADD8	0x2901    CMP	R1, #1
0xADDA	0xD105    BNE	L_fusion_v8_STM32F407ZG__gpioInit_130
; dir end address is: 4 (R1)
0xADDC	0xF2400140  MOVW	R1, #64
0xADE0	0x4828    LDR	R0, [PC, #160]
0xADE2	0xF7FDF8F1  BL	_GPIO_Digital_Input+0
0xADE6	0xE004    B	L_fusion_v8_STM32F407ZG__gpioInit_131
L_fusion_v8_STM32F407ZG__gpioInit_130:
0xADE8	0xF2400140  MOVW	R1, #64
0xADEC	0x4825    LDR	R0, [PC, #148]
0xADEE	0xF7FCFADB  BL	_GPIO_Digital_Output+0
L_fusion_v8_STM32F407ZG__gpioInit_131:
0xADF2	0xE03D    B	L_fusion_v8_STM32F407ZG__gpioInit_11
;__fuv8_stm32f407zg_gpio.c, 170 :: 		case _MIKROBUS_SCL_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOB_BASE, _GPIO_PINMASK_8 ); else GPIO_Digital_Output(&GPIOB_BASE, _GPIO_PINMASK_8 ); break;
L_fusion_v8_STM32F407ZG__gpioInit_132:
; dir start address is: 4 (R1)
0xADF4	0x2901    CMP	R1, #1
0xADF6	0xD105    BNE	L_fusion_v8_STM32F407ZG__gpioInit_133
; dir end address is: 4 (R1)
0xADF8	0xF2401100  MOVW	R1, #256
0xADFC	0x4821    LDR	R0, [PC, #132]
0xADFE	0xF7FDF8E3  BL	_GPIO_Digital_Input+0
0xAE02	0xE004    B	L_fusion_v8_STM32F407ZG__gpioInit_134
L_fusion_v8_STM32F407ZG__gpioInit_133:
0xAE04	0xF2401100  MOVW	R1, #256
0xAE08	0x481E    LDR	R0, [PC, #120]
0xAE0A	0xF7FCFACD  BL	_GPIO_Digital_Output+0
L_fusion_v8_STM32F407ZG__gpioInit_134:
0xAE0E	0xE02F    B	L_fusion_v8_STM32F407ZG__gpioInit_11
;__fuv8_stm32f407zg_gpio.c, 171 :: 		case _MIKROBUS_SDA_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOB_BASE, _GPIO_PINMASK_9 ); else GPIO_Digital_Output(&GPIOB_BASE, _GPIO_PINMASK_9 ); break;
L_fusion_v8_STM32F407ZG__gpioInit_135:
; dir start address is: 4 (R1)
0xAE10	0x2901    CMP	R1, #1
0xAE12	0xD105    BNE	L_fusion_v8_STM32F407ZG__gpioInit_136
; dir end address is: 4 (R1)
0xAE14	0xF2402100  MOVW	R1, #512
0xAE18	0x481A    LDR	R0, [PC, #104]
0xAE1A	0xF7FDF8D5  BL	_GPIO_Digital_Input+0
0xAE1E	0xE004    B	L_fusion_v8_STM32F407ZG__gpioInit_137
L_fusion_v8_STM32F407ZG__gpioInit_136:
0xAE20	0xF2402100  MOVW	R1, #512
0xAE24	0x4817    LDR	R0, [PC, #92]
0xAE26	0xF7FCFABF  BL	_GPIO_Digital_Output+0
L_fusion_v8_STM32F407ZG__gpioInit_137:
0xAE2A	0xE021    B	L_fusion_v8_STM32F407ZG__gpioInit_11
;__fuv8_stm32f407zg_gpio.c, 172 :: 		default                  : return _MIKROBUS_ERR_PIN;
L_fusion_v8_STM32F407ZG__gpioInit_138:
0xAE2C	0x2001    MOVS	R0, #1
0xAE2E	0xE020    B	L_end__gpioInit_1
;__fuv8_stm32f407zg_gpio.c, 173 :: 		}
L_fusion_v8_STM32F407ZG__gpioInit_10:
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0xAE30	0x2800    CMP	R0, #0
0xAE32	0xF43FAF53  BEQ	L_fusion_v8_STM32F407ZG__gpioInit_12
0xAE36	0x2801    CMP	R0, #1
0xAE38	0xF43FAF5E  BEQ	L_fusion_v8_STM32F407ZG__gpioInit_15
0xAE3C	0x2802    CMP	R0, #2
0xAE3E	0xF43FAF69  BEQ	L_fusion_v8_STM32F407ZG__gpioInit_18
0xAE42	0x2803    CMP	R0, #3
0xAE44	0xF43FAF74  BEQ	L_fusion_v8_STM32F407ZG__gpioInit_111
0xAE48	0x2804    CMP	R0, #4
0xAE4A	0xF43FAF7F  BEQ	L_fusion_v8_STM32F407ZG__gpioInit_114
0xAE4E	0x2805    CMP	R0, #5
0xAE50	0xF43FAF8A  BEQ	L_fusion_v8_STM32F407ZG__gpioInit_117
0xAE54	0x2806    CMP	R0, #6
0xAE56	0xF43FAF95  BEQ	L_fusion_v8_STM32F407ZG__gpioInit_120
0xAE5A	0x2807    CMP	R0, #7
0xAE5C	0xD0A0    BEQ	L_fusion_v8_STM32F407ZG__gpioInit_123
0xAE5E	0x2808    CMP	R0, #8
0xAE60	0xD0AC    BEQ	L_fusion_v8_STM32F407ZG__gpioInit_126
0xAE62	0x2809    CMP	R0, #9
0xAE64	0xD0B8    BEQ	L_fusion_v8_STM32F407ZG__gpioInit_129
0xAE66	0x280A    CMP	R0, #10
0xAE68	0xD0C4    BEQ	L_fusion_v8_STM32F407ZG__gpioInit_132
0xAE6A	0x280B    CMP	R0, #11
0xAE6C	0xD0D0    BEQ	L_fusion_v8_STM32F407ZG__gpioInit_135
; pin end address is: 0 (R0)
; dir end address is: 4 (R1)
0xAE6E	0xE7DD    B	L_fusion_v8_STM32F407ZG__gpioInit_138
L_fusion_v8_STM32F407ZG__gpioInit_11:
;__fuv8_stm32f407zg_gpio.c, 174 :: 		return _MIKROBUS_OK;
0xAE70	0x2000    MOVS	R0, __MIKROBUS_OK
;__fuv8_stm32f407zg_gpio.c, 175 :: 		}
L_end__gpioInit_1:
0xAE72	0xF8DDE000  LDR	LR, [SP, #0]
0xAE76	0xB001    ADD	SP, SP, #4
0xAE78	0x4770    BX	LR
0xAE7A	0xBF00    NOP
0xAE7C	0x00004002  	GPIOA_BASE+0
0xAE80	0x10004002  	GPIOE_BASE+0
0xAE84	0x04004002  	GPIOB_BASE+0
0xAE88	0x0C004002  	GPIOD_BASE+0
; end of fusion_v8_STM32F407ZG__gpioInit_1
_GPIO_Digital_Input:
;__Lib_GPIO_32F4xx.c, 237 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x7FC8	0xB081    SUB	SP, SP, #4
0x7FCA	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 238 :: 		
0x7FCE	0xF04F0242  MOV	R2, #66
0x7FD2	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x7FD4	0xF7FFF85C  BL	_GPIO_Config+0
;__Lib_GPIO_32F4xx.c, 239 :: 		
L_end_GPIO_Digital_Input:
0x7FD8	0xF8DDE000  LDR	LR, [SP, #0]
0x7FDC	0xB001    ADD	SP, SP, #4
0x7FDE	0x4770    BX	LR
; end of _GPIO_Digital_Input
_GPIO_Config:
;__Lib_GPIO_32F4xx.c, 74 :: 		
; config start address is: 8 (R2)
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x7090	0xB084    SUB	SP, SP, #16
0x7092	0xF8CDE000  STR	LR, [SP, #0]
0x7096	0xB28D    UXTH	R5, R1
0x7098	0x4616    MOV	R6, R2
; config end address is: 8 (R2)
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 20 (R5)
; config start address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 75 :: 		
;__Lib_GPIO_32F4xx.c, 76 :: 		
;__Lib_GPIO_32F4xx.c, 80 :: 		
0x709A	0x4B86    LDR	R3, [PC, #536]
0x709C	0xEA000303  AND	R3, R0, R3, LSL #0
; port end address is: 0 (R0)
; port start address is: 28 (R7)
0x70A0	0x461F    MOV	R7, R3
;__Lib_GPIO_32F4xx.c, 82 :: 		
0x70A2	0x4618    MOV	R0, R3
0x70A4	0xF7FFF8B8  BL	_GPIO_Clk_Enable+0
;__Lib_GPIO_32F4xx.c, 85 :: 		
0x70A8	0xF1B50FFF  CMP	R5, #255
0x70AC	0xD120    BNE	L_GPIO_Config22
;__Lib_GPIO_32F4xx.c, 86 :: 		
0x70AE	0x683C    LDR	R4, [R7, #0]
;__Lib_GPIO_32F4xx.c, 87 :: 		
0x70B0	0x4B81    LDR	R3, [PC, #516]
0x70B2	0xEA040303  AND	R3, R4, R3, LSL #0
; tmp start address is: 0 (R0)
0x70B6	0x4618    MOV	R0, R3
;__Lib_GPIO_32F4xx.c, 88 :: 		
0x70B8	0x4B80    LDR	R3, [PC, #512]
0x70BA	0x429E    CMP	R6, R3
0x70BC	0xD114    BNE	L_GPIO_Config23
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 89 :: 		
0x70BE	0xF2455355  MOVW	R3, #21845
0x70C2	0xEA400303  ORR	R3, R0, R3, LSL #0
; tmp end address is: 0 (R0)
;__Lib_GPIO_32F4xx.c, 90 :: 		
0x70C6	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 91 :: 		
0x70C8	0x1D3D    ADDS	R5, R7, #4
0x70CA	0x682C    LDR	R4, [R5, #0]
0x70CC	0xF06F03FF  MVN	R3, #255
0x70D0	0xEA040303  AND	R3, R4, R3, LSL #0
0x70D4	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 92 :: 		
0x70D6	0xF2070508  ADDW	R5, R7, #8
; port end address is: 28 (R7)
0x70DA	0x682C    LDR	R4, [R5, #0]
0x70DC	0xF64F73FF  MOVW	R3, #65535
0x70E0	0xEA440303  ORR	R3, R4, R3, LSL #0
0x70E4	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 93 :: 		
0x70E6	0xE0E1    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 94 :: 		
L_GPIO_Config23:
;__Lib_GPIO_32F4xx.c, 95 :: 		
; port start address is: 28 (R7)
; tmp start address is: 0 (R0)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
0x70E8	0x2E42    CMP	R6, #66
0x70EA	0xD101    BNE	L_GPIO_Config24
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 96 :: 		
0x70EC	0x6038    STR	R0, [R7, #0]
; tmp end address is: 0 (R0)
; port end address is: 28 (R7)
;__Lib_GPIO_32F4xx.c, 97 :: 		
0x70EE	0xE0DD    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 98 :: 		
L_GPIO_Config24:
;__Lib_GPIO_32F4xx.c, 99 :: 		
; port start address is: 28 (R7)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
L_GPIO_Config22:
;__Lib_GPIO_32F4xx.c, 101 :: 		
0x70F0	0x4B73    LDR	R3, [PC, #460]
0x70F2	0x429D    CMP	R5, R3
0x70F4	0xD113    BNE	L_GPIO_Config25
;__Lib_GPIO_32F4xx.c, 102 :: 		
0x70F6	0x4B71    LDR	R3, [PC, #452]
0x70F8	0x429E    CMP	R6, R3
0x70FA	0xD10B    BNE	L_GPIO_Config26
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 103 :: 		
0x70FC	0xF04F3355  MOV	R3, #1431655765
0x7100	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 104 :: 		
0x7102	0x1D3C    ADDS	R4, R7, #4
0x7104	0x2300    MOVS	R3, #0
0x7106	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F4xx.c, 105 :: 		
0x7108	0xF2070408  ADDW	R4, R7, #8
; port end address is: 28 (R7)
0x710C	0xF04F33FF  MOV	R3, #-1
0x7110	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F4xx.c, 106 :: 		
0x7112	0xE0CB    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 107 :: 		
L_GPIO_Config26:
;__Lib_GPIO_32F4xx.c, 108 :: 		
; port start address is: 28 (R7)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
0x7114	0x2E42    CMP	R6, #66
0x7116	0xD102    BNE	L_GPIO_Config27
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 109 :: 		
0x7118	0x2300    MOVS	R3, #0
0x711A	0x603B    STR	R3, [R7, #0]
; port end address is: 28 (R7)
;__Lib_GPIO_32F4xx.c, 110 :: 		
0x711C	0xE0C6    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 111 :: 		
L_GPIO_Config27:
;__Lib_GPIO_32F4xx.c, 112 :: 		
; port start address is: 28 (R7)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
L_GPIO_Config25:
;__Lib_GPIO_32F4xx.c, 114 :: 		
0x711E	0xF0060301  AND	R3, R6, #1
0x7122	0xB10B    CBZ	R3, L_GPIO_Config28
;__Lib_GPIO_32F4xx.c, 115 :: 		
; mode start address is: 0 (R0)
0x7124	0x2003    MOVS	R0, #3
; mode end address is: 0 (R0)
0x7126	0xE00A    B	L_GPIO_Config29
L_GPIO_Config28:
;__Lib_GPIO_32F4xx.c, 116 :: 		
0x7128	0xF0060308  AND	R3, R6, #8
0x712C	0xB10B    CBZ	R3, L_GPIO_Config30
;__Lib_GPIO_32F4xx.c, 117 :: 		
; mode start address is: 0 (R0)
0x712E	0x2002    MOVS	R0, #2
; mode end address is: 0 (R0)
0x7130	0xE005    B	L_GPIO_Config31
L_GPIO_Config30:
;__Lib_GPIO_32F4xx.c, 118 :: 		
0x7132	0xF0060304  AND	R3, R6, #4
0x7136	0xB10B    CBZ	R3, L_GPIO_Config32
;__Lib_GPIO_32F4xx.c, 119 :: 		
; mode start address is: 0 (R0)
0x7138	0x2001    MOVS	R0, #1
; mode end address is: 0 (R0)
0x713A	0xE000    B	L_GPIO_Config33
L_GPIO_Config32:
;__Lib_GPIO_32F4xx.c, 121 :: 		
; mode start address is: 0 (R0)
0x713C	0x2000    MOVS	R0, #0
; mode end address is: 0 (R0)
L_GPIO_Config33:
; mode start address is: 0 (R0)
; mode end address is: 0 (R0)
L_GPIO_Config31:
; mode start address is: 0 (R0)
; mode end address is: 0 (R0)
L_GPIO_Config29:
;__Lib_GPIO_32F4xx.c, 123 :: 		
; mode start address is: 0 (R0)
0x713E	0x4B61    LDR	R3, [PC, #388]
0x7140	0xEA060303  AND	R3, R6, R3, LSL #0
0x7144	0xB10B    CBZ	R3, L_GPIO_Config34
;__Lib_GPIO_32F4xx.c, 124 :: 		
; speed start address is: 4 (R1)
0x7146	0x2103    MOVS	R1, #3
; speed end address is: 4 (R1)
0x7148	0xE00A    B	L_GPIO_Config35
L_GPIO_Config34:
;__Lib_GPIO_32F4xx.c, 125 :: 		
0x714A	0xF4066380  AND	R3, R6, #1024
0x714E	0xB10B    CBZ	R3, L_GPIO_Config36
;__Lib_GPIO_32F4xx.c, 126 :: 		
; speed start address is: 4 (R1)
0x7150	0x2102    MOVS	R1, #2
; speed end address is: 4 (R1)
0x7152	0xE005    B	L_GPIO_Config37
L_GPIO_Config36:
;__Lib_GPIO_32F4xx.c, 127 :: 		
0x7154	0xF4067300  AND	R3, R6, #512
0x7158	0xB10B    CBZ	R3, L_GPIO_Config38
;__Lib_GPIO_32F4xx.c, 128 :: 		
; speed start address is: 4 (R1)
0x715A	0x2101    MOVS	R1, #1
; speed end address is: 4 (R1)
0x715C	0xE000    B	L_GPIO_Config39
L_GPIO_Config38:
;__Lib_GPIO_32F4xx.c, 130 :: 		
; speed start address is: 4 (R1)
0x715E	0x2100    MOVS	R1, #0
; speed end address is: 4 (R1)
L_GPIO_Config39:
; speed start address is: 4 (R1)
; speed end address is: 4 (R1)
L_GPIO_Config37:
; speed start address is: 4 (R1)
; speed end address is: 4 (R1)
L_GPIO_Config35:
;__Lib_GPIO_32F4xx.c, 132 :: 		
; speed start address is: 4 (R1)
0x7160	0xF0060320  AND	R3, R6, #32
0x7164	0xB10B    CBZ	R3, L_GPIO_Config40
;__Lib_GPIO_32F4xx.c, 133 :: 		
; otype start address is: 8 (R2)
0x7166	0x2201    MOVS	R2, #1
; otype end address is: 8 (R2)
0x7168	0xE000    B	L_GPIO_Config41
L_GPIO_Config40:
;__Lib_GPIO_32F4xx.c, 135 :: 		
; otype start address is: 8 (R2)
0x716A	0x2200    MOVS	R2, #0
; otype end address is: 8 (R2)
L_GPIO_Config41:
;__Lib_GPIO_32F4xx.c, 137 :: 		
; otype start address is: 8 (R2)
0x716C	0xF4067380  AND	R3, R6, #256
0x7170	0xB10B    CBZ	R3, L_GPIO_Config42
;__Lib_GPIO_32F4xx.c, 138 :: 		
; pull start address is: 12 (R3)
0x7172	0x2302    MOVS	R3, #2
; pull end address is: 12 (R3)
0x7174	0xE005    B	L_GPIO_Config43
L_GPIO_Config42:
;__Lib_GPIO_32F4xx.c, 139 :: 		
0x7176	0xF0060380  AND	R3, R6, #128
0x717A	0xB10B    CBZ	R3, L_GPIO_Config44
;__Lib_GPIO_32F4xx.c, 140 :: 		
; pull start address is: 12 (R3)
0x717C	0x2301    MOVS	R3, #1
; pull end address is: 12 (R3)
0x717E	0xE000    B	L_GPIO_Config45
L_GPIO_Config44:
;__Lib_GPIO_32F4xx.c, 142 :: 		
; pull start address is: 12 (R3)
0x7180	0x2300    MOVS	R3, #0
; pull end address is: 12 (R3)
L_GPIO_Config45:
; pull start address is: 12 (R3)
; pull end address is: 12 (R3)
L_GPIO_Config43:
;__Lib_GPIO_32F4xx.c, 146 :: 		
; pull start address is: 12 (R3)
; pinpos start address is: 40 (R10)
0x7182	0xF2400A00  MOVW	R10, #0
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
; mode end address is: 0 (R0)
; speed end address is: 4 (R1)
; otype end address is: 8 (R2)
; pull end address is: 12 (R3)
; pinpos end address is: 40 (R10)
0x7186	0x9201    STR	R2, [SP, #4]
0x7188	0xFA1FF985  UXTH	R9, R5
0x718C	0x46B0    MOV	R8, R6
0x718E	0x4606    MOV	R6, R0
0x7190	0x4618    MOV	R0, R3
0x7192	0x460A    MOV	R2, R1
0x7194	0x9901    LDR	R1, [SP, #4]
L_GPIO_Config46:
; pinpos start address is: 40 (R10)
; pin_mask start address is: 36 (R9)
; config start address is: 32 (R8)
; mode start address is: 24 (R6)
; speed start address is: 8 (R2)
; otype start address is: 4 (R1)
; pull start address is: 0 (R0)
; pull start address is: 0 (R0)
; pull end address is: 0 (R0)
; otype start address is: 4 (R1)
; otype end address is: 4 (R1)
; speed start address is: 8 (R2)
; speed end address is: 8 (R2)
; mode start address is: 24 (R6)
; mode end address is: 24 (R6)
; port start address is: 28 (R7)
; port end address is: 28 (R7)
; config start address is: 32 (R8)
; config end address is: 32 (R8)
; pin_mask start address is: 36 (R9)
; pin_mask end address is: 36 (R9)
0x7196	0xF1BA0F10  CMP	R10, #16
0x719A	0xF0808087  BCS	L_GPIO_Config47
; pull end address is: 0 (R0)
; otype end address is: 4 (R1)
; speed end address is: 8 (R2)
; mode end address is: 24 (R6)
; port end address is: 28 (R7)
; config end address is: 32 (R8)
; pin_mask end address is: 36 (R9)
;__Lib_GPIO_32F4xx.c, 148 :: 		
; pin_mask start address is: 36 (R9)
; config start address is: 32 (R8)
; port start address is: 28 (R7)
; mode start address is: 24 (R6)
; speed start address is: 8 (R2)
; otype start address is: 4 (R1)
; pull start address is: 0 (R0)
0x719E	0xF04F0301  MOV	R3, #1
0x71A2	0xFA03F40A  LSL	R4, R3, R10
;__Lib_GPIO_32F4xx.c, 150 :: 		
0x71A6	0xEA090304  AND	R3, R9, R4, LSL #0
;__Lib_GPIO_32F4xx.c, 152 :: 		
0x71AA	0x42A3    CMP	R3, R4
0x71AC	0xF040807B  BNE	L_GPIO_Config49
;__Lib_GPIO_32F4xx.c, 154 :: 		
0x71B0	0xEA4F044A  LSL	R4, R10, #1
0x71B4	0xF04F0303  MOV	R3, #3
0x71B8	0x40A3    LSLS	R3, R4
0x71BA	0x43DC    MVN	R4, R3
0x71BC	0x683B    LDR	R3, [R7, #0]
0x71BE	0x4023    ANDS	R3, R4
0x71C0	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 155 :: 		
0x71C2	0xEA4F034A  LSL	R3, R10, #1
0x71C6	0xFA06F403  LSL	R4, R6, R3
0x71CA	0x683B    LDR	R3, [R7, #0]
0x71CC	0x4323    ORRS	R3, R4
0x71CE	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 157 :: 		
0x71D0	0xF008030C  AND	R3, R8, #12
0x71D4	0xB33B    CBZ	R3, L_GPIO_Config50
;__Lib_GPIO_32F4xx.c, 160 :: 		
0x71D6	0xF2070508  ADDW	R5, R7, #8
0x71DA	0xEA4F044A  LSL	R4, R10, #1
0x71DE	0xF04F0303  MOV	R3, #3
0x71E2	0x40A3    LSLS	R3, R4
0x71E4	0x43DC    MVN	R4, R3
0x71E6	0x682B    LDR	R3, [R5, #0]
0x71E8	0x4023    ANDS	R3, R4
0x71EA	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 161 :: 		
0x71EC	0xF2070508  ADDW	R5, R7, #8
0x71F0	0xEA4F034A  LSL	R3, R10, #1
0x71F4	0xFA02F403  LSL	R4, R2, R3
0x71F8	0x682B    LDR	R3, [R5, #0]
0x71FA	0x4323    ORRS	R3, R4
0x71FC	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 164 :: 		
0x71FE	0x1D3D    ADDS	R5, R7, #4
0x7200	0xFA1FF48A  UXTH	R4, R10
0x7204	0xF04F0301  MOV	R3, #1
0x7208	0x40A3    LSLS	R3, R4
0x720A	0x43DC    MVN	R4, R3
0x720C	0x682B    LDR	R3, [R5, #0]
0x720E	0x4023    ANDS	R3, R4
0x7210	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 165 :: 		
0x7212	0x1D3D    ADDS	R5, R7, #4
0x7214	0xFA1FF48A  UXTH	R4, R10
0x7218	0xB28B    UXTH	R3, R1
0x721A	0xFA03F404  LSL	R4, R3, R4
0x721E	0xB2A4    UXTH	R4, R4
0x7220	0x682B    LDR	R3, [R5, #0]
0x7222	0x4323    ORRS	R3, R4
0x7224	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 166 :: 		
L_GPIO_Config50:
;__Lib_GPIO_32F4xx.c, 169 :: 		
0x7226	0xF207050C  ADDW	R5, R7, #12
0x722A	0xFA1FF38A  UXTH	R3, R10
0x722E	0x005C    LSLS	R4, R3, #1
0x7230	0xB2A4    UXTH	R4, R4
0x7232	0xF04F0303  MOV	R3, #3
0x7236	0x40A3    LSLS	R3, R4
0x7238	0x43DC    MVN	R4, R3
0x723A	0x682B    LDR	R3, [R5, #0]
0x723C	0x4023    ANDS	R3, R4
0x723E	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 170 :: 		
0x7240	0xF207050C  ADDW	R5, R7, #12
0x7244	0xEA4F034A  LSL	R3, R10, #1
0x7248	0xFA00F403  LSL	R4, R0, R3
0x724C	0x682B    LDR	R3, [R5, #0]
0x724E	0x4323    ORRS	R3, R4
0x7250	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 172 :: 		
0x7252	0xF0080308  AND	R3, R8, #8
0x7256	0xB333    CBZ	R3, L_GPIO_Config51
;__Lib_GPIO_32F4xx.c, 173 :: 		
0x7258	0xF4080370  AND	R3, R8, #15728640
0x725C	0x0D1B    LSRS	R3, R3, #20
0x725E	0xF88D300C  STRB	R3, [SP, #12]
;__Lib_GPIO_32F4xx.c, 174 :: 		
0x7262	0xF1BA0F07  CMP	R10, #7
0x7266	0xD905    BLS	L_GPIO_Config52
;__Lib_GPIO_32F4xx.c, 175 :: 		
0x7268	0xF2070324  ADDW	R3, R7, #36
0x726C	0x9302    STR	R3, [SP, #8]
;__Lib_GPIO_32F4xx.c, 176 :: 		
0x726E	0xF1AA0508  SUB	R5, R10, #8
; pos start address is: 20 (R5)
;__Lib_GPIO_32F4xx.c, 177 :: 		
; pos end address is: 20 (R5)
0x7272	0xE003    B	L_GPIO_Config53
L_GPIO_Config52:
;__Lib_GPIO_32F4xx.c, 178 :: 		
0x7274	0xF2070320  ADDW	R3, R7, #32
0x7278	0x9302    STR	R3, [SP, #8]
;__Lib_GPIO_32F4xx.c, 179 :: 		
; pos start address is: 20 (R5)
0x727A	0x4655    MOV	R5, R10
; pos end address is: 20 (R5)
;__Lib_GPIO_32F4xx.c, 180 :: 		
L_GPIO_Config53:
;__Lib_GPIO_32F4xx.c, 181 :: 		
; pos start address is: 20 (R5)
0x727C	0x00AC    LSLS	R4, R5, #2
0x727E	0xF04F030F  MOV	R3, #15
0x7282	0x40A3    LSLS	R3, R4
0x7284	0x43DC    MVN	R4, R3
0x7286	0x9B02    LDR	R3, [SP, #8]
0x7288	0x681B    LDR	R3, [R3, #0]
0x728A	0xEA030404  AND	R4, R3, R4, LSL #0
0x728E	0x9B02    LDR	R3, [SP, #8]
0x7290	0x601C    STR	R4, [R3, #0]
;__Lib_GPIO_32F4xx.c, 182 :: 		
0x7292	0xF89D400C  LDRB	R4, [SP, #12]
0x7296	0x00AB    LSLS	R3, R5, #2
; pos end address is: 20 (R5)
0x7298	0x409C    LSLS	R4, R3
0x729A	0x9B02    LDR	R3, [SP, #8]
0x729C	0x681B    LDR	R3, [R3, #0]
0x729E	0xEA430404  ORR	R4, R3, R4, LSL #0
0x72A2	0x9B02    LDR	R3, [SP, #8]
0x72A4	0x601C    STR	R4, [R3, #0]
;__Lib_GPIO_32F4xx.c, 183 :: 		
L_GPIO_Config51:
;__Lib_GPIO_32F4xx.c, 185 :: 		
L_GPIO_Config49:
;__Lib_GPIO_32F4xx.c, 146 :: 		
0x72A6	0xF10A0A01  ADD	R10, R10, #1
;__Lib_GPIO_32F4xx.c, 186 :: 		
; pull end address is: 0 (R0)
; otype end address is: 4 (R1)
; speed end address is: 8 (R2)
; mode end address is: 24 (R6)
; port end address is: 28 (R7)
; config end address is: 32 (R8)
; pin_mask end address is: 36 (R9)
; pinpos end address is: 40 (R10)
0x72AA	0xE774    B	L_GPIO_Config46
L_GPIO_Config47:
;__Lib_GPIO_32F4xx.c, 187 :: 		
L_end_GPIO_Config:
0x72AC	0xF8DDE000  LDR	LR, [SP, #0]
0x72B0	0xB004    ADD	SP, SP, #16
0x72B2	0x4770    BX	LR
0x72B4	0xFC00FFFF  	#-1024
0x72B8	0x0000FFFF  	#-65536
0x72BC	0x00140008  	#524308
0x72C0	0xFFFF0000  	#65535
0x72C4	0x08000008  	#526336
; end of _GPIO_Config
_GPIO_Clk_Enable:
;__Lib_GPIO_32F4xx.c, 26 :: 		
; gpio_port start address is: 0 (R0)
0x6218	0xB081    SUB	SP, SP, #4
; gpio_port end address is: 0 (R0)
; gpio_port start address is: 0 (R0)
;__Lib_GPIO_32F4xx.c, 28 :: 		
0x621A	0x491E    LDR	R1, [PC, #120]
0x621C	0xEA000101  AND	R1, R0, R1, LSL #0
; gpio_port end address is: 0 (R0)
; prt start address is: 0 (R0)
0x6220	0x4608    MOV	R0, R1
;__Lib_GPIO_32F4xx.c, 29 :: 		
; pos start address is: 8 (R2)
0x6222	0x2200    MOVS	R2, #0
;__Lib_GPIO_32F4xx.c, 30 :: 		
0x6224	0xE012    B	L_GPIO_Clk_Enable0
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
;__Lib_GPIO_32F4xx.c, 31 :: 		
L_GPIO_Clk_Enable2:
; pos start address is: 0 (R0)
0x6226	0x2001    MOVS	R0, #1
; pos end address is: 0 (R0)
0x6228	0xE02C    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 32 :: 		
L_GPIO_Clk_Enable3:
; pos start address is: 0 (R0)
0x622A	0x2002    MOVS	R0, #2
; pos end address is: 0 (R0)
0x622C	0xE02A    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 33 :: 		
L_GPIO_Clk_Enable4:
; pos start address is: 0 (R0)
0x622E	0x2004    MOVS	R0, #4
; pos end address is: 0 (R0)
0x6230	0xE028    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 34 :: 		
L_GPIO_Clk_Enable5:
; pos start address is: 0 (R0)
0x6232	0x2008    MOVS	R0, #8
; pos end address is: 0 (R0)
0x6234	0xE026    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 35 :: 		
L_GPIO_Clk_Enable6:
; pos start address is: 0 (R0)
0x6236	0x2010    MOVS	R0, #16
; pos end address is: 0 (R0)
0x6238	0xE024    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 36 :: 		
L_GPIO_Clk_Enable7:
; pos start address is: 0 (R0)
0x623A	0x2020    MOVS	R0, #32
; pos end address is: 0 (R0)
0x623C	0xE022    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 37 :: 		
L_GPIO_Clk_Enable8:
; pos start address is: 0 (R0)
0x623E	0x2040    MOVS	R0, #64
; pos end address is: 0 (R0)
0x6240	0xE020    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 38 :: 		
L_GPIO_Clk_Enable9:
; pos start address is: 0 (R0)
0x6242	0x2080    MOVS	R0, #128
; pos end address is: 0 (R0)
0x6244	0xE01E    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 39 :: 		
L_GPIO_Clk_Enable10:
; pos start address is: 0 (R0)
0x6246	0xF2401000  MOVW	R0, #256
; pos end address is: 0 (R0)
0x624A	0xE01B    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 40 :: 		
L_GPIO_Clk_Enable0:
; pos start address is: 8 (R2)
; prt start address is: 0 (R0)
0x624C	0x4912    LDR	R1, [PC, #72]
0x624E	0x4288    CMP	R0, R1
0x6250	0xD0E9    BEQ	L_GPIO_Clk_Enable2
0x6252	0x4912    LDR	R1, [PC, #72]
0x6254	0x4288    CMP	R0, R1
0x6256	0xD0E8    BEQ	L_GPIO_Clk_Enable3
0x6258	0x4911    LDR	R1, [PC, #68]
0x625A	0x4288    CMP	R0, R1
0x625C	0xD0E7    BEQ	L_GPIO_Clk_Enable4
0x625E	0x4911    LDR	R1, [PC, #68]
0x6260	0x4288    CMP	R0, R1
0x6262	0xD0E6    BEQ	L_GPIO_Clk_Enable5
0x6264	0x4910    LDR	R1, [PC, #64]
0x6266	0x4288    CMP	R0, R1
0x6268	0xD0E5    BEQ	L_GPIO_Clk_Enable6
0x626A	0x4910    LDR	R1, [PC, #64]
0x626C	0x4288    CMP	R0, R1
0x626E	0xD0E4    BEQ	L_GPIO_Clk_Enable7
0x6270	0x490F    LDR	R1, [PC, #60]
0x6272	0x4288    CMP	R0, R1
0x6274	0xD0E3    BEQ	L_GPIO_Clk_Enable8
0x6276	0x490F    LDR	R1, [PC, #60]
0x6278	0x4288    CMP	R0, R1
0x627A	0xD0E2    BEQ	L_GPIO_Clk_Enable9
0x627C	0x490E    LDR	R1, [PC, #56]
0x627E	0x4288    CMP	R0, R1
0x6280	0xD0E1    BEQ	L_GPIO_Clk_Enable10
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
0x6282	0x4610    MOV	R0, R2
L_GPIO_Clk_Enable1:
;__Lib_GPIO_32F4xx.c, 42 :: 		
; pos start address is: 0 (R0)
0x6284	0x490D    LDR	R1, [PC, #52]
0x6286	0x6809    LDR	R1, [R1, #0]
0x6288	0xEA410200  ORR	R2, R1, R0, LSL #0
; pos end address is: 0 (R0)
0x628C	0x490B    LDR	R1, [PC, #44]
0x628E	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F4xx.c, 43 :: 		
L_end_GPIO_Clk_Enable:
0x6290	0xB001    ADD	SP, SP, #4
0x6292	0x4770    BX	LR
0x6294	0xFC00FFFF  	#-1024
0x6298	0x00004002  	#1073872896
0x629C	0x04004002  	#1073873920
0x62A0	0x08004002  	#1073874944
0x62A4	0x0C004002  	#1073875968
0x62A8	0x10004002  	#1073876992
0x62AC	0x14004002  	#1073878016
0x62B0	0x18004002  	#1073879040
0x62B4	0x1C004002  	#1073880064
0x62B8	0x20004002  	#1073881088
0x62BC	0x38304002  	RCC_AHB1ENR+0
; end of _GPIO_Clk_Enable
_GPIO_Digital_Output:
;__Lib_GPIO_32F4xx.c, 233 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x73A8	0xB081    SUB	SP, SP, #4
0x73AA	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 234 :: 		
0x73AE	0x4A04    LDR	R2, [PC, #16]
0x73B0	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x73B2	0xF7FFFE6D  BL	_GPIO_Config+0
;__Lib_GPIO_32F4xx.c, 235 :: 		
L_end_GPIO_Digital_Output:
0x73B6	0xF8DDE000  LDR	LR, [SP, #0]
0x73BA	0xB001    ADD	SP, SP, #4
0x73BC	0x4770    BX	LR
0x73BE	0xBF00    NOP
0x73C0	0x00140008  	#524308
; end of _GPIO_Digital_Output
fusion_v8_STM32F407ZG__gpioInit_2:
;__fuv8_stm32f407zg_gpio.c, 177 :: 		static T_mikrobus_ret _gpioInit_2(T_mikrobus_pin pin, T_gpio_dir dir)
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0xC260	0xB081    SUB	SP, SP, #4
0xC262	0xF8CDE000  STR	LR, [SP, #0]
; dir end address is: 4 (R1)
; pin end address is: 0 (R0)
; pin start address is: 0 (R0)
; dir start address is: 4 (R1)
;__fuv8_stm32f407zg_gpio.c, 179 :: 		switch( pin )
0xC266	0xE0A9    B	L_fusion_v8_STM32F407ZG__gpioInit_239
; pin end address is: 0 (R0)
;__fuv8_stm32f407zg_gpio.c, 181 :: 		case _MIKROBUS_AN_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOC_BASE, _GPIO_PINMASK_0 ); else GPIO_Digital_Output(&GPIOC_BASE, _GPIO_PINMASK_0 ); break;
L_fusion_v8_STM32F407ZG__gpioInit_241:
0xC268	0x2901    CMP	R1, #1
0xC26A	0xD105    BNE	L_fusion_v8_STM32F407ZG__gpioInit_242
; dir end address is: 4 (R1)
0xC26C	0xF2400101  MOVW	R1, #1
0xC270	0x4865    LDR	R0, [PC, #404]
0xC272	0xF7FBFEA9  BL	_GPIO_Digital_Input+0
0xC276	0xE004    B	L_fusion_v8_STM32F407ZG__gpioInit_243
L_fusion_v8_STM32F407ZG__gpioInit_242:
0xC278	0xF2400101  MOVW	R1, #1
0xC27C	0x4862    LDR	R0, [PC, #392]
0xC27E	0xF7FBF893  BL	_GPIO_Digital_Output+0
L_fusion_v8_STM32F407ZG__gpioInit_243:
0xC282	0xE0BB    B	L_fusion_v8_STM32F407ZG__gpioInit_240
;__fuv8_stm32f407zg_gpio.c, 182 :: 		case _MIKROBUS_RST_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOE_BASE, _GPIO_PINMASK_12); else GPIO_Digital_Output(&GPIOE_BASE, _GPIO_PINMASK_12); break;
L_fusion_v8_STM32F407ZG__gpioInit_244:
; dir start address is: 4 (R1)
0xC284	0x2901    CMP	R1, #1
0xC286	0xD105    BNE	L_fusion_v8_STM32F407ZG__gpioInit_245
; dir end address is: 4 (R1)
0xC288	0xF2410100  MOVW	R1, #4096
0xC28C	0x485F    LDR	R0, [PC, #380]
0xC28E	0xF7FBFE9B  BL	_GPIO_Digital_Input+0
0xC292	0xE004    B	L_fusion_v8_STM32F407ZG__gpioInit_246
L_fusion_v8_STM32F407ZG__gpioInit_245:
0xC294	0xF2410100  MOVW	R1, #4096
0xC298	0x485C    LDR	R0, [PC, #368]
0xC29A	0xF7FBF885  BL	_GPIO_Digital_Output+0
L_fusion_v8_STM32F407ZG__gpioInit_246:
0xC29E	0xE0AD    B	L_fusion_v8_STM32F407ZG__gpioInit_240
;__fuv8_stm32f407zg_gpio.c, 183 :: 		case _MIKROBUS_CS_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOB_BASE, _GPIO_PINMASK_2 ); else GPIO_Digital_Output(&GPIOB_BASE, _GPIO_PINMASK_2 ); break;
L_fusion_v8_STM32F407ZG__gpioInit_247:
; dir start address is: 4 (R1)
0xC2A0	0x2901    CMP	R1, #1
0xC2A2	0xD105    BNE	L_fusion_v8_STM32F407ZG__gpioInit_248
; dir end address is: 4 (R1)
0xC2A4	0xF2400104  MOVW	R1, #4
0xC2A8	0x4859    LDR	R0, [PC, #356]
0xC2AA	0xF7FBFE8D  BL	_GPIO_Digital_Input+0
0xC2AE	0xE004    B	L_fusion_v8_STM32F407ZG__gpioInit_249
L_fusion_v8_STM32F407ZG__gpioInit_248:
0xC2B0	0xF2400104  MOVW	R1, #4
0xC2B4	0x4856    LDR	R0, [PC, #344]
0xC2B6	0xF7FBF877  BL	_GPIO_Digital_Output+0
L_fusion_v8_STM32F407ZG__gpioInit_249:
0xC2BA	0xE09F    B	L_fusion_v8_STM32F407ZG__gpioInit_240
;__fuv8_stm32f407zg_gpio.c, 184 :: 		case _MIKROBUS_SCK_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOA_BASE, _GPIO_PINMASK_5 ); else GPIO_Digital_Output(&GPIOA_BASE, _GPIO_PINMASK_5 ); break;
L_fusion_v8_STM32F407ZG__gpioInit_250:
; dir start address is: 4 (R1)
0xC2BC	0x2901    CMP	R1, #1
0xC2BE	0xD105    BNE	L_fusion_v8_STM32F407ZG__gpioInit_251
; dir end address is: 4 (R1)
0xC2C0	0xF2400120  MOVW	R1, #32
0xC2C4	0x4853    LDR	R0, [PC, #332]
0xC2C6	0xF7FBFE7F  BL	_GPIO_Digital_Input+0
0xC2CA	0xE004    B	L_fusion_v8_STM32F407ZG__gpioInit_252
L_fusion_v8_STM32F407ZG__gpioInit_251:
0xC2CC	0xF2400120  MOVW	R1, #32
0xC2D0	0x4850    LDR	R0, [PC, #320]
0xC2D2	0xF7FBF869  BL	_GPIO_Digital_Output+0
L_fusion_v8_STM32F407ZG__gpioInit_252:
0xC2D6	0xE091    B	L_fusion_v8_STM32F407ZG__gpioInit_240
;__fuv8_stm32f407zg_gpio.c, 185 :: 		case _MIKROBUS_MISO_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOA_BASE, _GPIO_PINMASK_6 ); else GPIO_Digital_Output(&GPIOA_BASE, _GPIO_PINMASK_6 ); break;
L_fusion_v8_STM32F407ZG__gpioInit_253:
; dir start address is: 4 (R1)
0xC2D8	0x2901    CMP	R1, #1
0xC2DA	0xD105    BNE	L_fusion_v8_STM32F407ZG__gpioInit_254
; dir end address is: 4 (R1)
0xC2DC	0xF2400140  MOVW	R1, #64
0xC2E0	0x484C    LDR	R0, [PC, #304]
0xC2E2	0xF7FBFE71  BL	_GPIO_Digital_Input+0
0xC2E6	0xE004    B	L_fusion_v8_STM32F407ZG__gpioInit_255
L_fusion_v8_STM32F407ZG__gpioInit_254:
0xC2E8	0xF2400140  MOVW	R1, #64
0xC2EC	0x4849    LDR	R0, [PC, #292]
0xC2EE	0xF7FBF85B  BL	_GPIO_Digital_Output+0
L_fusion_v8_STM32F407ZG__gpioInit_255:
0xC2F2	0xE083    B	L_fusion_v8_STM32F407ZG__gpioInit_240
;__fuv8_stm32f407zg_gpio.c, 186 :: 		case _MIKROBUS_MOSI_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOB_BASE, _GPIO_PINMASK_5 ); else GPIO_Digital_Output(&GPIOB_BASE, _GPIO_PINMASK_5 ); break;
L_fusion_v8_STM32F407ZG__gpioInit_256:
; dir start address is: 4 (R1)
0xC2F4	0x2901    CMP	R1, #1
0xC2F6	0xD105    BNE	L_fusion_v8_STM32F407ZG__gpioInit_257
; dir end address is: 4 (R1)
0xC2F8	0xF2400120  MOVW	R1, #32
0xC2FC	0x4844    LDR	R0, [PC, #272]
0xC2FE	0xF7FBFE63  BL	_GPIO_Digital_Input+0
0xC302	0xE004    B	L_fusion_v8_STM32F407ZG__gpioInit_258
L_fusion_v8_STM32F407ZG__gpioInit_257:
0xC304	0xF2400120  MOVW	R1, #32
0xC308	0x4841    LDR	R0, [PC, #260]
0xC30A	0xF7FBF84D  BL	_GPIO_Digital_Output+0
L_fusion_v8_STM32F407ZG__gpioInit_258:
0xC30E	0xE075    B	L_fusion_v8_STM32F407ZG__gpioInit_240
;__fuv8_stm32f407zg_gpio.c, 187 :: 		case _MIKROBUS_PWM_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOD_BASE, _GPIO_PINMASK_13); else GPIO_Digital_Output(&GPIOD_BASE, _GPIO_PINMASK_13); break;
L_fusion_v8_STM32F407ZG__gpioInit_259:
; dir start address is: 4 (R1)
0xC310	0x2901    CMP	R1, #1
0xC312	0xD105    BNE	L_fusion_v8_STM32F407ZG__gpioInit_260
; dir end address is: 4 (R1)
0xC314	0xF2420100  MOVW	R1, #8192
0xC318	0x483F    LDR	R0, [PC, #252]
0xC31A	0xF7FBFE55  BL	_GPIO_Digital_Input+0
0xC31E	0xE004    B	L_fusion_v8_STM32F407ZG__gpioInit_261
L_fusion_v8_STM32F407ZG__gpioInit_260:
0xC320	0xF2420100  MOVW	R1, #8192
0xC324	0x483C    LDR	R0, [PC, #240]
0xC326	0xF7FBF83F  BL	_GPIO_Digital_Output+0
L_fusion_v8_STM32F407ZG__gpioInit_261:
0xC32A	0xE067    B	L_fusion_v8_STM32F407ZG__gpioInit_240
;__fuv8_stm32f407zg_gpio.c, 188 :: 		case _MIKROBUS_INT_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOD_BASE, _GPIO_PINMASK_4 ); else GPIO_Digital_Output(&GPIOD_BASE, _GPIO_PINMASK_4 ); break;
L_fusion_v8_STM32F407ZG__gpioInit_262:
; dir start address is: 4 (R1)
0xC32C	0x2901    CMP	R1, #1
0xC32E	0xD105    BNE	L_fusion_v8_STM32F407ZG__gpioInit_263
; dir end address is: 4 (R1)
0xC330	0xF2400110  MOVW	R1, #16
0xC334	0x4838    LDR	R0, [PC, #224]
0xC336	0xF7FBFE47  BL	_GPIO_Digital_Input+0
0xC33A	0xE004    B	L_fusion_v8_STM32F407ZG__gpioInit_264
L_fusion_v8_STM32F407ZG__gpioInit_263:
0xC33C	0xF2400110  MOVW	R1, #16
0xC340	0x4835    LDR	R0, [PC, #212]
0xC342	0xF7FBF831  BL	_GPIO_Digital_Output+0
L_fusion_v8_STM32F407ZG__gpioInit_264:
0xC346	0xE059    B	L_fusion_v8_STM32F407ZG__gpioInit_240
;__fuv8_stm32f407zg_gpio.c, 189 :: 		case _MIKROBUS_RX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOD_BASE, _GPIO_PINMASK_6 ); else GPIO_Digital_Output(&GPIOD_BASE, _GPIO_PINMASK_6 ); break;
L_fusion_v8_STM32F407ZG__gpioInit_265:
; dir start address is: 4 (R1)
0xC348	0x2901    CMP	R1, #1
0xC34A	0xD105    BNE	L_fusion_v8_STM32F407ZG__gpioInit_266
; dir end address is: 4 (R1)
0xC34C	0xF2400140  MOVW	R1, #64
0xC350	0x4831    LDR	R0, [PC, #196]
0xC352	0xF7FBFE39  BL	_GPIO_Digital_Input+0
0xC356	0xE004    B	L_fusion_v8_STM32F407ZG__gpioInit_267
L_fusion_v8_STM32F407ZG__gpioInit_266:
0xC358	0xF2400140  MOVW	R1, #64
0xC35C	0x482E    LDR	R0, [PC, #184]
0xC35E	0xF7FBF823  BL	_GPIO_Digital_Output+0
L_fusion_v8_STM32F407ZG__gpioInit_267:
0xC362	0xE04B    B	L_fusion_v8_STM32F407ZG__gpioInit_240
;__fuv8_stm32f407zg_gpio.c, 190 :: 		case _MIKROBUS_TX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOD_BASE, _GPIO_PINMASK_5 ); else GPIO_Digital_Output(&GPIOD_BASE, _GPIO_PINMASK_5 ); break;
L_fusion_v8_STM32F407ZG__gpioInit_268:
; dir start address is: 4 (R1)
0xC364	0x2901    CMP	R1, #1
0xC366	0xD105    BNE	L_fusion_v8_STM32F407ZG__gpioInit_269
; dir end address is: 4 (R1)
0xC368	0xF2400120  MOVW	R1, #32
0xC36C	0x482A    LDR	R0, [PC, #168]
0xC36E	0xF7FBFE2B  BL	_GPIO_Digital_Input+0
0xC372	0xE004    B	L_fusion_v8_STM32F407ZG__gpioInit_270
L_fusion_v8_STM32F407ZG__gpioInit_269:
0xC374	0xF2400120  MOVW	R1, #32
0xC378	0x4827    LDR	R0, [PC, #156]
0xC37A	0xF7FBF815  BL	_GPIO_Digital_Output+0
L_fusion_v8_STM32F407ZG__gpioInit_270:
0xC37E	0xE03D    B	L_fusion_v8_STM32F407ZG__gpioInit_240
;__fuv8_stm32f407zg_gpio.c, 191 :: 		case _MIKROBUS_SCL_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOB_BASE, _GPIO_PINMASK_8 ); else GPIO_Digital_Output(&GPIOB_BASE, _GPIO_PINMASK_8 ); break;
L_fusion_v8_STM32F407ZG__gpioInit_271:
; dir start address is: 4 (R1)
0xC380	0x2901    CMP	R1, #1
0xC382	0xD105    BNE	L_fusion_v8_STM32F407ZG__gpioInit_272
; dir end address is: 4 (R1)
0xC384	0xF2401100  MOVW	R1, #256
0xC388	0x4821    LDR	R0, [PC, #132]
0xC38A	0xF7FBFE1D  BL	_GPIO_Digital_Input+0
0xC38E	0xE004    B	L_fusion_v8_STM32F407ZG__gpioInit_273
L_fusion_v8_STM32F407ZG__gpioInit_272:
0xC390	0xF2401100  MOVW	R1, #256
0xC394	0x481E    LDR	R0, [PC, #120]
0xC396	0xF7FBF807  BL	_GPIO_Digital_Output+0
L_fusion_v8_STM32F407ZG__gpioInit_273:
0xC39A	0xE02F    B	L_fusion_v8_STM32F407ZG__gpioInit_240
;__fuv8_stm32f407zg_gpio.c, 192 :: 		case _MIKROBUS_SDA_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOB_BASE, _GPIO_PINMASK_9 ); else GPIO_Digital_Output(&GPIOB_BASE, _GPIO_PINMASK_9 ); break;
L_fusion_v8_STM32F407ZG__gpioInit_274:
; dir start address is: 4 (R1)
0xC39C	0x2901    CMP	R1, #1
0xC39E	0xD105    BNE	L_fusion_v8_STM32F407ZG__gpioInit_275
; dir end address is: 4 (R1)
0xC3A0	0xF2402100  MOVW	R1, #512
0xC3A4	0x481A    LDR	R0, [PC, #104]
0xC3A6	0xF7FBFE0F  BL	_GPIO_Digital_Input+0
0xC3AA	0xE004    B	L_fusion_v8_STM32F407ZG__gpioInit_276
L_fusion_v8_STM32F407ZG__gpioInit_275:
0xC3AC	0xF2402100  MOVW	R1, #512
0xC3B0	0x4817    LDR	R0, [PC, #92]
0xC3B2	0xF7FAFFF9  BL	_GPIO_Digital_Output+0
L_fusion_v8_STM32F407ZG__gpioInit_276:
0xC3B6	0xE021    B	L_fusion_v8_STM32F407ZG__gpioInit_240
;__fuv8_stm32f407zg_gpio.c, 193 :: 		default                  : return _MIKROBUS_ERR_PIN;
L_fusion_v8_STM32F407ZG__gpioInit_277:
0xC3B8	0x2001    MOVS	R0, #1
0xC3BA	0xE020    B	L_end__gpioInit_2
;__fuv8_stm32f407zg_gpio.c, 194 :: 		}
L_fusion_v8_STM32F407ZG__gpioInit_239:
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0xC3BC	0x2800    CMP	R0, #0
0xC3BE	0xF43FAF53  BEQ	L_fusion_v8_STM32F407ZG__gpioInit_241
0xC3C2	0x2801    CMP	R0, #1
0xC3C4	0xF43FAF5E  BEQ	L_fusion_v8_STM32F407ZG__gpioInit_244
0xC3C8	0x2802    CMP	R0, #2
0xC3CA	0xF43FAF69  BEQ	L_fusion_v8_STM32F407ZG__gpioInit_247
0xC3CE	0x2803    CMP	R0, #3
0xC3D0	0xF43FAF74  BEQ	L_fusion_v8_STM32F407ZG__gpioInit_250
0xC3D4	0x2804    CMP	R0, #4
0xC3D6	0xF43FAF7F  BEQ	L_fusion_v8_STM32F407ZG__gpioInit_253
0xC3DA	0x2805    CMP	R0, #5
0xC3DC	0xF43FAF8A  BEQ	L_fusion_v8_STM32F407ZG__gpioInit_256
0xC3E0	0x2806    CMP	R0, #6
0xC3E2	0xF43FAF95  BEQ	L_fusion_v8_STM32F407ZG__gpioInit_259
0xC3E6	0x2807    CMP	R0, #7
0xC3E8	0xD0A0    BEQ	L_fusion_v8_STM32F407ZG__gpioInit_262
0xC3EA	0x2808    CMP	R0, #8
0xC3EC	0xD0AC    BEQ	L_fusion_v8_STM32F407ZG__gpioInit_265
0xC3EE	0x2809    CMP	R0, #9
0xC3F0	0xD0B8    BEQ	L_fusion_v8_STM32F407ZG__gpioInit_268
0xC3F2	0x280A    CMP	R0, #10
0xC3F4	0xD0C4    BEQ	L_fusion_v8_STM32F407ZG__gpioInit_271
0xC3F6	0x280B    CMP	R0, #11
0xC3F8	0xD0D0    BEQ	L_fusion_v8_STM32F407ZG__gpioInit_274
; pin end address is: 0 (R0)
; dir end address is: 4 (R1)
0xC3FA	0xE7DD    B	L_fusion_v8_STM32F407ZG__gpioInit_277
L_fusion_v8_STM32F407ZG__gpioInit_240:
;__fuv8_stm32f407zg_gpio.c, 195 :: 		return _MIKROBUS_OK;
0xC3FC	0x2000    MOVS	R0, __MIKROBUS_OK
;__fuv8_stm32f407zg_gpio.c, 196 :: 		}
L_end__gpioInit_2:
0xC3FE	0xF8DDE000  LDR	LR, [SP, #0]
0xC402	0xB001    ADD	SP, SP, #4
0xC404	0x4770    BX	LR
0xC406	0xBF00    NOP
0xC408	0x08004002  	GPIOC_BASE+0
0xC40C	0x10004002  	GPIOE_BASE+0
0xC410	0x04004002  	GPIOB_BASE+0
0xC414	0x00004002  	GPIOA_BASE+0
0xC418	0x0C004002  	GPIOD_BASE+0
; end of fusion_v8_STM32F407ZG__gpioInit_2
fusion_v8_STM32F407ZG__gpioInit_3:
;__fuv8_stm32f407zg_gpio.c, 198 :: 		static T_mikrobus_ret _gpioInit_3(T_mikrobus_pin pin, T_gpio_dir dir)
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0xC41C	0xB081    SUB	SP, SP, #4
0xC41E	0xF8CDE000  STR	LR, [SP, #0]
; dir end address is: 4 (R1)
; pin end address is: 0 (R0)
; pin start address is: 0 (R0)
; dir start address is: 4 (R1)
;__fuv8_stm32f407zg_gpio.c, 200 :: 		switch( pin )
0xC422	0xE0A9    B	L_fusion_v8_STM32F407ZG__gpioInit_378
; pin end address is: 0 (R0)
;__fuv8_stm32f407zg_gpio.c, 202 :: 		case _MIKROBUS_AN_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOC_BASE, _GPIO_PINMASK_2 ); else GPIO_Digital_Output(&GPIOC_BASE, _GPIO_PINMASK_2 ); break;
L_fusion_v8_STM32F407ZG__gpioInit_380:
0xC424	0x2901    CMP	R1, #1
0xC426	0xD105    BNE	L_fusion_v8_STM32F407ZG__gpioInit_381
; dir end address is: 4 (R1)
0xC428	0xF2400104  MOVW	R1, #4
0xC42C	0x4865    LDR	R0, [PC, #404]
0xC42E	0xF7FBFDCB  BL	_GPIO_Digital_Input+0
0xC432	0xE004    B	L_fusion_v8_STM32F407ZG__gpioInit_382
L_fusion_v8_STM32F407ZG__gpioInit_381:
0xC434	0xF2400104  MOVW	R1, #4
0xC438	0x4862    LDR	R0, [PC, #392]
0xC43A	0xF7FAFFB5  BL	_GPIO_Digital_Output+0
L_fusion_v8_STM32F407ZG__gpioInit_382:
0xC43E	0xE0BB    B	L_fusion_v8_STM32F407ZG__gpioInit_379
;__fuv8_stm32f407zg_gpio.c, 203 :: 		case _MIKROBUS_RST_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOE_BASE, _GPIO_PINMASK_13); else GPIO_Digital_Output(&GPIOE_BASE, _GPIO_PINMASK_13); break;
L_fusion_v8_STM32F407ZG__gpioInit_383:
; dir start address is: 4 (R1)
0xC440	0x2901    CMP	R1, #1
0xC442	0xD105    BNE	L_fusion_v8_STM32F407ZG__gpioInit_384
; dir end address is: 4 (R1)
0xC444	0xF2420100  MOVW	R1, #8192
0xC448	0x485F    LDR	R0, [PC, #380]
0xC44A	0xF7FBFDBD  BL	_GPIO_Digital_Input+0
0xC44E	0xE004    B	L_fusion_v8_STM32F407ZG__gpioInit_385
L_fusion_v8_STM32F407ZG__gpioInit_384:
0xC450	0xF2420100  MOVW	R1, #8192
0xC454	0x485C    LDR	R0, [PC, #368]
0xC456	0xF7FAFFA7  BL	_GPIO_Digital_Output+0
L_fusion_v8_STM32F407ZG__gpioInit_385:
0xC45A	0xE0AD    B	L_fusion_v8_STM32F407ZG__gpioInit_379
;__fuv8_stm32f407zg_gpio.c, 204 :: 		case _MIKROBUS_CS_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOB_BASE, _GPIO_PINMASK_4 ); else GPIO_Digital_Output(&GPIOB_BASE, _GPIO_PINMASK_4 ); break;
L_fusion_v8_STM32F407ZG__gpioInit_386:
; dir start address is: 4 (R1)
0xC45C	0x2901    CMP	R1, #1
0xC45E	0xD105    BNE	L_fusion_v8_STM32F407ZG__gpioInit_387
; dir end address is: 4 (R1)
0xC460	0xF2400110  MOVW	R1, #16
0xC464	0x4859    LDR	R0, [PC, #356]
0xC466	0xF7FBFDAF  BL	_GPIO_Digital_Input+0
0xC46A	0xE004    B	L_fusion_v8_STM32F407ZG__gpioInit_388
L_fusion_v8_STM32F407ZG__gpioInit_387:
0xC46C	0xF2400110  MOVW	R1, #16
0xC470	0x4856    LDR	R0, [PC, #344]
0xC472	0xF7FAFF99  BL	_GPIO_Digital_Output+0
L_fusion_v8_STM32F407ZG__gpioInit_388:
0xC476	0xE09F    B	L_fusion_v8_STM32F407ZG__gpioInit_379
;__fuv8_stm32f407zg_gpio.c, 205 :: 		case _MIKROBUS_SCK_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOA_BASE, _GPIO_PINMASK_5 ); else GPIO_Digital_Output(&GPIOA_BASE, _GPIO_PINMASK_5 ); break;
L_fusion_v8_STM32F407ZG__gpioInit_389:
; dir start address is: 4 (R1)
0xC478	0x2901    CMP	R1, #1
0xC47A	0xD105    BNE	L_fusion_v8_STM32F407ZG__gpioInit_390
; dir end address is: 4 (R1)
0xC47C	0xF2400120  MOVW	R1, #32
0xC480	0x4853    LDR	R0, [PC, #332]
0xC482	0xF7FBFDA1  BL	_GPIO_Digital_Input+0
0xC486	0xE004    B	L_fusion_v8_STM32F407ZG__gpioInit_391
L_fusion_v8_STM32F407ZG__gpioInit_390:
0xC488	0xF2400120  MOVW	R1, #32
0xC48C	0x4850    LDR	R0, [PC, #320]
0xC48E	0xF7FAFF8B  BL	_GPIO_Digital_Output+0
L_fusion_v8_STM32F407ZG__gpioInit_391:
0xC492	0xE091    B	L_fusion_v8_STM32F407ZG__gpioInit_379
;__fuv8_stm32f407zg_gpio.c, 206 :: 		case _MIKROBUS_MISO_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOA_BASE, _GPIO_PINMASK_6 ); else GPIO_Digital_Output(&GPIOA_BASE, _GPIO_PINMASK_6 ); break;
L_fusion_v8_STM32F407ZG__gpioInit_392:
; dir start address is: 4 (R1)
0xC494	0x2901    CMP	R1, #1
0xC496	0xD105    BNE	L_fusion_v8_STM32F407ZG__gpioInit_393
; dir end address is: 4 (R1)
0xC498	0xF2400140  MOVW	R1, #64
0xC49C	0x484C    LDR	R0, [PC, #304]
0xC49E	0xF7FBFD93  BL	_GPIO_Digital_Input+0
0xC4A2	0xE004    B	L_fusion_v8_STM32F407ZG__gpioInit_394
L_fusion_v8_STM32F407ZG__gpioInit_393:
0xC4A4	0xF2400140  MOVW	R1, #64
0xC4A8	0x4849    LDR	R0, [PC, #292]
0xC4AA	0xF7FAFF7D  BL	_GPIO_Digital_Output+0
L_fusion_v8_STM32F407ZG__gpioInit_394:
0xC4AE	0xE083    B	L_fusion_v8_STM32F407ZG__gpioInit_379
;__fuv8_stm32f407zg_gpio.c, 207 :: 		case _MIKROBUS_MOSI_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOB_BASE, _GPIO_PINMASK_5 ); else GPIO_Digital_Output(&GPIOB_BASE, _GPIO_PINMASK_5 ); break;
L_fusion_v8_STM32F407ZG__gpioInit_395:
; dir start address is: 4 (R1)
0xC4B0	0x2901    CMP	R1, #1
0xC4B2	0xD105    BNE	L_fusion_v8_STM32F407ZG__gpioInit_396
; dir end address is: 4 (R1)
0xC4B4	0xF2400120  MOVW	R1, #32
0xC4B8	0x4844    LDR	R0, [PC, #272]
0xC4BA	0xF7FBFD85  BL	_GPIO_Digital_Input+0
0xC4BE	0xE004    B	L_fusion_v8_STM32F407ZG__gpioInit_397
L_fusion_v8_STM32F407ZG__gpioInit_396:
0xC4C0	0xF2400120  MOVW	R1, #32
0xC4C4	0x4841    LDR	R0, [PC, #260]
0xC4C6	0xF7FAFF6F  BL	_GPIO_Digital_Output+0
L_fusion_v8_STM32F407ZG__gpioInit_397:
0xC4CA	0xE075    B	L_fusion_v8_STM32F407ZG__gpioInit_379
;__fuv8_stm32f407zg_gpio.c, 208 :: 		case _MIKROBUS_PWM_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOD_BASE, _GPIO_PINMASK_14); else GPIO_Digital_Output(&GPIOD_BASE, _GPIO_PINMASK_14); break;
L_fusion_v8_STM32F407ZG__gpioInit_398:
; dir start address is: 4 (R1)
0xC4CC	0x2901    CMP	R1, #1
0xC4CE	0xD105    BNE	L_fusion_v8_STM32F407ZG__gpioInit_399
; dir end address is: 4 (R1)
0xC4D0	0xF2440100  MOVW	R1, #16384
0xC4D4	0x483F    LDR	R0, [PC, #252]
0xC4D6	0xF7FBFD77  BL	_GPIO_Digital_Input+0
0xC4DA	0xE004    B	L_fusion_v8_STM32F407ZG__gpioInit_3100
L_fusion_v8_STM32F407ZG__gpioInit_399:
0xC4DC	0xF2440100  MOVW	R1, #16384
0xC4E0	0x483C    LDR	R0, [PC, #240]
0xC4E2	0xF7FAFF61  BL	_GPIO_Digital_Output+0
L_fusion_v8_STM32F407ZG__gpioInit_3100:
0xC4E6	0xE067    B	L_fusion_v8_STM32F407ZG__gpioInit_379
;__fuv8_stm32f407zg_gpio.c, 209 :: 		case _MIKROBUS_INT_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOD_BASE, _GPIO_PINMASK_2 ); else GPIO_Digital_Output(&GPIOD_BASE, _GPIO_PINMASK_2 ); break;
L_fusion_v8_STM32F407ZG__gpioInit_3101:
; dir start address is: 4 (R1)
0xC4E8	0x2901    CMP	R1, #1
0xC4EA	0xD105    BNE	L_fusion_v8_STM32F407ZG__gpioInit_3102
; dir end address is: 4 (R1)
0xC4EC	0xF2400104  MOVW	R1, #4
0xC4F0	0x4838    LDR	R0, [PC, #224]
0xC4F2	0xF7FBFD69  BL	_GPIO_Digital_Input+0
0xC4F6	0xE004    B	L_fusion_v8_STM32F407ZG__gpioInit_3103
L_fusion_v8_STM32F407ZG__gpioInit_3102:
0xC4F8	0xF2400104  MOVW	R1, #4
0xC4FC	0x4835    LDR	R0, [PC, #212]
0xC4FE	0xF7FAFF53  BL	_GPIO_Digital_Output+0
L_fusion_v8_STM32F407ZG__gpioInit_3103:
0xC502	0xE059    B	L_fusion_v8_STM32F407ZG__gpioInit_379
;__fuv8_stm32f407zg_gpio.c, 210 :: 		case _MIKROBUS_RX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOD_BASE, _GPIO_PINMASK_9 ); else GPIO_Digital_Output(&GPIOD_BASE, _GPIO_PINMASK_9 ); break;
L_fusion_v8_STM32F407ZG__gpioInit_3104:
; dir start address is: 4 (R1)
0xC504	0x2901    CMP	R1, #1
0xC506	0xD105    BNE	L_fusion_v8_STM32F407ZG__gpioInit_3105
; dir end address is: 4 (R1)
0xC508	0xF2402100  MOVW	R1, #512
0xC50C	0x4831    LDR	R0, [PC, #196]
0xC50E	0xF7FBFD5B  BL	_GPIO_Digital_Input+0
0xC512	0xE004    B	L_fusion_v8_STM32F407ZG__gpioInit_3106
L_fusion_v8_STM32F407ZG__gpioInit_3105:
0xC514	0xF2402100  MOVW	R1, #512
0xC518	0x482E    LDR	R0, [PC, #184]
0xC51A	0xF7FAFF45  BL	_GPIO_Digital_Output+0
L_fusion_v8_STM32F407ZG__gpioInit_3106:
0xC51E	0xE04B    B	L_fusion_v8_STM32F407ZG__gpioInit_379
;__fuv8_stm32f407zg_gpio.c, 211 :: 		case _MIKROBUS_TX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOD_BASE, _GPIO_PINMASK_8 ); else GPIO_Digital_Output(&GPIOD_BASE, _GPIO_PINMASK_8 ); break;
L_fusion_v8_STM32F407ZG__gpioInit_3107:
; dir start address is: 4 (R1)
0xC520	0x2901    CMP	R1, #1
0xC522	0xD105    BNE	L_fusion_v8_STM32F407ZG__gpioInit_3108
; dir end address is: 4 (R1)
0xC524	0xF2401100  MOVW	R1, #256
0xC528	0x482A    LDR	R0, [PC, #168]
0xC52A	0xF7FBFD4D  BL	_GPIO_Digital_Input+0
0xC52E	0xE004    B	L_fusion_v8_STM32F407ZG__gpioInit_3109
L_fusion_v8_STM32F407ZG__gpioInit_3108:
0xC530	0xF2401100  MOVW	R1, #256
0xC534	0x4827    LDR	R0, [PC, #156]
0xC536	0xF7FAFF37  BL	_GPIO_Digital_Output+0
L_fusion_v8_STM32F407ZG__gpioInit_3109:
0xC53A	0xE03D    B	L_fusion_v8_STM32F407ZG__gpioInit_379
;__fuv8_stm32f407zg_gpio.c, 212 :: 		case _MIKROBUS_SCL_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOB_BASE, _GPIO_PINMASK_8 ); else GPIO_Digital_Output(&GPIOB_BASE, _GPIO_PINMASK_8 ); break;
L_fusion_v8_STM32F407ZG__gpioInit_3110:
; dir start address is: 4 (R1)
0xC53C	0x2901    CMP	R1, #1
0xC53E	0xD105    BNE	L_fusion_v8_STM32F407ZG__gpioInit_3111
; dir end address is: 4 (R1)
0xC540	0xF2401100  MOVW	R1, #256
0xC544	0x4821    LDR	R0, [PC, #132]
0xC546	0xF7FBFD3F  BL	_GPIO_Digital_Input+0
0xC54A	0xE004    B	L_fusion_v8_STM32F407ZG__gpioInit_3112
L_fusion_v8_STM32F407ZG__gpioInit_3111:
0xC54C	0xF2401100  MOVW	R1, #256
0xC550	0x481E    LDR	R0, [PC, #120]
0xC552	0xF7FAFF29  BL	_GPIO_Digital_Output+0
L_fusion_v8_STM32F407ZG__gpioInit_3112:
0xC556	0xE02F    B	L_fusion_v8_STM32F407ZG__gpioInit_379
;__fuv8_stm32f407zg_gpio.c, 213 :: 		case _MIKROBUS_SDA_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOB_BASE, _GPIO_PINMASK_9 ); else GPIO_Digital_Output(&GPIOB_BASE, _GPIO_PINMASK_9 ); break;
L_fusion_v8_STM32F407ZG__gpioInit_3113:
; dir start address is: 4 (R1)
0xC558	0x2901    CMP	R1, #1
0xC55A	0xD105    BNE	L_fusion_v8_STM32F407ZG__gpioInit_3114
; dir end address is: 4 (R1)
0xC55C	0xF2402100  MOVW	R1, #512
0xC560	0x481A    LDR	R0, [PC, #104]
0xC562	0xF7FBFD31  BL	_GPIO_Digital_Input+0
0xC566	0xE004    B	L_fusion_v8_STM32F407ZG__gpioInit_3115
L_fusion_v8_STM32F407ZG__gpioInit_3114:
0xC568	0xF2402100  MOVW	R1, #512
0xC56C	0x4817    LDR	R0, [PC, #92]
0xC56E	0xF7FAFF1B  BL	_GPIO_Digital_Output+0
L_fusion_v8_STM32F407ZG__gpioInit_3115:
0xC572	0xE021    B	L_fusion_v8_STM32F407ZG__gpioInit_379
;__fuv8_stm32f407zg_gpio.c, 214 :: 		default                  : return _MIKROBUS_ERR_PIN;
L_fusion_v8_STM32F407ZG__gpioInit_3116:
0xC574	0x2001    MOVS	R0, #1
0xC576	0xE020    B	L_end__gpioInit_3
;__fuv8_stm32f407zg_gpio.c, 215 :: 		}
L_fusion_v8_STM32F407ZG__gpioInit_378:
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0xC578	0x2800    CMP	R0, #0
0xC57A	0xF43FAF53  BEQ	L_fusion_v8_STM32F407ZG__gpioInit_380
0xC57E	0x2801    CMP	R0, #1
0xC580	0xF43FAF5E  BEQ	L_fusion_v8_STM32F407ZG__gpioInit_383
0xC584	0x2802    CMP	R0, #2
0xC586	0xF43FAF69  BEQ	L_fusion_v8_STM32F407ZG__gpioInit_386
0xC58A	0x2803    CMP	R0, #3
0xC58C	0xF43FAF74  BEQ	L_fusion_v8_STM32F407ZG__gpioInit_389
0xC590	0x2804    CMP	R0, #4
0xC592	0xF43FAF7F  BEQ	L_fusion_v8_STM32F407ZG__gpioInit_392
0xC596	0x2805    CMP	R0, #5
0xC598	0xF43FAF8A  BEQ	L_fusion_v8_STM32F407ZG__gpioInit_395
0xC59C	0x2806    CMP	R0, #6
0xC59E	0xF43FAF95  BEQ	L_fusion_v8_STM32F407ZG__gpioInit_398
0xC5A2	0x2807    CMP	R0, #7
0xC5A4	0xD0A0    BEQ	L_fusion_v8_STM32F407ZG__gpioInit_3101
0xC5A6	0x2808    CMP	R0, #8
0xC5A8	0xD0AC    BEQ	L_fusion_v8_STM32F407ZG__gpioInit_3104
0xC5AA	0x2809    CMP	R0, #9
0xC5AC	0xD0B8    BEQ	L_fusion_v8_STM32F407ZG__gpioInit_3107
0xC5AE	0x280A    CMP	R0, #10
0xC5B0	0xD0C4    BEQ	L_fusion_v8_STM32F407ZG__gpioInit_3110
0xC5B2	0x280B    CMP	R0, #11
0xC5B4	0xD0D0    BEQ	L_fusion_v8_STM32F407ZG__gpioInit_3113
; pin end address is: 0 (R0)
; dir end address is: 4 (R1)
0xC5B6	0xE7DD    B	L_fusion_v8_STM32F407ZG__gpioInit_3116
L_fusion_v8_STM32F407ZG__gpioInit_379:
;__fuv8_stm32f407zg_gpio.c, 216 :: 		return _MIKROBUS_OK;
0xC5B8	0x2000    MOVS	R0, __MIKROBUS_OK
;__fuv8_stm32f407zg_gpio.c, 217 :: 		}
L_end__gpioInit_3:
0xC5BA	0xF8DDE000  LDR	LR, [SP, #0]
0xC5BE	0xB001    ADD	SP, SP, #4
0xC5C0	0x4770    BX	LR
0xC5C2	0xBF00    NOP
0xC5C4	0x08004002  	GPIOC_BASE+0
0xC5C8	0x10004002  	GPIOE_BASE+0
0xC5CC	0x04004002  	GPIOB_BASE+0
0xC5D0	0x00004002  	GPIOA_BASE+0
0xC5D4	0x0C004002  	GPIOD_BASE+0
; end of fusion_v8_STM32F407ZG__gpioInit_3
fusion_v8_STM32F407ZG__gpioInit_4:
;__fuv8_stm32f407zg_gpio.c, 219 :: 		static T_mikrobus_ret _gpioInit_4(T_mikrobus_pin pin, T_gpio_dir dir)
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0xBEEC	0xB081    SUB	SP, SP, #4
0xBEEE	0xF8CDE000  STR	LR, [SP, #0]
; dir end address is: 4 (R1)
; pin end address is: 0 (R0)
; pin start address is: 0 (R0)
; dir start address is: 4 (R1)
;__fuv8_stm32f407zg_gpio.c, 221 :: 		switch( pin )
0xBEF2	0xE0A9    B	L_fusion_v8_STM32F407ZG__gpioInit_4117
; pin end address is: 0 (R0)
;__fuv8_stm32f407zg_gpio.c, 223 :: 		case _MIKROBUS_AN_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOC_BASE, _GPIO_PINMASK_3 ); else GPIO_Digital_Output(&GPIOC_BASE, _GPIO_PINMASK_3 ); break;
L_fusion_v8_STM32F407ZG__gpioInit_4119:
0xBEF4	0x2901    CMP	R1, #1
0xBEF6	0xD105    BNE	L_fusion_v8_STM32F407ZG__gpioInit_4120
; dir end address is: 4 (R1)
0xBEF8	0xF2400108  MOVW	R1, #8
0xBEFC	0x4865    LDR	R0, [PC, #404]
0xBEFE	0xF7FCF863  BL	_GPIO_Digital_Input+0
0xBF02	0xE004    B	L_fusion_v8_STM32F407ZG__gpioInit_4121
L_fusion_v8_STM32F407ZG__gpioInit_4120:
0xBF04	0xF2400108  MOVW	R1, #8
0xBF08	0x4862    LDR	R0, [PC, #392]
0xBF0A	0xF7FBFA4D  BL	_GPIO_Digital_Output+0
L_fusion_v8_STM32F407ZG__gpioInit_4121:
0xBF0E	0xE0BB    B	L_fusion_v8_STM32F407ZG__gpioInit_4118
;__fuv8_stm32f407zg_gpio.c, 224 :: 		case _MIKROBUS_RST_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOE_BASE, _GPIO_PINMASK_14); else GPIO_Digital_Output(&GPIOE_BASE, _GPIO_PINMASK_14); break;
L_fusion_v8_STM32F407ZG__gpioInit_4122:
; dir start address is: 4 (R1)
0xBF10	0x2901    CMP	R1, #1
0xBF12	0xD105    BNE	L_fusion_v8_STM32F407ZG__gpioInit_4123
; dir end address is: 4 (R1)
0xBF14	0xF2440100  MOVW	R1, #16384
0xBF18	0x485F    LDR	R0, [PC, #380]
0xBF1A	0xF7FCF855  BL	_GPIO_Digital_Input+0
0xBF1E	0xE004    B	L_fusion_v8_STM32F407ZG__gpioInit_4124
L_fusion_v8_STM32F407ZG__gpioInit_4123:
0xBF20	0xF2440100  MOVW	R1, #16384
0xBF24	0x485C    LDR	R0, [PC, #368]
0xBF26	0xF7FBFA3F  BL	_GPIO_Digital_Output+0
L_fusion_v8_STM32F407ZG__gpioInit_4124:
0xBF2A	0xE0AD    B	L_fusion_v8_STM32F407ZG__gpioInit_4118
;__fuv8_stm32f407zg_gpio.c, 225 :: 		case _MIKROBUS_CS_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOC_BASE, _GPIO_PINMASK_13); else GPIO_Digital_Output(&GPIOC_BASE, _GPIO_PINMASK_13); break;
L_fusion_v8_STM32F407ZG__gpioInit_4125:
; dir start address is: 4 (R1)
0xBF2C	0x2901    CMP	R1, #1
0xBF2E	0xD105    BNE	L_fusion_v8_STM32F407ZG__gpioInit_4126
; dir end address is: 4 (R1)
0xBF30	0xF2420100  MOVW	R1, #8192
0xBF34	0x4857    LDR	R0, [PC, #348]
0xBF36	0xF7FCF847  BL	_GPIO_Digital_Input+0
0xBF3A	0xE004    B	L_fusion_v8_STM32F407ZG__gpioInit_4127
L_fusion_v8_STM32F407ZG__gpioInit_4126:
0xBF3C	0xF2420100  MOVW	R1, #8192
0xBF40	0x4854    LDR	R0, [PC, #336]
0xBF42	0xF7FBFA31  BL	_GPIO_Digital_Output+0
L_fusion_v8_STM32F407ZG__gpioInit_4127:
0xBF46	0xE09F    B	L_fusion_v8_STM32F407ZG__gpioInit_4118
;__fuv8_stm32f407zg_gpio.c, 226 :: 		case _MIKROBUS_SCK_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOC_BASE, _GPIO_PINMASK_10); else GPIO_Digital_Output(&GPIOC_BASE, _GPIO_PINMASK_10); break;
L_fusion_v8_STM32F407ZG__gpioInit_4128:
; dir start address is: 4 (R1)
0xBF48	0x2901    CMP	R1, #1
0xBF4A	0xD105    BNE	L_fusion_v8_STM32F407ZG__gpioInit_4129
; dir end address is: 4 (R1)
0xBF4C	0xF2404100  MOVW	R1, #1024
0xBF50	0x4850    LDR	R0, [PC, #320]
0xBF52	0xF7FCF839  BL	_GPIO_Digital_Input+0
0xBF56	0xE004    B	L_fusion_v8_STM32F407ZG__gpioInit_4130
L_fusion_v8_STM32F407ZG__gpioInit_4129:
0xBF58	0xF2404100  MOVW	R1, #1024
0xBF5C	0x484D    LDR	R0, [PC, #308]
0xBF5E	0xF7FBFA23  BL	_GPIO_Digital_Output+0
L_fusion_v8_STM32F407ZG__gpioInit_4130:
0xBF62	0xE091    B	L_fusion_v8_STM32F407ZG__gpioInit_4118
;__fuv8_stm32f407zg_gpio.c, 227 :: 		case _MIKROBUS_MISO_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOC_BASE, _GPIO_PINMASK_11); else GPIO_Digital_Output(&GPIOC_BASE, _GPIO_PINMASK_11); break;
L_fusion_v8_STM32F407ZG__gpioInit_4131:
; dir start address is: 4 (R1)
0xBF64	0x2901    CMP	R1, #1
0xBF66	0xD105    BNE	L_fusion_v8_STM32F407ZG__gpioInit_4132
; dir end address is: 4 (R1)
0xBF68	0xF6400100  MOVW	R1, #2048
0xBF6C	0x4849    LDR	R0, [PC, #292]
0xBF6E	0xF7FCF82B  BL	_GPIO_Digital_Input+0
0xBF72	0xE004    B	L_fusion_v8_STM32F407ZG__gpioInit_4133
L_fusion_v8_STM32F407ZG__gpioInit_4132:
0xBF74	0xF6400100  MOVW	R1, #2048
0xBF78	0x4846    LDR	R0, [PC, #280]
0xBF7A	0xF7FBFA15  BL	_GPIO_Digital_Output+0
L_fusion_v8_STM32F407ZG__gpioInit_4133:
0xBF7E	0xE083    B	L_fusion_v8_STM32F407ZG__gpioInit_4118
;__fuv8_stm32f407zg_gpio.c, 228 :: 		case _MIKROBUS_MOSI_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOC_BASE, _GPIO_PINMASK_12); else GPIO_Digital_Output(&GPIOC_BASE, _GPIO_PINMASK_12); break;
L_fusion_v8_STM32F407ZG__gpioInit_4134:
; dir start address is: 4 (R1)
0xBF80	0x2901    CMP	R1, #1
0xBF82	0xD105    BNE	L_fusion_v8_STM32F407ZG__gpioInit_4135
; dir end address is: 4 (R1)
0xBF84	0xF2410100  MOVW	R1, #4096
0xBF88	0x4842    LDR	R0, [PC, #264]
0xBF8A	0xF7FCF81D  BL	_GPIO_Digital_Input+0
0xBF8E	0xE004    B	L_fusion_v8_STM32F407ZG__gpioInit_4136
L_fusion_v8_STM32F407ZG__gpioInit_4135:
0xBF90	0xF2410100  MOVW	R1, #4096
0xBF94	0x483F    LDR	R0, [PC, #252]
0xBF96	0xF7FBFA07  BL	_GPIO_Digital_Output+0
L_fusion_v8_STM32F407ZG__gpioInit_4136:
0xBF9A	0xE075    B	L_fusion_v8_STM32F407ZG__gpioInit_4118
;__fuv8_stm32f407zg_gpio.c, 229 :: 		case _MIKROBUS_PWM_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOD_BASE, _GPIO_PINMASK_15); else GPIO_Digital_Output(&GPIOD_BASE, _GPIO_PINMASK_15); break;
L_fusion_v8_STM32F407ZG__gpioInit_4137:
; dir start address is: 4 (R1)
0xBF9C	0x2901    CMP	R1, #1
0xBF9E	0xD105    BNE	L_fusion_v8_STM32F407ZG__gpioInit_4138
; dir end address is: 4 (R1)
0xBFA0	0xF2480100  MOVW	R1, #32768
0xBFA4	0x483D    LDR	R0, [PC, #244]
0xBFA6	0xF7FCF80F  BL	_GPIO_Digital_Input+0
0xBFAA	0xE004    B	L_fusion_v8_STM32F407ZG__gpioInit_4139
L_fusion_v8_STM32F407ZG__gpioInit_4138:
0xBFAC	0xF2480100  MOVW	R1, #32768
0xBFB0	0x483A    LDR	R0, [PC, #232]
0xBFB2	0xF7FBF9F9  BL	_GPIO_Digital_Output+0
L_fusion_v8_STM32F407ZG__gpioInit_4139:
0xBFB6	0xE067    B	L_fusion_v8_STM32F407ZG__gpioInit_4118
;__fuv8_stm32f407zg_gpio.c, 230 :: 		case _MIKROBUS_INT_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOF_BASE, _GPIO_PINMASK_3 ); else GPIO_Digital_Output(&GPIOF_BASE, _GPIO_PINMASK_3 ); break;
L_fusion_v8_STM32F407ZG__gpioInit_4140:
; dir start address is: 4 (R1)
0xBFB8	0x2901    CMP	R1, #1
0xBFBA	0xD105    BNE	L_fusion_v8_STM32F407ZG__gpioInit_4141
; dir end address is: 4 (R1)
0xBFBC	0xF2400108  MOVW	R1, #8
0xBFC0	0x4837    LDR	R0, [PC, #220]
0xBFC2	0xF7FCF801  BL	_GPIO_Digital_Input+0
0xBFC6	0xE004    B	L_fusion_v8_STM32F407ZG__gpioInit_4142
L_fusion_v8_STM32F407ZG__gpioInit_4141:
0xBFC8	0xF2400108  MOVW	R1, #8
0xBFCC	0x4834    LDR	R0, [PC, #208]
0xBFCE	0xF7FBF9EB  BL	_GPIO_Digital_Output+0
L_fusion_v8_STM32F407ZG__gpioInit_4142:
0xBFD2	0xE059    B	L_fusion_v8_STM32F407ZG__gpioInit_4118
;__fuv8_stm32f407zg_gpio.c, 231 :: 		case _MIKROBUS_RX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOC_BASE, _GPIO_PINMASK_7 ); else GPIO_Digital_Output(&GPIOC_BASE, _GPIO_PINMASK_7 ); break;
L_fusion_v8_STM32F407ZG__gpioInit_4143:
; dir start address is: 4 (R1)
0xBFD4	0x2901    CMP	R1, #1
0xBFD6	0xD105    BNE	L_fusion_v8_STM32F407ZG__gpioInit_4144
; dir end address is: 4 (R1)
0xBFD8	0xF2400180  MOVW	R1, #128
0xBFDC	0x482D    LDR	R0, [PC, #180]
0xBFDE	0xF7FBFFF3  BL	_GPIO_Digital_Input+0
0xBFE2	0xE004    B	L_fusion_v8_STM32F407ZG__gpioInit_4145
L_fusion_v8_STM32F407ZG__gpioInit_4144:
0xBFE4	0xF2400180  MOVW	R1, #128
0xBFE8	0x482A    LDR	R0, [PC, #168]
0xBFEA	0xF7FBF9DD  BL	_GPIO_Digital_Output+0
L_fusion_v8_STM32F407ZG__gpioInit_4145:
0xBFEE	0xE04B    B	L_fusion_v8_STM32F407ZG__gpioInit_4118
;__fuv8_stm32f407zg_gpio.c, 232 :: 		case _MIKROBUS_TX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOC_BASE, _GPIO_PINMASK_6 ); else GPIO_Digital_Output(&GPIOC_BASE, _GPIO_PINMASK_6 ); break;
L_fusion_v8_STM32F407ZG__gpioInit_4146:
; dir start address is: 4 (R1)
0xBFF0	0x2901    CMP	R1, #1
0xBFF2	0xD105    BNE	L_fusion_v8_STM32F407ZG__gpioInit_4147
; dir end address is: 4 (R1)
0xBFF4	0xF2400140  MOVW	R1, #64
0xBFF8	0x4826    LDR	R0, [PC, #152]
0xBFFA	0xF7FBFFE5  BL	_GPIO_Digital_Input+0
0xBFFE	0xE004    B	L_fusion_v8_STM32F407ZG__gpioInit_4148
L_fusion_v8_STM32F407ZG__gpioInit_4147:
0xC000	0xF2400140  MOVW	R1, #64
0xC004	0x4823    LDR	R0, [PC, #140]
0xC006	0xF7FBF9CF  BL	_GPIO_Digital_Output+0
L_fusion_v8_STM32F407ZG__gpioInit_4148:
0xC00A	0xE03D    B	L_fusion_v8_STM32F407ZG__gpioInit_4118
;__fuv8_stm32f407zg_gpio.c, 233 :: 		case _MIKROBUS_SCL_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOF_BASE, _GPIO_PINMASK_1 ); else GPIO_Digital_Output(&GPIOF_BASE, _GPIO_PINMASK_1 ); break;
L_fusion_v8_STM32F407ZG__gpioInit_4149:
; dir start address is: 4 (R1)
0xC00C	0x2901    CMP	R1, #1
0xC00E	0xD105    BNE	L_fusion_v8_STM32F407ZG__gpioInit_4150
; dir end address is: 4 (R1)
0xC010	0xF2400102  MOVW	R1, #2
0xC014	0x4822    LDR	R0, [PC, #136]
0xC016	0xF7FBFFD7  BL	_GPIO_Digital_Input+0
0xC01A	0xE004    B	L_fusion_v8_STM32F407ZG__gpioInit_4151
L_fusion_v8_STM32F407ZG__gpioInit_4150:
0xC01C	0xF2400102  MOVW	R1, #2
0xC020	0x481F    LDR	R0, [PC, #124]
0xC022	0xF7FBF9C1  BL	_GPIO_Digital_Output+0
L_fusion_v8_STM32F407ZG__gpioInit_4151:
0xC026	0xE02F    B	L_fusion_v8_STM32F407ZG__gpioInit_4118
;__fuv8_stm32f407zg_gpio.c, 234 :: 		case _MIKROBUS_SDA_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOF_BASE, _GPIO_PINMASK_0 ); else GPIO_Digital_Output(&GPIOF_BASE, _GPIO_PINMASK_0 ); break;
L_fusion_v8_STM32F407ZG__gpioInit_4152:
; dir start address is: 4 (R1)
0xC028	0x2901    CMP	R1, #1
0xC02A	0xD105    BNE	L_fusion_v8_STM32F407ZG__gpioInit_4153
; dir end address is: 4 (R1)
0xC02C	0xF2400101  MOVW	R1, #1
0xC030	0x481B    LDR	R0, [PC, #108]
0xC032	0xF7FBFFC9  BL	_GPIO_Digital_Input+0
0xC036	0xE004    B	L_fusion_v8_STM32F407ZG__gpioInit_4154
L_fusion_v8_STM32F407ZG__gpioInit_4153:
0xC038	0xF2400101  MOVW	R1, #1
0xC03C	0x4818    LDR	R0, [PC, #96]
0xC03E	0xF7FBF9B3  BL	_GPIO_Digital_Output+0
L_fusion_v8_STM32F407ZG__gpioInit_4154:
0xC042	0xE021    B	L_fusion_v8_STM32F407ZG__gpioInit_4118
;__fuv8_stm32f407zg_gpio.c, 235 :: 		default                  : return _MIKROBUS_ERR_PIN;
L_fusion_v8_STM32F407ZG__gpioInit_4155:
0xC044	0x2001    MOVS	R0, #1
0xC046	0xE020    B	L_end__gpioInit_4
;__fuv8_stm32f407zg_gpio.c, 236 :: 		}
L_fusion_v8_STM32F407ZG__gpioInit_4117:
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0xC048	0x2800    CMP	R0, #0
0xC04A	0xF43FAF53  BEQ	L_fusion_v8_STM32F407ZG__gpioInit_4119
0xC04E	0x2801    CMP	R0, #1
0xC050	0xF43FAF5E  BEQ	L_fusion_v8_STM32F407ZG__gpioInit_4122
0xC054	0x2802    CMP	R0, #2
0xC056	0xF43FAF69  BEQ	L_fusion_v8_STM32F407ZG__gpioInit_4125
0xC05A	0x2803    CMP	R0, #3
0xC05C	0xF43FAF74  BEQ	L_fusion_v8_STM32F407ZG__gpioInit_4128
0xC060	0x2804    CMP	R0, #4
0xC062	0xF43FAF7F  BEQ	L_fusion_v8_STM32F407ZG__gpioInit_4131
0xC066	0x2805    CMP	R0, #5
0xC068	0xF43FAF8A  BEQ	L_fusion_v8_STM32F407ZG__gpioInit_4134
0xC06C	0x2806    CMP	R0, #6
0xC06E	0xF43FAF95  BEQ	L_fusion_v8_STM32F407ZG__gpioInit_4137
0xC072	0x2807    CMP	R0, #7
0xC074	0xD0A0    BEQ	L_fusion_v8_STM32F407ZG__gpioInit_4140
0xC076	0x2808    CMP	R0, #8
0xC078	0xD0AC    BEQ	L_fusion_v8_STM32F407ZG__gpioInit_4143
0xC07A	0x2809    CMP	R0, #9
0xC07C	0xD0B8    BEQ	L_fusion_v8_STM32F407ZG__gpioInit_4146
0xC07E	0x280A    CMP	R0, #10
0xC080	0xD0C4    BEQ	L_fusion_v8_STM32F407ZG__gpioInit_4149
0xC082	0x280B    CMP	R0, #11
0xC084	0xD0D0    BEQ	L_fusion_v8_STM32F407ZG__gpioInit_4152
; pin end address is: 0 (R0)
; dir end address is: 4 (R1)
0xC086	0xE7DD    B	L_fusion_v8_STM32F407ZG__gpioInit_4155
L_fusion_v8_STM32F407ZG__gpioInit_4118:
;__fuv8_stm32f407zg_gpio.c, 237 :: 		return _MIKROBUS_OK;
0xC088	0x2000    MOVS	R0, __MIKROBUS_OK
;__fuv8_stm32f407zg_gpio.c, 238 :: 		}
L_end__gpioInit_4:
0xC08A	0xF8DDE000  LDR	LR, [SP, #0]
0xC08E	0xB001    ADD	SP, SP, #4
0xC090	0x4770    BX	LR
0xC092	0xBF00    NOP
0xC094	0x08004002  	GPIOC_BASE+0
0xC098	0x10004002  	GPIOE_BASE+0
0xC09C	0x0C004002  	GPIOD_BASE+0
0xC0A0	0x14004002  	GPIOF_BASE+0
; end of fusion_v8_STM32F407ZG__gpioInit_4
fusion_v8_STM32F407ZG__gpioInit_5:
;__fuv8_stm32f407zg_gpio.c, 240 :: 		static T_mikrobus_ret _gpioInit_5(T_mikrobus_pin pin, T_gpio_dir dir)
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0xC0A4	0xB081    SUB	SP, SP, #4
0xC0A6	0xF8CDE000  STR	LR, [SP, #0]
; dir end address is: 4 (R1)
; pin end address is: 0 (R0)
; pin start address is: 0 (R0)
; dir start address is: 4 (R1)
;__fuv8_stm32f407zg_gpio.c, 242 :: 		switch( pin )
0xC0AA	0xE0A9    B	L_fusion_v8_STM32F407ZG__gpioInit_5156
; pin end address is: 0 (R0)
;__fuv8_stm32f407zg_gpio.c, 244 :: 		case _MIKROBUS_AN_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOB_BASE, _GPIO_PINMASK_1 ); else GPIO_Digital_Output(&GPIOB_BASE, _GPIO_PINMASK_1 ); break;
L_fusion_v8_STM32F407ZG__gpioInit_5158:
0xC0AC	0x2901    CMP	R1, #1
0xC0AE	0xD105    BNE	L_fusion_v8_STM32F407ZG__gpioInit_5159
; dir end address is: 4 (R1)
0xC0B0	0xF2400102  MOVW	R1, #2
0xC0B4	0x4865    LDR	R0, [PC, #404]
0xC0B6	0xF7FBFF87  BL	_GPIO_Digital_Input+0
0xC0BA	0xE004    B	L_fusion_v8_STM32F407ZG__gpioInit_5160
L_fusion_v8_STM32F407ZG__gpioInit_5159:
0xC0BC	0xF2400102  MOVW	R1, #2
0xC0C0	0x4862    LDR	R0, [PC, #392]
0xC0C2	0xF7FBF971  BL	_GPIO_Digital_Output+0
L_fusion_v8_STM32F407ZG__gpioInit_5160:
0xC0C6	0xE0BB    B	L_fusion_v8_STM32F407ZG__gpioInit_5157
;__fuv8_stm32f407zg_gpio.c, 245 :: 		case _MIKROBUS_RST_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOE_BASE, _GPIO_PINMASK_15); else GPIO_Digital_Output(&GPIOE_BASE, _GPIO_PINMASK_15); break;
L_fusion_v8_STM32F407ZG__gpioInit_5161:
; dir start address is: 4 (R1)
0xC0C8	0x2901    CMP	R1, #1
0xC0CA	0xD105    BNE	L_fusion_v8_STM32F407ZG__gpioInit_5162
; dir end address is: 4 (R1)
0xC0CC	0xF2480100  MOVW	R1, #32768
0xC0D0	0x485F    LDR	R0, [PC, #380]
0xC0D2	0xF7FBFF79  BL	_GPIO_Digital_Input+0
0xC0D6	0xE004    B	L_fusion_v8_STM32F407ZG__gpioInit_5163
L_fusion_v8_STM32F407ZG__gpioInit_5162:
0xC0D8	0xF2480100  MOVW	R1, #32768
0xC0DC	0x485C    LDR	R0, [PC, #368]
0xC0DE	0xF7FBF963  BL	_GPIO_Digital_Output+0
L_fusion_v8_STM32F407ZG__gpioInit_5163:
0xC0E2	0xE0AD    B	L_fusion_v8_STM32F407ZG__gpioInit_5157
;__fuv8_stm32f407zg_gpio.c, 246 :: 		case _MIKROBUS_CS_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOD_BASE, _GPIO_PINMASK_7 ); else GPIO_Digital_Output(&GPIOD_BASE, _GPIO_PINMASK_7 ); break;
L_fusion_v8_STM32F407ZG__gpioInit_5164:
; dir start address is: 4 (R1)
0xC0E4	0x2901    CMP	R1, #1
0xC0E6	0xD105    BNE	L_fusion_v8_STM32F407ZG__gpioInit_5165
; dir end address is: 4 (R1)
0xC0E8	0xF2400180  MOVW	R1, #128
0xC0EC	0x4859    LDR	R0, [PC, #356]
0xC0EE	0xF7FBFF6B  BL	_GPIO_Digital_Input+0
0xC0F2	0xE004    B	L_fusion_v8_STM32F407ZG__gpioInit_5166
L_fusion_v8_STM32F407ZG__gpioInit_5165:
0xC0F4	0xF2400180  MOVW	R1, #128
0xC0F8	0x4856    LDR	R0, [PC, #344]
0xC0FA	0xF7FBF955  BL	_GPIO_Digital_Output+0
L_fusion_v8_STM32F407ZG__gpioInit_5166:
0xC0FE	0xE09F    B	L_fusion_v8_STM32F407ZG__gpioInit_5157
;__fuv8_stm32f407zg_gpio.c, 247 :: 		case _MIKROBUS_SCK_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOC_BASE, _GPIO_PINMASK_10); else GPIO_Digital_Output(&GPIOC_BASE, _GPIO_PINMASK_10); break;
L_fusion_v8_STM32F407ZG__gpioInit_5167:
; dir start address is: 4 (R1)
0xC100	0x2901    CMP	R1, #1
0xC102	0xD105    BNE	L_fusion_v8_STM32F407ZG__gpioInit_5168
; dir end address is: 4 (R1)
0xC104	0xF2404100  MOVW	R1, #1024
0xC108	0x4853    LDR	R0, [PC, #332]
0xC10A	0xF7FBFF5D  BL	_GPIO_Digital_Input+0
0xC10E	0xE004    B	L_fusion_v8_STM32F407ZG__gpioInit_5169
L_fusion_v8_STM32F407ZG__gpioInit_5168:
0xC110	0xF2404100  MOVW	R1, #1024
0xC114	0x4850    LDR	R0, [PC, #320]
0xC116	0xF7FBF947  BL	_GPIO_Digital_Output+0
L_fusion_v8_STM32F407ZG__gpioInit_5169:
0xC11A	0xE091    B	L_fusion_v8_STM32F407ZG__gpioInit_5157
;__fuv8_stm32f407zg_gpio.c, 248 :: 		case _MIKROBUS_MISO_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOC_BASE, _GPIO_PINMASK_11); else GPIO_Digital_Output(&GPIOC_BASE, _GPIO_PINMASK_11); break;
L_fusion_v8_STM32F407ZG__gpioInit_5170:
; dir start address is: 4 (R1)
0xC11C	0x2901    CMP	R1, #1
0xC11E	0xD105    BNE	L_fusion_v8_STM32F407ZG__gpioInit_5171
; dir end address is: 4 (R1)
0xC120	0xF6400100  MOVW	R1, #2048
0xC124	0x484C    LDR	R0, [PC, #304]
0xC126	0xF7FBFF4F  BL	_GPIO_Digital_Input+0
0xC12A	0xE004    B	L_fusion_v8_STM32F407ZG__gpioInit_5172
L_fusion_v8_STM32F407ZG__gpioInit_5171:
0xC12C	0xF6400100  MOVW	R1, #2048
0xC130	0x4849    LDR	R0, [PC, #292]
0xC132	0xF7FBF939  BL	_GPIO_Digital_Output+0
L_fusion_v8_STM32F407ZG__gpioInit_5172:
0xC136	0xE083    B	L_fusion_v8_STM32F407ZG__gpioInit_5157
;__fuv8_stm32f407zg_gpio.c, 249 :: 		case _MIKROBUS_MOSI_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOC_BASE, _GPIO_PINMASK_12); else GPIO_Digital_Output(&GPIOC_BASE, _GPIO_PINMASK_12); break;
L_fusion_v8_STM32F407ZG__gpioInit_5173:
; dir start address is: 4 (R1)
0xC138	0x2901    CMP	R1, #1
0xC13A	0xD105    BNE	L_fusion_v8_STM32F407ZG__gpioInit_5174
; dir end address is: 4 (R1)
0xC13C	0xF2410100  MOVW	R1, #4096
0xC140	0x4845    LDR	R0, [PC, #276]
0xC142	0xF7FBFF41  BL	_GPIO_Digital_Input+0
0xC146	0xE004    B	L_fusion_v8_STM32F407ZG__gpioInit_5175
L_fusion_v8_STM32F407ZG__gpioInit_5174:
0xC148	0xF2410100  MOVW	R1, #4096
0xC14C	0x4842    LDR	R0, [PC, #264]
0xC14E	0xF7FBF92B  BL	_GPIO_Digital_Output+0
L_fusion_v8_STM32F407ZG__gpioInit_5175:
0xC152	0xE075    B	L_fusion_v8_STM32F407ZG__gpioInit_5157
;__fuv8_stm32f407zg_gpio.c, 250 :: 		case _MIKROBUS_PWM_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOB_BASE, _GPIO_PINMASK_0 ); else GPIO_Digital_Output(&GPIOB_BASE, _GPIO_PINMASK_0 ); break;
L_fusion_v8_STM32F407ZG__gpioInit_5176:
; dir start address is: 4 (R1)
0xC154	0x2901    CMP	R1, #1
0xC156	0xD105    BNE	L_fusion_v8_STM32F407ZG__gpioInit_5177
; dir end address is: 4 (R1)
0xC158	0xF2400101  MOVW	R1, #1
0xC15C	0x483B    LDR	R0, [PC, #236]
0xC15E	0xF7FBFF33  BL	_GPIO_Digital_Input+0
0xC162	0xE004    B	L_fusion_v8_STM32F407ZG__gpioInit_5178
L_fusion_v8_STM32F407ZG__gpioInit_5177:
0xC164	0xF2400101  MOVW	R1, #1
0xC168	0x4838    LDR	R0, [PC, #224]
0xC16A	0xF7FBF91D  BL	_GPIO_Digital_Output+0
L_fusion_v8_STM32F407ZG__gpioInit_5178:
0xC16E	0xE067    B	L_fusion_v8_STM32F407ZG__gpioInit_5157
;__fuv8_stm32f407zg_gpio.c, 251 :: 		case _MIKROBUS_INT_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOE_BASE, _GPIO_PINMASK_10); else GPIO_Digital_Output(&GPIOE_BASE, _GPIO_PINMASK_10); break;
L_fusion_v8_STM32F407ZG__gpioInit_5179:
; dir start address is: 4 (R1)
0xC170	0x2901    CMP	R1, #1
0xC172	0xD105    BNE	L_fusion_v8_STM32F407ZG__gpioInit_5180
; dir end address is: 4 (R1)
0xC174	0xF2404100  MOVW	R1, #1024
0xC178	0x4835    LDR	R0, [PC, #212]
0xC17A	0xF7FBFF25  BL	_GPIO_Digital_Input+0
0xC17E	0xE004    B	L_fusion_v8_STM32F407ZG__gpioInit_5181
L_fusion_v8_STM32F407ZG__gpioInit_5180:
0xC180	0xF2404100  MOVW	R1, #1024
0xC184	0x4832    LDR	R0, [PC, #200]
0xC186	0xF7FBF90F  BL	_GPIO_Digital_Output+0
L_fusion_v8_STM32F407ZG__gpioInit_5181:
0xC18A	0xE059    B	L_fusion_v8_STM32F407ZG__gpioInit_5157
;__fuv8_stm32f407zg_gpio.c, 252 :: 		case _MIKROBUS_RX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOC_BASE, _GPIO_PINMASK_7 ); else GPIO_Digital_Output(&GPIOC_BASE, _GPIO_PINMASK_7 ); break;
L_fusion_v8_STM32F407ZG__gpioInit_5182:
; dir start address is: 4 (R1)
0xC18C	0x2901    CMP	R1, #1
0xC18E	0xD105    BNE	L_fusion_v8_STM32F407ZG__gpioInit_5183
; dir end address is: 4 (R1)
0xC190	0xF2400180  MOVW	R1, #128
0xC194	0x4830    LDR	R0, [PC, #192]
0xC196	0xF7FBFF17  BL	_GPIO_Digital_Input+0
0xC19A	0xE004    B	L_fusion_v8_STM32F407ZG__gpioInit_5184
L_fusion_v8_STM32F407ZG__gpioInit_5183:
0xC19C	0xF2400180  MOVW	R1, #128
0xC1A0	0x482D    LDR	R0, [PC, #180]
0xC1A2	0xF7FBF901  BL	_GPIO_Digital_Output+0
L_fusion_v8_STM32F407ZG__gpioInit_5184:
0xC1A6	0xE04B    B	L_fusion_v8_STM32F407ZG__gpioInit_5157
;__fuv8_stm32f407zg_gpio.c, 253 :: 		case _MIKROBUS_TX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOC_BASE, _GPIO_PINMASK_6 ); else GPIO_Digital_Output(&GPIOC_BASE, _GPIO_PINMASK_6 ); break;
L_fusion_v8_STM32F407ZG__gpioInit_5185:
; dir start address is: 4 (R1)
0xC1A8	0x2901    CMP	R1, #1
0xC1AA	0xD105    BNE	L_fusion_v8_STM32F407ZG__gpioInit_5186
; dir end address is: 4 (R1)
0xC1AC	0xF2400140  MOVW	R1, #64
0xC1B0	0x4829    LDR	R0, [PC, #164]
0xC1B2	0xF7FBFF09  BL	_GPIO_Digital_Input+0
0xC1B6	0xE004    B	L_fusion_v8_STM32F407ZG__gpioInit_5187
L_fusion_v8_STM32F407ZG__gpioInit_5186:
0xC1B8	0xF2400140  MOVW	R1, #64
0xC1BC	0x4826    LDR	R0, [PC, #152]
0xC1BE	0xF7FBF8F3  BL	_GPIO_Digital_Output+0
L_fusion_v8_STM32F407ZG__gpioInit_5187:
0xC1C2	0xE03D    B	L_fusion_v8_STM32F407ZG__gpioInit_5157
;__fuv8_stm32f407zg_gpio.c, 254 :: 		case _MIKROBUS_SCL_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOF_BASE, _GPIO_PINMASK_1 ); else GPIO_Digital_Output(&GPIOF_BASE, _GPIO_PINMASK_1 ); break;
L_fusion_v8_STM32F407ZG__gpioInit_5188:
; dir start address is: 4 (R1)
0xC1C4	0x2901    CMP	R1, #1
0xC1C6	0xD105    BNE	L_fusion_v8_STM32F407ZG__gpioInit_5189
; dir end address is: 4 (R1)
0xC1C8	0xF2400102  MOVW	R1, #2
0xC1CC	0x4823    LDR	R0, [PC, #140]
0xC1CE	0xF7FBFEFB  BL	_GPIO_Digital_Input+0
0xC1D2	0xE004    B	L_fusion_v8_STM32F407ZG__gpioInit_5190
L_fusion_v8_STM32F407ZG__gpioInit_5189:
0xC1D4	0xF2400102  MOVW	R1, #2
0xC1D8	0x4820    LDR	R0, [PC, #128]
0xC1DA	0xF7FBF8E5  BL	_GPIO_Digital_Output+0
L_fusion_v8_STM32F407ZG__gpioInit_5190:
0xC1DE	0xE02F    B	L_fusion_v8_STM32F407ZG__gpioInit_5157
;__fuv8_stm32f407zg_gpio.c, 255 :: 		case _MIKROBUS_SDA_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOF_BASE, _GPIO_PINMASK_0 ); else GPIO_Digital_Output(&GPIOF_BASE, _GPIO_PINMASK_0 ); break;
L_fusion_v8_STM32F407ZG__gpioInit_5191:
; dir start address is: 4 (R1)
0xC1E0	0x2901    CMP	R1, #1
0xC1E2	0xD105    BNE	L_fusion_v8_STM32F407ZG__gpioInit_5192
; dir end address is: 4 (R1)
0xC1E4	0xF2400101  MOVW	R1, #1
0xC1E8	0x481C    LDR	R0, [PC, #112]
0xC1EA	0xF7FBFEED  BL	_GPIO_Digital_Input+0
0xC1EE	0xE004    B	L_fusion_v8_STM32F407ZG__gpioInit_5193
L_fusion_v8_STM32F407ZG__gpioInit_5192:
0xC1F0	0xF2400101  MOVW	R1, #1
0xC1F4	0x4819    LDR	R0, [PC, #100]
0xC1F6	0xF7FBF8D7  BL	_GPIO_Digital_Output+0
L_fusion_v8_STM32F407ZG__gpioInit_5193:
0xC1FA	0xE021    B	L_fusion_v8_STM32F407ZG__gpioInit_5157
;__fuv8_stm32f407zg_gpio.c, 256 :: 		default                  : return _MIKROBUS_ERR_PIN;
L_fusion_v8_STM32F407ZG__gpioInit_5194:
0xC1FC	0x2001    MOVS	R0, #1
0xC1FE	0xE020    B	L_end__gpioInit_5
;__fuv8_stm32f407zg_gpio.c, 257 :: 		}
L_fusion_v8_STM32F407ZG__gpioInit_5156:
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0xC200	0x2800    CMP	R0, #0
0xC202	0xF43FAF53  BEQ	L_fusion_v8_STM32F407ZG__gpioInit_5158
0xC206	0x2801    CMP	R0, #1
0xC208	0xF43FAF5E  BEQ	L_fusion_v8_STM32F407ZG__gpioInit_5161
0xC20C	0x2802    CMP	R0, #2
0xC20E	0xF43FAF69  BEQ	L_fusion_v8_STM32F407ZG__gpioInit_5164
0xC212	0x2803    CMP	R0, #3
0xC214	0xF43FAF74  BEQ	L_fusion_v8_STM32F407ZG__gpioInit_5167
0xC218	0x2804    CMP	R0, #4
0xC21A	0xF43FAF7F  BEQ	L_fusion_v8_STM32F407ZG__gpioInit_5170
0xC21E	0x2805    CMP	R0, #5
0xC220	0xF43FAF8A  BEQ	L_fusion_v8_STM32F407ZG__gpioInit_5173
0xC224	0x2806    CMP	R0, #6
0xC226	0xF43FAF95  BEQ	L_fusion_v8_STM32F407ZG__gpioInit_5176
0xC22A	0x2807    CMP	R0, #7
0xC22C	0xD0A0    BEQ	L_fusion_v8_STM32F407ZG__gpioInit_5179
0xC22E	0x2808    CMP	R0, #8
0xC230	0xD0AC    BEQ	L_fusion_v8_STM32F407ZG__gpioInit_5182
0xC232	0x2809    CMP	R0, #9
0xC234	0xD0B8    BEQ	L_fusion_v8_STM32F407ZG__gpioInit_5185
0xC236	0x280A    CMP	R0, #10
0xC238	0xD0C4    BEQ	L_fusion_v8_STM32F407ZG__gpioInit_5188
0xC23A	0x280B    CMP	R0, #11
0xC23C	0xD0D0    BEQ	L_fusion_v8_STM32F407ZG__gpioInit_5191
; pin end address is: 0 (R0)
; dir end address is: 4 (R1)
0xC23E	0xE7DD    B	L_fusion_v8_STM32F407ZG__gpioInit_5194
L_fusion_v8_STM32F407ZG__gpioInit_5157:
;__fuv8_stm32f407zg_gpio.c, 258 :: 		return _MIKROBUS_OK;
0xC240	0x2000    MOVS	R0, __MIKROBUS_OK
;__fuv8_stm32f407zg_gpio.c, 259 :: 		}
L_end__gpioInit_5:
0xC242	0xF8DDE000  LDR	LR, [SP, #0]
0xC246	0xB001    ADD	SP, SP, #4
0xC248	0x4770    BX	LR
0xC24A	0xBF00    NOP
0xC24C	0x04004002  	GPIOB_BASE+0
0xC250	0x10004002  	GPIOE_BASE+0
0xC254	0x0C004002  	GPIOD_BASE+0
0xC258	0x08004002  	GPIOC_BASE+0
0xC25C	0x14004002  	GPIOF_BASE+0
; end of fusion_v8_STM32F407ZG__gpioInit_5
_mikrobus_spiInit:
;fusion_v8_STM32F407ZG.c, 192 :: 		T_mikrobus_ret mikrobus_spiInit(T_mikrobus_soc bus, const uint32_t *cfg)
; cfg start address is: 4 (R1)
; bus start address is: 0 (R0)
0xFA2C	0xB081    SUB	SP, SP, #4
0xFA2E	0xF8CDE000  STR	LR, [SP, #0]
; cfg end address is: 4 (R1)
; bus end address is: 0 (R0)
; bus start address is: 0 (R0)
; cfg start address is: 4 (R1)
;fusion_v8_STM32F407ZG.c, 194 :: 		switch( bus )
0xFA32	0xE015    B	L_mikrobus_spiInit203
; bus end address is: 0 (R0)
;fusion_v8_STM32F407ZG.c, 197 :: 		case _MIKROBUS1 : return _spiInit_1( cfg );
L_mikrobus_spiInit205:
0xFA34	0x4608    MOV	R0, R1
; cfg end address is: 4 (R1)
0xFA36	0xF7FBFF65  BL	fusion_v8_STM32F407ZG__spiInit_1+0
0xFA3A	0xE01C    B	L_end_mikrobus_spiInit
;fusion_v8_STM32F407ZG.c, 200 :: 		case _MIKROBUS2 : return _spiInit_2( cfg );
L_mikrobus_spiInit206:
; cfg start address is: 4 (R1)
0xFA3C	0x4608    MOV	R0, R1
; cfg end address is: 4 (R1)
0xFA3E	0xF7FBFF3D  BL	fusion_v8_STM32F407ZG__spiInit_2+0
0xFA42	0xE018    B	L_end_mikrobus_spiInit
;fusion_v8_STM32F407ZG.c, 203 :: 		case _MIKROBUS3 : return _spiInit_3( cfg );
L_mikrobus_spiInit207:
; cfg start address is: 4 (R1)
0xFA44	0x4608    MOV	R0, R1
; cfg end address is: 4 (R1)
0xFA46	0xF7FAFE47  BL	fusion_v8_STM32F407ZG__spiInit_3+0
0xFA4A	0xE014    B	L_end_mikrobus_spiInit
;fusion_v8_STM32F407ZG.c, 206 :: 		case _MIKROBUS4 : return _spiInit_4( cfg );
L_mikrobus_spiInit208:
; cfg start address is: 4 (R1)
0xFA4C	0x4608    MOV	R0, R1
; cfg end address is: 4 (R1)
0xFA4E	0xF7FAFFFF  BL	fusion_v8_STM32F407ZG__spiInit_4+0
0xFA52	0xE010    B	L_end_mikrobus_spiInit
;fusion_v8_STM32F407ZG.c, 209 :: 		case _MIKROBUS5 : return _spiInit_5( cfg );
L_mikrobus_spiInit209:
; cfg start address is: 4 (R1)
0xFA54	0x4608    MOV	R0, R1
; cfg end address is: 4 (R1)
0xFA56	0xF7FAFFAD  BL	fusion_v8_STM32F407ZG__spiInit_5+0
0xFA5A	0xE00C    B	L_end_mikrobus_spiInit
;fusion_v8_STM32F407ZG.c, 214 :: 		default : return _MIKROBUS_ERR_BUS;
L_mikrobus_spiInit210:
0xFA5C	0x2001    MOVS	R0, #1
0xFA5E	0xE00A    B	L_end_mikrobus_spiInit
;fusion_v8_STM32F407ZG.c, 215 :: 		}
L_mikrobus_spiInit203:
; cfg start address is: 4 (R1)
; bus start address is: 0 (R0)
0xFA60	0x2800    CMP	R0, #0
0xFA62	0xD0E7    BEQ	L_mikrobus_spiInit205
0xFA64	0x2801    CMP	R0, #1
0xFA66	0xD0E9    BEQ	L_mikrobus_spiInit206
0xFA68	0x2802    CMP	R0, #2
0xFA6A	0xD0EB    BEQ	L_mikrobus_spiInit207
0xFA6C	0x2803    CMP	R0, #3
0xFA6E	0xD0ED    BEQ	L_mikrobus_spiInit208
0xFA70	0x2804    CMP	R0, #4
0xFA72	0xD0EF    BEQ	L_mikrobus_spiInit209
; bus end address is: 0 (R0)
; cfg end address is: 4 (R1)
0xFA74	0xE7F2    B	L_mikrobus_spiInit210
;fusion_v8_STM32F407ZG.c, 217 :: 		}
L_end_mikrobus_spiInit:
0xFA76	0xF8DDE000  LDR	LR, [SP, #0]
0xFA7A	0xB001    ADD	SP, SP, #4
0xFA7C	0x4770    BX	LR
; end of _mikrobus_spiInit
fusion_v8_STM32F407ZG__spiInit_1:
;__fuv8_stm32f407zg_spi.c, 45 :: 		static T_mikrobus_ret _spiInit_1(const uint32_t* cfg)
; cfg start address is: 0 (R0)
0xB904	0xB081    SUB	SP, SP, #4
0xB906	0xF8CDE000  STR	LR, [SP, #0]
; cfg end address is: 0 (R0)
; cfg start address is: 0 (R0)
;__fuv8_stm32f407zg_spi.c, 47 :: 		SPI1_Init_Advanced( (unsigned char)cfg[0], (long)cfg[1], &_GPIO_MODULE_SPI1_PA56_PB5 );
0xB90A	0x1D01    ADDS	R1, R0, #4
0xB90C	0x680A    LDR	R2, [R1, #0]
0xB90E	0x6801    LDR	R1, [R0, #0]
; cfg end address is: 0 (R0)
0xB910	0xB2C8    UXTB	R0, R1
0xB912	0x4611    MOV	R1, R2
0xB914	0x4A03    LDR	R2, [PC, #12]
0xB916	0xF7FBF9CD  BL	_SPI1_Init_Advanced+0
;__fuv8_stm32f407zg_spi.c, 48 :: 		return _MIKROBUS_OK;
0xB91A	0x2000    MOVS	R0, __MIKROBUS_OK
;__fuv8_stm32f407zg_spi.c, 49 :: 		}
L_end__spiInit_1:
0xB91C	0xF8DDE000  LDR	LR, [SP, #0]
0xB920	0xB001    ADD	SP, SP, #4
0xB922	0x4770    BX	LR
0xB924	0xE70C0001  	__GPIO_MODULE_SPI1_PA56_PB5+0
; end of fusion_v8_STM32F407ZG__spiInit_1
_SPI1_Init_Advanced:
;__Lib_SPI_123.c, 82 :: 		
; module start address is: 8 (R2)
0x6CB4	0xB083    SUB	SP, SP, #12
0x6CB6	0xF8CDE000  STR	LR, [SP, #0]
0x6CBA	0xF88D0004  STRB	R0, [SP, #4]
0x6CBE	0x9102    STR	R1, [SP, #8]
; module end address is: 8 (R2)
; module start address is: 8 (R2)
;__Lib_SPI_123.c, 83 :: 		
0x6CC0	0x4C0B    LDR	R4, [PC, #44]
0x6CC2	0x4B0C    LDR	R3, [PC, #48]
0x6CC4	0x601C    STR	R4, [R3, #0]
;__Lib_SPI_123.c, 84 :: 		
0x6CC6	0x4C0C    LDR	R4, [PC, #48]
0x6CC8	0x4B0C    LDR	R3, [PC, #48]
0x6CCA	0x601C    STR	R4, [R3, #0]
;__Lib_SPI_123.c, 86 :: 		
0x6CCC	0x2401    MOVS	R4, #1
0x6CCE	0xB264    SXTB	R4, R4
0x6CD0	0x4B0B    LDR	R3, [PC, #44]
0x6CD2	0x601C    STR	R4, [R3, #0]
;__Lib_SPI_123.c, 87 :: 		
0x6CD4	0x4610    MOV	R0, R2
; module end address is: 8 (R2)
0x6CD6	0xF7FFFC31  BL	_GPIO_Alternate_Function_Enable+0
;__Lib_SPI_123.c, 89 :: 		
0x6CDA	0x9A02    LDR	R2, [SP, #8]
0x6CDC	0xF89D1004  LDRB	R1, [SP, #4]
0x6CE0	0x4808    LDR	R0, [PC, #32]
0x6CE2	0xF7FFFC03  BL	__Lib_SPI_123_SPIx_Init_Advanced+0
;__Lib_SPI_123.c, 90 :: 		
L_end_SPI1_Init_Advanced:
0x6CE6	0xF8DDE000  LDR	LR, [SP, #0]
0x6CEA	0xB003    ADD	SP, SP, #12
0x6CEC	0x4770    BX	LR
0x6CEE	0xBF00    NOP
0x6CF0	0x9F3D0000  	_SPI1_Read+0
0x6CF4	0xCA0C2000  	_SPI_Rd_Ptr+0
0x6CF8	0x52BD0000  	_SPI1_Write+0
0x6CFC	0xCA3C2000  	_SPI_Wr_Ptr+0
0x6D00	0x08B04247  	RCC_APB2ENR+0
0x6D04	0x30004001  	SPI1_CR1+0
; end of _SPI1_Init_Advanced
_GPIO_Alternate_Function_Enable:
;__Lib_GPIO_32F4xx.c, 223 :: 		
; module start address is: 0 (R0)
0x653C	0xB083    SUB	SP, SP, #12
0x653E	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 0 (R0)
; module start address is: 0 (R0)
;__Lib_GPIO_32F4xx.c, 226 :: 		
; i start address is: 16 (R4)
0x6542	0x2400    MOVS	R4, #0
; module end address is: 0 (R0)
; i end address is: 16 (R4)
;__Lib_GPIO_32F4xx.c, 227 :: 		
L_GPIO_Alternate_Function_Enable66:
; i start address is: 16 (R4)
; module start address is: 0 (R0)
0x6544	0x00A1    LSLS	R1, R4, #2
0x6546	0x1841    ADDS	R1, R0, R1
0x6548	0x6809    LDR	R1, [R1, #0]
0x654A	0xF1B13FFF  CMP	R1, #-1
0x654E	0xD014    BEQ	L_GPIO_Alternate_Function_Enable67
;__Lib_GPIO_32F4xx.c, 228 :: 		
0x6550	0xF2000134  ADDW	R1, R0, #52
0x6554	0x00A3    LSLS	R3, R4, #2
0x6556	0x18C9    ADDS	R1, R1, R3
0x6558	0x6809    LDR	R1, [R1, #0]
0x655A	0x460A    MOV	R2, R1
0x655C	0x18C1    ADDS	R1, R0, R3
0x655E	0x6809    LDR	R1, [R1, #0]
0x6560	0x9001    STR	R0, [SP, #4]
0x6562	0xF8AD4008  STRH	R4, [SP, #8]
0x6566	0x4608    MOV	R0, R1
0x6568	0x4611    MOV	R1, R2
0x656A	0xF7FBFFBF  BL	__Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function+0
0x656E	0xF8BD4008  LDRH	R4, [SP, #8]
0x6572	0x9801    LDR	R0, [SP, #4]
;__Lib_GPIO_32F4xx.c, 229 :: 		
0x6574	0x1C64    ADDS	R4, R4, #1
0x6576	0xB2A4    UXTH	R4, R4
;__Lib_GPIO_32F4xx.c, 230 :: 		
; module end address is: 0 (R0)
; i end address is: 16 (R4)
0x6578	0xE7E4    B	L_GPIO_Alternate_Function_Enable66
L_GPIO_Alternate_Function_Enable67:
;__Lib_GPIO_32F4xx.c, 231 :: 		
L_end_GPIO_Alternate_Function_Enable:
0x657A	0xF8DDE000  LDR	LR, [SP, #0]
0x657E	0xB003    ADD	SP, SP, #12
0x6580	0x4770    BX	LR
; end of _GPIO_Alternate_Function_Enable
__Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function:
;__Lib_GPIO_32F4xx.c, 190 :: 		
; configs start address is: 4 (R1)
; af_pin start address is: 0 (R0)
0x24EC	0xB083    SUB	SP, SP, #12
0x24EE	0xF8CDE000  STR	LR, [SP, #0]
0x24F2	0x4604    MOV	R4, R0
; configs end address is: 4 (R1)
; af_pin end address is: 0 (R0)
; af_pin start address is: 16 (R4)
; configs start address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 195 :: 		
0x24F4	0xF00403FF  AND	R3, R4, #255
0x24F8	0x091A    LSRS	R2, R3, #4
; port start address is: 0 (R0)
0x24FA	0x4610    MOV	R0, R2
;__Lib_GPIO_32F4xx.c, 196 :: 		
0x24FC	0xF003020F  AND	R2, R3, #15
; pin start address is: 48 (R12)
0x2500	0x4694    MOV	R12, R2
;__Lib_GPIO_32F4xx.c, 197 :: 		
0x2502	0x0A22    LSRS	R2, R4, #8
; af_pin end address is: 16 (R4)
0x2504	0xF002020F  AND	R2, R2, #15
; af start address is: 44 (R11)
0x2508	0x4693    MOV	R11, R2
;__Lib_GPIO_32F4xx.c, 199 :: 		
0x250A	0xE01A    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function54
; port end address is: 0 (R0)
;__Lib_GPIO_32F4xx.c, 200 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function56:
0x250C	0x4A2C    LDR	R2, [PC, #176]
0x250E	0x9202    STR	R2, [SP, #8]
0x2510	0xE029    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 201 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function57:
0x2512	0x4A2C    LDR	R2, [PC, #176]
0x2514	0x9202    STR	R2, [SP, #8]
0x2516	0xE026    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 202 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function58:
0x2518	0x4A2B    LDR	R2, [PC, #172]
0x251A	0x9202    STR	R2, [SP, #8]
0x251C	0xE023    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 203 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function59:
0x251E	0x4A2B    LDR	R2, [PC, #172]
0x2520	0x9202    STR	R2, [SP, #8]
0x2522	0xE020    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 204 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function60:
0x2524	0x4A2A    LDR	R2, [PC, #168]
0x2526	0x9202    STR	R2, [SP, #8]
0x2528	0xE01D    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 205 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function61:
0x252A	0x4A2A    LDR	R2, [PC, #168]
0x252C	0x9202    STR	R2, [SP, #8]
0x252E	0xE01A    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 206 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function62:
0x2530	0x4A29    LDR	R2, [PC, #164]
0x2532	0x9202    STR	R2, [SP, #8]
0x2534	0xE017    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 207 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function63:
0x2536	0x4A29    LDR	R2, [PC, #164]
0x2538	0x9202    STR	R2, [SP, #8]
0x253A	0xE014    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 208 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function64:
0x253C	0x4A28    LDR	R2, [PC, #160]
0x253E	0x9202    STR	R2, [SP, #8]
0x2540	0xE011    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 209 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function54:
; port start address is: 0 (R0)
0x2542	0x2800    CMP	R0, #0
0x2544	0xD0E2    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function56
0x2546	0x2801    CMP	R0, #1
0x2548	0xD0E3    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function57
0x254A	0x2802    CMP	R0, #2
0x254C	0xD0E4    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function58
0x254E	0x2803    CMP	R0, #3
0x2550	0xD0E5    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function59
0x2552	0x2804    CMP	R0, #4
0x2554	0xD0E6    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function60
0x2556	0x2805    CMP	R0, #5
0x2558	0xD0E7    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function61
0x255A	0x2806    CMP	R0, #6
0x255C	0xD0E8    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function62
0x255E	0x2807    CMP	R0, #7
0x2560	0xD0E9    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function63
0x2562	0x2808    CMP	R0, #8
0x2564	0xD0EA    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function64
; port end address is: 0 (R0)
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55:
;__Lib_GPIO_32F4xx.c, 211 :: 		
0x2566	0x2201    MOVS	R2, #1
0x2568	0xFA02F20C  LSL	R2, R2, R12
0x256C	0xF8AD2004  STRH	R2, [SP, #4]
; configs end address is: 4 (R1)
0x2570	0x9802    LDR	R0, [SP, #8]
0x2572	0x460A    MOV	R2, R1
0x2574	0xF8BD1004  LDRH	R1, [SP, #4]
0x2578	0xF004FD8A  BL	_GPIO_Config+0
;__Lib_GPIO_32F4xx.c, 213 :: 		
0x257C	0x9A02    LDR	R2, [SP, #8]
0x257E	0xF2020120  ADDW	R1, R2, #32
; tmp_ptr start address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 214 :: 		
0x2582	0xF1BC0F07  CMP	R12, #7
0x2586	0xD908    BLS	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function90
;__Lib_GPIO_32F4xx.c, 215 :: 		
0x2588	0x1D0A    ADDS	R2, R1, #4
; tmp_ptr end address is: 4 (R1)
; tmp_ptr start address is: 0 (R0)
0x258A	0x4610    MOV	R0, R2
;__Lib_GPIO_32F4xx.c, 216 :: 		
0x258C	0xF1AC0208  SUB	R2, R12, #8
; pin end address is: 48 (R12)
; pin start address is: 4 (R1)
0x2590	0x4611    MOV	R1, R2
; tmp_ptr end address is: 0 (R0)
; pin end address is: 4 (R1)
0x2592	0x9101    STR	R1, [SP, #4]
0x2594	0x4601    MOV	R1, R0
0x2596	0x9801    LDR	R0, [SP, #4]
;__Lib_GPIO_32F4xx.c, 217 :: 		
0x2598	0xE000    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function65
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function90:
;__Lib_GPIO_32F4xx.c, 214 :: 		
0x259A	0x4660    MOV	R0, R12
;__Lib_GPIO_32F4xx.c, 217 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function65:
;__Lib_GPIO_32F4xx.c, 218 :: 		
; pin start address is: 0 (R0)
; tmp_ptr start address is: 4 (R1)
0x259C	0x0083    LSLS	R3, R0, #2
0x259E	0xF04F020F  MOV	R2, #15
0x25A2	0x409A    LSLS	R2, R3
0x25A4	0x43D3    MVN	R3, R2
0x25A6	0x680A    LDR	R2, [R1, #0]
0x25A8	0x401A    ANDS	R2, R3
0x25AA	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F4xx.c, 219 :: 		
0x25AC	0x0082    LSLS	R2, R0, #2
; pin end address is: 0 (R0)
0x25AE	0xFA0BF302  LSL	R3, R11, R2
; af end address is: 44 (R11)
0x25B2	0x680A    LDR	R2, [R1, #0]
0x25B4	0x431A    ORRS	R2, R3
0x25B6	0x600A    STR	R2, [R1, #0]
; tmp_ptr end address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 220 :: 		
L_end_GPIO_Config_Pin_Alternate_Function:
0x25B8	0xF8DDE000  LDR	LR, [SP, #0]
0x25BC	0xB003    ADD	SP, SP, #12
0x25BE	0x4770    BX	LR
0x25C0	0x00004002  	#1073872896
0x25C4	0x04004002  	#1073873920
0x25C8	0x08004002  	#1073874944
0x25CC	0x0C004002  	#1073875968
0x25D0	0x10004002  	#1073876992
0x25D4	0x14004002  	#1073878016
0x25D8	0x18004002  	#1073879040
0x25DC	0x1C004002  	#1073880064
0x25E0	0x20004002  	#1073881088
; end of __Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function
__Lib_SPI_123_SPIx_Init_Advanced:
;__Lib_SPI_123.c, 53 :: 		
; config start address is: 8 (R2)
; clock_divider start address is: 4 (R1)
; base start address is: 0 (R0)
0x64EC	0xB081    SUB	SP, SP, #4
; config end address is: 8 (R2)
; clock_divider end address is: 4 (R1)
; base end address is: 0 (R0)
; base start address is: 0 (R0)
; clock_divider start address is: 4 (R1)
; config start address is: 8 (R2)
;__Lib_SPI_123.c, 56 :: 		
0x64EE	0x2300    MOVS	R3, #0
0x64F0	0x6003    STR	R3, [R0, #0]
;__Lib_SPI_123.c, 58 :: 		
0x64F2	0x00CB    LSLS	R3, R1, #3
0x64F4	0xB29B    UXTH	R3, R3
; clock_divider end address is: 4 (R1)
0x64F6	0xEA420303  ORR	R3, R2, R3, LSL #0
;__Lib_SPI_123.c, 60 :: 		
0x64FA	0x6804    LDR	R4, [R0, #0]
0x64FC	0xB29B    UXTH	R3, R3
0x64FE	0xEA440303  ORR	R3, R4, R3, LSL #0
0x6502	0x6003    STR	R3, [R0, #0]
;__Lib_SPI_123.c, 61 :: 		
0x6504	0x1D05    ADDS	R5, R0, #4
0x6506	0x1413    ASRS	R3, R2, #16
; config end address is: 8 (R2)
0x6508	0x461C    MOV	R4, R3
0x650A	0x682B    LDR	R3, [R5, #0]
0x650C	0xF3640382  BFI	R3, R4, #2, #1
0x6510	0x602B    STR	R3, [R5, #0]
;__Lib_SPI_123.c, 63 :: 		
0x6512	0xF200051C  ADDW	R5, R0, #28
0x6516	0x2400    MOVS	R4, #0
0x6518	0x682B    LDR	R3, [R5, #0]
0x651A	0xF36423CB  BFI	R3, R4, #11, #1
0x651E	0x602B    STR	R3, [R5, #0]
;__Lib_SPI_123.c, 64 :: 		
0x6520	0x2401    MOVS	R4, #1
0x6522	0x6803    LDR	R3, [R0, #0]
0x6524	0xF3641386  BFI	R3, R4, #6, #1
0x6528	0x6003    STR	R3, [R0, #0]
; base end address is: 0 (R0)
;__Lib_SPI_123.c, 65 :: 		
L_end_SPIx_Init_Advanced:
0x652A	0xB001    ADD	SP, SP, #4
0x652C	0x4770    BX	LR
; end of __Lib_SPI_123_SPIx_Init_Advanced
fusion_v8_STM32F407ZG__spiInit_2:
;__fuv8_stm32f407zg_spi.c, 51 :: 		static T_mikrobus_ret _spiInit_2(const uint32_t* cfg)
; cfg start address is: 0 (R0)
0xB8BC	0xB081    SUB	SP, SP, #4
0xB8BE	0xF8CDE000  STR	LR, [SP, #0]
; cfg end address is: 0 (R0)
; cfg start address is: 0 (R0)
;__fuv8_stm32f407zg_spi.c, 53 :: 		SPI1_Init_Advanced( (unsigned char)cfg[0], (long)cfg[1], &_GPIO_MODULE_SPI1_PA56_PB5 );
0xB8C2	0x1D01    ADDS	R1, R0, #4
0xB8C4	0x680A    LDR	R2, [R1, #0]
0xB8C6	0x6801    LDR	R1, [R0, #0]
; cfg end address is: 0 (R0)
0xB8C8	0xB2C8    UXTB	R0, R1
0xB8CA	0x4611    MOV	R1, R2
0xB8CC	0x4A03    LDR	R2, [PC, #12]
0xB8CE	0xF7FBF9F1  BL	_SPI1_Init_Advanced+0
;__fuv8_stm32f407zg_spi.c, 54 :: 		return _MIKROBUS_OK;
0xB8D2	0x2000    MOVS	R0, __MIKROBUS_OK
;__fuv8_stm32f407zg_spi.c, 55 :: 		}
L_end__spiInit_2:
0xB8D4	0xF8DDE000  LDR	LR, [SP, #0]
0xB8D8	0xB001    ADD	SP, SP, #4
0xB8DA	0x4770    BX	LR
0xB8DC	0xE70C0001  	__GPIO_MODULE_SPI1_PA56_PB5+0
; end of fusion_v8_STM32F407ZG__spiInit_2
fusion_v8_STM32F407ZG__spiInit_3:
;__fuv8_stm32f407zg_spi.c, 57 :: 		static T_mikrobus_ret _spiInit_3(const uint32_t* cfg)
; cfg start address is: 0 (R0)
0xA6D8	0xB081    SUB	SP, SP, #4
0xA6DA	0xF8CDE000  STR	LR, [SP, #0]
; cfg end address is: 0 (R0)
; cfg start address is: 0 (R0)
;__fuv8_stm32f407zg_spi.c, 59 :: 		SPI1_Init_Advanced( (unsigned char)cfg[0], (long)cfg[1], &_GPIO_MODULE_SPI1_PA56_PB5 );
0xA6DE	0x1D01    ADDS	R1, R0, #4
0xA6E0	0x680A    LDR	R2, [R1, #0]
0xA6E2	0x6801    LDR	R1, [R0, #0]
; cfg end address is: 0 (R0)
0xA6E4	0xB2C8    UXTB	R0, R1
0xA6E6	0x4611    MOV	R1, R2
0xA6E8	0x4A03    LDR	R2, [PC, #12]
0xA6EA	0xF7FCFAE3  BL	_SPI1_Init_Advanced+0
;__fuv8_stm32f407zg_spi.c, 60 :: 		return _MIKROBUS_OK;
0xA6EE	0x2000    MOVS	R0, __MIKROBUS_OK
;__fuv8_stm32f407zg_spi.c, 61 :: 		}
L_end__spiInit_3:
0xA6F0	0xF8DDE000  LDR	LR, [SP, #0]
0xA6F4	0xB001    ADD	SP, SP, #4
0xA6F6	0x4770    BX	LR
0xA6F8	0xE70C0001  	__GPIO_MODULE_SPI1_PA56_PB5+0
; end of fusion_v8_STM32F407ZG__spiInit_3
fusion_v8_STM32F407ZG__spiInit_4:
;__fuv8_stm32f407zg_spi.c, 63 :: 		static T_mikrobus_ret _spiInit_4(const uint32_t* cfg)
; cfg start address is: 0 (R0)
0xAA50	0xB081    SUB	SP, SP, #4
0xAA52	0xF8CDE000  STR	LR, [SP, #0]
; cfg end address is: 0 (R0)
; cfg start address is: 0 (R0)
;__fuv8_stm32f407zg_spi.c, 65 :: 		SPI3_Init_Advanced( (unsigned char)cfg[0], (long)cfg[1], &_GPIO_MODULE_SPI3_PC10_11_12 );
0xAA56	0x1D01    ADDS	R1, R0, #4
0xAA58	0x680A    LDR	R2, [R1, #0]
0xAA5A	0x6801    LDR	R1, [R0, #0]
; cfg end address is: 0 (R0)
0xAA5C	0xB2C8    UXTB	R0, R1
0xAA5E	0x4611    MOV	R1, R2
0xAA60	0x4A03    LDR	R2, [PC, #12]
0xAA62	0xF7FEFE0D  BL	_SPI3_Init_Advanced+0
;__fuv8_stm32f407zg_spi.c, 66 :: 		return _MIKROBUS_OK;
0xAA66	0x2000    MOVS	R0, __MIKROBUS_OK
;__fuv8_stm32f407zg_spi.c, 67 :: 		}
L_end__spiInit_4:
0xAA68	0xF8DDE000  LDR	LR, [SP, #0]
0xAA6C	0xB001    ADD	SP, SP, #4
0xAA6E	0x4770    BX	LR
0xAA70	0xE7780001  	__GPIO_MODULE_SPI3_PC10_11_12+0
; end of fusion_v8_STM32F407ZG__spiInit_4
_SPI3_Init_Advanced:
;__Lib_SPI_123.c, 133 :: 		
; module start address is: 8 (R2)
0x9680	0xB083    SUB	SP, SP, #12
0x9682	0xF8CDE000  STR	LR, [SP, #0]
0x9686	0xF88D0004  STRB	R0, [SP, #4]
0x968A	0x9102    STR	R1, [SP, #8]
; module end address is: 8 (R2)
; module start address is: 8 (R2)
;__Lib_SPI_123.c, 134 :: 		
0x968C	0x4C0B    LDR	R4, [PC, #44]
0x968E	0x4B0C    LDR	R3, [PC, #48]
0x9690	0x601C    STR	R4, [R3, #0]
;__Lib_SPI_123.c, 135 :: 		
0x9692	0x4C0C    LDR	R4, [PC, #48]
0x9694	0x4B0C    LDR	R3, [PC, #48]
0x9696	0x601C    STR	R4, [R3, #0]
;__Lib_SPI_123.c, 137 :: 		
0x9698	0x2401    MOVS	R4, #1
0x969A	0xB264    SXTB	R4, R4
0x969C	0x4B0B    LDR	R3, [PC, #44]
0x969E	0x601C    STR	R4, [R3, #0]
;__Lib_SPI_123.c, 138 :: 		
0x96A0	0x4610    MOV	R0, R2
; module end address is: 8 (R2)
0x96A2	0xF7FCFF4B  BL	_GPIO_Alternate_Function_Enable+0
;__Lib_SPI_123.c, 140 :: 		
0x96A6	0x9A02    LDR	R2, [SP, #8]
0x96A8	0xF89D1004  LDRB	R1, [SP, #4]
0x96AC	0x4808    LDR	R0, [PC, #32]
0x96AE	0xF7FCFF1D  BL	__Lib_SPI_123_SPIx_Init_Advanced+0
;__Lib_SPI_123.c, 141 :: 		
L_end_SPI3_Init_Advanced:
0x96B2	0xF8DDE000  LDR	LR, [SP, #0]
0x96B6	0xB003    ADD	SP, SP, #12
0x96B8	0x4770    BX	LR
0x96BA	0xBF00    NOP
0x96BC	0x9F210000  	_SPI3_Read+0
0x96C0	0xCA0C2000  	_SPI_Rd_Ptr+0
0x96C4	0x51D50000  	_SPI3_Write+0
0x96C8	0xCA3C2000  	_SPI_Wr_Ptr+0
0x96CC	0x083C4247  	RCC_APB1ENR+0
0x96D0	0x3C004000  	SPI3_CR1+0
; end of _SPI3_Init_Advanced
fusion_v8_STM32F407ZG__spiInit_5:
;__fuv8_stm32f407zg_spi.c, 69 :: 		static T_mikrobus_ret _spiInit_5(const uint32_t* cfg)
; cfg start address is: 0 (R0)
0xA9B4	0xB081    SUB	SP, SP, #4
0xA9B6	0xF8CDE000  STR	LR, [SP, #0]
; cfg end address is: 0 (R0)
; cfg start address is: 0 (R0)
;__fuv8_stm32f407zg_spi.c, 71 :: 		SPI3_Init_Advanced( (unsigned char)cfg[0], (long)cfg[1], &_GPIO_MODULE_SPI3_PC10_11_12 );
0xA9BA	0x1D01    ADDS	R1, R0, #4
0xA9BC	0x680A    LDR	R2, [R1, #0]
0xA9BE	0x6801    LDR	R1, [R0, #0]
; cfg end address is: 0 (R0)
0xA9C0	0xB2C8    UXTB	R0, R1
0xA9C2	0x4611    MOV	R1, R2
0xA9C4	0x4A03    LDR	R2, [PC, #12]
0xA9C6	0xF7FEFE5B  BL	_SPI3_Init_Advanced+0
;__fuv8_stm32f407zg_spi.c, 72 :: 		return _MIKROBUS_OK;
0xA9CA	0x2000    MOVS	R0, __MIKROBUS_OK
;__fuv8_stm32f407zg_spi.c, 73 :: 		}
L_end__spiInit_5:
0xA9CC	0xF8DDE000  LDR	LR, [SP, #0]
0xA9D0	0xB001    ADD	SP, SP, #4
0xA9D2	0x4770    BX	LR
0xA9D4	0xE7780001  	__GPIO_MODULE_SPI3_PC10_11_12+0
; end of fusion_v8_STM32F407ZG__spiInit_5
_mikrobus_i2cInit:
;fusion_v8_STM32F407ZG.c, 222 :: 		T_mikrobus_ret mikrobus_i2cInit(T_mikrobus_soc bus, const uint32_t *cfg)
; cfg start address is: 4 (R1)
; bus start address is: 0 (R0)
0xE754	0xB081    SUB	SP, SP, #4
0xE756	0xF8CDE000  STR	LR, [SP, #0]
; cfg end address is: 4 (R1)
; bus end address is: 0 (R0)
; bus start address is: 0 (R0)
; cfg start address is: 4 (R1)
;fusion_v8_STM32F407ZG.c, 224 :: 		switch( bus )
0xE75A	0xE015    B	L_mikrobus_i2cInit211
; bus end address is: 0 (R0)
;fusion_v8_STM32F407ZG.c, 227 :: 		case _MIKROBUS1 : return _i2cInit_1( cfg );
L_mikrobus_i2cInit213:
0xE75C	0x4608    MOV	R0, R1
; cfg end address is: 4 (R1)
0xE75E	0xF7FCF911  BL	fusion_v8_STM32F407ZG__i2cInit_1+0
0xE762	0xE01C    B	L_end_mikrobus_i2cInit
;fusion_v8_STM32F407ZG.c, 230 :: 		case _MIKROBUS2 : return _i2cInit_2( cfg );
L_mikrobus_i2cInit214:
; cfg start address is: 4 (R1)
0xE764	0x4608    MOV	R0, R1
; cfg end address is: 4 (R1)
0xE766	0xF7FFFBD9  BL	fusion_v8_STM32F407ZG__i2cInit_2+0
0xE76A	0xE018    B	L_end_mikrobus_i2cInit
;fusion_v8_STM32F407ZG.c, 233 :: 		case _MIKROBUS3 : return _i2cInit_3( cfg );
L_mikrobus_i2cInit215:
; cfg start address is: 4 (R1)
0xE76C	0x4608    MOV	R0, R1
; cfg end address is: 4 (R1)
0xE76E	0xF7FFFCB3  BL	fusion_v8_STM32F407ZG__i2cInit_3+0
0xE772	0xE014    B	L_end_mikrobus_i2cInit
;fusion_v8_STM32F407ZG.c, 236 :: 		case _MIKROBUS4 : return _i2cInit_4( cfg );
L_mikrobus_i2cInit216:
; cfg start address is: 4 (R1)
0xE774	0x4608    MOV	R0, R1
; cfg end address is: 4 (R1)
0xE776	0xF7FFFC4B  BL	fusion_v8_STM32F407ZG__i2cInit_4+0
0xE77A	0xE010    B	L_end_mikrobus_i2cInit
;fusion_v8_STM32F407ZG.c, 239 :: 		case _MIKROBUS5 : return _i2cInit_5( cfg );
L_mikrobus_i2cInit217:
; cfg start address is: 4 (R1)
0xE77C	0x4608    MOV	R0, R1
; cfg end address is: 4 (R1)
0xE77E	0xF7FFFC57  BL	fusion_v8_STM32F407ZG__i2cInit_5+0
0xE782	0xE00C    B	L_end_mikrobus_i2cInit
;fusion_v8_STM32F407ZG.c, 244 :: 		default : return _MIKROBUS_ERR_BUS;
L_mikrobus_i2cInit218:
0xE784	0x2001    MOVS	R0, #1
0xE786	0xE00A    B	L_end_mikrobus_i2cInit
;fusion_v8_STM32F407ZG.c, 245 :: 		}
L_mikrobus_i2cInit211:
; cfg start address is: 4 (R1)
; bus start address is: 0 (R0)
0xE788	0x2800    CMP	R0, #0
0xE78A	0xD0E7    BEQ	L_mikrobus_i2cInit213
0xE78C	0x2801    CMP	R0, #1
0xE78E	0xD0E9    BEQ	L_mikrobus_i2cInit214
0xE790	0x2802    CMP	R0, #2
0xE792	0xD0EB    BEQ	L_mikrobus_i2cInit215
0xE794	0x2803    CMP	R0, #3
0xE796	0xD0ED    BEQ	L_mikrobus_i2cInit216
0xE798	0x2804    CMP	R0, #4
0xE79A	0xD0EF    BEQ	L_mikrobus_i2cInit217
; bus end address is: 0 (R0)
; cfg end address is: 4 (R1)
0xE79C	0xE7F2    B	L_mikrobus_i2cInit218
;fusion_v8_STM32F407ZG.c, 248 :: 		}
L_end_mikrobus_i2cInit:
0xE79E	0xF8DDE000  LDR	LR, [SP, #0]
0xE7A2	0xB001    ADD	SP, SP, #4
0xE7A4	0x4770    BX	LR
; end of _mikrobus_i2cInit
fusion_v8_STM32F407ZG__i2cInit_1:
;__fuv8_stm32f407zg_i2c.c, 50 :: 		static T_mikrobus_ret _i2cInit_1(const uint32_t* cfg)
; cfg start address is: 0 (R0)
0xA984	0xB081    SUB	SP, SP, #4
0xA986	0xF8CDE000  STR	LR, [SP, #0]
; cfg end address is: 0 (R0)
; cfg start address is: 0 (R0)
;__fuv8_stm32f407zg_i2c.c, 52 :: 		I2C1_Init_Advanced( cfg[0], &_GPIO_MODULE_I2C1_PB89);
0xA98A	0x6801    LDR	R1, [R0, #0]
; cfg end address is: 0 (R0)
0xA98C	0x4608    MOV	R0, R1
0xA98E	0x4904    LDR	R1, [PC, #16]
0xA990	0xF7FEFCE2  BL	_I2C1_Init_Advanced+0
;__fuv8_stm32f407zg_i2c.c, 53 :: 		return _MIKROBUS_OK;
0xA994	0x2000    MOVS	R0, __MIKROBUS_OK
;__fuv8_stm32f407zg_i2c.c, 54 :: 		}
L_end__i2cInit_1:
0xA996	0xF8DDE000  LDR	LR, [SP, #0]
0xA99A	0xB001    ADD	SP, SP, #4
0xA99C	0x4770    BX	LR
0xA99E	0xBF00    NOP
0xA9A0	0xE9940001  	__GPIO_MODULE_I2C1_PB89+0
; end of fusion_v8_STM32F407ZG__i2cInit_1
_I2C1_Init_Advanced:
;__Lib_I2C_123.c, 565 :: 		
; module start address is: 4 (R1)
; I2C_ClockSpeed start address is: 0 (R0)
0x9358	0xB081    SUB	SP, SP, #4
0x935A	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 4 (R1)
; I2C_ClockSpeed end address is: 0 (R0)
; I2C_ClockSpeed start address is: 0 (R0)
; module start address is: 4 (R1)
;__Lib_I2C_123.c, 566 :: 		
0x935E	0x460A    MOV	R2, R1
; module end address is: 4 (R1)
0x9360	0x4601    MOV	R1, R0
; I2C_ClockSpeed end address is: 0 (R0)
0x9362	0x4803    LDR	R0, [PC, #12]
0x9364	0xF7FCFA8A  BL	_I2Cx_Init_Advanced+0
;__Lib_I2C_123.c, 567 :: 		
L_end_I2C1_Init_Advanced:
0x9368	0xF8DDE000  LDR	LR, [SP, #0]
0x936C	0xB001    ADD	SP, SP, #4
0x936E	0x4770    BX	LR
0x9370	0x54004000  	I2C1_CR1+0
; end of _I2C1_Init_Advanced
_I2Cx_Init_Advanced:
;__Lib_I2C_123.c, 642 :: 		
; module start address is: 8 (R2)
; I2C_ClockSpeed start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x587C	0xB088    SUB	SP, SP, #32
0x587E	0xF8CDE000  STR	LR, [SP, #0]
0x5882	0x460E    MOV	R6, R1
; module end address is: 8 (R2)
; I2C_ClockSpeed end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
; I2C_ClockSpeed start address is: 24 (R6)
; module start address is: 8 (R2)
;__Lib_I2C_123.c, 644 :: 		
;__Lib_I2C_123.c, 651 :: 		
0x5884	0x4B5E    LDR	R3, [PC, #376]
0x5886	0x4298    CMP	R0, R3
0x5888	0xD10D    BNE	L_I2Cx_Init_Advanced120
;__Lib_I2C_123.c, 652 :: 		
0x588A	0x2401    MOVS	R4, #1
0x588C	0xB264    SXTB	R4, R4
0x588E	0x4B5D    LDR	R3, [PC, #372]
0x5890	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_123.c, 653 :: 		
0x5892	0x4C5D    LDR	R4, [PC, #372]
0x5894	0x4B5D    LDR	R3, [PC, #372]
0x5896	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_123.c, 654 :: 		
0x5898	0x4C5D    LDR	R4, [PC, #372]
0x589A	0x4B5E    LDR	R3, [PC, #376]
0x589C	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_123.c, 655 :: 		
0x589E	0x4C5E    LDR	R4, [PC, #376]
0x58A0	0x4B5E    LDR	R3, [PC, #376]
0x58A2	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_123.c, 656 :: 		
0x58A4	0xE020    B	L_I2Cx_Init_Advanced121
L_I2Cx_Init_Advanced120:
;__Lib_I2C_123.c, 657 :: 		
0x58A6	0x4B5E    LDR	R3, [PC, #376]
0x58A8	0x4298    CMP	R0, R3
0x58AA	0xD10D    BNE	L_I2Cx_Init_Advanced122
;__Lib_I2C_123.c, 658 :: 		
0x58AC	0x2401    MOVS	R4, #1
0x58AE	0xB264    SXTB	R4, R4
0x58B0	0x4B5C    LDR	R3, [PC, #368]
0x58B2	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_123.c, 659 :: 		
0x58B4	0x4C5C    LDR	R4, [PC, #368]
0x58B6	0x4B55    LDR	R3, [PC, #340]
0x58B8	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_123.c, 660 :: 		
0x58BA	0x4C5C    LDR	R4, [PC, #368]
0x58BC	0x4B55    LDR	R3, [PC, #340]
0x58BE	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_123.c, 661 :: 		
0x58C0	0x4C5B    LDR	R4, [PC, #364]
0x58C2	0x4B56    LDR	R3, [PC, #344]
0x58C4	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_123.c, 662 :: 		
0x58C6	0xE00F    B	L_I2Cx_Init_Advanced123
L_I2Cx_Init_Advanced122:
;__Lib_I2C_123.c, 663 :: 		
0x58C8	0x4B5A    LDR	R3, [PC, #360]
0x58CA	0x4298    CMP	R0, R3
0x58CC	0xD10C    BNE	L_I2Cx_Init_Advanced124
;__Lib_I2C_123.c, 664 :: 		
0x58CE	0x2401    MOVS	R4, #1
0x58D0	0xB264    SXTB	R4, R4
0x58D2	0x4B59    LDR	R3, [PC, #356]
0x58D4	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_123.c, 665 :: 		
0x58D6	0x4C59    LDR	R4, [PC, #356]
0x58D8	0x4B4C    LDR	R3, [PC, #304]
0x58DA	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_123.c, 666 :: 		
0x58DC	0x4C58    LDR	R4, [PC, #352]
0x58DE	0x4B4D    LDR	R3, [PC, #308]
0x58E0	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_123.c, 667 :: 		
0x58E2	0x4C58    LDR	R4, [PC, #352]
0x58E4	0x4B4D    LDR	R3, [PC, #308]
0x58E6	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_123.c, 668 :: 		
L_I2Cx_Init_Advanced124:
L_I2Cx_Init_Advanced123:
L_I2Cx_Init_Advanced121:
;__Lib_I2C_123.c, 669 :: 		
0x58E8	0x9601    STR	R6, [SP, #4]
; module end address is: 8 (R2)
0x58EA	0x9002    STR	R0, [SP, #8]
0x58EC	0x4610    MOV	R0, R2
0x58EE	0xF000FE25  BL	_GPIO_Alternate_Function_Enable+0
0x58F2	0x9802    LDR	R0, [SP, #8]
0x58F4	0x9E01    LDR	R6, [SP, #4]
;__Lib_I2C_123.c, 674 :: 		
0x58F6	0x1D03    ADDS	R3, R0, #4
0x58F8	0x681B    LDR	R3, [R3, #0]
;__Lib_I2C_123.c, 676 :: 		
0x58FA	0xB29C    UXTH	R4, R3
0x58FC	0xF06F033F  MVN	R3, #63
0x5900	0xEA040303  AND	R3, R4, R3, LSL #0
; tmpreg start address is: 20 (R5)
0x5904	0xB29D    UXTH	R5, R3
;__Lib_I2C_123.c, 678 :: 		
0x5906	0xAB03    ADD	R3, SP, #12
0x5908	0x9001    STR	R0, [SP, #4]
0x590A	0x4618    MOV	R0, R3
0x590C	0xF7FCFEAC  BL	_RCC_GetClocksFrequency+0
0x5910	0x9801    LDR	R0, [SP, #4]
;__Lib_I2C_123.c, 679 :: 		
; pclk1 start address is: 28 (R7)
0x5912	0x9F05    LDR	R7, [SP, #20]
;__Lib_I2C_123.c, 681 :: 		
0x5914	0x9C05    LDR	R4, [SP, #20]
0x5916	0x4B4C    LDR	R3, [PC, #304]
0x5918	0xFBB4F3F3  UDIV	R3, R4, R3
; freqrange start address is: 4 (R1)
0x591C	0xB299    UXTH	R1, R3
;__Lib_I2C_123.c, 682 :: 		
0x591E	0xB29B    UXTH	R3, R3
0x5920	0xEA450403  ORR	R4, R5, R3, LSL #0
0x5924	0xB2A4    UXTH	R4, R4
; tmpreg end address is: 20 (R5)
;__Lib_I2C_123.c, 684 :: 		
0x5926	0x1D03    ADDS	R3, R0, #4
0x5928	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_123.c, 688 :: 		
0x592A	0x2400    MOVS	R4, #0
0x592C	0x6803    LDR	R3, [R0, #0]
0x592E	0xF3640300  BFI	R3, R4, #0, #1
0x5932	0x6003    STR	R3, [R0, #0]
;__Lib_I2C_123.c, 691 :: 		
; tmpreg start address is: 8 (R2)
0x5934	0x2200    MOVS	R2, #0
;__Lib_I2C_123.c, 694 :: 		
0x5936	0x4B45    LDR	R3, [PC, #276]
0x5938	0x429E    CMP	R6, R3
0x593A	0xD812    BHI	L_I2Cx_Init_Advanced125
;__Lib_I2C_123.c, 697 :: 		
0x593C	0x0073    LSLS	R3, R6, #1
; I2C_ClockSpeed end address is: 24 (R6)
0x593E	0xFBB7F4F3  UDIV	R4, R7, R3
; pclk1 end address is: 28 (R7)
; result start address is: 16 (R4)
0x5942	0xB2A4    UXTH	R4, R4
;__Lib_I2C_123.c, 699 :: 		
0x5944	0x2C04    CMP	R4, #4
0x5946	0xD202    BCS	L__I2Cx_Init_Advanced154
; result end address is: 16 (R4)
;__Lib_I2C_123.c, 702 :: 		
; result start address is: 12 (R3)
0x5948	0x2304    MOVS	R3, #4
; result end address is: 12 (R3)
0x594A	0x461C    MOV	R4, R3
;__Lib_I2C_123.c, 703 :: 		
0x594C	0xE7FF    B	L_I2Cx_Init_Advanced126
L__I2Cx_Init_Advanced154:
;__Lib_I2C_123.c, 699 :: 		
;__Lib_I2C_123.c, 703 :: 		
L_I2Cx_Init_Advanced126:
;__Lib_I2C_123.c, 705 :: 		
; result start address is: 16 (R4)
0x594E	0xEA420304  ORR	R3, R2, R4, LSL #0
; result end address is: 16 (R4)
0x5952	0xB29A    UXTH	R2, R3
;__Lib_I2C_123.c, 707 :: 		
0x5954	0xF2000420  ADDW	R4, R0, #32
0x5958	0x1C4B    ADDS	R3, R1, #1
0x595A	0xB29B    UXTH	R3, R3
; freqrange end address is: 4 (R1)
0x595C	0x6023    STR	R3, [R4, #0]
;__Lib_I2C_123.c, 708 :: 		
0x595E	0xB291    UXTH	R1, R2
0x5960	0xE03F    B	L_I2Cx_Init_Advanced127
L_I2Cx_Init_Advanced125:
;__Lib_I2C_123.c, 713 :: 		
; freqrange start address is: 4 (R1)
; pclk1 start address is: 28 (R7)
; I2C_ClockSpeed start address is: 24 (R6)
0x5962	0x2303    MOVS	R3, #3
0x5964	0xFB06F403  MUL	R4, R6, R3
0x5968	0xFBB7F3F4  UDIV	R3, R7, R4
; result start address is: 32 (R8)
0x596C	0xFA1FF883  UXTH	R8, R3
;__Lib_I2C_123.c, 716 :: 		
0x5970	0x2319    MOVS	R3, #25
0x5972	0xFB06F503  MUL	R5, R6, R3
0x5976	0xFBB7F3F5  UDIV	R3, R7, R5
; result25 start address is: 36 (R9)
0x597A	0xFA1FF983  UXTH	R9, R3
;__Lib_I2C_123.c, 718 :: 		
0x597E	0xFB08F404  MUL	R4, R8, R4
; result end address is: 32 (R8)
;__Lib_I2C_123.c, 720 :: 		
0x5982	0xFB09F305  MUL	R3, R9, R5
; result25 end address is: 36 (R9)
;__Lib_I2C_123.c, 722 :: 		
0x5986	0x1B3C    SUB	R4, R7, R4
0x5988	0x1AFB    SUB	R3, R7, R3
0x598A	0x429C    CMP	R4, R3
0x598C	0xD205    BCS	L_I2Cx_Init_Advanced128
;__Lib_I2C_123.c, 723 :: 		
0x598E	0x2303    MOVS	R3, #3
0x5990	0x4373    MULS	R3, R6, R3
; I2C_ClockSpeed end address is: 24 (R6)
0x5992	0xFBB7F4F3  UDIV	R4, R7, R3
; pclk1 end address is: 28 (R7)
; result start address is: 16 (R4)
0x5996	0xB2A4    UXTH	R4, R4
;__Lib_I2C_123.c, 724 :: 		
; result end address is: 16 (R4)
0x5998	0xE006    B	L_I2Cx_Init_Advanced129
L_I2Cx_Init_Advanced128:
;__Lib_I2C_123.c, 726 :: 		
; pclk1 start address is: 28 (R7)
; I2C_ClockSpeed start address is: 24 (R6)
0x599A	0x2319    MOVS	R3, #25
0x599C	0x4373    MULS	R3, R6, R3
; I2C_ClockSpeed end address is: 24 (R6)
0x599E	0xFBB7F4F3  UDIV	R4, R7, R3
; pclk1 end address is: 28 (R7)
; result start address is: 16 (R4)
0x59A2	0xB2A4    UXTH	R4, R4
;__Lib_I2C_123.c, 727 :: 		
0x59A4	0xF4444480  ORR	R4, R4, #16384
; result end address is: 16 (R4)
;__Lib_I2C_123.c, 728 :: 		
L_I2Cx_Init_Advanced129:
;__Lib_I2C_123.c, 731 :: 		
; result start address is: 16 (R4)
0x59A8	0xF64073FF  MOVW	R3, #4095
0x59AC	0xEA040303  AND	R3, R4, R3, LSL #0
0x59B0	0xB913    CBNZ	R3, L__I2Cx_Init_Advanced155
;__Lib_I2C_123.c, 734 :: 		
0x59B2	0xF0440401  ORR	R4, R4, #1
; result end address is: 16 (R4)
;__Lib_I2C_123.c, 735 :: 		
0x59B6	0xE7FF    B	L_I2Cx_Init_Advanced130
L__I2Cx_Init_Advanced155:
;__Lib_I2C_123.c, 731 :: 		
;__Lib_I2C_123.c, 735 :: 		
L_I2Cx_Init_Advanced130:
;__Lib_I2C_123.c, 737 :: 		
; result start address is: 16 (R4)
0x59B8	0xF4444300  ORR	R3, R4, #32768
; result end address is: 16 (R4)
0x59BC	0xB29B    UXTH	R3, R3
0x59BE	0x431A    ORRS	R2, R3
0x59C0	0xB292    UXTH	R2, R2
;__Lib_I2C_123.c, 739 :: 		
0x59C2	0xF2000520  ADDW	R5, R0, #32
0x59C6	0xF240132C  MOVW	R3, #300
0x59CA	0xFB01F403  MUL	R4, R1, R3
0x59CE	0xB2A4    UXTH	R4, R4
; freqrange end address is: 4 (R1)
0x59D0	0xF24033E8  MOVW	R3, #1000
0x59D4	0xFBB4F3F3  UDIV	R3, R4, R3
0x59D8	0xB29B    UXTH	R3, R3
0x59DA	0x1C5B    ADDS	R3, R3, #1
0x59DC	0xB29B    UXTH	R3, R3
0x59DE	0x602B    STR	R3, [R5, #0]
; tmpreg end address is: 8 (R2)
0x59E0	0xB291    UXTH	R1, R2
;__Lib_I2C_123.c, 740 :: 		
L_I2Cx_Init_Advanced127:
;__Lib_I2C_123.c, 742 :: 		
; tmpreg start address is: 4 (R1)
0x59E2	0xF200031C  ADDW	R3, R0, #28
0x59E6	0x6019    STR	R1, [R3, #0]
; tmpreg end address is: 4 (R1)
;__Lib_I2C_123.c, 744 :: 		
0x59E8	0x2300    MOVS	R3, #0
0x59EA	0x6003    STR	R3, [R0, #0]
;__Lib_I2C_123.c, 745 :: 		
0x59EC	0x2401    MOVS	R4, #1
0x59EE	0x6803    LDR	R3, [R0, #0]
0x59F0	0xF3640300  BFI	R3, R4, #0, #1
0x59F4	0x6003    STR	R3, [R0, #0]
; I2C_BASE end address is: 0 (R0)
;__Lib_I2C_123.c, 746 :: 		
L_end_I2Cx_Init_Advanced:
0x59F6	0xF8DDE000  LDR	LR, [SP, #0]
0x59FA	0xB008    ADD	SP, SP, #32
0x59FC	0x4770    BX	LR
0x59FE	0xBF00    NOP
0x5A00	0x54004000  	I2C1_CR1+0
0x5A04	0x08544247  	RCC_APB1ENR+0
0x5A08	0xDF3D0000  	_I2C1_Start+0
0x5A0C	0xC9C42000  	_I2C_Start_Ptr+0
0x5A10	0x54890000  	_I2C1_Read+0
0x5A14	0xC9CC2000  	_I2C_Read_Ptr+0
0x5A18	0x58050000  	_I2C1_Write+0
0x5A1C	0xC9C82000  	_I2C_Write_Ptr+0
0x5A20	0x58004000  	I2C2_CR1+0
0x5A24	0x08584247  	RCC_APB1ENR+0
0x5A28	0xDFA50000  	_I2C2_Start+0
0x5A2C	0x544D0000  	_I2C2_Read+0
0x5A30	0x57D50000  	_I2C2_Write+0
0x5A34	0x5C004000  	I2C3_CR1+0
0x5A38	0x085C4247  	RCC_APB1ENR+0
0x5A3C	0xDF8D0000  	_I2C3_Start+0
0x5A40	0x54AD0000  	_I2C3_Read+0
0x5A44	0x56AD0000  	_I2C3_Write+0
0x5A48	0x4240000F  	#1000000
0x5A4C	0x86A00001  	#100000
; end of _I2Cx_Init_Advanced
_RCC_GetClocksFrequency:
;__Lib_System_4XX.c, 402 :: 		
; RCC_Clocks start address is: 0 (R0)
0x2668	0xB082    SUB	SP, SP, #8
0x266A	0xF8CDE000  STR	LR, [SP, #0]
0x266E	0x4603    MOV	R3, R0
; RCC_Clocks end address is: 0 (R0)
; RCC_Clocks start address is: 12 (R3)
;__Lib_System_4XX.c, 404 :: 		
;__Lib_System_4XX.c, 406 :: 		
0x2670	0x1D19    ADDS	R1, R3, #4
0x2672	0x9101    STR	R1, [SP, #4]
0x2674	0xF7FFF868  BL	_Get_Fosc_kHz+0
0x2678	0xF24031E8  MOVW	R1, #1000
0x267C	0xFB00F201  MUL	R2, R0, R1
0x2680	0x9901    LDR	R1, [SP, #4]
0x2682	0x600A    STR	R2, [R1, #0]
;__Lib_System_4XX.c, 409 :: 		
0x2684	0x4917    LDR	R1, [PC, #92]
0x2686	0x6809    LDR	R1, [R1, #0]
0x2688	0xF00101F0  AND	R1, R1, #240
;__Lib_System_4XX.c, 410 :: 		
0x268C	0x090A    LSRS	R2, R1, #4
;__Lib_System_4XX.c, 411 :: 		
0x268E	0x4916    LDR	R1, [PC, #88]
0x2690	0x1889    ADDS	R1, R1, R2
0x2692	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x2694	0xB2C0    UXTB	R0, R0
;__Lib_System_4XX.c, 413 :: 		
0x2696	0x1D19    ADDS	R1, R3, #4
0x2698	0x6809    LDR	R1, [R1, #0]
0x269A	0x4081    LSLS	R1, R0
; presc end address is: 0 (R0)
0x269C	0x6019    STR	R1, [R3, #0]
;__Lib_System_4XX.c, 416 :: 		
0x269E	0x4911    LDR	R1, [PC, #68]
0x26A0	0x6809    LDR	R1, [R1, #0]
0x26A2	0xF40151E0  AND	R1, R1, #7168
;__Lib_System_4XX.c, 417 :: 		
0x26A6	0x0A8A    LSRS	R2, R1, #10
;__Lib_System_4XX.c, 418 :: 		
0x26A8	0x490F    LDR	R1, [PC, #60]
0x26AA	0x1889    ADDS	R1, R1, R2
0x26AC	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x26AE	0xB2C0    UXTB	R0, R0
;__Lib_System_4XX.c, 420 :: 		
0x26B0	0xF2030208  ADDW	R2, R3, #8
0x26B4	0x1D19    ADDS	R1, R3, #4
0x26B6	0x6809    LDR	R1, [R1, #0]
0x26B8	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x26BA	0x6011    STR	R1, [R2, #0]
;__Lib_System_4XX.c, 423 :: 		
0x26BC	0x4909    LDR	R1, [PC, #36]
0x26BE	0x6809    LDR	R1, [R1, #0]
0x26C0	0xF4014160  AND	R1, R1, #57344
;__Lib_System_4XX.c, 424 :: 		
0x26C4	0x0B4A    LSRS	R2, R1, #13
;__Lib_System_4XX.c, 425 :: 		
0x26C6	0x4908    LDR	R1, [PC, #32]
0x26C8	0x1889    ADDS	R1, R1, R2
0x26CA	0x7809    LDRB	R1, [R1, #0]
; presc start address is: 0 (R0)
0x26CC	0xB2C8    UXTB	R0, R1
;__Lib_System_4XX.c, 427 :: 		
0x26CE	0xF203020C  ADDW	R2, R3, #12
0x26D2	0x1D19    ADDS	R1, R3, #4
; RCC_Clocks end address is: 12 (R3)
0x26D4	0x6809    LDR	R1, [R1, #0]
0x26D6	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x26D8	0x6011    STR	R1, [R2, #0]
;__Lib_System_4XX.c, 428 :: 		
L_end_RCC_GetClocksFrequency:
0x26DA	0xF8DDE000  LDR	LR, [SP, #0]
0x26DE	0xB002    ADD	SP, SP, #8
0x26E0	0x4770    BX	LR
0x26E2	0xBF00    NOP
0x26E4	0x38084002  	RCC_CFGR+0
0x26E8	0x78A42000  	__Lib_System_4XX_APBAHBPrescTable+0
; end of _RCC_GetClocksFrequency
_Get_Fosc_kHz:
;__Lib_Delays.c, 9 :: 		unsigned long Get_Fosc_kHz(){
;__Lib_Delays.c, 10 :: 		return __System_CLOCK_IN_KHZ;
0x1748	0x4801    LDR	R0, [PC, #4]
0x174A	0x6800    LDR	R0, [R0, #0]
;__Lib_Delays.c, 11 :: 		}
L_end_Get_Fosc_kHz:
0x174C	0x4770    BX	LR
0x174E	0xBF00    NOP
0x1750	0xC8182000  	___System_CLOCK_IN_KHZ+0
; end of _Get_Fosc_kHz
fusion_v8_STM32F407ZG__i2cInit_2:
;__fuv8_stm32f407zg_i2c.c, 56 :: 		static T_mikrobus_ret _i2cInit_2(const uint32_t* cfg)
; cfg start address is: 0 (R0)
0xDF1C	0xB081    SUB	SP, SP, #4
0xDF1E	0xF8CDE000  STR	LR, [SP, #0]
; cfg end address is: 0 (R0)
; cfg start address is: 0 (R0)
;__fuv8_stm32f407zg_i2c.c, 58 :: 		I2C1_Init_Advanced( cfg[0], &_GPIO_MODULE_I2C1_PB89);
0xDF22	0x6801    LDR	R1, [R0, #0]
; cfg end address is: 0 (R0)
0xDF24	0x4608    MOV	R0, R1
0xDF26	0x4904    LDR	R1, [PC, #16]
0xDF28	0xF7FBFA16  BL	_I2C1_Init_Advanced+0
;__fuv8_stm32f407zg_i2c.c, 59 :: 		return _MIKROBUS_OK;
0xDF2C	0x2000    MOVS	R0, __MIKROBUS_OK
;__fuv8_stm32f407zg_i2c.c, 60 :: 		}
L_end__i2cInit_2:
0xDF2E	0xF8DDE000  LDR	LR, [SP, #0]
0xDF32	0xB001    ADD	SP, SP, #4
0xDF34	0x4770    BX	LR
0xDF36	0xBF00    NOP
0xDF38	0xE9940001  	__GPIO_MODULE_I2C1_PB89+0
; end of fusion_v8_STM32F407ZG__i2cInit_2
fusion_v8_STM32F407ZG__i2cInit_3:
;__fuv8_stm32f407zg_i2c.c, 62 :: 		static T_mikrobus_ret _i2cInit_3(const uint32_t* cfg)
; cfg start address is: 0 (R0)
0xE0D8	0xB081    SUB	SP, SP, #4
0xE0DA	0xF8CDE000  STR	LR, [SP, #0]
; cfg end address is: 0 (R0)
; cfg start address is: 0 (R0)
;__fuv8_stm32f407zg_i2c.c, 64 :: 		I2C1_Init_Advanced( cfg[0], &_GPIO_MODULE_I2C1_PB89);
0xE0DE	0x6801    LDR	R1, [R0, #0]
; cfg end address is: 0 (R0)
0xE0E0	0x4608    MOV	R0, R1
0xE0E2	0x4904    LDR	R1, [PC, #16]
0xE0E4	0xF7FBF938  BL	_I2C1_Init_Advanced+0
;__fuv8_stm32f407zg_i2c.c, 65 :: 		return _MIKROBUS_OK;
0xE0E8	0x2000    MOVS	R0, __MIKROBUS_OK
;__fuv8_stm32f407zg_i2c.c, 66 :: 		}
L_end__i2cInit_3:
0xE0EA	0xF8DDE000  LDR	LR, [SP, #0]
0xE0EE	0xB001    ADD	SP, SP, #4
0xE0F0	0x4770    BX	LR
0xE0F2	0xBF00    NOP
0xE0F4	0xE9940001  	__GPIO_MODULE_I2C1_PB89+0
; end of fusion_v8_STM32F407ZG__i2cInit_3
fusion_v8_STM32F407ZG__i2cInit_4:
;__fuv8_stm32f407zg_i2c.c, 68 :: 		static T_mikrobus_ret _i2cInit_4(const uint32_t* cfg)
; cfg start address is: 0 (R0)
0xE010	0xB081    SUB	SP, SP, #4
0xE012	0xF8CDE000  STR	LR, [SP, #0]
; cfg end address is: 0 (R0)
; cfg start address is: 0 (R0)
;__fuv8_stm32f407zg_i2c.c, 70 :: 		I2C2_Init_Advanced( cfg[0], &_GPIO_MODULE_I2C2_PF01);
0xE016	0x6801    LDR	R1, [R0, #0]
; cfg end address is: 0 (R0)
0xE018	0x4608    MOV	R0, R1
0xE01A	0x4904    LDR	R1, [PC, #16]
0xE01C	0xF7FAF9D4  BL	_I2C2_Init_Advanced+0
;__fuv8_stm32f407zg_i2c.c, 71 :: 		return _MIKROBUS_OK;
0xE020	0x2000    MOVS	R0, __MIKROBUS_OK
;__fuv8_stm32f407zg_i2c.c, 72 :: 		}
L_end__i2cInit_4:
0xE022	0xF8DDE000  LDR	LR, [SP, #0]
0xE026	0xB001    ADD	SP, SP, #4
0xE028	0x4770    BX	LR
0xE02A	0xBF00    NOP
0xE02C	0xE9280001  	__GPIO_MODULE_I2C2_PF01+0
; end of fusion_v8_STM32F407ZG__i2cInit_4
_I2C2_Init_Advanced:
;__Lib_I2C_123.c, 595 :: 		
; module start address is: 4 (R1)
; I2C_ClockSpeed start address is: 0 (R0)
0x83C8	0xB081    SUB	SP, SP, #4
0x83CA	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 4 (R1)
; I2C_ClockSpeed end address is: 0 (R0)
; I2C_ClockSpeed start address is: 0 (R0)
; module start address is: 4 (R1)
;__Lib_I2C_123.c, 596 :: 		
0x83CE	0x460A    MOV	R2, R1
; module end address is: 4 (R1)
0x83D0	0x4601    MOV	R1, R0
; I2C_ClockSpeed end address is: 0 (R0)
0x83D2	0x4803    LDR	R0, [PC, #12]
0x83D4	0xF7FDFA52  BL	_I2Cx_Init_Advanced+0
;__Lib_I2C_123.c, 597 :: 		
L_end_I2C2_Init_Advanced:
0x83D8	0xF8DDE000  LDR	LR, [SP, #0]
0x83DC	0xB001    ADD	SP, SP, #4
0x83DE	0x4770    BX	LR
0x83E0	0x58004000  	I2C2_CR1+0
; end of _I2C2_Init_Advanced
fusion_v8_STM32F407ZG__i2cInit_5:
;__fuv8_stm32f407zg_i2c.c, 74 :: 		static T_mikrobus_ret _i2cInit_5(const uint32_t* cfg)
; cfg start address is: 0 (R0)
0xE030	0xB081    SUB	SP, SP, #4
0xE032	0xF8CDE000  STR	LR, [SP, #0]
; cfg end address is: 0 (R0)
; cfg start address is: 0 (R0)
;__fuv8_stm32f407zg_i2c.c, 76 :: 		I2C2_Init_Advanced( cfg[0], &_GPIO_MODULE_I2C2_PF01);
0xE036	0x6801    LDR	R1, [R0, #0]
; cfg end address is: 0 (R0)
0xE038	0x4608    MOV	R0, R1
0xE03A	0x4904    LDR	R1, [PC, #16]
0xE03C	0xF7FAF9C4  BL	_I2C2_Init_Advanced+0
;__fuv8_stm32f407zg_i2c.c, 77 :: 		return _MIKROBUS_OK;
0xE040	0x2000    MOVS	R0, __MIKROBUS_OK
;__fuv8_stm32f407zg_i2c.c, 78 :: 		}
L_end__i2cInit_5:
0xE042	0xF8DDE000  LDR	LR, [SP, #0]
0xE046	0xB001    ADD	SP, SP, #4
0xE048	0x4770    BX	LR
0xE04A	0xBF00    NOP
0xE04C	0xE9280001  	__GPIO_MODULE_I2C2_PF01+0
; end of fusion_v8_STM32F407ZG__i2cInit_5
_mikrobus_uartInit:
;fusion_v8_STM32F407ZG.c, 253 :: 		T_mikrobus_ret mikrobus_uartInit(T_mikrobus_soc bus, const uint32_t *cfg)
; cfg start address is: 4 (R1)
; bus start address is: 0 (R0)
0x10FE8	0xB081    SUB	SP, SP, #4
0x10FEA	0xF8CDE000  STR	LR, [SP, #0]
; cfg end address is: 4 (R1)
; bus end address is: 0 (R0)
; bus start address is: 0 (R0)
; cfg start address is: 4 (R1)
;fusion_v8_STM32F407ZG.c, 255 :: 		switch( bus )
0x10FEE	0xE015    B	L_mikrobus_uartInit219
; bus end address is: 0 (R0)
;fusion_v8_STM32F407ZG.c, 258 :: 		case _MIKROBUS1 : return _uartInit_1( cfg );
L_mikrobus_uartInit221:
0x10FF0	0x4608    MOV	R0, R1
; cfg end address is: 4 (R1)
0x10FF2	0xF7FDF847  BL	fusion_v8_STM32F407ZG__uartInit_1+0
0x10FF6	0xE01C    B	L_end_mikrobus_uartInit
;fusion_v8_STM32F407ZG.c, 261 :: 		case _MIKROBUS2 : return _uartInit_2( cfg );
L_mikrobus_uartInit222:
; cfg start address is: 4 (R1)
0x10FF8	0x4608    MOV	R0, R1
; cfg end address is: 4 (R1)
0x10FFA	0xF7FCFFAB  BL	fusion_v8_STM32F407ZG__uartInit_2+0
0x10FFE	0xE018    B	L_end_mikrobus_uartInit
;fusion_v8_STM32F407ZG.c, 264 :: 		case _MIKROBUS3 : return _uartInit_3( cfg );
L_mikrobus_uartInit223:
; cfg start address is: 4 (R1)
0x11000	0x4608    MOV	R0, R1
; cfg end address is: 4 (R1)
0x11002	0xF7FCFFDB  BL	fusion_v8_STM32F407ZG__uartInit_3+0
0x11006	0xE014    B	L_end_mikrobus_uartInit
;fusion_v8_STM32F407ZG.c, 267 :: 		case _MIKROBUS4 : return _uartInit_4( cfg );
L_mikrobus_uartInit224:
; cfg start address is: 4 (R1)
0x11008	0x4608    MOV	R0, R1
; cfg end address is: 4 (R1)
0x1100A	0xF7FDF875  BL	fusion_v8_STM32F407ZG__uartInit_4+0
0x1100E	0xE010    B	L_end_mikrobus_uartInit
;fusion_v8_STM32F407ZG.c, 270 :: 		case _MIKROBUS5 : return _uartInit_5( cfg );
L_mikrobus_uartInit225:
; cfg start address is: 4 (R1)
0x11010	0x4608    MOV	R0, R1
; cfg end address is: 4 (R1)
0x11012	0xF7FBFC91  BL	fusion_v8_STM32F407ZG__uartInit_5+0
0x11016	0xE00C    B	L_end_mikrobus_uartInit
;fusion_v8_STM32F407ZG.c, 275 :: 		default : return _MIKROBUS_ERR_BUS;
L_mikrobus_uartInit226:
0x11018	0x2001    MOVS	R0, #1
0x1101A	0xE00A    B	L_end_mikrobus_uartInit
;fusion_v8_STM32F407ZG.c, 276 :: 		}
L_mikrobus_uartInit219:
; cfg start address is: 4 (R1)
; bus start address is: 0 (R0)
0x1101C	0x2800    CMP	R0, #0
0x1101E	0xD0E7    BEQ	L_mikrobus_uartInit221
0x11020	0x2801    CMP	R0, #1
0x11022	0xD0E9    BEQ	L_mikrobus_uartInit222
0x11024	0x2802    CMP	R0, #2
0x11026	0xD0EB    BEQ	L_mikrobus_uartInit223
0x11028	0x2803    CMP	R0, #3
0x1102A	0xD0ED    BEQ	L_mikrobus_uartInit224
0x1102C	0x2804    CMP	R0, #4
0x1102E	0xD0EF    BEQ	L_mikrobus_uartInit225
; bus end address is: 0 (R0)
; cfg end address is: 4 (R1)
0x11030	0xE7F2    B	L_mikrobus_uartInit226
;fusion_v8_STM32F407ZG.c, 278 :: 		}
L_end_mikrobus_uartInit:
0x11032	0xF8DDE000  LDR	LR, [SP, #0]
0x11036	0xB001    ADD	SP, SP, #4
0x11038	0x4770    BX	LR
; end of _mikrobus_uartInit
fusion_v8_STM32F407ZG__uartInit_1:
;__fuv8_stm32f407zg_uart.c, 51 :: 		static T_mikrobus_ret _uartInit_1(const uint32_t* cfg)
; cfg start address is: 0 (R0)
0xE084	0xB081    SUB	SP, SP, #4
0xE086	0xF8CDE000  STR	LR, [SP, #0]
; cfg end address is: 0 (R0)
; cfg start address is: 0 (R0)
;__fuv8_stm32f407zg_uart.c, 53 :: 		UART1_Init_Advanced( (unsigned long) cfg[0], (unsigned int) cfg[1], (unsigned int) cfg[2], (unsigned int)cfg[3], &_GPIO_MODULE_USART1_PB67);
0xE08A	0x4D0B    LDR	R5, [PC, #44]
0xE08C	0xF200010C  ADDW	R1, R0, #12
0xE090	0x680C    LDR	R4, [R1, #0]
0xE092	0xF2000108  ADDW	R1, R0, #8
0xE096	0x680B    LDR	R3, [R1, #0]
0xE098	0x1D01    ADDS	R1, R0, #4
0xE09A	0x680A    LDR	R2, [R1, #0]
0xE09C	0x6801    LDR	R1, [R0, #0]
; cfg end address is: 0 (R0)
0xE09E	0x4608    MOV	R0, R1
0xE0A0	0xB291    UXTH	R1, R2
0xE0A2	0xB29A    UXTH	R2, R3
0xE0A4	0xB2A3    UXTH	R3, R4
0xE0A6	0xB420    PUSH	(R5)
0xE0A8	0xF7FAFC7E  BL	_UART1_Init_Advanced+0
0xE0AC	0xB001    ADD	SP, SP, #4
;__fuv8_stm32f407zg_uart.c, 54 :: 		return _MIKROBUS_OK;
0xE0AE	0x2000    MOVS	R0, __MIKROBUS_OK
;__fuv8_stm32f407zg_uart.c, 55 :: 		}
L_end__uartInit_1:
0xE0B0	0xF8DDE000  LDR	LR, [SP, #0]
0xE0B4	0xB001    ADD	SP, SP, #4
0xE0B6	0x4770    BX	LR
0xE0B8	0xE7E40001  	__GPIO_MODULE_USART1_PB67+0
; end of fusion_v8_STM32F407ZG__uartInit_1
_UART1_Init_Advanced:
;__Lib_UART_123_45_6.c, 404 :: 		
; stop_bits start address is: 12 (R3)
; parity start address is: 8 (R2)
; data_bits start address is: 4 (R1)
; baud_rate start address is: 0 (R0)
0x89A8	0xB081    SUB	SP, SP, #4
0x89AA	0xF8CDE000  STR	LR, [SP, #0]
; stop_bits end address is: 12 (R3)
; parity end address is: 8 (R2)
; data_bits end address is: 4 (R1)
; baud_rate end address is: 0 (R0)
; baud_rate start address is: 0 (R0)
; data_bits start address is: 4 (R1)
; parity start address is: 8 (R2)
; stop_bits start address is: 12 (R3)
; module start address is: 20 (R5)
0x89AE	0x9D01    LDR	R5, [SP, #4]
;__Lib_UART_123_45_6.c, 406 :: 		
0x89B0	0x462C    MOV	R4, R5
; module end address is: 20 (R5)
0x89B2	0xB410    PUSH	(R4)
; parity end address is: 8 (R2)
0x89B4	0xB408    PUSH	(R3)
0x89B6	0xB293    UXTH	R3, R2
0x89B8	0xB28A    UXTH	R2, R1
; data_bits end address is: 4 (R1)
0x89BA	0x4601    MOV	R1, R0
; baud_rate end address is: 0 (R0)
0x89BC	0x4803    LDR	R0, [PC, #12]
; stop_bits end address is: 12 (R3)
0x89BE	0xF7FDF903  BL	__Lib_UART_123_45_6_UARTx_Init_Advanced+0
0x89C2	0xB002    ADD	SP, SP, #8
;__Lib_UART_123_45_6.c, 407 :: 		
L_end_UART1_Init_Advanced:
0x89C4	0xF8DDE000  LDR	LR, [SP, #0]
0x89C8	0xB001    ADD	SP, SP, #4
0x89CA	0x4770    BX	LR
0x89CC	0x10004001  	USART1_SR+0
; end of _UART1_Init_Advanced
__Lib_UART_123_45_6_UARTx_Init_Advanced:
;__Lib_UART_123_45_6.c, 319 :: 		
; parity start address is: 12 (R3)
; baud_rate start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x5BC8	0xB08B    SUB	SP, SP, #44
0x5BCA	0xF8CDE000  STR	LR, [SP, #0]
0x5BCE	0xB29A    UXTH	R2, R3
; parity end address is: 12 (R3)
; baud_rate end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; baud_rate start address is: 4 (R1)
; parity start address is: 8 (R2)
; stop_bits start address is: 12 (R3)
0x5BD0	0xF8BD302C  LDRH	R3, [SP, #44]
; module start address is: 24 (R6)
0x5BD4	0x9E0C    LDR	R6, [SP, #48]
;__Lib_UART_123_45_6.c, 323 :: 		
0x5BD6	0xAC06    ADD	R4, SP, #24
0x5BD8	0xF8AD3004  STRH	R3, [SP, #4]
0x5BDC	0xF8AD2008  STRH	R2, [SP, #8]
0x5BE0	0x9103    STR	R1, [SP, #12]
0x5BE2	0x9004    STR	R0, [SP, #16]
0x5BE4	0x4620    MOV	R0, R4
0x5BE6	0xF7FCFD3F  BL	_RCC_GetClocksFrequency+0
0x5BEA	0x9804    LDR	R0, [SP, #16]
0x5BEC	0x9903    LDR	R1, [SP, #12]
0x5BEE	0xF8BD2008  LDRH	R2, [SP, #8]
0x5BF2	0xF8BD3004  LDRH	R3, [SP, #4]
;__Lib_UART_123_45_6.c, 325 :: 		
0x5BF6	0x4C71    LDR	R4, [PC, #452]
0x5BF8	0x42A0    CMP	R0, R4
0x5BFA	0xD112    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced15
;__Lib_UART_123_45_6.c, 326 :: 		
0x5BFC	0x2501    MOVS	R5, #1
0x5BFE	0xB26D    SXTB	R5, R5
0x5C00	0x4C6F    LDR	R4, [PC, #444]
0x5C02	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 327 :: 		
0x5C04	0x4D6F    LDR	R5, [PC, #444]
0x5C06	0x4C70    LDR	R4, [PC, #448]
0x5C08	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 328 :: 		
0x5C0A	0x4D70    LDR	R5, [PC, #448]
0x5C0C	0x4C70    LDR	R4, [PC, #448]
0x5C0E	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 329 :: 		
0x5C10	0x4D70    LDR	R5, [PC, #448]
0x5C12	0x4C71    LDR	R4, [PC, #452]
0x5C14	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 330 :: 		
0x5C16	0x4D71    LDR	R5, [PC, #452]
0x5C18	0x4C71    LDR	R4, [PC, #452]
0x5C1A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 331 :: 		
0x5C1C	0x9C09    LDR	R4, [SP, #36]
0x5C1E	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 332 :: 		
0x5C20	0xE06C    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced16
L___Lib_UART_123_45_6_UARTx_Init_Advanced15:
;__Lib_UART_123_45_6.c, 333 :: 		
0x5C22	0x4C70    LDR	R4, [PC, #448]
0x5C24	0x42A0    CMP	R0, R4
0x5C26	0xD112    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced17
;__Lib_UART_123_45_6.c, 334 :: 		
0x5C28	0x2501    MOVS	R5, #1
0x5C2A	0xB26D    SXTB	R5, R5
0x5C2C	0x4C6E    LDR	R4, [PC, #440]
0x5C2E	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 335 :: 		
0x5C30	0x4D6E    LDR	R5, [PC, #440]
0x5C32	0x4C65    LDR	R4, [PC, #404]
0x5C34	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 336 :: 		
0x5C36	0x4D6E    LDR	R5, [PC, #440]
0x5C38	0x4C65    LDR	R4, [PC, #404]
0x5C3A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 337 :: 		
0x5C3C	0x4D6D    LDR	R5, [PC, #436]
0x5C3E	0x4C66    LDR	R4, [PC, #408]
0x5C40	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 338 :: 		
0x5C42	0x4D6D    LDR	R5, [PC, #436]
0x5C44	0x4C66    LDR	R4, [PC, #408]
0x5C46	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 339 :: 		
0x5C48	0x9C08    LDR	R4, [SP, #32]
0x5C4A	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 340 :: 		
0x5C4C	0xE056    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced18
L___Lib_UART_123_45_6_UARTx_Init_Advanced17:
;__Lib_UART_123_45_6.c, 341 :: 		
0x5C4E	0x4C6B    LDR	R4, [PC, #428]
0x5C50	0x42A0    CMP	R0, R4
0x5C52	0xD112    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced19
;__Lib_UART_123_45_6.c, 342 :: 		
0x5C54	0x2501    MOVS	R5, #1
0x5C56	0xB26D    SXTB	R5, R5
0x5C58	0x4C69    LDR	R4, [PC, #420]
0x5C5A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 343 :: 		
0x5C5C	0x4D69    LDR	R5, [PC, #420]
0x5C5E	0x4C5A    LDR	R4, [PC, #360]
0x5C60	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 344 :: 		
0x5C62	0x4D69    LDR	R5, [PC, #420]
0x5C64	0x4C5A    LDR	R4, [PC, #360]
0x5C66	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 345 :: 		
0x5C68	0x4D68    LDR	R5, [PC, #416]
0x5C6A	0x4C5B    LDR	R4, [PC, #364]
0x5C6C	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 346 :: 		
0x5C6E	0x4D68    LDR	R5, [PC, #416]
0x5C70	0x4C5B    LDR	R4, [PC, #364]
0x5C72	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 347 :: 		
0x5C74	0x9C08    LDR	R4, [SP, #32]
0x5C76	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 348 :: 		
0x5C78	0xE040    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced20
L___Lib_UART_123_45_6_UARTx_Init_Advanced19:
;__Lib_UART_123_45_6.c, 349 :: 		
0x5C7A	0x4C66    LDR	R4, [PC, #408]
0x5C7C	0x42A0    CMP	R0, R4
0x5C7E	0xD112    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced21
;__Lib_UART_123_45_6.c, 350 :: 		
0x5C80	0x2501    MOVS	R5, #1
0x5C82	0xB26D    SXTB	R5, R5
0x5C84	0x4C64    LDR	R4, [PC, #400]
0x5C86	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 351 :: 		
0x5C88	0x4D64    LDR	R5, [PC, #400]
0x5C8A	0x4C4F    LDR	R4, [PC, #316]
0x5C8C	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 352 :: 		
0x5C8E	0x4D64    LDR	R5, [PC, #400]
0x5C90	0x4C4F    LDR	R4, [PC, #316]
0x5C92	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 353 :: 		
0x5C94	0x4D63    LDR	R5, [PC, #396]
0x5C96	0x4C50    LDR	R4, [PC, #320]
0x5C98	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 354 :: 		
0x5C9A	0x4D63    LDR	R5, [PC, #396]
0x5C9C	0x4C50    LDR	R4, [PC, #320]
0x5C9E	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 355 :: 		
0x5CA0	0x9C08    LDR	R4, [SP, #32]
0x5CA2	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 356 :: 		
0x5CA4	0xE02A    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced22
L___Lib_UART_123_45_6_UARTx_Init_Advanced21:
;__Lib_UART_123_45_6.c, 357 :: 		
0x5CA6	0x4C61    LDR	R4, [PC, #388]
0x5CA8	0x42A0    CMP	R0, R4
0x5CAA	0xD112    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced23
;__Lib_UART_123_45_6.c, 358 :: 		
0x5CAC	0x2501    MOVS	R5, #1
0x5CAE	0xB26D    SXTB	R5, R5
0x5CB0	0x4C5F    LDR	R4, [PC, #380]
0x5CB2	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 359 :: 		
0x5CB4	0x4D5F    LDR	R5, [PC, #380]
0x5CB6	0x4C44    LDR	R4, [PC, #272]
0x5CB8	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 360 :: 		
0x5CBA	0x4D5F    LDR	R5, [PC, #380]
0x5CBC	0x4C44    LDR	R4, [PC, #272]
0x5CBE	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 361 :: 		
0x5CC0	0x4D5E    LDR	R5, [PC, #376]
0x5CC2	0x4C45    LDR	R4, [PC, #276]
0x5CC4	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 362 :: 		
0x5CC6	0x4D5E    LDR	R5, [PC, #376]
0x5CC8	0x4C45    LDR	R4, [PC, #276]
0x5CCA	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 363 :: 		
0x5CCC	0x9C08    LDR	R4, [SP, #32]
0x5CCE	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 364 :: 		
0x5CD0	0xE014    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced24
L___Lib_UART_123_45_6_UARTx_Init_Advanced23:
;__Lib_UART_123_45_6.c, 365 :: 		
0x5CD2	0x4C5C    LDR	R4, [PC, #368]
0x5CD4	0x42A0    CMP	R0, R4
0x5CD6	0xD111    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced25
;__Lib_UART_123_45_6.c, 366 :: 		
0x5CD8	0x2501    MOVS	R5, #1
0x5CDA	0xB26D    SXTB	R5, R5
0x5CDC	0x4C5A    LDR	R4, [PC, #360]
0x5CDE	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 367 :: 		
0x5CE0	0x4D5A    LDR	R5, [PC, #360]
0x5CE2	0x4C39    LDR	R4, [PC, #228]
0x5CE4	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 368 :: 		
0x5CE6	0x4D5A    LDR	R5, [PC, #360]
0x5CE8	0x4C39    LDR	R4, [PC, #228]
0x5CEA	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 369 :: 		
0x5CEC	0x4D59    LDR	R5, [PC, #356]
0x5CEE	0x4C3A    LDR	R4, [PC, #232]
0x5CF0	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 370 :: 		
0x5CF2	0x4D59    LDR	R5, [PC, #356]
0x5CF4	0x4C3A    LDR	R4, [PC, #232]
0x5CF6	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 371 :: 		
0x5CF8	0x9C09    LDR	R4, [SP, #36]
0x5CFA	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 372 :: 		
L___Lib_UART_123_45_6_UARTx_Init_Advanced25:
L___Lib_UART_123_45_6_UARTx_Init_Advanced24:
L___Lib_UART_123_45_6_UARTx_Init_Advanced22:
L___Lib_UART_123_45_6_UARTx_Init_Advanced20:
L___Lib_UART_123_45_6_UARTx_Init_Advanced18:
L___Lib_UART_123_45_6_UARTx_Init_Advanced16:
;__Lib_UART_123_45_6.c, 374 :: 		
0x5CFC	0xF8AD3004  STRH	R3, [SP, #4]
; module end address is: 24 (R6)
0x5D00	0xF8AD2008  STRH	R2, [SP, #8]
0x5D04	0x9103    STR	R1, [SP, #12]
0x5D06	0x9004    STR	R0, [SP, #16]
0x5D08	0x4630    MOV	R0, R6
0x5D0A	0xF000FC17  BL	_GPIO_Alternate_Function_Enable+0
0x5D0E	0x9804    LDR	R0, [SP, #16]
0x5D10	0x9903    LDR	R1, [SP, #12]
0x5D12	0xF8BD2008  LDRH	R2, [SP, #8]
0x5D16	0xF8BD3004  LDRH	R3, [SP, #4]
;__Lib_UART_123_45_6.c, 376 :: 		
0x5D1A	0xF2000510  ADDW	R5, R0, #16
0x5D1E	0x2400    MOVS	R4, #0
0x5D20	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 377 :: 		
0x5D22	0xF2000510  ADDW	R5, R0, #16
0x5D26	0x682C    LDR	R4, [R5, #0]
0x5D28	0x431C    ORRS	R4, R3
; stop_bits end address is: 12 (R3)
0x5D2A	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 378 :: 		
0x5D2C	0xF200050C  ADDW	R5, R0, #12
0x5D30	0x2400    MOVS	R4, #0
0x5D32	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 380 :: 		
0x5D34	0xB11A    CBZ	R2, L___Lib_UART_123_45_6_UARTx_Init_Advanced40
;__Lib_UART_123_45_6.c, 381 :: 		
0x5D36	0xF4426280  ORR	R2, R2, #1024
0x5D3A	0xB292    UXTH	R2, R2
; parity end address is: 8 (R2)
;__Lib_UART_123_45_6.c, 382 :: 		
0x5D3C	0xE7FF    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced26
L___Lib_UART_123_45_6_UARTx_Init_Advanced40:
;__Lib_UART_123_45_6.c, 380 :: 		
;__Lib_UART_123_45_6.c, 382 :: 		
L___Lib_UART_123_45_6_UARTx_Init_Advanced26:
;__Lib_UART_123_45_6.c, 384 :: 		
; parity start address is: 8 (R2)
0x5D3E	0xF200050C  ADDW	R5, R0, #12
0x5D42	0x682C    LDR	R4, [R5, #0]
0x5D44	0x4314    ORRS	R4, R2
; parity end address is: 8 (R2)
0x5D46	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 386 :: 		
0x5D48	0xF200060C  ADDW	R6, R0, #12
0x5D4C	0x2501    MOVS	R5, #1
0x5D4E	0x6834    LDR	R4, [R6, #0]
0x5D50	0xF365344D  BFI	R4, R5, #13, #1
0x5D54	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45_6.c, 387 :: 		
0x5D56	0xF200060C  ADDW	R6, R0, #12
0x5D5A	0x2501    MOVS	R5, #1
0x5D5C	0x6834    LDR	R4, [R6, #0]
0x5D5E	0xF36504C3  BFI	R4, R5, #3, #1
0x5D62	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45_6.c, 388 :: 		
0x5D64	0xF200060C  ADDW	R6, R0, #12
0x5D68	0x2501    MOVS	R5, #1
0x5D6A	0x6834    LDR	R4, [R6, #0]
0x5D6C	0xF3650482  BFI	R4, R5, #2, #1
0x5D70	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45_6.c, 389 :: 		
0x5D72	0xF2000514  ADDW	R5, R0, #20
0x5D76	0x2400    MOVS	R4, #0
0x5D78	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 394 :: 		
0x5D7A	0x9D05    LDR	R5, [SP, #20]
0x5D7C	0x2419    MOVS	R4, #25
0x5D7E	0x4365    MULS	R5, R4, R5
0x5D80	0x008C    LSLS	R4, R1, #2
; baud_rate end address is: 4 (R1)
0x5D82	0xFBB5F7F4  UDIV	R7, R5, R4
;__Lib_UART_123_45_6.c, 395 :: 		
0x5D86	0x2464    MOVS	R4, #100
0x5D88	0xFBB7F4F4  UDIV	R4, R7, R4
0x5D8C	0x0126    LSLS	R6, R4, #4
;__Lib_UART_123_45_6.c, 397 :: 		
0x5D8E	0x0935    LSRS	R5, R6, #4
0x5D90	0x2464    MOVS	R4, #100
0x5D92	0x436C    MULS	R4, R5, R4
0x5D94	0x1B3C    SUB	R4, R7, R4
;__Lib_UART_123_45_6.c, 398 :: 		
0x5D96	0x0124    LSLS	R4, R4, #4
0x5D98	0xF2040532  ADDW	R5, R4, #50
0x5D9C	0x2464    MOVS	R4, #100
0x5D9E	0xFBB5F4F4  UDIV	R4, R5, R4
0x5DA2	0xF004040F  AND	R4, R4, #15
0x5DA6	0xEA460404  ORR	R4, R6, R4, LSL #0
;__Lib_UART_123_45_6.c, 400 :: 		
0x5DAA	0xF2000508  ADDW	R5, R0, #8
; UART_Base end address is: 0 (R0)
0x5DAE	0xB2A4    UXTH	R4, R4
0x5DB0	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 401 :: 		
L_end_UARTx_Init_Advanced:
0x5DB2	0xF8DDE000  LDR	LR, [SP, #0]
0x5DB6	0xB00B    ADD	SP, SP, #44
0x5DB8	0x4770    BX	LR
0x5DBA	0xBF00    NOP
0x5DBC	0x10004001  	USART1_SR+0
0x5DC0	0x08904247  	RCC_APB2ENR+0
0x5DC4	0x51B90000  	_UART1_Write+0
0x5DC8	0xCA942000  	_UART_Wr_Ptr+0
0x5DCC	0xE1310000  	_UART1_Read+0
0x5DD0	0xCA982000  	_UART_Rd_Ptr+0
0x5DD4	0xE1490000  	_UART1_Data_Ready+0
0x5DD8	0xCA9C2000  	_UART_Rdy_Ptr+0
0x5DDC	0xA8910000  	_UART1_Tx_Idle+0
0x5DE0	0xCAA02000  	_UART_Tx_Idle_Ptr+0
0x5DE4	0x44004000  	USART2_SR+0
0x5DE8	0x08444247  	RCC_APB1ENR+0
0x5DEC	0x52A10000  	_UART2_Write+0
0x5DF0	0xAABD0000  	_UART2_Read+0
0x5DF4	0xAA750000  	_UART2_Data_Ready+0
0x5DF8	0xAA8D0000  	_UART2_Tx_Idle+0
0x5DFC	0x48004000  	USART3_SR+0
0x5E00	0x08484247  	RCC_APB1ENR+0
0x5E04	0x52850000  	_UART3_Write+0
0x5E08	0xA9D90000  	_UART3_Read+0
0x5E0C	0xA96D0000  	_UART3_Data_Ready+0
0x5E10	0xA9210000  	_UART3_Tx_Idle+0
0x5E14	0x4C004000  	UART4_SR+0
0x5E18	0x084C4247  	RCC_APB1ENR+0
0x5E1C	0x52690000  	_UART4_Write+0
0x5E20	0xAAA50000  	_UART4_Read+0
0x5E24	0xA9F10000  	_UART4_Data_Ready+0
0x5E28	0xA6910000  	_UART4_Tx_Idle+0
0x5E2C	0x50004000  	UART5_SR+0
0x5E30	0x08504247  	RCC_APB1ENR+0
0x5E34	0x54310000  	_UART5_Write+0
0x5E38	0xA6A90000  	_UART5_Read+0
0x5E3C	0xA8790000  	_UART5_Data_Ready+0
0x5E40	0xA6790000  	_UART5_Tx_Idle+0
0x5E44	0x14004001  	USART6_SR+0
0x5E48	0x08944247  	RCC_APB2ENR+0
0x5E4C	0x57590000  	_UART6_Write+0
0x5E50	0xA6C10000  	_UART6_Read+0
0x5E54	0xB9410000  	_UART6_Data_Ready+0
0x5E58	0xB9290000  	_UART6_Tx_Idle+0
; end of __Lib_UART_123_45_6_UARTx_Init_Advanced
fusion_v8_STM32F407ZG__uartInit_2:
;__fuv8_stm32f407zg_uart.c, 57 :: 		static T_mikrobus_ret _uartInit_2(const uint32_t* cfg)
; cfg start address is: 0 (R0)
0xDF54	0xB081    SUB	SP, SP, #4
0xDF56	0xF8CDE000  STR	LR, [SP, #0]
; cfg end address is: 0 (R0)
; cfg start address is: 0 (R0)
;__fuv8_stm32f407zg_uart.c, 59 :: 		UART2_Init_Advanced( (unsigned long) cfg[0], (unsigned int) cfg[1], (unsigned int) cfg[2], (unsigned int)cfg[3], &_GPIO_MODULE_USART2_PD56);
0xDF5A	0x4D0B    LDR	R5, [PC, #44]
0xDF5C	0xF200010C  ADDW	R1, R0, #12
0xDF60	0x680C    LDR	R4, [R1, #0]
0xDF62	0xF2000108  ADDW	R1, R0, #8
0xDF66	0x680B    LDR	R3, [R1, #0]
0xDF68	0x1D01    ADDS	R1, R0, #4
0xDF6A	0x680A    LDR	R2, [R1, #0]
0xDF6C	0x6801    LDR	R1, [R0, #0]
; cfg end address is: 0 (R0)
0xDF6E	0x4608    MOV	R0, R1
0xDF70	0xB291    UXTH	R1, R2
0xDF72	0xB29A    UXTH	R2, R3
0xDF74	0xB2A3    UXTH	R3, R4
0xDF76	0xB420    PUSH	(R5)
0xDF78	0xF7FBF9DA  BL	_UART2_Init_Advanced+0
0xDF7C	0xB001    ADD	SP, SP, #4
;__fuv8_stm32f407zg_uart.c, 60 :: 		return _MIKROBUS_OK;
0xDF7E	0x2000    MOVS	R0, __MIKROBUS_OK
;__fuv8_stm32f407zg_uart.c, 61 :: 		}
L_end__uartInit_2:
0xDF80	0xF8DDE000  LDR	LR, [SP, #0]
0xDF84	0xB001    ADD	SP, SP, #4
0xDF86	0x4770    BX	LR
0xDF88	0xE6A00001  	__GPIO_MODULE_USART2_PD56+0
; end of fusion_v8_STM32F407ZG__uartInit_2
_UART2_Init_Advanced:
;__Lib_UART_123_45_6.c, 410 :: 		
; stop_bits start address is: 12 (R3)
; parity start address is: 8 (R2)
; data_bits start address is: 4 (R1)
; baud_rate start address is: 0 (R0)
0x9330	0xB081    SUB	SP, SP, #4
0x9332	0xF8CDE000  STR	LR, [SP, #0]
; stop_bits end address is: 12 (R3)
; parity end address is: 8 (R2)
; data_bits end address is: 4 (R1)
; baud_rate end address is: 0 (R0)
; baud_rate start address is: 0 (R0)
; data_bits start address is: 4 (R1)
; parity start address is: 8 (R2)
; stop_bits start address is: 12 (R3)
; module start address is: 20 (R5)
0x9336	0x9D01    LDR	R5, [SP, #4]
;__Lib_UART_123_45_6.c, 412 :: 		
0x9338	0x462C    MOV	R4, R5
; module end address is: 20 (R5)
0x933A	0xB410    PUSH	(R4)
; parity end address is: 8 (R2)
0x933C	0xB408    PUSH	(R3)
0x933E	0xB293    UXTH	R3, R2
0x9340	0xB28A    UXTH	R2, R1
; data_bits end address is: 4 (R1)
0x9342	0x4601    MOV	R1, R0
; baud_rate end address is: 0 (R0)
0x9344	0x4803    LDR	R0, [PC, #12]
; stop_bits end address is: 12 (R3)
0x9346	0xF7FCFC3F  BL	__Lib_UART_123_45_6_UARTx_Init_Advanced+0
0x934A	0xB002    ADD	SP, SP, #8
;__Lib_UART_123_45_6.c, 413 :: 		
L_end_UART2_Init_Advanced:
0x934C	0xF8DDE000  LDR	LR, [SP, #0]
0x9350	0xB001    ADD	SP, SP, #4
0x9352	0x4770    BX	LR
0x9354	0x44004000  	USART2_SR+0
; end of _UART2_Init_Advanced
fusion_v8_STM32F407ZG__uartInit_3:
;__fuv8_stm32f407zg_uart.c, 63 :: 		static T_mikrobus_ret _uartInit_3(const uint32_t* cfg)
; cfg start address is: 0 (R0)
0xDFBC	0xB081    SUB	SP, SP, #4
0xDFBE	0xF8CDE000  STR	LR, [SP, #0]
; cfg end address is: 0 (R0)
; cfg start address is: 0 (R0)
;__fuv8_stm32f407zg_uart.c, 65 :: 		UART3_Init_Advanced( (unsigned long) cfg[0], (unsigned int) cfg[1], (unsigned int) cfg[2], (unsigned int)cfg[3], &_GPIO_MODULE_USART3_PD89);
0xDFC2	0x4D0B    LDR	R5, [PC, #44]
0xDFC4	0xF200010C  ADDW	R1, R0, #12
0xDFC8	0x680C    LDR	R4, [R1, #0]
0xDFCA	0xF2000108  ADDW	R1, R0, #8
0xDFCE	0x680B    LDR	R3, [R1, #0]
0xDFD0	0x1D01    ADDS	R1, R0, #4
0xDFD2	0x680A    LDR	R2, [R1, #0]
0xDFD4	0x6801    LDR	R1, [R0, #0]
; cfg end address is: 0 (R0)
0xDFD6	0x4608    MOV	R0, R1
0xDFD8	0xB291    UXTH	R1, R2
0xDFDA	0xB29A    UXTH	R2, R3
0xDFDC	0xB2A3    UXTH	R3, R4
0xDFDE	0xB420    PUSH	(R5)
0xDFE0	0xF7FAFCAC  BL	_UART3_Init_Advanced+0
0xDFE4	0xB001    ADD	SP, SP, #4
;__fuv8_stm32f407zg_uart.c, 66 :: 		return _MIKROBUS_OK;
0xDFE6	0x2000    MOVS	R0, __MIKROBUS_OK
;__fuv8_stm32f407zg_uart.c, 67 :: 		}
L_end__uartInit_3:
0xDFE8	0xF8DDE000  LDR	LR, [SP, #0]
0xDFEC	0xB001    ADD	SP, SP, #4
0xDFEE	0x4770    BX	LR
0xDFF0	0xE8BC0001  	__GPIO_MODULE_USART3_PD89+0
; end of fusion_v8_STM32F407ZG__uartInit_3
_UART3_Init_Advanced:
;__Lib_UART_123_45_6.c, 416 :: 		
; stop_bits start address is: 12 (R3)
; parity start address is: 8 (R2)
; data_bits start address is: 4 (R1)
; baud_rate start address is: 0 (R0)
0x893C	0xB081    SUB	SP, SP, #4
0x893E	0xF8CDE000  STR	LR, [SP, #0]
; stop_bits end address is: 12 (R3)
; parity end address is: 8 (R2)
; data_bits end address is: 4 (R1)
; baud_rate end address is: 0 (R0)
; baud_rate start address is: 0 (R0)
; data_bits start address is: 4 (R1)
; parity start address is: 8 (R2)
; stop_bits start address is: 12 (R3)
; module start address is: 20 (R5)
0x8942	0x9D01    LDR	R5, [SP, #4]
;__Lib_UART_123_45_6.c, 418 :: 		
0x8944	0x462C    MOV	R4, R5
; module end address is: 20 (R5)
0x8946	0xB410    PUSH	(R4)
; parity end address is: 8 (R2)
0x8948	0xB408    PUSH	(R3)
0x894A	0xB293    UXTH	R3, R2
0x894C	0xB28A    UXTH	R2, R1
; data_bits end address is: 4 (R1)
0x894E	0x4601    MOV	R1, R0
; baud_rate end address is: 0 (R0)
0x8950	0x4803    LDR	R0, [PC, #12]
; stop_bits end address is: 12 (R3)
0x8952	0xF7FDF939  BL	__Lib_UART_123_45_6_UARTx_Init_Advanced+0
0x8956	0xB002    ADD	SP, SP, #8
;__Lib_UART_123_45_6.c, 419 :: 		
L_end_UART3_Init_Advanced:
0x8958	0xF8DDE000  LDR	LR, [SP, #0]
0x895C	0xB001    ADD	SP, SP, #4
0x895E	0x4770    BX	LR
0x8960	0x48004000  	USART3_SR+0
; end of _UART3_Init_Advanced
fusion_v8_STM32F407ZG__uartInit_4:
;__fuv8_stm32f407zg_uart.c, 69 :: 		static T_mikrobus_ret _uartInit_4(const uint32_t* cfg)
; cfg start address is: 0 (R0)
0xE0F8	0xB081    SUB	SP, SP, #4
0xE0FA	0xF8CDE000  STR	LR, [SP, #0]
; cfg end address is: 0 (R0)
; cfg start address is: 0 (R0)
;__fuv8_stm32f407zg_uart.c, 71 :: 		UART6_Init_Advanced( (unsigned long) cfg[0], (unsigned int) cfg[1], (unsigned int) cfg[2], (unsigned int)cfg[3], &_GPIO_MODULE_USART6_PC67);
0xE0FE	0x4D0B    LDR	R5, [PC, #44]
0xE100	0xF200010C  ADDW	R1, R0, #12
0xE104	0x680C    LDR	R4, [R1, #0]
0xE106	0xF2000108  ADDW	R1, R0, #8
0xE10A	0x680B    LDR	R3, [R1, #0]
0xE10C	0x1D01    ADDS	R1, R0, #4
0xE10E	0x680A    LDR	R2, [R1, #0]
0xE110	0x6801    LDR	R1, [R0, #0]
; cfg end address is: 0 (R0)
0xE112	0x4608    MOV	R0, R1
0xE114	0xB291    UXTH	R1, R2
0xE116	0xB29A    UXTH	R2, R3
0xE118	0xB2A3    UXTH	R3, R4
0xE11A	0xB420    PUSH	(R5)
0xE11C	0xF7FAFC22  BL	_UART6_Init_Advanced+0
0xE120	0xB001    ADD	SP, SP, #4
;__fuv8_stm32f407zg_uart.c, 72 :: 		return _MIKROBUS_OK;
0xE122	0x2000    MOVS	R0, __MIKROBUS_OK
;__fuv8_stm32f407zg_uart.c, 73 :: 		}
L_end__uartInit_4:
0xE124	0xF8DDE000  LDR	LR, [SP, #0]
0xE128	0xB001    ADD	SP, SP, #4
0xE12A	0x4770    BX	LR
0xE12C	0xE8500001  	__GPIO_MODULE_USART6_PC67+0
; end of fusion_v8_STM32F407ZG__uartInit_4
_UART6_Init_Advanced:
;__Lib_UART_123_45_6.c, 434 :: 		
; stop_bits start address is: 12 (R3)
; parity start address is: 8 (R2)
; data_bits start address is: 4 (R1)
; baud_rate start address is: 0 (R0)
0x8964	0xB081    SUB	SP, SP, #4
0x8966	0xF8CDE000  STR	LR, [SP, #0]
; stop_bits end address is: 12 (R3)
; parity end address is: 8 (R2)
; data_bits end address is: 4 (R1)
; baud_rate end address is: 0 (R0)
; baud_rate start address is: 0 (R0)
; data_bits start address is: 4 (R1)
; parity start address is: 8 (R2)
; stop_bits start address is: 12 (R3)
; module start address is: 20 (R5)
0x896A	0x9D01    LDR	R5, [SP, #4]
;__Lib_UART_123_45_6.c, 436 :: 		
0x896C	0x462C    MOV	R4, R5
; module end address is: 20 (R5)
0x896E	0xB410    PUSH	(R4)
; parity end address is: 8 (R2)
0x8970	0xB408    PUSH	(R3)
0x8972	0xB293    UXTH	R3, R2
0x8974	0xB28A    UXTH	R2, R1
; data_bits end address is: 4 (R1)
0x8976	0x4601    MOV	R1, R0
; baud_rate end address is: 0 (R0)
0x8978	0x4803    LDR	R0, [PC, #12]
; stop_bits end address is: 12 (R3)
0x897A	0xF7FDF925  BL	__Lib_UART_123_45_6_UARTx_Init_Advanced+0
0x897E	0xB002    ADD	SP, SP, #8
;__Lib_UART_123_45_6.c, 437 :: 		
L_end_UART6_Init_Advanced:
0x8980	0xF8DDE000  LDR	LR, [SP, #0]
0x8984	0xB001    ADD	SP, SP, #4
0x8986	0x4770    BX	LR
0x8988	0x14004001  	USART6_SR+0
; end of _UART6_Init_Advanced
fusion_v8_STM32F407ZG__uartInit_5:
;__fuv8_stm32f407zg_uart.c, 75 :: 		static T_mikrobus_ret _uartInit_5(const uint32_t* cfg)
; cfg start address is: 0 (R0)
0xC938	0xB081    SUB	SP, SP, #4
0xC93A	0xF8CDE000  STR	LR, [SP, #0]
; cfg end address is: 0 (R0)
; cfg start address is: 0 (R0)
;__fuv8_stm32f407zg_uart.c, 77 :: 		UART6_Init_Advanced( (unsigned long) cfg[0], (unsigned int) cfg[1], (unsigned int) cfg[2], (unsigned int)cfg[3], &_GPIO_MODULE_USART6_PC67);
0xC93E	0x4D0B    LDR	R5, [PC, #44]
0xC940	0xF200010C  ADDW	R1, R0, #12
0xC944	0x680C    LDR	R4, [R1, #0]
0xC946	0xF2000108  ADDW	R1, R0, #8
0xC94A	0x680B    LDR	R3, [R1, #0]
0xC94C	0x1D01    ADDS	R1, R0, #4
0xC94E	0x680A    LDR	R2, [R1, #0]
0xC950	0x6801    LDR	R1, [R0, #0]
; cfg end address is: 0 (R0)
0xC952	0x4608    MOV	R0, R1
0xC954	0xB291    UXTH	R1, R2
0xC956	0xB29A    UXTH	R2, R3
0xC958	0xB2A3    UXTH	R3, R4
0xC95A	0xB420    PUSH	(R5)
0xC95C	0xF7FCF802  BL	_UART6_Init_Advanced+0
0xC960	0xB001    ADD	SP, SP, #4
;__fuv8_stm32f407zg_uart.c, 78 :: 		return _MIKROBUS_OK;
0xC962	0x2000    MOVS	R0, __MIKROBUS_OK
;__fuv8_stm32f407zg_uart.c, 79 :: 		}
L_end__uartInit_5:
0xC964	0xF8DDE000  LDR	LR, [SP, #0]
0xC968	0xB001    ADD	SP, SP, #4
0xC96A	0x4770    BX	LR
0xC96C	0xE8500001  	__GPIO_MODULE_USART6_PC67+0
; end of fusion_v8_STM32F407ZG__uartInit_5
_applicationInit:
;ThermalCameraDemo_main.c, 146 :: 		void applicationInit()
0x113B8	0xB081    SUB	SP, SP, #4
0x113BA	0xF8CDE000  STR	LR, [SP, #0]
;ThermalCameraDemo_main.c, 149 :: 		g2c_configTimer();
0x113BE	0xF7FFFB9B  BL	ThermalCameraDemo_main_g2c_configTimer+0
;ThermalCameraDemo_main.c, 152 :: 		g2c_uartDriverInit((T_G2C_P)&_MIKROBUS4_GPIO, (T_G2C_P)&_MIKROBUS4_UART);
0x113C2	0x494D    LDR	R1, [PC, #308]
0x113C4	0x484D    LDR	R0, [PC, #308]
0x113C6	0xF7FFFB07  BL	_g2c_uartDriverInit+0
;ThermalCameraDemo_main.c, 153 :: 		g2c_coreInit( g2c_default_handler, 1500 );
0x113CA	0x484D    LDR	R0, [PC, #308]
0x113CC	0xF24051DC  MOVW	R1, #1500
0x113D0	0xF7FFFB1C  BL	_g2c_coreInit+0
;ThermalCameraDemo_main.c, 154 :: 		g2c_modulePower( 0 );
0x113D4	0x2000    MOVS	R0, #0
0x113D6	0xF7FFFF3F  BL	_g2c_modulePower+0
;ThermalCameraDemo_main.c, 155 :: 		g2c_moduleReset();
0x113DA	0xF7FFFF85  BL	_g2c_moduleReset+0
;ThermalCameraDemo_main.c, 158 :: 		g2c_cmdSingle( &_ATE[0] );
0x113DE	0x4849    LDR	R0, [PC, #292]
0x113E0	0xF7FFFF9C  BL	_g2c_cmdSingle+0
;ThermalCameraDemo_main.c, 159 :: 		g2c_cmdSingle( &_AT[0] );
0x113E4	0x4848    LDR	R0, [PC, #288]
0x113E6	0xF7FFFF99  BL	_g2c_cmdSingle+0
;ThermalCameraDemo_main.c, 160 :: 		g2c_cmdSingle( &_AT_CEN[0] );
0x113EA	0x4848    LDR	R0, [PC, #288]
0x113EC	0xF7FFFF96  BL	_g2c_cmdSingle+0
;ThermalCameraDemo_main.c, 161 :: 		Delay_ms(1000);
0x113F0	0xF64757FE  MOVW	R7, #32254
0x113F4	0xF2C03756  MOVT	R7, #854
L_applicationInit2:
0x113F8	0x1E7F    SUBS	R7, R7, #1
0x113FA	0xD1FD    BNE	L_applicationInit2
0x113FC	0xBF00    NOP
0x113FE	0xBF00    NOP
0x11400	0xBF00    NOP
0x11402	0xBF00    NOP
0x11404	0xBF00    NOP
;ThermalCameraDemo_main.c, 162 :: 		g2c_cmdSingle  ( "AT+NWCR=\"MikroE Public\",\"mikroe.guest\"");
0x11406	0x4842    LDR	R0, [PC, #264]
0x11408	0xF7FFFF88  BL	_g2c_cmdSingle+0
;ThermalCameraDemo_main.c, 163 :: 		Delay_ms(1000);
0x1140C	0xF64757FE  MOVW	R7, #32254
0x11410	0xF2C03756  MOVT	R7, #854
0x11414	0xBF00    NOP
0x11416	0xBF00    NOP
L_applicationInit4:
0x11418	0x1E7F    SUBS	R7, R7, #1
0x1141A	0xD1FD    BNE	L_applicationInit4
0x1141C	0xBF00    NOP
0x1141E	0xBF00    NOP
0x11420	0xBF00    NOP
;ThermalCameraDemo_main.c, 164 :: 		g2c_cmdSingle( &_AT_NWC[0] );
0x11422	0x483C    LDR	R0, [PC, #240]
0x11424	0xF7FFFF7A  BL	_g2c_cmdSingle+0
;ThermalCameraDemo_main.c, 165 :: 		Delay_ms(1000);
0x11428	0xF64757FE  MOVW	R7, #32254
0x1142C	0xF2C03756  MOVT	R7, #854
L_applicationInit6:
0x11430	0x1E7F    SUBS	R7, R7, #1
0x11432	0xD1FD    BNE	L_applicationInit6
0x11434	0xBF00    NOP
0x11436	0xBF00    NOP
0x11438	0xBF00    NOP
0x1143A	0xBF00    NOP
0x1143C	0xBF00    NOP
;ThermalCameraDemo_main.c, 166 :: 		g2c_cmdSingle ( "AT+BRCR=\"9rms0hfizvktyw5d\",\"45c6e643-2cc2-4257-bbab-cf89db804af6\"" );
0x1143E	0x4836    LDR	R0, [PC, #216]
0x11440	0xF7FFFF6C  BL	_g2c_cmdSingle+0
;ThermalCameraDemo_main.c, 167 :: 		Delay_ms(1000);
0x11444	0xF64757FE  MOVW	R7, #32254
0x11448	0xF2C03756  MOVT	R7, #854
0x1144C	0xBF00    NOP
0x1144E	0xBF00    NOP
L_applicationInit8:
0x11450	0x1E7F    SUBS	R7, R7, #1
0x11452	0xD1FD    BNE	L_applicationInit8
0x11454	0xBF00    NOP
0x11456	0xBF00    NOP
0x11458	0xBF00    NOP
;ThermalCameraDemo_main.c, 168 :: 		g2c_cmdSingle( &_AT_BRC[0] );
0x1145A	0x4830    LDR	R0, [PC, #192]
0x1145C	0xF7FFFF5E  BL	_g2c_cmdSingle+0
;ThermalCameraDemo_main.c, 169 :: 		Delay_ms(1000);
0x11460	0xF64757FE  MOVW	R7, #32254
0x11464	0xF2C03756  MOVT	R7, #854
L_applicationInit10:
0x11468	0x1E7F    SUBS	R7, R7, #1
0x1146A	0xD1FD    BNE	L_applicationInit10
0x1146C	0xBF00    NOP
0x1146E	0xBF00    NOP
0x11470	0xBF00    NOP
0x11472	0xBF00    NOP
0x11474	0xBF00    NOP
;ThermalCameraDemo_main.c, 171 :: 		taskTime = 0;
0x11476	0x2100    MOVS	R1, #0
0x11478	0x4829    LDR	R0, [PC, #164]
0x1147A	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_main.c, 174 :: 		matrixrgb_spiDriverInit( (T_MATRIXRGB_P)&_MIKROBUS3_GPIO, (T_MATRIXRGB_P)&_MIKROBUS3_SPI );
0x1147C	0x4929    LDR	R1, [PC, #164]
0x1147E	0x482A    LDR	R0, [PC, #168]
0x11480	0xF7FFFB66  BL	_matrixrgb_spiDriverInit+0
;ThermalCameraDemo_main.c, 175 :: 		matrixrgb_deviceReset();
0x11484	0xF7FFFC0C  BL	_matrixrgb_deviceReset+0
;ThermalCameraDemo_main.c, 177 :: 		matrixrgb_deviceInit( _MATRIXRGB_PATTERN_4S_MAP_6MM );
0x11488	0x200F    MOVS	R0, #15
0x1148A	0xF7FFFB75  BL	_matrixrgb_deviceInit+0
;ThermalCameraDemo_main.c, 178 :: 		matrixrgb_setPower( 1 );
0x1148E	0x2001    MOVS	R0, #1
0x11490	0xF7FEFAF6  BL	_matrixrgb_setPower+0
;ThermalCameraDemo_main.c, 179 :: 		Delay_1sec();
0x11494	0xF7FCFDB0  BL	_Delay_1sec+0
;ThermalCameraDemo_main.c, 181 :: 		matrixrgb_setBrightness( 2 );
0x11498	0x2002    MOVS	R0, #2
0x1149A	0xF7FFFA1F  BL	_matrixrgb_setBrightness+0
;ThermalCameraDemo_main.c, 182 :: 		matrixrgb_drawImage(TMP_IMAGE3_bmp);
0x1149E	0x4823    LDR	R0, [PC, #140]
0x114A0	0xF7FFFA4E  BL	_matrixrgb_drawImage+0
;ThermalCameraDemo_main.c, 185 :: 		irgrid2_i2cDriverInit( (T_IRGRID2_P)&_MIKROBUS2_GPIO, (T_IRGRID2_P)&_MIKROBUS2_I2C, 0x33 );
0x114A4	0x2233    MOVS	R2, #51
0x114A6	0x4922    LDR	R1, [PC, #136]
0x114A8	0x4822    LDR	R0, [PC, #136]
0x114AA	0xF7FFFA37  BL	_irgrid2_i2cDriverInit+0
;ThermalCameraDemo_main.c, 187 :: 		irgrid2_readEEPROM(eeMLX90640);
0x114AE	0x4822    LDR	R0, [PC, #136]
0x114B0	0xF7FFFF0C  BL	_irgrid2_readEEPROM+0
;ThermalCameraDemo_main.c, 188 :: 		irgrid2_ExtractParameters(eeMLX90640, &mlx90640);
0x114B4	0x4921    LDR	R1, [PC, #132]
0x114B6	0x4820    LDR	R0, [PC, #128]
0x114B8	0xF7FFFE82  BL	_irgrid2_ExtractParameters+0
;ThermalCameraDemo_main.c, 189 :: 		irgrid2_setRefreshRate( 0x03 ); // 4 Hz
0x114BC	0x2003    MOVS	R0, #3
0x114BE	0xF7FEF993  BL	_irgrid2_setRefreshRate+0
;ThermalCameraDemo_main.c, 192 :: 		proxfusion2_i2cDriverInit( (T_PROXFUSION2_P)&_MIKROBUS5_GPIO, (T_PROXFUSION2_P)&_MIKROBUS5_I2C, 0x44 );
0x114C2	0x2244    MOVS	R2, #68
0x114C4	0x491E    LDR	R1, [PC, #120]
0x114C6	0x481F    LDR	R0, [PC, #124]
0x114C8	0xF7FEF8FC  BL	_proxfusion2_i2cDriverInit+0
;ThermalCameraDemo_main.c, 193 :: 		proxfusion2_init();
0x114CC	0xF7FEF8D4  BL	_proxfusion2_init+0
;ThermalCameraDemo_main.c, 194 :: 		proxfusion2_defaultConfig();
0x114D0	0xF7FDF96A  BL	_proxfusion2_defaultConfig+0
;ThermalCameraDemo_main.c, 195 :: 		Delay_100ms();
0x114D4	0xF7FCFDF4  BL	_Delay_100ms+0
;ThermalCameraDemo_main.c, 197 :: 		Delay_ms( 1000 );
0x114D8	0xF64757FE  MOVW	R7, #32254
0x114DC	0xF2C03756  MOVT	R7, #854
L_applicationInit12:
0x114E0	0x1E7F    SUBS	R7, R7, #1
0x114E2	0xD1FD    BNE	L_applicationInit12
0x114E4	0xBF00    NOP
0x114E6	0xBF00    NOP
0x114E8	0xBF00    NOP
0x114EA	0xBF00    NOP
0x114EC	0xBF00    NOP
;ThermalCameraDemo_main.c, 198 :: 		}
L_end_applicationInit:
0x114EE	0xF8DDE000  LDR	LR, [SP, #0]
0x114F2	0xB001    ADD	SP, SP, #4
0x114F4	0x4770    BX	LR
0x114F6	0xBF00    NOP
0x114F8	0xEC6C0001  	__MIKROBUS4_UART+0
0x114FC	0xEA000001  	__MIKROBUS4_GPIO+0
0x11500	0x103D0001  	_g2c_default_handler+0
0x11504	0x2B682000  	ThermalCameraDemo_main__ATE+0
0x11508	0x2B6D2000  	ThermalCameraDemo_main__AT+0
0x1150C	0x2B702000  	ThermalCameraDemo_main__AT_CEN+0
0x11510	0x2B792000  	?lstr1_ThermalCameraDemo_main+0
0x11514	0x2BA02000  	ThermalCameraDemo_main__AT_NWC+0
0x11518	0x2BA92000  	?lstr2_ThermalCameraDemo_main+0
0x1151C	0x2BEB2000  	ThermalCameraDemo_main__AT_BRC+0
0x11520	0x84122000  	_taskTime+0
0x11524	0xEC780001  	__MIKROBUS3_SPI+0
0x11528	0xEA600001  	__MIKROBUS3_GPIO+0
0x1152C	0x97A60001  	_TMP_IMAGE3_bmp+0
0x11530	0xEC600001  	__MIKROBUS2_I2C+0
0x11534	0xEAC00001  	__MIKROBUS2_GPIO+0
0x11538	0x84142000  	_eeMLX90640+0
0x1153C	0x8A942000  	_mlx90640+0
0x11540	0xEC540001  	__MIKROBUS5_I2C+0
0x11544	0xEB200001  	__MIKROBUS5_GPIO+0
; end of _applicationInit
ThermalCameraDemo_main_g2c_configTimer:
;demo_timer.h, 14 :: 		static void g2c_configTimer()
0x10AF8	0xB081    SUB	SP, SP, #4
0x10AFA	0xF8CDE000  STR	LR, [SP, #0]
;demo_timer.h, 16 :: 		RCC_APB1ENR.TIM2EN = 1;
0x10AFE	0x2101    MOVS	R1, #1
0x10B00	0xB249    SXTB	R1, R1
0x10B02	0x480E    LDR	R0, [PC, #56]
0x10B04	0x6001    STR	R1, [R0, #0]
;demo_timer.h, 17 :: 		TIM2_CR1.CEN = 0;
0x10B06	0x2100    MOVS	R1, #0
0x10B08	0xB249    SXTB	R1, R1
0x10B0A	0x480D    LDR	R0, [PC, #52]
0x10B0C	0x6001    STR	R1, [R0, #0]
;demo_timer.h, 18 :: 		TIM2_PSC = 2;
0x10B0E	0x2102    MOVS	R1, #2
0x10B10	0x480C    LDR	R0, [PC, #48]
0x10B12	0x6001    STR	R1, [R0, #0]
;demo_timer.h, 19 :: 		TIM2_ARR = 55999;
0x10B14	0xF64D21BF  MOVW	R1, #55999
0x10B18	0x480B    LDR	R0, [PC, #44]
0x10B1A	0x6001    STR	R1, [R0, #0]
;demo_timer.h, 20 :: 		NVIC_IntEnable(IVT_INT_TIM2);
0x10B1C	0xF240002C  MOVW	R0, #44
0x10B20	0xF7FBFF26  BL	_NVIC_IntEnable+0
;demo_timer.h, 21 :: 		TIM2_DIER.UIE = 1;
0x10B24	0x2101    MOVS	R1, #1
0x10B26	0xB249    SXTB	R1, R1
0x10B28	0x4808    LDR	R0, [PC, #32]
0x10B2A	0x6001    STR	R1, [R0, #0]
;demo_timer.h, 22 :: 		TIM2_CR1.CEN = 1;
0x10B2C	0x4804    LDR	R0, [PC, #16]
0x10B2E	0x6001    STR	R1, [R0, #0]
;demo_timer.h, 23 :: 		EnableInterrupts();
0x10B30	0xF7FBFEEC  BL	_EnableInterrupts+0
;demo_timer.h, 24 :: 		}
L_end_g2c_configTimer:
0x10B34	0xF8DDE000  LDR	LR, [SP, #0]
0x10B38	0xB001    ADD	SP, SP, #4
0x10B3A	0x4770    BX	LR
0x10B3C	0x08004247  	RCC_APB1ENR+0
0x10B40	0x00004200  	TIM2_CR1+0
0x10B44	0x00284000  	TIM2_PSC+0
0x10B48	0x002C4000  	TIM2_ARR+0
0x10B4C	0x01804200  	TIM2_DIER+0
; end of ThermalCameraDemo_main_g2c_configTimer
_NVIC_IntEnable:
;__Lib_System_4XX.c, 172 :: 		
; ivt start address is: 0 (R0)
0xC970	0xB081    SUB	SP, SP, #4
; ivt end address is: 0 (R0)
; ivt start address is: 0 (R0)
;__Lib_System_4XX.c, 184 :: 		
0xC972	0x2804    CMP	R0, #4
0xC974	0xD106    BNE	L_NVIC_IntEnable6
; ivt end address is: 0 (R0)
;__Lib_System_4XX.c, 189 :: 		
0xC976	0x4919    LDR	R1, [PC, #100]
0xC978	0x6809    LDR	R1, [R1, #0]
0xC97A	0xF4413280  ORR	R2, R1, #65536
0xC97E	0x4917    LDR	R1, [PC, #92]
0xC980	0x600A    STR	R2, [R1, #0]
;__Lib_System_4XX.c, 190 :: 		
0xC982	0xE028    B	L_NVIC_IntEnable7
L_NVIC_IntEnable6:
;__Lib_System_4XX.c, 191 :: 		
; ivt start address is: 0 (R0)
0xC984	0x2805    CMP	R0, #5
0xC986	0xD106    BNE	L_NVIC_IntEnable8
; ivt end address is: 0 (R0)
;__Lib_System_4XX.c, 196 :: 		
0xC988	0x4914    LDR	R1, [PC, #80]
0xC98A	0x6809    LDR	R1, [R1, #0]
0xC98C	0xF4413200  ORR	R2, R1, #131072
0xC990	0x4912    LDR	R1, [PC, #72]
0xC992	0x600A    STR	R2, [R1, #0]
;__Lib_System_4XX.c, 197 :: 		
0xC994	0xE01F    B	L_NVIC_IntEnable9
L_NVIC_IntEnable8:
;__Lib_System_4XX.c, 198 :: 		
; ivt start address is: 0 (R0)
0xC996	0x2806    CMP	R0, #6
0xC998	0xD106    BNE	L_NVIC_IntEnable10
; ivt end address is: 0 (R0)
;__Lib_System_4XX.c, 203 :: 		
0xC99A	0x4910    LDR	R1, [PC, #64]
0xC99C	0x6809    LDR	R1, [R1, #0]
0xC99E	0xF4412280  ORR	R2, R1, #262144
0xC9A2	0x490E    LDR	R1, [PC, #56]
0xC9A4	0x600A    STR	R2, [R1, #0]
;__Lib_System_4XX.c, 204 :: 		
0xC9A6	0xE016    B	L_NVIC_IntEnable11
L_NVIC_IntEnable10:
;__Lib_System_4XX.c, 205 :: 		
; ivt start address is: 0 (R0)
0xC9A8	0x280F    CMP	R0, #15
0xC9AA	0xD106    BNE	L_NVIC_IntEnable12
; ivt end address is: 0 (R0)
;__Lib_System_4XX.c, 210 :: 		
0xC9AC	0x490C    LDR	R1, [PC, #48]
0xC9AE	0x6809    LDR	R1, [R1, #0]
0xC9B0	0xF0410202  ORR	R2, R1, #2
0xC9B4	0x490A    LDR	R1, [PC, #40]
0xC9B6	0x600A    STR	R2, [R1, #0]
;__Lib_System_4XX.c, 211 :: 		
0xC9B8	0xE00D    B	L_NVIC_IntEnable13
L_NVIC_IntEnable12:
;__Lib_System_4XX.c, 212 :: 		
; ivt start address is: 0 (R0)
0xC9BA	0x2810    CMP	R0, #16
0xC9BC	0xD30B    BCC	L_NVIC_IntEnable14
;__Lib_System_4XX.c, 217 :: 		
0xC9BE	0xF2A00410  SUBW	R4, R0, #16
; ivt end address is: 0 (R0)
0xC9C2	0x0961    LSRS	R1, R4, #5
0xC9C4	0x008A    LSLS	R2, R1, #2
0xC9C6	0x4907    LDR	R1, [PC, #28]
0xC9C8	0x188B    ADDS	R3, R1, R2
;__Lib_System_4XX.c, 218 :: 		
0xC9CA	0xF004021F  AND	R2, R4, #31
0xC9CE	0xF04F0101  MOV	R1, #1
0xC9D2	0x4091    LSLS	R1, R2
0xC9D4	0x6019    STR	R1, [R3, #0]
;__Lib_System_4XX.c, 219 :: 		
L_NVIC_IntEnable14:
L_NVIC_IntEnable13:
L_NVIC_IntEnable11:
L_NVIC_IntEnable9:
L_NVIC_IntEnable7:
;__Lib_System_4XX.c, 220 :: 		
L_end_NVIC_IntEnable:
0xC9D6	0xB001    ADD	SP, SP, #4
0xC9D8	0x4770    BX	LR
0xC9DA	0xBF00    NOP
0xC9DC	0xED24E000  	SCB_SHCRS+0
0xC9E0	0xE010E000  	STK_CTRL+0
0xC9E4	0xE100E000  	NVIC_ISER0+0
; end of _NVIC_IntEnable
_EnableInterrupts:
;__Lib_System_4XX.c, 123 :: 		
0xC90C	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 126 :: 		
0xC90E	0xF3EF8C10  MRS	R12, #16
0xC912	0x4660    MOV	R0, R12
; result start address is: 0 (R0)
;__Lib_System_4XX.c, 127 :: 		
0xC914	0xB662    CPSIE	i
;__Lib_System_4XX.c, 129 :: 		
; result end address is: 0 (R0)
;__Lib_System_4XX.c, 130 :: 		
L_end_EnableInterrupts:
0xC916	0xB001    ADD	SP, SP, #4
0xC918	0x4770    BX	LR
; end of _EnableInterrupts
_g2c_uartDriverInit:
;G2C_STM32_M4.c, 566 :: 		
; uartObj start address is: 4 (R1)
; gpioObj start address is: 0 (R0)
0x109D8	0xB081    SUB	SP, SP, #4
0x109DA	0xF8CDE000  STR	LR, [SP, #0]
0x109DE	0x4603    MOV	R3, R0
; uartObj end address is: 4 (R1)
; gpioObj end address is: 0 (R0)
; gpioObj start address is: 12 (R3)
; uartObj start address is: 4 (R1)
;G2C_STM32_M4.c, 568 :: 		
0x109E0	0x4608    MOV	R0, R1
; uartObj end address is: 4 (R1)
0x109E2	0xF7FDFA85  BL	G2C_STM32_M4_hal_uartMap+0
;G2C_STM32_M4.c, 569 :: 		
0x109E6	0x4618    MOV	R0, R3
; gpioObj end address is: 12 (R3)
0x109E8	0xF7FDFBBA  BL	G2C_STM32_M4_hal_gpioMap+0
;G2C_STM32_M4.c, 571 :: 		
0x109EC	0x2001    MOVS	R0, #1
0x109EE	0x4C05    LDR	R4, [PC, #20]
0x109F0	0x6824    LDR	R4, [R4, #0]
0x109F2	0x47A0    BLX	R4
;G2C_STM32_M4.c, 572 :: 		
0x109F4	0x2001    MOVS	R0, #1
0x109F6	0x4C04    LDR	R4, [PC, #16]
0x109F8	0x6824    LDR	R4, [R4, #0]
0x109FA	0x47A0    BLX	R4
;G2C_STM32_M4.c, 573 :: 		
L_end_g2c_uartDriverInit:
0x109FC	0xF8DDE000  LDR	LR, [SP, #0]
0x10A00	0xB001    ADD	SP, SP, #4
0x10A02	0x4770    BX	LR
0x10A04	0x78D82000  	G2C_STM32_M4_hal_gpio_rstSet+0
0x10A08	0x7D002000  	G2C_STM32_M4_hal_gpio_csSet+0
; end of _g2c_uartDriverInit
_Set_Index:
;ThermalCameraDemo_driver.c, 61 :: 		void Set_Index(unsigned short index) {
; index start address is: 0 (R0)
0x5ED8	0xB081    SUB	SP, SP, #4
0x5EDA	0xF8CDE000  STR	LR, [SP, #0]
; index end address is: 0 (R0)
; index start address is: 0 (R0)
;ThermalCameraDemo_driver.c, 62 :: 		TFT_RS = 0;
0x5EDE	0x2200    MOVS	R2, #0
0x5EE0	0xB252    SXTB	R2, R2
0x5EE2	0x4909    LDR	R1, [PC, #36]
0x5EE4	0x600A    STR	R2, [R1, #0]
;ThermalCameraDemo_driver.c, 63 :: 		Write_to_Data_Lines(0, index);
0x5EE6	0xB2C1    UXTB	R1, R0
; index end address is: 0 (R0)
0x5EE8	0x2000    MOVS	R0, #0
0x5EEA	0xF7FCFD59  BL	_Write_to_Data_Lines+0
;ThermalCameraDemo_driver.c, 64 :: 		TFT_WR = 0;
0x5EEE	0x2200    MOVS	R2, #0
0x5EF0	0xB252    SXTB	R2, R2
0x5EF2	0x4906    LDR	R1, [PC, #24]
0x5EF4	0x600A    STR	R2, [R1, #0]
;ThermalCameraDemo_driver.c, 65 :: 		asm nop;
0x5EF6	0xBF00    NOP
;ThermalCameraDemo_driver.c, 66 :: 		TFT_WR = 1;
0x5EF8	0x2201    MOVS	R2, #1
0x5EFA	0xB252    SXTB	R2, R2
0x5EFC	0x4903    LDR	R1, [PC, #12]
0x5EFE	0x600A    STR	R2, [R1, #0]
;ThermalCameraDemo_driver.c, 67 :: 		}
L_end_Set_Index:
0x5F00	0xF8DDE000  LDR	LR, [SP, #0]
0x5F04	0xB001    ADD	SP, SP, #4
0x5F06	0x4770    BX	LR
0x5F08	0x82B44242  	GPIOF_ODR+0
0x5F0C	0x82BC4242  	GPIOF_ODR+0
; end of _Set_Index
_Write_to_Data_Lines:
;ThermalCameraDemo_driver.c, 57 :: 		void Write_to_Data_Lines(unsigned char _hi, unsigned char _lo) {
; _lo start address is: 4 (R1)
; _hi start address is: 0 (R0)
; _lo end address is: 4 (R1)
; _hi end address is: 0 (R0)
; _hi start address is: 0 (R0)
; _lo start address is: 4 (R1)
;ThermalCameraDemo_driver.c, 58 :: 		GPIOG_ODR = (unsigned int) (_lo | (_hi << 8));
0x29A0	0x0202    LSLS	R2, R0, #8
0x29A2	0xB292    UXTH	R2, R2
; _hi end address is: 0 (R0)
0x29A4	0xEA410302  ORR	R3, R1, R2, LSL #0
0x29A8	0xB29B    UXTH	R3, R3
; _lo end address is: 4 (R1)
0x29AA	0x4A01    LDR	R2, [PC, #4]
0x29AC	0x6013    STR	R3, [R2, #0]
;ThermalCameraDemo_driver.c, 59 :: 		}
L_end_Write_to_Data_Lines:
0x29AE	0x4770    BX	LR
0x29B0	0x18144002  	GPIOG_ODR+0
; end of _Write_to_Data_Lines
_Write_Command:
;ThermalCameraDemo_driver.c, 69 :: 		void Write_Command(unsigned short cmd) {
; cmd start address is: 0 (R0)
0x5E9C	0xB081    SUB	SP, SP, #4
0x5E9E	0xF8CDE000  STR	LR, [SP, #0]
; cmd end address is: 0 (R0)
; cmd start address is: 0 (R0)
;ThermalCameraDemo_driver.c, 70 :: 		TFT_RS = 1;
0x5EA2	0x2201    MOVS	R2, #1
0x5EA4	0xB252    SXTB	R2, R2
0x5EA6	0x4909    LDR	R1, [PC, #36]
0x5EA8	0x600A    STR	R2, [R1, #0]
;ThermalCameraDemo_driver.c, 71 :: 		Write_to_Data_Lines(0, cmd);
0x5EAA	0xB2C1    UXTB	R1, R0
; cmd end address is: 0 (R0)
0x5EAC	0x2000    MOVS	R0, #0
0x5EAE	0xF7FCFD77  BL	_Write_to_Data_Lines+0
;ThermalCameraDemo_driver.c, 72 :: 		TFT_WR = 0;
0x5EB2	0x2200    MOVS	R2, #0
0x5EB4	0xB252    SXTB	R2, R2
0x5EB6	0x4906    LDR	R1, [PC, #24]
0x5EB8	0x600A    STR	R2, [R1, #0]
;ThermalCameraDemo_driver.c, 73 :: 		asm nop;
0x5EBA	0xBF00    NOP
;ThermalCameraDemo_driver.c, 74 :: 		TFT_WR = 1;
0x5EBC	0x2201    MOVS	R2, #1
0x5EBE	0xB252    SXTB	R2, R2
0x5EC0	0x4903    LDR	R1, [PC, #12]
0x5EC2	0x600A    STR	R2, [R1, #0]
;ThermalCameraDemo_driver.c, 75 :: 		}
L_end_Write_Command:
0x5EC4	0xF8DDE000  LDR	LR, [SP, #0]
0x5EC8	0xB001    ADD	SP, SP, #4
0x5ECA	0x4770    BX	LR
0x5ECC	0x82B44242  	GPIOF_ODR+0
0x5ED0	0x82BC4242  	GPIOF_ODR+0
; end of _Write_Command
_MMC_TimeoutCallback:
;ThermalCameraDemo_driver.c, 1028 :: 		void MMC_TimeoutCallback(char errorCode){
;ThermalCameraDemo_driver.c, 1038 :: 		}
L_end_MMC_TimeoutCallback:
0x5ED4	0x4770    BX	LR
; end of _MMC_TimeoutCallback
_TFT_Set_Index:
;__Lib_TFT_Defs.c, 70 :: 		void TFT_Set_Index(unsigned short index) {
; index start address is: 0 (R0)
0x5F10	0xB081    SUB	SP, SP, #4
0x5F12	0xF8CDE000  STR	LR, [SP, #0]
; index end address is: 0 (R0)
; index start address is: 0 (R0)
;__Lib_TFT_Defs.c, 71 :: 		TFT_RS = 0;
0x5F16	0x2200    MOVS	R2, #0
0x5F18	0xB252    SXTB	R2, R2
0x5F1A	0x4908    LDR	R1, [PC, #32]
0x5F1C	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 72 :: 		Write_to_Port(index);
; index end address is: 0 (R0)
0x5F1E	0xF7FCFD25  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 73 :: 		TFT_Write_Strobe();
0x5F22	0x2200    MOVS	R2, #0
0x5F24	0xB252    SXTB	R2, R2
0x5F26	0x4906    LDR	R1, [PC, #24]
0x5F28	0x600A    STR	R2, [R1, #0]
0x5F2A	0xBF00    NOP
0x5F2C	0x2201    MOVS	R2, #1
0x5F2E	0xB252    SXTB	R2, R2
0x5F30	0x4903    LDR	R1, [PC, #12]
0x5F32	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 74 :: 		}
L_end_TFT_Set_Index:
0x5F34	0xF8DDE000  LDR	LR, [SP, #0]
0x5F38	0xB001    ADD	SP, SP, #4
0x5F3A	0x4770    BX	LR
0x5F3C	0x82B44242  	TFT_RS+0
0x5F40	0x82BC4242  	TFT_WR+0
; end of _TFT_Set_Index
__Lib_TFT_Defs_Write_to_Port:
;__Lib_TFT_Defs.c, 50 :: 		static void Write_to_Port(char value) {
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
;__Lib_TFT_Defs.c, 53 :: 		temp &= 0xFF00;
0x296C	0x4A04    LDR	R2, [PC, #16]
0x296E	0x8811    LDRH	R1, [R2, #0]
0x2970	0xF401417F  AND	R1, R1, #65280
0x2974	0xB289    UXTH	R1, R1
;__Lib_TFT_Defs.c, 54 :: 		TFT_DataPort = value | temp;
0x2976	0xEA400101  ORR	R1, R0, R1, LSL #0
; value end address is: 0 (R0)
0x297A	0x8011    STRH	R1, [R2, #0]
;__Lib_TFT_Defs.c, 55 :: 		}
L_end_Write_to_Port:
0x297C	0x4770    BX	LR
0x297E	0xBF00    NOP
0x2980	0x18144002  	TFT_DataPort+0
; end of __Lib_TFT_Defs_Write_to_Port
_TFT_Write_Command:
;__Lib_TFT_Defs.c, 80 :: 		void TFT_Write_Command(unsigned short cmd) {
; cmd start address is: 0 (R0)
0x5E68	0xB081    SUB	SP, SP, #4
0x5E6A	0xF8CDE000  STR	LR, [SP, #0]
; cmd end address is: 0 (R0)
; cmd start address is: 0 (R0)
;__Lib_TFT_Defs.c, 81 :: 		TFT_RS = 1;
0x5E6E	0x2201    MOVS	R2, #1
0x5E70	0xB252    SXTB	R2, R2
0x5E72	0x4908    LDR	R1, [PC, #32]
0x5E74	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 82 :: 		Write_to_Port(cmd);
; cmd end address is: 0 (R0)
0x5E76	0xF7FCFD79  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 83 :: 		TFT_Write_Strobe();
0x5E7A	0x2200    MOVS	R2, #0
0x5E7C	0xB252    SXTB	R2, R2
0x5E7E	0x4906    LDR	R1, [PC, #24]
0x5E80	0x600A    STR	R2, [R1, #0]
0x5E82	0xBF00    NOP
0x5E84	0x2201    MOVS	R2, #1
0x5E86	0xB252    SXTB	R2, R2
0x5E88	0x4903    LDR	R1, [PC, #12]
0x5E8A	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 84 :: 		}
L_end_TFT_Write_Command:
0x5E8C	0xF8DDE000  LDR	LR, [SP, #0]
0x5E90	0xB001    ADD	SP, SP, #4
0x5E92	0x4770    BX	LR
0x5E94	0x82B44242  	TFT_RS+0
0x5E98	0x82BC4242  	TFT_WR+0
; end of _TFT_Write_Command
_TFT_SSD1963_8bit_Set_Index:
;__Lib_TFT_Defs.c, 3770 :: 		void TFT_SSD1963_8bit_Set_Index(unsigned short index) {
; index start address is: 0 (R0)
0x5B6C	0xB081    SUB	SP, SP, #4
0x5B6E	0xF8CDE000  STR	LR, [SP, #0]
; index end address is: 0 (R0)
; index start address is: 0 (R0)
;__Lib_TFT_Defs.c, 3771 :: 		Delay_1us(); Delay_1us();
0x5B72	0xF7FCFF09  BL	_Delay_1us+0
0x5B76	0xF7FCFF07  BL	_Delay_1us+0
;__Lib_TFT_Defs.c, 3772 :: 		TFT_CS = 0;
0x5B7A	0x2300    MOVS	R3, #0
0x5B7C	0xB25B    SXTB	R3, R3
0x5B7E	0x490B    LDR	R1, [PC, #44]
0x5B80	0x600B    STR	R3, [R1, #0]
;__Lib_TFT_Defs.c, 3773 :: 		TFT_RD = 1;
0x5B82	0x2201    MOVS	R2, #1
0x5B84	0xB252    SXTB	R2, R2
0x5B86	0x490A    LDR	R1, [PC, #40]
0x5B88	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3774 :: 		TFT_RS = 0;
0x5B8A	0x490A    LDR	R1, [PC, #40]
0x5B8C	0x600B    STR	R3, [R1, #0]
;__Lib_TFT_Defs.c, 3775 :: 		Write_to_Port(index);
; index end address is: 0 (R0)
0x5B8E	0xF7FCFEED  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 3776 :: 		TFT_WR = 0;
0x5B92	0x2200    MOVS	R2, #0
0x5B94	0xB252    SXTB	R2, R2
0x5B96	0x4908    LDR	R1, [PC, #32]
0x5B98	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3777 :: 		TFT_WR = 1;
0x5B9A	0x2201    MOVS	R2, #1
0x5B9C	0xB252    SXTB	R2, R2
0x5B9E	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3778 :: 		TFT_CS = 1;
0x5BA0	0x4902    LDR	R1, [PC, #8]
0x5BA2	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3779 :: 		}
L_end_TFT_SSD1963_8bit_Set_Index:
0x5BA4	0xF8DDE000  LDR	LR, [SP, #0]
0x5BA8	0xB001    ADD	SP, SP, #4
0x5BAA	0x4770    BX	LR
0x5BAC	0x82B04242  	TFT_CS+0
0x5BB0	0x82B84242  	TFT_RD+0
0x5BB4	0x82B44242  	TFT_RS+0
0x5BB8	0x82BC4242  	TFT_WR+0
; end of _TFT_SSD1963_8bit_Set_Index
_Delay_1us:
;__Lib_Delays.c, 13 :: 		void Delay_1us() {
;__Lib_Delays.c, 14 :: 		Delay_us(1);
0x2988	0xF2400736  MOVW	R7, #54
0x298C	0xF2C00700  MOVT	R7, #0
L_Delay_1us0:
0x2990	0x1E7F    SUBS	R7, R7, #1
0x2992	0xD1FD    BNE	L_Delay_1us0
0x2994	0xBF00    NOP
0x2996	0xBF00    NOP
0x2998	0xBF00    NOP
0x299A	0xBF00    NOP
0x299C	0xBF00    NOP
;__Lib_Delays.c, 15 :: 		}
L_end_Delay_1us:
0x299E	0x4770    BX	LR
; end of _Delay_1us
_TFT_SSD1963YT_8bit_Write_Command:
;__Lib_TFT_Defs.c, 3785 :: 		void TFT_SSD1963YT_8bit_Write_Command(unsigned char command) {
; command start address is: 0 (R0)
0x5B1C	0xB081    SUB	SP, SP, #4
0x5B1E	0xF8CDE000  STR	LR, [SP, #0]
; command end address is: 0 (R0)
; command start address is: 0 (R0)
;__Lib_TFT_Defs.c, 3786 :: 		TFT_CS = 0;
0x5B22	0x2200    MOVS	R2, #0
0x5B24	0xB252    SXTB	R2, R2
0x5B26	0x490D    LDR	R1, [PC, #52]
0x5B28	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3787 :: 		TFT_RD = 1;
0x5B2A	0x2201    MOVS	R2, #1
0x5B2C	0xB252    SXTB	R2, R2
0x5B2E	0x490C    LDR	R1, [PC, #48]
0x5B30	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3788 :: 		TFT_RS = 1;
0x5B32	0x490C    LDR	R1, [PC, #48]
0x5B34	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3789 :: 		Write_to_Port(command);
; command end address is: 0 (R0)
0x5B36	0xF7FCFF19  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 3790 :: 		TFT_WR = 0;
0x5B3A	0x2200    MOVS	R2, #0
0x5B3C	0xB252    SXTB	R2, R2
0x5B3E	0x490A    LDR	R1, [PC, #40]
0x5B40	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3791 :: 		TFT_WR = 1;
0x5B42	0x2201    MOVS	R2, #1
0x5B44	0xB252    SXTB	R2, R2
0x5B46	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3792 :: 		TFT_CS = 1;
0x5B48	0x4904    LDR	R1, [PC, #16]
0x5B4A	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3793 :: 		Delay_1us(); Delay_1us();
0x5B4C	0xF7FCFF1C  BL	_Delay_1us+0
0x5B50	0xF7FCFF1A  BL	_Delay_1us+0
;__Lib_TFT_Defs.c, 3794 :: 		}
L_end_TFT_SSD1963YT_8bit_Write_Command:
0x5B54	0xF8DDE000  LDR	LR, [SP, #0]
0x5B58	0xB001    ADD	SP, SP, #4
0x5B5A	0x4770    BX	LR
0x5B5C	0x82B04242  	TFT_CS+0
0x5B60	0x82B84242  	TFT_RD+0
0x5B64	0x82B44242  	TFT_RS+0
0x5B68	0x82BC4242  	TFT_WR+0
; end of _TFT_SSD1963YT_8bit_Write_Command
fusion_v8_STM32F407ZG__setAN_1:
;__fuv8_stm32f407zg_gpio.c, 43 :: 		static void _setAN_1  (uint8_t value)         { GPIOA_ODR.B3  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x5BBC	0x4901    LDR	R1, [PC, #4]
0x5BBE	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setAN_1:
0x5BC0	0x4770    BX	LR
0x5BC2	0xBF00    NOP
0x5BC4	0x028C4240  	GPIOA_ODR+0
; end of fusion_v8_STM32F407ZG__setAN_1
fusion_v8_STM32F407ZG__setRST_1:
;__fuv8_stm32f407zg_gpio.c, 44 :: 		static void _setRST_1 (uint8_t value)         { GPIOE_ODR.B11 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x5E5C	0x4901    LDR	R1, [PC, #4]
0x5E5E	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRST_1:
0x5E60	0x4770    BX	LR
0x5E62	0xBF00    NOP
0x5E64	0x02AC4242  	GPIOE_ODR+0
; end of fusion_v8_STM32F407ZG__setRST_1
fusion_v8_STM32F407ZG__setCS_1:
;__fuv8_stm32f407zg_gpio.c, 45 :: 		static void _setCS_1  (uint8_t value)         { GPIOA_ODR.B4  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x604C	0x4901    LDR	R1, [PC, #4]
0x604E	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setCS_1:
0x6050	0x4770    BX	LR
0x6052	0xBF00    NOP
0x6054	0x02904240  	GPIOA_ODR+0
; end of fusion_v8_STM32F407ZG__setCS_1
fusion_v8_STM32F407ZG__setSCK_1:
;__fuv8_stm32f407zg_gpio.c, 46 :: 		static void _setSCK_1 (uint8_t value)         { GPIOA_ODR.B5  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x6040	0x4901    LDR	R1, [PC, #4]
0x6042	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCK_1:
0x6044	0x4770    BX	LR
0x6046	0xBF00    NOP
0x6048	0x02944240  	GPIOA_ODR+0
; end of fusion_v8_STM32F407ZG__setSCK_1
fusion_v8_STM32F407ZG__setMISO_1:
;__fuv8_stm32f407zg_gpio.c, 47 :: 		static void _setMISO_1(uint8_t value)         { GPIOA_ODR.B6  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x6058	0x4901    LDR	R1, [PC, #4]
0x605A	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMISO_1:
0x605C	0x4770    BX	LR
0x605E	0xBF00    NOP
0x6060	0x02984240  	GPIOA_ODR+0
; end of fusion_v8_STM32F407ZG__setMISO_1
fusion_v8_STM32F407ZG__setMOSI_1:
;__fuv8_stm32f407zg_gpio.c, 48 :: 		static void _setMOSI_1(uint8_t value)         { GPIOB_ODR.B5  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x6070	0x4901    LDR	R1, [PC, #4]
0x6072	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMOSI_1:
0x6074	0x4770    BX	LR
0x6076	0xBF00    NOP
0x6078	0x82944240  	GPIOB_ODR+0
; end of fusion_v8_STM32F407ZG__setMOSI_1
fusion_v8_STM32F407ZG__setPWM_1:
;__fuv8_stm32f407zg_gpio.c, 49 :: 		static void _setPWM_1 (uint8_t value)         { GPIOD_ODR.B12 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x6064	0x4901    LDR	R1, [PC, #4]
0x6066	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setPWM_1:
0x6068	0x4770    BX	LR
0x606A	0xBF00    NOP
0x606C	0x82B04241  	GPIOD_ODR+0
; end of fusion_v8_STM32F407ZG__setPWM_1
fusion_v8_STM32F407ZG__setINT_1:
;__fuv8_stm32f407zg_gpio.c, 50 :: 		static void _setINT_1 (uint8_t value)         { GPIOD_ODR.B3  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x6034	0x4901    LDR	R1, [PC, #4]
0x6036	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setINT_1:
0x6038	0x4770    BX	LR
0x603A	0xBF00    NOP
0x603C	0x828C4241  	GPIOD_ODR+0
; end of fusion_v8_STM32F407ZG__setINT_1
fusion_v8_STM32F407ZG__setRX_1:
;__fuv8_stm32f407zg_gpio.c, 51 :: 		static void _setRX_1  (uint8_t value)         { GPIOB_ODR.B7  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x5F5C	0x4901    LDR	R1, [PC, #4]
0x5F5E	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRX_1:
0x5F60	0x4770    BX	LR
0x5F62	0xBF00    NOP
0x5F64	0x829C4240  	GPIOB_ODR+0
; end of fusion_v8_STM32F407ZG__setRX_1
fusion_v8_STM32F407ZG__setTX_1:
;__fuv8_stm32f407zg_gpio.c, 52 :: 		static void _setTX_1  (uint8_t value)         { GPIOB_ODR.B6  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x5F50	0x4901    LDR	R1, [PC, #4]
0x5F52	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setTX_1:
0x5F54	0x4770    BX	LR
0x5F56	0xBF00    NOP
0x5F58	0x82984240  	GPIOB_ODR+0
; end of fusion_v8_STM32F407ZG__setTX_1
fusion_v8_STM32F407ZG__setSCL_1:
;__fuv8_stm32f407zg_gpio.c, 53 :: 		static void _setSCL_1 (uint8_t value)         { GPIOB_ODR.B8  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x5F68	0x4901    LDR	R1, [PC, #4]
0x5F6A	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCL_1:
0x5F6C	0x4770    BX	LR
0x5F6E	0xBF00    NOP
0x5F70	0x82A04240  	GPIOB_ODR+0
; end of fusion_v8_STM32F407ZG__setSCL_1
fusion_v8_STM32F407ZG__setSDA_1:
;__fuv8_stm32f407zg_gpio.c, 54 :: 		static void _setSDA_1 (uint8_t value)         { GPIOB_ODR.B9  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x5A5C	0x4901    LDR	R1, [PC, #4]
0x5A5E	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSDA_1:
0x5A60	0x4770    BX	LR
0x5A62	0xBF00    NOP
0x5A64	0x82A44240  	GPIOB_ODR+0
; end of fusion_v8_STM32F407ZG__setSDA_1
fusion_v8_STM32F407ZG__setAN_2:
;__fuv8_stm32f407zg_gpio.c, 68 :: 		static void _setAN_2  (uint8_t value)   { GPIOC_ODR.B0  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x5864	0x4901    LDR	R1, [PC, #4]
0x5866	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setAN_2:
0x5868	0x4770    BX	LR
0x586A	0xBF00    NOP
0x586C	0x02804241  	GPIOC_ODR+0
; end of fusion_v8_STM32F407ZG__setAN_2
fusion_v8_STM32F407ZG__setRST_2:
;__fuv8_stm32f407zg_gpio.c, 69 :: 		static void _setRST_2 (uint8_t value)   { GPIOE_ODR.B12 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x584C	0x4901    LDR	R1, [PC, #4]
0x584E	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRST_2:
0x5850	0x4770    BX	LR
0x5852	0xBF00    NOP
0x5854	0x02B04242  	GPIOE_ODR+0
; end of fusion_v8_STM32F407ZG__setRST_2
fusion_v8_STM32F407ZG__setCS_2:
;__fuv8_stm32f407zg_gpio.c, 70 :: 		static void _setCS_2  (uint8_t value)   { GPIOB_ODR.B2  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x5AC8	0x4901    LDR	R1, [PC, #4]
0x5ACA	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setCS_2:
0x5ACC	0x4770    BX	LR
0x5ACE	0xBF00    NOP
0x5AD0	0x82884240  	GPIOB_ODR+0
; end of fusion_v8_STM32F407ZG__setCS_2
fusion_v8_STM32F407ZG__setSCK_2:
;__fuv8_stm32f407zg_gpio.c, 71 :: 		static void _setSCK_2 (uint8_t value)   { GPIOA_ODR.B5  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x5ABC	0x4901    LDR	R1, [PC, #4]
0x5ABE	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCK_2:
0x5AC0	0x4770    BX	LR
0x5AC2	0xBF00    NOP
0x5AC4	0x02944240  	GPIOA_ODR+0
; end of fusion_v8_STM32F407ZG__setSCK_2
fusion_v8_STM32F407ZG__setMISO_2:
;__fuv8_stm32f407zg_gpio.c, 72 :: 		static void _setMISO_2(uint8_t value)   { GPIOA_ODR.B6  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x5AD4	0x4901    LDR	R1, [PC, #4]
0x5AD6	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMISO_2:
0x5AD8	0x4770    BX	LR
0x5ADA	0xBF00    NOP
0x5ADC	0x02984240  	GPIOA_ODR+0
; end of fusion_v8_STM32F407ZG__setMISO_2
fusion_v8_STM32F407ZG__setMOSI_2:
;__fuv8_stm32f407zg_gpio.c, 73 :: 		static void _setMOSI_2(uint8_t value)   { GPIOB_ODR.B5  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x5AEC	0x4901    LDR	R1, [PC, #4]
0x5AEE	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMOSI_2:
0x5AF0	0x4770    BX	LR
0x5AF2	0xBF00    NOP
0x5AF4	0x82944240  	GPIOB_ODR+0
; end of fusion_v8_STM32F407ZG__setMOSI_2
fusion_v8_STM32F407ZG__setPWM_2:
;__fuv8_stm32f407zg_gpio.c, 74 :: 		static void _setPWM_2 (uint8_t value)   { GPIOD_ODR.B13 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x5A98	0x4901    LDR	R1, [PC, #4]
0x5A9A	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setPWM_2:
0x5A9C	0x4770    BX	LR
0x5A9E	0xBF00    NOP
0x5AA0	0x82B44241  	GPIOD_ODR+0
; end of fusion_v8_STM32F407ZG__setPWM_2
fusion_v8_STM32F407ZG__setINT_2:
;__fuv8_stm32f407zg_gpio.c, 75 :: 		static void _setINT_2 (uint8_t value)   { GPIOD_ODR.B4  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x6590	0x4901    LDR	R1, [PC, #4]
0x6592	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setINT_2:
0x6594	0x4770    BX	LR
0x6596	0xBF00    NOP
0x6598	0x82904241  	GPIOD_ODR+0
; end of fusion_v8_STM32F407ZG__setINT_2
fusion_v8_STM32F407ZG__setRX_2:
;__fuv8_stm32f407zg_gpio.c, 76 :: 		static void _setRX_2  (uint8_t value)   { GPIOD_ODR.B6  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x6584	0x4901    LDR	R1, [PC, #4]
0x6586	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRX_2:
0x6588	0x4770    BX	LR
0x658A	0xBF00    NOP
0x658C	0x82984241  	GPIOD_ODR+0
; end of fusion_v8_STM32F407ZG__setRX_2
fusion_v8_STM32F407ZG__setTX_2:
;__fuv8_stm32f407zg_gpio.c, 77 :: 		static void _setTX_2  (uint8_t value)   { GPIOD_ODR.B5  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x659C	0x4901    LDR	R1, [PC, #4]
0x659E	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setTX_2:
0x65A0	0x4770    BX	LR
0x65A2	0xBF00    NOP
0x65A4	0x82944241  	GPIOD_ODR+0
; end of fusion_v8_STM32F407ZG__setTX_2
fusion_v8_STM32F407ZG__setSCL_2:
;__fuv8_stm32f407zg_gpio.c, 78 :: 		static void _setSCL_2 (uint8_t value)   { GPIOB_ODR.B8  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x65A8	0x4901    LDR	R1, [PC, #4]
0x65AA	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCL_2:
0x65AC	0x4770    BX	LR
0x65AE	0xBF00    NOP
0x65B0	0x82A04240  	GPIOB_ODR+0
; end of fusion_v8_STM32F407ZG__setSCL_2
fusion_v8_STM32F407ZG__setSDA_2:
;__fuv8_stm32f407zg_gpio.c, 79 :: 		static void _setSDA_2 (uint8_t value)   { GPIOB_ODR.B9  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x64E0	0x4901    LDR	R1, [PC, #4]
0x64E2	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSDA_2:
0x64E4	0x4770    BX	LR
0x64E6	0xBF00    NOP
0x64E8	0x82A44240  	GPIOB_ODR+0
; end of fusion_v8_STM32F407ZG__setSDA_2
fusion_v8_STM32F407ZG__setAN_3:
;__fuv8_stm32f407zg_gpio.c, 93 :: 		static void _setAN_3  (uint8_t value)   { GPIOC_ODR.B2  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x64D4	0x4901    LDR	R1, [PC, #4]
0x64D6	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setAN_3:
0x64D8	0x4770    BX	LR
0x64DA	0xBF00    NOP
0x64DC	0x02884241  	GPIOC_ODR+0
; end of fusion_v8_STM32F407ZG__setAN_3
fusion_v8_STM32F407ZG__setRST_3:
;__fuv8_stm32f407zg_gpio.c, 94 :: 		static void _setRST_3 (uint8_t value)   { GPIOE_ODR.B13 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x6530	0x4901    LDR	R1, [PC, #4]
0x6532	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRST_3:
0x6534	0x4770    BX	LR
0x6536	0xBF00    NOP
0x6538	0x02B44242  	GPIOE_ODR+0
; end of fusion_v8_STM32F407ZG__setRST_3
fusion_v8_STM32F407ZG__setCS_3:
;__fuv8_stm32f407zg_gpio.c, 95 :: 		static void _setCS_3  (uint8_t value)   { GPIOB_ODR.B4  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x6810	0x4901    LDR	R1, [PC, #4]
0x6812	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setCS_3:
0x6814	0x4770    BX	LR
0x6816	0xBF00    NOP
0x6818	0x82904240  	GPIOB_ODR+0
; end of fusion_v8_STM32F407ZG__setCS_3
fusion_v8_STM32F407ZG__setSCK_3:
;__fuv8_stm32f407zg_gpio.c, 96 :: 		static void _setSCK_3 (uint8_t value)   { GPIOA_ODR.B5  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x681C	0x4901    LDR	R1, [PC, #4]
0x681E	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCK_3:
0x6820	0x4770    BX	LR
0x6822	0xBF00    NOP
0x6824	0x02944240  	GPIOA_ODR+0
; end of fusion_v8_STM32F407ZG__setSCK_3
fusion_v8_STM32F407ZG__setMISO_3:
;__fuv8_stm32f407zg_gpio.c, 97 :: 		static void _setMISO_3(uint8_t value)   { GPIOA_ODR.B6  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x6828	0x4901    LDR	R1, [PC, #4]
0x682A	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMISO_3:
0x682C	0x4770    BX	LR
0x682E	0xBF00    NOP
0x6830	0x02984240  	GPIOA_ODR+0
; end of fusion_v8_STM32F407ZG__setMISO_3
fusion_v8_STM32F407ZG__setMOSI_3:
;__fuv8_stm32f407zg_gpio.c, 98 :: 		static void _setMOSI_3(uint8_t value)   { GPIOB_ODR.B5  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x6834	0x4901    LDR	R1, [PC, #4]
0x6836	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMOSI_3:
0x6838	0x4770    BX	LR
0x683A	0xBF00    NOP
0x683C	0x82944240  	GPIOB_ODR+0
; end of fusion_v8_STM32F407ZG__setMOSI_3
fusion_v8_STM32F407ZG__setPWM_3:
;__fuv8_stm32f407zg_gpio.c, 99 :: 		static void _setPWM_3 (uint8_t value)   { GPIOD_ODR.B14 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x6088	0x4901    LDR	R1, [PC, #4]
0x608A	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setPWM_3:
0x608C	0x4770    BX	LR
0x608E	0xBF00    NOP
0x6090	0x82B84241  	GPIOD_ODR+0
; end of fusion_v8_STM32F407ZG__setPWM_3
fusion_v8_STM32F407ZG__setINT_3:
;__fuv8_stm32f407zg_gpio.c, 100 :: 		static void _setINT_3 (uint8_t value)   { GPIOD_ODR.B2  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x607C	0x4901    LDR	R1, [PC, #4]
0x607E	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setINT_3:
0x6080	0x4770    BX	LR
0x6082	0xBF00    NOP
0x6084	0x82884241  	GPIOD_ODR+0
; end of fusion_v8_STM32F407ZG__setINT_3
fusion_v8_STM32F407ZG__setRX_3:
;__fuv8_stm32f407zg_gpio.c, 101 :: 		static void _setRX_3  (uint8_t value)   { GPIOD_ODR.B9  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x620C	0x4901    LDR	R1, [PC, #4]
0x620E	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRX_3:
0x6210	0x4770    BX	LR
0x6212	0xBF00    NOP
0x6214	0x82A44241  	GPIOD_ODR+0
; end of fusion_v8_STM32F407ZG__setRX_3
fusion_v8_STM32F407ZG__setTX_3:
;__fuv8_stm32f407zg_gpio.c, 102 :: 		static void _setTX_3  (uint8_t value)   { GPIOD_ODR.B8  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x6200	0x4901    LDR	R1, [PC, #4]
0x6202	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setTX_3:
0x6204	0x4770    BX	LR
0x6206	0xBF00    NOP
0x6208	0x82A04241  	GPIOD_ODR+0
; end of fusion_v8_STM32F407ZG__setTX_3
fusion_v8_STM32F407ZG__setSCL_3:
;__fuv8_stm32f407zg_gpio.c, 103 :: 		static void _setSCL_3 (uint8_t value)   { GPIOB_ODR.B8  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x6450	0x4901    LDR	R1, [PC, #4]
0x6452	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCL_3:
0x6454	0x4770    BX	LR
0x6456	0xBF00    NOP
0x6458	0x82A04240  	GPIOB_ODR+0
; end of fusion_v8_STM32F407ZG__setSCL_3
fusion_v8_STM32F407ZG__setSDA_3:
;__fuv8_stm32f407zg_gpio.c, 104 :: 		static void _setSDA_3 (uint8_t value)   { GPIOB_ODR.B9  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x64A4	0x4901    LDR	R1, [PC, #4]
0x64A6	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSDA_3:
0x64A8	0x4770    BX	LR
0x64AA	0xBF00    NOP
0x64AC	0x82A44240  	GPIOB_ODR+0
; end of fusion_v8_STM32F407ZG__setSDA_3
fusion_v8_STM32F407ZG__setAN_4:
;__fuv8_stm32f407zg_gpio.c, 118 :: 		static void _setAN_4  (uint8_t value)   { GPIOC_ODR.B3  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x6498	0x4901    LDR	R1, [PC, #4]
0x649A	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setAN_4:
0x649C	0x4770    BX	LR
0x649E	0xBF00    NOP
0x64A0	0x028C4241  	GPIOC_ODR+0
; end of fusion_v8_STM32F407ZG__setAN_4
fusion_v8_STM32F407ZG__setRST_4:
;__fuv8_stm32f407zg_gpio.c, 119 :: 		static void _setRST_4 (uint8_t value)   { GPIOE_ODR.B14 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x64B0	0x4901    LDR	R1, [PC, #4]
0x64B2	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRST_4:
0x64B4	0x4770    BX	LR
0x64B6	0xBF00    NOP
0x64B8	0x02B84242  	GPIOE_ODR+0
; end of fusion_v8_STM32F407ZG__setRST_4
fusion_v8_STM32F407ZG__setCS_4:
;__fuv8_stm32f407zg_gpio.c, 120 :: 		static void _setCS_4  (uint8_t value)   { GPIOC_ODR.B13 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x64C8	0x4901    LDR	R1, [PC, #4]
0x64CA	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setCS_4:
0x64CC	0x4770    BX	LR
0x64CE	0xBF00    NOP
0x64D0	0x02B44241  	GPIOC_ODR+0
; end of fusion_v8_STM32F407ZG__setCS_4
fusion_v8_STM32F407ZG__setSCK_4:
;__fuv8_stm32f407zg_gpio.c, 121 :: 		static void _setSCK_4 (uint8_t value)   { GPIOC_ODR.B10 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x64BC	0x4901    LDR	R1, [PC, #4]
0x64BE	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCK_4:
0x64C0	0x4770    BX	LR
0x64C2	0xBF00    NOP
0x64C4	0x02A84241  	GPIOC_ODR+0
; end of fusion_v8_STM32F407ZG__setSCK_4
fusion_v8_STM32F407ZG__setMISO_4:
;__fuv8_stm32f407zg_gpio.c, 122 :: 		static void _setMISO_4(uint8_t value)   { GPIOC_ODR.B11 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x6468	0x4901    LDR	R1, [PC, #4]
0x646A	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMISO_4:
0x646C	0x4770    BX	LR
0x646E	0xBF00    NOP
0x6470	0x02AC4241  	GPIOC_ODR+0
; end of fusion_v8_STM32F407ZG__setMISO_4
fusion_v8_STM32F407ZG__setMOSI_4:
;__fuv8_stm32f407zg_gpio.c, 123 :: 		static void _setMOSI_4(uint8_t value)   { GPIOC_ODR.B12 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x645C	0x4901    LDR	R1, [PC, #4]
0x645E	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMOSI_4:
0x6460	0x4770    BX	LR
0x6462	0xBF00    NOP
0x6464	0x02B04241  	GPIOC_ODR+0
; end of fusion_v8_STM32F407ZG__setMOSI_4
fusion_v8_STM32F407ZG__setPWM_4:
;__fuv8_stm32f407zg_gpio.c, 124 :: 		static void _setPWM_4 (uint8_t value)   { GPIOD_ODR.B15 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x6474	0x4901    LDR	R1, [PC, #4]
0x6476	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setPWM_4:
0x6478	0x4770    BX	LR
0x647A	0xBF00    NOP
0x647C	0x82BC4241  	GPIOD_ODR+0
; end of fusion_v8_STM32F407ZG__setPWM_4
fusion_v8_STM32F407ZG__setINT_4:
;__fuv8_stm32f407zg_gpio.c, 125 :: 		static void _setINT_4 (uint8_t value)   { GPIOF_ODR.B3  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x648C	0x4901    LDR	R1, [PC, #4]
0x648E	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setINT_4:
0x6490	0x4770    BX	LR
0x6492	0xBF00    NOP
0x6494	0x828C4242  	GPIOF_ODR+0
; end of fusion_v8_STM32F407ZG__setINT_4
fusion_v8_STM32F407ZG__setRX_4:
;__fuv8_stm32f407zg_gpio.c, 126 :: 		static void _setRX_4  (uint8_t value)   { GPIOC_ODR.B7  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x6480	0x4901    LDR	R1, [PC, #4]
0x6482	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRX_4:
0x6484	0x4770    BX	LR
0x6486	0xBF00    NOP
0x6488	0x029C4241  	GPIOC_ODR+0
; end of fusion_v8_STM32F407ZG__setRX_4
fusion_v8_STM32F407ZG__setTX_4:
;__fuv8_stm32f407zg_gpio.c, 127 :: 		static void _setTX_4  (uint8_t value)   { GPIOC_ODR.B6  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x5AA4	0x4901    LDR	R1, [PC, #4]
0x5AA6	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setTX_4:
0x5AA8	0x4770    BX	LR
0x5AAA	0xBF00    NOP
0x5AAC	0x02984241  	GPIOC_ODR+0
; end of fusion_v8_STM32F407ZG__setTX_4
fusion_v8_STM32F407ZG__setSCL_4:
;__fuv8_stm32f407zg_gpio.c, 128 :: 		static void _setSCL_4 (uint8_t value)   { GPIOF_ODR.B1  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x5A8C	0x4901    LDR	R1, [PC, #4]
0x5A8E	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCL_4:
0x5A90	0x4770    BX	LR
0x5A92	0xBF00    NOP
0x5A94	0x82844242  	GPIOF_ODR+0
; end of fusion_v8_STM32F407ZG__setSCL_4
fusion_v8_STM32F407ZG__setSDA_4:
;__fuv8_stm32f407zg_gpio.c, 129 :: 		static void _setSDA_4 (uint8_t value)   { GPIOF_ODR.B0  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x5A74	0x4901    LDR	R1, [PC, #4]
0x5A76	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSDA_4:
0x5A78	0x4770    BX	LR
0x5A7A	0xBF00    NOP
0x5A7C	0x82804242  	GPIOF_ODR+0
; end of fusion_v8_STM32F407ZG__setSDA_4
fusion_v8_STM32F407ZG__setAN_5:
;__fuv8_stm32f407zg_gpio.c, 143 :: 		static void _setAN_5  (uint8_t value)   { GPIOB_ODR.B1  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x5A80	0x4901    LDR	R1, [PC, #4]
0x5A82	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setAN_5:
0x5A84	0x4770    BX	LR
0x5A86	0xBF00    NOP
0x5A88	0x82844240  	GPIOB_ODR+0
; end of fusion_v8_STM32F407ZG__setAN_5
fusion_v8_STM32F407ZG__setRST_5:
;__fuv8_stm32f407zg_gpio.c, 144 :: 		static void _setRST_5 (uint8_t value)   { GPIOE_ODR.B15 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x5AB0	0x4901    LDR	R1, [PC, #4]
0x5AB2	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRST_5:
0x5AB4	0x4770    BX	LR
0x5AB6	0xBF00    NOP
0x5AB8	0x02BC4242  	GPIOE_ODR+0
; end of fusion_v8_STM32F407ZG__setRST_5
fusion_v8_STM32F407ZG__setCS_5:
;__fuv8_stm32f407zg_gpio.c, 145 :: 		static void _setCS_5  (uint8_t value)   { GPIOD_ODR.B7  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x5AE0	0x4901    LDR	R1, [PC, #4]
0x5AE2	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setCS_5:
0x5AE4	0x4770    BX	LR
0x5AE6	0xBF00    NOP
0x5AE8	0x829C4241  	GPIOD_ODR+0
; end of fusion_v8_STM32F407ZG__setCS_5
fusion_v8_STM32F407ZG__setSCK_5:
;__fuv8_stm32f407zg_gpio.c, 146 :: 		static void _setSCK_5 (uint8_t value)   { GPIOC_ODR.B10 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x5858	0x4901    LDR	R1, [PC, #4]
0x585A	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCK_5:
0x585C	0x4770    BX	LR
0x585E	0xBF00    NOP
0x5860	0x02A84241  	GPIOC_ODR+0
; end of fusion_v8_STM32F407ZG__setSCK_5
fusion_v8_STM32F407ZG__setMISO_5:
;__fuv8_stm32f407zg_gpio.c, 147 :: 		static void _setMISO_5(uint8_t value)   { GPIOC_ODR.B11 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x5840	0x4901    LDR	R1, [PC, #4]
0x5842	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMISO_5:
0x5844	0x4770    BX	LR
0x5846	0xBF00    NOP
0x5848	0x02AC4241  	GPIOC_ODR+0
; end of fusion_v8_STM32F407ZG__setMISO_5
fusion_v8_STM32F407ZG__setMOSI_5:
;__fuv8_stm32f407zg_gpio.c, 148 :: 		static void _setMOSI_5(uint8_t value)   { GPIOC_ODR.B12 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x5828	0x4901    LDR	R1, [PC, #4]
0x582A	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMOSI_5:
0x582C	0x4770    BX	LR
0x582E	0xBF00    NOP
0x5830	0x02B04241  	GPIOC_ODR+0
; end of fusion_v8_STM32F407ZG__setMOSI_5
fusion_v8_STM32F407ZG__setPWM_5:
;__fuv8_stm32f407zg_gpio.c, 149 :: 		static void _setPWM_5 (uint8_t value)   { GPIOB_ODR.B0  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x5834	0x4901    LDR	R1, [PC, #4]
0x5836	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setPWM_5:
0x5838	0x4770    BX	LR
0x583A	0xBF00    NOP
0x583C	0x82804240  	GPIOB_ODR+0
; end of fusion_v8_STM32F407ZG__setPWM_5
fusion_v8_STM32F407ZG__setINT_5:
;__fuv8_stm32f407zg_gpio.c, 150 :: 		static void _setINT_5 (uint8_t value)   { GPIOE_ODR.B10 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x5A68	0x4901    LDR	R1, [PC, #4]
0x5A6A	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setINT_5:
0x5A6C	0x4770    BX	LR
0x5A6E	0xBF00    NOP
0x5A70	0x02A84242  	GPIOE_ODR+0
; end of fusion_v8_STM32F407ZG__setINT_5
fusion_v8_STM32F407ZG__setRX_5:
;__fuv8_stm32f407zg_gpio.c, 151 :: 		static void _setRX_5  (uint8_t value)   { GPIOC_ODR.B7  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x5A50	0x4901    LDR	R1, [PC, #4]
0x5A52	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRX_5:
0x5A54	0x4770    BX	LR
0x5A56	0xBF00    NOP
0x5A58	0x029C4241  	GPIOC_ODR+0
; end of fusion_v8_STM32F407ZG__setRX_5
fusion_v8_STM32F407ZG__setTX_5:
;__fuv8_stm32f407zg_gpio.c, 152 :: 		static void _setTX_5  (uint8_t value)   { GPIOC_ODR.B6  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x5870	0x4901    LDR	R1, [PC, #4]
0x5872	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setTX_5:
0x5874	0x4770    BX	LR
0x5876	0xBF00    NOP
0x5878	0x02984241  	GPIOC_ODR+0
; end of fusion_v8_STM32F407ZG__setTX_5
fusion_v8_STM32F407ZG__setSCL_5:
;__fuv8_stm32f407zg_gpio.c, 153 :: 		static void _setSCL_5 (uint8_t value)   { GPIOF_ODR.B1  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x6028	0x4901    LDR	R1, [PC, #4]
0x602A	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCL_5:
0x602C	0x4770    BX	LR
0x602E	0xBF00    NOP
0x6030	0x82844242  	GPIOF_ODR+0
; end of fusion_v8_STM32F407ZG__setSCL_5
fusion_v8_STM32F407ZG__setSDA_5:
;__fuv8_stm32f407zg_gpio.c, 154 :: 		static void _setSDA_5 (uint8_t value)   { GPIOF_ODR.B0  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x5F44	0x4901    LDR	R1, [PC, #4]
0x5F46	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSDA_5:
0x5F48	0x4770    BX	LR
0x5F4A	0xBF00    NOP
0x5F4C	0x82804242  	GPIOF_ODR+0
; end of fusion_v8_STM32F407ZG__setSDA_5
G2C_STM32_M4_hal_uartMap:
;__hal_stm32.c, 133 :: 		
; uartObj start address is: 0 (R0)
0xDEF0	0xB081    SUB	SP, SP, #4
; uartObj end address is: 0 (R0)
; uartObj start address is: 0 (R0)
;__hal_stm32.c, 137 :: 		
0xDEF2	0x6802    LDR	R2, [R0, #0]
0xDEF4	0x4906    LDR	R1, [PC, #24]
0xDEF6	0x600A    STR	R2, [R1, #0]
;__hal_stm32.c, 138 :: 		
0xDEF8	0x1D01    ADDS	R1, R0, #4
0xDEFA	0x680A    LDR	R2, [R1, #0]
0xDEFC	0x4905    LDR	R1, [PC, #20]
0xDEFE	0x600A    STR	R2, [R1, #0]
;__hal_stm32.c, 139 :: 		
0xDF00	0xF2000108  ADDW	R1, R0, #8
; uartObj end address is: 0 (R0)
0xDF04	0x680A    LDR	R2, [R1, #0]
0xDF06	0x4904    LDR	R1, [PC, #16]
0xDF08	0x600A    STR	R2, [R1, #0]
;__hal_stm32.c, 140 :: 		
L_end_hal_uartMap:
0xDF0A	0xB001    ADD	SP, SP, #4
0xDF0C	0x4770    BX	LR
0xDF0E	0xBF00    NOP
0xDF10	0x78D42000  	G2C_STM32_M4_fp_uartWrite+0
0xDF14	0x79E82000  	G2C_STM32_M4_fp_uartRead+0
0xDF18	0x7D082000  	G2C_STM32_M4_fp_uartReady+0
; end of G2C_STM32_M4_hal_uartMap
G2C_STM32_M4_hal_gpioMap:
;__g2c_hal.c, 215 :: 		
; gpioObj start address is: 0 (R0)
0xE160	0xB081    SUB	SP, SP, #4
; gpioObj end address is: 0 (R0)
; gpioObj start address is: 0 (R0)
;__g2c_hal.c, 241 :: 		
0xE162	0xF2000130  ADDW	R1, R0, #48
0xE166	0x311C    ADDS	R1, #28
0xE168	0x680A    LDR	R2, [R1, #0]
0xE16A	0x4906    LDR	R1, [PC, #24]
0xE16C	0x600A    STR	R2, [R1, #0]
;__g2c_hal.c, 259 :: 		
0xE16E	0xF2000108  ADDW	R1, R0, #8
0xE172	0x680A    LDR	R2, [R1, #0]
0xE174	0x4904    LDR	R1, [PC, #16]
0xE176	0x600A    STR	R2, [R1, #0]
;__g2c_hal.c, 262 :: 		
0xE178	0x1D01    ADDS	R1, R0, #4
; gpioObj end address is: 0 (R0)
0xE17A	0x680A    LDR	R2, [R1, #0]
0xE17C	0x4903    LDR	R1, [PC, #12]
0xE17E	0x600A    STR	R2, [R1, #0]
;__g2c_hal.c, 291 :: 		
L_end_hal_gpioMap:
0xE180	0xB001    ADD	SP, SP, #4
0xE182	0x4770    BX	LR
0xE184	0x7D042000  	G2C_STM32_M4_hal_gpio_intGet+0
0xE188	0x7D002000  	G2C_STM32_M4_hal_gpio_csSet+0
0xE18C	0x78D82000  	G2C_STM32_M4_hal_gpio_rstSet+0
; end of G2C_STM32_M4_hal_gpioMap
_g2c_coreInit:
;G2C_STM32_M4.c, 577 :: 		
; defaultWdog start address is: 4 (R1)
; defaultHdl start address is: 0 (R0)
0x10A0C	0xB081    SUB	SP, SP, #4
0x10A0E	0xF8CDE000  STR	LR, [SP, #0]
; defaultWdog end address is: 4 (R1)
; defaultHdl end address is: 0 (R0)
; defaultHdl start address is: 0 (R0)
; defaultWdog start address is: 4 (R1)
;G2C_STM32_M4.c, 579 :: 		
0x10A12	0x2300    MOVS	R3, #0
0x10A14	0x4A27    LDR	R2, [PC, #156]
0x10A16	0x7013    STRB	R3, [R2, #0]
;G2C_STM32_M4.c, 580 :: 		
0x10A18	0x2300    MOVS	R3, #0
0x10A1A	0x4A27    LDR	R2, [PC, #156]
0x10A1C	0x7013    STRB	R3, [R2, #0]
;G2C_STM32_M4.c, 581 :: 		
0x10A1E	0x2300    MOVS	R3, #0
0x10A20	0x4A26    LDR	R2, [PC, #152]
0x10A22	0x7013    STRB	R3, [R2, #0]
;G2C_STM32_M4.c, 582 :: 		
0x10A24	0x2300    MOVS	R3, #0
0x10A26	0x4A26    LDR	R2, [PC, #152]
0x10A28	0x7013    STRB	R3, [R2, #0]
;G2C_STM32_M4.c, 585 :: 		
0x10A2A	0x4A26    LDR	R2, [PC, #152]
0x10A2C	0x6010    STR	R0, [R2, #0]
; defaultHdl end address is: 0 (R0)
;G2C_STM32_M4.c, 586 :: 		
0x10A2E	0x4A26    LDR	R2, [PC, #152]
0x10A30	0x6011    STR	R1, [R2, #0]
; defaultWdog end address is: 4 (R1)
;G2C_STM32_M4.c, 587 :: 		
0x10A32	0x4A26    LDR	R2, [PC, #152]
0x10A34	0x4610    MOV	R0, R2
0x10A36	0xF7F9FA9D  BL	G2C_STM32_M4_generateHash+0
0x10A3A	0x4A25    LDR	R2, [PC, #148]
0x10A3C	0x6010    STR	R0, [R2, #0]
;G2C_STM32_M4.c, 588 :: 		
0x10A3E	0x2300    MOVS	R3, #0
0x10A40	0x4A24    LDR	R2, [PC, #144]
0x10A42	0x8013    STRH	R3, [R2, #0]
;G2C_STM32_M4.c, 589 :: 		
0x10A44	0x2301    MOVS	R3, #1
0x10A46	0x4A24    LDR	R2, [PC, #144]
0x10A48	0x8013    STRH	R3, [R2, #0]
;G2C_STM32_M4.c, 592 :: 		
0x10A4A	0x2300    MOVS	R3, #0
0x10A4C	0x4A23    LDR	R2, [PC, #140]
0x10A4E	0x8013    STRH	R3, [R2, #0]
0x10A50	0x2300    MOVS	R3, #0
0x10A52	0x4A23    LDR	R2, [PC, #140]
0x10A54	0x7013    STRB	R3, [R2, #0]
;G2C_STM32_M4.c, 593 :: 		
0x10A56	0x2300    MOVS	R3, #0
0x10A58	0x4A19    LDR	R2, [PC, #100]
0x10A5A	0x7013    STRB	R3, [R2, #0]
0x10A5C	0x2300    MOVS	R3, #0
0x10A5E	0x4A17    LDR	R2, [PC, #92]
0x10A60	0x7013    STRB	R3, [R2, #0]
0x10A62	0x2301    MOVS	R3, #1
0x10A64	0x4A13    LDR	R2, [PC, #76]
0x10A66	0x7013    STRB	R3, [R2, #0]
;G2C_STM32_M4.c, 594 :: 		
0x10A68	0x2300    MOVS	R3, #0
0x10A6A	0x4A15    LDR	R2, [PC, #84]
0x10A6C	0x7013    STRB	R3, [R2, #0]
0x10A6E	0x2300    MOVS	R3, #0
0x10A70	0x4A12    LDR	R2, [PC, #72]
0x10A72	0x7013    STRB	R3, [R2, #0]
0x10A74	0x2300    MOVS	R3, #0
0x10A76	0x4A0F    LDR	R2, [PC, #60]
0x10A78	0x7013    STRB	R3, [R2, #0]
;G2C_STM32_M4.c, 595 :: 		
0x10A7A	0x2300    MOVS	R3, #0
0x10A7C	0x4A19    LDR	R2, [PC, #100]
0x10A7E	0x6013    STR	R3, [R2, #0]
0x10A80	0x2301    MOVS	R3, #1
0x10A82	0x4A19    LDR	R2, [PC, #100]
0x10A84	0x7013    STRB	R3, [R2, #0]
;G2C_STM32_M4.c, 596 :: 		
0x10A86	0x2300    MOVS	R3, #0
0x10A88	0x4A17    LDR	R2, [PC, #92]
0x10A8A	0x7013    STRB	R3, [R2, #0]
;G2C_STM32_M4.c, 597 :: 		
0x10A8C	0x2300    MOVS	R3, #0
0x10A8E	0x4A17    LDR	R2, [PC, #92]
0x10A90	0x6013    STR	R3, [R2, #0]
0x10A92	0x2301    MOVS	R3, #1
0x10A94	0x4A16    LDR	R2, [PC, #88]
0x10A96	0x7013    STRB	R3, [R2, #0]
;G2C_STM32_M4.c, 598 :: 		
0x10A98	0x2300    MOVS	R3, #0
0x10A9A	0x4A15    LDR	R2, [PC, #84]
0x10A9C	0x7013    STRB	R3, [R2, #0]
;G2C_STM32_M4.c, 599 :: 		
0x10A9E	0x4A15    LDR	R2, [PC, #84]
0x10AA0	0x7812    LDRB	R2, [R2, #0]
0x10AA2	0xB112    CBZ	R2, L_g2c_coreInit51
0x10AA4	0x2001    MOVS	R0, #1
0x10AA6	0xF7FFFF25  BL	G2C_STM32_M4_DTE_setState+0
L_g2c_coreInit51:
;G2C_STM32_M4.c, 600 :: 		
L_end_g2c_coreInit:
0x10AAA	0xF8DDE000  LDR	LR, [SP, #0]
0x10AAE	0xB001    ADD	SP, SP, #4
0x10AB0	0x4770    BX	LR
0x10AB2	0xBF00    NOP
0x10AB4	0x78DC2000  	G2C_STM32_M4_f_sequence_active+0
0x10AB8	0x78DE2000  	G2C_STM32_M4_f_buffer_warning+0
0x10ABC	0x78BF2000  	G2C_STM32_M4_f_response_ready+0
0x10AC0	0x78BE2000  	G2C_STM32_M4_f_wdog_timeout+0
0x10AC4	0x79FC2000  	G2C_STM32_M4_hdlBuff+16
0x10AC8	0x79F82000  	G2C_STM32_M4_hdlBuff+12
0x10ACC	0x002C2000  	?lstr1_G2C_STM32_M4+0
0x10AD0	0x79F42000  	G2C_STM32_M4_hdlBuff+8
0x10AD4	0x79F02000  	G2C_STM32_M4_hdlBuff+4
0x10AD8	0x79EC2000  	G2C_STM32_M4_hdlBuff+0
0x10ADC	0x78E42000  	G2C_STM32_M4_rxBuff+0
0x10AE0	0x78E62000  	G2C_STM32_M4_rxBuff+2
0x10AE4	0x7CFC2000  	G2C_STM32_M4_c_watchdog_timer+0
0x10AE8	0x78DF2000  	G2C_STM32_M4_f_watchdog_active+0
0x10AEC	0x78E02000  	G2C_STM32_M4_c_timer+0
0x10AF0	0x78DD2000  	G2C_STM32_M4_f_timer_active+0
0x10AF4	0x79E62000  	G2C_STM32_M4_f_hfc_active+0
; end of _g2c_coreInit
G2C_STM32_M4_generateHash:
;G2C_STM32_M4.c, 460 :: 		
; pCmd start address is: 0 (R0)
0x9F74	0xB081    SUB	SP, SP, #4
; pCmd end address is: 0 (R0)
; pCmd start address is: 0 (R0)
;G2C_STM32_M4.c, 462 :: 		
; cnt start address is: 4 (R1)
0x9F76	0x2100    MOVS	R1, #0
;G2C_STM32_M4.c, 463 :: 		
;G2C_STM32_M4.c, 464 :: 		
; hash start address is: 16 (R4)
0x9F78	0xF04F0405  MOV	R4, #5
; pCmd end address is: 0 (R0)
; cnt end address is: 4 (R1)
; hash end address is: 16 (R4)
0x9F7C	0x4603    MOV	R3, R0
0x9F7E	0xB2C8    UXTB	R0, R1
;G2C_STM32_M4.c, 466 :: 		
L_G2C_STM32_M4_generateHash32:
; hash start address is: 16 (R4)
; pCmd start address is: 12 (R3)
; cnt start address is: 0 (R0)
; pCmd start address is: 12 (R3)
0x9F80	0x461A    MOV	R2, R3
0x9F82	0x1C59    ADDS	R1, R3, #1
0x9F84	0x460B    MOV	R3, R1
; pCmd end address is: 12 (R3)
0x9F86	0x7811    LDRB	R1, [R2, #0]
; ch start address is: 8 (R2)
0x9F88	0xB2CA    UXTB	R2, R1
0x9F8A	0xB14A    CBZ	R2, L_G2C_STM32_M4_generateHash33
; pCmd end address is: 12 (R3)
;G2C_STM32_M4.c, 468 :: 		
; pCmd start address is: 12 (R3)
0x9F8C	0xF0000107  AND	R1, R0, #7
0x9F90	0xB2C9    UXTB	R1, R1
0x9F92	0xFA02F101  LSL	R1, R2, R1
0x9F96	0xB289    UXTH	R1, R1
0x9F98	0x1864    ADDS	R4, R4, R1
;G2C_STM32_M4.c, 469 :: 		
0x9F9A	0x1C40    ADDS	R0, R0, #1
0x9F9C	0xB2C0    UXTB	R0, R0
;G2C_STM32_M4.c, 470 :: 		
; pCmd end address is: 12 (R3)
; ch end address is: 8 (R2)
; cnt end address is: 0 (R0)
0x9F9E	0xE7EF    B	L_G2C_STM32_M4_generateHash32
L_G2C_STM32_M4_generateHash33:
;G2C_STM32_M4.c, 471 :: 		
0x9FA0	0x4620    MOV	R0, R4
; hash end address is: 16 (R4)
;G2C_STM32_M4.c, 472 :: 		
L_end_generateHash:
0x9FA2	0xB001    ADD	SP, SP, #4
0x9FA4	0x4770    BX	LR
; end of G2C_STM32_M4_generateHash
G2C_STM32_M4_DTE_setState:
;G2C_STM32_M4.c, 153 :: 		
; state start address is: 0 (R0)
0x108F4	0xB081    SUB	SP, SP, #4
0x108F6	0xF8CDE000  STR	LR, [SP, #0]
; state end address is: 0 (R0)
; state start address is: 0 (R0)
;G2C_STM32_M4.c, 156 :: 		
0x108FA	0x2801    CMP	R0, #1
0x108FC	0xD104    BNE	L_G2C_STM32_M4_DTE_setState0
; state end address is: 0 (R0)
;G2C_STM32_M4.c, 158 :: 		
0x108FE	0x2000    MOVS	R0, #0
0x10900	0x4C05    LDR	R4, [PC, #20]
0x10902	0x6824    LDR	R4, [R4, #0]
0x10904	0x47A0    BLX	R4
;G2C_STM32_M4.c, 159 :: 		
0x10906	0xE003    B	L_G2C_STM32_M4_DTE_setState1
L_G2C_STM32_M4_DTE_setState0:
;G2C_STM32_M4.c, 162 :: 		
0x10908	0x2001    MOVS	R0, #1
0x1090A	0x4C03    LDR	R4, [PC, #12]
0x1090C	0x6824    LDR	R4, [R4, #0]
0x1090E	0x47A0    BLX	R4
;G2C_STM32_M4.c, 163 :: 		
L_G2C_STM32_M4_DTE_setState1:
;G2C_STM32_M4.c, 165 :: 		
L_end_DTE_setState:
0x10910	0xF8DDE000  LDR	LR, [SP, #0]
0x10914	0xB001    ADD	SP, SP, #4
0x10916	0x4770    BX	LR
0x10918	0x7D002000  	G2C_STM32_M4_hal_gpio_csSet+0
; end of G2C_STM32_M4_DTE_setState
_g2c_modulePower:
;G2C_STM32_M4.c, 180 :: 		
; powerState start address is: 0 (R0)
0x11258	0xB081    SUB	SP, SP, #4
0x1125A	0xF8CDE000  STR	LR, [SP, #0]
; powerState end address is: 0 (R0)
; powerState start address is: 0 (R0)
;G2C_STM32_M4.c, 182 :: 		
0x1125E	0xB120    CBZ	R0, L_g2c_modulePower4
; powerState end address is: 0 (R0)
;G2C_STM32_M4.c, 185 :: 		
0x11260	0x2001    MOVS	R0, #1
0x11262	0x4C17    LDR	R4, [PC, #92]
0x11264	0x6824    LDR	R4, [R4, #0]
0x11266	0x47A0    BLX	R4
;G2C_STM32_M4.c, 186 :: 		
0x11268	0xE003    B	L_g2c_modulePower5
L_g2c_modulePower4:
;G2C_STM32_M4.c, 190 :: 		
0x1126A	0x2000    MOVS	R0, #0
0x1126C	0x4C14    LDR	R4, [PC, #80]
0x1126E	0x6824    LDR	R4, [R4, #0]
0x11270	0x47A0    BLX	R4
;G2C_STM32_M4.c, 191 :: 		
L_g2c_modulePower5:
;G2C_STM32_M4.c, 193 :: 		
0x11272	0x4914    LDR	R1, [PC, #80]
0x11274	0xB971    CBNZ	R1, L_g2c_modulePower6
;G2C_STM32_M4.c, 195 :: 		
0x11276	0x2001    MOVS	R0, #1
0x11278	0x4C13    LDR	R4, [PC, #76]
0x1127A	0x6824    LDR	R4, [R4, #0]
0x1127C	0x47A0    BLX	R4
;G2C_STM32_M4.c, 198 :: 		
0x1127E	0xF7FCFEBB  BL	_Delay_1sec+0
;G2C_STM32_M4.c, 199 :: 		
0x11282	0xF7FCFEB9  BL	_Delay_1sec+0
;G2C_STM32_M4.c, 200 :: 		
0x11286	0xF7FCFEB7  BL	_Delay_1sec+0
;G2C_STM32_M4.c, 201 :: 		
0x1128A	0xF7FCFEB5  BL	_Delay_1sec+0
;G2C_STM32_M4.c, 202 :: 		
0x1128E	0xF7FCFEB3  BL	_Delay_1sec+0
;G2C_STM32_M4.c, 203 :: 		
0x11292	0xE011    B	L_g2c_modulePower7
L_g2c_modulePower6:
;G2C_STM32_M4.c, 206 :: 		
0x11294	0x2000    MOVS	R0, #0
0x11296	0x4C0C    LDR	R4, [PC, #48]
0x11298	0x6824    LDR	R4, [R4, #0]
0x1129A	0x47A0    BLX	R4
;G2C_STM32_M4.c, 210 :: 		
0x1129C	0xF7FCFEAC  BL	_Delay_1sec+0
;G2C_STM32_M4.c, 211 :: 		
0x112A0	0xF7FCFEAA  BL	_Delay_1sec+0
;G2C_STM32_M4.c, 212 :: 		
0x112A4	0xF7FCFEA8  BL	_Delay_1sec+0
;G2C_STM32_M4.c, 213 :: 		
0x112A8	0xF7FCFEA6  BL	_Delay_1sec+0
;G2C_STM32_M4.c, 214 :: 		
0x112AC	0xF7FCFEA4  BL	_Delay_1sec+0
;G2C_STM32_M4.c, 215 :: 		
0x112B0	0xF7FCFEA2  BL	_Delay_1sec+0
;G2C_STM32_M4.c, 216 :: 		
0x112B4	0xF7FCFEA0  BL	_Delay_1sec+0
;G2C_STM32_M4.c, 217 :: 		
L_g2c_modulePower7:
;G2C_STM32_M4.c, 218 :: 		
L_end_g2c_modulePower:
0x112B8	0xF8DDE000  LDR	LR, [SP, #0]
0x112BC	0xB001    ADD	SP, SP, #4
0x112BE	0x4770    BX	LR
0x112C0	0x78D82000  	G2C_STM32_M4_hal_gpio_rstSet+0
0x112C4	0x00000000  	__G2C_BOOTLOADER
0x112C8	0x7D002000  	G2C_STM32_M4_hal_gpio_csSet+0
; end of _g2c_modulePower
_Delay_1sec:
;__Lib_Delays.c, 62 :: 		void Delay_1sec() {
;__Lib_Delays.c, 63 :: 		Delay_ms(1000);
0xDFF8	0xF64757FE  MOVW	R7, #32254
0xDFFC	0xF2C03756  MOVT	R7, #854
L_Delay_1sec24:
0xE000	0x1E7F    SUBS	R7, R7, #1
0xE002	0xD1FD    BNE	L_Delay_1sec24
0xE004	0xBF00    NOP
0xE006	0xBF00    NOP
0xE008	0xBF00    NOP
0xE00A	0xBF00    NOP
0xE00C	0xBF00    NOP
;__Lib_Delays.c, 64 :: 		}
L_end_Delay_1sec:
0xE00E	0x4770    BX	LR
; end of _Delay_1sec
_g2c_moduleReset:
;G2C_STM32_M4.c, 220 :: 		
0x112E8	0xB081    SUB	SP, SP, #4
0x112EA	0xF8CDE000  STR	LR, [SP, #0]
;G2C_STM32_M4.c, 222 :: 		
0x112EE	0xF7FCFEE7  BL	_Delay_100ms+0
;G2C_STM32_M4.c, 223 :: 		
0x112F2	0x2000    MOVS	R0, #0
0x112F4	0x4C08    LDR	R4, [PC, #32]
0x112F6	0x6824    LDR	R4, [R4, #0]
0x112F8	0x47A0    BLX	R4
;G2C_STM32_M4.c, 224 :: 		
0x112FA	0xF7FCFEE1  BL	_Delay_100ms+0
;G2C_STM32_M4.c, 225 :: 		
0x112FE	0xF7FCFEDF  BL	_Delay_100ms+0
;G2C_STM32_M4.c, 226 :: 		
0x11302	0x2001    MOVS	R0, #1
0x11304	0x4C04    LDR	R4, [PC, #16]
0x11306	0x6824    LDR	R4, [R4, #0]
0x11308	0x47A0    BLX	R4
;G2C_STM32_M4.c, 227 :: 		
0x1130A	0xF7FCFE75  BL	_Delay_1sec+0
;G2C_STM32_M4.c, 228 :: 		
L_end_g2c_moduleReset:
0x1130E	0xF8DDE000  LDR	LR, [SP, #0]
0x11312	0xB001    ADD	SP, SP, #4
0x11314	0x4770    BX	LR
0x11316	0xBF00    NOP
0x11318	0x78D82000  	G2C_STM32_M4_hal_gpio_rstSet+0
; end of _g2c_moduleReset
_Delay_100ms:
;__Lib_Delays.c, 53 :: 		void Delay_100ms() {
;__Lib_Delays.c, 54 :: 		Delay_ms(100);
0xE0C0	0xF24727FE  MOVW	R7, #29438
0xE0C4	0xF2C00755  MOVT	R7, #85
L_Delay_100ms20:
0xE0C8	0x1E7F    SUBS	R7, R7, #1
0xE0CA	0xD1FD    BNE	L_Delay_100ms20
0xE0CC	0xBF00    NOP
0xE0CE	0xBF00    NOP
0xE0D0	0xBF00    NOP
0xE0D2	0xBF00    NOP
0xE0D4	0xBF00    NOP
;__Lib_Delays.c, 55 :: 		}
L_end_Delay_100ms:
0xE0D6	0x4770    BX	LR
; end of _Delay_100ms
_g2c_cmdSingle:
;G2C_STM32_M4.c, 689 :: 		
0x1131C	0xB082    SUB	SP, SP, #8
0x1131E	0xF8CDE000  STR	LR, [SP, #0]
0x11322	0x9001    STR	R0, [SP, #4]
;G2C_STM32_M4.c, 691 :: 		
0x11324	0x9901    LDR	R1, [SP, #4]
0x11326	0x481A    LDR	R0, [PC, #104]
0x11328	0xF7FCFE92  BL	G2C_STM32_M4__strcpy+0
;G2C_STM32_M4.c, 693 :: 		
L_g2c_cmdSingle65:
0x1132C	0x4919    LDR	R1, [PC, #100]
0x1132E	0x7809    LDRB	R1, [R1, #0]
0x11330	0xB111    CBZ	R1, L_g2c_cmdSingle66
0x11332	0xF000F9A9  BL	_g2c_process+0
0x11336	0xE7F9    B	L_g2c_cmdSingle65
L_g2c_cmdSingle66:
;G2C_STM32_M4.c, 694 :: 		
0x11338	0x4917    LDR	R1, [PC, #92]
0x1133A	0x9801    LDR	R0, [SP, #4]
0x1133C	0xF7FEFA78  BL	G2C_STM32_M4_createEvent+0
;G2C_STM32_M4.c, 696 :: 		
0x11340	0x210D    MOVS	R1, #13
0x11342	0x9801    LDR	R0, [SP, #4]
0x11344	0xF7FAF8FE  BL	G2C_STM32_M4_transmitCommand+0
;G2C_STM32_M4.c, 697 :: 		
0x11348	0x2100    MOVS	R1, #0
0x1134A	0x2900    CMP	R1, __G2C_CALLBACK_ENABLE
0x1134C	0xD007    BEQ	L_g2c_cmdSingle67
0x1134E	0x2204    MOVS	R2, #4
0x11350	0x4912    LDR	R1, [PC, #72]
0x11352	0x700A    STRB	R2, [R1, #0]
0x11354	0x4912    LDR	R1, [PC, #72]
0x11356	0x480E    LDR	R0, [PC, #56]
0x11358	0x4C0F    LDR	R4, [PC, #60]
0x1135A	0x6824    LDR	R4, [R4, #0]
0x1135C	0x47A0    BLX	R4
L_g2c_cmdSingle67:
;G2C_STM32_M4.c, 699 :: 		
0x1135E	0x2200    MOVS	R2, #0
0x11360	0x4910    LDR	R1, [PC, #64]
0x11362	0x700A    STRB	R2, [R1, #0]
0x11364	0x2200    MOVS	R2, #0
0x11366	0x4910    LDR	R1, [PC, #64]
0x11368	0x700A    STRB	R2, [R1, #0]
0x1136A	0x2201    MOVS	R2, #1
0x1136C	0x4909    LDR	R1, [PC, #36]
0x1136E	0x700A    STRB	R2, [R1, #0]
;G2C_STM32_M4.c, 700 :: 		
0x11370	0x2200    MOVS	R2, #0
0x11372	0x490E    LDR	R1, [PC, #56]
0x11374	0x600A    STR	R2, [R1, #0]
0x11376	0x2201    MOVS	R2, #1
0x11378	0x490D    LDR	R1, [PC, #52]
0x1137A	0x700A    STRB	R2, [R1, #0]
;G2C_STM32_M4.c, 701 :: 		
L_g2c_cmdSingle68:
0x1137C	0x4905    LDR	R1, [PC, #20]
0x1137E	0x7809    LDRB	R1, [R1, #0]
0x11380	0xB111    CBZ	R1, L_g2c_cmdSingle69
0x11382	0xF000F981  BL	_g2c_process+0
0x11386	0xE7F9    B	L_g2c_cmdSingle68
L_g2c_cmdSingle69:
;G2C_STM32_M4.c, 702 :: 		
L_end_g2c_cmdSingle:
0x11388	0xF8DDE000  LDR	LR, [SP, #0]
0x1138C	0xB002    ADD	SP, SP, #8
0x1138E	0x4770    BX	LR
0x11390	0x7BF02000  	G2C_STM32_M4_txBuff+0
0x11394	0x78DC2000  	G2C_STM32_M4_f_sequence_active+0
0x11398	0x7CF02000  	G2C_STM32_M4_currentEv+0
0x1139C	0x7CFA2000  	G2C_STM32_M4_currentEv+10
0x113A0	0x7CF82000  	G2C_STM32_M4_currentEv+8
0x113A4	0x78BE2000  	G2C_STM32_M4_f_wdog_timeout+0
0x113A8	0x78BF2000  	G2C_STM32_M4_f_response_ready+0
0x113AC	0x7CFC2000  	G2C_STM32_M4_c_watchdog_timer+0
0x113B0	0x78DF2000  	G2C_STM32_M4_f_watchdog_active+0
; end of _g2c_cmdSingle
_g2c_default_handler:
;ThermalCameraDemo_main.c, 94 :: 		void g2c_default_handler( uint8_t *rsp, uint8_t *evArgs )
;ThermalCameraDemo_main.c, 97 :: 		}
L_end_g2c_default_handler:
0x1103C	0x4770    BX	LR
; end of _g2c_default_handler
G2C_STM32_M4__strcpy:
;G2C_STM32_M4.c, 351 :: 		
; src start address is: 4 (R1)
; dest start address is: 0 (R0)
0xE050	0xB081    SUB	SP, SP, #4
0xE052	0x460A    MOV	R2, R1
0xE054	0x4601    MOV	R1, R0
; src end address is: 4 (R1)
; dest end address is: 0 (R0)
; dest start address is: 4 (R1)
; src start address is: 8 (R2)
;G2C_STM32_M4.c, 355 :: 		
; i start address is: 16 (R4)
0xE056	0xF2400400  MOVW	R4, #0
;G2C_STM32_M4.c, 356 :: 		
; j start address is: 0 (R0)
0xE05A	0xF2400000  MOVW	R0, #0
; src end address is: 8 (R2)
; j end address is: 0 (R0)
; i end address is: 16 (R4)
; dest end address is: 4 (R1)
0xE05E	0xB286    UXTH	R6, R0
0xE060	0x4610    MOV	R0, R2
;G2C_STM32_M4.c, 358 :: 		
L_G2C_STM32_M4__strcpy17:
; j start address is: 24 (R6)
; j start address is: 24 (R6)
; i start address is: 20 (R5)
; i start address is: 16 (R4)
; src start address is: 0 (R0)
; dest start address is: 4 (R1)
0xE062	0xB2A3    UXTH	R3, R4
0xE064	0x1C62    ADDS	R2, R4, #1
; i end address is: 16 (R4)
; i start address is: 20 (R5)
0xE066	0xB295    UXTH	R5, R2
; i end address is: 20 (R5)
0xE068	0x18CC    ADDS	R4, R1, R3
0xE06A	0xB2B3    UXTH	R3, R6
0xE06C	0x1C72    ADDS	R2, R6, #1
0xE06E	0xB296    UXTH	R6, R2
; j end address is: 24 (R6)
0xE070	0x18C2    ADDS	R2, R0, R3
0xE072	0x7812    LDRB	R2, [R2, #0]
0xE074	0x7022    STRB	R2, [R4, #0]
0xE076	0x7822    LDRB	R2, [R4, #0]
0xE078	0xB10A    CBZ	R2, L_G2C_STM32_M4__strcpy18
; i end address is: 20 (R5)
; j end address is: 24 (R6)
;G2C_STM32_M4.c, 359 :: 		
; j start address is: 24 (R6)
; i start address is: 20 (R5)
; src end address is: 0 (R0)
; dest end address is: 4 (R1)
; i end address is: 20 (R5)
; j end address is: 24 (R6)
0xE07A	0xB2AC    UXTH	R4, R5
0xE07C	0xE7F1    B	L_G2C_STM32_M4__strcpy17
L_G2C_STM32_M4__strcpy18:
;G2C_STM32_M4.c, 360 :: 		
L_end__strcpy:
0xE07E	0xB001    ADD	SP, SP, #4
0xE080	0x4770    BX	LR
; end of G2C_STM32_M4__strcpy
_g2c_process:
;G2C_STM32_M4.c, 704 :: 		
0x11688	0xB081    SUB	SP, SP, #4
0x1168A	0xF8CDE000  STR	LR, [SP, #0]
;G2C_STM32_M4.c, 707 :: 		
0x1168E	0x2000    MOVS	R0, #0
0x11690	0x2801    CMP	R0, __G2C_POLL_ENABLE
0x11692	0xD006    BEQ	L_g2c_process70
;G2C_STM32_M4.c, 709 :: 		
0x11694	0xF7FDFFE2  BL	G2C_STM32_M4_hal_uartReady+0
0x11698	0xB118    CBZ	R0, L_g2c_process71
;G2C_STM32_M4.c, 711 :: 		
0x1169A	0xF7FEF825  BL	G2C_STM32_M4_hal_uartRead+0
;G2C_STM32_M4.c, 712 :: 		
0x1169E	0xF7FEF831  BL	_g2c_putc+0
;G2C_STM32_M4.c, 713 :: 		
L_g2c_process71:
;G2C_STM32_M4.c, 714 :: 		
L_g2c_process70:
;G2C_STM32_M4.c, 717 :: 		
0x116A2	0x4852    LDR	R0, [PC, #328]
0x116A4	0x7800    LDRB	R0, [R0, #0]
0x116A6	0x2800    CMP	R0, #0
0x116A8	0xF000803A  BEQ	L_g2c_process72
;G2C_STM32_M4.c, 719 :: 		
0x116AC	0x4850    LDR	R0, [PC, #320]
0x116AE	0x7800    LDRB	R0, [R0, #0]
0x116B0	0xB110    CBZ	R0, L_g2c_process73
0x116B2	0x2000    MOVS	R0, #0
0x116B4	0xF7FFF91E  BL	G2C_STM32_M4_DTE_setState+0
L_g2c_process73:
;G2C_STM32_M4.c, 720 :: 		
0x116B8	0x2100    MOVS	R1, #0
0x116BA	0x484E    LDR	R0, [PC, #312]
0x116BC	0x7001    STRB	R1, [R0, #0]
;G2C_STM32_M4.c, 721 :: 		
0x116BE	0x2100    MOVS	R1, #0
0x116C0	0x484D    LDR	R0, [PC, #308]
0x116C2	0x7001    STRB	R1, [R0, #0]
;G2C_STM32_M4.c, 724 :: 		
0x116C4	0x484D    LDR	R0, [PC, #308]
0x116C6	0x7800    LDRB	R0, [R0, #0]
0x116C8	0x2802    CMP	R0, #2
0x116CA	0xD105    BNE	L_g2c_process74
;G2C_STM32_M4.c, 727 :: 		
0x116CC	0x494C    LDR	R1, [PC, #304]
0x116CE	0x484D    LDR	R0, [PC, #308]
0x116D0	0x4C4D    LDR	R4, [PC, #308]
0x116D2	0x6824    LDR	R4, [R4, #0]
0x116D4	0x47A0    BLX	R4
;G2C_STM32_M4.c, 728 :: 		
0x116D6	0xE00B    B	L_g2c_process75
L_g2c_process74:
;G2C_STM32_M4.c, 732 :: 		
0x116D8	0x494B    LDR	R1, [PC, #300]
0x116DA	0x484A    LDR	R0, [PC, #296]
0x116DC	0xF7FEF8A8  BL	G2C_STM32_M4_createEvent+0
;G2C_STM32_M4.c, 733 :: 		
0x116E0	0x2102    MOVS	R1, #2
0x116E2	0x4846    LDR	R0, [PC, #280]
0x116E4	0x7001    STRB	R1, [R0, #0]
0x116E6	0x4946    LDR	R1, [PC, #280]
0x116E8	0x4846    LDR	R0, [PC, #280]
0x116EA	0x4C47    LDR	R4, [PC, #284]
0x116EC	0x6824    LDR	R4, [R4, #0]
0x116EE	0x47A0    BLX	R4
;G2C_STM32_M4.c, 734 :: 		
L_g2c_process75:
;G2C_STM32_M4.c, 735 :: 		
0x116F0	0x2100    MOVS	R1, #0
0x116F2	0x483E    LDR	R0, [PC, #248]
0x116F4	0x7001    STRB	R1, [R0, #0]
;G2C_STM32_M4.c, 737 :: 		
0x116F6	0x2100    MOVS	R1, #0
0x116F8	0x4844    LDR	R0, [PC, #272]
0x116FA	0x8001    STRH	R1, [R0, #0]
0x116FC	0x2100    MOVS	R1, #0
0x116FE	0x4841    LDR	R0, [PC, #260]
0x11700	0x7001    STRB	R1, [R0, #0]
;G2C_STM32_M4.c, 738 :: 		
0x11702	0x2100    MOVS	R1, #0
0x11704	0x4842    LDR	R0, [PC, #264]
0x11706	0x7001    STRB	R1, [R0, #0]
0x11708	0x2100    MOVS	R1, #0
0x1170A	0x4842    LDR	R0, [PC, #264]
0x1170C	0x7001    STRB	R1, [R0, #0]
0x1170E	0x2100    MOVS	R1, #0
0x11710	0x4841    LDR	R0, [PC, #260]
0x11712	0x7001    STRB	R1, [R0, #0]
;G2C_STM32_M4.c, 739 :: 		
0x11714	0x4836    LDR	R0, [PC, #216]
0x11716	0x7800    LDRB	R0, [R0, #0]
0x11718	0xB110    CBZ	R0, L_g2c_process76
0x1171A	0x2001    MOVS	R0, #1
0x1171C	0xF7FFF8EA  BL	G2C_STM32_M4_DTE_setState+0
L_g2c_process76:
;G2C_STM32_M4.c, 740 :: 		
L_g2c_process72:
;G2C_STM32_M4.c, 743 :: 		
0x11720	0x483C    LDR	R0, [PC, #240]
0x11722	0x7800    LDRB	R0, [R0, #0]
0x11724	0x2800    CMP	R0, #0
0x11726	0xD02C    BEQ	L_g2c_process77
;G2C_STM32_M4.c, 745 :: 		
0x11728	0x4831    LDR	R0, [PC, #196]
0x1172A	0x7800    LDRB	R0, [R0, #0]
0x1172C	0xB110    CBZ	R0, L_g2c_process78
0x1172E	0x2000    MOVS	R0, #0
0x11730	0xF7FFF8E0  BL	G2C_STM32_M4_DTE_setState+0
L_g2c_process78:
;G2C_STM32_M4.c, 746 :: 		
0x11734	0x2100    MOVS	R1, #0
0x11736	0x482F    LDR	R0, [PC, #188]
0x11738	0x7001    STRB	R1, [R0, #0]
;G2C_STM32_M4.c, 747 :: 		
0x1173A	0x2100    MOVS	R1, #0
0x1173C	0x482E    LDR	R0, [PC, #184]
0x1173E	0x7001    STRB	R1, [R0, #0]
;G2C_STM32_M4.c, 749 :: 		
0x11740	0x4931    LDR	R1, [PC, #196]
0x11742	0x4830    LDR	R0, [PC, #192]
0x11744	0xF7FEF874  BL	G2C_STM32_M4_createEvent+0
;G2C_STM32_M4.c, 750 :: 		
0x11748	0x2100    MOVS	R1, #0
0x1174A	0x482C    LDR	R0, [PC, #176]
0x1174C	0x7001    STRB	R1, [R0, #0]
0x1174E	0x492C    LDR	R1, [PC, #176]
0x11750	0x482C    LDR	R0, [PC, #176]
0x11752	0x4C2D    LDR	R4, [PC, #180]
0x11754	0x6824    LDR	R4, [R4, #0]
0x11756	0x47A0    BLX	R4
;G2C_STM32_M4.c, 752 :: 		
0x11758	0x2100    MOVS	R1, #0
0x1175A	0x482C    LDR	R0, [PC, #176]
0x1175C	0x8001    STRH	R1, [R0, #0]
0x1175E	0x2100    MOVS	R1, #0
0x11760	0x4828    LDR	R0, [PC, #160]
0x11762	0x7001    STRB	R1, [R0, #0]
;G2C_STM32_M4.c, 753 :: 		
0x11764	0x2100    MOVS	R1, #0
0x11766	0x482A    LDR	R0, [PC, #168]
0x11768	0x7001    STRB	R1, [R0, #0]
0x1176A	0x2100    MOVS	R1, #0
0x1176C	0x4829    LDR	R0, [PC, #164]
0x1176E	0x7001    STRB	R1, [R0, #0]
0x11770	0x2100    MOVS	R1, #0
0x11772	0x4829    LDR	R0, [PC, #164]
0x11774	0x7001    STRB	R1, [R0, #0]
;G2C_STM32_M4.c, 754 :: 		
0x11776	0x481E    LDR	R0, [PC, #120]
0x11778	0x7800    LDRB	R0, [R0, #0]
0x1177A	0xB110    CBZ	R0, L_g2c_process79
0x1177C	0x2001    MOVS	R0, #1
0x1177E	0xF7FFF8B9  BL	G2C_STM32_M4_DTE_setState+0
L_g2c_process79:
;G2C_STM32_M4.c, 755 :: 		
L_g2c_process77:
;G2C_STM32_M4.c, 758 :: 		
0x11782	0x4823    LDR	R0, [PC, #140]
0x11784	0x7800    LDRB	R0, [R0, #0]
0x11786	0x2800    CMP	R0, #0
0x11788	0xD02C    BEQ	L_g2c_process80
;G2C_STM32_M4.c, 760 :: 		
0x1178A	0x4819    LDR	R0, [PC, #100]
0x1178C	0x7800    LDRB	R0, [R0, #0]
0x1178E	0xB110    CBZ	R0, L_g2c_process81
0x11790	0x2000    MOVS	R0, #0
0x11792	0xF7FFF8AF  BL	G2C_STM32_M4_DTE_setState+0
L_g2c_process81:
;G2C_STM32_M4.c, 761 :: 		
0x11796	0x2100    MOVS	R1, #0
0x11798	0x4816    LDR	R0, [PC, #88]
0x1179A	0x7001    STRB	R1, [R0, #0]
;G2C_STM32_M4.c, 762 :: 		
0x1179C	0x2100    MOVS	R1, #0
0x1179E	0x4816    LDR	R0, [PC, #88]
0x117A0	0x7001    STRB	R1, [R0, #0]
;G2C_STM32_M4.c, 764 :: 		
0x117A2	0x4919    LDR	R1, [PC, #100]
0x117A4	0x4817    LDR	R0, [PC, #92]
0x117A6	0xF7FEF843  BL	G2C_STM32_M4_createEvent+0
;G2C_STM32_M4.c, 765 :: 		
0x117AA	0x2101    MOVS	R1, #1
0x117AC	0x4813    LDR	R0, [PC, #76]
0x117AE	0x7001    STRB	R1, [R0, #0]
0x117B0	0x4913    LDR	R1, [PC, #76]
0x117B2	0x4814    LDR	R0, [PC, #80]
0x117B4	0x4C14    LDR	R4, [PC, #80]
0x117B6	0x6824    LDR	R4, [R4, #0]
0x117B8	0x47A0    BLX	R4
;G2C_STM32_M4.c, 767 :: 		
0x117BA	0x2100    MOVS	R1, #0
0x117BC	0x4813    LDR	R0, [PC, #76]
0x117BE	0x8001    STRH	R1, [R0, #0]
0x117C0	0x2100    MOVS	R1, #0
0x117C2	0x4810    LDR	R0, [PC, #64]
0x117C4	0x7001    STRB	R1, [R0, #0]
;G2C_STM32_M4.c, 768 :: 		
0x117C6	0x2100    MOVS	R1, #0
0x117C8	0x4811    LDR	R0, [PC, #68]
0x117CA	0x7001    STRB	R1, [R0, #0]
0x117CC	0x2100    MOVS	R1, #0
0x117CE	0x4811    LDR	R0, [PC, #68]
0x117D0	0x7001    STRB	R1, [R0, #0]
0x117D2	0x2100    MOVS	R1, #0
0x117D4	0x4810    LDR	R0, [PC, #64]
0x117D6	0x7001    STRB	R1, [R0, #0]
;G2C_STM32_M4.c, 769 :: 		
0x117D8	0x4805    LDR	R0, [PC, #20]
0x117DA	0x7800    LDRB	R0, [R0, #0]
0x117DC	0xB110    CBZ	R0, L_g2c_process82
0x117DE	0x2001    MOVS	R0, #1
0x117E0	0xF7FFF888  BL	G2C_STM32_M4_DTE_setState+0
L_g2c_process82:
;G2C_STM32_M4.c, 770 :: 		
L_g2c_process80:
;G2C_STM32_M4.c, 771 :: 		
L_end_g2c_process:
0x117E4	0xF8DDE000  LDR	LR, [SP, #0]
0x117E8	0xB001    ADD	SP, SP, #4
0x117EA	0x4770    BX	LR
0x117EC	0x78DE2000  	G2C_STM32_M4_f_buffer_warning+0
0x117F0	0x79E62000  	G2C_STM32_M4_f_hfc_active+0
0x117F4	0x78DD2000  	G2C_STM32_M4_f_timer_active+0
0x117F8	0x78DF2000  	G2C_STM32_M4_f_watchdog_active+0
0x117FC	0x7CFA2000  	G2C_STM32_M4_currentEv+10
0x11800	0x7CF82000  	G2C_STM32_M4_currentEv+8
0x11804	0x78E62000  	G2C_STM32_M4_rxBuff+2
0x11808	0x7CF02000  	G2C_STM32_M4_currentEv+0
0x1180C	0x78E42000  	G2C_STM32_M4_rxBuff+0
0x11810	0x78BE2000  	G2C_STM32_M4_f_wdog_timeout+0
0x11814	0x78BF2000  	G2C_STM32_M4_f_response_ready+0
0x11818	0x78DC2000  	G2C_STM32_M4_f_sequence_active+0
; end of _g2c_process
G2C_STM32_M4_hal_uartReady:
;__hal_stm32.c, 152 :: 		
0xF65C	0xB081    SUB	SP, SP, #4
0xF65E	0xF8CDE000  STR	LR, [SP, #0]
;__hal_stm32.c, 154 :: 		
0xF662	0x4C04    LDR	R4, [PC, #16]
0xF664	0x6824    LDR	R4, [R4, #0]
0xF666	0x47A0    BLX	R4
0xF668	0xB2C0    UXTB	R0, R0
;__hal_stm32.c, 155 :: 		
L_end_hal_uartReady:
0xF66A	0xF8DDE000  LDR	LR, [SP, #0]
0xF66E	0xB001    ADD	SP, SP, #4
0xF670	0x4770    BX	LR
0xF672	0xBF00    NOP
0xF674	0x7D082000  	G2C_STM32_M4_fp_uartReady+0
; end of G2C_STM32_M4_hal_uartReady
_I2C1_Start:
;__Lib_I2C_123.c, 557 :: 		
0xDF3C	0xB081    SUB	SP, SP, #4
0xDF3E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_I2C_123.c, 558 :: 		
0xDF42	0x4803    LDR	R0, [PC, #12]
0xDF44	0xF7FCF976  BL	_I2Cx_Start+0
;__Lib_I2C_123.c, 559 :: 		
L_end_I2C1_Start:
0xDF48	0xF8DDE000  LDR	LR, [SP, #0]
0xDF4C	0xB001    ADD	SP, SP, #4
0xDF4E	0x4770    BX	LR
0xDF50	0x54004000  	I2C1_CR1+0
; end of _I2C1_Start
_I2Cx_Start:
;__Lib_I2C_123.c, 213 :: 		
; I2C_BASE start address is: 0 (R0)
0xA234	0xB083    SUB	SP, SP, #12
0xA236	0xF8CDE000  STR	LR, [SP, #0]
0xA23A	0x4603    MOV	R3, R0
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 12 (R3)
;__Lib_I2C_123.c, 214 :: 		
; timeout start address is: 0 (R0)
0xA23C	0xF04F0000  MOV	R0, #0
;__Lib_I2C_123.c, 217 :: 		
0xA240	0x492B    LDR	R1, [PC, #172]
0xA242	0x428B    CMP	R3, R1
0xA244	0xD106    BNE	L_I2Cx_Start9
; timeout end address is: 0 (R0)
;__Lib_I2C_123.c, 218 :: 		
0xA246	0x492B    LDR	R1, [PC, #172]
; timeout start address is: 16 (R4)
0xA248	0x680C    LDR	R4, [R1, #0]
;__Lib_I2C_123.c, 219 :: 		
0xA24A	0x492B    LDR	R1, [PC, #172]
0xA24C	0x680A    LDR	R2, [R1, #0]
0xA24E	0x492B    LDR	R1, [PC, #172]
0xA250	0x600A    STR	R2, [R1, #0]
;__Lib_I2C_123.c, 220 :: 		
; timeout end address is: 16 (R4)
0xA252	0xE015    B	L_I2Cx_Start10
L_I2Cx_Start9:
;__Lib_I2C_123.c, 221 :: 		
; timeout start address is: 0 (R0)
0xA254	0x492A    LDR	R1, [PC, #168]
0xA256	0x428B    CMP	R3, R1
0xA258	0xD107    BNE	L_I2Cx_Start11
; timeout end address is: 0 (R0)
;__Lib_I2C_123.c, 222 :: 		
0xA25A	0x492A    LDR	R1, [PC, #168]
; timeout start address is: 0 (R0)
0xA25C	0x6808    LDR	R0, [R1, #0]
;__Lib_I2C_123.c, 223 :: 		
0xA25E	0x492A    LDR	R1, [PC, #168]
0xA260	0x680A    LDR	R2, [R1, #0]
0xA262	0x4926    LDR	R1, [PC, #152]
0xA264	0x600A    STR	R2, [R1, #0]
;__Lib_I2C_123.c, 224 :: 		
0xA266	0x4604    MOV	R4, R0
0xA268	0xE00A    B	L_I2Cx_Start12
L_I2Cx_Start11:
;__Lib_I2C_123.c, 225 :: 		
0xA26A	0x4928    LDR	R1, [PC, #160]
0xA26C	0x428B    CMP	R3, R1
0xA26E	0xD106    BNE	L__I2Cx_Start133
; timeout end address is: 0 (R0)
;__Lib_I2C_123.c, 226 :: 		
0xA270	0x4927    LDR	R1, [PC, #156]
; timeout start address is: 0 (R0)
0xA272	0x6808    LDR	R0, [R1, #0]
;__Lib_I2C_123.c, 227 :: 		
0xA274	0x4927    LDR	R1, [PC, #156]
0xA276	0x680A    LDR	R2, [R1, #0]
0xA278	0x4920    LDR	R1, [PC, #128]
0xA27A	0x600A    STR	R2, [R1, #0]
; timeout end address is: 0 (R0)
;__Lib_I2C_123.c, 228 :: 		
0xA27C	0xE7FF    B	L_I2Cx_Start13
L__I2Cx_Start133:
;__Lib_I2C_123.c, 225 :: 		
;__Lib_I2C_123.c, 228 :: 		
L_I2Cx_Start13:
; timeout start address is: 0 (R0)
0xA27E	0x4604    MOV	R4, R0
; timeout end address is: 0 (R0)
L_I2Cx_Start12:
; timeout start address is: 16 (R4)
; timeout end address is: 16 (R4)
L_I2Cx_Start10:
;__Lib_I2C_123.c, 230 :: 		
; timeout start address is: 16 (R4)
0xA280	0x4925    LDR	R1, [PC, #148]
0xA282	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_123.c, 232 :: 		
0xA284	0x9401    STR	R4, [SP, #4]
0xA286	0x9302    STR	R3, [SP, #8]
0xA288	0x4618    MOV	R0, R3
0xA28A	0xF7FBFE73  BL	__Lib_I2C_123_I2Cx_Wait_For_Idle+0
0xA28E	0x9B02    LDR	R3, [SP, #8]
0xA290	0x9C01    LDR	R4, [SP, #4]
0xA292	0xB910    CBNZ	R0, L_I2Cx_Start14
; I2C_BASE end address is: 12 (R3)
; timeout end address is: 16 (R4)
;__Lib_I2C_123.c, 233 :: 		
0xA294	0xF64F70FF  MOVW	R0, #65535
0xA298	0xE025    B	L_end_I2Cx_Start
;__Lib_I2C_123.c, 234 :: 		
L_I2Cx_Start14:
;__Lib_I2C_123.c, 237 :: 		
; timeout start address is: 16 (R4)
; I2C_BASE start address is: 12 (R3)
0xA29A	0x2201    MOVS	R2, #1
0xA29C	0x6819    LDR	R1, [R3, #0]
0xA29E	0xF3622108  BFI	R1, R2, #8, #1
0xA2A2	0x6019    STR	R1, [R3, #0]
;__Lib_I2C_123.c, 239 :: 		
0xA2A4	0xF2030114  ADDW	R1, R3, #20
0xA2A8	0x680A    LDR	R2, [R1, #0]
0xA2AA	0xF3C22140  UBFX	R1, R2, #9, #1
0xA2AE	0xB111    CBZ	R1, L_I2Cx_Start15
; I2C_BASE end address is: 12 (R3)
; timeout end address is: 16 (R4)
;__Lib_I2C_123.c, 240 :: 		
0xA2B0	0xF64F70FF  MOVW	R0, #65535
0xA2B4	0xE017    B	L_end_I2Cx_Start
;__Lib_I2C_123.c, 241 :: 		
L_I2Cx_Start15:
;__Lib_I2C_123.c, 242 :: 		
; timeout start address is: 16 (R4)
; I2C_BASE start address is: 12 (R3)
0xA2B6	0x4625    MOV	R5, R4
; timeout end address is: 16 (R4)
0xA2B8	0x461C    MOV	R4, R3
L_I2Cx_Start16:
; I2C_BASE end address is: 12 (R3)
; timeout start address is: 20 (R5)
; I2C_BASE start address is: 16 (R4)
0xA2BA	0x4918    LDR	R1, [PC, #96]
0xA2BC	0x4620    MOV	R0, R4
0xA2BE	0xF7FBFC1B  BL	_ChekXForEvent+0
0xA2C2	0xB978    CBNZ	R0, L_I2Cx_Start17
;__Lib_I2C_123.c, 243 :: 		
0xA2C4	0x4914    LDR	R1, [PC, #80]
0xA2C6	0x6809    LDR	R1, [R1, #0]
0xA2C8	0xB159    CBZ	R1, L__I2Cx_Start134
;__Lib_I2C_123.c, 244 :: 		
0xA2CA	0xB935    CBNZ	R5, L_I2Cx_Start19
; I2C_BASE end address is: 16 (R4)
; timeout end address is: 20 (R5)
;__Lib_I2C_123.c, 245 :: 		
0xA2CC	0x2006    MOVS	R0, #6
0xA2CE	0x4C0B    LDR	R4, [PC, #44]
0xA2D0	0x6824    LDR	R4, [R4, #0]
0xA2D2	0x47A0    BLX	R4
;__Lib_I2C_123.c, 246 :: 		
0xA2D4	0xF64F70FF  MOVW	R0, #65535
0xA2D8	0xE005    B	L_end_I2Cx_Start
;__Lib_I2C_123.c, 247 :: 		
L_I2Cx_Start19:
;__Lib_I2C_123.c, 248 :: 		
; timeout start address is: 20 (R5)
; I2C_BASE start address is: 16 (R4)
0xA2DA	0x1E69    SUBS	R1, R5, #1
; timeout end address is: 20 (R5)
; timeout start address is: 0 (R0)
0xA2DC	0x4608    MOV	R0, R1
; timeout end address is: 0 (R0)
0xA2DE	0x4605    MOV	R5, R0
;__Lib_I2C_123.c, 249 :: 		
0xA2E0	0xE7FF    B	L_I2Cx_Start18
L__I2Cx_Start134:
;__Lib_I2C_123.c, 243 :: 		
;__Lib_I2C_123.c, 249 :: 		
L_I2Cx_Start18:
;__Lib_I2C_123.c, 250 :: 		
; timeout start address is: 20 (R5)
; I2C_BASE end address is: 16 (R4)
; timeout end address is: 20 (R5)
0xA2E2	0xE7EA    B	L_I2Cx_Start16
L_I2Cx_Start17:
;__Lib_I2C_123.c, 251 :: 		
0xA2E4	0x2000    MOVS	R0, #0
;__Lib_I2C_123.c, 252 :: 		
L_end_I2Cx_Start:
0xA2E6	0xF8DDE000  LDR	LR, [SP, #0]
0xA2EA	0xB003    ADD	SP, SP, #12
0xA2EC	0x4770    BX	LR
0xA2EE	0xBF00    NOP
0xA2F0	0x54004000  	I2C1_CR1+0
0xA2F4	0x78642000  	__Lib_I2C_123__I2C1_TIMEOUT+0
0xA2F8	0xC9D82000  	_I2C1_Timeout_Ptr+0
0xA2FC	0xC9D42000  	_I2Cx_Timeout_Ptr+0
0xA300	0x58004000  	I2C2_CR1+0
0xA304	0x78682000  	__Lib_I2C_123__I2C2_TIMEOUT+0
0xA308	0xC9DC2000  	_I2C2_Timeout_Ptr+0
0xA30C	0x5C004000  	I2C3_CR1+0
0xA310	0x786C2000  	__Lib_I2C_123__I2C3_TIMEOUT+0
0xA314	0xC9E02000  	_I2C3_Timeout_Ptr+0
0xA318	0x78702000  	__Lib_I2C_123__I2Cx_TIMEOUT+0
0xA31C	0x00010003  	#196609
; end of _I2Cx_Start
__Lib_I2C_123_I2Cx_Wait_For_Idle:
;__Lib_I2C_123.c, 177 :: 		
; I2C_BASE start address is: 0 (R0)
0x5F74	0xB081    SUB	SP, SP, #4
0x5F76	0xF8CDE000  STR	LR, [SP, #0]
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
;__Lib_I2C_123.c, 178 :: 		
; timeout start address is: 8 (R2)
0x5F7A	0xF04F0200  MOV	R2, #0
;__Lib_I2C_123.c, 181 :: 		
0x5F7E	0x491F    LDR	R1, [PC, #124]
0x5F80	0x4288    CMP	R0, R1
0x5F82	0xD107    BNE	L___Lib_I2C_123_I2Cx_Wait_For_Idle0
; timeout end address is: 8 (R2)
;__Lib_I2C_123.c, 182 :: 		
0x5F84	0x491E    LDR	R1, [PC, #120]
; timeout start address is: 12 (R3)
0x5F86	0x680B    LDR	R3, [R1, #0]
;__Lib_I2C_123.c, 183 :: 		
0x5F88	0x491E    LDR	R1, [PC, #120]
0x5F8A	0x680A    LDR	R2, [R1, #0]
0x5F8C	0x491E    LDR	R1, [PC, #120]
0x5F8E	0x600A    STR	R2, [R1, #0]
;__Lib_I2C_123.c, 184 :: 		
0x5F90	0x461C    MOV	R4, R3
; timeout end address is: 12 (R3)
0x5F92	0xE017    B	L___Lib_I2C_123_I2Cx_Wait_For_Idle1
L___Lib_I2C_123_I2Cx_Wait_For_Idle0:
;__Lib_I2C_123.c, 185 :: 		
; timeout start address is: 8 (R2)
0x5F94	0x491D    LDR	R1, [PC, #116]
0x5F96	0x4288    CMP	R0, R1
0x5F98	0xD107    BNE	L___Lib_I2C_123_I2Cx_Wait_For_Idle2
; timeout end address is: 8 (R2)
;__Lib_I2C_123.c, 186 :: 		
0x5F9A	0x491D    LDR	R1, [PC, #116]
; timeout start address is: 12 (R3)
0x5F9C	0x680B    LDR	R3, [R1, #0]
;__Lib_I2C_123.c, 187 :: 		
0x5F9E	0x491D    LDR	R1, [PC, #116]
0x5FA0	0x680A    LDR	R2, [R1, #0]
0x5FA2	0x4919    LDR	R1, [PC, #100]
0x5FA4	0x600A    STR	R2, [R1, #0]
;__Lib_I2C_123.c, 188 :: 		
0x5FA6	0x461C    MOV	R4, R3
; timeout end address is: 12 (R3)
0x5FA8	0xE00C    B	L___Lib_I2C_123_I2Cx_Wait_For_Idle3
L___Lib_I2C_123_I2Cx_Wait_For_Idle2:
;__Lib_I2C_123.c, 189 :: 		
; timeout start address is: 8 (R2)
0x5FAA	0x491B    LDR	R1, [PC, #108]
0x5FAC	0x4288    CMP	R0, R1
0x5FAE	0xD107    BNE	L___Lib_I2C_123_I2Cx_Wait_For_Idle131
; timeout end address is: 8 (R2)
;__Lib_I2C_123.c, 190 :: 		
0x5FB0	0x491A    LDR	R1, [PC, #104]
; timeout start address is: 12 (R3)
0x5FB2	0x680B    LDR	R3, [R1, #0]
;__Lib_I2C_123.c, 191 :: 		
0x5FB4	0x491A    LDR	R1, [PC, #104]
0x5FB6	0x680A    LDR	R2, [R1, #0]
0x5FB8	0x4913    LDR	R1, [PC, #76]
0x5FBA	0x600A    STR	R2, [R1, #0]
; timeout end address is: 12 (R3)
0x5FBC	0x4619    MOV	R1, R3
;__Lib_I2C_123.c, 192 :: 		
0x5FBE	0xE000    B	L___Lib_I2C_123_I2Cx_Wait_For_Idle4
L___Lib_I2C_123_I2Cx_Wait_For_Idle131:
;__Lib_I2C_123.c, 189 :: 		
0x5FC0	0x4611    MOV	R1, R2
;__Lib_I2C_123.c, 192 :: 		
L___Lib_I2C_123_I2Cx_Wait_For_Idle4:
; timeout start address is: 4 (R1)
0x5FC2	0x460C    MOV	R4, R1
; timeout end address is: 4 (R1)
L___Lib_I2C_123_I2Cx_Wait_For_Idle3:
; timeout start address is: 16 (R4)
; timeout end address is: 16 (R4)
L___Lib_I2C_123_I2Cx_Wait_For_Idle1:
;__Lib_I2C_123.c, 194 :: 		
; timeout start address is: 16 (R4)
0x5FC4	0x4917    LDR	R1, [PC, #92]
0x5FC6	0x600C    STR	R4, [R1, #0]
; I2C_BASE end address is: 0 (R0)
; timeout end address is: 16 (R4)
0x5FC8	0x4603    MOV	R3, R0
;__Lib_I2C_123.c, 196 :: 		
L___Lib_I2C_123_I2Cx_Wait_For_Idle5:
; timeout start address is: 16 (R4)
; I2C_BASE start address is: 12 (R3)
0x5FCA	0x4618    MOV	R0, R3
0x5FCC	0xF7FBFC22  BL	_I2Cx_Is_Idle+0
0x5FD0	0xB970    CBNZ	R0, L___Lib_I2C_123_I2Cx_Wait_For_Idle6
;__Lib_I2C_123.c, 197 :: 		
0x5FD2	0x4914    LDR	R1, [PC, #80]
0x5FD4	0x6809    LDR	R1, [R1, #0]
0x5FD6	0xB151    CBZ	R1, L___Lib_I2C_123_I2Cx_Wait_For_Idle132
;__Lib_I2C_123.c, 198 :: 		
0x5FD8	0xB92C    CBNZ	R4, L___Lib_I2C_123_I2Cx_Wait_For_Idle8
; I2C_BASE end address is: 12 (R3)
; timeout end address is: 16 (R4)
;__Lib_I2C_123.c, 199 :: 		
0x5FDA	0x2005    MOVS	R0, #5
0x5FDC	0x4C0A    LDR	R4, [PC, #40]
0x5FDE	0x6824    LDR	R4, [R4, #0]
0x5FE0	0x47A0    BLX	R4
;__Lib_I2C_123.c, 200 :: 		
0x5FE2	0x2000    MOVS	R0, #0
0x5FE4	0xE005    B	L_end_I2Cx_Wait_For_Idle
;__Lib_I2C_123.c, 201 :: 		
L___Lib_I2C_123_I2Cx_Wait_For_Idle8:
;__Lib_I2C_123.c, 202 :: 		
; timeout start address is: 16 (R4)
; I2C_BASE start address is: 12 (R3)
0x5FE6	0x1E61    SUBS	R1, R4, #1
; timeout end address is: 16 (R4)
; timeout start address is: 0 (R0)
0x5FE8	0x4608    MOV	R0, R1
; timeout end address is: 0 (R0)
0x5FEA	0x4604    MOV	R4, R0
;__Lib_I2C_123.c, 203 :: 		
0x5FEC	0xE7FF    B	L___Lib_I2C_123_I2Cx_Wait_For_Idle7
L___Lib_I2C_123_I2Cx_Wait_For_Idle132:
;__Lib_I2C_123.c, 197 :: 		
;__Lib_I2C_123.c, 203 :: 		
L___Lib_I2C_123_I2Cx_Wait_For_Idle7:
;__Lib_I2C_123.c, 204 :: 		
; timeout start address is: 16 (R4)
; I2C_BASE end address is: 12 (R3)
; timeout end address is: 16 (R4)
0x5FEE	0xE7EC    B	L___Lib_I2C_123_I2Cx_Wait_For_Idle5
L___Lib_I2C_123_I2Cx_Wait_For_Idle6:
;__Lib_I2C_123.c, 205 :: 		
0x5FF0	0x2001    MOVS	R0, #1
;__Lib_I2C_123.c, 206 :: 		
L_end_I2Cx_Wait_For_Idle:
0x5FF2	0xF8DDE000  LDR	LR, [SP, #0]
0x5FF6	0xB001    ADD	SP, SP, #4
0x5FF8	0x4770    BX	LR
0x5FFA	0xBF00    NOP
0x5FFC	0x54004000  	I2C1_CR1+0
0x6000	0x78642000  	__Lib_I2C_123__I2C1_TIMEOUT+0
0x6004	0xC9D82000  	_I2C1_Timeout_Ptr+0
0x6008	0xC9D42000  	_I2Cx_Timeout_Ptr+0
0x600C	0x58004000  	I2C2_CR1+0
0x6010	0x78682000  	__Lib_I2C_123__I2C2_TIMEOUT+0
0x6014	0xC9DC2000  	_I2C2_Timeout_Ptr+0
0x6018	0x5C004000  	I2C3_CR1+0
0x601C	0x786C2000  	__Lib_I2C_123__I2C3_TIMEOUT+0
0x6020	0xC9E02000  	_I2C3_Timeout_Ptr+0
0x6024	0x78702000  	__Lib_I2C_123__I2Cx_TIMEOUT+0
; end of __Lib_I2C_123_I2Cx_Wait_For_Idle
_I2Cx_Is_Idle:
;__Lib_I2C_123.c, 172 :: 		
; I2C_BASE start address is: 0 (R0)
0x1814	0xB081    SUB	SP, SP, #4
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
;__Lib_I2C_123.c, 173 :: 		
0x1816	0xF2000118  ADDW	R1, R0, #24
; I2C_BASE end address is: 0 (R0)
0x181A	0x680A    LDR	R2, [R1, #0]
0x181C	0xF3C20140  UBFX	R1, R2, #1, #1
0x1820	0xF0810101  EOR	R1, R1, #1
0x1824	0xB2C9    UXTB	R1, R1
0x1826	0xB2C8    UXTB	R0, R1
;__Lib_I2C_123.c, 174 :: 		
L_end_I2Cx_Is_Idle:
0x1828	0xB001    ADD	SP, SP, #4
0x182A	0x4770    BX	LR
; end of _I2Cx_Is_Idle
_ChekXForEvent:
;__Lib_I2C_123.c, 208 :: 		
; Event start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x5AF8	0xB081    SUB	SP, SP, #4
0x5AFA	0xF8CDE000  STR	LR, [SP, #0]
0x5AFE	0x460B    MOV	R3, R1
; Event end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
; Event start address is: 12 (R3)
;__Lib_I2C_123.c, 209 :: 		
; I2C_BASE end address is: 0 (R0)
0x5B00	0xF7FCF9B0  BL	_I2Cx_Get_Status+0
0x5B04	0xEA000203  AND	R2, R0, R3, LSL #0
0x5B08	0x429A    CMP	R2, R3
0x5B0A	0xF2400200  MOVW	R2, #0
0x5B0E	0xD100    BNE	L__ChekXForEvent167
0x5B10	0x2201    MOVS	R2, #1
L__ChekXForEvent167:
; Event end address is: 12 (R3)
0x5B12	0xB2D0    UXTB	R0, R2
;__Lib_I2C_123.c, 210 :: 		
L_end_ChekXForEvent:
0x5B14	0xF8DDE000  LDR	LR, [SP, #0]
0x5B18	0xB001    ADD	SP, SP, #4
0x5B1A	0x4770    BX	LR
; end of _ChekXForEvent
_I2Cx_Get_Status:
;__Lib_I2C_123.c, 160 :: 		
; I2C_BASE start address is: 0 (R0)
0x1E64	0xB081    SUB	SP, SP, #4
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
;__Lib_I2C_123.c, 163 :: 		
0x1E66	0xF2000114  ADDW	R1, R0, #20
0x1E6A	0x680A    LDR	R2, [R1, #0]
;__Lib_I2C_123.c, 164 :: 		
0x1E6C	0xF2000118  ADDW	R1, R0, #24
; I2C_BASE end address is: 0 (R0)
0x1E70	0x6809    LDR	R1, [R1, #0]
;__Lib_I2C_123.c, 166 :: 		
0x1E72	0x0409    LSLS	R1, R1, #16
0x1E74	0xEA420101  ORR	R1, R2, R1, LSL #0
0x1E78	0x4608    MOV	R0, R1
;__Lib_I2C_123.c, 167 :: 		
L_end_I2Cx_Get_Status:
0x1E7A	0xB001    ADD	SP, SP, #4
0x1E7C	0x4770    BX	LR
; end of _I2Cx_Get_Status
_I2C2_Start:
;__Lib_I2C_123.c, 587 :: 		
0xDFA4	0xB081    SUB	SP, SP, #4
0xDFA6	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_I2C_123.c, 588 :: 		
0xDFAA	0x4803    LDR	R0, [PC, #12]
0xDFAC	0xF7FCF942  BL	_I2Cx_Start+0
;__Lib_I2C_123.c, 589 :: 		
L_end_I2C2_Start:
0xDFB0	0xF8DDE000  LDR	LR, [SP, #0]
0xDFB4	0xB001    ADD	SP, SP, #4
0xDFB6	0x4770    BX	LR
0xDFB8	0x58004000  	I2C2_CR1+0
; end of _I2C2_Start
_I2C3_Start:
;__Lib_I2C_123.c, 617 :: 		
0xDF8C	0xB081    SUB	SP, SP, #4
0xDF8E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_I2C_123.c, 618 :: 		
0xDF92	0x4803    LDR	R0, [PC, #12]
0xDF94	0xF7FCF94E  BL	_I2Cx_Start+0
;__Lib_I2C_123.c, 619 :: 		
L_end_I2C3_Start:
0xDF98	0xF8DDE000  LDR	LR, [SP, #0]
0xDF9C	0xB001    ADD	SP, SP, #4
0xDF9E	0x4770    BX	LR
0xDFA0	0x5C004000  	I2C3_CR1+0
; end of _I2C3_Start
_UART1_Read:
;__Lib_UART_123_45_6.c, 110 :: 		
0xE130	0xB081    SUB	SP, SP, #4
0xE132	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45_6.c, 111 :: 		
0xE136	0x4803    LDR	R0, [PC, #12]
0xE138	0xF7FCF902  BL	__Lib_UART_123_45_6_UARTx_Read+0
;__Lib_UART_123_45_6.c, 112 :: 		
L_end_UART1_Read:
0xE13C	0xF8DDE000  LDR	LR, [SP, #0]
0xE140	0xB001    ADD	SP, SP, #4
0xE142	0x4770    BX	LR
0xE144	0x10004001  	USART1_SR+0
; end of _UART1_Read
__Lib_UART_123_45_6_UARTx_Read:
;__Lib_UART_123_45_6.c, 102 :: 		
; UART_Base start address is: 0 (R0)
0xA340	0xB081    SUB	SP, SP, #4
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; UART_Base end address is: 0 (R0)
;__Lib_UART_123_45_6.c, 104 :: 		
L___Lib_UART_123_45_6_UARTx_Read4:
; UART_Base start address is: 0 (R0)
0xA342	0x6802    LDR	R2, [R0, #0]
0xA344	0xF3C21140  UBFX	R1, R2, #5, #1
0xA348	0xB901    CBNZ	R1, L___Lib_UART_123_45_6_UARTx_Read5
0xA34A	0xE7FA    B	L___Lib_UART_123_45_6_UARTx_Read4
L___Lib_UART_123_45_6_UARTx_Read5:
;__Lib_UART_123_45_6.c, 107 :: 		
0xA34C	0x1D01    ADDS	R1, R0, #4
; UART_Base end address is: 0 (R0)
0xA34E	0x6809    LDR	R1, [R1, #0]
0xA350	0xB288    UXTH	R0, R1
;__Lib_UART_123_45_6.c, 108 :: 		
L_end_UARTx_Read:
0xA352	0xB001    ADD	SP, SP, #4
0xA354	0x4770    BX	LR
; end of __Lib_UART_123_45_6_UARTx_Read
_UART1_Data_Ready:
;__Lib_UART_123_45_6.c, 140 :: 		
0xE148	0xB081    SUB	SP, SP, #4
0xE14A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45_6.c, 141 :: 		
0xE14E	0x4803    LDR	R0, [PC, #12]
0xE150	0xF7FCF9B8  BL	__Lib_UART_123_45_6_UARTx_Data_Ready+0
;__Lib_UART_123_45_6.c, 142 :: 		
L_end_UART1_Data_Ready:
0xE154	0xF8DDE000  LDR	LR, [SP, #0]
0xE158	0xB001    ADD	SP, SP, #4
0xE15A	0x4770    BX	LR
0xE15C	0x10004001  	USART1_SR+0
; end of _UART1_Data_Ready
__Lib_UART_123_45_6_UARTx_Data_Ready:
;__Lib_UART_123_45_6.c, 135 :: 		
; UART_Base start address is: 0 (R0)
0xA4C4	0xB081    SUB	SP, SP, #4
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 137 :: 		
0xA4C6	0x6801    LDR	R1, [R0, #0]
; UART_Base end address is: 0 (R0)
0xA4C8	0xF3C11040  UBFX	R0, R1, #5, #1
;__Lib_UART_123_45_6.c, 138 :: 		
L_end_UARTx_Data_Ready:
0xA4CC	0xB001    ADD	SP, SP, #4
0xA4CE	0x4770    BX	LR
; end of __Lib_UART_123_45_6_UARTx_Data_Ready
_UART1_Tx_Idle:
;__Lib_UART_123_45_6.c, 227 :: 		
0xA890	0xB081    SUB	SP, SP, #4
0xA892	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45_6.c, 228 :: 		
0xA896	0x4803    LDR	R0, [PC, #12]
0xA898	0xF7FFFDCC  BL	__Lib_UART_123_45_6_UARTx_Tx_Idle+0
;__Lib_UART_123_45_6.c, 229 :: 		
L_end_UART1_Tx_Idle:
0xA89C	0xF8DDE000  LDR	LR, [SP, #0]
0xA8A0	0xB001    ADD	SP, SP, #4
0xA8A2	0x4770    BX	LR
0xA8A4	0x10004001  	USART1_SR+0
; end of _UART1_Tx_Idle
__Lib_UART_123_45_6_UARTx_Tx_Idle:
;__Lib_UART_123_45_6.c, 223 :: 		
; UART_Base start address is: 0 (R0)
0xA434	0xB081    SUB	SP, SP, #4
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 224 :: 		
0xA436	0x6801    LDR	R1, [R0, #0]
; UART_Base end address is: 0 (R0)
0xA438	0xF3C11080  UBFX	R0, R1, #6, #1
;__Lib_UART_123_45_6.c, 225 :: 		
L_end_UARTx_Tx_Idle:
0xA43C	0xB001    ADD	SP, SP, #4
0xA43E	0x4770    BX	LR
; end of __Lib_UART_123_45_6_UARTx_Tx_Idle
_UART2_Read:
;__Lib_UART_123_45_6.c, 114 :: 		
0xAABC	0xB081    SUB	SP, SP, #4
0xAABE	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45_6.c, 115 :: 		
0xAAC2	0x4803    LDR	R0, [PC, #12]
0xAAC4	0xF7FFFC3C  BL	__Lib_UART_123_45_6_UARTx_Read+0
;__Lib_UART_123_45_6.c, 116 :: 		
L_end_UART2_Read:
0xAAC8	0xF8DDE000  LDR	LR, [SP, #0]
0xAACC	0xB001    ADD	SP, SP, #4
0xAACE	0x4770    BX	LR
0xAAD0	0x44004000  	USART2_SR+0
; end of _UART2_Read
_UART2_Data_Ready:
;__Lib_UART_123_45_6.c, 144 :: 		
0xAA74	0xB081    SUB	SP, SP, #4
0xAA76	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45_6.c, 145 :: 		
0xAA7A	0x4803    LDR	R0, [PC, #12]
0xAA7C	0xF7FFFD22  BL	__Lib_UART_123_45_6_UARTx_Data_Ready+0
;__Lib_UART_123_45_6.c, 146 :: 		
L_end_UART2_Data_Ready:
0xAA80	0xF8DDE000  LDR	LR, [SP, #0]
0xAA84	0xB001    ADD	SP, SP, #4
0xAA86	0x4770    BX	LR
0xAA88	0x44004000  	USART2_SR+0
; end of _UART2_Data_Ready
_UART2_Tx_Idle:
;__Lib_UART_123_45_6.c, 231 :: 		
0xAA8C	0xB081    SUB	SP, SP, #4
0xAA8E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45_6.c, 232 :: 		
0xAA92	0x4803    LDR	R0, [PC, #12]
0xAA94	0xF7FFFCCE  BL	__Lib_UART_123_45_6_UARTx_Tx_Idle+0
;__Lib_UART_123_45_6.c, 233 :: 		
L_end_UART2_Tx_Idle:
0xAA98	0xF8DDE000  LDR	LR, [SP, #0]
0xAA9C	0xB001    ADD	SP, SP, #4
0xAA9E	0x4770    BX	LR
0xAAA0	0x44004000  	USART2_SR+0
; end of _UART2_Tx_Idle
_UART3_Read:
;__Lib_UART_123_45_6.c, 118 :: 		
0xA9D8	0xB081    SUB	SP, SP, #4
0xA9DA	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45_6.c, 119 :: 		
0xA9DE	0x4803    LDR	R0, [PC, #12]
0xA9E0	0xF7FFFCAE  BL	__Lib_UART_123_45_6_UARTx_Read+0
;__Lib_UART_123_45_6.c, 120 :: 		
L_end_UART3_Read:
0xA9E4	0xF8DDE000  LDR	LR, [SP, #0]
0xA9E8	0xB001    ADD	SP, SP, #4
0xA9EA	0x4770    BX	LR
0xA9EC	0x48004000  	USART3_SR+0
; end of _UART3_Read
_UART3_Data_Ready:
;__Lib_UART_123_45_6.c, 148 :: 		
0xA96C	0xB081    SUB	SP, SP, #4
0xA96E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45_6.c, 149 :: 		
0xA972	0x4803    LDR	R0, [PC, #12]
0xA974	0xF7FFFDA6  BL	__Lib_UART_123_45_6_UARTx_Data_Ready+0
;__Lib_UART_123_45_6.c, 150 :: 		
L_end_UART3_Data_Ready:
0xA978	0xF8DDE000  LDR	LR, [SP, #0]
0xA97C	0xB001    ADD	SP, SP, #4
0xA97E	0x4770    BX	LR
0xA980	0x48004000  	USART3_SR+0
; end of _UART3_Data_Ready
_UART3_Tx_Idle:
;__Lib_UART_123_45_6.c, 235 :: 		
0xA920	0xB081    SUB	SP, SP, #4
0xA922	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45_6.c, 236 :: 		
0xA926	0x4803    LDR	R0, [PC, #12]
0xA928	0xF7FFFD84  BL	__Lib_UART_123_45_6_UARTx_Tx_Idle+0
;__Lib_UART_123_45_6.c, 237 :: 		
L_end_UART3_Tx_Idle:
0xA92C	0xF8DDE000  LDR	LR, [SP, #0]
0xA930	0xB001    ADD	SP, SP, #4
0xA932	0x4770    BX	LR
0xA934	0x48004000  	USART3_SR+0
; end of _UART3_Tx_Idle
_UART4_Read:
;__Lib_UART_123_45_6.c, 122 :: 		
0xAAA4	0xB081    SUB	SP, SP, #4
0xAAA6	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45_6.c, 123 :: 		
0xAAAA	0x4803    LDR	R0, [PC, #12]
0xAAAC	0xF7FFFC48  BL	__Lib_UART_123_45_6_UARTx_Read+0
;__Lib_UART_123_45_6.c, 124 :: 		
L_end_UART4_Read:
0xAAB0	0xF8DDE000  LDR	LR, [SP, #0]
0xAAB4	0xB001    ADD	SP, SP, #4
0xAAB6	0x4770    BX	LR
0xAAB8	0x4C004000  	UART4_SR+0
; end of _UART4_Read
_UART4_Data_Ready:
;__Lib_UART_123_45_6.c, 152 :: 		
0xA9F0	0xB081    SUB	SP, SP, #4
0xA9F2	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45_6.c, 153 :: 		
0xA9F6	0x4803    LDR	R0, [PC, #12]
0xA9F8	0xF7FFFD64  BL	__Lib_UART_123_45_6_UARTx_Data_Ready+0
;__Lib_UART_123_45_6.c, 154 :: 		
L_end_UART4_Data_Ready:
0xA9FC	0xF8DDE000  LDR	LR, [SP, #0]
0xAA00	0xB001    ADD	SP, SP, #4
0xAA02	0x4770    BX	LR
0xAA04	0x4C004000  	UART4_SR+0
; end of _UART4_Data_Ready
_UART4_Tx_Idle:
;__Lib_UART_123_45_6.c, 239 :: 		
0xA690	0xB081    SUB	SP, SP, #4
0xA692	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45_6.c, 240 :: 		
0xA696	0x4803    LDR	R0, [PC, #12]
0xA698	0xF7FFFECC  BL	__Lib_UART_123_45_6_UARTx_Tx_Idle+0
;__Lib_UART_123_45_6.c, 241 :: 		
L_end_UART4_Tx_Idle:
0xA69C	0xF8DDE000  LDR	LR, [SP, #0]
0xA6A0	0xB001    ADD	SP, SP, #4
0xA6A2	0x4770    BX	LR
0xA6A4	0x4C004000  	UART4_SR+0
; end of _UART4_Tx_Idle
_UART5_Read:
;__Lib_UART_123_45_6.c, 126 :: 		
0xA6A8	0xB081    SUB	SP, SP, #4
0xA6AA	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45_6.c, 127 :: 		
0xA6AE	0x4803    LDR	R0, [PC, #12]
0xA6B0	0xF7FFFE46  BL	__Lib_UART_123_45_6_UARTx_Read+0
;__Lib_UART_123_45_6.c, 128 :: 		
L_end_UART5_Read:
0xA6B4	0xF8DDE000  LDR	LR, [SP, #0]
0xA6B8	0xB001    ADD	SP, SP, #4
0xA6BA	0x4770    BX	LR
0xA6BC	0x50004000  	UART5_SR+0
; end of _UART5_Read
_UART5_Data_Ready:
;__Lib_UART_123_45_6.c, 156 :: 		
0xA878	0xB081    SUB	SP, SP, #4
0xA87A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45_6.c, 157 :: 		
0xA87E	0x4803    LDR	R0, [PC, #12]
0xA880	0xF7FFFE20  BL	__Lib_UART_123_45_6_UARTx_Data_Ready+0
;__Lib_UART_123_45_6.c, 158 :: 		
L_end_UART5_Data_Ready:
0xA884	0xF8DDE000  LDR	LR, [SP, #0]
0xA888	0xB001    ADD	SP, SP, #4
0xA88A	0x4770    BX	LR
0xA88C	0x50004000  	UART5_SR+0
; end of _UART5_Data_Ready
_UART5_Tx_Idle:
;__Lib_UART_123_45_6.c, 243 :: 		
0xA678	0xB081    SUB	SP, SP, #4
0xA67A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45_6.c, 244 :: 		
0xA67E	0x4803    LDR	R0, [PC, #12]
0xA680	0xF7FFFED8  BL	__Lib_UART_123_45_6_UARTx_Tx_Idle+0
;__Lib_UART_123_45_6.c, 245 :: 		
L_end_UART5_Tx_Idle:
0xA684	0xF8DDE000  LDR	LR, [SP, #0]
0xA688	0xB001    ADD	SP, SP, #4
0xA68A	0x4770    BX	LR
0xA68C	0x50004000  	UART5_SR+0
; end of _UART5_Tx_Idle
_UART6_Read:
;__Lib_UART_123_45_6.c, 130 :: 		
0xA6C0	0xB081    SUB	SP, SP, #4
0xA6C2	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45_6.c, 131 :: 		
0xA6C6	0x4803    LDR	R0, [PC, #12]
0xA6C8	0xF7FFFE3A  BL	__Lib_UART_123_45_6_UARTx_Read+0
;__Lib_UART_123_45_6.c, 132 :: 		
L_end_UART6_Read:
0xA6CC	0xF8DDE000  LDR	LR, [SP, #0]
0xA6D0	0xB001    ADD	SP, SP, #4
0xA6D2	0x4770    BX	LR
0xA6D4	0x14004001  	USART6_SR+0
; end of _UART6_Read
_UART6_Data_Ready:
;__Lib_UART_123_45_6.c, 160 :: 		
0xB940	0xB081    SUB	SP, SP, #4
0xB942	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45_6.c, 161 :: 		
0xB946	0x4803    LDR	R0, [PC, #12]
0xB948	0xF7FEFDBC  BL	__Lib_UART_123_45_6_UARTx_Data_Ready+0
;__Lib_UART_123_45_6.c, 162 :: 		
L_end_UART6_Data_Ready:
0xB94C	0xF8DDE000  LDR	LR, [SP, #0]
0xB950	0xB001    ADD	SP, SP, #4
0xB952	0x4770    BX	LR
0xB954	0x14004001  	USART6_SR+0
; end of _UART6_Data_Ready
_UART6_Tx_Idle:
;__Lib_UART_123_45_6.c, 247 :: 		
0xB928	0xB081    SUB	SP, SP, #4
0xB92A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45_6.c, 248 :: 		
0xB92E	0x4803    LDR	R0, [PC, #12]
0xB930	0xF7FEFD80  BL	__Lib_UART_123_45_6_UARTx_Tx_Idle+0
;__Lib_UART_123_45_6.c, 249 :: 		
L_end_UART6_Tx_Idle:
0xB934	0xF8DDE000  LDR	LR, [SP, #0]
0xB938	0xB001    ADD	SP, SP, #4
0xB93A	0x4770    BX	LR
0xB93C	0x14004001  	USART6_SR+0
; end of _UART6_Tx_Idle
__Lib_Mmc_SDIO_Mmc_Init_SPI:
;__Lib_Mmc_SDIO.c, 392 :: 		
0xBBA8	0xB083    SUB	SP, SP, #12
0xBBAA	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_Mmc_SDIO.c, 396 :: 		
0xBBAE	0x2105    MOVS	R1, #5
0xBBB0	0x4842    LDR	R0, [PC, #264]
0xBBB2	0x7001    STRB	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 399 :: 		
0xBBB4	0xF2400014  MOVW	R0, #lo_addr(Mmc_Chip_Select+0)
;__Lib_Mmc_SDIO.c, 400 :: 		
0xBBB8	0xF2C40002  MOVT	R0, #hi_addr(Mmc_Chip_Select+0)
;__Lib_Mmc_SDIO.c, 401 :: 		
0xBBBC	0xF04F0101  MOV	R1, #1
;__Lib_Mmc_SDIO.c, 402 :: 		
0xBBC0	0xEA4F1101  LSL	R1, R1, BitPos(Mmc_Chip_Select+0)
;__Lib_Mmc_SDIO.c, 404 :: 		
0xBBC4	0x4A3E    LDR	R2, [PC, #248]
0xBBC6	0xB289    UXTH	R1, R1
0xBBC8	0xF7FBFA62  BL	_GPIO_Config+0
;__Lib_Mmc_SDIO.c, 406 :: 		
0xBBCC	0xF7FEF98A  BL	__Lib_Mmc_SDIO_Mmc_DeSelect_SPI+0
;__Lib_Mmc_SDIO.c, 409 :: 		
; cnt start address is: 4 (R1)
0xBBD0	0x2100    MOVS	R1, #0
; cnt end address is: 4 (R1)
L___Lib_Mmc_SDIO_Mmc_Init_SPI44:
; cnt start address is: 4 (R1)
0xBBD2	0x290A    CMP	R1, #10
0xBBD4	0xD20A    BCS	L___Lib_Mmc_SDIO_Mmc_Init_SPI45
;__Lib_Mmc_SDIO.c, 410 :: 		
0xBBD6	0xF8AD1004  STRH	R1, [SP, #4]
0xBBDA	0x20FF    MOVS	R0, #255
0xBBDC	0x4C39    LDR	R4, [PC, #228]
0xBBDE	0x6824    LDR	R4, [R4, #0]
0xBBE0	0x47A0    BLX	R4
0xBBE2	0xF8BD1004  LDRH	R1, [SP, #4]
;__Lib_Mmc_SDIO.c, 409 :: 		
0xBBE6	0x1C48    ADDS	R0, R1, #1
; cnt end address is: 4 (R1)
; cnt start address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 410 :: 		
0xBBE8	0xB281    UXTH	R1, R0
; cnt end address is: 0 (R0)
0xBBEA	0xE7F2    B	L___Lib_Mmc_SDIO_Mmc_Init_SPI44
L___Lib_Mmc_SDIO_Mmc_Init_SPI45:
;__Lib_Mmc_SDIO.c, 414 :: 		
0xBBEC	0xF7FEF98E  BL	__Lib_Mmc_SDIO_Mmc_Select_SPI+0
;__Lib_Mmc_SDIO.c, 416 :: 		
0xBBF0	0x2295    MOVS	R2, #149
0xBBF2	0x2100    MOVS	R1, #0
0xBBF4	0x2000    MOVS	R0, #0
0xBBF6	0xF7FEFA2D  BL	__Lib_Mmc_SDIO_Mmc_Send_Command_SPI+0
0xBBFA	0xF8AD0008  STRH	R0, [SP, #8]
;__Lib_Mmc_SDIO.c, 417 :: 		
0xBBFE	0xF7FEF971  BL	__Lib_Mmc_SDIO_Mmc_DeSelect_SPI+0
;__Lib_Mmc_SDIO.c, 420 :: 		
0xBC02	0xF8BD0008  LDRH	R0, [SP, #8]
0xBC06	0x2801    CMP	R0, #1
0xBC08	0xD004    BEQ	L___Lib_Mmc_SDIO_Mmc_Init_SPI47
;__Lib_Mmc_SDIO.c, 422 :: 		
0xBC0A	0x2101    MOVS	R1, #1
0xBC0C	0x482E    LDR	R0, [PC, #184]
0xBC0E	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 423 :: 		
0xBC10	0x2001    MOVS	R0, #1
0xBC12	0xE04E    B	L_end_Mmc_Init_SPI
;__Lib_Mmc_SDIO.c, 424 :: 		
L___Lib_Mmc_SDIO_Mmc_Init_SPI47:
;__Lib_Mmc_SDIO.c, 426 :: 		
0xBC14	0xF7FEF97A  BL	__Lib_Mmc_SDIO_Mmc_Select_SPI+0
;__Lib_Mmc_SDIO.c, 427 :: 		
0xBC18	0x2287    MOVS	R2, #135
0xBC1A	0xF24011AA  MOVW	R1, #426
0xBC1E	0x2008    MOVS	R0, #8
0xBC20	0xF7FEFA18  BL	__Lib_Mmc_SDIO_Mmc_Send_Command_SPI+0
0xBC24	0xF8AD0008  STRH	R0, [SP, #8]
;__Lib_Mmc_SDIO.c, 429 :: 		
0xBC28	0x20FF    MOVS	R0, #255
0xBC2A	0x4C26    LDR	R4, [PC, #152]
0xBC2C	0x6824    LDR	R4, [R4, #0]
0xBC2E	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 430 :: 		
0xBC30	0x20FF    MOVS	R0, #255
0xBC32	0x4C24    LDR	R4, [PC, #144]
0xBC34	0x6824    LDR	R4, [R4, #0]
0xBC36	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 431 :: 		
0xBC38	0x20FF    MOVS	R0, #255
0xBC3A	0x4C22    LDR	R4, [PC, #136]
0xBC3C	0x6824    LDR	R4, [R4, #0]
0xBC3E	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 432 :: 		
0xBC40	0x20FF    MOVS	R0, #255
0xBC42	0x4C20    LDR	R4, [PC, #128]
0xBC44	0x6824    LDR	R4, [R4, #0]
0xBC46	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 433 :: 		
0xBC48	0xF7FEF94C  BL	__Lib_Mmc_SDIO_Mmc_DeSelect_SPI+0
;__Lib_Mmc_SDIO.c, 436 :: 		
0xBC4C	0xF8BD0008  LDRH	R0, [SP, #8]
0xBC50	0x2801    CMP	R0, #1
0xBC52	0xD007    BEQ	L___Lib_Mmc_SDIO_Mmc_Init_SPI48
;__Lib_Mmc_SDIO.c, 438 :: 		
0xBC54	0x2001    MOVS	R0, #1
0xBC56	0xF7FEFA57  BL	__Lib_Mmc_SDIO_Mmc_UnIdle_SPI+0
0xBC5A	0xB110    CBZ	R0, L___Lib_Mmc_SDIO_Mmc_Init_SPI49
;__Lib_Mmc_SDIO.c, 439 :: 		
0xBC5C	0x2000    MOVS	R0, #0
0xBC5E	0xF7FEFA53  BL	__Lib_Mmc_SDIO_Mmc_UnIdle_SPI+0
L___Lib_Mmc_SDIO_Mmc_Init_SPI49:
;__Lib_Mmc_SDIO.c, 440 :: 		
0xBC62	0xE002    B	L___Lib_Mmc_SDIO_Mmc_Init_SPI50
L___Lib_Mmc_SDIO_Mmc_Init_SPI48:
;__Lib_Mmc_SDIO.c, 443 :: 		
0xBC64	0x2002    MOVS	R0, #2
0xBC66	0xF7FEFA4F  BL	__Lib_Mmc_SDIO_Mmc_UnIdle_SPI+0
;__Lib_Mmc_SDIO.c, 444 :: 		
L___Lib_Mmc_SDIO_Mmc_Init_SPI50:
;__Lib_Mmc_SDIO.c, 447 :: 		
0xBC6A	0x4814    LDR	R0, [PC, #80]
0xBC6C	0x7800    LDRB	R0, [R0, #0]
0xBC6E	0x2805    CMP	R0, #5
0xBC70	0xD105    BNE	L___Lib_Mmc_SDIO_Mmc_Init_SPI51
;__Lib_Mmc_SDIO.c, 449 :: 		
0xBC72	0x2001    MOVS	R0, #1
0xBC74	0x4C14    LDR	R4, [PC, #80]
0xBC76	0x6824    LDR	R4, [R4, #0]
0xBC78	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 450 :: 		
0xBC7A	0x2002    MOVS	R0, #2
0xBC7C	0xE019    B	L_end_Mmc_Init_SPI
;__Lib_Mmc_SDIO.c, 451 :: 		
L___Lib_Mmc_SDIO_Mmc_Init_SPI51:
;__Lib_Mmc_SDIO.c, 453 :: 		
0xBC7E	0x480F    LDR	R0, [PC, #60]
0xBC80	0x7800    LDRB	R0, [R0, #0]
0xBC82	0x2804    CMP	R0, #4
0xBC84	0xD014    BEQ	L___Lib_Mmc_SDIO_Mmc_Init_SPI52
;__Lib_Mmc_SDIO.c, 455 :: 		
0xBC86	0xF7FEF941  BL	__Lib_Mmc_SDIO_Mmc_Select_SPI+0
;__Lib_Mmc_SDIO.c, 457 :: 		
0xBC8A	0x22FF    MOVS	R2, #255
0xBC8C	0xF2402100  MOVW	R1, #512
0xBC90	0x2010    MOVS	R0, #16
0xBC92	0xF7FEF9DF  BL	__Lib_Mmc_SDIO_Mmc_Send_Command_SPI+0
0xBC96	0xF8AD0008  STRH	R0, [SP, #8]
;__Lib_Mmc_SDIO.c, 458 :: 		
0xBC9A	0xF7FEF923  BL	__Lib_Mmc_SDIO_Mmc_DeSelect_SPI+0
;__Lib_Mmc_SDIO.c, 460 :: 		
0xBC9E	0xF8BD0008  LDRH	R0, [SP, #8]
0xBCA2	0xB128    CBZ	R0, L___Lib_Mmc_SDIO_Mmc_Init_SPI53
;__Lib_Mmc_SDIO.c, 462 :: 		
0xBCA4	0x2001    MOVS	R0, #1
0xBCA6	0x4C08    LDR	R4, [PC, #32]
0xBCA8	0x6824    LDR	R4, [R4, #0]
0xBCAA	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 463 :: 		
0xBCAC	0x2003    MOVS	R0, #3
0xBCAE	0xE000    B	L_end_Mmc_Init_SPI
;__Lib_Mmc_SDIO.c, 464 :: 		
L___Lib_Mmc_SDIO_Mmc_Init_SPI53:
;__Lib_Mmc_SDIO.c, 465 :: 		
L___Lib_Mmc_SDIO_Mmc_Init_SPI52:
;__Lib_Mmc_SDIO.c, 467 :: 		
0xBCB0	0x2000    MOVS	R0, #0
;__Lib_Mmc_SDIO.c, 468 :: 		
L_end_Mmc_Init_SPI:
0xBCB2	0xF8DDE000  LDR	LR, [SP, #0]
0xBCB6	0xB003    ADD	SP, SP, #12
0xBCB8	0x4770    BX	LR
0xBCBA	0xBF00    NOP
0xBCBC	0x78232000  	__Lib_Mmc_SDIO_cardType+0
0xBCC0	0x00140008  	#524308
0xBCC4	0xCA0C2000  	_SPI_Rd_Ptr+0
0xBCC8	0xCA382000  	_MMC_Timeout_Ptr+0
; end of __Lib_Mmc_SDIO_Mmc_Init_SPI
_SPI1_Read:
;__Lib_SPI_123.c, 74 :: 		
; data_out start address is: 0 (R0)
0x9F3C	0xB081    SUB	SP, SP, #4
0x9F3E	0xF8CDE000  STR	LR, [SP, #0]
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
;__Lib_SPI_123.c, 75 :: 		
0x9F42	0xB281    UXTH	R1, R0
; data_out end address is: 0 (R0)
0x9F44	0x4803    LDR	R0, [PC, #12]
0x9F46	0xF7FCFB35  BL	__Lib_SPI_123_SPIx_Read+0
;__Lib_SPI_123.c, 76 :: 		
L_end_SPI1_Read:
0x9F4A	0xF8DDE000  LDR	LR, [SP, #0]
0x9F4E	0xB001    ADD	SP, SP, #4
0x9F50	0x4770    BX	LR
0x9F52	0xBF00    NOP
0x9F54	0x30004001  	SPI1_CR1+0
; end of _SPI1_Read
__Lib_SPI_123_SPIx_Read:
;__Lib_SPI_123.c, 67 :: 		
; data_out start address is: 4 (R1)
; base start address is: 0 (R0)
0x65B4	0xB081    SUB	SP, SP, #4
; data_out end address is: 4 (R1)
; base end address is: 0 (R0)
; base start address is: 0 (R0)
; data_out start address is: 4 (R1)
;__Lib_SPI_123.c, 68 :: 		
0x65B6	0xF200020C  ADDW	R2, R0, #12
0x65BA	0x6011    STR	R1, [R2, #0]
; data_out end address is: 4 (R1)
; base end address is: 0 (R0)
;__Lib_SPI_123.c, 69 :: 		
L___Lib_SPI_123_SPIx_Read0:
; base start address is: 0 (R0)
0x65BC	0xF2000208  ADDW	R2, R0, #8
0x65C0	0x6813    LDR	R3, [R2, #0]
0x65C2	0xF3C30200  UBFX	R2, R3, #0, #1
0x65C6	0xB902    CBNZ	R2, L___Lib_SPI_123_SPIx_Read1
;__Lib_SPI_123.c, 70 :: 		
0x65C8	0xE7F8    B	L___Lib_SPI_123_SPIx_Read0
L___Lib_SPI_123_SPIx_Read1:
;__Lib_SPI_123.c, 71 :: 		
0x65CA	0xF200020C  ADDW	R2, R0, #12
; base end address is: 0 (R0)
0x65CE	0x6812    LDR	R2, [R2, #0]
0x65D0	0xB290    UXTH	R0, R2
;__Lib_SPI_123.c, 72 :: 		
L_end_SPIx_Read:
0x65D2	0xB001    ADD	SP, SP, #4
0x65D4	0x4770    BX	LR
; end of __Lib_SPI_123_SPIx_Read
_SPI2_Read:
;__Lib_SPI_123.c, 99 :: 		
; data_out start address is: 0 (R0)
0x9F58	0xB081    SUB	SP, SP, #4
0x9F5A	0xF8CDE000  STR	LR, [SP, #0]
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
;__Lib_SPI_123.c, 100 :: 		
0x9F5E	0xB281    UXTH	R1, R0
; data_out end address is: 0 (R0)
0x9F60	0x4803    LDR	R0, [PC, #12]
0x9F62	0xF7FCFB27  BL	__Lib_SPI_123_SPIx_Read+0
;__Lib_SPI_123.c, 101 :: 		
L_end_SPI2_Read:
0x9F66	0xF8DDE000  LDR	LR, [SP, #0]
0x9F6A	0xB001    ADD	SP, SP, #4
0x9F6C	0x4770    BX	LR
0x9F6E	0xBF00    NOP
0x9F70	0x38004000  	SPI2_CR1+0
; end of _SPI2_Read
_SPI3_Read:
;__Lib_SPI_123.c, 125 :: 		
; data_out start address is: 0 (R0)
0x9F20	0xB081    SUB	SP, SP, #4
0x9F22	0xF8CDE000  STR	LR, [SP, #0]
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
;__Lib_SPI_123.c, 126 :: 		
0x9F26	0xB281    UXTH	R1, R0
; data_out end address is: 0 (R0)
0x9F28	0x4803    LDR	R0, [PC, #12]
0x9F2A	0xF7FCFB43  BL	__Lib_SPI_123_SPIx_Read+0
;__Lib_SPI_123.c, 127 :: 		
L_end_SPI3_Read:
0x9F2E	0xF8DDE000  LDR	LR, [SP, #0]
0x9F32	0xB001    ADD	SP, SP, #4
0x9F34	0x4770    BX	LR
0x9F36	0xBF00    NOP
0x9F38	0x3C004000  	SPI3_CR1+0
; end of _SPI3_Read
__Lib_Mmc_SDIO_Mmc_DeSelect_SPI:
;__Lib_Mmc_SDIO.c, 214 :: 		
0x9EE4	0xB081    SUB	SP, SP, #4
0x9EE6	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_Mmc_SDIO.c, 216 :: 		
0x9EEA	0x2101    MOVS	R1, #1
0x9EEC	0xB249    SXTB	R1, R1
0x9EEE	0x4805    LDR	R0, [PC, #20]
0x9EF0	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 220 :: 		
0x9EF2	0x20FF    MOVS	R0, #255
0x9EF4	0x4C04    LDR	R4, [PC, #16]
0x9EF6	0x6824    LDR	R4, [R4, #0]
0x9EF8	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 221 :: 		
L_end_Mmc_DeSelect_SPI:
0x9EFA	0xF8DDE000  LDR	LR, [SP, #0]
0x9EFE	0xB001    ADD	SP, SP, #4
0x9F00	0x4770    BX	LR
0x9F02	0xBF00    NOP
0x9F04	0x02904240  	Mmc_Chip_Select+0
0x9F08	0xCA0C2000  	_SPI_Rd_Ptr+0
; end of __Lib_Mmc_SDIO_Mmc_DeSelect_SPI
__Lib_Mmc_SDIO_Mmc_Select_SPI:
;__Lib_Mmc_SDIO.c, 196 :: 		
0x9F0C	0xB081    SUB	SP, SP, #4
;__Lib_Mmc_SDIO.c, 198 :: 		
0x9F0E	0x2100    MOVS	R1, #0
0x9F10	0xB249    SXTB	R1, R1
0x9F12	0x4802    LDR	R0, [PC, #8]
0x9F14	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 208 :: 		
L_end_Mmc_Select_SPI:
0x9F16	0xB001    ADD	SP, SP, #4
0x9F18	0x4770    BX	LR
0x9F1A	0xBF00    NOP
0x9F1C	0x02904240  	Mmc_Chip_Select+0
; end of __Lib_Mmc_SDIO_Mmc_Select_SPI
__Lib_Mmc_SDIO_Mmc_Send_Command_SPI:
;__Lib_Mmc_SDIO.c, 288 :: 		
; partial_cmm start address is: 0 (R0)
0xA054	0xB084    SUB	SP, SP, #16
0xA056	0xF8CDE000  STR	LR, [SP, #0]
0xA05A	0x9102    STR	R1, [SP, #8]
0xA05C	0xF88D200C  STRB	R2, [SP, #12]
; partial_cmm end address is: 0 (R0)
; partial_cmm start address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 292 :: 		
0xA060	0xF2000440  ADDW	R4, R0, #64
; partial_cmm end address is: 0 (R0)
0xA064	0xB2A0    UXTH	R0, R4
0xA066	0x4C24    LDR	R4, [PC, #144]
0xA068	0x6824    LDR	R4, [R4, #0]
0xA06A	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 293 :: 		
0xA06C	0xAB02    ADD	R3, SP, #8
0xA06E	0x1CDB    ADDS	R3, R3, #3
0xA070	0x781B    LDRB	R3, [R3, #0]
0xA072	0xB2DC    UXTB	R4, R3
0xA074	0xB2A0    UXTH	R0, R4
0xA076	0x4C20    LDR	R4, [PC, #128]
0xA078	0x6824    LDR	R4, [R4, #0]
0xA07A	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 294 :: 		
0xA07C	0xAB02    ADD	R3, SP, #8
0xA07E	0x1C9B    ADDS	R3, R3, #2
0xA080	0x781B    LDRB	R3, [R3, #0]
0xA082	0xB2DC    UXTB	R4, R3
0xA084	0xB2A0    UXTH	R0, R4
0xA086	0x4C1C    LDR	R4, [PC, #112]
0xA088	0x6824    LDR	R4, [R4, #0]
0xA08A	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 295 :: 		
0xA08C	0xAB02    ADD	R3, SP, #8
0xA08E	0x1C5B    ADDS	R3, R3, #1
0xA090	0x781B    LDRB	R3, [R3, #0]
0xA092	0xB2DC    UXTB	R4, R3
0xA094	0xB2A0    UXTH	R0, R4
0xA096	0x4C18    LDR	R4, [PC, #96]
0xA098	0x6824    LDR	R4, [R4, #0]
0xA09A	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 296 :: 		
0xA09C	0xAB02    ADD	R3, SP, #8
0xA09E	0x781B    LDRB	R3, [R3, #0]
0xA0A0	0xB2DC    UXTB	R4, R3
0xA0A2	0xB2A0    UXTH	R0, R4
0xA0A4	0x4C14    LDR	R4, [PC, #80]
0xA0A6	0x6824    LDR	R4, [R4, #0]
0xA0A8	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 297 :: 		
0xA0AA	0xF89D000C  LDRB	R0, [SP, #12]
0xA0AE	0x4C12    LDR	R4, [PC, #72]
0xA0B0	0x6824    LDR	R4, [R4, #0]
0xA0B2	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 300 :: 		
0xA0B4	0x4B11    LDR	R3, [PC, #68]
; timeout start address is: 4 (R1)
; timeout start address is: 4 (R1)
0xA0B6	0x6819    LDR	R1, [R3, #0]
; timeout end address is: 4 (R1)
;__Lib_Mmc_SDIO.c, 301 :: 		
L___Lib_Mmc_SDIO_Mmc_Send_Command_SPI23:
;__Lib_Mmc_SDIO.c, 302 :: 		
; timeout start address is: 4 (R1)
0xA0B8	0xF8AD1004  STRH	R1, [SP, #4]
0xA0BC	0x20FF    MOVS	R0, #255
0xA0BE	0x4C0E    LDR	R4, [PC, #56]
0xA0C0	0x6824    LDR	R4, [R4, #0]
0xA0C2	0x47A0    BLX	R4
0xA0C4	0xF8BD1004  LDRH	R1, [SP, #4]
; response start address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 303 :: 		
0xA0C8	0x1E4B    SUBS	R3, R1, #1
0xA0CA	0xB299    UXTH	R1, R3
; timeout end address is: 4 (R1)
;__Lib_Mmc_SDIO.c, 304 :: 		
0xA0CC	0x4B0C    LDR	R3, [PC, #48]
0xA0CE	0x781B    LDRB	R3, [R3, #0]
0xA0D0	0xB133    CBZ	R3, L___Lib_Mmc_SDIO_Mmc_Send_Command_SPI26
; timeout end address is: 4 (R1)
;__Lib_Mmc_SDIO.c, 306 :: 		
; timeout start address is: 4 (R1)
0xA0D2	0xB929    CBNZ	R1, L___Lib_Mmc_SDIO_Mmc_Send_Command_SPI27
; response end address is: 0 (R0)
; timeout end address is: 4 (R1)
;__Lib_Mmc_SDIO.c, 308 :: 		
0xA0D4	0x2002    MOVS	R0, #2
0xA0D6	0x4C0B    LDR	R4, [PC, #44]
0xA0D8	0x6824    LDR	R4, [R4, #0]
0xA0DA	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 309 :: 		
0xA0DC	0x2001    MOVS	R0, #1
0xA0DE	0xE006    B	L_end_Mmc_Send_Command_SPI
;__Lib_Mmc_SDIO.c, 310 :: 		
L___Lib_Mmc_SDIO_Mmc_Send_Command_SPI27:
;__Lib_Mmc_SDIO.c, 311 :: 		
; timeout start address is: 4 (R1)
; response start address is: 0 (R0)
L___Lib_Mmc_SDIO_Mmc_Send_Command_SPI26:
;__Lib_Mmc_SDIO.c, 312 :: 		
0xA0E0	0xF0000380  AND	R3, R0, #128
0xA0E4	0xB29B    UXTH	R3, R3
0xA0E6	0xB113    CBZ	R3, L___Lib_Mmc_SDIO_Mmc_Send_Command_SPI410
0xA0E8	0x2900    CMP	R1, #0
0xA0EA	0xD300    BCC	L___Lib_Mmc_SDIO_Mmc_Send_Command_SPI409
; response end address is: 0 (R0)
; timeout end address is: 4 (R1)
0xA0EC	0xE7E4    B	L___Lib_Mmc_SDIO_Mmc_Send_Command_SPI23
L___Lib_Mmc_SDIO_Mmc_Send_Command_SPI410:
; response start address is: 0 (R0)
L___Lib_Mmc_SDIO_Mmc_Send_Command_SPI409:
;__Lib_Mmc_SDIO.c, 314 :: 		
; response end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 315 :: 		
L_end_Mmc_Send_Command_SPI:
0xA0EE	0xF8DDE000  LDR	LR, [SP, #0]
0xA0F2	0xB004    ADD	SP, SP, #16
0xA0F4	0x4770    BX	LR
0xA0F6	0xBF00    NOP
0xA0F8	0xCA0C2000  	_SPI_Rd_Ptr+0
0xA0FC	0x78842000  	_delay_time_cmd+0
0xA100	0x78222000  	_set_timeout_on+0
0xA104	0xCA382000  	_MMC_Timeout_Ptr+0
; end of __Lib_Mmc_SDIO_Mmc_Send_Command_SPI
__Lib_Mmc_SDIO_Mmc_UnIdle_SPI:
;__Lib_Mmc_SDIO.c, 321 :: 		
0xA108	0xB084    SUB	SP, SP, #16
0xA10A	0xF8CDE000  STR	LR, [SP, #0]
0xA10E	0xF88D000C  STRB	R0, [SP, #12]
;__Lib_Mmc_SDIO.c, 325 :: 		
0xA112	0x2100    MOVS	R1, #0
0xA114	0xF8AD1004  STRH	R1, [SP, #4]
L___Lib_Mmc_SDIO_Mmc_UnIdle_SPI30:
0xA118	0x4942    LDR	R1, [PC, #264]
0xA11A	0x680A    LDR	R2, [R1, #0]
0xA11C	0xF8BD1004  LDRH	R1, [SP, #4]
0xA120	0x4291    CMP	R1, R2
0xA122	0xF080807A  BCS	L___Lib_Mmc_SDIO_Mmc_UnIdle_SPI31
;__Lib_Mmc_SDIO.c, 326 :: 		
0xA126	0xF89D100C  LDRB	R1, [SP, #12]
0xA12A	0xB999    CBNZ	R1, L___Lib_Mmc_SDIO_Mmc_UnIdle_SPI33
;__Lib_Mmc_SDIO.c, 327 :: 		
0xA12C	0xF7FFFEEE  BL	__Lib_Mmc_SDIO_Mmc_Select_SPI+0
;__Lib_Mmc_SDIO.c, 329 :: 		
0xA130	0x22FF    MOVS	R2, #255
0xA132	0x2100    MOVS	R1, #0
0xA134	0x2001    MOVS	R0, #1
0xA136	0xF7FFFF8D  BL	__Lib_Mmc_SDIO_Mmc_Send_Command_SPI+0
0xA13A	0xF8AD0006  STRH	R0, [SP, #6]
;__Lib_Mmc_SDIO.c, 330 :: 		
0xA13E	0xF7FFFED1  BL	__Lib_Mmc_SDIO_Mmc_DeSelect_SPI+0
;__Lib_Mmc_SDIO.c, 331 :: 		
0xA142	0xF8BD1006  LDRH	R1, [SP, #6]
0xA146	0xB921    CBNZ	R1, L___Lib_Mmc_SDIO_Mmc_UnIdle_SPI34
;__Lib_Mmc_SDIO.c, 333 :: 		
0xA148	0x2200    MOVS	R2, #0
0xA14A	0x4937    LDR	R1, [PC, #220]
0xA14C	0x700A    STRB	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 334 :: 		
0xA14E	0x2000    MOVS	R0, #0
0xA150	0xE064    B	L_end_Mmc_UnIdle_SPI
;__Lib_Mmc_SDIO.c, 335 :: 		
L___Lib_Mmc_SDIO_Mmc_UnIdle_SPI34:
;__Lib_Mmc_SDIO.c, 336 :: 		
0xA152	0xE05C    B	L___Lib_Mmc_SDIO_Mmc_UnIdle_SPI35
L___Lib_Mmc_SDIO_Mmc_UnIdle_SPI33:
;__Lib_Mmc_SDIO.c, 338 :: 		
0xA154	0xF7FFFEDA  BL	__Lib_Mmc_SDIO_Mmc_Select_SPI+0
;__Lib_Mmc_SDIO.c, 341 :: 		
0xA158	0x22FF    MOVS	R2, #255
0xA15A	0x2100    MOVS	R1, #0
0xA15C	0x2037    MOVS	R0, #55
0xA15E	0xF7FFFF79  BL	__Lib_Mmc_SDIO_Mmc_Send_Command_SPI+0
0xA162	0xF8AD0006  STRH	R0, [SP, #6]
;__Lib_Mmc_SDIO.c, 342 :: 		
0xA166	0xF7FFFEBD  BL	__Lib_Mmc_SDIO_Mmc_DeSelect_SPI+0
;__Lib_Mmc_SDIO.c, 343 :: 		
0xA16A	0xF8BD1006  LDRH	R1, [SP, #6]
0xA16E	0x2901    CMP	R1, #1
0xA170	0xD149    BNE	L___Lib_Mmc_SDIO_Mmc_UnIdle_SPI36
;__Lib_Mmc_SDIO.c, 345 :: 		
0xA172	0xF7FFFECB  BL	__Lib_Mmc_SDIO_Mmc_Select_SPI+0
;__Lib_Mmc_SDIO.c, 347 :: 		
0xA176	0x22FF    MOVS	R2, #255
0xA178	0xF04F4180  MOV	R1, #1073741824
0xA17C	0x2029    MOVS	R0, #41
0xA17E	0xF7FFFF69  BL	__Lib_Mmc_SDIO_Mmc_Send_Command_SPI+0
0xA182	0xF8AD0006  STRH	R0, [SP, #6]
;__Lib_Mmc_SDIO.c, 348 :: 		
0xA186	0xF7FFFEAD  BL	__Lib_Mmc_SDIO_Mmc_DeSelect_SPI+0
;__Lib_Mmc_SDIO.c, 349 :: 		
0xA18A	0xF8BD1006  LDRH	R1, [SP, #6]
0xA18E	0x2900    CMP	R1, #0
0xA190	0xD138    BNE	L___Lib_Mmc_SDIO_Mmc_UnIdle_SPI37
;__Lib_Mmc_SDIO.c, 350 :: 		
0xA192	0xF89D100C  LDRB	R1, [SP, #12]
0xA196	0x2902    CMP	R1, #2
0xA198	0xD12F    BNE	L___Lib_Mmc_SDIO_Mmc_UnIdle_SPI38
;__Lib_Mmc_SDIO.c, 351 :: 		
0xA19A	0xF7FFFEB7  BL	__Lib_Mmc_SDIO_Mmc_Select_SPI+0
;__Lib_Mmc_SDIO.c, 352 :: 		
0xA19E	0x22FF    MOVS	R2, #255
0xA1A0	0x2100    MOVS	R1, #0
0xA1A2	0x203A    MOVS	R0, #58
0xA1A4	0xF7FFFF56  BL	__Lib_Mmc_SDIO_Mmc_Send_Command_SPI+0
0xA1A8	0xF8AD0006  STRH	R0, [SP, #6]
;__Lib_Mmc_SDIO.c, 353 :: 		
0xA1AC	0x20FF    MOVS	R0, #255
0xA1AE	0x4C1F    LDR	R4, [PC, #124]
0xA1B0	0x6824    LDR	R4, [R4, #0]
0xA1B2	0x47A0    BLX	R4
0xA1B4	0xF8AD0008  STRH	R0, [SP, #8]
;__Lib_Mmc_SDIO.c, 354 :: 		
0xA1B8	0x20FF    MOVS	R0, #255
0xA1BA	0x4C1C    LDR	R4, [PC, #112]
0xA1BC	0x6824    LDR	R4, [R4, #0]
0xA1BE	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 355 :: 		
0xA1C0	0x20FF    MOVS	R0, #255
0xA1C2	0x4C1A    LDR	R4, [PC, #104]
0xA1C4	0x6824    LDR	R4, [R4, #0]
0xA1C6	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 356 :: 		
0xA1C8	0x20FF    MOVS	R0, #255
0xA1CA	0x4C18    LDR	R4, [PC, #96]
0xA1CC	0x6824    LDR	R4, [R4, #0]
0xA1CE	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 357 :: 		
0xA1D0	0xF7FFFE88  BL	__Lib_Mmc_SDIO_Mmc_DeSelect_SPI+0
;__Lib_Mmc_SDIO.c, 358 :: 		
0xA1D4	0xF8BD1006  LDRH	R1, [SP, #6]
0xA1D8	0xB971    CBNZ	R1, L___Lib_Mmc_SDIO_Mmc_UnIdle_SPI39
;__Lib_Mmc_SDIO.c, 359 :: 		
0xA1DA	0xF8BD1008  LDRH	R1, [SP, #8]
0xA1DE	0xF0010140  AND	R1, R1, #64
0xA1E2	0xB289    UXTH	R1, R1
0xA1E4	0xB119    CBZ	R1, L___Lib_Mmc_SDIO_Mmc_UnIdle_SPI40
;__Lib_Mmc_SDIO.c, 361 :: 		
0xA1E6	0x2204    MOVS	R2, #4
0xA1E8	0x490F    LDR	R1, [PC, #60]
0xA1EA	0x700A    STRB	R2, [R1, #0]
0xA1EC	0xE002    B	L___Lib_Mmc_SDIO_Mmc_UnIdle_SPI41
L___Lib_Mmc_SDIO_Mmc_UnIdle_SPI40:
;__Lib_Mmc_SDIO.c, 364 :: 		
0xA1EE	0x2203    MOVS	R2, #3
0xA1F0	0x490D    LDR	R1, [PC, #52]
0xA1F2	0x700A    STRB	R2, [R1, #0]
L___Lib_Mmc_SDIO_Mmc_UnIdle_SPI41:
;__Lib_Mmc_SDIO.c, 365 :: 		
0xA1F4	0x2000    MOVS	R0, #0
0xA1F6	0xE011    B	L_end_Mmc_UnIdle_SPI
;__Lib_Mmc_SDIO.c, 366 :: 		
L___Lib_Mmc_SDIO_Mmc_UnIdle_SPI39:
;__Lib_Mmc_SDIO.c, 367 :: 		
0xA1F8	0xE004    B	L___Lib_Mmc_SDIO_Mmc_UnIdle_SPI42
L___Lib_Mmc_SDIO_Mmc_UnIdle_SPI38:
;__Lib_Mmc_SDIO.c, 369 :: 		
0xA1FA	0x2201    MOVS	R2, #1
0xA1FC	0x490A    LDR	R1, [PC, #40]
0xA1FE	0x700A    STRB	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 370 :: 		
0xA200	0x2000    MOVS	R0, #0
0xA202	0xE00B    B	L_end_Mmc_UnIdle_SPI
;__Lib_Mmc_SDIO.c, 371 :: 		
L___Lib_Mmc_SDIO_Mmc_UnIdle_SPI42:
;__Lib_Mmc_SDIO.c, 372 :: 		
L___Lib_Mmc_SDIO_Mmc_UnIdle_SPI37:
;__Lib_Mmc_SDIO.c, 373 :: 		
0xA204	0xE003    B	L___Lib_Mmc_SDIO_Mmc_UnIdle_SPI43
L___Lib_Mmc_SDIO_Mmc_UnIdle_SPI36:
;__Lib_Mmc_SDIO.c, 376 :: 		
0xA206	0x2201    MOVS	R2, #1
0xA208	0x4909    LDR	R1, [PC, #36]
0xA20A	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 377 :: 		
0xA20C	0xE005    B	L___Lib_Mmc_SDIO_Mmc_UnIdle_SPI31
;__Lib_Mmc_SDIO.c, 378 :: 		
L___Lib_Mmc_SDIO_Mmc_UnIdle_SPI43:
;__Lib_Mmc_SDIO.c, 379 :: 		
L___Lib_Mmc_SDIO_Mmc_UnIdle_SPI35:
;__Lib_Mmc_SDIO.c, 325 :: 		
0xA20E	0xF8BD1004  LDRH	R1, [SP, #4]
0xA212	0x1C49    ADDS	R1, R1, #1
0xA214	0xF8AD1004  STRH	R1, [SP, #4]
;__Lib_Mmc_SDIO.c, 380 :: 		
0xA218	0xE77E    B	L___Lib_Mmc_SDIO_Mmc_UnIdle_SPI30
L___Lib_Mmc_SDIO_Mmc_UnIdle_SPI31:
;__Lib_Mmc_SDIO.c, 381 :: 		
0xA21A	0x2001    MOVS	R0, #1
;__Lib_Mmc_SDIO.c, 382 :: 		
L_end_Mmc_UnIdle_SPI:
0xA21C	0xF8DDE000  LDR	LR, [SP, #0]
0xA220	0xB004    ADD	SP, SP, #16
0xA222	0x4770    BX	LR
0xA224	0x788C2000  	_delay_time_init+0
0xA228	0x78232000  	__Lib_Mmc_SDIO_cardType+0
0xA22C	0xCA0C2000  	_SPI_Rd_Ptr+0
0xA230	0xCA382000  	_MMC_Timeout_Ptr+0
; end of __Lib_Mmc_SDIO_Mmc_UnIdle_SPI
__Lib_Mmc_SDIO_Mmc_Multi_Read_Stop_SPI:
;__Lib_Mmc_SDIO.c, 737 :: 		
0xB7D4	0xB082    SUB	SP, SP, #8
0xB7D6	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_Mmc_SDIO.c, 741 :: 		
0xB7DA	0xF240004C  MOVW	R0, #76
0xB7DE	0x4C33    LDR	R4, [PC, #204]
0xB7E0	0x6824    LDR	R4, [R4, #0]
0xB7E2	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 742 :: 		
0xB7E4	0x2000    MOVS	R0, #0
0xB7E6	0x4C31    LDR	R4, [PC, #196]
0xB7E8	0x6824    LDR	R4, [R4, #0]
0xB7EA	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 743 :: 		
0xB7EC	0x2000    MOVS	R0, #0
0xB7EE	0x4C2F    LDR	R4, [PC, #188]
0xB7F0	0x6824    LDR	R4, [R4, #0]
0xB7F2	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 744 :: 		
0xB7F4	0x2000    MOVS	R0, #0
0xB7F6	0x4C2D    LDR	R4, [PC, #180]
0xB7F8	0x6824    LDR	R4, [R4, #0]
0xB7FA	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 745 :: 		
0xB7FC	0x2000    MOVS	R0, #0
0xB7FE	0x4C2B    LDR	R4, [PC, #172]
0xB800	0x6824    LDR	R4, [R4, #0]
0xB802	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 746 :: 		
0xB804	0x20FF    MOVS	R0, #255
0xB806	0x4C29    LDR	R4, [PC, #164]
0xB808	0x6824    LDR	R4, [R4, #0]
0xB80A	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 749 :: 		
0xB80C	0x4828    LDR	R0, [PC, #160]
; timeout start address is: 8 (R2)
; timeout start address is: 8 (R2)
0xB80E	0x6802    LDR	R2, [R0, #0]
; timeout end address is: 8 (R2)
;__Lib_Mmc_SDIO.c, 750 :: 		
L___Lib_Mmc_SDIO_Mmc_Multi_Read_Stop_SPI81:
;__Lib_Mmc_SDIO.c, 751 :: 		
; timeout start address is: 8 (R2)
0xB810	0xF8AD2004  STRH	R2, [SP, #4]
0xB814	0x20FF    MOVS	R0, #255
0xB816	0x4C25    LDR	R4, [PC, #148]
0xB818	0x6824    LDR	R4, [R4, #0]
0xB81A	0x47A0    BLX	R4
0xB81C	0xF8BD2004  LDRH	R2, [SP, #4]
; response start address is: 4 (R1)
0xB820	0xB281    UXTH	R1, R0
;__Lib_Mmc_SDIO.c, 752 :: 		
0xB822	0x1E50    SUBS	R0, R2, #1
0xB824	0xB282    UXTH	R2, R0
; timeout end address is: 8 (R2)
;__Lib_Mmc_SDIO.c, 753 :: 		
0xB826	0x4823    LDR	R0, [PC, #140]
0xB828	0x7800    LDRB	R0, [R0, #0]
0xB82A	0xB130    CBZ	R0, L___Lib_Mmc_SDIO_Mmc_Multi_Read_Stop_SPI84
; timeout end address is: 8 (R2)
;__Lib_Mmc_SDIO.c, 755 :: 		
; timeout start address is: 8 (R2)
0xB82C	0xB92A    CBNZ	R2, L___Lib_Mmc_SDIO_Mmc_Multi_Read_Stop_SPI85
; response end address is: 4 (R1)
; timeout end address is: 8 (R2)
;__Lib_Mmc_SDIO.c, 757 :: 		
0xB82E	0x2002    MOVS	R0, #2
0xB830	0x4C21    LDR	R4, [PC, #132]
0xB832	0x6824    LDR	R4, [R4, #0]
0xB834	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 758 :: 		
0xB836	0x2001    MOVS	R0, #1
0xB838	0xE034    B	L_end_Mmc_Multi_Read_Stop_SPI
;__Lib_Mmc_SDIO.c, 759 :: 		
L___Lib_Mmc_SDIO_Mmc_Multi_Read_Stop_SPI85:
;__Lib_Mmc_SDIO.c, 760 :: 		
; timeout start address is: 8 (R2)
; response start address is: 4 (R1)
L___Lib_Mmc_SDIO_Mmc_Multi_Read_Stop_SPI84:
;__Lib_Mmc_SDIO.c, 761 :: 		
0xB83A	0xF0010080  AND	R0, R1, #128
0xB83E	0xB280    UXTH	R0, R0
0xB840	0xB110    CBZ	R0, L___Lib_Mmc_SDIO_Mmc_Multi_Read_Stop_SPI414
0xB842	0x2A00    CMP	R2, #0
0xB844	0xD300    BCC	L___Lib_Mmc_SDIO_Mmc_Multi_Read_Stop_SPI413
; response end address is: 4 (R1)
; timeout end address is: 8 (R2)
0xB846	0xE7E3    B	L___Lib_Mmc_SDIO_Mmc_Multi_Read_Stop_SPI81
L___Lib_Mmc_SDIO_Mmc_Multi_Read_Stop_SPI414:
; response start address is: 4 (R1)
L___Lib_Mmc_SDIO_Mmc_Multi_Read_Stop_SPI413:
;__Lib_Mmc_SDIO.c, 763 :: 		
0xB848	0xF0010080  AND	R0, R1, #128
0xB84C	0xB280    UXTH	R0, R0
0xB84E	0xB158    CBZ	R0, L___Lib_Mmc_SDIO_Mmc_Multi_Read_Stop_SPI88
;__Lib_Mmc_SDIO.c, 764 :: 		
0xB850	0xF8AD1004  STRH	R1, [SP, #4]
0xB854	0xF7FEFB46  BL	__Lib_Mmc_SDIO_Mmc_DeSelect_SPI+0
;__Lib_Mmc_SDIO.c, 765 :: 		
0xB858	0x2003    MOVS	R0, #3
0xB85A	0x4C17    LDR	R4, [PC, #92]
0xB85C	0x6824    LDR	R4, [R4, #0]
0xB85E	0x47A0    BLX	R4
0xB860	0xF8BD1004  LDRH	R1, [SP, #4]
;__Lib_Mmc_SDIO.c, 766 :: 		
0xB864	0xB288    UXTH	R0, R1
; response end address is: 4 (R1)
0xB866	0xE01D    B	L_end_Mmc_Multi_Read_Stop_SPI
;__Lib_Mmc_SDIO.c, 767 :: 		
L___Lib_Mmc_SDIO_Mmc_Multi_Read_Stop_SPI88:
;__Lib_Mmc_SDIO.c, 770 :: 		
0xB868	0x4811    LDR	R0, [PC, #68]
; timeout start address is: 4 (R1)
; timeout start address is: 4 (R1)
0xB86A	0x6801    LDR	R1, [R0, #0]
; timeout end address is: 4 (R1)
;__Lib_Mmc_SDIO.c, 771 :: 		
L___Lib_Mmc_SDIO_Mmc_Multi_Read_Stop_SPI89:
;__Lib_Mmc_SDIO.c, 772 :: 		
; timeout start address is: 4 (R1)
0xB86C	0xF8AD1004  STRH	R1, [SP, #4]
0xB870	0x20FF    MOVS	R0, #255
0xB872	0x4C0E    LDR	R4, [PC, #56]
0xB874	0x6824    LDR	R4, [R4, #0]
0xB876	0x47A0    BLX	R4
0xB878	0xF8BD1004  LDRH	R1, [SP, #4]
; response start address is: 8 (R2)
0xB87C	0xB282    UXTH	R2, R0
;__Lib_Mmc_SDIO.c, 773 :: 		
0xB87E	0x1E48    SUBS	R0, R1, #1
0xB880	0xB281    UXTH	R1, R0
; timeout end address is: 4 (R1)
;__Lib_Mmc_SDIO.c, 774 :: 		
0xB882	0x480C    LDR	R0, [PC, #48]
0xB884	0x7800    LDRB	R0, [R0, #0]
0xB886	0xB130    CBZ	R0, L___Lib_Mmc_SDIO_Mmc_Multi_Read_Stop_SPI92
; timeout end address is: 4 (R1)
;__Lib_Mmc_SDIO.c, 776 :: 		
; timeout start address is: 4 (R1)
0xB888	0xB929    CBNZ	R1, L___Lib_Mmc_SDIO_Mmc_Multi_Read_Stop_SPI93
; response end address is: 8 (R2)
; timeout end address is: 4 (R1)
;__Lib_Mmc_SDIO.c, 778 :: 		
0xB88A	0x2002    MOVS	R0, #2
0xB88C	0x4C0A    LDR	R4, [PC, #40]
0xB88E	0x6824    LDR	R4, [R4, #0]
0xB890	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 779 :: 		
0xB892	0x2001    MOVS	R0, #1
0xB894	0xE006    B	L_end_Mmc_Multi_Read_Stop_SPI
;__Lib_Mmc_SDIO.c, 780 :: 		
L___Lib_Mmc_SDIO_Mmc_Multi_Read_Stop_SPI93:
;__Lib_Mmc_SDIO.c, 781 :: 		
; timeout start address is: 4 (R1)
; response start address is: 8 (R2)
L___Lib_Mmc_SDIO_Mmc_Multi_Read_Stop_SPI92:
;__Lib_Mmc_SDIO.c, 782 :: 		
0xB896	0xB912    CBNZ	R2, L___Lib_Mmc_SDIO_Mmc_Multi_Read_Stop_SPI416
; response end address is: 8 (R2)
0xB898	0x2900    CMP	R1, #0
0xB89A	0xD300    BCC	L___Lib_Mmc_SDIO_Mmc_Multi_Read_Stop_SPI415
; timeout end address is: 4 (R1)
0xB89C	0xE7E6    B	L___Lib_Mmc_SDIO_Mmc_Multi_Read_Stop_SPI89
L___Lib_Mmc_SDIO_Mmc_Multi_Read_Stop_SPI416:
L___Lib_Mmc_SDIO_Mmc_Multi_Read_Stop_SPI415:
;__Lib_Mmc_SDIO.c, 784 :: 		
0xB89E	0xF7FEFB21  BL	__Lib_Mmc_SDIO_Mmc_DeSelect_SPI+0
;__Lib_Mmc_SDIO.c, 785 :: 		
0xB8A2	0x2000    MOVS	R0, #0
;__Lib_Mmc_SDIO.c, 786 :: 		
L_end_Mmc_Multi_Read_Stop_SPI:
0xB8A4	0xF8DDE000  LDR	LR, [SP, #0]
0xB8A8	0xB002    ADD	SP, SP, #8
0xB8AA	0x4770    BX	LR
0xB8AC	0xCA0C2000  	_SPI_Rd_Ptr+0
0xB8B0	0x78882000  	_delay_time_spi+0
0xB8B4	0x78222000  	_set_timeout_on+0
0xB8B8	0xCA382000  	_MMC_Timeout_Ptr+0
; end of __Lib_Mmc_SDIO_Mmc_Multi_Read_Stop_SPI
__Lib_Mmc_SDIO_Mmc_Multi_Write_Stop_SPI:
;__Lib_Mmc_SDIO.c, 855 :: 		
0xB8E0	0xB081    SUB	SP, SP, #4
0xB8E2	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_Mmc_SDIO.c, 858 :: 		
0xB8E6	0x20FD    MOVS	R0, #253
0xB8E8	0x4C05    LDR	R4, [PC, #20]
0xB8EA	0x6824    LDR	R4, [R4, #0]
0xB8EC	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 860 :: 		
0xB8EE	0xF7FEFB67  BL	__Lib_Mmc_SDIO_Mmc_Wait_Bus_Free+0
;__Lib_Mmc_SDIO.c, 861 :: 		
0xB8F2	0xF7FEFAF7  BL	__Lib_Mmc_SDIO_Mmc_DeSelect_SPI+0
;__Lib_Mmc_SDIO.c, 864 :: 		
0xB8F6	0x2000    MOVS	R0, #0
;__Lib_Mmc_SDIO.c, 865 :: 		
L_end_Mmc_Multi_Write_Stop_SPI:
0xB8F8	0xF8DDE000  LDR	LR, [SP, #0]
0xB8FC	0xB001    ADD	SP, SP, #4
0xB8FE	0x4770    BX	LR
0xB900	0xCA0C2000  	_SPI_Rd_Ptr+0
; end of __Lib_Mmc_SDIO_Mmc_Multi_Write_Stop_SPI
__Lib_Mmc_SDIO_Mmc_Wait_Bus_Free:
;__Lib_Mmc_SDIO.c, 246 :: 		
0x9FC0	0xB082    SUB	SP, SP, #8
0x9FC2	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_Mmc_SDIO.c, 248 :: 		
0x9FC6	0x4810    LDR	R0, [PC, #64]
; timeout start address is: 4 (R1)
; timeout start address is: 4 (R1)
0x9FC8	0x6801    LDR	R1, [R0, #0]
; timeout end address is: 4 (R1)
;__Lib_Mmc_SDIO.c, 249 :: 		
L___Lib_Mmc_SDIO_Mmc_Wait_Bus_Free10:
;__Lib_Mmc_SDIO.c, 250 :: 		
; timeout start address is: 4 (R1)
0x9FCA	0xF8AD1004  STRH	R1, [SP, #4]
0x9FCE	0x20FF    MOVS	R0, #255
0x9FD0	0x4C0E    LDR	R4, [PC, #56]
0x9FD2	0x6824    LDR	R4, [R4, #0]
0x9FD4	0x47A0    BLX	R4
0x9FD6	0xF8BD1004  LDRH	R1, [SP, #4]
; response_spi start address is: 8 (R2)
0x9FDA	0xB282    UXTH	R2, R0
;__Lib_Mmc_SDIO.c, 251 :: 		
0x9FDC	0x1E48    SUBS	R0, R1, #1
0x9FDE	0xB281    UXTH	R1, R0
; timeout end address is: 4 (R1)
;__Lib_Mmc_SDIO.c, 252 :: 		
0x9FE0	0x480B    LDR	R0, [PC, #44]
0x9FE2	0x7800    LDRB	R0, [R0, #0]
0x9FE4	0xB130    CBZ	R0, L___Lib_Mmc_SDIO_Mmc_Wait_Bus_Free13
; timeout end address is: 4 (R1)
;__Lib_Mmc_SDIO.c, 254 :: 		
; timeout start address is: 4 (R1)
0x9FE6	0xB929    CBNZ	R1, L___Lib_Mmc_SDIO_Mmc_Wait_Bus_Free14
; response_spi end address is: 8 (R2)
; timeout end address is: 4 (R1)
;__Lib_Mmc_SDIO.c, 256 :: 		
0x9FE8	0x2002    MOVS	R0, #2
0x9FEA	0x4C0A    LDR	R4, [PC, #40]
0x9FEC	0x6824    LDR	R4, [R4, #0]
0x9FEE	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 257 :: 		
0x9FF0	0x2001    MOVS	R0, #1
0x9FF2	0xE005    B	L_end_Mmc_Wait_Bus_Free
;__Lib_Mmc_SDIO.c, 258 :: 		
L___Lib_Mmc_SDIO_Mmc_Wait_Bus_Free14:
;__Lib_Mmc_SDIO.c, 259 :: 		
; timeout start address is: 4 (R1)
; response_spi start address is: 8 (R2)
L___Lib_Mmc_SDIO_Mmc_Wait_Bus_Free13:
;__Lib_Mmc_SDIO.c, 260 :: 		
0x9FF4	0xF1B20FFF  CMP	R2, #255
0x9FF8	0xD002    BEQ	L___Lib_Mmc_SDIO_Mmc_Wait_Bus_Free407
; response_spi end address is: 8 (R2)
0x9FFA	0x2900    CMP	R1, #0
0x9FFC	0xD300    BCC	L___Lib_Mmc_SDIO_Mmc_Wait_Bus_Free406
; timeout end address is: 4 (R1)
0x9FFE	0xE7E4    B	L___Lib_Mmc_SDIO_Mmc_Wait_Bus_Free10
L___Lib_Mmc_SDIO_Mmc_Wait_Bus_Free407:
L___Lib_Mmc_SDIO_Mmc_Wait_Bus_Free406:
;__Lib_Mmc_SDIO.c, 261 :: 		
L_end_Mmc_Wait_Bus_Free:
0xA000	0xF8DDE000  LDR	LR, [SP, #0]
0xA004	0xB002    ADD	SP, SP, #8
0xA006	0x4770    BX	LR
0xA008	0x78882000  	_delay_time_spi+0
0xA00C	0xCA0C2000  	_SPI_Rd_Ptr+0
0xA010	0x78222000  	_set_timeout_on+0
0xA014	0xCA382000  	_MMC_Timeout_Ptr+0
; end of __Lib_Mmc_SDIO_Mmc_Wait_Bus_Free
__Lib_Mmc_SDIO_Mmc_Init_SDIO:
;__Lib_Mmc_SDIO.c, 2006 :: 		
0xBD44	0xB082    SUB	SP, SP, #8
0xBD46	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_Mmc_SDIO.c, 2009 :: 		
0xBD4A	0xF7FDFE07  BL	__Lib_Mmc_SDIO_SD_PowerON+0
0xBD4E	0xB108    CBZ	R0, L___Lib_Mmc_SDIO_Mmc_Init_SDIO236
;__Lib_Mmc_SDIO.c, 2010 :: 		
0xBD50	0x2001    MOVS	R0, #1
0xBD52	0xE022    B	L_end_Mmc_Init_SDIO
;__Lib_Mmc_SDIO.c, 2011 :: 		
L___Lib_Mmc_SDIO_Mmc_Init_SDIO236:
;__Lib_Mmc_SDIO.c, 2012 :: 		
0xBD54	0xF7FDFF32  BL	__Lib_Mmc_SDIO_SD_InitializeCards+0
0xBD58	0xB108    CBZ	R0, L___Lib_Mmc_SDIO_Mmc_Init_SDIO237
;__Lib_Mmc_SDIO.c, 2013 :: 		
0xBD5A	0x2001    MOVS	R0, #1
0xBD5C	0xE01D    B	L_end_Mmc_Init_SDIO
;__Lib_Mmc_SDIO.c, 2014 :: 		
L___Lib_Mmc_SDIO_Mmc_Init_SDIO237:
;__Lib_Mmc_SDIO.c, 2023 :: 		
0xBD5E	0x4811    LDR	R0, [PC, #68]
0xBD60	0x6800    LDR	R0, [R0, #0]
0xBD62	0x9001    STR	R0, [SP, #4]
;__Lib_Mmc_SDIO.c, 2024 :: 		
0xBD64	0x480F    LDR	R0, [PC, #60]
0xBD66	0x6801    LDR	R1, [R0, #0]
0xBD68	0xF46F50C0  MVN	R0, #6144
0xBD6C	0x4001    ANDS	R1, R0
0xBD6E	0x480D    LDR	R0, [PC, #52]
0xBD70	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 2027 :: 		
0xBD72	0x480D    LDR	R0, [PC, #52]
0xBD74	0x6800    LDR	R0, [R0, #0]
0xBD76	0x0400    LSLS	R0, R0, #16
0xBD78	0xF7FEF838  BL	__Lib_Mmc_SDIO_SD_SelectDeselect+0
; errorStatus start address is: 4 (R1)
0xBD7C	0xB2C1    UXTB	R1, R0
;__Lib_Mmc_SDIO.c, 2028 :: 		
0xBD7E	0xB939    CBNZ	R1, L___Lib_Mmc_SDIO_Mmc_Init_SDIO464
; errorStatus end address is: 4 (R1)
;__Lib_Mmc_SDIO.c, 2030 :: 		
0xBD80	0x9801    LDR	R0, [SP, #4]
0xBD82	0xF40050C0  AND	R0, R0, #6144
0xBD86	0xF7FDFFF9  BL	__Lib_Mmc_SDIO_SD_EnableWideBusOperation+0
; errorStatus start address is: 4 (R1)
0xBD8A	0xB2C1    UXTB	R1, R0
; errorStatus end address is: 4 (R1)
0xBD8C	0x460A    MOV	R2, R1
;__Lib_Mmc_SDIO.c, 2031 :: 		
0xBD8E	0xE000    B	L___Lib_Mmc_SDIO_Mmc_Init_SDIO238
L___Lib_Mmc_SDIO_Mmc_Init_SDIO464:
;__Lib_Mmc_SDIO.c, 2028 :: 		
0xBD90	0x460A    MOV	R2, R1
;__Lib_Mmc_SDIO.c, 2031 :: 		
L___Lib_Mmc_SDIO_Mmc_Init_SDIO238:
;__Lib_Mmc_SDIO.c, 2034 :: 		
; errorStatus start address is: 8 (R2)
0xBD92	0x9901    LDR	R1, [SP, #4]
0xBD94	0x4803    LDR	R0, [PC, #12]
0xBD96	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 2036 :: 		
0xBD98	0xB290    UXTH	R0, R2
; errorStatus end address is: 8 (R2)
;__Lib_Mmc_SDIO.c, 2037 :: 		
L_end_Mmc_Init_SDIO:
0xBD9A	0xF8DDE000  LDR	LR, [SP, #0]
0xBD9E	0xB002    ADD	SP, SP, #8
0xBDA0	0x4770    BX	LR
0xBDA2	0xBF00    NOP
0xBDA4	0x2C044001  	SDIO_CLKCR+0
0xBDA8	0x787C2000  	__Lib_Mmc_SDIO_RCA+0
; end of __Lib_Mmc_SDIO_Mmc_Init_SDIO
__Lib_Mmc_SDIO_SD_PowerON:
;__Lib_Mmc_SDIO.c, 1474 :: 		
0x995C	0xB082    SUB	SP, SP, #8
0x995E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_Mmc_SDIO.c, 1476 :: 		
; SDType start address is: 28 (R7)
0x9962	0xF04F0700  MOV	R7, #0
;__Lib_Mmc_SDIO.c, 1478 :: 		
; validvoltage start address is: 16 (R4)
0x9966	0x2400    MOVS	R4, #0
;__Lib_Mmc_SDIO.c, 1480 :: 		
; count start address is: 20 (R5)
0x9968	0x2500    MOVS	R5, #0
;__Lib_Mmc_SDIO.c, 1481 :: 		
; response start address is: 24 (R6)
0x996A	0x2600    MOVS	R6, #0
;__Lib_Mmc_SDIO.c, 1484 :: 		
0x996C	0x2003    MOVS	R0, #3
0x996E	0xF7FCFF47  BL	_SDIO_SetPowerState+0
;__Lib_Mmc_SDIO.c, 1487 :: 		
0x9972	0x2001    MOVS	R0, #1
0x9974	0xF7FCFE54  BL	_SDIO_ClockCmd+0
;__Lib_Mmc_SDIO.c, 1491 :: 		
0x9978	0x2100    MOVS	R1, #0
0x997A	0x486B    LDR	R0, [PC, #428]
0x997C	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1492 :: 		
0x997E	0x2100    MOVS	R1, #0
0x9980	0x486A    LDR	R0, [PC, #424]
0x9982	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1493 :: 		
0x9984	0xF04F0100  MOV	R1, #0
0x9988	0x4869    LDR	R0, [PC, #420]
0x998A	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1494 :: 		
0x998C	0xF04F0100  MOV	R1, #0
0x9990	0x4868    LDR	R0, [PC, #416]
0x9992	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1495 :: 		
0x9994	0xF44F6180  MOV	R1, #1024
0x9998	0x4867    LDR	R0, [PC, #412]
0x999A	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1496 :: 		
0x999C	0x4862    LDR	R0, [PC, #392]
0x999E	0xF7FCFE1B  BL	_SDIO_SendCommand+0
;__Lib_Mmc_SDIO.c, 1498 :: 		
0x99A2	0xF7FCFE47  BL	__Lib_Mmc_SDIO_CmdError+0
0x99A6	0xB108    CBZ	R0, L___Lib_Mmc_SDIO_SD_PowerON177
; validvoltage end address is: 16 (R4)
; response end address is: 24 (R6)
; SDType end address is: 28 (R7)
; count end address is: 20 (R5)
;__Lib_Mmc_SDIO.c, 1501 :: 		
0x99A8	0x2001    MOVS	R0, #1
0x99AA	0xE0B9    B	L_end_SD_PowerON
;__Lib_Mmc_SDIO.c, 1502 :: 		
L___Lib_Mmc_SDIO_SD_PowerON177:
;__Lib_Mmc_SDIO.c, 1510 :: 		
; count start address is: 20 (R5)
; SDType start address is: 28 (R7)
; response start address is: 24 (R6)
; validvoltage start address is: 16 (R4)
0x99AC	0xF44F71D5  MOV	R1, #426
0x99B0	0x485D    LDR	R0, [PC, #372]
0x99B2	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1511 :: 		
0x99B4	0xF04F0108  MOV	R1, #8
0x99B8	0x485C    LDR	R0, [PC, #368]
0x99BA	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1512 :: 		
0x99BC	0xF04F0140  MOV	R1, #64
0x99C0	0x485B    LDR	R0, [PC, #364]
0x99C2	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1513 :: 		
0x99C4	0xF04F0100  MOV	R1, #0
0x99C8	0x485A    LDR	R0, [PC, #360]
0x99CA	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1514 :: 		
0x99CC	0xF44F6180  MOV	R1, #1024
0x99D0	0x4859    LDR	R0, [PC, #356]
0x99D2	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1515 :: 		
0x99D4	0x4854    LDR	R0, [PC, #336]
0x99D6	0xF7FCFDFF  BL	_SDIO_SendCommand+0
;__Lib_Mmc_SDIO.c, 1517 :: 		
0x99DA	0xF7FCFEE3  BL	__Lib_Mmc_SDIO_CmdResp7Error+0
0x99DE	0xB930    CBNZ	R0, L___Lib_Mmc_SDIO_SD_PowerON178
; SDType end address is: 28 (R7)
;__Lib_Mmc_SDIO.c, 1519 :: 		
0x99E0	0xF04F0101  MOV	R1, #1
0x99E4	0x4855    LDR	R0, [PC, #340]
0x99E6	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1520 :: 		
; SDType start address is: 28 (R7)
0x99E8	0xF04F4780  MOV	R7, #1073741824
;__Lib_Mmc_SDIO.c, 1521 :: 		
0x99EC	0xE017    B	L___Lib_Mmc_SDIO_SD_PowerON179
L___Lib_Mmc_SDIO_SD_PowerON178:
;__Lib_Mmc_SDIO.c, 1525 :: 		
0x99EE	0x2100    MOVS	R1, #0
0x99F0	0x484D    LDR	R0, [PC, #308]
0x99F2	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1526 :: 		
0x99F4	0x2137    MOVS	R1, #55
0x99F6	0x484D    LDR	R0, [PC, #308]
0x99F8	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1527 :: 		
0x99FA	0xF04F0140  MOV	R1, #64
0x99FE	0x484C    LDR	R0, [PC, #304]
0x9A00	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1528 :: 		
0x9A02	0xF04F0100  MOV	R1, #0
0x9A06	0x484B    LDR	R0, [PC, #300]
0x9A08	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1529 :: 		
0x9A0A	0xF44F6180  MOV	R1, #1024
0x9A0E	0x484A    LDR	R0, [PC, #296]
0x9A10	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1530 :: 		
0x9A12	0x4845    LDR	R0, [PC, #276]
0x9A14	0xF7FCFDE0  BL	_SDIO_SendCommand+0
;__Lib_Mmc_SDIO.c, 1531 :: 		
0x9A18	0x2037    MOVS	R0, #55
0x9A1A	0xF7FCFE27  BL	__Lib_Mmc_SDIO_CmdResp1Error+0
; SDType end address is: 28 (R7)
;__Lib_Mmc_SDIO.c, 1532 :: 		
L___Lib_Mmc_SDIO_SD_PowerON179:
;__Lib_Mmc_SDIO.c, 1534 :: 		
; SDType start address is: 28 (R7)
0x9A1E	0x2100    MOVS	R1, #0
0x9A20	0x4841    LDR	R0, [PC, #260]
0x9A22	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1535 :: 		
0x9A24	0x2137    MOVS	R1, #55
0x9A26	0x4841    LDR	R0, [PC, #260]
0x9A28	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1536 :: 		
0x9A2A	0xF04F0140  MOV	R1, #64
0x9A2E	0x4840    LDR	R0, [PC, #256]
0x9A30	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1537 :: 		
0x9A32	0xF04F0100  MOV	R1, #0
0x9A36	0x483F    LDR	R0, [PC, #252]
0x9A38	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1538 :: 		
0x9A3A	0xF44F6180  MOV	R1, #1024
0x9A3E	0x483E    LDR	R0, [PC, #248]
0x9A40	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1539 :: 		
0x9A42	0x4839    LDR	R0, [PC, #228]
0x9A44	0xF7FCFDC8  BL	_SDIO_SendCommand+0
;__Lib_Mmc_SDIO.c, 1540 :: 		
0x9A48	0x2037    MOVS	R0, #55
0x9A4A	0xF7FCFE0F  BL	__Lib_Mmc_SDIO_CmdResp1Error+0
; errorstatus start address is: 8 (R2)
0x9A4E	0xB2C2    UXTB	R2, R0
;__Lib_Mmc_SDIO.c, 1545 :: 		
0x9A50	0x2800    CMP	R0, #0
0x9A52	0xF0408064  BNE	L___Lib_Mmc_SDIO_SD_PowerON453
; validvoltage end address is: 16 (R4)
; response end address is: 24 (R6)
; SDType end address is: 28 (R7)
; errorstatus end address is: 8 (R2)
; count end address is: 20 (R5)
0x9A56	0xB2E0    UXTB	R0, R4
0x9A58	0x463C    MOV	R4, R7
0x9A5A	0x4631    MOV	R1, R6
;__Lib_Mmc_SDIO.c, 1549 :: 		
L___Lib_Mmc_SDIO_SD_PowerON181:
; SDType start address is: 16 (R4)
; errorstatus start address is: 8 (R2)
; SDType start address is: 16 (R4)
; SDType end address is: 16 (R4)
; response start address is: 4 (R1)
; count start address is: 20 (R5)
; validvoltage start address is: 0 (R0)
0x9A5C	0x2800    CMP	R0, #0
0x9A5E	0xF0408050  BNE	L___Lib_Mmc_SDIO_SD_PowerON452
; SDType end address is: 16 (R4)
; validvoltage end address is: 0 (R0)
; SDType start address is: 16 (R4)
0x9A62	0x4837    LDR	R0, [PC, #220]
0x9A64	0x4285    CMP	R5, R0
0x9A66	0xF080804C  BCS	L___Lib_Mmc_SDIO_SD_PowerON451
; errorstatus end address is: 8 (R2)
; response end address is: 4 (R1)
L___Lib_Mmc_SDIO_SD_PowerON450:
;__Lib_Mmc_SDIO.c, 1553 :: 		
0x9A6A	0x2100    MOVS	R1, #0
0x9A6C	0x482E    LDR	R0, [PC, #184]
0x9A6E	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1554 :: 		
0x9A70	0x2137    MOVS	R1, #55
0x9A72	0x482E    LDR	R0, [PC, #184]
0x9A74	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1555 :: 		
0x9A76	0xF04F0140  MOV	R1, #64
0x9A7A	0x482D    LDR	R0, [PC, #180]
0x9A7C	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1556 :: 		
0x9A7E	0xF04F0100  MOV	R1, #0
0x9A82	0x482C    LDR	R0, [PC, #176]
0x9A84	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1557 :: 		
0x9A86	0xF44F6180  MOV	R1, #1024
0x9A8A	0x482B    LDR	R0, [PC, #172]
0x9A8C	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1558 :: 		
0x9A8E	0x4826    LDR	R0, [PC, #152]
0x9A90	0xF7FCFDA2  BL	_SDIO_SendCommand+0
;__Lib_Mmc_SDIO.c, 1560 :: 		
0x9A94	0x2037    MOVS	R0, #55
0x9A96	0xF7FCFDE9  BL	__Lib_Mmc_SDIO_CmdResp1Error+0
; errorstatus start address is: 4 (R1)
0x9A9A	0xB2C1    UXTB	R1, R0
;__Lib_Mmc_SDIO.c, 1562 :: 		
0x9A9C	0xB108    CBZ	R0, L___Lib_Mmc_SDIO_SD_PowerON185
; SDType end address is: 16 (R4)
; count end address is: 20 (R5)
;__Lib_Mmc_SDIO.c, 1564 :: 		
0x9A9E	0xB2C8    UXTB	R0, R1
; errorstatus end address is: 4 (R1)
0x9AA0	0xE03E    B	L_end_SD_PowerON
;__Lib_Mmc_SDIO.c, 1565 :: 		
L___Lib_Mmc_SDIO_SD_PowerON185:
;__Lib_Mmc_SDIO.c, 1566 :: 		
; count start address is: 20 (R5)
; SDType start address is: 16 (R4)
0x9AA2	0x4828    LDR	R0, [PC, #160]
0x9AA4	0xEA400104  ORR	R1, R0, R4, LSL #0
0x9AA8	0x481F    LDR	R0, [PC, #124]
0x9AAA	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1567 :: 		
0x9AAC	0x2129    MOVS	R1, #41
0x9AAE	0x481F    LDR	R0, [PC, #124]
0x9AB0	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1568 :: 		
0x9AB2	0xF04F0140  MOV	R1, #64
0x9AB6	0x481E    LDR	R0, [PC, #120]
0x9AB8	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1569 :: 		
0x9ABA	0xF04F0100  MOV	R1, #0
0x9ABE	0x481D    LDR	R0, [PC, #116]
0x9AC0	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1570 :: 		
0x9AC2	0xF44F6180  MOV	R1, #1024
0x9AC6	0x481C    LDR	R0, [PC, #112]
0x9AC8	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1571 :: 		
0x9ACA	0x4817    LDR	R0, [PC, #92]
0x9ACC	0xF7FCFD84  BL	_SDIO_SendCommand+0
;__Lib_Mmc_SDIO.c, 1573 :: 		
0x9AD0	0xF7FCFBF6  BL	__Lib_Mmc_SDIO_CmdResp3Error+0
; errorstatus start address is: 4 (R1)
0x9AD4	0xB2C1    UXTB	R1, R0
;__Lib_Mmc_SDIO.c, 1574 :: 		
0x9AD6	0xB108    CBZ	R0, L___Lib_Mmc_SDIO_SD_PowerON186
; SDType end address is: 16 (R4)
; count end address is: 20 (R5)
;__Lib_Mmc_SDIO.c, 1576 :: 		
0x9AD8	0xB2C8    UXTB	R0, R1
; errorstatus end address is: 4 (R1)
0x9ADA	0xE021    B	L_end_SD_PowerON
;__Lib_Mmc_SDIO.c, 1577 :: 		
L___Lib_Mmc_SDIO_SD_PowerON186:
;__Lib_Mmc_SDIO.c, 1579 :: 		
; count start address is: 20 (R5)
; errorstatus start address is: 4 (R1)
; SDType start address is: 16 (R4)
0x9ADC	0x481A    LDR	R0, [PC, #104]
; response start address is: 8 (R2)
0x9ADE	0x6802    LDR	R2, [R0, #0]
;__Lib_Mmc_SDIO.c, 1580 :: 		
0x9AE0	0x0FD0    LSRS	R0, R2, #31
0x9AE2	0x2801    CMP	R0, #1
0x9AE4	0xD102    BNE	L___Lib_Mmc_SDIO_SD_PowerON187
; ?FLOC____Lib_Mmc_SDIO_SD_PowerON?T329 start address is: 0 (R0)
0x9AE6	0x2001    MOVS	R0, #1
0x9AE8	0xB240    SXTB	R0, R0
; ?FLOC____Lib_Mmc_SDIO_SD_PowerON?T329 end address is: 0 (R0)
0x9AEA	0xE001    B	L___Lib_Mmc_SDIO_SD_PowerON188
L___Lib_Mmc_SDIO_SD_PowerON187:
; ?FLOC____Lib_Mmc_SDIO_SD_PowerON?T329 start address is: 0 (R0)
0x9AEC	0x2000    MOVS	R0, #0
0x9AEE	0xB240    SXTB	R0, R0
; ?FLOC____Lib_Mmc_SDIO_SD_PowerON?T329 end address is: 0 (R0)
L___Lib_Mmc_SDIO_SD_PowerON188:
; ?FLOC____Lib_Mmc_SDIO_SD_PowerON?T329 start address is: 0 (R0)
; validvoltage start address is: 12 (R3)
0x9AF0	0xB2C3    UXTB	R3, R0
; ?FLOC____Lib_Mmc_SDIO_SD_PowerON?T329 end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 1581 :: 		
0x9AF2	0x1C6D    ADDS	R5, R5, #1
;__Lib_Mmc_SDIO.c, 1582 :: 		
0x9AF4	0xF88D1004  STRB	R1, [SP, #4]
; SDType end address is: 16 (R4)
; errorstatus end address is: 4 (R1)
; response end address is: 8 (R2)
; validvoltage end address is: 12 (R3)
0x9AF8	0xB2D8    UXTB	R0, R3
0x9AFA	0x4611    MOV	R1, R2
0x9AFC	0xF89D2004  LDRB	R2, [SP, #4]
0x9B00	0xE7AC    B	L___Lib_Mmc_SDIO_SD_PowerON181
;__Lib_Mmc_SDIO.c, 1549 :: 		
L___Lib_Mmc_SDIO_SD_PowerON452:
; response start address is: 4 (R1)
; errorstatus start address is: 8 (R2)
L___Lib_Mmc_SDIO_SD_PowerON451:
;__Lib_Mmc_SDIO.c, 1583 :: 		
0x9B02	0x480F    LDR	R0, [PC, #60]
0x9B04	0x4285    CMP	R5, R0
0x9B06	0xD301    BCC	L___Lib_Mmc_SDIO_SD_PowerON189
; errorstatus end address is: 8 (R2)
; response end address is: 4 (R1)
; count end address is: 20 (R5)
;__Lib_Mmc_SDIO.c, 1586 :: 		
0x9B08	0x2001    MOVS	R0, #1
0x9B0A	0xE009    B	L_end_SD_PowerON
;__Lib_Mmc_SDIO.c, 1587 :: 		
L___Lib_Mmc_SDIO_SD_PowerON189:
;__Lib_Mmc_SDIO.c, 1589 :: 		
; response start address is: 4 (R1)
; errorstatus start address is: 8 (R2)
0x9B0C	0xF0014080  AND	R0, R1, #1073741824
; response end address is: 4 (R1)
0x9B10	0xB118    CBZ	R0, L___Lib_Mmc_SDIO_SD_PowerON190
;__Lib_Mmc_SDIO.c, 1591 :: 		
0x9B12	0xF04F0102  MOV	R1, #2
0x9B16	0x4809    LDR	R0, [PC, #36]
0x9B18	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1592 :: 		
L___Lib_Mmc_SDIO_SD_PowerON190:
;__Lib_Mmc_SDIO.c, 1594 :: 		
0x9B1A	0xB2D0    UXTB	R0, R2
0x9B1C	0xE000    B	L___Lib_Mmc_SDIO_SD_PowerON180
; errorstatus end address is: 8 (R2)
L___Lib_Mmc_SDIO_SD_PowerON453:
;__Lib_Mmc_SDIO.c, 1545 :: 		
0x9B1E	0xB2D0    UXTB	R0, R2
;__Lib_Mmc_SDIO.c, 1594 :: 		
L___Lib_Mmc_SDIO_SD_PowerON180:
;__Lib_Mmc_SDIO.c, 1595 :: 		
; errorstatus start address is: 0 (R0)
; errorstatus end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 1596 :: 		
L_end_SD_PowerON:
0x9B20	0xF8DDE000  LDR	LR, [SP, #0]
0x9B24	0xB002    ADD	SP, SP, #8
0x9B26	0x4770    BX	LR
0x9B28	0xC9F82000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+0
0x9B2C	0xC9FC2000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+4
0x9B30	0xCA002000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+8
0x9B34	0xCA042000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+12
0x9B38	0xCA082000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+16
0x9B3C	0x78802000  	__Lib_Mmc_SDIO_CardTypeSdio+0
0x9B40	0xFFFF0000  	#65535
0x9B44	0x00008010  	#-2146435072
0x9B48	0x2C144001  	SDIO_RESP1+0
; end of __Lib_Mmc_SDIO_SD_PowerON
_SDIO_SetPowerState:
;__Lib_SDIO.c, 542 :: 		
; powerState start address is: 0 (R0)
0x6800	0xB081    SUB	SP, SP, #4
; powerState end address is: 0 (R0)
; powerState start address is: 0 (R0)
;__Lib_SDIO.c, 544 :: 		
0x6802	0x4902    LDR	R1, [PC, #8]
0x6804	0x6008    STR	R0, [R1, #0]
; powerState end address is: 0 (R0)
;__Lib_SDIO.c, 545 :: 		
L_end_SDIO_SetPowerState:
0x6806	0xB001    ADD	SP, SP, #4
0x6808	0x4770    BX	LR
0x680A	0xBF00    NOP
0x680C	0x2C004001  	SDIO_POWER+0
; end of _SDIO_SetPowerState
_SDIO_ClockCmd:
;__Lib_SDIO.c, 519 :: 		
; newState start address is: 0 (R0)
0x6620	0xB081    SUB	SP, SP, #4
; newState end address is: 0 (R0)
; newState start address is: 0 (R0)
;__Lib_SDIO.c, 521 :: 		
0x6622	0x4A03    LDR	R2, [PC, #12]
0x6624	0x6811    LDR	R1, [R2, #0]
0x6626	0xF3602108  BFI	R1, R0, #8, #1
; newState end address is: 0 (R0)
0x662A	0x6011    STR	R1, [R2, #0]
;__Lib_SDIO.c, 522 :: 		
L_end_SDIO_ClockCmd:
0x662C	0xB001    ADD	SP, SP, #4
0x662E	0x4770    BX	LR
0x6630	0x2C044001  	SDIO_CLKCR+0
; end of _SDIO_ClockCmd
_SDIO_SendCommand:
;__Lib_SDIO.c, 593 :: 		
; SDIO_CmdInitStruct start address is: 0 (R0)
0x65D8	0xB081    SUB	SP, SP, #4
; SDIO_CmdInitStruct end address is: 0 (R0)
; SDIO_CmdInitStruct start address is: 0 (R0)
;__Lib_SDIO.c, 594 :: 		
;__Lib_SDIO.c, 598 :: 		
0x65DA	0x6802    LDR	R2, [R0, #0]
0x65DC	0x490D    LDR	R1, [PC, #52]
0x65DE	0x600A    STR	R2, [R1, #0]
;__Lib_SDIO.c, 602 :: 		
0x65E0	0x490D    LDR	R1, [PC, #52]
; tmpreg start address is: 8 (R2)
0x65E2	0x680A    LDR	R2, [R1, #0]
;__Lib_SDIO.c, 604 :: 		
0x65E4	0x490D    LDR	R1, [PC, #52]
0x65E6	0xEA020301  AND	R3, R2, R1, LSL #0
; tmpreg end address is: 8 (R2)
;__Lib_SDIO.c, 609 :: 		
0x65EA	0x1D01    ADDS	R1, R0, #4
0x65EC	0x680A    LDR	R2, [R1, #0]
0x65EE	0xF2000108  ADDW	R1, R0, #8
0x65F2	0x6809    LDR	R1, [R1, #0]
0x65F4	0x430A    ORRS	R2, R1
;__Lib_SDIO.c, 610 :: 		
0x65F6	0xF200010C  ADDW	R1, R0, #12
0x65FA	0x6809    LDR	R1, [R1, #0]
0x65FC	0x430A    ORRS	R2, R1
0x65FE	0xF2000110  ADDW	R1, R0, #16
; SDIO_CmdInitStruct end address is: 0 (R0)
0x6602	0x6809    LDR	R1, [R1, #0]
0x6604	0xEA420101  ORR	R1, R2, R1, LSL #0
0x6608	0xEA430201  ORR	R2, R3, R1, LSL #0
;__Lib_SDIO.c, 613 :: 		
0x660C	0x4902    LDR	R1, [PC, #8]
0x660E	0x600A    STR	R2, [R1, #0]
;__Lib_SDIO.c, 614 :: 		
L_end_SDIO_SendCommand:
0x6610	0xB001    ADD	SP, SP, #4
0x6612	0x4770    BX	LR
0x6614	0x2C084001  	SDIO_ARG+0
0x6618	0x2C0C4001  	SDIO_CMD+0
0x661C	0xF800FFFF  	#-2048
; end of _SDIO_SendCommand
__Lib_Mmc_SDIO_CmdError:
;__Lib_Mmc_SDIO.c, 1080 :: 		
0x6634	0xB081    SUB	SP, SP, #4
0x6636	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_Mmc_SDIO.c, 1084 :: 		
; timeout start address is: 8 (R2)
0x663A	0x4A0A    LDR	R2, [PC, #40]
; timeout end address is: 8 (R2)
;__Lib_Mmc_SDIO.c, 1086 :: 		
L___Lib_Mmc_SDIO_CmdError106:
; timeout start address is: 8 (R2)
0x663C	0x2A00    CMP	R2, #0
0x663E	0xD906    BLS	L___Lib_Mmc_SDIO_CmdError419
0x6640	0xF04F0080  MOV	R0, #128
0x6644	0xF7FBFC2C  BL	_SDIO_GetFlagStatus+0
0x6648	0xB908    CBNZ	R0, L___Lib_Mmc_SDIO_CmdError418
L___Lib_Mmc_SDIO_CmdError417:
;__Lib_Mmc_SDIO.c, 1088 :: 		
0x664A	0x1E52    SUBS	R2, R2, #1
;__Lib_Mmc_SDIO.c, 1089 :: 		
0x664C	0xE7F6    B	L___Lib_Mmc_SDIO_CmdError106
;__Lib_Mmc_SDIO.c, 1086 :: 		
L___Lib_Mmc_SDIO_CmdError419:
L___Lib_Mmc_SDIO_CmdError418:
;__Lib_Mmc_SDIO.c, 1091 :: 		
0x664E	0xB90A    CBNZ	R2, L___Lib_Mmc_SDIO_CmdError110
; timeout end address is: 8 (R2)
;__Lib_Mmc_SDIO.c, 1093 :: 		
0x6650	0x2001    MOVS	R0, #1
0x6652	0xE003    B	L_end_CmdError
;__Lib_Mmc_SDIO.c, 1094 :: 		
L___Lib_Mmc_SDIO_CmdError110:
;__Lib_Mmc_SDIO.c, 1097 :: 		
0x6654	0x4804    LDR	R0, [PC, #16]
0x6656	0xF7FBFC13  BL	_SDIO_ClearFlag+0
;__Lib_Mmc_SDIO.c, 1099 :: 		
0x665A	0x2000    MOVS	R0, #0
;__Lib_Mmc_SDIO.c, 1100 :: 		
L_end_CmdError:
0x665C	0xF8DDE000  LDR	LR, [SP, #0]
0x6660	0xB001    ADD	SP, SP, #4
0x6662	0x4770    BX	LR
0x6664	0x27100000  	#10000
0x6668	0x05FF0000  	#1535
; end of __Lib_Mmc_SDIO_CmdError
_SDIO_GetFlagStatus:
;__Lib_SDIO.c, 1127 :: 		
; flag start address is: 0 (R0)
0x1EA0	0xB081    SUB	SP, SP, #4
; flag end address is: 0 (R0)
; flag start address is: 0 (R0)
;__Lib_SDIO.c, 1129 :: 		
;__Lib_SDIO.c, 1131 :: 		
0x1EA2	0x4904    LDR	R1, [PC, #16]
0x1EA4	0x6809    LDR	R1, [R1, #0]
0x1EA6	0x4001    ANDS	R1, R0
; flag end address is: 0 (R0)
0x1EA8	0xB109    CBZ	R1, L_SDIO_GetFlagStatus3
;__Lib_SDIO.c, 1133 :: 		
; bitstatus start address is: 0 (R0)
0x1EAA	0x2001    MOVS	R0, #1
;__Lib_SDIO.c, 1134 :: 		
; bitstatus end address is: 0 (R0)
0x1EAC	0xE000    B	L_SDIO_GetFlagStatus4
L_SDIO_GetFlagStatus3:
;__Lib_SDIO.c, 1137 :: 		
; bitstatus start address is: 0 (R0)
0x1EAE	0x2000    MOVS	R0, #0
; bitstatus end address is: 0 (R0)
;__Lib_SDIO.c, 1138 :: 		
L_SDIO_GetFlagStatus4:
;__Lib_SDIO.c, 1139 :: 		
; bitstatus start address is: 0 (R0)
; bitstatus end address is: 0 (R0)
;__Lib_SDIO.c, 1140 :: 		
L_end_SDIO_GetFlagStatus:
0x1EB0	0xB001    ADD	SP, SP, #4
0x1EB2	0x4770    BX	LR
0x1EB4	0x2C344001  	SDIO_STA+0
; end of _SDIO_GetFlagStatus
_SDIO_ClearFlag:
;__Lib_SDIO.c, 1165 :: 		
; flags start address is: 0 (R0)
0x1E80	0xB081    SUB	SP, SP, #4
; flags end address is: 0 (R0)
; flags start address is: 0 (R0)
;__Lib_SDIO.c, 1167 :: 		
0x1E82	0x4902    LDR	R1, [PC, #8]
0x1E84	0x6008    STR	R0, [R1, #0]
; flags end address is: 0 (R0)
;__Lib_SDIO.c, 1168 :: 		
L_end_SDIO_ClearFlag:
0x1E86	0xB001    ADD	SP, SP, #4
0x1E88	0x4770    BX	LR
0x1E8A	0xBF00    NOP
0x1E8C	0x2C384001  	SDIO_ICR+0
; end of _SDIO_ClearFlag
__Lib_Mmc_SDIO_CmdResp7Error:
;__Lib_Mmc_SDIO.c, 1114 :: 		
0x67A4	0xB082    SUB	SP, SP, #8
0x67A6	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_Mmc_SDIO.c, 1118 :: 		
; timeout start address is: 4 (R1)
0x67AA	0x4913    LDR	R1, [PC, #76]
;__Lib_Mmc_SDIO.c, 1120 :: 		
0x67AC	0x4813    LDR	R0, [PC, #76]
; status start address is: 8 (R2)
0x67AE	0x6802    LDR	R2, [R0, #0]
; timeout end address is: 4 (R1)
; status end address is: 8 (R2)
0x67B0	0x9201    STR	R2, [SP, #4]
0x67B2	0x460A    MOV	R2, R1
0x67B4	0x9901    LDR	R1, [SP, #4]
;__Lib_Mmc_SDIO.c, 1122 :: 		
L___Lib_Mmc_SDIO_CmdResp7Error111:
; status start address is: 4 (R1)
; timeout start address is: 8 (R2)
0x67B6	0xF0010045  AND	R0, R1, #69
0x67BA	0xB928    CBNZ	R0, L___Lib_Mmc_SDIO_CmdResp7Error423
0x67BC	0x2A00    CMP	R2, #0
0x67BE	0xD903    BLS	L___Lib_Mmc_SDIO_CmdResp7Error422
; status end address is: 4 (R1)
L___Lib_Mmc_SDIO_CmdResp7Error421:
;__Lib_Mmc_SDIO.c, 1124 :: 		
0x67C0	0x1E52    SUBS	R2, R2, #1
;__Lib_Mmc_SDIO.c, 1125 :: 		
0x67C2	0x480E    LDR	R0, [PC, #56]
; status start address is: 4 (R1)
0x67C4	0x6801    LDR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1126 :: 		
0x67C6	0xE7F6    B	L___Lib_Mmc_SDIO_CmdResp7Error111
;__Lib_Mmc_SDIO.c, 1122 :: 		
L___Lib_Mmc_SDIO_CmdResp7Error423:
L___Lib_Mmc_SDIO_CmdResp7Error422:
;__Lib_Mmc_SDIO.c, 1128 :: 		
0x67C8	0xB11A    CBZ	R2, L___Lib_Mmc_SDIO_CmdResp7Error425
; timeout end address is: 8 (R2)
0x67CA	0xF0010004  AND	R0, R1, #4
0x67CE	0xB900    CBNZ	R0, L___Lib_Mmc_SDIO_CmdResp7Error424
0x67D0	0xE005    B	L___Lib_Mmc_SDIO_CmdResp7Error117
; status end address is: 4 (R1)
L___Lib_Mmc_SDIO_CmdResp7Error425:
L___Lib_Mmc_SDIO_CmdResp7Error424:
;__Lib_Mmc_SDIO.c, 1132 :: 		
0x67D2	0xF04F0004  MOV	R0, #4
0x67D6	0xF7FBFB53  BL	_SDIO_ClearFlag+0
;__Lib_Mmc_SDIO.c, 1133 :: 		
0x67DA	0x2001    MOVS	R0, #1
0x67DC	0xE007    B	L_end_CmdResp7Error
;__Lib_Mmc_SDIO.c, 1134 :: 		
L___Lib_Mmc_SDIO_CmdResp7Error117:
;__Lib_Mmc_SDIO.c, 1136 :: 		
; status start address is: 4 (R1)
0x67DE	0xF0010040  AND	R0, R1, #64
; status end address is: 4 (R1)
0x67E2	0xB118    CBZ	R0, L___Lib_Mmc_SDIO_CmdResp7Error118
;__Lib_Mmc_SDIO.c, 1140 :: 		
0x67E4	0xF04F0040  MOV	R0, #64
0x67E8	0xF7FBFB4A  BL	_SDIO_ClearFlag+0
;__Lib_Mmc_SDIO.c, 1142 :: 		
L___Lib_Mmc_SDIO_CmdResp7Error118:
;__Lib_Mmc_SDIO.c, 1143 :: 		
0x67EC	0x2000    MOVS	R0, #0
;__Lib_Mmc_SDIO.c, 1144 :: 		
L_end_CmdResp7Error:
0x67EE	0xF8DDE000  LDR	LR, [SP, #0]
0x67F2	0xB002    ADD	SP, SP, #8
0x67F4	0x4770    BX	LR
0x67F6	0xBF00    NOP
0x67F8	0x27100000  	#10000
0x67FC	0x2C344001  	SDIO_STA+0
; end of __Lib_Mmc_SDIO_CmdResp7Error
__Lib_Mmc_SDIO_CmdResp1Error:
;__Lib_Mmc_SDIO.c, 1158 :: 		
; cmd start address is: 0 (R0)
0x666C	0xB082    SUB	SP, SP, #8
0x666E	0xF8CDE000  STR	LR, [SP, #0]
; cmd end address is: 0 (R0)
; cmd start address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 1163 :: 		
; timeout start address is: 8 (R2)
0x6672	0x4A47    LDR	R2, [PC, #284]
;__Lib_Mmc_SDIO.c, 1165 :: 		
0x6674	0x4947    LDR	R1, [PC, #284]
; status start address is: 12 (R3)
0x6676	0x680B    LDR	R3, [R1, #0]
; cmd end address is: 0 (R0)
; timeout end address is: 8 (R2)
; status end address is: 12 (R3)
0x6678	0x9301    STR	R3, [SP, #4]
0x667A	0x4613    MOV	R3, R2
0x667C	0xB2C2    UXTB	R2, R0
0x667E	0x9801    LDR	R0, [SP, #4]
;__Lib_Mmc_SDIO.c, 1167 :: 		
L___Lib_Mmc_SDIO_CmdResp1Error119:
; status start address is: 0 (R0)
; timeout start address is: 12 (R3)
; cmd start address is: 8 (R2)
0x6680	0xF0000145  AND	R1, R0, #69
0x6684	0xB929    CBNZ	R1, L___Lib_Mmc_SDIO_CmdResp1Error429
0x6686	0x2B00    CMP	R3, #0
0x6688	0xD903    BLS	L___Lib_Mmc_SDIO_CmdResp1Error428
; status end address is: 0 (R0)
L___Lib_Mmc_SDIO_CmdResp1Error427:
;__Lib_Mmc_SDIO.c, 1169 :: 		
0x668A	0x1E5B    SUBS	R3, R3, #1
;__Lib_Mmc_SDIO.c, 1170 :: 		
0x668C	0x4941    LDR	R1, [PC, #260]
; status start address is: 0 (R0)
0x668E	0x6808    LDR	R0, [R1, #0]
;__Lib_Mmc_SDIO.c, 1171 :: 		
0x6690	0xE7F6    B	L___Lib_Mmc_SDIO_CmdResp1Error119
;__Lib_Mmc_SDIO.c, 1167 :: 		
L___Lib_Mmc_SDIO_CmdResp1Error429:
L___Lib_Mmc_SDIO_CmdResp1Error428:
;__Lib_Mmc_SDIO.c, 1173 :: 		
0x6692	0xF0000104  AND	R1, R0, #4
0x6696	0xB909    CBNZ	R1, L___Lib_Mmc_SDIO_CmdResp1Error431
0x6698	0xB103    CBZ	R3, L___Lib_Mmc_SDIO_CmdResp1Error430
; timeout end address is: 12 (R3)
0x669A	0xE005    B	L___Lib_Mmc_SDIO_CmdResp1Error125
; cmd end address is: 8 (R2)
; status end address is: 0 (R0)
L___Lib_Mmc_SDIO_CmdResp1Error431:
L___Lib_Mmc_SDIO_CmdResp1Error430:
;__Lib_Mmc_SDIO.c, 1176 :: 		
0x669C	0xF04F0004  MOV	R0, #4
0x66A0	0xF7FBFBEE  BL	_SDIO_ClearFlag+0
;__Lib_Mmc_SDIO.c, 1177 :: 		
0x66A4	0x2001    MOVS	R0, #1
0x66A6	0xE06F    B	L_end_CmdResp1Error
;__Lib_Mmc_SDIO.c, 1178 :: 		
L___Lib_Mmc_SDIO_CmdResp1Error125:
;__Lib_Mmc_SDIO.c, 1179 :: 		
; status start address is: 0 (R0)
; cmd start address is: 8 (R2)
0x66A8	0xF0000101  AND	R1, R0, #1
; status end address is: 0 (R0)
0x66AC	0xB129    CBZ	R1, L___Lib_Mmc_SDIO_CmdResp1Error127
; cmd end address is: 8 (R2)
;__Lib_Mmc_SDIO.c, 1182 :: 		
0x66AE	0xF04F0001  MOV	R0, #1
0x66B2	0xF7FBFBE5  BL	_SDIO_ClearFlag+0
;__Lib_Mmc_SDIO.c, 1183 :: 		
0x66B6	0x2001    MOVS	R0, #1
0x66B8	0xE066    B	L_end_CmdResp1Error
;__Lib_Mmc_SDIO.c, 1184 :: 		
L___Lib_Mmc_SDIO_CmdResp1Error127:
;__Lib_Mmc_SDIO.c, 1187 :: 		
; cmd start address is: 8 (R2)
0x66BA	0xF7FBFBE9  BL	_SDIO_GetCommandResponse+0
0x66BE	0x4290    CMP	R0, R2
0x66C0	0xD001    BEQ	L___Lib_Mmc_SDIO_CmdResp1Error128
; cmd end address is: 8 (R2)
;__Lib_Mmc_SDIO.c, 1190 :: 		
0x66C2	0x2001    MOVS	R0, #1
0x66C4	0xE060    B	L_end_CmdResp1Error
;__Lib_Mmc_SDIO.c, 1191 :: 		
L___Lib_Mmc_SDIO_CmdResp1Error128:
;__Lib_Mmc_SDIO.c, 1194 :: 		
0x66C6	0x4834    LDR	R0, [PC, #208]
0x66C8	0xF7FBFBDA  BL	_SDIO_ClearFlag+0
;__Lib_Mmc_SDIO.c, 1197 :: 		
0x66CC	0x4933    LDR	R1, [PC, #204]
; response_r1 start address is: 0 (R0)
0x66CE	0x6808    LDR	R0, [R1, #0]
;__Lib_Mmc_SDIO.c, 1199 :: 		
0x66D0	0x4933    LDR	R1, [PC, #204]
0x66D2	0xEA000101  AND	R1, R0, R1, LSL #0
0x66D6	0xB909    CBNZ	R1, L___Lib_Mmc_SDIO_CmdResp1Error129
; response_r1 end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 1201 :: 		
0x66D8	0x2000    MOVS	R0, #0
0x66DA	0xE055    B	L_end_CmdResp1Error
;__Lib_Mmc_SDIO.c, 1202 :: 		
L___Lib_Mmc_SDIO_CmdResp1Error129:
;__Lib_Mmc_SDIO.c, 1204 :: 		
; response_r1 start address is: 0 (R0)
0x66DC	0xF0004100  AND	R1, R0, #-2147483648
0x66E0	0xB109    CBZ	R1, L___Lib_Mmc_SDIO_CmdResp1Error130
; response_r1 end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 1206 :: 		
0x66E2	0x2001    MOVS	R0, #1
0x66E4	0xE050    B	L_end_CmdResp1Error
;__Lib_Mmc_SDIO.c, 1207 :: 		
L___Lib_Mmc_SDIO_CmdResp1Error130:
;__Lib_Mmc_SDIO.c, 1209 :: 		
; response_r1 start address is: 0 (R0)
0x66E6	0xF0004180  AND	R1, R0, #1073741824
0x66EA	0xB109    CBZ	R1, L___Lib_Mmc_SDIO_CmdResp1Error131
; response_r1 end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 1211 :: 		
0x66EC	0x2001    MOVS	R0, #1
0x66EE	0xE04B    B	L_end_CmdResp1Error
;__Lib_Mmc_SDIO.c, 1212 :: 		
L___Lib_Mmc_SDIO_CmdResp1Error131:
;__Lib_Mmc_SDIO.c, 1214 :: 		
; response_r1 start address is: 0 (R0)
0x66F0	0xF0005100  AND	R1, R0, #536870912
0x66F4	0xB109    CBZ	R1, L___Lib_Mmc_SDIO_CmdResp1Error132
; response_r1 end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 1216 :: 		
0x66F6	0x2001    MOVS	R0, #1
0x66F8	0xE046    B	L_end_CmdResp1Error
;__Lib_Mmc_SDIO.c, 1217 :: 		
L___Lib_Mmc_SDIO_CmdResp1Error132:
;__Lib_Mmc_SDIO.c, 1219 :: 		
; response_r1 start address is: 0 (R0)
0x66FA	0xF0005180  AND	R1, R0, #268435456
0x66FE	0xB109    CBZ	R1, L___Lib_Mmc_SDIO_CmdResp1Error133
; response_r1 end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 1221 :: 		
0x6700	0x2001    MOVS	R0, #1
0x6702	0xE041    B	L_end_CmdResp1Error
;__Lib_Mmc_SDIO.c, 1222 :: 		
L___Lib_Mmc_SDIO_CmdResp1Error133:
;__Lib_Mmc_SDIO.c, 1224 :: 		
; response_r1 start address is: 0 (R0)
0x6704	0xF0006100  AND	R1, R0, #134217728
0x6708	0xB109    CBZ	R1, L___Lib_Mmc_SDIO_CmdResp1Error134
; response_r1 end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 1226 :: 		
0x670A	0x2001    MOVS	R0, #1
0x670C	0xE03C    B	L_end_CmdResp1Error
;__Lib_Mmc_SDIO.c, 1227 :: 		
L___Lib_Mmc_SDIO_CmdResp1Error134:
;__Lib_Mmc_SDIO.c, 1229 :: 		
; response_r1 start address is: 0 (R0)
0x670E	0xF0006180  AND	R1, R0, #67108864
0x6712	0xB109    CBZ	R1, L___Lib_Mmc_SDIO_CmdResp1Error135
; response_r1 end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 1231 :: 		
0x6714	0x2001    MOVS	R0, #1
0x6716	0xE037    B	L_end_CmdResp1Error
;__Lib_Mmc_SDIO.c, 1232 :: 		
L___Lib_Mmc_SDIO_CmdResp1Error135:
;__Lib_Mmc_SDIO.c, 1234 :: 		
; response_r1 start address is: 0 (R0)
0x6718	0xF0007180  AND	R1, R0, #16777216
0x671C	0xB109    CBZ	R1, L___Lib_Mmc_SDIO_CmdResp1Error136
; response_r1 end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 1236 :: 		
0x671E	0x2001    MOVS	R0, #1
0x6720	0xE032    B	L_end_CmdResp1Error
;__Lib_Mmc_SDIO.c, 1237 :: 		
L___Lib_Mmc_SDIO_CmdResp1Error136:
;__Lib_Mmc_SDIO.c, 1239 :: 		
; response_r1 start address is: 0 (R0)
0x6722	0xF4000100  AND	R1, R0, #8388608
0x6726	0xB109    CBZ	R1, L___Lib_Mmc_SDIO_CmdResp1Error137
; response_r1 end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 1241 :: 		
0x6728	0x2001    MOVS	R0, #1
0x672A	0xE02D    B	L_end_CmdResp1Error
;__Lib_Mmc_SDIO.c, 1242 :: 		
L___Lib_Mmc_SDIO_CmdResp1Error137:
;__Lib_Mmc_SDIO.c, 1244 :: 		
; response_r1 start address is: 0 (R0)
0x672C	0xF4000180  AND	R1, R0, #4194304
0x6730	0xB109    CBZ	R1, L___Lib_Mmc_SDIO_CmdResp1Error138
; response_r1 end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 1246 :: 		
0x6732	0x2001    MOVS	R0, #1
0x6734	0xE028    B	L_end_CmdResp1Error
;__Lib_Mmc_SDIO.c, 1247 :: 		
L___Lib_Mmc_SDIO_CmdResp1Error138:
;__Lib_Mmc_SDIO.c, 1249 :: 		
; response_r1 start address is: 0 (R0)
0x6736	0xF4001100  AND	R1, R0, #2097152
0x673A	0xB109    CBZ	R1, L___Lib_Mmc_SDIO_CmdResp1Error139
; response_r1 end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 1251 :: 		
0x673C	0x2001    MOVS	R0, #1
0x673E	0xE023    B	L_end_CmdResp1Error
;__Lib_Mmc_SDIO.c, 1252 :: 		
L___Lib_Mmc_SDIO_CmdResp1Error139:
;__Lib_Mmc_SDIO.c, 1254 :: 		
; response_r1 start address is: 0 (R0)
0x6740	0xF4001180  AND	R1, R0, #1048576
0x6744	0xB109    CBZ	R1, L___Lib_Mmc_SDIO_CmdResp1Error140
; response_r1 end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 1256 :: 		
0x6746	0x2001    MOVS	R0, #1
0x6748	0xE01E    B	L_end_CmdResp1Error
;__Lib_Mmc_SDIO.c, 1257 :: 		
L___Lib_Mmc_SDIO_CmdResp1Error140:
;__Lib_Mmc_SDIO.c, 1259 :: 		
; response_r1 start address is: 0 (R0)
0x674A	0xF4002100  AND	R1, R0, #524288
0x674E	0xB109    CBZ	R1, L___Lib_Mmc_SDIO_CmdResp1Error141
; response_r1 end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 1261 :: 		
0x6750	0x2001    MOVS	R0, #1
0x6752	0xE019    B	L_end_CmdResp1Error
;__Lib_Mmc_SDIO.c, 1262 :: 		
L___Lib_Mmc_SDIO_CmdResp1Error141:
;__Lib_Mmc_SDIO.c, 1264 :: 		
; response_r1 start address is: 0 (R0)
0x6754	0xF4002180  AND	R1, R0, #262144
0x6758	0xB109    CBZ	R1, L___Lib_Mmc_SDIO_CmdResp1Error142
; response_r1 end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 1266 :: 		
0x675A	0x2001    MOVS	R0, #1
0x675C	0xE014    B	L_end_CmdResp1Error
;__Lib_Mmc_SDIO.c, 1267 :: 		
L___Lib_Mmc_SDIO_CmdResp1Error142:
;__Lib_Mmc_SDIO.c, 1269 :: 		
; response_r1 start address is: 0 (R0)
0x675E	0xF4003100  AND	R1, R0, #131072
0x6762	0xB109    CBZ	R1, L___Lib_Mmc_SDIO_CmdResp1Error143
; response_r1 end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 1271 :: 		
0x6764	0x2001    MOVS	R0, #1
0x6766	0xE00F    B	L_end_CmdResp1Error
;__Lib_Mmc_SDIO.c, 1272 :: 		
L___Lib_Mmc_SDIO_CmdResp1Error143:
;__Lib_Mmc_SDIO.c, 1274 :: 		
; response_r1 start address is: 0 (R0)
0x6768	0xF4003180  AND	R1, R0, #65536
0x676C	0xB109    CBZ	R1, L___Lib_Mmc_SDIO_CmdResp1Error144
; response_r1 end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 1276 :: 		
0x676E	0x2001    MOVS	R0, #1
0x6770	0xE00A    B	L_end_CmdResp1Error
;__Lib_Mmc_SDIO.c, 1277 :: 		
L___Lib_Mmc_SDIO_CmdResp1Error144:
;__Lib_Mmc_SDIO.c, 1284 :: 		
; response_r1 start address is: 0 (R0)
0x6772	0xF4004180  AND	R1, R0, #16384
0x6776	0xB109    CBZ	R1, L___Lib_Mmc_SDIO_CmdResp1Error145
; response_r1 end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 1286 :: 		
0x6778	0x2001    MOVS	R0, #1
0x677A	0xE005    B	L_end_CmdResp1Error
;__Lib_Mmc_SDIO.c, 1287 :: 		
L___Lib_Mmc_SDIO_CmdResp1Error145:
;__Lib_Mmc_SDIO.c, 1294 :: 		
; response_r1 start address is: 0 (R0)
0x677C	0xF0000108  AND	R1, R0, #8
; response_r1 end address is: 0 (R0)
0x6780	0xB109    CBZ	R1, L___Lib_Mmc_SDIO_CmdResp1Error146
;__Lib_Mmc_SDIO.c, 1296 :: 		
0x6782	0x2001    MOVS	R0, #1
0x6784	0xE000    B	L_end_CmdResp1Error
;__Lib_Mmc_SDIO.c, 1297 :: 		
L___Lib_Mmc_SDIO_CmdResp1Error146:
;__Lib_Mmc_SDIO.c, 1298 :: 		
0x6786	0x2000    MOVS	R0, #0
;__Lib_Mmc_SDIO.c, 1299 :: 		
L_end_CmdResp1Error:
0x6788	0xF8DDE000  LDR	LR, [SP, #0]
0x678C	0xB002    ADD	SP, SP, #8
0x678E	0x4770    BX	LR
0x6790	0x27100000  	#10000
0x6794	0x2C344001  	SDIO_STA+0
0x6798	0x05FF0000  	#1535
0x679C	0x2C144001  	SDIO_RESP1+0
0x67A0	0xE008FDFF  	#-33562616
; end of __Lib_Mmc_SDIO_CmdResp1Error
_SDIO_GetCommandResponse:
;__Lib_SDIO.c, 644 :: 		
0x1E90	0xB081    SUB	SP, SP, #4
;__Lib_SDIO.c, 645 :: 		
0x1E92	0x4802    LDR	R0, [PC, #8]
0x1E94	0x6800    LDR	R0, [R0, #0]
;__Lib_SDIO.c, 646 :: 		
L_end_SDIO_GetCommandResponse:
0x1E96	0xB001    ADD	SP, SP, #4
0x1E98	0x4770    BX	LR
0x1E9A	0xBF00    NOP
0x1E9C	0x2C104001  	SDIO_RESPCMD+0
; end of _SDIO_GetCommandResponse
__Lib_Mmc_SDIO_CmdResp3Error:
;__Lib_Mmc_SDIO.c, 1313 :: 		
0x62C0	0xB082    SUB	SP, SP, #8
0x62C2	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_Mmc_SDIO.c, 1317 :: 		
; timeout start address is: 4 (R1)
0x62C6	0x4911    LDR	R1, [PC, #68]
;__Lib_Mmc_SDIO.c, 1319 :: 		
0x62C8	0x4811    LDR	R0, [PC, #68]
; status start address is: 8 (R2)
0x62CA	0x6802    LDR	R2, [R0, #0]
; timeout end address is: 4 (R1)
; status end address is: 8 (R2)
0x62CC	0x9201    STR	R2, [SP, #4]
0x62CE	0x460A    MOV	R2, R1
0x62D0	0x9901    LDR	R1, [SP, #4]
;__Lib_Mmc_SDIO.c, 1321 :: 		
L___Lib_Mmc_SDIO_CmdResp3Error147:
; status start address is: 4 (R1)
; timeout start address is: 8 (R2)
0x62D2	0xF0010045  AND	R0, R1, #69
0x62D6	0xB928    CBNZ	R0, L___Lib_Mmc_SDIO_CmdResp3Error435
0x62D8	0x2A00    CMP	R2, #0
0x62DA	0xD903    BLS	L___Lib_Mmc_SDIO_CmdResp3Error434
; status end address is: 4 (R1)
L___Lib_Mmc_SDIO_CmdResp3Error433:
;__Lib_Mmc_SDIO.c, 1323 :: 		
0x62DC	0x1E52    SUBS	R2, R2, #1
;__Lib_Mmc_SDIO.c, 1324 :: 		
0x62DE	0x480C    LDR	R0, [PC, #48]
; status start address is: 4 (R1)
0x62E0	0x6801    LDR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1325 :: 		
0x62E2	0xE7F6    B	L___Lib_Mmc_SDIO_CmdResp3Error147
;__Lib_Mmc_SDIO.c, 1321 :: 		
L___Lib_Mmc_SDIO_CmdResp3Error435:
L___Lib_Mmc_SDIO_CmdResp3Error434:
;__Lib_Mmc_SDIO.c, 1327 :: 		
0x62E4	0xB11A    CBZ	R2, L___Lib_Mmc_SDIO_CmdResp3Error437
; timeout end address is: 8 (R2)
0x62E6	0xF0010004  AND	R0, R1, #4
; status end address is: 4 (R1)
0x62EA	0xB900    CBNZ	R0, L___Lib_Mmc_SDIO_CmdResp3Error436
0x62EC	0xE005    B	L___Lib_Mmc_SDIO_CmdResp3Error153
L___Lib_Mmc_SDIO_CmdResp3Error437:
L___Lib_Mmc_SDIO_CmdResp3Error436:
;__Lib_Mmc_SDIO.c, 1330 :: 		
0x62EE	0xF04F0004  MOV	R0, #4
0x62F2	0xF7FBFDC5  BL	_SDIO_ClearFlag+0
;__Lib_Mmc_SDIO.c, 1331 :: 		
0x62F6	0x2001    MOVS	R0, #1
0x62F8	0xE003    B	L_end_CmdResp3Error
;__Lib_Mmc_SDIO.c, 1332 :: 		
L___Lib_Mmc_SDIO_CmdResp3Error153:
;__Lib_Mmc_SDIO.c, 1334 :: 		
0x62FA	0x4806    LDR	R0, [PC, #24]
0x62FC	0xF7FBFDC0  BL	_SDIO_ClearFlag+0
;__Lib_Mmc_SDIO.c, 1335 :: 		
0x6300	0x2000    MOVS	R0, #0
;__Lib_Mmc_SDIO.c, 1336 :: 		
L_end_CmdResp3Error:
0x6302	0xF8DDE000  LDR	LR, [SP, #0]
0x6306	0xB002    ADD	SP, SP, #8
0x6308	0x4770    BX	LR
0x630A	0xBF00    NOP
0x630C	0x27100000  	#10000
0x6310	0x2C344001  	SDIO_STA+0
0x6314	0x05FF0000  	#1535
; end of __Lib_Mmc_SDIO_CmdResp3Error
__Lib_Mmc_SDIO_SD_InitializeCards:
;__Lib_Mmc_SDIO.c, 1631 :: 		
0x9BBC	0xB082    SUB	SP, SP, #8
0x9BBE	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_Mmc_SDIO.c, 1632 :: 		
;__Lib_Mmc_SDIO.c, 1633 :: 		
0x9BC2	0xF2400001  MOVW	R0, #1
0x9BC6	0xF8AD0004  STRH	R0, [SP, #4]
;__Lib_Mmc_SDIO.c, 1635 :: 		
0x9BCA	0xF7FCFBA5  BL	_SDIO_GetPowerState+0
0x9BCE	0xB908    CBNZ	R0, L___Lib_Mmc_SDIO_SD_InitializeCards191
;__Lib_Mmc_SDIO.c, 1637 :: 		
0x9BD0	0x2001    MOVS	R0, #1
0x9BD2	0xE094    B	L_end_SD_InitializeCards
;__Lib_Mmc_SDIO.c, 1638 :: 		
L___Lib_Mmc_SDIO_SD_InitializeCards191:
;__Lib_Mmc_SDIO.c, 1640 :: 		
0x9BD4	0x484C    LDR	R0, [PC, #304]
0x9BD6	0x6800    LDR	R0, [R0, #0]
0x9BD8	0x2804    CMP	R0, #4
0x9BDA	0xD02C    BEQ	L___Lib_Mmc_SDIO_SD_InitializeCards192
;__Lib_Mmc_SDIO.c, 1643 :: 		
0x9BDC	0x2100    MOVS	R1, #0
0x9BDE	0x484B    LDR	R0, [PC, #300]
0x9BE0	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1644 :: 		
0x9BE2	0x2102    MOVS	R1, #2
0x9BE4	0x484A    LDR	R0, [PC, #296]
0x9BE6	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1645 :: 		
0x9BE8	0xF04F01C0  MOV	R1, #192
0x9BEC	0x4849    LDR	R0, [PC, #292]
0x9BEE	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1646 :: 		
0x9BF0	0xF04F0100  MOV	R1, #0
0x9BF4	0x4848    LDR	R0, [PC, #288]
0x9BF6	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1647 :: 		
0x9BF8	0xF44F6180  MOV	R1, #1024
0x9BFC	0x4847    LDR	R0, [PC, #284]
0x9BFE	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1648 :: 		
0x9C00	0x4842    LDR	R0, [PC, #264]
0x9C02	0xF7FCFCE9  BL	_SDIO_SendCommand+0
;__Lib_Mmc_SDIO.c, 1650 :: 		
0x9C06	0xF7FCFBEB  BL	__Lib_Mmc_SDIO_CmdResp2Error+0
0x9C0A	0x2801    CMP	R0, #1
0x9C0C	0xD101    BNE	L___Lib_Mmc_SDIO_SD_InitializeCards193
;__Lib_Mmc_SDIO.c, 1652 :: 		
0x9C0E	0x2001    MOVS	R0, #1
0x9C10	0xE075    B	L_end_SD_InitializeCards
;__Lib_Mmc_SDIO.c, 1653 :: 		
L___Lib_Mmc_SDIO_SD_InitializeCards193:
;__Lib_Mmc_SDIO.c, 1655 :: 		
0x9C12	0x4843    LDR	R0, [PC, #268]
0x9C14	0x6801    LDR	R1, [R0, #0]
0x9C16	0x4843    LDR	R0, [PC, #268]
0x9C18	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1656 :: 		
0x9C1A	0x4843    LDR	R0, [PC, #268]
0x9C1C	0x6801    LDR	R1, [R0, #0]
0x9C1E	0x4843    LDR	R0, [PC, #268]
0x9C20	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1657 :: 		
0x9C22	0x4843    LDR	R0, [PC, #268]
0x9C24	0x6801    LDR	R1, [R0, #0]
0x9C26	0x4843    LDR	R0, [PC, #268]
0x9C28	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1658 :: 		
0x9C2A	0x4843    LDR	R0, [PC, #268]
0x9C2C	0x6800    LDR	R0, [R0, #0]
0x9C2E	0xF0400101  ORR	R1, R0, #1
0x9C32	0x4842    LDR	R0, [PC, #264]
0x9C34	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1659 :: 		
L___Lib_Mmc_SDIO_SD_InitializeCards192:
;__Lib_Mmc_SDIO.c, 1660 :: 		
0x9C36	0x4834    LDR	R0, [PC, #208]
0x9C38	0x6800    LDR	R0, [R0, #0]
0x9C3A	0xB160    CBZ	R0, L___Lib_Mmc_SDIO_SD_InitializeCards458
0x9C3C	0x4832    LDR	R0, [PC, #200]
0x9C3E	0x6800    LDR	R0, [R0, #0]
0x9C40	0x2801    CMP	R0, #1
0x9C42	0xD008    BEQ	L___Lib_Mmc_SDIO_SD_InitializeCards457
;__Lib_Mmc_SDIO.c, 1661 :: 		
0x9C44	0x4830    LDR	R0, [PC, #192]
0x9C46	0x6800    LDR	R0, [R0, #0]
0x9C48	0x2806    CMP	R0, #6
0x9C4A	0xD004    BEQ	L___Lib_Mmc_SDIO_SD_InitializeCards456
0x9C4C	0x482E    LDR	R0, [PC, #184]
0x9C4E	0x6800    LDR	R0, [R0, #0]
0x9C50	0x2802    CMP	R0, #2
0x9C52	0xD000    BEQ	L___Lib_Mmc_SDIO_SD_InitializeCards455
0x9C54	0xE01C    B	L___Lib_Mmc_SDIO_SD_InitializeCards196
;__Lib_Mmc_SDIO.c, 1660 :: 		
L___Lib_Mmc_SDIO_SD_InitializeCards458:
L___Lib_Mmc_SDIO_SD_InitializeCards457:
;__Lib_Mmc_SDIO.c, 1661 :: 		
L___Lib_Mmc_SDIO_SD_InitializeCards456:
L___Lib_Mmc_SDIO_SD_InitializeCards455:
;__Lib_Mmc_SDIO.c, 1665 :: 		
0x9C56	0x2100    MOVS	R1, #0
0x9C58	0x482C    LDR	R0, [PC, #176]
0x9C5A	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1666 :: 		
0x9C5C	0x2103    MOVS	R1, #3
0x9C5E	0x482C    LDR	R0, [PC, #176]
0x9C60	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1667 :: 		
0x9C62	0xF04F0140  MOV	R1, #64
0x9C66	0x482B    LDR	R0, [PC, #172]
0x9C68	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1668 :: 		
0x9C6A	0xF04F0100  MOV	R1, #0
0x9C6E	0x482A    LDR	R0, [PC, #168]
0x9C70	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1669 :: 		
0x9C72	0xF44F6180  MOV	R1, #1024
0x9C76	0x4829    LDR	R0, [PC, #164]
0x9C78	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1670 :: 		
0x9C7A	0x4824    LDR	R0, [PC, #144]
0x9C7C	0xF7FCFCAC  BL	_SDIO_SendCommand+0
;__Lib_Mmc_SDIO.c, 1672 :: 		
0x9C80	0xA801    ADD	R0, SP, #4
0x9C82	0x4601    MOV	R1, R0
0x9C84	0x2003    MOVS	R0, #3
0x9C86	0xF7FCFB51  BL	__Lib_Mmc_SDIO_CmdResp6Error+0
0x9C8A	0xB108    CBZ	R0, L___Lib_Mmc_SDIO_SD_InitializeCards197
;__Lib_Mmc_SDIO.c, 1674 :: 		
0x9C8C	0x2001    MOVS	R0, #1
0x9C8E	0xE036    B	L_end_SD_InitializeCards
;__Lib_Mmc_SDIO.c, 1675 :: 		
L___Lib_Mmc_SDIO_SD_InitializeCards197:
;__Lib_Mmc_SDIO.c, 1676 :: 		
L___Lib_Mmc_SDIO_SD_InitializeCards196:
;__Lib_Mmc_SDIO.c, 1677 :: 		
0x9C90	0x481D    LDR	R0, [PC, #116]
0x9C92	0x6800    LDR	R0, [R0, #0]
0x9C94	0x2804    CMP	R0, #4
0x9C96	0xD031    BEQ	L___Lib_Mmc_SDIO_SD_InitializeCards198
;__Lib_Mmc_SDIO.c, 1679 :: 		
0x9C98	0xF8BD1004  LDRH	R1, [SP, #4]
0x9C9C	0x4828    LDR	R0, [PC, #160]
0x9C9E	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1682 :: 		
0x9CA0	0xF8BD0004  LDRH	R0, [SP, #4]
0x9CA4	0x0401    LSLS	R1, R0, #16
0x9CA6	0x4819    LDR	R0, [PC, #100]
0x9CA8	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1683 :: 		
0x9CAA	0x2109    MOVS	R1, #9
0x9CAC	0x4818    LDR	R0, [PC, #96]
0x9CAE	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1684 :: 		
0x9CB0	0xF04F01C0  MOV	R1, #192
0x9CB4	0x4817    LDR	R0, [PC, #92]
0x9CB6	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1685 :: 		
0x9CB8	0xF04F0100  MOV	R1, #0
0x9CBC	0x4816    LDR	R0, [PC, #88]
0x9CBE	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1686 :: 		
0x9CC0	0xF44F6180  MOV	R1, #1024
0x9CC4	0x4815    LDR	R0, [PC, #84]
0x9CC6	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1687 :: 		
0x9CC8	0x4810    LDR	R0, [PC, #64]
0x9CCA	0xF7FCFC85  BL	_SDIO_SendCommand+0
;__Lib_Mmc_SDIO.c, 1689 :: 		
0x9CCE	0xF7FCFB87  BL	__Lib_Mmc_SDIO_CmdResp2Error+0
0x9CD2	0xB108    CBZ	R0, L___Lib_Mmc_SDIO_SD_InitializeCards199
;__Lib_Mmc_SDIO.c, 1691 :: 		
0x9CD4	0x2001    MOVS	R0, #1
0x9CD6	0xE012    B	L_end_SD_InitializeCards
;__Lib_Mmc_SDIO.c, 1692 :: 		
L___Lib_Mmc_SDIO_SD_InitializeCards199:
;__Lib_Mmc_SDIO.c, 1694 :: 		
0x9CD8	0x4811    LDR	R0, [PC, #68]
0x9CDA	0x6801    LDR	R1, [R0, #0]
0x9CDC	0x4819    LDR	R0, [PC, #100]
0x9CDE	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1695 :: 		
0x9CE0	0x4811    LDR	R0, [PC, #68]
0x9CE2	0x6801    LDR	R1, [R0, #0]
0x9CE4	0x4818    LDR	R0, [PC, #96]
0x9CE6	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1696 :: 		
0x9CE8	0x4811    LDR	R0, [PC, #68]
0x9CEA	0x6801    LDR	R1, [R0, #0]
0x9CEC	0x4817    LDR	R0, [PC, #92]
0x9CEE	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1697 :: 		
0x9CF0	0x4811    LDR	R0, [PC, #68]
0x9CF2	0x6800    LDR	R0, [R0, #0]
0x9CF4	0xF0400101  ORR	R1, R0, #1
0x9CF8	0x4815    LDR	R0, [PC, #84]
0x9CFA	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1698 :: 		
L___Lib_Mmc_SDIO_SD_InitializeCards198:
;__Lib_Mmc_SDIO.c, 1700 :: 		
0x9CFC	0x2000    MOVS	R0, #0
;__Lib_Mmc_SDIO.c, 1701 :: 		
L_end_SD_InitializeCards:
0x9CFE	0xF8DDE000  LDR	LR, [SP, #0]
0x9D02	0xB002    ADD	SP, SP, #8
0x9D04	0x4770    BX	LR
0x9D06	0xBF00    NOP
0x9D08	0x78802000  	__Lib_Mmc_SDIO_CardTypeSdio+0
0x9D0C	0xC9F82000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+0
0x9D10	0xC9FC2000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+4
0x9D14	0xCA002000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+8
0x9D18	0xCA042000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+12
0x9D1C	0xCA082000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+16
0x9D20	0x2C144001  	SDIO_RESP1+0
0x9D24	0xCA282000  	__Lib_Mmc_SDIO_CID_TabSdio+0
0x9D28	0x2C184001  	SDIO_RESP2+0
0x9D2C	0xCA2C2000  	__Lib_Mmc_SDIO_CID_TabSdio+4
0x9D30	0x2C1C4001  	SDIO_RESP3+0
0x9D34	0xCA302000  	__Lib_Mmc_SDIO_CID_TabSdio+8
0x9D38	0x2C204001  	SDIO_RESP4+0
0x9D3C	0xCA342000  	__Lib_Mmc_SDIO_CID_TabSdio+12
0x9D40	0x787C2000  	__Lib_Mmc_SDIO_RCA+0
0x9D44	0xC9E42000  	__Lib_Mmc_SDIO_CSD_TabSdio+0
0x9D48	0xC9E82000  	__Lib_Mmc_SDIO_CSD_TabSdio+4
0x9D4C	0xC9EC2000  	__Lib_Mmc_SDIO_CSD_TabSdio+8
0x9D50	0xC9F02000  	__Lib_Mmc_SDIO_CSD_TabSdio+12
; end of __Lib_Mmc_SDIO_SD_InitializeCards
_SDIO_GetPowerState:
;__Lib_SDIO.c, 560 :: 		
0x6318	0xB081    SUB	SP, SP, #4
;__Lib_SDIO.c, 561 :: 		
0x631A	0x4803    LDR	R0, [PC, #12]
0x631C	0x6800    LDR	R0, [R0, #0]
0x631E	0xF0000003  AND	R0, R0, #3
;__Lib_SDIO.c, 562 :: 		
L_end_SDIO_GetPowerState:
0x6322	0xB001    ADD	SP, SP, #4
0x6324	0x4770    BX	LR
0x6326	0xBF00    NOP
0x6328	0x2C004001  	SDIO_POWER+0
; end of _SDIO_GetPowerState
__Lib_Mmc_SDIO_CmdResp2Error:
;__Lib_Mmc_SDIO.c, 1350 :: 		
0x63E0	0xB082    SUB	SP, SP, #8
0x63E2	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_Mmc_SDIO.c, 1352 :: 		
; errorstatus start address is: 8 (R2)
0x63E6	0x2200    MOVS	R2, #0
;__Lib_Mmc_SDIO.c, 1353 :: 		
; timeout start address is: 4 (R1)
0x63E8	0x4916    LDR	R1, [PC, #88]
;__Lib_Mmc_SDIO.c, 1356 :: 		
0x63EA	0x4817    LDR	R0, [PC, #92]
; status start address is: 12 (R3)
0x63EC	0x6803    LDR	R3, [R0, #0]
; timeout end address is: 4 (R1)
; status end address is: 12 (R3)
; errorstatus end address is: 8 (R2)
0x63EE	0x9301    STR	R3, [SP, #4]
0x63F0	0x460B    MOV	R3, R1
0x63F2	0x9901    LDR	R1, [SP, #4]
;__Lib_Mmc_SDIO.c, 1358 :: 		
L___Lib_Mmc_SDIO_CmdResp2Error154:
; status start address is: 4 (R1)
; timeout start address is: 12 (R3)
; errorstatus start address is: 8 (R2)
0x63F4	0xF0010045  AND	R0, R1, #69
0x63F8	0xB928    CBNZ	R0, L___Lib_Mmc_SDIO_CmdResp2Error441
0x63FA	0x2B00    CMP	R3, #0
0x63FC	0xD903    BLS	L___Lib_Mmc_SDIO_CmdResp2Error440
; status end address is: 4 (R1)
L___Lib_Mmc_SDIO_CmdResp2Error439:
;__Lib_Mmc_SDIO.c, 1360 :: 		
0x63FE	0x1E5B    SUBS	R3, R3, #1
;__Lib_Mmc_SDIO.c, 1361 :: 		
0x6400	0x4811    LDR	R0, [PC, #68]
; status start address is: 4 (R1)
0x6402	0x6801    LDR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 1362 :: 		
0x6404	0xE7F6    B	L___Lib_Mmc_SDIO_CmdResp2Error154
;__Lib_Mmc_SDIO.c, 1358 :: 		
L___Lib_Mmc_SDIO_CmdResp2Error441:
L___Lib_Mmc_SDIO_CmdResp2Error440:
;__Lib_Mmc_SDIO.c, 1364 :: 		
0x6406	0xB11B    CBZ	R3, L___Lib_Mmc_SDIO_CmdResp2Error443
; timeout end address is: 12 (R3)
0x6408	0xF0010004  AND	R0, R1, #4
0x640C	0xB900    CBNZ	R0, L___Lib_Mmc_SDIO_CmdResp2Error442
0x640E	0xE006    B	L___Lib_Mmc_SDIO_CmdResp2Error160
; status end address is: 4 (R1)
; errorstatus end address is: 8 (R2)
L___Lib_Mmc_SDIO_CmdResp2Error443:
L___Lib_Mmc_SDIO_CmdResp2Error442:
;__Lib_Mmc_SDIO.c, 1366 :: 		
; errorstatus start address is: 8 (R2)
0x6410	0x2201    MOVS	R2, #1
;__Lib_Mmc_SDIO.c, 1367 :: 		
0x6412	0xF04F0004  MOV	R0, #4
0x6416	0xF7FBFD33  BL	_SDIO_ClearFlag+0
;__Lib_Mmc_SDIO.c, 1368 :: 		
0x641A	0xB2D0    UXTB	R0, R2
; errorstatus end address is: 8 (R2)
0x641C	0xE00D    B	L_end_CmdResp2Error
;__Lib_Mmc_SDIO.c, 1369 :: 		
L___Lib_Mmc_SDIO_CmdResp2Error160:
;__Lib_Mmc_SDIO.c, 1370 :: 		
; errorstatus start address is: 8 (R2)
; status start address is: 4 (R1)
0x641E	0xF0010001  AND	R0, R1, #1
; status end address is: 4 (R1)
0x6422	0xB130    CBZ	R0, L___Lib_Mmc_SDIO_CmdResp2Error162
;__Lib_Mmc_SDIO.c, 1372 :: 		
0x6424	0x2201    MOVS	R2, #1
;__Lib_Mmc_SDIO.c, 1373 :: 		
0x6426	0xF04F0001  MOV	R0, #1
0x642A	0xF7FBFD29  BL	_SDIO_ClearFlag+0
;__Lib_Mmc_SDIO.c, 1374 :: 		
0x642E	0xB2D0    UXTB	R0, R2
; errorstatus end address is: 8 (R2)
0x6430	0xE003    B	L_end_CmdResp2Error
;__Lib_Mmc_SDIO.c, 1375 :: 		
L___Lib_Mmc_SDIO_CmdResp2Error162:
;__Lib_Mmc_SDIO.c, 1378 :: 		
; errorstatus start address is: 8 (R2)
0x6432	0x4806    LDR	R0, [PC, #24]
0x6434	0xF7FBFD24  BL	_SDIO_ClearFlag+0
;__Lib_Mmc_SDIO.c, 1380 :: 		
0x6438	0xB2D0    UXTB	R0, R2
; errorstatus end address is: 8 (R2)
;__Lib_Mmc_SDIO.c, 1381 :: 		
L_end_CmdResp2Error:
0x643A	0xF8DDE000  LDR	LR, [SP, #0]
0x643E	0xB002    ADD	SP, SP, #8
0x6440	0x4770    BX	LR
0x6442	0xBF00    NOP
0x6444	0x27100000  	#10000
0x6448	0x2C344001  	SDIO_STA+0
0x644C	0x05FF0000  	#1535
; end of __Lib_Mmc_SDIO_CmdResp2Error
__Lib_Mmc_SDIO_CmdResp6Error:
;__Lib_Mmc_SDIO.c, 1397 :: 		
; prca start address is: 4 (R1)
; cmd start address is: 0 (R0)
0x632C	0xB082    SUB	SP, SP, #8
0x632E	0xF8CDE000  STR	LR, [SP, #0]
; prca end address is: 4 (R1)
; cmd end address is: 0 (R0)
; cmd start address is: 0 (R0)
; prca start address is: 4 (R1)
;__Lib_Mmc_SDIO.c, 1399 :: 		
; errorstatus start address is: 12 (R3)
0x6332	0x2300    MOVS	R3, #0
;__Lib_Mmc_SDIO.c, 1402 :: 		
; timeout start address is: 16 (R4)
0x6334	0x4C26    LDR	R4, [PC, #152]
;__Lib_Mmc_SDIO.c, 1404 :: 		
0x6336	0x4A27    LDR	R2, [PC, #156]
; status start address is: 20 (R5)
0x6338	0x6815    LDR	R5, [R2, #0]
; cmd end address is: 0 (R0)
; prca end address is: 4 (R1)
; timeout end address is: 16 (R4)
; status end address is: 20 (R5)
; errorstatus end address is: 12 (R3)
0x633A	0x9501    STR	R5, [SP, #4]
0x633C	0x4625    MOV	R5, R4
0x633E	0x460C    MOV	R4, R1
0x6340	0xB2C1    UXTB	R1, R0
0x6342	0x9801    LDR	R0, [SP, #4]
;__Lib_Mmc_SDIO.c, 1406 :: 		
L___Lib_Mmc_SDIO_CmdResp6Error163:
; status start address is: 0 (R0)
; timeout start address is: 20 (R5)
; errorstatus start address is: 12 (R3)
; prca start address is: 16 (R4)
; cmd start address is: 4 (R1)
0x6344	0xF0000245  AND	R2, R0, #69
0x6348	0xB92A    CBNZ	R2, L___Lib_Mmc_SDIO_CmdResp6Error447
0x634A	0x2D00    CMP	R5, #0
0x634C	0xD903    BLS	L___Lib_Mmc_SDIO_CmdResp6Error446
; status end address is: 0 (R0)
L___Lib_Mmc_SDIO_CmdResp6Error445:
;__Lib_Mmc_SDIO.c, 1408 :: 		
0x634E	0x1E6D    SUBS	R5, R5, #1
;__Lib_Mmc_SDIO.c, 1409 :: 		
0x6350	0x4A20    LDR	R2, [PC, #128]
; status start address is: 0 (R0)
0x6352	0x6810    LDR	R0, [R2, #0]
;__Lib_Mmc_SDIO.c, 1410 :: 		
0x6354	0xE7F6    B	L___Lib_Mmc_SDIO_CmdResp6Error163
;__Lib_Mmc_SDIO.c, 1406 :: 		
L___Lib_Mmc_SDIO_CmdResp6Error447:
L___Lib_Mmc_SDIO_CmdResp6Error446:
;__Lib_Mmc_SDIO.c, 1412 :: 		
0x6356	0xB11D    CBZ	R5, L___Lib_Mmc_SDIO_CmdResp6Error449
; timeout end address is: 20 (R5)
0x6358	0xF0000204  AND	R2, R0, #4
0x635C	0xB902    CBNZ	R2, L___Lib_Mmc_SDIO_CmdResp6Error448
0x635E	0xE006    B	L___Lib_Mmc_SDIO_CmdResp6Error169
; errorstatus end address is: 12 (R3)
; prca end address is: 16 (R4)
; cmd end address is: 4 (R1)
; status end address is: 0 (R0)
L___Lib_Mmc_SDIO_CmdResp6Error449:
L___Lib_Mmc_SDIO_CmdResp6Error448:
;__Lib_Mmc_SDIO.c, 1414 :: 		
; errorstatus start address is: 8 (R2)
0x6360	0x2201    MOVS	R2, #1
;__Lib_Mmc_SDIO.c, 1415 :: 		
0x6362	0xF04F0004  MOV	R0, #4
0x6366	0xF7FBFD8B  BL	_SDIO_ClearFlag+0
;__Lib_Mmc_SDIO.c, 1416 :: 		
0x636A	0xB2D0    UXTB	R0, R2
; errorstatus end address is: 8 (R2)
0x636C	0xE02C    B	L_end_CmdResp6Error
;__Lib_Mmc_SDIO.c, 1417 :: 		
L___Lib_Mmc_SDIO_CmdResp6Error169:
;__Lib_Mmc_SDIO.c, 1418 :: 		
; status start address is: 0 (R0)
; cmd start address is: 4 (R1)
; prca start address is: 16 (R4)
; errorstatus start address is: 12 (R3)
0x636E	0xF0000201  AND	R2, R0, #1
; status end address is: 0 (R0)
0x6372	0xB132    CBZ	R2, L___Lib_Mmc_SDIO_CmdResp6Error171
; errorstatus end address is: 12 (R3)
; prca end address is: 16 (R4)
; cmd end address is: 4 (R1)
;__Lib_Mmc_SDIO.c, 1420 :: 		
; errorstatus start address is: 8 (R2)
0x6374	0x2201    MOVS	R2, #1
;__Lib_Mmc_SDIO.c, 1421 :: 		
0x6376	0xF04F0001  MOV	R0, #1
0x637A	0xF7FBFD81  BL	_SDIO_ClearFlag+0
;__Lib_Mmc_SDIO.c, 1422 :: 		
0x637E	0xB2D0    UXTB	R0, R2
; errorstatus end address is: 8 (R2)
0x6380	0xE022    B	L_end_CmdResp6Error
;__Lib_Mmc_SDIO.c, 1423 :: 		
L___Lib_Mmc_SDIO_CmdResp6Error171:
;__Lib_Mmc_SDIO.c, 1426 :: 		
; cmd start address is: 4 (R1)
; prca start address is: 16 (R4)
; errorstatus start address is: 12 (R3)
0x6382	0xF7FBFD85  BL	_SDIO_GetCommandResponse+0
0x6386	0x4288    CMP	R0, R1
0x6388	0xD001    BEQ	L___Lib_Mmc_SDIO_CmdResp6Error172
; errorstatus end address is: 12 (R3)
; prca end address is: 16 (R4)
; cmd end address is: 4 (R1)
;__Lib_Mmc_SDIO.c, 1429 :: 		
0x638A	0x2001    MOVS	R0, #1
0x638C	0xE01C    B	L_end_CmdResp6Error
;__Lib_Mmc_SDIO.c, 1430 :: 		
L___Lib_Mmc_SDIO_CmdResp6Error172:
;__Lib_Mmc_SDIO.c, 1433 :: 		
; prca start address is: 16 (R4)
; errorstatus start address is: 12 (R3)
0x638E	0x4812    LDR	R0, [PC, #72]
0x6390	0xF7FBFD76  BL	_SDIO_ClearFlag+0
;__Lib_Mmc_SDIO.c, 1436 :: 		
0x6394	0x4A11    LDR	R2, [PC, #68]
; response_r1 start address is: 0 (R0)
0x6396	0x6810    LDR	R0, [R2, #0]
;__Lib_Mmc_SDIO.c, 1438 :: 		
0x6398	0xF4004260  AND	R2, R0, #57344
0x639C	0xB922    CBNZ	R2, L___Lib_Mmc_SDIO_CmdResp6Error173
;__Lib_Mmc_SDIO.c, 1440 :: 		
0x639E	0x0C02    LSRS	R2, R0, #16
; response_r1 end address is: 0 (R0)
0x63A0	0xB292    UXTH	R2, R2
0x63A2	0x8022    STRH	R2, [R4, #0]
; prca end address is: 16 (R4)
;__Lib_Mmc_SDIO.c, 1441 :: 		
0x63A4	0xB2D8    UXTB	R0, R3
; errorstatus end address is: 12 (R3)
0x63A6	0xE00F    B	L_end_CmdResp6Error
;__Lib_Mmc_SDIO.c, 1442 :: 		
L___Lib_Mmc_SDIO_CmdResp6Error173:
;__Lib_Mmc_SDIO.c, 1444 :: 		
; response_r1 start address is: 0 (R0)
; errorstatus start address is: 12 (R3)
0x63A8	0xF4005200  AND	R2, R0, #8192
0x63AC	0xB10A    CBZ	R2, L___Lib_Mmc_SDIO_CmdResp6Error174
; errorstatus end address is: 12 (R3)
; response_r1 end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 1446 :: 		
0x63AE	0x2001    MOVS	R0, #1
0x63B0	0xE00A    B	L_end_CmdResp6Error
;__Lib_Mmc_SDIO.c, 1447 :: 		
L___Lib_Mmc_SDIO_CmdResp6Error174:
;__Lib_Mmc_SDIO.c, 1449 :: 		
; response_r1 start address is: 0 (R0)
; errorstatus start address is: 12 (R3)
0x63B2	0xF4004280  AND	R2, R0, #16384
0x63B6	0xB10A    CBZ	R2, L___Lib_Mmc_SDIO_CmdResp6Error175
; errorstatus end address is: 12 (R3)
; response_r1 end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 1451 :: 		
0x63B8	0x2001    MOVS	R0, #1
0x63BA	0xE005    B	L_end_CmdResp6Error
;__Lib_Mmc_SDIO.c, 1452 :: 		
L___Lib_Mmc_SDIO_CmdResp6Error175:
;__Lib_Mmc_SDIO.c, 1454 :: 		
; response_r1 start address is: 0 (R0)
; errorstatus start address is: 12 (R3)
0x63BC	0xF4004200  AND	R2, R0, #32768
; response_r1 end address is: 0 (R0)
0x63C0	0xB10A    CBZ	R2, L___Lib_Mmc_SDIO_CmdResp6Error176
; errorstatus end address is: 12 (R3)
;__Lib_Mmc_SDIO.c, 1456 :: 		
0x63C2	0x2001    MOVS	R0, #1
0x63C4	0xE000    B	L_end_CmdResp6Error
;__Lib_Mmc_SDIO.c, 1457 :: 		
L___Lib_Mmc_SDIO_CmdResp6Error176:
;__Lib_Mmc_SDIO.c, 1459 :: 		
; errorstatus start address is: 12 (R3)
0x63C6	0xB2D8    UXTB	R0, R3
; errorstatus end address is: 12 (R3)
;__Lib_Mmc_SDIO.c, 1460 :: 		
L_end_CmdResp6Error:
0x63C8	0xF8DDE000  LDR	LR, [SP, #0]
0x63CC	0xB002    ADD	SP, SP, #8
0x63CE	0x4770    BX	LR
0x63D0	0x27100000  	#10000
0x63D4	0x2C344001  	SDIO_STA+0
0x63D8	0x05FF0000  	#1535
0x63DC	0x2C144001  	SDIO_RESP1+0
; end of __Lib_Mmc_SDIO_CmdResp6Error
__Lib_Mmc_SDIO_SD_SelectDeselect:
;__Lib_Mmc_SDIO.c, 1714 :: 		
; addr start address is: 0 (R0)
0x9DEC	0xB081    SUB	SP, SP, #4
0x9DEE	0xF8CDE000  STR	LR, [SP, #0]
; addr end address is: 0 (R0)
; addr start address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 1718 :: 		
0x9DF2	0x490D    LDR	R1, [PC, #52]
0x9DF4	0x6008    STR	R0, [R1, #0]
; addr end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 1719 :: 		
0x9DF6	0x2207    MOVS	R2, #7
0x9DF8	0x490C    LDR	R1, [PC, #48]
0x9DFA	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 1720 :: 		
0x9DFC	0xF04F0240  MOV	R2, #64
0x9E00	0x490B    LDR	R1, [PC, #44]
0x9E02	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 1721 :: 		
0x9E04	0xF04F0200  MOV	R2, #0
0x9E08	0x490A    LDR	R1, [PC, #40]
0x9E0A	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 1722 :: 		
0x9E0C	0xF44F6280  MOV	R2, #1024
0x9E10	0x4909    LDR	R1, [PC, #36]
0x9E12	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 1723 :: 		
0x9E14	0x4804    LDR	R0, [PC, #16]
0x9E16	0xF7FCFBDF  BL	_SDIO_SendCommand+0
;__Lib_Mmc_SDIO.c, 1725 :: 		
0x9E1A	0x2007    MOVS	R0, #7
0x9E1C	0xF7FCFC26  BL	__Lib_Mmc_SDIO_CmdResp1Error+0
;__Lib_Mmc_SDIO.c, 1726 :: 		
L_end_SD_SelectDeselect:
0x9E20	0xF8DDE000  LDR	LR, [SP, #0]
0x9E24	0xB001    ADD	SP, SP, #4
0x9E26	0x4770    BX	LR
0x9E28	0xC9F82000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+0
0x9E2C	0xC9FC2000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+4
0x9E30	0xCA002000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+8
0x9E34	0xCA042000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+12
0x9E38	0xCA082000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+16
; end of __Lib_Mmc_SDIO_SD_SelectDeselect
__Lib_Mmc_SDIO_SD_EnableWideBusOperation:
;__Lib_Mmc_SDIO.c, 1965 :: 		
; WideMode start address is: 0 (R0)
0x9D7C	0xB081    SUB	SP, SP, #4
0x9D7E	0xF8CDE000  STR	LR, [SP, #0]
; WideMode end address is: 0 (R0)
; WideMode start address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 1967 :: 		
;__Lib_Mmc_SDIO.c, 1970 :: 		
0x9D82	0x4919    LDR	R1, [PC, #100]
0x9D84	0x6809    LDR	R1, [R1, #0]
0x9D86	0x2903    CMP	R1, #3
0x9D88	0xD106    BNE	L___Lib_Mmc_SDIO_SD_EnableWideBusOperation223
;__Lib_Mmc_SDIO.c, 1972 :: 		
0x9D8A	0xF5B05F80  CMP	R0, #4096
0x9D8E	0xD101    BNE	L___Lib_Mmc_SDIO_SD_EnableWideBusOperation224
; WideMode end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 1973 :: 		
0x9D90	0x2000    MOVS	R0, #0
0x9D92	0xE024    B	L_end_SD_EnableWideBusOperation
L___Lib_Mmc_SDIO_SD_EnableWideBusOperation224:
;__Lib_Mmc_SDIO.c, 1975 :: 		
0x9D94	0x2001    MOVS	R0, #1
0x9D96	0xE022    B	L_end_SD_EnableWideBusOperation
;__Lib_Mmc_SDIO.c, 1976 :: 		
L___Lib_Mmc_SDIO_SD_EnableWideBusOperation223:
;__Lib_Mmc_SDIO.c, 1977 :: 		
; WideMode start address is: 0 (R0)
0x9D98	0x4913    LDR	R1, [PC, #76]
0x9D9A	0x6809    LDR	R1, [R1, #0]
0x9D9C	0xB141    CBZ	R1, L___Lib_Mmc_SDIO_SD_EnableWideBusOperation463
0x9D9E	0x4912    LDR	R1, [PC, #72]
0x9DA0	0x6809    LDR	R1, [R1, #0]
0x9DA2	0x2901    CMP	R1, #1
0x9DA4	0xD004    BEQ	L___Lib_Mmc_SDIO_SD_EnableWideBusOperation462
0x9DA6	0x4910    LDR	R1, [PC, #64]
0x9DA8	0x6809    LDR	R1, [R1, #0]
0x9DAA	0x2902    CMP	R1, #2
0x9DAC	0xD000    BEQ	L___Lib_Mmc_SDIO_SD_EnableWideBusOperation461
; WideMode end address is: 0 (R0)
0x9DAE	0xE015    B	L___Lib_Mmc_SDIO_SD_EnableWideBusOperation229
L___Lib_Mmc_SDIO_SD_EnableWideBusOperation463:
; WideMode start address is: 0 (R0)
L___Lib_Mmc_SDIO_SD_EnableWideBusOperation462:
L___Lib_Mmc_SDIO_SD_EnableWideBusOperation461:
;__Lib_Mmc_SDIO.c, 1979 :: 		
0x9DB0	0xF5B05F80  CMP	R0, #4096
0x9DB4	0xD101    BNE	L___Lib_Mmc_SDIO_SD_EnableWideBusOperation230
; WideMode end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 1981 :: 		
0x9DB6	0x2001    MOVS	R0, #1
0x9DB8	0xE011    B	L_end_SD_EnableWideBusOperation
;__Lib_Mmc_SDIO.c, 1982 :: 		
L___Lib_Mmc_SDIO_SD_EnableWideBusOperation230:
;__Lib_Mmc_SDIO.c, 1983 :: 		
; WideMode start address is: 0 (R0)
0x9DBA	0xF5B06F00  CMP	R0, #2048
0x9DBE	0xD107    BNE	L___Lib_Mmc_SDIO_SD_EnableWideBusOperation232
; WideMode end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 1985 :: 		
0x9DC0	0x2001    MOVS	R0, #1
0x9DC2	0xF7FCF967  BL	__Lib_Mmc_SDIO_SDEnWideBus+0
0x9DC6	0x2800    CMP	R0, #0
0x9DC8	0xD001    BEQ	L___Lib_Mmc_SDIO_SD_EnableWideBusOperation233
;__Lib_Mmc_SDIO.c, 1987 :: 		
0x9DCA	0x2001    MOVS	R0, #1
0x9DCC	0xE007    B	L_end_SD_EnableWideBusOperation
;__Lib_Mmc_SDIO.c, 1988 :: 		
L___Lib_Mmc_SDIO_SD_EnableWideBusOperation233:
;__Lib_Mmc_SDIO.c, 1989 :: 		
0x9DCE	0xE005    B	L___Lib_Mmc_SDIO_SD_EnableWideBusOperation234
L___Lib_Mmc_SDIO_SD_EnableWideBusOperation232:
;__Lib_Mmc_SDIO.c, 1992 :: 		
0x9DD0	0x2000    MOVS	R0, #0
0x9DD2	0xF7FCF95F  BL	__Lib_Mmc_SDIO_SDEnWideBus+0
0x9DD6	0xB108    CBZ	R0, L___Lib_Mmc_SDIO_SD_EnableWideBusOperation235
;__Lib_Mmc_SDIO.c, 1994 :: 		
0x9DD8	0x2001    MOVS	R0, #1
0x9DDA	0xE000    B	L_end_SD_EnableWideBusOperation
;__Lib_Mmc_SDIO.c, 1995 :: 		
L___Lib_Mmc_SDIO_SD_EnableWideBusOperation235:
;__Lib_Mmc_SDIO.c, 1996 :: 		
L___Lib_Mmc_SDIO_SD_EnableWideBusOperation234:
;__Lib_Mmc_SDIO.c, 1997 :: 		
L___Lib_Mmc_SDIO_SD_EnableWideBusOperation229:
;__Lib_Mmc_SDIO.c, 1999 :: 		
0x9DDC	0x2000    MOVS	R0, #0
;__Lib_Mmc_SDIO.c, 2000 :: 		
L_end_SD_EnableWideBusOperation:
0x9DDE	0xF8DDE000  LDR	LR, [SP, #0]
0x9DE2	0xB001    ADD	SP, SP, #4
0x9DE4	0x4770    BX	LR
0x9DE6	0xBF00    NOP
0x9DE8	0x78802000  	__Lib_Mmc_SDIO_CardTypeSdio+0
; end of __Lib_Mmc_SDIO_SD_EnableWideBusOperation
__Lib_Mmc_SDIO_SDEnWideBus:
;__Lib_Mmc_SDIO.c, 1852 :: 		
; newState start address is: 0 (R0)
0x6094	0xB083    SUB	SP, SP, #12
0x6096	0xF8CDE000  STR	LR, [SP, #0]
0x609A	0xFA5FF880  UXTB	R8, R0
; newState end address is: 0 (R0)
; newState start address is: 32 (R8)
;__Lib_Mmc_SDIO.c, 1854 :: 		
;__Lib_Mmc_SDIO.c, 1856 :: 		
0x609E	0xF10D0B04  ADD	R11, SP, #4
0x60A2	0xF10B0A08  ADD	R10, R11, #8
0x60A6	0xF8DFC138  LDR	R12, [PC, #312]
0x60AA	0xF7FCF81F  BL	___CC2DW+0
;__Lib_Mmc_SDIO.c, 1858 :: 		
0x60AE	0x494D    LDR	R1, [PC, #308]
0x60B0	0x6809    LDR	R1, [R1, #0]
0x60B2	0xF0017100  AND	R1, R1, #33554432
0x60B6	0xB109    CBZ	R1, L___Lib_Mmc_SDIO_SDEnWideBus213
; newState end address is: 32 (R8)
;__Lib_Mmc_SDIO.c, 1860 :: 		
0x60B8	0x2001    MOVS	R0, #1
0x60BA	0xE08C    B	L_end_SDEnWideBus
;__Lib_Mmc_SDIO.c, 1861 :: 		
L___Lib_Mmc_SDIO_SDEnWideBus213:
;__Lib_Mmc_SDIO.c, 1864 :: 		
; newState start address is: 32 (R8)
0x60BC	0xAA01    ADD	R2, SP, #4
0x60BE	0x494A    LDR	R1, [PC, #296]
0x60C0	0x6809    LDR	R1, [R1, #0]
0x60C2	0xB288    UXTH	R0, R1
0x60C4	0x4611    MOV	R1, R2
0x60C6	0xF7FBFEF7  BL	__Lib_Mmc_SDIO_FindSCR+0
; errorstatus start address is: 4 (R1)
0x60CA	0xB2C1    UXTB	R1, R0
;__Lib_Mmc_SDIO.c, 1866 :: 		
0x60CC	0xB108    CBZ	R0, L___Lib_Mmc_SDIO_SDEnWideBus214
; newState end address is: 32 (R8)
;__Lib_Mmc_SDIO.c, 1868 :: 		
0x60CE	0xB2C8    UXTB	R0, R1
; errorstatus end address is: 4 (R1)
0x60D0	0xE081    B	L_end_SDEnWideBus
;__Lib_Mmc_SDIO.c, 1869 :: 		
L___Lib_Mmc_SDIO_SDEnWideBus214:
;__Lib_Mmc_SDIO.c, 1872 :: 		
; newState start address is: 32 (R8)
0x60D2	0xF1B80F01  CMP	R8, #1
0x60D6	0xD13F    BNE	L___Lib_Mmc_SDIO_SDEnWideBus215
; newState end address is: 32 (R8)
;__Lib_Mmc_SDIO.c, 1875 :: 		
0x60D8	0xA901    ADD	R1, SP, #4
0x60DA	0x1D09    ADDS	R1, R1, #4
0x60DC	0x6809    LDR	R1, [R1, #0]
0x60DE	0xF4012180  AND	R1, R1, #262144
0x60E2	0x2900    CMP	R1, #0
0x60E4	0xD036    BEQ	L___Lib_Mmc_SDIO_SDEnWideBus216
;__Lib_Mmc_SDIO.c, 1878 :: 		
0x60E6	0x4940    LDR	R1, [PC, #256]
0x60E8	0x6809    LDR	R1, [R1, #0]
0x60EA	0x040A    LSLS	R2, R1, #16
0x60EC	0x493F    LDR	R1, [PC, #252]
0x60EE	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 1879 :: 		
0x60F0	0x2237    MOVS	R2, #55
0x60F2	0x493F    LDR	R1, [PC, #252]
0x60F4	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 1880 :: 		
0x60F6	0xF04F0240  MOV	R2, #64
0x60FA	0x493E    LDR	R1, [PC, #248]
0x60FC	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 1881 :: 		
0x60FE	0xF04F0200  MOV	R2, #0
0x6102	0x493D    LDR	R1, [PC, #244]
0x6104	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 1882 :: 		
0x6106	0xF44F6280  MOV	R2, #1024
0x610A	0x493C    LDR	R1, [PC, #240]
0x610C	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 1883 :: 		
0x610E	0x4837    LDR	R0, [PC, #220]
0x6110	0xF000FA62  BL	_SDIO_SendCommand+0
;__Lib_Mmc_SDIO.c, 1885 :: 		
0x6114	0x2037    MOVS	R0, #55
0x6116	0xF000FAA9  BL	__Lib_Mmc_SDIO_CmdResp1Error+0
; errorstatus start address is: 4 (R1)
0x611A	0xB2C1    UXTB	R1, R0
;__Lib_Mmc_SDIO.c, 1887 :: 		
0x611C	0xB108    CBZ	R0, L___Lib_Mmc_SDIO_SDEnWideBus217
;__Lib_Mmc_SDIO.c, 1889 :: 		
0x611E	0xB2C8    UXTB	R0, R1
; errorstatus end address is: 4 (R1)
0x6120	0xE059    B	L_end_SDEnWideBus
;__Lib_Mmc_SDIO.c, 1890 :: 		
L___Lib_Mmc_SDIO_SDEnWideBus217:
;__Lib_Mmc_SDIO.c, 1893 :: 		
0x6122	0x2202    MOVS	R2, #2
0x6124	0x4931    LDR	R1, [PC, #196]
0x6126	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 1894 :: 		
0x6128	0x2206    MOVS	R2, #6
0x612A	0x4931    LDR	R1, [PC, #196]
0x612C	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 1895 :: 		
0x612E	0xF04F0240  MOV	R2, #64
0x6132	0x4930    LDR	R1, [PC, #192]
0x6134	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 1896 :: 		
0x6136	0xF04F0200  MOV	R2, #0
0x613A	0x492F    LDR	R1, [PC, #188]
0x613C	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 1897 :: 		
0x613E	0xF44F6280  MOV	R2, #1024
0x6142	0x492E    LDR	R1, [PC, #184]
0x6144	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 1898 :: 		
0x6146	0x4829    LDR	R0, [PC, #164]
0x6148	0xF000FA46  BL	_SDIO_SendCommand+0
;__Lib_Mmc_SDIO.c, 1900 :: 		
0x614C	0x2006    MOVS	R0, #6
0x614E	0xF000FA8D  BL	__Lib_Mmc_SDIO_CmdResp1Error+0
;__Lib_Mmc_SDIO.c, 1901 :: 		
0x6152	0xE040    B	L_end_SDEnWideBus
;__Lib_Mmc_SDIO.c, 1902 :: 		
L___Lib_Mmc_SDIO_SDEnWideBus216:
;__Lib_Mmc_SDIO.c, 1905 :: 		
0x6154	0x2001    MOVS	R0, #1
0x6156	0xE03E    B	L_end_SDEnWideBus
;__Lib_Mmc_SDIO.c, 1907 :: 		
L___Lib_Mmc_SDIO_SDEnWideBus215:
;__Lib_Mmc_SDIO.c, 1911 :: 		
0x6158	0xA901    ADD	R1, SP, #4
0x615A	0x1D09    ADDS	R1, R1, #4
0x615C	0x6809    LDR	R1, [R1, #0]
0x615E	0xF4013180  AND	R1, R1, #65536
0x6162	0x2900    CMP	R1, #0
0x6164	0xD036    BEQ	L___Lib_Mmc_SDIO_SDEnWideBus220
;__Lib_Mmc_SDIO.c, 1914 :: 		
0x6166	0x4920    LDR	R1, [PC, #128]
0x6168	0x6809    LDR	R1, [R1, #0]
0x616A	0x040A    LSLS	R2, R1, #16
0x616C	0x491F    LDR	R1, [PC, #124]
0x616E	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 1915 :: 		
0x6170	0x2237    MOVS	R2, #55
0x6172	0x491F    LDR	R1, [PC, #124]
0x6174	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 1916 :: 		
0x6176	0xF04F0240  MOV	R2, #64
0x617A	0x491E    LDR	R1, [PC, #120]
0x617C	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 1917 :: 		
0x617E	0xF04F0200  MOV	R2, #0
0x6182	0x491D    LDR	R1, [PC, #116]
0x6184	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 1918 :: 		
0x6186	0xF44F6280  MOV	R2, #1024
0x618A	0x491C    LDR	R1, [PC, #112]
0x618C	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 1919 :: 		
0x618E	0x4817    LDR	R0, [PC, #92]
0x6190	0xF000FA22  BL	_SDIO_SendCommand+0
;__Lib_Mmc_SDIO.c, 1922 :: 		
0x6194	0x2037    MOVS	R0, #55
0x6196	0xF000FA69  BL	__Lib_Mmc_SDIO_CmdResp1Error+0
; errorstatus start address is: 4 (R1)
0x619A	0xB2C1    UXTB	R1, R0
;__Lib_Mmc_SDIO.c, 1924 :: 		
0x619C	0xB108    CBZ	R0, L___Lib_Mmc_SDIO_SDEnWideBus221
;__Lib_Mmc_SDIO.c, 1926 :: 		
0x619E	0xB2C8    UXTB	R0, R1
; errorstatus end address is: 4 (R1)
0x61A0	0xE019    B	L_end_SDEnWideBus
;__Lib_Mmc_SDIO.c, 1927 :: 		
L___Lib_Mmc_SDIO_SDEnWideBus221:
;__Lib_Mmc_SDIO.c, 1930 :: 		
0x61A2	0x2200    MOVS	R2, #0
0x61A4	0x4911    LDR	R1, [PC, #68]
0x61A6	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 1931 :: 		
0x61A8	0x2206    MOVS	R2, #6
0x61AA	0x4911    LDR	R1, [PC, #68]
0x61AC	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 1932 :: 		
0x61AE	0xF04F0240  MOV	R2, #64
0x61B2	0x4910    LDR	R1, [PC, #64]
0x61B4	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 1933 :: 		
0x61B6	0xF04F0200  MOV	R2, #0
0x61BA	0x490F    LDR	R1, [PC, #60]
0x61BC	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 1934 :: 		
0x61BE	0xF44F6280  MOV	R2, #1024
0x61C2	0x490E    LDR	R1, [PC, #56]
0x61C4	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 1935 :: 		
0x61C6	0x4809    LDR	R0, [PC, #36]
0x61C8	0xF000FA06  BL	_SDIO_SendCommand+0
;__Lib_Mmc_SDIO.c, 1937 :: 		
0x61CC	0x2006    MOVS	R0, #6
0x61CE	0xF000FA4D  BL	__Lib_Mmc_SDIO_CmdResp1Error+0
;__Lib_Mmc_SDIO.c, 1939 :: 		
0x61D2	0xE000    B	L_end_SDEnWideBus
;__Lib_Mmc_SDIO.c, 1940 :: 		
L___Lib_Mmc_SDIO_SDEnWideBus220:
;__Lib_Mmc_SDIO.c, 1944 :: 		
0x61D4	0x2001    MOVS	R0, #1
;__Lib_Mmc_SDIO.c, 1947 :: 		
L_end_SDEnWideBus:
0x61D6	0xF8DDE000  LDR	LR, [SP, #0]
0x61DA	0xB003    ADD	SP, SP, #12
0x61DC	0x4770    BX	LR
0x61DE	0xBF00    NOP
0x61E0	0xEC800001  	?ICS__Lib_Mmc_SDIO_SDEnWideBus_scr_L0+0
0x61E4	0x2C144001  	SDIO_RESP1+0
0x61E8	0x787C2000  	__Lib_Mmc_SDIO_RCA+0
0x61EC	0xC9F82000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+0
0x61F0	0xC9FC2000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+4
0x61F4	0xCA002000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+8
0x61F8	0xCA042000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+12
0x61FC	0xCA082000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+16
; end of __Lib_Mmc_SDIO_SDEnWideBus
__Lib_Mmc_SDIO_FindSCR:
;__Lib_Mmc_SDIO.c, 1738 :: 		
; index start address is: 20 (R5)
; pscr start address is: 4 (R1)
0x1EB8	0xB084    SUB	SP, SP, #16
0x1EBA	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_Mmc_SDIO.c, 1740 :: 		
;__Lib_Mmc_SDIO.c, 1738 :: 		
;__Lib_Mmc_SDIO.c, 1740 :: 		
;__Lib_Mmc_SDIO.c, 1738 :: 		
0x1EBE	0x460C    MOV	R4, R1
; index end address is: 20 (R5)
; pscr end address is: 4 (R1)
; pscr start address is: 16 (R4)
;__Lib_Mmc_SDIO.c, 1740 :: 		
; index start address is: 20 (R5)
0x1EC0	0xF04F0500  MOV	R5, #0
;__Lib_Mmc_SDIO.c, 1741 :: 		
;__Lib_Mmc_SDIO.c, 1742 :: 		
0x1EC4	0xF10D0B04  ADD	R11, SP, #4
0x1EC8	0xF10B0A08  ADD	R10, R11, #8
0x1ECC	0xF8DFC1D8  LDR	R12, [PC, #472]
0x1ED0	0xF000F90C  BL	___CC2DW+0
;__Lib_Mmc_SDIO.c, 1746 :: 		
0x1ED4	0x2308    MOVS	R3, #8
0x1ED6	0x4A75    LDR	R2, [PC, #468]
0x1ED8	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 1747 :: 		
0x1EDA	0x2310    MOVS	R3, #16
0x1EDC	0x4A74    LDR	R2, [PC, #464]
0x1EDE	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 1748 :: 		
0x1EE0	0xF04F0340  MOV	R3, #64
0x1EE4	0x4A73    LDR	R2, [PC, #460]
0x1EE6	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 1749 :: 		
0x1EE8	0xF04F0300  MOV	R3, #0
0x1EEC	0x4A72    LDR	R2, [PC, #456]
0x1EEE	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 1750 :: 		
0x1EF0	0xF44F6380  MOV	R3, #1024
0x1EF4	0x4A71    LDR	R2, [PC, #452]
0x1EF6	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 1751 :: 		
0x1EF8	0x486C    LDR	R0, [PC, #432]
0x1EFA	0xF004FB6D  BL	_SDIO_SendCommand+0
;__Lib_Mmc_SDIO.c, 1753 :: 		
0x1EFE	0x2010    MOVS	R0, #16
0x1F00	0xF004FBB4  BL	__Lib_Mmc_SDIO_CmdResp1Error+0
; errorstatus start address is: 4 (R1)
0x1F04	0xB2C1    UXTB	R1, R0
;__Lib_Mmc_SDIO.c, 1755 :: 		
0x1F06	0xB108    CBZ	R0, L___Lib_Mmc_SDIO_FindSCR200
; pscr end address is: 16 (R4)
; index end address is: 20 (R5)
;__Lib_Mmc_SDIO.c, 1757 :: 		
0x1F08	0xB2C8    UXTB	R0, R1
; errorstatus end address is: 4 (R1)
0x1F0A	0xE0C9    B	L_end_FindSCR
;__Lib_Mmc_SDIO.c, 1758 :: 		
L___Lib_Mmc_SDIO_FindSCR200:
;__Lib_Mmc_SDIO.c, 1761 :: 		
; index start address is: 20 (R5)
; pscr start address is: 16 (R4)
0x1F0C	0x4A6C    LDR	R2, [PC, #432]
0x1F0E	0x6812    LDR	R2, [R2, #0]
0x1F10	0x0413    LSLS	R3, R2, #16
0x1F12	0x4A66    LDR	R2, [PC, #408]
0x1F14	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 1762 :: 		
0x1F16	0x2337    MOVS	R3, #55
0x1F18	0x4A65    LDR	R2, [PC, #404]
0x1F1A	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 1763 :: 		
0x1F1C	0xF04F0340  MOV	R3, #64
0x1F20	0x4A64    LDR	R2, [PC, #400]
0x1F22	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 1764 :: 		
0x1F24	0xF04F0300  MOV	R3, #0
0x1F28	0x4A63    LDR	R2, [PC, #396]
0x1F2A	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 1765 :: 		
0x1F2C	0xF44F6380  MOV	R3, #1024
0x1F30	0x4A62    LDR	R2, [PC, #392]
0x1F32	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 1766 :: 		
0x1F34	0x485D    LDR	R0, [PC, #372]
0x1F36	0xF004FB4F  BL	_SDIO_SendCommand+0
;__Lib_Mmc_SDIO.c, 1768 :: 		
0x1F3A	0x2037    MOVS	R0, #55
0x1F3C	0xF004FB96  BL	__Lib_Mmc_SDIO_CmdResp1Error+0
; errorstatus start address is: 4 (R1)
0x1F40	0xB2C1    UXTB	R1, R0
;__Lib_Mmc_SDIO.c, 1770 :: 		
0x1F42	0xB108    CBZ	R0, L___Lib_Mmc_SDIO_FindSCR201
; pscr end address is: 16 (R4)
; index end address is: 20 (R5)
;__Lib_Mmc_SDIO.c, 1772 :: 		
0x1F44	0xB2C8    UXTB	R0, R1
; errorstatus end address is: 4 (R1)
0x1F46	0xE0AB    B	L_end_FindSCR
;__Lib_Mmc_SDIO.c, 1773 :: 		
L___Lib_Mmc_SDIO_FindSCR201:
;__Lib_Mmc_SDIO.c, 1774 :: 		
; index start address is: 20 (R5)
; pscr start address is: 16 (R4)
0x1F48	0x4B5E    LDR	R3, [PC, #376]
0x1F4A	0x4A5F    LDR	R2, [PC, #380]
0x1F4C	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 1775 :: 		
0x1F4E	0x2308    MOVS	R3, #8
0x1F50	0x4A5E    LDR	R2, [PC, #376]
0x1F52	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 1776 :: 		
0x1F54	0xF04F0330  MOV	R3, #48
0x1F58	0x4A5D    LDR	R2, [PC, #372]
0x1F5A	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 1777 :: 		
0x1F5C	0xF04F0302  MOV	R3, #2
0x1F60	0x4A5C    LDR	R2, [PC, #368]
0x1F62	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 1778 :: 		
0x1F64	0xF04F0300  MOV	R3, #0
0x1F68	0x4A5B    LDR	R2, [PC, #364]
0x1F6A	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 1779 :: 		
0x1F6C	0xF04F0301  MOV	R3, #1
0x1F70	0x4A5A    LDR	R2, [PC, #360]
0x1F72	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 1780 :: 		
0x1F74	0x4854    LDR	R0, [PC, #336]
0x1F76	0xF7FFFBED  BL	_SDIO_DataConfig+0
;__Lib_Mmc_SDIO.c, 1784 :: 		
0x1F7A	0x2300    MOVS	R3, #0
0x1F7C	0x4A4B    LDR	R2, [PC, #300]
0x1F7E	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 1785 :: 		
0x1F80	0x2333    MOVS	R3, #51
0x1F82	0x4A4B    LDR	R2, [PC, #300]
0x1F84	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 1786 :: 		
0x1F86	0xF04F0340  MOV	R3, #64
0x1F8A	0x4A4A    LDR	R2, [PC, #296]
0x1F8C	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 1787 :: 		
0x1F8E	0xF04F0300  MOV	R3, #0
0x1F92	0x4A49    LDR	R2, [PC, #292]
0x1F94	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 1788 :: 		
0x1F96	0xF44F6380  MOV	R3, #1024
0x1F9A	0x4A48    LDR	R2, [PC, #288]
0x1F9C	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 1789 :: 		
0x1F9E	0x4843    LDR	R0, [PC, #268]
0x1FA0	0xF004FB1A  BL	_SDIO_SendCommand+0
;__Lib_Mmc_SDIO.c, 1791 :: 		
0x1FA4	0x2033    MOVS	R0, #51
0x1FA6	0xF004FB61  BL	__Lib_Mmc_SDIO_CmdResp1Error+0
; errorstatus start address is: 4 (R1)
0x1FAA	0xB2C1    UXTB	R1, R0
;__Lib_Mmc_SDIO.c, 1793 :: 		
0x1FAC	0xB108    CBZ	R0, L___Lib_Mmc_SDIO_FindSCR202
; pscr end address is: 16 (R4)
; index end address is: 20 (R5)
;__Lib_Mmc_SDIO.c, 1795 :: 		
0x1FAE	0xB2C8    UXTB	R0, R1
; errorstatus end address is: 4 (R1)
0x1FB0	0xE076    B	L_end_FindSCR
;__Lib_Mmc_SDIO.c, 1796 :: 		
L___Lib_Mmc_SDIO_FindSCR202:
;__Lib_Mmc_SDIO.c, 1798 :: 		
; index start address is: 20 (R5)
; pscr start address is: 16 (R4)
0x1FB2	0x4627    MOV	R7, R4
; index end address is: 20 (R5)
0x1FB4	0x462C    MOV	R4, R5
L___Lib_Mmc_SDIO_FindSCR203:
; pscr end address is: 16 (R4)
; index start address is: 16 (R4)
; pscr start address is: 28 (R7)
0x1FB6	0x4A4A    LDR	R2, [PC, #296]
0x1FB8	0x6813    LDR	R3, [R2, #0]
0x1FBA	0x4A4A    LDR	R2, [PC, #296]
0x1FBC	0xEA030202  AND	R2, R3, R2, LSL #0
0x1FC0	0xB98A    CBNZ	R2, L___Lib_Mmc_SDIO_FindSCR204
;__Lib_Mmc_SDIO.c, 1800 :: 		
0x1FC2	0xF44F1000  MOV	R0, #2097152
0x1FC6	0xF7FFFF6B  BL	_SDIO_GetFlagStatus+0
0x1FCA	0xB158    CBZ	R0, L___Lib_Mmc_SDIO_FindSCR459
;__Lib_Mmc_SDIO.c, 1802 :: 		
0x1FCC	0xAB01    ADD	R3, SP, #4
0x1FCE	0x00A2    LSLS	R2, R4, #2
0x1FD0	0x189A    ADDS	R2, R3, R2
0x1FD2	0x9203    STR	R2, [SP, #12]
0x1FD4	0xF7FFFC06  BL	_SDIO_ReadData+0
0x1FD8	0x9A03    LDR	R2, [SP, #12]
0x1FDA	0x6010    STR	R0, [R2, #0]
;__Lib_Mmc_SDIO.c, 1803 :: 		
0x1FDC	0x1C62    ADDS	R2, R4, #1
; index end address is: 16 (R4)
; index start address is: 0 (R0)
0x1FDE	0x4610    MOV	R0, R2
; index end address is: 0 (R0)
0x1FE0	0x4604    MOV	R4, R0
;__Lib_Mmc_SDIO.c, 1804 :: 		
0x1FE2	0xE7FF    B	L___Lib_Mmc_SDIO_FindSCR205
L___Lib_Mmc_SDIO_FindSCR459:
;__Lib_Mmc_SDIO.c, 1800 :: 		
;__Lib_Mmc_SDIO.c, 1804 :: 		
L___Lib_Mmc_SDIO_FindSCR205:
;__Lib_Mmc_SDIO.c, 1805 :: 		
; index start address is: 16 (R4)
; index end address is: 16 (R4)
0x1FE4	0xE7E7    B	L___Lib_Mmc_SDIO_FindSCR203
L___Lib_Mmc_SDIO_FindSCR204:
;__Lib_Mmc_SDIO.c, 1807 :: 		
0x1FE6	0xF04F0008  MOV	R0, #8
0x1FEA	0xF7FFFF59  BL	_SDIO_GetFlagStatus+0
0x1FEE	0xB128    CBZ	R0, L___Lib_Mmc_SDIO_FindSCR206
; pscr end address is: 28 (R7)
;__Lib_Mmc_SDIO.c, 1809 :: 		
0x1FF0	0xF04F0008  MOV	R0, #8
0x1FF4	0xF7FFFF44  BL	_SDIO_ClearFlag+0
;__Lib_Mmc_SDIO.c, 1811 :: 		
0x1FF8	0x2001    MOVS	R0, #1
0x1FFA	0xE051    B	L_end_FindSCR
;__Lib_Mmc_SDIO.c, 1812 :: 		
L___Lib_Mmc_SDIO_FindSCR206:
;__Lib_Mmc_SDIO.c, 1813 :: 		
; pscr start address is: 28 (R7)
0x1FFC	0xF04F0002  MOV	R0, #2
0x2000	0xF7FFFF4E  BL	_SDIO_GetFlagStatus+0
0x2004	0xB128    CBZ	R0, L___Lib_Mmc_SDIO_FindSCR208
; pscr end address is: 28 (R7)
;__Lib_Mmc_SDIO.c, 1815 :: 		
0x2006	0xF04F0002  MOV	R0, #2
0x200A	0xF7FFFF39  BL	_SDIO_ClearFlag+0
;__Lib_Mmc_SDIO.c, 1817 :: 		
0x200E	0x2001    MOVS	R0, #1
0x2010	0xE046    B	L_end_FindSCR
;__Lib_Mmc_SDIO.c, 1818 :: 		
L___Lib_Mmc_SDIO_FindSCR208:
;__Lib_Mmc_SDIO.c, 1819 :: 		
; pscr start address is: 28 (R7)
0x2012	0xF04F0020  MOV	R0, #32
0x2016	0xF7FFFF43  BL	_SDIO_GetFlagStatus+0
0x201A	0xB128    CBZ	R0, L___Lib_Mmc_SDIO_FindSCR210
; pscr end address is: 28 (R7)
;__Lib_Mmc_SDIO.c, 1821 :: 		
0x201C	0xF04F0020  MOV	R0, #32
0x2020	0xF7FFFF2E  BL	_SDIO_ClearFlag+0
;__Lib_Mmc_SDIO.c, 1823 :: 		
0x2024	0x2001    MOVS	R0, #1
0x2026	0xE03B    B	L_end_FindSCR
;__Lib_Mmc_SDIO.c, 1824 :: 		
L___Lib_Mmc_SDIO_FindSCR210:
;__Lib_Mmc_SDIO.c, 1825 :: 		
; pscr start address is: 28 (R7)
0x2028	0xF44F7000  MOV	R0, #512
0x202C	0xF7FFFF38  BL	_SDIO_GetFlagStatus+0
0x2030	0xB128    CBZ	R0, L___Lib_Mmc_SDIO_FindSCR212
; pscr end address is: 28 (R7)
;__Lib_Mmc_SDIO.c, 1827 :: 		
0x2032	0xF44F7000  MOV	R0, #512
0x2036	0xF7FFFF23  BL	_SDIO_ClearFlag+0
;__Lib_Mmc_SDIO.c, 1829 :: 		
0x203A	0x2001    MOVS	R0, #1
0x203C	0xE030    B	L_end_FindSCR
;__Lib_Mmc_SDIO.c, 1830 :: 		
L___Lib_Mmc_SDIO_FindSCR212:
;__Lib_Mmc_SDIO.c, 1833 :: 		
; pscr start address is: 28 (R7)
0x203E	0x482A    LDR	R0, [PC, #168]
0x2040	0xF7FFFF1E  BL	_SDIO_ClearFlag+0
;__Lib_Mmc_SDIO.c, 1835 :: 		
0x2044	0x1D3E    ADDS	R6, R7, #4
0x2046	0xAD01    ADD	R5, SP, #4
0x2048	0x682C    LDR	R4, [R5, #0]
0x204A	0xF00402FF  AND	R2, R4, #255
0x204E	0x0613    LSLS	R3, R2, #24
0x2050	0xF404427F  AND	R2, R4, #65280
0x2054	0x0212    LSLS	R2, R2, #8
0x2056	0x4313    ORRS	R3, R2
0x2058	0xF404027F  AND	R2, R4, #16711680
0x205C	0x0A12    LSRS	R2, R2, #8
0x205E	0x4313    ORRS	R3, R2
0x2060	0xF004427F  AND	R2, R4, #-16777216
0x2064	0x0E12    LSRS	R2, R2, #24
0x2066	0xEA430202  ORR	R2, R3, R2, LSL #0
0x206A	0x6032    STR	R2, [R6, #0]
;__Lib_Mmc_SDIO.c, 1837 :: 		
0x206C	0x1D2A    ADDS	R2, R5, #4
0x206E	0x6812    LDR	R2, [R2, #0]
0x2070	0xF00202FF  AND	R2, R2, #255
0x2074	0x0613    LSLS	R3, R2, #24
0x2076	0x1D2A    ADDS	R2, R5, #4
0x2078	0x6812    LDR	R2, [R2, #0]
0x207A	0xF402427F  AND	R2, R2, #65280
0x207E	0x0212    LSLS	R2, R2, #8
0x2080	0x4313    ORRS	R3, R2
0x2082	0x1D2A    ADDS	R2, R5, #4
0x2084	0x6812    LDR	R2, [R2, #0]
0x2086	0xF402027F  AND	R2, R2, #16711680
0x208A	0x0A12    LSRS	R2, R2, #8
0x208C	0x4313    ORRS	R3, R2
0x208E	0x1D2A    ADDS	R2, R5, #4
0x2090	0x6812    LDR	R2, [R2, #0]
0x2092	0xF002427F  AND	R2, R2, #-16777216
0x2096	0x0E12    LSRS	R2, R2, #24
0x2098	0xEA430202  ORR	R2, R3, R2, LSL #0
0x209C	0x603A    STR	R2, [R7, #0]
; pscr end address is: 28 (R7)
;__Lib_Mmc_SDIO.c, 1839 :: 		
0x209E	0x2000    MOVS	R0, #0
;__Lib_Mmc_SDIO.c, 1840 :: 		
L_end_FindSCR:
0x20A0	0xF8DDE000  LDR	LR, [SP, #0]
0x20A4	0xB004    ADD	SP, SP, #16
0x20A6	0x4770    BX	LR
0x20A8	0xEC4C0001  	?ICS__Lib_Mmc_SDIO_FindSCR_tempscr_L0+0
0x20AC	0xC9F82000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+0
0x20B0	0xC9FC2000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+4
0x20B4	0xCA002000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+8
0x20B8	0xCA042000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+12
0x20BC	0xCA082000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+16
0x20C0	0x787C2000  	__Lib_Mmc_SDIO_RCA+0
0x20C4	0xFFFF000F  	#1048575
0x20C8	0xCA102000  	__Lib_Mmc_SDIO_SDIO_DataInitStructure+0
0x20CC	0xCA142000  	__Lib_Mmc_SDIO_SDIO_DataInitStructure+4
0x20D0	0xCA182000  	__Lib_Mmc_SDIO_SDIO_DataInitStructure+8
0x20D4	0xCA1C2000  	__Lib_Mmc_SDIO_SDIO_DataInitStructure+12
0x20D8	0xCA202000  	__Lib_Mmc_SDIO_SDIO_DataInitStructure+16
0x20DC	0xCA242000  	__Lib_Mmc_SDIO_SDIO_DataInitStructure+20
0x20E0	0x2C344001  	SDIO_STA+0
0x20E4	0x062A0000  	#1578
0x20E8	0x05FF0000  	#1535
; end of __Lib_Mmc_SDIO_FindSCR
_SDIO_DataConfig:
;__Lib_SDIO.c, 702 :: 		
; SDIO_DataInitStruct start address is: 0 (R0)
0x1754	0xB081    SUB	SP, SP, #4
; SDIO_DataInitStruct end address is: 0 (R0)
; SDIO_DataInitStruct start address is: 0 (R0)
;__Lib_SDIO.c, 704 :: 		
;__Lib_SDIO.c, 708 :: 		
0x1756	0x6802    LDR	R2, [R0, #0]
0x1758	0x4910    LDR	R1, [PC, #64]
0x175A	0x600A    STR	R2, [R1, #0]
;__Lib_SDIO.c, 712 :: 		
0x175C	0x1D01    ADDS	R1, R0, #4
0x175E	0x680A    LDR	R2, [R1, #0]
0x1760	0x490F    LDR	R1, [PC, #60]
0x1762	0x600A    STR	R2, [R1, #0]
;__Lib_SDIO.c, 716 :: 		
0x1764	0x490F    LDR	R1, [PC, #60]
; tmpreg start address is: 8 (R2)
0x1766	0x680A    LDR	R2, [R1, #0]
;__Lib_SDIO.c, 718 :: 		
0x1768	0xF06F01F7  MVN	R1, #247
0x176C	0xEA020301  AND	R3, R2, R1, LSL #0
; tmpreg end address is: 8 (R2)
;__Lib_SDIO.c, 723 :: 		
0x1770	0xF2000108  ADDW	R1, R0, #8
0x1774	0x680A    LDR	R2, [R1, #0]
0x1776	0xF200010C  ADDW	R1, R0, #12
0x177A	0x6809    LDR	R1, [R1, #0]
0x177C	0x430A    ORRS	R2, R1
;__Lib_SDIO.c, 724 :: 		
0x177E	0xF2000110  ADDW	R1, R0, #16
0x1782	0x6809    LDR	R1, [R1, #0]
0x1784	0x430A    ORRS	R2, R1
0x1786	0xF2000114  ADDW	R1, R0, #20
; SDIO_DataInitStruct end address is: 0 (R0)
0x178A	0x6809    LDR	R1, [R1, #0]
0x178C	0xEA420101  ORR	R1, R2, R1, LSL #0
0x1790	0xEA430201  ORR	R2, R3, R1, LSL #0
;__Lib_SDIO.c, 727 :: 		
0x1794	0x4903    LDR	R1, [PC, #12]
0x1796	0x600A    STR	R2, [R1, #0]
;__Lib_SDIO.c, 728 :: 		
L_end_SDIO_DataConfig:
0x1798	0xB001    ADD	SP, SP, #4
0x179A	0x4770    BX	LR
0x179C	0x2C244001  	SDIO_DTIMER+0
0x17A0	0x2C284001  	SDIO_DLEN+0
0x17A4	0x2C2C4001  	SDIO_DCTRL+0
; end of _SDIO_DataConfig
_SDIO_ReadData:
;__Lib_SDIO.c, 774 :: 		
0x17E4	0xB081    SUB	SP, SP, #4
;__Lib_SDIO.c, 776 :: 		
0x17E6	0x4802    LDR	R0, [PC, #8]
0x17E8	0x6800    LDR	R0, [R0, #0]
;__Lib_SDIO.c, 777 :: 		
L_end_SDIO_ReadData:
0x17EA	0xB001    ADD	SP, SP, #4
0x17EC	0x4770    BX	LR
0x17EE	0xBF00    NOP
0x17F0	0x2C804001  	SDIO_FIFO+0
; end of _SDIO_ReadData
__Lib_Mmc_SDIO_Mmc_Multi_Read_Stop_SDIO:
;__Lib_Mmc_SDIO.c, 2711 :: 		
0xB74C	0xB081    SUB	SP, SP, #4
0xB74E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_Mmc_SDIO.c, 2715 :: 		
0xB752	0x2001    MOVS	R0, #1
0xB754	0xF7FEFAFE  BL	_SDIO_StopSDIOReadWait+0
;__Lib_Mmc_SDIO.c, 2716 :: 		
0xB758	0x2000    MOVS	R0, #0
0xB75A	0xF7FEFB05  BL	_SDIO_StartSDIOReadWait+0
;__Lib_Mmc_SDIO.c, 2718 :: 		
0xB75E	0x2000    MOVS	R0, #0
0xB760	0xF7FEFEA6  BL	_SDIO_SetSDIOOperation+0
;__Lib_Mmc_SDIO.c, 2720 :: 		
0xB764	0xF04F0100  MOV	R1, #0
0xB768	0x4812    LDR	R0, [PC, #72]
0xB76A	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 2721 :: 		
0xB76C	0x4812    LDR	R0, [PC, #72]
0xB76E	0xF7F5FFF1  BL	_SDIO_DataConfig+0
;__Lib_Mmc_SDIO.c, 2723 :: 		
0xB772	0x2100    MOVS	R1, #0
0xB774	0x4811    LDR	R0, [PC, #68]
0xB776	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 2724 :: 		
0xB778	0x210C    MOVS	R1, #12
0xB77A	0x4811    LDR	R0, [PC, #68]
0xB77C	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 2725 :: 		
0xB77E	0xF04F0140  MOV	R1, #64
0xB782	0x4810    LDR	R0, [PC, #64]
0xB784	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 2726 :: 		
0xB786	0xF04F0100  MOV	R1, #0
0xB78A	0x480F    LDR	R0, [PC, #60]
0xB78C	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 2727 :: 		
0xB78E	0xF44F6180  MOV	R1, #1024
0xB792	0x480E    LDR	R0, [PC, #56]
0xB794	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 2728 :: 		
0xB796	0x4809    LDR	R0, [PC, #36]
0xB798	0xF7FAFF1E  BL	_SDIO_SendCommand+0
;__Lib_Mmc_SDIO.c, 2730 :: 		
0xB79C	0x200C    MOVS	R0, #12
0xB79E	0xF7FAFF65  BL	__Lib_Mmc_SDIO_CmdResp1Error+0
; errorStatus start address is: 8 (R2)
0xB7A2	0xB2C2    UXTB	R2, R0
;__Lib_Mmc_SDIO.c, 2731 :: 		
0xB7A4	0x480A    LDR	R0, [PC, #40]
0xB7A6	0xF7F6FB6B  BL	_SDIO_ClearFlag+0
;__Lib_Mmc_SDIO.c, 2733 :: 		
0xB7AA	0xB2D0    UXTB	R0, R2
; errorStatus end address is: 8 (R2)
;__Lib_Mmc_SDIO.c, 2734 :: 		
L_end_Mmc_Multi_Read_Stop_SDIO:
0xB7AC	0xF8DDE000  LDR	LR, [SP, #0]
0xB7B0	0xB001    ADD	SP, SP, #4
0xB7B2	0x4770    BX	LR
0xB7B4	0xCA242000  	__Lib_Mmc_SDIO_SDIO_DataInitStructure+20
0xB7B8	0xCA102000  	__Lib_Mmc_SDIO_SDIO_DataInitStructure+0
0xB7BC	0xC9F82000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+0
0xB7C0	0xC9FC2000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+4
0xB7C4	0xCA002000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+8
0xB7C8	0xCA042000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+12
0xB7CC	0xCA082000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+16
0xB7D0	0x05FF0000  	#1535
; end of __Lib_Mmc_SDIO_Mmc_Multi_Read_Stop_SDIO
_SDIO_StopSDIOReadWait:
;__Lib_SDIO.c, 855 :: 		
; newState start address is: 0 (R0)
0x9D54	0xB081    SUB	SP, SP, #4
; newState end address is: 0 (R0)
; newState start address is: 0 (R0)
;__Lib_SDIO.c, 857 :: 		
0x9D56	0x4A03    LDR	R2, [PC, #12]
0x9D58	0x6811    LDR	R1, [R2, #0]
0x9D5A	0xF3602149  BFI	R1, R0, #9, #1
; newState end address is: 0 (R0)
0x9D5E	0x6011    STR	R1, [R2, #0]
;__Lib_SDIO.c, 859 :: 		
L_end_SDIO_StopSDIOReadWait:
0x9D60	0xB001    ADD	SP, SP, #4
0x9D62	0x4770    BX	LR
0x9D64	0x2C2C4001  	SDIO_DCTRL+0
; end of _SDIO_StopSDIOReadWait
_SDIO_StartSDIOReadWait:
;__Lib_SDIO.c, 837 :: 		
; newState start address is: 0 (R0)
0x9D68	0xB081    SUB	SP, SP, #4
; newState end address is: 0 (R0)
; newState start address is: 0 (R0)
;__Lib_SDIO.c, 839 :: 		
0x9D6A	0x4A03    LDR	R2, [PC, #12]
0x9D6C	0x6811    LDR	R1, [R2, #0]
0x9D6E	0xF3602108  BFI	R1, R0, #8, #1
; newState end address is: 0 (R0)
0x9D72	0x6011    STR	R1, [R2, #0]
;__Lib_SDIO.c, 841 :: 		
L_end_SDIO_StartSDIOReadWait:
0x9D74	0xB001    ADD	SP, SP, #4
0x9D76	0x4770    BX	LR
0x9D78	0x2C2C4001  	SDIO_DCTRL+0
; end of _SDIO_StartSDIOReadWait
_SDIO_SetSDIOOperation:
;__Lib_SDIO.c, 891 :: 		
; newState start address is: 0 (R0)
0xA4B0	0xB081    SUB	SP, SP, #4
; newState end address is: 0 (R0)
; newState start address is: 0 (R0)
;__Lib_SDIO.c, 893 :: 		
0xA4B2	0x4A03    LDR	R2, [PC, #12]
0xA4B4	0x6811    LDR	R1, [R2, #0]
0xA4B6	0xF36021CB  BFI	R1, R0, #11, #1
; newState end address is: 0 (R0)
0xA4BA	0x6011    STR	R1, [R2, #0]
;__Lib_SDIO.c, 895 :: 		
L_end_SDIO_SetSDIOOperation:
0xA4BC	0xB001    ADD	SP, SP, #4
0xA4BE	0x4770    BX	LR
0xA4C0	0x2C2C4001  	SDIO_DCTRL+0
; end of _SDIO_SetSDIOOperation
__Lib_Mmc_SDIO_Mmc_Multi_Write_Stop_SDIO:
;__Lib_Mmc_SDIO.c, 2933 :: 		
0xAF7C	0xB082    SUB	SP, SP, #8
0xAF7E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_Mmc_SDIO.c, 2934 :: 		
0xAF82	0x2000    MOVS	R0, #0
0xAF84	0xF88D0004  STRB	R0, [SP, #4]
;__Lib_Mmc_SDIO.c, 2937 :: 		
; timeOut start address is: 24 (R6)
0xAF88	0x2600    MOVS	R6, #0
; timeOut end address is: 24 (R6)
;__Lib_Mmc_SDIO.c, 2942 :: 		
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Stop_SDIO389:
; timeOut start address is: 24 (R6)
0xAF8A	0x4829    LDR	R0, [PC, #164]
0xAF8C	0x6801    LDR	R1, [R0, #0]
0xAF8E	0xF06F407E  MVN	R0, #-33554432
0xAF92	0x1A41    SUB	R1, R0, R1
0xAF94	0x4827    LDR	R0, [PC, #156]
0xAF96	0x6800    LDR	R0, [R0, #0]
0xAF98	0x4288    CMP	R0, R1
0xAF9A	0xD904    BLS	L___Lib_Mmc_SDIO_Mmc_Multi_Write_Stop_SDIO495
0xAF9C	0x4826    LDR	R0, [PC, #152]
0xAF9E	0x4286    CMP	R6, R0
0xAFA0	0xD801    BHI	L___Lib_Mmc_SDIO_Mmc_Multi_Write_Stop_SDIO494
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Stop_SDIO493:
;__Lib_Mmc_SDIO.c, 2943 :: 		
0xAFA2	0x1C76    ADDS	R6, R6, #1
0xAFA4	0xE7F1    B	L___Lib_Mmc_SDIO_Mmc_Multi_Write_Stop_SDIO389
;__Lib_Mmc_SDIO.c, 2942 :: 		
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Stop_SDIO495:
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Stop_SDIO494:
;__Lib_Mmc_SDIO.c, 2946 :: 		
0xAFA6	0x4824    LDR	R0, [PC, #144]
0xAFA8	0x4286    CMP	R6, R0
0xAFAA	0xD801    BHI	L___Lib_Mmc_SDIO_Mmc_Multi_Write_Stop_SDIO500
;__Lib_Mmc_SDIO.c, 2947 :: 		
0xAFAC	0x2600    MOVS	R6, #0
; timeOut end address is: 24 (R6)
0xAFAE	0xE7FF    B	L___Lib_Mmc_SDIO_Mmc_Multi_Write_Stop_SDIO393
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Stop_SDIO500:
;__Lib_Mmc_SDIO.c, 2946 :: 		
;__Lib_Mmc_SDIO.c, 2947 :: 		
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Stop_SDIO393:
;__Lib_Mmc_SDIO.c, 2949 :: 		
; timeOut start address is: 24 (R6)
0xAFB0	0x2100    MOVS	R1, #0
0xAFB2	0x4822    LDR	R0, [PC, #136]
0xAFB4	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 2950 :: 		
0xAFB6	0x210C    MOVS	R1, #12
0xAFB8	0x4821    LDR	R0, [PC, #132]
0xAFBA	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 2951 :: 		
0xAFBC	0xF04F0140  MOV	R1, #64
0xAFC0	0x4820    LDR	R0, [PC, #128]
0xAFC2	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 2952 :: 		
0xAFC4	0xF04F0100  MOV	R1, #0
0xAFC8	0x481F    LDR	R0, [PC, #124]
0xAFCA	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 2953 :: 		
0xAFCC	0xF44F6180  MOV	R1, #1024
0xAFD0	0x481E    LDR	R0, [PC, #120]
0xAFD2	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDIO.c, 2954 :: 		
0xAFD4	0x4819    LDR	R0, [PC, #100]
0xAFD6	0xF7FBFAFF  BL	_SDIO_SendCommand+0
;__Lib_Mmc_SDIO.c, 2956 :: 		
0xAFDA	0x200C    MOVS	R0, #12
0xAFDC	0xF7FBFB46  BL	__Lib_Mmc_SDIO_CmdResp1Error+0
0xAFE0	0xB108    CBZ	R0, L___Lib_Mmc_SDIO_Mmc_Multi_Write_Stop_SDIO394
; timeOut end address is: 24 (R6)
;__Lib_Mmc_SDIO.c, 2957 :: 		
0xAFE2	0x2001    MOVS	R0, #1
0xAFE4	0xE01F    B	L_end_Mmc_Multi_Write_Stop_SDIO
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Stop_SDIO394:
;__Lib_Mmc_SDIO.c, 2959 :: 		
; timeOut start address is: 24 (R6)
0xAFE6	0x481A    LDR	R0, [PC, #104]
0xAFE8	0xF7F6FF4A  BL	_SDIO_ClearFlag+0
;__Lib_Mmc_SDIO.c, 2962 :: 		
0xAFEC	0xA801    ADD	R0, SP, #4
0xAFEE	0xF7FFFA7B  BL	__Lib_Mmc_SDIO_IsCardProgramming+0
; errorstatus start address is: 4 (R1)
0xAFF2	0xB2C1    UXTB	R1, R0
; errorstatus end address is: 4 (R1)
; timeOut end address is: 24 (R6)
;__Lib_Mmc_SDIO.c, 2964 :: 		
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Stop_SDIO395:
; errorstatus start address is: 4 (R1)
; timeOut start address is: 24 (R6)
0xAFF4	0xB989    CBNZ	R1, L___Lib_Mmc_SDIO_Mmc_Multi_Write_Stop_SDIO499
0xAFF6	0xF89D0004  LDRB	R0, [SP, #4]
0xAFFA	0x2807    CMP	R0, #7
0xAFFC	0xD004    BEQ	L___Lib_Mmc_SDIO_Mmc_Multi_Write_Stop_SDIO497
0xAFFE	0xF89D0004  LDRB	R0, [SP, #4]
0xB002	0x2806    CMP	R0, #6
0xB004	0xD000    BEQ	L___Lib_Mmc_SDIO_Mmc_Multi_Write_Stop_SDIO496
0xB006	0xE008    B	L___Lib_Mmc_SDIO_Mmc_Multi_Write_Stop_SDIO396
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Stop_SDIO497:
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Stop_SDIO496:
0xB008	0x480B    LDR	R0, [PC, #44]
0xB00A	0x4286    CMP	R6, R0
0xB00C	0xD805    BHI	L___Lib_Mmc_SDIO_Mmc_Multi_Write_Stop_SDIO498
; errorstatus end address is: 4 (R1)
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Stop_SDIO491:
;__Lib_Mmc_SDIO.c, 2966 :: 		
0xB00E	0xA801    ADD	R0, SP, #4
0xB010	0xF7FFFA6A  BL	__Lib_Mmc_SDIO_IsCardProgramming+0
; errorstatus start address is: 4 (R1)
0xB014	0xB2C1    UXTB	R1, R0
;__Lib_Mmc_SDIO.c, 2967 :: 		
0xB016	0x1C76    ADDS	R6, R6, #1
;__Lib_Mmc_SDIO.c, 2968 :: 		
0xB018	0xE7EC    B	L___Lib_Mmc_SDIO_Mmc_Multi_Write_Stop_SDIO395
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Stop_SDIO396:
;__Lib_Mmc_SDIO.c, 2964 :: 		
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Stop_SDIO499:
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Stop_SDIO498:
;__Lib_Mmc_SDIO.c, 2969 :: 		
0xB01A	0x4807    LDR	R0, [PC, #28]
0xB01C	0x4286    CMP	R6, R0
0xB01E	0xD901    BLS	L___Lib_Mmc_SDIO_Mmc_Multi_Write_Stop_SDIO501
; errorstatus end address is: 4 (R1)
; timeOut end address is: 24 (R6)
;__Lib_Mmc_SDIO.c, 2970 :: 		
; errorstatus start address is: 0 (R0)
0xB020	0x2001    MOVS	R0, #1
; errorstatus end address is: 0 (R0)
0xB022	0xE000    B	L___Lib_Mmc_SDIO_Mmc_Multi_Write_Stop_SDIO401
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Stop_SDIO501:
;__Lib_Mmc_SDIO.c, 2969 :: 		
0xB024	0xB2C8    UXTB	R0, R1
;__Lib_Mmc_SDIO.c, 2970 :: 		
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Stop_SDIO401:
;__Lib_Mmc_SDIO.c, 2972 :: 		
; errorstatus start address is: 0 (R0)
; errorstatus end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 2973 :: 		
L_end_Mmc_Multi_Write_Stop_SDIO:
0xB026	0xF8DDE000  LDR	LR, [SP, #0]
0xB02A	0xB002    ADD	SP, SP, #8
0xB02C	0x4770    BX	LR
0xB02E	0xBF00    NOP
0xB030	0xC9F42000  	__Lib_Mmc_SDIO_numberOfBytesSent+0
0xB034	0x2C304001  	SDIO_DCOUNT+0
0xB038	0xFFFF001F  	#2097151
0xB03C	0xC9F82000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+0
0xB040	0xC9FC2000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+4
0xB044	0xCA002000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+8
0xB048	0xCA042000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+12
0xB04C	0xCA082000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+16
0xB050	0x05FF0000  	#1535
; end of __Lib_Mmc_SDIO_Mmc_Multi_Write_Stop_SDIO
__Lib_Mmc_SDIO_IsCardProgramming:
;__Lib_Mmc_SDIO.c, 2051 :: 		
; pstatus start address is: 0 (R0)
0xA4E8	0xB081    SUB	SP, SP, #4
0xA4EA	0xF8CDE000  STR	LR, [SP, #0]
0xA4EE	0x4604    MOV	R4, R0
; pstatus end address is: 0 (R0)
; pstatus start address is: 16 (R4)
;__Lib_Mmc_SDIO.c, 2053 :: 		
; errorstatus start address is: 20 (R5)
0xA4F0	0x2500    MOVS	R5, #0
;__Lib_Mmc_SDIO.c, 2054 :: 		
;__Lib_Mmc_SDIO.c, 2056 :: 		
0xA4F2	0x4957    LDR	R1, [PC, #348]
0xA4F4	0x6809    LDR	R1, [R1, #0]
0xA4F6	0x040A    LSLS	R2, R1, #16
0xA4F8	0x4956    LDR	R1, [PC, #344]
0xA4FA	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2057 :: 		
0xA4FC	0x220D    MOVS	R2, #13
0xA4FE	0x4956    LDR	R1, [PC, #344]
0xA500	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2058 :: 		
0xA502	0xF04F0240  MOV	R2, #64
0xA506	0x4955    LDR	R1, [PC, #340]
0xA508	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2059 :: 		
0xA50A	0xF04F0200  MOV	R2, #0
0xA50E	0x4954    LDR	R1, [PC, #336]
0xA510	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2060 :: 		
0xA512	0xF44F6280  MOV	R2, #1024
0xA516	0x4953    LDR	R1, [PC, #332]
0xA518	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2061 :: 		
0xA51A	0x484E    LDR	R0, [PC, #312]
0xA51C	0xF7FCF85C  BL	_SDIO_SendCommand+0
;__Lib_Mmc_SDIO.c, 2063 :: 		
0xA520	0x4951    LDR	R1, [PC, #324]
; status start address is: 0 (R0)
0xA522	0x6808    LDR	R0, [R1, #0]
; pstatus end address is: 16 (R4)
; errorstatus end address is: 20 (R5)
; status end address is: 0 (R0)
0xA524	0x4623    MOV	R3, R4
0xA526	0xB2EA    UXTB	R2, R5
;__Lib_Mmc_SDIO.c, 2064 :: 		
L___Lib_Mmc_SDIO_IsCardProgramming239:
; status start address is: 0 (R0)
; errorstatus start address is: 8 (R2)
; pstatus start address is: 12 (R3)
0xA528	0xF0000145  AND	R1, R0, #69
0xA52C	0xB911    CBNZ	R1, L___Lib_Mmc_SDIO_IsCardProgramming240
; status end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 2066 :: 		
0xA52E	0x494E    LDR	R1, [PC, #312]
; status start address is: 0 (R0)
0xA530	0x6808    LDR	R0, [R1, #0]
;__Lib_Mmc_SDIO.c, 2067 :: 		
0xA532	0xE7F9    B	L___Lib_Mmc_SDIO_IsCardProgramming239
L___Lib_Mmc_SDIO_IsCardProgramming240:
;__Lib_Mmc_SDIO.c, 2069 :: 		
0xA534	0xF0000104  AND	R1, R0, #4
0xA538	0xB129    CBZ	R1, L___Lib_Mmc_SDIO_IsCardProgramming241
; errorstatus end address is: 8 (R2)
; pstatus end address is: 12 (R3)
; status end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 2071 :: 		
0xA53A	0xF04F0004  MOV	R0, #4
0xA53E	0xF7F7FC9F  BL	_SDIO_ClearFlag+0
;__Lib_Mmc_SDIO.c, 2072 :: 		
0xA542	0x2001    MOVS	R0, #1
0xA544	0xE07F    B	L_end_IsCardProgramming
;__Lib_Mmc_SDIO.c, 2073 :: 		
L___Lib_Mmc_SDIO_IsCardProgramming241:
;__Lib_Mmc_SDIO.c, 2074 :: 		
; status start address is: 0 (R0)
; pstatus start address is: 12 (R3)
; errorstatus start address is: 8 (R2)
0xA546	0xF0000101  AND	R1, R0, #1
; status end address is: 0 (R0)
0xA54A	0xB129    CBZ	R1, L___Lib_Mmc_SDIO_IsCardProgramming243
; errorstatus end address is: 8 (R2)
; pstatus end address is: 12 (R3)
;__Lib_Mmc_SDIO.c, 2076 :: 		
0xA54C	0xF04F0001  MOV	R0, #1
0xA550	0xF7F7FC96  BL	_SDIO_ClearFlag+0
;__Lib_Mmc_SDIO.c, 2077 :: 		
0xA554	0x2001    MOVS	R0, #1
0xA556	0xE076    B	L_end_IsCardProgramming
;__Lib_Mmc_SDIO.c, 2078 :: 		
L___Lib_Mmc_SDIO_IsCardProgramming243:
;__Lib_Mmc_SDIO.c, 2080 :: 		
; pstatus start address is: 12 (R3)
; errorstatus start address is: 8 (R2)
0xA558	0xF7F7FC9A  BL	_SDIO_GetCommandResponse+0
0xA55C	0xB2C1    UXTB	R1, R0
;__Lib_Mmc_SDIO.c, 2083 :: 		
0xA55E	0x290D    CMP	R1, #13
0xA560	0xD001    BEQ	L___Lib_Mmc_SDIO_IsCardProgramming244
; errorstatus end address is: 8 (R2)
; pstatus end address is: 12 (R3)
;__Lib_Mmc_SDIO.c, 2085 :: 		
0xA562	0x2001    MOVS	R0, #1
0xA564	0xE06F    B	L_end_IsCardProgramming
;__Lib_Mmc_SDIO.c, 2086 :: 		
L___Lib_Mmc_SDIO_IsCardProgramming244:
;__Lib_Mmc_SDIO.c, 2089 :: 		
; pstatus start address is: 12 (R3)
; errorstatus start address is: 8 (R2)
0xA566	0x4841    LDR	R0, [PC, #260]
0xA568	0xF7F7FC8A  BL	_SDIO_ClearFlag+0
;__Lib_Mmc_SDIO.c, 2093 :: 		
0xA56C	0x4940    LDR	R1, [PC, #256]
; respR1 start address is: 0 (R0)
0xA56E	0x6808    LDR	R0, [R1, #0]
;__Lib_Mmc_SDIO.c, 2096 :: 		
0xA570	0x0A41    LSRS	R1, R0, #9
0xA572	0xF001010F  AND	R1, R1, #15
0xA576	0xB2C9    UXTB	R1, R1
0xA578	0x7019    STRB	R1, [R3, #0]
; pstatus end address is: 12 (R3)
;__Lib_Mmc_SDIO.c, 2098 :: 		
0xA57A	0x493E    LDR	R1, [PC, #248]
0xA57C	0xEA000101  AND	R1, R0, R1, LSL #0
0xA580	0xB909    CBNZ	R1, L___Lib_Mmc_SDIO_IsCardProgramming245
; errorstatus end address is: 8 (R2)
; respR1 end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 2100 :: 		
0xA582	0x2000    MOVS	R0, #0
0xA584	0xE05F    B	L_end_IsCardProgramming
;__Lib_Mmc_SDIO.c, 2101 :: 		
L___Lib_Mmc_SDIO_IsCardProgramming245:
;__Lib_Mmc_SDIO.c, 2103 :: 		
; respR1 start address is: 0 (R0)
; errorstatus start address is: 8 (R2)
0xA586	0xF0004100  AND	R1, R0, #-2147483648
0xA58A	0xB109    CBZ	R1, L___Lib_Mmc_SDIO_IsCardProgramming246
; errorstatus end address is: 8 (R2)
; respR1 end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 2105 :: 		
0xA58C	0x2001    MOVS	R0, #1
0xA58E	0xE05A    B	L_end_IsCardProgramming
;__Lib_Mmc_SDIO.c, 2106 :: 		
L___Lib_Mmc_SDIO_IsCardProgramming246:
;__Lib_Mmc_SDIO.c, 2108 :: 		
; respR1 start address is: 0 (R0)
; errorstatus start address is: 8 (R2)
0xA590	0xF0004180  AND	R1, R0, #1073741824
0xA594	0xB109    CBZ	R1, L___Lib_Mmc_SDIO_IsCardProgramming247
; errorstatus end address is: 8 (R2)
; respR1 end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 2110 :: 		
0xA596	0x2001    MOVS	R0, #1
0xA598	0xE055    B	L_end_IsCardProgramming
;__Lib_Mmc_SDIO.c, 2111 :: 		
L___Lib_Mmc_SDIO_IsCardProgramming247:
;__Lib_Mmc_SDIO.c, 2113 :: 		
; respR1 start address is: 0 (R0)
; errorstatus start address is: 8 (R2)
0xA59A	0xF0005100  AND	R1, R0, #536870912
0xA59E	0xB109    CBZ	R1, L___Lib_Mmc_SDIO_IsCardProgramming248
; errorstatus end address is: 8 (R2)
; respR1 end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 2115 :: 		
0xA5A0	0x2001    MOVS	R0, #1
0xA5A2	0xE050    B	L_end_IsCardProgramming
;__Lib_Mmc_SDIO.c, 2116 :: 		
L___Lib_Mmc_SDIO_IsCardProgramming248:
;__Lib_Mmc_SDIO.c, 2118 :: 		
; respR1 start address is: 0 (R0)
; errorstatus start address is: 8 (R2)
0xA5A4	0xF0005180  AND	R1, R0, #268435456
0xA5A8	0xB109    CBZ	R1, L___Lib_Mmc_SDIO_IsCardProgramming249
; errorstatus end address is: 8 (R2)
; respR1 end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 2120 :: 		
0xA5AA	0x2001    MOVS	R0, #1
0xA5AC	0xE04B    B	L_end_IsCardProgramming
;__Lib_Mmc_SDIO.c, 2121 :: 		
L___Lib_Mmc_SDIO_IsCardProgramming249:
;__Lib_Mmc_SDIO.c, 2123 :: 		
; respR1 start address is: 0 (R0)
; errorstatus start address is: 8 (R2)
0xA5AE	0xF0006100  AND	R1, R0, #134217728
0xA5B2	0xB109    CBZ	R1, L___Lib_Mmc_SDIO_IsCardProgramming250
; errorstatus end address is: 8 (R2)
; respR1 end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 2125 :: 		
0xA5B4	0x2001    MOVS	R0, #1
0xA5B6	0xE046    B	L_end_IsCardProgramming
;__Lib_Mmc_SDIO.c, 2126 :: 		
L___Lib_Mmc_SDIO_IsCardProgramming250:
;__Lib_Mmc_SDIO.c, 2128 :: 		
; respR1 start address is: 0 (R0)
; errorstatus start address is: 8 (R2)
0xA5B8	0xF0006180  AND	R1, R0, #67108864
0xA5BC	0xB109    CBZ	R1, L___Lib_Mmc_SDIO_IsCardProgramming251
; errorstatus end address is: 8 (R2)
; respR1 end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 2130 :: 		
0xA5BE	0x2001    MOVS	R0, #1
0xA5C0	0xE041    B	L_end_IsCardProgramming
;__Lib_Mmc_SDIO.c, 2131 :: 		
L___Lib_Mmc_SDIO_IsCardProgramming251:
;__Lib_Mmc_SDIO.c, 2133 :: 		
; respR1 start address is: 0 (R0)
; errorstatus start address is: 8 (R2)
0xA5C2	0xF0007180  AND	R1, R0, #16777216
0xA5C6	0xB109    CBZ	R1, L___Lib_Mmc_SDIO_IsCardProgramming252
; errorstatus end address is: 8 (R2)
; respR1 end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 2135 :: 		
0xA5C8	0x2001    MOVS	R0, #1
0xA5CA	0xE03C    B	L_end_IsCardProgramming
;__Lib_Mmc_SDIO.c, 2136 :: 		
L___Lib_Mmc_SDIO_IsCardProgramming252:
;__Lib_Mmc_SDIO.c, 2138 :: 		
; respR1 start address is: 0 (R0)
; errorstatus start address is: 8 (R2)
0xA5CC	0xF4000100  AND	R1, R0, #8388608
0xA5D0	0xB109    CBZ	R1, L___Lib_Mmc_SDIO_IsCardProgramming253
; errorstatus end address is: 8 (R2)
; respR1 end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 2140 :: 		
0xA5D2	0x2001    MOVS	R0, #1
0xA5D4	0xE037    B	L_end_IsCardProgramming
;__Lib_Mmc_SDIO.c, 2141 :: 		
L___Lib_Mmc_SDIO_IsCardProgramming253:
;__Lib_Mmc_SDIO.c, 2143 :: 		
; respR1 start address is: 0 (R0)
; errorstatus start address is: 8 (R2)
0xA5D6	0xF4000180  AND	R1, R0, #4194304
0xA5DA	0xB109    CBZ	R1, L___Lib_Mmc_SDIO_IsCardProgramming254
; errorstatus end address is: 8 (R2)
; respR1 end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 2145 :: 		
0xA5DC	0x2001    MOVS	R0, #1
0xA5DE	0xE032    B	L_end_IsCardProgramming
;__Lib_Mmc_SDIO.c, 2146 :: 		
L___Lib_Mmc_SDIO_IsCardProgramming254:
;__Lib_Mmc_SDIO.c, 2148 :: 		
; respR1 start address is: 0 (R0)
; errorstatus start address is: 8 (R2)
0xA5E0	0xF4001100  AND	R1, R0, #2097152
0xA5E4	0xB109    CBZ	R1, L___Lib_Mmc_SDIO_IsCardProgramming255
; errorstatus end address is: 8 (R2)
; respR1 end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 2150 :: 		
0xA5E6	0x2001    MOVS	R0, #1
0xA5E8	0xE02D    B	L_end_IsCardProgramming
;__Lib_Mmc_SDIO.c, 2151 :: 		
L___Lib_Mmc_SDIO_IsCardProgramming255:
;__Lib_Mmc_SDIO.c, 2153 :: 		
; respR1 start address is: 0 (R0)
; errorstatus start address is: 8 (R2)
0xA5EA	0xF4001180  AND	R1, R0, #1048576
0xA5EE	0xB109    CBZ	R1, L___Lib_Mmc_SDIO_IsCardProgramming256
; errorstatus end address is: 8 (R2)
; respR1 end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 2155 :: 		
0xA5F0	0x2001    MOVS	R0, #1
0xA5F2	0xE028    B	L_end_IsCardProgramming
;__Lib_Mmc_SDIO.c, 2156 :: 		
L___Lib_Mmc_SDIO_IsCardProgramming256:
;__Lib_Mmc_SDIO.c, 2158 :: 		
; respR1 start address is: 0 (R0)
; errorstatus start address is: 8 (R2)
0xA5F4	0xF4002100  AND	R1, R0, #524288
0xA5F8	0xB109    CBZ	R1, L___Lib_Mmc_SDIO_IsCardProgramming257
; errorstatus end address is: 8 (R2)
; respR1 end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 2160 :: 		
0xA5FA	0x2001    MOVS	R0, #1
0xA5FC	0xE023    B	L_end_IsCardProgramming
;__Lib_Mmc_SDIO.c, 2161 :: 		
L___Lib_Mmc_SDIO_IsCardProgramming257:
;__Lib_Mmc_SDIO.c, 2163 :: 		
; respR1 start address is: 0 (R0)
; errorstatus start address is: 8 (R2)
0xA5FE	0xF4002180  AND	R1, R0, #262144
0xA602	0xB109    CBZ	R1, L___Lib_Mmc_SDIO_IsCardProgramming258
; errorstatus end address is: 8 (R2)
; respR1 end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 2165 :: 		
0xA604	0x2001    MOVS	R0, #1
0xA606	0xE01E    B	L_end_IsCardProgramming
;__Lib_Mmc_SDIO.c, 2166 :: 		
L___Lib_Mmc_SDIO_IsCardProgramming258:
;__Lib_Mmc_SDIO.c, 2168 :: 		
; respR1 start address is: 0 (R0)
; errorstatus start address is: 8 (R2)
0xA608	0xF4003100  AND	R1, R0, #131072
0xA60C	0xB109    CBZ	R1, L___Lib_Mmc_SDIO_IsCardProgramming259
; errorstatus end address is: 8 (R2)
; respR1 end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 2170 :: 		
0xA60E	0x2001    MOVS	R0, #1
0xA610	0xE019    B	L_end_IsCardProgramming
;__Lib_Mmc_SDIO.c, 2171 :: 		
L___Lib_Mmc_SDIO_IsCardProgramming259:
;__Lib_Mmc_SDIO.c, 2173 :: 		
; respR1 start address is: 0 (R0)
; errorstatus start address is: 8 (R2)
0xA612	0xF4003180  AND	R1, R0, #65536
0xA616	0xB109    CBZ	R1, L___Lib_Mmc_SDIO_IsCardProgramming260
; errorstatus end address is: 8 (R2)
; respR1 end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 2175 :: 		
0xA618	0x2001    MOVS	R0, #1
0xA61A	0xE014    B	L_end_IsCardProgramming
;__Lib_Mmc_SDIO.c, 2176 :: 		
L___Lib_Mmc_SDIO_IsCardProgramming260:
;__Lib_Mmc_SDIO.c, 2178 :: 		
; respR1 start address is: 0 (R0)
; errorstatus start address is: 8 (R2)
0xA61C	0xF4004100  AND	R1, R0, #32768
0xA620	0xB109    CBZ	R1, L___Lib_Mmc_SDIO_IsCardProgramming261
; errorstatus end address is: 8 (R2)
; respR1 end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 2180 :: 		
0xA622	0x2001    MOVS	R0, #1
0xA624	0xE00F    B	L_end_IsCardProgramming
;__Lib_Mmc_SDIO.c, 2181 :: 		
L___Lib_Mmc_SDIO_IsCardProgramming261:
;__Lib_Mmc_SDIO.c, 2183 :: 		
; respR1 start address is: 0 (R0)
; errorstatus start address is: 8 (R2)
0xA626	0xF4004180  AND	R1, R0, #16384
0xA62A	0xB109    CBZ	R1, L___Lib_Mmc_SDIO_IsCardProgramming262
; errorstatus end address is: 8 (R2)
; respR1 end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 2185 :: 		
0xA62C	0x2001    MOVS	R0, #1
0xA62E	0xE00A    B	L_end_IsCardProgramming
;__Lib_Mmc_SDIO.c, 2186 :: 		
L___Lib_Mmc_SDIO_IsCardProgramming262:
;__Lib_Mmc_SDIO.c, 2188 :: 		
; respR1 start address is: 0 (R0)
; errorstatus start address is: 8 (R2)
0xA630	0xF4005100  AND	R1, R0, #8192
0xA634	0xB109    CBZ	R1, L___Lib_Mmc_SDIO_IsCardProgramming263
; errorstatus end address is: 8 (R2)
; respR1 end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 2190 :: 		
0xA636	0x2001    MOVS	R0, #1
0xA638	0xE005    B	L_end_IsCardProgramming
;__Lib_Mmc_SDIO.c, 2191 :: 		
L___Lib_Mmc_SDIO_IsCardProgramming263:
;__Lib_Mmc_SDIO.c, 2193 :: 		
; respR1 start address is: 0 (R0)
; errorstatus start address is: 8 (R2)
0xA63A	0xF0000108  AND	R1, R0, #8
; respR1 end address is: 0 (R0)
0xA63E	0xB109    CBZ	R1, L___Lib_Mmc_SDIO_IsCardProgramming264
; errorstatus end address is: 8 (R2)
;__Lib_Mmc_SDIO.c, 2195 :: 		
0xA640	0x2001    MOVS	R0, #1
0xA642	0xE000    B	L_end_IsCardProgramming
;__Lib_Mmc_SDIO.c, 2196 :: 		
L___Lib_Mmc_SDIO_IsCardProgramming264:
;__Lib_Mmc_SDIO.c, 2198 :: 		
; errorstatus start address is: 8 (R2)
0xA644	0xB2D0    UXTB	R0, R2
; errorstatus end address is: 8 (R2)
;__Lib_Mmc_SDIO.c, 2199 :: 		
L_end_IsCardProgramming:
0xA646	0xF8DDE000  LDR	LR, [SP, #0]
0xA64A	0xB001    ADD	SP, SP, #4
0xA64C	0x4770    BX	LR
0xA64E	0xBF00    NOP
0xA650	0x787C2000  	__Lib_Mmc_SDIO_RCA+0
0xA654	0xC9F82000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+0
0xA658	0xC9FC2000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+4
0xA65C	0xCA002000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+8
0xA660	0xCA042000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+12
0xA664	0xCA082000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+16
0xA668	0x2C344001  	SDIO_STA+0
0xA66C	0x05FF0000  	#1535
0xA670	0x2C144001  	SDIO_RESP1+0
0xA674	0xE008FDFF  	#-33562616
; end of __Lib_Mmc_SDIO_IsCardProgramming
G2C_STM32_M4_hal_uartRead:
;__hal_stm32.c, 147 :: 		
0xF6E8	0xB081    SUB	SP, SP, #4
0xF6EA	0xF8CDE000  STR	LR, [SP, #0]
;__hal_stm32.c, 149 :: 		
0xF6EE	0x4C04    LDR	R4, [PC, #16]
0xF6F0	0x6824    LDR	R4, [R4, #0]
0xF6F2	0x47A0    BLX	R4
0xF6F4	0xB2C0    UXTB	R0, R0
;__hal_stm32.c, 150 :: 		
L_end_hal_uartRead:
0xF6F6	0xF8DDE000  LDR	LR, [SP, #0]
0xF6FA	0xB001    ADD	SP, SP, #4
0xF6FC	0x4770    BX	LR
0xF6FE	0xBF00    NOP
0xF700	0x79E82000  	G2C_STM32_M4_fp_uartRead+0
; end of G2C_STM32_M4_hal_uartRead
_g2c_putc:
;G2C_STM32_M4.c, 607 :: 		
; rxInput start address is: 0 (R0)
0xF704	0xB081    SUB	SP, SP, #4
; rxInput end address is: 0 (R0)
; rxInput start address is: 0 (R0)
;G2C_STM32_M4.c, 609 :: 		
0xF706	0x2200    MOVS	R2, #0
0xF708	0x4915    LDR	R1, [PC, #84]
0xF70A	0x700A    STRB	R2, [R1, #0]
0xF70C	0x2200    MOVS	R2, #0
0xF70E	0x4915    LDR	R1, [PC, #84]
0xF710	0x700A    STRB	R2, [R1, #0]
0xF712	0x2201    MOVS	R2, #1
0xF714	0x4914    LDR	R1, [PC, #80]
0xF716	0x700A    STRB	R2, [R1, #0]
;G2C_STM32_M4.c, 610 :: 		
0xF718	0x2200    MOVS	R2, #0
0xF71A	0x4914    LDR	R1, [PC, #80]
0xF71C	0x600A    STR	R2, [R1, #0]
0xF71E	0x2201    MOVS	R2, #1
0xF720	0x4913    LDR	R1, [PC, #76]
0xF722	0x700A    STRB	R2, [R1, #0]
;G2C_STM32_M4.c, 611 :: 		
0xF724	0x4913    LDR	R1, [PC, #76]
0xF726	0x880A    LDRH	R2, [R1, #0]
0xF728	0x4913    LDR	R1, [PC, #76]
0xF72A	0x1889    ADDS	R1, R1, R2
0xF72C	0x7008    STRB	R0, [R1, #0]
; rxInput end address is: 0 (R0)
0xF72E	0x4911    LDR	R1, [PC, #68]
0xF730	0x8809    LDRH	R1, [R1, #0]
0xF732	0x1C4A    ADDS	R2, R1, #1
0xF734	0x490F    LDR	R1, [PC, #60]
0xF736	0x800A    STRH	R2, [R1, #0]
;G2C_STM32_M4.c, 613 :: 		
0xF738	0x490E    LDR	R1, [PC, #56]
0xF73A	0x880A    LDRH	R2, [R1, #0]
0xF73C	0x490F    LDR	R1, [PC, #60]
0xF73E	0x428A    CMP	R2, R1
0xF740	0xD302    BCC	L_g2c_putc52
;G2C_STM32_M4.c, 615 :: 		
0xF742	0x2201    MOVS	R2, #1
0xF744	0x490E    LDR	R1, [PC, #56]
0xF746	0x700A    STRB	R2, [R1, #0]
;G2C_STM32_M4.c, 616 :: 		
L_g2c_putc52:
;G2C_STM32_M4.c, 618 :: 		
0xF748	0x490A    LDR	R1, [PC, #40]
0xF74A	0x8809    LDRH	R1, [R1, #0]
0xF74C	0xF1B10FFF  CMP	R1, #255
0xF750	0xD104    BNE	L_g2c_putc53
;G2C_STM32_M4.c, 620 :: 		
0xF752	0x4908    LDR	R1, [PC, #32]
0xF754	0x8809    LDRH	R1, [R1, #0]
0xF756	0x1E4A    SUBS	R2, R1, #1
0xF758	0x4906    LDR	R1, [PC, #24]
0xF75A	0x800A    STRH	R2, [R1, #0]
;G2C_STM32_M4.c, 621 :: 		
L_g2c_putc53:
;G2C_STM32_M4.c, 622 :: 		
L_end_g2c_putc:
0xF75C	0xB001    ADD	SP, SP, #4
0xF75E	0x4770    BX	LR
0xF760	0x78BE2000  	G2C_STM32_M4_f_wdog_timeout+0
0xF764	0x78BF2000  	G2C_STM32_M4_f_response_ready+0
0xF768	0x78DC2000  	G2C_STM32_M4_f_sequence_active+0
0xF76C	0x78E02000  	G2C_STM32_M4_c_timer+0
0xF770	0x78DD2000  	G2C_STM32_M4_f_timer_active+0
0xF774	0x78E42000  	G2C_STM32_M4_rxBuff+0
0xF778	0x78E62000  	G2C_STM32_M4_rxBuff+2
0xF77C	0x00C00000  	__G2C_BUF_WARNING
0xF780	0x78DE2000  	G2C_STM32_M4_f_buffer_warning+0
; end of _g2c_putc
G2C_STM32_M4_createEvent:
;G2C_STM32_M4.c, 534 :: 		
0xF830	0xB089    SUB	SP, SP, #36
0xF832	0xF8CDE000  STR	LR, [SP, #0]
0xF836	0x9006    STR	R0, [SP, #24]
0xF838	0x9107    STR	R1, [SP, #28]
;G2C_STM32_M4.c, 536 :: 		
;G2C_STM32_M4.c, 537 :: 		
;G2C_STM32_M4.c, 538 :: 		
;G2C_STM32_M4.c, 539 :: 		
;G2C_STM32_M4.c, 540 :: 		
;G2C_STM32_M4.c, 542 :: 		
0xF83A	0xF10D0B04  ADD	R11, SP, #4
0xF83E	0xF10B0A11  ADD	R10, R11, #17
0xF842	0xF8DFC0B0  LDR	R12, [PC, #176]
0xF846	0xF7F2FC51  BL	___CC2DW+0
;G2C_STM32_M4.c, 545 :: 		
0xF84A	0x2300    MOVS	R3, #0
0xF84C	0x2207    MOVS	R2, #7
0xF84E	0x492A    LDR	R1, [PC, #168]
0xF850	0x9806    LDR	R0, [SP, #24]
0xF852	0xF7FBFBFF  BL	G2C_STM32_M4_searchLut+0
0xF856	0xF88D0020  STRB	R0, [SP, #32]
;G2C_STM32_M4.c, 546 :: 		
0xF85A	0x2301    MOVS	R3, #1
0xF85C	0x2207    MOVS	R2, #7
0xF85E	0x4926    LDR	R1, [PC, #152]
0xF860	0x9806    LDR	R0, [SP, #24]
0xF862	0xF7FBFBF7  BL	G2C_STM32_M4_searchLut+0
0xF866	0xF88D0021  STRB	R0, [SP, #33]
;G2C_STM32_M4.c, 547 :: 		
0xF86A	0x2300    MOVS	R3, #0
0xF86C	0x2206    MOVS	R2, #6
0xF86E	0x4923    LDR	R1, [PC, #140]
0xF870	0x9806    LDR	R0, [SP, #24]
0xF872	0xF7FBFBEF  BL	G2C_STM32_M4_searchLut+0
0xF876	0xF88D0022  STRB	R0, [SP, #34]
;G2C_STM32_M4.c, 548 :: 		
0xF87A	0x2301    MOVS	R3, #1
0xF87C	0x2206    MOVS	R2, #6
0xF87E	0x491F    LDR	R1, [PC, #124]
0xF880	0x9806    LDR	R0, [SP, #24]
0xF882	0xF7FBFBE7  BL	G2C_STM32_M4_searchLut+0
; endOff start address is: 4 (R1)
0xF886	0xB2C1    UXTB	R1, R0
;G2C_STM32_M4.c, 550 :: 		
0xF888	0xB908    CBNZ	R0, L_G2C_STM32_M4_createEvent84
; endOff end address is: 4 (R1)
;G2C_STM32_M4.c, 552 :: 		
; endOff start address is: 0 (R0)
0xF88A	0x2010    MOVS	R0, #16
; endOff end address is: 0 (R0)
;G2C_STM32_M4.c, 553 :: 		
0xF88C	0xE000    B	L_G2C_STM32_M4_createEvent50
L_G2C_STM32_M4_createEvent84:
;G2C_STM32_M4.c, 550 :: 		
0xF88E	0xB2C8    UXTB	R0, R1
;G2C_STM32_M4.c, 553 :: 		
L_G2C_STM32_M4_createEvent50:
;G2C_STM32_M4.c, 556 :: 		
; endOff start address is: 0 (R0)
0xF890	0xF89D2021  LDRB	R2, [SP, #33]
0xF894	0x1A84    SUB	R4, R0, R2
; endOff end address is: 0 (R0)
0xF896	0xF89D3021  LDRB	R3, [SP, #33]
0xF89A	0x9A06    LDR	R2, [SP, #24]
0xF89C	0x18D3    ADDS	R3, R2, R3
0xF89E	0xAA01    ADD	R2, SP, #4
0xF8A0	0x4619    MOV	R1, R3
0xF8A2	0x4610    MOV	R0, R2
0xF8A4	0xB2A2    UXTH	R2, R4
0xF8A6	0xF7FBFF0B  BL	G2C_STM32_M4__strncpy+0
;G2C_STM32_M4.c, 557 :: 		
0xF8AA	0xAA01    ADD	R2, SP, #4
0xF8AC	0x4610    MOV	R0, R2
0xF8AE	0xF7FBFF21  BL	G2C_STM32_M4_locateHandler+0
; hIdx start address is: 4 (R1)
0xF8B2	0xB2C1    UXTB	R1, R0
;G2C_STM32_M4.c, 558 :: 		
0xF8B4	0xB2C2    UXTB	R2, R0
0xF8B6	0x0113    LSLS	R3, R2, #4
0xF8B8	0x4A11    LDR	R2, [PC, #68]
0xF8BA	0x18D2    ADDS	R2, R2, R3
0xF8BC	0x320C    ADDS	R2, #12
0xF8BE	0x6813    LDR	R3, [R2, #0]
0xF8C0	0x9A07    LDR	R2, [SP, #28]
0xF8C2	0x6013    STR	R3, [R2, #0]
;G2C_STM32_M4.c, 559 :: 		
0xF8C4	0x9A07    LDR	R2, [SP, #28]
0xF8C6	0x1D14    ADDS	R4, R2, #4
0xF8C8	0x010B    LSLS	R3, R1, #4
; hIdx end address is: 4 (R1)
0xF8CA	0x4A0D    LDR	R2, [PC, #52]
0xF8CC	0x18D2    ADDS	R2, R2, R3
0xF8CE	0x3208    ADDS	R2, #8
0xF8D0	0x6812    LDR	R2, [R2, #0]
0xF8D2	0x6022    STR	R2, [R4, #0]
;G2C_STM32_M4.c, 560 :: 		
0xF8D4	0x9A07    LDR	R2, [SP, #28]
0xF8D6	0xF2020308  ADDW	R3, R2, #8
0xF8DA	0xF89D2020  LDRB	R2, [SP, #32]
0xF8DE	0x701A    STRB	R2, [R3, #0]
;G2C_STM32_M4.c, 561 :: 		
0xF8E0	0x9A07    LDR	R2, [SP, #28]
0xF8E2	0x3208    ADDS	R2, #8
0xF8E4	0x1C53    ADDS	R3, R2, #1
0xF8E6	0xF89D2022  LDRB	R2, [SP, #34]
0xF8EA	0x701A    STRB	R2, [R3, #0]
;G2C_STM32_M4.c, 562 :: 		
L_end_createEvent:
0xF8EC	0xF8DDE000  LDR	LR, [SP, #0]
0xF8F0	0xB009    ADD	SP, SP, #36
0xF8F2	0x4770    BX	LR
0xF8F4	0xEC240001  	?ICSG2C_STM32_M4_createEvent_tmp_L0+0
0xF8F8	0x00052000  	G2C_STM32_M4_LUT_START_MARK+0
0xF8FC	0x001A2000  	G2C_STM32_M4_LUT_END_MARK+0
0xF900	0x79F02000  	G2C_STM32_M4_hdlBuff+4
; end of G2C_STM32_M4_createEvent
G2C_STM32_M4_searchLut:
;G2C_STM32_M4.c, 500 :: 		
; pInput start address is: 0 (R0)
0xB054	0xB085    SUB	SP, SP, #20
0xB056	0xF8CDE000  STR	LR, [SP, #0]
0xB05A	0x4682    MOV	R10, R0
0xB05C	0x9102    STR	R1, [SP, #8]
0xB05E	0xF88D200C  STRB	R2, [SP, #12]
0xB062	0xF88D3010  STRB	R3, [SP, #16]
; pInput end address is: 0 (R0)
; pInput start address is: 40 (R10)
;G2C_STM32_M4.c, 502 :: 		
;G2C_STM32_M4.c, 503 :: 		
;G2C_STM32_M4.c, 504 :: 		
;G2C_STM32_M4.c, 505 :: 		
;G2C_STM32_M4.c, 507 :: 		
0xB066	0x4650    MOV	R0, R10
0xB068	0xF7FFF976  BL	G2C_STM32_M4__strlen+0
0xB06C	0xF88D0011  STRB	R0, [SP, #17]
0xB070	0xB2C4    UXTB	R4, R0
0xB072	0x2C10    CMP	R4, #16
0xB074	0xD902    BLS	L_G2C_STM32_M4_searchLut39
;G2C_STM32_M4.c, 509 :: 		
0xB076	0x2410    MOVS	R4, #16
0xB078	0xF88D4011  STRB	R4, [SP, #17]
;G2C_STM32_M4.c, 510 :: 		
L_G2C_STM32_M4_searchLut39:
;G2C_STM32_M4.c, 512 :: 		
; lutIdx start address is: 28 (R7)
0xB07C	0x2701    MOVS	R7, #1
; lutIdx end address is: 28 (R7)
; pInput end address is: 40 (R10)
0xB07E	0x4651    MOV	R1, R10
L_G2C_STM32_M4_searchLut40:
; lutIdx start address is: 28 (R7)
; pInput start address is: 4 (R1)
0xB080	0xF89D400C  LDRB	R4, [SP, #12]
0xB084	0x42A7    CMP	R7, R4
0xB086	0xD23F    BCS	L_G2C_STM32_M4_searchLut41
;G2C_STM32_M4.c, 514 :: 		
0xB088	0x2403    MOVS	R4, #3
0xB08A	0xFB04F507  MUL	R5, R4, R7
0xB08E	0x9C02    LDR	R4, [SP, #8]
0xB090	0x1964    ADDS	R4, R4, R5
0xB092	0x9101    STR	R1, [SP, #4]
0xB094	0x4620    MOV	R0, R4
0xB096	0xF7FFF95F  BL	G2C_STM32_M4__strlen+0
0xB09A	0x9901    LDR	R1, [SP, #4]
; lutLen start address is: 8 (R2)
0xB09C	0xB2C2    UXTB	R2, R0
;G2C_STM32_M4.c, 516 :: 		
; inOff start address is: 48 (R12)
0xB09E	0xF2400C00  MOVW	R12, #0
; lutIdx end address is: 28 (R7)
; pInput end address is: 4 (R1)
; lutLen end address is: 8 (R2)
; inOff end address is: 48 (R12)
0xB0A2	0x468A    MOV	R10, R1
0xB0A4	0xB2F9    UXTB	R1, R7
0xB0A6	0xFA5FFB8C  UXTB	R11, R12
0xB0AA	0xFA5FFC82  UXTB	R12, R2
L_G2C_STM32_M4_searchLut43:
; lutLen start address is: 48 (R12)
; inOff start address is: 44 (R11)
; lutLen start address is: 48 (R12)
; lutLen end address is: 48 (R12)
; pInput start address is: 40 (R10)
; lutIdx start address is: 4 (R1)
0xB0AE	0xF89D4011  LDRB	R4, [SP, #17]
0xB0B2	0x45A3    CMP	R11, R4
0xB0B4	0xD223    BCS	L_G2C_STM32_M4_searchLut44
; lutLen end address is: 48 (R12)
;G2C_STM32_M4.c, 518 :: 		
; lutLen start address is: 48 (R12)
0xB0B6	0xEB0A060B  ADD	R6, R10, R11, LSL #0
0xB0BA	0x2403    MOVS	R4, #3
0xB0BC	0xFB04F501  MUL	R5, R4, R1
0xB0C0	0x9C02    LDR	R4, [SP, #8]
0xB0C2	0x1964    ADDS	R4, R4, R5
0xB0C4	0xF88D1004  STRB	R1, [SP, #4]
0xB0C8	0xFA5FF28C  UXTB	R2, R12
0xB0CC	0x4631    MOV	R1, R6
0xB0CE	0x4620    MOV	R0, R4
0xB0D0	0xF7FFF956  BL	G2C_STM32_M4__strncmp+0
0xB0D4	0xF89D1004  LDRB	R1, [SP, #4]
0xB0D8	0xB958    CBNZ	R0, L_G2C_STM32_M4_searchLut46
;G2C_STM32_M4.c, 520 :: 		
0xB0DA	0xF89D4010  LDRB	R4, [SP, #16]
0xB0DE	0xB90C    CBNZ	R4, L_G2C_STM32_M4_searchLut47
; inOff end address is: 44 (R11)
; lutLen end address is: 48 (R12)
; pInput end address is: 40 (R10)
;G2C_STM32_M4.c, 522 :: 		
0xB0E0	0xB2C8    UXTB	R0, R1
; lutIdx end address is: 4 (R1)
0xB0E2	0xE012    B	L_end_searchLut
;G2C_STM32_M4.c, 523 :: 		
L_G2C_STM32_M4_searchLut47:
;G2C_STM32_M4.c, 524 :: 		
; lutIdx start address is: 4 (R1)
; pInput start address is: 40 (R10)
; lutLen start address is: 48 (R12)
; inOff start address is: 44 (R11)
0xB0E4	0xF89D4010  LDRB	R4, [SP, #16]
0xB0E8	0x2C01    CMP	R4, #1
0xB0EA	0xD102    BNE	L_G2C_STM32_M4_searchLut49
; lutLen end address is: 48 (R12)
; pInput end address is: 40 (R10)
; lutIdx end address is: 4 (R1)
;G2C_STM32_M4.c, 526 :: 		
0xB0EC	0xFA5FF08B  UXTB	R0, R11
; inOff end address is: 44 (R11)
0xB0F0	0xE00B    B	L_end_searchLut
;G2C_STM32_M4.c, 527 :: 		
L_G2C_STM32_M4_searchLut49:
;G2C_STM32_M4.c, 528 :: 		
; lutIdx start address is: 4 (R1)
; pInput start address is: 40 (R10)
; lutLen start address is: 48 (R12)
; inOff start address is: 44 (R11)
L_G2C_STM32_M4_searchLut46:
;G2C_STM32_M4.c, 516 :: 		
0xB0F2	0xF10B0401  ADD	R4, R11, #1
; inOff end address is: 44 (R11)
; inOff start address is: 0 (R0)
0xB0F6	0xB2E0    UXTB	R0, R4
;G2C_STM32_M4.c, 529 :: 		
; lutLen end address is: 48 (R12)
; inOff end address is: 0 (R0)
0xB0F8	0xFA5FFB80  UXTB	R11, R0
0xB0FC	0xE7D7    B	L_G2C_STM32_M4_searchLut43
L_G2C_STM32_M4_searchLut44:
;G2C_STM32_M4.c, 512 :: 		
0xB0FE	0x1C4C    ADDS	R4, R1, #1
; lutIdx end address is: 4 (R1)
; lutIdx start address is: 20 (R5)
0xB100	0xB2E5    UXTB	R5, R4
;G2C_STM32_M4.c, 530 :: 		
0xB102	0x4651    MOV	R1, R10
; pInput end address is: 40 (R10)
; lutIdx end address is: 20 (R5)
0xB104	0xB2EF    UXTB	R7, R5
0xB106	0xE7BB    B	L_G2C_STM32_M4_searchLut40
L_G2C_STM32_M4_searchLut41:
;G2C_STM32_M4.c, 531 :: 		
0xB108	0x2000    MOVS	R0, #0
;G2C_STM32_M4.c, 532 :: 		
L_end_searchLut:
0xB10A	0xF8DDE000  LDR	LR, [SP, #0]
0xB10E	0xB005    ADD	SP, SP, #20
0xB110	0x4770    BX	LR
; end of G2C_STM32_M4_searchLut
G2C_STM32_M4__strlen:
;G2C_STM32_M4.c, 377 :: 		
; s start address is: 0 (R0)
0xA358	0xB081    SUB	SP, SP, #4
0xA35A	0x4601    MOV	R1, R0
; s end address is: 0 (R0)
; s start address is: 4 (R1)
;G2C_STM32_M4.c, 379 :: 		
; i start address is: 12 (R3)
0xA35C	0xF2400300  MOVW	R3, #0
;G2C_STM32_M4.c, 380 :: 		
; c start address is: 0 (R0)
0xA360	0xF2400000  MOVW	R0, #0
; s end address is: 4 (R1)
; c end address is: 0 (R0)
; i end address is: 12 (R3)
0xA364	0xB282    UXTH	R2, R0
0xA366	0x4608    MOV	R0, R1
;G2C_STM32_M4.c, 382 :: 		
L_G2C_STM32_M4__strlen23:
; c start address is: 8 (R2)
; i start address is: 12 (R3)
; s start address is: 0 (R0)
0xA368	0x18C1    ADDS	R1, R0, R3
0xA36A	0x7809    LDRB	R1, [R1, #0]
0xA36C	0xB121    CBZ	R1, L_G2C_STM32_M4__strlen24
;G2C_STM32_M4.c, 384 :: 		
0xA36E	0x1C5B    ADDS	R3, R3, #1
0xA370	0xB29B    UXTH	R3, R3
;G2C_STM32_M4.c, 385 :: 		
0xA372	0x1C52    ADDS	R2, R2, #1
0xA374	0xB292    UXTH	R2, R2
;G2C_STM32_M4.c, 386 :: 		
; s end address is: 0 (R0)
; i end address is: 12 (R3)
0xA376	0xE7F7    B	L_G2C_STM32_M4__strlen23
L_G2C_STM32_M4__strlen24:
;G2C_STM32_M4.c, 388 :: 		
0xA378	0xB290    UXTH	R0, R2
; c end address is: 8 (R2)
;G2C_STM32_M4.c, 389 :: 		
L_end__strlen:
0xA37A	0xB001    ADD	SP, SP, #4
0xA37C	0x4770    BX	LR
; end of G2C_STM32_M4__strlen
G2C_STM32_M4__strncmp:
;G2C_STM32_M4.c, 309 :: 		
; count start address is: 8 (R2)
; ct start address is: 4 (R1)
; cs start address is: 0 (R0)
0xA380	0xB081    SUB	SP, SP, #4
0xA382	0xB293    UXTH	R3, R2
0xA384	0x460A    MOV	R2, R1
0xA386	0x4601    MOV	R1, R0
; count end address is: 8 (R2)
; ct end address is: 4 (R1)
; cs end address is: 0 (R0)
; cs start address is: 4 (R1)
; ct start address is: 8 (R2)
; count start address is: 12 (R3)
;G2C_STM32_M4.c, 313 :: 		
; i start address is: 16 (R4)
0xA388	0xF2400400  MOVW	R4, #0
;G2C_STM32_M4.c, 314 :: 		
; j start address is: 0 (R0)
0xA38C	0xF2400000  MOVW	R0, #0
; ct end address is: 8 (R2)
; count end address is: 12 (R3)
; j end address is: 0 (R0)
; i end address is: 16 (R4)
0xA390	0xFA1FF880  UXTH	R8, R0
0xA394	0x4610    MOV	R0, R2
0xA396	0xB29A    UXTH	R2, R3
;G2C_STM32_M4.c, 316 :: 		
L_G2C_STM32_M4__strncmp8:
; j start address is: 32 (R8)
; ct start address is: 0 (R0)
; i start address is: 16 (R4)
; count start address is: 8 (R2)
; ct start address is: 0 (R0)
; ct end address is: 0 (R0)
; cs start address is: 4 (R1)
; cs end address is: 4 (R1)
0xA398	0xB1EA    CBZ	R2, L_G2C_STM32_M4__strncmp9
; ct end address is: 0 (R0)
; cs end address is: 4 (R1)
;G2C_STM32_M4.c, 318 :: 		
; cs start address is: 4 (R1)
; ct start address is: 0 (R0)
0xA39A	0x190B    ADDS	R3, R1, R4
0xA39C	0x781D    LDRB	R5, [R3, #0]
; c1 start address is: 24 (R6)
0xA39E	0xB2EE    UXTB	R6, R5
0xA3A0	0x1C63    ADDS	R3, R4, #1
; i end address is: 16 (R4)
; i start address is: 28 (R7)
0xA3A2	0xB29F    UXTH	R7, R3
;G2C_STM32_M4.c, 319 :: 		
0xA3A4	0xEB000308  ADD	R3, R0, R8, LSL #0
0xA3A8	0x781C    LDRB	R4, [R3, #0]
; c2 start address is: 36 (R9)
0xA3AA	0xFA5FF984  UXTB	R9, R4
0xA3AE	0xF1080801  ADD	R8, R8, #1
0xA3B2	0xFA1FF888  UXTH	R8, R8
;G2C_STM32_M4.c, 321 :: 		
0xA3B6	0x42A5    CMP	R5, R4
0xA3B8	0xD007    BEQ	L_G2C_STM32_M4__strncmp10
; ct end address is: 0 (R0)
; cs end address is: 4 (R1)
; i end address is: 28 (R7)
; j end address is: 32 (R8)
; count end address is: 8 (R2)
;G2C_STM32_M4.c, 323 :: 		
0xA3BA	0x454E    CMP	R6, R9
0xA3BC	0xD202    BCS	L_G2C_STM32_M4__strncmp11
; c1 end address is: 24 (R6)
; c2 end address is: 36 (R9)
; ?FLOC__G2C_STM32_M4__strncmp?T55 start address is: 0 (R0)
0xA3BE	0x20FF    MOVS	R0, #-1
0xA3C0	0xB240    SXTB	R0, R0
; ?FLOC__G2C_STM32_M4__strncmp?T55 end address is: 0 (R0)
0xA3C2	0xE001    B	L_G2C_STM32_M4__strncmp12
L_G2C_STM32_M4__strncmp11:
; ?FLOC__G2C_STM32_M4__strncmp?T55 start address is: 0 (R0)
0xA3C4	0x2001    MOVS	R0, #1
0xA3C6	0xB240    SXTB	R0, R0
; ?FLOC__G2C_STM32_M4__strncmp?T55 end address is: 0 (R0)
L_G2C_STM32_M4__strncmp12:
; ?FLOC__G2C_STM32_M4__strncmp?T55 start address is: 0 (R0)
; ?FLOC__G2C_STM32_M4__strncmp?T55 end address is: 0 (R0)
0xA3C8	0xE007    B	L_end__strncmp
;G2C_STM32_M4.c, 324 :: 		
L_G2C_STM32_M4__strncmp10:
;G2C_STM32_M4.c, 325 :: 		
; count start address is: 8 (R2)
; j start address is: 32 (R8)
; i start address is: 28 (R7)
; c1 start address is: 24 (R6)
; cs start address is: 4 (R1)
; ct start address is: 0 (R0)
0xA3CA	0xB906    CBNZ	R6, L_G2C_STM32_M4__strncmp13
; ct end address is: 0 (R0)
; cs end address is: 4 (R1)
; c1 end address is: 24 (R6)
; i end address is: 28 (R7)
; j end address is: 32 (R8)
; count end address is: 8 (R2)
;G2C_STM32_M4.c, 327 :: 		
0xA3CC	0xE003    B	L_G2C_STM32_M4__strncmp9
;G2C_STM32_M4.c, 328 :: 		
L_G2C_STM32_M4__strncmp13:
;G2C_STM32_M4.c, 329 :: 		
; count start address is: 8 (R2)
; j start address is: 32 (R8)
; i start address is: 28 (R7)
; cs start address is: 4 (R1)
; ct start address is: 0 (R0)
0xA3CE	0x1E52    SUBS	R2, R2, #1
0xA3D0	0xB292    UXTH	R2, R2
;G2C_STM32_M4.c, 330 :: 		
; ct end address is: 0 (R0)
; cs end address is: 4 (R1)
; i end address is: 28 (R7)
; j end address is: 32 (R8)
; count end address is: 8 (R2)
0xA3D2	0xB2BC    UXTH	R4, R7
0xA3D4	0xE7E0    B	L_G2C_STM32_M4__strncmp8
L_G2C_STM32_M4__strncmp9:
;G2C_STM32_M4.c, 331 :: 		
0xA3D6	0x2000    MOVS	R0, #0
0xA3D8	0xB240    SXTB	R0, R0
;G2C_STM32_M4.c, 332 :: 		
L_end__strncmp:
0xA3DA	0xB001    ADD	SP, SP, #4
0xA3DC	0x4770    BX	LR
; end of G2C_STM32_M4__strncmp
G2C_STM32_M4__strncpy:
;G2C_STM32_M4.c, 334 :: 		
; count start address is: 8 (R2)
; src start address is: 4 (R1)
; dest start address is: 0 (R0)
0xB6C0	0xB081    SUB	SP, SP, #4
; count end address is: 8 (R2)
; src end address is: 4 (R1)
; dest end address is: 0 (R0)
; dest start address is: 0 (R0)
; src start address is: 4 (R1)
; count start address is: 8 (R2)
;G2C_STM32_M4.c, 336 :: 		
; tmp start address is: 16 (R4)
0xB6C2	0x4604    MOV	R4, R0
; dest end address is: 0 (R0)
;G2C_STM32_M4.c, 338 :: 		
; i start address is: 0 (R0)
0xB6C4	0xF2400000  MOVW	R0, #0
; src end address is: 4 (R1)
; count end address is: 8 (R2)
; i end address is: 0 (R0)
; tmp end address is: 16 (R4)
0xB6C8	0xF8AD2000  STRH	R2, [SP, #0]
0xB6CC	0xB282    UXTH	R2, R0
0xB6CE	0x4608    MOV	R0, R1
0xB6D0	0xF8BD1000  LDRH	R1, [SP, #0]
;G2C_STM32_M4.c, 340 :: 		
L_G2C_STM32_M4__strncpy14:
; i start address is: 8 (R2)
; src start address is: 0 (R0)
; tmp start address is: 16 (R4)
; count start address is: 4 (R1)
; src start address is: 0 (R0)
; src end address is: 0 (R0)
0xB6D4	0xB159    CBZ	R1, L_G2C_STM32_M4__strncpy15
; src end address is: 0 (R0)
;G2C_STM32_M4.c, 342 :: 		
; src start address is: 0 (R0)
0xB6D6	0x1883    ADDS	R3, R0, R2
0xB6D8	0x781B    LDRB	R3, [R3, #0]
0xB6DA	0x7023    STRB	R3, [R4, #0]
0xB6DC	0x7823    LDRB	R3, [R4, #0]
0xB6DE	0xB113    CBZ	R3, L_G2C_STM32_M4__strncpy83
;G2C_STM32_M4.c, 344 :: 		
0xB6E0	0x1C52    ADDS	R2, R2, #1
0xB6E2	0xB292    UXTH	R2, R2
; i end address is: 8 (R2)
;G2C_STM32_M4.c, 345 :: 		
0xB6E4	0xE7FF    B	L_G2C_STM32_M4__strncpy16
L_G2C_STM32_M4__strncpy83:
;G2C_STM32_M4.c, 342 :: 		
;G2C_STM32_M4.c, 345 :: 		
L_G2C_STM32_M4__strncpy16:
;G2C_STM32_M4.c, 346 :: 		
; i start address is: 8 (R2)
0xB6E6	0x1C64    ADDS	R4, R4, #1
;G2C_STM32_M4.c, 347 :: 		
0xB6E8	0x1E49    SUBS	R1, R1, #1
0xB6EA	0xB289    UXTH	R1, R1
;G2C_STM32_M4.c, 348 :: 		
; src end address is: 0 (R0)
; i end address is: 8 (R2)
; tmp end address is: 16 (R4)
; count end address is: 4 (R1)
0xB6EC	0xE7F2    B	L_G2C_STM32_M4__strncpy14
L_G2C_STM32_M4__strncpy15:
;G2C_STM32_M4.c, 349 :: 		
L_end__strncpy:
0xB6EE	0xB001    ADD	SP, SP, #4
0xB6F0	0x4770    BX	LR
; end of G2C_STM32_M4__strncpy
G2C_STM32_M4_locateHandler:
;G2C_STM32_M4.c, 474 :: 		
; pCmd start address is: 0 (R0)
0xB6F4	0xB081    SUB	SP, SP, #4
0xB6F6	0xF8CDE000  STR	LR, [SP, #0]
0xB6FA	0x4604    MOV	R4, R0
; pCmd end address is: 0 (R0)
; pCmd start address is: 16 (R4)
;G2C_STM32_M4.c, 481 :: 		
0xB6FC	0x4620    MOV	R0, R4
0xB6FE	0xF7FEFE2B  BL	G2C_STM32_M4__strlen+0
; len start address is: 20 (R5)
0xB702	0xB2C5    UXTB	R5, R0
;G2C_STM32_M4.c, 482 :: 		
0xB704	0x4620    MOV	R0, R4
; pCmd end address is: 16 (R4)
0xB706	0xF7FEFC35  BL	G2C_STM32_M4_generateHash+0
; hash start address is: 0 (R0)
;G2C_STM32_M4.c, 484 :: 		
; idx start address is: 16 (R4)
0xB70A	0x2401    MOVS	R4, #1
; len end address is: 20 (R5)
; idx end address is: 16 (R4)
0xB70C	0xB2EB    UXTB	R3, R5
L_G2C_STM32_M4_locateHandler34:
; idx start address is: 16 (R4)
; len start address is: 12 (R3)
; hash start address is: 0 (R0)
; hash end address is: 0 (R0)
; len start address is: 12 (R3)
; len end address is: 12 (R3)
0xB70E	0x490D    LDR	R1, [PC, #52]
0xB710	0x8809    LDRH	R1, [R1, #0]
0xB712	0x428C    CMP	R4, R1
0xB714	0xD211    BCS	L_G2C_STM32_M4_locateHandler35
; hash end address is: 0 (R0)
; len end address is: 12 (R3)
;G2C_STM32_M4.c, 486 :: 		
; len start address is: 12 (R3)
; hash start address is: 0 (R0)
0xB716	0x0122    LSLS	R2, R4, #4
0xB718	0x490B    LDR	R1, [PC, #44]
0xB71A	0x1889    ADDS	R1, R1, R2
0xB71C	0x8809    LDRH	R1, [R1, #0]
0xB71E	0x4299    CMP	R1, R3
0xB720	0xD108    BNE	L_G2C_STM32_M4_locateHandler37
;G2C_STM32_M4.c, 488 :: 		
0xB722	0x0122    LSLS	R2, R4, #4
0xB724	0x4908    LDR	R1, [PC, #32]
0xB726	0x1889    ADDS	R1, R1, R2
0xB728	0x1D09    ADDS	R1, R1, #4
0xB72A	0x6809    LDR	R1, [R1, #0]
0xB72C	0x4281    CMP	R1, R0
0xB72E	0xD101    BNE	L_G2C_STM32_M4_locateHandler38
; hash end address is: 0 (R0)
; len end address is: 12 (R3)
;G2C_STM32_M4.c, 490 :: 		
0xB730	0xB2A0    UXTH	R0, R4
; idx end address is: 16 (R4)
0xB732	0xE003    B	L_end_locateHandler
;G2C_STM32_M4.c, 491 :: 		
L_G2C_STM32_M4_locateHandler38:
;G2C_STM32_M4.c, 492 :: 		
; idx start address is: 16 (R4)
; len start address is: 12 (R3)
; hash start address is: 0 (R0)
L_G2C_STM32_M4_locateHandler37:
;G2C_STM32_M4.c, 484 :: 		
0xB734	0x1C64    ADDS	R4, R4, #1
0xB736	0xB2A4    UXTH	R4, R4
;G2C_STM32_M4.c, 493 :: 		
; hash end address is: 0 (R0)
; len end address is: 12 (R3)
; idx end address is: 16 (R4)
0xB738	0xE7E9    B	L_G2C_STM32_M4_locateHandler34
L_G2C_STM32_M4_locateHandler35:
;G2C_STM32_M4.c, 494 :: 		
0xB73A	0x2000    MOVS	R0, #0
;G2C_STM32_M4.c, 495 :: 		
L_end_locateHandler:
0xB73C	0xF8DDE000  LDR	LR, [SP, #0]
0xB740	0xB001    ADD	SP, SP, #4
0xB742	0x4770    BX	LR
0xB744	0x79EC2000  	G2C_STM32_M4_hdlBuff+0
0xB748	0x79F02000  	G2C_STM32_M4_hdlBuff+4
; end of G2C_STM32_M4_locateHandler
G2C_STM32_M4_transmitCommand:
;G2C_STM32_M4.c, 443 :: 		
0xB544	0xB084    SUB	SP, SP, #16
0xB546	0xF8CDE000  STR	LR, [SP, #0]
0xB54A	0x9002    STR	R0, [SP, #8]
0xB54C	0xF88D100C  STRB	R1, [SP, #12]
;G2C_STM32_M4.c, 445 :: 		
L_G2C_STM32_M4_transmitCommand25:
0xB550	0x9A02    LDR	R2, [SP, #8]
0xB552	0x7812    LDRB	R2, [R2, #0]
0xB554	0xB1E2    CBZ	R2, L_G2C_STM32_M4_transmitCommand26
;G2C_STM32_M4.c, 447 :: 		
0xB556	0x4A12    LDR	R2, [PC, #72]
0xB558	0x7812    LDRB	R2, [R2, #0]
0xB55A	0xB182    CBZ	R2, L_G2C_STM32_M4_transmitCommand27
;G2C_STM32_M4.c, 449 :: 		
L_G2C_STM32_M4_transmitCommand28:
0xB55C	0xF7FEFEE0  BL	G2C_STM32_M4_DCE_getState+0
0xB560	0xB120    CBZ	R0, L_G2C_STM32_M4_transmitCommand30
0xB562	0x2200    MOVS	R2, #0
0xB564	0xB252    SXTB	R2, R2
0xB566	0xF88D2004  STRB	R2, [SP, #4]
0xB56A	0xE003    B	L_G2C_STM32_M4_transmitCommand31
L_G2C_STM32_M4_transmitCommand30:
0xB56C	0x2201    MOVS	R2, #1
0xB56E	0xB252    SXTB	R2, R2
0xB570	0xF88D2004  STRB	R2, [SP, #4]
L_G2C_STM32_M4_transmitCommand31:
0xB574	0xF99D2004  LDRSB	R2, [SP, #4]
0xB578	0xB10A    CBZ	R2, L_G2C_STM32_M4_transmitCommand29
;G2C_STM32_M4.c, 451 :: 		
0xB57A	0xBF00    NOP
;G2C_STM32_M4.c, 452 :: 		
0xB57C	0xE7EE    B	L_G2C_STM32_M4_transmitCommand28
L_G2C_STM32_M4_transmitCommand29:
;G2C_STM32_M4.c, 453 :: 		
L_G2C_STM32_M4_transmitCommand27:
;G2C_STM32_M4.c, 454 :: 		
0xB57E	0x9A02    LDR	R2, [SP, #8]
0xB580	0x7812    LDRB	R2, [R2, #0]
0xB582	0xB2D0    UXTB	R0, R2
0xB584	0xF7FEFFA4  BL	G2C_STM32_M4_hal_uartWrite+0
0xB588	0x9A02    LDR	R2, [SP, #8]
0xB58A	0x1C52    ADDS	R2, R2, #1
0xB58C	0x9202    STR	R2, [SP, #8]
;G2C_STM32_M4.c, 455 :: 		
0xB58E	0xE7DF    B	L_G2C_STM32_M4_transmitCommand25
L_G2C_STM32_M4_transmitCommand26:
;G2C_STM32_M4.c, 456 :: 		
0xB590	0xF89D000C  LDRB	R0, [SP, #12]
0xB594	0xF7FEFF9C  BL	G2C_STM32_M4_hal_uartWrite+0
;G2C_STM32_M4.c, 458 :: 		
L_end_transmitCommand:
0xB598	0xF8DDE000  LDR	LR, [SP, #0]
0xB59C	0xB004    ADD	SP, SP, #16
0xB59E	0x4770    BX	LR
0xB5A0	0x79E62000  	G2C_STM32_M4_f_hfc_active+0
; end of G2C_STM32_M4_transmitCommand
G2C_STM32_M4_DCE_getState:
;G2C_STM32_M4.c, 167 :: 		
0xA320	0xB081    SUB	SP, SP, #4
0xA322	0xF8CDE000  STR	LR, [SP, #0]
;G2C_STM32_M4.c, 170 :: 		
0xA326	0x4C05    LDR	R4, [PC, #20]
0xA328	0x6824    LDR	R4, [R4, #0]
0xA32A	0x47A0    BLX	R4
0xA32C	0xB108    CBZ	R0, L_G2C_STM32_M4_DCE_getState2
;G2C_STM32_M4.c, 172 :: 		
0xA32E	0x2000    MOVS	R0, #0
0xA330	0xE000    B	L_end_DCE_getState
;G2C_STM32_M4.c, 173 :: 		
L_G2C_STM32_M4_DCE_getState2:
;G2C_STM32_M4.c, 176 :: 		
0xA332	0x2001    MOVS	R0, #1
;G2C_STM32_M4.c, 178 :: 		
L_end_DCE_getState:
0xA334	0xF8DDE000  LDR	LR, [SP, #0]
0xA338	0xB001    ADD	SP, SP, #4
0xA33A	0x4770    BX	LR
0xA33C	0x7D042000  	G2C_STM32_M4_hal_gpio_intGet+0
; end of G2C_STM32_M4_DCE_getState
fusion_v8_STM32F407ZG__getAN_1:
;__fuv8_stm32f407zg_gpio.c, 31 :: 		static uint8_t _getAN_1  ()                   { return GPIOA_IDR.B3 ;  }
0x2C10	0x4801    LDR	R0, [PC, #4]
0x2C12	0x6800    LDR	R0, [R0, #0]
L_end__getAN_1:
0x2C14	0x4770    BX	LR
0x2C16	0xBF00    NOP
0x2C18	0x020C4240  	GPIOA_IDR+0
; end of fusion_v8_STM32F407ZG__getAN_1
fusion_v8_STM32F407ZG__getRST_1:
;__fuv8_stm32f407zg_gpio.c, 32 :: 		static uint8_t _getRST_1 ()                   { return GPIOE_IDR.B11;  }
0x2C04	0x4801    LDR	R0, [PC, #4]
0x2C06	0x6800    LDR	R0, [R0, #0]
L_end__getRST_1:
0x2C08	0x4770    BX	LR
0x2C0A	0xBF00    NOP
0x2C0C	0x022C4242  	GPIOE_IDR+0
; end of fusion_v8_STM32F407ZG__getRST_1
fusion_v8_STM32F407ZG__getCS_1:
;__fuv8_stm32f407zg_gpio.c, 33 :: 		static uint8_t _getCS_1  ()                   { return GPIOA_IDR.B4 ;  }
0x2BF8	0x4801    LDR	R0, [PC, #4]
0x2BFA	0x6800    LDR	R0, [R0, #0]
L_end__getCS_1:
0x2BFC	0x4770    BX	LR
0x2BFE	0xBF00    NOP
0x2C00	0x02104240  	GPIOA_IDR+0
; end of fusion_v8_STM32F407ZG__getCS_1
fusion_v8_STM32F407ZG__getSCK_1:
;__fuv8_stm32f407zg_gpio.c, 34 :: 		static uint8_t _getSCK_1 ()                   { return GPIOA_IDR.B5 ;  }
0x2C1C	0x4801    LDR	R0, [PC, #4]
0x2C1E	0x6800    LDR	R0, [R0, #0]
L_end__getSCK_1:
0x2C20	0x4770    BX	LR
0x2C22	0xBF00    NOP
0x2C24	0x02144240  	GPIOA_IDR+0
; end of fusion_v8_STM32F407ZG__getSCK_1
fusion_v8_STM32F407ZG__getMISO_1:
;__fuv8_stm32f407zg_gpio.c, 35 :: 		static uint8_t _getMISO_1()                   { return GPIOA_IDR.B6 ;  }
0x2C28	0x4801    LDR	R0, [PC, #4]
0x2C2A	0x6800    LDR	R0, [R0, #0]
L_end__getMISO_1:
0x2C2C	0x4770    BX	LR
0x2C2E	0xBF00    NOP
0x2C30	0x02184240  	GPIOA_IDR+0
; end of fusion_v8_STM32F407ZG__getMISO_1
fusion_v8_STM32F407ZG__getMOSI_1:
;__fuv8_stm32f407zg_gpio.c, 36 :: 		static uint8_t _getMOSI_1()                   { return GPIOB_IDR.B5 ;  }
0x2BBC	0x4801    LDR	R0, [PC, #4]
0x2BBE	0x6800    LDR	R0, [R0, #0]
L_end__getMOSI_1:
0x2BC0	0x4770    BX	LR
0x2BC2	0xBF00    NOP
0x2BC4	0x82144240  	GPIOB_IDR+0
; end of fusion_v8_STM32F407ZG__getMOSI_1
fusion_v8_STM32F407ZG__getPWM_1:
;__fuv8_stm32f407zg_gpio.c, 37 :: 		static uint8_t _getPWM_1 ()                   { return GPIOD_IDR.B12;  }
0x2BB0	0x4801    LDR	R0, [PC, #4]
0x2BB2	0x6800    LDR	R0, [R0, #0]
L_end__getPWM_1:
0x2BB4	0x4770    BX	LR
0x2BB6	0xBF00    NOP
0x2BB8	0x82304241  	GPIOD_IDR+0
; end of fusion_v8_STM32F407ZG__getPWM_1
fusion_v8_STM32F407ZG__getINT_1:
;__fuv8_stm32f407zg_gpio.c, 38 :: 		static uint8_t _getINT_1 ()                   { return GPIOD_IDR.B3 ;  }
0x2BA4	0x4801    LDR	R0, [PC, #4]
0x2BA6	0x6800    LDR	R0, [R0, #0]
L_end__getINT_1:
0x2BA8	0x4770    BX	LR
0x2BAA	0xBF00    NOP
0x2BAC	0x820C4241  	GPIOD_IDR+0
; end of fusion_v8_STM32F407ZG__getINT_1
fusion_v8_STM32F407ZG__getRX_1:
;__fuv8_stm32f407zg_gpio.c, 39 :: 		static uint8_t _getRX_1  ()                   { return GPIOB_IDR.B7 ;  }
0x2BC8	0x4801    LDR	R0, [PC, #4]
0x2BCA	0x6800    LDR	R0, [R0, #0]
L_end__getRX_1:
0x2BCC	0x4770    BX	LR
0x2BCE	0xBF00    NOP
0x2BD0	0x821C4240  	GPIOB_IDR+0
; end of fusion_v8_STM32F407ZG__getRX_1
fusion_v8_STM32F407ZG__getTX_1:
;__fuv8_stm32f407zg_gpio.c, 40 :: 		static uint8_t _getTX_1  ()                   { return GPIOB_IDR.B6 ;  }
0x2BEC	0x4801    LDR	R0, [PC, #4]
0x2BEE	0x6800    LDR	R0, [R0, #0]
L_end__getTX_1:
0x2BF0	0x4770    BX	LR
0x2BF2	0xBF00    NOP
0x2BF4	0x82184240  	GPIOB_IDR+0
; end of fusion_v8_STM32F407ZG__getTX_1
fusion_v8_STM32F407ZG__getSCL_1:
;__fuv8_stm32f407zg_gpio.c, 41 :: 		static uint8_t _getSCL_1 ()                   { return GPIOB_IDR.B8 ;  }
0x2BE0	0x4801    LDR	R0, [PC, #4]
0x2BE2	0x6800    LDR	R0, [R0, #0]
L_end__getSCL_1:
0x2BE4	0x4770    BX	LR
0x2BE6	0xBF00    NOP
0x2BE8	0x82204240  	GPIOB_IDR+0
; end of fusion_v8_STM32F407ZG__getSCL_1
fusion_v8_STM32F407ZG__getSDA_1:
;__fuv8_stm32f407zg_gpio.c, 42 :: 		static uint8_t _getSDA_1 ()                   { return GPIOB_IDR.B9 ;  }
0x2BD4	0x4801    LDR	R0, [PC, #4]
0x2BD6	0x6800    LDR	R0, [R0, #0]
L_end__getSDA_1:
0x2BD8	0x4770    BX	LR
0x2BDA	0xBF00    NOP
0x2BDC	0x82244240  	GPIOB_IDR+0
; end of fusion_v8_STM32F407ZG__getSDA_1
fusion_v8_STM32F407ZG__getAN_2:
;__fuv8_stm32f407zg_gpio.c, 56 :: 		static uint8_t _getAN_2  ()             { return GPIOC_IDR.B0 ;  }
0x2DE8	0x4801    LDR	R0, [PC, #4]
0x2DEA	0x6800    LDR	R0, [R0, #0]
L_end__getAN_2:
0x2DEC	0x4770    BX	LR
0x2DEE	0xBF00    NOP
0x2DF0	0x02004241  	GPIOC_IDR+0
; end of fusion_v8_STM32F407ZG__getAN_2
fusion_v8_STM32F407ZG__getRST_2:
;__fuv8_stm32f407zg_gpio.c, 57 :: 		static uint8_t _getRST_2 ()             { return GPIOE_IDR.B12;  }
0x2FE8	0x4801    LDR	R0, [PC, #4]
0x2FEA	0x6800    LDR	R0, [R0, #0]
L_end__getRST_2:
0x2FEC	0x4770    BX	LR
0x2FEE	0xBF00    NOP
0x2FF0	0x02304242  	GPIOE_IDR+0
; end of fusion_v8_STM32F407ZG__getRST_2
fusion_v8_STM32F407ZG__getCS_2:
;__fuv8_stm32f407zg_gpio.c, 58 :: 		static uint8_t _getCS_2  ()             { return GPIOB_IDR.B2 ;  }
0x2E48	0x4801    LDR	R0, [PC, #4]
0x2E4A	0x6800    LDR	R0, [R0, #0]
L_end__getCS_2:
0x2E4C	0x4770    BX	LR
0x2E4E	0xBF00    NOP
0x2E50	0x82084240  	GPIOB_IDR+0
; end of fusion_v8_STM32F407ZG__getCS_2
fusion_v8_STM32F407ZG__getSCK_2:
;__fuv8_stm32f407zg_gpio.c, 59 :: 		static uint8_t _getSCK_2 ()             { return GPIOA_IDR.B5 ;  }
0x2FF4	0x4801    LDR	R0, [PC, #4]
0x2FF6	0x6800    LDR	R0, [R0, #0]
L_end__getSCK_2:
0x2FF8	0x4770    BX	LR
0x2FFA	0xBF00    NOP
0x2FFC	0x02144240  	GPIOA_IDR+0
; end of fusion_v8_STM32F407ZG__getSCK_2
fusion_v8_STM32F407ZG__getMISO_2:
;__fuv8_stm32f407zg_gpio.c, 60 :: 		static uint8_t _getMISO_2()             { return GPIOA_IDR.B6 ;  }
0x3018	0x4801    LDR	R0, [PC, #4]
0x301A	0x6800    LDR	R0, [R0, #0]
L_end__getMISO_2:
0x301C	0x4770    BX	LR
0x301E	0xBF00    NOP
0x3020	0x02184240  	GPIOA_IDR+0
; end of fusion_v8_STM32F407ZG__getMISO_2
fusion_v8_STM32F407ZG__getMOSI_2:
;__fuv8_stm32f407zg_gpio.c, 61 :: 		static uint8_t _getMOSI_2()             { return GPIOB_IDR.B5 ;  }
0x300C	0x4801    LDR	R0, [PC, #4]
0x300E	0x6800    LDR	R0, [R0, #0]
L_end__getMOSI_2:
0x3010	0x4770    BX	LR
0x3012	0xBF00    NOP
0x3014	0x82144240  	GPIOB_IDR+0
; end of fusion_v8_STM32F407ZG__getMOSI_2
fusion_v8_STM32F407ZG__getPWM_2:
;__fuv8_stm32f407zg_gpio.c, 62 :: 		static uint8_t _getPWM_2 ()             { return GPIOD_IDR.B13;  }
0x3000	0x4801    LDR	R0, [PC, #4]
0x3002	0x6800    LDR	R0, [R0, #0]
L_end__getPWM_2:
0x3004	0x4770    BX	LR
0x3006	0xBF00    NOP
0x3008	0x82344241  	GPIOD_IDR+0
; end of fusion_v8_STM32F407ZG__getPWM_2
fusion_v8_STM32F407ZG__getINT_2:
;__fuv8_stm32f407zg_gpio.c, 63 :: 		static uint8_t _getINT_2 ()             { return GPIOD_IDR.B4 ;  }
0x2E0C	0x4801    LDR	R0, [PC, #4]
0x2E0E	0x6800    LDR	R0, [R0, #0]
L_end__getINT_2:
0x2E10	0x4770    BX	LR
0x2E12	0xBF00    NOP
0x2E14	0x82104241  	GPIOD_IDR+0
; end of fusion_v8_STM32F407ZG__getINT_2
fusion_v8_STM32F407ZG__getRX_2:
;__fuv8_stm32f407zg_gpio.c, 64 :: 		static uint8_t _getRX_2  ()             { return GPIOD_IDR.B6 ;  }
0x2E00	0x4801    LDR	R0, [PC, #4]
0x2E02	0x6800    LDR	R0, [R0, #0]
L_end__getRX_2:
0x2E04	0x4770    BX	LR
0x2E06	0xBF00    NOP
0x2E08	0x82184241  	GPIOD_IDR+0
; end of fusion_v8_STM32F407ZG__getRX_2
fusion_v8_STM32F407ZG__getTX_2:
;__fuv8_stm32f407zg_gpio.c, 65 :: 		static uint8_t _getTX_2  ()             { return GPIOD_IDR.B5 ;  }
0x2DF4	0x4801    LDR	R0, [PC, #4]
0x2DF6	0x6800    LDR	R0, [R0, #0]
L_end__getTX_2:
0x2DF8	0x4770    BX	LR
0x2DFA	0xBF00    NOP
0x2DFC	0x82144241  	GPIOD_IDR+0
; end of fusion_v8_STM32F407ZG__getTX_2
fusion_v8_STM32F407ZG__getSCL_2:
;__fuv8_stm32f407zg_gpio.c, 66 :: 		static uint8_t _getSCL_2 ()             { return GPIOB_IDR.B8 ;  }
0x2E18	0x4801    LDR	R0, [PC, #4]
0x2E1A	0x6800    LDR	R0, [R0, #0]
L_end__getSCL_2:
0x2E1C	0x4770    BX	LR
0x2E1E	0xBF00    NOP
0x2E20	0x82204240  	GPIOB_IDR+0
; end of fusion_v8_STM32F407ZG__getSCL_2
fusion_v8_STM32F407ZG__getSDA_2:
;__fuv8_stm32f407zg_gpio.c, 67 :: 		static uint8_t _getSDA_2 ()             { return GPIOB_IDR.B9 ;  }
0x2E3C	0x4801    LDR	R0, [PC, #4]
0x2E3E	0x6800    LDR	R0, [R0, #0]
L_end__getSDA_2:
0x2E40	0x4770    BX	LR
0x2E42	0xBF00    NOP
0x2E44	0x82244240  	GPIOB_IDR+0
; end of fusion_v8_STM32F407ZG__getSDA_2
fusion_v8_STM32F407ZG__getAN_3:
;__fuv8_stm32f407zg_gpio.c, 81 :: 		static uint8_t _getAN_3  ()             { return GPIOC_IDR.B2 ;  }
0x2E30	0x4801    LDR	R0, [PC, #4]
0x2E32	0x6800    LDR	R0, [R0, #0]
L_end__getAN_3:
0x2E34	0x4770    BX	LR
0x2E36	0xBF00    NOP
0x2E38	0x02084241  	GPIOC_IDR+0
; end of fusion_v8_STM32F407ZG__getAN_3
fusion_v8_STM32F407ZG__getRST_3:
;__fuv8_stm32f407zg_gpio.c, 82 :: 		static uint8_t _getRST_3 ()             { return GPIOE_IDR.B13;  }
0x2E24	0x4801    LDR	R0, [PC, #4]
0x2E26	0x6800    LDR	R0, [R0, #0]
L_end__getRST_3:
0x2E28	0x4770    BX	LR
0x2E2A	0xBF00    NOP
0x2E2C	0x02344242  	GPIOE_IDR+0
; end of fusion_v8_STM32F407ZG__getRST_3
fusion_v8_STM32F407ZG__getCS_3:
;__fuv8_stm32f407zg_gpio.c, 83 :: 		static uint8_t _getCS_3  ()             { return GPIOB_IDR.B4 ;  }
0x2B98	0x4801    LDR	R0, [PC, #4]
0x2B9A	0x6800    LDR	R0, [R0, #0]
L_end__getCS_3:
0x2B9C	0x4770    BX	LR
0x2B9E	0xBF00    NOP
0x2BA0	0x82104240  	GPIOB_IDR+0
; end of fusion_v8_STM32F407ZG__getCS_3
fusion_v8_STM32F407ZG__getSCK_3:
;__fuv8_stm32f407zg_gpio.c, 84 :: 		static uint8_t _getSCK_3 ()             { return GPIOA_IDR.B5 ;  }
0x2A9C	0x4801    LDR	R0, [PC, #4]
0x2A9E	0x6800    LDR	R0, [R0, #0]
L_end__getSCK_3:
0x2AA0	0x4770    BX	LR
0x2AA2	0xBF00    NOP
0x2AA4	0x02144240  	GPIOA_IDR+0
; end of fusion_v8_STM32F407ZG__getSCK_3
fusion_v8_STM32F407ZG__getMISO_3:
;__fuv8_stm32f407zg_gpio.c, 85 :: 		static uint8_t _getMISO_3()             { return GPIOA_IDR.B6 ;  }
0x2AA8	0x4801    LDR	R0, [PC, #4]
0x2AAA	0x6800    LDR	R0, [R0, #0]
L_end__getMISO_3:
0x2AAC	0x4770    BX	LR
0x2AAE	0xBF00    NOP
0x2AB0	0x02184240  	GPIOA_IDR+0
; end of fusion_v8_STM32F407ZG__getMISO_3
fusion_v8_STM32F407ZG__getMOSI_3:
;__fuv8_stm32f407zg_gpio.c, 86 :: 		static uint8_t _getMOSI_3()             { return GPIOB_IDR.B5 ;  }
0x2A80	0x4801    LDR	R0, [PC, #4]
0x2A82	0x6800    LDR	R0, [R0, #0]
L_end__getMOSI_3:
0x2A84	0x4770    BX	LR
0x2A86	0xBF00    NOP
0x2A88	0x82144240  	GPIOB_IDR+0
; end of fusion_v8_STM32F407ZG__getMOSI_3
fusion_v8_STM32F407ZG__getPWM_3:
;__fuv8_stm32f407zg_gpio.c, 87 :: 		static uint8_t _getPWM_3 ()             { return GPIOD_IDR.B14;  }
0x2ACC	0x4801    LDR	R0, [PC, #4]
0x2ACE	0x6800    LDR	R0, [R0, #0]
L_end__getPWM_3:
0x2AD0	0x4770    BX	LR
0x2AD2	0xBF00    NOP
0x2AD4	0x82384241  	GPIOD_IDR+0
; end of fusion_v8_STM32F407ZG__getPWM_3
fusion_v8_STM32F407ZG__getINT_3:
;__fuv8_stm32f407zg_gpio.c, 88 :: 		static uint8_t _getINT_3 ()             { return GPIOD_IDR.B2 ;  }
0x2AD8	0x4801    LDR	R0, [PC, #4]
0x2ADA	0x6800    LDR	R0, [R0, #0]
L_end__getINT_3:
0x2ADC	0x4770    BX	LR
0x2ADE	0xBF00    NOP
0x2AE0	0x82084241  	GPIOD_IDR+0
; end of fusion_v8_STM32F407ZG__getINT_3
fusion_v8_STM32F407ZG__getRX_3:
;__fuv8_stm32f407zg_gpio.c, 89 :: 		static uint8_t _getRX_3  ()             { return GPIOD_IDR.B9 ;  }
0x2AB4	0x4801    LDR	R0, [PC, #4]
0x2AB6	0x6800    LDR	R0, [R0, #0]
L_end__getRX_3:
0x2AB8	0x4770    BX	LR
0x2ABA	0xBF00    NOP
0x2ABC	0x82244241  	GPIOD_IDR+0
; end of fusion_v8_STM32F407ZG__getRX_3
fusion_v8_STM32F407ZG__getTX_3:
;__fuv8_stm32f407zg_gpio.c, 90 :: 		static uint8_t _getTX_3  ()             { return GPIOD_IDR.B8 ;  }
0x2AC0	0x4801    LDR	R0, [PC, #4]
0x2AC2	0x6800    LDR	R0, [R0, #0]
L_end__getTX_3:
0x2AC4	0x4770    BX	LR
0x2AC6	0xBF00    NOP
0x2AC8	0x82204241  	GPIOD_IDR+0
; end of fusion_v8_STM32F407ZG__getTX_3
fusion_v8_STM32F407ZG__getSCL_3:
;__fuv8_stm32f407zg_gpio.c, 91 :: 		static uint8_t _getSCL_3 ()             { return GPIOB_IDR.B8 ;  }
0x2A74	0x4801    LDR	R0, [PC, #4]
0x2A76	0x6800    LDR	R0, [R0, #0]
L_end__getSCL_3:
0x2A78	0x4770    BX	LR
0x2A7A	0xBF00    NOP
0x2A7C	0x82204240  	GPIOB_IDR+0
; end of fusion_v8_STM32F407ZG__getSCL_3
fusion_v8_STM32F407ZG__getSDA_3:
;__fuv8_stm32f407zg_gpio.c, 92 :: 		static uint8_t _getSDA_3 ()             { return GPIOB_IDR.B9 ;  }
0x2A44	0x4801    LDR	R0, [PC, #4]
0x2A46	0x6800    LDR	R0, [R0, #0]
L_end__getSDA_3:
0x2A48	0x4770    BX	LR
0x2A4A	0xBF00    NOP
0x2A4C	0x82244240  	GPIOB_IDR+0
; end of fusion_v8_STM32F407ZG__getSDA_3
fusion_v8_STM32F407ZG__getAN_4:
;__fuv8_stm32f407zg_gpio.c, 106 :: 		static uint8_t _getAN_4  ()             { return GPIOC_IDR.B3 ;  }
0x2A68	0x4801    LDR	R0, [PC, #4]
0x2A6A	0x6800    LDR	R0, [R0, #0]
L_end__getAN_4:
0x2A6C	0x4770    BX	LR
0x2A6E	0xBF00    NOP
0x2A70	0x020C4241  	GPIOC_IDR+0
; end of fusion_v8_STM32F407ZG__getAN_4
fusion_v8_STM32F407ZG__getRST_4:
;__fuv8_stm32f407zg_gpio.c, 107 :: 		static uint8_t _getRST_4 ()             { return GPIOE_IDR.B14;  }
0x2A50	0x4801    LDR	R0, [PC, #4]
0x2A52	0x6800    LDR	R0, [R0, #0]
L_end__getRST_4:
0x2A54	0x4770    BX	LR
0x2A56	0xBF00    NOP
0x2A58	0x02384242  	GPIOE_IDR+0
; end of fusion_v8_STM32F407ZG__getRST_4
fusion_v8_STM32F407ZG__getCS_4:
;__fuv8_stm32f407zg_gpio.c, 108 :: 		static uint8_t _getCS_4  ()             { return GPIOC_IDR.B13;  }
0x2AE4	0x4801    LDR	R0, [PC, #4]
0x2AE6	0x6800    LDR	R0, [R0, #0]
L_end__getCS_4:
0x2AE8	0x4770    BX	LR
0x2AEA	0xBF00    NOP
0x2AEC	0x02344241  	GPIOC_IDR+0
; end of fusion_v8_STM32F407ZG__getCS_4
fusion_v8_STM32F407ZG__getSCK_4:
;__fuv8_stm32f407zg_gpio.c, 109 :: 		static uint8_t _getSCK_4 ()             { return GPIOC_IDR.B10;  }
0x2B5C	0x4801    LDR	R0, [PC, #4]
0x2B5E	0x6800    LDR	R0, [R0, #0]
L_end__getSCK_4:
0x2B60	0x4770    BX	LR
0x2B62	0xBF00    NOP
0x2B64	0x02284241  	GPIOC_IDR+0
; end of fusion_v8_STM32F407ZG__getSCK_4
fusion_v8_STM32F407ZG__getMISO_4:
;__fuv8_stm32f407zg_gpio.c, 110 :: 		static uint8_t _getMISO_4()             { return GPIOC_IDR.B11;  }
0x2B50	0x4801    LDR	R0, [PC, #4]
0x2B52	0x6800    LDR	R0, [R0, #0]
L_end__getMISO_4:
0x2B54	0x4770    BX	LR
0x2B56	0xBF00    NOP
0x2B58	0x022C4241  	GPIOC_IDR+0
; end of fusion_v8_STM32F407ZG__getMISO_4
fusion_v8_STM32F407ZG__getMOSI_4:
;__fuv8_stm32f407zg_gpio.c, 111 :: 		static uint8_t _getMOSI_4()             { return GPIOC_IDR.B12;  }
0x2B44	0x4801    LDR	R0, [PC, #4]
0x2B46	0x6800    LDR	R0, [R0, #0]
L_end__getMOSI_4:
0x2B48	0x4770    BX	LR
0x2B4A	0xBF00    NOP
0x2B4C	0x02304241  	GPIOC_IDR+0
; end of fusion_v8_STM32F407ZG__getMOSI_4
fusion_v8_STM32F407ZG__getPWM_4:
;__fuv8_stm32f407zg_gpio.c, 112 :: 		static uint8_t _getPWM_4 ()             { return GPIOD_IDR.B15;  }
0x2B68	0x4801    LDR	R0, [PC, #4]
0x2B6A	0x6800    LDR	R0, [R0, #0]
L_end__getPWM_4:
0x2B6C	0x4770    BX	LR
0x2B6E	0xBF00    NOP
0x2B70	0x823C4241  	GPIOD_IDR+0
; end of fusion_v8_STM32F407ZG__getPWM_4
fusion_v8_STM32F407ZG__getINT_4:
;__fuv8_stm32f407zg_gpio.c, 113 :: 		static uint8_t _getINT_4 ()             { return GPIOF_IDR.B3 ;  }
0x2B8C	0x4801    LDR	R0, [PC, #4]
0x2B8E	0x6800    LDR	R0, [R0, #0]
L_end__getINT_4:
0x2B90	0x4770    BX	LR
0x2B92	0xBF00    NOP
0x2B94	0x820C4242  	GPIOF_IDR+0
; end of fusion_v8_STM32F407ZG__getINT_4
fusion_v8_STM32F407ZG__getRX_4:
;__fuv8_stm32f407zg_gpio.c, 114 :: 		static uint8_t _getRX_4  ()             { return GPIOC_IDR.B7 ;  }
0x2B80	0x4801    LDR	R0, [PC, #4]
0x2B82	0x6800    LDR	R0, [R0, #0]
L_end__getRX_4:
0x2B84	0x4770    BX	LR
0x2B86	0xBF00    NOP
0x2B88	0x021C4241  	GPIOC_IDR+0
; end of fusion_v8_STM32F407ZG__getRX_4
fusion_v8_STM32F407ZG__getTX_4:
;__fuv8_stm32f407zg_gpio.c, 115 :: 		static uint8_t _getTX_4  ()             { return GPIOC_IDR.B6 ;  }
0x2B08	0x4801    LDR	R0, [PC, #4]
0x2B0A	0x6800    LDR	R0, [R0, #0]
L_end__getTX_4:
0x2B0C	0x4770    BX	LR
0x2B0E	0xBF00    NOP
0x2B10	0x02184241  	GPIOC_IDR+0
; end of fusion_v8_STM32F407ZG__getTX_4
fusion_v8_STM32F407ZG__getSCL_4:
;__fuv8_stm32f407zg_gpio.c, 116 :: 		static uint8_t _getSCL_4 ()             { return GPIOF_IDR.B1 ;  }
0x2AFC	0x4801    LDR	R0, [PC, #4]
0x2AFE	0x6800    LDR	R0, [R0, #0]
L_end__getSCL_4:
0x2B00	0x4770    BX	LR
0x2B02	0xBF00    NOP
0x2B04	0x82044242  	GPIOF_IDR+0
; end of fusion_v8_STM32F407ZG__getSCL_4
fusion_v8_STM32F407ZG__getSDA_4:
;__fuv8_stm32f407zg_gpio.c, 117 :: 		static uint8_t _getSDA_4 ()             { return GPIOF_IDR.B0 ;  }
0x2AF0	0x4801    LDR	R0, [PC, #4]
0x2AF2	0x6800    LDR	R0, [R0, #0]
L_end__getSDA_4:
0x2AF4	0x4770    BX	LR
0x2AF6	0xBF00    NOP
0x2AF8	0x82004242  	GPIOF_IDR+0
; end of fusion_v8_STM32F407ZG__getSDA_4
fusion_v8_STM32F407ZG__getAN_5:
;__fuv8_stm32f407zg_gpio.c, 131 :: 		static uint8_t _getAN_5  ()             { return GPIOB_IDR.B1 ;  }
0x2B14	0x4801    LDR	R0, [PC, #4]
0x2B16	0x6800    LDR	R0, [R0, #0]
L_end__getAN_5:
0x2B18	0x4770    BX	LR
0x2B1A	0xBF00    NOP
0x2B1C	0x82044240  	GPIOB_IDR+0
; end of fusion_v8_STM32F407ZG__getAN_5
fusion_v8_STM32F407ZG__getRST_5:
;__fuv8_stm32f407zg_gpio.c, 132 :: 		static uint8_t _getRST_5 ()             { return GPIOE_IDR.B15;  }
0x2B38	0x4801    LDR	R0, [PC, #4]
0x2B3A	0x6800    LDR	R0, [R0, #0]
L_end__getRST_5:
0x2B3C	0x4770    BX	LR
0x2B3E	0xBF00    NOP
0x2B40	0x023C4242  	GPIOE_IDR+0
; end of fusion_v8_STM32F407ZG__getRST_5
fusion_v8_STM32F407ZG__getCS_5:
;__fuv8_stm32f407zg_gpio.c, 133 :: 		static uint8_t _getCS_5  ()             { return GPIOD_IDR.B7 ;  }
0x2B2C	0x4801    LDR	R0, [PC, #4]
0x2B2E	0x6800    LDR	R0, [R0, #0]
L_end__getCS_5:
0x2B30	0x4770    BX	LR
0x2B32	0xBF00    NOP
0x2B34	0x821C4241  	GPIOD_IDR+0
; end of fusion_v8_STM32F407ZG__getCS_5
fusion_v8_STM32F407ZG__getSCK_5:
;__fuv8_stm32f407zg_gpio.c, 134 :: 		static uint8_t _getSCK_5 ()             { return GPIOC_IDR.B10;  }
0x2B20	0x4801    LDR	R0, [PC, #4]
0x2B22	0x6800    LDR	R0, [R0, #0]
L_end__getSCK_5:
0x2B24	0x4770    BX	LR
0x2B26	0xBF00    NOP
0x2B28	0x02284241  	GPIOC_IDR+0
; end of fusion_v8_STM32F407ZG__getSCK_5
fusion_v8_STM32F407ZG__getMISO_5:
;__fuv8_stm32f407zg_gpio.c, 135 :: 		static uint8_t _getMISO_5()             { return GPIOC_IDR.B11;  }
0x2B74	0x4801    LDR	R0, [PC, #4]
0x2B76	0x6800    LDR	R0, [R0, #0]
L_end__getMISO_5:
0x2B78	0x4770    BX	LR
0x2B7A	0xBF00    NOP
0x2B7C	0x022C4241  	GPIOC_IDR+0
; end of fusion_v8_STM32F407ZG__getMISO_5
fusion_v8_STM32F407ZG__getMOSI_5:
;__fuv8_stm32f407zg_gpio.c, 136 :: 		static uint8_t _getMOSI_5()             { return GPIOC_IDR.B12;  }
0x2A5C	0x4801    LDR	R0, [PC, #4]
0x2A5E	0x6800    LDR	R0, [R0, #0]
L_end__getMOSI_5:
0x2A60	0x4770    BX	LR
0x2A62	0xBF00    NOP
0x2A64	0x02304241  	GPIOC_IDR+0
; end of fusion_v8_STM32F407ZG__getMOSI_5
fusion_v8_STM32F407ZG__getPWM_5:
;__fuv8_stm32f407zg_gpio.c, 137 :: 		static uint8_t _getPWM_5 ()             { return GPIOB_IDR.B0 ;  }
0x2A38	0x4801    LDR	R0, [PC, #4]
0x2A3A	0x6800    LDR	R0, [R0, #0]
L_end__getPWM_5:
0x2A3C	0x4770    BX	LR
0x2A3E	0xBF00    NOP
0x2A40	0x82004240  	GPIOB_IDR+0
; end of fusion_v8_STM32F407ZG__getPWM_5
fusion_v8_STM32F407ZG__getINT_5:
;__fuv8_stm32f407zg_gpio.c, 138 :: 		static uint8_t _getINT_5 ()             { return GPIOE_IDR.B10;  }
0x53B8	0x4801    LDR	R0, [PC, #4]
0x53BA	0x6800    LDR	R0, [R0, #0]
L_end__getINT_5:
0x53BC	0x4770    BX	LR
0x53BE	0xBF00    NOP
0x53C0	0x02284242  	GPIOE_IDR+0
; end of fusion_v8_STM32F407ZG__getINT_5
fusion_v8_STM32F407ZG__getRX_5:
;__fuv8_stm32f407zg_gpio.c, 139 :: 		static uint8_t _getRX_5  ()             { return GPIOC_IDR.B7 ;  }
0x52D8	0x4801    LDR	R0, [PC, #4]
0x52DA	0x6800    LDR	R0, [R0, #0]
L_end__getRX_5:
0x52DC	0x4770    BX	LR
0x52DE	0xBF00    NOP
0x52E0	0x021C4241  	GPIOC_IDR+0
; end of fusion_v8_STM32F407ZG__getRX_5
fusion_v8_STM32F407ZG__getTX_5:
;__fuv8_stm32f407zg_gpio.c, 140 :: 		static uint8_t _getTX_5  ()             { return GPIOC_IDR.B6 ;  }
0x53C4	0x4801    LDR	R0, [PC, #4]
0x53C6	0x6800    LDR	R0, [R0, #0]
L_end__getTX_5:
0x53C8	0x4770    BX	LR
0x53CA	0xBF00    NOP
0x53CC	0x02184241  	GPIOC_IDR+0
; end of fusion_v8_STM32F407ZG__getTX_5
fusion_v8_STM32F407ZG__getSCL_5:
;__fuv8_stm32f407zg_gpio.c, 141 :: 		static uint8_t _getSCL_5 ()             { return GPIOF_IDR.B1 ;  }
0x5424	0x4801    LDR	R0, [PC, #4]
0x5426	0x6800    LDR	R0, [R0, #0]
L_end__getSCL_5:
0x5428	0x4770    BX	LR
0x542A	0xBF00    NOP
0x542C	0x82044242  	GPIOF_IDR+0
; end of fusion_v8_STM32F407ZG__getSCL_5
fusion_v8_STM32F407ZG__getSDA_5:
;__fuv8_stm32f407zg_gpio.c, 142 :: 		static uint8_t _getSDA_5 ()             { return GPIOF_IDR.B0 ;  }
0x5418	0x4801    LDR	R0, [PC, #4]
0x541A	0x6800    LDR	R0, [R0, #0]
L_end__getSDA_5:
0x541C	0x4770    BX	LR
0x541E	0xBF00    NOP
0x5420	0x82004242  	GPIOF_IDR+0
; end of fusion_v8_STM32F407ZG__getSDA_5
G2C_STM32_M4_hal_uartWrite:
;__hal_stm32.c, 142 :: 		
; input start address is: 0 (R0)
0xA4D0	0xB081    SUB	SP, SP, #4
0xA4D2	0xF8CDE000  STR	LR, [SP, #0]
; input end address is: 0 (R0)
; input start address is: 0 (R0)
;__hal_stm32.c, 144 :: 		
; input end address is: 0 (R0)
0xA4D6	0x4C03    LDR	R4, [PC, #12]
0xA4D8	0x6824    LDR	R4, [R4, #0]
0xA4DA	0x47A0    BLX	R4
;__hal_stm32.c, 145 :: 		
L_end_hal_uartWrite:
0xA4DC	0xF8DDE000  LDR	LR, [SP, #0]
0xA4E0	0xB001    ADD	SP, SP, #4
0xA4E2	0x4770    BX	LR
0xA4E4	0x78D42000  	G2C_STM32_M4_fp_uartWrite+0
; end of G2C_STM32_M4_hal_uartWrite
_Write_Data:
;ThermalCameraDemo_driver.c, 77 :: 		void Write_Data(unsigned int _data) {
0x53D0	0xB082    SUB	SP, SP, #8
0x53D2	0xF8CDE000  STR	LR, [SP, #0]
0x53D6	0xF8AD0004  STRH	R0, [SP, #4]
;ThermalCameraDemo_driver.c, 78 :: 		TFT_RS = 1;
0x53DA	0x2201    MOVS	R2, #1
0x53DC	0xB252    SXTB	R2, R2
0x53DE	0x490C    LDR	R1, [PC, #48]
0x53E0	0x600A    STR	R2, [R1, #0]
;ThermalCameraDemo_driver.c, 79 :: 		Write_to_Data_Lines(Hi(_data), Lo(_data));
0x53E2	0xAB01    ADD	R3, SP, #4
0x53E4	0x7819    LDRB	R1, [R3, #0]
0x53E6	0xB2CA    UXTB	R2, R1
0x53E8	0x1C59    ADDS	R1, R3, #1
0x53EA	0x7809    LDRB	R1, [R1, #0]
0x53EC	0xB2C8    UXTB	R0, R1
0x53EE	0xB2D1    UXTB	R1, R2
0x53F0	0xF7FDFAD6  BL	_Write_to_Data_Lines+0
;ThermalCameraDemo_driver.c, 80 :: 		TFT_WR = 0;
0x53F4	0x2200    MOVS	R2, #0
0x53F6	0xB252    SXTB	R2, R2
0x53F8	0x4906    LDR	R1, [PC, #24]
0x53FA	0x600A    STR	R2, [R1, #0]
;ThermalCameraDemo_driver.c, 81 :: 		asm nop;
0x53FC	0xBF00    NOP
;ThermalCameraDemo_driver.c, 82 :: 		TFT_WR = 1;
0x53FE	0x2201    MOVS	R2, #1
0x5400	0xB252    SXTB	R2, R2
0x5402	0x4904    LDR	R1, [PC, #16]
0x5404	0x600A    STR	R2, [R1, #0]
;ThermalCameraDemo_driver.c, 83 :: 		}
L_end_Write_Data:
0x5406	0xF8DDE000  LDR	LR, [SP, #0]
0x540A	0xB002    ADD	SP, SP, #8
0x540C	0x4770    BX	LR
0x540E	0xBF00    NOP
0x5410	0x82B44242  	GPIOF_ODR+0
0x5414	0x82BC4242  	GPIOF_ODR+0
; end of _Write_Data
_SPI1_Write:
;__Lib_SPI_123.c, 78 :: 		
; data_out start address is: 0 (R0)
0x52BC	0xB081    SUB	SP, SP, #4
0x52BE	0xF8CDE000  STR	LR, [SP, #0]
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
;__Lib_SPI_123.c, 79 :: 		
0x52C2	0xB281    UXTH	R1, R0
; data_out end address is: 0 (R0)
0x52C4	0x4803    LDR	R0, [PC, #12]
0x52C6	0xF001F975  BL	__Lib_SPI_123_SPIx_Read+0
;__Lib_SPI_123.c, 80 :: 		
L_end_SPI1_Write:
0x52CA	0xF8DDE000  LDR	LR, [SP, #0]
0x52CE	0xB001    ADD	SP, SP, #4
0x52D0	0x4770    BX	LR
0x52D2	0xBF00    NOP
0x52D4	0x30004001  	SPI1_CR1+0
; end of _SPI1_Write
_SPI2_Write:
;__Lib_SPI_123.c, 103 :: 		
; data_out start address is: 0 (R0)
0x51F0	0xB081    SUB	SP, SP, #4
0x51F2	0xF8CDE000  STR	LR, [SP, #0]
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
;__Lib_SPI_123.c, 104 :: 		
0x51F6	0xB281    UXTH	R1, R0
; data_out end address is: 0 (R0)
0x51F8	0x4803    LDR	R0, [PC, #12]
0x51FA	0xF001F9DB  BL	__Lib_SPI_123_SPIx_Read+0
;__Lib_SPI_123.c, 105 :: 		
L_end_SPI2_Write:
0x51FE	0xF8DDE000  LDR	LR, [SP, #0]
0x5202	0xB001    ADD	SP, SP, #4
0x5204	0x4770    BX	LR
0x5206	0xBF00    NOP
0x5208	0x38004000  	SPI2_CR1+0
; end of _SPI2_Write
_SPI3_Write:
;__Lib_SPI_123.c, 129 :: 		
; data_out start address is: 0 (R0)
0x51D4	0xB081    SUB	SP, SP, #4
0x51D6	0xF8CDE000  STR	LR, [SP, #0]
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
;__Lib_SPI_123.c, 130 :: 		
0x51DA	0xB281    UXTH	R1, R0
; data_out end address is: 0 (R0)
0x51DC	0x4803    LDR	R0, [PC, #12]
0x51DE	0xF001F9E9  BL	__Lib_SPI_123_SPIx_Read+0
;__Lib_SPI_123.c, 131 :: 		
L_end_SPI3_Write:
0x51E2	0xF8DDE000  LDR	LR, [SP, #0]
0x51E6	0xB001    ADD	SP, SP, #4
0x51E8	0x4770    BX	LR
0x51EA	0xBF00    NOP
0x51EC	0x3C004000  	SPI3_CR1+0
; end of _SPI3_Write
_UART1_Write:
;__Lib_UART_123_45_6.c, 41 :: 		
; _data start address is: 0 (R0)
0x51B8	0xB081    SUB	SP, SP, #4
0x51BA	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 42 :: 		
0x51BE	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x51C0	0x4803    LDR	R0, [PC, #12]
0x51C2	0xF7FCFB17  BL	__Lib_UART_123_45_6_UARTx_Write+0
;__Lib_UART_123_45_6.c, 43 :: 		
L_end_UART1_Write:
0x51C6	0xF8DDE000  LDR	LR, [SP, #0]
0x51CA	0xB001    ADD	SP, SP, #4
0x51CC	0x4770    BX	LR
0x51CE	0xBF00    NOP
0x51D0	0x10004001  	USART1_SR+0
; end of _UART1_Write
__Lib_UART_123_45_6_UARTx_Write:
;__Lib_UART_123_45_6.c, 35 :: 		
; _data start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x17F4	0xB081    SUB	SP, SP, #4
; _data end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; _data start address is: 4 (R1)
0x17F6	0xF8AD1000  STRH	R1, [SP, #0]
; UART_Base end address is: 0 (R0)
; _data end address is: 4 (R1)
0x17FA	0x4601    MOV	R1, R0
0x17FC	0xF8BD0000  LDRH	R0, [SP, #0]
;__Lib_UART_123_45_6.c, 36 :: 		
L___Lib_UART_123_45_6_UARTx_Write0:
; _data start address is: 0 (R0)
; UART_Base start address is: 4 (R1)
0x1800	0x680B    LDR	R3, [R1, #0]
0x1802	0xF3C312C0  UBFX	R2, R3, #7, #1
0x1806	0xB902    CBNZ	R2, L___Lib_UART_123_45_6_UARTx_Write1
;__Lib_UART_123_45_6.c, 37 :: 		
0x1808	0xE7FA    B	L___Lib_UART_123_45_6_UARTx_Write0
L___Lib_UART_123_45_6_UARTx_Write1:
;__Lib_UART_123_45_6.c, 38 :: 		
0x180A	0x1D0A    ADDS	R2, R1, #4
; UART_Base end address is: 4 (R1)
0x180C	0x6010    STR	R0, [R2, #0]
; _data end address is: 0 (R0)
;__Lib_UART_123_45_6.c, 39 :: 		
L_end_UARTx_Write:
0x180E	0xB001    ADD	SP, SP, #4
0x1810	0x4770    BX	LR
; end of __Lib_UART_123_45_6_UARTx_Write
_UART2_Write:
;__Lib_UART_123_45_6.c, 45 :: 		
; _data start address is: 0 (R0)
0x52A0	0xB081    SUB	SP, SP, #4
0x52A2	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 46 :: 		
0x52A6	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x52A8	0x4803    LDR	R0, [PC, #12]
0x52AA	0xF7FCFAA3  BL	__Lib_UART_123_45_6_UARTx_Write+0
;__Lib_UART_123_45_6.c, 47 :: 		
L_end_UART2_Write:
0x52AE	0xF8DDE000  LDR	LR, [SP, #0]
0x52B2	0xB001    ADD	SP, SP, #4
0x52B4	0x4770    BX	LR
0x52B6	0xBF00    NOP
0x52B8	0x44004000  	USART2_SR+0
; end of _UART2_Write
_UART3_Write:
;__Lib_UART_123_45_6.c, 49 :: 		
; _data start address is: 0 (R0)
0x5284	0xB081    SUB	SP, SP, #4
0x5286	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 50 :: 		
0x528A	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x528C	0x4803    LDR	R0, [PC, #12]
0x528E	0xF7FCFAB1  BL	__Lib_UART_123_45_6_UARTx_Write+0
;__Lib_UART_123_45_6.c, 51 :: 		
L_end_UART3_Write:
0x5292	0xF8DDE000  LDR	LR, [SP, #0]
0x5296	0xB001    ADD	SP, SP, #4
0x5298	0x4770    BX	LR
0x529A	0xBF00    NOP
0x529C	0x48004000  	USART3_SR+0
; end of _UART3_Write
_UART4_Write:
;__Lib_UART_123_45_6.c, 53 :: 		
; _data start address is: 0 (R0)
0x5268	0xB081    SUB	SP, SP, #4
0x526A	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 54 :: 		
0x526E	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x5270	0x4803    LDR	R0, [PC, #12]
0x5272	0xF7FCFABF  BL	__Lib_UART_123_45_6_UARTx_Write+0
;__Lib_UART_123_45_6.c, 55 :: 		
L_end_UART4_Write:
0x5276	0xF8DDE000  LDR	LR, [SP, #0]
0x527A	0xB001    ADD	SP, SP, #4
0x527C	0x4770    BX	LR
0x527E	0xBF00    NOP
0x5280	0x4C004000  	UART4_SR+0
; end of _UART4_Write
_UART5_Write:
;__Lib_UART_123_45_6.c, 57 :: 		
; _data start address is: 0 (R0)
0x5430	0xB081    SUB	SP, SP, #4
0x5432	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 58 :: 		
0x5436	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x5438	0x4803    LDR	R0, [PC, #12]
0x543A	0xF7FCF9DB  BL	__Lib_UART_123_45_6_UARTx_Write+0
;__Lib_UART_123_45_6.c, 59 :: 		
L_end_UART5_Write:
0x543E	0xF8DDE000  LDR	LR, [SP, #0]
0x5442	0xB001    ADD	SP, SP, #4
0x5444	0x4770    BX	LR
0x5446	0xBF00    NOP
0x5448	0x50004000  	UART5_SR+0
; end of _UART5_Write
_UART6_Write:
;__Lib_UART_123_45_6.c, 61 :: 		
; _data start address is: 0 (R0)
0x5758	0xB081    SUB	SP, SP, #4
0x575A	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 62 :: 		
0x575E	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x5760	0x4803    LDR	R0, [PC, #12]
0x5762	0xF7FCF847  BL	__Lib_UART_123_45_6_UARTx_Write+0
;__Lib_UART_123_45_6.c, 63 :: 		
L_end_UART6_Write:
0x5766	0xF8DDE000  LDR	LR, [SP, #0]
0x576A	0xB001    ADD	SP, SP, #4
0x576C	0x4770    BX	LR
0x576E	0xBF00    NOP
0x5770	0x14004001  	USART6_SR+0
; end of _UART6_Write
_TFT_Write_Data:
;__Lib_TFT_Defs.c, 325 :: 		void TFT_Write_Data(unsigned int _data) {
0x56FC	0xB082    SUB	SP, SP, #8
0x56FE	0xF8CDE000  STR	LR, [SP, #0]
0x5702	0xF8AD0004  STRH	R0, [SP, #4]
;__Lib_TFT_Defs.c, 326 :: 		TFT_RS = 1;
0x5706	0x2201    MOVS	R2, #1
0x5708	0xB252    SXTB	R2, R2
0x570A	0x4911    LDR	R1, [PC, #68]
0x570C	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 327 :: 		Write_to_Port(Hi(_data));
0x570E	0xA901    ADD	R1, SP, #4
0x5710	0x1C49    ADDS	R1, R1, #1
0x5712	0x7809    LDRB	R1, [R1, #0]
0x5714	0xB2C8    UXTB	R0, R1
0x5716	0xF7FDF929  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 328 :: 		TFT_Write_Strobe();
0x571A	0x2200    MOVS	R2, #0
0x571C	0xB252    SXTB	R2, R2
0x571E	0x490D    LDR	R1, [PC, #52]
0x5720	0x600A    STR	R2, [R1, #0]
0x5722	0xBF00    NOP
0x5724	0x2201    MOVS	R2, #1
0x5726	0xB252    SXTB	R2, R2
0x5728	0x490A    LDR	R1, [PC, #40]
0x572A	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 329 :: 		Write_to_Port(Lo(_data));
0x572C	0xA901    ADD	R1, SP, #4
0x572E	0x7809    LDRB	R1, [R1, #0]
0x5730	0xB2C8    UXTB	R0, R1
0x5732	0xF7FDF91B  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 330 :: 		TFT_Write_Strobe();
0x5736	0x2200    MOVS	R2, #0
0x5738	0xB252    SXTB	R2, R2
0x573A	0x4906    LDR	R1, [PC, #24]
0x573C	0x600A    STR	R2, [R1, #0]
0x573E	0xBF00    NOP
0x5740	0x2201    MOVS	R2, #1
0x5742	0xB252    SXTB	R2, R2
0x5744	0x4903    LDR	R1, [PC, #12]
0x5746	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 331 :: 		}
L_end_TFT_Write_Data:
0x5748	0xF8DDE000  LDR	LR, [SP, #0]
0x574C	0xB002    ADD	SP, SP, #8
0x574E	0x4770    BX	LR
0x5750	0x82B44242  	TFT_RS+0
0x5754	0x82BC4242  	TFT_WR+0
; end of _TFT_Write_Data
_TFT_16bit_Write_Data:
;__Lib_TFT_Defs.c, 339 :: 		void TFT_16bit_Write_Data(unsigned int _data) {
; _data start address is: 0 (R0)
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_TFT_Defs.c, 340 :: 		TFT_RS = 1;
0x56D0	0x2201    MOVS	R2, #1
0x56D2	0xB252    SXTB	R2, R2
0x56D4	0x4906    LDR	R1, [PC, #24]
0x56D6	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 341 :: 		TFT_DataPort = _data;
0x56D8	0x4906    LDR	R1, [PC, #24]
0x56DA	0x8008    STRH	R0, [R1, #0]
; _data end address is: 0 (R0)
;__Lib_TFT_Defs.c, 342 :: 		TFT_Write_Strobe();
0x56DC	0x2200    MOVS	R2, #0
0x56DE	0xB252    SXTB	R2, R2
0x56E0	0x4905    LDR	R1, [PC, #20]
0x56E2	0x600A    STR	R2, [R1, #0]
0x56E4	0xBF00    NOP
0x56E6	0x2201    MOVS	R2, #1
0x56E8	0xB252    SXTB	R2, R2
0x56EA	0x4903    LDR	R1, [PC, #12]
0x56EC	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 343 :: 		}
L_end_TFT_16bit_Write_Data:
0x56EE	0x4770    BX	LR
0x56F0	0x82B44242  	TFT_RS+0
0x56F4	0x18144002  	TFT_DataPort+0
0x56F8	0x82BC4242  	TFT_WR+0
; end of _TFT_16bit_Write_Data
_TFT_SSD1963_8bit_Write_Data:
;__Lib_TFT_Defs.c, 3796 :: 		void TFT_SSD1963_8bit_Write_Data(unsigned int color) {
; color start address is: 0 (R0)
0x5774	0xB081    SUB	SP, SP, #4
0x5776	0xF8CDE000  STR	LR, [SP, #0]
0x577A	0xB283    UXTH	R3, R0
; color end address is: 0 (R0)
; color start address is: 12 (R3)
;__Lib_TFT_Defs.c, 3798 :: 		temp = (color>>11);
0x577C	0x0AD9    LSRS	R1, R3, #11
; temp start address is: 0 (R0)
0x577E	0xB2C8    UXTB	R0, R1
;__Lib_TFT_Defs.c, 3799 :: 		temp = (temp<<3);
0x5780	0x00C1    LSLS	R1, R0, #3
; temp end address is: 0 (R0)
; temp start address is: 16 (R4)
0x5782	0xB2CC    UXTB	R4, R1
;__Lib_TFT_Defs.c, 3800 :: 		if ((temp>>7) == 1) {
0x5784	0x09E1    LSRS	R1, R4, #7
0x5786	0xB2C9    UXTB	R1, R1
0x5788	0x2901    CMP	R1, #1
0x578A	0xD102    BNE	L__TFT_SSD1963_8bit_Write_Data329
;__Lib_TFT_Defs.c, 3801 :: 		temp += 7;
0x578C	0x1DE1    ADDS	R1, R4, #7
; temp end address is: 16 (R4)
; temp start address is: 0 (R0)
0x578E	0xB2C8    UXTB	R0, R1
; temp end address is: 0 (R0)
;__Lib_TFT_Defs.c, 3802 :: 		}
0x5790	0xE000    B	L_TFT_SSD1963_8bit_Write_Data257
L__TFT_SSD1963_8bit_Write_Data329:
;__Lib_TFT_Defs.c, 3800 :: 		if ((temp>>7) == 1) {
0x5792	0xB2E0    UXTB	R0, R4
;__Lib_TFT_Defs.c, 3802 :: 		}
L_TFT_SSD1963_8bit_Write_Data257:
;__Lib_TFT_Defs.c, 3803 :: 		TFT_SSD1963YT_8bit_Write_Command(temp);
; temp start address is: 0 (R0)
; temp end address is: 0 (R0)
0x5794	0xF000F9C2  BL	_TFT_SSD1963YT_8bit_Write_Command+0
;__Lib_TFT_Defs.c, 3804 :: 		temp = (color>>5);
0x5798	0x0959    LSRS	R1, R3, #5
; temp start address is: 0 (R0)
0x579A	0xB2C8    UXTB	R0, R1
;__Lib_TFT_Defs.c, 3805 :: 		temp = (temp<<2);
0x579C	0x0081    LSLS	R1, R0, #2
; temp end address is: 0 (R0)
; temp start address is: 16 (R4)
0x579E	0xB2CC    UXTB	R4, R1
;__Lib_TFT_Defs.c, 3806 :: 		if ((temp>>7) == 1) {
0x57A0	0x09E1    LSRS	R1, R4, #7
0x57A2	0xB2C9    UXTB	R1, R1
0x57A4	0x2901    CMP	R1, #1
0x57A6	0xD102    BNE	L__TFT_SSD1963_8bit_Write_Data330
;__Lib_TFT_Defs.c, 3807 :: 		temp += 3;
0x57A8	0x1CE1    ADDS	R1, R4, #3
; temp end address is: 16 (R4)
; temp start address is: 0 (R0)
0x57AA	0xB2C8    UXTB	R0, R1
; temp end address is: 0 (R0)
;__Lib_TFT_Defs.c, 3808 :: 		}
0x57AC	0xE000    B	L_TFT_SSD1963_8bit_Write_Data258
L__TFT_SSD1963_8bit_Write_Data330:
;__Lib_TFT_Defs.c, 3806 :: 		if ((temp>>7) == 1) {
0x57AE	0xB2E0    UXTB	R0, R4
;__Lib_TFT_Defs.c, 3808 :: 		}
L_TFT_SSD1963_8bit_Write_Data258:
;__Lib_TFT_Defs.c, 3809 :: 		TFT_SSD1963YT_8bit_Write_Command(temp);
; temp start address is: 0 (R0)
; temp end address is: 0 (R0)
0x57B0	0xF000F9B4  BL	_TFT_SSD1963YT_8bit_Write_Command+0
;__Lib_TFT_Defs.c, 3810 :: 		temp = (color<<3);
0x57B4	0x00D9    LSLS	R1, R3, #3
; color end address is: 12 (R3)
; temp start address is: 12 (R3)
0x57B6	0xB2CB    UXTB	R3, R1
;__Lib_TFT_Defs.c, 3811 :: 		if ((temp>>7) == 1) {
0x57B8	0x09D9    LSRS	R1, R3, #7
0x57BA	0xB2C9    UXTB	R1, R1
0x57BC	0x2901    CMP	R1, #1
0x57BE	0xD102    BNE	L__TFT_SSD1963_8bit_Write_Data331
;__Lib_TFT_Defs.c, 3812 :: 		temp += 7;
0x57C0	0x1DD9    ADDS	R1, R3, #7
; temp end address is: 12 (R3)
; temp start address is: 0 (R0)
0x57C2	0xB2C8    UXTB	R0, R1
; temp end address is: 0 (R0)
;__Lib_TFT_Defs.c, 3813 :: 		}
0x57C4	0xE000    B	L_TFT_SSD1963_8bit_Write_Data259
L__TFT_SSD1963_8bit_Write_Data331:
;__Lib_TFT_Defs.c, 3811 :: 		if ((temp>>7) == 1) {
0x57C6	0xB2D8    UXTB	R0, R3
;__Lib_TFT_Defs.c, 3813 :: 		}
L_TFT_SSD1963_8bit_Write_Data259:
;__Lib_TFT_Defs.c, 3814 :: 		TFT_SSD1963YT_8bit_Write_Command(temp);
; temp start address is: 0 (R0)
; temp end address is: 0 (R0)
0x57C8	0xF000F9A8  BL	_TFT_SSD1963YT_8bit_Write_Command+0
;__Lib_TFT_Defs.c, 3815 :: 		}
L_end_TFT_SSD1963_8bit_Write_Data:
0x57CC	0xF8DDE000  LDR	LR, [SP, #0]
0x57D0	0xB001    ADD	SP, SP, #4
0x57D2	0x4770    BX	LR
; end of _TFT_SSD1963_8bit_Write_Data
_matrixrgb_spiDriverInit:
;Matrix_RGB_STM32_M4.c, 78 :: 		
; spiObj start address is: 4 (R1)
; gpioObj start address is: 0 (R0)
0x10B50	0xB081    SUB	SP, SP, #4
0x10B52	0xF8CDE000  STR	LR, [SP, #0]
0x10B56	0x4603    MOV	R3, R0
; spiObj end address is: 4 (R1)
; gpioObj end address is: 0 (R0)
; gpioObj start address is: 12 (R3)
; spiObj start address is: 4 (R1)
;Matrix_RGB_STM32_M4.c, 80 :: 		
0x10B58	0x4608    MOV	R0, R1
; spiObj end address is: 4 (R1)
0x10B5A	0xF7FBFEDF  BL	Matrix_RGB_STM32_M4_hal_spiMap+0
;Matrix_RGB_STM32_M4.c, 81 :: 		
0x10B5E	0x4618    MOV	R0, R3
; gpioObj end address is: 12 (R3)
0x10B60	0xF7FBFF5C  BL	Matrix_RGB_STM32_M4_hal_gpioMap+0
;Matrix_RGB_STM32_M4.c, 83 :: 		
0x10B64	0x2001    MOVS	R0, #1
0x10B66	0x4C03    LDR	R4, [PC, #12]
0x10B68	0x6824    LDR	R4, [R4, #0]
0x10B6A	0x47A0    BLX	R4
;Matrix_RGB_STM32_M4.c, 84 :: 		
L_end_matrixrgb_spiDriverInit:
0x10B6C	0xF8DDE000  LDR	LR, [SP, #0]
0x10B70	0xB001    ADD	SP, SP, #4
0x10B72	0x4770    BX	LR
0x10B74	0x7D1C2000  	Matrix_RGB_STM32_M4_hal_gpio_csSet+0
; end of _matrixrgb_spiDriverInit
Matrix_RGB_STM32_M4_hal_spiMap:
;__hal_stm32.c, 33 :: 		
; spiObj start address is: 0 (R0)
0xC91C	0xB081    SUB	SP, SP, #4
; spiObj end address is: 0 (R0)
; spiObj start address is: 0 (R0)
;__hal_stm32.c, 37 :: 		
0xC91E	0x6802    LDR	R2, [R0, #0]
0xC920	0x4903    LDR	R1, [PC, #12]
0xC922	0x600A    STR	R2, [R1, #0]
;__hal_stm32.c, 38 :: 		
0xC924	0x1D01    ADDS	R1, R0, #4
; spiObj end address is: 0 (R0)
0xC926	0x680A    LDR	R2, [R1, #0]
0xC928	0x4902    LDR	R1, [PC, #8]
0xC92A	0x600A    STR	R2, [R1, #0]
;__hal_stm32.c, 39 :: 		
L_end_hal_spiMap:
0xC92C	0xB001    ADD	SP, SP, #4
0xC92E	0x4770    BX	LR
0xC930	0x7D282000  	Matrix_RGB_STM32_M4_fp_spiWrite+0
0xC934	0x7D2C2000  	Matrix_RGB_STM32_M4_fp_spiRead+0
; end of Matrix_RGB_STM32_M4_hal_spiMap
Matrix_RGB_STM32_M4_hal_gpioMap:
;__matrixrgb_hal.c, 321 :: 		
; gpioObj start address is: 0 (R0)
0xCA1C	0xB081    SUB	SP, SP, #4
; gpioObj end address is: 0 (R0)
; gpioObj start address is: 0 (R0)
;__matrixrgb_hal.c, 347 :: 		
0xCA1E	0xF2000130  ADDW	R1, R0, #48
0xCA22	0x311C    ADDS	R1, #28
0xCA24	0x680A    LDR	R2, [R1, #0]
0xCA26	0x4906    LDR	R1, [PC, #24]
0xCA28	0x600A    STR	R2, [R1, #0]
;__matrixrgb_hal.c, 365 :: 		
0xCA2A	0xF2000108  ADDW	R1, R0, #8
0xCA2E	0x680A    LDR	R2, [R1, #0]
0xCA30	0x4904    LDR	R1, [PC, #16]
0xCA32	0x600A    STR	R2, [R1, #0]
;__matrixrgb_hal.c, 368 :: 		
0xCA34	0x1D01    ADDS	R1, R0, #4
; gpioObj end address is: 0 (R0)
0xCA36	0x680A    LDR	R2, [R1, #0]
0xCA38	0x4903    LDR	R1, [PC, #12]
0xCA3A	0x600A    STR	R2, [R1, #0]
;__matrixrgb_hal.c, 397 :: 		
L_end_hal_gpioMap:
0xCA3C	0xB001    ADD	SP, SP, #4
0xCA3E	0x4770    BX	LR
0xCA40	0x7D182000  	Matrix_RGB_STM32_M4_hal_gpio_intGet+0
0xCA44	0x7D1C2000  	Matrix_RGB_STM32_M4_hal_gpio_csSet+0
0xCA48	0x7D242000  	Matrix_RGB_STM32_M4_hal_gpio_rstSet+0
; end of Matrix_RGB_STM32_M4_hal_gpioMap
_matrixrgb_deviceReset:
;Matrix_RGB_STM32_M4.c, 115 :: 		
0x10CA0	0xB081    SUB	SP, SP, #4
0x10CA2	0xF8CDE000  STR	LR, [SP, #0]
;Matrix_RGB_STM32_M4.c, 117 :: 		
0x10CA6	0x2001    MOVS	R0, #1
0x10CA8	0x4C0A    LDR	R4, [PC, #40]
0x10CAA	0x6824    LDR	R4, [R4, #0]
0x10CAC	0x47A0    BLX	R4
;Matrix_RGB_STM32_M4.c, 118 :: 		
0x10CAE	0xF7FDFA07  BL	_Delay_100ms+0
;Matrix_RGB_STM32_M4.c, 119 :: 		
0x10CB2	0x2000    MOVS	R0, #0
0x10CB4	0x4C07    LDR	R4, [PC, #28]
0x10CB6	0x6824    LDR	R4, [R4, #0]
0x10CB8	0x47A0    BLX	R4
;Matrix_RGB_STM32_M4.c, 120 :: 		
0x10CBA	0xF7FDFA01  BL	_Delay_100ms+0
;Matrix_RGB_STM32_M4.c, 121 :: 		
0x10CBE	0x2001    MOVS	R0, #1
0x10CC0	0x4C04    LDR	R4, [PC, #16]
0x10CC2	0x6824    LDR	R4, [R4, #0]
0x10CC4	0x47A0    BLX	R4
;Matrix_RGB_STM32_M4.c, 122 :: 		
0x10CC6	0xF7FDF9FB  BL	_Delay_100ms+0
;Matrix_RGB_STM32_M4.c, 123 :: 		
L_end_matrixrgb_deviceReset:
0x10CCA	0xF8DDE000  LDR	LR, [SP, #0]
0x10CCE	0xB001    ADD	SP, SP, #4
0x10CD0	0x4770    BX	LR
0x10CD2	0xBF00    NOP
0x10CD4	0x7D242000  	Matrix_RGB_STM32_M4_hal_gpio_rstSet+0
; end of _matrixrgb_deviceReset
_matrixrgb_deviceInit:
;Matrix_RGB_STM32_M4.c, 126 :: 		
; pattern_id start address is: 0 (R0)
0x10B78	0xB081    SUB	SP, SP, #4
0x10B7A	0xF8CDE000  STR	LR, [SP, #0]
; pattern_id end address is: 0 (R0)
; pattern_id start address is: 0 (R0)
;Matrix_RGB_STM32_M4.c, 130 :: 		
0x10B7E	0xE059    B	L_matrixrgb_deviceInit6
;Matrix_RGB_STM32_M4.c, 132 :: 		
L_matrixrgb_deviceInit8:
L_matrixrgb_deviceInit9:
;Matrix_RGB_STM32_M4.c, 133 :: 		
0x10B80	0x2220    MOVS	R2, #32
0x10B82	0x4944    LDR	R1, [PC, #272]
0x10B84	0x800A    STRH	R2, [R1, #0]
;Matrix_RGB_STM32_M4.c, 134 :: 		
0x10B86	0x2220    MOVS	R2, #32
0x10B88	0x4943    LDR	R1, [PC, #268]
0x10B8A	0x800A    STRH	R2, [R1, #0]
;Matrix_RGB_STM32_M4.c, 135 :: 		
0x10B8C	0xF2404200  MOVW	R2, #1024
0x10B90	0x4942    LDR	R1, [PC, #264]
0x10B92	0x800A    STRH	R2, [R1, #0]
;Matrix_RGB_STM32_M4.c, 136 :: 		
0x10B94	0xE075    B	L_matrixrgb_deviceInit7
;Matrix_RGB_STM32_M4.c, 137 :: 		
L_matrixrgb_deviceInit10:
L_matrixrgb_deviceInit11:
;Matrix_RGB_STM32_M4.c, 138 :: 		
0x10B96	0x2240    MOVS	R2, #64
0x10B98	0x493E    LDR	R1, [PC, #248]
0x10B9A	0x800A    STRH	R2, [R1, #0]
;Matrix_RGB_STM32_M4.c, 139 :: 		
0x10B9C	0x2220    MOVS	R2, #32
0x10B9E	0x493E    LDR	R1, [PC, #248]
0x10BA0	0x800A    STRH	R2, [R1, #0]
;Matrix_RGB_STM32_M4.c, 140 :: 		
0x10BA2	0xF6400200  MOVW	R2, #2048
0x10BA6	0x493D    LDR	R1, [PC, #244]
0x10BA8	0x800A    STRH	R2, [R1, #0]
;Matrix_RGB_STM32_M4.c, 141 :: 		
0x10BAA	0xE06A    B	L_matrixrgb_deviceInit7
;Matrix_RGB_STM32_M4.c, 142 :: 		
L_matrixrgb_deviceInit12:
L_matrixrgb_deviceInit13:
;Matrix_RGB_STM32_M4.c, 143 :: 		
0x10BAC	0x2220    MOVS	R2, #32
0x10BAE	0x4939    LDR	R1, [PC, #228]
0x10BB0	0x800A    STRH	R2, [R1, #0]
;Matrix_RGB_STM32_M4.c, 144 :: 		
0x10BB2	0x2240    MOVS	R2, #64
0x10BB4	0x4938    LDR	R1, [PC, #224]
0x10BB6	0x800A    STRH	R2, [R1, #0]
;Matrix_RGB_STM32_M4.c, 145 :: 		
0x10BB8	0xF6400200  MOVW	R2, #2048
0x10BBC	0x4937    LDR	R1, [PC, #220]
0x10BBE	0x800A    STRH	R2, [R1, #0]
;Matrix_RGB_STM32_M4.c, 146 :: 		
0x10BC0	0xE05F    B	L_matrixrgb_deviceInit7
;Matrix_RGB_STM32_M4.c, 147 :: 		
L_matrixrgb_deviceInit14:
L_matrixrgb_deviceInit15:
;Matrix_RGB_STM32_M4.c, 148 :: 		
0x10BC2	0x2260    MOVS	R2, #96
0x10BC4	0x4933    LDR	R1, [PC, #204]
0x10BC6	0x800A    STRH	R2, [R1, #0]
;Matrix_RGB_STM32_M4.c, 149 :: 		
0x10BC8	0x2220    MOVS	R2, #32
0x10BCA	0x4933    LDR	R1, [PC, #204]
0x10BCC	0x800A    STRH	R2, [R1, #0]
;Matrix_RGB_STM32_M4.c, 150 :: 		
0x10BCE	0xF6404200  MOVW	R2, #3072
0x10BD2	0x4932    LDR	R1, [PC, #200]
0x10BD4	0x800A    STRH	R2, [R1, #0]
;Matrix_RGB_STM32_M4.c, 151 :: 		
0x10BD6	0xE054    B	L_matrixrgb_deviceInit7
;Matrix_RGB_STM32_M4.c, 152 :: 		
L_matrixrgb_deviceInit16:
L_matrixrgb_deviceInit17:
;Matrix_RGB_STM32_M4.c, 153 :: 		
0x10BD8	0x2220    MOVS	R2, #32
0x10BDA	0x492E    LDR	R1, [PC, #184]
0x10BDC	0x800A    STRH	R2, [R1, #0]
;Matrix_RGB_STM32_M4.c, 154 :: 		
0x10BDE	0x2260    MOVS	R2, #96
0x10BE0	0x492D    LDR	R1, [PC, #180]
0x10BE2	0x800A    STRH	R2, [R1, #0]
;Matrix_RGB_STM32_M4.c, 155 :: 		
0x10BE4	0xF6404200  MOVW	R2, #3072
0x10BE8	0x492C    LDR	R1, [PC, #176]
0x10BEA	0x800A    STRH	R2, [R1, #0]
;Matrix_RGB_STM32_M4.c, 156 :: 		
0x10BEC	0xE049    B	L_matrixrgb_deviceInit7
;Matrix_RGB_STM32_M4.c, 157 :: 		
L_matrixrgb_deviceInit18:
L_matrixrgb_deviceInit19:
;Matrix_RGB_STM32_M4.c, 158 :: 		
0x10BEE	0x2280    MOVS	R2, #128
0x10BF0	0x4928    LDR	R1, [PC, #160]
0x10BF2	0x800A    STRH	R2, [R1, #0]
;Matrix_RGB_STM32_M4.c, 159 :: 		
0x10BF4	0x2220    MOVS	R2, #32
0x10BF6	0x4928    LDR	R1, [PC, #160]
0x10BF8	0x800A    STRH	R2, [R1, #0]
;Matrix_RGB_STM32_M4.c, 160 :: 		
0x10BFA	0xF2410200  MOVW	R2, #4096
0x10BFE	0x4927    LDR	R1, [PC, #156]
0x10C00	0x800A    STRH	R2, [R1, #0]
;Matrix_RGB_STM32_M4.c, 161 :: 		
0x10C02	0xE03E    B	L_matrixrgb_deviceInit7
;Matrix_RGB_STM32_M4.c, 162 :: 		
L_matrixrgb_deviceInit20:
L_matrixrgb_deviceInit21:
;Matrix_RGB_STM32_M4.c, 163 :: 		
0x10C04	0x2220    MOVS	R2, #32
0x10C06	0x4923    LDR	R1, [PC, #140]
0x10C08	0x800A    STRH	R2, [R1, #0]
;Matrix_RGB_STM32_M4.c, 164 :: 		
0x10C0A	0x2280    MOVS	R2, #128
0x10C0C	0x4922    LDR	R1, [PC, #136]
0x10C0E	0x800A    STRH	R2, [R1, #0]
;Matrix_RGB_STM32_M4.c, 165 :: 		
0x10C10	0xF2410200  MOVW	R2, #4096
0x10C14	0x4921    LDR	R1, [PC, #132]
0x10C16	0x800A    STRH	R2, [R1, #0]
;Matrix_RGB_STM32_M4.c, 166 :: 		
0x10C18	0xE033    B	L_matrixrgb_deviceInit7
;Matrix_RGB_STM32_M4.c, 167 :: 		
L_matrixrgb_deviceInit22:
L_matrixrgb_deviceInit23:
;Matrix_RGB_STM32_M4.c, 168 :: 		
0x10C1A	0x2240    MOVS	R2, #64
0x10C1C	0x491D    LDR	R1, [PC, #116]
0x10C1E	0x800A    STRH	R2, [R1, #0]
;Matrix_RGB_STM32_M4.c, 169 :: 		
0x10C20	0x2240    MOVS	R2, #64
0x10C22	0x491D    LDR	R1, [PC, #116]
0x10C24	0x800A    STRH	R2, [R1, #0]
;Matrix_RGB_STM32_M4.c, 170 :: 		
0x10C26	0xF2410200  MOVW	R2, #4096
0x10C2A	0x491C    LDR	R1, [PC, #112]
0x10C2C	0x800A    STRH	R2, [R1, #0]
;Matrix_RGB_STM32_M4.c, 171 :: 		
; pattern_id end address is: 0 (R0)
0x10C2E	0xE028    B	L_matrixrgb_deviceInit7
;Matrix_RGB_STM32_M4.c, 172 :: 		
L_matrixrgb_deviceInit24:
;Matrix_RGB_STM32_M4.c, 173 :: 		
0x10C30	0x2001    MOVS	R0, #1
0x10C32	0xE02B    B	L_end_matrixrgb_deviceInit
;Matrix_RGB_STM32_M4.c, 175 :: 		
L_matrixrgb_deviceInit6:
; pattern_id start address is: 0 (R0)
0x10C34	0x2800    CMP	R0, #0
0x10C36	0xF43FAFA3  BEQ	L_matrixrgb_deviceInit8
0x10C3A	0x2801    CMP	R0, #1
0x10C3C	0xF43FAFA0  BEQ	L_matrixrgb_deviceInit9
0x10C40	0x2802    CMP	R0, #2
0x10C42	0xF43FAFA8  BEQ	L_matrixrgb_deviceInit10
0x10C46	0x2803    CMP	R0, #3
0x10C48	0xF43FAFA5  BEQ	L_matrixrgb_deviceInit11
0x10C4C	0x2804    CMP	R0, #4
0x10C4E	0xF43FAFAD  BEQ	L_matrixrgb_deviceInit12
0x10C52	0x2805    CMP	R0, #5
0x10C54	0xF43FAFAA  BEQ	L_matrixrgb_deviceInit13
0x10C58	0x2806    CMP	R0, #6
0x10C5A	0xD0B2    BEQ	L_matrixrgb_deviceInit14
0x10C5C	0x2807    CMP	R0, #7
0x10C5E	0xD0B0    BEQ	L_matrixrgb_deviceInit15
0x10C60	0x2808    CMP	R0, #8
0x10C62	0xD0B9    BEQ	L_matrixrgb_deviceInit16
0x10C64	0x2809    CMP	R0, #9
0x10C66	0xD0B7    BEQ	L_matrixrgb_deviceInit17
0x10C68	0x280A    CMP	R0, #10
0x10C6A	0xD0C0    BEQ	L_matrixrgb_deviceInit18
0x10C6C	0x280B    CMP	R0, #11
0x10C6E	0xD0BE    BEQ	L_matrixrgb_deviceInit19
0x10C70	0x280C    CMP	R0, #12
0x10C72	0xD0C7    BEQ	L_matrixrgb_deviceInit20
0x10C74	0x280D    CMP	R0, #13
0x10C76	0xD0C5    BEQ	L_matrixrgb_deviceInit21
0x10C78	0x280E    CMP	R0, #14
0x10C7A	0xD0CE    BEQ	L_matrixrgb_deviceInit22
0x10C7C	0x280F    CMP	R0, #15
0x10C7E	0xD0CC    BEQ	L_matrixrgb_deviceInit23
; pattern_id end address is: 0 (R0)
0x10C80	0xE7D6    B	L_matrixrgb_deviceInit24
L_matrixrgb_deviceInit7:
;Matrix_RGB_STM32_M4.c, 178 :: 		
; pattern_id start address is: 0 (R0)
0x10C82	0xB2C1    UXTB	R1, R0
; pattern_id end address is: 0 (R0)
0x10C84	0x2010    MOVS	R0, #16
0x10C86	0xF7FBFEE1  BL	Matrix_RGB_STM32_M4__spi_cmd+0
;Matrix_RGB_STM32_M4.c, 180 :: 		
0x10C8A	0x2000    MOVS	R0, #0
;Matrix_RGB_STM32_M4.c, 181 :: 		
L_end_matrixrgb_deviceInit:
0x10C8C	0xF8DDE000  LDR	LR, [SP, #0]
0x10C90	0xB001    ADD	SP, SP, #4
0x10C92	0x4770    BX	LR
0x10C94	0x7D222000  	Matrix_RGB_STM32_M4__pix_w+0
0x10C98	0x7D302000  	Matrix_RGB_STM32_M4__pix_h+0
0x10C9C	0x7D202000  	Matrix_RGB_STM32_M4__ram_s+0
; end of _matrixrgb_deviceInit
Matrix_RGB_STM32_M4__spi_cmd:
;Matrix_RGB_STM32_M4.c, 314 :: 		
; arg start address is: 4 (R1)
; cmd start address is: 0 (R0)
0xCA4C	0xB082    SUB	SP, SP, #8
0xCA4E	0xF8CDE000  STR	LR, [SP, #0]
0xCA52	0xB2C6    UXTB	R6, R0
0xCA54	0xB2CD    UXTB	R5, R1
; arg end address is: 4 (R1)
; cmd end address is: 0 (R0)
; cmd start address is: 24 (R6)
; arg start address is: 20 (R5)
;Matrix_RGB_STM32_M4.c, 318 :: 		
0xCA56	0xAC01    ADD	R4, SP, #4
0xCA58	0x7026    STRB	R6, [R4, #0]
; cmd end address is: 24 (R6)
;Matrix_RGB_STM32_M4.c, 319 :: 		
0xCA5A	0x1C62    ADDS	R2, R4, #1
0xCA5C	0x7015    STRB	R5, [R2, #0]
; arg end address is: 20 (R5)
;Matrix_RGB_STM32_M4.c, 321 :: 		
L_Matrix_RGB_STM32_M4__spi_cmd45:
0xCA5E	0x4C0C    LDR	R4, [PC, #48]
0xCA60	0x6824    LDR	R4, [R4, #0]
0xCA62	0x47A0    BLX	R4
0xCA64	0xB100    CBZ	R0, L_Matrix_RGB_STM32_M4__spi_cmd46
0xCA66	0xE7FA    B	L_Matrix_RGB_STM32_M4__spi_cmd45
L_Matrix_RGB_STM32_M4__spi_cmd46:
;Matrix_RGB_STM32_M4.c, 322 :: 		
0xCA68	0x2000    MOVS	R0, #0
0xCA6A	0x4C0A    LDR	R4, [PC, #40]
0xCA6C	0x6824    LDR	R4, [R4, #0]
0xCA6E	0x47A0    BLX	R4
;Matrix_RGB_STM32_M4.c, 323 :: 		
0xCA70	0xAA01    ADD	R2, SP, #4
0xCA72	0x2102    MOVS	R1, #2
0xCA74	0x4610    MOV	R0, R2
0xCA76	0xF7FDFACF  BL	Matrix_RGB_STM32_M4_hal_spiWrite+0
;Matrix_RGB_STM32_M4.c, 324 :: 		
0xCA7A	0x2001    MOVS	R0, #1
0xCA7C	0x4C05    LDR	R4, [PC, #20]
0xCA7E	0x6824    LDR	R4, [R4, #0]
0xCA80	0x47A0    BLX	R4
;Matrix_RGB_STM32_M4.c, 325 :: 		
0xCA82	0xF7FDFA91  BL	_Delay_1ms+0
;Matrix_RGB_STM32_M4.c, 326 :: 		
L_end__spi_cmd:
0xCA86	0xF8DDE000  LDR	LR, [SP, #0]
0xCA8A	0xB002    ADD	SP, SP, #8
0xCA8C	0x4770    BX	LR
0xCA8E	0xBF00    NOP
0xCA90	0x7D182000  	Matrix_RGB_STM32_M4_hal_gpio_intGet+0
0xCA94	0x7D1C2000  	Matrix_RGB_STM32_M4_hal_gpio_csSet+0
; end of Matrix_RGB_STM32_M4__spi_cmd
Matrix_RGB_STM32_M4_hal_spiWrite:
;__hal_stm32.c, 41 :: 		
; nBytes start address is: 4 (R1)
; pBuf start address is: 0 (R0)
0xA018	0xB083    SUB	SP, SP, #12
0xA01A	0xF8CDE000  STR	LR, [SP, #0]
0xA01E	0xB28A    UXTH	R2, R1
; nBytes end address is: 4 (R1)
; pBuf end address is: 0 (R0)
; pBuf start address is: 0 (R0)
; nBytes start address is: 8 (R2)
;__hal_stm32.c, 43 :: 		
; ptr start address is: 4 (R1)
0xA020	0x4601    MOV	R1, R0
; pBuf end address is: 0 (R0)
; nBytes end address is: 8 (R2)
; ptr end address is: 4 (R1)
0xA022	0xB290    UXTH	R0, R2
;__hal_stm32.c, 44 :: 		
L_Matrix_RGB_STM32_M4_hal_spiWrite0:
; ptr start address is: 4 (R1)
; nBytes start address is: 0 (R0)
; nBytes start address is: 0 (R0)
0xA024	0xB283    UXTH	R3, R0
0xA026	0x1E42    SUBS	R2, R0, #1
0xA028	0xB290    UXTH	R0, R2
; nBytes end address is: 0 (R0)
0xA02A	0xB16B    CBZ	R3, L_Matrix_RGB_STM32_M4_hal_spiWrite1
; nBytes end address is: 0 (R0)
;__hal_stm32.c, 45 :: 		
; nBytes start address is: 0 (R0)
0xA02C	0x780A    LDRB	R2, [R1, #0]
0xA02E	0xB2D4    UXTB	R4, R2
0xA030	0xF8AD0004  STRH	R0, [SP, #4]
0xA034	0x9102    STR	R1, [SP, #8]
0xA036	0xB2A0    UXTH	R0, R4
0xA038	0x4C05    LDR	R4, [PC, #20]
0xA03A	0x6824    LDR	R4, [R4, #0]
0xA03C	0x47A0    BLX	R4
0xA03E	0x9902    LDR	R1, [SP, #8]
0xA040	0xF8BD0004  LDRH	R0, [SP, #4]
0xA044	0x1C49    ADDS	R1, R1, #1
; nBytes end address is: 0 (R0)
; ptr end address is: 4 (R1)
0xA046	0xE7ED    B	L_Matrix_RGB_STM32_M4_hal_spiWrite0
L_Matrix_RGB_STM32_M4_hal_spiWrite1:
;__hal_stm32.c, 46 :: 		
L_end_hal_spiWrite:
0xA048	0xF8DDE000  LDR	LR, [SP, #0]
0xA04C	0xB003    ADD	SP, SP, #12
0xA04E	0x4770    BX	LR
0xA050	0x7D282000  	Matrix_RGB_STM32_M4_fp_spiWrite+0
; end of Matrix_RGB_STM32_M4_hal_spiWrite
_Delay_1ms:
;__Lib_Delays.c, 41 :: 		void Delay_1ms() {
;__Lib_Delays.c, 42 :: 		Delay_ms(1);
0x9FA8	0xF64D27BE  MOVW	R7, #55998
0x9FAC	0xF2C00700  MOVT	R7, #0
L_Delay_1ms14:
0x9FB0	0x1E7F    SUBS	R7, R7, #1
0x9FB2	0xD1FD    BNE	L_Delay_1ms14
0x9FB4	0xBF00    NOP
0x9FB6	0xBF00    NOP
0x9FB8	0xBF00    NOP
0x9FBA	0xBF00    NOP
0x9FBC	0xBF00    NOP
;__Lib_Delays.c, 43 :: 		}
L_end_Delay_1ms:
0x9FBE	0x4770    BX	LR
; end of _Delay_1ms
_matrixrgb_setPower:
;Matrix_RGB_STM32_M4.c, 183 :: 		
; powerState start address is: 0 (R0)
0xFA80	0xB081    SUB	SP, SP, #4
0xFA82	0xF8CDE000  STR	LR, [SP, #0]
; powerState end address is: 0 (R0)
; powerState start address is: 0 (R0)
;Matrix_RGB_STM32_M4.c, 188 :: 		
0xFA86	0xB2C1    UXTB	R1, R0
; powerState end address is: 0 (R0)
0xFA88	0x2001    MOVS	R0, #1
0xFA8A	0xF7FCFFDF  BL	Matrix_RGB_STM32_M4__spi_cmd+0
;Matrix_RGB_STM32_M4.c, 189 :: 		
L_end_matrixrgb_setPower:
0xFA8E	0xF8DDE000  LDR	LR, [SP, #0]
0xFA92	0xB001    ADD	SP, SP, #4
0xFA94	0x4770    BX	LR
; end of _matrixrgb_setPower
_matrixrgb_setBrightness:
;Matrix_RGB_STM32_M4.c, 191 :: 		
; brightness start address is: 0 (R0)
0x108DC	0xB081    SUB	SP, SP, #4
0x108DE	0xF8CDE000  STR	LR, [SP, #0]
; brightness end address is: 0 (R0)
; brightness start address is: 0 (R0)
;Matrix_RGB_STM32_M4.c, 196 :: 		
0x108E2	0xB2C1    UXTB	R1, R0
; brightness end address is: 0 (R0)
0x108E4	0x2002    MOVS	R0, #2
0x108E6	0xF7FCF8B1  BL	Matrix_RGB_STM32_M4__spi_cmd+0
;Matrix_RGB_STM32_M4.c, 197 :: 		
L_end_matrixrgb_setBrightness:
0x108EA	0xF8DDE000  LDR	LR, [SP, #0]
0x108EE	0xB001    ADD	SP, SP, #4
0x108F0	0x4770    BX	LR
; end of _matrixrgb_setBrightness
_matrixrgb_drawImage:
;Matrix_RGB_STM32_M4.c, 253 :: 		
0x10940	0xB084    SUB	SP, SP, #16
0x10942	0xF8CDE000  STR	LR, [SP, #0]
0x10946	0x9003    STR	R0, [SP, #12]
;Matrix_RGB_STM32_M4.c, 259 :: 		
0x10948	0x2403    MOVS	R4, #3
0x1094A	0xF88D4008  STRB	R4, [SP, #8]
;Matrix_RGB_STM32_M4.c, 261 :: 		
L_matrixrgb_drawImage35:
0x1094E	0x4C1F    LDR	R4, [PC, #124]
0x10950	0x6824    LDR	R4, [R4, #0]
0x10952	0x47A0    BLX	R4
0x10954	0xB100    CBZ	R0, L_matrixrgb_drawImage36
0x10956	0xE7FA    B	L_matrixrgb_drawImage35
L_matrixrgb_drawImage36:
;Matrix_RGB_STM32_M4.c, 262 :: 		
0x10958	0x2000    MOVS	R0, #0
0x1095A	0x4C1D    LDR	R4, [PC, #116]
0x1095C	0x6824    LDR	R4, [R4, #0]
0x1095E	0x47A0    BLX	R4
;Matrix_RGB_STM32_M4.c, 263 :: 		
0x10960	0xA902    ADD	R1, SP, #8
0x10962	0x4608    MOV	R0, R1
0x10964	0x2101    MOVS	R1, #1
0x10966	0xF7F9FB57  BL	Matrix_RGB_STM32_M4_hal_spiWrite+0
;Matrix_RGB_STM32_M4.c, 265 :: 		
; pos start address is: 16 (R4)
0x1096A	0x2400    MOVS	R4, #0
; pos end address is: 16 (R4)
0x1096C	0xB2A0    UXTH	R0, R4
L_matrixrgb_drawImage37:
; pos start address is: 0 (R0)
0x1096E	0x4919    LDR	R1, [PC, #100]
0x10970	0x8809    LDRH	R1, [R1, #0]
0x10972	0x4288    CMP	R0, R1
0x10974	0xD220    BCS	L_matrixrgb_drawImage38
;Matrix_RGB_STM32_M4.c, 267 :: 		
0x10976	0xF10D0409  ADD	R4, SP, #9
0x1097A	0x0042    LSLS	R2, R0, #1
0x1097C	0xB292    UXTH	R2, R2
0x1097E	0x9903    LDR	R1, [SP, #12]
0x10980	0x1889    ADDS	R1, R1, R2
0x10982	0x7809    LDRB	R1, [R1, #0]
0x10984	0x7021    STRB	R1, [R4, #0]
;Matrix_RGB_STM32_M4.c, 268 :: 		
0x10986	0x1C63    ADDS	R3, R4, #1
0x10988	0x0041    LSLS	R1, R0, #1
0x1098A	0xB289    UXTH	R1, R1
0x1098C	0x1C4A    ADDS	R2, R1, #1
0x1098E	0xB292    UXTH	R2, R2
0x10990	0x9903    LDR	R1, [SP, #12]
0x10992	0x1889    ADDS	R1, R1, R2
0x10994	0x7809    LDRB	R1, [R1, #0]
0x10996	0x7019    STRB	R1, [R3, #0]
;Matrix_RGB_STM32_M4.c, 269 :: 		
0x10998	0xF8AD0004  STRH	R0, [SP, #4]
0x1099C	0x2102    MOVS	R1, #2
0x1099E	0x4620    MOV	R0, R4
0x109A0	0xF7F9FB3A  BL	Matrix_RGB_STM32_M4_hal_spiWrite+0
0x109A4	0xF8BD0004  LDRH	R0, [SP, #4]
;Matrix_RGB_STM32_M4.c, 270 :: 		
0x109A8	0xF000FB4A  BL	_Delay_80us+0
;Matrix_RGB_STM32_M4.c, 271 :: 		
0x109AC	0xF000FB48  BL	_Delay_80us+0
;Matrix_RGB_STM32_M4.c, 265 :: 		
0x109B0	0x1C41    ADDS	R1, R0, #1
; pos end address is: 0 (R0)
; pos start address is: 16 (R4)
0x109B2	0xB28C    UXTH	R4, R1
;Matrix_RGB_STM32_M4.c, 272 :: 		
0x109B4	0xB2A0    UXTH	R0, R4
; pos end address is: 16 (R4)
0x109B6	0xE7DA    B	L_matrixrgb_drawImage37
L_matrixrgb_drawImage38:
;Matrix_RGB_STM32_M4.c, 274 :: 		
0x109B8	0x2001    MOVS	R0, #1
0x109BA	0x4C05    LDR	R4, [PC, #20]
0x109BC	0x6824    LDR	R4, [R4, #0]
0x109BE	0x47A0    BLX	R4
;Matrix_RGB_STM32_M4.c, 275 :: 		
0x109C0	0xF7F9FAF2  BL	_Delay_1ms+0
;Matrix_RGB_STM32_M4.c, 276 :: 		
L_end_matrixrgb_drawImage:
0x109C4	0xF8DDE000  LDR	LR, [SP, #0]
0x109C8	0xB004    ADD	SP, SP, #16
0x109CA	0x4770    BX	LR
0x109CC	0x7D182000  	Matrix_RGB_STM32_M4_hal_gpio_intGet+0
0x109D0	0x7D1C2000  	Matrix_RGB_STM32_M4_hal_gpio_csSet+0
0x109D4	0x7D202000  	Matrix_RGB_STM32_M4__ram_s+0
; end of _matrixrgb_drawImage
_irgrid2_i2cDriverInit:
;IR_Grid2_STM32_M4.c, 890 :: 		
; slave start address is: 8 (R2)
; i2cObj start address is: 4 (R1)
; gpioObj start address is: 0 (R0)
0x1091C	0xB081    SUB	SP, SP, #4
0x1091E	0xF8CDE000  STR	LR, [SP, #0]
0x10922	0x4604    MOV	R4, R0
; slave end address is: 8 (R2)
; i2cObj end address is: 4 (R1)
; gpioObj end address is: 0 (R0)
; gpioObj start address is: 16 (R4)
; i2cObj start address is: 4 (R1)
; slave start address is: 8 (R2)
;IR_Grid2_STM32_M4.c, 892 :: 		
0x10924	0x4B05    LDR	R3, [PC, #20]
0x10926	0x701A    STRB	R2, [R3, #0]
; slave end address is: 8 (R2)
;IR_Grid2_STM32_M4.c, 893 :: 		
0x10928	0x4608    MOV	R0, R1
; i2cObj end address is: 4 (R1)
0x1092A	0xF7FCF85D  BL	IR_Grid2_STM32_M4_hal_i2cMap+0
;IR_Grid2_STM32_M4.c, 894 :: 		
0x1092E	0x4620    MOV	R0, R4
; gpioObj end address is: 16 (R4)
0x10930	0xF7FCF870  BL	IR_Grid2_STM32_M4_hal_gpioMap+0
;IR_Grid2_STM32_M4.c, 895 :: 		
L_end_irgrid2_i2cDriverInit:
0x10934	0xF8DDE000  LDR	LR, [SP, #0]
0x10938	0xB001    ADD	SP, SP, #4
0x1093A	0x4770    BX	LR
0x1093C	0x79E72000  	IR_Grid2_STM32_M4__slaveAddress+0
; end of _irgrid2_i2cDriverInit
IR_Grid2_STM32_M4_hal_i2cMap:
;__hal_stm32.c, 82 :: 		
; i2cObj start address is: 0 (R0)
0xC9E8	0xB081    SUB	SP, SP, #4
; i2cObj end address is: 0 (R0)
; i2cObj start address is: 0 (R0)
;__hal_stm32.c, 86 :: 		
0xC9EA	0x6802    LDR	R2, [R0, #0]
0xC9EC	0x4906    LDR	R1, [PC, #24]
0xC9EE	0x600A    STR	R2, [R1, #0]
;__hal_stm32.c, 87 :: 		
0xC9F0	0x1D01    ADDS	R1, R0, #4
0xC9F2	0x680A    LDR	R2, [R1, #0]
0xC9F4	0x4905    LDR	R1, [PC, #20]
0xC9F6	0x600A    STR	R2, [R1, #0]
;__hal_stm32.c, 88 :: 		
0xC9F8	0xF2000108  ADDW	R1, R0, #8
; i2cObj end address is: 0 (R0)
0xC9FC	0x680A    LDR	R2, [R1, #0]
0xC9FE	0x4904    LDR	R1, [PC, #16]
0xCA00	0x600A    STR	R2, [R1, #0]
;__hal_stm32.c, 89 :: 		
L_end_hal_i2cMap:
0xCA02	0xB001    ADD	SP, SP, #4
0xCA04	0x4770    BX	LR
0xCA06	0xBF00    NOP
0xCA08	0x7D142000  	IR_Grid2_STM32_M4_fp_i2cStart+0
0xCA0C	0x7D102000  	IR_Grid2_STM32_M4_fp_i2cWrite+0
0xCA10	0x7D0C2000  	IR_Grid2_STM32_M4_fp_i2cRead+0
; end of IR_Grid2_STM32_M4_hal_i2cMap
IR_Grid2_STM32_M4_hal_gpioMap:
;__irgrid2_hal.c, 321 :: 		
0xCA14	0xB081    SUB	SP, SP, #4
;__irgrid2_hal.c, 397 :: 		
L_end_hal_gpioMap:
0xCA16	0xB001    ADD	SP, SP, #4
0xCA18	0x4770    BX	LR
; end of IR_Grid2_STM32_M4_hal_gpioMap
_irgrid2_readEEPROM:
;IR_Grid2_STM32_M4.c, 972 :: 		
; eeData start address is: 0 (R0)
0x112CC	0xB081    SUB	SP, SP, #4
0x112CE	0xF8CDE000  STR	LR, [SP, #0]
; eeData end address is: 0 (R0)
; eeData start address is: 0 (R0)
;IR_Grid2_STM32_M4.c, 974 :: 		
0x112D2	0x4602    MOV	R2, R0
; eeData end address is: 0 (R0)
0x112D4	0xF2403140  MOVW	R1, #832
0x112D8	0xF2424000  MOVW	R0, #9216
0x112DC	0xF7FBFA22  BL	_irgrid2_readData+0
;IR_Grid2_STM32_M4.c, 975 :: 		
L_end_irgrid2_readEEPROM:
0x112E0	0xF8DDE000  LDR	LR, [SP, #0]
0x112E4	0xB001    ADD	SP, SP, #4
0x112E6	0x4770    BX	LR
; end of _irgrid2_readEEPROM
_irgrid2_readData:
;IR_Grid2_STM32_M4.c, 943 :: 		
; startAddr start address is: 0 (R0)
0xC724	0xF2AD6D94  SUBW	SP, SP, #1684
0xC728	0xF8CDE000  STR	LR, [SP, #0]
0xC72C	0xF8AD1688  STRH	R1, [SP, #1672]
0xC730	0xF8CD268C  STR	R2, [SP, #1676]
; startAddr end address is: 0 (R0)
; startAddr start address is: 0 (R0)
;IR_Grid2_STM32_M4.c, 946 :: 		
0xC734	0xF10D0B06  ADD	R11, SP, #6
0xC738	0xF50B6AD0  ADD	R10, R11, #1664
0xC73C	0xF8DFC0AC  LDR	R12, [PC, #172]
0xC740	0xF7F5FCD4  BL	___CC2DW+0
;IR_Grid2_STM32_M4.c, 947 :: 		
;IR_Grid2_STM32_M4.c, 948 :: 		
;IR_Grid2_STM32_M4.c, 949 :: 		
;IR_Grid2_STM32_M4.c, 950 :: 		
;IR_Grid2_STM32_M4.c, 952 :: 		
0xC744	0xF8BD3688  LDRH	R3, [SP, #1672]
0xC748	0x005B    LSLS	R3, R3, #1
0xC74A	0xF8AD3690  STRH	R3, [SP, #1680]
;IR_Grid2_STM32_M4.c, 954 :: 		
0xC74E	0xAC01    ADD	R4, SP, #4
0xC750	0x0A03    LSRS	R3, R0, #8
0xC752	0xB2DB    UXTB	R3, R3
0xC754	0x7023    STRB	R3, [R4, #0]
;IR_Grid2_STM32_M4.c, 955 :: 		
0xC756	0x1C64    ADDS	R4, R4, #1
0xC758	0xF00003FF  AND	R3, R0, #255
; startAddr end address is: 0 (R0)
0xC75C	0xB2DB    UXTB	R3, R3
0xC75E	0x7023    STRB	R3, [R4, #0]
;IR_Grid2_STM32_M4.c, 957 :: 		
0xC760	0xF7FDFA02  BL	IR_Grid2_STM32_M4_hal_i2cStart+0
;IR_Grid2_STM32_M4.c, 958 :: 		
0xC764	0xAC01    ADD	R4, SP, #4
0xC766	0x4B22    LDR	R3, [PC, #136]
0xC768	0x781B    LDRB	R3, [R3, #0]
0xC76A	0x2202    MOVS	R2, #2
0xC76C	0x4621    MOV	R1, R4
0xC76E	0xB2D8    UXTB	R0, R3
0xC770	0x2300    MOVS	R3, #0
0xC772	0xF7FDFA0F  BL	IR_Grid2_STM32_M4_hal_i2cWrite+0
;IR_Grid2_STM32_M4.c, 959 :: 		
0xC776	0xF7FDF9EB  BL	_Delay_10ms+0
;IR_Grid2_STM32_M4.c, 960 :: 		
0xC77A	0xF10D0406  ADD	R4, SP, #6
0xC77E	0x4B1C    LDR	R3, [PC, #112]
0xC780	0x781B    LDRB	R3, [R3, #0]
0xC782	0xF8BD2690  LDRH	R2, [SP, #1680]
0xC786	0x4621    MOV	R1, R4
0xC788	0xB2D8    UXTB	R0, R3
0xC78A	0x2301    MOVS	R3, #1
0xC78C	0xF7FDF8D4  BL	IR_Grid2_STM32_M4_hal_i2cRead+0
;IR_Grid2_STM32_M4.c, 962 :: 		
; cnt start address is: 4 (R1)
0xC790	0x2100    MOVS	R1, #0
; cnt end address is: 4 (R1)
0xC792	0xB288    UXTH	R0, R1
L_irgrid2_readData155:
; cnt start address is: 0 (R0)
0xC794	0xF8BD3688  LDRH	R3, [SP, #1672]
0xC798	0x4298    CMP	R0, R3
0xC79A	0xD221    BCS	L_irgrid2_readData156
;IR_Grid2_STM32_M4.c, 964 :: 		
0xC79C	0x0045    LSLS	R5, R0, #1
0xC79E	0xB2AD    UXTH	R5, R5
; i start address is: 4 (R1)
0xC7A0	0xB2A9    UXTH	R1, R5
;IR_Grid2_STM32_M4.c, 965 :: 		
0xC7A2	0x0044    LSLS	R4, R0, #1
0xC7A4	0xF8DD368C  LDR	R3, [SP, #1676]
0xC7A8	0x191C    ADDS	R4, R3, R4
0xC7AA	0xF10D0606  ADD	R6, SP, #6
0xC7AE	0x1973    ADDS	R3, R6, R5
0xC7B0	0x781B    LDRB	R3, [R3, #0]
0xC7B2	0x8023    STRH	R3, [R4, #0]
;IR_Grid2_STM32_M4.c, 966 :: 		
0xC7B4	0x0044    LSLS	R4, R0, #1
0xC7B6	0xF8DD368C  LDR	R3, [SP, #1676]
0xC7BA	0x191C    ADDS	R4, R3, R4
0xC7BC	0x8823    LDRH	R3, [R4, #0]
0xC7BE	0x021B    LSLS	R3, R3, #8
0xC7C0	0x8023    STRH	R3, [R4, #0]
;IR_Grid2_STM32_M4.c, 967 :: 		
0xC7C2	0x0044    LSLS	R4, R0, #1
0xC7C4	0xF8DD368C  LDR	R3, [SP, #1676]
0xC7C8	0x191D    ADDS	R5, R3, R4
0xC7CA	0x1C4B    ADDS	R3, R1, #1
0xC7CC	0xB29B    UXTH	R3, R3
; i end address is: 4 (R1)
0xC7CE	0x18F3    ADDS	R3, R6, R3
0xC7D0	0x781C    LDRB	R4, [R3, #0]
0xC7D2	0x882B    LDRH	R3, [R5, #0]
0xC7D4	0x4323    ORRS	R3, R4
0xC7D6	0x802B    STRH	R3, [R5, #0]
;IR_Grid2_STM32_M4.c, 962 :: 		
0xC7D8	0x1C43    ADDS	R3, R0, #1
; cnt end address is: 0 (R0)
; cnt start address is: 4 (R1)
0xC7DA	0xB299    UXTH	R1, R3
;IR_Grid2_STM32_M4.c, 968 :: 		
0xC7DC	0xB288    UXTH	R0, R1
; cnt end address is: 4 (R1)
0xC7DE	0xE7D9    B	L_irgrid2_readData155
L_irgrid2_readData156:
;IR_Grid2_STM32_M4.c, 969 :: 		
L_end_irgrid2_readData:
0xC7E0	0xF8DDE000  LDR	LR, [SP, #0]
0xC7E4	0xF20D6D94  ADDW	SP, SP, #1684
0xC7E8	0x4770    BX	LR
0xC7EA	0xBF00    NOP
0xC7EC	0xE01E0001  	?ICSirgrid2_readData_readReg_L0+0
0xC7F0	0x79E72000  	IR_Grid2_STM32_M4__slaveAddress+0
; end of _irgrid2_readData
IR_Grid2_STM32_M4_hal_i2cStart:
;__hal_stm32.c, 91 :: 		
0x9B68	0xB082    SUB	SP, SP, #8
0x9B6A	0xF8CDE000  STR	LR, [SP, #0]
;__hal_stm32.c, 93 :: 		
0x9B6E	0xF2400400  MOVW	R4, #0
0x9B72	0xF8AD4004  STRH	R4, [SP, #4]
;__hal_stm32.c, 94 :: 		
0x9B76	0x4C06    LDR	R4, [PC, #24]
0x9B78	0x6824    LDR	R4, [R4, #0]
0x9B7A	0x47A0    BLX	R4
0x9B7C	0xF9BD1004  LDRSH	R1, [SP, #4]
0x9B80	0xEA410000  ORR	R0, R1, R0, LSL #0
;__hal_stm32.c, 95 :: 		
0x9B84	0xB200    SXTH	R0, R0
;__hal_stm32.c, 96 :: 		
L_end_hal_i2cStart:
0x9B86	0xF8DDE000  LDR	LR, [SP, #0]
0x9B8A	0xB002    ADD	SP, SP, #8
0x9B8C	0x4770    BX	LR
0x9B8E	0xBF00    NOP
0x9B90	0x7D142000  	IR_Grid2_STM32_M4_fp_i2cStart+0
; end of IR_Grid2_STM32_M4_hal_i2cStart
IR_Grid2_STM32_M4_hal_i2cWrite:
;__hal_stm32.c, 98 :: 		
; endMode start address is: 12 (R3)
; nBytes start address is: 8 (R2)
; pBuf start address is: 4 (R1)
; slaveAddress start address is: 0 (R0)
0x9B94	0xB082    SUB	SP, SP, #8
0x9B96	0xF8CDE000  STR	LR, [SP, #0]
; endMode end address is: 12 (R3)
; nBytes end address is: 8 (R2)
; pBuf end address is: 4 (R1)
; slaveAddress end address is: 0 (R0)
; slaveAddress start address is: 0 (R0)
; pBuf start address is: 4 (R1)
; nBytes start address is: 8 (R2)
; endMode start address is: 12 (R3)
;__hal_stm32.c, 100 :: 		
0x9B9A	0xF2400400  MOVW	R4, #0
0x9B9E	0xF8AD4004  STRH	R4, [SP, #4]
;__hal_stm32.c, 102 :: 		
; endMode end address is: 12 (R3)
; nBytes end address is: 8 (R2)
; pBuf end address is: 4 (R1)
; slaveAddress end address is: 0 (R0)
0x9BA2	0x4C05    LDR	R4, [PC, #20]
0x9BA4	0x6824    LDR	R4, [R4, #0]
0x9BA6	0x47A0    BLX	R4
0x9BA8	0xF9BD4004  LDRSH	R4, [SP, #4]
0x9BAC	0x4304    ORRS	R4, R0
;__hal_stm32.c, 103 :: 		
0x9BAE	0xB220    SXTH	R0, R4
;__hal_stm32.c, 104 :: 		
L_end_hal_i2cWrite:
0x9BB0	0xF8DDE000  LDR	LR, [SP, #0]
0x9BB4	0xB002    ADD	SP, SP, #8
0x9BB6	0x4770    BX	LR
0x9BB8	0x7D102000  	IR_Grid2_STM32_M4_fp_i2cWrite+0
; end of IR_Grid2_STM32_M4_hal_i2cWrite
_I2C1_Write:
;__Lib_I2C_123.c, 577 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0x5804	0xB081    SUB	SP, SP, #4
0x5806	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_123.c, 578 :: 		
0x580A	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0x580C	0x4613    MOV	R3, R2
0x580E	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0x5810	0xB2C1    UXTB	R1, R0
; slave_address end address is: 0 (R0)
0x5812	0x4804    LDR	R0, [PC, #16]
; END_mode end address is: 12 (R3)
0x5814	0xF7FCFA48  BL	_I2Cx_Write+0
0x5818	0xB001    ADD	SP, SP, #4
;__Lib_I2C_123.c, 579 :: 		
L_end_I2C1_Write:
0x581A	0xF8DDE000  LDR	LR, [SP, #0]
0x581E	0xB001    ADD	SP, SP, #4
0x5820	0x4770    BX	LR
0x5822	0xBF00    NOP
0x5824	0x54004000  	I2C1_CR1+0
; end of _I2C1_Write
_I2Cx_Write:
;__Lib_I2C_123.c, 258 :: 		
; count start address is: 12 (R3)
; buf start address is: 8 (R2)
; slave_address start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x1CA8	0xB082    SUB	SP, SP, #8
0x1CAA	0xF8CDE000  STR	LR, [SP, #0]
; count end address is: 12 (R3)
; buf end address is: 8 (R2)
; slave_address end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
; slave_address start address is: 4 (R1)
; buf start address is: 8 (R2)
; count start address is: 12 (R3)
; END_mode start address is: 24 (R6)
0x1CAE	0x9E02    LDR	R6, [SP, #8]
;__Lib_I2C_123.c, 260 :: 		
; timeout start address is: 20 (R5)
0x1CB0	0xF04F0500  MOV	R5, #0
;__Lib_I2C_123.c, 263 :: 		
0x1CB4	0x4C5C    LDR	R4, [PC, #368]
0x1CB6	0x42A0    CMP	R0, R4
0x1CB8	0xD106    BNE	L_I2Cx_Write20
; timeout end address is: 20 (R5)
;__Lib_I2C_123.c, 264 :: 		
0x1CBA	0x4C5C    LDR	R4, [PC, #368]
; timeout start address is: 28 (R7)
0x1CBC	0x6827    LDR	R7, [R4, #0]
;__Lib_I2C_123.c, 265 :: 		
0x1CBE	0x4C5C    LDR	R4, [PC, #368]
0x1CC0	0x6825    LDR	R5, [R4, #0]
0x1CC2	0x4C5C    LDR	R4, [PC, #368]
0x1CC4	0x6025    STR	R5, [R4, #0]
;__Lib_I2C_123.c, 266 :: 		
; timeout end address is: 28 (R7)
0x1CC6	0xE016    B	L_I2Cx_Write21
L_I2Cx_Write20:
;__Lib_I2C_123.c, 267 :: 		
; timeout start address is: 20 (R5)
0x1CC8	0x4C5B    LDR	R4, [PC, #364]
0x1CCA	0x42A0    CMP	R0, R4
0x1CCC	0xD106    BNE	L_I2Cx_Write22
; timeout end address is: 20 (R5)
;__Lib_I2C_123.c, 268 :: 		
0x1CCE	0x4C5B    LDR	R4, [PC, #364]
; timeout start address is: 28 (R7)
0x1CD0	0x6827    LDR	R7, [R4, #0]
;__Lib_I2C_123.c, 269 :: 		
0x1CD2	0x4C5B    LDR	R4, [PC, #364]
0x1CD4	0x6825    LDR	R5, [R4, #0]
0x1CD6	0x4C57    LDR	R4, [PC, #348]
0x1CD8	0x6025    STR	R5, [R4, #0]
;__Lib_I2C_123.c, 270 :: 		
; timeout end address is: 28 (R7)
0x1CDA	0xE00C    B	L_I2Cx_Write23
L_I2Cx_Write22:
;__Lib_I2C_123.c, 271 :: 		
; timeout start address is: 20 (R5)
0x1CDC	0x4C59    LDR	R4, [PC, #356]
0x1CDE	0x42A0    CMP	R0, R4
0x1CE0	0xD107    BNE	L__I2Cx_Write135
; timeout end address is: 20 (R5)
;__Lib_I2C_123.c, 272 :: 		
0x1CE2	0x4C59    LDR	R4, [PC, #356]
; timeout start address is: 28 (R7)
0x1CE4	0x6827    LDR	R7, [R4, #0]
;__Lib_I2C_123.c, 273 :: 		
0x1CE6	0x4C59    LDR	R4, [PC, #356]
0x1CE8	0x6825    LDR	R5, [R4, #0]
0x1CEA	0x4C52    LDR	R4, [PC, #328]
0x1CEC	0x6025    STR	R5, [R4, #0]
; timeout end address is: 28 (R7)
0x1CEE	0x463C    MOV	R4, R7
;__Lib_I2C_123.c, 274 :: 		
0x1CF0	0xE000    B	L_I2Cx_Write24
L__I2Cx_Write135:
;__Lib_I2C_123.c, 271 :: 		
0x1CF2	0x462C    MOV	R4, R5
;__Lib_I2C_123.c, 274 :: 		
L_I2Cx_Write24:
; timeout start address is: 16 (R4)
0x1CF4	0x4627    MOV	R7, R4
; timeout end address is: 16 (R4)
L_I2Cx_Write23:
; timeout start address is: 28 (R7)
; timeout end address is: 28 (R7)
L_I2Cx_Write21:
;__Lib_I2C_123.c, 276 :: 		
; timeout start address is: 28 (R7)
0x1CF6	0x4C56    LDR	R4, [PC, #344]
0x1CF8	0x6027    STR	R7, [R4, #0]
;__Lib_I2C_123.c, 278 :: 		
0x1CFA	0xF2000510  ADDW	R5, R0, #16
0x1CFE	0x004C    LSLS	R4, R1, #1
0x1D00	0xB2A4    UXTH	R4, R4
; slave_address end address is: 4 (R1)
0x1D02	0x602C    STR	R4, [R5, #0]
; I2C_BASE end address is: 0 (R0)
; buf end address is: 8 (R2)
; count end address is: 12 (R3)
; END_mode end address is: 24 (R6)
; timeout end address is: 28 (R7)
0x1D04	0x46B9    MOV	R9, R7
0x1D06	0x4607    MOV	R7, R0
0x1D08	0x4690    MOV	R8, R2
0x1D0A	0x4635    MOV	R5, R6
0x1D0C	0x461E    MOV	R6, R3
;__Lib_I2C_123.c, 279 :: 		
L_I2Cx_Write25:
; timeout start address is: 36 (R9)
; END_mode start address is: 20 (R5)
; count start address is: 24 (R6)
; buf start address is: 32 (R8)
; I2C_BASE start address is: 28 (R7)
0x1D0E	0x4951    LDR	R1, [PC, #324]
0x1D10	0x4638    MOV	R0, R7
0x1D12	0xF003FEF1  BL	_ChekXForEvent+0
0x1D16	0xB988    CBNZ	R0, L_I2Cx_Write26
;__Lib_I2C_123.c, 280 :: 		
0x1D18	0x4C4D    LDR	R4, [PC, #308]
0x1D1A	0x6824    LDR	R4, [R4, #0]
0x1D1C	0xB16C    CBZ	R4, L__I2Cx_Write136
;__Lib_I2C_123.c, 281 :: 		
0x1D1E	0xF1B90F00  CMP	R9, #0
0x1D22	0xD106    BNE	L_I2Cx_Write28
; count end address is: 24 (R6)
; I2C_BASE end address is: 28 (R7)
; buf end address is: 32 (R8)
; timeout end address is: 36 (R9)
; END_mode end address is: 20 (R5)
;__Lib_I2C_123.c, 282 :: 		
0x1D24	0x2004    MOVS	R0, #4
0x1D26	0x4C43    LDR	R4, [PC, #268]
0x1D28	0x6824    LDR	R4, [R4, #0]
0x1D2A	0x47A0    BLX	R4
;__Lib_I2C_123.c, 283 :: 		
0x1D2C	0xF64F70FF  MOVW	R0, #65535
0x1D30	0xE076    B	L_end_I2Cx_Write
;__Lib_I2C_123.c, 284 :: 		
L_I2Cx_Write28:
;__Lib_I2C_123.c, 285 :: 		
; END_mode start address is: 20 (R5)
; timeout start address is: 36 (R9)
; buf start address is: 32 (R8)
; I2C_BASE start address is: 28 (R7)
; count start address is: 24 (R6)
0x1D32	0xF1A90001  SUB	R0, R9, #1
; timeout end address is: 36 (R9)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x1D36	0x4681    MOV	R9, R0
;__Lib_I2C_123.c, 286 :: 		
0x1D38	0xE7FF    B	L_I2Cx_Write27
L__I2Cx_Write136:
;__Lib_I2C_123.c, 280 :: 		
;__Lib_I2C_123.c, 286 :: 		
L_I2Cx_Write27:
;__Lib_I2C_123.c, 287 :: 		
; timeout start address is: 36 (R9)
; timeout end address is: 36 (R9)
0x1D3A	0xE7E8    B	L_I2Cx_Write25
L_I2Cx_Write26:
;__Lib_I2C_123.c, 288 :: 		
; i start address is: 0 (R0)
0x1D3C	0x2000    MOVS	R0, #0
; count end address is: 24 (R6)
; I2C_BASE end address is: 28 (R7)
; buf end address is: 32 (R8)
; i end address is: 0 (R0)
; END_mode end address is: 20 (R5)
0x1D3E	0x9701    STR	R7, [SP, #4]
0x1D40	0x4629    MOV	R1, R5
0x1D42	0x4637    MOV	R7, R6
0x1D44	0x9E01    LDR	R6, [SP, #4]
L_I2Cx_Write29:
; i start address is: 0 (R0)
; I2C_BASE start address is: 24 (R6)
; buf start address is: 32 (R8)
; count start address is: 28 (R7)
; END_mode start address is: 4 (R1)
0x1D46	0x1E7C    SUBS	R4, R7, #1
0x1D48	0x42A0    CMP	R0, R4
0x1D4A	0xD226    BCS	L_I2Cx_Write30
;__Lib_I2C_123.c, 289 :: 		
0x1D4C	0xF2060510  ADDW	R5, R6, #16
0x1D50	0xEB080400  ADD	R4, R8, R0, LSL #0
0x1D54	0x7824    LDRB	R4, [R4, #0]
0x1D56	0x602C    STR	R4, [R5, #0]
;__Lib_I2C_123.c, 291 :: 		
0x1D58	0x4C3D    LDR	R4, [PC, #244]
; timeout start address is: 36 (R9)
0x1D5A	0xF8D49000  LDR	R9, [R4, #0]
; END_mode end address is: 4 (R1)
; count end address is: 28 (R7)
; buf end address is: 32 (R8)
; timeout end address is: 36 (R9)
; i end address is: 0 (R0)
; I2C_BASE end address is: 24 (R6)
0x1D5E	0x4682    MOV	R10, R0
0x1D60	0x460D    MOV	R5, R1
;__Lib_I2C_123.c, 292 :: 		
L_I2Cx_Write32:
; timeout start address is: 36 (R9)
; END_mode start address is: 20 (R5)
; count start address is: 28 (R7)
; buf start address is: 32 (R8)
; I2C_BASE start address is: 24 (R6)
; i start address is: 40 (R10)
0x1D62	0x493D    LDR	R1, [PC, #244]
0x1D64	0x4630    MOV	R0, R6
0x1D66	0xF003FEC7  BL	_ChekXForEvent+0
0x1D6A	0xB988    CBNZ	R0, L_I2Cx_Write33
;__Lib_I2C_123.c, 293 :: 		
0x1D6C	0x4C38    LDR	R4, [PC, #224]
0x1D6E	0x6824    LDR	R4, [R4, #0]
0x1D70	0xB16C    CBZ	R4, L__I2Cx_Write137
;__Lib_I2C_123.c, 294 :: 		
0x1D72	0xF1B90F00  CMP	R9, #0
0x1D76	0xD106    BNE	L_I2Cx_Write35
; count end address is: 28 (R7)
; buf end address is: 32 (R8)
; i end address is: 40 (R10)
; timeout end address is: 36 (R9)
; END_mode end address is: 20 (R5)
; I2C_BASE end address is: 24 (R6)
;__Lib_I2C_123.c, 295 :: 		
0x1D78	0x2004    MOVS	R0, #4
0x1D7A	0x4C2E    LDR	R4, [PC, #184]
0x1D7C	0x6824    LDR	R4, [R4, #0]
0x1D7E	0x47A0    BLX	R4
;__Lib_I2C_123.c, 296 :: 		
0x1D80	0xF64F70FF  MOVW	R0, #65535
0x1D84	0xE04C    B	L_end_I2Cx_Write
;__Lib_I2C_123.c, 297 :: 		
L_I2Cx_Write35:
;__Lib_I2C_123.c, 298 :: 		
; I2C_BASE start address is: 24 (R6)
; END_mode start address is: 20 (R5)
; timeout start address is: 36 (R9)
; i start address is: 40 (R10)
; buf start address is: 32 (R8)
; count start address is: 28 (R7)
0x1D86	0xF1A90001  SUB	R0, R9, #1
; timeout end address is: 36 (R9)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x1D8A	0x4681    MOV	R9, R0
;__Lib_I2C_123.c, 299 :: 		
0x1D8C	0xE7FF    B	L_I2Cx_Write34
L__I2Cx_Write137:
;__Lib_I2C_123.c, 293 :: 		
;__Lib_I2C_123.c, 299 :: 		
L_I2Cx_Write34:
;__Lib_I2C_123.c, 300 :: 		
; timeout start address is: 36 (R9)
; timeout end address is: 36 (R9)
0x1D8E	0xE7E8    B	L_I2Cx_Write32
L_I2Cx_Write33:
;__Lib_I2C_123.c, 288 :: 		
0x1D90	0xF10A0401  ADD	R4, R10, #1
; i end address is: 40 (R10)
; i start address is: 0 (R0)
0x1D94	0x4620    MOV	R0, R4
;__Lib_I2C_123.c, 301 :: 		
0x1D96	0x4629    MOV	R1, R5
; count end address is: 28 (R7)
; END_mode end address is: 20 (R5)
0x1D98	0xE7D5    B	L_I2Cx_Write29
L_I2Cx_Write30:
;__Lib_I2C_123.c, 303 :: 		
; END_mode start address is: 4 (R1)
0x1D9A	0xF2060510  ADDW	R5, R6, #16
0x1D9E	0xEB080400  ADD	R4, R8, R0, LSL #0
; buf end address is: 32 (R8)
; i end address is: 0 (R0)
0x1DA2	0x7824    LDRB	R4, [R4, #0]
0x1DA4	0x602C    STR	R4, [R5, #0]
;__Lib_I2C_123.c, 305 :: 		
0x1DA6	0x4C2A    LDR	R4, [PC, #168]
; timeout start address is: 28 (R7)
0x1DA8	0x6827    LDR	R7, [R4, #0]
; END_mode end address is: 4 (R1)
; I2C_BASE end address is: 24 (R6)
; timeout end address is: 28 (R7)
0x1DAA	0x460D    MOV	R5, R1
;__Lib_I2C_123.c, 306 :: 		
L_I2Cx_Write36:
; timeout start address is: 28 (R7)
; END_mode start address is: 20 (R5)
; I2C_BASE start address is: 24 (R6)
0x1DAC	0x492B    LDR	R1, [PC, #172]
0x1DAE	0x4630    MOV	R0, R6
0x1DB0	0xF003FEA2  BL	_ChekXForEvent+0
0x1DB4	0xB970    CBNZ	R0, L_I2Cx_Write37
;__Lib_I2C_123.c, 307 :: 		
0x1DB6	0x4C26    LDR	R4, [PC, #152]
0x1DB8	0x6824    LDR	R4, [R4, #0]
0x1DBA	0xB154    CBZ	R4, L__I2Cx_Write138
;__Lib_I2C_123.c, 308 :: 		
0x1DBC	0xB937    CBNZ	R7, L_I2Cx_Write39
; END_mode end address is: 20 (R5)
; I2C_BASE end address is: 24 (R6)
; timeout end address is: 28 (R7)
;__Lib_I2C_123.c, 309 :: 		
0x1DBE	0x2004    MOVS	R0, #4
0x1DC0	0x4C1C    LDR	R4, [PC, #112]
0x1DC2	0x6824    LDR	R4, [R4, #0]
0x1DC4	0x47A0    BLX	R4
;__Lib_I2C_123.c, 310 :: 		
0x1DC6	0xF64F70FF  MOVW	R0, #65535
0x1DCA	0xE029    B	L_end_I2Cx_Write
;__Lib_I2C_123.c, 311 :: 		
L_I2Cx_Write39:
;__Lib_I2C_123.c, 312 :: 		
; timeout start address is: 28 (R7)
; I2C_BASE start address is: 24 (R6)
; END_mode start address is: 20 (R5)
0x1DCC	0x1E78    SUBS	R0, R7, #1
; timeout end address is: 28 (R7)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x1DCE	0x4607    MOV	R7, R0
;__Lib_I2C_123.c, 313 :: 		
0x1DD0	0xE7FF    B	L_I2Cx_Write38
L__I2Cx_Write138:
;__Lib_I2C_123.c, 307 :: 		
;__Lib_I2C_123.c, 313 :: 		
L_I2Cx_Write38:
;__Lib_I2C_123.c, 314 :: 		
; timeout start address is: 28 (R7)
; timeout end address is: 28 (R7)
0x1DD2	0xE7EB    B	L_I2Cx_Write36
L_I2Cx_Write37:
;__Lib_I2C_123.c, 315 :: 		
0x1DD4	0x2D01    CMP	R5, #1
0x1DD6	0xD105    BNE	L_I2Cx_Write40
; END_mode end address is: 20 (R5)
;__Lib_I2C_123.c, 316 :: 		
0x1DD8	0x2501    MOVS	R5, #1
0x1DDA	0x6834    LDR	R4, [R6, #0]
0x1DDC	0xF3652449  BFI	R4, R5, #9, #1
0x1DE0	0x6034    STR	R4, [R6, #0]
; I2C_BASE end address is: 24 (R6)
0x1DE2	0xE01C    B	L_I2Cx_Write41
L_I2Cx_Write40:
;__Lib_I2C_123.c, 318 :: 		
; I2C_BASE start address is: 24 (R6)
0x1DE4	0x2501    MOVS	R5, #1
0x1DE6	0x6834    LDR	R4, [R6, #0]
0x1DE8	0xF3652408  BFI	R4, R5, #8, #1
0x1DEC	0x6034    STR	R4, [R6, #0]
;__Lib_I2C_123.c, 320 :: 		
0x1DEE	0x4C18    LDR	R4, [PC, #96]
; timeout start address is: 28 (R7)
0x1DF0	0x6827    LDR	R7, [R4, #0]
; I2C_BASE end address is: 24 (R6)
; timeout end address is: 28 (R7)
0x1DF2	0x4635    MOV	R5, R6
;__Lib_I2C_123.c, 321 :: 		
L_I2Cx_Write42:
; timeout start address is: 28 (R7)
; I2C_BASE start address is: 20 (R5)
0x1DF4	0x491A    LDR	R1, [PC, #104]
0x1DF6	0x4628    MOV	R0, R5
0x1DF8	0xF003FE7E  BL	_ChekXForEvent+0
0x1DFC	0xB978    CBNZ	R0, L_I2Cx_Write43
;__Lib_I2C_123.c, 322 :: 		
0x1DFE	0x4C14    LDR	R4, [PC, #80]
0x1E00	0x6824    LDR	R4, [R4, #0]
0x1E02	0xB15C    CBZ	R4, L__I2Cx_Write139
;__Lib_I2C_123.c, 323 :: 		
0x1E04	0xB937    CBNZ	R7, L_I2Cx_Write45
; I2C_BASE end address is: 20 (R5)
; timeout end address is: 28 (R7)
;__Lib_I2C_123.c, 324 :: 		
0x1E06	0x2004    MOVS	R0, #4
0x1E08	0x4C0A    LDR	R4, [PC, #40]
0x1E0A	0x6824    LDR	R4, [R4, #0]
0x1E0C	0x47A0    BLX	R4
;__Lib_I2C_123.c, 325 :: 		
0x1E0E	0xF64F70FF  MOVW	R0, #65535
0x1E12	0xE005    B	L_end_I2Cx_Write
;__Lib_I2C_123.c, 326 :: 		
L_I2Cx_Write45:
;__Lib_I2C_123.c, 327 :: 		
; timeout start address is: 28 (R7)
; I2C_BASE start address is: 20 (R5)
0x1E14	0x1E7C    SUBS	R4, R7, #1
; timeout end address is: 28 (R7)
; timeout start address is: 0 (R0)
0x1E16	0x4620    MOV	R0, R4
; timeout end address is: 0 (R0)
0x1E18	0x4607    MOV	R7, R0
;__Lib_I2C_123.c, 328 :: 		
0x1E1A	0xE7FF    B	L_I2Cx_Write44
L__I2Cx_Write139:
;__Lib_I2C_123.c, 322 :: 		
;__Lib_I2C_123.c, 328 :: 		
L_I2Cx_Write44:
;__Lib_I2C_123.c, 329 :: 		
; timeout start address is: 28 (R7)
; I2C_BASE end address is: 20 (R5)
; timeout end address is: 28 (R7)
0x1E1C	0xE7EA    B	L_I2Cx_Write42
L_I2Cx_Write43:
;__Lib_I2C_123.c, 330 :: 		
L_I2Cx_Write41:
;__Lib_I2C_123.c, 331 :: 		
0x1E1E	0x2000    MOVS	R0, #0
;__Lib_I2C_123.c, 332 :: 		
L_end_I2Cx_Write:
0x1E20	0xF8DDE000  LDR	LR, [SP, #0]
0x1E24	0xB002    ADD	SP, SP, #8
0x1E26	0x4770    BX	LR
0x1E28	0x54004000  	I2C1_CR1+0
0x1E2C	0x78642000  	__Lib_I2C_123__I2C1_TIMEOUT+0
0x1E30	0xC9D82000  	_I2C1_Timeout_Ptr+0
0x1E34	0xC9D42000  	_I2Cx_Timeout_Ptr+0
0x1E38	0x58004000  	I2C2_CR1+0
0x1E3C	0x78682000  	__Lib_I2C_123__I2C2_TIMEOUT+0
0x1E40	0xC9DC2000  	_I2C2_Timeout_Ptr+0
0x1E44	0x5C004000  	I2C3_CR1+0
0x1E48	0x786C2000  	__Lib_I2C_123__I2C3_TIMEOUT+0
0x1E4C	0xC9E02000  	_I2C3_Timeout_Ptr+0
0x1E50	0x78702000  	__Lib_I2C_123__I2Cx_TIMEOUT+0
0x1E54	0x00820007  	#458882
0x1E58	0x00800007  	#458880
0x1E5C	0x00840007  	#458884
0x1E60	0x00010003  	#196609
; end of _I2Cx_Write
_I2C2_Write:
;__Lib_I2C_123.c, 607 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0x57D4	0xB081    SUB	SP, SP, #4
0x57D6	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_123.c, 608 :: 		
0x57DA	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0x57DC	0x4613    MOV	R3, R2
0x57DE	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0x57E0	0xB2C1    UXTB	R1, R0
; slave_address end address is: 0 (R0)
0x57E2	0x4804    LDR	R0, [PC, #16]
; END_mode end address is: 12 (R3)
0x57E4	0xF7FCFA60  BL	_I2Cx_Write+0
0x57E8	0xB001    ADD	SP, SP, #4
;__Lib_I2C_123.c, 609 :: 		
L_end_I2C2_Write:
0x57EA	0xF8DDE000  LDR	LR, [SP, #0]
0x57EE	0xB001    ADD	SP, SP, #4
0x57F0	0x4770    BX	LR
0x57F2	0xBF00    NOP
0x57F4	0x58004000  	I2C2_CR1+0
; end of _I2C2_Write
_I2C3_Write:
;__Lib_I2C_123.c, 637 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0x56AC	0xB081    SUB	SP, SP, #4
0x56AE	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_123.c, 638 :: 		
0x56B2	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0x56B4	0x4613    MOV	R3, R2
0x56B6	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0x56B8	0xB2C1    UXTB	R1, R0
; slave_address end address is: 0 (R0)
0x56BA	0x4804    LDR	R0, [PC, #16]
; END_mode end address is: 12 (R3)
0x56BC	0xF7FCFAF4  BL	_I2Cx_Write+0
0x56C0	0xB001    ADD	SP, SP, #4
;__Lib_I2C_123.c, 639 :: 		
L_end_I2C3_Write:
0x56C2	0xF8DDE000  LDR	LR, [SP, #0]
0x56C6	0xB001    ADD	SP, SP, #4
0x56C8	0x4770    BX	LR
0x56CA	0xBF00    NOP
0x56CC	0x5C004000  	I2C3_CR1+0
; end of _I2C3_Write
_Delay_10ms:
;__Lib_Delays.c, 57 :: 		void Delay_10ms() {
;__Lib_Delays.c, 58 :: 		Delay_ms(10);
0x9B50	0xF648377E  MOVW	R7, #35710
0x9B54	0xF2C00708  MOVT	R7, #8
L_Delay_10ms22:
0x9B58	0x1E7F    SUBS	R7, R7, #1
0x9B5A	0xD1FD    BNE	L_Delay_10ms22
0x9B5C	0xBF00    NOP
0x9B5E	0xBF00    NOP
0x9B60	0xBF00    NOP
0x9B62	0xBF00    NOP
0x9B64	0xBF00    NOP
;__Lib_Delays.c, 59 :: 		}
L_end_Delay_10ms:
0x9B66	0x4770    BX	LR
; end of _Delay_10ms
IR_Grid2_STM32_M4_hal_i2cRead:
;__hal_stm32.c, 106 :: 		
; endMode start address is: 12 (R3)
; nBytes start address is: 8 (R2)
; pBuf start address is: 4 (R1)
; slaveAddress start address is: 0 (R0)
0x9938	0xB082    SUB	SP, SP, #8
0x993A	0xF8CDE000  STR	LR, [SP, #0]
; endMode end address is: 12 (R3)
; nBytes end address is: 8 (R2)
; pBuf end address is: 4 (R1)
; slaveAddress end address is: 0 (R0)
; slaveAddress start address is: 0 (R0)
; pBuf start address is: 4 (R1)
; nBytes start address is: 8 (R2)
; endMode start address is: 12 (R3)
;__hal_stm32.c, 108 :: 		
0x993E	0xF2400400  MOVW	R4, #0
0x9942	0xF8AD4004  STRH	R4, [SP, #4]
;__hal_stm32.c, 110 :: 		
; endMode end address is: 12 (R3)
; nBytes end address is: 8 (R2)
; pBuf end address is: 4 (R1)
; slaveAddress end address is: 0 (R0)
0x9946	0x4C04    LDR	R4, [PC, #16]
0x9948	0x6824    LDR	R4, [R4, #0]
0x994A	0x47A0    BLX	R4
;__hal_stm32.c, 111 :: 		
0x994C	0xF9BD0004  LDRSH	R0, [SP, #4]
;__hal_stm32.c, 112 :: 		
L_end_hal_i2cRead:
0x9950	0xF8DDE000  LDR	LR, [SP, #0]
0x9954	0xB002    ADD	SP, SP, #8
0x9956	0x4770    BX	LR
0x9958	0x7D0C2000  	IR_Grid2_STM32_M4_fp_i2cRead+0
; end of IR_Grid2_STM32_M4_hal_i2cRead
_I2C1_Read:
;__Lib_I2C_123.c, 573 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0x5488	0xB081    SUB	SP, SP, #4
0x548A	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_123.c, 574 :: 		
0x548E	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0x5490	0x4613    MOV	R3, R2
0x5492	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0x5494	0xB2C1    UXTB	R1, R0
; slave_address end address is: 0 (R0)
0x5496	0x4804    LDR	R0, [PC, #16]
; END_mode end address is: 12 (R3)
0x5498	0xF7FCF9C8  BL	_I2Cx_Read+0
0x549C	0xB001    ADD	SP, SP, #4
;__Lib_I2C_123.c, 575 :: 		
L_end_I2C1_Read:
0x549E	0xF8DDE000  LDR	LR, [SP, #0]
0x54A2	0xB001    ADD	SP, SP, #4
0x54A4	0x4770    BX	LR
0x54A6	0xBF00    NOP
0x54A8	0x54004000  	I2C1_CR1+0
; end of _I2C1_Read
_I2Cx_Read:
;__Lib_I2C_123.c, 336 :: 		
; count start address is: 12 (R3)
; buf start address is: 8 (R2)
; slave_address start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x182C	0xB082    SUB	SP, SP, #8
0x182E	0xF8CDE000  STR	LR, [SP, #0]
0x1832	0xB2CF    UXTB	R7, R1
0x1834	0x4601    MOV	R1, R0
0x1836	0x4698    MOV	R8, R3
; count end address is: 12 (R3)
; buf end address is: 8 (R2)
; slave_address end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 4 (R1)
; slave_address start address is: 28 (R7)
; buf start address is: 8 (R2)
; count start address is: 32 (R8)
; END_mode start address is: 12 (R3)
0x1838	0x9B02    LDR	R3, [SP, #8]
;__Lib_I2C_123.c, 338 :: 		
; i start address is: 24 (R6)
0x183A	0xF04F0600  MOV	R6, #0
;__Lib_I2C_123.c, 339 :: 		
; timeout start address is: 20 (R5)
0x183E	0xF04F0500  MOV	R5, #0
;__Lib_I2C_123.c, 342 :: 		
0x1842	0x4CBF    LDR	R4, [PC, #764]
0x1844	0x42A1    CMP	R1, R4
0x1846	0xD107    BNE	L_I2Cx_Read46
; timeout end address is: 20 (R5)
;__Lib_I2C_123.c, 343 :: 		
0x1848	0x4CBE    LDR	R4, [PC, #760]
; timeout start address is: 36 (R9)
0x184A	0xF8D49000  LDR	R9, [R4, #0]
;__Lib_I2C_123.c, 344 :: 		
0x184E	0x4CBE    LDR	R4, [PC, #760]
0x1850	0x6825    LDR	R5, [R4, #0]
0x1852	0x4CBE    LDR	R4, [PC, #760]
0x1854	0x6025    STR	R5, [R4, #0]
;__Lib_I2C_123.c, 345 :: 		
; timeout end address is: 36 (R9)
0x1856	0xE016    B	L_I2Cx_Read47
L_I2Cx_Read46:
;__Lib_I2C_123.c, 346 :: 		
; timeout start address is: 20 (R5)
0x1858	0x4CBD    LDR	R4, [PC, #756]
0x185A	0x42A1    CMP	R1, R4
0x185C	0xD107    BNE	L_I2Cx_Read48
; timeout end address is: 20 (R5)
;__Lib_I2C_123.c, 347 :: 		
0x185E	0x4CBD    LDR	R4, [PC, #756]
; timeout start address is: 0 (R0)
0x1860	0x6820    LDR	R0, [R4, #0]
;__Lib_I2C_123.c, 348 :: 		
0x1862	0x4CBD    LDR	R4, [PC, #756]
0x1864	0x6825    LDR	R5, [R4, #0]
0x1866	0x4CB9    LDR	R4, [PC, #740]
0x1868	0x6025    STR	R5, [R4, #0]
;__Lib_I2C_123.c, 349 :: 		
0x186A	0x4681    MOV	R9, R0
; timeout end address is: 0 (R0)
0x186C	0xE00B    B	L_I2Cx_Read49
L_I2Cx_Read48:
;__Lib_I2C_123.c, 350 :: 		
; timeout start address is: 20 (R5)
0x186E	0x4CBB    LDR	R4, [PC, #748]
0x1870	0x42A1    CMP	R1, R4
0x1872	0xD106    BNE	L__I2Cx_Read140
; timeout end address is: 20 (R5)
;__Lib_I2C_123.c, 351 :: 		
0x1874	0x4CBA    LDR	R4, [PC, #744]
; timeout start address is: 0 (R0)
0x1876	0x6820    LDR	R0, [R4, #0]
;__Lib_I2C_123.c, 352 :: 		
0x1878	0x4CBA    LDR	R4, [PC, #744]
0x187A	0x6825    LDR	R5, [R4, #0]
0x187C	0x4CB3    LDR	R4, [PC, #716]
0x187E	0x6025    STR	R5, [R4, #0]
; timeout end address is: 0 (R0)
;__Lib_I2C_123.c, 353 :: 		
0x1880	0xE000    B	L_I2Cx_Read50
L__I2Cx_Read140:
;__Lib_I2C_123.c, 350 :: 		
0x1882	0x4628    MOV	R0, R5
;__Lib_I2C_123.c, 353 :: 		
L_I2Cx_Read50:
; timeout start address is: 0 (R0)
0x1884	0x4681    MOV	R9, R0
; timeout end address is: 0 (R0)
L_I2Cx_Read49:
; timeout start address is: 36 (R9)
; timeout end address is: 36 (R9)
L_I2Cx_Read47:
;__Lib_I2C_123.c, 355 :: 		
; timeout start address is: 36 (R9)
0x1886	0x4CB8    LDR	R4, [PC, #736]
0x1888	0xF8C49000  STR	R9, [R4, #0]
;__Lib_I2C_123.c, 357 :: 		
0x188C	0xE1F9    B	L_I2Cx_Read51
; count end address is: 32 (R8)
;__Lib_I2C_123.c, 358 :: 		
L_I2Cx_Read53:
;__Lib_I2C_123.c, 359 :: 		
0x188E	0xF2010510  ADDW	R5, R1, #16
0x1892	0x007C    LSLS	R4, R7, #1
0x1894	0xB2A4    UXTH	R4, R4
; slave_address end address is: 28 (R7)
0x1896	0xF0440401  ORR	R4, R4, #1
0x189A	0xB2A4    UXTH	R4, R4
0x189C	0x602C    STR	R4, [R5, #0]
; timeout end address is: 36 (R9)
; buf end address is: 8 (R2)
; i end address is: 24 (R6)
; END_mode end address is: 12 (R3)
; I2C_BASE end address is: 4 (R1)
0x189E	0x9601    STR	R6, [SP, #4]
0x18A0	0x4616    MOV	R6, R2
0x18A2	0x464F    MOV	R7, R9
0x18A4	0x9A01    LDR	R2, [SP, #4]
;__Lib_I2C_123.c, 360 :: 		
L_I2Cx_Read54:
; timeout start address is: 28 (R7)
; i start address is: 8 (R2)
; END_mode start address is: 12 (R3)
; buf start address is: 24 (R6)
; I2C_BASE start address is: 4 (R1)
0x18A6	0xF2010414  ADDW	R4, R1, #20
0x18AA	0x6825    LDR	R5, [R4, #0]
0x18AC	0xF3C50440  UBFX	R4, R5, #1, #1
0x18B0	0xB964    CBNZ	R4, L_I2Cx_Read55
;__Lib_I2C_123.c, 361 :: 		
0x18B2	0x4CAD    LDR	R4, [PC, #692]
0x18B4	0x6824    LDR	R4, [R4, #0]
0x18B6	0xB144    CBZ	R4, L__I2Cx_Read141
;__Lib_I2C_123.c, 362 :: 		
0x18B8	0xB927    CBNZ	R7, L_I2Cx_Read57
; i end address is: 8 (R2)
; END_mode end address is: 12 (R3)
; buf end address is: 24 (R6)
; I2C_BASE end address is: 4 (R1)
; timeout end address is: 28 (R7)
;__Lib_I2C_123.c, 363 :: 		
0x18BA	0x2003    MOVS	R0, #3
0x18BC	0x4CA3    LDR	R4, [PC, #652]
0x18BE	0x6824    LDR	R4, [R4, #0]
0x18C0	0x47A0    BLX	R4
;__Lib_I2C_123.c, 364 :: 		
0x18C2	0xE1E7    B	L_end_I2Cx_Read
;__Lib_I2C_123.c, 365 :: 		
L_I2Cx_Read57:
;__Lib_I2C_123.c, 366 :: 		
; timeout start address is: 28 (R7)
; I2C_BASE start address is: 4 (R1)
; buf start address is: 24 (R6)
; END_mode start address is: 12 (R3)
; i start address is: 8 (R2)
0x18C4	0x1E78    SUBS	R0, R7, #1
; timeout end address is: 28 (R7)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x18C6	0x4607    MOV	R7, R0
;__Lib_I2C_123.c, 367 :: 		
0x18C8	0xE7FF    B	L_I2Cx_Read56
L__I2Cx_Read141:
;__Lib_I2C_123.c, 361 :: 		
;__Lib_I2C_123.c, 367 :: 		
L_I2Cx_Read56:
;__Lib_I2C_123.c, 368 :: 		
; timeout start address is: 28 (R7)
; timeout end address is: 28 (R7)
0x18CA	0xE7EC    B	L_I2Cx_Read54
L_I2Cx_Read55:
;__Lib_I2C_123.c, 369 :: 		
0x18CC	0x2500    MOVS	R5, #0
0x18CE	0x680C    LDR	R4, [R1, #0]
0x18D0	0xF365248A  BFI	R4, R5, #10, #1
0x18D4	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_123.c, 370 :: 		
0x18D6	0xF2010414  ADDW	R4, R1, #20
0x18DA	0x6820    LDR	R0, [R4, #0]
; temp start address is: 0 (R0)
;__Lib_I2C_123.c, 371 :: 		
0x18DC	0xBF00    NOP
;__Lib_I2C_123.c, 372 :: 		
0x18DE	0xF2010418  ADDW	R4, R1, #24
0x18E2	0x6824    LDR	R4, [R4, #0]
0x18E4	0x0424    LSLS	R4, R4, #16
0x18E6	0xEA400404  ORR	R4, R0, R4, LSL #0
0x18EA	0x4620    MOV	R0, R4
; temp end address is: 0 (R0)
;__Lib_I2C_123.c, 373 :: 		
0x18EC	0x2B01    CMP	R3, #1
0x18EE	0xD105    BNE	L_I2Cx_Read58
;__Lib_I2C_123.c, 374 :: 		
0x18F0	0x2501    MOVS	R5, #1
0x18F2	0x680C    LDR	R4, [R1, #0]
0x18F4	0xF3652449  BFI	R4, R5, #9, #1
0x18F8	0x600C    STR	R4, [R1, #0]
0x18FA	0xE004    B	L_I2Cx_Read59
L_I2Cx_Read58:
;__Lib_I2C_123.c, 376 :: 		
0x18FC	0x2501    MOVS	R5, #1
0x18FE	0x680C    LDR	R4, [R1, #0]
0x1900	0xF3652408  BFI	R4, R5, #8, #1
0x1904	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_123.c, 377 :: 		
L_I2Cx_Read59:
;__Lib_I2C_123.c, 379 :: 		
0x1906	0x4C98    LDR	R4, [PC, #608]
; timeout start address is: 20 (R5)
0x1908	0x6825    LDR	R5, [R4, #0]
; i end address is: 8 (R2)
; END_mode end address is: 12 (R3)
; buf end address is: 24 (R6)
; I2C_BASE end address is: 4 (R1)
; timeout end address is: 20 (R5)
0x190A	0x4691    MOV	R9, R2
0x190C	0x4698    MOV	R8, R3
0x190E	0x4637    MOV	R7, R6
0x1910	0x460E    MOV	R6, R1
;__Lib_I2C_123.c, 380 :: 		
L_I2Cx_Read60:
; timeout start address is: 20 (R5)
; I2C_BASE start address is: 24 (R6)
; buf start address is: 28 (R7)
; END_mode start address is: 32 (R8)
; i start address is: 36 (R9)
0x1912	0x4996    LDR	R1, [PC, #600]
0x1914	0x4630    MOV	R0, R6
0x1916	0xF004F8EF  BL	_ChekXForEvent+0
0x191A	0xB968    CBNZ	R0, L_I2Cx_Read61
;__Lib_I2C_123.c, 381 :: 		
0x191C	0x4C92    LDR	R4, [PC, #584]
0x191E	0x6824    LDR	R4, [R4, #0]
0x1920	0xB14C    CBZ	R4, L__I2Cx_Read142
;__Lib_I2C_123.c, 382 :: 		
0x1922	0xB925    CBNZ	R5, L_I2Cx_Read63
; I2C_BASE end address is: 24 (R6)
; buf end address is: 28 (R7)
; END_mode end address is: 32 (R8)
; i end address is: 36 (R9)
; timeout end address is: 20 (R5)
;__Lib_I2C_123.c, 383 :: 		
0x1924	0x2003    MOVS	R0, #3
0x1926	0x4C89    LDR	R4, [PC, #548]
0x1928	0x6824    LDR	R4, [R4, #0]
0x192A	0x47A0    BLX	R4
;__Lib_I2C_123.c, 384 :: 		
0x192C	0xE1B2    B	L_end_I2Cx_Read
;__Lib_I2C_123.c, 385 :: 		
L_I2Cx_Read63:
;__Lib_I2C_123.c, 386 :: 		
; timeout start address is: 20 (R5)
; i start address is: 36 (R9)
; END_mode start address is: 32 (R8)
; buf start address is: 28 (R7)
; I2C_BASE start address is: 24 (R6)
0x192E	0x1E6C    SUBS	R4, R5, #1
; timeout end address is: 20 (R5)
; timeout start address is: 0 (R0)
0x1930	0x4620    MOV	R0, R4
; timeout end address is: 0 (R0)
0x1932	0x4605    MOV	R5, R0
;__Lib_I2C_123.c, 387 :: 		
0x1934	0xE7FF    B	L_I2Cx_Read62
L__I2Cx_Read142:
;__Lib_I2C_123.c, 381 :: 		
;__Lib_I2C_123.c, 387 :: 		
L_I2Cx_Read62:
;__Lib_I2C_123.c, 388 :: 		
; timeout start address is: 20 (R5)
; timeout end address is: 20 (R5)
0x1936	0xE7EC    B	L_I2Cx_Read60
L_I2Cx_Read61:
;__Lib_I2C_123.c, 389 :: 		
0x1938	0xEB070509  ADD	R5, R7, R9, LSL #0
; buf end address is: 28 (R7)
; i end address is: 36 (R9)
0x193C	0xF2060410  ADDW	R4, R6, #16
0x1940	0x6824    LDR	R4, [R4, #0]
0x1942	0x702C    STRB	R4, [R5, #0]
;__Lib_I2C_123.c, 390 :: 		
0x1944	0xF1B80F01  CMP	R8, #1
0x1948	0xD113    BNE	L_I2Cx_Read64
; END_mode end address is: 32 (R8)
;__Lib_I2C_123.c, 391 :: 		
0x194A	0x4C87    LDR	R4, [PC, #540]
; timeout start address is: 4 (R1)
0x194C	0x6821    LDR	R1, [R4, #0]
; I2C_BASE end address is: 24 (R6)
; timeout end address is: 4 (R1)
0x194E	0x4630    MOV	R0, R6
;__Lib_I2C_123.c, 392 :: 		
L_I2Cx_Read65:
; timeout start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x1950	0x6805    LDR	R5, [R0, #0]
0x1952	0xF3C52440  UBFX	R4, R5, #9, #1
0x1956	0xB95C    CBNZ	R4, L_I2Cx_Read66
;__Lib_I2C_123.c, 393 :: 		
0x1958	0x4C83    LDR	R4, [PC, #524]
0x195A	0x6824    LDR	R4, [R4, #0]
0x195C	0xB13C    CBZ	R4, L__I2Cx_Read143
;__Lib_I2C_123.c, 394 :: 		
0x195E	0xB921    CBNZ	R1, L_I2Cx_Read68
; I2C_BASE end address is: 0 (R0)
; timeout end address is: 4 (R1)
;__Lib_I2C_123.c, 395 :: 		
0x1960	0x2003    MOVS	R0, #3
0x1962	0x4C7A    LDR	R4, [PC, #488]
0x1964	0x6824    LDR	R4, [R4, #0]
0x1966	0x47A0    BLX	R4
;__Lib_I2C_123.c, 396 :: 		
0x1968	0xE194    B	L_end_I2Cx_Read
;__Lib_I2C_123.c, 397 :: 		
L_I2Cx_Read68:
;__Lib_I2C_123.c, 398 :: 		
; timeout start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x196A	0x1E49    SUBS	R1, R1, #1
; timeout end address is: 4 (R1)
;__Lib_I2C_123.c, 399 :: 		
0x196C	0xE7FF    B	L_I2Cx_Read67
L__I2Cx_Read143:
;__Lib_I2C_123.c, 393 :: 		
;__Lib_I2C_123.c, 399 :: 		
L_I2Cx_Read67:
;__Lib_I2C_123.c, 400 :: 		
; timeout start address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; timeout end address is: 4 (R1)
0x196E	0xE7EF    B	L_I2Cx_Read65
L_I2Cx_Read66:
;__Lib_I2C_123.c, 401 :: 		
0x1970	0xE012    B	L_I2Cx_Read69
L_I2Cx_Read64:
;__Lib_I2C_123.c, 403 :: 		
; I2C_BASE start address is: 24 (R6)
0x1972	0x4C7D    LDR	R4, [PC, #500]
; timeout start address is: 4 (R1)
0x1974	0x6821    LDR	R1, [R4, #0]
; I2C_BASE end address is: 24 (R6)
; timeout end address is: 4 (R1)
0x1976	0x4630    MOV	R0, R6
;__Lib_I2C_123.c, 404 :: 		
L_I2Cx_Read70:
; timeout start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x1978	0x6805    LDR	R5, [R0, #0]
0x197A	0xF3C52400  UBFX	R4, R5, #8, #1
0x197E	0xB95C    CBNZ	R4, L_I2Cx_Read71
;__Lib_I2C_123.c, 405 :: 		
0x1980	0x4C79    LDR	R4, [PC, #484]
0x1982	0x6824    LDR	R4, [R4, #0]
0x1984	0xB13C    CBZ	R4, L__I2Cx_Read144
;__Lib_I2C_123.c, 406 :: 		
0x1986	0xB921    CBNZ	R1, L_I2Cx_Read73
; I2C_BASE end address is: 0 (R0)
; timeout end address is: 4 (R1)
;__Lib_I2C_123.c, 407 :: 		
0x1988	0x2003    MOVS	R0, #3
0x198A	0x4C70    LDR	R4, [PC, #448]
0x198C	0x6824    LDR	R4, [R4, #0]
0x198E	0x47A0    BLX	R4
;__Lib_I2C_123.c, 408 :: 		
0x1990	0xE180    B	L_end_I2Cx_Read
;__Lib_I2C_123.c, 409 :: 		
L_I2Cx_Read73:
;__Lib_I2C_123.c, 410 :: 		
; timeout start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x1992	0x1E49    SUBS	R1, R1, #1
; timeout end address is: 4 (R1)
;__Lib_I2C_123.c, 411 :: 		
0x1994	0xE7FF    B	L_I2Cx_Read72
L__I2Cx_Read144:
;__Lib_I2C_123.c, 405 :: 		
;__Lib_I2C_123.c, 411 :: 		
L_I2Cx_Read72:
;__Lib_I2C_123.c, 412 :: 		
; timeout start address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; timeout end address is: 4 (R1)
0x1996	0xE7EF    B	L_I2Cx_Read70
L_I2Cx_Read71:
;__Lib_I2C_123.c, 413 :: 		
L_I2Cx_Read69:
;__Lib_I2C_123.c, 414 :: 		
0x1998	0xE17C    B	L_I2Cx_Read52
;__Lib_I2C_123.c, 416 :: 		
L_I2Cx_Read74:
;__Lib_I2C_123.c, 417 :: 		
; I2C_BASE start address is: 4 (R1)
; END_mode start address is: 12 (R3)
; i start address is: 24 (R6)
; buf start address is: 8 (R2)
; timeout start address is: 36 (R9)
; slave_address start address is: 28 (R7)
0x199A	0x2501    MOVS	R5, #1
0x199C	0x680C    LDR	R4, [R1, #0]
0x199E	0xF365248A  BFI	R4, R5, #10, #1
0x19A2	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_123.c, 418 :: 		
0x19A4	0x2501    MOVS	R5, #1
0x19A6	0x680C    LDR	R4, [R1, #0]
0x19A8	0xF36524CB  BFI	R4, R5, #11, #1
0x19AC	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_123.c, 419 :: 		
0x19AE	0xF2010510  ADDW	R5, R1, #16
0x19B2	0x007C    LSLS	R4, R7, #1
0x19B4	0xB2A4    UXTH	R4, R4
; slave_address end address is: 28 (R7)
0x19B6	0xF0440401  ORR	R4, R4, #1
0x19BA	0xB2A4    UXTH	R4, R4
0x19BC	0x602C    STR	R4, [R5, #0]
; timeout end address is: 36 (R9)
; buf end address is: 8 (R2)
; i end address is: 24 (R6)
; END_mode end address is: 12 (R3)
; I2C_BASE end address is: 4 (R1)
0x19BE	0x464F    MOV	R7, R9
;__Lib_I2C_123.c, 420 :: 		
L_I2Cx_Read75:
; timeout start address is: 28 (R7)
; i start address is: 24 (R6)
; END_mode start address is: 12 (R3)
; buf start address is: 8 (R2)
; I2C_BASE start address is: 4 (R1)
0x19C0	0xF2010414  ADDW	R4, R1, #20
0x19C4	0x6825    LDR	R5, [R4, #0]
0x19C6	0xF3C50440  UBFX	R4, R5, #1, #1
0x19CA	0xB964    CBNZ	R4, L_I2Cx_Read76
;__Lib_I2C_123.c, 421 :: 		
0x19CC	0x4C66    LDR	R4, [PC, #408]
0x19CE	0x6824    LDR	R4, [R4, #0]
0x19D0	0xB144    CBZ	R4, L__I2Cx_Read145
;__Lib_I2C_123.c, 422 :: 		
0x19D2	0xB927    CBNZ	R7, L_I2Cx_Read78
; buf end address is: 8 (R2)
; i end address is: 24 (R6)
; END_mode end address is: 12 (R3)
; I2C_BASE end address is: 4 (R1)
; timeout end address is: 28 (R7)
;__Lib_I2C_123.c, 423 :: 		
0x19D4	0x2003    MOVS	R0, #3
0x19D6	0x4C5D    LDR	R4, [PC, #372]
0x19D8	0x6824    LDR	R4, [R4, #0]
0x19DA	0x47A0    BLX	R4
;__Lib_I2C_123.c, 424 :: 		
0x19DC	0xE15A    B	L_end_I2Cx_Read
;__Lib_I2C_123.c, 425 :: 		
L_I2Cx_Read78:
;__Lib_I2C_123.c, 426 :: 		
; timeout start address is: 28 (R7)
; I2C_BASE start address is: 4 (R1)
; END_mode start address is: 12 (R3)
; i start address is: 24 (R6)
; buf start address is: 8 (R2)
0x19DE	0x1E78    SUBS	R0, R7, #1
; timeout end address is: 28 (R7)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x19E0	0x4607    MOV	R7, R0
;__Lib_I2C_123.c, 427 :: 		
0x19E2	0xE7FF    B	L_I2Cx_Read77
L__I2Cx_Read145:
;__Lib_I2C_123.c, 421 :: 		
;__Lib_I2C_123.c, 427 :: 		
L_I2Cx_Read77:
;__Lib_I2C_123.c, 428 :: 		
; timeout start address is: 28 (R7)
; timeout end address is: 28 (R7)
0x19E4	0xE7EC    B	L_I2Cx_Read75
L_I2Cx_Read76:
;__Lib_I2C_123.c, 429 :: 		
0x19E6	0xF2010414  ADDW	R4, R1, #20
0x19EA	0x6820    LDR	R0, [R4, #0]
; temp start address is: 0 (R0)
;__Lib_I2C_123.c, 430 :: 		
0x19EC	0xBF00    NOP
;__Lib_I2C_123.c, 431 :: 		
0x19EE	0xF2010418  ADDW	R4, R1, #24
0x19F2	0x6824    LDR	R4, [R4, #0]
0x19F4	0x0424    LSLS	R4, R4, #16
0x19F6	0x4320    ORRS	R0, R4
; temp end address is: 0 (R0)
;__Lib_I2C_123.c, 432 :: 		
0x19F8	0x2500    MOVS	R5, #0
0x19FA	0x680C    LDR	R4, [R1, #0]
0x19FC	0xF365248A  BFI	R4, R5, #10, #1
0x1A00	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_123.c, 434 :: 		
0x1A02	0x4C59    LDR	R4, [PC, #356]
; timeout start address is: 28 (R7)
0x1A04	0x6827    LDR	R7, [R4, #0]
; buf end address is: 8 (R2)
; i end address is: 24 (R6)
; END_mode end address is: 12 (R3)
; I2C_BASE end address is: 4 (R1)
; timeout end address is: 28 (R7)
;__Lib_I2C_123.c, 435 :: 		
L_I2Cx_Read79:
; timeout start address is: 28 (R7)
; I2C_BASE start address is: 4 (R1)
; buf start address is: 8 (R2)
; END_mode start address is: 12 (R3)
; i start address is: 24 (R6)
0x1A06	0xF2010414  ADDW	R4, R1, #20
0x1A0A	0x6825    LDR	R5, [R4, #0]
0x1A0C	0xF3C50480  UBFX	R4, R5, #2, #1
0x1A10	0xB964    CBNZ	R4, L_I2Cx_Read80
;__Lib_I2C_123.c, 436 :: 		
0x1A12	0x4C55    LDR	R4, [PC, #340]
0x1A14	0x6824    LDR	R4, [R4, #0]
0x1A16	0xB144    CBZ	R4, L__I2Cx_Read146
;__Lib_I2C_123.c, 437 :: 		
0x1A18	0xB927    CBNZ	R7, L_I2Cx_Read82
; buf end address is: 8 (R2)
; i end address is: 24 (R6)
; END_mode end address is: 12 (R3)
; I2C_BASE end address is: 4 (R1)
; timeout end address is: 28 (R7)
;__Lib_I2C_123.c, 438 :: 		
0x1A1A	0x2003    MOVS	R0, #3
0x1A1C	0x4C4B    LDR	R4, [PC, #300]
0x1A1E	0x6824    LDR	R4, [R4, #0]
0x1A20	0x47A0    BLX	R4
;__Lib_I2C_123.c, 439 :: 		
0x1A22	0xE137    B	L_end_I2Cx_Read
;__Lib_I2C_123.c, 440 :: 		
L_I2Cx_Read82:
;__Lib_I2C_123.c, 441 :: 		
; timeout start address is: 28 (R7)
; I2C_BASE start address is: 4 (R1)
; END_mode start address is: 12 (R3)
; i start address is: 24 (R6)
; buf start address is: 8 (R2)
0x1A24	0x1E78    SUBS	R0, R7, #1
; timeout end address is: 28 (R7)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x1A26	0x4607    MOV	R7, R0
;__Lib_I2C_123.c, 442 :: 		
0x1A28	0xE7FF    B	L_I2Cx_Read81
L__I2Cx_Read146:
;__Lib_I2C_123.c, 436 :: 		
;__Lib_I2C_123.c, 442 :: 		
L_I2Cx_Read81:
;__Lib_I2C_123.c, 443 :: 		
; timeout start address is: 28 (R7)
; timeout end address is: 28 (R7)
0x1A2A	0xE7EC    B	L_I2Cx_Read79
L_I2Cx_Read80:
;__Lib_I2C_123.c, 444 :: 		
0x1A2C	0x2B01    CMP	R3, #1
0x1A2E	0xD105    BNE	L_I2Cx_Read83
;__Lib_I2C_123.c, 445 :: 		
0x1A30	0x2501    MOVS	R5, #1
0x1A32	0x680C    LDR	R4, [R1, #0]
0x1A34	0xF3652449  BFI	R4, R5, #9, #1
0x1A38	0x600C    STR	R4, [R1, #0]
0x1A3A	0xE004    B	L_I2Cx_Read84
L_I2Cx_Read83:
;__Lib_I2C_123.c, 447 :: 		
0x1A3C	0x2501    MOVS	R5, #1
0x1A3E	0x680C    LDR	R4, [R1, #0]
0x1A40	0xF3652408  BFI	R4, R5, #8, #1
0x1A44	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_123.c, 448 :: 		
L_I2Cx_Read84:
;__Lib_I2C_123.c, 449 :: 		
0x1A46	0x1995    ADDS	R5, R2, R6
0x1A48	0xF2010410  ADDW	R4, R1, #16
0x1A4C	0x6824    LDR	R4, [R4, #0]
0x1A4E	0x702C    STRB	R4, [R5, #0]
0x1A50	0x1C74    ADDS	R4, R6, #1
; i end address is: 24 (R6)
;__Lib_I2C_123.c, 450 :: 		
0x1A52	0x1915    ADDS	R5, R2, R4
; buf end address is: 8 (R2)
0x1A54	0xF2010410  ADDW	R4, R1, #16
0x1A58	0x6824    LDR	R4, [R4, #0]
0x1A5A	0x702C    STRB	R4, [R5, #0]
;__Lib_I2C_123.c, 451 :: 		
0x1A5C	0x2B01    CMP	R3, #1
0x1A5E	0xD114    BNE	L_I2Cx_Read85
; END_mode end address is: 12 (R3)
;__Lib_I2C_123.c, 452 :: 		
0x1A60	0x4C41    LDR	R4, [PC, #260]
; timeout start address is: 8 (R2)
0x1A62	0x6822    LDR	R2, [R4, #0]
; timeout end address is: 8 (R2)
; I2C_BASE end address is: 4 (R1)
;__Lib_I2C_123.c, 453 :: 		
L_I2Cx_Read86:
; timeout start address is: 8 (R2)
; I2C_BASE start address is: 4 (R1)
0x1A64	0x680D    LDR	R5, [R1, #0]
0x1A66	0xF3C52440  UBFX	R4, R5, #9, #1
0x1A6A	0xB964    CBNZ	R4, L_I2Cx_Read87
;__Lib_I2C_123.c, 454 :: 		
0x1A6C	0x4C3E    LDR	R4, [PC, #248]
0x1A6E	0x6824    LDR	R4, [R4, #0]
0x1A70	0xB144    CBZ	R4, L__I2Cx_Read147
;__Lib_I2C_123.c, 455 :: 		
0x1A72	0xB922    CBNZ	R2, L_I2Cx_Read89
; timeout end address is: 8 (R2)
; I2C_BASE end address is: 4 (R1)
;__Lib_I2C_123.c, 456 :: 		
0x1A74	0x2003    MOVS	R0, #3
0x1A76	0x4C35    LDR	R4, [PC, #212]
0x1A78	0x6824    LDR	R4, [R4, #0]
0x1A7A	0x47A0    BLX	R4
;__Lib_I2C_123.c, 457 :: 		
0x1A7C	0xE10A    B	L_end_I2Cx_Read
;__Lib_I2C_123.c, 458 :: 		
L_I2Cx_Read89:
;__Lib_I2C_123.c, 459 :: 		
; I2C_BASE start address is: 4 (R1)
; timeout start address is: 8 (R2)
0x1A7E	0x1E50    SUBS	R0, R2, #1
; timeout end address is: 8 (R2)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x1A80	0x4602    MOV	R2, R0
;__Lib_I2C_123.c, 460 :: 		
0x1A82	0xE7FF    B	L_I2Cx_Read88
L__I2Cx_Read147:
;__Lib_I2C_123.c, 454 :: 		
;__Lib_I2C_123.c, 460 :: 		
L_I2Cx_Read88:
;__Lib_I2C_123.c, 461 :: 		
; timeout start address is: 8 (R2)
; timeout end address is: 8 (R2)
0x1A84	0xE7EE    B	L_I2Cx_Read86
L_I2Cx_Read87:
;__Lib_I2C_123.c, 462 :: 		
0x1A86	0x4608    MOV	R0, R1
0x1A88	0xE013    B	L_I2Cx_Read90
L_I2Cx_Read85:
;__Lib_I2C_123.c, 464 :: 		
0x1A8A	0x4C37    LDR	R4, [PC, #220]
; timeout start address is: 8 (R2)
0x1A8C	0x6822    LDR	R2, [R4, #0]
; timeout end address is: 8 (R2)
; I2C_BASE end address is: 4 (R1)
;__Lib_I2C_123.c, 465 :: 		
L_I2Cx_Read91:
; timeout start address is: 8 (R2)
; I2C_BASE start address is: 4 (R1)
0x1A8E	0x680D    LDR	R5, [R1, #0]
0x1A90	0xF3C52400  UBFX	R4, R5, #8, #1
0x1A94	0xB964    CBNZ	R4, L_I2Cx_Read92
;__Lib_I2C_123.c, 466 :: 		
0x1A96	0x4C34    LDR	R4, [PC, #208]
0x1A98	0x6824    LDR	R4, [R4, #0]
0x1A9A	0xB144    CBZ	R4, L__I2Cx_Read148
;__Lib_I2C_123.c, 467 :: 		
0x1A9C	0xB922    CBNZ	R2, L_I2Cx_Read94
; timeout end address is: 8 (R2)
; I2C_BASE end address is: 4 (R1)
;__Lib_I2C_123.c, 468 :: 		
0x1A9E	0x2003    MOVS	R0, #3
0x1AA0	0x4C2A    LDR	R4, [PC, #168]
0x1AA2	0x6824    LDR	R4, [R4, #0]
0x1AA4	0x47A0    BLX	R4
;__Lib_I2C_123.c, 469 :: 		
0x1AA6	0xE0F5    B	L_end_I2Cx_Read
;__Lib_I2C_123.c, 470 :: 		
L_I2Cx_Read94:
;__Lib_I2C_123.c, 471 :: 		
; I2C_BASE start address is: 4 (R1)
; timeout start address is: 8 (R2)
0x1AA8	0x1E50    SUBS	R0, R2, #1
; timeout end address is: 8 (R2)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x1AAA	0x4602    MOV	R2, R0
;__Lib_I2C_123.c, 472 :: 		
0x1AAC	0xE7FF    B	L_I2Cx_Read93
L__I2Cx_Read148:
;__Lib_I2C_123.c, 466 :: 		
;__Lib_I2C_123.c, 472 :: 		
L_I2Cx_Read93:
;__Lib_I2C_123.c, 473 :: 		
; timeout start address is: 8 (R2)
; timeout end address is: 8 (R2)
0x1AAE	0xE7EE    B	L_I2Cx_Read91
L_I2Cx_Read92:
;__Lib_I2C_123.c, 474 :: 		
0x1AB0	0x4608    MOV	R0, R1
L_I2Cx_Read90:
; I2C_BASE end address is: 4 (R1)
;__Lib_I2C_123.c, 476 :: 		
; I2C_BASE start address is: 0 (R0)
0x1AB2	0x2500    MOVS	R5, #0
0x1AB4	0x6804    LDR	R4, [R0, #0]
0x1AB6	0xF36524CB  BFI	R4, R5, #11, #1
0x1ABA	0x6004    STR	R4, [R0, #0]
; I2C_BASE end address is: 0 (R0)
;__Lib_I2C_123.c, 478 :: 		
0x1ABC	0xE0EA    B	L_I2Cx_Read52
;__Lib_I2C_123.c, 480 :: 		
L_I2Cx_Read95:
;__Lib_I2C_123.c, 481 :: 		
; I2C_BASE start address is: 4 (R1)
; END_mode start address is: 12 (R3)
; buf start address is: 8 (R2)
; timeout start address is: 36 (R9)
; count start address is: 32 (R8)
; slave_address start address is: 28 (R7)
0x1ABE	0x2501    MOVS	R5, #1
0x1AC0	0x680C    LDR	R4, [R1, #0]
0x1AC2	0xF365248A  BFI	R4, R5, #10, #1
0x1AC6	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_123.c, 482 :: 		
0x1AC8	0xF2010510  ADDW	R5, R1, #16
0x1ACC	0x007C    LSLS	R4, R7, #1
0x1ACE	0xB2A4    UXTH	R4, R4
; slave_address end address is: 28 (R7)
0x1AD0	0xF0440401  ORR	R4, R4, #1
0x1AD4	0xB2A4    UXTH	R4, R4
0x1AD6	0x602C    STR	R4, [R5, #0]
; count end address is: 32 (R8)
; timeout end address is: 36 (R9)
; buf end address is: 8 (R2)
; END_mode end address is: 12 (R3)
; I2C_BASE end address is: 4 (R1)
0x1AD8	0x4646    MOV	R6, R8
0x1ADA	0x46C8    MOV	R8, R9
0x1ADC	0x4689    MOV	R9, R1
0x1ADE	0x4617    MOV	R7, R2
0x1AE0	0x461D    MOV	R5, R3
;__Lib_I2C_123.c, 483 :: 		
L_I2Cx_Read96:
; timeout start address is: 32 (R8)
; END_mode start address is: 20 (R5)
; count start address is: 24 (R6)
; buf start address is: 28 (R7)
; I2C_BASE start address is: 36 (R9)
0x1AE2	0x4923    LDR	R1, [PC, #140]
0x1AE4	0x4648    MOV	R0, R9
0x1AE6	0xF004F807  BL	_ChekXForEvent+0
0x1AEA	0xB978    CBNZ	R0, L_I2Cx_Read97
;__Lib_I2C_123.c, 484 :: 		
0x1AEC	0x4C1E    LDR	R4, [PC, #120]
0x1AEE	0x6824    LDR	R4, [R4, #0]
0x1AF0	0xB15C    CBZ	R4, L__I2Cx_Read149
;__Lib_I2C_123.c, 485 :: 		
0x1AF2	0xF1B80F00  CMP	R8, #0
0x1AF6	0xD104    BNE	L_I2Cx_Read99
; END_mode end address is: 20 (R5)
; count end address is: 24 (R6)
; I2C_BASE end address is: 36 (R9)
; timeout end address is: 32 (R8)
; buf end address is: 28 (R7)
;__Lib_I2C_123.c, 486 :: 		
0x1AF8	0x2003    MOVS	R0, #3
0x1AFA	0x4C14    LDR	R4, [PC, #80]
0x1AFC	0x6824    LDR	R4, [R4, #0]
0x1AFE	0x47A0    BLX	R4
;__Lib_I2C_123.c, 487 :: 		
0x1B00	0xE0C8    B	L_end_I2Cx_Read
;__Lib_I2C_123.c, 488 :: 		
L_I2Cx_Read99:
;__Lib_I2C_123.c, 489 :: 		
; buf start address is: 28 (R7)
; timeout start address is: 32 (R8)
; I2C_BASE start address is: 36 (R9)
; count start address is: 24 (R6)
; END_mode start address is: 20 (R5)
0x1B02	0xF1A80001  SUB	R0, R8, #1
; timeout end address is: 32 (R8)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x1B06	0x4680    MOV	R8, R0
;__Lib_I2C_123.c, 490 :: 		
0x1B08	0xE7FF    B	L_I2Cx_Read98
L__I2Cx_Read149:
;__Lib_I2C_123.c, 484 :: 		
;__Lib_I2C_123.c, 490 :: 		
L_I2Cx_Read98:
;__Lib_I2C_123.c, 491 :: 		
; timeout start address is: 32 (R8)
; timeout end address is: 32 (R8)
0x1B0A	0xE7EA    B	L_I2Cx_Read96
L_I2Cx_Read97:
;__Lib_I2C_123.c, 492 :: 		
; i start address is: 4 (R1)
0x1B0C	0x2100    MOVS	R1, #0
; END_mode end address is: 20 (R5)
; count end address is: 24 (R6)
; I2C_BASE end address is: 36 (R9)
; i end address is: 4 (R1)
; buf end address is: 28 (R7)
0x1B0E	0x46A8    MOV	R8, R5
0x1B10	0x464A    MOV	R2, R9
0x1B12	0x46B1    MOV	R9, R6
0x1B14	0x463B    MOV	R3, R7
;__Lib_I2C_123.c, 493 :: 		
L_I2Cx_Read100:
; i start address is: 4 (R1)
; I2C_BASE start address is: 8 (R2)
; buf start address is: 12 (R3)
; count start address is: 36 (R9)
; END_mode start address is: 32 (R8)
0x1B16	0xF1A90403  SUB	R4, R9, #3
0x1B1A	0x42A1    CMP	R1, R4
0x1B1C	0xD23D    BCS	L_I2Cx_Read101
;__Lib_I2C_123.c, 494 :: 		
0x1B1E	0x4C12    LDR	R4, [PC, #72]
; timeout start address is: 20 (R5)
0x1B20	0x6825    LDR	R5, [R4, #0]
; buf end address is: 12 (R3)
; count end address is: 36 (R9)
; i end address is: 4 (R1)
; I2C_BASE end address is: 8 (R2)
; END_mode end address is: 32 (R8)
; timeout end address is: 20 (R5)
0x1B22	0x468A    MOV	R10, R1
0x1B24	0x4617    MOV	R7, R2
0x1B26	0x461E    MOV	R6, R3
;__Lib_I2C_123.c, 495 :: 		
L_I2Cx_Read102:
; timeout start address is: 20 (R5)
; END_mode start address is: 32 (R8)
; count start address is: 36 (R9)
; buf start address is: 24 (R6)
; I2C_BASE start address is: 28 (R7)
; i start address is: 40 (R10)
0x1B28	0x4910    LDR	R1, [PC, #64]
0x1B2A	0x4638    MOV	R0, R7
0x1B2C	0xF003FFE4  BL	_ChekXForEvent+0
0x1B30	0xBB38    CBNZ	R0, L_I2Cx_Read103
;__Lib_I2C_123.c, 496 :: 		
0x1B32	0x4C0D    LDR	R4, [PC, #52]
0x1B34	0x6824    LDR	R4, [R4, #0]
0x1B36	0xB31C    CBZ	R4, L__I2Cx_Read150
;__Lib_I2C_123.c, 497 :: 		
0x1B38	0xB9FD    CBNZ	R5, L_I2Cx_Read105
; count end address is: 36 (R9)
; I2C_BASE end address is: 28 (R7)
; i end address is: 40 (R10)
; buf end address is: 24 (R6)
; END_mode end address is: 32 (R8)
; timeout end address is: 20 (R5)
;__Lib_I2C_123.c, 498 :: 		
0x1B3A	0x2003    MOVS	R0, #3
0x1B3C	0x4C03    LDR	R4, [PC, #12]
0x1B3E	0xE019    B	#50
0x1B40	0x54004000  	I2C1_CR1+0
0x1B44	0x78642000  	__Lib_I2C_123__I2C1_TIMEOUT+0
0x1B48	0xC9D82000  	_I2C1_Timeout_Ptr+0
0x1B4C	0xC9D42000  	_I2Cx_Timeout_Ptr+0
0x1B50	0x58004000  	I2C2_CR1+0
0x1B54	0x78682000  	__Lib_I2C_123__I2C2_TIMEOUT+0
0x1B58	0xC9DC2000  	_I2C2_Timeout_Ptr+0
0x1B5C	0x5C004000  	I2C3_CR1+0
0x1B60	0x786C2000  	__Lib_I2C_123__I2C3_TIMEOUT+0
0x1B64	0xC9E02000  	_I2C3_Timeout_Ptr+0
0x1B68	0x78702000  	__Lib_I2C_123__I2Cx_TIMEOUT+0
0x1B6C	0x00400003  	#196672
0x1B70	0x00020003  	#196610
0x1B74	0x6824    LDR	R4, [R4, #0]
0x1B76	0x47A0    BLX	R4
;__Lib_I2C_123.c, 499 :: 		
0x1B78	0xE08C    B	L_end_I2Cx_Read
;__Lib_I2C_123.c, 500 :: 		
L_I2Cx_Read105:
;__Lib_I2C_123.c, 501 :: 		
; timeout start address is: 20 (R5)
; END_mode start address is: 32 (R8)
; buf start address is: 24 (R6)
; i start address is: 40 (R10)
; I2C_BASE start address is: 28 (R7)
; count start address is: 36 (R9)
0x1B7A	0x1E68    SUBS	R0, R5, #1
; timeout end address is: 20 (R5)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x1B7C	0x4605    MOV	R5, R0
;__Lib_I2C_123.c, 502 :: 		
0x1B7E	0xE7FF    B	L_I2Cx_Read104
L__I2Cx_Read150:
;__Lib_I2C_123.c, 496 :: 		
;__Lib_I2C_123.c, 502 :: 		
L_I2Cx_Read104:
;__Lib_I2C_123.c, 503 :: 		
; timeout start address is: 20 (R5)
; timeout end address is: 20 (R5)
0x1B80	0xE7D2    B	L_I2Cx_Read102
L_I2Cx_Read103:
;__Lib_I2C_123.c, 504 :: 		
0x1B82	0xEB06050A  ADD	R5, R6, R10, LSL #0
0x1B86	0xF2070410  ADDW	R4, R7, #16
0x1B8A	0x6824    LDR	R4, [R4, #0]
0x1B8C	0x702C    STRB	R4, [R5, #0]
0x1B8E	0xF10A0401  ADD	R4, R10, #1
; i end address is: 40 (R10)
; i start address is: 4 (R1)
0x1B92	0x4621    MOV	R1, R4
;__Lib_I2C_123.c, 505 :: 		
; count end address is: 36 (R9)
; I2C_BASE end address is: 28 (R7)
; buf end address is: 24 (R6)
0x1B94	0x4633    MOV	R3, R6
0x1B96	0x463A    MOV	R2, R7
0x1B98	0xE7BD    B	L_I2Cx_Read100
L_I2Cx_Read101:
;__Lib_I2C_123.c, 506 :: 		
; I2C_BASE start address is: 8 (R2)
; buf start address is: 12 (R3)
0x1B9A	0x4C40    LDR	R4, [PC, #256]
; timeout start address is: 28 (R7)
0x1B9C	0x6827    LDR	R7, [R4, #0]
; buf end address is: 12 (R3)
; i end address is: 4 (R1)
; I2C_BASE end address is: 8 (R2)
; timeout end address is: 28 (R7)
; END_mode end address is: 32 (R8)
0x1B9E	0x9301    STR	R3, [SP, #4]
0x1BA0	0x460B    MOV	R3, R1
0x1BA2	0x4616    MOV	R6, R2
0x1BA4	0x4642    MOV	R2, R8
0x1BA6	0x9901    LDR	R1, [SP, #4]
;__Lib_I2C_123.c, 507 :: 		
L_I2Cx_Read106:
; timeout start address is: 28 (R7)
; END_mode start address is: 8 (R2)
; buf start address is: 4 (R1)
; I2C_BASE start address is: 24 (R6)
; i start address is: 12 (R3)
0x1BA8	0xF2060414  ADDW	R4, R6, #20
0x1BAC	0x6825    LDR	R5, [R4, #0]
0x1BAE	0xF3C50480  UBFX	R4, R5, #2, #1
0x1BB2	0xB964    CBNZ	R4, L_I2Cx_Read107
;__Lib_I2C_123.c, 508 :: 		
0x1BB4	0x4C39    LDR	R4, [PC, #228]
0x1BB6	0x6824    LDR	R4, [R4, #0]
0x1BB8	0xB144    CBZ	R4, L__I2Cx_Read151
;__Lib_I2C_123.c, 509 :: 		
0x1BBA	0xB927    CBNZ	R7, L_I2Cx_Read109
; END_mode end address is: 8 (R2)
; i end address is: 12 (R3)
; buf end address is: 4 (R1)
; timeout end address is: 28 (R7)
; I2C_BASE end address is: 24 (R6)
;__Lib_I2C_123.c, 510 :: 		
0x1BBC	0x2003    MOVS	R0, #3
0x1BBE	0x4C38    LDR	R4, [PC, #224]
0x1BC0	0x6824    LDR	R4, [R4, #0]
0x1BC2	0x47A0    BLX	R4
;__Lib_I2C_123.c, 511 :: 		
0x1BC4	0xE066    B	L_end_I2Cx_Read
;__Lib_I2C_123.c, 512 :: 		
L_I2Cx_Read109:
;__Lib_I2C_123.c, 513 :: 		
; I2C_BASE start address is: 24 (R6)
; timeout start address is: 28 (R7)
; buf start address is: 4 (R1)
; i start address is: 12 (R3)
; END_mode start address is: 8 (R2)
0x1BC6	0x1E78    SUBS	R0, R7, #1
; timeout end address is: 28 (R7)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x1BC8	0x4607    MOV	R7, R0
;__Lib_I2C_123.c, 514 :: 		
0x1BCA	0xE7FF    B	L_I2Cx_Read108
L__I2Cx_Read151:
;__Lib_I2C_123.c, 508 :: 		
;__Lib_I2C_123.c, 514 :: 		
L_I2Cx_Read108:
;__Lib_I2C_123.c, 515 :: 		
; timeout start address is: 28 (R7)
; timeout end address is: 28 (R7)
0x1BCC	0xE7EC    B	L_I2Cx_Read106
L_I2Cx_Read107:
;__Lib_I2C_123.c, 516 :: 		
0x1BCE	0x2500    MOVS	R5, #0
0x1BD0	0x6834    LDR	R4, [R6, #0]
0x1BD2	0xF365248A  BFI	R4, R5, #10, #1
0x1BD6	0x6034    STR	R4, [R6, #0]
;__Lib_I2C_123.c, 517 :: 		
0x1BD8	0x18CD    ADDS	R5, R1, R3
0x1BDA	0xF2060410  ADDW	R4, R6, #16
0x1BDE	0x6824    LDR	R4, [R4, #0]
0x1BE0	0x702C    STRB	R4, [R5, #0]
0x1BE2	0x1C58    ADDS	R0, R3, #1
; i end address is: 12 (R3)
; i start address is: 0 (R0)
;__Lib_I2C_123.c, 519 :: 		
0x1BE4	0x4C2D    LDR	R4, [PC, #180]
; timeout start address is: 12 (R3)
0x1BE6	0x6823    LDR	R3, [R4, #0]
; END_mode end address is: 8 (R2)
; timeout end address is: 12 (R3)
; i end address is: 0 (R0)
; buf end address is: 4 (R1)
; I2C_BASE end address is: 24 (R6)
0x1BE8	0x4617    MOV	R7, R2
0x1BEA	0x4602    MOV	R2, R0
;__Lib_I2C_123.c, 520 :: 		
L_I2Cx_Read110:
; timeout start address is: 12 (R3)
; i start address is: 8 (R2)
; I2C_BASE start address is: 24 (R6)
; buf start address is: 4 (R1)
; END_mode start address is: 28 (R7)
0x1BEC	0xF2060414  ADDW	R4, R6, #20
0x1BF0	0x6825    LDR	R5, [R4, #0]
0x1BF2	0xF3C50480  UBFX	R4, R5, #2, #1
0x1BF6	0xB964    CBNZ	R4, L_I2Cx_Read111
;__Lib_I2C_123.c, 521 :: 		
0x1BF8	0x4C28    LDR	R4, [PC, #160]
0x1BFA	0x6824    LDR	R4, [R4, #0]
0x1BFC	0xB144    CBZ	R4, L__I2Cx_Read152
;__Lib_I2C_123.c, 522 :: 		
0x1BFE	0xB923    CBNZ	R3, L_I2Cx_Read113
; END_mode end address is: 28 (R7)
; timeout end address is: 12 (R3)
; buf end address is: 4 (R1)
; i end address is: 8 (R2)
; I2C_BASE end address is: 24 (R6)
;__Lib_I2C_123.c, 523 :: 		
0x1C00	0x2003    MOVS	R0, #3
0x1C02	0x4C27    LDR	R4, [PC, #156]
0x1C04	0x6824    LDR	R4, [R4, #0]
0x1C06	0x47A0    BLX	R4
;__Lib_I2C_123.c, 524 :: 		
0x1C08	0xE044    B	L_end_I2Cx_Read
;__Lib_I2C_123.c, 525 :: 		
L_I2Cx_Read113:
;__Lib_I2C_123.c, 526 :: 		
; I2C_BASE start address is: 24 (R6)
; i start address is: 8 (R2)
; buf start address is: 4 (R1)
; timeout start address is: 12 (R3)
; END_mode start address is: 28 (R7)
0x1C0A	0x1E58    SUBS	R0, R3, #1
; timeout end address is: 12 (R3)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x1C0C	0x4603    MOV	R3, R0
;__Lib_I2C_123.c, 527 :: 		
0x1C0E	0xE7FF    B	L_I2Cx_Read112
L__I2Cx_Read152:
;__Lib_I2C_123.c, 521 :: 		
;__Lib_I2C_123.c, 527 :: 		
L_I2Cx_Read112:
;__Lib_I2C_123.c, 528 :: 		
; timeout start address is: 12 (R3)
; timeout end address is: 12 (R3)
0x1C10	0xE7EC    B	L_I2Cx_Read110
L_I2Cx_Read111:
;__Lib_I2C_123.c, 529 :: 		
0x1C12	0x2F01    CMP	R7, #1
0x1C14	0xD107    BNE	L_I2Cx_Read114
; END_mode end address is: 28 (R7)
;__Lib_I2C_123.c, 530 :: 		
0x1C16	0x2501    MOVS	R5, #1
0x1C18	0x6834    LDR	R4, [R6, #0]
0x1C1A	0xF3652449  BFI	R4, R5, #9, #1
0x1C1E	0x6034    STR	R4, [R6, #0]
0x1C20	0x4610    MOV	R0, R2
0x1C22	0x4632    MOV	R2, R6
0x1C24	0xE021    B	L_I2Cx_Read115
L_I2Cx_Read114:
;__Lib_I2C_123.c, 532 :: 		
0x1C26	0x2501    MOVS	R5, #1
0x1C28	0x6834    LDR	R4, [R6, #0]
0x1C2A	0xF3652408  BFI	R4, R5, #8, #1
0x1C2E	0x6034    STR	R4, [R6, #0]
;__Lib_I2C_123.c, 534 :: 		
0x1C30	0x4C1A    LDR	R4, [PC, #104]
; timeout start address is: 32 (R8)
0x1C32	0xF8D48000  LDR	R8, [R4, #0]
; timeout end address is: 32 (R8)
; buf end address is: 4 (R1)
; i end address is: 8 (R2)
; I2C_BASE end address is: 24 (R6)
0x1C36	0x4617    MOV	R7, R2
0x1C38	0x460D    MOV	R5, R1
;__Lib_I2C_123.c, 535 :: 		
L_I2Cx_Read116:
; timeout start address is: 32 (R8)
; buf start address is: 20 (R5)
; I2C_BASE start address is: 24 (R6)
; i start address is: 28 (R7)
0x1C3A	0x491A    LDR	R1, [PC, #104]
0x1C3C	0x4630    MOV	R0, R6
0x1C3E	0xF003FF5B  BL	_ChekXForEvent+0
0x1C42	0xB978    CBNZ	R0, L_I2Cx_Read117
;__Lib_I2C_123.c, 536 :: 		
0x1C44	0x4C15    LDR	R4, [PC, #84]
0x1C46	0x6824    LDR	R4, [R4, #0]
0x1C48	0xB15C    CBZ	R4, L__I2Cx_Read153
;__Lib_I2C_123.c, 537 :: 		
0x1C4A	0xF1B80F00  CMP	R8, #0
0x1C4E	0xD104    BNE	L_I2Cx_Read119
; buf end address is: 20 (R5)
; i end address is: 28 (R7)
; timeout end address is: 32 (R8)
; I2C_BASE end address is: 24 (R6)
;__Lib_I2C_123.c, 538 :: 		
0x1C50	0x2003    MOVS	R0, #3
0x1C52	0x4C13    LDR	R4, [PC, #76]
0x1C54	0x6824    LDR	R4, [R4, #0]
0x1C56	0x47A0    BLX	R4
;__Lib_I2C_123.c, 539 :: 		
0x1C58	0xE01C    B	L_end_I2Cx_Read
;__Lib_I2C_123.c, 540 :: 		
L_I2Cx_Read119:
;__Lib_I2C_123.c, 541 :: 		
; I2C_BASE start address is: 24 (R6)
; timeout start address is: 32 (R8)
; i start address is: 28 (R7)
; buf start address is: 20 (R5)
0x1C5A	0xF1A80001  SUB	R0, R8, #1
; timeout end address is: 32 (R8)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x1C5E	0x4680    MOV	R8, R0
;__Lib_I2C_123.c, 542 :: 		
0x1C60	0xE7FF    B	L_I2Cx_Read118
L__I2Cx_Read153:
;__Lib_I2C_123.c, 536 :: 		
;__Lib_I2C_123.c, 542 :: 		
L_I2Cx_Read118:
;__Lib_I2C_123.c, 543 :: 		
; timeout start address is: 32 (R8)
; timeout end address is: 32 (R8)
0x1C62	0xE7EA    B	L_I2Cx_Read116
L_I2Cx_Read117:
;__Lib_I2C_123.c, 544 :: 		
0x1C64	0x4629    MOV	R1, R5
; i end address is: 28 (R7)
; I2C_BASE end address is: 24 (R6)
0x1C66	0x4632    MOV	R2, R6
0x1C68	0x4638    MOV	R0, R7
L_I2Cx_Read115:
; buf end address is: 20 (R5)
;__Lib_I2C_123.c, 545 :: 		
; i start address is: 0 (R0)
; I2C_BASE start address is: 8 (R2)
; buf start address is: 4 (R1)
0x1C6A	0x180D    ADDS	R5, R1, R0
0x1C6C	0xF2020410  ADDW	R4, R2, #16
0x1C70	0x6824    LDR	R4, [R4, #0]
0x1C72	0x702C    STRB	R4, [R5, #0]
0x1C74	0x1C44    ADDS	R4, R0, #1
; i end address is: 0 (R0)
;__Lib_I2C_123.c, 546 :: 		
0x1C76	0x190D    ADDS	R5, R1, R4
; buf end address is: 4 (R1)
0x1C78	0xF2020410  ADDW	R4, R2, #16
; I2C_BASE end address is: 8 (R2)
0x1C7C	0x6824    LDR	R4, [R4, #0]
0x1C7E	0x702C    STRB	R4, [R5, #0]
;__Lib_I2C_123.c, 547 :: 		
0x1C80	0xE008    B	L_I2Cx_Read52
;__Lib_I2C_123.c, 549 :: 		
L_I2Cx_Read51:
; I2C_BASE start address is: 4 (R1)
; END_mode start address is: 12 (R3)
; i start address is: 24 (R6)
; buf start address is: 8 (R2)
; timeout start address is: 36 (R9)
; count start address is: 32 (R8)
; slave_address start address is: 28 (R7)
0x1C82	0xF1B80F01  CMP	R8, #1
0x1C86	0xF43FAE02  BEQ	L_I2Cx_Read53
0x1C8A	0xF1B80F02  CMP	R8, #2
0x1C8E	0xF43FAE84  BEQ	L_I2Cx_Read74
; i end address is: 24 (R6)
0x1C92	0xE714    B	L_I2Cx_Read95
; slave_address end address is: 28 (R7)
; count end address is: 32 (R8)
; timeout end address is: 36 (R9)
; buf end address is: 8 (R2)
; END_mode end address is: 12 (R3)
; I2C_BASE end address is: 4 (R1)
L_I2Cx_Read52:
;__Lib_I2C_123.c, 550 :: 		
L_end_I2Cx_Read:
0x1C94	0xF8DDE000  LDR	LR, [SP, #0]
0x1C98	0xB002    ADD	SP, SP, #8
0x1C9A	0x4770    BX	LR
0x1C9C	0x78702000  	__Lib_I2C_123__I2Cx_TIMEOUT+0
0x1CA0	0xC9D42000  	_I2Cx_Timeout_Ptr+0
0x1CA4	0x00010003  	#196609
; end of _I2Cx_Read
_I2C2_Read:
;__Lib_I2C_123.c, 603 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0x544C	0xB081    SUB	SP, SP, #4
0x544E	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_123.c, 604 :: 		
0x5452	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0x5454	0x4613    MOV	R3, R2
0x5456	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0x5458	0xB2C1    UXTB	R1, R0
; slave_address end address is: 0 (R0)
0x545A	0x4804    LDR	R0, [PC, #16]
; END_mode end address is: 12 (R3)
0x545C	0xF7FCF9E6  BL	_I2Cx_Read+0
0x5460	0xB001    ADD	SP, SP, #4
;__Lib_I2C_123.c, 605 :: 		
L_end_I2C2_Read:
0x5462	0xF8DDE000  LDR	LR, [SP, #0]
0x5466	0xB001    ADD	SP, SP, #4
0x5468	0x4770    BX	LR
0x546A	0xBF00    NOP
0x546C	0x58004000  	I2C2_CR1+0
; end of _I2C2_Read
_I2C3_Read:
;__Lib_I2C_123.c, 633 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0x54AC	0xB081    SUB	SP, SP, #4
0x54AE	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_123.c, 634 :: 		
0x54B2	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0x54B4	0x4613    MOV	R3, R2
0x54B6	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0x54B8	0xB2C1    UXTB	R1, R0
; slave_address end address is: 0 (R0)
0x54BA	0x4804    LDR	R0, [PC, #16]
; END_mode end address is: 12 (R3)
0x54BC	0xF7FCF9B6  BL	_I2Cx_Read+0
0x54C0	0xB001    ADD	SP, SP, #4
;__Lib_I2C_123.c, 635 :: 		
L_end_I2C3_Read:
0x54C2	0xF8DDE000  LDR	LR, [SP, #0]
0x54C6	0xB001    ADD	SP, SP, #4
0x54C8	0x4770    BX	LR
0x54CA	0xBF00    NOP
0x54CC	0x5C004000  	I2C3_CR1+0
; end of _I2C3_Read
_irgrid2_ExtractParameters:
;IR_Grid2_STM32_M4.c, 977 :: 		
0x111C0	0xB084    SUB	SP, SP, #16
0x111C2	0xF8CDE000  STR	LR, [SP, #0]
0x111C6	0x9002    STR	R0, [SP, #8]
0x111C8	0x9103    STR	R1, [SP, #12]
;IR_Grid2_STM32_M4.c, 979 :: 		
0x111CA	0x9802    LDR	R0, [SP, #8]
0x111CC	0xF7FBFB12  BL	IR_Grid2_STM32_M4_CheckEEPROMValid+0
0x111D0	0xF8AD0004  STRH	R0, [SP, #4]
;IR_Grid2_STM32_M4.c, 981 :: 		
0x111D4	0xBBC8    CBNZ	R0, L_irgrid2_ExtractParameters158
;IR_Grid2_STM32_M4.c, 983 :: 		
0x111D6	0x9903    LDR	R1, [SP, #12]
0x111D8	0x9802    LDR	R0, [SP, #8]
0x111DA	0xF7FBF9FD  BL	IR_Grid2_STM32_M4_ExtractVDDParameters+0
;IR_Grid2_STM32_M4.c, 984 :: 		
0x111DE	0x9903    LDR	R1, [SP, #12]
0x111E0	0x9802    LDR	R0, [SP, #8]
0x111E2	0xF7FBFA1F  BL	IR_Grid2_STM32_M4_ExtractPTATParameters+0
;IR_Grid2_STM32_M4.c, 985 :: 		
0x111E6	0x9903    LDR	R1, [SP, #12]
0x111E8	0x9802    LDR	R0, [SP, #8]
0x111EA	0xF7FBFB4F  BL	IR_Grid2_STM32_M4_ExtractGainParameters+0
;IR_Grid2_STM32_M4.c, 986 :: 		
0x111EE	0x9903    LDR	R1, [SP, #12]
0x111F0	0x9802    LDR	R0, [SP, #8]
0x111F2	0xF7FBFB5F  BL	IR_Grid2_STM32_M4_ExtractTgcParameters+0
;IR_Grid2_STM32_M4.c, 987 :: 		
0x111F6	0x9903    LDR	R1, [SP, #12]
0x111F8	0x9802    LDR	R0, [SP, #8]
0x111FA	0xF7FBFB0B  BL	IR_Grid2_STM32_M4_ExtractResolutionParameters+0
;IR_Grid2_STM32_M4.c, 988 :: 		
0x111FE	0x9903    LDR	R1, [SP, #12]
0x11200	0x9802    LDR	R0, [SP, #8]
0x11202	0xF7FBFB15  BL	IR_Grid2_STM32_M4_ExtractKsTaParameters+0
;IR_Grid2_STM32_M4.c, 989 :: 		
0x11206	0x9903    LDR	R1, [SP, #12]
0x11208	0x9802    LDR	R0, [SP, #8]
0x1120A	0xF7FCF81F  BL	IR_Grid2_STM32_M4_ExtractKsToParameters+0
;IR_Grid2_STM32_M4.c, 990 :: 		
0x1120E	0x9903    LDR	R1, [SP, #12]
0x11210	0x9802    LDR	R0, [SP, #8]
0x11212	0xF7FCF8DB  BL	IR_Grid2_STM32_M4_ExtractAlphaParameters+0
;IR_Grid2_STM32_M4.c, 991 :: 		
0x11216	0x9903    LDR	R1, [SP, #12]
0x11218	0x9802    LDR	R0, [SP, #8]
0x1121A	0xF7FBFD93  BL	IR_Grid2_STM32_M4_ExtractOffsetParameters+0
;IR_Grid2_STM32_M4.c, 992 :: 		
0x1121E	0x9903    LDR	R1, [SP, #12]
0x11220	0x9802    LDR	R0, [SP, #8]
0x11222	0xF7FBFF01  BL	IR_Grid2_STM32_M4_ExtractKtaPixelParameters+0
;IR_Grid2_STM32_M4.c, 993 :: 		
0x11226	0x9903    LDR	R1, [SP, #12]
0x11228	0x9802    LDR	R0, [SP, #8]
0x1122A	0xF7FCFC49  BL	IR_Grid2_STM32_M4_ExtractKvPixelParameters+0
;IR_Grid2_STM32_M4.c, 994 :: 		
0x1122E	0x9903    LDR	R1, [SP, #12]
0x11230	0x9802    LDR	R0, [SP, #8]
0x11232	0xF7FCFCFF  BL	IR_Grid2_STM32_M4_ExtractCPParameters+0
;IR_Grid2_STM32_M4.c, 995 :: 		
0x11236	0x9903    LDR	R1, [SP, #12]
0x11238	0x9802    LDR	R0, [SP, #8]
0x1123A	0xF7FCFA8F  BL	IR_Grid2_STM32_M4_ExtractCILCParameters+0
;IR_Grid2_STM32_M4.c, 996 :: 		
0x1123E	0x9903    LDR	R1, [SP, #12]
0x11240	0x9802    LDR	R0, [SP, #8]
0x11242	0xF7FCFB49  BL	IR_Grid2_STM32_M4_ExtractDeviatingPixels+0
0x11246	0xF8AD0004  STRH	R0, [SP, #4]
;IR_Grid2_STM32_M4.c, 997 :: 		
L_irgrid2_ExtractParameters158:
;IR_Grid2_STM32_M4.c, 998 :: 		
0x1124A	0xF9BD0004  LDRSH	R0, [SP, #4]
;IR_Grid2_STM32_M4.c, 999 :: 		
L_end_irgrid2_ExtractParameters:
0x1124E	0xF8DDE000  LDR	LR, [SP, #0]
0x11252	0xB004    ADD	SP, SP, #16
0x11254	0x4770    BX	LR
; end of _irgrid2_ExtractParameters
IR_Grid2_STM32_M4_CheckEEPROMValid:
;IR_Grid2_STM32_M4.c, 266 :: 		
; eeData start address is: 0 (R0)
0xC7F4	0xB081    SUB	SP, SP, #4
; eeData end address is: 0 (R0)
; eeData start address is: 0 (R0)
;IR_Grid2_STM32_M4.c, 269 :: 		
0xC7F6	0xF2000114  ADDW	R1, R0, #20
; eeData end address is: 0 (R0)
0xC7FA	0x8809    LDRH	R1, [R1, #0]
0xC7FC	0xF0010140  AND	R1, R1, #64
;IR_Grid2_STM32_M4.c, 270 :: 		
0xC800	0xB209    SXTH	R1, R1
0xC802	0xB911    CBNZ	R1, L_IR_Grid2_STM32_M4_CheckEEPROMValid25
;IR_Grid2_STM32_M4.c, 272 :: 		
0xC804	0x2000    MOVS	R0, #0
0xC806	0xB200    SXTH	R0, R0
0xC808	0xE002    B	L_end_CheckEEPROMValid
;IR_Grid2_STM32_M4.c, 273 :: 		
L_IR_Grid2_STM32_M4_CheckEEPROMValid25:
;IR_Grid2_STM32_M4.c, 274 :: 		
0xC80A	0xF64F70F9  MOVW	R0, #65529
0xC80E	0xB200    SXTH	R0, R0
;IR_Grid2_STM32_M4.c, 275 :: 		
L_end_CheckEEPROMValid:
0xC810	0xB001    ADD	SP, SP, #4
0xC812	0x4770    BX	LR
; end of IR_Grid2_STM32_M4_CheckEEPROMValid
IR_Grid2_STM32_M4_ExtractVDDParameters:
;IR_Grid2_STM32_M4.c, 276 :: 		
; mlx90640 start address is: 4 (R1)
; eeData start address is: 0 (R0)
0xC5D8	0xB081    SUB	SP, SP, #4
; mlx90640 end address is: 4 (R1)
; eeData end address is: 0 (R0)
; eeData start address is: 0 (R0)
; mlx90640 start address is: 4 (R1)
;IR_Grid2_STM32_M4.c, 283 :: 		
0xC5DA	0xF2000266  ADDW	R2, R0, #102
0xC5DE	0x8812    LDRH	R2, [R2, #0]
0xC5E0	0xF402427F  AND	R2, R2, #65280
0xC5E4	0xB292    UXTH	R2, R2
0xC5E6	0x0A12    LSRS	R2, R2, #8
; kVdd start address is: 12 (R3)
0xC5E8	0xB213    SXTH	R3, R2
;IR_Grid2_STM32_M4.c, 284 :: 		
0xC5EA	0xB212    SXTH	R2, R2
0xC5EC	0x2A7F    CMP	R2, #127
0xC5EE	0xDD04    BLE	L_IR_Grid2_STM32_M4_ExtractVDDParameters209
;IR_Grid2_STM32_M4.c, 286 :: 		
0xC5F0	0xF5A37280  SUB	R2, R3, #256
0xC5F4	0xB213    SXTH	R3, R2
; kVdd end address is: 12 (R3)
0xC5F6	0xB21A    SXTH	R2, R3
;IR_Grid2_STM32_M4.c, 287 :: 		
0xC5F8	0xE000    B	L_IR_Grid2_STM32_M4_ExtractVDDParameters26
L_IR_Grid2_STM32_M4_ExtractVDDParameters209:
;IR_Grid2_STM32_M4.c, 284 :: 		
0xC5FA	0xB21A    SXTH	R2, R3
;IR_Grid2_STM32_M4.c, 287 :: 		
L_IR_Grid2_STM32_M4_ExtractVDDParameters26:
;IR_Grid2_STM32_M4.c, 288 :: 		
; kVdd start address is: 8 (R2)
0xC5FC	0x0153    LSLS	R3, R2, #5
; kVdd end address is: 8 (R2)
;IR_Grid2_STM32_M4.c, 289 :: 		
0xC5FE	0xF2000266  ADDW	R2, R0, #102
; eeData end address is: 0 (R0)
0xC602	0x8812    LDRH	R2, [R2, #0]
0xC604	0xF00202FF  AND	R2, R2, #255
;IR_Grid2_STM32_M4.c, 290 :: 		
0xC608	0xB212    SXTH	R2, R2
0xC60A	0xF5A27280  SUB	R2, R2, #256
0xC60E	0xB212    SXTH	R2, R2
0xC610	0x0152    LSLS	R2, R2, #5
0xC612	0xB212    SXTH	R2, R2
0xC614	0xF5A25200  SUB	R2, R2, #8192
; vdd25 start address is: 0 (R0)
0xC618	0xB210    SXTH	R0, R2
;IR_Grid2_STM32_M4.c, 292 :: 		
0xC61A	0x800B    STRH	R3, [R1, #0]
;IR_Grid2_STM32_M4.c, 293 :: 		
0xC61C	0x1C8A    ADDS	R2, R1, #2
; mlx90640 end address is: 4 (R1)
0xC61E	0x8010    STRH	R0, [R2, #0]
; vdd25 end address is: 0 (R0)
;IR_Grid2_STM32_M4.c, 294 :: 		
L_end_ExtractVDDParameters:
0xC620	0xB001    ADD	SP, SP, #4
0xC622	0x4770    BX	LR
; end of IR_Grid2_STM32_M4_ExtractVDDParameters
IR_Grid2_STM32_M4_ExtractPTATParameters:
;IR_Grid2_STM32_M4.c, 296 :: 		
; mlx90640 start address is: 4 (R1)
; eeData start address is: 0 (R0)
0xC624	0xB082    SUB	SP, SP, #8
0xC626	0xF8CDE000  STR	LR, [SP, #0]
0xC62A	0x460E    MOV	R6, R1
; mlx90640 end address is: 4 (R1)
; eeData end address is: 0 (R0)
; eeData start address is: 0 (R0)
; mlx90640 start address is: 24 (R6)
;IR_Grid2_STM32_M4.c, 303 :: 		
0xC62C	0xF2000264  ADDW	R2, R0, #100
0xC630	0x8812    LDRH	R2, [R2, #0]
0xC632	0xF402427C  AND	R2, R2, #64512
0xC636	0xB292    UXTH	R2, R2
0xC638	0x0A92    LSRS	R2, R2, #10
0xC63A	0xB292    UXTH	R2, R2
0xC63C	0xEE002A90  VMOV	S1, R2
0xC640	0xEEF80A60  VCVT.F32.U32	S1, S1
; KvPTAT start address is: 8 (S2)
0xC644	0xEEB01A60  VMOV.F32	S2, S1
;IR_Grid2_STM32_M4.c, 304 :: 		
0xC648	0xEEB30A0F  VMOV.F32	S0, #31
0xC64C	0xEEF40AC0  VCMPE.F32	S1, S0
0xC650	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0xC654	0xDD06    BLE	L_IR_Grid2_STM32_M4_ExtractPTATParameters210
;IR_Grid2_STM32_M4.c, 306 :: 		
0xC656	0xF04F4285  MOV	R2, #1115684864
0xC65A	0xEE002A10  VMOV	S0, R2
0xC65E	0xEE710A40  VSUB.F32	S1, S2, S0
; KvPTAT end address is: 8 (S2)
; KvPTAT start address is: 4 (S1)
; KvPTAT end address is: 4 (S1)
;IR_Grid2_STM32_M4.c, 307 :: 		
0xC662	0xE001    B	L_IR_Grid2_STM32_M4_ExtractPTATParameters27
L_IR_Grid2_STM32_M4_ExtractPTATParameters210:
;IR_Grid2_STM32_M4.c, 304 :: 		
0xC664	0xEEF00A41  VMOV.F32	S1, S2
;IR_Grid2_STM32_M4.c, 307 :: 		
L_IR_Grid2_STM32_M4_ExtractPTATParameters27:
;IR_Grid2_STM32_M4.c, 308 :: 		
; KvPTAT start address is: 4 (S1)
0xC668	0xF04F428B  MOV	R2, #1166016512
0xC66C	0xEE002A10  VMOV	S0, R2
0xC670	0xEE800A80  VDIV.F32	S0, S1, S0
; KvPTAT end address is: 4 (S1)
; KvPTAT start address is: 24 (S6)
0xC674	0xEEB03A40  VMOV.F32	S6, S0
;IR_Grid2_STM32_M4.c, 310 :: 		
0xC678	0xF2000264  ADDW	R2, R0, #100
0xC67C	0x8813    LDRH	R3, [R2, #0]
0xC67E	0xF24032FF  MOVW	R2, #1023
0xC682	0xEA030202  AND	R2, R3, R2, LSL #0
0xC686	0xB292    UXTH	R2, R2
0xC688	0xEE002A90  VMOV	S1, R2
0xC68C	0xEEF80A60  VCVT.F32.U32	S1, S1
; KtPTAT start address is: 8 (S2)
0xC690	0xEEB01A60  VMOV.F32	S2, S1
;IR_Grid2_STM32_M4.c, 311 :: 		
0xC694	0x4A22    LDR	R2, [PC, #136]
0xC696	0xEE002A10  VMOV	S0, R2
0xC69A	0xEEF40AC0  VCMPE.F32	S1, S0
0xC69E	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0xC6A2	0xDD06    BLE	L_IR_Grid2_STM32_M4_ExtractPTATParameters211
;IR_Grid2_STM32_M4.c, 313 :: 		
0xC6A4	0xF04F4289  MOV	R2, #1149239296
0xC6A8	0xEE002A10  VMOV	S0, R2
0xC6AC	0xEE710A40  VSUB.F32	S1, S2, S0
; KtPTAT end address is: 8 (S2)
; KtPTAT start address is: 4 (S1)
; KtPTAT end address is: 4 (S1)
;IR_Grid2_STM32_M4.c, 314 :: 		
0xC6B0	0xE001    B	L_IR_Grid2_STM32_M4_ExtractPTATParameters28
L_IR_Grid2_STM32_M4_ExtractPTATParameters211:
;IR_Grid2_STM32_M4.c, 311 :: 		
0xC6B2	0xEEF00A41  VMOV.F32	S1, S2
;IR_Grid2_STM32_M4.c, 314 :: 		
L_IR_Grid2_STM32_M4_ExtractPTATParameters28:
;IR_Grid2_STM32_M4.c, 315 :: 		
; KtPTAT start address is: 4 (S1)
0xC6B6	0xEEB20A00  VMOV.F32	S0, #8
0xC6BA	0xEE800A80  VDIV.F32	S0, S1, S0
; KtPTAT end address is: 4 (S1)
; KtPTAT start address is: 28 (S7)
0xC6BE	0xEEF03A40  VMOV.F32	S7, S0
;IR_Grid2_STM32_M4.c, 317 :: 		
0xC6C2	0xF2000262  ADDW	R2, R0, #98
0xC6C6	0x8812    LDRH	R2, [R2, #0]
; vPTAT25 start address is: 28 (R7)
0xC6C8	0xB217    SXTH	R7, R2
;IR_Grid2_STM32_M4.c, 319 :: 		
0xC6CA	0xF2000220  ADDW	R2, R0, #32
; eeData end address is: 0 (R0)
0xC6CE	0x8812    LDRH	R2, [R2, #0]
0xC6D0	0xF4024270  AND	R2, R2, #61440
0xC6D4	0xF8AD2004  STRH	R2, [SP, #4]
0xC6D8	0xEEF20A0C  VMOV.F32	S1, #14
0xC6DC	0xEEB00A00  VMOV.F32	S0, #2
0xC6E0	0xF7FDFBAC  BL	IR_Grid2_STM32_M4__pow+0
0xC6E4	0xF8BD2004  LDRH	R2, [SP, #4]
0xC6E8	0xEE002A90  VMOV	S1, R2
0xC6EC	0xEEF80A60  VCVT.F32.U32	S1, S1
0xC6F0	0xEEC00A80  VDIV.F32	S1, S1, S0
0xC6F4	0xEEB20A00  VMOV.F32	S0, #8
0xC6F8	0xEE300A80  VADD.F32	S0, S1, S0
; alphaPTAT start address is: 0 (S0)
;IR_Grid2_STM32_M4.c, 321 :: 		
0xC6FC	0x1D32    ADDS	R2, R6, #4
0xC6FE	0xED023A00  VSTR.32	S6, [R2, #0]
; KvPTAT end address is: 24 (S6)
;IR_Grid2_STM32_M4.c, 322 :: 		
0xC702	0xF2060208  ADDW	R2, R6, #8
0xC706	0xED423A00  VSTR.32	S7, [R2, #0]
; KtPTAT end address is: 28 (S7)
;IR_Grid2_STM32_M4.c, 323 :: 		
0xC70A	0xF206020C  ADDW	R2, R6, #12
0xC70E	0x8017    STRH	R7, [R2, #0]
; vPTAT25 end address is: 28 (R7)
;IR_Grid2_STM32_M4.c, 324 :: 		
0xC710	0xF2060210  ADDW	R2, R6, #16
; mlx90640 end address is: 24 (R6)
0xC714	0xED020A00  VSTR.32	S0, [R2, #0]
; alphaPTAT end address is: 0 (S0)
;IR_Grid2_STM32_M4.c, 325 :: 		
L_end_ExtractPTATParameters:
0xC718	0xF8DDE000  LDR	LR, [SP, #0]
0xC71C	0xB002    ADD	SP, SP, #8
0xC71E	0x4770    BX	LR
0xC720	0x800043FF  	#1140817920
; end of IR_Grid2_STM32_M4_ExtractPTATParameters
IR_Grid2_STM32_M4__pow:
;IR_Grid2_STM32_M4.c, 239 :: 		
0x9E3C	0xB082    SUB	SP, SP, #8
0x9E3E	0xF8CDE000  STR	LR, [SP, #0]
; y start address is: 4 (S1)
; x start address is: 0 (S0)
0x9E42	0xEEF02A40  VMOV.F32	S5, S0
0x9E46	0xEEB02A60  VMOV.F32	S4, S1
; y end address is: 4 (S1)
; x end address is: 0 (S0)
; x start address is: 20 (S5)
; y start address is: 16 (S4)
;IR_Grid2_STM32_M4.c, 240 :: 		
; sign start address is: 0 (R0)
0x9E4A	0x2000    MOVS	R0, #0
;IR_Grid2_STM32_M4.c, 244 :: 		
0x9E4C	0xEEB52AC0  VCMPE.F32	S4, #0.0
0x9E50	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x9E54	0xD102    BNE	L_IR_Grid2_STM32_M4__pow20
; x end address is: 20 (S5)
; y end address is: 16 (S4)
; sign end address is: 0 (R0)
;IR_Grid2_STM32_M4.c, 245 :: 		
0x9E56	0xEEB70A00  VMOV.F32	S0, #1
0x9E5A	0xE03E    B	L_end__pow
L_IR_Grid2_STM32_M4__pow20:
;IR_Grid2_STM32_M4.c, 246 :: 		
; sign start address is: 0 (R0)
; y start address is: 16 (S4)
; x start address is: 20 (S5)
0x9E5C	0xEEF52AC0  VCMPE.F32	S5, #0.0
0x9E60	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x9E64	0xD104    BNE	L_IR_Grid2_STM32_M4__pow21
; x end address is: 20 (S5)
; y end address is: 16 (S4)
; sign end address is: 0 (R0)
;IR_Grid2_STM32_M4.c, 247 :: 		
0x9E66	0xF04F0200  MOV	R2, #0
0x9E6A	0xEE002A10  VMOV	S0, R2
0x9E6E	0xE034    B	L_end__pow
L_IR_Grid2_STM32_M4__pow21:
;IR_Grid2_STM32_M4.c, 248 :: 		
; sign start address is: 0 (R0)
; y start address is: 16 (S4)
; x start address is: 20 (S5)
0x9E70	0xEEF52AC0  VCMPE.F32	S5, #0.0
0x9E74	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x9E78	0xDA1B    BGE	L_IR_Grid2_STM32_M4__pow208
; sign end address is: 0 (R0)
;IR_Grid2_STM32_M4.c, 249 :: 		
0x9E7A	0xEEBD0A42  VCVT.S32.F32	S0, S4
0x9E7E	0xEE102A10  VMOV	R2, S0
; yi start address is: 0 (R0)
0x9E82	0x4610    MOV	R0, R2
;IR_Grid2_STM32_M4.c, 250 :: 		
0x9E84	0xEE002A10  VMOV	S0, R2
0x9E88	0xEEB80AC0  VCVT.F32.S32	S0, S0
0x9E8C	0xEEB40AC2  VCMPE.F32	S0, S4
0x9E90	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x9E94	0xD004    BEQ	L_IR_Grid2_STM32_M4__pow23
; x end address is: 20 (S5)
; y end address is: 16 (S4)
; yi end address is: 0 (R0)
;IR_Grid2_STM32_M4.c, 251 :: 		
0x9E96	0xF04F0200  MOV	R2, #0
0x9E9A	0xEE002A10  VMOV	S0, R2
0x9E9E	0xE01C    B	L_end__pow
L_IR_Grid2_STM32_M4__pow23:
;IR_Grid2_STM32_M4.c, 252 :: 		
; yi start address is: 0 (R0)
; y start address is: 16 (S4)
; x start address is: 20 (S5)
0x9EA0	0xF0000201  AND	R2, R0, #1
; yi end address is: 0 (R0)
; sign start address is: 0 (R0)
0x9EA4	0xB2D0    UXTB	R0, R2
;IR_Grid2_STM32_M4.c, 253 :: 		
0x9EA6	0xEEF10A62  VNEG.F32	S1, S5
; x end address is: 20 (S5)
; x start address is: 4 (S1)
; sign end address is: 0 (R0)
; x end address is: 4 (S1)
0x9EAA	0xB2C5    UXTB	R5, R0
0x9EAC	0xEEB00A60  VMOV.F32	S0, S1
;IR_Grid2_STM32_M4.c, 254 :: 		
0x9EB0	0xE005    B	L_IR_Grid2_STM32_M4__pow22
L_IR_Grid2_STM32_M4__pow208:
;IR_Grid2_STM32_M4.c, 248 :: 		
0x9EB2	0xF88D0004  STRB	R0, [SP, #4]
0x9EB6	0xEEB00A62  VMOV.F32	S0, S5
0x9EBA	0xF89D5004  LDRB	R5, [SP, #4]
;IR_Grid2_STM32_M4.c, 254 :: 		
L_IR_Grid2_STM32_M4__pow22:
;IR_Grid2_STM32_M4.c, 255 :: 		
; x start address is: 0 (S0)
; sign start address is: 20 (R5)
; x end address is: 0 (S0)
0x9EBE	0xF7FBFBBB  BL	IR_Grid2_STM32_M4__log+0
;IR_Grid2_STM32_M4.c, 256 :: 		
0x9EC2	0xEE200A02  VMUL.F32	S0, S0, S4
; y end address is: 16 (S4)
;IR_Grid2_STM32_M4.c, 257 :: 		
0x9EC6	0xF7F9FFB9  BL	IR_Grid2_STM32_M4__exp+0
; x start address is: 4 (S1)
0x9ECA	0xEEF00A40  VMOV.F32	S1, S0
;IR_Grid2_STM32_M4.c, 259 :: 		
0x9ECE	0xB115    CBZ	R5, L_IR_Grid2_STM32_M4__pow24
; sign end address is: 20 (R5)
;IR_Grid2_STM32_M4.c, 260 :: 		
0x9ED0	0xEEB10A60  VNEG.F32	S0, S1
; x end address is: 4 (S1)
0x9ED4	0xE001    B	L_end__pow
L_IR_Grid2_STM32_M4__pow24:
;IR_Grid2_STM32_M4.c, 261 :: 		
; x start address is: 4 (S1)
0x9ED6	0xEEB00A60  VMOV.F32	S0, S1
; x end address is: 4 (S1)
;IR_Grid2_STM32_M4.c, 262 :: 		
L_end__pow:
0x9EDA	0xF8DDE000  LDR	LR, [SP, #0]
0x9EDE	0xB002    ADD	SP, SP, #8
0x9EE0	0x4770    BX	LR
; end of IR_Grid2_STM32_M4__pow
IR_Grid2_STM32_M4__log:
;IR_Grid2_STM32_M4.c, 213 :: 		
0x5638	0xB082    SUB	SP, SP, #8
0x563A	0xF8CDE000  STR	LR, [SP, #0]
; x start address is: 0 (S0)
; x end address is: 0 (S0)
; x start address is: 0 (S0)
;IR_Grid2_STM32_M4.c, 229 :: 		
0x563E	0xEEB50AC0  VCMPE.F32	S0, #0.0
0x5642	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x5646	0xDC04    BGT	L_IR_Grid2_STM32_M4__log19
; x end address is: 0 (S0)
;IR_Grid2_STM32_M4.c, 230 :: 		
0x5648	0xF04F0100  MOV	R1, #0
0x564C	0xEE001A10  VMOV	S0, R1
0x5650	0xE023    B	L_end__log
L_IR_Grid2_STM32_M4__log19:
;IR_Grid2_STM32_M4.c, 231 :: 		
; x start address is: 0 (S0)
0x5652	0xA901    ADD	R1, SP, #4
0x5654	0x4608    MOV	R0, R1
; x end address is: 0 (S0)
0x5656	0xF7FCFE6D  BL	IR_Grid2_STM32_M4__frexp+0
0x565A	0xEEF00A00  VMOV.F32	S1, #2
0x565E	0xEE600A20  VMUL.F32	S1, S0, S1
0x5662	0xEEB70A00  VMOV.F32	S0, #1
0x5666	0xEE300AC0  VSUB.F32	S0, S1, S0
;IR_Grid2_STM32_M4.c, 232 :: 		
0x566A	0xF9BD1004  LDRSH	R1, [SP, #4]
0x566E	0x1E49    SUBS	R1, R1, #1
0x5670	0xF8AD1004  STRH	R1, [SP, #4]
;IR_Grid2_STM32_M4.c, 233 :: 		
0x5674	0xF2400108  MOVW	R1, #8
0x5678	0xB209    SXTH	R1, R1
0x567A	0x480A    LDR	R0, [PC, #40]
0x567C	0xF7FCFE3A  BL	IR_Grid2_STM32_M4__eval_poly+0
;IR_Grid2_STM32_M4.c, 234 :: 		
0x5680	0xF9BD1004  LDRSH	R1, [SP, #4]
0x5684	0xEE011A10  VMOV	S2, R1
0x5688	0xEEB81AC1  VCVT.F32.S32	S2, S2
0x568C	0x4906    LDR	R1, [PC, #24]
0x568E	0xEE001A90  VMOV	S1, R1
0x5692	0xEE600A81  VMUL.F32	S1, S1, S2
0x5696	0xEE300A20  VADD.F32	S0, S0, S1
;IR_Grid2_STM32_M4.c, 236 :: 		
L_end__log:
0x569A	0xF8DDE000  LDR	LR, [SP, #0]
0x569E	0xB002    ADD	SP, SP, #8
0x56A0	0x4770    BX	LR
0x56A2	0xBF00    NOP
0x56A4	0xEBD00001  	IR_Grid2_STM32_M4__log_coeff_L0+0
0x56A8	0x72183F31  	#1060205080
; end of IR_Grid2_STM32_M4__log
IR_Grid2_STM32_M4__frexp:
;IR_Grid2_STM32_M4.c, 81 :: 		
; eptr start address is: 0 (R0)
0x2334	0xB082    SUB	SP, SP, #8
; value start address is: 0 (S0)
; eptr end address is: 0 (R0)
; value end address is: 0 (S0)
; value start address is: 0 (S0)
; eptr start address is: 0 (R0)
;IR_Grid2_STM32_M4.c, 86 :: 		
0x2336	0xED8D0A01  VSTR.32	S0, [SP, #4]
; value end address is: 0 (S0)
;IR_Grid2_STM32_M4.c, 87 :: 		
0x233A	0xF8BD1006  LDRH	R1, [SP, #6]
0x233E	0xF3C111C7  UBFX	R1, R1, #7, #8
0x2342	0x397E    SUBS	R1, #126
; bb start address is: 4 (R1)
0x2344	0xB209    SXTH	R1, R1
;IR_Grid2_STM32_M4.c, 88 :: 		
0x2346	0x8001    STRH	R1, [R0, #0]
; eptr end address is: 0 (R0)
; bb end address is: 4 (R1)
;IR_Grid2_STM32_M4.c, 89 :: 		
0x2348	0x227E    MOVS	R2, #126
0x234A	0xF8BD1006  LDRH	R1, [SP, #6]
0x234E	0xF36211CE  BFI	R1, R2, #7, #8
0x2352	0xF8AD1006  STRH	R1, [SP, #6]
;IR_Grid2_STM32_M4.c, 90 :: 		
0x2356	0xED9D0A01  VLDR.32	S0, [SP, #4]
;IR_Grid2_STM32_M4.c, 91 :: 		
L_end__frexp:
0x235A	0xB002    ADD	SP, SP, #8
0x235C	0x4770    BX	LR
; end of IR_Grid2_STM32_M4__frexp
IR_Grid2_STM32_M4__eval_poly:
;IR_Grid2_STM32_M4.c, 157 :: 		
; n start address is: 4 (R1)
; d start address is: 0 (R0)
0x22F4	0xB081    SUB	SP, SP, #4
; x start address is: 0 (S0)
0x22F6	0xEEF00A40  VMOV.F32	S1, S0
; n end address is: 4 (R1)
; d end address is: 0 (R0)
; x end address is: 0 (S0)
; x start address is: 4 (S1)
; d start address is: 0 (R0)
; n start address is: 4 (R1)
;IR_Grid2_STM32_M4.c, 161 :: 		
0x22FA	0x008A    LSLS	R2, R1, #2
0x22FC	0x1882    ADDS	R2, R0, R2
0x22FE	0xED120A00  VLDR.32	S0, [R2, #0]
; res start address is: 8 (S2)
0x2302	0xEEB01A40  VMOV.F32	S2, S0
; x end address is: 4 (S1)
; res end address is: 8 (S2)
; n end address is: 4 (R1)
0x2306	0xEEB00A41  VMOV.F32	S0, S2
0x230A	0xEEB01A60  VMOV.F32	S2, S1
;IR_Grid2_STM32_M4.c, 162 :: 		
L_IR_Grid2_STM32_M4__eval_poly11:
; res start address is: 0 (S0)
; x start address is: 8 (S2)
; n start address is: 4 (R1)
; d start address is: 0 (R0)
; d end address is: 0 (R0)
; x start address is: 8 (S2)
; x end address is: 8 (S2)
0x230E	0xB179    CBZ	R1, L_IR_Grid2_STM32_M4__eval_poly12
; d end address is: 0 (R0)
; x end address is: 8 (S2)
;IR_Grid2_STM32_M4.c, 164 :: 		
; x start address is: 8 (S2)
; d start address is: 0 (R0)
0x2310	0xEE610A00  VMUL.F32	S1, S2, S0
; res end address is: 0 (S0)
0x2314	0x1E4A    SUBS	R2, R1, #1
0x2316	0xB212    SXTH	R2, R2
0x2318	0xB211    SXTH	R1, R2
0x231A	0x0092    LSLS	R2, R2, #2
0x231C	0x1882    ADDS	R2, R0, R2
0x231E	0xED120A00  VLDR.32	S0, [R2, #0]
0x2322	0xEE300A80  VADD.F32	S0, S1, S0
; res start address is: 0 (S0)
;IR_Grid2_STM32_M4.c, 165 :: 		
0x2326	0xED0D0A00  VSTR.32	S0, [SP, #0]
; d end address is: 0 (R0)
; x end address is: 8 (S2)
; n end address is: 4 (R1)
0x232A	0xED1D0A00  VLDR.32	S0, [SP, #0]
0x232E	0xE7EE    B	L_IR_Grid2_STM32_M4__eval_poly11
L_IR_Grid2_STM32_M4__eval_poly12:
;IR_Grid2_STM32_M4.c, 166 :: 		
; res end address is: 0 (S0)
;IR_Grid2_STM32_M4.c, 167 :: 		
L_end__eval_poly:
0x2330	0xB001    ADD	SP, SP, #4
0x2332	0x4770    BX	LR
; end of IR_Grid2_STM32_M4__eval_poly
IR_Grid2_STM32_M4__exp:
;IR_Grid2_STM32_M4.c, 170 :: 		
0x3E3C	0xB081    SUB	SP, SP, #4
0x3E3E	0xF8CDE000  STR	LR, [SP, #0]
; x start address is: 0 (S0)
0x3E42	0xEEF01A40  VMOV.F32	S3, S0
; x end address is: 0 (S0)
; x start address is: 12 (S3)
;IR_Grid2_STM32_M4.c, 190 :: 		
0x3E46	0xEEF51AC0  VCMPE.F32	S3, #0.0
0x3E4A	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x3E4E	0xD102    BNE	L_IR_Grid2_STM32_M4__exp13
; x end address is: 12 (S3)
;IR_Grid2_STM32_M4.c, 191 :: 		
0x3E50	0xEEB70A00  VMOV.F32	S0, #1
0x3E54	0xE05D    B	L_end__exp
L_IR_Grid2_STM32_M4__exp13:
;IR_Grid2_STM32_M4.c, 192 :: 		
; x start address is: 12 (S3)
0x3E56	0x4931    LDR	R1, [PC, #196]
0x3E58	0xEE001A10  VMOV	S0, R1
0x3E5C	0xEEF41AC0  VCMPE.F32	S3, S0
0x3E60	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x3E64	0xDD03    BLE	L_IR_Grid2_STM32_M4__exp14
; x end address is: 12 (S3)
;IR_Grid2_STM32_M4.c, 193 :: 		
0x3E66	0x492E    LDR	R1, [PC, #184]
0x3E68	0xEE001A10  VMOV	S0, R1
0x3E6C	0xE051    B	L_end__exp
L_IR_Grid2_STM32_M4__exp14:
;IR_Grid2_STM32_M4.c, 194 :: 		
; x start address is: 12 (S3)
0x3E6E	0x492D    LDR	R1, [PC, #180]
0x3E70	0xEE001A10  VMOV	S0, R1
0x3E74	0xEEF41AC0  VCMPE.F32	S3, S0
0x3E78	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x3E7C	0xDA04    BGE	L_IR_Grid2_STM32_M4__exp15
; x end address is: 12 (S3)
;IR_Grid2_STM32_M4.c, 195 :: 		
0x3E7E	0xF04F0100  MOV	R1, #0
0x3E82	0xEE001A10  VMOV	S0, R1
0x3E86	0xE044    B	L_end__exp
L_IR_Grid2_STM32_M4__exp15:
;IR_Grid2_STM32_M4.c, 196 :: 		
; x start address is: 12 (S3)
0x3E88	0xEEF51AC0  VCMPE.F32	S3, #0.0
0x3E8C	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x3E90	0xF2400100  MOVW	R1, #0
0x3E94	0xDA00    BGE	L_IR_Grid2_STM32_M4__exp258
0x3E96	0x2101    MOVS	R1, #1
L_IR_Grid2_STM32_M4__exp258:
; sign start address is: 12 (R3)
0x3E98	0xB2CB    UXTB	R3, R1
;IR_Grid2_STM32_M4.c, 197 :: 		
0x3E9A	0xB2C9    UXTB	R1, R1
0x3E9C	0xB111    CBZ	R1, L_IR_Grid2_STM32_M4__exp207
;IR_Grid2_STM32_M4.c, 198 :: 		
0x3E9E	0xEEF10A61  VNEG.F32	S1, S3
; x end address is: 12 (S3)
; x start address is: 4 (S1)
; x end address is: 4 (S1)
0x3EA2	0xE001    B	L_IR_Grid2_STM32_M4__exp16
L_IR_Grid2_STM32_M4__exp207:
;IR_Grid2_STM32_M4.c, 197 :: 		
0x3EA4	0xEEF00A61  VMOV.F32	S1, S3
;IR_Grid2_STM32_M4.c, 198 :: 		
L_IR_Grid2_STM32_M4__exp16:
;IR_Grid2_STM32_M4.c, 199 :: 		
; x start address is: 4 (S1)
0x3EA8	0x491F    LDR	R1, [PC, #124]
0x3EAA	0xEE001A10  VMOV	S0, R1
0x3EAE	0xEE200A80  VMUL.F32	S0, S1, S0
; x end address is: 4 (S1)
; x start address is: 12 (S3)
0x3EB2	0xEEF01A40  VMOV.F32	S3, S0
;IR_Grid2_STM32_M4.c, 200 :: 		
0x3EB6	0xF7FEFA95  BL	IR_Grid2_STM32_M4__floor+0
0x3EBA	0xEEBD0A40  VCVT.S32.F32	S0, S0
0x3EBE	0xEE101A10  VMOV	R1, S0
0x3EC2	0xB209    SXTH	R1, R1
; exp start address is: 16 (R4)
0x3EC4	0xB20C    SXTH	R4, R1
;IR_Grid2_STM32_M4.c, 201 :: 		
0x3EC6	0xEE001A10  VMOV	S0, R1
0x3ECA	0xEEB80AC0  VCVT.F32.S32	S0, S0
0x3ECE	0xEE310AC0  VSUB.F32	S0, S3, S0
; x end address is: 12 (S3)
;IR_Grid2_STM32_M4.c, 202 :: 		
0x3ED2	0xF2400109  MOVW	R1, #9
0x3ED6	0xB209    SXTH	R1, R1
0x3ED8	0x4814    LDR	R0, [PC, #80]
0x3EDA	0xF7FEFA0B  BL	IR_Grid2_STM32_M4__eval_poly+0
0x3EDE	0xB220    SXTH	R0, R4
; exp end address is: 16 (R4)
0x3EE0	0xF7FEF9D8  BL	IR_Grid2_STM32_M4__ldexp+0
; x start address is: 4 (S1)
0x3EE4	0xEEF00A40  VMOV.F32	S1, S0
;IR_Grid2_STM32_M4.c, 203 :: 		
0x3EE8	0xB18B    CBZ	R3, L_IR_Grid2_STM32_M4__exp17
; sign end address is: 12 (R3)
;IR_Grid2_STM32_M4.c, 204 :: 		
0x3EEA	0x490D    LDR	R1, [PC, #52]
0x3EEC	0xEE001A10  VMOV	S0, R1
0x3EF0	0xEEF40AC0  VCMPE.F32	S1, S0
0x3EF4	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x3EF8	0xD104    BNE	L_IR_Grid2_STM32_M4__exp18
; x end address is: 4 (S1)
;IR_Grid2_STM32_M4.c, 205 :: 		
0x3EFA	0xF04F0100  MOV	R1, #0
0x3EFE	0xEE001A10  VMOV	S0, R1
0x3F02	0xE006    B	L_end__exp
L_IR_Grid2_STM32_M4__exp18:
;IR_Grid2_STM32_M4.c, 206 :: 		
; x start address is: 4 (S1)
0x3F04	0xEEB70A00  VMOV.F32	S0, #1
0x3F08	0xEE800A20  VDIV.F32	S0, S0, S1
; x end address is: 4 (S1)
0x3F0C	0xE001    B	L_end__exp
;IR_Grid2_STM32_M4.c, 207 :: 		
L_IR_Grid2_STM32_M4__exp17:
;IR_Grid2_STM32_M4.c, 208 :: 		
; x start address is: 4 (S1)
0x3F0E	0xEEB00A60  VMOV.F32	S0, S1
; x end address is: 4 (S1)
;IR_Grid2_STM32_M4.c, 209 :: 		
L_end__exp:
0x3F12	0xF8DDE000  LDR	LR, [SP, #0]
0x3F16	0xB001    ADD	SP, SP, #4
0x3F18	0x4770    BX	LR
0x3F1A	0xBF00    NOP
0x3F1C	0xD4FE42B2  	#1119016190
0x3F20	0xFFFF7F7F  	#2139095039
0x3F24	0xAC50C2AE  	#-1028740016
0x3F28	0xAA3B3FB8  	#1069066811
0x3F2C	0xEB800001  	IR_Grid2_STM32_M4__exp_coeff_L0+0
; end of IR_Grid2_STM32_M4__exp
IR_Grid2_STM32_M4__floor:
;IR_Grid2_STM32_M4.c, 126 :: 		
0x23E4	0xB082    SUB	SP, SP, #8
0x23E6	0xED8D0A01  VSTR.32	S0, [SP, #4]
;IR_Grid2_STM32_M4.c, 131 :: 		
0x23EA	0xA901    ADD	R1, SP, #4
0x23EC	0x6809    LDR	R1, [R1, #0]
0x23EE	0x0DC9    LSRS	R1, R1, #23
0x23F0	0xF00101FF  AND	R1, R1, #255
;IR_Grid2_STM32_M4.c, 132 :: 		
0x23F4	0xB209    SXTH	R1, R1
0x23F6	0x397F    SUBS	R1, #127
0x23F8	0xB209    SXTH	R1, R1
; expon start address is: 0 (R0)
0x23FA	0xB208    SXTH	R0, R1
;IR_Grid2_STM32_M4.c, 133 :: 		
0x23FC	0x2900    CMP	R1, #0
0x23FE	0xDA0E    BGE	L_IR_Grid2_STM32_M4__floor6
; expon end address is: 0 (R0)
;IR_Grid2_STM32_M4.c, 135 :: 		
0x2400	0xED9D0A01  VLDR.32	S0, [SP, #4]
0x2404	0xEEB50AC0  VCMPE.F32	S0, #0.0
0x2408	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x240C	0xDA02    BGE	L_IR_Grid2_STM32_M4__floor7
;IR_Grid2_STM32_M4.c, 137 :: 		
0x240E	0xEEBF0A00  VMOV.F32	S0, #-1
0x2412	0xE024    B	L_end__floor
;IR_Grid2_STM32_M4.c, 138 :: 		
L_IR_Grid2_STM32_M4__floor7:
;IR_Grid2_STM32_M4.c, 141 :: 		
0x2414	0xF04F0100  MOV	R1, #0
0x2418	0xEE001A10  VMOV	S0, R1
0x241C	0xE01F    B	L_end__floor
;IR_Grid2_STM32_M4.c, 143 :: 		
L_IR_Grid2_STM32_M4__floor6:
;IR_Grid2_STM32_M4.c, 144 :: 		
; expon start address is: 0 (R0)
0x241E	0xB281    UXTH	R1, R0
; expon end address is: 0 (R0)
0x2420	0x2918    CMP	R1, #24
0x2422	0xD902    BLS	L_IR_Grid2_STM32_M4__floor9
;IR_Grid2_STM32_M4.c, 146 :: 		
0x2424	0xED9D0A01  VLDR.32	S0, [SP, #4]
0x2428	0xE019    B	L_end__floor
;IR_Grid2_STM32_M4.c, 147 :: 		
L_IR_Grid2_STM32_M4__floor9:
;IR_Grid2_STM32_M4.c, 148 :: 		
0x242A	0xED9D0A01  VLDR.32	S0, [SP, #4]
0x242E	0xEEBD0A40  VCVT.S32.F32	S0, S0
0x2432	0xEE101A10  VMOV	R1, S0
0x2436	0xEE001A90  VMOV	S1, R1
0x243A	0xEEF80AE0  VCVT.F32.S32	S1, S1
; i start address is: 8 (S2)
0x243E	0xEEB01A60  VMOV.F32	S2, S1
;IR_Grid2_STM32_M4.c, 149 :: 		
0x2442	0xED9D0A01  VLDR.32	S0, [SP, #4]
0x2446	0xEEF40AC0  VCMPE.F32	S1, S0
0x244A	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x244E	0xDD04    BLE	L_IR_Grid2_STM32_M4__floor10
;IR_Grid2_STM32_M4.c, 151 :: 		
0x2450	0xEEB70A00  VMOV.F32	S0, #1
0x2454	0xEE310A40  VSUB.F32	S0, S2, S0
; i end address is: 8 (S2)
0x2458	0xE001    B	L_end__floor
;IR_Grid2_STM32_M4.c, 152 :: 		
L_IR_Grid2_STM32_M4__floor10:
;IR_Grid2_STM32_M4.c, 153 :: 		
; i start address is: 8 (S2)
0x245A	0xEEB00A41  VMOV.F32	S0, S2
; i end address is: 8 (S2)
;IR_Grid2_STM32_M4.c, 154 :: 		
L_end__floor:
0x245E	0xB002    ADD	SP, SP, #8
0x2460	0x4770    BX	LR
; end of IR_Grid2_STM32_M4__floor
IR_Grid2_STM32_M4__ldexp:
;IR_Grid2_STM32_M4.c, 94 :: 		
; newexp start address is: 0 (R0)
0x2294	0xB082    SUB	SP, SP, #8
; value start address is: 0 (S0)
; newexp end address is: 0 (R0)
; value end address is: 0 (S0)
; value start address is: 0 (S0)
; newexp start address is: 0 (R0)
;IR_Grid2_STM32_M4.c, 98 :: 		
0x2296	0xED8D0A01  VSTR.32	S0, [SP, #4]
;IR_Grid2_STM32_M4.c, 99 :: 		
0x229A	0xF8BD1006  LDRH	R1, [SP, #6]
0x229E	0xF3C111C7  UBFX	R1, R1, #7, #8
0x22A2	0x1841    ADDS	R1, R0, R1
0x22A4	0xB208    SXTH	R0, R1
;IR_Grid2_STM32_M4.c, 100 :: 		
0x22A6	0xB209    SXTH	R1, R1
0x22A8	0x2900    CMP	R1, #0
0x22AA	0xDA04    BGE	L_IR_Grid2_STM32_M4__ldexp0
; value end address is: 0 (S0)
; newexp end address is: 0 (R0)
;IR_Grid2_STM32_M4.c, 102 :: 		
0x22AC	0xF04F0100  MOV	R1, #0
0x22B0	0xEE001A10  VMOV	S0, R1
0x22B4	0xE019    B	L_end__ldexp
;IR_Grid2_STM32_M4.c, 103 :: 		
L_IR_Grid2_STM32_M4__ldexp0:
;IR_Grid2_STM32_M4.c, 106 :: 		
; newexp start address is: 0 (R0)
; value start address is: 0 (S0)
0x22B6	0xF1B00FFF  CMP	R0, #255
0x22BA	0xDD0D    BLE	L_IR_Grid2_STM32_M4__ldexp2
; newexp end address is: 0 (R0)
;IR_Grid2_STM32_M4.c, 108 :: 		
0x22BC	0xEEB50AC0  VCMPE.F32	S0, #0.0
0x22C0	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x22C4	0xDA04    BGE	L_IR_Grid2_STM32_M4__ldexp3
; value end address is: 0 (S0)
;IR_Grid2_STM32_M4.c, 110 :: 		
0x22C6	0xF46F0100  MVN	R1, #8388608
0x22CA	0xEE001A10  VMOV	S0, R1
0x22CE	0xE00C    B	L_end__ldexp
;IR_Grid2_STM32_M4.c, 111 :: 		
L_IR_Grid2_STM32_M4__ldexp3:
;IR_Grid2_STM32_M4.c, 114 :: 		
0x22D0	0x4907    LDR	R1, [PC, #28]
0x22D2	0xEE001A10  VMOV	S0, R1
0x22D6	0xE008    B	L_end__ldexp
;IR_Grid2_STM32_M4.c, 116 :: 		
L_IR_Grid2_STM32_M4__ldexp2:
;IR_Grid2_STM32_M4.c, 119 :: 		
; newexp start address is: 0 (R0)
0x22D8	0xB282    UXTH	R2, R0
; newexp end address is: 0 (R0)
0x22DA	0xF8BD1006  LDRH	R1, [SP, #6]
0x22DE	0xF36211CE  BFI	R1, R2, #7, #8
0x22E2	0xF8AD1006  STRH	R1, [SP, #6]
;IR_Grid2_STM32_M4.c, 122 :: 		
0x22E6	0xED9D0A01  VLDR.32	S0, [SP, #4]
;IR_Grid2_STM32_M4.c, 123 :: 		
L_end__ldexp:
0x22EA	0xB002    ADD	SP, SP, #8
0x22EC	0x4770    BX	LR
0x22EE	0xBF00    NOP
0x22F0	0xFFFF7F7F  	#2139095039
; end of IR_Grid2_STM32_M4__ldexp
IR_Grid2_STM32_M4_ExtractGainParameters:
;IR_Grid2_STM32_M4.c, 327 :: 		
; mlx90640 start address is: 4 (R1)
; eeData start address is: 0 (R0)
0xC88C	0xB081    SUB	SP, SP, #4
; mlx90640 end address is: 4 (R1)
; eeData end address is: 0 (R0)
; eeData start address is: 0 (R0)
; mlx90640 start address is: 4 (R1)
;IR_Grid2_STM32_M4.c, 331 :: 		
0xC88E	0xF2000260  ADDW	R2, R0, #96
; eeData end address is: 0 (R0)
0xC892	0x8812    LDRH	R2, [R2, #0]
; gainEE start address is: 0 (R0)
0xC894	0xB210    SXTH	R0, R2
;IR_Grid2_STM32_M4.c, 332 :: 		
0xC896	0xB213    SXTH	R3, R2
0xC898	0xF64772FF  MOVW	R2, #32767
0xC89C	0x4293    CMP	R3, R2
0xC89E	0xDD03    BLE	L_IR_Grid2_STM32_M4_ExtractGainParameters212
;IR_Grid2_STM32_M4.c, 334 :: 		
0xC8A0	0xF5A03280  SUB	R2, R0, #65536
0xC8A4	0xB210    SXTH	R0, R2
; gainEE end address is: 0 (R0)
;IR_Grid2_STM32_M4.c, 335 :: 		
0xC8A6	0xE7FF    B	L_IR_Grid2_STM32_M4_ExtractGainParameters29
L_IR_Grid2_STM32_M4_ExtractGainParameters212:
;IR_Grid2_STM32_M4.c, 332 :: 		
;IR_Grid2_STM32_M4.c, 335 :: 		
L_IR_Grid2_STM32_M4_ExtractGainParameters29:
;IR_Grid2_STM32_M4.c, 336 :: 		
; gainEE start address is: 0 (R0)
0xC8A8	0xF2010214  ADDW	R2, R1, #20
; mlx90640 end address is: 4 (R1)
0xC8AC	0x8010    STRH	R0, [R2, #0]
; gainEE end address is: 0 (R0)
;IR_Grid2_STM32_M4.c, 337 :: 		
L_end_ExtractGainParameters:
0xC8AE	0xB001    ADD	SP, SP, #4
0xC8B0	0x4770    BX	LR
; end of IR_Grid2_STM32_M4_ExtractGainParameters
IR_Grid2_STM32_M4_ExtractTgcParameters:
;IR_Grid2_STM32_M4.c, 339 :: 		
; mlx90640 start address is: 4 (R1)
; eeData start address is: 0 (R0)
0xC8B4	0xB081    SUB	SP, SP, #4
; mlx90640 end address is: 4 (R1)
; eeData end address is: 0 (R0)
; eeData start address is: 0 (R0)
; mlx90640 start address is: 4 (R1)
;IR_Grid2_STM32_M4.c, 342 :: 		
0xC8B6	0xF2000278  ADDW	R2, R0, #120
; eeData end address is: 0 (R0)
0xC8BA	0x8812    LDRH	R2, [R2, #0]
0xC8BC	0xF00202FF  AND	R2, R2, #255
0xC8C0	0xB292    UXTH	R2, R2
0xC8C2	0xEE002A90  VMOV	S1, R2
0xC8C6	0xEEF80A60  VCVT.F32.U32	S1, S1
; tgc start address is: 8 (S2)
0xC8CA	0xEEB01A60  VMOV.F32	S2, S1
;IR_Grid2_STM32_M4.c, 343 :: 		
0xC8CE	0x4A0E    LDR	R2, [PC, #56]
0xC8D0	0xEE002A10  VMOV	S0, R2
0xC8D4	0xEEF40AC0  VCMPE.F32	S1, S0
0xC8D8	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0xC8DC	0xDD06    BLE	L_IR_Grid2_STM32_M4_ExtractTgcParameters213
;IR_Grid2_STM32_M4.c, 345 :: 		
0xC8DE	0xF04F4287  MOV	R2, #1132462080
0xC8E2	0xEE002A10  VMOV	S0, R2
0xC8E6	0xEE710A40  VSUB.F32	S1, S2, S0
; tgc end address is: 8 (S2)
; tgc start address is: 4 (S1)
; tgc end address is: 4 (S1)
;IR_Grid2_STM32_M4.c, 346 :: 		
0xC8EA	0xE001    B	L_IR_Grid2_STM32_M4_ExtractTgcParameters30
L_IR_Grid2_STM32_M4_ExtractTgcParameters213:
;IR_Grid2_STM32_M4.c, 343 :: 		
0xC8EC	0xEEF00A41  VMOV.F32	S1, S2
;IR_Grid2_STM32_M4.c, 346 :: 		
L_IR_Grid2_STM32_M4_ExtractTgcParameters30:
;IR_Grid2_STM32_M4.c, 347 :: 		
; tgc start address is: 4 (S1)
0xC8F0	0xF04F4284  MOV	R2, #1107296256
0xC8F4	0xEE002A10  VMOV	S0, R2
0xC8F8	0xEE800A80  VDIV.F32	S0, S1, S0
; tgc end address is: 4 (S1)
;IR_Grid2_STM32_M4.c, 349 :: 		
0xC8FC	0xF2010218  ADDW	R2, R1, #24
; mlx90640 end address is: 4 (R1)
0xC900	0xED020A00  VSTR.32	S0, [R2, #0]
;IR_Grid2_STM32_M4.c, 350 :: 		
L_end_ExtractTgcParameters:
0xC904	0xB001    ADD	SP, SP, #4
0xC906	0x4770    BX	LR
0xC908	0x000042FE  	#1123942400
; end of IR_Grid2_STM32_M4_ExtractTgcParameters
IR_Grid2_STM32_M4_ExtractResolutionParameters:
;IR_Grid2_STM32_M4.c, 352 :: 		
; mlx90640 start address is: 4 (R1)
; eeData start address is: 0 (R0)
0xC814	0xB081    SUB	SP, SP, #4
; mlx90640 end address is: 4 (R1)
; eeData end address is: 0 (R0)
; eeData start address is: 0 (R0)
; mlx90640 start address is: 4 (R1)
;IR_Grid2_STM32_M4.c, 355 :: 		
0xC816	0xF2000270  ADDW	R2, R0, #112
; eeData end address is: 0 (R0)
0xC81A	0x8812    LDRH	R2, [R2, #0]
0xC81C	0xF4025240  AND	R2, R2, #12288
0xC820	0xB292    UXTH	R2, R2
0xC822	0x0B12    LSRS	R2, R2, #12
;IR_Grid2_STM32_M4.c, 357 :: 		
0xC824	0xF2010324  ADDW	R3, R1, #36
; mlx90640 end address is: 4 (R1)
0xC828	0xB2D2    UXTB	R2, R2
0xC82A	0x701A    STRB	R2, [R3, #0]
;IR_Grid2_STM32_M4.c, 358 :: 		
L_end_ExtractResolutionParameters:
0xC82C	0xB001    ADD	SP, SP, #4
0xC82E	0x4770    BX	LR
; end of IR_Grid2_STM32_M4_ExtractResolutionParameters
IR_Grid2_STM32_M4_ExtractKsTaParameters:
;IR_Grid2_STM32_M4.c, 360 :: 		
; mlx90640 start address is: 4 (R1)
; eeData start address is: 0 (R0)
0xC830	0xB081    SUB	SP, SP, #4
; mlx90640 end address is: 4 (R1)
; eeData end address is: 0 (R0)
; eeData start address is: 0 (R0)
; mlx90640 start address is: 4 (R1)
;IR_Grid2_STM32_M4.c, 363 :: 		
0xC832	0xF2000278  ADDW	R2, R0, #120
; eeData end address is: 0 (R0)
0xC836	0x8812    LDRH	R2, [R2, #0]
0xC838	0xF402427F  AND	R2, R2, #65280
0xC83C	0xB292    UXTH	R2, R2
0xC83E	0x0A12    LSRS	R2, R2, #8
0xC840	0xB292    UXTH	R2, R2
0xC842	0xEE002A90  VMOV	S1, R2
0xC846	0xEEF80A60  VCVT.F32.U32	S1, S1
; KsTa start address is: 8 (S2)
0xC84A	0xEEB01A60  VMOV.F32	S2, S1
;IR_Grid2_STM32_M4.c, 364 :: 		
0xC84E	0x4A0E    LDR	R2, [PC, #56]
0xC850	0xEE002A10  VMOV	S0, R2
0xC854	0xEEF40AC0  VCMPE.F32	S1, S0
0xC858	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0xC85C	0xDD06    BLE	L_IR_Grid2_STM32_M4_ExtractKsTaParameters214
;IR_Grid2_STM32_M4.c, 366 :: 		
0xC85E	0xF04F4287  MOV	R2, #1132462080
0xC862	0xEE002A10  VMOV	S0, R2
0xC866	0xEE710A40  VSUB.F32	S1, S2, S0
; KsTa end address is: 8 (S2)
; KsTa start address is: 4 (S1)
; KsTa end address is: 4 (S1)
;IR_Grid2_STM32_M4.c, 367 :: 		
0xC86A	0xE001    B	L_IR_Grid2_STM32_M4_ExtractKsTaParameters31
L_IR_Grid2_STM32_M4_ExtractKsTaParameters214:
;IR_Grid2_STM32_M4.c, 364 :: 		
0xC86C	0xEEF00A41  VMOV.F32	S1, S2
;IR_Grid2_STM32_M4.c, 367 :: 		
L_IR_Grid2_STM32_M4_ExtractKsTaParameters31:
;IR_Grid2_STM32_M4.c, 368 :: 		
; KsTa start address is: 4 (S1)
0xC870	0xF04F428C  MOV	R2, #1174405120
0xC874	0xEE002A10  VMOV	S0, R2
0xC878	0xEE800A80  VDIV.F32	S0, S1, S0
; KsTa end address is: 4 (S1)
;IR_Grid2_STM32_M4.c, 370 :: 		
0xC87C	0xF2010228  ADDW	R2, R1, #40
; mlx90640 end address is: 4 (R1)
0xC880	0xED020A00  VSTR.32	S0, [R2, #0]
;IR_Grid2_STM32_M4.c, 371 :: 		
L_end_ExtractKsTaParameters:
0xC884	0xB001    ADD	SP, SP, #4
0xC886	0x4770    BX	LR
0xC888	0x000042FE  	#1123942400
; end of IR_Grid2_STM32_M4_ExtractKsTaParameters
IR_Grid2_STM32_M4_ExtractKsToParameters:
;IR_Grid2_STM32_M4.c, 373 :: 		
; mlx90640 start address is: 4 (R1)
; eeData start address is: 0 (R0)
0xD24C	0xB081    SUB	SP, SP, #4
; mlx90640 end address is: 4 (R1)
; eeData end address is: 0 (R0)
; eeData start address is: 0 (R0)
; mlx90640 start address is: 4 (R1)
;IR_Grid2_STM32_M4.c, 379 :: 		
0xD24E	0xF200027E  ADDW	R2, R0, #126
0xD252	0x8812    LDRH	R2, [R2, #0]
0xD254	0xF4025240  AND	R2, R2, #12288
0xD258	0xB292    UXTH	R2, R2
0xD25A	0x0B13    LSRS	R3, R2, #12
0xD25C	0xB29B    UXTH	R3, R3
0xD25E	0x220A    MOVS	R2, #10
0xD260	0x435A    MULS	R2, R3, R2
; step start address is: 24 (R6)
0xD262	0xB256    SXTB	R6, R2
;IR_Grid2_STM32_M4.c, 381 :: 		
0xD264	0xF201033C  ADDW	R3, R1, #60
0xD268	0xF64F72D8  MOVW	R2, #65496
0xD26C	0xB212    SXTH	R2, R2
0xD26E	0x801A    STRH	R2, [R3, #0]
;IR_Grid2_STM32_M4.c, 382 :: 		
0xD270	0xF201023C  ADDW	R2, R1, #60
0xD274	0x1C93    ADDS	R3, R2, #2
0xD276	0x2200    MOVS	R2, #0
0xD278	0xB212    SXTH	R2, R2
0xD27A	0x801A    STRH	R2, [R3, #0]
;IR_Grid2_STM32_M4.c, 383 :: 		
0xD27C	0xF201023C  ADDW	R2, R1, #60
0xD280	0x1D13    ADDS	R3, R2, #4
0xD282	0xF200027E  ADDW	R2, R0, #126
0xD286	0x8812    LDRH	R2, [R2, #0]
0xD288	0xF00202F0  AND	R2, R2, #240
0xD28C	0xB292    UXTH	R2, R2
0xD28E	0x0912    LSRS	R2, R2, #4
0xD290	0x801A    STRH	R2, [R3, #0]
;IR_Grid2_STM32_M4.c, 384 :: 		
0xD292	0xF201023C  ADDW	R2, R1, #60
0xD296	0x1D93    ADDS	R3, R2, #6
0xD298	0xF200027E  ADDW	R2, R0, #126
0xD29C	0x8812    LDRH	R2, [R2, #0]
0xD29E	0xF4026270  AND	R2, R2, #3840
0xD2A2	0xB292    UXTH	R2, R2
0xD2A4	0x0A12    LSRS	R2, R2, #8
0xD2A6	0x801A    STRH	R2, [R3, #0]
;IR_Grid2_STM32_M4.c, 386 :: 		
0xD2A8	0xF201023C  ADDW	R2, R1, #60
0xD2AC	0x1D13    ADDS	R3, R2, #4
0xD2AE	0x1D12    ADDS	R2, R2, #4
0xD2B0	0xF9B22000  LDRSH	R2, [R2, #0]
0xD2B4	0x4372    MULS	R2, R6, R2
0xD2B6	0x801A    STRH	R2, [R3, #0]
;IR_Grid2_STM32_M4.c, 387 :: 		
0xD2B8	0xF201053C  ADDW	R5, R1, #60
0xD2BC	0x1DAC    ADDS	R4, R5, #6
0xD2BE	0x1D2A    ADDS	R2, R5, #4
0xD2C0	0xF9B23000  LDRSH	R3, [R2, #0]
0xD2C4	0x1DAA    ADDS	R2, R5, #6
0xD2C6	0xF9B22000  LDRSH	R2, [R2, #0]
0xD2CA	0x4372    MULS	R2, R6, R2
0xD2CC	0xB212    SXTH	R2, R2
; step end address is: 24 (R6)
0xD2CE	0x189A    ADDS	R2, R3, R2
0xD2D0	0x8022    STRH	R2, [R4, #0]
;IR_Grid2_STM32_M4.c, 389 :: 		
; KsToScale start address is: 12 (R3)
0xD2D2	0x230F    MOVS	R3, #15
0xD2D4	0xB21B    SXTH	R3, R3
;IR_Grid2_STM32_M4.c, 390 :: 		
0xD2D6	0x2201    MOVS	R2, #1
0xD2D8	0xB212    SXTH	R2, R2
0xD2DA	0x409A    LSLS	R2, R3
; KsToScale end address is: 12 (R3)
; KsToScale start address is: 16 (R4)
0xD2DC	0xB214    SXTH	R4, R2
;IR_Grid2_STM32_M4.c, 392 :: 		
0xD2DE	0xF201032C  ADDW	R3, R1, #44
0xD2E2	0xF200027A  ADDW	R2, R0, #122
0xD2E6	0x8812    LDRH	R2, [R2, #0]
0xD2E8	0xF00202FF  AND	R2, R2, #255
0xD2EC	0xB292    UXTH	R2, R2
0xD2EE	0xEE002A10  VMOV	S0, R2
0xD2F2	0xEEB80A40  VCVT.F32.U32	S0, S0
0xD2F6	0xED030A00  VSTR.32	S0, [R3, #0]
;IR_Grid2_STM32_M4.c, 393 :: 		
0xD2FA	0xF201022C  ADDW	R2, R1, #44
0xD2FE	0x1D13    ADDS	R3, R2, #4
0xD300	0xF200027A  ADDW	R2, R0, #122
0xD304	0x8812    LDRH	R2, [R2, #0]
0xD306	0xF402427F  AND	R2, R2, #65280
0xD30A	0xB292    UXTH	R2, R2
0xD30C	0x0A12    LSRS	R2, R2, #8
0xD30E	0xB292    UXTH	R2, R2
0xD310	0xEE002A10  VMOV	S0, R2
0xD314	0xEEB80A40  VCVT.F32.U32	S0, S0
0xD318	0xED030A00  VSTR.32	S0, [R3, #0]
;IR_Grid2_STM32_M4.c, 394 :: 		
0xD31C	0xF201022C  ADDW	R2, R1, #44
0xD320	0xF2020308  ADDW	R3, R2, #8
0xD324	0xF200027C  ADDW	R2, R0, #124
0xD328	0x8812    LDRH	R2, [R2, #0]
0xD32A	0xF00202FF  AND	R2, R2, #255
0xD32E	0xB292    UXTH	R2, R2
0xD330	0xEE002A10  VMOV	S0, R2
0xD334	0xEEB80A40  VCVT.F32.U32	S0, S0
0xD338	0xED030A00  VSTR.32	S0, [R3, #0]
;IR_Grid2_STM32_M4.c, 395 :: 		
0xD33C	0xF201022C  ADDW	R2, R1, #44
0xD340	0xF202030C  ADDW	R3, R2, #12
0xD344	0xF200027C  ADDW	R2, R0, #124
; eeData end address is: 0 (R0)
0xD348	0x8812    LDRH	R2, [R2, #0]
0xD34A	0xF402427F  AND	R2, R2, #65280
0xD34E	0xB292    UXTH	R2, R2
0xD350	0x0A12    LSRS	R2, R2, #8
0xD352	0xB292    UXTH	R2, R2
0xD354	0xEE002A10  VMOV	S0, R2
0xD358	0xEEB80A40  VCVT.F32.U32	S0, S0
0xD35C	0xED030A00  VSTR.32	S0, [R3, #0]
;IR_Grid2_STM32_M4.c, 398 :: 		
; i start address is: 20 (R5)
0xD360	0x2500    MOVS	R5, #0
0xD362	0xB22D    SXTH	R5, R5
; KsToScale end address is: 16 (R4)
; i end address is: 20 (R5)
0xD364	0xB220    SXTH	R0, R4
L_IR_Grid2_STM32_M4_ExtractKsToParameters32:
; i start address is: 20 (R5)
; KsToScale start address is: 0 (R0)
; KsToScale start address is: 0 (R0)
; KsToScale end address is: 0 (R0)
; mlx90640 start address is: 4 (R1)
; mlx90640 end address is: 4 (R1)
0xD366	0x2D04    CMP	R5, #4
0xD368	0xDA2C    BGE	L_IR_Grid2_STM32_M4_ExtractKsToParameters33
; KsToScale end address is: 0 (R0)
; mlx90640 end address is: 4 (R1)
;IR_Grid2_STM32_M4.c, 400 :: 		
; mlx90640 start address is: 4 (R1)
; KsToScale start address is: 0 (R0)
0xD36A	0xF201032C  ADDW	R3, R1, #44
0xD36E	0x00AA    LSLS	R2, R5, #2
0xD370	0x189A    ADDS	R2, R3, R2
0xD372	0xED520A00  VLDR.32	S1, [R2, #0]
0xD376	0x4A14    LDR	R2, [PC, #80]
0xD378	0xEE002A10  VMOV	S0, R2
0xD37C	0xEEF40AC0  VCMPE.F32	S1, S0
0xD380	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0xD384	0xDD0D    BLE	L_IR_Grid2_STM32_M4_ExtractKsToParameters35
;IR_Grid2_STM32_M4.c, 402 :: 		
0xD386	0xF201032C  ADDW	R3, R1, #44
0xD38A	0x00AA    LSLS	R2, R5, #2
0xD38C	0x189C    ADDS	R4, R3, R2
0xD38E	0xED540A00  VLDR.32	S1, [R4, #0]
0xD392	0xF04F4287  MOV	R2, #1132462080
0xD396	0xEE002A10  VMOV	S0, R2
0xD39A	0xEE300AC0  VSUB.F32	S0, S1, S0
0xD39E	0xED040A00  VSTR.32	S0, [R4, #0]
;IR_Grid2_STM32_M4.c, 403 :: 		
L_IR_Grid2_STM32_M4_ExtractKsToParameters35:
;IR_Grid2_STM32_M4.c, 404 :: 		
0xD3A2	0xF201032C  ADDW	R3, R1, #44
0xD3A6	0x00AA    LSLS	R2, R5, #2
0xD3A8	0x189B    ADDS	R3, R3, R2
0xD3AA	0xED530A00  VLDR.32	S1, [R3, #0]
0xD3AE	0xEE000A10  VMOV	S0, R0
0xD3B2	0xEEB80AC0  VCVT.F32.S32	S0, S0
0xD3B6	0xEE800A80  VDIV.F32	S0, S1, S0
0xD3BA	0xED030A00  VSTR.32	S0, [R3, #0]
;IR_Grid2_STM32_M4.c, 398 :: 		
0xD3BE	0x1C6D    ADDS	R5, R5, #1
0xD3C0	0xB22D    SXTH	R5, R5
;IR_Grid2_STM32_M4.c, 405 :: 		
; KsToScale end address is: 0 (R0)
; mlx90640 end address is: 4 (R1)
; i end address is: 20 (R5)
0xD3C2	0xE7D0    B	L_IR_Grid2_STM32_M4_ExtractKsToParameters32
L_IR_Grid2_STM32_M4_ExtractKsToParameters33:
;IR_Grid2_STM32_M4.c, 406 :: 		
L_end_ExtractKsToParameters:
0xD3C4	0xB001    ADD	SP, SP, #4
0xD3C6	0x4770    BX	LR
0xD3C8	0x000042FE  	#1123942400
; end of IR_Grid2_STM32_M4_ExtractKsToParameters
IR_Grid2_STM32_M4_ExtractAlphaParameters:
;IR_Grid2_STM32_M4.c, 408 :: 		
0xD3CC	0xB0A7    SUB	SP, SP, #156
0xD3CE	0xF8CDE000  STR	LR, [SP, #0]
0xD3D2	0x901E    STR	R0, [SP, #120]
0xD3D4	0x911F    STR	R1, [SP, #124]
;IR_Grid2_STM32_M4.c, 412 :: 		
;IR_Grid2_STM32_M4.c, 423 :: 		
0xD3D6	0x9A1E    LDR	R2, [SP, #120]
0xD3D8	0x3240    ADDS	R2, #64
0xD3DA	0x8812    LDRH	R2, [R2, #0]
0xD3DC	0xF002020F  AND	R2, R2, #15
; accRemScale start address is: 28 (R7)
0xD3E0	0xB2D7    UXTB	R7, R2
;IR_Grid2_STM32_M4.c, 424 :: 		
0xD3E2	0x9A1E    LDR	R2, [SP, #120]
0xD3E4	0x3240    ADDS	R2, #64
0xD3E6	0x8812    LDRH	R2, [R2, #0]
0xD3E8	0xF00202F0  AND	R2, R2, #240
0xD3EC	0xB292    UXTH	R2, R2
0xD3EE	0x0912    LSRS	R2, R2, #4
0xD3F0	0xF88D2075  STRB	R2, [SP, #117]
;IR_Grid2_STM32_M4.c, 425 :: 		
0xD3F4	0x9A1E    LDR	R2, [SP, #120]
0xD3F6	0x3240    ADDS	R2, #64
0xD3F8	0x8812    LDRH	R2, [R2, #0]
0xD3FA	0xF4026270  AND	R2, R2, #3840
0xD3FE	0xB292    UXTH	R2, R2
0xD400	0x0A12    LSRS	R2, R2, #8
0xD402	0xF88D2074  STRB	R2, [SP, #116]
;IR_Grid2_STM32_M4.c, 426 :: 		
0xD406	0x9A1E    LDR	R2, [SP, #120]
0xD408	0x3240    ADDS	R2, #64
0xD40A	0x8812    LDRH	R2, [R2, #0]
0xD40C	0xF4024270  AND	R2, R2, #61440
0xD410	0xB292    UXTH	R2, R2
0xD412	0x0B12    LSRS	R2, R2, #12
0xD414	0xB292    UXTH	R2, R2
0xD416	0x321E    ADDS	R2, #30
; alphaScale start address is: 4 (R1)
0xD418	0xB2D1    UXTB	R1, R2
;IR_Grid2_STM32_M4.c, 427 :: 		
0xD41A	0x9A1E    LDR	R2, [SP, #120]
0xD41C	0x3242    ADDS	R2, #66
0xD41E	0x8810    LDRH	R0, [R2, #0]
; alphaRef start address is: 0 (R0)
;IR_Grid2_STM32_M4.c, 429 :: 		
; i start address is: 36 (R9)
0xD420	0xF2400900  MOVW	R9, #0
0xD424	0xFA0FF989  SXTH	R9, R9
; i end address is: 36 (R9)
; accRemScale end address is: 28 (R7)
; alphaRef end address is: 0 (R0)
; alphaScale end address is: 4 (R1)
0xD428	0xFA0FF689  SXTH	R6, R9
L_IR_Grid2_STM32_M4_ExtractAlphaParameters36:
; i start address is: 24 (R6)
; alphaRef start address is: 0 (R0)
; alphaScale start address is: 4 (R1)
; accRemScale start address is: 28 (R7)
0xD42C	0x2E06    CMP	R6, #6
0xD42E	0xDA4A    BGE	L_IR_Grid2_STM32_M4_ExtractAlphaParameters37
;IR_Grid2_STM32_M4.c, 431 :: 		
0xD430	0x00B2    LSLS	R2, R6, #2
0xD432	0xB212    SXTH	R2, R2
0xD434	0xF8AD2080  STRH	R2, [SP, #128]
;IR_Grid2_STM32_M4.c, 432 :: 		
0xD438	0xAD01    ADD	R5, SP, #4
0xD43A	0x0052    LSLS	R2, R2, #1
0xD43C	0x18AC    ADDS	R4, R5, R2
0xD43E	0xF2060222  ADDW	R2, R6, #34
0xD442	0xB212    SXTH	R2, R2
0xD444	0x0053    LSLS	R3, R2, #1
0xD446	0x9A1E    LDR	R2, [SP, #120]
0xD448	0x18D2    ADDS	R2, R2, R3
0xD44A	0x8812    LDRH	R2, [R2, #0]
0xD44C	0xF002020F  AND	R2, R2, #15
0xD450	0x8022    STRH	R2, [R4, #0]
;IR_Grid2_STM32_M4.c, 433 :: 		
0xD452	0xF9BD2080  LDRSH	R2, [SP, #128]
0xD456	0x1C52    ADDS	R2, R2, #1
0xD458	0xB212    SXTH	R2, R2
0xD45A	0x0052    LSLS	R2, R2, #1
0xD45C	0x18AC    ADDS	R4, R5, R2
0xD45E	0xF2060222  ADDW	R2, R6, #34
0xD462	0xB212    SXTH	R2, R2
0xD464	0x0053    LSLS	R3, R2, #1
0xD466	0x9A1E    LDR	R2, [SP, #120]
0xD468	0x18D2    ADDS	R2, R2, R3
0xD46A	0x8812    LDRH	R2, [R2, #0]
0xD46C	0xF00202F0  AND	R2, R2, #240
0xD470	0xB292    UXTH	R2, R2
0xD472	0x0912    LSRS	R2, R2, #4
0xD474	0x8022    STRH	R2, [R4, #0]
;IR_Grid2_STM32_M4.c, 434 :: 		
0xD476	0xF9BD2080  LDRSH	R2, [SP, #128]
0xD47A	0x1C92    ADDS	R2, R2, #2
0xD47C	0xB212    SXTH	R2, R2
0xD47E	0x0052    LSLS	R2, R2, #1
0xD480	0x18AC    ADDS	R4, R5, R2
0xD482	0xF2060222  ADDW	R2, R6, #34
0xD486	0xB212    SXTH	R2, R2
0xD488	0x0053    LSLS	R3, R2, #1
0xD48A	0x9A1E    LDR	R2, [SP, #120]
0xD48C	0x18D2    ADDS	R2, R2, R3
0xD48E	0x8812    LDRH	R2, [R2, #0]
0xD490	0xF4026270  AND	R2, R2, #3840
0xD494	0xB292    UXTH	R2, R2
0xD496	0x0A12    LSRS	R2, R2, #8
0xD498	0x8022    STRH	R2, [R4, #0]
;IR_Grid2_STM32_M4.c, 435 :: 		
0xD49A	0xF9BD2080  LDRSH	R2, [SP, #128]
0xD49E	0x1CD2    ADDS	R2, R2, #3
0xD4A0	0xB212    SXTH	R2, R2
0xD4A2	0x0052    LSLS	R2, R2, #1
0xD4A4	0x18AC    ADDS	R4, R5, R2
0xD4A6	0xF2060222  ADDW	R2, R6, #34
0xD4AA	0xB212    SXTH	R2, R2
0xD4AC	0x0053    LSLS	R3, R2, #1
0xD4AE	0x9A1E    LDR	R2, [SP, #120]
0xD4B0	0x18D2    ADDS	R2, R2, R3
0xD4B2	0x8812    LDRH	R2, [R2, #0]
0xD4B4	0xF4024270  AND	R2, R2, #61440
0xD4B8	0xB292    UXTH	R2, R2
0xD4BA	0x0B12    LSRS	R2, R2, #12
0xD4BC	0x8022    STRH	R2, [R4, #0]
;IR_Grid2_STM32_M4.c, 429 :: 		
0xD4BE	0x1C72    ADDS	R2, R6, #1
0xD4C0	0xB212    SXTH	R2, R2
; i end address is: 24 (R6)
; i start address is: 8 (R2)
;IR_Grid2_STM32_M4.c, 436 :: 		
; i end address is: 8 (R2)
0xD4C2	0xB216    SXTH	R6, R2
0xD4C4	0xE7B2    B	L_IR_Grid2_STM32_M4_ExtractAlphaParameters36
L_IR_Grid2_STM32_M4_ExtractAlphaParameters37:
;IR_Grid2_STM32_M4.c, 438 :: 		
; i start address is: 16 (R4)
0xD4C6	0x2400    MOVS	R4, #0
0xD4C8	0xB224    SXTH	R4, R4
; accRemScale end address is: 28 (R7)
; i end address is: 16 (R4)
; alphaRef end address is: 0 (R0)
; alphaScale end address is: 4 (R1)
0xD4CA	0xB2CD    UXTB	R5, R1
0xD4CC	0xFA5FF887  UXTB	R8, R7
L_IR_Grid2_STM32_M4_ExtractAlphaParameters39:
; i start address is: 16 (R4)
; accRemScale start address is: 32 (R8)
; alphaScale start address is: 20 (R5)
; alphaRef start address is: 0 (R0)
0xD4D0	0x2C18    CMP	R4, #24
0xD4D2	0xDA11    BGE	L_IR_Grid2_STM32_M4_ExtractAlphaParameters40
;IR_Grid2_STM32_M4.c, 440 :: 		
0xD4D4	0xAB01    ADD	R3, SP, #4
0xD4D6	0x0062    LSLS	R2, R4, #1
0xD4D8	0x189A    ADDS	R2, R3, R2
0xD4DA	0xF9B22000  LDRSH	R2, [R2, #0]
0xD4DE	0x2A07    CMP	R2, #7
0xD4E0	0xDD06    BLE	L_IR_Grid2_STM32_M4_ExtractAlphaParameters42
;IR_Grid2_STM32_M4.c, 442 :: 		
0xD4E2	0xAB01    ADD	R3, SP, #4
0xD4E4	0x0062    LSLS	R2, R4, #1
0xD4E6	0x189B    ADDS	R3, R3, R2
0xD4E8	0xF9B32000  LDRSH	R2, [R3, #0]
0xD4EC	0x3A10    SUBS	R2, #16
0xD4EE	0x801A    STRH	R2, [R3, #0]
;IR_Grid2_STM32_M4.c, 443 :: 		
L_IR_Grid2_STM32_M4_ExtractAlphaParameters42:
;IR_Grid2_STM32_M4.c, 438 :: 		
0xD4F0	0x1C62    ADDS	R2, R4, #1
0xD4F2	0xB212    SXTH	R2, R2
; i end address is: 16 (R4)
; i start address is: 8 (R2)
;IR_Grid2_STM32_M4.c, 444 :: 		
; i end address is: 8 (R2)
0xD4F4	0xB214    SXTH	R4, R2
0xD4F6	0xE7EB    B	L_IR_Grid2_STM32_M4_ExtractAlphaParameters39
L_IR_Grid2_STM32_M4_ExtractAlphaParameters40:
;IR_Grid2_STM32_M4.c, 446 :: 		
; i start address is: 40 (R10)
0xD4F8	0xF2400A00  MOVW	R10, #0
0xD4FC	0xFA0FFA8A  SXTH	R10, R10
; i end address is: 40 (R10)
; alphaRef end address is: 0 (R0)
; alphaScale end address is: 20 (R5)
; accRemScale end address is: 32 (R8)
0xD500	0xB2E9    UXTB	R1, R5
0xD502	0xFA0FF68A  SXTH	R6, R10
L_IR_Grid2_STM32_M4_ExtractAlphaParameters43:
; i start address is: 24 (R6)
; alphaRef start address is: 0 (R0)
; alphaScale start address is: 4 (R1)
; accRemScale start address is: 32 (R8)
0xD506	0x2E08    CMP	R6, #8
0xD508	0xDA4A    BGE	L_IR_Grid2_STM32_M4_ExtractAlphaParameters44
;IR_Grid2_STM32_M4.c, 448 :: 		
0xD50A	0x00B2    LSLS	R2, R6, #2
0xD50C	0xB212    SXTH	R2, R2
0xD50E	0xF8AD2080  STRH	R2, [SP, #128]
;IR_Grid2_STM32_M4.c, 449 :: 		
0xD512	0xAD0D    ADD	R5, SP, #52
0xD514	0x0052    LSLS	R2, R2, #1
0xD516	0x18AC    ADDS	R4, R5, R2
0xD518	0xF2060228  ADDW	R2, R6, #40
0xD51C	0xB212    SXTH	R2, R2
0xD51E	0x0053    LSLS	R3, R2, #1
0xD520	0x9A1E    LDR	R2, [SP, #120]
0xD522	0x18D2    ADDS	R2, R2, R3
0xD524	0x8812    LDRH	R2, [R2, #0]
0xD526	0xF002020F  AND	R2, R2, #15
0xD52A	0x8022    STRH	R2, [R4, #0]
;IR_Grid2_STM32_M4.c, 450 :: 		
0xD52C	0xF9BD2080  LDRSH	R2, [SP, #128]
0xD530	0x1C52    ADDS	R2, R2, #1
0xD532	0xB212    SXTH	R2, R2
0xD534	0x0052    LSLS	R2, R2, #1
0xD536	0x18AC    ADDS	R4, R5, R2
0xD538	0xF2060228  ADDW	R2, R6, #40
0xD53C	0xB212    SXTH	R2, R2
0xD53E	0x0053    LSLS	R3, R2, #1
0xD540	0x9A1E    LDR	R2, [SP, #120]
0xD542	0x18D2    ADDS	R2, R2, R3
0xD544	0x8812    LDRH	R2, [R2, #0]
0xD546	0xF00202F0  AND	R2, R2, #240
0xD54A	0xB292    UXTH	R2, R2
0xD54C	0x0912    LSRS	R2, R2, #4
0xD54E	0x8022    STRH	R2, [R4, #0]
;IR_Grid2_STM32_M4.c, 451 :: 		
0xD550	0xF9BD2080  LDRSH	R2, [SP, #128]
0xD554	0x1C92    ADDS	R2, R2, #2
0xD556	0xB212    SXTH	R2, R2
0xD558	0x0052    LSLS	R2, R2, #1
0xD55A	0x18AC    ADDS	R4, R5, R2
0xD55C	0xF2060228  ADDW	R2, R6, #40
0xD560	0xB212    SXTH	R2, R2
0xD562	0x0053    LSLS	R3, R2, #1
0xD564	0x9A1E    LDR	R2, [SP, #120]
0xD566	0x18D2    ADDS	R2, R2, R3
0xD568	0x8812    LDRH	R2, [R2, #0]
0xD56A	0xF4026270  AND	R2, R2, #3840
0xD56E	0xB292    UXTH	R2, R2
0xD570	0x0A12    LSRS	R2, R2, #8
0xD572	0x8022    STRH	R2, [R4, #0]
;IR_Grid2_STM32_M4.c, 452 :: 		
0xD574	0xF9BD2080  LDRSH	R2, [SP, #128]
0xD578	0x1CD2    ADDS	R2, R2, #3
0xD57A	0xB212    SXTH	R2, R2
0xD57C	0x0052    LSLS	R2, R2, #1
0xD57E	0x18AC    ADDS	R4, R5, R2
0xD580	0xF2060228  ADDW	R2, R6, #40
0xD584	0xB212    SXTH	R2, R2
0xD586	0x0053    LSLS	R3, R2, #1
0xD588	0x9A1E    LDR	R2, [SP, #120]
0xD58A	0x18D2    ADDS	R2, R2, R3
0xD58C	0x8812    LDRH	R2, [R2, #0]
0xD58E	0xF4024270  AND	R2, R2, #61440
0xD592	0xB292    UXTH	R2, R2
0xD594	0x0B12    LSRS	R2, R2, #12
0xD596	0x8022    STRH	R2, [R4, #0]
;IR_Grid2_STM32_M4.c, 446 :: 		
0xD598	0x1C72    ADDS	R2, R6, #1
0xD59A	0xB212    SXTH	R2, R2
; i end address is: 24 (R6)
; i start address is: 8 (R2)
;IR_Grid2_STM32_M4.c, 453 :: 		
; i end address is: 8 (R2)
0xD59C	0xB216    SXTH	R6, R2
0xD59E	0xE7B2    B	L_IR_Grid2_STM32_M4_ExtractAlphaParameters43
L_IR_Grid2_STM32_M4_ExtractAlphaParameters44:
;IR_Grid2_STM32_M4.c, 455 :: 		
; i start address is: 44 (R11)
0xD5A0	0xF2400B00  MOVW	R11, #0
0xD5A4	0xFA0FFB8B  SXTH	R11, R11
; alphaRef end address is: 0 (R0)
; alphaScale end address is: 4 (R1)
; i end address is: 44 (R11)
; accRemScale end address is: 32 (R8)
0xD5A8	0xFA0FFC80  SXTH	R12, R0
0xD5AC	0xB2CD    UXTB	R5, R1
0xD5AE	0xFA5FF488  UXTB	R4, R8
0xD5B2	0xFA0FF68B  SXTH	R6, R11
L_IR_Grid2_STM32_M4_ExtractAlphaParameters46:
; i start address is: 24 (R6)
; accRemScale start address is: 16 (R4)
; alphaScale start address is: 20 (R5)
; alphaRef start address is: 48 (R12)
0xD5B6	0x2E20    CMP	R6, #32
0xD5B8	0xDA10    BGE	L_IR_Grid2_STM32_M4_ExtractAlphaParameters47
;IR_Grid2_STM32_M4.c, 457 :: 		
0xD5BA	0xAB0D    ADD	R3, SP, #52
0xD5BC	0x0072    LSLS	R2, R6, #1
0xD5BE	0x189A    ADDS	R2, R3, R2
0xD5C0	0xF9B22000  LDRSH	R2, [R2, #0]
0xD5C4	0x2A07    CMP	R2, #7
0xD5C6	0xDD06    BLE	L_IR_Grid2_STM32_M4_ExtractAlphaParameters49
;IR_Grid2_STM32_M4.c, 459 :: 		
0xD5C8	0xAB0D    ADD	R3, SP, #52
0xD5CA	0x0072    LSLS	R2, R6, #1
0xD5CC	0x189B    ADDS	R3, R3, R2
0xD5CE	0xF9B32000  LDRSH	R2, [R3, #0]
0xD5D2	0x3A10    SUBS	R2, #16
0xD5D4	0x801A    STRH	R2, [R3, #0]
;IR_Grid2_STM32_M4.c, 460 :: 		
L_IR_Grid2_STM32_M4_ExtractAlphaParameters49:
;IR_Grid2_STM32_M4.c, 455 :: 		
0xD5D6	0x1C72    ADDS	R2, R6, #1
; i end address is: 24 (R6)
; i start address is: 8 (R2)
;IR_Grid2_STM32_M4.c, 461 :: 		
; i end address is: 8 (R2)
0xD5D8	0xB216    SXTH	R6, R2
0xD5DA	0xE7EC    B	L_IR_Grid2_STM32_M4_ExtractAlphaParameters46
L_IR_Grid2_STM32_M4_ExtractAlphaParameters47:
;IR_Grid2_STM32_M4.c, 463 :: 		
; i start address is: 0 (R0)
0xD5DC	0x2000    MOVS	R0, #0
0xD5DE	0xB200    SXTH	R0, R0
; alphaScale end address is: 20 (R5)
; accRemScale end address is: 16 (R4)
; alphaRef end address is: 48 (R12)
; i end address is: 0 (R0)
0xD5E0	0xB2EB    UXTB	R3, R5
0xD5E2	0xFA0FF18C  SXTH	R1, R12
L_IR_Grid2_STM32_M4_ExtractAlphaParameters50:
; i start address is: 0 (R0)
; alphaRef start address is: 4 (R1)
; alphaScale start address is: 12 (R3)
; accRemScale start address is: 16 (R4)
0xD5E6	0x2818    CMP	R0, #24
0xD5E8	0xF28080B3  BGE	L_IR_Grid2_STM32_M4_ExtractAlphaParameters51
;IR_Grid2_STM32_M4.c, 465 :: 		
; j start address is: 24 (R6)
0xD5EC	0x2600    MOVS	R6, #0
0xD5EE	0xB236    SXTH	R6, R6
; alphaRef end address is: 4 (R1)
; alphaScale end address is: 12 (R3)
; accRemScale end address is: 16 (R4)
; j end address is: 24 (R6)
; i end address is: 0 (R0)
0xD5F0	0xB207    SXTH	R7, R0
0xD5F2	0xFA0FFC81  SXTH	R12, R1
0xD5F6	0xFA5FFB83  UXTB	R11, R3
0xD5FA	0xFA5FF884  UXTB	R8, R4
L_IR_Grid2_STM32_M4_ExtractAlphaParameters53:
; j start address is: 24 (R6)
; accRemScale start address is: 32 (R8)
; alphaScale start address is: 44 (R11)
; alphaRef start address is: 48 (R12)
; i start address is: 28 (R7)
0xD5FE	0x2E20    CMP	R6, #32
0xD600	0xF280809E  BGE	L_IR_Grid2_STM32_M4_ExtractAlphaParameters54
;IR_Grid2_STM32_M4.c, 467 :: 		
0xD604	0x017A    LSLS	R2, R7, #5
0xD606	0xB212    SXTH	R2, R2
0xD608	0x1995    ADDS	R5, R2, R6
0xD60A	0xB22D    SXTH	R5, R5
0xD60C	0xF8AD5080  STRH	R5, [SP, #128]
;IR_Grid2_STM32_M4.c, 468 :: 		
0xD610	0x9A1F    LDR	R2, [SP, #124]
0xD612	0xF2020344  ADDW	R3, R2, #68
0xD616	0x00AA    LSLS	R2, R5, #2
0xD618	0x189C    ADDS	R4, R3, R2
0xD61A	0xF2050240  ADDW	R2, R5, #64
0xD61E	0xB212    SXTH	R2, R2
0xD620	0x0053    LSLS	R3, R2, #1
0xD622	0x9A1E    LDR	R2, [SP, #120]
0xD624	0x18D2    ADDS	R2, R2, R3
0xD626	0x8812    LDRH	R2, [R2, #0]
0xD628	0xF402727C  AND	R2, R2, #1008
0xD62C	0xB292    UXTH	R2, R2
0xD62E	0x0912    LSRS	R2, R2, #4
0xD630	0xB292    UXTH	R2, R2
0xD632	0xEE002A10  VMOV	S0, R2
0xD636	0xEEB80A40  VCVT.F32.U32	S0, S0
0xD63A	0xED040A00  VSTR.32	S0, [R4, #0]
;IR_Grid2_STM32_M4.c, 469 :: 		
0xD63E	0x9A1F    LDR	R2, [SP, #124]
0xD640	0xF2020344  ADDW	R3, R2, #68
0xD644	0xF9BD2080  LDRSH	R2, [SP, #128]
0xD648	0x0092    LSLS	R2, R2, #2
0xD64A	0x189A    ADDS	R2, R3, R2
0xD64C	0xED520A00  VLDR.32	S1, [R2, #0]
0xD650	0xEEB30A0F  VMOV.F32	S0, #31
0xD654	0xEEF40AC0  VCMPE.F32	S1, S0
0xD658	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0xD65C	0xDD10    BLE	L_IR_Grid2_STM32_M4_ExtractAlphaParameters56
;IR_Grid2_STM32_M4.c, 471 :: 		
0xD65E	0x9A1F    LDR	R2, [SP, #124]
0xD660	0xF2020344  ADDW	R3, R2, #68
0xD664	0xF9BD2080  LDRSH	R2, [SP, #128]
0xD668	0x0092    LSLS	R2, R2, #2
0xD66A	0x189C    ADDS	R4, R3, R2
0xD66C	0xED540A00  VLDR.32	S1, [R4, #0]
0xD670	0xF04F4285  MOV	R2, #1115684864
0xD674	0xEE002A10  VMOV	S0, R2
0xD678	0xEE300AC0  VSUB.F32	S0, S1, S0
0xD67C	0xED040A00  VSTR.32	S0, [R4, #0]
;IR_Grid2_STM32_M4.c, 472 :: 		
L_IR_Grid2_STM32_M4_ExtractAlphaParameters56:
;IR_Grid2_STM32_M4.c, 473 :: 		
0xD680	0x9A1F    LDR	R2, [SP, #124]
0xD682	0xF2020344  ADDW	R3, R2, #68
0xD686	0xF9BD2080  LDRSH	R2, [SP, #128]
0xD68A	0x0092    LSLS	R2, R2, #2
0xD68C	0x189C    ADDS	R4, R3, R2
0xD68E	0xED540A00  VLDR.32	S1, [R4, #0]
0xD692	0x2201    MOVS	R2, #1
0xD694	0xB212    SXTH	R2, R2
0xD696	0xFA02F208  LSL	R2, R2, R8
0xD69A	0xB212    SXTH	R2, R2
0xD69C	0xEE002A10  VMOV	S0, R2
0xD6A0	0xEEB80AC0  VCVT.F32.S32	S0, S0
0xD6A4	0xEE200A80  VMUL.F32	S0, S1, S0
0xD6A8	0xED040A00  VSTR.32	S0, [R4, #0]
;IR_Grid2_STM32_M4.c, 474 :: 		
0xD6AC	0x9A1F    LDR	R2, [SP, #124]
0xD6AE	0xF2020344  ADDW	R3, R2, #68
0xD6B2	0xF9BD2080  LDRSH	R2, [SP, #128]
0xD6B6	0x0092    LSLS	R2, R2, #2
0xD6B8	0x189D    ADDS	R5, R3, R2
0xD6BA	0xAB01    ADD	R3, SP, #4
0xD6BC	0x007A    LSLS	R2, R7, #1
0xD6BE	0x189A    ADDS	R2, R3, R2
0xD6C0	0xF9B23000  LDRSH	R3, [R2, #0]
0xD6C4	0xF89D2074  LDRB	R2, [SP, #116]
0xD6C8	0xFA03F202  LSL	R2, R3, R2
0xD6CC	0xB212    SXTH	R2, R2
0xD6CE	0xEB0C0402  ADD	R4, R12, R2, LSL #0
0xD6D2	0xB224    SXTH	R4, R4
0xD6D4	0xAB0D    ADD	R3, SP, #52
0xD6D6	0x0072    LSLS	R2, R6, #1
0xD6D8	0x189A    ADDS	R2, R3, R2
0xD6DA	0xF9B23000  LDRSH	R3, [R2, #0]
0xD6DE	0xF89D2075  LDRB	R2, [SP, #117]
0xD6E2	0xFA03F202  LSL	R2, R3, R2
0xD6E6	0xB212    SXTH	R2, R2
0xD6E8	0x18A2    ADDS	R2, R4, R2
0xD6EA	0xB212    SXTH	R2, R2
0xD6EC	0xEE002A90  VMOV	S1, R2
0xD6F0	0xEEF80AE0  VCVT.F32.S32	S1, S1
0xD6F4	0xED150A00  VLDR.32	S0, [R5, #0]
0xD6F8	0xEE300A80  VADD.F32	S0, S1, S0
0xD6FC	0xED050A00  VSTR.32	S0, [R5, #0]
;IR_Grid2_STM32_M4.c, 475 :: 		
0xD700	0x9A1F    LDR	R2, [SP, #124]
0xD702	0xF2020344  ADDW	R3, R2, #68
0xD706	0xF9BD2080  LDRSH	R2, [SP, #128]
0xD70A	0x0092    LSLS	R2, R2, #2
0xD70C	0x189A    ADDS	R2, R3, R2
0xD70E	0x9226    STR	R2, [SP, #152]
0xD710	0xED120A00  VLDR.32	S0, [R2, #0]
0xD714	0xED8D0A25  VSTR.32	S0, [SP, #148]
0xD718	0xEE00BA10  VMOV	S0, R11
0xD71C	0xEEB80A40  VCVT.F32.U32	S0, S0
0xD720	0xEEF00A40  VMOV.F32	S1, S0
0xD724	0xEEB00A00  VMOV.F32	S0, #2
0xD728	0xF7FCFB88  BL	IR_Grid2_STM32_M4__pow+0
0xD72C	0xEDDD0A25  VLDR.32	S1, [SP, #148]
0xD730	0xEE800A80  VDIV.F32	S0, S1, S0
0xD734	0x9A26    LDR	R2, [SP, #152]
0xD736	0xED020A00  VSTR.32	S0, [R2, #0]
;IR_Grid2_STM32_M4.c, 465 :: 		
0xD73A	0x1C72    ADDS	R2, R6, #1
; j end address is: 24 (R6)
; j start address is: 8 (R2)
;IR_Grid2_STM32_M4.c, 476 :: 		
; j end address is: 8 (R2)
0xD73C	0xB216    SXTH	R6, R2
0xD73E	0xE75E    B	L_IR_Grid2_STM32_M4_ExtractAlphaParameters53
L_IR_Grid2_STM32_M4_ExtractAlphaParameters54:
;IR_Grid2_STM32_M4.c, 463 :: 		
0xD740	0x1C7A    ADDS	R2, R7, #1
; i end address is: 28 (R7)
; i start address is: 0 (R0)
0xD742	0xB210    SXTH	R0, R2
;IR_Grid2_STM32_M4.c, 477 :: 		
0xD744	0xFA5FF488  UXTB	R4, R8
; accRemScale end address is: 32 (R8)
; alphaScale end address is: 44 (R11)
; alphaRef end address is: 48 (R12)
; i end address is: 0 (R0)
0xD748	0xFA5FF38B  UXTB	R3, R11
0xD74C	0xFA0FF18C  SXTH	R1, R12
0xD750	0xE749    B	L_IR_Grid2_STM32_M4_ExtractAlphaParameters50
L_IR_Grid2_STM32_M4_ExtractAlphaParameters51:
;IR_Grid2_STM32_M4.c, 478 :: 		
L_end_ExtractAlphaParameters:
0xD752	0xF8DDE000  LDR	LR, [SP, #0]
0xD756	0xB027    ADD	SP, SP, #156
0xD758	0x4770    BX	LR
; end of IR_Grid2_STM32_M4_ExtractAlphaParameters
IR_Grid2_STM32_M4_ExtractOffsetParameters:
;IR_Grid2_STM32_M4.c, 480 :: 		
; mlx90640 start address is: 4 (R1)
; eeData start address is: 0 (R0)
0xCD44	0xB09D    SUB	SP, SP, #116
; mlx90640 end address is: 4 (R1)
; eeData end address is: 0 (R0)
; eeData start address is: 0 (R0)
; mlx90640 start address is: 4 (R1)
;IR_Grid2_STM32_M4.c, 484 :: 		
;IR_Grid2_STM32_M4.c, 493 :: 		
0xCD46	0xF2000220  ADDW	R2, R0, #32
0xCD4A	0x8812    LDRH	R2, [R2, #0]
0xCD4C	0xF002020F  AND	R2, R2, #15
; occRemScale start address is: 24 (R6)
0xCD50	0xB2D6    UXTB	R6, R2
;IR_Grid2_STM32_M4.c, 494 :: 		
0xCD52	0xF2000220  ADDW	R2, R0, #32
0xCD56	0x8812    LDRH	R2, [R2, #0]
0xCD58	0xF00202F0  AND	R2, R2, #240
0xCD5C	0xB292    UXTH	R2, R2
0xCD5E	0x0912    LSRS	R2, R2, #4
; occColumnScale start address is: 20 (R5)
0xCD60	0xB2D5    UXTB	R5, R2
;IR_Grid2_STM32_M4.c, 495 :: 		
0xCD62	0xF2000220  ADDW	R2, R0, #32
0xCD66	0x8812    LDRH	R2, [R2, #0]
0xCD68	0xF4026270  AND	R2, R2, #3840
0xCD6C	0xB292    UXTH	R2, R2
0xCD6E	0x0A12    LSRS	R2, R2, #8
; occRowScale start address is: 16 (R4)
0xCD70	0xB2D4    UXTB	R4, R2
;IR_Grid2_STM32_M4.c, 496 :: 		
0xCD72	0xF2000222  ADDW	R2, R0, #34
0xCD76	0x8812    LDRH	R2, [R2, #0]
; offsetRef start address is: 28 (R7)
0xCD78	0xB217    SXTH	R7, R2
;IR_Grid2_STM32_M4.c, 497 :: 		
0xCD7A	0xB213    SXTH	R3, R2
0xCD7C	0xF64772FF  MOVW	R2, #32767
0xCD80	0x4293    CMP	R3, R2
0xCD82	0xDD04    BLE	L_IR_Grid2_STM32_M4_ExtractOffsetParameters215
;IR_Grid2_STM32_M4.c, 499 :: 		
0xCD84	0xF5A73280  SUB	R2, R7, #65536
; offsetRef end address is: 28 (R7)
; offsetRef start address is: 12 (R3)
0xCD88	0xB213    SXTH	R3, R2
; offsetRef end address is: 12 (R3)
0xCD8A	0xB21A    SXTH	R2, R3
;IR_Grid2_STM32_M4.c, 500 :: 		
0xCD8C	0xE000    B	L_IR_Grid2_STM32_M4_ExtractOffsetParameters57
L_IR_Grid2_STM32_M4_ExtractOffsetParameters215:
;IR_Grid2_STM32_M4.c, 497 :: 		
0xCD8E	0xB23A    SXTH	R2, R7
;IR_Grid2_STM32_M4.c, 500 :: 		
L_IR_Grid2_STM32_M4_ExtractOffsetParameters57:
;IR_Grid2_STM32_M4.c, 502 :: 		
; offsetRef start address is: 8 (R2)
; i start address is: 36 (R9)
0xCD90	0xF2400900  MOVW	R9, #0
0xCD94	0xFA0FF989  SXTH	R9, R9
; occRowScale end address is: 16 (R4)
; offsetRef end address is: 8 (R2)
; i end address is: 36 (R9)
; occColumnScale end address is: 20 (R5)
; eeData end address is: 0 (R0)
; mlx90640 end address is: 4 (R1)
; occRemScale end address is: 24 (R6)
0xCD98	0x4680    MOV	R8, R0
0xCD9A	0xB210    SXTH	R0, R2
0xCD9C	0x460F    MOV	R7, R1
0xCD9E	0xB2E1    UXTB	R1, R4
L_IR_Grid2_STM32_M4_ExtractOffsetParameters58:
; i start address is: 36 (R9)
; offsetRef start address is: 0 (R0)
; occRowScale start address is: 4 (R1)
; occColumnScale start address is: 20 (R5)
; occRemScale start address is: 24 (R6)
; mlx90640 start address is: 28 (R7)
; eeData start address is: 32 (R8)
0xCDA0	0xF1B90F06  CMP	R9, #6
0xCDA4	0xDA49    BGE	L_IR_Grid2_STM32_M4_ExtractOffsetParameters59
;IR_Grid2_STM32_M4.c, 504 :: 		
0xCDA6	0xEA4F0289  LSL	R2, R9, #2
0xCDAA	0xB212    SXTH	R2, R2
; p start address is: 40 (R10)
0xCDAC	0xFA0FFA82  SXTH	R10, R2
;IR_Grid2_STM32_M4.c, 505 :: 		
0xCDB0	0xAC01    ADD	R4, SP, #4
0xCDB2	0x0052    LSLS	R2, R2, #1
0xCDB4	0x18A3    ADDS	R3, R4, R2
0xCDB6	0xF1090212  ADD	R2, R9, #18
0xCDBA	0xB212    SXTH	R2, R2
0xCDBC	0x0052    LSLS	R2, R2, #1
0xCDBE	0xEB080202  ADD	R2, R8, R2, LSL #0
0xCDC2	0x8812    LDRH	R2, [R2, #0]
0xCDC4	0xF002020F  AND	R2, R2, #15
0xCDC8	0x801A    STRH	R2, [R3, #0]
;IR_Grid2_STM32_M4.c, 506 :: 		
0xCDCA	0xF10A0201  ADD	R2, R10, #1
0xCDCE	0xB212    SXTH	R2, R2
0xCDD0	0x0052    LSLS	R2, R2, #1
0xCDD2	0x18A3    ADDS	R3, R4, R2
0xCDD4	0xF1090212  ADD	R2, R9, #18
0xCDD8	0xB212    SXTH	R2, R2
0xCDDA	0x0052    LSLS	R2, R2, #1
0xCDDC	0xEB080202  ADD	R2, R8, R2, LSL #0
0xCDE0	0x8812    LDRH	R2, [R2, #0]
0xCDE2	0xF00202F0  AND	R2, R2, #240
0xCDE6	0xB292    UXTH	R2, R2
0xCDE8	0x0912    LSRS	R2, R2, #4
0xCDEA	0x801A    STRH	R2, [R3, #0]
;IR_Grid2_STM32_M4.c, 507 :: 		
0xCDEC	0xF10A0202  ADD	R2, R10, #2
0xCDF0	0xB212    SXTH	R2, R2
0xCDF2	0x0052    LSLS	R2, R2, #1
0xCDF4	0x18A3    ADDS	R3, R4, R2
0xCDF6	0xF1090212  ADD	R2, R9, #18
0xCDFA	0xB212    SXTH	R2, R2
0xCDFC	0x0052    LSLS	R2, R2, #1
0xCDFE	0xEB080202  ADD	R2, R8, R2, LSL #0
0xCE02	0x8812    LDRH	R2, [R2, #0]
0xCE04	0xF4026270  AND	R2, R2, #3840
0xCE08	0xB292    UXTH	R2, R2
0xCE0A	0x0A12    LSRS	R2, R2, #8
0xCE0C	0x801A    STRH	R2, [R3, #0]
;IR_Grid2_STM32_M4.c, 508 :: 		
0xCE0E	0xF10A0203  ADD	R2, R10, #3
0xCE12	0xB212    SXTH	R2, R2
; p end address is: 40 (R10)
0xCE14	0x0052    LSLS	R2, R2, #1
0xCE16	0x18A3    ADDS	R3, R4, R2
0xCE18	0xF1090212  ADD	R2, R9, #18
0xCE1C	0xB212    SXTH	R2, R2
0xCE1E	0x0052    LSLS	R2, R2, #1
0xCE20	0xEB080202  ADD	R2, R8, R2, LSL #0
0xCE24	0x8812    LDRH	R2, [R2, #0]
0xCE26	0xF4024270  AND	R2, R2, #61440
0xCE2A	0xB292    UXTH	R2, R2
0xCE2C	0x0B12    LSRS	R2, R2, #12
0xCE2E	0x801A    STRH	R2, [R3, #0]
;IR_Grid2_STM32_M4.c, 502 :: 		
0xCE30	0xF1090901  ADD	R9, R9, #1
0xCE34	0xFA0FF989  SXTH	R9, R9
;IR_Grid2_STM32_M4.c, 509 :: 		
; i end address is: 36 (R9)
0xCE38	0xE7B2    B	L_IR_Grid2_STM32_M4_ExtractOffsetParameters58
L_IR_Grid2_STM32_M4_ExtractOffsetParameters59:
;IR_Grid2_STM32_M4.c, 511 :: 		
; i start address is: 16 (R4)
0xCE3A	0x2400    MOVS	R4, #0
0xCE3C	0xB224    SXTH	R4, R4
; i end address is: 16 (R4)
; offsetRef end address is: 0 (R0)
; occRowScale end address is: 4 (R1)
; mlx90640 end address is: 28 (R7)
; eeData end address is: 32 (R8)
; occColumnScale end address is: 20 (R5)
; occRemScale end address is: 24 (R6)
L_IR_Grid2_STM32_M4_ExtractOffsetParameters61:
; i start address is: 16 (R4)
; eeData start address is: 32 (R8)
; mlx90640 start address is: 28 (R7)
; occRemScale start address is: 24 (R6)
; occColumnScale start address is: 20 (R5)
; occRowScale start address is: 4 (R1)
; offsetRef start address is: 0 (R0)
0xCE3E	0x2C18    CMP	R4, #24
0xCE40	0xDA10    BGE	L_IR_Grid2_STM32_M4_ExtractOffsetParameters62
;IR_Grid2_STM32_M4.c, 513 :: 		
0xCE42	0xAB01    ADD	R3, SP, #4
0xCE44	0x0062    LSLS	R2, R4, #1
0xCE46	0x189A    ADDS	R2, R3, R2
0xCE48	0xF9B22000  LDRSH	R2, [R2, #0]
0xCE4C	0x2A07    CMP	R2, #7
0xCE4E	0xDD06    BLE	L_IR_Grid2_STM32_M4_ExtractOffsetParameters64
;IR_Grid2_STM32_M4.c, 515 :: 		
0xCE50	0xAB01    ADD	R3, SP, #4
0xCE52	0x0062    LSLS	R2, R4, #1
0xCE54	0x189B    ADDS	R3, R3, R2
0xCE56	0xF9B32000  LDRSH	R2, [R3, #0]
0xCE5A	0x3A10    SUBS	R2, #16
0xCE5C	0x801A    STRH	R2, [R3, #0]
;IR_Grid2_STM32_M4.c, 516 :: 		
L_IR_Grid2_STM32_M4_ExtractOffsetParameters64:
;IR_Grid2_STM32_M4.c, 511 :: 		
0xCE5E	0x1C64    ADDS	R4, R4, #1
0xCE60	0xB224    SXTH	R4, R4
;IR_Grid2_STM32_M4.c, 517 :: 		
; i end address is: 16 (R4)
0xCE62	0xE7EC    B	L_IR_Grid2_STM32_M4_ExtractOffsetParameters61
L_IR_Grid2_STM32_M4_ExtractOffsetParameters62:
;IR_Grid2_STM32_M4.c, 519 :: 		
; i start address is: 36 (R9)
0xCE64	0xF2400900  MOVW	R9, #0
0xCE68	0xFA0FF989  SXTH	R9, R9
; offsetRef end address is: 0 (R0)
; occRowScale end address is: 4 (R1)
; mlx90640 end address is: 28 (R7)
; eeData end address is: 32 (R8)
; i end address is: 36 (R9)
; occColumnScale end address is: 20 (R5)
; occRemScale end address is: 24 (R6)
L_IR_Grid2_STM32_M4_ExtractOffsetParameters65:
; i start address is: 36 (R9)
; offsetRef start address is: 0 (R0)
; occRowScale start address is: 4 (R1)
; occColumnScale start address is: 20 (R5)
; occRemScale start address is: 24 (R6)
; mlx90640 start address is: 28 (R7)
; eeData start address is: 32 (R8)
0xCE6C	0xF1B90F08  CMP	R9, #8
0xCE70	0xDA49    BGE	L_IR_Grid2_STM32_M4_ExtractOffsetParameters66
;IR_Grid2_STM32_M4.c, 521 :: 		
0xCE72	0xEA4F0289  LSL	R2, R9, #2
0xCE76	0xB212    SXTH	R2, R2
; p start address is: 40 (R10)
0xCE78	0xFA0FFA82  SXTH	R10, R2
;IR_Grid2_STM32_M4.c, 522 :: 		
0xCE7C	0xAC0D    ADD	R4, SP, #52
0xCE7E	0x0052    LSLS	R2, R2, #1
0xCE80	0x18A3    ADDS	R3, R4, R2
0xCE82	0xF1090218  ADD	R2, R9, #24
0xCE86	0xB212    SXTH	R2, R2
0xCE88	0x0052    LSLS	R2, R2, #1
0xCE8A	0xEB080202  ADD	R2, R8, R2, LSL #0
0xCE8E	0x8812    LDRH	R2, [R2, #0]
0xCE90	0xF002020F  AND	R2, R2, #15
0xCE94	0x801A    STRH	R2, [R3, #0]
;IR_Grid2_STM32_M4.c, 523 :: 		
0xCE96	0xF10A0201  ADD	R2, R10, #1
0xCE9A	0xB212    SXTH	R2, R2
0xCE9C	0x0052    LSLS	R2, R2, #1
0xCE9E	0x18A3    ADDS	R3, R4, R2
0xCEA0	0xF1090218  ADD	R2, R9, #24
0xCEA4	0xB212    SXTH	R2, R2
0xCEA6	0x0052    LSLS	R2, R2, #1
0xCEA8	0xEB080202  ADD	R2, R8, R2, LSL #0
0xCEAC	0x8812    LDRH	R2, [R2, #0]
0xCEAE	0xF00202F0  AND	R2, R2, #240
0xCEB2	0xB292    UXTH	R2, R2
0xCEB4	0x0912    LSRS	R2, R2, #4
0xCEB6	0x801A    STRH	R2, [R3, #0]
;IR_Grid2_STM32_M4.c, 524 :: 		
0xCEB8	0xF10A0202  ADD	R2, R10, #2
0xCEBC	0xB212    SXTH	R2, R2
0xCEBE	0x0052    LSLS	R2, R2, #1
0xCEC0	0x18A3    ADDS	R3, R4, R2
0xCEC2	0xF1090218  ADD	R2, R9, #24
0xCEC6	0xB212    SXTH	R2, R2
0xCEC8	0x0052    LSLS	R2, R2, #1
0xCECA	0xEB080202  ADD	R2, R8, R2, LSL #0
0xCECE	0x8812    LDRH	R2, [R2, #0]
0xCED0	0xF4026270  AND	R2, R2, #3840
0xCED4	0xB292    UXTH	R2, R2
0xCED6	0x0A12    LSRS	R2, R2, #8
0xCED8	0x801A    STRH	R2, [R3, #0]
;IR_Grid2_STM32_M4.c, 525 :: 		
0xCEDA	0xF10A0203  ADD	R2, R10, #3
0xCEDE	0xB212    SXTH	R2, R2
; p end address is: 40 (R10)
0xCEE0	0x0052    LSLS	R2, R2, #1
0xCEE2	0x18A3    ADDS	R3, R4, R2
0xCEE4	0xF1090218  ADD	R2, R9, #24
0xCEE8	0xB212    SXTH	R2, R2
0xCEEA	0x0052    LSLS	R2, R2, #1
0xCEEC	0xEB080202  ADD	R2, R8, R2, LSL #0
0xCEF0	0x8812    LDRH	R2, [R2, #0]
0xCEF2	0xF4024270  AND	R2, R2, #61440
0xCEF6	0xB292    UXTH	R2, R2
0xCEF8	0x0B12    LSRS	R2, R2, #12
0xCEFA	0x801A    STRH	R2, [R3, #0]
;IR_Grid2_STM32_M4.c, 519 :: 		
0xCEFC	0xF1090901  ADD	R9, R9, #1
0xCF00	0xFA0FF989  SXTH	R9, R9
;IR_Grid2_STM32_M4.c, 526 :: 		
; i end address is: 36 (R9)
0xCF04	0xE7B2    B	L_IR_Grid2_STM32_M4_ExtractOffsetParameters65
L_IR_Grid2_STM32_M4_ExtractOffsetParameters66:
;IR_Grid2_STM32_M4.c, 528 :: 		
; i start address is: 8 (R2)
0xCF06	0x2200    MOVS	R2, #0
0xCF08	0xB212    SXTH	R2, R2
; offsetRef end address is: 0 (R0)
; occRowScale end address is: 4 (R1)
; mlx90640 end address is: 28 (R7)
; eeData end address is: 32 (R8)
; i end address is: 8 (R2)
; occColumnScale end address is: 20 (R5)
; occRemScale end address is: 24 (R6)
0xCF0A	0xB2F4    UXTB	R4, R6
0xCF0C	0xB2CE    UXTB	R6, R1
0xCF0E	0x4639    MOV	R1, R7
0xCF10	0xB207    SXTH	R7, R0
0xCF12	0x4640    MOV	R0, R8
0xCF14	0xFA0FF882  SXTH	R8, R2
L_IR_Grid2_STM32_M4_ExtractOffsetParameters68:
; i start address is: 32 (R8)
; eeData start address is: 0 (R0)
; mlx90640 start address is: 4 (R1)
; occRemScale start address is: 16 (R4)
; occColumnScale start address is: 20 (R5)
; occRowScale start address is: 24 (R6)
; offsetRef start address is: 28 (R7)
0xCF18	0xF1B80F20  CMP	R8, #32
0xCF1C	0xDA14    BGE	L_IR_Grid2_STM32_M4_ExtractOffsetParameters69
;IR_Grid2_STM32_M4.c, 530 :: 		
0xCF1E	0xAB0D    ADD	R3, SP, #52
0xCF20	0xEA4F0248  LSL	R2, R8, #1
0xCF24	0x189A    ADDS	R2, R3, R2
0xCF26	0xF9B22000  LDRSH	R2, [R2, #0]
0xCF2A	0x2A07    CMP	R2, #7
0xCF2C	0xDD07    BLE	L_IR_Grid2_STM32_M4_ExtractOffsetParameters71
;IR_Grid2_STM32_M4.c, 532 :: 		
0xCF2E	0xAB0D    ADD	R3, SP, #52
0xCF30	0xEA4F0248  LSL	R2, R8, #1
0xCF34	0x189B    ADDS	R3, R3, R2
0xCF36	0xF9B32000  LDRSH	R2, [R3, #0]
0xCF3A	0x3A10    SUBS	R2, #16
0xCF3C	0x801A    STRH	R2, [R3, #0]
;IR_Grid2_STM32_M4.c, 533 :: 		
L_IR_Grid2_STM32_M4_ExtractOffsetParameters71:
;IR_Grid2_STM32_M4.c, 528 :: 		
0xCF3E	0xF1080801  ADD	R8, R8, #1
0xCF42	0xFA0FF888  SXTH	R8, R8
;IR_Grid2_STM32_M4.c, 534 :: 		
; i end address is: 32 (R8)
0xCF46	0xE7E7    B	L_IR_Grid2_STM32_M4_ExtractOffsetParameters68
L_IR_Grid2_STM32_M4_ExtractOffsetParameters69:
;IR_Grid2_STM32_M4.c, 536 :: 		
; i start address is: 40 (R10)
0xCF48	0xF2400A00  MOVW	R10, #0
0xCF4C	0xFA0FFA8A  SXTH	R10, R10
; occRemScale end address is: 16 (R4)
; occColumnScale end address is: 20 (R5)
; occRowScale end address is: 24 (R6)
; offsetRef end address is: 28 (R7)
; eeData end address is: 0 (R0)
; mlx90640 end address is: 4 (R1)
; i end address is: 40 (R10)
0xCF50	0xFA5FF886  UXTB	R8, R6
0xCF54	0xB2E6    UXTB	R6, R4
0xCF56	0xFA0FF987  SXTH	R9, R7
0xCF5A	0xB2EF    UXTB	R7, R5
L_IR_Grid2_STM32_M4_ExtractOffsetParameters72:
; i start address is: 40 (R10)
; offsetRef start address is: 36 (R9)
; occRowScale start address is: 32 (R8)
; occColumnScale start address is: 28 (R7)
; occRemScale start address is: 24 (R6)
; mlx90640 start address is: 4 (R1)
; eeData start address is: 0 (R0)
0xCF5C	0xF1BA0F18  CMP	R10, #24
0xCF60	0xDA60    BGE	L_IR_Grid2_STM32_M4_ExtractOffsetParameters73
;IR_Grid2_STM32_M4.c, 538 :: 		
; j start address is: 44 (R11)
0xCF62	0xF2400B00  MOVW	R11, #0
0xCF66	0xFA0FFB8B  SXTH	R11, R11
; eeData end address is: 0 (R0)
; mlx90640 end address is: 4 (R1)
; occRemScale end address is: 24 (R6)
; occColumnScale end address is: 28 (R7)
; occRowScale end address is: 32 (R8)
; offsetRef end address is: 36 (R9)
; j end address is: 44 (R11)
; i end address is: 40 (R10)
L_IR_Grid2_STM32_M4_ExtractOffsetParameters75:
; j start address is: 44 (R11)
; eeData start address is: 0 (R0)
; mlx90640 start address is: 4 (R1)
; occRemScale start address is: 24 (R6)
; occColumnScale start address is: 28 (R7)
; occRowScale start address is: 32 (R8)
; offsetRef start address is: 36 (R9)
; i start address is: 40 (R10)
0xCF6A	0xF1BB0F20  CMP	R11, #32
0xCF6E	0xDA54    BGE	L_IR_Grid2_STM32_M4_ExtractOffsetParameters76
;IR_Grid2_STM32_M4.c, 540 :: 		
0xCF70	0xEA4F124A  LSL	R2, R10, #5
0xCF74	0xB212    SXTH	R2, R2
0xCF76	0xEB02040B  ADD	R4, R2, R11, LSL #0
0xCF7A	0xB224    SXTH	R4, R4
; p start address is: 20 (R5)
0xCF7C	0xB225    SXTH	R5, R4
;IR_Grid2_STM32_M4.c, 541 :: 		
0xCF7E	0xF6014344  ADDW	R3, R1, #3140
0xCF82	0x0062    LSLS	R2, R4, #1
0xCF84	0x189B    ADDS	R3, R3, R2
0xCF86	0xF2040240  ADDW	R2, R4, #64
0xCF8A	0xB212    SXTH	R2, R2
0xCF8C	0x0052    LSLS	R2, R2, #1
0xCF8E	0x1882    ADDS	R2, R0, R2
0xCF90	0x8812    LDRH	R2, [R2, #0]
0xCF92	0xF402427C  AND	R2, R2, #64512
0xCF96	0xB292    UXTH	R2, R2
0xCF98	0x0A92    LSRS	R2, R2, #10
0xCF9A	0x801A    STRH	R2, [R3, #0]
;IR_Grid2_STM32_M4.c, 542 :: 		
0xCF9C	0xF6014344  ADDW	R3, R1, #3140
0xCFA0	0x006A    LSLS	R2, R5, #1
0xCFA2	0x189A    ADDS	R2, R3, R2
0xCFA4	0xF9B22000  LDRSH	R2, [R2, #0]
0xCFA8	0x2A1F    CMP	R2, #31
0xCFAA	0xDD07    BLE	L_IR_Grid2_STM32_M4_ExtractOffsetParameters78
;IR_Grid2_STM32_M4.c, 544 :: 		
0xCFAC	0xF6014344  ADDW	R3, R1, #3140
0xCFB0	0x006A    LSLS	R2, R5, #1
0xCFB2	0x189B    ADDS	R3, R3, R2
0xCFB4	0xF9B32000  LDRSH	R2, [R3, #0]
0xCFB8	0x3A40    SUBS	R2, #64
0xCFBA	0x801A    STRH	R2, [R3, #0]
;IR_Grid2_STM32_M4.c, 545 :: 		
L_IR_Grid2_STM32_M4_ExtractOffsetParameters78:
;IR_Grid2_STM32_M4.c, 546 :: 		
0xCFBC	0xF6014344  ADDW	R3, R1, #3140
0xCFC0	0x006A    LSLS	R2, R5, #1
0xCFC2	0x189C    ADDS	R4, R3, R2
0xCFC4	0xF9B43000  LDRSH	R3, [R4, #0]
0xCFC8	0x2201    MOVS	R2, #1
0xCFCA	0xB212    SXTH	R2, R2
0xCFCC	0x40B2    LSLS	R2, R6
0xCFCE	0xB212    SXTH	R2, R2
0xCFD0	0x435A    MULS	R2, R3, R2
0xCFD2	0x8022    STRH	R2, [R4, #0]
;IR_Grid2_STM32_M4.c, 547 :: 		
0xCFD4	0xF6014344  ADDW	R3, R1, #3140
0xCFD8	0x006A    LSLS	R2, R5, #1
; p end address is: 20 (R5)
0xCFDA	0x189D    ADDS	R5, R3, R2
0xCFDC	0xAB01    ADD	R3, SP, #4
0xCFDE	0xEA4F024A  LSL	R2, R10, #1
0xCFE2	0x189A    ADDS	R2, R3, R2
0xCFE4	0xF9B22000  LDRSH	R2, [R2, #0]
0xCFE8	0xFA02F208  LSL	R2, R2, R8
0xCFEC	0xB212    SXTH	R2, R2
0xCFEE	0xEB090402  ADD	R4, R9, R2, LSL #0
0xCFF2	0xB224    SXTH	R4, R4
0xCFF4	0xAB0D    ADD	R3, SP, #52
0xCFF6	0xEA4F024B  LSL	R2, R11, #1
0xCFFA	0x189A    ADDS	R2, R3, R2
0xCFFC	0xF9B22000  LDRSH	R2, [R2, #0]
0xD000	0x40BA    LSLS	R2, R7
0xD002	0xB212    SXTH	R2, R2
0xD004	0x18A3    ADDS	R3, R4, R2
0xD006	0xB21B    SXTH	R3, R3
0xD008	0xF9B52000  LDRSH	R2, [R5, #0]
0xD00C	0x189A    ADDS	R2, R3, R2
0xD00E	0x802A    STRH	R2, [R5, #0]
;IR_Grid2_STM32_M4.c, 538 :: 		
0xD010	0xF10B0B01  ADD	R11, R11, #1
0xD014	0xFA0FFB8B  SXTH	R11, R11
;IR_Grid2_STM32_M4.c, 548 :: 		
; j end address is: 44 (R11)
0xD018	0xE7A7    B	L_IR_Grid2_STM32_M4_ExtractOffsetParameters75
L_IR_Grid2_STM32_M4_ExtractOffsetParameters76:
;IR_Grid2_STM32_M4.c, 536 :: 		
0xD01A	0xF10A0A01  ADD	R10, R10, #1
0xD01E	0xFA0FFA8A  SXTH	R10, R10
;IR_Grid2_STM32_M4.c, 549 :: 		
; eeData end address is: 0 (R0)
; mlx90640 end address is: 4 (R1)
; occRemScale end address is: 24 (R6)
; occColumnScale end address is: 28 (R7)
; occRowScale end address is: 32 (R8)
; offsetRef end address is: 36 (R9)
; i end address is: 40 (R10)
0xD022	0xE79B    B	L_IR_Grid2_STM32_M4_ExtractOffsetParameters72
L_IR_Grid2_STM32_M4_ExtractOffsetParameters73:
;IR_Grid2_STM32_M4.c, 550 :: 		
L_end_ExtractOffsetParameters:
0xD024	0xB01D    ADD	SP, SP, #116
0xD026	0x4770    BX	LR
; end of IR_Grid2_STM32_M4_ExtractOffsetParameters
IR_Grid2_STM32_M4_ExtractKtaPixelParameters:
;IR_Grid2_STM32_M4.c, 552 :: 		
; mlx90640 start address is: 4 (R1)
; eeData start address is: 0 (R0)
0xD028	0xB084    SUB	SP, SP, #16
0xD02A	0xF8CDE000  STR	LR, [SP, #0]
; mlx90640 end address is: 4 (R1)
; eeData end address is: 0 (R0)
; eeData start address is: 0 (R0)
; mlx90640 start address is: 4 (R1)
;IR_Grid2_STM32_M4.c, 554 :: 		
;IR_Grid2_STM32_M4.c, 567 :: 		
0xD02E	0xF200026C  ADDW	R2, R0, #108
0xD032	0x8812    LDRH	R2, [R2, #0]
0xD034	0xF402427F  AND	R2, R2, #65280
0xD038	0xB292    UXTH	R2, R2
0xD03A	0x0A12    LSRS	R2, R2, #8
; KtaRoCo start address is: 12 (R3)
0xD03C	0xB253    SXTB	R3, R2
;IR_Grid2_STM32_M4.c, 568 :: 		
0xD03E	0xB252    SXTB	R2, R2
0xD040	0x2A7F    CMP	R2, #127
0xD042	0xDD03    BLE	L_IR_Grid2_STM32_M4_ExtractKtaPixelParameters216
;IR_Grid2_STM32_M4.c, 570 :: 		
0xD044	0xF5A37280  SUB	R2, R3, #256
0xD048	0xB253    SXTB	R3, R2
; KtaRoCo end address is: 12 (R3)
;IR_Grid2_STM32_M4.c, 571 :: 		
0xD04A	0xE7FF    B	L_IR_Grid2_STM32_M4_ExtractKtaPixelParameters79
L_IR_Grid2_STM32_M4_ExtractKtaPixelParameters216:
;IR_Grid2_STM32_M4.c, 568 :: 		
;IR_Grid2_STM32_M4.c, 571 :: 		
L_IR_Grid2_STM32_M4_ExtractKtaPixelParameters79:
;IR_Grid2_STM32_M4.c, 572 :: 		
; KtaRoCo start address is: 12 (R3)
0xD04C	0xAA01    ADD	R2, SP, #4
0xD04E	0x7013    STRB	R3, [R2, #0]
; KtaRoCo end address is: 12 (R3)
;IR_Grid2_STM32_M4.c, 574 :: 		
0xD050	0xF200026C  ADDW	R2, R0, #108
0xD054	0x8812    LDRH	R2, [R2, #0]
0xD056	0xF00202FF  AND	R2, R2, #255
; KtaReCo start address is: 12 (R3)
0xD05A	0xB253    SXTB	R3, R2
;IR_Grid2_STM32_M4.c, 575 :: 		
0xD05C	0xB252    SXTB	R2, R2
0xD05E	0x2A7F    CMP	R2, #127
0xD060	0xDD03    BLE	L_IR_Grid2_STM32_M4_ExtractKtaPixelParameters217
;IR_Grid2_STM32_M4.c, 577 :: 		
0xD062	0xF5A37280  SUB	R2, R3, #256
0xD066	0xB253    SXTB	R3, R2
; KtaReCo end address is: 12 (R3)
;IR_Grid2_STM32_M4.c, 578 :: 		
0xD068	0xE7FF    B	L_IR_Grid2_STM32_M4_ExtractKtaPixelParameters80
L_IR_Grid2_STM32_M4_ExtractKtaPixelParameters217:
;IR_Grid2_STM32_M4.c, 575 :: 		
;IR_Grid2_STM32_M4.c, 578 :: 		
L_IR_Grid2_STM32_M4_ExtractKtaPixelParameters80:
;IR_Grid2_STM32_M4.c, 579 :: 		
; KtaReCo start address is: 12 (R3)
0xD06A	0xAA01    ADD	R2, SP, #4
0xD06C	0x1C92    ADDS	R2, R2, #2
0xD06E	0x7013    STRB	R3, [R2, #0]
; KtaReCo end address is: 12 (R3)
;IR_Grid2_STM32_M4.c, 581 :: 		
0xD070	0xF200026E  ADDW	R2, R0, #110
0xD074	0x8812    LDRH	R2, [R2, #0]
0xD076	0xF402427F  AND	R2, R2, #65280
0xD07A	0xB292    UXTH	R2, R2
0xD07C	0x0A12    LSRS	R2, R2, #8
; KtaRoCe start address is: 12 (R3)
0xD07E	0xB253    SXTB	R3, R2
;IR_Grid2_STM32_M4.c, 582 :: 		
0xD080	0xB252    SXTB	R2, R2
0xD082	0x2A7F    CMP	R2, #127
0xD084	0xDD03    BLE	L_IR_Grid2_STM32_M4_ExtractKtaPixelParameters218
;IR_Grid2_STM32_M4.c, 584 :: 		
0xD086	0xF5A37280  SUB	R2, R3, #256
0xD08A	0xB253    SXTB	R3, R2
; KtaRoCe end address is: 12 (R3)
;IR_Grid2_STM32_M4.c, 585 :: 		
0xD08C	0xE7FF    B	L_IR_Grid2_STM32_M4_ExtractKtaPixelParameters81
L_IR_Grid2_STM32_M4_ExtractKtaPixelParameters218:
;IR_Grid2_STM32_M4.c, 582 :: 		
;IR_Grid2_STM32_M4.c, 585 :: 		
L_IR_Grid2_STM32_M4_ExtractKtaPixelParameters81:
;IR_Grid2_STM32_M4.c, 586 :: 		
; KtaRoCe start address is: 12 (R3)
0xD08E	0xAA01    ADD	R2, SP, #4
0xD090	0x1C52    ADDS	R2, R2, #1
0xD092	0x7013    STRB	R3, [R2, #0]
; KtaRoCe end address is: 12 (R3)
;IR_Grid2_STM32_M4.c, 588 :: 		
0xD094	0xF200026E  ADDW	R2, R0, #110
0xD098	0x8812    LDRH	R2, [R2, #0]
0xD09A	0xF00202FF  AND	R2, R2, #255
; KtaReCe start address is: 12 (R3)
0xD09E	0xB253    SXTB	R3, R2
;IR_Grid2_STM32_M4.c, 589 :: 		
0xD0A0	0xB252    SXTB	R2, R2
0xD0A2	0x2A7F    CMP	R2, #127
0xD0A4	0xDD03    BLE	L_IR_Grid2_STM32_M4_ExtractKtaPixelParameters219
;IR_Grid2_STM32_M4.c, 591 :: 		
0xD0A6	0xF5A37280  SUB	R2, R3, #256
0xD0AA	0xB253    SXTB	R3, R2
; KtaReCe end address is: 12 (R3)
;IR_Grid2_STM32_M4.c, 592 :: 		
0xD0AC	0xE7FF    B	L_IR_Grid2_STM32_M4_ExtractKtaPixelParameters82
L_IR_Grid2_STM32_M4_ExtractKtaPixelParameters219:
;IR_Grid2_STM32_M4.c, 589 :: 		
;IR_Grid2_STM32_M4.c, 592 :: 		
L_IR_Grid2_STM32_M4_ExtractKtaPixelParameters82:
;IR_Grid2_STM32_M4.c, 593 :: 		
; KtaReCe start address is: 12 (R3)
0xD0AE	0xAA01    ADD	R2, SP, #4
0xD0B0	0x1CD2    ADDS	R2, R2, #3
0xD0B2	0x7013    STRB	R3, [R2, #0]
; KtaReCe end address is: 12 (R3)
;IR_Grid2_STM32_M4.c, 595 :: 		
0xD0B4	0xF2000270  ADDW	R2, R0, #112
0xD0B8	0x8812    LDRH	R2, [R2, #0]
0xD0BA	0xF00202F0  AND	R2, R2, #240
0xD0BE	0xB292    UXTH	R2, R2
0xD0C0	0x0912    LSRS	R2, R2, #4
0xD0C2	0xB292    UXTH	R2, R2
0xD0C4	0x3208    ADDS	R2, #8
; ktaScale1 start address is: 32 (R8)
0xD0C6	0xFA5FF882  UXTB	R8, R2
;IR_Grid2_STM32_M4.c, 596 :: 		
0xD0CA	0xF2000270  ADDW	R2, R0, #112
0xD0CE	0x8812    LDRH	R2, [R2, #0]
0xD0D0	0xF002020F  AND	R2, R2, #15
; ktaScale2 start address is: 36 (R9)
0xD0D4	0xFA5FF982  UXTB	R9, R2
;IR_Grid2_STM32_M4.c, 598 :: 		
; i start address is: 40 (R10)
0xD0D8	0xF2400A00  MOVW	R10, #0
0xD0DC	0xFA0FFA8A  SXTH	R10, R10
; eeData end address is: 0 (R0)
; mlx90640 end address is: 4 (R1)
; ktaScale1 end address is: 32 (R8)
; ktaScale2 end address is: 36 (R9)
; i end address is: 40 (R10)
0xD0E0	0x4606    MOV	R6, R0
0xD0E2	0x460F    MOV	R7, R1
L_IR_Grid2_STM32_M4_ExtractKtaPixelParameters83:
; i start address is: 40 (R10)
; ktaScale2 start address is: 36 (R9)
; ktaScale1 start address is: 32 (R8)
; mlx90640 start address is: 28 (R7)
; eeData start address is: 24 (R6)
0xD0E4	0xF1BA0F18  CMP	R10, #24
0xD0E8	0xF28080AB  BGE	L_IR_Grid2_STM32_M4_ExtractKtaPixelParameters84
;IR_Grid2_STM32_M4.c, 600 :: 		
; j start address is: 44 (R11)
0xD0EC	0xF2400B00  MOVW	R11, #0
0xD0F0	0xFA0FFB8B  SXTH	R11, R11
; eeData end address is: 24 (R6)
; mlx90640 end address is: 28 (R7)
; ktaScale1 end address is: 32 (R8)
; ktaScale2 end address is: 36 (R9)
; j end address is: 44 (R11)
; i end address is: 40 (R10)
L_IR_Grid2_STM32_M4_ExtractKtaPixelParameters86:
; j start address is: 44 (R11)
; eeData start address is: 24 (R6)
; mlx90640 start address is: 28 (R7)
; ktaScale1 start address is: 32 (R8)
; ktaScale2 start address is: 36 (R9)
; i start address is: 40 (R10)
0xD0F4	0xF1BB0F20  CMP	R11, #32
0xD0F8	0xF280809E  BGE	L_IR_Grid2_STM32_M4_ExtractKtaPixelParameters87
;IR_Grid2_STM32_M4.c, 602 :: 		
0xD0FC	0xEA4F124A  LSL	R2, R10, #5
0xD100	0xB212    SXTH	R2, R2
0xD102	0xEB02050B  ADD	R5, R2, R11, LSL #0
0xD106	0xB22D    SXTH	R5, R5
; p start address is: 48 (R12)
0xD108	0xFA0FFC85  SXTH	R12, R5
;IR_Grid2_STM32_M4.c, 603 :: 		
0xD10C	0x2220    MOVS	R2, #32
0xD10E	0xB212    SXTH	R2, R2
0xD110	0xFB95F3F2  SDIV	R3, R5, R2
0xD114	0xB21B    SXTH	R3, R3
0xD116	0x2240    MOVS	R2, #64
0xD118	0xB212    SXTH	R2, R2
0xD11A	0xFB95F2F2  SDIV	R2, R5, R2
0xD11E	0xB212    SXTH	R2, R2
0xD120	0x0052    LSLS	R2, R2, #1
0xD122	0xB212    SXTH	R2, R2
0xD124	0x1A9A    SUB	R2, R3, R2
0xD126	0xB212    SXTH	R2, R2
0xD128	0x0054    LSLS	R4, R2, #1
0xD12A	0xB224    SXTH	R4, R4
0xD12C	0x2302    MOVS	R3, #2
0xD12E	0xB21B    SXTH	R3, R3
0xD130	0xFB95F2F3  SDIV	R2, R5, R3
0xD134	0xFB035212  MLS	R2, R3, R2, R5
0xD138	0xB212    SXTH	R2, R2
0xD13A	0x18A2    ADDS	R2, R4, R2
; split start address is: 0 (R0)
0xD13C	0xB2D0    UXTB	R0, R2
;IR_Grid2_STM32_M4.c, 604 :: 		
0xD13E	0xF2412244  MOVW	R2, #4676
0xD142	0x18BB    ADDS	R3, R7, R2
0xD144	0x00AA    LSLS	R2, R5, #2
0xD146	0x189B    ADDS	R3, R3, R2
0xD148	0xF2050240  ADDW	R2, R5, #64
0xD14C	0xB212    SXTH	R2, R2
0xD14E	0x0052    LSLS	R2, R2, #1
0xD150	0x18B2    ADDS	R2, R6, R2
0xD152	0x8812    LDRH	R2, [R2, #0]
0xD154	0xF002020E  AND	R2, R2, #14
0xD158	0xB292    UXTH	R2, R2
0xD15A	0x0852    LSRS	R2, R2, #1
0xD15C	0xB292    UXTH	R2, R2
0xD15E	0xEE002A10  VMOV	S0, R2
0xD162	0xEEB80A40  VCVT.F32.U32	S0, S0
0xD166	0xED030A00  VSTR.32	S0, [R3, #0]
;IR_Grid2_STM32_M4.c, 605 :: 		
0xD16A	0xF2412244  MOVW	R2, #4676
0xD16E	0x18BB    ADDS	R3, R7, R2
0xD170	0xEA4F028C  LSL	R2, R12, #2
0xD174	0x189A    ADDS	R2, R3, R2
0xD176	0xED520A00  VLDR.32	S1, [R2, #0]
0xD17A	0xEEB00A08  VMOV.F32	S0, #3
0xD17E	0xEEF40AC0  VCMPE.F32	S1, S0
0xD182	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0xD186	0xDD0D    BLE	L_IR_Grid2_STM32_M4_ExtractKtaPixelParameters89
;IR_Grid2_STM32_M4.c, 607 :: 		
0xD188	0xF2412244  MOVW	R2, #4676
0xD18C	0x18BB    ADDS	R3, R7, R2
0xD18E	0xEA4F028C  LSL	R2, R12, #2
0xD192	0x189B    ADDS	R3, R3, R2
0xD194	0xED530A00  VLDR.32	S1, [R3, #0]
0xD198	0xEEB20A00  VMOV.F32	S0, #8
0xD19C	0xEE300AC0  VSUB.F32	S0, S1, S0
0xD1A0	0xED030A00  VSTR.32	S0, [R3, #0]
;IR_Grid2_STM32_M4.c, 608 :: 		
L_IR_Grid2_STM32_M4_ExtractKtaPixelParameters89:
;IR_Grid2_STM32_M4.c, 609 :: 		
0xD1A4	0xF2412244  MOVW	R2, #4676
0xD1A8	0x18BB    ADDS	R3, R7, R2
0xD1AA	0xEA4F028C  LSL	R2, R12, #2
0xD1AE	0x189C    ADDS	R4, R3, R2
0xD1B0	0xED540A00  VLDR.32	S1, [R4, #0]
0xD1B4	0x2201    MOVS	R2, #1
0xD1B6	0xB212    SXTH	R2, R2
0xD1B8	0xFA02F209  LSL	R2, R2, R9
0xD1BC	0xB212    SXTH	R2, R2
0xD1BE	0xEE002A10  VMOV	S0, R2
0xD1C2	0xEEB80AC0  VCVT.F32.S32	S0, S0
0xD1C6	0xEE200A80  VMUL.F32	S0, S1, S0
0xD1CA	0xED040A00  VSTR.32	S0, [R4, #0]
;IR_Grid2_STM32_M4.c, 610 :: 		
0xD1CE	0xF2412244  MOVW	R2, #4676
0xD1D2	0x18BB    ADDS	R3, R7, R2
0xD1D4	0xEA4F028C  LSL	R2, R12, #2
0xD1D8	0x189C    ADDS	R4, R3, R2
0xD1DA	0xAA01    ADD	R2, SP, #4
0xD1DC	0x1812    ADDS	R2, R2, R0
; split end address is: 0 (R0)
0xD1DE	0xF9922000  LDRSB	R2, [R2, #0]
0xD1E2	0xEE002A90  VMOV	S1, R2
0xD1E6	0xEEF80AE0  VCVT.F32.S32	S1, S1
0xD1EA	0xED140A00  VLDR.32	S0, [R4, #0]
0xD1EE	0xEE300A80  VADD.F32	S0, S1, S0
0xD1F2	0xED040A00  VSTR.32	S0, [R4, #0]
;IR_Grid2_STM32_M4.c, 611 :: 		
0xD1F6	0xF2412244  MOVW	R2, #4676
0xD1FA	0x18BB    ADDS	R3, R7, R2
0xD1FC	0xEA4F028C  LSL	R2, R12, #2
; p end address is: 48 (R12)
0xD200	0x189A    ADDS	R2, R3, R2
0xD202	0x9203    STR	R2, [SP, #12]
0xD204	0xED120A00  VLDR.32	S0, [R2, #0]
0xD208	0xED8D0A02  VSTR.32	S0, [SP, #8]
0xD20C	0xEE008A10  VMOV	S0, R8
0xD210	0xEEB80A40  VCVT.F32.U32	S0, S0
0xD214	0xEEF00A40  VMOV.F32	S1, S0
0xD218	0xEEB00A00  VMOV.F32	S0, #2
0xD21C	0xF7FCFE0E  BL	IR_Grid2_STM32_M4__pow+0
0xD220	0xEDDD0A02  VLDR.32	S1, [SP, #8]
0xD224	0xEE800A80  VDIV.F32	S0, S1, S0
0xD228	0x9A03    LDR	R2, [SP, #12]
0xD22A	0xED020A00  VSTR.32	S0, [R2, #0]
;IR_Grid2_STM32_M4.c, 600 :: 		
0xD22E	0xF10B0B01  ADD	R11, R11, #1
0xD232	0xFA0FFB8B  SXTH	R11, R11
;IR_Grid2_STM32_M4.c, 612 :: 		
; j end address is: 44 (R11)
0xD236	0xE75D    B	L_IR_Grid2_STM32_M4_ExtractKtaPixelParameters86
L_IR_Grid2_STM32_M4_ExtractKtaPixelParameters87:
;IR_Grid2_STM32_M4.c, 598 :: 		
0xD238	0xF10A0A01  ADD	R10, R10, #1
0xD23C	0xFA0FFA8A  SXTH	R10, R10
;IR_Grid2_STM32_M4.c, 613 :: 		
; eeData end address is: 24 (R6)
; mlx90640 end address is: 28 (R7)
; ktaScale1 end address is: 32 (R8)
; ktaScale2 end address is: 36 (R9)
; i end address is: 40 (R10)
0xD240	0xE750    B	L_IR_Grid2_STM32_M4_ExtractKtaPixelParameters83
L_IR_Grid2_STM32_M4_ExtractKtaPixelParameters84:
;IR_Grid2_STM32_M4.c, 614 :: 		
L_end_ExtractKtaPixelParameters:
0xD242	0xF8DDE000  LDR	LR, [SP, #0]
0xD246	0xB004    ADD	SP, SP, #16
0xD248	0x4770    BX	LR
; end of IR_Grid2_STM32_M4_ExtractKtaPixelParameters
IR_Grid2_STM32_M4_ExtractKvPixelParameters:
;IR_Grid2_STM32_M4.c, 616 :: 		
; mlx90640 start address is: 4 (R1)
; eeData start address is: 0 (R0)
0xDAC0	0xB084    SUB	SP, SP, #16
0xDAC2	0xF8CDE000  STR	LR, [SP, #0]
; mlx90640 end address is: 4 (R1)
; eeData end address is: 0 (R0)
; eeData start address is: 0 (R0)
; mlx90640 start address is: 4 (R1)
;IR_Grid2_STM32_M4.c, 618 :: 		
;IR_Grid2_STM32_M4.c, 630 :: 		
0xDAC6	0xF2000268  ADDW	R2, R0, #104
0xDACA	0x8812    LDRH	R2, [R2, #0]
0xDACC	0xF4024270  AND	R2, R2, #61440
0xDAD0	0xB292    UXTH	R2, R2
0xDAD2	0x0B12    LSRS	R2, R2, #12
; KvRoCo start address is: 12 (R3)
0xDAD4	0xB253    SXTB	R3, R2
;IR_Grid2_STM32_M4.c, 631 :: 		
0xDAD6	0xB252    SXTB	R2, R2
0xDAD8	0x2A07    CMP	R2, #7
0xDADA	0xDD03    BLE	L_IR_Grid2_STM32_M4_ExtractKvPixelParameters220
;IR_Grid2_STM32_M4.c, 633 :: 		
0xDADC	0xF2A30210  SUBW	R2, R3, #16
0xDAE0	0xB253    SXTB	R3, R2
; KvRoCo end address is: 12 (R3)
;IR_Grid2_STM32_M4.c, 634 :: 		
0xDAE2	0xE7FF    B	L_IR_Grid2_STM32_M4_ExtractKvPixelParameters90
L_IR_Grid2_STM32_M4_ExtractKvPixelParameters220:
;IR_Grid2_STM32_M4.c, 631 :: 		
;IR_Grid2_STM32_M4.c, 634 :: 		
L_IR_Grid2_STM32_M4_ExtractKvPixelParameters90:
;IR_Grid2_STM32_M4.c, 635 :: 		
; KvRoCo start address is: 12 (R3)
0xDAE4	0xAA01    ADD	R2, SP, #4
0xDAE6	0x7013    STRB	R3, [R2, #0]
; KvRoCo end address is: 12 (R3)
;IR_Grid2_STM32_M4.c, 637 :: 		
0xDAE8	0xF2000268  ADDW	R2, R0, #104
0xDAEC	0x8812    LDRH	R2, [R2, #0]
0xDAEE	0xF4026270  AND	R2, R2, #3840
0xDAF2	0xB292    UXTH	R2, R2
0xDAF4	0x0A12    LSRS	R2, R2, #8
; KvReCo start address is: 12 (R3)
0xDAF6	0xB253    SXTB	R3, R2
;IR_Grid2_STM32_M4.c, 638 :: 		
0xDAF8	0xB252    SXTB	R2, R2
0xDAFA	0x2A07    CMP	R2, #7
0xDAFC	0xDD03    BLE	L_IR_Grid2_STM32_M4_ExtractKvPixelParameters221
;IR_Grid2_STM32_M4.c, 640 :: 		
0xDAFE	0xF2A30210  SUBW	R2, R3, #16
0xDB02	0xB253    SXTB	R3, R2
; KvReCo end address is: 12 (R3)
;IR_Grid2_STM32_M4.c, 641 :: 		
0xDB04	0xE7FF    B	L_IR_Grid2_STM32_M4_ExtractKvPixelParameters91
L_IR_Grid2_STM32_M4_ExtractKvPixelParameters221:
;IR_Grid2_STM32_M4.c, 638 :: 		
;IR_Grid2_STM32_M4.c, 641 :: 		
L_IR_Grid2_STM32_M4_ExtractKvPixelParameters91:
;IR_Grid2_STM32_M4.c, 642 :: 		
; KvReCo start address is: 12 (R3)
0xDB06	0xAA01    ADD	R2, SP, #4
0xDB08	0x1C92    ADDS	R2, R2, #2
0xDB0A	0x7013    STRB	R3, [R2, #0]
; KvReCo end address is: 12 (R3)
;IR_Grid2_STM32_M4.c, 644 :: 		
0xDB0C	0xF2000268  ADDW	R2, R0, #104
0xDB10	0x8812    LDRH	R2, [R2, #0]
0xDB12	0xF00202F0  AND	R2, R2, #240
0xDB16	0xB292    UXTH	R2, R2
0xDB18	0x0912    LSRS	R2, R2, #4
; KvRoCe start address is: 12 (R3)
0xDB1A	0xB253    SXTB	R3, R2
;IR_Grid2_STM32_M4.c, 645 :: 		
0xDB1C	0xB252    SXTB	R2, R2
0xDB1E	0x2A07    CMP	R2, #7
0xDB20	0xDD03    BLE	L_IR_Grid2_STM32_M4_ExtractKvPixelParameters222
;IR_Grid2_STM32_M4.c, 647 :: 		
0xDB22	0xF2A30210  SUBW	R2, R3, #16
0xDB26	0xB253    SXTB	R3, R2
; KvRoCe end address is: 12 (R3)
;IR_Grid2_STM32_M4.c, 648 :: 		
0xDB28	0xE7FF    B	L_IR_Grid2_STM32_M4_ExtractKvPixelParameters92
L_IR_Grid2_STM32_M4_ExtractKvPixelParameters222:
;IR_Grid2_STM32_M4.c, 645 :: 		
;IR_Grid2_STM32_M4.c, 648 :: 		
L_IR_Grid2_STM32_M4_ExtractKvPixelParameters92:
;IR_Grid2_STM32_M4.c, 649 :: 		
; KvRoCe start address is: 12 (R3)
0xDB2A	0xAA01    ADD	R2, SP, #4
0xDB2C	0x1C52    ADDS	R2, R2, #1
0xDB2E	0x7013    STRB	R3, [R2, #0]
; KvRoCe end address is: 12 (R3)
;IR_Grid2_STM32_M4.c, 651 :: 		
0xDB30	0xF2000268  ADDW	R2, R0, #104
0xDB34	0x8812    LDRH	R2, [R2, #0]
0xDB36	0xF002020F  AND	R2, R2, #15
; KvReCe start address is: 12 (R3)
0xDB3A	0xB253    SXTB	R3, R2
;IR_Grid2_STM32_M4.c, 652 :: 		
0xDB3C	0xB252    SXTB	R2, R2
0xDB3E	0x2A07    CMP	R2, #7
0xDB40	0xDD03    BLE	L_IR_Grid2_STM32_M4_ExtractKvPixelParameters223
;IR_Grid2_STM32_M4.c, 654 :: 		
0xDB42	0xF2A30210  SUBW	R2, R3, #16
0xDB46	0xB253    SXTB	R3, R2
; KvReCe end address is: 12 (R3)
;IR_Grid2_STM32_M4.c, 655 :: 		
0xDB48	0xE7FF    B	L_IR_Grid2_STM32_M4_ExtractKvPixelParameters93
L_IR_Grid2_STM32_M4_ExtractKvPixelParameters223:
;IR_Grid2_STM32_M4.c, 652 :: 		
;IR_Grid2_STM32_M4.c, 655 :: 		
L_IR_Grid2_STM32_M4_ExtractKvPixelParameters93:
;IR_Grid2_STM32_M4.c, 656 :: 		
; KvReCe start address is: 12 (R3)
0xDB4A	0xAA01    ADD	R2, SP, #4
0xDB4C	0x1CD2    ADDS	R2, R2, #3
0xDB4E	0x7013    STRB	R3, [R2, #0]
; KvReCe end address is: 12 (R3)
;IR_Grid2_STM32_M4.c, 658 :: 		
0xDB50	0xF2000270  ADDW	R2, R0, #112
; eeData end address is: 0 (R0)
0xDB54	0x8812    LDRH	R2, [R2, #0]
0xDB56	0xF4026270  AND	R2, R2, #3840
0xDB5A	0xB292    UXTH	R2, R2
0xDB5C	0x0A12    LSRS	R2, R2, #8
; kvScale start address is: 32 (R8)
0xDB5E	0xFA5FF882  UXTB	R8, R2
;IR_Grid2_STM32_M4.c, 661 :: 		
; i start address is: 36 (R9)
0xDB62	0xF2400900  MOVW	R9, #0
0xDB66	0xFA0FF989  SXTH	R9, R9
; mlx90640 end address is: 4 (R1)
; kvScale end address is: 32 (R8)
; i end address is: 36 (R9)
0xDB6A	0x460F    MOV	R7, R1
L_IR_Grid2_STM32_M4_ExtractKvPixelParameters94:
; i start address is: 36 (R9)
; kvScale start address is: 32 (R8)
; mlx90640 start address is: 28 (R7)
0xDB6C	0xF1B90F18  CMP	R9, #24
0xDB70	0xDA5B    BGE	L_IR_Grid2_STM32_M4_ExtractKvPixelParameters95
;IR_Grid2_STM32_M4.c, 663 :: 		
; j start address is: 40 (R10)
0xDB72	0xF2400A00  MOVW	R10, #0
0xDB76	0xFA0FFA8A  SXTH	R10, R10
; mlx90640 end address is: 28 (R7)
; kvScale end address is: 32 (R8)
; j end address is: 40 (R10)
; i end address is: 36 (R9)
L_IR_Grid2_STM32_M4_ExtractKvPixelParameters97:
; j start address is: 40 (R10)
; mlx90640 start address is: 28 (R7)
; kvScale start address is: 32 (R8)
; i start address is: 36 (R9)
0xDB7A	0xF1BA0F20  CMP	R10, #32
0xDB7E	0xDA4F    BGE	L_IR_Grid2_STM32_M4_ExtractKvPixelParameters98
;IR_Grid2_STM32_M4.c, 665 :: 		
0xDB80	0xEA4F1249  LSL	R2, R9, #5
0xDB84	0xB212    SXTH	R2, R2
0xDB86	0xEB02060A  ADD	R6, R2, R10, LSL #0
0xDB8A	0xB236    SXTH	R6, R6
; p start address is: 0 (R0)
0xDB8C	0xB230    SXTH	R0, R6
;IR_Grid2_STM32_M4.c, 666 :: 		
0xDB8E	0x2220    MOVS	R2, #32
0xDB90	0xB212    SXTH	R2, R2
0xDB92	0xFB96F3F2  SDIV	R3, R6, R2
0xDB96	0xB21B    SXTH	R3, R3
0xDB98	0x2240    MOVS	R2, #64
0xDB9A	0xB212    SXTH	R2, R2
0xDB9C	0xFB96F2F2  SDIV	R2, R6, R2
0xDBA0	0xB212    SXTH	R2, R2
0xDBA2	0x0052    LSLS	R2, R2, #1
0xDBA4	0xB212    SXTH	R2, R2
0xDBA6	0x1A9A    SUB	R2, R3, R2
0xDBA8	0xB212    SXTH	R2, R2
0xDBAA	0x0054    LSLS	R4, R2, #1
0xDBAC	0xB224    SXTH	R4, R4
0xDBAE	0x2302    MOVS	R3, #2
0xDBB0	0xB21B    SXTH	R3, R3
0xDBB2	0xFB96F2F3  SDIV	R2, R6, R3
0xDBB6	0xFB036212  MLS	R2, R3, R2, R6
0xDBBA	0xB212    SXTH	R2, R2
0xDBBC	0x18A5    ADDS	R5, R4, R2
0xDBBE	0xB22D    SXTH	R5, R5
;IR_Grid2_STM32_M4.c, 667 :: 		
0xDBC0	0xF6416244  MOVW	R2, #7748
0xDBC4	0x18BB    ADDS	R3, R7, R2
0xDBC6	0x00B2    LSLS	R2, R6, #2
0xDBC8	0x189C    ADDS	R4, R3, R2
0xDBCA	0xAB01    ADD	R3, SP, #4
0xDBCC	0xB2EA    UXTB	R2, R5
0xDBCE	0x189A    ADDS	R2, R3, R2
0xDBD0	0xF9922000  LDRSB	R2, [R2, #0]
0xDBD4	0xEE002A10  VMOV	S0, R2
0xDBD8	0xEEB80AC0  VCVT.F32.S32	S0, S0
0xDBDC	0xED040A00  VSTR.32	S0, [R4, #0]
;IR_Grid2_STM32_M4.c, 668 :: 		
0xDBE0	0xF6416244  MOVW	R2, #7748
0xDBE4	0x18BB    ADDS	R3, R7, R2
0xDBE6	0x0082    LSLS	R2, R0, #2
; p end address is: 0 (R0)
0xDBE8	0x189A    ADDS	R2, R3, R2
0xDBEA	0x9203    STR	R2, [SP, #12]
0xDBEC	0xED120A00  VLDR.32	S0, [R2, #0]
0xDBF0	0xED8D0A02  VSTR.32	S0, [SP, #8]
0xDBF4	0xEE008A10  VMOV	S0, R8
0xDBF8	0xEEB80A40  VCVT.F32.U32	S0, S0
0xDBFC	0xEEF00A40  VMOV.F32	S1, S0
0xDC00	0xEEB00A00  VMOV.F32	S0, #2
0xDC04	0xF7FCF91A  BL	IR_Grid2_STM32_M4__pow+0
0xDC08	0xEDDD0A02  VLDR.32	S1, [SP, #8]
0xDC0C	0xEE800A80  VDIV.F32	S0, S1, S0
0xDC10	0x9A03    LDR	R2, [SP, #12]
0xDC12	0xED020A00  VSTR.32	S0, [R2, #0]
;IR_Grid2_STM32_M4.c, 663 :: 		
0xDC16	0xF10A0A01  ADD	R10, R10, #1
0xDC1A	0xFA0FFA8A  SXTH	R10, R10
;IR_Grid2_STM32_M4.c, 669 :: 		
; j end address is: 40 (R10)
0xDC1E	0xE7AC    B	L_IR_Grid2_STM32_M4_ExtractKvPixelParameters97
L_IR_Grid2_STM32_M4_ExtractKvPixelParameters98:
;IR_Grid2_STM32_M4.c, 661 :: 		
0xDC20	0xF1090901  ADD	R9, R9, #1
0xDC24	0xFA0FF989  SXTH	R9, R9
;IR_Grid2_STM32_M4.c, 670 :: 		
; mlx90640 end address is: 28 (R7)
; kvScale end address is: 32 (R8)
; i end address is: 36 (R9)
0xDC28	0xE7A0    B	L_IR_Grid2_STM32_M4_ExtractKvPixelParameters94
L_IR_Grid2_STM32_M4_ExtractKvPixelParameters95:
;IR_Grid2_STM32_M4.c, 671 :: 		
L_end_ExtractKvPixelParameters:
0xDC2A	0xF8DDE000  LDR	LR, [SP, #0]
0xDC2E	0xB004    ADD	SP, SP, #16
0xDC30	0x4770    BX	LR
; end of IR_Grid2_STM32_M4_ExtractKvPixelParameters
IR_Grid2_STM32_M4_ExtractCPParameters:
;IR_Grid2_STM32_M4.c, 673 :: 		
; mlx90640 start address is: 4 (R1)
; eeData start address is: 0 (R0)
0xDC34	0xB086    SUB	SP, SP, #24
0xDC36	0xF8CDE000  STR	LR, [SP, #0]
0xDC3A	0x4606    MOV	R6, R0
0xDC3C	0x460F    MOV	R7, R1
; mlx90640 end address is: 4 (R1)
; eeData end address is: 0 (R0)
; eeData start address is: 24 (R6)
; mlx90640 start address is: 28 (R7)
;IR_Grid2_STM32_M4.c, 683 :: 		
0xDC3E	0xF2060240  ADDW	R2, R6, #64
0xDC42	0x8812    LDRH	R2, [R2, #0]
0xDC44	0xF4024270  AND	R2, R2, #61440
0xDC48	0xB292    UXTH	R2, R2
0xDC4A	0x0B12    LSRS	R2, R2, #12
0xDC4C	0xB292    UXTH	R2, R2
0xDC4E	0x321B    ADDS	R2, #27
; alphaScale start address is: 0 (R0)
0xDC50	0xB2D0    UXTB	R0, R2
;IR_Grid2_STM32_M4.c, 685 :: 		
0xDC52	0xAC03    ADD	R4, SP, #12
0xDC54	0xF2060274  ADDW	R2, R6, #116
0xDC58	0x8813    LDRH	R3, [R2, #0]
0xDC5A	0xF24032FF  MOVW	R2, #1023
0xDC5E	0xEA030202  AND	R2, R3, R2, LSL #0
0xDC62	0x8022    STRH	R2, [R4, #0]
;IR_Grid2_STM32_M4.c, 686 :: 		
0xDC64	0xF9B43000  LDRSH	R3, [R4, #0]
0xDC68	0xF24012FF  MOVW	R2, #511
0xDC6C	0x4293    CMP	R3, R2
0xDC6E	0xDD05    BLE	L_IR_Grid2_STM32_M4_ExtractCPParameters100
;IR_Grid2_STM32_M4.c, 688 :: 		
0xDC70	0xAB03    ADD	R3, SP, #12
0xDC72	0xF9B32000  LDRSH	R2, [R3, #0]
0xDC76	0xF5A26280  SUB	R2, R2, #1024
0xDC7A	0x801A    STRH	R2, [R3, #0]
;IR_Grid2_STM32_M4.c, 689 :: 		
L_IR_Grid2_STM32_M4_ExtractCPParameters100:
;IR_Grid2_STM32_M4.c, 691 :: 		
0xDC7C	0xAC03    ADD	R4, SP, #12
0xDC7E	0x1CA3    ADDS	R3, R4, #2
0xDC80	0xF2060274  ADDW	R2, R6, #116
0xDC84	0x8812    LDRH	R2, [R2, #0]
0xDC86	0xF402427C  AND	R2, R2, #64512
0xDC8A	0xB292    UXTH	R2, R2
0xDC8C	0x0A92    LSRS	R2, R2, #10
0xDC8E	0x801A    STRH	R2, [R3, #0]
;IR_Grid2_STM32_M4.c, 692 :: 		
0xDC90	0x1CA2    ADDS	R2, R4, #2
0xDC92	0xF9B22000  LDRSH	R2, [R2, #0]
0xDC96	0x2A1F    CMP	R2, #31
0xDC98	0xDD06    BLE	L_IR_Grid2_STM32_M4_ExtractCPParameters101
;IR_Grid2_STM32_M4.c, 694 :: 		
0xDC9A	0xAA03    ADD	R2, SP, #12
0xDC9C	0x1C93    ADDS	R3, R2, #2
0xDC9E	0x1C92    ADDS	R2, R2, #2
0xDCA0	0xF9B22000  LDRSH	R2, [R2, #0]
0xDCA4	0x3A40    SUBS	R2, #64
0xDCA6	0x801A    STRH	R2, [R3, #0]
;IR_Grid2_STM32_M4.c, 695 :: 		
L_IR_Grid2_STM32_M4_ExtractCPParameters101:
;IR_Grid2_STM32_M4.c, 696 :: 		
0xDCA8	0xAD03    ADD	R5, SP, #12
0xDCAA	0x1CAC    ADDS	R4, R5, #2
0xDCAC	0x1CAA    ADDS	R2, R5, #2
0xDCAE	0xF9B23000  LDRSH	R3, [R2, #0]
0xDCB2	0xF9B52000  LDRSH	R2, [R5, #0]
0xDCB6	0x189A    ADDS	R2, R3, R2
0xDCB8	0x8022    STRH	R2, [R4, #0]
;IR_Grid2_STM32_M4.c, 698 :: 		
0xDCBA	0xAC01    ADD	R4, SP, #4
0xDCBC	0xF2060272  ADDW	R2, R6, #114
0xDCC0	0x8813    LDRH	R3, [R2, #0]
0xDCC2	0xF24032FF  MOVW	R2, #1023
0xDCC6	0xEA030202  AND	R2, R3, R2, LSL #0
0xDCCA	0xB292    UXTH	R2, R2
0xDCCC	0xEE002A10  VMOV	S0, R2
0xDCD0	0xEEB80A40  VCVT.F32.U32	S0, S0
0xDCD4	0xED040A00  VSTR.32	S0, [R4, #0]
;IR_Grid2_STM32_M4.c, 699 :: 		
0xDCD8	0xED540A00  VLDR.32	S1, [R4, #0]
0xDCDC	0x4A82    LDR	R2, [PC, #520]
0xDCDE	0xEE002A10  VMOV	S0, R2
0xDCE2	0xEEF40AC0  VCMPE.F32	S1, S0
0xDCE6	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0xDCEA	0xDD0A    BLE	L_IR_Grid2_STM32_M4_ExtractCPParameters102
;IR_Grid2_STM32_M4.c, 701 :: 		
0xDCEC	0xAB01    ADD	R3, SP, #4
0xDCEE	0xED530A00  VLDR.32	S1, [R3, #0]
0xDCF2	0xF04F4289  MOV	R2, #1149239296
0xDCF6	0xEE002A10  VMOV	S0, R2
0xDCFA	0xEE300AC0  VSUB.F32	S0, S1, S0
0xDCFE	0xED030A00  VSTR.32	S0, [R3, #0]
;IR_Grid2_STM32_M4.c, 702 :: 		
L_IR_Grid2_STM32_M4_ExtractCPParameters102:
;IR_Grid2_STM32_M4.c, 703 :: 		
0xDD02	0xAB01    ADD	R3, SP, #4
0xDD04	0x461A    MOV	R2, R3
0xDD06	0x9205    STR	R2, [SP, #20]
0xDD08	0xED130A00  VLDR.32	S0, [R3, #0]
0xDD0C	0xED8D0A04  VSTR.32	S0, [SP, #16]
0xDD10	0xEE000A10  VMOV	S0, R0
0xDD14	0xEEB80A40  VCVT.F32.U32	S0, S0
; alphaScale end address is: 0 (R0)
0xDD18	0xEEF00A40  VMOV.F32	S1, S0
0xDD1C	0xEEB00A00  VMOV.F32	S0, #2
0xDD20	0xF7FCF88C  BL	IR_Grid2_STM32_M4__pow+0
0xDD24	0xEDDD0A04  VLDR.32	S1, [SP, #16]
0xDD28	0xEE800A80  VDIV.F32	S0, S1, S0
0xDD2C	0x9A05    LDR	R2, [SP, #20]
0xDD2E	0xED020A00  VSTR.32	S0, [R2, #0]
;IR_Grid2_STM32_M4.c, 705 :: 		
0xDD32	0xAC01    ADD	R4, SP, #4
0xDD34	0x1D23    ADDS	R3, R4, #4
0xDD36	0xF2060272  ADDW	R2, R6, #114
0xDD3A	0x8812    LDRH	R2, [R2, #0]
0xDD3C	0xF402427C  AND	R2, R2, #64512
0xDD40	0xB292    UXTH	R2, R2
0xDD42	0x0A92    LSRS	R2, R2, #10
0xDD44	0xB292    UXTH	R2, R2
0xDD46	0xEE002A10  VMOV	S0, R2
0xDD4A	0xEEB80A40  VCVT.F32.U32	S0, S0
0xDD4E	0xED030A00  VSTR.32	S0, [R3, #0]
;IR_Grid2_STM32_M4.c, 706 :: 		
0xDD52	0x1D22    ADDS	R2, R4, #4
0xDD54	0xED520A00  VLDR.32	S1, [R2, #0]
0xDD58	0xEEB30A0F  VMOV.F32	S0, #31
0xDD5C	0xEEF40AC0  VCMPE.F32	S1, S0
0xDD60	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0xDD64	0xDD0C    BLE	L_IR_Grid2_STM32_M4_ExtractCPParameters103
;IR_Grid2_STM32_M4.c, 708 :: 		
0xDD66	0xAA01    ADD	R2, SP, #4
0xDD68	0x1D13    ADDS	R3, R2, #4
0xDD6A	0x1D12    ADDS	R2, R2, #4
0xDD6C	0xED520A00  VLDR.32	S1, [R2, #0]
0xDD70	0xF04F4285  MOV	R2, #1115684864
0xDD74	0xEE002A10  VMOV	S0, R2
0xDD78	0xEE300AC0  VSUB.F32	S0, S1, S0
0xDD7C	0xED030A00  VSTR.32	S0, [R3, #0]
;IR_Grid2_STM32_M4.c, 709 :: 		
L_IR_Grid2_STM32_M4_ExtractCPParameters103:
;IR_Grid2_STM32_M4.c, 710 :: 		
0xDD80	0xAC01    ADD	R4, SP, #4
0xDD82	0x1D23    ADDS	R3, R4, #4
0xDD84	0x1D22    ADDS	R2, R4, #4
0xDD86	0xED520A00  VLDR.32	S1, [R2, #0]
0xDD8A	0xF04F4286  MOV	R2, #1124073472
0xDD8E	0xEE002A10  VMOV	S0, R2
0xDD92	0xEEC00A80  VDIV.F32	S1, S1, S0
0xDD96	0xEEB70A00  VMOV.F32	S0, #1
0xDD9A	0xEE700A20  VADD.F32	S1, S0, S1
0xDD9E	0xED140A00  VLDR.32	S0, [R4, #0]
0xDDA2	0xEE200A80  VMUL.F32	S0, S1, S0
0xDDA6	0xED030A00  VSTR.32	S0, [R3, #0]
;IR_Grid2_STM32_M4.c, 712 :: 		
0xDDAA	0xF2060276  ADDW	R2, R6, #118
0xDDAE	0x8812    LDRH	R2, [R2, #0]
0xDDB0	0xF00202FF  AND	R2, R2, #255
0xDDB4	0xB292    UXTH	R2, R2
0xDDB6	0xEE002A90  VMOV	S1, R2
0xDDBA	0xEEF80A60  VCVT.F32.U32	S1, S1
; cpKta start address is: 8 (S2)
0xDDBE	0xEEB01A60  VMOV.F32	S2, S1
;IR_Grid2_STM32_M4.c, 713 :: 		
0xDDC2	0x4A4A    LDR	R2, [PC, #296]
0xDDC4	0xEE002A10  VMOV	S0, R2
0xDDC8	0xEEF40AC0  VCMPE.F32	S1, S0
0xDDCC	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0xDDD0	0xDD0A    BLE	L_IR_Grid2_STM32_M4_ExtractCPParameters224
;IR_Grid2_STM32_M4.c, 715 :: 		
0xDDD2	0xF04F4287  MOV	R2, #1132462080
0xDDD6	0xEE002A10  VMOV	S0, R2
0xDDDA	0xEE310A40  VSUB.F32	S0, S2, S0
; cpKta end address is: 8 (S2)
; cpKta start address is: 4 (S1)
0xDDDE	0xEEF00A40  VMOV.F32	S1, S0
; cpKta end address is: 4 (S1)
0xDDE2	0xEEB03A60  VMOV.F32	S6, S1
;IR_Grid2_STM32_M4.c, 716 :: 		
0xDDE6	0xE001    B	L_IR_Grid2_STM32_M4_ExtractCPParameters104
L_IR_Grid2_STM32_M4_ExtractCPParameters224:
;IR_Grid2_STM32_M4.c, 713 :: 		
0xDDE8	0xEEB03A41  VMOV.F32	S6, S2
;IR_Grid2_STM32_M4.c, 716 :: 		
L_IR_Grid2_STM32_M4_ExtractCPParameters104:
;IR_Grid2_STM32_M4.c, 717 :: 		
; cpKta start address is: 24 (S6)
0xDDEC	0xF2060270  ADDW	R2, R6, #112
0xDDF0	0x8812    LDRH	R2, [R2, #0]
0xDDF2	0xF00202F0  AND	R2, R2, #240
0xDDF6	0xB292    UXTH	R2, R2
0xDDF8	0x0912    LSRS	R2, R2, #4
0xDDFA	0xB292    UXTH	R2, R2
0xDDFC	0xF2020308  ADDW	R3, R2, #8
0xDE00	0xB29B    UXTH	R3, R3
;IR_Grid2_STM32_M4.c, 718 :: 		
0xDE02	0xF2070220  ADDW	R2, R7, #32
0xDE06	0x9204    STR	R2, [SP, #16]
0xDE08	0xEE003A10  VMOV	S0, R3
0xDE0C	0xEEB80A40  VCVT.F32.U32	S0, S0
0xDE10	0xEEF00A40  VMOV.F32	S1, S0
0xDE14	0xEEB00A00  VMOV.F32	S0, #2
0xDE18	0xF7FCF810  BL	IR_Grid2_STM32_M4__pow+0
0xDE1C	0xEE830A00  VDIV.F32	S0, S6, S0
; cpKta end address is: 24 (S6)
0xDE20	0x9A04    LDR	R2, [SP, #16]
0xDE22	0xED020A00  VSTR.32	S0, [R2, #0]
;IR_Grid2_STM32_M4.c, 720 :: 		
0xDE26	0xF2060276  ADDW	R2, R6, #118
0xDE2A	0x8812    LDRH	R2, [R2, #0]
0xDE2C	0xF402427F  AND	R2, R2, #65280
0xDE30	0xB292    UXTH	R2, R2
0xDE32	0x0A12    LSRS	R2, R2, #8
0xDE34	0xB292    UXTH	R2, R2
0xDE36	0xEE002A90  VMOV	S1, R2
0xDE3A	0xEEF80A60  VCVT.F32.U32	S1, S1
; cpKv start address is: 8 (S2)
0xDE3E	0xEEB01A60  VMOV.F32	S2, S1
;IR_Grid2_STM32_M4.c, 721 :: 		
0xDE42	0x4A2A    LDR	R2, [PC, #168]
0xDE44	0xEE002A10  VMOV	S0, R2
0xDE48	0xEEF40AC0  VCMPE.F32	S1, S0
0xDE4C	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0xDE50	0xDD0A    BLE	L_IR_Grid2_STM32_M4_ExtractCPParameters225
;IR_Grid2_STM32_M4.c, 723 :: 		
0xDE52	0xF04F4287  MOV	R2, #1132462080
0xDE56	0xEE002A10  VMOV	S0, R2
0xDE5A	0xEE310A40  VSUB.F32	S0, S2, S0
; cpKv end address is: 8 (S2)
; cpKv start address is: 4 (S1)
0xDE5E	0xEEF00A40  VMOV.F32	S1, S0
; cpKv end address is: 4 (S1)
0xDE62	0xEEB03A60  VMOV.F32	S6, S1
;IR_Grid2_STM32_M4.c, 724 :: 		
0xDE66	0xE001    B	L_IR_Grid2_STM32_M4_ExtractCPParameters105
L_IR_Grid2_STM32_M4_ExtractCPParameters225:
;IR_Grid2_STM32_M4.c, 721 :: 		
0xDE68	0xEEB03A41  VMOV.F32	S6, S2
;IR_Grid2_STM32_M4.c, 724 :: 		
L_IR_Grid2_STM32_M4_ExtractCPParameters105:
;IR_Grid2_STM32_M4.c, 725 :: 		
; cpKv start address is: 24 (S6)
0xDE6C	0xF2060270  ADDW	R2, R6, #112
; eeData end address is: 24 (R6)
0xDE70	0x8812    LDRH	R2, [R2, #0]
0xDE72	0xF4026270  AND	R2, R2, #3840
0xDE76	0xB292    UXTH	R2, R2
0xDE78	0x0A13    LSRS	R3, R2, #8
0xDE7A	0xB29B    UXTH	R3, R3
;IR_Grid2_STM32_M4.c, 726 :: 		
0xDE7C	0xF207021C  ADDW	R2, R7, #28
0xDE80	0x9204    STR	R2, [SP, #16]
0xDE82	0xEE003A10  VMOV	S0, R3
0xDE86	0xEEB80A40  VCVT.F32.U32	S0, S0
0xDE8A	0xEEF00A40  VMOV.F32	S1, S0
0xDE8E	0xEEB00A00  VMOV.F32	S0, #2
0xDE92	0xF7FBFFD3  BL	IR_Grid2_STM32_M4__pow+0
0xDE96	0xEE830A00  VDIV.F32	S0, S6, S0
; cpKv end address is: 24 (S6)
0xDE9A	0x9A04    LDR	R2, [SP, #16]
0xDE9C	0xED020A00  VSTR.32	S0, [R2, #0]
;IR_Grid2_STM32_M4.c, 728 :: 		
0xDEA0	0xF6422244  MOVW	R2, #10820
0xDEA4	0x18BB    ADDS	R3, R7, R2
0xDEA6	0xAC01    ADD	R4, SP, #4
0xDEA8	0xED140A00  VLDR.32	S0, [R4, #0]
0xDEAC	0xED030A00  VSTR.32	S0, [R3, #0]
;IR_Grid2_STM32_M4.c, 729 :: 		
0xDEB0	0xF6422244  MOVW	R2, #10820
0xDEB4	0x18BA    ADDS	R2, R7, R2
0xDEB6	0x1D13    ADDS	R3, R2, #4
0xDEB8	0x1D22    ADDS	R2, R4, #4
0xDEBA	0xED120A00  VLDR.32	S0, [R2, #0]
0xDEBE	0xED030A00  VSTR.32	S0, [R3, #0]
;IR_Grid2_STM32_M4.c, 730 :: 		
0xDEC2	0xF642224C  MOVW	R2, #10828
0xDEC6	0x18BB    ADDS	R3, R7, R2
0xDEC8	0xAC03    ADD	R4, SP, #12
0xDECA	0xF9B42000  LDRSH	R2, [R4, #0]
0xDECE	0x801A    STRH	R2, [R3, #0]
;IR_Grid2_STM32_M4.c, 731 :: 		
0xDED0	0xF642224C  MOVW	R2, #10828
0xDED4	0x18BA    ADDS	R2, R7, R2
; mlx90640 end address is: 28 (R7)
0xDED6	0x1C93    ADDS	R3, R2, #2
0xDED8	0x1CA2    ADDS	R2, R4, #2
0xDEDA	0xF9B22000  LDRSH	R2, [R2, #0]
0xDEDE	0x801A    STRH	R2, [R3, #0]
;IR_Grid2_STM32_M4.c, 732 :: 		
L_end_ExtractCPParameters:
0xDEE0	0xF8DDE000  LDR	LR, [SP, #0]
0xDEE4	0xB006    ADD	SP, SP, #24
0xDEE6	0x4770    BX	LR
0xDEE8	0x800043FF  	#1140817920
0xDEEC	0x000042FE  	#1123942400
; end of IR_Grid2_STM32_M4_ExtractCPParameters
IR_Grid2_STM32_M4_ExtractCILCParameters:
;IR_Grid2_STM32_M4.c, 734 :: 		
; mlx90640 start address is: 4 (R1)
; eeData start address is: 0 (R0)
0xD75C	0xB084    SUB	SP, SP, #16
; mlx90640 end address is: 4 (R1)
; eeData end address is: 0 (R0)
; eeData start address is: 0 (R0)
; mlx90640 start address is: 4 (R1)
;IR_Grid2_STM32_M4.c, 739 :: 		
0xD75E	0xF2000214  ADDW	R2, R0, #20
0xD762	0x8812    LDRH	R2, [R2, #0]
0xD764	0xF4026200  AND	R2, R2, #2048
0xD768	0xB292    UXTH	R2, R2
0xD76A	0x0912    LSRS	R2, R2, #4
;IR_Grid2_STM32_M4.c, 740 :: 		
0xD76C	0xB2D2    UXTB	R2, R2
0xD76E	0xF0820280  EOR	R2, R2, #128
; calibrationModeEE start address is: 20 (R5)
0xD772	0xB2D5    UXTB	R5, R2
;IR_Grid2_STM32_M4.c, 742 :: 		
0xD774	0xAB01    ADD	R3, SP, #4
0xD776	0xF200026A  ADDW	R2, R0, #106
0xD77A	0x8812    LDRH	R2, [R2, #0]
0xD77C	0xF002023F  AND	R2, R2, #63
0xD780	0xB292    UXTH	R2, R2
0xD782	0xEE002A10  VMOV	S0, R2
0xD786	0xEEB80A40  VCVT.F32.U32	S0, S0
0xD78A	0xED030A00  VSTR.32	S0, [R3, #0]
;IR_Grid2_STM32_M4.c, 743 :: 		
0xD78E	0xED530A00  VLDR.32	S1, [R3, #0]
0xD792	0xEEB30A0F  VMOV.F32	S0, #31
0xD796	0xEEF40AC0  VCMPE.F32	S1, S0
0xD79A	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0xD79E	0xDD0A    BLE	L_IR_Grid2_STM32_M4_ExtractCILCParameters106
;IR_Grid2_STM32_M4.c, 745 :: 		
0xD7A0	0xAB01    ADD	R3, SP, #4
0xD7A2	0xED530A00  VLDR.32	S1, [R3, #0]
0xD7A6	0xF04F4285  MOV	R2, #1115684864
0xD7AA	0xEE002A10  VMOV	S0, R2
0xD7AE	0xEE300AC0  VSUB.F32	S0, S1, S0
0xD7B2	0xED030A00  VSTR.32	S0, [R3, #0]
;IR_Grid2_STM32_M4.c, 746 :: 		
L_IR_Grid2_STM32_M4_ExtractCILCParameters106:
;IR_Grid2_STM32_M4.c, 747 :: 		
0xD7B6	0xAC01    ADD	R4, SP, #4
0xD7B8	0xED540A00  VLDR.32	S1, [R4, #0]
0xD7BC	0xEEB30A00  VMOV.F32	S0, #16
0xD7C0	0xEE800A80  VDIV.F32	S0, S1, S0
0xD7C4	0xED040A00  VSTR.32	S0, [R4, #0]
;IR_Grid2_STM32_M4.c, 749 :: 		
0xD7C8	0x1D23    ADDS	R3, R4, #4
0xD7CA	0xF200026A  ADDW	R2, R0, #106
0xD7CE	0x8812    LDRH	R2, [R2, #0]
0xD7D0	0xF40262F8  AND	R2, R2, #1984
0xD7D4	0xB292    UXTH	R2, R2
0xD7D6	0x0992    LSRS	R2, R2, #6
0xD7D8	0xB292    UXTH	R2, R2
0xD7DA	0xEE002A10  VMOV	S0, R2
0xD7DE	0xEEB80A40  VCVT.F32.U32	S0, S0
0xD7E2	0xED030A00  VSTR.32	S0, [R3, #0]
;IR_Grid2_STM32_M4.c, 750 :: 		
0xD7E6	0x1D22    ADDS	R2, R4, #4
0xD7E8	0xED520A00  VLDR.32	S1, [R2, #0]
0xD7EC	0xEEB20A0E  VMOV.F32	S0, #15
0xD7F0	0xEEF40AC0  VCMPE.F32	S1, S0
0xD7F4	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0xD7F8	0xDD0C    BLE	L_IR_Grid2_STM32_M4_ExtractCILCParameters107
;IR_Grid2_STM32_M4.c, 752 :: 		
0xD7FA	0xAA01    ADD	R2, SP, #4
0xD7FC	0x1D13    ADDS	R3, R2, #4
0xD7FE	0x1D12    ADDS	R2, R2, #4
0xD800	0xED520A00  VLDR.32	S1, [R2, #0]
0xD804	0xF04F4284  MOV	R2, #1107296256
0xD808	0xEE002A10  VMOV	S0, R2
0xD80C	0xEE300AC0  VSUB.F32	S0, S1, S0
0xD810	0xED030A00  VSTR.32	S0, [R3, #0]
;IR_Grid2_STM32_M4.c, 753 :: 		
L_IR_Grid2_STM32_M4_ExtractCILCParameters107:
;IR_Grid2_STM32_M4.c, 754 :: 		
0xD814	0xAC01    ADD	R4, SP, #4
0xD816	0x1D23    ADDS	R3, R4, #4
0xD818	0x1D22    ADDS	R2, R4, #4
0xD81A	0xED520A00  VLDR.32	S1, [R2, #0]
0xD81E	0xEEB00A00  VMOV.F32	S0, #2
0xD822	0xEE800A80  VDIV.F32	S0, S1, S0
0xD826	0xED030A00  VSTR.32	S0, [R3, #0]
;IR_Grid2_STM32_M4.c, 756 :: 		
0xD82A	0xF2040308  ADDW	R3, R4, #8
0xD82E	0xF200026A  ADDW	R2, R0, #106
; eeData end address is: 0 (R0)
0xD832	0x8812    LDRH	R2, [R2, #0]
0xD834	0xF4024278  AND	R2, R2, #63488
0xD838	0xB292    UXTH	R2, R2
0xD83A	0x0AD2    LSRS	R2, R2, #11
0xD83C	0xB292    UXTH	R2, R2
0xD83E	0xEE002A10  VMOV	S0, R2
0xD842	0xEEB80A40  VCVT.F32.U32	S0, S0
0xD846	0xED030A00  VSTR.32	S0, [R3, #0]
;IR_Grid2_STM32_M4.c, 757 :: 		
0xD84A	0xF2040208  ADDW	R2, R4, #8
0xD84E	0xED520A00  VLDR.32	S1, [R2, #0]
0xD852	0xEEB20A0E  VMOV.F32	S0, #15
0xD856	0xEEF40AC0  VCMPE.F32	S1, S0
0xD85A	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0xD85E	0xDD0D    BLE	L_IR_Grid2_STM32_M4_ExtractCILCParameters108
;IR_Grid2_STM32_M4.c, 759 :: 		
0xD860	0xAA01    ADD	R2, SP, #4
0xD862	0xF2020308  ADDW	R3, R2, #8
0xD866	0x3208    ADDS	R2, #8
0xD868	0xED520A00  VLDR.32	S1, [R2, #0]
0xD86C	0xF04F4284  MOV	R2, #1107296256
0xD870	0xEE002A10  VMOV	S0, R2
0xD874	0xEE300AC0  VSUB.F32	S0, S1, S0
0xD878	0xED030A00  VSTR.32	S0, [R3, #0]
;IR_Grid2_STM32_M4.c, 760 :: 		
L_IR_Grid2_STM32_M4_ExtractCILCParameters108:
;IR_Grid2_STM32_M4.c, 761 :: 		
0xD87C	0xAC01    ADD	R4, SP, #4
0xD87E	0xF2040308  ADDW	R3, R4, #8
0xD882	0xF2040208  ADDW	R2, R4, #8
0xD886	0xED520A00  VLDR.32	S1, [R2, #0]
0xD88A	0xEEB20A00  VMOV.F32	S0, #8
0xD88E	0xEE800A80  VDIV.F32	S0, S1, S0
0xD892	0xED030A00  VSTR.32	S0, [R3, #0]
;IR_Grid2_STM32_M4.c, 763 :: 		
0xD896	0xF2010225  ADDW	R2, R1, #37
0xD89A	0x7015    STRB	R5, [R2, #0]
; calibrationModeEE end address is: 20 (R5)
;IR_Grid2_STM32_M4.c, 764 :: 		
0xD89C	0xF6422250  MOVW	R2, #10832
0xD8A0	0x188B    ADDS	R3, R1, R2
0xD8A2	0xED140A00  VLDR.32	S0, [R4, #0]
0xD8A6	0xED030A00  VSTR.32	S0, [R3, #0]
;IR_Grid2_STM32_M4.c, 765 :: 		
0xD8AA	0xF6422250  MOVW	R2, #10832
0xD8AE	0x188A    ADDS	R2, R1, R2
0xD8B0	0x1D13    ADDS	R3, R2, #4
0xD8B2	0x1D22    ADDS	R2, R4, #4
0xD8B4	0xED120A00  VLDR.32	S0, [R2, #0]
0xD8B8	0xED030A00  VSTR.32	S0, [R3, #0]
;IR_Grid2_STM32_M4.c, 766 :: 		
0xD8BC	0xF6422250  MOVW	R2, #10832
0xD8C0	0x188A    ADDS	R2, R1, R2
; mlx90640 end address is: 4 (R1)
0xD8C2	0xF2020308  ADDW	R3, R2, #8
0xD8C6	0xF2040208  ADDW	R2, R4, #8
0xD8CA	0xED120A00  VLDR.32	S0, [R2, #0]
0xD8CE	0xED030A00  VSTR.32	S0, [R3, #0]
;IR_Grid2_STM32_M4.c, 767 :: 		
L_end_ExtractCILCParameters:
0xD8D2	0xB004    ADD	SP, SP, #16
0xD8D4	0x4770    BX	LR
; end of IR_Grid2_STM32_M4_ExtractCILCParameters
IR_Grid2_STM32_M4_ExtractDeviatingPixels:
;IR_Grid2_STM32_M4.c, 790 :: 		
; mlx90640 start address is: 4 (R1)
; eeData start address is: 0 (R0)
0xD8D8	0xB082    SUB	SP, SP, #8
0xD8DA	0xF8CDE000  STR	LR, [SP, #0]
; mlx90640 end address is: 4 (R1)
; eeData end address is: 0 (R0)
; eeData start address is: 0 (R0)
; mlx90640 start address is: 4 (R1)
;IR_Grid2_STM32_M4.c, 792 :: 		
;IR_Grid2_STM32_M4.c, 793 :: 		
; brokenPixCnt start address is: 24 (R6)
0xD8DE	0xF2400600  MOVW	R6, #0
;IR_Grid2_STM32_M4.c, 794 :: 		
; outlierPixCnt start address is: 8 (R2)
0xD8E2	0xF2400200  MOVW	R2, #0
;IR_Grid2_STM32_M4.c, 795 :: 		
; warn start address is: 12 (R3)
0xD8E6	0xF2400300  MOVW	R3, #0
0xD8EA	0xB21B    SXTH	R3, R3
;IR_Grid2_STM32_M4.c, 798 :: 		
; pixCnt start address is: 28 (R7)
0xD8EC	0x2700    MOVS	R7, #0
; eeData end address is: 0 (R0)
; mlx90640 end address is: 4 (R1)
; outlierPixCnt end address is: 8 (R2)
; warn end address is: 12 (R3)
; pixCnt end address is: 28 (R7)
; brokenPixCnt end address is: 24 (R6)
0xD8EE	0x4605    MOV	R5, R0
0xD8F0	0xB290    UXTH	R0, R2
0xD8F2	0x460C    MOV	R4, R1
0xD8F4	0xB219    SXTH	R1, R3
L_IR_Grid2_STM32_M4_ExtractDeviatingPixels118:
; pixCnt start address is: 28 (R7)
; warn start address is: 4 (R1)
; outlierPixCnt start address is: 0 (R0)
; brokenPixCnt start address is: 24 (R6)
; mlx90640 start address is: 16 (R4)
; eeData start address is: 20 (R5)
0xD8F6	0x2F05    CMP	R7, #5
0xD8F8	0xD212    BCS	L_IR_Grid2_STM32_M4_ExtractDeviatingPixels119
;IR_Grid2_STM32_M4.c, 800 :: 		
0xD8FA	0xF642225C  MOVW	R2, #10844
0xD8FE	0x18A3    ADDS	R3, R4, R2
0xD900	0x007A    LSLS	R2, R7, #1
0xD902	0x189B    ADDS	R3, R3, R2
0xD904	0xF64F72FF  MOVW	R2, #65535
0xD908	0x801A    STRH	R2, [R3, #0]
;IR_Grid2_STM32_M4.c, 801 :: 		
0xD90A	0xF6422266  MOVW	R2, #10854
0xD90E	0x18A3    ADDS	R3, R4, R2
0xD910	0x007A    LSLS	R2, R7, #1
0xD912	0x189B    ADDS	R3, R3, R2
0xD914	0xF64F72FF  MOVW	R2, #65535
0xD918	0x801A    STRH	R2, [R3, #0]
;IR_Grid2_STM32_M4.c, 798 :: 		
0xD91A	0x1C7F    ADDS	R7, R7, #1
0xD91C	0xB2BF    UXTH	R7, R7
;IR_Grid2_STM32_M4.c, 802 :: 		
; pixCnt end address is: 28 (R7)
0xD91E	0xE7EA    B	L_IR_Grid2_STM32_M4_ExtractDeviatingPixels118
L_IR_Grid2_STM32_M4_ExtractDeviatingPixels119:
;IR_Grid2_STM32_M4.c, 804 :: 		
; pixCnt start address is: 8 (R2)
0xD920	0x2200    MOVS	R2, #0
; outlierPixCnt end address is: 0 (R0)
; mlx90640 end address is: 16 (R4)
; eeData end address is: 20 (R5)
; pixCnt end address is: 8 (R2)
; brokenPixCnt end address is: 24 (R6)
; warn end address is: 4 (R1)
0xD922	0xB287    UXTH	R7, R0
0xD924	0x4620    MOV	R0, R4
0xD926	0x462C    MOV	R4, R5
0xD928	0xB295    UXTH	R5, R2
;IR_Grid2_STM32_M4.c, 805 :: 		
L_IR_Grid2_STM32_M4_ExtractDeviatingPixels121:
; pixCnt start address is: 20 (R5)
; eeData start address is: 16 (R4)
; eeData start address is: 16 (R4)
; eeData end address is: 16 (R4)
; mlx90640 start address is: 0 (R0)
; brokenPixCnt start address is: 24 (R6)
; outlierPixCnt start address is: 28 (R7)
; warn start address is: 4 (R1)
0xD92A	0xF5B57F40  CMP	R5, #768
0xD92E	0xD22A    BCS	L_IR_Grid2_STM32_M4_ExtractDeviatingPixels238
; eeData end address is: 16 (R4)
; eeData start address is: 16 (R4)
0xD930	0x2E05    CMP	R6, #5
0xD932	0xD228    BCS	L_IR_Grid2_STM32_M4_ExtractDeviatingPixels237
0xD934	0x2F05    CMP	R7, #5
0xD936	0xD226    BCS	L_IR_Grid2_STM32_M4_ExtractDeviatingPixels236
L_IR_Grid2_STM32_M4_ExtractDeviatingPixels235:
;IR_Grid2_STM32_M4.c, 807 :: 		
0xD938	0xF2050240  ADDW	R2, R5, #64
0xD93C	0xB292    UXTH	R2, R2
0xD93E	0x0052    LSLS	R2, R2, #1
0xD940	0x18A2    ADDS	R2, R4, R2
0xD942	0x8812    LDRH	R2, [R2, #0]
0xD944	0xB942    CBNZ	R2, L_IR_Grid2_STM32_M4_ExtractDeviatingPixels125
;IR_Grid2_STM32_M4.c, 809 :: 		
0xD946	0xF642225C  MOVW	R2, #10844
0xD94A	0x1883    ADDS	R3, R0, R2
0xD94C	0x0072    LSLS	R2, R6, #1
0xD94E	0x189A    ADDS	R2, R3, R2
0xD950	0x8015    STRH	R5, [R2, #0]
;IR_Grid2_STM32_M4.c, 810 :: 		
0xD952	0x1C76    ADDS	R6, R6, #1
0xD954	0xB2B6    UXTH	R6, R6
;IR_Grid2_STM32_M4.c, 811 :: 		
0xD956	0xE013    B	L_IR_Grid2_STM32_M4_ExtractDeviatingPixels126
L_IR_Grid2_STM32_M4_ExtractDeviatingPixels125:
;IR_Grid2_STM32_M4.c, 812 :: 		
0xD958	0xF2050240  ADDW	R2, R5, #64
0xD95C	0xB292    UXTH	R2, R2
0xD95E	0x0052    LSLS	R2, R2, #1
0xD960	0x18A2    ADDS	R2, R4, R2
0xD962	0x8812    LDRH	R2, [R2, #0]
0xD964	0xF0020201  AND	R2, R2, #1
0xD968	0xB292    UXTH	R2, R2
0xD96A	0xB14A    CBZ	R2, L_IR_Grid2_STM32_M4_ExtractDeviatingPixels239
;IR_Grid2_STM32_M4.c, 814 :: 		
0xD96C	0xF6422266  MOVW	R2, #10854
0xD970	0x1883    ADDS	R3, R0, R2
0xD972	0x007A    LSLS	R2, R7, #1
0xD974	0x189A    ADDS	R2, R3, R2
0xD976	0x8015    STRH	R5, [R2, #0]
;IR_Grid2_STM32_M4.c, 815 :: 		
0xD978	0x1C7A    ADDS	R2, R7, #1
; outlierPixCnt end address is: 28 (R7)
; outlierPixCnt start address is: 12 (R3)
0xD97A	0xB293    UXTH	R3, R2
; outlierPixCnt end address is: 12 (R3)
0xD97C	0xB29F    UXTH	R7, R3
;IR_Grid2_STM32_M4.c, 816 :: 		
0xD97E	0xE7FF    B	L_IR_Grid2_STM32_M4_ExtractDeviatingPixels127
L_IR_Grid2_STM32_M4_ExtractDeviatingPixels239:
;IR_Grid2_STM32_M4.c, 812 :: 		
;IR_Grid2_STM32_M4.c, 816 :: 		
L_IR_Grid2_STM32_M4_ExtractDeviatingPixels127:
; outlierPixCnt start address is: 28 (R7)
; brokenPixCnt end address is: 24 (R6)
; outlierPixCnt end address is: 28 (R7)
L_IR_Grid2_STM32_M4_ExtractDeviatingPixels126:
;IR_Grid2_STM32_M4.c, 818 :: 		
; outlierPixCnt start address is: 28 (R7)
; brokenPixCnt start address is: 24 (R6)
0xD980	0x1C6D    ADDS	R5, R5, #1
0xD982	0xB2AD    UXTH	R5, R5
;IR_Grid2_STM32_M4.c, 820 :: 		
; eeData end address is: 16 (R4)
; pixCnt end address is: 20 (R5)
0xD984	0xE7D1    B	L_IR_Grid2_STM32_M4_ExtractDeviatingPixels121
;IR_Grid2_STM32_M4.c, 805 :: 		
L_IR_Grid2_STM32_M4_ExtractDeviatingPixels238:
L_IR_Grid2_STM32_M4_ExtractDeviatingPixels237:
L_IR_Grid2_STM32_M4_ExtractDeviatingPixels236:
;IR_Grid2_STM32_M4.c, 822 :: 		
0xD986	0x2E04    CMP	R6, #4
0xD988	0xD903    BLS	L_IR_Grid2_STM32_M4_ExtractDeviatingPixels128
; mlx90640 end address is: 0 (R0)
; brokenPixCnt end address is: 24 (R6)
; outlierPixCnt end address is: 28 (R7)
; warn end address is: 4 (R1)
;IR_Grid2_STM32_M4.c, 824 :: 		
; warn start address is: 0 (R0)
0xD98A	0xF64F70FD  MOVW	R0, #65533
0xD98E	0xB200    SXTH	R0, R0
;IR_Grid2_STM32_M4.c, 825 :: 		
; warn end address is: 0 (R0)
0xD990	0xE091    B	L_IR_Grid2_STM32_M4_ExtractDeviatingPixels129
L_IR_Grid2_STM32_M4_ExtractDeviatingPixels128:
;IR_Grid2_STM32_M4.c, 826 :: 		
; warn start address is: 4 (R1)
; outlierPixCnt start address is: 28 (R7)
; brokenPixCnt start address is: 24 (R6)
; mlx90640 start address is: 0 (R0)
0xD992	0x2F04    CMP	R7, #4
0xD994	0xD903    BLS	L_IR_Grid2_STM32_M4_ExtractDeviatingPixels130
; mlx90640 end address is: 0 (R0)
; brokenPixCnt end address is: 24 (R6)
; outlierPixCnt end address is: 28 (R7)
; warn end address is: 4 (R1)
;IR_Grid2_STM32_M4.c, 828 :: 		
; warn start address is: 0 (R0)
0xD996	0xF64F70FC  MOVW	R0, #65532
0xD99A	0xB200    SXTH	R0, R0
;IR_Grid2_STM32_M4.c, 829 :: 		
; warn end address is: 0 (R0)
0xD99C	0xE08B    B	L_IR_Grid2_STM32_M4_ExtractDeviatingPixels131
L_IR_Grid2_STM32_M4_ExtractDeviatingPixels130:
;IR_Grid2_STM32_M4.c, 830 :: 		
; warn start address is: 4 (R1)
; outlierPixCnt start address is: 28 (R7)
; brokenPixCnt start address is: 24 (R6)
; mlx90640 start address is: 0 (R0)
0xD99E	0x19F2    ADDS	R2, R6, R7
0xD9A0	0xB292    UXTH	R2, R2
0xD9A2	0x2A04    CMP	R2, #4
0xD9A4	0xD903    BLS	L_IR_Grid2_STM32_M4_ExtractDeviatingPixels132
; mlx90640 end address is: 0 (R0)
; brokenPixCnt end address is: 24 (R6)
; outlierPixCnt end address is: 28 (R7)
; warn end address is: 4 (R1)
;IR_Grid2_STM32_M4.c, 832 :: 		
; warn start address is: 0 (R0)
0xD9A6	0xF64F70FB  MOVW	R0, #65531
0xD9AA	0xB200    SXTH	R0, R0
;IR_Grid2_STM32_M4.c, 833 :: 		
; warn end address is: 0 (R0)
0xD9AC	0xE083    B	L_IR_Grid2_STM32_M4_ExtractDeviatingPixels133
L_IR_Grid2_STM32_M4_ExtractDeviatingPixels132:
;IR_Grid2_STM32_M4.c, 836 :: 		
; warn start address is: 4 (R1)
; outlierPixCnt start address is: 28 (R7)
; brokenPixCnt start address is: 24 (R6)
; pixCnt start address is: 8 (R2)
; mlx90640 start address is: 0 (R0)
0xD9AE	0x2200    MOVS	R2, #0
; mlx90640 end address is: 0 (R0)
; pixCnt end address is: 8 (R2)
; brokenPixCnt end address is: 24 (R6)
; outlierPixCnt end address is: 28 (R7)
; warn end address is: 4 (R1)
0xD9B0	0xFA1FF887  UXTH	R8, R7
0xD9B4	0xB2B7    UXTH	R7, R6
0xD9B6	0x4606    MOV	R6, R0
0xD9B8	0xB290    UXTH	R0, R2
L_IR_Grid2_STM32_M4_ExtractDeviatingPixels134:
; pixCnt start address is: 0 (R0)
; warn start address is: 4 (R1)
; outlierPixCnt start address is: 32 (R8)
; brokenPixCnt start address is: 28 (R7)
; mlx90640 start address is: 24 (R6)
0xD9BA	0x42B8    CMP	R0, R7
0xD9BC	0xD21F    BCS	L_IR_Grid2_STM32_M4_ExtractDeviatingPixels135
;IR_Grid2_STM32_M4.c, 838 :: 		
0xD9BE	0x1C45    ADDS	R5, R0, #1
0xD9C0	0xB22D    SXTH	R5, R5
; i start address is: 20 (R5)
; mlx90640 end address is: 24 (R6)
; outlierPixCnt end address is: 32 (R8)
; brokenPixCnt end address is: 28 (R7)
; i end address is: 20 (R5)
; pixCnt end address is: 0 (R0)
; warn end address is: 4 (R1)
0xD9C2	0xFA1FF980  UXTH	R9, R0
L_IR_Grid2_STM32_M4_ExtractDeviatingPixels137:
; i start address is: 20 (R5)
; mlx90640 start address is: 24 (R6)
; brokenPixCnt start address is: 28 (R7)
; outlierPixCnt start address is: 32 (R8)
; warn start address is: 4 (R1)
; pixCnt start address is: 36 (R9)
0xD9C6	0x42BD    CMP	R5, R7
0xD9C8	0xD215    BCS	L_IR_Grid2_STM32_M4_ExtractDeviatingPixels138
; warn end address is: 4 (R1)
;IR_Grid2_STM32_M4.c, 840 :: 		
0xD9CA	0xF642225C  MOVW	R2, #10844
0xD9CE	0x18B4    ADDS	R4, R6, R2
0xD9D0	0x006A    LSLS	R2, R5, #1
0xD9D2	0x18A2    ADDS	R2, R4, R2
0xD9D4	0x8812    LDRH	R2, [R2, #0]
0xD9D6	0xB293    UXTH	R3, R2
0xD9D8	0xEA4F0249  LSL	R2, R9, #1
0xD9DC	0x18A2    ADDS	R2, R4, R2
0xD9DE	0x8812    LDRH	R2, [R2, #0]
0xD9E0	0xB299    UXTH	R1, R3
0xD9E2	0xB290    UXTH	R0, R2
0xD9E4	0xF7FCFD3E  BL	IR_Grid2_STM32_M4_CheckAdjacentPixels+0
; warn start address is: 4 (R1)
0xD9E8	0xB201    SXTH	R1, R0
;IR_Grid2_STM32_M4.c, 841 :: 		
0xD9EA	0xB108    CBZ	R0, L_IR_Grid2_STM32_M4_ExtractDeviatingPixels140
; mlx90640 end address is: 24 (R6)
; outlierPixCnt end address is: 32 (R8)
; brokenPixCnt end address is: 28 (R7)
; i end address is: 20 (R5)
; pixCnt end address is: 36 (R9)
;IR_Grid2_STM32_M4.c, 843 :: 		
0xD9EC	0xB208    SXTH	R0, R1
; warn end address is: 4 (R1)
0xD9EE	0xE062    B	L_end_ExtractDeviatingPixels
;IR_Grid2_STM32_M4.c, 844 :: 		
L_IR_Grid2_STM32_M4_ExtractDeviatingPixels140:
;IR_Grid2_STM32_M4.c, 838 :: 		
; pixCnt start address is: 36 (R9)
; warn start address is: 4 (R1)
; i start address is: 20 (R5)
; brokenPixCnt start address is: 28 (R7)
; outlierPixCnt start address is: 32 (R8)
; mlx90640 start address is: 24 (R6)
0xD9F0	0x1C6D    ADDS	R5, R5, #1
0xD9F2	0xB22D    SXTH	R5, R5
;IR_Grid2_STM32_M4.c, 845 :: 		
; i end address is: 20 (R5)
0xD9F4	0xE7E7    B	L_IR_Grid2_STM32_M4_ExtractDeviatingPixels137
L_IR_Grid2_STM32_M4_ExtractDeviatingPixels138:
;IR_Grid2_STM32_M4.c, 836 :: 		
0xD9F6	0xF1090001  ADD	R0, R9, #1
0xD9FA	0xB280    UXTH	R0, R0
; pixCnt end address is: 36 (R9)
; pixCnt start address is: 0 (R0)
;IR_Grid2_STM32_M4.c, 846 :: 		
; pixCnt end address is: 0 (R0)
0xD9FC	0xE7DD    B	L_IR_Grid2_STM32_M4_ExtractDeviatingPixels134
L_IR_Grid2_STM32_M4_ExtractDeviatingPixels135:
;IR_Grid2_STM32_M4.c, 848 :: 		
; pixCnt start address is: 0 (R0)
0xD9FE	0x2000    MOVS	R0, #0
; mlx90640 end address is: 24 (R6)
; outlierPixCnt end address is: 32 (R8)
; brokenPixCnt end address is: 28 (R7)
; pixCnt end address is: 0 (R0)
; warn end address is: 4 (R1)
0xDA00	0x9601    STR	R6, [SP, #4]
0xDA02	0xFA1FF688  UXTH	R6, R8
0xDA06	0xF8DD8004  LDR	R8, [SP, #4]
L_IR_Grid2_STM32_M4_ExtractDeviatingPixels141:
; pixCnt start address is: 0 (R0)
; mlx90640 start address is: 32 (R8)
; brokenPixCnt start address is: 28 (R7)
; outlierPixCnt start address is: 24 (R6)
; warn start address is: 4 (R1)
0xDA0A	0x42B0    CMP	R0, R6
0xDA0C	0xD220    BCS	L_IR_Grid2_STM32_M4_ExtractDeviatingPixels142
;IR_Grid2_STM32_M4.c, 850 :: 		
0xDA0E	0x1C45    ADDS	R5, R0, #1
0xDA10	0xB22D    SXTH	R5, R5
; i start address is: 20 (R5)
; outlierPixCnt end address is: 24 (R6)
; brokenPixCnt end address is: 28 (R7)
; mlx90640 end address is: 32 (R8)
; i end address is: 20 (R5)
; pixCnt end address is: 0 (R0)
; warn end address is: 4 (R1)
0xDA12	0xFA1FF980  UXTH	R9, R0
L_IR_Grid2_STM32_M4_ExtractDeviatingPixels144:
; i start address is: 20 (R5)
; warn start address is: 4 (R1)
; outlierPixCnt start address is: 24 (R6)
; brokenPixCnt start address is: 28 (R7)
; mlx90640 start address is: 32 (R8)
; pixCnt start address is: 36 (R9)
0xDA16	0x42B5    CMP	R5, R6
0xDA18	0xD216    BCS	L_IR_Grid2_STM32_M4_ExtractDeviatingPixels145
; warn end address is: 4 (R1)
;IR_Grid2_STM32_M4.c, 852 :: 		
0xDA1A	0xF6422266  MOVW	R2, #10854
0xDA1E	0xEB080402  ADD	R4, R8, R2, LSL #0
0xDA22	0x006A    LSLS	R2, R5, #1
0xDA24	0x18A2    ADDS	R2, R4, R2
0xDA26	0x8812    LDRH	R2, [R2, #0]
0xDA28	0xB293    UXTH	R3, R2
0xDA2A	0xEA4F0249  LSL	R2, R9, #1
0xDA2E	0x18A2    ADDS	R2, R4, R2
0xDA30	0x8812    LDRH	R2, [R2, #0]
0xDA32	0xB299    UXTH	R1, R3
0xDA34	0xB290    UXTH	R0, R2
0xDA36	0xF7FCFD15  BL	IR_Grid2_STM32_M4_CheckAdjacentPixels+0
; warn start address is: 4 (R1)
0xDA3A	0xB201    SXTH	R1, R0
;IR_Grid2_STM32_M4.c, 853 :: 		
0xDA3C	0xB108    CBZ	R0, L_IR_Grid2_STM32_M4_ExtractDeviatingPixels147
; outlierPixCnt end address is: 24 (R6)
; brokenPixCnt end address is: 28 (R7)
; mlx90640 end address is: 32 (R8)
; i end address is: 20 (R5)
; pixCnt end address is: 36 (R9)
;IR_Grid2_STM32_M4.c, 855 :: 		
0xDA3E	0xB208    SXTH	R0, R1
; warn end address is: 4 (R1)
0xDA40	0xE039    B	L_end_ExtractDeviatingPixels
;IR_Grid2_STM32_M4.c, 856 :: 		
L_IR_Grid2_STM32_M4_ExtractDeviatingPixels147:
;IR_Grid2_STM32_M4.c, 850 :: 		
; pixCnt start address is: 36 (R9)
; warn start address is: 4 (R1)
; i start address is: 20 (R5)
; mlx90640 start address is: 32 (R8)
; brokenPixCnt start address is: 28 (R7)
; outlierPixCnt start address is: 24 (R6)
0xDA42	0x1C6D    ADDS	R5, R5, #1
0xDA44	0xB22D    SXTH	R5, R5
;IR_Grid2_STM32_M4.c, 857 :: 		
; i end address is: 20 (R5)
0xDA46	0xE7E6    B	L_IR_Grid2_STM32_M4_ExtractDeviatingPixels144
L_IR_Grid2_STM32_M4_ExtractDeviatingPixels145:
;IR_Grid2_STM32_M4.c, 848 :: 		
0xDA48	0xF1090201  ADD	R2, R9, #1
; pixCnt end address is: 36 (R9)
; pixCnt start address is: 0 (R0)
0xDA4C	0xB290    UXTH	R0, R2
;IR_Grid2_STM32_M4.c, 858 :: 		
; pixCnt end address is: 0 (R0)
0xDA4E	0xE7DC    B	L_IR_Grid2_STM32_M4_ExtractDeviatingPixels141
L_IR_Grid2_STM32_M4_ExtractDeviatingPixels142:
;IR_Grid2_STM32_M4.c, 860 :: 		
; pixCnt start address is: 36 (R9)
0xDA50	0xF2400900  MOVW	R9, #0
; outlierPixCnt end address is: 24 (R6)
; brokenPixCnt end address is: 28 (R7)
; mlx90640 end address is: 32 (R8)
; warn end address is: 4 (R1)
; pixCnt end address is: 36 (R9)
0xDA54	0xF8AD6004  STRH	R6, [SP, #4]
0xDA58	0x4645    MOV	R5, R8
0xDA5A	0xB2BE    UXTH	R6, R7
0xDA5C	0xB208    SXTH	R0, R1
0xDA5E	0xF8BD7004  LDRH	R7, [SP, #4]
L_IR_Grid2_STM32_M4_ExtractDeviatingPixels148:
; pixCnt start address is: 36 (R9)
; warn start address is: 0 (R0)
; outlierPixCnt start address is: 28 (R7)
; brokenPixCnt start address is: 24 (R6)
; mlx90640 start address is: 20 (R5)
0xDA62	0x45B1    CMP	R9, R6
0xDA64	0xD227    BCS	L_IR_Grid2_STM32_M4_ExtractDeviatingPixels149
;IR_Grid2_STM32_M4.c, 862 :: 		
; i start address is: 32 (R8)
0xDA66	0xF2400800  MOVW	R8, #0
0xDA6A	0xFA0FF888  SXTH	R8, R8
; mlx90640 end address is: 20 (R5)
; brokenPixCnt end address is: 24 (R6)
; outlierPixCnt end address is: 28 (R7)
; i end address is: 32 (R8)
; pixCnt end address is: 36 (R9)
; warn end address is: 0 (R0)
L_IR_Grid2_STM32_M4_ExtractDeviatingPixels151:
; i start address is: 32 (R8)
; mlx90640 start address is: 20 (R5)
; brokenPixCnt start address is: 24 (R6)
; outlierPixCnt start address is: 28 (R7)
; warn start address is: 0 (R0)
; pixCnt start address is: 36 (R9)
0xDA6E	0x45B8    CMP	R8, R7
0xDA70	0xD21C    BCS	L_IR_Grid2_STM32_M4_ExtractDeviatingPixels152
; warn end address is: 0 (R0)
;IR_Grid2_STM32_M4.c, 864 :: 		
0xDA72	0xF6422266  MOVW	R2, #10854
0xDA76	0x18AB    ADDS	R3, R5, R2
0xDA78	0xEA4F0248  LSL	R2, R8, #1
0xDA7C	0x189A    ADDS	R2, R3, R2
0xDA7E	0x8812    LDRH	R2, [R2, #0]
0xDA80	0xB294    UXTH	R4, R2
0xDA82	0xF642225C  MOVW	R2, #10844
0xDA86	0x18AB    ADDS	R3, R5, R2
0xDA88	0xEA4F0249  LSL	R2, R9, #1
0xDA8C	0x189A    ADDS	R2, R3, R2
0xDA8E	0x8812    LDRH	R2, [R2, #0]
0xDA90	0xB2A1    UXTH	R1, R4
0xDA92	0xB290    UXTH	R0, R2
0xDA94	0xF7FCFCE6  BL	IR_Grid2_STM32_M4_CheckAdjacentPixels+0
; warn start address is: 4 (R1)
0xDA98	0xB201    SXTH	R1, R0
;IR_Grid2_STM32_M4.c, 865 :: 		
0xDA9A	0xB108    CBZ	R0, L_IR_Grid2_STM32_M4_ExtractDeviatingPixels154
; mlx90640 end address is: 20 (R5)
; brokenPixCnt end address is: 24 (R6)
; outlierPixCnt end address is: 28 (R7)
; i end address is: 32 (R8)
; pixCnt end address is: 36 (R9)
;IR_Grid2_STM32_M4.c, 867 :: 		
0xDA9C	0xB208    SXTH	R0, R1
; warn end address is: 4 (R1)
0xDA9E	0xE00A    B	L_end_ExtractDeviatingPixels
;IR_Grid2_STM32_M4.c, 868 :: 		
L_IR_Grid2_STM32_M4_ExtractDeviatingPixels154:
;IR_Grid2_STM32_M4.c, 862 :: 		
; pixCnt start address is: 36 (R9)
; i start address is: 32 (R8)
; warn start address is: 4 (R1)
; outlierPixCnt start address is: 28 (R7)
; brokenPixCnt start address is: 24 (R6)
; mlx90640 start address is: 20 (R5)
0xDAA0	0xF1080801  ADD	R8, R8, #1
0xDAA4	0xFA0FF888  SXTH	R8, R8
;IR_Grid2_STM32_M4.c, 869 :: 		
; warn end address is: 4 (R1)
; i end address is: 32 (R8)
0xDAA8	0xB208    SXTH	R0, R1
0xDAAA	0xE7E0    B	L_IR_Grid2_STM32_M4_ExtractDeviatingPixels151
L_IR_Grid2_STM32_M4_ExtractDeviatingPixels152:
;IR_Grid2_STM32_M4.c, 860 :: 		
; warn start address is: 0 (R0)
0xDAAC	0xF1090901  ADD	R9, R9, #1
0xDAB0	0xFA1FF989  UXTH	R9, R9
;IR_Grid2_STM32_M4.c, 870 :: 		
; mlx90640 end address is: 20 (R5)
; brokenPixCnt end address is: 24 (R6)
; outlierPixCnt end address is: 28 (R7)
; pixCnt end address is: 36 (R9)
0xDAB4	0xE7D5    B	L_IR_Grid2_STM32_M4_ExtractDeviatingPixels148
L_IR_Grid2_STM32_M4_ExtractDeviatingPixels149:
;IR_Grid2_STM32_M4.c, 872 :: 		
L_IR_Grid2_STM32_M4_ExtractDeviatingPixels133:
; warn end address is: 0 (R0)
; warn start address is: 0 (R0)
; warn end address is: 0 (R0)
L_IR_Grid2_STM32_M4_ExtractDeviatingPixels131:
; warn start address is: 0 (R0)
; warn end address is: 0 (R0)
L_IR_Grid2_STM32_M4_ExtractDeviatingPixels129:
;IR_Grid2_STM32_M4.c, 873 :: 		
; warn start address is: 0 (R0)
; warn end address is: 0 (R0)
;IR_Grid2_STM32_M4.c, 874 :: 		
L_end_ExtractDeviatingPixels:
0xDAB6	0xF8DDE000  LDR	LR, [SP, #0]
0xDABA	0xB002    ADD	SP, SP, #8
0xDABC	0x4770    BX	LR
; end of IR_Grid2_STM32_M4_ExtractDeviatingPixels
IR_Grid2_STM32_M4_CheckAdjacentPixels:
;IR_Grid2_STM32_M4.c, 769 :: 		
; pix2 start address is: 4 (R1)
; pix1 start address is: 0 (R0)
0xA464	0xB081    SUB	SP, SP, #4
; pix2 end address is: 4 (R1)
; pix1 end address is: 0 (R0)
; pix1 start address is: 0 (R0)
; pix2 start address is: 4 (R1)
;IR_Grid2_STM32_M4.c, 773 :: 		
0xA466	0x1A42    SUB	R2, R0, R1
; pix1 end address is: 0 (R0)
; pix2 end address is: 4 (R1)
; pixPosDif start address is: 0 (R0)
0xA468	0xB210    SXTH	R0, R2
;IR_Grid2_STM32_M4.c, 774 :: 		
0xA46A	0xB213    SXTH	R3, R2
0xA46C	0xF06F0221  MVN	R2, #33
0xA470	0x4293    CMP	R3, R2
0xA472	0xDD07    BLE	L_IR_Grid2_STM32_M4_CheckAdjacentPixels230
0xA474	0xF06F021D  MVN	R2, #29
0xA478	0x4290    CMP	R0, R2
0xA47A	0xDA03    BGE	L_IR_Grid2_STM32_M4_CheckAdjacentPixels229
; pixPosDif end address is: 0 (R0)
L_IR_Grid2_STM32_M4_CheckAdjacentPixels228:
;IR_Grid2_STM32_M4.c, 776 :: 		
0xA47C	0xF64F70FA  MOVW	R0, #65530
0xA480	0xB200    SXTH	R0, R0
0xA482	0xE013    B	L_end_CheckAdjacentPixels
;IR_Grid2_STM32_M4.c, 774 :: 		
L_IR_Grid2_STM32_M4_CheckAdjacentPixels230:
; pixPosDif start address is: 0 (R0)
L_IR_Grid2_STM32_M4_CheckAdjacentPixels229:
;IR_Grid2_STM32_M4.c, 778 :: 		
0xA484	0xF06F0201  MVN	R2, #1
0xA488	0x4290    CMP	R0, R2
0xA48A	0xDD05    BLE	L_IR_Grid2_STM32_M4_CheckAdjacentPixels232
0xA48C	0x2802    CMP	R0, #2
0xA48E	0xDA03    BGE	L_IR_Grid2_STM32_M4_CheckAdjacentPixels231
; pixPosDif end address is: 0 (R0)
L_IR_Grid2_STM32_M4_CheckAdjacentPixels227:
;IR_Grid2_STM32_M4.c, 780 :: 		
0xA490	0xF64F70FA  MOVW	R0, #65530
0xA494	0xB200    SXTH	R0, R0
0xA496	0xE009    B	L_end_CheckAdjacentPixels
;IR_Grid2_STM32_M4.c, 778 :: 		
L_IR_Grid2_STM32_M4_CheckAdjacentPixels232:
; pixPosDif start address is: 0 (R0)
L_IR_Grid2_STM32_M4_CheckAdjacentPixels231:
;IR_Grid2_STM32_M4.c, 782 :: 		
0xA498	0x281E    CMP	R0, #30
0xA49A	0xDD05    BLE	L_IR_Grid2_STM32_M4_CheckAdjacentPixels234
0xA49C	0x2822    CMP	R0, #34
0xA49E	0xDA03    BGE	L_IR_Grid2_STM32_M4_CheckAdjacentPixels233
; pixPosDif end address is: 0 (R0)
L_IR_Grid2_STM32_M4_CheckAdjacentPixels226:
;IR_Grid2_STM32_M4.c, 784 :: 		
0xA4A0	0xF64F70FA  MOVW	R0, #65530
0xA4A4	0xB200    SXTH	R0, R0
0xA4A6	0xE001    B	L_end_CheckAdjacentPixels
;IR_Grid2_STM32_M4.c, 782 :: 		
L_IR_Grid2_STM32_M4_CheckAdjacentPixels234:
L_IR_Grid2_STM32_M4_CheckAdjacentPixels233:
;IR_Grid2_STM32_M4.c, 787 :: 		
0xA4A8	0x2000    MOVS	R0, #0
0xA4AA	0xB200    SXTH	R0, R0
;IR_Grid2_STM32_M4.c, 788 :: 		
L_end_CheckAdjacentPixels:
0xA4AC	0xB001    ADD	SP, SP, #4
0xA4AE	0x4770    BX	LR
; end of IR_Grid2_STM32_M4_CheckAdjacentPixels
_irgrid2_setRefreshRate:
;IR_Grid2_STM32_M4.c, 1081 :: 		
; refreshRate start address is: 0 (R0)
0xF7E8	0xB082    SUB	SP, SP, #8
0xF7EA	0xF8CDE000  STR	LR, [SP, #0]
; refreshRate end address is: 0 (R0)
; refreshRate start address is: 0 (R0)
;IR_Grid2_STM32_M4.c, 1086 :: 		
0xF7EE	0xF0000107  AND	R1, R0, #7
0xF7F2	0xB2C9    UXTB	R1, R1
; refreshRate end address is: 0 (R0)
0xF7F4	0x01C9    LSLS	R1, R1, #7
0xF7F6	0xF8AD1006  STRH	R1, [SP, #6]
;IR_Grid2_STM32_M4.c, 1087 :: 		
0xF7FA	0xA901    ADD	R1, SP, #4
0xF7FC	0x460A    MOV	R2, R1
0xF7FE	0x2101    MOVS	R1, #1
0xF800	0xF248000D  MOVW	R0, #32781
0xF804	0xF7FCFF8E  BL	_irgrid2_readData+0
;IR_Grid2_STM32_M4.c, 1088 :: 		
0xF808	0xF8BD2004  LDRH	R2, [SP, #4]
0xF80C	0xF64F417F  MOVW	R1, #64639
0xF810	0x400A    ANDS	R2, R1
0xF812	0xB292    UXTH	R2, R2
0xF814	0xF9BD1006  LDRSH	R1, [SP, #6]
0xF818	0xEA420101  ORR	R1, R2, R1, LSL #0
;IR_Grid2_STM32_M4.c, 1089 :: 		
0xF81C	0xB289    UXTH	R1, R1
0xF81E	0xF248000D  MOVW	R0, #32781
0xF822	0xF7FDF96D  BL	_irgrid2_writeByte+0
;IR_Grid2_STM32_M4.c, 1090 :: 		
L_end_irgrid2_setRefreshRate:
0xF826	0xF8DDE000  LDR	LR, [SP, #0]
0xF82A	0xB002    ADD	SP, SP, #8
0xF82C	0x4770    BX	LR
; end of _irgrid2_setRefreshRate
_irgrid2_writeByte:
;IR_Grid2_STM32_M4.c, 910 :: 		
; _data start address is: 4 (R1)
; reg start address is: 0 (R0)
0xCB00	0xB082    SUB	SP, SP, #8
0xCB02	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 4 (R1)
; reg end address is: 0 (R0)
; reg start address is: 0 (R0)
; _data start address is: 4 (R1)
;IR_Grid2_STM32_M4.c, 914 :: 		
0xCB06	0xAC01    ADD	R4, SP, #4
0xCB08	0x0A02    LSRS	R2, R0, #8
0xCB0A	0xB2D2    UXTB	R2, R2
0xCB0C	0x7022    STRB	R2, [R4, #0]
;IR_Grid2_STM32_M4.c, 915 :: 		
0xCB0E	0x1C63    ADDS	R3, R4, #1
0xCB10	0xF00002FF  AND	R2, R0, #255
; reg end address is: 0 (R0)
0xCB14	0xB2D2    UXTB	R2, R2
0xCB16	0x701A    STRB	R2, [R3, #0]
;IR_Grid2_STM32_M4.c, 916 :: 		
0xCB18	0x1CA3    ADDS	R3, R4, #2
0xCB1A	0x0A0A    LSRS	R2, R1, #8
0xCB1C	0xB2D2    UXTB	R2, R2
0xCB1E	0x701A    STRB	R2, [R3, #0]
;IR_Grid2_STM32_M4.c, 917 :: 		
0xCB20	0x1CE3    ADDS	R3, R4, #3
0xCB22	0xF00102FF  AND	R2, R1, #255
; _data end address is: 4 (R1)
0xCB26	0xB2D2    UXTB	R2, R2
0xCB28	0x701A    STRB	R2, [R3, #0]
;IR_Grid2_STM32_M4.c, 919 :: 		
0xCB2A	0xF7FDF81D  BL	IR_Grid2_STM32_M4_hal_i2cStart+0
;IR_Grid2_STM32_M4.c, 920 :: 		
0xCB2E	0xAB01    ADD	R3, SP, #4
0xCB30	0x4A05    LDR	R2, [PC, #20]
0xCB32	0x7812    LDRB	R2, [R2, #0]
0xCB34	0x4619    MOV	R1, R3
0xCB36	0x2301    MOVS	R3, #1
0xCB38	0xB2D0    UXTB	R0, R2
0xCB3A	0x2204    MOVS	R2, #4
0xCB3C	0xF7FDF82A  BL	IR_Grid2_STM32_M4_hal_i2cWrite+0
;IR_Grid2_STM32_M4.c, 921 :: 		
L_end_irgrid2_writeByte:
0xCB40	0xF8DDE000  LDR	LR, [SP, #0]
0xCB44	0xB002    ADD	SP, SP, #8
0xCB46	0x4770    BX	LR
0xCB48	0x79E72000  	IR_Grid2_STM32_M4__slaveAddress+0
; end of _irgrid2_writeByte
_proxfusion2_i2cDriverInit:
;ProxFusion_2_STM32_M4.c, 299 :: 		
; slave start address is: 8 (R2)
; i2cObj start address is: 4 (R1)
; gpioObj start address is: 0 (R0)
0xF6C4	0xB081    SUB	SP, SP, #4
0xF6C6	0xF8CDE000  STR	LR, [SP, #0]
0xF6CA	0x4604    MOV	R4, R0
; slave end address is: 8 (R2)
; i2cObj end address is: 4 (R1)
; gpioObj end address is: 0 (R0)
; gpioObj start address is: 16 (R4)
; i2cObj start address is: 4 (R1)
; slave start address is: 8 (R2)
;ProxFusion_2_STM32_M4.c, 301 :: 		
0xF6CC	0x4B05    LDR	R3, [PC, #20]
0xF6CE	0x701A    STRB	R2, [R3, #0]
; slave end address is: 8 (R2)
;ProxFusion_2_STM32_M4.c, 302 :: 		
0xF6D0	0x4608    MOV	R0, R1
; i2cObj end address is: 4 (R1)
0xF6D2	0xF7FDFA3B  BL	ProxFusion_2_STM32_M4_hal_i2cMap+0
;ProxFusion_2_STM32_M4.c, 303 :: 		
0xF6D6	0x4620    MOV	R0, R4
; gpioObj end address is: 16 (R4)
0xF6D8	0xF7FDF9DE  BL	ProxFusion_2_STM32_M4_hal_gpioMap+0
;ProxFusion_2_STM32_M4.c, 304 :: 		
L_end_proxfusion2_i2cDriverInit:
0xF6DC	0xF8DDE000  LDR	LR, [SP, #0]
0xF6E0	0xB001    ADD	SP, SP, #4
0xF6E2	0x4770    BX	LR
0xF6E4	0x7D322000  	ProxFusion_2_STM32_M4__slaveAddress+0
; end of _proxfusion2_i2cDriverInit
ProxFusion_2_STM32_M4_hal_i2cMap:
;__hal_stm32.c, 82 :: 		
; i2cObj start address is: 0 (R0)
0xCB4C	0xB081    SUB	SP, SP, #4
; i2cObj end address is: 0 (R0)
; i2cObj start address is: 0 (R0)
;__hal_stm32.c, 86 :: 		
0xCB4E	0x6802    LDR	R2, [R0, #0]
0xCB50	0x4906    LDR	R1, [PC, #24]
0xCB52	0x600A    STR	R2, [R1, #0]
;__hal_stm32.c, 87 :: 		
0xCB54	0x1D01    ADDS	R1, R0, #4
0xCB56	0x680A    LDR	R2, [R1, #0]
0xCB58	0x4905    LDR	R1, [PC, #20]
0xCB5A	0x600A    STR	R2, [R1, #0]
;__hal_stm32.c, 88 :: 		
0xCB5C	0xF2000108  ADDW	R1, R0, #8
; i2cObj end address is: 0 (R0)
0xCB60	0x680A    LDR	R2, [R1, #0]
0xCB62	0x4904    LDR	R1, [PC, #16]
0xCB64	0x600A    STR	R2, [R1, #0]
;__hal_stm32.c, 89 :: 		
L_end_hal_i2cMap:
0xCB66	0xB001    ADD	SP, SP, #4
0xCB68	0x4770    BX	LR
0xCB6A	0xBF00    NOP
0xCB6C	0x7D342000  	ProxFusion_2_STM32_M4_fp_i2cStart+0
0xCB70	0x7D382000  	ProxFusion_2_STM32_M4_fp_i2cWrite+0
0xCB74	0x7D3C2000  	ProxFusion_2_STM32_M4_fp_i2cRead+0
; end of ProxFusion_2_STM32_M4_hal_i2cMap
ProxFusion_2_STM32_M4_hal_gpioMap:
;__proxfusion2_hal.c, 321 :: 		
; gpioObj start address is: 0 (R0)
0xCA98	0xB081    SUB	SP, SP, #4
; gpioObj end address is: 0 (R0)
; gpioObj start address is: 0 (R0)
;__proxfusion2_hal.c, 347 :: 		
0xCA9A	0xF2000130  ADDW	R1, R0, #48
; gpioObj end address is: 0 (R0)
0xCA9E	0x311C    ADDS	R1, #28
0xCAA0	0x680A    LDR	R2, [R1, #0]
0xCAA2	0x4902    LDR	R1, [PC, #8]
0xCAA4	0x600A    STR	R2, [R1, #0]
;__proxfusion2_hal.c, 397 :: 		
L_end_hal_gpioMap:
0xCAA6	0xB001    ADD	SP, SP, #4
0xCAA8	0x4770    BX	LR
0xCAAA	0xBF00    NOP
0xCAAC	0x7D402000  	ProxFusion_2_STM32_M4_hal_gpio_intGet+0
; end of ProxFusion_2_STM32_M4_hal_gpioMap
_proxfusion2_init:
;ProxFusion_2_STM32_M4.c, 437 :: 		
0xF678	0xB082    SUB	SP, SP, #8
0xF67A	0xF8CDE000  STR	LR, [SP, #0]
;ProxFusion_2_STM32_M4.c, 443 :: 		
0xF67E	0x2000    MOVS	R0, #0
0xF680	0xF7FDFA16  BL	_proxfusion2_readByte+0
0xF684	0xF88D0004  STRB	R0, [SP, #4]
;ProxFusion_2_STM32_M4.c, 444 :: 		
0xF688	0x2001    MOVS	R0, #1
0xF68A	0xF7FDFA11  BL	_proxfusion2_readByte+0
0xF68E	0xF88D0005  STRB	R0, [SP, #5]
;ProxFusion_2_STM32_M4.c, 445 :: 		
0xF692	0x2002    MOVS	R0, #2
0xF694	0xF7FDFA0C  BL	_proxfusion2_readByte+0
; hw_number start address is: 4 (R1)
0xF698	0xB2C1    UXTB	R1, R0
;ProxFusion_2_STM32_M4.c, 447 :: 		
0xF69A	0xF89D0004  LDRB	R0, [SP, #4]
0xF69E	0x2846    CMP	R0, #70
0xF6A0	0xD001    BEQ	L_proxfusion2_init0
; hw_number end address is: 4 (R1)
;ProxFusion_2_STM32_M4.c, 449 :: 		
0xF6A2	0x2001    MOVS	R0, #1
0xF6A4	0xE00A    B	L_end_proxfusion2_init
;ProxFusion_2_STM32_M4.c, 450 :: 		
L_proxfusion2_init0:
;ProxFusion_2_STM32_M4.c, 451 :: 		
; hw_number start address is: 4 (R1)
0xF6A6	0xF89D0005  LDRB	R0, [SP, #5]
0xF6AA	0x2809    CMP	R0, #9
0xF6AC	0xD001    BEQ	L_proxfusion2_init1
; hw_number end address is: 4 (R1)
;ProxFusion_2_STM32_M4.c, 453 :: 		
0xF6AE	0x2001    MOVS	R0, #1
0xF6B0	0xE004    B	L_end_proxfusion2_init
;ProxFusion_2_STM32_M4.c, 454 :: 		
L_proxfusion2_init1:
;ProxFusion_2_STM32_M4.c, 455 :: 		
; hw_number start address is: 4 (R1)
0xF6B2	0x2982    CMP	R1, #130
0xF6B4	0xD001    BEQ	L_proxfusion2_init2
; hw_number end address is: 4 (R1)
;ProxFusion_2_STM32_M4.c, 457 :: 		
0xF6B6	0x2001    MOVS	R0, #1
0xF6B8	0xE000    B	L_end_proxfusion2_init
;ProxFusion_2_STM32_M4.c, 458 :: 		
L_proxfusion2_init2:
;ProxFusion_2_STM32_M4.c, 459 :: 		
0xF6BA	0x2000    MOVS	R0, #0
;ProxFusion_2_STM32_M4.c, 460 :: 		
L_end_proxfusion2_init:
0xF6BC	0xF8DDE000  LDR	LR, [SP, #0]
0xF6C0	0xB002    ADD	SP, SP, #8
0xF6C2	0x4770    BX	LR
; end of _proxfusion2_init
_proxfusion2_readByte:
;ProxFusion_2_STM32_M4.c, 330 :: 		
; reg start address is: 0 (R0)
0xCAB0	0xB082    SUB	SP, SP, #8
0xCAB2	0xF8CDE000  STR	LR, [SP, #0]
; reg end address is: 0 (R0)
; reg start address is: 0 (R0)
;ProxFusion_2_STM32_M4.c, 335 :: 		
0xCAB6	0xA901    ADD	R1, SP, #4
0xCAB8	0x7008    STRB	R0, [R1, #0]
; reg end address is: 0 (R0)
;ProxFusion_2_STM32_M4.c, 337 :: 		
0xCABA	0xF7FDFCA5  BL	ProxFusion_2_STM32_M4_hal_i2cStart+0
;ProxFusion_2_STM32_M4.c, 338 :: 		
0xCABE	0xAA01    ADD	R2, SP, #4
0xCAC0	0x490E    LDR	R1, [PC, #56]
0xCAC2	0x7809    LDRB	R1, [R1, #0]
0xCAC4	0x2301    MOVS	R3, #1
0xCAC6	0xB2C8    UXTB	R0, R1
0xCAC8	0x4611    MOV	R1, R2
0xCACA	0x2201    MOVS	R2, #1
0xCACC	0xF7FDFC88  BL	ProxFusion_2_STM32_M4_hal_i2cWrite+0
;ProxFusion_2_STM32_M4.c, 339 :: 		
0xCAD0	0xF7FDF83E  BL	_Delay_10ms+0
;ProxFusion_2_STM32_M4.c, 340 :: 		
0xCAD4	0xF7FDFC98  BL	ProxFusion_2_STM32_M4_hal_i2cStart+0
;ProxFusion_2_STM32_M4.c, 341 :: 		
0xCAD8	0xF10D0205  ADD	R2, SP, #5
0xCADC	0x4907    LDR	R1, [PC, #28]
0xCADE	0x7809    LDRB	R1, [R1, #0]
0xCAE0	0x2301    MOVS	R3, #1
0xCAE2	0xB2C8    UXTB	R0, R1
0xCAE4	0x4611    MOV	R1, R2
0xCAE6	0x2201    MOVS	R2, #1
0xCAE8	0xF7FDFCAA  BL	ProxFusion_2_STM32_M4_hal_i2cRead+0
;ProxFusion_2_STM32_M4.c, 343 :: 		
0xCAEC	0xF10D0105  ADD	R1, SP, #5
0xCAF0	0x7809    LDRB	R1, [R1, #0]
0xCAF2	0xB2C8    UXTB	R0, R1
;ProxFusion_2_STM32_M4.c, 344 :: 		
L_end_proxfusion2_readByte:
0xCAF4	0xF8DDE000  LDR	LR, [SP, #0]
0xCAF8	0xB002    ADD	SP, SP, #8
0xCAFA	0x4770    BX	LR
0xCAFC	0x7D322000  	ProxFusion_2_STM32_M4__slaveAddress+0
; end of _proxfusion2_readByte
ProxFusion_2_STM32_M4_hal_i2cStart:
;__hal_stm32.c, 91 :: 		
0xA408	0xB082    SUB	SP, SP, #8
0xA40A	0xF8CDE000  STR	LR, [SP, #0]
;__hal_stm32.c, 93 :: 		
0xA40E	0xF2400400  MOVW	R4, #0
0xA412	0xF8AD4004  STRH	R4, [SP, #4]
;__hal_stm32.c, 94 :: 		
0xA416	0x4C06    LDR	R4, [PC, #24]
0xA418	0x6824    LDR	R4, [R4, #0]
0xA41A	0x47A0    BLX	R4
0xA41C	0xF9BD1004  LDRSH	R1, [SP, #4]
0xA420	0xEA410000  ORR	R0, R1, R0, LSL #0
;__hal_stm32.c, 95 :: 		
0xA424	0xB200    SXTH	R0, R0
;__hal_stm32.c, 96 :: 		
L_end_hal_i2cStart:
0xA426	0xF8DDE000  LDR	LR, [SP, #0]
0xA42A	0xB002    ADD	SP, SP, #8
0xA42C	0x4770    BX	LR
0xA42E	0xBF00    NOP
0xA430	0x7D342000  	ProxFusion_2_STM32_M4_fp_i2cStart+0
; end of ProxFusion_2_STM32_M4_hal_i2cStart
ProxFusion_2_STM32_M4_hal_i2cWrite:
;__hal_stm32.c, 98 :: 		
; endMode start address is: 12 (R3)
; nBytes start address is: 8 (R2)
; pBuf start address is: 4 (R1)
; slaveAddress start address is: 0 (R0)
0xA3E0	0xB082    SUB	SP, SP, #8
0xA3E2	0xF8CDE000  STR	LR, [SP, #0]
; endMode end address is: 12 (R3)
; nBytes end address is: 8 (R2)
; pBuf end address is: 4 (R1)
; slaveAddress end address is: 0 (R0)
; slaveAddress start address is: 0 (R0)
; pBuf start address is: 4 (R1)
; nBytes start address is: 8 (R2)
; endMode start address is: 12 (R3)
;__hal_stm32.c, 100 :: 		
0xA3E6	0xF2400400  MOVW	R4, #0
0xA3EA	0xF8AD4004  STRH	R4, [SP, #4]
;__hal_stm32.c, 102 :: 		
; endMode end address is: 12 (R3)
; nBytes end address is: 8 (R2)
; pBuf end address is: 4 (R1)
; slaveAddress end address is: 0 (R0)
0xA3EE	0x4C05    LDR	R4, [PC, #20]
0xA3F0	0x6824    LDR	R4, [R4, #0]
0xA3F2	0x47A0    BLX	R4
0xA3F4	0xF9BD4004  LDRSH	R4, [SP, #4]
0xA3F8	0x4304    ORRS	R4, R0
;__hal_stm32.c, 103 :: 		
0xA3FA	0xB220    SXTH	R0, R4
;__hal_stm32.c, 104 :: 		
L_end_hal_i2cWrite:
0xA3FC	0xF8DDE000  LDR	LR, [SP, #0]
0xA400	0xB002    ADD	SP, SP, #8
0xA402	0x4770    BX	LR
0xA404	0x7D382000  	ProxFusion_2_STM32_M4_fp_i2cWrite+0
; end of ProxFusion_2_STM32_M4_hal_i2cWrite
ProxFusion_2_STM32_M4_hal_i2cRead:
;__hal_stm32.c, 106 :: 		
; endMode start address is: 12 (R3)
; nBytes start address is: 8 (R2)
; pBuf start address is: 4 (R1)
; slaveAddress start address is: 0 (R0)
0xA440	0xB082    SUB	SP, SP, #8
0xA442	0xF8CDE000  STR	LR, [SP, #0]
; endMode end address is: 12 (R3)
; nBytes end address is: 8 (R2)
; pBuf end address is: 4 (R1)
; slaveAddress end address is: 0 (R0)
; slaveAddress start address is: 0 (R0)
; pBuf start address is: 4 (R1)
; nBytes start address is: 8 (R2)
; endMode start address is: 12 (R3)
;__hal_stm32.c, 108 :: 		
0xA446	0xF2400400  MOVW	R4, #0
0xA44A	0xF8AD4004  STRH	R4, [SP, #4]
;__hal_stm32.c, 110 :: 		
; endMode end address is: 12 (R3)
; nBytes end address is: 8 (R2)
; pBuf end address is: 4 (R1)
; slaveAddress end address is: 0 (R0)
0xA44E	0x4C04    LDR	R4, [PC, #16]
0xA450	0x6824    LDR	R4, [R4, #0]
0xA452	0x47A0    BLX	R4
;__hal_stm32.c, 111 :: 		
0xA454	0xF9BD0004  LDRSH	R0, [SP, #4]
;__hal_stm32.c, 112 :: 		
L_end_hal_i2cRead:
0xA458	0xF8DDE000  LDR	LR, [SP, #0]
0xA45C	0xB002    ADD	SP, SP, #8
0xA45E	0x4770    BX	LR
0xA460	0x7D3C2000  	ProxFusion_2_STM32_M4_fp_i2cRead+0
; end of ProxFusion_2_STM32_M4_hal_i2cRead
_proxfusion2_defaultConfig:
;ProxFusion_2_STM32_M4.c, 365 :: 		
0xE7A8	0xB081    SUB	SP, SP, #4
0xE7AA	0xF8CDE000  STR	LR, [SP, #0]
;ProxFusion_2_STM32_M4.c, 368 :: 		
0xE7AE	0x2101    MOVS	R1, #1
0xE7B0	0x2040    MOVS	R0, #64
0xE7B2	0xF7FEFA9D  BL	_proxfusion2_writeByte+0
;ProxFusion_2_STM32_M4.c, 369 :: 		
0xE7B6	0x2101    MOVS	R1, #1
0xE7B8	0x2041    MOVS	R0, #65
0xE7BA	0xF7FEFA99  BL	_proxfusion2_writeByte+0
;ProxFusion_2_STM32_M4.c, 370 :: 		
0xE7BE	0x2102    MOVS	R1, #2
0xE7C0	0x2042    MOVS	R0, #66
0xE7C2	0xF7FEFA95  BL	_proxfusion2_writeByte+0
;ProxFusion_2_STM32_M4.c, 371 :: 		
0xE7C6	0x2167    MOVS	R1, #103
0xE7C8	0x2043    MOVS	R0, #67
0xE7CA	0xF7FEFA91  BL	_proxfusion2_writeByte+0
;ProxFusion_2_STM32_M4.c, 372 :: 		
0xE7CE	0x2167    MOVS	R1, #103
0xE7D0	0x2044    MOVS	R0, #68
0xE7D2	0xF7FEFA8D  BL	_proxfusion2_writeByte+0
;ProxFusion_2_STM32_M4.c, 373 :: 		
0xE7D6	0x2167    MOVS	R1, #103
0xE7D8	0x2045    MOVS	R0, #69
0xE7DA	0xF7FEFA89  BL	_proxfusion2_writeByte+0
;ProxFusion_2_STM32_M4.c, 374 :: 		
0xE7DE	0x21E0    MOVS	R1, #224
0xE7E0	0x2046    MOVS	R0, #70
0xE7E2	0xF7FEFA85  BL	_proxfusion2_writeByte+0
;ProxFusion_2_STM32_M4.c, 375 :: 		
0xE7E6	0x21E0    MOVS	R1, #224
0xE7E8	0x2047    MOVS	R0, #71
0xE7EA	0xF7FEFA81  BL	_proxfusion2_writeByte+0
;ProxFusion_2_STM32_M4.c, 376 :: 		
0xE7EE	0x21D0    MOVS	R1, #208
0xE7F0	0x2048    MOVS	R0, #72
0xE7F2	0xF7FEFA7D  BL	_proxfusion2_writeByte+0
;ProxFusion_2_STM32_M4.c, 377 :: 		
0xE7F6	0x2106    MOVS	R1, #6
0xE7F8	0x2049    MOVS	R0, #73
0xE7FA	0xF7FEFA79  BL	_proxfusion2_writeByte+0
;ProxFusion_2_STM32_M4.c, 378 :: 		
0xE7FE	0x2106    MOVS	R1, #6
0xE800	0x204A    MOVS	R0, #74
0xE802	0xF7FEFA75  BL	_proxfusion2_writeByte+0
;ProxFusion_2_STM32_M4.c, 379 :: 		
0xE806	0x2106    MOVS	R1, #6
0xE808	0x204B    MOVS	R0, #75
0xE80A	0xF7FEFA71  BL	_proxfusion2_writeByte+0
;ProxFusion_2_STM32_M4.c, 380 :: 		
0xE80E	0x2101    MOVS	R1, #1
0xE810	0x204C    MOVS	R0, #76
0xE812	0xF7FEFA6D  BL	_proxfusion2_writeByte+0
;ProxFusion_2_STM32_M4.c, 381 :: 		
0xE816	0x2101    MOVS	R1, #1
0xE818	0x204D    MOVS	R0, #77
0xE81A	0xF7FEFA69  BL	_proxfusion2_writeByte+0
;ProxFusion_2_STM32_M4.c, 382 :: 		
0xE81E	0x2106    MOVS	R1, #6
0xE820	0x204E    MOVS	R0, #78
0xE822	0xF7FEFA65  BL	_proxfusion2_writeByte+0
;ProxFusion_2_STM32_M4.c, 383 :: 		
0xE826	0x2106    MOVS	R1, #6
0xE828	0x204F    MOVS	R0, #79
0xE82A	0xF7FEFA61  BL	_proxfusion2_writeByte+0
;ProxFusion_2_STM32_M4.c, 386 :: 		
0xE82E	0x2180    MOVS	R1, #128
0xE830	0x2050    MOVS	R0, #80
0xE832	0xF7FEFA5D  BL	_proxfusion2_writeByte+0
;ProxFusion_2_STM32_M4.c, 387 :: 		
0xE836	0x2101    MOVS	R1, #1
0xE838	0x2051    MOVS	R0, #81
0xE83A	0xF7FEFA59  BL	_proxfusion2_writeByte+0
;ProxFusion_2_STM32_M4.c, 388 :: 		
0xE83E	0x21AA    MOVS	R1, #170
0xE840	0x2052    MOVS	R0, #82
0xE842	0xF7FEFA55  BL	_proxfusion2_writeByte+0
;ProxFusion_2_STM32_M4.c, 389 :: 		
0xE846	0x21B0    MOVS	R1, #176
0xE848	0x2053    MOVS	R0, #83
0xE84A	0xF7FEFA51  BL	_proxfusion2_writeByte+0
;ProxFusion_2_STM32_M4.c, 390 :: 		
0xE84E	0x218C    MOVS	R1, #140
0xE850	0x2054    MOVS	R0, #84
0xE852	0xF7FEFA4D  BL	_proxfusion2_writeByte+0
;ProxFusion_2_STM32_M4.c, 391 :: 		
0xE856	0x2118    MOVS	R1, #24
0xE858	0x2055    MOVS	R0, #85
0xE85A	0xF7FEFA49  BL	_proxfusion2_writeByte+0
;ProxFusion_2_STM32_M4.c, 392 :: 		
0xE85E	0x2118    MOVS	R1, #24
0xE860	0x2056    MOVS	R0, #86
0xE862	0xF7FEFA45  BL	_proxfusion2_writeByte+0
;ProxFusion_2_STM32_M4.c, 393 :: 		
0xE866	0x2119    MOVS	R1, #25
0xE868	0x2057    MOVS	R0, #87
0xE86A	0xF7FEFA41  BL	_proxfusion2_writeByte+0
;ProxFusion_2_STM32_M4.c, 396 :: 		
0xE86E	0x2132    MOVS	R1, #50
0xE870	0x2060    MOVS	R0, #96
0xE872	0xF7FEFA3D  BL	_proxfusion2_writeByte+0
;ProxFusion_2_STM32_M4.c, 397 :: 		
0xE876	0x214E    MOVS	R1, #78
0xE878	0x2061    MOVS	R0, #97
0xE87A	0xF7FEFA39  BL	_proxfusion2_writeByte+0
;ProxFusion_2_STM32_M4.c, 398 :: 		
0xE87E	0x2132    MOVS	R1, #50
0xE880	0x2062    MOVS	R0, #98
0xE882	0xF7FEFA35  BL	_proxfusion2_writeByte+0
;ProxFusion_2_STM32_M4.c, 399 :: 		
0xE886	0x214E    MOVS	R1, #78
0xE888	0x2063    MOVS	R0, #99
0xE88A	0xF7FEFA31  BL	_proxfusion2_writeByte+0
;ProxFusion_2_STM32_M4.c, 400 :: 		
0xE88E	0x2128    MOVS	R1, #40
0xE890	0x2064    MOVS	R0, #100
0xE892	0xF7FEFA2D  BL	_proxfusion2_writeByte+0
;ProxFusion_2_STM32_M4.c, 401 :: 		
0xE896	0x2120    MOVS	R1, #32
0xE898	0x2065    MOVS	R0, #101
0xE89A	0xF7FEFA29  BL	_proxfusion2_writeByte+0
;ProxFusion_2_STM32_M4.c, 402 :: 		
0xE89E	0x2116    MOVS	R1, #22
0xE8A0	0x2066    MOVS	R0, #102
0xE8A2	0xF7FEFA25  BL	_proxfusion2_writeByte+0
;ProxFusion_2_STM32_M4.c, 403 :: 		
0xE8A6	0x2120    MOVS	R1, #32
0xE8A8	0x2067    MOVS	R0, #103
0xE8AA	0xF7FEFA21  BL	_proxfusion2_writeByte+0
;ProxFusion_2_STM32_M4.c, 404 :: 		
0xE8AE	0x2128    MOVS	R1, #40
0xE8B0	0x2068    MOVS	R0, #104
0xE8B2	0xF7FEFA1D  BL	_proxfusion2_writeByte+0
;ProxFusion_2_STM32_M4.c, 406 :: 		
0xE8B6	0x2104    MOVS	R1, #4
0xE8B8	0x2070    MOVS	R0, #112
0xE8BA	0xF7FEFA19  BL	_proxfusion2_writeByte+0
;ProxFusion_2_STM32_M4.c, 409 :: 		
0xE8BE	0x2111    MOVS	R1, #17
0xE8C0	0x2080    MOVS	R0, #128
0xE8C2	0xF7FEFA15  BL	_proxfusion2_writeByte+0
;ProxFusion_2_STM32_M4.c, 410 :: 		
0xE8C6	0x211E    MOVS	R1, #30
0xE8C8	0x2081    MOVS	R0, #129
0xE8CA	0xF7FEFA11  BL	_proxfusion2_writeByte+0
;ProxFusion_2_STM32_M4.c, 411 :: 		
0xE8CE	0x2132    MOVS	R1, #50
0xE8D0	0x2082    MOVS	R0, #130
0xE8D2	0xF7FEFA0D  BL	_proxfusion2_writeByte+0
;ProxFusion_2_STM32_M4.c, 412 :: 		
0xE8D6	0x214E    MOVS	R1, #78
0xE8D8	0x2083    MOVS	R0, #131
0xE8DA	0xF7FEFA09  BL	_proxfusion2_writeByte+0
;ProxFusion_2_STM32_M4.c, 415 :: 		
0xE8DE	0x2103    MOVS	R1, #3
0xE8E0	0x2090    MOVS	R0, #144
0xE8E2	0xF7FEFA05  BL	_proxfusion2_writeByte+0
;ProxFusion_2_STM32_M4.c, 416 :: 		
0xE8E6	0x2150    MOVS	R1, #80
0xE8E8	0x2091    MOVS	R0, #145
0xE8EA	0xF7FEFA01  BL	_proxfusion2_writeByte+0
;ProxFusion_2_STM32_M4.c, 417 :: 		
0xE8EE	0x2100    MOVS	R1, #0
0xE8F0	0x2092    MOVS	R0, #146
0xE8F2	0xF7FEF9FD  BL	_proxfusion2_writeByte+0
;ProxFusion_2_STM32_M4.c, 418 :: 		
0xE8F6	0x2148    MOVS	R1, #72
0xE8F8	0x2093    MOVS	R0, #147
0xE8FA	0xF7FEF9F9  BL	_proxfusion2_writeByte+0
;ProxFusion_2_STM32_M4.c, 419 :: 		
0xE8FE	0x2100    MOVS	R1, #0
0xE900	0x2094    MOVS	R0, #148
0xE902	0xF7FEF9F5  BL	_proxfusion2_writeByte+0
;ProxFusion_2_STM32_M4.c, 420 :: 		
0xE906	0x2119    MOVS	R1, #25
0xE908	0x2095    MOVS	R0, #149
0xE90A	0xF7FEF9F1  BL	_proxfusion2_writeByte+0
;ProxFusion_2_STM32_M4.c, 421 :: 		
0xE90E	0x2119    MOVS	R1, #25
0xE910	0x2096    MOVS	R0, #150
0xE912	0xF7FEF9ED  BL	_proxfusion2_writeByte+0
;ProxFusion_2_STM32_M4.c, 423 :: 		
0xE916	0x2155    MOVS	R1, #85
0xE918	0x20A0    MOVS	R0, #160
0xE91A	0xF7FEF9E9  BL	_proxfusion2_writeByte+0
;ProxFusion_2_STM32_M4.c, 425 :: 		
0xE91E	0x2100    MOVS	R1, #0
0xE920	0x20C0    MOVS	R0, #192
0xE922	0xF7FEF9E5  BL	_proxfusion2_writeByte+0
;ProxFusion_2_STM32_M4.c, 426 :: 		
0xE926	0x2106    MOVS	R1, #6
0xE928	0x20C1    MOVS	R0, #193
0xE92A	0xF7FEF9E1  BL	_proxfusion2_writeByte+0
;ProxFusion_2_STM32_M4.c, 427 :: 		
0xE92E	0x2100    MOVS	R1, #0
0xE930	0x20C2    MOVS	R0, #194
0xE932	0xF7FEF9DD  BL	_proxfusion2_writeByte+0
;ProxFusion_2_STM32_M4.c, 428 :: 		
0xE936	0x2100    MOVS	R1, #0
0xE938	0x20C3    MOVS	R0, #195
0xE93A	0xF7FEF9D9  BL	_proxfusion2_writeByte+0
;ProxFusion_2_STM32_M4.c, 430 :: 		
0xE93E	0x2129    MOVS	R1, #41
0xE940	0x20D0    MOVS	R0, #208
0xE942	0xF7FEF9D5  BL	_proxfusion2_writeByte+0
;ProxFusion_2_STM32_M4.c, 431 :: 		
0xE946	0x217F    MOVS	R1, #127
0xE948	0x20D1    MOVS	R0, #209
0xE94A	0xF7FEF9D1  BL	_proxfusion2_writeByte+0
;ProxFusion_2_STM32_M4.c, 432 :: 		
0xE94E	0x21C3    MOVS	R1, #195
0xE950	0x20D2    MOVS	R0, #210
0xE952	0xF7FEF9CD  BL	_proxfusion2_writeByte+0
;ProxFusion_2_STM32_M4.c, 433 :: 		
0xE956	0x2128    MOVS	R1, #40
0xE958	0x20D7    MOVS	R0, #215
0xE95A	0xF7FEF9C9  BL	_proxfusion2_writeByte+0
;ProxFusion_2_STM32_M4.c, 434 :: 		
0xE95E	0xF7FFFB4B  BL	_Delay_1sec+0
;ProxFusion_2_STM32_M4.c, 435 :: 		
L_end_proxfusion2_defaultConfig:
0xE962	0xF8DDE000  LDR	LR, [SP, #0]
0xE966	0xB001    ADD	SP, SP, #4
0xE968	0x4770    BX	LR
; end of _proxfusion2_defaultConfig
_proxfusion2_writeByte:
;ProxFusion_2_STM32_M4.c, 319 :: 		
; _data start address is: 4 (R1)
; reg start address is: 0 (R0)
0xCCF0	0xB082    SUB	SP, SP, #8
0xCCF2	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 4 (R1)
; reg end address is: 0 (R0)
; reg start address is: 0 (R0)
; _data start address is: 4 (R1)
;ProxFusion_2_STM32_M4.c, 323 :: 		
0xCCF6	0xAA01    ADD	R2, SP, #4
0xCCF8	0x7010    STRB	R0, [R2, #0]
; reg end address is: 0 (R0)
;ProxFusion_2_STM32_M4.c, 324 :: 		
0xCCFA	0x1C52    ADDS	R2, R2, #1
0xCCFC	0x7011    STRB	R1, [R2, #0]
; _data end address is: 4 (R1)
;ProxFusion_2_STM32_M4.c, 326 :: 		
0xCCFE	0xF7FDFB83  BL	ProxFusion_2_STM32_M4_hal_i2cStart+0
;ProxFusion_2_STM32_M4.c, 327 :: 		
0xCD02	0xAB01    ADD	R3, SP, #4
0xCD04	0x4A05    LDR	R2, [PC, #20]
0xCD06	0x7812    LDRB	R2, [R2, #0]
0xCD08	0x4619    MOV	R1, R3
0xCD0A	0x2301    MOVS	R3, #1
0xCD0C	0xB2D0    UXTB	R0, R2
0xCD0E	0x2202    MOVS	R2, #2
0xCD10	0xF7FDFB66  BL	ProxFusion_2_STM32_M4_hal_i2cWrite+0
;ProxFusion_2_STM32_M4.c, 328 :: 		
L_end_proxfusion2_writeByte:
0xCD14	0xF8DDE000  LDR	LR, [SP, #0]
0xCD18	0xB002    ADD	SP, SP, #8
0xCD1A	0x4770    BX	LR
0xCD1C	0x7D322000  	ProxFusion_2_STM32_M4__slaveAddress+0
; end of _proxfusion2_writeByte
_Start_TP:
;ThermalCameraDemo_driver.c, 1078 :: 		void Start_TP() {
0x11548	0xB081    SUB	SP, SP, #4
0x1154A	0xF8CDE000  STR	LR, [SP, #0]
;ThermalCameraDemo_driver.c, 1079 :: 		Init_MCU();
0x1154E	0xF7FDFB07  BL	_Init_MCU+0
;ThermalCameraDemo_driver.c, 1081 :: 		Init_Ext_Mem();
0x11552	0xF7FEF9D7  BL	_Init_Ext_Mem+0
;ThermalCameraDemo_driver.c, 1083 :: 		InitializeTouchPanel();
0x11556	0xF7FEF915  BL	ThermalCameraDemo_driver_InitializeTouchPanel+0
;ThermalCameraDemo_driver.c, 1084 :: 		if (FT5XX6_Config() == FT5XX6_OK) {
0x1155A	0xF7FFFDD7  BL	_FT5XX6_Config+0
0x1155E	0x2800    CMP	R0, #0
0x11560	0xD100    BNE	L_Start_TP150
;ThermalCameraDemo_driver.c, 1085 :: 		} else {
0x11562	0xE000    B	L_Start_TP151
L_Start_TP150:
;ThermalCameraDemo_driver.c, 1086 :: 		while(1);
L_Start_TP152:
0x11564	0xE7FE    B	L_Start_TP152
;ThermalCameraDemo_driver.c, 1087 :: 		}
L_Start_TP151:
;ThermalCameraDemo_driver.c, 1090 :: 		InitializeObjects();
0x11566	0xF7FEFA97  BL	ThermalCameraDemo_driver_InitializeObjects+0
;ThermalCameraDemo_driver.c, 1091 :: 		display_width = Screen2.Width;
0x1156A	0x4807    LDR	R0, [PC, #28]
0x1156C	0x8801    LDRH	R1, [R0, #0]
0x1156E	0x4807    LDR	R0, [PC, #28]
0x11570	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 1092 :: 		display_height = Screen2.Height;
0x11572	0x4807    LDR	R0, [PC, #28]
0x11574	0x8801    LDRH	R1, [R0, #0]
0x11576	0x4807    LDR	R0, [PC, #28]
0x11578	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 1093 :: 		DrawScreen(&Screen1);
0x1157A	0x4807    LDR	R0, [PC, #28]
0x1157C	0xF7FFFBAC  BL	_DrawScreen+0
;ThermalCameraDemo_driver.c, 1094 :: 		}
L_end_Start_TP:
0x11580	0xF8DDE000  LDR	LR, [SP, #0]
0x11584	0xB001    ADD	SP, SP, #4
0x11586	0x4770    BX	LR
0x11588	0x80CA2000  	_Screen2+2
0x1158C	0x80C42000  	_display_width+0
0x11590	0x80CC2000  	_Screen2+4
0x11594	0x80C62000  	_display_height+0
0x11598	0x81082000  	_Screen1+0
; end of _Start_TP
_Init_MCU:
;ThermalCameraDemo_driver.c, 1012 :: 		void Init_MCU()
0xEB60	0xB081    SUB	SP, SP, #4
0xEB62	0xF8CDE000  STR	LR, [SP, #0]
;ThermalCameraDemo_driver.c, 1014 :: 		GPIO_Digital_Output(&GPIOF_BASE, _GPIO_PINMASK_1);
0xEB66	0xF2400102  MOVW	R1, #2
0xEB6A	0x481C    LDR	R0, [PC, #112]
0xEB6C	0xF7F8FC1C  BL	_GPIO_Digital_Output+0
;ThermalCameraDemo_driver.c, 1015 :: 		GPIO_Digital_Input(&GPIOF_BASE, _GPIO_PINMASK_0);
0xEB70	0xF2400101  MOVW	R1, #1
0xEB74	0x4819    LDR	R0, [PC, #100]
0xEB76	0xF7F9FA27  BL	_GPIO_Digital_Input+0
;ThermalCameraDemo_driver.c, 1016 :: 		GPIOF_ODR.B1 = 1;
0xEB7A	0x2101    MOVS	R1, #1
0xEB7C	0xB249    SXTB	R1, R1
0xEB7E	0x4818    LDR	R0, [PC, #96]
0xEB80	0x6001    STR	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 1017 :: 		while (GPIOF_IDR.B0 == 0) {
L_Init_MCU139:
0xEB82	0x4818    LDR	R0, [PC, #96]
0xEB84	0x6800    LDR	R0, [R0, #0]
0xEB86	0xB9F0    CBNZ	R0, L_Init_MCU140
;ThermalCameraDemo_driver.c, 1018 :: 		GPIOF_ODR.B1 = 0;
0xEB88	0x2100    MOVS	R1, #0
0xEB8A	0xB249    SXTB	R1, R1
0xEB8C	0x4814    LDR	R0, [PC, #80]
0xEB8E	0x6001    STR	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 1019 :: 		Delay_us(10);
0xEB90	0xF240272E  MOVW	R7, #558
0xEB94	0xF2C00700  MOVT	R7, #0
L_Init_MCU141:
0xEB98	0x1E7F    SUBS	R7, R7, #1
0xEB9A	0xD1FD    BNE	L_Init_MCU141
0xEB9C	0xBF00    NOP
0xEB9E	0xBF00    NOP
0xEBA0	0xBF00    NOP
0xEBA2	0xBF00    NOP
0xEBA4	0xBF00    NOP
;ThermalCameraDemo_driver.c, 1020 :: 		GPIOF_ODR.B1 = 1;
0xEBA6	0x2101    MOVS	R1, #1
0xEBA8	0xB249    SXTB	R1, R1
0xEBAA	0x480D    LDR	R0, [PC, #52]
0xEBAC	0x6001    STR	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 1021 :: 		Delay_us(10);
0xEBAE	0xF240272E  MOVW	R7, #558
0xEBB2	0xF2C00700  MOVT	R7, #0
0xEBB6	0xBF00    NOP
0xEBB8	0xBF00    NOP
L_Init_MCU143:
0xEBBA	0x1E7F    SUBS	R7, R7, #1
0xEBBC	0xD1FD    BNE	L_Init_MCU143
0xEBBE	0xBF00    NOP
0xEBC0	0xBF00    NOP
0xEBC2	0xBF00    NOP
;ThermalCameraDemo_driver.c, 1022 :: 		}
0xEBC4	0xE7DD    B	L_Init_MCU139
L_Init_MCU140:
;ThermalCameraDemo_driver.c, 1023 :: 		I2C2_Init_Advanced(400000, &_GPIO_MODULE_I2C2_PF01);
0xEBC6	0x4908    LDR	R1, [PC, #32]
0xEBC8	0x4808    LDR	R0, [PC, #32]
0xEBCA	0xF7F9FBFD  BL	_I2C2_Init_Advanced+0
;ThermalCameraDemo_driver.c, 1025 :: 		TFT_Set_Default_Mode();
0xEBCE	0xF7FEF8A7  BL	_TFT_Set_Default_Mode+0
;ThermalCameraDemo_driver.c, 1026 :: 		}
L_end_Init_MCU:
0xEBD2	0xF8DDE000  LDR	LR, [SP, #0]
0xEBD6	0xB001    ADD	SP, SP, #4
0xEBD8	0x4770    BX	LR
0xEBDA	0xBF00    NOP
0xEBDC	0x14004002  	GPIOF_BASE+0
0xEBE0	0x82844242  	GPIOF_ODR+0
0xEBE4	0x82004242  	GPIOF_IDR+0
0xEBE8	0xE9280001  	__GPIO_MODULE_I2C2_PF01+0
0xEBEC	0x1A800006  	#400000
; end of _Init_MCU
_TFT_Set_Default_Mode:
;__Lib_TFT.c, 4303 :: 		
0xCD20	0xB081    SUB	SP, SP, #4
;__Lib_TFT.c, 4304 :: 		
0xCD22	0x2100    MOVS	R1, #0
0xCD24	0x4804    LDR	R0, [PC, #16]
0xCD26	0x8001    STRH	R1, [R0, #0]
;__Lib_TFT.c, 4305 :: 		
0xCD28	0x2100    MOVS	R1, #0
0xCD2A	0x4804    LDR	R0, [PC, #16]
0xCD2C	0x7001    STRB	R1, [R0, #0]
;__Lib_TFT.c, 4306 :: 		
0xCD2E	0x2100    MOVS	R1, #0
0xCD30	0x4803    LDR	R0, [PC, #12]
0xCD32	0x7001    STRB	R1, [R0, #0]
;__Lib_TFT.c, 4307 :: 		
L_end_TFT_Set_Default_Mode:
0xCD34	0xB001    ADD	SP, SP, #4
0xCD36	0x4770    BX	LR
0xCD38	0x78B62000  	__Lib_TFT_Ptr_Set+0
0xCD3C	0x78B82000  	__Lib_TFT___no_acceleration+0
0xCD40	0x78B92000  	__Lib_TFT___MM_plus+0
; end of _TFT_Set_Default_Mode
_Init_Ext_Mem:
;ThermalCameraDemo_driver.c, 1040 :: 		void Init_Ext_Mem() {
0xF904	0xB081    SUB	SP, SP, #4
0xF906	0xF8CDE000  STR	LR, [SP, #0]
;ThermalCameraDemo_driver.c, 1041 :: 		rfStartSect = 0;
0xF90A	0x2100    MOVS	R1, #0
0xF90C	0x4820    LDR	R0, [PC, #128]
0xF90E	0x6001    STR	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 1042 :: 		rfName = "ThermalC.RES";
0xF910	0x4920    LDR	R1, [PC, #128]
0xF912	0x4821    LDR	R0, [PC, #132]
0xF914	0x6001    STR	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 1044 :: 		mmc_timeout.cmd_timeout = 10000;
0xF916	0xF2427110  MOVW	R1, #10000
0xF91A	0x4820    LDR	R0, [PC, #128]
0xF91C	0x6001    STR	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 1045 :: 		mmc_timeout.spi_timeout = 10000;
0xF91E	0xF2427110  MOVW	R1, #10000
0xF922	0x481F    LDR	R0, [PC, #124]
0xF924	0x6001    STR	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 1046 :: 		mmc_timeout.init_timeout = 10000;
0xF926	0xF2427110  MOVW	R1, #10000
0xF92A	0x481E    LDR	R0, [PC, #120]
0xF92C	0x6001    STR	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 1047 :: 		Mmc_SetTimeoutCallback(&mmc_timeout,&MMC_TimeoutCallback);
0xF92E	0x491E    LDR	R1, [PC, #120]
0xF930	0x481A    LDR	R0, [PC, #104]
0xF932	0xF7FDF921  BL	_Mmc_SetTimeoutCallback+0
;ThermalCameraDemo_driver.c, 1050 :: 		GPIO_Digital_Output(&GPIOA_BASE, _GPIO_PINMASK_4);
0xF936	0xF2400110  MOVW	R1, #16
0xF93A	0x481C    LDR	R0, [PC, #112]
0xF93C	0xF7F7FD34  BL	_GPIO_Digital_Output+0
;ThermalCameraDemo_driver.c, 1051 :: 		Mmc_Chip_Select = 1;
0xF940	0x2101    MOVS	R1, #1
0xF942	0xB249    SXTB	R1, R1
0xF944	0x481A    LDR	R0, [PC, #104]
0xF946	0x6001    STR	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 1055 :: 		&_GPIO_MODULE_SPI1_PA56_PB5);
0xF948	0x4A1A    LDR	R2, [PC, #104]
;ThermalCameraDemo_driver.c, 1054 :: 		_SPI_MSB_FIRST | _SPI_SS_DISABLE | _SPI_SSM_ENABLE | _SPI_SSI_1,
0xF94A	0xF2403104  MOVW	R1, #772
;ThermalCameraDemo_driver.c, 1052 :: 		SPI1_Init_Advanced(_SPI_FPCLK_DIV64, _SPI_MASTER | _SPI_8_BIT |
0xF94E	0x2005    MOVS	R0, #5
;ThermalCameraDemo_driver.c, 1055 :: 		&_GPIO_MODULE_SPI1_PA56_PB5);
0xF950	0xF7F7F9B0  BL	_SPI1_Init_Advanced+0
;ThermalCameraDemo_driver.c, 1057 :: 		if (FAT32_Init() == 0)
0xF954	0xF7FDF94E  BL	_FAT32_Init+0
0xF958	0xB928    CBNZ	R0, L_Init_Ext_Mem148
;ThermalCameraDemo_driver.c, 1061 :: 		&_GPIO_MODULE_SPI1_PA56_PB5);
0xF95A	0x4A16    LDR	R2, [PC, #88]
;ThermalCameraDemo_driver.c, 1060 :: 		_SPI_MSB_FIRST | _SPI_SS_DISABLE | _SPI_SSM_ENABLE | _SPI_SSI_1,
0xF95C	0xF2403104  MOVW	R1, #772
;ThermalCameraDemo_driver.c, 1058 :: 		SPI1_Init_Advanced(_SPI_FPCLK_DIV8, _SPI_MASTER | _SPI_8_BIT |
0xF960	0x2002    MOVS	R0, #2
;ThermalCameraDemo_driver.c, 1061 :: 		&_GPIO_MODULE_SPI1_PA56_PB5);
0xF962	0xF7F7F9A7  BL	_SPI1_Init_Advanced+0
L_Init_Ext_Mem148:
;ThermalCameraDemo_driver.c, 1064 :: 		rfHandle = FAT32_Open(rfName, 0x01);
0xF966	0x480C    LDR	R0, [PC, #48]
0xF968	0x6800    LDR	R0, [R0, #0]
0xF96A	0x2101    MOVS	R1, #1
0xF96C	0xF7FEFC10  BL	_FAT32_Open+0
0xF970	0x4911    LDR	R1, [PC, #68]
0xF972	0x7008    STRB	R0, [R1, #0]
;ThermalCameraDemo_driver.c, 1065 :: 		rfStartSect = FAT32_ClustToSect(fat32_fdesc[rfHandle]._1stClust);
0xF974	0x211C    MOVS	R1, #28
0xF976	0x4341    MULS	R1, R0, R1
0xF978	0x4810    LDR	R0, [PC, #64]
0xF97A	0x1840    ADDS	R0, R0, R1
0xF97C	0x6800    LDR	R0, [R0, #0]
0xF97E	0xF7F5FC07  BL	_FAT32_ClustToSect+0
0xF982	0x4903    LDR	R1, [PC, #12]
0xF984	0x6008    STR	R0, [R1, #0]
;ThermalCameraDemo_driver.c, 1066 :: 		}
L_end_Init_Ext_Mem:
0xF986	0xF8DDE000  LDR	LR, [SP, #0]
0xF98A	0xB001    ADD	SP, SP, #4
0xF98C	0x4770    BX	LR
0xF98E	0xBF00    NOP
0xF990	0x814C2000  	_rfStartSect+0
0xF994	0x002D2000  	?lstr1_ThermalCameraDemo_driver+0
0xF998	0x81502000  	_rfName+0
0xF99C	0x81542000  	_mmc_timeout+0
0xF9A0	0x81582000  	_mmc_timeout+4
0xF9A4	0x815C2000  	_mmc_timeout+8
0xF9A8	0x5ED50000  	_MMC_TimeoutCallback+0
0xF9AC	0x00004002  	GPIOA_BASE+0
0xF9B0	0x02904240  	GPIOA_ODR+0
0xF9B4	0xE70C0001  	__GPIO_MODULE_SPI1_PA56_PB5+0
0xF9B8	0x81492000  	_rfHandle+0
0xF9BC	0x81602000  	_fat32_fdesc+0
; end of _Init_Ext_Mem
_Mmc_SetTimeoutCallback:
;__Lib_Mmc_SDIO.c, 265 :: 		
; MMC_Timeout start address is: 4 (R1)
; Timeout_values start address is: 0 (R0)
0xCB78	0xB081    SUB	SP, SP, #4
; MMC_Timeout end address is: 4 (R1)
; Timeout_values end address is: 0 (R0)
; Timeout_values start address is: 0 (R0)
; MMC_Timeout start address is: 4 (R1)
;__Lib_Mmc_SDIO.c, 267 :: 		
0xCB7A	0x6803    LDR	R3, [R0, #0]
0xCB7C	0x4A17    LDR	R2, [PC, #92]
0xCB7E	0x4293    CMP	R3, R2
0xCB80	0xD903    BLS	L_Mmc_SetTimeoutCallback17
;__Lib_Mmc_SDIO.c, 268 :: 		
0xCB82	0x2364    MOVS	R3, #100
0xCB84	0x4A16    LDR	R2, [PC, #88]
0xCB86	0x6013    STR	R3, [R2, #0]
0xCB88	0xE002    B	L_Mmc_SetTimeoutCallback18
L_Mmc_SetTimeoutCallback17:
;__Lib_Mmc_SDIO.c, 270 :: 		
0xCB8A	0x6803    LDR	R3, [R0, #0]
0xCB8C	0x4A14    LDR	R2, [PC, #80]
0xCB8E	0x6013    STR	R3, [R2, #0]
L_Mmc_SetTimeoutCallback18:
;__Lib_Mmc_SDIO.c, 271 :: 		
0xCB90	0x1D02    ADDS	R2, R0, #4
0xCB92	0x6813    LDR	R3, [R2, #0]
0xCB94	0x4A11    LDR	R2, [PC, #68]
0xCB96	0x4293    CMP	R3, R2
0xCB98	0xD904    BLS	L_Mmc_SetTimeoutCallback19
;__Lib_Mmc_SDIO.c, 272 :: 		
0xCB9A	0xF24033E8  MOVW	R3, #1000
0xCB9E	0x4A11    LDR	R2, [PC, #68]
0xCBA0	0x6013    STR	R3, [R2, #0]
0xCBA2	0xE003    B	L_Mmc_SetTimeoutCallback20
L_Mmc_SetTimeoutCallback19:
;__Lib_Mmc_SDIO.c, 274 :: 		
0xCBA4	0x1D02    ADDS	R2, R0, #4
0xCBA6	0x6813    LDR	R3, [R2, #0]
0xCBA8	0x4A0E    LDR	R2, [PC, #56]
0xCBAA	0x6013    STR	R3, [R2, #0]
L_Mmc_SetTimeoutCallback20:
;__Lib_Mmc_SDIO.c, 275 :: 		
0xCBAC	0xF2000208  ADDW	R2, R0, #8
0xCBB0	0x6813    LDR	R3, [R2, #0]
0xCBB2	0x4A0A    LDR	R2, [PC, #40]
0xCBB4	0x4293    CMP	R3, R2
0xCBB6	0xD904    BLS	L_Mmc_SetTimeoutCallback21
; Timeout_values end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 276 :: 		
0xCBB8	0xF2427310  MOVW	R3, #10000
0xCBBC	0x4A0A    LDR	R2, [PC, #40]
0xCBBE	0x6013    STR	R3, [R2, #0]
0xCBC0	0xE004    B	L_Mmc_SetTimeoutCallback22
L_Mmc_SetTimeoutCallback21:
;__Lib_Mmc_SDIO.c, 278 :: 		
; Timeout_values start address is: 0 (R0)
0xCBC2	0xF2000208  ADDW	R2, R0, #8
; Timeout_values end address is: 0 (R0)
0xCBC6	0x6813    LDR	R3, [R2, #0]
0xCBC8	0x4A07    LDR	R2, [PC, #28]
0xCBCA	0x6013    STR	R3, [R2, #0]
L_Mmc_SetTimeoutCallback22:
;__Lib_Mmc_SDIO.c, 280 :: 		
0xCBCC	0x4A07    LDR	R2, [PC, #28]
0xCBCE	0x6011    STR	R1, [R2, #0]
; MMC_Timeout end address is: 4 (R1)
;__Lib_Mmc_SDIO.c, 282 :: 		
0xCBD0	0x2301    MOVS	R3, #1
0xCBD2	0x4A07    LDR	R2, [PC, #28]
0xCBD4	0x7013    STRB	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 284 :: 		
L_end_Mmc_SetTimeoutCallback:
0xCBD6	0xB001    ADD	SP, SP, #4
0xCBD8	0x4770    BX	LR
0xCBDA	0xBF00    NOP
0xCBDC	0x4240000F  	#1000000
0xCBE0	0x78842000  	_delay_time_cmd+0
0xCBE4	0x78882000  	_delay_time_spi+0
0xCBE8	0x788C2000  	_delay_time_init+0
0xCBEC	0xCA382000  	_MMC_Timeout_Ptr+0
0xCBF0	0x78222000  	_set_timeout_on+0
; end of _Mmc_SetTimeoutCallback
_FAT32_Init:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1353 :: 		
0xCBF4	0xB0C6    SUB	SP, SP, #280
0xCBF6	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1359 :: 		
; rslt start address is: 4 (R1)
0xCBFA	0x2100    MOVS	R1, #0
;__Lib_FAT32_STM32_M3_M4_M7.c, 1360 :: 		
; tmp start address is: 0 (R0)
0xCBFC	0x2001    MOVS	R0, #1
0xCBFE	0xB240    SXTB	R0, R0
; tmp end address is: 0 (R0)
; rslt end address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1363 :: 		
L_FAT32_Init265:
; tmp start address is: 0 (R0)
; rslt start address is: 4 (R1)
0xCC00	0xB160    CBZ	R0, L__FAT32_Init1258
; tmp end address is: 0 (R0)
0xCC02	0x2932    CMP	R1, #50
0xCC04	0xD20A    BCS	L__FAT32_Init1257
L__FAT32_Init1256:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1364 :: 		
0xCC06	0xF88D1004  STRB	R1, [SP, #4]
0xCC0A	0xF7F9FE19  BL	_FAT32_Dev_Init+0
0xCC0E	0xF89D1004  LDRB	R1, [SP, #4]
; tmp start address is: 8 (R2)
0xCC12	0xB242    SXTB	R2, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 1365 :: 		
0xCC14	0x1C49    ADDS	R1, R1, #1
0xCC16	0xB2C9    UXTB	R1, R1
;__Lib_FAT32_STM32_M3_M4_M7.c, 1366 :: 		
; tmp end address is: 8 (R2)
0xCC18	0xB250    SXTB	R0, R2
0xCC1A	0xE7F1    B	L_FAT32_Init265
;__Lib_FAT32_STM32_M3_M4_M7.c, 1363 :: 		
L__FAT32_Init1258:
L__FAT32_Init1257:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1369 :: 		
0xCC1C	0x2932    CMP	R1, #50
0xCC1E	0xD306    BCC	L_FAT32_Init269
; rslt end address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1370 :: 		
0xCC20	0x21FD    MOVS	R1, #-3
0xCC22	0xB249    SXTB	R1, R1
0xCC24	0x482D    LDR	R0, [PC, #180]
0xCC26	0x7001    STRB	R1, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1371 :: 		
0xCC28	0x20FF    MOVS	R0, #-1
0xCC2A	0xB240    SXTB	R0, R0
0xCC2C	0xE052    B	L_end_FAT32_Init
;__Lib_FAT32_STM32_M3_M4_M7.c, 1372 :: 		
L_FAT32_Init269:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1374 :: 		
0xCC2E	0xF7F9FE17  BL	__Lib_FAT32_STM32_M3_M4_M7_resetFSI+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 1376 :: 		
0xCC32	0xF7F9FFC1  BL	__Lib_FAT32_STM32_M3_M4_M7_readFSI+0
0xCC36	0xB110    CBZ	R0, L_FAT32_Init270
;__Lib_FAT32_STM32_M3_M4_M7.c, 1377 :: 		
0xCC38	0x20FF    MOVS	R0, #-1
0xCC3A	0xB240    SXTB	R0, R0
0xCC3C	0xE04A    B	L_end_FAT32_Init
L_FAT32_Init270:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1379 :: 		
0xCC3E	0xA802    ADD	R0, SP, #8
0xCC40	0xF7F9FE86  BL	__Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry+0
0xCC44	0x2801    CMP	R0, #1
0xCC46	0xD125    BNE	L_FAT32_Init271
;__Lib_FAT32_STM32_M3_M4_M7.c, 1380 :: 		
0xCC48	0xF89D0107  LDRB	R0, [SP, #263]
0xCC4C	0xF0000008  AND	R0, R0, #8
0xCC50	0xB2C0    UXTB	R0, R0
0xCC52	0xB1E0    CBZ	R0, L_FAT32_Init272
;__Lib_FAT32_STM32_M3_M4_M7.c, 1381 :: 		
0xCC54	0xA802    ADD	R0, SP, #8
0xCC56	0xF7FBFE99  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_strlen+0
; len start address is: 4 (R1)
0xCC5A	0xB281    UXTH	R1, R0
; len end address is: 4 (R1)
0xCC5C	0xB288    UXTH	R0, R1
;__Lib_FAT32_STM32_M3_M4_M7.c, 1382 :: 		
L_FAT32_Init273:
; len start address is: 0 (R0)
0xCC5E	0x1E41    SUBS	R1, R0, #1
0xCC60	0xB289    UXTH	R1, R1
; len end address is: 0 (R0)
; len start address is: 24 (R6)
0xCC62	0xB28E    UXTH	R6, R1
0xCC64	0xA802    ADD	R0, SP, #8
0xCC66	0x1840    ADDS	R0, R0, R1
0xCC68	0x7800    LDRB	R0, [R0, #0]
0xCC6A	0x2820    CMP	R0, #32
0xCC6C	0xD103    BNE	L_FAT32_Init274
;__Lib_FAT32_STM32_M3_M4_M7.c, 1383 :: 		
0xCC6E	0xB906    CBNZ	R6, L_FAT32_Init275
;__Lib_FAT32_STM32_M3_M4_M7.c, 1384 :: 		
0xCC70	0xE001    B	L_FAT32_Init274
L_FAT32_Init275:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1385 :: 		
0xCC72	0xB2B0    UXTH	R0, R6
0xCC74	0xE7F3    B	L_FAT32_Init273
L_FAT32_Init274:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1386 :: 		
0xCC76	0xB13E    CBZ	R6, L_FAT32_Init276
;__Lib_FAT32_STM32_M3_M4_M7.c, 1387 :: 		
0xCC78	0x1C71    ADDS	R1, R6, #1
; len end address is: 24 (R6)
0xCC7A	0xA802    ADD	R0, SP, #8
0xCC7C	0xB20A    SXTH	R2, R1
0xCC7E	0x4601    MOV	R1, R0
0xCC80	0x4817    LDR	R0, [PC, #92]
0xCC82	0xF7F7FDC1  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_memcpy+0
0xCC86	0xE002    B	L_FAT32_Init277
L_FAT32_Init276:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1389 :: 		
0xCC88	0x2143    MOVS	R1, #67
0xCC8A	0x4815    LDR	R0, [PC, #84]
0xCC8C	0x7001    STRB	R1, [R0, #0]
L_FAT32_Init277:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1390 :: 		
L_FAT32_Init272:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1391 :: 		
0xCC8E	0x2100    MOVS	R1, #0
0xCC90	0x4814    LDR	R0, [PC, #80]
0xCC92	0x6001    STR	R1, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1392 :: 		
L_FAT32_Init271:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1394 :: 		
0xCC94	0xF240120E  MOVW	R2, #270
0xCC98	0xB212    SXTH	R2, R2
0xCC9A	0x2100    MOVS	R1, #0
0xCC9C	0x4812    LDR	R0, [PC, #72]
0xCC9E	0xF7F7F947  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_memset+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 1395 :: 		
0xCCA2	0x480F    LDR	R0, [PC, #60]
0xCCA4	0xF7FBFE72  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_strlen+0
; len start address is: 24 (R6)
0xCCA8	0xB286    UXTH	R6, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 1396 :: 		
0xCCAA	0xB202    SXTH	R2, R0
0xCCAC	0x490C    LDR	R1, [PC, #48]
0xCCAE	0x480E    LDR	R0, [PC, #56]
0xCCB0	0xF7F7FDAA  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_memcpy+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 1397 :: 		
0xCCB4	0x480C    LDR	R0, [PC, #48]
0xCCB6	0x1981    ADDS	R1, R0, R6
0xCCB8	0x203A    MOVS	R0, #58
0xCCBA	0x7008    STRB	R0, [R1, #0]
0xCCBC	0x1C71    ADDS	R1, R6, #1
0xCCBE	0xB289    UXTH	R1, R1
; len end address is: 24 (R6)
; len start address is: 8 (R2)
0xCCC0	0xB28A    UXTH	R2, R1
;__Lib_FAT32_STM32_M3_M4_M7.c, 1398 :: 		
0xCCC2	0x4809    LDR	R0, [PC, #36]
0xCCC4	0x1841    ADDS	R1, R0, R1
0xCCC6	0x205C    MOVS	R0, #92
0xCCC8	0x7008    STRB	R0, [R1, #0]
0xCCCA	0x1C51    ADDS	R1, R2, #1
; len end address is: 8 (R2)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1399 :: 		
0xCCCC	0x4807    LDR	R0, [PC, #28]
0xCCCE	0x8001    STRH	R1, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1401 :: 		
0xCCD0	0x2000    MOVS	R0, #0
0xCCD2	0xB240    SXTB	R0, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 1402 :: 		
L_end_FAT32_Init:
0xCCD4	0xF8DDE000  LDR	LR, [SP, #0]
0xCCD8	0xB046    ADD	SP, SP, #280
0xCCDA	0x4770    BX	LR
0xCCDC	0xC8162000  	__Lib_FAT32_STM32_M3_M4_M7___error+0
0xCCE0	0xC8942000  	__Lib_FAT32_STM32_M3_M4_M7___volumeName+0
0xCCE4	0xC81C2000  	__Lib_FAT32_STM32_M3_M4_M7___currentEntry+0
0xCCE8	0xC8A02000  	__Lib_FAT32_STM32_M3_M4_M7___currentPath+0
0xCCEC	0xC9AE2000  	__Lib_FAT32_STM32_M3_M4_M7___currentPath+270
; end of _FAT32_Init
_FAT32_Dev_Init:
;__Lib_FAT32_Driver_STM32_M3_M4_M7.c, 24 :: 		int8_t FAT32_Dev_Init(void)
0x6840	0xB081    SUB	SP, SP, #4
0x6842	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_FAT32_Driver_STM32_M3_M4_M7.c, 26 :: 		if (OK != Mmc_Init())
0x6846	0xF7FDFA9B  BL	_Mmc_Init+0
0x684A	0xB110    CBZ	R0, L_FAT32_Dev_Init0
;__Lib_FAT32_Driver_STM32_M3_M4_M7.c, 28 :: 		return ERROR;
0x684C	0x20FF    MOVS	R0, #-1
0x684E	0xB240    SXTB	R0, R0
0x6850	0xE001    B	L_end_FAT32_Dev_Init
;__Lib_FAT32_Driver_STM32_M3_M4_M7.c, 29 :: 		}
L_FAT32_Dev_Init0:
;__Lib_FAT32_Driver_STM32_M3_M4_M7.c, 30 :: 		return OK;
0x6852	0x2000    MOVS	R0, #0
0x6854	0xB240    SXTB	R0, R0
;__Lib_FAT32_Driver_STM32_M3_M4_M7.c, 31 :: 		}
L_end_FAT32_Dev_Init:
0x6856	0xF8DDE000  LDR	LR, [SP, #0]
0x685A	0xB001    ADD	SP, SP, #4
0x685C	0x4770    BX	LR
; end of _FAT32_Dev_Init
_Mmc_Init:
;__Lib_Mmc_SDIO.c, 111 :: 		
0x3D80	0xB081    SUB	SP, SP, #4
0x3D82	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_Mmc_SDIO.c, 112 :: 		
0x3D86	0x4C03    LDR	R4, [PC, #12]
0x3D88	0x6824    LDR	R4, [R4, #0]
0x3D8A	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 113 :: 		
L_end_Mmc_Init:
0x3D8C	0xF8DDE000  LDR	LR, [SP, #0]
0x3D90	0xB001    ADD	SP, SP, #4
0x3D92	0x4770    BX	LR
0x3D94	0x78982000  	__Lib_Mmc_SDIO_Mmc_Init_Ptr+0
; end of _Mmc_Init
__Lib_FAT32_STM32_M3_M4_M7_resetFSI:
;__Lib_FAT32_STM32_M3_M4_M7.c, 911 :: 		
0x6860	0xB081    SUB	SP, SP, #4
0x6862	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 912 :: 		
0x6866	0x2208    MOVS	R2, #8
0x6868	0xB212    SXTH	R2, R2
0x686A	0x2100    MOVS	R1, #0
0x686C	0x4828    LDR	R0, [PC, #160]
0x686E	0xF7FDFB5F  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_memset+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 913 :: 		
0x6872	0x2208    MOVS	R2, #8
0x6874	0xB212    SXTH	R2, R2
0x6876	0x2100    MOVS	R1, #0
0x6878	0x4826    LDR	R0, [PC, #152]
0x687A	0xF7FDFB59  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_memset+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 914 :: 		
0x687E	0x2208    MOVS	R2, #8
0x6880	0xB212    SXTH	R2, R2
0x6882	0x2100    MOVS	R1, #0
0x6884	0x4824    LDR	R0, [PC, #144]
0x6886	0xF7FDFB53  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_memset+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 915 :: 		
0x688A	0x2238    MOVS	R2, #56
0x688C	0xB212    SXTH	R2, R2
0x688E	0x2100    MOVS	R1, #0
0x6890	0x4822    LDR	R0, [PC, #136]
0x6892	0xF7FDFB4D  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_memset+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 916 :: 		
0x6896	0xF2402204  MOVW	R2, #516
0x689A	0xB212    SXTH	R2, R2
0x689C	0x2100    MOVS	R1, #0
0x689E	0x4820    LDR	R0, [PC, #128]
0x68A0	0xF7FDFB46  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_memset+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 917 :: 		
0x68A4	0xF2400104  MOVW	R1, _FAT32_MAX_FILES
0x68A8	0xB209    SXTH	R1, R1
0x68AA	0x201C    MOVS	R0, #28
0x68AC	0xB200    SXTH	R0, R0
0x68AE	0x4348    MULS	R0, R1, R0
0x68B0	0xB202    SXTH	R2, R0
0x68B2	0x2100    MOVS	R1, #0
0x68B4	0x481B    LDR	R0, [PC, #108]
0x68B6	0xF7FDFB3B  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_memset+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 918 :: 		
0x68BA	0x220C    MOVS	R2, #12
0x68BC	0xB212    SXTH	R2, R2
0x68BE	0x2100    MOVS	R1, #0
0x68C0	0x4819    LDR	R0, [PC, #100]
0x68C2	0xF7FDFB35  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_memset+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 920 :: 		
0x68C6	0xF04F31FF  MOV	R1, #-1
0x68CA	0x4815    LDR	R0, [PC, #84]
0x68CC	0x6001    STR	R1, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 921 :: 		
0x68CE	0x4917    LDR	R1, [PC, #92]
0x68D0	0x4817    LDR	R0, [PC, #92]
0x68D2	0x6001    STR	R1, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 923 :: 		
0x68D4	0x2100    MOVS	R1, #0
0x68D6	0x4817    LDR	R0, [PC, #92]
0x68D8	0x7001    STRB	R1, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 924 :: 		
0x68DA	0x2100    MOVS	R1, #0
0x68DC	0x4816    LDR	R0, [PC, #88]
0x68DE	0x7001    STRB	R1, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 927 :: 		
0x68E0	0x2100    MOVS	R1, #0
0x68E2	0x4816    LDR	R0, [PC, #88]
0x68E4	0x6001    STR	R1, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 929 :: 		
0x68E6	0x2100    MOVS	R1, #0
0x68E8	0x4815    LDR	R0, [PC, #84]
0x68EA	0x6001    STR	R1, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 930 :: 		
0x68EC	0x2100    MOVS	R1, #0
0x68EE	0x4815    LDR	R0, [PC, #84]
0x68F0	0x6001    STR	R1, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 932 :: 		
0x68F2	0x2100    MOVS	R1, #0
0x68F4	0x4814    LDR	R0, [PC, #80]
0x68F6	0x7001    STRB	R1, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 934 :: 		
0x68F8	0x2143    MOVS	R1, #67
0x68FA	0x480B    LDR	R0, [PC, #44]
0x68FC	0x7001    STRB	R1, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 936 :: 		
0x68FE	0x2100    MOVS	R1, #0
0x6900	0xB249    SXTB	R1, R1
0x6902	0x4812    LDR	R0, [PC, #72]
0x6904	0x7001    STRB	R1, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 937 :: 		
L_end_resetFSI:
0x6906	0xF8DDE000  LDR	LR, [SP, #0]
0x690A	0xB001    ADD	SP, SP, #4
0x690C	0x4770    BX	LR
0x690E	0xBF00    NOP
0x6910	0xC87C2000  	__Lib_FAT32_STM32_M3_M4_M7___TM+0
0x6914	0xC8842000  	__Lib_FAT32_STM32_M3_M4_M7___CT+0
0x6918	0xC88C2000  	__Lib_FAT32_STM32_M3_M4_M7___MT+0
0x691C	0xC8242000  	__Lib_FAT32_STM32_M3_M4_M7___fsi+0
0x6920	0x81E42000  	_f32_sector+0
0x6924	0x81602000  	_fat32_fdesc+0
0x6928	0xC8942000  	__Lib_FAT32_STM32_M3_M4_M7___volumeName+0
0x692C	0x83E82000  	_f32_sector+516
0x6930	0xC86C2000  	__Lib_FAT32_STM32_M3_M4_M7_fSectBuffEnd+0
0x6934	0xC8672000  	__Lib_FAT32_STM32_M3_M4_M7_fCardMultiReadMode+0
0x6938	0xC8762000  	__Lib_FAT32_STM32_M3_M4_M7_fDoSyncFSI+0
0x693C	0xC85C2000  	__Lib_FAT32_STM32_M3_M4_M7_fMaxCluster+0
0x6940	0xC8202000  	__Lib_FAT32_STM32_M3_M4_M7___currentClust+0
0x6944	0xC81C2000  	__Lib_FAT32_STM32_M3_M4_M7___currentEntry+0
0x6948	0xC8772000  	__Lib_FAT32_STM32_M3_M4_M7___isLFNentry+0
0x694C	0xC8162000  	__Lib_FAT32_STM32_M3_M4_M7___error+0
; end of __Lib_FAT32_STM32_M3_M4_M7_resetFSI
__Lib_FAT32_STM32_M3_M4_M7_alt_memset:
;__Lib_FAT32_STM32_M3_M4_M7.c, 140 :: 		
; n start address is: 8 (R2)
; character start address is: 4 (R1)
; p1 start address is: 0 (R0)
0x3F30	0xB081    SUB	SP, SP, #4
0x3F32	0xB213    SXTH	R3, R2
0x3F34	0x4602    MOV	R2, R0
0x3F36	0xB2C8    UXTB	R0, R1
; n end address is: 8 (R2)
; character end address is: 4 (R1)
; p1 end address is: 0 (R0)
; p1 start address is: 8 (R2)
; character start address is: 0 (R0)
; n start address is: 12 (R3)
;__Lib_FAT32_STM32_M3_M4_M7.c, 143 :: 		
; pp start address is: 4 (R1)
0x3F38	0x4611    MOV	R1, R2
; n end address is: 12 (R3)
; p1 end address is: 8 (R2)
; pp end address is: 4 (R1)
0x3F3A	0xB21D    SXTH	R5, R3
;__Lib_FAT32_STM32_M3_M4_M7.c, 144 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_alt_memset0:
; pp start address is: 4 (R1)
; n start address is: 20 (R5)
; n start address is: 20 (R5)
; character start address is: 0 (R0)
; character end address is: 0 (R0)
; p1 start address is: 8 (R2)
0x3F3C	0xB22C    SXTH	R4, R5
0x3F3E	0x1E6B    SUBS	R3, R5, #1
0x3F40	0xB21D    SXTH	R5, R3
; n end address is: 20 (R5)
0x3F42	0xB114    CBZ	R4, L___Lib_FAT32_STM32_M3_M4_M7_alt_memset1
; character end address is: 0 (R0)
; n end address is: 20 (R5)
;__Lib_FAT32_STM32_M3_M4_M7.c, 145 :: 		
; n start address is: 20 (R5)
; character start address is: 0 (R0)
0x3F44	0x7008    STRB	R0, [R1, #0]
0x3F46	0x1C49    ADDS	R1, R1, #1
; character end address is: 0 (R0)
; n end address is: 20 (R5)
; pp end address is: 4 (R1)
0x3F48	0xE7F8    B	L___Lib_FAT32_STM32_M3_M4_M7_alt_memset0
L___Lib_FAT32_STM32_M3_M4_M7_alt_memset1:
;__Lib_FAT32_STM32_M3_M4_M7.c, 146 :: 		
0x3F4A	0x4610    MOV	R0, R2
; p1 end address is: 8 (R2)
;__Lib_FAT32_STM32_M3_M4_M7.c, 147 :: 		
L_end_alt_memset:
0x3F4C	0xB001    ADD	SP, SP, #4
0x3F4E	0x4770    BX	LR
; end of __Lib_FAT32_STM32_M3_M4_M7_alt_memset
__Lib_FAT32_STM32_M3_M4_M7_readFSI:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1255 :: 		
0x6BB8	0xB081    SUB	SP, SP, #4
0x6BBA	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1260 :: 		
0x6BBE	0xF7FDFA37  BL	__Lib_FAT32_STM32_M3_M4_M7_readBR+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 1262 :: 		
; pBR start address is: 8 (R2)
0x6BC2	0x4A35    LDR	R2, [PC, #212]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1266 :: 		
0x6BC4	0x4835    LDR	R0, [PC, #212]
0x6BC6	0xF9900000  LDRSB	R0, [R0, #0]
0x6BCA	0xF1B03FFF  CMP	R0, #-1
0x6BCE	0xD102    BNE	L___Lib_FAT32_STM32_M3_M4_M7_readFSI250
; pBR end address is: 8 (R2)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1267 :: 		
0x6BD0	0x20FF    MOVS	R0, #-1
0x6BD2	0xB240    SXTB	R0, R0
0x6BD4	0xE05B    B	L_end_readFSI
L___Lib_FAT32_STM32_M3_M4_M7_readFSI250:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1270 :: 		
; pBR start address is: 8 (R2)
0x6BD6	0x4831    LDR	R0, [PC, #196]
0x6BD8	0xF9901000  LDRSB	R1, [R0, #0]
0x6BDC	0xF06F0003  MVN	R0, #3
0x6BE0	0x4281    CMP	R1, R0
0x6BE2	0xD102    BNE	L___Lib_FAT32_STM32_M3_M4_M7_readFSI251
; pBR end address is: 8 (R2)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1271 :: 		
0x6BE4	0x20FF    MOVS	R0, #-1
0x6BE6	0xB240    SXTB	R0, R0
0x6BE8	0xE051    B	L_end_readFSI
L___Lib_FAT32_STM32_M3_M4_M7_readFSI251:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1274 :: 		
; pBR start address is: 8 (R2)
0x6BEA	0x482C    LDR	R0, [PC, #176]
0x6BEC	0xF9900000  LDRSB	R0, [R0, #0]
0x6BF0	0x2800    CMP	R0, #0
0x6BF2	0xD146    BNE	L___Lib_FAT32_STM32_M3_M4_M7_readFSI252
;__Lib_FAT32_STM32_M3_M4_M7.c, 1275 :: 		
0x6BF4	0xF2020030  ADDW	R0, R2, #48
; pBR end address is: 8 (R2)
0x6BF8	0xF7FAFDEA  BL	__Lib_FAT32_STM32_M3_M4_M7_UI16+0
0x6BFC	0x4928    LDR	R1, [PC, #160]
0x6BFE	0x6809    LDR	R1, [R1, #0]
0x6C00	0x1808    ADDS	R0, R1, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 1276 :: 		
0x6C02	0xF7FAFD55  BL	__Lib_FAT32_STM32_M3_M4_M7_readSector+0
0x6C06	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_readFSI253
;__Lib_FAT32_STM32_M3_M4_M7.c, 1277 :: 		
0x6C08	0x20FF    MOVS	R0, #-1
0x6C0A	0xB240    SXTB	R0, R0
0x6C0C	0xE03F    B	L_end_readFSI
;__Lib_FAT32_STM32_M3_M4_M7.c, 1278 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_readFSI253:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1280 :: 		
; pFSI start address is: 12 (R3)
0x6C0E	0x4B22    LDR	R3, [PC, #136]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1282 :: 		
0x6C10	0xF50370FF  ADD	R0, R3, #510
0x6C14	0xF7FAFDDC  BL	__Lib_FAT32_STM32_M3_M4_M7_UI16+0
0x6C18	0xF64A2155  MOVW	R1, #43605
0x6C1C	0x4288    CMP	R0, R1
0x6C1E	0xD006    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_readFSI254
; pFSI end address is: 12 (R3)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1283 :: 		
0x6C20	0x21FC    MOVS	R1, #-4
0x6C22	0xB249    SXTB	R1, R1
0x6C24	0x481D    LDR	R0, [PC, #116]
0x6C26	0x7001    STRB	R1, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1284 :: 		
0x6C28	0x20FF    MOVS	R0, #-1
0x6C2A	0xB240    SXTB	R0, R0
0x6C2C	0xE02F    B	L_end_readFSI
;__Lib_FAT32_STM32_M3_M4_M7.c, 1285 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_readFSI254:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1287 :: 		
; pFSI start address is: 12 (R3)
0x6C2E	0x4618    MOV	R0, R3
0x6C30	0xF7FAFBD8  BL	__Lib_FAT32_STM32_M3_M4_M7_UI32+0
0x6C34	0x491B    LDR	R1, [PC, #108]
0x6C36	0x4288    CMP	R0, R1
0x6C38	0xD006    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_readFSI255
; pFSI end address is: 12 (R3)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1288 :: 		
0x6C3A	0x21FA    MOVS	R1, #-6
0x6C3C	0xB249    SXTB	R1, R1
0x6C3E	0x4817    LDR	R0, [PC, #92]
0x6C40	0x7001    STRB	R1, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1289 :: 		
0x6C42	0x20FF    MOVS	R0, #-1
0x6C44	0xB240    SXTB	R0, R0
0x6C46	0xE022    B	L_end_readFSI
;__Lib_FAT32_STM32_M3_M4_M7.c, 1290 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_readFSI255:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1292 :: 		
; pFSI start address is: 12 (R3)
0x6C48	0xF50370F2  ADD	R0, R3, #484
0x6C4C	0xF7FAFBCA  BL	__Lib_FAT32_STM32_M3_M4_M7_UI32+0
0x6C50	0x4915    LDR	R1, [PC, #84]
0x6C52	0x4288    CMP	R0, R1
0x6C54	0xD006    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_readFSI256
; pFSI end address is: 12 (R3)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1293 :: 		
0x6C56	0x21FA    MOVS	R1, #-6
0x6C58	0xB249    SXTB	R1, R1
0x6C5A	0x4810    LDR	R0, [PC, #64]
0x6C5C	0x7001    STRB	R1, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1294 :: 		
0x6C5E	0x20FF    MOVS	R0, #-1
0x6C60	0xB240    SXTB	R0, R0
0x6C62	0xE014    B	L_end_readFSI
;__Lib_FAT32_STM32_M3_M4_M7.c, 1295 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_readFSI256:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1297 :: 		
; pFSI start address is: 12 (R3)
0x6C64	0xF50370F4  ADD	R0, R3, #488
0x6C68	0xF7FAFBBC  BL	__Lib_FAT32_STM32_M3_M4_M7_UI32+0
0x6C6C	0x490F    LDR	R1, [PC, #60]
0x6C6E	0x6008    STR	R0, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1298 :: 		
0x6C70	0xF50370F6  ADD	R0, R3, #492
; pFSI end address is: 12 (R3)
0x6C74	0xF7FAFBB6  BL	__Lib_FAT32_STM32_M3_M4_M7_UI32+0
0x6C78	0x490D    LDR	R1, [PC, #52]
0x6C7A	0x6008    STR	R0, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1300 :: 		
0x6C7C	0x2000    MOVS	R0, #0
0x6C7E	0xB240    SXTB	R0, R0
0x6C80	0xE005    B	L_end_readFSI
;__Lib_FAT32_STM32_M3_M4_M7.c, 1301 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_readFSI252:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1303 :: 		
0x6C82	0x21FA    MOVS	R1, #-6
0x6C84	0xB249    SXTB	R1, R1
0x6C86	0x4805    LDR	R0, [PC, #20]
0x6C88	0x7001    STRB	R1, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1304 :: 		
0x6C8A	0x20FF    MOVS	R0, #-1
0x6C8C	0xB240    SXTB	R0, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 1305 :: 		
L_end_readFSI:
0x6C8E	0xF8DDE000  LDR	LR, [SP, #0]
0x6C92	0xB001    ADD	SP, SP, #4
0x6C94	0x4770    BX	LR
0x6C96	0xBF00    NOP
0x6C98	0x81E82000  	_f32_sector+4
0x6C9C	0xC8162000  	__Lib_FAT32_STM32_M3_M4_M7___error+0
0x6CA0	0xC8282000  	__Lib_FAT32_STM32_M3_M4_M7___fsi+4
0x6CA4	0x52524161  	#1096897106
0x6CA8	0x72726141  	#1631679090
0x6CAC	0xC8542000  	__Lib_FAT32_STM32_M3_M4_M7___fsi+48
0x6CB0	0xC8582000  	__Lib_FAT32_STM32_M3_M4_M7___fsi+52
; end of __Lib_FAT32_STM32_M3_M4_M7_readFSI
__Lib_FAT32_STM32_M3_M4_M7_readBR:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1129 :: 		
0x4030	0xB081    SUB	SP, SP, #4
0x4032	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1136 :: 		
0x4036	0xF7FEF863  BL	__Lib_FAT32_STM32_M3_M4_M7_readMBR+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 1138 :: 		
; pBR start address is: 12 (R3)
0x403A	0x4B93    LDR	R3, [PC, #588]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1141 :: 		
0x403C	0x4893    LDR	R0, [PC, #588]
0x403E	0xF9900000  LDRSB	R0, [R0, #0]
0x4042	0xF1B03FFF  CMP	R0, #-1
0x4046	0xD102    BNE	L___Lib_FAT32_STM32_M3_M4_M7_readBR223
; pBR end address is: 12 (R3)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1142 :: 		
0x4048	0x20FF    MOVS	R0, #-1
0x404A	0xB240    SXTB	R0, R0
0x404C	0xE18A    B	L_end_readBR
;__Lib_FAT32_STM32_M3_M4_M7.c, 1143 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_readBR223:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1145 :: 		
; pBR start address is: 12 (R3)
0x404E	0x488F    LDR	R0, [PC, #572]
0x4050	0xF9901000  LDRSB	R1, [R0, #0]
0x4054	0xF06F0003  MVN	R0, #3
0x4058	0x4281    CMP	R1, R0
0x405A	0xD102    BNE	L___Lib_FAT32_STM32_M3_M4_M7_readBR224
; pBR end address is: 12 (R3)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1146 :: 		
0x405C	0x20FF    MOVS	R0, #-1
0x405E	0xB240    SXTB	R0, R0
0x4060	0xE180    B	L_end_readBR
;__Lib_FAT32_STM32_M3_M4_M7.c, 1147 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_readBR224:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1149 :: 		
; pBR start address is: 12 (R3)
0x4062	0x488A    LDR	R0, [PC, #552]
0x4064	0xF9900000  LDRSB	R0, [R0, #0]
0x4068	0x2800    CMP	R0, #0
0x406A	0xD13F    BNE	L___Lib_FAT32_STM32_M3_M4_M7_readBR225
; pBR end address is: 12 (R3)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1150 :: 		
0x406C	0x4888    LDR	R0, [PC, #544]
0x406E	0x7800    LDRB	R0, [R0, #0]
0x4070	0xF000000F  AND	R0, R0, #15
0x4074	0xB2C0    UXTB	R0, R0
; partID start address is: 4 (R1)
0x4076	0xB2C1    UXTB	R1, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 1152 :: 		
0x4078	0x280B    CMP	R0, #11
0x407A	0xD008    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_readBR1238
0x407C	0x290C    CMP	R1, #12
0x407E	0xD006    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_readBR1237
; partID end address is: 4 (R1)
L___Lib_FAT32_STM32_M3_M4_M7_readBR1236:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1153 :: 		
0x4080	0x21F8    MOVS	R1, #-8
0x4082	0xB249    SXTB	R1, R1
0x4084	0x4881    LDR	R0, [PC, #516]
0x4086	0x7001    STRB	R1, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1154 :: 		
0x4088	0x20FF    MOVS	R0, #-1
0x408A	0xB240    SXTB	R0, R0
0x408C	0xE16A    B	L_end_readBR
;__Lib_FAT32_STM32_M3_M4_M7.c, 1152 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_readBR1238:
L___Lib_FAT32_STM32_M3_M4_M7_readBR1237:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1158 :: 		
0x408E	0x4881    LDR	R0, [PC, #516]
; s start address is: 0 (R0)
0x4090	0x6800    LDR	R0, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1159 :: 		
; s end address is: 0 (R0)
0x4092	0xF7FDFB0D  BL	__Lib_FAT32_STM32_M3_M4_M7_readSector+0
0x4096	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_readBR229
;__Lib_FAT32_STM32_M3_M4_M7.c, 1160 :: 		
0x4098	0x20FF    MOVS	R0, #-1
0x409A	0xB240    SXTB	R0, R0
0x409C	0xE162    B	L_end_readBR
;__Lib_FAT32_STM32_M3_M4_M7.c, 1161 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_readBR229:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1162 :: 		
; pBR start address is: 12 (R3)
0x409E	0x4B7A    LDR	R3, [PC, #488]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1165 :: 		
0x40A0	0xF50370FF  ADD	R0, R3, #510
0x40A4	0xF7FDFB94  BL	__Lib_FAT32_STM32_M3_M4_M7_UI16+0
0x40A8	0xF64A2155  MOVW	R1, #43605
0x40AC	0x4288    CMP	R0, R1
0x40AE	0xD006    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_readBR230
; pBR end address is: 12 (R3)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1166 :: 		
0x40B0	0x21FC    MOVS	R1, #-4
0x40B2	0xB249    SXTB	R1, R1
0x40B4	0x4875    LDR	R0, [PC, #468]
0x40B6	0x7001    STRB	R1, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1167 :: 		
0x40B8	0x20FF    MOVS	R0, #-1
0x40BA	0xB240    SXTB	R0, R0
0x40BC	0xE152    B	L_end_readBR
;__Lib_FAT32_STM32_M3_M4_M7.c, 1168 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_readBR230:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1171 :: 		
; pBR start address is: 12 (R3)
0x40BE	0x7818    LDRB	R0, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1172 :: 		
0x40C0	0x28E9    CMP	R0, #233
0x40C2	0xD009    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_readBR234
0x40C4	0x7818    LDRB	R0, [R3, #0]
0x40C6	0x28EB    CMP	R0, #235
0x40C8	0xD104    BNE	L___Lib_FAT32_STM32_M3_M4_M7_readBR1240
0x40CA	0x1C98    ADDS	R0, R3, #2
0x40CC	0x7800    LDRB	R0, [R0, #0]
0x40CE	0x2890    CMP	R0, #144
0x40D0	0xD100    BNE	L___Lib_FAT32_STM32_M3_M4_M7_readBR1239
0x40D2	0xE001    B	L___Lib_FAT32_STM32_M3_M4_M7_readBR234
L___Lib_FAT32_STM32_M3_M4_M7_readBR1240:
L___Lib_FAT32_STM32_M3_M4_M7_readBR1239:
0x40D4	0x2000    MOVS	R0, #0
0x40D6	0xE000    B	L___Lib_FAT32_STM32_M3_M4_M7_readBR233
L___Lib_FAT32_STM32_M3_M4_M7_readBR234:
0x40D8	0x2001    MOVS	R0, #1
L___Lib_FAT32_STM32_M3_M4_M7_readBR233:
0x40DA	0xB930    CBNZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_readBR235
; pBR end address is: 12 (R3)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1173 :: 		
0x40DC	0x21FB    MOVS	R1, #-5
0x40DE	0xB249    SXTB	R1, R1
0x40E0	0x486A    LDR	R0, [PC, #424]
0x40E2	0x7001    STRB	R1, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1174 :: 		
0x40E4	0x20FF    MOVS	R0, #-1
0x40E6	0xB240    SXTB	R0, R0
0x40E8	0xE13C    B	L_end_readBR
;__Lib_FAT32_STM32_M3_M4_M7.c, 1175 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_readBR235:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1177 :: 		
; pBR start address is: 12 (R3)
0x40EA	0xE016    B	L___Lib_FAT32_STM32_M3_M4_M7_readBR236
L___Lib_FAT32_STM32_M3_M4_M7_readBR225:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1181 :: 		
0x40EC	0x4867    LDR	R0, [PC, #412]
0x40EE	0xF9901000  LDRSB	R1, [R0, #0]
0x40F2	0xF06F0004  MVN	R0, #4
0x40F6	0x4281    CMP	R1, R0
0x40F8	0xD10F    BNE	L___Lib_FAT32_STM32_M3_M4_M7_readBR237
;__Lib_FAT32_STM32_M3_M4_M7.c, 1182 :: 		
0x40FA	0x2180    MOVS	R1, #128
0x40FC	0x4866    LDR	R0, [PC, #408]
0x40FE	0x7001    STRB	R1, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1183 :: 		
0x4100	0x2100    MOVS	R1, #0
0x4102	0x4864    LDR	R0, [PC, #400]
0x4104	0x6001    STR	R1, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1184 :: 		
0x4106	0xF2030020  ADDW	R0, R3, #32
0x410A	0xF7FDF96B  BL	__Lib_FAT32_STM32_M3_M4_M7_UI32+0
0x410E	0x4963    LDR	R1, [PC, #396]
0x4110	0x6008    STR	R0, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1186 :: 		
0x4112	0x2100    MOVS	R1, #0
0x4114	0xB249    SXTB	R1, R1
0x4116	0x485D    LDR	R0, [PC, #372]
0x4118	0x7001    STRB	R1, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1187 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_readBR237:
L___Lib_FAT32_STM32_M3_M4_M7_readBR236:
; pBR end address is: 12 (R3)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1189 :: 		
; pBR start address is: 12 (R3)
0x411A	0x485C    LDR	R0, [PC, #368]
0x411C	0xF9900000  LDRSB	R0, [R0, #0]
0x4120	0x2800    CMP	R0, #0
0x4122	0xF0408119  BNE	L___Lib_FAT32_STM32_M3_M4_M7_readBR238
;__Lib_FAT32_STM32_M3_M4_M7.c, 1190 :: 		
0x4126	0xF203000B  ADDW	R0, R3, #11
0x412A	0xF7FDFB51  BL	__Lib_FAT32_STM32_M3_M4_M7_UI16+0
0x412E	0x495C    LDR	R1, [PC, #368]
0x4130	0x8008    STRH	R0, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1191 :: 		
0x4132	0xF203000D  ADDW	R0, R3, #13
0x4136	0xF7FDF967  BL	__Lib_FAT32_STM32_M3_M4_M7_UI8+0
0x413A	0x495A    LDR	R1, [PC, #360]
0x413C	0x7008    STRB	R0, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1192 :: 		
0x413E	0xF203000E  ADDW	R0, R3, #14
0x4142	0xF7FDFB45  BL	__Lib_FAT32_STM32_M3_M4_M7_UI16+0
0x4146	0x4958    LDR	R1, [PC, #352]
0x4148	0x8008    STRH	R0, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1193 :: 		
0x414A	0xF2030010  ADDW	R0, R3, #16
0x414E	0xF7FDF95B  BL	__Lib_FAT32_STM32_M3_M4_M7_UI8+0
0x4152	0x4956    LDR	R1, [PC, #344]
0x4154	0x7008    STRB	R0, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1194 :: 		
0x4156	0xF2030024  ADDW	R0, R3, #36
0x415A	0xF7FDF943  BL	__Lib_FAT32_STM32_M3_M4_M7_UI32+0
0x415E	0x4954    LDR	R1, [PC, #336]
0x4160	0x6008    STR	R0, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1195 :: 		
0x4162	0xF2030028  ADDW	R0, R3, #40
0x4166	0xF7FDFB33  BL	__Lib_FAT32_STM32_M3_M4_M7_UI16+0
0x416A	0x4952    LDR	R1, [PC, #328]
0x416C	0x8008    STRH	R0, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1196 :: 		
0x416E	0x484E    LDR	R0, [PC, #312]
0x4170	0x8801    LDRH	R1, [R0, #0]
0x4172	0x4848    LDR	R0, [PC, #288]
0x4174	0x6800    LDR	R0, [R0, #0]
0x4176	0x1841    ADDS	R1, R0, R1
0x4178	0x484F    LDR	R0, [PC, #316]
0x417A	0x6001    STR	R1, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1197 :: 		
0x417C	0xF203002C  ADDW	R0, R3, #44
0x4180	0xF7FDF930  BL	__Lib_FAT32_STM32_M3_M4_M7_UI32+0
0x4184	0x494D    LDR	R1, [PC, #308]
0x4186	0x6008    STR	R0, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1198 :: 		
0x4188	0xF2030011  ADDW	R0, R3, #17
0x418C	0xF7FDFB20  BL	__Lib_FAT32_STM32_M3_M4_M7_UI16+0
0x4190	0x494B    LDR	R1, [PC, #300]
0x4192	0x8008    STRH	R0, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1199 :: 		
0x4194	0xF2030030  ADDW	R0, R3, #48
; pBR end address is: 12 (R3)
0x4198	0xF7FDFB1A  BL	__Lib_FAT32_STM32_M3_M4_M7_UI16+0
0x419C	0x493D    LDR	R1, [PC, #244]
0x419E	0x6809    LDR	R1, [R1, #0]
0x41A0	0x1809    ADDS	R1, R1, R0
0x41A2	0x4848    LDR	R0, [PC, #288]
0x41A4	0x6001    STR	R1, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1203 :: 		
0x41A6	0x4844    LDR	R0, [PC, #272]
0x41A8	0x6801    LDR	R1, [R0, #0]
0x41AA	0x4847    LDR	R0, [PC, #284]
0x41AC	0x6001    STR	R1, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1204 :: 		
; i start address is: 12 (R3)
0x41AE	0x2300    MOVS	R3, #0
; i end address is: 12 (R3)
L___Lib_FAT32_STM32_M3_M4_M7_readBR239:
; i start address is: 12 (R3)
0x41B0	0x483E    LDR	R0, [PC, #248]
0x41B2	0x7800    LDRB	R0, [R0, #0]
0x41B4	0x4283    CMP	R3, R0
0x41B6	0xD208    BCS	L___Lib_FAT32_STM32_M3_M4_M7_readBR240
;__Lib_FAT32_STM32_M3_M4_M7.c, 1205 :: 		
0x41B8	0x483D    LDR	R0, [PC, #244]
0x41BA	0x6802    LDR	R2, [R0, #0]
0x41BC	0x4942    LDR	R1, [PC, #264]
0x41BE	0x6808    LDR	R0, [R1, #0]
0x41C0	0x1880    ADDS	R0, R0, R2
0x41C2	0x6008    STR	R0, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1204 :: 		
0x41C4	0x1C5B    ADDS	R3, R3, #1
0x41C6	0xB2DB    UXTB	R3, R3
;__Lib_FAT32_STM32_M3_M4_M7.c, 1205 :: 		
; i end address is: 12 (R3)
0x41C8	0xE7F2    B	L___Lib_FAT32_STM32_M3_M4_M7_readBR239
L___Lib_FAT32_STM32_M3_M4_M7_readBR240:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1207 :: 		
0x41CA	0x4A35    LDR	R2, [PC, #212]
0x41CC	0x8810    LDRH	R0, [R2, #0]
0x41CE	0x0941    LSRS	R1, R0, #5
0x41D0	0xB289    UXTH	R1, R1
0x41D2	0x483E    LDR	R0, [PC, #248]
0x41D4	0x6001    STR	R1, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1208 :: 		
0x41D6	0x4610    MOV	R0, R2
0x41D8	0x8800    LDRH	R0, [R0, #0]
0x41DA	0x0881    LSRS	R1, R0, #2
0x41DC	0xB289    UXTH	R1, R1
0x41DE	0x483C    LDR	R0, [PC, #240]
0x41E0	0x6001    STR	R1, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1210 :: 		
0x41E2	0x4610    MOV	R0, R2
0x41E4	0x8800    LDRH	R0, [R0, #0]
0x41E6	0xF7FEF831  BL	__Lib_FAT32_STM32_M3_M4_M7_PO2+0
0x41EA	0x493A    LDR	R1, [PC, #232]
0x41EC	0x7008    STRB	R0, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1211 :: 		
0x41EE	0x482D    LDR	R0, [PC, #180]
0x41F0	0x7800    LDRB	R0, [R0, #0]
0x41F2	0xF7FEF82B  BL	__Lib_FAT32_STM32_M3_M4_M7_PO2+0
0x41F6	0x4938    LDR	R1, [PC, #224]
0x41F8	0x7008    STRB	R0, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1213 :: 		
0x41FA	0x4834    LDR	R0, [PC, #208]
0x41FC	0x6800    LDR	R0, [R0, #0]
0x41FE	0xF7FEF825  BL	__Lib_FAT32_STM32_M3_M4_M7_PO2+0
0x4202	0x4936    LDR	R1, [PC, #216]
0x4204	0x7008    STRB	R0, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1214 :: 		
0x4206	0x4832    LDR	R0, [PC, #200]
0x4208	0x6800    LDR	R0, [R0, #0]
0x420A	0xF7FEF81F  BL	__Lib_FAT32_STM32_M3_M4_M7_PO2+0
0x420E	0x4934    LDR	R1, [PC, #208]
0x4210	0x7008    STRB	R0, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1216 :: 		
0x4212	0x4831    LDR	R0, [PC, #196]
0x4214	0x7801    LDRB	R1, [R0, #0]
0x4216	0x482F    LDR	R0, [PC, #188]
0x4218	0x7800    LDRB	R0, [R0, #0]
0x421A	0x1841    ADDS	R1, R0, R1
0x421C	0xB209    SXTH	R1, R1
0x421E	0x4831    LDR	R0, [PC, #196]
0x4220	0x7001    STRB	R1, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1217 :: 		
0x4222	0xB2C9    UXTB	R1, R1
0x4224	0xF04F0001  MOV	R0, #1
0x4228	0xFA00F101  LSL	R1, R0, R1
0x422C	0x482E    LDR	R0, [PC, #184]
0x422E	0x6001    STR	R1, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1220 :: 		
0x4230	0x2020    MOVS	R0, #32
0x4232	0xF7FEF80B  BL	__Lib_FAT32_STM32_M3_M4_M7_PO2+0
0x4236	0x492B    LDR	R1, [PC, #172]
0x4238	0x7809    LDRB	R1, [R1, #0]
0x423A	0x1A09    SUB	R1, R1, R0
0x423C	0xB209    SXTH	R1, R1
0x423E	0xF04F0001  MOV	R0, #1
0x4242	0xFA00F101  LSL	R1, R0, R1
0x4246	0x4829    LDR	R0, [PC, #164]
0x4248	0x6001    STR	R1, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1221 :: 		
0x424A	0x4608    MOV	R0, R1
0x424C	0xF7FDFFFE  BL	__Lib_FAT32_STM32_M3_M4_M7_PO2+0
0x4250	0x4927    LDR	R1, [PC, #156]
0x4252	0x7008    STRB	R0, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1223 :: 		
0x4254	0x4819    LDR	R0, [PC, #100]
0x4256	0x6801    LDR	R1, [R0, #0]
0x4258	0x4826    LDR	R0, [PC, #152]
0x425A	0x6001    STR	R1, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1224 :: 		
0x425C	0x2100    MOVS	R1, #0
0x425E	0x4826    LDR	R0, [PC, #152]
0x4260	0x6001    STR	R1, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1227 :: 		
0x4262	0x480C    LDR	R0, [PC, #48]
0x4264	0x6801    LDR	R1, [R0, #0]
0x4266	0x4818    LDR	R0, [PC, #96]
0x4268	0x6800    LDR	R0, [R0, #0]
0x426A	0x1A41    SUB	R1, R0, R1
0x426C	0x480B    LDR	R0, [PC, #44]
0x426E	0x6800    LDR	R0, [R0, #0]
0x4270	0x1A41    SUB	R1, R0, R1
;__Lib_FAT32_STM32_M3_M4_M7.c, 1228 :: 		
0x4272	0x4819    LDR	R0, [PC, #100]
0x4274	0x7800    LDRB	R0, [R0, #0]
0x4276	0xFA21F000  LSR	R0, R1, R0
0x427A	0x1C81    ADDS	R1, R0, #2
0x427C	0x481F    LDR	R0, [PC, #124]
0x427E	0x6001    STR	R1, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1231 :: 		
0x4280	0x4803    LDR	R0, [PC, #12]
0x4282	0x7800    LDRB	R0, [R0, #0]
0x4284	0xF000B83C  B	#120
0x4288	0x81E82000  	_f32_sector+4
0x428C	0xC8162000  	__Lib_FAT32_STM32_M3_M4_M7___error+0
0x4290	0xC8252000  	__Lib_FAT32_STM32_M3_M4_M7___fsi+1
0x4294	0xC8282000  	__Lib_FAT32_STM32_M3_M4_M7___fsi+4
0x4298	0xC8242000  	__Lib_FAT32_STM32_M3_M4_M7___fsi+0
0x429C	0xC82C2000  	__Lib_FAT32_STM32_M3_M4_M7___fsi+8
0x42A0	0xC8302000  	__Lib_FAT32_STM32_M3_M4_M7___fsi+12
0x42A4	0xC8322000  	__Lib_FAT32_STM32_M3_M4_M7___fsi+14
0x42A8	0xC8342000  	__Lib_FAT32_STM32_M3_M4_M7___fsi+16
0x42AC	0xC8362000  	__Lib_FAT32_STM32_M3_M4_M7___fsi+18
0x42B0	0xC8382000  	__Lib_FAT32_STM32_M3_M4_M7___fsi+20
0x42B4	0xC83C2000  	__Lib_FAT32_STM32_M3_M4_M7___fsi+24
0x42B8	0xC8402000  	__Lib_FAT32_STM32_M3_M4_M7___fsi+28
0x42BC	0xC8442000  	__Lib_FAT32_STM32_M3_M4_M7___fsi+32
0x42C0	0xC8482000  	__Lib_FAT32_STM32_M3_M4_M7___fsi+36
0x42C4	0xC8502000  	__Lib_FAT32_STM32_M3_M4_M7___fsi+44
0x42C8	0xC84C2000  	__Lib_FAT32_STM32_M3_M4_M7___fsi+40
0x42CC	0xC8682000  	__Lib_FAT32_STM32_M3_M4_M7_fDirEntsPSect+0
0x42D0	0xC8702000  	__Lib_FAT32_STM32_M3_M4_M7_fFatEntsPSect+0
0x42D4	0xC8742000  	__Lib_FAT32_STM32_M3_M4_M7_fBytesPSectPO2+0
0x42D8	0xC8652000  	__Lib_FAT32_STM32_M3_M4_M7_fSectPClustPO2+0
0x42DC	0xC8642000  	__Lib_FAT32_STM32_M3_M4_M7_fDirEntsPSectPO2+0
0x42E0	0xC8662000  	__Lib_FAT32_STM32_M3_M4_M7_fFatEntsPSectPO2+0
0x42E4	0xC8752000  	__Lib_FAT32_STM32_M3_M4_M7_fBytesPClustPO2+0
0x42E8	0xC8782000  	__Lib_FAT32_STM32_M3_M4_M7_fBytesPClust+0
0x42EC	0xC8602000  	__Lib_FAT32_STM32_M3_M4_M7_fDirEntsPClust+0
0x42F0	0xC8172000  	__Lib_FAT32_STM32_M3_M4_M7_fDirEntsPClustPO2+0
0x42F4	0xC8202000  	__Lib_FAT32_STM32_M3_M4_M7___currentClust+0
0x42F8	0xC81C2000  	__Lib_FAT32_STM32_M3_M4_M7___currentEntry+0
0x42FC	0xC85C2000  	__Lib_FAT32_STM32_M3_M4_M7_fMaxCluster+0
0x4300	0xB9B0    CBNZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_readBR242
;__Lib_FAT32_STM32_M3_M4_M7.c, 1232 :: 		
0x4302	0x481A    LDR	R0, [PC, #104]
0x4304	0x6801    LDR	R1, [R0, #0]
0x4306	0xF64F70F7  MOVW	R0, #65527
0x430A	0x4281    CMP	R1, R0
0x430C	0xD303    BCC	L___Lib_FAT32_STM32_M3_M4_M7_readBR243
;__Lib_FAT32_STM32_M3_M4_M7.c, 1233 :: 		
0x430E	0x210B    MOVS	R1, #11
0x4310	0x4817    LDR	R0, [PC, #92]
0x4312	0x7001    STRB	R1, [R0, #0]
0x4314	0xE00C    B	L___Lib_FAT32_STM32_M3_M4_M7_readBR244
L___Lib_FAT32_STM32_M3_M4_M7_readBR243:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1234 :: 		
0x4316	0x4815    LDR	R0, [PC, #84]
0x4318	0x6801    LDR	R1, [R0, #0]
0x431A	0xF64070F7  MOVW	R0, #4087
0x431E	0x4281    CMP	R1, R0
0x4320	0xD303    BCC	L___Lib_FAT32_STM32_M3_M4_M7_readBR245
;__Lib_FAT32_STM32_M3_M4_M7.c, 1235 :: 		
0x4322	0x2106    MOVS	R1, #6
0x4324	0x4812    LDR	R0, [PC, #72]
0x4326	0x7001    STRB	R1, [R0, #0]
0x4328	0xE002    B	L___Lib_FAT32_STM32_M3_M4_M7_readBR246
L___Lib_FAT32_STM32_M3_M4_M7_readBR245:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1237 :: 		
0x432A	0x2101    MOVS	R1, #1
0x432C	0x4810    LDR	R0, [PC, #64]
0x432E	0x7001    STRB	R1, [R0, #0]
L___Lib_FAT32_STM32_M3_M4_M7_readBR246:
L___Lib_FAT32_STM32_M3_M4_M7_readBR244:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1238 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_readBR242:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1240 :: 		
0x4330	0x480F    LDR	R0, [PC, #60]
0x4332	0x7800    LDRB	R0, [R0, #0]
0x4334	0xF000000F  AND	R0, R0, #15
0x4338	0xB2C0    UXTB	R0, R0
; partID start address is: 4 (R1)
0x433A	0xB2C1    UXTB	R1, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 1241 :: 		
0x433C	0x280B    CMP	R0, #11
0x433E	0xD008    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_readBR1242
0x4340	0x290C    CMP	R1, #12
0x4342	0xD006    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_readBR1241
; partID end address is: 4 (R1)
L___Lib_FAT32_STM32_M3_M4_M7_readBR1234:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1242 :: 		
0x4344	0x21F8    MOVS	R1, #-8
0x4346	0xB249    SXTB	R1, R1
0x4348	0x480A    LDR	R0, [PC, #40]
0x434A	0x7001    STRB	R1, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1243 :: 		
0x434C	0x20FF    MOVS	R0, #-1
0x434E	0xB240    SXTB	R0, R0
0x4350	0xE008    B	L_end_readBR
;__Lib_FAT32_STM32_M3_M4_M7.c, 1241 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_readBR1242:
L___Lib_FAT32_STM32_M3_M4_M7_readBR1241:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1246 :: 		
0x4352	0x2000    MOVS	R0, #0
0x4354	0xB240    SXTB	R0, R0
0x4356	0xE005    B	L_end_readBR
;__Lib_FAT32_STM32_M3_M4_M7.c, 1247 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_readBR238:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1249 :: 		
0x4358	0x21FB    MOVS	R1, #-5
0x435A	0xB249    SXTB	R1, R1
0x435C	0x4805    LDR	R0, [PC, #20]
0x435E	0x7001    STRB	R1, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1250 :: 		
0x4360	0x20FF    MOVS	R0, #-1
0x4362	0xB240    SXTB	R0, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 1251 :: 		
L_end_readBR:
0x4364	0xF8DDE000  LDR	LR, [SP, #0]
0x4368	0xB001    ADD	SP, SP, #4
0x436A	0x4770    BX	LR
0x436C	0xC85C2000  	__Lib_FAT32_STM32_M3_M4_M7_fMaxCluster+0
0x4370	0xC8252000  	__Lib_FAT32_STM32_M3_M4_M7___fsi+1
0x4374	0xC8162000  	__Lib_FAT32_STM32_M3_M4_M7___error+0
; end of __Lib_FAT32_STM32_M3_M4_M7_readBR
__Lib_FAT32_STM32_M3_M4_M7_readMBR:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1072 :: 		
0x2100	0xB082    SUB	SP, SP, #8
0x2102	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1077 :: 		
0x2106	0x2000    MOVS	R0, #0
0x2108	0xF7FFFAD2  BL	__Lib_FAT32_STM32_M3_M4_M7_readSector+0
0x210C	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_readMBR209
;__Lib_FAT32_STM32_M3_M4_M7.c, 1078 :: 		
0x210E	0x20FF    MOVS	R0, #-1
0x2110	0xB240    SXTB	R0, R0
0x2112	0xE069    B	L_end_readMBR
;__Lib_FAT32_STM32_M3_M4_M7.c, 1079 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_readMBR209:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1081 :: 		
; pMBR start address is: 12 (R3)
0x2114	0x4B36    LDR	R3, [PC, #216]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1082 :: 		
; pBR start address is: 16 (R4)
0x2116	0x4C36    LDR	R4, [PC, #216]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1085 :: 		
0x2118	0xF50370FF  ADD	R0, R3, #510
0x211C	0xF7FFFB58  BL	__Lib_FAT32_STM32_M3_M4_M7_UI16+0
0x2120	0xF64A2155  MOVW	R1, #43605
0x2124	0x4288    CMP	R0, R1
0x2126	0xD006    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_readMBR210
; pBR end address is: 16 (R4)
; pMBR end address is: 12 (R3)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1086 :: 		
0x2128	0x21FC    MOVS	R1, #-4
0x212A	0xB249    SXTB	R1, R1
0x212C	0x4831    LDR	R0, [PC, #196]
0x212E	0x7001    STRB	R1, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1087 :: 		
0x2130	0x20FF    MOVS	R0, #-1
0x2132	0xB240    SXTB	R0, R0
0x2134	0xE058    B	L_end_readMBR
;__Lib_FAT32_STM32_M3_M4_M7.c, 1088 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_readMBR210:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1090 :: 		
; pMBR start address is: 12 (R3)
; pBR start address is: 16 (R4)
0x2136	0x7820    LDRB	R0, [R4, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1091 :: 		
0x2138	0x28E9    CMP	R0, #233
0x213A	0xD008    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_readMBR1233
0x213C	0x7820    LDRB	R0, [R4, #0]
0x213E	0x28EB    CMP	R0, #235
0x2140	0xD104    BNE	L___Lib_FAT32_STM32_M3_M4_M7_readMBR1232
0x2142	0x1CA0    ADDS	R0, R4, #2
; pBR end address is: 16 (R4)
0x2144	0x7800    LDRB	R0, [R0, #0]
0x2146	0x2890    CMP	R0, #144
0x2148	0xD100    BNE	L___Lib_FAT32_STM32_M3_M4_M7_readMBR1231
; pMBR end address is: 12 (R3)
0x214A	0xE000    B	L___Lib_FAT32_STM32_M3_M4_M7_readMBR1229
L___Lib_FAT32_STM32_M3_M4_M7_readMBR1232:
; pMBR start address is: 12 (R3)
L___Lib_FAT32_STM32_M3_M4_M7_readMBR1231:
0x214C	0xE006    B	L___Lib_FAT32_STM32_M3_M4_M7_readMBR215
; pMBR end address is: 12 (R3)
L___Lib_FAT32_STM32_M3_M4_M7_readMBR1229:
L___Lib_FAT32_STM32_M3_M4_M7_readMBR1233:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1092 :: 		
0x214E	0x21FB    MOVS	R1, #-5
0x2150	0xB249    SXTB	R1, R1
0x2152	0x4828    LDR	R0, [PC, #160]
0x2154	0x7001    STRB	R1, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1093 :: 		
0x2156	0x20FF    MOVS	R0, #-1
0x2158	0xB240    SXTB	R0, R0
0x215A	0xE045    B	L_end_readMBR
;__Lib_FAT32_STM32_M3_M4_M7.c, 1094 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_readMBR215:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1101 :: 		
; i start address is: 16 (R4)
; pMBR start address is: 12 (R3)
0x215C	0x2400    MOVS	R4, #0
; i end address is: 16 (R4)
L___Lib_FAT32_STM32_M3_M4_M7_readMBR216:
; i start address is: 16 (R4)
; pMBR start address is: 12 (R3)
; pMBR end address is: 12 (R3)
0x215E	0x2C01    CMP	R4, #1
0x2160	0xD240    BCS	L___Lib_FAT32_STM32_M3_M4_M7_readMBR217
; pMBR end address is: 12 (R3)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1102 :: 		
; pMBR start address is: 12 (R3)
0x2162	0x200C    MOVS	R0, #12
0x2164	0xFB00F104  MUL	R1, R0, R4
0x2168	0x4823    LDR	R0, [PC, #140]
0x216A	0x1840    ADDS	R0, R0, R1
0x216C	0x9001    STR	R0, [SP, #4]
0x216E	0xF50371DF  ADD	R1, R3, #446
0x2172	0x0120    LSLS	R0, R4, #4
0x2174	0x1808    ADDS	R0, R1, R0
0x2176	0xF7FFF947  BL	__Lib_FAT32_STM32_M3_M4_M7_UI8+0
0x217A	0x9901    LDR	R1, [SP, #4]
0x217C	0x7008    STRB	R0, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1103 :: 		
0x217E	0x200C    MOVS	R0, #12
0x2180	0xFB00F104  MUL	R1, R0, R4
0x2184	0x481C    LDR	R0, [PC, #112]
0x2186	0x1840    ADDS	R0, R0, R1
0x2188	0x1C40    ADDS	R0, R0, #1
0x218A	0x9001    STR	R0, [SP, #4]
0x218C	0xF50371DF  ADD	R1, R3, #446
0x2190	0x0120    LSLS	R0, R4, #4
0x2192	0x1808    ADDS	R0, R1, R0
0x2194	0x1D00    ADDS	R0, R0, #4
0x2196	0xF7FFF937  BL	__Lib_FAT32_STM32_M3_M4_M7_UI8+0
0x219A	0x9901    LDR	R1, [SP, #4]
0x219C	0x7008    STRB	R0, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1104 :: 		
0x219E	0x200C    MOVS	R0, #12
0x21A0	0xFB00F104  MUL	R1, R0, R4
0x21A4	0x4814    LDR	R0, [PC, #80]
0x21A6	0x1840    ADDS	R0, R0, R1
0x21A8	0x1D00    ADDS	R0, R0, #4
0x21AA	0x9001    STR	R0, [SP, #4]
0x21AC	0xF50371DF  ADD	R1, R3, #446
0x21B0	0x0120    LSLS	R0, R4, #4
0x21B2	0x1808    ADDS	R0, R1, R0
0x21B4	0x3008    ADDS	R0, #8
0x21B6	0xF7FFF915  BL	__Lib_FAT32_STM32_M3_M4_M7_UI32+0
0x21BA	0x9901    LDR	R1, [SP, #4]
0x21BC	0x6008    STR	R0, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1105 :: 		
0x21BE	0x200C    MOVS	R0, #12
0x21C0	0xFB00F104  MUL	R1, R0, R4
0x21C4	0x480C    LDR	R0, [PC, #48]
0x21C6	0x1840    ADDS	R0, R0, R1
0x21C8	0x3008    ADDS	R0, #8
0x21CA	0x9001    STR	R0, [SP, #4]
0x21CC	0xF50371DF  ADD	R1, R3, #446
0x21D0	0x0120    LSLS	R0, R4, #4
0x21D2	0x1808    ADDS	R0, R1, R0
0x21D4	0x300C    ADDS	R0, #12
0x21D6	0xF7FFF905  BL	__Lib_FAT32_STM32_M3_M4_M7_UI32+0
0x21DA	0x9901    LDR	R1, [SP, #4]
0x21DC	0x6008    STR	R0, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1101 :: 		
0x21DE	0x1C64    ADDS	R4, R4, #1
0x21E0	0xB2E4    UXTB	R4, R4
;__Lib_FAT32_STM32_M3_M4_M7.c, 1106 :: 		
; pMBR end address is: 12 (R3)
; i end address is: 16 (R4)
0x21E2	0xE7BC    B	L___Lib_FAT32_STM32_M3_M4_M7_readMBR216
L___Lib_FAT32_STM32_M3_M4_M7_readMBR217:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1108 :: 		
0x21E4	0x2000    MOVS	R0, #0
0x21E6	0xB240    SXTB	R0, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 1109 :: 		
L_end_readMBR:
0x21E8	0xF8DDE000  LDR	LR, [SP, #0]
0x21EC	0xB002    ADD	SP, SP, #8
0x21EE	0x4770    BX	LR
0x21F0	0x81E82000  	_f32_sector+4
0x21F4	0xC8162000  	__Lib_FAT32_STM32_M3_M4_M7___error+0
0x21F8	0xC8242000  	__Lib_FAT32_STM32_M3_M4_M7___fsi+0
; end of __Lib_FAT32_STM32_M3_M4_M7_readMBR
__Lib_FAT32_STM32_M3_M4_M7_readSector:
;__Lib_FAT32_STM32_M3_M4_M7.c, 475 :: 		
; sc start address is: 0 (R0)
0x16B0	0xB082    SUB	SP, SP, #8
0x16B2	0xF8CDE000  STR	LR, [SP, #0]
0x16B6	0x4602    MOV	R2, R0
; sc end address is: 0 (R0)
; sc start address is: 8 (R2)
;__Lib_FAT32_STM32_M3_M4_M7.c, 476 :: 		
0x16B8	0x491F    LDR	R1, [PC, #124]
0x16BA	0x7809    LDRB	R1, [R1, #0]
0x16BC	0x2903    CMP	R1, #3
0x16BE	0xD112    BNE	L___Lib_FAT32_STM32_M3_M4_M7_readSector99
;__Lib_FAT32_STM32_M3_M4_M7.c, 477 :: 		
0x16C0	0x9201    STR	R2, [SP, #4]
0x16C2	0xF7FFFB69  BL	__Lib_FAT32_STM32_M3_M4_M7_readMStop+0
0x16C6	0x9A01    LDR	R2, [SP, #4]
0x16C8	0xB130    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_readSector100
; sc end address is: 8 (R2)
;__Lib_FAT32_STM32_M3_M4_M7.c, 478 :: 		
0x16CA	0x22FF    MOVS	R2, #-1
0x16CC	0xB252    SXTB	R2, R2
0x16CE	0x491B    LDR	R1, [PC, #108]
0x16D0	0x700A    STRB	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 479 :: 		
0x16D2	0x20FF    MOVS	R0, #-1
0x16D4	0xB240    SXTB	R0, R0
0x16D6	0xE02B    B	L_end_readSector
;__Lib_FAT32_STM32_M3_M4_M7.c, 480 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_readSector100:
;__Lib_FAT32_STM32_M3_M4_M7.c, 481 :: 		
; sc start address is: 8 (R2)
0x16D8	0x4919    LDR	R1, [PC, #100]
0x16DA	0x6809    LDR	R1, [R1, #0]
0x16DC	0x4291    CMP	R1, R2
0x16DE	0xD102    BNE	L___Lib_FAT32_STM32_M3_M4_M7_readSector101
; sc end address is: 8 (R2)
;__Lib_FAT32_STM32_M3_M4_M7.c, 482 :: 		
0x16E0	0x2000    MOVS	R0, #0
0x16E2	0xB240    SXTB	R0, R0
0x16E4	0xE024    B	L_end_readSector
;__Lib_FAT32_STM32_M3_M4_M7.c, 483 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_readSector101:
;__Lib_FAT32_STM32_M3_M4_M7.c, 484 :: 		
; sc start address is: 8 (R2)
L___Lib_FAT32_STM32_M3_M4_M7_readSector99:
;__Lib_FAT32_STM32_M3_M4_M7.c, 486 :: 		
0x16E6	0x4914    LDR	R1, [PC, #80]
0x16E8	0x7809    LDRB	R1, [R1, #0]
0x16EA	0x2901    CMP	R1, #1
0x16EC	0xD106    BNE	L___Lib_FAT32_STM32_M3_M4_M7_readSector102
; sc end address is: 8 (R2)
;__Lib_FAT32_STM32_M3_M4_M7.c, 487 :: 		
0x16EE	0x22FF    MOVS	R2, #-1
0x16F0	0xB252    SXTB	R2, R2
0x16F2	0x4912    LDR	R1, [PC, #72]
0x16F4	0x700A    STRB	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 488 :: 		
0x16F6	0x20FF    MOVS	R0, #-1
0x16F8	0xB240    SXTB	R0, R0
0x16FA	0xE019    B	L_end_readSector
;__Lib_FAT32_STM32_M3_M4_M7.c, 489 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_readSector102:
;__Lib_FAT32_STM32_M3_M4_M7.c, 491 :: 		
; sc start address is: 8 (R2)
0x16FC	0x4910    LDR	R1, [PC, #64]
0x16FE	0x6809    LDR	R1, [R1, #0]
0x1700	0x428A    CMP	R2, R1
0x1702	0xD013    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_readSector103
;__Lib_FAT32_STM32_M3_M4_M7.c, 492 :: 		
0x1704	0x9201    STR	R2, [SP, #4]
0x1706	0x490F    LDR	R1, [PC, #60]
0x1708	0x4610    MOV	R0, R2
0x170A	0xF7FFFB77  BL	_FAT32_Dev_Read_Sector+0
0x170E	0x9A01    LDR	R2, [SP, #4]
0x1710	0xB150    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_readSector104
; sc end address is: 8 (R2)
;__Lib_FAT32_STM32_M3_M4_M7.c, 493 :: 		
0x1712	0xF04F32FF  MOV	R2, #-1
0x1716	0x490A    LDR	R1, [PC, #40]
0x1718	0x600A    STR	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 494 :: 		
0x171A	0x22FF    MOVS	R2, #-1
0x171C	0xB252    SXTB	R2, R2
0x171E	0x4907    LDR	R1, [PC, #28]
0x1720	0x700A    STRB	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 495 :: 		
0x1722	0x20FF    MOVS	R0, #-1
0x1724	0xB240    SXTB	R0, R0
0x1726	0xE003    B	L_end_readSector
;__Lib_FAT32_STM32_M3_M4_M7.c, 496 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_readSector104:
;__Lib_FAT32_STM32_M3_M4_M7.c, 497 :: 		
; sc start address is: 8 (R2)
0x1728	0x4905    LDR	R1, [PC, #20]
0x172A	0x600A    STR	R2, [R1, #0]
; sc end address is: 8 (R2)
;__Lib_FAT32_STM32_M3_M4_M7.c, 498 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_readSector103:
;__Lib_FAT32_STM32_M3_M4_M7.c, 500 :: 		
0x172C	0x2000    MOVS	R0, #0
0x172E	0xB240    SXTB	R0, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 501 :: 		
L_end_readSector:
0x1730	0xF8DDE000  LDR	LR, [SP, #0]
0x1734	0xB002    ADD	SP, SP, #8
0x1736	0x4770    BX	LR
0x1738	0xC8672000  	__Lib_FAT32_STM32_M3_M4_M7_fCardMultiReadMode+0
0x173C	0xC8162000  	__Lib_FAT32_STM32_M3_M4_M7___error+0
0x1740	0x81E42000  	_f32_sector+0
0x1744	0x81E82000  	_f32_sector+4
; end of __Lib_FAT32_STM32_M3_M4_M7_readSector
__Lib_FAT32_STM32_M3_M4_M7_readMStop:
;__Lib_FAT32_STM32_M3_M4_M7.c, 381 :: 		
0x0D98	0xB081    SUB	SP, SP, #4
0x0D9A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 383 :: 		
0x0D9E	0x480F    LDR	R0, [PC, #60]
0x0DA0	0x7800    LDRB	R0, [R0, #0]
0x0DA2	0xB120    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_readMStop1210
0x0DA4	0x480D    LDR	R0, [PC, #52]
0x0DA6	0x7800    LDRB	R0, [R0, #0]
0x0DA8	0x2802    CMP	R0, #2
0x0DAA	0xD000    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_readMStop1209
0x0DAC	0xE002    B	L___Lib_FAT32_STM32_M3_M4_M7_readMStop84
L___Lib_FAT32_STM32_M3_M4_M7_readMStop1210:
L___Lib_FAT32_STM32_M3_M4_M7_readMStop1209:
;__Lib_FAT32_STM32_M3_M4_M7.c, 384 :: 		
0x0DAE	0x2000    MOVS	R0, #0
0x0DB0	0xB240    SXTB	R0, R0
0x0DB2	0xE00E    B	L_end_readMStop
;__Lib_FAT32_STM32_M3_M4_M7.c, 385 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_readMStop84:
;__Lib_FAT32_STM32_M3_M4_M7.c, 387 :: 		
0x0DB4	0xF7FFFDB6  BL	_FAT32_Dev_Multi_Read_Stop+0
0x0DB8	0xB130    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_readMStop85
;__Lib_FAT32_STM32_M3_M4_M7.c, 388 :: 		
0x0DBA	0x21FF    MOVS	R1, #-1
0x0DBC	0xB249    SXTB	R1, R1
0x0DBE	0x4808    LDR	R0, [PC, #32]
0x0DC0	0x7001    STRB	R1, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 389 :: 		
0x0DC2	0x20FF    MOVS	R0, #-1
0x0DC4	0xB240    SXTB	R0, R0
0x0DC6	0xE004    B	L_end_readMStop
;__Lib_FAT32_STM32_M3_M4_M7.c, 390 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_readMStop85:
;__Lib_FAT32_STM32_M3_M4_M7.c, 392 :: 		
0x0DC8	0x2100    MOVS	R1, #0
0x0DCA	0x4804    LDR	R0, [PC, #16]
0x0DCC	0x7001    STRB	R1, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 393 :: 		
0x0DCE	0x2000    MOVS	R0, #0
0x0DD0	0xB240    SXTB	R0, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 394 :: 		
L_end_readMStop:
0x0DD2	0xF8DDE000  LDR	LR, [SP, #0]
0x0DD6	0xB001    ADD	SP, SP, #4
0x0DD8	0x4770    BX	LR
0x0DDA	0xBF00    NOP
0x0DDC	0xC8672000  	__Lib_FAT32_STM32_M3_M4_M7_fCardMultiReadMode+0
0x0DE0	0xC8162000  	__Lib_FAT32_STM32_M3_M4_M7___error+0
; end of __Lib_FAT32_STM32_M3_M4_M7_readMStop
_FAT32_Dev_Multi_Read_Stop:
;__Lib_FAT32_Driver_STM32_M3_M4_M7.c, 184 :: 		int8_t FAT32_Dev_Multi_Read_Stop()
0x0924	0xB081    SUB	SP, SP, #4
0x0926	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_FAT32_Driver_STM32_M3_M4_M7.c, 186 :: 		if (Mmc_Multi_Read_Stop() != OK)
0x092A	0xF7FFFD77  BL	_Mmc_Multi_Read_Stop+0
0x092E	0xB110    CBZ	R0, L_FAT32_Dev_Multi_Read_Stop7
;__Lib_FAT32_Driver_STM32_M3_M4_M7.c, 188 :: 		return ERROR;
0x0930	0x20FF    MOVS	R0, #-1
0x0932	0xB240    SXTB	R0, R0
0x0934	0xE001    B	L_end_FAT32_Dev_Multi_Read_Stop
;__Lib_FAT32_Driver_STM32_M3_M4_M7.c, 189 :: 		}
L_FAT32_Dev_Multi_Read_Stop7:
;__Lib_FAT32_Driver_STM32_M3_M4_M7.c, 190 :: 		return OK;
0x0936	0x2000    MOVS	R0, #0
0x0938	0xB240    SXTB	R0, R0
;__Lib_FAT32_Driver_STM32_M3_M4_M7.c, 191 :: 		}
L_end_FAT32_Dev_Multi_Read_Stop:
0x093A	0xF8DDE000  LDR	LR, [SP, #0]
0x093E	0xB001    ADD	SP, SP, #4
0x0940	0x4770    BX	LR
; end of _FAT32_Dev_Multi_Read_Stop
_Mmc_Multi_Read_Stop:
;__Lib_Mmc_SDIO.c, 140 :: 		
0x041C	0xB081    SUB	SP, SP, #4
0x041E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_Mmc_SDIO.c, 141 :: 		
0x0422	0x4C03    LDR	R4, [PC, #12]
0x0424	0x6824    LDR	R4, [R4, #0]
0x0426	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 142 :: 		
L_end_Mmc_Multi_Read_Stop:
0x0428	0xF8DDE000  LDR	LR, [SP, #0]
0x042C	0xB001    ADD	SP, SP, #4
0x042E	0x4770    BX	LR
0x0430	0x789C2000  	__Lib_Mmc_SDIO_Mmc_Multi_Read_Stop_Ptr+0
; end of _Mmc_Multi_Read_Stop
_FAT32_Dev_Read_Sector:
;__Lib_FAT32_Driver_STM32_M3_M4_M7.c, 43 :: 		int8_t FAT32_Dev_Read_Sector(__SECTOR sc, char* buf)
; buf start address is: 4 (R1)
; sc start address is: 0 (R0)
0x0DFC	0xB081    SUB	SP, SP, #4
0x0DFE	0xF8CDE000  STR	LR, [SP, #0]
; buf end address is: 4 (R1)
; sc end address is: 0 (R0)
; sc start address is: 0 (R0)
; buf start address is: 4 (R1)
;__Lib_FAT32_Driver_STM32_M3_M4_M7.c, 45 :: 		if (Mmc_Read_Sector(sc, buf) != OK)
; buf end address is: 4 (R1)
; sc end address is: 0 (R0)
0x0E02	0xF7FFFD9F  BL	_Mmc_Read_Sector+0
0x0E06	0xB110    CBZ	R0, L_FAT32_Dev_Read_Sector1
;__Lib_FAT32_Driver_STM32_M3_M4_M7.c, 47 :: 		return ERROR;
0x0E08	0x20FF    MOVS	R0, #-1
0x0E0A	0xB240    SXTB	R0, R0
0x0E0C	0xE001    B	L_end_FAT32_Dev_Read_Sector
;__Lib_FAT32_Driver_STM32_M3_M4_M7.c, 48 :: 		}
L_FAT32_Dev_Read_Sector1:
;__Lib_FAT32_Driver_STM32_M3_M4_M7.c, 49 :: 		return OK;
0x0E0E	0x2000    MOVS	R0, #0
0x0E10	0xB240    SXTB	R0, R0
;__Lib_FAT32_Driver_STM32_M3_M4_M7.c, 50 :: 		}
L_end_FAT32_Dev_Read_Sector:
0x0E12	0xF8DDE000  LDR	LR, [SP, #0]
0x0E16	0xB001    ADD	SP, SP, #4
0x0E18	0x4770    BX	LR
; end of _FAT32_Dev_Read_Sector
_Mmc_Read_Sector:
;__Lib_Mmc_SDIO.c, 115 :: 		
; dbuff start address is: 4 (R1)
; sector start address is: 0 (R0)
0x0944	0xB081    SUB	SP, SP, #4
0x0946	0xF8CDE000  STR	LR, [SP, #0]
; dbuff end address is: 4 (R1)
; sector end address is: 0 (R0)
; sector start address is: 0 (R0)
; dbuff start address is: 4 (R1)
;__Lib_Mmc_SDIO.c, 116 :: 		
; dbuff end address is: 4 (R1)
; sector end address is: 0 (R0)
0x094A	0x4C03    LDR	R4, [PC, #12]
0x094C	0x6824    LDR	R4, [R4, #0]
0x094E	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 117 :: 		
L_end_Mmc_Read_Sector:
0x0950	0xF8DDE000  LDR	LR, [SP, #0]
0x0954	0xB001    ADD	SP, SP, #4
0x0956	0x4770    BX	LR
0x0958	0x78A02000  	__Lib_Mmc_SDIO_Mmc_Read_Sector_Ptr+0
; end of _Mmc_Read_Sector
__Lib_Mmc_SDIO_Mmc_Read_Sector_SPI:
;__Lib_Mmc_SDIO.c, 478 :: 		
; sector start address is: 0 (R0)
0x0754	0xB085    SUB	SP, SP, #20
0x0756	0xF8CDE000  STR	LR, [SP, #0]
0x075A	0x4603    MOV	R3, R0
0x075C	0x9102    STR	R1, [SP, #8]
; sector end address is: 0 (R0)
; sector start address is: 12 (R3)
;__Lib_Mmc_SDIO.c, 483 :: 		
0x075E	0xF009FBD5  BL	__Lib_Mmc_SDIO_Mmc_Select_SPI+0
;__Lib_Mmc_SDIO.c, 485 :: 		
0x0762	0x4A1E    LDR	R2, [PC, #120]
0x0764	0x7812    LDRB	R2, [R2, #0]
0x0766	0x2A04    CMP	R2, #4
0x0768	0xD101    BNE	L___Lib_Mmc_SDIO_Mmc_Read_Sector_SPI54
;__Lib_Mmc_SDIO.c, 486 :: 		
; byte_start start address is: 0 (R0)
0x076A	0x4618    MOV	R0, R3
; sector end address is: 12 (R3)
; byte_start end address is: 0 (R0)
0x076C	0xE000    B	L___Lib_Mmc_SDIO_Mmc_Read_Sector_SPI55
L___Lib_Mmc_SDIO_Mmc_Read_Sector_SPI54:
;__Lib_Mmc_SDIO.c, 488 :: 		
; sector start address is: 12 (R3)
0x076E	0x0258    LSLS	R0, R3, #9
; sector end address is: 12 (R3)
; byte_start start address is: 0 (R0)
; byte_start end address is: 0 (R0)
L___Lib_Mmc_SDIO_Mmc_Read_Sector_SPI55:
;__Lib_Mmc_SDIO.c, 491 :: 		
; byte_start start address is: 0 (R0)
0x0770	0x22FF    MOVS	R2, #255
0x0772	0x4601    MOV	R1, R0
; byte_start end address is: 0 (R0)
0x0774	0x2011    MOVS	R0, #17
0x0776	0xF009FC6D  BL	__Lib_Mmc_SDIO_Mmc_Send_Command_SPI+0
;__Lib_Mmc_SDIO.c, 492 :: 		
0x077A	0xB138    CBZ	R0, L___Lib_Mmc_SDIO_Mmc_Read_Sector_SPI56
;__Lib_Mmc_SDIO.c, 494 :: 		
0x077C	0xF009FBB2  BL	__Lib_Mmc_SDIO_Mmc_DeSelect_SPI+0
;__Lib_Mmc_SDIO.c, 495 :: 		
0x0780	0x2003    MOVS	R0, #3
0x0782	0x4C17    LDR	R4, [PC, #92]
0x0784	0x6824    LDR	R4, [R4, #0]
0x0786	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 496 :: 		
0x0788	0x2001    MOVS	R0, #1
0x078A	0xE022    B	L_end_Mmc_Read_Sector_SPI
;__Lib_Mmc_SDIO.c, 497 :: 		
L___Lib_Mmc_SDIO_Mmc_Read_Sector_SPI56:
;__Lib_Mmc_SDIO.c, 499 :: 		
0x078C	0xF7FFFCFC  BL	__Lib_Mmc_SDIO_Mmc_Wait_Data_Ready+0
;__Lib_Mmc_SDIO.c, 502 :: 		
; i start address is: 12 (R3)
0x0790	0x2300    MOVS	R3, #0
; i end address is: 12 (R3)
0x0792	0xB299    UXTH	R1, R3
L___Lib_Mmc_SDIO_Mmc_Read_Sector_SPI57:
; i start address is: 4 (R1)
0x0794	0xF5B17F00  CMP	R1, #512
0x0798	0xD210    BCS	L___Lib_Mmc_SDIO_Mmc_Read_Sector_SPI58
;__Lib_Mmc_SDIO.c, 504 :: 		
0x079A	0x9A02    LDR	R2, [SP, #8]
0x079C	0x1852    ADDS	R2, R2, R1
0x079E	0x9204    STR	R2, [SP, #16]
0x07A0	0xF8AD1004  STRH	R1, [SP, #4]
0x07A4	0x20FF    MOVS	R0, #255
0x07A6	0x4C0F    LDR	R4, [PC, #60]
0x07A8	0x6824    LDR	R4, [R4, #0]
0x07AA	0x47A0    BLX	R4
0x07AC	0xF8BD1004  LDRH	R1, [SP, #4]
0x07B0	0x9A04    LDR	R2, [SP, #16]
0x07B2	0x7010    STRB	R0, [R2, #0]
;__Lib_Mmc_SDIO.c, 502 :: 		
0x07B4	0x1C4A    ADDS	R2, R1, #1
; i end address is: 4 (R1)
; i start address is: 12 (R3)
0x07B6	0xB293    UXTH	R3, R2
;__Lib_Mmc_SDIO.c, 505 :: 		
0x07B8	0xB299    UXTH	R1, R3
; i end address is: 12 (R3)
0x07BA	0xE7EB    B	L___Lib_Mmc_SDIO_Mmc_Read_Sector_SPI57
L___Lib_Mmc_SDIO_Mmc_Read_Sector_SPI58:
;__Lib_Mmc_SDIO.c, 508 :: 		
0x07BC	0x20FF    MOVS	R0, #255
0x07BE	0x4C09    LDR	R4, [PC, #36]
0x07C0	0x6824    LDR	R4, [R4, #0]
0x07C2	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 509 :: 		
0x07C4	0x20FF    MOVS	R0, #255
0x07C6	0x4C07    LDR	R4, [PC, #28]
0x07C8	0x6824    LDR	R4, [R4, #0]
0x07CA	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 511 :: 		
0x07CC	0xF009FB8A  BL	__Lib_Mmc_SDIO_Mmc_DeSelect_SPI+0
;__Lib_Mmc_SDIO.c, 514 :: 		
0x07D0	0x2000    MOVS	R0, #0
;__Lib_Mmc_SDIO.c, 515 :: 		
L_end_Mmc_Read_Sector_SPI:
0x07D2	0xF8DDE000  LDR	LR, [SP, #0]
0x07D6	0xB005    ADD	SP, SP, #20
0x07D8	0x4770    BX	LR
0x07DA	0xBF00    NOP
0x07DC	0x78232000  	__Lib_Mmc_SDIO_cardType+0
0x07E0	0xCA382000  	_MMC_Timeout_Ptr+0
0x07E4	0xCA0C2000  	_SPI_Rd_Ptr+0
; end of __Lib_Mmc_SDIO_Mmc_Read_Sector_SPI
__Lib_Mmc_SDIO_Mmc_Wait_Data_Ready:
;__Lib_Mmc_SDIO.c, 227 :: 		
0x0188	0xB082    SUB	SP, SP, #8
0x018A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_Mmc_SDIO.c, 229 :: 		
0x018E	0x4810    LDR	R0, [PC, #64]
; timeout start address is: 4 (R1)
; timeout start address is: 4 (R1)
0x0190	0x6801    LDR	R1, [R0, #0]
; timeout end address is: 4 (R1)
;__Lib_Mmc_SDIO.c, 230 :: 		
L___Lib_Mmc_SDIO_Mmc_Wait_Data_Ready3:
;__Lib_Mmc_SDIO.c, 231 :: 		
; timeout start address is: 4 (R1)
0x0192	0xF8AD1004  STRH	R1, [SP, #4]
0x0196	0x20FF    MOVS	R0, #255
0x0198	0x4C0E    LDR	R4, [PC, #56]
0x019A	0x6824    LDR	R4, [R4, #0]
0x019C	0x47A0    BLX	R4
0x019E	0xF8BD1004  LDRH	R1, [SP, #4]
; response_spi start address is: 8 (R2)
0x01A2	0xB282    UXTH	R2, R0
;__Lib_Mmc_SDIO.c, 232 :: 		
0x01A4	0x1E48    SUBS	R0, R1, #1
0x01A6	0xB281    UXTH	R1, R0
; timeout end address is: 4 (R1)
;__Lib_Mmc_SDIO.c, 233 :: 		
0x01A8	0x480B    LDR	R0, [PC, #44]
0x01AA	0x7800    LDRB	R0, [R0, #0]
0x01AC	0xB130    CBZ	R0, L___Lib_Mmc_SDIO_Mmc_Wait_Data_Ready6
; timeout end address is: 4 (R1)
;__Lib_Mmc_SDIO.c, 235 :: 		
; timeout start address is: 4 (R1)
0x01AE	0xB929    CBNZ	R1, L___Lib_Mmc_SDIO_Mmc_Wait_Data_Ready7
; response_spi end address is: 8 (R2)
; timeout end address is: 4 (R1)
;__Lib_Mmc_SDIO.c, 237 :: 		
0x01B0	0x2002    MOVS	R0, #2
0x01B2	0x4C0A    LDR	R4, [PC, #40]
0x01B4	0x6824    LDR	R4, [R4, #0]
0x01B6	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 238 :: 		
0x01B8	0x2001    MOVS	R0, #1
0x01BA	0xE004    B	L_end_Mmc_Wait_Data_Ready
;__Lib_Mmc_SDIO.c, 239 :: 		
L___Lib_Mmc_SDIO_Mmc_Wait_Data_Ready7:
;__Lib_Mmc_SDIO.c, 240 :: 		
; timeout start address is: 4 (R1)
; response_spi start address is: 8 (R2)
L___Lib_Mmc_SDIO_Mmc_Wait_Data_Ready6:
;__Lib_Mmc_SDIO.c, 241 :: 		
0x01BC	0x2AFE    CMP	R2, #254
0x01BE	0xD002    BEQ	L___Lib_Mmc_SDIO_Mmc_Wait_Data_Ready404
; response_spi end address is: 8 (R2)
0x01C0	0x2900    CMP	R1, #0
0x01C2	0xD300    BCC	L___Lib_Mmc_SDIO_Mmc_Wait_Data_Ready403
; timeout end address is: 4 (R1)
0x01C4	0xE7E5    B	L___Lib_Mmc_SDIO_Mmc_Wait_Data_Ready3
L___Lib_Mmc_SDIO_Mmc_Wait_Data_Ready404:
L___Lib_Mmc_SDIO_Mmc_Wait_Data_Ready403:
;__Lib_Mmc_SDIO.c, 242 :: 		
L_end_Mmc_Wait_Data_Ready:
0x01C6	0xF8DDE000  LDR	LR, [SP, #0]
0x01CA	0xB002    ADD	SP, SP, #8
0x01CC	0x4770    BX	LR
0x01CE	0xBF00    NOP
0x01D0	0x78882000  	_delay_time_spi+0
0x01D4	0xCA0C2000  	_SPI_Rd_Ptr+0
0x01D8	0x78222000  	_set_timeout_on+0
0x01DC	0xCA382000  	_MMC_Timeout_Ptr+0
; end of __Lib_Mmc_SDIO_Mmc_Wait_Data_Ready
__Lib_Mmc_SDIO_Mmc_Write_Sector_SPI:
;__Lib_Mmc_SDIO.c, 527 :: 		
; sector start address is: 0 (R0)
0x07E8	0xB083    SUB	SP, SP, #12
0x07EA	0xF8CDE000  STR	LR, [SP, #0]
0x07EE	0x4603    MOV	R3, R0
0x07F0	0x9102    STR	R1, [SP, #8]
; sector end address is: 0 (R0)
; sector start address is: 12 (R3)
;__Lib_Mmc_SDIO.c, 531 :: 		
0x07F2	0xF009FB8B  BL	__Lib_Mmc_SDIO_Mmc_Select_SPI+0
;__Lib_Mmc_SDIO.c, 533 :: 		
0x07F6	0x4A2C    LDR	R2, [PC, #176]
0x07F8	0x7812    LDRB	R2, [R2, #0]
0x07FA	0x2A04    CMP	R2, #4
0x07FC	0xD101    BNE	L___Lib_Mmc_SDIO_Mmc_Write_Sector_SPI60
;__Lib_Mmc_SDIO.c, 534 :: 		
; byte_start start address is: 0 (R0)
0x07FE	0x4618    MOV	R0, R3
; sector end address is: 12 (R3)
; byte_start end address is: 0 (R0)
0x0800	0xE000    B	L___Lib_Mmc_SDIO_Mmc_Write_Sector_SPI61
L___Lib_Mmc_SDIO_Mmc_Write_Sector_SPI60:
;__Lib_Mmc_SDIO.c, 536 :: 		
; sector start address is: 12 (R3)
0x0802	0x0258    LSLS	R0, R3, #9
; sector end address is: 12 (R3)
; byte_start start address is: 0 (R0)
; byte_start end address is: 0 (R0)
L___Lib_Mmc_SDIO_Mmc_Write_Sector_SPI61:
;__Lib_Mmc_SDIO.c, 539 :: 		
; byte_start start address is: 0 (R0)
0x0804	0x22FF    MOVS	R2, #255
0x0806	0x4601    MOV	R1, R0
; byte_start end address is: 0 (R0)
0x0808	0x2018    MOVS	R0, #24
0x080A	0xF009FC23  BL	__Lib_Mmc_SDIO_Mmc_Send_Command_SPI+0
0x080E	0xB138    CBZ	R0, L___Lib_Mmc_SDIO_Mmc_Write_Sector_SPI62
;__Lib_Mmc_SDIO.c, 541 :: 		
0x0810	0xF009FB68  BL	__Lib_Mmc_SDIO_Mmc_DeSelect_SPI+0
;__Lib_Mmc_SDIO.c, 542 :: 		
0x0814	0x2002    MOVS	R0, #2
0x0816	0x4C25    LDR	R4, [PC, #148]
0x0818	0x6824    LDR	R4, [R4, #0]
0x081A	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 543 :: 		
0x081C	0x2001    MOVS	R0, #1
0x081E	0xE03E    B	L_end_Mmc_Write_Sector_SPI
;__Lib_Mmc_SDIO.c, 544 :: 		
L___Lib_Mmc_SDIO_Mmc_Write_Sector_SPI62:
;__Lib_Mmc_SDIO.c, 548 :: 		
0x0820	0x20FF    MOVS	R0, #255
0x0822	0x4C23    LDR	R4, [PC, #140]
0x0824	0x6824    LDR	R4, [R4, #0]
0x0826	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 549 :: 		
0x0828	0x20FF    MOVS	R0, #255
0x082A	0x4C21    LDR	R4, [PC, #132]
0x082C	0x6824    LDR	R4, [R4, #0]
0x082E	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 552 :: 		
0x0830	0x20FE    MOVS	R0, #254
0x0832	0x4C1F    LDR	R4, [PC, #124]
0x0834	0x6824    LDR	R4, [R4, #0]
0x0836	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 555 :: 		
; i start address is: 0 (R0)
0x0838	0x2000    MOVS	R0, #0
; i end address is: 0 (R0)
L___Lib_Mmc_SDIO_Mmc_Write_Sector_SPI63:
; i start address is: 0 (R0)
0x083A	0xF24012FF  MOVW	R2, #511
0x083E	0x4290    CMP	R0, R2
0x0840	0xD80F    BHI	L___Lib_Mmc_SDIO_Mmc_Write_Sector_SPI64
;__Lib_Mmc_SDIO.c, 556 :: 		
0x0842	0x9A02    LDR	R2, [SP, #8]
0x0844	0x1812    ADDS	R2, R2, R0
0x0846	0x7812    LDRB	R2, [R2, #0]
0x0848	0xB2D4    UXTB	R4, R2
0x084A	0xF8AD0004  STRH	R0, [SP, #4]
0x084E	0xB2A0    UXTH	R0, R4
0x0850	0x4C17    LDR	R4, [PC, #92]
0x0852	0x6824    LDR	R4, [R4, #0]
0x0854	0x47A0    BLX	R4
0x0856	0xF8BD0004  LDRH	R0, [SP, #4]
;__Lib_Mmc_SDIO.c, 555 :: 		
0x085A	0x1C42    ADDS	R2, R0, #1
; i end address is: 0 (R0)
; i start address is: 4 (R1)
0x085C	0xB291    UXTH	R1, R2
;__Lib_Mmc_SDIO.c, 557 :: 		
0x085E	0xB288    UXTH	R0, R1
; i end address is: 4 (R1)
0x0860	0xE7EB    B	L___Lib_Mmc_SDIO_Mmc_Write_Sector_SPI63
L___Lib_Mmc_SDIO_Mmc_Write_Sector_SPI64:
;__Lib_Mmc_SDIO.c, 560 :: 		
0x0862	0x20FF    MOVS	R0, #255
0x0864	0x4C12    LDR	R4, [PC, #72]
0x0866	0x6824    LDR	R4, [R4, #0]
0x0868	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 561 :: 		
0x086A	0x20FF    MOVS	R0, #255
0x086C	0x4C10    LDR	R4, [PC, #64]
0x086E	0x6824    LDR	R4, [R4, #0]
0x0870	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 564 :: 		
0x0872	0x20FF    MOVS	R0, #255
0x0874	0x4C0E    LDR	R4, [PC, #56]
0x0876	0x6824    LDR	R4, [R4, #0]
0x0878	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 565 :: 		
0x087A	0xF000021F  AND	R2, R0, #31
0x087E	0xB292    UXTH	R2, R2
;__Lib_Mmc_SDIO.c, 566 :: 		
0x0880	0x2A05    CMP	R2, #5
0x0882	0xD007    BEQ	L___Lib_Mmc_SDIO_Mmc_Write_Sector_SPI66
;__Lib_Mmc_SDIO.c, 568 :: 		
0x0884	0xF009FB2E  BL	__Lib_Mmc_SDIO_Mmc_DeSelect_SPI+0
;__Lib_Mmc_SDIO.c, 569 :: 		
0x0888	0x2003    MOVS	R0, #3
0x088A	0x4C08    LDR	R4, [PC, #32]
0x088C	0x6824    LDR	R4, [R4, #0]
0x088E	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 570 :: 		
0x0890	0x2002    MOVS	R0, #2
0x0892	0xE004    B	L_end_Mmc_Write_Sector_SPI
;__Lib_Mmc_SDIO.c, 571 :: 		
L___Lib_Mmc_SDIO_Mmc_Write_Sector_SPI66:
;__Lib_Mmc_SDIO.c, 573 :: 		
0x0894	0xF009FB94  BL	__Lib_Mmc_SDIO_Mmc_Wait_Bus_Free+0
;__Lib_Mmc_SDIO.c, 575 :: 		
0x0898	0xF009FB24  BL	__Lib_Mmc_SDIO_Mmc_DeSelect_SPI+0
;__Lib_Mmc_SDIO.c, 578 :: 		
0x089C	0x2000    MOVS	R0, #0
;__Lib_Mmc_SDIO.c, 579 :: 		
L_end_Mmc_Write_Sector_SPI:
0x089E	0xF8DDE000  LDR	LR, [SP, #0]
0x08A2	0xB003    ADD	SP, SP, #12
0x08A4	0x4770    BX	LR
0x08A6	0xBF00    NOP
0x08A8	0x78232000  	__Lib_Mmc_SDIO_cardType+0
0x08AC	0xCA382000  	_MMC_Timeout_Ptr+0
0x08B0	0xCA0C2000  	_SPI_Rd_Ptr+0
; end of __Lib_Mmc_SDIO_Mmc_Write_Sector_SPI
__Lib_Mmc_SDIO_Mmc_Read_Sector_SDIO:
;__Lib_Mmc_SDIO.c, 2205 :: 		
; dbuff start address is: 4 (R1)
; sector start address is: 0 (R0)
0x0204	0xB082    SUB	SP, SP, #8
0x0206	0xF8CDE000  STR	LR, [SP, #0]
0x020A	0x4605    MOV	R5, R0
; dbuff end address is: 4 (R1)
; sector end address is: 0 (R0)
; sector start address is: 20 (R5)
; dbuff start address is: 4 (R1)
;__Lib_Mmc_SDIO.c, 2207 :: 		
;__Lib_Mmc_SDIO.c, 2208 :: 		
;__Lib_Mmc_SDIO.c, 2211 :: 		
; tempbuff start address is: 16 (R4)
0x020C	0x460C    MOV	R4, R1
;__Lib_Mmc_SDIO.c, 2213 :: 		
0x020E	0xB909    CBNZ	R1, L___Lib_Mmc_SDIO_Mmc_Read_Sector_SDIO265
; sector end address is: 20 (R5)
; dbuff end address is: 4 (R1)
; tempbuff end address is: 16 (R4)
;__Lib_Mmc_SDIO.c, 2215 :: 		
0x0210	0x2001    MOVS	R0, #1
0x0212	0xE0DB    B	L_end_Mmc_Read_Sector_SDIO
;__Lib_Mmc_SDIO.c, 2216 :: 		
L___Lib_Mmc_SDIO_Mmc_Read_Sector_SDIO265:
;__Lib_Mmc_SDIO.c, 2219 :: 		
; tempbuff start address is: 16 (R4)
; sector start address is: 20 (R5)
0x0214	0x4B6F    LDR	R3, [PC, #444]
0x0216	0x4A70    LDR	R2, [PC, #448]
0x0218	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2220 :: 		
0x021A	0x2300    MOVS	R3, #0
0x021C	0x4A6F    LDR	R2, [PC, #444]
0x021E	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2221 :: 		
0x0220	0xF04F0300  MOV	R3, #0
0x0224	0x4A6E    LDR	R2, [PC, #440]
0x0226	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2222 :: 		
0x0228	0xF04F0300  MOV	R3, #0
0x022C	0x4A6D    LDR	R2, [PC, #436]
0x022E	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2223 :: 		
0x0230	0xF04F0300  MOV	R3, #0
0x0234	0x4A6C    LDR	R2, [PC, #432]
0x0236	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2224 :: 		
0x0238	0xF04F0300  MOV	R3, #0
0x023C	0x4A6B    LDR	R2, [PC, #428]
0x023E	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2225 :: 		
0x0240	0x4865    LDR	R0, [PC, #404]
0x0242	0xF001FA87  BL	_SDIO_DataConfig+0
;__Lib_Mmc_SDIO.c, 2226 :: 		
0x0246	0x2000    MOVS	R0, #0
0x0248	0xF7FFFFCA  BL	_SDIO_DMACmd+0
;__Lib_Mmc_SDIO.c, 2228 :: 		
0x024C	0x4A68    LDR	R2, [PC, #416]
0x024E	0x6812    LDR	R2, [R2, #0]
0x0250	0xF0027200  AND	R2, R2, #33554432
0x0254	0xB10A    CBZ	R2, L___Lib_Mmc_SDIO_Mmc_Read_Sector_SDIO266
; sector end address is: 20 (R5)
; tempbuff end address is: 16 (R4)
;__Lib_Mmc_SDIO.c, 2230 :: 		
0x0256	0x2001    MOVS	R0, #1
0x0258	0xE0B8    B	L_end_Mmc_Read_Sector_SDIO
;__Lib_Mmc_SDIO.c, 2231 :: 		
L___Lib_Mmc_SDIO_Mmc_Read_Sector_SDIO266:
;__Lib_Mmc_SDIO.c, 2233 :: 		
; tempbuff start address is: 16 (R4)
; sector start address is: 20 (R5)
0x025A	0x4A66    LDR	R2, [PC, #408]
0x025C	0x6812    LDR	R2, [R2, #0]
0x025E	0x2A02    CMP	R2, #2
0x0260	0xD102    BNE	L___Lib_Mmc_SDIO_Mmc_Read_Sector_SDIO267
;__Lib_Mmc_SDIO.c, 2235 :: 		
; addr start address is: 0 (R0)
0x0262	0x4628    MOV	R0, R5
; sector end address is: 20 (R5)
;__Lib_Mmc_SDIO.c, 2236 :: 		
0x0264	0x4605    MOV	R5, R0
; addr end address is: 0 (R0)
0x0266	0xE000    B	L___Lib_Mmc_SDIO_Mmc_Read_Sector_SDIO268
L___Lib_Mmc_SDIO_Mmc_Read_Sector_SDIO267:
;__Lib_Mmc_SDIO.c, 2238 :: 		
; sector start address is: 20 (R5)
0x0268	0x026D    LSLS	R5, R5, #9
; sector end address is: 20 (R5)
; addr start address is: 20 (R5)
; addr end address is: 20 (R5)
L___Lib_Mmc_SDIO_Mmc_Read_Sector_SDIO268:
;__Lib_Mmc_SDIO.c, 2241 :: 		
; addr start address is: 20 (R5)
0x026A	0xF2402300  MOVW	R3, #512
0x026E	0x4A62    LDR	R2, [PC, #392]
0x0270	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2242 :: 		
0x0272	0x2310    MOVS	R3, #16
0x0274	0x4A61    LDR	R2, [PC, #388]
0x0276	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2243 :: 		
0x0278	0xF04F0340  MOV	R3, #64
0x027C	0x4A60    LDR	R2, [PC, #384]
0x027E	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2244 :: 		
0x0280	0xF04F0300  MOV	R3, #0
0x0284	0x4A5F    LDR	R2, [PC, #380]
0x0286	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2245 :: 		
0x0288	0xF44F6380  MOV	R3, #1024
0x028C	0x4A5E    LDR	R2, [PC, #376]
0x028E	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2246 :: 		
0x0290	0x4859    LDR	R0, [PC, #356]
0x0292	0xF006F9A1  BL	_SDIO_SendCommand+0
;__Lib_Mmc_SDIO.c, 2248 :: 		
0x0296	0x2010    MOVS	R0, #16
0x0298	0xF006F9E8  BL	__Lib_Mmc_SDIO_CmdResp1Error+0
; errorstatus start address is: 24 (R6)
0x029C	0xB2C6    UXTB	R6, R0
;__Lib_Mmc_SDIO.c, 2250 :: 		
0x029E	0xB108    CBZ	R0, L___Lib_Mmc_SDIO_Mmc_Read_Sector_SDIO269
; addr end address is: 20 (R5)
; tempbuff end address is: 16 (R4)
;__Lib_Mmc_SDIO.c, 2252 :: 		
0x02A0	0xB2F0    UXTB	R0, R6
; errorstatus end address is: 24 (R6)
0x02A2	0xE093    B	L_end_Mmc_Read_Sector_SDIO
;__Lib_Mmc_SDIO.c, 2253 :: 		
L___Lib_Mmc_SDIO_Mmc_Read_Sector_SDIO269:
;__Lib_Mmc_SDIO.c, 2255 :: 		
; tempbuff start address is: 16 (R4)
; errorstatus start address is: 24 (R6)
; addr start address is: 20 (R5)
0x02A4	0x4B4B    LDR	R3, [PC, #300]
0x02A6	0x4A4C    LDR	R2, [PC, #304]
0x02A8	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2256 :: 		
0x02AA	0xF2402300  MOVW	R3, #512
0x02AE	0x4A4B    LDR	R2, [PC, #300]
0x02B0	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2257 :: 		
0x02B2	0x2390    MOVS	R3, #144
0x02B4	0x4A4A    LDR	R2, [PC, #296]
0x02B6	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2258 :: 		
0x02B8	0xF04F0302  MOV	R3, #2
0x02BC	0x4A49    LDR	R2, [PC, #292]
0x02BE	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2259 :: 		
0x02C0	0xF04F0300  MOV	R3, #0
0x02C4	0x4A48    LDR	R2, [PC, #288]
0x02C6	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2260 :: 		
0x02C8	0xF04F0301  MOV	R3, #1
0x02CC	0x4A47    LDR	R2, [PC, #284]
0x02CE	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2261 :: 		
0x02D0	0x4841    LDR	R0, [PC, #260]
0x02D2	0xF001FA3F  BL	_SDIO_DataConfig+0
;__Lib_Mmc_SDIO.c, 2263 :: 		
0x02D6	0xF2402300  MOVW	R3, #512
0x02DA	0x4A4C    LDR	R2, [PC, #304]
0x02DC	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2266 :: 		
0x02DE	0x4A46    LDR	R2, [PC, #280]
0x02E0	0x6015    STR	R5, [R2, #0]
; addr end address is: 20 (R5)
;__Lib_Mmc_SDIO.c, 2267 :: 		
0x02E2	0x2311    MOVS	R3, #17
0x02E4	0x4A45    LDR	R2, [PC, #276]
0x02E6	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2268 :: 		
0x02E8	0xF04F0340  MOV	R3, #64
0x02EC	0x4A44    LDR	R2, [PC, #272]
0x02EE	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2269 :: 		
0x02F0	0xF04F0300  MOV	R3, #0
0x02F4	0x4A43    LDR	R2, [PC, #268]
0x02F6	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2270 :: 		
0x02F8	0xF44F6380  MOV	R3, #1024
0x02FC	0x4A42    LDR	R2, [PC, #264]
0x02FE	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2271 :: 		
0x0300	0x483D    LDR	R0, [PC, #244]
0x0302	0xF006F969  BL	_SDIO_SendCommand+0
;__Lib_Mmc_SDIO.c, 2273 :: 		
0x0306	0x2011    MOVS	R0, #17
0x0308	0xF006F9B0  BL	__Lib_Mmc_SDIO_CmdResp1Error+0
0x030C	0xB108    CBZ	R0, L___Lib_Mmc_SDIO_Mmc_Read_Sector_SDIO270
; errorstatus end address is: 24 (R6)
; tempbuff end address is: 16 (R4)
;__Lib_Mmc_SDIO.c, 2275 :: 		
0x030E	0x2001    MOVS	R0, #1
0x0310	0xE05C    B	L_end_Mmc_Read_Sector_SDIO
;__Lib_Mmc_SDIO.c, 2276 :: 		
L___Lib_Mmc_SDIO_Mmc_Read_Sector_SDIO270:
;__Lib_Mmc_SDIO.c, 2279 :: 		
; tempbuff start address is: 16 (R4)
; errorstatus start address is: 24 (R6)
0x0312	0x4625    MOV	R5, R4
; tempbuff end address is: 16 (R4)
0x0314	0xB2F4    UXTB	R4, R6
L___Lib_Mmc_SDIO_Mmc_Read_Sector_SDIO271:
; errorstatus end address is: 24 (R6)
; errorstatus start address is: 16 (R4)
; tempbuff start address is: 20 (R5)
0x0316	0x4A3E    LDR	R2, [PC, #248]
0x0318	0x6813    LDR	R3, [R2, #0]
0x031A	0x4A3E    LDR	R2, [PC, #248]
0x031C	0xEA030202  AND	R2, R3, R2, LSL #0
0x0320	0xB9C2    CBNZ	R2, L___Lib_Mmc_SDIO_Mmc_Read_Sector_SDIO272
;__Lib_Mmc_SDIO.c, 2281 :: 		
0x0322	0xF44F4000  MOV	R0, #32768
0x0326	0xF001FDBB  BL	_SDIO_GetFlagStatus+0
0x032A	0xB190    CBZ	R0, L___Lib_Mmc_SDIO_Mmc_Read_Sector_SDIO465
;__Lib_Mmc_SDIO.c, 2283 :: 		
; count start address is: 12 (R3)
0x032C	0x2300    MOVS	R3, #0
; count end address is: 12 (R3)
; tempbuff end address is: 20 (R5)
; errorstatus end address is: 16 (R4)
0x032E	0xB2E1    UXTB	R1, R4
L___Lib_Mmc_SDIO_Mmc_Read_Sector_SDIO274:
; count start address is: 12 (R3)
; tempbuff start address is: 20 (R5)
; errorstatus start address is: 4 (R1)
0x0330	0x2B08    CMP	R3, #8
0x0332	0xD208    BCS	L___Lib_Mmc_SDIO_Mmc_Read_Sector_SDIO275
;__Lib_Mmc_SDIO.c, 2285 :: 		
0x0334	0x009A    LSLS	R2, R3, #2
0x0336	0x18AA    ADDS	R2, R5, R2
0x0338	0x9201    STR	R2, [SP, #4]
0x033A	0xF001FA53  BL	_SDIO_ReadData+0
0x033E	0x9A01    LDR	R2, [SP, #4]
0x0340	0x6010    STR	R0, [R2, #0]
;__Lib_Mmc_SDIO.c, 2283 :: 		
0x0342	0x1C5B    ADDS	R3, R3, #1
;__Lib_Mmc_SDIO.c, 2286 :: 		
; count end address is: 12 (R3)
0x0344	0xE7F4    B	L___Lib_Mmc_SDIO_Mmc_Read_Sector_SDIO274
L___Lib_Mmc_SDIO_Mmc_Read_Sector_SDIO275:
;__Lib_Mmc_SDIO.c, 2287 :: 		
0x0346	0xF2050220  ADDW	R2, R5, #32
; tempbuff end address is: 20 (R5)
; tempbuff start address is: 0 (R0)
0x034A	0x4610    MOV	R0, R2
; errorstatus end address is: 4 (R1)
; tempbuff end address is: 0 (R0)
0x034C	0xB2CC    UXTB	R4, R1
0x034E	0x4605    MOV	R5, R0
;__Lib_Mmc_SDIO.c, 2288 :: 		
0x0350	0xE7FF    B	L___Lib_Mmc_SDIO_Mmc_Read_Sector_SDIO273
L___Lib_Mmc_SDIO_Mmc_Read_Sector_SDIO465:
;__Lib_Mmc_SDIO.c, 2281 :: 		
;__Lib_Mmc_SDIO.c, 2288 :: 		
L___Lib_Mmc_SDIO_Mmc_Read_Sector_SDIO273:
;__Lib_Mmc_SDIO.c, 2289 :: 		
; tempbuff start address is: 20 (R5)
; errorstatus start address is: 16 (R4)
0x0352	0xE7E0    B	L___Lib_Mmc_SDIO_Mmc_Read_Sector_SDIO271
L___Lib_Mmc_SDIO_Mmc_Read_Sector_SDIO272:
;__Lib_Mmc_SDIO.c, 2291 :: 		
0x0354	0xF04F0008  MOV	R0, #8
0x0358	0xF001FDA2  BL	_SDIO_GetFlagStatus+0
0x035C	0xB128    CBZ	R0, L___Lib_Mmc_SDIO_Mmc_Read_Sector_SDIO277
; tempbuff end address is: 20 (R5)
; errorstatus end address is: 16 (R4)
;__Lib_Mmc_SDIO.c, 2293 :: 		
0x035E	0xF04F0008  MOV	R0, #8
0x0362	0xF001FD8D  BL	_SDIO_ClearFlag+0
;__Lib_Mmc_SDIO.c, 2294 :: 		
0x0366	0x2001    MOVS	R0, #1
0x0368	0xE030    B	L_end_Mmc_Read_Sector_SDIO
;__Lib_Mmc_SDIO.c, 2295 :: 		
L___Lib_Mmc_SDIO_Mmc_Read_Sector_SDIO277:
;__Lib_Mmc_SDIO.c, 2296 :: 		
; errorstatus start address is: 16 (R4)
; tempbuff start address is: 20 (R5)
0x036A	0xF04F0002  MOV	R0, #2
0x036E	0xF001FD97  BL	_SDIO_GetFlagStatus+0
0x0372	0xB128    CBZ	R0, L___Lib_Mmc_SDIO_Mmc_Read_Sector_SDIO279
; tempbuff end address is: 20 (R5)
; errorstatus end address is: 16 (R4)
;__Lib_Mmc_SDIO.c, 2298 :: 		
0x0374	0xF04F0002  MOV	R0, #2
0x0378	0xF001FD82  BL	_SDIO_ClearFlag+0
;__Lib_Mmc_SDIO.c, 2299 :: 		
0x037C	0x2001    MOVS	R0, #1
0x037E	0xE025    B	L_end_Mmc_Read_Sector_SDIO
;__Lib_Mmc_SDIO.c, 2300 :: 		
L___Lib_Mmc_SDIO_Mmc_Read_Sector_SDIO279:
;__Lib_Mmc_SDIO.c, 2301 :: 		
; errorstatus start address is: 16 (R4)
; tempbuff start address is: 20 (R5)
0x0380	0xF04F0020  MOV	R0, #32
0x0384	0xF001FD8C  BL	_SDIO_GetFlagStatus+0
0x0388	0xB128    CBZ	R0, L___Lib_Mmc_SDIO_Mmc_Read_Sector_SDIO281
; tempbuff end address is: 20 (R5)
; errorstatus end address is: 16 (R4)
;__Lib_Mmc_SDIO.c, 2303 :: 		
0x038A	0xF04F0020  MOV	R0, #32
0x038E	0xF001FD77  BL	_SDIO_ClearFlag+0
;__Lib_Mmc_SDIO.c, 2304 :: 		
0x0392	0x2001    MOVS	R0, #1
0x0394	0xE01A    B	L_end_Mmc_Read_Sector_SDIO
;__Lib_Mmc_SDIO.c, 2305 :: 		
L___Lib_Mmc_SDIO_Mmc_Read_Sector_SDIO281:
;__Lib_Mmc_SDIO.c, 2306 :: 		
; errorstatus start address is: 16 (R4)
; tempbuff start address is: 20 (R5)
0x0396	0xF44F7000  MOV	R0, #512
0x039A	0xF001FD81  BL	_SDIO_GetFlagStatus+0
0x039E	0xB128    CBZ	R0, L___Lib_Mmc_SDIO_Mmc_Read_Sector_SDIO283
; tempbuff end address is: 20 (R5)
; errorstatus end address is: 16 (R4)
;__Lib_Mmc_SDIO.c, 2308 :: 		
0x03A0	0xF44F7000  MOV	R0, #512
0x03A4	0xF001FD6C  BL	_SDIO_ClearFlag+0
;__Lib_Mmc_SDIO.c, 2309 :: 		
0x03A8	0x2001    MOVS	R0, #1
0x03AA	0xE00F    B	L_end_Mmc_Read_Sector_SDIO
;__Lib_Mmc_SDIO.c, 2310 :: 		
L___Lib_Mmc_SDIO_Mmc_Read_Sector_SDIO283:
;__Lib_Mmc_SDIO.c, 2311 :: 		
; errorstatus start address is: 16 (R4)
; tempbuff start address is: 20 (R5)
0x03AC	0xB2E3    UXTB	R3, R4
; errorstatus end address is: 16 (R4)
0x03AE	0x462C    MOV	R4, R5
L___Lib_Mmc_SDIO_Mmc_Read_Sector_SDIO284:
; tempbuff end address is: 20 (R5)
; tempbuff start address is: 16 (R4)
; errorstatus start address is: 12 (R3)
0x03B0	0xF44F1000  MOV	R0, #2097152
0x03B4	0xF001FD74  BL	_SDIO_GetFlagStatus+0
0x03B8	0xB120    CBZ	R0, L___Lib_Mmc_SDIO_Mmc_Read_Sector_SDIO285
;__Lib_Mmc_SDIO.c, 2313 :: 		
0x03BA	0xF001FA13  BL	_SDIO_ReadData+0
0x03BE	0x6020    STR	R0, [R4, #0]
;__Lib_Mmc_SDIO.c, 2314 :: 		
0x03C0	0x1D24    ADDS	R4, R4, #4
;__Lib_Mmc_SDIO.c, 2315 :: 		
; tempbuff end address is: 16 (R4)
0x03C2	0xE7F5    B	L___Lib_Mmc_SDIO_Mmc_Read_Sector_SDIO284
L___Lib_Mmc_SDIO_Mmc_Read_Sector_SDIO285:
;__Lib_Mmc_SDIO.c, 2318 :: 		
0x03C4	0x4814    LDR	R0, [PC, #80]
0x03C6	0xF001FD5B  BL	_SDIO_ClearFlag+0
;__Lib_Mmc_SDIO.c, 2320 :: 		
0x03CA	0xB2D8    UXTB	R0, R3
; errorstatus end address is: 12 (R3)
;__Lib_Mmc_SDIO.c, 2321 :: 		
L_end_Mmc_Read_Sector_SDIO:
0x03CC	0xF8DDE000  LDR	LR, [SP, #0]
0x03D0	0xB002    ADD	SP, SP, #8
0x03D2	0x4770    BX	LR
0x03D4	0xFFFF000F  	#1048575
0x03D8	0xCA102000  	__Lib_Mmc_SDIO_SDIO_DataInitStructure+0
0x03DC	0xCA142000  	__Lib_Mmc_SDIO_SDIO_DataInitStructure+4
0x03E0	0xCA182000  	__Lib_Mmc_SDIO_SDIO_DataInitStructure+8
0x03E4	0xCA1C2000  	__Lib_Mmc_SDIO_SDIO_DataInitStructure+12
0x03E8	0xCA202000  	__Lib_Mmc_SDIO_SDIO_DataInitStructure+16
0x03EC	0xCA242000  	__Lib_Mmc_SDIO_SDIO_DataInitStructure+20
0x03F0	0x2C144001  	SDIO_RESP1+0
0x03F4	0x78802000  	__Lib_Mmc_SDIO_CardTypeSdio+0
0x03F8	0xC9F82000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+0
0x03FC	0xC9FC2000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+4
0x0400	0xCA002000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+8
0x0404	0xCA042000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+12
0x0408	0xCA082000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+16
0x040C	0x78782000  	__Lib_Mmc_SDIO_TotalNumberOfBytes+0
0x0410	0x2C344001  	SDIO_STA+0
0x0414	0x062A0000  	#1578
0x0418	0x05FF0000  	#1535
; end of __Lib_Mmc_SDIO_Mmc_Read_Sector_SDIO
_SDIO_DMACmd:
;__Lib_SDIO.c, 1016 :: 		
; newState start address is: 0 (R0)
0x01E0	0xB081    SUB	SP, SP, #4
; newState end address is: 0 (R0)
; newState start address is: 0 (R0)
;__Lib_SDIO.c, 1018 :: 		
0x01E2	0x4A03    LDR	R2, [PC, #12]
0x01E4	0x6811    LDR	R1, [R2, #0]
0x01E6	0xF36001C3  BFI	R1, R0, #3, #1
; newState end address is: 0 (R0)
0x01EA	0x6011    STR	R1, [R2, #0]
;__Lib_SDIO.c, 1020 :: 		
L_end_SDIO_DMACmd:
0x01EC	0xB001    ADD	SP, SP, #4
0x01EE	0x4770    BX	LR
0x01F0	0x2C2C4001  	SDIO_DCTRL+0
; end of _SDIO_DMACmd
__Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO:
;__Lib_Mmc_SDIO.c, 2327 :: 		
; dbuff start address is: 4 (R1)
; sector start address is: 0 (R0)
0x0434	0xB084    SUB	SP, SP, #16
0x0436	0xF8CDE000  STR	LR, [SP, #0]
0x043A	0x4606    MOV	R6, R0
; dbuff end address is: 4 (R1)
; sector end address is: 0 (R0)
; sector start address is: 24 (R6)
; dbuff start address is: 4 (R1)
;__Lib_Mmc_SDIO.c, 2328 :: 		
;__Lib_Mmc_SDIO.c, 2329 :: 		
0x043C	0x2200    MOVS	R2, #0
0x043E	0xF88D200C  STRB	R2, [SP, #12]
;__Lib_Mmc_SDIO.c, 2330 :: 		
; bytestransferred start address is: 16 (R4)
0x0442	0xF04F0400  MOV	R4, #0
;__Lib_Mmc_SDIO.c, 2331 :: 		
;__Lib_Mmc_SDIO.c, 2335 :: 		
; tempbuff start address is: 20 (R5)
0x0446	0x460D    MOV	R5, R1
;__Lib_Mmc_SDIO.c, 2337 :: 		
0x0448	0xB909    CBNZ	R1, L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO286
; sector end address is: 24 (R6)
; dbuff end address is: 4 (R1)
; tempbuff end address is: 20 (R5)
; bytestransferred end address is: 16 (R4)
;__Lib_Mmc_SDIO.c, 2339 :: 		
0x044A	0x2001    MOVS	R0, #1
0x044C	0xE157    B	L_end_Mmc_Write_Sector_SDIO
;__Lib_Mmc_SDIO.c, 2340 :: 		
L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO286:
;__Lib_Mmc_SDIO.c, 2342 :: 		
; bytestransferred start address is: 16 (R4)
; tempbuff start address is: 20 (R5)
; sector start address is: 24 (R6)
0x044E	0x4BAD    LDR	R3, [PC, #692]
0x0450	0x4AAD    LDR	R2, [PC, #692]
0x0452	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2343 :: 		
0x0454	0x2300    MOVS	R3, #0
0x0456	0x4AAD    LDR	R2, [PC, #692]
0x0458	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2344 :: 		
0x045A	0xF04F0300  MOV	R3, #0
0x045E	0x4AAC    LDR	R2, [PC, #688]
0x0460	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2345 :: 		
0x0462	0xF04F0300  MOV	R3, #0
0x0466	0x4AAB    LDR	R2, [PC, #684]
0x0468	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2346 :: 		
0x046A	0xF04F0300  MOV	R3, #0
0x046E	0x4AAA    LDR	R2, [PC, #680]
0x0470	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2347 :: 		
0x0472	0xF04F0300  MOV	R3, #0
0x0476	0x4AA9    LDR	R2, [PC, #676]
0x0478	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2348 :: 		
0x047A	0x48A3    LDR	R0, [PC, #652]
0x047C	0xF001F96A  BL	_SDIO_DataConfig+0
;__Lib_Mmc_SDIO.c, 2349 :: 		
0x0480	0x2000    MOVS	R0, #0
0x0482	0xF7FFFEAD  BL	_SDIO_DMACmd+0
;__Lib_Mmc_SDIO.c, 2351 :: 		
0x0486	0x4AA6    LDR	R2, [PC, #664]
0x0488	0x6812    LDR	R2, [R2, #0]
0x048A	0xF0027200  AND	R2, R2, #33554432
0x048E	0xB10A    CBZ	R2, L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO287
; sector end address is: 24 (R6)
; tempbuff end address is: 20 (R5)
; bytestransferred end address is: 16 (R4)
;__Lib_Mmc_SDIO.c, 2353 :: 		
0x0490	0x2001    MOVS	R0, #1
0x0492	0xE134    B	L_end_Mmc_Write_Sector_SDIO
;__Lib_Mmc_SDIO.c, 2354 :: 		
L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO287:
;__Lib_Mmc_SDIO.c, 2355 :: 		
; bytestransferred start address is: 16 (R4)
; tempbuff start address is: 20 (R5)
; sector start address is: 24 (R6)
0x0494	0x4AA3    LDR	R2, [PC, #652]
0x0496	0x6812    LDR	R2, [R2, #0]
0x0498	0x2A02    CMP	R2, #2
0x049A	0xD102    BNE	L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO288
;__Lib_Mmc_SDIO.c, 2357 :: 		
; addr start address is: 0 (R0)
0x049C	0x4630    MOV	R0, R6
; sector end address is: 24 (R6)
;__Lib_Mmc_SDIO.c, 2358 :: 		
0x049E	0x4606    MOV	R6, R0
; addr end address is: 0 (R0)
0x04A0	0xE000    B	L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO289
L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO288:
;__Lib_Mmc_SDIO.c, 2360 :: 		
; sector start address is: 24 (R6)
0x04A2	0x0276    LSLS	R6, R6, #9
; sector end address is: 24 (R6)
; addr start address is: 24 (R6)
; addr end address is: 24 (R6)
L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO289:
;__Lib_Mmc_SDIO.c, 2365 :: 		
; addr start address is: 24 (R6)
0x04A4	0xF2402300  MOVW	R3, #512
0x04A8	0x4A9F    LDR	R2, [PC, #636]
0x04AA	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2366 :: 		
0x04AC	0x2310    MOVS	R3, #16
0x04AE	0x4A9F    LDR	R2, [PC, #636]
0x04B0	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2367 :: 		
0x04B2	0xF04F0340  MOV	R3, #64
0x04B6	0x4A9E    LDR	R2, [PC, #632]
0x04B8	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2368 :: 		
0x04BA	0xF04F0300  MOV	R3, #0
0x04BE	0x4A9D    LDR	R2, [PC, #628]
0x04C0	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2369 :: 		
0x04C2	0xF44F6380  MOV	R3, #1024
0x04C6	0x4A9C    LDR	R2, [PC, #624]
0x04C8	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2370 :: 		
0x04CA	0x4897    LDR	R0, [PC, #604]
0x04CC	0xF006F884  BL	_SDIO_SendCommand+0
;__Lib_Mmc_SDIO.c, 2372 :: 		
0x04D0	0x2010    MOVS	R0, #16
0x04D2	0xF006F8CB  BL	__Lib_Mmc_SDIO_CmdResp1Error+0
0x04D6	0xB108    CBZ	R0, L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO290
; addr end address is: 24 (R6)
; tempbuff end address is: 20 (R5)
; bytestransferred end address is: 16 (R4)
;__Lib_Mmc_SDIO.c, 2374 :: 		
0x04D8	0x2001    MOVS	R0, #1
0x04DA	0xE110    B	L_end_Mmc_Write_Sector_SDIO
;__Lib_Mmc_SDIO.c, 2375 :: 		
L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO290:
;__Lib_Mmc_SDIO.c, 2378 :: 		
; bytestransferred start address is: 16 (R4)
; tempbuff start address is: 20 (R5)
; addr start address is: 24 (R6)
0x04DC	0x4A97    LDR	R2, [PC, #604]
0x04DE	0x6812    LDR	R2, [R2, #0]
0x04E0	0x0413    LSLS	R3, R2, #16
0x04E2	0x4A91    LDR	R2, [PC, #580]
0x04E4	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2379 :: 		
0x04E6	0x230D    MOVS	R3, #13
0x04E8	0x4A90    LDR	R2, [PC, #576]
0x04EA	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2380 :: 		
0x04EC	0xF04F0340  MOV	R3, #64
0x04F0	0x4A8F    LDR	R2, [PC, #572]
0x04F2	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2381 :: 		
0x04F4	0xF04F0300  MOV	R3, #0
0x04F8	0x4A8E    LDR	R2, [PC, #568]
0x04FA	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2382 :: 		
0x04FC	0xF44F6380  MOV	R3, #1024
0x0500	0x4A8D    LDR	R2, [PC, #564]
0x0502	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2383 :: 		
0x0504	0x4888    LDR	R0, [PC, #544]
0x0506	0xF006F867  BL	_SDIO_SendCommand+0
;__Lib_Mmc_SDIO.c, 2385 :: 		
0x050A	0x200D    MOVS	R0, #13
0x050C	0xF006F8AE  BL	__Lib_Mmc_SDIO_CmdResp1Error+0
0x0510	0xB108    CBZ	R0, L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO291
; addr end address is: 24 (R6)
; tempbuff end address is: 20 (R5)
; bytestransferred end address is: 16 (R4)
;__Lib_Mmc_SDIO.c, 2387 :: 		
0x0512	0x2001    MOVS	R0, #1
0x0514	0xE0F3    B	L_end_Mmc_Write_Sector_SDIO
;__Lib_Mmc_SDIO.c, 2388 :: 		
L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO291:
;__Lib_Mmc_SDIO.c, 2390 :: 		
; bytestransferred start address is: 16 (R4)
; tempbuff start address is: 20 (R5)
; addr start address is: 24 (R6)
0x0516	0x4A82    LDR	R2, [PC, #520]
; cardstatus start address is: 4 (R1)
0x0518	0x6811    LDR	R1, [R2, #0]
;__Lib_Mmc_SDIO.c, 2391 :: 		
; timeout start address is: 0 (R0)
0x051A	0x487A    LDR	R0, [PC, #488]
; addr end address is: 24 (R6)
; timeout end address is: 0 (R0)
; cardstatus end address is: 4 (R1)
; tempbuff end address is: 20 (R5)
; bytestransferred end address is: 16 (R4)
0x051C	0x9601    STR	R6, [SP, #4]
0x051E	0x4626    MOV	R6, R4
0x0520	0x9C01    LDR	R4, [SP, #4]
;__Lib_Mmc_SDIO.c, 2393 :: 		
L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO292:
; timeout start address is: 0 (R0)
; cardstatus start address is: 4 (R1)
; addr start address is: 16 (R4)
; tempbuff start address is: 20 (R5)
; bytestransferred start address is: 24 (R6)
0x0522	0xF4017280  AND	R2, R1, #256
; cardstatus end address is: 4 (R1)
0x0526	0x2A00    CMP	R2, #0
0x0528	0xD124    BNE	L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO470
0x052A	0x2800    CMP	R0, #0
0x052C	0xD922    BLS	L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO469
L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO468:
;__Lib_Mmc_SDIO.c, 2395 :: 		
0x052E	0x1E42    SUBS	R2, R0, #1
; timeout end address is: 0 (R0)
; timeout start address is: 28 (R7)
0x0530	0x4617    MOV	R7, R2
;__Lib_Mmc_SDIO.c, 2396 :: 		
0x0532	0x4A82    LDR	R2, [PC, #520]
0x0534	0x6812    LDR	R2, [R2, #0]
0x0536	0x0413    LSLS	R3, R2, #16
0x0538	0x4A7B    LDR	R2, [PC, #492]
0x053A	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2397 :: 		
0x053C	0x230D    MOVS	R3, #13
0x053E	0x4A7B    LDR	R2, [PC, #492]
0x0540	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2398 :: 		
0x0542	0xF04F0340  MOV	R3, #64
0x0546	0x4A7A    LDR	R2, [PC, #488]
0x0548	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2399 :: 		
0x054A	0xF04F0300  MOV	R3, #0
0x054E	0x4A79    LDR	R2, [PC, #484]
0x0550	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2400 :: 		
0x0552	0xF44F6380  MOV	R3, #1024
0x0556	0x4A78    LDR	R2, [PC, #480]
0x0558	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2401 :: 		
0x055A	0x4873    LDR	R0, [PC, #460]
0x055C	0xF006F83C  BL	_SDIO_SendCommand+0
;__Lib_Mmc_SDIO.c, 2403 :: 		
0x0560	0x200D    MOVS	R0, #13
0x0562	0xF006F883  BL	__Lib_Mmc_SDIO_CmdResp1Error+0
0x0566	0xB108    CBZ	R0, L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO296
; addr end address is: 16 (R4)
; bytestransferred end address is: 24 (R6)
; timeout end address is: 28 (R7)
; tempbuff end address is: 20 (R5)
;__Lib_Mmc_SDIO.c, 2405 :: 		
0x0568	0x2001    MOVS	R0, #1
0x056A	0xE0C8    B	L_end_Mmc_Write_Sector_SDIO
;__Lib_Mmc_SDIO.c, 2406 :: 		
L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO296:
;__Lib_Mmc_SDIO.c, 2407 :: 		
; tempbuff start address is: 20 (R5)
; timeout start address is: 28 (R7)
; bytestransferred start address is: 24 (R6)
; addr start address is: 16 (R4)
0x056C	0x4A6C    LDR	R2, [PC, #432]
; cardstatus start address is: 4 (R1)
0x056E	0x6811    LDR	R1, [R2, #0]
;__Lib_Mmc_SDIO.c, 2408 :: 		
; timeout end address is: 28 (R7)
; cardstatus end address is: 4 (R1)
0x0570	0x4638    MOV	R0, R7
0x0572	0xE7D6    B	L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO292
;__Lib_Mmc_SDIO.c, 2393 :: 		
L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO470:
; timeout start address is: 0 (R0)
L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO469:
;__Lib_Mmc_SDIO.c, 2410 :: 		
0x0574	0xB908    CBNZ	R0, L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO297
; timeout end address is: 0 (R0)
; addr end address is: 16 (R4)
; bytestransferred end address is: 24 (R6)
; tempbuff end address is: 20 (R5)
;__Lib_Mmc_SDIO.c, 2412 :: 		
0x0576	0x2001    MOVS	R0, #1
0x0578	0xE0C1    B	L_end_Mmc_Write_Sector_SDIO
;__Lib_Mmc_SDIO.c, 2413 :: 		
L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO297:
;__Lib_Mmc_SDIO.c, 2416 :: 		
; tempbuff start address is: 20 (R5)
; bytestransferred start address is: 24 (R6)
; addr start address is: 16 (R4)
0x057A	0x4A6B    LDR	R2, [PC, #428]
0x057C	0x6014    STR	R4, [R2, #0]
; addr end address is: 16 (R4)
;__Lib_Mmc_SDIO.c, 2417 :: 		
0x057E	0x2318    MOVS	R3, #24
0x0580	0x4A6A    LDR	R2, [PC, #424]
0x0582	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2418 :: 		
0x0584	0xF04F0340  MOV	R3, #64
0x0588	0x4A69    LDR	R2, [PC, #420]
0x058A	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2419 :: 		
0x058C	0xF04F0300  MOV	R3, #0
0x0590	0x4A68    LDR	R2, [PC, #416]
0x0592	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2420 :: 		
0x0594	0xF44F6380  MOV	R3, #1024
0x0598	0x4A67    LDR	R2, [PC, #412]
0x059A	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2421 :: 		
0x059C	0x4862    LDR	R0, [PC, #392]
0x059E	0xF006F81B  BL	_SDIO_SendCommand+0
;__Lib_Mmc_SDIO.c, 2423 :: 		
0x05A2	0x2018    MOVS	R0, #24
0x05A4	0xF006F862  BL	__Lib_Mmc_SDIO_CmdResp1Error+0
0x05A8	0xB108    CBZ	R0, L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO298
; bytestransferred end address is: 24 (R6)
; tempbuff end address is: 20 (R5)
;__Lib_Mmc_SDIO.c, 2425 :: 		
0x05AA	0x2001    MOVS	R0, #1
0x05AC	0xE0A7    B	L_end_Mmc_Write_Sector_SDIO
;__Lib_Mmc_SDIO.c, 2426 :: 		
L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO298:
;__Lib_Mmc_SDIO.c, 2428 :: 		
; tempbuff start address is: 20 (R5)
; bytestransferred start address is: 24 (R6)
0x05AE	0xF2402300  MOVW	R3, #512
0x05B2	0x4A63    LDR	R2, [PC, #396]
0x05B4	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2430 :: 		
0x05B6	0x4B53    LDR	R3, [PC, #332]
0x05B8	0x4A53    LDR	R2, [PC, #332]
0x05BA	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2431 :: 		
0x05BC	0xF2402300  MOVW	R3, #512
0x05C0	0x4A52    LDR	R2, [PC, #328]
0x05C2	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2432 :: 		
0x05C4	0x2390    MOVS	R3, #144
0x05C6	0x4A52    LDR	R2, [PC, #328]
0x05C8	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2433 :: 		
0x05CA	0xF04F0300  MOV	R3, #0
0x05CE	0x4A51    LDR	R2, [PC, #324]
0x05D0	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2434 :: 		
0x05D2	0xF04F0300  MOV	R3, #0
0x05D6	0x4A50    LDR	R2, [PC, #320]
0x05D8	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2435 :: 		
0x05DA	0xF04F0301  MOV	R3, #1
0x05DE	0x4A4F    LDR	R2, [PC, #316]
0x05E0	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDIO.c, 2436 :: 		
0x05E2	0x4849    LDR	R0, [PC, #292]
0x05E4	0xF001F8B6  BL	_SDIO_DataConfig+0
; bytestransferred end address is: 24 (R6)
; tempbuff end address is: 20 (R5)
0x05E8	0x4634    MOV	R4, R6
;__Lib_Mmc_SDIO.c, 2438 :: 		
L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO299:
; bytestransferred start address is: 16 (R4)
; tempbuff start address is: 20 (R5)
0x05EA	0x4A56    LDR	R2, [PC, #344]
0x05EC	0x6813    LDR	R3, [R2, #0]
0x05EE	0x4A56    LDR	R2, [PC, #344]
0x05F0	0xEA030202  AND	R2, R3, R2, LSL #0
0x05F4	0x2A00    CMP	R2, #0
0x05F6	0xD13E    BNE	L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO300
;__Lib_Mmc_SDIO.c, 2440 :: 		
0x05F8	0xF44F4080  MOV	R0, #16384
0x05FC	0xF001FC50  BL	_SDIO_GetFlagStatus+0
0x0600	0x2800    CMP	R0, #0
0x0602	0xD037    BEQ	L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO474
;__Lib_Mmc_SDIO.c, 2442 :: 		
0x0604	0x4A4E    LDR	R2, [PC, #312]
0x0606	0x6812    LDR	R2, [R2, #0]
0x0608	0x1B12    SUB	R2, R2, R4
0x060A	0x2A20    CMP	R2, #32
0x060C	0xD220    BCS	L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO302
;__Lib_Mmc_SDIO.c, 2444 :: 		
0x060E	0x4A4C    LDR	R2, [PC, #304]
0x0610	0x6812    LDR	R2, [R2, #0]
0x0612	0x1B12    SUB	R2, R2, R4
0x0614	0xF0020203  AND	R2, R2, #3
0x0618	0xB92A    CBNZ	R2, L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO303
0x061A	0x4A49    LDR	R2, [PC, #292]
0x061C	0x6812    LDR	R2, [R2, #0]
0x061E	0x1B12    SUB	R2, R2, R4
0x0620	0x0892    LSRS	R2, R2, #2
0x0622	0x9202    STR	R2, [SP, #8]
0x0624	0xE005    B	L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO304
L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO303:
0x0626	0x4A46    LDR	R2, [PC, #280]
0x0628	0x6812    LDR	R2, [R2, #0]
0x062A	0x1B12    SUB	R2, R2, R4
0x062C	0x0892    LSRS	R2, R2, #2
0x062E	0x1C52    ADDS	R2, R2, #1
0x0630	0x9202    STR	R2, [SP, #8]
L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO304:
; restwords start address is: 12 (R3)
0x0632	0x9B02    LDR	R3, [SP, #8]
;__Lib_Mmc_SDIO.c, 2446 :: 		
; count start address is: 24 (R6)
0x0634	0x2600    MOVS	R6, #0
; restwords end address is: 12 (R3)
; count end address is: 24 (R6)
; tempbuff end address is: 20 (R5)
; bytestransferred end address is: 16 (R4)
L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO305:
; count start address is: 24 (R6)
; restwords start address is: 12 (R3)
; tempbuff start address is: 20 (R5)
; bytestransferred start address is: 16 (R4)
0x0636	0x429E    CMP	R6, R3
0x0638	0xD207    BCS	L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO306
;__Lib_Mmc_SDIO.c, 2448 :: 		
0x063A	0x682A    LDR	R2, [R5, #0]
0x063C	0x4610    MOV	R0, R2
0x063E	0xF7FFFDD9  BL	_SDIO_WriteData+0
;__Lib_Mmc_SDIO.c, 2446 :: 		
0x0642	0x1C76    ADDS	R6, R6, #1
0x0644	0x1D2D    ADDS	R5, R5, #4
0x0646	0x1D24    ADDS	R4, R4, #4
;__Lib_Mmc_SDIO.c, 2449 :: 		
; restwords end address is: 12 (R3)
; count end address is: 24 (R6)
0x0648	0xE7F5    B	L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO305
L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO306:
;__Lib_Mmc_SDIO.c, 2450 :: 		
0x064A	0x4628    MOV	R0, R5
0x064C	0x4621    MOV	R1, R4
0x064E	0xE00E    B	L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO308
L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO302:
;__Lib_Mmc_SDIO.c, 2453 :: 		
; count start address is: 12 (R3)
0x0650	0x2300    MOVS	R3, #0
; count end address is: 12 (R3)
; tempbuff end address is: 20 (R5)
; bytestransferred end address is: 16 (R4)
L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO309:
; count start address is: 12 (R3)
; tempbuff start address is: 20 (R5)
; bytestransferred start address is: 16 (R4)
0x0652	0x2B08    CMP	R3, #8
0x0654	0xD207    BCS	L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO310
;__Lib_Mmc_SDIO.c, 2455 :: 		
0x0656	0x009A    LSLS	R2, R3, #2
0x0658	0x18AA    ADDS	R2, R5, R2
0x065A	0x6812    LDR	R2, [R2, #0]
0x065C	0x4610    MOV	R0, R2
0x065E	0xF7FFFDC9  BL	_SDIO_WriteData+0
;__Lib_Mmc_SDIO.c, 2453 :: 		
0x0662	0x1C5B    ADDS	R3, R3, #1
;__Lib_Mmc_SDIO.c, 2456 :: 		
; count end address is: 12 (R3)
0x0664	0xE7F5    B	L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO309
L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO310:
;__Lib_Mmc_SDIO.c, 2457 :: 		
0x0666	0xF2050020  ADDW	R0, R5, #32
; tempbuff end address is: 20 (R5)
; tempbuff start address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 2458 :: 		
0x066A	0xF2040120  ADDW	R1, R4, #32
; bytestransferred end address is: 16 (R4)
; bytestransferred start address is: 4 (R1)
; bytestransferred end address is: 4 (R1)
; tempbuff end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 2459 :: 		
L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO308:
;__Lib_Mmc_SDIO.c, 2460 :: 		
; bytestransferred start address is: 4 (R1)
; tempbuff start address is: 0 (R0)
0x066E	0x460C    MOV	R4, R1
; bytestransferred end address is: 4 (R1)
; tempbuff end address is: 0 (R0)
0x0670	0x4605    MOV	R5, R0
0x0672	0xE7FF    B	L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO301
L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO474:
;__Lib_Mmc_SDIO.c, 2440 :: 		
;__Lib_Mmc_SDIO.c, 2460 :: 		
L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO301:
;__Lib_Mmc_SDIO.c, 2461 :: 		
; tempbuff start address is: 20 (R5)
; bytestransferred start address is: 16 (R4)
; tempbuff end address is: 20 (R5)
; bytestransferred end address is: 16 (R4)
0x0674	0xE7B9    B	L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO299
L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO300:
;__Lib_Mmc_SDIO.c, 2462 :: 		
0x0676	0xF04F0008  MOV	R0, #8
0x067A	0xF001FC11  BL	_SDIO_GetFlagStatus+0
0x067E	0xB128    CBZ	R0, L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO312
;__Lib_Mmc_SDIO.c, 2464 :: 		
0x0680	0xF04F0008  MOV	R0, #8
0x0684	0xF001FBFC  BL	_SDIO_ClearFlag+0
;__Lib_Mmc_SDIO.c, 2465 :: 		
0x0688	0x2001    MOVS	R0, #1
0x068A	0xE038    B	L_end_Mmc_Write_Sector_SDIO
;__Lib_Mmc_SDIO.c, 2466 :: 		
L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO312:
;__Lib_Mmc_SDIO.c, 2467 :: 		
0x068C	0xF04F0002  MOV	R0, #2
0x0690	0xF001FC06  BL	_SDIO_GetFlagStatus+0
0x0694	0xB128    CBZ	R0, L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO314
;__Lib_Mmc_SDIO.c, 2469 :: 		
0x0696	0xF04F0002  MOV	R0, #2
0x069A	0xF001FBF1  BL	_SDIO_ClearFlag+0
;__Lib_Mmc_SDIO.c, 2470 :: 		
0x069E	0x2001    MOVS	R0, #1
0x06A0	0xE02D    B	L_end_Mmc_Write_Sector_SDIO
;__Lib_Mmc_SDIO.c, 2471 :: 		
L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO314:
;__Lib_Mmc_SDIO.c, 2472 :: 		
0x06A2	0xF04F0010  MOV	R0, #16
0x06A6	0xF001FBFB  BL	_SDIO_GetFlagStatus+0
0x06AA	0xB128    CBZ	R0, L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO316
;__Lib_Mmc_SDIO.c, 2474 :: 		
0x06AC	0xF04F0010  MOV	R0, #16
0x06B0	0xF001FBE6  BL	_SDIO_ClearFlag+0
;__Lib_Mmc_SDIO.c, 2475 :: 		
0x06B4	0x2001    MOVS	R0, #1
0x06B6	0xE022    B	L_end_Mmc_Write_Sector_SDIO
;__Lib_Mmc_SDIO.c, 2476 :: 		
L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO316:
;__Lib_Mmc_SDIO.c, 2477 :: 		
0x06B8	0xF44F7000  MOV	R0, #512
0x06BC	0xF001FBF0  BL	_SDIO_GetFlagStatus+0
0x06C0	0xB128    CBZ	R0, L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO318
;__Lib_Mmc_SDIO.c, 2479 :: 		
0x06C2	0xF44F7000  MOV	R0, #512
0x06C6	0xF001FBDB  BL	_SDIO_ClearFlag+0
;__Lib_Mmc_SDIO.c, 2480 :: 		
0x06CA	0x2001    MOVS	R0, #1
0x06CC	0xE017    B	L_end_Mmc_Write_Sector_SDIO
;__Lib_Mmc_SDIO.c, 2481 :: 		
L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO318:
;__Lib_Mmc_SDIO.c, 2484 :: 		
0x06CE	0x481F    LDR	R0, [PC, #124]
0x06D0	0xF001FBD6  BL	_SDIO_ClearFlag+0
;__Lib_Mmc_SDIO.c, 2487 :: 		
0x06D4	0xAA03    ADD	R2, SP, #12
0x06D6	0x4610    MOV	R0, R2
0x06D8	0xF009FF06  BL	__Lib_Mmc_SDIO_IsCardProgramming+0
; errorstatus start address is: 4 (R1)
0x06DC	0xB2C1    UXTB	R1, R0
; errorstatus end address is: 4 (R1)
0x06DE	0xB2C8    UXTB	R0, R1
;__Lib_Mmc_SDIO.c, 2489 :: 		
L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO319:
; errorstatus start address is: 0 (R0)
0x06E0	0xB968    CBNZ	R0, L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO473
0x06E2	0xF89D200C  LDRB	R2, [SP, #12]
0x06E6	0x2A07    CMP	R2, #7
0x06E8	0xD004    BEQ	L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO472
0x06EA	0xF89D200C  LDRB	R2, [SP, #12]
0x06EE	0x2A06    CMP	R2, #6
0x06F0	0xD000    BEQ	L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO471
0x06F2	0xE004    B	L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO320
; errorstatus end address is: 0 (R0)
L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO472:
L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO471:
L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO466:
;__Lib_Mmc_SDIO.c, 2491 :: 		
0x06F4	0xAA03    ADD	R2, SP, #12
0x06F6	0x4610    MOV	R0, R2
0x06F8	0xF009FEF6  BL	__Lib_Mmc_SDIO_IsCardProgramming+0
; errorstatus start address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 2492 :: 		
0x06FC	0xE7F0    B	L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO319
L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO320:
;__Lib_Mmc_SDIO.c, 2489 :: 		
L___Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO473:
;__Lib_Mmc_SDIO.c, 2494 :: 		
; errorstatus end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 2496 :: 		
L_end_Mmc_Write_Sector_SDIO:
0x06FE	0xF8DDE000  LDR	LR, [SP, #0]
0x0702	0xE025    B	#74
0x0704	0xFFFF000F  	#1048575
0x0708	0xCA102000  	__Lib_Mmc_SDIO_SDIO_DataInitStructure+0
0x070C	0xCA142000  	__Lib_Mmc_SDIO_SDIO_DataInitStructure+4
0x0710	0xCA182000  	__Lib_Mmc_SDIO_SDIO_DataInitStructure+8
0x0714	0xCA1C2000  	__Lib_Mmc_SDIO_SDIO_DataInitStructure+12
0x0718	0xCA202000  	__Lib_Mmc_SDIO_SDIO_DataInitStructure+16
0x071C	0xCA242000  	__Lib_Mmc_SDIO_SDIO_DataInitStructure+20
0x0720	0x2C144001  	SDIO_RESP1+0
0x0724	0x78802000  	__Lib_Mmc_SDIO_CardTypeSdio+0
0x0728	0xC9F82000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+0
0x072C	0xC9FC2000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+4
0x0730	0xCA002000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+8
0x0734	0xCA042000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+12
0x0738	0xCA082000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+16
0x073C	0x787C2000  	__Lib_Mmc_SDIO_RCA+0
0x0740	0x78782000  	__Lib_Mmc_SDIO_TotalNumberOfBytes+0
0x0744	0x2C344001  	SDIO_STA+0
0x0748	0x061A0000  	#1562
0x074C	0x05FF0000  	#1535
0x0750	0xB004    ADD	SP, SP, #16
0x0752	0x4770    BX	LR
; end of __Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO
_SDIO_WriteData:
;__Lib_SDIO.c, 788 :: 		
; dat start address is: 0 (R0)
0x01F4	0xB081    SUB	SP, SP, #4
; dat end address is: 0 (R0)
; dat start address is: 0 (R0)
;__Lib_SDIO.c, 790 :: 		
0x01F6	0x4902    LDR	R1, [PC, #8]
0x01F8	0x6008    STR	R0, [R1, #0]
; dat end address is: 0 (R0)
;__Lib_SDIO.c, 791 :: 		
L_end_SDIO_WriteData:
0x01FA	0xB001    ADD	SP, SP, #4
0x01FC	0x4770    BX	LR
0x01FE	0xBF00    NOP
0x0200	0x2C804001  	SDIO_FIFO+0
; end of _SDIO_WriteData
__Lib_FAT32_STM32_M3_M4_M7_UI16:
;__Lib_FAT32_STM32_M3_M4_M7.c, 94 :: 		
; a start address is: 0 (R0)
0x17D0	0xB081    SUB	SP, SP, #4
; a end address is: 0 (R0)
; a start address is: 0 (R0)
;__Lib_FAT32_STM32_M3_M4_M7.c, 97 :: 		
0x17D2	0x1C41    ADDS	R1, R0, #1
0x17D4	0x7809    LDRB	R1, [R1, #0]
; result start address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 98 :: 		
0x17D6	0x020A    LSLS	R2, R1, #8
0x17D8	0xB292    UXTH	R2, R2
; result end address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 99 :: 		
0x17DA	0x7801    LDRB	R1, [R0, #0]
; a end address is: 0 (R0)
0x17DC	0x1851    ADDS	R1, R2, R1
;__Lib_FAT32_STM32_M3_M4_M7.c, 102 :: 		
0x17DE	0xB288    UXTH	R0, R1
;__Lib_FAT32_STM32_M3_M4_M7.c, 103 :: 		
L_end_UI16:
0x17E0	0xB001    ADD	SP, SP, #4
0x17E2	0x4770    BX	LR
; end of __Lib_FAT32_STM32_M3_M4_M7_UI16
__Lib_FAT32_STM32_M3_M4_M7_UI8:
;__Lib_FAT32_STM32_M3_M4_M7.c, 85 :: 		
; a start address is: 0 (R0)
0x1408	0xB081    SUB	SP, SP, #4
; a end address is: 0 (R0)
; a start address is: 0 (R0)
;__Lib_FAT32_STM32_M3_M4_M7.c, 88 :: 		
0x140A	0x7801    LDRB	R1, [R0, #0]
; a end address is: 0 (R0)
;__Lib_FAT32_STM32_M3_M4_M7.c, 89 :: 		
;__Lib_FAT32_STM32_M3_M4_M7.c, 91 :: 		
0x140C	0xB2C8    UXTB	R0, R1
;__Lib_FAT32_STM32_M3_M4_M7.c, 92 :: 		
L_end_UI8:
0x140E	0xB001    ADD	SP, SP, #4
0x1410	0x4770    BX	LR
; end of __Lib_FAT32_STM32_M3_M4_M7_UI8
__Lib_FAT32_STM32_M3_M4_M7_UI32:
;__Lib_FAT32_STM32_M3_M4_M7.c, 105 :: 		
; a start address is: 0 (R0)
0x13E4	0xB081    SUB	SP, SP, #4
; a end address is: 0 (R0)
; a start address is: 0 (R0)
;__Lib_FAT32_STM32_M3_M4_M7.c, 108 :: 		
0x13E6	0x1CC1    ADDS	R1, R0, #3
0x13E8	0x7809    LDRB	R1, [R1, #0]
; result start address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 109 :: 		
0x13EA	0x020A    LSLS	R2, R1, #8
; result end address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 110 :: 		
0x13EC	0x1C81    ADDS	R1, R0, #2
0x13EE	0x7809    LDRB	R1, [R1, #0]
0x13F0	0x1851    ADDS	R1, R2, R1
;__Lib_FAT32_STM32_M3_M4_M7.c, 111 :: 		
0x13F2	0x020A    LSLS	R2, R1, #8
;__Lib_FAT32_STM32_M3_M4_M7.c, 112 :: 		
0x13F4	0x1C41    ADDS	R1, R0, #1
0x13F6	0x7809    LDRB	R1, [R1, #0]
0x13F8	0x1851    ADDS	R1, R2, R1
;__Lib_FAT32_STM32_M3_M4_M7.c, 113 :: 		
0x13FA	0x020A    LSLS	R2, R1, #8
;__Lib_FAT32_STM32_M3_M4_M7.c, 114 :: 		
0x13FC	0x7801    LDRB	R1, [R0, #0]
; a end address is: 0 (R0)
0x13FE	0x1851    ADDS	R1, R2, R1
;__Lib_FAT32_STM32_M3_M4_M7.c, 117 :: 		
0x1400	0x4608    MOV	R0, R1
;__Lib_FAT32_STM32_M3_M4_M7.c, 118 :: 		
L_end_UI32:
0x1402	0xB001    ADD	SP, SP, #4
0x1404	0x4770    BX	LR
; end of __Lib_FAT32_STM32_M3_M4_M7_UI32
__Lib_FAT32_STM32_M3_M4_M7_PO2:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1111 :: 		
; n start address is: 0 (R0)
0x224C	0xB081    SUB	SP, SP, #4
; n end address is: 0 (R0)
; n start address is: 0 (R0)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1115 :: 		
; i start address is: 12 (R3)
0x224E	0x2301    MOVS	R3, #1
;__Lib_FAT32_STM32_M3_M4_M7.c, 1116 :: 		
; po2 start address is: 8 (R2)
0x2250	0x2200    MOVS	R2, #0
; i end address is: 12 (R3)
; po2 end address is: 8 (R2)
L___Lib_FAT32_STM32_M3_M4_M7_PO2219:
; po2 start address is: 8 (R2)
; i start address is: 12 (R3)
; n start address is: 0 (R0)
; n end address is: 0 (R0)
0x2252	0x2A20    CMP	R2, #32
0x2254	0xDA09    BGE	L___Lib_FAT32_STM32_M3_M4_M7_PO2220
; n end address is: 0 (R0)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1117 :: 		
; n start address is: 0 (R0)
0x2256	0xEA400103  ORR	R1, R0, R3, LSL #0
0x225A	0x4299    CMP	R1, R3
0x225C	0xD101    BNE	L___Lib_FAT32_STM32_M3_M4_M7_PO2222
; n end address is: 0 (R0)
; i end address is: 12 (R3)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1118 :: 		
0x225E	0xB250    SXTB	R0, R2
; po2 end address is: 8 (R2)
0x2260	0xE005    B	L_end_PO2
L___Lib_FAT32_STM32_M3_M4_M7_PO2222:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1119 :: 		
; po2 start address is: 8 (R2)
; i start address is: 12 (R3)
; n start address is: 0 (R0)
0x2262	0x005B    LSLS	R3, R3, #1
;__Lib_FAT32_STM32_M3_M4_M7.c, 1116 :: 		
0x2264	0x1C52    ADDS	R2, R2, #1
0x2266	0xB2D2    UXTB	R2, R2
;__Lib_FAT32_STM32_M3_M4_M7.c, 1120 :: 		
; n end address is: 0 (R0)
; i end address is: 12 (R3)
; po2 end address is: 8 (R2)
0x2268	0xE7F3    B	L___Lib_FAT32_STM32_M3_M4_M7_PO2219
L___Lib_FAT32_STM32_M3_M4_M7_PO2220:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1121 :: 		
0x226A	0x20FF    MOVS	R0, #-1
0x226C	0xB240    SXTB	R0, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 1122 :: 		
L_end_PO2:
0x226E	0xB001    ADD	SP, SP, #4
0x2270	0x4770    BX	LR
; end of __Lib_FAT32_STM32_M3_M4_M7_PO2
__Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2074 :: 		
0x6950	0xB088    SUB	SP, SP, #32
0x6952	0xF8CDE000  STR	LR, [SP, #0]
0x6956	0x9005    STR	R0, [SP, #20]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2084 :: 		
0x6958	0x498C    LDR	R1, [PC, #560]
0x695A	0x6809    LDR	R1, [R1, #0]
0x695C	0xF1B13FFF  CMP	R1, #-1
0x6960	0xD106    BNE	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry512
;__Lib_FAT32_STM32_M3_M4_M7.c, 2085 :: 		
0x6962	0x22F6    MOVS	R2, #-10
0x6964	0xB252    SXTB	R2, R2
0x6966	0x498A    LDR	R1, [PC, #552]
0x6968	0x700A    STRB	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2086 :: 		
0x696A	0x20FF    MOVS	R0, #-1
0x696C	0xB240    SXTB	R0, R0
0x696E	0xE108    B	L_end_FAT32_FindNextEntry
;__Lib_FAT32_STM32_M3_M4_M7.c, 2087 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry512:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2090 :: 		
0x6970	0x4B88    LDR	R3, [PC, #544]
0x6972	0x6819    LDR	R1, [R3, #0]
0x6974	0x9102    STR	R1, [SP, #8]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2091 :: 		
0x6976	0x4988    LDR	R1, [PC, #544]
0x6978	0x680A    LDR	R2, [R1, #0]
0x697A	0x4619    MOV	R1, R3
0x697C	0x6809    LDR	R1, [R1, #0]
0x697E	0x4291    CMP	R1, R2
0x6980	0xD305    BCC	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry1249
0x6982	0x4986    LDR	R1, [PC, #536]
0x6984	0x680A    LDR	R2, [R1, #0]
0x6986	0x9902    LDR	R1, [SP, #8]
0x6988	0x4291    CMP	R1, R2
0x698A	0xD200    BCS	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry1248
0x698C	0xE006    B	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry515
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry1249:
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry1248:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2092 :: 		
0x698E	0x22F4    MOVS	R2, #-12
0x6990	0xB252    SXTB	R2, R2
0x6992	0x497F    LDR	R1, [PC, #508]
0x6994	0x700A    STRB	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2093 :: 		
0x6996	0x20FF    MOVS	R0, #-1
0x6998	0xB240    SXTB	R0, R0
0x699A	0xE0F2    B	L_end_FAT32_FindNextEntry
;__Lib_FAT32_STM32_M3_M4_M7.c, 2094 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry515:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2096 :: 		
; i start address is: 12 (R3)
0x699C	0x2300    MOVS	R3, #0
; i end address is: 12 (R3)
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry516:
; i start address is: 12 (R3)
0x699E	0x4980    LDR	R1, [PC, #512]
0x69A0	0x780A    LDRB	R2, [R1, #0]
0x69A2	0x497A    LDR	R1, [PC, #488]
0x69A4	0x6809    LDR	R1, [R1, #0]
0x69A6	0x40D1    LSRS	R1, R2
0x69A8	0x428B    CMP	R3, R1
0x69AA	0xD228    BCS	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry517
;__Lib_FAT32_STM32_M3_M4_M7.c, 2097 :: 		
0x69AC	0xF88D3004  STRB	R3, [SP, #4]
0x69B0	0x9802    LDR	R0, [SP, #8]
0x69B2	0xF7FEFA73  BL	__Lib_FAT32_STM32_M3_M4_M7_FAT_getEntry+0
0x69B6	0xF89D3004  LDRB	R3, [SP, #4]
0x69BA	0x9002    STR	R0, [SP, #8]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2099 :: 		
0x69BC	0xF06F4170  MVN	R1, #-268435456
0x69C0	0x4288    CMP	R0, R1
0x69C2	0xD106    BNE	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry519
; i end address is: 12 (R3)
;__Lib_FAT32_STM32_M3_M4_M7.c, 2100 :: 		
0x69C4	0x22F1    MOVS	R2, #-15
0x69C6	0xB252    SXTB	R2, R2
0x69C8	0x4971    LDR	R1, [PC, #452]
0x69CA	0x700A    STRB	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2101 :: 		
0x69CC	0x20FF    MOVS	R0, #-1
0x69CE	0xB240    SXTB	R0, R0
0x69D0	0xE0D7    B	L_end_FAT32_FindNextEntry
;__Lib_FAT32_STM32_M3_M4_M7.c, 2102 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry519:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2103 :: 		
; i start address is: 12 (R3)
0x69D2	0x4971    LDR	R1, [PC, #452]
0x69D4	0x680A    LDR	R2, [R1, #0]
0x69D6	0x9902    LDR	R1, [SP, #8]
0x69D8	0x4291    CMP	R1, R2
0x69DA	0xD305    BCC	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry1251
0x69DC	0x496F    LDR	R1, [PC, #444]
0x69DE	0x680A    LDR	R2, [R1, #0]
0x69E0	0x9902    LDR	R1, [SP, #8]
0x69E2	0x4291    CMP	R1, R2
0x69E4	0xD200    BCS	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry1250
0x69E6	0xE006    B	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry522
; i end address is: 12 (R3)
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry1251:
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry1250:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2104 :: 		
0x69E8	0x22F4    MOVS	R2, #-12
0x69EA	0xB252    SXTB	R2, R2
0x69EC	0x4968    LDR	R1, [PC, #416]
0x69EE	0x700A    STRB	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2105 :: 		
0x69F0	0x20FF    MOVS	R0, #-1
0x69F2	0xB240    SXTB	R0, R0
0x69F4	0xE0C5    B	L_end_FAT32_FindNextEntry
;__Lib_FAT32_STM32_M3_M4_M7.c, 2106 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry522:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2096 :: 		
; i start address is: 12 (R3)
0x69F6	0x1C59    ADDS	R1, R3, #1
; i end address is: 12 (R3)
; i start address is: 0 (R0)
0x69F8	0xB2C8    UXTB	R0, R1
;__Lib_FAT32_STM32_M3_M4_M7.c, 2107 :: 		
0x69FA	0xB2C3    UXTB	R3, R0
; i end address is: 0 (R0)
0x69FC	0xE7CF    B	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry516
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry517:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2109 :: 		
0x69FE	0x4969    LDR	R1, [PC, #420]
0x6A00	0x6809    LDR	R1, [R1, #0]
0x6A02	0x1E4A    SUBS	R2, R1, #1
0x6A04	0x4961    LDR	R1, [PC, #388]
0x6A06	0x6809    LDR	R1, [R1, #0]
0x6A08	0x4011    ANDS	R1, R2
0x6A0A	0x9104    STR	R1, [SP, #16]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2111 :: 		
0x6A0C	0x9802    LDR	R0, [SP, #8]
0x6A0E	0xF7FEFBBF  BL	_FAT32_ClustToSect+0
0x6A12	0x4965    LDR	R1, [PC, #404]
0x6A14	0x780A    LDRB	R2, [R1, #0]
0x6A16	0x9904    LDR	R1, [SP, #16]
0x6A18	0x40D1    LSRS	R1, R2
0x6A1A	0x1843    ADDS	R3, R0, R1
;__Lib_FAT32_STM32_M3_M4_M7.c, 2112 :: 		
0x6A1C	0x4963    LDR	R1, [PC, #396]
0x6A1E	0x6809    LDR	R1, [R1, #0]
0x6A20	0x1E4A    SUBS	R2, R1, #1
0x6A22	0x9904    LDR	R1, [SP, #16]
0x6A24	0x4011    ANDS	R1, R2
0x6A26	0x014A    LSLS	R2, R1, #5
0x6A28	0x4961    LDR	R1, [PC, #388]
0x6A2A	0x1889    ADDS	R1, R1, R2
0x6A2C	0x9103    STR	R1, [SP, #12]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2114 :: 		
0x6A2E	0x4618    MOV	R0, R3
0x6A30	0xF7FEFB5C  BL	__Lib_FAT32_STM32_M3_M4_M7_readMStart+0
0x6A34	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry523
;__Lib_FAT32_STM32_M3_M4_M7.c, 2115 :: 		
0x6A36	0x20FF    MOVS	R0, #-1
0x6A38	0xB240    SXTB	R0, R0
0x6A3A	0xE0A2    B	L_end_FAT32_FindNextEntry
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry523:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2118 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry524:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2120 :: 		
0x6A3C	0x9903    LDR	R1, [SP, #12]
0x6A3E	0x7809    LDRB	R1, [R1, #0]
0x6A40	0x29E5    CMP	R1, #229
0x6A42	0xD004    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry1253
0x6A44	0x9903    LDR	R1, [SP, #12]
0x6A46	0x7809    LDRB	R1, [R1, #0]
0x6A48	0x2920    CMP	R1, #32
0x6A4A	0xD300    BCC	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry1252
0x6A4C	0xE00D    B	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry1243
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry1253:
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry1252:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2121 :: 		
0x6A4E	0x9903    LDR	R1, [SP, #12]
0x6A50	0x7809    LDRB	R1, [R1, #0]
0x6A52	0x2914    CMP	R1, #20
0x6A54	0xD208    BCS	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry1255
0x6A56	0x9903    LDR	R1, [SP, #12]
0x6A58	0x310B    ADDS	R1, #11
0x6A5A	0x7809    LDRB	R1, [R1, #0]
0x6A5C	0xF001013F  AND	R1, R1, #63
0x6A60	0xB2C9    UXTB	R1, R1
0x6A62	0x290F    CMP	R1, #15
0x6A64	0xD100    BNE	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry1254
0x6A66	0xE000    B	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry1243
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry1255:
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry1254:
0x6A68	0xE04D    B	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry532
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry1243:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2123 :: 		
0x6A6A	0xF7FAF995  BL	__Lib_FAT32_STM32_M3_M4_M7_readMStop+0
0x6A6E	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry533
;__Lib_FAT32_STM32_M3_M4_M7.c, 2124 :: 		
0x6A70	0x20FF    MOVS	R0, #-1
0x6A72	0xB240    SXTB	R0, R0
0x6A74	0xE085    B	L_end_FAT32_FindNextEntry
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry533:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2127 :: 		
0x6A76	0x9903    LDR	R1, [SP, #12]
0x6A78	0x310B    ADDS	R1, #11
0x6A7A	0x7809    LDRB	R1, [R1, #0]
0x6A7C	0xF0010108  AND	R1, R1, #8
0x6A80	0xB2C9    UXTB	R1, R1
0x6A82	0xB1B9    CBZ	R1, L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry534
;__Lib_FAT32_STM32_M3_M4_M7.c, 2128 :: 		
0x6A84	0xF2401210  MOVW	R2, #272
0x6A88	0xB212    SXTH	R2, R2
0x6A8A	0x2100    MOVS	R1, #0
0x6A8C	0x9805    LDR	R0, [SP, #20]
0x6A8E	0xF7FDFA4F  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_memset+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 2129 :: 		
0x6A92	0x9905    LDR	R1, [SP, #20]
0x6A94	0x31FF    ADDS	R1, #255
0x6A96	0x9107    STR	R1, [SP, #28]
0x6A98	0x9903    LDR	R1, [SP, #12]
0x6A9A	0x310B    ADDS	R1, #11
0x6A9C	0x4608    MOV	R0, R1
0x6A9E	0xF7FAFCB3  BL	__Lib_FAT32_STM32_M3_M4_M7_UI8+0
0x6AA2	0x9907    LDR	R1, [SP, #28]
0x6AA4	0x7008    STRB	R0, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2130 :: 		
0x6AA6	0x220B    MOVS	R2, #11
0x6AA8	0xB212    SXTH	R2, R2
0x6AAA	0x9903    LDR	R1, [SP, #12]
0x6AAC	0x9805    LDR	R0, [SP, #20]
0x6AAE	0xF7FDFEAB  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_memcpy+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 2131 :: 		
0x6AB2	0xE021    B	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry535
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry534:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2132 :: 		
0x6AB4	0x9905    LDR	R1, [SP, #20]
0x6AB6	0xB1F9    CBZ	R1, L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry536
;__Lib_FAT32_STM32_M3_M4_M7.c, 2133 :: 		
0x6AB8	0x4934    LDR	R1, [PC, #208]
0x6ABA	0x680A    LDR	R2, [R1, #0]
0x6ABC	0x4935    LDR	R1, [PC, #212]
0x6ABE	0x6809    LDR	R1, [R1, #0]
0x6AC0	0x4613    MOV	R3, R2
0x6AC2	0x460A    MOV	R2, R1
0x6AC4	0x9905    LDR	R1, [SP, #20]
0x6AC6	0x9803    LDR	R0, [SP, #12]
0x6AC8	0xF7FDFEB0  BL	__Lib_FAT32_STM32_M3_M4_M7_DE_getDirEnt+0
0x6ACC	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry537
;__Lib_FAT32_STM32_M3_M4_M7.c, 2134 :: 		
0x6ACE	0x20FF    MOVS	R0, #-1
0x6AD0	0xB240    SXTB	R0, R0
0x6AD2	0xE056    B	L_end_FAT32_FindNextEntry
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry537:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2135 :: 		
0x6AD4	0x9803    LDR	R0, [SP, #12]
0x6AD6	0xF7FDFD81  BL	__Lib_FAT32_STM32_M3_M4_M7_DE_getCTime+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 2136 :: 		
0x6ADA	0x9803    LDR	R0, [SP, #12]
0x6ADC	0xF7FDFDD8  BL	__Lib_FAT32_STM32_M3_M4_M7_DE_getMTime+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 2137 :: 		
0x6AE0	0x9905    LDR	R1, [SP, #20]
0x6AE2	0xF5017284  ADD	R2, R1, #264
0x6AE6	0x492B    LDR	R1, [PC, #172]
0x6AE8	0x6809    LDR	R1, [R1, #0]
0x6AEA	0x6011    STR	R1, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2138 :: 		
0x6AEC	0x9905    LDR	R1, [SP, #20]
0x6AEE	0xF5017286  ADD	R2, R1, #268
0x6AF2	0x4926    LDR	R1, [PC, #152]
0x6AF4	0x6809    LDR	R1, [R1, #0]
0x6AF6	0x6011    STR	R1, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2139 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry536:
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry535:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2141 :: 		
0x6AF8	0x4A24    LDR	R2, [PC, #144]
0x6AFA	0x6811    LDR	R1, [R2, #0]
0x6AFC	0x1C49    ADDS	R1, R1, #1
0x6AFE	0x6011    STR	R1, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2142 :: 		
0x6B00	0x2001    MOVS	R0, #1
0x6B02	0xB240    SXTB	R0, R0
0x6B04	0xE03D    B	L_end_FAT32_FindNextEntry
;__Lib_FAT32_STM32_M3_M4_M7.c, 2143 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry532:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2145 :: 		
0x6B06	0x9904    LDR	R1, [SP, #16]
0x6B08	0x1C49    ADDS	R1, R1, #1
0x6B0A	0x9104    STR	R1, [SP, #16]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2146 :: 		
0x6B0C	0x9903    LDR	R1, [SP, #12]
0x6B0E	0xF2010320  ADDW	R3, R1, #32
0x6B12	0x9303    STR	R3, [SP, #12]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2147 :: 		
0x6B14	0x4A1D    LDR	R2, [PC, #116]
0x6B16	0x6811    LDR	R1, [R2, #0]
0x6B18	0x1C49    ADDS	R1, R1, #1
0x6B1A	0x6011    STR	R1, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2150 :: 		
0x6B1C	0x4925    LDR	R1, [PC, #148]
0x6B1E	0x6809    LDR	R1, [R1, #0]
0x6B20	0x428B    CMP	R3, R1
0x6B22	0xD12D    BNE	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry538
;__Lib_FAT32_STM32_M3_M4_M7.c, 2151 :: 		
0x6B24	0x4922    LDR	R1, [PC, #136]
0x6B26	0x9103    STR	R1, [SP, #12]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2153 :: 		
0x6B28	0x491E    LDR	R1, [PC, #120]
0x6B2A	0x680A    LDR	R2, [R1, #0]
0x6B2C	0x9904    LDR	R1, [SP, #16]
0x6B2E	0x4291    CMP	R1, R2
0x6B30	0xD120    BNE	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry539
;__Lib_FAT32_STM32_M3_M4_M7.c, 2154 :: 		
0x6B32	0xF7FAF931  BL	__Lib_FAT32_STM32_M3_M4_M7_readMStop+0
0x6B36	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry540
;__Lib_FAT32_STM32_M3_M4_M7.c, 2155 :: 		
0x6B38	0x20FF    MOVS	R0, #-1
0x6B3A	0xB240    SXTB	R0, R0
0x6B3C	0xE021    B	L_end_FAT32_FindNextEntry
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry540:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2157 :: 		
0x6B3E	0x2100    MOVS	R1, #0
0x6B40	0x9104    STR	R1, [SP, #16]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2158 :: 		
0x6B42	0x9802    LDR	R0, [SP, #8]
0x6B44	0xF7FEF9AA  BL	__Lib_FAT32_STM32_M3_M4_M7_FAT_getEntry+0
0x6B48	0x9002    STR	R0, [SP, #8]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2159 :: 		
0x6B4A	0xF06F4170  MVN	R1, #-268435456
0x6B4E	0x4288    CMP	R0, R1
0x6B50	0xD106    BNE	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry541
;__Lib_FAT32_STM32_M3_M4_M7.c, 2160 :: 		
0x6B52	0xF04F32FF  MOV	R2, #-1
0x6B56	0x490D    LDR	R1, [PC, #52]
0x6B58	0x600A    STR	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2161 :: 		
0x6B5A	0x2000    MOVS	R0, #0
0x6B5C	0xB240    SXTB	R0, R0
0x6B5E	0xE010    B	L_end_FAT32_FindNextEntry
;__Lib_FAT32_STM32_M3_M4_M7.c, 2162 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry541:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2164 :: 		
0x6B60	0x9802    LDR	R0, [SP, #8]
0x6B62	0xF7FEFB15  BL	_FAT32_ClustToSect+0
0x6B66	0xF7FEFAC1  BL	__Lib_FAT32_STM32_M3_M4_M7_readMStart+0
0x6B6A	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry542
;__Lib_FAT32_STM32_M3_M4_M7.c, 2165 :: 		
0x6B6C	0x20FF    MOVS	R0, #-1
0x6B6E	0xB240    SXTB	R0, R0
0x6B70	0xE007    B	L_end_FAT32_FindNextEntry
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry542:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2166 :: 		
0x6B72	0xE005    B	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry543
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry539:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2167 :: 		
0x6B74	0xF7FDFEAA  BL	__Lib_FAT32_STM32_M3_M4_M7_readMSector+0
0x6B78	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry544
;__Lib_FAT32_STM32_M3_M4_M7.c, 2168 :: 		
0x6B7A	0x20FF    MOVS	R0, #-1
0x6B7C	0xB240    SXTB	R0, R0
0x6B7E	0xE000    B	L_end_FAT32_FindNextEntry
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry544:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2169 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry543:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2170 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry538:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2171 :: 		
0x6B80	0xE75C    B	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry524
;__Lib_FAT32_STM32_M3_M4_M7.c, 2174 :: 		
L_end_FAT32_FindNextEntry:
0x6B82	0xF8DDE000  LDR	LR, [SP, #0]
0x6B86	0xB008    ADD	SP, SP, #32
0x6B88	0x4770    BX	LR
0x6B8A	0xBF00    NOP
0x6B8C	0xC81C2000  	__Lib_FAT32_STM32_M3_M4_M7___currentEntry+0
0x6B90	0xC8162000  	__Lib_FAT32_STM32_M3_M4_M7___error+0
0x6B94	0xC8202000  	__Lib_FAT32_STM32_M3_M4_M7___currentClust+0
0x6B98	0xC8442000  	__Lib_FAT32_STM32_M3_M4_M7___fsi+32
0x6B9C	0xC85C2000  	__Lib_FAT32_STM32_M3_M4_M7_fMaxCluster+0
0x6BA0	0xC8172000  	__Lib_FAT32_STM32_M3_M4_M7_fDirEntsPClustPO2+0
0x6BA4	0xC8602000  	__Lib_FAT32_STM32_M3_M4_M7_fDirEntsPClust+0
0x6BA8	0xC8642000  	__Lib_FAT32_STM32_M3_M4_M7_fDirEntsPSectPO2+0
0x6BAC	0xC8682000  	__Lib_FAT32_STM32_M3_M4_M7_fDirEntsPSect+0
0x6BB0	0x81E82000  	_f32_sector+4
0x6BB4	0xC86C2000  	__Lib_FAT32_STM32_M3_M4_M7_fSectBuffEnd+0
; end of __Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry
__Lib_FAT32_STM32_M3_M4_M7_FAT_getEntry:
;__Lib_FAT32_STM32_M3_M4_M7.c, 668 :: 		
; cl start address is: 0 (R0)
0x4E9C	0xB082    SUB	SP, SP, #8
0x4E9E	0xF8CDE000  STR	LR, [SP, #0]
0x4EA2	0x4603    MOV	R3, R0
; cl end address is: 0 (R0)
; cl start address is: 12 (R3)
;__Lib_FAT32_STM32_M3_M4_M7.c, 672 :: 		
0x4EA4	0x4916    LDR	R1, [PC, #88]
0x4EA6	0x6809    LDR	R1, [R1, #0]
0x4EA8	0x428B    CMP	R3, R1
0x4EAA	0xD304    BCC	L___Lib_FAT32_STM32_M3_M4_M7_FAT_getEntry1213
0x4EAC	0x4915    LDR	R1, [PC, #84]
0x4EAE	0x6809    LDR	R1, [R1, #0]
0x4EB0	0x428B    CMP	R3, R1
0x4EB2	0xD200    BCS	L___Lib_FAT32_STM32_M3_M4_M7_FAT_getEntry1212
0x4EB4	0xE006    B	L___Lib_FAT32_STM32_M3_M4_M7_FAT_getEntry135
; cl end address is: 12 (R3)
L___Lib_FAT32_STM32_M3_M4_M7_FAT_getEntry1213:
L___Lib_FAT32_STM32_M3_M4_M7_FAT_getEntry1212:
;__Lib_FAT32_STM32_M3_M4_M7.c, 673 :: 		
0x4EB6	0x22F4    MOVS	R2, #-12
0x4EB8	0xB252    SXTB	R2, R2
0x4EBA	0x4913    LDR	R1, [PC, #76]
0x4EBC	0x700A    STRB	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 674 :: 		
0x4EBE	0xF06F4070  MVN	R0, #-268435456
0x4EC2	0xE019    B	L_end_FAT_getEntry
;__Lib_FAT32_STM32_M3_M4_M7.c, 675 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_FAT_getEntry135:
;__Lib_FAT32_STM32_M3_M4_M7.c, 678 :: 		
; cl start address is: 12 (R3)
0x4EC4	0x4911    LDR	R1, [PC, #68]
0x4EC6	0x7809    LDRB	R1, [R1, #0]
0x4EC8	0xFA23F201  LSR	R2, R3, R1
;__Lib_FAT32_STM32_M3_M4_M7.c, 679 :: 		
0x4ECC	0x4910    LDR	R1, [PC, #64]
0x4ECE	0x6809    LDR	R1, [R1, #0]
0x4ED0	0x1851    ADDS	R1, R2, R1
;__Lib_FAT32_STM32_M3_M4_M7.c, 681 :: 		
0x4ED2	0x9301    STR	R3, [SP, #4]
0x4ED4	0x4608    MOV	R0, R1
0x4ED6	0xF7FCFBEB  BL	__Lib_FAT32_STM32_M3_M4_M7_readSector+0
0x4EDA	0x9B01    LDR	R3, [SP, #4]
0x4EDC	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_FAT_getEntry136
; cl end address is: 12 (R3)
;__Lib_FAT32_STM32_M3_M4_M7.c, 682 :: 		
0x4EDE	0xF06F4070  MVN	R0, #-268435456
0x4EE2	0xE009    B	L_end_FAT_getEntry
L___Lib_FAT32_STM32_M3_M4_M7_FAT_getEntry136:
;__Lib_FAT32_STM32_M3_M4_M7.c, 685 :: 		
; cl start address is: 12 (R3)
0x4EE4	0x490B    LDR	R1, [PC, #44]
0x4EE6	0x6809    LDR	R1, [R1, #0]
0x4EE8	0x1E49    SUBS	R1, R1, #1
0x4EEA	0xEA030101  AND	R1, R3, R1, LSL #0
; cl end address is: 12 (R3)
0x4EEE	0x008A    LSLS	R2, R1, #2
0x4EF0	0x4909    LDR	R1, [PC, #36]
0x4EF2	0x1889    ADDS	R1, R1, R2
;__Lib_FAT32_STM32_M3_M4_M7.c, 687 :: 		
0x4EF4	0x6809    LDR	R1, [R1, #0]
0x4EF6	0x4608    MOV	R0, R1
;__Lib_FAT32_STM32_M3_M4_M7.c, 688 :: 		
L_end_FAT_getEntry:
0x4EF8	0xF8DDE000  LDR	LR, [SP, #0]
0x4EFC	0xB002    ADD	SP, SP, #8
0x4EFE	0x4770    BX	LR
0x4F00	0xC8442000  	__Lib_FAT32_STM32_M3_M4_M7___fsi+32
0x4F04	0xC85C2000  	__Lib_FAT32_STM32_M3_M4_M7_fMaxCluster+0
0x4F08	0xC8162000  	__Lib_FAT32_STM32_M3_M4_M7___error+0
0x4F0C	0xC8662000  	__Lib_FAT32_STM32_M3_M4_M7_fFatEntsPSectPO2+0
0x4F10	0xC8402000  	__Lib_FAT32_STM32_M3_M4_M7___fsi+28
0x4F14	0xC8702000  	__Lib_FAT32_STM32_M3_M4_M7_fFatEntsPSect+0
0x4F18	0x81E82000  	_f32_sector+4
; end of __Lib_FAT32_STM32_M3_M4_M7_FAT_getEntry
_FAT32_ClustToSect:
;__Lib_FAT32_STM32_M3_M4_M7.c, 654 :: 		
; cl start address is: 0 (R0)
0x5190	0xB081    SUB	SP, SP, #4
; cl end address is: 0 (R0)
; cl start address is: 0 (R0)
;__Lib_FAT32_STM32_M3_M4_M7.c, 656 :: 		
0x5192	0x4906    LDR	R1, [PC, #24]
0x5194	0x6809    LDR	R1, [R1, #0]
0x5196	0x1A42    SUB	R2, R0, R1
; cl end address is: 0 (R0)
0x5198	0x4905    LDR	R1, [PC, #20]
0x519A	0x7809    LDRB	R1, [R1, #0]
0x519C	0x408A    LSLS	R2, R1
0x519E	0x4905    LDR	R1, [PC, #20]
0x51A0	0x6809    LDR	R1, [R1, #0]
0x51A2	0x1889    ADDS	R1, R1, R2
0x51A4	0x4608    MOV	R0, R1
;__Lib_FAT32_STM32_M3_M4_M7.c, 657 :: 		
L_end_FAT32_ClustToSect:
0x51A6	0xB001    ADD	SP, SP, #4
0x51A8	0x4770    BX	LR
0x51AA	0xBF00    NOP
0x51AC	0xC8442000  	__Lib_FAT32_STM32_M3_M4_M7___fsi+32
0x51B0	0xC8652000  	__Lib_FAT32_STM32_M3_M4_M7_fSectPClustPO2+0
0x51B4	0xC84C2000  	__Lib_FAT32_STM32_M3_M4_M7___fsi+40
; end of _FAT32_ClustToSect
__Lib_FAT32_STM32_M3_M4_M7_readMStart:
;__Lib_FAT32_STM32_M3_M4_M7.c, 396 :: 		
0x50EC	0xB082    SUB	SP, SP, #8
0x50EE	0xF8CDE000  STR	LR, [SP, #0]
0x50F2	0x9001    STR	R0, [SP, #4]
;__Lib_FAT32_STM32_M3_M4_M7.c, 397 :: 		
0x50F4	0x4922    LDR	R1, [PC, #136]
0x50F6	0x7809    LDRB	R1, [R1, #0]
0x50F8	0x2903    CMP	R1, #3
0x50FA	0xD109    BNE	L___Lib_FAT32_STM32_M3_M4_M7_readMStart86
;__Lib_FAT32_STM32_M3_M4_M7.c, 398 :: 		
0x50FC	0xF7FBFE4C  BL	__Lib_FAT32_STM32_M3_M4_M7_readMStop+0
0x5100	0xB130    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_readMStart87
;__Lib_FAT32_STM32_M3_M4_M7.c, 399 :: 		
0x5102	0x22FF    MOVS	R2, #-1
0x5104	0xB252    SXTB	R2, R2
0x5106	0x491F    LDR	R1, [PC, #124]
0x5108	0x700A    STRB	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 400 :: 		
0x510A	0x20FF    MOVS	R0, #-1
0x510C	0xB240    SXTB	R0, R0
0x510E	0xE033    B	L_end_readMStart
;__Lib_FAT32_STM32_M3_M4_M7.c, 401 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_readMStart87:
;__Lib_FAT32_STM32_M3_M4_M7.c, 402 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_readMStart86:
;__Lib_FAT32_STM32_M3_M4_M7.c, 404 :: 		
0x5110	0x491B    LDR	R1, [PC, #108]
0x5112	0x7809    LDRB	R1, [R1, #0]
0x5114	0x2901    CMP	R1, #1
0x5116	0xD106    BNE	L___Lib_FAT32_STM32_M3_M4_M7_readMStart88
;__Lib_FAT32_STM32_M3_M4_M7.c, 405 :: 		
0x5118	0x22FF    MOVS	R2, #-1
0x511A	0xB252    SXTB	R2, R2
0x511C	0x4919    LDR	R1, [PC, #100]
0x511E	0x700A    STRB	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 406 :: 		
0x5120	0x20FF    MOVS	R0, #-1
0x5122	0xB240    SXTB	R0, R0
0x5124	0xE028    B	L_end_readMStart
;__Lib_FAT32_STM32_M3_M4_M7.c, 407 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_readMStart88:
;__Lib_FAT32_STM32_M3_M4_M7.c, 409 :: 		
0x5126	0x9A01    LDR	R2, [SP, #4]
0x5128	0x4917    LDR	R1, [PC, #92]
0x512A	0x6809    LDR	R1, [R1, #0]
0x512C	0x4291    CMP	R1, R2
0x512E	0xD105    BNE	L___Lib_FAT32_STM32_M3_M4_M7_readMStart89
;__Lib_FAT32_STM32_M3_M4_M7.c, 410 :: 		
0x5130	0x2202    MOVS	R2, #2
0x5132	0x4913    LDR	R1, [PC, #76]
0x5134	0x700A    STRB	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 411 :: 		
0x5136	0x2000    MOVS	R0, #0
0x5138	0xB240    SXTB	R0, R0
0x513A	0xE01D    B	L_end_readMStart
;__Lib_FAT32_STM32_M3_M4_M7.c, 412 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_readMStart89:
;__Lib_FAT32_STM32_M3_M4_M7.c, 414 :: 		
0x513C	0x9801    LDR	R0, [SP, #4]
0x513E	0xF7FDF899  BL	_FAT32_Dev_Multi_Read_Start+0
0x5142	0xB130    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_readMStart90
;__Lib_FAT32_STM32_M3_M4_M7.c, 415 :: 		
0x5144	0x22FF    MOVS	R2, #-1
0x5146	0xB252    SXTB	R2, R2
0x5148	0x490E    LDR	R1, [PC, #56]
0x514A	0x700A    STRB	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 416 :: 		
0x514C	0x20FF    MOVS	R0, #-1
0x514E	0xB240    SXTB	R0, R0
0x5150	0xE012    B	L_end_readMStart
;__Lib_FAT32_STM32_M3_M4_M7.c, 417 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_readMStart90:
;__Lib_FAT32_STM32_M3_M4_M7.c, 421 :: 		
0x5152	0x480E    LDR	R0, [PC, #56]
0x5154	0xF7FDF904  BL	_FAT32_Dev_Multi_Read_Sector+0
0x5158	0xB130    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_readMStart91
;__Lib_FAT32_STM32_M3_M4_M7.c, 422 :: 		
0x515A	0x22FF    MOVS	R2, #-1
0x515C	0xB252    SXTB	R2, R2
0x515E	0x4909    LDR	R1, [PC, #36]
0x5160	0x700A    STRB	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 423 :: 		
0x5162	0x20FF    MOVS	R0, #-1
0x5164	0xB240    SXTB	R0, R0
0x5166	0xE007    B	L_end_readMStart
;__Lib_FAT32_STM32_M3_M4_M7.c, 424 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_readMStart91:
;__Lib_FAT32_STM32_M3_M4_M7.c, 426 :: 		
0x5168	0x2201    MOVS	R2, #1
0x516A	0x4905    LDR	R1, [PC, #20]
0x516C	0x700A    STRB	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 427 :: 		
0x516E	0x9A01    LDR	R2, [SP, #4]
0x5170	0x4905    LDR	R1, [PC, #20]
0x5172	0x600A    STR	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 429 :: 		
0x5174	0x2000    MOVS	R0, #0
0x5176	0xB240    SXTB	R0, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 430 :: 		
L_end_readMStart:
0x5178	0xF8DDE000  LDR	LR, [SP, #0]
0x517C	0xB002    ADD	SP, SP, #8
0x517E	0x4770    BX	LR
0x5180	0xC8672000  	__Lib_FAT32_STM32_M3_M4_M7_fCardMultiReadMode+0
0x5184	0xC8162000  	__Lib_FAT32_STM32_M3_M4_M7___error+0
0x5188	0x81E42000  	_f32_sector+0
0x518C	0x81E82000  	_f32_sector+4
; end of __Lib_FAT32_STM32_M3_M4_M7_readMStart
_FAT32_Dev_Multi_Read_Start:
;__Lib_FAT32_Driver_STM32_M3_M4_M7.c, 165 :: 		int8_t FAT32_Dev_Multi_Read_Start(__SECTOR sc)
; sc start address is: 0 (R0)
0x2274	0xB081    SUB	SP, SP, #4
0x2276	0xF8CDE000  STR	LR, [SP, #0]
; sc end address is: 0 (R0)
; sc start address is: 0 (R0)
;__Lib_FAT32_Driver_STM32_M3_M4_M7.c, 167 :: 		if (Mmc_Multi_Read_Start(sc) != OK)
; sc end address is: 0 (R0)
0x227A	0xF7FFF8CB  BL	_Mmc_Multi_Read_Start+0
0x227E	0xB110    CBZ	R0, L_FAT32_Dev_Multi_Read_Start6
;__Lib_FAT32_Driver_STM32_M3_M4_M7.c, 169 :: 		return ERROR;
0x2280	0x20FF    MOVS	R0, #-1
0x2282	0xB240    SXTB	R0, R0
0x2284	0xE001    B	L_end_FAT32_Dev_Multi_Read_Start
;__Lib_FAT32_Driver_STM32_M3_M4_M7.c, 170 :: 		}
L_FAT32_Dev_Multi_Read_Start6:
;__Lib_FAT32_Driver_STM32_M3_M4_M7.c, 171 :: 		return OK;
0x2286	0x2000    MOVS	R0, #0
0x2288	0xB240    SXTB	R0, R0
;__Lib_FAT32_Driver_STM32_M3_M4_M7.c, 172 :: 		}
L_end_FAT32_Dev_Multi_Read_Start:
0x228A	0xF8DDE000  LDR	LR, [SP, #0]
0x228E	0xB001    ADD	SP, SP, #4
0x2290	0x4770    BX	LR
; end of _FAT32_Dev_Multi_Read_Start
_Mmc_Multi_Read_Start:
;__Lib_Mmc_SDIO.c, 132 :: 		
; sector start address is: 0 (R0)
0x1414	0xB081    SUB	SP, SP, #4
0x1416	0xF8CDE000  STR	LR, [SP, #0]
; sector end address is: 0 (R0)
; sector start address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 133 :: 		
; sector end address is: 0 (R0)
0x141A	0x4C03    LDR	R4, [PC, #12]
0x141C	0x6824    LDR	R4, [R4, #0]
0x141E	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 134 :: 		
L_end_Mmc_Multi_Read_Start:
0x1420	0xF8DDE000  LDR	LR, [SP, #0]
0x1424	0xB001    ADD	SP, SP, #4
0x1426	0x4770    BX	LR
0x1428	0x78902000  	__Lib_Mmc_SDIO_Mmc_Multi_Read_Start_Ptr+0
; end of _Mmc_Multi_Read_Start
__Lib_Mmc_SDIO_Mmc_Multi_Read_Start_SPI:
;__Lib_Mmc_SDIO.c, 691 :: 		
; sector start address is: 0 (R0)
0x0E1C	0xB081    SUB	SP, SP, #4
0x0E1E	0xF8CDE000  STR	LR, [SP, #0]
0x0E22	0x4602    MOV	R2, R0
; sector end address is: 0 (R0)
; sector start address is: 8 (R2)
;__Lib_Mmc_SDIO.c, 695 :: 		
0x0E24	0xF009F872  BL	__Lib_Mmc_SDIO_Mmc_Select_SPI+0
;__Lib_Mmc_SDIO.c, 697 :: 		
0x0E28	0x490C    LDR	R1, [PC, #48]
0x0E2A	0x7809    LDRB	R1, [R1, #0]
0x0E2C	0x2904    CMP	R1, #4
0x0E2E	0xD101    BNE	L___Lib_Mmc_SDIO_Mmc_Multi_Read_Start_SPI75
;__Lib_Mmc_SDIO.c, 698 :: 		
; byte_start start address is: 0 (R0)
0x0E30	0x4610    MOV	R0, R2
; sector end address is: 8 (R2)
; byte_start end address is: 0 (R0)
0x0E32	0xE000    B	L___Lib_Mmc_SDIO_Mmc_Multi_Read_Start_SPI76
L___Lib_Mmc_SDIO_Mmc_Multi_Read_Start_SPI75:
;__Lib_Mmc_SDIO.c, 700 :: 		
; sector start address is: 8 (R2)
0x0E34	0x0250    LSLS	R0, R2, #9
; sector end address is: 8 (R2)
; byte_start start address is: 0 (R0)
; byte_start end address is: 0 (R0)
L___Lib_Mmc_SDIO_Mmc_Multi_Read_Start_SPI76:
;__Lib_Mmc_SDIO.c, 703 :: 		
; byte_start start address is: 0 (R0)
0x0E36	0x22FF    MOVS	R2, #255
0x0E38	0x4601    MOV	R1, R0
; byte_start end address is: 0 (R0)
0x0E3A	0x2012    MOVS	R0, #18
0x0E3C	0xF009F90A  BL	__Lib_Mmc_SDIO_Mmc_Send_Command_SPI+0
;__Lib_Mmc_SDIO.c, 704 :: 		
0x0E40	0xB138    CBZ	R0, L___Lib_Mmc_SDIO_Mmc_Multi_Read_Start_SPI77
;__Lib_Mmc_SDIO.c, 706 :: 		
0x0E42	0xF009F84F  BL	__Lib_Mmc_SDIO_Mmc_DeSelect_SPI+0
;__Lib_Mmc_SDIO.c, 707 :: 		
0x0E46	0x2003    MOVS	R0, #3
0x0E48	0x4C05    LDR	R4, [PC, #20]
0x0E4A	0x6824    LDR	R4, [R4, #0]
0x0E4C	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 708 :: 		
0x0E4E	0x2001    MOVS	R0, #1
0x0E50	0xE000    B	L_end_Mmc_Multi_Read_Start_SPI
;__Lib_Mmc_SDIO.c, 709 :: 		
L___Lib_Mmc_SDIO_Mmc_Multi_Read_Start_SPI77:
;__Lib_Mmc_SDIO.c, 710 :: 		
0x0E52	0x2000    MOVS	R0, #0
;__Lib_Mmc_SDIO.c, 711 :: 		
L_end_Mmc_Multi_Read_Start_SPI:
0x0E54	0xF8DDE000  LDR	LR, [SP, #0]
0x0E58	0xB001    ADD	SP, SP, #4
0x0E5A	0x4770    BX	LR
0x0E5C	0x78232000  	__Lib_Mmc_SDIO_cardType+0
0x0E60	0xCA382000  	_MMC_Timeout_Ptr+0
; end of __Lib_Mmc_SDIO_Mmc_Multi_Read_Start_SPI
__Lib_Mmc_SDIO_Mmc_Multi_Write_Start_SPI:
;__Lib_Mmc_SDIO.c, 792 :: 		
; sector start address is: 0 (R0)
0x0D3C	0xB081    SUB	SP, SP, #4
0x0D3E	0xF8CDE000  STR	LR, [SP, #0]
0x0D42	0x4602    MOV	R2, R0
; sector end address is: 0 (R0)
; sector start address is: 8 (R2)
;__Lib_Mmc_SDIO.c, 796 :: 		
0x0D44	0xF009F8E2  BL	__Lib_Mmc_SDIO_Mmc_Select_SPI+0
;__Lib_Mmc_SDIO.c, 798 :: 		
0x0D48	0x4910    LDR	R1, [PC, #64]
0x0D4A	0x7809    LDRB	R1, [R1, #0]
0x0D4C	0x2904    CMP	R1, #4
0x0D4E	0xD101    BNE	L___Lib_Mmc_SDIO_Mmc_Multi_Write_Start_SPI96
;__Lib_Mmc_SDIO.c, 799 :: 		
; byte_start start address is: 0 (R0)
0x0D50	0x4610    MOV	R0, R2
; sector end address is: 8 (R2)
; byte_start end address is: 0 (R0)
0x0D52	0xE000    B	L___Lib_Mmc_SDIO_Mmc_Multi_Write_Start_SPI97
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Start_SPI96:
;__Lib_Mmc_SDIO.c, 801 :: 		
; sector start address is: 8 (R2)
0x0D54	0x0250    LSLS	R0, R2, #9
; sector end address is: 8 (R2)
; byte_start start address is: 0 (R0)
; byte_start end address is: 0 (R0)
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Start_SPI97:
;__Lib_Mmc_SDIO.c, 804 :: 		
; byte_start start address is: 0 (R0)
0x0D56	0x22FF    MOVS	R2, #255
0x0D58	0x4601    MOV	R1, R0
; byte_start end address is: 0 (R0)
0x0D5A	0x2019    MOVS	R0, #25
0x0D5C	0xF009F97A  BL	__Lib_Mmc_SDIO_Mmc_Send_Command_SPI+0
0x0D60	0xB138    CBZ	R0, L___Lib_Mmc_SDIO_Mmc_Multi_Write_Start_SPI98
;__Lib_Mmc_SDIO.c, 806 :: 		
0x0D62	0xF009F8BF  BL	__Lib_Mmc_SDIO_Mmc_DeSelect_SPI+0
;__Lib_Mmc_SDIO.c, 807 :: 		
0x0D66	0x2003    MOVS	R0, #3
0x0D68	0x4C09    LDR	R4, [PC, #36]
0x0D6A	0x6824    LDR	R4, [R4, #0]
0x0D6C	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 808 :: 		
0x0D6E	0x2001    MOVS	R0, #1
0x0D70	0xE008    B	L_end_Mmc_Multi_Write_Start_SPI
;__Lib_Mmc_SDIO.c, 809 :: 		
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Start_SPI98:
;__Lib_Mmc_SDIO.c, 813 :: 		
0x0D72	0x20FF    MOVS	R0, #255
0x0D74	0x4C07    LDR	R4, [PC, #28]
0x0D76	0x6824    LDR	R4, [R4, #0]
0x0D78	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 814 :: 		
0x0D7A	0x20FF    MOVS	R0, #255
0x0D7C	0x4C05    LDR	R4, [PC, #20]
0x0D7E	0x6824    LDR	R4, [R4, #0]
0x0D80	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 815 :: 		
0x0D82	0x2000    MOVS	R0, #0
;__Lib_Mmc_SDIO.c, 817 :: 		
L_end_Mmc_Multi_Write_Start_SPI:
0x0D84	0xF8DDE000  LDR	LR, [SP, #0]
0x0D88	0xB001    ADD	SP, SP, #4
0x0D8A	0x4770    BX	LR
0x0D8C	0x78232000  	__Lib_Mmc_SDIO_cardType+0
0x0D90	0xCA382000  	_MMC_Timeout_Ptr+0
0x0D94	0xCA0C2000  	_SPI_Rd_Ptr+0
; end of __Lib_Mmc_SDIO_Mmc_Multi_Write_Start_SPI
__Lib_Mmc_SDIO_Mmc_Multi_Read_Start_SDIO:
;__Lib_Mmc_SDIO.c, 2547 :: 		
; sector start address is: 0 (R0)
0x098C	0xB081    SUB	SP, SP, #4
0x098E	0xF8CDE000  STR	LR, [SP, #0]
0x0992	0x4604    MOV	R4, R0
; sector end address is: 0 (R0)
; sector start address is: 16 (R4)
;__Lib_Mmc_SDIO.c, 2549 :: 		
;__Lib_Mmc_SDIO.c, 2554 :: 		
0x0994	0x2001    MOVS	R0, #1
0x0996	0xF009F9E7  BL	_SDIO_StartSDIOReadWait+0
;__Lib_Mmc_SDIO.c, 2557 :: 		
0x099A	0x2001    MOVS	R0, #1
0x099C	0xF009F9DA  BL	_SDIO_StopSDIOReadWait+0
;__Lib_Mmc_SDIO.c, 2560 :: 		
0x09A0	0x2001    MOVS	R0, #1
0x09A2	0xF7FFFFE9  BL	_SDIO_SetSDIOReadWaitMode+0
;__Lib_Mmc_SDIO.c, 2563 :: 		
0x09A6	0x2001    MOVS	R0, #1
0x09A8	0xF009FD82  BL	_SDIO_SetSDIOOperation+0
;__Lib_Mmc_SDIO.c, 2566 :: 		
0x09AC	0x4A40    LDR	R2, [PC, #256]
0x09AE	0x4941    LDR	R1, [PC, #260]
0x09B0	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2567 :: 		
0x09B2	0x2200    MOVS	R2, #0
0x09B4	0x4940    LDR	R1, [PC, #256]
0x09B6	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2568 :: 		
0x09B8	0xF04F0200  MOV	R2, #0
0x09BC	0x493F    LDR	R1, [PC, #252]
0x09BE	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2569 :: 		
0x09C0	0xF04F0200  MOV	R2, #0
0x09C4	0x493E    LDR	R1, [PC, #248]
0x09C6	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2570 :: 		
0x09C8	0xF04F0200  MOV	R2, #0
0x09CC	0x493D    LDR	R1, [PC, #244]
0x09CE	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2571 :: 		
0x09D0	0xF04F0200  MOV	R2, #0
0x09D4	0x493C    LDR	R1, [PC, #240]
0x09D6	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2572 :: 		
0x09D8	0x4836    LDR	R0, [PC, #216]
0x09DA	0xF000FEBB  BL	_SDIO_DataConfig+0
;__Lib_Mmc_SDIO.c, 2573 :: 		
0x09DE	0x2000    MOVS	R0, #0
0x09E0	0xF7FFFBFE  BL	_SDIO_DMACmd+0
;__Lib_Mmc_SDIO.c, 2575 :: 		
0x09E4	0x4939    LDR	R1, [PC, #228]
0x09E6	0x6809    LDR	R1, [R1, #0]
0x09E8	0xF0017100  AND	R1, R1, #33554432
0x09EC	0xB109    CBZ	R1, L___Lib_Mmc_SDIO_Mmc_Multi_Read_Start_SDIO325
; sector end address is: 16 (R4)
;__Lib_Mmc_SDIO.c, 2577 :: 		
0x09EE	0x2001    MOVS	R0, #1
0x09F0	0xE05A    B	L_end_Mmc_Multi_Read_Start_SDIO
;__Lib_Mmc_SDIO.c, 2578 :: 		
L___Lib_Mmc_SDIO_Mmc_Multi_Read_Start_SDIO325:
;__Lib_Mmc_SDIO.c, 2580 :: 		
; sector start address is: 16 (R4)
0x09F2	0x4937    LDR	R1, [PC, #220]
0x09F4	0x6809    LDR	R1, [R1, #0]
0x09F6	0x2902    CMP	R1, #2
0x09F8	0xD102    BNE	L___Lib_Mmc_SDIO_Mmc_Multi_Read_Start_SDIO326
;__Lib_Mmc_SDIO.c, 2582 :: 		
; addr start address is: 0 (R0)
0x09FA	0x4620    MOV	R0, R4
; sector end address is: 16 (R4)
;__Lib_Mmc_SDIO.c, 2583 :: 		
0x09FC	0x4604    MOV	R4, R0
; addr end address is: 0 (R0)
0x09FE	0xE000    B	L___Lib_Mmc_SDIO_Mmc_Multi_Read_Start_SDIO327
L___Lib_Mmc_SDIO_Mmc_Multi_Read_Start_SDIO326:
;__Lib_Mmc_SDIO.c, 2585 :: 		
; sector start address is: 16 (R4)
0x0A00	0x0264    LSLS	R4, R4, #9
; sector end address is: 16 (R4)
; addr start address is: 16 (R4)
; addr end address is: 16 (R4)
L___Lib_Mmc_SDIO_Mmc_Multi_Read_Start_SDIO327:
;__Lib_Mmc_SDIO.c, 2588 :: 		
; addr start address is: 16 (R4)
0x0A02	0xF2402200  MOVW	R2, #512
0x0A06	0x4933    LDR	R1, [PC, #204]
0x0A08	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2589 :: 		
0x0A0A	0x2210    MOVS	R2, #16
0x0A0C	0x4932    LDR	R1, [PC, #200]
0x0A0E	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2590 :: 		
0x0A10	0xF04F0240  MOV	R2, #64
0x0A14	0x4931    LDR	R1, [PC, #196]
0x0A16	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2591 :: 		
0x0A18	0xF04F0200  MOV	R2, #0
0x0A1C	0x4930    LDR	R1, [PC, #192]
0x0A1E	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2592 :: 		
0x0A20	0xF44F6280  MOV	R2, #1024
0x0A24	0x492F    LDR	R1, [PC, #188]
0x0A26	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2593 :: 		
0x0A28	0x482A    LDR	R0, [PC, #168]
0x0A2A	0xF005FDD5  BL	_SDIO_SendCommand+0
;__Lib_Mmc_SDIO.c, 2595 :: 		
0x0A2E	0x2010    MOVS	R0, #16
0x0A30	0xF005FE1C  BL	__Lib_Mmc_SDIO_CmdResp1Error+0
0x0A34	0xB108    CBZ	R0, L___Lib_Mmc_SDIO_Mmc_Multi_Read_Start_SDIO328
; addr end address is: 16 (R4)
;__Lib_Mmc_SDIO.c, 2597 :: 		
0x0A36	0x2001    MOVS	R0, #1
0x0A38	0xE036    B	L_end_Mmc_Multi_Read_Start_SDIO
;__Lib_Mmc_SDIO.c, 2598 :: 		
L___Lib_Mmc_SDIO_Mmc_Multi_Read_Start_SDIO328:
;__Lib_Mmc_SDIO.c, 2601 :: 		
; addr start address is: 16 (R4)
0x0A3A	0x4926    LDR	R1, [PC, #152]
0x0A3C	0x600C    STR	R4, [R1, #0]
; addr end address is: 16 (R4)
;__Lib_Mmc_SDIO.c, 2602 :: 		
0x0A3E	0x2212    MOVS	R2, #18
0x0A40	0x4925    LDR	R1, [PC, #148]
0x0A42	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2603 :: 		
0x0A44	0xF04F0240  MOV	R2, #64
0x0A48	0x4924    LDR	R1, [PC, #144]
0x0A4A	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2604 :: 		
0x0A4C	0xF04F0200  MOV	R2, #0
0x0A50	0x4923    LDR	R1, [PC, #140]
0x0A52	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2605 :: 		
0x0A54	0xF44F6280  MOV	R2, #1024
0x0A58	0x4922    LDR	R1, [PC, #136]
0x0A5A	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2606 :: 		
0x0A5C	0x481D    LDR	R0, [PC, #116]
0x0A5E	0xF005FDBB  BL	_SDIO_SendCommand+0
;__Lib_Mmc_SDIO.c, 2608 :: 		
0x0A62	0x2012    MOVS	R0, #18
0x0A64	0xF005FE02  BL	__Lib_Mmc_SDIO_CmdResp1Error+0
0x0A68	0xB108    CBZ	R0, L___Lib_Mmc_SDIO_Mmc_Multi_Read_Start_SDIO329
;__Lib_Mmc_SDIO.c, 2610 :: 		
0x0A6A	0x2001    MOVS	R0, #1
0x0A6C	0xE01C    B	L_end_Mmc_Multi_Read_Start_SDIO
;__Lib_Mmc_SDIO.c, 2611 :: 		
L___Lib_Mmc_SDIO_Mmc_Multi_Read_Start_SDIO329:
;__Lib_Mmc_SDIO.c, 2615 :: 		
0x0A6E	0x2000    MOVS	R0, #0
0x0A70	0xF009F970  BL	_SDIO_StopSDIOReadWait+0
;__Lib_Mmc_SDIO.c, 2617 :: 		
0x0A74	0x4A0E    LDR	R2, [PC, #56]
0x0A76	0x490F    LDR	R1, [PC, #60]
0x0A78	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2618 :: 		
0x0A7A	0xF06F427E  MVN	R2, #-33554432
0x0A7E	0x490E    LDR	R1, [PC, #56]
0x0A80	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2619 :: 		
0x0A82	0x2290    MOVS	R2, #144
0x0A84	0x490D    LDR	R1, [PC, #52]
0x0A86	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2620 :: 		
0x0A88	0xF04F0202  MOV	R2, #2
0x0A8C	0x490C    LDR	R1, [PC, #48]
0x0A8E	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2621 :: 		
0x0A90	0xF04F0200  MOV	R2, #0
0x0A94	0x490B    LDR	R1, [PC, #44]
0x0A96	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2622 :: 		
0x0A98	0xF04F0201  MOV	R2, #1
0x0A9C	0x490A    LDR	R1, [PC, #40]
0x0A9E	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2623 :: 		
0x0AA0	0x4804    LDR	R0, [PC, #16]
0x0AA2	0xF000FE57  BL	_SDIO_DataConfig+0
;__Lib_Mmc_SDIO.c, 2625 :: 		
0x0AA6	0x2000    MOVS	R0, #0
;__Lib_Mmc_SDIO.c, 2626 :: 		
L_end_Mmc_Multi_Read_Start_SDIO:
0x0AA8	0xF8DDE000  LDR	LR, [SP, #0]
0x0AAC	0xB001    ADD	SP, SP, #4
0x0AAE	0x4770    BX	LR
0x0AB0	0xFFFF000F  	#1048575
0x0AB4	0xCA102000  	__Lib_Mmc_SDIO_SDIO_DataInitStructure+0
0x0AB8	0xCA142000  	__Lib_Mmc_SDIO_SDIO_DataInitStructure+4
0x0ABC	0xCA182000  	__Lib_Mmc_SDIO_SDIO_DataInitStructure+8
0x0AC0	0xCA1C2000  	__Lib_Mmc_SDIO_SDIO_DataInitStructure+12
0x0AC4	0xCA202000  	__Lib_Mmc_SDIO_SDIO_DataInitStructure+16
0x0AC8	0xCA242000  	__Lib_Mmc_SDIO_SDIO_DataInitStructure+20
0x0ACC	0x2C144001  	SDIO_RESP1+0
0x0AD0	0x78802000  	__Lib_Mmc_SDIO_CardTypeSdio+0
0x0AD4	0xC9F82000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+0
0x0AD8	0xC9FC2000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+4
0x0ADC	0xCA002000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+8
0x0AE0	0xCA042000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+12
0x0AE4	0xCA082000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+16
; end of __Lib_Mmc_SDIO_Mmc_Multi_Read_Start_SDIO
_SDIO_SetSDIOReadWaitMode:
;__Lib_SDIO.c, 873 :: 		
; readWaitMode start address is: 0 (R0)
0x0978	0xB081    SUB	SP, SP, #4
; readWaitMode end address is: 0 (R0)
; readWaitMode start address is: 0 (R0)
;__Lib_SDIO.c, 875 :: 		
0x097A	0x4A03    LDR	R2, [PC, #12]
0x097C	0x6811    LDR	R1, [R2, #0]
0x097E	0xF360218A  BFI	R1, R0, #10, #1
; readWaitMode end address is: 0 (R0)
0x0982	0x6011    STR	R1, [R2, #0]
;__Lib_SDIO.c, 877 :: 		
L_end_SDIO_SetSDIOReadWaitMode:
0x0984	0xB001    ADD	SP, SP, #4
0x0986	0x4770    BX	LR
0x0988	0x2C2C4001  	SDIO_DCTRL+0
; end of _SDIO_SetSDIOReadWaitMode
__Lib_Mmc_SDIO_Mmc_Multi_Write_Start_SDIO:
;__Lib_Mmc_SDIO.c, 2742 :: 		
; sector start address is: 0 (R0)
0x0B00	0xB081    SUB	SP, SP, #4
0x0B02	0xF8CDE000  STR	LR, [SP, #0]
0x0B06	0x4604    MOV	R4, R0
; sector end address is: 0 (R0)
; sector start address is: 16 (R4)
;__Lib_Mmc_SDIO.c, 2743 :: 		
;__Lib_Mmc_SDIO.c, 2746 :: 		
0x0B08	0x4A4F    LDR	R2, [PC, #316]
0x0B0A	0x4950    LDR	R1, [PC, #320]
0x0B0C	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2747 :: 		
0x0B0E	0x2200    MOVS	R2, #0
0x0B10	0x494F    LDR	R1, [PC, #316]
0x0B12	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2748 :: 		
0x0B14	0xF04F0200  MOV	R2, #0
0x0B18	0x494E    LDR	R1, [PC, #312]
0x0B1A	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2749 :: 		
0x0B1C	0xF04F0200  MOV	R2, #0
0x0B20	0x494D    LDR	R1, [PC, #308]
0x0B22	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2750 :: 		
0x0B24	0xF04F0200  MOV	R2, #0
0x0B28	0x494C    LDR	R1, [PC, #304]
0x0B2A	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2751 :: 		
0x0B2C	0xF04F0200  MOV	R2, #0
0x0B30	0x494B    LDR	R1, [PC, #300]
0x0B32	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2752 :: 		
0x0B34	0x4845    LDR	R0, [PC, #276]
0x0B36	0xF000FE0D  BL	_SDIO_DataConfig+0
;__Lib_Mmc_SDIO.c, 2753 :: 		
0x0B3A	0x2000    MOVS	R0, #0
0x0B3C	0xF7FFFB50  BL	_SDIO_DMACmd+0
;__Lib_Mmc_SDIO.c, 2755 :: 		
0x0B40	0x4948    LDR	R1, [PC, #288]
0x0B42	0x6809    LDR	R1, [R1, #0]
0x0B44	0xF0017100  AND	R1, R1, #33554432
0x0B48	0xB109    CBZ	R1, L___Lib_Mmc_SDIO_Mmc_Multi_Write_Start_SDIO353
; sector end address is: 16 (R4)
;__Lib_Mmc_SDIO.c, 2758 :: 		
0x0B4A	0x2001    MOVS	R0, #1
0x0B4C	0xE077    B	L_end_Mmc_Multi_Write_Start_SDIO
;__Lib_Mmc_SDIO.c, 2759 :: 		
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Start_SDIO353:
;__Lib_Mmc_SDIO.c, 2761 :: 		
; sector start address is: 16 (R4)
0x0B4E	0x4946    LDR	R1, [PC, #280]
0x0B50	0x6809    LDR	R1, [R1, #0]
0x0B52	0x2902    CMP	R1, #2
0x0B54	0xD102    BNE	L___Lib_Mmc_SDIO_Mmc_Multi_Write_Start_SDIO354
;__Lib_Mmc_SDIO.c, 2763 :: 		
; addr start address is: 0 (R0)
0x0B56	0x4620    MOV	R0, R4
; sector end address is: 16 (R4)
;__Lib_Mmc_SDIO.c, 2764 :: 		
0x0B58	0x4604    MOV	R4, R0
; addr end address is: 0 (R0)
0x0B5A	0xE000    B	L___Lib_Mmc_SDIO_Mmc_Multi_Write_Start_SDIO355
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Start_SDIO354:
;__Lib_Mmc_SDIO.c, 2766 :: 		
; sector start address is: 16 (R4)
0x0B5C	0x0264    LSLS	R4, R4, #9
; sector end address is: 16 (R4)
; addr start address is: 16 (R4)
; addr end address is: 16 (R4)
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Start_SDIO355:
;__Lib_Mmc_SDIO.c, 2768 :: 		
; addr start address is: 16 (R4)
0x0B5E	0xF2402200  MOVW	R2, #512
0x0B62	0x4942    LDR	R1, [PC, #264]
0x0B64	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2769 :: 		
0x0B66	0x2210    MOVS	R2, #16
0x0B68	0x4941    LDR	R1, [PC, #260]
0x0B6A	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2770 :: 		
0x0B6C	0xF04F0240  MOV	R2, #64
0x0B70	0x4940    LDR	R1, [PC, #256]
0x0B72	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2771 :: 		
0x0B74	0xF04F0200  MOV	R2, #0
0x0B78	0x493F    LDR	R1, [PC, #252]
0x0B7A	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2772 :: 		
0x0B7C	0xF44F6280  MOV	R2, #1024
0x0B80	0x493E    LDR	R1, [PC, #248]
0x0B82	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2773 :: 		
0x0B84	0x4839    LDR	R0, [PC, #228]
0x0B86	0xF005FD27  BL	_SDIO_SendCommand+0
;__Lib_Mmc_SDIO.c, 2775 :: 		
0x0B8A	0x2010    MOVS	R0, #16
0x0B8C	0xF005FD6E  BL	__Lib_Mmc_SDIO_CmdResp1Error+0
0x0B90	0xB108    CBZ	R0, L___Lib_Mmc_SDIO_Mmc_Multi_Write_Start_SDIO356
; addr end address is: 16 (R4)
;__Lib_Mmc_SDIO.c, 2777 :: 		
0x0B92	0x2001    MOVS	R0, #1
0x0B94	0xE053    B	L_end_Mmc_Multi_Write_Start_SDIO
;__Lib_Mmc_SDIO.c, 2778 :: 		
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Start_SDIO356:
;__Lib_Mmc_SDIO.c, 2782 :: 		
; addr start address is: 16 (R4)
0x0B96	0x493A    LDR	R1, [PC, #232]
0x0B98	0x6809    LDR	R1, [R1, #0]
0x0B9A	0x040A    LSLS	R2, R1, #16
0x0B9C	0x4933    LDR	R1, [PC, #204]
0x0B9E	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2783 :: 		
0x0BA0	0x220D    MOVS	R2, #13
0x0BA2	0x4933    LDR	R1, [PC, #204]
0x0BA4	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2784 :: 		
0x0BA6	0xF04F0240  MOV	R2, #64
0x0BAA	0x4932    LDR	R1, [PC, #200]
0x0BAC	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2785 :: 		
0x0BAE	0xF04F0200  MOV	R2, #0
0x0BB2	0x4931    LDR	R1, [PC, #196]
0x0BB4	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2786 :: 		
0x0BB6	0xF44F6280  MOV	R2, #1024
0x0BBA	0x4930    LDR	R1, [PC, #192]
0x0BBC	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2787 :: 		
0x0BBE	0x482B    LDR	R0, [PC, #172]
0x0BC0	0xF005FD0A  BL	_SDIO_SendCommand+0
;__Lib_Mmc_SDIO.c, 2789 :: 		
0x0BC4	0x200D    MOVS	R0, #13
0x0BC6	0xF005FD51  BL	__Lib_Mmc_SDIO_CmdResp1Error+0
0x0BCA	0xB108    CBZ	R0, L___Lib_Mmc_SDIO_Mmc_Multi_Write_Start_SDIO357
; addr end address is: 16 (R4)
;__Lib_Mmc_SDIO.c, 2791 :: 		
0x0BCC	0x2001    MOVS	R0, #1
0x0BCE	0xE036    B	L_end_Mmc_Multi_Write_Start_SDIO
;__Lib_Mmc_SDIO.c, 2792 :: 		
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Start_SDIO357:
;__Lib_Mmc_SDIO.c, 2823 :: 		
; addr start address is: 16 (R4)
0x0BD0	0x4926    LDR	R1, [PC, #152]
0x0BD2	0x600C    STR	R4, [R1, #0]
; addr end address is: 16 (R4)
;__Lib_Mmc_SDIO.c, 2824 :: 		
0x0BD4	0x2219    MOVS	R2, #25
0x0BD6	0x4926    LDR	R1, [PC, #152]
0x0BD8	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2825 :: 		
0x0BDA	0xF04F0240  MOV	R2, #64
0x0BDE	0x4925    LDR	R1, [PC, #148]
0x0BE0	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2826 :: 		
0x0BE2	0xF04F0200  MOV	R2, #0
0x0BE6	0x4924    LDR	R1, [PC, #144]
0x0BE8	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2827 :: 		
0x0BEA	0xF44F6280  MOV	R2, #1024
0x0BEE	0x4923    LDR	R1, [PC, #140]
0x0BF0	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2828 :: 		
0x0BF2	0x481E    LDR	R0, [PC, #120]
0x0BF4	0xF005FCF0  BL	_SDIO_SendCommand+0
;__Lib_Mmc_SDIO.c, 2830 :: 		
0x0BF8	0x2019    MOVS	R0, #25
0x0BFA	0xF005FD37  BL	__Lib_Mmc_SDIO_CmdResp1Error+0
0x0BFE	0xB108    CBZ	R0, L___Lib_Mmc_SDIO_Mmc_Multi_Write_Start_SDIO358
;__Lib_Mmc_SDIO.c, 2832 :: 		
0x0C00	0x2001    MOVS	R0, #1
0x0C02	0xE01C    B	L_end_Mmc_Multi_Write_Start_SDIO
;__Lib_Mmc_SDIO.c, 2833 :: 		
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Start_SDIO358:
;__Lib_Mmc_SDIO.c, 2835 :: 		
0x0C04	0x4A10    LDR	R2, [PC, #64]
0x0C06	0x4911    LDR	R1, [PC, #68]
0x0C08	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2836 :: 		
0x0C0A	0xF06F427E  MVN	R2, #-33554432
0x0C0E	0x4910    LDR	R1, [PC, #64]
0x0C10	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2837 :: 		
0x0C12	0x2290    MOVS	R2, #144
0x0C14	0x490F    LDR	R1, [PC, #60]
0x0C16	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2838 :: 		
0x0C18	0xF04F0200  MOV	R2, #0
0x0C1C	0x490E    LDR	R1, [PC, #56]
0x0C1E	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2839 :: 		
0x0C20	0xF04F0200  MOV	R2, #0
0x0C24	0x490D    LDR	R1, [PC, #52]
0x0C26	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2840 :: 		
0x0C28	0xF04F0201  MOV	R2, #1
0x0C2C	0x490C    LDR	R1, [PC, #48]
0x0C2E	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2841 :: 		
0x0C30	0x4806    LDR	R0, [PC, #24]
0x0C32	0xF000FD8F  BL	_SDIO_DataConfig+0
;__Lib_Mmc_SDIO.c, 2843 :: 		
0x0C36	0x2200    MOVS	R2, #0
0x0C38	0x4912    LDR	R1, [PC, #72]
0x0C3A	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2845 :: 		
0x0C3C	0x2000    MOVS	R0, #0
;__Lib_Mmc_SDIO.c, 2846 :: 		
L_end_Mmc_Multi_Write_Start_SDIO:
0x0C3E	0xF8DDE000  LDR	LR, [SP, #0]
0x0C42	0xB001    ADD	SP, SP, #4
0x0C44	0x4770    BX	LR
0x0C46	0xBF00    NOP
0x0C48	0xFFFF000F  	#1048575
0x0C4C	0xCA102000  	__Lib_Mmc_SDIO_SDIO_DataInitStructure+0
0x0C50	0xCA142000  	__Lib_Mmc_SDIO_SDIO_DataInitStructure+4
0x0C54	0xCA182000  	__Lib_Mmc_SDIO_SDIO_DataInitStructure+8
0x0C58	0xCA1C2000  	__Lib_Mmc_SDIO_SDIO_DataInitStructure+12
0x0C5C	0xCA202000  	__Lib_Mmc_SDIO_SDIO_DataInitStructure+16
0x0C60	0xCA242000  	__Lib_Mmc_SDIO_SDIO_DataInitStructure+20
0x0C64	0x2C144001  	SDIO_RESP1+0
0x0C68	0x78802000  	__Lib_Mmc_SDIO_CardTypeSdio+0
0x0C6C	0xC9F82000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+0
0x0C70	0xC9FC2000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+4
0x0C74	0xCA002000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+8
0x0C78	0xCA042000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+12
0x0C7C	0xCA082000  	__Lib_Mmc_SDIO_SDIO_CmdInitStructure+16
0x0C80	0x787C2000  	__Lib_Mmc_SDIO_RCA+0
0x0C84	0xC9F42000  	__Lib_Mmc_SDIO_numberOfBytesSent+0
; end of __Lib_Mmc_SDIO_Mmc_Multi_Write_Start_SDIO
_FAT32_Dev_Multi_Read_Sector:
;__Lib_FAT32_Driver_STM32_M3_M4_M7.c, 204 :: 		int8_t FAT32_Dev_Multi_Read_Sector(char* buf)
; buf start address is: 0 (R0)
0x2360	0xB081    SUB	SP, SP, #4
0x2362	0xF8CDE000  STR	LR, [SP, #0]
; buf end address is: 0 (R0)
; buf start address is: 0 (R0)
;__Lib_FAT32_Driver_STM32_M3_M4_M7.c, 206 :: 		Mmc_Multi_Read_Sector(buf);
; buf end address is: 0 (R0)
0x2366	0xF7FFF925  BL	_Mmc_Multi_Read_Sector+0
;__Lib_FAT32_Driver_STM32_M3_M4_M7.c, 207 :: 		return OK;
0x236A	0x2000    MOVS	R0, #0
0x236C	0xB240    SXTB	R0, R0
;__Lib_FAT32_Driver_STM32_M3_M4_M7.c, 208 :: 		}
L_end_FAT32_Dev_Multi_Read_Sector:
0x236E	0xF8DDE000  LDR	LR, [SP, #0]
0x2372	0xB001    ADD	SP, SP, #4
0x2374	0x4770    BX	LR
; end of _FAT32_Dev_Multi_Read_Sector
_Mmc_Multi_Read_Sector:
;__Lib_Mmc_SDIO.c, 136 :: 		
; dbuff start address is: 0 (R0)
0x15B4	0xB081    SUB	SP, SP, #4
0x15B6	0xF8CDE000  STR	LR, [SP, #0]
; dbuff end address is: 0 (R0)
; dbuff start address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 137 :: 		
; dbuff end address is: 0 (R0)
0x15BA	0x4C03    LDR	R4, [PC, #12]
0x15BC	0x6824    LDR	R4, [R4, #0]
0x15BE	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 138 :: 		
L_end_Mmc_Multi_Read_Sector:
0x15C0	0xF8DDE000  LDR	LR, [SP, #0]
0x15C4	0xB001    ADD	SP, SP, #4
0x15C6	0x4770    BX	LR
0x15C8	0x78942000  	__Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_Ptr+0
; end of _Mmc_Multi_Read_Sector
__Lib_Mmc_SDIO_Mmc_Read_Cid_SPI:
;__Lib_Mmc_SDIO.c, 617 :: 		
0x0C88	0xB085    SUB	SP, SP, #20
0x0C8A	0xF8CDE000  STR	LR, [SP, #0]
0x0C8E	0x9002    STR	R0, [SP, #8]
;__Lib_Mmc_SDIO.c, 620 :: 		
0x0C90	0xF009F93C  BL	__Lib_Mmc_SDIO_Mmc_Select_SPI+0
;__Lib_Mmc_SDIO.c, 623 :: 		
0x0C94	0x22FF    MOVS	R2, #255
0x0C96	0x2100    MOVS	R1, #0
0x0C98	0x200A    MOVS	R0, #10
0x0C9A	0xF009F9DB  BL	__Lib_Mmc_SDIO_Mmc_Send_Command_SPI+0
0x0C9E	0xB138    CBZ	R0, L___Lib_Mmc_SDIO_Mmc_Read_Cid_SPI67
;__Lib_Mmc_SDIO.c, 625 :: 		
0x0CA0	0xF009F920  BL	__Lib_Mmc_SDIO_Mmc_DeSelect_SPI+0
;__Lib_Mmc_SDIO.c, 626 :: 		
0x0CA4	0x2003    MOVS	R0, #3
0x0CA6	0x4C15    LDR	R4, [PC, #84]
0x0CA8	0x6824    LDR	R4, [R4, #0]
0x0CAA	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 627 :: 		
0x0CAC	0x2001    MOVS	R0, #1
0x0CAE	0xE021    B	L_end_Mmc_Read_Cid_SPI
;__Lib_Mmc_SDIO.c, 628 :: 		
L___Lib_Mmc_SDIO_Mmc_Read_Cid_SPI67:
;__Lib_Mmc_SDIO.c, 631 :: 		
0x0CB0	0xF7FFFA6A  BL	__Lib_Mmc_SDIO_Mmc_Wait_Data_Ready+0
;__Lib_Mmc_SDIO.c, 634 :: 		
; i start address is: 12 (R3)
0x0CB4	0x2300    MOVS	R3, #0
; i end address is: 12 (R3)
0x0CB6	0xB29A    UXTH	R2, R3
L___Lib_Mmc_SDIO_Mmc_Read_Cid_SPI68:
; i start address is: 8 (R2)
0x0CB8	0x2A10    CMP	R2, #16
0x0CBA	0xD210    BCS	L___Lib_Mmc_SDIO_Mmc_Read_Cid_SPI69
;__Lib_Mmc_SDIO.c, 635 :: 		
0x0CBC	0x9902    LDR	R1, [SP, #8]
0x0CBE	0x1889    ADDS	R1, R1, R2
0x0CC0	0x9104    STR	R1, [SP, #16]
0x0CC2	0xF8AD2004  STRH	R2, [SP, #4]
0x0CC6	0x20FF    MOVS	R0, #255
0x0CC8	0x4C0D    LDR	R4, [PC, #52]
0x0CCA	0x6824    LDR	R4, [R4, #0]
0x0CCC	0x47A0    BLX	R4
0x0CCE	0xF8BD2004  LDRH	R2, [SP, #4]
0x0CD2	0x9904    LDR	R1, [SP, #16]
0x0CD4	0x7008    STRB	R0, [R1, #0]
;__Lib_Mmc_SDIO.c, 634 :: 		
0x0CD6	0x1C51    ADDS	R1, R2, #1
; i end address is: 8 (R2)
; i start address is: 12 (R3)
0x0CD8	0xB28B    UXTH	R3, R1
;__Lib_Mmc_SDIO.c, 636 :: 		
0x0CDA	0xB29A    UXTH	R2, R3
; i end address is: 12 (R3)
0x0CDC	0xE7EC    B	L___Lib_Mmc_SDIO_Mmc_Read_Cid_SPI68
L___Lib_Mmc_SDIO_Mmc_Read_Cid_SPI69:
;__Lib_Mmc_SDIO.c, 639 :: 		
0x0CDE	0x20FF    MOVS	R0, #255
0x0CE0	0x4C07    LDR	R4, [PC, #28]
0x0CE2	0x6824    LDR	R4, [R4, #0]
0x0CE4	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 640 :: 		
0x0CE6	0x20FF    MOVS	R0, #255
0x0CE8	0x4C05    LDR	R4, [PC, #20]
0x0CEA	0x6824    LDR	R4, [R4, #0]
0x0CEC	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 642 :: 		
0x0CEE	0xF009F8F9  BL	__Lib_Mmc_SDIO_Mmc_DeSelect_SPI+0
;__Lib_Mmc_SDIO.c, 645 :: 		
0x0CF2	0x2000    MOVS	R0, #0
;__Lib_Mmc_SDIO.c, 646 :: 		
L_end_Mmc_Read_Cid_SPI:
0x0CF4	0xF8DDE000  LDR	LR, [SP, #0]
0x0CF8	0xB005    ADD	SP, SP, #20
0x0CFA	0x4770    BX	LR
0x0CFC	0xCA382000  	_MMC_Timeout_Ptr+0
0x0D00	0xCA0C2000  	_SPI_Rd_Ptr+0
; end of __Lib_Mmc_SDIO_Mmc_Read_Cid_SPI
__Lib_Mmc_SDIO_Mmc_Read_Csd_SPI:
;__Lib_Mmc_SDIO.c, 656 :: 		
0x1368	0xB085    SUB	SP, SP, #20
0x136A	0xF8CDE000  STR	LR, [SP, #0]
0x136E	0x9002    STR	R0, [SP, #8]
;__Lib_Mmc_SDIO.c, 659 :: 		
0x1370	0xF008FDCC  BL	__Lib_Mmc_SDIO_Mmc_Select_SPI+0
;__Lib_Mmc_SDIO.c, 662 :: 		
0x1374	0x22FF    MOVS	R2, #255
0x1376	0x2100    MOVS	R1, #0
0x1378	0x2009    MOVS	R0, #9
0x137A	0xF008FE6B  BL	__Lib_Mmc_SDIO_Mmc_Send_Command_SPI+0
0x137E	0xB138    CBZ	R0, L___Lib_Mmc_SDIO_Mmc_Read_Csd_SPI71
;__Lib_Mmc_SDIO.c, 664 :: 		
0x1380	0xF008FDB0  BL	__Lib_Mmc_SDIO_Mmc_DeSelect_SPI+0
;__Lib_Mmc_SDIO.c, 665 :: 		
0x1384	0x2003    MOVS	R0, #3
0x1386	0x4C15    LDR	R4, [PC, #84]
0x1388	0x6824    LDR	R4, [R4, #0]
0x138A	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 666 :: 		
0x138C	0x2001    MOVS	R0, #1
0x138E	0xE021    B	L_end_Mmc_Read_Csd_SPI
;__Lib_Mmc_SDIO.c, 667 :: 		
L___Lib_Mmc_SDIO_Mmc_Read_Csd_SPI71:
;__Lib_Mmc_SDIO.c, 670 :: 		
0x1390	0xF7FEFEFA  BL	__Lib_Mmc_SDIO_Mmc_Wait_Data_Ready+0
;__Lib_Mmc_SDIO.c, 673 :: 		
; i start address is: 12 (R3)
0x1394	0x2300    MOVS	R3, #0
; i end address is: 12 (R3)
0x1396	0xB29A    UXTH	R2, R3
L___Lib_Mmc_SDIO_Mmc_Read_Csd_SPI72:
; i start address is: 8 (R2)
0x1398	0x2A10    CMP	R2, #16
0x139A	0xD210    BCS	L___Lib_Mmc_SDIO_Mmc_Read_Csd_SPI73
;__Lib_Mmc_SDIO.c, 674 :: 		
0x139C	0x9902    LDR	R1, [SP, #8]
0x139E	0x1889    ADDS	R1, R1, R2
0x13A0	0x9104    STR	R1, [SP, #16]
0x13A2	0xF8AD2004  STRH	R2, [SP, #4]
0x13A6	0x20FF    MOVS	R0, #255
0x13A8	0x4C0D    LDR	R4, [PC, #52]
0x13AA	0x6824    LDR	R4, [R4, #0]
0x13AC	0x47A0    BLX	R4
0x13AE	0xF8BD2004  LDRH	R2, [SP, #4]
0x13B2	0x9904    LDR	R1, [SP, #16]
0x13B4	0x7008    STRB	R0, [R1, #0]
;__Lib_Mmc_SDIO.c, 673 :: 		
0x13B6	0x1C51    ADDS	R1, R2, #1
; i end address is: 8 (R2)
; i start address is: 12 (R3)
0x13B8	0xB28B    UXTH	R3, R1
;__Lib_Mmc_SDIO.c, 675 :: 		
0x13BA	0xB29A    UXTH	R2, R3
; i end address is: 12 (R3)
0x13BC	0xE7EC    B	L___Lib_Mmc_SDIO_Mmc_Read_Csd_SPI72
L___Lib_Mmc_SDIO_Mmc_Read_Csd_SPI73:
;__Lib_Mmc_SDIO.c, 678 :: 		
0x13BE	0x20FF    MOVS	R0, #255
0x13C0	0x4C07    LDR	R4, [PC, #28]
0x13C2	0x6824    LDR	R4, [R4, #0]
0x13C4	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 679 :: 		
0x13C6	0x20FF    MOVS	R0, #255
0x13C8	0x4C05    LDR	R4, [PC, #20]
0x13CA	0x6824    LDR	R4, [R4, #0]
0x13CC	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 681 :: 		
0x13CE	0xF008FD89  BL	__Lib_Mmc_SDIO_Mmc_DeSelect_SPI+0
;__Lib_Mmc_SDIO.c, 684 :: 		
0x13D2	0x2000    MOVS	R0, #0
;__Lib_Mmc_SDIO.c, 685 :: 		
L_end_Mmc_Read_Csd_SPI:
0x13D4	0xF8DDE000  LDR	LR, [SP, #0]
0x13D8	0xB005    ADD	SP, SP, #20
0x13DA	0x4770    BX	LR
0x13DC	0xCA382000  	_MMC_Timeout_Ptr+0
0x13E0	0xCA0C2000  	_SPI_Rd_Ptr+0
; end of __Lib_Mmc_SDIO_Mmc_Read_Csd_SPI
__Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SPI:
;__Lib_Mmc_SDIO.c, 717 :: 		
0x1228	0xB085    SUB	SP, SP, #20
0x122A	0xF8CDE000  STR	LR, [SP, #0]
0x122E	0x9002    STR	R0, [SP, #8]
;__Lib_Mmc_SDIO.c, 719 :: 		
0x1230	0xF7FEFFAA  BL	__Lib_Mmc_SDIO_Mmc_Wait_Data_Ready+0
;__Lib_Mmc_SDIO.c, 721 :: 		
; i start address is: 12 (R3)
0x1234	0x2300    MOVS	R3, #0
; i end address is: 12 (R3)
0x1236	0xB29A    UXTH	R2, R3
L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SPI78:
; i start address is: 8 (R2)
0x1238	0xF5B27F00  CMP	R2, #512
0x123C	0xD210    BCS	L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SPI79
;__Lib_Mmc_SDIO.c, 723 :: 		
0x123E	0x9902    LDR	R1, [SP, #8]
0x1240	0x1889    ADDS	R1, R1, R2
0x1242	0x9104    STR	R1, [SP, #16]
0x1244	0xF8AD2004  STRH	R2, [SP, #4]
0x1248	0x20FF    MOVS	R0, #255
0x124A	0x4C0C    LDR	R4, [PC, #48]
0x124C	0x6824    LDR	R4, [R4, #0]
0x124E	0x47A0    BLX	R4
0x1250	0xF8BD2004  LDRH	R2, [SP, #4]
0x1254	0x9904    LDR	R1, [SP, #16]
0x1256	0x7008    STRB	R0, [R1, #0]
;__Lib_Mmc_SDIO.c, 721 :: 		
0x1258	0x1C51    ADDS	R1, R2, #1
; i end address is: 8 (R2)
; i start address is: 12 (R3)
0x125A	0xB28B    UXTH	R3, R1
;__Lib_Mmc_SDIO.c, 724 :: 		
0x125C	0xB29A    UXTH	R2, R3
; i end address is: 12 (R3)
0x125E	0xE7EB    B	L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SPI78
L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SPI79:
;__Lib_Mmc_SDIO.c, 727 :: 		
0x1260	0x20FF    MOVS	R0, #255
0x1262	0x4C06    LDR	R4, [PC, #24]
0x1264	0x6824    LDR	R4, [R4, #0]
0x1266	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 728 :: 		
0x1268	0x20FF    MOVS	R0, #255
0x126A	0x4C04    LDR	R4, [PC, #16]
0x126C	0x6824    LDR	R4, [R4, #0]
0x126E	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 730 :: 		
0x1270	0x2000    MOVS	R0, #0
;__Lib_Mmc_SDIO.c, 731 :: 		
L_end_Mmc_Multi_Read_Sector_SPI:
0x1272	0xF8DDE000  LDR	LR, [SP, #0]
0x1276	0xB005    ADD	SP, SP, #20
0x1278	0x4770    BX	LR
0x127A	0xBF00    NOP
0x127C	0xCA0C2000  	_SPI_Rd_Ptr+0
; end of __Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SPI
__Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SPI:
;__Lib_Mmc_SDIO.c, 823 :: 		
0x0EB0	0xB083    SUB	SP, SP, #12
0x0EB2	0xF8CDE000  STR	LR, [SP, #0]
0x0EB6	0x9002    STR	R0, [SP, #8]
;__Lib_Mmc_SDIO.c, 826 :: 		
0x0EB8	0x20FC    MOVS	R0, #252
0x0EBA	0x4C1C    LDR	R4, [PC, #112]
0x0EBC	0x6824    LDR	R4, [R4, #0]
0x0EBE	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 829 :: 		
; i start address is: 8 (R2)
0x0EC0	0x2200    MOVS	R2, #0
; i end address is: 8 (R2)
0x0EC2	0xB290    UXTH	R0, R2
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SPI99:
; i start address is: 0 (R0)
0x0EC4	0xF24011FF  MOVW	R1, #511
0x0EC8	0x4288    CMP	R0, R1
0x0ECA	0xD80F    BHI	L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SPI100
;__Lib_Mmc_SDIO.c, 830 :: 		
0x0ECC	0x9902    LDR	R1, [SP, #8]
0x0ECE	0x1809    ADDS	R1, R1, R0
0x0ED0	0x7809    LDRB	R1, [R1, #0]
0x0ED2	0xB2CC    UXTB	R4, R1
0x0ED4	0xF8AD0004  STRH	R0, [SP, #4]
0x0ED8	0xB2A0    UXTH	R0, R4
0x0EDA	0x4C14    LDR	R4, [PC, #80]
0x0EDC	0x6824    LDR	R4, [R4, #0]
0x0EDE	0x47A0    BLX	R4
0x0EE0	0xF8BD0004  LDRH	R0, [SP, #4]
;__Lib_Mmc_SDIO.c, 829 :: 		
0x0EE4	0x1C41    ADDS	R1, R0, #1
; i end address is: 0 (R0)
; i start address is: 8 (R2)
0x0EE6	0xB28A    UXTH	R2, R1
;__Lib_Mmc_SDIO.c, 831 :: 		
0x0EE8	0xB290    UXTH	R0, R2
; i end address is: 8 (R2)
0x0EEA	0xE7EB    B	L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SPI99
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SPI100:
;__Lib_Mmc_SDIO.c, 834 :: 		
0x0EEC	0x20FF    MOVS	R0, #255
0x0EEE	0x4C0F    LDR	R4, [PC, #60]
0x0EF0	0x6824    LDR	R4, [R4, #0]
0x0EF2	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 835 :: 		
0x0EF4	0x20FF    MOVS	R0, #255
0x0EF6	0x4C0D    LDR	R4, [PC, #52]
0x0EF8	0x6824    LDR	R4, [R4, #0]
0x0EFA	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 838 :: 		
0x0EFC	0x20FF    MOVS	R0, #255
0x0EFE	0x4C0B    LDR	R4, [PC, #44]
0x0F00	0x6824    LDR	R4, [R4, #0]
0x0F02	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 839 :: 		
0x0F04	0xF000011F  AND	R1, R0, #31
0x0F08	0xB289    UXTH	R1, R1
;__Lib_Mmc_SDIO.c, 840 :: 		
0x0F0A	0x2905    CMP	R1, #5
0x0F0C	0xD007    BEQ	L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SPI102
;__Lib_Mmc_SDIO.c, 842 :: 		
0x0F0E	0xF008FFE9  BL	__Lib_Mmc_SDIO_Mmc_DeSelect_SPI+0
;__Lib_Mmc_SDIO.c, 843 :: 		
0x0F12	0x2003    MOVS	R0, #3
0x0F14	0x4C06    LDR	R4, [PC, #24]
0x0F16	0x6824    LDR	R4, [R4, #0]
0x0F18	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 844 :: 		
0x0F1A	0x2002    MOVS	R0, #2
0x0F1C	0xE002    B	L_end_Mmc_Multi_Write_Sector_SPI
;__Lib_Mmc_SDIO.c, 845 :: 		
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SPI102:
;__Lib_Mmc_SDIO.c, 847 :: 		
0x0F1E	0xF009F84F  BL	__Lib_Mmc_SDIO_Mmc_Wait_Bus_Free+0
;__Lib_Mmc_SDIO.c, 848 :: 		
0x0F22	0x2000    MOVS	R0, #0
;__Lib_Mmc_SDIO.c, 849 :: 		
L_end_Mmc_Multi_Write_Sector_SPI:
0x0F24	0xF8DDE000  LDR	LR, [SP, #0]
0x0F28	0xB003    ADD	SP, SP, #12
0x0F2A	0x4770    BX	LR
0x0F2C	0xCA0C2000  	_SPI_Rd_Ptr+0
0x0F30	0xCA382000  	_MMC_Timeout_Ptr+0
; end of __Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SPI
__Lib_Mmc_SDIO_Mmc_Read_Cid_SDIO:
;__Lib_Mmc_SDIO.c, 2502 :: 		
; data_for_registers start address is: 0 (R0)
0x0E64	0xB081    SUB	SP, SP, #4
0x0E66	0xF8CDE000  STR	LR, [SP, #0]
0x0E6A	0x4604    MOV	R4, R0
; data_for_registers end address is: 0 (R0)
; data_for_registers start address is: 16 (R4)
;__Lib_Mmc_SDIO.c, 2504 :: 		
0x0E6C	0x490C    LDR	R1, [PC, #48]
0x0E6E	0x4620    MOV	R0, R4
0x0E70	0xF7FFFD74  BL	__Lib_Mmc_SDIO_SwapMsbToLsb_32+0
;__Lib_Mmc_SDIO.c, 2505 :: 		
0x0E74	0x1D21    ADDS	R1, R4, #4
0x0E76	0x4608    MOV	R0, R1
0x0E78	0x490A    LDR	R1, [PC, #40]
0x0E7A	0xF7FFFD6F  BL	__Lib_Mmc_SDIO_SwapMsbToLsb_32+0
;__Lib_Mmc_SDIO.c, 2506 :: 		
0x0E7E	0xF2040108  ADDW	R1, R4, #8
0x0E82	0x4608    MOV	R0, R1
0x0E84	0x4908    LDR	R1, [PC, #32]
0x0E86	0xF7FFFD69  BL	__Lib_Mmc_SDIO_SwapMsbToLsb_32+0
;__Lib_Mmc_SDIO.c, 2507 :: 		
0x0E8A	0xF204010C  ADDW	R1, R4, #12
; data_for_registers end address is: 16 (R4)
0x0E8E	0x4608    MOV	R0, R1
0x0E90	0x4906    LDR	R1, [PC, #24]
0x0E92	0xF7FFFD63  BL	__Lib_Mmc_SDIO_SwapMsbToLsb_32+0
;__Lib_Mmc_SDIO.c, 2508 :: 		
0x0E96	0x2000    MOVS	R0, #0
;__Lib_Mmc_SDIO.c, 2509 :: 		
L_end_Mmc_Read_Cid_SDIO:
0x0E98	0xF8DDE000  LDR	LR, [SP, #0]
0x0E9C	0xB001    ADD	SP, SP, #4
0x0E9E	0x4770    BX	LR
0x0EA0	0xCA282000  	__Lib_Mmc_SDIO_CID_TabSdio+0
0x0EA4	0xCA2C2000  	__Lib_Mmc_SDIO_CID_TabSdio+4
0x0EA8	0xCA302000  	__Lib_Mmc_SDIO_CID_TabSdio+8
0x0EAC	0xCA342000  	__Lib_Mmc_SDIO_CID_TabSdio+12
; end of __Lib_Mmc_SDIO_Mmc_Read_Cid_SDIO
__Lib_Mmc_SDIO_SwapMsbToLsb_32:
;__Lib_Mmc_SDIO.c, 1062 :: 		
; src start address is: 4 (R1)
; dst start address is: 0 (R0)
0x095C	0xB081    SUB	SP, SP, #4
; src end address is: 4 (R1)
; dst end address is: 0 (R0)
; dst start address is: 0 (R0)
; src start address is: 4 (R1)
;__Lib_Mmc_SDIO.c, 1066 :: 		
0x095E	0x1CC3    ADDS	R3, R0, #3
; dst end address is: 0 (R0)
; dst start address is: 12 (R3)
;__Lib_Mmc_SDIO.c, 1067 :: 		
; cnt start address is: 0 (R0)
0x0960	0x2000    MOVS	R0, #0
; src end address is: 4 (R1)
; dst end address is: 12 (R3)
; cnt end address is: 0 (R0)
L___Lib_Mmc_SDIO_SwapMsbToLsb_32103:
; cnt start address is: 0 (R0)
; dst start address is: 12 (R3)
; src start address is: 4 (R1)
0x0962	0x2804    CMP	R0, #4
0x0964	0xD206    BCS	L___Lib_Mmc_SDIO_SwapMsbToLsb_32104
;__Lib_Mmc_SDIO.c, 1069 :: 		
0x0966	0x780A    LDRB	R2, [R1, #0]
0x0968	0x701A    STRB	R2, [R3, #0]
0x096A	0x1C49    ADDS	R1, R1, #1
0x096C	0x1E5B    SUBS	R3, R3, #1
;__Lib_Mmc_SDIO.c, 1067 :: 		
0x096E	0x1C40    ADDS	R0, R0, #1
0x0970	0xB2C0    UXTB	R0, R0
;__Lib_Mmc_SDIO.c, 1070 :: 		
; src end address is: 4 (R1)
; dst end address is: 12 (R3)
; cnt end address is: 0 (R0)
0x0972	0xE7F6    B	L___Lib_Mmc_SDIO_SwapMsbToLsb_32103
L___Lib_Mmc_SDIO_SwapMsbToLsb_32104:
;__Lib_Mmc_SDIO.c, 1071 :: 		
L_end_SwapMsbToLsb_32:
0x0974	0xB001    ADD	SP, SP, #4
0x0976	0x4770    BX	LR
; end of __Lib_Mmc_SDIO_SwapMsbToLsb_32
__Lib_Mmc_SDIO_Mmc_Read_Csd_SDIO:
;__Lib_Mmc_SDIO.c, 2515 :: 		
; data_for_registers start address is: 0 (R0)
0x10D0	0xB081    SUB	SP, SP, #4
0x10D2	0xF8CDE000  STR	LR, [SP, #0]
0x10D6	0x4604    MOV	R4, R0
; data_for_registers end address is: 0 (R0)
; data_for_registers start address is: 16 (R4)
;__Lib_Mmc_SDIO.c, 2517 :: 		
0x10D8	0x490C    LDR	R1, [PC, #48]
0x10DA	0x4620    MOV	R0, R4
0x10DC	0xF7FFFC3E  BL	__Lib_Mmc_SDIO_SwapMsbToLsb_32+0
;__Lib_Mmc_SDIO.c, 2518 :: 		
0x10E0	0x1D21    ADDS	R1, R4, #4
0x10E2	0x4608    MOV	R0, R1
0x10E4	0x490A    LDR	R1, [PC, #40]
0x10E6	0xF7FFFC39  BL	__Lib_Mmc_SDIO_SwapMsbToLsb_32+0
;__Lib_Mmc_SDIO.c, 2519 :: 		
0x10EA	0xF2040108  ADDW	R1, R4, #8
0x10EE	0x4608    MOV	R0, R1
0x10F0	0x4908    LDR	R1, [PC, #32]
0x10F2	0xF7FFFC33  BL	__Lib_Mmc_SDIO_SwapMsbToLsb_32+0
;__Lib_Mmc_SDIO.c, 2520 :: 		
0x10F6	0xF204010C  ADDW	R1, R4, #12
; data_for_registers end address is: 16 (R4)
0x10FA	0x4608    MOV	R0, R1
0x10FC	0x4906    LDR	R1, [PC, #24]
0x10FE	0xF7FFFC2D  BL	__Lib_Mmc_SDIO_SwapMsbToLsb_32+0
;__Lib_Mmc_SDIO.c, 2522 :: 		
0x1102	0x2000    MOVS	R0, #0
;__Lib_Mmc_SDIO.c, 2541 :: 		
L_end_Mmc_Read_Csd_SDIO:
0x1104	0xF8DDE000  LDR	LR, [SP, #0]
0x1108	0xB001    ADD	SP, SP, #4
0x110A	0x4770    BX	LR
0x110C	0xC9E42000  	__Lib_Mmc_SDIO_CSD_TabSdio+0
0x1110	0xC9E82000  	__Lib_Mmc_SDIO_CSD_TabSdio+4
0x1114	0xC9EC2000  	__Lib_Mmc_SDIO_CSD_TabSdio+8
0x1118	0xC9F02000  	__Lib_Mmc_SDIO_CSD_TabSdio+12
; end of __Lib_Mmc_SDIO_Mmc_Read_Csd_SDIO
__Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO:
;__Lib_Mmc_SDIO.c, 2634 :: 		
; dbuff start address is: 0 (R0)
0x111C	0xB082    SUB	SP, SP, #8
0x111E	0xF8CDE000  STR	LR, [SP, #0]
; dbuff end address is: 0 (R0)
; dbuff start address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 2635 :: 		
;__Lib_Mmc_SDIO.c, 2636 :: 		
;__Lib_Mmc_SDIO.c, 2638 :: 		
; firstRead_mark start address is: 24 (R6)
0x1122	0x2601    MOVS	R6, #1
;__Lib_Mmc_SDIO.c, 2640 :: 		
; tempbuff start address is: 16 (R4)
0x1124	0x4604    MOV	R4, R0
; dbuff end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 2641 :: 		
; numOfWordRead start address is: 12 (R3)
0x1126	0x2300    MOVS	R3, #0
;__Lib_Mmc_SDIO.c, 2642 :: 		
; timeOut start address is: 20 (R5)
0x1128	0x2500    MOVS	R5, #0
;__Lib_Mmc_SDIO.c, 2646 :: 		
0x112A	0x2001    MOVS	R0, #1
0x112C	0xF008FE12  BL	_SDIO_StopSDIOReadWait+0
; timeOut end address is: 20 (R5)
; firstRead_mark end address is: 24 (R6)
; tempbuff end address is: 16 (R4)
; numOfWordRead end address is: 12 (R3)
;__Lib_Mmc_SDIO.c, 2648 :: 		
L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO330:
; timeOut start address is: 20 (R5)
; numOfWordRead start address is: 12 (R3)
; tempbuff start address is: 16 (R4)
; firstRead_mark start address is: 24 (R6)
0x1130	0x493A    LDR	R1, [PC, #232]
0x1132	0x680A    LDR	R2, [R1, #0]
0x1134	0x493A    LDR	R1, [PC, #232]
0x1136	0xEA020101  AND	R1, R2, R1, LSL #0
0x113A	0x2900    CMP	R1, #0
0x113C	0xD12F    BNE	L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO483
0x113E	0x4939    LDR	R1, [PC, #228]
0x1140	0x428D    CMP	R5, R1
0x1142	0xD82F    BHI	L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO484
L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO476:
;__Lib_Mmc_SDIO.c, 2650 :: 		
0x1144	0xF44F4000  MOV	R0, #32768
0x1148	0xF000FEAA  BL	_SDIO_GetFlagStatus+0
0x114C	0xB1F8    CBZ	R0, L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO334
; timeOut end address is: 20 (R5)
;__Lib_Mmc_SDIO.c, 2654 :: 		
0x114E	0x2E01    CMP	R6, #1
0x1150	0xD104    BNE	L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO481
; firstRead_mark end address is: 24 (R6)
;__Lib_Mmc_SDIO.c, 2656 :: 		
0x1152	0x2000    MOVS	R0, #0
0x1154	0xF008FDFE  BL	_SDIO_StopSDIOReadWait+0
;__Lib_Mmc_SDIO.c, 2657 :: 		
; firstRead_mark start address is: 8 (R2)
0x1158	0x2200    MOVS	R2, #0
; firstRead_mark end address is: 8 (R2)
;__Lib_Mmc_SDIO.c, 2658 :: 		
0x115A	0xE000    B	L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO335
L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO481:
;__Lib_Mmc_SDIO.c, 2654 :: 		
0x115C	0xB2F2    UXTB	R2, R6
;__Lib_Mmc_SDIO.c, 2658 :: 		
L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO335:
;__Lib_Mmc_SDIO.c, 2660 :: 		
; firstRead_mark start address is: 8 (R2)
; count start address is: 20 (R5)
0x115E	0x2500    MOVS	R5, #0
; firstRead_mark end address is: 8 (R2)
; count end address is: 20 (R5)
; tempbuff end address is: 16 (R4)
; numOfWordRead end address is: 12 (R3)
L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO336:
; count start address is: 20 (R5)
; firstRead_mark start address is: 8 (R2)
; tempbuff start address is: 16 (R4)
; numOfWordRead start address is: 12 (R3)
0x1160	0x2D08    CMP	R5, #8
0x1162	0xD20E    BCS	L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO482
;__Lib_Mmc_SDIO.c, 2662 :: 		
0x1164	0x00A9    LSLS	R1, R5, #2
0x1166	0x1861    ADDS	R1, R4, R1
0x1168	0x9101    STR	R1, [SP, #4]
0x116A	0xF000FB3B  BL	_SDIO_ReadData+0
0x116E	0x9901    LDR	R1, [SP, #4]
0x1170	0x6008    STR	R0, [R1, #0]
;__Lib_Mmc_SDIO.c, 2663 :: 		
0x1172	0x1C59    ADDS	R1, R3, #1
0x1174	0x460B    MOV	R3, R1
;__Lib_Mmc_SDIO.c, 2665 :: 		
0x1176	0x2980    CMP	R1, #128
0x1178	0xD301    BCC	L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO339
; count end address is: 20 (R5)
;__Lib_Mmc_SDIO.c, 2666 :: 		
0x117A	0x4618    MOV	R0, R3
0x117C	0xE002    B	L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO337
L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO339:
;__Lib_Mmc_SDIO.c, 2660 :: 		
; count start address is: 20 (R5)
0x117E	0x1C6D    ADDS	R5, R5, #1
;__Lib_Mmc_SDIO.c, 2667 :: 		
; count end address is: 20 (R5)
; numOfWordRead end address is: 12 (R3)
0x1180	0xE7EE    B	L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO336
L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO482:
;__Lib_Mmc_SDIO.c, 2660 :: 		
0x1182	0x4618    MOV	R0, R3
;__Lib_Mmc_SDIO.c, 2667 :: 		
L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO337:
;__Lib_Mmc_SDIO.c, 2668 :: 		
; numOfWordRead start address is: 0 (R0)
0x1184	0x3420    ADDS	R4, #32
;__Lib_Mmc_SDIO.c, 2669 :: 		
; timeOut start address is: 20 (R5)
0x1186	0x2500    MOVS	R5, #0
;__Lib_Mmc_SDIO.c, 2670 :: 		
0x1188	0x4603    MOV	R3, R0
; firstRead_mark end address is: 8 (R2)
; numOfWordRead end address is: 0 (R0)
0x118A	0xB2D6    UXTB	R6, R2
0x118C	0xE000    B	L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO340
L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO334:
;__Lib_Mmc_SDIO.c, 2672 :: 		
; numOfWordRead start address is: 12 (R3)
; firstRead_mark start address is: 24 (R6)
0x118E	0x1C6D    ADDS	R5, R5, #1
; timeOut end address is: 20 (R5)
; firstRead_mark end address is: 24 (R6)
; tempbuff end address is: 16 (R4)
; numOfWordRead end address is: 12 (R3)
;__Lib_Mmc_SDIO.c, 2673 :: 		
L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO340:
;__Lib_Mmc_SDIO.c, 2675 :: 		
; timeOut start address is: 20 (R5)
; firstRead_mark start address is: 24 (R6)
; tempbuff start address is: 16 (R4)
; numOfWordRead start address is: 12 (R3)
0x1190	0x2B80    CMP	R3, #128
0x1192	0xD300    BCC	L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO341
; firstRead_mark end address is: 24 (R6)
; tempbuff end address is: 16 (R4)
;__Lib_Mmc_SDIO.c, 2676 :: 		
0x1194	0xE000    B	L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO331
L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO341:
;__Lib_Mmc_SDIO.c, 2677 :: 		
; tempbuff start address is: 16 (R4)
; firstRead_mark start address is: 24 (R6)
; firstRead_mark end address is: 24 (R6)
; tempbuff end address is: 16 (R4)
0x1196	0xE7CB    B	L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO330
L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO331:
;__Lib_Mmc_SDIO.c, 2648 :: 		
0x1198	0x461A    MOV	R2, R3
; numOfWordRead end address is: 12 (R3)
0x119A	0x462B    MOV	R3, R5
0x119C	0xE001    B	L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO478
; timeOut end address is: 20 (R5)
L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO483:
0x119E	0x461A    MOV	R2, R3
0x11A0	0x462B    MOV	R3, R5
L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO478:
; numOfWordRead start address is: 8 (R2)
; timeOut start address is: 12 (R3)
; numOfWordRead end address is: 8 (R2)
; timeOut end address is: 12 (R3)
0x11A2	0xE001    B	L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO477
L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO484:
0x11A4	0x461A    MOV	R2, R3
0x11A6	0x462B    MOV	R3, R5
L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO477:
;__Lib_Mmc_SDIO.c, 2679 :: 		
; numOfWordRead start address is: 8 (R2)
; timeOut start address is: 12 (R3)
0x11A8	0xF04F0008  MOV	R0, #8
0x11AC	0xF000FE78  BL	_SDIO_GetFlagStatus+0
0x11B0	0xB128    CBZ	R0, L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO342
; numOfWordRead end address is: 8 (R2)
; timeOut end address is: 12 (R3)
;__Lib_Mmc_SDIO.c, 2681 :: 		
0x11B2	0xF04F0008  MOV	R0, #8
0x11B6	0xF000FE63  BL	_SDIO_ClearFlag+0
;__Lib_Mmc_SDIO.c, 2682 :: 		
0x11BA	0x2001    MOVS	R0, #1
0x11BC	0xE029    B	L_end_Mmc_Multi_Read_Sector_SDIO
;__Lib_Mmc_SDIO.c, 2683 :: 		
L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO342:
;__Lib_Mmc_SDIO.c, 2684 :: 		
; timeOut start address is: 12 (R3)
; numOfWordRead start address is: 8 (R2)
0x11BE	0xF04F0002  MOV	R0, #2
0x11C2	0xF000FE6D  BL	_SDIO_GetFlagStatus+0
0x11C6	0xB128    CBZ	R0, L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO344
; numOfWordRead end address is: 8 (R2)
; timeOut end address is: 12 (R3)
;__Lib_Mmc_SDIO.c, 2686 :: 		
0x11C8	0xF04F0002  MOV	R0, #2
0x11CC	0xF000FE58  BL	_SDIO_ClearFlag+0
;__Lib_Mmc_SDIO.c, 2687 :: 		
0x11D0	0x2001    MOVS	R0, #1
0x11D2	0xE01E    B	L_end_Mmc_Multi_Read_Sector_SDIO
;__Lib_Mmc_SDIO.c, 2688 :: 		
L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO344:
;__Lib_Mmc_SDIO.c, 2689 :: 		
; timeOut start address is: 12 (R3)
; numOfWordRead start address is: 8 (R2)
0x11D4	0xF04F0020  MOV	R0, #32
0x11D8	0xF000FE62  BL	_SDIO_GetFlagStatus+0
0x11DC	0xB128    CBZ	R0, L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO346
; numOfWordRead end address is: 8 (R2)
; timeOut end address is: 12 (R3)
;__Lib_Mmc_SDIO.c, 2691 :: 		
0x11DE	0xF04F0020  MOV	R0, #32
0x11E2	0xF000FE4D  BL	_SDIO_ClearFlag+0
;__Lib_Mmc_SDIO.c, 2692 :: 		
0x11E6	0x2001    MOVS	R0, #1
0x11E8	0xE013    B	L_end_Mmc_Multi_Read_Sector_SDIO
;__Lib_Mmc_SDIO.c, 2693 :: 		
L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO346:
;__Lib_Mmc_SDIO.c, 2694 :: 		
; timeOut start address is: 12 (R3)
; numOfWordRead start address is: 8 (R2)
0x11EA	0xF44F7000  MOV	R0, #512
0x11EE	0xF000FE57  BL	_SDIO_GetFlagStatus+0
0x11F2	0xB128    CBZ	R0, L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO348
; numOfWordRead end address is: 8 (R2)
; timeOut end address is: 12 (R3)
;__Lib_Mmc_SDIO.c, 2696 :: 		
0x11F4	0xF44F7000  MOV	R0, #512
0x11F8	0xF000FE42  BL	_SDIO_ClearFlag+0
;__Lib_Mmc_SDIO.c, 2697 :: 		
0x11FC	0x2001    MOVS	R0, #1
0x11FE	0xE008    B	L_end_Mmc_Multi_Read_Sector_SDIO
;__Lib_Mmc_SDIO.c, 2698 :: 		
L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO348:
;__Lib_Mmc_SDIO.c, 2699 :: 		
; timeOut start address is: 12 (R3)
; numOfWordRead start address is: 8 (R2)
0x1200	0x4908    LDR	R1, [PC, #32]
0x1202	0x428B    CMP	R3, R1
0x1204	0xD802    BHI	L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO480
; timeOut end address is: 12 (R3)
0x1206	0x2A80    CMP	R2, #128
0x1208	0xD300    BCC	L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO479
; numOfWordRead end address is: 8 (R2)
0x120A	0xE001    B	L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO352
L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO480:
L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO479:
;__Lib_Mmc_SDIO.c, 2701 :: 		
0x120C	0x2001    MOVS	R0, #1
0x120E	0xE000    B	L_end_Mmc_Multi_Read_Sector_SDIO
;__Lib_Mmc_SDIO.c, 2702 :: 		
L___Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO352:
;__Lib_Mmc_SDIO.c, 2704 :: 		
0x1210	0x2000    MOVS	R0, #0
;__Lib_Mmc_SDIO.c, 2705 :: 		
L_end_Mmc_Multi_Read_Sector_SDIO:
0x1212	0xF8DDE000  LDR	LR, [SP, #0]
0x1216	0xB002    ADD	SP, SP, #8
0x1218	0x4770    BX	LR
0x121A	0xBF00    NOP
0x121C	0x2C344001  	SDIO_STA+0
0x1220	0x032A0000  	#810
0x1224	0xFFFF001F  	#2097151
; end of __Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO
__Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO:
;__Lib_Mmc_SDIO.c, 2852 :: 		
; dbuff start address is: 0 (R0)
0x0F34	0xB084    SUB	SP, SP, #16
0x0F36	0xF8CDE000  STR	LR, [SP, #0]
; dbuff end address is: 0 (R0)
; dbuff start address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 2853 :: 		
;__Lib_Mmc_SDIO.c, 2854 :: 		
; bytestransferred start address is: 24 (R6)
0x0F3A	0xF04F0600  MOV	R6, #0
;__Lib_Mmc_SDIO.c, 2855 :: 		
;__Lib_Mmc_SDIO.c, 2859 :: 		
; tempbuff start address is: 20 (R5)
0x0F3E	0x4605    MOV	R5, R0
; dbuff end address is: 0 (R0)
;__Lib_Mmc_SDIO.c, 2860 :: 		
0x0F40	0xF2402200  MOVW	R2, #512
0x0F44	0x495D    LDR	R1, [PC, #372]
0x0F46	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDIO.c, 2861 :: 		
0x0F48	0x2100    MOVS	R1, #0
0x0F4A	0x9102    STR	R1, [SP, #8]
;__Lib_Mmc_SDIO.c, 2862 :: 		
0x0F4C	0x2100    MOVS	R1, #0
0x0F4E	0x9103    STR	R1, [SP, #12]
; tempbuff end address is: 20 (R5)
; bytestransferred end address is: 24 (R6)
;__Lib_Mmc_SDIO.c, 2864 :: 		
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO359:
; tempbuff start address is: 20 (R5)
; bytestransferred start address is: 24 (R6)
0x0F50	0x495B    LDR	R1, [PC, #364]
0x0F52	0x680A    LDR	R2, [R1, #0]
0x0F54	0x495B    LDR	R1, [PC, #364]
0x0F56	0xEA020101  AND	R1, R2, R1, LSL #0
0x0F5A	0x2900    CMP	R1, #0
0x0F5C	0xF040806E  BNE	L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO488
0x0F60	0x9A03    LDR	R2, [SP, #12]
0x0F62	0x4959    LDR	R1, [PC, #356]
0x0F64	0x428A    CMP	R2, R1
0x0F66	0xF2008069  BHI	L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO487
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO486:
;__Lib_Mmc_SDIO.c, 2866 :: 		
0x0F6A	0xF44F4080  MOV	R0, #16384
0x0F6E	0xF000FF97  BL	_SDIO_GetFlagStatus+0
0x0F72	0x2800    CMP	R0, #0
0x0F74	0xF000805A  BEQ	L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO363
;__Lib_Mmc_SDIO.c, 2868 :: 		
0x0F78	0x4950    LDR	R1, [PC, #320]
0x0F7A	0x6809    LDR	R1, [R1, #0]
0x0F7C	0x1B89    SUB	R1, R1, R6
0x0F7E	0x2920    CMP	R1, #32
0x0F80	0xD31B    BCC	L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO364
;__Lib_Mmc_SDIO.c, 2870 :: 		
; count start address is: 28 (R7)
0x0F82	0x2700    MOVS	R7, #0
; count end address is: 28 (R7)
; tempbuff end address is: 20 (R5)
; bytestransferred end address is: 24 (R6)
0x0F84	0x4633    MOV	R3, R6
0x0F86	0x463A    MOV	R2, R7
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO365:
; count start address is: 8 (R2)
; bytestransferred start address is: 12 (R3)
; tempbuff start address is: 20 (R5)
0x0F88	0x2A08    CMP	R2, #8
0x0F8A	0xD20E    BCS	L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO366
;__Lib_Mmc_SDIO.c, 2872 :: 		
0x0F8C	0x0091    LSLS	R1, R2, #2
0x0F8E	0x1869    ADDS	R1, R5, R1
0x0F90	0x6809    LDR	R1, [R1, #0]
0x0F92	0x4608    MOV	R0, R1
0x0F94	0xF7FFF92E  BL	_SDIO_WriteData+0
;__Lib_Mmc_SDIO.c, 2873 :: 		
0x0F98	0x9902    LDR	R1, [SP, #8]
0x0F9A	0x1C49    ADDS	R1, R1, #1
0x0F9C	0x9102    STR	R1, [SP, #8]
;__Lib_Mmc_SDIO.c, 2874 :: 		
0x0F9E	0x2980    CMP	R1, #128
0x0FA0	0xD300    BCC	L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO368
; count end address is: 8 (R2)
;__Lib_Mmc_SDIO.c, 2875 :: 		
0x0FA2	0xE002    B	L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO366
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO368:
;__Lib_Mmc_SDIO.c, 2870 :: 		
; count start address is: 8 (R2)
0x0FA4	0x1C57    ADDS	R7, R2, #1
; count end address is: 8 (R2)
; count start address is: 28 (R7)
;__Lib_Mmc_SDIO.c, 2876 :: 		
; count end address is: 28 (R7)
0x0FA6	0x463A    MOV	R2, R7
0x0FA8	0xE7EE    B	L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO365
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO366:
;__Lib_Mmc_SDIO.c, 2877 :: 		
0x0FAA	0xF2050120  ADDW	R1, R5, #32
; tempbuff end address is: 20 (R5)
; tempbuff start address is: 0 (R0)
0x0FAE	0x4608    MOV	R0, R1
;__Lib_Mmc_SDIO.c, 2878 :: 		
0x0FB0	0xF2030120  ADDW	R1, R3, #32
; bytestransferred end address is: 12 (R3)
; bytestransferred start address is: 4 (R1)
;__Lib_Mmc_SDIO.c, 2879 :: 		
0x0FB4	0x460E    MOV	R6, R1
; tempbuff end address is: 0 (R0)
; bytestransferred end address is: 4 (R1)
0x0FB6	0x4605    MOV	R5, R0
0x0FB8	0xE02F    B	L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO369
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO364:
;__Lib_Mmc_SDIO.c, 2882 :: 		
; bytestransferred start address is: 24 (R6)
; tempbuff start address is: 20 (R5)
0x0FBA	0x4940    LDR	R1, [PC, #256]
0x0FBC	0x6809    LDR	R1, [R1, #0]
0x0FBE	0x1B89    SUB	R1, R1, R6
0x0FC0	0xF0010103  AND	R1, R1, #3
0x0FC4	0xB929    CBNZ	R1, L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO370
0x0FC6	0x493D    LDR	R1, [PC, #244]
0x0FC8	0x6809    LDR	R1, [R1, #0]
0x0FCA	0x1B89    SUB	R1, R1, R6
0x0FCC	0x0889    LSRS	R1, R1, #2
0x0FCE	0x9101    STR	R1, [SP, #4]
0x0FD0	0xE005    B	L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO371
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO370:
;__Lib_Mmc_SDIO.c, 2883 :: 		
0x0FD2	0x493A    LDR	R1, [PC, #232]
0x0FD4	0x6809    LDR	R1, [R1, #0]
0x0FD6	0x1B89    SUB	R1, R1, R6
0x0FD8	0x0889    LSRS	R1, R1, #2
0x0FDA	0x1C49    ADDS	R1, R1, #1
0x0FDC	0x9101    STR	R1, [SP, #4]
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO371:
; restwords start address is: 0 (R0)
0x0FDE	0x9801    LDR	R0, [SP, #4]
;__Lib_Mmc_SDIO.c, 2885 :: 		
; count start address is: 28 (R7)
0x0FE0	0x2700    MOVS	R7, #0
; restwords end address is: 0 (R0)
; count end address is: 28 (R7)
; tempbuff end address is: 20 (R5)
; bytestransferred end address is: 24 (R6)
0x0FE2	0x46A8    MOV	R8, R5
0x0FE4	0x4634    MOV	R4, R6
0x0FE6	0x4603    MOV	R3, R0
0x0FE8	0x463A    MOV	R2, R7
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO372:
; count start address is: 8 (R2)
; restwords start address is: 12 (R3)
; bytestransferred start address is: 16 (R4)
; tempbuff start address is: 32 (R8)
0x0FEA	0x429A    CMP	R2, R3
0x0FEC	0xD213    BCS	L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO373
;__Lib_Mmc_SDIO.c, 2887 :: 		
0x0FEE	0xF8D81000  LDR	R1, [R8, #0]
0x0FF2	0x4608    MOV	R0, R1
0x0FF4	0xF7FFF8FE  BL	_SDIO_WriteData+0
;__Lib_Mmc_SDIO.c, 2888 :: 		
0x0FF8	0x9902    LDR	R1, [SP, #8]
0x0FFA	0x1C49    ADDS	R1, R1, #1
0x0FFC	0x9102    STR	R1, [SP, #8]
;__Lib_Mmc_SDIO.c, 2889 :: 		
0x0FFE	0x2980    CMP	R1, #128
0x1000	0xD300    BCC	L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO375
; count end address is: 8 (R2)
; restwords end address is: 12 (R3)
;__Lib_Mmc_SDIO.c, 2890 :: 		
0x1002	0xE008    B	L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO373
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO375:
;__Lib_Mmc_SDIO.c, 2885 :: 		
; restwords start address is: 12 (R3)
; count start address is: 8 (R2)
0x1004	0x1C51    ADDS	R1, R2, #1
; count end address is: 8 (R2)
; count start address is: 28 (R7)
0x1006	0x460F    MOV	R7, R1
0x1008	0xF1080504  ADD	R5, R8, #4
; tempbuff end address is: 32 (R8)
; tempbuff start address is: 20 (R5)
0x100C	0x1D26    ADDS	R6, R4, #4
; bytestransferred end address is: 16 (R4)
; bytestransferred start address is: 24 (R6)
;__Lib_Mmc_SDIO.c, 2891 :: 		
0x100E	0x46A8    MOV	R8, R5
; restwords end address is: 12 (R3)
; count end address is: 28 (R7)
; tempbuff end address is: 20 (R5)
; bytestransferred end address is: 24 (R6)
0x1010	0x4634    MOV	R4, R6
0x1012	0x463A    MOV	R2, R7
0x1014	0xE7E9    B	L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO372
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO373:
;__Lib_Mmc_SDIO.c, 2892 :: 		
; tempbuff start address is: 32 (R8)
; bytestransferred start address is: 16 (R4)
0x1016	0x4626    MOV	R6, R4
; bytestransferred end address is: 16 (R4)
; tempbuff end address is: 32 (R8)
0x1018	0x4645    MOV	R5, R8
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO369:
;__Lib_Mmc_SDIO.c, 2893 :: 		
; tempbuff start address is: 20 (R5)
; bytestransferred start address is: 24 (R6)
0x101A	0x9902    LDR	R1, [SP, #8]
0x101C	0x2980    CMP	R1, #128
0x101E	0xD300    BCC	L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO376
; tempbuff end address is: 20 (R5)
; bytestransferred end address is: 24 (R6)
;__Lib_Mmc_SDIO.c, 2894 :: 		
0x1020	0xE00C    B	L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO360
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO376:
;__Lib_Mmc_SDIO.c, 2895 :: 		
; bytestransferred start address is: 24 (R6)
; tempbuff start address is: 20 (R5)
0x1022	0x2100    MOVS	R1, #0
0x1024	0x9103    STR	R1, [SP, #12]
;__Lib_Mmc_SDIO.c, 2896 :: 		
0x1026	0x4629    MOV	R1, R5
0x1028	0x4630    MOV	R0, R6
0x102A	0xE004    B	L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO377
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO363:
;__Lib_Mmc_SDIO.c, 2898 :: 		
0x102C	0x9903    LDR	R1, [SP, #12]
0x102E	0x1C49    ADDS	R1, R1, #1
0x1030	0x9103    STR	R1, [SP, #12]
; tempbuff end address is: 20 (R5)
; bytestransferred end address is: 24 (R6)
0x1032	0x4629    MOV	R1, R5
0x1034	0x4630    MOV	R0, R6
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO377:
;__Lib_Mmc_SDIO.c, 2899 :: 		
; bytestransferred start address is: 0 (R0)
; tempbuff start address is: 4 (R1)
0x1036	0x4606    MOV	R6, R0
; bytestransferred end address is: 0 (R0)
; tempbuff end address is: 4 (R1)
0x1038	0x460D    MOV	R5, R1
0x103A	0xE789    B	L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO359
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO360:
;__Lib_Mmc_SDIO.c, 2864 :: 		
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO488:
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO487:
;__Lib_Mmc_SDIO.c, 2901 :: 		
0x103C	0xF04F0008  MOV	R0, #8
0x1040	0xF000FF2E  BL	_SDIO_GetFlagStatus+0
0x1044	0xB128    CBZ	R0, L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO378
;__Lib_Mmc_SDIO.c, 2903 :: 		
0x1046	0xF04F0008  MOV	R0, #8
0x104A	0xF000FF19  BL	_SDIO_ClearFlag+0
;__Lib_Mmc_SDIO.c, 2904 :: 		
0x104E	0x2001    MOVS	R0, #1
0x1050	0xE030    B	L_end_Mmc_Multi_Write_Sector_SDIO
;__Lib_Mmc_SDIO.c, 2905 :: 		
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO378:
;__Lib_Mmc_SDIO.c, 2906 :: 		
0x1052	0xF04F0002  MOV	R0, #2
0x1056	0xF000FF23  BL	_SDIO_GetFlagStatus+0
0x105A	0xB128    CBZ	R0, L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO380
;__Lib_Mmc_SDIO.c, 2908 :: 		
0x105C	0xF04F0002  MOV	R0, #2
0x1060	0xF000FF0E  BL	_SDIO_ClearFlag+0
;__Lib_Mmc_SDIO.c, 2909 :: 		
0x1064	0x2001    MOVS	R0, #1
0x1066	0xE025    B	L_end_Mmc_Multi_Write_Sector_SDIO
;__Lib_Mmc_SDIO.c, 2910 :: 		
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO380:
;__Lib_Mmc_SDIO.c, 2911 :: 		
0x1068	0xF04F0010  MOV	R0, #16
0x106C	0xF000FF18  BL	_SDIO_GetFlagStatus+0
0x1070	0xB128    CBZ	R0, L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO382
;__Lib_Mmc_SDIO.c, 2913 :: 		
0x1072	0xF04F0010  MOV	R0, #16
0x1076	0xF000FF03  BL	_SDIO_ClearFlag+0
;__Lib_Mmc_SDIO.c, 2914 :: 		
0x107A	0x2001    MOVS	R0, #1
0x107C	0xE01A    B	L_end_Mmc_Multi_Write_Sector_SDIO
;__Lib_Mmc_SDIO.c, 2915 :: 		
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO382:
;__Lib_Mmc_SDIO.c, 2916 :: 		
0x107E	0xF44F7000  MOV	R0, #512
0x1082	0xF000FF0D  BL	_SDIO_GetFlagStatus+0
0x1086	0xB128    CBZ	R0, L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO384
;__Lib_Mmc_SDIO.c, 2918 :: 		
0x1088	0xF44F7000  MOV	R0, #512
0x108C	0xF000FEF8  BL	_SDIO_ClearFlag+0
;__Lib_Mmc_SDIO.c, 2919 :: 		
0x1090	0x2001    MOVS	R0, #1
0x1092	0xE00F    B	L_end_Mmc_Multi_Write_Sector_SDIO
;__Lib_Mmc_SDIO.c, 2920 :: 		
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO384:
;__Lib_Mmc_SDIO.c, 2921 :: 		
0x1094	0x9A03    LDR	R2, [SP, #12]
0x1096	0x490C    LDR	R1, [PC, #48]
0x1098	0x428A    CMP	R2, R1
0x109A	0xD803    BHI	L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO490
0x109C	0x9902    LDR	R1, [SP, #8]
0x109E	0x2980    CMP	R1, #128
0x10A0	0xD300    BCC	L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO489
0x10A2	0xE001    B	L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO388
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO490:
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO489:
;__Lib_Mmc_SDIO.c, 2922 :: 		
0x10A4	0x2001    MOVS	R0, #1
0x10A6	0xE005    B	L_end_Mmc_Multi_Write_Sector_SDIO
L___Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO388:
;__Lib_Mmc_SDIO.c, 2924 :: 		
0x10A8	0x4A08    LDR	R2, [PC, #32]
0x10AA	0x6811    LDR	R1, [R2, #0]
0x10AC	0xF5017100  ADD	R1, R1, #512
0x10B0	0x6011    STR	R1, [R2, #0]
;__Lib_Mmc_SDIO.c, 2926 :: 		
0x10B2	0x2000    MOVS	R0, #0
;__Lib_Mmc_SDIO.c, 2927 :: 		
L_end_Mmc_Multi_Write_Sector_SDIO:
0x10B4	0xF8DDE000  LDR	LR, [SP, #0]
0x10B8	0xB004    ADD	SP, SP, #16
0x10BA	0x4770    BX	LR
0x10BC	0x78782000  	__Lib_Mmc_SDIO_TotalNumberOfBytes+0
0x10C0	0x2C344001  	SDIO_STA+0
0x10C4	0x031A0000  	#794
0x10C8	0xFFFF001F  	#2097151
0x10CC	0xC9F42000  	__Lib_Mmc_SDIO_numberOfBytesSent+0
; end of __Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO
__Lib_FAT32_STM32_M3_M4_M7_alt_memcpy:
;__Lib_FAT32_STM32_M3_M4_M7.c, 150 :: 		
; n start address is: 8 (R2)
; s1 start address is: 4 (R1)
; d1 start address is: 0 (R0)
0x4808	0xB081    SUB	SP, SP, #4
0x480A	0x460B    MOV	R3, R1
0x480C	0x4601    MOV	R1, R0
; n end address is: 8 (R2)
; s1 end address is: 4 (R1)
; d1 end address is: 0 (R0)
; d1 start address is: 4 (R1)
; s1 start address is: 12 (R3)
; n start address is: 8 (R2)
;__Lib_FAT32_STM32_M3_M4_M7.c, 154 :: 		
; ss start address is: 0 (R0)
0x480E	0x4618    MOV	R0, R3
; s1 end address is: 12 (R3)
;__Lib_FAT32_STM32_M3_M4_M7.c, 155 :: 		
; dd start address is: 20 (R5)
0x4810	0x460D    MOV	R5, R1
; d1 end address is: 4 (R1)
; dd end address is: 20 (R5)
; ss end address is: 0 (R0)
;__Lib_FAT32_STM32_M3_M4_M7.c, 156 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_alt_memcpy2:
; dd start address is: 20 (R5)
; ss start address is: 0 (R0)
; n start address is: 8 (R2)
; d1 start address is: 4 (R1)
0x4812	0xB214    SXTH	R4, R2
0x4814	0x1E53    SUBS	R3, R2, #1
0x4816	0xB21A    SXTH	R2, R3
; n end address is: 8 (R2)
0x4818	0xB124    CBZ	R4, L___Lib_FAT32_STM32_M3_M4_M7_alt_memcpy3
; n end address is: 8 (R2)
;__Lib_FAT32_STM32_M3_M4_M7.c, 157 :: 		
; n start address is: 8 (R2)
0x481A	0x7803    LDRB	R3, [R0, #0]
0x481C	0x702B    STRB	R3, [R5, #0]
0x481E	0x1C6D    ADDS	R5, R5, #1
0x4820	0x1C40    ADDS	R0, R0, #1
; n end address is: 8 (R2)
; dd end address is: 20 (R5)
; ss end address is: 0 (R0)
0x4822	0xE7F6    B	L___Lib_FAT32_STM32_M3_M4_M7_alt_memcpy2
L___Lib_FAT32_STM32_M3_M4_M7_alt_memcpy3:
;__Lib_FAT32_STM32_M3_M4_M7.c, 159 :: 		
0x4824	0x4608    MOV	R0, R1
; d1 end address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 160 :: 		
L_end_alt_memcpy:
0x4826	0xB001    ADD	SP, SP, #4
0x4828	0x4770    BX	LR
; end of __Lib_FAT32_STM32_M3_M4_M7_alt_memcpy
__Lib_FAT32_STM32_M3_M4_M7_DE_getDirEnt:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1051 :: 		
; entryIdx start address is: 12 (R3)
; entryCl start address is: 8 (R2)
; pD start address is: 4 (R1)
; pDE start address is: 0 (R0)
0x482C	0xB083    SUB	SP, SP, #12
0x482E	0xF8CDE000  STR	LR, [SP, #0]
0x4832	0x4698    MOV	R8, R3
0x4834	0x4603    MOV	R3, R0
0x4836	0x460E    MOV	R6, R1
0x4838	0x4617    MOV	R7, R2
; entryIdx end address is: 12 (R3)
; entryCl end address is: 8 (R2)
; pD end address is: 4 (R1)
; pDE end address is: 0 (R0)
; pDE start address is: 12 (R3)
; pD start address is: 24 (R6)
; entryCl start address is: 28 (R7)
; entryIdx start address is: 32 (R8)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1053 :: 		
0x483A	0xF20604FF  ADDW	R4, R6, #255
0x483E	0x9401    STR	R4, [SP, #4]
0x4840	0xF203040B  ADDW	R4, R3, #11
0x4844	0x4620    MOV	R0, R4
0x4846	0xF7FCFDDF  BL	__Lib_FAT32_STM32_M3_M4_M7_UI8+0
0x484A	0x9C01    LDR	R4, [SP, #4]
0x484C	0x7020    STRB	R0, [R4, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1054 :: 		
0x484E	0xF5067480  ADD	R4, R6, #256
0x4852	0x9401    STR	R4, [SP, #4]
0x4854	0xF203041C  ADDW	R4, R3, #28
0x4858	0x4620    MOV	R0, R4
0x485A	0xF7FCFDC3  BL	__Lib_FAT32_STM32_M3_M4_M7_UI32+0
0x485E	0x9C01    LDR	R4, [SP, #4]
0x4860	0x6020    STR	R0, [R4, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1055 :: 		
0x4862	0xF5067482  ADD	R4, R6, #260
0x4866	0x9402    STR	R4, [SP, #8]
0x4868	0xF2030414  ADDW	R4, R3, #20
0x486C	0x4620    MOV	R0, R4
0x486E	0xF7FCFFAF  BL	__Lib_FAT32_STM32_M3_M4_M7_UI16+0
0x4872	0xB284    UXTH	R4, R0
0x4874	0x0424    LSLS	R4, R4, #16
0x4876	0x9401    STR	R4, [SP, #4]
0x4878	0xF203041A  ADDW	R4, R3, #26
0x487C	0x4620    MOV	R0, R4
0x487E	0xF7FCFFA7  BL	__Lib_FAT32_STM32_M3_M4_M7_UI16+0
0x4882	0x9C01    LDR	R4, [SP, #4]
0x4884	0x1825    ADDS	R5, R4, R0
0x4886	0x9C02    LDR	R4, [SP, #8]
0x4888	0x6025    STR	R5, [R4, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1057 :: 		
0x488A	0xF203040B  ADDW	R4, R3, #11
; pDE end address is: 12 (R3)
0x488E	0x7824    LDRB	R4, [R4, #0]
0x4890	0xF004043F  AND	R4, R4, #63
0x4894	0xB2E4    UXTB	R4, R4
0x4896	0x2C0F    CMP	R4, #15
0x4898	0xD00F    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_DE_getDirEnt206
;__Lib_FAT32_STM32_M3_M4_M7.c, 1058 :: 		
0x489A	0x22FF    MOVS	R2, #255
0x489C	0xB212    SXTH	R2, R2
0x489E	0x2100    MOVS	R1, #0
0x48A0	0x4630    MOV	R0, R6
0x48A2	0xF7FFFB45  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_memset+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 1059 :: 		
0x48A6	0x4642    MOV	R2, R8
; entryIdx end address is: 32 (R8)
0x48A8	0x4639    MOV	R1, R7
; entryCl end address is: 28 (R7)
0x48AA	0x4630    MOV	R0, R6
; pD end address is: 24 (R6)
0x48AC	0xF7FDFF7C  BL	__Lib_FAT32_STM32_M3_M4_M7_getFullName+0
0x48B0	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_DE_getDirEnt207
;__Lib_FAT32_STM32_M3_M4_M7.c, 1060 :: 		
0x48B2	0x20FF    MOVS	R0, #-1
0x48B4	0xB240    SXTB	R0, R0
0x48B6	0xE004    B	L_end_DE_getDirEnt
L___Lib_FAT32_STM32_M3_M4_M7_DE_getDirEnt207:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1061 :: 		
0x48B8	0xE001    B	L___Lib_FAT32_STM32_M3_M4_M7_DE_getDirEnt208
L___Lib_FAT32_STM32_M3_M4_M7_DE_getDirEnt206:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1063 :: 		
; pD start address is: 24 (R6)
0x48BA	0x2400    MOVS	R4, #0
0x48BC	0x7034    STRB	R4, [R6, #0]
; pD end address is: 24 (R6)
L___Lib_FAT32_STM32_M3_M4_M7_DE_getDirEnt208:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1065 :: 		
0x48BE	0x2000    MOVS	R0, #0
0x48C0	0xB240    SXTB	R0, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 1066 :: 		
L_end_DE_getDirEnt:
0x48C2	0xF8DDE000  LDR	LR, [SP, #0]
0x48C6	0xB003    ADD	SP, SP, #12
0x48C8	0x4770    BX	LR
; end of __Lib_FAT32_STM32_M3_M4_M7_DE_getDirEnt
__Lib_FAT32_STM32_M3_M4_M7_getFullName:
;__Lib_FAT32_STM32_M3_M4_M7.c, 819 :: 		
0x27A8	0xB092    SUB	SP, SP, #72
0x27AA	0xF8CDE000  STR	LR, [SP, #0]
0x27AE	0x900F    STR	R0, [SP, #60]
0x27B0	0x9110    STR	R1, [SP, #64]
0x27B2	0x9211    STR	R2, [SP, #68]
;__Lib_FAT32_STM32_M3_M4_M7.c, 826 :: 		
0x27B4	0xAB0E    ADD	R3, SP, #56
0x27B6	0x461A    MOV	R2, R3
0x27B8	0x9911    LDR	R1, [SP, #68]
0x27BA	0x9810    LDR	R0, [SP, #64]
0x27BC	0xF7FEFEDA  BL	__Lib_FAT32_STM32_M3_M4_M7_readSectorChain+0
0x27C0	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_getFullName171
;__Lib_FAT32_STM32_M3_M4_M7.c, 827 :: 		
0x27C2	0x20FF    MOVS	R0, #-1
0x27C4	0xB240    SXTB	R0, R0
0x27C6	0xE0C6    B	L_end_getFullName
L___Lib_FAT32_STM32_M3_M4_M7_getFullName171:
;__Lib_FAT32_STM32_M3_M4_M7.c, 829 :: 		
0x27C8	0x4B65    LDR	R3, [PC, #404]
0x27CA	0x681B    LDR	R3, [R3, #0]
0x27CC	0x1E5C    SUBS	R4, R3, #1
0x27CE	0x9B11    LDR	R3, [SP, #68]
0x27D0	0x4023    ANDS	R3, R4
0x27D2	0x015C    LSLS	R4, R3, #5
0x27D4	0x4B63    LDR	R3, [PC, #396]
0x27D6	0x1919    ADDS	R1, R3, R4
; pDE start address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 830 :: 		
; i start address is: 16 (R4)
0x27D8	0x2401    MOVS	R4, #1
; pDE end address is: 4 (R1)
; i end address is: 16 (R4)
0x27DA	0xB2E0    UXTB	R0, R4
L___Lib_FAT32_STM32_M3_M4_M7_getFullName172:
; i start address is: 0 (R0)
; pDE start address is: 4 (R1)
0x27DC	0x2808    CMP	R0, #8
0x27DE	0xD208    BCS	L___Lib_FAT32_STM32_M3_M4_M7_getFullName173
;__Lib_FAT32_STM32_M3_M4_M7.c, 831 :: 		
0x27E0	0x180B    ADDS	R3, R1, R0
0x27E2	0x781B    LDRB	R3, [R3, #0]
0x27E4	0x2B7E    CMP	R3, #126
0x27E6	0xD100    BNE	L___Lib_FAT32_STM32_M3_M4_M7_getFullName175
;__Lib_FAT32_STM32_M3_M4_M7.c, 832 :: 		
0x27E8	0xE003    B	L___Lib_FAT32_STM32_M3_M4_M7_getFullName173
;__Lib_FAT32_STM32_M3_M4_M7.c, 833 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_getFullName175:
;__Lib_FAT32_STM32_M3_M4_M7.c, 830 :: 		
0x27EA	0x1C43    ADDS	R3, R0, #1
; i end address is: 0 (R0)
; i start address is: 16 (R4)
0x27EC	0xB2DC    UXTB	R4, R3
;__Lib_FAT32_STM32_M3_M4_M7.c, 834 :: 		
; i end address is: 16 (R4)
0x27EE	0xB2E0    UXTB	R0, R4
0x27F0	0xE7F4    B	L___Lib_FAT32_STM32_M3_M4_M7_getFullName172
L___Lib_FAT32_STM32_M3_M4_M7_getFullName173:
;__Lib_FAT32_STM32_M3_M4_M7.c, 836 :: 		
; i start address is: 0 (R0)
0x27F2	0x2808    CMP	R0, #8
0x27F4	0xD104    BNE	L___Lib_FAT32_STM32_M3_M4_M7_getFullName176
; i end address is: 0 (R0)
;__Lib_FAT32_STM32_M3_M4_M7.c, 837 :: 		
0x27F6	0x4608    MOV	R0, R1
0x27F8	0x990F    LDR	R1, [SP, #60]
; pDE end address is: 4 (R1)
0x27FA	0xF7FEFE17  BL	__Lib_FAT32_STM32_M3_M4_M7_name83ToFileName+0
0x27FE	0xE0AA    B	L_end_getFullName
L___Lib_FAT32_STM32_M3_M4_M7_getFullName176:
;__Lib_FAT32_STM32_M3_M4_M7.c, 839 :: 		
; pDE start address is: 4 (R1)
0x2800	0xF10D0316  ADD	R3, SP, #22
0x2804	0x2220    MOVS	R2, #32
0x2806	0xB212    SXTH	R2, R2
; pDE end address is: 4 (R1)
0x2808	0x4618    MOV	R0, R3
0x280A	0xF001FFFD  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_memcpy+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 841 :: 		
0x280E	0xAC0E    ADD	R4, SP, #56
0x2810	0x9B11    LDR	R3, [SP, #68]
0x2812	0x1E5B    SUBS	R3, R3, #1
0x2814	0x9311    STR	R3, [SP, #68]
0x2816	0x4622    MOV	R2, R4
0x2818	0x4619    MOV	R1, R3
0x281A	0x9810    LDR	R0, [SP, #64]
0x281C	0xF7FEFEAA  BL	__Lib_FAT32_STM32_M3_M4_M7_readSectorChain+0
0x2820	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_getFullName177
;__Lib_FAT32_STM32_M3_M4_M7.c, 842 :: 		
0x2822	0x20FF    MOVS	R0, #-1
0x2824	0xB240    SXTB	R0, R0
0x2826	0xE096    B	L_end_getFullName
L___Lib_FAT32_STM32_M3_M4_M7_getFullName177:
;__Lib_FAT32_STM32_M3_M4_M7.c, 844 :: 		
0x2828	0x4B4D    LDR	R3, [PC, #308]
0x282A	0x681B    LDR	R3, [R3, #0]
0x282C	0x1E5C    SUBS	R4, R3, #1
0x282E	0x9B11    LDR	R3, [SP, #68]
0x2830	0x4023    ANDS	R3, R4
0x2832	0x015C    LSLS	R4, R3, #5
0x2834	0x4B4B    LDR	R3, [PC, #300]
0x2836	0x191B    ADDS	R3, R3, R4
; pLE start address is: 20 (R5)
0x2838	0x461D    MOV	R5, R3
;__Lib_FAT32_STM32_M3_M4_M7.c, 846 :: 		
0x283A	0x330B    ADDS	R3, #11
0x283C	0x781B    LDRB	R3, [R3, #0]
0x283E	0xF003033F  AND	R3, R3, #63
0x2842	0xB2DB    UXTB	R3, R3
0x2844	0x2B0F    CMP	R3, #15
0x2846	0xD006    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_getFullName178
; pLE end address is: 20 (R5)
;__Lib_FAT32_STM32_M3_M4_M7.c, 847 :: 		
0x2848	0xF10D0316  ADD	R3, SP, #22
0x284C	0x990F    LDR	R1, [SP, #60]
0x284E	0x4618    MOV	R0, R3
0x2850	0xF7FEFDEC  BL	__Lib_FAT32_STM32_M3_M4_M7_name83ToFileName+0
0x2854	0xE07F    B	L_end_getFullName
L___Lib_FAT32_STM32_M3_M4_M7_getFullName178:
;__Lib_FAT32_STM32_M3_M4_M7.c, 850 :: 		
; pLE start address is: 20 (R5)
0x2856	0xF10D0316  ADD	R3, SP, #22
0x285A	0x4618    MOV	R0, R3
0x285C	0xF7FEFEFC  BL	__Lib_FAT32_STM32_M3_M4_M7_LE_calculateChecksum+0
0x2860	0xF88D0008  STRB	R0, [SP, #8]
;__Lib_FAT32_STM32_M3_M4_M7.c, 851 :: 		
; ord start address is: 32 (R8)
0x2864	0xF2400801  MOVW	R8, #1
; pLE end address is: 20 (R5)
; ord end address is: 32 (R8)
0x2868	0x462F    MOV	R7, R5
;__Lib_FAT32_STM32_M3_M4_M7.c, 853 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_getFullName179:
;__Lib_FAT32_STM32_M3_M4_M7.c, 854 :: 		
; ord start address is: 32 (R8)
; pLE start address is: 28 (R7)
0x286A	0xF207030B  ADDW	R3, R7, #11
0x286E	0x781B    LDRB	R3, [R3, #0]
0x2870	0xF003033F  AND	R3, R3, #63
0x2874	0xB2DB    UXTB	R3, R3
0x2876	0x2B0F    CMP	R3, #15
0x2878	0xD006    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_getFullName181
; pLE end address is: 28 (R7)
; ord end address is: 32 (R8)
;__Lib_FAT32_STM32_M3_M4_M7.c, 855 :: 		
0x287A	0x24C0    MOVS	R4, #-64
0x287C	0xB264    SXTB	R4, R4
0x287E	0x4B3A    LDR	R3, [PC, #232]
0x2880	0x701C    STRB	R4, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 856 :: 		
0x2882	0x20FF    MOVS	R0, #-1
0x2884	0xB240    SXTB	R0, R0
0x2886	0xE066    B	L_end_getFullName
;__Lib_FAT32_STM32_M3_M4_M7.c, 857 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_getFullName181:
;__Lib_FAT32_STM32_M3_M4_M7.c, 858 :: 		
; ord start address is: 32 (R8)
; pLE start address is: 28 (R7)
0x2888	0xF207030D  ADDW	R3, R7, #13
0x288C	0x781C    LDRB	R4, [R3, #0]
0x288E	0xF89D3008  LDRB	R3, [SP, #8]
0x2892	0x429C    CMP	R4, R3
0x2894	0xD006    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_getFullName182
; pLE end address is: 28 (R7)
; ord end address is: 32 (R8)
;__Lib_FAT32_STM32_M3_M4_M7.c, 859 :: 		
0x2896	0x24C1    MOVS	R4, #-63
0x2898	0xB264    SXTB	R4, R4
0x289A	0x4B33    LDR	R3, [PC, #204]
0x289C	0x701C    STRB	R4, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 860 :: 		
0x289E	0x20FF    MOVS	R0, #-1
0x28A0	0xB240    SXTB	R0, R0
0x28A2	0xE058    B	L_end_getFullName
;__Lib_FAT32_STM32_M3_M4_M7.c, 861 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_getFullName182:
;__Lib_FAT32_STM32_M3_M4_M7.c, 862 :: 		
; ord start address is: 32 (R8)
; pLE start address is: 28 (R7)
0x28A4	0x783B    LDRB	R3, [R7, #0]
0x28A6	0xF003031F  AND	R3, R3, #31
0x28AA	0xB2DB    UXTB	R3, R3
0x28AC	0x4543    CMP	R3, R8
0x28AE	0xD006    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_getFullName183
; pLE end address is: 28 (R7)
; ord end address is: 32 (R8)
;__Lib_FAT32_STM32_M3_M4_M7.c, 863 :: 		
0x28B0	0x24C2    MOVS	R4, #-62
0x28B2	0xB264    SXTB	R4, R4
0x28B4	0x4B2C    LDR	R3, [PC, #176]
0x28B6	0x701C    STRB	R4, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 864 :: 		
0x28B8	0x20FF    MOVS	R0, #-1
0x28BA	0xB240    SXTB	R0, R0
0x28BC	0xE04B    B	L_end_getFullName
;__Lib_FAT32_STM32_M3_M4_M7.c, 865 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_getFullName183:
;__Lib_FAT32_STM32_M3_M4_M7.c, 866 :: 		
; ord start address is: 32 (R8)
; pLE start address is: 28 (R7)
0x28BE	0xF10D0309  ADD	R3, SP, #9
0x28C2	0x4619    MOV	R1, R3
0x28C4	0x4638    MOV	R0, R7
0x28C6	0xF7FEFE81  BL	__Lib_FAT32_STM32_M3_M4_M7_LE_getName+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 868 :: 		
; i start address is: 0 (R0)
0x28CA	0x2000    MOVS	R0, #0
; i end address is: 0 (R0)
; pLE end address is: 28 (R7)
; ord end address is: 32 (R8)
;__Lib_FAT32_STM32_M3_M4_M7.c, 869 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_getFullName184:
;__Lib_FAT32_STM32_M3_M4_M7.c, 870 :: 		
; i start address is: 24 (R6)
; i start address is: 0 (R0)
; pLE start address is: 28 (R7)
; ord start address is: 32 (R8)
0x28CC	0xF1A80401  SUB	R4, R8, #1
0x28D0	0xB224    SXTH	R4, R4
0x28D2	0x230D    MOVS	R3, #13
0x28D4	0xB21B    SXTH	R3, R3
0x28D6	0x4363    MULS	R3, R4, R3
0x28D8	0xB21B    SXTH	R3, R3
0x28DA	0x18C4    ADDS	R4, R0, R3
0x28DC	0xB224    SXTH	R4, R4
0x28DE	0x9B0F    LDR	R3, [SP, #60]
0x28E0	0x191C    ADDS	R4, R3, R4
0x28E2	0xF10D0309  ADD	R3, SP, #9
0x28E6	0x181B    ADDS	R3, R3, R0
0x28E8	0x781B    LDRB	R3, [R3, #0]
0x28EA	0x7023    STRB	R3, [R4, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 871 :: 		
0x28EC	0x1C43    ADDS	R3, R0, #1
0x28EE	0xB2DB    UXTB	R3, R3
; i end address is: 0 (R0)
; i start address is: 24 (R6)
0x28F0	0xB2DE    UXTB	R6, R3
; i end address is: 24 (R6)
;__Lib_FAT32_STM32_M3_M4_M7.c, 872 :: 		
0x28F2	0x2B0D    CMP	R3, #13
0x28F4	0xD206    BCS	L___Lib_FAT32_STM32_M3_M4_M7_getFullName1225
; i end address is: 24 (R6)
; i start address is: 24 (R6)
0x28F6	0xF10D0309  ADD	R3, SP, #9
0x28FA	0x199B    ADDS	R3, R3, R6
0x28FC	0x781B    LDRB	R3, [R3, #0]
0x28FE	0xB10B    CBZ	R3, L___Lib_FAT32_STM32_M3_M4_M7_getFullName1224
; i end address is: 24 (R6)
0x2900	0xB2F0    UXTB	R0, R6
0x2902	0xE7E3    B	L___Lib_FAT32_STM32_M3_M4_M7_getFullName184
L___Lib_FAT32_STM32_M3_M4_M7_getFullName1225:
L___Lib_FAT32_STM32_M3_M4_M7_getFullName1224:
;__Lib_FAT32_STM32_M3_M4_M7.c, 874 :: 		
0x2904	0x783B    LDRB	R3, [R7, #0]
; pLE end address is: 28 (R7)
0x2906	0xF0030340  AND	R3, R3, #64
0x290A	0xB2DB    UXTB	R3, R3
0x290C	0xB113    CBZ	R3, L___Lib_FAT32_STM32_M3_M4_M7_getFullName189
; ord end address is: 32 (R8)
;__Lib_FAT32_STM32_M3_M4_M7.c, 875 :: 		
0x290E	0x2000    MOVS	R0, #0
0x2910	0xB240    SXTB	R0, R0
0x2912	0xE020    B	L_end_getFullName
L___Lib_FAT32_STM32_M3_M4_M7_getFullName189:
;__Lib_FAT32_STM32_M3_M4_M7.c, 877 :: 		
; ord start address is: 32 (R8)
0x2914	0xF1080301  ADD	R3, R8, #1
; ord end address is: 32 (R8)
; ord start address is: 4 (R1)
0x2918	0xB2D9    UXTB	R1, R3
;__Lib_FAT32_STM32_M3_M4_M7.c, 879 :: 		
0x291A	0xAC0E    ADD	R4, SP, #56
0x291C	0x9B11    LDR	R3, [SP, #68]
0x291E	0x1E5B    SUBS	R3, R3, #1
0x2920	0x9311    STR	R3, [SP, #68]
0x2922	0xF88D1004  STRB	R1, [SP, #4]
0x2926	0x4622    MOV	R2, R4
0x2928	0x4619    MOV	R1, R3
0x292A	0x9810    LDR	R0, [SP, #64]
0x292C	0xF7FEFE22  BL	__Lib_FAT32_STM32_M3_M4_M7_readSectorChain+0
0x2930	0xF89D1004  LDRB	R1, [SP, #4]
0x2934	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_getFullName190
; ord end address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 880 :: 		
0x2936	0x20FF    MOVS	R0, #-1
0x2938	0xB240    SXTB	R0, R0
0x293A	0xE00C    B	L_end_getFullName
L___Lib_FAT32_STM32_M3_M4_M7_getFullName190:
;__Lib_FAT32_STM32_M3_M4_M7.c, 882 :: 		
; ord start address is: 4 (R1)
0x293C	0x4B08    LDR	R3, [PC, #32]
0x293E	0x681B    LDR	R3, [R3, #0]
0x2940	0x1E5C    SUBS	R4, R3, #1
0x2942	0x9B11    LDR	R3, [SP, #68]
0x2944	0x4023    ANDS	R3, R4
0x2946	0x015C    LSLS	R4, R3, #5
0x2948	0x4B06    LDR	R3, [PC, #24]
0x294A	0x191B    ADDS	R3, R3, R4
; pLE start address is: 16 (R4)
0x294C	0x461C    MOV	R4, R3
;__Lib_FAT32_STM32_M3_M4_M7.c, 883 :: 		
0x294E	0x4627    MOV	R7, R4
; ord end address is: 4 (R1)
; pLE end address is: 16 (R4)
0x2950	0xFA5FF881  UXTB	R8, R1
0x2954	0xE789    B	L___Lib_FAT32_STM32_M3_M4_M7_getFullName179
;__Lib_FAT32_STM32_M3_M4_M7.c, 884 :: 		
L_end_getFullName:
0x2956	0xF8DDE000  LDR	LR, [SP, #0]
0x295A	0xB012    ADD	SP, SP, #72
0x295C	0x4770    BX	LR
0x295E	0xBF00    NOP
0x2960	0xC8682000  	__Lib_FAT32_STM32_M3_M4_M7_fDirEntsPSect+0
0x2964	0x81E82000  	_f32_sector+4
0x2968	0xC8162000  	__Lib_FAT32_STM32_M3_M4_M7___error+0
; end of __Lib_FAT32_STM32_M3_M4_M7_getFullName
__Lib_FAT32_STM32_M3_M4_M7_readSectorChain:
;__Lib_FAT32_STM32_M3_M4_M7.c, 739 :: 		
; sc start address is: 8 (R2)
; entry start address is: 4 (R1)
; clust start address is: 0 (R0)
0x1574	0xB083    SUB	SP, SP, #12
0x1576	0xF8CDE000  STR	LR, [SP, #0]
0x157A	0x9201    STR	R2, [SP, #4]
0x157C	0x460A    MOV	R2, R1
0x157E	0x9901    LDR	R1, [SP, #4]
; sc end address is: 8 (R2)
; entry end address is: 4 (R1)
; clust end address is: 0 (R0)
; clust start address is: 0 (R0)
; entry start address is: 8 (R2)
; sc start address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 740 :: 		
0x1580	0x9101    STR	R1, [SP, #4]
0x1582	0x9202    STR	R2, [SP, #8]
0x1584	0x460A    MOV	R2, R1
; entry end address is: 8 (R2)
0x1586	0x9902    LDR	R1, [SP, #8]
; clust end address is: 0 (R0)
0x1588	0xF7FFFE7A  BL	__Lib_FAT32_STM32_M3_M4_M7_countSector+0
0x158C	0x9901    LDR	R1, [SP, #4]
0x158E	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_readSectorChain148
; sc end address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 741 :: 		
0x1590	0x20FF    MOVS	R0, #-1
0x1592	0xB240    SXTB	R0, R0
0x1594	0xE009    B	L_end_readSectorChain
L___Lib_FAT32_STM32_M3_M4_M7_readSectorChain148:
;__Lib_FAT32_STM32_M3_M4_M7.c, 743 :: 		
; sc start address is: 4 (R1)
0x1596	0x680B    LDR	R3, [R1, #0]
; sc end address is: 4 (R1)
0x1598	0x4618    MOV	R0, R3
0x159A	0xF000F889  BL	__Lib_FAT32_STM32_M3_M4_M7_readSector+0
0x159E	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_readSectorChain149
;__Lib_FAT32_STM32_M3_M4_M7.c, 744 :: 		
0x15A0	0x20FF    MOVS	R0, #-1
0x15A2	0xB240    SXTB	R0, R0
0x15A4	0xE001    B	L_end_readSectorChain
L___Lib_FAT32_STM32_M3_M4_M7_readSectorChain149:
;__Lib_FAT32_STM32_M3_M4_M7.c, 746 :: 		
0x15A6	0x2000    MOVS	R0, #0
0x15A8	0xB240    SXTB	R0, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 747 :: 		
L_end_readSectorChain:
0x15AA	0xF8DDE000  LDR	LR, [SP, #0]
0x15AE	0xB003    ADD	SP, SP, #12
0x15B0	0x4770    BX	LR
; end of __Lib_FAT32_STM32_M3_M4_M7_readSectorChain
__Lib_FAT32_STM32_M3_M4_M7_countSector:
;__Lib_FAT32_STM32_M3_M4_M7.c, 696 :: 		
; clust start address is: 0 (R0)
0x1280	0xB085    SUB	SP, SP, #20
0x1282	0xF8CDE000  STR	LR, [SP, #0]
0x1286	0x9103    STR	R1, [SP, #12]
0x1288	0x4601    MOV	R1, R0
0x128A	0x9204    STR	R2, [SP, #16]
; clust end address is: 0 (R0)
; clust start address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 702 :: 		
0x128C	0x4B2F    LDR	R3, [PC, #188]
0x128E	0x681B    LDR	R3, [R3, #0]
0x1290	0x9302    STR	R3, [SP, #8]
;__Lib_FAT32_STM32_M3_M4_M7.c, 704 :: 		
; cl start address is: 0 (R0)
0x1292	0x4608    MOV	R0, R1
;__Lib_FAT32_STM32_M3_M4_M7.c, 705 :: 		
0x1294	0x4B2E    LDR	R3, [PC, #184]
0x1296	0x681B    LDR	R3, [R3, #0]
0x1298	0x4299    CMP	R1, R3
0x129A	0xD304    BCC	L___Lib_FAT32_STM32_M3_M4_M7_countSector1217
; clust end address is: 4 (R1)
0x129C	0x4B2D    LDR	R3, [PC, #180]
0x129E	0x681B    LDR	R3, [R3, #0]
0x12A0	0x4298    CMP	R0, R3
0x12A2	0xD200    BCS	L___Lib_FAT32_STM32_M3_M4_M7_countSector1216
0x12A4	0xE006    B	L___Lib_FAT32_STM32_M3_M4_M7_countSector139
; cl end address is: 0 (R0)
L___Lib_FAT32_STM32_M3_M4_M7_countSector1217:
L___Lib_FAT32_STM32_M3_M4_M7_countSector1216:
;__Lib_FAT32_STM32_M3_M4_M7.c, 706 :: 		
0x12A6	0x24F4    MOVS	R4, #-12
0x12A8	0xB264    SXTB	R4, R4
0x12AA	0x4B2B    LDR	R3, [PC, #172]
0x12AC	0x701C    STRB	R4, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 707 :: 		
0x12AE	0x20FF    MOVS	R0, #-1
0x12B0	0xB240    SXTB	R0, R0
0x12B2	0xE046    B	L_end_countSector
;__Lib_FAT32_STM32_M3_M4_M7.c, 708 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_countSector139:
;__Lib_FAT32_STM32_M3_M4_M7.c, 710 :: 		
; i start address is: 20 (R5)
; cl start address is: 0 (R0)
0x12B4	0x2500    MOVS	R5, #0
; cl end address is: 0 (R0)
; i end address is: 20 (R5)
0x12B6	0xB2E9    UXTB	R1, R5
L___Lib_FAT32_STM32_M3_M4_M7_countSector140:
; i start address is: 4 (R1)
; cl start address is: 0 (R0)
0x12B8	0x4B28    LDR	R3, [PC, #160]
0x12BA	0x781C    LDRB	R4, [R3, #0]
0x12BC	0x9B03    LDR	R3, [SP, #12]
0x12BE	0x40E3    LSRS	R3, R4
0x12C0	0x4299    CMP	R1, R3
0x12C2	0xD226    BCS	L___Lib_FAT32_STM32_M3_M4_M7_countSector141
;__Lib_FAT32_STM32_M3_M4_M7.c, 711 :: 		
0x12C4	0xF88D1004  STRB	R1, [SP, #4]
; cl end address is: 0 (R0)
0x12C8	0xF003FDE8  BL	__Lib_FAT32_STM32_M3_M4_M7_FAT_getEntry+0
0x12CC	0xF89D1004  LDRB	R1, [SP, #4]
; cl start address is: 8 (R2)
0x12D0	0x4602    MOV	R2, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 713 :: 		
0x12D2	0xF06F4370  MVN	R3, #-268435456
0x12D6	0x4298    CMP	R0, R3
0x12D8	0xD106    BNE	L___Lib_FAT32_STM32_M3_M4_M7_countSector143
; i end address is: 4 (R1)
; cl end address is: 8 (R2)
;__Lib_FAT32_STM32_M3_M4_M7.c, 714 :: 		
0x12DA	0x24F1    MOVS	R4, #-15
0x12DC	0xB264    SXTB	R4, R4
0x12DE	0x4B1E    LDR	R3, [PC, #120]
0x12E0	0x701C    STRB	R4, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 715 :: 		
0x12E2	0x20FF    MOVS	R0, #-1
0x12E4	0xB240    SXTB	R0, R0
0x12E6	0xE02C    B	L_end_countSector
;__Lib_FAT32_STM32_M3_M4_M7.c, 716 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_countSector143:
;__Lib_FAT32_STM32_M3_M4_M7.c, 718 :: 		
; cl start address is: 8 (R2)
; i start address is: 4 (R1)
0x12E8	0x4B19    LDR	R3, [PC, #100]
0x12EA	0x681B    LDR	R3, [R3, #0]
0x12EC	0x429A    CMP	R2, R3
0x12EE	0xD304    BCC	L___Lib_FAT32_STM32_M3_M4_M7_countSector1219
0x12F0	0x4B18    LDR	R3, [PC, #96]
0x12F2	0x681B    LDR	R3, [R3, #0]
0x12F4	0x429A    CMP	R2, R3
0x12F6	0xD200    BCS	L___Lib_FAT32_STM32_M3_M4_M7_countSector1218
0x12F8	0xE006    B	L___Lib_FAT32_STM32_M3_M4_M7_countSector146
; i end address is: 4 (R1)
; cl end address is: 8 (R2)
L___Lib_FAT32_STM32_M3_M4_M7_countSector1219:
L___Lib_FAT32_STM32_M3_M4_M7_countSector1218:
;__Lib_FAT32_STM32_M3_M4_M7.c, 719 :: 		
0x12FA	0x24F4    MOVS	R4, #-12
0x12FC	0xB264    SXTB	R4, R4
0x12FE	0x4B16    LDR	R3, [PC, #88]
0x1300	0x701C    STRB	R4, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 720 :: 		
0x1302	0x20FF    MOVS	R0, #-1
0x1304	0xB240    SXTB	R0, R0
0x1306	0xE01C    B	L_end_countSector
;__Lib_FAT32_STM32_M3_M4_M7.c, 721 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_countSector146:
;__Lib_FAT32_STM32_M3_M4_M7.c, 710 :: 		
; cl start address is: 8 (R2)
; i start address is: 4 (R1)
0x1308	0x1C4B    ADDS	R3, R1, #1
; i end address is: 4 (R1)
; i start address is: 20 (R5)
0x130A	0xB2DD    UXTB	R5, R3
;__Lib_FAT32_STM32_M3_M4_M7.c, 722 :: 		
0x130C	0x4610    MOV	R0, R2
; cl end address is: 8 (R2)
; i end address is: 20 (R5)
0x130E	0xB2E9    UXTB	R1, R5
0x1310	0xE7D2    B	L___Lib_FAT32_STM32_M3_M4_M7_countSector140
L___Lib_FAT32_STM32_M3_M4_M7_countSector141:
;__Lib_FAT32_STM32_M3_M4_M7.c, 723 :: 		
; cl start address is: 0 (R0)
0x1312	0x4B13    LDR	R3, [PC, #76]
0x1314	0x681B    LDR	R3, [R3, #0]
0x1316	0x1E5C    SUBS	R4, R3, #1
0x1318	0x9B03    LDR	R3, [SP, #12]
0x131A	0x4023    ANDS	R3, R4
; ent start address is: 16 (R4)
0x131C	0x461C    MOV	R4, R3
;__Lib_FAT32_STM32_M3_M4_M7.c, 725 :: 		
; cl end address is: 0 (R0)
0x131E	0xF003FF37  BL	_FAT32_ClustToSect+0
0x1322	0x4B10    LDR	R3, [PC, #64]
0x1324	0x781B    LDRB	R3, [R3, #0]
0x1326	0xFA24F303  LSR	R3, R4, R3
; ent end address is: 16 (R4)
0x132A	0x18C4    ADDS	R4, R0, R3
0x132C	0x9B04    LDR	R3, [SP, #16]
0x132E	0x601C    STR	R4, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 727 :: 		
0x1330	0x9802    LDR	R0, [SP, #8]
0x1332	0xF000F9BD  BL	__Lib_FAT32_STM32_M3_M4_M7_readSector+0
0x1336	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_countSector147
;__Lib_FAT32_STM32_M3_M4_M7.c, 728 :: 		
0x1338	0x20FF    MOVS	R0, #-1
0x133A	0xB240    SXTB	R0, R0
0x133C	0xE001    B	L_end_countSector
L___Lib_FAT32_STM32_M3_M4_M7_countSector147:
;__Lib_FAT32_STM32_M3_M4_M7.c, 730 :: 		
0x133E	0x2000    MOVS	R0, #0
0x1340	0xB240    SXTB	R0, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 731 :: 		
L_end_countSector:
0x1342	0xF8DDE000  LDR	LR, [SP, #0]
0x1346	0xB005    ADD	SP, SP, #20
0x1348	0x4770    BX	LR
0x134A	0xBF00    NOP
0x134C	0x81E42000  	_f32_sector+0
0x1350	0xC8442000  	__Lib_FAT32_STM32_M3_M4_M7___fsi+32
0x1354	0xC85C2000  	__Lib_FAT32_STM32_M3_M4_M7_fMaxCluster+0
0x1358	0xC8162000  	__Lib_FAT32_STM32_M3_M4_M7___error+0
0x135C	0xC8172000  	__Lib_FAT32_STM32_M3_M4_M7_fDirEntsPClustPO2+0
0x1360	0xC8602000  	__Lib_FAT32_STM32_M3_M4_M7_fDirEntsPClust+0
0x1364	0xC8642000  	__Lib_FAT32_STM32_M3_M4_M7_fDirEntsPSectPO2+0
; end of __Lib_FAT32_STM32_M3_M4_M7_countSector
__Lib_FAT32_STM32_M3_M4_M7_name83ToFileName:
;__Lib_FAT32_STM32_M3_M4_M7.c, 753 :: 		
; fn start address is: 4 (R1)
; pDE start address is: 0 (R0)
0x142C	0xB085    SUB	SP, SP, #20
0x142E	0xF8CDE000  STR	LR, [SP, #0]
0x1432	0x4606    MOV	R6, R0
0x1434	0x460F    MOV	R7, R1
; fn end address is: 4 (R1)
; pDE end address is: 0 (R0)
; pDE start address is: 24 (R6)
; fn start address is: 28 (R7)
;__Lib_FAT32_STM32_M3_M4_M7.c, 758 :: 		
0x1436	0xAA01    ADD	R2, SP, #4
0x1438	0x4631    MOV	R1, R6
0x143A	0x4610    MOV	R0, R2
0x143C	0x220B    MOVS	R2, #11
0x143E	0xB212    SXTH	R2, R2
0x1440	0xF003F9E2  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_memcpy+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 760 :: 		
; i start address is: 16 (R4)
0x1444	0x2400    MOVS	R4, #0
; pDE end address is: 24 (R6)
; fn end address is: 28 (R7)
; i end address is: 16 (R4)
0x1446	0x4635    MOV	R5, R6
0x1448	0x463B    MOV	R3, R7
L___Lib_FAT32_STM32_M3_M4_M7_name83ToFileName150:
; i start address is: 16 (R4)
; fn start address is: 12 (R3)
; pDE start address is: 20 (R5)
0x144A	0x2C0B    CMP	R4, #11
0x144C	0xD226    BCS	L___Lib_FAT32_STM32_M3_M4_M7_name83ToFileName151
;__Lib_FAT32_STM32_M3_M4_M7.c, 761 :: 		
; isOK start address is: 24 (R6)
0x144E	0x2600    MOVS	R6, #0
;__Lib_FAT32_STM32_M3_M4_M7.c, 762 :: 		
0x1450	0xAA01    ADD	R2, SP, #4
0x1452	0x1912    ADDS	R2, R2, R4
0x1454	0x7812    LDRB	R2, [R2, #0]
0x1456	0xB2D0    UXTB	R0, R2
0x1458	0xF7FFFC54  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_isName83Character+0
0x145C	0x2801    CMP	R0, #1
0x145E	0xD101    BNE	L___Lib_FAT32_STM32_M3_M4_M7_name83ToFileName1220
; isOK end address is: 24 (R6)
;__Lib_FAT32_STM32_M3_M4_M7.c, 763 :: 		
; isOK start address is: 0 (R0)
0x1460	0x2001    MOVS	R0, #1
; isOK end address is: 0 (R0)
0x1462	0xE000    B	L___Lib_FAT32_STM32_M3_M4_M7_name83ToFileName153
L___Lib_FAT32_STM32_M3_M4_M7_name83ToFileName1220:
;__Lib_FAT32_STM32_M3_M4_M7.c, 762 :: 		
0x1464	0xB2F0    UXTB	R0, R6
;__Lib_FAT32_STM32_M3_M4_M7.c, 763 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_name83ToFileName153:
;__Lib_FAT32_STM32_M3_M4_M7.c, 764 :: 		
; isOK start address is: 0 (R0)
0x1466	0xAA01    ADD	R2, SP, #4
0x1468	0x1912    ADDS	R2, R2, R4
0x146A	0x7812    LDRB	R2, [R2, #0]
0x146C	0x2A20    CMP	R2, #32
0x146E	0xD101    BNE	L___Lib_FAT32_STM32_M3_M4_M7_name83ToFileName1221
;__Lib_FAT32_STM32_M3_M4_M7.c, 765 :: 		
0x1470	0x2001    MOVS	R0, #1
; isOK end address is: 0 (R0)
0x1472	0xE7FF    B	L___Lib_FAT32_STM32_M3_M4_M7_name83ToFileName154
L___Lib_FAT32_STM32_M3_M4_M7_name83ToFileName1221:
;__Lib_FAT32_STM32_M3_M4_M7.c, 764 :: 		
;__Lib_FAT32_STM32_M3_M4_M7.c, 765 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_name83ToFileName154:
;__Lib_FAT32_STM32_M3_M4_M7.c, 766 :: 		
; isOK start address is: 0 (R0)
0x1474	0xAA01    ADD	R2, SP, #4
0x1476	0x1912    ADDS	R2, R2, R4
0x1478	0x7812    LDRB	R2, [R2, #0]
0x147A	0x2A2E    CMP	R2, #46
0x147C	0xD101    BNE	L___Lib_FAT32_STM32_M3_M4_M7_name83ToFileName1222
;__Lib_FAT32_STM32_M3_M4_M7.c, 767 :: 		
0x147E	0x2001    MOVS	R0, #1
; isOK end address is: 0 (R0)
0x1480	0xE7FF    B	L___Lib_FAT32_STM32_M3_M4_M7_name83ToFileName155
L___Lib_FAT32_STM32_M3_M4_M7_name83ToFileName1222:
;__Lib_FAT32_STM32_M3_M4_M7.c, 766 :: 		
;__Lib_FAT32_STM32_M3_M4_M7.c, 767 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_name83ToFileName155:
;__Lib_FAT32_STM32_M3_M4_M7.c, 769 :: 		
; isOK start address is: 0 (R0)
0x1482	0xB940    CBNZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_name83ToFileName156
; isOK end address is: 0 (R0)
; i end address is: 16 (R4)
; pDE end address is: 20 (R5)
;__Lib_FAT32_STM32_M3_M4_M7.c, 770 :: 		
0x1484	0x2200    MOVS	R2, #0
0x1486	0x701A    STRB	R2, [R3, #0]
; fn end address is: 12 (R3)
;__Lib_FAT32_STM32_M3_M4_M7.c, 771 :: 		
0x1488	0x23C4    MOVS	R3, #-60
0x148A	0xB25B    SXTB	R3, R3
0x148C	0x4A38    LDR	R2, [PC, #224]
0x148E	0x7013    STRB	R3, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 772 :: 		
0x1490	0x20FF    MOVS	R0, #-1
0x1492	0xB240    SXTB	R0, R0
0x1494	0xE068    B	L_end_name83ToFileName
;__Lib_FAT32_STM32_M3_M4_M7.c, 773 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_name83ToFileName156:
;__Lib_FAT32_STM32_M3_M4_M7.c, 760 :: 		
; pDE start address is: 20 (R5)
; i start address is: 16 (R4)
; fn start address is: 12 (R3)
0x1496	0x1C64    ADDS	R4, R4, #1
0x1498	0xB2E4    UXTB	R4, R4
;__Lib_FAT32_STM32_M3_M4_M7.c, 774 :: 		
; i end address is: 16 (R4)
0x149A	0xE7D6    B	L___Lib_FAT32_STM32_M3_M4_M7_name83ToFileName150
L___Lib_FAT32_STM32_M3_M4_M7_name83ToFileName151:
;__Lib_FAT32_STM32_M3_M4_M7.c, 777 :: 		
; j start address is: 28 (R7)
0x149C	0x2700    MOVS	R7, #0
;__Lib_FAT32_STM32_M3_M4_M7.c, 778 :: 		
; i start address is: 24 (R6)
0x149E	0x2600    MOVS	R6, #0
; fn end address is: 12 (R3)
; pDE end address is: 20 (R5)
; j end address is: 28 (R7)
; i end address is: 24 (R6)
0x14A0	0x461C    MOV	R4, R3
L___Lib_FAT32_STM32_M3_M4_M7_name83ToFileName157:
; i start address is: 24 (R6)
; j start address is: 28 (R7)
; pDE start address is: 20 (R5)
; fn start address is: 16 (R4)
0x14A2	0x2E08    CMP	R6, #8
0x14A4	0xD222    BCS	L___Lib_FAT32_STM32_M3_M4_M7_name83ToFileName158
;__Lib_FAT32_STM32_M3_M4_M7.c, 779 :: 		
0x14A6	0xAA01    ADD	R2, SP, #4
0x14A8	0x1992    ADDS	R2, R2, R6
0x14AA	0x7812    LDRB	R2, [R2, #0]
0x14AC	0x2A20    CMP	R2, #32
0x14AE	0xD017    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_name83ToFileName160
;__Lib_FAT32_STM32_M3_M4_M7.c, 780 :: 		
0x14B0	0xF205020C  ADDW	R2, R5, #12
0x14B4	0x7812    LDRB	R2, [R2, #0]
0x14B6	0xF0020208  AND	R2, R2, #8
0x14BA	0xB2D2    UXTB	R2, R2
0x14BC	0xB152    CBZ	R2, L___Lib_FAT32_STM32_M3_M4_M7_name83ToFileName161
;__Lib_FAT32_STM32_M3_M4_M7.c, 781 :: 		
0x14BE	0x19E2    ADDS	R2, R4, R7
0x14C0	0x9204    STR	R2, [SP, #16]
0x14C2	0xAA01    ADD	R2, SP, #4
0x14C4	0x1992    ADDS	R2, R2, R6
0x14C6	0x7812    LDRB	R2, [R2, #0]
0x14C8	0xB2D0    UXTB	R0, R2
0x14CA	0xF7FFFB0D  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_toLower+0
0x14CE	0x9A04    LDR	R2, [SP, #16]
0x14D0	0x7010    STRB	R0, [R2, #0]
0x14D2	0xE004    B	L___Lib_FAT32_STM32_M3_M4_M7_name83ToFileName162
L___Lib_FAT32_STM32_M3_M4_M7_name83ToFileName161:
;__Lib_FAT32_STM32_M3_M4_M7.c, 783 :: 		
0x14D4	0x19E3    ADDS	R3, R4, R7
0x14D6	0xAA01    ADD	R2, SP, #4
0x14D8	0x1992    ADDS	R2, R2, R6
0x14DA	0x7812    LDRB	R2, [R2, #0]
0x14DC	0x701A    STRB	R2, [R3, #0]
L___Lib_FAT32_STM32_M3_M4_M7_name83ToFileName162:
0x14DE	0xE000    B	L___Lib_FAT32_STM32_M3_M4_M7_name83ToFileName163
; i end address is: 24 (R6)
L___Lib_FAT32_STM32_M3_M4_M7_name83ToFileName160:
;__Lib_FAT32_STM32_M3_M4_M7.c, 785 :: 		
0x14E0	0xE004    B	L___Lib_FAT32_STM32_M3_M4_M7_name83ToFileName158
L___Lib_FAT32_STM32_M3_M4_M7_name83ToFileName163:
;__Lib_FAT32_STM32_M3_M4_M7.c, 786 :: 		
; i start address is: 24 (R6)
0x14E2	0x1C7F    ADDS	R7, R7, #1
0x14E4	0xB2FF    UXTB	R7, R7
;__Lib_FAT32_STM32_M3_M4_M7.c, 778 :: 		
0x14E6	0x1C76    ADDS	R6, R6, #1
0x14E8	0xB2F6    UXTB	R6, R6
;__Lib_FAT32_STM32_M3_M4_M7.c, 787 :: 		
; i end address is: 24 (R6)
0x14EA	0xE7DA    B	L___Lib_FAT32_STM32_M3_M4_M7_name83ToFileName157
L___Lib_FAT32_STM32_M3_M4_M7_name83ToFileName158:
;__Lib_FAT32_STM32_M3_M4_M7.c, 789 :: 		
0x14EC	0xAA01    ADD	R2, SP, #4
0x14EE	0x3208    ADDS	R2, #8
0x14F0	0x7812    LDRB	R2, [R2, #0]
0x14F2	0x2A20    CMP	R2, #32
0x14F4	0xD105    BNE	L___Lib_FAT32_STM32_M3_M4_M7_name83ToFileName164
; pDE end address is: 20 (R5)
;__Lib_FAT32_STM32_M3_M4_M7.c, 790 :: 		
0x14F6	0x19E3    ADDS	R3, R4, R7
; j end address is: 28 (R7)
; fn end address is: 16 (R4)
0x14F8	0x2200    MOVS	R2, #0
0x14FA	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 791 :: 		
0x14FC	0x2000    MOVS	R0, #0
0x14FE	0xB240    SXTB	R0, R0
0x1500	0xE032    B	L_end_name83ToFileName
;__Lib_FAT32_STM32_M3_M4_M7.c, 792 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_name83ToFileName164:
;__Lib_FAT32_STM32_M3_M4_M7.c, 794 :: 		
; fn start address is: 16 (R4)
; j start address is: 28 (R7)
; pDE start address is: 20 (R5)
0x1502	0x19E3    ADDS	R3, R4, R7
0x1504	0x222E    MOVS	R2, #46
0x1506	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 795 :: 		
0x1508	0x1C7E    ADDS	R6, R7, #1
0x150A	0xB2F6    UXTB	R6, R6
; j end address is: 28 (R7)
; j start address is: 24 (R6)
;__Lib_FAT32_STM32_M3_M4_M7.c, 796 :: 		
; i start address is: 0 (R0)
0x150C	0x2008    MOVS	R0, #8
; pDE end address is: 20 (R5)
; i end address is: 0 (R0)
; fn end address is: 16 (R4)
; j end address is: 24 (R6)
0x150E	0x462F    MOV	R7, R5
0x1510	0xB2C5    UXTB	R5, R0
L___Lib_FAT32_STM32_M3_M4_M7_name83ToFileName165:
; i start address is: 20 (R5)
; pDE start address is: 28 (R7)
; j start address is: 24 (R6)
; fn start address is: 16 (R4)
; pDE start address is: 28 (R7)
; pDE end address is: 28 (R7)
0x1512	0x2D0B    CMP	R5, #11
0x1514	0xD223    BCS	L___Lib_FAT32_STM32_M3_M4_M7_name83ToFileName166
; pDE end address is: 28 (R7)
;__Lib_FAT32_STM32_M3_M4_M7.c, 797 :: 		
; pDE start address is: 28 (R7)
0x1516	0xAA01    ADD	R2, SP, #4
0x1518	0x1952    ADDS	R2, R2, R5
0x151A	0x7812    LDRB	R2, [R2, #0]
0x151C	0xB2D0    UXTB	R0, R2
0x151E	0xF7FFFBF1  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_isName83Character+0
0x1522	0xB900    CBNZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_name83ToFileName168
; pDE end address is: 28 (R7)
; i end address is: 20 (R5)
;__Lib_FAT32_STM32_M3_M4_M7.c, 798 :: 		
0x1524	0xE01B    B	L___Lib_FAT32_STM32_M3_M4_M7_name83ToFileName166
L___Lib_FAT32_STM32_M3_M4_M7_name83ToFileName168:
;__Lib_FAT32_STM32_M3_M4_M7.c, 799 :: 		
; i start address is: 20 (R5)
; pDE start address is: 28 (R7)
0x1526	0xF207020C  ADDW	R2, R7, #12
0x152A	0x7812    LDRB	R2, [R2, #0]
0x152C	0xF0020210  AND	R2, R2, #16
0x1530	0xB2D2    UXTB	R2, R2
0x1532	0xB152    CBZ	R2, L___Lib_FAT32_STM32_M3_M4_M7_name83ToFileName169
;__Lib_FAT32_STM32_M3_M4_M7.c, 800 :: 		
0x1534	0x19A2    ADDS	R2, R4, R6
0x1536	0x9204    STR	R2, [SP, #16]
0x1538	0xAA01    ADD	R2, SP, #4
0x153A	0x1952    ADDS	R2, R2, R5
0x153C	0x7812    LDRB	R2, [R2, #0]
0x153E	0xB2D0    UXTB	R0, R2
0x1540	0xF7FFFAD2  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_toLower+0
0x1544	0x9A04    LDR	R2, [SP, #16]
0x1546	0x7010    STRB	R0, [R2, #0]
0x1548	0xE004    B	L___Lib_FAT32_STM32_M3_M4_M7_name83ToFileName170
L___Lib_FAT32_STM32_M3_M4_M7_name83ToFileName169:
;__Lib_FAT32_STM32_M3_M4_M7.c, 802 :: 		
0x154A	0x19A3    ADDS	R3, R4, R6
0x154C	0xAA01    ADD	R2, SP, #4
0x154E	0x1952    ADDS	R2, R2, R5
0x1550	0x7812    LDRB	R2, [R2, #0]
0x1552	0x701A    STRB	R2, [R3, #0]
L___Lib_FAT32_STM32_M3_M4_M7_name83ToFileName170:
;__Lib_FAT32_STM32_M3_M4_M7.c, 803 :: 		
0x1554	0x1C76    ADDS	R6, R6, #1
0x1556	0xB2F6    UXTB	R6, R6
;__Lib_FAT32_STM32_M3_M4_M7.c, 796 :: 		
0x1558	0x1C6D    ADDS	R5, R5, #1
0x155A	0xB2ED    UXTB	R5, R5
;__Lib_FAT32_STM32_M3_M4_M7.c, 804 :: 		
; pDE end address is: 28 (R7)
; i end address is: 20 (R5)
0x155C	0xE7D9    B	L___Lib_FAT32_STM32_M3_M4_M7_name83ToFileName165
L___Lib_FAT32_STM32_M3_M4_M7_name83ToFileName166:
;__Lib_FAT32_STM32_M3_M4_M7.c, 806 :: 		
0x155E	0x19A3    ADDS	R3, R4, R6
; fn end address is: 16 (R4)
; j end address is: 24 (R6)
0x1560	0x2200    MOVS	R2, #0
0x1562	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 808 :: 		
0x1564	0x2000    MOVS	R0, #0
0x1566	0xB240    SXTB	R0, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 809 :: 		
L_end_name83ToFileName:
0x1568	0xF8DDE000  LDR	LR, [SP, #0]
0x156C	0xB005    ADD	SP, SP, #20
0x156E	0x4770    BX	LR
0x1570	0xC8162000  	__Lib_FAT32_STM32_M3_M4_M7___error+0
; end of __Lib_FAT32_STM32_M3_M4_M7_name83ToFileName
__Lib_FAT32_STM32_M3_M4_M7_alt_isName83Character:
;__Lib_FAT32_STM32_M3_M4_M7.c, 258 :: 		
; character start address is: 0 (R0)
0x0D04	0xB081    SUB	SP, SP, #4
0x0D06	0xF8CDE000  STR	LR, [SP, #0]
0x0D0A	0xB2C2    UXTB	R2, R0
; character end address is: 0 (R0)
; character start address is: 8 (R2)
;__Lib_FAT32_STM32_M3_M4_M7.c, 259 :: 		
0x0D0C	0xB2D0    UXTB	R0, R2
0x0D0E	0xF7FFFDDD  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_isdigit+0
0x0D12	0xB968    CBNZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_alt_isName83Character37
0x0D14	0xB2D0    UXTB	R0, R2
0x0D16	0xF7FFFDCD  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_isupper+0
0x0D1A	0xB948    CBNZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_alt_isName83Character37
;__Lib_FAT32_STM32_M3_M4_M7.c, 260 :: 		
0x0D1C	0xB2D0    UXTB	R0, R2
0x0D1E	0xF7FFFDF5  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_islower+0
0x0D22	0xB928    CBNZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_alt_isName83Character37
0x0D24	0xB2D0    UXTB	R0, R2
; character end address is: 8 (R2)
0x0D26	0xF7FFFDDD  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_isName83Specific+0
0x0D2A	0xB908    CBNZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_alt_isName83Character37
0x0D2C	0x2100    MOVS	R1, #0
0x0D2E	0xE000    B	L___Lib_FAT32_STM32_M3_M4_M7_alt_isName83Character36
L___Lib_FAT32_STM32_M3_M4_M7_alt_isName83Character37:
0x0D30	0x2101    MOVS	R1, #1
L___Lib_FAT32_STM32_M3_M4_M7_alt_isName83Character36:
0x0D32	0xB2C8    UXTB	R0, R1
;__Lib_FAT32_STM32_M3_M4_M7.c, 261 :: 		
L_end_alt_isName83Character:
0x0D34	0xF8DDE000  LDR	LR, [SP, #0]
0x0D38	0xB001    ADD	SP, SP, #4
0x0D3A	0x4770    BX	LR
; end of __Lib_FAT32_STM32_M3_M4_M7_alt_isName83Character
__Lib_FAT32_STM32_M3_M4_M7_alt_isdigit:
;__Lib_FAT32_STM32_M3_M4_M7.c, 233 :: 		
; character start address is: 0 (R0)
0x08CC	0xB081    SUB	SP, SP, #4
; character end address is: 0 (R0)
; character start address is: 0 (R0)
;__Lib_FAT32_STM32_M3_M4_M7.c, 234 :: 		
0x08CE	0x2839    CMP	R0, #57
0x08D0	0xD803    BHI	L___Lib_FAT32_STM32_M3_M4_M7_alt_isdigit25
0x08D2	0x2830    CMP	R0, #48
0x08D4	0xD301    BCC	L___Lib_FAT32_STM32_M3_M4_M7_alt_isdigit25
; character end address is: 0 (R0)
0x08D6	0x2101    MOVS	R1, #1
0x08D8	0xE000    B	L___Lib_FAT32_STM32_M3_M4_M7_alt_isdigit24
L___Lib_FAT32_STM32_M3_M4_M7_alt_isdigit25:
0x08DA	0x2100    MOVS	R1, #0
L___Lib_FAT32_STM32_M3_M4_M7_alt_isdigit24:
0x08DC	0xB2C8    UXTB	R0, R1
;__Lib_FAT32_STM32_M3_M4_M7.c, 235 :: 		
L_end_alt_isdigit:
0x08DE	0xB001    ADD	SP, SP, #4
0x08E0	0x4770    BX	LR
; end of __Lib_FAT32_STM32_M3_M4_M7_alt_isdigit
__Lib_FAT32_STM32_M3_M4_M7_alt_isupper:
;__Lib_FAT32_STM32_M3_M4_M7.c, 229 :: 		
; character start address is: 0 (R0)
0x08B4	0xB081    SUB	SP, SP, #4
; character end address is: 0 (R0)
; character start address is: 0 (R0)
;__Lib_FAT32_STM32_M3_M4_M7.c, 230 :: 		
0x08B6	0x285A    CMP	R0, #90
0x08B8	0xD803    BHI	L___Lib_FAT32_STM32_M3_M4_M7_alt_isupper23
0x08BA	0x2841    CMP	R0, #65
0x08BC	0xD301    BCC	L___Lib_FAT32_STM32_M3_M4_M7_alt_isupper23
; character end address is: 0 (R0)
0x08BE	0x2101    MOVS	R1, #1
0x08C0	0xE000    B	L___Lib_FAT32_STM32_M3_M4_M7_alt_isupper22
L___Lib_FAT32_STM32_M3_M4_M7_alt_isupper23:
0x08C2	0x2100    MOVS	R1, #0
L___Lib_FAT32_STM32_M3_M4_M7_alt_isupper22:
0x08C4	0xB2C8    UXTB	R0, R1
;__Lib_FAT32_STM32_M3_M4_M7.c, 231 :: 		
L_end_alt_isupper:
0x08C6	0xB001    ADD	SP, SP, #4
0x08C8	0x4770    BX	LR
; end of __Lib_FAT32_STM32_M3_M4_M7_alt_isupper
__Lib_FAT32_STM32_M3_M4_M7_alt_islower:
;__Lib_FAT32_STM32_M3_M4_M7.c, 225 :: 		
; character start address is: 0 (R0)
0x090C	0xB081    SUB	SP, SP, #4
; character end address is: 0 (R0)
; character start address is: 0 (R0)
;__Lib_FAT32_STM32_M3_M4_M7.c, 226 :: 		
0x090E	0x287A    CMP	R0, #122
0x0910	0xD803    BHI	L___Lib_FAT32_STM32_M3_M4_M7_alt_islower21
0x0912	0x2861    CMP	R0, #97
0x0914	0xD301    BCC	L___Lib_FAT32_STM32_M3_M4_M7_alt_islower21
; character end address is: 0 (R0)
0x0916	0x2101    MOVS	R1, #1
0x0918	0xE000    B	L___Lib_FAT32_STM32_M3_M4_M7_alt_islower20
L___Lib_FAT32_STM32_M3_M4_M7_alt_islower21:
0x091A	0x2100    MOVS	R1, #0
L___Lib_FAT32_STM32_M3_M4_M7_alt_islower20:
0x091C	0xB2C8    UXTB	R0, R1
;__Lib_FAT32_STM32_M3_M4_M7.c, 227 :: 		
L_end_alt_islower:
0x091E	0xB001    ADD	SP, SP, #4
0x0920	0x4770    BX	LR
; end of __Lib_FAT32_STM32_M3_M4_M7_alt_islower
__Lib_FAT32_STM32_M3_M4_M7_alt_isName83Specific:
;__Lib_FAT32_STM32_M3_M4_M7.c, 242 :: 		
; character start address is: 0 (R0)
0x08E4	0xB081    SUB	SP, SP, #4
; character end address is: 0 (R0)
; character start address is: 0 (R0)
;__Lib_FAT32_STM32_M3_M4_M7.c, 244 :: 		
; i start address is: 8 (R2)
0x08E6	0x2200    MOVS	R2, #0
; i end address is: 8 (R2)
L___Lib_FAT32_STM32_M3_M4_M7_alt_isName83Specific28:
; i start address is: 8 (R2)
; character start address is: 0 (R0)
; character end address is: 0 (R0)
0x08E8	0x2A11    CMP	R2, #17
0x08EA	0xD209    BCS	L___Lib_FAT32_STM32_M3_M4_M7_alt_isName83Specific29
; character end address is: 0 (R0)
;__Lib_FAT32_STM32_M3_M4_M7.c, 245 :: 		
; character start address is: 0 (R0)
0x08EC	0x4906    LDR	R1, [PC, #24]
0x08EE	0x1889    ADDS	R1, R1, R2
0x08F0	0x7809    LDRB	R1, [R1, #0]
0x08F2	0x4281    CMP	R1, R0
0x08F4	0xD101    BNE	L___Lib_FAT32_STM32_M3_M4_M7_alt_isName83Specific31
; character end address is: 0 (R0)
; i end address is: 8 (R2)
;__Lib_FAT32_STM32_M3_M4_M7.c, 246 :: 		
0x08F6	0x2001    MOVS	R0, #1
0x08F8	0xE003    B	L_end_alt_isName83Specific
L___Lib_FAT32_STM32_M3_M4_M7_alt_isName83Specific31:
;__Lib_FAT32_STM32_M3_M4_M7.c, 244 :: 		
; i start address is: 8 (R2)
; character start address is: 0 (R0)
0x08FA	0x1C52    ADDS	R2, R2, #1
0x08FC	0xB2D2    UXTB	R2, R2
;__Lib_FAT32_STM32_M3_M4_M7.c, 246 :: 		
; character end address is: 0 (R0)
; i end address is: 8 (R2)
0x08FE	0xE7F3    B	L___Lib_FAT32_STM32_M3_M4_M7_alt_isName83Specific28
L___Lib_FAT32_STM32_M3_M4_M7_alt_isName83Specific29:
;__Lib_FAT32_STM32_M3_M4_M7.c, 247 :: 		
0x0900	0x2000    MOVS	R0, #0
;__Lib_FAT32_STM32_M3_M4_M7.c, 248 :: 		
L_end_alt_isName83Specific:
0x0902	0xB001    ADD	SP, SP, #4
0x0904	0x4770    BX	LR
0x0906	0xBF00    NOP
0x0908	0xEC120001  	__Lib_FAT32_STM32_M3_M4_M7_name83specific+0
; end of __Lib_FAT32_STM32_M3_M4_M7_alt_isName83Specific
__Lib_FAT32_STM32_M3_M4_M7_alt_toLower:
;__Lib_FAT32_STM32_M3_M4_M7.c, 368 :: 		
; character start address is: 0 (R0)
0x0AE8	0xB081    SUB	SP, SP, #4
; character end address is: 0 (R0)
; character start address is: 0 (R0)
;__Lib_FAT32_STM32_M3_M4_M7.c, 369 :: 		
0x0AEA	0x285A    CMP	R0, #90
0x0AEC	0xD805    BHI	L___Lib_FAT32_STM32_M3_M4_M7_alt_toLower1206
0x0AEE	0x2841    CMP	R0, #65
0x0AF0	0xD304    BCC	L___Lib_FAT32_STM32_M3_M4_M7_alt_toLower1207
L___Lib_FAT32_STM32_M3_M4_M7_alt_toLower1203:
;__Lib_FAT32_STM32_M3_M4_M7.c, 370 :: 		
0x0AF2	0xF0400120  ORR	R1, R0, #32
0x0AF6	0xB2C8    UXTB	R0, R1
; character end address is: 0 (R0)
;__Lib_FAT32_STM32_M3_M4_M7.c, 369 :: 		
0x0AF8	0xE7FF    B	L___Lib_FAT32_STM32_M3_M4_M7_alt_toLower1205
L___Lib_FAT32_STM32_M3_M4_M7_alt_toLower1206:
L___Lib_FAT32_STM32_M3_M4_M7_alt_toLower1205:
; character start address is: 0 (R0)
; character end address is: 0 (R0)
0x0AFA	0xE7FF    B	L___Lib_FAT32_STM32_M3_M4_M7_alt_toLower1204
L___Lib_FAT32_STM32_M3_M4_M7_alt_toLower1207:
L___Lib_FAT32_STM32_M3_M4_M7_alt_toLower1204:
;__Lib_FAT32_STM32_M3_M4_M7.c, 371 :: 		
; character start address is: 0 (R0)
; character end address is: 0 (R0)
;__Lib_FAT32_STM32_M3_M4_M7.c, 372 :: 		
L_end_alt_toLower:
0x0AFC	0xB001    ADD	SP, SP, #4
0x0AFE	0x4770    BX	LR
; end of __Lib_FAT32_STM32_M3_M4_M7_alt_toLower
__Lib_FAT32_STM32_M3_M4_M7_LE_calculateChecksum:
;__Lib_FAT32_STM32_M3_M4_M7.c, 631 :: 		
; name83 start address is: 0 (R0)
0x1658	0xB081    SUB	SP, SP, #4
; name83 end address is: 0 (R0)
; name83 start address is: 0 (R0)
;__Lib_FAT32_STM32_M3_M4_M7.c, 633 :: 		
; i start address is: 12 (R3)
0x165A	0x2300    MOVS	R3, #0
; chksum start address is: 16 (R4)
0x165C	0x2400    MOVS	R4, #0
; chksum end address is: 16 (R4)
; i end address is: 12 (R3)
L___Lib_FAT32_STM32_M3_M4_M7_LE_calculateChecksum129:
; chksum start address is: 16 (R4)
; i start address is: 12 (R3)
; name83 start address is: 0 (R0)
; name83 end address is: 0 (R0)
0x165E	0x2B0B    CMP	R3, #11
0x1660	0xD212    BCS	L___Lib_FAT32_STM32_M3_M4_M7_LE_calculateChecksum130
; name83 end address is: 0 (R0)
;__Lib_FAT32_STM32_M3_M4_M7.c, 634 :: 		
; name83 start address is: 0 (R0)
0x1662	0xF0040101  AND	R1, R4, #1
0x1666	0xB2C9    UXTB	R1, R1
0x1668	0x01CA    LSLS	R2, R1, #7
0x166A	0xB292    UXTH	R2, R2
0x166C	0xF00401FE  AND	R1, R4, #254
0x1670	0xB2C9    UXTB	R1, R1
; chksum end address is: 16 (R4)
0x1672	0x0849    LSRS	R1, R1, #1
0x1674	0xB2C9    UXTB	R1, R1
0x1676	0x430A    ORRS	R2, R1
0x1678	0xB292    UXTH	R2, R2
0x167A	0x18C1    ADDS	R1, R0, R3
0x167C	0x7809    LDRB	R1, [R1, #0]
0x167E	0x1851    ADDS	R1, R2, R1
; chksum start address is: 16 (R4)
0x1680	0xB2CC    UXTB	R4, R1
;__Lib_FAT32_STM32_M3_M4_M7.c, 633 :: 		
0x1682	0x1C5B    ADDS	R3, R3, #1
0x1684	0xB2DB    UXTB	R3, R3
;__Lib_FAT32_STM32_M3_M4_M7.c, 635 :: 		
; name83 end address is: 0 (R0)
; i end address is: 12 (R3)
0x1686	0xE7EA    B	L___Lib_FAT32_STM32_M3_M4_M7_LE_calculateChecksum129
L___Lib_FAT32_STM32_M3_M4_M7_LE_calculateChecksum130:
;__Lib_FAT32_STM32_M3_M4_M7.c, 636 :: 		
0x1688	0xB2E0    UXTB	R0, R4
; chksum end address is: 16 (R4)
;__Lib_FAT32_STM32_M3_M4_M7.c, 637 :: 		
L_end_LE_calculateChecksum:
0x168A	0xB001    ADD	SP, SP, #4
0x168C	0x4770    BX	LR
; end of __Lib_FAT32_STM32_M3_M4_M7_LE_calculateChecksum
__Lib_FAT32_STM32_M3_M4_M7_LE_getName:
;__Lib_FAT32_STM32_M3_M4_M7.c, 530 :: 		
; name start address is: 4 (R1)
; pLE start address is: 0 (R0)
0x15CC	0xB081    SUB	SP, SP, #4
; name end address is: 4 (R1)
; pLE end address is: 0 (R0)
; pLE start address is: 0 (R0)
; name start address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 531 :: 		
0x15CE	0x1C42    ADDS	R2, R0, #1
0x15D0	0x7812    LDRB	R2, [R2, #0]
0x15D2	0x700A    STRB	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 532 :: 		
0x15D4	0x1C4B    ADDS	R3, R1, #1
0x15D6	0x1CC2    ADDS	R2, R0, #3
0x15D8	0x7812    LDRB	R2, [R2, #0]
0x15DA	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 533 :: 		
0x15DC	0x1C8B    ADDS	R3, R1, #2
0x15DE	0x1D42    ADDS	R2, R0, #5
0x15E0	0x7812    LDRB	R2, [R2, #0]
0x15E2	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 534 :: 		
0x15E4	0x1CCB    ADDS	R3, R1, #3
0x15E6	0x1DC2    ADDS	R2, R0, #7
0x15E8	0x7812    LDRB	R2, [R2, #0]
0x15EA	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 535 :: 		
0x15EC	0x1D0B    ADDS	R3, R1, #4
0x15EE	0xF2000209  ADDW	R2, R0, #9
0x15F2	0x7812    LDRB	R2, [R2, #0]
0x15F4	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 536 :: 		
0x15F6	0x1D4B    ADDS	R3, R1, #5
0x15F8	0xF200020E  ADDW	R2, R0, #14
0x15FC	0x7812    LDRB	R2, [R2, #0]
0x15FE	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 537 :: 		
0x1600	0x1D8B    ADDS	R3, R1, #6
0x1602	0xF2000210  ADDW	R2, R0, #16
0x1606	0x7812    LDRB	R2, [R2, #0]
0x1608	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 538 :: 		
0x160A	0x1DCB    ADDS	R3, R1, #7
0x160C	0xF2000212  ADDW	R2, R0, #18
0x1610	0x7812    LDRB	R2, [R2, #0]
0x1612	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 539 :: 		
0x1614	0xF2010308  ADDW	R3, R1, #8
0x1618	0xF2000214  ADDW	R2, R0, #20
0x161C	0x7812    LDRB	R2, [R2, #0]
0x161E	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 540 :: 		
0x1620	0xF2010309  ADDW	R3, R1, #9
0x1624	0xF2000216  ADDW	R2, R0, #22
0x1628	0x7812    LDRB	R2, [R2, #0]
0x162A	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 541 :: 		
0x162C	0xF201030A  ADDW	R3, R1, #10
0x1630	0xF2000218  ADDW	R2, R0, #24
0x1634	0x7812    LDRB	R2, [R2, #0]
0x1636	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 542 :: 		
0x1638	0xF201030B  ADDW	R3, R1, #11
0x163C	0xF200021C  ADDW	R2, R0, #28
0x1640	0x7812    LDRB	R2, [R2, #0]
0x1642	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 543 :: 		
0x1644	0xF201030C  ADDW	R3, R1, #12
; name end address is: 4 (R1)
0x1648	0xF200021E  ADDW	R2, R0, #30
; pLE end address is: 0 (R0)
0x164C	0x7812    LDRB	R2, [R2, #0]
0x164E	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 544 :: 		
0x1650	0x2000    MOVS	R0, #0
0x1652	0xB240    SXTB	R0, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 545 :: 		
L_end_LE_getName:
0x1654	0xB001    ADD	SP, SP, #4
0x1656	0x4770    BX	LR
; end of __Lib_FAT32_STM32_M3_M4_M7_LE_getName
__Lib_FAT32_STM32_M3_M4_M7_DE_getCTime:
;__Lib_FAT32_STM32_M3_M4_M7.c, 952 :: 		
; pDE start address is: 0 (R0)
0x45DC	0xB081    SUB	SP, SP, #4
0x45DE	0xF8CDE000  STR	LR, [SP, #0]
0x45E2	0x4603    MOV	R3, R0
; pDE end address is: 0 (R0)
; pDE start address is: 12 (R3)
;__Lib_FAT32_STM32_M3_M4_M7.c, 953 :: 		
0x45E4	0xF203010E  ADDW	R1, R3, #14
0x45E8	0x4608    MOV	R0, R1
0x45EA	0xF7FDF8F1  BL	__Lib_FAT32_STM32_M3_M4_M7_UI16+0
0x45EE	0x0AC1    LSRS	R1, R0, #11
0x45F0	0xB289    UXTH	R1, R1
0x45F2	0xF001021F  AND	R2, R1, #31
0x45F6	0x4920    LDR	R1, [PC, #128]
0x45F8	0x700A    STRB	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 954 :: 		
0x45FA	0xF203010E  ADDW	R1, R3, #14
0x45FE	0x4608    MOV	R0, R1
0x4600	0xF7FDF8E6  BL	__Lib_FAT32_STM32_M3_M4_M7_UI16+0
0x4604	0x0941    LSRS	R1, R0, #5
0x4606	0xB289    UXTH	R1, R1
0x4608	0xF001023F  AND	R2, R1, #63
0x460C	0x491B    LDR	R1, [PC, #108]
0x460E	0x700A    STRB	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 955 :: 		
0x4610	0xF203010E  ADDW	R1, R3, #14
0x4614	0x4608    MOV	R0, R1
0x4616	0xF7FDF8DB  BL	__Lib_FAT32_STM32_M3_M4_M7_UI16+0
0x461A	0x0041    LSLS	R1, R0, #1
0x461C	0xB289    UXTH	R1, R1
0x461E	0xF001023F  AND	R2, R1, #63
0x4622	0x4917    LDR	R1, [PC, #92]
0x4624	0x700A    STRB	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 957 :: 		
0x4626	0xF2030110  ADDW	R1, R3, #16
0x462A	0x4608    MOV	R0, R1
0x462C	0xF7FDF8D0  BL	__Lib_FAT32_STM32_M3_M4_M7_UI16+0
0x4630	0x0A41    LSRS	R1, R0, #9
0x4632	0xB289    UXTH	R1, R1
0x4634	0xF001017F  AND	R1, R1, #127
0x4638	0xB289    UXTH	R1, R1
0x463A	0x4A12    LDR	R2, [PC, #72]
0x463C	0x8011    STRH	R1, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 958 :: 		
0x463E	0xF20171BC  ADDW	R1, R1, #1980
0x4642	0x8011    STRH	R1, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 959 :: 		
0x4644	0xF2030110  ADDW	R1, R3, #16
0x4648	0x4608    MOV	R0, R1
0x464A	0xF7FDF8C1  BL	__Lib_FAT32_STM32_M3_M4_M7_UI16+0
0x464E	0x0941    LSRS	R1, R0, #5
0x4650	0xB289    UXTH	R1, R1
0x4652	0xF001020F  AND	R2, R1, #15
0x4656	0x490C    LDR	R1, [PC, #48]
0x4658	0x700A    STRB	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 960 :: 		
0x465A	0xF2030110  ADDW	R1, R3, #16
; pDE end address is: 12 (R3)
0x465E	0x4608    MOV	R0, R1
0x4660	0xF7FDF8B6  BL	__Lib_FAT32_STM32_M3_M4_M7_UI16+0
0x4664	0xF000021F  AND	R2, R0, #31
0x4668	0x4908    LDR	R1, [PC, #32]
0x466A	0x700A    STRB	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 962 :: 		
0x466C	0x2000    MOVS	R0, #0
0x466E	0xB240    SXTB	R0, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 963 :: 		
L_end_DE_getCTime:
0x4670	0xF8DDE000  LDR	LR, [SP, #0]
0x4674	0xB001    ADD	SP, SP, #4
0x4676	0x4770    BX	LR
0x4678	0xC8882000  	__Lib_FAT32_STM32_M3_M4_M7___CT+4
0x467C	0xC8892000  	__Lib_FAT32_STM32_M3_M4_M7___CT+5
0x4680	0xC88A2000  	__Lib_FAT32_STM32_M3_M4_M7___CT+6
0x4684	0xC8842000  	__Lib_FAT32_STM32_M3_M4_M7___CT+0
0x4688	0xC8862000  	__Lib_FAT32_STM32_M3_M4_M7___CT+2
0x468C	0xC8872000  	__Lib_FAT32_STM32_M3_M4_M7___CT+3
; end of __Lib_FAT32_STM32_M3_M4_M7_DE_getCTime
__Lib_FAT32_STM32_M3_M4_M7_DE_getMTime:
;__Lib_FAT32_STM32_M3_M4_M7.c, 964 :: 		
; pDE start address is: 0 (R0)
0x4690	0xB081    SUB	SP, SP, #4
0x4692	0xF8CDE000  STR	LR, [SP, #0]
0x4696	0x4603    MOV	R3, R0
; pDE end address is: 0 (R0)
; pDE start address is: 12 (R3)
;__Lib_FAT32_STM32_M3_M4_M7.c, 965 :: 		
0x4698	0xF2030116  ADDW	R1, R3, #22
0x469C	0x4608    MOV	R0, R1
0x469E	0xF7FDF897  BL	__Lib_FAT32_STM32_M3_M4_M7_UI16+0
0x46A2	0x0AC1    LSRS	R1, R0, #11
0x46A4	0xB289    UXTH	R1, R1
0x46A6	0xF001021F  AND	R2, R1, #31
0x46AA	0x4920    LDR	R1, [PC, #128]
0x46AC	0x700A    STRB	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 966 :: 		
0x46AE	0xF2030116  ADDW	R1, R3, #22
0x46B2	0x4608    MOV	R0, R1
0x46B4	0xF7FDF88C  BL	__Lib_FAT32_STM32_M3_M4_M7_UI16+0
0x46B8	0x0941    LSRS	R1, R0, #5
0x46BA	0xB289    UXTH	R1, R1
0x46BC	0xF001023F  AND	R2, R1, #63
0x46C0	0x491B    LDR	R1, [PC, #108]
0x46C2	0x700A    STRB	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 967 :: 		
0x46C4	0xF2030116  ADDW	R1, R3, #22
0x46C8	0x4608    MOV	R0, R1
0x46CA	0xF7FDF881  BL	__Lib_FAT32_STM32_M3_M4_M7_UI16+0
0x46CE	0x0041    LSLS	R1, R0, #1
0x46D0	0xB289    UXTH	R1, R1
0x46D2	0xF001023F  AND	R2, R1, #63
0x46D6	0x4917    LDR	R1, [PC, #92]
0x46D8	0x700A    STRB	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 969 :: 		
0x46DA	0xF2030118  ADDW	R1, R3, #24
0x46DE	0x4608    MOV	R0, R1
0x46E0	0xF7FDF876  BL	__Lib_FAT32_STM32_M3_M4_M7_UI16+0
0x46E4	0x0A41    LSRS	R1, R0, #9
0x46E6	0xB289    UXTH	R1, R1
0x46E8	0xF001017F  AND	R1, R1, #127
0x46EC	0xB289    UXTH	R1, R1
0x46EE	0x4A12    LDR	R2, [PC, #72]
0x46F0	0x8011    STRH	R1, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 970 :: 		
0x46F2	0xF20171BC  ADDW	R1, R1, #1980
0x46F6	0x8011    STRH	R1, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 971 :: 		
0x46F8	0xF2030118  ADDW	R1, R3, #24
0x46FC	0x4608    MOV	R0, R1
0x46FE	0xF7FDF867  BL	__Lib_FAT32_STM32_M3_M4_M7_UI16+0
0x4702	0x0941    LSRS	R1, R0, #5
0x4704	0xB289    UXTH	R1, R1
0x4706	0xF001020F  AND	R2, R1, #15
0x470A	0x490C    LDR	R1, [PC, #48]
0x470C	0x700A    STRB	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 972 :: 		
0x470E	0xF2030118  ADDW	R1, R3, #24
; pDE end address is: 12 (R3)
0x4712	0x4608    MOV	R0, R1
0x4714	0xF7FDF85C  BL	__Lib_FAT32_STM32_M3_M4_M7_UI16+0
0x4718	0xF000021F  AND	R2, R0, #31
0x471C	0x4908    LDR	R1, [PC, #32]
0x471E	0x700A    STRB	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 974 :: 		
0x4720	0x2000    MOVS	R0, #0
0x4722	0xB240    SXTB	R0, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 975 :: 		
L_end_DE_getMTime:
0x4724	0xF8DDE000  LDR	LR, [SP, #0]
0x4728	0xB001    ADD	SP, SP, #4
0x472A	0x4770    BX	LR
0x472C	0xC8902000  	__Lib_FAT32_STM32_M3_M4_M7___MT+4
0x4730	0xC8912000  	__Lib_FAT32_STM32_M3_M4_M7___MT+5
0x4734	0xC8922000  	__Lib_FAT32_STM32_M3_M4_M7___MT+6
0x4738	0xC88C2000  	__Lib_FAT32_STM32_M3_M4_M7___MT+0
0x473C	0xC88E2000  	__Lib_FAT32_STM32_M3_M4_M7___MT+2
0x4740	0xC88F2000  	__Lib_FAT32_STM32_M3_M4_M7___MT+3
; end of __Lib_FAT32_STM32_M3_M4_M7_DE_getMTime
__Lib_FAT32_STM32_M3_M4_M7_readMSector:
;__Lib_FAT32_STM32_M3_M4_M7.c, 449 :: 		
0x48CC	0xB081    SUB	SP, SP, #4
0x48CE	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 450 :: 		
0x48D2	0x4814    LDR	R0, [PC, #80]
0x48D4	0x7800    LDRB	R0, [R0, #0]
0x48D6	0x2802    CMP	R0, #2
0x48D8	0xD105    BNE	L___Lib_FAT32_STM32_M3_M4_M7_readMSector95
;__Lib_FAT32_STM32_M3_M4_M7.c, 451 :: 		
0x48DA	0x4813    LDR	R0, [PC, #76]
0x48DC	0x6800    LDR	R0, [R0, #0]
0x48DE	0x1C40    ADDS	R0, R0, #1
0x48E0	0xF000FC04  BL	__Lib_FAT32_STM32_M3_M4_M7_readMStart+0
0x48E4	0xE01A    B	L_end_readMSector
;__Lib_FAT32_STM32_M3_M4_M7.c, 452 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_readMSector95:
0x48E6	0x480F    LDR	R0, [PC, #60]
0x48E8	0x7800    LDRB	R0, [R0, #0]
0x48EA	0xB930    CBNZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_readMSector97
;__Lib_FAT32_STM32_M3_M4_M7.c, 453 :: 		
0x48EC	0x21FF    MOVS	R1, #-1
0x48EE	0xB249    SXTB	R1, R1
0x48F0	0x480E    LDR	R0, [PC, #56]
0x48F2	0x7001    STRB	R1, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 454 :: 		
0x48F4	0x20FF    MOVS	R0, #-1
0x48F6	0xB240    SXTB	R0, R0
0x48F8	0xE010    B	L_end_readMSector
;__Lib_FAT32_STM32_M3_M4_M7.c, 455 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_readMSector97:
;__Lib_FAT32_STM32_M3_M4_M7.c, 457 :: 		
0x48FA	0x480D    LDR	R0, [PC, #52]
0x48FC	0xF7FDFD30  BL	_FAT32_Dev_Multi_Read_Sector+0
0x4900	0xB130    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_readMSector98
;__Lib_FAT32_STM32_M3_M4_M7.c, 458 :: 		
0x4902	0x21FF    MOVS	R1, #-1
0x4904	0xB249    SXTB	R1, R1
0x4906	0x4809    LDR	R0, [PC, #36]
0x4908	0x7001    STRB	R1, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 459 :: 		
0x490A	0x20FF    MOVS	R0, #-1
0x490C	0xB240    SXTB	R0, R0
0x490E	0xE005    B	L_end_readMSector
;__Lib_FAT32_STM32_M3_M4_M7.c, 460 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_readMSector98:
;__Lib_FAT32_STM32_M3_M4_M7.c, 469 :: 		
0x4910	0x4905    LDR	R1, [PC, #20]
0x4912	0x6808    LDR	R0, [R1, #0]
0x4914	0x1C40    ADDS	R0, R0, #1
0x4916	0x6008    STR	R0, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 472 :: 		
0x4918	0x2000    MOVS	R0, #0
0x491A	0xB240    SXTB	R0, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 473 :: 		
L_end_readMSector:
0x491C	0xF8DDE000  LDR	LR, [SP, #0]
0x4920	0xB001    ADD	SP, SP, #4
0x4922	0x4770    BX	LR
0x4924	0xC8672000  	__Lib_FAT32_STM32_M3_M4_M7_fCardMultiReadMode+0
0x4928	0x81E42000  	_f32_sector+0
0x492C	0xC8162000  	__Lib_FAT32_STM32_M3_M4_M7___error+0
0x4930	0x81E82000  	_f32_sector+4
; end of __Lib_FAT32_STM32_M3_M4_M7_readMSector
__Lib_FAT32_STM32_M3_M4_M7_alt_strlen:
;__Lib_FAT32_STM32_M3_M4_M7.c, 179 :: 		
; s start address is: 0 (R0)
0x898C	0xB081    SUB	SP, SP, #4
0x898E	0x4601    MOV	R1, R0
; s end address is: 0 (R0)
; s start address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 182 :: 		
; cp start address is: 0 (R0)
0x8990	0x4608    MOV	R0, R1
; s end address is: 4 (R1)
; cp end address is: 0 (R0)
0x8992	0x460B    MOV	R3, R1
;__Lib_FAT32_STM32_M3_M4_M7.c, 183 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_alt_strlen7:
; cp start address is: 0 (R0)
; s start address is: 12 (R3)
0x8994	0x4602    MOV	R2, R0
0x8996	0x1C40    ADDS	R0, R0, #1
0x8998	0x7811    LDRB	R1, [R2, #0]
0x899A	0xB101    CBZ	R1, L___Lib_FAT32_STM32_M3_M4_M7_alt_strlen8
;__Lib_FAT32_STM32_M3_M4_M7.c, 184 :: 		
0x899C	0xE7FA    B	L___Lib_FAT32_STM32_M3_M4_M7_alt_strlen7
L___Lib_FAT32_STM32_M3_M4_M7_alt_strlen8:
;__Lib_FAT32_STM32_M3_M4_M7.c, 185 :: 		
0x899E	0x1AC1    SUB	R1, R0, R3
; s end address is: 12 (R3)
; cp end address is: 0 (R0)
0x89A0	0x1E49    SUBS	R1, R1, #1
0x89A2	0xB208    SXTH	R0, R1
;__Lib_FAT32_STM32_M3_M4_M7.c, 186 :: 		
L_end_alt_strlen:
0x89A4	0xB001    ADD	SP, SP, #4
0x89A6	0x4770    BX	LR
; end of __Lib_FAT32_STM32_M3_M4_M7_alt_strlen
_FAT32_Open:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3759 :: 		
0xE190	0xB0DE    SUB	SP, SP, #376
0xE192	0xF8CDE000  STR	LR, [SP, #0]
0xE196	0x905C    STR	R0, [SP, #368]
0xE198	0xF88D1174  STRB	R1, [SP, #372]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3769 :: 		
0xE19C	0x2200    MOVS	R2, #0
0xE19E	0xF88D216F  STRB	R2, [SP, #367]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3770 :: 		
0xE1A2	0xAA04    ADD	R2, SP, #16
0xE1A4	0x4611    MOV	R1, R2
0xE1A6	0x985C    LDR	R0, [SP, #368]
0xE1A8	0xF7FAFB42  BL	__Lib_FAT32_STM32_M3_M4_M7_FAT32_Exist+0
0xE1AC	0x2801    CMP	R0, #1
0xE1AE	0xF00080F6  BEQ	L_FAT32_Open869
;__Lib_FAT32_STM32_M3_M4_M7.c, 3772 :: 		
0xE1B2	0xAA58    ADD	R2, SP, #352
0xE1B4	0x4611    MOV	R1, R2
0xE1B6	0x985C    LDR	R0, [SP, #368]
0xE1B8	0xF7FAFC22  BL	__Lib_FAT32_STM32_M3_M4_M7_fileNameToName83+0
0xE1BC	0xF1B03FFF  CMP	R0, #-1
0xE1C0	0xD102    BNE	L_FAT32_Open870
;__Lib_FAT32_STM32_M3_M4_M7.c, 3773 :: 		
0xE1C2	0x20FF    MOVS	R0, #-1
0xE1C4	0xB240    SXTB	R0, R0
0xE1C6	0xE171    B	L_end_FAT32_Open
L_FAT32_Open870:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3775 :: 		
0xE1C8	0x985C    LDR	R0, [SP, #368]
0xE1CA	0xF7FAFBDF  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_strlen+0
0xE1CE	0xB280    UXTH	R0, R0
0xE1D0	0xF7FAFBFE  BL	__Lib_FAT32_STM32_M3_M4_M7_isNotToLong+0
0xE1D4	0xB110    CBZ	R0, L_FAT32_Open871
;__Lib_FAT32_STM32_M3_M4_M7.c, 3776 :: 		
0xE1D6	0x20FF    MOVS	R0, #-1
0xE1D8	0xB240    SXTB	R0, R0
0xE1DA	0xE167    B	L_end_FAT32_Open
L_FAT32_Open871:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3778 :: 		
0xE1DC	0xF89D2174  LDRB	R2, [SP, #372]
0xE1E0	0xF0020206  AND	R2, R2, #6
0xE1E4	0xB2D2    UXTB	R2, R2
0xE1E6	0x2A00    CMP	R2, #0
0xE1E8	0xF00080D2  BEQ	L_FAT32_Open872
;__Lib_FAT32_STM32_M3_M4_M7.c, 3780 :: 		
0xE1EC	0x985C    LDR	R0, [SP, #368]
0xE1EE	0xF7F6FBDB  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_isLFN+0
0xE1F2	0x2800    CMP	R0, #0
0xE1F4	0xF000808C  BEQ	L_FAT32_Open873
;__Lib_FAT32_STM32_M3_M4_M7.c, 3781 :: 		
0xE1F8	0x2301    MOVS	R3, #1
0xE1FA	0x4AAE    LDR	R2, [PC, #696]
0xE1FC	0x7013    STRB	R3, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3782 :: 		
0xE1FE	0x985C    LDR	R0, [SP, #368]
0xE200	0xF7FAF9B2  BL	__Lib_FAT32_STM32_M3_M4_M7_LE_needNodes+0
0xE204	0xF88D016C  STRB	R0, [SP, #364]
0xE208	0xF88D016E  STRB	R0, [SP, #366]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3783 :: 		
0xE20C	0xAA58    ADD	R2, SP, #352
0xE20E	0x4610    MOV	R0, R2
0xE210	0xF7F3FA22  BL	__Lib_FAT32_STM32_M3_M4_M7_LE_calculateChecksum+0
0xE214	0xF88D016D  STRB	R0, [SP, #365]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3785 :: 		
0xE218	0xAC03    ADD	R4, SP, #12
0xE21A	0xAB02    ADD	R3, SP, #8
0xE21C	0xF89D216C  LDRB	R2, [SP, #364]
0xE220	0x1C52    ADDS	R2, R2, #1
0xE222	0x4619    MOV	R1, R3
0xE224	0xB2D0    UXTB	R0, R2
0xE226	0x4622    MOV	R2, R4
0xE228	0xF7FAF9BA  BL	__Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes+0
0xE22C	0xB110    CBZ	R0, L_FAT32_Open874
;__Lib_FAT32_STM32_M3_M4_M7.c, 3786 :: 		
0xE22E	0x20FF    MOVS	R0, #-1
0xE230	0xB240    SXTB	R0, R0
0xE232	0xE13B    B	L_end_FAT32_Open
;__Lib_FAT32_STM32_M3_M4_M7.c, 3787 :: 		
L_FAT32_Open874:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3789 :: 		
0xE234	0xF89D216C  LDRB	R2, [SP, #364]
0xE238	0xF88D216B  STRB	R2, [SP, #363]
L_FAT32_Open875:
0xE23C	0xF89D216B  LDRB	R2, [SP, #363]
0xE240	0x2A00    CMP	R2, #0
0xE242	0xD961    BLS	L_FAT32_Open876
;__Lib_FAT32_STM32_M3_M4_M7.c, 3790 :: 		
0xE244	0xAA50    ADD	R2, SP, #320
0xE246	0x2100    MOVS	R1, #0
0xE248	0x4610    MOV	R0, R2
0xE24A	0x2220    MOVS	R2, #32
0xE24C	0xB212    SXTH	R2, R2
0xE24E	0xF7F5FE6F  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_memset+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 3792 :: 		
0xE252	0xF89D216B  LDRB	R2, [SP, #363]
0xE256	0x1E53    SUBS	R3, R2, #1
0xE258	0xB21B    SXTH	R3, R3
0xE25A	0x220D    MOVS	R2, #13
0xE25C	0xB212    SXTH	R2, R2
0xE25E	0x4353    MULS	R3, R2, R3
0xE260	0xB21B    SXTH	R3, R3
0xE262	0x9A5C    LDR	R2, [SP, #368]
0xE264	0x18D3    ADDS	R3, R2, R3
0xE266	0xAA50    ADD	R2, SP, #320
0xE268	0x4619    MOV	R1, R3
0xE26A	0x4610    MOV	R0, R2
0xE26C	0xF7FAF8BA  BL	__Lib_FAT32_STM32_M3_M4_M7_LE_setName+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 3793 :: 		
0xE270	0xF89D316C  LDRB	R3, [SP, #364]
0xE274	0xF89D216E  LDRB	R2, [SP, #366]
0xE278	0x429A    CMP	R2, R3
0xE27A	0xD10E    BNE	L_FAT32_Open878
;__Lib_FAT32_STM32_M3_M4_M7.c, 3794 :: 		
0xE27C	0xF89D216E  LDRB	R2, [SP, #366]
0xE280	0xF0420340  ORR	R3, R2, #64
0xE284	0xAA50    ADD	R2, SP, #320
0xE286	0xB2D9    UXTB	R1, R3
0xE288	0x4610    MOV	R0, R2
0xE28A	0xF7FAFAC3  BL	__Lib_FAT32_STM32_M3_M4_M7_LE_setOrdinal+0
0xE28E	0xF89D216E  LDRB	R2, [SP, #366]
0xE292	0x1E52    SUBS	R2, R2, #1
0xE294	0xF88D216E  STRB	R2, [SP, #366]
0xE298	0xE00A    B	L_FAT32_Open879
L_FAT32_Open878:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3796 :: 		
0xE29A	0xAA50    ADD	R2, SP, #320
0xE29C	0xF89D116E  LDRB	R1, [SP, #366]
0xE2A0	0x4610    MOV	R0, R2
0xE2A2	0xF7FAFAB7  BL	__Lib_FAT32_STM32_M3_M4_M7_LE_setOrdinal+0
0xE2A6	0xF89D216E  LDRB	R2, [SP, #366]
0xE2AA	0x1E52    SUBS	R2, R2, #1
0xE2AC	0xF88D216E  STRB	R2, [SP, #366]
L_FAT32_Open879:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3798 :: 		
0xE2B0	0xAA50    ADD	R2, SP, #320
0xE2B2	0x210F    MOVS	R1, #15
0xE2B4	0x4610    MOV	R0, R2
0xE2B6	0xF7FAFAB3  BL	__Lib_FAT32_STM32_M3_M4_M7_LE_setAttribute+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 3799 :: 		
0xE2BA	0xAA50    ADD	R2, SP, #320
0xE2BC	0xF89D116D  LDRB	R1, [SP, #365]
0xE2C0	0x4610    MOV	R0, R2
0xE2C2	0xF7FAFA59  BL	__Lib_FAT32_STM32_M3_M4_M7_LE_setChecksum+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 3801 :: 		
0xE2C6	0xAA50    ADD	R2, SP, #320
0xE2C8	0x9B03    LDR	R3, [SP, #12]
0xE2CA	0x2100    MOVS	R1, #0
0xE2CC	0x4610    MOV	R0, R2
0xE2CE	0x9A02    LDR	R2, [SP, #8]
0xE2D0	0xF7FAFA5A  BL	__Lib_FAT32_STM32_M3_M4_M7_FAT32_MakeNode+0
0xE2D4	0xB128    CBZ	R0, L_FAT32_Open880
;__Lib_FAT32_STM32_M3_M4_M7.c, 3802 :: 		
0xE2D6	0x2300    MOVS	R3, #0
0xE2D8	0x4A76    LDR	R2, [PC, #472]
0xE2DA	0x7013    STRB	R3, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3803 :: 		
0xE2DC	0x20FF    MOVS	R0, #-1
0xE2DE	0xB240    SXTB	R0, R0
0xE2E0	0xE0E4    B	L_end_FAT32_Open
;__Lib_FAT32_STM32_M3_M4_M7.c, 3804 :: 		
L_FAT32_Open880:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3806 :: 		
0xE2E2	0x9A03    LDR	R2, [SP, #12]
0xE2E4	0x1C53    ADDS	R3, R2, #1
0xE2E6	0x9303    STR	R3, [SP, #12]
0xE2E8	0x4A73    LDR	R2, [PC, #460]
0xE2EA	0x6812    LDR	R2, [R2, #0]
0xE2EC	0x4293    CMP	R3, R2
0xE2EE	0xD105    BNE	L_FAT32_Open881
;__Lib_FAT32_STM32_M3_M4_M7.c, 3807 :: 		
0xE2F0	0x9802    LDR	R0, [SP, #8]
0xE2F2	0xF7F6FDD3  BL	__Lib_FAT32_STM32_M3_M4_M7_FAT_getEntry+0
0xE2F6	0x9002    STR	R0, [SP, #8]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3808 :: 		
0xE2F8	0x2200    MOVS	R2, #0
0xE2FA	0x9203    STR	R2, [SP, #12]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3809 :: 		
L_FAT32_Open881:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3789 :: 		
0xE2FC	0xF89D216B  LDRB	R2, [SP, #363]
0xE300	0x1E52    SUBS	R2, R2, #1
0xE302	0xF88D216B  STRB	R2, [SP, #363]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3810 :: 		
0xE306	0xE799    B	L_FAT32_Open875
L_FAT32_Open876:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3811 :: 		
0xE308	0x2300    MOVS	R3, #0
0xE30A	0x4A6A    LDR	R2, [PC, #424]
0xE30C	0x7013    STRB	R3, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3812 :: 		
0xE30E	0xE00D    B	L_FAT32_Open882
L_FAT32_Open873:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3813 :: 		
0xE310	0xAB03    ADD	R3, SP, #12
0xE312	0xAA02    ADD	R2, SP, #8
0xE314	0x4611    MOV	R1, R2
0xE316	0x461A    MOV	R2, R3
0xE318	0x2001    MOVS	R0, #1
0xE31A	0xF7FAF941  BL	__Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes+0
0xE31E	0xB110    CBZ	R0, L_FAT32_Open883
;__Lib_FAT32_STM32_M3_M4_M7.c, 3814 :: 		
0xE320	0x20FF    MOVS	R0, #-1
0xE322	0xB240    SXTB	R0, R0
0xE324	0xE0C2    B	L_end_FAT32_Open
;__Lib_FAT32_STM32_M3_M4_M7.c, 3815 :: 		
L_FAT32_Open883:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3816 :: 		
0xE326	0x2201    MOVS	R2, #1
0xE328	0xF88D216F  STRB	R2, [SP, #367]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3817 :: 		
L_FAT32_Open882:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3820 :: 		
0xE32C	0xAA48    ADD	R2, SP, #288
0xE32E	0x2100    MOVS	R1, #0
0xE330	0x4610    MOV	R0, R2
0xE332	0x2220    MOVS	R2, #32
0xE334	0xB212    SXTH	R2, R2
0xE336	0xF7F5FDFB  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_memset+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 3822 :: 		
0xE33A	0xAB58    ADD	R3, SP, #352
0xE33C	0xAA48    ADD	R2, SP, #288
0xE33E	0x4619    MOV	R1, R3
0xE340	0x4610    MOV	R0, R2
0xE342	0xF7FBFA71  BL	__Lib_FAT32_STM32_M3_M4_M7_DE_setNameExt+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 3823 :: 		
0xE346	0xF89D216F  LDRB	R2, [SP, #367]
0xE34A	0xB122    CBZ	R2, L_FAT32_Open884
;__Lib_FAT32_STM32_M3_M4_M7.c, 3824 :: 		
0xE34C	0xAA48    ADD	R2, SP, #288
0xE34E	0x995C    LDR	R1, [SP, #368]
0xE350	0x4610    MOV	R0, R2
0xE352	0xF7FBFA77  BL	__Lib_FAT32_STM32_M3_M4_M7_DE_setNTbyte+0
L_FAT32_Open884:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3825 :: 		
0xE356	0xAA48    ADD	R2, SP, #288
0xE358	0x2120    MOVS	R1, #32
0xE35A	0x4610    MOV	R0, R2
0xE35C	0xF7FBF9DA  BL	__Lib_FAT32_STM32_M3_M4_M7_DE_setAttrib+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 3830 :: 		
0xE360	0xAA48    ADD	R2, SP, #288
0xE362	0x9B03    LDR	R3, [SP, #12]
0xE364	0xF04F0100  MOV	R1, #0
0xE368	0x4610    MOV	R0, R2
0xE36A	0x9A02    LDR	R2, [SP, #8]
0xE36C	0xF7FAFA0C  BL	__Lib_FAT32_STM32_M3_M4_M7_FAT32_MakeNode+0
0xE370	0xB110    CBZ	R0, L_FAT32_Open885
;__Lib_FAT32_STM32_M3_M4_M7.c, 3831 :: 		
0xE372	0x20FF    MOVS	R0, #-1
0xE374	0xB240    SXTB	R0, R0
0xE376	0xE099    B	L_end_FAT32_Open
L_FAT32_Open885:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3833 :: 		
0xE378	0xAB04    ADD	R3, SP, #16
0xE37A	0xAA58    ADD	R2, SP, #352
0xE37C	0x4619    MOV	R1, R3
0xE37E	0x4610    MOV	R0, R2
0xE380	0xF7F4FE88  BL	__Lib_FAT32_STM32_M3_M4_M7_FAT32_Status+0
0xE384	0x2801    CMP	R0, #1
0xE386	0xD002    BEQ	L_FAT32_Open886
;__Lib_FAT32_STM32_M3_M4_M7.c, 3834 :: 		
0xE388	0x20FF    MOVS	R0, #-1
0xE38A	0xB240    SXTB	R0, R0
0xE38C	0xE08E    B	L_end_FAT32_Open
L_FAT32_Open886:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3835 :: 		
0xE38E	0xE006    B	L_FAT32_Open887
L_FAT32_Open872:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3836 :: 		
0xE390	0x23DF    MOVS	R3, #-33
0xE392	0xB25B    SXTB	R3, R3
0xE394	0x4A49    LDR	R2, [PC, #292]
0xE396	0x7013    STRB	R3, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3837 :: 		
0xE398	0x20FF    MOVS	R0, #-1
0xE39A	0xB240    SXTB	R0, R0
0xE39C	0xE086    B	L_end_FAT32_Open
;__Lib_FAT32_STM32_M3_M4_M7.c, 3838 :: 		
L_FAT32_Open887:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3839 :: 		
L_FAT32_Open869:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3842 :: 		
0xE39E	0xF89D210F  LDRB	R2, [SP, #271]
0xE3A2	0xF00202D8  AND	R2, R2, #216
0xE3A6	0xB2D2    UXTB	R2, R2
0xE3A8	0xB132    CBZ	R2, L_FAT32_Open888
;__Lib_FAT32_STM32_M3_M4_M7.c, 3843 :: 		
0xE3AA	0x23E1    MOVS	R3, #-31
0xE3AC	0xB25B    SXTB	R3, R3
0xE3AE	0x4A43    LDR	R2, [PC, #268]
0xE3B0	0x7013    STRB	R3, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3844 :: 		
0xE3B2	0x20FF    MOVS	R0, #-1
0xE3B4	0xB240    SXTB	R0, R0
0xE3B6	0xE079    B	L_end_FAT32_Open
;__Lib_FAT32_STM32_M3_M4_M7.c, 3845 :: 		
L_FAT32_Open888:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3847 :: 		
0xE3B8	0xF89D2174  LDRB	R2, [SP, #372]
0xE3BC	0xF0020206  AND	R2, R2, #6
0xE3C0	0xB2D2    UXTB	R2, R2
0xE3C2	0xB162    CBZ	R2, L_FAT32_Open889
;__Lib_FAT32_STM32_M3_M4_M7.c, 3848 :: 		
0xE3C4	0xF89D210F  LDRB	R2, [SP, #271]
0xE3C8	0xF0020201  AND	R2, R2, #1
0xE3CC	0xB2D2    UXTB	R2, R2
0xE3CE	0xB132    CBZ	R2, L_FAT32_Open890
;__Lib_FAT32_STM32_M3_M4_M7.c, 3849 :: 		
0xE3D0	0x23D7    MOVS	R3, #-41
0xE3D2	0xB25B    SXTB	R3, R3
0xE3D4	0x4A39    LDR	R2, [PC, #228]
0xE3D6	0x7013    STRB	R3, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3850 :: 		
0xE3D8	0x20FF    MOVS	R0, #-1
0xE3DA	0xB240    SXTB	R0, R0
0xE3DC	0xE066    B	L_end_FAT32_Open
;__Lib_FAT32_STM32_M3_M4_M7.c, 3851 :: 		
L_FAT32_Open890:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3852 :: 		
L_FAT32_Open889:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3854 :: 		
0xE3DE	0x2200    MOVS	R2, #0
0xE3E0	0xF88D216B  STRB	R2, [SP, #363]
L_FAT32_Open891:
0xE3E4	0xF89D216B  LDRB	R2, [SP, #363]
0xE3E8	0x2A04    CMP	R2, _FAT32_MAX_FILES
0xE3EA	0xD259    BCS	L_FAT32_Open892
;__Lib_FAT32_STM32_M3_M4_M7.c, 3855 :: 		
0xE3EC	0xF89D316B  LDRB	R3, [SP, #363]
0xE3F0	0x221C    MOVS	R2, #28
0xE3F2	0x4353    MULS	R3, R2, R3
0xE3F4	0x4A32    LDR	R2, [PC, #200]
0xE3F6	0x18D2    ADDS	R2, R2, R3
; pf start address is: 0 (R0)
0xE3F8	0x4610    MOV	R0, R2
;__Lib_FAT32_STM32_M3_M4_M7.c, 3857 :: 		
0xE3FA	0x3218    ADDS	R2, #24
0xE3FC	0x7812    LDRB	R2, [R2, #0]
0xE3FE	0x2A00    CMP	R2, #0
0xE400	0xD148    BNE	L_FAT32_Open894
;__Lib_FAT32_STM32_M3_M4_M7.c, 3858 :: 		
0xE402	0xF89D316B  LDRB	R3, [SP, #363]
0xE406	0x221C    MOVS	R2, #28
0xE408	0x4353    MULS	R3, R2, R3
0xE40A	0x4A2D    LDR	R2, [PC, #180]
0xE40C	0x18D2    ADDS	R2, R2, R3
0xE40E	0x9001    STR	R0, [SP, #4]
0xE410	0x2100    MOVS	R1, #0
0xE412	0x4610    MOV	R0, R2
0xE414	0x221C    MOVS	R2, #28
0xE416	0xB212    SXTH	R2, R2
0xE418	0xF7F5FD8A  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_memset+0
0xE41C	0x9801    LDR	R0, [SP, #4]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3860 :: 		
0xE41E	0x9A45    LDR	R2, [SP, #276]
0xE420	0x6002    STR	R2, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3861 :: 		
0xE422	0x1D03    ADDS	R3, R0, #4
0xE424	0x9A45    LDR	R2, [SP, #276]
0xE426	0x601A    STR	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3862 :: 		
0xE428	0xF2000308  ADDW	R3, R0, #8
0xE42C	0x9A46    LDR	R2, [SP, #280]
0xE42E	0x601A    STR	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3863 :: 		
0xE430	0xF200030C  ADDW	R3, R0, #12
0xE434	0x9A47    LDR	R2, [SP, #284]
0xE436	0x601A    STR	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3864 :: 		
0xE438	0xF2000314  ADDW	R3, R0, #20
0xE43C	0x9A44    LDR	R2, [SP, #272]
0xE43E	0x601A    STR	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3865 :: 		
0xE440	0xF2000319  ADDW	R3, R0, #25
0xE444	0xF89D210F  LDRB	R2, [SP, #271]
0xE448	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3866 :: 		
0xE44A	0xF2000318  ADDW	R3, R0, #24
0xE44E	0xF89D2174  LDRB	R2, [SP, #372]
0xE452	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3869 :: 		
0xE454	0xF2000218  ADDW	R2, R0, #24
0xE458	0x7812    LDRB	R2, [R2, #0]
0xE45A	0xF0020203  AND	R2, R2, #3
0xE45E	0xB2D2    UXTB	R2, R2
0xE460	0xB132    CBZ	R2, L_FAT32_Open895
;__Lib_FAT32_STM32_M3_M4_M7.c, 3870 :: 		
0xE462	0x9001    STR	R0, [SP, #4]
0xE464	0x2100    MOVS	R1, #0
0xE466	0xF89D016B  LDRB	R0, [SP, #363]
0xE46A	0xF7FBF95B  BL	_FAT32_Seek+0
0xE46E	0x9801    LDR	R0, [SP, #4]
L_FAT32_Open895:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3872 :: 		
0xE470	0xF2000218  ADDW	R2, R0, #24
0xE474	0x7812    LDRB	R2, [R2, #0]
0xE476	0xF0020204  AND	R2, R2, #4
0xE47A	0xB2D2    UXTB	R2, R2
0xE47C	0xB13A    CBZ	R2, L_FAT32_Open896
;__Lib_FAT32_STM32_M3_M4_M7.c, 3873 :: 		
0xE47E	0xF2000214  ADDW	R2, R0, #20
; pf end address is: 0 (R0)
0xE482	0x6812    LDR	R2, [R2, #0]
0xE484	0x4611    MOV	R1, R2
0xE486	0xF89D016B  LDRB	R0, [SP, #363]
0xE48A	0xF7FBF94B  BL	_FAT32_Seek+0
L_FAT32_Open896:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3875 :: 		
0xE48E	0xF89D016B  LDRB	R0, [SP, #363]
0xE492	0xE00B    B	L_end_FAT32_Open
;__Lib_FAT32_STM32_M3_M4_M7.c, 3876 :: 		
L_FAT32_Open894:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3854 :: 		
0xE494	0xF89D216B  LDRB	R2, [SP, #363]
0xE498	0x1C52    ADDS	R2, R2, #1
0xE49A	0xF88D216B  STRB	R2, [SP, #363]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3877 :: 		
0xE49E	0xE7A1    B	L_FAT32_Open891
L_FAT32_Open892:
;__Lib_FAT32_STM32_M3_M4_M7.c, 3880 :: 		
0xE4A0	0x23DD    MOVS	R3, #-35
0xE4A2	0xB25B    SXTB	R3, R3
0xE4A4	0x4A05    LDR	R2, [PC, #20]
0xE4A6	0x7013    STRB	R3, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 3881 :: 		
0xE4A8	0x20FF    MOVS	R0, #-1
0xE4AA	0xB240    SXTB	R0, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 3882 :: 		
L_end_FAT32_Open:
0xE4AC	0xF8DDE000  LDR	LR, [SP, #0]
0xE4B0	0xB05E    ADD	SP, SP, #376
0xE4B2	0x4770    BX	LR
0xE4B4	0xC8772000  	__Lib_FAT32_STM32_M3_M4_M7___isLFNentry+0
0xE4B8	0xC8602000  	__Lib_FAT32_STM32_M3_M4_M7_fDirEntsPClust+0
0xE4BC	0xC8162000  	__Lib_FAT32_STM32_M3_M4_M7___error+0
0xE4C0	0x81602000  	_fat32_fdesc+0
; end of _FAT32_Open
__Lib_FAT32_STM32_M3_M4_M7_FAT32_Exist:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2197 :: 		
0x8830	0xB086    SUB	SP, SP, #24
0x8832	0xF8CDE000  STR	LR, [SP, #0]
0x8836	0x9004    STR	R0, [SP, #16]
0x8838	0x9105    STR	R1, [SP, #20]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2204 :: 		
0x883A	0x9A04    LDR	R2, [SP, #16]
0x883C	0x7812    LDRB	R2, [R2, #0]
0x883E	0xB932    CBNZ	R2, L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Exist550
;__Lib_FAT32_STM32_M3_M4_M7.c, 2205 :: 		
0x8840	0x23C4    MOVS	R3, #-60
0x8842	0xB25B    SXTB	R3, R3
0x8844	0x4A3A    LDR	R2, [PC, #232]
0x8846	0x7013    STRB	R3, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2206 :: 		
0x8848	0x20FF    MOVS	R0, #-1
0x884A	0xB240    SXTB	R0, R0
0x884C	0xE06C    B	L_end_FAT32_Exist
;__Lib_FAT32_STM32_M3_M4_M7.c, 2207 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Exist550:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2209 :: 		
0x884E	0x4A39    LDR	R2, [PC, #228]
0x8850	0x6812    LDR	R2, [R2, #0]
0x8852	0x9201    STR	R2, [SP, #4]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2211 :: 		
0x8854	0x2300    MOVS	R3, #0
0x8856	0x4A38    LDR	R2, [PC, #224]
0x8858	0x6013    STR	R3, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2212 :: 		
0x885A	0x2200    MOVS	R2, #0
0x885C	0xF88D200D  STRB	R2, [SP, #13]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2214 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Exist551:
0x8860	0x9805    LDR	R0, [SP, #20]
0x8862	0xF7FEF875  BL	__Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry+0
0x8866	0x2801    CMP	R0, #1
0x8868	0xF0408059  BNE	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Exist552
;__Lib_FAT32_STM32_M3_M4_M7.c, 2215 :: 		
0x886C	0x9A05    LDR	R2, [SP, #20]
0x886E	0x32FF    ADDS	R2, #255
0x8870	0x7812    LDRB	R2, [R2, #0]
0x8872	0xF002023F  AND	R2, R2, #63
0x8876	0xB2D2    UXTB	R2, R2
0x8878	0x2A0F    CMP	R2, #15
0x887A	0xD103    BNE	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Exist553
;__Lib_FAT32_STM32_M3_M4_M7.c, 2216 :: 		
0x887C	0x2201    MOVS	R2, #1
0x887E	0xF88D200D  STRB	R2, [SP, #13]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2217 :: 		
0x8882	0xE7ED    B	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Exist551
;__Lib_FAT32_STM32_M3_M4_M7.c, 2218 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Exist553:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2220 :: 		
0x8884	0x4B2C    LDR	R3, [PC, #176]
0x8886	0x681A    LDR	R2, [R3, #0]
0x8888	0x1E52    SUBS	R2, R2, #1
0x888A	0x601A    STR	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2221 :: 		
0x888C	0xF89D200D  LDRB	R2, [SP, #13]
0x8890	0xB31A    CBZ	R2, L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Exist554
;__Lib_FAT32_STM32_M3_M4_M7.c, 2222 :: 		
0x8892	0x9804    LDR	R0, [SP, #16]
0x8894	0xF7FCFB42  BL	__Lib_FAT32_STM32_M3_M4_M7_LFN_compareName+0
0x8898	0xF88D000C  STRB	R0, [SP, #12]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2223 :: 		
0x889C	0xF1B03FFF  CMP	R0, #-1
0x88A0	0xD102    BNE	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Exist555
;__Lib_FAT32_STM32_M3_M4_M7.c, 2224 :: 		
0x88A2	0x20FF    MOVS	R0, #-1
0x88A4	0xB240    SXTB	R0, R0
0x88A6	0xE03F    B	L_end_FAT32_Exist
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Exist555:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2226 :: 		
0x88A8	0xF99D200C  LDRSB	R2, [SP, #12]
0x88AC	0x2A01    CMP	R2, #1
0x88AE	0xD113    BNE	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Exist556
;__Lib_FAT32_STM32_M3_M4_M7.c, 2227 :: 		
0x88B0	0xAC02    ADD	R4, SP, #8
0x88B2	0x4A21    LDR	R2, [PC, #132]
0x88B4	0x6813    LDR	R3, [R2, #0]
0x88B6	0x4A1F    LDR	R2, [PC, #124]
0x88B8	0x6812    LDR	R2, [R2, #0]
0x88BA	0x4619    MOV	R1, R3
0x88BC	0x4610    MOV	R0, R2
0x88BE	0x4622    MOV	R2, R4
0x88C0	0xF7F8FE58  BL	__Lib_FAT32_STM32_M3_M4_M7_readSectorChain+0
0x88C4	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Exist557
;__Lib_FAT32_STM32_M3_M4_M7.c, 2228 :: 		
0x88C6	0x20FF    MOVS	R0, #-1
0x88C8	0xB240    SXTB	R0, R0
0x88CA	0xE02D    B	L_end_FAT32_Exist
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Exist557:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2230 :: 		
0x88CC	0x9B01    LDR	R3, [SP, #4]
0x88CE	0x4A19    LDR	R2, [PC, #100]
0x88D0	0x6013    STR	R3, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2231 :: 		
0x88D2	0x2001    MOVS	R0, #1
0x88D4	0xB240    SXTB	R0, R0
0x88D6	0xE027    B	L_end_FAT32_Exist
;__Lib_FAT32_STM32_M3_M4_M7.c, 2232 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Exist556:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2233 :: 		
0x88D8	0xE019    B	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Exist558
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Exist554:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2236 :: 		
0x88DA	0x9904    LDR	R1, [SP, #16]
0x88DC	0x9805    LDR	R0, [SP, #20]
0x88DE	0xF7FCF829  BL	__Lib_FAT32_STM32_M3_M4_M7_SFN_compareName+0
0x88E2	0x2801    CMP	R0, #1
0x88E4	0xD113    BNE	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Exist559
;__Lib_FAT32_STM32_M3_M4_M7.c, 2237 :: 		
0x88E6	0xAC02    ADD	R4, SP, #8
0x88E8	0x4A13    LDR	R2, [PC, #76]
0x88EA	0x6813    LDR	R3, [R2, #0]
0x88EC	0x4A11    LDR	R2, [PC, #68]
0x88EE	0x6812    LDR	R2, [R2, #0]
0x88F0	0x4619    MOV	R1, R3
0x88F2	0x4610    MOV	R0, R2
0x88F4	0x4622    MOV	R2, R4
0x88F6	0xF7F8FE3D  BL	__Lib_FAT32_STM32_M3_M4_M7_readSectorChain+0
0x88FA	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Exist560
;__Lib_FAT32_STM32_M3_M4_M7.c, 2238 :: 		
0x88FC	0x20FF    MOVS	R0, #-1
0x88FE	0xB240    SXTB	R0, R0
0x8900	0xE012    B	L_end_FAT32_Exist
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Exist560:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2240 :: 		
0x8902	0x9B01    LDR	R3, [SP, #4]
0x8904	0x4A0B    LDR	R2, [PC, #44]
0x8906	0x6013    STR	R3, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2241 :: 		
0x8908	0x2001    MOVS	R0, #1
0x890A	0xB240    SXTB	R0, R0
0x890C	0xE00C    B	L_end_FAT32_Exist
;__Lib_FAT32_STM32_M3_M4_M7.c, 2242 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Exist559:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2243 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Exist558:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2245 :: 		
0x890E	0x4B0A    LDR	R3, [PC, #40]
0x8910	0x681A    LDR	R2, [R3, #0]
0x8912	0x1C52    ADDS	R2, R2, #1
0x8914	0x601A    STR	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2246 :: 		
0x8916	0x2200    MOVS	R2, #0
0x8918	0xF88D200D  STRB	R2, [SP, #13]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2247 :: 		
0x891C	0xE7A0    B	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Exist551
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Exist552:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2249 :: 		
0x891E	0x9B01    LDR	R3, [SP, #4]
0x8920	0x4A04    LDR	R2, [PC, #16]
0x8922	0x6013    STR	R3, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2250 :: 		
0x8924	0x2000    MOVS	R0, #0
0x8926	0xB240    SXTB	R0, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 2251 :: 		
L_end_FAT32_Exist:
0x8928	0xF8DDE000  LDR	LR, [SP, #0]
0x892C	0xB006    ADD	SP, SP, #24
0x892E	0x4770    BX	LR
0x8930	0xC8162000  	__Lib_FAT32_STM32_M3_M4_M7___error+0
0x8934	0xC8202000  	__Lib_FAT32_STM32_M3_M4_M7___currentClust+0
0x8938	0xC81C2000  	__Lib_FAT32_STM32_M3_M4_M7___currentEntry+0
; end of __Lib_FAT32_STM32_M3_M4_M7_FAT32_Exist
__Lib_FAT32_STM32_M3_M4_M7_LFN_compareName:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1427 :: 		
0x4F1C	0xB08B    SUB	SP, SP, #44
0x4F1E	0xF8CDE000  STR	LR, [SP, #0]
0x4F22	0x9008    STR	R0, [SP, #32]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1435 :: 		
0x4F24	0x4A6B    LDR	R2, [PC, #428]
0x4F26	0x6811    LDR	R1, [R2, #0]
0x4F28	0x9106    STR	R1, [SP, #24]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1437 :: 		
0x4F2A	0xAB07    ADD	R3, SP, #28
0x4F2C	0x4611    MOV	R1, R2
0x4F2E	0x680A    LDR	R2, [R1, #0]
0x4F30	0x4969    LDR	R1, [PC, #420]
0x4F32	0x6809    LDR	R1, [R1, #0]
0x4F34	0x4608    MOV	R0, R1
0x4F36	0x4611    MOV	R1, R2
0x4F38	0x461A    MOV	R2, R3
0x4F3A	0xF7FCFB1B  BL	__Lib_FAT32_STM32_M3_M4_M7_readSectorChain+0
0x4F3E	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_LFN_compareName283
;__Lib_FAT32_STM32_M3_M4_M7.c, 1438 :: 		
0x4F40	0x20FF    MOVS	R0, #-1
0x4F42	0xB240    SXTB	R0, R0
0x4F44	0xE0C2    B	L_end_LFN_compareName
L___Lib_FAT32_STM32_M3_M4_M7_LFN_compareName283:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1440 :: 		
0x4F46	0x4965    LDR	R1, [PC, #404]
0x4F48	0x6809    LDR	R1, [R1, #0]
0x4F4A	0x1E4A    SUBS	R2, R1, #1
0x4F4C	0x4961    LDR	R1, [PC, #388]
0x4F4E	0x6809    LDR	R1, [R1, #0]
0x4F50	0x4011    ANDS	R1, R2
0x4F52	0x9105    STR	R1, [SP, #20]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1442 :: 		
0x4F54	0x014A    LSLS	R2, R1, #5
0x4F56	0x4962    LDR	R1, [PC, #392]
0x4F58	0x188A    ADDS	R2, R1, R2
;__Lib_FAT32_STM32_M3_M4_M7.c, 1444 :: 		
0x4F5A	0x2101    MOVS	R1, #1
0x4F5C	0xF88D1004  STRB	R1, [SP, #4]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1445 :: 		
0x4F60	0x4610    MOV	R0, R2
0x4F62	0xF7FCFB79  BL	__Lib_FAT32_STM32_M3_M4_M7_LE_calculateChecksum+0
0x4F66	0xF88D0005  STRB	R0, [SP, #5]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1447 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_LFN_compareName284:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1449 :: 		
0x4F6A	0x4A5A    LDR	R2, [PC, #360]
0x4F6C	0x6811    LDR	R1, [R2, #0]
0x4F6E	0x1E49    SUBS	R1, R1, #1
0x4F70	0x6011    STR	R1, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1450 :: 		
0x4F72	0x9905    LDR	R1, [SP, #20]
0x4F74	0xB991    CBNZ	R1, L___Lib_FAT32_STM32_M3_M4_M7_LFN_compareName287
;__Lib_FAT32_STM32_M3_M4_M7.c, 1451 :: 		
0x4F76	0x495B    LDR	R1, [PC, #364]
0x4F78	0x6809    LDR	R1, [R1, #0]
0x4F7A	0x1E49    SUBS	R1, R1, #1
0x4F7C	0x9105    STR	R1, [SP, #20]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1453 :: 		
0x4F7E	0xAB07    ADD	R3, SP, #28
0x4F80	0x4954    LDR	R1, [PC, #336]
0x4F82	0x680A    LDR	R2, [R1, #0]
0x4F84	0x4954    LDR	R1, [PC, #336]
0x4F86	0x6809    LDR	R1, [R1, #0]
0x4F88	0x4608    MOV	R0, R1
0x4F8A	0x4611    MOV	R1, R2
0x4F8C	0x461A    MOV	R2, R3
0x4F8E	0xF7FCFAF1  BL	__Lib_FAT32_STM32_M3_M4_M7_readSectorChain+0
0x4F92	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_LFN_compareName288
;__Lib_FAT32_STM32_M3_M4_M7.c, 1454 :: 		
0x4F94	0x20FF    MOVS	R0, #-1
0x4F96	0xB240    SXTB	R0, R0
0x4F98	0xE098    B	L_end_LFN_compareName
L___Lib_FAT32_STM32_M3_M4_M7_LFN_compareName288:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1455 :: 		
0x4F9A	0xE002    B	L___Lib_FAT32_STM32_M3_M4_M7_LFN_compareName289
L___Lib_FAT32_STM32_M3_M4_M7_LFN_compareName287:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1456 :: 		
0x4F9C	0x9905    LDR	R1, [SP, #20]
0x4F9E	0x1E49    SUBS	R1, R1, #1
0x4FA0	0x9105    STR	R1, [SP, #20]
L___Lib_FAT32_STM32_M3_M4_M7_LFN_compareName289:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1458 :: 		
0x4FA2	0x494E    LDR	R1, [PC, #312]
0x4FA4	0x6809    LDR	R1, [R1, #0]
0x4FA6	0x1E4A    SUBS	R2, R1, #1
0x4FA8	0x9905    LDR	R1, [SP, #20]
0x4FAA	0x4011    ANDS	R1, R2
0x4FAC	0x014A    LSLS	R2, R1, #5
0x4FAE	0x494C    LDR	R1, [PC, #304]
0x4FB0	0x1889    ADDS	R1, R1, R2
; pLE start address is: 16 (R4)
0x4FB2	0x460C    MOV	R4, R1
;__Lib_FAT32_STM32_M3_M4_M7.c, 1460 :: 		
0x4FB4	0x310B    ADDS	R1, #11
0x4FB6	0x7809    LDRB	R1, [R1, #0]
0x4FB8	0xF001013F  AND	R1, R1, #63
0x4FBC	0xB2C9    UXTB	R1, R1
0x4FBE	0x290F    CMP	R1, #15
0x4FC0	0xD006    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_LFN_compareName290
; pLE end address is: 16 (R4)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1461 :: 		
0x4FC2	0x22C0    MOVS	R2, #-64
0x4FC4	0xB252    SXTB	R2, R2
0x4FC6	0x4948    LDR	R1, [PC, #288]
0x4FC8	0x700A    STRB	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1462 :: 		
0x4FCA	0x20FF    MOVS	R0, #-1
0x4FCC	0xB240    SXTB	R0, R0
0x4FCE	0xE07D    B	L_end_LFN_compareName
;__Lib_FAT32_STM32_M3_M4_M7.c, 1463 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_LFN_compareName290:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1464 :: 		
; pLE start address is: 16 (R4)
0x4FD0	0xF204010D  ADDW	R1, R4, #13
0x4FD4	0x780A    LDRB	R2, [R1, #0]
0x4FD6	0xF89D1005  LDRB	R1, [SP, #5]
0x4FDA	0x428A    CMP	R2, R1
0x4FDC	0xD006    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_LFN_compareName291
; pLE end address is: 16 (R4)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1465 :: 		
0x4FDE	0x22C1    MOVS	R2, #-63
0x4FE0	0xB252    SXTB	R2, R2
0x4FE2	0x4941    LDR	R1, [PC, #260]
0x4FE4	0x700A    STRB	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1466 :: 		
0x4FE6	0x20FF    MOVS	R0, #-1
0x4FE8	0xB240    SXTB	R0, R0
0x4FEA	0xE06F    B	L_end_LFN_compareName
;__Lib_FAT32_STM32_M3_M4_M7.c, 1467 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_LFN_compareName291:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1468 :: 		
; pLE start address is: 16 (R4)
0x4FEC	0x7821    LDRB	R1, [R4, #0]
0x4FEE	0xF001021F  AND	R2, R1, #31
0x4FF2	0xB2D2    UXTB	R2, R2
0x4FF4	0xF89D1004  LDRB	R1, [SP, #4]
0x4FF8	0x428A    CMP	R2, R1
0x4FFA	0xD006    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_LFN_compareName292
; pLE end address is: 16 (R4)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1469 :: 		
0x4FFC	0x22C2    MOVS	R2, #-62
0x4FFE	0xB252    SXTB	R2, R2
0x5000	0x4939    LDR	R1, [PC, #228]
0x5002	0x700A    STRB	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1470 :: 		
0x5004	0x20FF    MOVS	R0, #-1
0x5006	0xB240    SXTB	R0, R0
0x5008	0xE060    B	L_end_LFN_compareName
;__Lib_FAT32_STM32_M3_M4_M7.c, 1471 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_LFN_compareName292:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1472 :: 		
; pLE start address is: 16 (R4)
0x500A	0xF10D0106  ADD	R1, SP, #6
0x500E	0x4620    MOV	R0, R4
0x5010	0xF7FCFADC  BL	__Lib_FAT32_STM32_M3_M4_M7_LE_getName+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 1474 :: 		
; i start address is: 12 (R3)
0x5014	0x2300    MOVS	R3, #0
; i end address is: 12 (R3)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1475 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_LFN_compareName293:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1476 :: 		
; i start address is: 12 (R3)
; pLE start address is: 16 (R4)
; pLE end address is: 16 (R4)
0x5016	0xF10D0106  ADD	R1, SP, #6
0x501A	0x18C9    ADDS	R1, R1, R3
0x501C	0x7809    LDRB	R1, [R1, #0]
0x501E	0xB2C8    UXTB	R0, R1
0x5020	0xF7FDFA20  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_toUpper+0
0x5024	0xF88D0028  STRB	R0, [SP, #40]
0x5028	0xF89D1004  LDRB	R1, [SP, #4]
0x502C	0x1E4A    SUBS	R2, R1, #1
0x502E	0xB212    SXTH	R2, R2
0x5030	0x210D    MOVS	R1, #13
0x5032	0xB209    SXTH	R1, R1
0x5034	0x4351    MULS	R1, R2, R1
0x5036	0xB209    SXTH	R1, R1
0x5038	0x185A    ADDS	R2, R3, R1
0x503A	0xB212    SXTH	R2, R2
0x503C	0x9908    LDR	R1, [SP, #32]
0x503E	0x1889    ADDS	R1, R1, R2
0x5040	0x7809    LDRB	R1, [R1, #0]
0x5042	0xB2C8    UXTB	R0, R1
0x5044	0xF7FDFA0E  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_toUpper+0
0x5048	0xF89D1028  LDRB	R1, [SP, #40]
0x504C	0x4281    CMP	R1, R0
0x504E	0xD005    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_LFN_compareName296
; i end address is: 12 (R3)
; pLE end address is: 16 (R4)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1477 :: 		
0x5050	0x9A06    LDR	R2, [SP, #24]
0x5052	0x4920    LDR	R1, [PC, #128]
0x5054	0x600A    STR	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1478 :: 		
0x5056	0x2000    MOVS	R0, #0
0x5058	0xB240    SXTB	R0, R0
0x505A	0xE037    B	L_end_LFN_compareName
;__Lib_FAT32_STM32_M3_M4_M7.c, 1479 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_LFN_compareName296:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1480 :: 		
; pLE start address is: 16 (R4)
; i start address is: 12 (R3)
0x505C	0x1C59    ADDS	R1, R3, #1
0x505E	0xB2C9    UXTB	R1, R1
; i end address is: 12 (R3)
; i start address is: 0 (R0)
0x5060	0xB2C8    UXTB	R0, R1
;__Lib_FAT32_STM32_M3_M4_M7.c, 1481 :: 		
0x5062	0x290D    CMP	R1, #13
0x5064	0xD206    BCS	L___Lib_FAT32_STM32_M3_M4_M7_LFN_compareName1262
0x5066	0xF10D0106  ADD	R1, SP, #6
0x506A	0x1809    ADDS	R1, R1, R0
0x506C	0x7809    LDRB	R1, [R1, #0]
0x506E	0xB109    CBZ	R1, L___Lib_FAT32_STM32_M3_M4_M7_LFN_compareName1261
0x5070	0xB2C3    UXTB	R3, R0
0x5072	0xE7D0    B	L___Lib_FAT32_STM32_M3_M4_M7_LFN_compareName293
L___Lib_FAT32_STM32_M3_M4_M7_LFN_compareName1262:
L___Lib_FAT32_STM32_M3_M4_M7_LFN_compareName1261:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1483 :: 		
0x5074	0x280D    CMP	R0, #13
0x5076	0xD218    BCS	L___Lib_FAT32_STM32_M3_M4_M7_LFN_compareName1264
0x5078	0xF10D0106  ADD	R1, SP, #6
0x507C	0x1809    ADDS	R1, R1, R0
0x507E	0x780B    LDRB	R3, [R1, #0]
0x5080	0xF89D1004  LDRB	R1, [SP, #4]
0x5084	0x1E4A    SUBS	R2, R1, #1
0x5086	0xB212    SXTH	R2, R2
0x5088	0x210D    MOVS	R1, #13
0x508A	0xB209    SXTH	R1, R1
0x508C	0x4351    MULS	R1, R2, R1
0x508E	0xB209    SXTH	R1, R1
0x5090	0x1842    ADDS	R2, R0, R1
0x5092	0xB212    SXTH	R2, R2
; i end address is: 0 (R0)
0x5094	0x9908    LDR	R1, [SP, #32]
0x5096	0x1889    ADDS	R1, R1, R2
0x5098	0x7809    LDRB	R1, [R1, #0]
0x509A	0x428B    CMP	R3, R1
0x509C	0xD005    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_LFN_compareName1263
; pLE end address is: 16 (R4)
L___Lib_FAT32_STM32_M3_M4_M7_LFN_compareName1259:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1484 :: 		
0x509E	0x9A06    LDR	R2, [SP, #24]
0x50A0	0x490C    LDR	R1, [PC, #48]
0x50A2	0x600A    STR	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1485 :: 		
0x50A4	0x2000    MOVS	R0, #0
0x50A6	0xB240    SXTB	R0, R0
0x50A8	0xE010    B	L_end_LFN_compareName
;__Lib_FAT32_STM32_M3_M4_M7.c, 1483 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_LFN_compareName1264:
; pLE start address is: 16 (R4)
L___Lib_FAT32_STM32_M3_M4_M7_LFN_compareName1263:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1487 :: 		
0x50AA	0xF89D1004  LDRB	R1, [SP, #4]
0x50AE	0x1C49    ADDS	R1, R1, #1
0x50B0	0xF88D1004  STRB	R1, [SP, #4]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1488 :: 		
0x50B4	0x7821    LDRB	R1, [R4, #0]
; pLE end address is: 16 (R4)
0x50B6	0xF0010140  AND	R1, R1, #64
0x50BA	0xB2C9    UXTB	R1, R1
0x50BC	0x2900    CMP	R1, #0
0x50BE	0xF43FAF54  BEQ	L___Lib_FAT32_STM32_M3_M4_M7_LFN_compareName284
;__Lib_FAT32_STM32_M3_M4_M7.c, 1490 :: 		
0x50C2	0x9A06    LDR	R2, [SP, #24]
0x50C4	0x4903    LDR	R1, [PC, #12]
0x50C6	0x600A    STR	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1491 :: 		
0x50C8	0x2001    MOVS	R0, #1
0x50CA	0xB240    SXTB	R0, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 1492 :: 		
L_end_LFN_compareName:
0x50CC	0xF8DDE000  LDR	LR, [SP, #0]
0x50D0	0xB00B    ADD	SP, SP, #44
0x50D2	0x4770    BX	LR
0x50D4	0xC81C2000  	__Lib_FAT32_STM32_M3_M4_M7___currentEntry+0
0x50D8	0xC8202000  	__Lib_FAT32_STM32_M3_M4_M7___currentClust+0
0x50DC	0xC8682000  	__Lib_FAT32_STM32_M3_M4_M7_fDirEntsPSect+0
0x50E0	0x81E82000  	_f32_sector+4
0x50E4	0xC8602000  	__Lib_FAT32_STM32_M3_M4_M7_fDirEntsPClust+0
0x50E8	0xC8162000  	__Lib_FAT32_STM32_M3_M4_M7___error+0
; end of __Lib_FAT32_STM32_M3_M4_M7_LFN_compareName
__Lib_FAT32_STM32_M3_M4_M7_alt_toUpper:
;__Lib_FAT32_STM32_M3_M4_M7.c, 362 :: 		
; character start address is: 0 (R0)
0x2464	0xB081    SUB	SP, SP, #4
; character end address is: 0 (R0)
; character start address is: 0 (R0)
;__Lib_FAT32_STM32_M3_M4_M7.c, 363 :: 		
0x2466	0x287A    CMP	R0, #122
0x2468	0xD808    BHI	L___Lib_FAT32_STM32_M3_M4_M7_alt_toUpper1201
0x246A	0x2861    CMP	R0, #97
0x246C	0xD307    BCC	L___Lib_FAT32_STM32_M3_M4_M7_alt_toUpper1202
L___Lib_FAT32_STM32_M3_M4_M7_alt_toUpper1198:
;__Lib_FAT32_STM32_M3_M4_M7.c, 364 :: 		
0x246E	0xF64F71DF  MOVW	R1, #65503
0x2472	0xB209    SXTH	R1, R1
0x2474	0xEA000101  AND	R1, R0, R1, LSL #0
0x2478	0xB2C8    UXTB	R0, R1
; character end address is: 0 (R0)
;__Lib_FAT32_STM32_M3_M4_M7.c, 363 :: 		
0x247A	0xE7FF    B	L___Lib_FAT32_STM32_M3_M4_M7_alt_toUpper1200
L___Lib_FAT32_STM32_M3_M4_M7_alt_toUpper1201:
L___Lib_FAT32_STM32_M3_M4_M7_alt_toUpper1200:
; character start address is: 0 (R0)
; character end address is: 0 (R0)
0x247C	0xE7FF    B	L___Lib_FAT32_STM32_M3_M4_M7_alt_toUpper1199
L___Lib_FAT32_STM32_M3_M4_M7_alt_toUpper1202:
L___Lib_FAT32_STM32_M3_M4_M7_alt_toUpper1199:
;__Lib_FAT32_STM32_M3_M4_M7.c, 365 :: 		
; character start address is: 0 (R0)
; character end address is: 0 (R0)
;__Lib_FAT32_STM32_M3_M4_M7.c, 366 :: 		
L_end_alt_toUpper:
0x247E	0xB001    ADD	SP, SP, #4
0x2480	0x4770    BX	LR
; end of __Lib_FAT32_STM32_M3_M4_M7_alt_toUpper
__Lib_FAT32_STM32_M3_M4_M7_SFN_compareName:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1408 :: 		
; fn start address is: 4 (R1)
; fsdeName start address is: 0 (R0)
0x4934	0xB083    SUB	SP, SP, #12
0x4936	0xF8CDE000  STR	LR, [SP, #0]
0x493A	0x4604    MOV	R4, R0
0x493C	0x460D    MOV	R5, R1
; fn end address is: 4 (R1)
; fsdeName end address is: 0 (R0)
; fsdeName start address is: 16 (R4)
; fn start address is: 20 (R5)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1411 :: 		
0x493E	0x4620    MOV	R0, R4
0x4940	0xF004F824  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_strlen+0
0x4944	0xF8AD0008  STRH	R0, [SP, #8]
0x4948	0x4628    MOV	R0, R5
0x494A	0xF004F81F  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_strlen+0
0x494E	0xF9BD2008  LDRSH	R2, [SP, #8]
0x4952	0x4282    CMP	R2, R0
0x4954	0xD002    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_SFN_compareName278
; fsdeName end address is: 16 (R4)
; fn end address is: 20 (R5)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1412 :: 		
0x4956	0x2000    MOVS	R0, #0
0x4958	0xB240    SXTB	R0, R0
0x495A	0xE020    B	L_end_SFN_compareName
L___Lib_FAT32_STM32_M3_M4_M7_SFN_compareName278:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1414 :: 		
; i start address is: 24 (R6)
; fn start address is: 20 (R5)
; fsdeName start address is: 16 (R4)
0x495C	0x2600    MOVS	R6, #0
; fsdeName end address is: 16 (R4)
; fn end address is: 20 (R5)
; i end address is: 24 (R6)
0x495E	0x9501    STR	R5, [SP, #4]
0x4960	0x4625    MOV	R5, R4
0x4962	0x9C01    LDR	R4, [SP, #4]
L___Lib_FAT32_STM32_M3_M4_M7_SFN_compareName279:
; i start address is: 24 (R6)
; fsdeName start address is: 20 (R5)
; fn start address is: 16 (R4)
; fsdeName start address is: 20 (R5)
; fsdeName end address is: 20 (R5)
0x4964	0x4620    MOV	R0, R4
0x4966	0xF004F811  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_strlen+0
0x496A	0x4286    CMP	R6, R0
0x496C	0xDA15    BGE	L___Lib_FAT32_STM32_M3_M4_M7_SFN_compareName280
; fsdeName end address is: 20 (R5)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1415 :: 		
; fsdeName start address is: 20 (R5)
0x496E	0x19AA    ADDS	R2, R5, R6
0x4970	0x7812    LDRB	R2, [R2, #0]
0x4972	0xB2D0    UXTB	R0, R2
0x4974	0xF7FDFD76  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_toUpper+0
0x4978	0xF88D0008  STRB	R0, [SP, #8]
0x497C	0x19A2    ADDS	R2, R4, R6
0x497E	0x7812    LDRB	R2, [R2, #0]
0x4980	0xB2D0    UXTB	R0, R2
0x4982	0xF7FDFD6F  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_toUpper+0
0x4986	0xF89D2008  LDRB	R2, [SP, #8]
0x498A	0x4282    CMP	R2, R0
0x498C	0xD002    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_SFN_compareName282
; fn end address is: 16 (R4)
; fsdeName end address is: 20 (R5)
; i end address is: 24 (R6)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1416 :: 		
0x498E	0x2000    MOVS	R0, #0
0x4990	0xB240    SXTB	R0, R0
0x4992	0xE004    B	L_end_SFN_compareName
L___Lib_FAT32_STM32_M3_M4_M7_SFN_compareName282:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1414 :: 		
; i start address is: 24 (R6)
; fsdeName start address is: 20 (R5)
; fn start address is: 16 (R4)
0x4994	0x1C76    ADDS	R6, R6, #1
0x4996	0xB2F6    UXTB	R6, R6
;__Lib_FAT32_STM32_M3_M4_M7.c, 1417 :: 		
; fn end address is: 16 (R4)
; fsdeName end address is: 20 (R5)
; i end address is: 24 (R6)
0x4998	0xE7E4    B	L___Lib_FAT32_STM32_M3_M4_M7_SFN_compareName279
L___Lib_FAT32_STM32_M3_M4_M7_SFN_compareName280:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1419 :: 		
0x499A	0x2001    MOVS	R0, #1
0x499C	0xB240    SXTB	R0, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 1420 :: 		
L_end_SFN_compareName:
0x499E	0xF8DDE000  LDR	LR, [SP, #0]
0x49A2	0xB003    ADD	SP, SP, #12
0x49A4	0x4770    BX	LR
; end of __Lib_FAT32_STM32_M3_M4_M7_SFN_compareName
__Lib_FAT32_STM32_M3_M4_M7_fileNameToName83:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1844 :: 		
; n83 start address is: 4 (R1)
; fn start address is: 0 (R0)
0x8A00	0xB087    SUB	SP, SP, #28
0x8A02	0xF8CDE000  STR	LR, [SP, #0]
0x8A06	0x4603    MOV	R3, R0
; n83 end address is: 4 (R1)
; fn end address is: 0 (R0)
; fn start address is: 12 (R3)
; n83 start address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1852 :: 		
0x8A08	0x781A    LDRB	R2, [R3, #0]
0x8A0A	0xB93A    CBNZ	R2, L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83388
; n83 end address is: 4 (R1)
; fn end address is: 12 (R3)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1853 :: 		
0x8A0C	0x23C4    MOVS	R3, #-60
0x8A0E	0xB25B    SXTB	R3, R3
0x8A10	0x4AFB    LDR	R2, [PC, #1004]
0x8A12	0x7013    STRB	R3, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1854 :: 		
0x8A14	0x20FF    MOVS	R0, #-1
0x8A16	0xB240    SXTB	R0, R0
0x8A18	0xF000BC7D  B	L_end_fileNameToName83
;__Lib_FAT32_STM32_M3_M4_M7.c, 1855 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83388:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1857 :: 		
; fn start address is: 12 (R3)
; n83 start address is: 4 (R1)
0x8A1C	0x9101    STR	R1, [SP, #4]
0x8A1E	0x9302    STR	R3, [SP, #8]
0x8A20	0x220B    MOVS	R2, #11
0x8A22	0xB212    SXTH	R2, R2
0x8A24	0x4608    MOV	R0, R1
0x8A26	0x2120    MOVS	R1, #32
0x8A28	0xF7FBFA82  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_memset+0
0x8A2C	0x9B02    LDR	R3, [SP, #8]
0x8A2E	0x9901    LDR	R1, [SP, #4]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1860 :: 		
0x8A30	0x781A    LDRB	R2, [R3, #0]
0x8A32	0x2A2E    CMP	R2, #46
0x8A34	0xD108    BNE	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831299
0x8A36	0x1C5A    ADDS	R2, R3, #1
0x8A38	0x7812    LDRB	R2, [R2, #0]
0x8A3A	0xB92A    CBNZ	R2, L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831298
; fn end address is: 12 (R3)
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831297:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1861 :: 		
0x8A3C	0x222E    MOVS	R2, #46
0x8A3E	0x700A    STRB	R2, [R1, #0]
; n83 end address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1862 :: 		
0x8A40	0x2000    MOVS	R0, #0
0x8A42	0xB240    SXTB	R0, R0
0x8A44	0xF000BC67  B	L_end_fileNameToName83
;__Lib_FAT32_STM32_M3_M4_M7.c, 1860 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831299:
; fn start address is: 12 (R3)
; n83 start address is: 4 (R1)
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831298:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1866 :: 		
0x8A48	0x781A    LDRB	R2, [R3, #0]
0x8A4A	0x2A2E    CMP	R2, #46
0x8A4C	0xD10F    BNE	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831302
0x8A4E	0x1C5A    ADDS	R2, R3, #1
0x8A50	0x7812    LDRB	R2, [R2, #0]
0x8A52	0x2A2E    CMP	R2, #46
0x8A54	0xD10B    BNE	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831301
0x8A56	0x1C9A    ADDS	R2, R3, #2
0x8A58	0x7812    LDRB	R2, [R2, #0]
0x8A5A	0xB942    CBNZ	R2, L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831300
; fn end address is: 12 (R3)
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831296:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1867 :: 		
0x8A5C	0x222E    MOVS	R2, #46
0x8A5E	0x700A    STRB	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1868 :: 		
0x8A60	0x1C4B    ADDS	R3, R1, #1
; n83 end address is: 4 (R1)
0x8A62	0x222E    MOVS	R2, #46
0x8A64	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1869 :: 		
0x8A66	0x2000    MOVS	R0, #0
0x8A68	0xB240    SXTB	R0, R0
0x8A6A	0xF000BC54  B	L_end_fileNameToName83
;__Lib_FAT32_STM32_M3_M4_M7.c, 1866 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831302:
; fn start address is: 12 (R3)
; n83 start address is: 4 (R1)
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831301:
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831300:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1873 :: 		
0x8A6E	0x781A    LDRB	R2, [R3, #0]
0x8A70	0x2A2E    CMP	R2, #46
0x8A72	0xD107    BNE	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83395
; n83 end address is: 4 (R1)
; fn end address is: 12 (R3)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1874 :: 		
0x8A74	0x23E2    MOVS	R3, #-30
0x8A76	0xB25B    SXTB	R3, R3
0x8A78	0x4AE1    LDR	R2, [PC, #900]
0x8A7A	0x7013    STRB	R3, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1875 :: 		
0x8A7C	0x20FF    MOVS	R0, #-1
0x8A7E	0xB240    SXTB	R0, R0
0x8A80	0xF000BC49  B	L_end_fileNameToName83
;__Lib_FAT32_STM32_M3_M4_M7.c, 1876 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83395:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1878 :: 		
; fn start address is: 12 (R3)
; n83 start address is: 4 (R1)
0x8A84	0x9101    STR	R1, [SP, #4]
0x8A86	0x9302    STR	R3, [SP, #8]
0x8A88	0x4618    MOV	R0, R3
0x8A8A	0xF7FFFF7F  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_strlen+0
0x8A8E	0x9B02    LDR	R3, [SP, #8]
0x8A90	0x9901    LDR	R1, [SP, #4]
; len start address is: 8 (R2)
0x8A92	0xB202    SXTH	R2, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 1879 :: 		
0x8A94	0xF8AD2004  STRH	R2, [SP, #4]
0x8A98	0x9102    STR	R1, [SP, #8]
0x8A9A	0x9303    STR	R3, [SP, #12]
0x8A9C	0x4618    MOV	R0, R3
0x8A9E	0xF7FBFF83  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_isLFN+0
0x8AA2	0x9B03    LDR	R3, [SP, #12]
0x8AA4	0x9902    LDR	R1, [SP, #8]
0x8AA6	0xF9BD2004  LDRSH	R2, [SP, #4]
; isLFN start address is: 16 (R4)
0x8AAA	0xB244    SXTB	R4, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 1881 :: 		
0x8AAC	0xF1B03FFF  CMP	R0, #-1
0x8AB0	0xD103    BNE	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83396
; len end address is: 8 (R2)
; isLFN end address is: 16 (R4)
; n83 end address is: 4 (R1)
; fn end address is: 12 (R3)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1882 :: 		
0x8AB2	0x20FF    MOVS	R0, #-1
0x8AB4	0xB240    SXTB	R0, R0
0x8AB6	0xF000BC2E  B	L_end_fileNameToName83
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83396:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1884 :: 		
; fn start address is: 12 (R3)
; n83 start address is: 4 (R1)
; isLFN start address is: 16 (R4)
; len start address is: 8 (R2)
0x8ABA	0x4608    MOV	R0, R1
; n83 end address is: 4 (R1)
; fn end address is: 12 (R3)
0x8ABC	0x4619    MOV	R1, R3
0x8ABE	0xB215    SXTH	R5, R2
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83397:
; len end address is: 8 (R2)
; n83 start address is: 0 (R0)
; isLFN start address is: 16 (R4)
; isLFN end address is: 16 (R4)
; len start address is: 20 (R5)
; n83 start address is: 0 (R0)
; n83 end address is: 0 (R0)
; fn start address is: 4 (R1)
0x8AC0	0x1E6A    SUBS	R2, R5, #1
0x8AC2	0xB212    SXTH	R2, R2
0x8AC4	0x188A    ADDS	R2, R1, R2
0x8AC6	0x7812    LDRB	R2, [R2, #0]
0x8AC8	0x2A2E    CMP	R2, #46
0x8ACA	0xD006    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831304
; isLFN end address is: 16 (R4)
; n83 end address is: 0 (R0)
; n83 start address is: 0 (R0)
; isLFN start address is: 16 (R4)
0x8ACC	0x1E6A    SUBS	R2, R5, #1
0x8ACE	0xB212    SXTH	R2, R2
0x8AD0	0x188A    ADDS	R2, R1, R2
0x8AD2	0x7812    LDRB	R2, [R2, #0]
0x8AD4	0x2A20    CMP	R2, #32
0x8AD6	0xD000    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831303
0x8AD8	0xE007    B	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83398
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831304:
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831303:
0x8ADA	0x2D00    CMP	R5, #0
0x8ADC	0xDD05    BLE	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831305
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831294:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1885 :: 		
0x8ADE	0x194B    ADDS	R3, R1, R5
0x8AE0	0x2200    MOVS	R2, #0
0x8AE2	0x701A    STRB	R2, [R3, #0]
0x8AE4	0x1E6D    SUBS	R5, R5, #1
0x8AE6	0xB22D    SXTH	R5, R5
0x8AE8	0xE7EA    B	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83397
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83398:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1884 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831305:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1887 :: 		
0x8AEA	0xB91D    CBNZ	R5, L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83403
; isLFN end address is: 16 (R4)
; n83 end address is: 0 (R0)
; len end address is: 20 (R5)
; fn end address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1888 :: 		
0x8AEC	0x20FF    MOVS	R0, #-1
0x8AEE	0xB240    SXTB	R0, R0
0x8AF0	0xF000BC11  B	L_end_fileNameToName83
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83403:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1890 :: 		
; fn start address is: 4 (R1)
; len start address is: 20 (R5)
; n83 start address is: 0 (R0)
; isLFN start address is: 16 (R4)
0x8AF4	0xB114    CBZ	R4, L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831307
0x8AF6	0x2C02    CMP	R4, #2
0x8AF8	0xD000    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831306
0x8AFA	0xE054    B	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83406
; isLFN end address is: 16 (R4)
; len end address is: 20 (R5)
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831307:
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831306:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1893 :: 		
; j start address is: 20 (R5)
0x8AFC	0x2500    MOVS	R5, #0
;__Lib_FAT32_STM32_M3_M4_M7.c, 1894 :: 		
; i start address is: 16 (R4)
0x8AFE	0x2400    MOVS	R4, #0
; n83 end address is: 0 (R0)
; fn end address is: 4 (R1)
; j end address is: 20 (R5)
; i end address is: 16 (R4)
0x8B00	0x460B    MOV	R3, R1
0x8B02	0x4601    MOV	R1, R0
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83407:
; i start address is: 16 (R4)
; j start address is: 20 (R5)
; fn start address is: 12 (R3)
; n83 start address is: 4 (R1)
0x8B04	0x2C08    CMP	R4, #8
0x8B06	0xD219    BCS	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83408
;__Lib_FAT32_STM32_M3_M4_M7.c, 1895 :: 		
0x8B08	0x195A    ADDS	R2, R3, R5
0x8B0A	0x7812    LDRB	R2, [R2, #0]
0x8B0C	0x2A2E    CMP	R2, #46
0x8B0E	0xD004    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831309
0x8B10	0x195A    ADDS	R2, R3, R5
0x8B12	0x7812    LDRB	R2, [R2, #0]
0x8B14	0x2A00    CMP	R2, #0
0x8B16	0xD000    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831308
0x8B18	0xE000    B	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83412
; i end address is: 16 (R4)
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831309:
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831308:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1896 :: 		
0x8B1A	0xE00F    B	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83408
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83412:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1898 :: 		
; i start address is: 16 (R4)
0x8B1C	0x190A    ADDS	R2, R1, R4
0x8B1E	0x9206    STR	R2, [SP, #24]
0x8B20	0x195A    ADDS	R2, R3, R5
0x8B22	0x7812    LDRB	R2, [R2, #0]
0x8B24	0x9101    STR	R1, [SP, #4]
0x8B26	0xB2D0    UXTB	R0, R2
0x8B28	0xF7F9FC9C  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_toUpper+0
0x8B2C	0x9901    LDR	R1, [SP, #4]
0x8B2E	0x9A06    LDR	R2, [SP, #24]
0x8B30	0x7010    STRB	R0, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1899 :: 		
0x8B32	0x1C6D    ADDS	R5, R5, #1
0x8B34	0xB2ED    UXTB	R5, R5
;__Lib_FAT32_STM32_M3_M4_M7.c, 1894 :: 		
0x8B36	0x1C64    ADDS	R4, R4, #1
0x8B38	0xB2E4    UXTB	R4, R4
;__Lib_FAT32_STM32_M3_M4_M7.c, 1900 :: 		
; i end address is: 16 (R4)
0x8B3A	0xE7E3    B	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83407
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83408:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1902 :: 		
0x8B3C	0x195A    ADDS	R2, R3, R5
0x8B3E	0x7812    LDRB	R2, [R2, #0]
0x8B40	0xB92A    CBNZ	R2, L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83413
; fn end address is: 12 (R3)
; j end address is: 20 (R5)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1903 :: 		
0x8B42	0x4608    MOV	R0, R1
0x8B44	0x2100    MOVS	R1, #0
; n83 end address is: 4 (R1)
0x8B46	0xF7FAFAA5  BL	__Lib_FAT32_STM32_M3_M4_M7_FAT32_Status+0
0x8B4A	0xF000BBE4  B	L_end_fileNameToName83
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83413:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1904 :: 		
; j start address is: 20 (R5)
; fn start address is: 12 (R3)
; n83 start address is: 4 (R1)
0x8B4E	0x195A    ADDS	R2, R3, R5
0x8B50	0x7812    LDRB	R2, [R2, #0]
0x8B52	0x2A2E    CMP	R2, #46
0x8B54	0xD102    BNE	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83415
;__Lib_FAT32_STM32_M3_M4_M7.c, 1905 :: 		
0x8B56	0x1C6D    ADDS	R5, R5, #1
0x8B58	0xB2ED    UXTB	R5, R5
0x8B5A	0xE007    B	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83416
; n83 end address is: 4 (R1)
; fn end address is: 12 (R3)
; j end address is: 20 (R5)
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83415:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1907 :: 		
0x8B5C	0x23E2    MOVS	R3, #-30
0x8B5E	0xB25B    SXTB	R3, R3
0x8B60	0x4AA7    LDR	R2, [PC, #668]
0x8B62	0x7013    STRB	R3, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1908 :: 		
0x8B64	0x20FF    MOVS	R0, #-1
0x8B66	0xB240    SXTB	R0, R0
0x8B68	0xF000BBD5  B	L_end_fileNameToName83
;__Lib_FAT32_STM32_M3_M4_M7.c, 1909 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83416:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1911 :: 		
; i start address is: 16 (R4)
; j start address is: 20 (R5)
; fn start address is: 12 (R3)
; n83 start address is: 4 (R1)
0x8B6C	0x2408    MOVS	R4, #8
; n83 end address is: 4 (R1)
; j end address is: 20 (R5)
; i end address is: 16 (R4)
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83417:
; i start address is: 16 (R4)
; j start address is: 20 (R5)
; n83 start address is: 4 (R1)
; fn start address is: 12 (R3)
; fn end address is: 12 (R3)
0x8B6E	0x2C0B    CMP	R4, #11
0x8B70	0xD213    BCS	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83418
; fn end address is: 12 (R3)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1912 :: 		
; fn start address is: 12 (R3)
0x8B72	0x195A    ADDS	R2, R3, R5
0x8B74	0x7812    LDRB	R2, [R2, #0]
0x8B76	0xB902    CBNZ	R2, L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83420
; fn end address is: 12 (R3)
; j end address is: 20 (R5)
; i end address is: 16 (R4)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1913 :: 		
0x8B78	0xE00F    B	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83418
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83420:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1914 :: 		
; i start address is: 16 (R4)
; j start address is: 20 (R5)
; fn start address is: 12 (R3)
0x8B7A	0x190A    ADDS	R2, R1, R4
0x8B7C	0x9206    STR	R2, [SP, #24]
0x8B7E	0x195A    ADDS	R2, R3, R5
0x8B80	0x7812    LDRB	R2, [R2, #0]
0x8B82	0x9101    STR	R1, [SP, #4]
0x8B84	0xB2D0    UXTB	R0, R2
0x8B86	0xF7F9FC6D  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_toUpper+0
0x8B8A	0x9901    LDR	R1, [SP, #4]
0x8B8C	0x9A06    LDR	R2, [SP, #24]
0x8B8E	0x7010    STRB	R0, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1915 :: 		
0x8B90	0x1C6D    ADDS	R5, R5, #1
0x8B92	0xB2ED    UXTB	R5, R5
;__Lib_FAT32_STM32_M3_M4_M7.c, 1911 :: 		
0x8B94	0x1C64    ADDS	R4, R4, #1
0x8B96	0xB2E4    UXTB	R4, R4
;__Lib_FAT32_STM32_M3_M4_M7.c, 1916 :: 		
; fn end address is: 12 (R3)
; j end address is: 20 (R5)
; i end address is: 16 (R4)
0x8B98	0xE7E9    B	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83417
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83418:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1917 :: 		
0x8B9A	0x4608    MOV	R0, R1
0x8B9C	0x2100    MOVS	R1, #0
; n83 end address is: 4 (R1)
0x8B9E	0xF7FAFA79  BL	__Lib_FAT32_STM32_M3_M4_M7_FAT32_Status+0
0x8BA2	0xF000BBB8  B	L_end_fileNameToName83
;__Lib_FAT32_STM32_M3_M4_M7.c, 1918 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83406:
; fn start address is: 4 (R1)
; len start address is: 20 (R5)
; n83 start address is: 0 (R0)
; isLFN start address is: 16 (R4)
0x8BA6	0x2C01    CMP	R4, #1
0x8BA8	0xF04083B2  BNE	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83422
; isLFN end address is: 16 (R4)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1920 :: 		
; temp start address is: 12 (R3)
0x8BAC	0xB2EB    UXTB	R3, R5
;__Lib_FAT32_STM32_M3_M4_M7.c, 1923 :: 		
0x8BAE	0x1E6C    SUBS	R4, R5, #1
0x8BB0	0xB224    SXTH	R4, R4
; len end address is: 20 (R5)
; l start address is: 16 (R4)
; n83 end address is: 0 (R0)
; temp end address is: 12 (R3)
; l end address is: 16 (R4)
; fn end address is: 4 (R1)
0x8BB2	0x4606    MOV	R6, R0
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83423:
; l start address is: 16 (R4)
; temp start address is: 12 (R3)
; fn start address is: 4 (R1)
; n83 start address is: 24 (R6)
0x8BB4	0x190A    ADDS	R2, R1, R4
0x8BB6	0x7812    LDRB	R2, [R2, #0]
0x8BB8	0x2A2E    CMP	R2, #46
0x8BBA	0xD004    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831311
0x8BBC	0x2C00    CMP	R4, #0
0x8BBE	0xDD02    BLE	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831310
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831291:
0x8BC0	0x1E64    SUBS	R4, R4, #1
0x8BC2	0xB224    SXTH	R4, R4
;__Lib_FAT32_STM32_M3_M4_M7.c, 1924 :: 		
0x8BC4	0xE7F6    B	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83423
;__Lib_FAT32_STM32_M3_M4_M7.c, 1923 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831311:
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831310:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1926 :: 		
0x8BC6	0x2C00    CMP	R4, #0
0x8BC8	0xDD32    BLE	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831329
; temp end address is: 12 (R3)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1927 :: 		
; temp start address is: 0 (R0)
0x8BCA	0xB2E0    UXTB	R0, R4
;__Lib_FAT32_STM32_M3_M4_M7.c, 1928 :: 		
0x8BCC	0x1C65    ADDS	R5, R4, #1
0x8BCE	0xB22D    SXTH	R5, R5
; l end address is: 16 (R4)
; l start address is: 20 (R5)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1929 :: 		
; i start address is: 28 (R7)
0x8BD0	0x2708    MOVS	R7, #8
; n83 end address is: 24 (R6)
; l end address is: 20 (R5)
; temp end address is: 0 (R0)
; i end address is: 28 (R7)
; fn end address is: 4 (R1)
0x8BD2	0x4688    MOV	R8, R1
0x8BD4	0xB2C4    UXTB	R4, R0
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83429:
; i start address is: 28 (R7)
; l start address is: 20 (R5)
; temp start address is: 16 (R4)
; n83 start address is: 24 (R6)
; fn start address is: 32 (R8)
0x8BD6	0x2F0B    CMP	R7, #11
0x8BD8	0xD226    BCS	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831313
0x8BDA	0xEB080205  ADD	R2, R8, R5, LSL #0
0x8BDE	0x7812    LDRB	R2, [R2, #0]
0x8BE0	0xB312    CBZ	R2, L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831312
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831290:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1930 :: 		
0x8BE2	0xEB080205  ADD	R2, R8, R5, LSL #0
0x8BE6	0x7812    LDRB	R2, [R2, #0]
0x8BE8	0xB2D0    UXTB	R0, R2
0x8BEA	0xF7F8FDDD  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_isLfnSpecific+0
0x8BEE	0xB960    CBNZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83434
;__Lib_FAT32_STM32_M3_M4_M7.c, 1931 :: 		
0x8BF0	0x19F2    ADDS	R2, R6, R7
0x8BF2	0x9206    STR	R2, [SP, #24]
0x8BF4	0xEB080205  ADD	R2, R8, R5, LSL #0
0x8BF8	0x7812    LDRB	R2, [R2, #0]
0x8BFA	0xB2D0    UXTB	R0, R2
0x8BFC	0xF7F9FC32  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_toUpper+0
0x8C00	0x9A06    LDR	R2, [SP, #24]
0x8C02	0x7010    STRB	R0, [R2, #0]
0x8C04	0x1C7F    ADDS	R7, R7, #1
0x8C06	0xB2FF    UXTB	R7, R7
0x8C08	0xE00B    B	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83435
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83434:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1932 :: 		
0x8C0A	0xEB080205  ADD	R2, R8, R5, LSL #0
0x8C0E	0x7812    LDRB	R2, [R2, #0]
0x8C10	0x2A20    CMP	R2, #32
0x8C12	0xD006    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831328
;__Lib_FAT32_STM32_M3_M4_M7.c, 1933 :: 		
0x8C14	0x19F3    ADDS	R3, R6, R7
0x8C16	0x225F    MOVS	R2, #95
0x8C18	0x701A    STRB	R2, [R3, #0]
0x8C1A	0x1C78    ADDS	R0, R7, #1
0x8C1C	0xB2C0    UXTB	R0, R0
; i end address is: 28 (R7)
; i start address is: 0 (R0)
; i end address is: 0 (R0)
0x8C1E	0xB2C7    UXTB	R7, R0
0x8C20	0xE7FF    B	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83436
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831328:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1932 :: 		
;__Lib_FAT32_STM32_M3_M4_M7.c, 1933 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83436:
; i start address is: 28 (R7)
; i end address is: 28 (R7)
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83435:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1929 :: 		
; i start address is: 28 (R7)
0x8C22	0x1C6D    ADDS	R5, R5, #1
0x8C24	0xB22D    SXTH	R5, R5
;__Lib_FAT32_STM32_M3_M4_M7.c, 1934 :: 		
; l end address is: 20 (R5)
; i end address is: 28 (R7)
0x8C26	0xE7D6    B	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83429
;__Lib_FAT32_STM32_M3_M4_M7.c, 1929 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831313:
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831312:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1935 :: 		
0x8C28	0xB2E0    UXTB	R0, R4
; n83 end address is: 24 (R6)
; fn end address is: 32 (R8)
0x8C2A	0x4634    MOV	R4, R6
0x8C2C	0x4645    MOV	R5, R8
0x8C2E	0xE002    B	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83428
; temp end address is: 16 (R4)
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831329:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1926 :: 		
0x8C30	0x4634    MOV	R4, R6
0x8C32	0x460D    MOV	R5, R1
0x8C34	0xB2D8    UXTB	R0, R3
;__Lib_FAT32_STM32_M3_M4_M7.c, 1935 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83428:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1937 :: 		
; n83 start address is: 16 (R4)
; fn start address is: 20 (R5)
; temp start address is: 0 (R0)
; l start address is: 28 (R7)
0x8C36	0xB2C7    UXTB	R7, R0
; temp end address is: 0 (R0)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1938 :: 		
; j start address is: 32 (R8)
0x8C38	0xF2400800  MOVW	R8, #0
;__Lib_FAT32_STM32_M3_M4_M7.c, 1939 :: 		
; i start address is: 24 (R6)
0x8C3C	0x2600    MOVS	R6, #0
; j end address is: 32 (R8)
; n83 end address is: 16 (R4)
; i end address is: 24 (R6)
; fn end address is: 20 (R5)
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83437:
; i start address is: 24 (R6)
; j start address is: 32 (R8)
; l start address is: 28 (R7)
; l end address is: 28 (R7)
; fn start address is: 20 (R5)
; n83 start address is: 16 (R4)
0x8C3E	0x2E08    CMP	R6, #8
0x8C40	0xD233    BCS	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83438
; l end address is: 28 (R7)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1940 :: 		
; l start address is: 28 (R7)
0x8C42	0xEB050208  ADD	R2, R5, R8, LSL #0
0x8C46	0x7812    LDRB	R2, [R2, #0]
0x8C48	0xB902    CBNZ	R2, L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83440
; l end address is: 28 (R7)
; j end address is: 32 (R8)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1941 :: 		
0x8C4A	0xE02E    B	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83438
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83440:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1943 :: 		
; j start address is: 32 (R8)
; l start address is: 28 (R7)
0x8C4C	0x45B8    CMP	R8, R7
0x8C4E	0xD100    BNE	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83441
; l end address is: 28 (R7)
; j end address is: 32 (R8)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1944 :: 		
0x8C50	0xE02B    B	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83438
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83441:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1946 :: 		
; j start address is: 32 (R8)
; l start address is: 28 (R7)
0x8C52	0xEB050208  ADD	R2, R5, R8, LSL #0
0x8C56	0x7812    LDRB	R2, [R2, #0]
0x8C58	0x2A2E    CMP	R2, #46
0x8C5A	0xD005    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831315
0x8C5C	0xEB050208  ADD	R2, R5, R8, LSL #0
0x8C60	0x7812    LDRB	R2, [R2, #0]
0x8C62	0x2A20    CMP	R2, #32
0x8C64	0xD000    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831314
0x8C66	0xE000    B	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83444
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831315:
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831314:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1947 :: 		
0x8C68	0xE01A    B	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83439
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83444:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1949 :: 		
0x8C6A	0xEB050208  ADD	R2, R5, R8, LSL #0
0x8C6E	0x7812    LDRB	R2, [R2, #0]
0x8C70	0xB2D0    UXTB	R0, R2
0x8C72	0xF7F8FD99  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_isLfnSpecific+0
0x8C76	0xB968    CBNZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83445
;__Lib_FAT32_STM32_M3_M4_M7.c, 1950 :: 		
0x8C78	0x19A2    ADDS	R2, R4, R6
0x8C7A	0x9206    STR	R2, [SP, #24]
0x8C7C	0xEB050208  ADD	R2, R5, R8, LSL #0
0x8C80	0x7812    LDRB	R2, [R2, #0]
0x8C82	0xB2D0    UXTB	R0, R2
0x8C84	0xF7F9FBEE  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_toUpper+0
0x8C88	0x9A06    LDR	R2, [SP, #24]
0x8C8A	0x7010    STRB	R0, [R2, #0]
0x8C8C	0x1C70    ADDS	R0, R6, #1
0x8C8E	0xB2C0    UXTB	R0, R0
; i end address is: 24 (R6)
; i start address is: 0 (R0)
0x8C90	0xB2C6    UXTB	R6, R0
; i end address is: 0 (R0)
0x8C92	0xE005    B	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83446
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83445:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1952 :: 		
; i start address is: 24 (R6)
0x8C94	0x19A3    ADDS	R3, R4, R6
0x8C96	0x225F    MOVS	R2, #95
0x8C98	0x701A    STRB	R2, [R3, #0]
0x8C9A	0x1C72    ADDS	R2, R6, #1
; i end address is: 24 (R6)
; i start address is: 0 (R0)
0x8C9C	0xB2D0    UXTB	R0, R2
; i end address is: 0 (R0)
0x8C9E	0xB2C6    UXTB	R6, R0
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83446:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1953 :: 		
; i start address is: 24 (R6)
; i end address is: 24 (R6)
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83439:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1939 :: 		
; i start address is: 24 (R6)
0x8CA0	0xF1080801  ADD	R8, R8, #1
0x8CA4	0xFA5FF888  UXTB	R8, R8
;__Lib_FAT32_STM32_M3_M4_M7.c, 1953 :: 		
; l end address is: 28 (R7)
; j end address is: 32 (R8)
0x8CA8	0xE7C9    B	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83437
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83438:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1957 :: 		
; state start address is: 0 (R0)
0x8CAA	0x2001    MOVS	R0, #1
0x8CAC	0xB240    SXTB	R0, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 1958 :: 		
0x8CAE	0x2E06    CMP	R6, #6
0x8CB0	0xD201    BCS	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83447
; ?FLOC____Lib_FAT32_STM32_M3_M4_M7_fileNameToName83?T2217 start address is: 8 (R2)
0x8CB2	0xB2F2    UXTB	R2, R6
; ?FLOC____Lib_FAT32_STM32_M3_M4_M7_fileNameToName83?T2217 end address is: 8 (R2)
0x8CB4	0xE000    B	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83448
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83447:
; ?FLOC____Lib_FAT32_STM32_M3_M4_M7_fileNameToName83?T2217 start address is: 8 (R2)
0x8CB6	0x2206    MOVS	R2, #6
; ?FLOC____Lib_FAT32_STM32_M3_M4_M7_fileNameToName83?T2217 end address is: 8 (R2)
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83448:
; ?FLOC____Lib_FAT32_STM32_M3_M4_M7_fileNameToName83?T2217 start address is: 8 (R2)
; temp start address is: 4 (R1)
0x8CB8	0xB2D1    UXTB	R1, R2
;__Lib_FAT32_STM32_M3_M4_M7.c, 1959 :: 		
0x8CBA	0x18A3    ADDS	R3, R4, R2
; ?FLOC____Lib_FAT32_STM32_M3_M4_M7_fileNameToName83?T2217 end address is: 8 (R2)
0x8CBC	0x227E    MOVS	R2, #126
0x8CBE	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1960 :: 		
; k start address is: 8 (R2)
0x8CC0	0x2201    MOVS	R2, #1
; k end address is: 8 (R2)
; n83 end address is: 16 (R4)
; i end address is: 24 (R6)
; fn end address is: 20 (R5)
; temp end address is: 4 (R1)
; state end address is: 0 (R0)
0x8CC2	0x462F    MOV	R7, R5
0x8CC4	0xB2D5    UXTB	R5, R2
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83449:
; k start address is: 20 (R5)
; temp start address is: 4 (R1)
; state start address is: 0 (R0)
; n83 start address is: 16 (R4)
; fn start address is: 28 (R7)
; i start address is: 24 (R6)
0x8CC6	0x2D09    CMP	R5, #9
0x8CC8	0xD845    BHI	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831317
0x8CCA	0x2800    CMP	R0, #0
0x8CCC	0xD043    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831316
; state end address is: 0 (R0)
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831288:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1961 :: 		
0x8CCE	0x1C4A    ADDS	R2, R1, #1
0x8CD0	0xB212    SXTH	R2, R2
0x8CD2	0x18A3    ADDS	R3, R4, R2
0x8CD4	0xF2050230  ADDW	R2, R5, #48
0x8CD8	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1962 :: 		
0x8CDA	0xF88D6004  STRB	R6, [SP, #4]
0x8CDE	0x9702    STR	R7, [SP, #8]
0x8CE0	0x9403    STR	R4, [SP, #12]
0x8CE2	0xF88D1010  STRB	R1, [SP, #16]
0x8CE6	0xF88D5011  STRB	R5, [SP, #17]
0x8CEA	0x2100    MOVS	R1, #0
0x8CEC	0x4620    MOV	R0, R4
0x8CEE	0xF7FAF9D1  BL	__Lib_FAT32_STM32_M3_M4_M7_FAT32_Status+0
0x8CF2	0xF89D5011  LDRB	R5, [SP, #17]
0x8CF6	0xF89D1010  LDRB	R1, [SP, #16]
0x8CFA	0x9C03    LDR	R4, [SP, #12]
0x8CFC	0x9F02    LDR	R7, [SP, #8]
0x8CFE	0xF89D6004  LDRB	R6, [SP, #4]
; state start address is: 12 (R3)
0x8D02	0xB243    SXTB	R3, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 1963 :: 		
0x8D04	0xF1B03FFF  CMP	R0, #-1
0x8D08	0xD102    BNE	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83454
; n83 end address is: 16 (R4)
; i end address is: 24 (R6)
; fn end address is: 28 (R7)
; k end address is: 20 (R5)
; temp end address is: 4 (R1)
; state end address is: 12 (R3)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1964 :: 		
0x8D0A	0x20FF    MOVS	R0, #-1
0x8D0C	0xB240    SXTB	R0, R0
0x8D0E	0xE302    B	L_end_fileNameToName83
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83454:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1965 :: 		
; state start address is: 12 (R3)
; temp start address is: 4 (R1)
; k start address is: 20 (R5)
; fn start address is: 28 (R7)
; i start address is: 24 (R6)
; n83 start address is: 16 (R4)
0x8D10	0x2B01    CMP	R3, #1
0x8D12	0xD11C    BNE	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83455
;__Lib_FAT32_STM32_M3_M4_M7.c, 1966 :: 		
0x8D14	0xF88D3004  STRB	R3, [SP, #4]
0x8D18	0xF88D6005  STRB	R6, [SP, #5]
0x8D1C	0x9702    STR	R7, [SP, #8]
0x8D1E	0x9403    STR	R4, [SP, #12]
0x8D20	0xF88D1010  STRB	R1, [SP, #16]
0x8D24	0xF88D5011  STRB	R5, [SP, #17]
0x8D28	0x4638    MOV	R0, R7
0x8D2A	0xF7FCF8F7  BL	__Lib_FAT32_STM32_M3_M4_M7_LFN_compareName+0
0x8D2E	0xF89D5011  LDRB	R5, [SP, #17]
0x8D32	0xF89D1010  LDRB	R1, [SP, #16]
0x8D36	0x9C03    LDR	R4, [SP, #12]
0x8D38	0x9F02    LDR	R7, [SP, #8]
0x8D3A	0xF89D6005  LDRB	R6, [SP, #5]
0x8D3E	0xF99D3004  LDRSB	R3, [SP, #4]
0x8D42	0xF88D0014  STRB	R0, [SP, #20]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1967 :: 		
0x8D46	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83456
; n83 end address is: 16 (R4)
; i end address is: 24 (R6)
; fn end address is: 28 (R7)
; k end address is: 20 (R5)
; temp end address is: 4 (R1)
; state end address is: 12 (R3)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1968 :: 		
0x8D48	0xF99D0014  LDRSB	R0, [SP, #20]
0x8D4C	0xE2E3    B	L_end_fileNameToName83
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83456:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1969 :: 		
; state start address is: 12 (R3)
; temp start address is: 4 (R1)
; k start address is: 20 (R5)
; fn start address is: 28 (R7)
; i start address is: 24 (R6)
; n83 start address is: 16 (R4)
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83455:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1960 :: 		
0x8D4E	0x1C6D    ADDS	R5, R5, #1
0x8D50	0xB2ED    UXTB	R5, R5
;__Lib_FAT32_STM32_M3_M4_M7.c, 1970 :: 		
; k end address is: 20 (R5)
; state end address is: 12 (R3)
0x8D52	0xB258    SXTB	R0, R3
0x8D54	0xE7B7    B	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83449
;__Lib_FAT32_STM32_M3_M4_M7.c, 1960 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831317:
; state start address is: 0 (R0)
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831316:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1971 :: 		
0x8D56	0x2800    CMP	R0, #0
0x8D58	0xF000806F  BEQ	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831330
; temp end address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1972 :: 		
0x8D5C	0x2E05    CMP	R6, #5
0x8D5E	0xD201    BCS	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83458
; ?FLOC____Lib_FAT32_STM32_M3_M4_M7_fileNameToName83?T2233 start address is: 8 (R2)
0x8D60	0xB2F2    UXTB	R2, R6
; ?FLOC____Lib_FAT32_STM32_M3_M4_M7_fileNameToName83?T2233 end address is: 8 (R2)
0x8D62	0xE000    B	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83459
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83458:
; ?FLOC____Lib_FAT32_STM32_M3_M4_M7_fileNameToName83?T2233 start address is: 8 (R2)
0x8D64	0x2205    MOVS	R2, #5
; ?FLOC____Lib_FAT32_STM32_M3_M4_M7_fileNameToName83?T2233 end address is: 8 (R2)
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83459:
; ?FLOC____Lib_FAT32_STM32_M3_M4_M7_fileNameToName83?T2233 start address is: 8 (R2)
; temp start address is: 4 (R1)
0x8D66	0xB2D1    UXTB	R1, R2
;__Lib_FAT32_STM32_M3_M4_M7.c, 1973 :: 		
0x8D68	0x18A3    ADDS	R3, R4, R2
; ?FLOC____Lib_FAT32_STM32_M3_M4_M7_fileNameToName83?T2233 end address is: 8 (R2)
0x8D6A	0x227E    MOVS	R2, #126
0x8D6C	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1974 :: 		
; k start address is: 20 (R5)
0x8D6E	0x250A    MOVS	R5, #10
; n83 end address is: 16 (R4)
; i end address is: 24 (R6)
; fn end address is: 28 (R7)
; k end address is: 20 (R5)
; temp end address is: 4 (R1)
; state end address is: 0 (R0)
0x8D70	0x46A0    MOV	R8, R4
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83460:
; k start address is: 20 (R5)
; temp start address is: 4 (R1)
; i start address is: 24 (R6)
; fn start address is: 28 (R7)
; n83 start address is: 32 (R8)
; state start address is: 0 (R0)
0x8D72	0x2D63    CMP	R5, #99
0x8D74	0xD85D    BHI	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831319
0x8D76	0x2800    CMP	R0, #0
0x8D78	0xD05B    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831318
; state end address is: 0 (R0)
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831287:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1975 :: 		
0x8D7A	0x1C4A    ADDS	R2, R1, #1
0x8D7C	0xB212    SXTH	R2, R2
0x8D7E	0xEB080302  ADD	R3, R8, R2, LSL #0
0x8D82	0x220A    MOVS	R2, #10
0x8D84	0xFBB5F2F2  UDIV	R2, R5, R2
0x8D88	0xB2D2    UXTB	R2, R2
0x8D8A	0x3230    ADDS	R2, #48
0x8D8C	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1976 :: 		
0x8D8E	0x1C8A    ADDS	R2, R1, #2
0x8D90	0xB212    SXTH	R2, R2
0x8D92	0xEB080402  ADD	R4, R8, R2, LSL #0
0x8D96	0x230A    MOVS	R3, #10
0x8D98	0xFBB5F2F3  UDIV	R2, R5, R3
0x8D9C	0xFB035212  MLS	R2, R3, R2, R5
0x8DA0	0xB2D2    UXTB	R2, R2
0x8DA2	0x3230    ADDS	R2, #48
0x8DA4	0x7022    STRB	R2, [R4, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1977 :: 		
0x8DA6	0xF8CD8004  STR	R8, [SP, #4]
0x8DAA	0x9702    STR	R7, [SP, #8]
0x8DAC	0xF88D600C  STRB	R6, [SP, #12]
0x8DB0	0xF88D100D  STRB	R1, [SP, #13]
0x8DB4	0xF88D500E  STRB	R5, [SP, #14]
0x8DB8	0x2100    MOVS	R1, #0
0x8DBA	0x4640    MOV	R0, R8
0x8DBC	0xF7FAF96A  BL	__Lib_FAT32_STM32_M3_M4_M7_FAT32_Status+0
0x8DC0	0xF89D500E  LDRB	R5, [SP, #14]
0x8DC4	0xF89D100D  LDRB	R1, [SP, #13]
0x8DC8	0xF89D600C  LDRB	R6, [SP, #12]
0x8DCC	0x9F02    LDR	R7, [SP, #8]
0x8DCE	0xF8DD8004  LDR	R8, [SP, #4]
; state start address is: 12 (R3)
0x8DD2	0xB243    SXTB	R3, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 1978 :: 		
0x8DD4	0xF1B03FFF  CMP	R0, #-1
0x8DD8	0xD102    BNE	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83465
; i end address is: 24 (R6)
; fn end address is: 28 (R7)
; n83 end address is: 32 (R8)
; k end address is: 20 (R5)
; temp end address is: 4 (R1)
; state end address is: 12 (R3)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1979 :: 		
0x8DDA	0x20FF    MOVS	R0, #-1
0x8DDC	0xB240    SXTB	R0, R0
0x8DDE	0xE29A    B	L_end_fileNameToName83
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83465:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1980 :: 		
; state start address is: 12 (R3)
; temp start address is: 4 (R1)
; k start address is: 20 (R5)
; n83 start address is: 32 (R8)
; fn start address is: 28 (R7)
; i start address is: 24 (R6)
0x8DE0	0x2B01    CMP	R3, #1
0x8DE2	0xD122    BNE	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83466
;__Lib_FAT32_STM32_M3_M4_M7.c, 1981 :: 		
0x8DE4	0xF88D3004  STRB	R3, [SP, #4]
0x8DE8	0xF8CD8008  STR	R8, [SP, #8]
0x8DEC	0x9703    STR	R7, [SP, #12]
0x8DEE	0xF88D6010  STRB	R6, [SP, #16]
0x8DF2	0xF88D1011  STRB	R1, [SP, #17]
0x8DF6	0xF88D5012  STRB	R5, [SP, #18]
0x8DFA	0x4638    MOV	R0, R7
0x8DFC	0xF000B802  B	#4
0x8E00	0xC8162000  	__Lib_FAT32_STM32_M3_M4_M7___error+0
0x8E04	0xF7FCF88A  BL	__Lib_FAT32_STM32_M3_M4_M7_LFN_compareName+0
0x8E08	0xF89D5012  LDRB	R5, [SP, #18]
0x8E0C	0xF89D1011  LDRB	R1, [SP, #17]
0x8E10	0xF89D6010  LDRB	R6, [SP, #16]
0x8E14	0x9F03    LDR	R7, [SP, #12]
0x8E16	0xF8DD8008  LDR	R8, [SP, #8]
0x8E1A	0xF99D3004  LDRSB	R3, [SP, #4]
0x8E1E	0xF88D0014  STRB	R0, [SP, #20]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1982 :: 		
0x8E22	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83467
; i end address is: 24 (R6)
; fn end address is: 28 (R7)
; n83 end address is: 32 (R8)
; k end address is: 20 (R5)
; temp end address is: 4 (R1)
; state end address is: 12 (R3)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1983 :: 		
0x8E24	0xF99D0014  LDRSB	R0, [SP, #20]
0x8E28	0xE275    B	L_end_fileNameToName83
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83467:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1984 :: 		
; state start address is: 12 (R3)
; temp start address is: 4 (R1)
; k start address is: 20 (R5)
; n83 start address is: 32 (R8)
; fn start address is: 28 (R7)
; i start address is: 24 (R6)
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83466:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1974 :: 		
0x8E2A	0x1C6D    ADDS	R5, R5, #1
0x8E2C	0xB2ED    UXTB	R5, R5
;__Lib_FAT32_STM32_M3_M4_M7.c, 1985 :: 		
0x8E2E	0xB258    SXTB	R0, R3
; k end address is: 20 (R5)
; state end address is: 12 (R3)
0x8E30	0xE79F    B	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83460
;__Lib_FAT32_STM32_M3_M4_M7.c, 1974 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831319:
; state start address is: 0 (R0)
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831318:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1986 :: 		
; fn end address is: 28 (R7)
; n83 end address is: 32 (R8)
; temp end address is: 4 (R1)
; state end address is: 0 (R0)
0x8E32	0x463D    MOV	R5, R7
0x8E34	0x4647    MOV	R7, R8
0x8E36	0xB2F4    UXTB	R4, R6
0x8E38	0xE002    B	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83457
; i end address is: 24 (R6)
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831330:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1971 :: 		
0x8E3A	0x463D    MOV	R5, R7
0x8E3C	0x4627    MOV	R7, R4
0x8E3E	0xB2F4    UXTB	R4, R6
;__Lib_FAT32_STM32_M3_M4_M7.c, 1986 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83457:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1987 :: 		
; i start address is: 16 (R4)
; fn start address is: 20 (R5)
; n83 start address is: 28 (R7)
; state start address is: 0 (R0)
; temp start address is: 4 (R1)
0x8E40	0x2800    CMP	R0, #0
0x8E42	0xF000807E  BEQ	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831331
; temp end address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1988 :: 		
0x8E46	0x2C04    CMP	R4, #4
0x8E48	0xD201    BCS	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83469
; ?FLOC____Lib_FAT32_STM32_M3_M4_M7_fileNameToName83?T2255 start address is: 8 (R2)
0x8E4A	0xB2E2    UXTB	R2, R4
; ?FLOC____Lib_FAT32_STM32_M3_M4_M7_fileNameToName83?T2255 end address is: 8 (R2)
0x8E4C	0xE000    B	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83470
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83469:
; ?FLOC____Lib_FAT32_STM32_M3_M4_M7_fileNameToName83?T2255 start address is: 8 (R2)
0x8E4E	0x2204    MOVS	R2, #4
; ?FLOC____Lib_FAT32_STM32_M3_M4_M7_fileNameToName83?T2255 end address is: 8 (R2)
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83470:
; ?FLOC____Lib_FAT32_STM32_M3_M4_M7_fileNameToName83?T2255 start address is: 8 (R2)
; temp start address is: 4 (R1)
0x8E50	0xB2D1    UXTB	R1, R2
;__Lib_FAT32_STM32_M3_M4_M7.c, 1989 :: 		
0x8E52	0x18BB    ADDS	R3, R7, R2
; ?FLOC____Lib_FAT32_STM32_M3_M4_M7_fileNameToName83?T2255 end address is: 8 (R2)
0x8E54	0x227E    MOVS	R2, #126
0x8E56	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1990 :: 		
; k start address is: 24 (R6)
0x8E58	0x2664    MOVS	R6, #100
; fn end address is: 20 (R5)
; temp end address is: 4 (R1)
; n83 end address is: 28 (R7)
; k end address is: 24 (R6)
; state end address is: 0 (R0)
; i end address is: 16 (R4)
0x8E5A	0xFA5FF984  UXTB	R9, R4
0x8E5E	0x46A8    MOV	R8, R5
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83471:
; k start address is: 24 (R6)
; temp start address is: 4 (R1)
; state start address is: 0 (R0)
; n83 start address is: 28 (R7)
; fn start address is: 32 (R8)
; i start address is: 36 (R9)
0x8E60	0xF24032E7  MOVW	R2, #999
0x8E64	0x4296    CMP	R6, R2
0x8E66	0xDC66    BGT	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831321
0x8E68	0x2800    CMP	R0, #0
0x8E6A	0xD064    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831320
; state end address is: 0 (R0)
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831286:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1991 :: 		
0x8E6C	0x1C4A    ADDS	R2, R1, #1
0x8E6E	0xB212    SXTH	R2, R2
0x8E70	0x18BB    ADDS	R3, R7, R2
0x8E72	0x2264    MOVS	R2, #100
0x8E74	0xFBB6F2F2  UDIV	R2, R6, R2
0x8E78	0xB2D2    UXTB	R2, R2
0x8E7A	0x3230    ADDS	R2, #48
0x8E7C	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1992 :: 		
0x8E7E	0x1C8A    ADDS	R2, R1, #2
0x8E80	0xB212    SXTH	R2, R2
0x8E82	0x18BD    ADDS	R5, R7, R2
0x8E84	0x220A    MOVS	R2, #10
0x8E86	0xFBB6F4F2  UDIV	R4, R6, R2
0x8E8A	0xB2E4    UXTB	R4, R4
0x8E8C	0x230A    MOVS	R3, #10
0x8E8E	0xFBB4F2F3  UDIV	R2, R4, R3
0x8E92	0xFB034212  MLS	R2, R3, R2, R4
0x8E96	0xB2D2    UXTB	R2, R2
0x8E98	0x3230    ADDS	R2, #48
0x8E9A	0x702A    STRB	R2, [R5, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1993 :: 		
0x8E9C	0x1CCA    ADDS	R2, R1, #3
0x8E9E	0xB212    SXTH	R2, R2
0x8EA0	0x18BC    ADDS	R4, R7, R2
0x8EA2	0x230A    MOVS	R3, #10
0x8EA4	0xFBB6F2F3  UDIV	R2, R6, R3
0x8EA8	0xFB036212  MLS	R2, R3, R2, R6
0x8EAC	0xB2D2    UXTB	R2, R2
0x8EAE	0x3230    ADDS	R2, #48
0x8EB0	0x7022    STRB	R2, [R4, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1994 :: 		
0x8EB2	0xF88D9004  STRB	R9, [SP, #4]
0x8EB6	0xF8CD8008  STR	R8, [SP, #8]
0x8EBA	0x9703    STR	R7, [SP, #12]
0x8EBC	0xF88D1010  STRB	R1, [SP, #16]
0x8EC0	0xF88D6011  STRB	R6, [SP, #17]
0x8EC4	0x2100    MOVS	R1, #0
0x8EC6	0x4638    MOV	R0, R7
0x8EC8	0xF7FAF8E4  BL	__Lib_FAT32_STM32_M3_M4_M7_FAT32_Status+0
0x8ECC	0xF89D6011  LDRB	R6, [SP, #17]
0x8ED0	0xF89D1010  LDRB	R1, [SP, #16]
0x8ED4	0x9F03    LDR	R7, [SP, #12]
0x8ED6	0xF8DD8008  LDR	R8, [SP, #8]
0x8EDA	0xF89D9004  LDRB	R9, [SP, #4]
; state start address is: 12 (R3)
0x8EDE	0xB243    SXTB	R3, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 1995 :: 		
0x8EE0	0xF1B03FFF  CMP	R0, #-1
0x8EE4	0xD102    BNE	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83476
; i end address is: 36 (R9)
; temp end address is: 4 (R1)
; fn end address is: 32 (R8)
; n83 end address is: 28 (R7)
; state end address is: 12 (R3)
; k end address is: 24 (R6)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1996 :: 		
0x8EE6	0x20FF    MOVS	R0, #-1
0x8EE8	0xB240    SXTB	R0, R0
0x8EEA	0xE214    B	L_end_fileNameToName83
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83476:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1997 :: 		
; k start address is: 24 (R6)
; state start address is: 12 (R3)
; n83 start address is: 28 (R7)
; fn start address is: 32 (R8)
; temp start address is: 4 (R1)
; i start address is: 36 (R9)
0x8EEC	0x2B01    CMP	R3, #1
0x8EEE	0xD11E    BNE	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83477
;__Lib_FAT32_STM32_M3_M4_M7.c, 1998 :: 		
0x8EF0	0xF88D3004  STRB	R3, [SP, #4]
0x8EF4	0xF88D9005  STRB	R9, [SP, #5]
0x8EF8	0xF8CD8008  STR	R8, [SP, #8]
0x8EFC	0x9703    STR	R7, [SP, #12]
0x8EFE	0xF88D1010  STRB	R1, [SP, #16]
0x8F02	0xF88D6011  STRB	R6, [SP, #17]
0x8F06	0x4640    MOV	R0, R8
0x8F08	0xF7FCF808  BL	__Lib_FAT32_STM32_M3_M4_M7_LFN_compareName+0
0x8F0C	0xF89D6011  LDRB	R6, [SP, #17]
0x8F10	0xF89D1010  LDRB	R1, [SP, #16]
0x8F14	0x9F03    LDR	R7, [SP, #12]
0x8F16	0xF8DD8008  LDR	R8, [SP, #8]
0x8F1A	0xF89D9005  LDRB	R9, [SP, #5]
0x8F1E	0xF99D3004  LDRSB	R3, [SP, #4]
0x8F22	0xF88D0014  STRB	R0, [SP, #20]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1999 :: 		
0x8F26	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83478
; i end address is: 36 (R9)
; temp end address is: 4 (R1)
; fn end address is: 32 (R8)
; n83 end address is: 28 (R7)
; state end address is: 12 (R3)
; k end address is: 24 (R6)
;__Lib_FAT32_STM32_M3_M4_M7.c, 2000 :: 		
0x8F28	0xF99D0014  LDRSB	R0, [SP, #20]
0x8F2C	0xE1F3    B	L_end_fileNameToName83
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83478:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2001 :: 		
; k start address is: 24 (R6)
; state start address is: 12 (R3)
; n83 start address is: 28 (R7)
; fn start address is: 32 (R8)
; temp start address is: 4 (R1)
; i start address is: 36 (R9)
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83477:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1990 :: 		
0x8F2E	0x1C76    ADDS	R6, R6, #1
0x8F30	0xB2F6    UXTB	R6, R6
;__Lib_FAT32_STM32_M3_M4_M7.c, 2002 :: 		
; state end address is: 12 (R3)
; k end address is: 24 (R6)
0x8F32	0xB258    SXTB	R0, R3
0x8F34	0xE794    B	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83471
;__Lib_FAT32_STM32_M3_M4_M7.c, 1990 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831321:
; state start address is: 0 (R0)
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831320:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2003 :: 		
0x8F36	0x9701    STR	R7, [SP, #4]
; temp end address is: 4 (R1)
; fn end address is: 32 (R8)
; n83 end address is: 28 (R7)
; state end address is: 0 (R0)
0x8F38	0xFA5FF789  UXTB	R7, R9
0x8F3C	0xF8DD9004  LDR	R9, [SP, #4]
0x8F40	0xE002    B	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83468
; i end address is: 36 (R9)
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831331:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1987 :: 		
0x8F42	0x46B9    MOV	R9, R7
0x8F44	0xB2E7    UXTB	R7, R4
0x8F46	0x46A8    MOV	R8, R5
;__Lib_FAT32_STM32_M3_M4_M7.c, 2003 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83468:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2004 :: 		
; temp start address is: 4 (R1)
; state start address is: 0 (R0)
; n83 start address is: 36 (R9)
; fn start address is: 32 (R8)
; i start address is: 28 (R7)
0x8F48	0x2800    CMP	R0, #0
0x8F4A	0xF0008097  BEQ	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831332
; temp end address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 2005 :: 		
0x8F4E	0x2F03    CMP	R7, #3
0x8F50	0xD201    BCS	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83480
; ?FLOC____Lib_FAT32_STM32_M3_M4_M7_fileNameToName83?T2283 start address is: 8 (R2)
0x8F52	0xB2FA    UXTB	R2, R7
; ?FLOC____Lib_FAT32_STM32_M3_M4_M7_fileNameToName83?T2283 end address is: 8 (R2)
0x8F54	0xE000    B	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83481
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83480:
; ?FLOC____Lib_FAT32_STM32_M3_M4_M7_fileNameToName83?T2283 start address is: 8 (R2)
0x8F56	0x2203    MOVS	R2, #3
; ?FLOC____Lib_FAT32_STM32_M3_M4_M7_fileNameToName83?T2283 end address is: 8 (R2)
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83481:
; ?FLOC____Lib_FAT32_STM32_M3_M4_M7_fileNameToName83?T2283 start address is: 8 (R2)
; temp start address is: 4 (R1)
0x8F58	0xB2D1    UXTB	R1, R2
;__Lib_FAT32_STM32_M3_M4_M7.c, 2006 :: 		
0x8F5A	0xEB090302  ADD	R3, R9, R2, LSL #0
; ?FLOC____Lib_FAT32_STM32_M3_M4_M7_fileNameToName83?T2283 end address is: 8 (R2)
0x8F5E	0x227E    MOVS	R2, #126
0x8F60	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2007 :: 		
; k start address is: 24 (R6)
0x8F62	0x26E8    MOVS	R6, #232
; i end address is: 28 (R7)
; n83 end address is: 36 (R9)
; temp end address is: 4 (R1)
; fn end address is: 32 (R8)
; k end address is: 24 (R6)
; state end address is: 0 (R0)
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83482:
; k start address is: 24 (R6)
; temp start address is: 4 (R1)
; i start address is: 28 (R7)
; fn start address is: 32 (R8)
; n83 start address is: 36 (R9)
; state start address is: 0 (R0)
0x8F64	0xF242720F  MOVW	R2, #9999
0x8F68	0x4296    CMP	R6, R2
0x8F6A	0xF3008081  BGT	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831323
0x8F6E	0x2800    CMP	R0, #0
0x8F70	0xF000807E  BEQ	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831322
; state end address is: 0 (R0)
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831285:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2008 :: 		
0x8F74	0x1C4A    ADDS	R2, R1, #1
0x8F76	0xB212    SXTH	R2, R2
0x8F78	0xEB090302  ADD	R3, R9, R2, LSL #0
0x8F7C	0xF24032E8  MOVW	R2, #1000
0x8F80	0xB212    SXTH	R2, R2
0x8F82	0xFB96F2F2  SDIV	R2, R6, R2
0x8F86	0xB212    SXTH	R2, R2
0x8F88	0x3230    ADDS	R2, #48
0x8F8A	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2009 :: 		
0x8F8C	0x1C8A    ADDS	R2, R1, #2
0x8F8E	0xB212    SXTH	R2, R2
0x8F90	0xEB090502  ADD	R5, R9, R2, LSL #0
0x8F94	0x2264    MOVS	R2, #100
0x8F96	0xFBB6F4F2  UDIV	R4, R6, R2
0x8F9A	0xB2E4    UXTB	R4, R4
0x8F9C	0x230A    MOVS	R3, #10
0x8F9E	0xFBB4F2F3  UDIV	R2, R4, R3
0x8FA2	0xFB034212  MLS	R2, R3, R2, R4
0x8FA6	0xB2D2    UXTB	R2, R2
0x8FA8	0x3230    ADDS	R2, #48
0x8FAA	0x702A    STRB	R2, [R5, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2010 :: 		
0x8FAC	0x1CCA    ADDS	R2, R1, #3
0x8FAE	0xB212    SXTH	R2, R2
0x8FB0	0xEB090502  ADD	R5, R9, R2, LSL #0
0x8FB4	0x220A    MOVS	R2, #10
0x8FB6	0xFBB6F4F2  UDIV	R4, R6, R2
0x8FBA	0xB2E4    UXTB	R4, R4
0x8FBC	0x230A    MOVS	R3, #10
0x8FBE	0xFBB4F2F3  UDIV	R2, R4, R3
0x8FC2	0xFB034212  MLS	R2, R3, R2, R4
0x8FC6	0xB2D2    UXTB	R2, R2
0x8FC8	0x3230    ADDS	R2, #48
0x8FCA	0x702A    STRB	R2, [R5, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2011 :: 		
0x8FCC	0x1D0A    ADDS	R2, R1, #4
0x8FCE	0xB212    SXTH	R2, R2
0x8FD0	0xEB090402  ADD	R4, R9, R2, LSL #0
0x8FD4	0x230A    MOVS	R3, #10
0x8FD6	0xFBB6F2F3  UDIV	R2, R6, R3
0x8FDA	0xFB036212  MLS	R2, R3, R2, R6
0x8FDE	0xB2D2    UXTB	R2, R2
0x8FE0	0x3230    ADDS	R2, #48
0x8FE2	0x7022    STRB	R2, [R4, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2012 :: 		
0x8FE4	0xF8CD9004  STR	R9, [SP, #4]
0x8FE8	0xF8CD8008  STR	R8, [SP, #8]
0x8FEC	0xF88D700C  STRB	R7, [SP, #12]
0x8FF0	0xF88D100D  STRB	R1, [SP, #13]
0x8FF4	0xF88D600E  STRB	R6, [SP, #14]
0x8FF8	0x2100    MOVS	R1, #0
0x8FFA	0x4648    MOV	R0, R9
0x8FFC	0xF7FAF84A  BL	__Lib_FAT32_STM32_M3_M4_M7_FAT32_Status+0
0x9000	0xF89D600E  LDRB	R6, [SP, #14]
0x9004	0xF89D100D  LDRB	R1, [SP, #13]
0x9008	0xF89D700C  LDRB	R7, [SP, #12]
0x900C	0xF8DD8008  LDR	R8, [SP, #8]
0x9010	0xF8DD9004  LDR	R9, [SP, #4]
; state start address is: 12 (R3)
0x9014	0xB243    SXTB	R3, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 2013 :: 		
0x9016	0xF1B03FFF  CMP	R0, #-1
0x901A	0xD102    BNE	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83487
; i end address is: 28 (R7)
; n83 end address is: 36 (R9)
; temp end address is: 4 (R1)
; fn end address is: 32 (R8)
; state end address is: 12 (R3)
; k end address is: 24 (R6)
;__Lib_FAT32_STM32_M3_M4_M7.c, 2014 :: 		
0x901C	0x20FF    MOVS	R0, #-1
0x901E	0xB240    SXTB	R0, R0
0x9020	0xE179    B	L_end_fileNameToName83
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83487:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2015 :: 		
; k start address is: 24 (R6)
; state start address is: 12 (R3)
; fn start address is: 32 (R8)
; temp start address is: 4 (R1)
; n83 start address is: 36 (R9)
; i start address is: 28 (R7)
0x9022	0x2B01    CMP	R3, #1
0x9024	0xD120    BNE	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83488
;__Lib_FAT32_STM32_M3_M4_M7.c, 2016 :: 		
0x9026	0xF88D3004  STRB	R3, [SP, #4]
0x902A	0xF8CD9008  STR	R9, [SP, #8]
0x902E	0xF8CD800C  STR	R8, [SP, #12]
0x9032	0xF88D7010  STRB	R7, [SP, #16]
0x9036	0xF88D1011  STRB	R1, [SP, #17]
0x903A	0xF88D6012  STRB	R6, [SP, #18]
0x903E	0x4640    MOV	R0, R8
0x9040	0xF7FBFF6C  BL	__Lib_FAT32_STM32_M3_M4_M7_LFN_compareName+0
0x9044	0xF89D6012  LDRB	R6, [SP, #18]
0x9048	0xF89D1011  LDRB	R1, [SP, #17]
0x904C	0xF89D7010  LDRB	R7, [SP, #16]
0x9050	0xF8DD800C  LDR	R8, [SP, #12]
0x9054	0xF8DD9008  LDR	R9, [SP, #8]
0x9058	0xF99D3004  LDRSB	R3, [SP, #4]
0x905C	0xF88D0014  STRB	R0, [SP, #20]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2017 :: 		
0x9060	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83489
; i end address is: 28 (R7)
; n83 end address is: 36 (R9)
; temp end address is: 4 (R1)
; fn end address is: 32 (R8)
; state end address is: 12 (R3)
; k end address is: 24 (R6)
;__Lib_FAT32_STM32_M3_M4_M7.c, 2018 :: 		
0x9062	0xF99D0014  LDRSB	R0, [SP, #20]
0x9066	0xE156    B	L_end_fileNameToName83
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83489:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2019 :: 		
; k start address is: 24 (R6)
; state start address is: 12 (R3)
; fn start address is: 32 (R8)
; temp start address is: 4 (R1)
; n83 start address is: 36 (R9)
; i start address is: 28 (R7)
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83488:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2007 :: 		
0x9068	0x1C76    ADDS	R6, R6, #1
0x906A	0xB2F6    UXTB	R6, R6
;__Lib_FAT32_STM32_M3_M4_M7.c, 2020 :: 		
0x906C	0xB258    SXTB	R0, R3
; state end address is: 12 (R3)
; k end address is: 24 (R6)
0x906E	0xE779    B	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83482
;__Lib_FAT32_STM32_M3_M4_M7.c, 2007 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831323:
; state start address is: 0 (R0)
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831322:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2021 :: 		
0x9070	0x4644    MOV	R4, R8
; n83 end address is: 36 (R9)
; temp end address is: 4 (R1)
; fn end address is: 32 (R8)
; state end address is: 0 (R0)
0x9072	0xFA5FF881  UXTB	R8, R1
0x9076	0xB2F9    UXTB	R1, R7
0x9078	0x464F    MOV	R7, R9
0x907A	0xE004    B	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83479
; i end address is: 28 (R7)
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831332:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2004 :: 		
0x907C	0x4644    MOV	R4, R8
0x907E	0xFA5FF881  UXTB	R8, R1
0x9082	0xB2F9    UXTB	R1, R7
0x9084	0x464F    MOV	R7, R9
;__Lib_FAT32_STM32_M3_M4_M7.c, 2021 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83479:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2022 :: 		
; i start address is: 4 (R1)
; fn start address is: 16 (R4)
; n83 start address is: 28 (R7)
; state start address is: 0 (R0)
; temp start address is: 32 (R8)
0x9086	0x2800    CMP	R0, #0
0x9088	0xF0008098  BEQ	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831333
; temp end address is: 32 (R8)
;__Lib_FAT32_STM32_M3_M4_M7.c, 2023 :: 		
0x908C	0x2902    CMP	R1, #2
0x908E	0xD201    BCS	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83491
; ?FLOC____Lib_FAT32_STM32_M3_M4_M7_fileNameToName83?T2317 start address is: 8 (R2)
0x9090	0xB2CA    UXTB	R2, R1
; i end address is: 4 (R1)
; ?FLOC____Lib_FAT32_STM32_M3_M4_M7_fileNameToName83?T2317 end address is: 8 (R2)
0x9092	0xE000    B	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83492
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83491:
; ?FLOC____Lib_FAT32_STM32_M3_M4_M7_fileNameToName83?T2317 start address is: 8 (R2)
0x9094	0x2202    MOVS	R2, #2
; ?FLOC____Lib_FAT32_STM32_M3_M4_M7_fileNameToName83?T2317 end address is: 8 (R2)
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83492:
; ?FLOC____Lib_FAT32_STM32_M3_M4_M7_fileNameToName83?T2317 start address is: 8 (R2)
; temp start address is: 4 (R1)
0x9096	0xB2D1    UXTB	R1, R2
;__Lib_FAT32_STM32_M3_M4_M7.c, 2024 :: 		
0x9098	0x18BB    ADDS	R3, R7, R2
; ?FLOC____Lib_FAT32_STM32_M3_M4_M7_fileNameToName83?T2317 end address is: 8 (R2)
0x909A	0x227E    MOVS	R2, #126
0x909C	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2025 :: 		
; k start address is: 24 (R6)
0x909E	0x2610    MOVS	R6, #16
; fn end address is: 16 (R4)
; temp end address is: 4 (R1)
; n83 end address is: 28 (R7)
; k end address is: 24 (R6)
; state end address is: 0 (R0)
0x90A0	0x46A0    MOV	R8, R4
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83493:
; k start address is: 24 (R6)
; temp start address is: 4 (R1)
; state start address is: 0 (R0)
; n83 start address is: 28 (R7)
; fn start address is: 32 (R8)
0x90A2	0x4A9F    LDR	R2, [PC, #636]
0x90A4	0x4296    CMP	R6, R2
0x90A6	0xF3008083  BGT	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831325
0x90AA	0x2800    CMP	R0, #0
0x90AC	0xF0008080  BEQ	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831324
; state end address is: 0 (R0)
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831284:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2026 :: 		
0x90B0	0x1C4A    ADDS	R2, R1, #1
0x90B2	0xB212    SXTH	R2, R2
0x90B4	0x18BB    ADDS	R3, R7, R2
0x90B6	0xF2427210  MOVW	R2, #10000
0x90BA	0xB212    SXTH	R2, R2
0x90BC	0xFB96F2F2  SDIV	R2, R6, R2
0x90C0	0xB212    SXTH	R2, R2
0x90C2	0x3230    ADDS	R2, #48
0x90C4	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2027 :: 		
0x90C6	0x1C8A    ADDS	R2, R1, #2
0x90C8	0xB212    SXTH	R2, R2
0x90CA	0x18BD    ADDS	R5, R7, R2
0x90CC	0xF24032E8  MOVW	R2, #1000
0x90D0	0xB212    SXTH	R2, R2
0x90D2	0xFB96F4F2  SDIV	R4, R6, R2
0x90D6	0xB224    SXTH	R4, R4
0x90D8	0x230A    MOVS	R3, #10
0x90DA	0xB21B    SXTH	R3, R3
0x90DC	0xFB94F2F3  SDIV	R2, R4, R3
0x90E0	0xFB034212  MLS	R2, R3, R2, R4
0x90E4	0xB212    SXTH	R2, R2
0x90E6	0x3230    ADDS	R2, #48
0x90E8	0x702A    STRB	R2, [R5, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2028 :: 		
0x90EA	0x1CCA    ADDS	R2, R1, #3
0x90EC	0xB212    SXTH	R2, R2
0x90EE	0x18BD    ADDS	R5, R7, R2
0x90F0	0x2264    MOVS	R2, #100
0x90F2	0xFBB6F4F2  UDIV	R4, R6, R2
0x90F6	0xB2E4    UXTB	R4, R4
0x90F8	0x230A    MOVS	R3, #10
0x90FA	0xFBB4F2F3  UDIV	R2, R4, R3
0x90FE	0xFB034212  MLS	R2, R3, R2, R4
0x9102	0xB2D2    UXTB	R2, R2
0x9104	0x3230    ADDS	R2, #48
0x9106	0x702A    STRB	R2, [R5, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2029 :: 		
0x9108	0x1D0A    ADDS	R2, R1, #4
0x910A	0xB212    SXTH	R2, R2
0x910C	0x18BD    ADDS	R5, R7, R2
0x910E	0x220A    MOVS	R2, #10
0x9110	0xFBB6F4F2  UDIV	R4, R6, R2
0x9114	0xB2E4    UXTB	R4, R4
0x9116	0x230A    MOVS	R3, #10
0x9118	0xFBB4F2F3  UDIV	R2, R4, R3
0x911C	0xFB034212  MLS	R2, R3, R2, R4
0x9120	0xB2D2    UXTB	R2, R2
0x9122	0x3230    ADDS	R2, #48
0x9124	0x702A    STRB	R2, [R5, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2030 :: 		
0x9126	0x1D4A    ADDS	R2, R1, #5
0x9128	0xB212    SXTH	R2, R2
0x912A	0x18BC    ADDS	R4, R7, R2
0x912C	0x230A    MOVS	R3, #10
0x912E	0xFBB6F2F3  UDIV	R2, R6, R3
0x9132	0xFB036212  MLS	R2, R3, R2, R6
0x9136	0xB2D2    UXTB	R2, R2
0x9138	0x3230    ADDS	R2, #48
0x913A	0x7022    STRB	R2, [R4, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2031 :: 		
0x913C	0xF8CD8004  STR	R8, [SP, #4]
0x9140	0x9702    STR	R7, [SP, #8]
0x9142	0xF88D100C  STRB	R1, [SP, #12]
0x9146	0xF88D600D  STRB	R6, [SP, #13]
0x914A	0x2100    MOVS	R1, #0
0x914C	0x4638    MOV	R0, R7
0x914E	0xF7F9FFA1  BL	__Lib_FAT32_STM32_M3_M4_M7_FAT32_Status+0
0x9152	0xF89D600D  LDRB	R6, [SP, #13]
0x9156	0xF89D100C  LDRB	R1, [SP, #12]
0x915A	0x9F02    LDR	R7, [SP, #8]
0x915C	0xF8DD8004  LDR	R8, [SP, #4]
; state start address is: 12 (R3)
0x9160	0xB243    SXTB	R3, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 2032 :: 		
0x9162	0xF1B03FFF  CMP	R0, #-1
0x9166	0xD102    BNE	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83498
; temp end address is: 4 (R1)
; fn end address is: 32 (R8)
; n83 end address is: 28 (R7)
; state end address is: 12 (R3)
; k end address is: 24 (R6)
;__Lib_FAT32_STM32_M3_M4_M7.c, 2033 :: 		
0x9168	0x20FF    MOVS	R0, #-1
0x916A	0xB240    SXTB	R0, R0
0x916C	0xE0D3    B	L_end_fileNameToName83
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83498:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2034 :: 		
; k start address is: 24 (R6)
; state start address is: 12 (R3)
; n83 start address is: 28 (R7)
; fn start address is: 32 (R8)
; temp start address is: 4 (R1)
0x916E	0x2B01    CMP	R3, #1
0x9170	0xD11A    BNE	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83499
;__Lib_FAT32_STM32_M3_M4_M7.c, 2035 :: 		
0x9172	0xF88D3004  STRB	R3, [SP, #4]
0x9176	0xF8CD8008  STR	R8, [SP, #8]
0x917A	0x9703    STR	R7, [SP, #12]
0x917C	0xF88D1010  STRB	R1, [SP, #16]
0x9180	0xF88D6011  STRB	R6, [SP, #17]
0x9184	0x4640    MOV	R0, R8
0x9186	0xF7FBFEC9  BL	__Lib_FAT32_STM32_M3_M4_M7_LFN_compareName+0
0x918A	0xF89D6011  LDRB	R6, [SP, #17]
0x918E	0xF89D1010  LDRB	R1, [SP, #16]
0x9192	0x9F03    LDR	R7, [SP, #12]
0x9194	0xF8DD8008  LDR	R8, [SP, #8]
0x9198	0xF99D3004  LDRSB	R3, [SP, #4]
0x919C	0xF88D0014  STRB	R0, [SP, #20]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2036 :: 		
0x91A0	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83500
; temp end address is: 4 (R1)
; fn end address is: 32 (R8)
; n83 end address is: 28 (R7)
; state end address is: 12 (R3)
; k end address is: 24 (R6)
;__Lib_FAT32_STM32_M3_M4_M7.c, 2037 :: 		
0x91A2	0xF99D0014  LDRSB	R0, [SP, #20]
0x91A6	0xE0B6    B	L_end_fileNameToName83
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83500:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2038 :: 		
; k start address is: 24 (R6)
; state start address is: 12 (R3)
; n83 start address is: 28 (R7)
; fn start address is: 32 (R8)
; temp start address is: 4 (R1)
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83499:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2025 :: 		
0x91A8	0x1C76    ADDS	R6, R6, #1
0x91AA	0xB2F6    UXTB	R6, R6
;__Lib_FAT32_STM32_M3_M4_M7.c, 2039 :: 		
; state end address is: 12 (R3)
; k end address is: 24 (R6)
0x91AC	0xB258    SXTB	R0, R3
0x91AE	0xE778    B	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83493
;__Lib_FAT32_STM32_M3_M4_M7.c, 2025 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831325:
; state start address is: 0 (R0)
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831324:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2040 :: 		
0x91B0	0xF88D1004  STRB	R1, [SP, #4]
; fn end address is: 32 (R8)
; n83 end address is: 28 (R7)
; state end address is: 0 (R0)
0x91B4	0x4641    MOV	R1, R8
0x91B6	0xF89D8004  LDRB	R8, [SP, #4]
0x91BA	0xE000    B	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83490
; temp end address is: 4 (R1)
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831333:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2022 :: 		
0x91BC	0x4621    MOV	R1, R4
;__Lib_FAT32_STM32_M3_M4_M7.c, 2040 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83490:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2041 :: 		
; temp start address is: 32 (R8)
; state start address is: 0 (R0)
; n83 start address is: 28 (R7)
; fn start address is: 4 (R1)
0x91BE	0x2800    CMP	R0, #0
0x91C0	0xF000809D  BEQ	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831334
;__Lib_FAT32_STM32_M3_M4_M7.c, 2042 :: 		
0x91C4	0x1C7B    ADDS	R3, R7, #1
0x91C6	0x227E    MOVS	R2, #126
0x91C8	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2043 :: 		
; k start address is: 24 (R6)
0x91CA	0x26A0    MOVS	R6, #160
; k end address is: 24 (R6)
; state end address is: 0 (R0)
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83502:
; k start address is: 24 (R6)
; fn start address is: 4 (R1)
; fn end address is: 4 (R1)
; n83 start address is: 28 (R7)
; n83 end address is: 28 (R7)
; state start address is: 0 (R0)
; temp start address is: 32 (R8)
; temp end address is: 32 (R8)
0x91CC	0x4A55    LDR	R2, [PC, #340]
0x91CE	0x4296    CMP	R6, R2
0x91D0	0xF3008094  BGT	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831327
; fn end address is: 4 (R1)
; n83 end address is: 28 (R7)
; temp end address is: 32 (R8)
; temp start address is: 32 (R8)
; n83 start address is: 28 (R7)
; fn start address is: 4 (R1)
0x91D4	0x2800    CMP	R0, #0
0x91D6	0xF0008091  BEQ	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831326
; state end address is: 0 (R0)
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831283:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2044 :: 		
0x91DA	0xF1080202  ADD	R2, R8, #2
0x91DE	0xB212    SXTH	R2, R2
0x91E0	0x18BB    ADDS	R3, R7, R2
0x91E2	0x4A51    LDR	R2, [PC, #324]
0x91E4	0xFB96F2F2  SDIV	R2, R6, R2
0x91E8	0x3230    ADDS	R2, #48
0x91EA	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2045 :: 		
0x91EC	0xF1080203  ADD	R2, R8, #3
0x91F0	0xB212    SXTH	R2, R2
0x91F2	0x18BD    ADDS	R5, R7, R2
0x91F4	0xF2427210  MOVW	R2, #10000
0x91F8	0xB212    SXTH	R2, R2
0x91FA	0xFB96F4F2  SDIV	R4, R6, R2
0x91FE	0xB224    SXTH	R4, R4
0x9200	0x230A    MOVS	R3, #10
0x9202	0xB21B    SXTH	R3, R3
0x9204	0xFB94F2F3  SDIV	R2, R4, R3
0x9208	0xFB034212  MLS	R2, R3, R2, R4
0x920C	0xB212    SXTH	R2, R2
0x920E	0x3230    ADDS	R2, #48
0x9210	0x702A    STRB	R2, [R5, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2046 :: 		
0x9212	0xF1080204  ADD	R2, R8, #4
0x9216	0xB212    SXTH	R2, R2
0x9218	0x18BD    ADDS	R5, R7, R2
0x921A	0xF24032E8  MOVW	R2, #1000
0x921E	0xB212    SXTH	R2, R2
0x9220	0xFB96F4F2  SDIV	R4, R6, R2
0x9224	0xB224    SXTH	R4, R4
0x9226	0x230A    MOVS	R3, #10
0x9228	0xB21B    SXTH	R3, R3
0x922A	0xFB94F2F3  SDIV	R2, R4, R3
0x922E	0xFB034212  MLS	R2, R3, R2, R4
0x9232	0xB212    SXTH	R2, R2
0x9234	0x3230    ADDS	R2, #48
0x9236	0x702A    STRB	R2, [R5, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2047 :: 		
0x9238	0xF1080205  ADD	R2, R8, #5
0x923C	0xB212    SXTH	R2, R2
0x923E	0x18BD    ADDS	R5, R7, R2
0x9240	0x2264    MOVS	R2, #100
0x9242	0xFBB6F4F2  UDIV	R4, R6, R2
0x9246	0xB2E4    UXTB	R4, R4
0x9248	0x230A    MOVS	R3, #10
0x924A	0xFBB4F2F3  UDIV	R2, R4, R3
0x924E	0xFB034212  MLS	R2, R3, R2, R4
0x9252	0xB2D2    UXTB	R2, R2
0x9254	0x3230    ADDS	R2, #48
0x9256	0x702A    STRB	R2, [R5, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2048 :: 		
0x9258	0xF1080206  ADD	R2, R8, #6
0x925C	0xB212    SXTH	R2, R2
0x925E	0x18BD    ADDS	R5, R7, R2
0x9260	0x220A    MOVS	R2, #10
0x9262	0xFBB6F4F2  UDIV	R4, R6, R2
0x9266	0xB2E4    UXTB	R4, R4
0x9268	0x230A    MOVS	R3, #10
0x926A	0xFBB4F2F3  UDIV	R2, R4, R3
0x926E	0xFB034212  MLS	R2, R3, R2, R4
0x9272	0xB2D2    UXTB	R2, R2
0x9274	0x3230    ADDS	R2, #48
0x9276	0x702A    STRB	R2, [R5, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2049 :: 		
0x9278	0xF1080207  ADD	R2, R8, #7
0x927C	0xB212    SXTH	R2, R2
0x927E	0x18BC    ADDS	R4, R7, R2
0x9280	0x230A    MOVS	R3, #10
0x9282	0xFBB6F2F3  UDIV	R2, R6, R3
0x9286	0xFB036212  MLS	R2, R3, R2, R6
0x928A	0xB2D2    UXTB	R2, R2
0x928C	0x3230    ADDS	R2, #48
0x928E	0x7022    STRB	R2, [R4, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2050 :: 		
0x9290	0xF88D8004  STRB	R8, [SP, #4]
0x9294	0x9702    STR	R7, [SP, #8]
0x9296	0x9103    STR	R1, [SP, #12]
0x9298	0xF88D6010  STRB	R6, [SP, #16]
0x929C	0x2100    MOVS	R1, #0
0x929E	0x4638    MOV	R0, R7
0x92A0	0xF7F9FEF8  BL	__Lib_FAT32_STM32_M3_M4_M7_FAT32_Status+0
0x92A4	0xF89D6010  LDRB	R6, [SP, #16]
0x92A8	0x9903    LDR	R1, [SP, #12]
0x92AA	0x9F02    LDR	R7, [SP, #8]
0x92AC	0xF89D8004  LDRB	R8, [SP, #4]
; state start address is: 12 (R3)
0x92B0	0xB243    SXTB	R3, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 2051 :: 		
0x92B2	0xF1B03FFF  CMP	R0, #-1
0x92B6	0xD102    BNE	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83507
; fn end address is: 4 (R1)
; n83 end address is: 28 (R7)
; temp end address is: 32 (R8)
; state end address is: 12 (R3)
; k end address is: 24 (R6)
;__Lib_FAT32_STM32_M3_M4_M7.c, 2052 :: 		
0x92B8	0x20FF    MOVS	R0, #-1
0x92BA	0xB240    SXTB	R0, R0
0x92BC	0xE02B    B	L_end_fileNameToName83
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83507:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2053 :: 		
; k start address is: 24 (R6)
; state start address is: 12 (R3)
; temp start address is: 32 (R8)
; n83 start address is: 28 (R7)
; fn start address is: 4 (R1)
0x92BE	0x2B01    CMP	R3, #1
0x92C0	0xD118    BNE	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83508
;__Lib_FAT32_STM32_M3_M4_M7.c, 2054 :: 		
0x92C2	0xF88D3004  STRB	R3, [SP, #4]
0x92C6	0xF88D8005  STRB	R8, [SP, #5]
0x92CA	0x9702    STR	R7, [SP, #8]
0x92CC	0x9103    STR	R1, [SP, #12]
0x92CE	0xF88D6010  STRB	R6, [SP, #16]
0x92D2	0x4608    MOV	R0, R1
0x92D4	0xF7FBFE22  BL	__Lib_FAT32_STM32_M3_M4_M7_LFN_compareName+0
0x92D8	0xF89D6010  LDRB	R6, [SP, #16]
0x92DC	0x9903    LDR	R1, [SP, #12]
0x92DE	0x9F02    LDR	R7, [SP, #8]
0x92E0	0xF89D8005  LDRB	R8, [SP, #5]
0x92E4	0xF99D3004  LDRSB	R3, [SP, #4]
0x92E8	0xF88D0014  STRB	R0, [SP, #20]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2055 :: 		
0x92EC	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83509
; fn end address is: 4 (R1)
; n83 end address is: 28 (R7)
; temp end address is: 32 (R8)
; state end address is: 12 (R3)
; k end address is: 24 (R6)
;__Lib_FAT32_STM32_M3_M4_M7.c, 2056 :: 		
0x92EE	0xF99D0014  LDRSB	R0, [SP, #20]
0x92F2	0xE010    B	L_end_fileNameToName83
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83509:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2057 :: 		
; k start address is: 24 (R6)
; state start address is: 12 (R3)
; temp start address is: 32 (R8)
; n83 start address is: 28 (R7)
; fn start address is: 4 (R1)
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83508:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2043 :: 		
0x92F4	0x1C76    ADDS	R6, R6, #1
0x92F6	0xB2F6    UXTB	R6, R6
;__Lib_FAT32_STM32_M3_M4_M7.c, 2058 :: 		
; fn end address is: 4 (R1)
; n83 end address is: 28 (R7)
; temp end address is: 32 (R8)
; state end address is: 12 (R3)
; k end address is: 24 (R6)
0x92F8	0xB258    SXTB	R0, R3
0x92FA	0xE767    B	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83502
;__Lib_FAT32_STM32_M3_M4_M7.c, 2043 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831327:
; state start address is: 0 (R0)
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831326:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2059 :: 		
0x92FC	0xE7FF    B	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83501
; state end address is: 0 (R0)
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName831334:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2041 :: 		
;__Lib_FAT32_STM32_M3_M4_M7.c, 2059 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83501:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2060 :: 		
; state start address is: 0 (R0)
0x92FE	0xB130    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83510
; state end address is: 0 (R0)
;__Lib_FAT32_STM32_M3_M4_M7.c, 2061 :: 		
0x9300	0x23BF    MOVS	R3, #-65
0x9302	0xB25B    SXTB	R3, R3
0x9304	0x4A09    LDR	R2, [PC, #36]
0x9306	0x7013    STRB	R3, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2062 :: 		
0x9308	0x20FF    MOVS	R0, #-1
0x930A	0xB240    SXTB	R0, R0
0x930C	0xE003    B	L_end_fileNameToName83
;__Lib_FAT32_STM32_M3_M4_M7.c, 2063 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83510:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2064 :: 		
0x930E	0xE002    B	L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83511
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83422:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2065 :: 		
0x9310	0x20FF    MOVS	R0, #-1
0x9312	0xB240    SXTB	R0, R0
0x9314	0xE7FF    B	L_end_fileNameToName83
;__Lib_FAT32_STM32_M3_M4_M7.c, 2066 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_fileNameToName83511:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2067 :: 		
L_end_fileNameToName83:
0x9316	0xF8DDE000  LDR	LR, [SP, #0]
0x931A	0xB007    ADD	SP, SP, #28
0x931C	0x4770    BX	LR
0x931E	0xBF00    NOP
0x9320	0x869F0001  	#99999
0x9324	0x423F000F  	#999999
0x9328	0x86A00001  	#100000
0x932C	0xC8162000  	__Lib_FAT32_STM32_M3_M4_M7___error+0
; end of __Lib_FAT32_STM32_M3_M4_M7_fileNameToName83
__Lib_FAT32_STM32_M3_M4_M7_alt_isLFN:
;__Lib_FAT32_STM32_M3_M4_M7.c, 267 :: 		
; name start address is: 0 (R0)
0x49A8	0xB082    SUB	SP, SP, #8
0x49AA	0xF8CDE000  STR	LR, [SP, #0]
0x49AE	0x4681    MOV	R9, R0
; name end address is: 0 (R0)
; name start address is: 36 (R9)
;__Lib_FAT32_STM32_M3_M4_M7.c, 274 :: 		
0x49B0	0x2101    MOVS	R1, #1
0x49B2	0xF88D1004  STRB	R1, [SP, #4]
;__Lib_FAT32_STM32_M3_M4_M7.c, 275 :: 		
0x49B6	0x2100    MOVS	R1, #0
0x49B8	0xF88D1005  STRB	R1, [SP, #5]
;__Lib_FAT32_STM32_M3_M4_M7.c, 276 :: 		
0x49BC	0x2100    MOVS	R1, #0
0x49BE	0xF88D1006  STRB	R1, [SP, #6]
;__Lib_FAT32_STM32_M3_M4_M7.c, 277 :: 		
0x49C2	0x2100    MOVS	R1, #0
0x49C4	0xF88D1007  STRB	R1, [SP, #7]
;__Lib_FAT32_STM32_M3_M4_M7.c, 278 :: 		
; fullstop start address is: 32 (R8)
0x49C8	0xF2400800  MOVW	R8, #0
;__Lib_FAT32_STM32_M3_M4_M7.c, 279 :: 		
; nameCount start address is: 28 (R7)
0x49CC	0x2700    MOVS	R7, #0
;__Lib_FAT32_STM32_M3_M4_M7.c, 280 :: 		
; exeCount start address is: 24 (R6)
0x49CE	0x2600    MOVS	R6, #0
;__Lib_FAT32_STM32_M3_M4_M7.c, 282 :: 		
0x49D0	0xF8991000  LDRB	R1, [R9, #0]
0x49D4	0xB931    CBNZ	R1, L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN40
; exeCount end address is: 24 (R6)
; fullstop end address is: 32 (R8)
; name end address is: 36 (R9)
; nameCount end address is: 28 (R7)
;__Lib_FAT32_STM32_M3_M4_M7.c, 283 :: 		
0x49D6	0x22C4    MOVS	R2, #-60
0x49D8	0xB252    SXTB	R2, R2
0x49DA	0x496A    LDR	R1, [PC, #424]
0x49DC	0x700A    STRB	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 284 :: 		
0x49DE	0x20FF    MOVS	R0, #-1
0x49E0	0xB240    SXTB	R0, R0
0x49E2	0xE0CA    B	L_end_alt_isLFN
;__Lib_FAT32_STM32_M3_M4_M7.c, 285 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN40:
;__Lib_FAT32_STM32_M3_M4_M7.c, 287 :: 		
; nameCount start address is: 28 (R7)
; name start address is: 36 (R9)
; fullstop start address is: 32 (R8)
; exeCount start address is: 24 (R6)
0x49E4	0x4648    MOV	R0, R9
0x49E6	0xF003FFD1  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_strlen+0
; len start address is: 20 (R5)
0x49EA	0xB245    SXTB	R5, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 288 :: 		
; i start address is: 8 (R2)
0x49EC	0x2200    MOVS	R2, #0
; exeCount end address is: 24 (R6)
; fullstop end address is: 32 (R8)
; name end address is: 36 (R9)
; len end address is: 20 (R5)
; i end address is: 8 (R2)
; nameCount end address is: 28 (R7)
0x49EE	0xB2D4    UXTB	R4, R2
L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN41:
; i start address is: 16 (R4)
; len start address is: 20 (R5)
; exeCount start address is: 24 (R6)
; nameCount start address is: 28 (R7)
; fullstop start address is: 32 (R8)
; name start address is: 36 (R9)
0x49F0	0x4648    MOV	R0, R9
0x49F2	0xF003FFCB  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_strlen+0
0x49F6	0x4284    CMP	R4, R0
0x49F8	0xDA11    BGE	L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN42
;__Lib_FAT32_STM32_M3_M4_M7.c, 289 :: 		
0x49FA	0xEB090104  ADD	R1, R9, R4, LSL #0
0x49FE	0x7809    LDRB	R1, [R1, #0]
0x4A00	0xB2C8    UXTB	R0, R1
0x4A02	0xF7FDFD3F  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_isLfnCharacter+0
0x4A06	0xB930    CBNZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN44
; i end address is: 16 (R4)
; exeCount end address is: 24 (R6)
; fullstop end address is: 32 (R8)
; name end address is: 36 (R9)
; len end address is: 20 (R5)
; nameCount end address is: 28 (R7)
;__Lib_FAT32_STM32_M3_M4_M7.c, 290 :: 		
0x4A08	0x22C3    MOVS	R2, #-61
0x4A0A	0xB252    SXTB	R2, R2
0x4A0C	0x495D    LDR	R1, [PC, #372]
0x4A0E	0x700A    STRB	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 291 :: 		
0x4A10	0x20FF    MOVS	R0, #-1
0x4A12	0xB240    SXTB	R0, R0
0x4A14	0xE0B1    B	L_end_alt_isLFN
;__Lib_FAT32_STM32_M3_M4_M7.c, 292 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN44:
;__Lib_FAT32_STM32_M3_M4_M7.c, 288 :: 		
; nameCount start address is: 28 (R7)
; len start address is: 20 (R5)
; name start address is: 36 (R9)
; fullstop start address is: 32 (R8)
; exeCount start address is: 24 (R6)
; i start address is: 16 (R4)
0x4A16	0x1C62    ADDS	R2, R4, #1
0x4A18	0xB2D2    UXTB	R2, R2
; i end address is: 16 (R4)
; i start address is: 8 (R2)
;__Lib_FAT32_STM32_M3_M4_M7.c, 293 :: 		
; i end address is: 8 (R2)
0x4A1A	0xB2D4    UXTB	R4, R2
0x4A1C	0xE7E8    B	L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN41
L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN42:
;__Lib_FAT32_STM32_M3_M4_M7.c, 303 :: 		
; fullstop end address is: 32 (R8)
; name end address is: 36 (R9)
; len end address is: 20 (R5)
; nameCount end address is: 28 (R7)
0x4A1E	0xFA5FFB86  UXTB	R11, R6
0x4A22	0xFA5FFA87  UXTB	R10, R7
0x4A26	0x464C    MOV	R4, R9
0x4A28	0xFA5FF988  UXTB	R9, R8
L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN45:
; exeCount end address is: 24 (R6)
; name start address is: 16 (R4)
; fullstop start address is: 36 (R9)
; nameCount start address is: 40 (R10)
; exeCount start address is: 44 (R11)
; len start address is: 20 (R5)
0x4A2C	0x1E69    SUBS	R1, R5, #1
0x4A2E	0xB209    SXTH	R1, R1
0x4A30	0x1861    ADDS	R1, R4, R1
0x4A32	0x7809    LDRB	R1, [R1, #0]
0x4A34	0x292E    CMP	R1, #46
0x4A36	0xD105    BNE	L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN46
;__Lib_FAT32_STM32_M3_M4_M7.c, 304 :: 		
0x4A38	0x1E69    SUBS	R1, R5, #1
; len end address is: 20 (R5)
; len start address is: 48 (R12)
0x4A3A	0xFA4FFC81  SXTB	R12, R1
0x4A3E	0xFA4FF58C  SXTB	R5, R12
; len end address is: 48 (R12)
0x4A42	0xE7F3    B	L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN45
L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN46:
;__Lib_FAT32_STM32_M3_M4_M7.c, 306 :: 		
; len start address is: 20 (R5)
0x4A44	0x2D00    CMP	R5, #0
0x4A46	0xDC06    BGT	L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN47
; nameCount end address is: 40 (R10)
; exeCount end address is: 44 (R11)
; len end address is: 20 (R5)
; name end address is: 16 (R4)
; fullstop end address is: 36 (R9)
;__Lib_FAT32_STM32_M3_M4_M7.c, 307 :: 		
0x4A48	0x22E2    MOVS	R2, #-30
0x4A4A	0xB252    SXTB	R2, R2
0x4A4C	0x494D    LDR	R1, [PC, #308]
0x4A4E	0x700A    STRB	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 308 :: 		
0x4A50	0x20FF    MOVS	R0, #-1
0x4A52	0xB240    SXTB	R0, R0
0x4A54	0xE091    B	L_end_alt_isLFN
;__Lib_FAT32_STM32_M3_M4_M7.c, 309 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN47:
;__Lib_FAT32_STM32_M3_M4_M7.c, 311 :: 		
; fullstop start address is: 36 (R9)
; name start address is: 16 (R4)
; len start address is: 20 (R5)
; exeCount start address is: 44 (R11)
; nameCount start address is: 40 (R10)
0x4A56	0x4620    MOV	R0, R4
0x4A58	0xF003FF98  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_strlen+0
0x4A5C	0x4285    CMP	R5, R0
0x4A5E	0xDA02    BGE	L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN48
;__Lib_FAT32_STM32_M3_M4_M7.c, 312 :: 		
0x4A60	0x1962    ADDS	R2, R4, R5
0x4A62	0x2100    MOVS	R1, #0
0x4A64	0x7011    STRB	R1, [R2, #0]
L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN48:
;__Lib_FAT32_STM32_M3_M4_M7.c, 315 :: 		
; i start address is: 28 (R7)
0x4A66	0x2700    MOVS	R7, #0
; nameCount end address is: 40 (R10)
; exeCount end address is: 44 (R11)
; len end address is: 20 (R5)
; i end address is: 28 (R7)
; name end address is: 16 (R4)
; fullstop end address is: 36 (R9)
0x4A68	0xB26B    SXTB	R3, R5
0x4A6A	0xFA5FF58B  UXTB	R5, R11
0x4A6E	0x46A3    MOV	R11, R4
0x4A70	0xFA5FF68A  UXTB	R6, R10
L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN49:
; i start address is: 28 (R7)
; len start address is: 12 (R3)
; exeCount start address is: 20 (R5)
; nameCount start address is: 24 (R6)
; fullstop start address is: 36 (R9)
; name start address is: 44 (R11)
0x4A74	0x429F    CMP	R7, R3
0x4A76	0xDA0F    BGE	L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN50
;__Lib_FAT32_STM32_M3_M4_M7.c, 316 :: 		
0x4A78	0xEB0B0107  ADD	R1, R11, R7, LSL #0
0x4A7C	0x7809    LDRB	R1, [R1, #0]
0x4A7E	0xB2C8    UXTB	R0, R1
0x4A80	0xF7FCFE92  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_isLfnSpecific+0
0x4A84	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN52
; i end address is: 28 (R7)
; name end address is: 44 (R11)
; nameCount end address is: 24 (R6)
; len end address is: 12 (R3)
; fullstop end address is: 36 (R9)
; exeCount end address is: 20 (R5)
;__Lib_FAT32_STM32_M3_M4_M7.c, 317 :: 		
0x4A86	0x2001    MOVS	R0, #1
0x4A88	0xB240    SXTB	R0, R0
0x4A8A	0xE076    B	L_end_alt_isLFN
L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN52:
;__Lib_FAT32_STM32_M3_M4_M7.c, 315 :: 		
; exeCount start address is: 20 (R5)
; fullstop start address is: 36 (R9)
; len start address is: 12 (R3)
; nameCount start address is: 24 (R6)
; name start address is: 44 (R11)
; i start address is: 28 (R7)
0x4A8C	0x1C79    ADDS	R1, R7, #1
; i end address is: 28 (R7)
; i start address is: 48 (R12)
0x4A8E	0xFA5FFC81  UXTB	R12, R1
;__Lib_FAT32_STM32_M3_M4_M7.c, 318 :: 		
; i end address is: 48 (R12)
0x4A92	0xFA5FF78C  UXTB	R7, R12
0x4A96	0xE7ED    B	L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN49
L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN50:
;__Lib_FAT32_STM32_M3_M4_M7.c, 323 :: 		
0x4A98	0x2B0C    CMP	R3, #12
0x4A9A	0xDD02    BLE	L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN53
; name end address is: 44 (R11)
; nameCount end address is: 24 (R6)
; len end address is: 12 (R3)
; fullstop end address is: 36 (R9)
; exeCount end address is: 20 (R5)
;__Lib_FAT32_STM32_M3_M4_M7.c, 324 :: 		
0x4A9C	0x2001    MOVS	R0, #1
0x4A9E	0xB240    SXTB	R0, R0
0x4AA0	0xE06B    B	L_end_alt_isLFN
L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN53:
;__Lib_FAT32_STM32_M3_M4_M7.c, 326 :: 		
; exeCount start address is: 20 (R5)
; fullstop start address is: 36 (R9)
; len start address is: 12 (R3)
; nameCount start address is: 24 (R6)
; i start address is: 8 (R2)
; name start address is: 44 (R11)
0x4AA2	0x2200    MOVS	R2, #0
; name end address is: 44 (R11)
; i end address is: 8 (R2)
; nameCount end address is: 24 (R6)
; len end address is: 12 (R3)
; fullstop end address is: 36 (R9)
; exeCount end address is: 20 (R5)
0x4AA4	0x465C    MOV	R4, R11
L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN54:
; name start address is: 16 (R4)
; i start address is: 8 (R2)
; name start address is: 16 (R4)
; name end address is: 16 (R4)
; fullstop start address is: 36 (R9)
; nameCount start address is: 24 (R6)
; exeCount start address is: 20 (R5)
; len start address is: 12 (R3)
0x4AA6	0x429A    CMP	R2, R3
0x4AA8	0xDA4E    BGE	L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN55
; name end address is: 16 (R4)
;__Lib_FAT32_STM32_M3_M4_M7.c, 327 :: 		
; name start address is: 16 (R4)
0x4AAA	0x18A1    ADDS	R1, R4, R2
0x4AAC	0x7809    LDRB	R1, [R1, #0]
0x4AAE	0xB2C8    UXTB	R0, R1
0x4AB0	0xF7FBFF2C  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_islower+0
0x4AB4	0xB118    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN57
;__Lib_FAT32_STM32_M3_M4_M7.c, 328 :: 		
0x4AB6	0x2101    MOVS	R1, #1
0x4AB8	0xF88D1005  STRB	R1, [SP, #5]
0x4ABC	0xE02D    B	L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN58
L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN57:
;__Lib_FAT32_STM32_M3_M4_M7.c, 329 :: 		
0x4ABE	0x18A1    ADDS	R1, R4, R2
0x4AC0	0x7809    LDRB	R1, [R1, #0]
0x4AC2	0xB2C8    UXTB	R0, R1
0x4AC4	0xF7FBFEF6  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_isupper+0
0x4AC8	0xB118    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN59
;__Lib_FAT32_STM32_M3_M4_M7.c, 330 :: 		
0x4ACA	0x2101    MOVS	R1, #1
0x4ACC	0xF88D1006  STRB	R1, [SP, #6]
0x4AD0	0xE023    B	L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN60
L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN59:
;__Lib_FAT32_STM32_M3_M4_M7.c, 331 :: 		
0x4AD2	0x18A1    ADDS	R1, R4, R2
0x4AD4	0x7809    LDRB	R1, [R1, #0]
0x4AD6	0x292E    CMP	R1, #46
0x4AD8	0xD11F    BNE	L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN61
;__Lib_FAT32_STM32_M3_M4_M7.c, 332 :: 		
0x4ADA	0xF1B90F00  CMP	R9, #0
0x4ADE	0xD119    BNE	L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN62
; fullstop end address is: 36 (R9)
;__Lib_FAT32_STM32_M3_M4_M7.c, 333 :: 		
0x4AE0	0xF89D1005  LDRB	R1, [SP, #5]
0x4AE4	0xB129    CBZ	R1, L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN1193
0x4AE6	0xF89D1006  LDRB	R1, [SP, #6]
0x4AEA	0xB111    CBZ	R1, L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN1192
L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN1191:
;__Lib_FAT32_STM32_M3_M4_M7.c, 334 :: 		
0x4AEC	0x2101    MOVS	R1, #1
0x4AEE	0xF88D1007  STRB	R1, [SP, #7]
;__Lib_FAT32_STM32_M3_M4_M7.c, 333 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN1193:
L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN1192:
;__Lib_FAT32_STM32_M3_M4_M7.c, 335 :: 		
; fullstop start address is: 36 (R9)
0x4AF2	0xF2400901  MOVW	R9, #1
;__Lib_FAT32_STM32_M3_M4_M7.c, 336 :: 		
0x4AF6	0x2100    MOVS	R1, #0
0x4AF8	0xF88D1004  STRB	R1, [SP, #4]
;__Lib_FAT32_STM32_M3_M4_M7.c, 337 :: 		
0x4AFC	0x2100    MOVS	R1, #0
0x4AFE	0xF88D1005  STRB	R1, [SP, #5]
;__Lib_FAT32_STM32_M3_M4_M7.c, 338 :: 		
0x4B02	0x2100    MOVS	R1, #0
0x4B04	0xF88D1006  STRB	R1, [SP, #6]
;__Lib_FAT32_STM32_M3_M4_M7.c, 339 :: 		
0x4B08	0xFA5FF885  UXTB	R8, R5
; i end address is: 8 (R2)
; name end address is: 16 (R4)
; nameCount end address is: 24 (R6)
; len end address is: 12 (R3)
; fullstop end address is: 36 (R9)
; exeCount end address is: 20 (R5)
0x4B0C	0xB2F7    UXTB	R7, R6
0x4B0E	0xFA5FF089  UXTB	R0, R9
0x4B12	0xE011    B	L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN56
;__Lib_FAT32_STM32_M3_M4_M7.c, 340 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN62:
;__Lib_FAT32_STM32_M3_M4_M7.c, 341 :: 		
0x4B14	0x2001    MOVS	R0, #1
0x4B16	0xB240    SXTB	R0, R0
0x4B18	0xE02F    B	L_end_alt_isLFN
;__Lib_FAT32_STM32_M3_M4_M7.c, 342 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN61:
; exeCount start address is: 20 (R5)
; fullstop start address is: 36 (R9)
; len start address is: 12 (R3)
; nameCount start address is: 24 (R6)
; name start address is: 16 (R4)
; i start address is: 8 (R2)
L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN60:
L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN58:
;__Lib_FAT32_STM32_M3_M4_M7.c, 344 :: 		
0x4B1A	0xF89D1004  LDRB	R1, [SP, #4]
0x4B1E	0xB119    CBZ	R1, L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN67
;__Lib_FAT32_STM32_M3_M4_M7.c, 345 :: 		
0x4B20	0x1C71    ADDS	R1, R6, #1
; nameCount end address is: 24 (R6)
; nameCount start address is: 0 (R0)
0x4B22	0xB2C8    UXTB	R0, R1
0x4B24	0xB2C1    UXTB	R1, R0
; nameCount end address is: 0 (R0)
0x4B26	0xE002    B	L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN68
L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN67:
;__Lib_FAT32_STM32_M3_M4_M7.c, 347 :: 		
; nameCount start address is: 24 (R6)
0x4B28	0x1C6D    ADDS	R5, R5, #1
0x4B2A	0xB2ED    UXTB	R5, R5
; nameCount end address is: 24 (R6)
; exeCount end address is: 20 (R5)
0x4B2C	0xB2F1    UXTB	R1, R6
L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN68:
;__Lib_FAT32_STM32_M3_M4_M7.c, 348 :: 		
; exeCount start address is: 20 (R5)
; nameCount start address is: 4 (R1)
0x4B2E	0xFA5FF885  UXTB	R8, R5
; fullstop end address is: 36 (R9)
; exeCount end address is: 20 (R5)
; nameCount end address is: 4 (R1)
0x4B32	0xB2CF    UXTB	R7, R1
0x4B34	0xFA5FF089  UXTB	R0, R9
L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN56:
;__Lib_FAT32_STM32_M3_M4_M7.c, 326 :: 		
; fullstop start address is: 0 (R0)
; nameCount start address is: 28 (R7)
; exeCount start address is: 32 (R8)
0x4B38	0x1C51    ADDS	R1, R2, #1
; i end address is: 8 (R2)
; i start address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 348 :: 		
; name end address is: 16 (R4)
; len end address is: 12 (R3)
; fullstop end address is: 0 (R0)
; nameCount end address is: 28 (R7)
; exeCount end address is: 32 (R8)
; i end address is: 4 (R1)
0x4B3A	0xFA5FF588  UXTB	R5, R8
0x4B3E	0xB2FE    UXTB	R6, R7
0x4B40	0xFA5FF980  UXTB	R9, R0
0x4B44	0xB2CA    UXTB	R2, R1
0x4B46	0xE7AE    B	L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN54
L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN55:
;__Lib_FAT32_STM32_M3_M4_M7.c, 350 :: 		
; exeCount start address is: 20 (R5)
; nameCount start address is: 24 (R6)
0x4B48	0xF89D1005  LDRB	R1, [SP, #5]
0x4B4C	0xB129    CBZ	R1, L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN1195
0x4B4E	0xF89D1006  LDRB	R1, [SP, #6]
0x4B52	0xB111    CBZ	R1, L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN1194
L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN1190:
;__Lib_FAT32_STM32_M3_M4_M7.c, 351 :: 		
0x4B54	0x2101    MOVS	R1, #1
0x4B56	0xF88D1007  STRB	R1, [SP, #7]
;__Lib_FAT32_STM32_M3_M4_M7.c, 350 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN1195:
L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN1194:
;__Lib_FAT32_STM32_M3_M4_M7.c, 353 :: 		
0x4B5A	0x2E08    CMP	R6, #8
0x4B5C	0xD802    BHI	L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN1197
; nameCount end address is: 24 (R6)
0x4B5E	0x2D03    CMP	R5, #3
0x4B60	0xD800    BHI	L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN1196
; exeCount end address is: 20 (R5)
0x4B62	0xE002    B	L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN74
L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN1197:
L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN1196:
;__Lib_FAT32_STM32_M3_M4_M7.c, 354 :: 		
0x4B64	0x2001    MOVS	R0, #1
0x4B66	0xB240    SXTB	R0, R0
0x4B68	0xE007    B	L_end_alt_isLFN
L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN74:
;__Lib_FAT32_STM32_M3_M4_M7.c, 356 :: 		
0x4B6A	0xF89D1007  LDRB	R1, [SP, #7]
0x4B6E	0xB111    CBZ	R1, L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN75
;__Lib_FAT32_STM32_M3_M4_M7.c, 357 :: 		
0x4B70	0x2002    MOVS	R0, #2
0x4B72	0xB240    SXTB	R0, R0
0x4B74	0xE001    B	L_end_alt_isLFN
L___Lib_FAT32_STM32_M3_M4_M7_alt_isLFN75:
;__Lib_FAT32_STM32_M3_M4_M7.c, 359 :: 		
0x4B76	0x2000    MOVS	R0, #0
0x4B78	0xB240    SXTB	R0, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 360 :: 		
L_end_alt_isLFN:
0x4B7A	0xF8DDE000  LDR	LR, [SP, #0]
0x4B7E	0xB002    ADD	SP, SP, #8
0x4B80	0x4770    BX	LR
0x4B82	0xBF00    NOP
0x4B84	0xC8162000  	__Lib_FAT32_STM32_M3_M4_M7___error+0
; end of __Lib_FAT32_STM32_M3_M4_M7_alt_isLFN
__Lib_FAT32_STM32_M3_M4_M7_alt_isLfnCharacter:
;__Lib_FAT32_STM32_M3_M4_M7.c, 263 :: 		
; character start address is: 0 (R0)
0x2484	0xB081    SUB	SP, SP, #4
0x2486	0xF8CDE000  STR	LR, [SP, #0]
0x248A	0xB2C3    UXTB	R3, R0
; character end address is: 0 (R0)
; character start address is: 12 (R3)
;__Lib_FAT32_STM32_M3_M4_M7.c, 264 :: 		
0x248C	0xB2D8    UXTB	R0, R3
0x248E	0xF7FEFC39  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_isName83Character+0
0x2492	0xB928    CBNZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_alt_isLfnCharacter39
0x2494	0xB2D8    UXTB	R0, R3
; character end address is: 12 (R3)
0x2496	0xF7FFF987  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_isLfnSpecific+0
0x249A	0xB908    CBNZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_alt_isLfnCharacter39
0x249C	0x2100    MOVS	R1, #0
0x249E	0xE000    B	L___Lib_FAT32_STM32_M3_M4_M7_alt_isLfnCharacter38
L___Lib_FAT32_STM32_M3_M4_M7_alt_isLfnCharacter39:
0x24A0	0x2101    MOVS	R1, #1
L___Lib_FAT32_STM32_M3_M4_M7_alt_isLfnCharacter38:
0x24A2	0xB2C8    UXTB	R0, R1
;__Lib_FAT32_STM32_M3_M4_M7.c, 265 :: 		
L_end_alt_isLfnCharacter:
0x24A4	0xF8DDE000  LDR	LR, [SP, #0]
0x24A8	0xB001    ADD	SP, SP, #4
0x24AA	0x4770    BX	LR
; end of __Lib_FAT32_STM32_M3_M4_M7_alt_isLfnCharacter
__Lib_FAT32_STM32_M3_M4_M7_alt_isLfnSpecific:
;__Lib_FAT32_STM32_M3_M4_M7.c, 250 :: 		
; character start address is: 0 (R0)
0x17A8	0xB081    SUB	SP, SP, #4
; character end address is: 0 (R0)
; character start address is: 0 (R0)
;__Lib_FAT32_STM32_M3_M4_M7.c, 252 :: 		
; i start address is: 8 (R2)
0x17AA	0x2200    MOVS	R2, #0
; i end address is: 8 (R2)
L___Lib_FAT32_STM32_M3_M4_M7_alt_isLfnSpecific32:
; i start address is: 8 (R2)
; character start address is: 0 (R0)
; character end address is: 0 (R0)
0x17AC	0x2A08    CMP	R2, #8
0x17AE	0xD209    BCS	L___Lib_FAT32_STM32_M3_M4_M7_alt_isLfnSpecific33
; character end address is: 0 (R0)
;__Lib_FAT32_STM32_M3_M4_M7.c, 253 :: 		
; character start address is: 0 (R0)
0x17B0	0x4906    LDR	R1, [PC, #24]
0x17B2	0x1889    ADDS	R1, R1, R2
0x17B4	0x7809    LDRB	R1, [R1, #0]
0x17B6	0x4281    CMP	R1, R0
0x17B8	0xD101    BNE	L___Lib_FAT32_STM32_M3_M4_M7_alt_isLfnSpecific35
; character end address is: 0 (R0)
; i end address is: 8 (R2)
;__Lib_FAT32_STM32_M3_M4_M7.c, 254 :: 		
0x17BA	0x2001    MOVS	R0, #1
0x17BC	0xE003    B	L_end_alt_isLfnSpecific
L___Lib_FAT32_STM32_M3_M4_M7_alt_isLfnSpecific35:
;__Lib_FAT32_STM32_M3_M4_M7.c, 252 :: 		
; i start address is: 8 (R2)
; character start address is: 0 (R0)
0x17BE	0x1C52    ADDS	R2, R2, #1
0x17C0	0xB2D2    UXTB	R2, R2
;__Lib_FAT32_STM32_M3_M4_M7.c, 254 :: 		
; character end address is: 0 (R0)
; i end address is: 8 (R2)
0x17C2	0xE7F3    B	L___Lib_FAT32_STM32_M3_M4_M7_alt_isLfnSpecific32
L___Lib_FAT32_STM32_M3_M4_M7_alt_isLfnSpecific33:
;__Lib_FAT32_STM32_M3_M4_M7.c, 255 :: 		
0x17C4	0x2000    MOVS	R0, #0
;__Lib_FAT32_STM32_M3_M4_M7.c, 256 :: 		
L_end_alt_isLfnSpecific:
0x17C6	0xB001    ADD	SP, SP, #4
0x17C8	0x4770    BX	LR
0x17CA	0xBF00    NOP
0x17CC	0xEC980001  	__Lib_FAT32_STM32_M3_M4_M7_lfnSpecific+0
; end of __Lib_FAT32_STM32_M3_M4_M7_alt_isLfnSpecific
__Lib_FAT32_STM32_M3_M4_M7_FAT32_Status:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1768 :: 		
0x3094	0xB086    SUB	SP, SP, #24
0x3096	0xF8CDE000  STR	LR, [SP, #0]
0x309A	0x9004    STR	R0, [SP, #16]
0x309C	0x9105    STR	R1, [SP, #20]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1780 :: 		
0x309E	0x4A44    LDR	R2, [PC, #272]
0x30A0	0x6812    LDR	R2, [R2, #0]
0x30A2	0x9201    STR	R2, [SP, #4]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1781 :: 		
0x30A4	0x2300    MOVS	R3, #0
0x30A6	0x4A43    LDR	R2, [PC, #268]
0x30A8	0x6013    STR	R3, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1786 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Status371:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1788 :: 		
0x30AA	0x4A43    LDR	R2, [PC, #268]
0x30AC	0x6813    LDR	R3, [R2, #0]
0x30AE	0x9A01    LDR	R2, [SP, #4]
0x30B0	0x429A    CMP	R2, R3
0x30B2	0xD305    BCC	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Status1282
0x30B4	0x4A41    LDR	R2, [PC, #260]
0x30B6	0x6813    LDR	R3, [R2, #0]
0x30B8	0x9A01    LDR	R2, [SP, #4]
0x30BA	0x429A    CMP	R2, R3
0x30BC	0xD200    BCS	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Status1281
0x30BE	0xE006    B	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Status375
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Status1282:
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Status1281:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1789 :: 		
0x30C0	0x23F4    MOVS	R3, #-12
0x30C2	0xB25B    SXTB	R3, R3
0x30C4	0x4A3E    LDR	R2, [PC, #248]
0x30C6	0x7013    STRB	R3, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1790 :: 		
0x30C8	0x20FF    MOVS	R0, #-1
0x30CA	0xB240    SXTB	R0, R0
0x30CC	0xE06C    B	L_end_FAT32_Status
;__Lib_FAT32_STM32_M3_M4_M7.c, 1791 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Status375:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1793 :: 		
0x30CE	0x4A3D    LDR	R2, [PC, #244]
0x30D0	0x9203    STR	R2, [SP, #12]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1795 :: 		
0x30D2	0x9801    LDR	R0, [SP, #4]
0x30D4	0xF002F85C  BL	_FAT32_ClustToSect+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 1796 :: 		
0x30D8	0xF002F808  BL	__Lib_FAT32_STM32_M3_M4_M7_readMStart+0
0x30DC	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Status376
;__Lib_FAT32_STM32_M3_M4_M7.c, 1797 :: 		
0x30DE	0x20FF    MOVS	R0, #-1
0x30E0	0xB240    SXTB	R0, R0
0x30E2	0xE061    B	L_end_FAT32_Status
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Status376:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1800 :: 		
0x30E4	0x2200    MOVS	R2, #0
0x30E6	0x9202    STR	R2, [SP, #8]
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Status377:
0x30E8	0x4A37    LDR	R2, [PC, #220]
0x30EA	0x6813    LDR	R3, [R2, #0]
0x30EC	0x9A02    LDR	R2, [SP, #8]
0x30EE	0x429A    CMP	R2, R3
0x30F0	0xD248    BCS	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Status378
;__Lib_FAT32_STM32_M3_M4_M7.c, 1802 :: 		
0x30F2	0x4A36    LDR	R2, [PC, #216]
0x30F4	0x6813    LDR	R3, [R2, #0]
0x30F6	0x9A03    LDR	R2, [SP, #12]
0x30F8	0x429A    CMP	R2, R3
0x30FA	0xD107    BNE	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Status380
;__Lib_FAT32_STM32_M3_M4_M7.c, 1803 :: 		
0x30FC	0x4A31    LDR	R2, [PC, #196]
0x30FE	0x9203    STR	R2, [SP, #12]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1804 :: 		
0x3100	0xF001FBE4  BL	__Lib_FAT32_STM32_M3_M4_M7_readMSector+0
0x3104	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Status381
;__Lib_FAT32_STM32_M3_M4_M7.c, 1805 :: 		
0x3106	0x20FF    MOVS	R0, #-1
0x3108	0xB240    SXTB	R0, R0
0x310A	0xE04D    B	L_end_FAT32_Status
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Status381:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1806 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Status380:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1809 :: 		
0x310C	0x220B    MOVS	R2, #11
0x310E	0xB212    SXTH	R2, R2
0x3110	0x9904    LDR	R1, [SP, #16]
0x3112	0x9803    LDR	R0, [SP, #12]
0x3114	0xF7FFFB2E  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_memcmp+0
0x3118	0x2800    CMP	R0, #0
0x311A	0xD128    BNE	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Status382
;__Lib_FAT32_STM32_M3_M4_M7.c, 1810 :: 		
0x311C	0xF7FDFE3C  BL	__Lib_FAT32_STM32_M3_M4_M7_readMStop+0
0x3120	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Status383
;__Lib_FAT32_STM32_M3_M4_M7.c, 1811 :: 		
0x3122	0x20FF    MOVS	R0, #-1
0x3124	0xB240    SXTB	R0, R0
0x3126	0xE03F    B	L_end_FAT32_Status
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Status383:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1814 :: 		
0x3128	0x9A05    LDR	R2, [SP, #20]
0x312A	0xB1BA    CBZ	R2, L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Status384
;__Lib_FAT32_STM32_M3_M4_M7.c, 1815 :: 		
0x312C	0x4A21    LDR	R2, [PC, #132]
0x312E	0x6813    LDR	R3, [R2, #0]
0x3130	0x4A1F    LDR	R2, [PC, #124]
0x3132	0x6812    LDR	R2, [R2, #0]
0x3134	0x9905    LDR	R1, [SP, #20]
0x3136	0x9803    LDR	R0, [SP, #12]
0x3138	0xF001FB78  BL	__Lib_FAT32_STM32_M3_M4_M7_DE_getDirEnt+0
0x313C	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Status385
;__Lib_FAT32_STM32_M3_M4_M7.c, 1816 :: 		
0x313E	0x20FF    MOVS	R0, #-1
0x3140	0xB240    SXTB	R0, R0
0x3142	0xE031    B	L_end_FAT32_Status
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Status385:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1817 :: 		
0x3144	0x9A05    LDR	R2, [SP, #20]
0x3146	0xF5027384  ADD	R3, R2, #264
0x314A	0x4A19    LDR	R2, [PC, #100]
0x314C	0x6812    LDR	R2, [R2, #0]
0x314E	0x601A    STR	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1818 :: 		
0x3150	0x9A05    LDR	R2, [SP, #20]
0x3152	0xF5027386  ADD	R3, R2, #268
0x3156	0x4A17    LDR	R2, [PC, #92]
0x3158	0x6812    LDR	R2, [R2, #0]
0x315A	0x601A    STR	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1819 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Status384:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1822 :: 		
0x315C	0x9803    LDR	R0, [SP, #12]
0x315E	0xF001FA3D  BL	__Lib_FAT32_STM32_M3_M4_M7_DE_getCTime+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 1823 :: 		
0x3162	0x9803    LDR	R0, [SP, #12]
0x3164	0xF001FA94  BL	__Lib_FAT32_STM32_M3_M4_M7_DE_getMTime+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 1825 :: 		
0x3168	0x2001    MOVS	R0, #1
0x316A	0xB240    SXTB	R0, R0
0x316C	0xE01C    B	L_end_FAT32_Status
;__Lib_FAT32_STM32_M3_M4_M7.c, 1826 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Status382:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1827 :: 		
0x316E	0x9A03    LDR	R2, [SP, #12]
0x3170	0x3220    ADDS	R2, #32
0x3172	0x9203    STR	R2, [SP, #12]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1800 :: 		
0x3174	0x9A02    LDR	R2, [SP, #8]
0x3176	0x1C52    ADDS	R2, R2, #1
0x3178	0x9202    STR	R2, [SP, #8]
0x317A	0x4B0E    LDR	R3, [PC, #56]
0x317C	0x681A    LDR	R2, [R3, #0]
0x317E	0x1C52    ADDS	R2, R2, #1
0x3180	0x601A    STR	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1828 :: 		
0x3182	0xE7B1    B	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Status377
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Status378:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1831 :: 		
0x3184	0xF7FDFE08  BL	__Lib_FAT32_STM32_M3_M4_M7_readMStop+0
0x3188	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Status386
;__Lib_FAT32_STM32_M3_M4_M7.c, 1832 :: 		
0x318A	0x20FF    MOVS	R0, #-1
0x318C	0xB240    SXTB	R0, R0
0x318E	0xE00B    B	L_end_FAT32_Status
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Status386:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1834 :: 		
0x3190	0x9801    LDR	R0, [SP, #4]
0x3192	0xF001FE83  BL	__Lib_FAT32_STM32_M3_M4_M7_FAT_getEntry+0
0x3196	0x9001    STR	R0, [SP, #4]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1835 :: 		
0x3198	0xF06F4270  MVN	R2, #-268435456
0x319C	0x4290    CMP	R0, R2
0x319E	0xD102    BNE	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Status387
;__Lib_FAT32_STM32_M3_M4_M7.c, 1836 :: 		
0x31A0	0x2000    MOVS	R0, #0
0x31A2	0xB240    SXTB	R0, R0
0x31A4	0xE000    B	L_end_FAT32_Status
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Status387:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1837 :: 		
0x31A6	0xE780    B	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_Status371
;__Lib_FAT32_STM32_M3_M4_M7.c, 1838 :: 		
L_end_FAT32_Status:
0x31A8	0xF8DDE000  LDR	LR, [SP, #0]
0x31AC	0xB006    ADD	SP, SP, #24
0x31AE	0x4770    BX	LR
0x31B0	0xC8202000  	__Lib_FAT32_STM32_M3_M4_M7___currentClust+0
0x31B4	0xC81C2000  	__Lib_FAT32_STM32_M3_M4_M7___currentEntry+0
0x31B8	0xC8442000  	__Lib_FAT32_STM32_M3_M4_M7___fsi+32
0x31BC	0xC85C2000  	__Lib_FAT32_STM32_M3_M4_M7_fMaxCluster+0
0x31C0	0xC8162000  	__Lib_FAT32_STM32_M3_M4_M7___error+0
0x31C4	0x81E82000  	_f32_sector+4
0x31C8	0xC8602000  	__Lib_FAT32_STM32_M3_M4_M7_fDirEntsPClust+0
0x31CC	0xC86C2000  	__Lib_FAT32_STM32_M3_M4_M7_fSectBuffEnd+0
; end of __Lib_FAT32_STM32_M3_M4_M7_FAT32_Status
__Lib_FAT32_STM32_M3_M4_M7_alt_memcmp:
;__Lib_FAT32_STM32_M3_M4_M7.c, 165 :: 		
; n start address is: 8 (R2)
; s2 start address is: 4 (R1)
; s1 start address is: 0 (R0)
0x2774	0xB081    SUB	SP, SP, #4
; n end address is: 8 (R2)
; s2 end address is: 4 (R1)
; s1 end address is: 0 (R0)
; s1 start address is: 0 (R0)
; s2 start address is: 4 (R1)
; n start address is: 8 (R2)
0x2776	0xF8AD2000  STRH	R2, [SP, #0]
; s1 end address is: 0 (R0)
; n end address is: 8 (R2)
; s2 end address is: 4 (R1)
0x277A	0x4602    MOV	R2, R0
0x277C	0xF9BD0000  LDRSH	R0, [SP, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 166 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_alt_memcmp4:
; n start address is: 0 (R0)
; n start address is: 0 (R0)
; s2 start address is: 4 (R1)
; s1 start address is: 8 (R2)
0x2780	0xB204    SXTH	R4, R0
0x2782	0x1E43    SUBS	R3, R0, #1
0x2784	0xB218    SXTH	R0, R3
; n end address is: 0 (R0)
0x2786	0xB15C    CBZ	R4, L___Lib_FAT32_STM32_M3_M4_M7_alt_memcmp5
; n end address is: 0 (R0)
;__Lib_FAT32_STM32_M3_M4_M7.c, 167 :: 		
; n start address is: 0 (R0)
0x2788	0x7814    LDRB	R4, [R2, #0]
0x278A	0x780B    LDRB	R3, [R1, #0]
0x278C	0x429C    CMP	R4, R3
0x278E	0xD004    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_alt_memcmp6
; n end address is: 0 (R0)
;__Lib_FAT32_STM32_M3_M4_M7.c, 168 :: 		
0x2790	0x7814    LDRB	R4, [R2, #0]
; s1 end address is: 8 (R2)
0x2792	0x780B    LDRB	R3, [R1, #0]
; s2 end address is: 4 (R1)
0x2794	0x1AE3    SUB	R3, R4, R3
0x2796	0xB218    SXTH	R0, R3
0x2798	0xE004    B	L_end_alt_memcmp
L___Lib_FAT32_STM32_M3_M4_M7_alt_memcmp6:
;__Lib_FAT32_STM32_M3_M4_M7.c, 172 :: 		
; s2 start address is: 4 (R1)
; s1 start address is: 8 (R2)
; n start address is: 0 (R0)
0x279A	0x1C52    ADDS	R2, R2, #1
;__Lib_FAT32_STM32_M3_M4_M7.c, 173 :: 		
0x279C	0x1C49    ADDS	R1, R1, #1
;__Lib_FAT32_STM32_M3_M4_M7.c, 174 :: 		
; n end address is: 0 (R0)
; s1 end address is: 8 (R2)
; s2 end address is: 4 (R1)
0x279E	0xE7EF    B	L___Lib_FAT32_STM32_M3_M4_M7_alt_memcmp4
L___Lib_FAT32_STM32_M3_M4_M7_alt_memcmp5:
;__Lib_FAT32_STM32_M3_M4_M7.c, 175 :: 		
0x27A0	0x2000    MOVS	R0, #0
0x27A2	0xB200    SXTH	R0, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 176 :: 		
L_end_alt_memcmp:
0x27A4	0xB001    ADD	SP, SP, #4
0x27A6	0x4770    BX	LR
; end of __Lib_FAT32_STM32_M3_M4_M7_alt_memcmp
__Lib_FAT32_STM32_M3_M4_M7_isNotToLong:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2532 :: 		
; len start address is: 0 (R0)
0x89D0	0xB081    SUB	SP, SP, #4
; len end address is: 0 (R0)
; len start address is: 0 (R0)
;__Lib_FAT32_STM32_M3_M4_M7.c, 2534 :: 		
0x89D2	0x4909    LDR	R1, [PC, #36]
0x89D4	0x8809    LDRH	R1, [R1, #0]
0x89D6	0x1841    ADDS	R1, R0, R1
0x89D8	0xB289    UXTH	R1, R1
; len end address is: 0 (R0)
0x89DA	0xF5B17F87  CMP	R1, #270
0x89DE	0xD906    BLS	L___Lib_FAT32_STM32_M3_M4_M7_isNotToLong617
;__Lib_FAT32_STM32_M3_M4_M7.c, 2535 :: 		
0x89E0	0x22BE    MOVS	R2, #-66
0x89E2	0xB252    SXTB	R2, R2
0x89E4	0x4905    LDR	R1, [PC, #20]
0x89E6	0x700A    STRB	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2536 :: 		
0x89E8	0x20FF    MOVS	R0, #-1
0x89EA	0xB240    SXTB	R0, R0
0x89EC	0xE001    B	L_end_isNotToLong
;__Lib_FAT32_STM32_M3_M4_M7.c, 2537 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_isNotToLong617:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2539 :: 		
0x89EE	0x2000    MOVS	R0, #0
0x89F0	0xB240    SXTB	R0, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 2540 :: 		
L_end_isNotToLong:
0x89F2	0xB001    ADD	SP, SP, #4
0x89F4	0x4770    BX	LR
0x89F6	0xBF00    NOP
0x89F8	0xC9AE2000  	__Lib_FAT32_STM32_M3_M4_M7___currentPath+270
0x89FC	0xC8162000  	__Lib_FAT32_STM32_M3_M4_M7___error+0
; end of __Lib_FAT32_STM32_M3_M4_M7_isNotToLong
__Lib_FAT32_STM32_M3_M4_M7_LE_needNodes:
;__Lib_FAT32_STM32_M3_M4_M7.c, 638 :: 		
; fn start address is: 0 (R0)
0x8568	0xB081    SUB	SP, SP, #4
0x856A	0xF8CDE000  STR	LR, [SP, #0]
0x856E	0x4604    MOV	R4, R0
; fn end address is: 0 (R0)
; fn start address is: 16 (R4)
;__Lib_FAT32_STM32_M3_M4_M7.c, 639 :: 		
0x8570	0x4620    MOV	R0, R4
0x8572	0xF000FA0B  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_strlen+0
0x8576	0x2808    CMP	R0, #8
0x8578	0xDC01    BGT	L___Lib_FAT32_STM32_M3_M4_M7_LE_needNodes132
; fn end address is: 16 (R4)
;__Lib_FAT32_STM32_M3_M4_M7.c, 640 :: 		
0x857A	0x2001    MOVS	R0, #1
0x857C	0xE00B    B	L_end_LE_needNodes
L___Lib_FAT32_STM32_M3_M4_M7_LE_needNodes132:
;__Lib_FAT32_STM32_M3_M4_M7.c, 641 :: 		
; fn start address is: 16 (R4)
0x857E	0x4620    MOV	R0, R4
; fn end address is: 16 (R4)
0x8580	0xF000FA04  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_strlen+0
0x8584	0x1E42    SUBS	R2, R0, #1
0x8586	0xB212    SXTH	R2, R2
0x8588	0x210D    MOVS	R1, #13
0x858A	0xB209    SXTH	R1, R1
0x858C	0xFB92F1F1  SDIV	R1, R2, R1
0x8590	0xB209    SXTH	R1, R1
0x8592	0x1C49    ADDS	R1, R1, #1
0x8594	0xB2C8    UXTB	R0, R1
;__Lib_FAT32_STM32_M3_M4_M7.c, 642 :: 		
L_end_LE_needNodes:
0x8596	0xF8DDE000  LDR	LR, [SP, #0]
0x859A	0xB001    ADD	SP, SP, #4
0x859C	0x4770    BX	LR
; end of __Lib_FAT32_STM32_M3_M4_M7_LE_needNodes
__Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2298 :: 		
0x85A0	0xB08C    SUB	SP, SP, #48
0x85A2	0xF8CDE000  STR	LR, [SP, #0]
0x85A6	0xF88D0024  STRB	R0, [SP, #36]
0x85AA	0x910A    STR	R1, [SP, #40]
0x85AC	0x920B    STR	R2, [SP, #44]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2306 :: 		
0x85AE	0x4B6A    LDR	R3, [PC, #424]
0x85B0	0x681B    LDR	R3, [R3, #0]
0x85B2	0x9304    STR	R3, [SP, #16]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2307 :: 		
0x85B4	0x2300    MOVS	R3, #0
0x85B6	0xF88D3020  STRB	R3, [SP, #32]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2309 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes563:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2311 :: 		
0x85BA	0x4B68    LDR	R3, [PC, #416]
0x85BC	0x681C    LDR	R4, [R3, #0]
0x85BE	0x9B04    LDR	R3, [SP, #16]
0x85C0	0x42A3    CMP	R3, R4
0x85C2	0xD305    BCC	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes1343
0x85C4	0x4B66    LDR	R3, [PC, #408]
0x85C6	0x681C    LDR	R4, [R3, #0]
0x85C8	0x9B04    LDR	R3, [SP, #16]
0x85CA	0x42A3    CMP	R3, R4
0x85CC	0xD200    BCS	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes1342
0x85CE	0xE006    B	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes567
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes1343:
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes1342:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2312 :: 		
0x85D0	0x24F4    MOVS	R4, #-12
0x85D2	0xB264    SXTB	R4, R4
0x85D4	0x4B63    LDR	R3, [PC, #396]
0x85D6	0x701C    STRB	R4, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2313 :: 		
0x85D8	0x20FF    MOVS	R0, #-1
0x85DA	0xB240    SXTB	R0, R0
0x85DC	0xE0B8    B	L_end_FAT32_FindFreeNodes
;__Lib_FAT32_STM32_M3_M4_M7.c, 2314 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes567:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2316 :: 		
; pDE start address is: 8 (R2)
0x85DE	0x4A62    LDR	R2, [PC, #392]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2318 :: 		
0x85E0	0x9201    STR	R2, [SP, #4]
0x85E2	0x9804    LDR	R0, [SP, #16]
0x85E4	0xF7FCFDD4  BL	_FAT32_ClustToSect+0
0x85E8	0x9007    STR	R0, [SP, #28]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2320 :: 		
0x85EA	0xF7F9F861  BL	__Lib_FAT32_STM32_M3_M4_M7_readSector+0
0x85EE	0x9A01    LDR	R2, [SP, #4]
0x85F0	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes568
; pDE end address is: 8 (R2)
;__Lib_FAT32_STM32_M3_M4_M7.c, 2321 :: 		
0x85F2	0x20FF    MOVS	R0, #-1
0x85F4	0xB240    SXTB	R0, R0
0x85F6	0xE0AB    B	L_end_FAT32_FindFreeNodes
;__Lib_FAT32_STM32_M3_M4_M7.c, 2322 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes568:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2324 :: 		
; pDE start address is: 8 (R2)
; ent start address is: 4 (R1)
0x85F8	0x2100    MOVS	R1, #0
; ent end address is: 4 (R1)
; pDE end address is: 8 (R2)
0x85FA	0x4690    MOV	R8, R2
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes569:
; ent start address is: 4 (R1)
; pDE start address is: 32 (R8)
0x85FC	0x4B5B    LDR	R3, [PC, #364]
0x85FE	0x681B    LDR	R3, [R3, #0]
0x8600	0x4299    CMP	R1, R3
0x8602	0xD24D    BCS	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes570
;__Lib_FAT32_STM32_M3_M4_M7.c, 2326 :: 		
0x8604	0x4B5A    LDR	R3, [PC, #360]
0x8606	0x681B    LDR	R3, [R3, #0]
0x8608	0x4598    CMP	R8, R3
0x860A	0xD110    BNE	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes1348
; pDE end address is: 32 (R8)
;__Lib_FAT32_STM32_M3_M4_M7.c, 2327 :: 		
0x860C	0x9B07    LDR	R3, [SP, #28]
0x860E	0x1C5B    ADDS	R3, R3, #1
0x8610	0x9307    STR	R3, [SP, #28]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2328 :: 		
; pDE start address is: 8 (R2)
0x8612	0x4A55    LDR	R2, [PC, #340]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2329 :: 		
0x8614	0x9201    STR	R2, [SP, #4]
0x8616	0x9102    STR	R1, [SP, #8]
0x8618	0x4618    MOV	R0, R3
0x861A	0xF7F9F849  BL	__Lib_FAT32_STM32_M3_M4_M7_readSector+0
0x861E	0x9902    LDR	R1, [SP, #8]
0x8620	0x9A01    LDR	R2, [SP, #4]
0x8622	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes573
; ent end address is: 4 (R1)
; pDE end address is: 8 (R2)
;__Lib_FAT32_STM32_M3_M4_M7.c, 2330 :: 		
0x8624	0x20FF    MOVS	R0, #-1
0x8626	0xB240    SXTB	R0, R0
0x8628	0xE092    B	L_end_FAT32_FindFreeNodes
;__Lib_FAT32_STM32_M3_M4_M7.c, 2331 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes573:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2332 :: 		
; pDE start address is: 8 (R2)
0x862A	0x4610    MOV	R0, R2
; pDE end address is: 8 (R2)
; ent start address is: 4 (R1)
0x862C	0xE000    B	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes572
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes1348:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2326 :: 		
0x862E	0x4640    MOV	R0, R8
;__Lib_FAT32_STM32_M3_M4_M7.c, 2332 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes572:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2335 :: 		
; pDE start address is: 0 (R0)
0x8630	0x7803    LDRB	R3, [R0, #0]
0x8632	0x2BE5    CMP	R3, #229
0x8634	0xD003    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes1345
0x8636	0x7803    LDRB	R3, [R0, #0]
0x8638	0x2B20    CMP	R3, #32
0x863A	0xD300    BCC	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes1344
0x863C	0xE00C    B	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes1338
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes1345:
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes1344:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2336 :: 		
0x863E	0x7803    LDRB	R3, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2338 :: 		
0x8640	0x2B14    CMP	R3, #20
0x8642	0xD208    BCS	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes1347
;__Lib_FAT32_STM32_M3_M4_M7.c, 2337 :: 		
0x8644	0xF200030B  ADDW	R3, R0, #11
0x8648	0x781B    LDRB	R3, [R3, #0]
0x864A	0xF003033F  AND	R3, R3, #63
0x864E	0xB2DB    UXTB	R3, R3
;__Lib_FAT32_STM32_M3_M4_M7.c, 2338 :: 		
0x8650	0x2B0F    CMP	R3, #15
0x8652	0xD100    BNE	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes1346
0x8654	0xE000    B	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes1338
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes1347:
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes1346:
0x8656	0xE003    B	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes580
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes1338:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2340 :: 		
0x8658	0x2300    MOVS	R3, #0
0x865A	0xF88D3020  STRB	R3, [SP, #32]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2341 :: 		
0x865E	0xE018    B	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes581
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes580:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2342 :: 		
0x8660	0xF89D3020  LDRB	R3, [SP, #32]
0x8664	0xB913    CBNZ	R3, L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes582
;__Lib_FAT32_STM32_M3_M4_M7.c, 2343 :: 		
0x8666	0x9103    STR	R1, [SP, #12]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2344 :: 		
0x8668	0x9B04    LDR	R3, [SP, #16]
0x866A	0x9306    STR	R3, [SP, #24]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2345 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes582:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2346 :: 		
0x866C	0xF89D3020  LDRB	R3, [SP, #32]
0x8670	0x1C5C    ADDS	R4, R3, #1
0x8672	0xB2E4    UXTB	R4, R4
0x8674	0xF88D4020  STRB	R4, [SP, #32]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2347 :: 		
0x8678	0xF89D3024  LDRB	R3, [SP, #36]
0x867C	0x429C    CMP	R4, R3
0x867E	0xD108    BNE	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes583
; ent end address is: 4 (R1)
; pDE end address is: 0 (R0)
;__Lib_FAT32_STM32_M3_M4_M7.c, 2349 :: 		
0x8680	0x9C03    LDR	R4, [SP, #12]
0x8682	0x9B0B    LDR	R3, [SP, #44]
0x8684	0x601C    STR	R4, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2350 :: 		
0x8686	0x9C06    LDR	R4, [SP, #24]
0x8688	0x9B0A    LDR	R3, [SP, #40]
0x868A	0x601C    STR	R4, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2351 :: 		
0x868C	0x2000    MOVS	R0, #0
0x868E	0xB240    SXTB	R0, R0
0x8690	0xE05E    B	L_end_FAT32_FindFreeNodes
;__Lib_FAT32_STM32_M3_M4_M7.c, 2352 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes583:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2353 :: 		
; pDE start address is: 0 (R0)
; ent start address is: 4 (R1)
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes581:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2354 :: 		
0x8692	0xF2000320  ADDW	R3, R0, #32
; pDE end address is: 0 (R0)
; pDE start address is: 32 (R8)
0x8696	0x4698    MOV	R8, R3
;__Lib_FAT32_STM32_M3_M4_M7.c, 2324 :: 		
0x8698	0x1C4B    ADDS	R3, R1, #1
; ent end address is: 4 (R1)
; ent start address is: 28 (R7)
0x869A	0x461F    MOV	R7, R3
;__Lib_FAT32_STM32_M3_M4_M7.c, 2355 :: 		
; pDE end address is: 32 (R8)
; ent end address is: 28 (R7)
0x869C	0x4639    MOV	R1, R7
0x869E	0xE7AD    B	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes569
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes570:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2357 :: 		
0x86A0	0x9804    LDR	R0, [SP, #16]
0x86A2	0xF7FCFBFB  BL	__Lib_FAT32_STM32_M3_M4_M7_FAT_getEntry+0
0x86A6	0x9005    STR	R0, [SP, #20]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2360 :: 		
0x86A8	0xF06F4370  MVN	R3, #-268435456
0x86AC	0x4298    CMP	R0, R3
0x86AE	0xD14C    BNE	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes584
;__Lib_FAT32_STM32_M3_M4_M7.c, 2361 :: 		
0x86B0	0xF7FAFD8E  BL	__Lib_FAT32_STM32_M3_M4_M7_FAT_getFreeClust+0
0x86B4	0x9005    STR	R0, [SP, #20]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2362 :: 		
0x86B6	0xF06F4370  MVN	R3, #-268435456
0x86BA	0x4298    CMP	R0, R3
0x86BC	0xD106    BNE	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes585
;__Lib_FAT32_STM32_M3_M4_M7.c, 2363 :: 		
0x86BE	0x24F2    MOVS	R4, #-14
0x86C0	0xB264    SXTB	R4, R4
0x86C2	0x4B28    LDR	R3, [PC, #160]
0x86C4	0x701C    STRB	R4, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2364 :: 		
0x86C6	0x20FF    MOVS	R0, #-1
0x86C8	0xB240    SXTB	R0, R0
0x86CA	0xE041    B	L_end_FAT32_FindFreeNodes
;__Lib_FAT32_STM32_M3_M4_M7.c, 2365 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes585:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2367 :: 		
0x86CC	0x9904    LDR	R1, [SP, #16]
0x86CE	0x9805    LDR	R0, [SP, #20]
0x86D0	0xF7FBFC3E  BL	__Lib_FAT32_STM32_M3_M4_M7_FAT_setEntry+0
0x86D4	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes586
;__Lib_FAT32_STM32_M3_M4_M7.c, 2368 :: 		
0x86D6	0x20FF    MOVS	R0, #-1
0x86D8	0xB240    SXTB	R0, R0
0x86DA	0xE039    B	L_end_FAT32_FindFreeNodes
;__Lib_FAT32_STM32_M3_M4_M7.c, 2369 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes586:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2372 :: 		
0x86DC	0xF2402200  MOVW	R2, #512
0x86E0	0xB212    SXTH	R2, R2
0x86E2	0x2100    MOVS	R1, #0
0x86E4	0x4820    LDR	R0, [PC, #128]
0x86E6	0xF7FBFC23  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_memset+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 2373 :: 		
0x86EA	0x9805    LDR	R0, [SP, #20]
0x86EC	0xF7FCFD50  BL	_FAT32_ClustToSect+0
0x86F0	0x9007    STR	R0, [SP, #28]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2374 :: 		
; j start address is: 20 (R5)
0x86F2	0x2500    MOVS	R5, #0
; j end address is: 20 (R5)
0x86F4	0xB2E9    UXTB	R1, R5
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes587:
; j start address is: 4 (R1)
0x86F6	0x4B1F    LDR	R3, [PC, #124]
0x86F8	0x781B    LDRB	R3, [R3, #0]
0x86FA	0x4299    CMP	R1, R3
0x86FC	0xD212    BCS	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes588
;__Lib_FAT32_STM32_M3_M4_M7.c, 2375 :: 		
0x86FE	0x9C07    LDR	R4, [SP, #28]
0x8700	0x9B07    LDR	R3, [SP, #28]
0x8702	0x1C5B    ADDS	R3, R3, #1
0x8704	0x9307    STR	R3, [SP, #28]
0x8706	0xF88D1004  STRB	R1, [SP, #4]
0x870A	0x4620    MOV	R0, R4
0x870C	0xF7F9FF6A  BL	__Lib_FAT32_STM32_M3_M4_M7_writeSector+0
0x8710	0xF89D1004  LDRB	R1, [SP, #4]
0x8714	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes590
; j end address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 2376 :: 		
0x8716	0x20FF    MOVS	R0, #-1
0x8718	0xB240    SXTB	R0, R0
0x871A	0xE019    B	L_end_FAT32_FindFreeNodes
;__Lib_FAT32_STM32_M3_M4_M7.c, 2377 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes590:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2374 :: 		
; j start address is: 4 (R1)
0x871C	0x1C4B    ADDS	R3, R1, #1
; j end address is: 4 (R1)
; j start address is: 20 (R5)
0x871E	0xB2DD    UXTB	R5, R3
;__Lib_FAT32_STM32_M3_M4_M7.c, 2378 :: 		
0x8720	0xB2E9    UXTB	R1, R5
; j end address is: 20 (R5)
0x8722	0xE7E8    B	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes587
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes588:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2379 :: 		
0x8724	0xF89D3020  LDRB	R3, [SP, #32]
0x8728	0xB933    CBNZ	R3, L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes591
;__Lib_FAT32_STM32_M3_M4_M7.c, 2380 :: 		
0x872A	0x2400    MOVS	R4, #0
0x872C	0x9B0B    LDR	R3, [SP, #44]
0x872E	0x601C    STR	R4, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2381 :: 		
0x8730	0x9C05    LDR	R4, [SP, #20]
0x8732	0x9B0A    LDR	R3, [SP, #40]
0x8734	0x601C    STR	R4, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2382 :: 		
0x8736	0xE005    B	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes592
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes591:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2383 :: 		
0x8738	0x9C03    LDR	R4, [SP, #12]
0x873A	0x9B0B    LDR	R3, [SP, #44]
0x873C	0x601C    STR	R4, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2384 :: 		
0x873E	0x9C06    LDR	R4, [SP, #24]
0x8740	0x9B0A    LDR	R3, [SP, #40]
0x8742	0x601C    STR	R4, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2385 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes592:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2386 :: 		
0x8744	0x2000    MOVS	R0, #0
0x8746	0xB240    SXTB	R0, R0
0x8748	0xE002    B	L_end_FAT32_FindFreeNodes
;__Lib_FAT32_STM32_M3_M4_M7.c, 2387 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes584:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2389 :: 		
0x874A	0x9B05    LDR	R3, [SP, #20]
0x874C	0x9304    STR	R3, [SP, #16]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2390 :: 		
0x874E	0xE734    B	L___Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes563
;__Lib_FAT32_STM32_M3_M4_M7.c, 2391 :: 		
L_end_FAT32_FindFreeNodes:
0x8750	0xF8DDE000  LDR	LR, [SP, #0]
0x8754	0xB00C    ADD	SP, SP, #48
0x8756	0x4770    BX	LR
0x8758	0xC8202000  	__Lib_FAT32_STM32_M3_M4_M7___currentClust+0
0x875C	0xC8442000  	__Lib_FAT32_STM32_M3_M4_M7___fsi+32
0x8760	0xC85C2000  	__Lib_FAT32_STM32_M3_M4_M7_fMaxCluster+0
0x8764	0xC8162000  	__Lib_FAT32_STM32_M3_M4_M7___error+0
0x8768	0x81E82000  	_f32_sector+4
0x876C	0xC8602000  	__Lib_FAT32_STM32_M3_M4_M7_fDirEntsPClust+0
0x8770	0xC86C2000  	__Lib_FAT32_STM32_M3_M4_M7_fSectBuffEnd+0
0x8774	0xC8322000  	__Lib_FAT32_STM32_M3_M4_M7___fsi+14
; end of __Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes
__Lib_FAT32_STM32_M3_M4_M7_FAT_getFreeClust:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1603 :: 		
0x31D0	0xB085    SUB	SP, SP, #20
0x31D2	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1609 :: 		
0x31D6	0x4A53    LDR	R2, [PC, #332]
0x31D8	0x6810    LDR	R0, [R2, #0]
0x31DA	0x9001    STR	R0, [SP, #4]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1610 :: 		
0x31DC	0x4852    LDR	R0, [PC, #328]
0x31DE	0x6801    LDR	R1, [R0, #0]
0x31E0	0x4610    MOV	R0, R2
0x31E2	0x6800    LDR	R0, [R0, #0]
0x31E4	0x4288    CMP	R0, R1
0x31E6	0xD305    BCC	L___Lib_FAT32_STM32_M3_M4_M7_FAT_getFreeClust1276
0x31E8	0x4850    LDR	R0, [PC, #320]
0x31EA	0x6801    LDR	R1, [R0, #0]
0x31EC	0x9801    LDR	R0, [SP, #4]
0x31EE	0x4288    CMP	R0, R1
0x31F0	0xD200    BCS	L___Lib_FAT32_STM32_M3_M4_M7_FAT_getFreeClust1275
0x31F2	0xE002    B	L___Lib_FAT32_STM32_M3_M4_M7_FAT_getFreeClust334
L___Lib_FAT32_STM32_M3_M4_M7_FAT_getFreeClust1276:
L___Lib_FAT32_STM32_M3_M4_M7_FAT_getFreeClust1275:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1611 :: 		
0x31F4	0x484C    LDR	R0, [PC, #304]
0x31F6	0x6800    LDR	R0, [R0, #0]
0x31F8	0x9001    STR	R0, [SP, #4]
L___Lib_FAT32_STM32_M3_M4_M7_FAT_getFreeClust334:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1613 :: 		
0x31FA	0x9801    LDR	R0, [SP, #4]
0x31FC	0x9002    STR	R0, [SP, #8]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1615 :: 		
0x31FE	0x484C    LDR	R0, [PC, #304]
0x3200	0x7801    LDRB	R1, [R0, #0]
0x3202	0x9801    LDR	R0, [SP, #4]
0x3204	0xFA20F101  LSR	R1, R0, R1
0x3208	0x484A    LDR	R0, [PC, #296]
0x320A	0x6800    LDR	R0, [R0, #0]
0x320C	0x1842    ADDS	R2, R0, R1
;__Lib_FAT32_STM32_M3_M4_M7.c, 1616 :: 		
0x320E	0x484A    LDR	R0, [PC, #296]
0x3210	0x6800    LDR	R0, [R0, #0]
0x3212	0x1E41    SUBS	R1, R0, #1
0x3214	0x9801    LDR	R0, [SP, #4]
0x3216	0x4008    ANDS	R0, R1
0x3218	0x0081    LSLS	R1, R0, #2
0x321A	0x4848    LDR	R0, [PC, #288]
0x321C	0x1840    ADDS	R0, R0, R1
0x321E	0x9003    STR	R0, [SP, #12]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1618 :: 		
0x3220	0x4610    MOV	R0, R2
0x3222	0xF001FF63  BL	__Lib_FAT32_STM32_M3_M4_M7_readMStart+0
0x3226	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_FAT_getFreeClust335
;__Lib_FAT32_STM32_M3_M4_M7.c, 1619 :: 		
0x3228	0xF06F4070  MVN	R0, #-268435456
0x322C	0xE076    B	L_end_FAT_getFreeClust
L___Lib_FAT32_STM32_M3_M4_M7_FAT_getFreeClust335:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1621 :: 		
0x322E	0x2000    MOVS	R0, #0
0x3230	0xF88D0010  STRB	R0, [SP, #16]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1622 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_FAT_getFreeClust336:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1623 :: 		
0x3234	0x9803    LDR	R0, [SP, #12]
0x3236	0x6800    LDR	R0, [R0, #0]
0x3238	0xB918    CBNZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_FAT_getFreeClust338
;__Lib_FAT32_STM32_M3_M4_M7.c, 1624 :: 		
0x323A	0x2001    MOVS	R0, #1
0x323C	0xF88D0010  STRB	R0, [SP, #16]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1625 :: 		
0x3240	0xE03E    B	L___Lib_FAT32_STM32_M3_M4_M7_FAT_getFreeClust337
;__Lib_FAT32_STM32_M3_M4_M7.c, 1626 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_FAT_getFreeClust338:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1628 :: 		
0x3242	0x9803    LDR	R0, [SP, #12]
0x3244	0x1D00    ADDS	R0, R0, #4
0x3246	0x9003    STR	R0, [SP, #12]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1629 :: 		
0x3248	0x9801    LDR	R0, [SP, #4]
0x324A	0x1C41    ADDS	R1, R0, #1
0x324C	0x9101    STR	R1, [SP, #4]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1631 :: 		
0x324E	0x4837    LDR	R0, [PC, #220]
0x3250	0x6800    LDR	R0, [R0, #0]
0x3252	0x4281    CMP	R1, R0
0x3254	0xD321    BCC	L___Lib_FAT32_STM32_M3_M4_M7_FAT_getFreeClust339
;__Lib_FAT32_STM32_M3_M4_M7.c, 1632 :: 		
0x3256	0x4834    LDR	R0, [PC, #208]
0x3258	0x6800    LDR	R0, [R0, #0]
0x325A	0x9001    STR	R0, [SP, #4]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1634 :: 		
0x325C	0xF7FDFD9C  BL	__Lib_FAT32_STM32_M3_M4_M7_readMStop+0
0x3260	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_FAT_getFreeClust340
;__Lib_FAT32_STM32_M3_M4_M7.c, 1635 :: 		
0x3262	0xF06F4070  MVN	R0, #-268435456
0x3266	0xE059    B	L_end_FAT_getFreeClust
L___Lib_FAT32_STM32_M3_M4_M7_FAT_getFreeClust340:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1637 :: 		
0x3268	0x4831    LDR	R0, [PC, #196]
0x326A	0x7801    LDRB	R1, [R0, #0]
0x326C	0x9801    LDR	R0, [SP, #4]
0x326E	0xFA20F101  LSR	R1, R0, R1
0x3272	0x4830    LDR	R0, [PC, #192]
0x3274	0x6800    LDR	R0, [R0, #0]
0x3276	0x1842    ADDS	R2, R0, R1
;__Lib_FAT32_STM32_M3_M4_M7.c, 1639 :: 		
0x3278	0x482F    LDR	R0, [PC, #188]
0x327A	0x6800    LDR	R0, [R0, #0]
0x327C	0x1E41    SUBS	R1, R0, #1
0x327E	0x9801    LDR	R0, [SP, #4]
0x3280	0x4008    ANDS	R0, R1
0x3282	0x0081    LSLS	R1, R0, #2
0x3284	0x482D    LDR	R0, [PC, #180]
0x3286	0x1840    ADDS	R0, R0, R1
0x3288	0x9003    STR	R0, [SP, #12]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1641 :: 		
0x328A	0x4610    MOV	R0, R2
0x328C	0xF001FF2E  BL	__Lib_FAT32_STM32_M3_M4_M7_readMStart+0
0x3290	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_FAT_getFreeClust341
;__Lib_FAT32_STM32_M3_M4_M7.c, 1642 :: 		
0x3292	0xF06F4070  MVN	R0, #-268435456
0x3296	0xE041    B	L_end_FAT_getFreeClust
L___Lib_FAT32_STM32_M3_M4_M7_FAT_getFreeClust341:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1643 :: 		
0x3298	0xE00C    B	L___Lib_FAT32_STM32_M3_M4_M7_FAT_getFreeClust342
L___Lib_FAT32_STM32_M3_M4_M7_FAT_getFreeClust339:
0x329A	0x4829    LDR	R0, [PC, #164]
0x329C	0x6801    LDR	R1, [R0, #0]
0x329E	0x9803    LDR	R0, [SP, #12]
0x32A0	0x4288    CMP	R0, R1
0x32A2	0xD107    BNE	L___Lib_FAT32_STM32_M3_M4_M7_FAT_getFreeClust343
;__Lib_FAT32_STM32_M3_M4_M7.c, 1644 :: 		
0x32A4	0x4825    LDR	R0, [PC, #148]
0x32A6	0x9003    STR	R0, [SP, #12]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1645 :: 		
0x32A8	0xF001FB10  BL	__Lib_FAT32_STM32_M3_M4_M7_readMSector+0
0x32AC	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_FAT_getFreeClust344
;__Lib_FAT32_STM32_M3_M4_M7.c, 1646 :: 		
0x32AE	0xF06F4070  MVN	R0, #-268435456
0x32B2	0xE033    B	L_end_FAT_getFreeClust
L___Lib_FAT32_STM32_M3_M4_M7_FAT_getFreeClust344:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1647 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_FAT_getFreeClust343:
L___Lib_FAT32_STM32_M3_M4_M7_FAT_getFreeClust342:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1649 :: 		
0x32B4	0x9902    LDR	R1, [SP, #8]
0x32B6	0x9801    LDR	R0, [SP, #4]
0x32B8	0x4288    CMP	R0, R1
0x32BA	0xD100    BNE	L___Lib_FAT32_STM32_M3_M4_M7_FAT_getFreeClust345
;__Lib_FAT32_STM32_M3_M4_M7.c, 1650 :: 		
0x32BC	0xE000    B	L___Lib_FAT32_STM32_M3_M4_M7_FAT_getFreeClust337
L___Lib_FAT32_STM32_M3_M4_M7_FAT_getFreeClust345:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1651 :: 		
0x32BE	0xE7B9    B	L___Lib_FAT32_STM32_M3_M4_M7_FAT_getFreeClust336
L___Lib_FAT32_STM32_M3_M4_M7_FAT_getFreeClust337:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1653 :: 		
0x32C0	0xF7FDFD6A  BL	__Lib_FAT32_STM32_M3_M4_M7_readMStop+0
0x32C4	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_FAT_getFreeClust346
;__Lib_FAT32_STM32_M3_M4_M7.c, 1654 :: 		
0x32C6	0xF06F4070  MVN	R0, #-268435456
0x32CA	0xE027    B	L_end_FAT_getFreeClust
L___Lib_FAT32_STM32_M3_M4_M7_FAT_getFreeClust346:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1656 :: 		
0x32CC	0xF89D0010  LDRB	R0, [SP, #16]
0x32D0	0xB910    CBNZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_FAT_getFreeClust347
;__Lib_FAT32_STM32_M3_M4_M7.c, 1657 :: 		
0x32D2	0xF06F4070  MVN	R0, #-268435456
0x32D6	0xE021    B	L_end_FAT_getFreeClust
L___Lib_FAT32_STM32_M3_M4_M7_FAT_getFreeClust347:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1659 :: 		
0x32D8	0xF06F4170  MVN	R1, #-268435456
0x32DC	0x9803    LDR	R0, [SP, #12]
0x32DE	0x6001    STR	R1, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1661 :: 		
0x32E0	0x4813    LDR	R0, [PC, #76]
0x32E2	0x7801    LDRB	R1, [R0, #0]
0x32E4	0x9801    LDR	R0, [SP, #4]
0x32E6	0xFA20F101  LSR	R1, R0, R1
0x32EA	0x4812    LDR	R0, [PC, #72]
0x32EC	0x6800    LDR	R0, [R0, #0]
0x32EE	0x1840    ADDS	R0, R0, R1
;__Lib_FAT32_STM32_M3_M4_M7.c, 1662 :: 		
0x32F0	0xF7FFF978  BL	__Lib_FAT32_STM32_M3_M4_M7_writeSector+0
0x32F4	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_FAT_getFreeClust349
;__Lib_FAT32_STM32_M3_M4_M7.c, 1663 :: 		
0x32F6	0xF04F30FF  MOV	R0, #-1
0x32FA	0xE00F    B	L_end_FAT_getFreeClust
L___Lib_FAT32_STM32_M3_M4_M7_FAT_getFreeClust349:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1666 :: 		
0x32FC	0x4811    LDR	R0, [PC, #68]
0x32FE	0x6800    LDR	R0, [R0, #0]
0x3300	0xF1B03FFF  CMP	R0, #-1
0x3304	0xD003    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_FAT_getFreeClust350
;__Lib_FAT32_STM32_M3_M4_M7.c, 1667 :: 		
0x3306	0x490F    LDR	R1, [PC, #60]
0x3308	0x6808    LDR	R0, [R1, #0]
0x330A	0x1E40    SUBS	R0, R0, #1
0x330C	0x6008    STR	R0, [R1, #0]
L___Lib_FAT32_STM32_M3_M4_M7_FAT_getFreeClust350:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1669 :: 		
0x330E	0x9901    LDR	R1, [SP, #4]
0x3310	0x4804    LDR	R0, [PC, #16]
0x3312	0x6001    STR	R1, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1670 :: 		
0x3314	0x2101    MOVS	R1, #1
0x3316	0x480C    LDR	R0, [PC, #48]
0x3318	0x7001    STRB	R1, [R0, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1672 :: 		
0x331A	0x9801    LDR	R0, [SP, #4]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1674 :: 		
L_end_FAT_getFreeClust:
0x331C	0xF8DDE000  LDR	LR, [SP, #0]
0x3320	0xB005    ADD	SP, SP, #20
0x3322	0x4770    BX	LR
0x3324	0xC8582000  	__Lib_FAT32_STM32_M3_M4_M7___fsi+52
0x3328	0xC8442000  	__Lib_FAT32_STM32_M3_M4_M7___fsi+32
0x332C	0xC85C2000  	__Lib_FAT32_STM32_M3_M4_M7_fMaxCluster+0
0x3330	0xC8662000  	__Lib_FAT32_STM32_M3_M4_M7_fFatEntsPSectPO2+0
0x3334	0xC8402000  	__Lib_FAT32_STM32_M3_M4_M7___fsi+28
0x3338	0xC8702000  	__Lib_FAT32_STM32_M3_M4_M7_fFatEntsPSect+0
0x333C	0x81E82000  	_f32_sector+4
0x3340	0xC86C2000  	__Lib_FAT32_STM32_M3_M4_M7_fSectBuffEnd+0
0x3344	0xC8542000  	__Lib_FAT32_STM32_M3_M4_M7___fsi+48
0x3348	0xC8762000  	__Lib_FAT32_STM32_M3_M4_M7_fDoSyncFSI+0
; end of __Lib_FAT32_STM32_M3_M4_M7_FAT_getFreeClust
__Lib_FAT32_STM32_M3_M4_M7_writeSector:
;__Lib_FAT32_STM32_M3_M4_M7.c, 503 :: 		
; sc start address is: 0 (R0)
0x25E4	0xB082    SUB	SP, SP, #8
0x25E6	0xF8CDE000  STR	LR, [SP, #0]
0x25EA	0x4602    MOV	R2, R0
; sc end address is: 0 (R0)
; sc start address is: 8 (R2)
;__Lib_FAT32_STM32_M3_M4_M7.c, 504 :: 		
0x25EC	0x491A    LDR	R1, [PC, #104]
0x25EE	0x7809    LDRB	R1, [R1, #0]
0x25F0	0x2903    CMP	R1, #3
0x25F2	0xD10B    BNE	L___Lib_FAT32_STM32_M3_M4_M7_writeSector105
;__Lib_FAT32_STM32_M3_M4_M7.c, 505 :: 		
0x25F4	0x9201    STR	R2, [SP, #4]
0x25F6	0xF7FEFBCF  BL	__Lib_FAT32_STM32_M3_M4_M7_readMStop+0
0x25FA	0x9A01    LDR	R2, [SP, #4]
0x25FC	0xB130    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_writeSector106
; sc end address is: 8 (R2)
;__Lib_FAT32_STM32_M3_M4_M7.c, 506 :: 		
0x25FE	0x22FF    MOVS	R2, #-1
0x2600	0xB252    SXTB	R2, R2
0x2602	0x4916    LDR	R1, [PC, #88]
0x2604	0x700A    STRB	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 507 :: 		
0x2606	0x20FF    MOVS	R0, #-1
0x2608	0xB240    SXTB	R0, R0
0x260A	0xE020    B	L_end_writeSector
;__Lib_FAT32_STM32_M3_M4_M7.c, 508 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_writeSector106:
;__Lib_FAT32_STM32_M3_M4_M7.c, 509 :: 		
; sc start address is: 8 (R2)
L___Lib_FAT32_STM32_M3_M4_M7_writeSector105:
;__Lib_FAT32_STM32_M3_M4_M7.c, 511 :: 		
0x260C	0x4912    LDR	R1, [PC, #72]
0x260E	0x7809    LDRB	R1, [R1, #0]
0x2610	0x2901    CMP	R1, #1
0x2612	0xD106    BNE	L___Lib_FAT32_STM32_M3_M4_M7_writeSector107
; sc end address is: 8 (R2)
;__Lib_FAT32_STM32_M3_M4_M7.c, 512 :: 		
0x2614	0x22FE    MOVS	R2, #-2
0x2616	0xB252    SXTB	R2, R2
0x2618	0x4910    LDR	R1, [PC, #64]
0x261A	0x700A    STRB	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 513 :: 		
0x261C	0x20FF    MOVS	R0, #-1
0x261E	0xB240    SXTB	R0, R0
0x2620	0xE015    B	L_end_writeSector
;__Lib_FAT32_STM32_M3_M4_M7.c, 514 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_writeSector107:
;__Lib_FAT32_STM32_M3_M4_M7.c, 516 :: 		
; sc start address is: 8 (R2)
0x2622	0x9201    STR	R2, [SP, #4]
0x2624	0x490E    LDR	R1, [PC, #56]
0x2626	0x4610    MOV	R0, R2
0x2628	0xF7FFF832  BL	_FAT32_Dev_Write_Sector+0
0x262C	0x9A01    LDR	R2, [SP, #4]
0x262E	0xB150    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_writeSector108
; sc end address is: 8 (R2)
;__Lib_FAT32_STM32_M3_M4_M7.c, 517 :: 		
0x2630	0xF04F32FF  MOV	R2, #-1
0x2634	0x490B    LDR	R1, [PC, #44]
0x2636	0x600A    STR	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 518 :: 		
0x2638	0x22FE    MOVS	R2, #-2
0x263A	0xB252    SXTB	R2, R2
0x263C	0x4907    LDR	R1, [PC, #28]
0x263E	0x700A    STRB	R2, [R1, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 519 :: 		
0x2640	0x20FF    MOVS	R0, #-1
0x2642	0xB240    SXTB	R0, R0
0x2644	0xE003    B	L_end_writeSector
;__Lib_FAT32_STM32_M3_M4_M7.c, 520 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_writeSector108:
;__Lib_FAT32_STM32_M3_M4_M7.c, 522 :: 		
; sc start address is: 8 (R2)
0x2646	0x4907    LDR	R1, [PC, #28]
0x2648	0x600A    STR	R2, [R1, #0]
; sc end address is: 8 (R2)
;__Lib_FAT32_STM32_M3_M4_M7.c, 523 :: 		
0x264A	0x2000    MOVS	R0, #0
0x264C	0xB240    SXTB	R0, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 524 :: 		
L_end_writeSector:
0x264E	0xF8DDE000  LDR	LR, [SP, #0]
0x2652	0xB002    ADD	SP, SP, #8
0x2654	0x4770    BX	LR
0x2656	0xBF00    NOP
0x2658	0xC8672000  	__Lib_FAT32_STM32_M3_M4_M7_fCardMultiReadMode+0
0x265C	0xC8162000  	__Lib_FAT32_STM32_M3_M4_M7___error+0
0x2660	0x81E82000  	_f32_sector+4
0x2664	0x81E42000  	_f32_sector+0
; end of __Lib_FAT32_STM32_M3_M4_M7_writeSector
_FAT32_Dev_Write_Sector:
;__Lib_FAT32_Driver_STM32_M3_M4_M7.c, 62 :: 		int8_t FAT32_Dev_Write_Sector(__SECTOR sc, char* buf)
; buf start address is: 4 (R1)
; sc start address is: 0 (R0)
0x1690	0xB081    SUB	SP, SP, #4
0x1692	0xF8CDE000  STR	LR, [SP, #0]
; buf end address is: 4 (R1)
; sc end address is: 0 (R0)
; sc start address is: 0 (R0)
; buf start address is: 4 (R1)
;__Lib_FAT32_Driver_STM32_M3_M4_M7.c, 64 :: 		if (Mmc_Write_Sector(sc, buf) != OK)
; buf end address is: 4 (R1)
; sc end address is: 0 (R0)
0x1696	0xF7FFFBA5  BL	_Mmc_Write_Sector+0
0x169A	0xB110    CBZ	R0, L_FAT32_Dev_Write_Sector2
;__Lib_FAT32_Driver_STM32_M3_M4_M7.c, 66 :: 		return ERROR;
0x169C	0x20FF    MOVS	R0, #-1
0x169E	0xB240    SXTB	R0, R0
0x16A0	0xE001    B	L_end_FAT32_Dev_Write_Sector
;__Lib_FAT32_Driver_STM32_M3_M4_M7.c, 67 :: 		}
L_FAT32_Dev_Write_Sector2:
;__Lib_FAT32_Driver_STM32_M3_M4_M7.c, 68 :: 		return OK;
0x16A2	0x2000    MOVS	R0, #0
0x16A4	0xB240    SXTB	R0, R0
;__Lib_FAT32_Driver_STM32_M3_M4_M7.c, 69 :: 		}
L_end_FAT32_Dev_Write_Sector:
0x16A6	0xF8DDE000  LDR	LR, [SP, #0]
0x16AA	0xB001    ADD	SP, SP, #4
0x16AC	0x4770    BX	LR
; end of _FAT32_Dev_Write_Sector
_Mmc_Write_Sector:
;__Lib_Mmc_SDIO.c, 120 :: 		
; dbuff start address is: 4 (R1)
; sector start address is: 0 (R0)
0x0DE4	0xB081    SUB	SP, SP, #4
0x0DE6	0xF8CDE000  STR	LR, [SP, #0]
; dbuff end address is: 4 (R1)
; sector end address is: 0 (R0)
; sector start address is: 0 (R0)
; dbuff start address is: 4 (R1)
;__Lib_Mmc_SDIO.c, 121 :: 		
; dbuff end address is: 4 (R1)
; sector end address is: 0 (R0)
0x0DEA	0x4C03    LDR	R4, [PC, #12]
0x0DEC	0x6824    LDR	R4, [R4, #0]
0x0DEE	0x47A0    BLX	R4
;__Lib_Mmc_SDIO.c, 122 :: 		
L_end_Mmc_Write_Sector:
0x0DF0	0xF8DDE000  LDR	LR, [SP, #0]
0x0DF4	0xB001    ADD	SP, SP, #4
0x0DF6	0x4770    BX	LR
0x0DF8	0x78742000  	__Lib_Mmc_SDIO_Mmc_Write_Sector_Ptr+0
; end of _Mmc_Write_Sector
__Lib_FAT32_STM32_M3_M4_M7_FAT_setEntry:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1500 :: 		
; cl start address is: 4 (R1)
0x3F50	0xB086    SUB	SP, SP, #24
0x3F52	0xF8CDE000  STR	LR, [SP, #0]
0x3F56	0x9005    STR	R0, [SP, #20]
0x3F58	0x4608    MOV	R0, R1
; cl end address is: 4 (R1)
; cl start address is: 0 (R0)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1505 :: 		
0x3F5A	0x4A20    LDR	R2, [PC, #128]
0x3F5C	0x7812    LDRB	R2, [R2, #0]
0x3F5E	0xFA20F302  LSR	R3, R0, R2
;__Lib_FAT32_STM32_M3_M4_M7.c, 1507 :: 		
0x3F62	0x4A1F    LDR	R2, [PC, #124]
0x3F64	0x6812    LDR	R2, [R2, #0]
0x3F66	0x189C    ADDS	R4, R3, R2
0x3F68	0x9402    STR	R4, [SP, #8]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1508 :: 		
0x3F6A	0x4A1E    LDR	R2, [PC, #120]
0x3F6C	0x6812    LDR	R2, [R2, #0]
0x3F6E	0x1E52    SUBS	R2, R2, #1
0x3F70	0xEA000202  AND	R2, R0, R2, LSL #0
; cl end address is: 0 (R0)
0x3F74	0x0093    LSLS	R3, R2, #2
0x3F76	0x4A1C    LDR	R2, [PC, #112]
0x3F78	0x18D2    ADDS	R2, R2, R3
0x3F7A	0x9204    STR	R2, [SP, #16]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1510 :: 		
0x3F7C	0x4620    MOV	R0, R4
0x3F7E	0xF7FDFB97  BL	__Lib_FAT32_STM32_M3_M4_M7_readSector+0
0x3F82	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_FAT_setEntry302
;__Lib_FAT32_STM32_M3_M4_M7.c, 1511 :: 		
0x3F84	0x20FF    MOVS	R0, #-1
0x3F86	0xB240    SXTB	R0, R0
0x3F88	0xE024    B	L_end_FAT_setEntry
L___Lib_FAT32_STM32_M3_M4_M7_FAT_setEntry302:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1513 :: 		
0x3F8A	0x9B05    LDR	R3, [SP, #20]
0x3F8C	0x9A04    LDR	R2, [SP, #16]
0x3F8E	0x6013    STR	R3, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1516 :: 		
0x3F90	0x9A02    LDR	R2, [SP, #8]
0x3F92	0x9203    STR	R2, [SP, #12]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1517 :: 		
0x3F94	0x2200    MOVS	R2, #0
0x3F96	0xF88D2004  STRB	R2, [SP, #4]
L___Lib_FAT32_STM32_M3_M4_M7_FAT_setEntry303:
0x3F9A	0x4A14    LDR	R2, [PC, #80]
0x3F9C	0x7813    LDRB	R3, [R2, #0]
0x3F9E	0xF89D2004  LDRB	R2, [SP, #4]
0x3FA2	0x429A    CMP	R2, R3
0x3FA4	0xD211    BCS	L___Lib_FAT32_STM32_M3_M4_M7_FAT_setEntry304
;__Lib_FAT32_STM32_M3_M4_M7.c, 1518 :: 		
0x3FA6	0x9803    LDR	R0, [SP, #12]
0x3FA8	0xF7FEFB1C  BL	__Lib_FAT32_STM32_M3_M4_M7_writeSector+0
0x3FAC	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_FAT_setEntry306
;__Lib_FAT32_STM32_M3_M4_M7.c, 1519 :: 		
0x3FAE	0x20FF    MOVS	R0, #-1
0x3FB0	0xB240    SXTB	R0, R0
0x3FB2	0xE00F    B	L_end_FAT_setEntry
L___Lib_FAT32_STM32_M3_M4_M7_FAT_setEntry306:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1520 :: 		
0x3FB4	0x4A0E    LDR	R2, [PC, #56]
0x3FB6	0x6813    LDR	R3, [R2, #0]
0x3FB8	0x9A03    LDR	R2, [SP, #12]
0x3FBA	0x18D2    ADDS	R2, R2, R3
0x3FBC	0x9203    STR	R2, [SP, #12]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1517 :: 		
0x3FBE	0xF89D2004  LDRB	R2, [SP, #4]
0x3FC2	0x1C52    ADDS	R2, R2, #1
0x3FC4	0xF88D2004  STRB	R2, [SP, #4]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1521 :: 		
0x3FC8	0xE7E7    B	L___Lib_FAT32_STM32_M3_M4_M7_FAT_setEntry303
L___Lib_FAT32_STM32_M3_M4_M7_FAT_setEntry304:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1525 :: 		
0x3FCA	0x9B02    LDR	R3, [SP, #8]
0x3FCC	0x4A09    LDR	R2, [PC, #36]
0x3FCE	0x6013    STR	R3, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1527 :: 		
0x3FD0	0x2000    MOVS	R0, #0
0x3FD2	0xB240    SXTB	R0, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 1528 :: 		
L_end_FAT_setEntry:
0x3FD4	0xF8DDE000  LDR	LR, [SP, #0]
0x3FD8	0xB006    ADD	SP, SP, #24
0x3FDA	0x4770    BX	LR
0x3FDC	0xC8662000  	__Lib_FAT32_STM32_M3_M4_M7_fFatEntsPSectPO2+0
0x3FE0	0xC8402000  	__Lib_FAT32_STM32_M3_M4_M7___fsi+28
0x3FE4	0xC8702000  	__Lib_FAT32_STM32_M3_M4_M7_fFatEntsPSect+0
0x3FE8	0x81E82000  	_f32_sector+4
0x3FEC	0xC8362000  	__Lib_FAT32_STM32_M3_M4_M7___fsi+18
0x3FF0	0xC8382000  	__Lib_FAT32_STM32_M3_M4_M7___fsi+20
0x3FF4	0x81E42000  	_f32_sector+0
; end of __Lib_FAT32_STM32_M3_M4_M7_FAT_setEntry
__Lib_FAT32_STM32_M3_M4_M7_LE_setName:
;__Lib_FAT32_STM32_M3_M4_M7.c, 559 :: 		
; fn start address is: 4 (R1)
; pLE start address is: 0 (R0)
0x83E4	0xB085    SUB	SP, SP, #20
0x83E6	0xF8CDE000  STR	LR, [SP, #0]
0x83EA	0x4606    MOV	R6, R0
0x83EC	0x460F    MOV	R7, R1
; fn end address is: 4 (R1)
; pLE end address is: 0 (R0)
; pLE start address is: 24 (R6)
; fn start address is: 28 (R7)
;__Lib_FAT32_STM32_M3_M4_M7.c, 563 :: 		
0x83EE	0xAA01    ADD	R2, SP, #4
0x83F0	0x21FF    MOVS	R1, #255
0x83F2	0x4610    MOV	R0, R2
0x83F4	0x220D    MOVS	R2, #13
0x83F6	0xB212    SXTH	R2, R2
0x83F8	0xF7FBFD9A  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_memset+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 564 :: 		
; i start address is: 4 (R1)
0x83FC	0x2100    MOVS	R1, #0
; pLE end address is: 24 (R6)
; fn end address is: 28 (R7)
; i end address is: 4 (R1)
0x83FE	0x4630    MOV	R0, R6
0x8400	0x463C    MOV	R4, R7
L___Lib_FAT32_STM32_M3_M4_M7_LE_setName109:
; i start address is: 4 (R1)
; fn start address is: 16 (R4)
; fn start address is: 16 (R4)
; fn end address is: 16 (R4)
; pLE start address is: 0 (R0)
0x8402	0x290D    CMP	R1, #13
0x8404	0xD20B    BCS	L___Lib_FAT32_STM32_M3_M4_M7_LE_setName110
; fn end address is: 16 (R4)
;__Lib_FAT32_STM32_M3_M4_M7.c, 565 :: 		
; fn start address is: 16 (R4)
0x8406	0xAA01    ADD	R2, SP, #4
0x8408	0x1853    ADDS	R3, R2, R1
0x840A	0x1862    ADDS	R2, R4, R1
0x840C	0x7812    LDRB	R2, [R2, #0]
0x840E	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 566 :: 		
0x8410	0x1862    ADDS	R2, R4, R1
0x8412	0x7812    LDRB	R2, [R2, #0]
0x8414	0xB902    CBNZ	R2, L___Lib_FAT32_STM32_M3_M4_M7_LE_setName112
; fn end address is: 16 (R4)
;__Lib_FAT32_STM32_M3_M4_M7.c, 567 :: 		
0x8416	0xE002    B	L___Lib_FAT32_STM32_M3_M4_M7_LE_setName110
L___Lib_FAT32_STM32_M3_M4_M7_LE_setName112:
;__Lib_FAT32_STM32_M3_M4_M7.c, 564 :: 		
; fn start address is: 16 (R4)
0x8418	0x1C49    ADDS	R1, R1, #1
0x841A	0xB2C9    UXTB	R1, R1
;__Lib_FAT32_STM32_M3_M4_M7.c, 568 :: 		
; fn end address is: 16 (R4)
0x841C	0xE7F1    B	L___Lib_FAT32_STM32_M3_M4_M7_LE_setName109
L___Lib_FAT32_STM32_M3_M4_M7_LE_setName110:
;__Lib_FAT32_STM32_M3_M4_M7.c, 570 :: 		
0x841E	0x1C43    ADDS	R3, R0, #1
0x8420	0xAC01    ADD	R4, SP, #4
0x8422	0x7822    LDRB	R2, [R4, #0]
0x8424	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 571 :: 		
0x8426	0x1CC3    ADDS	R3, R0, #3
0x8428	0x1C62    ADDS	R2, R4, #1
0x842A	0x7812    LDRB	R2, [R2, #0]
0x842C	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 572 :: 		
0x842E	0x1D43    ADDS	R3, R0, #5
0x8430	0x1CA2    ADDS	R2, R4, #2
0x8432	0x7812    LDRB	R2, [R2, #0]
0x8434	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 573 :: 		
0x8436	0x1DC3    ADDS	R3, R0, #7
0x8438	0x1CE2    ADDS	R2, R4, #3
0x843A	0x7812    LDRB	R2, [R2, #0]
0x843C	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 574 :: 		
0x843E	0xF2000309  ADDW	R3, R0, #9
0x8442	0x1D22    ADDS	R2, R4, #4
0x8444	0x7812    LDRB	R2, [R2, #0]
0x8446	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 575 :: 		
0x8448	0xF200030E  ADDW	R3, R0, #14
0x844C	0x1D62    ADDS	R2, R4, #5
0x844E	0x7812    LDRB	R2, [R2, #0]
0x8450	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 576 :: 		
0x8452	0xF2000310  ADDW	R3, R0, #16
0x8456	0x1DA2    ADDS	R2, R4, #6
0x8458	0x7812    LDRB	R2, [R2, #0]
0x845A	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 577 :: 		
0x845C	0xF2000312  ADDW	R3, R0, #18
0x8460	0x1DE2    ADDS	R2, R4, #7
0x8462	0x7812    LDRB	R2, [R2, #0]
0x8464	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 578 :: 		
0x8466	0xF2000314  ADDW	R3, R0, #20
0x846A	0xF2040208  ADDW	R2, R4, #8
0x846E	0x7812    LDRB	R2, [R2, #0]
0x8470	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 579 :: 		
0x8472	0xF2000316  ADDW	R3, R0, #22
0x8476	0xF2040209  ADDW	R2, R4, #9
0x847A	0x7812    LDRB	R2, [R2, #0]
0x847C	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 580 :: 		
0x847E	0xF2000318  ADDW	R3, R0, #24
0x8482	0xF204020A  ADDW	R2, R4, #10
0x8486	0x7812    LDRB	R2, [R2, #0]
0x8488	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 581 :: 		
0x848A	0xF200031C  ADDW	R3, R0, #28
0x848E	0xF204020B  ADDW	R2, R4, #11
0x8492	0x7812    LDRB	R2, [R2, #0]
0x8494	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 582 :: 		
0x8496	0xF200031E  ADDW	R3, R0, #30
0x849A	0xF204020C  ADDW	R2, R4, #12
0x849E	0x7812    LDRB	R2, [R2, #0]
0x84A0	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 584 :: 		
0x84A2	0x1C4C    ADDS	R4, R1, #1
0x84A4	0xB224    SXTH	R4, R4
; i end address is: 4 (R1)
0x84A6	0xE03D    B	L___Lib_FAT32_STM32_M3_M4_M7_LE_setName113
;__Lib_FAT32_STM32_M3_M4_M7.c, 585 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_LE_setName115:
;__Lib_FAT32_STM32_M3_M4_M7.c, 586 :: 		
0x84A8	0x1C42    ADDS	R2, R0, #1
0x84AA	0x1C53    ADDS	R3, R2, #1
0x84AC	0x22FF    MOVS	R2, #255
0x84AE	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 587 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_LE_setName116:
;__Lib_FAT32_STM32_M3_M4_M7.c, 588 :: 		
0x84B0	0x1CC2    ADDS	R2, R0, #3
0x84B2	0x1C53    ADDS	R3, R2, #1
0x84B4	0x22FF    MOVS	R2, #255
0x84B6	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 589 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_LE_setName117:
;__Lib_FAT32_STM32_M3_M4_M7.c, 590 :: 		
0x84B8	0x1D42    ADDS	R2, R0, #5
0x84BA	0x1C53    ADDS	R3, R2, #1
0x84BC	0x22FF    MOVS	R2, #255
0x84BE	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 591 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_LE_setName118:
;__Lib_FAT32_STM32_M3_M4_M7.c, 592 :: 		
0x84C0	0x1DC2    ADDS	R2, R0, #7
0x84C2	0x1C53    ADDS	R3, R2, #1
0x84C4	0x22FF    MOVS	R2, #255
0x84C6	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 593 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_LE_setName119:
;__Lib_FAT32_STM32_M3_M4_M7.c, 594 :: 		
0x84C8	0xF2000209  ADDW	R2, R0, #9
0x84CC	0x1C53    ADDS	R3, R2, #1
0x84CE	0x22FF    MOVS	R2, #255
0x84D0	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 595 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_LE_setName120:
;__Lib_FAT32_STM32_M3_M4_M7.c, 596 :: 		
0x84D2	0xF200020E  ADDW	R2, R0, #14
0x84D6	0x1C53    ADDS	R3, R2, #1
0x84D8	0x22FF    MOVS	R2, #255
0x84DA	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 597 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_LE_setName121:
;__Lib_FAT32_STM32_M3_M4_M7.c, 598 :: 		
0x84DC	0xF2000210  ADDW	R2, R0, #16
0x84E0	0x1C53    ADDS	R3, R2, #1
0x84E2	0x22FF    MOVS	R2, #255
0x84E4	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 599 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_LE_setName122:
;__Lib_FAT32_STM32_M3_M4_M7.c, 600 :: 		
0x84E6	0xF2000212  ADDW	R2, R0, #18
0x84EA	0x1C53    ADDS	R3, R2, #1
0x84EC	0x22FF    MOVS	R2, #255
0x84EE	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 601 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_LE_setName123:
;__Lib_FAT32_STM32_M3_M4_M7.c, 602 :: 		
0x84F0	0xF2000214  ADDW	R2, R0, #20
0x84F4	0x1C53    ADDS	R3, R2, #1
0x84F6	0x22FF    MOVS	R2, #255
0x84F8	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 603 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_LE_setName124:
;__Lib_FAT32_STM32_M3_M4_M7.c, 604 :: 		
0x84FA	0xF2000216  ADDW	R2, R0, #22
0x84FE	0x1C53    ADDS	R3, R2, #1
0x8500	0x22FF    MOVS	R2, #255
0x8502	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 605 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_LE_setName125:
;__Lib_FAT32_STM32_M3_M4_M7.c, 606 :: 		
0x8504	0xF2000218  ADDW	R2, R0, #24
0x8508	0x1C53    ADDS	R3, R2, #1
0x850A	0x22FF    MOVS	R2, #255
0x850C	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 607 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_LE_setName126:
;__Lib_FAT32_STM32_M3_M4_M7.c, 608 :: 		
0x850E	0xF200021C  ADDW	R2, R0, #28
0x8512	0x1C53    ADDS	R3, R2, #1
0x8514	0x22FF    MOVS	R2, #255
0x8516	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 609 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_LE_setName127:
;__Lib_FAT32_STM32_M3_M4_M7.c, 610 :: 		
0x8518	0xF200021E  ADDW	R2, R0, #30
; pLE end address is: 0 (R0)
0x851C	0x1C53    ADDS	R3, R2, #1
0x851E	0x22FF    MOVS	R2, #255
0x8520	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 611 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_LE_setName128:
;__Lib_FAT32_STM32_M3_M4_M7.c, 612 :: 		
0x8522	0xE01A    B	L___Lib_FAT32_STM32_M3_M4_M7_LE_setName114
;__Lib_FAT32_STM32_M3_M4_M7.c, 613 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_LE_setName113:
; pLE start address is: 0 (R0)
0x8524	0x2C00    CMP	R4, #0
0x8526	0xD0BF    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_LE_setName115
0x8528	0x2C01    CMP	R4, #1
0x852A	0xD0C1    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_LE_setName116
0x852C	0x2C02    CMP	R4, #2
0x852E	0xD0C3    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_LE_setName117
0x8530	0x2C03    CMP	R4, #3
0x8532	0xD0C5    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_LE_setName118
0x8534	0x2C04    CMP	R4, #4
0x8536	0xD0C7    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_LE_setName119
0x8538	0x2C05    CMP	R4, #5
0x853A	0xD0CA    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_LE_setName120
0x853C	0x2C06    CMP	R4, #6
0x853E	0xD0CD    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_LE_setName121
0x8540	0x2C07    CMP	R4, #7
0x8542	0xD0D0    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_LE_setName122
0x8544	0x2C08    CMP	R4, #8
0x8546	0xD0D3    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_LE_setName123
0x8548	0x2C09    CMP	R4, #9
0x854A	0xD0D6    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_LE_setName124
0x854C	0x2C0A    CMP	R4, #10
0x854E	0xD0D9    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_LE_setName125
0x8550	0x2C0B    CMP	R4, #11
0x8552	0xD0DC    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_LE_setName126
0x8554	0x2C0C    CMP	R4, #12
0x8556	0xD0DF    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_LE_setName127
; pLE end address is: 0 (R0)
0x8558	0xE7E3    B	L___Lib_FAT32_STM32_M3_M4_M7_LE_setName128
L___Lib_FAT32_STM32_M3_M4_M7_LE_setName114:
;__Lib_FAT32_STM32_M3_M4_M7.c, 615 :: 		
0x855A	0x2000    MOVS	R0, #0
0x855C	0xB240    SXTB	R0, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 616 :: 		
L_end_LE_setName:
0x855E	0xF8DDE000  LDR	LR, [SP, #0]
0x8562	0xB005    ADD	SP, SP, #20
0x8564	0x4770    BX	LR
; end of __Lib_FAT32_STM32_M3_M4_M7_LE_setName
__Lib_FAT32_STM32_M3_M4_M7_LE_setOrdinal:
;__Lib_FAT32_STM32_M3_M4_M7.c, 625 :: 		
; OrdField start address is: 4 (R1)
; pLE start address is: 0 (R0)
0x8814	0xB081    SUB	SP, SP, #4
; OrdField end address is: 4 (R1)
; pLE end address is: 0 (R0)
; pLE start address is: 0 (R0)
; OrdField start address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 626 :: 		
0x8816	0x7001    STRB	R1, [R0, #0]
; pLE end address is: 0 (R0)
; OrdField end address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 627 :: 		
0x8818	0x2000    MOVS	R0, #0
0x881A	0xB240    SXTB	R0, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 628 :: 		
L_end_LE_setOrdinal:
0x881C	0xB001    ADD	SP, SP, #4
0x881E	0x4770    BX	LR
; end of __Lib_FAT32_STM32_M3_M4_M7_LE_setOrdinal
__Lib_FAT32_STM32_M3_M4_M7_LE_setAttribute:
;__Lib_FAT32_STM32_M3_M4_M7.c, 617 :: 		
; Attrib start address is: 4 (R1)
; pLE start address is: 0 (R0)
0x8820	0xB081    SUB	SP, SP, #4
; Attrib end address is: 4 (R1)
; pLE end address is: 0 (R0)
; pLE start address is: 0 (R0)
; Attrib start address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 618 :: 		
0x8822	0xF200020B  ADDW	R2, R0, #11
; pLE end address is: 0 (R0)
0x8826	0x7011    STRB	R1, [R2, #0]
; Attrib end address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 619 :: 		
0x8828	0x2000    MOVS	R0, #0
0x882A	0xB240    SXTB	R0, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 620 :: 		
L_end_LE_setAttribute:
0x882C	0xB001    ADD	SP, SP, #4
0x882E	0x4770    BX	LR
; end of __Lib_FAT32_STM32_M3_M4_M7_LE_setAttribute
__Lib_FAT32_STM32_M3_M4_M7_LE_setChecksum:
;__Lib_FAT32_STM32_M3_M4_M7.c, 621 :: 		
; Checksum start address is: 4 (R1)
; pLE start address is: 0 (R0)
0x8778	0xB081    SUB	SP, SP, #4
; Checksum end address is: 4 (R1)
; pLE end address is: 0 (R0)
; pLE start address is: 0 (R0)
; Checksum start address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 622 :: 		
0x877A	0xF200020D  ADDW	R2, R0, #13
; pLE end address is: 0 (R0)
0x877E	0x7011    STRB	R1, [R2, #0]
; Checksum end address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 623 :: 		
0x8780	0x2000    MOVS	R0, #0
0x8782	0xB240    SXTB	R0, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 624 :: 		
L_end_LE_setChecksum:
0x8784	0xB001    ADD	SP, SP, #4
0x8786	0x4770    BX	LR
; end of __Lib_FAT32_STM32_M3_M4_M7_LE_setChecksum
__Lib_FAT32_STM32_M3_M4_M7_FAT32_MakeNode:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2399 :: 		
; freeEntry start address is: 12 (R3)
; freeClust start address is: 8 (R2)
0x8788	0xB085    SUB	SP, SP, #20
0x878A	0xF8CDE000  STR	LR, [SP, #0]
0x878E	0x9003    STR	R0, [SP, #12]
0x8790	0x4610    MOV	R0, R2
0x8792	0x9104    STR	R1, [SP, #16]
; freeEntry end address is: 12 (R3)
; freeClust end address is: 8 (R2)
; freeClust start address is: 0 (R0)
; freeEntry start address is: 12 (R3)
;__Lib_FAT32_STM32_M3_M4_M7.c, 2405 :: 		
; freeClust end address is: 0 (R0)
0x8794	0xF7FCFCFC  BL	_FAT32_ClustToSect+0
0x8798	0x4C1A    LDR	R4, [PC, #104]
0x879A	0x7824    LDRB	R4, [R4, #0]
0x879C	0xFA23F404  LSR	R4, R3, R4
0x87A0	0x1906    ADDS	R6, R0, R4
0x87A2	0x9602    STR	R6, [SP, #8]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2406 :: 		
0x87A4	0x4C18    LDR	R4, [PC, #96]
0x87A6	0x6824    LDR	R4, [R4, #0]
0x87A8	0x1E64    SUBS	R4, R4, #1
0x87AA	0xEA030404  AND	R4, R3, R4, LSL #0
; freeEntry end address is: 12 (R3)
0x87AE	0x0165    LSLS	R5, R4, #5
0x87B0	0x4C16    LDR	R4, [PC, #88]
0x87B2	0x1964    ADDS	R4, R4, R5
0x87B4	0x9401    STR	R4, [SP, #4]
;__Lib_FAT32_STM32_M3_M4_M7.c, 2408 :: 		
0x87B6	0x4630    MOV	R0, R6
0x87B8	0xF7F8FF7A  BL	__Lib_FAT32_STM32_M3_M4_M7_readSector+0
0x87BC	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_FAT32_MakeNode593
;__Lib_FAT32_STM32_M3_M4_M7.c, 2409 :: 		
0x87BE	0x20FF    MOVS	R0, #-1
0x87C0	0xB240    SXTB	R0, R0
0x87C2	0xE01B    B	L_end_FAT32_MakeNode
;__Lib_FAT32_STM32_M3_M4_M7.c, 2410 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_MakeNode593:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2413 :: 		
0x87C4	0x2220    MOVS	R2, #32
0x87C6	0xB212    SXTH	R2, R2
0x87C8	0x9903    LDR	R1, [SP, #12]
0x87CA	0x9801    LDR	R0, [SP, #4]
0x87CC	0xF7FCF81C  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_memcpy+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 2415 :: 		
0x87D0	0x4C0F    LDR	R4, [PC, #60]
0x87D2	0x7824    LDRB	R4, [R4, #0]
0x87D4	0xB94C    CBNZ	R4, L___Lib_FAT32_STM32_M3_M4_M7_FAT32_MakeNode594
;__Lib_FAT32_STM32_M3_M4_M7.c, 2418 :: 		
0x87D6	0x9904    LDR	R1, [SP, #16]
0x87D8	0x9801    LDR	R0, [SP, #4]
0x87DA	0xF7FBFC0D  BL	__Lib_FAT32_STM32_M3_M4_M7_DE_setClust+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 2420 :: 		
0x87DE	0x9801    LDR	R0, [SP, #4]
0x87E0	0xF7FBFADA  BL	__Lib_FAT32_STM32_M3_M4_M7_DE_setCTime+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 2421 :: 		
0x87E4	0x9801    LDR	R0, [SP, #4]
0x87E6	0xF7FCFE73  BL	__Lib_FAT32_STM32_M3_M4_M7_DE_setMTime+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 2422 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_MakeNode594:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2424 :: 		
0x87EA	0x9802    LDR	R0, [SP, #8]
0x87EC	0xF7F9FEFA  BL	__Lib_FAT32_STM32_M3_M4_M7_writeSector+0
0x87F0	0xB110    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_FAT32_MakeNode595
;__Lib_FAT32_STM32_M3_M4_M7.c, 2425 :: 		
0x87F2	0x20FF    MOVS	R0, #-1
0x87F4	0xB240    SXTB	R0, R0
0x87F6	0xE001    B	L_end_FAT32_MakeNode
;__Lib_FAT32_STM32_M3_M4_M7.c, 2426 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_FAT32_MakeNode595:
;__Lib_FAT32_STM32_M3_M4_M7.c, 2428 :: 		
0x87F8	0x2000    MOVS	R0, #0
0x87FA	0xB240    SXTB	R0, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 2429 :: 		
L_end_FAT32_MakeNode:
0x87FC	0xF8DDE000  LDR	LR, [SP, #0]
0x8800	0xB005    ADD	SP, SP, #20
0x8802	0x4770    BX	LR
0x8804	0xC8642000  	__Lib_FAT32_STM32_M3_M4_M7_fDirEntsPSectPO2+0
0x8808	0xC8682000  	__Lib_FAT32_STM32_M3_M4_M7_fDirEntsPSect+0
0x880C	0x81E82000  	_f32_sector+4
0x8810	0xC8772000  	__Lib_FAT32_STM32_M3_M4_M7___isLFNentry+0
; end of __Lib_FAT32_STM32_M3_M4_M7_FAT32_MakeNode
__Lib_FAT32_STM32_M3_M4_M7_DE_setClust:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1030 :: 		
; pDE start address is: 0 (R0)
0x3FF8	0xB082    SUB	SP, SP, #8
0x3FFA	0x9101    STR	R1, [SP, #4]
; pDE end address is: 0 (R0)
; pDE start address is: 0 (R0)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1031 :: 		
0x3FFC	0xF200031A  ADDW	R3, R0, #26
0x4000	0xAC01    ADD	R4, SP, #4
0x4002	0x7822    LDRB	R2, [R4, #0]
0x4004	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1032 :: 		
0x4006	0xF200021A  ADDW	R2, R0, #26
0x400A	0x1C53    ADDS	R3, R2, #1
0x400C	0x1C62    ADDS	R2, R4, #1
0x400E	0x7812    LDRB	R2, [R2, #0]
0x4010	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1033 :: 		
0x4012	0xF2000314  ADDW	R3, R0, #20
0x4016	0x1CA2    ADDS	R2, R4, #2
0x4018	0x7812    LDRB	R2, [R2, #0]
0x401A	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1034 :: 		
0x401C	0xF2000214  ADDW	R2, R0, #20
; pDE end address is: 0 (R0)
0x4020	0x1C53    ADDS	R3, R2, #1
0x4022	0x1CE2    ADDS	R2, R4, #3
0x4024	0x7812    LDRB	R2, [R2, #0]
0x4026	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1036 :: 		
0x4028	0x2000    MOVS	R0, #0
0x402A	0xB240    SXTB	R0, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 1037 :: 		
L_end_DE_setClust:
0x402C	0xB002    ADD	SP, SP, #8
0x402E	0x4770    BX	LR
; end of __Lib_FAT32_STM32_M3_M4_M7_DE_setClust
__Lib_FAT32_STM32_M3_M4_M7_DE_setCTime:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1004 :: 		
; pDE start address is: 0 (R0)
0x3D98	0xB081    SUB	SP, SP, #4
; pDE end address is: 0 (R0)
; pDE start address is: 0 (R0)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1005 :: 		
0x3D9A	0xF200010E  ADDW	R1, R0, #14
0x3D9E	0x1C4A    ADDS	R2, R1, #1
0x3DA0	0x4920    LDR	R1, [PC, #128]
0x3DA2	0x7809    LDRB	R1, [R1, #0]
0x3DA4	0x00C9    LSLS	R1, R1, #3
0x3DA6	0x7011    STRB	R1, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1006 :: 		
0x3DA8	0xF200010E  ADDW	R1, R0, #14
0x3DAC	0x1C4C    ADDS	R4, R1, #1
0x3DAE	0x4B1E    LDR	R3, [PC, #120]
0x3DB0	0x7819    LDRB	R1, [R3, #0]
0x3DB2	0x08CA    LSRS	R2, R1, #3
0x3DB4	0xB2D2    UXTB	R2, R2
0x3DB6	0x7821    LDRB	R1, [R4, #0]
0x3DB8	0x1889    ADDS	R1, R1, R2
0x3DBA	0x7021    STRB	R1, [R4, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1007 :: 		
0x3DBC	0xF200020E  ADDW	R2, R0, #14
0x3DC0	0x4619    MOV	R1, R3
0x3DC2	0x7809    LDRB	R1, [R1, #0]
0x3DC4	0x0149    LSLS	R1, R1, #5
0x3DC6	0x7011    STRB	R1, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1008 :: 		
0x3DC8	0xF200030E  ADDW	R3, R0, #14
0x3DCC	0x4917    LDR	R1, [PC, #92]
0x3DCE	0x7809    LDRB	R1, [R1, #0]
0x3DD0	0x084A    LSRS	R2, R1, #1
0x3DD2	0xB2D2    UXTB	R2, R2
0x3DD4	0x7819    LDRB	R1, [R3, #0]
0x3DD6	0x1889    ADDS	R1, R1, R2
0x3DD8	0x7019    STRB	R1, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1010 :: 		
0x3DDA	0xF2000110  ADDW	R1, R0, #16
0x3DDE	0x1C4A    ADDS	R2, R1, #1
0x3DE0	0x4913    LDR	R1, [PC, #76]
0x3DE2	0x8809    LDRH	R1, [R1, #0]
0x3DE4	0xF2A171BC  SUBW	R1, R1, #1980
0x3DE8	0xB289    UXTH	R1, R1
0x3DEA	0x0049    LSLS	R1, R1, #1
0x3DEC	0x7011    STRB	R1, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1011 :: 		
0x3DEE	0xF2000110  ADDW	R1, R0, #16
0x3DF2	0x1C4C    ADDS	R4, R1, #1
0x3DF4	0x4B0F    LDR	R3, [PC, #60]
0x3DF6	0x7819    LDRB	R1, [R3, #0]
0x3DF8	0x08CA    LSRS	R2, R1, #3
0x3DFA	0xB2D2    UXTB	R2, R2
0x3DFC	0x7821    LDRB	R1, [R4, #0]
0x3DFE	0x1889    ADDS	R1, R1, R2
0x3E00	0x7021    STRB	R1, [R4, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1012 :: 		
0x3E02	0xF2000210  ADDW	R2, R0, #16
0x3E06	0x4619    MOV	R1, R3
0x3E08	0x7809    LDRB	R1, [R1, #0]
0x3E0A	0x0149    LSLS	R1, R1, #5
0x3E0C	0x7011    STRB	R1, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1013 :: 		
0x3E0E	0xF2000310  ADDW	R3, R0, #16
; pDE end address is: 0 (R0)
0x3E12	0x4909    LDR	R1, [PC, #36]
0x3E14	0x780A    LDRB	R2, [R1, #0]
0x3E16	0x7819    LDRB	R1, [R3, #0]
0x3E18	0x1889    ADDS	R1, R1, R2
0x3E1A	0x7019    STRB	R1, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1015 :: 		
0x3E1C	0x2000    MOVS	R0, #0
0x3E1E	0xB240    SXTB	R0, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 1016 :: 		
L_end_DE_setCTime:
0x3E20	0xB001    ADD	SP, SP, #4
0x3E22	0x4770    BX	LR
0x3E24	0xC8802000  	__Lib_FAT32_STM32_M3_M4_M7___TM+4
0x3E28	0xC8812000  	__Lib_FAT32_STM32_M3_M4_M7___TM+5
0x3E2C	0xC8822000  	__Lib_FAT32_STM32_M3_M4_M7___TM+6
0x3E30	0xC87C2000  	__Lib_FAT32_STM32_M3_M4_M7___TM+0
0x3E34	0xC87E2000  	__Lib_FAT32_STM32_M3_M4_M7___TM+2
0x3E38	0xC87F2000  	__Lib_FAT32_STM32_M3_M4_M7___TM+3
; end of __Lib_FAT32_STM32_M3_M4_M7_DE_setCTime
__Lib_FAT32_STM32_M3_M4_M7_DE_setMTime:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1017 :: 		
; pDE start address is: 0 (R0)
0x54D0	0xB081    SUB	SP, SP, #4
; pDE end address is: 0 (R0)
; pDE start address is: 0 (R0)
;__Lib_FAT32_STM32_M3_M4_M7.c, 1018 :: 		
0x54D2	0xF2000116  ADDW	R1, R0, #22
0x54D6	0x1C4A    ADDS	R2, R1, #1
0x54D8	0x4920    LDR	R1, [PC, #128]
0x54DA	0x7809    LDRB	R1, [R1, #0]
0x54DC	0x00C9    LSLS	R1, R1, #3
0x54DE	0x7011    STRB	R1, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1019 :: 		
0x54E0	0xF2000116  ADDW	R1, R0, #22
0x54E4	0x1C4C    ADDS	R4, R1, #1
0x54E6	0x4B1E    LDR	R3, [PC, #120]
0x54E8	0x7819    LDRB	R1, [R3, #0]
0x54EA	0x08CA    LSRS	R2, R1, #3
0x54EC	0xB2D2    UXTB	R2, R2
0x54EE	0x7821    LDRB	R1, [R4, #0]
0x54F0	0x1889    ADDS	R1, R1, R2
0x54F2	0x7021    STRB	R1, [R4, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1020 :: 		
0x54F4	0xF2000216  ADDW	R2, R0, #22
0x54F8	0x4619    MOV	R1, R3
0x54FA	0x7809    LDRB	R1, [R1, #0]
0x54FC	0x0149    LSLS	R1, R1, #5
0x54FE	0x7011    STRB	R1, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1021 :: 		
0x5500	0xF2000316  ADDW	R3, R0, #22
0x5504	0x4917    LDR	R1, [PC, #92]
0x5506	0x7809    LDRB	R1, [R1, #0]
0x5508	0x084A    LSRS	R2, R1, #1
0x550A	0xB2D2    UXTB	R2, R2
0x550C	0x7819    LDRB	R1, [R3, #0]
0x550E	0x1889    ADDS	R1, R1, R2
0x5510	0x7019    STRB	R1, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1023 :: 		
0x5512	0xF2000118  ADDW	R1, R0, #24
0x5516	0x1C4A    ADDS	R2, R1, #1
0x5518	0x4913    LDR	R1, [PC, #76]
0x551A	0x8809    LDRH	R1, [R1, #0]
0x551C	0xF2A171BC  SUBW	R1, R1, #1980
0x5520	0xB289    UXTH	R1, R1
0x5522	0x0049    LSLS	R1, R1, #1
0x5524	0x7011    STRB	R1, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1024 :: 		
0x5526	0xF2000118  ADDW	R1, R0, #24
0x552A	0x1C4C    ADDS	R4, R1, #1
0x552C	0x4B0F    LDR	R3, [PC, #60]
0x552E	0x7819    LDRB	R1, [R3, #0]
0x5530	0x08CA    LSRS	R2, R1, #3
0x5532	0xB2D2    UXTB	R2, R2
0x5534	0x7821    LDRB	R1, [R4, #0]
0x5536	0x1889    ADDS	R1, R1, R2
0x5538	0x7021    STRB	R1, [R4, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1025 :: 		
0x553A	0xF2000218  ADDW	R2, R0, #24
0x553E	0x4619    MOV	R1, R3
0x5540	0x7809    LDRB	R1, [R1, #0]
0x5542	0x0149    LSLS	R1, R1, #5
0x5544	0x7011    STRB	R1, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1026 :: 		
0x5546	0xF2000318  ADDW	R3, R0, #24
; pDE end address is: 0 (R0)
0x554A	0x4909    LDR	R1, [PC, #36]
0x554C	0x780A    LDRB	R2, [R1, #0]
0x554E	0x7819    LDRB	R1, [R3, #0]
0x5550	0x1889    ADDS	R1, R1, R2
0x5552	0x7019    STRB	R1, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 1028 :: 		
0x5554	0x2000    MOVS	R0, #0
0x5556	0xB240    SXTB	R0, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 1029 :: 		
L_end_DE_setMTime:
0x5558	0xB001    ADD	SP, SP, #4
0x555A	0x4770    BX	LR
0x555C	0xC8802000  	__Lib_FAT32_STM32_M3_M4_M7___TM+4
0x5560	0xC8812000  	__Lib_FAT32_STM32_M3_M4_M7___TM+5
0x5564	0xC8822000  	__Lib_FAT32_STM32_M3_M4_M7___TM+6
0x5568	0xC87C2000  	__Lib_FAT32_STM32_M3_M4_M7___TM+0
0x556C	0xC87E2000  	__Lib_FAT32_STM32_M3_M4_M7___TM+2
0x5570	0xC87F2000  	__Lib_FAT32_STM32_M3_M4_M7___TM+3
; end of __Lib_FAT32_STM32_M3_M4_M7_DE_setMTime
__Lib_FAT32_STM32_M3_M4_M7_DE_setNameExt:
;__Lib_FAT32_STM32_M3_M4_M7.c, 977 :: 		
; name83 start address is: 4 (R1)
; pDE start address is: 0 (R0)
0x9828	0xB081    SUB	SP, SP, #4
0x982A	0xF8CDE000  STR	LR, [SP, #0]
; name83 end address is: 4 (R1)
; pDE end address is: 0 (R0)
; pDE start address is: 0 (R0)
; name83 start address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 978 :: 		
0x982E	0x220B    MOVS	R2, #11
0x9830	0xB212    SXTH	R2, R2
; name83 end address is: 4 (R1)
; pDE end address is: 0 (R0)
0x9832	0xF7FAFFE9  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_memcpy+0
;__Lib_FAT32_STM32_M3_M4_M7.c, 979 :: 		
0x9836	0x2000    MOVS	R0, #0
0x9838	0xB240    SXTB	R0, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 980 :: 		
L_end_DE_setNameExt:
0x983A	0xF8DDE000  LDR	LR, [SP, #0]
0x983E	0xB001    ADD	SP, SP, #4
0x9840	0x4770    BX	LR
; end of __Lib_FAT32_STM32_M3_M4_M7_DE_setNameExt
__Lib_FAT32_STM32_M3_M4_M7_DE_setNTbyte:
;__Lib_FAT32_STM32_M3_M4_M7.c, 985 :: 		
; name start address is: 4 (R1)
; pDE start address is: 0 (R0)
0x9844	0xB081    SUB	SP, SP, #4
0x9846	0xF8CDE000  STR	LR, [SP, #0]
; name end address is: 4 (R1)
; pDE end address is: 0 (R0)
; pDE start address is: 0 (R0)
; name start address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 986 :: 		
; i start address is: 20 (R5)
0x984A	0x2500    MOVS	R5, #0
;__Lib_FAT32_STM32_M3_M4_M7.c, 987 :: 		
0x984C	0xF200030C  ADDW	R3, R0, #12
0x9850	0x2200    MOVS	R2, #0
0x9852	0x701A    STRB	R2, [R3, #0]
; pDE end address is: 0 (R0)
; name end address is: 4 (R1)
; i end address is: 20 (R5)
0x9854	0x4606    MOV	R6, R0
0x9856	0x460C    MOV	R4, R1
;__Lib_FAT32_STM32_M3_M4_M7.c, 989 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_DE_setNTbyte198:
; i start address is: 20 (R5)
; name start address is: 16 (R4)
; pDE start address is: 24 (R6)
0x9858	0x1962    ADDS	R2, R4, R5
0x985A	0x7812    LDRB	R2, [R2, #0]
0x985C	0x2A2E    CMP	R2, #46
0x985E	0xD011    BEQ	L___Lib_FAT32_STM32_M3_M4_M7_DE_setNTbyte1228
0x9860	0x1962    ADDS	R2, R4, R5
0x9862	0x7812    LDRB	R2, [R2, #0]
0x9864	0xB172    CBZ	R2, L___Lib_FAT32_STM32_M3_M4_M7_DE_setNTbyte1227
L___Lib_FAT32_STM32_M3_M4_M7_DE_setNTbyte1226:
;__Lib_FAT32_STM32_M3_M4_M7.c, 990 :: 		
0x9866	0x1962    ADDS	R2, R4, R5
0x9868	0x7812    LDRB	R2, [R2, #0]
0x986A	0xB2D0    UXTB	R0, R2
0x986C	0xF7F7F84E  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_islower+0
0x9870	0xB128    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_DE_setNTbyte202
;__Lib_FAT32_STM32_M3_M4_M7.c, 991 :: 		
0x9872	0xF206030C  ADDW	R3, R6, #12
0x9876	0x781A    LDRB	R2, [R3, #0]
0x9878	0xF0420208  ORR	R2, R2, #8
0x987C	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 992 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_DE_setNTbyte202:
;__Lib_FAT32_STM32_M3_M4_M7.c, 993 :: 		
0x987E	0x1C6D    ADDS	R5, R5, #1
0x9880	0xB2ED    UXTB	R5, R5
;__Lib_FAT32_STM32_M3_M4_M7.c, 994 :: 		
0x9882	0xE7E9    B	L___Lib_FAT32_STM32_M3_M4_M7_DE_setNTbyte198
;__Lib_FAT32_STM32_M3_M4_M7.c, 989 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_DE_setNTbyte1228:
L___Lib_FAT32_STM32_M3_M4_M7_DE_setNTbyte1227:
;__Lib_FAT32_STM32_M3_M4_M7.c, 995 :: 		
0x9884	0x1C6A    ADDS	R2, R5, #1
; i end address is: 20 (R5)
; i start address is: 0 (R0)
0x9886	0xB2D0    UXTB	R0, R2
; name end address is: 16 (R4)
; pDE end address is: 24 (R6)
; i end address is: 0 (R0)
0x9888	0x4625    MOV	R5, R4
0x988A	0x4634    MOV	R4, R6
0x988C	0xB2C6    UXTB	R6, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 996 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_DE_setNTbyte203:
; i start address is: 24 (R6)
; pDE start address is: 16 (R4)
; pDE start address is: 16 (R4)
; pDE end address is: 16 (R4)
; name start address is: 20 (R5)
0x988E	0x19AA    ADDS	R2, R5, R6
0x9890	0x7812    LDRB	R2, [R2, #0]
0x9892	0xB172    CBZ	R2, L___Lib_FAT32_STM32_M3_M4_M7_DE_setNTbyte204
; pDE end address is: 16 (R4)
;__Lib_FAT32_STM32_M3_M4_M7.c, 997 :: 		
; pDE start address is: 16 (R4)
0x9894	0x19AA    ADDS	R2, R5, R6
0x9896	0x7812    LDRB	R2, [R2, #0]
0x9898	0xB2D0    UXTB	R0, R2
0x989A	0xF7F7F837  BL	__Lib_FAT32_STM32_M3_M4_M7_alt_islower+0
0x989E	0xB128    CBZ	R0, L___Lib_FAT32_STM32_M3_M4_M7_DE_setNTbyte205
;__Lib_FAT32_STM32_M3_M4_M7.c, 998 :: 		
0x98A0	0xF204030C  ADDW	R3, R4, #12
0x98A4	0x781A    LDRB	R2, [R3, #0]
0x98A6	0xF0420210  ORR	R2, R2, #16
0x98AA	0x701A    STRB	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 999 :: 		
L___Lib_FAT32_STM32_M3_M4_M7_DE_setNTbyte205:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1000 :: 		
0x98AC	0x1C76    ADDS	R6, R6, #1
0x98AE	0xB2F6    UXTB	R6, R6
;__Lib_FAT32_STM32_M3_M4_M7.c, 1001 :: 		
; pDE end address is: 16 (R4)
; name end address is: 20 (R5)
; i end address is: 24 (R6)
0x98B0	0xE7ED    B	L___Lib_FAT32_STM32_M3_M4_M7_DE_setNTbyte203
L___Lib_FAT32_STM32_M3_M4_M7_DE_setNTbyte204:
;__Lib_FAT32_STM32_M3_M4_M7.c, 1002 :: 		
0x98B2	0x2000    MOVS	R0, #0
0x98B4	0xB240    SXTB	R0, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 1003 :: 		
L_end_DE_setNTbyte:
0x98B6	0xF8DDE000  LDR	LR, [SP, #0]
0x98BA	0xB001    ADD	SP, SP, #4
0x98BC	0x4770    BX	LR
; end of __Lib_FAT32_STM32_M3_M4_M7_DE_setNTbyte
__Lib_FAT32_STM32_M3_M4_M7_DE_setAttrib:
;__Lib_FAT32_STM32_M3_M4_M7.c, 981 :: 		
; Attrib start address is: 4 (R1)
; pDE start address is: 0 (R0)
0x9714	0xB081    SUB	SP, SP, #4
; Attrib end address is: 4 (R1)
; pDE end address is: 0 (R0)
; pDE start address is: 0 (R0)
; Attrib start address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 982 :: 		
0x9716	0xF200020B  ADDW	R2, R0, #11
; pDE end address is: 0 (R0)
0x971A	0x7011    STRB	R1, [R2, #0]
; Attrib end address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 983 :: 		
0x971C	0x2000    MOVS	R0, #0
0x971E	0xB240    SXTB	R0, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 984 :: 		
L_end_DE_setAttrib:
0x9720	0xB001    ADD	SP, SP, #4
0x9722	0x4770    BX	LR
; end of __Lib_FAT32_STM32_M3_M4_M7_DE_setAttrib
_FAT32_Seek:
;__Lib_FAT32_STM32_M3_M4_M7.c, 4313 :: 		
; pos start address is: 4 (R1)
; fHandle start address is: 0 (R0)
0x9724	0xB084    SUB	SP, SP, #16
0x9726	0xF8CDE000  STR	LR, [SP, #0]
; pos end address is: 4 (R1)
; fHandle end address is: 0 (R0)
; fHandle start address is: 0 (R0)
; pos start address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 4317 :: 		
0x972A	0x2800    CMP	R0, #0
0x972C	0xDB02    BLT	L__FAT32_Seek1373
0x972E	0x2804    CMP	R0, _FAT32_MAX_FILES
0x9730	0xDA00    BGE	L__FAT32_Seek1372
0x9732	0xE006    B	L_FAT32_Seek989
; fHandle end address is: 0 (R0)
; pos end address is: 4 (R1)
L__FAT32_Seek1373:
L__FAT32_Seek1372:
;__Lib_FAT32_STM32_M3_M4_M7.c, 4318 :: 		
0x9734	0x23D8    MOVS	R3, #-40
0x9736	0xB25B    SXTB	R3, R3
0x9738	0x4A38    LDR	R2, [PC, #224]
0x973A	0x7013    STRB	R3, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 4319 :: 		
0x973C	0x20FF    MOVS	R0, #-1
0x973E	0xB240    SXTB	R0, R0
0x9740	0xE068    B	L_end_FAT32_Seek
;__Lib_FAT32_STM32_M3_M4_M7.c, 4320 :: 		
L_FAT32_Seek989:
;__Lib_FAT32_STM32_M3_M4_M7.c, 4322 :: 		
; pos start address is: 4 (R1)
; fHandle start address is: 0 (R0)
0x9742	0x221C    MOVS	R2, #28
0x9744	0xFB02F300  MUL	R3, R2, R0
; fHandle end address is: 0 (R0)
0x9748	0x4A35    LDR	R2, [PC, #212]
0x974A	0x18D2    ADDS	R2, R2, R3
; pf start address is: 0 (R0)
0x974C	0x4610    MOV	R0, R2
;__Lib_FAT32_STM32_M3_M4_M7.c, 4324 :: 		
0x974E	0x3218    ADDS	R2, #24
0x9750	0x7812    LDRB	R2, [R2, #0]
0x9752	0xB932    CBNZ	R2, L_FAT32_Seek990
; pos end address is: 4 (R1)
; pf end address is: 0 (R0)
;__Lib_FAT32_STM32_M3_M4_M7.c, 4325 :: 		
0x9754	0x23DC    MOVS	R3, #-36
0x9756	0xB25B    SXTB	R3, R3
0x9758	0x4A30    LDR	R2, [PC, #192]
0x975A	0x7013    STRB	R3, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 4326 :: 		
0x975C	0x20FF    MOVS	R0, #-1
0x975E	0xB240    SXTB	R0, R0
0x9760	0xE058    B	L_end_FAT32_Seek
;__Lib_FAT32_STM32_M3_M4_M7.c, 4327 :: 		
L_FAT32_Seek990:
;__Lib_FAT32_STM32_M3_M4_M7.c, 4329 :: 		
; pf start address is: 0 (R0)
; pos start address is: 4 (R1)
0x9762	0xF2000214  ADDW	R2, R0, #20
0x9766	0x6812    LDR	R2, [R2, #0]
0x9768	0x4291    CMP	R1, R2
0x976A	0xD906    BLS	L_FAT32_Seek991
; pos end address is: 4 (R1)
; pf end address is: 0 (R0)
;__Lib_FAT32_STM32_M3_M4_M7.c, 4330 :: 		
0x976C	0x23DB    MOVS	R3, #-37
0x976E	0xB25B    SXTB	R3, R3
0x9770	0x4A2A    LDR	R2, [PC, #168]
0x9772	0x7013    STRB	R3, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 4331 :: 		
0x9774	0x20FF    MOVS	R0, #-1
0x9776	0xB240    SXTB	R0, R0
0x9778	0xE04C    B	L_end_FAT32_Seek
;__Lib_FAT32_STM32_M3_M4_M7.c, 4332 :: 		
L_FAT32_Seek991:
;__Lib_FAT32_STM32_M3_M4_M7.c, 4334 :: 		
; pf start address is: 0 (R0)
; pos start address is: 4 (R1)
0x977A	0xF2000210  ADDW	R2, R0, #16
0x977E	0x6812    LDR	R2, [R2, #0]
0x9780	0x428A    CMP	R2, R1
0x9782	0xD102    BNE	L_FAT32_Seek992
; pos end address is: 4 (R1)
; pf end address is: 0 (R0)
;__Lib_FAT32_STM32_M3_M4_M7.c, 4335 :: 		
0x9784	0x2000    MOVS	R0, #0
0x9786	0xB240    SXTB	R0, R0
0x9788	0xE044    B	L_end_FAT32_Seek
L_FAT32_Seek992:
;__Lib_FAT32_STM32_M3_M4_M7.c, 4337 :: 		
; pf start address is: 0 (R0)
; pos start address is: 4 (R1)
0x978A	0xF2000210  ADDW	R2, R0, #16
0x978E	0x6813    LDR	R3, [R2, #0]
0x9790	0x4C24    LDR	R4, [PC, #144]
0x9792	0x7822    LDRB	R2, [R4, #0]
0x9794	0x40D3    LSRS	R3, R2
0x9796	0x4622    MOV	R2, R4
0x9798	0x7812    LDRB	R2, [R2, #0]
0x979A	0xFA21F202  LSR	R2, R1, R2
0x979E	0x4293    CMP	R3, R2
0x97A0	0xD105    BNE	L_FAT32_Seek993
;__Lib_FAT32_STM32_M3_M4_M7.c, 4338 :: 		
0x97A2	0xF2000210  ADDW	R2, R0, #16
; pf end address is: 0 (R0)
0x97A6	0x6011    STR	R1, [R2, #0]
; pos end address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 4339 :: 		
0x97A8	0x2000    MOVS	R0, #0
0x97AA	0xB240    SXTB	R0, R0
0x97AC	0xE032    B	L_end_FAT32_Seek
;__Lib_FAT32_STM32_M3_M4_M7.c, 4340 :: 		
L_FAT32_Seek993:
;__Lib_FAT32_STM32_M3_M4_M7.c, 4343 :: 		
; pf start address is: 0 (R0)
; pos start address is: 4 (R1)
0x97AE	0xF2000210  ADDW	R2, R0, #16
0x97B2	0x6011    STR	R1, [R2, #0]
; pos end address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 4344 :: 		
0x97B4	0xF2000210  ADDW	R2, R0, #16
0x97B8	0x6813    LDR	R3, [R2, #0]
0x97BA	0x4A1A    LDR	R2, [PC, #104]
0x97BC	0x7812    LDRB	R2, [R2, #0]
0x97BE	0xFA23F102  LSR	R1, R3, R2
; i start address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 4346 :: 		
0x97C2	0x1D03    ADDS	R3, R0, #4
0x97C4	0x6802    LDR	R2, [R0, #0]
0x97C6	0x601A    STR	R2, [R3, #0]
; pf end address is: 0 (R0)
; i end address is: 4 (R1)
0x97C8	0x4604    MOV	R4, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 4347 :: 		
L_FAT32_Seek994:
; i start address is: 4 (R1)
; pf start address is: 16 (R4)
; pf start address is: 16 (R4)
; pf end address is: 16 (R4)
0x97CA	0x2900    CMP	R1, #0
0x97CC	0xD920    BLS	L_FAT32_Seek995
; pf end address is: 16 (R4)
;__Lib_FAT32_STM32_M3_M4_M7.c, 4348 :: 		
; pf start address is: 16 (R4)
0x97CE	0x1D22    ADDS	R2, R4, #4
0x97D0	0x9203    STR	R2, [SP, #12]
0x97D2	0x6812    LDR	R2, [R2, #0]
0x97D4	0x9401    STR	R4, [SP, #4]
0x97D6	0x9102    STR	R1, [SP, #8]
0x97D8	0x4610    MOV	R0, R2
0x97DA	0xF7FBFB5F  BL	__Lib_FAT32_STM32_M3_M4_M7_FAT_getEntry+0
0x97DE	0x9902    LDR	R1, [SP, #8]
0x97E0	0x9C01    LDR	R4, [SP, #4]
0x97E2	0x9A03    LDR	R2, [SP, #12]
0x97E4	0x6010    STR	R0, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 4349 :: 		
0x97E6	0x1D22    ADDS	R2, R4, #4
0x97E8	0x6813    LDR	R3, [R2, #0]
0x97EA	0xF06F4270  MVN	R2, #-268435456
0x97EE	0x4293    CMP	R3, R2
0x97F0	0xD10C    BNE	L_FAT32_Seek996
; i end address is: 4 (R1)
;__Lib_FAT32_STM32_M3_M4_M7.c, 4350 :: 		
0x97F2	0xF2040310  ADDW	R3, R4, #16
0x97F6	0xF2040214  ADDW	R2, R4, #20
; pf end address is: 16 (R4)
0x97FA	0x6812    LDR	R2, [R2, #0]
0x97FC	0x601A    STR	R2, [R3, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 4351 :: 		
0x97FE	0x23DB    MOVS	R3, #-37
0x9800	0xB25B    SXTB	R3, R3
0x9802	0x4A06    LDR	R2, [PC, #24]
0x9804	0x7013    STRB	R3, [R2, #0]
;__Lib_FAT32_STM32_M3_M4_M7.c, 4352 :: 		
0x9806	0x20FF    MOVS	R0, #-1
0x9808	0xB240    SXTB	R0, R0
0x980A	0xE003    B	L_end_FAT32_Seek
;__Lib_FAT32_STM32_M3_M4_M7.c, 4353 :: 		
L_FAT32_Seek996:
;__Lib_FAT32_STM32_M3_M4_M7.c, 4354 :: 		
; i start address is: 4 (R1)
; pf start address is: 16 (R4)
0x980C	0x1E49    SUBS	R1, R1, #1
;__Lib_FAT32_STM32_M3_M4_M7.c, 4355 :: 		
; pf end address is: 16 (R4)
; i end address is: 4 (R1)
0x980E	0xE7DC    B	L_FAT32_Seek994
L_FAT32_Seek995:
;__Lib_FAT32_STM32_M3_M4_M7.c, 4357 :: 		
0x9810	0x2000    MOVS	R0, #0
0x9812	0xB240    SXTB	R0, R0
;__Lib_FAT32_STM32_M3_M4_M7.c, 4358 :: 		
L_end_FAT32_Seek:
0x9814	0xF8DDE000  LDR	LR, [SP, #0]
0x9818	0xB004    ADD	SP, SP, #16
0x981A	0x4770    BX	LR
0x981C	0xC8162000  	__Lib_FAT32_STM32_M3_M4_M7___error+0
0x9820	0x81602000  	_fat32_fdesc+0
0x9824	0xC8752000  	__Lib_FAT32_STM32_M3_M4_M7_fBytesPClustPO2+0
; end of _FAT32_Seek
ThermalCameraDemo_driver_InitializeTouchPanel:
;ThermalCameraDemo_driver.c, 113 :: 		static void InitializeTouchPanel() {
0xF784	0xB081    SUB	SP, SP, #4
0xF786	0xF8CDE000  STR	LR, [SP, #0]
;ThermalCameraDemo_driver.c, 114 :: 		TFT_Set_Active(Set_Index, Write_Command, Write_Data);
0xF78A	0x4A10    LDR	R2, [PC, #64]
0xF78C	0x4910    LDR	R1, [PC, #64]
0xF78E	0x4811    LDR	R0, [PC, #68]
0xF790	0xF7FBF85E  BL	_TFT_Set_Active+0
;ThermalCameraDemo_driver.c, 115 :: 		TFT_Init_SSD1963_Board_50(800, 480);
0xF794	0xF24011E0  MOVW	R1, #480
0xF798	0xF2403020  MOVW	R0, #800
0xF79C	0xF7FAFFAE  BL	_TFT_Init_SSD1963_Board_50+0
;ThermalCameraDemo_driver.c, 116 :: 		TFT_Set_Ext_Buffer(TFT_Get_Data);
0xF7A0	0x480D    LDR	R0, [PC, #52]
0xF7A2	0xF7FBF8FF  BL	_TFT_Set_Ext_Buffer+0
;ThermalCameraDemo_driver.c, 118 :: 		TFT_Set_DBC_SSD1963(255);
0xF7A6	0x20FF    MOVS	R0, #255
0xF7A8	0xF7FBF886  BL	_TFT_Set_DBC_SSD1963+0
;ThermalCameraDemo_driver.c, 120 :: 		PenDown = 0;
0xF7AC	0x2100    MOVS	R1, #0
0xF7AE	0x480B    LDR	R0, [PC, #44]
0xF7B0	0x7001    STRB	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 121 :: 		PressedObject = 0;
0xF7B2	0x2100    MOVS	R1, #0
0xF7B4	0x480A    LDR	R0, [PC, #40]
0xF7B6	0x6001    STR	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 122 :: 		PressedObjectType = -1;
0xF7B8	0xF64F71FF  MOVW	R1, #65535
0xF7BC	0xB209    SXTH	R1, R1
0xF7BE	0x4809    LDR	R0, [PC, #36]
0xF7C0	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 123 :: 		}
L_end_InitializeTouchPanel:
0xF7C2	0xF8DDE000  LDR	LR, [SP, #0]
0xF7C6	0xB001    ADD	SP, SP, #4
0xF7C8	0x4770    BX	LR
0xF7CA	0xBF00    NOP
0xF7CC	0x53D10000  	_Write_Data+0
0xF7D0	0x5E9D0000  	_Write_Command+0
0xF7D4	0x5ED90000  	_Set_Index+0
0xF7D8	0x29B50000  	_TFT_Get_Data+0
0xF7DC	0x7D332000  	_PenDown+0
0xF7E0	0x80A42000  	_PressedObject+0
0xF7E4	0x80A02000  	_PressedObjectType+0
; end of ThermalCameraDemo_driver_InitializeTouchPanel
_TFT_Set_Active:
;__Lib_TFT.c, 160 :: 		
; Write_Data_Ptr start address is: 8 (R2)
; Write_Command_Ptr start address is: 4 (R1)
; Set_Index_Ptr start address is: 0 (R0)
0xA850	0xB081    SUB	SP, SP, #4
; Write_Data_Ptr end address is: 8 (R2)
; Write_Command_Ptr end address is: 4 (R1)
; Set_Index_Ptr end address is: 0 (R0)
; Set_Index_Ptr start address is: 0 (R0)
; Write_Command_Ptr start address is: 4 (R1)
; Write_Data_Ptr start address is: 8 (R2)
;__Lib_TFT.c, 161 :: 		
0xA852	0x4B05    LDR	R3, [PC, #20]
0xA854	0x6018    STR	R0, [R3, #0]
; Set_Index_Ptr end address is: 0 (R0)
;__Lib_TFT.c, 162 :: 		
0xA856	0x4B05    LDR	R3, [PC, #20]
0xA858	0x6019    STR	R1, [R3, #0]
; Write_Command_Ptr end address is: 4 (R1)
;__Lib_TFT.c, 163 :: 		
0xA85A	0x4B05    LDR	R3, [PC, #20]
0xA85C	0x601A    STR	R2, [R3, #0]
; Write_Data_Ptr end address is: 8 (R2)
;__Lib_TFT.c, 164 :: 		
0xA85E	0x2401    MOVS	R4, #1
0xA860	0x4B04    LDR	R3, [PC, #16]
0xA862	0x801C    STRH	R4, [R3, #0]
;__Lib_TFT.c, 165 :: 		
L_end_TFT_Set_Active:
0xA864	0xB001    ADD	SP, SP, #4
0xA866	0x4770    BX	LR
0xA868	0xCA842000  	_TFT_Set_Index_Ptr+0
0xA86C	0xCA882000  	_TFT_Write_Command_Ptr+0
0xA870	0xCA782000  	_TFT_Write_Data_Ptr+0
0xA874	0x78B62000  	__Lib_TFT_Ptr_Set+0
; end of _TFT_Set_Active
_TFT_Init_SSD1963_Board_50:
;__Lib_TFT_Defs.c, 3683 :: 		void TFT_Init_SSD1963_Board_50(unsigned int display_width, unsigned int display_height){
; display_height start address is: 4 (R1)
; display_width start address is: 0 (R0)
0xA6FC	0xB081    SUB	SP, SP, #4
0xA6FE	0xF8CDE000  STR	LR, [SP, #0]
0xA702	0xB284    UXTH	R4, R0
0xA704	0xB28D    UXTH	R5, R1
; display_height end address is: 4 (R1)
; display_width end address is: 0 (R0)
; display_width start address is: 16 (R4)
; display_height start address is: 20 (R5)
;__Lib_TFT_Defs.c, 3684 :: 		__controller = _16BIT_CONTROLLER;
0xA706	0xF64F73FF  MOVW	R3, #65535
0xA70A	0x4A20    LDR	R2, [PC, #128]
0xA70C	0x8013    STRH	R3, [R2, #0]
;__Lib_TFT_Defs.c, 3685 :: 		TFT_Set_SSD1963();
0xA70E	0xF7FFF903  BL	_TFT_Set_SSD1963+0
;__Lib_TFT_Defs.c, 3686 :: 		if (Is_TFT_Set() != 1) {
0xA712	0xF7FFF909  BL	_Is_TFT_Set+0
0xA716	0x2801    CMP	R0, #1
0xA718	0xD008    BEQ	L_TFT_Init_SSD1963_Board_50248
;__Lib_TFT_Defs.c, 3687 :: 		TFT_Set_Index_Ptr = TFT_Set_Index;
0xA71A	0x4B1D    LDR	R3, [PC, #116]
0xA71C	0x4A1D    LDR	R2, [PC, #116]
0xA71E	0x6013    STR	R3, [R2, #0]
;__Lib_TFT_Defs.c, 3688 :: 		TFT_Write_Command_Ptr = TFT_Write_Command;
0xA720	0x4B1D    LDR	R3, [PC, #116]
0xA722	0x4A1E    LDR	R2, [PC, #120]
0xA724	0x6013    STR	R3, [R2, #0]
;__Lib_TFT_Defs.c, 3689 :: 		TFT_Write_Data_Ptr = TFT_16bit_Write_Data;
0xA726	0x4B1E    LDR	R3, [PC, #120]
0xA728	0x4A1E    LDR	R2, [PC, #120]
0xA72A	0x6013    STR	R3, [R2, #0]
;__Lib_TFT_Defs.c, 3690 :: 		}
L_TFT_Init_SSD1963_Board_50248:
;__Lib_TFT_Defs.c, 3692 :: 		TFT_DISP_WIDTH = display_width;
0xA72C	0x4A1E    LDR	R2, [PC, #120]
0xA72E	0x8014    STRH	R4, [R2, #0]
;__Lib_TFT_Defs.c, 3693 :: 		TFT_DISP_HEIGHT = display_height;
0xA730	0x4A1E    LDR	R2, [PC, #120]
0xA732	0x8015    STRH	R5, [R2, #0]
;__Lib_TFT_Defs.c, 3694 :: 		if (display_width >= display_height)
0xA734	0x42AC    CMP	R4, R5
0xA736	0xD303    BCC	L_TFT_Init_SSD1963_Board_50249
; display_width end address is: 16 (R4)
; display_height end address is: 20 (R5)
;__Lib_TFT_Defs.c, 3695 :: 		TFT_Disp_Rotation = 0;
0xA738	0x2300    MOVS	R3, #0
0xA73A	0x4A1D    LDR	R2, [PC, #116]
0xA73C	0x7013    STRB	R3, [R2, #0]
0xA73E	0xE002    B	L_TFT_Init_SSD1963_Board_50250
L_TFT_Init_SSD1963_Board_50249:
;__Lib_TFT_Defs.c, 3697 :: 		TFT_Disp_Rotation = 90;
0xA740	0x235A    MOVS	R3, #90
0xA742	0x4A1B    LDR	R2, [PC, #108]
0xA744	0x7013    STRB	R3, [R2, #0]
L_TFT_Init_SSD1963_Board_50250:
;__Lib_TFT_Defs.c, 3699 :: 		TFT_Set_Pen(CL_BLACK, 1);
0xA746	0x2101    MOVS	R1, #1
0xA748	0xF2400000  MOVW	R0, #0
0xA74C	0xF7FFF8B8  BL	_TFT_Set_Pen+0
;__Lib_TFT_Defs.c, 3700 :: 		TFT_Set_Brush(0, 0, 0, 0, 0, 0);
0xA750	0x2300    MOVS	R3, #0
0xA752	0x2200    MOVS	R2, #0
0xA754	0xB408    PUSH	(R3)
0xA756	0xB404    PUSH	(R2)
0xA758	0x2300    MOVS	R3, #0
0xA75A	0x2200    MOVS	R2, #0
0xA75C	0x2100    MOVS	R1, #0
0xA75E	0x2000    MOVS	R0, #0
0xA760	0xF7FFF8BA  BL	_TFT_Set_Brush+0
0xA764	0xB002    ADD	SP, SP, #8
;__Lib_TFT_Defs.c, 3702 :: 		TFT_Move_Cursor(0, 0);
0xA766	0x2100    MOVS	R1, #0
0xA768	0x2000    MOVS	R0, #0
0xA76A	0xF7FEFF0F  BL	_TFT_Move_Cursor+0
;__Lib_TFT_Defs.c, 3703 :: 		ExternalFontSet = 0;
0xA76E	0x2300    MOVS	R3, #0
0xA770	0x4A10    LDR	R2, [PC, #64]
0xA772	0x7013    STRB	R3, [R2, #0]
;__Lib_TFT_Defs.c, 3704 :: 		TFT_Set_DataPort_Direction();
0xA774	0xF7FEFF16  BL	__Lib_TFT_Defs_TFT_Set_DataPort_Direction+0
;__Lib_TFT_Defs.c, 3706 :: 		TFT_SSD1963_Board_50_70_Reset();
0xA778	0xF7FEFDFC  BL	__Lib_TFT_Defs_TFT_SSD1963_Board_50_70_Reset+0
;__Lib_TFT_Defs.c, 3707 :: 		TFT_SSD1963_Set_Address_Ptr = TFT_Set_Address_SSD1963I;
0xA77C	0x4B0E    LDR	R3, [PC, #56]
0xA77E	0x4A0F    LDR	R2, [PC, #60]
0xA780	0x6013    STR	R3, [R2, #0]
;__Lib_TFT_Defs.c, 3708 :: 		}
L_end_TFT_Init_SSD1963_Board_50:
0xA782	0xF8DDE000  LDR	LR, [SP, #0]
0xA786	0xB001    ADD	SP, SP, #4
0xA788	0x4770    BX	LR
0xA78A	0xBF00    NOP
0xA78C	0x78BA2000  	__Lib_TFT_Defs___controller+0
0xA790	0x5F110000  	_TFT_Set_Index+0
0xA794	0xCA842000  	_TFT_Set_Index_Ptr+0
0xA798	0x5E690000  	_TFT_Write_Command+0
0xA79C	0xCA882000  	_TFT_Write_Command_Ptr+0
0xA7A0	0x56D10000  	_TFT_16bit_Write_Data+0
0xA7A4	0xCA782000  	_TFT_Write_Data_Ptr+0
0xA7A8	0xCA5E2000  	_TFT_DISP_WIDTH+0
0xA7AC	0xCA602000  	_TFT_DISP_HEIGHT+0
0xA7B0	0x78BC2000  	__Lib_TFT_Defs_TFT_Disp_Rotation+0
0xA7B4	0xCA5D2000  	_ExternalFontSet+0
0xA7B8	0x75010000  	_TFT_Set_Address_SSD1963I+0
0xA7BC	0xCA702000  	_TFT_SSD1963_Set_Address_Ptr+0
; end of _TFT_Init_SSD1963_Board_50
_TFT_Set_SSD1963:
;__Lib_TFT.c, 137 :: 		
0x9918	0xB081    SUB	SP, SP, #4
;__Lib_TFT.c, 138 :: 		
0x991A	0x2101    MOVS	R1, #1
0x991C	0x4801    LDR	R0, [PC, #4]
0x991E	0x7001    STRB	R1, [R0, #0]
;__Lib_TFT.c, 139 :: 		
L_end_TFT_Set_SSD1963:
0x9920	0xB001    ADD	SP, SP, #4
0x9922	0x4770    BX	LR
0x9924	0x78B52000  	__Lib_TFT___SSD1963_controller+0
; end of _TFT_Set_SSD1963
_Is_TFT_Set:
;__Lib_TFT.c, 133 :: 		
0x9928	0xB081    SUB	SP, SP, #4
;__Lib_TFT.c, 134 :: 		
0x992A	0x4802    LDR	R0, [PC, #8]
0x992C	0x8800    LDRH	R0, [R0, #0]
;__Lib_TFT.c, 135 :: 		
L_end_Is_TFT_Set:
0x992E	0xB001    ADD	SP, SP, #4
0x9930	0x4770    BX	LR
0x9932	0xBF00    NOP
0x9934	0x78B62000  	__Lib_TFT_Ptr_Set+0
; end of _Is_TFT_Set
_TFT_Set_Pen:
;__Lib_TFT.c, 169 :: 		
; pen_width start address is: 4 (R1)
; pen_color start address is: 0 (R0)
0x98C0	0xB081    SUB	SP, SP, #4
; pen_width end address is: 4 (R1)
; pen_color end address is: 0 (R0)
; pen_color start address is: 0 (R0)
; pen_width start address is: 4 (R1)
;__Lib_TFT.c, 170 :: 		
0x98C2	0x4A03    LDR	R2, [PC, #12]
0x98C4	0x8010    STRH	R0, [R2, #0]
; pen_color end address is: 0 (R0)
;__Lib_TFT.c, 175 :: 		
0x98C6	0x4A03    LDR	R2, [PC, #12]
0x98C8	0x7011    STRB	R1, [R2, #0]
; pen_width end address is: 4 (R1)
;__Lib_TFT.c, 176 :: 		
L_end_TFT_Set_Pen:
0x98CA	0xB001    ADD	SP, SP, #4
0x98CC	0x4770    BX	LR
0x98CE	0xBF00    NOP
0x98D0	0xCA6C2000  	__Lib_TFT_PenColor+0
0x98D4	0xCA6A2000  	__Lib_TFT_PenWidth+0
; end of _TFT_Set_Pen
_TFT_Set_Brush:
;__Lib_TFT.c, 192 :: 		
; gradient_orientation start address is: 12 (R3)
; gradient_enabled start address is: 8 (R2)
; brush_color start address is: 4 (R1)
; brush_enabled start address is: 0 (R0)
0x98D8	0xB081    SUB	SP, SP, #4
; gradient_orientation end address is: 12 (R3)
; gradient_enabled end address is: 8 (R2)
; brush_color end address is: 4 (R1)
; brush_enabled end address is: 0 (R0)
; brush_enabled start address is: 0 (R0)
; brush_color start address is: 4 (R1)
; gradient_enabled start address is: 8 (R2)
; gradient_orientation start address is: 12 (R3)
; gradient_color_from start address is: 20 (R5)
0x98DA	0xF8BD5004  LDRH	R5, [SP, #4]
; gradient_color_to start address is: 24 (R6)
0x98DE	0xF8BD6008  LDRH	R6, [SP, #8]
;__Lib_TFT.c, 193 :: 		
0x98E2	0x4C07    LDR	R4, [PC, #28]
0x98E4	0x7020    STRB	R0, [R4, #0]
; brush_enabled end address is: 0 (R0)
;__Lib_TFT.c, 194 :: 		
0x98E6	0x4C07    LDR	R4, [PC, #28]
0x98E8	0x8021    STRH	R1, [R4, #0]
; brush_color end address is: 4 (R1)
;__Lib_TFT.c, 195 :: 		
0x98EA	0x4C07    LDR	R4, [PC, #28]
0x98EC	0x7022    STRB	R2, [R4, #0]
; gradient_enabled end address is: 8 (R2)
;__Lib_TFT.c, 196 :: 		
0x98EE	0x4C07    LDR	R4, [PC, #28]
0x98F0	0x7023    STRB	R3, [R4, #0]
; gradient_orientation end address is: 12 (R3)
;__Lib_TFT.c, 197 :: 		
0x98F2	0x4C07    LDR	R4, [PC, #28]
0x98F4	0x8025    STRH	R5, [R4, #0]
; gradient_color_from end address is: 20 (R5)
;__Lib_TFT.c, 198 :: 		
0x98F6	0x4C07    LDR	R4, [PC, #28]
0x98F8	0x8026    STRH	R6, [R4, #0]
; gradient_color_to end address is: 24 (R6)
;__Lib_TFT.c, 199 :: 		
L_end_TFT_Set_Brush:
0x98FA	0xB001    ADD	SP, SP, #4
0x98FC	0x4770    BX	LR
0x98FE	0xBF00    NOP
0x9900	0xCA6B2000  	__Lib_TFT_BrushEnabled+0
0x9904	0xCA822000  	__Lib_TFT_BrushColor+0
0x9908	0xCA8C2000  	__Lib_TFT_GradientEnabled+0
0x990C	0xCA8D2000  	__Lib_TFT_GradientOrientation+0
0x9910	0xCA8E2000  	__Lib_TFT_GradColorFrom+0
0x9914	0xCA902000  	__Lib_TFT_GradColorTo+0
; end of _TFT_Set_Brush
_TFT_Move_Cursor:
;__Lib_TFT.c, 252 :: 		
; _y start address is: 4 (R1)
; _x start address is: 0 (R0)
0x958C	0xB081    SUB	SP, SP, #4
; _y end address is: 4 (R1)
; _x end address is: 0 (R0)
; _x start address is: 0 (R0)
; _y start address is: 4 (R1)
;__Lib_TFT.c, 253 :: 		
0x958E	0x4A03    LDR	R2, [PC, #12]
0x9590	0x8010    STRH	R0, [R2, #0]
; _x end address is: 0 (R0)
;__Lib_TFT.c, 254 :: 		
0x9592	0x4A03    LDR	R2, [PC, #12]
0x9594	0x8011    STRH	R1, [R2, #0]
; _y end address is: 4 (R1)
;__Lib_TFT.c, 255 :: 		
L_end_TFT_Move_Cursor:
0x9596	0xB001    ADD	SP, SP, #4
0x9598	0x4770    BX	LR
0x959A	0xBF00    NOP
0x959C	0xCA802000  	__Lib_TFT_x_cord+0
0x95A0	0xCA6E2000  	__Lib_TFT_y_cord+0
; end of _TFT_Move_Cursor
__Lib_TFT_Defs_TFT_Set_DataPort_Direction:
;__Lib_TFT_Defs.c, 165 :: 		static void TFT_Set_DataPort_Direction() {
0x95A4	0xB082    SUB	SP, SP, #8
0x95A6	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TFT_Defs.c, 167 :: 		MOVW  R1, #lo_addr(TFT_DataPort)
0x95AA	0xF6410114  MOVW	R1, #lo_addr(TFT_DataPort+0)
;__Lib_TFT_Defs.c, 168 :: 		MOVT  R1, #hi_addr(TFT_DataPort)
0x95AE	0xF2C40102  MOVT	R1, #hi_addr(TFT_DataPort+0)
;__Lib_TFT_Defs.c, 172 :: 		GPIO_Config(R1, __controller, _GPIO_CFG_DIGITAL_OUTPUT);
0x95B2	0x4806    LDR	R0, [PC, #24]
0x95B4	0x8800    LDRH	R0, [R0, #0]
0x95B6	0x9101    STR	R1, [SP, #4]
0x95B8	0x4A05    LDR	R2, [PC, #20]
0x95BA	0xB281    UXTH	R1, R0
0x95BC	0x9801    LDR	R0, [SP, #4]
0x95BE	0xF7FDFD67  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 173 :: 		}
L_end_TFT_Set_DataPort_Direction:
0x95C2	0xF8DDE000  LDR	LR, [SP, #0]
0x95C6	0xB002    ADD	SP, SP, #8
0x95C8	0x4770    BX	LR
0x95CA	0xBF00    NOP
0x95CC	0x78BA2000  	__Lib_TFT_Defs___controller+0
0x95D0	0x00140008  	#524308
; end of __Lib_TFT_Defs_TFT_Set_DataPort_Direction
__Lib_TFT_Defs_TFT_SSD1963_Board_50_70_Reset:
;__Lib_TFT_Defs.c, 3464 :: 		static void TFT_SSD1963_Board_50_70_Reset(){
0x9374	0xB081    SUB	SP, SP, #4
0x9376	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TFT_Defs.c, 3465 :: 		TFT_Set_Pin_Directions();
0x937A	0xF7FCF8FB  BL	__Lib_TFT_Defs_TFT_Set_Pin_Directions+0
;__Lib_TFT_Defs.c, 3467 :: 		Delay_100ms();
0x937E	0xF004FE9F  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 3468 :: 		TFT_RST = 1;
0x9382	0x2101    MOVS	R1, #1
0x9384	0xB249    SXTB	R1, R1
0x9386	0x4876    LDR	R0, [PC, #472]
0x9388	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 3469 :: 		Delay_100ms();
0x938A	0xF004FE99  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 3470 :: 		Delay_100ms();
0x938E	0xF004FE97  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 3472 :: 		TFT_CS = 0;
0x9392	0x2100    MOVS	R1, #0
0x9394	0xB249    SXTB	R1, R1
0x9396	0x4873    LDR	R0, [PC, #460]
0x9398	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 3473 :: 		TFT_Set_Index_Ptr(0x01);     //Software Reset
0x939A	0x2001    MOVS	R0, #1
0x939C	0x4C72    LDR	R4, [PC, #456]
0x939E	0x6824    LDR	R4, [R4, #0]
0x93A0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 3474 :: 		TFT_Set_Index_Ptr(0x01);
0x93A2	0x2001    MOVS	R0, #1
0x93A4	0x4C70    LDR	R4, [PC, #448]
0x93A6	0x6824    LDR	R4, [R4, #0]
0x93A8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 3475 :: 		TFT_Set_Index_Ptr(0x01);
0x93AA	0x2001    MOVS	R0, #1
0x93AC	0x4C6E    LDR	R4, [PC, #440]
0x93AE	0x6824    LDR	R4, [R4, #0]
0x93B0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 3477 :: 		TFT_Set_Index_Ptr(0xE2);
0x93B2	0x20E2    MOVS	R0, #226
0x93B4	0x4C6C    LDR	R4, [PC, #432]
0x93B6	0x6824    LDR	R4, [R4, #0]
0x93B8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 3478 :: 		TFT_Write_Command_Ptr(35);    // PLLclk = REFclk * 36 (360MHz)
0x93BA	0x2023    MOVS	R0, #35
0x93BC	0x4C6B    LDR	R4, [PC, #428]
0x93BE	0x6824    LDR	R4, [R4, #0]
0x93C0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 3479 :: 		TFT_Write_Command_Ptr(2);     // SYSclk = PLLclk / 3  (120MHz)
0x93C2	0x2002    MOVS	R0, #2
0x93C4	0x4C69    LDR	R4, [PC, #420]
0x93C6	0x6824    LDR	R4, [R4, #0]
0x93C8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 3480 :: 		TFT_Write_Command_Ptr(0x54);  // validate M and N
0x93CA	0x2054    MOVS	R0, #84
0x93CC	0x4C67    LDR	R4, [PC, #412]
0x93CE	0x6824    LDR	R4, [R4, #0]
0x93D0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 3485 :: 		TFT_Set_Index_Ptr(0xe0);
0x93D2	0x20E0    MOVS	R0, #224
0x93D4	0x4C64    LDR	R4, [PC, #400]
0x93D6	0x6824    LDR	R4, [R4, #0]
0x93D8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 3486 :: 		TFT_Write_Command_Ptr(0x01); // START PLL
0x93DA	0x2001    MOVS	R0, #1
0x93DC	0x4C63    LDR	R4, [PC, #396]
0x93DE	0x6824    LDR	R4, [R4, #0]
0x93E0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 3488 :: 		Delay_50us(); Delay_50us();
0x93E2	0xF7FCF845  BL	_Delay_50us+0
0x93E6	0xF7FCF843  BL	_Delay_50us+0
;__Lib_TFT_Defs.c, 3490 :: 		TFT_Set_Index_Ptr(0xe0);
0x93EA	0x20E0    MOVS	R0, #224
0x93EC	0x4C5E    LDR	R4, [PC, #376]
0x93EE	0x6824    LDR	R4, [R4, #0]
0x93F0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 3491 :: 		TFT_Write_Command_Ptr(0x03); // LOCK PLL
0x93F2	0x2003    MOVS	R0, #3
0x93F4	0x4C5D    LDR	R4, [PC, #372]
0x93F6	0x6824    LDR	R4, [R4, #0]
0x93F8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 3493 :: 		TFT_Set_Index_Ptr(0xb0);          //SET LCD MODE  SET TFT 18Bits MODE
0x93FA	0x20B0    MOVS	R0, #176
0x93FC	0x4C5A    LDR	R4, [PC, #360]
0x93FE	0x6824    LDR	R4, [R4, #0]
0x9400	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 3494 :: 		TFT_Write_Command_Ptr(0x28);      //SET TFT MODE & hsync+Vsync+DEN MODE
0x9402	0x2028    MOVS	R0, #40
0x9404	0x4C59    LDR	R4, [PC, #356]
0x9406	0x6824    LDR	R4, [R4, #0]
0x9408	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 3495 :: 		TFT_Write_Command_Ptr(0x20);      //SET TFT MODE & hsync+Vsync+DEN MODE
0x940A	0x2020    MOVS	R0, #32
0x940C	0x4C57    LDR	R4, [PC, #348]
0x940E	0x6824    LDR	R4, [R4, #0]
0x9410	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 3496 :: 		TFT_Write_Command_Ptr(0x03);      //SET horizontal size=480-1 HightByte
0x9412	0x2003    MOVS	R0, #3
0x9414	0x4C55    LDR	R4, [PC, #340]
0x9416	0x6824    LDR	R4, [R4, #0]
0x9418	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 3497 :: 		TFT_Write_Command_Ptr(0x1f);      //SET horizontal size=480-1 LowByte
0x941A	0x201F    MOVS	R0, #31
0x941C	0x4C53    LDR	R4, [PC, #332]
0x941E	0x6824    LDR	R4, [R4, #0]
0x9420	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 3498 :: 		TFT_Write_Command_Ptr(0x01);      //SET vertical size=272-1 HightByte
0x9422	0x2001    MOVS	R0, #1
0x9424	0x4C51    LDR	R4, [PC, #324]
0x9426	0x6824    LDR	R4, [R4, #0]
0x9428	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 3499 :: 		TFT_Write_Command_Ptr(0xdf);      //SET vertical size=272-1 LowByte
0x942A	0x20DF    MOVS	R0, #223
0x942C	0x4C4F    LDR	R4, [PC, #316]
0x942E	0x6824    LDR	R4, [R4, #0]
0x9430	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 3500 :: 		TFT_Write_Command_Ptr(0x00);      //SET even/odd line RGB seq.=RGB
0x9432	0x2000    MOVS	R0, #0
0x9434	0x4C4D    LDR	R4, [PC, #308]
0x9436	0x6824    LDR	R4, [R4, #0]
0x9438	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 3502 :: 		TFT_Set_Index_Ptr(0xf0);
0x943A	0x20F0    MOVS	R0, #240
0x943C	0x4C4A    LDR	R4, [PC, #296]
0x943E	0x6824    LDR	R4, [R4, #0]
0x9440	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 3503 :: 		TFT_Write_Command_Ptr(0x03);      //3 -16bit,0 -8bit        //SET pixel data I/F format=8bit
0x9442	0x2003    MOVS	R0, #3
0x9444	0x4C49    LDR	R4, [PC, #292]
0x9446	0x6824    LDR	R4, [R4, #0]
0x9448	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 3504 :: 		TFT_Set_Index_Ptr(0x3A);
0x944A	0x203A    MOVS	R0, #58
0x944C	0x4C46    LDR	R4, [PC, #280]
0x944E	0x6824    LDR	R4, [R4, #0]
0x9450	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 3505 :: 		TFT_Write_Command_Ptr(0x60);      // SET R G B format = 6 6 6
0x9452	0x2060    MOVS	R0, #96
0x9454	0x4C45    LDR	R4, [PC, #276]
0x9456	0x6824    LDR	R4, [R4, #0]
0x9458	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 3510 :: 		TFT_Set_Index_Ptr(0xe6);          //SET PCLK freq=10MHz  ; pixel clock frequency
0x945A	0x20E6    MOVS	R0, #230
0x945C	0x4C42    LDR	R4, [PC, #264]
0x945E	0x6824    LDR	R4, [R4, #0]
0x9460	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 3511 :: 		TFT_Write_Command_Ptr(0x04);
0x9462	0x2004    MOVS	R0, #4
0x9464	0x4C41    LDR	R4, [PC, #260]
0x9466	0x6824    LDR	R4, [R4, #0]
0x9468	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 3512 :: 		TFT_Write_Command_Ptr(0x3A);
0x946A	0x203A    MOVS	R0, #58
0x946C	0x4C3F    LDR	R4, [PC, #252]
0x946E	0x6824    LDR	R4, [R4, #0]
0x9470	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 3513 :: 		TFT_Write_Command_Ptr(0xB6);
0x9472	0x20B6    MOVS	R0, #182
0x9474	0x4C3D    LDR	R4, [PC, #244]
0x9476	0x6824    LDR	R4, [R4, #0]
0x9478	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 3515 :: 		TFT_Set_Index_Ptr(0xb4);          //SET HBP,
0x947A	0x20B4    MOVS	R0, #180
0x947C	0x4C3A    LDR	R4, [PC, #232]
0x947E	0x6824    LDR	R4, [R4, #0]
0x9480	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 3516 :: 		TFT_Write_Command_Ptr(0x04);      //SET HSYNC Tatol 525
0x9482	0x2004    MOVS	R0, #4
0x9484	0x4C39    LDR	R4, [PC, #228]
0x9486	0x6824    LDR	R4, [R4, #0]
0x9488	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 3517 :: 		TFT_Write_Command_Ptr(0x20);
0x948A	0x2020    MOVS	R0, #32
0x948C	0x4C37    LDR	R4, [PC, #220]
0x948E	0x6824    LDR	R4, [R4, #0]
0x9490	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 3518 :: 		TFT_Write_Command_Ptr(0x00);      //SET HBP 43
0x9492	0x2000    MOVS	R0, #0
0x9494	0x4C35    LDR	R4, [PC, #212]
0x9496	0x6824    LDR	R4, [R4, #0]
0x9498	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 3519 :: 		TFT_Write_Command_Ptr(0x30);
0x949A	0x2030    MOVS	R0, #48
0x949C	0x4C33    LDR	R4, [PC, #204]
0x949E	0x6824    LDR	R4, [R4, #0]
0x94A0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 3520 :: 		TFT_Write_Command_Ptr(0x30);      //SET VBP 41=40+1
0x94A2	0x2030    MOVS	R0, #48
0x94A4	0x4C31    LDR	R4, [PC, #196]
0x94A6	0x6824    LDR	R4, [R4, #0]
0x94A8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 3521 :: 		TFT_Write_Command_Ptr(0x00);      //SET Hsync pulse start position
0x94AA	0x2000    MOVS	R0, #0
0x94AC	0x4C2F    LDR	R4, [PC, #188]
0x94AE	0x6824    LDR	R4, [R4, #0]
0x94B0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 3522 :: 		TFT_Write_Command_Ptr(0x00);
0x94B2	0x2000    MOVS	R0, #0
0x94B4	0x4C2D    LDR	R4, [PC, #180]
0x94B6	0x6824    LDR	R4, [R4, #0]
0x94B8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 3523 :: 		TFT_Write_Command_Ptr(0x00);      //SET Hsync pulse subpixel start position
0x94BA	0x2000    MOVS	R0, #0
0x94BC	0x4C2B    LDR	R4, [PC, #172]
0x94BE	0x6824    LDR	R4, [R4, #0]
0x94C0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 3525 :: 		TFT_Set_Index_Ptr(0xb6);          //SET VBP,
0x94C2	0x20B6    MOVS	R0, #182
0x94C4	0x4C28    LDR	R4, [PC, #160]
0x94C6	0x6824    LDR	R4, [R4, #0]
0x94C8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 3526 :: 		TFT_Write_Command_Ptr(0x02);      //SET Vsync total 286=285+1
0x94CA	0x2002    MOVS	R0, #2
0x94CC	0x4C27    LDR	R4, [PC, #156]
0x94CE	0x6824    LDR	R4, [R4, #0]
0x94D0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 3527 :: 		TFT_Write_Command_Ptr(0x0D);
0x94D2	0x200D    MOVS	R0, #13
0x94D4	0x4C25    LDR	R4, [PC, #148]
0x94D6	0x6824    LDR	R4, [R4, #0]
0x94D8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 3528 :: 		TFT_Write_Command_Ptr(0x00);      //SET VBP=12
0x94DA	0x2000    MOVS	R0, #0
0x94DC	0x4C23    LDR	R4, [PC, #140]
0x94DE	0x6824    LDR	R4, [R4, #0]
0x94E0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 3529 :: 		TFT_Write_Command_Ptr(0x16);
0x94E2	0x2016    MOVS	R0, #22
0x94E4	0x4C21    LDR	R4, [PC, #132]
0x94E6	0x6824    LDR	R4, [R4, #0]
0x94E8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 3530 :: 		TFT_Write_Command_Ptr(0x04);      //SET Vsync pulse 10=9+1
0x94EA	0x2004    MOVS	R0, #4
0x94EC	0x4C1F    LDR	R4, [PC, #124]
0x94EE	0x6824    LDR	R4, [R4, #0]
0x94F0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 3531 :: 		TFT_Write_Command_Ptr(0x00);      //SET Vsync pulse start position
0x94F2	0x2000    MOVS	R0, #0
0x94F4	0x4C1D    LDR	R4, [PC, #116]
0x94F6	0x6824    LDR	R4, [R4, #0]
0x94F8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 3532 :: 		TFT_Write_Command_Ptr(0x00);
0x94FA	0x2000    MOVS	R0, #0
0x94FC	0x4C1B    LDR	R4, [PC, #108]
0x94FE	0x6824    LDR	R4, [R4, #0]
0x9500	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 3534 :: 		TFT_Set_Index_Ptr(0x36);          // memory access control
0x9502	0x2036    MOVS	R0, #54
0x9504	0x4C18    LDR	R4, [PC, #96]
0x9506	0x6824    LDR	R4, [R4, #0]
0x9508	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 3535 :: 		if (TFT_DISP_WIDTH < TFT_DISP_HEIGHT)
0x950A	0x4819    LDR	R0, [PC, #100]
0x950C	0x8801    LDRH	R1, [R0, #0]
0x950E	0x4819    LDR	R0, [PC, #100]
0x9510	0x8800    LDRH	R0, [R0, #0]
0x9512	0x4288    CMP	R0, R1
0x9514	0xD20C    BCS	L___Lib_TFT_Defs_TFT_SSD1963_Board_50_70_Reset227
;__Lib_TFT_Defs.c, 3536 :: 		if (Is_TFT_Rotated_180())
0x9516	0xF7FCF96F  BL	_Is_TFT_Rotated_180+0
0x951A	0xB120    CBZ	R0, L___Lib_TFT_Defs_TFT_SSD1963_Board_50_70_Reset228
;__Lib_TFT_Defs.c, 3537 :: 		TFT_Write_Command_Ptr(0xA0);
0x951C	0x20A0    MOVS	R0, #160
0x951E	0x4C13    LDR	R4, [PC, #76]
0x9520	0x6824    LDR	R4, [R4, #0]
0x9522	0x47A0    BLX	R4
0x9524	0xE003    B	L___Lib_TFT_Defs_TFT_SSD1963_Board_50_70_Reset229
L___Lib_TFT_Defs_TFT_SSD1963_Board_50_70_Reset228:
;__Lib_TFT_Defs.c, 3539 :: 		TFT_Write_Command_Ptr(0x60);
0x9526	0x2060    MOVS	R0, #96
0x9528	0x4C10    LDR	R4, [PC, #64]
0x952A	0x6824    LDR	R4, [R4, #0]
0x952C	0x47A0    BLX	R4
L___Lib_TFT_Defs_TFT_SSD1963_Board_50_70_Reset229:
0x952E	0xE00B    B	L___Lib_TFT_Defs_TFT_SSD1963_Board_50_70_Reset230
L___Lib_TFT_Defs_TFT_SSD1963_Board_50_70_Reset227:
;__Lib_TFT_Defs.c, 3541 :: 		if (Is_TFT_Rotated_180())
0x9530	0xF7FCF962  BL	_Is_TFT_Rotated_180+0
0x9534	0xB120    CBZ	R0, L___Lib_TFT_Defs_TFT_SSD1963_Board_50_70_Reset231
;__Lib_TFT_Defs.c, 3542 :: 		TFT_Write_Command_Ptr(0x00);
0x9536	0x2000    MOVS	R0, #0
0x9538	0x4C0C    LDR	R4, [PC, #48]
0x953A	0x6824    LDR	R4, [R4, #0]
0x953C	0x47A0    BLX	R4
0x953E	0xE003    B	L___Lib_TFT_Defs_TFT_SSD1963_Board_50_70_Reset232
L___Lib_TFT_Defs_TFT_SSD1963_Board_50_70_Reset231:
;__Lib_TFT_Defs.c, 3544 :: 		TFT_Write_Command_Ptr(0xC0);
0x9540	0x20C0    MOVS	R0, #192
0x9542	0x4C0A    LDR	R4, [PC, #40]
0x9544	0x6824    LDR	R4, [R4, #0]
0x9546	0x47A0    BLX	R4
L___Lib_TFT_Defs_TFT_SSD1963_Board_50_70_Reset232:
L___Lib_TFT_Defs_TFT_SSD1963_Board_50_70_Reset230:
;__Lib_TFT_Defs.c, 3546 :: 		TFT_Set_Index_Ptr(0x29);                //SET display on
0x9548	0x2029    MOVS	R0, #41
0x954A	0x4C07    LDR	R4, [PC, #28]
0x954C	0x6824    LDR	R4, [R4, #0]
0x954E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 3547 :: 		TFT_CS = 1;
0x9550	0x2101    MOVS	R1, #1
0x9552	0xB249    SXTB	R1, R1
0x9554	0x4803    LDR	R0, [PC, #12]
0x9556	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 3548 :: 		}
L_end_TFT_SSD1963_Board_50_70_Reset:
0x9558	0xF8DDE000  LDR	LR, [SP, #0]
0x955C	0xB001    ADD	SP, SP, #4
0x955E	0x4770    BX	LR
0x9560	0x82AC4242  	TFT_RST+0
0x9564	0x82B04242  	TFT_CS+0
0x9568	0xCA842000  	_TFT_Set_Index_Ptr+0
0x956C	0xCA882000  	_TFT_Write_Command_Ptr+0
0x9570	0xCA602000  	_TFT_DISP_HEIGHT+0
0x9574	0xCA5E2000  	_TFT_DISP_WIDTH+0
; end of __Lib_TFT_Defs_TFT_SSD1963_Board_50_70_Reset
__Lib_TFT_Defs_TFT_Set_Pin_Directions:
;__Lib_TFT_Defs.c, 102 :: 		static void TFT_Set_Pin_Directions() {
0x5574	0xB081    SUB	SP, SP, #4
0x5576	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TFT_Defs.c, 105 :: 		MOVW  R0, #lo_addr(TFT_RST)
0x557A	0xF2414014  MOVW	R0, #lo_addr(TFT_RST+0)
;__Lib_TFT_Defs.c, 106 :: 		MOVT  R0, #hi_addr(TFT_RST)
0x557E	0xF2C40002  MOVT	R0, #hi_addr(TFT_RST+0)
;__Lib_TFT_Defs.c, 107 :: 		MOV   R1, #1
0x5582	0xF04F0101  MOV	R1, #1
;__Lib_TFT_Defs.c, 108 :: 		LSL   R1, R1, #bitPos(TFT_RST)
0x5586	0xEA4F21C1  LSL	R1, R1, BitPos(TFT_RST+0)
;__Lib_TFT_Defs.c, 110 :: 		GPIO_Config(R0, R1, _GPIO_CFG_DIGITAL_OUTPUT);
0x558A	0x4A25    LDR	R2, [PC, #148]
0x558C	0xB289    UXTH	R1, R1
0x558E	0xF001FD7F  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 113 :: 		TFT_RST = 0;
0x5592	0x2100    MOVS	R1, #0
0x5594	0xB249    SXTB	R1, R1
0x5596	0x4823    LDR	R0, [PC, #140]
0x5598	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 117 :: 		MOVW  R0, #lo_addr(TFT_RS)
0x559A	0xF2414014  MOVW	R0, #lo_addr(TFT_RS+0)
;__Lib_TFT_Defs.c, 118 :: 		MOVT  R0, #hi_addr(TFT_RS)
0x559E	0xF2C40002  MOVT	R0, #hi_addr(TFT_RS+0)
;__Lib_TFT_Defs.c, 119 :: 		MOV   R1, #1
0x55A2	0xF04F0101  MOV	R1, #1
;__Lib_TFT_Defs.c, 120 :: 		LSL   R1, R1, #bitPos(TFT_RS)
0x55A6	0xEA4F3141  LSL	R1, R1, BitPos(TFT_RS+0)
;__Lib_TFT_Defs.c, 122 :: 		GPIO_Config(R0, R1, _GPIO_CFG_DIGITAL_OUTPUT);
0x55AA	0x4A1D    LDR	R2, [PC, #116]
0x55AC	0xB289    UXTH	R1, R1
0x55AE	0xF001FD6F  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 125 :: 		TFT_RS = 1;
0x55B2	0x2101    MOVS	R1, #1
0x55B4	0xB249    SXTB	R1, R1
0x55B6	0x481C    LDR	R0, [PC, #112]
0x55B8	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 129 :: 		MOVW  R0, #lo_addr(TFT_CS)
0x55BA	0xF2414014  MOVW	R0, #lo_addr(TFT_CS+0)
;__Lib_TFT_Defs.c, 130 :: 		MOVT  R0, #hi_addr(TFT_CS)
0x55BE	0xF2C40002  MOVT	R0, #hi_addr(TFT_CS+0)
;__Lib_TFT_Defs.c, 131 :: 		MOV   R1, #1
0x55C2	0xF04F0101  MOV	R1, #1
;__Lib_TFT_Defs.c, 132 :: 		LSL   R1, R1, #bitPos(TFT_CS)
0x55C6	0xEA4F3101  LSL	R1, R1, BitPos(TFT_CS+0)
;__Lib_TFT_Defs.c, 134 :: 		GPIO_Config(R0, R1, _GPIO_CFG_DIGITAL_OUTPUT);
0x55CA	0x4A15    LDR	R2, [PC, #84]
0x55CC	0xB289    UXTH	R1, R1
0x55CE	0xF001FD5F  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 137 :: 		TFT_CS = 1;
0x55D2	0x2101    MOVS	R1, #1
0x55D4	0xB249    SXTB	R1, R1
0x55D6	0x4815    LDR	R0, [PC, #84]
0x55D8	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 141 :: 		MOVW  R0, #lo_addr(TFT_RD)
0x55DA	0xF2414014  MOVW	R0, #lo_addr(TFT_RD+0)
;__Lib_TFT_Defs.c, 142 :: 		MOVT  R0, #hi_addr(TFT_RD)
0x55DE	0xF2C40002  MOVT	R0, #hi_addr(TFT_RD+0)
;__Lib_TFT_Defs.c, 143 :: 		MOV   R1, #1
0x55E2	0xF04F0101  MOV	R1, #1
;__Lib_TFT_Defs.c, 144 :: 		LSL   R1, R1, #bitPos(TFT_RD)
0x55E6	0xEA4F3181  LSL	R1, R1, BitPos(TFT_RD+0)
;__Lib_TFT_Defs.c, 146 :: 		GPIO_Config(R0, R1, _GPIO_CFG_DIGITAL_OUTPUT);
0x55EA	0x4A0D    LDR	R2, [PC, #52]
0x55EC	0xB289    UXTH	R1, R1
0x55EE	0xF001FD4F  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 150 :: 		MOVW  R0, #lo_addr(TFT_WR)
0x55F2	0xF2414014  MOVW	R0, #lo_addr(TFT_WR+0)
;__Lib_TFT_Defs.c, 151 :: 		MOVT  R0, #hi_addr(TFT_WR)
0x55F6	0xF2C40002  MOVT	R0, #hi_addr(TFT_WR+0)
;__Lib_TFT_Defs.c, 152 :: 		MOV   R1, #1
0x55FA	0xF04F0101  MOV	R1, #1
;__Lib_TFT_Defs.c, 153 :: 		LSL   R1, R1, #bitPos(TFT_WR)
0x55FE	0xEA4F31C1  LSL	R1, R1, BitPos(TFT_WR+0)
;__Lib_TFT_Defs.c, 155 :: 		GPIO_Config(R0, R1, _GPIO_CFG_DIGITAL_OUTPUT);
0x5602	0x4A07    LDR	R2, [PC, #28]
0x5604	0xB289    UXTH	R1, R1
0x5606	0xF001FD43  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 157 :: 		TFT_RD = 1;
0x560A	0x2101    MOVS	R1, #1
0x560C	0xB249    SXTB	R1, R1
0x560E	0x4808    LDR	R0, [PC, #32]
0x5610	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 158 :: 		TFT_WR = 1;
0x5612	0x4808    LDR	R0, [PC, #32]
0x5614	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 159 :: 		}
L_end_TFT_Set_Pin_Directions:
0x5616	0xF8DDE000  LDR	LR, [SP, #0]
0x561A	0xB001    ADD	SP, SP, #4
0x561C	0x4770    BX	LR
0x561E	0xBF00    NOP
0x5620	0x00140008  	#524308
0x5624	0x82AC4242  	TFT_RST+0
0x5628	0x82B44242  	TFT_RS+0
0x562C	0x82B04242  	TFT_CS+0
0x5630	0x82B84242  	TFT_RD+0
0x5634	0x82BC4242  	TFT_WR+0
; end of __Lib_TFT_Defs_TFT_Set_Pin_Directions
_Delay_50us:
;__Lib_Delays.c, 25 :: 		void Delay_50us() {
;__Lib_Delays.c, 26 :: 		Delay_us(50);
0x5470	0xF64027EE  MOVW	R7, #2798
0x5474	0xF2C00700  MOVT	R7, #0
L_Delay_50us6:
0x5478	0x1E7F    SUBS	R7, R7, #1
0x547A	0xD1FD    BNE	L_Delay_50us6
0x547C	0xBF00    NOP
0x547E	0xBF00    NOP
0x5480	0xBF00    NOP
0x5482	0xBF00    NOP
0x5484	0xBF00    NOP
;__Lib_Delays.c, 27 :: 		}
L_end_Delay_50us:
0x5486	0x4770    BX	LR
; end of _Delay_50us
_Is_TFT_Rotated_180:
;__Lib_TFT_Defs.c, 32 :: 		char Is_TFT_Rotated_180() {
;__Lib_TFT_Defs.c, 33 :: 		return TFT_Rotated_180;
0x57F8	0x4801    LDR	R0, [PC, #4]
0x57FA	0x7800    LDRB	R0, [R0, #0]
;__Lib_TFT_Defs.c, 34 :: 		}
L_end_Is_TFT_Rotated_180:
0x57FC	0x4770    BX	LR
0x57FE	0xBF00    NOP
0x5800	0x78BD2000  	__Lib_TFT_Defs_TFT_Rotated_180+0
; end of _Is_TFT_Rotated_180
_TFT_Set_Ext_Buffer:
;__Lib_TFT.c, 3326 :: 		
; getExtDataPtr start address is: 0 (R0)
0xA9A4	0xB081    SUB	SP, SP, #4
; getExtDataPtr end address is: 0 (R0)
; getExtDataPtr start address is: 0 (R0)
;__Lib_TFT.c, 3327 :: 		
0xA9A6	0x4902    LDR	R1, [PC, #8]
0xA9A8	0x6008    STR	R0, [R1, #0]
; getExtDataPtr end address is: 0 (R0)
;__Lib_TFT.c, 3328 :: 		
L_end_TFT_Set_Ext_Buffer:
0xA9AA	0xB001    ADD	SP, SP, #4
0xA9AC	0x4770    BX	LR
0xA9AE	0xBF00    NOP
0xA9B0	0xCA502000  	_TFT_Get_Ext_Data_Ptr+0
; end of _TFT_Set_Ext_Buffer
_TFT_Set_DBC_SSD1963:
;__Lib_TFT_Defs.c, 2963 :: 		void TFT_Set_DBC_SSD1963(char value) {
0xA8B8	0xB082    SUB	SP, SP, #8
0xA8BA	0xF8CDE000  STR	LR, [SP, #0]
0xA8BE	0xF88D0004  STRB	R0, [SP, #4]
;__Lib_TFT_Defs.c, 2964 :: 		TFT_CS = 0;
0xA8C2	0x2200    MOVS	R2, #0
0xA8C4	0xB252    SXTB	R2, R2
0xA8C6	0x4913    LDR	R1, [PC, #76]
0xA8C8	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 2965 :: 		TFT_Set_Index_Ptr(0xBE);
0xA8CA	0x20BE    MOVS	R0, #190
0xA8CC	0x4C12    LDR	R4, [PC, #72]
0xA8CE	0x6824    LDR	R4, [R4, #0]
0xA8D0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2966 :: 		TFT_Write_Command_Ptr(0x06);
0xA8D2	0x2006    MOVS	R0, #6
0xA8D4	0x4C11    LDR	R4, [PC, #68]
0xA8D6	0x6824    LDR	R4, [R4, #0]
0xA8D8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2967 :: 		TFT_Write_Command_Ptr(value);
0xA8DA	0xF89D0004  LDRB	R0, [SP, #4]
0xA8DE	0x4C0F    LDR	R4, [PC, #60]
0xA8E0	0x6824    LDR	R4, [R4, #0]
0xA8E2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2968 :: 		TFT_Write_Command_Ptr(0x01);
0xA8E4	0x2001    MOVS	R0, #1
0xA8E6	0x4C0D    LDR	R4, [PC, #52]
0xA8E8	0x6824    LDR	R4, [R4, #0]
0xA8EA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2969 :: 		TFT_Write_Command_Ptr(0xFF);
0xA8EC	0x20FF    MOVS	R0, #255
0xA8EE	0x4C0B    LDR	R4, [PC, #44]
0xA8F0	0x6824    LDR	R4, [R4, #0]
0xA8F2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2970 :: 		TFT_Write_Command_Ptr(0x00);
0xA8F4	0x2000    MOVS	R0, #0
0xA8F6	0x4C09    LDR	R4, [PC, #36]
0xA8F8	0x6824    LDR	R4, [R4, #0]
0xA8FA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2971 :: 		TFT_Write_Command_Ptr(0x01);
0xA8FC	0x2001    MOVS	R0, #1
0xA8FE	0x4C07    LDR	R4, [PC, #28]
0xA900	0x6824    LDR	R4, [R4, #0]
0xA902	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2972 :: 		TFT_CS = 1;
0xA904	0x2201    MOVS	R2, #1
0xA906	0xB252    SXTB	R2, R2
0xA908	0x4902    LDR	R1, [PC, #8]
0xA90A	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 2973 :: 		}
L_end_TFT_Set_DBC_SSD1963:
0xA90C	0xF8DDE000  LDR	LR, [SP, #0]
0xA910	0xB002    ADD	SP, SP, #8
0xA912	0x4770    BX	LR
0xA914	0x82B04242  	TFT_CS+0
0xA918	0xCA842000  	_TFT_Set_Index_Ptr+0
0xA91C	0xCA882000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_DBC_SSD1963
_FT5XX6_Config:
;ThermalCameraDemo_driver.c, 1068 :: 		char FT5XX6_Config()  {
0x1110C	0xB081    SUB	SP, SP, #4
0x1110E	0xF8CDE000  STR	LR, [SP, #0]
;ThermalCameraDemo_driver.c, 1069 :: 		FT5XX6_SetI2CAddress(0x38);
0x11112	0x2038    MOVS	R0, #56
0x11114	0xF7F9FBC8  BL	_FT5XX6_SetI2CAddress+0
;ThermalCameraDemo_driver.c, 1070 :: 		if (FT5XX6_IsOperational() != FT5XX6_OK)
0x11118	0xF7F9FC0E  BL	_FT5XX6_IsOperational+0
0x1111C	0xB108    CBZ	R0, L_FT5XX6_Config149
;ThermalCameraDemo_driver.c, 1071 :: 		return  FT5XX6_FAILURE;
0x1111E	0x2001    MOVS	R0, #1
0x11120	0xE00C    B	L_end_FT5XX6_Config
L_FT5XX6_Config149:
;ThermalCameraDemo_driver.c, 1072 :: 		FT5XX6_SetDefaultMode();
0x11122	0xF7F9FC71  BL	_FT5XX6_SetDefaultMode+0
;ThermalCameraDemo_driver.c, 1073 :: 		FT5XX6_SetController(_TC_FT5X06);
0x11126	0x2001    MOVS	R0, #1
0x11128	0xF7F8FAD4  BL	_FT5XX6_SetController+0
;ThermalCameraDemo_driver.c, 1074 :: 		FT5XX6_SetSizeAndRotation(800,480,2);
0x1112C	0x2202    MOVS	R2, #2
0x1112E	0xF24011E0  MOVW	R1, #480
0x11132	0xF2403020  MOVW	R0, #800
0x11136	0xF7F9FC7B  BL	_FT5XX6_SetSizeAndRotation+0
;ThermalCameraDemo_driver.c, 1075 :: 		return FT5XX6_OK;
0x1113A	0x2000    MOVS	R0, #0
;ThermalCameraDemo_driver.c, 1076 :: 		}
L_end_FT5XX6_Config:
0x1113C	0xF8DDE000  LDR	LR, [SP, #0]
0x11140	0xB001    ADD	SP, SP, #4
0x11142	0x4770    BX	LR
; end of _FT5XX6_Config
_FT5XX6_SetI2CAddress:
;__Lib_FT5XX6.c, 133 :: 		
; DeviceAddr start address is: 0 (R0)
0xA8A8	0xB081    SUB	SP, SP, #4
; DeviceAddr end address is: 0 (R0)
; DeviceAddr start address is: 0 (R0)
;__Lib_FT5XX6.c, 135 :: 		
0xA8AA	0x4902    LDR	R1, [PC, #8]
0xA8AC	0x7008    STRB	R0, [R1, #0]
; DeviceAddr end address is: 0 (R0)
;__Lib_FT5XX6.c, 136 :: 		
L_end_FT5XX6_SetI2CAddress:
0xA8AE	0xB001    ADD	SP, SP, #4
0xA8B0	0x4770    BX	LR
0xA8B2	0xBF00    NOP
0xA8B4	0xC9BD2000  	__Lib_FT5XX6_FT5XX6_I2C_ADDRESS+0
; end of _FT5XX6_SetI2CAddress
_FT5XX6_IsOperational:
;__Lib_FT5XX6.c, 182 :: 		
0xA938	0xB081    SUB	SP, SP, #4
0xA93A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_FT5XX6.c, 183 :: 		
0xA93E	0xF7FEFE1B  BL	_FT5XX6_GetRunningState+0
;__Lib_FT5XX6.c, 184 :: 		
0xA942	0x2800    CMP	R0, #0
0xA944	0xF2400100  MOVW	R1, #0
0xA948	0xD900    BLS	L__FT5XX6_IsOperational46
0xA94A	0x2101    MOVS	R1, #1
L__FT5XX6_IsOperational46:
0xA94C	0x2805    CMP	R0, #5
0xA94E	0xF2400000  MOVW	R0, #0
0xA952	0xD200    BCS	L__FT5XX6_IsOperational47
0xA954	0x2001    MOVS	R0, #1
L__FT5XX6_IsOperational47:
0xA956	0xEA410000  ORR	R0, R1, R0, LSL #0
0xA95A	0xB108    CBZ	R0, L_FT5XX6_IsOperational0
;__Lib_FT5XX6.c, 185 :: 		
0xA95C	0x2000    MOVS	R0, #0
0xA95E	0xE000    B	L_end_FT5XX6_IsOperational
;__Lib_FT5XX6.c, 186 :: 		
L_FT5XX6_IsOperational0:
;__Lib_FT5XX6.c, 187 :: 		
0xA960	0x2001    MOVS	R0, #1
;__Lib_FT5XX6.c, 189 :: 		
L_end_FT5XX6_IsOperational:
0xA962	0xF8DDE000  LDR	LR, [SP, #0]
0xA966	0xB001    ADD	SP, SP, #4
0xA968	0x4770    BX	LR
; end of _FT5XX6_IsOperational
_FT5XX6_GetRunningState:
;__Lib_FT5XX6.c, 171 :: 		
0x9578	0xB081    SUB	SP, SP, #4
0x957A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_FT5XX6.c, 173 :: 		
0x957E	0x20A7    MOVS	R0, #167
0x9580	0xF7FBFE44  BL	_FT5XX6_ReadRegister+0
;__Lib_FT5XX6.c, 174 :: 		
;__Lib_FT5XX6.c, 175 :: 		
L_end_FT5XX6_GetRunningState:
0x9584	0xF8DDE000  LDR	LR, [SP, #0]
0x9588	0xB001    ADD	SP, SP, #4
0x958A	0x4770    BX	LR
; end of _FT5XX6_GetRunningState
_FT5XX6_ReadRegister:
;__Lib_FT5XX6.c, 158 :: 		
; RegisterAddr start address is: 0 (R0)
0x520C	0xB082    SUB	SP, SP, #8
0x520E	0xF8CDE000  STR	LR, [SP, #0]
0x5212	0xB2C4    UXTB	R4, R0
; RegisterAddr end address is: 0 (R0)
; RegisterAddr start address is: 16 (R4)
;__Lib_FT5XX6.c, 160 :: 		
0x5214	0xA901    ADD	R1, SP, #4
0x5216	0x700C    STRB	R4, [R1, #0]
; RegisterAddr end address is: 16 (R4)
;__Lib_FT5XX6.c, 161 :: 		
0x5218	0x4C0F    LDR	R4, [PC, #60]
0x521A	0x6824    LDR	R4, [R4, #0]
0x521C	0x47A0    BLX	R4
;__Lib_FT5XX6.c, 162 :: 		
0x521E	0xAA01    ADD	R2, SP, #4
0x5220	0x490E    LDR	R1, [PC, #56]
0x5222	0x7809    LDRB	R1, [R1, #0]
0x5224	0xF04F0300  MOV	R3, #0
0x5228	0xB2C8    UXTB	R0, R1
0x522A	0x4611    MOV	R1, R2
0x522C	0x2201    MOVS	R2, #1
0x522E	0x4C0C    LDR	R4, [PC, #48]
0x5230	0x6824    LDR	R4, [R4, #0]
0x5232	0x47A0    BLX	R4
;__Lib_FT5XX6.c, 163 :: 		
0x5234	0xAA01    ADD	R2, SP, #4
0x5236	0x4909    LDR	R1, [PC, #36]
0x5238	0x7809    LDRB	R1, [R1, #0]
0x523A	0xF04F0301  MOV	R3, #1
0x523E	0xB2C8    UXTB	R0, R1
0x5240	0x4611    MOV	R1, R2
0x5242	0x2201    MOVS	R2, #1
0x5244	0x4C07    LDR	R4, [PC, #28]
0x5246	0x6824    LDR	R4, [R4, #0]
0x5248	0x47A0    BLX	R4
;__Lib_FT5XX6.c, 164 :: 		
0x524A	0xA901    ADD	R1, SP, #4
0x524C	0x7809    LDRB	R1, [R1, #0]
0x524E	0xB2C8    UXTB	R0, R1
;__Lib_FT5XX6.c, 165 :: 		
L_end_FT5XX6_ReadRegister:
0x5250	0xF8DDE000  LDR	LR, [SP, #0]
0x5254	0xB002    ADD	SP, SP, #8
0x5256	0x4770    BX	LR
0x5258	0xC9C42000  	_I2C_Start_Ptr+0
0x525C	0xC9BD2000  	__Lib_FT5XX6_FT5XX6_I2C_ADDRESS+0
0x5260	0xC9C82000  	_I2C_Write_Ptr+0
0x5264	0xC9CC2000  	_I2C_Read_Ptr+0
; end of _FT5XX6_ReadRegister
_FT5XX6_SetDefaultMode:
;__Lib_FT5XX6.c, 404 :: 		
0xAA08	0xB081    SUB	SP, SP, #4
0xAA0A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_FT5XX6.c, 405 :: 		
0xAA0E	0x2100    MOVS	R1, #0
0xAA10	0x4805    LDR	R0, [PC, #20]
0xAA12	0x7001    STRB	R1, [R0, #0]
;__Lib_FT5XX6.c, 406 :: 		
0xAA14	0x2100    MOVS	R1, #0
0xAA16	0x4805    LDR	R0, [PC, #20]
0xAA18	0x7001    STRB	R1, [R0, #0]
;__Lib_FT5XX6.c, 407 :: 		
0xAA1A	0x2000    MOVS	R0, #0
0xAA1C	0xF7FEFE5A  BL	_FT5XX6_SetController+0
;__Lib_FT5XX6.c, 408 :: 		
L_end_FT5XX6_SetDefaultMode:
0xAA20	0xF8DDE000  LDR	LR, [SP, #0]
0xAA24	0xB001    ADD	SP, SP, #4
0xAA26	0x4770    BX	LR
0xAA28	0xC9B82000  	__Lib_FT5XX6_TPOrientation+4
0xAA2C	0xC9BA2000  	__Lib_FT5XX6_TPOrientation+6
; end of _FT5XX6_SetDefaultMode
_FT5XX6_SetController:
;__Lib_FT5XX6.c, 378 :: 		
; FT_type start address is: 0 (R0)
0x96D4	0xB081    SUB	SP, SP, #4
0x96D6	0xF8CDE000  STR	LR, [SP, #0]
; FT_type end address is: 0 (R0)
; FT_type start address is: 0 (R0)
;__Lib_FT5XX6.c, 379 :: 		
0x96DA	0x4909    LDR	R1, [PC, #36]
0x96DC	0x7008    STRB	R0, [R1, #0]
;__Lib_FT5XX6.c, 380 :: 		
0x96DE	0xB150    CBZ	R0, L_FT5XX6_SetController29
; FT_type end address is: 0 (R0)
;__Lib_FT5XX6.c, 381 :: 		
0x96E0	0x4A08    LDR	R2, [PC, #32]
0x96E2	0x4907    LDR	R1, [PC, #28]
0x96E4	0x7809    LDRB	R1, [R1, #0]
0x96E6	0xB404    PUSH	(R2)
0x96E8	0x4B07    LDR	R3, [PC, #28]
0x96EA	0x4A08    LDR	R2, [PC, #32]
0x96EC	0xB2C8    UXTB	R0, R1
0x96EE	0x4908    LDR	R1, [PC, #32]
0x96F0	0xF7FBFDF8  BL	_FT5XX6_gesture_decoder+0
0x96F4	0xB001    ADD	SP, SP, #4
;__Lib_FT5XX6.c, 382 :: 		
L_FT5XX6_SetController29:
;__Lib_FT5XX6.c, 383 :: 		
L_end_FT5XX6_SetController:
0x96F6	0xF8DDE000  LDR	LR, [SP, #0]
0x96FA	0xB001    ADD	SP, SP, #4
0x96FC	0x4770    BX	LR
0x96FE	0xBF00    NOP
0x9700	0xC9BC2000  	__Lib_FT5XX6_FT5xx6_controller+0
0x9704	0xC9B32000  	_ft5xx6_gest_move_left+0
0x9708	0xC9B22000  	_ft5xx6_gest_move_down+0
0x970C	0xC9B12000  	_ft5xx6_gest_move_right+0
0x9710	0xC9B02000  	_ft5xx6_gest_move_up+0
; end of _FT5XX6_SetController
_FT5XX6_gesture_decoder:
;__Lib_FT5XX6_gesture_decoder.c, 18 :: 		void FT5XX6_gesture_decoder(char FT_type, short *ft5xx6_gest_move_up, short *ft5xx6_gest_move_right, short *ft5xx6_gest_move_down, short *ft5xx6_gest_move_left){
; ft5xx6_gest_move_down start address is: 12 (R3)
; ft5xx6_gest_move_right start address is: 8 (R2)
; ft5xx6_gest_move_up start address is: 4 (R1)
; FT_type start address is: 0 (R0)
0x52E4	0xB2C4    UXTB	R4, R0
; ft5xx6_gest_move_down end address is: 12 (R3)
; ft5xx6_gest_move_right end address is: 8 (R2)
; ft5xx6_gest_move_up end address is: 4 (R1)
; FT_type end address is: 0 (R0)
; FT_type start address is: 16 (R4)
; ft5xx6_gest_move_up start address is: 4 (R1)
; ft5xx6_gest_move_right start address is: 8 (R2)
; ft5xx6_gest_move_down start address is: 12 (R3)
; ft5xx6_gest_move_left start address is: 0 (R0)
0x52E6	0x9800    LDR	R0, [SP, #0]
;__Lib_FT5XX6_gesture_decoder.c, 19 :: 		switch(FT_type){
0x52E8	0xE04F    B	L_FT5XX6_gesture_decoder0
; FT_type end address is: 16 (R4)
;__Lib_FT5XX6_gesture_decoder.c, 20 :: 		case _TC_FT5X06:
L_FT5XX6_gesture_decoder2:
;__Lib_FT5XX6_gesture_decoder.c, 21 :: 		*ft5xx6_gest_move_up    = 0x1C;
0x52EA	0x241C    MOVS	R4, #28
0x52EC	0xB264    SXTB	R4, R4
0x52EE	0x700C    STRB	R4, [R1, #0]
; ft5xx6_gest_move_up end address is: 4 (R1)
;__Lib_FT5XX6_gesture_decoder.c, 22 :: 		*ft5xx6_gest_move_left  = 0x10;
0x52F0	0x2410    MOVS	R4, #16
0x52F2	0xB264    SXTB	R4, R4
0x52F4	0x7004    STRB	R4, [R0, #0]
; ft5xx6_gest_move_left end address is: 0 (R0)
;__Lib_FT5XX6_gesture_decoder.c, 23 :: 		*ft5xx6_gest_move_down  = 0x14;
0x52F6	0x2414    MOVS	R4, #20
0x52F8	0xB264    SXTB	R4, R4
0x52FA	0x701C    STRB	R4, [R3, #0]
; ft5xx6_gest_move_down end address is: 12 (R3)
;__Lib_FT5XX6_gesture_decoder.c, 24 :: 		*ft5xx6_gest_move_right = 0x18;
0x52FC	0x2418    MOVS	R4, #24
0x52FE	0xB264    SXTB	R4, R4
0x5300	0x7014    STRB	R4, [R2, #0]
; ft5xx6_gest_move_right end address is: 8 (R2)
;__Lib_FT5XX6_gesture_decoder.c, 25 :: 		_TC_array = _TC_FT5X06_array;
0x5302	0x4D27    LDR	R5, [PC, #156]
0x5304	0x4C27    LDR	R4, [PC, #156]
0x5306	0x6025    STR	R5, [R4, #0]
;__Lib_FT5XX6_gesture_decoder.c, 26 :: 		break;
0x5308	0xE048    B	L_FT5XX6_gesture_decoder1
;__Lib_FT5XX6_gesture_decoder.c, 27 :: 		case _TC_FT5X16:
L_FT5XX6_gesture_decoder3:
;__Lib_FT5XX6_gesture_decoder.c, 28 :: 		*ft5xx6_gest_move_up    = 0x1C;
; ft5xx6_gest_move_left start address is: 0 (R0)
; ft5xx6_gest_move_down start address is: 12 (R3)
; ft5xx6_gest_move_right start address is: 8 (R2)
; ft5xx6_gest_move_up start address is: 4 (R1)
0x530A	0x241C    MOVS	R4, #28
0x530C	0xB264    SXTB	R4, R4
0x530E	0x700C    STRB	R4, [R1, #0]
; ft5xx6_gest_move_up end address is: 4 (R1)
;__Lib_FT5XX6_gesture_decoder.c, 29 :: 		*ft5xx6_gest_move_right = 0x18;
0x5310	0x2418    MOVS	R4, #24
0x5312	0xB264    SXTB	R4, R4
0x5314	0x7014    STRB	R4, [R2, #0]
; ft5xx6_gest_move_right end address is: 8 (R2)
;__Lib_FT5XX6_gesture_decoder.c, 30 :: 		*ft5xx6_gest_move_down  = 0x14;
0x5316	0x2414    MOVS	R4, #20
0x5318	0xB264    SXTB	R4, R4
0x531A	0x701C    STRB	R4, [R3, #0]
; ft5xx6_gest_move_down end address is: 12 (R3)
;__Lib_FT5XX6_gesture_decoder.c, 31 :: 		*ft5xx6_gest_move_left  = 0x10;
0x531C	0x2410    MOVS	R4, #16
0x531E	0xB264    SXTB	R4, R4
0x5320	0x7004    STRB	R4, [R0, #0]
; ft5xx6_gest_move_left end address is: 0 (R0)
;__Lib_FT5XX6_gesture_decoder.c, 32 :: 		_TC_array = _TC_FT5X16_array;
0x5322	0x4D21    LDR	R5, [PC, #132]
0x5324	0x4C1F    LDR	R4, [PC, #124]
0x5326	0x6025    STR	R5, [R4, #0]
;__Lib_FT5XX6_gesture_decoder.c, 33 :: 		break;
0x5328	0xE038    B	L_FT5XX6_gesture_decoder1
;__Lib_FT5XX6_gesture_decoder.c, 34 :: 		case _TC_FT5X26:
L_FT5XX6_gesture_decoder4:
;__Lib_FT5XX6_gesture_decoder.c, 35 :: 		*ft5xx6_gest_move_up    = 0x14;
; ft5xx6_gest_move_left start address is: 0 (R0)
; ft5xx6_gest_move_down start address is: 12 (R3)
; ft5xx6_gest_move_right start address is: 8 (R2)
; ft5xx6_gest_move_up start address is: 4 (R1)
0x532A	0x2414    MOVS	R4, #20
0x532C	0xB264    SXTB	R4, R4
0x532E	0x700C    STRB	R4, [R1, #0]
; ft5xx6_gest_move_up end address is: 4 (R1)
;__Lib_FT5XX6_gesture_decoder.c, 36 :: 		*ft5xx6_gest_move_left  = 0x10;
0x5330	0x2410    MOVS	R4, #16
0x5332	0xB264    SXTB	R4, R4
0x5334	0x7004    STRB	R4, [R0, #0]
; ft5xx6_gest_move_left end address is: 0 (R0)
;__Lib_FT5XX6_gesture_decoder.c, 37 :: 		*ft5xx6_gest_move_down  = 0x18;
0x5336	0x2418    MOVS	R4, #24
0x5338	0xB264    SXTB	R4, R4
0x533A	0x701C    STRB	R4, [R3, #0]
; ft5xx6_gest_move_down end address is: 12 (R3)
;__Lib_FT5XX6_gesture_decoder.c, 38 :: 		*ft5xx6_gest_move_right = 0x1C;
0x533C	0x241C    MOVS	R4, #28
0x533E	0xB264    SXTB	R4, R4
0x5340	0x7014    STRB	R4, [R2, #0]
; ft5xx6_gest_move_right end address is: 8 (R2)
;__Lib_FT5XX6_gesture_decoder.c, 39 :: 		_TC_array = _TC_FT5X26_array;
0x5342	0x4D1A    LDR	R5, [PC, #104]
0x5344	0x4C17    LDR	R4, [PC, #92]
0x5346	0x6025    STR	R5, [R4, #0]
;__Lib_FT5XX6_gesture_decoder.c, 40 :: 		break;
0x5348	0xE028    B	L_FT5XX6_gesture_decoder1
;__Lib_FT5XX6_gesture_decoder.c, 41 :: 		case _TC_FT5X46:
L_FT5XX6_gesture_decoder5:
;__Lib_FT5XX6_gesture_decoder.c, 42 :: 		*ft5xx6_gest_move_up    = 0x10;
; ft5xx6_gest_move_left start address is: 0 (R0)
; ft5xx6_gest_move_down start address is: 12 (R3)
; ft5xx6_gest_move_right start address is: 8 (R2)
; ft5xx6_gest_move_up start address is: 4 (R1)
0x534A	0x2410    MOVS	R4, #16
0x534C	0xB264    SXTB	R4, R4
0x534E	0x700C    STRB	R4, [R1, #0]
; ft5xx6_gest_move_up end address is: 4 (R1)
;__Lib_FT5XX6_gesture_decoder.c, 43 :: 		*ft5xx6_gest_move_right = 0x14;
0x5350	0x2414    MOVS	R4, #20
0x5352	0xB264    SXTB	R4, R4
0x5354	0x7014    STRB	R4, [R2, #0]
; ft5xx6_gest_move_right end address is: 8 (R2)
;__Lib_FT5XX6_gesture_decoder.c, 44 :: 		*ft5xx6_gest_move_down  = 0x18;
0x5356	0x2418    MOVS	R4, #24
0x5358	0xB264    SXTB	R4, R4
0x535A	0x701C    STRB	R4, [R3, #0]
; ft5xx6_gest_move_down end address is: 12 (R3)
;__Lib_FT5XX6_gesture_decoder.c, 45 :: 		*ft5xx6_gest_move_left  = 0x1C;
0x535C	0x241C    MOVS	R4, #28
0x535E	0xB264    SXTB	R4, R4
0x5360	0x7004    STRB	R4, [R0, #0]
; ft5xx6_gest_move_left end address is: 0 (R0)
;__Lib_FT5XX6_gesture_decoder.c, 46 :: 		_TC_array = _TC_FT5X46_array;
0x5362	0x4D13    LDR	R5, [PC, #76]
0x5364	0x4C0F    LDR	R4, [PC, #60]
0x5366	0x6025    STR	R5, [R4, #0]
;__Lib_FT5XX6_gesture_decoder.c, 47 :: 		break;
0x5368	0xE018    B	L_FT5XX6_gesture_decoder1
;__Lib_FT5XX6_gesture_decoder.c, 48 :: 		default:
L_FT5XX6_gesture_decoder6:
;__Lib_FT5XX6_gesture_decoder.c, 49 :: 		*ft5xx6_gest_move_up    = 0x00;
; ft5xx6_gest_move_left start address is: 0 (R0)
; ft5xx6_gest_move_down start address is: 12 (R3)
; ft5xx6_gest_move_right start address is: 8 (R2)
; ft5xx6_gest_move_up start address is: 4 (R1)
0x536A	0x2400    MOVS	R4, #0
0x536C	0xB264    SXTB	R4, R4
0x536E	0x700C    STRB	R4, [R1, #0]
; ft5xx6_gest_move_up end address is: 4 (R1)
;__Lib_FT5XX6_gesture_decoder.c, 50 :: 		*ft5xx6_gest_move_left  = 0x00;
0x5370	0x2400    MOVS	R4, #0
0x5372	0xB264    SXTB	R4, R4
0x5374	0x7004    STRB	R4, [R0, #0]
; ft5xx6_gest_move_left end address is: 0 (R0)
;__Lib_FT5XX6_gesture_decoder.c, 51 :: 		*ft5xx6_gest_move_down  = 0x00;
0x5376	0x2400    MOVS	R4, #0
0x5378	0xB264    SXTB	R4, R4
0x537A	0x701C    STRB	R4, [R3, #0]
; ft5xx6_gest_move_down end address is: 12 (R3)
;__Lib_FT5XX6_gesture_decoder.c, 52 :: 		*ft5xx6_gest_move_right = 0x00;
0x537C	0x2400    MOVS	R4, #0
0x537E	0xB264    SXTB	R4, R4
0x5380	0x7014    STRB	R4, [R2, #0]
; ft5xx6_gest_move_right end address is: 8 (R2)
;__Lib_FT5XX6_gesture_decoder.c, 53 :: 		_TC_array = _TC_NONE_array;
0x5382	0x4D0C    LDR	R5, [PC, #48]
0x5384	0x4C07    LDR	R4, [PC, #28]
0x5386	0x6025    STR	R5, [R4, #0]
;__Lib_FT5XX6_gesture_decoder.c, 54 :: 		break;
0x5388	0xE008    B	L_FT5XX6_gesture_decoder1
;__Lib_FT5XX6_gesture_decoder.c, 55 :: 		}
L_FT5XX6_gesture_decoder0:
; ft5xx6_gest_move_left start address is: 0 (R0)
; ft5xx6_gest_move_down start address is: 12 (R3)
; ft5xx6_gest_move_right start address is: 8 (R2)
; ft5xx6_gest_move_up start address is: 4 (R1)
; FT_type start address is: 16 (R4)
0x538A	0x2C01    CMP	R4, #1
0x538C	0xD0AD    BEQ	L_FT5XX6_gesture_decoder2
0x538E	0x2C02    CMP	R4, #2
0x5390	0xD0BB    BEQ	L_FT5XX6_gesture_decoder3
0x5392	0x2C03    CMP	R4, #3
0x5394	0xD0C9    BEQ	L_FT5XX6_gesture_decoder4
0x5396	0x2C04    CMP	R4, #4
0x5398	0xD0D7    BEQ	L_FT5XX6_gesture_decoder5
; FT_type end address is: 16 (R4)
0x539A	0xE7E6    B	L_FT5XX6_gesture_decoder6
; ft5xx6_gest_move_up end address is: 4 (R1)
; ft5xx6_gest_move_right end address is: 8 (R2)
; ft5xx6_gest_move_down end address is: 12 (R3)
; ft5xx6_gest_move_left end address is: 0 (R0)
L_FT5XX6_gesture_decoder1:
;__Lib_FT5XX6_gesture_decoder.c, 56 :: 		}
L_end_FT5XX6_gesture_decoder:
0x539C	0x4770    BX	LR
0x539E	0xBF00    NOP
0x53A0	0x13B40001  	__Lib_FT5XX6_gesture_decoder__TC_FT5X06_array+0
0x53A4	0xC9D02000  	__Lib_FT5XX6_gesture_decoder__TC_array+0
0x53A8	0xEC9F0001  	__Lib_FT5XX6_gesture_decoder__TC_FT5X16_array+0
0x53AC	0xECAB0001  	__Lib_FT5XX6_gesture_decoder__TC_FT5X26_array+0
0x53B0	0xECA70001  	__Lib_FT5XX6_gesture_decoder__TC_FT5X46_array+0
0x53B4	0xECA30001  	__Lib_FT5XX6_gesture_decoder__TC_NONE_array+0
; end of _FT5XX6_gesture_decoder
_FT5XX6_SetSizeAndRotation:
;__Lib_FT5XX6.c, 251 :: 		
; rotation start address is: 8 (R2)
; display_height start address is: 4 (R1)
; display_width start address is: 0 (R0)
0xAA30	0xB081    SUB	SP, SP, #4
0xAA32	0xF8CDE000  STR	LR, [SP, #0]
0xAA36	0xB283    UXTH	R3, R0
0xAA38	0xB28C    UXTH	R4, R1
; rotation end address is: 8 (R2)
; display_height end address is: 4 (R1)
; display_width end address is: 0 (R0)
; display_width start address is: 12 (R3)
; display_height start address is: 16 (R4)
; rotation start address is: 8 (R2)
;__Lib_FT5XX6.c, 252 :: 		
0xAA3A	0xB2D0    UXTB	R0, R2
; rotation end address is: 8 (R2)
0xAA3C	0xF7FEFDCA  BL	_FT5XX6_SetTouchPanelOrientation+0
;__Lib_FT5XX6.c, 253 :: 		
0xAA40	0xB2A1    UXTH	R1, R4
; display_height end address is: 16 (R4)
0xAA42	0xB298    UXTH	R0, R3
; display_width end address is: 12 (R3)
0xAA44	0xF7FEFDD0  BL	_FT5XX6_SetSize+0
;__Lib_FT5XX6.c, 254 :: 		
L_end_FT5XX6_SetSizeAndRotation:
0xAA48	0xF8DDE000  LDR	LR, [SP, #0]
0xAA4C	0xB001    ADD	SP, SP, #4
0xAA4E	0x4770    BX	LR
; end of _FT5XX6_SetSizeAndRotation
_FT5XX6_SetTouchPanelOrientation:
;__Lib_FT5XX6.c, 199 :: 		
; rotation start address is: 0 (R0)
0x95D4	0xB081    SUB	SP, SP, #4
; rotation end address is: 0 (R0)
; rotation start address is: 0 (R0)
;__Lib_FT5XX6.c, 200 :: 		
0x95D6	0xF0000203  AND	R2, R0, #3
; rotation end address is: 0 (R0)
0x95DA	0x4902    LDR	R1, [PC, #8]
0x95DC	0x700A    STRB	R2, [R1, #0]
;__Lib_FT5XX6.c, 201 :: 		
L_end_FT5XX6_SetTouchPanelOrientation:
0x95DE	0xB001    ADD	SP, SP, #4
0x95E0	0x4770    BX	LR
0x95E2	0xBF00    NOP
0x95E4	0xC9B92000  	__Lib_FT5XX6_TPOrientation+5
; end of _FT5XX6_SetTouchPanelOrientation
_FT5XX6_SetSize:
;__Lib_FT5XX6.c, 218 :: 		
; display_height start address is: 4 (R1)
; display_width start address is: 0 (R0)
0x95E8	0xB081    SUB	SP, SP, #4
0x95EA	0xF8CDE000  STR	LR, [SP, #0]
0x95EE	0xB283    UXTH	R3, R0
0x95F0	0xB28C    UXTH	R4, R1
; display_height end address is: 4 (R1)
; display_width end address is: 0 (R0)
; display_width start address is: 12 (R3)
; display_height start address is: 16 (R4)
;__Lib_FT5XX6.c, 219 :: 		
0x95F2	0x4A1E    LDR	R2, [PC, #120]
0x95F4	0x8013    STRH	R3, [R2, #0]
;__Lib_FT5XX6.c, 220 :: 		
0x95F6	0x4A1E    LDR	R2, [PC, #120]
0x95F8	0x8014    STRH	R4, [R2, #0]
;__Lib_FT5XX6.c, 221 :: 		
0x95FA	0x4A1E    LDR	R2, [PC, #120]
0x95FC	0x7812    LDRB	R2, [R2, #0]
0x95FE	0x2A00    CMP	R2, #0
0x9600	0xD028    BEQ	L_FT5XX6_SetSize2
;__Lib_FT5XX6.c, 224 :: 		
0x9602	0x4A1D    LDR	R2, [PC, #116]
0x9604	0x8812    LDRH	R2, [R2, #0]
0x9606	0x4293    CMP	R3, R2
0x9608	0xD90E    BLS	L_FT5XX6_SetSize3
;__Lib_FT5XX6.c, 225 :: 		
0x960A	0xF7F9FA3F  BL	_FT5XX6_GetTouchPanelOrientation+0
0x960E	0x2803    CMP	R0, #3
0x9610	0xD103    BNE	L_FT5XX6_SetSize4
;__Lib_FT5XX6.c, 226 :: 		
0x9612	0x2000    MOVS	R0, #0
0x9614	0xF7FFFFDE  BL	_FT5XX6_SetTouchPanelOrientation+0
0x9618	0xE005    B	L_FT5XX6_SetSize5
L_FT5XX6_SetSize4:
;__Lib_FT5XX6.c, 228 :: 		
0x961A	0xF7F9FA37  BL	_FT5XX6_GetTouchPanelOrientation+0
0x961E	0x1C42    ADDS	R2, R0, #1
0x9620	0xB2D0    UXTB	R0, R2
0x9622	0xF7FFFFD7  BL	_FT5XX6_SetTouchPanelOrientation+0
L_FT5XX6_SetSize5:
;__Lib_FT5XX6.c, 229 :: 		
0x9626	0xE010    B	L_FT5XX6_SetSize6
L_FT5XX6_SetSize3:
0x9628	0x4A13    LDR	R2, [PC, #76]
0x962A	0x8812    LDRH	R2, [R2, #0]
0x962C	0x4293    CMP	R3, R2
0x962E	0xD20C    BCS	L_FT5XX6_SetSize7
;__Lib_FT5XX6.c, 230 :: 		
0x9630	0xF7F9FA2C  BL	_FT5XX6_GetTouchPanelOrientation+0
0x9634	0xB918    CBNZ	R0, L_FT5XX6_SetSize8
;__Lib_FT5XX6.c, 231 :: 		
0x9636	0x2003    MOVS	R0, #3
0x9638	0xF7FFFFCC  BL	_FT5XX6_SetTouchPanelOrientation+0
0x963C	0xE005    B	L_FT5XX6_SetSize9
L_FT5XX6_SetSize8:
;__Lib_FT5XX6.c, 233 :: 		
0x963E	0xF7F9FA25  BL	_FT5XX6_GetTouchPanelOrientation+0
0x9642	0x1E42    SUBS	R2, R0, #1
0x9644	0xB2D0    UXTB	R0, R2
0x9646	0xF7FFFFC5  BL	_FT5XX6_SetTouchPanelOrientation+0
L_FT5XX6_SetSize9:
;__Lib_FT5XX6.c, 234 :: 		
L_FT5XX6_SetSize7:
L_FT5XX6_SetSize6:
;__Lib_FT5XX6.c, 235 :: 		
0x964A	0x4A0B    LDR	R2, [PC, #44]
0x964C	0x8013    STRH	R3, [R2, #0]
; display_width end address is: 12 (R3)
;__Lib_FT5XX6.c, 236 :: 		
0x964E	0x4A0B    LDR	R2, [PC, #44]
0x9650	0x8014    STRH	R4, [R2, #0]
; display_height end address is: 16 (R4)
;__Lib_FT5XX6.c, 237 :: 		
0x9652	0xE006    B	L_FT5XX6_SetSize10
L_FT5XX6_SetSize2:
;__Lib_FT5XX6.c, 238 :: 		
; display_height start address is: 16 (R4)
; display_width start address is: 12 (R3)
0x9654	0x4A08    LDR	R2, [PC, #32]
0x9656	0x8013    STRH	R3, [R2, #0]
; display_width end address is: 12 (R3)
;__Lib_FT5XX6.c, 239 :: 		
0x9658	0x4A08    LDR	R2, [PC, #32]
0x965A	0x8014    STRH	R4, [R2, #0]
; display_height end address is: 16 (R4)
;__Lib_FT5XX6.c, 240 :: 		
0x965C	0x2301    MOVS	R3, #1
0x965E	0x4A05    LDR	R2, [PC, #20]
0x9660	0x7013    STRB	R3, [R2, #0]
;__Lib_FT5XX6.c, 241 :: 		
L_FT5XX6_SetSize10:
;__Lib_FT5XX6.c, 242 :: 		
L_end_FT5XX6_SetSize:
0x9662	0xF8DDE000  LDR	LR, [SP, #0]
0x9666	0xB001    ADD	SP, SP, #4
0x9668	0x4770    BX	LR
0x966A	0xBF00    NOP
0x966C	0xC9BE2000  	__Lib_FT5XX6_FT5XX6_TP_WIDTH+0
0x9670	0xC9C02000  	__Lib_FT5XX6_FT5XX6_TP_HEIGHT+0
0x9674	0xC9BA2000  	__Lib_FT5XX6_TPOrientation+6
0x9678	0xC9B42000  	__Lib_FT5XX6_TPOrientation+0
0x967C	0xC9B62000  	__Lib_FT5XX6_TPOrientation+2
; end of _FT5XX6_SetSize
_FT5XX6_GetTouchPanelOrientation:
;__Lib_FT5XX6.c, 208 :: 		
0x2A8C	0xB081    SUB	SP, SP, #4
;__Lib_FT5XX6.c, 209 :: 		
0x2A8E	0x4802    LDR	R0, [PC, #8]
0x2A90	0x7800    LDRB	R0, [R0, #0]
;__Lib_FT5XX6.c, 210 :: 		
L_end_FT5XX6_GetTouchPanelOrientation:
0x2A92	0xB001    ADD	SP, SP, #4
0x2A94	0x4770    BX	LR
0x2A96	0xBF00    NOP
0x2A98	0xC9B92000  	__Lib_FT5XX6_TPOrientation+5
; end of _FT5XX6_GetTouchPanelOrientation
ThermalCameraDemo_driver_InitializeObjects:
;ThermalCameraDemo_driver.c, 200 :: 		static void InitializeObjects() {
;ThermalCameraDemo_driver.c, 201 :: 		Screen1.Color                     = 0x0000;
0xFA98	0x2100    MOVS	R1, #0
0xFA9A	0x487C    LDR	R0, [PC, #496]
0xFA9C	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 202 :: 		Screen1.Width                     = 800;
0xFA9E	0xF2403120  MOVW	R1, #800
0xFAA2	0x487B    LDR	R0, [PC, #492]
0xFAA4	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 203 :: 		Screen1.Height                    = 480;
0xFAA6	0xF24011E0  MOVW	R1, #480
0xFAAA	0x487A    LDR	R0, [PC, #488]
0xFAAC	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 204 :: 		Screen1.ButtonsCount              = 0;
0xFAAE	0x2100    MOVS	R1, #0
0xFAB0	0x4879    LDR	R0, [PC, #484]
0xFAB2	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 205 :: 		Screen1.LabelsCount               = 1;
0xFAB4	0x2101    MOVS	R1, #1
0xFAB6	0x4879    LDR	R0, [PC, #484]
0xFAB8	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 206 :: 		Screen1.Labels                    = Screen1_Labels;
0xFABA	0x4979    LDR	R1, [PC, #484]
0xFABC	0x4879    LDR	R0, [PC, #484]
0xFABE	0x6001    STR	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 207 :: 		Screen1.ImagesCount               = 1;
0xFAC0	0x2101    MOVS	R1, #1
0xFAC2	0x4879    LDR	R0, [PC, #484]
0xFAC4	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 208 :: 		Screen1.Images                    = Screen1_Images;
0xFAC6	0x4979    LDR	R1, [PC, #484]
0xFAC8	0x4879    LDR	R0, [PC, #484]
0xFACA	0x6001    STR	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 209 :: 		Screen1.BoxesCount                = 1;
0xFACC	0x2101    MOVS	R1, #1
0xFACE	0x4879    LDR	R0, [PC, #484]
0xFAD0	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 210 :: 		Screen1.Boxes                     = Screen1_Boxes;
0xFAD2	0x4979    LDR	R1, [PC, #484]
0xFAD4	0x4879    LDR	R0, [PC, #484]
0xFAD6	0x6001    STR	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 211 :: 		Screen1.ObjectsCount              = 3;
0xFAD8	0x2103    MOVS	R1, #3
0xFADA	0x4879    LDR	R0, [PC, #484]
0xFADC	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 212 :: 		Screen1.OnSwipeUpPtr    = 0;
0xFADE	0x2100    MOVS	R1, #0
0xFAE0	0x4878    LDR	R0, [PC, #480]
0xFAE2	0x6001    STR	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 213 :: 		Screen1.OnSwipeDownPtr  = 0;
0xFAE4	0x2100    MOVS	R1, #0
0xFAE6	0x4878    LDR	R0, [PC, #480]
0xFAE8	0x6001    STR	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 214 :: 		Screen1.OnSwipeLeftPtr  = 0;
0xFAEA	0x2100    MOVS	R1, #0
0xFAEC	0x4877    LDR	R0, [PC, #476]
0xFAEE	0x6001    STR	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 215 :: 		Screen1.OnSwipeRightPtr = 0;
0xFAF0	0x2100    MOVS	R1, #0
0xFAF2	0x4877    LDR	R0, [PC, #476]
0xFAF4	0x6001    STR	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 216 :: 		Screen1.OnZoomInPtr     = 0;
0xFAF6	0x2100    MOVS	R1, #0
0xFAF8	0x4876    LDR	R0, [PC, #472]
0xFAFA	0x6001    STR	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 217 :: 		Screen1.OnZoomOutPtr    = 0;
0xFAFC	0x2100    MOVS	R1, #0
0xFAFE	0x4876    LDR	R0, [PC, #472]
0xFB00	0x6001    STR	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 219 :: 		Screen2.Color                     = 0x5AEB;
0xFB02	0xF64521EB  MOVW	R1, #23275
0xFB06	0x4875    LDR	R0, [PC, #468]
0xFB08	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 220 :: 		Screen2.Width                     = 800;
0xFB0A	0xF2403120  MOVW	R1, #800
0xFB0E	0x4874    LDR	R0, [PC, #464]
0xFB10	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 221 :: 		Screen2.Height                    = 480;
0xFB12	0xF24011E0  MOVW	R1, #480
0xFB16	0x4873    LDR	R0, [PC, #460]
0xFB18	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 222 :: 		Screen2.ButtonsCount              = 10;
0xFB1A	0x210A    MOVS	R1, #10
0xFB1C	0x4872    LDR	R0, [PC, #456]
0xFB1E	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 223 :: 		Screen2.Buttons                   = Screen2_Buttons;
0xFB20	0x4972    LDR	R1, [PC, #456]
0xFB22	0x4873    LDR	R0, [PC, #460]
0xFB24	0x6001    STR	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 224 :: 		Screen2.LabelsCount               = 0;
0xFB26	0x2100    MOVS	R1, #0
0xFB28	0x4872    LDR	R0, [PC, #456]
0xFB2A	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 225 :: 		Screen2.ImagesCount               = 1;
0xFB2C	0x2101    MOVS	R1, #1
0xFB2E	0x4872    LDR	R0, [PC, #456]
0xFB30	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 226 :: 		Screen2.Images                    = Screen2_Images;
0xFB32	0x4972    LDR	R1, [PC, #456]
0xFB34	0x4872    LDR	R0, [PC, #456]
0xFB36	0x6001    STR	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 227 :: 		Screen2.BoxesCount                = 0;
0xFB38	0x2100    MOVS	R1, #0
0xFB3A	0x4872    LDR	R0, [PC, #456]
0xFB3C	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 228 :: 		Screen2.ObjectsCount              = 11;
0xFB3E	0x210B    MOVS	R1, #11
0xFB40	0x4871    LDR	R0, [PC, #452]
0xFB42	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 229 :: 		Screen2.OnSwipeUpPtr    = 0;
0xFB44	0x2100    MOVS	R1, #0
0xFB46	0x4871    LDR	R0, [PC, #452]
0xFB48	0x6001    STR	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 230 :: 		Screen2.OnSwipeDownPtr  = 0;
0xFB4A	0x2100    MOVS	R1, #0
0xFB4C	0x4870    LDR	R0, [PC, #448]
0xFB4E	0x6001    STR	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 231 :: 		Screen2.OnSwipeLeftPtr  = 0;
0xFB50	0x2100    MOVS	R1, #0
0xFB52	0x4870    LDR	R0, [PC, #448]
0xFB54	0x6001    STR	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 232 :: 		Screen2.OnSwipeRightPtr = 0;
0xFB56	0x2100    MOVS	R1, #0
0xFB58	0x486F    LDR	R0, [PC, #444]
0xFB5A	0x6001    STR	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 233 :: 		Screen2.OnZoomInPtr     = 0;
0xFB5C	0x2100    MOVS	R1, #0
0xFB5E	0x486F    LDR	R0, [PC, #444]
0xFB60	0x6001    STR	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 234 :: 		Screen2.OnZoomOutPtr    = 0;
0xFB62	0x2100    MOVS	R1, #0
0xFB64	0x486E    LDR	R0, [PC, #440]
0xFB66	0x6001    STR	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 237 :: 		Image1.OwnerScreen     = &Screen1;
0xFB68	0x4948    LDR	R1, [PC, #288]
0xFB6A	0x486E    LDR	R0, [PC, #440]
0xFB6C	0x6001    STR	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 238 :: 		Image1.Order           = 0;
0xFB6E	0x2100    MOVS	R1, #0
0xFB70	0x486D    LDR	R0, [PC, #436]
0xFB72	0x7001    STRB	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 239 :: 		Image1.Left            = 1;
0xFB74	0x2101    MOVS	R1, #1
0xFB76	0x486D    LDR	R0, [PC, #436]
0xFB78	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 240 :: 		Image1.Top             = 1;
0xFB7A	0x2101    MOVS	R1, #1
0xFB7C	0x486C    LDR	R0, [PC, #432]
0xFB7E	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 241 :: 		Image1.Width           = 800;
0xFB80	0xF2403120  MOVW	R1, #800
0xFB84	0x486B    LDR	R0, [PC, #428]
0xFB86	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 242 :: 		Image1.Height          = 480;
0xFB88	0xF24011E0  MOVW	R1, #480
0xFB8C	0x486A    LDR	R0, [PC, #424]
0xFB8E	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 243 :: 		Image1.Picture_Type    = 0;
0xFB90	0x2100    MOVS	R1, #0
0xFB92	0x486A    LDR	R0, [PC, #424]
0xFB94	0x7001    STRB	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 244 :: 		Image1.Picture_Ratio   = 1;
0xFB96	0x2101    MOVS	R1, #1
0xFB98	0x4869    LDR	R0, [PC, #420]
0xFB9A	0x7001    STRB	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 245 :: 		Image1.Picture_Name    = featured_banner_bmp_bmp;
0xFB9C	0xF2432132  MOVW	R1, #12850
0xFBA0	0x4868    LDR	R0, [PC, #416]
0xFBA2	0x6001    STR	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 246 :: 		Image1.Visible         = 1;
0xFBA4	0x2101    MOVS	R1, #1
0xFBA6	0x4868    LDR	R0, [PC, #416]
0xFBA8	0x7001    STRB	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 247 :: 		Image1.Active          = 1;
0xFBAA	0x2101    MOVS	R1, #1
0xFBAC	0x4867    LDR	R0, [PC, #412]
0xFBAE	0x7001    STRB	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 249 :: 		Box1.OwnerScreen     = &Screen1;
0xFBB0	0x4936    LDR	R1, [PC, #216]
0xFBB2	0x4867    LDR	R0, [PC, #412]
0xFBB4	0x6001    STR	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 250 :: 		Box1.Order           = 1;
0xFBB6	0x2101    MOVS	R1, #1
0xFBB8	0x4866    LDR	R0, [PC, #408]
0xFBBA	0x7001    STRB	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 251 :: 		Box1.Left            = 44;
0xFBBC	0x212C    MOVS	R1, #44
0xFBBE	0x4866    LDR	R0, [PC, #408]
0xFBC0	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 252 :: 		Box1.Top             = 378;
0xFBC2	0xF240117A  MOVW	R1, #378
0xFBC6	0x4865    LDR	R0, [PC, #404]
0xFBC8	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 253 :: 		Box1.Width           = 214;
0xFBCA	0x21D6    MOVS	R1, #214
0xFBCC	0x4864    LDR	R0, [PC, #400]
0xFBCE	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 254 :: 		Box1.Height          = 66;
0xFBD0	0x2142    MOVS	R1, #66
0xFBD2	0x4864    LDR	R0, [PC, #400]
0xFBD4	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 255 :: 		Box1.Pen_Width       = 1;
0xFBD6	0x2101    MOVS	R1, #1
0xFBD8	0x4863    LDR	R0, [PC, #396]
0xFBDA	0x7001    STRB	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 256 :: 		Box1.Pen_Color       = 0xCE79;
0xFBDC	0xF64C6179  MOVW	R1, #52857
0xFBE0	0x4862    LDR	R0, [PC, #392]
0xFBE2	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 257 :: 		Box1.Visible         = 1;
0xFBE4	0x2101    MOVS	R1, #1
0xFBE6	0x4862    LDR	R0, [PC, #392]
0xFBE8	0x7001    STRB	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 258 :: 		Box1.Active          = 1;
0xFBEA	0x2101    MOVS	R1, #1
0xFBEC	0x4861    LDR	R0, [PC, #388]
0xFBEE	0x7001    STRB	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 259 :: 		Box1.Transparent     = 1;
0xFBF0	0x2101    MOVS	R1, #1
0xFBF2	0x4861    LDR	R0, [PC, #388]
0xFBF4	0x7001    STRB	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 260 :: 		Box1.Gradient        = 1;
0xFBF6	0x2101    MOVS	R1, #1
0xFBF8	0x4860    LDR	R0, [PC, #384]
0xFBFA	0x7001    STRB	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 261 :: 		Box1.Gradient_Orientation = 0;
0xFBFC	0x2100    MOVS	R1, #0
0xFBFE	0x4860    LDR	R0, [PC, #384]
0xFC00	0x7001    STRB	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 262 :: 		Box1.Gradient_Start_Color = 0x0679;
0xFC02	0xF2406179  MOVW	R1, #1657
0xFC06	0x485F    LDR	R0, [PC, #380]
0xFC08	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 263 :: 		Box1.Gradient_End_Color = 0x0679;
0xFC0A	0xF2406179  MOVW	R1, #1657
0xFC0E	0x485E    LDR	R0, [PC, #376]
0xFC10	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 264 :: 		Box1.Color           = 0xC618;
0xFC12	0xF24C6118  MOVW	R1, #50712
0xFC16	0x485D    LDR	R0, [PC, #372]
0xFC18	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 265 :: 		Box1.PressColEnabled = 1;
0xFC1A	0x2101    MOVS	R1, #1
0xFC1C	0x485C    LDR	R0, [PC, #368]
0xFC1E	0x7001    STRB	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 266 :: 		Box1.Press_Color     = 0xE71C;
0xFC20	0xF24E711C  MOVW	R1, #59164
0xFC24	0x485B    LDR	R0, [PC, #364]
0xFC26	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 268 :: 		Label1.OwnerScreen     = &Screen1;
0xFC28	0x4918    LDR	R1, [PC, #96]
0xFC2A	0x485B    LDR	R0, [PC, #364]
0xFC2C	0x6001    STR	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 269 :: 		Label1.Order           = 2;
0xFC2E	0x2102    MOVS	R1, #2
0xFC30	0x485A    LDR	R0, [PC, #360]
0xFC32	0x7001    STRB	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 270 :: 		Label1.Left            = 60;
0xFC34	0x213C    MOVS	R1, #60
0xFC36	0x485A    LDR	R0, [PC, #360]
0xFC38	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 271 :: 		Label1.Top             = 389;
0xFC3A	0xF2401185  MOVW	R1, #389
0xFC3E	0x4859    LDR	R0, [PC, #356]
0xFC40	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 272 :: 		Label1.Width           = 11;
0xFC42	0x210B    MOVS	R1, #11
0xFC44	0x4858    LDR	R0, [PC, #352]
0xFC46	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 273 :: 		Label1.Height          = 44;
0xFC48	0x212C    MOVS	R1, #44
0xFC4A	0x4858    LDR	R0, [PC, #352]
0xFC4C	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 274 :: 		Label1.Visible         = 1;
0xFC4E	0x2101    MOVS	R1, #1
0xFC50	0x4857    LDR	R0, [PC, #348]
0xFC52	0x7001    STRB	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 275 :: 		Label1.Active          = 1;
0xFC54	0x2101    MOVS	R1, #1
0xFC56	0x4857    LDR	R0, [PC, #348]
0xFC58	0x7001    STRB	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 276 :: 		Label1.Caption         = Label1_Caption;
0xFC5A	0x4957    LDR	R1, [PC, #348]
0xFC5C	0x4857    LDR	R0, [PC, #348]
0xFC5E	0x6001    STR	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 277 :: 		Label1.FontName        = Tahoma40x40_Bold;
0xFC60	0x218B    MOVS	R1, #139
0xFC62	0x4857    LDR	R0, [PC, #348]
0xFC64	0x6001    STR	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 278 :: 		Label1.Font_Color      = 0x632C;
0xFC66	0xF246312C  MOVW	R1, #25388
0xFC6A	0x4856    LDR	R0, [PC, #344]
0xFC6C	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 279 :: 		Label1.VerticalText    = 0;
0xFC6E	0x2100    MOVS	R1, #0
0xFC70	0x4855    LDR	R0, [PC, #340]
0xFC72	0x7001    STRB	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 281 :: 		Image2.OwnerScreen     = &Screen2;
0xFC74	0x4919    LDR	R1, [PC, #100]
0xFC76	0x4855    LDR	R0, [PC, #340]
0xFC78	0x6001    STR	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 282 :: 		Image2.Order           = 0;
0xFC7A	0x2100    MOVS	R1, #0
0xFC7C	0x4854    LDR	R0, [PC, #336]
0xFC7E	0x7001    STRB	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 283 :: 		Image2.Left            = 0;
0xFC80	0x2100    MOVS	R1, #0
0xFC82	0x4854    LDR	R0, [PC, #336]
0xFC84	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 284 :: 		Image2.Top             = 0;
0xFC86	0x2100    MOVS	R1, #0
0xFC88	0x4853    LDR	R0, [PC, #332]
0xFC8A	0xE0A7    B	#334
0xFC8C	0x81082000  	_Screen1+0
0xFC90	0x810A2000  	_Screen1+2
0xFC94	0x810C2000  	_Screen1+4
0xFC98	0x81102000  	_Screen1+8
0xFC9C	0x81182000  	_Screen1+16
0xFCA0	0x29840000  	_Screen1_Labels+0
0xFCA4	0x811C2000  	_Screen1+20
0xFCA8	0x81202000  	_Screen1+24
0xFCAC	0x9B4C0000  	_Screen1_Images+0
0xFCB0	0x81242000  	_Screen1+28
0xFCB4	0x81282000  	_Screen1+32
0xFCB8	0xDFF40000  	_Screen1_Boxes+0
0xFCBC	0x812C2000  	_Screen1+36
0xFCC0	0x810E2000  	_Screen1+6
0xFCC4	0x81382000  	_Screen1+48
0xFCC8	0x813C2000  	_Screen1+52
0xFCCC	0x81302000  	_Screen1+40
0xFCD0	0x81342000  	_Screen1+44
0xFCD4	0x81402000  	_Screen1+56
0xFCD8	0x81442000  	_Screen1+60
0xFCDC	0x80C82000  	_Screen2+0
0xFCE0	0x80CA2000  	_Screen2+2
0xFCE4	0x80CC2000  	_Screen2+4
0xFCE8	0x80D02000  	_Screen2+8
0xFCEC	0xEBA80001  	_Screen2_Buttons+0
0xFCF0	0x80D42000  	_Screen2+12
0xFCF4	0x80D82000  	_Screen2+16
0xFCF8	0x80E02000  	_Screen2+24
0xFCFC	0xE0BC0000  	_Screen2_Images+0
0xFD00	0x80E42000  	_Screen2+28
0xFD04	0x80E82000  	_Screen2+32
0xFD08	0x80CE2000  	_Screen2+6
0xFD0C	0x80F82000  	_Screen2+48
0xFD10	0x80FC2000  	_Screen2+52
0xFD14	0x80F02000  	_Screen2+40
0xFD18	0x80F42000  	_Screen2+44
0xFD1C	0x81002000  	_Screen2+56
0xFD20	0x81042000  	_Screen2+60
0xFD24	0x7D742000  	_Image1+0
0xFD28	0x7D782000  	_Image1+4
0xFD2C	0x7D7A2000  	_Image1+6
0xFD30	0x7D7C2000  	_Image1+8
0xFD34	0x7D7E2000  	_Image1+10
0xFD38	0x7D802000  	_Image1+12
0xFD3C	0x7D8A2000  	_Image1+22
0xFD40	0x7D8B2000  	_Image1+23
0xFD44	0x7D842000  	_Image1+16
0xFD48	0x7D882000  	_Image1+20
0xFD4C	0x7D892000  	_Image1+21
0xFD50	0x7D9C2000  	_Box1+0
0xFD54	0x7DA02000  	_Box1+4
0xFD58	0x7DA22000  	_Box1+6
0xFD5C	0x7DA42000  	_Box1+8
0xFD60	0x7DA62000  	_Box1+10
0xFD64	0x7DA82000  	_Box1+12
0xFD68	0x7DAA2000  	_Box1+14
0xFD6C	0x7DAC2000  	_Box1+16
0xFD70	0x7DAE2000  	_Box1+18
0xFD74	0x7DAF2000  	_Box1+19
0xFD78	0x7DB02000  	_Box1+20
0xFD7C	0x7DB12000  	_Box1+21
0xFD80	0x7DB22000  	_Box1+22
0xFD84	0x7DB42000  	_Box1+24
0xFD88	0x7DB62000  	_Box1+26
0xFD8C	0x7DB82000  	_Box1+28
0xFD90	0x7DBA2000  	_Box1+30
0xFD94	0x7DBC2000  	_Box1+32
0xFD98	0x7D442000  	_Label1+0
0xFD9C	0x7D482000  	_Label1+4
0xFDA0	0x7D4A2000  	_Label1+6
0xFDA4	0x7D4C2000  	_Label1+8
0xFDA8	0x7D4E2000  	_Label1+10
0xFDAC	0x7D502000  	_Label1+12
0xFDB0	0x7D5F2000  	_Label1+27
0xFDB4	0x7D602000  	_Label1+28
0xFDB8	0x003A2000  	_Label1_Caption+0
0xFDBC	0x7D542000  	_Label1+16
0xFDC0	0x7D582000  	_Label1+20
0xFDC4	0x7D5C2000  	_Label1+24
0xFDC8	0x7D5E2000  	_Label1+26
0xFDCC	0x80782000  	_Image2+0
0xFDD0	0x807C2000  	_Image2+4
0xFDD4	0x807E2000  	_Image2+6
0xFDD8	0x80802000  	_Image2+8
0xFDDC	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 285 :: 		Image2.Width           = 800;
0xFDDE	0xF2403120  MOVW	R1, #800
0xFDE2	0x487E    LDR	R0, [PC, #504]
0xFDE4	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 286 :: 		Image2.Height          = 480;
0xFDE6	0xF24011E0  MOVW	R1, #480
0xFDEA	0x487D    LDR	R0, [PC, #500]
0xFDEC	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 287 :: 		Image2.Picture_Type    = 0;
0xFDEE	0x2100    MOVS	R1, #0
0xFDF0	0x487C    LDR	R0, [PC, #496]
0xFDF2	0x7001    STRB	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 288 :: 		Image2.Picture_Ratio   = 1;
0xFDF4	0x2101    MOVS	R1, #1
0xFDF6	0x487C    LDR	R0, [PC, #496]
0xFDF8	0x7001    STRB	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 289 :: 		Image2.Picture_Name    = screen2_bg_bmp;
0xFDFA	0x497C    LDR	R1, [PC, #496]
0xFDFC	0x487C    LDR	R0, [PC, #496]
0xFDFE	0x6001    STR	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 290 :: 		Image2.Visible         = 1;
0xFE00	0x2101    MOVS	R1, #1
0xFE02	0x487C    LDR	R0, [PC, #496]
0xFE04	0x7001    STRB	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 291 :: 		Image2.Active          = 1;
0xFE06	0x2101    MOVS	R1, #1
0xFE08	0x487B    LDR	R0, [PC, #492]
0xFE0A	0x7001    STRB	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 293 :: 		Button_min_p.OwnerScreen     = &Screen2;
0xFE0C	0x497B    LDR	R1, [PC, #492]
0xFE0E	0x487C    LDR	R0, [PC, #496]
0xFE10	0x6001    STR	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 294 :: 		Button_min_p.Order           = 1;
0xFE12	0x2101    MOVS	R1, #1
0xFE14	0x487B    LDR	R0, [PC, #492]
0xFE16	0x7001    STRB	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 295 :: 		Button_min_p.Left            = 327;
0xFE18	0xF2401147  MOVW	R1, #327
0xFE1C	0x487A    LDR	R0, [PC, #488]
0xFE1E	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 296 :: 		Button_min_p.Top             = 66;
0xFE20	0x2142    MOVS	R1, #66
0xFE22	0x487A    LDR	R0, [PC, #488]
0xFE24	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 297 :: 		Button_min_p.Width           = 81;
0xFE26	0x2151    MOVS	R1, #81
0xFE28	0x4879    LDR	R0, [PC, #484]
0xFE2A	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 298 :: 		Button_min_p.Height          = 59;
0xFE2C	0x213B    MOVS	R1, #59
0xFE2E	0x4879    LDR	R0, [PC, #484]
0xFE30	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 299 :: 		Button_min_p.Pen_Width       = 0;
0xFE32	0x2100    MOVS	R1, #0
0xFE34	0x4878    LDR	R0, [PC, #480]
0xFE36	0x7001    STRB	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 300 :: 		Button_min_p.Pen_Color       = 0x0000;
0xFE38	0x2100    MOVS	R1, #0
0xFE3A	0x4878    LDR	R0, [PC, #480]
0xFE3C	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 301 :: 		Button_min_p.Visible         = 1;
0xFE3E	0x2101    MOVS	R1, #1
0xFE40	0x4877    LDR	R0, [PC, #476]
0xFE42	0x7001    STRB	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 302 :: 		Button_min_p.Active          = 1;
0xFE44	0x2101    MOVS	R1, #1
0xFE46	0x4877    LDR	R0, [PC, #476]
0xFE48	0x7001    STRB	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 303 :: 		Button_min_p.Transparent     = 0;
0xFE4A	0x2100    MOVS	R1, #0
0xFE4C	0x4876    LDR	R0, [PC, #472]
0xFE4E	0x7001    STRB	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 304 :: 		Button_min_p.Caption         = Button_min_p_Caption;
0xFE50	0x4976    LDR	R1, [PC, #472]
0xFE52	0x4877    LDR	R0, [PC, #476]
0xFE54	0x6001    STR	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 305 :: 		Button_min_p.TextAlign       = _taCenter;
0xFE56	0x2101    MOVS	R1, #1
0xFE58	0x4876    LDR	R0, [PC, #472]
0xFE5A	0x7001    STRB	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 306 :: 		Button_min_p.TextAlignVertical= _tavMiddle;
0xFE5C	0x2101    MOVS	R1, #1
0xFE5E	0x4876    LDR	R0, [PC, #472]
0xFE60	0x7001    STRB	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 307 :: 		Button_min_p.FontName        = Tahoma11x13_Regular;
0xFE62	0xF64231A3  MOVW	R1, #11171
0xFE66	0x4875    LDR	R0, [PC, #468]
0xFE68	0x6001    STR	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 308 :: 		Button_min_p.PressColEnabled = 1;
0xFE6A	0x2101    MOVS	R1, #1
0xFE6C	0x4874    LDR	R0, [PC, #464]
0xFE6E	0x7001    STRB	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 309 :: 		Button_min_p.Font_Color      = 0x0000;
0xFE70	0x2100    MOVS	R1, #0
0xFE72	0x4874    LDR	R0, [PC, #464]
0xFE74	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 310 :: 		Button_min_p.VerticalText    = 0;
0xFE76	0x2100    MOVS	R1, #0
0xFE78	0x4873    LDR	R0, [PC, #460]
0xFE7A	0x7001    STRB	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 311 :: 		Button_min_p.Gradient        = 1;
0xFE7C	0x2101    MOVS	R1, #1
0xFE7E	0x4873    LDR	R0, [PC, #460]
0xFE80	0x7001    STRB	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 312 :: 		Button_min_p.Gradient_Orientation = 0;
0xFE82	0x2100    MOVS	R1, #0
0xFE84	0x4872    LDR	R0, [PC, #456]
0xFE86	0x7001    STRB	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 313 :: 		Button_min_p.Gradient_Start_Color = 0xFFFF;
0xFE88	0xF64F71FF  MOVW	R1, #65535
0xFE8C	0x4871    LDR	R0, [PC, #452]
0xFE8E	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 314 :: 		Button_min_p.Gradient_End_Color = 0xC618;
0xFE90	0xF24C6118  MOVW	R1, #50712
0xFE94	0x4870    LDR	R0, [PC, #448]
0xFE96	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 315 :: 		Button_min_p.Color           = 0xC618;
0xFE98	0xF24C6118  MOVW	R1, #50712
0xFE9C	0x486F    LDR	R0, [PC, #444]
0xFE9E	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 316 :: 		Button_min_p.Press_Color     = 0xE71C;
0xFEA0	0xF24E711C  MOVW	R1, #59164
0xFEA4	0x486E    LDR	R0, [PC, #440]
0xFEA6	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 317 :: 		Button_min_p.OnClickPtr      = Button_min_pOnClick;
0xFEA8	0x496E    LDR	R1, [PC, #440]
0xFEAA	0x486F    LDR	R0, [PC, #444]
0xFEAC	0x6001    STR	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 319 :: 		Button_min_m.OwnerScreen     = &Screen2;
0xFEAE	0x4953    LDR	R1, [PC, #332]
0xFEB0	0x486E    LDR	R0, [PC, #440]
0xFEB2	0x6001    STR	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 320 :: 		Button_min_m.Order           = 2;
0xFEB4	0x2102    MOVS	R1, #2
0xFEB6	0x486E    LDR	R0, [PC, #440]
0xFEB8	0x7001    STRB	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 321 :: 		Button_min_m.Left            = 416;
0xFEBA	0xF24011A0  MOVW	R1, #416
0xFEBE	0x486D    LDR	R0, [PC, #436]
0xFEC0	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 322 :: 		Button_min_m.Top             = 66;
0xFEC2	0x2142    MOVS	R1, #66
0xFEC4	0x486C    LDR	R0, [PC, #432]
0xFEC6	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 323 :: 		Button_min_m.Width           = 81;
0xFEC8	0x2151    MOVS	R1, #81
0xFECA	0x486C    LDR	R0, [PC, #432]
0xFECC	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 324 :: 		Button_min_m.Height          = 59;
0xFECE	0x213B    MOVS	R1, #59
0xFED0	0x486B    LDR	R0, [PC, #428]
0xFED2	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 325 :: 		Button_min_m.Pen_Width       = 0;
0xFED4	0x2100    MOVS	R1, #0
0xFED6	0x486B    LDR	R0, [PC, #428]
0xFED8	0x7001    STRB	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 326 :: 		Button_min_m.Pen_Color       = 0x0000;
0xFEDA	0x2100    MOVS	R1, #0
0xFEDC	0x486A    LDR	R0, [PC, #424]
0xFEDE	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 327 :: 		Button_min_m.Visible         = 1;
0xFEE0	0x2101    MOVS	R1, #1
0xFEE2	0x486A    LDR	R0, [PC, #424]
0xFEE4	0x7001    STRB	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 328 :: 		Button_min_m.Active          = 1;
0xFEE6	0x2101    MOVS	R1, #1
0xFEE8	0x4869    LDR	R0, [PC, #420]
0xFEEA	0x7001    STRB	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 329 :: 		Button_min_m.Transparent     = 0;
0xFEEC	0x2100    MOVS	R1, #0
0xFEEE	0x4869    LDR	R0, [PC, #420]
0xFEF0	0x7001    STRB	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 330 :: 		Button_min_m.Caption         = Button_min_m_Caption;
0xFEF2	0x4969    LDR	R1, [PC, #420]
0xFEF4	0x4869    LDR	R0, [PC, #420]
0xFEF6	0x6001    STR	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 331 :: 		Button_min_m.TextAlign       = _taCenter;
0xFEF8	0x2101    MOVS	R1, #1
0xFEFA	0x4869    LDR	R0, [PC, #420]
0xFEFC	0x7001    STRB	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 332 :: 		Button_min_m.TextAlignVertical= _tavMiddle;
0xFEFE	0x2101    MOVS	R1, #1
0xFF00	0x4868    LDR	R0, [PC, #416]
0xFF02	0x7001    STRB	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 333 :: 		Button_min_m.FontName        = Tahoma11x13_Regular;
0xFF04	0xF64231A3  MOVW	R1, #11171
0xFF08	0x4867    LDR	R0, [PC, #412]
0xFF0A	0x6001    STR	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 334 :: 		Button_min_m.PressColEnabled = 1;
0xFF0C	0x2101    MOVS	R1, #1
0xFF0E	0x4867    LDR	R0, [PC, #412]
0xFF10	0x7001    STRB	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 335 :: 		Button_min_m.Font_Color      = 0x0000;
0xFF12	0x2100    MOVS	R1, #0
0xFF14	0x4866    LDR	R0, [PC, #408]
0xFF16	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 336 :: 		Button_min_m.VerticalText    = 0;
0xFF18	0x2100    MOVS	R1, #0
0xFF1A	0x4866    LDR	R0, [PC, #408]
0xFF1C	0x7001    STRB	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 337 :: 		Button_min_m.Gradient        = 1;
0xFF1E	0x2101    MOVS	R1, #1
0xFF20	0x4865    LDR	R0, [PC, #404]
0xFF22	0x7001    STRB	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 338 :: 		Button_min_m.Gradient_Orientation = 0;
0xFF24	0x2100    MOVS	R1, #0
0xFF26	0x4865    LDR	R0, [PC, #404]
0xFF28	0x7001    STRB	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 339 :: 		Button_min_m.Gradient_Start_Color = 0xFFFF;
0xFF2A	0xF64F71FF  MOVW	R1, #65535
0xFF2E	0x4864    LDR	R0, [PC, #400]
0xFF30	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 340 :: 		Button_min_m.Gradient_End_Color = 0xC618;
0xFF32	0xF24C6118  MOVW	R1, #50712
0xFF36	0x4863    LDR	R0, [PC, #396]
0xFF38	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 341 :: 		Button_min_m.Color           = 0xC618;
0xFF3A	0xF24C6118  MOVW	R1, #50712
0xFF3E	0x4862    LDR	R0, [PC, #392]
0xFF40	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 342 :: 		Button_min_m.Press_Color     = 0xE71C;
0xFF42	0xF24E711C  MOVW	R1, #59164
0xFF46	0x4861    LDR	R0, [PC, #388]
0xFF48	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 343 :: 		Button_min_m.OnClickPtr      = Button_min_mOnClick;
0xFF4A	0x4961    LDR	R1, [PC, #388]
0xFF4C	0x4861    LDR	R0, [PC, #388]
0xFF4E	0x6001    STR	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 345 :: 		Button_low_p.OwnerScreen     = &Screen2;
0xFF50	0x492A    LDR	R1, [PC, #168]
0xFF52	0x4861    LDR	R0, [PC, #388]
0xFF54	0x6001    STR	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 346 :: 		Button_low_p.Order           = 3;
0xFF56	0x2103    MOVS	R1, #3
0xFF58	0x4860    LDR	R0, [PC, #384]
0xFF5A	0x7001    STRB	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 347 :: 		Button_low_p.Left            = 327;
0xFF5C	0xF2401147  MOVW	R1, #327
0xFF60	0x485F    LDR	R0, [PC, #380]
0xFF62	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 348 :: 		Button_low_p.Top             = 146;
0xFF64	0x2192    MOVS	R1, #146
0xFF66	0x485F    LDR	R0, [PC, #380]
0xFF68	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 349 :: 		Button_low_p.Width           = 81;
0xFF6A	0x2151    MOVS	R1, #81
0xFF6C	0x485E    LDR	R0, [PC, #376]
0xFF6E	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 350 :: 		Button_low_p.Height          = 59;
0xFF70	0x213B    MOVS	R1, #59
0xFF72	0x485E    LDR	R0, [PC, #376]
0xFF74	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 351 :: 		Button_low_p.Pen_Width       = 0;
0xFF76	0x2100    MOVS	R1, #0
0xFF78	0x485D    LDR	R0, [PC, #372]
0xFF7A	0x7001    STRB	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 352 :: 		Button_low_p.Pen_Color       = 0x0000;
0xFF7C	0x2100    MOVS	R1, #0
0xFF7E	0x485D    LDR	R0, [PC, #372]
0xFF80	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 353 :: 		Button_low_p.Visible         = 1;
0xFF82	0x2101    MOVS	R1, #1
0xFF84	0x485C    LDR	R0, [PC, #368]
0xFF86	0x7001    STRB	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 354 :: 		Button_low_p.Active          = 1;
0xFF88	0x2101    MOVS	R1, #1
0xFF8A	0x485C    LDR	R0, [PC, #368]
0xFF8C	0x7001    STRB	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 355 :: 		Button_low_p.Transparent     = 0;
0xFF8E	0x2100    MOVS	R1, #0
0xFF90	0x485B    LDR	R0, [PC, #364]
0xFF92	0x7001    STRB	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 356 :: 		Button_low_p.Caption         = Button_low_p_Caption;
0xFF94	0x495B    LDR	R1, [PC, #364]
0xFF96	0x485C    LDR	R0, [PC, #368]
0xFF98	0x6001    STR	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 357 :: 		Button_low_p.TextAlign       = _taCenter;
0xFF9A	0x2101    MOVS	R1, #1
0xFF9C	0x485B    LDR	R0, [PC, #364]
0xFF9E	0x7001    STRB	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 358 :: 		Button_low_p.TextAlignVertical= _tavMiddle;
0xFFA0	0x2101    MOVS	R1, #1
0xFFA2	0x485B    LDR	R0, [PC, #364]
0xFFA4	0x7001    STRB	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 359 :: 		Button_low_p.FontName        = Tahoma11x13_Regular;
0xFFA6	0xF64231A3  MOVW	R1, #11171
0xFFAA	0x485A    LDR	R0, [PC, #360]
0xFFAC	0x6001    STR	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 360 :: 		Button_low_p.PressColEnabled = 1;
0xFFAE	0x2101    MOVS	R1, #1
0xFFB0	0x4859    LDR	R0, [PC, #356]
0xFFB2	0x7001    STRB	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 361 :: 		Button_low_p.Font_Color      = 0x0000;
0xFFB4	0x2100    MOVS	R1, #0
0xFFB6	0x4859    LDR	R0, [PC, #356]
0xFFB8	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 362 :: 		Button_low_p.VerticalText    = 0;
0xFFBA	0x2100    MOVS	R1, #0
0xFFBC	0x4858    LDR	R0, [PC, #352]
0xFFBE	0x7001    STRB	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 363 :: 		Button_low_p.Gradient        = 1;
0xFFC0	0x2101    MOVS	R1, #1
0xFFC2	0x4858    LDR	R0, [PC, #352]
0xFFC4	0x7001    STRB	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 364 :: 		Button_low_p.Gradient_Orientation = 0;
0xFFC6	0x2100    MOVS	R1, #0
0xFFC8	0x4857    LDR	R0, [PC, #348]
0xFFCA	0x7001    STRB	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 365 :: 		Button_low_p.Gradient_Start_Color = 0xFFFF;
0xFFCC	0xF64F71FF  MOVW	R1, #65535
0xFFD0	0x4856    LDR	R0, [PC, #344]
0xFFD2	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 366 :: 		Button_low_p.Gradient_End_Color = 0xC618;
0xFFD4	0xF24C6118  MOVW	R1, #50712
0xFFD8	0xF000B8AA  B	#340
0xFFDC	0x80822000  	_Image2+10
0xFFE0	0x80842000  	_Image2+12
0xFFE4	0x808E2000  	_Image2+22
0xFFE8	0x808F2000  	_Image2+23
0xFFEC	0xEA38000B  	#780856
0xFFF0	0x80882000  	_Image2+16
0xFFF4	0x808C2000  	_Image2+20
0xFFF8	0x808D2000  	_Image2+21
0xFFFC	0x80C82000  	_Screen2+0
0x10000	0x7DD02000  	_Button_min_p+0
0x10004	0x7DD42000  	_Button_min_p+4
0x10008	0x7DD62000  	_Button_min_p+6
0x1000C	0x7DD82000  	_Button_min_p+8
0x10010	0x7DDA2000  	_Button_min_p+10
0x10014	0x7DDC2000  	_Button_min_p+12
0x10018	0x7DDE2000  	_Button_min_p+14
0x1001C	0x7DE02000  	_Button_min_p+16
0x10020	0x7DE22000  	_Button_min_p+18
0x10024	0x7DE32000  	_Button_min_p+19
0x10028	0x7DE42000  	_Button_min_p+20
0x1002C	0x003C2000  	_Button_min_p_Caption+0
0x10030	0x7DE82000  	_Button_min_p+24
0x10034	0x7DEC2000  	_Button_min_p+28
0x10038	0x7DED2000  	_Button_min_p+29
0x1003C	0x7DF02000  	_Button_min_p+32
0x10040	0x7E002000  	_Button_min_p+48
0x10044	0x7DF42000  	_Button_min_p+36
0x10048	0x7DF62000  	_Button_min_p+38
0x1004C	0x7DF72000  	_Button_min_p+39
0x10050	0x7DF82000  	_Button_min_p+40
0x10054	0x7DFA2000  	_Button_min_p+42
0x10058	0x7DFC2000  	_Button_min_p+44
0x1005C	0x7DFE2000  	_Button_min_p+46
0x10060	0x7E022000  	_Button_min_p+50
0x10064	0x821D0000  	_Button_min_pOnClick+0
0x10068	0x7E0C2000  	_Button_min_p+60
0x1006C	0x7E142000  	_Button_min_m+0
0x10070	0x7E182000  	_Button_min_m+4
0x10074	0x7E1A2000  	_Button_min_m+6
0x10078	0x7E1C2000  	_Button_min_m+8
0x1007C	0x7E1E2000  	_Button_min_m+10
0x10080	0x7E202000  	_Button_min_m+12
0x10084	0x7E222000  	_Button_min_m+14
0x10088	0x7E242000  	_Button_min_m+16
0x1008C	0x7E262000  	_Button_min_m+18
0x10090	0x7E272000  	_Button_min_m+19
0x10094	0x7E282000  	_Button_min_m+20
0x10098	0x003E2000  	_Button_min_m_Caption+0
0x1009C	0x7E2C2000  	_Button_min_m+24
0x100A0	0x7E302000  	_Button_min_m+28
0x100A4	0x7E312000  	_Button_min_m+29
0x100A8	0x7E342000  	_Button_min_m+32
0x100AC	0x7E442000  	_Button_min_m+48
0x100B0	0x7E382000  	_Button_min_m+36
0x100B4	0x7E3A2000  	_Button_min_m+38
0x100B8	0x7E3B2000  	_Button_min_m+39
0x100BC	0x7E3C2000  	_Button_min_m+40
0x100C0	0x7E3E2000  	_Button_min_m+42
0x100C4	0x7E402000  	_Button_min_m+44
0x100C8	0x7E422000  	_Button_min_m+46
0x100CC	0x7E462000  	_Button_min_m+50
0x100D0	0x80010000  	_Button_min_mOnClick+0
0x100D4	0x7E502000  	_Button_min_m+60
0x100D8	0x7E582000  	_Button_low_p+0
0x100DC	0x7E5C2000  	_Button_low_p+4
0x100E0	0x7E5E2000  	_Button_low_p+6
0x100E4	0x7E602000  	_Button_low_p+8
0x100E8	0x7E622000  	_Button_low_p+10
0x100EC	0x7E642000  	_Button_low_p+12
0x100F0	0x7E662000  	_Button_low_p+14
0x100F4	0x7E682000  	_Button_low_p+16
0x100F8	0x7E6A2000  	_Button_low_p+18
0x100FC	0x7E6B2000  	_Button_low_p+19
0x10100	0x7E6C2000  	_Button_low_p+20
0x10104	0x00402000  	_Button_low_p_Caption+0
0x10108	0x7E702000  	_Button_low_p+24
0x1010C	0x7E742000  	_Button_low_p+28
0x10110	0x7E752000  	_Button_low_p+29
0x10114	0x7E782000  	_Button_low_p+32
0x10118	0x7E882000  	_Button_low_p+48
0x1011C	0x7E7C2000  	_Button_low_p+36
0x10120	0x7E7E2000  	_Button_low_p+38
0x10124	0x7E7F2000  	_Button_low_p+39
0x10128	0x7E802000  	_Button_low_p+40
0x1012C	0x7E822000  	_Button_low_p+42
0x10130	0x487D    LDR	R0, [PC, #500]
0x10132	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 367 :: 		Button_low_p.Color           = 0xC618;
0x10134	0xF24C6118  MOVW	R1, #50712
0x10138	0x487C    LDR	R0, [PC, #496]
0x1013A	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 368 :: 		Button_low_p.Press_Color     = 0xE71C;
0x1013C	0xF24E711C  MOVW	R1, #59164
0x10140	0x487B    LDR	R0, [PC, #492]
0x10142	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 369 :: 		Button_low_p.OnClickPtr      = Button_low_pOnClick;
0x10144	0x497B    LDR	R1, [PC, #492]
0x10146	0x487C    LDR	R0, [PC, #496]
0x10148	0x6001    STR	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 371 :: 		Button_low_m.OwnerScreen     = &Screen2;
0x1014A	0x497C    LDR	R1, [PC, #496]
0x1014C	0x487C    LDR	R0, [PC, #496]
0x1014E	0x6001    STR	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 372 :: 		Button_low_m.Order           = 4;
0x10150	0x2104    MOVS	R1, #4
0x10152	0x487C    LDR	R0, [PC, #496]
0x10154	0x7001    STRB	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 373 :: 		Button_low_m.Left            = 415;
0x10156	0xF240119F  MOVW	R1, #415
0x1015A	0x487B    LDR	R0, [PC, #492]
0x1015C	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 374 :: 		Button_low_m.Top             = 144;
0x1015E	0x2190    MOVS	R1, #144
0x10160	0x487A    LDR	R0, [PC, #488]
0x10162	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 375 :: 		Button_low_m.Width           = 81;
0x10164	0x2151    MOVS	R1, #81
0x10166	0x487A    LDR	R0, [PC, #488]
0x10168	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 376 :: 		Button_low_m.Height          = 59;
0x1016A	0x213B    MOVS	R1, #59
0x1016C	0x4879    LDR	R0, [PC, #484]
0x1016E	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 377 :: 		Button_low_m.Pen_Width       = 0;
0x10170	0x2100    MOVS	R1, #0
0x10172	0x4879    LDR	R0, [PC, #484]
0x10174	0x7001    STRB	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 378 :: 		Button_low_m.Pen_Color       = 0x0000;
0x10176	0x2100    MOVS	R1, #0
0x10178	0x4878    LDR	R0, [PC, #480]
0x1017A	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 379 :: 		Button_low_m.Visible         = 1;
0x1017C	0x2101    MOVS	R1, #1
0x1017E	0x4878    LDR	R0, [PC, #480]
0x10180	0x7001    STRB	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 380 :: 		Button_low_m.Active          = 1;
0x10182	0x2101    MOVS	R1, #1
0x10184	0x4877    LDR	R0, [PC, #476]
0x10186	0x7001    STRB	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 381 :: 		Button_low_m.Transparent     = 0;
0x10188	0x2100    MOVS	R1, #0
0x1018A	0x4877    LDR	R0, [PC, #476]
0x1018C	0x7001    STRB	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 382 :: 		Button_low_m.Caption         = Button_low_m_Caption;
0x1018E	0x4977    LDR	R1, [PC, #476]
0x10190	0x4877    LDR	R0, [PC, #476]
0x10192	0x6001    STR	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 383 :: 		Button_low_m.TextAlign       = _taCenter;
0x10194	0x2101    MOVS	R1, #1
0x10196	0x4877    LDR	R0, [PC, #476]
0x10198	0x7001    STRB	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 384 :: 		Button_low_m.TextAlignVertical= _tavMiddle;
0x1019A	0x2101    MOVS	R1, #1
0x1019C	0x4876    LDR	R0, [PC, #472]
0x1019E	0x7001    STRB	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 385 :: 		Button_low_m.FontName        = Tahoma11x13_Regular;
0x101A0	0xF64231A3  MOVW	R1, #11171
0x101A4	0x4875    LDR	R0, [PC, #468]
0x101A6	0x6001    STR	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 386 :: 		Button_low_m.PressColEnabled = 1;
0x101A8	0x2101    MOVS	R1, #1
0x101AA	0x4875    LDR	R0, [PC, #468]
0x101AC	0x7001    STRB	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 387 :: 		Button_low_m.Font_Color      = 0x0000;
0x101AE	0x2100    MOVS	R1, #0
0x101B0	0x4874    LDR	R0, [PC, #464]
0x101B2	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 388 :: 		Button_low_m.VerticalText    = 0;
0x101B4	0x2100    MOVS	R1, #0
0x101B6	0x4874    LDR	R0, [PC, #464]
0x101B8	0x7001    STRB	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 389 :: 		Button_low_m.Gradient        = 1;
0x101BA	0x2101    MOVS	R1, #1
0x101BC	0x4873    LDR	R0, [PC, #460]
0x101BE	0x7001    STRB	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 390 :: 		Button_low_m.Gradient_Orientation = 0;
0x101C0	0x2100    MOVS	R1, #0
0x101C2	0x4873    LDR	R0, [PC, #460]
0x101C4	0x7001    STRB	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 391 :: 		Button_low_m.Gradient_Start_Color = 0xFFFF;
0x101C6	0xF64F71FF  MOVW	R1, #65535
0x101CA	0x4872    LDR	R0, [PC, #456]
0x101CC	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 392 :: 		Button_low_m.Gradient_End_Color = 0xC618;
0x101CE	0xF24C6118  MOVW	R1, #50712
0x101D2	0x4871    LDR	R0, [PC, #452]
0x101D4	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 393 :: 		Button_low_m.Color           = 0xC618;
0x101D6	0xF24C6118  MOVW	R1, #50712
0x101DA	0x4870    LDR	R0, [PC, #448]
0x101DC	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 394 :: 		Button_low_m.Press_Color     = 0xE71C;
0x101DE	0xF24E711C  MOVW	R1, #59164
0x101E2	0x486F    LDR	R0, [PC, #444]
0x101E4	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 395 :: 		Button_low_m.OnClickPtr      = Button_low_mOnClick;
0x101E6	0x496F    LDR	R1, [PC, #444]
0x101E8	0x486F    LDR	R0, [PC, #444]
0x101EA	0x6001    STR	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 397 :: 		Button_med_p.OwnerScreen     = &Screen2;
0x101EC	0x4953    LDR	R1, [PC, #332]
0x101EE	0x486F    LDR	R0, [PC, #444]
0x101F0	0x6001    STR	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 398 :: 		Button_med_p.Order           = 5;
0x101F2	0x2105    MOVS	R1, #5
0x101F4	0x486E    LDR	R0, [PC, #440]
0x101F6	0x7001    STRB	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 399 :: 		Button_med_p.Left            = 327;
0x101F8	0xF2401147  MOVW	R1, #327
0x101FC	0x486D    LDR	R0, [PC, #436]
0x101FE	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 400 :: 		Button_med_p.Top             = 225;
0x10200	0x21E1    MOVS	R1, #225
0x10202	0x486D    LDR	R0, [PC, #436]
0x10204	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 401 :: 		Button_med_p.Width           = 81;
0x10206	0x2151    MOVS	R1, #81
0x10208	0x486C    LDR	R0, [PC, #432]
0x1020A	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 402 :: 		Button_med_p.Height          = 59;
0x1020C	0x213B    MOVS	R1, #59
0x1020E	0x486C    LDR	R0, [PC, #432]
0x10210	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 403 :: 		Button_med_p.Pen_Width       = 0;
0x10212	0x2100    MOVS	R1, #0
0x10214	0x486B    LDR	R0, [PC, #428]
0x10216	0x7001    STRB	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 404 :: 		Button_med_p.Pen_Color       = 0x0000;
0x10218	0x2100    MOVS	R1, #0
0x1021A	0x486B    LDR	R0, [PC, #428]
0x1021C	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 405 :: 		Button_med_p.Visible         = 1;
0x1021E	0x2101    MOVS	R1, #1
0x10220	0x486A    LDR	R0, [PC, #424]
0x10222	0x7001    STRB	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 406 :: 		Button_med_p.Active          = 1;
0x10224	0x2101    MOVS	R1, #1
0x10226	0x486A    LDR	R0, [PC, #424]
0x10228	0x7001    STRB	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 407 :: 		Button_med_p.Transparent     = 0;
0x1022A	0x2100    MOVS	R1, #0
0x1022C	0x4869    LDR	R0, [PC, #420]
0x1022E	0x7001    STRB	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 408 :: 		Button_med_p.Caption         = Button_med_p_Caption;
0x10230	0x4969    LDR	R1, [PC, #420]
0x10232	0x486A    LDR	R0, [PC, #424]
0x10234	0x6001    STR	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 409 :: 		Button_med_p.TextAlign       = _taCenter;
0x10236	0x2101    MOVS	R1, #1
0x10238	0x4869    LDR	R0, [PC, #420]
0x1023A	0x7001    STRB	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 410 :: 		Button_med_p.TextAlignVertical= _tavMiddle;
0x1023C	0x2101    MOVS	R1, #1
0x1023E	0x4869    LDR	R0, [PC, #420]
0x10240	0x7001    STRB	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 411 :: 		Button_med_p.FontName        = Tahoma11x13_Regular;
0x10242	0xF64231A3  MOVW	R1, #11171
0x10246	0x4868    LDR	R0, [PC, #416]
0x10248	0x6001    STR	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 412 :: 		Button_med_p.PressColEnabled = 1;
0x1024A	0x2101    MOVS	R1, #1
0x1024C	0x4867    LDR	R0, [PC, #412]
0x1024E	0x7001    STRB	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 413 :: 		Button_med_p.Font_Color      = 0x0000;
0x10250	0x2100    MOVS	R1, #0
0x10252	0x4867    LDR	R0, [PC, #412]
0x10254	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 414 :: 		Button_med_p.VerticalText    = 0;
0x10256	0x2100    MOVS	R1, #0
0x10258	0x4866    LDR	R0, [PC, #408]
0x1025A	0x7001    STRB	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 415 :: 		Button_med_p.Gradient        = 1;
0x1025C	0x2101    MOVS	R1, #1
0x1025E	0x4866    LDR	R0, [PC, #408]
0x10260	0x7001    STRB	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 416 :: 		Button_med_p.Gradient_Orientation = 0;
0x10262	0x2100    MOVS	R1, #0
0x10264	0x4865    LDR	R0, [PC, #404]
0x10266	0x7001    STRB	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 417 :: 		Button_med_p.Gradient_Start_Color = 0xFFFF;
0x10268	0xF64F71FF  MOVW	R1, #65535
0x1026C	0x4864    LDR	R0, [PC, #400]
0x1026E	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 418 :: 		Button_med_p.Gradient_End_Color = 0xC618;
0x10270	0xF24C6118  MOVW	R1, #50712
0x10274	0x4863    LDR	R0, [PC, #396]
0x10276	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 419 :: 		Button_med_p.Color           = 0xC618;
0x10278	0xF24C6118  MOVW	R1, #50712
0x1027C	0x4862    LDR	R0, [PC, #392]
0x1027E	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 420 :: 		Button_med_p.Press_Color     = 0xE71C;
0x10280	0xF24E711C  MOVW	R1, #59164
0x10284	0x4861    LDR	R0, [PC, #388]
0x10286	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 421 :: 		Button_med_p.OnClickPtr      = Button_med_pOnClick;
0x10288	0x4961    LDR	R1, [PC, #388]
0x1028A	0x4862    LDR	R0, [PC, #392]
0x1028C	0x6001    STR	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 423 :: 		Button_med_m.OwnerScreen     = &Screen2;
0x1028E	0x492B    LDR	R1, [PC, #172]
0x10290	0x4861    LDR	R0, [PC, #388]
0x10292	0x6001    STR	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 424 :: 		Button_med_m.Order           = 6;
0x10294	0x2106    MOVS	R1, #6
0x10296	0x4861    LDR	R0, [PC, #388]
0x10298	0x7001    STRB	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 425 :: 		Button_med_m.Left            = 415;
0x1029A	0xF240119F  MOVW	R1, #415
0x1029E	0x4860    LDR	R0, [PC, #384]
0x102A0	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 426 :: 		Button_med_m.Top             = 225;
0x102A2	0x21E1    MOVS	R1, #225
0x102A4	0x485F    LDR	R0, [PC, #380]
0x102A6	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 427 :: 		Button_med_m.Width           = 81;
0x102A8	0x2151    MOVS	R1, #81
0x102AA	0x485F    LDR	R0, [PC, #380]
0x102AC	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 428 :: 		Button_med_m.Height          = 59;
0x102AE	0x213B    MOVS	R1, #59
0x102B0	0x485E    LDR	R0, [PC, #376]
0x102B2	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 429 :: 		Button_med_m.Pen_Width       = 0;
0x102B4	0x2100    MOVS	R1, #0
0x102B6	0x485E    LDR	R0, [PC, #376]
0x102B8	0x7001    STRB	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 430 :: 		Button_med_m.Pen_Color       = 0x0000;
0x102BA	0x2100    MOVS	R1, #0
0x102BC	0x485D    LDR	R0, [PC, #372]
0x102BE	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 431 :: 		Button_med_m.Visible         = 1;
0x102C0	0x2101    MOVS	R1, #1
0x102C2	0x485D    LDR	R0, [PC, #372]
0x102C4	0x7001    STRB	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 432 :: 		Button_med_m.Active          = 1;
0x102C6	0x2101    MOVS	R1, #1
0x102C8	0x485C    LDR	R0, [PC, #368]
0x102CA	0x7001    STRB	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 433 :: 		Button_med_m.Transparent     = 0;
0x102CC	0x2100    MOVS	R1, #0
0x102CE	0x485C    LDR	R0, [PC, #368]
0x102D0	0x7001    STRB	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 434 :: 		Button_med_m.Caption         = Button_med_m_Caption;
0x102D2	0x495C    LDR	R1, [PC, #368]
0x102D4	0x485C    LDR	R0, [PC, #368]
0x102D6	0x6001    STR	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 435 :: 		Button_med_m.TextAlign       = _taCenter;
0x102D8	0x2101    MOVS	R1, #1
0x102DA	0x485C    LDR	R0, [PC, #368]
0x102DC	0x7001    STRB	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 436 :: 		Button_med_m.TextAlignVertical= _tavMiddle;
0x102DE	0x2101    MOVS	R1, #1
0x102E0	0x485B    LDR	R0, [PC, #364]
0x102E2	0x7001    STRB	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 437 :: 		Button_med_m.FontName        = Tahoma11x13_Regular;
0x102E4	0xF64231A3  MOVW	R1, #11171
0x102E8	0x485A    LDR	R0, [PC, #360]
0x102EA	0x6001    STR	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 438 :: 		Button_med_m.PressColEnabled = 1;
0x102EC	0x2101    MOVS	R1, #1
0x102EE	0x485A    LDR	R0, [PC, #360]
0x102F0	0x7001    STRB	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 439 :: 		Button_med_m.Font_Color      = 0x0000;
0x102F2	0x2100    MOVS	R1, #0
0x102F4	0x4859    LDR	R0, [PC, #356]
0x102F6	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 440 :: 		Button_med_m.VerticalText    = 0;
0x102F8	0x2100    MOVS	R1, #0
0x102FA	0x4859    LDR	R0, [PC, #356]
0x102FC	0x7001    STRB	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 441 :: 		Button_med_m.Gradient        = 1;
0x102FE	0x2101    MOVS	R1, #1
0x10300	0x4858    LDR	R0, [PC, #352]
0x10302	0x7001    STRB	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 442 :: 		Button_med_m.Gradient_Orientation = 0;
0x10304	0x2100    MOVS	R1, #0
0x10306	0x4858    LDR	R0, [PC, #352]
0x10308	0x7001    STRB	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 443 :: 		Button_med_m.Gradient_Start_Color = 0xFFFF;
0x1030A	0xF64F71FF  MOVW	R1, #65535
0x1030E	0x4857    LDR	R0, [PC, #348]
0x10310	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 444 :: 		Button_med_m.Gradient_End_Color = 0xC618;
0x10312	0xF24C6118  MOVW	R1, #50712
0x10316	0x4856    LDR	R0, [PC, #344]
0x10318	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 445 :: 		Button_med_m.Color           = 0xC618;
0x1031A	0xF24C6118  MOVW	R1, #50712
0x1031E	0x4855    LDR	R0, [PC, #340]
0x10320	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 446 :: 		Button_med_m.Press_Color     = 0xE71C;
0x10322	0xF24E711C  MOVW	R1, #59164
0x10326	0xE0A7    B	#334
0x10328	0x7E842000  	_Button_low_p+44
0x1032C	0x7E862000  	_Button_low_p+46
0x10330	0x7E8A2000  	_Button_low_p+50
0x10334	0x80650000  	_Button_low_pOnClick+0
0x10338	0x7E942000  	_Button_low_p+60
0x1033C	0x80C82000  	_Screen2+0
0x10340	0x7E9C2000  	_Button_low_m+0
0x10344	0x7EA02000  	_Button_low_m+4
0x10348	0x7EA22000  	_Button_low_m+6
0x1034C	0x7EA42000  	_Button_low_m+8
0x10350	0x7EA62000  	_Button_low_m+10
0x10354	0x7EA82000  	_Button_low_m+12
0x10358	0x7EAA2000  	_Button_low_m+14
0x1035C	0x7EAC2000  	_Button_low_m+16
0x10360	0x7EAE2000  	_Button_low_m+18
0x10364	0x7EAF2000  	_Button_low_m+19
0x10368	0x7EB02000  	_Button_low_m+20
0x1036C	0x00422000  	_Button_low_m_Caption+0
0x10370	0x7EB42000  	_Button_low_m+24
0x10374	0x7EB82000  	_Button_low_m+28
0x10378	0x7EB92000  	_Button_low_m+29
0x1037C	0x7EBC2000  	_Button_low_m+32
0x10380	0x7ECC2000  	_Button_low_m+48
0x10384	0x7EC02000  	_Button_low_m+36
0x10388	0x7EC22000  	_Button_low_m+38
0x1038C	0x7EC32000  	_Button_low_m+39
0x10390	0x7EC42000  	_Button_low_m+40
0x10394	0x7EC62000  	_Button_low_m+42
0x10398	0x7EC82000  	_Button_low_m+44
0x1039C	0x7ECA2000  	_Button_low_m+46
0x103A0	0x7ECE2000  	_Button_low_m+50
0x103A4	0x79D10000  	_Button_low_mOnClick+0
0x103A8	0x7ED82000  	_Button_low_m+60
0x103AC	0x7EE02000  	_Button_med_p+0
0x103B0	0x7EE42000  	_Button_med_p+4
0x103B4	0x7EE62000  	_Button_med_p+6
0x103B8	0x7EE82000  	_Button_med_p+8
0x103BC	0x7EEA2000  	_Button_med_p+10
0x103C0	0x7EEC2000  	_Button_med_p+12
0x103C4	0x7EEE2000  	_Button_med_p+14
0x103C8	0x7EF02000  	_Button_med_p+16
0x103CC	0x7EF22000  	_Button_med_p+18
0x103D0	0x7EF32000  	_Button_med_p+19
0x103D4	0x7EF42000  	_Button_med_p+20
0x103D8	0x00442000  	_Button_med_p_Caption+0
0x103DC	0x7EF82000  	_Button_med_p+24
0x103E0	0x7EFC2000  	_Button_med_p+28
0x103E4	0x7EFD2000  	_Button_med_p+29
0x103E8	0x7F002000  	_Button_med_p+32
0x103EC	0x7F102000  	_Button_med_p+48
0x103F0	0x7F042000  	_Button_med_p+36
0x103F4	0x7F062000  	_Button_med_p+38
0x103F8	0x7F072000  	_Button_med_p+39
0x103FC	0x7F082000  	_Button_med_p+40
0x10400	0x7F0A2000  	_Button_med_p+42
0x10404	0x7F0C2000  	_Button_med_p+44
0x10408	0x7F0E2000  	_Button_med_p+46
0x1040C	0x7F122000  	_Button_med_p+50
0x10410	0x7A350000  	_Button_med_pOnClick+0
0x10414	0x7F1C2000  	_Button_med_p+60
0x10418	0x7F242000  	_Button_med_m+0
0x1041C	0x7F282000  	_Button_med_m+4
0x10420	0x7F2A2000  	_Button_med_m+6
0x10424	0x7F2C2000  	_Button_med_m+8
0x10428	0x7F2E2000  	_Button_med_m+10
0x1042C	0x7F302000  	_Button_med_m+12
0x10430	0x7F322000  	_Button_med_m+14
0x10434	0x7F342000  	_Button_med_m+16
0x10438	0x7F362000  	_Button_med_m+18
0x1043C	0x7F372000  	_Button_med_m+19
0x10440	0x7F382000  	_Button_med_m+20
0x10444	0x00462000  	_Button_med_m_Caption+0
0x10448	0x7F3C2000  	_Button_med_m+24
0x1044C	0x7F402000  	_Button_med_m+28
0x10450	0x7F412000  	_Button_med_m+29
0x10454	0x7F442000  	_Button_med_m+32
0x10458	0x7F542000  	_Button_med_m+48
0x1045C	0x7F482000  	_Button_med_m+36
0x10460	0x7F4A2000  	_Button_med_m+38
0x10464	0x7F4B2000  	_Button_med_m+39
0x10468	0x7F4C2000  	_Button_med_m+40
0x1046C	0x7F4E2000  	_Button_med_m+42
0x10470	0x7F502000  	_Button_med_m+44
0x10474	0x7F522000  	_Button_med_m+46
0x10478	0x487D    LDR	R0, [PC, #500]
0x1047A	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 447 :: 		Button_med_m.OnClickPtr      = Button_med_mOnClick;
0x1047C	0x497D    LDR	R1, [PC, #500]
0x1047E	0x487E    LDR	R0, [PC, #504]
0x10480	0x6001    STR	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 449 :: 		Button_high_p.OwnerScreen     = &Screen2;
0x10482	0x497E    LDR	R1, [PC, #504]
0x10484	0x487E    LDR	R0, [PC, #504]
0x10486	0x6001    STR	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 450 :: 		Button_high_p.Order           = 7;
0x10488	0x2107    MOVS	R1, #7
0x1048A	0x487E    LDR	R0, [PC, #504]
0x1048C	0x7001    STRB	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 451 :: 		Button_high_p.Left            = 327;
0x1048E	0xF2401147  MOVW	R1, #327
0x10492	0x487D    LDR	R0, [PC, #500]
0x10494	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 452 :: 		Button_high_p.Top             = 309;
0x10496	0xF2401135  MOVW	R1, #309
0x1049A	0x487C    LDR	R0, [PC, #496]
0x1049C	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 453 :: 		Button_high_p.Width           = 81;
0x1049E	0x2151    MOVS	R1, #81
0x104A0	0x487B    LDR	R0, [PC, #492]
0x104A2	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 454 :: 		Button_high_p.Height          = 59;
0x104A4	0x213B    MOVS	R1, #59
0x104A6	0x487B    LDR	R0, [PC, #492]
0x104A8	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 455 :: 		Button_high_p.Pen_Width       = 0;
0x104AA	0x2100    MOVS	R1, #0
0x104AC	0x487A    LDR	R0, [PC, #488]
0x104AE	0x7001    STRB	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 456 :: 		Button_high_p.Pen_Color       = 0x0000;
0x104B0	0x2100    MOVS	R1, #0
0x104B2	0x487A    LDR	R0, [PC, #488]
0x104B4	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 457 :: 		Button_high_p.Visible         = 1;
0x104B6	0x2101    MOVS	R1, #1
0x104B8	0x4879    LDR	R0, [PC, #484]
0x104BA	0x7001    STRB	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 458 :: 		Button_high_p.Active          = 1;
0x104BC	0x2101    MOVS	R1, #1
0x104BE	0x4879    LDR	R0, [PC, #484]
0x104C0	0x7001    STRB	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 459 :: 		Button_high_p.Transparent     = 0;
0x104C2	0x2100    MOVS	R1, #0
0x104C4	0x4878    LDR	R0, [PC, #480]
0x104C6	0x7001    STRB	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 460 :: 		Button_high_p.Caption         = Button_high_p_Caption;
0x104C8	0x4978    LDR	R1, [PC, #480]
0x104CA	0x4879    LDR	R0, [PC, #484]
0x104CC	0x6001    STR	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 461 :: 		Button_high_p.TextAlign       = _taCenter;
0x104CE	0x2101    MOVS	R1, #1
0x104D0	0x4878    LDR	R0, [PC, #480]
0x104D2	0x7001    STRB	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 462 :: 		Button_high_p.TextAlignVertical= _tavMiddle;
0x104D4	0x2101    MOVS	R1, #1
0x104D6	0x4878    LDR	R0, [PC, #480]
0x104D8	0x7001    STRB	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 463 :: 		Button_high_p.FontName        = Tahoma11x13_Regular;
0x104DA	0xF64231A3  MOVW	R1, #11171
0x104DE	0x4877    LDR	R0, [PC, #476]
0x104E0	0x6001    STR	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 464 :: 		Button_high_p.PressColEnabled = 1;
0x104E2	0x2101    MOVS	R1, #1
0x104E4	0x4876    LDR	R0, [PC, #472]
0x104E6	0x7001    STRB	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 465 :: 		Button_high_p.Font_Color      = 0x0000;
0x104E8	0x2100    MOVS	R1, #0
0x104EA	0x4876    LDR	R0, [PC, #472]
0x104EC	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 466 :: 		Button_high_p.VerticalText    = 0;
0x104EE	0x2100    MOVS	R1, #0
0x104F0	0x4875    LDR	R0, [PC, #468]
0x104F2	0x7001    STRB	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 467 :: 		Button_high_p.Gradient        = 1;
0x104F4	0x2101    MOVS	R1, #1
0x104F6	0x4875    LDR	R0, [PC, #468]
0x104F8	0x7001    STRB	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 468 :: 		Button_high_p.Gradient_Orientation = 0;
0x104FA	0x2100    MOVS	R1, #0
0x104FC	0x4874    LDR	R0, [PC, #464]
0x104FE	0x7001    STRB	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 469 :: 		Button_high_p.Gradient_Start_Color = 0xFFFF;
0x10500	0xF64F71FF  MOVW	R1, #65535
0x10504	0x4873    LDR	R0, [PC, #460]
0x10506	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 470 :: 		Button_high_p.Gradient_End_Color = 0xC618;
0x10508	0xF24C6118  MOVW	R1, #50712
0x1050C	0x4872    LDR	R0, [PC, #456]
0x1050E	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 471 :: 		Button_high_p.Color           = 0xC618;
0x10510	0xF24C6118  MOVW	R1, #50712
0x10514	0x4871    LDR	R0, [PC, #452]
0x10516	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 472 :: 		Button_high_p.Press_Color     = 0xE71C;
0x10518	0xF24E711C  MOVW	R1, #59164
0x1051C	0x4870    LDR	R0, [PC, #448]
0x1051E	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 473 :: 		Button_high_p.OnClickPtr      = Button_high_pOnClick;
0x10520	0x4970    LDR	R1, [PC, #448]
0x10522	0x4871    LDR	R0, [PC, #452]
0x10524	0x6001    STR	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 475 :: 		Button_high_m.OwnerScreen     = &Screen2;
0x10526	0x4955    LDR	R1, [PC, #340]
0x10528	0x4870    LDR	R0, [PC, #448]
0x1052A	0x6001    STR	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 476 :: 		Button_high_m.Order           = 8;
0x1052C	0x2108    MOVS	R1, #8
0x1052E	0x4870    LDR	R0, [PC, #448]
0x10530	0x7001    STRB	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 477 :: 		Button_high_m.Left            = 416;
0x10532	0xF24011A0  MOVW	R1, #416
0x10536	0x486F    LDR	R0, [PC, #444]
0x10538	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 478 :: 		Button_high_m.Top             = 309;
0x1053A	0xF2401135  MOVW	R1, #309
0x1053E	0x486E    LDR	R0, [PC, #440]
0x10540	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 479 :: 		Button_high_m.Width           = 81;
0x10542	0x2151    MOVS	R1, #81
0x10544	0x486D    LDR	R0, [PC, #436]
0x10546	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 480 :: 		Button_high_m.Height          = 59;
0x10548	0x213B    MOVS	R1, #59
0x1054A	0x486D    LDR	R0, [PC, #436]
0x1054C	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 481 :: 		Button_high_m.Pen_Width       = 0;
0x1054E	0x2100    MOVS	R1, #0
0x10550	0x486C    LDR	R0, [PC, #432]
0x10552	0x7001    STRB	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 482 :: 		Button_high_m.Pen_Color       = 0x0000;
0x10554	0x2100    MOVS	R1, #0
0x10556	0x486C    LDR	R0, [PC, #432]
0x10558	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 483 :: 		Button_high_m.Visible         = 1;
0x1055A	0x2101    MOVS	R1, #1
0x1055C	0x486B    LDR	R0, [PC, #428]
0x1055E	0x7001    STRB	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 484 :: 		Button_high_m.Active          = 1;
0x10560	0x2101    MOVS	R1, #1
0x10562	0x486B    LDR	R0, [PC, #428]
0x10564	0x7001    STRB	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 485 :: 		Button_high_m.Transparent     = 0;
0x10566	0x2100    MOVS	R1, #0
0x10568	0x486A    LDR	R0, [PC, #424]
0x1056A	0x7001    STRB	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 486 :: 		Button_high_m.Caption         = Button_high_m_Caption;
0x1056C	0x496A    LDR	R1, [PC, #424]
0x1056E	0x486B    LDR	R0, [PC, #428]
0x10570	0x6001    STR	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 487 :: 		Button_high_m.TextAlign       = _taCenter;
0x10572	0x2101    MOVS	R1, #1
0x10574	0x486A    LDR	R0, [PC, #424]
0x10576	0x7001    STRB	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 488 :: 		Button_high_m.TextAlignVertical= _tavMiddle;
0x10578	0x2101    MOVS	R1, #1
0x1057A	0x486A    LDR	R0, [PC, #424]
0x1057C	0x7001    STRB	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 489 :: 		Button_high_m.FontName        = Tahoma11x13_Regular;
0x1057E	0xF64231A3  MOVW	R1, #11171
0x10582	0x4869    LDR	R0, [PC, #420]
0x10584	0x6001    STR	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 490 :: 		Button_high_m.PressColEnabled = 1;
0x10586	0x2101    MOVS	R1, #1
0x10588	0x4868    LDR	R0, [PC, #416]
0x1058A	0x7001    STRB	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 491 :: 		Button_high_m.Font_Color      = 0x0000;
0x1058C	0x2100    MOVS	R1, #0
0x1058E	0x4868    LDR	R0, [PC, #416]
0x10590	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 492 :: 		Button_high_m.VerticalText    = 0;
0x10592	0x2100    MOVS	R1, #0
0x10594	0x4867    LDR	R0, [PC, #412]
0x10596	0x7001    STRB	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 493 :: 		Button_high_m.Gradient        = 1;
0x10598	0x2101    MOVS	R1, #1
0x1059A	0x4867    LDR	R0, [PC, #412]
0x1059C	0x7001    STRB	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 494 :: 		Button_high_m.Gradient_Orientation = 0;
0x1059E	0x2100    MOVS	R1, #0
0x105A0	0x4866    LDR	R0, [PC, #408]
0x105A2	0x7001    STRB	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 495 :: 		Button_high_m.Gradient_Start_Color = 0xFFFF;
0x105A4	0xF64F71FF  MOVW	R1, #65535
0x105A8	0x4865    LDR	R0, [PC, #404]
0x105AA	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 496 :: 		Button_high_m.Gradient_End_Color = 0xC618;
0x105AC	0xF24C6118  MOVW	R1, #50712
0x105B0	0x4864    LDR	R0, [PC, #400]
0x105B2	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 497 :: 		Button_high_m.Color           = 0xC618;
0x105B4	0xF24C6118  MOVW	R1, #50712
0x105B8	0x4863    LDR	R0, [PC, #396]
0x105BA	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 498 :: 		Button_high_m.Press_Color     = 0xE71C;
0x105BC	0xF24E711C  MOVW	R1, #59164
0x105C0	0x4862    LDR	R0, [PC, #392]
0x105C2	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 499 :: 		Button_high_m.OnClickPtr      = Button_high_mOnClick;
0x105C4	0x4962    LDR	R1, [PC, #392]
0x105C6	0x4863    LDR	R0, [PC, #396]
0x105C8	0x6001    STR	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 501 :: 		Button_max_p.OwnerScreen     = &Screen2;
0x105CA	0x492C    LDR	R1, [PC, #176]
0x105CC	0x4862    LDR	R0, [PC, #392]
0x105CE	0x6001    STR	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 502 :: 		Button_max_p.Order           = 9;
0x105D0	0x2109    MOVS	R1, #9
0x105D2	0x4862    LDR	R0, [PC, #392]
0x105D4	0x7001    STRB	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 503 :: 		Button_max_p.Left            = 327;
0x105D6	0xF2401147  MOVW	R1, #327
0x105DA	0x4861    LDR	R0, [PC, #388]
0x105DC	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 504 :: 		Button_max_p.Top             = 381;
0x105DE	0xF240117D  MOVW	R1, #381
0x105E2	0x4860    LDR	R0, [PC, #384]
0x105E4	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 505 :: 		Button_max_p.Width           = 81;
0x105E6	0x2151    MOVS	R1, #81
0x105E8	0x485F    LDR	R0, [PC, #380]
0x105EA	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 506 :: 		Button_max_p.Height          = 59;
0x105EC	0x213B    MOVS	R1, #59
0x105EE	0x485F    LDR	R0, [PC, #380]
0x105F0	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 507 :: 		Button_max_p.Pen_Width       = 0;
0x105F2	0x2100    MOVS	R1, #0
0x105F4	0x485E    LDR	R0, [PC, #376]
0x105F6	0x7001    STRB	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 508 :: 		Button_max_p.Pen_Color       = 0x0000;
0x105F8	0x2100    MOVS	R1, #0
0x105FA	0x485E    LDR	R0, [PC, #376]
0x105FC	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 509 :: 		Button_max_p.Visible         = 1;
0x105FE	0x2101    MOVS	R1, #1
0x10600	0x485D    LDR	R0, [PC, #372]
0x10602	0x7001    STRB	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 510 :: 		Button_max_p.Active          = 1;
0x10604	0x2101    MOVS	R1, #1
0x10606	0x485D    LDR	R0, [PC, #372]
0x10608	0x7001    STRB	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 511 :: 		Button_max_p.Transparent     = 0;
0x1060A	0x2100    MOVS	R1, #0
0x1060C	0x485C    LDR	R0, [PC, #368]
0x1060E	0x7001    STRB	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 512 :: 		Button_max_p.Caption         = Button_max_p_Caption;
0x10610	0x495C    LDR	R1, [PC, #368]
0x10612	0x485D    LDR	R0, [PC, #372]
0x10614	0x6001    STR	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 513 :: 		Button_max_p.TextAlign       = _taCenter;
0x10616	0x2101    MOVS	R1, #1
0x10618	0x485C    LDR	R0, [PC, #368]
0x1061A	0x7001    STRB	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 514 :: 		Button_max_p.TextAlignVertical= _tavMiddle;
0x1061C	0x2101    MOVS	R1, #1
0x1061E	0x485C    LDR	R0, [PC, #368]
0x10620	0x7001    STRB	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 515 :: 		Button_max_p.FontName        = Tahoma11x13_Regular;
0x10622	0xF64231A3  MOVW	R1, #11171
0x10626	0x485B    LDR	R0, [PC, #364]
0x10628	0x6001    STR	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 516 :: 		Button_max_p.PressColEnabled = 1;
0x1062A	0x2101    MOVS	R1, #1
0x1062C	0x485A    LDR	R0, [PC, #360]
0x1062E	0x7001    STRB	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 517 :: 		Button_max_p.Font_Color      = 0x0000;
0x10630	0x2100    MOVS	R1, #0
0x10632	0x485A    LDR	R0, [PC, #360]
0x10634	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 518 :: 		Button_max_p.VerticalText    = 0;
0x10636	0x2100    MOVS	R1, #0
0x10638	0x4859    LDR	R0, [PC, #356]
0x1063A	0x7001    STRB	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 519 :: 		Button_max_p.Gradient        = 1;
0x1063C	0x2101    MOVS	R1, #1
0x1063E	0x4859    LDR	R0, [PC, #356]
0x10640	0x7001    STRB	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 520 :: 		Button_max_p.Gradient_Orientation = 0;
0x10642	0x2100    MOVS	R1, #0
0x10644	0x4858    LDR	R0, [PC, #352]
0x10646	0x7001    STRB	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 521 :: 		Button_max_p.Gradient_Start_Color = 0xFFFF;
0x10648	0xF64F71FF  MOVW	R1, #65535
0x1064C	0x4857    LDR	R0, [PC, #348]
0x1064E	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 522 :: 		Button_max_p.Gradient_End_Color = 0xC618;
0x10650	0xF24C6118  MOVW	R1, #50712
0x10654	0x4856    LDR	R0, [PC, #344]
0x10656	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 523 :: 		Button_max_p.Color           = 0xC618;
0x10658	0xF24C6118  MOVW	R1, #50712
0x1065C	0x4855    LDR	R0, [PC, #340]
0x1065E	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 524 :: 		Button_max_p.Press_Color     = 0xE71C;
0x10660	0xF24E711C  MOVW	R1, #59164
0x10664	0x4854    LDR	R0, [PC, #336]
0x10666	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 525 :: 		Button_max_p.OnClickPtr      = Button_max_pOnClick;
0x10668	0x4954    LDR	R1, [PC, #336]
0x1066A	0x4855    LDR	R0, [PC, #340]
0x1066C	0xF000B8AA  B	#340
0x10670	0x7F562000  	_Button_med_m+50
0x10674	0x79050000  	_Button_med_mOnClick+0
0x10678	0x7F602000  	_Button_med_m+60
0x1067C	0x80C82000  	_Screen2+0
0x10680	0x7F682000  	_Button_high_p+0
0x10684	0x7F6C2000  	_Button_high_p+4
0x10688	0x7F6E2000  	_Button_high_p+6
0x1068C	0x7F702000  	_Button_high_p+8
0x10690	0x7F722000  	_Button_high_p+10
0x10694	0x7F742000  	_Button_high_p+12
0x10698	0x7F762000  	_Button_high_p+14
0x1069C	0x7F782000  	_Button_high_p+16
0x106A0	0x7F7A2000  	_Button_high_p+18
0x106A4	0x7F7B2000  	_Button_high_p+19
0x106A8	0x7F7C2000  	_Button_high_p+20
0x106AC	0x00482000  	_Button_high_p_Caption+0
0x106B0	0x7F802000  	_Button_high_p+24
0x106B4	0x7F842000  	_Button_high_p+28
0x106B8	0x7F852000  	_Button_high_p+29
0x106BC	0x7F882000  	_Button_high_p+32
0x106C0	0x7F982000  	_Button_high_p+48
0x106C4	0x7F8C2000  	_Button_high_p+36
0x106C8	0x7F8E2000  	_Button_high_p+38
0x106CC	0x7F8F2000  	_Button_high_p+39
0x106D0	0x7F902000  	_Button_high_p+40
0x106D4	0x7F922000  	_Button_high_p+42
0x106D8	0x7F942000  	_Button_high_p+44
0x106DC	0x7F962000  	_Button_high_p+46
0x106E0	0x7F9A2000  	_Button_high_p+50
0x106E4	0x79690000  	_Button_high_pOnClick+0
0x106E8	0x7FA42000  	_Button_high_p+60
0x106EC	0x7FAC2000  	_Button_high_m+0
0x106F0	0x7FB02000  	_Button_high_m+4
0x106F4	0x7FB22000  	_Button_high_m+6
0x106F8	0x7FB42000  	_Button_high_m+8
0x106FC	0x7FB62000  	_Button_high_m+10
0x10700	0x7FB82000  	_Button_high_m+12
0x10704	0x7FBA2000  	_Button_high_m+14
0x10708	0x7FBC2000  	_Button_high_m+16
0x1070C	0x7FBE2000  	_Button_high_m+18
0x10710	0x7FBF2000  	_Button_high_m+19
0x10714	0x7FC02000  	_Button_high_m+20
0x10718	0x004A2000  	_Button_high_m_Caption+0
0x1071C	0x7FC42000  	_Button_high_m+24
0x10720	0x7FC82000  	_Button_high_m+28
0x10724	0x7FC92000  	_Button_high_m+29
0x10728	0x7FCC2000  	_Button_high_m+32
0x1072C	0x7FDC2000  	_Button_high_m+48
0x10730	0x7FD02000  	_Button_high_m+36
0x10734	0x7FD22000  	_Button_high_m+38
0x10738	0x7FD32000  	_Button_high_m+39
0x1073C	0x7FD42000  	_Button_high_m+40
0x10740	0x7FD62000  	_Button_high_m+42
0x10744	0x7FD82000  	_Button_high_m+44
0x10748	0x7FDA2000  	_Button_high_m+46
0x1074C	0x7FDE2000  	_Button_high_m+50
0x10750	0x7E690000  	_Button_high_mOnClick+0
0x10754	0x7FE82000  	_Button_high_m+60
0x10758	0x7FF02000  	_Button_max_p+0
0x1075C	0x7FF42000  	_Button_max_p+4
0x10760	0x7FF62000  	_Button_max_p+6
0x10764	0x7FF82000  	_Button_max_p+8
0x10768	0x7FFA2000  	_Button_max_p+10
0x1076C	0x7FFC2000  	_Button_max_p+12
0x10770	0x7FFE2000  	_Button_max_p+14
0x10774	0x80002000  	_Button_max_p+16
0x10778	0x80022000  	_Button_max_p+18
0x1077C	0x80032000  	_Button_max_p+19
0x10780	0x80042000  	_Button_max_p+20
0x10784	0x004C2000  	_Button_max_p_Caption+0
0x10788	0x80082000  	_Button_max_p+24
0x1078C	0x800C2000  	_Button_max_p+28
0x10790	0x800D2000  	_Button_max_p+29
0x10794	0x80102000  	_Button_max_p+32
0x10798	0x80202000  	_Button_max_p+48
0x1079C	0x80142000  	_Button_max_p+36
0x107A0	0x80162000  	_Button_max_p+38
0x107A4	0x80172000  	_Button_max_p+39
0x107A8	0x80182000  	_Button_max_p+40
0x107AC	0x801A2000  	_Button_max_p+42
0x107B0	0x801C2000  	_Button_max_p+44
0x107B4	0x801E2000  	_Button_max_p+46
0x107B8	0x80222000  	_Button_max_p+50
0x107BC	0x7ED10000  	_Button_max_pOnClick+0
0x107C0	0x802C2000  	_Button_max_p+60
0x107C4	0x6001    STR	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 527 :: 		Button_max_m.OwnerScreen     = &Screen2;
0x107C6	0x4929    LDR	R1, [PC, #164]
0x107C8	0x4829    LDR	R0, [PC, #164]
0x107CA	0x6001    STR	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 528 :: 		Button_max_m.Order           = 10;
0x107CC	0x210A    MOVS	R1, #10
0x107CE	0x4829    LDR	R0, [PC, #164]
0x107D0	0x7001    STRB	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 529 :: 		Button_max_m.Left            = 418;
0x107D2	0xF24011A2  MOVW	R1, #418
0x107D6	0x4828    LDR	R0, [PC, #160]
0x107D8	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 530 :: 		Button_max_m.Top             = 381;
0x107DA	0xF240117D  MOVW	R1, #381
0x107DE	0x4827    LDR	R0, [PC, #156]
0x107E0	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 531 :: 		Button_max_m.Width           = 81;
0x107E2	0x2151    MOVS	R1, #81
0x107E4	0x4826    LDR	R0, [PC, #152]
0x107E6	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 532 :: 		Button_max_m.Height          = 59;
0x107E8	0x213B    MOVS	R1, #59
0x107EA	0x4826    LDR	R0, [PC, #152]
0x107EC	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 533 :: 		Button_max_m.Pen_Width       = 0;
0x107EE	0x2100    MOVS	R1, #0
0x107F0	0x4825    LDR	R0, [PC, #148]
0x107F2	0x7001    STRB	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 534 :: 		Button_max_m.Pen_Color       = 0x0000;
0x107F4	0x2100    MOVS	R1, #0
0x107F6	0x4825    LDR	R0, [PC, #148]
0x107F8	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 535 :: 		Button_max_m.Visible         = 1;
0x107FA	0x2101    MOVS	R1, #1
0x107FC	0x4824    LDR	R0, [PC, #144]
0x107FE	0x7001    STRB	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 536 :: 		Button_max_m.Active          = 1;
0x10800	0x2101    MOVS	R1, #1
0x10802	0x4824    LDR	R0, [PC, #144]
0x10804	0x7001    STRB	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 537 :: 		Button_max_m.Transparent     = 0;
0x10806	0x2100    MOVS	R1, #0
0x10808	0x4823    LDR	R0, [PC, #140]
0x1080A	0x7001    STRB	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 538 :: 		Button_max_m.Caption         = Button_max_m_Caption;
0x1080C	0x4923    LDR	R1, [PC, #140]
0x1080E	0x4824    LDR	R0, [PC, #144]
0x10810	0x6001    STR	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 539 :: 		Button_max_m.TextAlign       = _taCenter;
0x10812	0x2101    MOVS	R1, #1
0x10814	0x4823    LDR	R0, [PC, #140]
0x10816	0x7001    STRB	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 540 :: 		Button_max_m.TextAlignVertical= _tavMiddle;
0x10818	0x2101    MOVS	R1, #1
0x1081A	0x4823    LDR	R0, [PC, #140]
0x1081C	0x7001    STRB	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 541 :: 		Button_max_m.FontName        = Tahoma11x13_Regular;
0x1081E	0xF64231A3  MOVW	R1, #11171
0x10822	0x4822    LDR	R0, [PC, #136]
0x10824	0x6001    STR	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 542 :: 		Button_max_m.PressColEnabled = 1;
0x10826	0x2101    MOVS	R1, #1
0x10828	0x4821    LDR	R0, [PC, #132]
0x1082A	0x7001    STRB	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 543 :: 		Button_max_m.Font_Color      = 0x0000;
0x1082C	0x2100    MOVS	R1, #0
0x1082E	0x4821    LDR	R0, [PC, #132]
0x10830	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 544 :: 		Button_max_m.VerticalText    = 0;
0x10832	0x2100    MOVS	R1, #0
0x10834	0x4820    LDR	R0, [PC, #128]
0x10836	0x7001    STRB	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 545 :: 		Button_max_m.Gradient        = 1;
0x10838	0x2101    MOVS	R1, #1
0x1083A	0x4820    LDR	R0, [PC, #128]
0x1083C	0x7001    STRB	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 546 :: 		Button_max_m.Gradient_Orientation = 0;
0x1083E	0x2100    MOVS	R1, #0
0x10840	0x481F    LDR	R0, [PC, #124]
0x10842	0x7001    STRB	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 547 :: 		Button_max_m.Gradient_Start_Color = 0xFFFF;
0x10844	0xF64F71FF  MOVW	R1, #65535
0x10848	0x481E    LDR	R0, [PC, #120]
0x1084A	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 548 :: 		Button_max_m.Gradient_End_Color = 0xC618;
0x1084C	0xF24C6118  MOVW	R1, #50712
0x10850	0x481D    LDR	R0, [PC, #116]
0x10852	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 549 :: 		Button_max_m.Color           = 0xC618;
0x10854	0xF24C6118  MOVW	R1, #50712
0x10858	0x481C    LDR	R0, [PC, #112]
0x1085A	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 550 :: 		Button_max_m.Press_Color     = 0xE71C;
0x1085C	0xF24E711C  MOVW	R1, #59164
0x10860	0x481B    LDR	R0, [PC, #108]
0x10862	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 551 :: 		Button_max_m.OnClickPtr      = Button_max_mOnClick;
0x10864	0x491B    LDR	R1, [PC, #108]
0x10866	0x481C    LDR	R0, [PC, #112]
0x10868	0x6001    STR	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 552 :: 		}
L_end_InitializeObjects:
0x1086A	0x4770    BX	LR
0x1086C	0x80C82000  	_Screen2+0
0x10870	0x80342000  	_Button_max_m+0
0x10874	0x80382000  	_Button_max_m+4
0x10878	0x803A2000  	_Button_max_m+6
0x1087C	0x803C2000  	_Button_max_m+8
0x10880	0x803E2000  	_Button_max_m+10
0x10884	0x80402000  	_Button_max_m+12
0x10888	0x80422000  	_Button_max_m+14
0x1088C	0x80442000  	_Button_max_m+16
0x10890	0x80462000  	_Button_max_m+18
0x10894	0x80472000  	_Button_max_m+19
0x10898	0x80482000  	_Button_max_m+20
0x1089C	0x004E2000  	_Button_max_m_Caption+0
0x108A0	0x804C2000  	_Button_max_m+24
0x108A4	0x80502000  	_Button_max_m+28
0x108A8	0x80512000  	_Button_max_m+29
0x108AC	0x80542000  	_Button_max_m+32
0x108B0	0x80642000  	_Button_max_m+48
0x108B4	0x80582000  	_Button_max_m+36
0x108B8	0x805A2000  	_Button_max_m+38
0x108BC	0x805B2000  	_Button_max_m+39
0x108C0	0x805C2000  	_Button_max_m+40
0x108C4	0x805E2000  	_Button_max_m+42
0x108C8	0x80602000  	_Button_max_m+44
0x108CC	0x80622000  	_Button_max_m+46
0x108D0	0x80662000  	_Button_max_m+50
0x108D4	0x7A990000  	_Button_max_mOnClick+0
0x108D8	0x80702000  	_Button_max_m+60
; end of ThermalCameraDemo_driver_InitializeObjects
_DrawScreen:
;ThermalCameraDemo_driver.c, 633 :: 		void DrawScreen(TScreen *aScreen) {
; aScreen start address is: 0 (R0)
0x10CD8	0xB08B    SUB	SP, SP, #44
0x10CDA	0xF8CDE000  STR	LR, [SP, #0]
; aScreen end address is: 0 (R0)
; aScreen start address is: 0 (R0)
;ThermalCameraDemo_driver.c, 646 :: 		object_pressed = 0;
0x10CDE	0x2200    MOVS	R2, #0
0x10CE0	0x499A    LDR	R1, [PC, #616]
0x10CE2	0x700A    STRB	R2, [R1, #0]
;ThermalCameraDemo_driver.c, 647 :: 		order = 0;
0x10CE4	0x2100    MOVS	R1, #0
0x10CE6	0xF8AD1008  STRH	R1, [SP, #8]
;ThermalCameraDemo_driver.c, 648 :: 		button_idx = 0;
0x10CEA	0x2100    MOVS	R1, #0
0x10CEC	0xF88D100A  STRB	R1, [SP, #10]
;ThermalCameraDemo_driver.c, 649 :: 		label_idx = 0;
0x10CF0	0x2100    MOVS	R1, #0
0x10CF2	0xF88D1010  STRB	R1, [SP, #16]
;ThermalCameraDemo_driver.c, 650 :: 		image_idx = 0;
0x10CF6	0x2100    MOVS	R1, #0
0x10CF8	0xF88D1018  STRB	R1, [SP, #24]
;ThermalCameraDemo_driver.c, 651 :: 		box_idx = 0;
0x10CFC	0x2100    MOVS	R1, #0
0x10CFE	0xF88D1020  STRB	R1, [SP, #32]
;ThermalCameraDemo_driver.c, 652 :: 		CurrentScreen = aScreen;
0x10D02	0x4993    LDR	R1, [PC, #588]
0x10D04	0x6008    STR	R0, [R1, #0]
; aScreen end address is: 0 (R0)
;ThermalCameraDemo_driver.c, 654 :: 		for (it = 255; it >= 0; it--)
; it start address is: 8 (R2)
0x10D06	0x22FF    MOVS	R2, #255
0x10D08	0xB212    SXTH	R2, R2
; it end address is: 8 (R2)
0x10D0A	0xB210    SXTH	R0, R2
L_DrawScreen29:
; it start address is: 0 (R0)
0x10D0C	0x2800    CMP	R0, #0
0x10D0E	0xDB0C    BLT	L_DrawScreen30
;ThermalCameraDemo_driver.c, 656 :: 		TFT_Set_DBC_SSD1963(it);
0x10D10	0xF8AD0004  STRH	R0, [SP, #4]
0x10D14	0xB2C0    UXTB	R0, R0
0x10D16	0xF7F9FDCF  BL	_TFT_Set_DBC_SSD1963+0
0x10D1A	0xF9BD0004  LDRSH	R0, [SP, #4]
;ThermalCameraDemo_driver.c, 657 :: 		Delay_1ms( );
0x10D1E	0xF7F9F943  BL	_Delay_1ms+0
;ThermalCameraDemo_driver.c, 654 :: 		for (it = 255; it >= 0; it--)
0x10D22	0x1E41    SUBS	R1, R0, #1
; it end address is: 0 (R0)
; it start address is: 8 (R2)
0x10D24	0xB20A    SXTH	R2, R1
;ThermalCameraDemo_driver.c, 658 :: 		}
0x10D26	0xB210    SXTH	R0, R2
; it end address is: 8 (R2)
0x10D28	0xE7F0    B	L_DrawScreen29
L_DrawScreen30:
;ThermalCameraDemo_driver.c, 659 :: 		if ((display_width != CurrentScreen->Width) || (display_height != CurrentScreen->Height)) {
0x10D2A	0x4989    LDR	R1, [PC, #548]
0x10D2C	0x6809    LDR	R1, [R1, #0]
0x10D2E	0x1C89    ADDS	R1, R1, #2
0x10D30	0x880A    LDRH	R2, [R1, #0]
0x10D32	0x4988    LDR	R1, [PC, #544]
0x10D34	0x8809    LDRH	R1, [R1, #0]
0x10D36	0x4291    CMP	R1, R2
0x10D38	0xD108    BNE	L__DrawScreen161
0x10D3A	0x4985    LDR	R1, [PC, #532]
0x10D3C	0x6809    LDR	R1, [R1, #0]
0x10D3E	0x1D09    ADDS	R1, R1, #4
0x10D40	0x880A    LDRH	R2, [R1, #0]
0x10D42	0x4985    LDR	R1, [PC, #532]
0x10D44	0x8809    LDRH	R1, [R1, #0]
0x10D46	0x4291    CMP	R1, R2
0x10D48	0xD100    BNE	L__DrawScreen160
0x10D4A	0xE046    B	L_DrawScreen34
L__DrawScreen161:
L__DrawScreen160:
;ThermalCameraDemo_driver.c, 660 :: 		save_bled = TFT_BLED;
0x10D4C	0x4A83    LDR	R2, [PC, #524]
0x10D4E	0x6811    LDR	R1, [R2, #0]
0x10D50	0xF88D1028  STRB	R1, [SP, #40]
;ThermalCameraDemo_driver.c, 661 :: 		TFT_BLED           = 0;
0x10D54	0x2100    MOVS	R1, #0
0x10D56	0xB249    SXTB	R1, R1
0x10D58	0x6011    STR	R1, [R2, #0]
;ThermalCameraDemo_driver.c, 662 :: 		TFT_Set_Active(Set_Index, Write_Command, Write_Data);
0x10D5A	0x4B81    LDR	R3, [PC, #516]
0x10D5C	0x4A81    LDR	R2, [PC, #516]
0x10D5E	0x4982    LDR	R1, [PC, #520]
0x10D60	0x4608    MOV	R0, R1
0x10D62	0x4611    MOV	R1, R2
0x10D64	0x461A    MOV	R2, R3
0x10D66	0xF7F9FD73  BL	_TFT_Set_Active+0
;ThermalCameraDemo_driver.c, 663 :: 		TFT_Init_SSD1963_Board_50(CurrentScreen->Width, CurrentScreen->Height);
0x10D6A	0x4B79    LDR	R3, [PC, #484]
0x10D6C	0x6819    LDR	R1, [R3, #0]
0x10D6E	0x1D09    ADDS	R1, R1, #4
0x10D70	0x8809    LDRH	R1, [R1, #0]
0x10D72	0xB28A    UXTH	R2, R1
0x10D74	0x4619    MOV	R1, R3
0x10D76	0x6809    LDR	R1, [R1, #0]
0x10D78	0x1C89    ADDS	R1, R1, #2
0x10D7A	0x8809    LDRH	R1, [R1, #0]
0x10D7C	0xB288    UXTH	R0, R1
0x10D7E	0xB291    UXTH	R1, R2
0x10D80	0xF7F9FCBC  BL	_TFT_Init_SSD1963_Board_50+0
;ThermalCameraDemo_driver.c, 664 :: 		FT5XX6_SetSize(CurrentScreen->Width, CurrentScreen->Height);
0x10D84	0x4B72    LDR	R3, [PC, #456]
0x10D86	0x6819    LDR	R1, [R3, #0]
0x10D88	0x1D09    ADDS	R1, R1, #4
0x10D8A	0x8809    LDRH	R1, [R1, #0]
0x10D8C	0xB28A    UXTH	R2, R1
0x10D8E	0x4619    MOV	R1, R3
0x10D90	0x6809    LDR	R1, [R1, #0]
0x10D92	0x1C89    ADDS	R1, R1, #2
0x10D94	0x8809    LDRH	R1, [R1, #0]
0x10D96	0xB288    UXTH	R0, R1
0x10D98	0xB291    UXTH	R1, R2
0x10D9A	0xF7F8FC25  BL	_FT5XX6_SetSize+0
;ThermalCameraDemo_driver.c, 665 :: 		TFT_Set_Ext_Buffer(TFT_Get_Data);
0x10D9E	0x4973    LDR	R1, [PC, #460]
0x10DA0	0x4608    MOV	R0, R1
0x10DA2	0xF7F9FDFF  BL	_TFT_Set_Ext_Buffer+0
;ThermalCameraDemo_driver.c, 666 :: 		TFT_Fill_Screen(CurrentScreen->Color);
0x10DA6	0x496A    LDR	R1, [PC, #424]
0x10DA8	0x6809    LDR	R1, [R1, #0]
0x10DAA	0x8809    LDRH	R1, [R1, #0]
0x10DAC	0xB288    UXTH	R0, R1
0x10DAE	0xF7F9FD07  BL	_TFT_Fill_Screen+0
;ThermalCameraDemo_driver.c, 667 :: 		TFT_Set_DBC_SSD1963(255);
0x10DB2	0x20FF    MOVS	R0, #255
0x10DB4	0xF7F9FD80  BL	_TFT_Set_DBC_SSD1963+0
;ThermalCameraDemo_driver.c, 668 :: 		display_width = CurrentScreen->Width;
0x10DB8	0x4B65    LDR	R3, [PC, #404]
0x10DBA	0x6819    LDR	R1, [R3, #0]
0x10DBC	0x1C89    ADDS	R1, R1, #2
0x10DBE	0x880A    LDRH	R2, [R1, #0]
0x10DC0	0x4964    LDR	R1, [PC, #400]
0x10DC2	0x800A    STRH	R2, [R1, #0]
;ThermalCameraDemo_driver.c, 669 :: 		display_height = CurrentScreen->Height;
0x10DC4	0x4619    MOV	R1, R3
0x10DC6	0x6809    LDR	R1, [R1, #0]
0x10DC8	0x1D09    ADDS	R1, R1, #4
0x10DCA	0x880A    LDRH	R2, [R1, #0]
0x10DCC	0x4962    LDR	R1, [PC, #392]
0x10DCE	0x800A    STRH	R2, [R1, #0]
;ThermalCameraDemo_driver.c, 670 :: 		TFT_BLED           = save_bled;
0x10DD0	0xF89D2028  LDRB	R2, [SP, #40]
0x10DD4	0x4961    LDR	R1, [PC, #388]
0x10DD6	0x600A    STR	R2, [R1, #0]
;ThermalCameraDemo_driver.c, 671 :: 		}
0x10DD8	0xE005    B	L_DrawScreen35
L_DrawScreen34:
;ThermalCameraDemo_driver.c, 673 :: 		TFT_Fill_Screen(CurrentScreen->Color);
0x10DDA	0x495D    LDR	R1, [PC, #372]
0x10DDC	0x6809    LDR	R1, [R1, #0]
0x10DDE	0x8809    LDRH	R1, [R1, #0]
0x10DE0	0xB288    UXTH	R0, R1
0x10DE2	0xF7F9FCED  BL	_TFT_Fill_Screen+0
L_DrawScreen35:
;ThermalCameraDemo_driver.c, 676 :: 		while (order < CurrentScreen->ObjectsCount) {
L_DrawScreen36:
0x10DE6	0x495A    LDR	R1, [PC, #360]
0x10DE8	0x6809    LDR	R1, [R1, #0]
0x10DEA	0x1D89    ADDS	R1, R1, #6
0x10DEC	0x880A    LDRH	R2, [R1, #0]
0x10DEE	0xF8BD1008  LDRH	R1, [SP, #8]
0x10DF2	0x4291    CMP	R1, R2
0x10DF4	0xF0808095  BCS	L_DrawScreen37
;ThermalCameraDemo_driver.c, 677 :: 		if (button_idx < CurrentScreen->ButtonsCount) {
0x10DF8	0x4955    LDR	R1, [PC, #340]
0x10DFA	0x6809    LDR	R1, [R1, #0]
0x10DFC	0x3108    ADDS	R1, #8
0x10DFE	0x880A    LDRH	R2, [R1, #0]
0x10E00	0xF89D100A  LDRB	R1, [SP, #10]
0x10E04	0x4291    CMP	R1, R2
0x10E06	0xD21C    BCS	L_DrawScreen38
;ThermalCameraDemo_driver.c, 678 :: 		local_button = GetButton(button_idx);
0x10E08	0x4951    LDR	R1, [PC, #324]
0x10E0A	0x6809    LDR	R1, [R1, #0]
0x10E0C	0x310C    ADDS	R1, #12
0x10E0E	0x680A    LDR	R2, [R1, #0]
0x10E10	0xF89D100A  LDRB	R1, [SP, #10]
0x10E14	0x0089    LSLS	R1, R1, #2
0x10E16	0x1851    ADDS	R1, R2, R1
0x10E18	0x6809    LDR	R1, [R1, #0]
0x10E1A	0x9103    STR	R1, [SP, #12]
;ThermalCameraDemo_driver.c, 679 :: 		if (order == local_button->Order) {
0x10E1C	0x1D09    ADDS	R1, R1, #4
0x10E1E	0x780A    LDRB	R2, [R1, #0]
0x10E20	0xF8BD1008  LDRH	R1, [SP, #8]
0x10E24	0x4291    CMP	R1, R2
0x10E26	0xD10C    BNE	L_DrawScreen39
;ThermalCameraDemo_driver.c, 680 :: 		button_idx++;
0x10E28	0xF89D100A  LDRB	R1, [SP, #10]
0x10E2C	0x1C49    ADDS	R1, R1, #1
0x10E2E	0xF88D100A  STRB	R1, [SP, #10]
;ThermalCameraDemo_driver.c, 681 :: 		order++;
0x10E32	0xF8BD1008  LDRH	R1, [SP, #8]
0x10E36	0x1C49    ADDS	R1, R1, #1
0x10E38	0xF8AD1008  STRH	R1, [SP, #8]
;ThermalCameraDemo_driver.c, 682 :: 		DrawButton(local_button);
0x10E3C	0x9803    LDR	R0, [SP, #12]
0x10E3E	0xF7FAFD8B  BL	_DrawButton+0
;ThermalCameraDemo_driver.c, 683 :: 		}
L_DrawScreen39:
;ThermalCameraDemo_driver.c, 684 :: 		}
L_DrawScreen38:
;ThermalCameraDemo_driver.c, 686 :: 		if (label_idx < CurrentScreen->LabelsCount) {
0x10E42	0x4943    LDR	R1, [PC, #268]
0x10E44	0x6809    LDR	R1, [R1, #0]
0x10E46	0x3110    ADDS	R1, #16
0x10E48	0x880A    LDRH	R2, [R1, #0]
0x10E4A	0xF89D1010  LDRB	R1, [SP, #16]
0x10E4E	0x4291    CMP	R1, R2
0x10E50	0xD21C    BCS	L_DrawScreen40
;ThermalCameraDemo_driver.c, 687 :: 		local_label = GetLabel(label_idx);
0x10E52	0x493F    LDR	R1, [PC, #252]
0x10E54	0x6809    LDR	R1, [R1, #0]
0x10E56	0x3114    ADDS	R1, #20
0x10E58	0x680A    LDR	R2, [R1, #0]
0x10E5A	0xF89D1010  LDRB	R1, [SP, #16]
0x10E5E	0x0089    LSLS	R1, R1, #2
0x10E60	0x1851    ADDS	R1, R2, R1
0x10E62	0x6809    LDR	R1, [R1, #0]
0x10E64	0x9105    STR	R1, [SP, #20]
;ThermalCameraDemo_driver.c, 688 :: 		if (order == local_label->Order) {
0x10E66	0x1D09    ADDS	R1, R1, #4
0x10E68	0x780A    LDRB	R2, [R1, #0]
0x10E6A	0xF8BD1008  LDRH	R1, [SP, #8]
0x10E6E	0x4291    CMP	R1, R2
0x10E70	0xD10C    BNE	L_DrawScreen41
;ThermalCameraDemo_driver.c, 689 :: 		label_idx++;
0x10E72	0xF89D1010  LDRB	R1, [SP, #16]
0x10E76	0x1C49    ADDS	R1, R1, #1
0x10E78	0xF88D1010  STRB	R1, [SP, #16]
;ThermalCameraDemo_driver.c, 690 :: 		order++;
0x10E7C	0xF8BD1008  LDRH	R1, [SP, #8]
0x10E80	0x1C49    ADDS	R1, R1, #1
0x10E82	0xF8AD1008  STRH	R1, [SP, #8]
;ThermalCameraDemo_driver.c, 691 :: 		DrawLabel(local_label);
0x10E86	0x9805    LDR	R0, [SP, #20]
0x10E88	0xF7FAFF20  BL	_DrawLabel+0
;ThermalCameraDemo_driver.c, 692 :: 		}
L_DrawScreen41:
;ThermalCameraDemo_driver.c, 693 :: 		}
L_DrawScreen40:
;ThermalCameraDemo_driver.c, 695 :: 		if (box_idx < CurrentScreen->BoxesCount) {
0x10E8C	0x4930    LDR	R1, [PC, #192]
0x10E8E	0x6809    LDR	R1, [R1, #0]
0x10E90	0x3120    ADDS	R1, #32
0x10E92	0x880A    LDRH	R2, [R1, #0]
0x10E94	0xF89D1020  LDRB	R1, [SP, #32]
0x10E98	0x4291    CMP	R1, R2
0x10E9A	0xD21C    BCS	L_DrawScreen42
;ThermalCameraDemo_driver.c, 696 :: 		local_box = GetBox(box_idx);
0x10E9C	0x492C    LDR	R1, [PC, #176]
0x10E9E	0x6809    LDR	R1, [R1, #0]
0x10EA0	0x3124    ADDS	R1, #36
0x10EA2	0x680A    LDR	R2, [R1, #0]
0x10EA4	0xF89D1020  LDRB	R1, [SP, #32]
0x10EA8	0x0089    LSLS	R1, R1, #2
0x10EAA	0x1851    ADDS	R1, R2, R1
0x10EAC	0x6809    LDR	R1, [R1, #0]
0x10EAE	0x9109    STR	R1, [SP, #36]
;ThermalCameraDemo_driver.c, 697 :: 		if (order == local_box->Order) {
0x10EB0	0x1D09    ADDS	R1, R1, #4
0x10EB2	0x780A    LDRB	R2, [R1, #0]
0x10EB4	0xF8BD1008  LDRH	R1, [SP, #8]
0x10EB8	0x4291    CMP	R1, R2
0x10EBA	0xD10C    BNE	L_DrawScreen43
;ThermalCameraDemo_driver.c, 698 :: 		box_idx++;
0x10EBC	0xF89D1020  LDRB	R1, [SP, #32]
0x10EC0	0x1C49    ADDS	R1, R1, #1
0x10EC2	0xF88D1020  STRB	R1, [SP, #32]
;ThermalCameraDemo_driver.c, 699 :: 		order++;
0x10EC6	0xF8BD1008  LDRH	R1, [SP, #8]
0x10ECA	0x1C49    ADDS	R1, R1, #1
0x10ECC	0xF8AD1008  STRH	R1, [SP, #8]
;ThermalCameraDemo_driver.c, 700 :: 		DrawBox(local_box);
0x10ED0	0x9809    LDR	R0, [SP, #36]
0x10ED2	0xF7FAFF8B  BL	_DrawBox+0
;ThermalCameraDemo_driver.c, 701 :: 		}
L_DrawScreen43:
;ThermalCameraDemo_driver.c, 702 :: 		}
L_DrawScreen42:
;ThermalCameraDemo_driver.c, 704 :: 		if (image_idx < CurrentScreen->ImagesCount) {
0x10ED6	0x491E    LDR	R1, [PC, #120]
0x10ED8	0x6809    LDR	R1, [R1, #0]
0x10EDA	0x3118    ADDS	R1, #24
0x10EDC	0x880A    LDRH	R2, [R1, #0]
0x10EDE	0xF89D1018  LDRB	R1, [SP, #24]
0x10EE2	0x4291    CMP	R1, R2
0x10EE4	0xD21C    BCS	L_DrawScreen44
;ThermalCameraDemo_driver.c, 705 :: 		local_image = GetImage(image_idx);
0x10EE6	0x491A    LDR	R1, [PC, #104]
0x10EE8	0x6809    LDR	R1, [R1, #0]
0x10EEA	0x311C    ADDS	R1, #28
0x10EEC	0x680A    LDR	R2, [R1, #0]
0x10EEE	0xF89D1018  LDRB	R1, [SP, #24]
0x10EF2	0x0089    LSLS	R1, R1, #2
0x10EF4	0x1851    ADDS	R1, R2, R1
0x10EF6	0x6809    LDR	R1, [R1, #0]
0x10EF8	0x9107    STR	R1, [SP, #28]
;ThermalCameraDemo_driver.c, 706 :: 		if (order == local_image->Order) {
0x10EFA	0x1D09    ADDS	R1, R1, #4
0x10EFC	0x780A    LDRB	R2, [R1, #0]
0x10EFE	0xF8BD1008  LDRH	R1, [SP, #8]
0x10F02	0x4291    CMP	R1, R2
0x10F04	0xD10C    BNE	L_DrawScreen45
;ThermalCameraDemo_driver.c, 707 :: 		image_idx++;
0x10F06	0xF89D1018  LDRB	R1, [SP, #24]
0x10F0A	0x1C49    ADDS	R1, R1, #1
0x10F0C	0xF88D1018  STRB	R1, [SP, #24]
;ThermalCameraDemo_driver.c, 708 :: 		order++;
0x10F10	0xF8BD1008  LDRH	R1, [SP, #8]
0x10F14	0x1C49    ADDS	R1, R1, #1
0x10F16	0xF8AD1008  STRH	R1, [SP, #8]
;ThermalCameraDemo_driver.c, 709 :: 		DrawImage(local_image);
0x10F1A	0x9807    LDR	R0, [SP, #28]
0x10F1C	0xF7FAFF46  BL	_DrawImage+0
;ThermalCameraDemo_driver.c, 710 :: 		}
L_DrawScreen45:
;ThermalCameraDemo_driver.c, 711 :: 		}
L_DrawScreen44:
;ThermalCameraDemo_driver.c, 713 :: 		}
0x10F20	0xE761    B	L_DrawScreen36
L_DrawScreen37:
;ThermalCameraDemo_driver.c, 714 :: 		for (it = 0; it <= 255; it++)
; it start address is: 0 (R0)
0x10F22	0x2000    MOVS	R0, #0
0x10F24	0xB200    SXTH	R0, R0
; it end address is: 0 (R0)
L_DrawScreen46:
; it start address is: 0 (R0)
0x10F26	0xF1B00FFF  CMP	R0, #255
0x10F2A	0xDC0B    BGT	L_DrawScreen47
;ThermalCameraDemo_driver.c, 716 :: 		TFT_Set_DBC_SSD1963(it);
0x10F2C	0xF8AD0004  STRH	R0, [SP, #4]
0x10F30	0xB2C0    UXTB	R0, R0
0x10F32	0xF7F9FCC1  BL	_TFT_Set_DBC_SSD1963+0
0x10F36	0xF9BD0004  LDRSH	R0, [SP, #4]
;ThermalCameraDemo_driver.c, 717 :: 		Delay_1ms( );
0x10F3A	0xF7F9F835  BL	_Delay_1ms+0
;ThermalCameraDemo_driver.c, 714 :: 		for (it = 0; it <= 255; it++)
0x10F3E	0x1C41    ADDS	R1, R0, #1
; it end address is: 0 (R0)
; it start address is: 4 (R1)
;ThermalCameraDemo_driver.c, 718 :: 		}
0x10F40	0xB208    SXTH	R0, R1
; it end address is: 4 (R1)
0x10F42	0xE7F0    B	L_DrawScreen46
L_DrawScreen47:
;ThermalCameraDemo_driver.c, 719 :: 		}
L_end_DrawScreen:
0x10F44	0xF8DDE000  LDR	LR, [SP, #0]
0x10F48	0xB00B    ADD	SP, SP, #44
0x10F4A	0x4770    BX	LR
0x10F4C	0x81482000  	_object_pressed+0
0x10F50	0x80AC2000  	_CurrentScreen+0
0x10F54	0x80C42000  	_display_width+0
0x10F58	0x80C62000  	_display_height+0
0x10F5C	0x82A84242  	GPIOF_ODR+0
0x10F60	0x53D10000  	_Write_Data+0
0x10F64	0x5E9D0000  	_Write_Command+0
0x10F68	0x5ED90000  	_Set_Index+0
0x10F6C	0x29B50000  	_TFT_Get_Data+0
; end of _DrawScreen
_TFT_Fill_Screen:
;__Lib_TFT.c, 765 :: 		
0xA7C0	0xB084    SUB	SP, SP, #16
0xA7C2	0xF8CDE000  STR	LR, [SP, #0]
0xA7C6	0xF8AD000C  STRH	R0, [SP, #12]
;__Lib_TFT.c, 767 :: 		
0xA7CA	0x2200    MOVS	R2, #0
0xA7CC	0xB252    SXTB	R2, R2
0xA7CE	0x491A    LDR	R1, [PC, #104]
0xA7D0	0x600A    STR	R2, [R1, #0]
;__Lib_TFT.c, 768 :: 		
0xA7D2	0xF7FCFADB  BL	__Lib_TFT_Is_SSD1963_Set+0
0xA7D6	0xB168    CBZ	R0, L_TFT_Fill_Screen78
;__Lib_TFT.c, 769 :: 		
0xA7D8	0x4918    LDR	R1, [PC, #96]
0xA7DA	0x8809    LDRH	R1, [R1, #0]
0xA7DC	0x1E4C    SUBS	R4, R1, #1
0xA7DE	0x4918    LDR	R1, [PC, #96]
0xA7E0	0x8809    LDRH	R1, [R1, #0]
0xA7E2	0x1E49    SUBS	R1, R1, #1
0xA7E4	0xB2A3    UXTH	R3, R4
0xA7E6	0xB28A    UXTH	R2, R1
0xA7E8	0x2100    MOVS	R1, #0
0xA7EA	0x2000    MOVS	R0, #0
0xA7EC	0x4C15    LDR	R4, [PC, #84]
0xA7EE	0x6824    LDR	R4, [R4, #0]
0xA7F0	0x47A0    BLX	R4
0xA7F2	0xE004    B	L_TFT_Fill_Screen79
L_TFT_Fill_Screen78:
;__Lib_TFT.c, 771 :: 		
0xA7F4	0x2100    MOVS	R1, #0
0xA7F6	0x2000    MOVS	R0, #0
0xA7F8	0x4C13    LDR	R4, [PC, #76]
0xA7FA	0x6824    LDR	R4, [R4, #0]
0xA7FC	0x47A0    BLX	R4
L_TFT_Fill_Screen79:
;__Lib_TFT.c, 773 :: 		
0xA7FE	0x4910    LDR	R1, [PC, #64]
0xA800	0x880A    LDRH	R2, [R1, #0]
0xA802	0x490E    LDR	R1, [PC, #56]
0xA804	0x8809    LDRH	R1, [R1, #0]
0xA806	0x4351    MULS	R1, R2, R1
0xA808	0x9102    STR	R1, [SP, #8]
;__Lib_TFT.c, 774 :: 		
0xA80A	0x2100    MOVS	R1, #0
0xA80C	0x9101    STR	R1, [SP, #4]
L_TFT_Fill_Screen80:
0xA80E	0x9A02    LDR	R2, [SP, #8]
0xA810	0x9901    LDR	R1, [SP, #4]
0xA812	0x4291    CMP	R1, R2
0xA814	0xD208    BCS	L_TFT_Fill_Screen81
;__Lib_TFT.c, 775 :: 		
0xA816	0xF8BD000C  LDRH	R0, [SP, #12]
0xA81A	0x4C0C    LDR	R4, [PC, #48]
0xA81C	0x6824    LDR	R4, [R4, #0]
0xA81E	0x47A0    BLX	R4
;__Lib_TFT.c, 774 :: 		
0xA820	0x9901    LDR	R1, [SP, #4]
0xA822	0x1C49    ADDS	R1, R1, #1
0xA824	0x9101    STR	R1, [SP, #4]
;__Lib_TFT.c, 775 :: 		
0xA826	0xE7F2    B	L_TFT_Fill_Screen80
L_TFT_Fill_Screen81:
;__Lib_TFT.c, 776 :: 		
0xA828	0x2201    MOVS	R2, #1
0xA82A	0xB252    SXTB	R2, R2
0xA82C	0x4902    LDR	R1, [PC, #8]
0xA82E	0x600A    STR	R2, [R1, #0]
;__Lib_TFT.c, 777 :: 		
L_end_TFT_Fill_Screen:
0xA830	0xF8DDE000  LDR	LR, [SP, #0]
0xA834	0xB004    ADD	SP, SP, #16
0xA836	0x4770    BX	LR
0xA838	0x82B04242  	TFT_CS+0
0xA83C	0xCA602000  	_TFT_DISP_HEIGHT+0
0xA840	0xCA5E2000  	_TFT_DISP_WIDTH+0
0xA844	0xCA702000  	_TFT_SSD1963_Set_Address_Ptr+0
0xA848	0xCA742000  	_TFT_Set_Address_Ptr+0
0xA84C	0xCA782000  	_TFT_Write_Data_Ptr+0
; end of _TFT_Fill_Screen
_TFT_Set_Address_SSD1963II:
;__Lib_TFT_Defs.c, 2724 :: 		void TFT_Set_Address_SSD1963II(unsigned int x1, unsigned int y1, unsigned int x2, unsigned int y2) {
; y2 start address is: 12 (R3)
; x2 start address is: 8 (R2)
; y1 start address is: 4 (R1)
; x1 start address is: 0 (R0)
0x8280	0xB083    SUB	SP, SP, #12
0x8282	0xF8CDE000  STR	LR, [SP, #0]
0x8286	0xB29E    UXTH	R6, R3
0x8288	0xB293    UXTH	R3, R2
0x828A	0xB28A    UXTH	R2, R1
0x828C	0xB281    UXTH	R1, R0
; y2 end address is: 12 (R3)
; x2 end address is: 8 (R2)
; y1 end address is: 4 (R1)
; x1 end address is: 0 (R0)
; x1 start address is: 4 (R1)
; y1 start address is: 8 (R2)
; x2 start address is: 12 (R3)
; y2 start address is: 24 (R6)
;__Lib_TFT_Defs.c, 2729 :: 		if ((TFT_DISP_WIDTH > 480) || (TFT_DISP_HEIGHT > 480)) {
0x828E	0x4C49    LDR	R4, [PC, #292]
0x8290	0x8824    LDRH	R4, [R4, #0]
0x8292	0xF5B47FF0  CMP	R4, #480
0x8296	0xD805    BHI	L__TFT_Set_Address_SSD1963II322
0x8298	0x4C47    LDR	R4, [PC, #284]
0x829A	0x8824    LDRH	R4, [R4, #0]
0x829C	0xF5B47FF0  CMP	R4, #480
0x82A0	0xD800    BHI	L__TFT_Set_Address_SSD1963II321
0x82A2	0xE004    B	L_TFT_Set_Address_SSD1963II163
L__TFT_Set_Address_SSD1963II322:
L__TFT_Set_Address_SSD1963II321:
;__Lib_TFT_Defs.c, 2730 :: 		_width = 800;
; _width start address is: 32 (R8)
0x82A4	0xF2403820  MOVW	R8, #800
;__Lib_TFT_Defs.c, 2731 :: 		_height = 480;
; _height start address is: 28 (R7)
0x82A8	0xF24017E0  MOVW	R7, #480
;__Lib_TFT_Defs.c, 2732 :: 		}
; _height end address is: 28 (R7)
; _width end address is: 32 (R8)
0x82AC	0xE003    B	L_TFT_Set_Address_SSD1963II164
L_TFT_Set_Address_SSD1963II163:
;__Lib_TFT_Defs.c, 2734 :: 		_width = 480;
; _width start address is: 32 (R8)
0x82AE	0xF24018E0  MOVW	R8, #480
;__Lib_TFT_Defs.c, 2735 :: 		_height = 272;
; _height start address is: 28 (R7)
0x82B2	0xF2401710  MOVW	R7, #272
; _height end address is: 28 (R7)
; _width end address is: 32 (R8)
;__Lib_TFT_Defs.c, 2736 :: 		}
L_TFT_Set_Address_SSD1963II164:
;__Lib_TFT_Defs.c, 2737 :: 		if (TFT_Disp_Rotation == 90) {
; _height start address is: 28 (R7)
; _width start address is: 32 (R8)
0x82B6	0x4C41    LDR	R4, [PC, #260]
0x82B8	0x7824    LDRB	R4, [R4, #0]
0x82BA	0x2C5A    CMP	R4, #90
0x82BC	0xD11D    BNE	L_TFT_Set_Address_SSD1963II165
;__Lib_TFT_Defs.c, 2738 :: 		if (Is_TFT_Rotated_180()) {
0x82BE	0xF7FDFA9B  BL	_Is_TFT_Rotated_180+0
0x82C2	0xB168    CBZ	R0, L_TFT_Set_Address_SSD1963II166
; _height end address is: 28 (R7)
;__Lib_TFT_Defs.c, 2739 :: 		s_col = (_width - 1) - y2;
0x82C4	0xF1A80501  SUB	R5, R8, #1
0x82C8	0xB2AD    UXTH	R5, R5
; _width end address is: 32 (R8)
0x82CA	0x1BAC    SUB	R4, R5, R6
; y2 end address is: 24 (R6)
0x82CC	0xF8AD4004  STRH	R4, [SP, #4]
;__Lib_TFT_Defs.c, 2740 :: 		e_col = (_width - 1) - y1;
0x82D0	0x1AAC    SUB	R4, R5, R2
; y1 end address is: 8 (R2)
0x82D2	0xF8AD4006  STRH	R4, [SP, #6]
;__Lib_TFT_Defs.c, 2741 :: 		s_page = x1;
0x82D6	0xF8AD1008  STRH	R1, [SP, #8]
; x1 end address is: 4 (R1)
;__Lib_TFT_Defs.c, 2742 :: 		e_page = x2;
0x82DA	0xF8AD300A  STRH	R3, [SP, #10]
; x2 end address is: 12 (R3)
;__Lib_TFT_Defs.c, 2743 :: 		} else {
0x82DE	0xE00B    B	L_TFT_Set_Address_SSD1963II167
L_TFT_Set_Address_SSD1963II166:
;__Lib_TFT_Defs.c, 2744 :: 		s_col = y1;
; _height start address is: 28 (R7)
; y2 start address is: 24 (R6)
; x2 start address is: 12 (R3)
; y1 start address is: 8 (R2)
; x1 start address is: 4 (R1)
0x82E0	0xF8AD2004  STRH	R2, [SP, #4]
; y1 end address is: 8 (R2)
;__Lib_TFT_Defs.c, 2745 :: 		e_col = y2;
0x82E4	0xF8AD6006  STRH	R6, [SP, #6]
; y2 end address is: 24 (R6)
;__Lib_TFT_Defs.c, 2746 :: 		s_page = (_height - 1) - x2;
0x82E8	0x1E7D    SUBS	R5, R7, #1
0x82EA	0xB2AD    UXTH	R5, R5
; _height end address is: 28 (R7)
0x82EC	0x1AEC    SUB	R4, R5, R3
; x2 end address is: 12 (R3)
0x82EE	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_TFT_Defs.c, 2747 :: 		e_page = (_height - 1) - x1;
0x82F2	0x1A6C    SUB	R4, R5, R1
; x1 end address is: 4 (R1)
0x82F4	0xF8AD400A  STRH	R4, [SP, #10]
;__Lib_TFT_Defs.c, 2748 :: 		}
L_TFT_Set_Address_SSD1963II167:
;__Lib_TFT_Defs.c, 2749 :: 		} else {
0x82F8	0xE01C    B	L_TFT_Set_Address_SSD1963II168
L_TFT_Set_Address_SSD1963II165:
;__Lib_TFT_Defs.c, 2750 :: 		if (Is_TFT_Rotated_180()) {
; _width start address is: 32 (R8)
; _height start address is: 28 (R7)
; y2 start address is: 24 (R6)
; x2 start address is: 12 (R3)
; y1 start address is: 8 (R2)
; x1 start address is: 4 (R1)
0x82FA	0xF7FDFA7D  BL	_Is_TFT_Rotated_180+0
0x82FE	0xB188    CBZ	R0, L_TFT_Set_Address_SSD1963II169
;__Lib_TFT_Defs.c, 2751 :: 		s_col = (_width - 1) - x2;
0x8300	0xF1A80501  SUB	R5, R8, #1
0x8304	0xB2AD    UXTH	R5, R5
; _width end address is: 32 (R8)
0x8306	0x1AEC    SUB	R4, R5, R3
; x2 end address is: 12 (R3)
0x8308	0xF8AD4004  STRH	R4, [SP, #4]
;__Lib_TFT_Defs.c, 2752 :: 		e_col = (_width - 1) - x1;
0x830C	0x1A6C    SUB	R4, R5, R1
; x1 end address is: 4 (R1)
0x830E	0xF8AD4006  STRH	R4, [SP, #6]
;__Lib_TFT_Defs.c, 2753 :: 		s_page = (_height - 1) - y2;
0x8312	0x1E7D    SUBS	R5, R7, #1
0x8314	0xB2AD    UXTH	R5, R5
; _height end address is: 28 (R7)
0x8316	0x1BAC    SUB	R4, R5, R6
; y2 end address is: 24 (R6)
0x8318	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_TFT_Defs.c, 2754 :: 		e_page = (_height - 1) - y1;
0x831C	0x1AAC    SUB	R4, R5, R2
; y1 end address is: 8 (R2)
0x831E	0xF8AD400A  STRH	R4, [SP, #10]
;__Lib_TFT_Defs.c, 2755 :: 		} else {
0x8322	0xE007    B	L_TFT_Set_Address_SSD1963II170
L_TFT_Set_Address_SSD1963II169:
;__Lib_TFT_Defs.c, 2756 :: 		s_col = x1;
; y2 start address is: 24 (R6)
; x2 start address is: 12 (R3)
; y1 start address is: 8 (R2)
; x1 start address is: 4 (R1)
0x8324	0xF8AD1004  STRH	R1, [SP, #4]
; x1 end address is: 4 (R1)
;__Lib_TFT_Defs.c, 2757 :: 		e_col = x2;
0x8328	0xF8AD3006  STRH	R3, [SP, #6]
; x2 end address is: 12 (R3)
;__Lib_TFT_Defs.c, 2758 :: 		s_page = y1;
0x832C	0xF8AD2008  STRH	R2, [SP, #8]
; y1 end address is: 8 (R2)
;__Lib_TFT_Defs.c, 2759 :: 		e_page = y2;
0x8330	0xF8AD600A  STRH	R6, [SP, #10]
; y2 end address is: 24 (R6)
;__Lib_TFT_Defs.c, 2760 :: 		}
L_TFT_Set_Address_SSD1963II170:
;__Lib_TFT_Defs.c, 2761 :: 		}
L_TFT_Set_Address_SSD1963II168:
;__Lib_TFT_Defs.c, 2762 :: 		TFT_Set_Index_Ptr(0x2a);             // SET column address
0x8334	0x202A    MOVS	R0, #42
0x8336	0x4C22    LDR	R4, [PC, #136]
0x8338	0x6824    LDR	R4, [R4, #0]
0x833A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2763 :: 		TFT_Write_Command_Ptr((char)(s_col >> 8));
0x833C	0xF8BD4004  LDRH	R4, [SP, #4]
0x8340	0x0A24    LSRS	R4, R4, #8
0x8342	0xB2E0    UXTB	R0, R4
0x8344	0x4C1F    LDR	R4, [PC, #124]
0x8346	0x6824    LDR	R4, [R4, #0]
0x8348	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2764 :: 		TFT_Write_Command_Ptr(s_col);
0x834A	0xF8BD0004  LDRH	R0, [SP, #4]
0x834E	0x4C1D    LDR	R4, [PC, #116]
0x8350	0x6824    LDR	R4, [R4, #0]
0x8352	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2765 :: 		TFT_Write_Command_Ptr((char)(e_col >> 8));
0x8354	0xF8BD4006  LDRH	R4, [SP, #6]
0x8358	0x0A24    LSRS	R4, R4, #8
0x835A	0xB2E0    UXTB	R0, R4
0x835C	0x4C19    LDR	R4, [PC, #100]
0x835E	0x6824    LDR	R4, [R4, #0]
0x8360	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2766 :: 		TFT_Write_Command_Ptr(e_col);
0x8362	0xF8BD0006  LDRH	R0, [SP, #6]
0x8366	0x4C17    LDR	R4, [PC, #92]
0x8368	0x6824    LDR	R4, [R4, #0]
0x836A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2768 :: 		TFT_Set_Index_Ptr(0x2b);             // SET page address
0x836C	0x202B    MOVS	R0, #43
0x836E	0x4C14    LDR	R4, [PC, #80]
0x8370	0x6824    LDR	R4, [R4, #0]
0x8372	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2769 :: 		TFT_Write_Command_Ptr((char)(s_page >> 8));
0x8374	0xF8BD4008  LDRH	R4, [SP, #8]
0x8378	0x0A24    LSRS	R4, R4, #8
0x837A	0xB2E0    UXTB	R0, R4
0x837C	0x4C11    LDR	R4, [PC, #68]
0x837E	0x6824    LDR	R4, [R4, #0]
0x8380	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2770 :: 		TFT_Write_Command_Ptr(s_page);
0x8382	0xF8BD0008  LDRH	R0, [SP, #8]
0x8386	0x4C0F    LDR	R4, [PC, #60]
0x8388	0x6824    LDR	R4, [R4, #0]
0x838A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2771 :: 		TFT_Write_Command_Ptr((char)(e_page >> 8));
0x838C	0xF8BD400A  LDRH	R4, [SP, #10]
0x8390	0x0A24    LSRS	R4, R4, #8
0x8392	0xB2E0    UXTB	R0, R4
0x8394	0x4C0B    LDR	R4, [PC, #44]
0x8396	0x6824    LDR	R4, [R4, #0]
0x8398	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2772 :: 		TFT_Write_Command_Ptr(e_page);
0x839A	0xF8BD000A  LDRH	R0, [SP, #10]
0x839E	0x4C09    LDR	R4, [PC, #36]
0x83A0	0x6824    LDR	R4, [R4, #0]
0x83A2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2773 :: 		TFT_Set_Index_Ptr(0x2C);
0x83A4	0x202C    MOVS	R0, #44
0x83A6	0x4C06    LDR	R4, [PC, #24]
0x83A8	0x6824    LDR	R4, [R4, #0]
0x83AA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2774 :: 		}
L_end_TFT_Set_Address_SSD1963II:
0x83AC	0xF8DDE000  LDR	LR, [SP, #0]
0x83B0	0xB003    ADD	SP, SP, #12
0x83B2	0x4770    BX	LR
0x83B4	0xCA5E2000  	_TFT_DISP_WIDTH+0
0x83B8	0xCA602000  	_TFT_DISP_HEIGHT+0
0x83BC	0x78BC2000  	__Lib_TFT_Defs_TFT_Disp_Rotation+0
0x83C0	0xCA842000  	_TFT_Set_Index_Ptr+0
0x83C4	0xCA882000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_SSD1963II
_TFT_Set_Address_SSD1963I:
;__Lib_TFT_Defs.c, 2776 :: 		void TFT_Set_Address_SSD1963I(unsigned int x1, unsigned int y1, unsigned int x2, unsigned int y2) {
; y2 start address is: 12 (R3)
; x2 start address is: 8 (R2)
; y1 start address is: 4 (R1)
; x1 start address is: 0 (R0)
0x7500	0xB083    SUB	SP, SP, #12
0x7502	0xF8CDE000  STR	LR, [SP, #0]
0x7506	0xB29E    UXTH	R6, R3
0x7508	0xB293    UXTH	R3, R2
0x750A	0xB28A    UXTH	R2, R1
0x750C	0xB281    UXTH	R1, R0
; y2 end address is: 12 (R3)
; x2 end address is: 8 (R2)
; y1 end address is: 4 (R1)
; x1 end address is: 0 (R0)
; x1 start address is: 4 (R1)
; y1 start address is: 8 (R2)
; x2 start address is: 12 (R3)
; y2 start address is: 24 (R6)
;__Lib_TFT_Defs.c, 2781 :: 		if ((TFT_DISP_WIDTH > 480) || (TFT_DISP_HEIGHT > 480)) {
0x750E	0x4C51    LDR	R4, [PC, #324]
0x7510	0x8824    LDRH	R4, [R4, #0]
0x7512	0xF5B47FF0  CMP	R4, #480
0x7516	0xD805    BHI	L__TFT_Set_Address_SSD1963I326
0x7518	0x4C4F    LDR	R4, [PC, #316]
0x751A	0x8824    LDRH	R4, [R4, #0]
0x751C	0xF5B47FF0  CMP	R4, #480
0x7520	0xD800    BHI	L__TFT_Set_Address_SSD1963I325
0x7522	0xE004    B	L_TFT_Set_Address_SSD1963I173
L__TFT_Set_Address_SSD1963I326:
L__TFT_Set_Address_SSD1963I325:
;__Lib_TFT_Defs.c, 2782 :: 		_width = 800;
; _width start address is: 32 (R8)
0x7524	0xF2403820  MOVW	R8, #800
;__Lib_TFT_Defs.c, 2783 :: 		_height = 480;
; _height start address is: 28 (R7)
0x7528	0xF24017E0  MOVW	R7, #480
;__Lib_TFT_Defs.c, 2784 :: 		}
; _height end address is: 28 (R7)
; _width end address is: 32 (R8)
0x752C	0xE012    B	L_TFT_Set_Address_SSD1963I174
L_TFT_Set_Address_SSD1963I173:
;__Lib_TFT_Defs.c, 2785 :: 		else if ((TFT_DISP_WIDTH > 320) || (TFT_DISP_HEIGHT > 320)) {
0x752E	0x4C49    LDR	R4, [PC, #292]
0x7530	0x8824    LDRH	R4, [R4, #0]
0x7532	0xF5B47FA0  CMP	R4, #320
0x7536	0xD805    BHI	L__TFT_Set_Address_SSD1963I328
0x7538	0x4C47    LDR	R4, [PC, #284]
0x753A	0x8824    LDRH	R4, [R4, #0]
0x753C	0xF5B47FA0  CMP	R4, #320
0x7540	0xD800    BHI	L__TFT_Set_Address_SSD1963I327
0x7542	0xE004    B	L_TFT_Set_Address_SSD1963I177
L__TFT_Set_Address_SSD1963I328:
L__TFT_Set_Address_SSD1963I327:
;__Lib_TFT_Defs.c, 2786 :: 		_width = 480;
; _width start address is: 32 (R8)
0x7544	0xF24018E0  MOVW	R8, #480
;__Lib_TFT_Defs.c, 2787 :: 		_height = 272;
; _height start address is: 28 (R7)
0x7548	0xF2401710  MOVW	R7, #272
;__Lib_TFT_Defs.c, 2788 :: 		}
; _height end address is: 28 (R7)
; _width end address is: 32 (R8)
0x754C	0xE002    B	L_TFT_Set_Address_SSD1963I178
L_TFT_Set_Address_SSD1963I177:
;__Lib_TFT_Defs.c, 2790 :: 		_width = 320;
; _width start address is: 32 (R8)
0x754E	0xF2401840  MOVW	R8, #320
;__Lib_TFT_Defs.c, 2791 :: 		_height = 240;
; _height start address is: 28 (R7)
0x7552	0x27F0    MOVS	R7, #240
; _height end address is: 28 (R7)
; _width end address is: 32 (R8)
;__Lib_TFT_Defs.c, 2792 :: 		}
L_TFT_Set_Address_SSD1963I178:
; _height start address is: 28 (R7)
; _width start address is: 32 (R8)
; _height end address is: 28 (R7)
; _width end address is: 32 (R8)
L_TFT_Set_Address_SSD1963I174:
;__Lib_TFT_Defs.c, 2794 :: 		if (TFT_Disp_Rotation == 90) {
; _height start address is: 28 (R7)
; _width start address is: 32 (R8)
0x7554	0x4C41    LDR	R4, [PC, #260]
0x7556	0x7824    LDRB	R4, [R4, #0]
0x7558	0x2C5A    CMP	R4, #90
0x755A	0xD11D    BNE	L_TFT_Set_Address_SSD1963I179
;__Lib_TFT_Defs.c, 2795 :: 		if (Is_TFT_Rotated_180()) {
0x755C	0xF7FEF94C  BL	_Is_TFT_Rotated_180+0
0x7560	0xB160    CBZ	R0, L_TFT_Set_Address_SSD1963I180
; _width end address is: 32 (R8)
;__Lib_TFT_Defs.c, 2796 :: 		s_col = y1;
0x7562	0xF8AD2004  STRH	R2, [SP, #4]
; y1 end address is: 8 (R2)
;__Lib_TFT_Defs.c, 2797 :: 		e_col = y2;
0x7566	0xF8AD6006  STRH	R6, [SP, #6]
; y2 end address is: 24 (R6)
;__Lib_TFT_Defs.c, 2798 :: 		s_page = (_height - 1) - x2;
0x756A	0x1E7D    SUBS	R5, R7, #1
0x756C	0xB2AD    UXTH	R5, R5
; _height end address is: 28 (R7)
0x756E	0x1AEC    SUB	R4, R5, R3
; x2 end address is: 12 (R3)
0x7570	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_TFT_Defs.c, 2799 :: 		e_page = (_height - 1) - x1;
0x7574	0x1A6C    SUB	R4, R5, R1
; x1 end address is: 4 (R1)
0x7576	0xF8AD400A  STRH	R4, [SP, #10]
;__Lib_TFT_Defs.c, 2800 :: 		} else {
0x757A	0xE00C    B	L_TFT_Set_Address_SSD1963I181
L_TFT_Set_Address_SSD1963I180:
;__Lib_TFT_Defs.c, 2801 :: 		s_col = (_width - 1) - y2;
; _width start address is: 32 (R8)
; y2 start address is: 24 (R6)
; x2 start address is: 12 (R3)
; y1 start address is: 8 (R2)
; x1 start address is: 4 (R1)
0x757C	0xF1A80501  SUB	R5, R8, #1
0x7580	0xB2AD    UXTH	R5, R5
; _width end address is: 32 (R8)
0x7582	0x1BAC    SUB	R4, R5, R6
; y2 end address is: 24 (R6)
0x7584	0xF8AD4004  STRH	R4, [SP, #4]
;__Lib_TFT_Defs.c, 2802 :: 		e_col = (_width - 1) - y1;
0x7588	0x1AAC    SUB	R4, R5, R2
; y1 end address is: 8 (R2)
0x758A	0xF8AD4006  STRH	R4, [SP, #6]
;__Lib_TFT_Defs.c, 2803 :: 		s_page = x1;
0x758E	0xF8AD1008  STRH	R1, [SP, #8]
; x1 end address is: 4 (R1)
;__Lib_TFT_Defs.c, 2804 :: 		e_page = x2;
0x7592	0xF8AD300A  STRH	R3, [SP, #10]
; x2 end address is: 12 (R3)
;__Lib_TFT_Defs.c, 2805 :: 		}
L_TFT_Set_Address_SSD1963I181:
;__Lib_TFT_Defs.c, 2806 :: 		} else {
0x7596	0xE01C    B	L_TFT_Set_Address_SSD1963I182
L_TFT_Set_Address_SSD1963I179:
;__Lib_TFT_Defs.c, 2807 :: 		if (Is_TFT_Rotated_180()) {
; _width start address is: 32 (R8)
; _height start address is: 28 (R7)
; y2 start address is: 24 (R6)
; x2 start address is: 12 (R3)
; y1 start address is: 8 (R2)
; x1 start address is: 4 (R1)
0x7598	0xF7FEF92E  BL	_Is_TFT_Rotated_180+0
0x759C	0xB140    CBZ	R0, L_TFT_Set_Address_SSD1963I183
; _height end address is: 28 (R7)
; _width end address is: 32 (R8)
;__Lib_TFT_Defs.c, 2808 :: 		s_col = x1;
0x759E	0xF8AD1004  STRH	R1, [SP, #4]
; x1 end address is: 4 (R1)
;__Lib_TFT_Defs.c, 2809 :: 		e_col = x2;
0x75A2	0xF8AD3006  STRH	R3, [SP, #6]
; x2 end address is: 12 (R3)
;__Lib_TFT_Defs.c, 2810 :: 		s_page = y1;
0x75A6	0xF8AD2008  STRH	R2, [SP, #8]
; y1 end address is: 8 (R2)
;__Lib_TFT_Defs.c, 2811 :: 		e_page = y2;
0x75AA	0xF8AD600A  STRH	R6, [SP, #10]
; y2 end address is: 24 (R6)
;__Lib_TFT_Defs.c, 2812 :: 		} else {
0x75AE	0xE010    B	L_TFT_Set_Address_SSD1963I184
L_TFT_Set_Address_SSD1963I183:
;__Lib_TFT_Defs.c, 2813 :: 		s_col = (_width - 1) - x2;
; _width start address is: 32 (R8)
; _height start address is: 28 (R7)
; y2 start address is: 24 (R6)
; x2 start address is: 12 (R3)
; y1 start address is: 8 (R2)
; x1 start address is: 4 (R1)
0x75B0	0xF1A80501  SUB	R5, R8, #1
0x75B4	0xB2AD    UXTH	R5, R5
; _width end address is: 32 (R8)
0x75B6	0x1AEC    SUB	R4, R5, R3
; x2 end address is: 12 (R3)
0x75B8	0xF8AD4004  STRH	R4, [SP, #4]
;__Lib_TFT_Defs.c, 2814 :: 		e_col = (_width - 1) - x1;
0x75BC	0x1A6C    SUB	R4, R5, R1
; x1 end address is: 4 (R1)
0x75BE	0xF8AD4006  STRH	R4, [SP, #6]
;__Lib_TFT_Defs.c, 2815 :: 		s_page = (_height - 1) - y2;
0x75C2	0x1E7D    SUBS	R5, R7, #1
0x75C4	0xB2AD    UXTH	R5, R5
; _height end address is: 28 (R7)
0x75C6	0x1BAC    SUB	R4, R5, R6
; y2 end address is: 24 (R6)
0x75C8	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_TFT_Defs.c, 2816 :: 		e_page = (_height - 1) - y1;
0x75CC	0x1AAC    SUB	R4, R5, R2
; y1 end address is: 8 (R2)
0x75CE	0xF8AD400A  STRH	R4, [SP, #10]
;__Lib_TFT_Defs.c, 2817 :: 		}
L_TFT_Set_Address_SSD1963I184:
;__Lib_TFT_Defs.c, 2818 :: 		}
L_TFT_Set_Address_SSD1963I182:
;__Lib_TFT_Defs.c, 2819 :: 		TFT_Set_Index_Ptr(0x2a);             // SET column address
0x75D2	0x202A    MOVS	R0, #42
0x75D4	0x4C22    LDR	R4, [PC, #136]
0x75D6	0x6824    LDR	R4, [R4, #0]
0x75D8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2820 :: 		TFT_Write_Command_Ptr((char)(s_col >> 8));
0x75DA	0xF8BD4004  LDRH	R4, [SP, #4]
0x75DE	0x0A24    LSRS	R4, R4, #8
0x75E0	0xB2E0    UXTB	R0, R4
0x75E2	0x4C20    LDR	R4, [PC, #128]
0x75E4	0x6824    LDR	R4, [R4, #0]
0x75E6	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2821 :: 		TFT_Write_Command_Ptr(s_col);
0x75E8	0xF8BD0004  LDRH	R0, [SP, #4]
0x75EC	0x4C1D    LDR	R4, [PC, #116]
0x75EE	0x6824    LDR	R4, [R4, #0]
0x75F0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2822 :: 		TFT_Write_Command_Ptr((char)(e_col >> 8));
0x75F2	0xF8BD4006  LDRH	R4, [SP, #6]
0x75F6	0x0A24    LSRS	R4, R4, #8
0x75F8	0xB2E0    UXTB	R0, R4
0x75FA	0x4C1A    LDR	R4, [PC, #104]
0x75FC	0x6824    LDR	R4, [R4, #0]
0x75FE	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2823 :: 		TFT_Write_Command_Ptr(e_col);
0x7600	0xF8BD0006  LDRH	R0, [SP, #6]
0x7604	0x4C17    LDR	R4, [PC, #92]
0x7606	0x6824    LDR	R4, [R4, #0]
0x7608	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2825 :: 		TFT_Set_Index_Ptr(0x2b);             // SET page address
0x760A	0x202B    MOVS	R0, #43
0x760C	0x4C14    LDR	R4, [PC, #80]
0x760E	0x6824    LDR	R4, [R4, #0]
0x7610	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2826 :: 		TFT_Write_Command_Ptr((char)(s_page >> 8));
0x7612	0xF8BD4008  LDRH	R4, [SP, #8]
0x7616	0x0A24    LSRS	R4, R4, #8
0x7618	0xB2E0    UXTB	R0, R4
0x761A	0x4C12    LDR	R4, [PC, #72]
0x761C	0x6824    LDR	R4, [R4, #0]
0x761E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2827 :: 		TFT_Write_Command_Ptr(s_page);
0x7620	0xF8BD0008  LDRH	R0, [SP, #8]
0x7624	0x4C0F    LDR	R4, [PC, #60]
0x7626	0x6824    LDR	R4, [R4, #0]
0x7628	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2828 :: 		TFT_Write_Command_Ptr((char)(e_page >> 8));
0x762A	0xF8BD400A  LDRH	R4, [SP, #10]
0x762E	0x0A24    LSRS	R4, R4, #8
0x7630	0xB2E0    UXTB	R0, R4
0x7632	0x4C0C    LDR	R4, [PC, #48]
0x7634	0x6824    LDR	R4, [R4, #0]
0x7636	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2829 :: 		TFT_Write_Command_Ptr(e_page);
0x7638	0xF8BD000A  LDRH	R0, [SP, #10]
0x763C	0x4C09    LDR	R4, [PC, #36]
0x763E	0x6824    LDR	R4, [R4, #0]
0x7640	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2830 :: 		TFT_Set_Index_Ptr(0x2C);
0x7642	0x202C    MOVS	R0, #44
0x7644	0x4C06    LDR	R4, [PC, #24]
0x7646	0x6824    LDR	R4, [R4, #0]
0x7648	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2831 :: 		}
L_end_TFT_Set_Address_SSD1963I:
0x764A	0xF8DDE000  LDR	LR, [SP, #0]
0x764E	0xB003    ADD	SP, SP, #12
0x7650	0x4770    BX	LR
0x7652	0xBF00    NOP
0x7654	0xCA5E2000  	_TFT_DISP_WIDTH+0
0x7658	0xCA602000  	_TFT_DISP_HEIGHT+0
0x765C	0x78BC2000  	__Lib_TFT_Defs_TFT_Disp_Rotation+0
0x7660	0xCA842000  	_TFT_Set_Index_Ptr+0
0x7664	0xCA882000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_SSD1963I
_TFT_Set_Address:
;__Lib_TFT_Defs.c, 307 :: 		void TFT_Set_Address(unsigned int x, unsigned int y) {
0x7668	0xB083    SUB	SP, SP, #12
0x766A	0xF8CDE000  STR	LR, [SP, #0]
0x766E	0xF8AD0004  STRH	R0, [SP, #4]
0x7672	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 308 :: 		TFT_Set_Index_Ptr(0x02);
0x7676	0x2002    MOVS	R0, #2
0x7678	0x4C17    LDR	R4, [PC, #92]
0x767A	0x6824    LDR	R4, [R4, #0]
0x767C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 309 :: 		TFT_Write_Command_Ptr(x>>8);
0x767E	0xF8BD2004  LDRH	R2, [SP, #4]
0x7682	0x0A14    LSRS	R4, R2, #8
0x7684	0xB2E0    UXTB	R0, R4
0x7686	0x4C15    LDR	R4, [PC, #84]
0x7688	0x6824    LDR	R4, [R4, #0]
0x768A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 310 :: 		TFT_Set_Index_Ptr(0x03);
0x768C	0x2003    MOVS	R0, #3
0x768E	0x4C12    LDR	R4, [PC, #72]
0x7690	0x6824    LDR	R4, [R4, #0]
0x7692	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 311 :: 		TFT_Write_Command_Ptr(x);
0x7694	0xF8BD0004  LDRH	R0, [SP, #4]
0x7698	0x4C10    LDR	R4, [PC, #64]
0x769A	0x6824    LDR	R4, [R4, #0]
0x769C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 312 :: 		TFT_Set_Index_Ptr(0x06);
0x769E	0x2006    MOVS	R0, #6
0x76A0	0x4C0D    LDR	R4, [PC, #52]
0x76A2	0x6824    LDR	R4, [R4, #0]
0x76A4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 313 :: 		TFT_Write_Command_Ptr(y>>8);
0x76A6	0xF8BD2008  LDRH	R2, [SP, #8]
0x76AA	0x0A14    LSRS	R4, R2, #8
0x76AC	0xB2E0    UXTB	R0, R4
0x76AE	0x4C0B    LDR	R4, [PC, #44]
0x76B0	0x6824    LDR	R4, [R4, #0]
0x76B2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 314 :: 		TFT_Set_Index_Ptr(0x07);
0x76B4	0x2007    MOVS	R0, #7
0x76B6	0x4C08    LDR	R4, [PC, #32]
0x76B8	0x6824    LDR	R4, [R4, #0]
0x76BA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 315 :: 		TFT_Write_Command_Ptr(y);
0x76BC	0xF8BD0008  LDRH	R0, [SP, #8]
0x76C0	0x4C06    LDR	R4, [PC, #24]
0x76C2	0x6824    LDR	R4, [R4, #0]
0x76C4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 316 :: 		TFT_Set_Index_Ptr(0x22);
0x76C6	0x2022    MOVS	R0, #34
0x76C8	0x4C03    LDR	R4, [PC, #12]
0x76CA	0x6824    LDR	R4, [R4, #0]
0x76CC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 317 :: 		}
L_end_TFT_Set_Address:
0x76CE	0xF8DDE000  LDR	LR, [SP, #0]
0x76D2	0xB003    ADD	SP, SP, #12
0x76D4	0x4770    BX	LR
0x76D6	0xBF00    NOP
0x76D8	0xCA842000  	_TFT_Set_Index_Ptr+0
0x76DC	0xCA882000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address
_TFT_Set_Address_SST7715R:
;__Lib_TFT_Defs.c, 416 :: 		void TFT_Set_Address_SST7715R(unsigned int x, unsigned int y) {
0x73C4	0xB083    SUB	SP, SP, #12
0x73C6	0xF8CDE000  STR	LR, [SP, #0]
0x73CA	0xF8AD0004  STRH	R0, [SP, #4]
0x73CE	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 417 :: 		TFT_Set_Index_Ptr(0x2A);
0x73D2	0x202A    MOVS	R0, #42
0x73D4	0x4C13    LDR	R4, [PC, #76]
0x73D6	0x6824    LDR	R4, [R4, #0]
0x73D8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 418 :: 		TFT_Write_Command_Ptr(x>>8);
0x73DA	0xF8BD2004  LDRH	R2, [SP, #4]
0x73DE	0x0A14    LSRS	R4, R2, #8
0x73E0	0xB2E0    UXTB	R0, R4
0x73E2	0x4C11    LDR	R4, [PC, #68]
0x73E4	0x6824    LDR	R4, [R4, #0]
0x73E6	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 419 :: 		TFT_Write_Command_Ptr(x);
0x73E8	0xF8BD0004  LDRH	R0, [SP, #4]
0x73EC	0x4C0E    LDR	R4, [PC, #56]
0x73EE	0x6824    LDR	R4, [R4, #0]
0x73F0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 420 :: 		TFT_Set_Index_Ptr(0x2B);
0x73F2	0x202B    MOVS	R0, #43
0x73F4	0x4C0B    LDR	R4, [PC, #44]
0x73F6	0x6824    LDR	R4, [R4, #0]
0x73F8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 421 :: 		TFT_Write_Command_Ptr(y>>8);
0x73FA	0xF8BD2008  LDRH	R2, [SP, #8]
0x73FE	0x0A14    LSRS	R4, R2, #8
0x7400	0xB2E0    UXTB	R0, R4
0x7402	0x4C09    LDR	R4, [PC, #36]
0x7404	0x6824    LDR	R4, [R4, #0]
0x7406	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 422 :: 		TFT_Write_Command_Ptr(y);
0x7408	0xF8BD0008  LDRH	R0, [SP, #8]
0x740C	0x4C06    LDR	R4, [PC, #24]
0x740E	0x6824    LDR	R4, [R4, #0]
0x7410	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 423 :: 		TFT_Set_Index_Ptr(0x2C);
0x7412	0x202C    MOVS	R0, #44
0x7414	0x4C03    LDR	R4, [PC, #12]
0x7416	0x6824    LDR	R4, [R4, #0]
0x7418	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 424 :: 		}
L_end_TFT_Set_Address_SST7715R:
0x741A	0xF8DDE000  LDR	LR, [SP, #0]
0x741E	0xB003    ADD	SP, SP, #12
0x7420	0x4770    BX	LR
0x7422	0xBF00    NOP
0x7424	0xCA842000  	_TFT_Set_Index_Ptr+0
0x7428	0xCA882000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_SST7715R
_TFT_Set_Address_HX8352A:
;__Lib_TFT_Defs.c, 641 :: 		void TFT_Set_Address_HX8352A(unsigned int x, unsigned int y) {
0x742C	0xB083    SUB	SP, SP, #12
0x742E	0xF8CDE000  STR	LR, [SP, #0]
0x7432	0xF8AD0004  STRH	R0, [SP, #4]
0x7436	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 642 :: 		if (TFT_Disp_Rotation == 90) {
0x743A	0x4A2E    LDR	R2, [PC, #184]
0x743C	0x7812    LDRB	R2, [R2, #0]
0x743E	0x2A5A    CMP	R2, #90
0x7440	0xD128    BNE	L_TFT_Set_Address_HX8352A26
;__Lib_TFT_Defs.c, 643 :: 		TFT_Set_Index_Ptr(0x02);
0x7442	0x2002    MOVS	R0, #2
0x7444	0x4C2C    LDR	R4, [PC, #176]
0x7446	0x6824    LDR	R4, [R4, #0]
0x7448	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 644 :: 		TFT_Write_Command_Ptr(x>>8);
0x744A	0xF8BD2004  LDRH	R2, [SP, #4]
0x744E	0x0A14    LSRS	R4, R2, #8
0x7450	0xB2E0    UXTB	R0, R4
0x7452	0x4C2A    LDR	R4, [PC, #168]
0x7454	0x6824    LDR	R4, [R4, #0]
0x7456	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 645 :: 		TFT_Set_Index_Ptr(0x03);
0x7458	0x2003    MOVS	R0, #3
0x745A	0x4C27    LDR	R4, [PC, #156]
0x745C	0x6824    LDR	R4, [R4, #0]
0x745E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 646 :: 		TFT_Write_Command_Ptr(x);
0x7460	0xF8BD0004  LDRH	R0, [SP, #4]
0x7464	0x4C25    LDR	R4, [PC, #148]
0x7466	0x6824    LDR	R4, [R4, #0]
0x7468	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 647 :: 		TFT_Set_Index_Ptr(0x06);
0x746A	0x2006    MOVS	R0, #6
0x746C	0x4C22    LDR	R4, [PC, #136]
0x746E	0x6824    LDR	R4, [R4, #0]
0x7470	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 648 :: 		TFT_Write_Command_Ptr(y>>8);
0x7472	0xF8BD2008  LDRH	R2, [SP, #8]
0x7476	0x0A14    LSRS	R4, R2, #8
0x7478	0xB2E0    UXTB	R0, R4
0x747A	0x4C20    LDR	R4, [PC, #128]
0x747C	0x6824    LDR	R4, [R4, #0]
0x747E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 649 :: 		TFT_Set_Index_Ptr(0x07);
0x7480	0x2007    MOVS	R0, #7
0x7482	0x4C1D    LDR	R4, [PC, #116]
0x7484	0x6824    LDR	R4, [R4, #0]
0x7486	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 650 :: 		TFT_Write_Command_Ptr(y);
0x7488	0xF8BD0008  LDRH	R0, [SP, #8]
0x748C	0x4C1B    LDR	R4, [PC, #108]
0x748E	0x6824    LDR	R4, [R4, #0]
0x7490	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 651 :: 		}
0x7492	0xE027    B	L_TFT_Set_Address_HX8352A27
L_TFT_Set_Address_HX8352A26:
;__Lib_TFT_Defs.c, 653 :: 		TFT_Set_Index_Ptr(0x02);
0x7494	0x2002    MOVS	R0, #2
0x7496	0x4C18    LDR	R4, [PC, #96]
0x7498	0x6824    LDR	R4, [R4, #0]
0x749A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 654 :: 		TFT_Write_Command_Ptr(y>>8);
0x749C	0xF8BD2008  LDRH	R2, [SP, #8]
0x74A0	0x0A14    LSRS	R4, R2, #8
0x74A2	0xB2E0    UXTB	R0, R4
0x74A4	0x4C15    LDR	R4, [PC, #84]
0x74A6	0x6824    LDR	R4, [R4, #0]
0x74A8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 655 :: 		TFT_Set_Index_Ptr(0x03);
0x74AA	0x2003    MOVS	R0, #3
0x74AC	0x4C12    LDR	R4, [PC, #72]
0x74AE	0x6824    LDR	R4, [R4, #0]
0x74B0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 656 :: 		TFT_Write_Command_Ptr(y);
0x74B2	0xF8BD0008  LDRH	R0, [SP, #8]
0x74B6	0x4C11    LDR	R4, [PC, #68]
0x74B8	0x6824    LDR	R4, [R4, #0]
0x74BA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 657 :: 		TFT_Set_Index_Ptr(0x06);
0x74BC	0x2006    MOVS	R0, #6
0x74BE	0x4C0E    LDR	R4, [PC, #56]
0x74C0	0x6824    LDR	R4, [R4, #0]
0x74C2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 658 :: 		TFT_Write_Command_Ptr(x>>8);
0x74C4	0xF8BD2004  LDRH	R2, [SP, #4]
0x74C8	0x0A14    LSRS	R4, R2, #8
0x74CA	0xB2E0    UXTB	R0, R4
0x74CC	0x4C0B    LDR	R4, [PC, #44]
0x74CE	0x6824    LDR	R4, [R4, #0]
0x74D0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 659 :: 		TFT_Set_Index_Ptr(0x07);
0x74D2	0x2007    MOVS	R0, #7
0x74D4	0x4C08    LDR	R4, [PC, #32]
0x74D6	0x6824    LDR	R4, [R4, #0]
0x74D8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 660 :: 		TFT_Write_Command_Ptr(x);
0x74DA	0xF8BD0004  LDRH	R0, [SP, #4]
0x74DE	0x4C07    LDR	R4, [PC, #28]
0x74E0	0x6824    LDR	R4, [R4, #0]
0x74E2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 661 :: 		}
L_TFT_Set_Address_HX8352A27:
;__Lib_TFT_Defs.c, 662 :: 		TFT_Set_Index_Ptr(0x22);
0x74E4	0x2022    MOVS	R0, #34
0x74E6	0x4C04    LDR	R4, [PC, #16]
0x74E8	0x6824    LDR	R4, [R4, #0]
0x74EA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 663 :: 		}
L_end_TFT_Set_Address_HX8352A:
0x74EC	0xF8DDE000  LDR	LR, [SP, #0]
0x74F0	0xB003    ADD	SP, SP, #12
0x74F2	0x4770    BX	LR
0x74F4	0x78BC2000  	__Lib_TFT_Defs_TFT_Disp_Rotation+0
0x74F8	0xCA842000  	_TFT_Set_Index_Ptr+0
0x74FC	0xCA882000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_HX8352A
_TFT_Set_Address_R61526:
;__Lib_TFT_Defs.c, 907 :: 		void TFT_Set_Address_R61526(unsigned int x, unsigned int y) {
0x77B0	0xB083    SUB	SP, SP, #12
0x77B2	0xF8CDE000  STR	LR, [SP, #0]
0x77B6	0xF8AD0004  STRH	R0, [SP, #4]
0x77BA	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 908 :: 		TFT_Set_Index_Ptr(0x2A);
0x77BE	0x202A    MOVS	R0, #42
0x77C0	0x4C13    LDR	R4, [PC, #76]
0x77C2	0x6824    LDR	R4, [R4, #0]
0x77C4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 909 :: 		TFT_Write_Command_Ptr(x>>8);
0x77C6	0xF8BD2004  LDRH	R2, [SP, #4]
0x77CA	0x0A14    LSRS	R4, R2, #8
0x77CC	0xB2E0    UXTB	R0, R4
0x77CE	0x4C11    LDR	R4, [PC, #68]
0x77D0	0x6824    LDR	R4, [R4, #0]
0x77D2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 910 :: 		TFT_Write_Command_Ptr(x);
0x77D4	0xF8BD0004  LDRH	R0, [SP, #4]
0x77D8	0x4C0E    LDR	R4, [PC, #56]
0x77DA	0x6824    LDR	R4, [R4, #0]
0x77DC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 911 :: 		TFT_Set_Index_Ptr(0x2B);
0x77DE	0x202B    MOVS	R0, #43
0x77E0	0x4C0B    LDR	R4, [PC, #44]
0x77E2	0x6824    LDR	R4, [R4, #0]
0x77E4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 912 :: 		TFT_Write_Command_Ptr(y>>8);
0x77E6	0xF8BD2008  LDRH	R2, [SP, #8]
0x77EA	0x0A14    LSRS	R4, R2, #8
0x77EC	0xB2E0    UXTB	R0, R4
0x77EE	0x4C09    LDR	R4, [PC, #36]
0x77F0	0x6824    LDR	R4, [R4, #0]
0x77F2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 913 :: 		TFT_Write_Command_Ptr(y);
0x77F4	0xF8BD0008  LDRH	R0, [SP, #8]
0x77F8	0x4C06    LDR	R4, [PC, #24]
0x77FA	0x6824    LDR	R4, [R4, #0]
0x77FC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 914 :: 		TFT_Set_Index_Ptr(0x2C);
0x77FE	0x202C    MOVS	R0, #44
0x7800	0x4C03    LDR	R4, [PC, #12]
0x7802	0x6824    LDR	R4, [R4, #0]
0x7804	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 915 :: 		}
L_end_TFT_Set_Address_R61526:
0x7806	0xF8DDE000  LDR	LR, [SP, #0]
0x780A	0xB003    ADD	SP, SP, #12
0x780C	0x4770    BX	LR
0x780E	0xBF00    NOP
0x7810	0xCA842000  	_TFT_Set_Index_Ptr+0
0x7814	0xCA882000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_R61526
_TFT_Set_Address_ILI9481:
;__Lib_TFT_Defs.c, 1407 :: 		void TFT_Set_Address_ILI9481(unsigned int x, unsigned int y) {
0x7818	0xB083    SUB	SP, SP, #12
0x781A	0xF8CDE000  STR	LR, [SP, #0]
0x781E	0xF8AD0004  STRH	R0, [SP, #4]
0x7822	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 1408 :: 		TFT_Set_Index_Ptr(0x2A);
0x7826	0x202A    MOVS	R0, #42
0x7828	0x4C13    LDR	R4, [PC, #76]
0x782A	0x6824    LDR	R4, [R4, #0]
0x782C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1409 :: 		TFT_Write_Command_Ptr(x>>8);
0x782E	0xF8BD2004  LDRH	R2, [SP, #4]
0x7832	0x0A14    LSRS	R4, R2, #8
0x7834	0xB2E0    UXTB	R0, R4
0x7836	0x4C11    LDR	R4, [PC, #68]
0x7838	0x6824    LDR	R4, [R4, #0]
0x783A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1410 :: 		TFT_Write_Command_Ptr(x);
0x783C	0xF8BD0004  LDRH	R0, [SP, #4]
0x7840	0x4C0E    LDR	R4, [PC, #56]
0x7842	0x6824    LDR	R4, [R4, #0]
0x7844	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1411 :: 		TFT_Set_Index_Ptr(0x2B);
0x7846	0x202B    MOVS	R0, #43
0x7848	0x4C0B    LDR	R4, [PC, #44]
0x784A	0x6824    LDR	R4, [R4, #0]
0x784C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1412 :: 		TFT_Write_Command_Ptr(y>>8);
0x784E	0xF8BD2008  LDRH	R2, [SP, #8]
0x7852	0x0A14    LSRS	R4, R2, #8
0x7854	0xB2E0    UXTB	R0, R4
0x7856	0x4C09    LDR	R4, [PC, #36]
0x7858	0x6824    LDR	R4, [R4, #0]
0x785A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1413 :: 		TFT_Write_Command_Ptr(y);
0x785C	0xF8BD0008  LDRH	R0, [SP, #8]
0x7860	0x4C06    LDR	R4, [PC, #24]
0x7862	0x6824    LDR	R4, [R4, #0]
0x7864	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1414 :: 		TFT_Set_Index_Ptr(0x2C);
0x7866	0x202C    MOVS	R0, #44
0x7868	0x4C03    LDR	R4, [PC, #12]
0x786A	0x6824    LDR	R4, [R4, #0]
0x786C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1415 :: 		}
L_end_TFT_Set_Address_ILI9481:
0x786E	0xF8DDE000  LDR	LR, [SP, #0]
0x7872	0xB003    ADD	SP, SP, #12
0x7874	0x4770    BX	LR
0x7876	0xBF00    NOP
0x7878	0xCA842000  	_TFT_Set_Index_Ptr+0
0x787C	0xCA882000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_ILI9481
_TFT_Set_Address_ILI9342:
;__Lib_TFT_Defs.c, 1664 :: 		void TFT_Set_Address_ILI9342(unsigned int x, unsigned int y) {
0x76E0	0xB083    SUB	SP, SP, #12
0x76E2	0xF8CDE000  STR	LR, [SP, #0]
0x76E6	0xF8AD0004  STRH	R0, [SP, #4]
0x76EA	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 1665 :: 		TFT_Set_Index_Ptr(0x2A);
0x76EE	0x202A    MOVS	R0, #42
0x76F0	0x4C13    LDR	R4, [PC, #76]
0x76F2	0x6824    LDR	R4, [R4, #0]
0x76F4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1666 :: 		TFT_Write_Command_Ptr(x>>8);
0x76F6	0xF8BD2004  LDRH	R2, [SP, #4]
0x76FA	0x0A14    LSRS	R4, R2, #8
0x76FC	0xB2E0    UXTB	R0, R4
0x76FE	0x4C11    LDR	R4, [PC, #68]
0x7700	0x6824    LDR	R4, [R4, #0]
0x7702	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1667 :: 		TFT_Write_Command_Ptr(x);
0x7704	0xF8BD0004  LDRH	R0, [SP, #4]
0x7708	0x4C0E    LDR	R4, [PC, #56]
0x770A	0x6824    LDR	R4, [R4, #0]
0x770C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1668 :: 		TFT_Set_Index_Ptr(0x2B);
0x770E	0x202B    MOVS	R0, #43
0x7710	0x4C0B    LDR	R4, [PC, #44]
0x7712	0x6824    LDR	R4, [R4, #0]
0x7714	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1669 :: 		TFT_Write_Command_Ptr(y>>8);
0x7716	0xF8BD2008  LDRH	R2, [SP, #8]
0x771A	0x0A14    LSRS	R4, R2, #8
0x771C	0xB2E0    UXTB	R0, R4
0x771E	0x4C09    LDR	R4, [PC, #36]
0x7720	0x6824    LDR	R4, [R4, #0]
0x7722	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1670 :: 		TFT_Write_Command_Ptr(y);
0x7724	0xF8BD0008  LDRH	R0, [SP, #8]
0x7728	0x4C06    LDR	R4, [PC, #24]
0x772A	0x6824    LDR	R4, [R4, #0]
0x772C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1671 :: 		TFT_Set_Index_Ptr(0x2C);
0x772E	0x202C    MOVS	R0, #44
0x7730	0x4C03    LDR	R4, [PC, #12]
0x7732	0x6824    LDR	R4, [R4, #0]
0x7734	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1672 :: 		}
L_end_TFT_Set_Address_ILI9342:
0x7736	0xF8DDE000  LDR	LR, [SP, #0]
0x773A	0xB003    ADD	SP, SP, #12
0x773C	0x4770    BX	LR
0x773E	0xBF00    NOP
0x7740	0xCA842000  	_TFT_Set_Index_Ptr+0
0x7744	0xCA882000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_ILI9342
_TFT_Set_Address_ILI9340:
;__Lib_TFT_Defs.c, 2462 :: 		void TFT_Set_Address_ILI9340(unsigned int x, unsigned int y) {
0x7748	0xB083    SUB	SP, SP, #12
0x774A	0xF8CDE000  STR	LR, [SP, #0]
0x774E	0xF8AD0004  STRH	R0, [SP, #4]
0x7752	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 2463 :: 		TFT_Set_Index_Ptr(0x2A);
0x7756	0x202A    MOVS	R0, #42
0x7758	0x4C13    LDR	R4, [PC, #76]
0x775A	0x6824    LDR	R4, [R4, #0]
0x775C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2464 :: 		TFT_Write_Command_Ptr(x>>8);
0x775E	0xF8BD2004  LDRH	R2, [SP, #4]
0x7762	0x0A14    LSRS	R4, R2, #8
0x7764	0xB2E0    UXTB	R0, R4
0x7766	0x4C11    LDR	R4, [PC, #68]
0x7768	0x6824    LDR	R4, [R4, #0]
0x776A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2465 :: 		TFT_Write_Command_Ptr(x);
0x776C	0xF8BD0004  LDRH	R0, [SP, #4]
0x7770	0x4C0E    LDR	R4, [PC, #56]
0x7772	0x6824    LDR	R4, [R4, #0]
0x7774	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2466 :: 		TFT_Set_Index_Ptr(0x2B);
0x7776	0x202B    MOVS	R0, #43
0x7778	0x4C0B    LDR	R4, [PC, #44]
0x777A	0x6824    LDR	R4, [R4, #0]
0x777C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2467 :: 		TFT_Write_Command_Ptr(y>>8);
0x777E	0xF8BD2008  LDRH	R2, [SP, #8]
0x7782	0x0A14    LSRS	R4, R2, #8
0x7784	0xB2E0    UXTB	R0, R4
0x7786	0x4C09    LDR	R4, [PC, #36]
0x7788	0x6824    LDR	R4, [R4, #0]
0x778A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2468 :: 		TFT_Write_Command_Ptr(y);
0x778C	0xF8BD0008  LDRH	R0, [SP, #8]
0x7790	0x4C06    LDR	R4, [PC, #24]
0x7792	0x6824    LDR	R4, [R4, #0]
0x7794	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2469 :: 		TFT_Set_Index_Ptr(0x2C);
0x7796	0x202C    MOVS	R0, #44
0x7798	0x4C03    LDR	R4, [PC, #12]
0x779A	0x6824    LDR	R4, [R4, #0]
0x779C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2470 :: 		}
L_end_TFT_Set_Address_ILI9340:
0x779E	0xF8DDE000  LDR	LR, [SP, #0]
0x77A2	0xB003    ADD	SP, SP, #12
0x77A4	0x4770    BX	LR
0x77A6	0xBF00    NOP
0x77A8	0xCA842000  	_TFT_Set_Index_Ptr+0
0x77AC	0xCA882000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_ILI9340
__Lib_TFT_Is_SSD1963_Set:
;__Lib_TFT.c, 141 :: 		
0x6D8C	0xB081    SUB	SP, SP, #4
;__Lib_TFT.c, 142 :: 		
0x6D8E	0x4802    LDR	R0, [PC, #8]
0x6D90	0x7800    LDRB	R0, [R0, #0]
;__Lib_TFT.c, 143 :: 		
L_end_Is_SSD1963_Set:
0x6D92	0xB001    ADD	SP, SP, #4
0x6D94	0x4770    BX	LR
0x6D96	0xBF00    NOP
0x6D98	0x78B52000  	__Lib_TFT___SSD1963_controller+0
; end of __Lib_TFT_Is_SSD1963_Set
_DrawButton:
;ThermalCameraDemo_driver.c, 568 :: 		void DrawButton(TButton *Abutton) {
; Abutton start address is: 0 (R0)
0xB958	0xB083    SUB	SP, SP, #12
0xB95A	0xF8CDE000  STR	LR, [SP, #0]
; Abutton end address is: 0 (R0)
; Abutton start address is: 0 (R0)
;ThermalCameraDemo_driver.c, 570 :: 		if (Abutton->Visible != 0) {
0xB95E	0xF2000112  ADDW	R1, R0, #18
0xB962	0x7809    LDRB	R1, [R1, #0]
0xB964	0x2900    CMP	R1, #0
0xB966	0xF0008115  BEQ	L_DrawButton7
;ThermalCameraDemo_driver.c, 571 :: 		if (object_pressed == 1) {
0xB96A	0x498C    LDR	R1, [PC, #560]
0xB96C	0x7809    LDRB	R1, [R1, #0]
0xB96E	0x2901    CMP	R1, #1
0xB970	0xD125    BNE	L_DrawButton8
;ThermalCameraDemo_driver.c, 572 :: 		object_pressed = 0;
0xB972	0x2200    MOVS	R2, #0
0xB974	0x4989    LDR	R1, [PC, #548]
0xB976	0x700A    STRB	R2, [R1, #0]
;ThermalCameraDemo_driver.c, 573 :: 		TFT_Set_Brush(Abutton->Transparent, Abutton->Press_Color, Abutton->Gradient, Abutton->Gradient_Orientation, Abutton->Gradient_End_Color, Abutton->Gradient_Start_Color);
0xB978	0xF200012A  ADDW	R1, R0, #42
0xB97C	0x8809    LDRH	R1, [R1, #0]
0xB97E	0xB28E    UXTH	R6, R1
0xB980	0xF200012C  ADDW	R1, R0, #44
0xB984	0x8809    LDRH	R1, [R1, #0]
0xB986	0xB28D    UXTH	R5, R1
0xB988	0xF2000128  ADDW	R1, R0, #40
0xB98C	0x7809    LDRB	R1, [R1, #0]
0xB98E	0xB2CC    UXTB	R4, R1
0xB990	0xF2000127  ADDW	R1, R0, #39
0xB994	0x7809    LDRB	R1, [R1, #0]
0xB996	0xB2CB    UXTB	R3, R1
0xB998	0xF2000132  ADDW	R1, R0, #50
0xB99C	0x8809    LDRH	R1, [R1, #0]
0xB99E	0xB28A    UXTH	R2, R1
0xB9A0	0xF2000114  ADDW	R1, R0, #20
0xB9A4	0x7809    LDRB	R1, [R1, #0]
0xB9A6	0x9001    STR	R0, [SP, #4]
0xB9A8	0xB2C8    UXTB	R0, R1
0xB9AA	0xB291    UXTH	R1, R2
0xB9AC	0xB2DA    UXTB	R2, R3
0xB9AE	0xB2E3    UXTB	R3, R4
0xB9B0	0xB440    PUSH	(R6)
0xB9B2	0xB420    PUSH	(R5)
0xB9B4	0xF7FDFF90  BL	_TFT_Set_Brush+0
0xB9B8	0xB002    ADD	SP, SP, #8
0xB9BA	0x9801    LDR	R0, [SP, #4]
;ThermalCameraDemo_driver.c, 574 :: 		}
0xB9BC	0xE021    B	L_DrawButton9
L_DrawButton8:
;ThermalCameraDemo_driver.c, 576 :: 		TFT_Set_Brush(Abutton->Transparent, Abutton->Color, Abutton->Gradient, Abutton->Gradient_Orientation, Abutton->Gradient_Start_Color, Abutton->Gradient_End_Color);
0xB9BE	0xF200012C  ADDW	R1, R0, #44
0xB9C2	0x8809    LDRH	R1, [R1, #0]
0xB9C4	0xB28E    UXTH	R6, R1
0xB9C6	0xF200012A  ADDW	R1, R0, #42
0xB9CA	0x8809    LDRH	R1, [R1, #0]
0xB9CC	0xB28D    UXTH	R5, R1
0xB9CE	0xF2000128  ADDW	R1, R0, #40
0xB9D2	0x7809    LDRB	R1, [R1, #0]
0xB9D4	0xB2CC    UXTB	R4, R1
0xB9D6	0xF2000127  ADDW	R1, R0, #39
0xB9DA	0x7809    LDRB	R1, [R1, #0]
0xB9DC	0xB2CB    UXTB	R3, R1
0xB9DE	0xF200012E  ADDW	R1, R0, #46
0xB9E2	0x8809    LDRH	R1, [R1, #0]
0xB9E4	0xB28A    UXTH	R2, R1
0xB9E6	0xF2000114  ADDW	R1, R0, #20
0xB9EA	0x7809    LDRB	R1, [R1, #0]
0xB9EC	0x9001    STR	R0, [SP, #4]
0xB9EE	0xB2C8    UXTB	R0, R1
0xB9F0	0xB291    UXTH	R1, R2
0xB9F2	0xB2DA    UXTB	R2, R3
0xB9F4	0xB2E3    UXTB	R3, R4
0xB9F6	0xB440    PUSH	(R6)
0xB9F8	0xB420    PUSH	(R5)
0xB9FA	0xF7FDFF6D  BL	_TFT_Set_Brush+0
0xB9FE	0xB002    ADD	SP, SP, #8
0xBA00	0x9801    LDR	R0, [SP, #4]
;ThermalCameraDemo_driver.c, 577 :: 		}
L_DrawButton9:
;ThermalCameraDemo_driver.c, 578 :: 		TFT_Set_Pen(Abutton->Pen_Color, Abutton->Pen_Width);
0xBA02	0xF200010E  ADDW	R1, R0, #14
0xBA06	0x7809    LDRB	R1, [R1, #0]
0xBA08	0xB2CA    UXTB	R2, R1
0xBA0A	0xF2000110  ADDW	R1, R0, #16
0xBA0E	0x8809    LDRH	R1, [R1, #0]
0xBA10	0x9001    STR	R0, [SP, #4]
0xBA12	0xB288    UXTH	R0, R1
0xBA14	0xB2D1    UXTB	R1, R2
0xBA16	0xF7FDFF53  BL	_TFT_Set_Pen+0
0xBA1A	0x9801    LDR	R0, [SP, #4]
;ThermalCameraDemo_driver.c, 579 :: 		TFT_Rectangle(Abutton->Left, Abutton->Top, Abutton->Left + Abutton->Width - 1, Abutton->Top + Abutton->Height - 1);
0xBA1C	0xF2000108  ADDW	R1, R0, #8
0xBA20	0x880A    LDRH	R2, [R1, #0]
0xBA22	0xF200010C  ADDW	R1, R0, #12
0xBA26	0x8809    LDRH	R1, [R1, #0]
0xBA28	0x1851    ADDS	R1, R2, R1
0xBA2A	0xB289    UXTH	R1, R1
0xBA2C	0x1E4D    SUBS	R5, R1, #1
0xBA2E	0x1D81    ADDS	R1, R0, #6
0xBA30	0x880C    LDRH	R4, [R1, #0]
0xBA32	0xF200010A  ADDW	R1, R0, #10
0xBA36	0x8809    LDRH	R1, [R1, #0]
0xBA38	0x1861    ADDS	R1, R4, R1
0xBA3A	0xB289    UXTH	R1, R1
0xBA3C	0x1E4B    SUBS	R3, R1, #1
0xBA3E	0xB212    SXTH	R2, R2
0xBA40	0xB221    SXTH	R1, R4
0xBA42	0x9001    STR	R0, [SP, #4]
0xBA44	0xB208    SXTH	R0, R1
0xBA46	0xB211    SXTH	R1, R2
0xBA48	0xB21A    SXTH	R2, R3
0xBA4A	0xB22B    SXTH	R3, R5
0xBA4C	0xF7FBF9A6  BL	_TFT_Rectangle+0
0xBA50	0x9801    LDR	R0, [SP, #4]
;ThermalCameraDemo_driver.c, 580 :: 		if (Abutton->VerticalText != 0)
0xBA52	0xF2000126  ADDW	R1, R0, #38
0xBA56	0x7809    LDRB	R1, [R1, #0]
0xBA58	0xB171    CBZ	R1, L_DrawButton10
;ThermalCameraDemo_driver.c, 581 :: 		TFT_Set_Ext_Font(Abutton->FontName, Abutton->Font_Color, FO_VERTICAL_COLUMN);
0xBA5A	0xF2000124  ADDW	R1, R0, #36
0xBA5E	0x8809    LDRH	R1, [R1, #0]
0xBA60	0xB28A    UXTH	R2, R1
0xBA62	0xF2000120  ADDW	R1, R0, #32
0xBA66	0x6809    LDR	R1, [R1, #0]
0xBA68	0x9001    STR	R0, [SP, #4]
0xBA6A	0x4608    MOV	R0, R1
0xBA6C	0xB291    UXTH	R1, R2
0xBA6E	0x2202    MOVS	R2, #2
0xBA70	0xF7FBF94A  BL	_TFT_Set_Ext_Font+0
0xBA74	0x9801    LDR	R0, [SP, #4]
0xBA76	0xE00D    B	L_DrawButton11
L_DrawButton10:
;ThermalCameraDemo_driver.c, 583 :: 		TFT_Set_Ext_Font(Abutton->FontName, Abutton->Font_Color, FO_HORIZONTAL);
0xBA78	0xF2000124  ADDW	R1, R0, #36
0xBA7C	0x8809    LDRH	R1, [R1, #0]
0xBA7E	0xB28A    UXTH	R2, R1
0xBA80	0xF2000120  ADDW	R1, R0, #32
0xBA84	0x6809    LDR	R1, [R1, #0]
0xBA86	0x9001    STR	R0, [SP, #4]
0xBA88	0x4608    MOV	R0, R1
0xBA8A	0xB291    UXTH	R1, R2
0xBA8C	0x2200    MOVS	R2, #0
0xBA8E	0xF7FBF93B  BL	_TFT_Set_Ext_Font+0
0xBA92	0x9801    LDR	R0, [SP, #4]
L_DrawButton11:
;ThermalCameraDemo_driver.c, 584 :: 		TFT_Write_Text_Return_Pos(Abutton->Caption, Abutton->Left, Abutton->Top);
0xBA94	0xF2000108  ADDW	R1, R0, #8
0xBA98	0x8809    LDRH	R1, [R1, #0]
0xBA9A	0xB28B    UXTH	R3, R1
0xBA9C	0x1D81    ADDS	R1, R0, #6
0xBA9E	0x8809    LDRH	R1, [R1, #0]
0xBAA0	0xB28A    UXTH	R2, R1
0xBAA2	0xF2000118  ADDW	R1, R0, #24
0xBAA6	0x6809    LDR	R1, [R1, #0]
0xBAA8	0x9001    STR	R0, [SP, #4]
0xBAAA	0x4608    MOV	R0, R1
0xBAAC	0xB291    UXTH	R1, R2
0xBAAE	0xB29A    UXTH	R2, R3
0xBAB0	0xF7FBFC0A  BL	_TFT_Write_Text_Return_Pos+0
0xBAB4	0x9801    LDR	R0, [SP, #4]
;ThermalCameraDemo_driver.c, 585 :: 		if (Abutton->TextAlign == _taLeft)
0xBAB6	0xF200011C  ADDW	R1, R0, #28
0xBABA	0x7809    LDRB	R1, [R1, #0]
0xBABC	0xB929    CBNZ	R1, L_DrawButton12
;ThermalCameraDemo_driver.c, 586 :: 		ALeft = Abutton->Left + 4;
0xBABE	0x1D81    ADDS	R1, R0, #6
0xBAC0	0x8809    LDRH	R1, [R1, #0]
0xBAC2	0x1D09    ADDS	R1, R1, #4
0xBAC4	0xF8AD1008  STRH	R1, [SP, #8]
0xBAC8	0xE026    B	L_DrawButton13
L_DrawButton12:
;ThermalCameraDemo_driver.c, 587 :: 		else if (Abutton->TextAlign == _taCenter)
0xBACA	0xF200011C  ADDW	R1, R0, #28
0xBACE	0x7809    LDRB	R1, [R1, #0]
0xBAD0	0x2901    CMP	R1, #1
0xBAD2	0xD10E    BNE	L_DrawButton14
;ThermalCameraDemo_driver.c, 588 :: 		ALeft = Abutton->Left + (Abutton->Width - caption_length) / 2;
0xBAD4	0x1D81    ADDS	R1, R0, #6
0xBAD6	0x880B    LDRH	R3, [R1, #0]
0xBAD8	0xF200010A  ADDW	R1, R0, #10
0xBADC	0x880A    LDRH	R2, [R1, #0]
0xBADE	0x4930    LDR	R1, [PC, #192]
0xBAE0	0x8809    LDRH	R1, [R1, #0]
0xBAE2	0x1A51    SUB	R1, R2, R1
0xBAE4	0xB289    UXTH	R1, R1
0xBAE6	0x0849    LSRS	R1, R1, #1
0xBAE8	0xB289    UXTH	R1, R1
0xBAEA	0x1859    ADDS	R1, R3, R1
0xBAEC	0xF8AD1008  STRH	R1, [SP, #8]
0xBAF0	0xE012    B	L_DrawButton15
L_DrawButton14:
;ThermalCameraDemo_driver.c, 589 :: 		else if (Abutton->TextAlign == _taRight)
0xBAF2	0xF200011C  ADDW	R1, R0, #28
0xBAF6	0x7809    LDRB	R1, [R1, #0]
0xBAF8	0x2902    CMP	R1, #2
0xBAFA	0xD10D    BNE	L_DrawButton16
;ThermalCameraDemo_driver.c, 590 :: 		ALeft = Abutton->Left + Abutton->Width - caption_length - 4;
0xBAFC	0x1D81    ADDS	R1, R0, #6
0xBAFE	0x880A    LDRH	R2, [R1, #0]
0xBB00	0xF200010A  ADDW	R1, R0, #10
0xBB04	0x8809    LDRH	R1, [R1, #0]
0xBB06	0x1852    ADDS	R2, R2, R1
0xBB08	0xB292    UXTH	R2, R2
0xBB0A	0x4925    LDR	R1, [PC, #148]
0xBB0C	0x8809    LDRH	R1, [R1, #0]
0xBB0E	0x1A51    SUB	R1, R2, R1
0xBB10	0xB289    UXTH	R1, R1
0xBB12	0x1F09    SUBS	R1, R1, #4
0xBB14	0xF8AD1008  STRH	R1, [SP, #8]
L_DrawButton16:
L_DrawButton15:
L_DrawButton13:
;ThermalCameraDemo_driver.c, 592 :: 		if (Abutton->TextAlignVertical == _tavTop)
0xBB18	0xF200011D  ADDW	R1, R0, #29
0xBB1C	0x7809    LDRB	R1, [R1, #0]
0xBB1E	0xB931    CBNZ	R1, L_DrawButton17
;ThermalCameraDemo_driver.c, 593 :: 		ATop = Abutton->Top + 4;
0xBB20	0xF2000108  ADDW	R1, R0, #8
0xBB24	0x8809    LDRH	R1, [R1, #0]
0xBB26	0x1D09    ADDS	R1, R1, #4
0xBB28	0xF8AD100A  STRH	R1, [SP, #10]
0xBB2C	0xE028    B	L_DrawButton18
L_DrawButton17:
;ThermalCameraDemo_driver.c, 594 :: 		else if (Abutton->TextAlignVertical == _tavMiddle)
0xBB2E	0xF200011D  ADDW	R1, R0, #29
0xBB32	0x7809    LDRB	R1, [R1, #0]
0xBB34	0x2901    CMP	R1, #1
0xBB36	0xD10F    BNE	L_DrawButton19
;ThermalCameraDemo_driver.c, 595 :: 		ATop = Abutton->Top + ((Abutton->Height - caption_height) / 2);
0xBB38	0xF2000108  ADDW	R1, R0, #8
0xBB3C	0x880B    LDRH	R3, [R1, #0]
0xBB3E	0xF200010C  ADDW	R1, R0, #12
0xBB42	0x880A    LDRH	R2, [R1, #0]
0xBB44	0x4917    LDR	R1, [PC, #92]
0xBB46	0x8809    LDRH	R1, [R1, #0]
0xBB48	0x1A51    SUB	R1, R2, R1
0xBB4A	0xB289    UXTH	R1, R1
0xBB4C	0x0849    LSRS	R1, R1, #1
0xBB4E	0xB289    UXTH	R1, R1
0xBB50	0x1859    ADDS	R1, R3, R1
0xBB52	0xF8AD100A  STRH	R1, [SP, #10]
0xBB56	0xE013    B	L_DrawButton20
L_DrawButton19:
;ThermalCameraDemo_driver.c, 596 :: 		else if (Abutton->TextAlignVertical == _tavBottom)
0xBB58	0xF200011D  ADDW	R1, R0, #29
0xBB5C	0x7809    LDRB	R1, [R1, #0]
0xBB5E	0x2902    CMP	R1, #2
0xBB60	0xD10E    BNE	L_DrawButton21
;ThermalCameraDemo_driver.c, 597 :: 		ATop = Abutton->Top + (Abutton->Height - caption_height - 4);
0xBB62	0xF2000108  ADDW	R1, R0, #8
0xBB66	0x880B    LDRH	R3, [R1, #0]
0xBB68	0xF200010C  ADDW	R1, R0, #12
0xBB6C	0x880A    LDRH	R2, [R1, #0]
0xBB6E	0x490D    LDR	R1, [PC, #52]
0xBB70	0x8809    LDRH	R1, [R1, #0]
0xBB72	0x1A51    SUB	R1, R2, R1
0xBB74	0xB289    UXTH	R1, R1
0xBB76	0x1F09    SUBS	R1, R1, #4
0xBB78	0xB289    UXTH	R1, R1
0xBB7A	0x1859    ADDS	R1, R3, R1
0xBB7C	0xF8AD100A  STRH	R1, [SP, #10]
L_DrawButton21:
L_DrawButton20:
L_DrawButton18:
;ThermalCameraDemo_driver.c, 599 :: 		TFT_Write_Text(Abutton->Caption, ALeft, ATop);
0xBB80	0xF2000118  ADDW	R1, R0, #24
; Abutton end address is: 0 (R0)
0xBB84	0x6809    LDR	R1, [R1, #0]
0xBB86	0xF8BD200A  LDRH	R2, [SP, #10]
0xBB8A	0x4608    MOV	R0, R1
0xBB8C	0xF8BD1008  LDRH	R1, [SP, #8]
0xBB90	0xF7FBFA3A  BL	_TFT_Write_Text+0
;ThermalCameraDemo_driver.c, 600 :: 		}
L_DrawButton7:
;ThermalCameraDemo_driver.c, 601 :: 		}
L_end_DrawButton:
0xBB94	0xF8DDE000  LDR	LR, [SP, #0]
0xBB98	0xB003    ADD	SP, SP, #12
0xBB9A	0x4770    BX	LR
0xBB9C	0x81482000  	_object_pressed+0
0xBBA0	0x81D22000  	_caption_length+0
0xBBA4	0x83E82000  	_caption_height+0
; end of _DrawButton
_TFT_Rectangle:
;__Lib_TFT.c, 925 :: 		
0x6D9C	0xB088    SUB	SP, SP, #32
0x6D9E	0xF8CDE000  STR	LR, [SP, #0]
0x6DA2	0xF8AD0010  STRH	R0, [SP, #16]
0x6DA6	0xF8AD1014  STRH	R1, [SP, #20]
0x6DAA	0xF8AD2018  STRH	R2, [SP, #24]
0x6DAE	0xF8AD301C  STRH	R3, [SP, #28]
;__Lib_TFT.c, 931 :: 		
0x6DB2	0x4C8C    LDR	R4, [PC, #560]
0x6DB4	0x7824    LDRB	R4, [R4, #0]
0x6DB6	0x0865    LSRS	R5, R4, #1
0x6DB8	0xB2ED    UXTB	R5, R5
0x6DBA	0xF9BD4010  LDRSH	R4, [SP, #16]
0x6DBE	0x1B64    SUB	R4, R4, R5
0x6DC0	0xB224    SXTH	R4, R4
; loc_x_up_lft start address is: 12 (R3)
0x6DC2	0xB223    SXTH	R3, R4
;__Lib_TFT.c, 932 :: 		
0x6DC4	0x2C00    CMP	R4, #0
0x6DC6	0xDA03    BGE	L_TFT_Rectangle103
;__Lib_TFT.c, 933 :: 		
0x6DC8	0x2300    MOVS	R3, #0
0x6DCA	0xB21B    SXTH	R3, R3
0x6DCC	0xB218    SXTH	R0, R3
0x6DCE	0xE009    B	L_TFT_Rectangle104
L_TFT_Rectangle103:
;__Lib_TFT.c, 934 :: 		
0x6DD0	0x4C85    LDR	R4, [PC, #532]
0x6DD2	0x8824    LDRH	R4, [R4, #0]
0x6DD4	0x42A3    CMP	R3, R4
0x6DD6	0xD304    BCC	L__TFT_Rectangle965
; loc_x_up_lft end address is: 12 (R3)
;__Lib_TFT.c, 935 :: 		
0x6DD8	0x4C83    LDR	R4, [PC, #524]
0x6DDA	0x8824    LDRH	R4, [R4, #0]
0x6DDC	0x1E63    SUBS	R3, R4, #1
0x6DDE	0xB21B    SXTH	R3, R3
; loc_x_up_lft start address is: 12 (R3)
; loc_x_up_lft end address is: 12 (R3)
0x6DE0	0xE7FF    B	L_TFT_Rectangle105
L__TFT_Rectangle965:
;__Lib_TFT.c, 934 :: 		
;__Lib_TFT.c, 935 :: 		
L_TFT_Rectangle105:
; loc_x_up_lft start address is: 12 (R3)
0x6DE2	0xB218    SXTH	R0, R3
; loc_x_up_lft end address is: 12 (R3)
L_TFT_Rectangle104:
;__Lib_TFT.c, 937 :: 		
; loc_x_up_lft start address is: 0 (R0)
0x6DE4	0x4C7F    LDR	R4, [PC, #508]
0x6DE6	0x7824    LDRB	R4, [R4, #0]
0x6DE8	0x1E64    SUBS	R4, R4, #1
0x6DEA	0xB224    SXTH	R4, R4
0x6DEC	0x1065    ASRS	R5, R4, #1
0x6DEE	0xB22D    SXTH	R5, R5
0x6DF0	0xF9BD4018  LDRSH	R4, [SP, #24]
0x6DF4	0x1964    ADDS	R4, R4, R5
0x6DF6	0xB224    SXTH	R4, R4
; loc_x_bt_rght start address is: 20 (R5)
0x6DF8	0xB225    SXTH	R5, R4
;__Lib_TFT.c, 938 :: 		
0x6DFA	0x2C00    CMP	R4, #0
0x6DFC	0xDA03    BGE	L_TFT_Rectangle106
;__Lib_TFT.c, 939 :: 		
0x6DFE	0x2500    MOVS	R5, #0
0x6E00	0xB22D    SXTH	R5, R5
0x6E02	0xB229    SXTH	R1, R5
0x6E04	0xE009    B	L_TFT_Rectangle107
L_TFT_Rectangle106:
;__Lib_TFT.c, 940 :: 		
0x6E06	0x4C78    LDR	R4, [PC, #480]
0x6E08	0x8824    LDRH	R4, [R4, #0]
0x6E0A	0x42A5    CMP	R5, R4
0x6E0C	0xD304    BCC	L__TFT_Rectangle966
; loc_x_bt_rght end address is: 20 (R5)
;__Lib_TFT.c, 941 :: 		
0x6E0E	0x4C76    LDR	R4, [PC, #472]
0x6E10	0x8824    LDRH	R4, [R4, #0]
0x6E12	0x1E65    SUBS	R5, R4, #1
0x6E14	0xB22D    SXTH	R5, R5
; loc_x_bt_rght start address is: 20 (R5)
; loc_x_bt_rght end address is: 20 (R5)
0x6E16	0xE7FF    B	L_TFT_Rectangle108
L__TFT_Rectangle966:
;__Lib_TFT.c, 940 :: 		
;__Lib_TFT.c, 941 :: 		
L_TFT_Rectangle108:
; loc_x_bt_rght start address is: 20 (R5)
0x6E18	0xB229    SXTH	R1, R5
; loc_x_bt_rght end address is: 20 (R5)
L_TFT_Rectangle107:
;__Lib_TFT.c, 943 :: 		
; loc_x_bt_rght start address is: 4 (R1)
0x6E1A	0x4C72    LDR	R4, [PC, #456]
0x6E1C	0x7824    LDRB	R4, [R4, #0]
0x6E1E	0xB1FC    CBZ	R4, L_TFT_Rectangle109
;__Lib_TFT.c, 944 :: 		
0x6E20	0xF8AD1004  STRH	R1, [SP, #4]
0x6E24	0xF8AD0006  STRH	R0, [SP, #6]
0x6E28	0xF9BD2014  LDRSH	R2, [SP, #20]
0x6E2C	0xF7FCF812  BL	_TFT_H_Line+0
0x6E30	0xF9BD0006  LDRSH	R0, [SP, #6]
0x6E34	0xF9BD1004  LDRSH	R1, [SP, #4]
;__Lib_TFT.c, 945 :: 		
0x6E38	0xF9BD201C  LDRSH	R2, [SP, #28]
; loc_x_bt_rght end address is: 4 (R1)
; loc_x_up_lft end address is: 0 (R0)
0x6E3C	0xF7FCF80A  BL	_TFT_H_Line+0
;__Lib_TFT.c, 946 :: 		
0x6E40	0xF9BD2010  LDRSH	R2, [SP, #16]
0x6E44	0xF9BD101C  LDRSH	R1, [SP, #28]
0x6E48	0xF9BD0014  LDRSH	R0, [SP, #20]
0x6E4C	0xF7FBFEF2  BL	_TFT_V_Line+0
;__Lib_TFT.c, 947 :: 		
0x6E50	0xF9BD2018  LDRSH	R2, [SP, #24]
0x6E54	0xF9BD101C  LDRSH	R1, [SP, #28]
0x6E58	0xF9BD0014  LDRSH	R0, [SP, #20]
0x6E5C	0xF7FBFEEA  BL	_TFT_V_Line+0
;__Lib_TFT.c, 948 :: 		
L_TFT_Rectangle109:
;__Lib_TFT.c, 950 :: 		
0x6E60	0x4C62    LDR	R4, [PC, #392]
0x6E62	0x7824    LDRB	R4, [R4, #0]
0x6E64	0x2C00    CMP	R4, #0
0x6E66	0xF00080B8  BEQ	L_TFT_Rectangle110
;__Lib_TFT.c, 951 :: 		
0x6E6A	0x4C61    LDR	R4, [PC, #388]
0x6E6C	0x8824    LDRH	R4, [R4, #0]
0x6E6E	0xF8AD400C  STRH	R4, [SP, #12]
;__Lib_TFT.c, 952 :: 		
0x6E72	0x4F5C    LDR	R7, [PC, #368]
0x6E74	0x783C    LDRB	R4, [R7, #0]
0x6E76	0xF88D400E  STRB	R4, [SP, #14]
;__Lib_TFT.c, 954 :: 		
0x6E7A	0x463C    MOV	R4, R7
0x6E7C	0x7824    LDRB	R4, [R4, #0]
0x6E7E	0x1C64    ADDS	R4, R4, #1
0x6E80	0xB224    SXTH	R4, R4
0x6E82	0x1066    ASRS	R6, R4, #1
;__Lib_TFT.c, 955 :: 		
0x6E84	0xB2B5    UXTH	R5, R6
0x6E86	0xF9BD4010  LDRSH	R4, [SP, #16]
0x6E8A	0x1964    ADDS	R4, R4, R5
0x6E8C	0xF8AD4010  STRH	R4, [SP, #16]
;__Lib_TFT.c, 956 :: 		
0x6E90	0xB2B5    UXTH	R5, R6
0x6E92	0xF9BD4014  LDRSH	R4, [SP, #20]
0x6E96	0x1964    ADDS	R4, R4, R5
0x6E98	0xF8AD4014  STRH	R4, [SP, #20]
;__Lib_TFT.c, 958 :: 		
0x6E9C	0x463C    MOV	R4, R7
0x6E9E	0x7824    LDRB	R4, [R4, #0]
0x6EA0	0x1CA4    ADDS	R4, R4, #2
0x6EA2	0xB224    SXTH	R4, R4
0x6EA4	0x1066    ASRS	R6, R4, #1
;__Lib_TFT.c, 959 :: 		
0x6EA6	0xB2B5    UXTH	R5, R6
0x6EA8	0xF9BD4018  LDRSH	R4, [SP, #24]
0x6EAC	0x1B64    SUB	R4, R4, R5
0x6EAE	0xF8AD4018  STRH	R4, [SP, #24]
;__Lib_TFT.c, 960 :: 		
0x6EB2	0xB2B5    UXTH	R5, R6
0x6EB4	0xF9BD401C  LDRSH	R4, [SP, #28]
0x6EB8	0x1B64    SUB	R4, R4, R5
0x6EBA	0xF8AD401C  STRH	R4, [SP, #28]
;__Lib_TFT.c, 962 :: 		
0x6EBE	0x4C4D    LDR	R4, [PC, #308]
0x6EC0	0x7824    LDRB	R4, [R4, #0]
0x6EC2	0x2C00    CMP	R4, #0
0x6EC4	0xF0008063  BEQ	L_TFT_Rectangle111
;__Lib_TFT.c, 963 :: 		
0x6EC8	0x4C4B    LDR	R4, [PC, #300]
0x6ECA	0x7824    LDRB	R4, [R4, #0]
0x6ECC	0xBB7C    CBNZ	R4, L_TFT_Rectangle112
;__Lib_TFT.c, 964 :: 		
0x6ECE	0xF9BD4014  LDRSH	R4, [SP, #20]
0x6ED2	0xF8AD400A  STRH	R4, [SP, #10]
L_TFT_Rectangle113:
0x6ED6	0xF9BD501C  LDRSH	R5, [SP, #28]
0x6EDA	0xF8BD400A  LDRH	R4, [SP, #10]
0x6EDE	0x42AC    CMP	R4, R5
0x6EE0	0xD824    BHI	L_TFT_Rectangle114
;__Lib_TFT.c, 965 :: 		
0x6EE2	0xF9BD5014  LDRSH	R5, [SP, #20]
0x6EE6	0xF9BD401C  LDRSH	R4, [SP, #28]
0x6EEA	0x1B67    SUB	R7, R4, R5
0x6EEC	0xF9BD5014  LDRSH	R5, [SP, #20]
0x6EF0	0xF8BD400A  LDRH	R4, [SP, #10]
0x6EF4	0x1B66    SUB	R6, R4, R5
0x6EF6	0x4C41    LDR	R4, [PC, #260]
0x6EF8	0x8825    LDRH	R5, [R4, #0]
0x6EFA	0x4C41    LDR	R4, [PC, #260]
0x6EFC	0x8824    LDRH	R4, [R4, #0]
0x6EFE	0xB2BB    UXTH	R3, R7
0x6F00	0xB2B2    UXTH	R2, R6
0x6F02	0xB2A9    UXTH	R1, R5
0x6F04	0xB2A0    UXTH	R0, R4
0x6F06	0xF7FBFF0F  BL	_TFT_GetCurrentColor+0
;__Lib_TFT.c, 966 :: 		
0x6F0A	0x2101    MOVS	R1, #1
0x6F0C	0xF002FCD8  BL	_TFT_Set_Pen+0
;__Lib_TFT.c, 967 :: 		
0x6F10	0xF8BD200A  LDRH	R2, [SP, #10]
0x6F14	0xF9BD1018  LDRSH	R1, [SP, #24]
0x6F18	0xF9BD0010  LDRSH	R0, [SP, #16]
0x6F1C	0xF7FBFF9A  BL	_TFT_H_Line+0
;__Lib_TFT.c, 964 :: 		
0x6F20	0xF8BD400A  LDRH	R4, [SP, #10]
0x6F24	0x1C64    ADDS	R4, R4, #1
0x6F26	0xF8AD400A  STRH	R4, [SP, #10]
;__Lib_TFT.c, 968 :: 		
0x6F2A	0xE7D4    B	L_TFT_Rectangle113
L_TFT_Rectangle114:
;__Lib_TFT.c, 969 :: 		
0x6F2C	0xE02E    B	L_TFT_Rectangle116
L_TFT_Rectangle112:
;__Lib_TFT.c, 970 :: 		
0x6F2E	0xF9BD4010  LDRSH	R4, [SP, #16]
0x6F32	0xF8AD4008  STRH	R4, [SP, #8]
L_TFT_Rectangle117:
0x6F36	0xF9BD5018  LDRSH	R5, [SP, #24]
0x6F3A	0xF8BD4008  LDRH	R4, [SP, #8]
0x6F3E	0x42AC    CMP	R4, R5
0x6F40	0xD824    BHI	L_TFT_Rectangle118
;__Lib_TFT.c, 971 :: 		
0x6F42	0xF9BD5010  LDRSH	R5, [SP, #16]
0x6F46	0xF9BD4018  LDRSH	R4, [SP, #24]
0x6F4A	0x1B67    SUB	R7, R4, R5
0x6F4C	0xF9BD5010  LDRSH	R5, [SP, #16]
0x6F50	0xF8BD4008  LDRH	R4, [SP, #8]
0x6F54	0x1B66    SUB	R6, R4, R5
0x6F56	0x4C29    LDR	R4, [PC, #164]
0x6F58	0x8825    LDRH	R5, [R4, #0]
0x6F5A	0x4C29    LDR	R4, [PC, #164]
0x6F5C	0x8824    LDRH	R4, [R4, #0]
0x6F5E	0xB2BB    UXTH	R3, R7
0x6F60	0xB2B2    UXTH	R2, R6
0x6F62	0xB2A9    UXTH	R1, R5
0x6F64	0xB2A0    UXTH	R0, R4
0x6F66	0xF7FBFEDF  BL	_TFT_GetCurrentColor+0
;__Lib_TFT.c, 972 :: 		
0x6F6A	0x2101    MOVS	R1, #1
0x6F6C	0xF002FCA8  BL	_TFT_Set_Pen+0
;__Lib_TFT.c, 973 :: 		
0x6F70	0xF8BD2008  LDRH	R2, [SP, #8]
0x6F74	0xF9BD101C  LDRSH	R1, [SP, #28]
0x6F78	0xF9BD0014  LDRSH	R0, [SP, #20]
0x6F7C	0xF7FBFE5A  BL	_TFT_V_Line+0
;__Lib_TFT.c, 970 :: 		
0x6F80	0xF8BD4008  LDRH	R4, [SP, #8]
0x6F84	0x1C64    ADDS	R4, R4, #1
0x6F86	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_TFT.c, 974 :: 		
0x6F8A	0xE7D4    B	L_TFT_Rectangle117
L_TFT_Rectangle118:
;__Lib_TFT.c, 975 :: 		
L_TFT_Rectangle116:
;__Lib_TFT.c, 976 :: 		
0x6F8C	0xE01D    B	L_TFT_Rectangle120
L_TFT_Rectangle111:
;__Lib_TFT.c, 977 :: 		
0x6F8E	0x4C1D    LDR	R4, [PC, #116]
0x6F90	0x8824    LDRH	R4, [R4, #0]
0x6F92	0x2101    MOVS	R1, #1
0x6F94	0xB2A0    UXTH	R0, R4
0x6F96	0xF002FC93  BL	_TFT_Set_Pen+0
;__Lib_TFT.c, 978 :: 		
0x6F9A	0xF9BD4014  LDRSH	R4, [SP, #20]
0x6F9E	0xF8AD400A  STRH	R4, [SP, #10]
L_TFT_Rectangle121:
0x6FA2	0xF9BD501C  LDRSH	R5, [SP, #28]
0x6FA6	0xF8BD400A  LDRH	R4, [SP, #10]
0x6FAA	0x42AC    CMP	R4, R5
0x6FAC	0xD80D    BHI	L_TFT_Rectangle122
;__Lib_TFT.c, 979 :: 		
0x6FAE	0xF8BD200A  LDRH	R2, [SP, #10]
0x6FB2	0xF9BD1018  LDRSH	R1, [SP, #24]
0x6FB6	0xF9BD0010  LDRSH	R0, [SP, #16]
0x6FBA	0xF7FBFF4B  BL	_TFT_H_Line+0
;__Lib_TFT.c, 978 :: 		
0x6FBE	0xF8BD400A  LDRH	R4, [SP, #10]
0x6FC2	0x1C64    ADDS	R4, R4, #1
0x6FC4	0xF8AD400A  STRH	R4, [SP, #10]
;__Lib_TFT.c, 979 :: 		
0x6FC8	0xE7EB    B	L_TFT_Rectangle121
L_TFT_Rectangle122:
;__Lib_TFT.c, 980 :: 		
L_TFT_Rectangle120:
;__Lib_TFT.c, 982 :: 		
0x6FCA	0xF8BD500C  LDRH	R5, [SP, #12]
0x6FCE	0x4C08    LDR	R4, [PC, #32]
0x6FD0	0x8025    STRH	R5, [R4, #0]
;__Lib_TFT.c, 983 :: 		
0x6FD2	0xF89D500E  LDRB	R5, [SP, #14]
0x6FD6	0x4C03    LDR	R4, [PC, #12]
0x6FD8	0x7025    STRB	R5, [R4, #0]
;__Lib_TFT.c, 984 :: 		
L_TFT_Rectangle110:
;__Lib_TFT.c, 985 :: 		
L_end_TFT_Rectangle:
0x6FDA	0xF8DDE000  LDR	LR, [SP, #0]
0x6FDE	0xB008    ADD	SP, SP, #32
0x6FE0	0x4770    BX	LR
0x6FE2	0xBF00    NOP
0x6FE4	0xCA6A2000  	__Lib_TFT_PenWidth+0
0x6FE8	0xCA5E2000  	_TFT_DISP_WIDTH+0
0x6FEC	0xCA6B2000  	__Lib_TFT_BrushEnabled+0
0x6FF0	0xCA6C2000  	__Lib_TFT_PenColor+0
0x6FF4	0xCA8C2000  	__Lib_TFT_GradientEnabled+0
0x6FF8	0xCA8D2000  	__Lib_TFT_GradientOrientation+0
0x6FFC	0xCA902000  	__Lib_TFT_GradColorTo+0
0x7000	0xCA8E2000  	__Lib_TFT_GradColorFrom+0
0x7004	0xCA822000  	__Lib_TFT_BrushColor+0
; end of _TFT_Rectangle
_TFT_H_Line:
;__Lib_TFT.c, 571 :: 		
0x2E54	0xB086    SUB	SP, SP, #24
0x2E56	0xF8CDE000  STR	LR, [SP, #0]
0x2E5A	0xF8AD000C  STRH	R0, [SP, #12]
0x2E5E	0xF8AD1010  STRH	R1, [SP, #16]
0x2E62	0xF8AD2014  STRH	R2, [SP, #20]
;__Lib_TFT.c, 576 :: 		
0x2E66	0xF9BD4010  LDRSH	R4, [SP, #16]
0x2E6A	0xF9BD300C  LDRSH	R3, [SP, #12]
0x2E6E	0x42A3    CMP	R3, R4
0x2E70	0xDD07    BLE	L_TFT_H_Line12
;__Lib_TFT.c, 577 :: 		
; loc start address is: 0 (R0)
0x2E72	0xF9BD000C  LDRSH	R0, [SP, #12]
;__Lib_TFT.c, 578 :: 		
0x2E76	0xF9BD3010  LDRSH	R3, [SP, #16]
0x2E7A	0xF8AD300C  STRH	R3, [SP, #12]
;__Lib_TFT.c, 579 :: 		
0x2E7E	0xF8AD0010  STRH	R0, [SP, #16]
; loc end address is: 0 (R0)
;__Lib_TFT.c, 580 :: 		
L_TFT_H_Line12:
;__Lib_TFT.c, 582 :: 		
0x2E82	0xF9BD300C  LDRSH	R3, [SP, #12]
0x2E86	0x2B00    CMP	R3, #0
0x2E88	0xDA04    BGE	L_TFT_H_Line13
;__Lib_TFT.c, 583 :: 		
0x2E8A	0x2300    MOVS	R3, #0
0x2E8C	0xB21B    SXTH	R3, R3
0x2E8E	0xF8AD300C  STRH	R3, [SP, #12]
0x2E92	0xE006    B	L_TFT_H_Line14
L_TFT_H_Line13:
;__Lib_TFT.c, 584 :: 		
0x2E94	0x4B4B    LDR	R3, [PC, #300]
0x2E96	0x881C    LDRH	R4, [R3, #0]
0x2E98	0xF9BD300C  LDRSH	R3, [SP, #12]
0x2E9C	0x42A3    CMP	R3, R4
0x2E9E	0xD300    BCC	L_TFT_H_Line15
;__Lib_TFT.c, 585 :: 		
0x2EA0	0xE08C    B	L_end_TFT_H_Line
L_TFT_H_Line15:
L_TFT_H_Line14:
;__Lib_TFT.c, 587 :: 		
0x2EA2	0xF9BD3010  LDRSH	R3, [SP, #16]
0x2EA6	0x2B00    CMP	R3, #0
0x2EA8	0xDA00    BGE	L_TFT_H_Line16
;__Lib_TFT.c, 588 :: 		
0x2EAA	0xE087    B	L_end_TFT_H_Line
L_TFT_H_Line16:
;__Lib_TFT.c, 589 :: 		
0x2EAC	0x4B45    LDR	R3, [PC, #276]
0x2EAE	0x881C    LDRH	R4, [R3, #0]
0x2EB0	0xF9BD3010  LDRSH	R3, [SP, #16]
0x2EB4	0x42A3    CMP	R3, R4
0x2EB6	0xD304    BCC	L_TFT_H_Line18
;__Lib_TFT.c, 590 :: 		
0x2EB8	0x4B42    LDR	R3, [PC, #264]
0x2EBA	0x881B    LDRH	R3, [R3, #0]
0x2EBC	0x1E5B    SUBS	R3, R3, #1
0x2EBE	0xF8AD3010  STRH	R3, [SP, #16]
L_TFT_H_Line18:
;__Lib_TFT.c, 592 :: 		
0x2EC2	0x2301    MOVS	R3, #1
0x2EC4	0xF88D3008  STRB	R3, [SP, #8]
L_TFT_H_Line19:
0x2EC8	0x4B3F    LDR	R3, [PC, #252]
0x2ECA	0x781C    LDRB	R4, [R3, #0]
0x2ECC	0xF89D3008  LDRB	R3, [SP, #8]
0x2ED0	0x42A3    CMP	R3, R4
0x2ED2	0xF2008073  BHI	L_TFT_H_Line20
;__Lib_TFT.c, 593 :: 		
; offset start address is: 0 (R0)
0x2ED6	0xF89D0008  LDRB	R0, [SP, #8]
;__Lib_TFT.c, 594 :: 		
0x2EDA	0xF0000301  AND	R3, R0, #1
0x2EDE	0xB21B    SXTH	R3, R3
0x2EE0	0xB91B    CBNZ	R3, L__TFT_H_Line955
;__Lib_TFT.c, 595 :: 		
0x2EE2	0x4241    RSBS	R1, R0, #0
0x2EE4	0xB209    SXTH	R1, R1
; offset end address is: 0 (R0)
; offset start address is: 4 (R1)
; offset end address is: 4 (R1)
0x2EE6	0xB208    SXTH	R0, R1
0x2EE8	0xE7FF    B	L_TFT_H_Line22
L__TFT_H_Line955:
;__Lib_TFT.c, 594 :: 		
;__Lib_TFT.c, 595 :: 		
L_TFT_H_Line22:
;__Lib_TFT.c, 596 :: 		
; offset start address is: 0 (R0)
0x2EEA	0x1044    ASRS	R4, R0, #1
0x2EEC	0xB224    SXTH	R4, R4
; offset end address is: 0 (R0)
; offset start address is: 4 (R1)
0x2EEE	0xB221    SXTH	R1, R4
;__Lib_TFT.c, 598 :: 		
0x2EF0	0xF9BD3014  LDRSH	R3, [SP, #20]
0x2EF4	0x191B    ADDS	R3, R3, R4
0x2EF6	0xB21B    SXTH	R3, R3
0x2EF8	0x2B00    CMP	R3, #0
0x2EFA	0xDB08    BLT	L__TFT_H_Line954
0x2EFC	0xF9BD3014  LDRSH	R3, [SP, #20]
0x2F00	0x185C    ADDS	R4, R3, R1
0x2F02	0xB224    SXTH	R4, R4
0x2F04	0x4B31    LDR	R3, [PC, #196]
0x2F06	0x881B    LDRH	R3, [R3, #0]
0x2F08	0x429C    CMP	R4, R3
0x2F0A	0xD200    BCS	L__TFT_H_Line953
0x2F0C	0xE000    B	L_TFT_H_Line25
; offset end address is: 4 (R1)
L__TFT_H_Line954:
L__TFT_H_Line953:
;__Lib_TFT.c, 599 :: 		
0x2F0E	0xE04F    B	L_TFT_H_Line21
L_TFT_H_Line25:
;__Lib_TFT.c, 601 :: 		
; offset start address is: 4 (R1)
0x2F10	0x4B2F    LDR	R3, [PC, #188]
0x2F12	0x781B    LDRB	R3, [R3, #0]
0x2F14	0x2B00    CMP	R3, #0
0x2F16	0xD135    BNE	L_TFT_H_Line26
;__Lib_TFT.c, 602 :: 		
0x2F18	0x2400    MOVS	R4, #0
0x2F1A	0xB264    SXTB	R4, R4
0x2F1C	0x4B2D    LDR	R3, [PC, #180]
0x2F1E	0x601C    STR	R4, [R3, #0]
;__Lib_TFT.c, 603 :: 		
0x2F20	0xF003FF34  BL	__Lib_TFT_Is_SSD1963_Set+0
0x2F24	0xB160    CBZ	R0, L_TFT_H_Line27
;__Lib_TFT.c, 604 :: 		
0x2F26	0xF9BD3014  LDRSH	R3, [SP, #20]
0x2F2A	0x185C    ADDS	R4, R3, R1
; offset end address is: 4 (R1)
0x2F2C	0xB2A3    UXTH	R3, R4
0x2F2E	0xF9BD2010  LDRSH	R2, [SP, #16]
0x2F32	0xB2A1    UXTH	R1, R4
0x2F34	0xF9BD000C  LDRSH	R0, [SP, #12]
0x2F38	0x4C27    LDR	R4, [PC, #156]
0x2F3A	0x6824    LDR	R4, [R4, #0]
0x2F3C	0x47A0    BLX	R4
0x2F3E	0xE008    B	L_TFT_H_Line28
L_TFT_H_Line27:
;__Lib_TFT.c, 606 :: 		
; offset start address is: 4 (R1)
0x2F40	0xF9BD3014  LDRSH	R3, [SP, #20]
0x2F44	0x185C    ADDS	R4, R3, R1
; offset end address is: 4 (R1)
0x2F46	0xB2A1    UXTH	R1, R4
0x2F48	0xF9BD000C  LDRSH	R0, [SP, #12]
0x2F4C	0x4C23    LDR	R4, [PC, #140]
0x2F4E	0x6824    LDR	R4, [R4, #0]
0x2F50	0x47A0    BLX	R4
L_TFT_H_Line28:
;__Lib_TFT.c, 607 :: 		
; loc start address is: 0 (R0)
0x2F52	0xF9BD000C  LDRSH	R0, [SP, #12]
; loc end address is: 0 (R0)
L_TFT_H_Line29:
; loc start address is: 0 (R0)
0x2F56	0xF9BD3010  LDRSH	R3, [SP, #16]
0x2F5A	0x4298    CMP	R0, R3
0x2F5C	0xD80D    BHI	L_TFT_H_Line30
;__Lib_TFT.c, 608 :: 		
0x2F5E	0x4B20    LDR	R3, [PC, #128]
0x2F60	0x881C    LDRH	R4, [R3, #0]
0x2F62	0xF8AD0004  STRH	R0, [SP, #4]
0x2F66	0xB2A0    UXTH	R0, R4
0x2F68	0x4C1E    LDR	R4, [PC, #120]
0x2F6A	0x6824    LDR	R4, [R4, #0]
0x2F6C	0x47A0    BLX	R4
0x2F6E	0xF8BD0004  LDRH	R0, [SP, #4]
;__Lib_TFT.c, 607 :: 		
0x2F72	0x1C41    ADDS	R1, R0, #1
0x2F74	0xB289    UXTH	R1, R1
; loc end address is: 0 (R0)
; loc start address is: 4 (R1)
;__Lib_TFT.c, 609 :: 		
0x2F76	0xB288    UXTH	R0, R1
; loc end address is: 4 (R1)
0x2F78	0xE7ED    B	L_TFT_H_Line29
L_TFT_H_Line30:
;__Lib_TFT.c, 610 :: 		
0x2F7A	0x2401    MOVS	R4, #1
0x2F7C	0xB264    SXTB	R4, R4
0x2F7E	0x4B15    LDR	R3, [PC, #84]
0x2F80	0x601C    STR	R4, [R3, #0]
;__Lib_TFT.c, 611 :: 		
0x2F82	0xE015    B	L_TFT_H_Line32
L_TFT_H_Line26:
;__Lib_TFT.c, 612 :: 		
; loc start address is: 0 (R0)
0x2F84	0xF9BD000C  LDRSH	R0, [SP, #12]
; loc end address is: 0 (R0)
L_TFT_H_Line33:
; loc start address is: 0 (R0)
0x2F88	0xF9BD3010  LDRSH	R3, [SP, #16]
0x2F8C	0x4298    CMP	R0, R3
0x2F8E	0xD80F    BHI	L_TFT_H_Line34
;__Lib_TFT.c, 613 :: 		
0x2F90	0x4B13    LDR	R3, [PC, #76]
0x2F92	0x881B    LDRH	R3, [R3, #0]
0x2F94	0xF8AD0004  STRH	R0, [SP, #4]
0x2F98	0xB29A    UXTH	R2, R3
0x2F9A	0xF9BD1014  LDRSH	R1, [SP, #20]
0x2F9E	0xB200    SXTH	R0, R0
0x2FA0	0xF7FFFBA4  BL	_TFT_Dot+0
0x2FA4	0xF8BD0004  LDRH	R0, [SP, #4]
;__Lib_TFT.c, 612 :: 		
0x2FA8	0x1C43    ADDS	R3, R0, #1
; loc end address is: 0 (R0)
; loc start address is: 4 (R1)
0x2FAA	0xB299    UXTH	R1, R3
;__Lib_TFT.c, 614 :: 		
0x2FAC	0xB288    UXTH	R0, R1
; loc end address is: 4 (R1)
0x2FAE	0xE7EB    B	L_TFT_H_Line33
L_TFT_H_Line34:
;__Lib_TFT.c, 615 :: 		
L_TFT_H_Line32:
;__Lib_TFT.c, 616 :: 		
L_TFT_H_Line21:
;__Lib_TFT.c, 592 :: 		
0x2FB0	0xF89D3008  LDRB	R3, [SP, #8]
0x2FB4	0x1C5B    ADDS	R3, R3, #1
0x2FB6	0xF88D3008  STRB	R3, [SP, #8]
;__Lib_TFT.c, 616 :: 		
0x2FBA	0xE785    B	L_TFT_H_Line19
L_TFT_H_Line20:
;__Lib_TFT.c, 617 :: 		
L_end_TFT_H_Line:
0x2FBC	0xF8DDE000  LDR	LR, [SP, #0]
0x2FC0	0xB006    ADD	SP, SP, #24
0x2FC2	0x4770    BX	LR
0x2FC4	0xCA5E2000  	_TFT_DISP_WIDTH+0
0x2FC8	0xCA6A2000  	__Lib_TFT_PenWidth+0
0x2FCC	0xCA602000  	_TFT_DISP_HEIGHT+0
0x2FD0	0x78B82000  	__Lib_TFT___no_acceleration+0
0x2FD4	0x82B04242  	TFT_CS+0
0x2FD8	0xCA702000  	_TFT_SSD1963_Set_Address_Ptr+0
0x2FDC	0xCA742000  	_TFT_Set_Address_Ptr+0
0x2FE0	0xCA6C2000  	__Lib_TFT_PenColor+0
0x2FE4	0xCA782000  	_TFT_Write_Data_Ptr+0
; end of _TFT_H_Line
_TFT_Dot:
;__Lib_TFT.c, 553 :: 		
; y start address is: 4 (R1)
; x start address is: 0 (R0)
0x26EC	0xB082    SUB	SP, SP, #8
0x26EE	0xF8CDE000  STR	LR, [SP, #0]
0x26F2	0xF8AD2004  STRH	R2, [SP, #4]
0x26F6	0xB20A    SXTH	R2, R1
0x26F8	0xB201    SXTH	R1, R0
; y end address is: 4 (R1)
; x end address is: 0 (R0)
; x start address is: 4 (R1)
; y start address is: 8 (R2)
;__Lib_TFT.c, 555 :: 		
0x26FA	0x2900    CMP	R1, #0
0x26FC	0xDB04    BLT	L__TFT_Dot949
0x26FE	0x4B17    LDR	R3, [PC, #92]
0x2700	0x881B    LDRH	R3, [R3, #0]
0x2702	0x4299    CMP	R1, R3
0x2704	0xD200    BCS	L__TFT_Dot948
0x2706	0xE000    B	L_TFT_Dot6
; x end address is: 4 (R1)
; y end address is: 8 (R2)
L__TFT_Dot949:
L__TFT_Dot948:
;__Lib_TFT.c, 556 :: 		
0x2708	0xE024    B	L_end_TFT_Dot
L_TFT_Dot6:
;__Lib_TFT.c, 557 :: 		
; y start address is: 8 (R2)
; x start address is: 4 (R1)
0x270A	0x2A00    CMP	R2, #0
0x270C	0xDB04    BLT	L__TFT_Dot951
0x270E	0x4B14    LDR	R3, [PC, #80]
0x2710	0x881B    LDRH	R3, [R3, #0]
0x2712	0x429A    CMP	R2, R3
0x2714	0xD200    BCS	L__TFT_Dot950
0x2716	0xE000    B	L_TFT_Dot9
; x end address is: 4 (R1)
; y end address is: 8 (R2)
L__TFT_Dot951:
L__TFT_Dot950:
;__Lib_TFT.c, 558 :: 		
0x2718	0xE01C    B	L_end_TFT_Dot
L_TFT_Dot9:
;__Lib_TFT.c, 560 :: 		
; y start address is: 8 (R2)
; x start address is: 4 (R1)
0x271A	0x2400    MOVS	R4, #0
0x271C	0xB264    SXTB	R4, R4
0x271E	0x4B11    LDR	R3, [PC, #68]
0x2720	0x601C    STR	R4, [R3, #0]
;__Lib_TFT.c, 561 :: 		
0x2722	0xF004FB33  BL	__Lib_TFT_Is_SSD1963_Set+0
0x2726	0xB138    CBZ	R0, L_TFT_Dot10
;__Lib_TFT.c, 562 :: 		
0x2728	0xB293    UXTH	R3, R2
0x272A	0xB28A    UXTH	R2, R1
0x272C	0xB299    UXTH	R1, R3
; y end address is: 8 (R2)
0x272E	0xB290    UXTH	R0, R2
; x end address is: 4 (R1)
0x2730	0x4C0D    LDR	R4, [PC, #52]
0x2732	0x6824    LDR	R4, [R4, #0]
0x2734	0x47A0    BLX	R4
0x2736	0xE004    B	L_TFT_Dot11
L_TFT_Dot10:
;__Lib_TFT.c, 564 :: 		
; y start address is: 8 (R2)
; x start address is: 4 (R1)
0x2738	0xB288    UXTH	R0, R1
; y end address is: 8 (R2)
0x273A	0xB291    UXTH	R1, R2
; x end address is: 4 (R1)
0x273C	0x4C0B    LDR	R4, [PC, #44]
0x273E	0x6824    LDR	R4, [R4, #0]
0x2740	0x47A0    BLX	R4
L_TFT_Dot11:
;__Lib_TFT.c, 565 :: 		
0x2742	0xF8BD0004  LDRH	R0, [SP, #4]
0x2746	0x4C0A    LDR	R4, [PC, #40]
0x2748	0x6824    LDR	R4, [R4, #0]
0x274A	0x47A0    BLX	R4
;__Lib_TFT.c, 566 :: 		
0x274C	0x2401    MOVS	R4, #1
0x274E	0xB264    SXTB	R4, R4
0x2750	0x4B04    LDR	R3, [PC, #16]
0x2752	0x601C    STR	R4, [R3, #0]
;__Lib_TFT.c, 567 :: 		
L_end_TFT_Dot:
0x2754	0xF8DDE000  LDR	LR, [SP, #0]
0x2758	0xB002    ADD	SP, SP, #8
0x275A	0x4770    BX	LR
0x275C	0xCA5E2000  	_TFT_DISP_WIDTH+0
0x2760	0xCA602000  	_TFT_DISP_HEIGHT+0
0x2764	0x82B04242  	TFT_CS+0
0x2768	0xCA702000  	_TFT_SSD1963_Set_Address_Ptr+0
0x276C	0xCA742000  	_TFT_Set_Address_Ptr+0
0x2770	0xCA782000  	_TFT_Write_Data_Ptr+0
; end of _TFT_Dot
_TFT_V_Line:
;__Lib_TFT.c, 621 :: 		
; x_pos start address is: 8 (R2)
; y_end start address is: 4 (R1)
; y_start start address is: 0 (R0)
0x2C34	0xB086    SUB	SP, SP, #24
0x2C36	0xF8CDE000  STR	LR, [SP, #0]
0x2C3A	0xF8AD1004  STRH	R1, [SP, #4]
0x2C3E	0xB201    SXTH	R1, R0
0x2C40	0xF9BD0004  LDRSH	R0, [SP, #4]
; x_pos end address is: 8 (R2)
; y_end end address is: 4 (R1)
; y_start end address is: 0 (R0)
; y_start start address is: 4 (R1)
; y_end start address is: 0 (R0)
; x_pos start address is: 8 (R2)
;__Lib_TFT.c, 626 :: 		
0x2C44	0x4281    CMP	R1, R0
0x2C46	0xDD03    BLE	L__TFT_V_Line959
;__Lib_TFT.c, 627 :: 		
; loc start address is: 12 (R3)
0x2C48	0xB28B    UXTH	R3, R1
;__Lib_TFT.c, 628 :: 		
0x2C4A	0xB201    SXTH	R1, R0
;__Lib_TFT.c, 629 :: 		
0x2C4C	0xB218    SXTH	R0, R3
; loc end address is: 12 (R3)
; y_start end address is: 4 (R1)
; y_end end address is: 0 (R0)
;__Lib_TFT.c, 630 :: 		
0x2C4E	0xE7FF    B	L_TFT_V_Line36
L__TFT_V_Line959:
;__Lib_TFT.c, 626 :: 		
;__Lib_TFT.c, 630 :: 		
L_TFT_V_Line36:
;__Lib_TFT.c, 632 :: 		
; y_end start address is: 0 (R0)
; y_start start address is: 4 (R1)
0x2C50	0x2900    CMP	R1, #0
0x2C52	0xDA02    BGE	L_TFT_V_Line37
;__Lib_TFT.c, 633 :: 		
0x2C54	0x2100    MOVS	R1, #0
0x2C56	0xB209    SXTH	R1, R1
0x2C58	0xE004    B	L_TFT_V_Line38
L_TFT_V_Line37:
;__Lib_TFT.c, 634 :: 		
0x2C5A	0x4B2F    LDR	R3, [PC, #188]
0x2C5C	0x881B    LDRH	R3, [R3, #0]
0x2C5E	0x4299    CMP	R1, R3
0x2C60	0xD300    BCC	L_TFT_V_Line39
; x_pos end address is: 8 (R2)
; y_start end address is: 4 (R1)
; y_end end address is: 0 (R0)
;__Lib_TFT.c, 635 :: 		
0x2C62	0xE055    B	L_end_TFT_V_Line
L_TFT_V_Line39:
; y_end start address is: 0 (R0)
; y_start start address is: 4 (R1)
; y_start end address is: 4 (R1)
; x_pos start address is: 8 (R2)
L_TFT_V_Line38:
;__Lib_TFT.c, 637 :: 		
; y_start start address is: 4 (R1)
0x2C64	0x2800    CMP	R0, #0
0x2C66	0xDA00    BGE	L_TFT_V_Line40
; x_pos end address is: 8 (R2)
; y_start end address is: 4 (R1)
; y_end end address is: 0 (R0)
;__Lib_TFT.c, 638 :: 		
0x2C68	0xE052    B	L_end_TFT_V_Line
L_TFT_V_Line40:
;__Lib_TFT.c, 639 :: 		
; y_end start address is: 0 (R0)
; y_start start address is: 4 (R1)
; x_pos start address is: 8 (R2)
0x2C6A	0x4B2B    LDR	R3, [PC, #172]
0x2C6C	0x881B    LDRH	R3, [R3, #0]
0x2C6E	0x4298    CMP	R0, R3
0x2C70	0xD305    BCC	L__TFT_V_Line960
; y_end end address is: 0 (R0)
;__Lib_TFT.c, 640 :: 		
0x2C72	0x4B29    LDR	R3, [PC, #164]
0x2C74	0x881B    LDRH	R3, [R3, #0]
0x2C76	0x1E5B    SUBS	R3, R3, #1
; y_end start address is: 0 (R0)
0x2C78	0xB218    SXTH	R0, R3
; y_end end address is: 0 (R0)
0x2C7A	0xB203    SXTH	R3, R0
0x2C7C	0xE000    B	L_TFT_V_Line42
L__TFT_V_Line960:
;__Lib_TFT.c, 639 :: 		
0x2C7E	0xB203    SXTH	R3, R0
;__Lib_TFT.c, 640 :: 		
L_TFT_V_Line42:
;__Lib_TFT.c, 642 :: 		
; y_end start address is: 12 (R3)
; thick start address is: 0 (R0)
0x2C80	0x2001    MOVS	R0, #1
; x_pos end address is: 8 (R2)
; y_start end address is: 4 (R1)
; y_end end address is: 12 (R3)
; thick end address is: 0 (R0)
0x2C82	0xB215    SXTH	R5, R2
0x2C84	0xB20A    SXTH	R2, R1
0x2C86	0xB219    SXTH	R1, R3
L_TFT_V_Line43:
; thick start address is: 0 (R0)
; y_end start address is: 4 (R1)
; y_start start address is: 8 (R2)
; x_pos start address is: 20 (R5)
0x2C88	0x4B24    LDR	R3, [PC, #144]
0x2C8A	0x781B    LDRB	R3, [R3, #0]
0x2C8C	0x4298    CMP	R0, R3
0x2C8E	0xD83F    BHI	L_TFT_V_Line44
;__Lib_TFT.c, 643 :: 		
; offset start address is: 16 (R4)
0x2C90	0xB2C4    UXTB	R4, R0
;__Lib_TFT.c, 644 :: 		
0x2C92	0xF0040301  AND	R3, R4, #1
0x2C96	0xB21B    SXTH	R3, R3
0x2C98	0xB913    CBNZ	R3, L__TFT_V_Line961
;__Lib_TFT.c, 645 :: 		
0x2C9A	0x4264    RSBS	R4, R4, #0
0x2C9C	0xB224    SXTH	R4, R4
; offset end address is: 16 (R4)
0x2C9E	0xE7FF    B	L_TFT_V_Line46
L__TFT_V_Line961:
;__Lib_TFT.c, 644 :: 		
;__Lib_TFT.c, 645 :: 		
L_TFT_V_Line46:
;__Lib_TFT.c, 646 :: 		
; offset start address is: 16 (R4)
0x2CA0	0x1063    ASRS	R3, R4, #1
0x2CA2	0xB21B    SXTH	R3, R3
; offset end address is: 16 (R4)
; offset start address is: 24 (R6)
0x2CA4	0xB21E    SXTH	R6, R3
;__Lib_TFT.c, 648 :: 		
0x2CA6	0x18EB    ADDS	R3, R5, R3
0x2CA8	0xB21B    SXTH	R3, R3
0x2CAA	0x2B00    CMP	R3, #0
0x2CAC	0xDB06    BLT	L__TFT_V_Line958
0x2CAE	0x19AC    ADDS	R4, R5, R6
0x2CB0	0xB224    SXTH	R4, R4
0x2CB2	0x4B1B    LDR	R3, [PC, #108]
0x2CB4	0x881B    LDRH	R3, [R3, #0]
0x2CB6	0x429C    CMP	R4, R3
0x2CB8	0xD200    BCS	L__TFT_V_Line957
0x2CBA	0xE000    B	L_TFT_V_Line49
; offset end address is: 24 (R6)
L__TFT_V_Line958:
L__TFT_V_Line957:
;__Lib_TFT.c, 649 :: 		
0x2CBC	0xE025    B	L_TFT_V_Line45
L_TFT_V_Line49:
;__Lib_TFT.c, 651 :: 		
; loc start address is: 28 (R7)
; offset start address is: 24 (R6)
0x2CBE	0xB297    UXTH	R7, R2
; loc end address is: 28 (R7)
; x_pos end address is: 20 (R5)
; y_start end address is: 8 (R2)
; y_end end address is: 4 (R1)
; thick end address is: 0 (R0)
L_TFT_V_Line50:
; loc start address is: 28 (R7)
; offset start address is: 24 (R6)
; offset end address is: 24 (R6)
; x_pos start address is: 20 (R5)
; y_start start address is: 8 (R2)
; y_end start address is: 4 (R1)
; thick start address is: 0 (R0)
0x2CC0	0x428F    CMP	R7, R1
0x2CC2	0xD822    BHI	L_TFT_V_Line51
; offset end address is: 24 (R6)
;__Lib_TFT.c, 652 :: 		
; offset start address is: 24 (R6)
0x2CC4	0x4B17    LDR	R3, [PC, #92]
0x2CC6	0x881C    LDRH	R4, [R3, #0]
0x2CC8	0x19AB    ADDS	R3, R5, R6
0x2CCA	0xF88D0004  STRB	R0, [SP, #4]
0x2CCE	0xF8AD1008  STRH	R1, [SP, #8]
0x2CD2	0xF8AD200C  STRH	R2, [SP, #12]
0x2CD6	0xF8AD5010  STRH	R5, [SP, #16]
0x2CDA	0xF8AD6012  STRH	R6, [SP, #18]
0x2CDE	0xF8AD7014  STRH	R7, [SP, #20]
0x2CE2	0xB2A2    UXTH	R2, R4
0x2CE4	0xB239    SXTH	R1, R7
0x2CE6	0xB218    SXTH	R0, R3
0x2CE8	0xF7FFFD00  BL	_TFT_Dot+0
0x2CEC	0xF8BD7014  LDRH	R7, [SP, #20]
0x2CF0	0xF9BD6012  LDRSH	R6, [SP, #18]
0x2CF4	0xF9BD5010  LDRSH	R5, [SP, #16]
0x2CF8	0xF9BD200C  LDRSH	R2, [SP, #12]
0x2CFC	0xF9BD1008  LDRSH	R1, [SP, #8]
0x2D00	0xF89D0004  LDRB	R0, [SP, #4]
;__Lib_TFT.c, 651 :: 		
0x2D04	0x1C7F    ADDS	R7, R7, #1
0x2D06	0xB2BF    UXTH	R7, R7
;__Lib_TFT.c, 653 :: 		
; offset end address is: 24 (R6)
; loc end address is: 28 (R7)
0x2D08	0xE7DA    B	L_TFT_V_Line50
L_TFT_V_Line51:
;__Lib_TFT.c, 654 :: 		
; y_start end address is: 8 (R2)
; y_end end address is: 4 (R1)
; thick end address is: 0 (R0)
L_TFT_V_Line45:
; x_pos end address is: 20 (R5)
;__Lib_TFT.c, 642 :: 		
; x_pos start address is: 20 (R5)
; y_start start address is: 8 (R2)
; y_end start address is: 4 (R1)
; thick start address is: 0 (R0)
0x2D0A	0x1C40    ADDS	R0, R0, #1
0x2D0C	0xB2C0    UXTB	R0, R0
;__Lib_TFT.c, 654 :: 		
; x_pos end address is: 20 (R5)
; y_start end address is: 8 (R2)
; y_end end address is: 4 (R1)
; thick end address is: 0 (R0)
0x2D0E	0xE7BB    B	L_TFT_V_Line43
L_TFT_V_Line44:
;__Lib_TFT.c, 655 :: 		
L_end_TFT_V_Line:
0x2D10	0xF8DDE000  LDR	LR, [SP, #0]
0x2D14	0xB006    ADD	SP, SP, #24
0x2D16	0x4770    BX	LR
0x2D18	0xCA602000  	_TFT_DISP_HEIGHT+0
0x2D1C	0xCA6A2000  	__Lib_TFT_PenWidth+0
0x2D20	0xCA5E2000  	_TFT_DISP_WIDTH+0
0x2D24	0xCA6C2000  	__Lib_TFT_PenColor+0
; end of _TFT_V_Line
_TFT_GetCurrentColor:
;__Lib_TFT.c, 231 :: 		
; range start address is: 12 (R3)
; distance start address is: 8 (R2)
; end_color start address is: 4 (R1)
; start_color start address is: 0 (R0)
0x2D28	0xB083    SUB	SP, SP, #12
0x2D2A	0xF8CDE000  STR	LR, [SP, #0]
0x2D2E	0xB287    UXTH	R7, R0
0x2D30	0xFA1FF881  UXTH	R8, R1
0x2D34	0xFA1FF982  UXTH	R9, R2
0x2D38	0xFA1FFA83  UXTH	R10, R3
; range end address is: 12 (R3)
; distance end address is: 8 (R2)
; end_color end address is: 4 (R1)
; start_color end address is: 0 (R0)
; start_color start address is: 28 (R7)
; end_color start address is: 32 (R8)
; distance start address is: 36 (R9)
; range start address is: 40 (R10)
;__Lib_TFT.c, 237 :: 		
0x2D3C	0xF1B90F00  CMP	R9, #0
0x2D40	0xD101    BNE	L_TFT_GetCurrentColor0
; end_color end address is: 32 (R8)
; distance end address is: 36 (R9)
; range end address is: 40 (R10)
;__Lib_TFT.c, 238 :: 		
0x2D42	0xB2B8    UXTH	R0, R7
; start_color end address is: 28 (R7)
0x2D44	0xE04C    B	L_end_TFT_GetCurrentColor
L_TFT_GetCurrentColor0:
;__Lib_TFT.c, 239 :: 		
; range start address is: 40 (R10)
; distance start address is: 36 (R9)
; end_color start address is: 32 (R8)
; start_color start address is: 28 (R7)
0x2D46	0x45D1    CMP	R9, R10
0x2D48	0xD102    BNE	L_TFT_GetCurrentColor2
; start_color end address is: 28 (R7)
; distance end address is: 36 (R9)
; range end address is: 40 (R10)
;__Lib_TFT.c, 240 :: 		
0x2D4A	0xFA1FF088  UXTH	R0, R8
; end_color end address is: 32 (R8)
0x2D4E	0xE047    B	L_end_TFT_GetCurrentColor
L_TFT_GetCurrentColor2:
;__Lib_TFT.c, 242 :: 		
; range start address is: 40 (R10)
; distance start address is: 36 (R9)
; end_color start address is: 32 (R8)
; start_color start address is: 28 (R7)
0x2D50	0xAE02    ADD	R6, SP, #8
0x2D52	0xF10D0506  ADD	R5, SP, #6
0x2D56	0xAC01    ADD	R4, SP, #4
0x2D58	0x4633    MOV	R3, R6
0x2D5A	0x462A    MOV	R2, R5
0x2D5C	0x4621    MOV	R1, R4
0x2D5E	0xB2B8    UXTH	R0, R7
; start_color end address is: 28 (R7)
0x2D60	0xF7FFFBA4  BL	_TFT_Color16bitToRGB+0
;__Lib_TFT.c, 243 :: 		
0x2D64	0xF10D0609  ADD	R6, SP, #9
0x2D68	0xF10D0507  ADD	R5, SP, #7
0x2D6C	0xF10D0405  ADD	R4, SP, #5
0x2D70	0x4633    MOV	R3, R6
0x2D72	0x462A    MOV	R2, R5
0x2D74	0x4621    MOV	R1, R4
0x2D76	0xFA1FF088  UXTH	R0, R8
; end_color end address is: 32 (R8)
0x2D7A	0xF7FFFB97  BL	_TFT_Color16bitToRGB+0
;__Lib_TFT.c, 245 :: 		
0x2D7E	0xFA1FF689  UXTH	R6, R9
0x2D82	0xF89D5005  LDRB	R5, [SP, #5]
0x2D86	0xF89D4004  LDRB	R4, [SP, #4]
0x2D8A	0x1B2C    SUB	R4, R5, R4
0x2D8C	0xB224    SXTH	R4, R4
0x2D8E	0x4374    MULS	R4, R6, R4
0x2D90	0xFB94F5FA  SDIV	R5, R4, R10
0x2D94	0xF89D4004  LDRB	R4, [SP, #4]
0x2D98	0xEB040805  ADD	R8, R4, R5, LSL #0
;__Lib_TFT.c, 246 :: 		
0x2D9C	0xFA1FF689  UXTH	R6, R9
0x2DA0	0xF89D5007  LDRB	R5, [SP, #7]
0x2DA4	0xF89D4006  LDRB	R4, [SP, #6]
0x2DA8	0x1B2C    SUB	R4, R5, R4
0x2DAA	0xB224    SXTH	R4, R4
0x2DAC	0x4374    MULS	R4, R6, R4
0x2DAE	0xFB94F5FA  SDIV	R5, R4, R10
0x2DB2	0xF89D4006  LDRB	R4, [SP, #6]
0x2DB6	0x1967    ADDS	R7, R4, R5
;__Lib_TFT.c, 247 :: 		
0x2DB8	0xFA1FF689  UXTH	R6, R9
; distance end address is: 36 (R9)
0x2DBC	0xF89D5009  LDRB	R5, [SP, #9]
0x2DC0	0xF89D4008  LDRB	R4, [SP, #8]
0x2DC4	0x1B2C    SUB	R4, R5, R4
0x2DC6	0xB224    SXTH	R4, R4
0x2DC8	0x4374    MULS	R4, R6, R4
0x2DCA	0xFB94F5FA  SDIV	R5, R4, R10
; range end address is: 40 (R10)
0x2DCE	0xF89D4008  LDRB	R4, [SP, #8]
0x2DD2	0x1964    ADDS	R4, R4, R5
;__Lib_TFT.c, 248 :: 		
0x2DD4	0xB2E2    UXTB	R2, R4
0x2DD6	0xB2F9    UXTB	R1, R7
0x2DD8	0xFA5FF088  UXTB	R0, R8
0x2DDC	0xF7FFFB74  BL	_TFT_RGBToColor16bit+0
;__Lib_TFT.c, 250 :: 		
L_end_TFT_GetCurrentColor:
0x2DE0	0xF8DDE000  LDR	LR, [SP, #0]
0x2DE4	0xB003    ADD	SP, SP, #12
0x2DE6	0x4770    BX	LR
; end of _TFT_GetCurrentColor
_TFT_Color16bitToRGB:
;__Lib_TFT.c, 224 :: 		
; rgb_blue start address is: 12 (R3)
; rgb_green start address is: 8 (R2)
; rgb_red start address is: 4 (R1)
; color start address is: 0 (R0)
0x24AC	0xB081    SUB	SP, SP, #4
; rgb_blue end address is: 12 (R3)
; rgb_green end address is: 8 (R2)
; rgb_red end address is: 4 (R1)
; color end address is: 0 (R0)
; color start address is: 0 (R0)
; rgb_red start address is: 4 (R1)
; rgb_green start address is: 8 (R2)
; rgb_blue start address is: 12 (R3)
;__Lib_TFT.c, 225 :: 		
0x24AE	0x0AC4    LSRS	R4, R0, #11
0x24B0	0xB2A4    UXTH	R4, R4
0x24B2	0x00E4    LSLS	R4, R4, #3
0x24B4	0x700C    STRB	R4, [R1, #0]
; rgb_red end address is: 4 (R1)
;__Lib_TFT.c, 226 :: 		
0x24B6	0x0944    LSRS	R4, R0, #5
0x24B8	0xB2A4    UXTH	R4, R4
0x24BA	0x00A4    LSLS	R4, R4, #2
0x24BC	0x7014    STRB	R4, [R2, #0]
; rgb_green end address is: 8 (R2)
;__Lib_TFT.c, 227 :: 		
0x24BE	0x00C4    LSLS	R4, R0, #3
; color end address is: 0 (R0)
0x24C0	0x701C    STRB	R4, [R3, #0]
; rgb_blue end address is: 12 (R3)
;__Lib_TFT.c, 228 :: 		
L_end_TFT_Color16bitToRGB:
0x24C2	0xB001    ADD	SP, SP, #4
0x24C4	0x4770    BX	LR
; end of _TFT_Color16bitToRGB
_TFT_RGBToColor16bit:
;__Lib_TFT.c, 208 :: 		
; rgb_blue start address is: 8 (R2)
; rgb_green start address is: 4 (R1)
; rgb_red start address is: 0 (R0)
0x24C8	0xB081    SUB	SP, SP, #4
; rgb_blue end address is: 8 (R2)
; rgb_green end address is: 4 (R1)
; rgb_red end address is: 0 (R0)
; rgb_red start address is: 0 (R0)
; rgb_green start address is: 4 (R1)
; rgb_blue start address is: 8 (R2)
;__Lib_TFT.c, 211 :: 		
0x24CA	0x08C3    LSRS	R3, R0, #3
0x24CC	0xB2DB    UXTB	R3, R3
; rgb_red end address is: 0 (R0)
;__Lib_TFT.c, 212 :: 		
0x24CE	0x02DC    LSLS	R4, R3, #11
0x24D0	0xB2A4    UXTH	R4, R4
;__Lib_TFT.c, 214 :: 		
0x24D2	0x088B    LSRS	R3, R1, #2
0x24D4	0xB2DB    UXTB	R3, R3
; rgb_green end address is: 4 (R1)
;__Lib_TFT.c, 215 :: 		
0x24D6	0x015B    LSLS	R3, R3, #5
0x24D8	0xB29B    UXTH	R3, R3
0x24DA	0x431C    ORRS	R4, R3
0x24DC	0xB2A4    UXTH	R4, R4
;__Lib_TFT.c, 218 :: 		
0x24DE	0x08D3    LSRS	R3, R2, #3
0x24E0	0xB2DB    UXTB	R3, R3
; rgb_blue end address is: 8 (R2)
;__Lib_TFT.c, 220 :: 		
0x24E2	0xEA440303  ORR	R3, R4, R3, LSL #0
;__Lib_TFT.c, 221 :: 		
0x24E6	0xB298    UXTH	R0, R3
;__Lib_TFT.c, 222 :: 		
L_end_TFT_RGBToColor16bit:
0x24E8	0xB001    ADD	SP, SP, #4
0x24EA	0x4770    BX	LR
; end of _TFT_RGBToColor16bit
_TFT_Set_Ext_Font:
;__Lib_TFT.c, 3352 :: 		
; activeFont start address is: 0 (R0)
0x6D08	0xB083    SUB	SP, SP, #12
0x6D0A	0xF8CDE000  STR	LR, [SP, #0]
0x6D0E	0xF8AD1004  STRH	R1, [SP, #4]
0x6D12	0xF88D2008  STRB	R2, [SP, #8]
; activeFont end address is: 0 (R0)
; activeFont start address is: 0 (R0)
;__Lib_TFT.c, 3356 :: 		
0x6D16	0x4B15    LDR	R3, [PC, #84]
0x6D18	0x6018    STR	R0, [R3, #0]
;__Lib_TFT.c, 3358 :: 		
0x6D1A	0x2108    MOVS	R1, #8
; activeFont end address is: 0 (R0)
0x6D1C	0xF7FDFC2C  BL	__Lib_TFT__TFT_getHeader+0
;__Lib_TFT.c, 3359 :: 		
; ptr start address is: 0 (R0)
0x6D20	0x4813    LDR	R0, [PC, #76]
;__Lib_TFT.c, 3361 :: 		
0x6D22	0x1C83    ADDS	R3, R0, #2
0x6D24	0x781C    LDRB	R4, [R3, #0]
0x6D26	0x1CC3    ADDS	R3, R0, #3
0x6D28	0x781B    LDRB	R3, [R3, #0]
0x6D2A	0x021B    LSLS	R3, R3, #8
0x6D2C	0xB29B    UXTH	R3, R3
0x6D2E	0x18E4    ADDS	R4, R4, R3
0x6D30	0x4B10    LDR	R3, [PC, #64]
0x6D32	0x801C    STRH	R4, [R3, #0]
;__Lib_TFT.c, 3362 :: 		
0x6D34	0x1D03    ADDS	R3, R0, #4
0x6D36	0x781C    LDRB	R4, [R3, #0]
0x6D38	0x1D43    ADDS	R3, R0, #5
0x6D3A	0x781B    LDRB	R3, [R3, #0]
0x6D3C	0x021B    LSLS	R3, R3, #8
0x6D3E	0xB29B    UXTH	R3, R3
0x6D40	0x18E4    ADDS	R4, R4, R3
0x6D42	0x4B0D    LDR	R3, [PC, #52]
0x6D44	0x801C    STRH	R4, [R3, #0]
;__Lib_TFT.c, 3363 :: 		
0x6D46	0x1D83    ADDS	R3, R0, #6
; ptr end address is: 0 (R0)
0x6D48	0x781C    LDRB	R4, [R3, #0]
0x6D4A	0x4B0C    LDR	R3, [PC, #48]
0x6D4C	0x801C    STRH	R4, [R3, #0]
;__Lib_TFT.c, 3365 :: 		
0x6D4E	0xF8BD4004  LDRH	R4, [SP, #4]
0x6D52	0x4B0B    LDR	R3, [PC, #44]
0x6D54	0x801C    STRH	R4, [R3, #0]
;__Lib_TFT.c, 3366 :: 		
0x6D56	0xF89D4008  LDRB	R4, [SP, #8]
0x6D5A	0x4B0A    LDR	R3, [PC, #40]
0x6D5C	0x701C    STRB	R4, [R3, #0]
;__Lib_TFT.c, 3367 :: 		
0x6D5E	0x2401    MOVS	R4, #1
0x6D60	0x4B09    LDR	R3, [PC, #36]
0x6D62	0x701C    STRB	R4, [R3, #0]
;__Lib_TFT.c, 3368 :: 		
L_end_TFT_Set_Ext_Font:
0x6D64	0xF8DDE000  LDR	LR, [SP, #0]
0x6D68	0xB003    ADD	SP, SP, #12
0x6D6A	0x4770    BX	LR
0x6D6C	0xCA542000  	__Lib_TFT_activeExtFont+0
0x6D70	0xCA442000  	__Lib_TFT_headerBuffer+0
0x6D74	0xC9C22000  	__Lib_TFT__fontFirstChar+0
0x6D78	0xCA4E2000  	__Lib_TFT__fontLastChar+0
0x6D7C	0xCA582000  	__Lib_TFT__fontHeight+0
0x6D80	0xCA5A2000  	__Lib_TFT_FontColor+0
0x6D84	0xCA5C2000  	__Lib_TFT_FontOrientation+0
0x6D88	0xCA5D2000  	_ExternalFontSet+0
; end of _TFT_Set_Ext_Font
__Lib_TFT__TFT_getHeader:
;__Lib_TFT.c, 3334 :: 		
; count start address is: 4 (R1)
; offset start address is: 0 (R0)
0x4578	0xB085    SUB	SP, SP, #20
0x457A	0xF8CDE000  STR	LR, [SP, #0]
; count end address is: 4 (R1)
; offset end address is: 0 (R0)
; offset start address is: 0 (R0)
; count start address is: 4 (R1)
;__Lib_TFT.c, 3338 :: 		
; ptrH start address is: 20 (R5)
0x457E	0x4D15    LDR	R5, [PC, #84]
; offset end address is: 0 (R0)
; ptrH end address is: 20 (R5)
; count end address is: 4 (R1)
0x4580	0x4603    MOV	R3, R0
;__Lib_TFT.c, 3339 :: 		
L___Lib_TFT__TFT_getHeader682:
; ptrH start address is: 20 (R5)
; count start address is: 4 (R1)
; offset start address is: 12 (R3)
0x4582	0x2900    CMP	R1, #0
0x4584	0xD922    BLS	L___Lib_TFT__TFT_getHeader683
;__Lib_TFT.c, 3340 :: 		
0x4586	0xAC04    ADD	R4, SP, #16
0x4588	0x9301    STR	R3, [SP, #4]
0x458A	0xF8AD1008  STRH	R1, [SP, #8]
0x458E	0x9503    STR	R5, [SP, #12]
0x4590	0x4622    MOV	R2, R4
0x4592	0x4618    MOV	R0, R3
0x4594	0x4C10    LDR	R4, [PC, #64]
0x4596	0x6824    LDR	R4, [R4, #0]
0x4598	0x47A0    BLX	R4
0x459A	0x9D03    LDR	R5, [SP, #12]
0x459C	0xF8BD1008  LDRH	R1, [SP, #8]
0x45A0	0x9B01    LDR	R3, [SP, #4]
; ptr start address is: 16 (R4)
0x45A2	0x4604    MOV	R4, R0
;__Lib_TFT.c, 3341 :: 		
; i start address is: 0 (R0)
0x45A4	0x2000    MOVS	R0, #0
; ptrH end address is: 20 (R5)
; ptr end address is: 16 (R4)
; i end address is: 0 (R0)
; count end address is: 4 (R1)
; offset end address is: 12 (R3)
L___Lib_TFT__TFT_getHeader684:
; i start address is: 0 (R0)
; ptr start address is: 16 (R4)
; offset start address is: 12 (R3)
; count start address is: 4 (R1)
; ptrH start address is: 20 (R5)
0x45A6	0xF8BD2010  LDRH	R2, [SP, #16]
0x45AA	0x4290    CMP	R0, R2
0x45AC	0xD206    BCS	L___Lib_TFT__TFT_getHeader685
;__Lib_TFT.c, 3342 :: 		
0x45AE	0x7822    LDRB	R2, [R4, #0]
0x45B0	0x702A    STRB	R2, [R5, #0]
;__Lib_TFT.c, 3343 :: 		
0x45B2	0x1C6D    ADDS	R5, R5, #1
;__Lib_TFT.c, 3344 :: 		
0x45B4	0x1C64    ADDS	R4, R4, #1
;__Lib_TFT.c, 3341 :: 		
0x45B6	0x1C40    ADDS	R0, R0, #1
0x45B8	0xB280    UXTH	R0, R0
;__Lib_TFT.c, 3345 :: 		
; ptr end address is: 16 (R4)
; i end address is: 0 (R0)
0x45BA	0xE7F4    B	L___Lib_TFT__TFT_getHeader684
L___Lib_TFT__TFT_getHeader685:
;__Lib_TFT.c, 3346 :: 		
0x45BC	0xF8BD2010  LDRH	R2, [SP, #16]
0x45C0	0x1A89    SUB	R1, R1, R2
0x45C2	0xB289    UXTH	R1, R1
;__Lib_TFT.c, 3347 :: 		
0x45C4	0xF8BD2010  LDRH	R2, [SP, #16]
0x45C8	0x189B    ADDS	R3, R3, R2
;__Lib_TFT.c, 3348 :: 		
; ptrH end address is: 20 (R5)
; count end address is: 4 (R1)
; offset end address is: 12 (R3)
0x45CA	0xE7DA    B	L___Lib_TFT__TFT_getHeader682
L___Lib_TFT__TFT_getHeader683:
;__Lib_TFT.c, 3350 :: 		
L_end__TFT_getHeader:
0x45CC	0xF8DDE000  LDR	LR, [SP, #0]
0x45D0	0xB005    ADD	SP, SP, #20
0x45D2	0x4770    BX	LR
0x45D4	0xCA442000  	__Lib_TFT_headerBuffer+0
0x45D8	0xCA502000  	_TFT_Get_Ext_Data_Ptr+0
; end of __Lib_TFT__TFT_getHeader
_TFT_Get_Data:
;ThermalCameraDemo_driver.c, 86 :: 		char *TFT_Get_Data(unsigned long fPos, unsigned long bytesToGet, unsigned long *pBytesGot) {
; pBytesGot start address is: 8 (R2)
; bytesToGet start address is: 4 (R1)
; fPos start address is: 0 (R0)
0x29B4	0xB084    SUB	SP, SP, #16
0x29B6	0xF8CDE000  STR	LR, [SP, #0]
0x29BA	0x9101    STR	R1, [SP, #4]
0x29BC	0x4611    MOV	R1, R2
0x29BE	0x4602    MOV	R2, R0
0x29C0	0x9801    LDR	R0, [SP, #4]
; pBytesGot end address is: 8 (R2)
; bytesToGet end address is: 4 (R1)
; fPos end address is: 0 (R0)
; fPos start address is: 8 (R2)
; bytesToGet start address is: 0 (R0)
; pBytesGot start address is: 4 (R1)
;ThermalCameraDemo_driver.c, 89 :: 		*pBytesGot = 0;
0x29C2	0x2300    MOVS	R3, #0
0x29C4	0x600B    STR	R3, [R1, #0]
;ThermalCameraDemo_driver.c, 91 :: 		if (rfHandle < 0) {
0x29C6	0x4B18    LDR	R3, [PC, #96]
0x29C8	0xF9933000  LDRSB	R3, [R3, #0]
0x29CC	0x2B00    CMP	R3, #0
0x29CE	0xDA01    BGE	L_TFT_Get_Data0
; fPos end address is: 8 (R2)
; bytesToGet end address is: 0 (R0)
; pBytesGot end address is: 4 (R1)
;ThermalCameraDemo_driver.c, 92 :: 		return 0; // return with nil if handle was bad.
0x29D0	0x2000    MOVS	R0, #0
0x29D2	0xE024    B	L_end_TFT_Get_Data
;ThermalCameraDemo_driver.c, 93 :: 		}
L_TFT_Get_Data0:
;ThermalCameraDemo_driver.c, 101 :: 		f32_sector.fSectNum = rfStartSect + fPos / 512;
; pBytesGot start address is: 4 (R1)
; bytesToGet start address is: 0 (R0)
; fPos start address is: 8 (R2)
0x29D4	0x0A54    LSRS	R4, R2, #9
0x29D6	0x4B15    LDR	R3, [PC, #84]
0x29D8	0x681B    LDR	R3, [R3, #0]
0x29DA	0x191C    ADDS	R4, R3, R4
0x29DC	0x4B14    LDR	R3, [PC, #80]
0x29DE	0x601C    STR	R4, [R3, #0]
;ThermalCameraDemo_driver.c, 102 :: 		Mmc_Read_Sector(f32_sector.fSectNum, f32_sector.fSect);
0x29E0	0x4623    MOV	R3, R4
0x29E2	0x9101    STR	R1, [SP, #4]
0x29E4	0x9002    STR	R0, [SP, #8]
0x29E6	0x9203    STR	R2, [SP, #12]
0x29E8	0x4912    LDR	R1, [PC, #72]
0x29EA	0x4618    MOV	R0, R3
0x29EC	0xF7FDFFAA  BL	_Mmc_Read_Sector+0
0x29F0	0x9A03    LDR	R2, [SP, #12]
0x29F2	0x9802    LDR	R0, [SP, #8]
0x29F4	0x9901    LDR	R1, [SP, #4]
;ThermalCameraDemo_driver.c, 105 :: 		scOffset = fPos % 512;
0x29F6	0xF24013FF  MOVW	R3, #511
0x29FA	0xEA020303  AND	R3, R2, R3, LSL #0
; fPos end address is: 8 (R2)
; scOffset start address is: 8 (R2)
0x29FE	0xB29A    UXTH	R2, R3
;ThermalCameraDemo_driver.c, 106 :: 		if(bytesToGet > 512-scOffset)
0x2A00	0xB29B    UXTH	R3, R3
0x2A02	0xF5C37300  RSB	R3, R3, #512
0x2A06	0xB29B    UXTH	R3, R3
0x2A08	0x4298    CMP	R0, R3
0x2A0A	0xD904    BLS	L_TFT_Get_Data1
; bytesToGet end address is: 0 (R0)
;ThermalCameraDemo_driver.c, 107 :: 		*pBytesGot = 512-scOffset;
0x2A0C	0xF5C27300  RSB	R3, R2, #512
0x2A10	0xB29B    UXTH	R3, R3
0x2A12	0x600B    STR	R3, [R1, #0]
; pBytesGot end address is: 4 (R1)
0x2A14	0xE000    B	L_TFT_Get_Data2
L_TFT_Get_Data1:
;ThermalCameraDemo_driver.c, 109 :: 		*pBytesGot = bytesToGet;
; pBytesGot start address is: 4 (R1)
; bytesToGet start address is: 0 (R0)
0x2A16	0x6008    STR	R0, [R1, #0]
; bytesToGet end address is: 0 (R0)
; pBytesGot end address is: 4 (R1)
L_TFT_Get_Data2:
;ThermalCameraDemo_driver.c, 111 :: 		return &f32_sector.fSect + scOffset;
0x2A18	0x4B06    LDR	R3, [PC, #24]
0x2A1A	0x189B    ADDS	R3, R3, R2
; scOffset end address is: 8 (R2)
0x2A1C	0x4618    MOV	R0, R3
;ThermalCameraDemo_driver.c, 112 :: 		}
L_end_TFT_Get_Data:
0x2A1E	0xF8DDE000  LDR	LR, [SP, #0]
0x2A22	0xB004    ADD	SP, SP, #16
0x2A24	0x4770    BX	LR
0x2A26	0xBF00    NOP
0x2A28	0x81492000  	_rfHandle+0
0x2A2C	0x814C2000  	_rfStartSect+0
0x2A30	0x81E42000  	_f32_sector+0
0x2A34	0x81E82000  	_f32_sector+4
; end of _TFT_Get_Data
_TFT_Write_Text_Return_Pos:
;__Lib_TFT.c, 1294 :: 		
; y start address is: 8 (R2)
; x start address is: 4 (R1)
; text start address is: 0 (R0)
0x72C8	0xB082    SUB	SP, SP, #8
0x72CA	0xF8CDE000  STR	LR, [SP, #0]
; y end address is: 8 (R2)
; x end address is: 4 (R1)
; text end address is: 0 (R0)
; text start address is: 0 (R0)
; x start address is: 4 (R1)
; y start address is: 8 (R2)
;__Lib_TFT.c, 1297 :: 		
;__Lib_TFT.c, 1299 :: 		
0x72CE	0x4B2B    LDR	R3, [PC, #172]
0x72D0	0x881B    LDRH	R3, [R3, #0]
0x72D2	0x4299    CMP	R1, R3
0x72D4	0xD300    BCC	L_TFT_Write_Text_Return_Pos200
; x end address is: 4 (R1)
; y end address is: 8 (R2)
; text end address is: 0 (R0)
;__Lib_TFT.c, 1300 :: 		
0x72D6	0xE04C    B	L_end_TFT_Write_Text_Return_Pos
L_TFT_Write_Text_Return_Pos200:
;__Lib_TFT.c, 1301 :: 		
; text start address is: 0 (R0)
; y start address is: 8 (R2)
; x start address is: 4 (R1)
0x72D8	0x4B29    LDR	R3, [PC, #164]
0x72DA	0x881B    LDRH	R3, [R3, #0]
0x72DC	0x429A    CMP	R2, R3
0x72DE	0xD300    BCC	L_TFT_Write_Text_Return_Pos201
; x end address is: 4 (R1)
; y end address is: 8 (R2)
; text end address is: 0 (R0)
;__Lib_TFT.c, 1302 :: 		
0x72E0	0xE047    B	L_end_TFT_Write_Text_Return_Pos
L_TFT_Write_Text_Return_Pos201:
;__Lib_TFT.c, 1305 :: 		
; text start address is: 0 (R0)
; y start address is: 8 (R2)
; x start address is: 4 (R1)
0x72E2	0x2400    MOVS	R4, #0
0x72E4	0x4B27    LDR	R3, [PC, #156]
0x72E6	0x801C    STRH	R4, [R3, #0]
;__Lib_TFT.c, 1306 :: 		
0x72E8	0x2400    MOVS	R4, #0
0x72EA	0x4B27    LDR	R3, [PC, #156]
0x72EC	0x801C    STRH	R4, [R3, #0]
;__Lib_TFT.c, 1307 :: 		
0x72EE	0x4B27    LDR	R3, [PC, #156]
0x72F0	0x8019    STRH	R1, [R3, #0]
;__Lib_TFT.c, 1308 :: 		
0x72F2	0x4B27    LDR	R3, [PC, #156]
0x72F4	0x8019    STRH	R1, [R3, #0]
; x end address is: 4 (R1)
;__Lib_TFT.c, 1309 :: 		
0x72F6	0x4B27    LDR	R3, [PC, #156]
0x72F8	0x801A    STRH	R2, [R3, #0]
;__Lib_TFT.c, 1310 :: 		
0x72FA	0x4B27    LDR	R3, [PC, #156]
0x72FC	0x801A    STRH	R2, [R3, #0]
; y end address is: 8 (R2)
; text end address is: 0 (R0)
;__Lib_TFT.c, 1312 :: 		
L_TFT_Write_Text_Return_Pos202:
; text start address is: 4 (R1)
; text start address is: 0 (R0)
0x72FE	0x4604    MOV	R4, R0
0x7300	0x1C43    ADDS	R3, R0, #1
; text end address is: 0 (R0)
; text start address is: 4 (R1)
0x7302	0x4619    MOV	R1, R3
; text end address is: 4 (R1)
0x7304	0x7823    LDRB	R3, [R4, #0]
; ch start address is: 24 (R6)
0x7306	0xB2DE    UXTB	R6, R3
0x7308	0x2B00    CMP	R3, #0
0x730A	0xD032    BEQ	L_TFT_Write_Text_Return_Pos203
; text end address is: 4 (R1)
;__Lib_TFT.c, 1313 :: 		
; text start address is: 4 (R1)
0x730C	0x4B23    LDR	R3, [PC, #140]
0x730E	0x781B    LDRB	R3, [R3, #0]
0x7310	0xB13B    CBZ	R3, L_TFT_Write_Text_Return_Pos204
;__Lib_TFT.c, 1314 :: 		
0x7312	0x9101    STR	R1, [SP, #4]
; ch end address is: 24 (R6)
0x7314	0xB2F0    UXTB	R0, R6
0x7316	0xF7FDFA15  BL	__Lib_TFT__TFT_Get_Char_WidthE+0
0x731A	0x9901    LDR	R1, [SP, #4]
0x731C	0x1C40    ADDS	R0, R0, #1
0x731E	0xB280    UXTH	R0, R0
; temp start address is: 0 (R0)
; temp end address is: 0 (R0)
0x7320	0xE006    B	L_TFT_Write_Text_Return_Pos205
L_TFT_Write_Text_Return_Pos204:
;__Lib_TFT.c, 1316 :: 		
; ch start address is: 24 (R6)
0x7322	0x9101    STR	R1, [SP, #4]
; ch end address is: 24 (R6)
0x7324	0xB2F0    UXTB	R0, R6
0x7326	0xF7FDFA37  BL	__Lib_TFT__TFT_Get_Char_Width+0
0x732A	0x9901    LDR	R1, [SP, #4]
0x732C	0x1C40    ADDS	R0, R0, #1
0x732E	0xB280    UXTH	R0, R0
; temp start address is: 0 (R0)
; temp end address is: 0 (R0)
L_TFT_Write_Text_Return_Pos205:
;__Lib_TFT.c, 1317 :: 		
; temp start address is: 0 (R0)
0x7330	0x4B1B    LDR	R3, [PC, #108]
0x7332	0x781B    LDRB	R3, [R3, #0]
0x7334	0x2B02    CMP	R3, #2
0x7336	0xD10C    BNE	L_TFT_Write_Text_Return_Pos206
;__Lib_TFT.c, 1318 :: 		
0x7338	0x4B1A    LDR	R3, [PC, #104]
0x733A	0x881D    LDRH	R5, [R3, #0]
0x733C	0x4C12    LDR	R4, [PC, #72]
0x733E	0x8823    LDRH	R3, [R4, #0]
0x7340	0x195B    ADDS	R3, R3, R5
0x7342	0x8023    STRH	R3, [R4, #0]
;__Lib_TFT.c, 1319 :: 		
0x7344	0x4B0F    LDR	R3, [PC, #60]
0x7346	0x881B    LDRH	R3, [R3, #0]
0x7348	0x4283    CMP	R3, R0
0x734A	0xD201    BCS	L_TFT_Write_Text_Return_Pos207
;__Lib_TFT.c, 1320 :: 		
0x734C	0x4B0D    LDR	R3, [PC, #52]
0x734E	0x8018    STRH	R0, [R3, #0]
; temp end address is: 0 (R0)
L_TFT_Write_Text_Return_Pos207:
;__Lib_TFT.c, 1321 :: 		
0x7350	0xE00D    B	L_TFT_Write_Text_Return_Pos208
L_TFT_Write_Text_Return_Pos206:
;__Lib_TFT.c, 1322 :: 		
; temp start address is: 0 (R0)
0x7352	0x4C0C    LDR	R4, [PC, #48]
0x7354	0x8823    LDRH	R3, [R4, #0]
0x7356	0x181B    ADDS	R3, R3, R0
; temp end address is: 0 (R0)
0x7358	0x8023    STRH	R3, [R4, #0]
;__Lib_TFT.c, 1323 :: 		
0x735A	0x4B12    LDR	R3, [PC, #72]
0x735C	0x881C    LDRH	R4, [R3, #0]
0x735E	0x4B0A    LDR	R3, [PC, #40]
0x7360	0x881B    LDRH	R3, [R3, #0]
0x7362	0x42A3    CMP	R3, R4
0x7364	0xD203    BCS	L_TFT_Write_Text_Return_Pos209
;__Lib_TFT.c, 1324 :: 		
0x7366	0x4B0F    LDR	R3, [PC, #60]
0x7368	0x881C    LDRH	R4, [R3, #0]
0x736A	0x4B07    LDR	R3, [PC, #28]
0x736C	0x801C    STRH	R4, [R3, #0]
L_TFT_Write_Text_Return_Pos209:
;__Lib_TFT.c, 1325 :: 		
L_TFT_Write_Text_Return_Pos208:
;__Lib_TFT.c, 1326 :: 		
0x736E	0x4608    MOV	R0, R1
; text end address is: 4 (R1)
0x7370	0xE7C5    B	L_TFT_Write_Text_Return_Pos202
L_TFT_Write_Text_Return_Pos203:
;__Lib_TFT.c, 1327 :: 		
L_end_TFT_Write_Text_Return_Pos:
0x7372	0xF8DDE000  LDR	LR, [SP, #0]
0x7376	0xB002    ADD	SP, SP, #8
0x7378	0x4770    BX	LR
0x737A	0xBF00    NOP
0x737C	0xCA5E2000  	_TFT_DISP_WIDTH+0
0x7380	0xCA602000  	_TFT_DISP_HEIGHT+0
0x7384	0x81D22000  	_caption_length+0
0x7388	0x83E82000  	_caption_height+0
0x738C	0xCA622000  	__Lib_TFT_min_x_coord+0
0x7390	0xCA642000  	__Lib_TFT_max_x_coord+0
0x7394	0xCA662000  	__Lib_TFT_min_y_coord+0
0x7398	0xCA682000  	__Lib_TFT_max_y_coord+0
0x739C	0xCA5D2000  	_ExternalFontSet+0
0x73A0	0xCA5C2000  	__Lib_TFT_FontOrientation+0
0x73A4	0xCA582000  	__Lib_TFT__fontHeight+0
; end of _TFT_Write_Text_Return_Pos
__Lib_TFT__TFT_Get_Char_WidthE:
;__Lib_TFT.c, 4278 :: 		
; ch start address is: 0 (R0)
0x4744	0xB081    SUB	SP, SP, #4
0x4746	0xF8CDE000  STR	LR, [SP, #0]
; ch end address is: 0 (R0)
; ch start address is: 0 (R0)
;__Lib_TFT.c, 4279 :: 		
;__Lib_TFT.c, 4285 :: 		
0x474A	0x490F    LDR	R1, [PC, #60]
0x474C	0x8809    LDRH	R1, [R1, #0]
0x474E	0x4288    CMP	R0, R1
0x4750	0xD200    BCS	L___Lib_TFT__TFT_Get_Char_WidthE944
; ch end address is: 0 (R0)
;__Lib_TFT.c, 4286 :: 		
0x4752	0xE015    B	L_end__TFT_Get_Char_WidthE
L___Lib_TFT__TFT_Get_Char_WidthE944:
;__Lib_TFT.c, 4287 :: 		
; ch start address is: 0 (R0)
0x4754	0x490D    LDR	R1, [PC, #52]
0x4756	0x8809    LDRH	R1, [R1, #0]
0x4758	0x4288    CMP	R0, R1
0x475A	0xD900    BLS	L___Lib_TFT__TFT_Get_Char_WidthE945
; ch end address is: 0 (R0)
;__Lib_TFT.c, 4288 :: 		
0x475C	0xE010    B	L_end__TFT_Get_Char_WidthE
L___Lib_TFT__TFT_Get_Char_WidthE945:
;__Lib_TFT.c, 4291 :: 		
; ch start address is: 0 (R0)
0x475E	0x490A    LDR	R1, [PC, #40]
0x4760	0x8809    LDRH	R1, [R1, #0]
0x4762	0x1A41    SUB	R1, R0, R1
0x4764	0xB289    UXTH	R1, R1
; ch end address is: 0 (R0)
0x4766	0x008A    LSLS	R2, R1, #2
0x4768	0xB292    UXTH	R2, R2
;__Lib_TFT.c, 4292 :: 		
0x476A	0x4909    LDR	R1, [PC, #36]
0x476C	0x6809    LDR	R1, [R1, #0]
0x476E	0x3108    ADDS	R1, #8
0x4770	0x1889    ADDS	R1, R1, R2
;__Lib_TFT.c, 4295 :: 		
0x4772	0x4608    MOV	R0, R1
0x4774	0x2104    MOVS	R1, #4
0x4776	0xF7FFFEFF  BL	__Lib_TFT__TFT_getHeader+0
;__Lib_TFT.c, 4296 :: 		
; ptr start address is: 0 (R0)
0x477A	0x4806    LDR	R0, [PC, #24]
;__Lib_TFT.c, 4298 :: 		
0x477C	0x7801    LDRB	R1, [R0, #0]
; ptr end address is: 0 (R0)
;__Lib_TFT.c, 4300 :: 		
0x477E	0xB2C8    UXTB	R0, R1
;__Lib_TFT.c, 4301 :: 		
L_end__TFT_Get_Char_WidthE:
0x4780	0xF8DDE000  LDR	LR, [SP, #0]
0x4784	0xB001    ADD	SP, SP, #4
0x4786	0x4770    BX	LR
0x4788	0xC9C22000  	__Lib_TFT__fontFirstChar+0
0x478C	0xCA4E2000  	__Lib_TFT__fontLastChar+0
0x4790	0xCA542000  	__Lib_TFT_activeExtFont+0
0x4794	0xCA442000  	__Lib_TFT_headerBuffer+0
; end of __Lib_TFT__TFT_Get_Char_WidthE
__Lib_TFT__TFT_Get_Char_Width:
;__Lib_TFT.c, 1240 :: 		
; ch start address is: 0 (R0)
0x4798	0xB081    SUB	SP, SP, #4
0x479A	0xF8CDE000  STR	LR, [SP, #0]
0x479E	0xB285    UXTH	R5, R0
; ch end address is: 0 (R0)
; ch start address is: 20 (R5)
;__Lib_TFT.c, 1241 :: 		
;__Lib_TFT.c, 1245 :: 		
0x47A0	0x4914    LDR	R1, [PC, #80]
0x47A2	0x7809    LDRB	R1, [R1, #0]
0x47A4	0xB949    CBNZ	R1, L___Lib_TFT__TFT_Get_Char_Width187
;__Lib_TFT.c, 1246 :: 		
0x47A6	0x4914    LDR	R1, [PC, #80]
0x47A8	0x2200    MOVS	R2, #0
0x47AA	0x4608    MOV	R0, R1
0x47AC	0xF2400100  MOVW	R1, #0
0x47B0	0xF7FDFDE2  BL	_TFT_Set_Font+0
;__Lib_TFT.c, 1247 :: 		
0x47B4	0x2201    MOVS	R2, #1
0x47B6	0x490F    LDR	R1, [PC, #60]
0x47B8	0x700A    STRB	R2, [R1, #0]
;__Lib_TFT.c, 1248 :: 		
L___Lib_TFT__TFT_Get_Char_Width187:
;__Lib_TFT.c, 1250 :: 		
0x47BA	0x4910    LDR	R1, [PC, #64]
0x47BC	0x8809    LDRH	R1, [R1, #0]
0x47BE	0x428D    CMP	R5, R1
0x47C0	0xD201    BCS	L___Lib_TFT__TFT_Get_Char_Width188
; ch end address is: 20 (R5)
;__Lib_TFT.c, 1251 :: 		
0x47C2	0x2000    MOVS	R0, #0
0x47C4	0xE011    B	L_end__TFT_Get_Char_Width
L___Lib_TFT__TFT_Get_Char_Width188:
;__Lib_TFT.c, 1252 :: 		
; ch start address is: 20 (R5)
0x47C6	0x490E    LDR	R1, [PC, #56]
0x47C8	0x8809    LDRH	R1, [R1, #0]
0x47CA	0x428D    CMP	R5, R1
0x47CC	0xD901    BLS	L___Lib_TFT__TFT_Get_Char_Width189
; ch end address is: 20 (R5)
;__Lib_TFT.c, 1253 :: 		
0x47CE	0x2000    MOVS	R0, #0
0x47D0	0xE00B    B	L_end__TFT_Get_Char_Width
L___Lib_TFT__TFT_Get_Char_Width189:
;__Lib_TFT.c, 1254 :: 		
; ch start address is: 20 (R5)
0x47D2	0x490A    LDR	R1, [PC, #40]
0x47D4	0x8809    LDRH	R1, [R1, #0]
0x47D6	0x1A69    SUB	R1, R5, R1
0x47D8	0xB289    UXTH	R1, R1
; ch end address is: 20 (R5)
0x47DA	0x008A    LSLS	R2, R1, #2
0x47DC	0xB292    UXTH	R2, R2
;__Lib_TFT.c, 1255 :: 		
0x47DE	0x4909    LDR	R1, [PC, #36]
0x47E0	0x6809    LDR	R1, [R1, #0]
0x47E2	0x3108    ADDS	R1, #8
0x47E4	0x1889    ADDS	R1, R1, R2
;__Lib_TFT.c, 1256 :: 		
0x47E6	0x7809    LDRB	R1, [R1, #0]
;__Lib_TFT.c, 1258 :: 		
0x47E8	0xB2C8    UXTB	R0, R1
;__Lib_TFT.c, 1259 :: 		
L_end__TFT_Get_Char_Width:
0x47EA	0xF8DDE000  LDR	LR, [SP, #0]
0x47EE	0xB001    ADD	SP, SP, #4
0x47F0	0x4770    BX	LR
0x47F2	0xBF00    NOP
0x47F4	0x78B42000  	__Lib_TFT_FontInitialized+0
0x47F8	0xD7A60001  	_TFT_defaultFont+0
0x47FC	0xC9C22000  	__Lib_TFT__fontFirstChar+0
0x4800	0xCA4E2000  	__Lib_TFT__fontLastChar+0
0x4804	0xCA7C2000  	__Lib_TFT__font+0
; end of __Lib_TFT__TFT_Get_Char_Width
_TFT_Set_Font:
;__Lib_TFT.c, 178 :: 		
; font_orientation start address is: 8 (R2)
; font_color start address is: 4 (R1)
; activeFont start address is: 0 (R0)
0x2378	0xB081    SUB	SP, SP, #4
; font_orientation end address is: 8 (R2)
; font_color end address is: 4 (R1)
; activeFont end address is: 0 (R0)
; activeFont start address is: 0 (R0)
; font_color start address is: 4 (R1)
; font_orientation start address is: 8 (R2)
;__Lib_TFT.c, 179 :: 		
0x237A	0x4B12    LDR	R3, [PC, #72]
0x237C	0x6018    STR	R0, [R3, #0]
;__Lib_TFT.c, 180 :: 		
0x237E	0x1C83    ADDS	R3, R0, #2
0x2380	0x781C    LDRB	R4, [R3, #0]
0x2382	0x1CC3    ADDS	R3, R0, #3
0x2384	0x781B    LDRB	R3, [R3, #0]
0x2386	0x021B    LSLS	R3, R3, #8
0x2388	0xB29B    UXTH	R3, R3
0x238A	0x18E4    ADDS	R4, R4, R3
0x238C	0x4B0E    LDR	R3, [PC, #56]
0x238E	0x801C    STRH	R4, [R3, #0]
;__Lib_TFT.c, 181 :: 		
0x2390	0x1D03    ADDS	R3, R0, #4
0x2392	0x781C    LDRB	R4, [R3, #0]
0x2394	0x1D43    ADDS	R3, R0, #5
0x2396	0x781B    LDRB	R3, [R3, #0]
0x2398	0x021B    LSLS	R3, R3, #8
0x239A	0xB29B    UXTH	R3, R3
0x239C	0x18E4    ADDS	R4, R4, R3
0x239E	0x4B0B    LDR	R3, [PC, #44]
0x23A0	0x801C    STRH	R4, [R3, #0]
;__Lib_TFT.c, 182 :: 		
0x23A2	0x1D83    ADDS	R3, R0, #6
; activeFont end address is: 0 (R0)
0x23A4	0x781C    LDRB	R4, [R3, #0]
0x23A6	0x4B0A    LDR	R3, [PC, #40]
0x23A8	0x801C    STRH	R4, [R3, #0]
;__Lib_TFT.c, 184 :: 		
0x23AA	0x4B0A    LDR	R3, [PC, #40]
0x23AC	0x8019    STRH	R1, [R3, #0]
; font_color end address is: 4 (R1)
;__Lib_TFT.c, 185 :: 		
0x23AE	0x4B0A    LDR	R3, [PC, #40]
0x23B0	0x701A    STRB	R2, [R3, #0]
; font_orientation end address is: 8 (R2)
;__Lib_TFT.c, 186 :: 		
0x23B2	0x2401    MOVS	R4, #1
0x23B4	0x4B09    LDR	R3, [PC, #36]
0x23B6	0x701C    STRB	R4, [R3, #0]
;__Lib_TFT.c, 187 :: 		
0x23B8	0x2400    MOVS	R4, #0
0x23BA	0x4B09    LDR	R3, [PC, #36]
0x23BC	0x701C    STRB	R4, [R3, #0]
;__Lib_TFT.c, 188 :: 		
L_end_TFT_Set_Font:
0x23BE	0xB001    ADD	SP, SP, #4
0x23C0	0x4770    BX	LR
0x23C2	0xBF00    NOP
0x23C4	0xCA7C2000  	__Lib_TFT__font+0
0x23C8	0xC9C22000  	__Lib_TFT__fontFirstChar+0
0x23CC	0xCA4E2000  	__Lib_TFT__fontLastChar+0
0x23D0	0xCA582000  	__Lib_TFT__fontHeight+0
0x23D4	0xCA5A2000  	__Lib_TFT_FontColor+0
0x23D8	0xCA5C2000  	__Lib_TFT_FontOrientation+0
0x23DC	0x78B42000  	__Lib_TFT_FontInitialized+0
0x23E0	0xCA5D2000  	_ExternalFontSet+0
; end of _TFT_Set_Font
_TFT_Write_Text:
;__Lib_TFT.c, 1275 :: 		
; y start address is: 8 (R2)
; x start address is: 4 (R1)
0x7008	0xB083    SUB	SP, SP, #12
0x700A	0xF8CDE000  STR	LR, [SP, #0]
0x700E	0x9002    STR	R0, [SP, #8]
; y end address is: 8 (R2)
; x end address is: 4 (R1)
; x start address is: 4 (R1)
; y start address is: 8 (R2)
;__Lib_TFT.c, 1278 :: 		
0x7010	0x4B1C    LDR	R3, [PC, #112]
0x7012	0x881B    LDRH	R3, [R3, #0]
0x7014	0x4299    CMP	R1, R3
0x7016	0xD300    BCC	L_TFT_Write_Text194
; x end address is: 4 (R1)
; y end address is: 8 (R2)
;__Lib_TFT.c, 1279 :: 		
0x7018	0xE02F    B	L_end_TFT_Write_Text
L_TFT_Write_Text194:
;__Lib_TFT.c, 1280 :: 		
; y start address is: 8 (R2)
; x start address is: 4 (R1)
0x701A	0x4B1B    LDR	R3, [PC, #108]
0x701C	0x881B    LDRH	R3, [R3, #0]
0x701E	0x429A    CMP	R2, R3
0x7020	0xD300    BCC	L_TFT_Write_Text195
; x end address is: 4 (R1)
; y end address is: 8 (R2)
;__Lib_TFT.c, 1281 :: 		
0x7022	0xE02A    B	L_end_TFT_Write_Text
L_TFT_Write_Text195:
;__Lib_TFT.c, 1283 :: 		
; i start address is: 0 (R0)
; y start address is: 8 (R2)
; x start address is: 4 (R1)
0x7024	0x2000    MOVS	R0, #0
;__Lib_TFT.c, 1284 :: 		
0x7026	0xF8AD0004  STRH	R0, [SP, #4]
; y end address is: 8 (R2)
0x702A	0xB288    UXTH	R0, R1
0x702C	0xB291    UXTH	R1, R2
; x end address is: 4 (R1)
0x702E	0xF002FAAD  BL	_TFT_Move_Cursor+0
; i end address is: 0 (R0)
0x7032	0xF8BD0004  LDRH	R0, [SP, #4]
;__Lib_TFT.c, 1285 :: 		
L_TFT_Write_Text196:
; i start address is: 0 (R0)
0x7036	0x9B02    LDR	R3, [SP, #8]
0x7038	0x181B    ADDS	R3, R3, R0
0x703A	0x781B    LDRB	R3, [R3, #0]
0x703C	0xB1EB    CBZ	R3, L_TFT_Write_Text197
;__Lib_TFT.c, 1286 :: 		
0x703E	0x4B13    LDR	R3, [PC, #76]
0x7040	0x781B    LDRB	R3, [R3, #0]
0x7042	0xB163    CBZ	R3, L_TFT_Write_Text198
;__Lib_TFT.c, 1287 :: 		
0x7044	0x9B02    LDR	R3, [SP, #8]
0x7046	0x181B    ADDS	R3, R3, R0
0x7048	0x781B    LDRB	R3, [R3, #0]
0x704A	0xF8AD0004  STRH	R0, [SP, #4]
0x704E	0xB298    UXTH	R0, R3
0x7050	0xF7FDFD9A  BL	__Lib_TFT__TFT_Write_Char_E+0
0x7054	0xF8BD0004  LDRH	R0, [SP, #4]
0x7058	0x1C41    ADDS	R1, R0, #1
0x705A	0xB289    UXTH	R1, R1
; i end address is: 0 (R0)
; i start address is: 4 (R1)
; i end address is: 4 (R1)
0x705C	0xE00B    B	L_TFT_Write_Text199
L_TFT_Write_Text198:
;__Lib_TFT.c, 1289 :: 		
; i start address is: 0 (R0)
0x705E	0x9B02    LDR	R3, [SP, #8]
0x7060	0x181B    ADDS	R3, R3, R0
0x7062	0x781B    LDRB	R3, [R3, #0]
0x7064	0xF8AD0004  STRH	R0, [SP, #4]
0x7068	0xB298    UXTH	R0, R3
0x706A	0xF7FDF985  BL	__Lib_TFT__TFT_Write_Char+0
0x706E	0xF8BD0004  LDRH	R0, [SP, #4]
0x7072	0x1C41    ADDS	R1, R0, #1
0x7074	0xB289    UXTH	R1, R1
; i end address is: 0 (R0)
; i start address is: 4 (R1)
; i end address is: 4 (R1)
L_TFT_Write_Text199:
; i start address is: 4 (R1)
0x7076	0xB288    UXTH	R0, R1
; i end address is: 4 (R1)
0x7078	0xE7DD    B	L_TFT_Write_Text196
L_TFT_Write_Text197:
;__Lib_TFT.c, 1290 :: 		
L_end_TFT_Write_Text:
0x707A	0xF8DDE000  LDR	LR, [SP, #0]
0x707E	0xB003    ADD	SP, SP, #12
0x7080	0x4770    BX	LR
0x7082	0xBF00    NOP
0x7084	0xCA5E2000  	_TFT_DISP_WIDTH+0
0x7088	0xCA602000  	_TFT_DISP_HEIGHT+0
0x708C	0xCA5D2000  	_ExternalFontSet+0
; end of _TFT_Write_Text
__Lib_TFT__TFT_Write_Char_E:
;__Lib_TFT.c, 3370 :: 		
; ch start address is: 0 (R0)
0x4B88	0xB08A    SUB	SP, SP, #40
0x4B8A	0xF8CDE000  STR	LR, [SP, #0]
; ch end address is: 0 (R0)
; ch start address is: 0 (R0)
;__Lib_TFT.c, 3372 :: 		
;__Lib_TFT.c, 3374 :: 		
0x4B8E	0xF2400100  MOVW	R1, #0
0x4B92	0xF8AD1024  STRH	R1, [SP, #36]
0x4B96	0x2100    MOVS	R1, #0
0x4B98	0xF88D1026  STRB	R1, [SP, #38]
;__Lib_TFT.c, 3375 :: 		
;__Lib_TFT.c, 3382 :: 		
0x4B9C	0x49B5    LDR	R1, [PC, #724]
0x4B9E	0x8809    LDRH	R1, [R1, #0]
0x4BA0	0x4288    CMP	R0, R1
0x4BA2	0xD200    BCS	L___Lib_TFT__TFT_Write_Char_E687
; ch end address is: 0 (R0)
;__Lib_TFT.c, 3383 :: 		
0x4BA4	0xE162    B	L_end__TFT_Write_Char_E
L___Lib_TFT__TFT_Write_Char_E687:
;__Lib_TFT.c, 3384 :: 		
; ch start address is: 0 (R0)
0x4BA6	0x49B4    LDR	R1, [PC, #720]
0x4BA8	0x8809    LDRH	R1, [R1, #0]
0x4BAA	0x4288    CMP	R0, R1
0x4BAC	0xD900    BLS	L___Lib_TFT__TFT_Write_Char_E688
; ch end address is: 0 (R0)
;__Lib_TFT.c, 3385 :: 		
0x4BAE	0xE15D    B	L_end__TFT_Write_Char_E
L___Lib_TFT__TFT_Write_Char_E688:
;__Lib_TFT.c, 3388 :: 		
; ch start address is: 0 (R0)
0x4BB0	0x49B0    LDR	R1, [PC, #704]
0x4BB2	0x8809    LDRH	R1, [R1, #0]
0x4BB4	0x1A41    SUB	R1, R0, R1
0x4BB6	0xB289    UXTH	R1, R1
; ch end address is: 0 (R0)
0x4BB8	0x008A    LSLS	R2, R1, #2
0x4BBA	0xB292    UXTH	R2, R2
;__Lib_TFT.c, 3389 :: 		
0x4BBC	0x49AF    LDR	R1, [PC, #700]
0x4BBE	0x6809    LDR	R1, [R1, #0]
0x4BC0	0x3108    ADDS	R1, #8
0x4BC2	0x1889    ADDS	R1, R1, R2
;__Lib_TFT.c, 3392 :: 		
0x4BC4	0x4608    MOV	R0, R1
0x4BC6	0x2104    MOVS	R1, #4
0x4BC8	0xF7FFFCD6  BL	__Lib_TFT__TFT_getHeader+0
;__Lib_TFT.c, 3393 :: 		
; ptr start address is: 0 (R0)
0x4BCC	0x48AC    LDR	R0, [PC, #688]
;__Lib_TFT.c, 3395 :: 		
0x4BCE	0x7803    LDRB	R3, [R0, #0]
0x4BD0	0xF88D3027  STRB	R3, [SP, #39]
;__Lib_TFT.c, 3397 :: 		
0x4BD4	0x1C41    ADDS	R1, R0, #1
0x4BD6	0x7809    LDRB	R1, [R1, #0]
0x4BD8	0xB2CA    UXTB	R2, R1
0x4BDA	0x1C81    ADDS	R1, R0, #2
0x4BDC	0x7809    LDRB	R1, [R1, #0]
0x4BDE	0x0209    LSLS	R1, R1, #8
0x4BE0	0x1852    ADDS	R2, R2, R1
0x4BE2	0x1CC1    ADDS	R1, R0, #3
; ptr end address is: 0 (R0)
0x4BE4	0x7809    LDRB	R1, [R1, #0]
0x4BE6	0x0409    LSLS	R1, R1, #16
0x4BE8	0x1852    ADDS	R2, R2, R1
;__Lib_TFT.c, 3399 :: 		
0x4BEA	0x49A4    LDR	R1, [PC, #656]
0x4BEC	0x6809    LDR	R1, [R1, #0]
0x4BEE	0x1889    ADDS	R1, R1, R2
0x4BF0	0x9104    STR	R1, [SP, #16]
;__Lib_TFT.c, 3401 :: 		
0x4BF2	0x08DA    LSRS	R2, R3, #3
0x4BF4	0xB2D2    UXTB	R2, R2
0x4BF6	0x49A3    LDR	R1, [PC, #652]
0x4BF8	0x8809    LDRH	R1, [R1, #0]
0x4BFA	0x4351    MULS	R1, R2, R1
0x4BFC	0xB289    UXTH	R1, R1
0x4BFE	0x9106    STR	R1, [SP, #24]
;__Lib_TFT.c, 3402 :: 		
0x4C00	0xF0030107  AND	R1, R3, #7
0x4C04	0xB2C9    UXTB	R1, R1
0x4C06	0xB121    CBZ	R1, L___Lib_TFT__TFT_Write_Char_E689
;__Lib_TFT.c, 3403 :: 		
0x4C08	0x499E    LDR	R1, [PC, #632]
0x4C0A	0x880A    LDRH	R2, [R1, #0]
0x4C0C	0x9906    LDR	R1, [SP, #24]
0x4C0E	0x1889    ADDS	R1, R1, R2
0x4C10	0x9106    STR	R1, [SP, #24]
L___Lib_TFT__TFT_Write_Char_E689:
;__Lib_TFT.c, 3404 :: 		
0x4C12	0x9906    LDR	R1, [SP, #24]
0x4C14	0x9108    STR	R1, [SP, #32]
;__Lib_TFT.c, 3405 :: 		
0x4C16	0xAC05    ADD	R4, SP, #20
0x4C18	0x4622    MOV	R2, R4
0x4C1A	0x9906    LDR	R1, [SP, #24]
0x4C1C	0x9804    LDR	R0, [SP, #16]
0x4C1E	0x4C9A    LDR	R4, [PC, #616]
0x4C20	0x6824    LDR	R4, [R4, #0]
0x4C22	0x47A0    BLX	R4
; ptr start address is: 16 (R4)
0x4C24	0x4604    MOV	R4, R0
;__Lib_TFT.c, 3406 :: 		
0x4C26	0x9A05    LDR	R2, [SP, #20]
0x4C28	0x9904    LDR	R1, [SP, #16]
0x4C2A	0x1889    ADDS	R1, R1, R2
0x4C2C	0x9104    STR	R1, [SP, #16]
;__Lib_TFT.c, 3407 :: 		
0x4C2E	0x9A05    LDR	R2, [SP, #20]
0x4C30	0x9906    LDR	R1, [SP, #24]
0x4C32	0x1A89    SUB	R1, R1, R2
0x4C34	0x9106    STR	R1, [SP, #24]
;__Lib_TFT.c, 3409 :: 		
0x4C36	0x2100    MOVS	R1, #0
0x4C38	0x9107    STR	R1, [SP, #28]
;__Lib_TFT.c, 3410 :: 		
0x4C3A	0x4994    LDR	R1, [PC, #592]
0x4C3C	0x7809    LDRB	R1, [R1, #0]
0x4C3E	0xB121    CBZ	R1, L___Lib_TFT__TFT_Write_Char_E974
0x4C40	0x4992    LDR	R1, [PC, #584]
0x4C42	0x7809    LDRB	R1, [R1, #0]
0x4C44	0x2902    CMP	R1, #2
0x4C46	0xD000    BEQ	L___Lib_TFT__TFT_Write_Char_E973
0x4C48	0xE08C    B	L___Lib_TFT__TFT_Write_Char_E692
L___Lib_TFT__TFT_Write_Char_E974:
L___Lib_TFT__TFT_Write_Char_E973:
;__Lib_TFT.c, 3411 :: 		
0x4C4A	0x4991    LDR	R1, [PC, #580]
0x4C4C	0x8809    LDRH	R1, [R1, #0]
0x4C4E	0xF8AD100A  STRH	R1, [SP, #10]
;__Lib_TFT.c, 3412 :: 		
0x4C52	0x2100    MOVS	R1, #0
0x4C54	0xF88D1009  STRB	R1, [SP, #9]
; ptr end address is: 16 (R4)
0x4C58	0x4620    MOV	R0, R4
L___Lib_TFT__TFT_Write_Char_E693:
; ptr start address is: 0 (R0)
0x4C5A	0x498A    LDR	R1, [PC, #552]
0x4C5C	0x880A    LDRH	R2, [R1, #0]
0x4C5E	0xF89D1009  LDRB	R1, [SP, #9]
0x4C62	0x4291    CMP	R1, R2
0x4C64	0xF0808070  BCS	L___Lib_TFT__TFT_Write_Char_E694
;__Lib_TFT.c, 3413 :: 		
0x4C68	0x498A    LDR	R1, [PC, #552]
0x4C6A	0x8809    LDRH	R1, [R1, #0]
0x4C6C	0xF8AD1024  STRH	R1, [SP, #36]
;__Lib_TFT.c, 3414 :: 		
0x4C70	0x2100    MOVS	R1, #0
0x4C72	0xF88D100C  STRB	R1, [SP, #12]
;__Lib_TFT.c, 3415 :: 		
0x4C76	0x2100    MOVS	R1, #0
0x4C78	0xF88D1008  STRB	R1, [SP, #8]
; ptr end address is: 0 (R0)
0x4C7C	0x4604    MOV	R4, R0
L___Lib_TFT__TFT_Write_Char_E696:
; ptr start address is: 16 (R4)
0x4C7E	0xF89D2027  LDRB	R2, [SP, #39]
0x4C82	0xF89D1008  LDRB	R1, [SP, #8]
0x4C86	0x4291    CMP	R1, R2
0x4C88	0xD252    BCS	L___Lib_TFT__TFT_Write_Char_E697
;__Lib_TFT.c, 3416 :: 		
0x4C8A	0xF89D100C  LDRB	R1, [SP, #12]
0x4C8E	0xBB59    CBNZ	R1, L___Lib_TFT__TFT_Write_Char_E977
;__Lib_TFT.c, 3417 :: 		
0x4C90	0x9907    LDR	R1, [SP, #28]
0x4C92	0x1C49    ADDS	R1, R1, #1
0x4C94	0x9107    STR	R1, [SP, #28]
;__Lib_TFT.c, 3418 :: 		
0x4C96	0x9A08    LDR	R2, [SP, #32]
0x4C98	0x9905    LDR	R1, [SP, #20]
0x4C9A	0x4291    CMP	R1, R2
0x4C9C	0xD21B    BCS	L___Lib_TFT__TFT_Write_Char_E976
;__Lib_TFT.c, 3419 :: 		
0x4C9E	0x9A05    LDR	R2, [SP, #20]
0x4CA0	0x9907    LDR	R1, [SP, #28]
0x4CA2	0x4291    CMP	R1, R2
0x4CA4	0xD915    BLS	L___Lib_TFT__TFT_Write_Char_E975
; ptr end address is: 16 (R4)
;__Lib_TFT.c, 3420 :: 		
0x4CA6	0x2101    MOVS	R1, #1
0x4CA8	0x9107    STR	R1, [SP, #28]
;__Lib_TFT.c, 3421 :: 		
0x4CAA	0xAC05    ADD	R4, SP, #20
0x4CAC	0x4622    MOV	R2, R4
0x4CAE	0x9906    LDR	R1, [SP, #24]
0x4CB0	0x9804    LDR	R0, [SP, #16]
0x4CB2	0x4C75    LDR	R4, [PC, #468]
0x4CB4	0x6824    LDR	R4, [R4, #0]
0x4CB6	0x47A0    BLX	R4
; ptr start address is: 16 (R4)
0x4CB8	0x4604    MOV	R4, R0
;__Lib_TFT.c, 3422 :: 		
0x4CBA	0x9906    LDR	R1, [SP, #24]
0x4CBC	0x9108    STR	R1, [SP, #32]
;__Lib_TFT.c, 3423 :: 		
0x4CBE	0x9A05    LDR	R2, [SP, #20]
0x4CC0	0x9904    LDR	R1, [SP, #16]
0x4CC2	0x1889    ADDS	R1, R1, R2
0x4CC4	0x9104    STR	R1, [SP, #16]
;__Lib_TFT.c, 3424 :: 		
0x4CC6	0x9A05    LDR	R2, [SP, #20]
0x4CC8	0x9906    LDR	R1, [SP, #24]
0x4CCA	0x1A89    SUB	R1, R1, R2
0x4CCC	0x9106    STR	R1, [SP, #24]
; ptr end address is: 16 (R4)
0x4CCE	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3425 :: 		
0x4CD0	0xE000    B	L___Lib_TFT__TFT_Write_Char_E701
L___Lib_TFT__TFT_Write_Char_E975:
;__Lib_TFT.c, 3419 :: 		
0x4CD2	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3425 :: 		
L___Lib_TFT__TFT_Write_Char_E701:
;__Lib_TFT.c, 3426 :: 		
; ptr start address is: 0 (R0)
; ptr end address is: 0 (R0)
0x4CD4	0xE000    B	L___Lib_TFT__TFT_Write_Char_E700
L___Lib_TFT__TFT_Write_Char_E976:
;__Lib_TFT.c, 3418 :: 		
0x4CD6	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3426 :: 		
L___Lib_TFT__TFT_Write_Char_E700:
;__Lib_TFT.c, 3427 :: 		
; ptr start address is: 0 (R0)
0x4CD8	0x7801    LDRB	R1, [R0, #0]
0x4CDA	0xF88D1026  STRB	R1, [SP, #38]
0x4CDE	0x1C40    ADDS	R0, R0, #1
;__Lib_TFT.c, 3428 :: 		
0x4CE0	0x2101    MOVS	R1, #1
0x4CE2	0xF88D100C  STRB	R1, [SP, #12]
; ptr end address is: 0 (R0)
;__Lib_TFT.c, 3429 :: 		
0x4CE6	0xE000    B	L___Lib_TFT__TFT_Write_Char_E699
L___Lib_TFT__TFT_Write_Char_E977:
;__Lib_TFT.c, 3416 :: 		
0x4CE8	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3429 :: 		
L___Lib_TFT__TFT_Write_Char_E699:
;__Lib_TFT.c, 3431 :: 		
; ptr start address is: 0 (R0)
0x4CEA	0xF89D200C  LDRB	R2, [SP, #12]
0x4CEE	0xF89D1026  LDRB	R1, [SP, #38]
0x4CF2	0x4011    ANDS	R1, R2
0x4CF4	0xB2C9    UXTB	R1, R1
0x4CF6	0xB151    CBZ	R1, L___Lib_TFT__TFT_Write_Char_E702
;__Lib_TFT.c, 3432 :: 		
0x4CF8	0x4967    LDR	R1, [PC, #412]
0x4CFA	0x8809    LDRH	R1, [R1, #0]
0x4CFC	0x9001    STR	R0, [SP, #4]
0x4CFE	0xB28A    UXTH	R2, R1
0x4D00	0xF8BD100A  LDRH	R1, [SP, #10]
0x4D04	0xF8BD0024  LDRH	R0, [SP, #36]
0x4D08	0xF7FDFCF0  BL	_TFT_Dot+0
0x4D0C	0x9801    LDR	R0, [SP, #4]
;__Lib_TFT.c, 3433 :: 		
L___Lib_TFT__TFT_Write_Char_E702:
;__Lib_TFT.c, 3435 :: 		
0x4D0E	0xF8BD1024  LDRH	R1, [SP, #36]
0x4D12	0x1C49    ADDS	R1, R1, #1
0x4D14	0xF8AD1024  STRH	R1, [SP, #36]
;__Lib_TFT.c, 3436 :: 		
0x4D18	0xF89D100C  LDRB	R1, [SP, #12]
0x4D1C	0x0049    LSLS	R1, R1, #1
0x4D1E	0xF88D100C  STRB	R1, [SP, #12]
;__Lib_TFT.c, 3415 :: 		
0x4D22	0xF89D1008  LDRB	R1, [SP, #8]
0x4D26	0x1C49    ADDS	R1, R1, #1
0x4D28	0xF88D1008  STRB	R1, [SP, #8]
;__Lib_TFT.c, 3437 :: 		
0x4D2C	0x4604    MOV	R4, R0
; ptr end address is: 0 (R0)
0x4D2E	0xE7A6    B	L___Lib_TFT__TFT_Write_Char_E696
L___Lib_TFT__TFT_Write_Char_E697:
;__Lib_TFT.c, 3438 :: 		
; ptr start address is: 16 (R4)
0x4D30	0xF8BD100A  LDRH	R1, [SP, #10]
0x4D34	0x1C49    ADDS	R1, R1, #1
0x4D36	0xF8AD100A  STRH	R1, [SP, #10]
;__Lib_TFT.c, 3412 :: 		
0x4D3A	0xF89D1009  LDRB	R1, [SP, #9]
0x4D3E	0x1C49    ADDS	R1, R1, #1
0x4D40	0xF88D1009  STRB	R1, [SP, #9]
;__Lib_TFT.c, 3439 :: 		
0x4D44	0x4620    MOV	R0, R4
; ptr end address is: 16 (R4)
0x4D46	0xE788    B	L___Lib_TFT__TFT_Write_Char_E693
L___Lib_TFT__TFT_Write_Char_E694:
;__Lib_TFT.c, 3441 :: 		
0x4D48	0x4950    LDR	R1, [PC, #320]
0x4D4A	0x7809    LDRB	R1, [R1, #0]
0x4D4C	0xB929    CBNZ	R1, L___Lib_TFT__TFT_Write_Char_E703
;__Lib_TFT.c, 3442 :: 		
0x4D4E	0xF8BD1024  LDRH	R1, [SP, #36]
0x4D52	0x1C4A    ADDS	R2, R1, #1
0x4D54	0x494F    LDR	R1, [PC, #316]
0x4D56	0x800A    STRH	R2, [R1, #0]
0x4D58	0xE003    B	L___Lib_TFT__TFT_Write_Char_E704
L___Lib_TFT__TFT_Write_Char_E703:
;__Lib_TFT.c, 3444 :: 		
0x4D5A	0xF8BD200A  LDRH	R2, [SP, #10]
0x4D5E	0x494C    LDR	R1, [PC, #304]
0x4D60	0x800A    STRH	R2, [R1, #0]
L___Lib_TFT__TFT_Write_Char_E704:
;__Lib_TFT.c, 3445 :: 		
0x4D62	0xE083    B	L___Lib_TFT__TFT_Write_Char_E705
L___Lib_TFT__TFT_Write_Char_E692:
;__Lib_TFT.c, 3446 :: 		
; ptr start address is: 16 (R4)
0x4D64	0x494B    LDR	R1, [PC, #300]
0x4D66	0x8809    LDRH	R1, [R1, #0]
0x4D68	0xF8AD100A  STRH	R1, [SP, #10]
;__Lib_TFT.c, 3447 :: 		
0x4D6C	0x2100    MOVS	R1, #0
0x4D6E	0xF88D1009  STRB	R1, [SP, #9]
; ptr end address is: 16 (R4)
0x4D72	0x4620    MOV	R0, R4
L___Lib_TFT__TFT_Write_Char_E706:
; ptr start address is: 0 (R0)
0x4D74	0x4943    LDR	R1, [PC, #268]
0x4D76	0x880A    LDRH	R2, [R1, #0]
0x4D78	0xF89D1009  LDRB	R1, [SP, #9]
0x4D7C	0x4291    CMP	R1, R2
0x4D7E	0xF0808070  BCS	L___Lib_TFT__TFT_Write_Char_E707
;__Lib_TFT.c, 3448 :: 		
0x4D82	0x4943    LDR	R1, [PC, #268]
0x4D84	0x8809    LDRH	R1, [R1, #0]
0x4D86	0xF8AD1024  STRH	R1, [SP, #36]
;__Lib_TFT.c, 3449 :: 		
0x4D8A	0x2100    MOVS	R1, #0
0x4D8C	0xF88D100C  STRB	R1, [SP, #12]
;__Lib_TFT.c, 3450 :: 		
0x4D90	0x2100    MOVS	R1, #0
0x4D92	0xF88D1008  STRB	R1, [SP, #8]
; ptr end address is: 0 (R0)
0x4D96	0x4604    MOV	R4, R0
L___Lib_TFT__TFT_Write_Char_E709:
; ptr start address is: 16 (R4)
0x4D98	0xF89D2027  LDRB	R2, [SP, #39]
0x4D9C	0xF89D1008  LDRB	R1, [SP, #8]
0x4DA0	0x4291    CMP	R1, R2
0x4DA2	0xD252    BCS	L___Lib_TFT__TFT_Write_Char_E710
;__Lib_TFT.c, 3451 :: 		
0x4DA4	0xF89D100C  LDRB	R1, [SP, #12]
0x4DA8	0xBB59    CBNZ	R1, L___Lib_TFT__TFT_Write_Char_E980
;__Lib_TFT.c, 3452 :: 		
0x4DAA	0x9907    LDR	R1, [SP, #28]
0x4DAC	0x1C49    ADDS	R1, R1, #1
0x4DAE	0x9107    STR	R1, [SP, #28]
;__Lib_TFT.c, 3453 :: 		
0x4DB0	0x9A08    LDR	R2, [SP, #32]
0x4DB2	0x9905    LDR	R1, [SP, #20]
0x4DB4	0x4291    CMP	R1, R2
0x4DB6	0xD21B    BCS	L___Lib_TFT__TFT_Write_Char_E979
;__Lib_TFT.c, 3454 :: 		
0x4DB8	0x9A05    LDR	R2, [SP, #20]
0x4DBA	0x9907    LDR	R1, [SP, #28]
0x4DBC	0x4291    CMP	R1, R2
0x4DBE	0xD915    BLS	L___Lib_TFT__TFT_Write_Char_E978
; ptr end address is: 16 (R4)
;__Lib_TFT.c, 3455 :: 		
0x4DC0	0x2101    MOVS	R1, #1
0x4DC2	0x9107    STR	R1, [SP, #28]
;__Lib_TFT.c, 3456 :: 		
0x4DC4	0xAC05    ADD	R4, SP, #20
0x4DC6	0x4622    MOV	R2, R4
0x4DC8	0x9906    LDR	R1, [SP, #24]
0x4DCA	0x9804    LDR	R0, [SP, #16]
0x4DCC	0x4C2E    LDR	R4, [PC, #184]
0x4DCE	0x6824    LDR	R4, [R4, #0]
0x4DD0	0x47A0    BLX	R4
; ptr start address is: 16 (R4)
0x4DD2	0x4604    MOV	R4, R0
;__Lib_TFT.c, 3457 :: 		
0x4DD4	0x9906    LDR	R1, [SP, #24]
0x4DD6	0x9108    STR	R1, [SP, #32]
;__Lib_TFT.c, 3458 :: 		
0x4DD8	0x9A05    LDR	R2, [SP, #20]
0x4DDA	0x9904    LDR	R1, [SP, #16]
0x4DDC	0x1889    ADDS	R1, R1, R2
0x4DDE	0x9104    STR	R1, [SP, #16]
;__Lib_TFT.c, 3459 :: 		
0x4DE0	0x9A05    LDR	R2, [SP, #20]
0x4DE2	0x9906    LDR	R1, [SP, #24]
0x4DE4	0x1A89    SUB	R1, R1, R2
0x4DE6	0x9106    STR	R1, [SP, #24]
; ptr end address is: 16 (R4)
0x4DE8	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3460 :: 		
0x4DEA	0xE000    B	L___Lib_TFT__TFT_Write_Char_E714
L___Lib_TFT__TFT_Write_Char_E978:
;__Lib_TFT.c, 3454 :: 		
0x4DEC	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3460 :: 		
L___Lib_TFT__TFT_Write_Char_E714:
;__Lib_TFT.c, 3461 :: 		
; ptr start address is: 0 (R0)
; ptr end address is: 0 (R0)
0x4DEE	0xE000    B	L___Lib_TFT__TFT_Write_Char_E713
L___Lib_TFT__TFT_Write_Char_E979:
;__Lib_TFT.c, 3453 :: 		
0x4DF0	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3461 :: 		
L___Lib_TFT__TFT_Write_Char_E713:
;__Lib_TFT.c, 3462 :: 		
; ptr start address is: 0 (R0)
0x4DF2	0x7801    LDRB	R1, [R0, #0]
0x4DF4	0xF88D1026  STRB	R1, [SP, #38]
0x4DF8	0x1C40    ADDS	R0, R0, #1
;__Lib_TFT.c, 3463 :: 		
0x4DFA	0x2101    MOVS	R1, #1
0x4DFC	0xF88D100C  STRB	R1, [SP, #12]
; ptr end address is: 0 (R0)
;__Lib_TFT.c, 3464 :: 		
0x4E00	0xE000    B	L___Lib_TFT__TFT_Write_Char_E712
L___Lib_TFT__TFT_Write_Char_E980:
;__Lib_TFT.c, 3451 :: 		
0x4E02	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3464 :: 		
L___Lib_TFT__TFT_Write_Char_E712:
;__Lib_TFT.c, 3466 :: 		
; ptr start address is: 0 (R0)
0x4E04	0xF89D200C  LDRB	R2, [SP, #12]
0x4E08	0xF89D1026  LDRB	R1, [SP, #38]
0x4E0C	0x4011    ANDS	R1, R2
0x4E0E	0xB2C9    UXTB	R1, R1
0x4E10	0xB151    CBZ	R1, L___Lib_TFT__TFT_Write_Char_E715
;__Lib_TFT.c, 3467 :: 		
0x4E12	0x4921    LDR	R1, [PC, #132]
0x4E14	0x8809    LDRH	R1, [R1, #0]
0x4E16	0x9001    STR	R0, [SP, #4]
0x4E18	0xB28A    UXTH	R2, R1
0x4E1A	0xF8BD1024  LDRH	R1, [SP, #36]
0x4E1E	0xF8BD000A  LDRH	R0, [SP, #10]
0x4E22	0xF7FDFC63  BL	_TFT_Dot+0
0x4E26	0x9801    LDR	R0, [SP, #4]
;__Lib_TFT.c, 3468 :: 		
L___Lib_TFT__TFT_Write_Char_E715:
;__Lib_TFT.c, 3470 :: 		
0x4E28	0xF8BD1024  LDRH	R1, [SP, #36]
0x4E2C	0x1E49    SUBS	R1, R1, #1
0x4E2E	0xF8AD1024  STRH	R1, [SP, #36]
;__Lib_TFT.c, 3471 :: 		
0x4E32	0xF89D100C  LDRB	R1, [SP, #12]
0x4E36	0x0049    LSLS	R1, R1, #1
0x4E38	0xF88D100C  STRB	R1, [SP, #12]
;__Lib_TFT.c, 3450 :: 		
0x4E3C	0xF89D1008  LDRB	R1, [SP, #8]
0x4E40	0x1C49    ADDS	R1, R1, #1
0x4E42	0xF88D1008  STRB	R1, [SP, #8]
;__Lib_TFT.c, 3472 :: 		
0x4E46	0x4604    MOV	R4, R0
; ptr end address is: 0 (R0)
0x4E48	0xE7A6    B	L___Lib_TFT__TFT_Write_Char_E709
L___Lib_TFT__TFT_Write_Char_E710:
;__Lib_TFT.c, 3474 :: 		
; ptr start address is: 16 (R4)
0x4E4A	0xF8BD100A  LDRH	R1, [SP, #10]
0x4E4E	0x1C49    ADDS	R1, R1, #1
0x4E50	0xF8AD100A  STRH	R1, [SP, #10]
;__Lib_TFT.c, 3447 :: 		
0x4E54	0xF89D1009  LDRB	R1, [SP, #9]
0x4E58	0x1C49    ADDS	R1, R1, #1
0x4E5A	0xF88D1009  STRB	R1, [SP, #9]
;__Lib_TFT.c, 3475 :: 		
0x4E5E	0x4620    MOV	R0, R4
; ptr end address is: 16 (R4)
0x4E60	0xE788    B	L___Lib_TFT__TFT_Write_Char_E706
L___Lib_TFT__TFT_Write_Char_E707:
;__Lib_TFT.c, 3478 :: 		
0x4E62	0xF8BD1024  LDRH	R1, [SP, #36]
0x4E66	0x1E4A    SUBS	R2, R1, #1
0x4E68	0x4909    LDR	R1, [PC, #36]
0x4E6A	0x800A    STRH	R2, [R1, #0]
;__Lib_TFT.c, 3479 :: 		
L___Lib_TFT__TFT_Write_Char_E705:
;__Lib_TFT.c, 3480 :: 		
L_end__TFT_Write_Char_E:
0x4E6C	0xF8DDE000  LDR	LR, [SP, #0]
0x4E70	0xB00A    ADD	SP, SP, #40
0x4E72	0x4770    BX	LR
0x4E74	0xC9C22000  	__Lib_TFT__fontFirstChar+0
0x4E78	0xCA4E2000  	__Lib_TFT__fontLastChar+0
0x4E7C	0xCA542000  	__Lib_TFT_activeExtFont+0
0x4E80	0xCA442000  	__Lib_TFT_headerBuffer+0
0x4E84	0xCA582000  	__Lib_TFT__fontHeight+0
0x4E88	0xCA502000  	_TFT_Get_Ext_Data_Ptr+0
0x4E8C	0xCA5C2000  	__Lib_TFT_FontOrientation+0
0x4E90	0xCA6E2000  	__Lib_TFT_y_cord+0
0x4E94	0xCA802000  	__Lib_TFT_x_cord+0
0x4E98	0xCA5A2000  	__Lib_TFT_FontColor+0
; end of __Lib_TFT__TFT_Write_Char_E
__Lib_TFT__TFT_Write_Char:
;__Lib_TFT.c, 1158 :: 		
; ch start address is: 0 (R0)
0x4378	0xB086    SUB	SP, SP, #24
0x437A	0xF8CDE000  STR	LR, [SP, #0]
0x437E	0xB287    UXTH	R7, R0
; ch end address is: 0 (R0)
; ch start address is: 28 (R7)
;__Lib_TFT.c, 1160 :: 		
;__Lib_TFT.c, 1162 :: 		
; x start address is: 20 (R5)
0x4380	0xF2400500  MOVW	R5, #0
;__Lib_TFT.c, 1163 :: 		
; temp start address is: 24 (R6)
0x4384	0x2600    MOVS	R6, #0
;__Lib_TFT.c, 1169 :: 		
0x4386	0x4972    LDR	R1, [PC, #456]
0x4388	0x7809    LDRB	R1, [R1, #0]
0x438A	0xB949    CBNZ	R1, L___Lib_TFT__TFT_Write_Char162
;__Lib_TFT.c, 1170 :: 		
0x438C	0x4971    LDR	R1, [PC, #452]
0x438E	0x2200    MOVS	R2, #0
0x4390	0x4608    MOV	R0, R1
0x4392	0xF2400100  MOVW	R1, #0
0x4396	0xF7FDFFEF  BL	_TFT_Set_Font+0
;__Lib_TFT.c, 1171 :: 		
0x439A	0x2201    MOVS	R2, #1
0x439C	0x496C    LDR	R1, [PC, #432]
0x439E	0x700A    STRB	R2, [R1, #0]
;__Lib_TFT.c, 1172 :: 		
L___Lib_TFT__TFT_Write_Char162:
;__Lib_TFT.c, 1174 :: 		
0x43A0	0x496D    LDR	R1, [PC, #436]
0x43A2	0x8809    LDRH	R1, [R1, #0]
0x43A4	0x428F    CMP	R7, R1
0x43A6	0xD200    BCS	L___Lib_TFT__TFT_Write_Char163
; ch end address is: 28 (R7)
; temp end address is: 24 (R6)
; x end address is: 20 (R5)
;__Lib_TFT.c, 1175 :: 		
0x43A8	0xE0CE    B	L_end__TFT_Write_Char
L___Lib_TFT__TFT_Write_Char163:
;__Lib_TFT.c, 1176 :: 		
; x start address is: 20 (R5)
; temp start address is: 24 (R6)
; ch start address is: 28 (R7)
0x43AA	0x496C    LDR	R1, [PC, #432]
0x43AC	0x8809    LDRH	R1, [R1, #0]
0x43AE	0x428F    CMP	R7, R1
0x43B0	0xD900    BLS	L___Lib_TFT__TFT_Write_Char164
; ch end address is: 28 (R7)
; temp end address is: 24 (R6)
; x end address is: 20 (R5)
;__Lib_TFT.c, 1177 :: 		
0x43B2	0xE0C9    B	L_end__TFT_Write_Char
L___Lib_TFT__TFT_Write_Char164:
;__Lib_TFT.c, 1180 :: 		
; x start address is: 20 (R5)
; temp start address is: 24 (R6)
; ch start address is: 28 (R7)
0x43B4	0x4968    LDR	R1, [PC, #416]
0x43B6	0x8809    LDRH	R1, [R1, #0]
0x43B8	0x1A79    SUB	R1, R7, R1
0x43BA	0xB289    UXTH	R1, R1
; ch end address is: 28 (R7)
0x43BC	0x008A    LSLS	R2, R1, #2
0x43BE	0xB292    UXTH	R2, R2
;__Lib_TFT.c, 1181 :: 		
0x43C0	0x4C67    LDR	R4, [PC, #412]
0x43C2	0x6821    LDR	R1, [R4, #0]
0x43C4	0x3108    ADDS	R1, #8
0x43C6	0x188B    ADDS	R3, R1, R2
;__Lib_TFT.c, 1182 :: 		
0x43C8	0x7818    LDRB	R0, [R3, #0]
; chWidth start address is: 0 (R0)
;__Lib_TFT.c, 1184 :: 		
0x43CA	0x1C59    ADDS	R1, R3, #1
0x43CC	0x7809    LDRB	R1, [R1, #0]
0x43CE	0xB2CA    UXTB	R2, R1
0x43D0	0x1C99    ADDS	R1, R3, #2
0x43D2	0x7809    LDRB	R1, [R1, #0]
0x43D4	0x0209    LSLS	R1, R1, #8
0x43D6	0x1852    ADDS	R2, R2, R1
0x43D8	0x1CD9    ADDS	R1, R3, #3
0x43DA	0x7809    LDRB	R1, [R1, #0]
0x43DC	0x0409    LSLS	R1, R1, #16
0x43DE	0x1852    ADDS	R2, R2, R1
;__Lib_TFT.c, 1186 :: 		
0x43E0	0x4621    MOV	R1, R4
0x43E2	0x6809    LDR	R1, [R1, #0]
0x43E4	0x188C    ADDS	R4, R1, R2
; pChBitMap start address is: 16 (R4)
;__Lib_TFT.c, 1188 :: 		
0x43E6	0x495F    LDR	R1, [PC, #380]
0x43E8	0x7809    LDRB	R1, [R1, #0]
0x43EA	0xB121    CBZ	R1, L___Lib_TFT__TFT_Write_Char969
0x43EC	0x495D    LDR	R1, [PC, #372]
0x43EE	0x7809    LDRB	R1, [R1, #0]
0x43F0	0x2902    CMP	R1, #2
0x43F2	0xD000    BEQ	L___Lib_TFT__TFT_Write_Char968
0x43F4	0xE057    B	L___Lib_TFT__TFT_Write_Char167
L___Lib_TFT__TFT_Write_Char969:
L___Lib_TFT__TFT_Write_Char968:
;__Lib_TFT.c, 1189 :: 		
0x43F6	0x495C    LDR	R1, [PC, #368]
; y start address is: 12 (R3)
0x43F8	0x880B    LDRH	R3, [R1, #0]
;__Lib_TFT.c, 1190 :: 		
; yCnt start address is: 8 (R2)
0x43FA	0x2200    MOVS	R2, #0
; pChBitMap end address is: 16 (R4)
; chWidth end address is: 0 (R0)
; temp end address is: 24 (R6)
; x end address is: 20 (R5)
; y end address is: 12 (R3)
; yCnt end address is: 8 (R2)
0x43FC	0x46A0    MOV	R8, R4
0x43FE	0xB2AC    UXTH	R4, R5
L___Lib_TFT__TFT_Write_Char168:
; yCnt start address is: 8 (R2)
; y start address is: 12 (R3)
; pChBitMap start address is: 32 (R8)
; chWidth start address is: 0 (R0)
; temp start address is: 24 (R6)
; x start address is: 16 (R4)
0x4400	0x495A    LDR	R1, [PC, #360]
0x4402	0x8809    LDRH	R1, [R1, #0]
0x4404	0x428A    CMP	R2, R1
0x4406	0xD244    BCS	L___Lib_TFT__TFT_Write_Char169
; x end address is: 16 (R4)
;__Lib_TFT.c, 1191 :: 		
0x4408	0x4959    LDR	R1, [PC, #356]
; x start address is: 20 (R5)
0x440A	0x880D    LDRH	R5, [R1, #0]
;__Lib_TFT.c, 1192 :: 		
; mask start address is: 28 (R7)
0x440C	0x2700    MOVS	R7, #0
;__Lib_TFT.c, 1193 :: 		
; xCnt start address is: 16 (R4)
0x440E	0x2400    MOVS	R4, #0
; chWidth end address is: 0 (R0)
; pChBitMap end address is: 32 (R8)
; temp end address is: 24 (R6)
; x end address is: 20 (R5)
; mask end address is: 28 (R7)
; xCnt end address is: 16 (R4)
; y end address is: 12 (R3)
; yCnt end address is: 8 (R2)
L___Lib_TFT__TFT_Write_Char171:
; xCnt start address is: 16 (R4)
; mask start address is: 28 (R7)
; x start address is: 20 (R5)
; temp start address is: 24 (R6)
; chWidth start address is: 0 (R0)
; pChBitMap start address is: 32 (R8)
; y start address is: 12 (R3)
; yCnt start address is: 8 (R2)
0x4410	0x4284    CMP	R4, R0
0x4412	0xD238    BCS	L___Lib_TFT__TFT_Write_Char172
;__Lib_TFT.c, 1194 :: 		
0x4414	0xB92F    CBNZ	R7, L___Lib_TFT__TFT_Write_Char970
; temp end address is: 24 (R6)
; mask end address is: 28 (R7)
;__Lib_TFT.c, 1195 :: 		
0x4416	0xF8986000  LDRB	R6, [R8, #0]
; temp start address is: 24 (R6)
0x441A	0xF1080801  ADD	R8, R8, #1
;__Lib_TFT.c, 1196 :: 		
; mask start address is: 28 (R7)
0x441E	0x2701    MOVS	R7, #1
; pChBitMap end address is: 32 (R8)
; temp end address is: 24 (R6)
; mask end address is: 28 (R7)
;__Lib_TFT.c, 1197 :: 		
0x4420	0xE7FF    B	L___Lib_TFT__TFT_Write_Char174
L___Lib_TFT__TFT_Write_Char970:
;__Lib_TFT.c, 1194 :: 		
;__Lib_TFT.c, 1197 :: 		
L___Lib_TFT__TFT_Write_Char174:
;__Lib_TFT.c, 1199 :: 		
; mask start address is: 28 (R7)
; pChBitMap start address is: 32 (R8)
; temp start address is: 24 (R6)
0x4422	0xEA060107  AND	R1, R6, R7, LSL #0
0x4426	0xB2C9    UXTB	R1, R1
0x4428	0xB331    CBZ	R1, L___Lib_TFT__TFT_Write_Char175
;__Lib_TFT.c, 1200 :: 		
0x442A	0x4952    LDR	R1, [PC, #328]
0x442C	0x8809    LDRH	R1, [R1, #0]
0x442E	0xF88D6004  STRB	R6, [SP, #4]
0x4432	0xF8CD8008  STR	R8, [SP, #8]
0x4436	0xF88D700C  STRB	R7, [SP, #12]
0x443A	0xF88D200D  STRB	R2, [SP, #13]
0x443E	0xF8AD300E  STRH	R3, [SP, #14]
0x4442	0xF88D0010  STRB	R0, [SP, #16]
0x4446	0xF8AD5012  STRH	R5, [SP, #18]
0x444A	0xF88D4014  STRB	R4, [SP, #20]
0x444E	0xB28A    UXTH	R2, R1
0x4450	0xB219    SXTH	R1, R3
0x4452	0xB228    SXTH	R0, R5
0x4454	0xF7FEF94A  BL	_TFT_Dot+0
0x4458	0xF89D4014  LDRB	R4, [SP, #20]
0x445C	0xF8BD5012  LDRH	R5, [SP, #18]
0x4460	0xF89D0010  LDRB	R0, [SP, #16]
0x4464	0xF8BD300E  LDRH	R3, [SP, #14]
0x4468	0xF89D200D  LDRB	R2, [SP, #13]
0x446C	0xF89D700C  LDRB	R7, [SP, #12]
0x4470	0xF8DD8008  LDR	R8, [SP, #8]
0x4474	0xF89D6004  LDRB	R6, [SP, #4]
;__Lib_TFT.c, 1201 :: 		
L___Lib_TFT__TFT_Write_Char175:
;__Lib_TFT.c, 1203 :: 		
0x4478	0x1C6D    ADDS	R5, R5, #1
0x447A	0xB2AD    UXTH	R5, R5
;__Lib_TFT.c, 1204 :: 		
0x447C	0x0079    LSLS	R1, R7, #1
0x447E	0xB2CF    UXTB	R7, R1
;__Lib_TFT.c, 1193 :: 		
0x4480	0x1C64    ADDS	R4, R4, #1
0x4482	0xB2E4    UXTB	R4, R4
;__Lib_TFT.c, 1205 :: 		
; mask end address is: 28 (R7)
; xCnt end address is: 16 (R4)
0x4484	0xE7C4    B	L___Lib_TFT__TFT_Write_Char171
L___Lib_TFT__TFT_Write_Char172:
;__Lib_TFT.c, 1206 :: 		
0x4486	0x1C5B    ADDS	R3, R3, #1
0x4488	0xB29B    UXTH	R3, R3
;__Lib_TFT.c, 1190 :: 		
0x448A	0x1C52    ADDS	R2, R2, #1
0x448C	0xB2D2    UXTB	R2, R2
;__Lib_TFT.c, 1207 :: 		
0x448E	0xB2AC    UXTH	R4, R5
; chWidth end address is: 0 (R0)
; pChBitMap end address is: 32 (R8)
; temp end address is: 24 (R6)
; x end address is: 20 (R5)
; yCnt end address is: 8 (R2)
0x4490	0xE7B6    B	L___Lib_TFT__TFT_Write_Char168
L___Lib_TFT__TFT_Write_Char169:
;__Lib_TFT.c, 1209 :: 		
; x start address is: 16 (R4)
0x4492	0x4934    LDR	R1, [PC, #208]
0x4494	0x7809    LDRB	R1, [R1, #0]
0x4496	0xB919    CBNZ	R1, L___Lib_TFT__TFT_Write_Char176
; y end address is: 12 (R3)
;__Lib_TFT.c, 1210 :: 		
0x4498	0x1C62    ADDS	R2, R4, #1
; x end address is: 16 (R4)
0x449A	0x4935    LDR	R1, [PC, #212]
0x449C	0x800A    STRH	R2, [R1, #0]
0x449E	0xE001    B	L___Lib_TFT__TFT_Write_Char177
L___Lib_TFT__TFT_Write_Char176:
;__Lib_TFT.c, 1212 :: 		
; y start address is: 12 (R3)
0x44A0	0x4931    LDR	R1, [PC, #196]
0x44A2	0x800B    STRH	R3, [R1, #0]
; y end address is: 12 (R3)
L___Lib_TFT__TFT_Write_Char177:
;__Lib_TFT.c, 1213 :: 		
0x44A4	0xE050    B	L___Lib_TFT__TFT_Write_Char178
L___Lib_TFT__TFT_Write_Char167:
;__Lib_TFT.c, 1214 :: 		
; x start address is: 20 (R5)
; temp start address is: 24 (R6)
; chWidth start address is: 0 (R0)
; pChBitMap start address is: 16 (R4)
0x44A6	0x4932    LDR	R1, [PC, #200]
; y start address is: 12 (R3)
0x44A8	0x880B    LDRH	R3, [R1, #0]
;__Lib_TFT.c, 1215 :: 		
; yCnt start address is: 8 (R2)
0x44AA	0x2200    MOVS	R2, #0
; pChBitMap end address is: 16 (R4)
; chWidth end address is: 0 (R0)
; temp end address is: 24 (R6)
; x end address is: 20 (R5)
; y end address is: 12 (R3)
; yCnt end address is: 8 (R2)
L___Lib_TFT__TFT_Write_Char179:
; yCnt start address is: 8 (R2)
; y start address is: 12 (R3)
; pChBitMap start address is: 16 (R4)
; chWidth start address is: 0 (R0)
; temp start address is: 24 (R6)
; x start address is: 20 (R5)
0x44AC	0x492F    LDR	R1, [PC, #188]
0x44AE	0x8809    LDRH	R1, [R1, #0]
0x44B0	0x428A    CMP	R2, R1
0x44B2	0xD246    BCS	L___Lib_TFT__TFT_Write_Char180
; x end address is: 20 (R5)
;__Lib_TFT.c, 1216 :: 		
0x44B4	0x492C    LDR	R1, [PC, #176]
; x start address is: 20 (R5)
0x44B6	0x880D    LDRH	R5, [R1, #0]
;__Lib_TFT.c, 1217 :: 		
; mask start address is: 28 (R7)
0x44B8	0x2700    MOVS	R7, #0
;__Lib_TFT.c, 1218 :: 		
; xCnt start address is: 4 (R1)
0x44BA	0x2100    MOVS	R1, #0
; pChBitMap end address is: 16 (R4)
; xCnt end address is: 4 (R1)
; chWidth end address is: 0 (R0)
; temp end address is: 24 (R6)
; x end address is: 20 (R5)
; mask end address is: 28 (R7)
; y end address is: 12 (R3)
; yCnt end address is: 8 (R2)
0x44BC	0x46A0    MOV	R8, R4
0x44BE	0xB2CC    UXTB	R4, R1
L___Lib_TFT__TFT_Write_Char182:
; xCnt start address is: 16 (R4)
; mask start address is: 28 (R7)
; x start address is: 20 (R5)
; temp start address is: 24 (R6)
; chWidth start address is: 0 (R0)
; pChBitMap start address is: 32 (R8)
; y start address is: 12 (R3)
; yCnt start address is: 8 (R2)
0x44C0	0x4284    CMP	R4, R0
0x44C2	0xD238    BCS	L___Lib_TFT__TFT_Write_Char183
;__Lib_TFT.c, 1219 :: 		
0x44C4	0xB92F    CBNZ	R7, L___Lib_TFT__TFT_Write_Char971
; temp end address is: 24 (R6)
; mask end address is: 28 (R7)
;__Lib_TFT.c, 1220 :: 		
0x44C6	0xF8986000  LDRB	R6, [R8, #0]
; temp start address is: 24 (R6)
0x44CA	0xF1080801  ADD	R8, R8, #1
;__Lib_TFT.c, 1221 :: 		
; mask start address is: 28 (R7)
0x44CE	0x2701    MOVS	R7, #1
; pChBitMap end address is: 32 (R8)
; temp end address is: 24 (R6)
; mask end address is: 28 (R7)
;__Lib_TFT.c, 1222 :: 		
0x44D0	0xE7FF    B	L___Lib_TFT__TFT_Write_Char185
L___Lib_TFT__TFT_Write_Char971:
;__Lib_TFT.c, 1219 :: 		
;__Lib_TFT.c, 1222 :: 		
L___Lib_TFT__TFT_Write_Char185:
;__Lib_TFT.c, 1224 :: 		
; mask start address is: 28 (R7)
; pChBitMap start address is: 32 (R8)
; temp start address is: 24 (R6)
0x44D2	0xEA060107  AND	R1, R6, R7, LSL #0
0x44D6	0xB2C9    UXTB	R1, R1
0x44D8	0xB331    CBZ	R1, L___Lib_TFT__TFT_Write_Char186
;__Lib_TFT.c, 1225 :: 		
0x44DA	0x4926    LDR	R1, [PC, #152]
0x44DC	0x8809    LDRH	R1, [R1, #0]
0x44DE	0xF88D6004  STRB	R6, [SP, #4]
0x44E2	0xF8CD8008  STR	R8, [SP, #8]
0x44E6	0xF88D700C  STRB	R7, [SP, #12]
0x44EA	0xF88D200D  STRB	R2, [SP, #13]
0x44EE	0xF8AD300E  STRH	R3, [SP, #14]
0x44F2	0xF88D0010  STRB	R0, [SP, #16]
0x44F6	0xF8AD5012  STRH	R5, [SP, #18]
0x44FA	0xF88D4014  STRB	R4, [SP, #20]
0x44FE	0xB28A    UXTH	R2, R1
0x4500	0xB229    SXTH	R1, R5
0x4502	0xB218    SXTH	R0, R3
0x4504	0xF7FEF8F2  BL	_TFT_Dot+0
0x4508	0xF89D4014  LDRB	R4, [SP, #20]
0x450C	0xF8BD5012  LDRH	R5, [SP, #18]
0x4510	0xF89D0010  LDRB	R0, [SP, #16]
0x4514	0xF8BD300E  LDRH	R3, [SP, #14]
0x4518	0xF89D200D  LDRB	R2, [SP, #13]
0x451C	0xF89D700C  LDRB	R7, [SP, #12]
0x4520	0xF8DD8008  LDR	R8, [SP, #8]
0x4524	0xF89D6004  LDRB	R6, [SP, #4]
;__Lib_TFT.c, 1226 :: 		
L___Lib_TFT__TFT_Write_Char186:
;__Lib_TFT.c, 1228 :: 		
0x4528	0x1E6D    SUBS	R5, R5, #1
0x452A	0xB2AD    UXTH	R5, R5
;__Lib_TFT.c, 1229 :: 		
0x452C	0x0079    LSLS	R1, R7, #1
0x452E	0xB2CF    UXTB	R7, R1
;__Lib_TFT.c, 1218 :: 		
0x4530	0x1C64    ADDS	R4, R4, #1
0x4532	0xB2E4    UXTB	R4, R4
;__Lib_TFT.c, 1230 :: 		
; mask end address is: 28 (R7)
; xCnt end address is: 16 (R4)
0x4534	0xE7C4    B	L___Lib_TFT__TFT_Write_Char182
L___Lib_TFT__TFT_Write_Char183:
;__Lib_TFT.c, 1232 :: 		
0x4536	0x1C5B    ADDS	R3, R3, #1
0x4538	0xB29B    UXTH	R3, R3
;__Lib_TFT.c, 1215 :: 		
0x453A	0x1C52    ADDS	R2, R2, #1
0x453C	0xB2D2    UXTB	R2, R2
;__Lib_TFT.c, 1233 :: 		
; chWidth end address is: 0 (R0)
; pChBitMap end address is: 32 (R8)
; temp end address is: 24 (R6)
; y end address is: 12 (R3)
; yCnt end address is: 8 (R2)
0x453E	0x4644    MOV	R4, R8
0x4540	0xE7B4    B	L___Lib_TFT__TFT_Write_Char179
L___Lib_TFT__TFT_Write_Char180:
;__Lib_TFT.c, 1236 :: 		
0x4542	0x1E6A    SUBS	R2, R5, #1
; x end address is: 20 (R5)
0x4544	0x4908    LDR	R1, [PC, #32]
0x4546	0x800A    STRH	R2, [R1, #0]
;__Lib_TFT.c, 1237 :: 		
L___Lib_TFT__TFT_Write_Char178:
;__Lib_TFT.c, 1238 :: 		
L_end__TFT_Write_Char:
0x4548	0xF8DDE000  LDR	LR, [SP, #0]
0x454C	0xB006    ADD	SP, SP, #24
0x454E	0x4770    BX	LR
0x4550	0x78B42000  	__Lib_TFT_FontInitialized+0
0x4554	0xD7A60001  	_TFT_defaultFont+0
0x4558	0xC9C22000  	__Lib_TFT__fontFirstChar+0
0x455C	0xCA4E2000  	__Lib_TFT__fontLastChar+0
0x4560	0xCA7C2000  	__Lib_TFT__font+0
0x4564	0xCA5C2000  	__Lib_TFT_FontOrientation+0
0x4568	0xCA6E2000  	__Lib_TFT_y_cord+0
0x456C	0xCA582000  	__Lib_TFT__fontHeight+0
0x4570	0xCA802000  	__Lib_TFT_x_cord+0
0x4574	0xCA5A2000  	__Lib_TFT_FontColor+0
; end of __Lib_TFT__TFT_Write_Char
_DrawLabel:
;ThermalCameraDemo_driver.c, 603 :: 		void DrawLabel(TLabel *ALabel) {
; ALabel start address is: 0 (R0)
0xBCCC	0xB082    SUB	SP, SP, #8
0xBCCE	0xF8CDE000  STR	LR, [SP, #0]
; ALabel end address is: 0 (R0)
; ALabel start address is: 0 (R0)
;ThermalCameraDemo_driver.c, 604 :: 		if (ALabel->Visible != 0) {
0xBCD2	0xF200011B  ADDW	R1, R0, #27
0xBCD6	0x7809    LDRB	R1, [R1, #0]
0xBCD8	0xB379    CBZ	R1, L_DrawLabel22
;ThermalCameraDemo_driver.c, 605 :: 		if (ALabel->VerticalText != 0)
0xBCDA	0xF200011A  ADDW	R1, R0, #26
0xBCDE	0x7809    LDRB	R1, [R1, #0]
0xBCE0	0xB171    CBZ	R1, L_DrawLabel23
;ThermalCameraDemo_driver.c, 606 :: 		TFT_Set_Ext_Font(ALabel->FontName, ALabel->Font_Color, FO_VERTICAL_COLUMN);
0xBCE2	0xF2000118  ADDW	R1, R0, #24
0xBCE6	0x8809    LDRH	R1, [R1, #0]
0xBCE8	0xB28A    UXTH	R2, R1
0xBCEA	0xF2000114  ADDW	R1, R0, #20
0xBCEE	0x6809    LDR	R1, [R1, #0]
0xBCF0	0x9001    STR	R0, [SP, #4]
0xBCF2	0x4608    MOV	R0, R1
0xBCF4	0xB291    UXTH	R1, R2
0xBCF6	0x2202    MOVS	R2, #2
0xBCF8	0xF7FBF806  BL	_TFT_Set_Ext_Font+0
0xBCFC	0x9801    LDR	R0, [SP, #4]
0xBCFE	0xE00D    B	L_DrawLabel24
L_DrawLabel23:
;ThermalCameraDemo_driver.c, 608 :: 		TFT_Set_Ext_Font(ALabel->FontName, ALabel->Font_Color, FO_HORIZONTAL);
0xBD00	0xF2000118  ADDW	R1, R0, #24
0xBD04	0x8809    LDRH	R1, [R1, #0]
0xBD06	0xB28A    UXTH	R2, R1
0xBD08	0xF2000114  ADDW	R1, R0, #20
0xBD0C	0x6809    LDR	R1, [R1, #0]
0xBD0E	0x9001    STR	R0, [SP, #4]
0xBD10	0x4608    MOV	R0, R1
0xBD12	0xB291    UXTH	R1, R2
0xBD14	0x2200    MOVS	R2, #0
0xBD16	0xF7FAFFF7  BL	_TFT_Set_Ext_Font+0
0xBD1A	0x9801    LDR	R0, [SP, #4]
L_DrawLabel24:
;ThermalCameraDemo_driver.c, 609 :: 		TFT_Write_Text(ALabel->Caption, ALabel->Left, ALabel->Top);
0xBD1C	0xF2000108  ADDW	R1, R0, #8
0xBD20	0x8809    LDRH	R1, [R1, #0]
0xBD22	0xB28B    UXTH	R3, R1
0xBD24	0x1D81    ADDS	R1, R0, #6
0xBD26	0x8809    LDRH	R1, [R1, #0]
0xBD28	0xB28A    UXTH	R2, R1
0xBD2A	0xF2000110  ADDW	R1, R0, #16
; ALabel end address is: 0 (R0)
0xBD2E	0x6809    LDR	R1, [R1, #0]
0xBD30	0x4608    MOV	R0, R1
0xBD32	0xB291    UXTH	R1, R2
0xBD34	0xB29A    UXTH	R2, R3
0xBD36	0xF7FBF967  BL	_TFT_Write_Text+0
;ThermalCameraDemo_driver.c, 610 :: 		}
L_DrawLabel22:
;ThermalCameraDemo_driver.c, 611 :: 		}
L_end_DrawLabel:
0xBD3A	0xF8DDE000  LDR	LR, [SP, #0]
0xBD3E	0xB002    ADD	SP, SP, #8
0xBD40	0x4770    BX	LR
; end of _DrawLabel
_DrawBox:
;ThermalCameraDemo_driver.c, 619 :: 		void DrawBox(TBox *ABox) {
; ABox start address is: 0 (R0)
0xBDEC	0xB082    SUB	SP, SP, #8
0xBDEE	0xF8CDE000  STR	LR, [SP, #0]
; ABox end address is: 0 (R0)
; ABox start address is: 0 (R0)
;ThermalCameraDemo_driver.c, 620 :: 		if (ABox->Visible != 0) {
0xBDF2	0xF2000112  ADDW	R1, R0, #18
0xBDF6	0x7809    LDRB	R1, [R1, #0]
0xBDF8	0x2900    CMP	R1, #0
0xBDFA	0xD071    BEQ	L_DrawBox26
;ThermalCameraDemo_driver.c, 621 :: 		if (object_pressed == 1) {
0xBDFC	0x493A    LDR	R1, [PC, #232]
0xBDFE	0x7809    LDRB	R1, [R1, #0]
0xBE00	0x2901    CMP	R1, #1
0xBE02	0xD125    BNE	L_DrawBox27
;ThermalCameraDemo_driver.c, 622 :: 		object_pressed = 0;
0xBE04	0x2200    MOVS	R2, #0
0xBE06	0x4938    LDR	R1, [PC, #224]
0xBE08	0x700A    STRB	R2, [R1, #0]
;ThermalCameraDemo_driver.c, 623 :: 		TFT_Set_Brush(ABox->Transparent, ABox->Press_Color, ABox->Gradient, ABox->Gradient_Orientation, ABox->Gradient_End_Color, ABox->Gradient_Start_Color);
0xBE0A	0xF2000118  ADDW	R1, R0, #24
0xBE0E	0x8809    LDRH	R1, [R1, #0]
0xBE10	0xB28E    UXTH	R6, R1
0xBE12	0xF200011A  ADDW	R1, R0, #26
0xBE16	0x8809    LDRH	R1, [R1, #0]
0xBE18	0xB28D    UXTH	R5, R1
0xBE1A	0xF2000116  ADDW	R1, R0, #22
0xBE1E	0x7809    LDRB	R1, [R1, #0]
0xBE20	0xB2CC    UXTB	R4, R1
0xBE22	0xF2000115  ADDW	R1, R0, #21
0xBE26	0x7809    LDRB	R1, [R1, #0]
0xBE28	0xB2CB    UXTB	R3, R1
0xBE2A	0xF2000120  ADDW	R1, R0, #32
0xBE2E	0x8809    LDRH	R1, [R1, #0]
0xBE30	0xB28A    UXTH	R2, R1
0xBE32	0xF2000114  ADDW	R1, R0, #20
0xBE36	0x7809    LDRB	R1, [R1, #0]
0xBE38	0x9001    STR	R0, [SP, #4]
0xBE3A	0xB2C8    UXTB	R0, R1
0xBE3C	0xB291    UXTH	R1, R2
0xBE3E	0xB2DA    UXTB	R2, R3
0xBE40	0xB2E3    UXTB	R3, R4
0xBE42	0xB440    PUSH	(R6)
0xBE44	0xB420    PUSH	(R5)
0xBE46	0xF7FDFD47  BL	_TFT_Set_Brush+0
0xBE4A	0xB002    ADD	SP, SP, #8
0xBE4C	0x9801    LDR	R0, [SP, #4]
;ThermalCameraDemo_driver.c, 624 :: 		}
0xBE4E	0xE021    B	L_DrawBox28
L_DrawBox27:
;ThermalCameraDemo_driver.c, 626 :: 		TFT_Set_Brush(ABox->Transparent, ABox->Color, ABox->Gradient, ABox->Gradient_Orientation, ABox->Gradient_Start_Color, ABox->Gradient_End_Color);
0xBE50	0xF200011A  ADDW	R1, R0, #26
0xBE54	0x8809    LDRH	R1, [R1, #0]
0xBE56	0xB28E    UXTH	R6, R1
0xBE58	0xF2000118  ADDW	R1, R0, #24
0xBE5C	0x8809    LDRH	R1, [R1, #0]
0xBE5E	0xB28D    UXTH	R5, R1
0xBE60	0xF2000116  ADDW	R1, R0, #22
0xBE64	0x7809    LDRB	R1, [R1, #0]
0xBE66	0xB2CC    UXTB	R4, R1
0xBE68	0xF2000115  ADDW	R1, R0, #21
0xBE6C	0x7809    LDRB	R1, [R1, #0]
0xBE6E	0xB2CB    UXTB	R3, R1
0xBE70	0xF200011C  ADDW	R1, R0, #28
0xBE74	0x8809    LDRH	R1, [R1, #0]
0xBE76	0xB28A    UXTH	R2, R1
0xBE78	0xF2000114  ADDW	R1, R0, #20
0xBE7C	0x7809    LDRB	R1, [R1, #0]
0xBE7E	0x9001    STR	R0, [SP, #4]
0xBE80	0xB2C8    UXTB	R0, R1
0xBE82	0xB291    UXTH	R1, R2
0xBE84	0xB2DA    UXTB	R2, R3
0xBE86	0xB2E3    UXTB	R3, R4
0xBE88	0xB440    PUSH	(R6)
0xBE8A	0xB420    PUSH	(R5)
0xBE8C	0xF7FDFD24  BL	_TFT_Set_Brush+0
0xBE90	0xB002    ADD	SP, SP, #8
0xBE92	0x9801    LDR	R0, [SP, #4]
;ThermalCameraDemo_driver.c, 627 :: 		}
L_DrawBox28:
;ThermalCameraDemo_driver.c, 628 :: 		TFT_Set_Pen(ABox->Pen_Color, ABox->Pen_Width);
0xBE94	0xF200010E  ADDW	R1, R0, #14
0xBE98	0x7809    LDRB	R1, [R1, #0]
0xBE9A	0xB2CA    UXTB	R2, R1
0xBE9C	0xF2000110  ADDW	R1, R0, #16
0xBEA0	0x8809    LDRH	R1, [R1, #0]
0xBEA2	0x9001    STR	R0, [SP, #4]
0xBEA4	0xB288    UXTH	R0, R1
0xBEA6	0xB2D1    UXTB	R1, R2
0xBEA8	0xF7FDFD0A  BL	_TFT_Set_Pen+0
0xBEAC	0x9801    LDR	R0, [SP, #4]
;ThermalCameraDemo_driver.c, 629 :: 		TFT_Rectangle(ABox->Left, ABox->Top, ABox->Left + ABox->Width - 1, ABox->Top + ABox->Height - 1);
0xBEAE	0xF2000108  ADDW	R1, R0, #8
0xBEB2	0x880A    LDRH	R2, [R1, #0]
0xBEB4	0xF200010C  ADDW	R1, R0, #12
0xBEB8	0x8809    LDRH	R1, [R1, #0]
0xBEBA	0x1851    ADDS	R1, R2, R1
0xBEBC	0xB289    UXTH	R1, R1
0xBEBE	0x1E4D    SUBS	R5, R1, #1
0xBEC0	0x1D81    ADDS	R1, R0, #6
0xBEC2	0x880C    LDRH	R4, [R1, #0]
0xBEC4	0xF200010A  ADDW	R1, R0, #10
; ABox end address is: 0 (R0)
0xBEC8	0x8809    LDRH	R1, [R1, #0]
0xBECA	0x1861    ADDS	R1, R4, R1
0xBECC	0xB289    UXTH	R1, R1
0xBECE	0x1E4B    SUBS	R3, R1, #1
0xBED0	0xB212    SXTH	R2, R2
0xBED2	0xB221    SXTH	R1, R4
0xBED4	0xB208    SXTH	R0, R1
0xBED6	0xB211    SXTH	R1, R2
0xBED8	0xB21A    SXTH	R2, R3
0xBEDA	0xB22B    SXTH	R3, R5
0xBEDC	0xF7FAFF5E  BL	_TFT_Rectangle+0
;ThermalCameraDemo_driver.c, 630 :: 		}
L_DrawBox26:
;ThermalCameraDemo_driver.c, 631 :: 		}
L_end_DrawBox:
0xBEE0	0xF8DDE000  LDR	LR, [SP, #0]
0xBEE4	0xB002    ADD	SP, SP, #8
0xBEE6	0x4770    BX	LR
0xBEE8	0x81482000  	_object_pressed+0
; end of _DrawBox
_DrawImage:
;ThermalCameraDemo_driver.c, 613 :: 		void DrawImage(TImage *AImage) {
; AImage start address is: 0 (R0)
0xBDAC	0xB081    SUB	SP, SP, #4
0xBDAE	0xF8CDE000  STR	LR, [SP, #0]
; AImage end address is: 0 (R0)
; AImage start address is: 0 (R0)
;ThermalCameraDemo_driver.c, 614 :: 		if (AImage->Visible != 0) {
0xBDB2	0xF2000114  ADDW	R1, R0, #20
0xBDB6	0x7809    LDRB	R1, [R1, #0]
0xBDB8	0xB199    CBZ	R1, L_DrawImage25
;ThermalCameraDemo_driver.c, 615 :: 		TFT_Ext_Image(AImage->Left, AImage->Top, AImage->Picture_Name, AImage->Picture_Ratio);
0xBDBA	0xF2000117  ADDW	R1, R0, #23
0xBDBE	0x7809    LDRB	R1, [R1, #0]
0xBDC0	0xB2CC    UXTB	R4, R1
0xBDC2	0xF2000110  ADDW	R1, R0, #16
0xBDC6	0x6809    LDR	R1, [R1, #0]
0xBDC8	0x460B    MOV	R3, R1
0xBDCA	0xF2000108  ADDW	R1, R0, #8
0xBDCE	0x8809    LDRH	R1, [R1, #0]
0xBDD0	0xB28A    UXTH	R2, R1
0xBDD2	0x1D81    ADDS	R1, R0, #6
; AImage end address is: 0 (R0)
0xBDD4	0x8809    LDRH	R1, [R1, #0]
0xBDD6	0xB288    UXTH	R0, R1
0xBDD8	0xB291    UXTH	R1, R2
0xBDDA	0x461A    MOV	R2, R3
0xBDDC	0xB2E3    UXTB	R3, R4
0xBDDE	0xF7FBFD4F  BL	_TFT_Ext_Image+0
;ThermalCameraDemo_driver.c, 616 :: 		}
L_DrawImage25:
;ThermalCameraDemo_driver.c, 617 :: 		}
L_end_DrawImage:
0xBDE2	0xF8DDE000  LDR	LR, [SP, #0]
0xBDE6	0xB001    ADD	SP, SP, #4
0xBDE8	0x4770    BX	LR
; end of _DrawImage
_TFT_Ext_Image:
;__Lib_TFT.c, 3858 :: 		
; stretch start address is: 12 (R3)
; image start address is: 8 (R2)
; top start address is: 4 (R1)
; left start address is: 0 (R0)
0x7880	0xB085    SUB	SP, SP, #20
0x7882	0xF8CDE000  STR	LR, [SP, #0]
; stretch end address is: 12 (R3)
; image end address is: 8 (R2)
; top end address is: 4 (R1)
; left end address is: 0 (R0)
; left start address is: 0 (R0)
; top start address is: 4 (R1)
; image start address is: 8 (R2)
; stretch start address is: 12 (R3)
;__Lib_TFT.c, 3863 :: 		
0x7886	0x4C1C    LDR	R4, [PC, #112]
0x7888	0x8824    LDRH	R4, [R4, #0]
0x788A	0x42A0    CMP	R0, R4
0x788C	0xD300    BCC	L_TFT_Ext_Image822
; left end address is: 0 (R0)
; top end address is: 4 (R1)
; image end address is: 8 (R2)
; stretch end address is: 12 (R3)
;__Lib_TFT.c, 3864 :: 		
0x788E	0xE02E    B	L_end_TFT_Ext_Image
L_TFT_Ext_Image822:
;__Lib_TFT.c, 3865 :: 		
; stretch start address is: 12 (R3)
; image start address is: 8 (R2)
; top start address is: 4 (R1)
; left start address is: 0 (R0)
0x7890	0x4C1A    LDR	R4, [PC, #104]
0x7892	0x8824    LDRH	R4, [R4, #0]
0x7894	0x42A1    CMP	R1, R4
0x7896	0xD300    BCC	L_TFT_Ext_Image823
; left end address is: 0 (R0)
; top end address is: 4 (R1)
; image end address is: 8 (R2)
; stretch end address is: 12 (R3)
;__Lib_TFT.c, 3866 :: 		
0x7898	0xE029    B	L_end_TFT_Ext_Image
L_TFT_Ext_Image823:
;__Lib_TFT.c, 3869 :: 		
; stretch start address is: 12 (R3)
; image start address is: 8 (R2)
; top start address is: 4 (R1)
; left start address is: 0 (R0)
0x789A	0xF88D3004  STRB	R3, [SP, #4]
0x789E	0x9202    STR	R2, [SP, #8]
0x78A0	0xF8AD100C  STRH	R1, [SP, #12]
0x78A4	0xF8AD0010  STRH	R0, [SP, #16]
0x78A8	0x210A    MOVS	R1, #10
0x78AA	0x4610    MOV	R0, R2
0x78AC	0xF7FCFE64  BL	__Lib_TFT__TFT_getHeader+0
0x78B0	0xF8BD0010  LDRH	R0, [SP, #16]
0x78B4	0xF8BD100C  LDRH	R1, [SP, #12]
0x78B8	0x9A02    LDR	R2, [SP, #8]
0x78BA	0xF89D3004  LDRB	R3, [SP, #4]
;__Lib_TFT.c, 3870 :: 		
; ptr start address is: 20 (R5)
0x78BE	0x4D10    LDR	R5, [PC, #64]
;__Lib_TFT.c, 3872 :: 		
0x78C0	0x1C6C    ADDS	R4, R5, #1
; ptr end address is: 20 (R5)
0x78C2	0x7824    LDRB	R4, [R4, #0]
; colorDepth start address is: 16 (R4)
;__Lib_TFT.c, 3874 :: 		
0x78C4	0xE00B    B	L_TFT_Ext_Image824
; colorDepth end address is: 16 (R4)
;__Lib_TFT.c, 3875 :: 		
L_TFT_Ext_Image826:
;__Lib_TFT.c, 3876 :: 		
; stretch end address is: 12 (R3)
; image end address is: 8 (R2)
; top end address is: 4 (R1)
; left end address is: 0 (R0)
0x78C6	0xF7FBFE83  BL	__Lib_TFT_TFT_Image1bppE+0
;__Lib_TFT.c, 3877 :: 		
0x78CA	0xE010    B	L_TFT_Ext_Image825
;__Lib_TFT.c, 3878 :: 		
L_TFT_Ext_Image827:
;__Lib_TFT.c, 3879 :: 		
; stretch start address is: 12 (R3)
; image start address is: 8 (R2)
; top start address is: 4 (R1)
; left start address is: 0 (R0)
; stretch end address is: 12 (R3)
; image end address is: 8 (R2)
; top end address is: 4 (R1)
; left end address is: 0 (R0)
0x78CC	0xF7FBFFCA  BL	__Lib_TFT_TFT_Image4bppE+0
;__Lib_TFT.c, 3880 :: 		
0x78D0	0xE00D    B	L_TFT_Ext_Image825
;__Lib_TFT.c, 3881 :: 		
L_TFT_Ext_Image828:
;__Lib_TFT.c, 3882 :: 		
; stretch start address is: 12 (R3)
; image start address is: 8 (R2)
; top start address is: 4 (R1)
; left start address is: 0 (R0)
; stretch end address is: 12 (R3)
; image end address is: 8 (R2)
; top end address is: 4 (R1)
; left end address is: 0 (R0)
0x78D2	0xF7FCF917  BL	__Lib_TFT_TFT_Image8bppE+0
;__Lib_TFT.c, 3883 :: 		
0x78D6	0xE00A    B	L_TFT_Ext_Image825
;__Lib_TFT.c, 3884 :: 		
L_TFT_Ext_Image829:
;__Lib_TFT.c, 3885 :: 		
; stretch start address is: 12 (R3)
; image start address is: 8 (R2)
; top start address is: 4 (R1)
; left start address is: 0 (R0)
; stretch end address is: 12 (R3)
; image end address is: 8 (R2)
; top end address is: 4 (R1)
; left end address is: 0 (R0)
0x78D8	0xF7FBFD38  BL	__Lib_TFT_TFT_Image16bppE+0
;__Lib_TFT.c, 3886 :: 		
0x78DC	0xE007    B	L_TFT_Ext_Image825
;__Lib_TFT.c, 3887 :: 		
L_TFT_Ext_Image824:
; colorDepth start address is: 16 (R4)
; stretch start address is: 12 (R3)
; image start address is: 8 (R2)
; top start address is: 4 (R1)
; left start address is: 0 (R0)
0x78DE	0x2C01    CMP	R4, #1
0x78E0	0xD0F1    BEQ	L_TFT_Ext_Image826
0x78E2	0x2C04    CMP	R4, #4
0x78E4	0xD0F2    BEQ	L_TFT_Ext_Image827
0x78E6	0x2C08    CMP	R4, #8
0x78E8	0xD0F3    BEQ	L_TFT_Ext_Image828
0x78EA	0x2C10    CMP	R4, #16
0x78EC	0xD0F4    BEQ	L_TFT_Ext_Image829
; left end address is: 0 (R0)
; top end address is: 4 (R1)
; image end address is: 8 (R2)
; stretch end address is: 12 (R3)
; colorDepth end address is: 16 (R4)
L_TFT_Ext_Image825:
;__Lib_TFT.c, 3888 :: 		
L_end_TFT_Ext_Image:
0x78EE	0xF8DDE000  LDR	LR, [SP, #0]
0x78F2	0xB005    ADD	SP, SP, #20
0x78F4	0x4770    BX	LR
0x78F6	0xBF00    NOP
0x78F8	0xCA5E2000  	_TFT_DISP_WIDTH+0
0x78FC	0xCA602000  	_TFT_DISP_HEIGHT+0
0x7900	0xCA442000  	__Lib_TFT_headerBuffer+0
; end of _TFT_Ext_Image
__Lib_TFT_TFT_Image1bppE:
;__Lib_TFT.c, 3767 :: 		
; image start address is: 8 (R2)
0x35D0	0xB091    SUB	SP, SP, #68
0x35D2	0xF8CDE000  STR	LR, [SP, #0]
0x35D6	0xF8AD0038  STRH	R0, [SP, #56]
0x35DA	0x4610    MOV	R0, R2
0x35DC	0xF8AD103C  STRH	R1, [SP, #60]
0x35E0	0xF88D3040  STRB	R3, [SP, #64]
; image end address is: 8 (R2)
; image start address is: 0 (R0)
;__Lib_TFT.c, 3780 :: 		
0x35E4	0x4C97    LDR	R4, [PC, #604]
0x35E6	0x9407    STR	R4, [SP, #28]
;__Lib_TFT.c, 3781 :: 		
0x35E8	0xF200040A  ADDW	R4, R0, #10
; image end address is: 0 (R0)
0x35EC	0x9408    STR	R4, [SP, #32]
;__Lib_TFT.c, 3783 :: 		
0x35EE	0x9C07    LDR	R4, [SP, #28]
0x35F0	0x1CA5    ADDS	R5, R4, #2
;__Lib_TFT.c, 3784 :: 		
0x35F2	0x782C    LDRB	R4, [R5, #0]
0x35F4	0xF8AD400A  STRH	R4, [SP, #10]
;__Lib_TFT.c, 3785 :: 		
0x35F8	0x1C6E    ADDS	R6, R5, #1
;__Lib_TFT.c, 3786 :: 		
0x35FA	0x7834    LDRB	R4, [R6, #0]
0x35FC	0x0225    LSLS	R5, R4, #8
0x35FE	0xB2AD    UXTH	R5, R5
0x3600	0xF8BD400A  LDRH	R4, [SP, #10]
0x3604	0x1964    ADDS	R4, R4, R5
0x3606	0xF8AD400A  STRH	R4, [SP, #10]
;__Lib_TFT.c, 3788 :: 		
0x360A	0x1C75    ADDS	R5, R6, #1
;__Lib_TFT.c, 3789 :: 		
0x360C	0x782C    LDRB	R4, [R5, #0]
0x360E	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_TFT.c, 3790 :: 		
0x3612	0x1C6E    ADDS	R6, R5, #1
;__Lib_TFT.c, 3791 :: 		
0x3614	0x7834    LDRB	R4, [R6, #0]
0x3616	0x0225    LSLS	R5, R4, #8
0x3618	0xB2AD    UXTH	R5, R5
0x361A	0xF8BD4008  LDRH	R4, [SP, #8]
0x361E	0x1964    ADDS	R4, R4, R5
0x3620	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_TFT.c, 3793 :: 		
0x3624	0x1C74    ADDS	R4, R6, #1
0x3626	0x9407    STR	R4, [SP, #28]
;__Lib_TFT.c, 3794 :: 		
0x3628	0xF10D0616  ADD	R6, SP, #22
0x362C	0x7824    LDRB	R4, [R4, #0]
0x362E	0x8034    STRH	R4, [R6, #0]
;__Lib_TFT.c, 3795 :: 		
0x3630	0x9C07    LDR	R4, [SP, #28]
0x3632	0x1C64    ADDS	R4, R4, #1
0x3634	0x9407    STR	R4, [SP, #28]
;__Lib_TFT.c, 3796 :: 		
0x3636	0x7824    LDRB	R4, [R4, #0]
0x3638	0x0225    LSLS	R5, R4, #8
0x363A	0xB2AD    UXTH	R5, R5
0x363C	0x8834    LDRH	R4, [R6, #0]
0x363E	0x1964    ADDS	R4, R4, R5
0x3640	0x8034    STRH	R4, [R6, #0]
;__Lib_TFT.c, 3798 :: 		
0x3642	0x9C07    LDR	R4, [SP, #28]
0x3644	0x1C64    ADDS	R4, R4, #1
0x3646	0x9407    STR	R4, [SP, #28]
;__Lib_TFT.c, 3799 :: 		
0x3648	0x1CB5    ADDS	R5, R6, #2
0x364A	0x7824    LDRB	R4, [R4, #0]
0x364C	0x802C    STRH	R4, [R5, #0]
;__Lib_TFT.c, 3800 :: 		
0x364E	0x9C07    LDR	R4, [SP, #28]
0x3650	0x1C64    ADDS	R4, R4, #1
;__Lib_TFT.c, 3801 :: 		
0x3652	0x1CB6    ADDS	R6, R6, #2
0x3654	0x7824    LDRB	R4, [R4, #0]
0x3656	0x0225    LSLS	R5, R4, #8
0x3658	0xB2AD    UXTH	R5, R5
0x365A	0x8834    LDRH	R4, [R6, #0]
0x365C	0x1964    ADDS	R4, R4, R5
0x365E	0x8034    STRH	R4, [R6, #0]
;__Lib_TFT.c, 3803 :: 		
0x3660	0xF8BD5038  LDRH	R5, [SP, #56]
0x3664	0x4C78    LDR	R4, [PC, #480]
0x3666	0x8824    LDRH	R4, [R4, #0]
0x3668	0x1B64    SUB	R4, R4, R5
0x366A	0xF8AD400C  STRH	R4, [SP, #12]
;__Lib_TFT.c, 3804 :: 		
0x366E	0xF8BD503C  LDRH	R5, [SP, #60]
0x3672	0x4C76    LDR	R4, [PC, #472]
0x3674	0x8824    LDRH	R4, [R4, #0]
0x3676	0x1B64    SUB	R4, R4, R5
0x3678	0xF8AD400E  STRH	R4, [SP, #14]
;__Lib_TFT.c, 3806 :: 		
0x367C	0xF8BD4008  LDRH	R4, [SP, #8]
0x3680	0x08E4    LSRS	R4, R4, #3
0x3682	0xB2A4    UXTH	R4, R4
0x3684	0x940D    STR	R4, [SP, #52]
;__Lib_TFT.c, 3807 :: 		
0x3686	0xF8BD4008  LDRH	R4, [SP, #8]
0x368A	0xF0040407  AND	R4, R4, #7
0x368E	0xB2A4    UXTH	R4, R4
0x3690	0xB114    CBZ	R4, L___Lib_TFT_TFT_Image1bppE797
;__Lib_TFT.c, 3808 :: 		
0x3692	0x9C0D    LDR	R4, [SP, #52]
0x3694	0x1C64    ADDS	R4, R4, #1
0x3696	0x940D    STR	R4, [SP, #52]
L___Lib_TFT_TFT_Image1bppE797:
;__Lib_TFT.c, 3810 :: 		
0x3698	0x2500    MOVS	R5, #0
0x369A	0xB26D    SXTB	R5, R5
0x369C	0x4C6C    LDR	R4, [PC, #432]
0x369E	0x6025    STR	R5, [R4, #0]
;__Lib_TFT.c, 3811 :: 		
0x36A0	0x2400    MOVS	R4, #0
0x36A2	0xF8AD4012  STRH	R4, [SP, #18]
L___Lib_TFT_TFT_Image1bppE798:
0x36A6	0xF8BD500A  LDRH	R5, [SP, #10]
0x36AA	0xF8BD4012  LDRH	R4, [SP, #18]
0x36AE	0x42AC    CMP	R4, R5
0x36B0	0xF08080BF  BCS	L___Lib_TFT_TFT_Image1bppE799
;__Lib_TFT.c, 3812 :: 		
0x36B4	0x9C08    LDR	R4, [SP, #32]
0x36B6	0x940C    STR	R4, [SP, #48]
;__Lib_TFT.c, 3813 :: 		
0x36B8	0xF8BD500E  LDRH	R5, [SP, #14]
0x36BC	0xF8BD4012  LDRH	R4, [SP, #18]
0x36C0	0x42AC    CMP	R4, R5
0x36C2	0xF20080B0  BHI	L___Lib_TFT_TFT_Image1bppE1119
0x36C6	0x4C61    LDR	R4, [PC, #388]
0x36C8	0x8825    LDRH	R5, [R4, #0]
0x36CA	0xF8BD403C  LDRH	R4, [SP, #60]
0x36CE	0x42AC    CMP	R4, R5
0x36D0	0xF08080A9  BCS	L___Lib_TFT_TFT_Image1bppE1118
L___Lib_TFT_TFT_Image1bppE1117:
;__Lib_TFT.c, 3814 :: 		
0x36D4	0x2400    MOVS	R4, #0
0x36D6	0xF88D4015  STRB	R4, [SP, #21]
L___Lib_TFT_TFT_Image1bppE804:
0x36DA	0xF89D5040  LDRB	R5, [SP, #64]
0x36DE	0xF89D4015  LDRB	R4, [SP, #21]
0x36E2	0x42AC    CMP	R4, R5
0x36E4	0xF080809F  BCS	L___Lib_TFT_TFT_Image1bppE805
;__Lib_TFT.c, 3815 :: 		
0x36E8	0x9C0C    LDR	R4, [SP, #48]
0x36EA	0x9408    STR	R4, [SP, #32]
;__Lib_TFT.c, 3816 :: 		
0x36EC	0xF003FB4E  BL	__Lib_TFT_Is_SSD1963_Set+0
0x36F0	0xB198    CBZ	R0, L___Lib_TFT_TFT_Image1bppE807
;__Lib_TFT.c, 3817 :: 		
0x36F2	0xF89D5040  LDRB	R5, [SP, #64]
0x36F6	0xF8BD4008  LDRH	R4, [SP, #8]
0x36FA	0x4365    MULS	R5, R4, R5
0x36FC	0xB2AD    UXTH	R5, R5
0x36FE	0xF8BD4038  LDRH	R4, [SP, #56]
0x3702	0x1964    ADDS	R4, R4, R5
0x3704	0xF8BD303C  LDRH	R3, [SP, #60]
0x3708	0xB2A2    UXTH	R2, R4
0x370A	0xF8BD103C  LDRH	R1, [SP, #60]
0x370E	0xF8BD0038  LDRH	R0, [SP, #56]
0x3712	0x4C50    LDR	R4, [PC, #320]
0x3714	0x6824    LDR	R4, [R4, #0]
0x3716	0x47A0    BLX	R4
0x3718	0xE006    B	L___Lib_TFT_TFT_Image1bppE808
L___Lib_TFT_TFT_Image1bppE807:
;__Lib_TFT.c, 3819 :: 		
0x371A	0xF8BD103C  LDRH	R1, [SP, #60]
0x371E	0xF8BD0038  LDRH	R0, [SP, #56]
0x3722	0x4C4D    LDR	R4, [PC, #308]
0x3724	0x6824    LDR	R4, [R4, #0]
0x3726	0x47A0    BLX	R4
L___Lib_TFT_TFT_Image1bppE808:
;__Lib_TFT.c, 3820 :: 		
0x3728	0x2400    MOVS	R4, #0
0x372A	0xF88D401A  STRB	R4, [SP, #26]
;__Lib_TFT.c, 3821 :: 		
0x372E	0x9C0D    LDR	R4, [SP, #52]
0x3730	0x9409    STR	R4, [SP, #36]
;__Lib_TFT.c, 3822 :: 		
0x3732	0x2400    MOVS	R4, #0
0x3734	0x940A    STR	R4, [SP, #40]
;__Lib_TFT.c, 3823 :: 		
L___Lib_TFT_TFT_Image1bppE809:
0x3736	0x9C09    LDR	R4, [SP, #36]
0x3738	0x2C00    CMP	R4, #0
0x373A	0xF2408069  BLS	L___Lib_TFT_TFT_Image1bppE810
;__Lib_TFT.c, 3824 :: 		
0x373E	0xAC0B    ADD	R4, SP, #44
0x3740	0x4622    MOV	R2, R4
0x3742	0x9909    LDR	R1, [SP, #36]
0x3744	0x9808    LDR	R0, [SP, #32]
0x3746	0x4C45    LDR	R4, [PC, #276]
0x3748	0x6824    LDR	R4, [R4, #0]
0x374A	0x47A0    BLX	R4
0x374C	0x9007    STR	R0, [SP, #28]
;__Lib_TFT.c, 3825 :: 		
0x374E	0x9D0B    LDR	R5, [SP, #44]
0x3750	0x9C08    LDR	R4, [SP, #32]
0x3752	0x1964    ADDS	R4, R4, R5
0x3754	0x9408    STR	R4, [SP, #32]
;__Lib_TFT.c, 3826 :: 		
0x3756	0x9D0B    LDR	R5, [SP, #44]
0x3758	0x9C09    LDR	R4, [SP, #36]
0x375A	0x1B64    SUB	R4, R4, R5
0x375C	0x9409    STR	R4, [SP, #36]
;__Lib_TFT.c, 3827 :: 		
0x375E	0x9C0B    LDR	R4, [SP, #44]
0x3760	0x00E4    LSLS	R4, R4, #3
0x3762	0x940B    STR	R4, [SP, #44]
;__Lib_TFT.c, 3828 :: 		
0x3764	0x2400    MOVS	R4, #0
0x3766	0xF8AD4010  STRH	R4, [SP, #16]
L___Lib_TFT_TFT_Image1bppE811:
0x376A	0x9D0B    LDR	R5, [SP, #44]
0x376C	0xF8BD4010  LDRH	R4, [SP, #16]
0x3770	0x42AC    CMP	R4, R5
0x3772	0xD24C    BCS	L___Lib_TFT_TFT_Image1bppE812
;__Lib_TFT.c, 3829 :: 		
0x3774	0xF8BD5008  LDRH	R5, [SP, #8]
0x3778	0x9C0A    LDR	R4, [SP, #40]
0x377A	0x42AC    CMP	R4, R5
0x377C	0xD900    BLS	L___Lib_TFT_TFT_Image1bppE814
;__Lib_TFT.c, 3830 :: 		
0x377E	0xE046    B	L___Lib_TFT_TFT_Image1bppE812
L___Lib_TFT_TFT_Image1bppE814:
;__Lib_TFT.c, 3832 :: 		
0x3780	0xF89D401A  LDRB	R4, [SP, #26]
0x3784	0xB94C    CBNZ	R4, L___Lib_TFT_TFT_Image1bppE815
;__Lib_TFT.c, 3833 :: 		
0x3786	0x9C07    LDR	R4, [SP, #28]
0x3788	0x7824    LDRB	R4, [R4, #0]
0x378A	0xF88D4006  STRB	R4, [SP, #6]
;__Lib_TFT.c, 3834 :: 		
0x378E	0x9C07    LDR	R4, [SP, #28]
0x3790	0x1C64    ADDS	R4, R4, #1
0x3792	0x9407    STR	R4, [SP, #28]
;__Lib_TFT.c, 3835 :: 		
0x3794	0x2480    MOVS	R4, #128
0x3796	0xF88D401A  STRB	R4, [SP, #26]
;__Lib_TFT.c, 3836 :: 		
L___Lib_TFT_TFT_Image1bppE815:
;__Lib_TFT.c, 3838 :: 		
0x379A	0xF89D5006  LDRB	R5, [SP, #6]
0x379E	0xF89D401A  LDRB	R4, [SP, #26]
0x37A2	0x402C    ANDS	R4, R5
0x37A4	0xB2E4    UXTB	R4, R4
0x37A6	0xB134    CBZ	R4, L___Lib_TFT_TFT_Image1bppE816
;__Lib_TFT.c, 3839 :: 		
0x37A8	0xF10D0416  ADD	R4, SP, #22
0x37AC	0x1CA4    ADDS	R4, R4, #2
0x37AE	0x8824    LDRH	R4, [R4, #0]
0x37B0	0xF8AD4004  STRH	R4, [SP, #4]
;__Lib_TFT.c, 3840 :: 		
0x37B4	0xE004    B	L___Lib_TFT_TFT_Image1bppE817
L___Lib_TFT_TFT_Image1bppE816:
;__Lib_TFT.c, 3841 :: 		
0x37B6	0xF10D0416  ADD	R4, SP, #22
0x37BA	0x8824    LDRH	R4, [R4, #0]
0x37BC	0xF8AD4004  STRH	R4, [SP, #4]
;__Lib_TFT.c, 3842 :: 		
L___Lib_TFT_TFT_Image1bppE817:
;__Lib_TFT.c, 3844 :: 		
0x37C0	0x9D0A    LDR	R5, [SP, #40]
0x37C2	0x9C0A    LDR	R4, [SP, #40]
0x37C4	0x1C64    ADDS	R4, R4, #1
0x37C6	0x940A    STR	R4, [SP, #40]
0x37C8	0xF8BD400C  LDRH	R4, [SP, #12]
0x37CC	0x42A5    CMP	R5, R4
0x37CE	0xD813    BHI	L___Lib_TFT_TFT_Image1bppE818
;__Lib_TFT.c, 3845 :: 		
0x37D0	0x2400    MOVS	R4, #0
0x37D2	0xF88D4014  STRB	R4, [SP, #20]
L___Lib_TFT_TFT_Image1bppE819:
0x37D6	0xF89D5040  LDRB	R5, [SP, #64]
0x37DA	0xF89D4014  LDRB	R4, [SP, #20]
0x37DE	0x42AC    CMP	R4, R5
0x37E0	0xD20A    BCS	L___Lib_TFT_TFT_Image1bppE820
;__Lib_TFT.c, 3846 :: 		
0x37E2	0xF8BD0004  LDRH	R0, [SP, #4]
0x37E6	0x4C1E    LDR	R4, [PC, #120]
0x37E8	0x6824    LDR	R4, [R4, #0]
0x37EA	0x47A0    BLX	R4
;__Lib_TFT.c, 3845 :: 		
0x37EC	0xF89D4014  LDRB	R4, [SP, #20]
0x37F0	0x1C64    ADDS	R4, R4, #1
0x37F2	0xF88D4014  STRB	R4, [SP, #20]
;__Lib_TFT.c, 3847 :: 		
0x37F6	0xE7EE    B	L___Lib_TFT_TFT_Image1bppE819
L___Lib_TFT_TFT_Image1bppE820:
L___Lib_TFT_TFT_Image1bppE818:
;__Lib_TFT.c, 3849 :: 		
0x37F8	0xF89D401A  LDRB	R4, [SP, #26]
0x37FC	0x0864    LSRS	R4, R4, #1
0x37FE	0xF88D401A  STRB	R4, [SP, #26]
;__Lib_TFT.c, 3828 :: 		
0x3802	0xF8BD4010  LDRH	R4, [SP, #16]
0x3806	0x1C64    ADDS	R4, R4, #1
0x3808	0xF8AD4010  STRH	R4, [SP, #16]
;__Lib_TFT.c, 3850 :: 		
0x380C	0xE7AD    B	L___Lib_TFT_TFT_Image1bppE811
L___Lib_TFT_TFT_Image1bppE812:
;__Lib_TFT.c, 3851 :: 		
0x380E	0xE792    B	L___Lib_TFT_TFT_Image1bppE809
L___Lib_TFT_TFT_Image1bppE810:
;__Lib_TFT.c, 3852 :: 		
0x3810	0xF8BD403C  LDRH	R4, [SP, #60]
0x3814	0x1C64    ADDS	R4, R4, #1
0x3816	0xF8AD403C  STRH	R4, [SP, #60]
;__Lib_TFT.c, 3814 :: 		
0x381A	0xF89D4015  LDRB	R4, [SP, #21]
0x381E	0x1C64    ADDS	R4, R4, #1
0x3820	0xF88D4015  STRB	R4, [SP, #21]
;__Lib_TFT.c, 3853 :: 		
0x3824	0xE759    B	L___Lib_TFT_TFT_Image1bppE804
L___Lib_TFT_TFT_Image1bppE805:
;__Lib_TFT.c, 3813 :: 		
L___Lib_TFT_TFT_Image1bppE1119:
L___Lib_TFT_TFT_Image1bppE1118:
;__Lib_TFT.c, 3811 :: 		
0x3826	0xF8BD4012  LDRH	R4, [SP, #18]
0x382A	0x1C64    ADDS	R4, R4, #1
0x382C	0xF8AD4012  STRH	R4, [SP, #18]
;__Lib_TFT.c, 3854 :: 		
0x3830	0xE739    B	L___Lib_TFT_TFT_Image1bppE798
L___Lib_TFT_TFT_Image1bppE799:
;__Lib_TFT.c, 3855 :: 		
0x3832	0x2501    MOVS	R5, #1
0x3834	0xB26D    SXTB	R5, R5
0x3836	0x4C06    LDR	R4, [PC, #24]
0x3838	0x6025    STR	R5, [R4, #0]
;__Lib_TFT.c, 3856 :: 		
L_end_TFT_Image1bppE:
0x383A	0xF8DDE000  LDR	LR, [SP, #0]
0x383E	0xB011    ADD	SP, SP, #68
0x3840	0x4770    BX	LR
0x3842	0xBF00    NOP
0x3844	0xCA442000  	__Lib_TFT_headerBuffer+0
0x3848	0xCA5E2000  	_TFT_DISP_WIDTH+0
0x384C	0xCA602000  	_TFT_DISP_HEIGHT+0
0x3850	0x82B04242  	TFT_CS+0
0x3854	0xCA702000  	_TFT_SSD1963_Set_Address_Ptr+0
0x3858	0xCA742000  	_TFT_Set_Address_Ptr+0
0x385C	0xCA502000  	_TFT_Get_Ext_Data_Ptr+0
0x3860	0xCA782000  	_TFT_Write_Data_Ptr+0
; end of __Lib_TFT_TFT_Image1bppE
__Lib_TFT_TFT_Image4bppE:
;__Lib_TFT.c, 3675 :: 		
; image start address is: 8 (R2)
0x3864	0xB099    SUB	SP, SP, #100
0x3866	0xF8CDE000  STR	LR, [SP, #0]
0x386A	0xF8AD0058  STRH	R0, [SP, #88]
0x386E	0xF8AD105C  STRH	R1, [SP, #92]
0x3872	0xF88D3060  STRB	R3, [SP, #96]
; image end address is: 8 (R2)
; image start address is: 8 (R2)
;__Lib_TFT.c, 3686 :: 		
0x3876	0x4C9B    LDR	R4, [PC, #620]
0x3878	0x940E    STR	R4, [SP, #56]
;__Lib_TFT.c, 3687 :: 		
0x387A	0x1D94    ADDS	R4, R2, #6
; image end address is: 8 (R2)
0x387C	0x9410    STR	R4, [SP, #64]
;__Lib_TFT.c, 3689 :: 		
0x387E	0x9C0E    LDR	R4, [SP, #56]
0x3880	0x1CA5    ADDS	R5, R4, #2
;__Lib_TFT.c, 3690 :: 		
0x3882	0x782C    LDRB	R4, [R5, #0]
0x3884	0xF8AD4006  STRH	R4, [SP, #6]
;__Lib_TFT.c, 3691 :: 		
0x3888	0x1C6E    ADDS	R6, R5, #1
;__Lib_TFT.c, 3692 :: 		
0x388A	0x7834    LDRB	R4, [R6, #0]
0x388C	0x0225    LSLS	R5, R4, #8
0x388E	0xB2AD    UXTH	R5, R5
0x3890	0xF8BD4006  LDRH	R4, [SP, #6]
0x3894	0x1964    ADDS	R4, R4, R5
0x3896	0xF8AD4006  STRH	R4, [SP, #6]
;__Lib_TFT.c, 3694 :: 		
0x389A	0x1C75    ADDS	R5, R6, #1
;__Lib_TFT.c, 3695 :: 		
0x389C	0x782C    LDRB	R4, [R5, #0]
0x389E	0xF8AD4004  STRH	R4, [SP, #4]
;__Lib_TFT.c, 3696 :: 		
0x38A2	0x1C6C    ADDS	R4, R5, #1
;__Lib_TFT.c, 3697 :: 		
0x38A4	0x7824    LDRB	R4, [R4, #0]
0x38A6	0x0225    LSLS	R5, R4, #8
0x38A8	0xB2AD    UXTH	R5, R5
0x38AA	0xF8BD4004  LDRH	R4, [SP, #4]
0x38AE	0x1964    ADDS	R4, R4, R5
0x38B0	0xF8AD4004  STRH	R4, [SP, #4]
;__Lib_TFT.c, 3701 :: 		
0x38B4	0xF8BD5058  LDRH	R5, [SP, #88]
0x38B8	0x4C8B    LDR	R4, [PC, #556]
0x38BA	0x8824    LDRH	R4, [R4, #0]
0x38BC	0x1B64    SUB	R4, R4, R5
0x38BE	0xF8AD400E  STRH	R4, [SP, #14]
;__Lib_TFT.c, 3702 :: 		
0x38C2	0xF8BD505C  LDRH	R5, [SP, #92]
0x38C6	0x4C89    LDR	R4, [PC, #548]
0x38C8	0x8824    LDRH	R4, [R4, #0]
0x38CA	0x1B64    SUB	R4, R4, R5
0x38CC	0xF8AD4010  STRH	R4, [SP, #16]
;__Lib_TFT.c, 3705 :: 		
0x38D0	0x2420    MOVS	R4, #32
0x38D2	0x9412    STR	R4, [SP, #72]
;__Lib_TFT.c, 3706 :: 		
0x38D4	0xF10D0416  ADD	R4, SP, #22
0x38D8	0x940F    STR	R4, [SP, #60]
;__Lib_TFT.c, 3707 :: 		
L___Lib_TFT_TFT_Image4bppE768:
0x38DA	0x9C12    LDR	R4, [SP, #72]
0x38DC	0x2C00    CMP	R4, #0
0x38DE	0xD924    BLS	L___Lib_TFT_TFT_Image4bppE769
;__Lib_TFT.c, 3708 :: 		
0x38E0	0xAC13    ADD	R4, SP, #76
0x38E2	0x4622    MOV	R2, R4
0x38E4	0x9912    LDR	R1, [SP, #72]
0x38E6	0x9810    LDR	R0, [SP, #64]
0x38E8	0x4C81    LDR	R4, [PC, #516]
0x38EA	0x6824    LDR	R4, [R4, #0]
0x38EC	0x47A0    BLX	R4
0x38EE	0x900E    STR	R0, [SP, #56]
;__Lib_TFT.c, 3710 :: 		
0x38F0	0x2400    MOVS	R4, #0
0x38F2	0x9414    STR	R4, [SP, #80]
L___Lib_TFT_TFT_Image4bppE770:
0x38F4	0x9D13    LDR	R5, [SP, #76]
0x38F6	0x9C14    LDR	R4, [SP, #80]
0x38F8	0x42AC    CMP	R4, R5
0x38FA	0xD20D    BCS	L___Lib_TFT_TFT_Image4bppE771
;__Lib_TFT.c, 3711 :: 		
0x38FC	0x9C0E    LDR	R4, [SP, #56]
0x38FE	0x7825    LDRB	R5, [R4, #0]
0x3900	0x9C0F    LDR	R4, [SP, #60]
0x3902	0x7025    STRB	R5, [R4, #0]
;__Lib_TFT.c, 3712 :: 		
0x3904	0x9C0E    LDR	R4, [SP, #56]
0x3906	0x1C64    ADDS	R4, R4, #1
0x3908	0x940E    STR	R4, [SP, #56]
0x390A	0x9C0F    LDR	R4, [SP, #60]
0x390C	0x1C64    ADDS	R4, R4, #1
0x390E	0x940F    STR	R4, [SP, #60]
;__Lib_TFT.c, 3710 :: 		
0x3910	0x9C14    LDR	R4, [SP, #80]
0x3912	0x1C64    ADDS	R4, R4, #1
0x3914	0x9414    STR	R4, [SP, #80]
;__Lib_TFT.c, 3713 :: 		
0x3916	0xE7ED    B	L___Lib_TFT_TFT_Image4bppE770
L___Lib_TFT_TFT_Image4bppE771:
;__Lib_TFT.c, 3715 :: 		
0x3918	0x9D13    LDR	R5, [SP, #76]
0x391A	0x9C12    LDR	R4, [SP, #72]
0x391C	0x1B64    SUB	R4, R4, R5
0x391E	0x9412    STR	R4, [SP, #72]
;__Lib_TFT.c, 3716 :: 		
0x3920	0x9D13    LDR	R5, [SP, #76]
0x3922	0x9C10    LDR	R4, [SP, #64]
0x3924	0x1964    ADDS	R4, R4, R5
0x3926	0x9410    STR	R4, [SP, #64]
;__Lib_TFT.c, 3717 :: 		
0x3928	0xE7D7    B	L___Lib_TFT_TFT_Image4bppE768
L___Lib_TFT_TFT_Image4bppE769:
;__Lib_TFT.c, 3719 :: 		
0x392A	0xF8BD4004  LDRH	R4, [SP, #4]
0x392E	0x0864    LSRS	R4, R4, #1
0x3930	0xB2A4    UXTH	R4, R4
0x3932	0x9415    STR	R4, [SP, #84]
;__Lib_TFT.c, 3720 :: 		
0x3934	0x9C15    LDR	R4, [SP, #84]
0x3936	0xF0040401  AND	R4, R4, #1
0x393A	0xB114    CBZ	R4, L___Lib_TFT_TFT_Image4bppE773
;__Lib_TFT.c, 3721 :: 		
0x393C	0x9C15    LDR	R4, [SP, #84]
0x393E	0x1C64    ADDS	R4, R4, #1
0x3940	0x9415    STR	R4, [SP, #84]
L___Lib_TFT_TFT_Image4bppE773:
;__Lib_TFT.c, 3722 :: 		
0x3942	0x2500    MOVS	R5, #0
0x3944	0xB26D    SXTB	R5, R5
0x3946	0x4C6B    LDR	R4, [PC, #428]
0x3948	0x6025    STR	R5, [R4, #0]
;__Lib_TFT.c, 3724 :: 		
0x394A	0x2400    MOVS	R4, #0
0x394C	0xF8AD400C  STRH	R4, [SP, #12]
L___Lib_TFT_TFT_Image4bppE774:
0x3950	0xF8BD5006  LDRH	R5, [SP, #6]
0x3954	0xF8BD400C  LDRH	R4, [SP, #12]
0x3958	0x42AC    CMP	R4, R5
0x395A	0xF08080BA  BCS	L___Lib_TFT_TFT_Image4bppE775
;__Lib_TFT.c, 3725 :: 		
0x395E	0x9C10    LDR	R4, [SP, #64]
0x3960	0x9414    STR	R4, [SP, #80]
;__Lib_TFT.c, 3726 :: 		
0x3962	0xF8BD5010  LDRH	R5, [SP, #16]
0x3966	0xF8BD400C  LDRH	R4, [SP, #12]
0x396A	0x42AC    CMP	R4, R5
0x396C	0xF20080AB  BHI	L___Lib_TFT_TFT_Image4bppE1116
0x3970	0x4C5E    LDR	R4, [PC, #376]
0x3972	0x8825    LDRH	R5, [R4, #0]
0x3974	0xF8BD405C  LDRH	R4, [SP, #92]
0x3978	0x42AC    CMP	R4, R5
0x397A	0xF08080A4  BCS	L___Lib_TFT_TFT_Image4bppE1115
L___Lib_TFT_TFT_Image4bppE1114:
;__Lib_TFT.c, 3727 :: 		
0x397E	0x2400    MOVS	R4, #0
0x3980	0xF88D4014  STRB	R4, [SP, #20]
L___Lib_TFT_TFT_Image4bppE780:
0x3984	0xF89D5060  LDRB	R5, [SP, #96]
0x3988	0xF89D4014  LDRB	R4, [SP, #20]
0x398C	0x42AC    CMP	R4, R5
0x398E	0xF080809A  BCS	L___Lib_TFT_TFT_Image4bppE781
;__Lib_TFT.c, 3728 :: 		
0x3992	0x9C14    LDR	R4, [SP, #80]
0x3994	0x9410    STR	R4, [SP, #64]
;__Lib_TFT.c, 3729 :: 		
0x3996	0xF003F9F9  BL	__Lib_TFT_Is_SSD1963_Set+0
0x399A	0xB198    CBZ	R0, L___Lib_TFT_TFT_Image4bppE783
;__Lib_TFT.c, 3730 :: 		
0x399C	0xF89D5060  LDRB	R5, [SP, #96]
0x39A0	0xF8BD4004  LDRH	R4, [SP, #4]
0x39A4	0x4365    MULS	R5, R4, R5
0x39A6	0xB2AD    UXTH	R5, R5
0x39A8	0xF8BD4058  LDRH	R4, [SP, #88]
0x39AC	0x1964    ADDS	R4, R4, R5
0x39AE	0xF8BD305C  LDRH	R3, [SP, #92]
0x39B2	0xB2A2    UXTH	R2, R4
0x39B4	0xF8BD105C  LDRH	R1, [SP, #92]
0x39B8	0xF8BD0058  LDRH	R0, [SP, #88]
0x39BC	0x4C4E    LDR	R4, [PC, #312]
0x39BE	0x6824    LDR	R4, [R4, #0]
0x39C0	0x47A0    BLX	R4
0x39C2	0xE006    B	L___Lib_TFT_TFT_Image4bppE784
L___Lib_TFT_TFT_Image4bppE783:
;__Lib_TFT.c, 3732 :: 		
0x39C4	0xF8BD105C  LDRH	R1, [SP, #92]
0x39C8	0xF8BD0058  LDRH	R0, [SP, #88]
0x39CC	0x4C4B    LDR	R4, [PC, #300]
0x39CE	0x6824    LDR	R4, [R4, #0]
0x39D0	0x47A0    BLX	R4
L___Lib_TFT_TFT_Image4bppE784:
;__Lib_TFT.c, 3733 :: 		
0x39D2	0x9C15    LDR	R4, [SP, #84]
0x39D4	0x9411    STR	R4, [SP, #68]
;__Lib_TFT.c, 3734 :: 		
0x39D6	0x2400    MOVS	R4, #0
0x39D8	0x9412    STR	R4, [SP, #72]
;__Lib_TFT.c, 3735 :: 		
L___Lib_TFT_TFT_Image4bppE785:
0x39DA	0x9C11    LDR	R4, [SP, #68]
0x39DC	0x2C00    CMP	R4, #0
0x39DE	0xF2408067  BLS	L___Lib_TFT_TFT_Image4bppE786
;__Lib_TFT.c, 3736 :: 		
0x39E2	0xAC13    ADD	R4, SP, #76
0x39E4	0x4622    MOV	R2, R4
0x39E6	0x9911    LDR	R1, [SP, #68]
0x39E8	0x9810    LDR	R0, [SP, #64]
0x39EA	0x4C41    LDR	R4, [PC, #260]
0x39EC	0x6824    LDR	R4, [R4, #0]
0x39EE	0x47A0    BLX	R4
0x39F0	0x900E    STR	R0, [SP, #56]
;__Lib_TFT.c, 3737 :: 		
0x39F2	0x9D13    LDR	R5, [SP, #76]
0x39F4	0x9C10    LDR	R4, [SP, #64]
0x39F6	0x1964    ADDS	R4, R4, R5
0x39F8	0x9410    STR	R4, [SP, #64]
;__Lib_TFT.c, 3738 :: 		
0x39FA	0x9D13    LDR	R5, [SP, #76]
0x39FC	0x9C11    LDR	R4, [SP, #68]
0x39FE	0x1B64    SUB	R4, R4, R5
0x3A00	0x9411    STR	R4, [SP, #68]
;__Lib_TFT.c, 3739 :: 		
0x3A02	0x9C13    LDR	R4, [SP, #76]
0x3A04	0x0064    LSLS	R4, R4, #1
0x3A06	0x9413    STR	R4, [SP, #76]
;__Lib_TFT.c, 3740 :: 		
0x3A08	0x2400    MOVS	R4, #0
0x3A0A	0xF8AD400A  STRH	R4, [SP, #10]
L___Lib_TFT_TFT_Image4bppE787:
0x3A0E	0x9D13    LDR	R5, [SP, #76]
0x3A10	0xF8BD400A  LDRH	R4, [SP, #10]
0x3A14	0x42AC    CMP	R4, R5
0x3A16	0xD24A    BCS	L___Lib_TFT_TFT_Image4bppE788
;__Lib_TFT.c, 3741 :: 		
0x3A18	0xF8BD5004  LDRH	R5, [SP, #4]
0x3A1C	0x9C12    LDR	R4, [SP, #72]
0x3A1E	0x42AC    CMP	R4, R5
0x3A20	0xD900    BLS	L___Lib_TFT_TFT_Image4bppE790
;__Lib_TFT.c, 3742 :: 		
0x3A22	0xE044    B	L___Lib_TFT_TFT_Image4bppE788
L___Lib_TFT_TFT_Image4bppE790:
;__Lib_TFT.c, 3744 :: 		
0x3A24	0xF8BD400A  LDRH	R4, [SP, #10]
0x3A28	0xF0040401  AND	R4, R4, #1
0x3A2C	0xB2A4    UXTH	R4, R4
0x3A2E	0xB164    CBZ	R4, L___Lib_TFT_TFT_Image4bppE791
;__Lib_TFT.c, 3746 :: 		
0x3A30	0xF89D4012  LDRB	R4, [SP, #18]
0x3A34	0xF004040F  AND	R4, R4, #15
0x3A38	0xB2E4    UXTB	R4, R4
0x3A3A	0xF10D0516  ADD	R5, SP, #22
0x3A3E	0x0064    LSLS	R4, R4, #1
0x3A40	0x192C    ADDS	R4, R5, R4
0x3A42	0x8824    LDRH	R4, [R4, #0]
0x3A44	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_TFT.c, 3747 :: 		
0x3A48	0xE00F    B	L___Lib_TFT_TFT_Image4bppE792
L___Lib_TFT_TFT_Image4bppE791:
;__Lib_TFT.c, 3748 :: 		
0x3A4A	0x9C0E    LDR	R4, [SP, #56]
0x3A4C	0x7825    LDRB	R5, [R4, #0]
0x3A4E	0xF88D5012  STRB	R5, [SP, #18]
;__Lib_TFT.c, 3749 :: 		
0x3A52	0x9C0E    LDR	R4, [SP, #56]
0x3A54	0x1C64    ADDS	R4, R4, #1
0x3A56	0x940E    STR	R4, [SP, #56]
;__Lib_TFT.c, 3751 :: 		
0x3A58	0x092C    LSRS	R4, R5, #4
0x3A5A	0xB2E4    UXTB	R4, R4
0x3A5C	0xF10D0516  ADD	R5, SP, #22
0x3A60	0x0064    LSLS	R4, R4, #1
0x3A62	0x192C    ADDS	R4, R5, R4
0x3A64	0x8824    LDRH	R4, [R4, #0]
0x3A66	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_TFT.c, 3752 :: 		
L___Lib_TFT_TFT_Image4bppE792:
;__Lib_TFT.c, 3755 :: 		
0x3A6A	0x9D12    LDR	R5, [SP, #72]
0x3A6C	0x9C12    LDR	R4, [SP, #72]
0x3A6E	0x1C64    ADDS	R4, R4, #1
0x3A70	0x9412    STR	R4, [SP, #72]
0x3A72	0xF8BD400E  LDRH	R4, [SP, #14]
0x3A76	0x42A5    CMP	R5, R4
0x3A78	0xD813    BHI	L___Lib_TFT_TFT_Image4bppE793
;__Lib_TFT.c, 3756 :: 		
0x3A7A	0x2400    MOVS	R4, #0
0x3A7C	0xF88D4013  STRB	R4, [SP, #19]
L___Lib_TFT_TFT_Image4bppE794:
0x3A80	0xF89D5060  LDRB	R5, [SP, #96]
0x3A84	0xF89D4013  LDRB	R4, [SP, #19]
0x3A88	0x42AC    CMP	R4, R5
0x3A8A	0xD20A    BCS	L___Lib_TFT_TFT_Image4bppE795
;__Lib_TFT.c, 3757 :: 		
0x3A8C	0xF8BD0008  LDRH	R0, [SP, #8]
0x3A90	0x4C1B    LDR	R4, [PC, #108]
0x3A92	0x6824    LDR	R4, [R4, #0]
0x3A94	0x47A0    BLX	R4
;__Lib_TFT.c, 3756 :: 		
0x3A96	0xF89D4013  LDRB	R4, [SP, #19]
0x3A9A	0x1C64    ADDS	R4, R4, #1
0x3A9C	0xF88D4013  STRB	R4, [SP, #19]
;__Lib_TFT.c, 3758 :: 		
0x3AA0	0xE7EE    B	L___Lib_TFT_TFT_Image4bppE794
L___Lib_TFT_TFT_Image4bppE795:
L___Lib_TFT_TFT_Image4bppE793:
;__Lib_TFT.c, 3740 :: 		
0x3AA2	0xF8BD400A  LDRH	R4, [SP, #10]
0x3AA6	0x1C64    ADDS	R4, R4, #1
0x3AA8	0xF8AD400A  STRH	R4, [SP, #10]
;__Lib_TFT.c, 3759 :: 		
0x3AAC	0xE7AF    B	L___Lib_TFT_TFT_Image4bppE787
L___Lib_TFT_TFT_Image4bppE788:
;__Lib_TFT.c, 3760 :: 		
0x3AAE	0xE794    B	L___Lib_TFT_TFT_Image4bppE785
L___Lib_TFT_TFT_Image4bppE786:
;__Lib_TFT.c, 3761 :: 		
0x3AB0	0xF8BD405C  LDRH	R4, [SP, #92]
0x3AB4	0x1C64    ADDS	R4, R4, #1
0x3AB6	0xF8AD405C  STRH	R4, [SP, #92]
;__Lib_TFT.c, 3727 :: 		
0x3ABA	0xF89D4014  LDRB	R4, [SP, #20]
0x3ABE	0x1C64    ADDS	R4, R4, #1
0x3AC0	0xF88D4014  STRB	R4, [SP, #20]
;__Lib_TFT.c, 3762 :: 		
0x3AC4	0xE75E    B	L___Lib_TFT_TFT_Image4bppE780
L___Lib_TFT_TFT_Image4bppE781:
;__Lib_TFT.c, 3726 :: 		
L___Lib_TFT_TFT_Image4bppE1116:
L___Lib_TFT_TFT_Image4bppE1115:
;__Lib_TFT.c, 3724 :: 		
0x3AC6	0xF8BD400C  LDRH	R4, [SP, #12]
0x3ACA	0x1C64    ADDS	R4, R4, #1
0x3ACC	0xF8AD400C  STRH	R4, [SP, #12]
;__Lib_TFT.c, 3763 :: 		
0x3AD0	0xE73E    B	L___Lib_TFT_TFT_Image4bppE774
L___Lib_TFT_TFT_Image4bppE775:
;__Lib_TFT.c, 3764 :: 		
0x3AD2	0x2501    MOVS	R5, #1
0x3AD4	0xB26D    SXTB	R5, R5
0x3AD6	0x4C07    LDR	R4, [PC, #28]
0x3AD8	0x6025    STR	R5, [R4, #0]
;__Lib_TFT.c, 3765 :: 		
L_end_TFT_Image4bppE:
0x3ADA	0xF8DDE000  LDR	LR, [SP, #0]
0x3ADE	0xB019    ADD	SP, SP, #100
0x3AE0	0x4770    BX	LR
0x3AE2	0xBF00    NOP
0x3AE4	0xCA442000  	__Lib_TFT_headerBuffer+0
0x3AE8	0xCA5E2000  	_TFT_DISP_WIDTH+0
0x3AEC	0xCA602000  	_TFT_DISP_HEIGHT+0
0x3AF0	0xCA502000  	_TFT_Get_Ext_Data_Ptr+0
0x3AF4	0x82B04242  	TFT_CS+0
0x3AF8	0xCA702000  	_TFT_SSD1963_Set_Address_Ptr+0
0x3AFC	0xCA742000  	_TFT_Set_Address_Ptr+0
0x3B00	0xCA782000  	_TFT_Write_Data_Ptr+0
; end of __Lib_TFT_TFT_Image4bppE
__Lib_TFT_TFT_Image8bppE:
;__Lib_TFT.c, 3593 :: 		
; image start address is: 8 (R2)
0x3B04	0xF2AD2D3C  SUBW	SP, SP, #572
0x3B08	0xF8CDE000  STR	LR, [SP, #0]
0x3B0C	0xF8AD0230  STRH	R0, [SP, #560]
0x3B10	0x4610    MOV	R0, R2
0x3B12	0xF8AD1234  STRH	R1, [SP, #564]
0x3B16	0xF88D3238  STRB	R3, [SP, #568]
; image end address is: 8 (R2)
; image start address is: 0 (R0)
;__Lib_TFT.c, 3606 :: 		
0x3B1A	0x4C85    LDR	R4, [PC, #532]
0x3B1C	0x948A    STR	R4, [SP, #552]
;__Lib_TFT.c, 3607 :: 		
0x3B1E	0x1D84    ADDS	R4, R0, #6
; image end address is: 0 (R0)
0x3B20	0x9485    STR	R4, [SP, #532]
;__Lib_TFT.c, 3609 :: 		
0x3B22	0x9C8A    LDR	R4, [SP, #552]
0x3B24	0x1CA5    ADDS	R5, R4, #2
;__Lib_TFT.c, 3610 :: 		
0x3B26	0x782C    LDRB	R4, [R5, #0]
0x3B28	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_TFT.c, 3611 :: 		
0x3B2C	0x1C6E    ADDS	R6, R5, #1
;__Lib_TFT.c, 3612 :: 		
0x3B2E	0x7834    LDRB	R4, [R6, #0]
0x3B30	0x0225    LSLS	R5, R4, #8
0x3B32	0xB2AD    UXTH	R5, R5
0x3B34	0xF8BD4008  LDRH	R4, [SP, #8]
0x3B38	0x1964    ADDS	R4, R4, R5
0x3B3A	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_TFT.c, 3614 :: 		
0x3B3E	0x1C75    ADDS	R5, R6, #1
;__Lib_TFT.c, 3615 :: 		
0x3B40	0x782C    LDRB	R4, [R5, #0]
0x3B42	0xF8AD4006  STRH	R4, [SP, #6]
;__Lib_TFT.c, 3616 :: 		
0x3B46	0x1C6C    ADDS	R4, R5, #1
;__Lib_TFT.c, 3617 :: 		
0x3B48	0x7824    LDRB	R4, [R4, #0]
0x3B4A	0x0225    LSLS	R5, R4, #8
0x3B4C	0xB2AD    UXTH	R5, R5
0x3B4E	0xF8BD4006  LDRH	R4, [SP, #6]
0x3B52	0x1964    ADDS	R4, R4, R5
0x3B54	0xF8AD4006  STRH	R4, [SP, #6]
;__Lib_TFT.c, 3621 :: 		
0x3B58	0xF8BD5230  LDRH	R5, [SP, #560]
0x3B5C	0x4C75    LDR	R4, [PC, #468]
0x3B5E	0x8824    LDRH	R4, [R4, #0]
0x3B60	0x1B64    SUB	R4, R4, R5
0x3B62	0xF8AD400E  STRH	R4, [SP, #14]
;__Lib_TFT.c, 3622 :: 		
0x3B66	0xF8BD5234  LDRH	R5, [SP, #564]
0x3B6A	0x4C73    LDR	R4, [PC, #460]
0x3B6C	0x8824    LDRH	R4, [R4, #0]
0x3B6E	0x1B64    SUB	R4, R4, R5
0x3B70	0xF8AD4010  STRH	R4, [SP, #16]
;__Lib_TFT.c, 3625 :: 		
0x3B74	0xF2402400  MOVW	R4, #512
0x3B78	0x9487    STR	R4, [SP, #540]
;__Lib_TFT.c, 3626 :: 		
0x3B7A	0xAC05    ADD	R4, SP, #20
0x3B7C	0x948B    STR	R4, [SP, #556]
;__Lib_TFT.c, 3627 :: 		
L___Lib_TFT_TFT_Image8bppE743:
0x3B7E	0x9C87    LDR	R4, [SP, #540]
0x3B80	0x2C00    CMP	R4, #0
0x3B82	0xD924    BLS	L___Lib_TFT_TFT_Image8bppE744
;__Lib_TFT.c, 3628 :: 		
0x3B84	0xAC88    ADD	R4, SP, #544
0x3B86	0x4622    MOV	R2, R4
0x3B88	0x9987    LDR	R1, [SP, #540]
0x3B8A	0x9885    LDR	R0, [SP, #532]
0x3B8C	0x4C6B    LDR	R4, [PC, #428]
0x3B8E	0x6824    LDR	R4, [R4, #0]
0x3B90	0x47A0    BLX	R4
0x3B92	0x908A    STR	R0, [SP, #552]
;__Lib_TFT.c, 3630 :: 		
0x3B94	0x2400    MOVS	R4, #0
0x3B96	0x9489    STR	R4, [SP, #548]
L___Lib_TFT_TFT_Image8bppE745:
0x3B98	0x9D88    LDR	R5, [SP, #544]
0x3B9A	0x9C89    LDR	R4, [SP, #548]
0x3B9C	0x42AC    CMP	R4, R5
0x3B9E	0xD20D    BCS	L___Lib_TFT_TFT_Image8bppE746
;__Lib_TFT.c, 3631 :: 		
0x3BA0	0x9C8A    LDR	R4, [SP, #552]
0x3BA2	0x7825    LDRB	R5, [R4, #0]
0x3BA4	0x9C8B    LDR	R4, [SP, #556]
0x3BA6	0x7025    STRB	R5, [R4, #0]
;__Lib_TFT.c, 3632 :: 		
0x3BA8	0x9C8A    LDR	R4, [SP, #552]
0x3BAA	0x1C64    ADDS	R4, R4, #1
0x3BAC	0x948A    STR	R4, [SP, #552]
0x3BAE	0x9C8B    LDR	R4, [SP, #556]
0x3BB0	0x1C64    ADDS	R4, R4, #1
0x3BB2	0x948B    STR	R4, [SP, #556]
;__Lib_TFT.c, 3630 :: 		
0x3BB4	0x9C89    LDR	R4, [SP, #548]
0x3BB6	0x1C64    ADDS	R4, R4, #1
0x3BB8	0x9489    STR	R4, [SP, #548]
;__Lib_TFT.c, 3633 :: 		
0x3BBA	0xE7ED    B	L___Lib_TFT_TFT_Image8bppE745
L___Lib_TFT_TFT_Image8bppE746:
;__Lib_TFT.c, 3635 :: 		
0x3BBC	0x9D88    LDR	R5, [SP, #544]
0x3BBE	0x9C87    LDR	R4, [SP, #540]
0x3BC0	0x1B64    SUB	R4, R4, R5
0x3BC2	0x9487    STR	R4, [SP, #540]
;__Lib_TFT.c, 3636 :: 		
0x3BC4	0x9D88    LDR	R5, [SP, #544]
0x3BC6	0x9C85    LDR	R4, [SP, #532]
0x3BC8	0x1964    ADDS	R4, R4, R5
0x3BCA	0x9485    STR	R4, [SP, #532]
;__Lib_TFT.c, 3637 :: 		
0x3BCC	0xE7D7    B	L___Lib_TFT_TFT_Image8bppE743
L___Lib_TFT_TFT_Image8bppE744:
;__Lib_TFT.c, 3640 :: 		
0x3BCE	0x2500    MOVS	R5, #0
0x3BD0	0xB26D    SXTB	R5, R5
0x3BD2	0x4C5B    LDR	R4, [PC, #364]
0x3BD4	0x6025    STR	R5, [R4, #0]
;__Lib_TFT.c, 3641 :: 		
0x3BD6	0x2400    MOVS	R4, #0
0x3BD8	0xF8AD400C  STRH	R4, [SP, #12]
L___Lib_TFT_TFT_Image8bppE748:
0x3BDC	0xF8BD5008  LDRH	R5, [SP, #8]
0x3BE0	0xF8BD400C  LDRH	R4, [SP, #12]
0x3BE4	0x42AC    CMP	R4, R5
0x3BE6	0xF0808099  BCS	L___Lib_TFT_TFT_Image8bppE749
;__Lib_TFT.c, 3642 :: 		
0x3BEA	0x9C85    LDR	R4, [SP, #532]
0x3BEC	0x9489    STR	R4, [SP, #548]
;__Lib_TFT.c, 3643 :: 		
0x3BEE	0xF8BD5010  LDRH	R5, [SP, #16]
0x3BF2	0xF8BD400C  LDRH	R4, [SP, #12]
0x3BF6	0x42AC    CMP	R4, R5
0x3BF8	0xF200808A  BHI	L___Lib_TFT_TFT_Image8bppE1113
0x3BFC	0x4C4E    LDR	R4, [PC, #312]
0x3BFE	0x8825    LDRH	R5, [R4, #0]
0x3C00	0xF8BD4234  LDRH	R4, [SP, #564]
0x3C04	0x42AC    CMP	R4, R5
0x3C06	0xF0808083  BCS	L___Lib_TFT_TFT_Image8bppE1112
L___Lib_TFT_TFT_Image8bppE1111:
;__Lib_TFT.c, 3644 :: 		
0x3C0A	0x2400    MOVS	R4, #0
0x3C0C	0xF88D4013  STRB	R4, [SP, #19]
L___Lib_TFT_TFT_Image8bppE754:
0x3C10	0xF89D5238  LDRB	R5, [SP, #568]
0x3C14	0xF89D4013  LDRB	R4, [SP, #19]
0x3C18	0x42AC    CMP	R4, R5
0x3C1A	0xF0808079  BCS	L___Lib_TFT_TFT_Image8bppE755
;__Lib_TFT.c, 3645 :: 		
0x3C1E	0x9C89    LDR	R4, [SP, #548]
0x3C20	0x9485    STR	R4, [SP, #532]
;__Lib_TFT.c, 3646 :: 		
0x3C22	0xF003F8B3  BL	__Lib_TFT_Is_SSD1963_Set+0
0x3C26	0xB198    CBZ	R0, L___Lib_TFT_TFT_Image8bppE757
;__Lib_TFT.c, 3647 :: 		
0x3C28	0xF89D5238  LDRB	R5, [SP, #568]
0x3C2C	0xF8BD4006  LDRH	R4, [SP, #6]
0x3C30	0x4365    MULS	R5, R4, R5
0x3C32	0xB2AD    UXTH	R5, R5
0x3C34	0xF8BD4230  LDRH	R4, [SP, #560]
0x3C38	0x1964    ADDS	R4, R4, R5
0x3C3A	0xF8BD3234  LDRH	R3, [SP, #564]
0x3C3E	0xB2A2    UXTH	R2, R4
0x3C40	0xF8BD1234  LDRH	R1, [SP, #564]
0x3C44	0xF8BD0230  LDRH	R0, [SP, #560]
0x3C48	0x4C3E    LDR	R4, [PC, #248]
0x3C4A	0x6824    LDR	R4, [R4, #0]
0x3C4C	0x47A0    BLX	R4
0x3C4E	0xE006    B	L___Lib_TFT_TFT_Image8bppE758
L___Lib_TFT_TFT_Image8bppE757:
;__Lib_TFT.c, 3649 :: 		
0x3C50	0xF8BD1234  LDRH	R1, [SP, #564]
0x3C54	0xF8BD0230  LDRH	R0, [SP, #560]
0x3C58	0x4C3B    LDR	R4, [PC, #236]
0x3C5A	0x6824    LDR	R4, [R4, #0]
0x3C5C	0x47A0    BLX	R4
L___Lib_TFT_TFT_Image8bppE758:
;__Lib_TFT.c, 3650 :: 		
0x3C5E	0xF8BD4006  LDRH	R4, [SP, #6]
0x3C62	0x9486    STR	R4, [SP, #536]
;__Lib_TFT.c, 3651 :: 		
0x3C64	0x2400    MOVS	R4, #0
0x3C66	0x9487    STR	R4, [SP, #540]
;__Lib_TFT.c, 3652 :: 		
L___Lib_TFT_TFT_Image8bppE759:
0x3C68	0x9C86    LDR	R4, [SP, #536]
0x3C6A	0x2C00    CMP	R4, #0
0x3C6C	0xD945    BLS	L___Lib_TFT_TFT_Image8bppE760
;__Lib_TFT.c, 3653 :: 		
0x3C6E	0xAC88    ADD	R4, SP, #544
0x3C70	0x4622    MOV	R2, R4
0x3C72	0x9986    LDR	R1, [SP, #536]
0x3C74	0x9885    LDR	R0, [SP, #532]
0x3C76	0x4C31    LDR	R4, [PC, #196]
0x3C78	0x6824    LDR	R4, [R4, #0]
0x3C7A	0x47A0    BLX	R4
0x3C7C	0x908A    STR	R0, [SP, #552]
;__Lib_TFT.c, 3654 :: 		
0x3C7E	0x9D88    LDR	R5, [SP, #544]
0x3C80	0x9C85    LDR	R4, [SP, #532]
0x3C82	0x1964    ADDS	R4, R4, R5
0x3C84	0x9485    STR	R4, [SP, #532]
;__Lib_TFT.c, 3655 :: 		
0x3C86	0x9D88    LDR	R5, [SP, #544]
0x3C88	0x9C86    LDR	R4, [SP, #536]
0x3C8A	0x1B64    SUB	R4, R4, R5
0x3C8C	0x9486    STR	R4, [SP, #536]
;__Lib_TFT.c, 3656 :: 		
0x3C8E	0x2400    MOVS	R4, #0
0x3C90	0xF8AD400A  STRH	R4, [SP, #10]
L___Lib_TFT_TFT_Image8bppE761:
0x3C94	0x9D88    LDR	R5, [SP, #544]
0x3C96	0xF8BD400A  LDRH	R4, [SP, #10]
0x3C9A	0x42AC    CMP	R4, R5
0x3C9C	0xD22C    BCS	L___Lib_TFT_TFT_Image8bppE762
;__Lib_TFT.c, 3659 :: 		
0x3C9E	0x9C8A    LDR	R4, [SP, #552]
0x3CA0	0x7824    LDRB	R4, [R4, #0]
0x3CA2	0xAD05    ADD	R5, SP, #20
0x3CA4	0x0064    LSLS	R4, R4, #1
0x3CA6	0x192C    ADDS	R4, R5, R4
0x3CA8	0x8824    LDRH	R4, [R4, #0]
0x3CAA	0xF8AD4004  STRH	R4, [SP, #4]
;__Lib_TFT.c, 3660 :: 		
0x3CAE	0x9C8A    LDR	R4, [SP, #552]
0x3CB0	0x1C64    ADDS	R4, R4, #1
0x3CB2	0x948A    STR	R4, [SP, #552]
;__Lib_TFT.c, 3663 :: 		
0x3CB4	0x9D87    LDR	R5, [SP, #540]
0x3CB6	0x9C87    LDR	R4, [SP, #540]
0x3CB8	0x1C64    ADDS	R4, R4, #1
0x3CBA	0x9487    STR	R4, [SP, #540]
0x3CBC	0xF8BD400E  LDRH	R4, [SP, #14]
0x3CC0	0x42A5    CMP	R5, R4
0x3CC2	0xD813    BHI	L___Lib_TFT_TFT_Image8bppE764
;__Lib_TFT.c, 3664 :: 		
0x3CC4	0x2400    MOVS	R4, #0
0x3CC6	0xF88D4012  STRB	R4, [SP, #18]
L___Lib_TFT_TFT_Image8bppE765:
0x3CCA	0xF89D5238  LDRB	R5, [SP, #568]
0x3CCE	0xF89D4012  LDRB	R4, [SP, #18]
0x3CD2	0x42AC    CMP	R4, R5
0x3CD4	0xD20A    BCS	L___Lib_TFT_TFT_Image8bppE766
;__Lib_TFT.c, 3665 :: 		
0x3CD6	0xF8BD0004  LDRH	R0, [SP, #4]
0x3CDA	0x4C1C    LDR	R4, [PC, #112]
0x3CDC	0x6824    LDR	R4, [R4, #0]
0x3CDE	0x47A0    BLX	R4
;__Lib_TFT.c, 3664 :: 		
0x3CE0	0xF89D4012  LDRB	R4, [SP, #18]
0x3CE4	0x1C64    ADDS	R4, R4, #1
0x3CE6	0xF88D4012  STRB	R4, [SP, #18]
;__Lib_TFT.c, 3666 :: 		
0x3CEA	0xE7EE    B	L___Lib_TFT_TFT_Image8bppE765
L___Lib_TFT_TFT_Image8bppE766:
L___Lib_TFT_TFT_Image8bppE764:
;__Lib_TFT.c, 3656 :: 		
0x3CEC	0xF8BD400A  LDRH	R4, [SP, #10]
0x3CF0	0x1C64    ADDS	R4, R4, #1
0x3CF2	0xF8AD400A  STRH	R4, [SP, #10]
;__Lib_TFT.c, 3667 :: 		
0x3CF6	0xE7CD    B	L___Lib_TFT_TFT_Image8bppE761
L___Lib_TFT_TFT_Image8bppE762:
;__Lib_TFT.c, 3668 :: 		
0x3CF8	0xE7B6    B	L___Lib_TFT_TFT_Image8bppE759
L___Lib_TFT_TFT_Image8bppE760:
;__Lib_TFT.c, 3669 :: 		
0x3CFA	0xF8BD4234  LDRH	R4, [SP, #564]
0x3CFE	0x1C64    ADDS	R4, R4, #1
0x3D00	0xF8AD4234  STRH	R4, [SP, #564]
;__Lib_TFT.c, 3644 :: 		
0x3D04	0xF89D4013  LDRB	R4, [SP, #19]
0x3D08	0x1C64    ADDS	R4, R4, #1
0x3D0A	0xF88D4013  STRB	R4, [SP, #19]
;__Lib_TFT.c, 3670 :: 		
0x3D0E	0xE77F    B	L___Lib_TFT_TFT_Image8bppE754
L___Lib_TFT_TFT_Image8bppE755:
;__Lib_TFT.c, 3643 :: 		
L___Lib_TFT_TFT_Image8bppE1113:
L___Lib_TFT_TFT_Image8bppE1112:
;__Lib_TFT.c, 3641 :: 		
0x3D10	0xF8BD400C  LDRH	R4, [SP, #12]
0x3D14	0x1C64    ADDS	R4, R4, #1
0x3D16	0xF8AD400C  STRH	R4, [SP, #12]
;__Lib_TFT.c, 3671 :: 		
0x3D1A	0xE75F    B	L___Lib_TFT_TFT_Image8bppE748
L___Lib_TFT_TFT_Image8bppE749:
;__Lib_TFT.c, 3672 :: 		
0x3D1C	0x2501    MOVS	R5, #1
0x3D1E	0xB26D    SXTB	R5, R5
0x3D20	0x4C07    LDR	R4, [PC, #28]
0x3D22	0x6025    STR	R5, [R4, #0]
;__Lib_TFT.c, 3673 :: 		
L_end_TFT_Image8bppE:
0x3D24	0xF8DDE000  LDR	LR, [SP, #0]
0x3D28	0xF20D2D3C  ADDW	SP, SP, #572
0x3D2C	0x4770    BX	LR
0x3D2E	0xBF00    NOP
0x3D30	0xCA442000  	__Lib_TFT_headerBuffer+0
0x3D34	0xCA5E2000  	_TFT_DISP_WIDTH+0
0x3D38	0xCA602000  	_TFT_DISP_HEIGHT+0
0x3D3C	0xCA502000  	_TFT_Get_Ext_Data_Ptr+0
0x3D40	0x82B04242  	TFT_CS+0
0x3D44	0xCA702000  	_TFT_SSD1963_Set_Address_Ptr+0
0x3D48	0xCA742000  	_TFT_Set_Address_Ptr+0
0x3D4C	0xCA782000  	_TFT_Write_Data_Ptr+0
; end of __Lib_TFT_TFT_Image8bppE
__Lib_TFT_TFT_Image16bppE:
;__Lib_TFT.c, 3516 :: 		
; image start address is: 8 (R2)
0x334C	0xB090    SUB	SP, SP, #64
0x334E	0xF8CDE000  STR	LR, [SP, #0]
0x3352	0xF8AD0034  STRH	R0, [SP, #52]
0x3356	0xF8AD1038  STRH	R1, [SP, #56]
0x335A	0xF88D303C  STRB	R3, [SP, #60]
; image end address is: 8 (R2)
; image start address is: 8 (R2)
;__Lib_TFT.c, 3526 :: 		
0x335E	0x2400    MOVS	R4, #0
0x3360	0xF88D4030  STRB	R4, [SP, #48]
;__Lib_TFT.c, 3529 :: 		
0x3364	0x4C92    LDR	R4, [PC, #584]
0x3366	0x9406    STR	R4, [SP, #24]
;__Lib_TFT.c, 3530 :: 		
0x3368	0x1D94    ADDS	R4, R2, #6
; image end address is: 8 (R2)
0x336A	0x9407    STR	R4, [SP, #28]
;__Lib_TFT.c, 3532 :: 		
0x336C	0x9C06    LDR	R4, [SP, #24]
0x336E	0x1CA5    ADDS	R5, R4, #2
;__Lib_TFT.c, 3533 :: 		
0x3370	0x782C    LDRB	R4, [R5, #0]
0x3372	0xF8AD4006  STRH	R4, [SP, #6]
;__Lib_TFT.c, 3534 :: 		
0x3376	0x1C6E    ADDS	R6, R5, #1
;__Lib_TFT.c, 3535 :: 		
0x3378	0x7834    LDRB	R4, [R6, #0]
0x337A	0x0225    LSLS	R5, R4, #8
0x337C	0xB2AD    UXTH	R5, R5
0x337E	0xF8BD4006  LDRH	R4, [SP, #6]
0x3382	0x1964    ADDS	R4, R4, R5
0x3384	0xF8AD4006  STRH	R4, [SP, #6]
;__Lib_TFT.c, 3537 :: 		
0x3388	0x1C75    ADDS	R5, R6, #1
;__Lib_TFT.c, 3538 :: 		
0x338A	0x782C    LDRB	R4, [R5, #0]
0x338C	0xF8AD4004  STRH	R4, [SP, #4]
;__Lib_TFT.c, 3539 :: 		
0x3390	0x1C6C    ADDS	R4, R5, #1
;__Lib_TFT.c, 3540 :: 		
0x3392	0x7824    LDRB	R4, [R4, #0]
0x3394	0x0225    LSLS	R5, R4, #8
0x3396	0xB2AD    UXTH	R5, R5
0x3398	0xF8BD4004  LDRH	R4, [SP, #4]
0x339C	0x1964    ADDS	R4, R4, R5
0x339E	0xF8AD4004  STRH	R4, [SP, #4]
;__Lib_TFT.c, 3542 :: 		
0x33A2	0xF8BD5034  LDRH	R5, [SP, #52]
0x33A6	0x4C83    LDR	R4, [PC, #524]
0x33A8	0x8824    LDRH	R4, [R4, #0]
0x33AA	0x1B64    SUB	R4, R4, R5
0x33AC	0xF8AD4012  STRH	R4, [SP, #18]
;__Lib_TFT.c, 3543 :: 		
0x33B0	0xF8BD5038  LDRH	R5, [SP, #56]
0x33B4	0x4C80    LDR	R4, [PC, #512]
0x33B6	0x8824    LDRH	R4, [R4, #0]
0x33B8	0x1B64    SUB	R4, R4, R5
0x33BA	0xF8AD4014  STRH	R4, [SP, #20]
;__Lib_TFT.c, 3545 :: 		
0x33BE	0x2500    MOVS	R5, #0
0x33C0	0xB26D    SXTB	R5, R5
0x33C2	0x4C7E    LDR	R4, [PC, #504]
0x33C4	0x6025    STR	R5, [R4, #0]
;__Lib_TFT.c, 3546 :: 		
0x33C6	0x2400    MOVS	R4, #0
0x33C8	0xF8AD400A  STRH	R4, [SP, #10]
L___Lib_TFT_TFT_Image16bppE716:
0x33CC	0xF8BD5006  LDRH	R5, [SP, #6]
0x33D0	0xF8BD400A  LDRH	R4, [SP, #10]
0x33D4	0x42AC    CMP	R4, R5
0x33D6	0xF08080E3  BCS	L___Lib_TFT_TFT_Image16bppE717
;__Lib_TFT.c, 3547 :: 		
0x33DA	0x9C07    LDR	R4, [SP, #28]
0x33DC	0x940B    STR	R4, [SP, #44]
;__Lib_TFT.c, 3548 :: 		
0x33DE	0xF8BD5014  LDRH	R5, [SP, #20]
0x33E2	0xF8BD400A  LDRH	R4, [SP, #10]
0x33E6	0x42AC    CMP	R4, R5
0x33E8	0xF20080D4  BHI	L___Lib_TFT_TFT_Image16bppE1110
0x33EC	0x4C72    LDR	R4, [PC, #456]
0x33EE	0x8825    LDRH	R5, [R4, #0]
0x33F0	0xF8BD4038  LDRH	R4, [SP, #56]
0x33F4	0x42AC    CMP	R4, R5
0x33F6	0xF08080CD  BCS	L___Lib_TFT_TFT_Image16bppE1109
L___Lib_TFT_TFT_Image16bppE1108:
;__Lib_TFT.c, 3549 :: 		
0x33FA	0x2400    MOVS	R4, #0
0x33FC	0xF88D4011  STRB	R4, [SP, #17]
L___Lib_TFT_TFT_Image16bppE722:
0x3400	0xF89D503C  LDRB	R5, [SP, #60]
0x3404	0xF89D4011  LDRB	R4, [SP, #17]
0x3408	0x42AC    CMP	R4, R5
0x340A	0xF08080C3  BCS	L___Lib_TFT_TFT_Image16bppE723
;__Lib_TFT.c, 3550 :: 		
0x340E	0x9C0B    LDR	R4, [SP, #44]
0x3410	0x9407    STR	R4, [SP, #28]
;__Lib_TFT.c, 3551 :: 		
0x3412	0xF003FCBB  BL	__Lib_TFT_Is_SSD1963_Set+0
0x3416	0xB198    CBZ	R0, L___Lib_TFT_TFT_Image16bppE725
;__Lib_TFT.c, 3552 :: 		
0x3418	0xF89D503C  LDRB	R5, [SP, #60]
0x341C	0xF8BD4004  LDRH	R4, [SP, #4]
0x3420	0x4365    MULS	R5, R4, R5
0x3422	0xB2AD    UXTH	R5, R5
0x3424	0xF8BD4034  LDRH	R4, [SP, #52]
0x3428	0x1964    ADDS	R4, R4, R5
0x342A	0xF8BD3038  LDRH	R3, [SP, #56]
0x342E	0xB2A2    UXTH	R2, R4
0x3430	0xF8BD1038  LDRH	R1, [SP, #56]
0x3434	0xF8BD0034  LDRH	R0, [SP, #52]
0x3438	0x4C61    LDR	R4, [PC, #388]
0x343A	0x6824    LDR	R4, [R4, #0]
0x343C	0x47A0    BLX	R4
0x343E	0xE006    B	L___Lib_TFT_TFT_Image16bppE726
L___Lib_TFT_TFT_Image16bppE725:
;__Lib_TFT.c, 3554 :: 		
0x3440	0xF8BD1038  LDRH	R1, [SP, #56]
0x3444	0xF8BD0034  LDRH	R0, [SP, #52]
0x3448	0x4C5E    LDR	R4, [PC, #376]
0x344A	0x6824    LDR	R4, [R4, #0]
0x344C	0x47A0    BLX	R4
L___Lib_TFT_TFT_Image16bppE726:
;__Lib_TFT.c, 3555 :: 		
0x344E	0xF8BD4004  LDRH	R4, [SP, #4]
0x3452	0x0064    LSLS	R4, R4, #1
0x3454	0xB2A4    UXTH	R4, R4
0x3456	0x9408    STR	R4, [SP, #32]
;__Lib_TFT.c, 3556 :: 		
0x3458	0x2400    MOVS	R4, #0
0x345A	0x9409    STR	R4, [SP, #36]
;__Lib_TFT.c, 3557 :: 		
L___Lib_TFT_TFT_Image16bppE727:
0x345C	0x9C08    LDR	R4, [SP, #32]
0x345E	0x2C00    CMP	R4, #0
0x3460	0xF240808D  BLS	L___Lib_TFT_TFT_Image16bppE728
;__Lib_TFT.c, 3558 :: 		
0x3464	0xAC0A    ADD	R4, SP, #40
0x3466	0x4622    MOV	R2, R4
0x3468	0x9908    LDR	R1, [SP, #32]
0x346A	0x9807    LDR	R0, [SP, #28]
0x346C	0x4C56    LDR	R4, [PC, #344]
0x346E	0x6824    LDR	R4, [R4, #0]
0x3470	0x47A0    BLX	R4
0x3472	0x9006    STR	R0, [SP, #24]
;__Lib_TFT.c, 3559 :: 		
0x3474	0x9D0A    LDR	R5, [SP, #40]
0x3476	0x9C07    LDR	R4, [SP, #28]
0x3478	0x1964    ADDS	R4, R4, R5
0x347A	0x9407    STR	R4, [SP, #28]
;__Lib_TFT.c, 3560 :: 		
0x347C	0x9D0A    LDR	R5, [SP, #40]
0x347E	0x9C08    LDR	R4, [SP, #32]
0x3480	0x1B64    SUB	R4, R4, R5
0x3482	0x9408    STR	R4, [SP, #32]
;__Lib_TFT.c, 3561 :: 		
0x3484	0xF89D4030  LDRB	R4, [SP, #48]
0x3488	0xB36C    CBZ	R4, L___Lib_TFT_TFT_Image16bppE729
;__Lib_TFT.c, 3562 :: 		
0x348A	0x9C06    LDR	R4, [SP, #24]
0x348C	0x7824    LDRB	R4, [R4, #0]
0x348E	0x0225    LSLS	R5, R4, #8
0x3490	0xB2AD    UXTH	R5, R5
0x3492	0xF8BD400E  LDRH	R4, [SP, #14]
0x3496	0x1964    ADDS	R4, R4, R5
0x3498	0xF8AD400E  STRH	R4, [SP, #14]
0x349C	0x9C06    LDR	R4, [SP, #24]
0x349E	0x1C64    ADDS	R4, R4, #1
0x34A0	0x9406    STR	R4, [SP, #24]
;__Lib_TFT.c, 3563 :: 		
0x34A2	0x9C0A    LDR	R4, [SP, #40]
0x34A4	0x1E64    SUBS	R4, R4, #1
0x34A6	0x940A    STR	R4, [SP, #40]
;__Lib_TFT.c, 3564 :: 		
0x34A8	0x2400    MOVS	R4, #0
0x34AA	0xF88D4030  STRB	R4, [SP, #48]
;__Lib_TFT.c, 3565 :: 		
0x34AE	0x9D09    LDR	R5, [SP, #36]
0x34B0	0x9C09    LDR	R4, [SP, #36]
0x34B2	0x1C64    ADDS	R4, R4, #1
0x34B4	0x9409    STR	R4, [SP, #36]
0x34B6	0xF8BD4012  LDRH	R4, [SP, #18]
0x34BA	0x42A5    CMP	R5, R4
0x34BC	0xD813    BHI	L___Lib_TFT_TFT_Image16bppE730
;__Lib_TFT.c, 3566 :: 		
0x34BE	0x2400    MOVS	R4, #0
0x34C0	0xF88D4010  STRB	R4, [SP, #16]
L___Lib_TFT_TFT_Image16bppE731:
0x34C4	0xF89D503C  LDRB	R5, [SP, #60]
0x34C8	0xF89D4010  LDRB	R4, [SP, #16]
0x34CC	0x42AC    CMP	R4, R5
0x34CE	0xD20A    BCS	L___Lib_TFT_TFT_Image16bppE732
;__Lib_TFT.c, 3567 :: 		
0x34D0	0xF8BD000E  LDRH	R0, [SP, #14]
0x34D4	0x4C3D    LDR	R4, [PC, #244]
0x34D6	0x6824    LDR	R4, [R4, #0]
0x34D8	0x47A0    BLX	R4
;__Lib_TFT.c, 3566 :: 		
0x34DA	0xF89D4010  LDRB	R4, [SP, #16]
0x34DE	0x1C64    ADDS	R4, R4, #1
0x34E0	0xF88D4010  STRB	R4, [SP, #16]
;__Lib_TFT.c, 3568 :: 		
0x34E4	0xE7EE    B	L___Lib_TFT_TFT_Image16bppE731
L___Lib_TFT_TFT_Image16bppE732:
L___Lib_TFT_TFT_Image16bppE730:
;__Lib_TFT.c, 3569 :: 		
L___Lib_TFT_TFT_Image16bppE729:
;__Lib_TFT.c, 3570 :: 		
0x34E6	0x9C0A    LDR	R4, [SP, #40]
0x34E8	0xF0040401  AND	R4, R4, #1
0x34EC	0xB114    CBZ	R4, L___Lib_TFT_TFT_Image16bppE734
;__Lib_TFT.c, 3571 :: 		
0x34EE	0x2401    MOVS	R4, #1
0x34F0	0xF88D4030  STRB	R4, [SP, #48]
L___Lib_TFT_TFT_Image16bppE734:
;__Lib_TFT.c, 3572 :: 		
0x34F4	0x9C0A    LDR	R4, [SP, #40]
0x34F6	0x0864    LSRS	R4, R4, #1
0x34F8	0x940A    STR	R4, [SP, #40]
;__Lib_TFT.c, 3573 :: 		
0x34FA	0x2400    MOVS	R4, #0
0x34FC	0xF8AD4008  STRH	R4, [SP, #8]
L___Lib_TFT_TFT_Image16bppE735:
0x3500	0x9D0A    LDR	R5, [SP, #40]
0x3502	0xF8BD4008  LDRH	R4, [SP, #8]
0x3506	0x42AC    CMP	R4, R5
0x3508	0xD231    BCS	L___Lib_TFT_TFT_Image16bppE736
;__Lib_TFT.c, 3574 :: 		
0x350A	0x9C06    LDR	R4, [SP, #24]
0x350C	0x7824    LDRB	R4, [R4, #0]
0x350E	0xF8AD400C  STRH	R4, [SP, #12]
;__Lib_TFT.c, 3575 :: 		
0x3512	0x9C06    LDR	R4, [SP, #24]
0x3514	0x1C66    ADDS	R6, R4, #1
;__Lib_TFT.c, 3576 :: 		
0x3516	0x7834    LDRB	R4, [R6, #0]
0x3518	0x0225    LSLS	R5, R4, #8
0x351A	0xB2AD    UXTH	R5, R5
0x351C	0xF8BD400C  LDRH	R4, [SP, #12]
0x3520	0x1964    ADDS	R4, R4, R5
0x3522	0xF8AD400C  STRH	R4, [SP, #12]
;__Lib_TFT.c, 3577 :: 		
0x3526	0x1C74    ADDS	R4, R6, #1
0x3528	0x9406    STR	R4, [SP, #24]
;__Lib_TFT.c, 3578 :: 		
0x352A	0x9D09    LDR	R5, [SP, #36]
0x352C	0x9C09    LDR	R4, [SP, #36]
0x352E	0x1C64    ADDS	R4, R4, #1
0x3530	0x9409    STR	R4, [SP, #36]
0x3532	0xF8BD4012  LDRH	R4, [SP, #18]
0x3536	0x42A5    CMP	R5, R4
0x3538	0xD813    BHI	L___Lib_TFT_TFT_Image16bppE738
;__Lib_TFT.c, 3579 :: 		
0x353A	0x2400    MOVS	R4, #0
0x353C	0xF88D4010  STRB	R4, [SP, #16]
L___Lib_TFT_TFT_Image16bppE739:
0x3540	0xF89D503C  LDRB	R5, [SP, #60]
0x3544	0xF89D4010  LDRB	R4, [SP, #16]
0x3548	0x42AC    CMP	R4, R5
0x354A	0xD20A    BCS	L___Lib_TFT_TFT_Image16bppE740
;__Lib_TFT.c, 3580 :: 		
0x354C	0xF8BD000C  LDRH	R0, [SP, #12]
0x3550	0x4C1E    LDR	R4, [PC, #120]
0x3552	0x6824    LDR	R4, [R4, #0]
0x3554	0x47A0    BLX	R4
;__Lib_TFT.c, 3579 :: 		
0x3556	0xF89D4010  LDRB	R4, [SP, #16]
0x355A	0x1C64    ADDS	R4, R4, #1
0x355C	0xF88D4010  STRB	R4, [SP, #16]
;__Lib_TFT.c, 3581 :: 		
0x3560	0xE7EE    B	L___Lib_TFT_TFT_Image16bppE739
L___Lib_TFT_TFT_Image16bppE740:
L___Lib_TFT_TFT_Image16bppE738:
;__Lib_TFT.c, 3573 :: 		
0x3562	0xF8BD4008  LDRH	R4, [SP, #8]
0x3566	0x1C64    ADDS	R4, R4, #1
0x3568	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_TFT.c, 3582 :: 		
0x356C	0xE7C8    B	L___Lib_TFT_TFT_Image16bppE735
L___Lib_TFT_TFT_Image16bppE736:
;__Lib_TFT.c, 3583 :: 		
0x356E	0xF89D4030  LDRB	R4, [SP, #48]
0x3572	0xB11C    CBZ	R4, L___Lib_TFT_TFT_Image16bppE742
;__Lib_TFT.c, 3584 :: 		
0x3574	0x9C06    LDR	R4, [SP, #24]
0x3576	0x7824    LDRB	R4, [R4, #0]
0x3578	0xF8AD400E  STRH	R4, [SP, #14]
L___Lib_TFT_TFT_Image16bppE742:
;__Lib_TFT.c, 3585 :: 		
0x357C	0xE76E    B	L___Lib_TFT_TFT_Image16bppE727
L___Lib_TFT_TFT_Image16bppE728:
;__Lib_TFT.c, 3586 :: 		
0x357E	0xF8BD4038  LDRH	R4, [SP, #56]
0x3582	0x1C64    ADDS	R4, R4, #1
0x3584	0xF8AD4038  STRH	R4, [SP, #56]
;__Lib_TFT.c, 3549 :: 		
0x3588	0xF89D4011  LDRB	R4, [SP, #17]
0x358C	0x1C64    ADDS	R4, R4, #1
0x358E	0xF88D4011  STRB	R4, [SP, #17]
;__Lib_TFT.c, 3587 :: 		
0x3592	0xE735    B	L___Lib_TFT_TFT_Image16bppE722
L___Lib_TFT_TFT_Image16bppE723:
;__Lib_TFT.c, 3548 :: 		
L___Lib_TFT_TFT_Image16bppE1110:
L___Lib_TFT_TFT_Image16bppE1109:
;__Lib_TFT.c, 3546 :: 		
0x3594	0xF8BD400A  LDRH	R4, [SP, #10]
0x3598	0x1C64    ADDS	R4, R4, #1
0x359A	0xF8AD400A  STRH	R4, [SP, #10]
;__Lib_TFT.c, 3588 :: 		
0x359E	0xE715    B	L___Lib_TFT_TFT_Image16bppE716
L___Lib_TFT_TFT_Image16bppE717:
;__Lib_TFT.c, 3589 :: 		
0x35A0	0x2501    MOVS	R5, #1
0x35A2	0xB26D    SXTB	R5, R5
0x35A4	0x4C05    LDR	R4, [PC, #20]
0x35A6	0x6025    STR	R5, [R4, #0]
;__Lib_TFT.c, 3590 :: 		
L_end_TFT_Image16bppE:
0x35A8	0xF8DDE000  LDR	LR, [SP, #0]
0x35AC	0xB010    ADD	SP, SP, #64
0x35AE	0x4770    BX	LR
0x35B0	0xCA442000  	__Lib_TFT_headerBuffer+0
0x35B4	0xCA5E2000  	_TFT_DISP_WIDTH+0
0x35B8	0xCA602000  	_TFT_DISP_HEIGHT+0
0x35BC	0x82B04242  	TFT_CS+0
0x35C0	0xCA702000  	_TFT_SSD1963_Set_Address_Ptr+0
0x35C4	0xCA742000  	_TFT_Set_Address_Ptr+0
0x35C8	0xCA502000  	_TFT_Get_Ext_Data_Ptr+0
0x35CC	0xCA782000  	_TFT_Write_Data_Ptr+0
; end of __Lib_TFT_TFT_Image16bppE
_applicationTask:
;ThermalCameraDemo_main.c, 307 :: 		void applicationTask()
0x11820	0xB081    SUB	SP, SP, #4
0x11822	0xF8CDE000  STR	LR, [SP, #0]
;ThermalCameraDemo_main.c, 309 :: 		g2cTask();
0x11826	0xF7FFFC8D  BL	_g2cTask+0
;ThermalCameraDemo_main.c, 310 :: 		if(fScreen == 0)
0x1182A	0x485F    LDR	R0, [PC, #380]
0x1182C	0xF9B00000  LDRSH	R0, [R0, #0]
0x11830	0x2800    CMP	R0, #0
0x11832	0xF0408080  BNE	L_applicationTask29
;ThermalCameraDemo_main.c, 313 :: 		irgrid2_getFrameData(mlx90640Frame);
0x11836	0x485D    LDR	R0, [PC, #372]
0x11838	0xF7FFFC0E  BL	_irgrid2_getFrameData+0
;ThermalCameraDemo_main.c, 314 :: 		Ta = irgrid2_GetTa(mlx90640Frame, &mlx90640);
0x1183C	0x495C    LDR	R1, [PC, #368]
0x1183E	0x485B    LDR	R0, [PC, #364]
0x11840	0xF7FDF9D6  BL	_irgrid2_GetTa+0
0x11844	0x485B    LDR	R0, [PC, #364]
0x11846	0xED000A00  VSTR.32	S0, [R0, #0]
;ThermalCameraDemo_main.c, 315 :: 		tr = Ta - TA_SHIFT;
0x1184A	0xEEF20A02  VMOV.F32	S1, #9
0x1184E	0xEE300A60  VSUB.F32	S0, S0, S1
0x11852	0x4859    LDR	R0, [PC, #356]
0x11854	0xED000A00  VSTR.32	S0, [R0, #0]
;ThermalCameraDemo_main.c, 316 :: 		irgrid2_CalculateTo(mlx90640Frame, &mlx90640, emissivity, tr, mlx90640To);
0x11858	0xEEF00A40  VMOV.F32	S1, S0
0x1185C	0x4857    LDR	R0, [PC, #348]
0x1185E	0xED100A00  VLDR.32	S0, [R0, #0]
0x11862	0x4A57    LDR	R2, [PC, #348]
0x11864	0x4952    LDR	R1, [PC, #328]
0x11866	0x4851    LDR	R0, [PC, #324]
0x11868	0xF7FDFAB4  BL	_irgrid2_CalculateTo+0
;ThermalCameraDemo_main.c, 317 :: 		color_scale_init(Ta);
0x1186C	0x4851    LDR	R0, [PC, #324]
0x1186E	0xED100A00  VLDR.32	S0, [R0, #0]
0x11872	0xEEBC0A40  VCVT.U32.F32	S0, S0
0x11876	0xEE100A10  VMOV	R0, S0
0x1187A	0xB2C0    UXTB	R0, R0
0x1187C	0xF7FCFF18  BL	_color_scale_init+0
;ThermalCameraDemo_main.c, 320 :: 		TFT_Set_Font(&Tahoma40x40, 0x0679, FO_HORIZONTAL);
0x11880	0x2200    MOVS	R2, #0
0x11882	0xF2406179  MOVW	R1, #1657
0x11886	0x484F    LDR	R0, [PC, #316]
0x11888	0xF7F0FD76  BL	_TFT_Set_Font+0
;ThermalCameraDemo_main.c, 321 :: 		TFT_Write_Text(demoText, 75, 389);
0x1188C	0xF2401285  MOVW	R2, #389
0x11890	0x214B    MOVS	R1, #75
0x11892	0x484D    LDR	R0, [PC, #308]
0x11894	0xF7F5FBB8  BL	_TFT_Write_Text+0
;ThermalCameraDemo_main.c, 322 :: 		TFT_Set_Font(&Tahoma40x40, 0x632C, FO_HORIZONTAL);
0x11898	0x2200    MOVS	R2, #0
0x1189A	0xF246312C  MOVW	R1, #25388
0x1189E	0x4849    LDR	R0, [PC, #292]
0x118A0	0xF7F0FD6A  BL	_TFT_Set_Font+0
;ThermalCameraDemo_main.c, 323 :: 		FloatToStr(Ta - 5.0, demoText);
0x118A4	0x4843    LDR	R0, [PC, #268]
0x118A6	0xED500A00  VLDR.32	S1, [R0, #0]
0x118AA	0xEEB10A04  VMOV.F32	S0, #5
0x118AE	0xEE300AC0  VSUB.F32	S0, S1, S0
0x118B2	0x4845    LDR	R0, [PC, #276]
0x118B4	0xF7FCFE06  BL	_FloatToStr+0
;ThermalCameraDemo_main.c, 324 :: 		TFT_Write_Text(demoText, 75, 389);
0x118B8	0xF2401285  MOVW	R2, #389
0x118BC	0x214B    MOVS	R1, #75
0x118BE	0x4842    LDR	R0, [PC, #264]
0x118C0	0xF7F5FBA2  BL	_TFT_Write_Text+0
;ThermalCameraDemo_main.c, 327 :: 		create_martixImage();
0x118C4	0xF7FDF852  BL	_create_martixImage+0
;ThermalCameraDemo_main.c, 328 :: 		matrixrgb_drawImage(gImage_matrixImage);
0x118C8	0x4840    LDR	R0, [PC, #256]
0x118CA	0xF7FFF839  BL	_matrixrgb_drawImage+0
;ThermalCameraDemo_main.c, 329 :: 		Delay_ms( 400 );
0x118CE	0xF64C37FE  MOVW	R7, #52222
0x118D2	0xF2C01755  MOVT	R7, #341
0x118D6	0xBF00    NOP
0x118D8	0xBF00    NOP
L_applicationTask30:
0x118DA	0x1E7F    SUBS	R7, R7, #1
0x118DC	0xD1FD    BNE	L_applicationTask30
0x118DE	0xBF00    NOP
0x118E0	0xBF00    NOP
0x118E2	0xBF00    NOP
;ThermalCameraDemo_main.c, 332 :: 		Touch_new = proxfusion2_readByte(0x13);
0x118E4	0x2013    MOVS	R0, #19
0x118E6	0xF7FBF8E3  BL	_proxfusion2_readByte+0
0x118EA	0x4939    LDR	R1, [PC, #228]
0x118EC	0x7008    STRB	R0, [R1, #0]
;ThermalCameraDemo_main.c, 333 :: 		Touch_new &= 0x02;
0x118EE	0xF0000002  AND	R0, R0, #2
0x118F2	0xB2C0    UXTB	R0, R0
0x118F4	0x7008    STRB	R0, [R1, #0]
;ThermalCameraDemo_main.c, 335 :: 		if (Touch_new == 0x02 && Touch_old != 0x02)
0x118F6	0x2802    CMP	R0, #2
0x118F8	0xD118    BNE	L__applicationTask52
0x118FA	0x4836    LDR	R0, [PC, #216]
0x118FC	0x7800    LDRB	R0, [R0, #0]
0x118FE	0x2802    CMP	R0, #2
0x11900	0xD014    BEQ	L__applicationTask51
L__applicationTask50:
;ThermalCameraDemo_main.c, 337 :: 		fScreen = 1;
0x11902	0x2101    MOVS	R1, #1
0x11904	0xB209    SXTH	R1, R1
0x11906	0x4828    LDR	R0, [PC, #160]
0x11908	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_main.c, 338 :: 		DrawScreen(&Screen2);
0x1190A	0x4833    LDR	R0, [PC, #204]
0x1190C	0xF7FFF9E4  BL	_DrawScreen+0
;ThermalCameraDemo_main.c, 339 :: 		fMessage = 0;
0x11910	0x2100    MOVS	R1, #0
0x11912	0x4832    LDR	R0, [PC, #200]
0x11914	0x7001    STRB	R1, [R0, #0]
;ThermalCameraDemo_main.c, 340 :: 		Delay_ms( 500 );
0x11916	0xF64367FE  MOVW	R7, #16126
0x1191A	0xF2C017AB  MOVT	R7, #427
0x1191E	0xBF00    NOP
0x11920	0xBF00    NOP
L_applicationTask35:
0x11922	0x1E7F    SUBS	R7, R7, #1
0x11924	0xD1FD    BNE	L_applicationTask35
0x11926	0xBF00    NOP
0x11928	0xBF00    NOP
0x1192A	0xBF00    NOP
;ThermalCameraDemo_main.c, 335 :: 		if (Touch_new == 0x02 && Touch_old != 0x02)
L__applicationTask52:
L__applicationTask51:
;ThermalCameraDemo_main.c, 342 :: 		Touch_old = Touch_new;
0x1192C	0x4828    LDR	R0, [PC, #160]
0x1192E	0x7801    LDRB	R1, [R0, #0]
0x11930	0x4828    LDR	R0, [PC, #160]
0x11932	0x7001    STRB	R1, [R0, #0]
;ThermalCameraDemo_main.c, 343 :: 		}
0x11934	0xE033    B	L_applicationTask37
L_applicationTask29:
;ThermalCameraDemo_main.c, 346 :: 		Check_TP();
0x11936	0xF7FEF843  BL	_Check_TP+0
;ThermalCameraDemo_main.c, 349 :: 		if(fMessage == 0)
0x1193A	0x4828    LDR	R0, [PC, #160]
0x1193C	0x7800    LDRB	R0, [R0, #0]
0x1193E	0xB948    CBNZ	R0, L_applicationTask38
;ThermalCameraDemo_main.c, 351 :: 		_TempValue();
0x11940	0xF7FDFE24  BL	__TempValue+0
;ThermalCameraDemo_main.c, 352 :: 		_TObject();
0x11944	0xF7FDF9D6  BL	__TObject+0
;ThermalCameraDemo_main.c, 353 :: 		matrixrgb_drawImage(TMP_IMAGE1_bmp);
0x11948	0x4825    LDR	R0, [PC, #148]
0x1194A	0xF7FEFFF9  BL	_matrixrgb_drawImage+0
;ThermalCameraDemo_main.c, 354 :: 		fMessage = 1;
0x1194E	0x2101    MOVS	R1, #1
0x11950	0x4822    LDR	R0, [PC, #136]
0x11952	0x7001    STRB	R1, [R0, #0]
;ThermalCameraDemo_main.c, 355 :: 		}
L_applicationTask38:
;ThermalCameraDemo_main.c, 358 :: 		Touch_new = proxfusion2_readByte(0x13);
0x11954	0x2013    MOVS	R0, #19
0x11956	0xF7FBF8AB  BL	_proxfusion2_readByte+0
0x1195A	0x491D    LDR	R1, [PC, #116]
0x1195C	0x7008    STRB	R0, [R1, #0]
;ThermalCameraDemo_main.c, 359 :: 		Touch_new &= 0x02;
0x1195E	0xF0000002  AND	R0, R0, #2
0x11962	0xB2C0    UXTB	R0, R0
0x11964	0x7008    STRB	R0, [R1, #0]
;ThermalCameraDemo_main.c, 360 :: 		if (Touch_new == 0x02 && Touch_old != 0x02)
0x11966	0x2802    CMP	R0, #2
0x11968	0xD115    BNE	L__applicationTask54
0x1196A	0x481A    LDR	R0, [PC, #104]
0x1196C	0x7800    LDRB	R0, [R0, #0]
0x1196E	0x2802    CMP	R0, #2
0x11970	0xD011    BEQ	L__applicationTask53
L__applicationTask49:
;ThermalCameraDemo_main.c, 362 :: 		fScreen = 0;
0x11972	0x2100    MOVS	R1, #0
0x11974	0xB209    SXTH	R1, R1
0x11976	0x480C    LDR	R0, [PC, #48]
0x11978	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_main.c, 363 :: 		DrawScreen(&Screen1);
0x1197A	0x481A    LDR	R0, [PC, #104]
0x1197C	0xF7FFF9AC  BL	_DrawScreen+0
;ThermalCameraDemo_main.c, 364 :: 		Delay_ms( 500 );
0x11980	0xF64367FE  MOVW	R7, #16126
0x11984	0xF2C017AB  MOVT	R7, #427
L_applicationTask42:
0x11988	0x1E7F    SUBS	R7, R7, #1
0x1198A	0xD1FD    BNE	L_applicationTask42
0x1198C	0xBF00    NOP
0x1198E	0xBF00    NOP
0x11990	0xBF00    NOP
0x11992	0xBF00    NOP
0x11994	0xBF00    NOP
;ThermalCameraDemo_main.c, 360 :: 		if (Touch_new == 0x02 && Touch_old != 0x02)
L__applicationTask54:
L__applicationTask53:
;ThermalCameraDemo_main.c, 366 :: 		Touch_old = Touch_new;
0x11996	0x480E    LDR	R0, [PC, #56]
0x11998	0x7801    LDRB	R1, [R0, #0]
0x1199A	0x480E    LDR	R0, [PC, #56]
0x1199C	0x7001    STRB	R1, [R0, #0]
;ThermalCameraDemo_main.c, 367 :: 		}
L_applicationTask37:
;ThermalCameraDemo_main.c, 368 :: 		}
L_end_applicationTask:
0x1199E	0xF8DDE000  LDR	LR, [SP, #0]
0x119A2	0xB001    ADD	SP, SP, #4
0x119A4	0x4770    BX	LR
0x119A6	0xBF00    NOP
0x119A8	0x4C082000  	_fScreen+0
0x119AC	0xC1562000  	_mlx90640Frame+0
0x119B0	0x8A942000  	_mlx90640+0
0x119B4	0x4C042000  	_Ta+0
0x119B8	0x4C0C2000  	_tr+0
0x119BC	0x4C102000  	_emissivity+0
0x119C0	0xB5042000  	_mlx90640To+0
0x119C4	0x4C142000  	_Tahoma40x40+0
0x119C8	0x772C2000  	_demoText+0
0x119CC	0x2C042000  	_gImage_matrixImage+0
0x119D0	0x4C0A2000  	_Touch_new+0
0x119D4	0x4C0B2000  	_Touch_old+0
0x119D8	0x80C82000  	_Screen2+0
0x119DC	0x77902000  	_fMessage+0
0x119E0	0xB7A60001  	_TMP_IMAGE1_bmp+0
0x119E4	0x81082000  	_Screen1+0
; end of _applicationTask
_g2cTask:
;ThermalCameraDemo_main.c, 200 :: 		void g2cTask()
0x11144	0xB081    SUB	SP, SP, #4
0x11146	0xF8CDE000  STR	LR, [SP, #0]
;ThermalCameraDemo_main.c, 203 :: 		if( taskTime > 1500 )
0x1114A	0x4812    LDR	R0, [PC, #72]
0x1114C	0x8801    LDRH	R1, [R0, #0]
0x1114E	0xF24050DC  MOVW	R0, #1500
0x11152	0x4281    CMP	R1, R0
0x11154	0xD919    BLS	L_g2cTask14
;ThermalCameraDemo_main.c, 205 :: 		taskTime = 0;
0x11156	0x2100    MOVS	R1, #0
0x11158	0x480E    LDR	R0, [PC, #56]
0x1115A	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_main.c, 207 :: 		g2c_packCmd( &_AT_DSET[0], &g2c_sRef_tempMin[0], &G2C_min_pxBuffer[0]);
0x1115C	0x4A0E    LDR	R2, [PC, #56]
0x1115E	0x490F    LDR	R1, [PC, #60]
0x11160	0x480F    LDR	R0, [PC, #60]
0x11162	0xF7F9FD75  BL	_g2c_packCmd+0
;ThermalCameraDemo_main.c, 208 :: 		g2c_packCmd( &_AT_DSET[0], &g2c_sRef_tempMax[0], &G2C_max_pxBuffer[0]);
0x11166	0x4A0F    LDR	R2, [PC, #60]
0x11168	0x490F    LDR	R1, [PC, #60]
0x1116A	0x480D    LDR	R0, [PC, #52]
0x1116C	0xF7F9FD70  BL	_g2c_packCmd+0
;ThermalCameraDemo_main.c, 209 :: 		g2c_packCmd( &_AT_DSET[0], &g2c_sRef_tempAvg[0], &G2C_avg_pxBuffer[0]);
0x11170	0x4A0E    LDR	R2, [PC, #56]
0x11172	0x490F    LDR	R1, [PC, #60]
0x11174	0x480A    LDR	R0, [PC, #40]
0x11176	0xF7F9FD6B  BL	_g2c_packCmd+0
;ThermalCameraDemo_main.c, 210 :: 		g2c_packCmd( &_AT_DSET[0], &g2c_sRef_tempAmb[0], &G2C_ambient_tempBuffer[0]);
0x1117A	0x4A0E    LDR	R2, [PC, #56]
0x1117C	0x490E    LDR	R1, [PC, #56]
0x1117E	0x4808    LDR	R0, [PC, #32]
0x11180	0xF7F9FD66  BL	_g2c_packCmd+0
;ThermalCameraDemo_main.c, 211 :: 		g2c_cmdSingle( &_AT_PUB[0] );
0x11184	0x480D    LDR	R0, [PC, #52]
0x11186	0xF000F8C9  BL	_g2c_cmdSingle+0
;ThermalCameraDemo_main.c, 212 :: 		}
L_g2cTask14:
;ThermalCameraDemo_main.c, 213 :: 		}
L_end_g2cTask:
0x1118A	0xF8DDE000  LDR	LR, [SP, #0]
0x1118E	0xB001    ADD	SP, SP, #4
0x11190	0x4770    BX	LR
0x11192	0xBF00    NOP
0x11194	0x84122000  	_taskTime+0
0x11198	0xC1062000  	_G2C_min_pxBuffer+0
0x1119C	0x77992000  	ThermalCameraDemo_main_g2c_sRef_tempMin+0
0x111A0	0x77912000  	ThermalCameraDemo_main__AT_DSET+0
0x111A4	0xC11A2000  	_G2C_max_pxBuffer+0
0x111A8	0x77B72000  	ThermalCameraDemo_main_g2c_sRef_tempMax+0
0x111AC	0xC12E2000  	_G2C_avg_pxBuffer+0
0x111B0	0x77D52000  	ThermalCameraDemo_main_g2c_sRef_tempAvg+0
0x111B4	0xC1422000  	_G2C_ambient_tempBuffer+0
0x111B8	0x77F32000  	ThermalCameraDemo_main_g2c_sRef_tempAmb+0
0x111BC	0x78112000  	ThermalCameraDemo_main__AT_PUB+0
; end of _g2cTask
_g2c_packCmd:
;ThermalCameraDemo_main.c, 99 :: 		void g2c_packCmd(uint8_t *cmd, uint8_t *mid, uint8_t *_end)
; _end start address is: 8 (R2)
; mid start address is: 4 (R1)
; cmd start address is: 0 (R0)
0xAC50	0xB09D    SUB	SP, SP, #116
0xAC52	0xF8CDE000  STR	LR, [SP, #0]
0xAC56	0x4680    MOV	R8, R0
0xAC58	0x460E    MOV	R6, R1
0xAC5A	0x4617    MOV	R7, R2
; _end end address is: 8 (R2)
; mid end address is: 4 (R1)
; cmd end address is: 0 (R0)
; cmd start address is: 32 (R8)
; mid start address is: 24 (R6)
; _end start address is: 28 (R7)
;ThermalCameraDemo_main.c, 101 :: 		char cmd_param[ 10 ] = "=\"";
0xAC5C	0xF10D0B54  ADD	R11, SP, #84
0xAC60	0xF10B0A1E  ADD	R10, R11, #30
0xAC64	0xF8DFC068  LDR	R12, [PC, #104]
0xAC68	0xF7F7FA40  BL	___CC2DW+0
;ThermalCameraDemo_main.c, 102 :: 		char mid_param[ 10 ] = "\",\"";
;ThermalCameraDemo_main.c, 103 :: 		char end_param[ 10 ] = "\"";
;ThermalCameraDemo_main.c, 106 :: 		memset(&tmpBuf[ 0 ], 0, 50);
0xAC6C	0xAB01    ADD	R3, SP, #4
0xAC6E	0x2232    MOVS	R2, #50
0xAC70	0xB212    SXTH	R2, R2
0xAC72	0x2100    MOVS	R1, #0
0xAC74	0x4618    MOV	R0, R3
0xAC76	0xF7FDF9B3  BL	_memset+0
;ThermalCameraDemo_main.c, 108 :: 		strcat ( &tmpBuf[ 0 ], cmd );
0xAC7A	0xAB01    ADD	R3, SP, #4
0xAC7C	0x4641    MOV	R1, R8
; cmd end address is: 32 (R8)
0xAC7E	0x4618    MOV	R0, R3
0xAC80	0xF7FDF95A  BL	_strcat+0
;ThermalCameraDemo_main.c, 109 :: 		strcat ( &tmpBuf[ 0 ], &cmd_param[0] );
0xAC84	0xAC15    ADD	R4, SP, #84
0xAC86	0xAB01    ADD	R3, SP, #4
0xAC88	0x4621    MOV	R1, R4
0xAC8A	0x4618    MOV	R0, R3
0xAC8C	0xF7FDF954  BL	_strcat+0
;ThermalCameraDemo_main.c, 110 :: 		strcat ( &tmpBuf[ 0 ], mid );
0xAC90	0xAB01    ADD	R3, SP, #4
0xAC92	0x4631    MOV	R1, R6
; mid end address is: 24 (R6)
0xAC94	0x4618    MOV	R0, R3
0xAC96	0xF7FDF94F  BL	_strcat+0
;ThermalCameraDemo_main.c, 111 :: 		strcat ( &tmpBuf[ 0 ], &mid_param[0] );
0xAC9A	0xF10D045E  ADD	R4, SP, #94
0xAC9E	0xAB01    ADD	R3, SP, #4
0xACA0	0x4621    MOV	R1, R4
0xACA2	0x4618    MOV	R0, R3
0xACA4	0xF7FDF948  BL	_strcat+0
;ThermalCameraDemo_main.c, 112 :: 		strcat ( &tmpBuf[ 0 ], _end );
0xACA8	0xAB01    ADD	R3, SP, #4
0xACAA	0x4639    MOV	R1, R7
; _end end address is: 28 (R7)
0xACAC	0x4618    MOV	R0, R3
0xACAE	0xF7FDF943  BL	_strcat+0
;ThermalCameraDemo_main.c, 113 :: 		strcat ( &tmpBuf[ 0 ], &end_param[0] );
0xACB2	0xAC1A    ADD	R4, SP, #104
0xACB4	0xAB01    ADD	R3, SP, #4
0xACB6	0x4621    MOV	R1, R4
0xACB8	0x4618    MOV	R0, R3
0xACBA	0xF7FDF93D  BL	_strcat+0
;ThermalCameraDemo_main.c, 115 :: 		g2c_cmdSingle( &tmpBuf[ 0 ] );
0xACBE	0xAB01    ADD	R3, SP, #4
0xACC0	0x4618    MOV	R0, R3
0xACC2	0xF006FB2B  BL	_g2c_cmdSingle+0
;ThermalCameraDemo_main.c, 116 :: 		}
L_end_g2c_packCmd:
0xACC6	0xF8DDE000  LDR	LR, [SP, #0]
0xACCA	0xB01D    ADD	SP, SP, #116
0xACCC	0x4770    BX	LR
0xACCE	0xBF00    NOP
0xACD0	0xEBF40001  	?ICSg2c_packCmd_cmd_param_L0+0
; end of _g2c_packCmd
_memset:
;__Lib_CString.c, 84 :: 		
; n start address is: 8 (R2)
; character start address is: 4 (R1)
; p1 start address is: 0 (R0)
0x7FE0	0xB081    SUB	SP, SP, #4
0x7FE2	0xB213    SXTH	R3, R2
0x7FE4	0x4602    MOV	R2, R0
0x7FE6	0xB2C8    UXTB	R0, R1
; n end address is: 8 (R2)
; character end address is: 4 (R1)
; p1 end address is: 0 (R0)
; p1 start address is: 8 (R2)
; character start address is: 0 (R0)
; n start address is: 12 (R3)
;__Lib_CString.c, 87 :: 		
; pp start address is: 4 (R1)
0x7FE8	0x4611    MOV	R1, R2
; n end address is: 12 (R3)
; p1 end address is: 8 (R2)
; pp end address is: 4 (R1)
0x7FEA	0xB21D    SXTH	R5, R3
;__Lib_CString.c, 88 :: 		
L_memset20:
; pp start address is: 4 (R1)
; n start address is: 20 (R5)
; n start address is: 20 (R5)
; character start address is: 0 (R0)
; character end address is: 0 (R0)
; p1 start address is: 8 (R2)
0x7FEC	0xB22C    SXTH	R4, R5
0x7FEE	0x1E6B    SUBS	R3, R5, #1
0x7FF0	0xB21D    SXTH	R5, R3
; n end address is: 20 (R5)
0x7FF2	0xB114    CBZ	R4, L_memset21
; character end address is: 0 (R0)
; n end address is: 20 (R5)
;__Lib_CString.c, 89 :: 		
; n start address is: 20 (R5)
; character start address is: 0 (R0)
0x7FF4	0x7008    STRB	R0, [R1, #0]
0x7FF6	0x1C49    ADDS	R1, R1, #1
; character end address is: 0 (R0)
; n end address is: 20 (R5)
; pp end address is: 4 (R1)
0x7FF8	0xE7F8    B	L_memset20
L_memset21:
;__Lib_CString.c, 90 :: 		
0x7FFA	0x4610    MOV	R0, R2
; p1 end address is: 8 (R2)
;__Lib_CString.c, 91 :: 		
L_end_memset:
0x7FFC	0xB001    ADD	SP, SP, #4
0x7FFE	0x4770    BX	LR
; end of _memset
_strcat:
;__Lib_CString.c, 94 :: 		
; from start address is: 4 (R1)
; to start address is: 0 (R0)
0x7F38	0xB081    SUB	SP, SP, #4
; from end address is: 4 (R1)
; to end address is: 0 (R0)
; to start address is: 0 (R0)
; from start address is: 4 (R1)
;__Lib_CString.c, 97 :: 		
; cp start address is: 12 (R3)
0x7F3A	0x4603    MOV	R3, R0
; to end address is: 0 (R0)
; cp end address is: 12 (R3)
; from end address is: 4 (R1)
;__Lib_CString.c, 98 :: 		
L_strcat22:
; cp start address is: 12 (R3)
; from start address is: 4 (R1)
; to start address is: 0 (R0)
0x7F3C	0x781A    LDRB	R2, [R3, #0]
0x7F3E	0xB10A    CBZ	R2, L_strcat23
;__Lib_CString.c, 99 :: 		
0x7F40	0x1C5B    ADDS	R3, R3, #1
0x7F42	0xE7FB    B	L_strcat22
L_strcat23:
;__Lib_CString.c, 100 :: 		
; cp end address is: 12 (R3)
L_strcat24:
; to end address is: 0 (R0)
; cp start address is: 20 (R5)
; to start address is: 0 (R0)
; from start address is: 4 (R1)
; cp start address is: 12 (R3)
0x7F44	0x461C    MOV	R4, R3
0x7F46	0x1C5A    ADDS	R2, R3, #1
; cp end address is: 12 (R3)
; cp start address is: 20 (R5)
0x7F48	0x4615    MOV	R5, R2
; cp end address is: 20 (R5)
0x7F4A	0x460B    MOV	R3, R1
0x7F4C	0x1C4A    ADDS	R2, R1, #1
0x7F4E	0x4611    MOV	R1, R2
; from end address is: 4 (R1)
0x7F50	0x781A    LDRB	R2, [R3, #0]
0x7F52	0x7022    STRB	R2, [R4, #0]
0x7F54	0x7822    LDRB	R2, [R4, #0]
0x7F56	0xB10A    CBZ	R2, L_strcat25
; cp end address is: 20 (R5)
; from end address is: 4 (R1)
;__Lib_CString.c, 101 :: 		
; from start address is: 4 (R1)
; cp start address is: 20 (R5)
0x7F58	0x462B    MOV	R3, R5
; cp end address is: 20 (R5)
; from end address is: 4 (R1)
0x7F5A	0xE7F3    B	L_strcat24
L_strcat25:
;__Lib_CString.c, 102 :: 		
; to end address is: 0 (R0)
;__Lib_CString.c, 103 :: 		
L_end_strcat:
0x7F5C	0xB001    ADD	SP, SP, #4
0x7F5E	0x4770    BX	LR
; end of _strcat
_irgrid2_getFrameData:
;IR_Grid2_STM32_M4.c, 1030 :: 		
0x11058	0xB084    SUB	SP, SP, #16
0x1105A	0xF8CDE000  STR	LR, [SP, #0]
0x1105E	0x9003    STR	R0, [SP, #12]
;IR_Grid2_STM32_M4.c, 1032 :: 		
;IR_Grid2_STM32_M4.c, 1035 :: 		
0x11060	0x2100    MOVS	R1, #0
0x11062	0xF88D1008  STRB	R1, [SP, #8]
;IR_Grid2_STM32_M4.c, 1037 :: 		
; dataReady start address is: 4 (R1)
0x11066	0x2100    MOVS	R1, #0
; dataReady end address is: 4 (R1)
;IR_Grid2_STM32_M4.c, 1039 :: 		
L_irgrid2_getFrameData162:
; dataReady start address is: 4 (R1)
0x11068	0xB961    CBNZ	R1, L_irgrid2_getFrameData163
; dataReady end address is: 4 (R1)
;IR_Grid2_STM32_M4.c, 1041 :: 		
0x1106A	0xF10D0106  ADD	R1, SP, #6
0x1106E	0x460A    MOV	R2, R1
0x11070	0x2101    MOVS	R1, #1
0x11072	0xF2480000  MOVW	R0, #32768
0x11076	0xF7FBFB55  BL	_irgrid2_readData+0
;IR_Grid2_STM32_M4.c, 1042 :: 		
0x1107A	0xF8BD1006  LDRH	R1, [SP, #6]
0x1107E	0xF0010108  AND	R1, R1, #8
; dataReady start address is: 4 (R1)
;IR_Grid2_STM32_M4.c, 1043 :: 		
0x11082	0xE7F1    B	L_irgrid2_getFrameData162
L_irgrid2_getFrameData163:
;IR_Grid2_STM32_M4.c, 1045 :: 		
0x11084	0xB288    UXTH	R0, R1
L_irgrid2_getFrameData164:
; dataReady end address is: 4 (R1)
; dataReady start address is: 0 (R0)
0x11086	0xB310    CBZ	R0, L__irgrid2_getFrameData242
; dataReady end address is: 0 (R0)
0x11088	0xF89D1008  LDRB	R1, [SP, #8]
0x1108C	0x2905    CMP	R1, #5
0x1108E	0xD21E    BCS	L__irgrid2_getFrameData241
L__irgrid2_getFrameData240:
;IR_Grid2_STM32_M4.c, 1047 :: 		
0x11090	0x2130    MOVS	R1, #48
0x11092	0xF2480000  MOVW	R0, #32768
0x11096	0xF7FBFD33  BL	_irgrid2_writeByte+0
;IR_Grid2_STM32_M4.c, 1048 :: 		
0x1109A	0x9A03    LDR	R2, [SP, #12]
0x1109C	0xF2403140  MOVW	R1, #832
0x110A0	0xF2404000  MOVW	R0, #1024
0x110A4	0xF7FBFB3E  BL	_irgrid2_readData+0
;IR_Grid2_STM32_M4.c, 1049 :: 		
0x110A8	0xF10D0106  ADD	R1, SP, #6
0x110AC	0x460A    MOV	R2, R1
0x110AE	0x2101    MOVS	R1, #1
0x110B0	0xF2480000  MOVW	R0, #32768
0x110B4	0xF7FBFB36  BL	_irgrid2_readData+0
;IR_Grid2_STM32_M4.c, 1050 :: 		
0x110B8	0xF8BD1006  LDRH	R1, [SP, #6]
0x110BC	0xF0010108  AND	R1, R1, #8
; dataReady start address is: 0 (R0)
0x110C0	0xB288    UXTH	R0, R1
;IR_Grid2_STM32_M4.c, 1051 :: 		
0x110C2	0xF89D1008  LDRB	R1, [SP, #8]
0x110C6	0x1C49    ADDS	R1, R1, #1
0x110C8	0xF88D1008  STRB	R1, [SP, #8]
;IR_Grid2_STM32_M4.c, 1052 :: 		
; dataReady end address is: 0 (R0)
0x110CC	0xE7DB    B	L_irgrid2_getFrameData164
;IR_Grid2_STM32_M4.c, 1045 :: 		
L__irgrid2_getFrameData242:
L__irgrid2_getFrameData241:
;IR_Grid2_STM32_M4.c, 1054 :: 		
0x110CE	0xA901    ADD	R1, SP, #4
0x110D0	0x460A    MOV	R2, R1
0x110D2	0x2101    MOVS	R1, #1
0x110D4	0xF248000D  MOVW	R0, #32781
0x110D8	0xF7FBFB24  BL	_irgrid2_readData+0
;IR_Grid2_STM32_M4.c, 1055 :: 		
0x110DC	0x9903    LDR	R1, [SP, #12]
0x110DE	0xF50162D0  ADD	R2, R1, #1664
0x110E2	0xF8BD1004  LDRH	R1, [SP, #4]
0x110E6	0x8011    STRH	R1, [R2, #0]
;IR_Grid2_STM32_M4.c, 1056 :: 		
0x110E8	0x9903    LDR	R1, [SP, #12]
0x110EA	0xF2016282  ADDW	R2, R1, #1666
0x110EE	0xF8BD1006  LDRH	R1, [SP, #6]
0x110F2	0xF0010101  AND	R1, R1, #1
0x110F6	0x8011    STRH	R1, [R2, #0]
;IR_Grid2_STM32_M4.c, 1057 :: 		
0x110F8	0x9903    LDR	R1, [SP, #12]
0x110FA	0xF2016182  ADDW	R1, R1, #1666
0x110FE	0x8809    LDRH	R1, [R1, #0]
0x11100	0xB208    SXTH	R0, R1
;IR_Grid2_STM32_M4.c, 1058 :: 		
L_end_irgrid2_getFrameData:
0x11102	0xF8DDE000  LDR	LR, [SP, #0]
0x11106	0xB004    ADD	SP, SP, #16
0x11108	0x4770    BX	LR
; end of _irgrid2_getFrameData
_irgrid2_GetTa:
;IR_Grid2_STM32_M4.c, 1134 :: 		
; params start address is: 4 (R1)
; frameData start address is: 0 (R0)
0xEBF0	0xB082    SUB	SP, SP, #8
0xEBF2	0xF8CDE000  STR	LR, [SP, #0]
0xEBF6	0x4681    MOV	R9, R0
0xEBF8	0x4688    MOV	R8, R1
; params end address is: 4 (R1)
; frameData end address is: 0 (R0)
; frameData start address is: 36 (R9)
; params start address is: 32 (R8)
;IR_Grid2_STM32_M4.c, 1141 :: 		
0xEBFA	0x4641    MOV	R1, R8
0xEBFC	0x4648    MOV	R0, R9
0xEBFE	0xF7FCF959  BL	_irgrid2_GetVdd+0
; vdd start address is: 24 (S6)
0xEC02	0xEEB03A40  VMOV.F32	S6, S0
;IR_Grid2_STM32_M4.c, 1143 :: 		
0xEC06	0xF50962C8  ADD	R2, R9, #1600
0xEC0A	0x8812    LDRH	R2, [R2, #0]
0xEC0C	0xEE002A90  VMOV	S1, R2
0xEC10	0xEEF80A60  VCVT.F32.U32	S1, S1
; ptat start address is: 8 (S2)
0xEC14	0xEEB01A60  VMOV.F32	S2, S1
;IR_Grid2_STM32_M4.c, 1144 :: 		
0xEC18	0x4A34    LDR	R2, [PC, #208]
0xEC1A	0xEE002A10  VMOV	S0, R2
0xEC1E	0xEEF40AC0  VCMPE.F32	S1, S0
0xEC22	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0xEC26	0xDD06    BLE	L__irgrid2_GetTa244
;IR_Grid2_STM32_M4.c, 1146 :: 		
0xEC28	0xF04F428F  MOV	R2, #1199570944
0xEC2C	0xEE002A10  VMOV	S0, R2
0xEC30	0xEE311A40  VSUB.F32	S2, S2, S0
; ptat end address is: 8 (S2)
;IR_Grid2_STM32_M4.c, 1147 :: 		
0xEC34	0xE7FF    B	L_irgrid2_GetTa168
L__irgrid2_GetTa244:
;IR_Grid2_STM32_M4.c, 1144 :: 		
;IR_Grid2_STM32_M4.c, 1147 :: 		
L_irgrid2_GetTa168:
;IR_Grid2_STM32_M4.c, 1149 :: 		
; ptat start address is: 8 (S2)
0xEC36	0xF50962C0  ADD	R2, R9, #1536
; frameData end address is: 36 (R9)
0xEC3A	0x8812    LDRH	R2, [R2, #0]
0xEC3C	0xEE002A90  VMOV	S1, R2
0xEC40	0xEEF80A60  VCVT.F32.U32	S1, S1
; ptatArt start address is: 12 (S3)
0xEC44	0xEEF01A60  VMOV.F32	S3, S1
;IR_Grid2_STM32_M4.c, 1150 :: 		
0xEC48	0x4A28    LDR	R2, [PC, #160]
0xEC4A	0xEE002A10  VMOV	S0, R2
0xEC4E	0xEEF40AC0  VCMPE.F32	S1, S0
0xEC52	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0xEC56	0xDD06    BLE	L__irgrid2_GetTa245
;IR_Grid2_STM32_M4.c, 1152 :: 		
0xEC58	0xF04F428F  MOV	R2, #1199570944
0xEC5C	0xEE002A10  VMOV	S0, R2
0xEC60	0xEE710AC0  VSUB.F32	S1, S3, S0
; ptatArt end address is: 12 (S3)
; ptatArt start address is: 4 (S1)
; ptatArt end address is: 4 (S1)
;IR_Grid2_STM32_M4.c, 1153 :: 		
0xEC64	0xE001    B	L_irgrid2_GetTa169
L__irgrid2_GetTa245:
;IR_Grid2_STM32_M4.c, 1150 :: 		
0xEC66	0xEEF00A61  VMOV.F32	S1, S3
;IR_Grid2_STM32_M4.c, 1153 :: 		
L_irgrid2_GetTa169:
;IR_Grid2_STM32_M4.c, 1154 :: 		
; ptatArt start address is: 4 (S1)
0xEC6A	0xF1080210  ADD	R2, R8, #16
0xEC6E	0xED120A00  VLDR.32	S0, [R2, #0]
0xEC72	0xEE210A00  VMUL.F32	S0, S2, S0
0xEC76	0xEE300A20  VADD.F32	S0, S0, S1
; ptatArt end address is: 4 (S1)
0xEC7A	0xEE810A00  VDIV.F32	S0, S2, S0
; ptat end address is: 8 (S2)
0xEC7E	0xED8D0A01  VSTR.32	S0, [SP, #4]
0xEC82	0xEEF30A02  VMOV.F32	S1, #18
0xEC86	0xEEB00A00  VMOV.F32	S0, #2
0xEC8A	0xF7FBF8D7  BL	IR_Grid2_STM32_M4__pow+0
0xEC8E	0xEDDD0A01  VLDR.32	S1, [SP, #4]
0xEC92	0xEE201A80  VMUL.F32	S2, S1, S0
;IR_Grid2_STM32_M4.c, 1156 :: 		
0xEC96	0xF1080304  ADD	R3, R8, #4
0xEC9A	0x4A15    LDR	R2, [PC, #84]
0xEC9C	0xEE002A10  VMOV	S0, R2
0xECA0	0xEE730A40  VSUB.F32	S1, S6, S0
; vdd end address is: 24 (S6)
0xECA4	0xED130A00  VLDR.32	S0, [R3, #0]
0xECA8	0xEE600A20  VMUL.F32	S1, S0, S1
0xECAC	0xEEB70A00  VMOV.F32	S0, #1
0xECB0	0xEE300A20  VADD.F32	S0, S0, S1
0xECB4	0xEEC10A00  VDIV.F32	S1, S2, S0
0xECB8	0xF108020C  ADD	R2, R8, #12
0xECBC	0x8812    LDRH	R2, [R2, #0]
0xECBE	0xEE002A10  VMOV	S0, R2
0xECC2	0xEEB80A40  VCVT.F32.U32	S0, S0
0xECC6	0xEE700AC0  VSUB.F32	S1, S1, S0
;IR_Grid2_STM32_M4.c, 1157 :: 		
0xECCA	0xF1080208  ADD	R2, R8, #8
; params end address is: 32 (R8)
0xECCE	0xED120A00  VLDR.32	S0, [R2, #0]
0xECD2	0xEEC00A80  VDIV.F32	S1, S1, S0
0xECD6	0xEEB30A09  VMOV.F32	S0, #25
0xECDA	0xEE300A80  VADD.F32	S0, S1, S0
;IR_Grid2_STM32_M4.c, 1159 :: 		
0xECDE	0xEEB00A40  VMOV.F32	S0, S0
;IR_Grid2_STM32_M4.c, 1160 :: 		
L_end_irgrid2_GetTa:
0xECE2	0xF8DDE000  LDR	LR, [SP, #0]
0xECE6	0xB002    ADD	SP, SP, #8
0xECE8	0x4770    BX	LR
0xECEA	0xBF00    NOP
0xECEC	0xFE0046FF  	#1191181824
0xECF0	0x33334053  	#1079194419
; end of _irgrid2_GetTa
_irgrid2_GetVdd:
;IR_Grid2_STM32_M4.c, 1397 :: 		
; params start address is: 4 (R1)
; frameData start address is: 0 (R0)
0xAEB4	0xB082    SUB	SP, SP, #8
0xAEB6	0xF8CDE000  STR	LR, [SP, #0]
0xAEBA	0x460E    MOV	R6, R1
; params end address is: 4 (R1)
; frameData end address is: 0 (R0)
; frameData start address is: 0 (R0)
; params start address is: 24 (R6)
;IR_Grid2_STM32_M4.c, 1404 :: 		
0xAEBC	0xF2006254  ADDW	R2, R0, #1620
0xAEC0	0x8812    LDRH	R2, [R2, #0]
0xAEC2	0xEE002A90  VMOV	S1, R2
0xAEC6	0xEEF80A60  VCVT.F32.U32	S1, S1
; vdd start address is: 24 (S6)
0xAECA	0xEEB03A60  VMOV.F32	S6, S1
;IR_Grid2_STM32_M4.c, 1405 :: 		
0xAECE	0x4A29    LDR	R2, [PC, #164]
0xAED0	0xEE002A10  VMOV	S0, R2
0xAED4	0xEEF40AC0  VCMPE.F32	S1, S0
0xAED8	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0xAEDC	0xDD06    BLE	L__irgrid2_GetVdd243
;IR_Grid2_STM32_M4.c, 1407 :: 		
0xAEDE	0xF04F428F  MOV	R2, #1199570944
0xAEE2	0xEE002A10  VMOV	S0, R2
0xAEE6	0xEE333A40  VSUB.F32	S6, S6, S0
; vdd end address is: 24 (S6)
;IR_Grid2_STM32_M4.c, 1408 :: 		
0xAEEA	0xE7FF    B	L_irgrid2_GetVdd206
L__irgrid2_GetVdd243:
;IR_Grid2_STM32_M4.c, 1405 :: 		
;IR_Grid2_STM32_M4.c, 1408 :: 		
L_irgrid2_GetVdd206:
;IR_Grid2_STM32_M4.c, 1409 :: 		
; vdd start address is: 24 (S6)
0xAEEC	0xF50062D0  ADD	R2, R0, #1664
; frameData end address is: 0 (R0)
0xAEF0	0x8812    LDRH	R2, [R2, #0]
0xAEF2	0xF4026240  AND	R2, R2, #3072
0xAEF6	0xB292    UXTH	R2, R2
0xAEF8	0x0A92    LSRS	R2, R2, #10
; resolutionRAM start address is: 28 (R7)
0xAEFA	0xB217    SXTH	R7, R2
;IR_Grid2_STM32_M4.c, 1410 :: 		
0xAEFC	0xF2060224  ADDW	R2, R6, #36
0xAF00	0x7812    LDRB	R2, [R2, #0]
0xAF02	0xEE002A10  VMOV	S0, R2
0xAF06	0xEEB80A40  VCVT.F32.U32	S0, S0
0xAF0A	0xEEF00A40  VMOV.F32	S1, S0
0xAF0E	0xEEB00A00  VMOV.F32	S0, #2
0xAF12	0xF7FEFF93  BL	IR_Grid2_STM32_M4__pow+0
0xAF16	0xED8D0A01  VSTR.32	S0, [SP, #4]
0xAF1A	0xEE007A10  VMOV	S0, R7
0xAF1E	0xEEB80AC0  VCVT.F32.S32	S0, S0
; resolutionRAM end address is: 28 (R7)
0xAF22	0xEEF00A40  VMOV.F32	S1, S0
0xAF26	0xEEB00A00  VMOV.F32	S0, #2
0xAF2A	0xF7FEFF87  BL	IR_Grid2_STM32_M4__pow+0
0xAF2E	0xEDDD0A01  VLDR.32	S1, [SP, #4]
0xAF32	0xEE800A80  VDIV.F32	S0, S1, S0
;IR_Grid2_STM32_M4.c, 1411 :: 		
0xAF36	0xEE600A03  VMUL.F32	S1, S0, S6
; vdd end address is: 24 (S6)
0xAF3A	0x1CB2    ADDS	R2, R6, #2
0xAF3C	0xF9B22000  LDRSH	R2, [R2, #0]
0xAF40	0xEE002A10  VMOV	S0, R2
0xAF44	0xEEB80AC0  VCVT.F32.S32	S0, S0
0xAF48	0xEE700AC0  VSUB.F32	S1, S1, S0
0xAF4C	0x4632    MOV	R2, R6
; params end address is: 24 (R6)
0xAF4E	0xF9B22000  LDRSH	R2, [R2, #0]
0xAF52	0xEE002A10  VMOV	S0, R2
0xAF56	0xEEB80AC0  VCVT.F32.S32	S0, S0
0xAF5A	0xEEC00A80  VDIV.F32	S1, S1, S0
0xAF5E	0x4A06    LDR	R2, [PC, #24]
0xAF60	0xEE002A10  VMOV	S0, R2
0xAF64	0xEE300A80  VADD.F32	S0, S1, S0
;IR_Grid2_STM32_M4.c, 1413 :: 		
0xAF68	0xEEB00A40  VMOV.F32	S0, S0
;IR_Grid2_STM32_M4.c, 1414 :: 		
L_end_irgrid2_GetVdd:
0xAF6C	0xF8DDE000  LDR	LR, [SP, #0]
0xAF70	0xB002    ADD	SP, SP, #8
0xAF72	0x4770    BX	LR
0xAF74	0xFE0046FF  	#1191181824
0xAF78	0x33334053  	#1079194419
; end of _irgrid2_GetVdd
_irgrid2_CalculateTo:
;IR_Grid2_STM32_M4.c, 1162 :: 		
; result start address is: 8 (R2)
; tr start address is: 4 (S1)
; emissivity start address is: 0 (S0)
0xEDD4	0xB08F    SUB	SP, SP, #60
0xEDD6	0xF8CDE000  STR	LR, [SP, #0]
; params start address is: 4 (R1)
; frameData start address is: 0 (R0)
0xEDDA	0x4682    MOV	R10, R0
0xEDDC	0x468B    MOV	R11, R1
0xEDDE	0xEEF03A40  VMOV.F32	S7, S0
0xEDE2	0xEEF04A60  VMOV.F32	S9, S1
0xEDE6	0x4694    MOV	R12, R2
; result end address is: 8 (R2)
; tr end address is: 4 (S1)
; emissivity end address is: 0 (S0)
; params end address is: 4 (R1)
; frameData end address is: 0 (R0)
; frameData start address is: 40 (R10)
; params start address is: 44 (R11)
; emissivity start address is: 28 (S7)
; tr start address is: 36 (S9)
; result start address is: 48 (R12)
;IR_Grid2_STM32_M4.c, 1187 :: 		
0xEDE8	0xF20A6382  ADDW	R3, R10, #1666
0xEDEC	0x881B    LDRH	R3, [R3, #0]
; subPage start address is: 0 (R0)
0xEDEE	0xB298    UXTH	R0, R3
;IR_Grid2_STM32_M4.c, 1188 :: 		
0xEDF0	0xF8AD0004  STRH	R0, [SP, #4]
0xEDF4	0x4659    MOV	R1, R11
0xEDF6	0x4650    MOV	R0, R10
0xEDF8	0xF7FCF85C  BL	_irgrid2_GetVdd+0
0xEDFC	0xF8BD0004  LDRH	R0, [SP, #4]
; vdd start address is: 32 (S8)
0xEE00	0xEEB04A40  VMOV.F32	S8, S0
;IR_Grid2_STM32_M4.c, 1189 :: 		
0xEE04	0xF8AD0004  STRH	R0, [SP, #4]
0xEE08	0x4659    MOV	R1, R11
0xEE0A	0x4650    MOV	R0, R10
0xEE0C	0xF7FFFEF0  BL	_irgrid2_GetTa+0
0xEE10	0xF8BD0004  LDRH	R0, [SP, #4]
; ta start address is: 24 (S6)
0xEE14	0xEEB03A40  VMOV.F32	S6, S0
;IR_Grid2_STM32_M4.c, 1190 :: 		
0xEE18	0x4BF3    LDR	R3, [PC, #972]
0xEE1A	0xEE003A90  VMOV	S1, R3
0xEE1E	0xEE300A20  VADD.F32	S0, S0, S1
0xEE22	0xF8AD0004  STRH	R0, [SP, #4]
0xEE26	0xEEF10A00  VMOV.F32	S1, #4
0xEE2A	0xF7FBF807  BL	IR_Grid2_STM32_M4__pow+0
0xEE2E	0xF8BD0004  LDRH	R0, [SP, #4]
; ta4 start address is: 40 (S10)
0xEE32	0xEEB05A40  VMOV.F32	S10, S0
;IR_Grid2_STM32_M4.c, 1191 :: 		
0xEE36	0x4BEC    LDR	R3, [PC, #944]
0xEE38	0xEE003A10  VMOV	S0, R3
0xEE3C	0xEE340A80  VADD.F32	S0, S9, S0
; tr end address is: 36 (S9)
0xEE40	0xF8AD0004  STRH	R0, [SP, #4]
0xEE44	0xEEF10A00  VMOV.F32	S1, #4
0xEE48	0xF7FAFFF8  BL	IR_Grid2_STM32_M4__pow+0
0xEE4C	0xF8BD0004  LDRH	R0, [SP, #4]
;IR_Grid2_STM32_M4.c, 1192 :: 		
0xEE50	0xEE700A45  VSUB.F32	S1, S0, S10
; ta4 end address is: 40 (S10)
0xEE54	0xEEC00AA3  VDIV.F32	S1, S1, S7
0xEE58	0xEE702A60  VSUB.F32	S5, S0, S1
; taTr start address is: 20 (S5)
;IR_Grid2_STM32_M4.c, 1194 :: 		
0xEE5C	0xAE0A    ADD	R6, SP, #40
0xEE5E	0xF10B032C  ADD	R3, R11, #44
0xEE62	0xED530A00  VLDR.32	S1, [R3, #0]
0xEE66	0x4BE1    LDR	R3, [PC, #900]
0xEE68	0xEE003A10  VMOV	S0, R3
0xEE6C	0xEE600A80  VMUL.F32	S1, S1, S0
0xEE70	0xEEB70A00  VMOV.F32	S0, #1
0xEE74	0xEE700A20  VADD.F32	S1, S0, S1
0xEE78	0xEEB70A00  VMOV.F32	S0, #1
0xEE7C	0xEE800A20  VDIV.F32	S0, S0, S1
0xEE80	0xED060A00  VSTR.32	S0, [R6, #0]
;IR_Grid2_STM32_M4.c, 1195 :: 		
0xEE84	0x1D33    ADDS	R3, R6, #4
0xEE86	0xEEB70A00  VMOV.F32	S0, #1
0xEE8A	0xED030A00  VSTR.32	S0, [R3, #0]
;IR_Grid2_STM32_M4.c, 1196 :: 		
0xEE8E	0xF2060508  ADDW	R5, R6, #8
0xEE92	0xF10B032C  ADD	R3, R11, #44
0xEE96	0xF2030408  ADDW	R4, R3, #8
0xEE9A	0xF10B033C  ADD	R3, R11, #60
0xEE9E	0x1D1B    ADDS	R3, R3, #4
0xEEA0	0xF9B33000  LDRSH	R3, [R3, #0]
0xEEA4	0xEE003A90  VMOV	S1, R3
0xEEA8	0xEEF80AE0  VCVT.F32.S32	S1, S1
0xEEAC	0xED140A00  VLDR.32	S0, [R4, #0]
0xEEB0	0xEE600A20  VMUL.F32	S1, S0, S1
0xEEB4	0xEEB70A00  VMOV.F32	S0, #1
0xEEB8	0xEE300A20  VADD.F32	S0, S0, S1
0xEEBC	0xED050A00  VSTR.32	S0, [R5, #0]
;IR_Grid2_STM32_M4.c, 1197 :: 		
0xEEC0	0xF206070C  ADDW	R7, R6, #12
0xEEC4	0xF2060308  ADDW	R3, R6, #8
0xEEC8	0xED131A00  VLDR.32	S2, [R3, #0]
0xEECC	0xF10B032C  ADD	R3, R11, #44
0xEED0	0xF203060C  ADDW	R6, R3, #12
0xEED4	0xF10B053C  ADD	R5, R11, #60
0xEED8	0x1DAB    ADDS	R3, R5, #6
0xEEDA	0xF9B34000  LDRSH	R4, [R3, #0]
0xEEDE	0x1D2B    ADDS	R3, R5, #4
0xEEE0	0xF9B33000  LDRSH	R3, [R3, #0]
0xEEE4	0x1AE3    SUB	R3, R4, R3
0xEEE6	0xB21B    SXTH	R3, R3
0xEEE8	0xEE003A90  VMOV	S1, R3
0xEEEC	0xEEF80AE0  VCVT.F32.S32	S1, S1
0xEEF0	0xED160A00  VLDR.32	S0, [R6, #0]
0xEEF4	0xEE600A20  VMUL.F32	S1, S0, S1
0xEEF8	0xEEB70A00  VMOV.F32	S0, #1
0xEEFC	0xEE300A20  VADD.F32	S0, S0, S1
0xEF00	0xEE210A00  VMUL.F32	S0, S2, S0
0xEF04	0xED070A00  VSTR.32	S0, [R7, #0]
;IR_Grid2_STM32_M4.c, 1200 :: 		
0xEF08	0xF20A6314  ADDW	R3, R10, #1556
0xEF0C	0x881B    LDRH	R3, [R3, #0]
0xEF0E	0xEE003A90  VMOV	S1, R3
0xEF12	0xEEF80A60  VCVT.F32.U32	S1, S1
; gain start address is: 8 (S2)
0xEF16	0xEEB01A60  VMOV.F32	S2, S1
;IR_Grid2_STM32_M4.c, 1201 :: 		
0xEF1A	0x4BB5    LDR	R3, [PC, #724]
0xEF1C	0xEE003A10  VMOV	S0, R3
0xEF20	0xEEF40AC0  VCMPE.F32	S1, S0
0xEF24	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0xEF28	0xDD06    BLE	L__irgrid2_CalculateTo246
;IR_Grid2_STM32_M4.c, 1203 :: 		
0xEF2A	0xF04F438F  MOV	R3, #1199570944
0xEF2E	0xEE003A10  VMOV	S0, R3
0xEF32	0xEE710A40  VSUB.F32	S1, S2, S0
; gain end address is: 8 (S2)
; gain start address is: 4 (S1)
; gain end address is: 4 (S1)
;IR_Grid2_STM32_M4.c, 1204 :: 		
0xEF36	0xE001    B	L_irgrid2_CalculateTo170
L__irgrid2_CalculateTo246:
;IR_Grid2_STM32_M4.c, 1201 :: 		
0xEF38	0xEEF00A41  VMOV.F32	S1, S2
;IR_Grid2_STM32_M4.c, 1204 :: 		
L_irgrid2_CalculateTo170:
;IR_Grid2_STM32_M4.c, 1206 :: 		
; gain start address is: 4 (S1)
0xEF3C	0xF10B0314  ADD	R3, R11, #20
0xEF40	0xF9B33000  LDRSH	R3, [R3, #0]
0xEF44	0xEE023A10  VMOV	S4, R3
0xEF48	0xEEB82AC2  VCVT.F32.S32	S4, S4
0xEF4C	0xEE822A20  VDIV.F32	S4, S4, S1
; gain end address is: 4 (S1)
; gain start address is: 16 (S4)
;IR_Grid2_STM32_M4.c, 1209 :: 		
0xEF50	0xF50A63D0  ADD	R3, R10, #1664
0xEF54	0x881B    LDRH	R3, [R3, #0]
0xEF56	0xF4035380  AND	R3, R3, #4096
0xEF5A	0xB29B    UXTH	R3, R3
0xEF5C	0x095B    LSRS	R3, R3, #5
; mode start address is: 4 (R1)
0xEF5E	0xB2D9    UXTB	R1, R3
;IR_Grid2_STM32_M4.c, 1211 :: 		
0xEF60	0xAC05    ADD	R4, SP, #20
0xEF62	0xF50A63C2  ADD	R3, R10, #1552
0xEF66	0x881B    LDRH	R3, [R3, #0]
0xEF68	0xEE003A10  VMOV	S0, R3
0xEF6C	0xEEB80A40  VCVT.F32.U32	S0, S0
0xEF70	0xED040A00  VSTR.32	S0, [R4, #0]
;IR_Grid2_STM32_M4.c, 1212 :: 		
0xEF74	0x1D24    ADDS	R4, R4, #4
0xEF76	0xF50A63CA  ADD	R3, R10, #1616
0xEF7A	0x881B    LDRH	R3, [R3, #0]
0xEF7C	0xEE003A10  VMOV	S0, R3
0xEF80	0xEEB80A40  VCVT.F32.U32	S0, S0
0xEF84	0xED040A00  VSTR.32	S0, [R4, #0]
;IR_Grid2_STM32_M4.c, 1213 :: 		
; i start address is: 24 (R6)
0xEF88	0x2600    MOVS	R6, #0
0xEF8A	0xB236    SXTH	R6, R6
; frameData end address is: 40 (R10)
; params end address is: 44 (R11)
; emissivity end address is: 28 (S7)
; result end address is: 48 (R12)
; subPage end address is: 0 (R0)
; vdd end address is: 32 (S8)
; mode end address is: 4 (R1)
; gain end address is: 16 (S4)
; taTr end address is: 20 (S5)
; ta end address is: 24 (S6)
; i end address is: 24 (R6)
0xEF8C	0xF8AD6004  STRH	R6, [SP, #4]
0xEF90	0xF88D1006  STRB	R1, [SP, #6]
0xEF94	0xEEF03A44  VMOV.F32	S7, S8
0xEF98	0xEEB04A63  VMOV.F32	S8, S7
0xEF9C	0x4657    MOV	R7, R10
0xEF9E	0x46D8    MOV	R8, R11
0xEFA0	0x4662    MOV	R2, R12
0xEFA2	0xB281    UXTH	R1, R0
0xEFA4	0xF89D0006  LDRB	R0, [SP, #6]
0xEFA8	0xF9BD6004  LDRSH	R6, [SP, #4]
L_irgrid2_CalculateTo171:
; i start address is: 24 (R6)
; mode start address is: 0 (R0)
; gain start address is: 16 (S4)
; taTr start address is: 20 (S5)
; ta start address is: 24 (S6)
; vdd start address is: 28 (S7)
; subPage start address is: 4 (R1)
; result start address is: 8 (R2)
; emissivity start address is: 32 (S8)
; params start address is: 32 (R8)
; frameData start address is: 28 (R7)
0xEFAC	0x2E02    CMP	R6, #2
0xEFAE	0xDA31    BGE	L_irgrid2_CalculateTo172
;IR_Grid2_STM32_M4.c, 1215 :: 		
0xEFB0	0xAC05    ADD	R4, SP, #20
0xEFB2	0x00B3    LSLS	R3, R6, #2
0xEFB4	0x18E3    ADDS	R3, R4, R3
0xEFB6	0xED530A00  VLDR.32	S1, [R3, #0]
0xEFBA	0x4B8D    LDR	R3, [PC, #564]
0xEFBC	0xEE003A10  VMOV	S0, R3
0xEFC0	0xEEF40AC0  VCMPE.F32	S1, S0
0xEFC4	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0xEFC8	0xDD0C    BLE	L_irgrid2_CalculateTo174
;IR_Grid2_STM32_M4.c, 1217 :: 		
0xEFCA	0xAC05    ADD	R4, SP, #20
0xEFCC	0x00B3    LSLS	R3, R6, #2
0xEFCE	0x18E5    ADDS	R5, R4, R3
0xEFD0	0xED550A00  VLDR.32	S1, [R5, #0]
0xEFD4	0xF04F438F  MOV	R3, #1199570944
0xEFD8	0xEE003A10  VMOV	S0, R3
0xEFDC	0xEE300AC0  VSUB.F32	S0, S1, S0
0xEFE0	0xED050A00  VSTR.32	S0, [R5, #0]
;IR_Grid2_STM32_M4.c, 1218 :: 		
L_irgrid2_CalculateTo174:
;IR_Grid2_STM32_M4.c, 1219 :: 		
0xEFE4	0xAC05    ADD	R4, SP, #20
0xEFE6	0x00B3    LSLS	R3, R6, #2
0xEFE8	0x18E4    ADDS	R4, R4, R3
0xEFEA	0xED140A00  VLDR.32	S0, [R4, #0]
0xEFEE	0xEE200A02  VMUL.F32	S0, S0, S4
0xEFF2	0xED040A00  VSTR.32	S0, [R4, #0]
;IR_Grid2_STM32_M4.c, 1213 :: 		
0xEFF6	0x1C76    ADDS	R6, R6, #1
0xEFF8	0xB236    SXTH	R6, R6
;IR_Grid2_STM32_M4.c, 1220 :: 		
0xEFFA	0xF8AD6004  STRH	R6, [SP, #4]
; i end address is: 24 (R6)
0xEFFE	0xED8D4A02  VSTR.32	S8, [SP, #8]
0xF002	0xEDCD3A03  VSTR.32	S7, [SP, #12]
0xF006	0xEDDD3A03  VLDR.32	S7, [SP, #12]
0xF00A	0xED9D4A02  VLDR.32	S8, [SP, #8]
0xF00E	0xF9BD6004  LDRSH	R6, [SP, #4]
0xF012	0xE7CB    B	L_irgrid2_CalculateTo171
L_irgrid2_CalculateTo172:
;IR_Grid2_STM32_M4.c, 1221 :: 		
0xF014	0xAD05    ADD	R5, SP, #20
0xF016	0xED551A00  VLDR.32	S3, [R5, #0]
0xF01A	0xF642234C  MOVW	R3, #10828
0xF01E	0xEB080303  ADD	R3, R8, R3, LSL #0
0xF022	0x461C    MOV	R4, R3
0xF024	0xF1080320  ADD	R3, R8, #32
0xF028	0xEEB30A09  VMOV.F32	S0, #25
0xF02C	0xEE730A40  VSUB.F32	S1, S6, S0
0xF030	0xED130A00  VLDR.32	S0, [R3, #0]
0xF034	0xEE600A20  VMUL.F32	S1, S0, S1
0xF038	0xEEB70A00  VMOV.F32	S0, #1
0xF03C	0xEE700A20  VADD.F32	S1, S0, S1
0xF040	0xF9B43000  LDRSH	R3, [R4, #0]
0xF044	0xEE003A10  VMOV	S0, R3
0xF048	0xEEB80AC0  VCVT.F32.S32	S0, S0
0xF04C	0xEE201A20  VMUL.F32	S2, S0, S1
0xF050	0xF108041C  ADD	R4, R8, #28
0xF054	0x4B67    LDR	R3, [PC, #412]
0xF056	0xEE003A10  VMOV	S0, R3
0xF05A	0xEE730AC0  VSUB.F32	S1, S7, S0
0xF05E	0xED140A00  VLDR.32	S0, [R4, #0]
0xF062	0xEE600A20  VMUL.F32	S1, S0, S1
0xF066	0xEEB70A00  VMOV.F32	S0, #1
0xF06A	0xEE300A20  VADD.F32	S0, S0, S1
0xF06E	0xEE210A00  VMUL.F32	S0, S2, S0
0xF072	0xEE310AC0  VSUB.F32	S0, S3, S0
0xF076	0xED050A00  VSTR.32	S0, [R5, #0]
;IR_Grid2_STM32_M4.c, 1222 :: 		
0xF07A	0xF1080325  ADD	R3, R8, #37
0xF07E	0x781B    LDRB	R3, [R3, #0]
0xF080	0x4298    CMP	R0, R3
0xF082	0xD135    BNE	L_irgrid2_CalculateTo175
;IR_Grid2_STM32_M4.c, 1224 :: 		
0xF084	0xAB05    ADD	R3, SP, #20
0xF086	0x1D1D    ADDS	R5, R3, #4
0xF088	0x1D1B    ADDS	R3, R3, #4
0xF08A	0xED531A00  VLDR.32	S3, [R3, #0]
0xF08E	0xF642234C  MOVW	R3, #10828
0xF092	0xEB080303  ADD	R3, R8, R3, LSL #0
0xF096	0x1C9C    ADDS	R4, R3, #2
0xF098	0xF1080320  ADD	R3, R8, #32
0xF09C	0xEEB30A09  VMOV.F32	S0, #25
0xF0A0	0xEE730A40  VSUB.F32	S1, S6, S0
0xF0A4	0xED130A00  VLDR.32	S0, [R3, #0]
0xF0A8	0xEE600A20  VMUL.F32	S1, S0, S1
0xF0AC	0xEEB70A00  VMOV.F32	S0, #1
0xF0B0	0xEE700A20  VADD.F32	S1, S0, S1
0xF0B4	0xF9B43000  LDRSH	R3, [R4, #0]
0xF0B8	0xEE003A10  VMOV	S0, R3
0xF0BC	0xEEB80AC0  VCVT.F32.S32	S0, S0
0xF0C0	0xEE201A20  VMUL.F32	S2, S0, S1
0xF0C4	0xF108041C  ADD	R4, R8, #28
0xF0C8	0x4B4A    LDR	R3, [PC, #296]
0xF0CA	0xEE003A10  VMOV	S0, R3
0xF0CE	0xEE730AC0  VSUB.F32	S1, S7, S0
0xF0D2	0xED140A00  VLDR.32	S0, [R4, #0]
0xF0D6	0xEE600A20  VMUL.F32	S1, S0, S1
0xF0DA	0xEEB70A00  VMOV.F32	S0, #1
0xF0DE	0xEE300A20  VADD.F32	S0, S0, S1
0xF0E2	0xEE210A00  VMUL.F32	S0, S2, S0
0xF0E6	0xEE310AC0  VSUB.F32	S0, S3, S0
0xF0EA	0xED050A00  VSTR.32	S0, [R5, #0]
;IR_Grid2_STM32_M4.c, 1225 :: 		
0xF0EE	0xE03C    B	L_irgrid2_CalculateTo176
L_irgrid2_CalculateTo175:
;IR_Grid2_STM32_M4.c, 1228 :: 		
0xF0F0	0xAB05    ADD	R3, SP, #20
0xF0F2	0x1D1D    ADDS	R5, R3, #4
0xF0F4	0x1D1B    ADDS	R3, R3, #4
0xF0F6	0xED531A00  VLDR.32	S3, [R3, #0]
0xF0FA	0xF642234C  MOVW	R3, #10828
0xF0FE	0xEB080303  ADD	R3, R8, R3, LSL #0
0xF102	0x1C9B    ADDS	R3, R3, #2
0xF104	0xF9B34000  LDRSH	R4, [R3, #0]
0xF108	0xF6422350  MOVW	R3, #10832
0xF10C	0xEB080303  ADD	R3, R8, R3, LSL #0
0xF110	0xEE004A90  VMOV	S1, R4
0xF114	0xEEF80AE0  VCVT.F32.S32	S1, S1
0xF118	0xED130A00  VLDR.32	S0, [R3, #0]
0xF11C	0xEE301A80  VADD.F32	S2, S1, S0
0xF120	0xF1080320  ADD	R3, R8, #32
0xF124	0xEEB30A09  VMOV.F32	S0, #25
0xF128	0xEE730A40  VSUB.F32	S1, S6, S0
0xF12C	0xED130A00  VLDR.32	S0, [R3, #0]
0xF130	0xEE600A20  VMUL.F32	S1, S0, S1
0xF134	0xEEB70A00  VMOV.F32	S0, #1
0xF138	0xEE300A20  VADD.F32	S0, S0, S1
0xF13C	0xEE211A00  VMUL.F32	S2, S2, S0
0xF140	0xF108041C  ADD	R4, R8, #28
0xF144	0x4B2B    LDR	R3, [PC, #172]
0xF146	0xEE003A10  VMOV	S0, R3
0xF14A	0xEE730AC0  VSUB.F32	S1, S7, S0
0xF14E	0xED140A00  VLDR.32	S0, [R4, #0]
0xF152	0xEE600A20  VMUL.F32	S1, S0, S1
0xF156	0xEEB70A00  VMOV.F32	S0, #1
0xF15A	0xEE300A20  VADD.F32	S0, S0, S1
0xF15E	0xEE210A00  VMUL.F32	S0, S2, S0
0xF162	0xEE310AC0  VSUB.F32	S0, S3, S0
0xF166	0xED050A00  VSTR.32	S0, [R5, #0]
;IR_Grid2_STM32_M4.c, 1229 :: 		
L_irgrid2_CalculateTo176:
;IR_Grid2_STM32_M4.c, 1231 :: 		
; pixelNumber start address is: 48 (R12)
0xF16A	0xF2400C00  MOVW	R12, #0
0xF16E	0xFA0FFC8C  SXTH	R12, R12
; mode end address is: 0 (R0)
; gain end address is: 16 (S4)
; taTr end address is: 20 (S5)
; ta end address is: 24 (S6)
; subPage end address is: 4 (R1)
; result end address is: 8 (R2)
; emissivity end address is: 32 (S8)
; pixelNumber end address is: 48 (R12)
0xF172	0x9701    STR	R7, [SP, #4]
0xF174	0xED8D4A02  VSTR.32	S8, [SP, #8]
0xF178	0xFA5FFB80  UXTB	R11, R0
0xF17C	0xEEB05A42  VMOV.F32	S10, S4
0xF180	0xEEF04A62  VMOV.F32	S9, S5
0xF184	0xEEB04A43  VMOV.F32	S8, S6
0xF188	0xFA1FFA81  UXTH	R10, R1
0xF18C	0x4691    MOV	R9, R2
0xF18E	0xED9D3A02  VLDR.32	S6, [SP, #8]
0xF192	0x9F01    LDR	R7, [SP, #4]
L_irgrid2_CalculateTo177:
; pixelNumber start address is: 48 (R12)
; mode start address is: 44 (R11)
; gain start address is: 40 (S10)
; taTr start address is: 36 (S9)
; ta start address is: 32 (S8)
; subPage start address is: 40 (R10)
; result start address is: 36 (R9)
; emissivity start address is: 24 (S6)
; frameData start address is: 28 (R7)
; frameData end address is: 28 (R7)
; params start address is: 32 (R8)
; params end address is: 32 (R8)
; emissivity start address is: 24 (S6)
; emissivity end address is: 24 (S6)
; result start address is: 36 (R9)
; result end address is: 36 (R9)
; subPage start address is: 40 (R10)
; subPage end address is: 40 (R10)
; vdd start address is: 28 (S7)
; vdd end address is: 28 (S7)
; ta start address is: 32 (S8)
; ta end address is: 32 (S8)
; taTr start address is: 36 (S9)
; taTr end address is: 36 (S9)
; gain start address is: 40 (S10)
; gain end address is: 40 (S10)
; mode start address is: 44 (R11)
; mode end address is: 44 (R11)
0xF194	0xF5BC7F40  CMP	R12, #768
0xF198	0xF28081ED  BGE	L_irgrid2_CalculateTo178
; frameData end address is: 28 (R7)
; params end address is: 32 (R8)
; emissivity end address is: 24 (S6)
; result end address is: 36 (R9)
; subPage end address is: 40 (R10)
; vdd end address is: 28 (S7)
; ta end address is: 32 (S8)
; taTr end address is: 36 (S9)
; gain end address is: 40 (S10)
; mode end address is: 44 (R11)
;IR_Grid2_STM32_M4.c, 1233 :: 		
; mode start address is: 44 (R11)
; gain start address is: 40 (S10)
; taTr start address is: 36 (S9)
; ta start address is: 32 (S8)
; vdd start address is: 28 (S7)
; subPage start address is: 40 (R10)
; result start address is: 36 (R9)
; emissivity start address is: 24 (S6)
; params start address is: 32 (R8)
; frameData start address is: 28 (R7)
0xF19C	0x2320    MOVS	R3, #32
0xF19E	0xB21B    SXTH	R3, R3
0xF1A0	0xFB9CF4F3  SDIV	R4, R12, R3
0xF1A4	0xB224    SXTH	R4, R4
0xF1A6	0x2340    MOVS	R3, #64
0xF1A8	0xB21B    SXTH	R3, R3
0xF1AA	0xFB9CF3F3  SDIV	R3, R12, R3
0xF1AE	0xB21B    SXTH	R3, R3
0xF1B0	0x005B    LSLS	R3, R3, #1
0xF1B2	0xB21B    SXTH	R3, R3
0xF1B4	0x1AE6    SUB	R6, R4, R3
; ilPattern start address is: 0 (R0)
0xF1B6	0xB270    SXTB	R0, R6
;IR_Grid2_STM32_M4.c, 1234 :: 		
0xF1B8	0x2302    MOVS	R3, #2
0xF1BA	0xB21B    SXTH	R3, R3
0xF1BC	0xFB9CF3F3  SDIV	R3, R12, R3
0xF1C0	0xB21B    SXTH	R3, R3
0xF1C2	0x005B    LSLS	R3, R3, #1
0xF1C4	0xB21B    SXTH	R3, R3
0xF1C6	0xEBAC0403  SUB	R4, R12, R3, LSL #0
0xF1CA	0xB224    SXTH	R4, R4
0xF1CC	0xB273    SXTB	R3, R6
0xF1CE	0x4063    EORS	R3, R4
; chessPattern start address is: 8 (R2)
0xF1D0	0xB25A    SXTB	R2, R3
;IR_Grid2_STM32_M4.c, 1235 :: 		
0xF1D2	0xF10C0402  ADD	R4, R12, #2
0xF1D6	0xB224    SXTH	R4, R4
0xF1D8	0x2304    MOVS	R3, #4
0xF1DA	0xB21B    SXTH	R3, R3
0xF1DC	0xFB94F5F3  SDIV	R5, R4, R3
0xF1E0	0xB22D    SXTH	R5, R5
0xF1E2	0xF10C0403  ADD	R4, R12, #3
0xF1E6	0xE007    B	#14
0xF1E8	0x93334388  	#1133024051
0xF1EC	0x00004220  	#1109393408
0xF1F0	0xFE0046FF  	#1191181824
0xF1F4	0x33334053  	#1079194419
0xF1F8	0xB224    SXTH	R4, R4
0xF1FA	0x2304    MOVS	R3, #4
0xF1FC	0xB21B    SXTH	R3, R3
0xF1FE	0xFB94F3F3  SDIV	R3, R4, R3
0xF202	0xB21B    SXTH	R3, R3
0xF204	0x1AED    SUB	R5, R5, R3
0xF206	0xB22D    SXTH	R5, R5
0xF208	0xF10C0401  ADD	R4, R12, #1
0xF20C	0xB224    SXTH	R4, R4
0xF20E	0x2304    MOVS	R3, #4
0xF210	0xB21B    SXTH	R3, R3
0xF212	0xFB94F3F3  SDIV	R3, R4, R3
0xF216	0xB21B    SXTH	R3, R3
0xF218	0x18EC    ADDS	R4, R5, R3
0xF21A	0xB224    SXTH	R4, R4
0xF21C	0x2304    MOVS	R3, #4
0xF21E	0xB21B    SXTH	R3, R3
0xF220	0xFB9CF3F3  SDIV	R3, R12, R3
0xF224	0xB21B    SXTH	R3, R3
0xF226	0x1AE4    SUB	R4, R4, R3
0xF228	0xB224    SXTH	R4, R4
0xF22A	0xB273    SXTB	R3, R6
0xF22C	0x005B    LSLS	R3, R3, #1
0xF22E	0xB21B    SXTH	R3, R3
0xF230	0xF1C30301  RSB	R3, R3, #1
0xF234	0xB21B    SXTH	R3, R3
0xF236	0x4363    MULS	R3, R4, R3
; conversionPattern start address is: 4 (R1)
0xF238	0xB259    SXTB	R1, R3
;IR_Grid2_STM32_M4.c, 1237 :: 		
0xF23A	0xF1BB0F00  CMP	R11, #0
0xF23E	0xD101    BNE	L_irgrid2_CalculateTo180
; chessPattern end address is: 8 (R2)
;IR_Grid2_STM32_M4.c, 1239 :: 		
; pattern start address is: 8 (R2)
0xF240	0xB242    SXTB	R2, R0
;IR_Grid2_STM32_M4.c, 1240 :: 		
; pattern end address is: 8 (R2)
0xF242	0xE001    B	L_irgrid2_CalculateTo181
L_irgrid2_CalculateTo180:
;IR_Grid2_STM32_M4.c, 1243 :: 		
; pattern start address is: 12 (R3)
; chessPattern start address is: 8 (R2)
0xF244	0xB253    SXTB	R3, R2
; chessPattern end address is: 8 (R2)
; pattern end address is: 12 (R3)
0xF246	0xB25A    SXTB	R2, R3
;IR_Grid2_STM32_M4.c, 1244 :: 		
L_irgrid2_CalculateTo181:
;IR_Grid2_STM32_M4.c, 1246 :: 		
; pattern start address is: 8 (R2)
0xF248	0xF2076382  ADDW	R3, R7, #1666
0xF24C	0x881B    LDRH	R3, [R3, #0]
0xF24E	0x429A    CMP	R2, R3
0xF250	0xF040817E  BNE	L_irgrid2_CalculateTo182
; pattern end address is: 8 (R2)
;IR_Grid2_STM32_M4.c, 1248 :: 		
0xF254	0xEA4F034C  LSL	R3, R12, #1
0xF258	0x18FB    ADDS	R3, R7, R3
0xF25A	0x881B    LDRH	R3, [R3, #0]
0xF25C	0xEE003A90  VMOV	S1, R3
0xF260	0xEEF80A60  VCVT.F32.U32	S1, S1
0xF264	0xEDCD0A07  VSTR.32	S1, [SP, #28]
;IR_Grid2_STM32_M4.c, 1249 :: 		
0xF268	0x4BC5    LDR	R3, [PC, #788]
0xF26A	0xEE003A10  VMOV	S0, R3
0xF26E	0xEEF40AC0  VCMPE.F32	S1, S0
0xF272	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0xF276	0xDD09    BLE	L_irgrid2_CalculateTo183
;IR_Grid2_STM32_M4.c, 1251 :: 		
0xF278	0xEDDD0A07  VLDR.32	S1, [SP, #28]
0xF27C	0xF04F438F  MOV	R3, #1199570944
0xF280	0xEE003A10  VMOV	S0, R3
0xF284	0xEE300AC0  VSUB.F32	S0, S1, S0
0xF288	0xED8D0A07  VSTR.32	S0, [SP, #28]
;IR_Grid2_STM32_M4.c, 1252 :: 		
L_irgrid2_CalculateTo183:
;IR_Grid2_STM32_M4.c, 1253 :: 		
0xF28C	0xED9D0A07  VLDR.32	S0, [SP, #28]
0xF290	0xEE601A05  VMUL.F32	S3, S0, S10
0xF294	0xEDCD1A07  VSTR.32	S3, [SP, #28]
;IR_Grid2_STM32_M4.c, 1255 :: 		
0xF298	0xF6084444  ADDW	R4, R8, #3140
0xF29C	0xEA4F034C  LSL	R3, R12, #1
0xF2A0	0x18E5    ADDS	R5, R4, R3
0xF2A2	0xF2412344  MOVW	R3, #4676
0xF2A6	0xEB080303  ADD	R3, R8, R3, LSL #0
0xF2AA	0xEA4F068C  LSL	R6, R12, #2
0xF2AE	0x199C    ADDS	R4, R3, R6
0xF2B0	0xEEB30A09  VMOV.F32	S0, #25
0xF2B4	0xEE740A40  VSUB.F32	S1, S8, S0
0xF2B8	0xED140A00  VLDR.32	S0, [R4, #0]
0xF2BC	0xEE600A20  VMUL.F32	S1, S0, S1
0xF2C0	0xEEB70A00  VMOV.F32	S0, #1
0xF2C4	0xEE700A20  VADD.F32	S1, S0, S1
0xF2C8	0xF9B53000  LDRSH	R3, [R5, #0]
0xF2CC	0xEE003A10  VMOV	S0, R3
0xF2D0	0xEEB80AC0  VCVT.F32.S32	S0, S0
0xF2D4	0xEE201A20  VMUL.F32	S2, S0, S1
0xF2D8	0xF6416344  MOVW	R3, #7748
0xF2DC	0xEB080303  ADD	R3, R8, R3, LSL #0
0xF2E0	0x199C    ADDS	R4, R3, R6
0xF2E2	0x4BA8    LDR	R3, [PC, #672]
0xF2E4	0xEE003A10  VMOV	S0, R3
0xF2E8	0xEE730AC0  VSUB.F32	S1, S7, S0
0xF2EC	0xED140A00  VLDR.32	S0, [R4, #0]
0xF2F0	0xEE600A20  VMUL.F32	S1, S0, S1
0xF2F4	0xEEB70A00  VMOV.F32	S0, #1
0xF2F8	0xEE300A20  VADD.F32	S0, S0, S1
0xF2FC	0xEE210A00  VMUL.F32	S0, S2, S0
0xF300	0xEE310AC0  VSUB.F32	S0, S3, S0
0xF304	0xED8D0A07  VSTR.32	S0, [SP, #28]
;IR_Grid2_STM32_M4.c, 1256 :: 		
0xF308	0xF1080325  ADD	R3, R8, #37
0xF30C	0x781B    LDRB	R3, [R3, #0]
0xF30E	0x459B    CMP	R11, R3
0xF310	0xD022    BEQ	L_irgrid2_CalculateTo184
;IR_Grid2_STM32_M4.c, 1258 :: 		
0xF312	0xF6422350  MOVW	R3, #10832
0xF316	0xEB080503  ADD	R5, R8, R3, LSL #0
0xF31A	0xF2050408  ADDW	R4, R5, #8
0xF31E	0x0043    LSLS	R3, R0, #1
0xF320	0xB21B    SXTH	R3, R3
; ilPattern end address is: 0 (R0)
0xF322	0x1E5B    SUBS	R3, R3, #1
0xF324	0xB21B    SXTH	R3, R3
0xF326	0xEE003A90  VMOV	S1, R3
0xF32A	0xEEF80AE0  VCVT.F32.S32	S1, S1
0xF32E	0xED140A00  VLDR.32	S0, [R4, #0]
0xF332	0xEE600A20  VMUL.F32	S1, S0, S1
0xF336	0xED9D0A07  VLDR.32	S0, [SP, #28]
0xF33A	0xEE301A20  VADD.F32	S2, S0, S1
0xF33E	0x1D2B    ADDS	R3, R5, #4
0xF340	0xEE001A90  VMOV	S1, R1
0xF344	0xEEF80AE0  VCVT.F32.S32	S1, S1
; conversionPattern end address is: 4 (R1)
0xF348	0xED130A00  VLDR.32	S0, [R3, #0]
0xF34C	0xEE200A20  VMUL.F32	S0, S0, S1
0xF350	0xEE310A40  VSUB.F32	S0, S2, S0
0xF354	0xED8D0A07  VSTR.32	S0, [SP, #28]
;IR_Grid2_STM32_M4.c, 1259 :: 		
L_irgrid2_CalculateTo184:
;IR_Grid2_STM32_M4.c, 1261 :: 		
0xF358	0xED9D0A07  VLDR.32	S0, [SP, #28]
0xF35C	0xEE801A03  VDIV.F32	S2, S0, S6
0xF360	0xED8D1A07  VSTR.32	S2, [SP, #28]
;IR_Grid2_STM32_M4.c, 1263 :: 		
0xF364	0xF1080618  ADD	R6, R8, #24
0xF368	0xAB05    ADD	R3, SP, #20
0xF36A	0xEA4F058A  LSL	R5, R10, #2
0xF36E	0x195B    ADDS	R3, R3, R5
0xF370	0xED530A00  VLDR.32	S1, [R3, #0]
0xF374	0xED160A00  VLDR.32	S0, [R6, #0]
0xF378	0xEE200A20  VMUL.F32	S0, S0, S1
0xF37C	0xEE310A40  VSUB.F32	S0, S2, S0
0xF380	0xED8D0A07  VSTR.32	S0, [SP, #28]
;IR_Grid2_STM32_M4.c, 1265 :: 		
0xF384	0xF1080444  ADD	R4, R8, #68
0xF388	0xEA4F038C  LSL	R3, R12, #2
0xF38C	0x18E3    ADDS	R3, R4, R3
0xF38E	0xED131A00  VLDR.32	S2, [R3, #0]
0xF392	0xF6422344  MOVW	R3, #10820
0xF396	0xEB080303  ADD	R3, R8, R3, LSL #0
0xF39A	0x195B    ADDS	R3, R3, R5
0xF39C	0xED530A00  VLDR.32	S1, [R3, #0]
0xF3A0	0xED160A00  VLDR.32	S0, [R6, #0]
0xF3A4	0xEE200A20  VMUL.F32	S0, S0, S1
0xF3A8	0xEE311A40  VSUB.F32	S2, S2, S0
0xF3AC	0xF1080328  ADD	R3, R8, #40
0xF3B0	0xEEB30A09  VMOV.F32	S0, #25
0xF3B4	0xEE740A40  VSUB.F32	S1, S8, S0
0xF3B8	0xED130A00  VLDR.32	S0, [R3, #0]
0xF3BC	0xEE600A20  VMUL.F32	S1, S0, S1
0xF3C0	0xEEB70A00  VMOV.F32	S0, #1
0xF3C4	0xEE300A20  VADD.F32	S0, S0, S1
0xF3C8	0xEE210A00  VMUL.F32	S0, S2, S0
0xF3CC	0xED8D0A08  VSTR.32	S0, [SP, #32]
;IR_Grid2_STM32_M4.c, 1267 :: 		
0xF3D0	0xEEF00A08  VMOV.F32	S1, #3
0xF3D4	0xEEB00A40  VMOV.F32	S0, S0
0xF3D8	0xF7FAFD30  BL	IR_Grid2_STM32_M4__pow+0
0xF3DC	0xEDDD0A08  VLDR.32	S1, [SP, #32]
0xF3E0	0xEE201AA4  VMUL.F32	S2, S1, S9
0xF3E4	0xEDDD0A07  VLDR.32	S1, [SP, #28]
0xF3E8	0xEE700A81  VADD.F32	S1, S1, S2
0xF3EC	0xEE200A20  VMUL.F32	S0, S0, S1
;IR_Grid2_STM32_M4.c, 1268 :: 		
0xF3F0	0xEEF50A00  VMOV.F32	S1, #0.25
0xF3F4	0xEEB00A40  VMOV.F32	S0, S0
0xF3F8	0xF7FAFD20  BL	IR_Grid2_STM32_M4__pow+0
0xF3FC	0xF108042C  ADD	R4, R8, #44
0xF400	0x1D23    ADDS	R3, R4, #4
0xF402	0xED530A00  VLDR.32	S1, [R3, #0]
0xF406	0xEE201A20  VMUL.F32	S2, S0, S1
;IR_Grid2_STM32_M4.c, 1270 :: 		
0xF40A	0x1D23    ADDS	R3, R4, #4
0xF40C	0xED530A00  VLDR.32	S1, [R3, #0]
0xF410	0x4B5D    LDR	R3, [PC, #372]
0xF412	0xEE003A10  VMOV	S0, R3
0xF416	0xEE600A80  VMUL.F32	S1, S1, S0
0xF41A	0xEEB70A00  VMOV.F32	S0, #1
0xF41E	0xEE700A60  VSUB.F32	S1, S0, S1
0xF422	0xED9D0A08  VLDR.32	S0, [SP, #32]
0xF426	0xEE200A20  VMUL.F32	S0, S0, S1
0xF42A	0xEE700A01  VADD.F32	S1, S0, S2
0xF42E	0xED9D0A07  VLDR.32	S0, [SP, #28]
0xF432	0xEE800A20  VDIV.F32	S0, S0, S1
0xF436	0xEE300A24  VADD.F32	S0, S0, S9
0xF43A	0xEEF50A00  VMOV.F32	S1, #0.25
0xF43E	0xF7FAFCFD  BL	IR_Grid2_STM32_M4__pow+0
0xF442	0x4B51    LDR	R3, [PC, #324]
0xF444	0xEE003A90  VMOV	S1, R3
0xF448	0xEE700A60  VSUB.F32	S1, S0, S1
0xF44C	0xEDCD0A09  VSTR.32	S1, [SP, #36]
;IR_Grid2_STM32_M4.c, 1272 :: 		
0xF450	0xF108033C  ADD	R3, R8, #60
0xF454	0x1C9B    ADDS	R3, R3, #2
0xF456	0xF9B33000  LDRSH	R3, [R3, #0]
0xF45A	0xEE003A10  VMOV	S0, R3
0xF45E	0xEEB80AC0  VCVT.F32.S32	S0, S0
0xF462	0xEEF40AC0  VCMPE.F32	S1, S0
0xF466	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0xF46A	0xDA04    BGE	L_irgrid2_CalculateTo185
;IR_Grid2_STM32_M4.c, 1274 :: 		
0xF46C	0x2300    MOVS	R3, #0
0xF46E	0xB25B    SXTB	R3, R3
0xF470	0xF88D3038  STRB	R3, [SP, #56]
;IR_Grid2_STM32_M4.c, 1275 :: 		
0xF474	0xE02D    B	L_irgrid2_CalculateTo186
L_irgrid2_CalculateTo185:
;IR_Grid2_STM32_M4.c, 1276 :: 		
0xF476	0xF108033C  ADD	R3, R8, #60
0xF47A	0x1D1B    ADDS	R3, R3, #4
0xF47C	0xF9B33000  LDRSH	R3, [R3, #0]
0xF480	0xEE003A90  VMOV	S1, R3
0xF484	0xEEF80AE0  VCVT.F32.S32	S1, S1
0xF488	0xED9D0A09  VLDR.32	S0, [SP, #36]
0xF48C	0xEEB40AE0  VCMPE.F32	S0, S1
0xF490	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0xF494	0xDA04    BGE	L_irgrid2_CalculateTo187
;IR_Grid2_STM32_M4.c, 1278 :: 		
0xF496	0x2301    MOVS	R3, #1
0xF498	0xB25B    SXTB	R3, R3
0xF49A	0xF88D3038  STRB	R3, [SP, #56]
;IR_Grid2_STM32_M4.c, 1279 :: 		
0xF49E	0xE018    B	L_irgrid2_CalculateTo188
L_irgrid2_CalculateTo187:
;IR_Grid2_STM32_M4.c, 1280 :: 		
0xF4A0	0xF108033C  ADD	R3, R8, #60
0xF4A4	0x1D9B    ADDS	R3, R3, #6
0xF4A6	0xF9B33000  LDRSH	R3, [R3, #0]
0xF4AA	0xEE003A90  VMOV	S1, R3
0xF4AE	0xEEF80AE0  VCVT.F32.S32	S1, S1
0xF4B2	0xED9D0A09  VLDR.32	S0, [SP, #36]
0xF4B6	0xEEB40AE0  VCMPE.F32	S0, S1
0xF4BA	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0xF4BE	0xDA04    BGE	L_irgrid2_CalculateTo189
;IR_Grid2_STM32_M4.c, 1282 :: 		
0xF4C0	0x2302    MOVS	R3, #2
0xF4C2	0xB25B    SXTB	R3, R3
0xF4C4	0xF88D3038  STRB	R3, [SP, #56]
;IR_Grid2_STM32_M4.c, 1283 :: 		
0xF4C8	0xE003    B	L_irgrid2_CalculateTo190
L_irgrid2_CalculateTo189:
;IR_Grid2_STM32_M4.c, 1286 :: 		
0xF4CA	0x2303    MOVS	R3, #3
0xF4CC	0xB25B    SXTB	R3, R3
0xF4CE	0xF88D3038  STRB	R3, [SP, #56]
;IR_Grid2_STM32_M4.c, 1287 :: 		
L_irgrid2_CalculateTo190:
L_irgrid2_CalculateTo188:
L_irgrid2_CalculateTo186:
;IR_Grid2_STM32_M4.c, 1289 :: 		
0xF4D2	0xAC0A    ADD	R4, SP, #40
0xF4D4	0xF99D3038  LDRSB	R3, [SP, #56]
0xF4D8	0x009D    LSLS	R5, R3, #2
0xF4DA	0x1963    ADDS	R3, R4, R5
0xF4DC	0xED530A00  VLDR.32	S1, [R3, #0]
0xF4E0	0xED9D0A08  VLDR.32	S0, [SP, #32]
0xF4E4	0xEE201A20  VMUL.F32	S2, S0, S1
0xF4E8	0xF108032C  ADD	R3, R8, #44
0xF4EC	0x195D    ADDS	R5, R3, R5
0xF4EE	0xF108043C  ADD	R4, R8, #60
0xF4F2	0xF99D3038  LDRSB	R3, [SP, #56]
0xF4F6	0x005B    LSLS	R3, R3, #1
0xF4F8	0x18E3    ADDS	R3, R4, R3
0xF4FA	0xF9B33000  LDRSH	R3, [R3, #0]
0xF4FE	0xEE003A90  VMOV	S1, R3
0xF502	0xEEF80AE0  VCVT.F32.S32	S1, S1
0xF506	0xED9D0A09  VLDR.32	S0, [SP, #36]
0xF50A	0xEE700A60  VSUB.F32	S1, S0, S1
0xF50E	0xED150A00  VLDR.32	S0, [R5, #0]
0xF512	0xEE600A20  VMUL.F32	S1, S0, S1
0xF516	0xEEB70A00  VMOV.F32	S0, #1
0xF51A	0xEE300A20  VADD.F32	S0, S0, S1
0xF51E	0xEE610A00  VMUL.F32	S1, S2, S0
0xF522	0xED9D0A07  VLDR.32	S0, [SP, #28]
0xF526	0xEE800A20  VDIV.F32	S0, S0, S1
0xF52A	0xEE300A24  VADD.F32	S0, S0, S9
0xF52E	0xEEF50A00  VMOV.F32	S1, #0.25
0xF532	0xF7FAFC83  BL	IR_Grid2_STM32_M4__pow+0
0xF536	0x4B14    LDR	R3, [PC, #80]
0xF538	0xEE003A90  VMOV	S1, R3
0xF53C	0xEE300A60  VSUB.F32	S0, S0, S1
0xF540	0xED8D0A09  VSTR.32	S0, [SP, #36]
;IR_Grid2_STM32_M4.c, 1291 :: 		
0xF544	0xEA4F038C  LSL	R3, R12, #2
0xF548	0xEB090303  ADD	R3, R9, R3, LSL #0
0xF54C	0xED030A00  VSTR.32	S0, [R3, #0]
;IR_Grid2_STM32_M4.c, 1292 :: 		
L_irgrid2_CalculateTo182:
;IR_Grid2_STM32_M4.c, 1231 :: 		
0xF550	0xF10C0C01  ADD	R12, R12, #1
0xF554	0xFA0FFC8C  SXTH	R12, R12
;IR_Grid2_STM32_M4.c, 1293 :: 		
0xF558	0x9701    STR	R7, [SP, #4]
; frameData end address is: 28 (R7)
; params end address is: 32 (R8)
; emissivity end address is: 24 (S6)
; result end address is: 36 (R9)
; subPage end address is: 40 (R10)
; vdd end address is: 28 (S7)
; ta end address is: 32 (S8)
; taTr end address is: 36 (S9)
; gain end address is: 40 (S10)
; mode end address is: 44 (R11)
; pixelNumber end address is: 48 (R12)
0xF55A	0xF8CD8008  STR	R8, [SP, #8]
0xF55E	0xF8CD900C  STR	R9, [SP, #12]
0xF562	0xF8ADA010  STRH	R10, [SP, #16]
0xF566	0xF8BDA010  LDRH	R10, [SP, #16]
0xF56A	0xF8DD900C  LDR	R9, [SP, #12]
0xF56E	0xF8DD8008  LDR	R8, [SP, #8]
0xF572	0x9F01    LDR	R7, [SP, #4]
0xF574	0xE60E    B	L_irgrid2_CalculateTo177
L_irgrid2_CalculateTo178:
;IR_Grid2_STM32_M4.c, 1294 :: 		
L_end_irgrid2_CalculateTo:
0xF576	0xF8DDE000  LDR	LR, [SP, #0]
0xF57A	0xB00F    ADD	SP, SP, #60
0xF57C	0x4770    BX	LR
0xF57E	0xBF00    NOP
0xF580	0xFE0046FF  	#1191181824
0xF584	0x33334053  	#1079194419
0xF588	0x93334388  	#1133024051
; end of _irgrid2_CalculateTo
_color_scale_init:
;color_scale.c, 35 :: 		void color_scale_init(uint8_t Ta)
; Ta start address is: 0 (R0)
; Ta end address is: 0 (R0)
; Ta start address is: 0 (R0)
;color_scale.c, 37 :: 		_abs_min    = (Ta + _min_value);   // TA - 4
0xE6B0	0x491E    LDR	R1, [PC, #120]
0xE6B2	0xF9911000  LDRSB	R1, [R1, #0]
0xE6B6	0x1841    ADDS	R1, R0, R1
0xE6B8	0xB209    SXTH	R1, R1
0xE6BA	0xEE001A10  VMOV	S0, R1
0xE6BE	0xEEB80AC0  VCVT.F32.S32	S0, S0
0xE6C2	0x491B    LDR	R1, [PC, #108]
0xE6C4	0xED010A00  VSTR.32	S0, [R1, #0]
;color_scale.c, 38 :: 		_low_center = (Ta + _low_value);   // TA - 2
0xE6C8	0x491A    LDR	R1, [PC, #104]
0xE6CA	0xF9911000  LDRSB	R1, [R1, #0]
0xE6CE	0x1841    ADDS	R1, R0, R1
0xE6D0	0xB209    SXTH	R1, R1
0xE6D2	0xEE001A10  VMOV	S0, R1
0xE6D6	0xEEB80AC0  VCVT.F32.S32	S0, S0
0xE6DA	0x4917    LDR	R1, [PC, #92]
0xE6DC	0xED010A00  VSTR.32	S0, [R1, #0]
;color_scale.c, 39 :: 		_med_center = (Ta + _med_value);   // TA + 1
0xE6E0	0x4916    LDR	R1, [PC, #88]
0xE6E2	0xF9911000  LDRSB	R1, [R1, #0]
0xE6E6	0x1841    ADDS	R1, R0, R1
0xE6E8	0xB209    SXTH	R1, R1
0xE6EA	0xEE001A10  VMOV	S0, R1
0xE6EE	0xEEB80AC0  VCVT.F32.S32	S0, S0
0xE6F2	0x4913    LDR	R1, [PC, #76]
0xE6F4	0xED010A00  VSTR.32	S0, [R1, #0]
;color_scale.c, 40 :: 		_hig_center = (Ta + _high_value);  // TA + 2
0xE6F8	0x4912    LDR	R1, [PC, #72]
0xE6FA	0xF9911000  LDRSB	R1, [R1, #0]
0xE6FE	0x1841    ADDS	R1, R0, R1
0xE700	0xB209    SXTH	R1, R1
0xE702	0xEE001A10  VMOV	S0, R1
0xE706	0xEEB80AC0  VCVT.F32.S32	S0, S0
0xE70A	0x490F    LDR	R1, [PC, #60]
0xE70C	0xED010A00  VSTR.32	S0, [R1, #0]
;color_scale.c, 41 :: 		_abs_max    = (Ta + _max_value);   // TA + 4
0xE710	0x490E    LDR	R1, [PC, #56]
0xE712	0xF9911000  LDRSB	R1, [R1, #0]
0xE716	0x1841    ADDS	R1, R0, R1
0xE718	0xB209    SXTH	R1, R1
; Ta end address is: 0 (R0)
0xE71A	0xEE001A10  VMOV	S0, R1
0xE71E	0xEEB80AC0  VCVT.F32.S32	S0, S0
0xE722	0x490B    LDR	R1, [PC, #44]
0xE724	0xED010A00  VSTR.32	S0, [R1, #0]
;color_scale.c, 42 :: 		}
L_end_color_scale_init:
0xE728	0x4770    BX	LR
0xE72A	0xBF00    NOP
0xE72C	0x00002000  	__min_value+0
0xE730	0x78C02000  	color_scale__abs_min+0
0xE734	0x00012000  	__low_value+0
0xE738	0x78C42000  	color_scale__low_center+0
0xE73C	0x00022000  	__med_value+0
0xE740	0x78C82000  	color_scale__med_center+0
0xE744	0x00032000  	__high_value+0
0xE748	0x78CC2000  	color_scale__hig_center+0
0xE74C	0x00042000  	__max_value+0
0xE750	0x78D02000  	color_scale__abs_max+0
; end of _color_scale_init
_FloatToStr:
;__Lib_Conversions.c, 631 :: 		
; str start address is: 0 (R0)
0xE4C4	0xB083    SUB	SP, SP, #12
0xE4C6	0xF8CDE000  STR	LR, [SP, #0]
; fnum start address is: 0 (S0)
0xE4CA	0x4604    MOV	R4, R0
; str end address is: 0 (R0)
; fnum end address is: 0 (S0)
; fnum start address is: 0 (S0)
; str start address is: 16 (R4)
;__Lib_Conversions.c, 633 :: 		
; bpoint start address is: 0 (R0)
0xE4CC	0x2000    MOVS	R0, #0
;__Lib_Conversions.c, 635 :: 		
; dexpon start address is: 12 (R3)
0xE4CE	0x2300    MOVS	R3, #0
0xE4D0	0xB25B    SXTB	R3, R3
;__Lib_Conversions.c, 638 :: 		
0xE4D2	0xED8D0A02  VSTR.32	S0, [SP, #8]
; fnum end address is: 0 (S0)
;__Lib_Conversions.c, 639 :: 		
0xE4D6	0x9902    LDR	R1, [SP, #8]
0xE4D8	0xF1B13FFF  CMP	R1, #-1
0xE4DC	0xD105    BNE	L_FloatToStr117
; bpoint end address is: 0 (R0)
; dexpon end address is: 12 (R3)
;__Lib_Conversions.c, 640 :: 		
0xE4DE	0x4970    LDR	R1, [PC, #448]
0xE4E0	0x4620    MOV	R0, R4
; str end address is: 16 (R4)
0xE4E2	0xF7FCFCD3  BL	_strcpy+0
;__Lib_Conversions.c, 641 :: 		
0xE4E6	0x2003    MOVS	R0, #3
0xE4E8	0xE0D5    B	L_end_FloatToStr
;__Lib_Conversions.c, 642 :: 		
L_FloatToStr117:
;__Lib_Conversions.c, 643 :: 		
; dexpon start address is: 12 (R3)
; str start address is: 16 (R4)
; i start address is: 20 (R5)
; bpoint start address is: 0 (R0)
0xE4EA	0x2501    MOVS	R5, #1
;__Lib_Conversions.c, 644 :: 		
0xE4EC	0xA902    ADD	R1, SP, #8
0xE4EE	0x1CC9    ADDS	R1, R1, #3
0xE4F0	0x7809    LDRB	R1, [R1, #0]
0xE4F2	0xF0010180  AND	R1, R1, #128
0xE4F6	0xB2C9    UXTB	R1, R1
0xE4F8	0xB169    CBZ	R1, L__FloatToStr429
;__Lib_Conversions.c, 645 :: 		
0xE4FA	0xA902    ADD	R1, SP, #8
0xE4FC	0x1CCA    ADDS	R2, R1, #3
0xE4FE	0x7811    LDRB	R1, [R2, #0]
0xE500	0xF0810180  EOR	R1, R1, #128
0xE504	0x7011    STRB	R1, [R2, #0]
;__Lib_Conversions.c, 646 :: 		
0xE506	0x1C69    ADDS	R1, R5, #1
; i end address is: 20 (R5)
; i start address is: 8 (R2)
0xE508	0xB2CA    UXTB	R2, R1
;__Lib_Conversions.c, 647 :: 		
0xE50A	0x212D    MOVS	R1, #45
0xE50C	0x7021    STRB	R1, [R4, #0]
0xE50E	0x1C64    ADDS	R4, R4, #1
; i end address is: 8 (R2)
; str end address is: 16 (R4)
0xE510	0xB2D7    UXTB	R7, R2
0xE512	0x4626    MOV	R6, R4
;__Lib_Conversions.c, 648 :: 		
0xE514	0xE001    B	L_FloatToStr118
L__FloatToStr429:
;__Lib_Conversions.c, 644 :: 		
0xE516	0x4626    MOV	R6, R4
0xE518	0xB2EF    UXTB	R7, R5
;__Lib_Conversions.c, 648 :: 		
L_FloatToStr118:
;__Lib_Conversions.c, 649 :: 		
; str start address is: 24 (R6)
; i start address is: 28 (R7)
0xE51A	0x9902    LDR	R1, [SP, #8]
0xE51C	0xB929    CBNZ	R1, L_FloatToStr119
; bpoint end address is: 0 (R0)
; i end address is: 28 (R7)
; dexpon end address is: 12 (R3)
;__Lib_Conversions.c, 650 :: 		
0xE51E	0x4961    LDR	R1, [PC, #388]
0xE520	0x4630    MOV	R0, R6
; str end address is: 24 (R6)
0xE522	0xF7FCFCB3  BL	_strcpy+0
;__Lib_Conversions.c, 651 :: 		
0xE526	0x2000    MOVS	R0, #0
0xE528	0xE0B5    B	L_end_FloatToStr
;__Lib_Conversions.c, 652 :: 		
L_FloatToStr119:
;__Lib_Conversions.c, 653 :: 		
; dexpon start address is: 12 (R3)
; i start address is: 28 (R7)
; str start address is: 24 (R6)
; bpoint start address is: 0 (R0)
0xE52A	0x9902    LDR	R1, [SP, #8]
0xE52C	0xF1B14FFF  CMP	R1, #2139095040
0xE530	0xD105    BNE	L_FloatToStr120
; bpoint end address is: 0 (R0)
; dexpon end address is: 12 (R3)
;__Lib_Conversions.c, 654 :: 		
0xE532	0x495D    LDR	R1, [PC, #372]
0xE534	0x4630    MOV	R0, R6
; str end address is: 24 (R6)
0xE536	0xF7FCFCA9  BL	_strcpy+0
;__Lib_Conversions.c, 655 :: 		
0xE53A	0xB2F8    UXTB	R0, R7
; i end address is: 28 (R7)
0xE53C	0xE0AB    B	L_end_FloatToStr
;__Lib_Conversions.c, 656 :: 		
L_FloatToStr120:
;__Lib_Conversions.c, 664 :: 		
; dexpon start address is: 12 (R3)
; str start address is: 24 (R6)
; bpoint start address is: 0 (R0)
0xE53E	0xF88D3004  STRB	R3, [SP, #4]
; str end address is: 24 (R6)
; dexpon end address is: 12 (R3)
0xE542	0xB2C3    UXTB	R3, R0
0xE544	0x4634    MOV	R4, R6
0xE546	0xF99D0004  LDRSB	R0, [SP, #4]
L_FloatToStr121:
; bpoint end address is: 0 (R0)
; str start address is: 16 (R4)
; dexpon start address is: 0 (R0)
; bpoint start address is: 12 (R3)
0xE54A	0xEDDD0A02  VLDR.32	S1, [SP, #8]
0xE54E	0xEEB70A00  VMOV.F32	S0, #1
0xE552	0xEEF40AC0  VCMPE.F32	S1, S0
0xE556	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0xE55A	0xDA0A    BGE	L_FloatToStr122
;__Lib_Conversions.c, 665 :: 		
0xE55C	0xEDDD0A02  VLDR.32	S1, [SP, #8]
0xE560	0xEEB20A04  VMOV.F32	S0, #10
0xE564	0xEE200A80  VMUL.F32	S0, S1, S0
0xE568	0xED8D0A02  VSTR.32	S0, [SP, #8]
;__Lib_Conversions.c, 666 :: 		
0xE56C	0x1E40    SUBS	R0, R0, #1
0xE56E	0xB240    SXTB	R0, R0
;__Lib_Conversions.c, 667 :: 		
0xE570	0xE7EB    B	L_FloatToStr121
L_FloatToStr122:
;__Lib_Conversions.c, 672 :: 		
; bpoint end address is: 12 (R3)
; dexpon end address is: 0 (R0)
L_FloatToStr123:
; str end address is: 16 (R4)
; bpoint start address is: 12 (R3)
; dexpon start address is: 0 (R0)
; str start address is: 16 (R4)
0xE572	0xEDDD0A02  VLDR.32	S1, [SP, #8]
0xE576	0xEEB20A04  VMOV.F32	S0, #10
0xE57A	0xEEF40AC0  VCMPE.F32	S1, S0
0xE57E	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0xE582	0xDB0B    BLT	L_FloatToStr124
;__Lib_Conversions.c, 673 :: 		
0xE584	0xEDDD0A02  VLDR.32	S1, [SP, #8]
0xE588	0x4948    LDR	R1, [PC, #288]
0xE58A	0xEE001A10  VMOV	S0, R1
0xE58E	0xEE200A80  VMUL.F32	S0, S1, S0
0xE592	0xED8D0A02  VSTR.32	S0, [SP, #8]
;__Lib_Conversions.c, 674 :: 		
0xE596	0x1C40    ADDS	R0, R0, #1
0xE598	0xB240    SXTB	R0, R0
;__Lib_Conversions.c, 675 :: 		
0xE59A	0xE7EA    B	L_FloatToStr123
L_FloatToStr124:
;__Lib_Conversions.c, 680 :: 		
0xE59C	0x9902    LDR	R1, [SP, #8]
0xE59E	0x0049    LSLS	R1, R1, #1
0xE5A0	0x9102    STR	R1, [SP, #8]
;__Lib_Conversions.c, 689 :: 		
0xE5A2	0xA902    ADD	R1, SP, #8
0xE5A4	0x1CC9    ADDS	R1, R1, #3
0xE5A6	0x7809    LDRB	R1, [R1, #0]
0xE5A8	0x397F    SUBS	R1, #127
; d start address is: 20 (R5)
0xE5AA	0xB2CD    UXTB	R5, R1
;__Lib_Conversions.c, 692 :: 		
0xE5AC	0xA902    ADD	R1, SP, #8
0xE5AE	0x1CCA    ADDS	R2, R1, #3
0xE5B0	0x2101    MOVS	R1, #1
0xE5B2	0x7011    STRB	R1, [R2, #0]
;__Lib_Conversions.c, 693 :: 		
0xE5B4	0x9902    LDR	R1, [SP, #8]
0xE5B6	0x40A9    LSLS	R1, R5
; d end address is: 20 (R5)
0xE5B8	0x9102    STR	R1, [SP, #8]
;__Lib_Conversions.c, 694 :: 		
0xE5BA	0xA902    ADD	R1, SP, #8
0xE5BC	0x1CC9    ADDS	R1, R1, #3
0xE5BE	0x7809    LDRB	R1, [R1, #0]
0xE5C0	0x3130    ADDS	R1, #48
0xE5C2	0x7021    STRB	R1, [R4, #0]
0xE5C4	0x1C62    ADDS	R2, R4, #1
; str end address is: 16 (R4)
; str start address is: 8 (R2)
;__Lib_Conversions.c, 695 :: 		
0xE5C6	0x2801    CMP	R0, #1
0xE5C8	0xDB03    BLT	L__FloatToStr428
0xE5CA	0x2806    CMP	R0, #6
0xE5CC	0xDC01    BGT	L__FloatToStr427
0xE5CE	0x4615    MOV	R5, R2
; bpoint end address is: 12 (R3)
0xE5D0	0xE003    B	L_FloatToStr127
L__FloatToStr428:
L__FloatToStr427:
;__Lib_Conversions.c, 696 :: 		
0xE5D2	0x212E    MOVS	R1, #46
0xE5D4	0x7011    STRB	R1, [R2, #0]
0xE5D6	0x1C55    ADDS	R5, R2, #1
; str end address is: 8 (R2)
; str start address is: 20 (R5)
;__Lib_Conversions.c, 697 :: 		
; bpoint start address is: 12 (R3)
0xE5D8	0x2301    MOVS	R3, #1
; str end address is: 20 (R5)
; bpoint end address is: 12 (R3)
;__Lib_Conversions.c, 698 :: 		
L_FloatToStr127:
;__Lib_Conversions.c, 699 :: 		
; bpoint start address is: 12 (R3)
; str start address is: 20 (R5)
; d start address is: 4 (R1)
0xE5DA	0x2106    MOVS	R1, #6
; d end address is: 4 (R1)
; str end address is: 20 (R5)
; bpoint end address is: 12 (R3)
; dexpon end address is: 0 (R0)
0xE5DC	0xB244    SXTB	R4, R0
0xE5DE	0xB2C8    UXTB	R0, R1
L_FloatToStr128:
; d start address is: 0 (R0)
; str start address is: 20 (R5)
; bpoint start address is: 12 (R3)
; dexpon start address is: 16 (R4)
0xE5E0	0xB310    CBZ	R0, L_FloatToStr129
;__Lib_Conversions.c, 700 :: 		
0xE5E2	0xA902    ADD	R1, SP, #8
0xE5E4	0x1CCA    ADDS	R2, R1, #3
0xE5E6	0x2100    MOVS	R1, #0
0xE5E8	0x7011    STRB	R1, [R2, #0]
;__Lib_Conversions.c, 701 :: 		
0xE5EA	0x9902    LDR	R1, [SP, #8]
0xE5EC	0x008A    LSLS	R2, R1, #2
0xE5EE	0x9902    LDR	R1, [SP, #8]
0xE5F0	0x1889    ADDS	R1, R1, R2
0xE5F2	0x9102    STR	R1, [SP, #8]
;__Lib_Conversions.c, 702 :: 		
0xE5F4	0x9902    LDR	R1, [SP, #8]
0xE5F6	0x0049    LSLS	R1, R1, #1
0xE5F8	0x9102    STR	R1, [SP, #8]
;__Lib_Conversions.c, 703 :: 		
0xE5FA	0xA902    ADD	R1, SP, #8
0xE5FC	0x1CC9    ADDS	R1, R1, #3
0xE5FE	0x7809    LDRB	R1, [R1, #0]
0xE600	0x3130    ADDS	R1, #48
0xE602	0x7029    STRB	R1, [R5, #0]
0xE604	0x1C6D    ADDS	R5, R5, #1
;__Lib_Conversions.c, 704 :: 		
0xE606	0xB963    CBNZ	R3, L__FloatToStr431
;__Lib_Conversions.c, 705 :: 		
0xE608	0x1E61    SUBS	R1, R4, #1
0xE60A	0xB249    SXTB	R1, R1
; dexpon end address is: 16 (R4)
; dexpon start address is: 8 (R2)
0xE60C	0xB24A    SXTB	R2, R1
0xE60E	0xB921    CBNZ	R1, L__FloatToStr430
; bpoint end address is: 12 (R3)
;__Lib_Conversions.c, 706 :: 		
0xE610	0x212E    MOVS	R1, #46
0xE612	0x7029    STRB	R1, [R5, #0]
0xE614	0x1C6D    ADDS	R5, R5, #1
;__Lib_Conversions.c, 707 :: 		
; bpoint start address is: 4 (R1)
0xE616	0x2101    MOVS	R1, #1
; bpoint end address is: 4 (R1)
; str end address is: 20 (R5)
;__Lib_Conversions.c, 708 :: 		
0xE618	0xE000    B	L_FloatToStr132
L__FloatToStr430:
;__Lib_Conversions.c, 705 :: 		
0xE61A	0xB2D9    UXTB	R1, R3
;__Lib_Conversions.c, 708 :: 		
L_FloatToStr132:
; bpoint start address is: 4 (R1)
; str start address is: 20 (R5)
0xE61C	0xB254    SXTB	R4, R2
; dexpon end address is: 8 (R2)
; bpoint end address is: 4 (R1)
; str end address is: 20 (R5)
0xE61E	0xB2CB    UXTB	R3, R1
0xE620	0xE7FF    B	L_FloatToStr131
L__FloatToStr431:
;__Lib_Conversions.c, 704 :: 		
;__Lib_Conversions.c, 708 :: 		
L_FloatToStr131:
;__Lib_Conversions.c, 699 :: 		
; str start address is: 20 (R5)
; bpoint start address is: 12 (R3)
; dexpon start address is: 16 (R4)
0xE622	0x1E40    SUBS	R0, R0, #1
0xE624	0xB2C0    UXTB	R0, R0
;__Lib_Conversions.c, 709 :: 		
; bpoint end address is: 12 (R3)
; d end address is: 0 (R0)
0xE626	0xE7DB    B	L_FloatToStr128
L_FloatToStr129:
;__Lib_Conversions.c, 710 :: 		
0xE628	0x462A    MOV	R2, R5
; dexpon end address is: 16 (R4)
0xE62A	0xB260    SXTB	R0, R4
L_FloatToStr133:
; str end address is: 20 (R5)
; dexpon start address is: 0 (R0)
; str start address is: 8 (R2)
0xE62C	0x1E51    SUBS	R1, R2, #1
0xE62E	0x7809    LDRB	R1, [R1, #0]
0xE630	0x2930    CMP	R1, #48
0xE632	0xD101    BNE	L_FloatToStr134
;__Lib_Conversions.c, 711 :: 		
0xE634	0x1E52    SUBS	R2, R2, #1
0xE636	0xE7F9    B	L_FloatToStr133
L_FloatToStr134:
;__Lib_Conversions.c, 712 :: 		
0xE638	0x1E51    SUBS	R1, R2, #1
0xE63A	0x7809    LDRB	R1, [R1, #0]
0xE63C	0x292E    CMP	R1, #46
0xE63E	0xD101    BNE	L__FloatToStr432
;__Lib_Conversions.c, 713 :: 		
0xE640	0x1E52    SUBS	R2, R2, #1
; str end address is: 8 (R2)
0xE642	0xE7FF    B	L_FloatToStr135
L__FloatToStr432:
;__Lib_Conversions.c, 712 :: 		
;__Lib_Conversions.c, 713 :: 		
L_FloatToStr135:
;__Lib_Conversions.c, 714 :: 		
; str start address is: 8 (R2)
0xE644	0xB318    CBZ	R0, L__FloatToStr435
;__Lib_Conversions.c, 715 :: 		
0xE646	0x2165    MOVS	R1, #101
0xE648	0x7011    STRB	R1, [R2, #0]
0xE64A	0x1C52    ADDS	R2, R2, #1
;__Lib_Conversions.c, 716 :: 		
0xE64C	0x2800    CMP	R0, #0
0xE64E	0xDA06    BGE	L__FloatToStr433
;__Lib_Conversions.c, 717 :: 		
0xE650	0x212D    MOVS	R1, #45
0xE652	0x7011    STRB	R1, [R2, #0]
0xE654	0x1C52    ADDS	R2, R2, #1
;__Lib_Conversions.c, 718 :: 		
0xE656	0x4241    RSBS	R1, R0, #0
0xE658	0xB248    SXTB	R0, R1
; dexpon end address is: 0 (R0)
; str end address is: 8 (R2)
0xE65A	0xB243    SXTB	R3, R0
;__Lib_Conversions.c, 719 :: 		
0xE65C	0xE000    B	L_FloatToStr137
L__FloatToStr433:
;__Lib_Conversions.c, 716 :: 		
0xE65E	0xB243    SXTB	R3, R0
;__Lib_Conversions.c, 719 :: 		
L_FloatToStr137:
;__Lib_Conversions.c, 720 :: 		
; dexpon start address is: 12 (R3)
; str start address is: 8 (R2)
; d start address is: 0 (R0)
0xE660	0xB2D8    UXTB	R0, R3
;__Lib_Conversions.c, 721 :: 		
0xE662	0xB2D9    UXTB	R1, R3
; dexpon end address is: 12 (R3)
0xE664	0x2909    CMP	R1, #9
0xE666	0xD907    BLS	L__FloatToStr434
;__Lib_Conversions.c, 722 :: 		
0xE668	0x210A    MOVS	R1, #10
0xE66A	0xFBB0F1F1  UDIV	R1, R0, R1
0xE66E	0xB2C9    UXTB	R1, R1
0xE670	0x3130    ADDS	R1, #48
0xE672	0x7011    STRB	R1, [R2, #0]
0xE674	0x1C53    ADDS	R3, R2, #1
; str end address is: 8 (R2)
; str start address is: 12 (R3)
; str end address is: 12 (R3)
0xE676	0xE000    B	L_FloatToStr138
L__FloatToStr434:
;__Lib_Conversions.c, 721 :: 		
0xE678	0x4613    MOV	R3, R2
;__Lib_Conversions.c, 722 :: 		
L_FloatToStr138:
;__Lib_Conversions.c, 723 :: 		
; str start address is: 12 (R3)
0xE67A	0x220A    MOVS	R2, #10
0xE67C	0xFBB0F1F2  UDIV	R1, R0, R2
0xE680	0xFB020111  MLS	R1, R2, R1, R0
0xE684	0xB2C9    UXTB	R1, R1
; d end address is: 0 (R0)
0xE686	0x3130    ADDS	R1, #48
0xE688	0x7019    STRB	R1, [R3, #0]
0xE68A	0x1C58    ADDS	R0, R3, #1
; str end address is: 12 (R3)
; str start address is: 0 (R0)
; str end address is: 0 (R0)
;__Lib_Conversions.c, 724 :: 		
0xE68C	0xE000    B	L_FloatToStr136
L__FloatToStr435:
;__Lib_Conversions.c, 714 :: 		
0xE68E	0x4610    MOV	R0, R2
;__Lib_Conversions.c, 724 :: 		
L_FloatToStr136:
;__Lib_Conversions.c, 725 :: 		
; str start address is: 0 (R0)
0xE690	0x2100    MOVS	R1, #0
0xE692	0x7001    STRB	R1, [R0, #0]
; str end address is: 0 (R0)
;__Lib_Conversions.c, 726 :: 		
0xE694	0x2000    MOVS	R0, #0
;__Lib_Conversions.c, 727 :: 		
L_end_FloatToStr:
0xE696	0xF8DDE000  LDR	LR, [SP, #0]
0xE69A	0xB003    ADD	SP, SP, #12
0xE69C	0x4770    BX	LR
0xE69E	0xBF00    NOP
0xE6A0	0x78182000  	?lstr1___Lib_Conversions+0
0xE6A4	0x781C2000  	?lstr2___Lib_Conversions+0
0xE6A8	0x781E2000  	?lstr3___Lib_Conversions+0
0xE6AC	0xCCCD3DCC  	#1036831949
; end of _FloatToStr
_strcpy:
;__Lib_CString.c, 133 :: 		
; from start address is: 4 (R1)
; to start address is: 0 (R0)
0xAE8C	0xB081    SUB	SP, SP, #4
0xAE8E	0x9100    STR	R1, [SP, #0]
0xAE90	0x4601    MOV	R1, R0
0xAE92	0x9800    LDR	R0, [SP, #0]
; from end address is: 4 (R1)
; to end address is: 0 (R0)
; to start address is: 4 (R1)
; from start address is: 0 (R0)
;__Lib_CString.c, 136 :: 		
; cp start address is: 12 (R3)
0xAE94	0x460B    MOV	R3, R1
; cp end address is: 12 (R3)
; to end address is: 4 (R1)
;__Lib_CString.c, 137 :: 		
L_strcpy34:
; cp start address is: 20 (R5)
; cp start address is: 12 (R3)
; from start address is: 0 (R0)
; to start address is: 4 (R1)
0xAE96	0x461C    MOV	R4, R3
0xAE98	0x1C5A    ADDS	R2, R3, #1
; cp end address is: 12 (R3)
; cp start address is: 20 (R5)
0xAE9A	0x4615    MOV	R5, R2
; cp end address is: 20 (R5)
0xAE9C	0x4603    MOV	R3, R0
0xAE9E	0x1C42    ADDS	R2, R0, #1
0xAEA0	0x4610    MOV	R0, R2
; from end address is: 0 (R0)
0xAEA2	0x781A    LDRB	R2, [R3, #0]
0xAEA4	0x7022    STRB	R2, [R4, #0]
0xAEA6	0x7822    LDRB	R2, [R4, #0]
0xAEA8	0xB10A    CBZ	R2, L_strcpy35
; cp end address is: 20 (R5)
; from end address is: 0 (R0)
;__Lib_CString.c, 138 :: 		
; from start address is: 0 (R0)
; cp start address is: 20 (R5)
; cp end address is: 20 (R5)
; from end address is: 0 (R0)
0xAEAA	0x462B    MOV	R3, R5
0xAEAC	0xE7F3    B	L_strcpy34
L_strcpy35:
;__Lib_CString.c, 139 :: 		
0xAEAE	0x4608    MOV	R0, R1
; to end address is: 4 (R1)
;__Lib_CString.c, 140 :: 		
L_end_strcpy:
0xAEB0	0xB001    ADD	SP, SP, #4
0xAEB2	0x4770    BX	LR
; end of _strcpy
_create_martixImage:
;ThermalCameraDemo_main.c, 215 :: 		void create_martixImage()
0xE96C	0xB083    SUB	SP, SP, #12
0xE96E	0xF8CDE000  STR	LR, [SP, #0]
;ThermalCameraDemo_main.c, 221 :: 		To_avg_pixels = 0;
0xE972	0xF04F0000  MOV	R0, #0
0xE976	0xEE000A10  VMOV	S0, R0
0xE97A	0x4869    LDR	R0, [PC, #420]
0xE97C	0xED000A00  VSTR.32	S0, [R0, #0]
;ThermalCameraDemo_main.c, 222 :: 		To_min_pixels = 50;
0xE980	0x4868    LDR	R0, [PC, #416]
0xE982	0xEE000A10  VMOV	S0, R0
0xE986	0x4868    LDR	R0, [PC, #416]
0xE988	0xED000A00  VSTR.32	S0, [R0, #0]
;ThermalCameraDemo_main.c, 223 :: 		To_max_pixels = 0;
0xE98C	0xF04F0000  MOV	R0, #0
0xE990	0xEE000A10  VMOV	S0, R0
0xE994	0x4865    LDR	R0, [PC, #404]
0xE996	0xED000A00  VSTR.32	S0, [R0, #0]
;ThermalCameraDemo_main.c, 225 :: 		matrix_cnt = 16 * 64;
0xE99A	0xF2404100  MOVW	R1, #1024
0xE99E	0x4864    LDR	R0, [PC, #400]
0xE9A0	0x8001    STRH	R1, [R0, #0]
;ThermalCameraDemo_main.c, 226 :: 		for (rc = 0; rc < 24; rc++)
0xE9A2	0x2100    MOVS	R1, #0
0xE9A4	0x4863    LDR	R0, [PC, #396]
0xE9A6	0x7001    STRB	R1, [R0, #0]
L_create_martixImage15:
0xE9A8	0x4862    LDR	R0, [PC, #392]
0xE9AA	0x7800    LDRB	R0, [R0, #0]
0xE9AC	0x2818    CMP	R0, #24
0xE9AE	0xF0808081  BCS	L_create_martixImage16
;ThermalCameraDemo_main.c, 228 :: 		for (rcnt = 0; rcnt < 2; rcnt++)
; rcnt start address is: 20 (R5)
0xE9B2	0x2500    MOVS	R5, #0
; rcnt end address is: 20 (R5)
L_create_martixImage18:
; rcnt start address is: 20 (R5)
0xE9B4	0x2D02    CMP	R5, #2
0xE9B6	0xF0808078  BCS	L_create_martixImage19
;ThermalCameraDemo_main.c, 230 :: 		for (cc = 0; cc < 32; cc++)
0xE9BA	0x2100    MOVS	R1, #0
0xE9BC	0x485E    LDR	R0, [PC, #376]
0xE9BE	0x7001    STRB	R1, [R0, #0]
; rcnt end address is: 20 (R5)
L_create_martixImage21:
; rcnt start address is: 20 (R5)
0xE9C0	0x485D    LDR	R0, [PC, #372]
0xE9C2	0x7800    LDRB	R0, [R0, #0]
0xE9C4	0x2820    CMP	R0, #32
0xE9C6	0xF080806D  BCS	L_create_martixImage22
;ThermalCameraDemo_main.c, 232 :: 		temp_pixels = GET_PIX_NOR(rc, cc);
0xE9CA	0x485A    LDR	R0, [PC, #360]
0xE9CC	0x7800    LDRB	R0, [R0, #0]
0xE9CE	0x0141    LSLS	R1, R0, #5
0xE9D0	0xB209    SXTH	R1, R1
0xE9D2	0x4859    LDR	R0, [PC, #356]
0xE9D4	0x7800    LDRB	R0, [R0, #0]
0xE9D6	0x1808    ADDS	R0, R1, R0
0xE9D8	0xB200    SXTH	R0, R0
0xE9DA	0x0081    LSLS	R1, R0, #2
0xE9DC	0x4857    LDR	R0, [PC, #348]
0xE9DE	0x1840    ADDS	R0, R0, R1
0xE9E0	0xED100A00  VLDR.32	S0, [R0, #0]
; temp_pixels start address is: 4 (S1)
0xE9E4	0xEEF00A40  VMOV.F32	S1, S0
;ThermalCameraDemo_main.c, 234 :: 		color = color_scale_rgb_conversion( temp_pixels );
0xE9E8	0xEDCD0A01  VSTR.32	S1, [SP, #4]
0xE9EC	0xF88D5008  STRB	R5, [SP, #8]
0xE9F0	0xF7FCF88C  BL	_color_scale_rgb_conversion+0
0xE9F4	0xF89D5008  LDRB	R5, [SP, #8]
0xE9F8	0xEDDD0A01  VLDR.32	S1, [SP, #4]
0xE9FC	0x4C50    LDR	R4, [PC, #320]
0xE9FE	0x8020    STRH	R0, [R4, #0]
;ThermalCameraDemo_main.c, 235 :: 		pos = matrix_cnt;
0xEA00	0x4B4B    LDR	R3, [PC, #300]
; pos start address is: 24 (R6)
0xEA02	0x881E    LDRH	R6, [R3, #0]
;ThermalCameraDemo_main.c, 236 :: 		gImage_matrixImage[pos] = (uint8_t)(color & 0x00FF);
0xEA04	0x4619    MOV	R1, R3
0xEA06	0x780A    LDRB	R2, [R1, #0]
0xEA08	0x494E    LDR	R1, [PC, #312]
0xEA0A	0x1889    ADDS	R1, R1, R2
0xEA0C	0xF00000FF  AND	R0, R0, #255
0xEA10	0xB2C0    UXTB	R0, R0
0xEA12	0x7008    STRB	R0, [R1, #0]
;ThermalCameraDemo_main.c, 237 :: 		gImage_matrixImage[pos + 1 ] = (uint8_t)(color >> 8);
0xEA14	0x1C71    ADDS	R1, R6, #1
0xEA16	0xB209    SXTH	R1, R1
0xEA18	0x484A    LDR	R0, [PC, #296]
0xEA1A	0x1841    ADDS	R1, R0, R1
0xEA1C	0x4620    MOV	R0, R4
0xEA1E	0x8800    LDRH	R0, [R0, #0]
0xEA20	0x0A00    LSRS	R0, R0, #8
0xEA22	0xB2C0    UXTB	R0, R0
0xEA24	0x7008    STRB	R0, [R1, #0]
;ThermalCameraDemo_main.c, 238 :: 		gImage_matrixImage[pos + 2 ] = (uint8_t)(color & 0x00FF);
0xEA26	0x1CB1    ADDS	R1, R6, #2
0xEA28	0xB209    SXTH	R1, R1
0xEA2A	0x4846    LDR	R0, [PC, #280]
0xEA2C	0x1841    ADDS	R1, R0, R1
0xEA2E	0x4620    MOV	R0, R4
0xEA30	0x8800    LDRH	R0, [R0, #0]
0xEA32	0xF00000FF  AND	R0, R0, #255
0xEA36	0xB2C0    UXTB	R0, R0
0xEA38	0x7008    STRB	R0, [R1, #0]
;ThermalCameraDemo_main.c, 239 :: 		gImage_matrixImage[pos + 3 ] = (uint8_t)(color >> 8);
0xEA3A	0x1CF1    ADDS	R1, R6, #3
0xEA3C	0xB209    SXTH	R1, R1
; pos end address is: 24 (R6)
0xEA3E	0x4841    LDR	R0, [PC, #260]
0xEA40	0x1841    ADDS	R1, R0, R1
0xEA42	0x4620    MOV	R0, R4
0xEA44	0x8800    LDRH	R0, [R0, #0]
0xEA46	0x0A00    LSRS	R0, R0, #8
0xEA48	0xB2C0    UXTB	R0, R0
0xEA4A	0x7008    STRB	R0, [R1, #0]
;ThermalCameraDemo_main.c, 240 :: 		matrix_cnt += 4;
0xEA4C	0x4618    MOV	R0, R3
0xEA4E	0x8800    LDRH	R0, [R0, #0]
0xEA50	0x1D00    ADDS	R0, R0, #4
0xEA52	0x8018    STRH	R0, [R3, #0]
;ThermalCameraDemo_main.c, 242 :: 		if(rcnt == 0)
0xEA54	0xBB0D    CBNZ	R5, L_create_martixImage24
;ThermalCameraDemo_main.c, 244 :: 		if( temp_pixels < To_min_pixels && temp_pixels != 0) To_min_pixels = temp_pixels;
0xEA56	0x4834    LDR	R0, [PC, #208]
0xEA58	0xED100A00  VLDR.32	S0, [R0, #0]
0xEA5C	0xEEF40AC0  VCMPE.F32	S1, S0
0xEA60	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0xEA64	0xDA07    BGE	L__create_martixImage48
0xEA66	0xEEF50AC0  VCMPE.F32	S1, #0.0
0xEA6A	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0xEA6E	0xD002    BEQ	L__create_martixImage47
L__create_martixImage46:
0xEA70	0x482D    LDR	R0, [PC, #180]
0xEA72	0xED400A00  VSTR.32	S1, [R0, #0]
L__create_martixImage48:
L__create_martixImage47:
;ThermalCameraDemo_main.c, 245 :: 		if( temp_pixels > To_max_pixels ) To_max_pixels = temp_pixels;
0xEA76	0x482D    LDR	R0, [PC, #180]
0xEA78	0xED100A00  VLDR.32	S0, [R0, #0]
0xEA7C	0xEEF40AC0  VCMPE.F32	S1, S0
0xEA80	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0xEA84	0xDD02    BLE	L_create_martixImage28
0xEA86	0x4829    LDR	R0, [PC, #164]
0xEA88	0xED400A00  VSTR.32	S1, [R0, #0]
L_create_martixImage28:
;ThermalCameraDemo_main.c, 246 :: 		To_avg_pixels += temp_pixels;
0xEA8C	0x4824    LDR	R0, [PC, #144]
0xEA8E	0xED100A00  VLDR.32	S0, [R0, #0]
0xEA92	0xEE300A20  VADD.F32	S0, S0, S1
; temp_pixels end address is: 4 (S1)
0xEA96	0xED000A00  VSTR.32	S0, [R0, #0]
;ThermalCameraDemo_main.c, 247 :: 		}
L_create_martixImage24:
;ThermalCameraDemo_main.c, 230 :: 		for (cc = 0; cc < 32; cc++)
0xEA9A	0x4927    LDR	R1, [PC, #156]
0xEA9C	0x7808    LDRB	R0, [R1, #0]
0xEA9E	0x1C40    ADDS	R0, R0, #1
0xEAA0	0x7008    STRB	R0, [R1, #0]
;ThermalCameraDemo_main.c, 248 :: 		}
0xEAA2	0xE78D    B	L_create_martixImage21
L_create_martixImage22:
;ThermalCameraDemo_main.c, 228 :: 		for (rcnt = 0; rcnt < 2; rcnt++)
0xEAA4	0x1C6D    ADDS	R5, R5, #1
0xEAA6	0xB2ED    UXTB	R5, R5
;ThermalCameraDemo_main.c, 249 :: 		}
; rcnt end address is: 20 (R5)
0xEAA8	0xE784    B	L_create_martixImage18
L_create_martixImage19:
;ThermalCameraDemo_main.c, 226 :: 		for (rc = 0; rc < 24; rc++)
0xEAAA	0x4922    LDR	R1, [PC, #136]
0xEAAC	0x7808    LDRB	R0, [R1, #0]
0xEAAE	0x1C40    ADDS	R0, R0, #1
0xEAB0	0x7008    STRB	R0, [R1, #0]
;ThermalCameraDemo_main.c, 250 :: 		}
0xEAB2	0xE779    B	L_create_martixImage15
L_create_martixImage16:
;ThermalCameraDemo_main.c, 251 :: 		To_avg_pixels /= 768.0;
0xEAB4	0x491A    LDR	R1, [PC, #104]
0xEAB6	0xED510A00  VLDR.32	S1, [R1, #0]
0xEABA	0x4823    LDR	R0, [PC, #140]
0xEABC	0xEE000A10  VMOV	S0, R0
0xEAC0	0xEE800A80  VDIV.F32	S0, S1, S0
0xEAC4	0xED010A00  VSTR.32	S0, [R1, #0]
;ThermalCameraDemo_main.c, 253 :: 		FloatToStr(To_min_pixels, G2C_min_pxBuffer);
0xEAC8	0x4817    LDR	R0, [PC, #92]
0xEACA	0xED100A00  VLDR.32	S0, [R0, #0]
0xEACE	0x481F    LDR	R0, [PC, #124]
0xEAD0	0xF7FFFCF8  BL	_FloatToStr+0
;ThermalCameraDemo_main.c, 254 :: 		LTrim(G2C_min_pxBuffer);
0xEAD4	0x481D    LDR	R0, [PC, #116]
0xEAD6	0xF7FBFFFD  BL	_Ltrim+0
;ThermalCameraDemo_main.c, 255 :: 		FloatToStr(To_max_pixels, G2C_max_pxBuffer);
0xEADA	0x4814    LDR	R0, [PC, #80]
0xEADC	0xED100A00  VLDR.32	S0, [R0, #0]
0xEAE0	0x481B    LDR	R0, [PC, #108]
0xEAE2	0xF7FFFCEF  BL	_FloatToStr+0
;ThermalCameraDemo_main.c, 256 :: 		LTrim(G2C_max_pxBuffer);
0xEAE6	0x481A    LDR	R0, [PC, #104]
0xEAE8	0xF7FBFFF4  BL	_Ltrim+0
;ThermalCameraDemo_main.c, 257 :: 		FloatToStr(To_avg_pixels, G2C_avg_pxBuffer);
0xEAEC	0x480C    LDR	R0, [PC, #48]
0xEAEE	0xED100A00  VLDR.32	S0, [R0, #0]
0xEAF2	0x4818    LDR	R0, [PC, #96]
0xEAF4	0xF7FFFCE6  BL	_FloatToStr+0
;ThermalCameraDemo_main.c, 258 :: 		LTrim(G2C_avg_pxBuffer);
0xEAF8	0x4816    LDR	R0, [PC, #88]
0xEAFA	0xF7FBFFEB  BL	_Ltrim+0
;ThermalCameraDemo_main.c, 259 :: 		FloatToStr(Ta - 5, G2C_ambient_tempBuffer);
0xEAFE	0x4816    LDR	R0, [PC, #88]
0xEB00	0xED500A00  VLDR.32	S1, [R0, #0]
0xEB04	0xEEB10A04  VMOV.F32	S0, #5
0xEB08	0xEE300AC0  VSUB.F32	S0, S1, S0
0xEB0C	0x4813    LDR	R0, [PC, #76]
0xEB0E	0xF7FFFCD9  BL	_FloatToStr+0
;ThermalCameraDemo_main.c, 260 :: 		LTrim(G2C_avg_pxBuffer);
0xEB12	0x4810    LDR	R0, [PC, #64]
0xEB14	0xF7FBFFDE  BL	_Ltrim+0
;ThermalCameraDemo_main.c, 261 :: 		}
L_end_create_martixImage:
0xEB18	0xF8DDE000  LDR	LR, [SP, #0]
0xEB1C	0xB003    ADD	SP, SP, #12
0xEB1E	0x4770    BX	LR
0xEB20	0x2BF42000  	_To_avg_pixels+0
0xEB24	0x00004248  	#1112014848
0xEB28	0x2BF82000  	_To_min_pixels+0
0xEB2C	0x2BFC2000  	_To_max_pixels+0
0xEB30	0x2C002000  	_matrix_cnt+0
0xEB34	0x2C022000  	_rc+0
0xEB38	0x2C032000  	_cc+0
0xEB3C	0xB5042000  	_mlx90640To+0
0xEB40	0xC1042000  	_color+0
0xEB44	0x2C042000  	_gImage_matrixImage+0
0xEB48	0x00004440  	#1145044992
0xEB4C	0xC1062000  	_G2C_min_pxBuffer+0
0xEB50	0xC11A2000  	_G2C_max_pxBuffer+0
0xEB54	0xC12E2000  	_G2C_avg_pxBuffer+0
0xEB58	0x4C042000  	_Ta+0
0xEB5C	0xC1422000  	_G2C_ambient_tempBuffer+0
; end of _create_martixImage
_color_scale_rgb_conversion:
;color_scale.c, 44 :: 		uint16_t color_scale_rgb_conversion( float x )
0xAB0C	0xB082    SUB	SP, SP, #8
0xAB0E	0xF8CDE000  STR	LR, [SP, #0]
; x start address is: 0 (S0)
; x end address is: 0 (S0)
; x start address is: 0 (S0)
;color_scale.c, 49 :: 		range = _get_range(x);
; x end address is: 0 (S0)
0xAB12	0xF7FDFA25  BL	color_scale__get_range+0
; range start address is: 0 (R0)
;color_scale.c, 51 :: 		switch (range)
0xAB16	0xE018    B	L_color_scale_rgb_conversion4
; range end address is: 0 (R0)
;color_scale.c, 53 :: 		case RANGE_ABS_MIN:
L_color_scale_rgb_conversion6:
;color_scale.c, 55 :: 		col = _COLOR_BLUE;
0xAB18	0xF241111B  MOVW	R1, #4379
0xAB1C	0xF8AD1004  STRH	R1, [SP, #4]
;color_scale.c, 56 :: 		break;
0xAB20	0xE01D    B	L_color_scale_rgb_conversion5
;color_scale.c, 58 :: 		case RANGE_LOW_CENTER:
L_color_scale_rgb_conversion7:
;color_scale.c, 60 :: 		col = _COLOR_BLUE_LOW;
0xAB22	0xF2417139  MOVW	R1, #5945
0xAB26	0xF8AD1004  STRH	R1, [SP, #4]
;color_scale.c, 61 :: 		break;
0xAB2A	0xE018    B	L_color_scale_rgb_conversion5
;color_scale.c, 63 :: 		case RANGE_MED_CENTER:
L_color_scale_rgb_conversion8:
;color_scale.c, 65 :: 		col = _COLOR_GREEN_LOW;
0xAB2C	0xF2467161  MOVW	R1, #26465
0xAB30	0xF8AD1004  STRH	R1, [SP, #4]
;color_scale.c, 66 :: 		break;
0xAB34	0xE013    B	L_color_scale_rgb_conversion5
;color_scale.c, 68 :: 		case RANGE_HIGH_CENTER:
L_color_scale_rgb_conversion9:
;color_scale.c, 70 :: 		col = _COLOR_YELLOW;
0xAB36	0xF64E4180  MOVW	R1, #60544
0xAB3A	0xF8AD1004  STRH	R1, [SP, #4]
;color_scale.c, 71 :: 		break;
0xAB3E	0xE00E    B	L_color_scale_rgb_conversion5
;color_scale.c, 73 :: 		case RANGE_ABS_MAX:
L_color_scale_rgb_conversion10:
;color_scale.c, 75 :: 		col = _COLOR_RED;
0xAB40	0xF24F1100  MOVW	R1, #61696
0xAB44	0xF8AD1004  STRH	R1, [SP, #4]
;color_scale.c, 76 :: 		break;
0xAB48	0xE009    B	L_color_scale_rgb_conversion5
;color_scale.c, 78 :: 		}
L_color_scale_rgb_conversion4:
; range start address is: 0 (R0)
0xAB4A	0x2800    CMP	R0, #0
0xAB4C	0xD0E4    BEQ	L_color_scale_rgb_conversion6
0xAB4E	0x2801    CMP	R0, #1
0xAB50	0xD0E7    BEQ	L_color_scale_rgb_conversion7
0xAB52	0x2802    CMP	R0, #2
0xAB54	0xD0EA    BEQ	L_color_scale_rgb_conversion8
0xAB56	0x2803    CMP	R0, #3
0xAB58	0xD0ED    BEQ	L_color_scale_rgb_conversion9
0xAB5A	0x2804    CMP	R0, #4
0xAB5C	0xD0F0    BEQ	L_color_scale_rgb_conversion10
; range end address is: 0 (R0)
L_color_scale_rgb_conversion5:
;color_scale.c, 79 :: 		return col;
0xAB5E	0xF8BD0004  LDRH	R0, [SP, #4]
;color_scale.c, 80 :: 		}
L_end_color_scale_rgb_conversion:
0xAB62	0xF8DDE000  LDR	LR, [SP, #0]
0xAB66	0xB002    ADD	SP, SP, #8
0xAB68	0x4770    BX	LR
; end of _color_scale_rgb_conversion
color_scale__get_range:
;color_scale.c, 21 :: 		static uint8_t _get_range( float val )
; val start address is: 0 (S0)
0x7F60	0xEEF00A40  VMOV.F32	S1, S0
; val end address is: 0 (S0)
; val start address is: 4 (S1)
;color_scale.c, 23 :: 		if (val <= _abs_min)
0x7F64	0x4914    LDR	R1, [PC, #80]
0x7F66	0xED110A00  VLDR.32	S0, [R1, #0]
0x7F6A	0xEEF40AC0  VCMPE.F32	S1, S0
0x7F6E	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x7F72	0xDC01    BGT	L_color_scale__get_range0
; val end address is: 4 (S1)
;color_scale.c, 24 :: 		return RANGE_ABS_MIN;
0x7F74	0x2000    MOVS	R0, #0
0x7F76	0xE01E    B	L_end__get_range
L_color_scale__get_range0:
;color_scale.c, 25 :: 		if (val <= _low_center)
; val start address is: 4 (S1)
0x7F78	0x4910    LDR	R1, [PC, #64]
0x7F7A	0xED110A00  VLDR.32	S0, [R1, #0]
0x7F7E	0xEEF40AC0  VCMPE.F32	S1, S0
0x7F82	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x7F86	0xDC01    BGT	L_color_scale__get_range1
; val end address is: 4 (S1)
;color_scale.c, 26 :: 		return RANGE_LOW_CENTER;
0x7F88	0x2001    MOVS	R0, #1
0x7F8A	0xE014    B	L_end__get_range
L_color_scale__get_range1:
;color_scale.c, 27 :: 		if (val <= _med_center)
; val start address is: 4 (S1)
0x7F8C	0x490C    LDR	R1, [PC, #48]
0x7F8E	0xED110A00  VLDR.32	S0, [R1, #0]
0x7F92	0xEEF40AC0  VCMPE.F32	S1, S0
0x7F96	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x7F9A	0xDC01    BGT	L_color_scale__get_range2
; val end address is: 4 (S1)
;color_scale.c, 28 :: 		return RANGE_MED_CENTER;
0x7F9C	0x2002    MOVS	R0, #2
0x7F9E	0xE00A    B	L_end__get_range
L_color_scale__get_range2:
;color_scale.c, 29 :: 		if (val <= _hig_center)
; val start address is: 4 (S1)
0x7FA0	0x4908    LDR	R1, [PC, #32]
0x7FA2	0xED110A00  VLDR.32	S0, [R1, #0]
0x7FA6	0xEEF40AC0  VCMPE.F32	S1, S0
0x7FAA	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x7FAE	0xDC01    BGT	L_color_scale__get_range3
; val end address is: 4 (S1)
;color_scale.c, 30 :: 		return RANGE_HIGH_CENTER;
0x7FB0	0x2003    MOVS	R0, #3
0x7FB2	0xE000    B	L_end__get_range
L_color_scale__get_range3:
;color_scale.c, 32 :: 		return RANGE_ABS_MAX;
0x7FB4	0x2004    MOVS	R0, #4
;color_scale.c, 33 :: 		}
L_end__get_range:
0x7FB6	0x4770    BX	LR
0x7FB8	0x78C02000  	color_scale__abs_min+0
0x7FBC	0x78C42000  	color_scale__low_center+0
0x7FC0	0x78C82000  	color_scale__med_center+0
0x7FC4	0x78CC2000  	color_scale__hig_center+0
; end of color_scale__get_range
_Ltrim:
;__Lib_Conversions.c, 531 :: 		
; string start address is: 0 (R0)
0xAAD4	0xB081    SUB	SP, SP, #4
0xAAD6	0x4601    MOV	R1, R0
; string end address is: 0 (R0)
; string start address is: 4 (R1)
;__Lib_Conversions.c, 535 :: 		
; trimmed start address is: 20 (R5)
0xAAD8	0xF2400500  MOVW	R5, #0
0xAADC	0xB22D    SXTH	R5, R5
;__Lib_Conversions.c, 536 :: 		
; original start address is: 0 (R0)
0xAADE	0x4608    MOV	R0, R1
;__Lib_Conversions.c, 537 :: 		
; p start address is: 16 (R4)
0xAAE0	0x460C    MOV	R4, R1
; string end address is: 4 (R1)
; p end address is: 16 (R4)
; trimmed end address is: 20 (R5)
; original end address is: 0 (R0)
0xAAE2	0x460B    MOV	R3, R1
;__Lib_Conversions.c, 538 :: 		
0xAAE4	0xE7FF    B	L_Ltrim111
L__Ltrim425:
;__Lib_Conversions.c, 544 :: 		
;__Lib_Conversions.c, 538 :: 		
L_Ltrim111:
;__Lib_Conversions.c, 539 :: 		
; p start address is: 16 (R4)
; string start address is: 12 (R3)
; original start address is: 0 (R0)
; trimmed start address is: 20 (R5)
; string start address is: 12 (R3)
; string end address is: 12 (R3)
0xAAE6	0x7801    LDRB	R1, [R0, #0]
0xAAE8	0x2920    CMP	R1, #32
0xAAEA	0xD101    BNE	L__Ltrim424
; string end address is: 12 (R3)
; string start address is: 12 (R3)
0xAAEC	0xB905    CBNZ	R5, L__Ltrim423
; trimmed end address is: 20 (R5)
0xAAEE	0xE004    B	L_Ltrim116
L__Ltrim424:
L__Ltrim423:
;__Lib_Conversions.c, 540 :: 		
; trimmed start address is: 20 (R5)
0xAAF0	0x2501    MOVS	R5, #1
0xAAF2	0xB22D    SXTH	R5, R5
;__Lib_Conversions.c, 541 :: 		
0xAAF4	0x7801    LDRB	R1, [R0, #0]
0xAAF6	0x7021    STRB	R1, [R4, #0]
0xAAF8	0x1C64    ADDS	R4, R4, #1
; p end address is: 16 (R4)
; trimmed end address is: 20 (R5)
;__Lib_Conversions.c, 542 :: 		
L_Ltrim116:
;__Lib_Conversions.c, 544 :: 		
; p start address is: 16 (R4)
; trimmed start address is: 20 (R5)
0xAAFA	0x4602    MOV	R2, R0
0xAAFC	0x1C40    ADDS	R0, R0, #1
0xAAFE	0x7811    LDRB	R1, [R2, #0]
0xAB00	0x2900    CMP	R1, #0
0xAB02	0xD1F0    BNE	L__Ltrim425
; p end address is: 16 (R4)
; trimmed end address is: 20 (R5)
; original end address is: 0 (R0)
;__Lib_Conversions.c, 545 :: 		
0xAB04	0x4618    MOV	R0, R3
; string end address is: 12 (R3)
;__Lib_Conversions.c, 546 :: 		
L_end_Ltrim:
0xAB06	0xB001    ADD	SP, SP, #4
0xAB08	0x4770    BX	LR
; end of _Ltrim
_Check_TP:
;ThermalCameraDemo_driver.c, 995 :: 		void Check_TP() {
0xF9C0	0xB081    SUB	SP, SP, #4
0xF9C2	0xF8CDE000  STR	LR, [SP, #0]
;ThermalCameraDemo_driver.c, 996 :: 		if (FT5XX6_PressDetect()) {
0xF9C6	0xF7FBF92D  BL	_FT5XX6_PressDetect+0
0xF9CA	0xB1B8    CBZ	R0, L_Check_TP134
;ThermalCameraDemo_driver.c, 997 :: 		if (FT5XX6_GetCoordinates(&Xcoord, &Ycoord) == 0) {
0xF9CC	0x4914    LDR	R1, [PC, #80]
0xF9CE	0x4815    LDR	R0, [PC, #84]
0xF9D0	0xF7FBF8CC  BL	_FT5XX6_GetCoordinates+0
0xF9D4	0xB988    CBNZ	R0, L_Check_TP135
;ThermalCameraDemo_driver.c, 999 :: 		Process_TP_Press(Xcoord, Ycoord);
0xF9D6	0x4812    LDR	R0, [PC, #72]
0xF9D8	0x8801    LDRH	R1, [R0, #0]
0xF9DA	0x4812    LDR	R0, [PC, #72]
0xF9DC	0x8800    LDRH	R0, [R0, #0]
0xF9DE	0xF7FBFDE1  BL	_Process_TP_Press+0
;ThermalCameraDemo_driver.c, 1000 :: 		if (PenDown == 0) {
0xF9E2	0x4811    LDR	R0, [PC, #68]
0xF9E4	0x7800    LDRB	R0, [R0, #0]
0xF9E6	0xB940    CBNZ	R0, L_Check_TP136
;ThermalCameraDemo_driver.c, 1001 :: 		PenDown = 1;
0xF9E8	0x2101    MOVS	R1, #1
0xF9EA	0x480F    LDR	R0, [PC, #60]
0xF9EC	0x7001    STRB	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 1002 :: 		Process_TP_Down(Xcoord, Ycoord);
0xF9EE	0x480C    LDR	R0, [PC, #48]
0xF9F0	0x8801    LDRH	R1, [R0, #0]
0xF9F2	0x480C    LDR	R0, [PC, #48]
0xF9F4	0x8800    LDRH	R0, [R0, #0]
0xF9F6	0xF7FBFCD7  BL	_Process_TP_Down+0
;ThermalCameraDemo_driver.c, 1003 :: 		}
L_Check_TP136:
;ThermalCameraDemo_driver.c, 1004 :: 		}
L_Check_TP135:
;ThermalCameraDemo_driver.c, 1005 :: 		}
0xF9FA	0xE00C    B	L_Check_TP137
L_Check_TP134:
;ThermalCameraDemo_driver.c, 1006 :: 		else if (PenDown == 1) {
0xF9FC	0x480A    LDR	R0, [PC, #40]
0xF9FE	0x7800    LDRB	R0, [R0, #0]
0xFA00	0x2801    CMP	R0, #1
0xFA02	0xD108    BNE	L_Check_TP138
;ThermalCameraDemo_driver.c, 1007 :: 		PenDown = 0;
0xFA04	0x2100    MOVS	R1, #0
0xFA06	0x4808    LDR	R0, [PC, #32]
0xFA08	0x7001    STRB	R1, [R0, #0]
;ThermalCameraDemo_driver.c, 1008 :: 		Process_TP_Up(Xcoord, Ycoord);
0xFA0A	0x4805    LDR	R0, [PC, #20]
0xFA0C	0x8801    LDRH	R1, [R0, #0]
0xFA0E	0x4805    LDR	R0, [PC, #20]
0xFA10	0x8800    LDRH	R0, [R0, #0]
0xFA12	0xF7FBFB7F  BL	_Process_TP_Up+0
;ThermalCameraDemo_driver.c, 1009 :: 		}
L_Check_TP138:
L_Check_TP137:
;ThermalCameraDemo_driver.c, 1010 :: 		}
L_end_Check_TP:
0xFA16	0xF8DDE000  LDR	LR, [SP, #0]
0xFA1A	0xB001    ADD	SP, SP, #4
0xFA1C	0x4770    BX	LR
0xFA1E	0xBF00    NOP
0xFA20	0x81D02000  	_Ycoord+0
0xFA24	0x814A2000  	_Xcoord+0
0xFA28	0x7D332000  	_PenDown+0
; end of _Check_TP
_FT5XX6_PressDetect:
;__Lib_FT5XX6.c, 342 :: 		
0xAC24	0xB081    SUB	SP, SP, #4
0xAC26	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_FT5XX6.c, 344 :: 		
0xAC2A	0x2003    MOVS	R0, #3
0xAC2C	0xF7FAFAEE  BL	_FT5XX6_ReadRegister+0
;__Lib_FT5XX6.c, 345 :: 		
0xAC30	0xF00000C0  AND	R0, R0, #192
; t1 start address is: 4 (R1)
0xAC34	0xB2C1    UXTB	R1, R0
;__Lib_FT5XX6.c, 347 :: 		
0xAC36	0xF3C11080  UBFX	R0, R1, #6, #1
0xAC3A	0xB920    CBNZ	R0, L__FT5XX6_PressDetect37
0xAC3C	0xF3C110C0  UBFX	R0, R1, #7, #1
; t1 end address is: 4 (R1)
0xAC40	0xB108    CBZ	R0, L__FT5XX6_PressDetect36
L__FT5XX6_PressDetect35:
;__Lib_FT5XX6.c, 348 :: 		
0xAC42	0x2001    MOVS	R0, #1
0xAC44	0xE000    B	L_end_FT5XX6_PressDetect
;__Lib_FT5XX6.c, 347 :: 		
L__FT5XX6_PressDetect37:
L__FT5XX6_PressDetect36:
;__Lib_FT5XX6.c, 350 :: 		
0xAC46	0x2000    MOVS	R0, #0
;__Lib_FT5XX6.c, 352 :: 		
L_end_FT5XX6_PressDetect:
0xAC48	0xF8DDE000  LDR	LR, [SP, #0]
0xAC4C	0xB001    ADD	SP, SP, #4
0xAC4E	0x4770    BX	LR
; end of _FT5XX6_PressDetect
_FT5XX6_GetCoordinates:
;__Lib_FT5XX6.c, 299 :: 		
; y_coordinate start address is: 4 (R1)
; x_coordinate start address is: 0 (R0)
0xAB6C	0xB084    SUB	SP, SP, #16
0xAB6E	0xF8CDE000  STR	LR, [SP, #0]
0xAB72	0x460C    MOV	R4, R1
0xAB74	0x4601    MOV	R1, R0
; y_coordinate end address is: 4 (R1)
; x_coordinate end address is: 0 (R0)
; x_coordinate start address is: 4 (R1)
; y_coordinate start address is: 16 (R4)
;__Lib_FT5XX6.c, 302 :: 		
0xAB76	0xF10D030E  ADD	R3, SP, #14
0xAB7A	0xAA03    ADD	R2, SP, #12
0xAB7C	0x9401    STR	R4, [SP, #4]
0xAB7E	0x9102    STR	R1, [SP, #8]
0xAB80	0x4619    MOV	R1, R3
0xAB82	0x4610    MOV	R0, R2
0xAB84	0xF7FDFAA0  BL	_FT5XX6_GetRawCoordinates+0
0xAB88	0x9902    LDR	R1, [SP, #8]
0xAB8A	0x9C01    LDR	R4, [SP, #4]
0xAB8C	0xB108    CBZ	R0, L_FT5XX6_GetCoordinates15
; x_coordinate end address is: 4 (R1)
; y_coordinate end address is: 16 (R4)
;__Lib_FT5XX6.c, 303 :: 		
0xAB8E	0x2001    MOVS	R0, #1
0xAB90	0xE03F    B	L_end_FT5XX6_GetCoordinates
L_FT5XX6_GetCoordinates15:
;__Lib_FT5XX6.c, 305 :: 		
; y_coordinate start address is: 16 (R4)
; x_coordinate start address is: 4 (R1)
0xAB92	0xF7F7FF7B  BL	_FT5XX6_GetTouchPanelOrientation+0
0xAB96	0xE027    B	L_FT5XX6_GetCoordinates16
;__Lib_FT5XX6.c, 306 :: 		
L_FT5XX6_GetCoordinates18:
;__Lib_FT5XX6.c, 307 :: 		
0xAB98	0xE02E    B	L_FT5XX6_GetCoordinates17
;__Lib_FT5XX6.c, 309 :: 		
L_FT5XX6_GetCoordinates19:
;__Lib_FT5XX6.c, 310 :: 		
; tmp start address is: 20 (R5)
0xAB9A	0xF9BD500E  LDRSH	R5, [SP, #14]
;__Lib_FT5XX6.c, 311 :: 		
0xAB9E	0xF9BD300C  LDRSH	R3, [SP, #12]
0xABA2	0x4A1E    LDR	R2, [PC, #120]
0xABA4	0x8812    LDRH	R2, [R2, #0]
0xABA6	0x1AD2    SUB	R2, R2, R3
0xABA8	0xF8AD200E  STRH	R2, [SP, #14]
;__Lib_FT5XX6.c, 312 :: 		
0xABAC	0xF8AD500C  STRH	R5, [SP, #12]
; tmp end address is: 20 (R5)
;__Lib_FT5XX6.c, 313 :: 		
0xABB0	0xE022    B	L_FT5XX6_GetCoordinates17
;__Lib_FT5XX6.c, 315 :: 		
L_FT5XX6_GetCoordinates20:
;__Lib_FT5XX6.c, 316 :: 		
0xABB2	0xF9BD300E  LDRSH	R3, [SP, #14]
0xABB6	0x4A19    LDR	R2, [PC, #100]
0xABB8	0x8812    LDRH	R2, [R2, #0]
0xABBA	0x1AD2    SUB	R2, R2, R3
0xABBC	0xF8AD200E  STRH	R2, [SP, #14]
;__Lib_FT5XX6.c, 317 :: 		
0xABC0	0xF9BD300C  LDRSH	R3, [SP, #12]
0xABC4	0x4A16    LDR	R2, [PC, #88]
0xABC6	0x8812    LDRH	R2, [R2, #0]
0xABC8	0x1AD2    SUB	R2, R2, R3
0xABCA	0xF8AD200C  STRH	R2, [SP, #12]
;__Lib_FT5XX6.c, 318 :: 		
0xABCE	0xE013    B	L_FT5XX6_GetCoordinates17
;__Lib_FT5XX6.c, 320 :: 		
L_FT5XX6_GetCoordinates21:
;__Lib_FT5XX6.c, 321 :: 		
; tmp start address is: 12 (R3)
0xABD0	0xF9BD300E  LDRSH	R3, [SP, #14]
;__Lib_FT5XX6.c, 322 :: 		
0xABD4	0xF9BD200C  LDRSH	R2, [SP, #12]
0xABD8	0xF8AD200E  STRH	R2, [SP, #14]
;__Lib_FT5XX6.c, 323 :: 		
0xABDC	0x4A10    LDR	R2, [PC, #64]
0xABDE	0x8812    LDRH	R2, [R2, #0]
0xABE0	0x1AD2    SUB	R2, R2, R3
; tmp end address is: 12 (R3)
0xABE2	0xF8AD200C  STRH	R2, [SP, #12]
;__Lib_FT5XX6.c, 324 :: 		
0xABE6	0xE007    B	L_FT5XX6_GetCoordinates17
;__Lib_FT5XX6.c, 326 :: 		
L_FT5XX6_GetCoordinates16:
0xABE8	0x2800    CMP	R0, #0
0xABEA	0xD0D5    BEQ	L_FT5XX6_GetCoordinates18
0xABEC	0x2801    CMP	R0, #1
0xABEE	0xD0D4    BEQ	L_FT5XX6_GetCoordinates19
0xABF0	0x2802    CMP	R0, #2
0xABF2	0xD0DE    BEQ	L_FT5XX6_GetCoordinates20
0xABF4	0x2803    CMP	R0, #3
0xABF6	0xD0EB    BEQ	L_FT5XX6_GetCoordinates21
L_FT5XX6_GetCoordinates17:
;__Lib_FT5XX6.c, 328 :: 		
0xABF8	0xF9BD200C  LDRSH	R2, [SP, #12]
0xABFC	0xB112    CBZ	R2, L_FT5XX6_GetCoordinates22
;__Lib_FT5XX6.c, 329 :: 		
0xABFE	0xF9BD200C  LDRSH	R2, [SP, #12]
0xAC02	0x800A    STRH	R2, [R1, #0]
; x_coordinate end address is: 4 (R1)
L_FT5XX6_GetCoordinates22:
;__Lib_FT5XX6.c, 330 :: 		
0xAC04	0xF9BD200E  LDRSH	R2, [SP, #14]
0xAC08	0xB112    CBZ	R2, L_FT5XX6_GetCoordinates23
;__Lib_FT5XX6.c, 331 :: 		
0xAC0A	0xF9BD200E  LDRSH	R2, [SP, #14]
0xAC0E	0x8022    STRH	R2, [R4, #0]
; y_coordinate end address is: 16 (R4)
L_FT5XX6_GetCoordinates23:
;__Lib_FT5XX6.c, 333 :: 		
0xAC10	0x2000    MOVS	R0, #0
;__Lib_FT5XX6.c, 334 :: 		
L_end_FT5XX6_GetCoordinates:
0xAC12	0xF8DDE000  LDR	LR, [SP, #0]
0xAC16	0xB004    ADD	SP, SP, #16
0xAC18	0x4770    BX	LR
0xAC1A	0xBF00    NOP
0xAC1C	0xC9C02000  	__Lib_FT5XX6_FT5XX6_TP_HEIGHT+0
0xAC20	0xC9BE2000  	__Lib_FT5XX6_FT5XX6_TP_WIDTH+0
; end of _FT5XX6_GetCoordinates
_FT5XX6_GetRawCoordinates:
;__Lib_FT5XX6.c, 263 :: 		
0x80C8	0xB084    SUB	SP, SP, #16
0x80CA	0xF8CDE000  STR	LR, [SP, #0]
0x80CE	0x9002    STR	R0, [SP, #8]
0x80D0	0x9103    STR	R1, [SP, #12]
;__Lib_FT5XX6.c, 266 :: 		
0x80D2	0xAA01    ADD	R2, SP, #4
0x80D4	0x2403    MOVS	R4, #3
0x80D6	0x7014    STRB	R4, [R2, #0]
;__Lib_FT5XX6.c, 267 :: 		
0x80D8	0x4C4A    LDR	R4, [PC, #296]
0x80DA	0x6824    LDR	R4, [R4, #0]
0x80DC	0x47A0    BLX	R4
;__Lib_FT5XX6.c, 268 :: 		
0x80DE	0xAB01    ADD	R3, SP, #4
0x80E0	0x4A49    LDR	R2, [PC, #292]
0x80E2	0x7812    LDRB	R2, [R2, #0]
0x80E4	0x4619    MOV	R1, R3
0x80E6	0xF04F0300  MOV	R3, #0
0x80EA	0xB2D0    UXTB	R0, R2
0x80EC	0x2201    MOVS	R2, #1
0x80EE	0x4C47    LDR	R4, [PC, #284]
0x80F0	0x6824    LDR	R4, [R4, #0]
0x80F2	0x47A0    BLX	R4
;__Lib_FT5XX6.c, 269 :: 		
0x80F4	0xAB01    ADD	R3, SP, #4
0x80F6	0x4A44    LDR	R2, [PC, #272]
0x80F8	0x7812    LDRB	R2, [R2, #0]
0x80FA	0x4619    MOV	R1, R3
0x80FC	0xF04F0301  MOV	R3, #1
0x8100	0xB2D0    UXTB	R0, R2
0x8102	0x2204    MOVS	R2, #4
0x8104	0x4C42    LDR	R4, [PC, #264]
0x8106	0x6824    LDR	R4, [R4, #0]
0x8108	0x47A0    BLX	R4
;__Lib_FT5XX6.c, 271 :: 		
0x810A	0x4A42    LDR	R2, [PC, #264]
0x810C	0x8813    LDRH	R3, [R2, #0]
0x810E	0x4A42    LDR	R2, [PC, #264]
0x8110	0x8812    LDRH	R2, [R2, #0]
0x8112	0x429A    CMP	R2, R3
0x8114	0xD92C    BLS	L_FT5XX6_GetRawCoordinates11
;__Lib_FT5XX6.c, 273 :: 		
0x8116	0xAD01    ADD	R5, SP, #4
0x8118	0x1C6A    ADDS	R2, R5, #1
0x811A	0x7813    LDRB	R3, [R2, #0]
0x811C	0x782A    LDRB	R2, [R5, #0]
0x811E	0x0212    LSLS	R2, R2, #8
0x8120	0xB292    UXTH	R2, R2
0x8122	0x4313    ORRS	R3, R2
0x8124	0xB29B    UXTH	R3, R3
0x8126	0xF24072FF  MOVW	R2, #2047
0x812A	0x4013    ANDS	R3, R2
0x812C	0xB29B    UXTH	R3, R3
0x812E	0x4A3A    LDR	R2, [PC, #232]
0x8130	0x8812    LDRH	R2, [R2, #0]
0x8132	0x4293    CMP	R3, R2
0x8134	0xF2400400  MOVW	R4, #0
0x8138	0xD900    BLS	L__FT5XX6_GetRawCoordinates53
0x813A	0x2401    MOVS	R4, #1
L__FT5XX6_GetRawCoordinates53:
;__Lib_FT5XX6.c, 274 :: 		
0x813C	0x1CEA    ADDS	R2, R5, #3
0x813E	0x7813    LDRB	R3, [R2, #0]
0x8140	0x1CAA    ADDS	R2, R5, #2
0x8142	0x7812    LDRB	R2, [R2, #0]
0x8144	0x0212    LSLS	R2, R2, #8
0x8146	0xB292    UXTH	R2, R2
0x8148	0x4313    ORRS	R3, R2
0x814A	0xB29B    UXTH	R3, R3
0x814C	0xF24072FF  MOVW	R2, #2047
0x8150	0x4013    ANDS	R3, R2
0x8152	0xB29B    UXTH	R3, R3
0x8154	0x4A2F    LDR	R2, [PC, #188]
0x8156	0x8812    LDRH	R2, [R2, #0]
0x8158	0x4293    CMP	R3, R2
0x815A	0xF2400200  MOVW	R2, #0
0x815E	0xD900    BLS	L__FT5XX6_GetRawCoordinates54
0x8160	0x2201    MOVS	R2, #1
L__FT5XX6_GetRawCoordinates54:
0x8162	0xEA440202  ORR	R2, R4, R2, LSL #0
;__Lib_FT5XX6.c, 275 :: 		
0x8166	0x2A00    CMP	R2, #0
0x8168	0xD001    BEQ	L_FT5XX6_GetRawCoordinates12
;__Lib_FT5XX6.c, 276 :: 		
0x816A	0x2001    MOVS	R0, #1
0x816C	0xE046    B	L_end_FT5XX6_GetRawCoordinates
L_FT5XX6_GetRawCoordinates12:
;__Lib_FT5XX6.c, 277 :: 		
0x816E	0xE02A    B	L_FT5XX6_GetRawCoordinates13
L_FT5XX6_GetRawCoordinates11:
;__Lib_FT5XX6.c, 279 :: 		
0x8170	0xAD01    ADD	R5, SP, #4
0x8172	0x1C6A    ADDS	R2, R5, #1
0x8174	0x7813    LDRB	R3, [R2, #0]
0x8176	0x782A    LDRB	R2, [R5, #0]
0x8178	0x0212    LSLS	R2, R2, #8
0x817A	0xB292    UXTH	R2, R2
0x817C	0x4313    ORRS	R3, R2
0x817E	0xB29B    UXTH	R3, R3
0x8180	0xF24072FF  MOVW	R2, #2047
0x8184	0x4013    ANDS	R3, R2
0x8186	0xB29B    UXTH	R3, R3
0x8188	0x4A22    LDR	R2, [PC, #136]
0x818A	0x8812    LDRH	R2, [R2, #0]
0x818C	0x4293    CMP	R3, R2
0x818E	0xF2400400  MOVW	R4, #0
0x8192	0xD900    BLS	L__FT5XX6_GetRawCoordinates55
0x8194	0x2401    MOVS	R4, #1
L__FT5XX6_GetRawCoordinates55:
;__Lib_FT5XX6.c, 280 :: 		
0x8196	0x1CEA    ADDS	R2, R5, #3
0x8198	0x7813    LDRB	R3, [R2, #0]
0x819A	0x1CAA    ADDS	R2, R5, #2
0x819C	0x7812    LDRB	R2, [R2, #0]
0x819E	0x0212    LSLS	R2, R2, #8
0x81A0	0xB292    UXTH	R2, R2
0x81A2	0x4313    ORRS	R3, R2
0x81A4	0xB29B    UXTH	R3, R3
0x81A6	0xF24072FF  MOVW	R2, #2047
0x81AA	0x4013    ANDS	R3, R2
0x81AC	0xB29B    UXTH	R3, R3
0x81AE	0x4A1A    LDR	R2, [PC, #104]
0x81B0	0x8812    LDRH	R2, [R2, #0]
0x81B2	0x4293    CMP	R3, R2
0x81B4	0xF2400200  MOVW	R2, #0
0x81B8	0xD900    BLS	L__FT5XX6_GetRawCoordinates56
0x81BA	0x2201    MOVS	R2, #1
L__FT5XX6_GetRawCoordinates56:
0x81BC	0xEA440202  ORR	R2, R4, R2, LSL #0
;__Lib_FT5XX6.c, 281 :: 		
0x81C0	0xB10A    CBZ	R2, L_FT5XX6_GetRawCoordinates14
;__Lib_FT5XX6.c, 282 :: 		
0x81C2	0x2001    MOVS	R0, #1
0x81C4	0xE01A    B	L_end_FT5XX6_GetRawCoordinates
L_FT5XX6_GetRawCoordinates14:
;__Lib_FT5XX6.c, 283 :: 		
L_FT5XX6_GetRawCoordinates13:
;__Lib_FT5XX6.c, 285 :: 		
0x81C6	0xAC01    ADD	R4, SP, #4
0x81C8	0x1C62    ADDS	R2, R4, #1
0x81CA	0x7813    LDRB	R3, [R2, #0]
0x81CC	0x7822    LDRB	R2, [R4, #0]
0x81CE	0x0212    LSLS	R2, R2, #8
0x81D0	0xB292    UXTH	R2, R2
0x81D2	0x4313    ORRS	R3, R2
0x81D4	0xB29B    UXTH	R3, R3
0x81D6	0xF24072FF  MOVW	R2, #2047
0x81DA	0x4013    ANDS	R3, R2
0x81DC	0x9A02    LDR	R2, [SP, #8]
0x81DE	0x8013    STRH	R3, [R2, #0]
;__Lib_FT5XX6.c, 286 :: 		
0x81E0	0x1CE2    ADDS	R2, R4, #3
0x81E2	0x7813    LDRB	R3, [R2, #0]
0x81E4	0x1CA2    ADDS	R2, R4, #2
0x81E6	0x7812    LDRB	R2, [R2, #0]
0x81E8	0x0212    LSLS	R2, R2, #8
0x81EA	0xB292    UXTH	R2, R2
0x81EC	0x4313    ORRS	R3, R2
0x81EE	0xB29B    UXTH	R3, R3
0x81F0	0xF24072FF  MOVW	R2, #2047
0x81F4	0x4013    ANDS	R3, R2
0x81F6	0x9A03    LDR	R2, [SP, #12]
0x81F8	0x8013    STRH	R3, [R2, #0]
;__Lib_FT5XX6.c, 288 :: 		
0x81FA	0x2000    MOVS	R0, #0
;__Lib_FT5XX6.c, 289 :: 		
L_end_FT5XX6_GetRawCoordinates:
0x81FC	0xF8DDE000  LDR	LR, [SP, #0]
0x8200	0xB004    ADD	SP, SP, #16
0x8202	0x4770    BX	LR
0x8204	0xC9C42000  	_I2C_Start_Ptr+0
0x8208	0xC9BD2000  	__Lib_FT5XX6_FT5XX6_I2C_ADDRESS+0
0x820C	0xC9C82000  	_I2C_Write_Ptr+0
0x8210	0xC9CC2000  	_I2C_Read_Ptr+0
0x8214	0xC9B62000  	__Lib_FT5XX6_TPOrientation+2
0x8218	0xC9B42000  	__Lib_FT5XX6_TPOrientation+0
; end of _FT5XX6_GetRawCoordinates
_Process_TP_Press:
;ThermalCameraDemo_driver.c, 786 :: 		void Process_TP_Press(unsigned int X, unsigned int Y) {
; Y start address is: 4 (R1)
; X start address is: 0 (R0)
0xB5A4	0xB081    SUB	SP, SP, #4
0xB5A6	0xF8CDE000  STR	LR, [SP, #0]
; Y end address is: 4 (R1)
; X end address is: 0 (R0)
; X start address is: 0 (R0)
; Y start address is: 4 (R1)
;ThermalCameraDemo_driver.c, 787 :: 		exec_button         = 0;
0xB5AA	0x2300    MOVS	R3, #0
0xB5AC	0x4A3B    LDR	R2, [PC, #236]
0xB5AE	0x6013    STR	R3, [R2, #0]
;ThermalCameraDemo_driver.c, 788 :: 		exec_label          = 0;
0xB5B0	0x2300    MOVS	R3, #0
0xB5B2	0x4A3B    LDR	R2, [PC, #236]
0xB5B4	0x6013    STR	R3, [R2, #0]
;ThermalCameraDemo_driver.c, 789 :: 		exec_image          = 0;
0xB5B6	0x2300    MOVS	R3, #0
0xB5B8	0x4A3A    LDR	R2, [PC, #232]
0xB5BA	0x6013    STR	R3, [R2, #0]
;ThermalCameraDemo_driver.c, 790 :: 		exec_box            = 0;
0xB5BC	0x2300    MOVS	R3, #0
0xB5BE	0x4A3A    LDR	R2, [PC, #232]
0xB5C0	0x6013    STR	R3, [R2, #0]
;ThermalCameraDemo_driver.c, 792 :: 		Get_Object(X, Y);
; Y end address is: 4 (R1)
; X end address is: 0 (R0)
0xB5C2	0xF7FCFA9D  BL	_Get_Object+0
;ThermalCameraDemo_driver.c, 794 :: 		if (_object_count != -1) {
0xB5C6	0x4A39    LDR	R2, [PC, #228]
0xB5C8	0xF9B22000  LDRSH	R2, [R2, #0]
0xB5CC	0xF1B23FFF  CMP	R2, #-1
0xB5D0	0xF0008060  BEQ	L_Process_TP_Press73
;ThermalCameraDemo_driver.c, 795 :: 		if (_object_count == button_order) {
0xB5D4	0x4A36    LDR	R2, [PC, #216]
0xB5D6	0xF9B23000  LDRSH	R3, [R2, #0]
0xB5DA	0x4A34    LDR	R2, [PC, #208]
0xB5DC	0xF9B22000  LDRSH	R2, [R2, #0]
0xB5E0	0x429A    CMP	R2, R3
0xB5E2	0xD10F    BNE	L_Process_TP_Press74
;ThermalCameraDemo_driver.c, 796 :: 		if (exec_button->Active != 0) {
0xB5E4	0x4A2D    LDR	R2, [PC, #180]
0xB5E6	0x6812    LDR	R2, [R2, #0]
0xB5E8	0x3213    ADDS	R2, #19
0xB5EA	0x7812    LDRB	R2, [R2, #0]
0xB5EC	0xB152    CBZ	R2, L_Process_TP_Press75
;ThermalCameraDemo_driver.c, 797 :: 		if (exec_button->OnPressPtr != 0) {
0xB5EE	0x4C2B    LDR	R4, [PC, #172]
0xB5F0	0x6824    LDR	R4, [R4, #0]
0xB5F2	0x3440    ADDS	R4, #64
0xB5F4	0x6824    LDR	R4, [R4, #0]
0xB5F6	0xB12C    CBZ	R4, L_Process_TP_Press76
;ThermalCameraDemo_driver.c, 798 :: 		exec_button->OnPressPtr();
0xB5F8	0x4C28    LDR	R4, [PC, #160]
0xB5FA	0x6824    LDR	R4, [R4, #0]
0xB5FC	0x3440    ADDS	R4, #64
0xB5FE	0x6822    LDR	R2, [R4, #0]
0xB600	0x4790    BLX	R2
;ThermalCameraDemo_driver.c, 799 :: 		return;
0xB602	0xE047    B	L_end_Process_TP_Press
;ThermalCameraDemo_driver.c, 800 :: 		}
L_Process_TP_Press76:
;ThermalCameraDemo_driver.c, 801 :: 		}
L_Process_TP_Press75:
;ThermalCameraDemo_driver.c, 802 :: 		}
L_Process_TP_Press74:
;ThermalCameraDemo_driver.c, 804 :: 		if (_object_count == label_order) {
0xB604	0x4A2B    LDR	R2, [PC, #172]
0xB606	0xF9B23000  LDRSH	R3, [R2, #0]
0xB60A	0x4A28    LDR	R2, [PC, #160]
0xB60C	0xF9B22000  LDRSH	R2, [R2, #0]
0xB610	0x429A    CMP	R2, R3
0xB612	0xD10F    BNE	L_Process_TP_Press77
;ThermalCameraDemo_driver.c, 805 :: 		if (exec_label->Active != 0) {
0xB614	0x4A22    LDR	R2, [PC, #136]
0xB616	0x6812    LDR	R2, [R2, #0]
0xB618	0x321C    ADDS	R2, #28
0xB61A	0x7812    LDRB	R2, [R2, #0]
0xB61C	0xB152    CBZ	R2, L_Process_TP_Press78
;ThermalCameraDemo_driver.c, 806 :: 		if (exec_label->OnPressPtr != 0) {
0xB61E	0x4C20    LDR	R4, [PC, #128]
0xB620	0x6824    LDR	R4, [R4, #0]
0xB622	0x342C    ADDS	R4, #44
0xB624	0x6824    LDR	R4, [R4, #0]
0xB626	0xB12C    CBZ	R4, L_Process_TP_Press79
;ThermalCameraDemo_driver.c, 807 :: 		exec_label->OnPressPtr();
0xB628	0x4C1D    LDR	R4, [PC, #116]
0xB62A	0x6824    LDR	R4, [R4, #0]
0xB62C	0x342C    ADDS	R4, #44
0xB62E	0x6822    LDR	R2, [R4, #0]
0xB630	0x4790    BLX	R2
;ThermalCameraDemo_driver.c, 808 :: 		return;
0xB632	0xE02F    B	L_end_Process_TP_Press
;ThermalCameraDemo_driver.c, 809 :: 		}
L_Process_TP_Press79:
;ThermalCameraDemo_driver.c, 810 :: 		}
L_Process_TP_Press78:
;ThermalCameraDemo_driver.c, 811 :: 		}
L_Process_TP_Press77:
;ThermalCameraDemo_driver.c, 813 :: 		if (_object_count == image_order) {
0xB634	0x4A20    LDR	R2, [PC, #128]
0xB636	0xF9B23000  LDRSH	R3, [R2, #0]
0xB63A	0x4A1C    LDR	R2, [PC, #112]
0xB63C	0xF9B22000  LDRSH	R2, [R2, #0]
0xB640	0x429A    CMP	R2, R3
0xB642	0xD10F    BNE	L_Process_TP_Press80
;ThermalCameraDemo_driver.c, 814 :: 		if (exec_image->Active != 0) {
0xB644	0x4A17    LDR	R2, [PC, #92]
0xB646	0x6812    LDR	R2, [R2, #0]
0xB648	0x3215    ADDS	R2, #21
0xB64A	0x7812    LDRB	R2, [R2, #0]
0xB64C	0xB152    CBZ	R2, L_Process_TP_Press81
;ThermalCameraDemo_driver.c, 815 :: 		if (exec_image->OnPressPtr != 0) {
0xB64E	0x4C15    LDR	R4, [PC, #84]
0xB650	0x6824    LDR	R4, [R4, #0]
0xB652	0x3424    ADDS	R4, #36
0xB654	0x6824    LDR	R4, [R4, #0]
0xB656	0xB12C    CBZ	R4, L_Process_TP_Press82
;ThermalCameraDemo_driver.c, 816 :: 		exec_image->OnPressPtr();
0xB658	0x4C12    LDR	R4, [PC, #72]
0xB65A	0x6824    LDR	R4, [R4, #0]
0xB65C	0x3424    ADDS	R4, #36
0xB65E	0x6822    LDR	R2, [R4, #0]
0xB660	0x4790    BLX	R2
;ThermalCameraDemo_driver.c, 817 :: 		return;
0xB662	0xE017    B	L_end_Process_TP_Press
;ThermalCameraDemo_driver.c, 818 :: 		}
L_Process_TP_Press82:
;ThermalCameraDemo_driver.c, 819 :: 		}
L_Process_TP_Press81:
;ThermalCameraDemo_driver.c, 820 :: 		}
L_Process_TP_Press80:
;ThermalCameraDemo_driver.c, 822 :: 		if (_object_count == box_order) {
0xB664	0x4A15    LDR	R2, [PC, #84]
0xB666	0xF9B23000  LDRSH	R3, [R2, #0]
0xB66A	0x4A10    LDR	R2, [PC, #64]
0xB66C	0xF9B22000  LDRSH	R2, [R2, #0]
0xB670	0x429A    CMP	R2, R3
0xB672	0xD10F    BNE	L_Process_TP_Press83
;ThermalCameraDemo_driver.c, 823 :: 		if (exec_box->Active != 0) {
0xB674	0x4A0C    LDR	R2, [PC, #48]
0xB676	0x6812    LDR	R2, [R2, #0]
0xB678	0x3213    ADDS	R2, #19
0xB67A	0x7812    LDRB	R2, [R2, #0]
0xB67C	0xB152    CBZ	R2, L_Process_TP_Press84
;ThermalCameraDemo_driver.c, 824 :: 		if (exec_box->OnPressPtr != 0) {
0xB67E	0x4C0A    LDR	R4, [PC, #40]
0xB680	0x6824    LDR	R4, [R4, #0]
0xB682	0x3430    ADDS	R4, #48
0xB684	0x6824    LDR	R4, [R4, #0]
0xB686	0xB12C    CBZ	R4, L_Process_TP_Press85
;ThermalCameraDemo_driver.c, 825 :: 		exec_box->OnPressPtr();
0xB688	0x4C07    LDR	R4, [PC, #28]
0xB68A	0x6824    LDR	R4, [R4, #0]
0xB68C	0x3430    ADDS	R4, #48
0xB68E	0x6822    LDR	R2, [R4, #0]
0xB690	0x4790    BLX	R2
;ThermalCameraDemo_driver.c, 826 :: 		return;
0xB692	0xE7FF    B	L_end_Process_TP_Press
;ThermalCameraDemo_driver.c, 827 :: 		}
L_Process_TP_Press85:
;ThermalCameraDemo_driver.c, 828 :: 		}
L_Process_TP_Press84:
;ThermalCameraDemo_driver.c, 829 :: 		}
L_Process_TP_Press83:
;ThermalCameraDemo_driver.c, 831 :: 		}
L_Process_TP_Press73:
;ThermalCameraDemo_driver.c, 832 :: 		}
L_end_Process_TP_Press:
0xB694	0xF8DDE000  LDR	LR, [SP, #0]
0xB698	0xB001    ADD	SP, SP, #4
0xB69A	0x4770    BX	LR
0xB69C	0x80A82000  	_exec_button+0
0xB6A0	0x80B42000  	_exec_label+0
0xB6A4	0x80B82000  	_exec_image+0
0xB6A8	0x80B02000  	_exec_box+0
0xB6AC	0x80A22000  	__object_count+0
0xB6B0	0x80BC2000  	_button_order+0
0xB6B4	0x80BE2000  	_label_order+0
0xB6B8	0x80C02000  	_image_order+0
0xB6BC	0x80C22000  	_box_order+0
; end of _Process_TP_Press
_Button_min_pOnClick:
;ThermalCameraDemo_events_code.c, 386 :: 		void Button_min_pOnClick() {
0x821C	0xB081    SUB	SP, SP, #4
0x821E	0xF8CDE000  STR	LR, [SP, #0]
;ThermalCameraDemo_events_code.c, 388 :: 		TFT_Set_Font(&Tahoma40x40_kaca, 0xFFFF, FO_HORIZONTAL);
0x8222	0x2200    MOVS	R2, #0
0x8224	0xF64F71FF  MOVW	R1, #65535
0x8228	0x4812    LDR	R0, [PC, #72]
0x822A	0xF7FAF8A5  BL	_TFT_Set_Font+0
;ThermalCameraDemo_events_code.c, 389 :: 		IntToStr(_min_value, demoText);
0x822E	0x4812    LDR	R0, [PC, #72]
0x8230	0xF9900000  LDRSB	R0, [R0, #0]
0x8234	0x4911    LDR	R1, [PC, #68]
0x8236	0xF7FAFEF5  BL	_IntToStr+0
;ThermalCameraDemo_events_code.c, 390 :: 		TFT_Write_Text(demoText, 180, 75);
0x823A	0x224B    MOVS	R2, #75
0x823C	0x21B4    MOVS	R1, #180
0x823E	0x480F    LDR	R0, [PC, #60]
0x8240	0xF7FEFEE2  BL	_TFT_Write_Text+0
;ThermalCameraDemo_events_code.c, 391 :: 		_min_value++;
0x8244	0x490C    LDR	R1, [PC, #48]
0x8246	0xF9910000  LDRSB	R0, [R1, #0]
0x824A	0x1C40    ADDS	R0, R0, #1
0x824C	0xB240    SXTB	R0, R0
0x824E	0x7008    STRB	R0, [R1, #0]
;ThermalCameraDemo_events_code.c, 392 :: 		IntToStr(_min_value, demoText);
0x8250	0x490A    LDR	R1, [PC, #40]
0x8252	0xF7FAFEE7  BL	_IntToStr+0
;ThermalCameraDemo_events_code.c, 393 :: 		TFT_Set_Font(&Tahoma40x40_kaca, 0x0000, FO_HORIZONTAL);
0x8256	0x2200    MOVS	R2, #0
0x8258	0x2100    MOVS	R1, #0
0x825A	0x4806    LDR	R0, [PC, #24]
0x825C	0xF7FAF88C  BL	_TFT_Set_Font+0
;ThermalCameraDemo_events_code.c, 394 :: 		TFT_Write_Text(demoText, 180, 75);
0x8260	0x224B    MOVS	R2, #75
0x8262	0x21B4    MOVS	R1, #180
0x8264	0x4805    LDR	R0, [PC, #20]
0x8266	0xF7FEFECF  BL	_TFT_Write_Text+0
;ThermalCameraDemo_events_code.c, 395 :: 		}
L_end_Button_min_pOnClick:
0x826A	0xF8DDE000  LDR	LR, [SP, #0]
0x826E	0xB001    ADD	SP, SP, #4
0x8270	0x4770    BX	LR
0x8272	0xBF00    NOP
0x8274	0x00502000  	_Tahoma40x40_kaca+0
0x8278	0x00002000  	__min_value+0
0x827C	0x83EA2000  	ThermalCameraDemo_events_code_demoText+0
; end of _Button_min_pOnClick
_IntToStr:
;__Lib_Conversions.c, 211 :: 		
; output start address is: 4 (R1)
; input start address is: 0 (R0)
0x3024	0xB081    SUB	SP, SP, #4
0x3026	0xF8CDE000  STR	LR, [SP, #0]
0x302A	0x460E    MOV	R6, R1
; output end address is: 4 (R1)
; input end address is: 0 (R0)
; input start address is: 0 (R0)
; output start address is: 24 (R6)
;__Lib_Conversions.c, 217 :: 		
; negative start address is: 4 (R1)
0x302C	0x2100    MOVS	R1, #0
;__Lib_Conversions.c, 218 :: 		
; inword start address is: 12 (R3)
0x302E	0xB283    UXTH	R3, R0
;__Lib_Conversions.c, 219 :: 		
0x3030	0x2800    CMP	R0, #0
0x3032	0xDA05    BGE	L__IntToStr415
; inword end address is: 12 (R3)
;__Lib_Conversions.c, 220 :: 		
0x3034	0x2101    MOVS	R1, #1
;__Lib_Conversions.c, 221 :: 		
0x3036	0x4240    RSBS	R0, R0, #0
0x3038	0xB280    UXTH	R0, R0
; input end address is: 0 (R0)
; inword start address is: 0 (R0)
0x303A	0xB280    UXTH	R0, R0
; negative end address is: 4 (R1)
; inword end address is: 0 (R0)
0x303C	0xB28F    UXTH	R7, R1
;__Lib_Conversions.c, 222 :: 		
0x303E	0xE001    B	L_IntToStr37
L__IntToStr415:
;__Lib_Conversions.c, 219 :: 		
0x3040	0xB298    UXTH	R0, R3
0x3042	0xB28F    UXTH	R7, R1
;__Lib_Conversions.c, 222 :: 		
L_IntToStr37:
;__Lib_Conversions.c, 223 :: 		
; inword start address is: 0 (R0)
; negative start address is: 28 (R7)
0x3044	0x4631    MOV	R1, R6
; inword end address is: 0 (R0)
0x3046	0xF7FFF8D9  BL	_WordToStr+0
;__Lib_Conversions.c, 225 :: 		
; i start address is: 4 (R1)
0x304A	0x2106    MOVS	R1, #6
; output end address is: 24 (R6)
; negative end address is: 28 (R7)
; i end address is: 4 (R1)
0x304C	0x4634    MOV	R4, R6
0x304E	0xB2B8    UXTH	R0, R7
;__Lib_Conversions.c, 226 :: 		
L_IntToStr38:
; i start address is: 4 (R1)
; negative start address is: 0 (R0)
; output start address is: 16 (R4)
0x3050	0x2900    CMP	R1, #0
0x3052	0xD908    BLS	L_IntToStr39
;__Lib_Conversions.c, 227 :: 		
0x3054	0x1863    ADDS	R3, R4, R1
0x3056	0x1E4A    SUBS	R2, R1, #1
0x3058	0xB292    UXTH	R2, R2
0x305A	0x18A2    ADDS	R2, R4, R2
0x305C	0x7812    LDRB	R2, [R2, #0]
0x305E	0x701A    STRB	R2, [R3, #0]
;__Lib_Conversions.c, 228 :: 		
0x3060	0x1E49    SUBS	R1, R1, #1
0x3062	0xB289    UXTH	R1, R1
;__Lib_Conversions.c, 229 :: 		
; i end address is: 4 (R1)
0x3064	0xE7F4    B	L_IntToStr38
L_IntToStr39:
;__Lib_Conversions.c, 230 :: 		
0x3066	0x2220    MOVS	R2, #32
0x3068	0x7022    STRB	R2, [R4, #0]
;__Lib_Conversions.c, 231 :: 		
0x306A	0xB170    CBZ	R0, L_IntToStr40
; negative end address is: 0 (R0)
;__Lib_Conversions.c, 232 :: 		
; i start address is: 0 (R0)
0x306C	0x2000    MOVS	R0, #0
; output end address is: 16 (R4)
; i end address is: 0 (R0)
0x306E	0xB281    UXTH	R1, R0
0x3070	0x4620    MOV	R0, R4
;__Lib_Conversions.c, 233 :: 		
L_IntToStr41:
; i start address is: 4 (R1)
; output start address is: 0 (R0)
0x3072	0x1842    ADDS	R2, R0, R1
0x3074	0x7812    LDRB	R2, [R2, #0]
0x3076	0x2A20    CMP	R2, #32
0x3078	0xD102    BNE	L_IntToStr42
0x307A	0x1C49    ADDS	R1, R1, #1
0x307C	0xB289    UXTH	R1, R1
0x307E	0xE7F8    B	L_IntToStr41
L_IntToStr42:
;__Lib_Conversions.c, 234 :: 		
0x3080	0x1E4A    SUBS	R2, R1, #1
0x3082	0xB292    UXTH	R2, R2
; i end address is: 4 (R1)
;__Lib_Conversions.c, 235 :: 		
0x3084	0x1883    ADDS	R3, R0, R2
; output end address is: 0 (R0)
0x3086	0x222D    MOVS	R2, #45
0x3088	0x701A    STRB	R2, [R3, #0]
L_IntToStr40:
;__Lib_Conversions.c, 236 :: 		
L_end_IntToStr:
0x308A	0xF8DDE000  LDR	LR, [SP, #0]
0x308E	0xB001    ADD	SP, SP, #4
0x3090	0x4770    BX	LR
; end of _IntToStr
_WordToStr:
;__Lib_Conversions.c, 114 :: 		
; output start address is: 4 (R1)
; input start address is: 0 (R0)
0x21FC	0xB081    SUB	SP, SP, #4
0x21FE	0x460A    MOV	R2, R1
0x2200	0xB281    UXTH	R1, R0
; output end address is: 4 (R1)
; input end address is: 0 (R0)
; input start address is: 4 (R1)
; output start address is: 8 (R2)
;__Lib_Conversions.c, 119 :: 		
; len start address is: 0 (R0)
0x2202	0x2000    MOVS	R0, #0
; input end address is: 4 (R1)
; output end address is: 8 (R2)
; len end address is: 0 (R0)
0x2204	0xB28D    UXTH	R5, R1
0x2206	0x4611    MOV	R1, R2
L_WordToStr11:
; len start address is: 0 (R0)
; output start address is: 4 (R1)
; input start address is: 20 (R5)
0x2208	0x2805    CMP	R0, #5
0x220A	0xD205    BCS	L_WordToStr12
;__Lib_Conversions.c, 120 :: 		
0x220C	0x180B    ADDS	R3, R1, R0
0x220E	0x2220    MOVS	R2, #32
0x2210	0x701A    STRB	R2, [R3, #0]
;__Lib_Conversions.c, 119 :: 		
0x2212	0x1C40    ADDS	R0, R0, #1
0x2214	0xB2C0    UXTB	R0, R0
;__Lib_Conversions.c, 120 :: 		
0x2216	0xE7F7    B	L_WordToStr11
L_WordToStr12:
;__Lib_Conversions.c, 121 :: 		
0x2218	0x180B    ADDS	R3, R1, R0
0x221A	0x2200    MOVS	R2, #0
0x221C	0x701A    STRB	R2, [R3, #0]
0x221E	0x1E40    SUBS	R0, R0, #1
0x2220	0xB2C0    UXTB	R0, R0
; output end address is: 4 (R1)
; len end address is: 0 (R0)
;__Lib_Conversions.c, 123 :: 		
L_WordToStr14:
;__Lib_Conversions.c, 124 :: 		
; len start address is: 0 (R0)
; input start address is: 20 (R5)
; output start address is: 4 (R1)
0x2222	0x180C    ADDS	R4, R1, R0
0x2224	0x230A    MOVS	R3, #10
0x2226	0xFBB5F2F3  UDIV	R2, R5, R3
0x222A	0xFB035212  MLS	R2, R3, R2, R5
0x222E	0xB292    UXTH	R2, R2
0x2230	0x3230    ADDS	R2, #48
0x2232	0x7022    STRB	R2, [R4, #0]
;__Lib_Conversions.c, 125 :: 		
0x2234	0x220A    MOVS	R2, #10
0x2236	0xFBB5F2F2  UDIV	R2, R5, R2
0x223A	0xB292    UXTH	R2, R2
0x223C	0xB295    UXTH	R5, R2
; input end address is: 20 (R5)
;__Lib_Conversions.c, 126 :: 		
0x223E	0xB902    CBNZ	R2, L_WordToStr16
; output end address is: 4 (R1)
; input end address is: 20 (R5)
; len end address is: 0 (R0)
;__Lib_Conversions.c, 127 :: 		
0x2240	0xE002    B	L_WordToStr15
L_WordToStr16:
;__Lib_Conversions.c, 128 :: 		
; len start address is: 0 (R0)
; input start address is: 20 (R5)
; output start address is: 4 (R1)
0x2242	0x1E40    SUBS	R0, R0, #1
0x2244	0xB2C0    UXTB	R0, R0
;__Lib_Conversions.c, 129 :: 		
; output end address is: 4 (R1)
; input end address is: 20 (R5)
; len end address is: 0 (R0)
0x2246	0xE7EC    B	L_WordToStr14
L_WordToStr15:
;__Lib_Conversions.c, 130 :: 		
L_end_WordToStr:
0x2248	0xB001    ADD	SP, SP, #4
0x224A	0x4770    BX	LR
; end of _WordToStr
_Button_min_mOnClick:
;ThermalCameraDemo_events_code.c, 396 :: 		void Button_min_mOnClick() {
0x8000	0xB081    SUB	SP, SP, #4
0x8002	0xF8CDE000  STR	LR, [SP, #0]
;ThermalCameraDemo_events_code.c, 397 :: 		TFT_Set_Font(&Tahoma40x40_kaca, 0xFFFF, FO_HORIZONTAL);
0x8006	0x2200    MOVS	R2, #0
0x8008	0xF64F71FF  MOVW	R1, #65535
0x800C	0x4812    LDR	R0, [PC, #72]
0x800E	0xF7FAF9B3  BL	_TFT_Set_Font+0
;ThermalCameraDemo_events_code.c, 398 :: 		IntToStr(_min_value, demoText);
0x8012	0x4812    LDR	R0, [PC, #72]
0x8014	0xF9900000  LDRSB	R0, [R0, #0]
0x8018	0x4911    LDR	R1, [PC, #68]
0x801A	0xF7FBF803  BL	_IntToStr+0
;ThermalCameraDemo_events_code.c, 399 :: 		TFT_Write_Text(demoText, 180, 75);
0x801E	0x224B    MOVS	R2, #75
0x8020	0x21B4    MOVS	R1, #180
0x8022	0x480F    LDR	R0, [PC, #60]
0x8024	0xF7FEFFF0  BL	_TFT_Write_Text+0
;ThermalCameraDemo_events_code.c, 400 :: 		_min_value--;
0x8028	0x490C    LDR	R1, [PC, #48]
0x802A	0xF9910000  LDRSB	R0, [R1, #0]
0x802E	0x1E40    SUBS	R0, R0, #1
0x8030	0xB240    SXTB	R0, R0
0x8032	0x7008    STRB	R0, [R1, #0]
;ThermalCameraDemo_events_code.c, 401 :: 		IntToStr(_min_value, demoText);
0x8034	0x490A    LDR	R1, [PC, #40]
0x8036	0xF7FAFFF5  BL	_IntToStr+0
;ThermalCameraDemo_events_code.c, 402 :: 		TFT_Set_Font(&Tahoma40x40_kaca, 0x0000, FO_HORIZONTAL);
0x803A	0x2200    MOVS	R2, #0
0x803C	0x2100    MOVS	R1, #0
0x803E	0x4806    LDR	R0, [PC, #24]
0x8040	0xF7FAF99A  BL	_TFT_Set_Font+0
;ThermalCameraDemo_events_code.c, 403 :: 		TFT_Write_Text(demoText, 180, 75);
0x8044	0x224B    MOVS	R2, #75
0x8046	0x21B4    MOVS	R1, #180
0x8048	0x4805    LDR	R0, [PC, #20]
0x804A	0xF7FEFFDD  BL	_TFT_Write_Text+0
;ThermalCameraDemo_events_code.c, 404 :: 		}
L_end_Button_min_mOnClick:
0x804E	0xF8DDE000  LDR	LR, [SP, #0]
0x8052	0xB001    ADD	SP, SP, #4
0x8054	0x4770    BX	LR
0x8056	0xBF00    NOP
0x8058	0x00502000  	_Tahoma40x40_kaca+0
0x805C	0x00002000  	__min_value+0
0x8060	0x83EA2000  	ThermalCameraDemo_events_code_demoText+0
; end of _Button_min_mOnClick
_Button_low_pOnClick:
;ThermalCameraDemo_events_code.c, 405 :: 		void Button_low_pOnClick() {
0x8064	0xB081    SUB	SP, SP, #4
0x8066	0xF8CDE000  STR	LR, [SP, #0]
;ThermalCameraDemo_events_code.c, 406 :: 		TFT_Set_Font(&Tahoma40x40_kaca, 0xFFFF, FO_HORIZONTAL);
0x806A	0x2200    MOVS	R2, #0
0x806C	0xF64F71FF  MOVW	R1, #65535
0x8070	0x4812    LDR	R0, [PC, #72]
0x8072	0xF7FAF981  BL	_TFT_Set_Font+0
;ThermalCameraDemo_events_code.c, 407 :: 		IntToStr(_low_value, demoText);
0x8076	0x4812    LDR	R0, [PC, #72]
0x8078	0xF9900000  LDRSB	R0, [R0, #0]
0x807C	0x4911    LDR	R1, [PC, #68]
0x807E	0xF7FAFFD1  BL	_IntToStr+0
;ThermalCameraDemo_events_code.c, 408 :: 		TFT_Write_Text(demoText, 180, 155);
0x8082	0x229B    MOVS	R2, #155
0x8084	0x21B4    MOVS	R1, #180
0x8086	0x480F    LDR	R0, [PC, #60]
0x8088	0xF7FEFFBE  BL	_TFT_Write_Text+0
;ThermalCameraDemo_events_code.c, 409 :: 		_low_value++;
0x808C	0x490C    LDR	R1, [PC, #48]
0x808E	0xF9910000  LDRSB	R0, [R1, #0]
0x8092	0x1C40    ADDS	R0, R0, #1
0x8094	0xB240    SXTB	R0, R0
0x8096	0x7008    STRB	R0, [R1, #0]
;ThermalCameraDemo_events_code.c, 410 :: 		IntToStr(_low_value, demoText);
0x8098	0x490A    LDR	R1, [PC, #40]
0x809A	0xF7FAFFC3  BL	_IntToStr+0
;ThermalCameraDemo_events_code.c, 411 :: 		TFT_Set_Font(&Tahoma40x40_kaca, 0x0000, FO_HORIZONTAL);
0x809E	0x2200    MOVS	R2, #0
0x80A0	0x2100    MOVS	R1, #0
0x80A2	0x4806    LDR	R0, [PC, #24]
0x80A4	0xF7FAF968  BL	_TFT_Set_Font+0
;ThermalCameraDemo_events_code.c, 412 :: 		TFT_Write_Text(demoText, 180, 155);
0x80A8	0x229B    MOVS	R2, #155
0x80AA	0x21B4    MOVS	R1, #180
0x80AC	0x4805    LDR	R0, [PC, #20]
0x80AE	0xF7FEFFAB  BL	_TFT_Write_Text+0
;ThermalCameraDemo_events_code.c, 413 :: 		}
L_end_Button_low_pOnClick:
0x80B2	0xF8DDE000  LDR	LR, [SP, #0]
0x80B6	0xB001    ADD	SP, SP, #4
0x80B8	0x4770    BX	LR
0x80BA	0xBF00    NOP
0x80BC	0x00502000  	_Tahoma40x40_kaca+0
0x80C0	0x00012000  	__low_value+0
0x80C4	0x83EA2000  	ThermalCameraDemo_events_code_demoText+0
; end of _Button_low_pOnClick
_Button_low_mOnClick:
;ThermalCameraDemo_events_code.c, 414 :: 		void Button_low_mOnClick() {
0x79D0	0xB081    SUB	SP, SP, #4
0x79D2	0xF8CDE000  STR	LR, [SP, #0]
;ThermalCameraDemo_events_code.c, 415 :: 		TFT_Set_Font(&Tahoma40x40_kaca, 0xFFFF, FO_HORIZONTAL);
0x79D6	0x2200    MOVS	R2, #0
0x79D8	0xF64F71FF  MOVW	R1, #65535
0x79DC	0x4812    LDR	R0, [PC, #72]
0x79DE	0xF7FAFCCB  BL	_TFT_Set_Font+0
;ThermalCameraDemo_events_code.c, 416 :: 		IntToStr(_low_value, demoText);
0x79E2	0x4812    LDR	R0, [PC, #72]
0x79E4	0xF9900000  LDRSB	R0, [R0, #0]
0x79E8	0x4911    LDR	R1, [PC, #68]
0x79EA	0xF7FBFB1B  BL	_IntToStr+0
;ThermalCameraDemo_events_code.c, 417 :: 		TFT_Write_Text(demoText, 180, 155);
0x79EE	0x229B    MOVS	R2, #155
0x79F0	0x21B4    MOVS	R1, #180
0x79F2	0x480F    LDR	R0, [PC, #60]
0x79F4	0xF7FFFB08  BL	_TFT_Write_Text+0
;ThermalCameraDemo_events_code.c, 418 :: 		_low_value--;
0x79F8	0x490C    LDR	R1, [PC, #48]
0x79FA	0xF9910000  LDRSB	R0, [R1, #0]
0x79FE	0x1E40    SUBS	R0, R0, #1
0x7A00	0xB240    SXTB	R0, R0
0x7A02	0x7008    STRB	R0, [R1, #0]
;ThermalCameraDemo_events_code.c, 419 :: 		IntToStr(_low_value, demoText);
0x7A04	0x490A    LDR	R1, [PC, #40]
0x7A06	0xF7FBFB0D  BL	_IntToStr+0
;ThermalCameraDemo_events_code.c, 420 :: 		TFT_Set_Font(&Tahoma40x40_kaca, 0x0000, FO_HORIZONTAL);
0x7A0A	0x2200    MOVS	R2, #0
0x7A0C	0x2100    MOVS	R1, #0
0x7A0E	0x4806    LDR	R0, [PC, #24]
0x7A10	0xF7FAFCB2  BL	_TFT_Set_Font+0
;ThermalCameraDemo_events_code.c, 421 :: 		TFT_Write_Text(demoText, 180, 155);
0x7A14	0x229B    MOVS	R2, #155
0x7A16	0x21B4    MOVS	R1, #180
0x7A18	0x4805    LDR	R0, [PC, #20]
0x7A1A	0xF7FFFAF5  BL	_TFT_Write_Text+0
;ThermalCameraDemo_events_code.c, 422 :: 		}
L_end_Button_low_mOnClick:
0x7A1E	0xF8DDE000  LDR	LR, [SP, #0]
0x7A22	0xB001    ADD	SP, SP, #4
0x7A24	0x4770    BX	LR
0x7A26	0xBF00    NOP
0x7A28	0x00502000  	_Tahoma40x40_kaca+0
0x7A2C	0x00012000  	__low_value+0
0x7A30	0x83EA2000  	ThermalCameraDemo_events_code_demoText+0
; end of _Button_low_mOnClick
_Button_med_pOnClick:
;ThermalCameraDemo_events_code.c, 423 :: 		void Button_med_pOnClick() {
0x7A34	0xB081    SUB	SP, SP, #4
0x7A36	0xF8CDE000  STR	LR, [SP, #0]
;ThermalCameraDemo_events_code.c, 424 :: 		TFT_Set_Font(&Tahoma40x40_kaca, 0xFFFF, FO_HORIZONTAL);
0x7A3A	0x2200    MOVS	R2, #0
0x7A3C	0xF64F71FF  MOVW	R1, #65535
0x7A40	0x4812    LDR	R0, [PC, #72]
0x7A42	0xF7FAFC99  BL	_TFT_Set_Font+0
;ThermalCameraDemo_events_code.c, 425 :: 		IntToStr(_med_value, demoText);
0x7A46	0x4812    LDR	R0, [PC, #72]
0x7A48	0xF9900000  LDRSB	R0, [R0, #0]
0x7A4C	0x4911    LDR	R1, [PC, #68]
0x7A4E	0xF7FBFAE9  BL	_IntToStr+0
;ThermalCameraDemo_events_code.c, 426 :: 		TFT_Write_Text(demoText, 180, 235);
0x7A52	0x22EB    MOVS	R2, #235
0x7A54	0x21B4    MOVS	R1, #180
0x7A56	0x480F    LDR	R0, [PC, #60]
0x7A58	0xF7FFFAD6  BL	_TFT_Write_Text+0
;ThermalCameraDemo_events_code.c, 427 :: 		_med_value++;
0x7A5C	0x490C    LDR	R1, [PC, #48]
0x7A5E	0xF9910000  LDRSB	R0, [R1, #0]
0x7A62	0x1C40    ADDS	R0, R0, #1
0x7A64	0xB240    SXTB	R0, R0
0x7A66	0x7008    STRB	R0, [R1, #0]
;ThermalCameraDemo_events_code.c, 428 :: 		IntToStr(_med_value, demoText);
0x7A68	0x490A    LDR	R1, [PC, #40]
0x7A6A	0xF7FBFADB  BL	_IntToStr+0
;ThermalCameraDemo_events_code.c, 429 :: 		TFT_Set_Font(&Tahoma40x40_kaca, 0x0000, FO_HORIZONTAL);
0x7A6E	0x2200    MOVS	R2, #0
0x7A70	0x2100    MOVS	R1, #0
0x7A72	0x4806    LDR	R0, [PC, #24]
0x7A74	0xF7FAFC80  BL	_TFT_Set_Font+0
;ThermalCameraDemo_events_code.c, 430 :: 		TFT_Write_Text(demoText, 180, 235);
0x7A78	0x22EB    MOVS	R2, #235
0x7A7A	0x21B4    MOVS	R1, #180
0x7A7C	0x4805    LDR	R0, [PC, #20]
0x7A7E	0xF7FFFAC3  BL	_TFT_Write_Text+0
;ThermalCameraDemo_events_code.c, 431 :: 		}
L_end_Button_med_pOnClick:
0x7A82	0xF8DDE000  LDR	LR, [SP, #0]
0x7A86	0xB001    ADD	SP, SP, #4
0x7A88	0x4770    BX	LR
0x7A8A	0xBF00    NOP
0x7A8C	0x00502000  	_Tahoma40x40_kaca+0
0x7A90	0x00022000  	__med_value+0
0x7A94	0x83EA2000  	ThermalCameraDemo_events_code_demoText+0
; end of _Button_med_pOnClick
_Button_med_mOnClick:
;ThermalCameraDemo_events_code.c, 432 :: 		void Button_med_mOnClick() {
0x7904	0xB081    SUB	SP, SP, #4
0x7906	0xF8CDE000  STR	LR, [SP, #0]
;ThermalCameraDemo_events_code.c, 433 :: 		TFT_Set_Font(&Tahoma40x40_kaca, 0xFFFF, FO_HORIZONTAL);
0x790A	0x2200    MOVS	R2, #0
0x790C	0xF64F71FF  MOVW	R1, #65535
0x7910	0x4812    LDR	R0, [PC, #72]
0x7912	0xF7FAFD31  BL	_TFT_Set_Font+0
;ThermalCameraDemo_events_code.c, 434 :: 		IntToStr(_med_value, demoText);
0x7916	0x4812    LDR	R0, [PC, #72]
0x7918	0xF9900000  LDRSB	R0, [R0, #0]
0x791C	0x4911    LDR	R1, [PC, #68]
0x791E	0xF7FBFB81  BL	_IntToStr+0
;ThermalCameraDemo_events_code.c, 435 :: 		TFT_Write_Text(demoText, 180, 235);
0x7922	0x22EB    MOVS	R2, #235
0x7924	0x21B4    MOVS	R1, #180
0x7926	0x480F    LDR	R0, [PC, #60]
0x7928	0xF7FFFB6E  BL	_TFT_Write_Text+0
;ThermalCameraDemo_events_code.c, 436 :: 		_med_value--;
0x792C	0x490C    LDR	R1, [PC, #48]
0x792E	0xF9910000  LDRSB	R0, [R1, #0]
0x7932	0x1E40    SUBS	R0, R0, #1
0x7934	0xB240    SXTB	R0, R0
0x7936	0x7008    STRB	R0, [R1, #0]
;ThermalCameraDemo_events_code.c, 437 :: 		IntToStr(_med_value, demoText);
0x7938	0x490A    LDR	R1, [PC, #40]
0x793A	0xF7FBFB73  BL	_IntToStr+0
;ThermalCameraDemo_events_code.c, 438 :: 		TFT_Set_Font(&Tahoma40x40_kaca, 0x0000, FO_HORIZONTAL);
0x793E	0x2200    MOVS	R2, #0
0x7940	0x2100    MOVS	R1, #0
0x7942	0x4806    LDR	R0, [PC, #24]
0x7944	0xF7FAFD18  BL	_TFT_Set_Font+0
;ThermalCameraDemo_events_code.c, 439 :: 		TFT_Write_Text(demoText, 180, 235);
0x7948	0x22EB    MOVS	R2, #235
0x794A	0x21B4    MOVS	R1, #180
0x794C	0x4805    LDR	R0, [PC, #20]
0x794E	0xF7FFFB5B  BL	_TFT_Write_Text+0
;ThermalCameraDemo_events_code.c, 440 :: 		}
L_end_Button_med_mOnClick:
0x7952	0xF8DDE000  LDR	LR, [SP, #0]
0x7956	0xB001    ADD	SP, SP, #4
0x7958	0x4770    BX	LR
0x795A	0xBF00    NOP
0x795C	0x00502000  	_Tahoma40x40_kaca+0
0x7960	0x00022000  	__med_value+0
0x7964	0x83EA2000  	ThermalCameraDemo_events_code_demoText+0
; end of _Button_med_mOnClick
_Button_high_pOnClick:
;ThermalCameraDemo_events_code.c, 441 :: 		void Button_high_pOnClick() {
0x7968	0xB081    SUB	SP, SP, #4
0x796A	0xF8CDE000  STR	LR, [SP, #0]
;ThermalCameraDemo_events_code.c, 442 :: 		TFT_Set_Font(&Tahoma40x40_kaca, 0xFFFF, FO_HORIZONTAL);
0x796E	0x2200    MOVS	R2, #0
0x7970	0xF64F71FF  MOVW	R1, #65535
0x7974	0x4813    LDR	R0, [PC, #76]
0x7976	0xF7FAFCFF  BL	_TFT_Set_Font+0
;ThermalCameraDemo_events_code.c, 443 :: 		IntToStr(_high_value, demoText);
0x797A	0x4813    LDR	R0, [PC, #76]
0x797C	0xF9900000  LDRSB	R0, [R0, #0]
0x7980	0x4912    LDR	R1, [PC, #72]
0x7982	0xF7FBFB4F  BL	_IntToStr+0
;ThermalCameraDemo_events_code.c, 444 :: 		TFT_Write_Text(demoText, 180, 310);
0x7986	0xF2401236  MOVW	R2, #310
0x798A	0x21B4    MOVS	R1, #180
0x798C	0x480F    LDR	R0, [PC, #60]
0x798E	0xF7FFFB3B  BL	_TFT_Write_Text+0
;ThermalCameraDemo_events_code.c, 445 :: 		_high_value++;
0x7992	0x490D    LDR	R1, [PC, #52]
0x7994	0xF9910000  LDRSB	R0, [R1, #0]
0x7998	0x1C40    ADDS	R0, R0, #1
0x799A	0xB240    SXTB	R0, R0
0x799C	0x7008    STRB	R0, [R1, #0]
;ThermalCameraDemo_events_code.c, 446 :: 		IntToStr(_high_value, demoText);
0x799E	0x490B    LDR	R1, [PC, #44]
0x79A0	0xF7FBFB40  BL	_IntToStr+0
;ThermalCameraDemo_events_code.c, 447 :: 		TFT_Set_Font(&Tahoma40x40_kaca, 0x0000, FO_HORIZONTAL);
0x79A4	0x2200    MOVS	R2, #0
0x79A6	0x2100    MOVS	R1, #0
0x79A8	0x4806    LDR	R0, [PC, #24]
0x79AA	0xF7FAFCE5  BL	_TFT_Set_Font+0
;ThermalCameraDemo_events_code.c, 448 :: 		TFT_Write_Text(demoText, 180, 310);
0x79AE	0xF2401236  MOVW	R2, #310
0x79B2	0x21B4    MOVS	R1, #180
0x79B4	0x4805    LDR	R0, [PC, #20]
0x79B6	0xF7FFFB27  BL	_TFT_Write_Text+0
;ThermalCameraDemo_events_code.c, 449 :: 		}
L_end_Button_high_pOnClick:
0x79BA	0xF8DDE000  LDR	LR, [SP, #0]
0x79BE	0xB001    ADD	SP, SP, #4
0x79C0	0x4770    BX	LR
0x79C2	0xBF00    NOP
0x79C4	0x00502000  	_Tahoma40x40_kaca+0
0x79C8	0x00032000  	__high_value+0
0x79CC	0x83EA2000  	ThermalCameraDemo_events_code_demoText+0
; end of _Button_high_pOnClick
_Button_high_mOnClick:
;ThermalCameraDemo_events_code.c, 468 :: 		void Button_high_mOnClick() {
0x7E68	0xB081    SUB	SP, SP, #4
0x7E6A	0xF8CDE000  STR	LR, [SP, #0]
;ThermalCameraDemo_events_code.c, 469 :: 		TFT_Set_Font(&Tahoma40x40_kaca, 0xFFFF, FO_HORIZONTAL);
0x7E6E	0x2200    MOVS	R2, #0
0x7E70	0xF64F71FF  MOVW	R1, #65535
0x7E74	0x4813    LDR	R0, [PC, #76]
0x7E76	0xF7FAFA7F  BL	_TFT_Set_Font+0
;ThermalCameraDemo_events_code.c, 470 :: 		IntToStr(_high_value, demoText);
0x7E7A	0x4813    LDR	R0, [PC, #76]
0x7E7C	0xF9900000  LDRSB	R0, [R0, #0]
0x7E80	0x4912    LDR	R1, [PC, #72]
0x7E82	0xF7FBF8CF  BL	_IntToStr+0
;ThermalCameraDemo_events_code.c, 471 :: 		TFT_Write_Text(demoText, 180, 310);
0x7E86	0xF2401236  MOVW	R2, #310
0x7E8A	0x21B4    MOVS	R1, #180
0x7E8C	0x480F    LDR	R0, [PC, #60]
0x7E8E	0xF7FFF8BB  BL	_TFT_Write_Text+0
;ThermalCameraDemo_events_code.c, 472 :: 		_high_value--;
0x7E92	0x490D    LDR	R1, [PC, #52]
0x7E94	0xF9910000  LDRSB	R0, [R1, #0]
0x7E98	0x1E40    SUBS	R0, R0, #1
0x7E9A	0xB240    SXTB	R0, R0
0x7E9C	0x7008    STRB	R0, [R1, #0]
;ThermalCameraDemo_events_code.c, 473 :: 		IntToStr(_high_value, demoText);
0x7E9E	0x490B    LDR	R1, [PC, #44]
0x7EA0	0xF7FBF8C0  BL	_IntToStr+0
;ThermalCameraDemo_events_code.c, 474 :: 		TFT_Set_Font(&Tahoma40x40_kaca, 0x0000, FO_HORIZONTAL);
0x7EA4	0x2200    MOVS	R2, #0
0x7EA6	0x2100    MOVS	R1, #0
0x7EA8	0x4806    LDR	R0, [PC, #24]
0x7EAA	0xF7FAFA65  BL	_TFT_Set_Font+0
;ThermalCameraDemo_events_code.c, 475 :: 		TFT_Write_Text(demoText, 180, 310);
0x7EAE	0xF2401236  MOVW	R2, #310
0x7EB2	0x21B4    MOVS	R1, #180
0x7EB4	0x4805    LDR	R0, [PC, #20]
0x7EB6	0xF7FFF8A7  BL	_TFT_Write_Text+0
;ThermalCameraDemo_events_code.c, 476 :: 		}
L_end_Button_high_mOnClick:
0x7EBA	0xF8DDE000  LDR	LR, [SP, #0]
0x7EBE	0xB001    ADD	SP, SP, #4
0x7EC0	0x4770    BX	LR
0x7EC2	0xBF00    NOP
0x7EC4	0x00502000  	_Tahoma40x40_kaca+0
0x7EC8	0x00032000  	__high_value+0
0x7ECC	0x83EA2000  	ThermalCameraDemo_events_code_demoText+0
; end of _Button_high_mOnClick
_Button_max_pOnClick:
;ThermalCameraDemo_events_code.c, 450 :: 		void Button_max_pOnClick() {
0x7ED0	0xB081    SUB	SP, SP, #4
0x7ED2	0xF8CDE000  STR	LR, [SP, #0]
;ThermalCameraDemo_events_code.c, 451 :: 		TFT_Set_Font(&Tahoma40x40_kaca, 0xFFFF, FO_HORIZONTAL);
0x7ED6	0x2200    MOVS	R2, #0
0x7ED8	0xF64F71FF  MOVW	R1, #65535
0x7EDC	0x4813    LDR	R0, [PC, #76]
0x7EDE	0xF7FAFA4B  BL	_TFT_Set_Font+0
;ThermalCameraDemo_events_code.c, 452 :: 		IntToStr(_max_value, demoText);
0x7EE2	0x4813    LDR	R0, [PC, #76]
0x7EE4	0xF9900000  LDRSB	R0, [R0, #0]
0x7EE8	0x4912    LDR	R1, [PC, #72]
0x7EEA	0xF7FBF89B  BL	_IntToStr+0
;ThermalCameraDemo_events_code.c, 453 :: 		TFT_Write_Text(demoText, 180, 390);
0x7EEE	0xF2401286  MOVW	R2, #390
0x7EF2	0x21B4    MOVS	R1, #180
0x7EF4	0x480F    LDR	R0, [PC, #60]
0x7EF6	0xF7FFF887  BL	_TFT_Write_Text+0
;ThermalCameraDemo_events_code.c, 454 :: 		_max_value++;
0x7EFA	0x490D    LDR	R1, [PC, #52]
0x7EFC	0xF9910000  LDRSB	R0, [R1, #0]
0x7F00	0x1C40    ADDS	R0, R0, #1
0x7F02	0xB240    SXTB	R0, R0
0x7F04	0x7008    STRB	R0, [R1, #0]
;ThermalCameraDemo_events_code.c, 455 :: 		IntToStr(_max_value, demoText);
0x7F06	0x490B    LDR	R1, [PC, #44]
0x7F08	0xF7FBF88C  BL	_IntToStr+0
;ThermalCameraDemo_events_code.c, 456 :: 		TFT_Set_Font(&Tahoma40x40_kaca, 0x0000, FO_HORIZONTAL);
0x7F0C	0x2200    MOVS	R2, #0
0x7F0E	0x2100    MOVS	R1, #0
0x7F10	0x4806    LDR	R0, [PC, #24]
0x7F12	0xF7FAFA31  BL	_TFT_Set_Font+0
;ThermalCameraDemo_events_code.c, 457 :: 		TFT_Write_Text(demoText, 180, 390);
0x7F16	0xF2401286  MOVW	R2, #390
0x7F1A	0x21B4    MOVS	R1, #180
0x7F1C	0x4805    LDR	R0, [PC, #20]
0x7F1E	0xF7FFF873  BL	_TFT_Write_Text+0
;ThermalCameraDemo_events_code.c, 458 :: 		}
L_end_Button_max_pOnClick:
0x7F22	0xF8DDE000  LDR	LR, [SP, #0]
0x7F26	0xB001    ADD	SP, SP, #4
0x7F28	0x4770    BX	LR
0x7F2A	0xBF00    NOP
0x7F2C	0x00502000  	_Tahoma40x40_kaca+0
0x7F30	0x00042000  	__max_value+0
0x7F34	0x83EA2000  	ThermalCameraDemo_events_code_demoText+0
; end of _Button_max_pOnClick
_Button_max_mOnClick:
;ThermalCameraDemo_events_code.c, 459 :: 		void Button_max_mOnClick() {
0x7A98	0xB081    SUB	SP, SP, #4
0x7A9A	0xF8CDE000  STR	LR, [SP, #0]
;ThermalCameraDemo_events_code.c, 460 :: 		TFT_Set_Font(&Tahoma40x40_kaca, 0xFFFF, FO_HORIZONTAL);
0x7A9E	0x2200    MOVS	R2, #0
0x7AA0	0xF64F71FF  MOVW	R1, #65535
0x7AA4	0x4813    LDR	R0, [PC, #76]
0x7AA6	0xF7FAFC67  BL	_TFT_Set_Font+0
;ThermalCameraDemo_events_code.c, 461 :: 		IntToStr(_max_value, demoText);
0x7AAA	0x4813    LDR	R0, [PC, #76]
0x7AAC	0xF9900000  LDRSB	R0, [R0, #0]
0x7AB0	0x4912    LDR	R1, [PC, #72]
0x7AB2	0xF7FBFAB7  BL	_IntToStr+0
;ThermalCameraDemo_events_code.c, 462 :: 		TFT_Write_Text(demoText, 180, 390);
0x7AB6	0xF2401286  MOVW	R2, #390
0x7ABA	0x21B4    MOVS	R1, #180
0x7ABC	0x480F    LDR	R0, [PC, #60]
0x7ABE	0xF7FFFAA3  BL	_TFT_Write_Text+0
;ThermalCameraDemo_events_code.c, 463 :: 		_max_value--;
0x7AC2	0x490D    LDR	R1, [PC, #52]
0x7AC4	0xF9910000  LDRSB	R0, [R1, #0]
0x7AC8	0x1E40    SUBS	R0, R0, #1
0x7ACA	0xB240    SXTB	R0, R0
0x7ACC	0x7008    STRB	R0, [R1, #0]
;ThermalCameraDemo_events_code.c, 464 :: 		IntToStr(_max_value, demoText);
0x7ACE	0x490B    LDR	R1, [PC, #44]
0x7AD0	0xF7FBFAA8  BL	_IntToStr+0
;ThermalCameraDemo_events_code.c, 465 :: 		TFT_Set_Font(&Tahoma40x40_kaca, 0x0000, FO_HORIZONTAL);
0x7AD4	0x2200    MOVS	R2, #0
0x7AD6	0x2100    MOVS	R1, #0
0x7AD8	0x4806    LDR	R0, [PC, #24]
0x7ADA	0xF7FAFC4D  BL	_TFT_Set_Font+0
;ThermalCameraDemo_events_code.c, 466 :: 		TFT_Write_Text(demoText, 180, 390);
0x7ADE	0xF2401286  MOVW	R2, #390
0x7AE2	0x21B4    MOVS	R1, #180
0x7AE4	0x4805    LDR	R0, [PC, #20]
0x7AE6	0xF7FFFA8F  BL	_TFT_Write_Text+0
;ThermalCameraDemo_events_code.c, 467 :: 		}
L_end_Button_max_mOnClick:
0x7AEA	0xF8DDE000  LDR	LR, [SP, #0]
0x7AEE	0xB001    ADD	SP, SP, #4
0x7AF0	0x4770    BX	LR
0x7AF2	0xBF00    NOP
0x7AF4	0x00502000  	_Tahoma40x40_kaca+0
0x7AF8	0x00042000  	__max_value+0
0x7AFC	0x83EA2000  	ThermalCameraDemo_events_code_demoText+0
; end of _Button_max_mOnClick
_Get_Object:
;ThermalCameraDemo_driver.c, 721 :: 		void Get_Object(unsigned int X, unsigned int Y) {
; Y start address is: 4 (R1)
; X start address is: 0 (R0)
0x7B00	0xB082    SUB	SP, SP, #8
0x7B02	0xF8CDE000  STR	LR, [SP, #0]
; Y end address is: 4 (R1)
; X end address is: 0 (R0)
; X start address is: 0 (R0)
; Y start address is: 4 (R1)
;ThermalCameraDemo_driver.c, 722 :: 		button_order        = -1;
0x7B06	0xF64F73FF  MOVW	R3, #65535
0x7B0A	0xB21B    SXTH	R3, R3
0x7B0C	0x4AB0    LDR	R2, [PC, #704]
0x7B0E	0x8013    STRH	R3, [R2, #0]
;ThermalCameraDemo_driver.c, 723 :: 		label_order         = -1;
0x7B10	0xF64F73FF  MOVW	R3, #65535
0x7B14	0xB21B    SXTH	R3, R3
0x7B16	0x4AAF    LDR	R2, [PC, #700]
0x7B18	0x8013    STRH	R3, [R2, #0]
;ThermalCameraDemo_driver.c, 724 :: 		image_order         = -1;
0x7B1A	0xF64F73FF  MOVW	R3, #65535
0x7B1E	0xB21B    SXTH	R3, R3
0x7B20	0x4AAD    LDR	R2, [PC, #692]
0x7B22	0x8013    STRH	R3, [R2, #0]
;ThermalCameraDemo_driver.c, 725 :: 		box_order           = -1;
0x7B24	0xF64F73FF  MOVW	R3, #65535
0x7B28	0xB21B    SXTH	R3, R3
0x7B2A	0x4AAC    LDR	R2, [PC, #688]
0x7B2C	0x8013    STRH	R3, [R2, #0]
;ThermalCameraDemo_driver.c, 727 :: 		for ( _object_count = 0 ; _object_count < CurrentScreen->ButtonsCount ; _object_count++ ) {
0x7B2E	0x2300    MOVS	R3, #0
0x7B30	0xB21B    SXTH	R3, R3
0x7B32	0x4AAB    LDR	R2, [PC, #684]
0x7B34	0x8013    STRH	R3, [R2, #0]
; X end address is: 0 (R0)
; Y end address is: 4 (R1)
0x7B36	0xFA1FF880  UXTH	R8, R0
0x7B3A	0xB28F    UXTH	R7, R1
L_Get_Object49:
; Y start address is: 28 (R7)
; X start address is: 32 (R8)
0x7B3C	0x4AA9    LDR	R2, [PC, #676]
0x7B3E	0x6812    LDR	R2, [R2, #0]
0x7B40	0x3208    ADDS	R2, #8
0x7B42	0x8813    LDRH	R3, [R2, #0]
0x7B44	0x4AA6    LDR	R2, [PC, #664]
0x7B46	0xF9B22000  LDRSH	R2, [R2, #0]
0x7B4A	0x429A    CMP	R2, R3
0x7B4C	0xD23C    BCS	L_Get_Object50
;ThermalCameraDemo_driver.c, 728 :: 		local_button = GetButton(_object_count);
0x7B4E	0x4AA5    LDR	R2, [PC, #660]
0x7B50	0x6812    LDR	R2, [R2, #0]
0x7B52	0x320C    ADDS	R2, #12
0x7B54	0x6813    LDR	R3, [R2, #0]
0x7B56	0x4AA2    LDR	R2, [PC, #648]
0x7B58	0xF9B22000  LDRSH	R2, [R2, #0]
0x7B5C	0x0092    LSLS	R2, R2, #2
0x7B5E	0x189A    ADDS	R2, R3, R2
0x7B60	0x6813    LDR	R3, [R2, #0]
0x7B62	0x4AA1    LDR	R2, [PC, #644]
0x7B64	0x6013    STR	R3, [R2, #0]
;ThermalCameraDemo_driver.c, 729 :: 		if (local_button->Active != 0) {
0x7B66	0xF2030213  ADDW	R2, R3, #19
0x7B6A	0x7812    LDRB	R2, [R2, #0]
0x7B6C	0xB332    CBZ	R2, L_Get_Object52
;ThermalCameraDemo_driver.c, 731 :: 		local_button->Width, local_button->Height) == 1) {
0x7B6E	0x4E9E    LDR	R6, [PC, #632]
0x7B70	0x6832    LDR	R2, [R6, #0]
0x7B72	0x320C    ADDS	R2, #12
0x7B74	0x8812    LDRH	R2, [R2, #0]
0x7B76	0xB295    UXTH	R5, R2
0x7B78	0x4632    MOV	R2, R6
0x7B7A	0x6812    LDR	R2, [R2, #0]
0x7B7C	0x320A    ADDS	R2, #10
0x7B7E	0x8812    LDRH	R2, [R2, #0]
0x7B80	0xB294    UXTH	R4, R2
;ThermalCameraDemo_driver.c, 730 :: 		if (IsInsideObject(X, Y, local_button->Left, local_button->Top,
0x7B82	0x4632    MOV	R2, R6
0x7B84	0x6812    LDR	R2, [R2, #0]
0x7B86	0x3208    ADDS	R2, #8
0x7B88	0x8812    LDRH	R2, [R2, #0]
0x7B8A	0xB293    UXTH	R3, R2
0x7B8C	0x4632    MOV	R2, R6
0x7B8E	0x6812    LDR	R2, [R2, #0]
0x7B90	0x1D92    ADDS	R2, R2, #6
0x7B92	0x8812    LDRH	R2, [R2, #0]
0x7B94	0xB2B9    UXTH	R1, R7
0x7B96	0xFA1FF088  UXTH	R0, R8
;ThermalCameraDemo_driver.c, 731 :: 		local_button->Width, local_button->Height) == 1) {
0x7B9A	0xB420    PUSH	(R5)
0x7B9C	0xB410    PUSH	(R4)
0x7B9E	0xF7FCF8D7  BL	ThermalCameraDemo_driver_IsInsideObject+0
0x7BA2	0xB002    ADD	SP, SP, #8
0x7BA4	0x2801    CMP	R0, #1
0x7BA6	0xD109    BNE	L_Get_Object53
;ThermalCameraDemo_driver.c, 732 :: 		button_order = local_button->Order;
0x7BA8	0x4C8F    LDR	R4, [PC, #572]
0x7BAA	0x6822    LDR	R2, [R4, #0]
0x7BAC	0x1D12    ADDS	R2, R2, #4
0x7BAE	0x7813    LDRB	R3, [R2, #0]
0x7BB0	0x4A87    LDR	R2, [PC, #540]
0x7BB2	0x8013    STRH	R3, [R2, #0]
;ThermalCameraDemo_driver.c, 733 :: 		exec_button = local_button;
0x7BB4	0x4622    MOV	R2, R4
0x7BB6	0x6813    LDR	R3, [R2, #0]
0x7BB8	0x4A8C    LDR	R2, [PC, #560]
0x7BBA	0x6013    STR	R3, [R2, #0]
;ThermalCameraDemo_driver.c, 734 :: 		}
L_Get_Object53:
;ThermalCameraDemo_driver.c, 735 :: 		}
L_Get_Object52:
;ThermalCameraDemo_driver.c, 727 :: 		for ( _object_count = 0 ; _object_count < CurrentScreen->ButtonsCount ; _object_count++ ) {
0x7BBC	0x4B88    LDR	R3, [PC, #544]
0x7BBE	0xF9B32000  LDRSH	R2, [R3, #0]
0x7BC2	0x1C52    ADDS	R2, R2, #1
0x7BC4	0x801A    STRH	R2, [R3, #0]
;ThermalCameraDemo_driver.c, 736 :: 		}
0x7BC6	0xE7B9    B	L_Get_Object49
L_Get_Object50:
;ThermalCameraDemo_driver.c, 739 :: 		for ( _object_count = 0 ; _object_count < CurrentScreen->LabelsCount ; _object_count++ ) {
0x7BC8	0x2300    MOVS	R3, #0
0x7BCA	0xB21B    SXTH	R3, R3
0x7BCC	0x4A84    LDR	R2, [PC, #528]
0x7BCE	0x8013    STRH	R3, [R2, #0]
; Y end address is: 28 (R7)
; X end address is: 32 (R8)
0x7BD0	0xF8AD8004  STRH	R8, [SP, #4]
0x7BD4	0xFA1FF887  UXTH	R8, R7
0x7BD8	0xF8BD7004  LDRH	R7, [SP, #4]
L_Get_Object54:
; X start address is: 28 (R7)
; Y start address is: 32 (R8)
0x7BDC	0x4A81    LDR	R2, [PC, #516]
0x7BDE	0x6812    LDR	R2, [R2, #0]
0x7BE0	0x3210    ADDS	R2, #16
0x7BE2	0x8813    LDRH	R3, [R2, #0]
0x7BE4	0x4A7E    LDR	R2, [PC, #504]
0x7BE6	0xF9B22000  LDRSH	R2, [R2, #0]
0x7BEA	0x429A    CMP	R2, R3
0x7BEC	0xD23C    BCS	L_Get_Object55
;ThermalCameraDemo_driver.c, 740 :: 		local_label = GetLabel(_object_count);
0x7BEE	0x4A7D    LDR	R2, [PC, #500]
0x7BF0	0x6812    LDR	R2, [R2, #0]
0x7BF2	0x3214    ADDS	R2, #20
0x7BF4	0x6813    LDR	R3, [R2, #0]
0x7BF6	0x4A7A    LDR	R2, [PC, #488]
0x7BF8	0xF9B22000  LDRSH	R2, [R2, #0]
0x7BFC	0x0092    LSLS	R2, R2, #2
0x7BFE	0x189A    ADDS	R2, R3, R2
0x7C00	0x6813    LDR	R3, [R2, #0]
0x7C02	0x4A7B    LDR	R2, [PC, #492]
0x7C04	0x6013    STR	R3, [R2, #0]
;ThermalCameraDemo_driver.c, 741 :: 		if (local_label->Active != 0) {
0x7C06	0xF203021C  ADDW	R2, R3, #28
0x7C0A	0x7812    LDRB	R2, [R2, #0]
0x7C0C	0xB332    CBZ	R2, L_Get_Object57
;ThermalCameraDemo_driver.c, 743 :: 		local_label->Width, local_label->Height) == 1) {
0x7C0E	0x4E78    LDR	R6, [PC, #480]
0x7C10	0x6832    LDR	R2, [R6, #0]
0x7C12	0x320C    ADDS	R2, #12
0x7C14	0x8812    LDRH	R2, [R2, #0]
0x7C16	0xB295    UXTH	R5, R2
0x7C18	0x4632    MOV	R2, R6
0x7C1A	0x6812    LDR	R2, [R2, #0]
0x7C1C	0x320A    ADDS	R2, #10
0x7C1E	0x8812    LDRH	R2, [R2, #0]
0x7C20	0xB294    UXTH	R4, R2
;ThermalCameraDemo_driver.c, 742 :: 		if (IsInsideObject(X, Y, local_label->Left, local_label->Top,
0x7C22	0x4632    MOV	R2, R6
0x7C24	0x6812    LDR	R2, [R2, #0]
0x7C26	0x3208    ADDS	R2, #8
0x7C28	0x8812    LDRH	R2, [R2, #0]
0x7C2A	0xB293    UXTH	R3, R2
0x7C2C	0x4632    MOV	R2, R6
0x7C2E	0x6812    LDR	R2, [R2, #0]
0x7C30	0x1D92    ADDS	R2, R2, #6
0x7C32	0x8812    LDRH	R2, [R2, #0]
0x7C34	0xFA1FF188  UXTH	R1, R8
0x7C38	0xB2B8    UXTH	R0, R7
;ThermalCameraDemo_driver.c, 743 :: 		local_label->Width, local_label->Height) == 1) {
0x7C3A	0xB420    PUSH	(R5)
0x7C3C	0xB410    PUSH	(R4)
0x7C3E	0xF7FCF887  BL	ThermalCameraDemo_driver_IsInsideObject+0
0x7C42	0xB002    ADD	SP, SP, #8
0x7C44	0x2801    CMP	R0, #1
0x7C46	0xD109    BNE	L_Get_Object58
;ThermalCameraDemo_driver.c, 744 :: 		label_order = local_label->Order;
0x7C48	0x4C69    LDR	R4, [PC, #420]
0x7C4A	0x6822    LDR	R2, [R4, #0]
0x7C4C	0x1D12    ADDS	R2, R2, #4
0x7C4E	0x7813    LDRB	R3, [R2, #0]
0x7C50	0x4A60    LDR	R2, [PC, #384]
0x7C52	0x8013    STRH	R3, [R2, #0]
;ThermalCameraDemo_driver.c, 745 :: 		exec_label = local_label;
0x7C54	0x4622    MOV	R2, R4
0x7C56	0x6813    LDR	R3, [R2, #0]
0x7C58	0x4A66    LDR	R2, [PC, #408]
0x7C5A	0x6013    STR	R3, [R2, #0]
;ThermalCameraDemo_driver.c, 746 :: 		}
L_Get_Object58:
;ThermalCameraDemo_driver.c, 747 :: 		}
L_Get_Object57:
;ThermalCameraDemo_driver.c, 739 :: 		for ( _object_count = 0 ; _object_count < CurrentScreen->LabelsCount ; _object_count++ ) {
0x7C5C	0x4B60    LDR	R3, [PC, #384]
0x7C5E	0xF9B32000  LDRSH	R2, [R3, #0]
0x7C62	0x1C52    ADDS	R2, R2, #1
0x7C64	0x801A    STRH	R2, [R3, #0]
;ThermalCameraDemo_driver.c, 748 :: 		}
0x7C66	0xE7B9    B	L_Get_Object54
L_Get_Object55:
;ThermalCameraDemo_driver.c, 751 :: 		for ( _object_count = 0 ; _object_count < CurrentScreen->ImagesCount ; _object_count++ ) {
0x7C68	0x2300    MOVS	R3, #0
0x7C6A	0xB21B    SXTH	R3, R3
0x7C6C	0x4A5C    LDR	R2, [PC, #368]
0x7C6E	0x8013    STRH	R3, [R2, #0]
; X end address is: 28 (R7)
; Y end address is: 32 (R8)
0x7C70	0xF8AD8004  STRH	R8, [SP, #4]
0x7C74	0xFA1FF887  UXTH	R8, R7
0x7C78	0xF8BD7004  LDRH	R7, [SP, #4]
L_Get_Object59:
; Y start address is: 28 (R7)
; X start address is: 32 (R8)
0x7C7C	0x4A59    LDR	R2, [PC, #356]
0x7C7E	0x6812    LDR	R2, [R2, #0]
0x7C80	0x3218    ADDS	R2, #24
0x7C82	0x8813    LDRH	R3, [R2, #0]
0x7C84	0x4A56    LDR	R2, [PC, #344]
0x7C86	0xF9B22000  LDRSH	R2, [R2, #0]
0x7C8A	0x429A    CMP	R2, R3
0x7C8C	0xD23C    BCS	L_Get_Object60
;ThermalCameraDemo_driver.c, 752 :: 		local_image = GetImage(_object_count);
0x7C8E	0x4A55    LDR	R2, [PC, #340]
0x7C90	0x6812    LDR	R2, [R2, #0]
0x7C92	0x321C    ADDS	R2, #28
0x7C94	0x6813    LDR	R3, [R2, #0]
0x7C96	0x4A52    LDR	R2, [PC, #328]
0x7C98	0xF9B22000  LDRSH	R2, [R2, #0]
0x7C9C	0x0092    LSLS	R2, R2, #2
0x7C9E	0x189A    ADDS	R2, R3, R2
0x7CA0	0x6813    LDR	R3, [R2, #0]
0x7CA2	0x4A55    LDR	R2, [PC, #340]
0x7CA4	0x6013    STR	R3, [R2, #0]
;ThermalCameraDemo_driver.c, 753 :: 		if (local_image->Active != 0) {
0x7CA6	0xF2030215  ADDW	R2, R3, #21
0x7CAA	0x7812    LDRB	R2, [R2, #0]
0x7CAC	0xB332    CBZ	R2, L_Get_Object62
;ThermalCameraDemo_driver.c, 755 :: 		local_image->Width, local_image->Height) == 1) {
0x7CAE	0x4E52    LDR	R6, [PC, #328]
0x7CB0	0x6832    LDR	R2, [R6, #0]
0x7CB2	0x320C    ADDS	R2, #12
0x7CB4	0x8812    LDRH	R2, [R2, #0]
0x7CB6	0xB295    UXTH	R5, R2
0x7CB8	0x4632    MOV	R2, R6
0x7CBA	0x6812    LDR	R2, [R2, #0]
0x7CBC	0x320A    ADDS	R2, #10
0x7CBE	0x8812    LDRH	R2, [R2, #0]
0x7CC0	0xB294    UXTH	R4, R2
;ThermalCameraDemo_driver.c, 754 :: 		if (IsInsideObject(X, Y, local_image->Left, local_image->Top,
0x7CC2	0x4632    MOV	R2, R6
0x7CC4	0x6812    LDR	R2, [R2, #0]
0x7CC6	0x3208    ADDS	R2, #8
0x7CC8	0x8812    LDRH	R2, [R2, #0]
0x7CCA	0xB293    UXTH	R3, R2
0x7CCC	0x4632    MOV	R2, R6
0x7CCE	0x6812    LDR	R2, [R2, #0]
0x7CD0	0x1D92    ADDS	R2, R2, #6
0x7CD2	0x8812    LDRH	R2, [R2, #0]
0x7CD4	0xB2B9    UXTH	R1, R7
0x7CD6	0xFA1FF088  UXTH	R0, R8
;ThermalCameraDemo_driver.c, 755 :: 		local_image->Width, local_image->Height) == 1) {
0x7CDA	0xB420    PUSH	(R5)
0x7CDC	0xB410    PUSH	(R4)
0x7CDE	0xF7FCF837  BL	ThermalCameraDemo_driver_IsInsideObject+0
0x7CE2	0xB002    ADD	SP, SP, #8
0x7CE4	0x2801    CMP	R0, #1
0x7CE6	0xD109    BNE	L_Get_Object63
;ThermalCameraDemo_driver.c, 756 :: 		image_order = local_image->Order;
0x7CE8	0x4C43    LDR	R4, [PC, #268]
0x7CEA	0x6822    LDR	R2, [R4, #0]
0x7CEC	0x1D12    ADDS	R2, R2, #4
0x7CEE	0x7813    LDRB	R3, [R2, #0]
0x7CF0	0x4A39    LDR	R2, [PC, #228]
0x7CF2	0x8013    STRH	R3, [R2, #0]
;ThermalCameraDemo_driver.c, 757 :: 		exec_image = local_image;
0x7CF4	0x4622    MOV	R2, R4
0x7CF6	0x6813    LDR	R3, [R2, #0]
0x7CF8	0x4A40    LDR	R2, [PC, #256]
0x7CFA	0x6013    STR	R3, [R2, #0]
;ThermalCameraDemo_driver.c, 758 :: 		}
L_Get_Object63:
;ThermalCameraDemo_driver.c, 759 :: 		}
L_Get_Object62:
;ThermalCameraDemo_driver.c, 751 :: 		for ( _object_count = 0 ; _object_count < CurrentScreen->ImagesCount ; _object_count++ ) {
0x7CFC	0x4B38    LDR	R3, [PC, #224]
0x7CFE	0xF9B32000  LDRSH	R2, [R3, #0]
0x7D02	0x1C52    ADDS	R2, R2, #1
0x7D04	0x801A    STRH	R2, [R3, #0]
;ThermalCameraDemo_driver.c, 760 :: 		}
0x7D06	0xE7B9    B	L_Get_Object59
L_Get_Object60:
;ThermalCameraDemo_driver.c, 763 :: 		for ( _object_count = 0 ; _object_count < CurrentScreen->BoxesCount ; _object_count++ ) {
0x7D08	0x2300    MOVS	R3, #0
0x7D0A	0xB21B    SXTH	R3, R3
0x7D0C	0x4A34    LDR	R2, [PC, #208]
0x7D0E	0x8013    STRH	R3, [R2, #0]
; Y end address is: 28 (R7)
; X end address is: 32 (R8)
0x7D10	0xF8AD8004  STRH	R8, [SP, #4]
0x7D14	0xFA1FF887  UXTH	R8, R7
0x7D18	0xF8BD7004  LDRH	R7, [SP, #4]
L_Get_Object64:
; Y start address is: 32 (R8)
; X start address is: 28 (R7)
; X start address is: 28 (R7)
; X end address is: 28 (R7)
; Y start address is: 32 (R8)
; Y end address is: 32 (R8)
0x7D1C	0x4A31    LDR	R2, [PC, #196]
0x7D1E	0x6812    LDR	R2, [R2, #0]
0x7D20	0x3220    ADDS	R2, #32
0x7D22	0x8813    LDRH	R3, [R2, #0]
0x7D24	0x4A2E    LDR	R2, [PC, #184]
0x7D26	0xF9B22000  LDRSH	R2, [R2, #0]
0x7D2A	0x429A    CMP	R2, R3
0x7D2C	0xD23C    BCS	L_Get_Object65
; X end address is: 28 (R7)
; Y end address is: 32 (R8)
;ThermalCameraDemo_driver.c, 764 :: 		local_box = GetBox(_object_count);
; Y start address is: 32 (R8)
; X start address is: 28 (R7)
0x7D2E	0x4A2D    LDR	R2, [PC, #180]
0x7D30	0x6812    LDR	R2, [R2, #0]
0x7D32	0x3224    ADDS	R2, #36
0x7D34	0x6813    LDR	R3, [R2, #0]
0x7D36	0x4A2A    LDR	R2, [PC, #168]
0x7D38	0xF9B22000  LDRSH	R2, [R2, #0]
0x7D3C	0x0092    LSLS	R2, R2, #2
0x7D3E	0x189A    ADDS	R2, R3, R2
0x7D40	0x6813    LDR	R3, [R2, #0]
0x7D42	0x4A2F    LDR	R2, [PC, #188]
0x7D44	0x6013    STR	R3, [R2, #0]
;ThermalCameraDemo_driver.c, 765 :: 		if (local_box->Active != 0) {
0x7D46	0xF2030213  ADDW	R2, R3, #19
0x7D4A	0x7812    LDRB	R2, [R2, #0]
0x7D4C	0xB332    CBZ	R2, L_Get_Object67
;ThermalCameraDemo_driver.c, 767 :: 		local_box->Width, local_box->Height) == 1) {
0x7D4E	0x4E2C    LDR	R6, [PC, #176]
0x7D50	0x6832    LDR	R2, [R6, #0]
0x7D52	0x320C    ADDS	R2, #12
0x7D54	0x8812    LDRH	R2, [R2, #0]
0x7D56	0xB295    UXTH	R5, R2
0x7D58	0x4632    MOV	R2, R6
0x7D5A	0x6812    LDR	R2, [R2, #0]
0x7D5C	0x320A    ADDS	R2, #10
0x7D5E	0x8812    LDRH	R2, [R2, #0]
0x7D60	0xB294    UXTH	R4, R2
;ThermalCameraDemo_driver.c, 766 :: 		if (IsInsideObject(X, Y, local_box->Left, local_box->Top,
0x7D62	0x4632    MOV	R2, R6
0x7D64	0x6812    LDR	R2, [R2, #0]
0x7D66	0x3208    ADDS	R2, #8
0x7D68	0x8812    LDRH	R2, [R2, #0]
0x7D6A	0xB293    UXTH	R3, R2
0x7D6C	0x4632    MOV	R2, R6
0x7D6E	0x6812    LDR	R2, [R2, #0]
0x7D70	0x1D92    ADDS	R2, R2, #6
0x7D72	0x8812    LDRH	R2, [R2, #0]
0x7D74	0xFA1FF188  UXTH	R1, R8
0x7D78	0xB2B8    UXTH	R0, R7
;ThermalCameraDemo_driver.c, 767 :: 		local_box->Width, local_box->Height) == 1) {
0x7D7A	0xB420    PUSH	(R5)
0x7D7C	0xB410    PUSH	(R4)
0x7D7E	0xF7FBFFE7  BL	ThermalCameraDemo_driver_IsInsideObject+0
0x7D82	0xB002    ADD	SP, SP, #8
0x7D84	0x2801    CMP	R0, #1
0x7D86	0xD109    BNE	L_Get_Object68
;ThermalCameraDemo_driver.c, 768 :: 		box_order = local_box->Order;
0x7D88	0x4C1D    LDR	R4, [PC, #116]
0x7D8A	0x6822    LDR	R2, [R4, #0]
0x7D8C	0x1D12    ADDS	R2, R2, #4
0x7D8E	0x7813    LDRB	R3, [R2, #0]
0x7D90	0x4A12    LDR	R2, [PC, #72]
0x7D92	0x8013    STRH	R3, [R2, #0]
;ThermalCameraDemo_driver.c, 769 :: 		exec_box = local_box;
0x7D94	0x4622    MOV	R2, R4
0x7D96	0x6813    LDR	R3, [R2, #0]
0x7D98	0x4A1A    LDR	R2, [PC, #104]
0x7D9A	0x6013    STR	R3, [R2, #0]
;ThermalCameraDemo_driver.c, 770 :: 		}
L_Get_Object68:
;ThermalCameraDemo_driver.c, 771 :: 		}
L_Get_Object67:
;ThermalCameraDemo_driver.c, 763 :: 		for ( _object_count = 0 ; _object_count < CurrentScreen->BoxesCount ; _object_count++ ) {
0x7D9C	0x4B10    LDR	R3, [PC, #64]
0x7D9E	0xF9B32000  LDRSH	R2, [R3, #0]
0x7DA2	0x1C52    ADDS	R2, R2, #1
0x7DA4	0x801A    STRH	R2, [R3, #0]
;ThermalCameraDemo_driver.c, 772 :: 		}
; X end address is: 28 (R7)
; Y end address is: 32 (R8)
0x7DA6	0xE7B9    B	L_Get_Object64
L_Get_Object65:
;ThermalCameraDemo_driver.c, 774 :: 		_object_count = -1;
0x7DA8	0xF64F73FF  MOVW	R3, #65535
0x7DAC	0xB21B    SXTH	R3, R3
0x7DAE	0x4A0C    LDR	R2, [PC, #48]
0x7DB0	0x8013    STRH	R3, [R2, #0]
;ThermalCameraDemo_driver.c, 775 :: 		if (button_order >  _object_count )
0x7DB2	0x4A07    LDR	R2, [PC, #28]
0x7DB4	0xF9B22000  LDRSH	R2, [R2, #0]
0x7DB8	0xF1B23FFF  CMP	R2, #-1
0x7DBC	0xDD04    BLE	L_Get_Object69
;ThermalCameraDemo_driver.c, 776 :: 		_object_count = button_order;
0x7DBE	0x4A04    LDR	R2, [PC, #16]
0x7DC0	0xF9B23000  LDRSH	R3, [R2, #0]
0x7DC4	0x4A06    LDR	R2, [PC, #24]
0x7DC6	0x8013    STRH	R3, [R2, #0]
L_Get_Object69:
;ThermalCameraDemo_driver.c, 777 :: 		if (label_order >  _object_count )
0x7DC8	0x4A05    LDR	R2, [PC, #20]
0x7DCA	0xF9B23000  LDRSH	R3, [R2, #0]
0x7DCE	0xE01B    B	#54
0x7DD0	0x80BC2000  	_button_order+0
0x7DD4	0x80BE2000  	_label_order+0
0x7DD8	0x80C02000  	_image_order+0
0x7DDC	0x80C22000  	_box_order+0
0x7DE0	0x80A22000  	__object_count+0
0x7DE4	0x80AC2000  	_CurrentScreen+0
0x7DE8	0x81D42000  	_local_button+0
0x7DEC	0x80A82000  	_exec_button+0
0x7DF0	0x81D82000  	_local_label+0
0x7DF4	0x80B42000  	_exec_label+0
0x7DF8	0x81DC2000  	_local_image+0
0x7DFC	0x80B82000  	_exec_image+0
0x7E00	0x81E02000  	_local_box+0
0x7E04	0x80B02000  	_exec_box+0
0x7E08	0x4A13    LDR	R2, [PC, #76]
0x7E0A	0xF9B22000  LDRSH	R2, [R2, #0]
0x7E0E	0x429A    CMP	R2, R3
0x7E10	0xDD04    BLE	L_Get_Object70
;ThermalCameraDemo_driver.c, 778 :: 		_object_count = label_order;
0x7E12	0x4A11    LDR	R2, [PC, #68]
0x7E14	0xF9B23000  LDRSH	R3, [R2, #0]
0x7E18	0x4A10    LDR	R2, [PC, #64]
0x7E1A	0x8013    STRH	R3, [R2, #0]
L_Get_Object70:
;ThermalCameraDemo_driver.c, 779 :: 		if (image_order >  _object_count )
0x7E1C	0x4A0F    LDR	R2, [PC, #60]
0x7E1E	0xF9B23000  LDRSH	R3, [R2, #0]
0x7E22	0x4A0F    LDR	R2, [PC, #60]
0x7E24	0xF9B22000  LDRSH	R2, [R2, #0]
0x7E28	0x429A    CMP	R2, R3
0x7E2A	0xDD04    BLE	L_Get_Object71
;ThermalCameraDemo_driver.c, 780 :: 		_object_count = image_order;
0x7E2C	0x4A0C    LDR	R2, [PC, #48]
0x7E2E	0xF9B23000  LDRSH	R3, [R2, #0]
0x7E32	0x4A0A    LDR	R2, [PC, #40]
0x7E34	0x8013    STRH	R3, [R2, #0]
L_Get_Object71:
;ThermalCameraDemo_driver.c, 781 :: 		if (box_order >  _object_count )
0x7E36	0x4A09    LDR	R2, [PC, #36]
0x7E38	0xF9B23000  LDRSH	R3, [R2, #0]
0x7E3C	0x4A09    LDR	R2, [PC, #36]
0x7E3E	0xF9B22000  LDRSH	R2, [R2, #0]
0x7E42	0x429A    CMP	R2, R3
0x7E44	0xDD04    BLE	L_Get_Object72
;ThermalCameraDemo_driver.c, 782 :: 		_object_count = box_order;
0x7E46	0x4A07    LDR	R2, [PC, #28]
0x7E48	0xF9B23000  LDRSH	R3, [R2, #0]
0x7E4C	0x4A03    LDR	R2, [PC, #12]
0x7E4E	0x8013    STRH	R3, [R2, #0]
L_Get_Object72:
;ThermalCameraDemo_driver.c, 783 :: 		}
L_end_Get_Object:
0x7E50	0xF8DDE000  LDR	LR, [SP, #0]
0x7E54	0xB002    ADD	SP, SP, #8
0x7E56	0x4770    BX	LR
0x7E58	0x80BE2000  	_label_order+0
0x7E5C	0x80A22000  	__object_count+0
0x7E60	0x80C02000  	_image_order+0
0x7E64	0x80C22000  	_box_order+0
; end of _Get_Object
ThermalCameraDemo_driver_IsInsideObject:
;ThermalCameraDemo_driver.c, 554 :: 		static char IsInsideObject (unsigned int X, unsigned int Y, unsigned int Left, unsigned int Top, unsigned int Width, unsigned int Height) { // static
; Top start address is: 12 (R3)
; Left start address is: 8 (R2)
; Y start address is: 4 (R1)
; X start address is: 0 (R0)
; Top end address is: 12 (R3)
; Left end address is: 8 (R2)
; Y end address is: 4 (R1)
; X end address is: 0 (R0)
; X start address is: 0 (R0)
; Y start address is: 4 (R1)
; Left start address is: 8 (R2)
; Top start address is: 12 (R3)
; Width start address is: 20 (R5)
0x3D50	0xF8BD5000  LDRH	R5, [SP, #0]
; Height start address is: 24 (R6)
0x3D54	0xF8BD6004  LDRH	R6, [SP, #4]
;ThermalCameraDemo_driver.c, 555 :: 		if ( (Left<= X) && (Left+ Width - 1 >= X) &&
0x3D58	0x4282    CMP	R2, R0
0x3D5A	0xD80F    BHI	L_ThermalCameraDemo_driver_IsInsideObject158
0x3D5C	0x1954    ADDS	R4, R2, R5
0x3D5E	0xB2A4    UXTH	R4, R4
; Left end address is: 8 (R2)
; Width end address is: 20 (R5)
0x3D60	0x1E64    SUBS	R4, R4, #1
0x3D62	0xB2A4    UXTH	R4, R4
0x3D64	0x4284    CMP	R4, R0
0x3D66	0xD309    BCC	L_ThermalCameraDemo_driver_IsInsideObject157
; X end address is: 0 (R0)
;ThermalCameraDemo_driver.c, 556 :: 		(Top <= Y)  && (Top + Height - 1 >= Y) )
0x3D68	0x428B    CMP	R3, R1
0x3D6A	0xD807    BHI	L_ThermalCameraDemo_driver_IsInsideObject156
0x3D6C	0x199C    ADDS	R4, R3, R6
0x3D6E	0xB2A4    UXTH	R4, R4
; Top end address is: 12 (R3)
; Height end address is: 24 (R6)
0x3D70	0x1E64    SUBS	R4, R4, #1
0x3D72	0xB2A4    UXTH	R4, R4
0x3D74	0x428C    CMP	R4, R1
0x3D76	0xD301    BCC	L_ThermalCameraDemo_driver_IsInsideObject155
; Y end address is: 4 (R1)
L_ThermalCameraDemo_driver_IsInsideObject154:
;ThermalCameraDemo_driver.c, 557 :: 		return 1;
0x3D78	0x2001    MOVS	R0, #1
0x3D7A	0xE000    B	L_end_IsInsideObject
;ThermalCameraDemo_driver.c, 555 :: 		if ( (Left<= X) && (Left+ Width - 1 >= X) &&
L_ThermalCameraDemo_driver_IsInsideObject158:
L_ThermalCameraDemo_driver_IsInsideObject157:
;ThermalCameraDemo_driver.c, 556 :: 		(Top <= Y)  && (Top + Height - 1 >= Y) )
L_ThermalCameraDemo_driver_IsInsideObject156:
L_ThermalCameraDemo_driver_IsInsideObject155:
;ThermalCameraDemo_driver.c, 559 :: 		return 0;
0x3D7C	0x2000    MOVS	R0, #0
;ThermalCameraDemo_driver.c, 560 :: 		}
L_end_IsInsideObject:
0x3D7E	0x4770    BX	LR
; end of ThermalCameraDemo_driver_IsInsideObject
_Process_TP_Down:
;ThermalCameraDemo_driver.c, 929 :: 		void Process_TP_Down(unsigned int X, unsigned int Y) {
; Y start address is: 4 (R1)
; X start address is: 0 (R0)
0xB3A8	0xB081    SUB	SP, SP, #4
0xB3AA	0xF8CDE000  STR	LR, [SP, #0]
; Y end address is: 4 (R1)
; X end address is: 0 (R0)
; X start address is: 0 (R0)
; Y start address is: 4 (R1)
;ThermalCameraDemo_driver.c, 931 :: 		object_pressed      = 0;
0xB3AE	0x2300    MOVS	R3, #0
0xB3B0	0x4A58    LDR	R2, [PC, #352]
0xB3B2	0x7013    STRB	R3, [R2, #0]
;ThermalCameraDemo_driver.c, 932 :: 		exec_button         = 0;
0xB3B4	0x2300    MOVS	R3, #0
0xB3B6	0x4A58    LDR	R2, [PC, #352]
0xB3B8	0x6013    STR	R3, [R2, #0]
;ThermalCameraDemo_driver.c, 933 :: 		exec_label          = 0;
0xB3BA	0x2300    MOVS	R3, #0
0xB3BC	0x4A57    LDR	R2, [PC, #348]
0xB3BE	0x6013    STR	R3, [R2, #0]
;ThermalCameraDemo_driver.c, 934 :: 		exec_image          = 0;
0xB3C0	0x2300    MOVS	R3, #0
0xB3C2	0x4A57    LDR	R2, [PC, #348]
0xB3C4	0x6013    STR	R3, [R2, #0]
;ThermalCameraDemo_driver.c, 935 :: 		exec_box            = 0;
0xB3C6	0x2300    MOVS	R3, #0
0xB3C8	0x4A56    LDR	R2, [PC, #344]
0xB3CA	0x6013    STR	R3, [R2, #0]
;ThermalCameraDemo_driver.c, 937 :: 		Get_Object(X, Y);
; Y end address is: 4 (R1)
; X end address is: 0 (R0)
0xB3CC	0xF7FCFB98  BL	_Get_Object+0
;ThermalCameraDemo_driver.c, 939 :: 		if (_object_count != -1) {
0xB3D0	0x4A55    LDR	R2, [PC, #340]
0xB3D2	0xF9B22000  LDRSH	R2, [R2, #0]
0xB3D6	0xF1B23FFF  CMP	R2, #-1
0xB3DA	0xF0008096  BEQ	L_Process_TP_Down119
;ThermalCameraDemo_driver.c, 940 :: 		if (_object_count == button_order) {
0xB3DE	0x4A53    LDR	R2, [PC, #332]
0xB3E0	0xF9B23000  LDRSH	R3, [R2, #0]
0xB3E4	0x4A50    LDR	R2, [PC, #320]
0xB3E6	0xF9B22000  LDRSH	R2, [R2, #0]
0xB3EA	0x429A    CMP	R2, R3
0xB3EC	0xD123    BNE	L_Process_TP_Down120
;ThermalCameraDemo_driver.c, 941 :: 		if (exec_button->Active != 0) {
0xB3EE	0x4A4A    LDR	R2, [PC, #296]
0xB3F0	0x6812    LDR	R2, [R2, #0]
0xB3F2	0x3213    ADDS	R2, #19
0xB3F4	0x7812    LDRB	R2, [R2, #0]
0xB3F6	0xB1F2    CBZ	R2, L_Process_TP_Down121
;ThermalCameraDemo_driver.c, 942 :: 		if (exec_button->PressColEnabled != 0) {
0xB3F8	0x4A47    LDR	R2, [PC, #284]
0xB3FA	0x6812    LDR	R2, [R2, #0]
0xB3FC	0x3230    ADDS	R2, #48
0xB3FE	0x7812    LDRB	R2, [R2, #0]
0xB400	0xB13A    CBZ	R2, L_Process_TP_Down122
;ThermalCameraDemo_driver.c, 943 :: 		object_pressed = 1;
0xB402	0x2301    MOVS	R3, #1
0xB404	0x4A43    LDR	R2, [PC, #268]
0xB406	0x7013    STRB	R3, [R2, #0]
;ThermalCameraDemo_driver.c, 944 :: 		DrawButton(exec_button);
0xB408	0x4A43    LDR	R2, [PC, #268]
0xB40A	0x6812    LDR	R2, [R2, #0]
0xB40C	0x4610    MOV	R0, R2
0xB40E	0xF000FAA3  BL	_DrawButton+0
;ThermalCameraDemo_driver.c, 945 :: 		}
L_Process_TP_Down122:
;ThermalCameraDemo_driver.c, 946 :: 		PressedObject = (void *)exec_button;
0xB412	0x4C41    LDR	R4, [PC, #260]
0xB414	0x6823    LDR	R3, [R4, #0]
0xB416	0x4A46    LDR	R2, [PC, #280]
0xB418	0x6013    STR	R3, [R2, #0]
;ThermalCameraDemo_driver.c, 947 :: 		PressedObjectType = 0;
0xB41A	0x2300    MOVS	R3, #0
0xB41C	0xB21B    SXTH	R3, R3
0xB41E	0x4A45    LDR	R2, [PC, #276]
0xB420	0x8013    STRH	R3, [R2, #0]
;ThermalCameraDemo_driver.c, 948 :: 		if (exec_button->OnDownPtr != 0) {
0xB422	0x6824    LDR	R4, [R4, #0]
0xB424	0x3438    ADDS	R4, #56
0xB426	0x6824    LDR	R4, [R4, #0]
0xB428	0xB12C    CBZ	R4, L_Process_TP_Down123
;ThermalCameraDemo_driver.c, 949 :: 		exec_button->OnDownPtr();
0xB42A	0x4C3B    LDR	R4, [PC, #236]
0xB42C	0x6824    LDR	R4, [R4, #0]
0xB42E	0x3438    ADDS	R4, #56
0xB430	0x6822    LDR	R2, [R4, #0]
0xB432	0x4790    BLX	R2
;ThermalCameraDemo_driver.c, 950 :: 		return;
0xB434	0xE069    B	L_end_Process_TP_Down
;ThermalCameraDemo_driver.c, 951 :: 		}
L_Process_TP_Down123:
;ThermalCameraDemo_driver.c, 952 :: 		}
L_Process_TP_Down121:
;ThermalCameraDemo_driver.c, 953 :: 		}
L_Process_TP_Down120:
;ThermalCameraDemo_driver.c, 955 :: 		if (_object_count == label_order) {
0xB436	0x4A40    LDR	R2, [PC, #256]
0xB438	0xF9B23000  LDRSH	R3, [R2, #0]
0xB43C	0x4A3A    LDR	R2, [PC, #232]
0xB43E	0xF9B22000  LDRSH	R2, [R2, #0]
0xB442	0x429A    CMP	R2, R3
0xB444	0xD116    BNE	L_Process_TP_Down124
;ThermalCameraDemo_driver.c, 956 :: 		if (exec_label->Active != 0) {
0xB446	0x4A35    LDR	R2, [PC, #212]
0xB448	0x6812    LDR	R2, [R2, #0]
0xB44A	0x321C    ADDS	R2, #28
0xB44C	0x7812    LDRB	R2, [R2, #0]
0xB44E	0xB18A    CBZ	R2, L_Process_TP_Down125
;ThermalCameraDemo_driver.c, 957 :: 		PressedObject = (void *)exec_label;
0xB450	0x4C32    LDR	R4, [PC, #200]
0xB452	0x6823    LDR	R3, [R4, #0]
0xB454	0x4A36    LDR	R2, [PC, #216]
0xB456	0x6013    STR	R3, [R2, #0]
;ThermalCameraDemo_driver.c, 958 :: 		PressedObjectType = 2;
0xB458	0x2302    MOVS	R3, #2
0xB45A	0xB21B    SXTH	R3, R3
0xB45C	0x4A35    LDR	R2, [PC, #212]
0xB45E	0x8013    STRH	R3, [R2, #0]
;ThermalCameraDemo_driver.c, 959 :: 		if (exec_label->OnDownPtr != 0) {
0xB460	0x6824    LDR	R4, [R4, #0]
0xB462	0x3424    ADDS	R4, #36
0xB464	0x6824    LDR	R4, [R4, #0]
0xB466	0xB12C    CBZ	R4, L_Process_TP_Down126
;ThermalCameraDemo_driver.c, 960 :: 		exec_label->OnDownPtr();
0xB468	0x4C2C    LDR	R4, [PC, #176]
0xB46A	0x6824    LDR	R4, [R4, #0]
0xB46C	0x3424    ADDS	R4, #36
0xB46E	0x6822    LDR	R2, [R4, #0]
0xB470	0x4790    BLX	R2
;ThermalCameraDemo_driver.c, 961 :: 		return;
0xB472	0xE04A    B	L_end_Process_TP_Down
;ThermalCameraDemo_driver.c, 962 :: 		}
L_Process_TP_Down126:
;ThermalCameraDemo_driver.c, 963 :: 		}
L_Process_TP_Down125:
;ThermalCameraDemo_driver.c, 964 :: 		}
L_Process_TP_Down124:
;ThermalCameraDemo_driver.c, 966 :: 		if (_object_count == image_order) {
0xB474	0x4A31    LDR	R2, [PC, #196]
0xB476	0xF9B23000  LDRSH	R3, [R2, #0]
0xB47A	0x4A2B    LDR	R2, [PC, #172]
0xB47C	0xF9B22000  LDRSH	R2, [R2, #0]
0xB480	0x429A    CMP	R2, R3
0xB482	0xD116    BNE	L_Process_TP_Down127
;ThermalCameraDemo_driver.c, 967 :: 		if (exec_image->Active != 0) {
0xB484	0x4A26    LDR	R2, [PC, #152]
0xB486	0x6812    LDR	R2, [R2, #0]
0xB488	0x3215    ADDS	R2, #21
0xB48A	0x7812    LDRB	R2, [R2, #0]
0xB48C	0xB18A    CBZ	R2, L_Process_TP_Down128
;ThermalCameraDemo_driver.c, 968 :: 		PressedObject = (void *)exec_image;
0xB48E	0x4C24    LDR	R4, [PC, #144]
0xB490	0x6823    LDR	R3, [R4, #0]
0xB492	0x4A27    LDR	R2, [PC, #156]
0xB494	0x6013    STR	R3, [R2, #0]
;ThermalCameraDemo_driver.c, 969 :: 		PressedObjectType = 3;
0xB496	0x2303    MOVS	R3, #3
0xB498	0xB21B    SXTH	R3, R3
0xB49A	0x4A26    LDR	R2, [PC, #152]
0xB49C	0x8013    STRH	R3, [R2, #0]
;ThermalCameraDemo_driver.c, 970 :: 		if (exec_image->OnDownPtr != 0) {
0xB49E	0x6824    LDR	R4, [R4, #0]
0xB4A0	0x341C    ADDS	R4, #28
0xB4A2	0x6824    LDR	R4, [R4, #0]
0xB4A4	0xB12C    CBZ	R4, L_Process_TP_Down129
;ThermalCameraDemo_driver.c, 971 :: 		exec_image->OnDownPtr();
0xB4A6	0x4C1E    LDR	R4, [PC, #120]
0xB4A8	0x6824    LDR	R4, [R4, #0]
0xB4AA	0x341C    ADDS	R4, #28
0xB4AC	0x6822    LDR	R2, [R4, #0]
0xB4AE	0x4790    BLX	R2
;ThermalCameraDemo_driver.c, 972 :: 		return;
0xB4B0	0xE02B    B	L_end_Process_TP_Down
;ThermalCameraDemo_driver.c, 973 :: 		}
L_Process_TP_Down129:
;ThermalCameraDemo_driver.c, 974 :: 		}
L_Process_TP_Down128:
;ThermalCameraDemo_driver.c, 975 :: 		}
L_Process_TP_Down127:
;ThermalCameraDemo_driver.c, 977 :: 		if (_object_count == box_order) {
0xB4B2	0x4A23    LDR	R2, [PC, #140]
0xB4B4	0xF9B23000  LDRSH	R3, [R2, #0]
0xB4B8	0x4A1B    LDR	R2, [PC, #108]
0xB4BA	0xF9B22000  LDRSH	R2, [R2, #0]
0xB4BE	0x429A    CMP	R2, R3
0xB4C0	0xD123    BNE	L_Process_TP_Down130
;ThermalCameraDemo_driver.c, 978 :: 		if (exec_box->Active != 0) {
0xB4C2	0x4A18    LDR	R2, [PC, #96]
0xB4C4	0x6812    LDR	R2, [R2, #0]
0xB4C6	0x3213    ADDS	R2, #19
0xB4C8	0x7812    LDRB	R2, [R2, #0]
0xB4CA	0xB1F2    CBZ	R2, L_Process_TP_Down131
;ThermalCameraDemo_driver.c, 979 :: 		if (exec_box->PressColEnabled != 0) {
0xB4CC	0x4A15    LDR	R2, [PC, #84]
0xB4CE	0x6812    LDR	R2, [R2, #0]
0xB4D0	0x321E    ADDS	R2, #30
0xB4D2	0x7812    LDRB	R2, [R2, #0]
0xB4D4	0xB13A    CBZ	R2, L_Process_TP_Down132
;ThermalCameraDemo_driver.c, 980 :: 		object_pressed = 1;
0xB4D6	0x2301    MOVS	R3, #1
0xB4D8	0x4A0E    LDR	R2, [PC, #56]
0xB4DA	0x7013    STRB	R3, [R2, #0]
;ThermalCameraDemo_driver.c, 981 :: 		DrawBox(exec_box);
0xB4DC	0x4A11    LDR	R2, [PC, #68]
0xB4DE	0x6812    LDR	R2, [R2, #0]
0xB4E0	0x4610    MOV	R0, R2
0xB4E2	0xF000FC83  BL	_DrawBox+0
;ThermalCameraDemo_driver.c, 982 :: 		}
L_Process_TP_Down132:
;ThermalCameraDemo_driver.c, 983 :: 		PressedObject = (void *)exec_box;
0xB4E6	0x4C0F    LDR	R4, [PC, #60]
0xB4E8	0x6823    LDR	R3, [R4, #0]
0xB4EA	0x4A11    LDR	R2, [PC, #68]
0xB4EC	0x6013    STR	R3, [R2, #0]
;ThermalCameraDemo_driver.c, 984 :: 		PressedObjectType = 6;
0xB4EE	0x2306    MOVS	R3, #6
0xB4F0	0xB21B    SXTH	R3, R3
0xB4F2	0x4A10    LDR	R2, [PC, #64]
0xB4F4	0x8013    STRH	R3, [R2, #0]
;ThermalCameraDemo_driver.c, 985 :: 		if (exec_box->OnDownPtr != 0) {
0xB4F6	0x6824    LDR	R4, [R4, #0]
0xB4F8	0x3428    ADDS	R4, #40
0xB4FA	0x6824    LDR	R4, [R4, #0]
0xB4FC	0xB12C    CBZ	R4, L_Process_TP_Down133
;ThermalCameraDemo_driver.c, 986 :: 		exec_box->OnDownPtr();
0xB4FE	0x4C09    LDR	R4, [PC, #36]
0xB500	0x6824    LDR	R4, [R4, #0]
0xB502	0x3428    ADDS	R4, #40
0xB504	0x6822    LDR	R2, [R4, #0]
0xB506	0x4790    BLX	R2
;ThermalCameraDemo_driver.c, 987 :: 		return;
0xB508	0xE7FF    B	L_end_Process_TP_Down
;ThermalCameraDemo_driver.c, 988 :: 		}
L_Process_TP_Down133:
;ThermalCameraDemo_driver.c, 989 :: 		}
L_Process_TP_Down131:
;ThermalCameraDemo_driver.c, 990 :: 		}
L_Process_TP_Down130:
;ThermalCameraDemo_driver.c, 992 :: 		}
L_Process_TP_Down119:
;ThermalCameraDemo_driver.c, 993 :: 		}
L_end_Process_TP_Down:
0xB50A	0xF8DDE000  LDR	LR, [SP, #0]
0xB50E	0xB001    ADD	SP, SP, #4
0xB510	0x4770    BX	LR
0xB512	0xBF00    NOP
0xB514	0x81482000  	_object_pressed+0
0xB518	0x80A82000  	_exec_button+0
0xB51C	0x80B42000  	_exec_label+0
0xB520	0x80B82000  	_exec_image+0
0xB524	0x80B02000  	_exec_box+0
0xB528	0x80A22000  	__object_count+0
0xB52C	0x80BC2000  	_button_order+0
0xB530	0x80A42000  	_PressedObject+0
0xB534	0x80A02000  	_PressedObjectType+0
0xB538	0x80BE2000  	_label_order+0
0xB53C	0x80C02000  	_image_order+0
0xB540	0x80C22000  	_box_order+0
; end of _Process_TP_Down
_Process_TP_Up:
;ThermalCameraDemo_driver.c, 834 :: 		void Process_TP_Up(unsigned int X, unsigned int Y) {
; Y start address is: 4 (R1)
; X start address is: 0 (R0)
0xB114	0xB083    SUB	SP, SP, #12
0xB116	0xF8CDE000  STR	LR, [SP, #0]
; Y end address is: 4 (R1)
; X end address is: 0 (R0)
; X start address is: 0 (R0)
; Y start address is: 4 (R1)
;ThermalCameraDemo_driver.c, 836 :: 		switch (PressedObjectType) {
0xB11A	0xE043    B	L_Process_TP_Up86
;ThermalCameraDemo_driver.c, 838 :: 		case 0: {
L_Process_TP_Up88:
;ThermalCameraDemo_driver.c, 839 :: 		if (PressedObject != 0) {
0xB11C	0x4A96    LDR	R2, [PC, #600]
0xB11E	0x6812    LDR	R2, [R2, #0]
0xB120	0xB1EA    CBZ	R2, L_Process_TP_Up89
;ThermalCameraDemo_driver.c, 840 :: 		exec_button = (TButton*)PressedObject;
0xB122	0x4C95    LDR	R4, [PC, #596]
0xB124	0x6823    LDR	R3, [R4, #0]
0xB126	0x4A95    LDR	R2, [PC, #596]
0xB128	0x6013    STR	R3, [R2, #0]
;ThermalCameraDemo_driver.c, 841 :: 		if ((exec_button->PressColEnabled != 0) && (exec_button->OwnerScreen == CurrentScreen)) {
0xB12A	0x4622    MOV	R2, R4
0xB12C	0x6812    LDR	R2, [R2, #0]
0xB12E	0x3230    ADDS	R2, #48
0xB130	0x7812    LDRB	R2, [R2, #0]
0xB132	0xB19A    CBZ	R2, L__Process_TP_Up165
0xB134	0x4A91    LDR	R2, [PC, #580]
0xB136	0x6812    LDR	R2, [R2, #0]
0xB138	0x6813    LDR	R3, [R2, #0]
0xB13A	0x4A91    LDR	R2, [PC, #580]
0xB13C	0x6812    LDR	R2, [R2, #0]
0xB13E	0x4293    CMP	R3, R2
0xB140	0xD10C    BNE	L__Process_TP_Up164
L__Process_TP_Up163:
;ThermalCameraDemo_driver.c, 842 :: 		DrawButton(exec_button);
0xB142	0x4A8E    LDR	R2, [PC, #568]
0xB144	0x6812    LDR	R2, [R2, #0]
0xB146	0xF8AD1004  STRH	R1, [SP, #4]
0xB14A	0xF8AD0008  STRH	R0, [SP, #8]
0xB14E	0x4610    MOV	R0, R2
0xB150	0xF000FC02  BL	_DrawButton+0
0xB154	0xF8BD0008  LDRH	R0, [SP, #8]
0xB158	0xF8BD1004  LDRH	R1, [SP, #4]
;ThermalCameraDemo_driver.c, 841 :: 		if ((exec_button->PressColEnabled != 0) && (exec_button->OwnerScreen == CurrentScreen)) {
L__Process_TP_Up165:
L__Process_TP_Up164:
;ThermalCameraDemo_driver.c, 844 :: 		break;
0xB15C	0xE02C    B	L_Process_TP_Up87
;ThermalCameraDemo_driver.c, 845 :: 		}
L_Process_TP_Up89:
;ThermalCameraDemo_driver.c, 846 :: 		break;
0xB15E	0xE02B    B	L_Process_TP_Up87
;ThermalCameraDemo_driver.c, 849 :: 		case 6: {
L_Process_TP_Up93:
;ThermalCameraDemo_driver.c, 850 :: 		if (PressedObject != 0) {
0xB160	0x4A85    LDR	R2, [PC, #532]
0xB162	0x6812    LDR	R2, [R2, #0]
0xB164	0xB1EA    CBZ	R2, L_Process_TP_Up94
;ThermalCameraDemo_driver.c, 851 :: 		exec_box = (TBox*)PressedObject;
0xB166	0x4C84    LDR	R4, [PC, #528]
0xB168	0x6823    LDR	R3, [R4, #0]
0xB16A	0x4A86    LDR	R2, [PC, #536]
0xB16C	0x6013    STR	R3, [R2, #0]
;ThermalCameraDemo_driver.c, 852 :: 		if ((exec_box->PressColEnabled != 0) && (exec_box->OwnerScreen == CurrentScreen)) {
0xB16E	0x4622    MOV	R2, R4
0xB170	0x6812    LDR	R2, [R2, #0]
0xB172	0x321E    ADDS	R2, #30
0xB174	0x7812    LDRB	R2, [R2, #0]
0xB176	0xB19A    CBZ	R2, L__Process_TP_Up167
0xB178	0x4A82    LDR	R2, [PC, #520]
0xB17A	0x6812    LDR	R2, [R2, #0]
0xB17C	0x6813    LDR	R3, [R2, #0]
0xB17E	0x4A80    LDR	R2, [PC, #512]
0xB180	0x6812    LDR	R2, [R2, #0]
0xB182	0x4293    CMP	R3, R2
0xB184	0xD10C    BNE	L__Process_TP_Up166
L__Process_TP_Up162:
;ThermalCameraDemo_driver.c, 853 :: 		DrawBox(exec_box);
0xB186	0x4A7F    LDR	R2, [PC, #508]
0xB188	0x6812    LDR	R2, [R2, #0]
0xB18A	0xF8AD1004  STRH	R1, [SP, #4]
0xB18E	0xF8AD0008  STRH	R0, [SP, #8]
0xB192	0x4610    MOV	R0, R2
0xB194	0xF000FE2A  BL	_DrawBox+0
0xB198	0xF8BD0008  LDRH	R0, [SP, #8]
0xB19C	0xF8BD1004  LDRH	R1, [SP, #4]
;ThermalCameraDemo_driver.c, 852 :: 		if ((exec_box->PressColEnabled != 0) && (exec_box->OwnerScreen == CurrentScreen)) {
L__Process_TP_Up167:
L__Process_TP_Up166:
;ThermalCameraDemo_driver.c, 855 :: 		break;
0xB1A0	0xE00A    B	L_Process_TP_Up87
;ThermalCameraDemo_driver.c, 856 :: 		}
L_Process_TP_Up94:
;ThermalCameraDemo_driver.c, 857 :: 		break;
0xB1A2	0xE009    B	L_Process_TP_Up87
;ThermalCameraDemo_driver.c, 859 :: 		}
L_Process_TP_Up86:
0xB1A4	0x4A78    LDR	R2, [PC, #480]
0xB1A6	0xF9B22000  LDRSH	R2, [R2, #0]
0xB1AA	0x2A00    CMP	R2, #0
0xB1AC	0xD0B6    BEQ	L_Process_TP_Up88
0xB1AE	0x4A76    LDR	R2, [PC, #472]
0xB1B0	0xF9B22000  LDRSH	R2, [R2, #0]
0xB1B4	0x2A06    CMP	R2, #6
0xB1B6	0xD0D3    BEQ	L_Process_TP_Up93
L_Process_TP_Up87:
;ThermalCameraDemo_driver.c, 861 :: 		exec_label          = 0;
0xB1B8	0x2300    MOVS	R3, #0
0xB1BA	0x4A74    LDR	R2, [PC, #464]
0xB1BC	0x6013    STR	R3, [R2, #0]
;ThermalCameraDemo_driver.c, 862 :: 		exec_image          = 0;
0xB1BE	0x2300    MOVS	R3, #0
0xB1C0	0x4A73    LDR	R2, [PC, #460]
0xB1C2	0x6013    STR	R3, [R2, #0]
;ThermalCameraDemo_driver.c, 864 :: 		Get_Object(X, Y);
; Y end address is: 4 (R1)
; X end address is: 0 (R0)
0xB1C4	0xF7FCFC9C  BL	_Get_Object+0
;ThermalCameraDemo_driver.c, 867 :: 		if (_object_count != -1) {
0xB1C8	0x4A72    LDR	R2, [PC, #456]
0xB1CA	0xF9B22000  LDRSH	R2, [R2, #0]
0xB1CE	0xF1B23FFF  CMP	R2, #-1
0xB1D2	0xF00080C4  BEQ	L_Process_TP_Up98
;ThermalCameraDemo_driver.c, 869 :: 		if (_object_count == button_order) {
0xB1D6	0x4A70    LDR	R2, [PC, #448]
0xB1D8	0xF9B23000  LDRSH	R3, [R2, #0]
0xB1DC	0x4A6D    LDR	R2, [PC, #436]
0xB1DE	0xF9B22000  LDRSH	R2, [R2, #0]
0xB1E2	0x429A    CMP	R2, R3
0xB1E4	0xD128    BNE	L_Process_TP_Up99
;ThermalCameraDemo_driver.c, 870 :: 		if (exec_button->Active != 0) {
0xB1E6	0x4A65    LDR	R2, [PC, #404]
0xB1E8	0x6812    LDR	R2, [R2, #0]
0xB1EA	0x3213    ADDS	R2, #19
0xB1EC	0x7812    LDRB	R2, [R2, #0]
0xB1EE	0x2A00    CMP	R2, #0
0xB1F0	0xD022    BEQ	L_Process_TP_Up100
;ThermalCameraDemo_driver.c, 871 :: 		if (exec_button->OnUpPtr != 0)
0xB1F2	0x4C62    LDR	R4, [PC, #392]
0xB1F4	0x6824    LDR	R4, [R4, #0]
0xB1F6	0x3434    ADDS	R4, #52
0xB1F8	0x6824    LDR	R4, [R4, #0]
0xB1FA	0xB124    CBZ	R4, L_Process_TP_Up101
;ThermalCameraDemo_driver.c, 872 :: 		exec_button->OnUpPtr();
0xB1FC	0x4C5F    LDR	R4, [PC, #380]
0xB1FE	0x6824    LDR	R4, [R4, #0]
0xB200	0x3434    ADDS	R4, #52
0xB202	0x6822    LDR	R2, [R4, #0]
0xB204	0x4790    BLX	R2
L_Process_TP_Up101:
;ThermalCameraDemo_driver.c, 873 :: 		if (PressedObject == (void *)exec_button)
0xB206	0x4A5D    LDR	R2, [PC, #372]
0xB208	0x6813    LDR	R3, [R2, #0]
0xB20A	0x4A5B    LDR	R2, [PC, #364]
0xB20C	0x6812    LDR	R2, [R2, #0]
0xB20E	0x429A    CMP	R2, R3
0xB210	0xD109    BNE	L_Process_TP_Up102
;ThermalCameraDemo_driver.c, 874 :: 		if (exec_button->OnClickPtr != 0)
0xB212	0x4C5A    LDR	R4, [PC, #360]
0xB214	0x6824    LDR	R4, [R4, #0]
0xB216	0x343C    ADDS	R4, #60
0xB218	0x6824    LDR	R4, [R4, #0]
0xB21A	0xB124    CBZ	R4, L_Process_TP_Up103
;ThermalCameraDemo_driver.c, 875 :: 		exec_button->OnClickPtr();
0xB21C	0x4C57    LDR	R4, [PC, #348]
0xB21E	0x6824    LDR	R4, [R4, #0]
0xB220	0x343C    ADDS	R4, #60
0xB222	0x6822    LDR	R2, [R4, #0]
0xB224	0x4790    BLX	R2
L_Process_TP_Up103:
L_Process_TP_Up102:
;ThermalCameraDemo_driver.c, 876 :: 		PressedObject = 0;
0xB226	0x2300    MOVS	R3, #0
0xB228	0x4A53    LDR	R2, [PC, #332]
0xB22A	0x6013    STR	R3, [R2, #0]
;ThermalCameraDemo_driver.c, 877 :: 		PressedObjectType = -1;
0xB22C	0xF64F73FF  MOVW	R3, #65535
0xB230	0xB21B    SXTH	R3, R3
0xB232	0x4A55    LDR	R2, [PC, #340]
0xB234	0x8013    STRH	R3, [R2, #0]
;ThermalCameraDemo_driver.c, 878 :: 		return;
0xB236	0xE09A    B	L_end_Process_TP_Up
;ThermalCameraDemo_driver.c, 879 :: 		}
L_Process_TP_Up100:
;ThermalCameraDemo_driver.c, 880 :: 		}
L_Process_TP_Up99:
;ThermalCameraDemo_driver.c, 883 :: 		if (_object_count == label_order) {
0xB238	0x4A58    LDR	R2, [PC, #352]
0xB23A	0xF9B23000  LDRSH	R3, [R2, #0]
0xB23E	0x4A55    LDR	R2, [PC, #340]
0xB240	0xF9B22000  LDRSH	R2, [R2, #0]
0xB244	0x429A    CMP	R2, R3
0xB246	0xD128    BNE	L_Process_TP_Up104
;ThermalCameraDemo_driver.c, 884 :: 		if (exec_label->Active != 0) {
0xB248	0x4A50    LDR	R2, [PC, #320]
0xB24A	0x6812    LDR	R2, [R2, #0]
0xB24C	0x321C    ADDS	R2, #28
0xB24E	0x7812    LDRB	R2, [R2, #0]
0xB250	0x2A00    CMP	R2, #0
0xB252	0xD022    BEQ	L_Process_TP_Up105
;ThermalCameraDemo_driver.c, 885 :: 		if (exec_label->OnUpPtr != 0)
0xB254	0x4C4D    LDR	R4, [PC, #308]
0xB256	0x6824    LDR	R4, [R4, #0]
0xB258	0x3420    ADDS	R4, #32
0xB25A	0x6824    LDR	R4, [R4, #0]
0xB25C	0xB124    CBZ	R4, L_Process_TP_Up106
;ThermalCameraDemo_driver.c, 886 :: 		exec_label->OnUpPtr();
0xB25E	0x4C4B    LDR	R4, [PC, #300]
0xB260	0x6824    LDR	R4, [R4, #0]
0xB262	0x3420    ADDS	R4, #32
0xB264	0x6822    LDR	R2, [R4, #0]
0xB266	0x4790    BLX	R2
L_Process_TP_Up106:
;ThermalCameraDemo_driver.c, 887 :: 		if (PressedObject == (void *)exec_label)
0xB268	0x4A48    LDR	R2, [PC, #288]
0xB26A	0x6813    LDR	R3, [R2, #0]
0xB26C	0x4A42    LDR	R2, [PC, #264]
0xB26E	0x6812    LDR	R2, [R2, #0]
0xB270	0x429A    CMP	R2, R3
0xB272	0xD109    BNE	L_Process_TP_Up107
;ThermalCameraDemo_driver.c, 888 :: 		if (exec_label->OnClickPtr != 0)
0xB274	0x4C45    LDR	R4, [PC, #276]
0xB276	0x6824    LDR	R4, [R4, #0]
0xB278	0x3428    ADDS	R4, #40
0xB27A	0x6824    LDR	R4, [R4, #0]
0xB27C	0xB124    CBZ	R4, L_Process_TP_Up108
;ThermalCameraDemo_driver.c, 889 :: 		exec_label->OnClickPtr();
0xB27E	0x4C43    LDR	R4, [PC, #268]
0xB280	0x6824    LDR	R4, [R4, #0]
0xB282	0x3428    ADDS	R4, #40
0xB284	0x6822    LDR	R2, [R4, #0]
0xB286	0x4790    BLX	R2
L_Process_TP_Up108:
L_Process_TP_Up107:
;ThermalCameraDemo_driver.c, 890 :: 		PressedObject = 0;
0xB288	0x2300    MOVS	R3, #0
0xB28A	0x4A3B    LDR	R2, [PC, #236]
0xB28C	0x6013    STR	R3, [R2, #0]
;ThermalCameraDemo_driver.c, 891 :: 		PressedObjectType = -1;
0xB28E	0xF64F73FF  MOVW	R3, #65535
0xB292	0xB21B    SXTH	R3, R3
0xB294	0x4A3C    LDR	R2, [PC, #240]
0xB296	0x8013    STRH	R3, [R2, #0]
;ThermalCameraDemo_driver.c, 892 :: 		return;
0xB298	0xE069    B	L_end_Process_TP_Up
;ThermalCameraDemo_driver.c, 893 :: 		}
L_Process_TP_Up105:
;ThermalCameraDemo_driver.c, 894 :: 		}
L_Process_TP_Up104:
;ThermalCameraDemo_driver.c, 897 :: 		if (_object_count == image_order) {
0xB29A	0x4A41    LDR	R2, [PC, #260]
0xB29C	0xF9B23000  LDRSH	R3, [R2, #0]
0xB2A0	0x4A3C    LDR	R2, [PC, #240]
0xB2A2	0xF9B22000  LDRSH	R2, [R2, #0]
0xB2A6	0x429A    CMP	R2, R3
0xB2A8	0xD128    BNE	L_Process_TP_Up109
;ThermalCameraDemo_driver.c, 898 :: 		if (exec_image->Active != 0) {
0xB2AA	0x4A39    LDR	R2, [PC, #228]
0xB2AC	0x6812    LDR	R2, [R2, #0]
0xB2AE	0x3215    ADDS	R2, #21
0xB2B0	0x7812    LDRB	R2, [R2, #0]
0xB2B2	0x2A00    CMP	R2, #0
0xB2B4	0xD022    BEQ	L_Process_TP_Up110
;ThermalCameraDemo_driver.c, 899 :: 		if (exec_image->OnUpPtr != 0)
0xB2B6	0x4C36    LDR	R4, [PC, #216]
0xB2B8	0x6824    LDR	R4, [R4, #0]
0xB2BA	0x3418    ADDS	R4, #24
0xB2BC	0x6824    LDR	R4, [R4, #0]
0xB2BE	0xB124    CBZ	R4, L_Process_TP_Up111
;ThermalCameraDemo_driver.c, 900 :: 		exec_image->OnUpPtr();
0xB2C0	0x4C33    LDR	R4, [PC, #204]
0xB2C2	0x6824    LDR	R4, [R4, #0]
0xB2C4	0x3418    ADDS	R4, #24
0xB2C6	0x6822    LDR	R2, [R4, #0]
0xB2C8	0x4790    BLX	R2
L_Process_TP_Up111:
;ThermalCameraDemo_driver.c, 901 :: 		if (PressedObject == (void *)exec_image)
0xB2CA	0x4A31    LDR	R2, [PC, #196]
0xB2CC	0x6813    LDR	R3, [R2, #0]
0xB2CE	0x4A2A    LDR	R2, [PC, #168]
0xB2D0	0x6812    LDR	R2, [R2, #0]
0xB2D2	0x429A    CMP	R2, R3
0xB2D4	0xD109    BNE	L_Process_TP_Up112
;ThermalCameraDemo_driver.c, 902 :: 		if (exec_image->OnClickPtr != 0)
0xB2D6	0x4C2E    LDR	R4, [PC, #184]
0xB2D8	0x6824    LDR	R4, [R4, #0]
0xB2DA	0x3420    ADDS	R4, #32
0xB2DC	0x6824    LDR	R4, [R4, #0]
0xB2DE	0xB124    CBZ	R4, L_Process_TP_Up113
;ThermalCameraDemo_driver.c, 903 :: 		exec_image->OnClickPtr();
0xB2E0	0x4C2B    LDR	R4, [PC, #172]
0xB2E2	0x6824    LDR	R4, [R4, #0]
0xB2E4	0x3420    ADDS	R4, #32
0xB2E6	0x6822    LDR	R2, [R4, #0]
0xB2E8	0x4790    BLX	R2
L_Process_TP_Up113:
L_Process_TP_Up112:
;ThermalCameraDemo_driver.c, 904 :: 		PressedObject = 0;
0xB2EA	0x2300    MOVS	R3, #0
0xB2EC	0x4A22    LDR	R2, [PC, #136]
0xB2EE	0x6013    STR	R3, [R2, #0]
;ThermalCameraDemo_driver.c, 905 :: 		PressedObjectType = -1;
0xB2F0	0xF64F73FF  MOVW	R3, #65535
0xB2F4	0xB21B    SXTH	R3, R3
0xB2F6	0x4A24    LDR	R2, [PC, #144]
0xB2F8	0x8013    STRH	R3, [R2, #0]
;ThermalCameraDemo_driver.c, 906 :: 		return;
0xB2FA	0xE038    B	L_end_Process_TP_Up
;ThermalCameraDemo_driver.c, 907 :: 		}
L_Process_TP_Up110:
;ThermalCameraDemo_driver.c, 908 :: 		}
L_Process_TP_Up109:
;ThermalCameraDemo_driver.c, 911 :: 		if (_object_count == box_order) {
0xB2FC	0x4A29    LDR	R2, [PC, #164]
0xB2FE	0xF9B23000  LDRSH	R3, [R2, #0]
0xB302	0x4A24    LDR	R2, [PC, #144]
0xB304	0xF9B22000  LDRSH	R2, [R2, #0]
0xB308	0x429A    CMP	R2, R3
0xB30A	0xD128    BNE	L_Process_TP_Up114
;ThermalCameraDemo_driver.c, 912 :: 		if (exec_box->Active != 0) {
0xB30C	0x4A1D    LDR	R2, [PC, #116]
0xB30E	0x6812    LDR	R2, [R2, #0]
0xB310	0x3213    ADDS	R2, #19
0xB312	0x7812    LDRB	R2, [R2, #0]
0xB314	0x2A00    CMP	R2, #0
0xB316	0xD022    BEQ	L_Process_TP_Up115
;ThermalCameraDemo_driver.c, 913 :: 		if (exec_box->OnUpPtr != 0)
0xB318	0x4C1A    LDR	R4, [PC, #104]
0xB31A	0x6824    LDR	R4, [R4, #0]
0xB31C	0x3424    ADDS	R4, #36
0xB31E	0x6824    LDR	R4, [R4, #0]
0xB320	0xB124    CBZ	R4, L_Process_TP_Up116
;ThermalCameraDemo_driver.c, 914 :: 		exec_box->OnUpPtr();
0xB322	0x4C18    LDR	R4, [PC, #96]
0xB324	0x6824    LDR	R4, [R4, #0]
0xB326	0x3424    ADDS	R4, #36
0xB328	0x6822    LDR	R2, [R4, #0]
0xB32A	0x4790    BLX	R2
L_Process_TP_Up116:
;ThermalCameraDemo_driver.c, 915 :: 		if (PressedObject == (void *)exec_box)
0xB32C	0x4A15    LDR	R2, [PC, #84]
0xB32E	0x6813    LDR	R3, [R2, #0]
0xB330	0x4A11    LDR	R2, [PC, #68]
0xB332	0x6812    LDR	R2, [R2, #0]
0xB334	0x429A    CMP	R2, R3
0xB336	0xD109    BNE	L_Process_TP_Up117
;ThermalCameraDemo_driver.c, 916 :: 		if (exec_box->OnClickPtr != 0)
0xB338	0x4C12    LDR	R4, [PC, #72]
0xB33A	0x6824    LDR	R4, [R4, #0]
0xB33C	0x342C    ADDS	R4, #44
0xB33E	0x6824    LDR	R4, [R4, #0]
0xB340	0xB124    CBZ	R4, L_Process_TP_Up118
;ThermalCameraDemo_driver.c, 917 :: 		exec_box->OnClickPtr();
0xB342	0x4C10    LDR	R4, [PC, #64]
0xB344	0x6824    LDR	R4, [R4, #0]
0xB346	0x342C    ADDS	R4, #44
0xB348	0x6822    LDR	R2, [R4, #0]
0xB34A	0x4790    BLX	R2
L_Process_TP_Up118:
L_Process_TP_Up117:
;ThermalCameraDemo_driver.c, 918 :: 		PressedObject = 0;
0xB34C	0x2300    MOVS	R3, #0
0xB34E	0x4A0A    LDR	R2, [PC, #40]
0xB350	0x6013    STR	R3, [R2, #0]
;ThermalCameraDemo_driver.c, 919 :: 		PressedObjectType = -1;
0xB352	0xF64F73FF  MOVW	R3, #65535
0xB356	0xB21B    SXTH	R3, R3
0xB358	0x4A0B    LDR	R2, [PC, #44]
0xB35A	0x8013    STRH	R3, [R2, #0]
;ThermalCameraDemo_driver.c, 920 :: 		return;
0xB35C	0xE007    B	L_end_Process_TP_Up
;ThermalCameraDemo_driver.c, 921 :: 		}
L_Process_TP_Up115:
;ThermalCameraDemo_driver.c, 922 :: 		}
L_Process_TP_Up114:
;ThermalCameraDemo_driver.c, 924 :: 		}
L_Process_TP_Up98:
;ThermalCameraDemo_driver.c, 925 :: 		PressedObject = 0;
0xB35E	0x2300    MOVS	R3, #0
0xB360	0x4A05    LDR	R2, [PC, #20]
0xB362	0x6013    STR	R3, [R2, #0]
;ThermalCameraDemo_driver.c, 926 :: 		PressedObjectType = -1;
0xB364	0xF64F73FF  MOVW	R3, #65535
0xB368	0xB21B    SXTH	R3, R3
0xB36A	0x4A07    LDR	R2, [PC, #28]
0xB36C	0x8013    STRH	R3, [R2, #0]
;ThermalCameraDemo_driver.c, 927 :: 		}
L_end_Process_TP_Up:
0xB36E	0xF8DDE000  LDR	LR, [SP, #0]
0xB372	0xB003    ADD	SP, SP, #12
0xB374	0x4770    BX	LR
0xB376	0xBF00    NOP
0xB378	0x80A42000  	_PressedObject+0
0xB37C	0x80A82000  	_exec_button+0
0xB380	0x80AC2000  	_CurrentScreen+0
0xB384	0x80B02000  	_exec_box+0
0xB388	0x80A02000  	_PressedObjectType+0
0xB38C	0x80B42000  	_exec_label+0
0xB390	0x80B82000  	_exec_image+0
0xB394	0x80A22000  	__object_count+0
0xB398	0x80BC2000  	_button_order+0
0xB39C	0x80BE2000  	_label_order+0
0xB3A0	0x80C02000  	_image_order+0
0xB3A4	0x80C22000  	_box_order+0
; end of _Process_TP_Up
__TempValue:
;ThermalCameraDemo_main.c, 263 :: 		void _TempValue()
0xF58C	0xB081    SUB	SP, SP, #4
0xF58E	0xF8CDE000  STR	LR, [SP, #0]
;ThermalCameraDemo_main.c, 265 :: 		IntToStr(_min_value, demoText);
0xF592	0x482B    LDR	R0, [PC, #172]
0xF594	0xF9900000  LDRSB	R0, [R0, #0]
0xF598	0x492A    LDR	R1, [PC, #168]
0xF59A	0xF7F3FD43  BL	_IntToStr+0
;ThermalCameraDemo_main.c, 266 :: 		TFT_Set_Font(&Tahoma40x40, 0x0000, FO_HORIZONTAL);
0xF59E	0x2200    MOVS	R2, #0
0xF5A0	0x2100    MOVS	R1, #0
0xF5A2	0x4829    LDR	R0, [PC, #164]
0xF5A4	0xF7F2FEE8  BL	_TFT_Set_Font+0
;ThermalCameraDemo_main.c, 267 :: 		TFT_Write_Text(demoText, 180, 75);
0xF5A8	0x224B    MOVS	R2, #75
0xF5AA	0x21B4    MOVS	R1, #180
0xF5AC	0x4825    LDR	R0, [PC, #148]
0xF5AE	0xF7F7FD2B  BL	_TFT_Write_Text+0
;ThermalCameraDemo_main.c, 269 :: 		IntToStr(_low_value, demoText);
0xF5B2	0x4826    LDR	R0, [PC, #152]
0xF5B4	0xF9900000  LDRSB	R0, [R0, #0]
0xF5B8	0x4922    LDR	R1, [PC, #136]
0xF5BA	0xF7F3FD33  BL	_IntToStr+0
;ThermalCameraDemo_main.c, 270 :: 		TFT_Set_Font(&Tahoma40x40, 0x0000, FO_HORIZONTAL);
0xF5BE	0x2200    MOVS	R2, #0
0xF5C0	0x2100    MOVS	R1, #0
0xF5C2	0x4821    LDR	R0, [PC, #132]
0xF5C4	0xF7F2FED8  BL	_TFT_Set_Font+0
;ThermalCameraDemo_main.c, 271 :: 		TFT_Write_Text(demoText, 180, 155);
0xF5C8	0x229B    MOVS	R2, #155
0xF5CA	0x21B4    MOVS	R1, #180
0xF5CC	0x481D    LDR	R0, [PC, #116]
0xF5CE	0xF7F7FD1B  BL	_TFT_Write_Text+0
;ThermalCameraDemo_main.c, 273 :: 		IntToStr(_med_value, demoText);
0xF5D2	0x481F    LDR	R0, [PC, #124]
0xF5D4	0xF9900000  LDRSB	R0, [R0, #0]
0xF5D8	0x491A    LDR	R1, [PC, #104]
0xF5DA	0xF7F3FD23  BL	_IntToStr+0
;ThermalCameraDemo_main.c, 274 :: 		TFT_Set_Font(&Tahoma40x40, 0x0000, FO_HORIZONTAL);
0xF5DE	0x2200    MOVS	R2, #0
0xF5E0	0x2100    MOVS	R1, #0
0xF5E2	0x4819    LDR	R0, [PC, #100]
0xF5E4	0xF7F2FEC8  BL	_TFT_Set_Font+0
;ThermalCameraDemo_main.c, 275 :: 		TFT_Write_Text(demoText, 180, 235);
0xF5E8	0x22EB    MOVS	R2, #235
0xF5EA	0x21B4    MOVS	R1, #180
0xF5EC	0x4815    LDR	R0, [PC, #84]
0xF5EE	0xF7F7FD0B  BL	_TFT_Write_Text+0
;ThermalCameraDemo_main.c, 277 :: 		IntToStr(_high_value, demoText);
0xF5F2	0x4818    LDR	R0, [PC, #96]
0xF5F4	0xF9900000  LDRSB	R0, [R0, #0]
0xF5F8	0x4912    LDR	R1, [PC, #72]
0xF5FA	0xF7F3FD13  BL	_IntToStr+0
;ThermalCameraDemo_main.c, 278 :: 		TFT_Set_Font(&Tahoma40x40, 0x0000, FO_HORIZONTAL);
0xF5FE	0x2200    MOVS	R2, #0
0xF600	0x2100    MOVS	R1, #0
0xF602	0x4811    LDR	R0, [PC, #68]
0xF604	0xF7F2FEB8  BL	_TFT_Set_Font+0
;ThermalCameraDemo_main.c, 279 :: 		TFT_Write_Text(demoText, 180, 310);
0xF608	0xF2401236  MOVW	R2, #310
0xF60C	0x21B4    MOVS	R1, #180
0xF60E	0x480D    LDR	R0, [PC, #52]
0xF610	0xF7F7FCFA  BL	_TFT_Write_Text+0
;ThermalCameraDemo_main.c, 281 :: 		IntToStr(_max_value, demoText);
0xF614	0x4810    LDR	R0, [PC, #64]
0xF616	0xF9900000  LDRSB	R0, [R0, #0]
0xF61A	0x490A    LDR	R1, [PC, #40]
0xF61C	0xF7F3FD02  BL	_IntToStr+0
;ThermalCameraDemo_main.c, 282 :: 		TFT_Set_Font(&Tahoma40x40, 0x0000, FO_HORIZONTAL);
0xF620	0x2200    MOVS	R2, #0
0xF622	0x2100    MOVS	R1, #0
0xF624	0x4808    LDR	R0, [PC, #32]
0xF626	0xF7F2FEA7  BL	_TFT_Set_Font+0
;ThermalCameraDemo_main.c, 283 :: 		TFT_Write_Text(demoText, 180, 390);
0xF62A	0xF2401286  MOVW	R2, #390
0xF62E	0x21B4    MOVS	R1, #180
0xF630	0x4804    LDR	R0, [PC, #16]
0xF632	0xF7F7FCE9  BL	_TFT_Write_Text+0
;ThermalCameraDemo_main.c, 284 :: 		}
L_end__TempValue:
0xF636	0xF8DDE000  LDR	LR, [SP, #0]
0xF63A	0xB001    ADD	SP, SP, #4
0xF63C	0x4770    BX	LR
0xF63E	0xBF00    NOP
0xF640	0x00002000  	__min_value+0
0xF644	0x772C2000  	_demoText+0
0xF648	0x4C142000  	_Tahoma40x40+0
0xF64C	0x00012000  	__low_value+0
0xF650	0x00022000  	__med_value+0
0xF654	0x00032000  	__high_value+0
0xF658	0x00042000  	__max_value+0
; end of __TempValue
__TObject:
;ThermalCameraDemo_main.c, 286 :: 		void _TObject()
0xECF4	0xB081    SUB	SP, SP, #4
0xECF6	0xF8CDE000  STR	LR, [SP, #0]
;ThermalCameraDemo_main.c, 288 :: 		TFT_Set_Font(&Tahoma40x40, 0xFFFF, FO_HORIZONTAL);
0xECFA	0x2200    MOVS	R2, #0
0xECFC	0xF64F71FF  MOVW	R1, #65535
0xED00	0x482D    LDR	R0, [PC, #180]
0xED02	0xF7F3FB39  BL	_TFT_Set_Font+0
;ThermalCameraDemo_main.c, 289 :: 		TFT_Write_Text(To_min_pxBuffer, 565, 170);
0xED06	0x22AA    MOVS	R2, #170
0xED08	0xF2402135  MOVW	R1, #565
0xED0C	0x482B    LDR	R0, [PC, #172]
0xED0E	0xF7F8F97B  BL	_TFT_Write_Text+0
;ThermalCameraDemo_main.c, 290 :: 		FloatToStr(To_min_pixels, To_min_pxBuffer);
0xED12	0x482B    LDR	R0, [PC, #172]
0xED14	0xED100A00  VLDR.32	S0, [R0, #0]
0xED18	0x4828    LDR	R0, [PC, #160]
0xED1A	0xF7FFFBD3  BL	_FloatToStr+0
;ThermalCameraDemo_main.c, 291 :: 		TFT_Set_Font(&Tahoma40x40, 0x0000, FO_HORIZONTAL);
0xED1E	0x2200    MOVS	R2, #0
0xED20	0x2100    MOVS	R1, #0
0xED22	0x4825    LDR	R0, [PC, #148]
0xED24	0xF7F3FB28  BL	_TFT_Set_Font+0
;ThermalCameraDemo_main.c, 292 :: 		TFT_Write_Text(To_min_pxBuffer, 565, 170);
0xED28	0x22AA    MOVS	R2, #170
0xED2A	0xF2402135  MOVW	R1, #565
0xED2E	0x4823    LDR	R0, [PC, #140]
0xED30	0xF7F8F96A  BL	_TFT_Write_Text+0
;ThermalCameraDemo_main.c, 294 :: 		TFT_Set_Font(&Tahoma40x40, 0xFFFF, FO_HORIZONTAL);
0xED34	0x2200    MOVS	R2, #0
0xED36	0xF64F71FF  MOVW	R1, #65535
0xED3A	0x481F    LDR	R0, [PC, #124]
0xED3C	0xF7F3FB1C  BL	_TFT_Set_Font+0
;ThermalCameraDemo_main.c, 295 :: 		TFT_Write_Text(To_max_pxBuffer, 565, 280);
0xED40	0xF2401218  MOVW	R2, #280
0xED44	0xF2402135  MOVW	R1, #565
0xED48	0x481E    LDR	R0, [PC, #120]
0xED4A	0xF7F8F95D  BL	_TFT_Write_Text+0
;ThermalCameraDemo_main.c, 296 :: 		FloatToStr(To_max_pixels, To_max_pxBuffer);
0xED4E	0x481E    LDR	R0, [PC, #120]
0xED50	0xED100A00  VLDR.32	S0, [R0, #0]
0xED54	0x481B    LDR	R0, [PC, #108]
0xED56	0xF7FFFBB5  BL	_FloatToStr+0
;ThermalCameraDemo_main.c, 297 :: 		TFT_Set_Font(&Tahoma40x40, 0x0000, FO_HORIZONTAL);
0xED5A	0x2200    MOVS	R2, #0
0xED5C	0x2100    MOVS	R1, #0
0xED5E	0x4816    LDR	R0, [PC, #88]
0xED60	0xF7F3FB0A  BL	_TFT_Set_Font+0
;ThermalCameraDemo_main.c, 298 :: 		TFT_Write_Text(To_max_pxBuffer, 565, 280);
0xED64	0xF2401218  MOVW	R2, #280
0xED68	0xF2402135  MOVW	R1, #565
0xED6C	0x4815    LDR	R0, [PC, #84]
0xED6E	0xF7F8F94B  BL	_TFT_Write_Text+0
;ThermalCameraDemo_main.c, 300 :: 		TFT_Set_Font(&Tahoma40x40, 0xFFFF, FO_HORIZONTAL);
0xED72	0x2200    MOVS	R2, #0
0xED74	0xF64F71FF  MOVW	R1, #65535
0xED78	0x480F    LDR	R0, [PC, #60]
0xED7A	0xF7F3FAFD  BL	_TFT_Set_Font+0
;ThermalCameraDemo_main.c, 301 :: 		TFT_Write_Text(To_avg_pxBuffer, 565, 385);
0xED7E	0xF2401281  MOVW	R2, #385
0xED82	0xF2402135  MOVW	R1, #565
0xED86	0x4811    LDR	R0, [PC, #68]
0xED88	0xF7F8F93E  BL	_TFT_Write_Text+0
;ThermalCameraDemo_main.c, 302 :: 		FloatToStr(To_avg_pixels, To_avg_pxBuffer);
0xED8C	0x4810    LDR	R0, [PC, #64]
0xED8E	0xED100A00  VLDR.32	S0, [R0, #0]
0xED92	0x480E    LDR	R0, [PC, #56]
0xED94	0xF7FFFB96  BL	_FloatToStr+0
;ThermalCameraDemo_main.c, 303 :: 		TFT_Set_Font(&Tahoma40x40, 0x0000, FO_HORIZONTAL);
0xED98	0x2200    MOVS	R2, #0
0xED9A	0x2100    MOVS	R1, #0
0xED9C	0x4806    LDR	R0, [PC, #24]
0xED9E	0xF7F3FAEB  BL	_TFT_Set_Font+0
;ThermalCameraDemo_main.c, 304 :: 		TFT_Write_Text(To_avg_pxBuffer, 565, 385);
0xEDA2	0xF2401281  MOVW	R2, #385
0xEDA6	0xF2402135  MOVW	R1, #565
0xEDAA	0x4808    LDR	R0, [PC, #32]
0xEDAC	0xF7F8F92C  BL	_TFT_Write_Text+0
;ThermalCameraDemo_main.c, 305 :: 		}
L_end__TObject:
0xEDB0	0xF8DDE000  LDR	LR, [SP, #0]
0xEDB4	0xB001    ADD	SP, SP, #4
0xEDB6	0x4770    BX	LR
0xEDB8	0x4C142000  	_Tahoma40x40+0
0xEDBC	0xC7DA2000  	_To_min_pxBuffer+0
0xEDC0	0x2BF82000  	_To_min_pixels+0
0xEDC4	0xC7EE2000  	_To_max_pxBuffer+0
0xEDC8	0x2BFC2000  	_To_max_pixels+0
0xEDCC	0xC8022000  	_To_avg_pxBuffer+0
0xEDD0	0x2BF42000  	_To_avg_pixels+0
; end of __TObject
__Lib_System_4XX_InitialSetUpRCCRCC2:
;__Lib_System_4XX.c, 465 :: 		
0x11B64	0xB082    SUB	SP, SP, #8
0x11B66	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_4XX.c, 468 :: 		
; ulRCC_CR start address is: 8 (R2)
0x11B6A	0x4A92    LDR	R2, [PC, #584]
;__Lib_System_4XX.c, 469 :: 		
; ulRCC_PLLCFGR start address is: 12 (R3)
0x11B6C	0x4B92    LDR	R3, [PC, #584]
;__Lib_System_4XX.c, 470 :: 		
; ulRCC_CFGR start address is: 16 (R4)
0x11B6E	0x4C93    LDR	R4, [PC, #588]
;__Lib_System_4XX.c, 471 :: 		
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x11B70	0x4893    LDR	R0, [PC, #588]
;__Lib_System_4XX.c, 472 :: 		
; Fosc_kHz start address is: 4 (R1)
0x11B72	0x4994    LDR	R1, [PC, #592]
;__Lib_System_4XX.c, 474 :: 		
0x11B74	0x2803    CMP	R0, #3
0x11B76	0xF040803C  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC234
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 475 :: 		
0x11B7A	0x4893    LDR	R0, [PC, #588]
0x11B7C	0x4281    CMP	R1, R0
0x11B7E	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC235
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 476 :: 		
0x11B80	0x4892    LDR	R0, [PC, #584]
0x11B82	0x6800    LDR	R0, [R0, #0]
0x11B84	0xF0400105  ORR	R1, R0, #5
0x11B88	0x4890    LDR	R0, [PC, #576]
0x11B8A	0x6001    STR	R1, [R0, #0]
0x11B8C	0xE030    B	L___Lib_System_4XX_InitialSetUpRCCRCC236
L___Lib_System_4XX_InitialSetUpRCCRCC235:
;__Lib_System_4XX.c, 477 :: 		
; Fosc_kHz start address is: 4 (R1)
0x11B8E	0x4890    LDR	R0, [PC, #576]
0x11B90	0x4281    CMP	R1, R0
0x11B92	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC237
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 478 :: 		
0x11B94	0x488D    LDR	R0, [PC, #564]
0x11B96	0x6800    LDR	R0, [R0, #0]
0x11B98	0xF0400104  ORR	R1, R0, #4
0x11B9C	0x488B    LDR	R0, [PC, #556]
0x11B9E	0x6001    STR	R1, [R0, #0]
0x11BA0	0xE026    B	L___Lib_System_4XX_InitialSetUpRCCRCC238
L___Lib_System_4XX_InitialSetUpRCCRCC237:
;__Lib_System_4XX.c, 479 :: 		
; Fosc_kHz start address is: 4 (R1)
0x11BA2	0x488C    LDR	R0, [PC, #560]
0x11BA4	0x4281    CMP	R1, R0
0x11BA6	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC239
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 480 :: 		
0x11BA8	0x4888    LDR	R0, [PC, #544]
0x11BAA	0x6800    LDR	R0, [R0, #0]
0x11BAC	0xF0400103  ORR	R1, R0, #3
0x11BB0	0x4886    LDR	R0, [PC, #536]
0x11BB2	0x6001    STR	R1, [R0, #0]
0x11BB4	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC240
L___Lib_System_4XX_InitialSetUpRCCRCC239:
;__Lib_System_4XX.c, 481 :: 		
; Fosc_kHz start address is: 4 (R1)
0x11BB6	0xF64E2060  MOVW	R0, #60000
0x11BBA	0x4281    CMP	R1, R0
0x11BBC	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC241
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 482 :: 		
0x11BBE	0x4883    LDR	R0, [PC, #524]
0x11BC0	0x6800    LDR	R0, [R0, #0]
0x11BC2	0xF0400102  ORR	R1, R0, #2
0x11BC6	0x4881    LDR	R0, [PC, #516]
0x11BC8	0x6001    STR	R1, [R0, #0]
0x11BCA	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC242
L___Lib_System_4XX_InitialSetUpRCCRCC241:
;__Lib_System_4XX.c, 483 :: 		
; Fosc_kHz start address is: 4 (R1)
0x11BCC	0xF2475030  MOVW	R0, #30000
0x11BD0	0x4281    CMP	R1, R0
0x11BD2	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC243
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 484 :: 		
0x11BD4	0x487D    LDR	R0, [PC, #500]
0x11BD6	0x6800    LDR	R0, [R0, #0]
0x11BD8	0xF0400101  ORR	R1, R0, #1
0x11BDC	0x487B    LDR	R0, [PC, #492]
0x11BDE	0x6001    STR	R1, [R0, #0]
0x11BE0	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC244
L___Lib_System_4XX_InitialSetUpRCCRCC243:
;__Lib_System_4XX.c, 486 :: 		
0x11BE2	0x487A    LDR	R0, [PC, #488]
0x11BE4	0x6801    LDR	R1, [R0, #0]
0x11BE6	0xF06F0007  MVN	R0, #7
0x11BEA	0x4001    ANDS	R1, R0
0x11BEC	0x4877    LDR	R0, [PC, #476]
0x11BEE	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC244:
L___Lib_System_4XX_InitialSetUpRCCRCC242:
L___Lib_System_4XX_InitialSetUpRCCRCC240:
L___Lib_System_4XX_InitialSetUpRCCRCC238:
L___Lib_System_4XX_InitialSetUpRCCRCC236:
;__Lib_System_4XX.c, 487 :: 		
0x11BF0	0xE10C    B	L___Lib_System_4XX_InitialSetUpRCCRCC245
L___Lib_System_4XX_InitialSetUpRCCRCC234:
;__Lib_System_4XX.c, 488 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x11BF2	0x2802    CMP	R0, #2
0x11BF4	0xF0408046  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC246
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 489 :: 		
0x11BF8	0x4877    LDR	R0, [PC, #476]
0x11BFA	0x4281    CMP	R1, R0
0x11BFC	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC247
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 490 :: 		
0x11BFE	0x4873    LDR	R0, [PC, #460]
0x11C00	0x6800    LDR	R0, [R0, #0]
0x11C02	0xF0400106  ORR	R1, R0, #6
0x11C06	0x4871    LDR	R0, [PC, #452]
0x11C08	0x6001    STR	R1, [R0, #0]
0x11C0A	0xE03A    B	L___Lib_System_4XX_InitialSetUpRCCRCC248
L___Lib_System_4XX_InitialSetUpRCCRCC247:
;__Lib_System_4XX.c, 491 :: 		
; Fosc_kHz start address is: 4 (R1)
0x11C0C	0x4870    LDR	R0, [PC, #448]
0x11C0E	0x4281    CMP	R1, R0
0x11C10	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC249
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 492 :: 		
0x11C12	0x486E    LDR	R0, [PC, #440]
0x11C14	0x6800    LDR	R0, [R0, #0]
0x11C16	0xF0400105  ORR	R1, R0, #5
0x11C1A	0x486C    LDR	R0, [PC, #432]
0x11C1C	0x6001    STR	R1, [R0, #0]
0x11C1E	0xE030    B	L___Lib_System_4XX_InitialSetUpRCCRCC250
L___Lib_System_4XX_InitialSetUpRCCRCC249:
;__Lib_System_4XX.c, 493 :: 		
; Fosc_kHz start address is: 4 (R1)
0x11C20	0x486E    LDR	R0, [PC, #440]
0x11C22	0x4281    CMP	R1, R0
0x11C24	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC251
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 494 :: 		
0x11C26	0x4869    LDR	R0, [PC, #420]
0x11C28	0x6800    LDR	R0, [R0, #0]
0x11C2A	0xF0400104  ORR	R1, R0, #4
0x11C2E	0x4867    LDR	R0, [PC, #412]
0x11C30	0x6001    STR	R1, [R0, #0]
0x11C32	0xE026    B	L___Lib_System_4XX_InitialSetUpRCCRCC252
L___Lib_System_4XX_InitialSetUpRCCRCC251:
;__Lib_System_4XX.c, 495 :: 		
; Fosc_kHz start address is: 4 (R1)
0x11C34	0x486A    LDR	R0, [PC, #424]
0x11C36	0x4281    CMP	R1, R0
0x11C38	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC253
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 496 :: 		
0x11C3A	0x4864    LDR	R0, [PC, #400]
0x11C3C	0x6800    LDR	R0, [R0, #0]
0x11C3E	0xF0400103  ORR	R1, R0, #3
0x11C42	0x4862    LDR	R0, [PC, #392]
0x11C44	0x6001    STR	R1, [R0, #0]
0x11C46	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC254
L___Lib_System_4XX_InitialSetUpRCCRCC253:
;__Lib_System_4XX.c, 497 :: 		
; Fosc_kHz start address is: 4 (R1)
0x11C48	0xF64B3080  MOVW	R0, #48000
0x11C4C	0x4281    CMP	R1, R0
0x11C4E	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC255
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 498 :: 		
0x11C50	0x485E    LDR	R0, [PC, #376]
0x11C52	0x6800    LDR	R0, [R0, #0]
0x11C54	0xF0400102  ORR	R1, R0, #2
0x11C58	0x485C    LDR	R0, [PC, #368]
0x11C5A	0x6001    STR	R1, [R0, #0]
0x11C5C	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC256
L___Lib_System_4XX_InitialSetUpRCCRCC255:
;__Lib_System_4XX.c, 499 :: 		
; Fosc_kHz start address is: 4 (R1)
0x11C5E	0xF64550C0  MOVW	R0, #24000
0x11C62	0x4281    CMP	R1, R0
0x11C64	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC257
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 500 :: 		
0x11C66	0x4859    LDR	R0, [PC, #356]
0x11C68	0x6800    LDR	R0, [R0, #0]
0x11C6A	0xF0400101  ORR	R1, R0, #1
0x11C6E	0x4857    LDR	R0, [PC, #348]
0x11C70	0x6001    STR	R1, [R0, #0]
0x11C72	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC258
L___Lib_System_4XX_InitialSetUpRCCRCC257:
;__Lib_System_4XX.c, 502 :: 		
0x11C74	0x4855    LDR	R0, [PC, #340]
0x11C76	0x6801    LDR	R1, [R0, #0]
0x11C78	0xF06F0007  MVN	R0, #7
0x11C7C	0x4001    ANDS	R1, R0
0x11C7E	0x4853    LDR	R0, [PC, #332]
0x11C80	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC258:
L___Lib_System_4XX_InitialSetUpRCCRCC256:
L___Lib_System_4XX_InitialSetUpRCCRCC254:
L___Lib_System_4XX_InitialSetUpRCCRCC252:
L___Lib_System_4XX_InitialSetUpRCCRCC250:
L___Lib_System_4XX_InitialSetUpRCCRCC248:
;__Lib_System_4XX.c, 503 :: 		
0x11C82	0xE0C3    B	L___Lib_System_4XX_InitialSetUpRCCRCC259
L___Lib_System_4XX_InitialSetUpRCCRCC246:
;__Lib_System_4XX.c, 504 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x11C84	0x2801    CMP	R0, #1
0x11C86	0xF0408051  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC260
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 505 :: 		
0x11C8A	0x4851    LDR	R0, [PC, #324]
0x11C8C	0x4281    CMP	R1, R0
0x11C8E	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC261
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 506 :: 		
0x11C90	0x484E    LDR	R0, [PC, #312]
0x11C92	0x6800    LDR	R0, [R0, #0]
0x11C94	0xF0400107  ORR	R1, R0, #7
0x11C98	0x484C    LDR	R0, [PC, #304]
0x11C9A	0x6001    STR	R1, [R0, #0]
0x11C9C	0xE045    B	L___Lib_System_4XX_InitialSetUpRCCRCC262
L___Lib_System_4XX_InitialSetUpRCCRCC261:
;__Lib_System_4XX.c, 507 :: 		
; Fosc_kHz start address is: 4 (R1)
0x11C9E	0x4851    LDR	R0, [PC, #324]
0x11CA0	0x4281    CMP	R1, R0
0x11CA2	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC263
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 508 :: 		
0x11CA4	0x4849    LDR	R0, [PC, #292]
0x11CA6	0x6800    LDR	R0, [R0, #0]
0x11CA8	0xF0400106  ORR	R1, R0, #6
0x11CAC	0x4847    LDR	R0, [PC, #284]
0x11CAE	0x6001    STR	R1, [R0, #0]
0x11CB0	0xE03B    B	L___Lib_System_4XX_InitialSetUpRCCRCC264
L___Lib_System_4XX_InitialSetUpRCCRCC263:
;__Lib_System_4XX.c, 509 :: 		
; Fosc_kHz start address is: 4 (R1)
0x11CB2	0x4848    LDR	R0, [PC, #288]
0x11CB4	0x4281    CMP	R1, R0
0x11CB6	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC265
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 510 :: 		
0x11CB8	0x4844    LDR	R0, [PC, #272]
0x11CBA	0x6800    LDR	R0, [R0, #0]
0x11CBC	0xF0400105  ORR	R1, R0, #5
0x11CC0	0x4842    LDR	R0, [PC, #264]
0x11CC2	0x6001    STR	R1, [R0, #0]
0x11CC4	0xE031    B	L___Lib_System_4XX_InitialSetUpRCCRCC266
L___Lib_System_4XX_InitialSetUpRCCRCC265:
;__Lib_System_4XX.c, 511 :: 		
; Fosc_kHz start address is: 4 (R1)
0x11CC6	0x4846    LDR	R0, [PC, #280]
0x11CC8	0x4281    CMP	R1, R0
0x11CCA	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC267
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 512 :: 		
0x11CCC	0x483F    LDR	R0, [PC, #252]
0x11CCE	0x6800    LDR	R0, [R0, #0]
0x11CD0	0xF0400104  ORR	R1, R0, #4
0x11CD4	0x483D    LDR	R0, [PC, #244]
0x11CD6	0x6001    STR	R1, [R0, #0]
0x11CD8	0xE027    B	L___Lib_System_4XX_InitialSetUpRCCRCC268
L___Lib_System_4XX_InitialSetUpRCCRCC267:
;__Lib_System_4XX.c, 513 :: 		
; Fosc_kHz start address is: 4 (R1)
0x11CDA	0xF24D20F0  MOVW	R0, #54000
0x11CDE	0x4281    CMP	R1, R0
0x11CE0	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC269
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 514 :: 		
0x11CE2	0x483A    LDR	R0, [PC, #232]
0x11CE4	0x6800    LDR	R0, [R0, #0]
0x11CE6	0xF0400103  ORR	R1, R0, #3
0x11CEA	0x4838    LDR	R0, [PC, #224]
0x11CEC	0x6001    STR	R1, [R0, #0]
0x11CEE	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC270
L___Lib_System_4XX_InitialSetUpRCCRCC269:
;__Lib_System_4XX.c, 515 :: 		
; Fosc_kHz start address is: 4 (R1)
0x11CF0	0xF64840A0  MOVW	R0, #36000
0x11CF4	0x4281    CMP	R1, R0
0x11CF6	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC271
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 516 :: 		
0x11CF8	0x4834    LDR	R0, [PC, #208]
0x11CFA	0x6800    LDR	R0, [R0, #0]
0x11CFC	0xF0400102  ORR	R1, R0, #2
0x11D00	0x4832    LDR	R0, [PC, #200]
0x11D02	0x6001    STR	R1, [R0, #0]
0x11D04	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC272
L___Lib_System_4XX_InitialSetUpRCCRCC271:
;__Lib_System_4XX.c, 517 :: 		
; Fosc_kHz start address is: 4 (R1)
0x11D06	0xF2446050  MOVW	R0, #18000
0x11D0A	0x4281    CMP	R1, R0
0x11D0C	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC273
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 518 :: 		
0x11D0E	0x482F    LDR	R0, [PC, #188]
0x11D10	0x6800    LDR	R0, [R0, #0]
0x11D12	0xF0400101  ORR	R1, R0, #1
0x11D16	0x482D    LDR	R0, [PC, #180]
0x11D18	0x6001    STR	R1, [R0, #0]
0x11D1A	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC274
L___Lib_System_4XX_InitialSetUpRCCRCC273:
;__Lib_System_4XX.c, 520 :: 		
0x11D1C	0x482B    LDR	R0, [PC, #172]
0x11D1E	0x6801    LDR	R1, [R0, #0]
0x11D20	0xF06F0007  MVN	R0, #7
0x11D24	0x4001    ANDS	R1, R0
0x11D26	0x4829    LDR	R0, [PC, #164]
0x11D28	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC274:
L___Lib_System_4XX_InitialSetUpRCCRCC272:
L___Lib_System_4XX_InitialSetUpRCCRCC270:
L___Lib_System_4XX_InitialSetUpRCCRCC268:
L___Lib_System_4XX_InitialSetUpRCCRCC266:
L___Lib_System_4XX_InitialSetUpRCCRCC264:
L___Lib_System_4XX_InitialSetUpRCCRCC262:
;__Lib_System_4XX.c, 521 :: 		
0x11D2A	0xE06F    B	L___Lib_System_4XX_InitialSetUpRCCRCC275
L___Lib_System_4XX_InitialSetUpRCCRCC260:
;__Lib_System_4XX.c, 522 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x11D2C	0x2800    CMP	R0, #0
0x11D2E	0xF040806D  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC276
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 523 :: 		
0x11D32	0x482D    LDR	R0, [PC, #180]
0x11D34	0x4281    CMP	R1, R0
0x11D36	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC277
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 524 :: 		
0x11D38	0x4824    LDR	R0, [PC, #144]
0x11D3A	0x6800    LDR	R0, [R0, #0]
0x11D3C	0xF0400107  ORR	R1, R0, #7
0x11D40	0x4822    LDR	R0, [PC, #136]
0x11D42	0x6001    STR	R1, [R0, #0]
0x11D44	0xE062    B	L___Lib_System_4XX_InitialSetUpRCCRCC278
L___Lib_System_4XX_InitialSetUpRCCRCC277:
;__Lib_System_4XX.c, 525 :: 		
; Fosc_kHz start address is: 4 (R1)
0x11D46	0x4825    LDR	R0, [PC, #148]
0x11D48	0x4281    CMP	R1, R0
0x11D4A	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC279
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 526 :: 		
0x11D4C	0x481F    LDR	R0, [PC, #124]
0x11D4E	0x6800    LDR	R0, [R0, #0]
0x11D50	0xF0400106  ORR	R1, R0, #6
0x11D54	0x481D    LDR	R0, [PC, #116]
0x11D56	0x6001    STR	R1, [R0, #0]
0x11D58	0xE058    B	L___Lib_System_4XX_InitialSetUpRCCRCC280
L___Lib_System_4XX_InitialSetUpRCCRCC279:
;__Lib_System_4XX.c, 527 :: 		
; Fosc_kHz start address is: 4 (R1)
0x11D5A	0x4824    LDR	R0, [PC, #144]
0x11D5C	0x4281    CMP	R1, R0
0x11D5E	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC281
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 528 :: 		
0x11D60	0x481A    LDR	R0, [PC, #104]
0x11D62	0x6800    LDR	R0, [R0, #0]
0x11D64	0xF0400105  ORR	R1, R0, #5
0x11D68	0x4818    LDR	R0, [PC, #96]
0x11D6A	0x6001    STR	R1, [R0, #0]
0x11D6C	0xE04E    B	L___Lib_System_4XX_InitialSetUpRCCRCC282
L___Lib_System_4XX_InitialSetUpRCCRCC281:
;__Lib_System_4XX.c, 529 :: 		
; Fosc_kHz start address is: 4 (R1)
0x11D6E	0xF5B14F7A  CMP	R1, #64000
0x11D72	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC283
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 530 :: 		
0x11D74	0x4815    LDR	R0, [PC, #84]
0x11D76	0x6800    LDR	R0, [R0, #0]
0x11D78	0xF0400104  ORR	R1, R0, #4
0x11D7C	0x4813    LDR	R0, [PC, #76]
0x11D7E	0x6001    STR	R1, [R0, #0]
0x11D80	0xE044    B	L___Lib_System_4XX_InitialSetUpRCCRCC284
L___Lib_System_4XX_InitialSetUpRCCRCC283:
;__Lib_System_4XX.c, 531 :: 		
; Fosc_kHz start address is: 4 (R1)
0x11D82	0xF64B3080  MOVW	R0, #48000
0x11D86	0x4281    CMP	R1, R0
0x11D88	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC285
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 532 :: 		
0x11D8A	0x4810    LDR	R0, [PC, #64]
0x11D8C	0x6800    LDR	R0, [R0, #0]
0x11D8E	0xF0400103  ORR	R1, R0, #3
0x11D92	0x480E    LDR	R0, [PC, #56]
0x11D94	0x6001    STR	R1, [R0, #0]
0x11D96	0xE039    B	L___Lib_System_4XX_InitialSetUpRCCRCC286
L___Lib_System_4XX_InitialSetUpRCCRCC285:
;__Lib_System_4XX.c, 533 :: 		
; Fosc_kHz start address is: 4 (R1)
0x11D98	0xF5B14FFA  CMP	R1, #32000
0x11D9C	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC287
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 534 :: 		
0x11D9E	0x480B    LDR	R0, [PC, #44]
0x11DA0	0x6800    LDR	R0, [R0, #0]
0x11DA2	0xF0400102  ORR	R1, R0, #2
0x11DA6	0x4809    LDR	R0, [PC, #36]
0x11DA8	0x6001    STR	R1, [R0, #0]
0x11DAA	0xE02F    B	L___Lib_System_4XX_InitialSetUpRCCRCC288
L___Lib_System_4XX_InitialSetUpRCCRCC287:
;__Lib_System_4XX.c, 535 :: 		
; Fosc_kHz start address is: 4 (R1)
0x11DAC	0xF5B15F7A  CMP	R1, #16000
0x11DB0	0xD925    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC289
0x11DB2	0xE01D    B	#58
0x11DB4	0x00810100  	#16777345
0x11DB8	0x54100400  	#67130384
0x11DBC	0x94020060  	#6329346
0x11DC0	0x00030000  	#3
0x11DC4	0x90400002  	#168000
0x11DC8	0x49F00002  	#150000
0x11DCC	0x3C004002  	FLASH_ACR+0
0x11DD0	0xD4C00001  	#120000
0x11DD4	0x5F900001  	#90000
0x11DD8	0x32800002  	#144000
0x11DDC	0x77000001  	#96000
0x11DE0	0x19400001  	#72000
0x11DE4	0xA5E00001  	#108000
0x11DE8	0xB5800001  	#112000
0x11DEC	0x38800001  	#80000
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 536 :: 		
0x11DF0	0x482D    LDR	R0, [PC, #180]
0x11DF2	0x6800    LDR	R0, [R0, #0]
0x11DF4	0xF0400101  ORR	R1, R0, #1
0x11DF8	0x482B    LDR	R0, [PC, #172]
0x11DFA	0x6001    STR	R1, [R0, #0]
0x11DFC	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC290
L___Lib_System_4XX_InitialSetUpRCCRCC289:
;__Lib_System_4XX.c, 538 :: 		
0x11DFE	0x482A    LDR	R0, [PC, #168]
0x11E00	0x6801    LDR	R1, [R0, #0]
0x11E02	0xF06F0007  MVN	R0, #7
0x11E06	0x4001    ANDS	R1, R0
0x11E08	0x4827    LDR	R0, [PC, #156]
0x11E0A	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC290:
L___Lib_System_4XX_InitialSetUpRCCRCC288:
L___Lib_System_4XX_InitialSetUpRCCRCC286:
L___Lib_System_4XX_InitialSetUpRCCRCC284:
L___Lib_System_4XX_InitialSetUpRCCRCC282:
L___Lib_System_4XX_InitialSetUpRCCRCC280:
L___Lib_System_4XX_InitialSetUpRCCRCC278:
;__Lib_System_4XX.c, 539 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC276:
L___Lib_System_4XX_InitialSetUpRCCRCC275:
L___Lib_System_4XX_InitialSetUpRCCRCC259:
L___Lib_System_4XX_InitialSetUpRCCRCC245:
;__Lib_System_4XX.c, 541 :: 		
0x11E0C	0x2101    MOVS	R1, #1
0x11E0E	0xB249    SXTB	R1, R1
0x11E10	0x4826    LDR	R0, [PC, #152]
0x11E12	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 542 :: 		
0x11E14	0x4826    LDR	R0, [PC, #152]
0x11E16	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 544 :: 		
0x11E18	0xF7FFFC10  BL	__Lib_System_4XX_SystemClockSetDefault+0
;__Lib_System_4XX.c, 546 :: 		
0x11E1C	0x4825    LDR	R0, [PC, #148]
0x11E1E	0x6003    STR	R3, [R0, #0]
; ulRCC_PLLCFGR end address is: 12 (R3)
;__Lib_System_4XX.c, 547 :: 		
0x11E20	0x4825    LDR	R0, [PC, #148]
0x11E22	0x6004    STR	R4, [R0, #0]
;__Lib_System_4XX.c, 548 :: 		
0x11E24	0x4825    LDR	R0, [PC, #148]
0x11E26	0xEA020100  AND	R1, R2, R0, LSL #0
0x11E2A	0x4825    LDR	R0, [PC, #148]
0x11E2C	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 550 :: 		
0x11E2E	0xF0020001  AND	R0, R2, #1
0x11E32	0xB140    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC2102
; ulRCC_CFGR end address is: 16 (R4)
; ulRCC_CR end address is: 8 (R2)
0x11E34	0x4621    MOV	R1, R4
;__Lib_System_4XX.c, 551 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC292:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x11E36	0x4822    LDR	R0, [PC, #136]
0x11E38	0x6800    LDR	R0, [R0, #0]
0x11E3A	0xF0000002  AND	R0, R0, #2
0x11E3E	0x2800    CMP	R0, #0
0x11E40	0xD100    BNE	L___Lib_System_4XX_InitialSetUpRCCRCC293
;__Lib_System_4XX.c, 552 :: 		
0x11E42	0xE7F8    B	L___Lib_System_4XX_InitialSetUpRCCRCC292
L___Lib_System_4XX_InitialSetUpRCCRCC293:
;__Lib_System_4XX.c, 553 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x11E44	0xE000    B	L___Lib_System_4XX_InitialSetUpRCCRCC291
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC2102:
;__Lib_System_4XX.c, 550 :: 		
0x11E46	0x4621    MOV	R1, R4
;__Lib_System_4XX.c, 553 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC291:
;__Lib_System_4XX.c, 555 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x11E48	0xF4023080  AND	R0, R2, #65536
0x11E4C	0xB148    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC2103
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
;__Lib_System_4XX.c, 556 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC295:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 4 (R1)
0x11E4E	0x481C    LDR	R0, [PC, #112]
0x11E50	0x6800    LDR	R0, [R0, #0]
0x11E52	0xF4003000  AND	R0, R0, #131072
0x11E56	0xB900    CBNZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC296
;__Lib_System_4XX.c, 557 :: 		
0x11E58	0xE7F9    B	L___Lib_System_4XX_InitialSetUpRCCRCC295
L___Lib_System_4XX_InitialSetUpRCCRCC296:
;__Lib_System_4XX.c, 558 :: 		
0x11E5A	0x9201    STR	R2, [SP, #4]
; ulRCC_CFGR end address is: 4 (R1)
0x11E5C	0x460A    MOV	R2, R1
0x11E5E	0x9901    LDR	R1, [SP, #4]
0x11E60	0xE002    B	L___Lib_System_4XX_InitialSetUpRCCRCC294
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC2103:
;__Lib_System_4XX.c, 555 :: 		
0x11E62	0x9101    STR	R1, [SP, #4]
0x11E64	0x4611    MOV	R1, R2
0x11E66	0x9A01    LDR	R2, [SP, #4]
;__Lib_System_4XX.c, 558 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC294:
;__Lib_System_4XX.c, 560 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x11E68	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x11E6C	0xB170    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC2104
;__Lib_System_4XX.c, 561 :: 		
0x11E6E	0x4814    LDR	R0, [PC, #80]
0x11E70	0x6800    LDR	R0, [R0, #0]
0x11E72	0xF0407180  ORR	R1, R0, #16777216
0x11E76	0x4812    LDR	R0, [PC, #72]
0x11E78	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x11E7A	0x4611    MOV	R1, R2
;__Lib_System_4XX.c, 562 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC298:
; ulRCC_CFGR start address is: 4 (R1)
0x11E7C	0x4810    LDR	R0, [PC, #64]
0x11E7E	0x6800    LDR	R0, [R0, #0]
0x11E80	0xF0007000  AND	R0, R0, #33554432
0x11E84	0xB900    CBNZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC299
;__Lib_System_4XX.c, 563 :: 		
0x11E86	0xE7F9    B	L___Lib_System_4XX_InitialSetUpRCCRCC298
L___Lib_System_4XX_InitialSetUpRCCRCC299:
;__Lib_System_4XX.c, 564 :: 		
0x11E88	0x460A    MOV	R2, R1
0x11E8A	0xE7FF    B	L___Lib_System_4XX_InitialSetUpRCCRCC297
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_4XX_InitialSetUpRCCRCC2104:
;__Lib_System_4XX.c, 560 :: 		
;__Lib_System_4XX.c, 564 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC297:
;__Lib_System_4XX.c, 567 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC2100:
; ulRCC_CFGR start address is: 8 (R2)
0x11E8C	0x480A    LDR	R0, [PC, #40]
0x11E8E	0x6800    LDR	R0, [R0, #0]
0x11E90	0xF000010C  AND	R1, R0, #12
0x11E94	0x0090    LSLS	R0, R2, #2
0x11E96	0xF000000C  AND	R0, R0, #12
0x11E9A	0x4281    CMP	R1, R0
0x11E9C	0xD000    BEQ	L___Lib_System_4XX_InitialSetUpRCCRCC2101
;__Lib_System_4XX.c, 568 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x11E9E	0xE7F5    B	L___Lib_System_4XX_InitialSetUpRCCRCC2100
L___Lib_System_4XX_InitialSetUpRCCRCC2101:
;__Lib_System_4XX.c, 570 :: 		
L_end_InitialSetUpRCCRCC2:
0x11EA0	0xF8DDE000  LDR	LR, [SP, #0]
0x11EA4	0xB002    ADD	SP, SP, #8
0x11EA6	0x4770    BX	LR
0x11EA8	0x3C004002  	FLASH_ACR+0
0x11EAC	0x80204247  	FLASH_ACR+0
0x11EB0	0x80244247  	FLASH_ACR+0
0x11EB4	0x38044002  	RCC_PLLCFGR+0
0x11EB8	0x38084002  	RCC_CFGR+0
0x11EBC	0xFFFF000F  	#1048575
0x11EC0	0x38004002  	RCC_CR+0
; end of __Lib_System_4XX_InitialSetUpRCCRCC2
__Lib_System_4XX_SystemClockSetDefault:
;__Lib_System_4XX.c, 444 :: 		
0x1163C	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 447 :: 		
0x1163E	0x480D    LDR	R0, [PC, #52]
0x11640	0x6800    LDR	R0, [R0, #0]
0x11642	0xF0400101  ORR	R1, R0, #1
0x11646	0x480B    LDR	R0, [PC, #44]
0x11648	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 450 :: 		
0x1164A	0x2100    MOVS	R1, #0
0x1164C	0x480A    LDR	R0, [PC, #40]
0x1164E	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 453 :: 		
0x11650	0x4808    LDR	R0, [PC, #32]
0x11652	0x6801    LDR	R1, [R0, #0]
0x11654	0x4809    LDR	R0, [PC, #36]
0x11656	0x4001    ANDS	R1, R0
0x11658	0x4806    LDR	R0, [PC, #24]
0x1165A	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 456 :: 		
0x1165C	0x4908    LDR	R1, [PC, #32]
0x1165E	0x4809    LDR	R0, [PC, #36]
0x11660	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 459 :: 		
0x11662	0x4804    LDR	R0, [PC, #16]
0x11664	0x6801    LDR	R1, [R0, #0]
0x11666	0xF46F2080  MVN	R0, #262144
0x1166A	0x4001    ANDS	R1, R0
0x1166C	0x4801    LDR	R0, [PC, #4]
0x1166E	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 463 :: 		
L_end_SystemClockSetDefault:
0x11670	0xB001    ADD	SP, SP, #4
0x11672	0x4770    BX	LR
0x11674	0x38004002  	RCC_CR+0
0x11678	0x38084002  	RCC_CFGR+0
0x1167C	0xFFFFFEF6  	#-17367041
0x11680	0x30102400  	#603992080
0x11684	0x38044002  	RCC_PLLCFGR+0
; end of __Lib_System_4XX_SystemClockSetDefault
__Lib_System_4XX_InitialSetUpFosc:
;__Lib_System_4XX.c, 382 :: 		
0x11EC4	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 383 :: 		
0x11EC6	0x4904    LDR	R1, [PC, #16]
0x11EC8	0x4804    LDR	R0, [PC, #16]
0x11ECA	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 384 :: 		
0x11ECC	0x4904    LDR	R1, [PC, #16]
0x11ECE	0x4805    LDR	R0, [PC, #20]
0x11ED0	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 385 :: 		
L_end_InitialSetUpFosc:
0x11ED2	0xB001    ADD	SP, SP, #4
0x11ED4	0x4770    BX	LR
0x11ED6	0xBF00    NOP
0x11ED8	0x90400002  	#168000
0x11EDC	0xC8182000  	___System_CLOCK_IN_KHZ+0
0x11EE0	0x00030000  	#3
0x11EE4	0xCA402000  	__VOLTAGE_RANGE+0
; end of __Lib_System_4XX_InitialSetUpFosc
___GenExcept:
;__Lib_System_4XX.c, 327 :: 		
0x11B34	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 328 :: 		
L___GenExcept30:
0x11B36	0xE7FE    B	L___GenExcept30
;__Lib_System_4XX.c, 329 :: 		
L_end___GenExcept:
0x11B38	0xB001    ADD	SP, SP, #4
0x11B3A	0x4770    BX	LR
; end of ___GenExcept
___EnableFPU:
;__Lib_System_4XX.c, 360 :: 		
0x11AD0	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 363 :: 		
0x11AD2	0xF64E5088  MOVW	R0, #60808
;__Lib_System_4XX.c, 364 :: 		
0x11AD6	0xF2CE0000  MOVT	R0, #57344
;__Lib_System_4XX.c, 366 :: 		
0x11ADA	0x6801    LDR	R1, [R0, #0]
;__Lib_System_4XX.c, 368 :: 		
0x11ADC	0xF4410170  ORR	R1, R1, #15728640
;__Lib_System_4XX.c, 370 :: 		
0x11AE0	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 372 :: 		
0x11AE2	0xBF00    NOP
;__Lib_System_4XX.c, 373 :: 		
0x11AE4	0xBF00    NOP
;__Lib_System_4XX.c, 374 :: 		
0x11AE6	0xBF00    NOP
;__Lib_System_4XX.c, 375 :: 		
0x11AE8	0xBF00    NOP
;__Lib_System_4XX.c, 377 :: 		
0x11AEA	0xEEF10A10  VMRS	R0, FPSCR
;__Lib_System_4XX.c, 378 :: 		
0x11AEE	0xF4400040  ORR	R0, R0, #12582912
;__Lib_System_4XX.c, 379 :: 		
0x11AF2	0xEEE10A10  VMSR	FPSCR, R0
;__Lib_System_4XX.c, 380 :: 		
L_end___EnableFPU:
0x11AF6	0xB001    ADD	SP, SP, #4
0x11AF8	0x4770    BX	LR
; end of ___EnableFPU
0x1ECB0	0xB500    PUSH	(R14)
0x1ECB2	0xF8DFB014  LDR	R11, [PC, #20]
0x1ECB6	0xF8DFA014  LDR	R10, [PC, #20]
0x1ECBA	0xF8DFC014  LDR	R12, [PC, #20]
0x1ECBE	0xF7E3FA15  BL	8428
0x1ECC2	0xBD00    POP	(R15)
0x1ECC4	0x4770    BX	LR
0x1ECC6	0xBF00    NOP
0x1ECC8	0x00002000  	#536870912
0x1ECCC	0x78BE2000  	#536901822
0x1ECD0	0x1EE80001  	#73448
0x1ED30	0xB500    PUSH	(R14)
0x1ED32	0xF8DFB010  LDR	R11, [PC, #16]
0x1ED36	0xF8DFA010  LDR	R10, [PC, #16]
0x1ED3A	0xF7F2FE55  BL	72168
0x1ED3E	0xBD00    POP	(R15)
0x1ED40	0x4770    BX	LR
0x1ED42	0xBF00    NOP
0x1ED44	0x00002000  	#536870912
0x1ED48	0xCAA42000  	#536922788
_Timer_interrupt:
;demo_timer.h, 26 :: 		void Timer_interrupt() iv IVT_INT_TIM2
0x11AFC	0xE92D0FF0  PUSH	(R4, R5, R6, R7, R8, R9, R10, R11)
0x11B00	0xB081    SUB	SP, SP, #4
0x11B02	0xF8CDE000  STR	LR, [SP, #0]
;demo_timer.h, 28 :: 		g2c_tick();
0x11B06	0xF7FFFD49  BL	_g2c_tick+0
;demo_timer.h, 29 :: 		taskTime++;
0x11B0A	0x4908    LDR	R1, [PC, #32]
0x11B0C	0x8808    LDRH	R0, [R1, #0]
0x11B0E	0x1C40    ADDS	R0, R0, #1
0x11B10	0x8008    STRH	R0, [R1, #0]
;demo_timer.h, 30 :: 		g2c_process();
0x11B12	0xF7FFFDB9  BL	_g2c_process+0
;demo_timer.h, 31 :: 		TIM2_SR.UIF = 0;
0x11B16	0x2100    MOVS	R1, #0
0x11B18	0xB249    SXTB	R1, R1
0x11B1A	0x4805    LDR	R0, [PC, #20]
0x11B1C	0x6001    STR	R1, [R0, #0]
;demo_timer.h, 32 :: 		}
L_end_Timer_interrupt:
0x11B1E	0xF8DDE000  LDR	LR, [SP, #0]
0x11B22	0xB001    ADD	SP, SP, #4
0x11B24	0xE8BD0FF0  POP	(R4, R5, R6, R7, R8, R9, R10, R11)
0x11B28	0x4770    BX	LR
0x11B2A	0xBF00    NOP
0x11B2C	0x84122000  	_taskTime+0
0x11B30	0x02004200  	TIM2_SR+0
; end of _Timer_interrupt
_g2c_tick:
;G2C_STM32_M4.c, 624 :: 		
0x1159C	0xB081    SUB	SP, SP, #4
;G2C_STM32_M4.c, 626 :: 		
0x1159E	0x481D    LDR	R0, [PC, #116]
0x115A0	0x7800    LDRB	R0, [R0, #0]
0x115A2	0xB1C8    CBZ	R0, L_g2c_tick54
;G2C_STM32_M4.c, 628 :: 		
0x115A4	0x481C    LDR	R0, [PC, #112]
0x115A6	0x6802    LDR	R2, [R0, #0]
0x115A8	0x481B    LDR	R0, [PC, #108]
0x115AA	0x6800    LDR	R0, [R0, #0]
0x115AC	0x1C41    ADDS	R1, R0, #1
0x115AE	0x481A    LDR	R0, [PC, #104]
0x115B0	0x6001    STR	R1, [R0, #0]
0x115B2	0x481A    LDR	R0, [PC, #104]
0x115B4	0x6800    LDR	R0, [R0, #0]
0x115B6	0x4282    CMP	R2, R0
0x115B8	0xD90E    BLS	L_g2c_tick55
;G2C_STM32_M4.c, 630 :: 		
0x115BA	0x2100    MOVS	R1, #0
0x115BC	0x4815    LDR	R0, [PC, #84]
0x115BE	0x7001    STRB	R1, [R0, #0]
;G2C_STM32_M4.c, 631 :: 		
0x115C0	0x2100    MOVS	R1, #0
0x115C2	0x4815    LDR	R0, [PC, #84]
0x115C4	0x6001    STR	R1, [R0, #0]
;G2C_STM32_M4.c, 632 :: 		
0x115C6	0x4816    LDR	R0, [PC, #88]
0x115C8	0x8801    LDRH	R1, [R0, #0]
0x115CA	0x4816    LDR	R0, [PC, #88]
0x115CC	0x1841    ADDS	R1, R0, R1
0x115CE	0x2000    MOVS	R0, #0
0x115D0	0x7008    STRB	R0, [R1, #0]
;G2C_STM32_M4.c, 633 :: 		
0x115D2	0x2101    MOVS	R1, #1
0x115D4	0x4814    LDR	R0, [PC, #80]
0x115D6	0x7001    STRB	R1, [R0, #0]
;G2C_STM32_M4.c, 634 :: 		
L_g2c_tick55:
;G2C_STM32_M4.c, 635 :: 		
L_g2c_tick54:
;G2C_STM32_M4.c, 636 :: 		
0x115D8	0x4814    LDR	R0, [PC, #80]
0x115DA	0x7800    LDRB	R0, [R0, #0]
0x115DC	0xB1C0    CBZ	R0, L_g2c_tick56
;G2C_STM32_M4.c, 638 :: 		
0x115DE	0x4814    LDR	R0, [PC, #80]
0x115E0	0x6802    LDR	R2, [R0, #0]
0x115E2	0x4813    LDR	R0, [PC, #76]
0x115E4	0x6800    LDR	R0, [R0, #0]
0x115E6	0x1C41    ADDS	R1, R0, #1
0x115E8	0x4811    LDR	R0, [PC, #68]
0x115EA	0x6001    STR	R1, [R0, #0]
0x115EC	0x4811    LDR	R0, [PC, #68]
0x115EE	0x4282    CMP	R2, R0
0x115F0	0xD90E    BLS	L_g2c_tick57
;G2C_STM32_M4.c, 640 :: 		
0x115F2	0x2100    MOVS	R1, #0
0x115F4	0x480D    LDR	R0, [PC, #52]
0x115F6	0x7001    STRB	R1, [R0, #0]
;G2C_STM32_M4.c, 641 :: 		
0x115F8	0x2100    MOVS	R1, #0
0x115FA	0x480D    LDR	R0, [PC, #52]
0x115FC	0x6001    STR	R1, [R0, #0]
;G2C_STM32_M4.c, 642 :: 		
0x115FE	0x4808    LDR	R0, [PC, #32]
0x11600	0x8801    LDRH	R1, [R0, #0]
0x11602	0x4808    LDR	R0, [PC, #32]
0x11604	0x1841    ADDS	R1, R0, R1
0x11606	0x2000    MOVS	R0, #0
0x11608	0x7008    STRB	R0, [R1, #0]
;G2C_STM32_M4.c, 643 :: 		
0x1160A	0x2101    MOVS	R1, #1
0x1160C	0x480A    LDR	R0, [PC, #40]
0x1160E	0x7001    STRB	R1, [R0, #0]
;G2C_STM32_M4.c, 644 :: 		
L_g2c_tick57:
;G2C_STM32_M4.c, 645 :: 		
L_g2c_tick56:
;G2C_STM32_M4.c, 646 :: 		
L_end_g2c_tick:
0x11610	0xB001    ADD	SP, SP, #4
0x11612	0x4770    BX	LR
0x11614	0x78DF2000  	G2C_STM32_M4_f_watchdog_active+0
0x11618	0x7CFC2000  	G2C_STM32_M4_c_watchdog_timer+0
0x1161C	0x7CF42000  	G2C_STM32_M4_currentEv+4
0x11620	0x78E42000  	G2C_STM32_M4_rxBuff+0
0x11624	0x78E62000  	G2C_STM32_M4_rxBuff+2
0x11628	0x78BE2000  	G2C_STM32_M4_f_wdog_timeout+0
0x1162C	0x78DD2000  	G2C_STM32_M4_f_timer_active+0
0x11630	0x78E02000  	G2C_STM32_M4_c_timer+0
0x11634	0x00050000  	__G2C_TIMER_LIMIT
0x11638	0x78BF2000  	G2C_STM32_M4_f_response_ready+0
; end of _g2c_tick
;ThermalCameraDemo_driver.c,135 :: _Screen1_Labels [4]
0x2984	0x20007D44 ;_Screen1_Labels+0
; end of _Screen1_Labels
;ThermalCameraDemo_driver.c,139 :: _Screen1_Images [4]
0x9B4C	0x20007D74 ;_Screen1_Images+0
; end of _Screen1_Images
;ThermalCameraDemo_driver.c,143 :: _Screen1_Boxes [4]
0xDFF4	0x20007D9C ;_Screen1_Boxes+0
; end of _Screen1_Boxes
;ThermalCameraDemo_driver.c,193 :: _Screen2_Images [4]
0xE0BC	0x20008078 ;_Screen2_Images+0
; end of _Screen2_Images
;__Lib_FT5XX6_gesture_decoder.c,11 :: __Lib_FT5XX6_gesture_decoder__TC_FT5X06_array [4]
0x113B4	0x1014181C ;__Lib_FT5XX6_gesture_decoder__TC_FT5X06_array+0
; end of __Lib_FT5XX6_gesture_decoder__TC_FT5X06_array
;ThermalCameraDemo_main.c,22 :: __PROXFUSION2_I2C_CFG [4]
0x1181C	0x000186A0 ;__PROXFUSION2_I2C_CFG+0
; end of __PROXFUSION2_I2C_CFG
;ThermalCameraDemo_main.c,3 :: __IRGRID2_I2C_CFG [4]
0x11A24	0x000186A0 ;__IRGRID2_I2C_CFG+0
; end of __IRGRID2_I2C_CFG
;,0 :: _initBlock_7 [2]
; Containing: ?ICS__min_value [1]
;             ?ICS__low_value [1]
0x11EE8	0xFEFC ;_initBlock_7+0 : ?ICS__min_value at 0x11EE8 : ?ICS__low_value at 0x11EE9
; end of _initBlock_7
;,0 :: _initBlock_8 [2]
; Containing: ?ICS__med_value [1]
;             ?ICS__high_value [1]
0x11EEA	0x0201 ;_initBlock_8+0 : ?ICS__med_value at 0x11EEA : ?ICS__high_value at 0x11EEB
; end of _initBlock_8
;,0 :: _initBlock_9 [22]
; Containing: ?ICS__max_value [1]
;             ?ICSG2C_STM32_M4_LUT_START_MARK [21]
0x11EEC	0x00000004 ;_initBlock_9+0 : ?ICS__max_value at 0x11EEC : ?ICSG2C_STM32_M4_LUT_START_MARK at 0x11EED
0x11EF0	0x2300002B ;_initBlock_9+4
0x11EF4	0x00240000 ;_initBlock_9+8
0x11EF8	0x005C2500 ;_initBlock_9+12
0x11EFC	0x00000026 ;_initBlock_9+16
0x11F00	0x0000 ;_initBlock_9+20
; end of _initBlock_9
;G2C_STM32_M4.c,0 :: ?ICSG2C_STM32_M4_LUT_END_MARK [18]
0x11F02	0x3D000000 ;?ICSG2C_STM32_M4_LUT_END_MARK+0
0x11F06	0x003F003F ;?ICSG2C_STM32_M4_LUT_END_MARK+4
0x11F0A	0x00003D00 ;?ICSG2C_STM32_M4_LUT_END_MARK+8
0x11F0E	0x0D00003A ;?ICSG2C_STM32_M4_LUT_END_MARK+12
0x11F12	0x0000 ;?ICSG2C_STM32_M4_LUT_END_MARK+16
; end of ?ICSG2C_STM32_M4_LUT_END_MARK
;,0 :: _initBlock_11 [14]
; Containing: ?ICS?lstr1_G2C_STM32_M4 [1]
;             ?ICS?lstr1_ThermalCameraDemo_driver [13]
0x11F14	0x65685400 ;_initBlock_11+0 : ?ICS?lstr1_G2C_STM32_M4 at 0x11F14 : ?ICS?lstr1_ThermalCameraDemo_driver at 0x11F15
0x11F18	0x6C616D72 ;_initBlock_11+4
0x11F1C	0x45522E43 ;_initBlock_11+8
0x11F20	0x0053 ;_initBlock_11+12
; end of _initBlock_11
;ThermalCameraDemo_driver.c,0 :: ?ICS_Label1_Caption [2]
0x11F22	0x0020 ;?ICS_Label1_Caption+0
; end of ?ICS_Label1_Caption
;ThermalCameraDemo_driver.c,0 :: ?ICS_Button_min_p_Caption [2]
0x11F24	0x0020 ;?ICS_Button_min_p_Caption+0
; end of ?ICS_Button_min_p_Caption
;ThermalCameraDemo_driver.c,0 :: ?ICS_Button_min_m_Caption [2]
0x11F26	0x0020 ;?ICS_Button_min_m_Caption+0
; end of ?ICS_Button_min_m_Caption
;ThermalCameraDemo_driver.c,0 :: ?ICS_Button_low_p_Caption [2]
0x11F28	0x0020 ;?ICS_Button_low_p_Caption+0
; end of ?ICS_Button_low_p_Caption
;ThermalCameraDemo_driver.c,0 :: ?ICS_Button_low_m_Caption [2]
0x11F2A	0x0020 ;?ICS_Button_low_m_Caption+0
; end of ?ICS_Button_low_m_Caption
;ThermalCameraDemo_driver.c,0 :: ?ICS_Button_med_p_Caption [2]
0x11F2C	0x0020 ;?ICS_Button_med_p_Caption+0
; end of ?ICS_Button_med_p_Caption
;ThermalCameraDemo_driver.c,0 :: ?ICS_Button_med_m_Caption [2]
0x11F2E	0x0020 ;?ICS_Button_med_m_Caption+0
; end of ?ICS_Button_med_m_Caption
;ThermalCameraDemo_driver.c,0 :: ?ICS_Button_high_p_Caption [2]
0x11F30	0x0020 ;?ICS_Button_high_p_Caption+0
; end of ?ICS_Button_high_p_Caption
;ThermalCameraDemo_driver.c,0 :: ?ICS_Button_high_m_Caption [2]
0x11F32	0x0020 ;?ICS_Button_high_m_Caption+0
; end of ?ICS_Button_high_m_Caption
;ThermalCameraDemo_driver.c,0 :: ?ICS_Button_max_p_Caption [2]
0x11F34	0x0020 ;?ICS_Button_max_p_Caption+0
; end of ?ICS_Button_max_p_Caption
;ThermalCameraDemo_driver.c,0 :: ?ICS_Button_max_m_Caption [2]
0x11F36	0x0020 ;?ICS_Button_max_m_Caption+0
; end of ?ICS_Button_max_m_Caption
;ThermalCameraDemo_events_code.c,0 :: ?ICS_Tahoma40x40_kaca [11032]
0x11F38	0x00200000 ;?ICS_Tahoma40x40_kaca+0
0x11F3C	0x2828007F ;?ICS_Tahoma40x40_kaca+4
0x11F40	0x00018803 ;?ICS_Tahoma40x40_kaca+8
0x11F44	0x0001B008 ;?ICS_Tahoma40x40_kaca+12
0x11F48	0x0001D80E ;?ICS_Tahoma40x40_kaca+16
0x11F4C	0x00022819 ;?ICS_Tahoma40x40_kaca+20
0x11F50	0x0002C814 ;?ICS_Tahoma40x40_kaca+24
0x11F54	0x00034026 ;?ICS_Tahoma40x40_kaca+28
0x11F58	0x0004081B ;?ICS_Tahoma40x40_kaca+32
0x11F5C	0x0004A807 ;?ICS_Tahoma40x40_kaca+36
0x11F60	0x0004D00E ;?ICS_Tahoma40x40_kaca+40
0x11F64	0x0005200D ;?ICS_Tahoma40x40_kaca+44
0x11F68	0x00057012 ;?ICS_Tahoma40x40_kaca+48
0x11F6C	0x0005E817 ;?ICS_Tahoma40x40_kaca+52
0x11F70	0x00066009 ;?ICS_Tahoma40x40_kaca+56
0x11F74	0x0006B00D ;?ICS_Tahoma40x40_kaca+60
0x11F78	0x00070008 ;?ICS_Tahoma40x40_kaca+64
0x11F7C	0x00072810 ;?ICS_Tahoma40x40_kaca+68
0x11F80	0x00077814 ;?ICS_Tahoma40x40_kaca+72
0x11F84	0x0007F013 ;?ICS_Tahoma40x40_kaca+76
0x11F88	0x00086814 ;?ICS_Tahoma40x40_kaca+80
0x11F8C	0x0008E013 ;?ICS_Tahoma40x40_kaca+84
0x11F90	0x00095814 ;?ICS_Tahoma40x40_kaca+88
0x11F94	0x0009D014 ;?ICS_Tahoma40x40_kaca+92
0x11F98	0x000A4814 ;?ICS_Tahoma40x40_kaca+96
0x11F9C	0x000AC014 ;?ICS_Tahoma40x40_kaca+100
0x11FA0	0x000B3814 ;?ICS_Tahoma40x40_kaca+104
0x11FA4	0x000BB013 ;?ICS_Tahoma40x40_kaca+108
0x11FA8	0x000C2809 ;?ICS_Tahoma40x40_kaca+112
0x11FAC	0x000C780A ;?ICS_Tahoma40x40_kaca+116
0x11FB0	0x000CC818 ;?ICS_Tahoma40x40_kaca+120
0x11FB4	0x000D4018 ;?ICS_Tahoma40x40_kaca+124
0x11FB8	0x000DB818 ;?ICS_Tahoma40x40_kaca+128
0x11FBC	0x000E3012 ;?ICS_Tahoma40x40_kaca+132
0x11FC0	0x000EA81C ;?ICS_Tahoma40x40_kaca+136
0x11FC4	0x000F4817 ;?ICS_Tahoma40x40_kaca+140
0x11FC8	0x000FC016 ;?ICS_Tahoma40x40_kaca+144
0x11FCC	0x00103815 ;?ICS_Tahoma40x40_kaca+148
0x11FD0	0x0010B018 ;?ICS_Tahoma40x40_kaca+152
0x11FD4	0x00112812 ;?ICS_Tahoma40x40_kaca+156
0x11FD8	0x0011A012 ;?ICS_Tahoma40x40_kaca+160
0x11FDC	0x00121817 ;?ICS_Tahoma40x40_kaca+164
0x11FE0	0x00129017 ;?ICS_Tahoma40x40_kaca+168
0x11FE4	0x0013080E ;?ICS_Tahoma40x40_kaca+172
0x11FE8	0x0013580F ;?ICS_Tahoma40x40_kaca+176
0x11FEC	0x0013A818 ;?ICS_Tahoma40x40_kaca+180
0x11FF0	0x00142013 ;?ICS_Tahoma40x40_kaca+184
0x11FF4	0x0014981B ;?ICS_Tahoma40x40_kaca+188
0x11FF8	0x00153817 ;?ICS_Tahoma40x40_kaca+192
0x11FFC	0x0015B018 ;?ICS_Tahoma40x40_kaca+196
0x12000	0x00162815 ;?ICS_Tahoma40x40_kaca+200
0x12004	0x0016A018 ;?ICS_Tahoma40x40_kaca+204
0x12008	0x00171819 ;?ICS_Tahoma40x40_kaca+208
0x1200C	0x0017B814 ;?ICS_Tahoma40x40_kaca+212
0x12010	0x00183014 ;?ICS_Tahoma40x40_kaca+216
0x12014	0x0018A816 ;?ICS_Tahoma40x40_kaca+220
0x12018	0x00192016 ;?ICS_Tahoma40x40_kaca+224
0x1201C	0x00199822 ;?ICS_Tahoma40x40_kaca+228
0x12020	0x001A6017 ;?ICS_Tahoma40x40_kaca+232
0x12024	0x001AD816 ;?ICS_Tahoma40x40_kaca+236
0x12028	0x001B5015 ;?ICS_Tahoma40x40_kaca+240
0x1202C	0x001BC80D ;?ICS_Tahoma40x40_kaca+244
0x12030	0x001C1811 ;?ICS_Tahoma40x40_kaca+248
0x12034	0x001C900C ;?ICS_Tahoma40x40_kaca+252
0x12038	0x001CE018 ;?ICS_Tahoma40x40_kaca+256
0x1203C	0x001D5815 ;?ICS_Tahoma40x40_kaca+260
0x12040	0x001DD00D ;?ICS_Tahoma40x40_kaca+264
0x12044	0x001E2012 ;?ICS_Tahoma40x40_kaca+268
0x12048	0x001E9814 ;?ICS_Tahoma40x40_kaca+272
0x1204C	0x001F1010 ;?ICS_Tahoma40x40_kaca+276
0x12050	0x001F6013 ;?ICS_Tahoma40x40_kaca+280
0x12054	0x001FD813 ;?ICS_Tahoma40x40_kaca+284
0x12058	0x0020500E ;?ICS_Tahoma40x40_kaca+288
0x1205C	0x0020A013 ;?ICS_Tahoma40x40_kaca+292
0x12060	0x00211813 ;?ICS_Tahoma40x40_kaca+296
0x12064	0x00219008 ;?ICS_Tahoma40x40_kaca+300
0x12068	0x0021B80A ;?ICS_Tahoma40x40_kaca+304
0x1206C	0x00220814 ;?ICS_Tahoma40x40_kaca+308
0x12070	0x00228008 ;?ICS_Tahoma40x40_kaca+312
0x12074	0x0022A81E ;?ICS_Tahoma40x40_kaca+316
0x12078	0x00234813 ;?ICS_Tahoma40x40_kaca+320
0x1207C	0x0023C013 ;?ICS_Tahoma40x40_kaca+324
0x12080	0x00243814 ;?ICS_Tahoma40x40_kaca+328
0x12084	0x0024B013 ;?ICS_Tahoma40x40_kaca+332
0x12088	0x0025280E ;?ICS_Tahoma40x40_kaca+336
0x1208C	0x00257810 ;?ICS_Tahoma40x40_kaca+340
0x12090	0x0025C80E ;?ICS_Tahoma40x40_kaca+344
0x12094	0x00261813 ;?ICS_Tahoma40x40_kaca+348
0x12098	0x00269013 ;?ICS_Tahoma40x40_kaca+352
0x1209C	0x0027081D ;?ICS_Tahoma40x40_kaca+356
0x120A0	0x0027A814 ;?ICS_Tahoma40x40_kaca+360
0x120A4	0x00282013 ;?ICS_Tahoma40x40_kaca+364
0x120A8	0x00289810 ;?ICS_Tahoma40x40_kaca+368
0x120AC	0x0028E813 ;?ICS_Tahoma40x40_kaca+372
0x120B0	0x0029600C ;?ICS_Tahoma40x40_kaca+376
0x120B4	0x0029B014 ;?ICS_Tahoma40x40_kaca+380
0x120B8	0x002A2819 ;?ICS_Tahoma40x40_kaca+384
0x120BC	0x002AC80A ;?ICS_Tahoma40x40_kaca+388
0x120C0	0x00000000 ;?ICS_Tahoma40x40_kaca+392
0x120C4	0x00000000 ;?ICS_Tahoma40x40_kaca+396
0x120C8	0x00000000 ;?ICS_Tahoma40x40_kaca+400
0x120CC	0x00000000 ;?ICS_Tahoma40x40_kaca+404
0x120D0	0x00000000 ;?ICS_Tahoma40x40_kaca+408
0x120D4	0x00000000 ;?ICS_Tahoma40x40_kaca+412
0x120D8	0x00000000 ;?ICS_Tahoma40x40_kaca+416
0x120DC	0x00000000 ;?ICS_Tahoma40x40_kaca+420
0x120E0	0x00000000 ;?ICS_Tahoma40x40_kaca+424
0x120E4	0x00000000 ;?ICS_Tahoma40x40_kaca+428
0x120E8	0x00000000 ;?ICS_Tahoma40x40_kaca+432
0x120EC	0x00000000 ;?ICS_Tahoma40x40_kaca+436
0x120F0	0xFCFCFC00 ;?ICS_Tahoma40x40_kaca+440
0x120F4	0xFCFCFCFC ;?ICS_Tahoma40x40_kaca+444
0x120F8	0xFCFCFCFC ;?ICS_Tahoma40x40_kaca+448
0x120FC	0x78FCFCFC ;?ICS_Tahoma40x40_kaca+452
0x12100	0x00007878 ;?ICS_Tahoma40x40_kaca+456
0x12104	0xFCFCFC00 ;?ICS_Tahoma40x40_kaca+460
0x12108	0x000000FC ;?ICS_Tahoma40x40_kaca+464
0x1210C	0x00000000 ;?ICS_Tahoma40x40_kaca+468
0x12110	0x00000000 ;?ICS_Tahoma40x40_kaca+472
0x12114	0x00000000 ;?ICS_Tahoma40x40_kaca+476
0x12118	0x00000000 ;?ICS_Tahoma40x40_kaca+480
0x1211C	0x00000000 ;?ICS_Tahoma40x40_kaca+484
0x12120	0x3E7C3E7C ;?ICS_Tahoma40x40_kaca+488
0x12124	0x3E7C3E7C ;?ICS_Tahoma40x40_kaca+492
0x12128	0x1C383E7C ;?ICS_Tahoma40x40_kaca+496
0x1212C	0x1C381C38 ;?ICS_Tahoma40x40_kaca+500
0x12130	0x00001C38 ;?ICS_Tahoma40x40_kaca+504
0x12134	0x00000000 ;?ICS_Tahoma40x40_kaca+508
0x12138	0x00000000 ;?ICS_Tahoma40x40_kaca+512
0x1213C	0x00000000 ;?ICS_Tahoma40x40_kaca+516
0x12140	0x00000000 ;?ICS_Tahoma40x40_kaca+520
0x12144	0x00000000 ;?ICS_Tahoma40x40_kaca+524
0x12148	0x00000000 ;?ICS_Tahoma40x40_kaca+528
0x1214C	0x00000000 ;?ICS_Tahoma40x40_kaca+532
0x12150	0x00000000 ;?ICS_Tahoma40x40_kaca+536
0x12154	0x00000000 ;?ICS_Tahoma40x40_kaca+540
0x12158	0x00000000 ;?ICS_Tahoma40x40_kaca+544
0x1215C	0x00000000 ;?ICS_Tahoma40x40_kaca+548
0x12160	0x00000000 ;?ICS_Tahoma40x40_kaca+552
0x12164	0x00000000 ;?ICS_Tahoma40x40_kaca+556
0x12168	0x00000000 ;?ICS_Tahoma40x40_kaca+560
0x1216C	0x00000000 ;?ICS_Tahoma40x40_kaca+564
0x12170	0x00000000 ;?ICS_Tahoma40x40_kaca+568
0x12174	0x00000000 ;?ICS_Tahoma40x40_kaca+572
0x12178	0x00000000 ;?ICS_Tahoma40x40_kaca+576
0x1217C	0x00000000 ;?ICS_Tahoma40x40_kaca+580
0x12180	0x00000000 ;?ICS_Tahoma40x40_kaca+584
0x12184	0x003C7800 ;?ICS_Tahoma40x40_kaca+588
0x12188	0x003C7800 ;?ICS_Tahoma40x40_kaca+592
0x1218C	0x001E7C00 ;?ICS_Tahoma40x40_kaca+596
0x12190	0x001E3C00 ;?ICS_Tahoma40x40_kaca+600
0x12194	0x001E3C00 ;?ICS_Tahoma40x40_kaca+604
0x12198	0x001E3C00 ;?ICS_Tahoma40x40_kaca+608
0x1219C	0x01FFFFF0 ;?ICS_Tahoma40x40_kaca+612
0x121A0	0x01FFFFF0 ;?ICS_Tahoma40x40_kaca+616
0x121A4	0x01FFFFF0 ;?ICS_Tahoma40x40_kaca+620
0x121A8	0x01FFFFF0 ;?ICS_Tahoma40x40_kaca+624
0x121AC	0x00078F00 ;?ICS_Tahoma40x40_kaca+628
0x121B0	0x00078F00 ;?ICS_Tahoma40x40_kaca+632
0x121B4	0x00078F00 ;?ICS_Tahoma40x40_kaca+636
0x121B8	0x00078F00 ;?ICS_Tahoma40x40_kaca+640
0x121BC	0x0003C780 ;?ICS_Tahoma40x40_kaca+644
0x121C0	0x007FFFFC ;?ICS_Tahoma40x40_kaca+648
0x121C4	0x007FFFFC ;?ICS_Tahoma40x40_kaca+652
0x121C8	0x007FFFFC ;?ICS_Tahoma40x40_kaca+656
0x121CC	0x007FFFFC ;?ICS_Tahoma40x40_kaca+660
0x121D0	0x0001E3C0 ;?ICS_Tahoma40x40_kaca+664
0x121D4	0x0001E3C0 ;?ICS_Tahoma40x40_kaca+668
0x121D8	0x0001E3C0 ;?ICS_Tahoma40x40_kaca+672
0x121DC	0x0000F1E0 ;?ICS_Tahoma40x40_kaca+676
0x121E0	0x0000F1E0 ;?ICS_Tahoma40x40_kaca+680
0x121E4	0x00000000 ;?ICS_Tahoma40x40_kaca+684
0x121E8	0x00000000 ;?ICS_Tahoma40x40_kaca+688
0x121EC	0x00000000 ;?ICS_Tahoma40x40_kaca+692
0x121F0	0x00000000 ;?ICS_Tahoma40x40_kaca+696
0x121F4	0x00000000 ;?ICS_Tahoma40x40_kaca+700
0x121F8	0x00000000 ;?ICS_Tahoma40x40_kaca+704
0x121FC	0x00000000 ;?ICS_Tahoma40x40_kaca+708
0x12200	0x00000000 ;?ICS_Tahoma40x40_kaca+712
0x12204	0x00000000 ;?ICS_Tahoma40x40_kaca+716
0x12208	0x00000000 ;?ICS_Tahoma40x40_kaca+720
0x1220C	0x00000000 ;?ICS_Tahoma40x40_kaca+724
0x12210	0x00000000 ;?ICS_Tahoma40x40_kaca+728
0x12214	0x000E0000 ;?ICS_Tahoma40x40_kaca+732
0x12218	0x00000E00 ;?ICS_Tahoma40x40_kaca+736
0x1221C	0x0E00000E ;?ICS_Tahoma40x40_kaca+740
0x12220	0x00FFC000 ;?ICS_Tahoma40x40_kaca+744
0x12224	0xF803FFF0 ;?ICS_Tahoma40x40_kaca+748
0x12228	0xFFFC03FF ;?ICS_Tahoma40x40_kaca+752
0x1222C	0x038EFE03 ;?ICS_Tahoma40x40_kaca+756
0x12230	0x7E020E7E ;?ICS_Tahoma40x40_kaca+760
0x12234	0x0EFE000E ;?ICS_Tahoma40x40_kaca+764
0x12238	0x000FFE00 ;?ICS_Tahoma40x40_kaca+768
0x1223C	0xF800FFFC ;?ICS_Tahoma40x40_kaca+772
0x12240	0xFFF003FF ;?ICS_Tahoma40x40_kaca+776
0x12244	0x0FFFC007 ;?ICS_Tahoma40x40_kaca+780
0x12248	0x000FFE00 ;?ICS_Tahoma40x40_kaca+784
0x1224C	0xCE000FCE ;?ICS_Tahoma40x40_kaca+788
0x12250	0x0FCE060F ;?ICS_Tahoma40x40_kaca+792
0x12254	0xFE07EE3E ;?ICS_Tahoma40x40_kaca+796
0x12258	0xFFFE07FF ;?ICS_Tahoma40x40_kaca+800
0x1225C	0x01FFFE03 ;?ICS_Tahoma40x40_kaca+804
0x12260	0x00007FF0 ;?ICS_Tahoma40x40_kaca+808
0x12264	0x0E00000E ;?ICS_Tahoma40x40_kaca+812
0x12268	0x000E0000 ;?ICS_Tahoma40x40_kaca+816
0x1226C	0x00000E00 ;?ICS_Tahoma40x40_kaca+820
0x12270	0x0E00000E ;?ICS_Tahoma40x40_kaca+824
0x12274	0x00000000 ;?ICS_Tahoma40x40_kaca+828
0x12278	0x00000000 ;?ICS_Tahoma40x40_kaca+832
0x1227C	0x00000000 ;?ICS_Tahoma40x40_kaca+836
0x12280	0x00000000 ;?ICS_Tahoma40x40_kaca+840
0x12284	0x00000000 ;?ICS_Tahoma40x40_kaca+844
0x12288	0x00000000 ;?ICS_Tahoma40x40_kaca+848
0x1228C	0x00000000 ;?ICS_Tahoma40x40_kaca+852
0x12290	0x00000000 ;?ICS_Tahoma40x40_kaca+856
0x12294	0x00000000 ;?ICS_Tahoma40x40_kaca+860
0x12298	0x00000000 ;?ICS_Tahoma40x40_kaca+864
0x1229C	0x00000000 ;?ICS_Tahoma40x40_kaca+868
0x122A0	0x00000000 ;?ICS_Tahoma40x40_kaca+872
0x122A4	0x800FC000 ;?ICS_Tahoma40x40_kaca+876
0x122A8	0x3FF0000F ;?ICS_Tahoma40x40_kaca+880
0x122AC	0xF8000780 ;?ICS_Tahoma40x40_kaca+884
0x122B0	0x0007C07F ;?ICS_Tahoma40x40_kaca+888
0x122B4	0x03C07FF8 ;?ICS_Tahoma40x40_kaca+892
0x122B8	0xE0FCFC00 ;?ICS_Tahoma40x40_kaca+896
0x122BC	0xF87C0003 ;?ICS_Tahoma40x40_kaca+900
0x122C0	0x7C0001E0 ;?ICS_Tahoma40x40_kaca+904
0x122C4	0x0001F0F8 ;?ICS_Tahoma40x40_kaca+908
0x122C8	0x00F0F87C ;?ICS_Tahoma40x40_kaca+912
0x122CC	0xF0F87C00 ;?ICS_Tahoma40x40_kaca+916
0x122D0	0xF87C03F0 ;?ICS_Tahoma40x40_kaca+920
0x122D4	0x7C0FFC78 ;?ICS_Tahoma40x40_kaca+924
0x122D8	0x1FFE78F8 ;?ICS_Tahoma40x40_kaca+928
0x122DC	0xFE3CFCFC ;?ICS_Tahoma40x40_kaca+932
0x122E0	0x3C7FF81F ;?ICS_Tahoma40x40_kaca+936
0x122E4	0x7FF83F3F ;?ICS_Tahoma40x40_kaca+940
0x122E8	0xF03E1F1E ;?ICS_Tahoma40x40_kaca+944
0x122EC	0x3E1F1E3F ;?ICS_Tahoma40x40_kaca+948
0x122F0	0x1F0F0FC0 ;?ICS_Tahoma40x40_kaca+952
0x122F4	0x0F00003E ;?ICS_Tahoma40x40_kaca+956
0x122F8	0x80003E1F ;?ICS_Tahoma40x40_kaca+960
0x122FC	0x003E1F0F ;?ICS_Tahoma40x40_kaca+964
0x12300	0x3E1F0780 ;?ICS_Tahoma40x40_kaca+968
0x12304	0x3F07C000 ;?ICS_Tahoma40x40_kaca+972
0x12308	0x03C0003F ;?ICS_Tahoma40x40_kaca+976
0x1230C	0xE0001FFE ;?ICS_Tahoma40x40_kaca+980
0x12310	0x001FFE03 ;?ICS_Tahoma40x40_kaca+984
0x12314	0x0FFC01E0 ;?ICS_Tahoma40x40_kaca+988
0x12318	0xF001F000 ;?ICS_Tahoma40x40_kaca+992
0x1231C	0x00000003 ;?ICS_Tahoma40x40_kaca+996
0x12320	0x00000000 ;?ICS_Tahoma40x40_kaca+1000
0x12324	0x00000000 ;?ICS_Tahoma40x40_kaca+1004
0x12328	0x00000000 ;?ICS_Tahoma40x40_kaca+1008
0x1232C	0x00000000 ;?ICS_Tahoma40x40_kaca+1012
0x12330	0x00000000 ;?ICS_Tahoma40x40_kaca+1016
0x12334	0x00000000 ;?ICS_Tahoma40x40_kaca+1020
0x12338	0x00000000 ;?ICS_Tahoma40x40_kaca+1024
0x1233C	0x00000000 ;?ICS_Tahoma40x40_kaca+1028
0x12340	0x00000000 ;?ICS_Tahoma40x40_kaca+1032
0x12344	0x00000000 ;?ICS_Tahoma40x40_kaca+1036
0x12348	0x00000000 ;?ICS_Tahoma40x40_kaca+1040
0x1234C	0x00000000 ;?ICS_Tahoma40x40_kaca+1044
0x12350	0x00000000 ;?ICS_Tahoma40x40_kaca+1048
0x12354	0x00000000 ;?ICS_Tahoma40x40_kaca+1052
0x12358	0x00000000 ;?ICS_Tahoma40x40_kaca+1056
0x1235C	0x00000000 ;?ICS_Tahoma40x40_kaca+1060
0x12360	0x00000000 ;?ICS_Tahoma40x40_kaca+1064
0x12364	0x00003FC0 ;?ICS_Tahoma40x40_kaca+1068
0x12368	0x0000FFF0 ;?ICS_Tahoma40x40_kaca+1072
0x1236C	0x0001FFF8 ;?ICS_Tahoma40x40_kaca+1076
0x12370	0x0003FFFC ;?ICS_Tahoma40x40_kaca+1080
0x12374	0x0003F9FC ;?ICS_Tahoma40x40_kaca+1084
0x12378	0x0003F0FC ;?ICS_Tahoma40x40_kaca+1088
0x1237C	0x0003F0FC ;?ICS_Tahoma40x40_kaca+1092
0x12380	0x0001F1FC ;?ICS_Tahoma40x40_kaca+1096
0x12384	0x0001FBF8 ;?ICS_Tahoma40x40_kaca+1100
0x12388	0x0000FFF0 ;?ICS_Tahoma40x40_kaca+1104
0x1238C	0x007C3FE0 ;?ICS_Tahoma40x40_kaca+1108
0x12390	0x007C1FF0 ;?ICS_Tahoma40x40_kaca+1112
0x12394	0x007C3FF8 ;?ICS_Tahoma40x40_kaca+1116
0x12398	0x007CFFFC ;?ICS_Tahoma40x40_kaca+1120
0x1239C	0x007DFE7E ;?ICS_Tahoma40x40_kaca+1124
0x123A0	0x003FFC7E ;?ICS_Tahoma40x40_kaca+1128
0x123A4	0x003FF07E ;?ICS_Tahoma40x40_kaca+1132
0x123A8	0x003FE07E ;?ICS_Tahoma40x40_kaca+1136
0x123AC	0x001FC0FE ;?ICS_Tahoma40x40_kaca+1140
0x123B0	0x003FC1FE ;?ICS_Tahoma40x40_kaca+1144
0x123B4	0x007FFFFC ;?ICS_Tahoma40x40_kaca+1148
0x123B8	0x01FFFFF8 ;?ICS_Tahoma40x40_kaca+1152
0x123BC	0x03FDFFF0 ;?ICS_Tahoma40x40_kaca+1156
0x123C0	0x07F83FC0 ;?ICS_Tahoma40x40_kaca+1160
0x123C4	0x00000000 ;?ICS_Tahoma40x40_kaca+1164
0x123C8	0x00000000 ;?ICS_Tahoma40x40_kaca+1168
0x123CC	0x00000000 ;?ICS_Tahoma40x40_kaca+1172
0x123D0	0x00000000 ;?ICS_Tahoma40x40_kaca+1176
0x123D4	0x00000000 ;?ICS_Tahoma40x40_kaca+1180
0x123D8	0x00000000 ;?ICS_Tahoma40x40_kaca+1184
0x123DC	0x00000000 ;?ICS_Tahoma40x40_kaca+1188
0x123E0	0x00000000 ;?ICS_Tahoma40x40_kaca+1192
0x123E4	0x00000000 ;?ICS_Tahoma40x40_kaca+1196
0x123E8	0x7C7C7C7C ;?ICS_Tahoma40x40_kaca+1200
0x123EC	0x3838387C ;?ICS_Tahoma40x40_kaca+1204
0x123F0	0x00000038 ;?ICS_Tahoma40x40_kaca+1208
0x123F4	0x00000000 ;?ICS_Tahoma40x40_kaca+1212
0x123F8	0x00000000 ;?ICS_Tahoma40x40_kaca+1216
0x123FC	0x00000000 ;?ICS_Tahoma40x40_kaca+1220
0x12400	0x00000000 ;?ICS_Tahoma40x40_kaca+1224
0x12404	0x00000000 ;?ICS_Tahoma40x40_kaca+1228
0x12408	0x00000000 ;?ICS_Tahoma40x40_kaca+1232
0x1240C	0x00000000 ;?ICS_Tahoma40x40_kaca+1236
0x12410	0x00000000 ;?ICS_Tahoma40x40_kaca+1240
0x12414	0x00000000 ;?ICS_Tahoma40x40_kaca+1244
0x12418	0x1F803F00 ;?ICS_Tahoma40x40_kaca+1248
0x1241C	0x07E00FC0 ;?ICS_Tahoma40x40_kaca+1252
0x12420	0x03F003E0 ;?ICS_Tahoma40x40_kaca+1256
0x12424	0x01F801F0 ;?ICS_Tahoma40x40_kaca+1260
0x12428	0x00F800F8 ;?ICS_Tahoma40x40_kaca+1264
0x1242C	0x007C00F8 ;?ICS_Tahoma40x40_kaca+1268
0x12430	0x007C007C ;?ICS_Tahoma40x40_kaca+1272
0x12434	0x007C007C ;?ICS_Tahoma40x40_kaca+1276
0x12438	0x007C007C ;?ICS_Tahoma40x40_kaca+1280
0x1243C	0x007C007C ;?ICS_Tahoma40x40_kaca+1284
0x12440	0x00F8007C ;?ICS_Tahoma40x40_kaca+1288
0x12444	0x00F800F8 ;?ICS_Tahoma40x40_kaca+1292
0x12448	0x01F001F8 ;?ICS_Tahoma40x40_kaca+1296
0x1244C	0x07E003F0 ;?ICS_Tahoma40x40_kaca+1300
0x12450	0x0FC007E0 ;?ICS_Tahoma40x40_kaca+1304
0x12454	0x3F001F80 ;?ICS_Tahoma40x40_kaca+1308
0x12458	0x00000000 ;?ICS_Tahoma40x40_kaca+1312
0x1245C	0x00000000 ;?ICS_Tahoma40x40_kaca+1316
0x12460	0x00000000 ;?ICS_Tahoma40x40_kaca+1320
0x12464	0x00000000 ;?ICS_Tahoma40x40_kaca+1324
0x12468	0x00FC007E ;?ICS_Tahoma40x40_kaca+1328
0x1246C	0x03F001F8 ;?ICS_Tahoma40x40_kaca+1332
0x12470	0x07E003E0 ;?ICS_Tahoma40x40_kaca+1336
0x12474	0x0FC007C0 ;?ICS_Tahoma40x40_kaca+1340
0x12478	0x0F800F80 ;?ICS_Tahoma40x40_kaca+1344
0x1247C	0x1F000F80 ;?ICS_Tahoma40x40_kaca+1348
0x12480	0x1F001F00 ;?ICS_Tahoma40x40_kaca+1352
0x12484	0x1F001F00 ;?ICS_Tahoma40x40_kaca+1356
0x12488	0x1F001F00 ;?ICS_Tahoma40x40_kaca+1360
0x1248C	0x1F001F00 ;?ICS_Tahoma40x40_kaca+1364
0x12490	0x0F801F00 ;?ICS_Tahoma40x40_kaca+1368
0x12494	0x0F800F80 ;?ICS_Tahoma40x40_kaca+1372
0x12498	0x07C00FC0 ;?ICS_Tahoma40x40_kaca+1376
0x1249C	0x03E007E0 ;?ICS_Tahoma40x40_kaca+1380
0x124A0	0x01F803F0 ;?ICS_Tahoma40x40_kaca+1384
0x124A4	0x007E00FC ;?ICS_Tahoma40x40_kaca+1388
0x124A8	0x00000000 ;?ICS_Tahoma40x40_kaca+1392
0x124AC	0x00000000 ;?ICS_Tahoma40x40_kaca+1396
0x124B0	0x00000000 ;?ICS_Tahoma40x40_kaca+1400
0x124B4	0x00000000 ;?ICS_Tahoma40x40_kaca+1404
0x124B8	0x00000000 ;?ICS_Tahoma40x40_kaca+1408
0x124BC	0x00000000 ;?ICS_Tahoma40x40_kaca+1412
0x124C0	0x00000E00 ;?ICS_Tahoma40x40_kaca+1416
0x124C4	0x0E10000E ;?ICS_Tahoma40x40_kaca+1420
0x124C8	0x018E3001 ;?ICS_Tahoma40x40_kaca+1424
0x124CC	0xF003EEF8 ;?ICS_Tahoma40x40_kaca+1428
0x124D0	0x7FC001FF ;?ICS_Tahoma40x40_kaca+1432
0x124D4	0x003F8000 ;?ICS_Tahoma40x40_kaca+1436
0x124D8	0xC0003F80 ;?ICS_Tahoma40x40_kaca+1440
0x124DC	0xFFF0007F ;?ICS_Tahoma40x40_kaca+1444
0x124E0	0x03EEF801 ;?ICS_Tahoma40x40_kaca+1448
0x124E4	0x10018E30 ;?ICS_Tahoma40x40_kaca+1452
0x124E8	0x0E00010E ;?ICS_Tahoma40x40_kaca+1456
0x124EC	0x000E0000 ;?ICS_Tahoma40x40_kaca+1460
0x124F0	0x00000000 ;?ICS_Tahoma40x40_kaca+1464
0x124F4	0x00000000 ;?ICS_Tahoma40x40_kaca+1468
0x124F8	0x00000000 ;?ICS_Tahoma40x40_kaca+1472
0x124FC	0x00000000 ;?ICS_Tahoma40x40_kaca+1476
0x12500	0x00000000 ;?ICS_Tahoma40x40_kaca+1480
0x12504	0x00000000 ;?ICS_Tahoma40x40_kaca+1484
0x12508	0x00000000 ;?ICS_Tahoma40x40_kaca+1488
0x1250C	0x00000000 ;?ICS_Tahoma40x40_kaca+1492
0x12510	0x00000000 ;?ICS_Tahoma40x40_kaca+1496
0x12514	0x00000000 ;?ICS_Tahoma40x40_kaca+1500
0x12518	0x00000000 ;?ICS_Tahoma40x40_kaca+1504
0x1251C	0x00000000 ;?ICS_Tahoma40x40_kaca+1508
0x12520	0x00000000 ;?ICS_Tahoma40x40_kaca+1512
0x12524	0x00000000 ;?ICS_Tahoma40x40_kaca+1516
0x12528	0x00000000 ;?ICS_Tahoma40x40_kaca+1520
0x1252C	0x00000000 ;?ICS_Tahoma40x40_kaca+1524
0x12530	0x00000000 ;?ICS_Tahoma40x40_kaca+1528
0x12534	0x00000000 ;?ICS_Tahoma40x40_kaca+1532
0x12538	0x00000000 ;?ICS_Tahoma40x40_kaca+1536
0x1253C	0x00000000 ;?ICS_Tahoma40x40_kaca+1540
0x12540	0x00000000 ;?ICS_Tahoma40x40_kaca+1544
0x12544	0x00007800 ;?ICS_Tahoma40x40_kaca+1548
0x12548	0x78000078 ;?ICS_Tahoma40x40_kaca+1552
0x1254C	0x00780000 ;?ICS_Tahoma40x40_kaca+1556
0x12550	0x00007800 ;?ICS_Tahoma40x40_kaca+1560
0x12554	0x78000078 ;?ICS_Tahoma40x40_kaca+1564
0x12558	0x00780000 ;?ICS_Tahoma40x40_kaca+1568
0x1255C	0xF87FFFF8 ;?ICS_Tahoma40x40_kaca+1572
0x12560	0xFFF87FFF ;?ICS_Tahoma40x40_kaca+1576
0x12564	0x7FFFF87F ;?ICS_Tahoma40x40_kaca+1580
0x12568	0x00007800 ;?ICS_Tahoma40x40_kaca+1584
0x1256C	0x78000078 ;?ICS_Tahoma40x40_kaca+1588
0x12570	0x00780000 ;?ICS_Tahoma40x40_kaca+1592
0x12574	0x00007800 ;?ICS_Tahoma40x40_kaca+1596
0x12578	0x78000078 ;?ICS_Tahoma40x40_kaca+1600
0x1257C	0x00780000 ;?ICS_Tahoma40x40_kaca+1604
0x12580	0x00000000 ;?ICS_Tahoma40x40_kaca+1608
0x12584	0x00000000 ;?ICS_Tahoma40x40_kaca+1612
0x12588	0x00000000 ;?ICS_Tahoma40x40_kaca+1616
0x1258C	0x00000000 ;?ICS_Tahoma40x40_kaca+1620
0x12590	0x00000000 ;?ICS_Tahoma40x40_kaca+1624
0x12594	0x00000000 ;?ICS_Tahoma40x40_kaca+1628
0x12598	0x00000000 ;?ICS_Tahoma40x40_kaca+1632
0x1259C	0x00000000 ;?ICS_Tahoma40x40_kaca+1636
0x125A0	0x00000000 ;?ICS_Tahoma40x40_kaca+1640
0x125A4	0x00000000 ;?ICS_Tahoma40x40_kaca+1644
0x125A8	0x00000000 ;?ICS_Tahoma40x40_kaca+1648
0x125AC	0x00000000 ;?ICS_Tahoma40x40_kaca+1652
0x125B0	0x00000000 ;?ICS_Tahoma40x40_kaca+1656
0x125B4	0x00000000 ;?ICS_Tahoma40x40_kaca+1660
0x125B8	0x00000000 ;?ICS_Tahoma40x40_kaca+1664
0x125BC	0x00000000 ;?ICS_Tahoma40x40_kaca+1668
0x125C0	0x00000000 ;?ICS_Tahoma40x40_kaca+1672
0x125C4	0x00000000 ;?ICS_Tahoma40x40_kaca+1676
0x125C8	0x00000000 ;?ICS_Tahoma40x40_kaca+1680
0x125CC	0x01F80000 ;?ICS_Tahoma40x40_kaca+1684
0x125D0	0x00FC00F8 ;?ICS_Tahoma40x40_kaca+1688
0x125D4	0x007C007C ;?ICS_Tahoma40x40_kaca+1692
0x125D8	0x003E003C ;?ICS_Tahoma40x40_kaca+1696
0x125DC	0x001E003E ;?ICS_Tahoma40x40_kaca+1700
0x125E0	0x000F001E ;?ICS_Tahoma40x40_kaca+1704
0x125E4	0x0000000F ;?ICS_Tahoma40x40_kaca+1708
0x125E8	0x00000000 ;?ICS_Tahoma40x40_kaca+1712
0x125EC	0x00000000 ;?ICS_Tahoma40x40_kaca+1716
0x125F0	0x00000000 ;?ICS_Tahoma40x40_kaca+1720
0x125F4	0x00000000 ;?ICS_Tahoma40x40_kaca+1724
0x125F8	0x00000000 ;?ICS_Tahoma40x40_kaca+1728
0x125FC	0x00000000 ;?ICS_Tahoma40x40_kaca+1732
0x12600	0x00000000 ;?ICS_Tahoma40x40_kaca+1736
0x12604	0x00000000 ;?ICS_Tahoma40x40_kaca+1740
0x12608	0x00000000 ;?ICS_Tahoma40x40_kaca+1744
0x1260C	0x00000000 ;?ICS_Tahoma40x40_kaca+1748
0x12610	0x1FFC1FFC ;?ICS_Tahoma40x40_kaca+1752
0x12614	0x1FFC1FFC ;?ICS_Tahoma40x40_kaca+1756
0x12618	0x00000000 ;?ICS_Tahoma40x40_kaca+1760
0x1261C	0x00000000 ;?ICS_Tahoma40x40_kaca+1764
0x12620	0x00000000 ;?ICS_Tahoma40x40_kaca+1768
0x12624	0x00000000 ;?ICS_Tahoma40x40_kaca+1772
0x12628	0x00000000 ;?ICS_Tahoma40x40_kaca+1776
0x1262C	0x00000000 ;?ICS_Tahoma40x40_kaca+1780
0x12630	0x00000000 ;?ICS_Tahoma40x40_kaca+1784
0x12634	0x00000000 ;?ICS_Tahoma40x40_kaca+1788
0x12638	0x00000000 ;?ICS_Tahoma40x40_kaca+1792
0x1263C	0x00000000 ;?ICS_Tahoma40x40_kaca+1796
0x12640	0x00000000 ;?ICS_Tahoma40x40_kaca+1800
0x12644	0x00000000 ;?ICS_Tahoma40x40_kaca+1804
0x12648	0x00000000 ;?ICS_Tahoma40x40_kaca+1808
0x1264C	0x00000000 ;?ICS_Tahoma40x40_kaca+1812
0x12650	0xFC000000 ;?ICS_Tahoma40x40_kaca+1816
0x12654	0xFCFCFCFC ;?ICS_Tahoma40x40_kaca+1820
0x12658	0x000000FC ;?ICS_Tahoma40x40_kaca+1824
0x1265C	0x00000000 ;?ICS_Tahoma40x40_kaca+1828
0x12660	0x00000000 ;?ICS_Tahoma40x40_kaca+1832
0x12664	0x00000000 ;?ICS_Tahoma40x40_kaca+1836
0x12668	0x00000000 ;?ICS_Tahoma40x40_kaca+1840
0x1266C	0x00000000 ;?ICS_Tahoma40x40_kaca+1844
0x12670	0xF800F000 ;?ICS_Tahoma40x40_kaca+1848
0x12674	0x78007800 ;?ICS_Tahoma40x40_kaca+1852
0x12678	0x3C007C00 ;?ICS_Tahoma40x40_kaca+1856
0x1267C	0x3E003C00 ;?ICS_Tahoma40x40_kaca+1860
0x12680	0x1E001E00 ;?ICS_Tahoma40x40_kaca+1864
0x12684	0x0F001F00 ;?ICS_Tahoma40x40_kaca+1868
0x12688	0x0F800F00 ;?ICS_Tahoma40x40_kaca+1872
0x1268C	0x07800780 ;?ICS_Tahoma40x40_kaca+1876
0x12690	0x03C007C0 ;?ICS_Tahoma40x40_kaca+1880
0x12694	0x03E003C0 ;?ICS_Tahoma40x40_kaca+1884
0x12698	0x01E001E0 ;?ICS_Tahoma40x40_kaca+1888
0x1269C	0x00F001F0 ;?ICS_Tahoma40x40_kaca+1892
0x126A0	0x00F800F0 ;?ICS_Tahoma40x40_kaca+1896
0x126A4	0x00780078 ;?ICS_Tahoma40x40_kaca+1900
0x126A8	0x003C007C ;?ICS_Tahoma40x40_kaca+1904
0x126AC	0x00000000 ;?ICS_Tahoma40x40_kaca+1908
0x126B0	0x00000000 ;?ICS_Tahoma40x40_kaca+1912
0x126B4	0x00000000 ;?ICS_Tahoma40x40_kaca+1916
0x126B8	0x00000000 ;?ICS_Tahoma40x40_kaca+1920
0x126BC	0x00000000 ;?ICS_Tahoma40x40_kaca+1924
0x126C0	0x00000000 ;?ICS_Tahoma40x40_kaca+1928
0x126C4	0x00000000 ;?ICS_Tahoma40x40_kaca+1932
0x126C8	0x80000000 ;?ICS_Tahoma40x40_kaca+1936
0x126CC	0xFFE0003F ;?ICS_Tahoma40x40_kaca+1940
0x126D0	0x01FFF000 ;?ICS_Tahoma40x40_kaca+1944
0x126D4	0xFC03FFF8 ;?ICS_Tahoma40x40_kaca+1948
0x126D8	0xE0FC07F1 ;?ICS_Tahoma40x40_kaca+1952
0x126DC	0x07E0FC07 ;?ICS_Tahoma40x40_kaca+1956
0x126E0	0x7E0FC07E ;?ICS_Tahoma40x40_kaca+1960
0x126E4	0xC07E0FC0 ;?ICS_Tahoma40x40_kaca+1964
0x126E8	0x0FC07E0F ;?ICS_Tahoma40x40_kaca+1968
0x126EC	0x7E0FC07E ;?ICS_Tahoma40x40_kaca+1972
0x126F0	0xC07E0FC0 ;?ICS_Tahoma40x40_kaca+1976
0x126F4	0x0FC07E0F ;?ICS_Tahoma40x40_kaca+1980
0x126F8	0x7E0FC07E ;?ICS_Tahoma40x40_kaca+1984
0x126FC	0xE0FC0FC0 ;?ICS_Tahoma40x40_kaca+1988
0x12700	0x07E0FC07 ;?ICS_Tahoma40x40_kaca+1992
0x12704	0xF807F1FC ;?ICS_Tahoma40x40_kaca+1996
0x12708	0xFFF003FF ;?ICS_Tahoma40x40_kaca+2000
0x1270C	0x00FFE001 ;?ICS_Tahoma40x40_kaca+2004
0x12710	0x00003F80 ;?ICS_Tahoma40x40_kaca+2008
0x12714	0x00000000 ;?ICS_Tahoma40x40_kaca+2012
0x12718	0x00000000 ;?ICS_Tahoma40x40_kaca+2016
0x1271C	0x00000000 ;?ICS_Tahoma40x40_kaca+2020
0x12720	0x00000000 ;?ICS_Tahoma40x40_kaca+2024
0x12724	0x00000000 ;?ICS_Tahoma40x40_kaca+2028
0x12728	0x00000000 ;?ICS_Tahoma40x40_kaca+2032
0x1272C	0x00000000 ;?ICS_Tahoma40x40_kaca+2036
0x12730	0x00000000 ;?ICS_Tahoma40x40_kaca+2040
0x12734	0x00000000 ;?ICS_Tahoma40x40_kaca+2044
0x12738	0x00000000 ;?ICS_Tahoma40x40_kaca+2048
0x1273C	0x00000000 ;?ICS_Tahoma40x40_kaca+2052
0x12740	0x00000000 ;?ICS_Tahoma40x40_kaca+2056
0x12744	0x3F00003E ;?ICS_Tahoma40x40_kaca+2060
0x12748	0x003F8000 ;?ICS_Tahoma40x40_kaca+2064
0x1274C	0xF8003FF8 ;?ICS_Tahoma40x40_kaca+2068
0x12750	0x3FF8003F ;?ICS_Tahoma40x40_kaca+2072
0x12754	0x003FF800 ;?ICS_Tahoma40x40_kaca+2076
0x12758	0x00003F00 ;?ICS_Tahoma40x40_kaca+2080
0x1275C	0x3F00003F ;?ICS_Tahoma40x40_kaca+2084
0x12760	0x003F0000 ;?ICS_Tahoma40x40_kaca+2088
0x12764	0x00003F00 ;?ICS_Tahoma40x40_kaca+2092
0x12768	0x3F00003F ;?ICS_Tahoma40x40_kaca+2096
0x1276C	0x003F0000 ;?ICS_Tahoma40x40_kaca+2100
0x12770	0x00003F00 ;?ICS_Tahoma40x40_kaca+2104
0x12774	0x3F00003F ;?ICS_Tahoma40x40_kaca+2108
0x12778	0x003F0000 ;?ICS_Tahoma40x40_kaca+2112
0x1277C	0xF8003F00 ;?ICS_Tahoma40x40_kaca+2116
0x12780	0xFFF807FF ;?ICS_Tahoma40x40_kaca+2120
0x12784	0x07FFF807 ;?ICS_Tahoma40x40_kaca+2124
0x12788	0x0007FFF8 ;?ICS_Tahoma40x40_kaca+2128
0x1278C	0x00000000 ;?ICS_Tahoma40x40_kaca+2132
0x12790	0x00000000 ;?ICS_Tahoma40x40_kaca+2136
0x12794	0x00000000 ;?ICS_Tahoma40x40_kaca+2140
0x12798	0x00000000 ;?ICS_Tahoma40x40_kaca+2144
0x1279C	0x00000000 ;?ICS_Tahoma40x40_kaca+2148
0x127A0	0x00000000 ;?ICS_Tahoma40x40_kaca+2152
0x127A4	0x00000000 ;?ICS_Tahoma40x40_kaca+2156
0x127A8	0x00000000 ;?ICS_Tahoma40x40_kaca+2160
0x127AC	0x00000000 ;?ICS_Tahoma40x40_kaca+2164
0x127B0	0x00000000 ;?ICS_Tahoma40x40_kaca+2168
0x127B4	0x00000000 ;?ICS_Tahoma40x40_kaca+2172
0x127B8	0xC0000000 ;?ICS_Tahoma40x40_kaca+2176
0x127BC	0xFFF8003F ;?ICS_Tahoma40x40_kaca+2180
0x127C0	0x01FFF800 ;?ICS_Tahoma40x40_kaca+2184
0x127C4	0xF803FFF8 ;?ICS_Tahoma40x40_kaca+2188
0x127C8	0xF83807FF ;?ICS_Tahoma40x40_kaca+2192
0x127CC	0x07E00807 ;?ICS_Tahoma40x40_kaca+2196
0x127D0	0x0007E000 ;?ICS_Tahoma40x40_kaca+2200
0x127D4	0xE00007E0 ;?ICS_Tahoma40x40_kaca+2204
0x127D8	0x03E00007 ;?ICS_Tahoma40x40_kaca+2208
0x127DC	0x0003F000 ;?ICS_Tahoma40x40_kaca+2212
0x127E0	0xFC0001F8 ;?ICS_Tahoma40x40_kaca+2216
0x127E4	0x00FE0001 ;?ICS_Tahoma40x40_kaca+2220
0x127E8	0x80007F00 ;?ICS_Tahoma40x40_kaca+2224
0x127EC	0x1FC0003F ;?ICS_Tahoma40x40_kaca+2228
0x127F0	0x000FE000 ;?ICS_Tahoma40x40_kaca+2232
0x127F4	0xFC0003F8 ;?ICS_Tahoma40x40_kaca+2236
0x127F8	0xFFFC0FFF ;?ICS_Tahoma40x40_kaca+2240
0x127FC	0x0FFFFC0F ;?ICS_Tahoma40x40_kaca+2244
0x12800	0x000FFFFC ;?ICS_Tahoma40x40_kaca+2248
0x12804	0x00000000 ;?ICS_Tahoma40x40_kaca+2252
0x12808	0x00000000 ;?ICS_Tahoma40x40_kaca+2256
0x1280C	0x00000000 ;?ICS_Tahoma40x40_kaca+2260
0x12810	0x00000000 ;?ICS_Tahoma40x40_kaca+2264
0x12814	0x00000000 ;?ICS_Tahoma40x40_kaca+2268
0x12818	0x00000000 ;?ICS_Tahoma40x40_kaca+2272
0x1281C	0x00000000 ;?ICS_Tahoma40x40_kaca+2276
0x12820	0x00000000 ;?ICS_Tahoma40x40_kaca+2280
0x12824	0x00000000 ;?ICS_Tahoma40x40_kaca+2284
0x12828	0x00000000 ;?ICS_Tahoma40x40_kaca+2288
0x1282C	0x00000000 ;?ICS_Tahoma40x40_kaca+2292
0x12830	0xC0000000 ;?ICS_Tahoma40x40_kaca+2296
0x12834	0xFFF8003F ;?ICS_Tahoma40x40_kaca+2300
0x12838	0x01FFF800 ;?ICS_Tahoma40x40_kaca+2304
0x1283C	0xF803FFF8 ;?ICS_Tahoma40x40_kaca+2308
0x12840	0xF83803FF ;?ICS_Tahoma40x40_kaca+2312
0x12844	0x03F00803 ;?ICS_Tahoma40x40_kaca+2316
0x12848	0x0003F000 ;?ICS_Tahoma40x40_kaca+2320
0x1284C	0xFF8001F8 ;?ICS_Tahoma40x40_kaca+2324
0x12850	0x007F8000 ;?ICS_Tahoma40x40_kaca+2328
0x12854	0x8000FF80 ;?ICS_Tahoma40x40_kaca+2332
0x12858	0xF00003FF ;?ICS_Tahoma40x40_kaca+2336
0x1285C	0x07E00003 ;?ICS_Tahoma40x40_kaca+2340
0x12860	0x0007E000 ;?ICS_Tahoma40x40_kaca+2344
0x12864	0xE00407E0 ;?ICS_Tahoma40x40_kaca+2348
0x12868	0x07F83C07 ;?ICS_Tahoma40x40_kaca+2352
0x1286C	0xFC03FFFC ;?ICS_Tahoma40x40_kaca+2356
0x12870	0xFFFC03FF ;?ICS_Tahoma40x40_kaca+2360
0x12874	0x00FFFC01 ;?ICS_Tahoma40x40_kaca+2364
0x12878	0x00003FE0 ;?ICS_Tahoma40x40_kaca+2368
0x1287C	0x00000000 ;?ICS_Tahoma40x40_kaca+2372
0x12880	0x00000000 ;?ICS_Tahoma40x40_kaca+2376
0x12884	0x00000000 ;?ICS_Tahoma40x40_kaca+2380
0x12888	0x00000000 ;?ICS_Tahoma40x40_kaca+2384
0x1288C	0x00000000 ;?ICS_Tahoma40x40_kaca+2388
0x12890	0x00000000 ;?ICS_Tahoma40x40_kaca+2392
0x12894	0x00000000 ;?ICS_Tahoma40x40_kaca+2396
0x12898	0x00000000 ;?ICS_Tahoma40x40_kaca+2400
0x1289C	0x00000000 ;?ICS_Tahoma40x40_kaca+2404
0x128A0	0x00000000 ;?ICS_Tahoma40x40_kaca+2408
0x128A4	0x00000000 ;?ICS_Tahoma40x40_kaca+2412
0x128A8	0x00000000 ;?ICS_Tahoma40x40_kaca+2416
0x128AC	0xFC0001FC ;?ICS_Tahoma40x40_kaca+2420
0x128B0	0x01FE0001 ;?ICS_Tahoma40x40_kaca+2424
0x128B4	0x0001FF00 ;?ICS_Tahoma40x40_kaca+2428
0x128B8	0xFF8001FF ;?ICS_Tahoma40x40_kaca+2432
0x128BC	0x01FFC001 ;?ICS_Tahoma40x40_kaca+2436
0x128C0	0xE001FBE0 ;?ICS_Tahoma40x40_kaca+2440
0x128C4	0xF9F001F9 ;?ICS_Tahoma40x40_kaca+2444
0x128C8	0x01F8F801 ;?ICS_Tahoma40x40_kaca+2448
0x128CC	0x7C01F878 ;?ICS_Tahoma40x40_kaca+2452
0x128D0	0xF83E01F8 ;?ICS_Tahoma40x40_kaca+2456
0x128D4	0x0FFFFE01 ;?ICS_Tahoma40x40_kaca+2460
0x128D8	0xFE0FFFFE ;?ICS_Tahoma40x40_kaca+2464
0x128DC	0xFFFE0FFF ;?ICS_Tahoma40x40_kaca+2468
0x128E0	0x01F8000F ;?ICS_Tahoma40x40_kaca+2472
0x128E4	0x0001F800 ;?ICS_Tahoma40x40_kaca+2476
0x128E8	0xF80001F8 ;?ICS_Tahoma40x40_kaca+2480
0x128EC	0x01F80001 ;?ICS_Tahoma40x40_kaca+2484
0x128F0	0x0001F800 ;?ICS_Tahoma40x40_kaca+2488
0x128F4	0x00000000 ;?ICS_Tahoma40x40_kaca+2492
0x128F8	0x00000000 ;?ICS_Tahoma40x40_kaca+2496
0x128FC	0x00000000 ;?ICS_Tahoma40x40_kaca+2500
0x12900	0x00000000 ;?ICS_Tahoma40x40_kaca+2504
0x12904	0x00000000 ;?ICS_Tahoma40x40_kaca+2508
0x12908	0x00000000 ;?ICS_Tahoma40x40_kaca+2512
0x1290C	0x00000000 ;?ICS_Tahoma40x40_kaca+2516
0x12910	0x00000000 ;?ICS_Tahoma40x40_kaca+2520
0x12914	0x00000000 ;?ICS_Tahoma40x40_kaca+2524
0x12918	0x00000000 ;?ICS_Tahoma40x40_kaca+2528
0x1291C	0x00000000 ;?ICS_Tahoma40x40_kaca+2532
0x12920	0xF8000000 ;?ICS_Tahoma40x40_kaca+2536
0x12924	0xFFF807FF ;?ICS_Tahoma40x40_kaca+2540
0x12928	0x07FFF807 ;?ICS_Tahoma40x40_kaca+2544
0x1292C	0xF807FFF8 ;?ICS_Tahoma40x40_kaca+2548
0x12930	0x01F80001 ;?ICS_Tahoma40x40_kaca+2552
0x12934	0x0001F800 ;?ICS_Tahoma40x40_kaca+2556
0x12938	0xF80001F8 ;?ICS_Tahoma40x40_kaca+2560
0x1293C	0xFFF8007F ;?ICS_Tahoma40x40_kaca+2564
0x12940	0x03FFF801 ;?ICS_Tahoma40x40_kaca+2568
0x12944	0x1807FFF8 ;?ICS_Tahoma40x40_kaca+2572
0x12948	0xE0000FF0 ;?ICS_Tahoma40x40_kaca+2576
0x1294C	0x0FC0000F ;?ICS_Tahoma40x40_kaca+2580
0x12950	0x000FC000 ;?ICS_Tahoma40x40_kaca+2584
0x12954	0xE00C0FC0 ;?ICS_Tahoma40x40_kaca+2588
0x12958	0x07F03C0F ;?ICS_Tahoma40x40_kaca+2592
0x1295C	0xFC07FFFC ;?ICS_Tahoma40x40_kaca+2596
0x12960	0xFFFC03FF ;?ICS_Tahoma40x40_kaca+2600
0x12964	0x00FFFC03 ;?ICS_Tahoma40x40_kaca+2604
0x12968	0x00003FE0 ;?ICS_Tahoma40x40_kaca+2608
0x1296C	0x00000000 ;?ICS_Tahoma40x40_kaca+2612
0x12970	0x00000000 ;?ICS_Tahoma40x40_kaca+2616
0x12974	0x00000000 ;?ICS_Tahoma40x40_kaca+2620
0x12978	0x00000000 ;?ICS_Tahoma40x40_kaca+2624
0x1297C	0x00000000 ;?ICS_Tahoma40x40_kaca+2628
0x12980	0x00000000 ;?ICS_Tahoma40x40_kaca+2632
0x12984	0x00000000 ;?ICS_Tahoma40x40_kaca+2636
0x12988	0x00000000 ;?ICS_Tahoma40x40_kaca+2640
0x1298C	0x00000000 ;?ICS_Tahoma40x40_kaca+2644
0x12990	0x00000000 ;?ICS_Tahoma40x40_kaca+2648
0x12994	0x00000000 ;?ICS_Tahoma40x40_kaca+2652
0x12998	0x00000000 ;?ICS_Tahoma40x40_kaca+2656
0x1299C	0xFF8003FC ;?ICS_Tahoma40x40_kaca+2660
0x129A0	0x03FFC003 ;?ICS_Tahoma40x40_kaca+2664
0x129A4	0xF003FFE0 ;?ICS_Tahoma40x40_kaca+2668
0x129A8	0x03F00207 ;?ICS_Tahoma40x40_kaca+2672
0x129AC	0x0001F800 ;?ICS_Tahoma40x40_kaca+2676
0x129B0	0xFC0001F8 ;?ICS_Tahoma40x40_kaca+2680
0x129B4	0xFFFC00FC ;?ICS_Tahoma40x40_kaca+2684
0x129B8	0x07FFFC03 ;?ICS_Tahoma40x40_kaca+2688
0x129BC	0xFC07FFFC ;?ICS_Tahoma40x40_kaca+2692
0x129C0	0xC0FC0FE0 ;?ICS_Tahoma40x40_kaca+2696
0x129C4	0x0FC0FC0F ;?ICS_Tahoma40x40_kaca+2700
0x129C8	0xFC0FC0FC ;?ICS_Tahoma40x40_kaca+2704
0x129CC	0xC0FC0FC0 ;?ICS_Tahoma40x40_kaca+2708
0x129D0	0x0FE1F80F ;?ICS_Tahoma40x40_kaca+2712
0x129D4	0xF007E3F8 ;?ICS_Tahoma40x40_kaca+2716
0x129D8	0xFFE007FF ;?ICS_Tahoma40x40_kaca+2720
0x129DC	0x01FFC003 ;?ICS_Tahoma40x40_kaca+2724
0x129E0	0x00007F00 ;?ICS_Tahoma40x40_kaca+2728
0x129E4	0x00000000 ;?ICS_Tahoma40x40_kaca+2732
0x129E8	0x00000000 ;?ICS_Tahoma40x40_kaca+2736
0x129EC	0x00000000 ;?ICS_Tahoma40x40_kaca+2740
0x129F0	0x00000000 ;?ICS_Tahoma40x40_kaca+2744
0x129F4	0x00000000 ;?ICS_Tahoma40x40_kaca+2748
0x129F8	0x00000000 ;?ICS_Tahoma40x40_kaca+2752
0x129FC	0x00000000 ;?ICS_Tahoma40x40_kaca+2756
0x12A00	0x00000000 ;?ICS_Tahoma40x40_kaca+2760
0x12A04	0x00000000 ;?ICS_Tahoma40x40_kaca+2764
0x12A08	0x00000000 ;?ICS_Tahoma40x40_kaca+2768
0x12A0C	0x00000000 ;?ICS_Tahoma40x40_kaca+2772
0x12A10	0xFC000000 ;?ICS_Tahoma40x40_kaca+2776
0x12A14	0xFFFC0FFF ;?ICS_Tahoma40x40_kaca+2780
0x12A18	0x0FFFFC0F ;?ICS_Tahoma40x40_kaca+2784
0x12A1C	0x000FFFFC ;?ICS_Tahoma40x40_kaca+2788
0x12A20	0xE0000FE0 ;?ICS_Tahoma40x40_kaca+2792
0x12A24	0x07F00007 ;?ICS_Tahoma40x40_kaca+2796
0x12A28	0x0003F000 ;?ICS_Tahoma40x40_kaca+2800
0x12A2C	0xF80003F8 ;?ICS_Tahoma40x40_kaca+2804
0x12A30	0x01FC0001 ;?ICS_Tahoma40x40_kaca+2808
0x12A34	0x0000FC00 ;?ICS_Tahoma40x40_kaca+2812
0x12A38	0x7E0000FE ;?ICS_Tahoma40x40_kaca+2816
0x12A3C	0x007F0000 ;?ICS_Tahoma40x40_kaca+2820
0x12A40	0x80003F80 ;?ICS_Tahoma40x40_kaca+2824
0x12A44	0x1FC0003F ;?ICS_Tahoma40x40_kaca+2828
0x12A48	0x001FC000 ;?ICS_Tahoma40x40_kaca+2832
0x12A4C	0xE0000FE0 ;?ICS_Tahoma40x40_kaca+2836
0x12A50	0x07F00007 ;?ICS_Tahoma40x40_kaca+2840
0x12A54	0x0003F000 ;?ICS_Tahoma40x40_kaca+2844
0x12A58	0x000003F8 ;?ICS_Tahoma40x40_kaca+2848
0x12A5C	0x00000000 ;?ICS_Tahoma40x40_kaca+2852
0x12A60	0x00000000 ;?ICS_Tahoma40x40_kaca+2856
0x12A64	0x00000000 ;?ICS_Tahoma40x40_kaca+2860
0x12A68	0x00000000 ;?ICS_Tahoma40x40_kaca+2864
0x12A6C	0x00000000 ;?ICS_Tahoma40x40_kaca+2868
0x12A70	0x00000000 ;?ICS_Tahoma40x40_kaca+2872
0x12A74	0x00000000 ;?ICS_Tahoma40x40_kaca+2876
0x12A78	0x00000000 ;?ICS_Tahoma40x40_kaca+2880
0x12A7C	0x00000000 ;?ICS_Tahoma40x40_kaca+2884
0x12A80	0x00000000 ;?ICS_Tahoma40x40_kaca+2888
0x12A84	0x00000000 ;?ICS_Tahoma40x40_kaca+2892
0x12A88	0x80000000 ;?ICS_Tahoma40x40_kaca+2896
0x12A8C	0xFFE0003F ;?ICS_Tahoma40x40_kaca+2900
0x12A90	0x03FFF801 ;?ICS_Tahoma40x40_kaca+2904
0x12A94	0xFC03FFF8 ;?ICS_Tahoma40x40_kaca+2908
0x12A98	0xE0FC07F1 ;?ICS_Tahoma40x40_kaca+2912
0x12A9C	0x07E0FC07 ;?ICS_Tahoma40x40_kaca+2916
0x12AA0	0xFC07E0FC ;?ICS_Tahoma40x40_kaca+2920
0x12AA4	0xFFF803E1 ;?ICS_Tahoma40x40_kaca+2924
0x12AA8	0x00FFF001 ;?ICS_Tahoma40x40_kaca+2928
0x12AAC	0xF000FFE0 ;?ICS_Tahoma40x40_kaca+2932
0x12AB0	0xFCF803FF ;?ICS_Tahoma40x40_kaca+2936
0x12AB4	0x07F0FC07 ;?ICS_Tahoma40x40_kaca+2940
0x12AB8	0x7E0FE07E ;?ICS_Tahoma40x40_kaca+2944
0x12ABC	0xC07E0FC0 ;?ICS_Tahoma40x40_kaca+2948
0x12AC0	0x0FC0FE0F ;?ICS_Tahoma40x40_kaca+2952
0x12AC4	0xFC0FE1FE ;?ICS_Tahoma40x40_kaca+2956
0x12AC8	0xFFF807FF ;?ICS_Tahoma40x40_kaca+2960
0x12ACC	0x01FFF003 ;?ICS_Tahoma40x40_kaca+2964
0x12AD0	0x00003FC0 ;?ICS_Tahoma40x40_kaca+2968
0x12AD4	0x00000000 ;?ICS_Tahoma40x40_kaca+2972
0x12AD8	0x00000000 ;?ICS_Tahoma40x40_kaca+2976
0x12ADC	0x00000000 ;?ICS_Tahoma40x40_kaca+2980
0x12AE0	0x00000000 ;?ICS_Tahoma40x40_kaca+2984
0x12AE4	0x00000000 ;?ICS_Tahoma40x40_kaca+2988
0x12AE8	0x00000000 ;?ICS_Tahoma40x40_kaca+2992
0x12AEC	0x00000000 ;?ICS_Tahoma40x40_kaca+2996
0x12AF0	0x00000000 ;?ICS_Tahoma40x40_kaca+3000
0x12AF4	0x00000000 ;?ICS_Tahoma40x40_kaca+3004
0x12AF8	0x00000000 ;?ICS_Tahoma40x40_kaca+3008
0x12AFC	0x00000000 ;?ICS_Tahoma40x40_kaca+3012
0x12B00	0x80000000 ;?ICS_Tahoma40x40_kaca+3016
0x12B04	0x7FE0001F ;?ICS_Tahoma40x40_kaca+3020
0x12B08	0x00FFF800 ;?ICS_Tahoma40x40_kaca+3024
0x12B0C	0xFC01FFFC ;?ICS_Tahoma40x40_kaca+3028
0x12B10	0xF0FE03F8 ;?ICS_Tahoma40x40_kaca+3032
0x12B14	0x07E07E03 ;?ICS_Tahoma40x40_kaca+3036
0x12B18	0x7E07E07E ;?ICS_Tahoma40x40_kaca+3040
0x12B1C	0xE07E07E0 ;?ICS_Tahoma40x40_kaca+3044
0x12B20	0x07E07E07 ;?ICS_Tahoma40x40_kaca+3048
0x12B24	0xFC07E0FE ;?ICS_Tahoma40x40_kaca+3052
0x12B28	0xFFFC07FF ;?ICS_Tahoma40x40_kaca+3056
0x12B2C	0x07FFF807 ;?ICS_Tahoma40x40_kaca+3060
0x12B30	0x0003E7E0 ;?ICS_Tahoma40x40_kaca+3064
0x12B34	0xF00003F0 ;?ICS_Tahoma40x40_kaca+3068
0x12B38	0x01F80003 ;?ICS_Tahoma40x40_kaca+3072
0x12B3C	0xF801FC08 ;?ICS_Tahoma40x40_kaca+3076
0x12B40	0x7FF800FF ;?ICS_Tahoma40x40_kaca+3080
0x12B44	0x003FF800 ;?ICS_Tahoma40x40_kaca+3084
0x12B48	0x000007F8 ;?ICS_Tahoma40x40_kaca+3088
0x12B4C	0x00000000 ;?ICS_Tahoma40x40_kaca+3092
0x12B50	0x00000000 ;?ICS_Tahoma40x40_kaca+3096
0x12B54	0x00000000 ;?ICS_Tahoma40x40_kaca+3100
0x12B58	0x00000000 ;?ICS_Tahoma40x40_kaca+3104
0x12B5C	0x00000000 ;?ICS_Tahoma40x40_kaca+3108
0x12B60	0x00000000 ;?ICS_Tahoma40x40_kaca+3112
0x12B64	0x00000000 ;?ICS_Tahoma40x40_kaca+3116
0x12B68	0x00000000 ;?ICS_Tahoma40x40_kaca+3120
0x12B6C	0x00000000 ;?ICS_Tahoma40x40_kaca+3124
0x12B70	0x00000000 ;?ICS_Tahoma40x40_kaca+3128
0x12B74	0x00000000 ;?ICS_Tahoma40x40_kaca+3132
0x12B78	0x00000000 ;?ICS_Tahoma40x40_kaca+3136
0x12B7C	0x01F80000 ;?ICS_Tahoma40x40_kaca+3140
0x12B80	0x01F801F8 ;?ICS_Tahoma40x40_kaca+3144
0x12B84	0x01F801F8 ;?ICS_Tahoma40x40_kaca+3148
0x12B88	0x000001F8 ;?ICS_Tahoma40x40_kaca+3152
0x12B8C	0x00000000 ;?ICS_Tahoma40x40_kaca+3156
0x12B90	0x00000000 ;?ICS_Tahoma40x40_kaca+3160
0x12B94	0x01F80000 ;?ICS_Tahoma40x40_kaca+3164
0x12B98	0x01F801F8 ;?ICS_Tahoma40x40_kaca+3168
0x12B9C	0x01F801F8 ;?ICS_Tahoma40x40_kaca+3172
0x12BA0	0x000001F8 ;?ICS_Tahoma40x40_kaca+3176
0x12BA4	0x00000000 ;?ICS_Tahoma40x40_kaca+3180
0x12BA8	0x00000000 ;?ICS_Tahoma40x40_kaca+3184
0x12BAC	0x00000000 ;?ICS_Tahoma40x40_kaca+3188
0x12BB0	0x00000000 ;?ICS_Tahoma40x40_kaca+3192
0x12BB4	0x00000000 ;?ICS_Tahoma40x40_kaca+3196
0x12BB8	0x00000000 ;?ICS_Tahoma40x40_kaca+3200
0x12BBC	0x00000000 ;?ICS_Tahoma40x40_kaca+3204
0x12BC0	0x00000000 ;?ICS_Tahoma40x40_kaca+3208
0x12BC4	0x00000000 ;?ICS_Tahoma40x40_kaca+3212
0x12BC8	0x00000000 ;?ICS_Tahoma40x40_kaca+3216
0x12BCC	0x01F80000 ;?ICS_Tahoma40x40_kaca+3220
0x12BD0	0x01F801F8 ;?ICS_Tahoma40x40_kaca+3224
0x12BD4	0x01F801F8 ;?ICS_Tahoma40x40_kaca+3228
0x12BD8	0x000001F8 ;?ICS_Tahoma40x40_kaca+3232
0x12BDC	0x00000000 ;?ICS_Tahoma40x40_kaca+3236
0x12BE0	0x00000000 ;?ICS_Tahoma40x40_kaca+3240
0x12BE4	0x03F00000 ;?ICS_Tahoma40x40_kaca+3244
0x12BE8	0x01F801F0 ;?ICS_Tahoma40x40_kaca+3248
0x12BEC	0x00F800F8 ;?ICS_Tahoma40x40_kaca+3252
0x12BF0	0x007C0078 ;?ICS_Tahoma40x40_kaca+3256
0x12BF4	0x003C007C ;?ICS_Tahoma40x40_kaca+3260
0x12BF8	0x001E003C ;?ICS_Tahoma40x40_kaca+3264
0x12BFC	0x0000001E ;?ICS_Tahoma40x40_kaca+3268
0x12C00	0x00000000 ;?ICS_Tahoma40x40_kaca+3272
0x12C04	0x00000000 ;?ICS_Tahoma40x40_kaca+3276
0x12C08	0x00000000 ;?ICS_Tahoma40x40_kaca+3280
0x12C0C	0x00000000 ;?ICS_Tahoma40x40_kaca+3284
0x12C10	0x00000000 ;?ICS_Tahoma40x40_kaca+3288
0x12C14	0x00000000 ;?ICS_Tahoma40x40_kaca+3292
0x12C18	0x00000000 ;?ICS_Tahoma40x40_kaca+3296
0x12C1C	0x00000000 ;?ICS_Tahoma40x40_kaca+3300
0x12C20	0x00000000 ;?ICS_Tahoma40x40_kaca+3304
0x12C24	0x00800000 ;?ICS_Tahoma40x40_kaca+3308
0x12C28	0x0000F000 ;?ICS_Tahoma40x40_kaca+3312
0x12C2C	0xFF0000FC ;?ICS_Tahoma40x40_kaca+3316
0x12C30	0x007FE000 ;?ICS_Tahoma40x40_kaca+3320
0x12C34	0xFF001FF8 ;?ICS_Tahoma40x40_kaca+3324
0x12C38	0x00FFC007 ;?ICS_Tahoma40x40_kaca+3328
0x12C3C	0xF8003FF8 ;?ICS_Tahoma40x40_kaca+3332
0x12C40	0x01F80007 ;?ICS_Tahoma40x40_kaca+3336
0x12C44	0x0007F800 ;?ICS_Tahoma40x40_kaca+3340
0x12C48	0xC0003FF8 ;?ICS_Tahoma40x40_kaca+3344
0x12C4C	0xFF0000FF ;?ICS_Tahoma40x40_kaca+3348
0x12C50	0x1FF80007 ;?ICS_Tahoma40x40_kaca+3352
0x12C54	0x007FE000 ;?ICS_Tahoma40x40_kaca+3356
0x12C58	0x0000FF00 ;?ICS_Tahoma40x40_kaca+3360
0x12C5C	0xF00000FC ;?ICS_Tahoma40x40_kaca+3364
0x12C60	0x00800000 ;?ICS_Tahoma40x40_kaca+3368
0x12C64	0x00000000 ;?ICS_Tahoma40x40_kaca+3372
0x12C68	0x00000000 ;?ICS_Tahoma40x40_kaca+3376
0x12C6C	0x00000000 ;?ICS_Tahoma40x40_kaca+3380
0x12C70	0x00000000 ;?ICS_Tahoma40x40_kaca+3384
0x12C74	0x00000000 ;?ICS_Tahoma40x40_kaca+3388
0x12C78	0x00000000 ;?ICS_Tahoma40x40_kaca+3392
0x12C7C	0x00000000 ;?ICS_Tahoma40x40_kaca+3396
0x12C80	0x00000000 ;?ICS_Tahoma40x40_kaca+3400
0x12C84	0x00000000 ;?ICS_Tahoma40x40_kaca+3404
0x12C88	0x00000000 ;?ICS_Tahoma40x40_kaca+3408
0x12C8C	0x00000000 ;?ICS_Tahoma40x40_kaca+3412
0x12C90	0x00000000 ;?ICS_Tahoma40x40_kaca+3416
0x12C94	0x00000000 ;?ICS_Tahoma40x40_kaca+3420
0x12C98	0x00000000 ;?ICS_Tahoma40x40_kaca+3424
0x12C9C	0x00000000 ;?ICS_Tahoma40x40_kaca+3428
0x12CA0	0x00000000 ;?ICS_Tahoma40x40_kaca+3432
0x12CA4	0x00000000 ;?ICS_Tahoma40x40_kaca+3436
0x12CA8	0xF0FFFFF0 ;?ICS_Tahoma40x40_kaca+3440
0x12CAC	0xFFF0FFFF ;?ICS_Tahoma40x40_kaca+3444
0x12CB0	0xFFFFF0FF ;?ICS_Tahoma40x40_kaca+3448
0x12CB4	0x00000000 ;?ICS_Tahoma40x40_kaca+3452
0x12CB8	0x00000000 ;?ICS_Tahoma40x40_kaca+3456
0x12CBC	0x00000000 ;?ICS_Tahoma40x40_kaca+3460
0x12CC0	0xF0FFFFF0 ;?ICS_Tahoma40x40_kaca+3464
0x12CC4	0xFFF0FFFF ;?ICS_Tahoma40x40_kaca+3468
0x12CC8	0xFFFFF0FF ;?ICS_Tahoma40x40_kaca+3472
0x12CCC	0x00000000 ;?ICS_Tahoma40x40_kaca+3476
0x12CD0	0x00000000 ;?ICS_Tahoma40x40_kaca+3480
0x12CD4	0x00000000 ;?ICS_Tahoma40x40_kaca+3484
0x12CD8	0x00000000 ;?ICS_Tahoma40x40_kaca+3488
0x12CDC	0x00000000 ;?ICS_Tahoma40x40_kaca+3492
0x12CE0	0x00000000 ;?ICS_Tahoma40x40_kaca+3496
0x12CE4	0x00000000 ;?ICS_Tahoma40x40_kaca+3500
0x12CE8	0x00000000 ;?ICS_Tahoma40x40_kaca+3504
0x12CEC	0x00000000 ;?ICS_Tahoma40x40_kaca+3508
0x12CF0	0x00000000 ;?ICS_Tahoma40x40_kaca+3512
0x12CF4	0x00000000 ;?ICS_Tahoma40x40_kaca+3516
0x12CF8	0x00000000 ;?ICS_Tahoma40x40_kaca+3520
0x12CFC	0x00000000 ;?ICS_Tahoma40x40_kaca+3524
0x12D00	0x00000000 ;?ICS_Tahoma40x40_kaca+3528
0x12D04	0x00000000 ;?ICS_Tahoma40x40_kaca+3532
0x12D08	0x00000000 ;?ICS_Tahoma40x40_kaca+3536
0x12D0C	0x00000000 ;?ICS_Tahoma40x40_kaca+3540
0x12D10	0x00000000 ;?ICS_Tahoma40x40_kaca+3544
0x12D14	0x78000008 ;?ICS_Tahoma40x40_kaca+3548
0x12D18	0x01F80000 ;?ICS_Tahoma40x40_kaca+3552
0x12D1C	0x0007F800 ;?ICS_Tahoma40x40_kaca+3556
0x12D20	0xC0003FF0 ;?ICS_Tahoma40x40_kaca+3560
0x12D24	0xFF0000FF ;?ICS_Tahoma40x40_kaca+3564
0x12D28	0x1FF80007 ;?ICS_Tahoma40x40_kaca+3568
0x12D2C	0x00FFE000 ;?ICS_Tahoma40x40_kaca+3572
0x12D30	0x0000FF00 ;?ICS_Tahoma40x40_kaca+3576
0x12D34	0xFF0000FC ;?ICS_Tahoma40x40_kaca+3580
0x12D38	0x00FFE000 ;?ICS_Tahoma40x40_kaca+3584
0x12D3C	0xFF001FF8 ;?ICS_Tahoma40x40_kaca+3588
0x12D40	0x00FFC007 ;?ICS_Tahoma40x40_kaca+3592
0x12D44	0xF8003FF0 ;?ICS_Tahoma40x40_kaca+3596
0x12D48	0x01F80007 ;?ICS_Tahoma40x40_kaca+3600
0x12D4C	0x00007800 ;?ICS_Tahoma40x40_kaca+3604
0x12D50	0x00000008 ;?ICS_Tahoma40x40_kaca+3608
0x12D54	0x00000000 ;?ICS_Tahoma40x40_kaca+3612
0x12D58	0x00000000 ;?ICS_Tahoma40x40_kaca+3616
0x12D5C	0x00000000 ;?ICS_Tahoma40x40_kaca+3620
0x12D60	0x00000000 ;?ICS_Tahoma40x40_kaca+3624
0x12D64	0x00000000 ;?ICS_Tahoma40x40_kaca+3628
0x12D68	0x00000000 ;?ICS_Tahoma40x40_kaca+3632
0x12D6C	0x00000000 ;?ICS_Tahoma40x40_kaca+3636
0x12D70	0x00000000 ;?ICS_Tahoma40x40_kaca+3640
0x12D74	0x00000000 ;?ICS_Tahoma40x40_kaca+3644
0x12D78	0x00000000 ;?ICS_Tahoma40x40_kaca+3648
0x12D7C	0x00000000 ;?ICS_Tahoma40x40_kaca+3652
0x12D80	0xE0000000 ;?ICS_Tahoma40x40_kaca+3656
0x12D84	0x7FFC001F ;?ICS_Tahoma40x40_kaca+3660
0x12D88	0x01FFFC00 ;?ICS_Tahoma40x40_kaca+3664
0x12D8C	0x1C01FFFC ;?ICS_Tahoma40x40_kaca+3668
0x12D90	0xF00403FC ;?ICS_Tahoma40x40_kaca+3672
0x12D94	0x03F00003 ;?ICS_Tahoma40x40_kaca+3676
0x12D98	0x0003F000 ;?ICS_Tahoma40x40_kaca+3680
0x12D9C	0xF80003F0 ;?ICS_Tahoma40x40_kaca+3684
0x12DA0	0x01FC0001 ;?ICS_Tahoma40x40_kaca+3688
0x12DA4	0xC000FE00 ;?ICS_Tahoma40x40_kaca+3692
0x12DA8	0x1FC0007F ;?ICS_Tahoma40x40_kaca+3696
0x12DAC	0x0007C000 ;?ICS_Tahoma40x40_kaca+3700
0x12DB0	0xC00007C0 ;?ICS_Tahoma40x40_kaca+3704
0x12DB4	0x07C00007 ;?ICS_Tahoma40x40_kaca+3708
0x12DB8	0x00000000 ;?ICS_Tahoma40x40_kaca+3712
0x12DBC	0xC0000000 ;?ICS_Tahoma40x40_kaca+3716
0x12DC0	0x0FC0000F ;?ICS_Tahoma40x40_kaca+3720
0x12DC4	0x000FC000 ;?ICS_Tahoma40x40_kaca+3724
0x12DC8	0x00000FC0 ;?ICS_Tahoma40x40_kaca+3728
0x12DCC	0x00000000 ;?ICS_Tahoma40x40_kaca+3732
0x12DD0	0x00000000 ;?ICS_Tahoma40x40_kaca+3736
0x12DD4	0x00000000 ;?ICS_Tahoma40x40_kaca+3740
0x12DD8	0x00000000 ;?ICS_Tahoma40x40_kaca+3744
0x12DDC	0x00000000 ;?ICS_Tahoma40x40_kaca+3748
0x12DE0	0x00000000 ;?ICS_Tahoma40x40_kaca+3752
0x12DE4	0x00000000 ;?ICS_Tahoma40x40_kaca+3756
0x12DE8	0x00000000 ;?ICS_Tahoma40x40_kaca+3760
0x12DEC	0x00000000 ;?ICS_Tahoma40x40_kaca+3764
0x12DF0	0x00000000 ;?ICS_Tahoma40x40_kaca+3768
0x12DF4	0x00000000 ;?ICS_Tahoma40x40_kaca+3772
0x12DF8	0x00000000 ;?ICS_Tahoma40x40_kaca+3776
0x12DFC	0x00000000 ;?ICS_Tahoma40x40_kaca+3780
0x12E00	0x00000000 ;?ICS_Tahoma40x40_kaca+3784
0x12E04	0x0007F000 ;?ICS_Tahoma40x40_kaca+3788
0x12E08	0x001FFE00 ;?ICS_Tahoma40x40_kaca+3792
0x12E0C	0x007FFF00 ;?ICS_Tahoma40x40_kaca+3796
0x12E10	0x00FC0FC0 ;?ICS_Tahoma40x40_kaca+3800
0x12E14	0x01F003E0 ;?ICS_Tahoma40x40_kaca+3804
0x12E18	0x03E001E0 ;?ICS_Tahoma40x40_kaca+3808
0x12E1C	0x03DEF0F0 ;?ICS_Tahoma40x40_kaca+3812
0x12E20	0x079FF8F8 ;?ICS_Tahoma40x40_kaca+3816
0x12E24	0x079FFC78 ;?ICS_Tahoma40x40_kaca+3820
0x12E28	0x071E1E78 ;?ICS_Tahoma40x40_kaca+3824
0x12E2C	0x0F1E1E3C ;?ICS_Tahoma40x40_kaca+3828
0x12E30	0x0F1E0F3C ;?ICS_Tahoma40x40_kaca+3832
0x12E34	0x0F1E0F3C ;?ICS_Tahoma40x40_kaca+3836
0x12E38	0x0F1E0F3C ;?ICS_Tahoma40x40_kaca+3840
0x12E3C	0x0F1E0F3C ;?ICS_Tahoma40x40_kaca+3844
0x12E40	0x0F1E0F3C ;?ICS_Tahoma40x40_kaca+3848
0x12E44	0x0F1E0F3C ;?ICS_Tahoma40x40_kaca+3852
0x12E48	0x0F1E0F3C ;?ICS_Tahoma40x40_kaca+3856
0x12E4C	0x079F1E78 ;?ICS_Tahoma40x40_kaca+3860
0x12E50	0x07FFFE78 ;?ICS_Tahoma40x40_kaca+3864
0x12E54	0x07FFFCF8 ;?ICS_Tahoma40x40_kaca+3868
0x12E58	0x03FCF8F0 ;?ICS_Tahoma40x40_kaca+3872
0x12E5C	0x000001F0 ;?ICS_Tahoma40x40_kaca+3876
0x12E60	0x000003E0 ;?ICS_Tahoma40x40_kaca+3880
0x12E64	0x00180FC0 ;?ICS_Tahoma40x40_kaca+3884
0x12E68	0x001FFF80 ;?ICS_Tahoma40x40_kaca+3888
0x12E6C	0x001FFE00 ;?ICS_Tahoma40x40_kaca+3892
0x12E70	0x000FF800 ;?ICS_Tahoma40x40_kaca+3896
0x12E74	0x00000000 ;?ICS_Tahoma40x40_kaca+3900
0x12E78	0x00000000 ;?ICS_Tahoma40x40_kaca+3904
0x12E7C	0x00000000 ;?ICS_Tahoma40x40_kaca+3908
0x12E80	0x00000000 ;?ICS_Tahoma40x40_kaca+3912
0x12E84	0x00000000 ;?ICS_Tahoma40x40_kaca+3916
0x12E88	0x00000000 ;?ICS_Tahoma40x40_kaca+3920
0x12E8C	0x00000000 ;?ICS_Tahoma40x40_kaca+3924
0x12E90	0x00000000 ;?ICS_Tahoma40x40_kaca+3928
0x12E94	0x00000000 ;?ICS_Tahoma40x40_kaca+3932
0x12E98	0x00000000 ;?ICS_Tahoma40x40_kaca+3936
0x12E9C	0x7F00007F ;?ICS_Tahoma40x40_kaca+3940
0x12EA0	0x00FF8000 ;?ICS_Tahoma40x40_kaca+3944
0x12EA4	0x8000FF80 ;?ICS_Tahoma40x40_kaca+3948
0x12EA8	0xFFC000FF ;?ICS_Tahoma40x40_kaca+3952
0x12EAC	0x01FFC001 ;?ICS_Tahoma40x40_kaca+3956
0x12EB0	0xE001F3C0 ;?ICS_Tahoma40x40_kaca+3960
0x12EB4	0xF3E003F3 ;?ICS_Tahoma40x40_kaca+3964
0x12EB8	0x03F1E003 ;?ICS_Tahoma40x40_kaca+3968
0x12EBC	0xF007E1F0 ;?ICS_Tahoma40x40_kaca+3972
0x12EC0	0xE1F007E1 ;?ICS_Tahoma40x40_kaca+3976
0x12EC4	0x0FC0F807 ;?ICS_Tahoma40x40_kaca+3980
0x12EC8	0xF80FFFF8 ;?ICS_Tahoma40x40_kaca+3984
0x12ECC	0xFFFC0FFF ;?ICS_Tahoma40x40_kaca+3988
0x12ED0	0x1FFFFC1F ;?ICS_Tahoma40x40_kaca+3992
0x12ED4	0x3E1F807C ;?ICS_Tahoma40x40_kaca+3996
0x12ED8	0x003E3F00 ;?ICS_Tahoma40x40_kaca+4000
0x12EDC	0x3F003E3F ;?ICS_Tahoma40x40_kaca+4004
0x12EE0	0x007E001F ;?ICS_Tahoma40x40_kaca+4008
0x12EE4	0x00000000 ;?ICS_Tahoma40x40_kaca+4012
0x12EE8	0x00000000 ;?ICS_Tahoma40x40_kaca+4016
0x12EEC	0x00000000 ;?ICS_Tahoma40x40_kaca+4020
0x12EF0	0x00000000 ;?ICS_Tahoma40x40_kaca+4024
0x12EF4	0x00000000 ;?ICS_Tahoma40x40_kaca+4028
0x12EF8	0x00000000 ;?ICS_Tahoma40x40_kaca+4032
0x12EFC	0x00000000 ;?ICS_Tahoma40x40_kaca+4036
0x12F00	0x00000000 ;?ICS_Tahoma40x40_kaca+4040
0x12F04	0x00000000 ;?ICS_Tahoma40x40_kaca+4044
0x12F08	0x00000000 ;?ICS_Tahoma40x40_kaca+4048
0x12F0C	0x00000000 ;?ICS_Tahoma40x40_kaca+4052
0x12F10	0xFC000000 ;?ICS_Tahoma40x40_kaca+4056
0x12F14	0xFFFC00FF ;?ICS_Tahoma40x40_kaca+4060
0x12F18	0x07FFFC03 ;?ICS_Tahoma40x40_kaca+4064
0x12F1C	0xFC0FFFFC ;?ICS_Tahoma40x40_kaca+4068
0x12F20	0xC0FC0FE0 ;?ICS_Tahoma40x40_kaca+4072
0x12F24	0x0FC0FC0F ;?ICS_Tahoma40x40_kaca+4076
0x12F28	0xFC0FC0FC ;?ICS_Tahoma40x40_kaca+4080
0x12F2C	0xFFFC07E0 ;?ICS_Tahoma40x40_kaca+4084
0x12F30	0x01FFFC03 ;?ICS_Tahoma40x40_kaca+4088
0x12F34	0xFC0FFFFC ;?ICS_Tahoma40x40_kaca+4092
0x12F38	0xC0FC1FFF ;?ICS_Tahoma40x40_kaca+4096
0x12F3C	0x3F00FC1F ;?ICS_Tahoma40x40_kaca+4100
0x12F40	0xFC3F00FC ;?ICS_Tahoma40x40_kaca+4104
0x12F44	0x00FC3F00 ;?ICS_Tahoma40x40_kaca+4108
0x12F48	0x3F80FC3F ;?ICS_Tahoma40x40_kaca+4112
0x12F4C	0xFC1FC0FC ;?ICS_Tahoma40x40_kaca+4116
0x12F50	0xFFFC1FFF ;?ICS_Tahoma40x40_kaca+4120
0x12F54	0x07FFFC0F ;?ICS_Tahoma40x40_kaca+4124
0x12F58	0x0000FFFC ;?ICS_Tahoma40x40_kaca+4128
0x12F5C	0x00000000 ;?ICS_Tahoma40x40_kaca+4132
0x12F60	0x00000000 ;?ICS_Tahoma40x40_kaca+4136
0x12F64	0x00000000 ;?ICS_Tahoma40x40_kaca+4140
0x12F68	0x00000000 ;?ICS_Tahoma40x40_kaca+4144
0x12F6C	0x00000000 ;?ICS_Tahoma40x40_kaca+4148
0x12F70	0x00000000 ;?ICS_Tahoma40x40_kaca+4152
0x12F74	0x00000000 ;?ICS_Tahoma40x40_kaca+4156
0x12F78	0x00000000 ;?ICS_Tahoma40x40_kaca+4160
0x12F7C	0x00000000 ;?ICS_Tahoma40x40_kaca+4164
0x12F80	0x00000000 ;?ICS_Tahoma40x40_kaca+4168
0x12F84	0x00000000 ;?ICS_Tahoma40x40_kaca+4172
0x12F88	0x00000000 ;?ICS_Tahoma40x40_kaca+4176
0x12F8C	0xFFC001FE ;?ICS_Tahoma40x40_kaca+4180
0x12F90	0x1FFFE00F ;?ICS_Tahoma40x40_kaca+4184
0x12F94	0xF81FFFF0 ;?ICS_Tahoma40x40_kaca+4188
0x12F98	0x07F81FFF ;?ICS_Tahoma40x40_kaca+4192
0x12F9C	0x1C01FC1F ;?ICS_Tahoma40x40_kaca+4196
0x12FA0	0xFE1000FC ;?ICS_Tahoma40x40_kaca+4200
0x12FA4	0x007E0000 ;?ICS_Tahoma40x40_kaca+4204
0x12FA8	0x00007E00 ;?ICS_Tahoma40x40_kaca+4208
0x12FAC	0x7E00007E ;?ICS_Tahoma40x40_kaca+4212
0x12FB0	0x007E0000 ;?ICS_Tahoma40x40_kaca+4216
0x12FB4	0x00007E00 ;?ICS_Tahoma40x40_kaca+4220
0x12FB8	0xFC0000FE ;?ICS_Tahoma40x40_kaca+4224
0x12FBC	0x01FC1000 ;?ICS_Tahoma40x40_kaca+4228
0x12FC0	0x1F07FC1C ;?ICS_Tahoma40x40_kaca+4232
0x12FC4	0xF01FFFF8 ;?ICS_Tahoma40x40_kaca+4236
0x12FC8	0xFFE01FFF ;?ICS_Tahoma40x40_kaca+4240
0x12FCC	0x0FFFC01F ;?ICS_Tahoma40x40_kaca+4244
0x12FD0	0x0001FE00 ;?ICS_Tahoma40x40_kaca+4248
0x12FD4	0x00000000 ;?ICS_Tahoma40x40_kaca+4252
0x12FD8	0x00000000 ;?ICS_Tahoma40x40_kaca+4256
0x12FDC	0x00000000 ;?ICS_Tahoma40x40_kaca+4260
0x12FE0	0x00000000 ;?ICS_Tahoma40x40_kaca+4264
0x12FE4	0x00000000 ;?ICS_Tahoma40x40_kaca+4268
0x12FE8	0x00000000 ;?ICS_Tahoma40x40_kaca+4272
0x12FEC	0x00000000 ;?ICS_Tahoma40x40_kaca+4276
0x12FF0	0x00000000 ;?ICS_Tahoma40x40_kaca+4280
0x12FF4	0x00000000 ;?ICS_Tahoma40x40_kaca+4284
0x12FF8	0x00000000 ;?ICS_Tahoma40x40_kaca+4288
0x12FFC	0x00000000 ;?ICS_Tahoma40x40_kaca+4292
0x13000	0xFC000000 ;?ICS_Tahoma40x40_kaca+4296
0x13004	0xFFFC007F ;?ICS_Tahoma40x40_kaca+4300
0x13008	0x0FFFFC03 ;?ICS_Tahoma40x40_kaca+4304
0x1300C	0xFC1FFFFC ;?ICS_Tahoma40x40_kaca+4308
0x13010	0xC0FC3FFF ;?ICS_Tahoma40x40_kaca+4312
0x13014	0x7F00FC3F ;?ICS_Tahoma40x40_kaca+4316
0x13018	0xFC7E00FC ;?ICS_Tahoma40x40_kaca+4320
0x1301C	0x00FCFE00 ;?ICS_Tahoma40x40_kaca+4324
0x13020	0xFC00FCFC ;?ICS_Tahoma40x40_kaca+4328
0x13024	0xFCFC00FC ;?ICS_Tahoma40x40_kaca+4332
0x13028	0x00FCFC00 ;?ICS_Tahoma40x40_kaca+4336
0x1302C	0xFC00FCFC ;?ICS_Tahoma40x40_kaca+4340
0x13030	0xFCFE00FC ;?ICS_Tahoma40x40_kaca+4344
0x13034	0x00FC7E00 ;?ICS_Tahoma40x40_kaca+4348
0x13038	0x3FC0FC7F ;?ICS_Tahoma40x40_kaca+4352
0x1303C	0xFC3FFFFC ;?ICS_Tahoma40x40_kaca+4356
0x13040	0xFFFC1FFF ;?ICS_Tahoma40x40_kaca+4360
0x13044	0x03FFFC0F ;?ICS_Tahoma40x40_kaca+4364
0x13048	0x00007FFC ;?ICS_Tahoma40x40_kaca+4368
0x1304C	0x00000000 ;?ICS_Tahoma40x40_kaca+4372
0x13050	0x00000000 ;?ICS_Tahoma40x40_kaca+4376
0x13054	0x00000000 ;?ICS_Tahoma40x40_kaca+4380
0x13058	0x00000000 ;?ICS_Tahoma40x40_kaca+4384
0x1305C	0x00000000 ;?ICS_Tahoma40x40_kaca+4388
0x13060	0x00000000 ;?ICS_Tahoma40x40_kaca+4392
0x13064	0x00000000 ;?ICS_Tahoma40x40_kaca+4396
0x13068	0x00000000 ;?ICS_Tahoma40x40_kaca+4400
0x1306C	0x00000000 ;?ICS_Tahoma40x40_kaca+4404
0x13070	0x00000000 ;?ICS_Tahoma40x40_kaca+4408
0x13074	0x00000000 ;?ICS_Tahoma40x40_kaca+4412
0x13078	0xFC000000 ;?ICS_Tahoma40x40_kaca+4416
0x1307C	0xFFFC03FF ;?ICS_Tahoma40x40_kaca+4420
0x13080	0x03FFFC03 ;?ICS_Tahoma40x40_kaca+4424
0x13084	0xFC03FFFC ;?ICS_Tahoma40x40_kaca+4428
0x13088	0x00FC03FF ;?ICS_Tahoma40x40_kaca+4432
0x1308C	0x0000FC00 ;?ICS_Tahoma40x40_kaca+4436
0x13090	0xFC0000FC ;?ICS_Tahoma40x40_kaca+4440
0x13094	0xFFFC0000 ;?ICS_Tahoma40x40_kaca+4444
0x13098	0x01FFFC01 ;?ICS_Tahoma40x40_kaca+4448
0x1309C	0xFC01FFFC ;?ICS_Tahoma40x40_kaca+4452
0x130A0	0xFFFC01FF ;?ICS_Tahoma40x40_kaca+4456
0x130A4	0x0000FC01 ;?ICS_Tahoma40x40_kaca+4460
0x130A8	0xFC0000FC ;?ICS_Tahoma40x40_kaca+4464
0x130AC	0x00FC0000 ;?ICS_Tahoma40x40_kaca+4468
0x130B0	0x0000FC00 ;?ICS_Tahoma40x40_kaca+4472
0x130B4	0xFC03FFFC ;?ICS_Tahoma40x40_kaca+4476
0x130B8	0xFFFC03FF ;?ICS_Tahoma40x40_kaca+4480
0x130BC	0x03FFFC03 ;?ICS_Tahoma40x40_kaca+4484
0x130C0	0x0003FFFC ;?ICS_Tahoma40x40_kaca+4488
0x130C4	0x00000000 ;?ICS_Tahoma40x40_kaca+4492
0x130C8	0x00000000 ;?ICS_Tahoma40x40_kaca+4496
0x130CC	0x00000000 ;?ICS_Tahoma40x40_kaca+4500
0x130D0	0x00000000 ;?ICS_Tahoma40x40_kaca+4504
0x130D4	0x00000000 ;?ICS_Tahoma40x40_kaca+4508
0x130D8	0x00000000 ;?ICS_Tahoma40x40_kaca+4512
0x130DC	0x00000000 ;?ICS_Tahoma40x40_kaca+4516
0x130E0	0x00000000 ;?ICS_Tahoma40x40_kaca+4520
0x130E4	0x00000000 ;?ICS_Tahoma40x40_kaca+4524
0x130E8	0x00000000 ;?ICS_Tahoma40x40_kaca+4528
0x130EC	0x00000000 ;?ICS_Tahoma40x40_kaca+4532
0x130F0	0xFC000000 ;?ICS_Tahoma40x40_kaca+4536
0x130F4	0xFFFC03FF ;?ICS_Tahoma40x40_kaca+4540
0x130F8	0x03FFFC03 ;?ICS_Tahoma40x40_kaca+4544
0x130FC	0xFC03FFFC ;?ICS_Tahoma40x40_kaca+4548
0x13100	0x00FC03FF ;?ICS_Tahoma40x40_kaca+4552
0x13104	0x0000FC00 ;?ICS_Tahoma40x40_kaca+4556
0x13108	0xFC0000FC ;?ICS_Tahoma40x40_kaca+4560
0x1310C	0xFFFC0000 ;?ICS_Tahoma40x40_kaca+4564
0x13110	0x01FFFC01 ;?ICS_Tahoma40x40_kaca+4568
0x13114	0xFC01FFFC ;?ICS_Tahoma40x40_kaca+4572
0x13118	0xFFFC01FF ;?ICS_Tahoma40x40_kaca+4576
0x1311C	0x0000FC01 ;?ICS_Tahoma40x40_kaca+4580
0x13120	0xFC0000FC ;?ICS_Tahoma40x40_kaca+4584
0x13124	0x00FC0000 ;?ICS_Tahoma40x40_kaca+4588
0x13128	0x0000FC00 ;?ICS_Tahoma40x40_kaca+4592
0x1312C	0xFC0000FC ;?ICS_Tahoma40x40_kaca+4596
0x13130	0x00FC0000 ;?ICS_Tahoma40x40_kaca+4600
0x13134	0x0000FC00 ;?ICS_Tahoma40x40_kaca+4604
0x13138	0x000000FC ;?ICS_Tahoma40x40_kaca+4608
0x1313C	0x00000000 ;?ICS_Tahoma40x40_kaca+4612
0x13140	0x00000000 ;?ICS_Tahoma40x40_kaca+4616
0x13144	0x00000000 ;?ICS_Tahoma40x40_kaca+4620
0x13148	0x00000000 ;?ICS_Tahoma40x40_kaca+4624
0x1314C	0x00000000 ;?ICS_Tahoma40x40_kaca+4628
0x13150	0x00000000 ;?ICS_Tahoma40x40_kaca+4632
0x13154	0x00000000 ;?ICS_Tahoma40x40_kaca+4636
0x13158	0x00000000 ;?ICS_Tahoma40x40_kaca+4640
0x1315C	0x00000000 ;?ICS_Tahoma40x40_kaca+4644
0x13160	0x00000000 ;?ICS_Tahoma40x40_kaca+4648
0x13164	0x00000000 ;?ICS_Tahoma40x40_kaca+4652
0x13168	0x00000000 ;?ICS_Tahoma40x40_kaca+4656
0x1316C	0xFF8007FC ;?ICS_Tahoma40x40_kaca+4660
0x13170	0x7FFFE01F ;?ICS_Tahoma40x40_kaca+4664
0x13174	0xF87FFFF0 ;?ICS_Tahoma40x40_kaca+4668
0x13178	0x07F87FFF ;?ICS_Tahoma40x40_kaca+4672
0x1317C	0x7003FC7C ;?ICS_Tahoma40x40_kaca+4676
0x13180	0xFE4001FC ;?ICS_Tahoma40x40_kaca+4680
0x13184	0x007E0000 ;?ICS_Tahoma40x40_kaca+4684
0x13188	0x00007E00 ;?ICS_Tahoma40x40_kaca+4688
0x1318C	0x7E7FF07E ;?ICS_Tahoma40x40_kaca+4692
0x13190	0xF07E7FF0 ;?ICS_Tahoma40x40_kaca+4696
0x13194	0x7FF07E7F ;?ICS_Tahoma40x40_kaca+4700
0x13198	0xFC7FF07E ;?ICS_Tahoma40x40_kaca+4704
0x1319C	0x01FC7E00 ;?ICS_Tahoma40x40_kaca+4708
0x131A0	0x7E03F87E ;?ICS_Tahoma40x40_kaca+4712
0x131A4	0xF07E0FF8 ;?ICS_Tahoma40x40_kaca+4716
0x131A8	0xFFE07FFF ;?ICS_Tahoma40x40_kaca+4720
0x131AC	0x3FFF807F ;?ICS_Tahoma40x40_kaca+4724
0x131B0	0x0003FE00 ;?ICS_Tahoma40x40_kaca+4728
0x131B4	0x00000000 ;?ICS_Tahoma40x40_kaca+4732
0x131B8	0x00000000 ;?ICS_Tahoma40x40_kaca+4736
0x131BC	0x00000000 ;?ICS_Tahoma40x40_kaca+4740
0x131C0	0x00000000 ;?ICS_Tahoma40x40_kaca+4744
0x131C4	0x00000000 ;?ICS_Tahoma40x40_kaca+4748
0x131C8	0x00000000 ;?ICS_Tahoma40x40_kaca+4752
0x131CC	0x00000000 ;?ICS_Tahoma40x40_kaca+4756
0x131D0	0x00000000 ;?ICS_Tahoma40x40_kaca+4760
0x131D4	0x00000000 ;?ICS_Tahoma40x40_kaca+4764
0x131D8	0x00000000 ;?ICS_Tahoma40x40_kaca+4768
0x131DC	0x00000000 ;?ICS_Tahoma40x40_kaca+4772
0x131E0	0xFC000000 ;?ICS_Tahoma40x40_kaca+4776
0x131E4	0x00FC7E00 ;?ICS_Tahoma40x40_kaca+4780
0x131E8	0x7E00FC7E ;?ICS_Tahoma40x40_kaca+4784
0x131EC	0xFC7E00FC ;?ICS_Tahoma40x40_kaca+4788
0x131F0	0x00FC7E00 ;?ICS_Tahoma40x40_kaca+4792
0x131F4	0x7E00FC7E ;?ICS_Tahoma40x40_kaca+4796
0x131F8	0xFC7E00FC ;?ICS_Tahoma40x40_kaca+4800
0x131FC	0xFFFC7E00 ;?ICS_Tahoma40x40_kaca+4804
0x13200	0x7FFFFC7F ;?ICS_Tahoma40x40_kaca+4808
0x13204	0xFC7FFFFC ;?ICS_Tahoma40x40_kaca+4812
0x13208	0xFFFC7FFF ;?ICS_Tahoma40x40_kaca+4816
0x1320C	0x7E00FC7F ;?ICS_Tahoma40x40_kaca+4820
0x13210	0xFC7E00FC ;?ICS_Tahoma40x40_kaca+4824
0x13214	0x00FC7E00 ;?ICS_Tahoma40x40_kaca+4828
0x13218	0x7E00FC7E ;?ICS_Tahoma40x40_kaca+4832
0x1321C	0xFC7E00FC ;?ICS_Tahoma40x40_kaca+4836
0x13220	0x00FC7E00 ;?ICS_Tahoma40x40_kaca+4840
0x13224	0x7E00FC7E ;?ICS_Tahoma40x40_kaca+4844
0x13228	0x007E00FC ;?ICS_Tahoma40x40_kaca+4848
0x1322C	0x00000000 ;?ICS_Tahoma40x40_kaca+4852
0x13230	0x00000000 ;?ICS_Tahoma40x40_kaca+4856
0x13234	0x00000000 ;?ICS_Tahoma40x40_kaca+4860
0x13238	0x00000000 ;?ICS_Tahoma40x40_kaca+4864
0x1323C	0x00000000 ;?ICS_Tahoma40x40_kaca+4868
0x13240	0x00000000 ;?ICS_Tahoma40x40_kaca+4872
0x13244	0x00000000 ;?ICS_Tahoma40x40_kaca+4876
0x13248	0x00000000 ;?ICS_Tahoma40x40_kaca+4880
0x1324C	0x00000000 ;?ICS_Tahoma40x40_kaca+4884
0x13250	0x3FFC0000 ;?ICS_Tahoma40x40_kaca+4888
0x13254	0x3FFC3FFC ;?ICS_Tahoma40x40_kaca+4892
0x13258	0x07E03FFC ;?ICS_Tahoma40x40_kaca+4896
0x1325C	0x07E007E0 ;?ICS_Tahoma40x40_kaca+4900
0x13260	0x07E007E0 ;?ICS_Tahoma40x40_kaca+4904
0x13264	0x07E007E0 ;?ICS_Tahoma40x40_kaca+4908
0x13268	0x07E007E0 ;?ICS_Tahoma40x40_kaca+4912
0x1326C	0x07E007E0 ;?ICS_Tahoma40x40_kaca+4916
0x13270	0x07E007E0 ;?ICS_Tahoma40x40_kaca+4920
0x13274	0x07E007E0 ;?ICS_Tahoma40x40_kaca+4924
0x13278	0x3FFC07E0 ;?ICS_Tahoma40x40_kaca+4928
0x1327C	0x3FFC3FFC ;?ICS_Tahoma40x40_kaca+4932
0x13280	0x00003FFC ;?ICS_Tahoma40x40_kaca+4936
0x13284	0x00000000 ;?ICS_Tahoma40x40_kaca+4940
0x13288	0x00000000 ;?ICS_Tahoma40x40_kaca+4944
0x1328C	0x00000000 ;?ICS_Tahoma40x40_kaca+4948
0x13290	0x00000000 ;?ICS_Tahoma40x40_kaca+4952
0x13294	0x00000000 ;?ICS_Tahoma40x40_kaca+4956
0x13298	0x00000000 ;?ICS_Tahoma40x40_kaca+4960
0x1329C	0x00000000 ;?ICS_Tahoma40x40_kaca+4964
0x132A0	0x7FF80000 ;?ICS_Tahoma40x40_kaca+4968
0x132A4	0x7FF87FF8 ;?ICS_Tahoma40x40_kaca+4972
0x132A8	0x7E007FF8 ;?ICS_Tahoma40x40_kaca+4976
0x132AC	0x7E007E00 ;?ICS_Tahoma40x40_kaca+4980
0x132B0	0x7E007E00 ;?ICS_Tahoma40x40_kaca+4984
0x132B4	0x7E007E00 ;?ICS_Tahoma40x40_kaca+4988
0x132B8	0x7E007E00 ;?ICS_Tahoma40x40_kaca+4992
0x132BC	0x7E007E00 ;?ICS_Tahoma40x40_kaca+4996
0x132C0	0x7E007E00 ;?ICS_Tahoma40x40_kaca+5000
0x132C4	0x7F837F00 ;?ICS_Tahoma40x40_kaca+5004
0x132C8	0x3FFF3FFF ;?ICS_Tahoma40x40_kaca+5008
0x132CC	0x0FFF1FFF ;?ICS_Tahoma40x40_kaca+5012
0x132D0	0x000003FF ;?ICS_Tahoma40x40_kaca+5016
0x132D4	0x00000000 ;?ICS_Tahoma40x40_kaca+5020
0x132D8	0x00000000 ;?ICS_Tahoma40x40_kaca+5024
0x132DC	0x00000000 ;?ICS_Tahoma40x40_kaca+5028
0x132E0	0x00000000 ;?ICS_Tahoma40x40_kaca+5032
0x132E4	0x00000000 ;?ICS_Tahoma40x40_kaca+5036
0x132E8	0x00000000 ;?ICS_Tahoma40x40_kaca+5040
0x132EC	0x00000000 ;?ICS_Tahoma40x40_kaca+5044
0x132F0	0x00000000 ;?ICS_Tahoma40x40_kaca+5048
0x132F4	0x00000000 ;?ICS_Tahoma40x40_kaca+5052
0x132F8	0xFC000000 ;?ICS_Tahoma40x40_kaca+5056
0x132FC	0x80FCFF00 ;?ICS_Tahoma40x40_kaca+5060
0x13300	0x3FC0FC7F ;?ICS_Tahoma40x40_kaca+5064
0x13304	0xFC1FE0FC ;?ICS_Tahoma40x40_kaca+5068
0x13308	0xF0FC0FE0 ;?ICS_Tahoma40x40_kaca+5072
0x1330C	0x07F8FC07 ;?ICS_Tahoma40x40_kaca+5076
0x13310	0xFC03FCFC ;?ICS_Tahoma40x40_kaca+5080
0x13314	0xFEFC01FE ;?ICS_Tahoma40x40_kaca+5084
0x13318	0x007FFC00 ;?ICS_Tahoma40x40_kaca+5088
0x1331C	0xFC007FFC ;?ICS_Tahoma40x40_kaca+5092
0x13320	0xFFFC00FF ;?ICS_Tahoma40x40_kaca+5096
0x13324	0x01FDFC00 ;?ICS_Tahoma40x40_kaca+5100
0x13328	0xFC03F8FC ;?ICS_Tahoma40x40_kaca+5104
0x1332C	0xF0FC07F8 ;?ICS_Tahoma40x40_kaca+5108
0x13330	0x0FE0FC07 ;?ICS_Tahoma40x40_kaca+5112
0x13334	0xFC1FE0FC ;?ICS_Tahoma40x40_kaca+5116
0x13338	0x80FC1FC0 ;?ICS_Tahoma40x40_kaca+5120
0x1333C	0x7F00FC3F ;?ICS_Tahoma40x40_kaca+5124
0x13340	0x00FF00FC ;?ICS_Tahoma40x40_kaca+5128
0x13344	0x00000000 ;?ICS_Tahoma40x40_kaca+5132
0x13348	0x00000000 ;?ICS_Tahoma40x40_kaca+5136
0x1334C	0x00000000 ;?ICS_Tahoma40x40_kaca+5140
0x13350	0x00000000 ;?ICS_Tahoma40x40_kaca+5144
0x13354	0x00000000 ;?ICS_Tahoma40x40_kaca+5148
0x13358	0x00000000 ;?ICS_Tahoma40x40_kaca+5152
0x1335C	0x00000000 ;?ICS_Tahoma40x40_kaca+5156
0x13360	0x00000000 ;?ICS_Tahoma40x40_kaca+5160
0x13364	0x00000000 ;?ICS_Tahoma40x40_kaca+5164
0x13368	0x00000000 ;?ICS_Tahoma40x40_kaca+5168
0x1336C	0x00000000 ;?ICS_Tahoma40x40_kaca+5172
0x13370	0xFC000000 ;?ICS_Tahoma40x40_kaca+5176
0x13374	0x00FC0000 ;?ICS_Tahoma40x40_kaca+5180
0x13378	0x0000FC00 ;?ICS_Tahoma40x40_kaca+5184
0x1337C	0xFC0000FC ;?ICS_Tahoma40x40_kaca+5188
0x13380	0x00FC0000 ;?ICS_Tahoma40x40_kaca+5192
0x13384	0x0000FC00 ;?ICS_Tahoma40x40_kaca+5196
0x13388	0xFC0000FC ;?ICS_Tahoma40x40_kaca+5200
0x1338C	0x00FC0000 ;?ICS_Tahoma40x40_kaca+5204
0x13390	0x0000FC00 ;?ICS_Tahoma40x40_kaca+5208
0x13394	0xFC0000FC ;?ICS_Tahoma40x40_kaca+5212
0x13398	0x00FC0000 ;?ICS_Tahoma40x40_kaca+5216
0x1339C	0x0000FC00 ;?ICS_Tahoma40x40_kaca+5220
0x133A0	0xFC0000FC ;?ICS_Tahoma40x40_kaca+5224
0x133A4	0x00FC0000 ;?ICS_Tahoma40x40_kaca+5228
0x133A8	0x0000FC00 ;?ICS_Tahoma40x40_kaca+5232
0x133AC	0xFC07FFFC ;?ICS_Tahoma40x40_kaca+5236
0x133B0	0xFFFC07FF ;?ICS_Tahoma40x40_kaca+5240
0x133B4	0x07FFFC07 ;?ICS_Tahoma40x40_kaca+5244
0x133B8	0x0007FFFC ;?ICS_Tahoma40x40_kaca+5248
0x133BC	0x00000000 ;?ICS_Tahoma40x40_kaca+5252
0x133C0	0x00000000 ;?ICS_Tahoma40x40_kaca+5256
0x133C4	0x00000000 ;?ICS_Tahoma40x40_kaca+5260
0x133C8	0x00000000 ;?ICS_Tahoma40x40_kaca+5264
0x133CC	0x00000000 ;?ICS_Tahoma40x40_kaca+5268
0x133D0	0x00000000 ;?ICS_Tahoma40x40_kaca+5272
0x133D4	0x00000000 ;?ICS_Tahoma40x40_kaca+5276
0x133D8	0x00000000 ;?ICS_Tahoma40x40_kaca+5280
0x133DC	0x00000000 ;?ICS_Tahoma40x40_kaca+5284
0x133E0	0x00000000 ;?ICS_Tahoma40x40_kaca+5288
0x133E4	0x00000000 ;?ICS_Tahoma40x40_kaca+5292
0x133E8	0x00000000 ;?ICS_Tahoma40x40_kaca+5296
0x133EC	0x00000000 ;?ICS_Tahoma40x40_kaca+5300
0x133F0	0x00000000 ;?ICS_Tahoma40x40_kaca+5304
0x133F4	0x07F001FC ;?ICS_Tahoma40x40_kaca+5308
0x133F8	0x07F801FC ;?ICS_Tahoma40x40_kaca+5312
0x133FC	0x07F803FC ;?ICS_Tahoma40x40_kaca+5316
0x13400	0x07FC03FC ;?ICS_Tahoma40x40_kaca+5320
0x13404	0x07FC07FC ;?ICS_Tahoma40x40_kaca+5324
0x13408	0x07FE07FC ;?ICS_Tahoma40x40_kaca+5328
0x1340C	0x07FE0FFC ;?ICS_Tahoma40x40_kaca+5332
0x13410	0x07FF0FFC ;?ICS_Tahoma40x40_kaca+5336
0x13414	0x07FF1FFC ;?ICS_Tahoma40x40_kaca+5340
0x13418	0x07EF9F7C ;?ICS_Tahoma40x40_kaca+5344
0x1341C	0x07EFBF7C ;?ICS_Tahoma40x40_kaca+5348
0x13420	0x07E7FE7C ;?ICS_Tahoma40x40_kaca+5352
0x13424	0x07E7FE7C ;?ICS_Tahoma40x40_kaca+5356
0x13428	0x07E3FC7C ;?ICS_Tahoma40x40_kaca+5360
0x1342C	0x07E3FC7C ;?ICS_Tahoma40x40_kaca+5364
0x13430	0x07E1F87C ;?ICS_Tahoma40x40_kaca+5368
0x13434	0x07E1F87C ;?ICS_Tahoma40x40_kaca+5372
0x13438	0x07E0F07C ;?ICS_Tahoma40x40_kaca+5376
0x1343C	0x07E0007C ;?ICS_Tahoma40x40_kaca+5380
0x13440	0x07E0007C ;?ICS_Tahoma40x40_kaca+5384
0x13444	0x07E0007C ;?ICS_Tahoma40x40_kaca+5388
0x13448	0x07E0007C ;?ICS_Tahoma40x40_kaca+5392
0x1344C	0x07E0007C ;?ICS_Tahoma40x40_kaca+5396
0x13450	0x07E0007C ;?ICS_Tahoma40x40_kaca+5400
0x13454	0x00000000 ;?ICS_Tahoma40x40_kaca+5404
0x13458	0x00000000 ;?ICS_Tahoma40x40_kaca+5408
0x1345C	0x00000000 ;?ICS_Tahoma40x40_kaca+5412
0x13460	0x00000000 ;?ICS_Tahoma40x40_kaca+5416
0x13464	0x00000000 ;?ICS_Tahoma40x40_kaca+5420
0x13468	0x00000000 ;?ICS_Tahoma40x40_kaca+5424
0x1346C	0x00000000 ;?ICS_Tahoma40x40_kaca+5428
0x13470	0x00000000 ;?ICS_Tahoma40x40_kaca+5432
0x13474	0x00000000 ;?ICS_Tahoma40x40_kaca+5436
0x13478	0x00000000 ;?ICS_Tahoma40x40_kaca+5440
0x1347C	0x00000000 ;?ICS_Tahoma40x40_kaca+5444
0x13480	0x00000000 ;?ICS_Tahoma40x40_kaca+5448
0x13484	0x00000000 ;?ICS_Tahoma40x40_kaca+5452
0x13488	0xFC000000 ;?ICS_Tahoma40x40_kaca+5456
0x1348C	0x07FC7E03 ;?ICS_Tahoma40x40_kaca+5460
0x13490	0x7E07FC7E ;?ICS_Tahoma40x40_kaca+5464
0x13494	0xFC7E0FFC ;?ICS_Tahoma40x40_kaca+5468
0x13498	0x1FFC7E0F ;?ICS_Tahoma40x40_kaca+5472
0x1349C	0x7E1FFC7E ;?ICS_Tahoma40x40_kaca+5476
0x134A0	0xFC7E3FFC ;?ICS_Tahoma40x40_kaca+5480
0x134A4	0x7EFC7E3E ;?ICS_Tahoma40x40_kaca+5484
0x134A8	0x7E7CFC7E ;?ICS_Tahoma40x40_kaca+5488
0x134AC	0xFC7EFCFC ;?ICS_Tahoma40x40_kaca+5492
0x134B0	0xF8FC7EF8 ;?ICS_Tahoma40x40_kaca+5496
0x134B4	0x7FF0FC7F ;?ICS_Tahoma40x40_kaca+5500
0x134B8	0xFC7FF0FC ;?ICS_Tahoma40x40_kaca+5504
0x134BC	0xE0FC7FE0 ;?ICS_Tahoma40x40_kaca+5508
0x134C0	0x7FC0FC7F ;?ICS_Tahoma40x40_kaca+5512
0x134C4	0xFC7FC0FC ;?ICS_Tahoma40x40_kaca+5516
0x134C8	0x80FC7F80 ;?ICS_Tahoma40x40_kaca+5520
0x134CC	0x7F00FC7F ;?ICS_Tahoma40x40_kaca+5524
0x134D0	0x007F00FC ;?ICS_Tahoma40x40_kaca+5528
0x134D4	0x00000000 ;?ICS_Tahoma40x40_kaca+5532
0x134D8	0x00000000 ;?ICS_Tahoma40x40_kaca+5536
0x134DC	0x00000000 ;?ICS_Tahoma40x40_kaca+5540
0x134E0	0x00000000 ;?ICS_Tahoma40x40_kaca+5544
0x134E4	0x00000000 ;?ICS_Tahoma40x40_kaca+5548
0x134E8	0x00000000 ;?ICS_Tahoma40x40_kaca+5552
0x134EC	0x00000000 ;?ICS_Tahoma40x40_kaca+5556
0x134F0	0x00000000 ;?ICS_Tahoma40x40_kaca+5560
0x134F4	0x00000000 ;?ICS_Tahoma40x40_kaca+5564
0x134F8	0x00000000 ;?ICS_Tahoma40x40_kaca+5568
0x134FC	0x00000000 ;?ICS_Tahoma40x40_kaca+5572
0x13500	0x00000000 ;?ICS_Tahoma40x40_kaca+5576
0x13504	0xFFC000FE ;?ICS_Tahoma40x40_kaca+5580
0x13508	0x0FFFE007 ;?ICS_Tahoma40x40_kaca+5584
0x1350C	0xF81FFFF0 ;?ICS_Tahoma40x40_kaca+5588
0x13510	0x83FC3FFF ;?ICS_Tahoma40x40_kaca+5592
0x13514	0x7F01FC7F ;?ICS_Tahoma40x40_kaca+5596
0x13518	0xFE7E00FC ;?ICS_Tahoma40x40_kaca+5600
0x1351C	0x007EFE00 ;?ICS_Tahoma40x40_kaca+5604
0x13520	0xFC007EFC ;?ICS_Tahoma40x40_kaca+5608
0x13524	0x7EFC007E ;?ICS_Tahoma40x40_kaca+5612
0x13528	0x007EFC00 ;?ICS_Tahoma40x40_kaca+5616
0x1352C	0xFC007EFC ;?ICS_Tahoma40x40_kaca+5620
0x13530	0xFCFE00FE ;?ICS_Tahoma40x40_kaca+5624
0x13534	0x01FC7E00 ;?ICS_Tahoma40x40_kaca+5628
0x13538	0x7F83FC7F ;?ICS_Tahoma40x40_kaca+5632
0x1353C	0xF03FFFF8 ;?ICS_Tahoma40x40_kaca+5636
0x13540	0xFFE01FFF ;?ICS_Tahoma40x40_kaca+5640
0x13544	0x07FFC00F ;?ICS_Tahoma40x40_kaca+5644
0x13548	0x0000FE00 ;?ICS_Tahoma40x40_kaca+5648
0x1354C	0x00000000 ;?ICS_Tahoma40x40_kaca+5652
0x13550	0x00000000 ;?ICS_Tahoma40x40_kaca+5656
0x13554	0x00000000 ;?ICS_Tahoma40x40_kaca+5660
0x13558	0x00000000 ;?ICS_Tahoma40x40_kaca+5664
0x1355C	0x00000000 ;?ICS_Tahoma40x40_kaca+5668
0x13560	0x00000000 ;?ICS_Tahoma40x40_kaca+5672
0x13564	0x00000000 ;?ICS_Tahoma40x40_kaca+5676
0x13568	0x00000000 ;?ICS_Tahoma40x40_kaca+5680
0x1356C	0x00000000 ;?ICS_Tahoma40x40_kaca+5684
0x13570	0x00000000 ;?ICS_Tahoma40x40_kaca+5688
0x13574	0x00000000 ;?ICS_Tahoma40x40_kaca+5692
0x13578	0xFC000000 ;?ICS_Tahoma40x40_kaca+5696
0x1357C	0xFFFC00FF ;?ICS_Tahoma40x40_kaca+5700
0x13580	0x07FFFC03 ;?ICS_Tahoma40x40_kaca+5704
0x13584	0xFC0FFFFC ;?ICS_Tahoma40x40_kaca+5708
0x13588	0xE0FC0FFF ;?ICS_Tahoma40x40_kaca+5712
0x1358C	0x1F80FC1F ;?ICS_Tahoma40x40_kaca+5716
0x13590	0xFC1F80FC ;?ICS_Tahoma40x40_kaca+5720
0x13594	0x80FC1F80 ;?ICS_Tahoma40x40_kaca+5724
0x13598	0x1FE0FC1F ;?ICS_Tahoma40x40_kaca+5728
0x1359C	0xFC0FFFFC ;?ICS_Tahoma40x40_kaca+5732
0x135A0	0xFFFC07FF ;?ICS_Tahoma40x40_kaca+5736
0x135A4	0x01FFFC03 ;?ICS_Tahoma40x40_kaca+5740
0x135A8	0xFC007FFC ;?ICS_Tahoma40x40_kaca+5744
0x135AC	0x00FC0000 ;?ICS_Tahoma40x40_kaca+5748
0x135B0	0x0000FC00 ;?ICS_Tahoma40x40_kaca+5752
0x135B4	0xFC0000FC ;?ICS_Tahoma40x40_kaca+5756
0x135B8	0x00FC0000 ;?ICS_Tahoma40x40_kaca+5760
0x135BC	0x0000FC00 ;?ICS_Tahoma40x40_kaca+5764
0x135C0	0x000000FC ;?ICS_Tahoma40x40_kaca+5768
0x135C4	0x00000000 ;?ICS_Tahoma40x40_kaca+5772
0x135C8	0x00000000 ;?ICS_Tahoma40x40_kaca+5776
0x135CC	0x00000000 ;?ICS_Tahoma40x40_kaca+5780
0x135D0	0x00000000 ;?ICS_Tahoma40x40_kaca+5784
0x135D4	0x00000000 ;?ICS_Tahoma40x40_kaca+5788
0x135D8	0x00000000 ;?ICS_Tahoma40x40_kaca+5792
0x135DC	0x00000000 ;?ICS_Tahoma40x40_kaca+5796
0x135E0	0x00000000 ;?ICS_Tahoma40x40_kaca+5800
0x135E4	0x00000000 ;?ICS_Tahoma40x40_kaca+5804
0x135E8	0x00000000 ;?ICS_Tahoma40x40_kaca+5808
0x135EC	0x00000000 ;?ICS_Tahoma40x40_kaca+5812
0x135F0	0x00000000 ;?ICS_Tahoma40x40_kaca+5816
0x135F4	0xFFC000FE ;?ICS_Tahoma40x40_kaca+5820
0x135F8	0x0FFFE007 ;?ICS_Tahoma40x40_kaca+5824
0x135FC	0xF81FFFF0 ;?ICS_Tahoma40x40_kaca+5828
0x13600	0x83FC3FFF ;?ICS_Tahoma40x40_kaca+5832
0x13604	0x7F01FC7F ;?ICS_Tahoma40x40_kaca+5836
0x13608	0xFE7E00FC ;?ICS_Tahoma40x40_kaca+5840
0x1360C	0x007EFE00 ;?ICS_Tahoma40x40_kaca+5844
0x13610	0xFC007EFC ;?ICS_Tahoma40x40_kaca+5848
0x13614	0x7EFC007E ;?ICS_Tahoma40x40_kaca+5852
0x13618	0x007EFC00 ;?ICS_Tahoma40x40_kaca+5856
0x1361C	0xFC007EFC ;?ICS_Tahoma40x40_kaca+5860
0x13620	0xFCFE00FE ;?ICS_Tahoma40x40_kaca+5864
0x13624	0x01FC7E00 ;?ICS_Tahoma40x40_kaca+5868
0x13628	0x7F83FC7F ;?ICS_Tahoma40x40_kaca+5872
0x1362C	0xF03FFFF8 ;?ICS_Tahoma40x40_kaca+5876
0x13630	0xFFE01FFF ;?ICS_Tahoma40x40_kaca+5880
0x13634	0x07FFC00F ;?ICS_Tahoma40x40_kaca+5884
0x13638	0x0003FE00 ;?ICS_Tahoma40x40_kaca+5888
0x1363C	0xF00003F0 ;?ICS_Tahoma40x40_kaca+5892
0x13640	0x87F00003 ;?ICS_Tahoma40x40_kaca+5896
0x13644	0x00FFE000 ;?ICS_Tahoma40x40_kaca+5900
0x13648	0xC000FFE0 ;?ICS_Tahoma40x40_kaca+5904
0x1364C	0xFF0000FF ;?ICS_Tahoma40x40_kaca+5908
0x13650	0x00000000 ;?ICS_Tahoma40x40_kaca+5912
0x13654	0x00000000 ;?ICS_Tahoma40x40_kaca+5916
0x13658	0x00000000 ;?ICS_Tahoma40x40_kaca+5920
0x1365C	0x00000000 ;?ICS_Tahoma40x40_kaca+5924
0x13660	0x00000000 ;?ICS_Tahoma40x40_kaca+5928
0x13664	0x00000000 ;?ICS_Tahoma40x40_kaca+5932
0x13668	0x00000000 ;?ICS_Tahoma40x40_kaca+5936
0x1366C	0x00000000 ;?ICS_Tahoma40x40_kaca+5940
0x13670	0x00000000 ;?ICS_Tahoma40x40_kaca+5944
0x13674	0x0000FFFC ;?ICS_Tahoma40x40_kaca+5948
0x13678	0x0003FFFC ;?ICS_Tahoma40x40_kaca+5952
0x1367C	0x000FFFFC ;?ICS_Tahoma40x40_kaca+5956
0x13680	0x000FFFFC ;?ICS_Tahoma40x40_kaca+5960
0x13684	0x001FC0FC ;?ICS_Tahoma40x40_kaca+5964
0x13688	0x001F80FC ;?ICS_Tahoma40x40_kaca+5968
0x1368C	0x001F80FC ;?ICS_Tahoma40x40_kaca+5972
0x13690	0x001F80FC ;?ICS_Tahoma40x40_kaca+5976
0x13694	0x001F80FC ;?ICS_Tahoma40x40_kaca+5980
0x13698	0x001FC0FC ;?ICS_Tahoma40x40_kaca+5984
0x1369C	0x000FE0FC ;?ICS_Tahoma40x40_kaca+5988
0x136A0	0x0007FFFC ;?ICS_Tahoma40x40_kaca+5992
0x136A4	0x0003FFFC ;?ICS_Tahoma40x40_kaca+5996
0x136A8	0x0001FFFC ;?ICS_Tahoma40x40_kaca+6000
0x136AC	0x0001FFFC ;?ICS_Tahoma40x40_kaca+6004
0x136B0	0x0003F0FC ;?ICS_Tahoma40x40_kaca+6008
0x136B4	0x0007E0FC ;?ICS_Tahoma40x40_kaca+6012
0x136B8	0x000FC0FC ;?ICS_Tahoma40x40_kaca+6016
0x136BC	0x001FC0FC ;?ICS_Tahoma40x40_kaca+6020
0x136C0	0x001F80FC ;?ICS_Tahoma40x40_kaca+6024
0x136C4	0x003F00FC ;?ICS_Tahoma40x40_kaca+6028
0x136C8	0x007E00FC ;?ICS_Tahoma40x40_kaca+6032
0x136CC	0x00FE00FC ;?ICS_Tahoma40x40_kaca+6036
0x136D0	0x01FC00FC ;?ICS_Tahoma40x40_kaca+6040
0x136D4	0x00000000 ;?ICS_Tahoma40x40_kaca+6044
0x136D8	0x00000000 ;?ICS_Tahoma40x40_kaca+6048
0x136DC	0x00000000 ;?ICS_Tahoma40x40_kaca+6052
0x136E0	0x00000000 ;?ICS_Tahoma40x40_kaca+6056
0x136E4	0x00000000 ;?ICS_Tahoma40x40_kaca+6060
0x136E8	0x00000000 ;?ICS_Tahoma40x40_kaca+6064
0x136EC	0x00000000 ;?ICS_Tahoma40x40_kaca+6068
0x136F0	0x00000000 ;?ICS_Tahoma40x40_kaca+6072
0x136F4	0x00000000 ;?ICS_Tahoma40x40_kaca+6076
0x136F8	0x00000000 ;?ICS_Tahoma40x40_kaca+6080
0x136FC	0x00000000 ;?ICS_Tahoma40x40_kaca+6084
0x13700	0x00000000 ;?ICS_Tahoma40x40_kaca+6088
0x13704	0x00000000 ;?ICS_Tahoma40x40_kaca+6092
0x13708	0x80000000 ;?ICS_Tahoma40x40_kaca+6096
0x1370C	0xFFE000FF ;?ICS_Tahoma40x40_kaca+6100
0x13710	0x07FFF807 ;?ICS_Tahoma40x40_kaca+6104
0x13714	0xFC07FFFC ;?ICS_Tahoma40x40_kaca+6108
0x13718	0x007E07C1 ;?ICS_Tahoma40x40_kaca+6112
0x1371C	0x04007E07 ;?ICS_Tahoma40x40_kaca+6116
0x13720	0xFE00007E ;?ICS_Tahoma40x40_kaca+6120
0x13724	0x1FFE0001 ;?ICS_Tahoma40x40_kaca+6124
0x13728	0x00FFFC00 ;?ICS_Tahoma40x40_kaca+6128
0x1372C	0xF003FFFC ;?ICS_Tahoma40x40_kaca+6132
0x13730	0xFFE007FF ;?ICS_Tahoma40x40_kaca+6136
0x13734	0x0FFE0007 ;?ICS_Tahoma40x40_kaca+6140
0x13738	0x020FE000 ;?ICS_Tahoma40x40_kaca+6144
0x1373C	0xC0060FC0 ;?ICS_Tahoma40x40_kaca+6148
0x13740	0x0FC01E0F ;?ICS_Tahoma40x40_kaca+6152
0x13744	0xFE07F07E ;?ICS_Tahoma40x40_kaca+6156
0x13748	0xFFFE07FF ;?ICS_Tahoma40x40_kaca+6160
0x1374C	0x00FFFC03 ;?ICS_Tahoma40x40_kaca+6164
0x13750	0x00003FE0 ;?ICS_Tahoma40x40_kaca+6168
0x13754	0x00000000 ;?ICS_Tahoma40x40_kaca+6172
0x13758	0x00000000 ;?ICS_Tahoma40x40_kaca+6176
0x1375C	0x00000000 ;?ICS_Tahoma40x40_kaca+6180
0x13760	0x00000000 ;?ICS_Tahoma40x40_kaca+6184
0x13764	0x00000000 ;?ICS_Tahoma40x40_kaca+6188
0x13768	0x00000000 ;?ICS_Tahoma40x40_kaca+6192
0x1376C	0x00000000 ;?ICS_Tahoma40x40_kaca+6196
0x13770	0x00000000 ;?ICS_Tahoma40x40_kaca+6200
0x13774	0x00000000 ;?ICS_Tahoma40x40_kaca+6204
0x13778	0x00000000 ;?ICS_Tahoma40x40_kaca+6208
0x1377C	0x00000000 ;?ICS_Tahoma40x40_kaca+6212
0x13780	0xFF000000 ;?ICS_Tahoma40x40_kaca+6216
0x13784	0xFFFF0FFF ;?ICS_Tahoma40x40_kaca+6220
0x13788	0x0FFFFF0F ;?ICS_Tahoma40x40_kaca+6224
0x1378C	0xFF0FFFFF ;?ICS_Tahoma40x40_kaca+6228
0x13790	0x1F800FFF ;?ICS_Tahoma40x40_kaca+6232
0x13794	0x001F8000 ;?ICS_Tahoma40x40_kaca+6236
0x13798	0x80001F80 ;?ICS_Tahoma40x40_kaca+6240
0x1379C	0x1F80001F ;?ICS_Tahoma40x40_kaca+6244
0x137A0	0x001F8000 ;?ICS_Tahoma40x40_kaca+6248
0x137A4	0x80001F80 ;?ICS_Tahoma40x40_kaca+6252
0x137A8	0x1F80001F ;?ICS_Tahoma40x40_kaca+6256
0x137AC	0x001F8000 ;?ICS_Tahoma40x40_kaca+6260
0x137B0	0x80001F80 ;?ICS_Tahoma40x40_kaca+6264
0x137B4	0x1F80001F ;?ICS_Tahoma40x40_kaca+6268
0x137B8	0x001F8000 ;?ICS_Tahoma40x40_kaca+6272
0x137BC	0x80001F80 ;?ICS_Tahoma40x40_kaca+6276
0x137C0	0x1F80001F ;?ICS_Tahoma40x40_kaca+6280
0x137C4	0x001F8000 ;?ICS_Tahoma40x40_kaca+6284
0x137C8	0x00001F80 ;?ICS_Tahoma40x40_kaca+6288
0x137CC	0x00000000 ;?ICS_Tahoma40x40_kaca+6292
0x137D0	0x00000000 ;?ICS_Tahoma40x40_kaca+6296
0x137D4	0x00000000 ;?ICS_Tahoma40x40_kaca+6300
0x137D8	0x00000000 ;?ICS_Tahoma40x40_kaca+6304
0x137DC	0x00000000 ;?ICS_Tahoma40x40_kaca+6308
0x137E0	0x00000000 ;?ICS_Tahoma40x40_kaca+6312
0x137E4	0x00000000 ;?ICS_Tahoma40x40_kaca+6316
0x137E8	0x00000000 ;?ICS_Tahoma40x40_kaca+6320
0x137EC	0x00000000 ;?ICS_Tahoma40x40_kaca+6324
0x137F0	0x00000000 ;?ICS_Tahoma40x40_kaca+6328
0x137F4	0x00000000 ;?ICS_Tahoma40x40_kaca+6332
0x137F8	0xFC000000 ;?ICS_Tahoma40x40_kaca+6336
0x137FC	0x00FC3F00 ;?ICS_Tahoma40x40_kaca+6340
0x13800	0x3F00FC3F ;?ICS_Tahoma40x40_kaca+6344
0x13804	0xFC3F00FC ;?ICS_Tahoma40x40_kaca+6348
0x13808	0x00FC3F00 ;?ICS_Tahoma40x40_kaca+6352
0x1380C	0x3F00FC3F ;?ICS_Tahoma40x40_kaca+6356
0x13810	0xFC3F00FC ;?ICS_Tahoma40x40_kaca+6360
0x13814	0x00FC3F00 ;?ICS_Tahoma40x40_kaca+6364
0x13818	0x3F00FC3F ;?ICS_Tahoma40x40_kaca+6368
0x1381C	0xFC3F00FC ;?ICS_Tahoma40x40_kaca+6372
0x13820	0x00FC3F00 ;?ICS_Tahoma40x40_kaca+6376
0x13824	0x3F00FC3F ;?ICS_Tahoma40x40_kaca+6380
0x13828	0xFC3F00FC ;?ICS_Tahoma40x40_kaca+6384
0x1382C	0x81FC3F00 ;?ICS_Tahoma40x40_kaca+6388
0x13830	0x1FC3F83F ;?ICS_Tahoma40x40_kaca+6392
0x13834	0xF01FFFF8 ;?ICS_Tahoma40x40_kaca+6396
0x13838	0xFFF01FFF ;?ICS_Tahoma40x40_kaca+6400
0x1383C	0x03FFC00F ;?ICS_Tahoma40x40_kaca+6404
0x13840	0x0000FF00 ;?ICS_Tahoma40x40_kaca+6408
0x13844	0x00000000 ;?ICS_Tahoma40x40_kaca+6412
0x13848	0x00000000 ;?ICS_Tahoma40x40_kaca+6416
0x1384C	0x00000000 ;?ICS_Tahoma40x40_kaca+6420
0x13850	0x00000000 ;?ICS_Tahoma40x40_kaca+6424
0x13854	0x00000000 ;?ICS_Tahoma40x40_kaca+6428
0x13858	0x00000000 ;?ICS_Tahoma40x40_kaca+6432
0x1385C	0x00000000 ;?ICS_Tahoma40x40_kaca+6436
0x13860	0x00000000 ;?ICS_Tahoma40x40_kaca+6440
0x13864	0x00000000 ;?ICS_Tahoma40x40_kaca+6444
0x13868	0x00000000 ;?ICS_Tahoma40x40_kaca+6448
0x1386C	0x00000000 ;?ICS_Tahoma40x40_kaca+6452
0x13870	0x3F000000 ;?ICS_Tahoma40x40_kaca+6456
0x13874	0x007F3E00 ;?ICS_Tahoma40x40_kaca+6460
0x13878	0x1F007E3F ;?ICS_Tahoma40x40_kaca+6464
0x1387C	0xFE1F007E ;?ICS_Tahoma40x40_kaca+6468
0x13880	0x80FC1F80 ;?ICS_Tahoma40x40_kaca+6472
0x13884	0x0F80FC0F ;?ICS_Tahoma40x40_kaca+6476
0x13888	0xF80FC1FC ;?ICS_Tahoma40x40_kaca+6480
0x1388C	0xC1F807C1 ;?ICS_Tahoma40x40_kaca+6484
0x13890	0x07E3F807 ;?ICS_Tahoma40x40_kaca+6488
0x13894	0xF003E3F0 ;?ICS_Tahoma40x40_kaca+6492
0x13898	0xE3F003E3 ;?ICS_Tahoma40x40_kaca+6496
0x1389C	0x01F7E003 ;?ICS_Tahoma40x40_kaca+6500
0x138A0	0xE001F7E0 ;?ICS_Tahoma40x40_kaca+6504
0x138A4	0xFFC001F7 ;?ICS_Tahoma40x40_kaca+6508
0x138A8	0x00FFC000 ;?ICS_Tahoma40x40_kaca+6512
0x138AC	0x8000FFC0 ;?ICS_Tahoma40x40_kaca+6516
0x138B0	0x7F80007F ;?ICS_Tahoma40x40_kaca+6520
0x138B4	0x007F8000 ;?ICS_Tahoma40x40_kaca+6524
0x138B8	0x00003F00 ;?ICS_Tahoma40x40_kaca+6528
0x138BC	0x00000000 ;?ICS_Tahoma40x40_kaca+6532
0x138C0	0x00000000 ;?ICS_Tahoma40x40_kaca+6536
0x138C4	0x00000000 ;?ICS_Tahoma40x40_kaca+6540
0x138C8	0x00000000 ;?ICS_Tahoma40x40_kaca+6544
0x138CC	0x00000000 ;?ICS_Tahoma40x40_kaca+6548
0x138D0	0x00000000 ;?ICS_Tahoma40x40_kaca+6552
0x138D4	0x00000000 ;?ICS_Tahoma40x40_kaca+6556
0x138D8	0x00000000 ;?ICS_Tahoma40x40_kaca+6560
0x138DC	0x00000000 ;?ICS_Tahoma40x40_kaca+6564
0x138E0	0x00000000 ;?ICS_Tahoma40x40_kaca+6568
0x138E4	0x00000000 ;?ICS_Tahoma40x40_kaca+6572
0x138E8	0x00000000 ;?ICS_Tahoma40x40_kaca+6576
0x138EC	0x00000000 ;?ICS_Tahoma40x40_kaca+6580
0x138F0	0x00000000 ;?ICS_Tahoma40x40_kaca+6584
0x138F4	0x00000000 ;?ICS_Tahoma40x40_kaca+6588
0x138F8	0x00000000 ;?ICS_Tahoma40x40_kaca+6592
0x138FC	0x07803F00 ;?ICS_Tahoma40x40_kaca+6596
0x13900	0x807F03F0 ;?ICS_Tahoma40x40_kaca+6600
0x13904	0x7E03F80F ;?ICS_Tahoma40x40_kaca+6604
0x13908	0x01F80FC0 ;?ICS_Tahoma40x40_kaca+6608
0x1390C	0xF80FC07E ;?ICS_Tahoma40x40_kaca+6612
0x13910	0x1FC07E01 ;?ICS_Tahoma40x40_kaca+6616
0x13914	0xE07E01F8 ;?ICS_Tahoma40x40_kaca+6620
0x13918	0xFC01F81F ;?ICS_Tahoma40x40_kaca+6624
0x1391C	0x00FC1FE0 ;?ICS_Tahoma40x40_kaca+6628
0x13920	0xFC1FE0FC ;?ICS_Tahoma40x40_kaca+6632
0x13924	0x3FF0FC00 ;?ICS_Tahoma40x40_kaca+6636
0x13928	0xF0FC00FC ;?ICS_Tahoma40x40_kaca+6640
0x1392C	0xF800FC3F ;?ICS_Tahoma40x40_kaca+6644
0x13930	0x007E3EF0 ;?ICS_Tahoma40x40_kaca+6648
0x13934	0x7E7CF9F8 ;?ICS_Tahoma40x40_kaca+6652
0x13938	0x7CF9F800 ;?ICS_Tahoma40x40_kaca+6656
0x1393C	0x79F0007E ;?ICS_Tahoma40x40_kaca+6660
0x13940	0xF0003E7C ;?ICS_Tahoma40x40_kaca+6664
0x13944	0x003EF87D ;?ICS_Tahoma40x40_kaca+6668
0x13948	0x3FF87FF0 ;?ICS_Tahoma40x40_kaca+6672
0x1394C	0xF83FF000 ;?ICS_Tahoma40x40_kaca+6676
0x13950	0x3FE0003F ;?ICS_Tahoma40x40_kaca+6680
0x13954	0xE0001FF0 ;?ICS_Tahoma40x40_kaca+6684
0x13958	0x001FF03F ;?ICS_Tahoma40x40_kaca+6688
0x1395C	0x1FF01FE0 ;?ICS_Tahoma40x40_kaca+6692
0x13960	0xE01FE000 ;?ICS_Tahoma40x40_kaca+6696
0x13964	0x1FC0001F ;?ICS_Tahoma40x40_kaca+6700
0x13968	0xC0000FE0 ;?ICS_Tahoma40x40_kaca+6704
0x1396C	0x000FC00F ;?ICS_Tahoma40x40_kaca+6708
0x13970	0x0FC00FC0 ;?ICS_Tahoma40x40_kaca+6712
0x13974	0x00000000 ;?ICS_Tahoma40x40_kaca+6716
0x13978	0x00000000 ;?ICS_Tahoma40x40_kaca+6720
0x1397C	0x00000000 ;?ICS_Tahoma40x40_kaca+6724
0x13980	0x00000000 ;?ICS_Tahoma40x40_kaca+6728
0x13984	0x00000000 ;?ICS_Tahoma40x40_kaca+6732
0x13988	0x00000000 ;?ICS_Tahoma40x40_kaca+6736
0x1398C	0x00000000 ;?ICS_Tahoma40x40_kaca+6740
0x13990	0x00000000 ;?ICS_Tahoma40x40_kaca+6744
0x13994	0x00000000 ;?ICS_Tahoma40x40_kaca+6748
0x13998	0x00000000 ;?ICS_Tahoma40x40_kaca+6752
0x1399C	0x00000000 ;?ICS_Tahoma40x40_kaca+6756
0x139A0	0x00000000 ;?ICS_Tahoma40x40_kaca+6760
0x139A4	0x00000000 ;?ICS_Tahoma40x40_kaca+6764
0x139A8	0x00000000 ;?ICS_Tahoma40x40_kaca+6768
0x139AC	0x00000000 ;?ICS_Tahoma40x40_kaca+6772
0x139B0	0x7F000000 ;?ICS_Tahoma40x40_kaca+6776
0x139B4	0x80FE7F00 ;?ICS_Tahoma40x40_kaca+6780
0x139B8	0x1F80FC3F ;?ICS_Tahoma40x40_kaca+6784
0x139BC	0xF81FC1FC ;?ICS_Tahoma40x40_kaca+6788
0x139C0	0xE3F00FE3 ;?ICS_Tahoma40x40_kaca+6792
0x139C4	0x07F7F007 ;?ICS_Tahoma40x40_kaca+6796
0x139C8	0xC003F7E0 ;?ICS_Tahoma40x40_kaca+6800
0x139CC	0xFFC001FF ;?ICS_Tahoma40x40_kaca+6804
0x139D0	0x00FF8001 ;?ICS_Tahoma40x40_kaca+6808
0x139D4	0x00007F00 ;?ICS_Tahoma40x40_kaca+6812
0x139D8	0xFF80007F ;?ICS_Tahoma40x40_kaca+6816
0x139DC	0x01FFC000 ;?ICS_Tahoma40x40_kaca+6820
0x139E0	0xE001FFC0 ;?ICS_Tahoma40x40_kaca+6824
0x139E4	0xF7F003F7 ;?ICS_Tahoma40x40_kaca+6828
0x139E8	0x07E3F007 ;?ICS_Tahoma40x40_kaca+6832
0x139EC	0xFC0FE3F8 ;?ICS_Tahoma40x40_kaca+6836
0x139F0	0x80FC1FC1 ;?ICS_Tahoma40x40_kaca+6840
0x139F4	0x3F80FE1F ;?ICS_Tahoma40x40_kaca+6844
0x139F8	0x007F007F ;?ICS_Tahoma40x40_kaca+6848
0x139FC	0x00000000 ;?ICS_Tahoma40x40_kaca+6852
0x13A00	0x00000000 ;?ICS_Tahoma40x40_kaca+6856
0x13A04	0x00000000 ;?ICS_Tahoma40x40_kaca+6860
0x13A08	0x00000000 ;?ICS_Tahoma40x40_kaca+6864
0x13A0C	0x00000000 ;?ICS_Tahoma40x40_kaca+6868
0x13A10	0x00000000 ;?ICS_Tahoma40x40_kaca+6872
0x13A14	0x00000000 ;?ICS_Tahoma40x40_kaca+6876
0x13A18	0x00000000 ;?ICS_Tahoma40x40_kaca+6880
0x13A1C	0x00000000 ;?ICS_Tahoma40x40_kaca+6884
0x13A20	0x00000000 ;?ICS_Tahoma40x40_kaca+6888
0x13A24	0x00000000 ;?ICS_Tahoma40x40_kaca+6892
0x13A28	0x7F000000 ;?ICS_Tahoma40x40_kaca+6896
0x13A2C	0x80FE3F00 ;?ICS_Tahoma40x40_kaca+6900
0x13A30	0x1F80FE1F ;?ICS_Tahoma40x40_kaca+6904
0x13A34	0xF80FC1FC ;?ICS_Tahoma40x40_kaca+6908
0x13A38	0xE3F807C1 ;?ICS_Tahoma40x40_kaca+6912
0x13A3C	0x03E3F007 ;?ICS_Tahoma40x40_kaca+6916
0x13A40	0xE003F7F0 ;?ICS_Tahoma40x40_kaca+6920
0x13A44	0xFFE001F7 ;?ICS_Tahoma40x40_kaca+6924
0x13A48	0x00FFC001 ;?ICS_Tahoma40x40_kaca+6928
0x13A4C	0x80007FC0 ;?ICS_Tahoma40x40_kaca+6932
0x13A50	0x3F00007F ;?ICS_Tahoma40x40_kaca+6936
0x13A54	0x003F0000 ;?ICS_Tahoma40x40_kaca+6940
0x13A58	0x00003F00 ;?ICS_Tahoma40x40_kaca+6944
0x13A5C	0x3F00003F ;?ICS_Tahoma40x40_kaca+6948
0x13A60	0x003F0000 ;?ICS_Tahoma40x40_kaca+6952
0x13A64	0x00003F00 ;?ICS_Tahoma40x40_kaca+6956
0x13A68	0x3F00003F ;?ICS_Tahoma40x40_kaca+6960
0x13A6C	0x003F0000 ;?ICS_Tahoma40x40_kaca+6964
0x13A70	0x00003F00 ;?ICS_Tahoma40x40_kaca+6968
0x13A74	0x00000000 ;?ICS_Tahoma40x40_kaca+6972
0x13A78	0x00000000 ;?ICS_Tahoma40x40_kaca+6976
0x13A7C	0x00000000 ;?ICS_Tahoma40x40_kaca+6980
0x13A80	0x00000000 ;?ICS_Tahoma40x40_kaca+6984
0x13A84	0x00000000 ;?ICS_Tahoma40x40_kaca+6988
0x13A88	0x00000000 ;?ICS_Tahoma40x40_kaca+6992
0x13A8C	0x00000000 ;?ICS_Tahoma40x40_kaca+6996
0x13A90	0x00000000 ;?ICS_Tahoma40x40_kaca+7000
0x13A94	0x00000000 ;?ICS_Tahoma40x40_kaca+7004
0x13A98	0x00000000 ;?ICS_Tahoma40x40_kaca+7008
0x13A9C	0x00000000 ;?ICS_Tahoma40x40_kaca+7012
0x13AA0	0xFC000000 ;?ICS_Tahoma40x40_kaca+7016
0x13AA4	0xFFFC0FFF ;?ICS_Tahoma40x40_kaca+7020
0x13AA8	0x0FFFFC0F ;?ICS_Tahoma40x40_kaca+7024
0x13AAC	0xFC0FFFFC ;?ICS_Tahoma40x40_kaca+7028
0x13AB0	0xF0000FFF ;?ICS_Tahoma40x40_kaca+7032
0x13AB4	0x07F8000F ;?ICS_Tahoma40x40_kaca+7036
0x13AB8	0x0003FC00 ;?ICS_Tahoma40x40_kaca+7040
0x13ABC	0xFE0001FC ;?ICS_Tahoma40x40_kaca+7044
0x13AC0	0x00FF0000 ;?ICS_Tahoma40x40_kaca+7048
0x13AC4	0xC0007F80 ;?ICS_Tahoma40x40_kaca+7052
0x13AC8	0x1FC0003F ;?ICS_Tahoma40x40_kaca+7056
0x13ACC	0x000FE000 ;?ICS_Tahoma40x40_kaca+7060
0x13AD0	0xF80007F0 ;?ICS_Tahoma40x40_kaca+7064
0x13AD4	0x03FC0007 ;?ICS_Tahoma40x40_kaca+7068
0x13AD8	0x0001FE00 ;?ICS_Tahoma40x40_kaca+7072
0x13ADC	0xFE1FFFFE ;?ICS_Tahoma40x40_kaca+7076
0x13AE0	0xFFFE1FFF ;?ICS_Tahoma40x40_kaca+7080
0x13AE4	0x1FFFFE1F ;?ICS_Tahoma40x40_kaca+7084
0x13AE8	0x001FFFFE ;?ICS_Tahoma40x40_kaca+7088
0x13AEC	0x00000000 ;?ICS_Tahoma40x40_kaca+7092
0x13AF0	0x00000000 ;?ICS_Tahoma40x40_kaca+7096
0x13AF4	0x00000000 ;?ICS_Tahoma40x40_kaca+7100
0x13AF8	0x00000000 ;?ICS_Tahoma40x40_kaca+7104
0x13AFC	0x00000000 ;?ICS_Tahoma40x40_kaca+7108
0x13B00	0x00000000 ;?ICS_Tahoma40x40_kaca+7112
0x13B04	0x00000000 ;?ICS_Tahoma40x40_kaca+7116
0x13B08	0x00000000 ;?ICS_Tahoma40x40_kaca+7120
0x13B0C	0x00000000 ;?ICS_Tahoma40x40_kaca+7124
0x13B10	0x1FF81FF8 ;?ICS_Tahoma40x40_kaca+7128
0x13B14	0x1FF81FF8 ;?ICS_Tahoma40x40_kaca+7132
0x13B18	0x00F800F8 ;?ICS_Tahoma40x40_kaca+7136
0x13B1C	0x00F800F8 ;?ICS_Tahoma40x40_kaca+7140
0x13B20	0x00F800F8 ;?ICS_Tahoma40x40_kaca+7144
0x13B24	0x00F800F8 ;?ICS_Tahoma40x40_kaca+7148
0x13B28	0x00F800F8 ;?ICS_Tahoma40x40_kaca+7152
0x13B2C	0x00F800F8 ;?ICS_Tahoma40x40_kaca+7156
0x13B30	0x00F800F8 ;?ICS_Tahoma40x40_kaca+7160
0x13B34	0x00F800F8 ;?ICS_Tahoma40x40_kaca+7164
0x13B38	0x00F800F8 ;?ICS_Tahoma40x40_kaca+7168
0x13B3C	0x00F800F8 ;?ICS_Tahoma40x40_kaca+7172
0x13B40	0x00F800F8 ;?ICS_Tahoma40x40_kaca+7176
0x13B44	0x1FF800F8 ;?ICS_Tahoma40x40_kaca+7180
0x13B48	0x1FF81FF8 ;?ICS_Tahoma40x40_kaca+7184
0x13B4C	0x00001FF8 ;?ICS_Tahoma40x40_kaca+7188
0x13B50	0x00000000 ;?ICS_Tahoma40x40_kaca+7192
0x13B54	0x00000000 ;?ICS_Tahoma40x40_kaca+7196
0x13B58	0x00000000 ;?ICS_Tahoma40x40_kaca+7200
0x13B5C	0x00000000 ;?ICS_Tahoma40x40_kaca+7204
0x13B60	0x00000000 ;?ICS_Tahoma40x40_kaca+7208
0x13B64	0x00000000 ;?ICS_Tahoma40x40_kaca+7212
0x13B68	0xF8000078 ;?ICS_Tahoma40x40_kaca+7216
0x13B6C	0x00F00000 ;?ICS_Tahoma40x40_kaca+7220
0x13B70	0x0000F000 ;?ICS_Tahoma40x40_kaca+7224
0x13B74	0xE00001F0 ;?ICS_Tahoma40x40_kaca+7228
0x13B78	0x01E00001 ;?ICS_Tahoma40x40_kaca+7232
0x13B7C	0x0003E000 ;?ICS_Tahoma40x40_kaca+7236
0x13B80	0xC00003C0 ;?ICS_Tahoma40x40_kaca+7240
0x13B84	0x07C00003 ;?ICS_Tahoma40x40_kaca+7244
0x13B88	0x00078000 ;?ICS_Tahoma40x40_kaca+7248
0x13B8C	0x80000780 ;?ICS_Tahoma40x40_kaca+7252
0x13B90	0x0F00000F ;?ICS_Tahoma40x40_kaca+7256
0x13B94	0x000F0000 ;?ICS_Tahoma40x40_kaca+7260
0x13B98	0x00001F00 ;?ICS_Tahoma40x40_kaca+7264
0x13B9C	0x1E00001E ;?ICS_Tahoma40x40_kaca+7268
0x13BA0	0x003E0000 ;?ICS_Tahoma40x40_kaca+7272
0x13BA4	0x00003C00 ;?ICS_Tahoma40x40_kaca+7276
0x13BA8	0x7C00003C ;?ICS_Tahoma40x40_kaca+7280
0x13BAC	0x00780000 ;?ICS_Tahoma40x40_kaca+7284
0x13BB0	0x00007800 ;?ICS_Tahoma40x40_kaca+7288
0x13BB4	0xF00000F8 ;?ICS_Tahoma40x40_kaca+7292
0x13BB8	0x00F00000 ;?ICS_Tahoma40x40_kaca+7296
0x13BBC	0x0001F000 ;?ICS_Tahoma40x40_kaca+7300
0x13BC0	0x000001E0 ;?ICS_Tahoma40x40_kaca+7304
0x13BC4	0x00000000 ;?ICS_Tahoma40x40_kaca+7308
0x13BC8	0x00000000 ;?ICS_Tahoma40x40_kaca+7312
0x13BCC	0x00000000 ;?ICS_Tahoma40x40_kaca+7316
0x13BD0	0x00000000 ;?ICS_Tahoma40x40_kaca+7320
0x13BD4	0x00000000 ;?ICS_Tahoma40x40_kaca+7324
0x13BD8	0x0FFC0FFC ;?ICS_Tahoma40x40_kaca+7328
0x13BDC	0x0FFC0FFC ;?ICS_Tahoma40x40_kaca+7332
0x13BE0	0x0F800F80 ;?ICS_Tahoma40x40_kaca+7336
0x13BE4	0x0F800F80 ;?ICS_Tahoma40x40_kaca+7340
0x13BE8	0x0F800F80 ;?ICS_Tahoma40x40_kaca+7344
0x13BEC	0x0F800F80 ;?ICS_Tahoma40x40_kaca+7348
0x13BF0	0x0F800F80 ;?ICS_Tahoma40x40_kaca+7352
0x13BF4	0x0F800F80 ;?ICS_Tahoma40x40_kaca+7356
0x13BF8	0x0F800F80 ;?ICS_Tahoma40x40_kaca+7360
0x13BFC	0x0F800F80 ;?ICS_Tahoma40x40_kaca+7364
0x13C00	0x0F800F80 ;?ICS_Tahoma40x40_kaca+7368
0x13C04	0x0F800F80 ;?ICS_Tahoma40x40_kaca+7372
0x13C08	0x0F800F80 ;?ICS_Tahoma40x40_kaca+7376
0x13C0C	0x0FFC0F80 ;?ICS_Tahoma40x40_kaca+7380
0x13C10	0x0FFC0FFC ;?ICS_Tahoma40x40_kaca+7384
0x13C14	0x00000FFC ;?ICS_Tahoma40x40_kaca+7388
0x13C18	0x00000000 ;?ICS_Tahoma40x40_kaca+7392
0x13C1C	0x00000000 ;?ICS_Tahoma40x40_kaca+7396
0x13C20	0x00000000 ;?ICS_Tahoma40x40_kaca+7400
0x13C24	0x00000000 ;?ICS_Tahoma40x40_kaca+7404
0x13C28	0x00000000 ;?ICS_Tahoma40x40_kaca+7408
0x13C2C	0x00000000 ;?ICS_Tahoma40x40_kaca+7412
0x13C30	0x00000000 ;?ICS_Tahoma40x40_kaca+7416
0x13C34	0xFC000078 ;?ICS_Tahoma40x40_kaca+7420
0x13C38	0x01FC0000 ;?ICS_Tahoma40x40_kaca+7424
0x13C3C	0x0003FE00 ;?ICS_Tahoma40x40_kaca+7428
0x13C40	0xCF0003DF ;?ICS_Tahoma40x40_kaca+7432
0x13C44	0x0F8F8007 ;?ICS_Tahoma40x40_kaca+7436
0x13C48	0xC00F0780 ;?ICS_Tahoma40x40_kaca+7440
0x13C4C	0x03E01F03 ;?ICS_Tahoma40x40_kaca+7444
0x13C50	0x3C01E03E ;?ICS_Tahoma40x40_kaca+7448
0x13C54	0xF87C01F0 ;?ICS_Tahoma40x40_kaca+7452
0x13C58	0x0000F800 ;?ICS_Tahoma40x40_kaca+7456
0x13C5C	0x00000000 ;?ICS_Tahoma40x40_kaca+7460
0x13C60	0x00000000 ;?ICS_Tahoma40x40_kaca+7464
0x13C64	0x00000000 ;?ICS_Tahoma40x40_kaca+7468
0x13C68	0x00000000 ;?ICS_Tahoma40x40_kaca+7472
0x13C6C	0x00000000 ;?ICS_Tahoma40x40_kaca+7476
0x13C70	0x00000000 ;?ICS_Tahoma40x40_kaca+7480
0x13C74	0x00000000 ;?ICS_Tahoma40x40_kaca+7484
0x13C78	0x00000000 ;?ICS_Tahoma40x40_kaca+7488
0x13C7C	0x00000000 ;?ICS_Tahoma40x40_kaca+7492
0x13C80	0x00000000 ;?ICS_Tahoma40x40_kaca+7496
0x13C84	0x00000000 ;?ICS_Tahoma40x40_kaca+7500
0x13C88	0x00000000 ;?ICS_Tahoma40x40_kaca+7504
0x13C8C	0x00000000 ;?ICS_Tahoma40x40_kaca+7508
0x13C90	0x00000000 ;?ICS_Tahoma40x40_kaca+7512
0x13C94	0x00000000 ;?ICS_Tahoma40x40_kaca+7516
0x13C98	0x00000000 ;?ICS_Tahoma40x40_kaca+7520
0x13C9C	0x00000000 ;?ICS_Tahoma40x40_kaca+7524
0x13CA0	0x00000000 ;?ICS_Tahoma40x40_kaca+7528
0x13CA4	0x00000000 ;?ICS_Tahoma40x40_kaca+7532
0x13CA8	0x00000000 ;?ICS_Tahoma40x40_kaca+7536
0x13CAC	0x00000000 ;?ICS_Tahoma40x40_kaca+7540
0x13CB0	0x00000000 ;?ICS_Tahoma40x40_kaca+7544
0x13CB4	0x00000000 ;?ICS_Tahoma40x40_kaca+7548
0x13CB8	0x00000000 ;?ICS_Tahoma40x40_kaca+7552
0x13CBC	0x00000000 ;?ICS_Tahoma40x40_kaca+7556
0x13CC0	0x00000000 ;?ICS_Tahoma40x40_kaca+7560
0x13CC4	0x00000000 ;?ICS_Tahoma40x40_kaca+7564
0x13CC8	0x00000000 ;?ICS_Tahoma40x40_kaca+7568
0x13CCC	0x00000000 ;?ICS_Tahoma40x40_kaca+7572
0x13CD0	0x00000000 ;?ICS_Tahoma40x40_kaca+7576
0x13CD4	0x00000000 ;?ICS_Tahoma40x40_kaca+7580
0x13CD8	0x00000000 ;?ICS_Tahoma40x40_kaca+7584
0x13CDC	0x00000000 ;?ICS_Tahoma40x40_kaca+7588
0x13CE0	0x00000000 ;?ICS_Tahoma40x40_kaca+7592
0x13CE4	0x00000000 ;?ICS_Tahoma40x40_kaca+7596
0x13CE8	0x00000000 ;?ICS_Tahoma40x40_kaca+7600
0x13CEC	0x00000000 ;?ICS_Tahoma40x40_kaca+7604
0x13CF0	0x00000000 ;?ICS_Tahoma40x40_kaca+7608
0x13CF4	0x00000000 ;?ICS_Tahoma40x40_kaca+7612
0x13CF8	0x1FFFFF00 ;?ICS_Tahoma40x40_kaca+7616
0x13CFC	0xFF1FFFFF ;?ICS_Tahoma40x40_kaca+7620
0x13D00	0x00001FFF ;?ICS_Tahoma40x40_kaca+7624
0x13D04	0x00000000 ;?ICS_Tahoma40x40_kaca+7628
0x13D08	0x00000000 ;?ICS_Tahoma40x40_kaca+7632
0x13D0C	0x00000000 ;?ICS_Tahoma40x40_kaca+7636
0x13D10	0x00000000 ;?ICS_Tahoma40x40_kaca+7640
0x13D14	0x03E003F0 ;?ICS_Tahoma40x40_kaca+7644
0x13D18	0x0F8007C0 ;?ICS_Tahoma40x40_kaca+7648
0x13D1C	0x1E000F00 ;?ICS_Tahoma40x40_kaca+7652
0x13D20	0x00000000 ;?ICS_Tahoma40x40_kaca+7656
0x13D24	0x00000000 ;?ICS_Tahoma40x40_kaca+7660
0x13D28	0x00000000 ;?ICS_Tahoma40x40_kaca+7664
0x13D2C	0x00000000 ;?ICS_Tahoma40x40_kaca+7668
0x13D30	0x00000000 ;?ICS_Tahoma40x40_kaca+7672
0x13D34	0x00000000 ;?ICS_Tahoma40x40_kaca+7676
0x13D38	0x00000000 ;?ICS_Tahoma40x40_kaca+7680
0x13D3C	0x00000000 ;?ICS_Tahoma40x40_kaca+7684
0x13D40	0x00000000 ;?ICS_Tahoma40x40_kaca+7688
0x13D44	0x00000000 ;?ICS_Tahoma40x40_kaca+7692
0x13D48	0x00000000 ;?ICS_Tahoma40x40_kaca+7696
0x13D4C	0x00000000 ;?ICS_Tahoma40x40_kaca+7700
0x13D50	0x00000000 ;?ICS_Tahoma40x40_kaca+7704
0x13D54	0x00000000 ;?ICS_Tahoma40x40_kaca+7708
0x13D58	0x00000000 ;?ICS_Tahoma40x40_kaca+7712
0x13D5C	0x00000000 ;?ICS_Tahoma40x40_kaca+7716
0x13D60	0x00000000 ;?ICS_Tahoma40x40_kaca+7720
0x13D64	0x00000000 ;?ICS_Tahoma40x40_kaca+7724
0x13D68	0x00000000 ;?ICS_Tahoma40x40_kaca+7728
0x13D6C	0x00000000 ;?ICS_Tahoma40x40_kaca+7732
0x13D70	0x00000000 ;?ICS_Tahoma40x40_kaca+7736
0x13D74	0x00000000 ;?ICS_Tahoma40x40_kaca+7740
0x13D78	0x00000000 ;?ICS_Tahoma40x40_kaca+7744
0x13D7C	0x00000000 ;?ICS_Tahoma40x40_kaca+7748
0x13D80	0x00000000 ;?ICS_Tahoma40x40_kaca+7752
0x13D84	0x003FE000 ;?ICS_Tahoma40x40_kaca+7756
0x13D88	0xF800FFF8 ;?ICS_Tahoma40x40_kaca+7760
0x13D8C	0xFFF801FF ;?ICS_Tahoma40x40_kaca+7764
0x13D90	0x03F81803 ;?ICS_Tahoma40x40_kaca+7768
0x13D94	0x8003F000 ;?ICS_Tahoma40x40_kaca+7772
0x13D98	0xFFF003FF ;?ICS_Tahoma40x40_kaca+7776
0x13D9C	0x03FFFC03 ;?ICS_Tahoma40x40_kaca+7780
0x13DA0	0x7E03F1FC ;?ICS_Tahoma40x40_kaca+7784
0x13DA4	0xF07E03F0 ;?ICS_Tahoma40x40_kaca+7788
0x13DA8	0x03F07E03 ;?ICS_Tahoma40x40_kaca+7792
0x13DAC	0xFE03F8FE ;?ICS_Tahoma40x40_kaca+7796
0x13DB0	0xFFFC03FF ;?ICS_Tahoma40x40_kaca+7800
0x13DB4	0x03FFF803 ;?ICS_Tahoma40x40_kaca+7804
0x13DB8	0x0003F3F0 ;?ICS_Tahoma40x40_kaca+7808
0x13DBC	0x00000000 ;?ICS_Tahoma40x40_kaca+7812
0x13DC0	0x00000000 ;?ICS_Tahoma40x40_kaca+7816
0x13DC4	0x00000000 ;?ICS_Tahoma40x40_kaca+7820
0x13DC8	0x00000000 ;?ICS_Tahoma40x40_kaca+7824
0x13DCC	0x00000000 ;?ICS_Tahoma40x40_kaca+7828
0x13DD0	0x00000000 ;?ICS_Tahoma40x40_kaca+7832
0x13DD4	0x00000000 ;?ICS_Tahoma40x40_kaca+7836
0x13DD8	0x00000000 ;?ICS_Tahoma40x40_kaca+7840
0x13DDC	0x00000000 ;?ICS_Tahoma40x40_kaca+7844
0x13DE0	0x00000000 ;?ICS_Tahoma40x40_kaca+7848
0x13DE4	0x00000000 ;?ICS_Tahoma40x40_kaca+7852
0x13DE8	0xFC0000FC ;?ICS_Tahoma40x40_kaca+7856
0x13DEC	0x00FC0000 ;?ICS_Tahoma40x40_kaca+7860
0x13DF0	0x0000FC00 ;?ICS_Tahoma40x40_kaca+7864
0x13DF4	0xFC0000FC ;?ICS_Tahoma40x40_kaca+7868
0x13DF8	0x00FC0000 ;?ICS_Tahoma40x40_kaca+7872
0x13DFC	0x00F8FC00 ;?ICS_Tahoma40x40_kaca+7876
0x13E00	0xFC03FEFC ;?ICS_Tahoma40x40_kaca+7880
0x13E04	0xFFFC03FF ;?ICS_Tahoma40x40_kaca+7884
0x13E08	0x07E1FC07 ;?ICS_Tahoma40x40_kaca+7888
0x13E0C	0xFC0FE0FC ;?ICS_Tahoma40x40_kaca+7892
0x13E10	0xC0FC0FC0 ;?ICS_Tahoma40x40_kaca+7896
0x13E14	0x0FC0FC0F ;?ICS_Tahoma40x40_kaca+7900
0x13E18	0xFC0FC0FC ;?ICS_Tahoma40x40_kaca+7904
0x13E1C	0xC0FC0FC0 ;?ICS_Tahoma40x40_kaca+7908
0x13E20	0x07E0FC0F ;?ICS_Tahoma40x40_kaca+7912
0x13E24	0xFC07F0FC ;?ICS_Tahoma40x40_kaca+7916
0x13E28	0xFFFC07FF ;?ICS_Tahoma40x40_kaca+7920
0x13E2C	0x01FFFC03 ;?ICS_Tahoma40x40_kaca+7924
0x13E30	0x00007EFC ;?ICS_Tahoma40x40_kaca+7928
0x13E34	0x00000000 ;?ICS_Tahoma40x40_kaca+7932
0x13E38	0x00000000 ;?ICS_Tahoma40x40_kaca+7936
0x13E3C	0x00000000 ;?ICS_Tahoma40x40_kaca+7940
0x13E40	0x00000000 ;?ICS_Tahoma40x40_kaca+7944
0x13E44	0x00000000 ;?ICS_Tahoma40x40_kaca+7948
0x13E48	0x00000000 ;?ICS_Tahoma40x40_kaca+7952
0x13E4C	0x00000000 ;?ICS_Tahoma40x40_kaca+7956
0x13E50	0x00000000 ;?ICS_Tahoma40x40_kaca+7960
0x13E54	0x00000000 ;?ICS_Tahoma40x40_kaca+7964
0x13E58	0x00000000 ;?ICS_Tahoma40x40_kaca+7968
0x13E5C	0x00000000 ;?ICS_Tahoma40x40_kaca+7972
0x13E60	0x00000000 ;?ICS_Tahoma40x40_kaca+7976
0x13E64	0x3F800000 ;?ICS_Tahoma40x40_kaca+7980
0x13E68	0xFFF8FFE0 ;?ICS_Tahoma40x40_kaca+7984
0x13E6C	0xE1FCFFF8 ;?ICS_Tahoma40x40_kaca+7988
0x13E70	0x007E80FC ;?ICS_Tahoma40x40_kaca+7992
0x13E74	0x007E007E ;?ICS_Tahoma40x40_kaca+7996
0x13E78	0x007E007E ;?ICS_Tahoma40x40_kaca+8000
0x13E7C	0x80FC007E ;?ICS_Tahoma40x40_kaca+8004
0x13E80	0xFFF8E1FC ;?ICS_Tahoma40x40_kaca+8008
0x13E84	0xFFE0FFF8 ;?ICS_Tahoma40x40_kaca+8012
0x13E88	0x00003F80 ;?ICS_Tahoma40x40_kaca+8016
0x13E8C	0x00000000 ;?ICS_Tahoma40x40_kaca+8020
0x13E90	0x00000000 ;?ICS_Tahoma40x40_kaca+8024
0x13E94	0x00000000 ;?ICS_Tahoma40x40_kaca+8028
0x13E98	0x00000000 ;?ICS_Tahoma40x40_kaca+8032
0x13E9C	0x00000000 ;?ICS_Tahoma40x40_kaca+8036
0x13EA0	0x00000000 ;?ICS_Tahoma40x40_kaca+8040
0x13EA4	0x00000000 ;?ICS_Tahoma40x40_kaca+8044
0x13EA8	0x00000000 ;?ICS_Tahoma40x40_kaca+8048
0x13EAC	0x00000000 ;?ICS_Tahoma40x40_kaca+8052
0x13EB0	0x0007E000 ;?ICS_Tahoma40x40_kaca+8056
0x13EB4	0xE00007E0 ;?ICS_Tahoma40x40_kaca+8060
0x13EB8	0x07E00007 ;?ICS_Tahoma40x40_kaca+8064
0x13EBC	0x0007E000 ;?ICS_Tahoma40x40_kaca+8068
0x13EC0	0xE00007E0 ;?ICS_Tahoma40x40_kaca+8072
0x13EC4	0x07E7C007 ;?ICS_Tahoma40x40_kaca+8076
0x13EC8	0xF807FFF0 ;?ICS_Tahoma40x40_kaca+8080
0x13ECC	0xFFFC07FF ;?ICS_Tahoma40x40_kaca+8084
0x13ED0	0x07E1FC07 ;?ICS_Tahoma40x40_kaca+8088
0x13ED4	0x7E07E0FC ;?ICS_Tahoma40x40_kaca+8092
0x13ED8	0xE07E07E0 ;?ICS_Tahoma40x40_kaca+8096
0x13EDC	0x07E07E07 ;?ICS_Tahoma40x40_kaca+8100
0x13EE0	0x7E07E07E ;?ICS_Tahoma40x40_kaca+8104
0x13EE4	0xE07E07E0 ;?ICS_Tahoma40x40_kaca+8108
0x13EE8	0x07E0FE07 ;?ICS_Tahoma40x40_kaca+8112
0x13EEC	0xFC07F0FC ;?ICS_Tahoma40x40_kaca+8116
0x13EF0	0xFFF807FF ;?ICS_Tahoma40x40_kaca+8120
0x13EF4	0x07FFF007 ;?ICS_Tahoma40x40_kaca+8124
0x13EF8	0x0007E7E0 ;?ICS_Tahoma40x40_kaca+8128
0x13EFC	0x00000000 ;?ICS_Tahoma40x40_kaca+8132
0x13F00	0x00000000 ;?ICS_Tahoma40x40_kaca+8136
0x13F04	0x00000000 ;?ICS_Tahoma40x40_kaca+8140
0x13F08	0x00000000 ;?ICS_Tahoma40x40_kaca+8144
0x13F0C	0x00000000 ;?ICS_Tahoma40x40_kaca+8148
0x13F10	0x00000000 ;?ICS_Tahoma40x40_kaca+8152
0x13F14	0x00000000 ;?ICS_Tahoma40x40_kaca+8156
0x13F18	0x00000000 ;?ICS_Tahoma40x40_kaca+8160
0x13F1C	0x00000000 ;?ICS_Tahoma40x40_kaca+8164
0x13F20	0x00000000 ;?ICS_Tahoma40x40_kaca+8168
0x13F24	0x00000000 ;?ICS_Tahoma40x40_kaca+8172
0x13F28	0x00000000 ;?ICS_Tahoma40x40_kaca+8176
0x13F2C	0x00000000 ;?ICS_Tahoma40x40_kaca+8180
0x13F30	0x00000000 ;?ICS_Tahoma40x40_kaca+8184
0x13F34	0x00000000 ;?ICS_Tahoma40x40_kaca+8188
0x13F38	0x00000000 ;?ICS_Tahoma40x40_kaca+8192
0x13F3C	0x003F8000 ;?ICS_Tahoma40x40_kaca+8196
0x13F40	0xF000FFE0 ;?ICS_Tahoma40x40_kaca+8200
0x13F44	0xFFF801FF ;?ICS_Tahoma40x40_kaca+8204
0x13F48	0x03F0FC03 ;?ICS_Tahoma40x40_kaca+8208
0x13F4C	0x7E07E07C ;?ICS_Tahoma40x40_kaca+8212
0x13F50	0xFFFE07E0 ;?ICS_Tahoma40x40_kaca+8216
0x13F54	0x07FFFE07 ;?ICS_Tahoma40x40_kaca+8220
0x13F58	0x7E07FFFE ;?ICS_Tahoma40x40_kaca+8224
0x13F5C	0x007E0000 ;?ICS_Tahoma40x40_kaca+8228
0x13F60	0x0400FC00 ;?ICS_Tahoma40x40_kaca+8232
0x13F64	0xF80781FC ;?ICS_Tahoma40x40_kaca+8236
0x13F68	0xFFF007FF ;?ICS_Tahoma40x40_kaca+8240
0x13F6C	0x07FFE007 ;?ICS_Tahoma40x40_kaca+8244
0x13F70	0x0000FF80 ;?ICS_Tahoma40x40_kaca+8248
0x13F74	0x00000000 ;?ICS_Tahoma40x40_kaca+8252
0x13F78	0x00000000 ;?ICS_Tahoma40x40_kaca+8256
0x13F7C	0x00000000 ;?ICS_Tahoma40x40_kaca+8260
0x13F80	0x00000000 ;?ICS_Tahoma40x40_kaca+8264
0x13F84	0x00000000 ;?ICS_Tahoma40x40_kaca+8268
0x13F88	0x00000000 ;?ICS_Tahoma40x40_kaca+8272
0x13F8C	0x00000000 ;?ICS_Tahoma40x40_kaca+8276
0x13F90	0x00000000 ;?ICS_Tahoma40x40_kaca+8280
0x13F94	0x00000000 ;?ICS_Tahoma40x40_kaca+8284
0x13F98	0x3FE03F80 ;?ICS_Tahoma40x40_kaca+8288
0x13F9C	0x3FF83FF0 ;?ICS_Tahoma40x40_kaca+8292
0x13FA0	0x01F803F8 ;?ICS_Tahoma40x40_kaca+8296
0x13FA4	0x1FFE01F8 ;?ICS_Tahoma40x40_kaca+8300
0x13FA8	0x1FFE1FFE ;?ICS_Tahoma40x40_kaca+8304
0x13FAC	0x01F81FFE ;?ICS_Tahoma40x40_kaca+8308
0x13FB0	0x01F801F8 ;?ICS_Tahoma40x40_kaca+8312
0x13FB4	0x01F801F8 ;?ICS_Tahoma40x40_kaca+8316
0x13FB8	0x01F801F8 ;?ICS_Tahoma40x40_kaca+8320
0x13FBC	0x01F801F8 ;?ICS_Tahoma40x40_kaca+8324
0x13FC0	0x01F801F8 ;?ICS_Tahoma40x40_kaca+8328
0x13FC4	0x01F801F8 ;?ICS_Tahoma40x40_kaca+8332
0x13FC8	0x000001F8 ;?ICS_Tahoma40x40_kaca+8336
0x13FCC	0x00000000 ;?ICS_Tahoma40x40_kaca+8340
0x13FD0	0x00000000 ;?ICS_Tahoma40x40_kaca+8344
0x13FD4	0x00000000 ;?ICS_Tahoma40x40_kaca+8348
0x13FD8	0x00000000 ;?ICS_Tahoma40x40_kaca+8352
0x13FDC	0x00000000 ;?ICS_Tahoma40x40_kaca+8356
0x13FE0	0x00000000 ;?ICS_Tahoma40x40_kaca+8360
0x13FE4	0x00000000 ;?ICS_Tahoma40x40_kaca+8364
0x13FE8	0x00000000 ;?ICS_Tahoma40x40_kaca+8368
0x13FEC	0x00000000 ;?ICS_Tahoma40x40_kaca+8372
0x13FF0	0x00000000 ;?ICS_Tahoma40x40_kaca+8376
0x13FF4	0x00000000 ;?ICS_Tahoma40x40_kaca+8380
0x13FF8	0x00000000 ;?ICS_Tahoma40x40_kaca+8384
0x13FFC	0x00000000 ;?ICS_Tahoma40x40_kaca+8388
0x14000	0x00000000 ;?ICS_Tahoma40x40_kaca+8392
0x14004	0x07EFC000 ;?ICS_Tahoma40x40_kaca+8396
0x14008	0xF807FFF0 ;?ICS_Tahoma40x40_kaca+8400
0x1400C	0xFFFC07FF ;?ICS_Tahoma40x40_kaca+8404
0x14010	0x07E1FC07 ;?ICS_Tahoma40x40_kaca+8408
0x14014	0x7E07E0FE ;?ICS_Tahoma40x40_kaca+8412
0x14018	0xE07E07E0 ;?ICS_Tahoma40x40_kaca+8416
0x1401C	0x07E07E07 ;?ICS_Tahoma40x40_kaca+8420
0x14020	0x7E07E07E ;?ICS_Tahoma40x40_kaca+8424
0x14024	0xE07E07E0 ;?ICS_Tahoma40x40_kaca+8428
0x14028	0x07E0FE07 ;?ICS_Tahoma40x40_kaca+8432
0x1402C	0xFC07F0FC ;?ICS_Tahoma40x40_kaca+8436
0x14030	0xFFF807FF ;?ICS_Tahoma40x40_kaca+8440
0x14034	0x07FFF007 ;?ICS_Tahoma40x40_kaca+8444
0x14038	0x0007E7E0 ;?ICS_Tahoma40x40_kaca+8448
0x1403C	0xF00007E0 ;?ICS_Tahoma40x40_kaca+8452
0x14040	0x03F81807 ;?ICS_Tahoma40x40_kaca+8456
0x14044	0xF803FFF8 ;?ICS_Tahoma40x40_kaca+8460
0x14048	0xFFF801FF ;?ICS_Tahoma40x40_kaca+8464
0x1404C	0x001FF000 ;?ICS_Tahoma40x40_kaca+8468
0x14050	0x00000000 ;?ICS_Tahoma40x40_kaca+8472
0x14054	0x00000000 ;?ICS_Tahoma40x40_kaca+8476
0x14058	0x00000000 ;?ICS_Tahoma40x40_kaca+8480
0x1405C	0x00000000 ;?ICS_Tahoma40x40_kaca+8484
0x14060	0x00000000 ;?ICS_Tahoma40x40_kaca+8488
0x14064	0x00000000 ;?ICS_Tahoma40x40_kaca+8492
0x14068	0xFC0000FC ;?ICS_Tahoma40x40_kaca+8496
0x1406C	0x00FC0000 ;?ICS_Tahoma40x40_kaca+8500
0x14070	0x0000FC00 ;?ICS_Tahoma40x40_kaca+8504
0x14074	0xFC0000FC ;?ICS_Tahoma40x40_kaca+8508
0x14078	0x00FC0000 ;?ICS_Tahoma40x40_kaca+8512
0x1407C	0x00F8FC00 ;?ICS_Tahoma40x40_kaca+8516
0x14080	0xFC01FEFC ;?ICS_Tahoma40x40_kaca+8520
0x14084	0xFFFC03FF ;?ICS_Tahoma40x40_kaca+8524
0x14088	0x07FFFC07 ;?ICS_Tahoma40x40_kaca+8528
0x1408C	0xFC07F1FC ;?ICS_Tahoma40x40_kaca+8532
0x14090	0xE0FC07E0 ;?ICS_Tahoma40x40_kaca+8536
0x14094	0x07E0FC07 ;?ICS_Tahoma40x40_kaca+8540
0x14098	0xFC07E0FC ;?ICS_Tahoma40x40_kaca+8544
0x1409C	0xE0FC07E0 ;?ICS_Tahoma40x40_kaca+8548
0x140A0	0x07E0FC07 ;?ICS_Tahoma40x40_kaca+8552
0x140A4	0xFC07E0FC ;?ICS_Tahoma40x40_kaca+8556
0x140A8	0xE0FC07E0 ;?ICS_Tahoma40x40_kaca+8560
0x140AC	0x07E0FC07 ;?ICS_Tahoma40x40_kaca+8564
0x140B0	0x0007E0FC ;?ICS_Tahoma40x40_kaca+8568
0x140B4	0x00000000 ;?ICS_Tahoma40x40_kaca+8572
0x140B8	0x00000000 ;?ICS_Tahoma40x40_kaca+8576
0x140BC	0x00000000 ;?ICS_Tahoma40x40_kaca+8580
0x140C0	0x00000000 ;?ICS_Tahoma40x40_kaca+8584
0x140C4	0x00000000 ;?ICS_Tahoma40x40_kaca+8588
0x140C8	0x00000000 ;?ICS_Tahoma40x40_kaca+8592
0x140CC	0x00000000 ;?ICS_Tahoma40x40_kaca+8596
0x140D0	0xFCFCFCFC ;?ICS_Tahoma40x40_kaca+8600
0x140D4	0xFC000000 ;?ICS_Tahoma40x40_kaca+8604
0x140D8	0xFCFCFCFC ;?ICS_Tahoma40x40_kaca+8608
0x140DC	0xFCFCFCFC ;?ICS_Tahoma40x40_kaca+8612
0x140E0	0xFCFCFCFC ;?ICS_Tahoma40x40_kaca+8616
0x140E4	0xFCFCFCFC ;?ICS_Tahoma40x40_kaca+8620
0x140E8	0x000000FC ;?ICS_Tahoma40x40_kaca+8624
0x140EC	0x00000000 ;?ICS_Tahoma40x40_kaca+8628
0x140F0	0x00000000 ;?ICS_Tahoma40x40_kaca+8632
0x140F4	0x00000000 ;?ICS_Tahoma40x40_kaca+8636
0x140F8	0x00000000 ;?ICS_Tahoma40x40_kaca+8640
0x140FC	0x00000000 ;?ICS_Tahoma40x40_kaca+8644
0x14100	0x03F003F0 ;?ICS_Tahoma40x40_kaca+8648
0x14104	0x03F003F0 ;?ICS_Tahoma40x40_kaca+8652
0x14108	0x00000000 ;?ICS_Tahoma40x40_kaca+8656
0x1410C	0x03FE0000 ;?ICS_Tahoma40x40_kaca+8660
0x14110	0x03FE03FE ;?ICS_Tahoma40x40_kaca+8664
0x14114	0x03F003FE ;?ICS_Tahoma40x40_kaca+8668
0x14118	0x03F003F0 ;?ICS_Tahoma40x40_kaca+8672
0x1411C	0x03F003F0 ;?ICS_Tahoma40x40_kaca+8676
0x14120	0x03F003F0 ;?ICS_Tahoma40x40_kaca+8680
0x14124	0x03F003F0 ;?ICS_Tahoma40x40_kaca+8684
0x14128	0x03F003F0 ;?ICS_Tahoma40x40_kaca+8688
0x1412C	0x03F003F0 ;?ICS_Tahoma40x40_kaca+8692
0x14130	0x03F003F0 ;?ICS_Tahoma40x40_kaca+8696
0x14134	0x03F803F0 ;?ICS_Tahoma40x40_kaca+8700
0x14138	0x01FF01FF ;?ICS_Tahoma40x40_kaca+8704
0x1413C	0x003F00FF ;?ICS_Tahoma40x40_kaca+8708
0x14140	0x00000000 ;?ICS_Tahoma40x40_kaca+8712
0x14144	0x00000000 ;?ICS_Tahoma40x40_kaca+8716
0x14148	0x00000000 ;?ICS_Tahoma40x40_kaca+8720
0x1414C	0x00000000 ;?ICS_Tahoma40x40_kaca+8724
0x14150	0x00000000 ;?ICS_Tahoma40x40_kaca+8728
0x14154	0x00000000 ;?ICS_Tahoma40x40_kaca+8732
0x14158	0xFC0000FC ;?ICS_Tahoma40x40_kaca+8736
0x1415C	0x00FC0000 ;?ICS_Tahoma40x40_kaca+8740
0x14160	0x0000FC00 ;?ICS_Tahoma40x40_kaca+8744
0x14164	0xFC0000FC ;?ICS_Tahoma40x40_kaca+8748
0x14168	0x00FC0000 ;?ICS_Tahoma40x40_kaca+8752
0x1416C	0x0FF0FC00 ;?ICS_Tahoma40x40_kaca+8756
0x14170	0xFC07F0FC ;?ICS_Tahoma40x40_kaca+8760
0x14174	0xFCFC03F8 ;?ICS_Tahoma40x40_kaca+8764
0x14178	0x00FEFC01 ;?ICS_Tahoma40x40_kaca+8768
0x1417C	0xFC00FEFC ;?ICS_Tahoma40x40_kaca+8772
0x14180	0x3FFC007F ;?ICS_Tahoma40x40_kaca+8776
0x14184	0x003FFC00 ;?ICS_Tahoma40x40_kaca+8780
0x14188	0xFC007FFC ;?ICS_Tahoma40x40_kaca+8784
0x1418C	0xFEFC007F ;?ICS_Tahoma40x40_kaca+8788
0x14190	0x01FCFC00 ;?ICS_Tahoma40x40_kaca+8792
0x14194	0xFC01FCFC ;?ICS_Tahoma40x40_kaca+8796
0x14198	0xF0FC03F8 ;?ICS_Tahoma40x40_kaca+8800
0x1419C	0x07F0FC03 ;?ICS_Tahoma40x40_kaca+8804
0x141A0	0x000FE0FC ;?ICS_Tahoma40x40_kaca+8808
0x141A4	0x00000000 ;?ICS_Tahoma40x40_kaca+8812
0x141A8	0x00000000 ;?ICS_Tahoma40x40_kaca+8816
0x141AC	0x00000000 ;?ICS_Tahoma40x40_kaca+8820
0x141B0	0x00000000 ;?ICS_Tahoma40x40_kaca+8824
0x141B4	0x00000000 ;?ICS_Tahoma40x40_kaca+8828
0x141B8	0x00000000 ;?ICS_Tahoma40x40_kaca+8832
0x141BC	0x00000000 ;?ICS_Tahoma40x40_kaca+8836
0x141C0	0xFCFCFCFC ;?ICS_Tahoma40x40_kaca+8840
0x141C4	0xFCFCFCFC ;?ICS_Tahoma40x40_kaca+8844
0x141C8	0xFCFCFCFC ;?ICS_Tahoma40x40_kaca+8848
0x141CC	0xFCFCFCFC ;?ICS_Tahoma40x40_kaca+8852
0x141D0	0xFCFCFCFC ;?ICS_Tahoma40x40_kaca+8856
0x141D4	0xFCFCFCFC ;?ICS_Tahoma40x40_kaca+8860
0x141D8	0x000000FC ;?ICS_Tahoma40x40_kaca+8864
0x141DC	0x00000000 ;?ICS_Tahoma40x40_kaca+8868
0x141E0	0x00000000 ;?ICS_Tahoma40x40_kaca+8872
0x141E4	0x00000000 ;?ICS_Tahoma40x40_kaca+8876
0x141E8	0x00000000 ;?ICS_Tahoma40x40_kaca+8880
0x141EC	0x00000000 ;?ICS_Tahoma40x40_kaca+8884
0x141F0	0x00000000 ;?ICS_Tahoma40x40_kaca+8888
0x141F4	0x00000000 ;?ICS_Tahoma40x40_kaca+8892
0x141F8	0x00000000 ;?ICS_Tahoma40x40_kaca+8896
0x141FC	0x00000000 ;?ICS_Tahoma40x40_kaca+8900
0x14200	0x00000000 ;?ICS_Tahoma40x40_kaca+8904
0x14204	0x00000000 ;?ICS_Tahoma40x40_kaca+8908
0x14208	0x00000000 ;?ICS_Tahoma40x40_kaca+8912
0x1420C	0x00000000 ;?ICS_Tahoma40x40_kaca+8916
0x14210	0x00000000 ;?ICS_Tahoma40x40_kaca+8920
0x14214	0x00000000 ;?ICS_Tahoma40x40_kaca+8924
0x14218	0x00000000 ;?ICS_Tahoma40x40_kaca+8928
0x1421C	0x07C0F8FC ;?ICS_Tahoma40x40_kaca+8932
0x14220	0x0FF1FEFC ;?ICS_Tahoma40x40_kaca+8936
0x14224	0x1FFBFFFC ;?ICS_Tahoma40x40_kaca+8940
0x14228	0x3FFFFFFC ;?ICS_Tahoma40x40_kaca+8944
0x1422C	0x3FFFFFFC ;?ICS_Tahoma40x40_kaca+8948
0x14230	0x3F8FF1FC ;?ICS_Tahoma40x40_kaca+8952
0x14234	0x3F07E0FC ;?ICS_Tahoma40x40_kaca+8956
0x14238	0x3F07E0FC ;?ICS_Tahoma40x40_kaca+8960
0x1423C	0x3F07E0FC ;?ICS_Tahoma40x40_kaca+8964
0x14240	0x3F07E0FC ;?ICS_Tahoma40x40_kaca+8968
0x14244	0x3F07E0FC ;?ICS_Tahoma40x40_kaca+8972
0x14248	0x3F07E0FC ;?ICS_Tahoma40x40_kaca+8976
0x1424C	0x3F07E0FC ;?ICS_Tahoma40x40_kaca+8980
0x14250	0x3F07E0FC ;?ICS_Tahoma40x40_kaca+8984
0x14254	0x3F07E0FC ;?ICS_Tahoma40x40_kaca+8988
0x14258	0x3F07E0FC ;?ICS_Tahoma40x40_kaca+8992
0x1425C	0x3F07E0FC ;?ICS_Tahoma40x40_kaca+8996
0x14260	0x3F07E0FC ;?ICS_Tahoma40x40_kaca+9000
0x14264	0x00000000 ;?ICS_Tahoma40x40_kaca+9004
0x14268	0x00000000 ;?ICS_Tahoma40x40_kaca+9008
0x1426C	0x00000000 ;?ICS_Tahoma40x40_kaca+9012
0x14270	0x00000000 ;?ICS_Tahoma40x40_kaca+9016
0x14274	0x00000000 ;?ICS_Tahoma40x40_kaca+9020
0x14278	0x00000000 ;?ICS_Tahoma40x40_kaca+9024
0x1427C	0x00000000 ;?ICS_Tahoma40x40_kaca+9028
0x14280	0x00000000 ;?ICS_Tahoma40x40_kaca+9032
0x14284	0x00000000 ;?ICS_Tahoma40x40_kaca+9036
0x14288	0x00000000 ;?ICS_Tahoma40x40_kaca+9040
0x1428C	0x00000000 ;?ICS_Tahoma40x40_kaca+9044
0x14290	0x00000000 ;?ICS_Tahoma40x40_kaca+9048
0x14294	0x00000000 ;?ICS_Tahoma40x40_kaca+9052
0x14298	0x00000000 ;?ICS_Tahoma40x40_kaca+9056
0x1429C	0x00000000 ;?ICS_Tahoma40x40_kaca+9060
0x142A0	0x00000000 ;?ICS_Tahoma40x40_kaca+9064
0x142A4	0x00000000 ;?ICS_Tahoma40x40_kaca+9068
0x142A8	0x00000000 ;?ICS_Tahoma40x40_kaca+9072
0x142AC	0x00F8FC00 ;?ICS_Tahoma40x40_kaca+9076
0x142B0	0xFC01FEFC ;?ICS_Tahoma40x40_kaca+9080
0x142B4	0xFFFC03FF ;?ICS_Tahoma40x40_kaca+9084
0x142B8	0x07FFFC07 ;?ICS_Tahoma40x40_kaca+9088
0x142BC	0xFC07F1FC ;?ICS_Tahoma40x40_kaca+9092
0x142C0	0xE0FC07E0 ;?ICS_Tahoma40x40_kaca+9096
0x142C4	0x07E0FC07 ;?ICS_Tahoma40x40_kaca+9100
0x142C8	0xFC07E0FC ;?ICS_Tahoma40x40_kaca+9104
0x142CC	0xE0FC07E0 ;?ICS_Tahoma40x40_kaca+9108
0x142D0	0x07E0FC07 ;?ICS_Tahoma40x40_kaca+9112
0x142D4	0xFC07E0FC ;?ICS_Tahoma40x40_kaca+9116
0x142D8	0xE0FC07E0 ;?ICS_Tahoma40x40_kaca+9120
0x142DC	0x07E0FC07 ;?ICS_Tahoma40x40_kaca+9124
0x142E0	0x0007E0FC ;?ICS_Tahoma40x40_kaca+9128
0x142E4	0x00000000 ;?ICS_Tahoma40x40_kaca+9132
0x142E8	0x00000000 ;?ICS_Tahoma40x40_kaca+9136
0x142EC	0x00000000 ;?ICS_Tahoma40x40_kaca+9140
0x142F0	0x00000000 ;?ICS_Tahoma40x40_kaca+9144
0x142F4	0x00000000 ;?ICS_Tahoma40x40_kaca+9148
0x142F8	0x00000000 ;?ICS_Tahoma40x40_kaca+9152
0x142FC	0x00000000 ;?ICS_Tahoma40x40_kaca+9156
0x14300	0x00000000 ;?ICS_Tahoma40x40_kaca+9160
0x14304	0x00000000 ;?ICS_Tahoma40x40_kaca+9164
0x14308	0x00000000 ;?ICS_Tahoma40x40_kaca+9168
0x1430C	0x00000000 ;?ICS_Tahoma40x40_kaca+9172
0x14310	0x00000000 ;?ICS_Tahoma40x40_kaca+9176
0x14314	0x00000000 ;?ICS_Tahoma40x40_kaca+9180
0x14318	0x00000000 ;?ICS_Tahoma40x40_kaca+9184
0x1431C	0x00000000 ;?ICS_Tahoma40x40_kaca+9188
0x14320	0x00000000 ;?ICS_Tahoma40x40_kaca+9192
0x14324	0x003FC000 ;?ICS_Tahoma40x40_kaca+9196
0x14328	0xF800FFF0 ;?ICS_Tahoma40x40_kaca+9200
0x1432C	0xFFFC01FF ;?ICS_Tahoma40x40_kaca+9204
0x14330	0x03F0FC03 ;?ICS_Tahoma40x40_kaca+9208
0x14334	0x7E03F0FC ;?ICS_Tahoma40x40_kaca+9212
0x14338	0xE07E07E0 ;?ICS_Tahoma40x40_kaca+9216
0x1433C	0x07E07E07 ;?ICS_Tahoma40x40_kaca+9220
0x14340	0x7E07E07E ;?ICS_Tahoma40x40_kaca+9224
0x14344	0xE07E07E0 ;?ICS_Tahoma40x40_kaca+9228
0x14348	0x03F0FC07 ;?ICS_Tahoma40x40_kaca+9232
0x1434C	0xFC03F0FC ;?ICS_Tahoma40x40_kaca+9236
0x14350	0xFFF803FF ;?ICS_Tahoma40x40_kaca+9240
0x14354	0x00FFF001 ;?ICS_Tahoma40x40_kaca+9244
0x14358	0x00003F80 ;?ICS_Tahoma40x40_kaca+9248
0x1435C	0x00000000 ;?ICS_Tahoma40x40_kaca+9252
0x14360	0x00000000 ;?ICS_Tahoma40x40_kaca+9256
0x14364	0x00000000 ;?ICS_Tahoma40x40_kaca+9260
0x14368	0x00000000 ;?ICS_Tahoma40x40_kaca+9264
0x1436C	0x00000000 ;?ICS_Tahoma40x40_kaca+9268
0x14370	0x00000000 ;?ICS_Tahoma40x40_kaca+9272
0x14374	0x00000000 ;?ICS_Tahoma40x40_kaca+9276
0x14378	0x00000000 ;?ICS_Tahoma40x40_kaca+9280
0x1437C	0x00000000 ;?ICS_Tahoma40x40_kaca+9284
0x14380	0x00000000 ;?ICS_Tahoma40x40_kaca+9288
0x14384	0x00000000 ;?ICS_Tahoma40x40_kaca+9292
0x14388	0x00000000 ;?ICS_Tahoma40x40_kaca+9296
0x1438C	0x00000000 ;?ICS_Tahoma40x40_kaca+9300
0x14390	0x00000000 ;?ICS_Tahoma40x40_kaca+9304
0x14394	0x00000000 ;?ICS_Tahoma40x40_kaca+9308
0x14398	0x00000000 ;?ICS_Tahoma40x40_kaca+9312
0x1439C	0x00F8FC00 ;?ICS_Tahoma40x40_kaca+9316
0x143A0	0xFC03FEFC ;?ICS_Tahoma40x40_kaca+9320
0x143A4	0xFFFC03FF ;?ICS_Tahoma40x40_kaca+9324
0x143A8	0x07E1FC07 ;?ICS_Tahoma40x40_kaca+9328
0x143AC	0xFC0FE0FC ;?ICS_Tahoma40x40_kaca+9332
0x143B0	0xC0FC0FC0 ;?ICS_Tahoma40x40_kaca+9336
0x143B4	0x0FC0FC0F ;?ICS_Tahoma40x40_kaca+9340
0x143B8	0xFC0FC0FC ;?ICS_Tahoma40x40_kaca+9344
0x143BC	0xC0FC0FC0 ;?ICS_Tahoma40x40_kaca+9348
0x143C0	0x07E0FC0F ;?ICS_Tahoma40x40_kaca+9352
0x143C4	0xFC07F0FC ;?ICS_Tahoma40x40_kaca+9356
0x143C8	0xFFFC07FF ;?ICS_Tahoma40x40_kaca+9360
0x143CC	0x01FFFC03 ;?ICS_Tahoma40x40_kaca+9364
0x143D0	0xFC007EFC ;?ICS_Tahoma40x40_kaca+9368
0x143D4	0x00FC0000 ;?ICS_Tahoma40x40_kaca+9372
0x143D8	0x0000FC00 ;?ICS_Tahoma40x40_kaca+9376
0x143DC	0xFC0000FC ;?ICS_Tahoma40x40_kaca+9380
0x143E0	0x00FC0000 ;?ICS_Tahoma40x40_kaca+9384
0x143E4	0x0000FC00 ;?ICS_Tahoma40x40_kaca+9388
0x143E8	0x00000000 ;?ICS_Tahoma40x40_kaca+9392
0x143EC	0x00000000 ;?ICS_Tahoma40x40_kaca+9396
0x143F0	0x00000000 ;?ICS_Tahoma40x40_kaca+9400
0x143F4	0x00000000 ;?ICS_Tahoma40x40_kaca+9404
0x143F8	0x00000000 ;?ICS_Tahoma40x40_kaca+9408
0x143FC	0x00000000 ;?ICS_Tahoma40x40_kaca+9412
0x14400	0x00000000 ;?ICS_Tahoma40x40_kaca+9416
0x14404	0x00000000 ;?ICS_Tahoma40x40_kaca+9420
0x14408	0x00000000 ;?ICS_Tahoma40x40_kaca+9424
0x1440C	0x00000000 ;?ICS_Tahoma40x40_kaca+9428
0x14410	0x00000000 ;?ICS_Tahoma40x40_kaca+9432
0x14414	0x07E7C000 ;?ICS_Tahoma40x40_kaca+9436
0x14418	0xF807FFF0 ;?ICS_Tahoma40x40_kaca+9440
0x1441C	0xFFFC07FF ;?ICS_Tahoma40x40_kaca+9444
0x14420	0x07E1FC07 ;?ICS_Tahoma40x40_kaca+9448
0x14424	0x7E07E0FC ;?ICS_Tahoma40x40_kaca+9452
0x14428	0xE07E07E0 ;?ICS_Tahoma40x40_kaca+9456
0x1442C	0x07E07E07 ;?ICS_Tahoma40x40_kaca+9460
0x14430	0x7E07E07E ;?ICS_Tahoma40x40_kaca+9464
0x14434	0xE07E07E0 ;?ICS_Tahoma40x40_kaca+9468
0x14438	0x07E0FE07 ;?ICS_Tahoma40x40_kaca+9472
0x1443C	0xFC07F0FC ;?ICS_Tahoma40x40_kaca+9476
0x14440	0xFFF807FF ;?ICS_Tahoma40x40_kaca+9480
0x14444	0x07EFF007 ;?ICS_Tahoma40x40_kaca+9484
0x14448	0x0007E3E0 ;?ICS_Tahoma40x40_kaca+9488
0x1444C	0xE00007E0 ;?ICS_Tahoma40x40_kaca+9492
0x14450	0x07E00007 ;?ICS_Tahoma40x40_kaca+9496
0x14454	0x0007E000 ;?ICS_Tahoma40x40_kaca+9500
0x14458	0xE00007E0 ;?ICS_Tahoma40x40_kaca+9504
0x1445C	0x07E00007 ;?ICS_Tahoma40x40_kaca+9508
0x14460	0x00000000 ;?ICS_Tahoma40x40_kaca+9512
0x14464	0x00000000 ;?ICS_Tahoma40x40_kaca+9516
0x14468	0x00000000 ;?ICS_Tahoma40x40_kaca+9520
0x1446C	0x00000000 ;?ICS_Tahoma40x40_kaca+9524
0x14470	0x00000000 ;?ICS_Tahoma40x40_kaca+9528
0x14474	0x00000000 ;?ICS_Tahoma40x40_kaca+9532
0x14478	0x00000000 ;?ICS_Tahoma40x40_kaca+9536
0x1447C	0x38FC0000 ;?ICS_Tahoma40x40_kaca+9540
0x14480	0x3FFC3EFC ;?ICS_Tahoma40x40_kaca+9544
0x14484	0x3FFC3FFC ;?ICS_Tahoma40x40_kaca+9548
0x14488	0x00FC01FC ;?ICS_Tahoma40x40_kaca+9552
0x1448C	0x00FC00FC ;?ICS_Tahoma40x40_kaca+9556
0x14490	0x00FC00FC ;?ICS_Tahoma40x40_kaca+9560
0x14494	0x00FC00FC ;?ICS_Tahoma40x40_kaca+9564
0x14498	0x00FC00FC ;?ICS_Tahoma40x40_kaca+9568
0x1449C	0x00FC00FC ;?ICS_Tahoma40x40_kaca+9572
0x144A0	0x000000FC ;?ICS_Tahoma40x40_kaca+9576
0x144A4	0x00000000 ;?ICS_Tahoma40x40_kaca+9580
0x144A8	0x00000000 ;?ICS_Tahoma40x40_kaca+9584
0x144AC	0x00000000 ;?ICS_Tahoma40x40_kaca+9588
0x144B0	0x00000000 ;?ICS_Tahoma40x40_kaca+9592
0x144B4	0x00000000 ;?ICS_Tahoma40x40_kaca+9596
0x144B8	0x00000000 ;?ICS_Tahoma40x40_kaca+9600
0x144BC	0x00000000 ;?ICS_Tahoma40x40_kaca+9604
0x144C0	0x00000000 ;?ICS_Tahoma40x40_kaca+9608
0x144C4	0x00000000 ;?ICS_Tahoma40x40_kaca+9612
0x144C8	0x00000000 ;?ICS_Tahoma40x40_kaca+9616
0x144CC	0x1FC00000 ;?ICS_Tahoma40x40_kaca+9620
0x144D0	0x7FFC7FF8 ;?ICS_Tahoma40x40_kaca+9624
0x144D4	0x707E7FFC ;?ICS_Tahoma40x40_kaca+9628
0x144D8	0x00FE407E ;?ICS_Tahoma40x40_kaca+9632
0x144DC	0x3FFC1FFE ;?ICS_Tahoma40x40_kaca+9636
0x144E0	0xFFF07FF8 ;?ICS_Tahoma40x40_kaca+9640
0x144E4	0xFC02FF00 ;?ICS_Tahoma40x40_kaca+9644
0x144E8	0x7FFEFC0E ;?ICS_Tahoma40x40_kaca+9648
0x144EC	0x3FFE7FFE ;?ICS_Tahoma40x40_kaca+9652
0x144F0	0x000007F0 ;?ICS_Tahoma40x40_kaca+9656
0x144F4	0x00000000 ;?ICS_Tahoma40x40_kaca+9660
0x144F8	0x00000000 ;?ICS_Tahoma40x40_kaca+9664
0x144FC	0x00000000 ;?ICS_Tahoma40x40_kaca+9668
0x14500	0x00000000 ;?ICS_Tahoma40x40_kaca+9672
0x14504	0x00000000 ;?ICS_Tahoma40x40_kaca+9676
0x14508	0x00000000 ;?ICS_Tahoma40x40_kaca+9680
0x1450C	0x00000000 ;?ICS_Tahoma40x40_kaca+9684
0x14510	0x00000000 ;?ICS_Tahoma40x40_kaca+9688
0x14514	0x01F801F8 ;?ICS_Tahoma40x40_kaca+9692
0x14518	0x01F801F8 ;?ICS_Tahoma40x40_kaca+9696
0x1451C	0x3FFE01F8 ;?ICS_Tahoma40x40_kaca+9700
0x14520	0x3FFE3FFE ;?ICS_Tahoma40x40_kaca+9704
0x14524	0x01F83FFE ;?ICS_Tahoma40x40_kaca+9708
0x14528	0x01F801F8 ;?ICS_Tahoma40x40_kaca+9712
0x1452C	0x01F801F8 ;?ICS_Tahoma40x40_kaca+9716
0x14530	0x01F801F8 ;?ICS_Tahoma40x40_kaca+9720
0x14534	0x01F801F8 ;?ICS_Tahoma40x40_kaca+9724
0x14538	0x3FF823F8 ;?ICS_Tahoma40x40_kaca+9728
0x1453C	0x3FF03FF0 ;?ICS_Tahoma40x40_kaca+9732
0x14540	0x00003FC0 ;?ICS_Tahoma40x40_kaca+9736
0x14544	0x00000000 ;?ICS_Tahoma40x40_kaca+9740
0x14548	0x00000000 ;?ICS_Tahoma40x40_kaca+9744
0x1454C	0x00000000 ;?ICS_Tahoma40x40_kaca+9748
0x14550	0x00000000 ;?ICS_Tahoma40x40_kaca+9752
0x14554	0x00000000 ;?ICS_Tahoma40x40_kaca+9756
0x14558	0x00000000 ;?ICS_Tahoma40x40_kaca+9760
0x1455C	0x00000000 ;?ICS_Tahoma40x40_kaca+9764
0x14560	0x00000000 ;?ICS_Tahoma40x40_kaca+9768
0x14564	0x00000000 ;?ICS_Tahoma40x40_kaca+9772
0x14568	0x00000000 ;?ICS_Tahoma40x40_kaca+9776
0x1456C	0x00000000 ;?ICS_Tahoma40x40_kaca+9780
0x14570	0x00000000 ;?ICS_Tahoma40x40_kaca+9784
0x14574	0x00000000 ;?ICS_Tahoma40x40_kaca+9788
0x14578	0x00000000 ;?ICS_Tahoma40x40_kaca+9792
0x1457C	0x07E0FC00 ;?ICS_Tahoma40x40_kaca+9796
0x14580	0xFC07E0FC ;?ICS_Tahoma40x40_kaca+9800
0x14584	0xE0FC07E0 ;?ICS_Tahoma40x40_kaca+9804
0x14588	0x07E0FC07 ;?ICS_Tahoma40x40_kaca+9808
0x1458C	0xFC07E0FC ;?ICS_Tahoma40x40_kaca+9812
0x14590	0xE0FC07E0 ;?ICS_Tahoma40x40_kaca+9816
0x14594	0x07E0FC07 ;?ICS_Tahoma40x40_kaca+9820
0x14598	0xFC07E0FC ;?ICS_Tahoma40x40_kaca+9824
0x1459C	0xE0FC07E0 ;?ICS_Tahoma40x40_kaca+9828
0x145A0	0x07F1FC07 ;?ICS_Tahoma40x40_kaca+9832
0x145A4	0xFC07FFFC ;?ICS_Tahoma40x40_kaca+9836
0x145A8	0xFFF807FF ;?ICS_Tahoma40x40_kaca+9840
0x145AC	0x07EFF007 ;?ICS_Tahoma40x40_kaca+9844
0x145B0	0x0007E3E0 ;?ICS_Tahoma40x40_kaca+9848
0x145B4	0x00000000 ;?ICS_Tahoma40x40_kaca+9852
0x145B8	0x00000000 ;?ICS_Tahoma40x40_kaca+9856
0x145BC	0x00000000 ;?ICS_Tahoma40x40_kaca+9860
0x145C0	0x00000000 ;?ICS_Tahoma40x40_kaca+9864
0x145C4	0x00000000 ;?ICS_Tahoma40x40_kaca+9868
0x145C8	0x00000000 ;?ICS_Tahoma40x40_kaca+9872
0x145CC	0x00000000 ;?ICS_Tahoma40x40_kaca+9876
0x145D0	0x00000000 ;?ICS_Tahoma40x40_kaca+9880
0x145D4	0x00000000 ;?ICS_Tahoma40x40_kaca+9884
0x145D8	0x00000000 ;?ICS_Tahoma40x40_kaca+9888
0x145DC	0x00000000 ;?ICS_Tahoma40x40_kaca+9892
0x145E0	0x00000000 ;?ICS_Tahoma40x40_kaca+9896
0x145E4	0x00000000 ;?ICS_Tahoma40x40_kaca+9900
0x145E8	0x00000000 ;?ICS_Tahoma40x40_kaca+9904
0x145EC	0x00000000 ;?ICS_Tahoma40x40_kaca+9908
0x145F0	0x00000000 ;?ICS_Tahoma40x40_kaca+9912
0x145F4	0x07F07F00 ;?ICS_Tahoma40x40_kaca+9916
0x145F8	0x7E03F07E ;?ICS_Tahoma40x40_kaca+9920
0x145FC	0xF07E03F0 ;?ICS_Tahoma40x40_kaca+9924
0x14600	0x01F8FC03 ;?ICS_Tahoma40x40_kaca+9928
0x14604	0xFC01F8FC ;?ICS_Tahoma40x40_kaca+9932
0x14608	0xFDF801F8 ;?ICS_Tahoma40x40_kaca+9936
0x1460C	0x00FDF800 ;?ICS_Tahoma40x40_kaca+9940
0x14610	0xF0007DF0 ;?ICS_Tahoma40x40_kaca+9944
0x14614	0x7FF0007F ;?ICS_Tahoma40x40_kaca+9948
0x14618	0x003FE000 ;?ICS_Tahoma40x40_kaca+9952
0x1461C	0xE0003FE0 ;?ICS_Tahoma40x40_kaca+9956
0x14620	0x1FC0003F ;?ICS_Tahoma40x40_kaca+9960
0x14624	0x001FC000 ;?ICS_Tahoma40x40_kaca+9964
0x14628	0x00000FC0 ;?ICS_Tahoma40x40_kaca+9968
0x1462C	0x00000000 ;?ICS_Tahoma40x40_kaca+9972
0x14630	0x00000000 ;?ICS_Tahoma40x40_kaca+9976
0x14634	0x00000000 ;?ICS_Tahoma40x40_kaca+9980
0x14638	0x00000000 ;?ICS_Tahoma40x40_kaca+9984
0x1463C	0x00000000 ;?ICS_Tahoma40x40_kaca+9988
0x14640	0x00000000 ;?ICS_Tahoma40x40_kaca+9992
0x14644	0x00000000 ;?ICS_Tahoma40x40_kaca+9996
0x14648	0x00000000 ;?ICS_Tahoma40x40_kaca+10000
0x1464C	0x00000000 ;?ICS_Tahoma40x40_kaca+10004
0x14650	0x00000000 ;?ICS_Tahoma40x40_kaca+10008
0x14654	0x00000000 ;?ICS_Tahoma40x40_kaca+10012
0x14658	0x00000000 ;?ICS_Tahoma40x40_kaca+10016
0x1465C	0x00000000 ;?ICS_Tahoma40x40_kaca+10020
0x14660	0x00000000 ;?ICS_Tahoma40x40_kaca+10024
0x14664	0x00000000 ;?ICS_Tahoma40x40_kaca+10028
0x14668	0x00000000 ;?ICS_Tahoma40x40_kaca+10032
0x1466C	0x00000000 ;?ICS_Tahoma40x40_kaca+10036
0x14670	0x00000000 ;?ICS_Tahoma40x40_kaca+10040
0x14674	0x00000000 ;?ICS_Tahoma40x40_kaca+10044
0x14678	0x00000000 ;?ICS_Tahoma40x40_kaca+10048
0x1467C	0x1F81F03F ;?ICS_Tahoma40x40_kaca+10052
0x14680	0x1FC3F07F ;?ICS_Tahoma40x40_kaca+10056
0x14684	0x0FC3F87E ;?ICS_Tahoma40x40_kaca+10060
0x14688	0x0FC3F87E ;?ICS_Tahoma40x40_kaca+10064
0x1468C	0x0FC3F87E ;?ICS_Tahoma40x40_kaca+10068
0x14690	0x07C7F87C ;?ICS_Tahoma40x40_kaca+10072
0x14694	0x07E7BCFC ;?ICS_Tahoma40x40_kaca+10076
0x14698	0x07E7BCFC ;?ICS_Tahoma40x40_kaca+10080
0x1469C	0x03EFBCFC ;?ICS_Tahoma40x40_kaca+10084
0x146A0	0x03EFBEF8 ;?ICS_Tahoma40x40_kaca+10088
0x146A4	0x03EF1EF8 ;?ICS_Tahoma40x40_kaca+10092
0x146A8	0x03EF1FF8 ;?ICS_Tahoma40x40_kaca+10096
0x146AC	0x01FF1FF0 ;?ICS_Tahoma40x40_kaca+10100
0x146B0	0x01FF1FF0 ;?ICS_Tahoma40x40_kaca+10104
0x146B4	0x01FE0FF0 ;?ICS_Tahoma40x40_kaca+10108
0x146B8	0x00FE0FE0 ;?ICS_Tahoma40x40_kaca+10112
0x146BC	0x00FE0FE0 ;?ICS_Tahoma40x40_kaca+10116
0x146C0	0x00FC07E0 ;?ICS_Tahoma40x40_kaca+10120
0x146C4	0x00000000 ;?ICS_Tahoma40x40_kaca+10124
0x146C8	0x00000000 ;?ICS_Tahoma40x40_kaca+10128
0x146CC	0x00000000 ;?ICS_Tahoma40x40_kaca+10132
0x146D0	0x00000000 ;?ICS_Tahoma40x40_kaca+10136
0x146D4	0x00000000 ;?ICS_Tahoma40x40_kaca+10140
0x146D8	0x00000000 ;?ICS_Tahoma40x40_kaca+10144
0x146DC	0x00000000 ;?ICS_Tahoma40x40_kaca+10148
0x146E0	0x00000000 ;?ICS_Tahoma40x40_kaca+10152
0x146E4	0x00000000 ;?ICS_Tahoma40x40_kaca+10156
0x146E8	0x00000000 ;?ICS_Tahoma40x40_kaca+10160
0x146EC	0x00000000 ;?ICS_Tahoma40x40_kaca+10164
0x146F0	0x00000000 ;?ICS_Tahoma40x40_kaca+10168
0x146F4	0x00000000 ;?ICS_Tahoma40x40_kaca+10172
0x146F8	0x00000000 ;?ICS_Tahoma40x40_kaca+10176
0x146FC	0x00000000 ;?ICS_Tahoma40x40_kaca+10180
0x14700	0x00000000 ;?ICS_Tahoma40x40_kaca+10184
0x14704	0x00000000 ;?ICS_Tahoma40x40_kaca+10188
0x14708	0x00000000 ;?ICS_Tahoma40x40_kaca+10192
0x1470C	0x0FF0FF00 ;?ICS_Tahoma40x40_kaca+10196
0x14710	0xFC07F0FE ;?ICS_Tahoma40x40_kaca+10200
0x14714	0xF9FC03F9 ;?ICS_Tahoma40x40_kaca+10204
0x14718	0x01FFF803 ;?ICS_Tahoma40x40_kaca+10208
0x1471C	0xE000FFF0 ;?ICS_Tahoma40x40_kaca+10212
0x14720	0x7FE0007F ;?ICS_Tahoma40x40_kaca+10216
0x14724	0x003FC000 ;?ICS_Tahoma40x40_kaca+10220
0x14728	0xE0003FC0 ;?ICS_Tahoma40x40_kaca+10224
0x1472C	0x7FE0007F ;?ICS_Tahoma40x40_kaca+10228
0x14730	0x00FFF000 ;?ICS_Tahoma40x40_kaca+10232
0x14734	0xFC01FFF8 ;?ICS_Tahoma40x40_kaca+10236
0x14738	0xF9FC03F9 ;?ICS_Tahoma40x40_kaca+10240
0x1473C	0x07F0FE03 ;?ICS_Tahoma40x40_kaca+10244
0x14740	0x000FF0FF ;?ICS_Tahoma40x40_kaca+10248
0x14744	0x00000000 ;?ICS_Tahoma40x40_kaca+10252
0x14748	0x00000000 ;?ICS_Tahoma40x40_kaca+10256
0x1474C	0x00000000 ;?ICS_Tahoma40x40_kaca+10260
0x14750	0x00000000 ;?ICS_Tahoma40x40_kaca+10264
0x14754	0x00000000 ;?ICS_Tahoma40x40_kaca+10268
0x14758	0x00000000 ;?ICS_Tahoma40x40_kaca+10272
0x1475C	0x00000000 ;?ICS_Tahoma40x40_kaca+10276
0x14760	0x00000000 ;?ICS_Tahoma40x40_kaca+10280
0x14764	0x00000000 ;?ICS_Tahoma40x40_kaca+10284
0x14768	0x00000000 ;?ICS_Tahoma40x40_kaca+10288
0x1476C	0x00000000 ;?ICS_Tahoma40x40_kaca+10292
0x14770	0x00000000 ;?ICS_Tahoma40x40_kaca+10296
0x14774	0x00000000 ;?ICS_Tahoma40x40_kaca+10300
0x14778	0x00000000 ;?ICS_Tahoma40x40_kaca+10304
0x1477C	0x00000000 ;?ICS_Tahoma40x40_kaca+10308
0x14780	0x00000000 ;?ICS_Tahoma40x40_kaca+10312
0x14784	0x07F07F00 ;?ICS_Tahoma40x40_kaca+10316
0x14788	0x7E03F07E ;?ICS_Tahoma40x40_kaca+10320
0x1478C	0xF0FE03F0 ;?ICS_Tahoma40x40_kaca+10324
0x14790	0x01F8FC03 ;?ICS_Tahoma40x40_kaca+10328
0x14794	0xF801F8FC ;?ICS_Tahoma40x40_kaca+10332
0x14798	0xFDF801F9 ;?ICS_Tahoma40x40_kaca+10336
0x1479C	0x00FDF800 ;?ICS_Tahoma40x40_kaca+10340
0x147A0	0xF0007FF0 ;?ICS_Tahoma40x40_kaca+10344
0x147A4	0x7FE0007F ;?ICS_Tahoma40x40_kaca+10348
0x147A8	0x003FE000 ;?ICS_Tahoma40x40_kaca+10352
0x147AC	0xC0003FE0 ;?ICS_Tahoma40x40_kaca+10356
0x147B0	0x1FC0003F ;?ICS_Tahoma40x40_kaca+10360
0x147B4	0x001F8000 ;?ICS_Tahoma40x40_kaca+10364
0x147B8	0xC0001F80 ;?ICS_Tahoma40x40_kaca+10368
0x147BC	0x0FC0000F ;?ICS_Tahoma40x40_kaca+10372
0x147C0	0x0007E000 ;?ICS_Tahoma40x40_kaca+10376
0x147C4	0xF00007E0 ;?ICS_Tahoma40x40_kaca+10380
0x147C8	0x03F00007 ;?ICS_Tahoma40x40_kaca+10384
0x147CC	0x0003F000 ;?ICS_Tahoma40x40_kaca+10388
0x147D0	0x00000000 ;?ICS_Tahoma40x40_kaca+10392
0x147D4	0x00000000 ;?ICS_Tahoma40x40_kaca+10396
0x147D8	0x00000000 ;?ICS_Tahoma40x40_kaca+10400
0x147DC	0x00000000 ;?ICS_Tahoma40x40_kaca+10404
0x147E0	0x00000000 ;?ICS_Tahoma40x40_kaca+10408
0x147E4	0x00000000 ;?ICS_Tahoma40x40_kaca+10412
0x147E8	0x00000000 ;?ICS_Tahoma40x40_kaca+10416
0x147EC	0xFFFE0000 ;?ICS_Tahoma40x40_kaca+10420
0x147F0	0xFFFEFFFE ;?ICS_Tahoma40x40_kaca+10424
0x147F4	0x7F00FFFE ;?ICS_Tahoma40x40_kaca+10428
0x147F8	0x3FC07F80 ;?ICS_Tahoma40x40_kaca+10432
0x147FC	0x1FE01FC0 ;?ICS_Tahoma40x40_kaca+10436
0x14800	0x07F00FF0 ;?ICS_Tahoma40x40_kaca+10440
0x14804	0x03FC07F8 ;?ICS_Tahoma40x40_kaca+10444
0x14808	0xFFFE01FC ;?ICS_Tahoma40x40_kaca+10448
0x1480C	0xFFFEFFFE ;?ICS_Tahoma40x40_kaca+10452
0x14810	0x0000FFFE ;?ICS_Tahoma40x40_kaca+10456
0x14814	0x00000000 ;?ICS_Tahoma40x40_kaca+10460
0x14818	0x00000000 ;?ICS_Tahoma40x40_kaca+10464
0x1481C	0x00000000 ;?ICS_Tahoma40x40_kaca+10468
0x14820	0x00000000 ;?ICS_Tahoma40x40_kaca+10472
0x14824	0x00000000 ;?ICS_Tahoma40x40_kaca+10476
0x14828	0x00000000 ;?ICS_Tahoma40x40_kaca+10480
0x1482C	0x00000000 ;?ICS_Tahoma40x40_kaca+10484
0x14830	0x00000000 ;?ICS_Tahoma40x40_kaca+10488
0x14834	0x00000000 ;?ICS_Tahoma40x40_kaca+10492
0x14838	0x0007F000 ;?ICS_Tahoma40x40_kaca+10496
0x1483C	0xFE0007FC ;?ICS_Tahoma40x40_kaca+10500
0x14840	0x07FE0007 ;?ICS_Tahoma40x40_kaca+10504
0x14844	0x00003F00 ;?ICS_Tahoma40x40_kaca+10508
0x14848	0x1F00001F ;?ICS_Tahoma40x40_kaca+10512
0x1484C	0x001F0000 ;?ICS_Tahoma40x40_kaca+10516
0x14850	0x00001F00 ;?ICS_Tahoma40x40_kaca+10520
0x14854	0x1F00001F ;?ICS_Tahoma40x40_kaca+10524
0x14858	0x001F0000 ;?ICS_Tahoma40x40_kaca+10528
0x1485C	0xE0000F80 ;?ICS_Tahoma40x40_kaca+10532
0x14860	0x07FE000F ;?ICS_Tahoma40x40_kaca+10536
0x14864	0x0001FE00 ;?ICS_Tahoma40x40_kaca+10540
0x14868	0xFE0001FE ;?ICS_Tahoma40x40_kaca+10544
0x1486C	0x0FC00007 ;?ICS_Tahoma40x40_kaca+10548
0x14870	0x001F8000 ;?ICS_Tahoma40x40_kaca+10552
0x14874	0x00001F00 ;?ICS_Tahoma40x40_kaca+10556
0x14878	0x1F00001F ;?ICS_Tahoma40x40_kaca+10560
0x1487C	0x001F0000 ;?ICS_Tahoma40x40_kaca+10564
0x14880	0x00001F00 ;?ICS_Tahoma40x40_kaca+10568
0x14884	0x3F00001F ;?ICS_Tahoma40x40_kaca+10572
0x14888	0x07FF0000 ;?ICS_Tahoma40x40_kaca+10576
0x1488C	0x0007FE00 ;?ICS_Tahoma40x40_kaca+10580
0x14890	0xF00007FC ;?ICS_Tahoma40x40_kaca+10584
0x14894	0x00000007 ;?ICS_Tahoma40x40_kaca+10588
0x14898	0x00000000 ;?ICS_Tahoma40x40_kaca+10592
0x1489C	0x00000000 ;?ICS_Tahoma40x40_kaca+10596
0x148A0	0x00000000 ;?ICS_Tahoma40x40_kaca+10600
0x148A4	0x00000000 ;?ICS_Tahoma40x40_kaca+10604
0x148A8	0x0F000F00 ;?ICS_Tahoma40x40_kaca+10608
0x148AC	0x0F000F00 ;?ICS_Tahoma40x40_kaca+10612
0x148B0	0x0F000F00 ;?ICS_Tahoma40x40_kaca+10616
0x148B4	0x0F000F00 ;?ICS_Tahoma40x40_kaca+10620
0x148B8	0x0F000F00 ;?ICS_Tahoma40x40_kaca+10624
0x148BC	0x0F000F00 ;?ICS_Tahoma40x40_kaca+10628
0x148C0	0x0F000F00 ;?ICS_Tahoma40x40_kaca+10632
0x148C4	0x0F000F00 ;?ICS_Tahoma40x40_kaca+10636
0x148C8	0x0F000F00 ;?ICS_Tahoma40x40_kaca+10640
0x148CC	0x0F000F00 ;?ICS_Tahoma40x40_kaca+10644
0x148D0	0x0F000F00 ;?ICS_Tahoma40x40_kaca+10648
0x148D4	0x0F000F00 ;?ICS_Tahoma40x40_kaca+10652
0x148D8	0x0F000F00 ;?ICS_Tahoma40x40_kaca+10656
0x148DC	0x0F000F00 ;?ICS_Tahoma40x40_kaca+10660
0x148E0	0x0F000F00 ;?ICS_Tahoma40x40_kaca+10664
0x148E4	0x00000F00 ;?ICS_Tahoma40x40_kaca+10668
0x148E8	0x00000000 ;?ICS_Tahoma40x40_kaca+10672
0x148EC	0x00000000 ;?ICS_Tahoma40x40_kaca+10676
0x148F0	0x00000000 ;?ICS_Tahoma40x40_kaca+10680
0x148F4	0x00000000 ;?ICS_Tahoma40x40_kaca+10684
0x148F8	0x00000000 ;?ICS_Tahoma40x40_kaca+10688
0x148FC	0x00000000 ;?ICS_Tahoma40x40_kaca+10692
0x14900	0xFC0001FC ;?ICS_Tahoma40x40_kaca+10696
0x14904	0x0FFC0007 ;?ICS_Tahoma40x40_kaca+10700
0x14908	0x001FFC00 ;?ICS_Tahoma40x40_kaca+10704
0x1490C	0x00001F80 ;?ICS_Tahoma40x40_kaca+10708
0x14910	0x1F00001F ;?ICS_Tahoma40x40_kaca+10712
0x14914	0x001F0000 ;?ICS_Tahoma40x40_kaca+10716
0x14918	0x00001F00 ;?ICS_Tahoma40x40_kaca+10720
0x1491C	0x1F00001F ;?ICS_Tahoma40x40_kaca+10724
0x14920	0x001F0000 ;?ICS_Tahoma40x40_kaca+10728
0x14924	0x00003E00 ;?ICS_Tahoma40x40_kaca+10732
0x14928	0xFC0000FE ;?ICS_Tahoma40x40_kaca+10736
0x1492C	0x0FF0000F ;?ICS_Tahoma40x40_kaca+10740
0x14930	0x000FF000 ;?ICS_Tahoma40x40_kaca+10744
0x14934	0x7E000FFC ;?ICS_Tahoma40x40_kaca+10748
0x14938	0x003F0000 ;?ICS_Tahoma40x40_kaca+10752
0x1493C	0x00001F00 ;?ICS_Tahoma40x40_kaca+10756
0x14940	0x1F00001F ;?ICS_Tahoma40x40_kaca+10760
0x14944	0x001F0000 ;?ICS_Tahoma40x40_kaca+10764
0x14948	0x00001F00 ;?ICS_Tahoma40x40_kaca+10768
0x1494C	0x1F80001F ;?ICS_Tahoma40x40_kaca+10772
0x14950	0x001FFC00 ;?ICS_Tahoma40x40_kaca+10776
0x14954	0xFC000FFC ;?ICS_Tahoma40x40_kaca+10780
0x14958	0x01FC0007 ;?ICS_Tahoma40x40_kaca+10784
0x1495C	0x00000000 ;?ICS_Tahoma40x40_kaca+10788
0x14960	0x00000000 ;?ICS_Tahoma40x40_kaca+10792
0x14964	0x00000000 ;?ICS_Tahoma40x40_kaca+10796
0x14968	0x00000000 ;?ICS_Tahoma40x40_kaca+10800
0x1496C	0x00000000 ;?ICS_Tahoma40x40_kaca+10804
0x14970	0x00000000 ;?ICS_Tahoma40x40_kaca+10808
0x14974	0x00000000 ;?ICS_Tahoma40x40_kaca+10812
0x14978	0x00000000 ;?ICS_Tahoma40x40_kaca+10816
0x1497C	0x00000000 ;?ICS_Tahoma40x40_kaca+10820
0x14980	0x00000000 ;?ICS_Tahoma40x40_kaca+10824
0x14984	0x00000000 ;?ICS_Tahoma40x40_kaca+10828
0x14988	0x00000000 ;?ICS_Tahoma40x40_kaca+10832
0x1498C	0x00000000 ;?ICS_Tahoma40x40_kaca+10836
0x14990	0x00000000 ;?ICS_Tahoma40x40_kaca+10840
0x14994	0x00000000 ;?ICS_Tahoma40x40_kaca+10844
0x14998	0x00000000 ;?ICS_Tahoma40x40_kaca+10848
0x1499C	0x00000000 ;?ICS_Tahoma40x40_kaca+10852
0x149A0	0x00000000 ;?ICS_Tahoma40x40_kaca+10856
0x149A4	0x01E007C0 ;?ICS_Tahoma40x40_kaca+10860
0x149A8	0x01E01FE0 ;?ICS_Tahoma40x40_kaca+10864
0x149AC	0x01E03FF0 ;?ICS_Tahoma40x40_kaca+10868
0x149B0	0x01E07FF8 ;?ICS_Tahoma40x40_kaca+10872
0x149B4	0x01E07C78 ;?ICS_Tahoma40x40_kaca+10876
0x149B8	0x00F0F878 ;?ICS_Tahoma40x40_kaca+10880
0x149BC	0x00F1F03C ;?ICS_Tahoma40x40_kaca+10884
0x149C0	0x00FFF03C ;?ICS_Tahoma40x40_kaca+10888
0x149C4	0x007FE03C ;?ICS_Tahoma40x40_kaca+10892
0x149C8	0x003FC03C ;?ICS_Tahoma40x40_kaca+10896
0x149CC	0x001F003C ;?ICS_Tahoma40x40_kaca+10900
0x149D0	0x00000000 ;?ICS_Tahoma40x40_kaca+10904
0x149D4	0x00000000 ;?ICS_Tahoma40x40_kaca+10908
0x149D8	0x00000000 ;?ICS_Tahoma40x40_kaca+10912
0x149DC	0x00000000 ;?ICS_Tahoma40x40_kaca+10916
0x149E0	0x00000000 ;?ICS_Tahoma40x40_kaca+10920
0x149E4	0x00000000 ;?ICS_Tahoma40x40_kaca+10924
0x149E8	0x00000000 ;?ICS_Tahoma40x40_kaca+10928
0x149EC	0x00000000 ;?ICS_Tahoma40x40_kaca+10932
0x149F0	0x00000000 ;?ICS_Tahoma40x40_kaca+10936
0x149F4	0x00000000 ;?ICS_Tahoma40x40_kaca+10940
0x149F8	0x00000000 ;?ICS_Tahoma40x40_kaca+10944
0x149FC	0x00000000 ;?ICS_Tahoma40x40_kaca+10948
0x14A00	0x00000000 ;?ICS_Tahoma40x40_kaca+10952
0x14A04	0x00000000 ;?ICS_Tahoma40x40_kaca+10956
0x14A08	0x00000000 ;?ICS_Tahoma40x40_kaca+10960
0x14A0C	0x03FE03FE ;?ICS_Tahoma40x40_kaca+10964
0x14A10	0x038E038E ;?ICS_Tahoma40x40_kaca+10968
0x14A14	0x038E038E ;?ICS_Tahoma40x40_kaca+10972
0x14A18	0x038E038E ;?ICS_Tahoma40x40_kaca+10976
0x14A1C	0x038E038E ;?ICS_Tahoma40x40_kaca+10980
0x14A20	0x038E038E ;?ICS_Tahoma40x40_kaca+10984
0x14A24	0x038E038E ;?ICS_Tahoma40x40_kaca+10988
0x14A28	0x038E038E ;?ICS_Tahoma40x40_kaca+10992
0x14A2C	0x038E038E ;?ICS_Tahoma40x40_kaca+10996
0x14A30	0x038E038E ;?ICS_Tahoma40x40_kaca+11000
0x14A34	0x038E038E ;?ICS_Tahoma40x40_kaca+11004
0x14A38	0x038E038E ;?ICS_Tahoma40x40_kaca+11008
0x14A3C	0x03FE03FE ;?ICS_Tahoma40x40_kaca+11012
0x14A40	0x00000000 ;?ICS_Tahoma40x40_kaca+11016
0x14A44	0x00000000 ;?ICS_Tahoma40x40_kaca+11020
0x14A48	0x00000000 ;?ICS_Tahoma40x40_kaca+11024
0x14A4C	0x00000000 ;?ICS_Tahoma40x40_kaca+11028
; end of ?ICS_Tahoma40x40_kaca
;,0 :: _initBlock_24 [8]
; Containing: ?ICSThermalCameraDemo_main__ATE [5]
;             ?ICSThermalCameraDemo_main__AT [3]
0x14A50	0x31455441 ;_initBlock_24+0 : ?ICSThermalCameraDemo_main__ATE at 0x14A50
0x14A54	0x00544100 ;_initBlock_24+4 : ?ICSThermalCameraDemo_main__AT at 0x14A55
; end of _initBlock_24
;,0 :: _initBlock_25 [48]
; Containing: ?ICSThermalCameraDemo_main__AT_CEN [9]
;             ?ICS?lstr1_ThermalCameraDemo_main [39]
0x14A58	0x432B5441 ;_initBlock_25+0 : ?ICSThermalCameraDemo_main__AT_CEN at 0x14A58
0x14A5C	0x313D4E45 ;_initBlock_25+4
0x14A60	0x2B544100 ;_initBlock_25+8 : ?ICS?lstr1_ThermalCameraDemo_main at 0x14A61
0x14A64	0x5243574E ;_initBlock_25+12
0x14A68	0x694D223D ;_initBlock_25+16
0x14A6C	0x456F726B ;_initBlock_25+20
0x14A70	0x62755020 ;_initBlock_25+24
0x14A74	0x2263696C ;_initBlock_25+28
0x14A78	0x696D222C ;_initBlock_25+32
0x14A7C	0x656F726B ;_initBlock_25+36
0x14A80	0x6575672E ;_initBlock_25+40
0x14A84	0x00227473 ;_initBlock_25+44
; end of _initBlock_25
;,0 :: _initBlock_26 [84]
; Containing: ?ICSThermalCameraDemo_main__AT_NWC [9]
;             ?ICS?lstr2_ThermalCameraDemo_main [66]
;             ?ICSThermalCameraDemo_main__AT_BRC [9]
0x14A88	0x4E2B5441 ;_initBlock_26+0 : ?ICSThermalCameraDemo_main__AT_NWC at 0x14A88
0x14A8C	0x313D4357 ;_initBlock_26+4
0x14A90	0x2B544100 ;_initBlock_26+8 : ?ICS?lstr2_ThermalCameraDemo_main at 0x14A91
0x14A94	0x52435242 ;_initBlock_26+12
0x14A98	0x7239223D ;_initBlock_26+16
0x14A9C	0x6830736D ;_initBlock_26+20
0x14AA0	0x767A6966 ;_initBlock_26+24
0x14AA4	0x7779746B ;_initBlock_26+28
0x14AA8	0x2C226435 ;_initBlock_26+32
0x14AAC	0x63353422 ;_initBlock_26+36
0x14AB0	0x34366536 ;_initBlock_26+40
0x14AB4	0x63322D33 ;_initBlock_26+44
0x14AB8	0x342D3263 ;_initBlock_26+48
0x14ABC	0x2D373532 ;_initBlock_26+52
0x14AC0	0x62616262 ;_initBlock_26+56
0x14AC4	0x3866632D ;_initBlock_26+60
0x14AC8	0x38626439 ;_initBlock_26+64
0x14ACC	0x66613430 ;_initBlock_26+68
0x14AD0	0x41002236 ;_initBlock_26+72 : ?ICSThermalCameraDemo_main__AT_BRC at 0x14AD3
0x14AD4	0x52422B54 ;_initBlock_26+76
0x14AD8	0x00313D43 ;_initBlock_26+80
; end of _initBlock_26
;ThermalCameraDemo_main.c,0 :: ?ICS_To_avg_pixels [4]
0x14ADC	0x00000000 ;?ICS_To_avg_pixels+0
; end of ?ICS_To_avg_pixels
;ThermalCameraDemo_main.c,0 :: ?ICS_To_min_pixels [4]
0x14AE0	0x42480000 ;?ICS_To_min_pixels+0
; end of ?ICS_To_min_pixels
;ThermalCameraDemo_main.c,0 :: ?ICS_To_max_pixels [4]
0x14AE4	0x00000000 ;?ICS_To_max_pixels+0
; end of ?ICS_To_max_pixels
;ThermalCameraDemo_main.c,0 :: ?ICS_matrix_cnt [2]
0x14AE8	0x0000 ;?ICS_matrix_cnt+0
; end of ?ICS_matrix_cnt
;,0 :: _initBlock_31 [2]
; Containing: ?ICS_rc [1]
;             ?ICS_cc [1]
0x14AEA	0x0000 ;_initBlock_31+0 : ?ICS_rc at 0x14AEA : ?ICS_cc at 0x14AEB
; end of _initBlock_31
;ThermalCameraDemo_main.c,0 :: ?ICS_gImage_matrixImage [8192]
0x14AEC	0x00000000 ;?ICS_gImage_matrixImage+0
0x14AF0	0x00000000 ;?ICS_gImage_matrixImage+4
0x14AF4	0x00000000 ;?ICS_gImage_matrixImage+8
0x14AF8	0x00000000 ;?ICS_gImage_matrixImage+12
0x14AFC	0x00000000 ;?ICS_gImage_matrixImage+16
0x14B00	0x00000000 ;?ICS_gImage_matrixImage+20
0x14B04	0x00000000 ;?ICS_gImage_matrixImage+24
0x14B08	0x00000000 ;?ICS_gImage_matrixImage+28
0x14B0C	0x00000000 ;?ICS_gImage_matrixImage+32
0x14B10	0x00000000 ;?ICS_gImage_matrixImage+36
0x14B14	0x00000000 ;?ICS_gImage_matrixImage+40
0x14B18	0x00000000 ;?ICS_gImage_matrixImage+44
0x14B1C	0x00000000 ;?ICS_gImage_matrixImage+48
0x14B20	0x00000000 ;?ICS_gImage_matrixImage+52
0x14B24	0x00000000 ;?ICS_gImage_matrixImage+56
0x14B28	0x00000000 ;?ICS_gImage_matrixImage+60
0x14B2C	0x00000000 ;?ICS_gImage_matrixImage+64
0x14B30	0x00000000 ;?ICS_gImage_matrixImage+68
0x14B34	0x00000000 ;?ICS_gImage_matrixImage+72
0x14B38	0x00000000 ;?ICS_gImage_matrixImage+76
0x14B3C	0x00000000 ;?ICS_gImage_matrixImage+80
0x14B40	0x00000000 ;?ICS_gImage_matrixImage+84
0x14B44	0x00000000 ;?ICS_gImage_matrixImage+88
0x14B48	0x00000000 ;?ICS_gImage_matrixImage+92
0x14B4C	0x00000000 ;?ICS_gImage_matrixImage+96
0x14B50	0x00000000 ;?ICS_gImage_matrixImage+100
0x14B54	0x00000000 ;?ICS_gImage_matrixImage+104
0x14B58	0x00000000 ;?ICS_gImage_matrixImage+108
0x14B5C	0x00000000 ;?ICS_gImage_matrixImage+112
0x14B60	0x00000000 ;?ICS_gImage_matrixImage+116
0x14B64	0x00000000 ;?ICS_gImage_matrixImage+120
0x14B68	0x00000000 ;?ICS_gImage_matrixImage+124
0x14B6C	0x00000000 ;?ICS_gImage_matrixImage+128
0x14B70	0x00000000 ;?ICS_gImage_matrixImage+132
0x14B74	0x00000000 ;?ICS_gImage_matrixImage+136
0x14B78	0x00000000 ;?ICS_gImage_matrixImage+140
0x14B7C	0x00000000 ;?ICS_gImage_matrixImage+144
0x14B80	0x00000000 ;?ICS_gImage_matrixImage+148
0x14B84	0x00000000 ;?ICS_gImage_matrixImage+152
0x14B88	0x00000000 ;?ICS_gImage_matrixImage+156
0x14B8C	0x00000000 ;?ICS_gImage_matrixImage+160
0x14B90	0x00000000 ;?ICS_gImage_matrixImage+164
0x14B94	0x00000000 ;?ICS_gImage_matrixImage+168
0x14B98	0x00000000 ;?ICS_gImage_matrixImage+172
0x14B9C	0x00000000 ;?ICS_gImage_matrixImage+176
0x14BA0	0x00000000 ;?ICS_gImage_matrixImage+180
0x14BA4	0x00000000 ;?ICS_gImage_matrixImage+184
0x14BA8	0x00000000 ;?ICS_gImage_matrixImage+188
0x14BAC	0x00000000 ;?ICS_gImage_matrixImage+192
0x14BB0	0x00000000 ;?ICS_gImage_matrixImage+196
0x14BB4	0x00000000 ;?ICS_gImage_matrixImage+200
0x14BB8	0x00000000 ;?ICS_gImage_matrixImage+204
0x14BBC	0x00000000 ;?ICS_gImage_matrixImage+208
0x14BC0	0x00000000 ;?ICS_gImage_matrixImage+212
0x14BC4	0x00000000 ;?ICS_gImage_matrixImage+216
0x14BC8	0x00000000 ;?ICS_gImage_matrixImage+220
0x14BCC	0x00000000 ;?ICS_gImage_matrixImage+224
0x14BD0	0x00000000 ;?ICS_gImage_matrixImage+228
0x14BD4	0x00000000 ;?ICS_gImage_matrixImage+232
0x14BD8	0x00000000 ;?ICS_gImage_matrixImage+236
0x14BDC	0x00000000 ;?ICS_gImage_matrixImage+240
0x14BE0	0x00000000 ;?ICS_gImage_matrixImage+244
0x14BE4	0x00000000 ;?ICS_gImage_matrixImage+248
0x14BE8	0x00000000 ;?ICS_gImage_matrixImage+252
0x14BEC	0x00000000 ;?ICS_gImage_matrixImage+256
0x14BF0	0x00000000 ;?ICS_gImage_matrixImage+260
0x14BF4	0x00000000 ;?ICS_gImage_matrixImage+264
0x14BF8	0x00000000 ;?ICS_gImage_matrixImage+268
0x14BFC	0x00000000 ;?ICS_gImage_matrixImage+272
0x14C00	0x00000000 ;?ICS_gImage_matrixImage+276
0x14C04	0x00000000 ;?ICS_gImage_matrixImage+280
0x14C08	0x00000000 ;?ICS_gImage_matrixImage+284
0x14C0C	0x00000000 ;?ICS_gImage_matrixImage+288
0x14C10	0x00000000 ;?ICS_gImage_matrixImage+292
0x14C14	0x00000000 ;?ICS_gImage_matrixImage+296
0x14C18	0x00000000 ;?ICS_gImage_matrixImage+300
0x14C1C	0x00000000 ;?ICS_gImage_matrixImage+304
0x14C20	0x00000000 ;?ICS_gImage_matrixImage+308
0x14C24	0x00000000 ;?ICS_gImage_matrixImage+312
0x14C28	0x00000000 ;?ICS_gImage_matrixImage+316
0x14C2C	0x00000000 ;?ICS_gImage_matrixImage+320
0x14C30	0x00000000 ;?ICS_gImage_matrixImage+324
0x14C34	0x00000000 ;?ICS_gImage_matrixImage+328
0x14C38	0x00000000 ;?ICS_gImage_matrixImage+332
0x14C3C	0x00000000 ;?ICS_gImage_matrixImage+336
0x14C40	0x00000000 ;?ICS_gImage_matrixImage+340
0x14C44	0x00000000 ;?ICS_gImage_matrixImage+344
0x14C48	0x00000000 ;?ICS_gImage_matrixImage+348
0x14C4C	0x00000000 ;?ICS_gImage_matrixImage+352
0x14C50	0x00000000 ;?ICS_gImage_matrixImage+356
0x14C54	0x00000000 ;?ICS_gImage_matrixImage+360
0x14C58	0x00000000 ;?ICS_gImage_matrixImage+364
0x14C5C	0x00000000 ;?ICS_gImage_matrixImage+368
0x14C60	0x00000000 ;?ICS_gImage_matrixImage+372
0x14C64	0x00000000 ;?ICS_gImage_matrixImage+376
0x14C68	0x00000000 ;?ICS_gImage_matrixImage+380
0x14C6C	0x00000000 ;?ICS_gImage_matrixImage+384
0x14C70	0x00000000 ;?ICS_gImage_matrixImage+388
0x14C74	0x00000000 ;?ICS_gImage_matrixImage+392
0x14C78	0x00000000 ;?ICS_gImage_matrixImage+396
0x14C7C	0x00000000 ;?ICS_gImage_matrixImage+400
0x14C80	0x00000000 ;?ICS_gImage_matrixImage+404
0x14C84	0x00000000 ;?ICS_gImage_matrixImage+408
0x14C88	0x00000000 ;?ICS_gImage_matrixImage+412
0x14C8C	0x00000000 ;?ICS_gImage_matrixImage+416
0x14C90	0x00000000 ;?ICS_gImage_matrixImage+420
0x14C94	0x00000000 ;?ICS_gImage_matrixImage+424
0x14C98	0x00000000 ;?ICS_gImage_matrixImage+428
0x14C9C	0x00000000 ;?ICS_gImage_matrixImage+432
0x14CA0	0x00000000 ;?ICS_gImage_matrixImage+436
0x14CA4	0x00000000 ;?ICS_gImage_matrixImage+440
0x14CA8	0x00000000 ;?ICS_gImage_matrixImage+444
0x14CAC	0x00000000 ;?ICS_gImage_matrixImage+448
0x14CB0	0x00000000 ;?ICS_gImage_matrixImage+452
0x14CB4	0x00000000 ;?ICS_gImage_matrixImage+456
0x14CB8	0x00000000 ;?ICS_gImage_matrixImage+460
0x14CBC	0x00000000 ;?ICS_gImage_matrixImage+464
0x14CC0	0x00000000 ;?ICS_gImage_matrixImage+468
0x14CC4	0x00000000 ;?ICS_gImage_matrixImage+472
0x14CC8	0x00000000 ;?ICS_gImage_matrixImage+476
0x14CCC	0x00000000 ;?ICS_gImage_matrixImage+480
0x14CD0	0x00000000 ;?ICS_gImage_matrixImage+484
0x14CD4	0x00000000 ;?ICS_gImage_matrixImage+488
0x14CD8	0x00000000 ;?ICS_gImage_matrixImage+492
0x14CDC	0x00000000 ;?ICS_gImage_matrixImage+496
0x14CE0	0x00000000 ;?ICS_gImage_matrixImage+500
0x14CE4	0x00000000 ;?ICS_gImage_matrixImage+504
0x14CE8	0x00000000 ;?ICS_gImage_matrixImage+508
0x14CEC	0x00000000 ;?ICS_gImage_matrixImage+512
0x14CF0	0x00000000 ;?ICS_gImage_matrixImage+516
0x14CF4	0x00000000 ;?ICS_gImage_matrixImage+520
0x14CF8	0x00000000 ;?ICS_gImage_matrixImage+524
0x14CFC	0x00000000 ;?ICS_gImage_matrixImage+528
0x14D00	0x00000000 ;?ICS_gImage_matrixImage+532
0x14D04	0x00000000 ;?ICS_gImage_matrixImage+536
0x14D08	0x00000000 ;?ICS_gImage_matrixImage+540
0x14D0C	0x00000000 ;?ICS_gImage_matrixImage+544
0x14D10	0x00000000 ;?ICS_gImage_matrixImage+548
0x14D14	0x00000000 ;?ICS_gImage_matrixImage+552
0x14D18	0x00000000 ;?ICS_gImage_matrixImage+556
0x14D1C	0x00000000 ;?ICS_gImage_matrixImage+560
0x14D20	0x00000000 ;?ICS_gImage_matrixImage+564
0x14D24	0x00000000 ;?ICS_gImage_matrixImage+568
0x14D28	0x00000000 ;?ICS_gImage_matrixImage+572
0x14D2C	0x00000000 ;?ICS_gImage_matrixImage+576
0x14D30	0x00000000 ;?ICS_gImage_matrixImage+580
0x14D34	0x00000000 ;?ICS_gImage_matrixImage+584
0x14D38	0x00000000 ;?ICS_gImage_matrixImage+588
0x14D3C	0x00000000 ;?ICS_gImage_matrixImage+592
0x14D40	0x00000000 ;?ICS_gImage_matrixImage+596
0x14D44	0x00000000 ;?ICS_gImage_matrixImage+600
0x14D48	0x00000000 ;?ICS_gImage_matrixImage+604
0x14D4C	0x00000000 ;?ICS_gImage_matrixImage+608
0x14D50	0x00000000 ;?ICS_gImage_matrixImage+612
0x14D54	0x00000000 ;?ICS_gImage_matrixImage+616
0x14D58	0x00000000 ;?ICS_gImage_matrixImage+620
0x14D5C	0x00000000 ;?ICS_gImage_matrixImage+624
0x14D60	0x00000000 ;?ICS_gImage_matrixImage+628
0x14D64	0x00000000 ;?ICS_gImage_matrixImage+632
0x14D68	0x00000000 ;?ICS_gImage_matrixImage+636
0x14D6C	0x00000000 ;?ICS_gImage_matrixImage+640
0x14D70	0x00000000 ;?ICS_gImage_matrixImage+644
0x14D74	0x00000000 ;?ICS_gImage_matrixImage+648
0x14D78	0x00000000 ;?ICS_gImage_matrixImage+652
0x14D7C	0x00000000 ;?ICS_gImage_matrixImage+656
0x14D80	0x00000000 ;?ICS_gImage_matrixImage+660
0x14D84	0x00000000 ;?ICS_gImage_matrixImage+664
0x14D88	0x00000000 ;?ICS_gImage_matrixImage+668
0x14D8C	0x00000000 ;?ICS_gImage_matrixImage+672
0x14D90	0x00000000 ;?ICS_gImage_matrixImage+676
0x14D94	0x00000000 ;?ICS_gImage_matrixImage+680
0x14D98	0x00000000 ;?ICS_gImage_matrixImage+684
0x14D9C	0x00000000 ;?ICS_gImage_matrixImage+688
0x14DA0	0x00000000 ;?ICS_gImage_matrixImage+692
0x14DA4	0x00000000 ;?ICS_gImage_matrixImage+696
0x14DA8	0x00000000 ;?ICS_gImage_matrixImage+700
0x14DAC	0x00000000 ;?ICS_gImage_matrixImage+704
0x14DB0	0x00000000 ;?ICS_gImage_matrixImage+708
0x14DB4	0x00000000 ;?ICS_gImage_matrixImage+712
0x14DB8	0x00000000 ;?ICS_gImage_matrixImage+716
0x14DBC	0x00000000 ;?ICS_gImage_matrixImage+720
0x14DC0	0x00000000 ;?ICS_gImage_matrixImage+724
0x14DC4	0x00000000 ;?ICS_gImage_matrixImage+728
0x14DC8	0x00000000 ;?ICS_gImage_matrixImage+732
0x14DCC	0x00000000 ;?ICS_gImage_matrixImage+736
0x14DD0	0x00000000 ;?ICS_gImage_matrixImage+740
0x14DD4	0x00000000 ;?ICS_gImage_matrixImage+744
0x14DD8	0x00000000 ;?ICS_gImage_matrixImage+748
0x14DDC	0x00000000 ;?ICS_gImage_matrixImage+752
0x14DE0	0x00000000 ;?ICS_gImage_matrixImage+756
0x14DE4	0x00000000 ;?ICS_gImage_matrixImage+760
0x14DE8	0x00000000 ;?ICS_gImage_matrixImage+764
0x14DEC	0x00000000 ;?ICS_gImage_matrixImage+768
0x14DF0	0x00000000 ;?ICS_gImage_matrixImage+772
0x14DF4	0x00000000 ;?ICS_gImage_matrixImage+776
0x14DF8	0x00000000 ;?ICS_gImage_matrixImage+780
0x14DFC	0x00000000 ;?ICS_gImage_matrixImage+784
0x14E00	0x00000000 ;?ICS_gImage_matrixImage+788
0x14E04	0x00000000 ;?ICS_gImage_matrixImage+792
0x14E08	0x00000000 ;?ICS_gImage_matrixImage+796
0x14E0C	0x00000000 ;?ICS_gImage_matrixImage+800
0x14E10	0x00000000 ;?ICS_gImage_matrixImage+804
0x14E14	0x00000000 ;?ICS_gImage_matrixImage+808
0x14E18	0x00000000 ;?ICS_gImage_matrixImage+812
0x14E1C	0x00000000 ;?ICS_gImage_matrixImage+816
0x14E20	0x00000000 ;?ICS_gImage_matrixImage+820
0x14E24	0x00000000 ;?ICS_gImage_matrixImage+824
0x14E28	0x00000000 ;?ICS_gImage_matrixImage+828
0x14E2C	0x00000000 ;?ICS_gImage_matrixImage+832
0x14E30	0x00000000 ;?ICS_gImage_matrixImage+836
0x14E34	0x00000000 ;?ICS_gImage_matrixImage+840
0x14E38	0x00000000 ;?ICS_gImage_matrixImage+844
0x14E3C	0x00000000 ;?ICS_gImage_matrixImage+848
0x14E40	0x00000000 ;?ICS_gImage_matrixImage+852
0x14E44	0x00000000 ;?ICS_gImage_matrixImage+856
0x14E48	0x00000000 ;?ICS_gImage_matrixImage+860
0x14E4C	0x00000000 ;?ICS_gImage_matrixImage+864
0x14E50	0x00000000 ;?ICS_gImage_matrixImage+868
0x14E54	0x00000000 ;?ICS_gImage_matrixImage+872
0x14E58	0x00000000 ;?ICS_gImage_matrixImage+876
0x14E5C	0x00000000 ;?ICS_gImage_matrixImage+880
0x14E60	0x00000000 ;?ICS_gImage_matrixImage+884
0x14E64	0x00000000 ;?ICS_gImage_matrixImage+888
0x14E68	0x00000000 ;?ICS_gImage_matrixImage+892
0x14E6C	0x00000000 ;?ICS_gImage_matrixImage+896
0x14E70	0x00000000 ;?ICS_gImage_matrixImage+900
0x14E74	0x00000000 ;?ICS_gImage_matrixImage+904
0x14E78	0x00000000 ;?ICS_gImage_matrixImage+908
0x14E7C	0x00000000 ;?ICS_gImage_matrixImage+912
0x14E80	0x00000000 ;?ICS_gImage_matrixImage+916
0x14E84	0x00000000 ;?ICS_gImage_matrixImage+920
0x14E88	0x00000000 ;?ICS_gImage_matrixImage+924
0x14E8C	0x00000000 ;?ICS_gImage_matrixImage+928
0x14E90	0x00000000 ;?ICS_gImage_matrixImage+932
0x14E94	0x00000000 ;?ICS_gImage_matrixImage+936
0x14E98	0x00000000 ;?ICS_gImage_matrixImage+940
0x14E9C	0x00000000 ;?ICS_gImage_matrixImage+944
0x14EA0	0x00000000 ;?ICS_gImage_matrixImage+948
0x14EA4	0x00000000 ;?ICS_gImage_matrixImage+952
0x14EA8	0x00000000 ;?ICS_gImage_matrixImage+956
0x14EAC	0x00000000 ;?ICS_gImage_matrixImage+960
0x14EB0	0x00000000 ;?ICS_gImage_matrixImage+964
0x14EB4	0x00000000 ;?ICS_gImage_matrixImage+968
0x14EB8	0x00000000 ;?ICS_gImage_matrixImage+972
0x14EBC	0x00000000 ;?ICS_gImage_matrixImage+976
0x14EC0	0x00000000 ;?ICS_gImage_matrixImage+980
0x14EC4	0x00000000 ;?ICS_gImage_matrixImage+984
0x14EC8	0x00000000 ;?ICS_gImage_matrixImage+988
0x14ECC	0x00000000 ;?ICS_gImage_matrixImage+992
0x14ED0	0x00000000 ;?ICS_gImage_matrixImage+996
0x14ED4	0x00000000 ;?ICS_gImage_matrixImage+1000
0x14ED8	0x00000000 ;?ICS_gImage_matrixImage+1004
0x14EDC	0x00000000 ;?ICS_gImage_matrixImage+1008
0x14EE0	0x00000000 ;?ICS_gImage_matrixImage+1012
0x14EE4	0x00000000 ;?ICS_gImage_matrixImage+1016
0x14EE8	0x00000000 ;?ICS_gImage_matrixImage+1020
0x14EEC	0x00000000 ;?ICS_gImage_matrixImage+1024
0x14EF0	0x00000000 ;?ICS_gImage_matrixImage+1028
0x14EF4	0x00000000 ;?ICS_gImage_matrixImage+1032
0x14EF8	0x00000000 ;?ICS_gImage_matrixImage+1036
0x14EFC	0x00000000 ;?ICS_gImage_matrixImage+1040
0x14F00	0x00000000 ;?ICS_gImage_matrixImage+1044
0x14F04	0x00000000 ;?ICS_gImage_matrixImage+1048
0x14F08	0x00000000 ;?ICS_gImage_matrixImage+1052
0x14F0C	0x00000000 ;?ICS_gImage_matrixImage+1056
0x14F10	0x00000000 ;?ICS_gImage_matrixImage+1060
0x14F14	0x00000000 ;?ICS_gImage_matrixImage+1064
0x14F18	0x00000000 ;?ICS_gImage_matrixImage+1068
0x14F1C	0x00000000 ;?ICS_gImage_matrixImage+1072
0x14F20	0x00000000 ;?ICS_gImage_matrixImage+1076
0x14F24	0x00000000 ;?ICS_gImage_matrixImage+1080
0x14F28	0x00000000 ;?ICS_gImage_matrixImage+1084
0x14F2C	0x00000000 ;?ICS_gImage_matrixImage+1088
0x14F30	0x00000000 ;?ICS_gImage_matrixImage+1092
0x14F34	0x00000000 ;?ICS_gImage_matrixImage+1096
0x14F38	0x00000000 ;?ICS_gImage_matrixImage+1100
0x14F3C	0x00000000 ;?ICS_gImage_matrixImage+1104
0x14F40	0x00000000 ;?ICS_gImage_matrixImage+1108
0x14F44	0x00000000 ;?ICS_gImage_matrixImage+1112
0x14F48	0x00000000 ;?ICS_gImage_matrixImage+1116
0x14F4C	0x00000000 ;?ICS_gImage_matrixImage+1120
0x14F50	0x00000000 ;?ICS_gImage_matrixImage+1124
0x14F54	0x00000000 ;?ICS_gImage_matrixImage+1128
0x14F58	0x00000000 ;?ICS_gImage_matrixImage+1132
0x14F5C	0x00000000 ;?ICS_gImage_matrixImage+1136
0x14F60	0x00000000 ;?ICS_gImage_matrixImage+1140
0x14F64	0x00000000 ;?ICS_gImage_matrixImage+1144
0x14F68	0x00000000 ;?ICS_gImage_matrixImage+1148
0x14F6C	0x00000000 ;?ICS_gImage_matrixImage+1152
0x14F70	0x00000000 ;?ICS_gImage_matrixImage+1156
0x14F74	0x00000000 ;?ICS_gImage_matrixImage+1160
0x14F78	0x00000000 ;?ICS_gImage_matrixImage+1164
0x14F7C	0x00000000 ;?ICS_gImage_matrixImage+1168
0x14F80	0x00000000 ;?ICS_gImage_matrixImage+1172
0x14F84	0x00000000 ;?ICS_gImage_matrixImage+1176
0x14F88	0x00000000 ;?ICS_gImage_matrixImage+1180
0x14F8C	0x00000000 ;?ICS_gImage_matrixImage+1184
0x14F90	0x00000000 ;?ICS_gImage_matrixImage+1188
0x14F94	0x00000000 ;?ICS_gImage_matrixImage+1192
0x14F98	0x00000000 ;?ICS_gImage_matrixImage+1196
0x14F9C	0x00000000 ;?ICS_gImage_matrixImage+1200
0x14FA0	0x00000000 ;?ICS_gImage_matrixImage+1204
0x14FA4	0x00000000 ;?ICS_gImage_matrixImage+1208
0x14FA8	0x00000000 ;?ICS_gImage_matrixImage+1212
0x14FAC	0x00000000 ;?ICS_gImage_matrixImage+1216
0x14FB0	0x00000000 ;?ICS_gImage_matrixImage+1220
0x14FB4	0x00000000 ;?ICS_gImage_matrixImage+1224
0x14FB8	0x00000000 ;?ICS_gImage_matrixImage+1228
0x14FBC	0x00000000 ;?ICS_gImage_matrixImage+1232
0x14FC0	0x00000000 ;?ICS_gImage_matrixImage+1236
0x14FC4	0x00000000 ;?ICS_gImage_matrixImage+1240
0x14FC8	0x00000000 ;?ICS_gImage_matrixImage+1244
0x14FCC	0x00000000 ;?ICS_gImage_matrixImage+1248
0x14FD0	0x00000000 ;?ICS_gImage_matrixImage+1252
0x14FD4	0x00000000 ;?ICS_gImage_matrixImage+1256
0x14FD8	0x00000000 ;?ICS_gImage_matrixImage+1260
0x14FDC	0x00000000 ;?ICS_gImage_matrixImage+1264
0x14FE0	0x00000000 ;?ICS_gImage_matrixImage+1268
0x14FE4	0x00000000 ;?ICS_gImage_matrixImage+1272
0x14FE8	0x00000000 ;?ICS_gImage_matrixImage+1276
0x14FEC	0x00000000 ;?ICS_gImage_matrixImage+1280
0x14FF0	0x00000000 ;?ICS_gImage_matrixImage+1284
0x14FF4	0x00000000 ;?ICS_gImage_matrixImage+1288
0x14FF8	0x00000000 ;?ICS_gImage_matrixImage+1292
0x14FFC	0x00000000 ;?ICS_gImage_matrixImage+1296
0x15000	0x00000000 ;?ICS_gImage_matrixImage+1300
0x15004	0x00000000 ;?ICS_gImage_matrixImage+1304
0x15008	0x00000000 ;?ICS_gImage_matrixImage+1308
0x1500C	0x00000000 ;?ICS_gImage_matrixImage+1312
0x15010	0x00000000 ;?ICS_gImage_matrixImage+1316
0x15014	0x00000000 ;?ICS_gImage_matrixImage+1320
0x15018	0x00000000 ;?ICS_gImage_matrixImage+1324
0x1501C	0x00000000 ;?ICS_gImage_matrixImage+1328
0x15020	0x00000000 ;?ICS_gImage_matrixImage+1332
0x15024	0x00000000 ;?ICS_gImage_matrixImage+1336
0x15028	0x00000000 ;?ICS_gImage_matrixImage+1340
0x1502C	0x00000000 ;?ICS_gImage_matrixImage+1344
0x15030	0x00000000 ;?ICS_gImage_matrixImage+1348
0x15034	0x00000000 ;?ICS_gImage_matrixImage+1352
0x15038	0x00000000 ;?ICS_gImage_matrixImage+1356
0x1503C	0x00000000 ;?ICS_gImage_matrixImage+1360
0x15040	0x00000000 ;?ICS_gImage_matrixImage+1364
0x15044	0x00000000 ;?ICS_gImage_matrixImage+1368
0x15048	0x00000000 ;?ICS_gImage_matrixImage+1372
0x1504C	0x00000000 ;?ICS_gImage_matrixImage+1376
0x15050	0x00000000 ;?ICS_gImage_matrixImage+1380
0x15054	0x00000000 ;?ICS_gImage_matrixImage+1384
0x15058	0x00000000 ;?ICS_gImage_matrixImage+1388
0x1505C	0x00000000 ;?ICS_gImage_matrixImage+1392
0x15060	0x00000000 ;?ICS_gImage_matrixImage+1396
0x15064	0x00000000 ;?ICS_gImage_matrixImage+1400
0x15068	0x00000000 ;?ICS_gImage_matrixImage+1404
0x1506C	0x00000000 ;?ICS_gImage_matrixImage+1408
0x15070	0x00000000 ;?ICS_gImage_matrixImage+1412
0x15074	0x00000000 ;?ICS_gImage_matrixImage+1416
0x15078	0x00000000 ;?ICS_gImage_matrixImage+1420
0x1507C	0x00000000 ;?ICS_gImage_matrixImage+1424
0x15080	0x00000000 ;?ICS_gImage_matrixImage+1428
0x15084	0x00000000 ;?ICS_gImage_matrixImage+1432
0x15088	0x00000000 ;?ICS_gImage_matrixImage+1436
0x1508C	0x00000000 ;?ICS_gImage_matrixImage+1440
0x15090	0x00000000 ;?ICS_gImage_matrixImage+1444
0x15094	0x00000000 ;?ICS_gImage_matrixImage+1448
0x15098	0x00000000 ;?ICS_gImage_matrixImage+1452
0x1509C	0x00000000 ;?ICS_gImage_matrixImage+1456
0x150A0	0x00000000 ;?ICS_gImage_matrixImage+1460
0x150A4	0x00000000 ;?ICS_gImage_matrixImage+1464
0x150A8	0x00000000 ;?ICS_gImage_matrixImage+1468
0x150AC	0x00000000 ;?ICS_gImage_matrixImage+1472
0x150B0	0x00000000 ;?ICS_gImage_matrixImage+1476
0x150B4	0x00000000 ;?ICS_gImage_matrixImage+1480
0x150B8	0x00000000 ;?ICS_gImage_matrixImage+1484
0x150BC	0x00000000 ;?ICS_gImage_matrixImage+1488
0x150C0	0x00000000 ;?ICS_gImage_matrixImage+1492
0x150C4	0x00000000 ;?ICS_gImage_matrixImage+1496
0x150C8	0x00000000 ;?ICS_gImage_matrixImage+1500
0x150CC	0x00000000 ;?ICS_gImage_matrixImage+1504
0x150D0	0x00000000 ;?ICS_gImage_matrixImage+1508
0x150D4	0x00000000 ;?ICS_gImage_matrixImage+1512
0x150D8	0x00000000 ;?ICS_gImage_matrixImage+1516
0x150DC	0x00000000 ;?ICS_gImage_matrixImage+1520
0x150E0	0x00000000 ;?ICS_gImage_matrixImage+1524
0x150E4	0x00000000 ;?ICS_gImage_matrixImage+1528
0x150E8	0x00000000 ;?ICS_gImage_matrixImage+1532
0x150EC	0x00000000 ;?ICS_gImage_matrixImage+1536
0x150F0	0x00000000 ;?ICS_gImage_matrixImage+1540
0x150F4	0x00000000 ;?ICS_gImage_matrixImage+1544
0x150F8	0x00000000 ;?ICS_gImage_matrixImage+1548
0x150FC	0x00000000 ;?ICS_gImage_matrixImage+1552
0x15100	0x00000000 ;?ICS_gImage_matrixImage+1556
0x15104	0x00000000 ;?ICS_gImage_matrixImage+1560
0x15108	0x00000000 ;?ICS_gImage_matrixImage+1564
0x1510C	0x00000000 ;?ICS_gImage_matrixImage+1568
0x15110	0x00000000 ;?ICS_gImage_matrixImage+1572
0x15114	0x00000000 ;?ICS_gImage_matrixImage+1576
0x15118	0x00000000 ;?ICS_gImage_matrixImage+1580
0x1511C	0x00000000 ;?ICS_gImage_matrixImage+1584
0x15120	0x00000000 ;?ICS_gImage_matrixImage+1588
0x15124	0x00000000 ;?ICS_gImage_matrixImage+1592
0x15128	0x00000000 ;?ICS_gImage_matrixImage+1596
0x1512C	0x00000000 ;?ICS_gImage_matrixImage+1600
0x15130	0x00000000 ;?ICS_gImage_matrixImage+1604
0x15134	0x00000000 ;?ICS_gImage_matrixImage+1608
0x15138	0x00000000 ;?ICS_gImage_matrixImage+1612
0x1513C	0x00000000 ;?ICS_gImage_matrixImage+1616
0x15140	0x00000000 ;?ICS_gImage_matrixImage+1620
0x15144	0x00000000 ;?ICS_gImage_matrixImage+1624
0x15148	0x00000000 ;?ICS_gImage_matrixImage+1628
0x1514C	0x00000000 ;?ICS_gImage_matrixImage+1632
0x15150	0x00000000 ;?ICS_gImage_matrixImage+1636
0x15154	0x00000000 ;?ICS_gImage_matrixImage+1640
0x15158	0x00000000 ;?ICS_gImage_matrixImage+1644
0x1515C	0x00000000 ;?ICS_gImage_matrixImage+1648
0x15160	0x00000000 ;?ICS_gImage_matrixImage+1652
0x15164	0x00000000 ;?ICS_gImage_matrixImage+1656
0x15168	0x00000000 ;?ICS_gImage_matrixImage+1660
0x1516C	0x00000000 ;?ICS_gImage_matrixImage+1664
0x15170	0x00000000 ;?ICS_gImage_matrixImage+1668
0x15174	0x00000000 ;?ICS_gImage_matrixImage+1672
0x15178	0x00000000 ;?ICS_gImage_matrixImage+1676
0x1517C	0x00000000 ;?ICS_gImage_matrixImage+1680
0x15180	0x00000000 ;?ICS_gImage_matrixImage+1684
0x15184	0x00000000 ;?ICS_gImage_matrixImage+1688
0x15188	0x00000000 ;?ICS_gImage_matrixImage+1692
0x1518C	0x00000000 ;?ICS_gImage_matrixImage+1696
0x15190	0x00000000 ;?ICS_gImage_matrixImage+1700
0x15194	0x00000000 ;?ICS_gImage_matrixImage+1704
0x15198	0x00000000 ;?ICS_gImage_matrixImage+1708
0x1519C	0x00000000 ;?ICS_gImage_matrixImage+1712
0x151A0	0x00000000 ;?ICS_gImage_matrixImage+1716
0x151A4	0x00000000 ;?ICS_gImage_matrixImage+1720
0x151A8	0x00000000 ;?ICS_gImage_matrixImage+1724
0x151AC	0x00000000 ;?ICS_gImage_matrixImage+1728
0x151B0	0x00000000 ;?ICS_gImage_matrixImage+1732
0x151B4	0x00000000 ;?ICS_gImage_matrixImage+1736
0x151B8	0x00000000 ;?ICS_gImage_matrixImage+1740
0x151BC	0x00000000 ;?ICS_gImage_matrixImage+1744
0x151C0	0x00000000 ;?ICS_gImage_matrixImage+1748
0x151C4	0x00000000 ;?ICS_gImage_matrixImage+1752
0x151C8	0x00000000 ;?ICS_gImage_matrixImage+1756
0x151CC	0x00000000 ;?ICS_gImage_matrixImage+1760
0x151D0	0x00000000 ;?ICS_gImage_matrixImage+1764
0x151D4	0x00000000 ;?ICS_gImage_matrixImage+1768
0x151D8	0x00000000 ;?ICS_gImage_matrixImage+1772
0x151DC	0x00000000 ;?ICS_gImage_matrixImage+1776
0x151E0	0x00000000 ;?ICS_gImage_matrixImage+1780
0x151E4	0x00000000 ;?ICS_gImage_matrixImage+1784
0x151E8	0x00000000 ;?ICS_gImage_matrixImage+1788
0x151EC	0x00000000 ;?ICS_gImage_matrixImage+1792
0x151F0	0x00000000 ;?ICS_gImage_matrixImage+1796
0x151F4	0x00000000 ;?ICS_gImage_matrixImage+1800
0x151F8	0x00000000 ;?ICS_gImage_matrixImage+1804
0x151FC	0x00000000 ;?ICS_gImage_matrixImage+1808
0x15200	0x00000000 ;?ICS_gImage_matrixImage+1812
0x15204	0x00000000 ;?ICS_gImage_matrixImage+1816
0x15208	0x00000000 ;?ICS_gImage_matrixImage+1820
0x1520C	0x00000000 ;?ICS_gImage_matrixImage+1824
0x15210	0x00000000 ;?ICS_gImage_matrixImage+1828
0x15214	0x00000000 ;?ICS_gImage_matrixImage+1832
0x15218	0x00000000 ;?ICS_gImage_matrixImage+1836
0x1521C	0x00000000 ;?ICS_gImage_matrixImage+1840
0x15220	0x00000000 ;?ICS_gImage_matrixImage+1844
0x15224	0x00000000 ;?ICS_gImage_matrixImage+1848
0x15228	0x00000000 ;?ICS_gImage_matrixImage+1852
0x1522C	0x00000000 ;?ICS_gImage_matrixImage+1856
0x15230	0x00000000 ;?ICS_gImage_matrixImage+1860
0x15234	0x00000000 ;?ICS_gImage_matrixImage+1864
0x15238	0x00000000 ;?ICS_gImage_matrixImage+1868
0x1523C	0x00000000 ;?ICS_gImage_matrixImage+1872
0x15240	0x00000000 ;?ICS_gImage_matrixImage+1876
0x15244	0x00000000 ;?ICS_gImage_matrixImage+1880
0x15248	0x00000000 ;?ICS_gImage_matrixImage+1884
0x1524C	0x00000000 ;?ICS_gImage_matrixImage+1888
0x15250	0x00000000 ;?ICS_gImage_matrixImage+1892
0x15254	0x00000000 ;?ICS_gImage_matrixImage+1896
0x15258	0x00000000 ;?ICS_gImage_matrixImage+1900
0x1525C	0x00000000 ;?ICS_gImage_matrixImage+1904
0x15260	0x00000000 ;?ICS_gImage_matrixImage+1908
0x15264	0x00000000 ;?ICS_gImage_matrixImage+1912
0x15268	0x00000000 ;?ICS_gImage_matrixImage+1916
0x1526C	0x00000000 ;?ICS_gImage_matrixImage+1920
0x15270	0x00000000 ;?ICS_gImage_matrixImage+1924
0x15274	0x00000000 ;?ICS_gImage_matrixImage+1928
0x15278	0x00000000 ;?ICS_gImage_matrixImage+1932
0x1527C	0x00000000 ;?ICS_gImage_matrixImage+1936
0x15280	0x00000000 ;?ICS_gImage_matrixImage+1940
0x15284	0x00000000 ;?ICS_gImage_matrixImage+1944
0x15288	0x00000000 ;?ICS_gImage_matrixImage+1948
0x1528C	0x00000000 ;?ICS_gImage_matrixImage+1952
0x15290	0x00000000 ;?ICS_gImage_matrixImage+1956
0x15294	0x00000000 ;?ICS_gImage_matrixImage+1960
0x15298	0x00000000 ;?ICS_gImage_matrixImage+1964
0x1529C	0x00000000 ;?ICS_gImage_matrixImage+1968
0x152A0	0x00000000 ;?ICS_gImage_matrixImage+1972
0x152A4	0x00000000 ;?ICS_gImage_matrixImage+1976
0x152A8	0x00000000 ;?ICS_gImage_matrixImage+1980
0x152AC	0x00000000 ;?ICS_gImage_matrixImage+1984
0x152B0	0x00000000 ;?ICS_gImage_matrixImage+1988
0x152B4	0x00000000 ;?ICS_gImage_matrixImage+1992
0x152B8	0x00000000 ;?ICS_gImage_matrixImage+1996
0x152BC	0x00000000 ;?ICS_gImage_matrixImage+2000
0x152C0	0x00000000 ;?ICS_gImage_matrixImage+2004
0x152C4	0x00000000 ;?ICS_gImage_matrixImage+2008
0x152C8	0x00000000 ;?ICS_gImage_matrixImage+2012
0x152CC	0x00000000 ;?ICS_gImage_matrixImage+2016
0x152D0	0x00000000 ;?ICS_gImage_matrixImage+2020
0x152D4	0x00000000 ;?ICS_gImage_matrixImage+2024
0x152D8	0x00000000 ;?ICS_gImage_matrixImage+2028
0x152DC	0x00000000 ;?ICS_gImage_matrixImage+2032
0x152E0	0x00000000 ;?ICS_gImage_matrixImage+2036
0x152E4	0x00000000 ;?ICS_gImage_matrixImage+2040
0x152E8	0x00000000 ;?ICS_gImage_matrixImage+2044
0x152EC	0x00000000 ;?ICS_gImage_matrixImage+2048
0x152F0	0x00000000 ;?ICS_gImage_matrixImage+2052
0x152F4	0x00000000 ;?ICS_gImage_matrixImage+2056
0x152F8	0x00000000 ;?ICS_gImage_matrixImage+2060
0x152FC	0x00000000 ;?ICS_gImage_matrixImage+2064
0x15300	0x00000000 ;?ICS_gImage_matrixImage+2068
0x15304	0x00000000 ;?ICS_gImage_matrixImage+2072
0x15308	0x00000000 ;?ICS_gImage_matrixImage+2076
0x1530C	0x00000000 ;?ICS_gImage_matrixImage+2080
0x15310	0x00000000 ;?ICS_gImage_matrixImage+2084
0x15314	0x00000000 ;?ICS_gImage_matrixImage+2088
0x15318	0x00000000 ;?ICS_gImage_matrixImage+2092
0x1531C	0x00000000 ;?ICS_gImage_matrixImage+2096
0x15320	0x00000000 ;?ICS_gImage_matrixImage+2100
0x15324	0x00000000 ;?ICS_gImage_matrixImage+2104
0x15328	0x00000000 ;?ICS_gImage_matrixImage+2108
0x1532C	0x00000000 ;?ICS_gImage_matrixImage+2112
0x15330	0x00000000 ;?ICS_gImage_matrixImage+2116
0x15334	0x00000000 ;?ICS_gImage_matrixImage+2120
0x15338	0x00000000 ;?ICS_gImage_matrixImage+2124
0x1533C	0x00000000 ;?ICS_gImage_matrixImage+2128
0x15340	0x00000000 ;?ICS_gImage_matrixImage+2132
0x15344	0x00000000 ;?ICS_gImage_matrixImage+2136
0x15348	0x00000000 ;?ICS_gImage_matrixImage+2140
0x1534C	0x00000000 ;?ICS_gImage_matrixImage+2144
0x15350	0x00000000 ;?ICS_gImage_matrixImage+2148
0x15354	0x00000000 ;?ICS_gImage_matrixImage+2152
0x15358	0x00000000 ;?ICS_gImage_matrixImage+2156
0x1535C	0x00000000 ;?ICS_gImage_matrixImage+2160
0x15360	0x00000000 ;?ICS_gImage_matrixImage+2164
0x15364	0x00000000 ;?ICS_gImage_matrixImage+2168
0x15368	0x00000000 ;?ICS_gImage_matrixImage+2172
0x1536C	0x00000000 ;?ICS_gImage_matrixImage+2176
0x15370	0x00000000 ;?ICS_gImage_matrixImage+2180
0x15374	0x00000000 ;?ICS_gImage_matrixImage+2184
0x15378	0x00000000 ;?ICS_gImage_matrixImage+2188
0x1537C	0x00000000 ;?ICS_gImage_matrixImage+2192
0x15380	0x00000000 ;?ICS_gImage_matrixImage+2196
0x15384	0x00000000 ;?ICS_gImage_matrixImage+2200
0x15388	0x00000000 ;?ICS_gImage_matrixImage+2204
0x1538C	0x00000000 ;?ICS_gImage_matrixImage+2208
0x15390	0x00000000 ;?ICS_gImage_matrixImage+2212
0x15394	0x00000000 ;?ICS_gImage_matrixImage+2216
0x15398	0x00000000 ;?ICS_gImage_matrixImage+2220
0x1539C	0x00000000 ;?ICS_gImage_matrixImage+2224
0x153A0	0x00000000 ;?ICS_gImage_matrixImage+2228
0x153A4	0x00000000 ;?ICS_gImage_matrixImage+2232
0x153A8	0x00000000 ;?ICS_gImage_matrixImage+2236
0x153AC	0x00000000 ;?ICS_gImage_matrixImage+2240
0x153B0	0x00000000 ;?ICS_gImage_matrixImage+2244
0x153B4	0x00000000 ;?ICS_gImage_matrixImage+2248
0x153B8	0x00000000 ;?ICS_gImage_matrixImage+2252
0x153BC	0x00000000 ;?ICS_gImage_matrixImage+2256
0x153C0	0x00000000 ;?ICS_gImage_matrixImage+2260
0x153C4	0x00000000 ;?ICS_gImage_matrixImage+2264
0x153C8	0x00000000 ;?ICS_gImage_matrixImage+2268
0x153CC	0x00000000 ;?ICS_gImage_matrixImage+2272
0x153D0	0x00000000 ;?ICS_gImage_matrixImage+2276
0x153D4	0x00000000 ;?ICS_gImage_matrixImage+2280
0x153D8	0x00000000 ;?ICS_gImage_matrixImage+2284
0x153DC	0x00000000 ;?ICS_gImage_matrixImage+2288
0x153E0	0x00000000 ;?ICS_gImage_matrixImage+2292
0x153E4	0x00000000 ;?ICS_gImage_matrixImage+2296
0x153E8	0x00000000 ;?ICS_gImage_matrixImage+2300
0x153EC	0x00000000 ;?ICS_gImage_matrixImage+2304
0x153F0	0x00000000 ;?ICS_gImage_matrixImage+2308
0x153F4	0x00000000 ;?ICS_gImage_matrixImage+2312
0x153F8	0x00000000 ;?ICS_gImage_matrixImage+2316
0x153FC	0x00000000 ;?ICS_gImage_matrixImage+2320
0x15400	0x00000000 ;?ICS_gImage_matrixImage+2324
0x15404	0x00000000 ;?ICS_gImage_matrixImage+2328
0x15408	0x00000000 ;?ICS_gImage_matrixImage+2332
0x1540C	0x00000000 ;?ICS_gImage_matrixImage+2336
0x15410	0x00000000 ;?ICS_gImage_matrixImage+2340
0x15414	0x00000000 ;?ICS_gImage_matrixImage+2344
0x15418	0x00000000 ;?ICS_gImage_matrixImage+2348
0x1541C	0x00000000 ;?ICS_gImage_matrixImage+2352
0x15420	0x00000000 ;?ICS_gImage_matrixImage+2356
0x15424	0x00000000 ;?ICS_gImage_matrixImage+2360
0x15428	0x00000000 ;?ICS_gImage_matrixImage+2364
0x1542C	0x00000000 ;?ICS_gImage_matrixImage+2368
0x15430	0x00000000 ;?ICS_gImage_matrixImage+2372
0x15434	0x00000000 ;?ICS_gImage_matrixImage+2376
0x15438	0x00000000 ;?ICS_gImage_matrixImage+2380
0x1543C	0x00000000 ;?ICS_gImage_matrixImage+2384
0x15440	0x00000000 ;?ICS_gImage_matrixImage+2388
0x15444	0x00000000 ;?ICS_gImage_matrixImage+2392
0x15448	0x00000000 ;?ICS_gImage_matrixImage+2396
0x1544C	0x00000000 ;?ICS_gImage_matrixImage+2400
0x15450	0x00000000 ;?ICS_gImage_matrixImage+2404
0x15454	0x00000000 ;?ICS_gImage_matrixImage+2408
0x15458	0x00000000 ;?ICS_gImage_matrixImage+2412
0x1545C	0x00000000 ;?ICS_gImage_matrixImage+2416
0x15460	0x00000000 ;?ICS_gImage_matrixImage+2420
0x15464	0x00000000 ;?ICS_gImage_matrixImage+2424
0x15468	0x00000000 ;?ICS_gImage_matrixImage+2428
0x1546C	0x00000000 ;?ICS_gImage_matrixImage+2432
0x15470	0x00000000 ;?ICS_gImage_matrixImage+2436
0x15474	0x00000000 ;?ICS_gImage_matrixImage+2440
0x15478	0x00000000 ;?ICS_gImage_matrixImage+2444
0x1547C	0x00000000 ;?ICS_gImage_matrixImage+2448
0x15480	0x00000000 ;?ICS_gImage_matrixImage+2452
0x15484	0x00000000 ;?ICS_gImage_matrixImage+2456
0x15488	0x00000000 ;?ICS_gImage_matrixImage+2460
0x1548C	0x00000000 ;?ICS_gImage_matrixImage+2464
0x15490	0x00000000 ;?ICS_gImage_matrixImage+2468
0x15494	0x00000000 ;?ICS_gImage_matrixImage+2472
0x15498	0x00000000 ;?ICS_gImage_matrixImage+2476
0x1549C	0x00000000 ;?ICS_gImage_matrixImage+2480
0x154A0	0x00000000 ;?ICS_gImage_matrixImage+2484
0x154A4	0x00000000 ;?ICS_gImage_matrixImage+2488
0x154A8	0x00000000 ;?ICS_gImage_matrixImage+2492
0x154AC	0x00000000 ;?ICS_gImage_matrixImage+2496
0x154B0	0x00000000 ;?ICS_gImage_matrixImage+2500
0x154B4	0x00000000 ;?ICS_gImage_matrixImage+2504
0x154B8	0x00000000 ;?ICS_gImage_matrixImage+2508
0x154BC	0x00000000 ;?ICS_gImage_matrixImage+2512
0x154C0	0x00000000 ;?ICS_gImage_matrixImage+2516
0x154C4	0x00000000 ;?ICS_gImage_matrixImage+2520
0x154C8	0x00000000 ;?ICS_gImage_matrixImage+2524
0x154CC	0x00000000 ;?ICS_gImage_matrixImage+2528
0x154D0	0x00000000 ;?ICS_gImage_matrixImage+2532
0x154D4	0x00000000 ;?ICS_gImage_matrixImage+2536
0x154D8	0x00000000 ;?ICS_gImage_matrixImage+2540
0x154DC	0x00000000 ;?ICS_gImage_matrixImage+2544
0x154E0	0x00000000 ;?ICS_gImage_matrixImage+2548
0x154E4	0x00000000 ;?ICS_gImage_matrixImage+2552
0x154E8	0x00000000 ;?ICS_gImage_matrixImage+2556
0x154EC	0x00000000 ;?ICS_gImage_matrixImage+2560
0x154F0	0x00000000 ;?ICS_gImage_matrixImage+2564
0x154F4	0x00000000 ;?ICS_gImage_matrixImage+2568
0x154F8	0x00000000 ;?ICS_gImage_matrixImage+2572
0x154FC	0x00000000 ;?ICS_gImage_matrixImage+2576
0x15500	0x00000000 ;?ICS_gImage_matrixImage+2580
0x15504	0x00000000 ;?ICS_gImage_matrixImage+2584
0x15508	0x00000000 ;?ICS_gImage_matrixImage+2588
0x1550C	0x00000000 ;?ICS_gImage_matrixImage+2592
0x15510	0x00000000 ;?ICS_gImage_matrixImage+2596
0x15514	0x00000000 ;?ICS_gImage_matrixImage+2600
0x15518	0x00000000 ;?ICS_gImage_matrixImage+2604
0x1551C	0x00000000 ;?ICS_gImage_matrixImage+2608
0x15520	0x00000000 ;?ICS_gImage_matrixImage+2612
0x15524	0x00000000 ;?ICS_gImage_matrixImage+2616
0x15528	0x00000000 ;?ICS_gImage_matrixImage+2620
0x1552C	0x00000000 ;?ICS_gImage_matrixImage+2624
0x15530	0x00000000 ;?ICS_gImage_matrixImage+2628
0x15534	0x00000000 ;?ICS_gImage_matrixImage+2632
0x15538	0x00000000 ;?ICS_gImage_matrixImage+2636
0x1553C	0x00000000 ;?ICS_gImage_matrixImage+2640
0x15540	0x00000000 ;?ICS_gImage_matrixImage+2644
0x15544	0x00000000 ;?ICS_gImage_matrixImage+2648
0x15548	0x00000000 ;?ICS_gImage_matrixImage+2652
0x1554C	0x00000000 ;?ICS_gImage_matrixImage+2656
0x15550	0x00000000 ;?ICS_gImage_matrixImage+2660
0x15554	0x00000000 ;?ICS_gImage_matrixImage+2664
0x15558	0x00000000 ;?ICS_gImage_matrixImage+2668
0x1555C	0x00000000 ;?ICS_gImage_matrixImage+2672
0x15560	0x00000000 ;?ICS_gImage_matrixImage+2676
0x15564	0x00000000 ;?ICS_gImage_matrixImage+2680
0x15568	0x00000000 ;?ICS_gImage_matrixImage+2684
0x1556C	0x00000000 ;?ICS_gImage_matrixImage+2688
0x15570	0x00000000 ;?ICS_gImage_matrixImage+2692
0x15574	0x00000000 ;?ICS_gImage_matrixImage+2696
0x15578	0x00000000 ;?ICS_gImage_matrixImage+2700
0x1557C	0x00000000 ;?ICS_gImage_matrixImage+2704
0x15580	0x00000000 ;?ICS_gImage_matrixImage+2708
0x15584	0x00000000 ;?ICS_gImage_matrixImage+2712
0x15588	0x00000000 ;?ICS_gImage_matrixImage+2716
0x1558C	0x00000000 ;?ICS_gImage_matrixImage+2720
0x15590	0x00000000 ;?ICS_gImage_matrixImage+2724
0x15594	0x00000000 ;?ICS_gImage_matrixImage+2728
0x15598	0x00000000 ;?ICS_gImage_matrixImage+2732
0x1559C	0x00000000 ;?ICS_gImage_matrixImage+2736
0x155A0	0x00000000 ;?ICS_gImage_matrixImage+2740
0x155A4	0x00000000 ;?ICS_gImage_matrixImage+2744
0x155A8	0x00000000 ;?ICS_gImage_matrixImage+2748
0x155AC	0x00000000 ;?ICS_gImage_matrixImage+2752
0x155B0	0x00000000 ;?ICS_gImage_matrixImage+2756
0x155B4	0x00000000 ;?ICS_gImage_matrixImage+2760
0x155B8	0x00000000 ;?ICS_gImage_matrixImage+2764
0x155BC	0x00000000 ;?ICS_gImage_matrixImage+2768
0x155C0	0x00000000 ;?ICS_gImage_matrixImage+2772
0x155C4	0x00000000 ;?ICS_gImage_matrixImage+2776
0x155C8	0x00000000 ;?ICS_gImage_matrixImage+2780
0x155CC	0x00000000 ;?ICS_gImage_matrixImage+2784
0x155D0	0x00000000 ;?ICS_gImage_matrixImage+2788
0x155D4	0x00000000 ;?ICS_gImage_matrixImage+2792
0x155D8	0x00000000 ;?ICS_gImage_matrixImage+2796
0x155DC	0x00000000 ;?ICS_gImage_matrixImage+2800
0x155E0	0x00000000 ;?ICS_gImage_matrixImage+2804
0x155E4	0x00000000 ;?ICS_gImage_matrixImage+2808
0x155E8	0x00000000 ;?ICS_gImage_matrixImage+2812
0x155EC	0x00000000 ;?ICS_gImage_matrixImage+2816
0x155F0	0x00000000 ;?ICS_gImage_matrixImage+2820
0x155F4	0x00000000 ;?ICS_gImage_matrixImage+2824
0x155F8	0x00000000 ;?ICS_gImage_matrixImage+2828
0x155FC	0x00000000 ;?ICS_gImage_matrixImage+2832
0x15600	0x00000000 ;?ICS_gImage_matrixImage+2836
0x15604	0x00000000 ;?ICS_gImage_matrixImage+2840
0x15608	0x00000000 ;?ICS_gImage_matrixImage+2844
0x1560C	0x00000000 ;?ICS_gImage_matrixImage+2848
0x15610	0x00000000 ;?ICS_gImage_matrixImage+2852
0x15614	0x00000000 ;?ICS_gImage_matrixImage+2856
0x15618	0x00000000 ;?ICS_gImage_matrixImage+2860
0x1561C	0x00000000 ;?ICS_gImage_matrixImage+2864
0x15620	0x00000000 ;?ICS_gImage_matrixImage+2868
0x15624	0x00000000 ;?ICS_gImage_matrixImage+2872
0x15628	0x00000000 ;?ICS_gImage_matrixImage+2876
0x1562C	0x00000000 ;?ICS_gImage_matrixImage+2880
0x15630	0x00000000 ;?ICS_gImage_matrixImage+2884
0x15634	0x00000000 ;?ICS_gImage_matrixImage+2888
0x15638	0x00000000 ;?ICS_gImage_matrixImage+2892
0x1563C	0x00000000 ;?ICS_gImage_matrixImage+2896
0x15640	0x00000000 ;?ICS_gImage_matrixImage+2900
0x15644	0x00000000 ;?ICS_gImage_matrixImage+2904
0x15648	0x00000000 ;?ICS_gImage_matrixImage+2908
0x1564C	0x00000000 ;?ICS_gImage_matrixImage+2912
0x15650	0x00000000 ;?ICS_gImage_matrixImage+2916
0x15654	0x00000000 ;?ICS_gImage_matrixImage+2920
0x15658	0x00000000 ;?ICS_gImage_matrixImage+2924
0x1565C	0x00000000 ;?ICS_gImage_matrixImage+2928
0x15660	0x00000000 ;?ICS_gImage_matrixImage+2932
0x15664	0x00000000 ;?ICS_gImage_matrixImage+2936
0x15668	0x00000000 ;?ICS_gImage_matrixImage+2940
0x1566C	0x00000000 ;?ICS_gImage_matrixImage+2944
0x15670	0x00000000 ;?ICS_gImage_matrixImage+2948
0x15674	0x00000000 ;?ICS_gImage_matrixImage+2952
0x15678	0x00000000 ;?ICS_gImage_matrixImage+2956
0x1567C	0x00000000 ;?ICS_gImage_matrixImage+2960
0x15680	0x00000000 ;?ICS_gImage_matrixImage+2964
0x15684	0x00000000 ;?ICS_gImage_matrixImage+2968
0x15688	0x00000000 ;?ICS_gImage_matrixImage+2972
0x1568C	0x00000000 ;?ICS_gImage_matrixImage+2976
0x15690	0x00000000 ;?ICS_gImage_matrixImage+2980
0x15694	0x00000000 ;?ICS_gImage_matrixImage+2984
0x15698	0x00000000 ;?ICS_gImage_matrixImage+2988
0x1569C	0x00000000 ;?ICS_gImage_matrixImage+2992
0x156A0	0x00000000 ;?ICS_gImage_matrixImage+2996
0x156A4	0x00000000 ;?ICS_gImage_matrixImage+3000
0x156A8	0x00000000 ;?ICS_gImage_matrixImage+3004
0x156AC	0x00000000 ;?ICS_gImage_matrixImage+3008
0x156B0	0x00000000 ;?ICS_gImage_matrixImage+3012
0x156B4	0x00000000 ;?ICS_gImage_matrixImage+3016
0x156B8	0x00000000 ;?ICS_gImage_matrixImage+3020
0x156BC	0x00000000 ;?ICS_gImage_matrixImage+3024
0x156C0	0x00000000 ;?ICS_gImage_matrixImage+3028
0x156C4	0x00000000 ;?ICS_gImage_matrixImage+3032
0x156C8	0x00000000 ;?ICS_gImage_matrixImage+3036
0x156CC	0x00000000 ;?ICS_gImage_matrixImage+3040
0x156D0	0x00000000 ;?ICS_gImage_matrixImage+3044
0x156D4	0x00000000 ;?ICS_gImage_matrixImage+3048
0x156D8	0x00000000 ;?ICS_gImage_matrixImage+3052
0x156DC	0x00000000 ;?ICS_gImage_matrixImage+3056
0x156E0	0x00000000 ;?ICS_gImage_matrixImage+3060
0x156E4	0x00000000 ;?ICS_gImage_matrixImage+3064
0x156E8	0x00000000 ;?ICS_gImage_matrixImage+3068
0x156EC	0x00000000 ;?ICS_gImage_matrixImage+3072
0x156F0	0x00000000 ;?ICS_gImage_matrixImage+3076
0x156F4	0x00000000 ;?ICS_gImage_matrixImage+3080
0x156F8	0x00000000 ;?ICS_gImage_matrixImage+3084
0x156FC	0x00000000 ;?ICS_gImage_matrixImage+3088
0x15700	0x00000000 ;?ICS_gImage_matrixImage+3092
0x15704	0x00000000 ;?ICS_gImage_matrixImage+3096
0x15708	0x00000000 ;?ICS_gImage_matrixImage+3100
0x1570C	0x00000000 ;?ICS_gImage_matrixImage+3104
0x15710	0x00000000 ;?ICS_gImage_matrixImage+3108
0x15714	0x00000000 ;?ICS_gImage_matrixImage+3112
0x15718	0x00000000 ;?ICS_gImage_matrixImage+3116
0x1571C	0x00000000 ;?ICS_gImage_matrixImage+3120
0x15720	0x00000000 ;?ICS_gImage_matrixImage+3124
0x15724	0x00000000 ;?ICS_gImage_matrixImage+3128
0x15728	0x00000000 ;?ICS_gImage_matrixImage+3132
0x1572C	0x00000000 ;?ICS_gImage_matrixImage+3136
0x15730	0x00000000 ;?ICS_gImage_matrixImage+3140
0x15734	0x00000000 ;?ICS_gImage_matrixImage+3144
0x15738	0x00000000 ;?ICS_gImage_matrixImage+3148
0x1573C	0x00000000 ;?ICS_gImage_matrixImage+3152
0x15740	0x00000000 ;?ICS_gImage_matrixImage+3156
0x15744	0x00000000 ;?ICS_gImage_matrixImage+3160
0x15748	0x00000000 ;?ICS_gImage_matrixImage+3164
0x1574C	0x00000000 ;?ICS_gImage_matrixImage+3168
0x15750	0x00000000 ;?ICS_gImage_matrixImage+3172
0x15754	0x00000000 ;?ICS_gImage_matrixImage+3176
0x15758	0x00000000 ;?ICS_gImage_matrixImage+3180
0x1575C	0x00000000 ;?ICS_gImage_matrixImage+3184
0x15760	0x00000000 ;?ICS_gImage_matrixImage+3188
0x15764	0x00000000 ;?ICS_gImage_matrixImage+3192
0x15768	0x00000000 ;?ICS_gImage_matrixImage+3196
0x1576C	0x00000000 ;?ICS_gImage_matrixImage+3200
0x15770	0x00000000 ;?ICS_gImage_matrixImage+3204
0x15774	0x00000000 ;?ICS_gImage_matrixImage+3208
0x15778	0x00000000 ;?ICS_gImage_matrixImage+3212
0x1577C	0x00000000 ;?ICS_gImage_matrixImage+3216
0x15780	0x00000000 ;?ICS_gImage_matrixImage+3220
0x15784	0x00000000 ;?ICS_gImage_matrixImage+3224
0x15788	0x00000000 ;?ICS_gImage_matrixImage+3228
0x1578C	0x00000000 ;?ICS_gImage_matrixImage+3232
0x15790	0x00000000 ;?ICS_gImage_matrixImage+3236
0x15794	0x00000000 ;?ICS_gImage_matrixImage+3240
0x15798	0x00000000 ;?ICS_gImage_matrixImage+3244
0x1579C	0x00000000 ;?ICS_gImage_matrixImage+3248
0x157A0	0x00000000 ;?ICS_gImage_matrixImage+3252
0x157A4	0x00000000 ;?ICS_gImage_matrixImage+3256
0x157A8	0x00000000 ;?ICS_gImage_matrixImage+3260
0x157AC	0x00000000 ;?ICS_gImage_matrixImage+3264
0x157B0	0x00000000 ;?ICS_gImage_matrixImage+3268
0x157B4	0x00000000 ;?ICS_gImage_matrixImage+3272
0x157B8	0x00000000 ;?ICS_gImage_matrixImage+3276
0x157BC	0x00000000 ;?ICS_gImage_matrixImage+3280
0x157C0	0x00000000 ;?ICS_gImage_matrixImage+3284
0x157C4	0x00000000 ;?ICS_gImage_matrixImage+3288
0x157C8	0x00000000 ;?ICS_gImage_matrixImage+3292
0x157CC	0x00000000 ;?ICS_gImage_matrixImage+3296
0x157D0	0x00000000 ;?ICS_gImage_matrixImage+3300
0x157D4	0x00000000 ;?ICS_gImage_matrixImage+3304
0x157D8	0x00000000 ;?ICS_gImage_matrixImage+3308
0x157DC	0x00000000 ;?ICS_gImage_matrixImage+3312
0x157E0	0x00000000 ;?ICS_gImage_matrixImage+3316
0x157E4	0x00000000 ;?ICS_gImage_matrixImage+3320
0x157E8	0x00000000 ;?ICS_gImage_matrixImage+3324
0x157EC	0x00000000 ;?ICS_gImage_matrixImage+3328
0x157F0	0x00000000 ;?ICS_gImage_matrixImage+3332
0x157F4	0x00000000 ;?ICS_gImage_matrixImage+3336
0x157F8	0x00000000 ;?ICS_gImage_matrixImage+3340
0x157FC	0x00000000 ;?ICS_gImage_matrixImage+3344
0x15800	0x00000000 ;?ICS_gImage_matrixImage+3348
0x15804	0x00000000 ;?ICS_gImage_matrixImage+3352
0x15808	0x00000000 ;?ICS_gImage_matrixImage+3356
0x1580C	0x00000000 ;?ICS_gImage_matrixImage+3360
0x15810	0x00000000 ;?ICS_gImage_matrixImage+3364
0x15814	0x00000000 ;?ICS_gImage_matrixImage+3368
0x15818	0x00000000 ;?ICS_gImage_matrixImage+3372
0x1581C	0x00000000 ;?ICS_gImage_matrixImage+3376
0x15820	0x00000000 ;?ICS_gImage_matrixImage+3380
0x15824	0x00000000 ;?ICS_gImage_matrixImage+3384
0x15828	0x00000000 ;?ICS_gImage_matrixImage+3388
0x1582C	0x00000000 ;?ICS_gImage_matrixImage+3392
0x15830	0x00000000 ;?ICS_gImage_matrixImage+3396
0x15834	0x00000000 ;?ICS_gImage_matrixImage+3400
0x15838	0x00000000 ;?ICS_gImage_matrixImage+3404
0x1583C	0x00000000 ;?ICS_gImage_matrixImage+3408
0x15840	0x00000000 ;?ICS_gImage_matrixImage+3412
0x15844	0x00000000 ;?ICS_gImage_matrixImage+3416
0x15848	0x00000000 ;?ICS_gImage_matrixImage+3420
0x1584C	0x00000000 ;?ICS_gImage_matrixImage+3424
0x15850	0x00000000 ;?ICS_gImage_matrixImage+3428
0x15854	0x00000000 ;?ICS_gImage_matrixImage+3432
0x15858	0x00000000 ;?ICS_gImage_matrixImage+3436
0x1585C	0x00000000 ;?ICS_gImage_matrixImage+3440
0x15860	0x00000000 ;?ICS_gImage_matrixImage+3444
0x15864	0x00000000 ;?ICS_gImage_matrixImage+3448
0x15868	0x00000000 ;?ICS_gImage_matrixImage+3452
0x1586C	0x00000000 ;?ICS_gImage_matrixImage+3456
0x15870	0x00000000 ;?ICS_gImage_matrixImage+3460
0x15874	0x00000000 ;?ICS_gImage_matrixImage+3464
0x15878	0x00000000 ;?ICS_gImage_matrixImage+3468
0x1587C	0x00000000 ;?ICS_gImage_matrixImage+3472
0x15880	0x00000000 ;?ICS_gImage_matrixImage+3476
0x15884	0x00000000 ;?ICS_gImage_matrixImage+3480
0x15888	0x00000000 ;?ICS_gImage_matrixImage+3484
0x1588C	0x00000000 ;?ICS_gImage_matrixImage+3488
0x15890	0x00000000 ;?ICS_gImage_matrixImage+3492
0x15894	0x00000000 ;?ICS_gImage_matrixImage+3496
0x15898	0x00000000 ;?ICS_gImage_matrixImage+3500
0x1589C	0x00000000 ;?ICS_gImage_matrixImage+3504
0x158A0	0x00000000 ;?ICS_gImage_matrixImage+3508
0x158A4	0x00000000 ;?ICS_gImage_matrixImage+3512
0x158A8	0x00000000 ;?ICS_gImage_matrixImage+3516
0x158AC	0x00000000 ;?ICS_gImage_matrixImage+3520
0x158B0	0x00000000 ;?ICS_gImage_matrixImage+3524
0x158B4	0x00000000 ;?ICS_gImage_matrixImage+3528
0x158B8	0x00000000 ;?ICS_gImage_matrixImage+3532
0x158BC	0x00000000 ;?ICS_gImage_matrixImage+3536
0x158C0	0x00000000 ;?ICS_gImage_matrixImage+3540
0x158C4	0x00000000 ;?ICS_gImage_matrixImage+3544
0x158C8	0x00000000 ;?ICS_gImage_matrixImage+3548
0x158CC	0x00000000 ;?ICS_gImage_matrixImage+3552
0x158D0	0x00000000 ;?ICS_gImage_matrixImage+3556
0x158D4	0x00000000 ;?ICS_gImage_matrixImage+3560
0x158D8	0x00000000 ;?ICS_gImage_matrixImage+3564
0x158DC	0x00000000 ;?ICS_gImage_matrixImage+3568
0x158E0	0x00000000 ;?ICS_gImage_matrixImage+3572
0x158E4	0x00000000 ;?ICS_gImage_matrixImage+3576
0x158E8	0x00000000 ;?ICS_gImage_matrixImage+3580
0x158EC	0x00000000 ;?ICS_gImage_matrixImage+3584
0x158F0	0x00000000 ;?ICS_gImage_matrixImage+3588
0x158F4	0x00000000 ;?ICS_gImage_matrixImage+3592
0x158F8	0x00000000 ;?ICS_gImage_matrixImage+3596
0x158FC	0x00000000 ;?ICS_gImage_matrixImage+3600
0x15900	0x00000000 ;?ICS_gImage_matrixImage+3604
0x15904	0x00000000 ;?ICS_gImage_matrixImage+3608
0x15908	0x00000000 ;?ICS_gImage_matrixImage+3612
0x1590C	0x00000000 ;?ICS_gImage_matrixImage+3616
0x15910	0x00000000 ;?ICS_gImage_matrixImage+3620
0x15914	0x00000000 ;?ICS_gImage_matrixImage+3624
0x15918	0x00000000 ;?ICS_gImage_matrixImage+3628
0x1591C	0x00000000 ;?ICS_gImage_matrixImage+3632
0x15920	0x00000000 ;?ICS_gImage_matrixImage+3636
0x15924	0x00000000 ;?ICS_gImage_matrixImage+3640
0x15928	0x00000000 ;?ICS_gImage_matrixImage+3644
0x1592C	0x00000000 ;?ICS_gImage_matrixImage+3648
0x15930	0x00000000 ;?ICS_gImage_matrixImage+3652
0x15934	0x00000000 ;?ICS_gImage_matrixImage+3656
0x15938	0x00000000 ;?ICS_gImage_matrixImage+3660
0x1593C	0x00000000 ;?ICS_gImage_matrixImage+3664
0x15940	0x00000000 ;?ICS_gImage_matrixImage+3668
0x15944	0x00000000 ;?ICS_gImage_matrixImage+3672
0x15948	0x00000000 ;?ICS_gImage_matrixImage+3676
0x1594C	0x00000000 ;?ICS_gImage_matrixImage+3680
0x15950	0x00000000 ;?ICS_gImage_matrixImage+3684
0x15954	0x00000000 ;?ICS_gImage_matrixImage+3688
0x15958	0x00000000 ;?ICS_gImage_matrixImage+3692
0x1595C	0x00000000 ;?ICS_gImage_matrixImage+3696
0x15960	0x00000000 ;?ICS_gImage_matrixImage+3700
0x15964	0x00000000 ;?ICS_gImage_matrixImage+3704
0x15968	0x00000000 ;?ICS_gImage_matrixImage+3708
0x1596C	0x00000000 ;?ICS_gImage_matrixImage+3712
0x15970	0x00000000 ;?ICS_gImage_matrixImage+3716
0x15974	0x00000000 ;?ICS_gImage_matrixImage+3720
0x15978	0x00000000 ;?ICS_gImage_matrixImage+3724
0x1597C	0x00000000 ;?ICS_gImage_matrixImage+3728
0x15980	0x00000000 ;?ICS_gImage_matrixImage+3732
0x15984	0x00000000 ;?ICS_gImage_matrixImage+3736
0x15988	0x00000000 ;?ICS_gImage_matrixImage+3740
0x1598C	0x00000000 ;?ICS_gImage_matrixImage+3744
0x15990	0x00000000 ;?ICS_gImage_matrixImage+3748
0x15994	0x00000000 ;?ICS_gImage_matrixImage+3752
0x15998	0x00000000 ;?ICS_gImage_matrixImage+3756
0x1599C	0x00000000 ;?ICS_gImage_matrixImage+3760
0x159A0	0x00000000 ;?ICS_gImage_matrixImage+3764
0x159A4	0x00000000 ;?ICS_gImage_matrixImage+3768
0x159A8	0x00000000 ;?ICS_gImage_matrixImage+3772
0x159AC	0x00000000 ;?ICS_gImage_matrixImage+3776
0x159B0	0x00000000 ;?ICS_gImage_matrixImage+3780
0x159B4	0x00000000 ;?ICS_gImage_matrixImage+3784
0x159B8	0x00000000 ;?ICS_gImage_matrixImage+3788
0x159BC	0x00000000 ;?ICS_gImage_matrixImage+3792
0x159C0	0x00000000 ;?ICS_gImage_matrixImage+3796
0x159C4	0x00000000 ;?ICS_gImage_matrixImage+3800
0x159C8	0x00000000 ;?ICS_gImage_matrixImage+3804
0x159CC	0x00000000 ;?ICS_gImage_matrixImage+3808
0x159D0	0x00000000 ;?ICS_gImage_matrixImage+3812
0x159D4	0x00000000 ;?ICS_gImage_matrixImage+3816
0x159D8	0x00000000 ;?ICS_gImage_matrixImage+3820
0x159DC	0x00000000 ;?ICS_gImage_matrixImage+3824
0x159E0	0x00000000 ;?ICS_gImage_matrixImage+3828
0x159E4	0x00000000 ;?ICS_gImage_matrixImage+3832
0x159E8	0x00000000 ;?ICS_gImage_matrixImage+3836
0x159EC	0x00000000 ;?ICS_gImage_matrixImage+3840
0x159F0	0x00000000 ;?ICS_gImage_matrixImage+3844
0x159F4	0x00000000 ;?ICS_gImage_matrixImage+3848
0x159F8	0x00000000 ;?ICS_gImage_matrixImage+3852
0x159FC	0x00000000 ;?ICS_gImage_matrixImage+3856
0x15A00	0x00000000 ;?ICS_gImage_matrixImage+3860
0x15A04	0x00000000 ;?ICS_gImage_matrixImage+3864
0x15A08	0x00000000 ;?ICS_gImage_matrixImage+3868
0x15A0C	0x00000000 ;?ICS_gImage_matrixImage+3872
0x15A10	0x00000000 ;?ICS_gImage_matrixImage+3876
0x15A14	0x00000000 ;?ICS_gImage_matrixImage+3880
0x15A18	0x00000000 ;?ICS_gImage_matrixImage+3884
0x15A1C	0x00000000 ;?ICS_gImage_matrixImage+3888
0x15A20	0x00000000 ;?ICS_gImage_matrixImage+3892
0x15A24	0x00000000 ;?ICS_gImage_matrixImage+3896
0x15A28	0x00000000 ;?ICS_gImage_matrixImage+3900
0x15A2C	0x00000000 ;?ICS_gImage_matrixImage+3904
0x15A30	0x00000000 ;?ICS_gImage_matrixImage+3908
0x15A34	0x00000000 ;?ICS_gImage_matrixImage+3912
0x15A38	0x00000000 ;?ICS_gImage_matrixImage+3916
0x15A3C	0x00000000 ;?ICS_gImage_matrixImage+3920
0x15A40	0x00000000 ;?ICS_gImage_matrixImage+3924
0x15A44	0x00000000 ;?ICS_gImage_matrixImage+3928
0x15A48	0x00000000 ;?ICS_gImage_matrixImage+3932
0x15A4C	0x00000000 ;?ICS_gImage_matrixImage+3936
0x15A50	0x00000000 ;?ICS_gImage_matrixImage+3940
0x15A54	0x00000000 ;?ICS_gImage_matrixImage+3944
0x15A58	0x00000000 ;?ICS_gImage_matrixImage+3948
0x15A5C	0x00000000 ;?ICS_gImage_matrixImage+3952
0x15A60	0x00000000 ;?ICS_gImage_matrixImage+3956
0x15A64	0x00000000 ;?ICS_gImage_matrixImage+3960
0x15A68	0x00000000 ;?ICS_gImage_matrixImage+3964
0x15A6C	0x00000000 ;?ICS_gImage_matrixImage+3968
0x15A70	0x00000000 ;?ICS_gImage_matrixImage+3972
0x15A74	0x00000000 ;?ICS_gImage_matrixImage+3976
0x15A78	0x00000000 ;?ICS_gImage_matrixImage+3980
0x15A7C	0x00000000 ;?ICS_gImage_matrixImage+3984
0x15A80	0x00000000 ;?ICS_gImage_matrixImage+3988
0x15A84	0x00000000 ;?ICS_gImage_matrixImage+3992
0x15A88	0x00000000 ;?ICS_gImage_matrixImage+3996
0x15A8C	0x00000000 ;?ICS_gImage_matrixImage+4000
0x15A90	0x00000000 ;?ICS_gImage_matrixImage+4004
0x15A94	0x00000000 ;?ICS_gImage_matrixImage+4008
0x15A98	0x00000000 ;?ICS_gImage_matrixImage+4012
0x15A9C	0x00000000 ;?ICS_gImage_matrixImage+4016
0x15AA0	0x00000000 ;?ICS_gImage_matrixImage+4020
0x15AA4	0x00000000 ;?ICS_gImage_matrixImage+4024
0x15AA8	0x00000000 ;?ICS_gImage_matrixImage+4028
0x15AAC	0x00000000 ;?ICS_gImage_matrixImage+4032
0x15AB0	0x00000000 ;?ICS_gImage_matrixImage+4036
0x15AB4	0x00000000 ;?ICS_gImage_matrixImage+4040
0x15AB8	0x00000000 ;?ICS_gImage_matrixImage+4044
0x15ABC	0x00000000 ;?ICS_gImage_matrixImage+4048
0x15AC0	0x00000000 ;?ICS_gImage_matrixImage+4052
0x15AC4	0x00000000 ;?ICS_gImage_matrixImage+4056
0x15AC8	0x00000000 ;?ICS_gImage_matrixImage+4060
0x15ACC	0x00000000 ;?ICS_gImage_matrixImage+4064
0x15AD0	0x00000000 ;?ICS_gImage_matrixImage+4068
0x15AD4	0x00000000 ;?ICS_gImage_matrixImage+4072
0x15AD8	0x00000000 ;?ICS_gImage_matrixImage+4076
0x15ADC	0x00000000 ;?ICS_gImage_matrixImage+4080
0x15AE0	0x00000000 ;?ICS_gImage_matrixImage+4084
0x15AE4	0x00000000 ;?ICS_gImage_matrixImage+4088
0x15AE8	0x00000000 ;?ICS_gImage_matrixImage+4092
0x15AEC	0x00000000 ;?ICS_gImage_matrixImage+4096
0x15AF0	0x00000000 ;?ICS_gImage_matrixImage+4100
0x15AF4	0x00000000 ;?ICS_gImage_matrixImage+4104
0x15AF8	0x00000000 ;?ICS_gImage_matrixImage+4108
0x15AFC	0x00000000 ;?ICS_gImage_matrixImage+4112
0x15B00	0x00000000 ;?ICS_gImage_matrixImage+4116
0x15B04	0x00000000 ;?ICS_gImage_matrixImage+4120
0x15B08	0x00000000 ;?ICS_gImage_matrixImage+4124
0x15B0C	0x00000000 ;?ICS_gImage_matrixImage+4128
0x15B10	0x00000000 ;?ICS_gImage_matrixImage+4132
0x15B14	0x00000000 ;?ICS_gImage_matrixImage+4136
0x15B18	0x00000000 ;?ICS_gImage_matrixImage+4140
0x15B1C	0x00000000 ;?ICS_gImage_matrixImage+4144
0x15B20	0x00000000 ;?ICS_gImage_matrixImage+4148
0x15B24	0x00000000 ;?ICS_gImage_matrixImage+4152
0x15B28	0x00000000 ;?ICS_gImage_matrixImage+4156
0x15B2C	0x00000000 ;?ICS_gImage_matrixImage+4160
0x15B30	0x00000000 ;?ICS_gImage_matrixImage+4164
0x15B34	0x00000000 ;?ICS_gImage_matrixImage+4168
0x15B38	0x00000000 ;?ICS_gImage_matrixImage+4172
0x15B3C	0x00000000 ;?ICS_gImage_matrixImage+4176
0x15B40	0x00000000 ;?ICS_gImage_matrixImage+4180
0x15B44	0x00000000 ;?ICS_gImage_matrixImage+4184
0x15B48	0x00000000 ;?ICS_gImage_matrixImage+4188
0x15B4C	0x00000000 ;?ICS_gImage_matrixImage+4192
0x15B50	0x00000000 ;?ICS_gImage_matrixImage+4196
0x15B54	0x00000000 ;?ICS_gImage_matrixImage+4200
0x15B58	0x00000000 ;?ICS_gImage_matrixImage+4204
0x15B5C	0x00000000 ;?ICS_gImage_matrixImage+4208
0x15B60	0x00000000 ;?ICS_gImage_matrixImage+4212
0x15B64	0x00000000 ;?ICS_gImage_matrixImage+4216
0x15B68	0x00000000 ;?ICS_gImage_matrixImage+4220
0x15B6C	0x00000000 ;?ICS_gImage_matrixImage+4224
0x15B70	0x00000000 ;?ICS_gImage_matrixImage+4228
0x15B74	0x00000000 ;?ICS_gImage_matrixImage+4232
0x15B78	0x00000000 ;?ICS_gImage_matrixImage+4236
0x15B7C	0x00000000 ;?ICS_gImage_matrixImage+4240
0x15B80	0x00000000 ;?ICS_gImage_matrixImage+4244
0x15B84	0x00000000 ;?ICS_gImage_matrixImage+4248
0x15B88	0x00000000 ;?ICS_gImage_matrixImage+4252
0x15B8C	0x00000000 ;?ICS_gImage_matrixImage+4256
0x15B90	0x00000000 ;?ICS_gImage_matrixImage+4260
0x15B94	0x00000000 ;?ICS_gImage_matrixImage+4264
0x15B98	0x00000000 ;?ICS_gImage_matrixImage+4268
0x15B9C	0x00000000 ;?ICS_gImage_matrixImage+4272
0x15BA0	0x00000000 ;?ICS_gImage_matrixImage+4276
0x15BA4	0x00000000 ;?ICS_gImage_matrixImage+4280
0x15BA8	0x00000000 ;?ICS_gImage_matrixImage+4284
0x15BAC	0x00000000 ;?ICS_gImage_matrixImage+4288
0x15BB0	0x00000000 ;?ICS_gImage_matrixImage+4292
0x15BB4	0x00000000 ;?ICS_gImage_matrixImage+4296
0x15BB8	0x00000000 ;?ICS_gImage_matrixImage+4300
0x15BBC	0x00000000 ;?ICS_gImage_matrixImage+4304
0x15BC0	0x00000000 ;?ICS_gImage_matrixImage+4308
0x15BC4	0x00000000 ;?ICS_gImage_matrixImage+4312
0x15BC8	0x00000000 ;?ICS_gImage_matrixImage+4316
0x15BCC	0x00000000 ;?ICS_gImage_matrixImage+4320
0x15BD0	0x00000000 ;?ICS_gImage_matrixImage+4324
0x15BD4	0x00000000 ;?ICS_gImage_matrixImage+4328
0x15BD8	0x00000000 ;?ICS_gImage_matrixImage+4332
0x15BDC	0x00000000 ;?ICS_gImage_matrixImage+4336
0x15BE0	0x00000000 ;?ICS_gImage_matrixImage+4340
0x15BE4	0x00000000 ;?ICS_gImage_matrixImage+4344
0x15BE8	0x00000000 ;?ICS_gImage_matrixImage+4348
0x15BEC	0x00000000 ;?ICS_gImage_matrixImage+4352
0x15BF0	0x00000000 ;?ICS_gImage_matrixImage+4356
0x15BF4	0x00000000 ;?ICS_gImage_matrixImage+4360
0x15BF8	0x00000000 ;?ICS_gImage_matrixImage+4364
0x15BFC	0x00000000 ;?ICS_gImage_matrixImage+4368
0x15C00	0x00000000 ;?ICS_gImage_matrixImage+4372
0x15C04	0x00000000 ;?ICS_gImage_matrixImage+4376
0x15C08	0x00000000 ;?ICS_gImage_matrixImage+4380
0x15C0C	0x00000000 ;?ICS_gImage_matrixImage+4384
0x15C10	0x00000000 ;?ICS_gImage_matrixImage+4388
0x15C14	0x00000000 ;?ICS_gImage_matrixImage+4392
0x15C18	0x00000000 ;?ICS_gImage_matrixImage+4396
0x15C1C	0x00000000 ;?ICS_gImage_matrixImage+4400
0x15C20	0x00000000 ;?ICS_gImage_matrixImage+4404
0x15C24	0x00000000 ;?ICS_gImage_matrixImage+4408
0x15C28	0x00000000 ;?ICS_gImage_matrixImage+4412
0x15C2C	0x00000000 ;?ICS_gImage_matrixImage+4416
0x15C30	0x00000000 ;?ICS_gImage_matrixImage+4420
0x15C34	0x00000000 ;?ICS_gImage_matrixImage+4424
0x15C38	0x00000000 ;?ICS_gImage_matrixImage+4428
0x15C3C	0x00000000 ;?ICS_gImage_matrixImage+4432
0x15C40	0x00000000 ;?ICS_gImage_matrixImage+4436
0x15C44	0x00000000 ;?ICS_gImage_matrixImage+4440
0x15C48	0x00000000 ;?ICS_gImage_matrixImage+4444
0x15C4C	0x00000000 ;?ICS_gImage_matrixImage+4448
0x15C50	0x00000000 ;?ICS_gImage_matrixImage+4452
0x15C54	0x00000000 ;?ICS_gImage_matrixImage+4456
0x15C58	0x00000000 ;?ICS_gImage_matrixImage+4460
0x15C5C	0x00000000 ;?ICS_gImage_matrixImage+4464
0x15C60	0x00000000 ;?ICS_gImage_matrixImage+4468
0x15C64	0x00000000 ;?ICS_gImage_matrixImage+4472
0x15C68	0x00000000 ;?ICS_gImage_matrixImage+4476
0x15C6C	0x00000000 ;?ICS_gImage_matrixImage+4480
0x15C70	0x00000000 ;?ICS_gImage_matrixImage+4484
0x15C74	0x00000000 ;?ICS_gImage_matrixImage+4488
0x15C78	0x00000000 ;?ICS_gImage_matrixImage+4492
0x15C7C	0x00000000 ;?ICS_gImage_matrixImage+4496
0x15C80	0x00000000 ;?ICS_gImage_matrixImage+4500
0x15C84	0x00000000 ;?ICS_gImage_matrixImage+4504
0x15C88	0x00000000 ;?ICS_gImage_matrixImage+4508
0x15C8C	0x00000000 ;?ICS_gImage_matrixImage+4512
0x15C90	0x00000000 ;?ICS_gImage_matrixImage+4516
0x15C94	0x00000000 ;?ICS_gImage_matrixImage+4520
0x15C98	0x00000000 ;?ICS_gImage_matrixImage+4524
0x15C9C	0x00000000 ;?ICS_gImage_matrixImage+4528
0x15CA0	0x00000000 ;?ICS_gImage_matrixImage+4532
0x15CA4	0x00000000 ;?ICS_gImage_matrixImage+4536
0x15CA8	0x00000000 ;?ICS_gImage_matrixImage+4540
0x15CAC	0x00000000 ;?ICS_gImage_matrixImage+4544
0x15CB0	0x00000000 ;?ICS_gImage_matrixImage+4548
0x15CB4	0x00000000 ;?ICS_gImage_matrixImage+4552
0x15CB8	0x00000000 ;?ICS_gImage_matrixImage+4556
0x15CBC	0x00000000 ;?ICS_gImage_matrixImage+4560
0x15CC0	0x00000000 ;?ICS_gImage_matrixImage+4564
0x15CC4	0x00000000 ;?ICS_gImage_matrixImage+4568
0x15CC8	0x00000000 ;?ICS_gImage_matrixImage+4572
0x15CCC	0x00000000 ;?ICS_gImage_matrixImage+4576
0x15CD0	0x00000000 ;?ICS_gImage_matrixImage+4580
0x15CD4	0x00000000 ;?ICS_gImage_matrixImage+4584
0x15CD8	0x00000000 ;?ICS_gImage_matrixImage+4588
0x15CDC	0x00000000 ;?ICS_gImage_matrixImage+4592
0x15CE0	0x00000000 ;?ICS_gImage_matrixImage+4596
0x15CE4	0x00000000 ;?ICS_gImage_matrixImage+4600
0x15CE8	0x00000000 ;?ICS_gImage_matrixImage+4604
0x15CEC	0x00000000 ;?ICS_gImage_matrixImage+4608
0x15CF0	0x00000000 ;?ICS_gImage_matrixImage+4612
0x15CF4	0x00000000 ;?ICS_gImage_matrixImage+4616
0x15CF8	0x00000000 ;?ICS_gImage_matrixImage+4620
0x15CFC	0x00000000 ;?ICS_gImage_matrixImage+4624
0x15D00	0x00000000 ;?ICS_gImage_matrixImage+4628
0x15D04	0x00000000 ;?ICS_gImage_matrixImage+4632
0x15D08	0x00000000 ;?ICS_gImage_matrixImage+4636
0x15D0C	0x00000000 ;?ICS_gImage_matrixImage+4640
0x15D10	0x00000000 ;?ICS_gImage_matrixImage+4644
0x15D14	0x00000000 ;?ICS_gImage_matrixImage+4648
0x15D18	0x00000000 ;?ICS_gImage_matrixImage+4652
0x15D1C	0x00000000 ;?ICS_gImage_matrixImage+4656
0x15D20	0x00000000 ;?ICS_gImage_matrixImage+4660
0x15D24	0x00000000 ;?ICS_gImage_matrixImage+4664
0x15D28	0x00000000 ;?ICS_gImage_matrixImage+4668
0x15D2C	0x00000000 ;?ICS_gImage_matrixImage+4672
0x15D30	0x00000000 ;?ICS_gImage_matrixImage+4676
0x15D34	0x00000000 ;?ICS_gImage_matrixImage+4680
0x15D38	0x00000000 ;?ICS_gImage_matrixImage+4684
0x15D3C	0x00000000 ;?ICS_gImage_matrixImage+4688
0x15D40	0x00000000 ;?ICS_gImage_matrixImage+4692
0x15D44	0x00000000 ;?ICS_gImage_matrixImage+4696
0x15D48	0x00000000 ;?ICS_gImage_matrixImage+4700
0x15D4C	0x00000000 ;?ICS_gImage_matrixImage+4704
0x15D50	0x00000000 ;?ICS_gImage_matrixImage+4708
0x15D54	0x00000000 ;?ICS_gImage_matrixImage+4712
0x15D58	0x00000000 ;?ICS_gImage_matrixImage+4716
0x15D5C	0x00000000 ;?ICS_gImage_matrixImage+4720
0x15D60	0x00000000 ;?ICS_gImage_matrixImage+4724
0x15D64	0x00000000 ;?ICS_gImage_matrixImage+4728
0x15D68	0x00000000 ;?ICS_gImage_matrixImage+4732
0x15D6C	0x00000000 ;?ICS_gImage_matrixImage+4736
0x15D70	0x00000000 ;?ICS_gImage_matrixImage+4740
0x15D74	0x00000000 ;?ICS_gImage_matrixImage+4744
0x15D78	0x00000000 ;?ICS_gImage_matrixImage+4748
0x15D7C	0x00000000 ;?ICS_gImage_matrixImage+4752
0x15D80	0x00000000 ;?ICS_gImage_matrixImage+4756
0x15D84	0x00000000 ;?ICS_gImage_matrixImage+4760
0x15D88	0x00000000 ;?ICS_gImage_matrixImage+4764
0x15D8C	0x00000000 ;?ICS_gImage_matrixImage+4768
0x15D90	0x00000000 ;?ICS_gImage_matrixImage+4772
0x15D94	0x00000000 ;?ICS_gImage_matrixImage+4776
0x15D98	0x00000000 ;?ICS_gImage_matrixImage+4780
0x15D9C	0x00000000 ;?ICS_gImage_matrixImage+4784
0x15DA0	0x00000000 ;?ICS_gImage_matrixImage+4788
0x15DA4	0x00000000 ;?ICS_gImage_matrixImage+4792
0x15DA8	0x00000000 ;?ICS_gImage_matrixImage+4796
0x15DAC	0x00000000 ;?ICS_gImage_matrixImage+4800
0x15DB0	0x00000000 ;?ICS_gImage_matrixImage+4804
0x15DB4	0x00000000 ;?ICS_gImage_matrixImage+4808
0x15DB8	0x00000000 ;?ICS_gImage_matrixImage+4812
0x15DBC	0x00000000 ;?ICS_gImage_matrixImage+4816
0x15DC0	0x00000000 ;?ICS_gImage_matrixImage+4820
0x15DC4	0x00000000 ;?ICS_gImage_matrixImage+4824
0x15DC8	0x00000000 ;?ICS_gImage_matrixImage+4828
0x15DCC	0x00000000 ;?ICS_gImage_matrixImage+4832
0x15DD0	0x00000000 ;?ICS_gImage_matrixImage+4836
0x15DD4	0x00000000 ;?ICS_gImage_matrixImage+4840
0x15DD8	0x00000000 ;?ICS_gImage_matrixImage+4844
0x15DDC	0x00000000 ;?ICS_gImage_matrixImage+4848
0x15DE0	0x00000000 ;?ICS_gImage_matrixImage+4852
0x15DE4	0x00000000 ;?ICS_gImage_matrixImage+4856
0x15DE8	0x00000000 ;?ICS_gImage_matrixImage+4860
0x15DEC	0x00000000 ;?ICS_gImage_matrixImage+4864
0x15DF0	0x00000000 ;?ICS_gImage_matrixImage+4868
0x15DF4	0x00000000 ;?ICS_gImage_matrixImage+4872
0x15DF8	0x00000000 ;?ICS_gImage_matrixImage+4876
0x15DFC	0x00000000 ;?ICS_gImage_matrixImage+4880
0x15E00	0x00000000 ;?ICS_gImage_matrixImage+4884
0x15E04	0x00000000 ;?ICS_gImage_matrixImage+4888
0x15E08	0x00000000 ;?ICS_gImage_matrixImage+4892
0x15E0C	0x00000000 ;?ICS_gImage_matrixImage+4896
0x15E10	0x00000000 ;?ICS_gImage_matrixImage+4900
0x15E14	0x00000000 ;?ICS_gImage_matrixImage+4904
0x15E18	0x00000000 ;?ICS_gImage_matrixImage+4908
0x15E1C	0x00000000 ;?ICS_gImage_matrixImage+4912
0x15E20	0x00000000 ;?ICS_gImage_matrixImage+4916
0x15E24	0x00000000 ;?ICS_gImage_matrixImage+4920
0x15E28	0x00000000 ;?ICS_gImage_matrixImage+4924
0x15E2C	0x00000000 ;?ICS_gImage_matrixImage+4928
0x15E30	0x00000000 ;?ICS_gImage_matrixImage+4932
0x15E34	0x00000000 ;?ICS_gImage_matrixImage+4936
0x15E38	0x00000000 ;?ICS_gImage_matrixImage+4940
0x15E3C	0x00000000 ;?ICS_gImage_matrixImage+4944
0x15E40	0x00000000 ;?ICS_gImage_matrixImage+4948
0x15E44	0x00000000 ;?ICS_gImage_matrixImage+4952
0x15E48	0x00000000 ;?ICS_gImage_matrixImage+4956
0x15E4C	0x00000000 ;?ICS_gImage_matrixImage+4960
0x15E50	0x00000000 ;?ICS_gImage_matrixImage+4964
0x15E54	0x00000000 ;?ICS_gImage_matrixImage+4968
0x15E58	0x00000000 ;?ICS_gImage_matrixImage+4972
0x15E5C	0x00000000 ;?ICS_gImage_matrixImage+4976
0x15E60	0x00000000 ;?ICS_gImage_matrixImage+4980
0x15E64	0x00000000 ;?ICS_gImage_matrixImage+4984
0x15E68	0x00000000 ;?ICS_gImage_matrixImage+4988
0x15E6C	0x00000000 ;?ICS_gImage_matrixImage+4992
0x15E70	0x00000000 ;?ICS_gImage_matrixImage+4996
0x15E74	0x00000000 ;?ICS_gImage_matrixImage+5000
0x15E78	0x00000000 ;?ICS_gImage_matrixImage+5004
0x15E7C	0x00000000 ;?ICS_gImage_matrixImage+5008
0x15E80	0x00000000 ;?ICS_gImage_matrixImage+5012
0x15E84	0x00000000 ;?ICS_gImage_matrixImage+5016
0x15E88	0x00000000 ;?ICS_gImage_matrixImage+5020
0x15E8C	0x00000000 ;?ICS_gImage_matrixImage+5024
0x15E90	0x00000000 ;?ICS_gImage_matrixImage+5028
0x15E94	0x00000000 ;?ICS_gImage_matrixImage+5032
0x15E98	0x00000000 ;?ICS_gImage_matrixImage+5036
0x15E9C	0x00000000 ;?ICS_gImage_matrixImage+5040
0x15EA0	0x00000000 ;?ICS_gImage_matrixImage+5044
0x15EA4	0x00000000 ;?ICS_gImage_matrixImage+5048
0x15EA8	0x00000000 ;?ICS_gImage_matrixImage+5052
0x15EAC	0x00000000 ;?ICS_gImage_matrixImage+5056
0x15EB0	0x00000000 ;?ICS_gImage_matrixImage+5060
0x15EB4	0x00000000 ;?ICS_gImage_matrixImage+5064
0x15EB8	0x00000000 ;?ICS_gImage_matrixImage+5068
0x15EBC	0x00000000 ;?ICS_gImage_matrixImage+5072
0x15EC0	0x00000000 ;?ICS_gImage_matrixImage+5076
0x15EC4	0x00000000 ;?ICS_gImage_matrixImage+5080
0x15EC8	0x00000000 ;?ICS_gImage_matrixImage+5084
0x15ECC	0x00000000 ;?ICS_gImage_matrixImage+5088
0x15ED0	0x00000000 ;?ICS_gImage_matrixImage+5092
0x15ED4	0x00000000 ;?ICS_gImage_matrixImage+5096
0x15ED8	0x00000000 ;?ICS_gImage_matrixImage+5100
0x15EDC	0x00000000 ;?ICS_gImage_matrixImage+5104
0x15EE0	0x00000000 ;?ICS_gImage_matrixImage+5108
0x15EE4	0x00000000 ;?ICS_gImage_matrixImage+5112
0x15EE8	0x00000000 ;?ICS_gImage_matrixImage+5116
0x15EEC	0x00000000 ;?ICS_gImage_matrixImage+5120
0x15EF0	0x00000000 ;?ICS_gImage_matrixImage+5124
0x15EF4	0x00000000 ;?ICS_gImage_matrixImage+5128
0x15EF8	0x00000000 ;?ICS_gImage_matrixImage+5132
0x15EFC	0x00000000 ;?ICS_gImage_matrixImage+5136
0x15F00	0x00000000 ;?ICS_gImage_matrixImage+5140
0x15F04	0x00000000 ;?ICS_gImage_matrixImage+5144
0x15F08	0x00000000 ;?ICS_gImage_matrixImage+5148
0x15F0C	0x00000000 ;?ICS_gImage_matrixImage+5152
0x15F10	0x00000000 ;?ICS_gImage_matrixImage+5156
0x15F14	0x00000000 ;?ICS_gImage_matrixImage+5160
0x15F18	0x00000000 ;?ICS_gImage_matrixImage+5164
0x15F1C	0x00000000 ;?ICS_gImage_matrixImage+5168
0x15F20	0x00000000 ;?ICS_gImage_matrixImage+5172
0x15F24	0x00000000 ;?ICS_gImage_matrixImage+5176
0x15F28	0x00000000 ;?ICS_gImage_matrixImage+5180
0x15F2C	0x00000000 ;?ICS_gImage_matrixImage+5184
0x15F30	0x00000000 ;?ICS_gImage_matrixImage+5188
0x15F34	0x00000000 ;?ICS_gImage_matrixImage+5192
0x15F38	0x00000000 ;?ICS_gImage_matrixImage+5196
0x15F3C	0x00000000 ;?ICS_gImage_matrixImage+5200
0x15F40	0x00000000 ;?ICS_gImage_matrixImage+5204
0x15F44	0x00000000 ;?ICS_gImage_matrixImage+5208
0x15F48	0x00000000 ;?ICS_gImage_matrixImage+5212
0x15F4C	0x00000000 ;?ICS_gImage_matrixImage+5216
0x15F50	0x00000000 ;?ICS_gImage_matrixImage+5220
0x15F54	0x00000000 ;?ICS_gImage_matrixImage+5224
0x15F58	0x00000000 ;?ICS_gImage_matrixImage+5228
0x15F5C	0x00000000 ;?ICS_gImage_matrixImage+5232
0x15F60	0x00000000 ;?ICS_gImage_matrixImage+5236
0x15F64	0x00000000 ;?ICS_gImage_matrixImage+5240
0x15F68	0x00000000 ;?ICS_gImage_matrixImage+5244
0x15F6C	0x00000000 ;?ICS_gImage_matrixImage+5248
0x15F70	0x00000000 ;?ICS_gImage_matrixImage+5252
0x15F74	0x00000000 ;?ICS_gImage_matrixImage+5256
0x15F78	0x00000000 ;?ICS_gImage_matrixImage+5260
0x15F7C	0x00000000 ;?ICS_gImage_matrixImage+5264
0x15F80	0x00000000 ;?ICS_gImage_matrixImage+5268
0x15F84	0x00000000 ;?ICS_gImage_matrixImage+5272
0x15F88	0x00000000 ;?ICS_gImage_matrixImage+5276
0x15F8C	0x00000000 ;?ICS_gImage_matrixImage+5280
0x15F90	0x00000000 ;?ICS_gImage_matrixImage+5284
0x15F94	0x00000000 ;?ICS_gImage_matrixImage+5288
0x15F98	0x00000000 ;?ICS_gImage_matrixImage+5292
0x15F9C	0x00000000 ;?ICS_gImage_matrixImage+5296
0x15FA0	0x00000000 ;?ICS_gImage_matrixImage+5300
0x15FA4	0x00000000 ;?ICS_gImage_matrixImage+5304
0x15FA8	0x00000000 ;?ICS_gImage_matrixImage+5308
0x15FAC	0x00000000 ;?ICS_gImage_matrixImage+5312
0x15FB0	0x00000000 ;?ICS_gImage_matrixImage+5316
0x15FB4	0x00000000 ;?ICS_gImage_matrixImage+5320
0x15FB8	0x00000000 ;?ICS_gImage_matrixImage+5324
0x15FBC	0x00000000 ;?ICS_gImage_matrixImage+5328
0x15FC0	0x00000000 ;?ICS_gImage_matrixImage+5332
0x15FC4	0x00000000 ;?ICS_gImage_matrixImage+5336
0x15FC8	0x00000000 ;?ICS_gImage_matrixImage+5340
0x15FCC	0x00000000 ;?ICS_gImage_matrixImage+5344
0x15FD0	0x00000000 ;?ICS_gImage_matrixImage+5348
0x15FD4	0x00000000 ;?ICS_gImage_matrixImage+5352
0x15FD8	0x00000000 ;?ICS_gImage_matrixImage+5356
0x15FDC	0x00000000 ;?ICS_gImage_matrixImage+5360
0x15FE0	0x00000000 ;?ICS_gImage_matrixImage+5364
0x15FE4	0x00000000 ;?ICS_gImage_matrixImage+5368
0x15FE8	0x00000000 ;?ICS_gImage_matrixImage+5372
0x15FEC	0x00000000 ;?ICS_gImage_matrixImage+5376
0x15FF0	0x00000000 ;?ICS_gImage_matrixImage+5380
0x15FF4	0x00000000 ;?ICS_gImage_matrixImage+5384
0x15FF8	0x00000000 ;?ICS_gImage_matrixImage+5388
0x15FFC	0x00000000 ;?ICS_gImage_matrixImage+5392
0x16000	0x00000000 ;?ICS_gImage_matrixImage+5396
0x16004	0x00000000 ;?ICS_gImage_matrixImage+5400
0x16008	0x00000000 ;?ICS_gImage_matrixImage+5404
0x1600C	0x00000000 ;?ICS_gImage_matrixImage+5408
0x16010	0x00000000 ;?ICS_gImage_matrixImage+5412
0x16014	0x00000000 ;?ICS_gImage_matrixImage+5416
0x16018	0x00000000 ;?ICS_gImage_matrixImage+5420
0x1601C	0x00000000 ;?ICS_gImage_matrixImage+5424
0x16020	0x00000000 ;?ICS_gImage_matrixImage+5428
0x16024	0x00000000 ;?ICS_gImage_matrixImage+5432
0x16028	0x00000000 ;?ICS_gImage_matrixImage+5436
0x1602C	0x00000000 ;?ICS_gImage_matrixImage+5440
0x16030	0x00000000 ;?ICS_gImage_matrixImage+5444
0x16034	0x00000000 ;?ICS_gImage_matrixImage+5448
0x16038	0x00000000 ;?ICS_gImage_matrixImage+5452
0x1603C	0x00000000 ;?ICS_gImage_matrixImage+5456
0x16040	0x00000000 ;?ICS_gImage_matrixImage+5460
0x16044	0x00000000 ;?ICS_gImage_matrixImage+5464
0x16048	0x00000000 ;?ICS_gImage_matrixImage+5468
0x1604C	0x00000000 ;?ICS_gImage_matrixImage+5472
0x16050	0x00000000 ;?ICS_gImage_matrixImage+5476
0x16054	0x00000000 ;?ICS_gImage_matrixImage+5480
0x16058	0x00000000 ;?ICS_gImage_matrixImage+5484
0x1605C	0x00000000 ;?ICS_gImage_matrixImage+5488
0x16060	0x00000000 ;?ICS_gImage_matrixImage+5492
0x16064	0x00000000 ;?ICS_gImage_matrixImage+5496
0x16068	0x00000000 ;?ICS_gImage_matrixImage+5500
0x1606C	0x00000000 ;?ICS_gImage_matrixImage+5504
0x16070	0x00000000 ;?ICS_gImage_matrixImage+5508
0x16074	0x00000000 ;?ICS_gImage_matrixImage+5512
0x16078	0x00000000 ;?ICS_gImage_matrixImage+5516
0x1607C	0x00000000 ;?ICS_gImage_matrixImage+5520
0x16080	0x00000000 ;?ICS_gImage_matrixImage+5524
0x16084	0x00000000 ;?ICS_gImage_matrixImage+5528
0x16088	0x00000000 ;?ICS_gImage_matrixImage+5532
0x1608C	0x00000000 ;?ICS_gImage_matrixImage+5536
0x16090	0x00000000 ;?ICS_gImage_matrixImage+5540
0x16094	0x00000000 ;?ICS_gImage_matrixImage+5544
0x16098	0x00000000 ;?ICS_gImage_matrixImage+5548
0x1609C	0x00000000 ;?ICS_gImage_matrixImage+5552
0x160A0	0x00000000 ;?ICS_gImage_matrixImage+5556
0x160A4	0x00000000 ;?ICS_gImage_matrixImage+5560
0x160A8	0x00000000 ;?ICS_gImage_matrixImage+5564
0x160AC	0x00000000 ;?ICS_gImage_matrixImage+5568
0x160B0	0x00000000 ;?ICS_gImage_matrixImage+5572
0x160B4	0x00000000 ;?ICS_gImage_matrixImage+5576
0x160B8	0x00000000 ;?ICS_gImage_matrixImage+5580
0x160BC	0x00000000 ;?ICS_gImage_matrixImage+5584
0x160C0	0x00000000 ;?ICS_gImage_matrixImage+5588
0x160C4	0x00000000 ;?ICS_gImage_matrixImage+5592
0x160C8	0x00000000 ;?ICS_gImage_matrixImage+5596
0x160CC	0x00000000 ;?ICS_gImage_matrixImage+5600
0x160D0	0x00000000 ;?ICS_gImage_matrixImage+5604
0x160D4	0x00000000 ;?ICS_gImage_matrixImage+5608
0x160D8	0x00000000 ;?ICS_gImage_matrixImage+5612
0x160DC	0x00000000 ;?ICS_gImage_matrixImage+5616
0x160E0	0x00000000 ;?ICS_gImage_matrixImage+5620
0x160E4	0x00000000 ;?ICS_gImage_matrixImage+5624
0x160E8	0x00000000 ;?ICS_gImage_matrixImage+5628
0x160EC	0x00000000 ;?ICS_gImage_matrixImage+5632
0x160F0	0x00000000 ;?ICS_gImage_matrixImage+5636
0x160F4	0x00000000 ;?ICS_gImage_matrixImage+5640
0x160F8	0x00000000 ;?ICS_gImage_matrixImage+5644
0x160FC	0x00000000 ;?ICS_gImage_matrixImage+5648
0x16100	0x00000000 ;?ICS_gImage_matrixImage+5652
0x16104	0x00000000 ;?ICS_gImage_matrixImage+5656
0x16108	0x00000000 ;?ICS_gImage_matrixImage+5660
0x1610C	0x00000000 ;?ICS_gImage_matrixImage+5664
0x16110	0x00000000 ;?ICS_gImage_matrixImage+5668
0x16114	0x00000000 ;?ICS_gImage_matrixImage+5672
0x16118	0x00000000 ;?ICS_gImage_matrixImage+5676
0x1611C	0x00000000 ;?ICS_gImage_matrixImage+5680
0x16120	0x00000000 ;?ICS_gImage_matrixImage+5684
0x16124	0x00000000 ;?ICS_gImage_matrixImage+5688
0x16128	0x00000000 ;?ICS_gImage_matrixImage+5692
0x1612C	0x00000000 ;?ICS_gImage_matrixImage+5696
0x16130	0x00000000 ;?ICS_gImage_matrixImage+5700
0x16134	0x00000000 ;?ICS_gImage_matrixImage+5704
0x16138	0x00000000 ;?ICS_gImage_matrixImage+5708
0x1613C	0x00000000 ;?ICS_gImage_matrixImage+5712
0x16140	0x00000000 ;?ICS_gImage_matrixImage+5716
0x16144	0x00000000 ;?ICS_gImage_matrixImage+5720
0x16148	0x00000000 ;?ICS_gImage_matrixImage+5724
0x1614C	0x00000000 ;?ICS_gImage_matrixImage+5728
0x16150	0x00000000 ;?ICS_gImage_matrixImage+5732
0x16154	0x00000000 ;?ICS_gImage_matrixImage+5736
0x16158	0x00000000 ;?ICS_gImage_matrixImage+5740
0x1615C	0x00000000 ;?ICS_gImage_matrixImage+5744
0x16160	0x00000000 ;?ICS_gImage_matrixImage+5748
0x16164	0x00000000 ;?ICS_gImage_matrixImage+5752
0x16168	0x00000000 ;?ICS_gImage_matrixImage+5756
0x1616C	0x00000000 ;?ICS_gImage_matrixImage+5760
0x16170	0x00000000 ;?ICS_gImage_matrixImage+5764
0x16174	0x00000000 ;?ICS_gImage_matrixImage+5768
0x16178	0x00000000 ;?ICS_gImage_matrixImage+5772
0x1617C	0x00000000 ;?ICS_gImage_matrixImage+5776
0x16180	0x00000000 ;?ICS_gImage_matrixImage+5780
0x16184	0x00000000 ;?ICS_gImage_matrixImage+5784
0x16188	0x00000000 ;?ICS_gImage_matrixImage+5788
0x1618C	0x00000000 ;?ICS_gImage_matrixImage+5792
0x16190	0x00000000 ;?ICS_gImage_matrixImage+5796
0x16194	0x00000000 ;?ICS_gImage_matrixImage+5800
0x16198	0x00000000 ;?ICS_gImage_matrixImage+5804
0x1619C	0x00000000 ;?ICS_gImage_matrixImage+5808
0x161A0	0x00000000 ;?ICS_gImage_matrixImage+5812
0x161A4	0x00000000 ;?ICS_gImage_matrixImage+5816
0x161A8	0x00000000 ;?ICS_gImage_matrixImage+5820
0x161AC	0x00000000 ;?ICS_gImage_matrixImage+5824
0x161B0	0x00000000 ;?ICS_gImage_matrixImage+5828
0x161B4	0x00000000 ;?ICS_gImage_matrixImage+5832
0x161B8	0x00000000 ;?ICS_gImage_matrixImage+5836
0x161BC	0x00000000 ;?ICS_gImage_matrixImage+5840
0x161C0	0x00000000 ;?ICS_gImage_matrixImage+5844
0x161C4	0x00000000 ;?ICS_gImage_matrixImage+5848
0x161C8	0x00000000 ;?ICS_gImage_matrixImage+5852
0x161CC	0x00000000 ;?ICS_gImage_matrixImage+5856
0x161D0	0x00000000 ;?ICS_gImage_matrixImage+5860
0x161D4	0x00000000 ;?ICS_gImage_matrixImage+5864
0x161D8	0x00000000 ;?ICS_gImage_matrixImage+5868
0x161DC	0x00000000 ;?ICS_gImage_matrixImage+5872
0x161E0	0x00000000 ;?ICS_gImage_matrixImage+5876
0x161E4	0x00000000 ;?ICS_gImage_matrixImage+5880
0x161E8	0x00000000 ;?ICS_gImage_matrixImage+5884
0x161EC	0x00000000 ;?ICS_gImage_matrixImage+5888
0x161F0	0x00000000 ;?ICS_gImage_matrixImage+5892
0x161F4	0x00000000 ;?ICS_gImage_matrixImage+5896
0x161F8	0x00000000 ;?ICS_gImage_matrixImage+5900
0x161FC	0x00000000 ;?ICS_gImage_matrixImage+5904
0x16200	0x00000000 ;?ICS_gImage_matrixImage+5908
0x16204	0x00000000 ;?ICS_gImage_matrixImage+5912
0x16208	0x00000000 ;?ICS_gImage_matrixImage+5916
0x1620C	0x00000000 ;?ICS_gImage_matrixImage+5920
0x16210	0x00000000 ;?ICS_gImage_matrixImage+5924
0x16214	0x00000000 ;?ICS_gImage_matrixImage+5928
0x16218	0x00000000 ;?ICS_gImage_matrixImage+5932
0x1621C	0x00000000 ;?ICS_gImage_matrixImage+5936
0x16220	0x00000000 ;?ICS_gImage_matrixImage+5940
0x16224	0x00000000 ;?ICS_gImage_matrixImage+5944
0x16228	0x00000000 ;?ICS_gImage_matrixImage+5948
0x1622C	0x00000000 ;?ICS_gImage_matrixImage+5952
0x16230	0x00000000 ;?ICS_gImage_matrixImage+5956
0x16234	0x00000000 ;?ICS_gImage_matrixImage+5960
0x16238	0x00000000 ;?ICS_gImage_matrixImage+5964
0x1623C	0x00000000 ;?ICS_gImage_matrixImage+5968
0x16240	0x00000000 ;?ICS_gImage_matrixImage+5972
0x16244	0x00000000 ;?ICS_gImage_matrixImage+5976
0x16248	0x00000000 ;?ICS_gImage_matrixImage+5980
0x1624C	0x00000000 ;?ICS_gImage_matrixImage+5984
0x16250	0x00000000 ;?ICS_gImage_matrixImage+5988
0x16254	0x00000000 ;?ICS_gImage_matrixImage+5992
0x16258	0x00000000 ;?ICS_gImage_matrixImage+5996
0x1625C	0x00000000 ;?ICS_gImage_matrixImage+6000
0x16260	0x00000000 ;?ICS_gImage_matrixImage+6004
0x16264	0x00000000 ;?ICS_gImage_matrixImage+6008
0x16268	0x00000000 ;?ICS_gImage_matrixImage+6012
0x1626C	0x00000000 ;?ICS_gImage_matrixImage+6016
0x16270	0x00000000 ;?ICS_gImage_matrixImage+6020
0x16274	0x00000000 ;?ICS_gImage_matrixImage+6024
0x16278	0x00000000 ;?ICS_gImage_matrixImage+6028
0x1627C	0x00000000 ;?ICS_gImage_matrixImage+6032
0x16280	0x00000000 ;?ICS_gImage_matrixImage+6036
0x16284	0x00000000 ;?ICS_gImage_matrixImage+6040
0x16288	0x00000000 ;?ICS_gImage_matrixImage+6044
0x1628C	0x00000000 ;?ICS_gImage_matrixImage+6048
0x16290	0x00000000 ;?ICS_gImage_matrixImage+6052
0x16294	0x00000000 ;?ICS_gImage_matrixImage+6056
0x16298	0x00000000 ;?ICS_gImage_matrixImage+6060
0x1629C	0x00000000 ;?ICS_gImage_matrixImage+6064
0x162A0	0x00000000 ;?ICS_gImage_matrixImage+6068
0x162A4	0x00000000 ;?ICS_gImage_matrixImage+6072
0x162A8	0x00000000 ;?ICS_gImage_matrixImage+6076
0x162AC	0x00000000 ;?ICS_gImage_matrixImage+6080
0x162B0	0x00000000 ;?ICS_gImage_matrixImage+6084
0x162B4	0x00000000 ;?ICS_gImage_matrixImage+6088
0x162B8	0x00000000 ;?ICS_gImage_matrixImage+6092
0x162BC	0x00000000 ;?ICS_gImage_matrixImage+6096
0x162C0	0x00000000 ;?ICS_gImage_matrixImage+6100
0x162C4	0x00000000 ;?ICS_gImage_matrixImage+6104
0x162C8	0x00000000 ;?ICS_gImage_matrixImage+6108
0x162CC	0x00000000 ;?ICS_gImage_matrixImage+6112
0x162D0	0x00000000 ;?ICS_gImage_matrixImage+6116
0x162D4	0x00000000 ;?ICS_gImage_matrixImage+6120
0x162D8	0x00000000 ;?ICS_gImage_matrixImage+6124
0x162DC	0x00000000 ;?ICS_gImage_matrixImage+6128
0x162E0	0x00000000 ;?ICS_gImage_matrixImage+6132
0x162E4	0x00000000 ;?ICS_gImage_matrixImage+6136
0x162E8	0x00000000 ;?ICS_gImage_matrixImage+6140
0x162EC	0x00000000 ;?ICS_gImage_matrixImage+6144
0x162F0	0x00000000 ;?ICS_gImage_matrixImage+6148
0x162F4	0x00000000 ;?ICS_gImage_matrixImage+6152
0x162F8	0x00000000 ;?ICS_gImage_matrixImage+6156
0x162FC	0x00000000 ;?ICS_gImage_matrixImage+6160
0x16300	0x00000000 ;?ICS_gImage_matrixImage+6164
0x16304	0x00000000 ;?ICS_gImage_matrixImage+6168
0x16308	0x00000000 ;?ICS_gImage_matrixImage+6172
0x1630C	0x00000000 ;?ICS_gImage_matrixImage+6176
0x16310	0x00000000 ;?ICS_gImage_matrixImage+6180
0x16314	0x00000000 ;?ICS_gImage_matrixImage+6184
0x16318	0x00000000 ;?ICS_gImage_matrixImage+6188
0x1631C	0x00000000 ;?ICS_gImage_matrixImage+6192
0x16320	0x00000000 ;?ICS_gImage_matrixImage+6196
0x16324	0x00000000 ;?ICS_gImage_matrixImage+6200
0x16328	0x00000000 ;?ICS_gImage_matrixImage+6204
0x1632C	0x00000000 ;?ICS_gImage_matrixImage+6208
0x16330	0x00000000 ;?ICS_gImage_matrixImage+6212
0x16334	0x00000000 ;?ICS_gImage_matrixImage+6216
0x16338	0x00000000 ;?ICS_gImage_matrixImage+6220
0x1633C	0x00000000 ;?ICS_gImage_matrixImage+6224
0x16340	0x00000000 ;?ICS_gImage_matrixImage+6228
0x16344	0x00000000 ;?ICS_gImage_matrixImage+6232
0x16348	0x00000000 ;?ICS_gImage_matrixImage+6236
0x1634C	0x00000000 ;?ICS_gImage_matrixImage+6240
0x16350	0x00000000 ;?ICS_gImage_matrixImage+6244
0x16354	0x00000000 ;?ICS_gImage_matrixImage+6248
0x16358	0x00000000 ;?ICS_gImage_matrixImage+6252
0x1635C	0x00000000 ;?ICS_gImage_matrixImage+6256
0x16360	0x00000000 ;?ICS_gImage_matrixImage+6260
0x16364	0x00000000 ;?ICS_gImage_matrixImage+6264
0x16368	0x00000000 ;?ICS_gImage_matrixImage+6268
0x1636C	0x00000000 ;?ICS_gImage_matrixImage+6272
0x16370	0x00000000 ;?ICS_gImage_matrixImage+6276
0x16374	0x00000000 ;?ICS_gImage_matrixImage+6280
0x16378	0x00000000 ;?ICS_gImage_matrixImage+6284
0x1637C	0x00000000 ;?ICS_gImage_matrixImage+6288
0x16380	0x00000000 ;?ICS_gImage_matrixImage+6292
0x16384	0x00000000 ;?ICS_gImage_matrixImage+6296
0x16388	0x00000000 ;?ICS_gImage_matrixImage+6300
0x1638C	0x00000000 ;?ICS_gImage_matrixImage+6304
0x16390	0x00000000 ;?ICS_gImage_matrixImage+6308
0x16394	0x00000000 ;?ICS_gImage_matrixImage+6312
0x16398	0x00000000 ;?ICS_gImage_matrixImage+6316
0x1639C	0x00000000 ;?ICS_gImage_matrixImage+6320
0x163A0	0x00000000 ;?ICS_gImage_matrixImage+6324
0x163A4	0x00000000 ;?ICS_gImage_matrixImage+6328
0x163A8	0x00000000 ;?ICS_gImage_matrixImage+6332
0x163AC	0x00000000 ;?ICS_gImage_matrixImage+6336
0x163B0	0x00000000 ;?ICS_gImage_matrixImage+6340
0x163B4	0x00000000 ;?ICS_gImage_matrixImage+6344
0x163B8	0x00000000 ;?ICS_gImage_matrixImage+6348
0x163BC	0x00000000 ;?ICS_gImage_matrixImage+6352
0x163C0	0x00000000 ;?ICS_gImage_matrixImage+6356
0x163C4	0x00000000 ;?ICS_gImage_matrixImage+6360
0x163C8	0x00000000 ;?ICS_gImage_matrixImage+6364
0x163CC	0x00000000 ;?ICS_gImage_matrixImage+6368
0x163D0	0x00000000 ;?ICS_gImage_matrixImage+6372
0x163D4	0x00000000 ;?ICS_gImage_matrixImage+6376
0x163D8	0x00000000 ;?ICS_gImage_matrixImage+6380
0x163DC	0x00000000 ;?ICS_gImage_matrixImage+6384
0x163E0	0x00000000 ;?ICS_gImage_matrixImage+6388
0x163E4	0x00000000 ;?ICS_gImage_matrixImage+6392
0x163E8	0x00000000 ;?ICS_gImage_matrixImage+6396
0x163EC	0x00000000 ;?ICS_gImage_matrixImage+6400
0x163F0	0x00000000 ;?ICS_gImage_matrixImage+6404
0x163F4	0x00000000 ;?ICS_gImage_matrixImage+6408
0x163F8	0x00000000 ;?ICS_gImage_matrixImage+6412
0x163FC	0x00000000 ;?ICS_gImage_matrixImage+6416
0x16400	0x00000000 ;?ICS_gImage_matrixImage+6420
0x16404	0x00000000 ;?ICS_gImage_matrixImage+6424
0x16408	0x00000000 ;?ICS_gImage_matrixImage+6428
0x1640C	0x00000000 ;?ICS_gImage_matrixImage+6432
0x16410	0x00000000 ;?ICS_gImage_matrixImage+6436
0x16414	0x00000000 ;?ICS_gImage_matrixImage+6440
0x16418	0x00000000 ;?ICS_gImage_matrixImage+6444
0x1641C	0x00000000 ;?ICS_gImage_matrixImage+6448
0x16420	0x00000000 ;?ICS_gImage_matrixImage+6452
0x16424	0x00000000 ;?ICS_gImage_matrixImage+6456
0x16428	0x00000000 ;?ICS_gImage_matrixImage+6460
0x1642C	0x00000000 ;?ICS_gImage_matrixImage+6464
0x16430	0x00000000 ;?ICS_gImage_matrixImage+6468
0x16434	0x00000000 ;?ICS_gImage_matrixImage+6472
0x16438	0x00000000 ;?ICS_gImage_matrixImage+6476
0x1643C	0x00000000 ;?ICS_gImage_matrixImage+6480
0x16440	0x00000000 ;?ICS_gImage_matrixImage+6484
0x16444	0x00000000 ;?ICS_gImage_matrixImage+6488
0x16448	0x00000000 ;?ICS_gImage_matrixImage+6492
0x1644C	0x00000000 ;?ICS_gImage_matrixImage+6496
0x16450	0x00000000 ;?ICS_gImage_matrixImage+6500
0x16454	0x00000000 ;?ICS_gImage_matrixImage+6504
0x16458	0x00000000 ;?ICS_gImage_matrixImage+6508
0x1645C	0x00000000 ;?ICS_gImage_matrixImage+6512
0x16460	0x00000000 ;?ICS_gImage_matrixImage+6516
0x16464	0x00000000 ;?ICS_gImage_matrixImage+6520
0x16468	0x00000000 ;?ICS_gImage_matrixImage+6524
0x1646C	0x00000000 ;?ICS_gImage_matrixImage+6528
0x16470	0x00000000 ;?ICS_gImage_matrixImage+6532
0x16474	0x00000000 ;?ICS_gImage_matrixImage+6536
0x16478	0x00000000 ;?ICS_gImage_matrixImage+6540
0x1647C	0x00000000 ;?ICS_gImage_matrixImage+6544
0x16480	0x00000000 ;?ICS_gImage_matrixImage+6548
0x16484	0x00000000 ;?ICS_gImage_matrixImage+6552
0x16488	0x00000000 ;?ICS_gImage_matrixImage+6556
0x1648C	0x00000000 ;?ICS_gImage_matrixImage+6560
0x16490	0x00000000 ;?ICS_gImage_matrixImage+6564
0x16494	0x00000000 ;?ICS_gImage_matrixImage+6568
0x16498	0x00000000 ;?ICS_gImage_matrixImage+6572
0x1649C	0x00000000 ;?ICS_gImage_matrixImage+6576
0x164A0	0x00000000 ;?ICS_gImage_matrixImage+6580
0x164A4	0x00000000 ;?ICS_gImage_matrixImage+6584
0x164A8	0x00000000 ;?ICS_gImage_matrixImage+6588
0x164AC	0x00000000 ;?ICS_gImage_matrixImage+6592
0x164B0	0x00000000 ;?ICS_gImage_matrixImage+6596
0x164B4	0x00000000 ;?ICS_gImage_matrixImage+6600
0x164B8	0x00000000 ;?ICS_gImage_matrixImage+6604
0x164BC	0x00000000 ;?ICS_gImage_matrixImage+6608
0x164C0	0x00000000 ;?ICS_gImage_matrixImage+6612
0x164C4	0x00000000 ;?ICS_gImage_matrixImage+6616
0x164C8	0x00000000 ;?ICS_gImage_matrixImage+6620
0x164CC	0x00000000 ;?ICS_gImage_matrixImage+6624
0x164D0	0x00000000 ;?ICS_gImage_matrixImage+6628
0x164D4	0x00000000 ;?ICS_gImage_matrixImage+6632
0x164D8	0x00000000 ;?ICS_gImage_matrixImage+6636
0x164DC	0x00000000 ;?ICS_gImage_matrixImage+6640
0x164E0	0x00000000 ;?ICS_gImage_matrixImage+6644
0x164E4	0x00000000 ;?ICS_gImage_matrixImage+6648
0x164E8	0x00000000 ;?ICS_gImage_matrixImage+6652
0x164EC	0x00000000 ;?ICS_gImage_matrixImage+6656
0x164F0	0x00000000 ;?ICS_gImage_matrixImage+6660
0x164F4	0x00000000 ;?ICS_gImage_matrixImage+6664
0x164F8	0x00000000 ;?ICS_gImage_matrixImage+6668
0x164FC	0x00000000 ;?ICS_gImage_matrixImage+6672
0x16500	0x00000000 ;?ICS_gImage_matrixImage+6676
0x16504	0x00000000 ;?ICS_gImage_matrixImage+6680
0x16508	0x00000000 ;?ICS_gImage_matrixImage+6684
0x1650C	0x00000000 ;?ICS_gImage_matrixImage+6688
0x16510	0x00000000 ;?ICS_gImage_matrixImage+6692
0x16514	0x00000000 ;?ICS_gImage_matrixImage+6696
0x16518	0x00000000 ;?ICS_gImage_matrixImage+6700
0x1651C	0x00000000 ;?ICS_gImage_matrixImage+6704
0x16520	0x00000000 ;?ICS_gImage_matrixImage+6708
0x16524	0x00000000 ;?ICS_gImage_matrixImage+6712
0x16528	0x00000000 ;?ICS_gImage_matrixImage+6716
0x1652C	0x00000000 ;?ICS_gImage_matrixImage+6720
0x16530	0x00000000 ;?ICS_gImage_matrixImage+6724
0x16534	0x00000000 ;?ICS_gImage_matrixImage+6728
0x16538	0x00000000 ;?ICS_gImage_matrixImage+6732
0x1653C	0x00000000 ;?ICS_gImage_matrixImage+6736
0x16540	0x00000000 ;?ICS_gImage_matrixImage+6740
0x16544	0x00000000 ;?ICS_gImage_matrixImage+6744
0x16548	0x00000000 ;?ICS_gImage_matrixImage+6748
0x1654C	0x00000000 ;?ICS_gImage_matrixImage+6752
0x16550	0x00000000 ;?ICS_gImage_matrixImage+6756
0x16554	0x00000000 ;?ICS_gImage_matrixImage+6760
0x16558	0x00000000 ;?ICS_gImage_matrixImage+6764
0x1655C	0x00000000 ;?ICS_gImage_matrixImage+6768
0x16560	0x00000000 ;?ICS_gImage_matrixImage+6772
0x16564	0x00000000 ;?ICS_gImage_matrixImage+6776
0x16568	0x00000000 ;?ICS_gImage_matrixImage+6780
0x1656C	0x00000000 ;?ICS_gImage_matrixImage+6784
0x16570	0x00000000 ;?ICS_gImage_matrixImage+6788
0x16574	0x00000000 ;?ICS_gImage_matrixImage+6792
0x16578	0x00000000 ;?ICS_gImage_matrixImage+6796
0x1657C	0x00000000 ;?ICS_gImage_matrixImage+6800
0x16580	0x00000000 ;?ICS_gImage_matrixImage+6804
0x16584	0x00000000 ;?ICS_gImage_matrixImage+6808
0x16588	0x00000000 ;?ICS_gImage_matrixImage+6812
0x1658C	0x00000000 ;?ICS_gImage_matrixImage+6816
0x16590	0x00000000 ;?ICS_gImage_matrixImage+6820
0x16594	0x00000000 ;?ICS_gImage_matrixImage+6824
0x16598	0x00000000 ;?ICS_gImage_matrixImage+6828
0x1659C	0x00000000 ;?ICS_gImage_matrixImage+6832
0x165A0	0x00000000 ;?ICS_gImage_matrixImage+6836
0x165A4	0x00000000 ;?ICS_gImage_matrixImage+6840
0x165A8	0x00000000 ;?ICS_gImage_matrixImage+6844
0x165AC	0x00000000 ;?ICS_gImage_matrixImage+6848
0x165B0	0x00000000 ;?ICS_gImage_matrixImage+6852
0x165B4	0x00000000 ;?ICS_gImage_matrixImage+6856
0x165B8	0x00000000 ;?ICS_gImage_matrixImage+6860
0x165BC	0x00000000 ;?ICS_gImage_matrixImage+6864
0x165C0	0x00000000 ;?ICS_gImage_matrixImage+6868
0x165C4	0x00000000 ;?ICS_gImage_matrixImage+6872
0x165C8	0x00000000 ;?ICS_gImage_matrixImage+6876
0x165CC	0x00000000 ;?ICS_gImage_matrixImage+6880
0x165D0	0x00000000 ;?ICS_gImage_matrixImage+6884
0x165D4	0x00000000 ;?ICS_gImage_matrixImage+6888
0x165D8	0x00000000 ;?ICS_gImage_matrixImage+6892
0x165DC	0x00000000 ;?ICS_gImage_matrixImage+6896
0x165E0	0x00000000 ;?ICS_gImage_matrixImage+6900
0x165E4	0x00000000 ;?ICS_gImage_matrixImage+6904
0x165E8	0x00000000 ;?ICS_gImage_matrixImage+6908
0x165EC	0x00000000 ;?ICS_gImage_matrixImage+6912
0x165F0	0x00000000 ;?ICS_gImage_matrixImage+6916
0x165F4	0x00000000 ;?ICS_gImage_matrixImage+6920
0x165F8	0x00000000 ;?ICS_gImage_matrixImage+6924
0x165FC	0x00000000 ;?ICS_gImage_matrixImage+6928
0x16600	0x00000000 ;?ICS_gImage_matrixImage+6932
0x16604	0x00000000 ;?ICS_gImage_matrixImage+6936
0x16608	0x00000000 ;?ICS_gImage_matrixImage+6940
0x1660C	0x00000000 ;?ICS_gImage_matrixImage+6944
0x16610	0x00000000 ;?ICS_gImage_matrixImage+6948
0x16614	0x00000000 ;?ICS_gImage_matrixImage+6952
0x16618	0x00000000 ;?ICS_gImage_matrixImage+6956
0x1661C	0x00000000 ;?ICS_gImage_matrixImage+6960
0x16620	0x00000000 ;?ICS_gImage_matrixImage+6964
0x16624	0x00000000 ;?ICS_gImage_matrixImage+6968
0x16628	0x00000000 ;?ICS_gImage_matrixImage+6972
0x1662C	0x00000000 ;?ICS_gImage_matrixImage+6976
0x16630	0x00000000 ;?ICS_gImage_matrixImage+6980
0x16634	0x00000000 ;?ICS_gImage_matrixImage+6984
0x16638	0x00000000 ;?ICS_gImage_matrixImage+6988
0x1663C	0x00000000 ;?ICS_gImage_matrixImage+6992
0x16640	0x00000000 ;?ICS_gImage_matrixImage+6996
0x16644	0x00000000 ;?ICS_gImage_matrixImage+7000
0x16648	0x00000000 ;?ICS_gImage_matrixImage+7004
0x1664C	0x00000000 ;?ICS_gImage_matrixImage+7008
0x16650	0x00000000 ;?ICS_gImage_matrixImage+7012
0x16654	0x00000000 ;?ICS_gImage_matrixImage+7016
0x16658	0x00000000 ;?ICS_gImage_matrixImage+7020
0x1665C	0x00000000 ;?ICS_gImage_matrixImage+7024
0x16660	0x00000000 ;?ICS_gImage_matrixImage+7028
0x16664	0x00000000 ;?ICS_gImage_matrixImage+7032
0x16668	0x00000000 ;?ICS_gImage_matrixImage+7036
0x1666C	0x00000000 ;?ICS_gImage_matrixImage+7040
0x16670	0x00000000 ;?ICS_gImage_matrixImage+7044
0x16674	0x00000000 ;?ICS_gImage_matrixImage+7048
0x16678	0x00000000 ;?ICS_gImage_matrixImage+7052
0x1667C	0x00000000 ;?ICS_gImage_matrixImage+7056
0x16680	0x00000000 ;?ICS_gImage_matrixImage+7060
0x16684	0x00000000 ;?ICS_gImage_matrixImage+7064
0x16688	0x00000000 ;?ICS_gImage_matrixImage+7068
0x1668C	0x00000000 ;?ICS_gImage_matrixImage+7072
0x16690	0x00000000 ;?ICS_gImage_matrixImage+7076
0x16694	0x00000000 ;?ICS_gImage_matrixImage+7080
0x16698	0x00000000 ;?ICS_gImage_matrixImage+7084
0x1669C	0x00000000 ;?ICS_gImage_matrixImage+7088
0x166A0	0x00000000 ;?ICS_gImage_matrixImage+7092
0x166A4	0x00000000 ;?ICS_gImage_matrixImage+7096
0x166A8	0x00000000 ;?ICS_gImage_matrixImage+7100
0x166AC	0x00000000 ;?ICS_gImage_matrixImage+7104
0x166B0	0x00000000 ;?ICS_gImage_matrixImage+7108
0x166B4	0x00000000 ;?ICS_gImage_matrixImage+7112
0x166B8	0x00000000 ;?ICS_gImage_matrixImage+7116
0x166BC	0x00000000 ;?ICS_gImage_matrixImage+7120
0x166C0	0x00000000 ;?ICS_gImage_matrixImage+7124
0x166C4	0x00000000 ;?ICS_gImage_matrixImage+7128
0x166C8	0x00000000 ;?ICS_gImage_matrixImage+7132
0x166CC	0x00000000 ;?ICS_gImage_matrixImage+7136
0x166D0	0x00000000 ;?ICS_gImage_matrixImage+7140
0x166D4	0x00000000 ;?ICS_gImage_matrixImage+7144
0x166D8	0x00000000 ;?ICS_gImage_matrixImage+7148
0x166DC	0x00000000 ;?ICS_gImage_matrixImage+7152
0x166E0	0x00000000 ;?ICS_gImage_matrixImage+7156
0x166E4	0x00000000 ;?ICS_gImage_matrixImage+7160
0x166E8	0x00000000 ;?ICS_gImage_matrixImage+7164
0x166EC	0x00000000 ;?ICS_gImage_matrixImage+7168
0x166F0	0x00000000 ;?ICS_gImage_matrixImage+7172
0x166F4	0x00000000 ;?ICS_gImage_matrixImage+7176
0x166F8	0x00000000 ;?ICS_gImage_matrixImage+7180
0x166FC	0x00000000 ;?ICS_gImage_matrixImage+7184
0x16700	0x00000000 ;?ICS_gImage_matrixImage+7188
0x16704	0x00000000 ;?ICS_gImage_matrixImage+7192
0x16708	0x00000000 ;?ICS_gImage_matrixImage+7196
0x1670C	0x00000000 ;?ICS_gImage_matrixImage+7200
0x16710	0x00000000 ;?ICS_gImage_matrixImage+7204
0x16714	0x00000000 ;?ICS_gImage_matrixImage+7208
0x16718	0x00000000 ;?ICS_gImage_matrixImage+7212
0x1671C	0x00000000 ;?ICS_gImage_matrixImage+7216
0x16720	0x00000000 ;?ICS_gImage_matrixImage+7220
0x16724	0x00000000 ;?ICS_gImage_matrixImage+7224
0x16728	0x00000000 ;?ICS_gImage_matrixImage+7228
0x1672C	0x00000000 ;?ICS_gImage_matrixImage+7232
0x16730	0x00000000 ;?ICS_gImage_matrixImage+7236
0x16734	0x00000000 ;?ICS_gImage_matrixImage+7240
0x16738	0x00000000 ;?ICS_gImage_matrixImage+7244
0x1673C	0x00000000 ;?ICS_gImage_matrixImage+7248
0x16740	0x00000000 ;?ICS_gImage_matrixImage+7252
0x16744	0x00000000 ;?ICS_gImage_matrixImage+7256
0x16748	0x00000000 ;?ICS_gImage_matrixImage+7260
0x1674C	0x00000000 ;?ICS_gImage_matrixImage+7264
0x16750	0x00000000 ;?ICS_gImage_matrixImage+7268
0x16754	0x00000000 ;?ICS_gImage_matrixImage+7272
0x16758	0x00000000 ;?ICS_gImage_matrixImage+7276
0x1675C	0x00000000 ;?ICS_gImage_matrixImage+7280
0x16760	0x00000000 ;?ICS_gImage_matrixImage+7284
0x16764	0x00000000 ;?ICS_gImage_matrixImage+7288
0x16768	0x00000000 ;?ICS_gImage_matrixImage+7292
0x1676C	0x00000000 ;?ICS_gImage_matrixImage+7296
0x16770	0x00000000 ;?ICS_gImage_matrixImage+7300
0x16774	0x00000000 ;?ICS_gImage_matrixImage+7304
0x16778	0x00000000 ;?ICS_gImage_matrixImage+7308
0x1677C	0x00000000 ;?ICS_gImage_matrixImage+7312
0x16780	0x00000000 ;?ICS_gImage_matrixImage+7316
0x16784	0x00000000 ;?ICS_gImage_matrixImage+7320
0x16788	0x00000000 ;?ICS_gImage_matrixImage+7324
0x1678C	0x00000000 ;?ICS_gImage_matrixImage+7328
0x16790	0x00000000 ;?ICS_gImage_matrixImage+7332
0x16794	0x00000000 ;?ICS_gImage_matrixImage+7336
0x16798	0x00000000 ;?ICS_gImage_matrixImage+7340
0x1679C	0x00000000 ;?ICS_gImage_matrixImage+7344
0x167A0	0x00000000 ;?ICS_gImage_matrixImage+7348
0x167A4	0x00000000 ;?ICS_gImage_matrixImage+7352
0x167A8	0x00000000 ;?ICS_gImage_matrixImage+7356
0x167AC	0x00000000 ;?ICS_gImage_matrixImage+7360
0x167B0	0x00000000 ;?ICS_gImage_matrixImage+7364
0x167B4	0x00000000 ;?ICS_gImage_matrixImage+7368
0x167B8	0x00000000 ;?ICS_gImage_matrixImage+7372
0x167BC	0x00000000 ;?ICS_gImage_matrixImage+7376
0x167C0	0x00000000 ;?ICS_gImage_matrixImage+7380
0x167C4	0x00000000 ;?ICS_gImage_matrixImage+7384
0x167C8	0x00000000 ;?ICS_gImage_matrixImage+7388
0x167CC	0x00000000 ;?ICS_gImage_matrixImage+7392
0x167D0	0x00000000 ;?ICS_gImage_matrixImage+7396
0x167D4	0x00000000 ;?ICS_gImage_matrixImage+7400
0x167D8	0x00000000 ;?ICS_gImage_matrixImage+7404
0x167DC	0x00000000 ;?ICS_gImage_matrixImage+7408
0x167E0	0x00000000 ;?ICS_gImage_matrixImage+7412
0x167E4	0x00000000 ;?ICS_gImage_matrixImage+7416
0x167E8	0x00000000 ;?ICS_gImage_matrixImage+7420
0x167EC	0x00000000 ;?ICS_gImage_matrixImage+7424
0x167F0	0x00000000 ;?ICS_gImage_matrixImage+7428
0x167F4	0x00000000 ;?ICS_gImage_matrixImage+7432
0x167F8	0x00000000 ;?ICS_gImage_matrixImage+7436
0x167FC	0x00000000 ;?ICS_gImage_matrixImage+7440
0x16800	0x00000000 ;?ICS_gImage_matrixImage+7444
0x16804	0x00000000 ;?ICS_gImage_matrixImage+7448
0x16808	0x00000000 ;?ICS_gImage_matrixImage+7452
0x1680C	0x00000000 ;?ICS_gImage_matrixImage+7456
0x16810	0x00000000 ;?ICS_gImage_matrixImage+7460
0x16814	0x00000000 ;?ICS_gImage_matrixImage+7464
0x16818	0x00000000 ;?ICS_gImage_matrixImage+7468
0x1681C	0x00000000 ;?ICS_gImage_matrixImage+7472
0x16820	0x00000000 ;?ICS_gImage_matrixImage+7476
0x16824	0x00000000 ;?ICS_gImage_matrixImage+7480
0x16828	0x00000000 ;?ICS_gImage_matrixImage+7484
0x1682C	0x00000000 ;?ICS_gImage_matrixImage+7488
0x16830	0x00000000 ;?ICS_gImage_matrixImage+7492
0x16834	0x00000000 ;?ICS_gImage_matrixImage+7496
0x16838	0x00000000 ;?ICS_gImage_matrixImage+7500
0x1683C	0x00000000 ;?ICS_gImage_matrixImage+7504
0x16840	0x00000000 ;?ICS_gImage_matrixImage+7508
0x16844	0x00000000 ;?ICS_gImage_matrixImage+7512
0x16848	0x00000000 ;?ICS_gImage_matrixImage+7516
0x1684C	0x00000000 ;?ICS_gImage_matrixImage+7520
0x16850	0x00000000 ;?ICS_gImage_matrixImage+7524
0x16854	0x00000000 ;?ICS_gImage_matrixImage+7528
0x16858	0x00000000 ;?ICS_gImage_matrixImage+7532
0x1685C	0x00000000 ;?ICS_gImage_matrixImage+7536
0x16860	0x00000000 ;?ICS_gImage_matrixImage+7540
0x16864	0x00000000 ;?ICS_gImage_matrixImage+7544
0x16868	0x00000000 ;?ICS_gImage_matrixImage+7548
0x1686C	0x00000000 ;?ICS_gImage_matrixImage+7552
0x16870	0x00000000 ;?ICS_gImage_matrixImage+7556
0x16874	0x00000000 ;?ICS_gImage_matrixImage+7560
0x16878	0x00000000 ;?ICS_gImage_matrixImage+7564
0x1687C	0x00000000 ;?ICS_gImage_matrixImage+7568
0x16880	0x00000000 ;?ICS_gImage_matrixImage+7572
0x16884	0x00000000 ;?ICS_gImage_matrixImage+7576
0x16888	0x00000000 ;?ICS_gImage_matrixImage+7580
0x1688C	0x00000000 ;?ICS_gImage_matrixImage+7584
0x16890	0x00000000 ;?ICS_gImage_matrixImage+7588
0x16894	0x00000000 ;?ICS_gImage_matrixImage+7592
0x16898	0x00000000 ;?ICS_gImage_matrixImage+7596
0x1689C	0x00000000 ;?ICS_gImage_matrixImage+7600
0x168A0	0x00000000 ;?ICS_gImage_matrixImage+7604
0x168A4	0x00000000 ;?ICS_gImage_matrixImage+7608
0x168A8	0x00000000 ;?ICS_gImage_matrixImage+7612
0x168AC	0x00000000 ;?ICS_gImage_matrixImage+7616
0x168B0	0x00000000 ;?ICS_gImage_matrixImage+7620
0x168B4	0x00000000 ;?ICS_gImage_matrixImage+7624
0x168B8	0x00000000 ;?ICS_gImage_matrixImage+7628
0x168BC	0x00000000 ;?ICS_gImage_matrixImage+7632
0x168C0	0x00000000 ;?ICS_gImage_matrixImage+7636
0x168C4	0x00000000 ;?ICS_gImage_matrixImage+7640
0x168C8	0x00000000 ;?ICS_gImage_matrixImage+7644
0x168CC	0x00000000 ;?ICS_gImage_matrixImage+7648
0x168D0	0x00000000 ;?ICS_gImage_matrixImage+7652
0x168D4	0x00000000 ;?ICS_gImage_matrixImage+7656
0x168D8	0x00000000 ;?ICS_gImage_matrixImage+7660
0x168DC	0x00000000 ;?ICS_gImage_matrixImage+7664
0x168E0	0x00000000 ;?ICS_gImage_matrixImage+7668
0x168E4	0x00000000 ;?ICS_gImage_matrixImage+7672
0x168E8	0x00000000 ;?ICS_gImage_matrixImage+7676
0x168EC	0x00000000 ;?ICS_gImage_matrixImage+7680
0x168F0	0x00000000 ;?ICS_gImage_matrixImage+7684
0x168F4	0x00000000 ;?ICS_gImage_matrixImage+7688
0x168F8	0x00000000 ;?ICS_gImage_matrixImage+7692
0x168FC	0x00000000 ;?ICS_gImage_matrixImage+7696
0x16900	0x00000000 ;?ICS_gImage_matrixImage+7700
0x16904	0x00000000 ;?ICS_gImage_matrixImage+7704
0x16908	0x00000000 ;?ICS_gImage_matrixImage+7708
0x1690C	0x00000000 ;?ICS_gImage_matrixImage+7712
0x16910	0x00000000 ;?ICS_gImage_matrixImage+7716
0x16914	0x00000000 ;?ICS_gImage_matrixImage+7720
0x16918	0x00000000 ;?ICS_gImage_matrixImage+7724
0x1691C	0x00000000 ;?ICS_gImage_matrixImage+7728
0x16920	0x00000000 ;?ICS_gImage_matrixImage+7732
0x16924	0x00000000 ;?ICS_gImage_matrixImage+7736
0x16928	0x00000000 ;?ICS_gImage_matrixImage+7740
0x1692C	0x00000000 ;?ICS_gImage_matrixImage+7744
0x16930	0x00000000 ;?ICS_gImage_matrixImage+7748
0x16934	0x00000000 ;?ICS_gImage_matrixImage+7752
0x16938	0x00000000 ;?ICS_gImage_matrixImage+7756
0x1693C	0x00000000 ;?ICS_gImage_matrixImage+7760
0x16940	0x00000000 ;?ICS_gImage_matrixImage+7764
0x16944	0x00000000 ;?ICS_gImage_matrixImage+7768
0x16948	0x00000000 ;?ICS_gImage_matrixImage+7772
0x1694C	0x00000000 ;?ICS_gImage_matrixImage+7776
0x16950	0x00000000 ;?ICS_gImage_matrixImage+7780
0x16954	0x00000000 ;?ICS_gImage_matrixImage+7784
0x16958	0x00000000 ;?ICS_gImage_matrixImage+7788
0x1695C	0x00000000 ;?ICS_gImage_matrixImage+7792
0x16960	0x00000000 ;?ICS_gImage_matrixImage+7796
0x16964	0x00000000 ;?ICS_gImage_matrixImage+7800
0x16968	0x00000000 ;?ICS_gImage_matrixImage+7804
0x1696C	0x00000000 ;?ICS_gImage_matrixImage+7808
0x16970	0x00000000 ;?ICS_gImage_matrixImage+7812
0x16974	0x00000000 ;?ICS_gImage_matrixImage+7816
0x16978	0x00000000 ;?ICS_gImage_matrixImage+7820
0x1697C	0x00000000 ;?ICS_gImage_matrixImage+7824
0x16980	0x00000000 ;?ICS_gImage_matrixImage+7828
0x16984	0x00000000 ;?ICS_gImage_matrixImage+7832
0x16988	0x00000000 ;?ICS_gImage_matrixImage+7836
0x1698C	0x00000000 ;?ICS_gImage_matrixImage+7840
0x16990	0x00000000 ;?ICS_gImage_matrixImage+7844
0x16994	0x00000000 ;?ICS_gImage_matrixImage+7848
0x16998	0x00000000 ;?ICS_gImage_matrixImage+7852
0x1699C	0x00000000 ;?ICS_gImage_matrixImage+7856
0x169A0	0x00000000 ;?ICS_gImage_matrixImage+7860
0x169A4	0x00000000 ;?ICS_gImage_matrixImage+7864
0x169A8	0x00000000 ;?ICS_gImage_matrixImage+7868
0x169AC	0x00000000 ;?ICS_gImage_matrixImage+7872
0x169B0	0x00000000 ;?ICS_gImage_matrixImage+7876
0x169B4	0x00000000 ;?ICS_gImage_matrixImage+7880
0x169B8	0x00000000 ;?ICS_gImage_matrixImage+7884
0x169BC	0x00000000 ;?ICS_gImage_matrixImage+7888
0x169C0	0x00000000 ;?ICS_gImage_matrixImage+7892
0x169C4	0x00000000 ;?ICS_gImage_matrixImage+7896
0x169C8	0x00000000 ;?ICS_gImage_matrixImage+7900
0x169CC	0x00000000 ;?ICS_gImage_matrixImage+7904
0x169D0	0x00000000 ;?ICS_gImage_matrixImage+7908
0x169D4	0x00000000 ;?ICS_gImage_matrixImage+7912
0x169D8	0x00000000 ;?ICS_gImage_matrixImage+7916
0x169DC	0x00000000 ;?ICS_gImage_matrixImage+7920
0x169E0	0x00000000 ;?ICS_gImage_matrixImage+7924
0x169E4	0x00000000 ;?ICS_gImage_matrixImage+7928
0x169E8	0x00000000 ;?ICS_gImage_matrixImage+7932
0x169EC	0x00000000 ;?ICS_gImage_matrixImage+7936
0x169F0	0x00000000 ;?ICS_gImage_matrixImage+7940
0x169F4	0x00000000 ;?ICS_gImage_matrixImage+7944
0x169F8	0x00000000 ;?ICS_gImage_matrixImage+7948
0x169FC	0x00000000 ;?ICS_gImage_matrixImage+7952
0x16A00	0x00000000 ;?ICS_gImage_matrixImage+7956
0x16A04	0x00000000 ;?ICS_gImage_matrixImage+7960
0x16A08	0x00000000 ;?ICS_gImage_matrixImage+7964
0x16A0C	0x00000000 ;?ICS_gImage_matrixImage+7968
0x16A10	0x00000000 ;?ICS_gImage_matrixImage+7972
0x16A14	0x00000000 ;?ICS_gImage_matrixImage+7976
0x16A18	0x00000000 ;?ICS_gImage_matrixImage+7980
0x16A1C	0x00000000 ;?ICS_gImage_matrixImage+7984
0x16A20	0x00000000 ;?ICS_gImage_matrixImage+7988
0x16A24	0x00000000 ;?ICS_gImage_matrixImage+7992
0x16A28	0x00000000 ;?ICS_gImage_matrixImage+7996
0x16A2C	0x00000000 ;?ICS_gImage_matrixImage+8000
0x16A30	0x00000000 ;?ICS_gImage_matrixImage+8004
0x16A34	0x00000000 ;?ICS_gImage_matrixImage+8008
0x16A38	0x00000000 ;?ICS_gImage_matrixImage+8012
0x16A3C	0x00000000 ;?ICS_gImage_matrixImage+8016
0x16A40	0x00000000 ;?ICS_gImage_matrixImage+8020
0x16A44	0x00000000 ;?ICS_gImage_matrixImage+8024
0x16A48	0x00000000 ;?ICS_gImage_matrixImage+8028
0x16A4C	0x00000000 ;?ICS_gImage_matrixImage+8032
0x16A50	0x00000000 ;?ICS_gImage_matrixImage+8036
0x16A54	0x00000000 ;?ICS_gImage_matrixImage+8040
0x16A58	0x00000000 ;?ICS_gImage_matrixImage+8044
0x16A5C	0x00000000 ;?ICS_gImage_matrixImage+8048
0x16A60	0x00000000 ;?ICS_gImage_matrixImage+8052
0x16A64	0x00000000 ;?ICS_gImage_matrixImage+8056
0x16A68	0x00000000 ;?ICS_gImage_matrixImage+8060
0x16A6C	0x00000000 ;?ICS_gImage_matrixImage+8064
0x16A70	0x00000000 ;?ICS_gImage_matrixImage+8068
0x16A74	0x00000000 ;?ICS_gImage_matrixImage+8072
0x16A78	0x00000000 ;?ICS_gImage_matrixImage+8076
0x16A7C	0x00000000 ;?ICS_gImage_matrixImage+8080
0x16A80	0x00000000 ;?ICS_gImage_matrixImage+8084
0x16A84	0x00000000 ;?ICS_gImage_matrixImage+8088
0x16A88	0x00000000 ;?ICS_gImage_matrixImage+8092
0x16A8C	0x00000000 ;?ICS_gImage_matrixImage+8096
0x16A90	0x00000000 ;?ICS_gImage_matrixImage+8100
0x16A94	0x00000000 ;?ICS_gImage_matrixImage+8104
0x16A98	0x00000000 ;?ICS_gImage_matrixImage+8108
0x16A9C	0x00000000 ;?ICS_gImage_matrixImage+8112
0x16AA0	0x00000000 ;?ICS_gImage_matrixImage+8116
0x16AA4	0x00000000 ;?ICS_gImage_matrixImage+8120
0x16AA8	0x00000000 ;?ICS_gImage_matrixImage+8124
0x16AAC	0x00000000 ;?ICS_gImage_matrixImage+8128
0x16AB0	0x00000000 ;?ICS_gImage_matrixImage+8132
0x16AB4	0x00000000 ;?ICS_gImage_matrixImage+8136
0x16AB8	0x00000000 ;?ICS_gImage_matrixImage+8140
0x16ABC	0x00000000 ;?ICS_gImage_matrixImage+8144
0x16AC0	0x00000000 ;?ICS_gImage_matrixImage+8148
0x16AC4	0x00000000 ;?ICS_gImage_matrixImage+8152
0x16AC8	0x00000000 ;?ICS_gImage_matrixImage+8156
0x16ACC	0x00000000 ;?ICS_gImage_matrixImage+8160
0x16AD0	0x00000000 ;?ICS_gImage_matrixImage+8164
0x16AD4	0x00000000 ;?ICS_gImage_matrixImage+8168
0x16AD8	0x00000000 ;?ICS_gImage_matrixImage+8172
0x16ADC	0x00000000 ;?ICS_gImage_matrixImage+8176
0x16AE0	0x00000000 ;?ICS_gImage_matrixImage+8180
0x16AE4	0x00000000 ;?ICS_gImage_matrixImage+8184
0x16AE8	0x00000000 ;?ICS_gImage_matrixImage+8188
; end of ?ICS_gImage_matrixImage
;ThermalCameraDemo_main.c,0 :: ?ICS_Ta [4]
0x16AEC	0x00000000 ;?ICS_Ta+0
; end of ?ICS_Ta
;ThermalCameraDemo_main.c,0 :: ?ICS_fScreen [2]
0x16AF0	0x0000 ;?ICS_fScreen+0
; end of ?ICS_fScreen
;,0 :: _initBlock_35 [2]
; Containing: ?ICS_Touch_new [1]
;             ?ICS_Touch_old [1]
0x16AF2	0x0000 ;_initBlock_35+0 : ?ICS_Touch_new at 0x16AF2 : ?ICS_Touch_old at 0x16AF3
; end of _initBlock_35
;ThermalCameraDemo_main.c,0 :: ?ICS_tr [4]
0x16AF4	0x00000000 ;?ICS_tr+0
; end of ?ICS_tr
;ThermalCameraDemo_main.c,0 :: ?ICS_emissivity [4]
0x16AF8	0x3F733333 ;?ICS_emissivity+0
; end of ?ICS_emissivity
;ThermalCameraDemo_main.c,0 :: ?ICS_Tahoma40x40 [11032]
0x16AFC	0x00200000 ;?ICS_Tahoma40x40+0
0x16B00	0x2828007F ;?ICS_Tahoma40x40+4
0x16B04	0x00018803 ;?ICS_Tahoma40x40+8
0x16B08	0x0001B008 ;?ICS_Tahoma40x40+12
0x16B0C	0x0001D80E ;?ICS_Tahoma40x40+16
0x16B10	0x00022819 ;?ICS_Tahoma40x40+20
0x16B14	0x0002C814 ;?ICS_Tahoma40x40+24
0x16B18	0x00034026 ;?ICS_Tahoma40x40+28
0x16B1C	0x0004081B ;?ICS_Tahoma40x40+32
0x16B20	0x0004A807 ;?ICS_Tahoma40x40+36
0x16B24	0x0004D00E ;?ICS_Tahoma40x40+40
0x16B28	0x0005200D ;?ICS_Tahoma40x40+44
0x16B2C	0x00057012 ;?ICS_Tahoma40x40+48
0x16B30	0x0005E817 ;?ICS_Tahoma40x40+52
0x16B34	0x00066009 ;?ICS_Tahoma40x40+56
0x16B38	0x0006B00D ;?ICS_Tahoma40x40+60
0x16B3C	0x00070008 ;?ICS_Tahoma40x40+64
0x16B40	0x00072810 ;?ICS_Tahoma40x40+68
0x16B44	0x00077814 ;?ICS_Tahoma40x40+72
0x16B48	0x0007F013 ;?ICS_Tahoma40x40+76
0x16B4C	0x00086814 ;?ICS_Tahoma40x40+80
0x16B50	0x0008E013 ;?ICS_Tahoma40x40+84
0x16B54	0x00095814 ;?ICS_Tahoma40x40+88
0x16B58	0x0009D014 ;?ICS_Tahoma40x40+92
0x16B5C	0x000A4814 ;?ICS_Tahoma40x40+96
0x16B60	0x000AC014 ;?ICS_Tahoma40x40+100
0x16B64	0x000B3814 ;?ICS_Tahoma40x40+104
0x16B68	0x000BB013 ;?ICS_Tahoma40x40+108
0x16B6C	0x000C2809 ;?ICS_Tahoma40x40+112
0x16B70	0x000C780A ;?ICS_Tahoma40x40+116
0x16B74	0x000CC818 ;?ICS_Tahoma40x40+120
0x16B78	0x000D4018 ;?ICS_Tahoma40x40+124
0x16B7C	0x000DB818 ;?ICS_Tahoma40x40+128
0x16B80	0x000E3012 ;?ICS_Tahoma40x40+132
0x16B84	0x000EA81C ;?ICS_Tahoma40x40+136
0x16B88	0x000F4817 ;?ICS_Tahoma40x40+140
0x16B8C	0x000FC016 ;?ICS_Tahoma40x40+144
0x16B90	0x00103815 ;?ICS_Tahoma40x40+148
0x16B94	0x0010B018 ;?ICS_Tahoma40x40+152
0x16B98	0x00112812 ;?ICS_Tahoma40x40+156
0x16B9C	0x0011A012 ;?ICS_Tahoma40x40+160
0x16BA0	0x00121817 ;?ICS_Tahoma40x40+164
0x16BA4	0x00129017 ;?ICS_Tahoma40x40+168
0x16BA8	0x0013080E ;?ICS_Tahoma40x40+172
0x16BAC	0x0013580F ;?ICS_Tahoma40x40+176
0x16BB0	0x0013A818 ;?ICS_Tahoma40x40+180
0x16BB4	0x00142013 ;?ICS_Tahoma40x40+184
0x16BB8	0x0014981B ;?ICS_Tahoma40x40+188
0x16BBC	0x00153817 ;?ICS_Tahoma40x40+192
0x16BC0	0x0015B018 ;?ICS_Tahoma40x40+196
0x16BC4	0x00162815 ;?ICS_Tahoma40x40+200
0x16BC8	0x0016A018 ;?ICS_Tahoma40x40+204
0x16BCC	0x00171819 ;?ICS_Tahoma40x40+208
0x16BD0	0x0017B814 ;?ICS_Tahoma40x40+212
0x16BD4	0x00183014 ;?ICS_Tahoma40x40+216
0x16BD8	0x0018A816 ;?ICS_Tahoma40x40+220
0x16BDC	0x00192016 ;?ICS_Tahoma40x40+224
0x16BE0	0x00199822 ;?ICS_Tahoma40x40+228
0x16BE4	0x001A6017 ;?ICS_Tahoma40x40+232
0x16BE8	0x001AD816 ;?ICS_Tahoma40x40+236
0x16BEC	0x001B5015 ;?ICS_Tahoma40x40+240
0x16BF0	0x001BC80D ;?ICS_Tahoma40x40+244
0x16BF4	0x001C1811 ;?ICS_Tahoma40x40+248
0x16BF8	0x001C900C ;?ICS_Tahoma40x40+252
0x16BFC	0x001CE018 ;?ICS_Tahoma40x40+256
0x16C00	0x001D5815 ;?ICS_Tahoma40x40+260
0x16C04	0x001DD00D ;?ICS_Tahoma40x40+264
0x16C08	0x001E2012 ;?ICS_Tahoma40x40+268
0x16C0C	0x001E9814 ;?ICS_Tahoma40x40+272
0x16C10	0x001F1010 ;?ICS_Tahoma40x40+276
0x16C14	0x001F6013 ;?ICS_Tahoma40x40+280
0x16C18	0x001FD813 ;?ICS_Tahoma40x40+284
0x16C1C	0x0020500E ;?ICS_Tahoma40x40+288
0x16C20	0x0020A013 ;?ICS_Tahoma40x40+292
0x16C24	0x00211813 ;?ICS_Tahoma40x40+296
0x16C28	0x00219008 ;?ICS_Tahoma40x40+300
0x16C2C	0x0021B80A ;?ICS_Tahoma40x40+304
0x16C30	0x00220814 ;?ICS_Tahoma40x40+308
0x16C34	0x00228008 ;?ICS_Tahoma40x40+312
0x16C38	0x0022A81E ;?ICS_Tahoma40x40+316
0x16C3C	0x00234813 ;?ICS_Tahoma40x40+320
0x16C40	0x0023C013 ;?ICS_Tahoma40x40+324
0x16C44	0x00243814 ;?ICS_Tahoma40x40+328
0x16C48	0x0024B013 ;?ICS_Tahoma40x40+332
0x16C4C	0x0025280E ;?ICS_Tahoma40x40+336
0x16C50	0x00257810 ;?ICS_Tahoma40x40+340
0x16C54	0x0025C80E ;?ICS_Tahoma40x40+344
0x16C58	0x00261813 ;?ICS_Tahoma40x40+348
0x16C5C	0x00269013 ;?ICS_Tahoma40x40+352
0x16C60	0x0027081D ;?ICS_Tahoma40x40+356
0x16C64	0x0027A814 ;?ICS_Tahoma40x40+360
0x16C68	0x00282013 ;?ICS_Tahoma40x40+364
0x16C6C	0x00289810 ;?ICS_Tahoma40x40+368
0x16C70	0x0028E813 ;?ICS_Tahoma40x40+372
0x16C74	0x0029600C ;?ICS_Tahoma40x40+376
0x16C78	0x0029B014 ;?ICS_Tahoma40x40+380
0x16C7C	0x002A2819 ;?ICS_Tahoma40x40+384
0x16C80	0x002AC80A ;?ICS_Tahoma40x40+388
0x16C84	0x00000000 ;?ICS_Tahoma40x40+392
0x16C88	0x00000000 ;?ICS_Tahoma40x40+396
0x16C8C	0x00000000 ;?ICS_Tahoma40x40+400
0x16C90	0x00000000 ;?ICS_Tahoma40x40+404
0x16C94	0x00000000 ;?ICS_Tahoma40x40+408
0x16C98	0x00000000 ;?ICS_Tahoma40x40+412
0x16C9C	0x00000000 ;?ICS_Tahoma40x40+416
0x16CA0	0x00000000 ;?ICS_Tahoma40x40+420
0x16CA4	0x00000000 ;?ICS_Tahoma40x40+424
0x16CA8	0x00000000 ;?ICS_Tahoma40x40+428
0x16CAC	0x00000000 ;?ICS_Tahoma40x40+432
0x16CB0	0x00000000 ;?ICS_Tahoma40x40+436
0x16CB4	0xFCFCFC00 ;?ICS_Tahoma40x40+440
0x16CB8	0xFCFCFCFC ;?ICS_Tahoma40x40+444
0x16CBC	0xFCFCFCFC ;?ICS_Tahoma40x40+448
0x16CC0	0x78FCFCFC ;?ICS_Tahoma40x40+452
0x16CC4	0x00007878 ;?ICS_Tahoma40x40+456
0x16CC8	0xFCFCFC00 ;?ICS_Tahoma40x40+460
0x16CCC	0x000000FC ;?ICS_Tahoma40x40+464
0x16CD0	0x00000000 ;?ICS_Tahoma40x40+468
0x16CD4	0x00000000 ;?ICS_Tahoma40x40+472
0x16CD8	0x00000000 ;?ICS_Tahoma40x40+476
0x16CDC	0x00000000 ;?ICS_Tahoma40x40+480
0x16CE0	0x00000000 ;?ICS_Tahoma40x40+484
0x16CE4	0x3E7C3E7C ;?ICS_Tahoma40x40+488
0x16CE8	0x3E7C3E7C ;?ICS_Tahoma40x40+492
0x16CEC	0x1C383E7C ;?ICS_Tahoma40x40+496
0x16CF0	0x1C381C38 ;?ICS_Tahoma40x40+500
0x16CF4	0x00001C38 ;?ICS_Tahoma40x40+504
0x16CF8	0x00000000 ;?ICS_Tahoma40x40+508
0x16CFC	0x00000000 ;?ICS_Tahoma40x40+512
0x16D00	0x00000000 ;?ICS_Tahoma40x40+516
0x16D04	0x00000000 ;?ICS_Tahoma40x40+520
0x16D08	0x00000000 ;?ICS_Tahoma40x40+524
0x16D0C	0x00000000 ;?ICS_Tahoma40x40+528
0x16D10	0x00000000 ;?ICS_Tahoma40x40+532
0x16D14	0x00000000 ;?ICS_Tahoma40x40+536
0x16D18	0x00000000 ;?ICS_Tahoma40x40+540
0x16D1C	0x00000000 ;?ICS_Tahoma40x40+544
0x16D20	0x00000000 ;?ICS_Tahoma40x40+548
0x16D24	0x00000000 ;?ICS_Tahoma40x40+552
0x16D28	0x00000000 ;?ICS_Tahoma40x40+556
0x16D2C	0x00000000 ;?ICS_Tahoma40x40+560
0x16D30	0x00000000 ;?ICS_Tahoma40x40+564
0x16D34	0x00000000 ;?ICS_Tahoma40x40+568
0x16D38	0x00000000 ;?ICS_Tahoma40x40+572
0x16D3C	0x00000000 ;?ICS_Tahoma40x40+576
0x16D40	0x00000000 ;?ICS_Tahoma40x40+580
0x16D44	0x00000000 ;?ICS_Tahoma40x40+584
0x16D48	0x003C7800 ;?ICS_Tahoma40x40+588
0x16D4C	0x003C7800 ;?ICS_Tahoma40x40+592
0x16D50	0x001E7C00 ;?ICS_Tahoma40x40+596
0x16D54	0x001E3C00 ;?ICS_Tahoma40x40+600
0x16D58	0x001E3C00 ;?ICS_Tahoma40x40+604
0x16D5C	0x001E3C00 ;?ICS_Tahoma40x40+608
0x16D60	0x01FFFFF0 ;?ICS_Tahoma40x40+612
0x16D64	0x01FFFFF0 ;?ICS_Tahoma40x40+616
0x16D68	0x01FFFFF0 ;?ICS_Tahoma40x40+620
0x16D6C	0x01FFFFF0 ;?ICS_Tahoma40x40+624
0x16D70	0x00078F00 ;?ICS_Tahoma40x40+628
0x16D74	0x00078F00 ;?ICS_Tahoma40x40+632
0x16D78	0x00078F00 ;?ICS_Tahoma40x40+636
0x16D7C	0x00078F00 ;?ICS_Tahoma40x40+640
0x16D80	0x0003C780 ;?ICS_Tahoma40x40+644
0x16D84	0x007FFFFC ;?ICS_Tahoma40x40+648
0x16D88	0x007FFFFC ;?ICS_Tahoma40x40+652
0x16D8C	0x007FFFFC ;?ICS_Tahoma40x40+656
0x16D90	0x007FFFFC ;?ICS_Tahoma40x40+660
0x16D94	0x0001E3C0 ;?ICS_Tahoma40x40+664
0x16D98	0x0001E3C0 ;?ICS_Tahoma40x40+668
0x16D9C	0x0001E3C0 ;?ICS_Tahoma40x40+672
0x16DA0	0x0000F1E0 ;?ICS_Tahoma40x40+676
0x16DA4	0x0000F1E0 ;?ICS_Tahoma40x40+680
0x16DA8	0x00000000 ;?ICS_Tahoma40x40+684
0x16DAC	0x00000000 ;?ICS_Tahoma40x40+688
0x16DB0	0x00000000 ;?ICS_Tahoma40x40+692
0x16DB4	0x00000000 ;?ICS_Tahoma40x40+696
0x16DB8	0x00000000 ;?ICS_Tahoma40x40+700
0x16DBC	0x00000000 ;?ICS_Tahoma40x40+704
0x16DC0	0x00000000 ;?ICS_Tahoma40x40+708
0x16DC4	0x00000000 ;?ICS_Tahoma40x40+712
0x16DC8	0x00000000 ;?ICS_Tahoma40x40+716
0x16DCC	0x00000000 ;?ICS_Tahoma40x40+720
0x16DD0	0x00000000 ;?ICS_Tahoma40x40+724
0x16DD4	0x00000000 ;?ICS_Tahoma40x40+728
0x16DD8	0x000E0000 ;?ICS_Tahoma40x40+732
0x16DDC	0x00000E00 ;?ICS_Tahoma40x40+736
0x16DE0	0x0E00000E ;?ICS_Tahoma40x40+740
0x16DE4	0x00FFC000 ;?ICS_Tahoma40x40+744
0x16DE8	0xF803FFF0 ;?ICS_Tahoma40x40+748
0x16DEC	0xFFFC03FF ;?ICS_Tahoma40x40+752
0x16DF0	0x038EFE03 ;?ICS_Tahoma40x40+756
0x16DF4	0x7E020E7E ;?ICS_Tahoma40x40+760
0x16DF8	0x0EFE000E ;?ICS_Tahoma40x40+764
0x16DFC	0x000FFE00 ;?ICS_Tahoma40x40+768
0x16E00	0xF800FFFC ;?ICS_Tahoma40x40+772
0x16E04	0xFFF003FF ;?ICS_Tahoma40x40+776
0x16E08	0x0FFFC007 ;?ICS_Tahoma40x40+780
0x16E0C	0x000FFE00 ;?ICS_Tahoma40x40+784
0x16E10	0xCE000FCE ;?ICS_Tahoma40x40+788
0x16E14	0x0FCE060F ;?ICS_Tahoma40x40+792
0x16E18	0xFE07EE3E ;?ICS_Tahoma40x40+796
0x16E1C	0xFFFE07FF ;?ICS_Tahoma40x40+800
0x16E20	0x01FFFE03 ;?ICS_Tahoma40x40+804
0x16E24	0x00007FF0 ;?ICS_Tahoma40x40+808
0x16E28	0x0E00000E ;?ICS_Tahoma40x40+812
0x16E2C	0x000E0000 ;?ICS_Tahoma40x40+816
0x16E30	0x00000E00 ;?ICS_Tahoma40x40+820
0x16E34	0x0E00000E ;?ICS_Tahoma40x40+824
0x16E38	0x00000000 ;?ICS_Tahoma40x40+828
0x16E3C	0x00000000 ;?ICS_Tahoma40x40+832
0x16E40	0x00000000 ;?ICS_Tahoma40x40+836
0x16E44	0x00000000 ;?ICS_Tahoma40x40+840
0x16E48	0x00000000 ;?ICS_Tahoma40x40+844
0x16E4C	0x00000000 ;?ICS_Tahoma40x40+848
0x16E50	0x00000000 ;?ICS_Tahoma40x40+852
0x16E54	0x00000000 ;?ICS_Tahoma40x40+856
0x16E58	0x00000000 ;?ICS_Tahoma40x40+860
0x16E5C	0x00000000 ;?ICS_Tahoma40x40+864
0x16E60	0x00000000 ;?ICS_Tahoma40x40+868
0x16E64	0x00000000 ;?ICS_Tahoma40x40+872
0x16E68	0x800FC000 ;?ICS_Tahoma40x40+876
0x16E6C	0x3FF0000F ;?ICS_Tahoma40x40+880
0x16E70	0xF8000780 ;?ICS_Tahoma40x40+884
0x16E74	0x0007C07F ;?ICS_Tahoma40x40+888
0x16E78	0x03C07FF8 ;?ICS_Tahoma40x40+892
0x16E7C	0xE0FCFC00 ;?ICS_Tahoma40x40+896
0x16E80	0xF87C0003 ;?ICS_Tahoma40x40+900
0x16E84	0x7C0001E0 ;?ICS_Tahoma40x40+904
0x16E88	0x0001F0F8 ;?ICS_Tahoma40x40+908
0x16E8C	0x00F0F87C ;?ICS_Tahoma40x40+912
0x16E90	0xF0F87C00 ;?ICS_Tahoma40x40+916
0x16E94	0xF87C03F0 ;?ICS_Tahoma40x40+920
0x16E98	0x7C0FFC78 ;?ICS_Tahoma40x40+924
0x16E9C	0x1FFE78F8 ;?ICS_Tahoma40x40+928
0x16EA0	0xFE3CFCFC ;?ICS_Tahoma40x40+932
0x16EA4	0x3C7FF81F ;?ICS_Tahoma40x40+936
0x16EA8	0x7FF83F3F ;?ICS_Tahoma40x40+940
0x16EAC	0xF03E1F1E ;?ICS_Tahoma40x40+944
0x16EB0	0x3E1F1E3F ;?ICS_Tahoma40x40+948
0x16EB4	0x1F0F0FC0 ;?ICS_Tahoma40x40+952
0x16EB8	0x0F00003E ;?ICS_Tahoma40x40+956
0x16EBC	0x80003E1F ;?ICS_Tahoma40x40+960
0x16EC0	0x003E1F0F ;?ICS_Tahoma40x40+964
0x16EC4	0x3E1F0780 ;?ICS_Tahoma40x40+968
0x16EC8	0x3F07C000 ;?ICS_Tahoma40x40+972
0x16ECC	0x03C0003F ;?ICS_Tahoma40x40+976
0x16ED0	0xE0001FFE ;?ICS_Tahoma40x40+980
0x16ED4	0x001FFE03 ;?ICS_Tahoma40x40+984
0x16ED8	0x0FFC01E0 ;?ICS_Tahoma40x40+988
0x16EDC	0xF001F000 ;?ICS_Tahoma40x40+992
0x16EE0	0x00000003 ;?ICS_Tahoma40x40+996
0x16EE4	0x00000000 ;?ICS_Tahoma40x40+1000
0x16EE8	0x00000000 ;?ICS_Tahoma40x40+1004
0x16EEC	0x00000000 ;?ICS_Tahoma40x40+1008
0x16EF0	0x00000000 ;?ICS_Tahoma40x40+1012
0x16EF4	0x00000000 ;?ICS_Tahoma40x40+1016
0x16EF8	0x00000000 ;?ICS_Tahoma40x40+1020
0x16EFC	0x00000000 ;?ICS_Tahoma40x40+1024
0x16F00	0x00000000 ;?ICS_Tahoma40x40+1028
0x16F04	0x00000000 ;?ICS_Tahoma40x40+1032
0x16F08	0x00000000 ;?ICS_Tahoma40x40+1036
0x16F0C	0x00000000 ;?ICS_Tahoma40x40+1040
0x16F10	0x00000000 ;?ICS_Tahoma40x40+1044
0x16F14	0x00000000 ;?ICS_Tahoma40x40+1048
0x16F18	0x00000000 ;?ICS_Tahoma40x40+1052
0x16F1C	0x00000000 ;?ICS_Tahoma40x40+1056
0x16F20	0x00000000 ;?ICS_Tahoma40x40+1060
0x16F24	0x00000000 ;?ICS_Tahoma40x40+1064
0x16F28	0x00003FC0 ;?ICS_Tahoma40x40+1068
0x16F2C	0x0000FFF0 ;?ICS_Tahoma40x40+1072
0x16F30	0x0001FFF8 ;?ICS_Tahoma40x40+1076
0x16F34	0x0003FFFC ;?ICS_Tahoma40x40+1080
0x16F38	0x0003F9FC ;?ICS_Tahoma40x40+1084
0x16F3C	0x0003F0FC ;?ICS_Tahoma40x40+1088
0x16F40	0x0003F0FC ;?ICS_Tahoma40x40+1092
0x16F44	0x0001F1FC ;?ICS_Tahoma40x40+1096
0x16F48	0x0001FBF8 ;?ICS_Tahoma40x40+1100
0x16F4C	0x0000FFF0 ;?ICS_Tahoma40x40+1104
0x16F50	0x007C3FE0 ;?ICS_Tahoma40x40+1108
0x16F54	0x007C1FF0 ;?ICS_Tahoma40x40+1112
0x16F58	0x007C3FF8 ;?ICS_Tahoma40x40+1116
0x16F5C	0x007CFFFC ;?ICS_Tahoma40x40+1120
0x16F60	0x007DFE7E ;?ICS_Tahoma40x40+1124
0x16F64	0x003FFC7E ;?ICS_Tahoma40x40+1128
0x16F68	0x003FF07E ;?ICS_Tahoma40x40+1132
0x16F6C	0x003FE07E ;?ICS_Tahoma40x40+1136
0x16F70	0x001FC0FE ;?ICS_Tahoma40x40+1140
0x16F74	0x003FC1FE ;?ICS_Tahoma40x40+1144
0x16F78	0x007FFFFC ;?ICS_Tahoma40x40+1148
0x16F7C	0x01FFFFF8 ;?ICS_Tahoma40x40+1152
0x16F80	0x03FDFFF0 ;?ICS_Tahoma40x40+1156
0x16F84	0x07F83FC0 ;?ICS_Tahoma40x40+1160
0x16F88	0x00000000 ;?ICS_Tahoma40x40+1164
0x16F8C	0x00000000 ;?ICS_Tahoma40x40+1168
0x16F90	0x00000000 ;?ICS_Tahoma40x40+1172
0x16F94	0x00000000 ;?ICS_Tahoma40x40+1176
0x16F98	0x00000000 ;?ICS_Tahoma40x40+1180
0x16F9C	0x00000000 ;?ICS_Tahoma40x40+1184
0x16FA0	0x00000000 ;?ICS_Tahoma40x40+1188
0x16FA4	0x00000000 ;?ICS_Tahoma40x40+1192
0x16FA8	0x00000000 ;?ICS_Tahoma40x40+1196
0x16FAC	0x7C7C7C7C ;?ICS_Tahoma40x40+1200
0x16FB0	0x3838387C ;?ICS_Tahoma40x40+1204
0x16FB4	0x00000038 ;?ICS_Tahoma40x40+1208
0x16FB8	0x00000000 ;?ICS_Tahoma40x40+1212
0x16FBC	0x00000000 ;?ICS_Tahoma40x40+1216
0x16FC0	0x00000000 ;?ICS_Tahoma40x40+1220
0x16FC4	0x00000000 ;?ICS_Tahoma40x40+1224
0x16FC8	0x00000000 ;?ICS_Tahoma40x40+1228
0x16FCC	0x00000000 ;?ICS_Tahoma40x40+1232
0x16FD0	0x00000000 ;?ICS_Tahoma40x40+1236
0x16FD4	0x00000000 ;?ICS_Tahoma40x40+1240
0x16FD8	0x00000000 ;?ICS_Tahoma40x40+1244
0x16FDC	0x1F803F00 ;?ICS_Tahoma40x40+1248
0x16FE0	0x07E00FC0 ;?ICS_Tahoma40x40+1252
0x16FE4	0x03F003E0 ;?ICS_Tahoma40x40+1256
0x16FE8	0x01F801F0 ;?ICS_Tahoma40x40+1260
0x16FEC	0x00F800F8 ;?ICS_Tahoma40x40+1264
0x16FF0	0x007C00F8 ;?ICS_Tahoma40x40+1268
0x16FF4	0x007C007C ;?ICS_Tahoma40x40+1272
0x16FF8	0x007C007C ;?ICS_Tahoma40x40+1276
0x16FFC	0x007C007C ;?ICS_Tahoma40x40+1280
0x17000	0x007C007C ;?ICS_Tahoma40x40+1284
0x17004	0x00F8007C ;?ICS_Tahoma40x40+1288
0x17008	0x00F800F8 ;?ICS_Tahoma40x40+1292
0x1700C	0x01F001F8 ;?ICS_Tahoma40x40+1296
0x17010	0x07E003F0 ;?ICS_Tahoma40x40+1300
0x17014	0x0FC007E0 ;?ICS_Tahoma40x40+1304
0x17018	0x3F001F80 ;?ICS_Tahoma40x40+1308
0x1701C	0x00000000 ;?ICS_Tahoma40x40+1312
0x17020	0x00000000 ;?ICS_Tahoma40x40+1316
0x17024	0x00000000 ;?ICS_Tahoma40x40+1320
0x17028	0x00000000 ;?ICS_Tahoma40x40+1324
0x1702C	0x00FC007E ;?ICS_Tahoma40x40+1328
0x17030	0x03F001F8 ;?ICS_Tahoma40x40+1332
0x17034	0x07E003E0 ;?ICS_Tahoma40x40+1336
0x17038	0x0FC007C0 ;?ICS_Tahoma40x40+1340
0x1703C	0x0F800F80 ;?ICS_Tahoma40x40+1344
0x17040	0x1F000F80 ;?ICS_Tahoma40x40+1348
0x17044	0x1F001F00 ;?ICS_Tahoma40x40+1352
0x17048	0x1F001F00 ;?ICS_Tahoma40x40+1356
0x1704C	0x1F001F00 ;?ICS_Tahoma40x40+1360
0x17050	0x1F001F00 ;?ICS_Tahoma40x40+1364
0x17054	0x0F801F00 ;?ICS_Tahoma40x40+1368
0x17058	0x0F800F80 ;?ICS_Tahoma40x40+1372
0x1705C	0x07C00FC0 ;?ICS_Tahoma40x40+1376
0x17060	0x03E007E0 ;?ICS_Tahoma40x40+1380
0x17064	0x01F803F0 ;?ICS_Tahoma40x40+1384
0x17068	0x007E00FC ;?ICS_Tahoma40x40+1388
0x1706C	0x00000000 ;?ICS_Tahoma40x40+1392
0x17070	0x00000000 ;?ICS_Tahoma40x40+1396
0x17074	0x00000000 ;?ICS_Tahoma40x40+1400
0x17078	0x00000000 ;?ICS_Tahoma40x40+1404
0x1707C	0x00000000 ;?ICS_Tahoma40x40+1408
0x17080	0x00000000 ;?ICS_Tahoma40x40+1412
0x17084	0x00000E00 ;?ICS_Tahoma40x40+1416
0x17088	0x0E10000E ;?ICS_Tahoma40x40+1420
0x1708C	0x018E3001 ;?ICS_Tahoma40x40+1424
0x17090	0xF003EEF8 ;?ICS_Tahoma40x40+1428
0x17094	0x7FC001FF ;?ICS_Tahoma40x40+1432
0x17098	0x003F8000 ;?ICS_Tahoma40x40+1436
0x1709C	0xC0003F80 ;?ICS_Tahoma40x40+1440
0x170A0	0xFFF0007F ;?ICS_Tahoma40x40+1444
0x170A4	0x03EEF801 ;?ICS_Tahoma40x40+1448
0x170A8	0x10018E30 ;?ICS_Tahoma40x40+1452
0x170AC	0x0E00010E ;?ICS_Tahoma40x40+1456
0x170B0	0x000E0000 ;?ICS_Tahoma40x40+1460
0x170B4	0x00000000 ;?ICS_Tahoma40x40+1464
0x170B8	0x00000000 ;?ICS_Tahoma40x40+1468
0x170BC	0x00000000 ;?ICS_Tahoma40x40+1472
0x170C0	0x00000000 ;?ICS_Tahoma40x40+1476
0x170C4	0x00000000 ;?ICS_Tahoma40x40+1480
0x170C8	0x00000000 ;?ICS_Tahoma40x40+1484
0x170CC	0x00000000 ;?ICS_Tahoma40x40+1488
0x170D0	0x00000000 ;?ICS_Tahoma40x40+1492
0x170D4	0x00000000 ;?ICS_Tahoma40x40+1496
0x170D8	0x00000000 ;?ICS_Tahoma40x40+1500
0x170DC	0x00000000 ;?ICS_Tahoma40x40+1504
0x170E0	0x00000000 ;?ICS_Tahoma40x40+1508
0x170E4	0x00000000 ;?ICS_Tahoma40x40+1512
0x170E8	0x00000000 ;?ICS_Tahoma40x40+1516
0x170EC	0x00000000 ;?ICS_Tahoma40x40+1520
0x170F0	0x00000000 ;?ICS_Tahoma40x40+1524
0x170F4	0x00000000 ;?ICS_Tahoma40x40+1528
0x170F8	0x00000000 ;?ICS_Tahoma40x40+1532
0x170FC	0x00000000 ;?ICS_Tahoma40x40+1536
0x17100	0x00000000 ;?ICS_Tahoma40x40+1540
0x17104	0x00000000 ;?ICS_Tahoma40x40+1544
0x17108	0x00007800 ;?ICS_Tahoma40x40+1548
0x1710C	0x78000078 ;?ICS_Tahoma40x40+1552
0x17110	0x00780000 ;?ICS_Tahoma40x40+1556
0x17114	0x00007800 ;?ICS_Tahoma40x40+1560
0x17118	0x78000078 ;?ICS_Tahoma40x40+1564
0x1711C	0x00780000 ;?ICS_Tahoma40x40+1568
0x17120	0xF87FFFF8 ;?ICS_Tahoma40x40+1572
0x17124	0xFFF87FFF ;?ICS_Tahoma40x40+1576
0x17128	0x7FFFF87F ;?ICS_Tahoma40x40+1580
0x1712C	0x00007800 ;?ICS_Tahoma40x40+1584
0x17130	0x78000078 ;?ICS_Tahoma40x40+1588
0x17134	0x00780000 ;?ICS_Tahoma40x40+1592
0x17138	0x00007800 ;?ICS_Tahoma40x40+1596
0x1713C	0x78000078 ;?ICS_Tahoma40x40+1600
0x17140	0x00780000 ;?ICS_Tahoma40x40+1604
0x17144	0x00000000 ;?ICS_Tahoma40x40+1608
0x17148	0x00000000 ;?ICS_Tahoma40x40+1612
0x1714C	0x00000000 ;?ICS_Tahoma40x40+1616
0x17150	0x00000000 ;?ICS_Tahoma40x40+1620
0x17154	0x00000000 ;?ICS_Tahoma40x40+1624
0x17158	0x00000000 ;?ICS_Tahoma40x40+1628
0x1715C	0x00000000 ;?ICS_Tahoma40x40+1632
0x17160	0x00000000 ;?ICS_Tahoma40x40+1636
0x17164	0x00000000 ;?ICS_Tahoma40x40+1640
0x17168	0x00000000 ;?ICS_Tahoma40x40+1644
0x1716C	0x00000000 ;?ICS_Tahoma40x40+1648
0x17170	0x00000000 ;?ICS_Tahoma40x40+1652
0x17174	0x00000000 ;?ICS_Tahoma40x40+1656
0x17178	0x00000000 ;?ICS_Tahoma40x40+1660
0x1717C	0x00000000 ;?ICS_Tahoma40x40+1664
0x17180	0x00000000 ;?ICS_Tahoma40x40+1668
0x17184	0x00000000 ;?ICS_Tahoma40x40+1672
0x17188	0x00000000 ;?ICS_Tahoma40x40+1676
0x1718C	0x00000000 ;?ICS_Tahoma40x40+1680
0x17190	0x01F80000 ;?ICS_Tahoma40x40+1684
0x17194	0x00FC00F8 ;?ICS_Tahoma40x40+1688
0x17198	0x007C007C ;?ICS_Tahoma40x40+1692
0x1719C	0x003E003C ;?ICS_Tahoma40x40+1696
0x171A0	0x001E003E ;?ICS_Tahoma40x40+1700
0x171A4	0x000F001E ;?ICS_Tahoma40x40+1704
0x171A8	0x0000000F ;?ICS_Tahoma40x40+1708
0x171AC	0x00000000 ;?ICS_Tahoma40x40+1712
0x171B0	0x00000000 ;?ICS_Tahoma40x40+1716
0x171B4	0x00000000 ;?ICS_Tahoma40x40+1720
0x171B8	0x00000000 ;?ICS_Tahoma40x40+1724
0x171BC	0x00000000 ;?ICS_Tahoma40x40+1728
0x171C0	0x00000000 ;?ICS_Tahoma40x40+1732
0x171C4	0x00000000 ;?ICS_Tahoma40x40+1736
0x171C8	0x00000000 ;?ICS_Tahoma40x40+1740
0x171CC	0x00000000 ;?ICS_Tahoma40x40+1744
0x171D0	0x00000000 ;?ICS_Tahoma40x40+1748
0x171D4	0x1FFC1FFC ;?ICS_Tahoma40x40+1752
0x171D8	0x1FFC1FFC ;?ICS_Tahoma40x40+1756
0x171DC	0x00000000 ;?ICS_Tahoma40x40+1760
0x171E0	0x00000000 ;?ICS_Tahoma40x40+1764
0x171E4	0x00000000 ;?ICS_Tahoma40x40+1768
0x171E8	0x00000000 ;?ICS_Tahoma40x40+1772
0x171EC	0x00000000 ;?ICS_Tahoma40x40+1776
0x171F0	0x00000000 ;?ICS_Tahoma40x40+1780
0x171F4	0x00000000 ;?ICS_Tahoma40x40+1784
0x171F8	0x00000000 ;?ICS_Tahoma40x40+1788
0x171FC	0x00000000 ;?ICS_Tahoma40x40+1792
0x17200	0x00000000 ;?ICS_Tahoma40x40+1796
0x17204	0x00000000 ;?ICS_Tahoma40x40+1800
0x17208	0x00000000 ;?ICS_Tahoma40x40+1804
0x1720C	0x00000000 ;?ICS_Tahoma40x40+1808
0x17210	0x00000000 ;?ICS_Tahoma40x40+1812
0x17214	0xFC000000 ;?ICS_Tahoma40x40+1816
0x17218	0xFCFCFCFC ;?ICS_Tahoma40x40+1820
0x1721C	0x000000FC ;?ICS_Tahoma40x40+1824
0x17220	0x00000000 ;?ICS_Tahoma40x40+1828
0x17224	0x00000000 ;?ICS_Tahoma40x40+1832
0x17228	0x00000000 ;?ICS_Tahoma40x40+1836
0x1722C	0x00000000 ;?ICS_Tahoma40x40+1840
0x17230	0x00000000 ;?ICS_Tahoma40x40+1844
0x17234	0xF800F000 ;?ICS_Tahoma40x40+1848
0x17238	0x78007800 ;?ICS_Tahoma40x40+1852
0x1723C	0x3C007C00 ;?ICS_Tahoma40x40+1856
0x17240	0x3E003C00 ;?ICS_Tahoma40x40+1860
0x17244	0x1E001E00 ;?ICS_Tahoma40x40+1864
0x17248	0x0F001F00 ;?ICS_Tahoma40x40+1868
0x1724C	0x0F800F00 ;?ICS_Tahoma40x40+1872
0x17250	0x07800780 ;?ICS_Tahoma40x40+1876
0x17254	0x03C007C0 ;?ICS_Tahoma40x40+1880
0x17258	0x03E003C0 ;?ICS_Tahoma40x40+1884
0x1725C	0x01E001E0 ;?ICS_Tahoma40x40+1888
0x17260	0x00F001F0 ;?ICS_Tahoma40x40+1892
0x17264	0x00F800F0 ;?ICS_Tahoma40x40+1896
0x17268	0x00780078 ;?ICS_Tahoma40x40+1900
0x1726C	0x003C007C ;?ICS_Tahoma40x40+1904
0x17270	0x00000000 ;?ICS_Tahoma40x40+1908
0x17274	0x00000000 ;?ICS_Tahoma40x40+1912
0x17278	0x00000000 ;?ICS_Tahoma40x40+1916
0x1727C	0x00000000 ;?ICS_Tahoma40x40+1920
0x17280	0x00000000 ;?ICS_Tahoma40x40+1924
0x17284	0x00000000 ;?ICS_Tahoma40x40+1928
0x17288	0x00000000 ;?ICS_Tahoma40x40+1932
0x1728C	0x80000000 ;?ICS_Tahoma40x40+1936
0x17290	0xFFE0003F ;?ICS_Tahoma40x40+1940
0x17294	0x01FFF000 ;?ICS_Tahoma40x40+1944
0x17298	0xFC03FFF8 ;?ICS_Tahoma40x40+1948
0x1729C	0xE0FC07F1 ;?ICS_Tahoma40x40+1952
0x172A0	0x07E0FC07 ;?ICS_Tahoma40x40+1956
0x172A4	0x7E0FC07E ;?ICS_Tahoma40x40+1960
0x172A8	0xC07E0FC0 ;?ICS_Tahoma40x40+1964
0x172AC	0x0FC07E0F ;?ICS_Tahoma40x40+1968
0x172B0	0x7E0FC07E ;?ICS_Tahoma40x40+1972
0x172B4	0xC07E0FC0 ;?ICS_Tahoma40x40+1976
0x172B8	0x0FC07E0F ;?ICS_Tahoma40x40+1980
0x172BC	0x7E0FC07E ;?ICS_Tahoma40x40+1984
0x172C0	0xE0FC0FC0 ;?ICS_Tahoma40x40+1988
0x172C4	0x07E0FC07 ;?ICS_Tahoma40x40+1992
0x172C8	0xF807F1FC ;?ICS_Tahoma40x40+1996
0x172CC	0xFFF003FF ;?ICS_Tahoma40x40+2000
0x172D0	0x00FFE001 ;?ICS_Tahoma40x40+2004
0x172D4	0x00003F80 ;?ICS_Tahoma40x40+2008
0x172D8	0x00000000 ;?ICS_Tahoma40x40+2012
0x172DC	0x00000000 ;?ICS_Tahoma40x40+2016
0x172E0	0x00000000 ;?ICS_Tahoma40x40+2020
0x172E4	0x00000000 ;?ICS_Tahoma40x40+2024
0x172E8	0x00000000 ;?ICS_Tahoma40x40+2028
0x172EC	0x00000000 ;?ICS_Tahoma40x40+2032
0x172F0	0x00000000 ;?ICS_Tahoma40x40+2036
0x172F4	0x00000000 ;?ICS_Tahoma40x40+2040
0x172F8	0x00000000 ;?ICS_Tahoma40x40+2044
0x172FC	0x00000000 ;?ICS_Tahoma40x40+2048
0x17300	0x00000000 ;?ICS_Tahoma40x40+2052
0x17304	0x00000000 ;?ICS_Tahoma40x40+2056
0x17308	0x3F00003E ;?ICS_Tahoma40x40+2060
0x1730C	0x003F8000 ;?ICS_Tahoma40x40+2064
0x17310	0xF8003FF8 ;?ICS_Tahoma40x40+2068
0x17314	0x3FF8003F ;?ICS_Tahoma40x40+2072
0x17318	0x003FF800 ;?ICS_Tahoma40x40+2076
0x1731C	0x00003F00 ;?ICS_Tahoma40x40+2080
0x17320	0x3F00003F ;?ICS_Tahoma40x40+2084
0x17324	0x003F0000 ;?ICS_Tahoma40x40+2088
0x17328	0x00003F00 ;?ICS_Tahoma40x40+2092
0x1732C	0x3F00003F ;?ICS_Tahoma40x40+2096
0x17330	0x003F0000 ;?ICS_Tahoma40x40+2100
0x17334	0x00003F00 ;?ICS_Tahoma40x40+2104
0x17338	0x3F00003F ;?ICS_Tahoma40x40+2108
0x1733C	0x003F0000 ;?ICS_Tahoma40x40+2112
0x17340	0xF8003F00 ;?ICS_Tahoma40x40+2116
0x17344	0xFFF807FF ;?ICS_Tahoma40x40+2120
0x17348	0x07FFF807 ;?ICS_Tahoma40x40+2124
0x1734C	0x0007FFF8 ;?ICS_Tahoma40x40+2128
0x17350	0x00000000 ;?ICS_Tahoma40x40+2132
0x17354	0x00000000 ;?ICS_Tahoma40x40+2136
0x17358	0x00000000 ;?ICS_Tahoma40x40+2140
0x1735C	0x00000000 ;?ICS_Tahoma40x40+2144
0x17360	0x00000000 ;?ICS_Tahoma40x40+2148
0x17364	0x00000000 ;?ICS_Tahoma40x40+2152
0x17368	0x00000000 ;?ICS_Tahoma40x40+2156
0x1736C	0x00000000 ;?ICS_Tahoma40x40+2160
0x17370	0x00000000 ;?ICS_Tahoma40x40+2164
0x17374	0x00000000 ;?ICS_Tahoma40x40+2168
0x17378	0x00000000 ;?ICS_Tahoma40x40+2172
0x1737C	0xC0000000 ;?ICS_Tahoma40x40+2176
0x17380	0xFFF8003F ;?ICS_Tahoma40x40+2180
0x17384	0x01FFF800 ;?ICS_Tahoma40x40+2184
0x17388	0xF803FFF8 ;?ICS_Tahoma40x40+2188
0x1738C	0xF83807FF ;?ICS_Tahoma40x40+2192
0x17390	0x07E00807 ;?ICS_Tahoma40x40+2196
0x17394	0x0007E000 ;?ICS_Tahoma40x40+2200
0x17398	0xE00007E0 ;?ICS_Tahoma40x40+2204
0x1739C	0x03E00007 ;?ICS_Tahoma40x40+2208
0x173A0	0x0003F000 ;?ICS_Tahoma40x40+2212
0x173A4	0xFC0001F8 ;?ICS_Tahoma40x40+2216
0x173A8	0x00FE0001 ;?ICS_Tahoma40x40+2220
0x173AC	0x80007F00 ;?ICS_Tahoma40x40+2224
0x173B0	0x1FC0003F ;?ICS_Tahoma40x40+2228
0x173B4	0x000FE000 ;?ICS_Tahoma40x40+2232
0x173B8	0xFC0003F8 ;?ICS_Tahoma40x40+2236
0x173BC	0xFFFC0FFF ;?ICS_Tahoma40x40+2240
0x173C0	0x0FFFFC0F ;?ICS_Tahoma40x40+2244
0x173C4	0x000FFFFC ;?ICS_Tahoma40x40+2248
0x173C8	0x00000000 ;?ICS_Tahoma40x40+2252
0x173CC	0x00000000 ;?ICS_Tahoma40x40+2256
0x173D0	0x00000000 ;?ICS_Tahoma40x40+2260
0x173D4	0x00000000 ;?ICS_Tahoma40x40+2264
0x173D8	0x00000000 ;?ICS_Tahoma40x40+2268
0x173DC	0x00000000 ;?ICS_Tahoma40x40+2272
0x173E0	0x00000000 ;?ICS_Tahoma40x40+2276
0x173E4	0x00000000 ;?ICS_Tahoma40x40+2280
0x173E8	0x00000000 ;?ICS_Tahoma40x40+2284
0x173EC	0x00000000 ;?ICS_Tahoma40x40+2288
0x173F0	0x00000000 ;?ICS_Tahoma40x40+2292
0x173F4	0xC0000000 ;?ICS_Tahoma40x40+2296
0x173F8	0xFFF8003F ;?ICS_Tahoma40x40+2300
0x173FC	0x01FFF800 ;?ICS_Tahoma40x40+2304
0x17400	0xF803FFF8 ;?ICS_Tahoma40x40+2308
0x17404	0xF83803FF ;?ICS_Tahoma40x40+2312
0x17408	0x03F00803 ;?ICS_Tahoma40x40+2316
0x1740C	0x0003F000 ;?ICS_Tahoma40x40+2320
0x17410	0xFF8001F8 ;?ICS_Tahoma40x40+2324
0x17414	0x007F8000 ;?ICS_Tahoma40x40+2328
0x17418	0x8000FF80 ;?ICS_Tahoma40x40+2332
0x1741C	0xF00003FF ;?ICS_Tahoma40x40+2336
0x17420	0x07E00003 ;?ICS_Tahoma40x40+2340
0x17424	0x0007E000 ;?ICS_Tahoma40x40+2344
0x17428	0xE00407E0 ;?ICS_Tahoma40x40+2348
0x1742C	0x07F83C07 ;?ICS_Tahoma40x40+2352
0x17430	0xFC03FFFC ;?ICS_Tahoma40x40+2356
0x17434	0xFFFC03FF ;?ICS_Tahoma40x40+2360
0x17438	0x00FFFC01 ;?ICS_Tahoma40x40+2364
0x1743C	0x00003FE0 ;?ICS_Tahoma40x40+2368
0x17440	0x00000000 ;?ICS_Tahoma40x40+2372
0x17444	0x00000000 ;?ICS_Tahoma40x40+2376
0x17448	0x00000000 ;?ICS_Tahoma40x40+2380
0x1744C	0x00000000 ;?ICS_Tahoma40x40+2384
0x17450	0x00000000 ;?ICS_Tahoma40x40+2388
0x17454	0x00000000 ;?ICS_Tahoma40x40+2392
0x17458	0x00000000 ;?ICS_Tahoma40x40+2396
0x1745C	0x00000000 ;?ICS_Tahoma40x40+2400
0x17460	0x00000000 ;?ICS_Tahoma40x40+2404
0x17464	0x00000000 ;?ICS_Tahoma40x40+2408
0x17468	0x00000000 ;?ICS_Tahoma40x40+2412
0x1746C	0x00000000 ;?ICS_Tahoma40x40+2416
0x17470	0xFC0001FC ;?ICS_Tahoma40x40+2420
0x17474	0x01FE0001 ;?ICS_Tahoma40x40+2424
0x17478	0x0001FF00 ;?ICS_Tahoma40x40+2428
0x1747C	0xFF8001FF ;?ICS_Tahoma40x40+2432
0x17480	0x01FFC001 ;?ICS_Tahoma40x40+2436
0x17484	0xE001FBE0 ;?ICS_Tahoma40x40+2440
0x17488	0xF9F001F9 ;?ICS_Tahoma40x40+2444
0x1748C	0x01F8F801 ;?ICS_Tahoma40x40+2448
0x17490	0x7C01F878 ;?ICS_Tahoma40x40+2452
0x17494	0xF83E01F8 ;?ICS_Tahoma40x40+2456
0x17498	0x0FFFFE01 ;?ICS_Tahoma40x40+2460
0x1749C	0xFE0FFFFE ;?ICS_Tahoma40x40+2464
0x174A0	0xFFFE0FFF ;?ICS_Tahoma40x40+2468
0x174A4	0x01F8000F ;?ICS_Tahoma40x40+2472
0x174A8	0x0001F800 ;?ICS_Tahoma40x40+2476
0x174AC	0xF80001F8 ;?ICS_Tahoma40x40+2480
0x174B0	0x01F80001 ;?ICS_Tahoma40x40+2484
0x174B4	0x0001F800 ;?ICS_Tahoma40x40+2488
0x174B8	0x00000000 ;?ICS_Tahoma40x40+2492
0x174BC	0x00000000 ;?ICS_Tahoma40x40+2496
0x174C0	0x00000000 ;?ICS_Tahoma40x40+2500
0x174C4	0x00000000 ;?ICS_Tahoma40x40+2504
0x174C8	0x00000000 ;?ICS_Tahoma40x40+2508
0x174CC	0x00000000 ;?ICS_Tahoma40x40+2512
0x174D0	0x00000000 ;?ICS_Tahoma40x40+2516
0x174D4	0x00000000 ;?ICS_Tahoma40x40+2520
0x174D8	0x00000000 ;?ICS_Tahoma40x40+2524
0x174DC	0x00000000 ;?ICS_Tahoma40x40+2528
0x174E0	0x00000000 ;?ICS_Tahoma40x40+2532
0x174E4	0xF8000000 ;?ICS_Tahoma40x40+2536
0x174E8	0xFFF807FF ;?ICS_Tahoma40x40+2540
0x174EC	0x07FFF807 ;?ICS_Tahoma40x40+2544
0x174F0	0xF807FFF8 ;?ICS_Tahoma40x40+2548
0x174F4	0x01F80001 ;?ICS_Tahoma40x40+2552
0x174F8	0x0001F800 ;?ICS_Tahoma40x40+2556
0x174FC	0xF80001F8 ;?ICS_Tahoma40x40+2560
0x17500	0xFFF8007F ;?ICS_Tahoma40x40+2564
0x17504	0x03FFF801 ;?ICS_Tahoma40x40+2568
0x17508	0x1807FFF8 ;?ICS_Tahoma40x40+2572
0x1750C	0xE0000FF0 ;?ICS_Tahoma40x40+2576
0x17510	0x0FC0000F ;?ICS_Tahoma40x40+2580
0x17514	0x000FC000 ;?ICS_Tahoma40x40+2584
0x17518	0xE00C0FC0 ;?ICS_Tahoma40x40+2588
0x1751C	0x07F03C0F ;?ICS_Tahoma40x40+2592
0x17520	0xFC07FFFC ;?ICS_Tahoma40x40+2596
0x17524	0xFFFC03FF ;?ICS_Tahoma40x40+2600
0x17528	0x00FFFC03 ;?ICS_Tahoma40x40+2604
0x1752C	0x00003FE0 ;?ICS_Tahoma40x40+2608
0x17530	0x00000000 ;?ICS_Tahoma40x40+2612
0x17534	0x00000000 ;?ICS_Tahoma40x40+2616
0x17538	0x00000000 ;?ICS_Tahoma40x40+2620
0x1753C	0x00000000 ;?ICS_Tahoma40x40+2624
0x17540	0x00000000 ;?ICS_Tahoma40x40+2628
0x17544	0x00000000 ;?ICS_Tahoma40x40+2632
0x17548	0x00000000 ;?ICS_Tahoma40x40+2636
0x1754C	0x00000000 ;?ICS_Tahoma40x40+2640
0x17550	0x00000000 ;?ICS_Tahoma40x40+2644
0x17554	0x00000000 ;?ICS_Tahoma40x40+2648
0x17558	0x00000000 ;?ICS_Tahoma40x40+2652
0x1755C	0x00000000 ;?ICS_Tahoma40x40+2656
0x17560	0xFF8003FC ;?ICS_Tahoma40x40+2660
0x17564	0x03FFC003 ;?ICS_Tahoma40x40+2664
0x17568	0xF003FFE0 ;?ICS_Tahoma40x40+2668
0x1756C	0x03F00207 ;?ICS_Tahoma40x40+2672
0x17570	0x0001F800 ;?ICS_Tahoma40x40+2676
0x17574	0xFC0001F8 ;?ICS_Tahoma40x40+2680
0x17578	0xFFFC00FC ;?ICS_Tahoma40x40+2684
0x1757C	0x07FFFC03 ;?ICS_Tahoma40x40+2688
0x17580	0xFC07FFFC ;?ICS_Tahoma40x40+2692
0x17584	0xC0FC0FE0 ;?ICS_Tahoma40x40+2696
0x17588	0x0FC0FC0F ;?ICS_Tahoma40x40+2700
0x1758C	0xFC0FC0FC ;?ICS_Tahoma40x40+2704
0x17590	0xC0FC0FC0 ;?ICS_Tahoma40x40+2708
0x17594	0x0FE1F80F ;?ICS_Tahoma40x40+2712
0x17598	0xF007E3F8 ;?ICS_Tahoma40x40+2716
0x1759C	0xFFE007FF ;?ICS_Tahoma40x40+2720
0x175A0	0x01FFC003 ;?ICS_Tahoma40x40+2724
0x175A4	0x00007F00 ;?ICS_Tahoma40x40+2728
0x175A8	0x00000000 ;?ICS_Tahoma40x40+2732
0x175AC	0x00000000 ;?ICS_Tahoma40x40+2736
0x175B0	0x00000000 ;?ICS_Tahoma40x40+2740
0x175B4	0x00000000 ;?ICS_Tahoma40x40+2744
0x175B8	0x00000000 ;?ICS_Tahoma40x40+2748
0x175BC	0x00000000 ;?ICS_Tahoma40x40+2752
0x175C0	0x00000000 ;?ICS_Tahoma40x40+2756
0x175C4	0x00000000 ;?ICS_Tahoma40x40+2760
0x175C8	0x00000000 ;?ICS_Tahoma40x40+2764
0x175CC	0x00000000 ;?ICS_Tahoma40x40+2768
0x175D0	0x00000000 ;?ICS_Tahoma40x40+2772
0x175D4	0xFC000000 ;?ICS_Tahoma40x40+2776
0x175D8	0xFFFC0FFF ;?ICS_Tahoma40x40+2780
0x175DC	0x0FFFFC0F ;?ICS_Tahoma40x40+2784
0x175E0	0x000FFFFC ;?ICS_Tahoma40x40+2788
0x175E4	0xE0000FE0 ;?ICS_Tahoma40x40+2792
0x175E8	0x07F00007 ;?ICS_Tahoma40x40+2796
0x175EC	0x0003F000 ;?ICS_Tahoma40x40+2800
0x175F0	0xF80003F8 ;?ICS_Tahoma40x40+2804
0x175F4	0x01FC0001 ;?ICS_Tahoma40x40+2808
0x175F8	0x0000FC00 ;?ICS_Tahoma40x40+2812
0x175FC	0x7E0000FE ;?ICS_Tahoma40x40+2816
0x17600	0x007F0000 ;?ICS_Tahoma40x40+2820
0x17604	0x80003F80 ;?ICS_Tahoma40x40+2824
0x17608	0x1FC0003F ;?ICS_Tahoma40x40+2828
0x1760C	0x001FC000 ;?ICS_Tahoma40x40+2832
0x17610	0xE0000FE0 ;?ICS_Tahoma40x40+2836
0x17614	0x07F00007 ;?ICS_Tahoma40x40+2840
0x17618	0x0003F000 ;?ICS_Tahoma40x40+2844
0x1761C	0x000003F8 ;?ICS_Tahoma40x40+2848
0x17620	0x00000000 ;?ICS_Tahoma40x40+2852
0x17624	0x00000000 ;?ICS_Tahoma40x40+2856
0x17628	0x00000000 ;?ICS_Tahoma40x40+2860
0x1762C	0x00000000 ;?ICS_Tahoma40x40+2864
0x17630	0x00000000 ;?ICS_Tahoma40x40+2868
0x17634	0x00000000 ;?ICS_Tahoma40x40+2872
0x17638	0x00000000 ;?ICS_Tahoma40x40+2876
0x1763C	0x00000000 ;?ICS_Tahoma40x40+2880
0x17640	0x00000000 ;?ICS_Tahoma40x40+2884
0x17644	0x00000000 ;?ICS_Tahoma40x40+2888
0x17648	0x00000000 ;?ICS_Tahoma40x40+2892
0x1764C	0x80000000 ;?ICS_Tahoma40x40+2896
0x17650	0xFFE0003F ;?ICS_Tahoma40x40+2900
0x17654	0x03FFF801 ;?ICS_Tahoma40x40+2904
0x17658	0xFC03FFF8 ;?ICS_Tahoma40x40+2908
0x1765C	0xE0FC07F1 ;?ICS_Tahoma40x40+2912
0x17660	0x07E0FC07 ;?ICS_Tahoma40x40+2916
0x17664	0xFC07E0FC ;?ICS_Tahoma40x40+2920
0x17668	0xFFF803E1 ;?ICS_Tahoma40x40+2924
0x1766C	0x00FFF001 ;?ICS_Tahoma40x40+2928
0x17670	0xF000FFE0 ;?ICS_Tahoma40x40+2932
0x17674	0xFCF803FF ;?ICS_Tahoma40x40+2936
0x17678	0x07F0FC07 ;?ICS_Tahoma40x40+2940
0x1767C	0x7E0FE07E ;?ICS_Tahoma40x40+2944
0x17680	0xC07E0FC0 ;?ICS_Tahoma40x40+2948
0x17684	0x0FC0FE0F ;?ICS_Tahoma40x40+2952
0x17688	0xFC0FE1FE ;?ICS_Tahoma40x40+2956
0x1768C	0xFFF807FF ;?ICS_Tahoma40x40+2960
0x17690	0x01FFF003 ;?ICS_Tahoma40x40+2964
0x17694	0x00003FC0 ;?ICS_Tahoma40x40+2968
0x17698	0x00000000 ;?ICS_Tahoma40x40+2972
0x1769C	0x00000000 ;?ICS_Tahoma40x40+2976
0x176A0	0x00000000 ;?ICS_Tahoma40x40+2980
0x176A4	0x00000000 ;?ICS_Tahoma40x40+2984
0x176A8	0x00000000 ;?ICS_Tahoma40x40+2988
0x176AC	0x00000000 ;?ICS_Tahoma40x40+2992
0x176B0	0x00000000 ;?ICS_Tahoma40x40+2996
0x176B4	0x00000000 ;?ICS_Tahoma40x40+3000
0x176B8	0x00000000 ;?ICS_Tahoma40x40+3004
0x176BC	0x00000000 ;?ICS_Tahoma40x40+3008
0x176C0	0x00000000 ;?ICS_Tahoma40x40+3012
0x176C4	0x80000000 ;?ICS_Tahoma40x40+3016
0x176C8	0x7FE0001F ;?ICS_Tahoma40x40+3020
0x176CC	0x00FFF800 ;?ICS_Tahoma40x40+3024
0x176D0	0xFC01FFFC ;?ICS_Tahoma40x40+3028
0x176D4	0xF0FE03F8 ;?ICS_Tahoma40x40+3032
0x176D8	0x07E07E03 ;?ICS_Tahoma40x40+3036
0x176DC	0x7E07E07E ;?ICS_Tahoma40x40+3040
0x176E0	0xE07E07E0 ;?ICS_Tahoma40x40+3044
0x176E4	0x07E07E07 ;?ICS_Tahoma40x40+3048
0x176E8	0xFC07E0FE ;?ICS_Tahoma40x40+3052
0x176EC	0xFFFC07FF ;?ICS_Tahoma40x40+3056
0x176F0	0x07FFF807 ;?ICS_Tahoma40x40+3060
0x176F4	0x0003E7E0 ;?ICS_Tahoma40x40+3064
0x176F8	0xF00003F0 ;?ICS_Tahoma40x40+3068
0x176FC	0x01F80003 ;?ICS_Tahoma40x40+3072
0x17700	0xF801FC08 ;?ICS_Tahoma40x40+3076
0x17704	0x7FF800FF ;?ICS_Tahoma40x40+3080
0x17708	0x003FF800 ;?ICS_Tahoma40x40+3084
0x1770C	0x000007F8 ;?ICS_Tahoma40x40+3088
0x17710	0x00000000 ;?ICS_Tahoma40x40+3092
0x17714	0x00000000 ;?ICS_Tahoma40x40+3096
0x17718	0x00000000 ;?ICS_Tahoma40x40+3100
0x1771C	0x00000000 ;?ICS_Tahoma40x40+3104
0x17720	0x00000000 ;?ICS_Tahoma40x40+3108
0x17724	0x00000000 ;?ICS_Tahoma40x40+3112
0x17728	0x00000000 ;?ICS_Tahoma40x40+3116
0x1772C	0x00000000 ;?ICS_Tahoma40x40+3120
0x17730	0x00000000 ;?ICS_Tahoma40x40+3124
0x17734	0x00000000 ;?ICS_Tahoma40x40+3128
0x17738	0x00000000 ;?ICS_Tahoma40x40+3132
0x1773C	0x00000000 ;?ICS_Tahoma40x40+3136
0x17740	0x01F80000 ;?ICS_Tahoma40x40+3140
0x17744	0x01F801F8 ;?ICS_Tahoma40x40+3144
0x17748	0x01F801F8 ;?ICS_Tahoma40x40+3148
0x1774C	0x000001F8 ;?ICS_Tahoma40x40+3152
0x17750	0x00000000 ;?ICS_Tahoma40x40+3156
0x17754	0x00000000 ;?ICS_Tahoma40x40+3160
0x17758	0x01F80000 ;?ICS_Tahoma40x40+3164
0x1775C	0x01F801F8 ;?ICS_Tahoma40x40+3168
0x17760	0x01F801F8 ;?ICS_Tahoma40x40+3172
0x17764	0x000001F8 ;?ICS_Tahoma40x40+3176
0x17768	0x00000000 ;?ICS_Tahoma40x40+3180
0x1776C	0x00000000 ;?ICS_Tahoma40x40+3184
0x17770	0x00000000 ;?ICS_Tahoma40x40+3188
0x17774	0x00000000 ;?ICS_Tahoma40x40+3192
0x17778	0x00000000 ;?ICS_Tahoma40x40+3196
0x1777C	0x00000000 ;?ICS_Tahoma40x40+3200
0x17780	0x00000000 ;?ICS_Tahoma40x40+3204
0x17784	0x00000000 ;?ICS_Tahoma40x40+3208
0x17788	0x00000000 ;?ICS_Tahoma40x40+3212
0x1778C	0x00000000 ;?ICS_Tahoma40x40+3216
0x17790	0x01F80000 ;?ICS_Tahoma40x40+3220
0x17794	0x01F801F8 ;?ICS_Tahoma40x40+3224
0x17798	0x01F801F8 ;?ICS_Tahoma40x40+3228
0x1779C	0x000001F8 ;?ICS_Tahoma40x40+3232
0x177A0	0x00000000 ;?ICS_Tahoma40x40+3236
0x177A4	0x00000000 ;?ICS_Tahoma40x40+3240
0x177A8	0x03F00000 ;?ICS_Tahoma40x40+3244
0x177AC	0x01F801F0 ;?ICS_Tahoma40x40+3248
0x177B0	0x00F800F8 ;?ICS_Tahoma40x40+3252
0x177B4	0x007C0078 ;?ICS_Tahoma40x40+3256
0x177B8	0x003C007C ;?ICS_Tahoma40x40+3260
0x177BC	0x001E003C ;?ICS_Tahoma40x40+3264
0x177C0	0x0000001E ;?ICS_Tahoma40x40+3268
0x177C4	0x00000000 ;?ICS_Tahoma40x40+3272
0x177C8	0x00000000 ;?ICS_Tahoma40x40+3276
0x177CC	0x00000000 ;?ICS_Tahoma40x40+3280
0x177D0	0x00000000 ;?ICS_Tahoma40x40+3284
0x177D4	0x00000000 ;?ICS_Tahoma40x40+3288
0x177D8	0x00000000 ;?ICS_Tahoma40x40+3292
0x177DC	0x00000000 ;?ICS_Tahoma40x40+3296
0x177E0	0x00000000 ;?ICS_Tahoma40x40+3300
0x177E4	0x00000000 ;?ICS_Tahoma40x40+3304
0x177E8	0x00800000 ;?ICS_Tahoma40x40+3308
0x177EC	0x0000F000 ;?ICS_Tahoma40x40+3312
0x177F0	0xFF0000FC ;?ICS_Tahoma40x40+3316
0x177F4	0x007FE000 ;?ICS_Tahoma40x40+3320
0x177F8	0xFF001FF8 ;?ICS_Tahoma40x40+3324
0x177FC	0x00FFC007 ;?ICS_Tahoma40x40+3328
0x17800	0xF8003FF8 ;?ICS_Tahoma40x40+3332
0x17804	0x01F80007 ;?ICS_Tahoma40x40+3336
0x17808	0x0007F800 ;?ICS_Tahoma40x40+3340
0x1780C	0xC0003FF8 ;?ICS_Tahoma40x40+3344
0x17810	0xFF0000FF ;?ICS_Tahoma40x40+3348
0x17814	0x1FF80007 ;?ICS_Tahoma40x40+3352
0x17818	0x007FE000 ;?ICS_Tahoma40x40+3356
0x1781C	0x0000FF00 ;?ICS_Tahoma40x40+3360
0x17820	0xF00000FC ;?ICS_Tahoma40x40+3364
0x17824	0x00800000 ;?ICS_Tahoma40x40+3368
0x17828	0x00000000 ;?ICS_Tahoma40x40+3372
0x1782C	0x00000000 ;?ICS_Tahoma40x40+3376
0x17830	0x00000000 ;?ICS_Tahoma40x40+3380
0x17834	0x00000000 ;?ICS_Tahoma40x40+3384
0x17838	0x00000000 ;?ICS_Tahoma40x40+3388
0x1783C	0x00000000 ;?ICS_Tahoma40x40+3392
0x17840	0x00000000 ;?ICS_Tahoma40x40+3396
0x17844	0x00000000 ;?ICS_Tahoma40x40+3400
0x17848	0x00000000 ;?ICS_Tahoma40x40+3404
0x1784C	0x00000000 ;?ICS_Tahoma40x40+3408
0x17850	0x00000000 ;?ICS_Tahoma40x40+3412
0x17854	0x00000000 ;?ICS_Tahoma40x40+3416
0x17858	0x00000000 ;?ICS_Tahoma40x40+3420
0x1785C	0x00000000 ;?ICS_Tahoma40x40+3424
0x17860	0x00000000 ;?ICS_Tahoma40x40+3428
0x17864	0x00000000 ;?ICS_Tahoma40x40+3432
0x17868	0x00000000 ;?ICS_Tahoma40x40+3436
0x1786C	0xF0FFFFF0 ;?ICS_Tahoma40x40+3440
0x17870	0xFFF0FFFF ;?ICS_Tahoma40x40+3444
0x17874	0xFFFFF0FF ;?ICS_Tahoma40x40+3448
0x17878	0x00000000 ;?ICS_Tahoma40x40+3452
0x1787C	0x00000000 ;?ICS_Tahoma40x40+3456
0x17880	0x00000000 ;?ICS_Tahoma40x40+3460
0x17884	0xF0FFFFF0 ;?ICS_Tahoma40x40+3464
0x17888	0xFFF0FFFF ;?ICS_Tahoma40x40+3468
0x1788C	0xFFFFF0FF ;?ICS_Tahoma40x40+3472
0x17890	0x00000000 ;?ICS_Tahoma40x40+3476
0x17894	0x00000000 ;?ICS_Tahoma40x40+3480
0x17898	0x00000000 ;?ICS_Tahoma40x40+3484
0x1789C	0x00000000 ;?ICS_Tahoma40x40+3488
0x178A0	0x00000000 ;?ICS_Tahoma40x40+3492
0x178A4	0x00000000 ;?ICS_Tahoma40x40+3496
0x178A8	0x00000000 ;?ICS_Tahoma40x40+3500
0x178AC	0x00000000 ;?ICS_Tahoma40x40+3504
0x178B0	0x00000000 ;?ICS_Tahoma40x40+3508
0x178B4	0x00000000 ;?ICS_Tahoma40x40+3512
0x178B8	0x00000000 ;?ICS_Tahoma40x40+3516
0x178BC	0x00000000 ;?ICS_Tahoma40x40+3520
0x178C0	0x00000000 ;?ICS_Tahoma40x40+3524
0x178C4	0x00000000 ;?ICS_Tahoma40x40+3528
0x178C8	0x00000000 ;?ICS_Tahoma40x40+3532
0x178CC	0x00000000 ;?ICS_Tahoma40x40+3536
0x178D0	0x00000000 ;?ICS_Tahoma40x40+3540
0x178D4	0x00000000 ;?ICS_Tahoma40x40+3544
0x178D8	0x78000008 ;?ICS_Tahoma40x40+3548
0x178DC	0x01F80000 ;?ICS_Tahoma40x40+3552
0x178E0	0x0007F800 ;?ICS_Tahoma40x40+3556
0x178E4	0xC0003FF0 ;?ICS_Tahoma40x40+3560
0x178E8	0xFF0000FF ;?ICS_Tahoma40x40+3564
0x178EC	0x1FF80007 ;?ICS_Tahoma40x40+3568
0x178F0	0x00FFE000 ;?ICS_Tahoma40x40+3572
0x178F4	0x0000FF00 ;?ICS_Tahoma40x40+3576
0x178F8	0xFF0000FC ;?ICS_Tahoma40x40+3580
0x178FC	0x00FFE000 ;?ICS_Tahoma40x40+3584
0x17900	0xFF001FF8 ;?ICS_Tahoma40x40+3588
0x17904	0x00FFC007 ;?ICS_Tahoma40x40+3592
0x17908	0xF8003FF0 ;?ICS_Tahoma40x40+3596
0x1790C	0x01F80007 ;?ICS_Tahoma40x40+3600
0x17910	0x00007800 ;?ICS_Tahoma40x40+3604
0x17914	0x00000008 ;?ICS_Tahoma40x40+3608
0x17918	0x00000000 ;?ICS_Tahoma40x40+3612
0x1791C	0x00000000 ;?ICS_Tahoma40x40+3616
0x17920	0x00000000 ;?ICS_Tahoma40x40+3620
0x17924	0x00000000 ;?ICS_Tahoma40x40+3624
0x17928	0x00000000 ;?ICS_Tahoma40x40+3628
0x1792C	0x00000000 ;?ICS_Tahoma40x40+3632
0x17930	0x00000000 ;?ICS_Tahoma40x40+3636
0x17934	0x00000000 ;?ICS_Tahoma40x40+3640
0x17938	0x00000000 ;?ICS_Tahoma40x40+3644
0x1793C	0x00000000 ;?ICS_Tahoma40x40+3648
0x17940	0x00000000 ;?ICS_Tahoma40x40+3652
0x17944	0xE0000000 ;?ICS_Tahoma40x40+3656
0x17948	0x7FFC001F ;?ICS_Tahoma40x40+3660
0x1794C	0x01FFFC00 ;?ICS_Tahoma40x40+3664
0x17950	0x1C01FFFC ;?ICS_Tahoma40x40+3668
0x17954	0xF00403FC ;?ICS_Tahoma40x40+3672
0x17958	0x03F00003 ;?ICS_Tahoma40x40+3676
0x1795C	0x0003F000 ;?ICS_Tahoma40x40+3680
0x17960	0xF80003F0 ;?ICS_Tahoma40x40+3684
0x17964	0x01FC0001 ;?ICS_Tahoma40x40+3688
0x17968	0xC000FE00 ;?ICS_Tahoma40x40+3692
0x1796C	0x1FC0007F ;?ICS_Tahoma40x40+3696
0x17970	0x0007C000 ;?ICS_Tahoma40x40+3700
0x17974	0xC00007C0 ;?ICS_Tahoma40x40+3704
0x17978	0x07C00007 ;?ICS_Tahoma40x40+3708
0x1797C	0x00000000 ;?ICS_Tahoma40x40+3712
0x17980	0xC0000000 ;?ICS_Tahoma40x40+3716
0x17984	0x0FC0000F ;?ICS_Tahoma40x40+3720
0x17988	0x000FC000 ;?ICS_Tahoma40x40+3724
0x1798C	0x00000FC0 ;?ICS_Tahoma40x40+3728
0x17990	0x00000000 ;?ICS_Tahoma40x40+3732
0x17994	0x00000000 ;?ICS_Tahoma40x40+3736
0x17998	0x00000000 ;?ICS_Tahoma40x40+3740
0x1799C	0x00000000 ;?ICS_Tahoma40x40+3744
0x179A0	0x00000000 ;?ICS_Tahoma40x40+3748
0x179A4	0x00000000 ;?ICS_Tahoma40x40+3752
0x179A8	0x00000000 ;?ICS_Tahoma40x40+3756
0x179AC	0x00000000 ;?ICS_Tahoma40x40+3760
0x179B0	0x00000000 ;?ICS_Tahoma40x40+3764
0x179B4	0x00000000 ;?ICS_Tahoma40x40+3768
0x179B8	0x00000000 ;?ICS_Tahoma40x40+3772
0x179BC	0x00000000 ;?ICS_Tahoma40x40+3776
0x179C0	0x00000000 ;?ICS_Tahoma40x40+3780
0x179C4	0x00000000 ;?ICS_Tahoma40x40+3784
0x179C8	0x0007F000 ;?ICS_Tahoma40x40+3788
0x179CC	0x001FFE00 ;?ICS_Tahoma40x40+3792
0x179D0	0x007FFF00 ;?ICS_Tahoma40x40+3796
0x179D4	0x00FC0FC0 ;?ICS_Tahoma40x40+3800
0x179D8	0x01F003E0 ;?ICS_Tahoma40x40+3804
0x179DC	0x03E001E0 ;?ICS_Tahoma40x40+3808
0x179E0	0x03DEF0F0 ;?ICS_Tahoma40x40+3812
0x179E4	0x079FF8F8 ;?ICS_Tahoma40x40+3816
0x179E8	0x079FFC78 ;?ICS_Tahoma40x40+3820
0x179EC	0x071E1E78 ;?ICS_Tahoma40x40+3824
0x179F0	0x0F1E1E3C ;?ICS_Tahoma40x40+3828
0x179F4	0x0F1E0F3C ;?ICS_Tahoma40x40+3832
0x179F8	0x0F1E0F3C ;?ICS_Tahoma40x40+3836
0x179FC	0x0F1E0F3C ;?ICS_Tahoma40x40+3840
0x17A00	0x0F1E0F3C ;?ICS_Tahoma40x40+3844
0x17A04	0x0F1E0F3C ;?ICS_Tahoma40x40+3848
0x17A08	0x0F1E0F3C ;?ICS_Tahoma40x40+3852
0x17A0C	0x0F1E0F3C ;?ICS_Tahoma40x40+3856
0x17A10	0x079F1E78 ;?ICS_Tahoma40x40+3860
0x17A14	0x07FFFE78 ;?ICS_Tahoma40x40+3864
0x17A18	0x07FFFCF8 ;?ICS_Tahoma40x40+3868
0x17A1C	0x03FCF8F0 ;?ICS_Tahoma40x40+3872
0x17A20	0x000001F0 ;?ICS_Tahoma40x40+3876
0x17A24	0x000003E0 ;?ICS_Tahoma40x40+3880
0x17A28	0x00180FC0 ;?ICS_Tahoma40x40+3884
0x17A2C	0x001FFF80 ;?ICS_Tahoma40x40+3888
0x17A30	0x001FFE00 ;?ICS_Tahoma40x40+3892
0x17A34	0x000FF800 ;?ICS_Tahoma40x40+3896
0x17A38	0x00000000 ;?ICS_Tahoma40x40+3900
0x17A3C	0x00000000 ;?ICS_Tahoma40x40+3904
0x17A40	0x00000000 ;?ICS_Tahoma40x40+3908
0x17A44	0x00000000 ;?ICS_Tahoma40x40+3912
0x17A48	0x00000000 ;?ICS_Tahoma40x40+3916
0x17A4C	0x00000000 ;?ICS_Tahoma40x40+3920
0x17A50	0x00000000 ;?ICS_Tahoma40x40+3924
0x17A54	0x00000000 ;?ICS_Tahoma40x40+3928
0x17A58	0x00000000 ;?ICS_Tahoma40x40+3932
0x17A5C	0x00000000 ;?ICS_Tahoma40x40+3936
0x17A60	0x7F00007F ;?ICS_Tahoma40x40+3940
0x17A64	0x00FF8000 ;?ICS_Tahoma40x40+3944
0x17A68	0x8000FF80 ;?ICS_Tahoma40x40+3948
0x17A6C	0xFFC000FF ;?ICS_Tahoma40x40+3952
0x17A70	0x01FFC001 ;?ICS_Tahoma40x40+3956
0x17A74	0xE001F3C0 ;?ICS_Tahoma40x40+3960
0x17A78	0xF3E003F3 ;?ICS_Tahoma40x40+3964
0x17A7C	0x03F1E003 ;?ICS_Tahoma40x40+3968
0x17A80	0xF007E1F0 ;?ICS_Tahoma40x40+3972
0x17A84	0xE1F007E1 ;?ICS_Tahoma40x40+3976
0x17A88	0x0FC0F807 ;?ICS_Tahoma40x40+3980
0x17A8C	0xF80FFFF8 ;?ICS_Tahoma40x40+3984
0x17A90	0xFFFC0FFF ;?ICS_Tahoma40x40+3988
0x17A94	0x1FFFFC1F ;?ICS_Tahoma40x40+3992
0x17A98	0x3E1F807C ;?ICS_Tahoma40x40+3996
0x17A9C	0x003E3F00 ;?ICS_Tahoma40x40+4000
0x17AA0	0x3F003E3F ;?ICS_Tahoma40x40+4004
0x17AA4	0x007E001F ;?ICS_Tahoma40x40+4008
0x17AA8	0x00000000 ;?ICS_Tahoma40x40+4012
0x17AAC	0x00000000 ;?ICS_Tahoma40x40+4016
0x17AB0	0x00000000 ;?ICS_Tahoma40x40+4020
0x17AB4	0x00000000 ;?ICS_Tahoma40x40+4024
0x17AB8	0x00000000 ;?ICS_Tahoma40x40+4028
0x17ABC	0x00000000 ;?ICS_Tahoma40x40+4032
0x17AC0	0x00000000 ;?ICS_Tahoma40x40+4036
0x17AC4	0x00000000 ;?ICS_Tahoma40x40+4040
0x17AC8	0x00000000 ;?ICS_Tahoma40x40+4044
0x17ACC	0x00000000 ;?ICS_Tahoma40x40+4048
0x17AD0	0x00000000 ;?ICS_Tahoma40x40+4052
0x17AD4	0xFC000000 ;?ICS_Tahoma40x40+4056
0x17AD8	0xFFFC00FF ;?ICS_Tahoma40x40+4060
0x17ADC	0x07FFFC03 ;?ICS_Tahoma40x40+4064
0x17AE0	0xFC0FFFFC ;?ICS_Tahoma40x40+4068
0x17AE4	0xC0FC0FE0 ;?ICS_Tahoma40x40+4072
0x17AE8	0x0FC0FC0F ;?ICS_Tahoma40x40+4076
0x17AEC	0xFC0FC0FC ;?ICS_Tahoma40x40+4080
0x17AF0	0xFFFC07E0 ;?ICS_Tahoma40x40+4084
0x17AF4	0x01FFFC03 ;?ICS_Tahoma40x40+4088
0x17AF8	0xFC0FFFFC ;?ICS_Tahoma40x40+4092
0x17AFC	0xC0FC1FFF ;?ICS_Tahoma40x40+4096
0x17B00	0x3F00FC1F ;?ICS_Tahoma40x40+4100
0x17B04	0xFC3F00FC ;?ICS_Tahoma40x40+4104
0x17B08	0x00FC3F00 ;?ICS_Tahoma40x40+4108
0x17B0C	0x3F80FC3F ;?ICS_Tahoma40x40+4112
0x17B10	0xFC1FC0FC ;?ICS_Tahoma40x40+4116
0x17B14	0xFFFC1FFF ;?ICS_Tahoma40x40+4120
0x17B18	0x07FFFC0F ;?ICS_Tahoma40x40+4124
0x17B1C	0x0000FFFC ;?ICS_Tahoma40x40+4128
0x17B20	0x00000000 ;?ICS_Tahoma40x40+4132
0x17B24	0x00000000 ;?ICS_Tahoma40x40+4136
0x17B28	0x00000000 ;?ICS_Tahoma40x40+4140
0x17B2C	0x00000000 ;?ICS_Tahoma40x40+4144
0x17B30	0x00000000 ;?ICS_Tahoma40x40+4148
0x17B34	0x00000000 ;?ICS_Tahoma40x40+4152
0x17B38	0x00000000 ;?ICS_Tahoma40x40+4156
0x17B3C	0x00000000 ;?ICS_Tahoma40x40+4160
0x17B40	0x00000000 ;?ICS_Tahoma40x40+4164
0x17B44	0x00000000 ;?ICS_Tahoma40x40+4168
0x17B48	0x00000000 ;?ICS_Tahoma40x40+4172
0x17B4C	0x00000000 ;?ICS_Tahoma40x40+4176
0x17B50	0xFFC001FE ;?ICS_Tahoma40x40+4180
0x17B54	0x1FFFE00F ;?ICS_Tahoma40x40+4184
0x17B58	0xF81FFFF0 ;?ICS_Tahoma40x40+4188
0x17B5C	0x07F81FFF ;?ICS_Tahoma40x40+4192
0x17B60	0x1C01FC1F ;?ICS_Tahoma40x40+4196
0x17B64	0xFE1000FC ;?ICS_Tahoma40x40+4200
0x17B68	0x007E0000 ;?ICS_Tahoma40x40+4204
0x17B6C	0x00007E00 ;?ICS_Tahoma40x40+4208
0x17B70	0x7E00007E ;?ICS_Tahoma40x40+4212
0x17B74	0x007E0000 ;?ICS_Tahoma40x40+4216
0x17B78	0x00007E00 ;?ICS_Tahoma40x40+4220
0x17B7C	0xFC0000FE ;?ICS_Tahoma40x40+4224
0x17B80	0x01FC1000 ;?ICS_Tahoma40x40+4228
0x17B84	0x1F07FC1C ;?ICS_Tahoma40x40+4232
0x17B88	0xF01FFFF8 ;?ICS_Tahoma40x40+4236
0x17B8C	0xFFE01FFF ;?ICS_Tahoma40x40+4240
0x17B90	0x0FFFC01F ;?ICS_Tahoma40x40+4244
0x17B94	0x0001FE00 ;?ICS_Tahoma40x40+4248
0x17B98	0x00000000 ;?ICS_Tahoma40x40+4252
0x17B9C	0x00000000 ;?ICS_Tahoma40x40+4256
0x17BA0	0x00000000 ;?ICS_Tahoma40x40+4260
0x17BA4	0x00000000 ;?ICS_Tahoma40x40+4264
0x17BA8	0x00000000 ;?ICS_Tahoma40x40+4268
0x17BAC	0x00000000 ;?ICS_Tahoma40x40+4272
0x17BB0	0x00000000 ;?ICS_Tahoma40x40+4276
0x17BB4	0x00000000 ;?ICS_Tahoma40x40+4280
0x17BB8	0x00000000 ;?ICS_Tahoma40x40+4284
0x17BBC	0x00000000 ;?ICS_Tahoma40x40+4288
0x17BC0	0x00000000 ;?ICS_Tahoma40x40+4292
0x17BC4	0xFC000000 ;?ICS_Tahoma40x40+4296
0x17BC8	0xFFFC007F ;?ICS_Tahoma40x40+4300
0x17BCC	0x0FFFFC03 ;?ICS_Tahoma40x40+4304
0x17BD0	0xFC1FFFFC ;?ICS_Tahoma40x40+4308
0x17BD4	0xC0FC3FFF ;?ICS_Tahoma40x40+4312
0x17BD8	0x7F00FC3F ;?ICS_Tahoma40x40+4316
0x17BDC	0xFC7E00FC ;?ICS_Tahoma40x40+4320
0x17BE0	0x00FCFE00 ;?ICS_Tahoma40x40+4324
0x17BE4	0xFC00FCFC ;?ICS_Tahoma40x40+4328
0x17BE8	0xFCFC00FC ;?ICS_Tahoma40x40+4332
0x17BEC	0x00FCFC00 ;?ICS_Tahoma40x40+4336
0x17BF0	0xFC00FCFC ;?ICS_Tahoma40x40+4340
0x17BF4	0xFCFE00FC ;?ICS_Tahoma40x40+4344
0x17BF8	0x00FC7E00 ;?ICS_Tahoma40x40+4348
0x17BFC	0x3FC0FC7F ;?ICS_Tahoma40x40+4352
0x17C00	0xFC3FFFFC ;?ICS_Tahoma40x40+4356
0x17C04	0xFFFC1FFF ;?ICS_Tahoma40x40+4360
0x17C08	0x03FFFC0F ;?ICS_Tahoma40x40+4364
0x17C0C	0x00007FFC ;?ICS_Tahoma40x40+4368
0x17C10	0x00000000 ;?ICS_Tahoma40x40+4372
0x17C14	0x00000000 ;?ICS_Tahoma40x40+4376
0x17C18	0x00000000 ;?ICS_Tahoma40x40+4380
0x17C1C	0x00000000 ;?ICS_Tahoma40x40+4384
0x17C20	0x00000000 ;?ICS_Tahoma40x40+4388
0x17C24	0x00000000 ;?ICS_Tahoma40x40+4392
0x17C28	0x00000000 ;?ICS_Tahoma40x40+4396
0x17C2C	0x00000000 ;?ICS_Tahoma40x40+4400
0x17C30	0x00000000 ;?ICS_Tahoma40x40+4404
0x17C34	0x00000000 ;?ICS_Tahoma40x40+4408
0x17C38	0x00000000 ;?ICS_Tahoma40x40+4412
0x17C3C	0xFC000000 ;?ICS_Tahoma40x40+4416
0x17C40	0xFFFC03FF ;?ICS_Tahoma40x40+4420
0x17C44	0x03FFFC03 ;?ICS_Tahoma40x40+4424
0x17C48	0xFC03FFFC ;?ICS_Tahoma40x40+4428
0x17C4C	0x00FC03FF ;?ICS_Tahoma40x40+4432
0x17C50	0x0000FC00 ;?ICS_Tahoma40x40+4436
0x17C54	0xFC0000FC ;?ICS_Tahoma40x40+4440
0x17C58	0xFFFC0000 ;?ICS_Tahoma40x40+4444
0x17C5C	0x01FFFC01 ;?ICS_Tahoma40x40+4448
0x17C60	0xFC01FFFC ;?ICS_Tahoma40x40+4452
0x17C64	0xFFFC01FF ;?ICS_Tahoma40x40+4456
0x17C68	0x0000FC01 ;?ICS_Tahoma40x40+4460
0x17C6C	0xFC0000FC ;?ICS_Tahoma40x40+4464
0x17C70	0x00FC0000 ;?ICS_Tahoma40x40+4468
0x17C74	0x0000FC00 ;?ICS_Tahoma40x40+4472
0x17C78	0xFC03FFFC ;?ICS_Tahoma40x40+4476
0x17C7C	0xFFFC03FF ;?ICS_Tahoma40x40+4480
0x17C80	0x03FFFC03 ;?ICS_Tahoma40x40+4484
0x17C84	0x0003FFFC ;?ICS_Tahoma40x40+4488
0x17C88	0x00000000 ;?ICS_Tahoma40x40+4492
0x17C8C	0x00000000 ;?ICS_Tahoma40x40+4496
0x17C90	0x00000000 ;?ICS_Tahoma40x40+4500
0x17C94	0x00000000 ;?ICS_Tahoma40x40+4504
0x17C98	0x00000000 ;?ICS_Tahoma40x40+4508
0x17C9C	0x00000000 ;?ICS_Tahoma40x40+4512
0x17CA0	0x00000000 ;?ICS_Tahoma40x40+4516
0x17CA4	0x00000000 ;?ICS_Tahoma40x40+4520
0x17CA8	0x00000000 ;?ICS_Tahoma40x40+4524
0x17CAC	0x00000000 ;?ICS_Tahoma40x40+4528
0x17CB0	0x00000000 ;?ICS_Tahoma40x40+4532
0x17CB4	0xFC000000 ;?ICS_Tahoma40x40+4536
0x17CB8	0xFFFC03FF ;?ICS_Tahoma40x40+4540
0x17CBC	0x03FFFC03 ;?ICS_Tahoma40x40+4544
0x17CC0	0xFC03FFFC ;?ICS_Tahoma40x40+4548
0x17CC4	0x00FC03FF ;?ICS_Tahoma40x40+4552
0x17CC8	0x0000FC00 ;?ICS_Tahoma40x40+4556
0x17CCC	0xFC0000FC ;?ICS_Tahoma40x40+4560
0x17CD0	0xFFFC0000 ;?ICS_Tahoma40x40+4564
0x17CD4	0x01FFFC01 ;?ICS_Tahoma40x40+4568
0x17CD8	0xFC01FFFC ;?ICS_Tahoma40x40+4572
0x17CDC	0xFFFC01FF ;?ICS_Tahoma40x40+4576
0x17CE0	0x0000FC01 ;?ICS_Tahoma40x40+4580
0x17CE4	0xFC0000FC ;?ICS_Tahoma40x40+4584
0x17CE8	0x00FC0000 ;?ICS_Tahoma40x40+4588
0x17CEC	0x0000FC00 ;?ICS_Tahoma40x40+4592
0x17CF0	0xFC0000FC ;?ICS_Tahoma40x40+4596
0x17CF4	0x00FC0000 ;?ICS_Tahoma40x40+4600
0x17CF8	0x0000FC00 ;?ICS_Tahoma40x40+4604
0x17CFC	0x000000FC ;?ICS_Tahoma40x40+4608
0x17D00	0x00000000 ;?ICS_Tahoma40x40+4612
0x17D04	0x00000000 ;?ICS_Tahoma40x40+4616
0x17D08	0x00000000 ;?ICS_Tahoma40x40+4620
0x17D0C	0x00000000 ;?ICS_Tahoma40x40+4624
0x17D10	0x00000000 ;?ICS_Tahoma40x40+4628
0x17D14	0x00000000 ;?ICS_Tahoma40x40+4632
0x17D18	0x00000000 ;?ICS_Tahoma40x40+4636
0x17D1C	0x00000000 ;?ICS_Tahoma40x40+4640
0x17D20	0x00000000 ;?ICS_Tahoma40x40+4644
0x17D24	0x00000000 ;?ICS_Tahoma40x40+4648
0x17D28	0x00000000 ;?ICS_Tahoma40x40+4652
0x17D2C	0x00000000 ;?ICS_Tahoma40x40+4656
0x17D30	0xFF8007FC ;?ICS_Tahoma40x40+4660
0x17D34	0x7FFFE01F ;?ICS_Tahoma40x40+4664
0x17D38	0xF87FFFF0 ;?ICS_Tahoma40x40+4668
0x17D3C	0x07F87FFF ;?ICS_Tahoma40x40+4672
0x17D40	0x7003FC7C ;?ICS_Tahoma40x40+4676
0x17D44	0xFE4001FC ;?ICS_Tahoma40x40+4680
0x17D48	0x007E0000 ;?ICS_Tahoma40x40+4684
0x17D4C	0x00007E00 ;?ICS_Tahoma40x40+4688
0x17D50	0x7E7FF07E ;?ICS_Tahoma40x40+4692
0x17D54	0xF07E7FF0 ;?ICS_Tahoma40x40+4696
0x17D58	0x7FF07E7F ;?ICS_Tahoma40x40+4700
0x17D5C	0xFC7FF07E ;?ICS_Tahoma40x40+4704
0x17D60	0x01FC7E00 ;?ICS_Tahoma40x40+4708
0x17D64	0x7E03F87E ;?ICS_Tahoma40x40+4712
0x17D68	0xF07E0FF8 ;?ICS_Tahoma40x40+4716
0x17D6C	0xFFE07FFF ;?ICS_Tahoma40x40+4720
0x17D70	0x3FFF807F ;?ICS_Tahoma40x40+4724
0x17D74	0x0003FE00 ;?ICS_Tahoma40x40+4728
0x17D78	0x00000000 ;?ICS_Tahoma40x40+4732
0x17D7C	0x00000000 ;?ICS_Tahoma40x40+4736
0x17D80	0x00000000 ;?ICS_Tahoma40x40+4740
0x17D84	0x00000000 ;?ICS_Tahoma40x40+4744
0x17D88	0x00000000 ;?ICS_Tahoma40x40+4748
0x17D8C	0x00000000 ;?ICS_Tahoma40x40+4752
0x17D90	0x00000000 ;?ICS_Tahoma40x40+4756
0x17D94	0x00000000 ;?ICS_Tahoma40x40+4760
0x17D98	0x00000000 ;?ICS_Tahoma40x40+4764
0x17D9C	0x00000000 ;?ICS_Tahoma40x40+4768
0x17DA0	0x00000000 ;?ICS_Tahoma40x40+4772
0x17DA4	0xFC000000 ;?ICS_Tahoma40x40+4776
0x17DA8	0x00FC7E00 ;?ICS_Tahoma40x40+4780
0x17DAC	0x7E00FC7E ;?ICS_Tahoma40x40+4784
0x17DB0	0xFC7E00FC ;?ICS_Tahoma40x40+4788
0x17DB4	0x00FC7E00 ;?ICS_Tahoma40x40+4792
0x17DB8	0x7E00FC7E ;?ICS_Tahoma40x40+4796
0x17DBC	0xFC7E00FC ;?ICS_Tahoma40x40+4800
0x17DC0	0xFFFC7E00 ;?ICS_Tahoma40x40+4804
0x17DC4	0x7FFFFC7F ;?ICS_Tahoma40x40+4808
0x17DC8	0xFC7FFFFC ;?ICS_Tahoma40x40+4812
0x17DCC	0xFFFC7FFF ;?ICS_Tahoma40x40+4816
0x17DD0	0x7E00FC7F ;?ICS_Tahoma40x40+4820
0x17DD4	0xFC7E00FC ;?ICS_Tahoma40x40+4824
0x17DD8	0x00FC7E00 ;?ICS_Tahoma40x40+4828
0x17DDC	0x7E00FC7E ;?ICS_Tahoma40x40+4832
0x17DE0	0xFC7E00FC ;?ICS_Tahoma40x40+4836
0x17DE4	0x00FC7E00 ;?ICS_Tahoma40x40+4840
0x17DE8	0x7E00FC7E ;?ICS_Tahoma40x40+4844
0x17DEC	0x007E00FC ;?ICS_Tahoma40x40+4848
0x17DF0	0x00000000 ;?ICS_Tahoma40x40+4852
0x17DF4	0x00000000 ;?ICS_Tahoma40x40+4856
0x17DF8	0x00000000 ;?ICS_Tahoma40x40+4860
0x17DFC	0x00000000 ;?ICS_Tahoma40x40+4864
0x17E00	0x00000000 ;?ICS_Tahoma40x40+4868
0x17E04	0x00000000 ;?ICS_Tahoma40x40+4872
0x17E08	0x00000000 ;?ICS_Tahoma40x40+4876
0x17E0C	0x00000000 ;?ICS_Tahoma40x40+4880
0x17E10	0x00000000 ;?ICS_Tahoma40x40+4884
0x17E14	0x3FFC0000 ;?ICS_Tahoma40x40+4888
0x17E18	0x3FFC3FFC ;?ICS_Tahoma40x40+4892
0x17E1C	0x07E03FFC ;?ICS_Tahoma40x40+4896
0x17E20	0x07E007E0 ;?ICS_Tahoma40x40+4900
0x17E24	0x07E007E0 ;?ICS_Tahoma40x40+4904
0x17E28	0x07E007E0 ;?ICS_Tahoma40x40+4908
0x17E2C	0x07E007E0 ;?ICS_Tahoma40x40+4912
0x17E30	0x07E007E0 ;?ICS_Tahoma40x40+4916
0x17E34	0x07E007E0 ;?ICS_Tahoma40x40+4920
0x17E38	0x07E007E0 ;?ICS_Tahoma40x40+4924
0x17E3C	0x3FFC07E0 ;?ICS_Tahoma40x40+4928
0x17E40	0x3FFC3FFC ;?ICS_Tahoma40x40+4932
0x17E44	0x00003FFC ;?ICS_Tahoma40x40+4936
0x17E48	0x00000000 ;?ICS_Tahoma40x40+4940
0x17E4C	0x00000000 ;?ICS_Tahoma40x40+4944
0x17E50	0x00000000 ;?ICS_Tahoma40x40+4948
0x17E54	0x00000000 ;?ICS_Tahoma40x40+4952
0x17E58	0x00000000 ;?ICS_Tahoma40x40+4956
0x17E5C	0x00000000 ;?ICS_Tahoma40x40+4960
0x17E60	0x00000000 ;?ICS_Tahoma40x40+4964
0x17E64	0x7FF80000 ;?ICS_Tahoma40x40+4968
0x17E68	0x7FF87FF8 ;?ICS_Tahoma40x40+4972
0x17E6C	0x7E007FF8 ;?ICS_Tahoma40x40+4976
0x17E70	0x7E007E00 ;?ICS_Tahoma40x40+4980
0x17E74	0x7E007E00 ;?ICS_Tahoma40x40+4984
0x17E78	0x7E007E00 ;?ICS_Tahoma40x40+4988
0x17E7C	0x7E007E00 ;?ICS_Tahoma40x40+4992
0x17E80	0x7E007E00 ;?ICS_Tahoma40x40+4996
0x17E84	0x7E007E00 ;?ICS_Tahoma40x40+5000
0x17E88	0x7F837F00 ;?ICS_Tahoma40x40+5004
0x17E8C	0x3FFF3FFF ;?ICS_Tahoma40x40+5008
0x17E90	0x0FFF1FFF ;?ICS_Tahoma40x40+5012
0x17E94	0x000003FF ;?ICS_Tahoma40x40+5016
0x17E98	0x00000000 ;?ICS_Tahoma40x40+5020
0x17E9C	0x00000000 ;?ICS_Tahoma40x40+5024
0x17EA0	0x00000000 ;?ICS_Tahoma40x40+5028
0x17EA4	0x00000000 ;?ICS_Tahoma40x40+5032
0x17EA8	0x00000000 ;?ICS_Tahoma40x40+5036
0x17EAC	0x00000000 ;?ICS_Tahoma40x40+5040
0x17EB0	0x00000000 ;?ICS_Tahoma40x40+5044
0x17EB4	0x00000000 ;?ICS_Tahoma40x40+5048
0x17EB8	0x00000000 ;?ICS_Tahoma40x40+5052
0x17EBC	0xFC000000 ;?ICS_Tahoma40x40+5056
0x17EC0	0x80FCFF00 ;?ICS_Tahoma40x40+5060
0x17EC4	0x3FC0FC7F ;?ICS_Tahoma40x40+5064
0x17EC8	0xFC1FE0FC ;?ICS_Tahoma40x40+5068
0x17ECC	0xF0FC0FE0 ;?ICS_Tahoma40x40+5072
0x17ED0	0x07F8FC07 ;?ICS_Tahoma40x40+5076
0x17ED4	0xFC03FCFC ;?ICS_Tahoma40x40+5080
0x17ED8	0xFEFC01FE ;?ICS_Tahoma40x40+5084
0x17EDC	0x007FFC00 ;?ICS_Tahoma40x40+5088
0x17EE0	0xFC007FFC ;?ICS_Tahoma40x40+5092
0x17EE4	0xFFFC00FF ;?ICS_Tahoma40x40+5096
0x17EE8	0x01FDFC00 ;?ICS_Tahoma40x40+5100
0x17EEC	0xFC03F8FC ;?ICS_Tahoma40x40+5104
0x17EF0	0xF0FC07F8 ;?ICS_Tahoma40x40+5108
0x17EF4	0x0FE0FC07 ;?ICS_Tahoma40x40+5112
0x17EF8	0xFC1FE0FC ;?ICS_Tahoma40x40+5116
0x17EFC	0x80FC1FC0 ;?ICS_Tahoma40x40+5120
0x17F00	0x7F00FC3F ;?ICS_Tahoma40x40+5124
0x17F04	0x00FF00FC ;?ICS_Tahoma40x40+5128
0x17F08	0x00000000 ;?ICS_Tahoma40x40+5132
0x17F0C	0x00000000 ;?ICS_Tahoma40x40+5136
0x17F10	0x00000000 ;?ICS_Tahoma40x40+5140
0x17F14	0x00000000 ;?ICS_Tahoma40x40+5144
0x17F18	0x00000000 ;?ICS_Tahoma40x40+5148
0x17F1C	0x00000000 ;?ICS_Tahoma40x40+5152
0x17F20	0x00000000 ;?ICS_Tahoma40x40+5156
0x17F24	0x00000000 ;?ICS_Tahoma40x40+5160
0x17F28	0x00000000 ;?ICS_Tahoma40x40+5164
0x17F2C	0x00000000 ;?ICS_Tahoma40x40+5168
0x17F30	0x00000000 ;?ICS_Tahoma40x40+5172
0x17F34	0xFC000000 ;?ICS_Tahoma40x40+5176
0x17F38	0x00FC0000 ;?ICS_Tahoma40x40+5180
0x17F3C	0x0000FC00 ;?ICS_Tahoma40x40+5184
0x17F40	0xFC0000FC ;?ICS_Tahoma40x40+5188
0x17F44	0x00FC0000 ;?ICS_Tahoma40x40+5192
0x17F48	0x0000FC00 ;?ICS_Tahoma40x40+5196
0x17F4C	0xFC0000FC ;?ICS_Tahoma40x40+5200
0x17F50	0x00FC0000 ;?ICS_Tahoma40x40+5204
0x17F54	0x0000FC00 ;?ICS_Tahoma40x40+5208
0x17F58	0xFC0000FC ;?ICS_Tahoma40x40+5212
0x17F5C	0x00FC0000 ;?ICS_Tahoma40x40+5216
0x17F60	0x0000FC00 ;?ICS_Tahoma40x40+5220
0x17F64	0xFC0000FC ;?ICS_Tahoma40x40+5224
0x17F68	0x00FC0000 ;?ICS_Tahoma40x40+5228
0x17F6C	0x0000FC00 ;?ICS_Tahoma40x40+5232
0x17F70	0xFC07FFFC ;?ICS_Tahoma40x40+5236
0x17F74	0xFFFC07FF ;?ICS_Tahoma40x40+5240
0x17F78	0x07FFFC07 ;?ICS_Tahoma40x40+5244
0x17F7C	0x0007FFFC ;?ICS_Tahoma40x40+5248
0x17F80	0x00000000 ;?ICS_Tahoma40x40+5252
0x17F84	0x00000000 ;?ICS_Tahoma40x40+5256
0x17F88	0x00000000 ;?ICS_Tahoma40x40+5260
0x17F8C	0x00000000 ;?ICS_Tahoma40x40+5264
0x17F90	0x00000000 ;?ICS_Tahoma40x40+5268
0x17F94	0x00000000 ;?ICS_Tahoma40x40+5272
0x17F98	0x00000000 ;?ICS_Tahoma40x40+5276
0x17F9C	0x00000000 ;?ICS_Tahoma40x40+5280
0x17FA0	0x00000000 ;?ICS_Tahoma40x40+5284
0x17FA4	0x00000000 ;?ICS_Tahoma40x40+5288
0x17FA8	0x00000000 ;?ICS_Tahoma40x40+5292
0x17FAC	0x00000000 ;?ICS_Tahoma40x40+5296
0x17FB0	0x00000000 ;?ICS_Tahoma40x40+5300
0x17FB4	0x00000000 ;?ICS_Tahoma40x40+5304
0x17FB8	0x07F001FC ;?ICS_Tahoma40x40+5308
0x17FBC	0x07F801FC ;?ICS_Tahoma40x40+5312
0x17FC0	0x07F803FC ;?ICS_Tahoma40x40+5316
0x17FC4	0x07FC03FC ;?ICS_Tahoma40x40+5320
0x17FC8	0x07FC07FC ;?ICS_Tahoma40x40+5324
0x17FCC	0x07FE07FC ;?ICS_Tahoma40x40+5328
0x17FD0	0x07FE0FFC ;?ICS_Tahoma40x40+5332
0x17FD4	0x07FF0FFC ;?ICS_Tahoma40x40+5336
0x17FD8	0x07FF1FFC ;?ICS_Tahoma40x40+5340
0x17FDC	0x07EF9F7C ;?ICS_Tahoma40x40+5344
0x17FE0	0x07EFBF7C ;?ICS_Tahoma40x40+5348
0x17FE4	0x07E7FE7C ;?ICS_Tahoma40x40+5352
0x17FE8	0x07E7FE7C ;?ICS_Tahoma40x40+5356
0x17FEC	0x07E3FC7C ;?ICS_Tahoma40x40+5360
0x17FF0	0x07E3FC7C ;?ICS_Tahoma40x40+5364
0x17FF4	0x07E1F87C ;?ICS_Tahoma40x40+5368
0x17FF8	0x07E1F87C ;?ICS_Tahoma40x40+5372
0x17FFC	0x07E0F07C ;?ICS_Tahoma40x40+5376
0x18000	0x07E0007C ;?ICS_Tahoma40x40+5380
0x18004	0x07E0007C ;?ICS_Tahoma40x40+5384
0x18008	0x07E0007C ;?ICS_Tahoma40x40+5388
0x1800C	0x07E0007C ;?ICS_Tahoma40x40+5392
0x18010	0x07E0007C ;?ICS_Tahoma40x40+5396
0x18014	0x07E0007C ;?ICS_Tahoma40x40+5400
0x18018	0x00000000 ;?ICS_Tahoma40x40+5404
0x1801C	0x00000000 ;?ICS_Tahoma40x40+5408
0x18020	0x00000000 ;?ICS_Tahoma40x40+5412
0x18024	0x00000000 ;?ICS_Tahoma40x40+5416
0x18028	0x00000000 ;?ICS_Tahoma40x40+5420
0x1802C	0x00000000 ;?ICS_Tahoma40x40+5424
0x18030	0x00000000 ;?ICS_Tahoma40x40+5428
0x18034	0x00000000 ;?ICS_Tahoma40x40+5432
0x18038	0x00000000 ;?ICS_Tahoma40x40+5436
0x1803C	0x00000000 ;?ICS_Tahoma40x40+5440
0x18040	0x00000000 ;?ICS_Tahoma40x40+5444
0x18044	0x00000000 ;?ICS_Tahoma40x40+5448
0x18048	0x00000000 ;?ICS_Tahoma40x40+5452
0x1804C	0xFC000000 ;?ICS_Tahoma40x40+5456
0x18050	0x07FC7E03 ;?ICS_Tahoma40x40+5460
0x18054	0x7E07FC7E ;?ICS_Tahoma40x40+5464
0x18058	0xFC7E0FFC ;?ICS_Tahoma40x40+5468
0x1805C	0x1FFC7E0F ;?ICS_Tahoma40x40+5472
0x18060	0x7E1FFC7E ;?ICS_Tahoma40x40+5476
0x18064	0xFC7E3FFC ;?ICS_Tahoma40x40+5480
0x18068	0x7EFC7E3E ;?ICS_Tahoma40x40+5484
0x1806C	0x7E7CFC7E ;?ICS_Tahoma40x40+5488
0x18070	0xFC7EFCFC ;?ICS_Tahoma40x40+5492
0x18074	0xF8FC7EF8 ;?ICS_Tahoma40x40+5496
0x18078	0x7FF0FC7F ;?ICS_Tahoma40x40+5500
0x1807C	0xFC7FF0FC ;?ICS_Tahoma40x40+5504
0x18080	0xE0FC7FE0 ;?ICS_Tahoma40x40+5508
0x18084	0x7FC0FC7F ;?ICS_Tahoma40x40+5512
0x18088	0xFC7FC0FC ;?ICS_Tahoma40x40+5516
0x1808C	0x80FC7F80 ;?ICS_Tahoma40x40+5520
0x18090	0x7F00FC7F ;?ICS_Tahoma40x40+5524
0x18094	0x007F00FC ;?ICS_Tahoma40x40+5528
0x18098	0x00000000 ;?ICS_Tahoma40x40+5532
0x1809C	0x00000000 ;?ICS_Tahoma40x40+5536
0x180A0	0x00000000 ;?ICS_Tahoma40x40+5540
0x180A4	0x00000000 ;?ICS_Tahoma40x40+5544
0x180A8	0x00000000 ;?ICS_Tahoma40x40+5548
0x180AC	0x00000000 ;?ICS_Tahoma40x40+5552
0x180B0	0x00000000 ;?ICS_Tahoma40x40+5556
0x180B4	0x00000000 ;?ICS_Tahoma40x40+5560
0x180B8	0x00000000 ;?ICS_Tahoma40x40+5564
0x180BC	0x00000000 ;?ICS_Tahoma40x40+5568
0x180C0	0x00000000 ;?ICS_Tahoma40x40+5572
0x180C4	0x00000000 ;?ICS_Tahoma40x40+5576
0x180C8	0xFFC000FE ;?ICS_Tahoma40x40+5580
0x180CC	0x0FFFE007 ;?ICS_Tahoma40x40+5584
0x180D0	0xF81FFFF0 ;?ICS_Tahoma40x40+5588
0x180D4	0x83FC3FFF ;?ICS_Tahoma40x40+5592
0x180D8	0x7F01FC7F ;?ICS_Tahoma40x40+5596
0x180DC	0xFE7E00FC ;?ICS_Tahoma40x40+5600
0x180E0	0x007EFE00 ;?ICS_Tahoma40x40+5604
0x180E4	0xFC007EFC ;?ICS_Tahoma40x40+5608
0x180E8	0x7EFC007E ;?ICS_Tahoma40x40+5612
0x180EC	0x007EFC00 ;?ICS_Tahoma40x40+5616
0x180F0	0xFC007EFC ;?ICS_Tahoma40x40+5620
0x180F4	0xFCFE00FE ;?ICS_Tahoma40x40+5624
0x180F8	0x01FC7E00 ;?ICS_Tahoma40x40+5628
0x180FC	0x7F83FC7F ;?ICS_Tahoma40x40+5632
0x18100	0xF03FFFF8 ;?ICS_Tahoma40x40+5636
0x18104	0xFFE01FFF ;?ICS_Tahoma40x40+5640
0x18108	0x07FFC00F ;?ICS_Tahoma40x40+5644
0x1810C	0x0000FE00 ;?ICS_Tahoma40x40+5648
0x18110	0x00000000 ;?ICS_Tahoma40x40+5652
0x18114	0x00000000 ;?ICS_Tahoma40x40+5656
0x18118	0x00000000 ;?ICS_Tahoma40x40+5660
0x1811C	0x00000000 ;?ICS_Tahoma40x40+5664
0x18120	0x00000000 ;?ICS_Tahoma40x40+5668
0x18124	0x00000000 ;?ICS_Tahoma40x40+5672
0x18128	0x00000000 ;?ICS_Tahoma40x40+5676
0x1812C	0x00000000 ;?ICS_Tahoma40x40+5680
0x18130	0x00000000 ;?ICS_Tahoma40x40+5684
0x18134	0x00000000 ;?ICS_Tahoma40x40+5688
0x18138	0x00000000 ;?ICS_Tahoma40x40+5692
0x1813C	0xFC000000 ;?ICS_Tahoma40x40+5696
0x18140	0xFFFC00FF ;?ICS_Tahoma40x40+5700
0x18144	0x07FFFC03 ;?ICS_Tahoma40x40+5704
0x18148	0xFC0FFFFC ;?ICS_Tahoma40x40+5708
0x1814C	0xE0FC0FFF ;?ICS_Tahoma40x40+5712
0x18150	0x1F80FC1F ;?ICS_Tahoma40x40+5716
0x18154	0xFC1F80FC ;?ICS_Tahoma40x40+5720
0x18158	0x80FC1F80 ;?ICS_Tahoma40x40+5724
0x1815C	0x1FE0FC1F ;?ICS_Tahoma40x40+5728
0x18160	0xFC0FFFFC ;?ICS_Tahoma40x40+5732
0x18164	0xFFFC07FF ;?ICS_Tahoma40x40+5736
0x18168	0x01FFFC03 ;?ICS_Tahoma40x40+5740
0x1816C	0xFC007FFC ;?ICS_Tahoma40x40+5744
0x18170	0x00FC0000 ;?ICS_Tahoma40x40+5748
0x18174	0x0000FC00 ;?ICS_Tahoma40x40+5752
0x18178	0xFC0000FC ;?ICS_Tahoma40x40+5756
0x1817C	0x00FC0000 ;?ICS_Tahoma40x40+5760
0x18180	0x0000FC00 ;?ICS_Tahoma40x40+5764
0x18184	0x000000FC ;?ICS_Tahoma40x40+5768
0x18188	0x00000000 ;?ICS_Tahoma40x40+5772
0x1818C	0x00000000 ;?ICS_Tahoma40x40+5776
0x18190	0x00000000 ;?ICS_Tahoma40x40+5780
0x18194	0x00000000 ;?ICS_Tahoma40x40+5784
0x18198	0x00000000 ;?ICS_Tahoma40x40+5788
0x1819C	0x00000000 ;?ICS_Tahoma40x40+5792
0x181A0	0x00000000 ;?ICS_Tahoma40x40+5796
0x181A4	0x00000000 ;?ICS_Tahoma40x40+5800
0x181A8	0x00000000 ;?ICS_Tahoma40x40+5804
0x181AC	0x00000000 ;?ICS_Tahoma40x40+5808
0x181B0	0x00000000 ;?ICS_Tahoma40x40+5812
0x181B4	0x00000000 ;?ICS_Tahoma40x40+5816
0x181B8	0xFFC000FE ;?ICS_Tahoma40x40+5820
0x181BC	0x0FFFE007 ;?ICS_Tahoma40x40+5824
0x181C0	0xF81FFFF0 ;?ICS_Tahoma40x40+5828
0x181C4	0x83FC3FFF ;?ICS_Tahoma40x40+5832
0x181C8	0x7F01FC7F ;?ICS_Tahoma40x40+5836
0x181CC	0xFE7E00FC ;?ICS_Tahoma40x40+5840
0x181D0	0x007EFE00 ;?ICS_Tahoma40x40+5844
0x181D4	0xFC007EFC ;?ICS_Tahoma40x40+5848
0x181D8	0x7EFC007E ;?ICS_Tahoma40x40+5852
0x181DC	0x007EFC00 ;?ICS_Tahoma40x40+5856
0x181E0	0xFC007EFC ;?ICS_Tahoma40x40+5860
0x181E4	0xFCFE00FE ;?ICS_Tahoma40x40+5864
0x181E8	0x01FC7E00 ;?ICS_Tahoma40x40+5868
0x181EC	0x7F83FC7F ;?ICS_Tahoma40x40+5872
0x181F0	0xF03FFFF8 ;?ICS_Tahoma40x40+5876
0x181F4	0xFFE01FFF ;?ICS_Tahoma40x40+5880
0x181F8	0x07FFC00F ;?ICS_Tahoma40x40+5884
0x181FC	0x0003FE00 ;?ICS_Tahoma40x40+5888
0x18200	0xF00003F0 ;?ICS_Tahoma40x40+5892
0x18204	0x87F00003 ;?ICS_Tahoma40x40+5896
0x18208	0x00FFE000 ;?ICS_Tahoma40x40+5900
0x1820C	0xC000FFE0 ;?ICS_Tahoma40x40+5904
0x18210	0xFF0000FF ;?ICS_Tahoma40x40+5908
0x18214	0x00000000 ;?ICS_Tahoma40x40+5912
0x18218	0x00000000 ;?ICS_Tahoma40x40+5916
0x1821C	0x00000000 ;?ICS_Tahoma40x40+5920
0x18220	0x00000000 ;?ICS_Tahoma40x40+5924
0x18224	0x00000000 ;?ICS_Tahoma40x40+5928
0x18228	0x00000000 ;?ICS_Tahoma40x40+5932
0x1822C	0x00000000 ;?ICS_Tahoma40x40+5936
0x18230	0x00000000 ;?ICS_Tahoma40x40+5940
0x18234	0x00000000 ;?ICS_Tahoma40x40+5944
0x18238	0x0000FFFC ;?ICS_Tahoma40x40+5948
0x1823C	0x0003FFFC ;?ICS_Tahoma40x40+5952
0x18240	0x000FFFFC ;?ICS_Tahoma40x40+5956
0x18244	0x000FFFFC ;?ICS_Tahoma40x40+5960
0x18248	0x001FC0FC ;?ICS_Tahoma40x40+5964
0x1824C	0x001F80FC ;?ICS_Tahoma40x40+5968
0x18250	0x001F80FC ;?ICS_Tahoma40x40+5972
0x18254	0x001F80FC ;?ICS_Tahoma40x40+5976
0x18258	0x001F80FC ;?ICS_Tahoma40x40+5980
0x1825C	0x001FC0FC ;?ICS_Tahoma40x40+5984
0x18260	0x000FE0FC ;?ICS_Tahoma40x40+5988
0x18264	0x0007FFFC ;?ICS_Tahoma40x40+5992
0x18268	0x0003FFFC ;?ICS_Tahoma40x40+5996
0x1826C	0x0001FFFC ;?ICS_Tahoma40x40+6000
0x18270	0x0001FFFC ;?ICS_Tahoma40x40+6004
0x18274	0x0003F0FC ;?ICS_Tahoma40x40+6008
0x18278	0x0007E0FC ;?ICS_Tahoma40x40+6012
0x1827C	0x000FC0FC ;?ICS_Tahoma40x40+6016
0x18280	0x001FC0FC ;?ICS_Tahoma40x40+6020
0x18284	0x001F80FC ;?ICS_Tahoma40x40+6024
0x18288	0x003F00FC ;?ICS_Tahoma40x40+6028
0x1828C	0x007E00FC ;?ICS_Tahoma40x40+6032
0x18290	0x00FE00FC ;?ICS_Tahoma40x40+6036
0x18294	0x01FC00FC ;?ICS_Tahoma40x40+6040
0x18298	0x00000000 ;?ICS_Tahoma40x40+6044
0x1829C	0x00000000 ;?ICS_Tahoma40x40+6048
0x182A0	0x00000000 ;?ICS_Tahoma40x40+6052
0x182A4	0x00000000 ;?ICS_Tahoma40x40+6056
0x182A8	0x00000000 ;?ICS_Tahoma40x40+6060
0x182AC	0x00000000 ;?ICS_Tahoma40x40+6064
0x182B0	0x00000000 ;?ICS_Tahoma40x40+6068
0x182B4	0x00000000 ;?ICS_Tahoma40x40+6072
0x182B8	0x00000000 ;?ICS_Tahoma40x40+6076
0x182BC	0x00000000 ;?ICS_Tahoma40x40+6080
0x182C0	0x00000000 ;?ICS_Tahoma40x40+6084
0x182C4	0x00000000 ;?ICS_Tahoma40x40+6088
0x182C8	0x00000000 ;?ICS_Tahoma40x40+6092
0x182CC	0x80000000 ;?ICS_Tahoma40x40+6096
0x182D0	0xFFE000FF ;?ICS_Tahoma40x40+6100
0x182D4	0x07FFF807 ;?ICS_Tahoma40x40+6104
0x182D8	0xFC07FFFC ;?ICS_Tahoma40x40+6108
0x182DC	0x007E07C1 ;?ICS_Tahoma40x40+6112
0x182E0	0x04007E07 ;?ICS_Tahoma40x40+6116
0x182E4	0xFE00007E ;?ICS_Tahoma40x40+6120
0x182E8	0x1FFE0001 ;?ICS_Tahoma40x40+6124
0x182EC	0x00FFFC00 ;?ICS_Tahoma40x40+6128
0x182F0	0xF003FFFC ;?ICS_Tahoma40x40+6132
0x182F4	0xFFE007FF ;?ICS_Tahoma40x40+6136
0x182F8	0x0FFE0007 ;?ICS_Tahoma40x40+6140
0x182FC	0x020FE000 ;?ICS_Tahoma40x40+6144
0x18300	0xC0060FC0 ;?ICS_Tahoma40x40+6148
0x18304	0x0FC01E0F ;?ICS_Tahoma40x40+6152
0x18308	0xFE07F07E ;?ICS_Tahoma40x40+6156
0x1830C	0xFFFE07FF ;?ICS_Tahoma40x40+6160
0x18310	0x00FFFC03 ;?ICS_Tahoma40x40+6164
0x18314	0x00003FE0 ;?ICS_Tahoma40x40+6168
0x18318	0x00000000 ;?ICS_Tahoma40x40+6172
0x1831C	0x00000000 ;?ICS_Tahoma40x40+6176
0x18320	0x00000000 ;?ICS_Tahoma40x40+6180
0x18324	0x00000000 ;?ICS_Tahoma40x40+6184
0x18328	0x00000000 ;?ICS_Tahoma40x40+6188
0x1832C	0x00000000 ;?ICS_Tahoma40x40+6192
0x18330	0x00000000 ;?ICS_Tahoma40x40+6196
0x18334	0x00000000 ;?ICS_Tahoma40x40+6200
0x18338	0x00000000 ;?ICS_Tahoma40x40+6204
0x1833C	0x00000000 ;?ICS_Tahoma40x40+6208
0x18340	0x00000000 ;?ICS_Tahoma40x40+6212
0x18344	0xFF000000 ;?ICS_Tahoma40x40+6216
0x18348	0xFFFF0FFF ;?ICS_Tahoma40x40+6220
0x1834C	0x0FFFFF0F ;?ICS_Tahoma40x40+6224
0x18350	0xFF0FFFFF ;?ICS_Tahoma40x40+6228
0x18354	0x1F800FFF ;?ICS_Tahoma40x40+6232
0x18358	0x001F8000 ;?ICS_Tahoma40x40+6236
0x1835C	0x80001F80 ;?ICS_Tahoma40x40+6240
0x18360	0x1F80001F ;?ICS_Tahoma40x40+6244
0x18364	0x001F8000 ;?ICS_Tahoma40x40+6248
0x18368	0x80001F80 ;?ICS_Tahoma40x40+6252
0x1836C	0x1F80001F ;?ICS_Tahoma40x40+6256
0x18370	0x001F8000 ;?ICS_Tahoma40x40+6260
0x18374	0x80001F80 ;?ICS_Tahoma40x40+6264
0x18378	0x1F80001F ;?ICS_Tahoma40x40+6268
0x1837C	0x001F8000 ;?ICS_Tahoma40x40+6272
0x18380	0x80001F80 ;?ICS_Tahoma40x40+6276
0x18384	0x1F80001F ;?ICS_Tahoma40x40+6280
0x18388	0x001F8000 ;?ICS_Tahoma40x40+6284
0x1838C	0x00001F80 ;?ICS_Tahoma40x40+6288
0x18390	0x00000000 ;?ICS_Tahoma40x40+6292
0x18394	0x00000000 ;?ICS_Tahoma40x40+6296
0x18398	0x00000000 ;?ICS_Tahoma40x40+6300
0x1839C	0x00000000 ;?ICS_Tahoma40x40+6304
0x183A0	0x00000000 ;?ICS_Tahoma40x40+6308
0x183A4	0x00000000 ;?ICS_Tahoma40x40+6312
0x183A8	0x00000000 ;?ICS_Tahoma40x40+6316
0x183AC	0x00000000 ;?ICS_Tahoma40x40+6320
0x183B0	0x00000000 ;?ICS_Tahoma40x40+6324
0x183B4	0x00000000 ;?ICS_Tahoma40x40+6328
0x183B8	0x00000000 ;?ICS_Tahoma40x40+6332
0x183BC	0xFC000000 ;?ICS_Tahoma40x40+6336
0x183C0	0x00FC3F00 ;?ICS_Tahoma40x40+6340
0x183C4	0x3F00FC3F ;?ICS_Tahoma40x40+6344
0x183C8	0xFC3F00FC ;?ICS_Tahoma40x40+6348
0x183CC	0x00FC3F00 ;?ICS_Tahoma40x40+6352
0x183D0	0x3F00FC3F ;?ICS_Tahoma40x40+6356
0x183D4	0xFC3F00FC ;?ICS_Tahoma40x40+6360
0x183D8	0x00FC3F00 ;?ICS_Tahoma40x40+6364
0x183DC	0x3F00FC3F ;?ICS_Tahoma40x40+6368
0x183E0	0xFC3F00FC ;?ICS_Tahoma40x40+6372
0x183E4	0x00FC3F00 ;?ICS_Tahoma40x40+6376
0x183E8	0x3F00FC3F ;?ICS_Tahoma40x40+6380
0x183EC	0xFC3F00FC ;?ICS_Tahoma40x40+6384
0x183F0	0x81FC3F00 ;?ICS_Tahoma40x40+6388
0x183F4	0x1FC3F83F ;?ICS_Tahoma40x40+6392
0x183F8	0xF01FFFF8 ;?ICS_Tahoma40x40+6396
0x183FC	0xFFF01FFF ;?ICS_Tahoma40x40+6400
0x18400	0x03FFC00F ;?ICS_Tahoma40x40+6404
0x18404	0x0000FF00 ;?ICS_Tahoma40x40+6408
0x18408	0x00000000 ;?ICS_Tahoma40x40+6412
0x1840C	0x00000000 ;?ICS_Tahoma40x40+6416
0x18410	0x00000000 ;?ICS_Tahoma40x40+6420
0x18414	0x00000000 ;?ICS_Tahoma40x40+6424
0x18418	0x00000000 ;?ICS_Tahoma40x40+6428
0x1841C	0x00000000 ;?ICS_Tahoma40x40+6432
0x18420	0x00000000 ;?ICS_Tahoma40x40+6436
0x18424	0x00000000 ;?ICS_Tahoma40x40+6440
0x18428	0x00000000 ;?ICS_Tahoma40x40+6444
0x1842C	0x00000000 ;?ICS_Tahoma40x40+6448
0x18430	0x00000000 ;?ICS_Tahoma40x40+6452
0x18434	0x3F000000 ;?ICS_Tahoma40x40+6456
0x18438	0x007F3E00 ;?ICS_Tahoma40x40+6460
0x1843C	0x1F007E3F ;?ICS_Tahoma40x40+6464
0x18440	0xFE1F007E ;?ICS_Tahoma40x40+6468
0x18444	0x80FC1F80 ;?ICS_Tahoma40x40+6472
0x18448	0x0F80FC0F ;?ICS_Tahoma40x40+6476
0x1844C	0xF80FC1FC ;?ICS_Tahoma40x40+6480
0x18450	0xC1F807C1 ;?ICS_Tahoma40x40+6484
0x18454	0x07E3F807 ;?ICS_Tahoma40x40+6488
0x18458	0xF003E3F0 ;?ICS_Tahoma40x40+6492
0x1845C	0xE3F003E3 ;?ICS_Tahoma40x40+6496
0x18460	0x01F7E003 ;?ICS_Tahoma40x40+6500
0x18464	0xE001F7E0 ;?ICS_Tahoma40x40+6504
0x18468	0xFFC001F7 ;?ICS_Tahoma40x40+6508
0x1846C	0x00FFC000 ;?ICS_Tahoma40x40+6512
0x18470	0x8000FFC0 ;?ICS_Tahoma40x40+6516
0x18474	0x7F80007F ;?ICS_Tahoma40x40+6520
0x18478	0x007F8000 ;?ICS_Tahoma40x40+6524
0x1847C	0x00003F00 ;?ICS_Tahoma40x40+6528
0x18480	0x00000000 ;?ICS_Tahoma40x40+6532
0x18484	0x00000000 ;?ICS_Tahoma40x40+6536
0x18488	0x00000000 ;?ICS_Tahoma40x40+6540
0x1848C	0x00000000 ;?ICS_Tahoma40x40+6544
0x18490	0x00000000 ;?ICS_Tahoma40x40+6548
0x18494	0x00000000 ;?ICS_Tahoma40x40+6552
0x18498	0x00000000 ;?ICS_Tahoma40x40+6556
0x1849C	0x00000000 ;?ICS_Tahoma40x40+6560
0x184A0	0x00000000 ;?ICS_Tahoma40x40+6564
0x184A4	0x00000000 ;?ICS_Tahoma40x40+6568
0x184A8	0x00000000 ;?ICS_Tahoma40x40+6572
0x184AC	0x00000000 ;?ICS_Tahoma40x40+6576
0x184B0	0x00000000 ;?ICS_Tahoma40x40+6580
0x184B4	0x00000000 ;?ICS_Tahoma40x40+6584
0x184B8	0x00000000 ;?ICS_Tahoma40x40+6588
0x184BC	0x00000000 ;?ICS_Tahoma40x40+6592
0x184C0	0x07803F00 ;?ICS_Tahoma40x40+6596
0x184C4	0x807F03F0 ;?ICS_Tahoma40x40+6600
0x184C8	0x7E03F80F ;?ICS_Tahoma40x40+6604
0x184CC	0x01F80FC0 ;?ICS_Tahoma40x40+6608
0x184D0	0xF80FC07E ;?ICS_Tahoma40x40+6612
0x184D4	0x1FC07E01 ;?ICS_Tahoma40x40+6616
0x184D8	0xE07E01F8 ;?ICS_Tahoma40x40+6620
0x184DC	0xFC01F81F ;?ICS_Tahoma40x40+6624
0x184E0	0x00FC1FE0 ;?ICS_Tahoma40x40+6628
0x184E4	0xFC1FE0FC ;?ICS_Tahoma40x40+6632
0x184E8	0x3FF0FC00 ;?ICS_Tahoma40x40+6636
0x184EC	0xF0FC00FC ;?ICS_Tahoma40x40+6640
0x184F0	0xF800FC3F ;?ICS_Tahoma40x40+6644
0x184F4	0x007E3EF0 ;?ICS_Tahoma40x40+6648
0x184F8	0x7E7CF9F8 ;?ICS_Tahoma40x40+6652
0x184FC	0x7CF9F800 ;?ICS_Tahoma40x40+6656
0x18500	0x79F0007E ;?ICS_Tahoma40x40+6660
0x18504	0xF0003E7C ;?ICS_Tahoma40x40+6664
0x18508	0x003EF87D ;?ICS_Tahoma40x40+6668
0x1850C	0x3FF87FF0 ;?ICS_Tahoma40x40+6672
0x18510	0xF83FF000 ;?ICS_Tahoma40x40+6676
0x18514	0x3FE0003F ;?ICS_Tahoma40x40+6680
0x18518	0xE0001FF0 ;?ICS_Tahoma40x40+6684
0x1851C	0x001FF03F ;?ICS_Tahoma40x40+6688
0x18520	0x1FF01FE0 ;?ICS_Tahoma40x40+6692
0x18524	0xE01FE000 ;?ICS_Tahoma40x40+6696
0x18528	0x1FC0001F ;?ICS_Tahoma40x40+6700
0x1852C	0xC0000FE0 ;?ICS_Tahoma40x40+6704
0x18530	0x000FC00F ;?ICS_Tahoma40x40+6708
0x18534	0x0FC00FC0 ;?ICS_Tahoma40x40+6712
0x18538	0x00000000 ;?ICS_Tahoma40x40+6716
0x1853C	0x00000000 ;?ICS_Tahoma40x40+6720
0x18540	0x00000000 ;?ICS_Tahoma40x40+6724
0x18544	0x00000000 ;?ICS_Tahoma40x40+6728
0x18548	0x00000000 ;?ICS_Tahoma40x40+6732
0x1854C	0x00000000 ;?ICS_Tahoma40x40+6736
0x18550	0x00000000 ;?ICS_Tahoma40x40+6740
0x18554	0x00000000 ;?ICS_Tahoma40x40+6744
0x18558	0x00000000 ;?ICS_Tahoma40x40+6748
0x1855C	0x00000000 ;?ICS_Tahoma40x40+6752
0x18560	0x00000000 ;?ICS_Tahoma40x40+6756
0x18564	0x00000000 ;?ICS_Tahoma40x40+6760
0x18568	0x00000000 ;?ICS_Tahoma40x40+6764
0x1856C	0x00000000 ;?ICS_Tahoma40x40+6768
0x18570	0x00000000 ;?ICS_Tahoma40x40+6772
0x18574	0x7F000000 ;?ICS_Tahoma40x40+6776
0x18578	0x80FE7F00 ;?ICS_Tahoma40x40+6780
0x1857C	0x1F80FC3F ;?ICS_Tahoma40x40+6784
0x18580	0xF81FC1FC ;?ICS_Tahoma40x40+6788
0x18584	0xE3F00FE3 ;?ICS_Tahoma40x40+6792
0x18588	0x07F7F007 ;?ICS_Tahoma40x40+6796
0x1858C	0xC003F7E0 ;?ICS_Tahoma40x40+6800
0x18590	0xFFC001FF ;?ICS_Tahoma40x40+6804
0x18594	0x00FF8001 ;?ICS_Tahoma40x40+6808
0x18598	0x00007F00 ;?ICS_Tahoma40x40+6812
0x1859C	0xFF80007F ;?ICS_Tahoma40x40+6816
0x185A0	0x01FFC000 ;?ICS_Tahoma40x40+6820
0x185A4	0xE001FFC0 ;?ICS_Tahoma40x40+6824
0x185A8	0xF7F003F7 ;?ICS_Tahoma40x40+6828
0x185AC	0x07E3F007 ;?ICS_Tahoma40x40+6832
0x185B0	0xFC0FE3F8 ;?ICS_Tahoma40x40+6836
0x185B4	0x80FC1FC1 ;?ICS_Tahoma40x40+6840
0x185B8	0x3F80FE1F ;?ICS_Tahoma40x40+6844
0x185BC	0x007F007F ;?ICS_Tahoma40x40+6848
0x185C0	0x00000000 ;?ICS_Tahoma40x40+6852
0x185C4	0x00000000 ;?ICS_Tahoma40x40+6856
0x185C8	0x00000000 ;?ICS_Tahoma40x40+6860
0x185CC	0x00000000 ;?ICS_Tahoma40x40+6864
0x185D0	0x00000000 ;?ICS_Tahoma40x40+6868
0x185D4	0x00000000 ;?ICS_Tahoma40x40+6872
0x185D8	0x00000000 ;?ICS_Tahoma40x40+6876
0x185DC	0x00000000 ;?ICS_Tahoma40x40+6880
0x185E0	0x00000000 ;?ICS_Tahoma40x40+6884
0x185E4	0x00000000 ;?ICS_Tahoma40x40+6888
0x185E8	0x00000000 ;?ICS_Tahoma40x40+6892
0x185EC	0x7F000000 ;?ICS_Tahoma40x40+6896
0x185F0	0x80FE3F00 ;?ICS_Tahoma40x40+6900
0x185F4	0x1F80FE1F ;?ICS_Tahoma40x40+6904
0x185F8	0xF80FC1FC ;?ICS_Tahoma40x40+6908
0x185FC	0xE3F807C1 ;?ICS_Tahoma40x40+6912
0x18600	0x03E3F007 ;?ICS_Tahoma40x40+6916
0x18604	0xE003F7F0 ;?ICS_Tahoma40x40+6920
0x18608	0xFFE001F7 ;?ICS_Tahoma40x40+6924
0x1860C	0x00FFC001 ;?ICS_Tahoma40x40+6928
0x18610	0x80007FC0 ;?ICS_Tahoma40x40+6932
0x18614	0x3F00007F ;?ICS_Tahoma40x40+6936
0x18618	0x003F0000 ;?ICS_Tahoma40x40+6940
0x1861C	0x00003F00 ;?ICS_Tahoma40x40+6944
0x18620	0x3F00003F ;?ICS_Tahoma40x40+6948
0x18624	0x003F0000 ;?ICS_Tahoma40x40+6952
0x18628	0x00003F00 ;?ICS_Tahoma40x40+6956
0x1862C	0x3F00003F ;?ICS_Tahoma40x40+6960
0x18630	0x003F0000 ;?ICS_Tahoma40x40+6964
0x18634	0x00003F00 ;?ICS_Tahoma40x40+6968
0x18638	0x00000000 ;?ICS_Tahoma40x40+6972
0x1863C	0x00000000 ;?ICS_Tahoma40x40+6976
0x18640	0x00000000 ;?ICS_Tahoma40x40+6980
0x18644	0x00000000 ;?ICS_Tahoma40x40+6984
0x18648	0x00000000 ;?ICS_Tahoma40x40+6988
0x1864C	0x00000000 ;?ICS_Tahoma40x40+6992
0x18650	0x00000000 ;?ICS_Tahoma40x40+6996
0x18654	0x00000000 ;?ICS_Tahoma40x40+7000
0x18658	0x00000000 ;?ICS_Tahoma40x40+7004
0x1865C	0x00000000 ;?ICS_Tahoma40x40+7008
0x18660	0x00000000 ;?ICS_Tahoma40x40+7012
0x18664	0xFC000000 ;?ICS_Tahoma40x40+7016
0x18668	0xFFFC0FFF ;?ICS_Tahoma40x40+7020
0x1866C	0x0FFFFC0F ;?ICS_Tahoma40x40+7024
0x18670	0xFC0FFFFC ;?ICS_Tahoma40x40+7028
0x18674	0xF0000FFF ;?ICS_Tahoma40x40+7032
0x18678	0x07F8000F ;?ICS_Tahoma40x40+7036
0x1867C	0x0003FC00 ;?ICS_Tahoma40x40+7040
0x18680	0xFE0001FC ;?ICS_Tahoma40x40+7044
0x18684	0x00FF0000 ;?ICS_Tahoma40x40+7048
0x18688	0xC0007F80 ;?ICS_Tahoma40x40+7052
0x1868C	0x1FC0003F ;?ICS_Tahoma40x40+7056
0x18690	0x000FE000 ;?ICS_Tahoma40x40+7060
0x18694	0xF80007F0 ;?ICS_Tahoma40x40+7064
0x18698	0x03FC0007 ;?ICS_Tahoma40x40+7068
0x1869C	0x0001FE00 ;?ICS_Tahoma40x40+7072
0x186A0	0xFE1FFFFE ;?ICS_Tahoma40x40+7076
0x186A4	0xFFFE1FFF ;?ICS_Tahoma40x40+7080
0x186A8	0x1FFFFE1F ;?ICS_Tahoma40x40+7084
0x186AC	0x001FFFFE ;?ICS_Tahoma40x40+7088
0x186B0	0x00000000 ;?ICS_Tahoma40x40+7092
0x186B4	0x00000000 ;?ICS_Tahoma40x40+7096
0x186B8	0x00000000 ;?ICS_Tahoma40x40+7100
0x186BC	0x00000000 ;?ICS_Tahoma40x40+7104
0x186C0	0x00000000 ;?ICS_Tahoma40x40+7108
0x186C4	0x00000000 ;?ICS_Tahoma40x40+7112
0x186C8	0x00000000 ;?ICS_Tahoma40x40+7116
0x186CC	0x00000000 ;?ICS_Tahoma40x40+7120
0x186D0	0x00000000 ;?ICS_Tahoma40x40+7124
0x186D4	0x1FF81FF8 ;?ICS_Tahoma40x40+7128
0x186D8	0x1FF81FF8 ;?ICS_Tahoma40x40+7132
0x186DC	0x00F800F8 ;?ICS_Tahoma40x40+7136
0x186E0	0x00F800F8 ;?ICS_Tahoma40x40+7140
0x186E4	0x00F800F8 ;?ICS_Tahoma40x40+7144
0x186E8	0x00F800F8 ;?ICS_Tahoma40x40+7148
0x186EC	0x00F800F8 ;?ICS_Tahoma40x40+7152
0x186F0	0x00F800F8 ;?ICS_Tahoma40x40+7156
0x186F4	0x00F800F8 ;?ICS_Tahoma40x40+7160
0x186F8	0x00F800F8 ;?ICS_Tahoma40x40+7164
0x186FC	0x00F800F8 ;?ICS_Tahoma40x40+7168
0x18700	0x00F800F8 ;?ICS_Tahoma40x40+7172
0x18704	0x00F800F8 ;?ICS_Tahoma40x40+7176
0x18708	0x1FF800F8 ;?ICS_Tahoma40x40+7180
0x1870C	0x1FF81FF8 ;?ICS_Tahoma40x40+7184
0x18710	0x00001FF8 ;?ICS_Tahoma40x40+7188
0x18714	0x00000000 ;?ICS_Tahoma40x40+7192
0x18718	0x00000000 ;?ICS_Tahoma40x40+7196
0x1871C	0x00000000 ;?ICS_Tahoma40x40+7200
0x18720	0x00000000 ;?ICS_Tahoma40x40+7204
0x18724	0x00000000 ;?ICS_Tahoma40x40+7208
0x18728	0x00000000 ;?ICS_Tahoma40x40+7212
0x1872C	0xF8000078 ;?ICS_Tahoma40x40+7216
0x18730	0x00F00000 ;?ICS_Tahoma40x40+7220
0x18734	0x0000F000 ;?ICS_Tahoma40x40+7224
0x18738	0xE00001F0 ;?ICS_Tahoma40x40+7228
0x1873C	0x01E00001 ;?ICS_Tahoma40x40+7232
0x18740	0x0003E000 ;?ICS_Tahoma40x40+7236
0x18744	0xC00003C0 ;?ICS_Tahoma40x40+7240
0x18748	0x07C00003 ;?ICS_Tahoma40x40+7244
0x1874C	0x00078000 ;?ICS_Tahoma40x40+7248
0x18750	0x80000780 ;?ICS_Tahoma40x40+7252
0x18754	0x0F00000F ;?ICS_Tahoma40x40+7256
0x18758	0x000F0000 ;?ICS_Tahoma40x40+7260
0x1875C	0x00001F00 ;?ICS_Tahoma40x40+7264
0x18760	0x1E00001E ;?ICS_Tahoma40x40+7268
0x18764	0x003E0000 ;?ICS_Tahoma40x40+7272
0x18768	0x00003C00 ;?ICS_Tahoma40x40+7276
0x1876C	0x7C00003C ;?ICS_Tahoma40x40+7280
0x18770	0x00780000 ;?ICS_Tahoma40x40+7284
0x18774	0x00007800 ;?ICS_Tahoma40x40+7288
0x18778	0xF00000F8 ;?ICS_Tahoma40x40+7292
0x1877C	0x00F00000 ;?ICS_Tahoma40x40+7296
0x18780	0x0001F000 ;?ICS_Tahoma40x40+7300
0x18784	0x000001E0 ;?ICS_Tahoma40x40+7304
0x18788	0x00000000 ;?ICS_Tahoma40x40+7308
0x1878C	0x00000000 ;?ICS_Tahoma40x40+7312
0x18790	0x00000000 ;?ICS_Tahoma40x40+7316
0x18794	0x00000000 ;?ICS_Tahoma40x40+7320
0x18798	0x00000000 ;?ICS_Tahoma40x40+7324
0x1879C	0x0FFC0FFC ;?ICS_Tahoma40x40+7328
0x187A0	0x0FFC0FFC ;?ICS_Tahoma40x40+7332
0x187A4	0x0F800F80 ;?ICS_Tahoma40x40+7336
0x187A8	0x0F800F80 ;?ICS_Tahoma40x40+7340
0x187AC	0x0F800F80 ;?ICS_Tahoma40x40+7344
0x187B0	0x0F800F80 ;?ICS_Tahoma40x40+7348
0x187B4	0x0F800F80 ;?ICS_Tahoma40x40+7352
0x187B8	0x0F800F80 ;?ICS_Tahoma40x40+7356
0x187BC	0x0F800F80 ;?ICS_Tahoma40x40+7360
0x187C0	0x0F800F80 ;?ICS_Tahoma40x40+7364
0x187C4	0x0F800F80 ;?ICS_Tahoma40x40+7368
0x187C8	0x0F800F80 ;?ICS_Tahoma40x40+7372
0x187CC	0x0F800F80 ;?ICS_Tahoma40x40+7376
0x187D0	0x0FFC0F80 ;?ICS_Tahoma40x40+7380
0x187D4	0x0FFC0FFC ;?ICS_Tahoma40x40+7384
0x187D8	0x00000FFC ;?ICS_Tahoma40x40+7388
0x187DC	0x00000000 ;?ICS_Tahoma40x40+7392
0x187E0	0x00000000 ;?ICS_Tahoma40x40+7396
0x187E4	0x00000000 ;?ICS_Tahoma40x40+7400
0x187E8	0x00000000 ;?ICS_Tahoma40x40+7404
0x187EC	0x00000000 ;?ICS_Tahoma40x40+7408
0x187F0	0x00000000 ;?ICS_Tahoma40x40+7412
0x187F4	0x00000000 ;?ICS_Tahoma40x40+7416
0x187F8	0xFC000078 ;?ICS_Tahoma40x40+7420
0x187FC	0x01FC0000 ;?ICS_Tahoma40x40+7424
0x18800	0x0003FE00 ;?ICS_Tahoma40x40+7428
0x18804	0xCF0003DF ;?ICS_Tahoma40x40+7432
0x18808	0x0F8F8007 ;?ICS_Tahoma40x40+7436
0x1880C	0xC00F0780 ;?ICS_Tahoma40x40+7440
0x18810	0x03E01F03 ;?ICS_Tahoma40x40+7444
0x18814	0x3C01E03E ;?ICS_Tahoma40x40+7448
0x18818	0xF87C01F0 ;?ICS_Tahoma40x40+7452
0x1881C	0x0000F800 ;?ICS_Tahoma40x40+7456
0x18820	0x00000000 ;?ICS_Tahoma40x40+7460
0x18824	0x00000000 ;?ICS_Tahoma40x40+7464
0x18828	0x00000000 ;?ICS_Tahoma40x40+7468
0x1882C	0x00000000 ;?ICS_Tahoma40x40+7472
0x18830	0x00000000 ;?ICS_Tahoma40x40+7476
0x18834	0x00000000 ;?ICS_Tahoma40x40+7480
0x18838	0x00000000 ;?ICS_Tahoma40x40+7484
0x1883C	0x00000000 ;?ICS_Tahoma40x40+7488
0x18840	0x00000000 ;?ICS_Tahoma40x40+7492
0x18844	0x00000000 ;?ICS_Tahoma40x40+7496
0x18848	0x00000000 ;?ICS_Tahoma40x40+7500
0x1884C	0x00000000 ;?ICS_Tahoma40x40+7504
0x18850	0x00000000 ;?ICS_Tahoma40x40+7508
0x18854	0x00000000 ;?ICS_Tahoma40x40+7512
0x18858	0x00000000 ;?ICS_Tahoma40x40+7516
0x1885C	0x00000000 ;?ICS_Tahoma40x40+7520
0x18860	0x00000000 ;?ICS_Tahoma40x40+7524
0x18864	0x00000000 ;?ICS_Tahoma40x40+7528
0x18868	0x00000000 ;?ICS_Tahoma40x40+7532
0x1886C	0x00000000 ;?ICS_Tahoma40x40+7536
0x18870	0x00000000 ;?ICS_Tahoma40x40+7540
0x18874	0x00000000 ;?ICS_Tahoma40x40+7544
0x18878	0x00000000 ;?ICS_Tahoma40x40+7548
0x1887C	0x00000000 ;?ICS_Tahoma40x40+7552
0x18880	0x00000000 ;?ICS_Tahoma40x40+7556
0x18884	0x00000000 ;?ICS_Tahoma40x40+7560
0x18888	0x00000000 ;?ICS_Tahoma40x40+7564
0x1888C	0x00000000 ;?ICS_Tahoma40x40+7568
0x18890	0x00000000 ;?ICS_Tahoma40x40+7572
0x18894	0x00000000 ;?ICS_Tahoma40x40+7576
0x18898	0x00000000 ;?ICS_Tahoma40x40+7580
0x1889C	0x00000000 ;?ICS_Tahoma40x40+7584
0x188A0	0x00000000 ;?ICS_Tahoma40x40+7588
0x188A4	0x00000000 ;?ICS_Tahoma40x40+7592
0x188A8	0x00000000 ;?ICS_Tahoma40x40+7596
0x188AC	0x00000000 ;?ICS_Tahoma40x40+7600
0x188B0	0x00000000 ;?ICS_Tahoma40x40+7604
0x188B4	0x00000000 ;?ICS_Tahoma40x40+7608
0x188B8	0x00000000 ;?ICS_Tahoma40x40+7612
0x188BC	0x1FFFFF00 ;?ICS_Tahoma40x40+7616
0x188C0	0xFF1FFFFF ;?ICS_Tahoma40x40+7620
0x188C4	0x00001FFF ;?ICS_Tahoma40x40+7624
0x188C8	0x00000000 ;?ICS_Tahoma40x40+7628
0x188CC	0x00000000 ;?ICS_Tahoma40x40+7632
0x188D0	0x00000000 ;?ICS_Tahoma40x40+7636
0x188D4	0x00000000 ;?ICS_Tahoma40x40+7640
0x188D8	0x03E003F0 ;?ICS_Tahoma40x40+7644
0x188DC	0x0F8007C0 ;?ICS_Tahoma40x40+7648
0x188E0	0x1E000F00 ;?ICS_Tahoma40x40+7652
0x188E4	0x00000000 ;?ICS_Tahoma40x40+7656
0x188E8	0x00000000 ;?ICS_Tahoma40x40+7660
0x188EC	0x00000000 ;?ICS_Tahoma40x40+7664
0x188F0	0x00000000 ;?ICS_Tahoma40x40+7668
0x188F4	0x00000000 ;?ICS_Tahoma40x40+7672
0x188F8	0x00000000 ;?ICS_Tahoma40x40+7676
0x188FC	0x00000000 ;?ICS_Tahoma40x40+7680
0x18900	0x00000000 ;?ICS_Tahoma40x40+7684
0x18904	0x00000000 ;?ICS_Tahoma40x40+7688
0x18908	0x00000000 ;?ICS_Tahoma40x40+7692
0x1890C	0x00000000 ;?ICS_Tahoma40x40+7696
0x18910	0x00000000 ;?ICS_Tahoma40x40+7700
0x18914	0x00000000 ;?ICS_Tahoma40x40+7704
0x18918	0x00000000 ;?ICS_Tahoma40x40+7708
0x1891C	0x00000000 ;?ICS_Tahoma40x40+7712
0x18920	0x00000000 ;?ICS_Tahoma40x40+7716
0x18924	0x00000000 ;?ICS_Tahoma40x40+7720
0x18928	0x00000000 ;?ICS_Tahoma40x40+7724
0x1892C	0x00000000 ;?ICS_Tahoma40x40+7728
0x18930	0x00000000 ;?ICS_Tahoma40x40+7732
0x18934	0x00000000 ;?ICS_Tahoma40x40+7736
0x18938	0x00000000 ;?ICS_Tahoma40x40+7740
0x1893C	0x00000000 ;?ICS_Tahoma40x40+7744
0x18940	0x00000000 ;?ICS_Tahoma40x40+7748
0x18944	0x00000000 ;?ICS_Tahoma40x40+7752
0x18948	0x003FE000 ;?ICS_Tahoma40x40+7756
0x1894C	0xF800FFF8 ;?ICS_Tahoma40x40+7760
0x18950	0xFFF801FF ;?ICS_Tahoma40x40+7764
0x18954	0x03F81803 ;?ICS_Tahoma40x40+7768
0x18958	0x8003F000 ;?ICS_Tahoma40x40+7772
0x1895C	0xFFF003FF ;?ICS_Tahoma40x40+7776
0x18960	0x03FFFC03 ;?ICS_Tahoma40x40+7780
0x18964	0x7E03F1FC ;?ICS_Tahoma40x40+7784
0x18968	0xF07E03F0 ;?ICS_Tahoma40x40+7788
0x1896C	0x03F07E03 ;?ICS_Tahoma40x40+7792
0x18970	0xFE03F8FE ;?ICS_Tahoma40x40+7796
0x18974	0xFFFC03FF ;?ICS_Tahoma40x40+7800
0x18978	0x03FFF803 ;?ICS_Tahoma40x40+7804
0x1897C	0x0003F3F0 ;?ICS_Tahoma40x40+7808
0x18980	0x00000000 ;?ICS_Tahoma40x40+7812
0x18984	0x00000000 ;?ICS_Tahoma40x40+7816
0x18988	0x00000000 ;?ICS_Tahoma40x40+7820
0x1898C	0x00000000 ;?ICS_Tahoma40x40+7824
0x18990	0x00000000 ;?ICS_Tahoma40x40+7828
0x18994	0x00000000 ;?ICS_Tahoma40x40+7832
0x18998	0x00000000 ;?ICS_Tahoma40x40+7836
0x1899C	0x00000000 ;?ICS_Tahoma40x40+7840
0x189A0	0x00000000 ;?ICS_Tahoma40x40+7844
0x189A4	0x00000000 ;?ICS_Tahoma40x40+7848
0x189A8	0x00000000 ;?ICS_Tahoma40x40+7852
0x189AC	0xFC0000FC ;?ICS_Tahoma40x40+7856
0x189B0	0x00FC0000 ;?ICS_Tahoma40x40+7860
0x189B4	0x0000FC00 ;?ICS_Tahoma40x40+7864
0x189B8	0xFC0000FC ;?ICS_Tahoma40x40+7868
0x189BC	0x00FC0000 ;?ICS_Tahoma40x40+7872
0x189C0	0x00F8FC00 ;?ICS_Tahoma40x40+7876
0x189C4	0xFC03FEFC ;?ICS_Tahoma40x40+7880
0x189C8	0xFFFC03FF ;?ICS_Tahoma40x40+7884
0x189CC	0x07E1FC07 ;?ICS_Tahoma40x40+7888
0x189D0	0xFC0FE0FC ;?ICS_Tahoma40x40+7892
0x189D4	0xC0FC0FC0 ;?ICS_Tahoma40x40+7896
0x189D8	0x0FC0FC0F ;?ICS_Tahoma40x40+7900
0x189DC	0xFC0FC0FC ;?ICS_Tahoma40x40+7904
0x189E0	0xC0FC0FC0 ;?ICS_Tahoma40x40+7908
0x189E4	0x07E0FC0F ;?ICS_Tahoma40x40+7912
0x189E8	0xFC07F0FC ;?ICS_Tahoma40x40+7916
0x189EC	0xFFFC07FF ;?ICS_Tahoma40x40+7920
0x189F0	0x01FFFC03 ;?ICS_Tahoma40x40+7924
0x189F4	0x00007EFC ;?ICS_Tahoma40x40+7928
0x189F8	0x00000000 ;?ICS_Tahoma40x40+7932
0x189FC	0x00000000 ;?ICS_Tahoma40x40+7936
0x18A00	0x00000000 ;?ICS_Tahoma40x40+7940
0x18A04	0x00000000 ;?ICS_Tahoma40x40+7944
0x18A08	0x00000000 ;?ICS_Tahoma40x40+7948
0x18A0C	0x00000000 ;?ICS_Tahoma40x40+7952
0x18A10	0x00000000 ;?ICS_Tahoma40x40+7956
0x18A14	0x00000000 ;?ICS_Tahoma40x40+7960
0x18A18	0x00000000 ;?ICS_Tahoma40x40+7964
0x18A1C	0x00000000 ;?ICS_Tahoma40x40+7968
0x18A20	0x00000000 ;?ICS_Tahoma40x40+7972
0x18A24	0x00000000 ;?ICS_Tahoma40x40+7976
0x18A28	0x3F800000 ;?ICS_Tahoma40x40+7980
0x18A2C	0xFFF8FFE0 ;?ICS_Tahoma40x40+7984
0x18A30	0xE1FCFFF8 ;?ICS_Tahoma40x40+7988
0x18A34	0x007E80FC ;?ICS_Tahoma40x40+7992
0x18A38	0x007E007E ;?ICS_Tahoma40x40+7996
0x18A3C	0x007E007E ;?ICS_Tahoma40x40+8000
0x18A40	0x80FC007E ;?ICS_Tahoma40x40+8004
0x18A44	0xFFF8E1FC ;?ICS_Tahoma40x40+8008
0x18A48	0xFFE0FFF8 ;?ICS_Tahoma40x40+8012
0x18A4C	0x00003F80 ;?ICS_Tahoma40x40+8016
0x18A50	0x00000000 ;?ICS_Tahoma40x40+8020
0x18A54	0x00000000 ;?ICS_Tahoma40x40+8024
0x18A58	0x00000000 ;?ICS_Tahoma40x40+8028
0x18A5C	0x00000000 ;?ICS_Tahoma40x40+8032
0x18A60	0x00000000 ;?ICS_Tahoma40x40+8036
0x18A64	0x00000000 ;?ICS_Tahoma40x40+8040
0x18A68	0x00000000 ;?ICS_Tahoma40x40+8044
0x18A6C	0x00000000 ;?ICS_Tahoma40x40+8048
0x18A70	0x00000000 ;?ICS_Tahoma40x40+8052
0x18A74	0x0007E000 ;?ICS_Tahoma40x40+8056
0x18A78	0xE00007E0 ;?ICS_Tahoma40x40+8060
0x18A7C	0x07E00007 ;?ICS_Tahoma40x40+8064
0x18A80	0x0007E000 ;?ICS_Tahoma40x40+8068
0x18A84	0xE00007E0 ;?ICS_Tahoma40x40+8072
0x18A88	0x07E7C007 ;?ICS_Tahoma40x40+8076
0x18A8C	0xF807FFF0 ;?ICS_Tahoma40x40+8080
0x18A90	0xFFFC07FF ;?ICS_Tahoma40x40+8084
0x18A94	0x07E1FC07 ;?ICS_Tahoma40x40+8088
0x18A98	0x7E07E0FC ;?ICS_Tahoma40x40+8092
0x18A9C	0xE07E07E0 ;?ICS_Tahoma40x40+8096
0x18AA0	0x07E07E07 ;?ICS_Tahoma40x40+8100
0x18AA4	0x7E07E07E ;?ICS_Tahoma40x40+8104
0x18AA8	0xE07E07E0 ;?ICS_Tahoma40x40+8108
0x18AAC	0x07E0FE07 ;?ICS_Tahoma40x40+8112
0x18AB0	0xFC07F0FC ;?ICS_Tahoma40x40+8116
0x18AB4	0xFFF807FF ;?ICS_Tahoma40x40+8120
0x18AB8	0x07FFF007 ;?ICS_Tahoma40x40+8124
0x18ABC	0x0007E7E0 ;?ICS_Tahoma40x40+8128
0x18AC0	0x00000000 ;?ICS_Tahoma40x40+8132
0x18AC4	0x00000000 ;?ICS_Tahoma40x40+8136
0x18AC8	0x00000000 ;?ICS_Tahoma40x40+8140
0x18ACC	0x00000000 ;?ICS_Tahoma40x40+8144
0x18AD0	0x00000000 ;?ICS_Tahoma40x40+8148
0x18AD4	0x00000000 ;?ICS_Tahoma40x40+8152
0x18AD8	0x00000000 ;?ICS_Tahoma40x40+8156
0x18ADC	0x00000000 ;?ICS_Tahoma40x40+8160
0x18AE0	0x00000000 ;?ICS_Tahoma40x40+8164
0x18AE4	0x00000000 ;?ICS_Tahoma40x40+8168
0x18AE8	0x00000000 ;?ICS_Tahoma40x40+8172
0x18AEC	0x00000000 ;?ICS_Tahoma40x40+8176
0x18AF0	0x00000000 ;?ICS_Tahoma40x40+8180
0x18AF4	0x00000000 ;?ICS_Tahoma40x40+8184
0x18AF8	0x00000000 ;?ICS_Tahoma40x40+8188
0x18AFC	0x00000000 ;?ICS_Tahoma40x40+8192
0x18B00	0x003F8000 ;?ICS_Tahoma40x40+8196
0x18B04	0xF000FFE0 ;?ICS_Tahoma40x40+8200
0x18B08	0xFFF801FF ;?ICS_Tahoma40x40+8204
0x18B0C	0x03F0FC03 ;?ICS_Tahoma40x40+8208
0x18B10	0x7E07E07C ;?ICS_Tahoma40x40+8212
0x18B14	0xFFFE07E0 ;?ICS_Tahoma40x40+8216
0x18B18	0x07FFFE07 ;?ICS_Tahoma40x40+8220
0x18B1C	0x7E07FFFE ;?ICS_Tahoma40x40+8224
0x18B20	0x007E0000 ;?ICS_Tahoma40x40+8228
0x18B24	0x0400FC00 ;?ICS_Tahoma40x40+8232
0x18B28	0xF80781FC ;?ICS_Tahoma40x40+8236
0x18B2C	0xFFF007FF ;?ICS_Tahoma40x40+8240
0x18B30	0x07FFE007 ;?ICS_Tahoma40x40+8244
0x18B34	0x0000FF80 ;?ICS_Tahoma40x40+8248
0x18B38	0x00000000 ;?ICS_Tahoma40x40+8252
0x18B3C	0x00000000 ;?ICS_Tahoma40x40+8256
0x18B40	0x00000000 ;?ICS_Tahoma40x40+8260
0x18B44	0x00000000 ;?ICS_Tahoma40x40+8264
0x18B48	0x00000000 ;?ICS_Tahoma40x40+8268
0x18B4C	0x00000000 ;?ICS_Tahoma40x40+8272
0x18B50	0x00000000 ;?ICS_Tahoma40x40+8276
0x18B54	0x00000000 ;?ICS_Tahoma40x40+8280
0x18B58	0x00000000 ;?ICS_Tahoma40x40+8284
0x18B5C	0x3FE03F80 ;?ICS_Tahoma40x40+8288
0x18B60	0x3FF83FF0 ;?ICS_Tahoma40x40+8292
0x18B64	0x01F803F8 ;?ICS_Tahoma40x40+8296
0x18B68	0x1FFE01F8 ;?ICS_Tahoma40x40+8300
0x18B6C	0x1FFE1FFE ;?ICS_Tahoma40x40+8304
0x18B70	0x01F81FFE ;?ICS_Tahoma40x40+8308
0x18B74	0x01F801F8 ;?ICS_Tahoma40x40+8312
0x18B78	0x01F801F8 ;?ICS_Tahoma40x40+8316
0x18B7C	0x01F801F8 ;?ICS_Tahoma40x40+8320
0x18B80	0x01F801F8 ;?ICS_Tahoma40x40+8324
0x18B84	0x01F801F8 ;?ICS_Tahoma40x40+8328
0x18B88	0x01F801F8 ;?ICS_Tahoma40x40+8332
0x18B8C	0x000001F8 ;?ICS_Tahoma40x40+8336
0x18B90	0x00000000 ;?ICS_Tahoma40x40+8340
0x18B94	0x00000000 ;?ICS_Tahoma40x40+8344
0x18B98	0x00000000 ;?ICS_Tahoma40x40+8348
0x18B9C	0x00000000 ;?ICS_Tahoma40x40+8352
0x18BA0	0x00000000 ;?ICS_Tahoma40x40+8356
0x18BA4	0x00000000 ;?ICS_Tahoma40x40+8360
0x18BA8	0x00000000 ;?ICS_Tahoma40x40+8364
0x18BAC	0x00000000 ;?ICS_Tahoma40x40+8368
0x18BB0	0x00000000 ;?ICS_Tahoma40x40+8372
0x18BB4	0x00000000 ;?ICS_Tahoma40x40+8376
0x18BB8	0x00000000 ;?ICS_Tahoma40x40+8380
0x18BBC	0x00000000 ;?ICS_Tahoma40x40+8384
0x18BC0	0x00000000 ;?ICS_Tahoma40x40+8388
0x18BC4	0x00000000 ;?ICS_Tahoma40x40+8392
0x18BC8	0x07EFC000 ;?ICS_Tahoma40x40+8396
0x18BCC	0xF807FFF0 ;?ICS_Tahoma40x40+8400
0x18BD0	0xFFFC07FF ;?ICS_Tahoma40x40+8404
0x18BD4	0x07E1FC07 ;?ICS_Tahoma40x40+8408
0x18BD8	0x7E07E0FE ;?ICS_Tahoma40x40+8412
0x18BDC	0xE07E07E0 ;?ICS_Tahoma40x40+8416
0x18BE0	0x07E07E07 ;?ICS_Tahoma40x40+8420
0x18BE4	0x7E07E07E ;?ICS_Tahoma40x40+8424
0x18BE8	0xE07E07E0 ;?ICS_Tahoma40x40+8428
0x18BEC	0x07E0FE07 ;?ICS_Tahoma40x40+8432
0x18BF0	0xFC07F0FC ;?ICS_Tahoma40x40+8436
0x18BF4	0xFFF807FF ;?ICS_Tahoma40x40+8440
0x18BF8	0x07FFF007 ;?ICS_Tahoma40x40+8444
0x18BFC	0x0007E7E0 ;?ICS_Tahoma40x40+8448
0x18C00	0xF00007E0 ;?ICS_Tahoma40x40+8452
0x18C04	0x03F81807 ;?ICS_Tahoma40x40+8456
0x18C08	0xF803FFF8 ;?ICS_Tahoma40x40+8460
0x18C0C	0xFFF801FF ;?ICS_Tahoma40x40+8464
0x18C10	0x001FF000 ;?ICS_Tahoma40x40+8468
0x18C14	0x00000000 ;?ICS_Tahoma40x40+8472
0x18C18	0x00000000 ;?ICS_Tahoma40x40+8476
0x18C1C	0x00000000 ;?ICS_Tahoma40x40+8480
0x18C20	0x00000000 ;?ICS_Tahoma40x40+8484
0x18C24	0x00000000 ;?ICS_Tahoma40x40+8488
0x18C28	0x00000000 ;?ICS_Tahoma40x40+8492
0x18C2C	0xFC0000FC ;?ICS_Tahoma40x40+8496
0x18C30	0x00FC0000 ;?ICS_Tahoma40x40+8500
0x18C34	0x0000FC00 ;?ICS_Tahoma40x40+8504
0x18C38	0xFC0000FC ;?ICS_Tahoma40x40+8508
0x18C3C	0x00FC0000 ;?ICS_Tahoma40x40+8512
0x18C40	0x00F8FC00 ;?ICS_Tahoma40x40+8516
0x18C44	0xFC01FEFC ;?ICS_Tahoma40x40+8520
0x18C48	0xFFFC03FF ;?ICS_Tahoma40x40+8524
0x18C4C	0x07FFFC07 ;?ICS_Tahoma40x40+8528
0x18C50	0xFC07F1FC ;?ICS_Tahoma40x40+8532
0x18C54	0xE0FC07E0 ;?ICS_Tahoma40x40+8536
0x18C58	0x07E0FC07 ;?ICS_Tahoma40x40+8540
0x18C5C	0xFC07E0FC ;?ICS_Tahoma40x40+8544
0x18C60	0xE0FC07E0 ;?ICS_Tahoma40x40+8548
0x18C64	0x07E0FC07 ;?ICS_Tahoma40x40+8552
0x18C68	0xFC07E0FC ;?ICS_Tahoma40x40+8556
0x18C6C	0xE0FC07E0 ;?ICS_Tahoma40x40+8560
0x18C70	0x07E0FC07 ;?ICS_Tahoma40x40+8564
0x18C74	0x0007E0FC ;?ICS_Tahoma40x40+8568
0x18C78	0x00000000 ;?ICS_Tahoma40x40+8572
0x18C7C	0x00000000 ;?ICS_Tahoma40x40+8576
0x18C80	0x00000000 ;?ICS_Tahoma40x40+8580
0x18C84	0x00000000 ;?ICS_Tahoma40x40+8584
0x18C88	0x00000000 ;?ICS_Tahoma40x40+8588
0x18C8C	0x00000000 ;?ICS_Tahoma40x40+8592
0x18C90	0x00000000 ;?ICS_Tahoma40x40+8596
0x18C94	0xFCFCFCFC ;?ICS_Tahoma40x40+8600
0x18C98	0xFC000000 ;?ICS_Tahoma40x40+8604
0x18C9C	0xFCFCFCFC ;?ICS_Tahoma40x40+8608
0x18CA0	0xFCFCFCFC ;?ICS_Tahoma40x40+8612
0x18CA4	0xFCFCFCFC ;?ICS_Tahoma40x40+8616
0x18CA8	0xFCFCFCFC ;?ICS_Tahoma40x40+8620
0x18CAC	0x000000FC ;?ICS_Tahoma40x40+8624
0x18CB0	0x00000000 ;?ICS_Tahoma40x40+8628
0x18CB4	0x00000000 ;?ICS_Tahoma40x40+8632
0x18CB8	0x00000000 ;?ICS_Tahoma40x40+8636
0x18CBC	0x00000000 ;?ICS_Tahoma40x40+8640
0x18CC0	0x00000000 ;?ICS_Tahoma40x40+8644
0x18CC4	0x03F003F0 ;?ICS_Tahoma40x40+8648
0x18CC8	0x03F003F0 ;?ICS_Tahoma40x40+8652
0x18CCC	0x00000000 ;?ICS_Tahoma40x40+8656
0x18CD0	0x03FE0000 ;?ICS_Tahoma40x40+8660
0x18CD4	0x03FE03FE ;?ICS_Tahoma40x40+8664
0x18CD8	0x03F003FE ;?ICS_Tahoma40x40+8668
0x18CDC	0x03F003F0 ;?ICS_Tahoma40x40+8672
0x18CE0	0x03F003F0 ;?ICS_Tahoma40x40+8676
0x18CE4	0x03F003F0 ;?ICS_Tahoma40x40+8680
0x18CE8	0x03F003F0 ;?ICS_Tahoma40x40+8684
0x18CEC	0x03F003F0 ;?ICS_Tahoma40x40+8688
0x18CF0	0x03F003F0 ;?ICS_Tahoma40x40+8692
0x18CF4	0x03F003F0 ;?ICS_Tahoma40x40+8696
0x18CF8	0x03F803F0 ;?ICS_Tahoma40x40+8700
0x18CFC	0x01FF01FF ;?ICS_Tahoma40x40+8704
0x18D00	0x003F00FF ;?ICS_Tahoma40x40+8708
0x18D04	0x00000000 ;?ICS_Tahoma40x40+8712
0x18D08	0x00000000 ;?ICS_Tahoma40x40+8716
0x18D0C	0x00000000 ;?ICS_Tahoma40x40+8720
0x18D10	0x00000000 ;?ICS_Tahoma40x40+8724
0x18D14	0x00000000 ;?ICS_Tahoma40x40+8728
0x18D18	0x00000000 ;?ICS_Tahoma40x40+8732
0x18D1C	0xFC0000FC ;?ICS_Tahoma40x40+8736
0x18D20	0x00FC0000 ;?ICS_Tahoma40x40+8740
0x18D24	0x0000FC00 ;?ICS_Tahoma40x40+8744
0x18D28	0xFC0000FC ;?ICS_Tahoma40x40+8748
0x18D2C	0x00FC0000 ;?ICS_Tahoma40x40+8752
0x18D30	0x0FF0FC00 ;?ICS_Tahoma40x40+8756
0x18D34	0xFC07F0FC ;?ICS_Tahoma40x40+8760
0x18D38	0xFCFC03F8 ;?ICS_Tahoma40x40+8764
0x18D3C	0x00FEFC01 ;?ICS_Tahoma40x40+8768
0x18D40	0xFC00FEFC ;?ICS_Tahoma40x40+8772
0x18D44	0x3FFC007F ;?ICS_Tahoma40x40+8776
0x18D48	0x003FFC00 ;?ICS_Tahoma40x40+8780
0x18D4C	0xFC007FFC ;?ICS_Tahoma40x40+8784
0x18D50	0xFEFC007F ;?ICS_Tahoma40x40+8788
0x18D54	0x01FCFC00 ;?ICS_Tahoma40x40+8792
0x18D58	0xFC01FCFC ;?ICS_Tahoma40x40+8796
0x18D5C	0xF0FC03F8 ;?ICS_Tahoma40x40+8800
0x18D60	0x07F0FC03 ;?ICS_Tahoma40x40+8804
0x18D64	0x000FE0FC ;?ICS_Tahoma40x40+8808
0x18D68	0x00000000 ;?ICS_Tahoma40x40+8812
0x18D6C	0x00000000 ;?ICS_Tahoma40x40+8816
0x18D70	0x00000000 ;?ICS_Tahoma40x40+8820
0x18D74	0x00000000 ;?ICS_Tahoma40x40+8824
0x18D78	0x00000000 ;?ICS_Tahoma40x40+8828
0x18D7C	0x00000000 ;?ICS_Tahoma40x40+8832
0x18D80	0x00000000 ;?ICS_Tahoma40x40+8836
0x18D84	0xFCFCFCFC ;?ICS_Tahoma40x40+8840
0x18D88	0xFCFCFCFC ;?ICS_Tahoma40x40+8844
0x18D8C	0xFCFCFCFC ;?ICS_Tahoma40x40+8848
0x18D90	0xFCFCFCFC ;?ICS_Tahoma40x40+8852
0x18D94	0xFCFCFCFC ;?ICS_Tahoma40x40+8856
0x18D98	0xFCFCFCFC ;?ICS_Tahoma40x40+8860
0x18D9C	0x000000FC ;?ICS_Tahoma40x40+8864
0x18DA0	0x00000000 ;?ICS_Tahoma40x40+8868
0x18DA4	0x00000000 ;?ICS_Tahoma40x40+8872
0x18DA8	0x00000000 ;?ICS_Tahoma40x40+8876
0x18DAC	0x00000000 ;?ICS_Tahoma40x40+8880
0x18DB0	0x00000000 ;?ICS_Tahoma40x40+8884
0x18DB4	0x00000000 ;?ICS_Tahoma40x40+8888
0x18DB8	0x00000000 ;?ICS_Tahoma40x40+8892
0x18DBC	0x00000000 ;?ICS_Tahoma40x40+8896
0x18DC0	0x00000000 ;?ICS_Tahoma40x40+8900
0x18DC4	0x00000000 ;?ICS_Tahoma40x40+8904
0x18DC8	0x00000000 ;?ICS_Tahoma40x40+8908
0x18DCC	0x00000000 ;?ICS_Tahoma40x40+8912
0x18DD0	0x00000000 ;?ICS_Tahoma40x40+8916
0x18DD4	0x00000000 ;?ICS_Tahoma40x40+8920
0x18DD8	0x00000000 ;?ICS_Tahoma40x40+8924
0x18DDC	0x00000000 ;?ICS_Tahoma40x40+8928
0x18DE0	0x07C0F8FC ;?ICS_Tahoma40x40+8932
0x18DE4	0x0FF1FEFC ;?ICS_Tahoma40x40+8936
0x18DE8	0x1FFBFFFC ;?ICS_Tahoma40x40+8940
0x18DEC	0x3FFFFFFC ;?ICS_Tahoma40x40+8944
0x18DF0	0x3FFFFFFC ;?ICS_Tahoma40x40+8948
0x18DF4	0x3F8FF1FC ;?ICS_Tahoma40x40+8952
0x18DF8	0x3F07E0FC ;?ICS_Tahoma40x40+8956
0x18DFC	0x3F07E0FC ;?ICS_Tahoma40x40+8960
0x18E00	0x3F07E0FC ;?ICS_Tahoma40x40+8964
0x18E04	0x3F07E0FC ;?ICS_Tahoma40x40+8968
0x18E08	0x3F07E0FC ;?ICS_Tahoma40x40+8972
0x18E0C	0x3F07E0FC ;?ICS_Tahoma40x40+8976
0x18E10	0x3F07E0FC ;?ICS_Tahoma40x40+8980
0x18E14	0x3F07E0FC ;?ICS_Tahoma40x40+8984
0x18E18	0x3F07E0FC ;?ICS_Tahoma40x40+8988
0x18E1C	0x3F07E0FC ;?ICS_Tahoma40x40+8992
0x18E20	0x3F07E0FC ;?ICS_Tahoma40x40+8996
0x18E24	0x3F07E0FC ;?ICS_Tahoma40x40+9000
0x18E28	0x00000000 ;?ICS_Tahoma40x40+9004
0x18E2C	0x00000000 ;?ICS_Tahoma40x40+9008
0x18E30	0x00000000 ;?ICS_Tahoma40x40+9012
0x18E34	0x00000000 ;?ICS_Tahoma40x40+9016
0x18E38	0x00000000 ;?ICS_Tahoma40x40+9020
0x18E3C	0x00000000 ;?ICS_Tahoma40x40+9024
0x18E40	0x00000000 ;?ICS_Tahoma40x40+9028
0x18E44	0x00000000 ;?ICS_Tahoma40x40+9032
0x18E48	0x00000000 ;?ICS_Tahoma40x40+9036
0x18E4C	0x00000000 ;?ICS_Tahoma40x40+9040
0x18E50	0x00000000 ;?ICS_Tahoma40x40+9044
0x18E54	0x00000000 ;?ICS_Tahoma40x40+9048
0x18E58	0x00000000 ;?ICS_Tahoma40x40+9052
0x18E5C	0x00000000 ;?ICS_Tahoma40x40+9056
0x18E60	0x00000000 ;?ICS_Tahoma40x40+9060
0x18E64	0x00000000 ;?ICS_Tahoma40x40+9064
0x18E68	0x00000000 ;?ICS_Tahoma40x40+9068
0x18E6C	0x00000000 ;?ICS_Tahoma40x40+9072
0x18E70	0x00F8FC00 ;?ICS_Tahoma40x40+9076
0x18E74	0xFC01FEFC ;?ICS_Tahoma40x40+9080
0x18E78	0xFFFC03FF ;?ICS_Tahoma40x40+9084
0x18E7C	0x07FFFC07 ;?ICS_Tahoma40x40+9088
0x18E80	0xFC07F1FC ;?ICS_Tahoma40x40+9092
0x18E84	0xE0FC07E0 ;?ICS_Tahoma40x40+9096
0x18E88	0x07E0FC07 ;?ICS_Tahoma40x40+9100
0x18E8C	0xFC07E0FC ;?ICS_Tahoma40x40+9104
0x18E90	0xE0FC07E0 ;?ICS_Tahoma40x40+9108
0x18E94	0x07E0FC07 ;?ICS_Tahoma40x40+9112
0x18E98	0xFC07E0FC ;?ICS_Tahoma40x40+9116
0x18E9C	0xE0FC07E0 ;?ICS_Tahoma40x40+9120
0x18EA0	0x07E0FC07 ;?ICS_Tahoma40x40+9124
0x18EA4	0x0007E0FC ;?ICS_Tahoma40x40+9128
0x18EA8	0x00000000 ;?ICS_Tahoma40x40+9132
0x18EAC	0x00000000 ;?ICS_Tahoma40x40+9136
0x18EB0	0x00000000 ;?ICS_Tahoma40x40+9140
0x18EB4	0x00000000 ;?ICS_Tahoma40x40+9144
0x18EB8	0x00000000 ;?ICS_Tahoma40x40+9148
0x18EBC	0x00000000 ;?ICS_Tahoma40x40+9152
0x18EC0	0x00000000 ;?ICS_Tahoma40x40+9156
0x18EC4	0x00000000 ;?ICS_Tahoma40x40+9160
0x18EC8	0x00000000 ;?ICS_Tahoma40x40+9164
0x18ECC	0x00000000 ;?ICS_Tahoma40x40+9168
0x18ED0	0x00000000 ;?ICS_Tahoma40x40+9172
0x18ED4	0x00000000 ;?ICS_Tahoma40x40+9176
0x18ED8	0x00000000 ;?ICS_Tahoma40x40+9180
0x18EDC	0x00000000 ;?ICS_Tahoma40x40+9184
0x18EE0	0x00000000 ;?ICS_Tahoma40x40+9188
0x18EE4	0x00000000 ;?ICS_Tahoma40x40+9192
0x18EE8	0x003FC000 ;?ICS_Tahoma40x40+9196
0x18EEC	0xF800FFF0 ;?ICS_Tahoma40x40+9200
0x18EF0	0xFFFC01FF ;?ICS_Tahoma40x40+9204
0x18EF4	0x03F0FC03 ;?ICS_Tahoma40x40+9208
0x18EF8	0x7E03F0FC ;?ICS_Tahoma40x40+9212
0x18EFC	0xE07E07E0 ;?ICS_Tahoma40x40+9216
0x18F00	0x07E07E07 ;?ICS_Tahoma40x40+9220
0x18F04	0x7E07E07E ;?ICS_Tahoma40x40+9224
0x18F08	0xE07E07E0 ;?ICS_Tahoma40x40+9228
0x18F0C	0x03F0FC07 ;?ICS_Tahoma40x40+9232
0x18F10	0xFC03F0FC ;?ICS_Tahoma40x40+9236
0x18F14	0xFFF803FF ;?ICS_Tahoma40x40+9240
0x18F18	0x00FFF001 ;?ICS_Tahoma40x40+9244
0x18F1C	0x00003F80 ;?ICS_Tahoma40x40+9248
0x18F20	0x00000000 ;?ICS_Tahoma40x40+9252
0x18F24	0x00000000 ;?ICS_Tahoma40x40+9256
0x18F28	0x00000000 ;?ICS_Tahoma40x40+9260
0x18F2C	0x00000000 ;?ICS_Tahoma40x40+9264
0x18F30	0x00000000 ;?ICS_Tahoma40x40+9268
0x18F34	0x00000000 ;?ICS_Tahoma40x40+9272
0x18F38	0x00000000 ;?ICS_Tahoma40x40+9276
0x18F3C	0x00000000 ;?ICS_Tahoma40x40+9280
0x18F40	0x00000000 ;?ICS_Tahoma40x40+9284
0x18F44	0x00000000 ;?ICS_Tahoma40x40+9288
0x18F48	0x00000000 ;?ICS_Tahoma40x40+9292
0x18F4C	0x00000000 ;?ICS_Tahoma40x40+9296
0x18F50	0x00000000 ;?ICS_Tahoma40x40+9300
0x18F54	0x00000000 ;?ICS_Tahoma40x40+9304
0x18F58	0x00000000 ;?ICS_Tahoma40x40+9308
0x18F5C	0x00000000 ;?ICS_Tahoma40x40+9312
0x18F60	0x00F8FC00 ;?ICS_Tahoma40x40+9316
0x18F64	0xFC03FEFC ;?ICS_Tahoma40x40+9320
0x18F68	0xFFFC03FF ;?ICS_Tahoma40x40+9324
0x18F6C	0x07E1FC07 ;?ICS_Tahoma40x40+9328
0x18F70	0xFC0FE0FC ;?ICS_Tahoma40x40+9332
0x18F74	0xC0FC0FC0 ;?ICS_Tahoma40x40+9336
0x18F78	0x0FC0FC0F ;?ICS_Tahoma40x40+9340
0x18F7C	0xFC0FC0FC ;?ICS_Tahoma40x40+9344
0x18F80	0xC0FC0FC0 ;?ICS_Tahoma40x40+9348
0x18F84	0x07E0FC0F ;?ICS_Tahoma40x40+9352
0x18F88	0xFC07F0FC ;?ICS_Tahoma40x40+9356
0x18F8C	0xFFFC07FF ;?ICS_Tahoma40x40+9360
0x18F90	0x01FFFC03 ;?ICS_Tahoma40x40+9364
0x18F94	0xFC007EFC ;?ICS_Tahoma40x40+9368
0x18F98	0x00FC0000 ;?ICS_Tahoma40x40+9372
0x18F9C	0x0000FC00 ;?ICS_Tahoma40x40+9376
0x18FA0	0xFC0000FC ;?ICS_Tahoma40x40+9380
0x18FA4	0x00FC0000 ;?ICS_Tahoma40x40+9384
0x18FA8	0x0000FC00 ;?ICS_Tahoma40x40+9388
0x18FAC	0x00000000 ;?ICS_Tahoma40x40+9392
0x18FB0	0x00000000 ;?ICS_Tahoma40x40+9396
0x18FB4	0x00000000 ;?ICS_Tahoma40x40+9400
0x18FB8	0x00000000 ;?ICS_Tahoma40x40+9404
0x18FBC	0x00000000 ;?ICS_Tahoma40x40+9408
0x18FC0	0x00000000 ;?ICS_Tahoma40x40+9412
0x18FC4	0x00000000 ;?ICS_Tahoma40x40+9416
0x18FC8	0x00000000 ;?ICS_Tahoma40x40+9420
0x18FCC	0x00000000 ;?ICS_Tahoma40x40+9424
0x18FD0	0x00000000 ;?ICS_Tahoma40x40+9428
0x18FD4	0x00000000 ;?ICS_Tahoma40x40+9432
0x18FD8	0x07E7C000 ;?ICS_Tahoma40x40+9436
0x18FDC	0xF807FFF0 ;?ICS_Tahoma40x40+9440
0x18FE0	0xFFFC07FF ;?ICS_Tahoma40x40+9444
0x18FE4	0x07E1FC07 ;?ICS_Tahoma40x40+9448
0x18FE8	0x7E07E0FC ;?ICS_Tahoma40x40+9452
0x18FEC	0xE07E07E0 ;?ICS_Tahoma40x40+9456
0x18FF0	0x07E07E07 ;?ICS_Tahoma40x40+9460
0x18FF4	0x7E07E07E ;?ICS_Tahoma40x40+9464
0x18FF8	0xE07E07E0 ;?ICS_Tahoma40x40+9468
0x18FFC	0x07E0FE07 ;?ICS_Tahoma40x40+9472
0x19000	0xFC07F0FC ;?ICS_Tahoma40x40+9476
0x19004	0xFFF807FF ;?ICS_Tahoma40x40+9480
0x19008	0x07EFF007 ;?ICS_Tahoma40x40+9484
0x1900C	0x0007E3E0 ;?ICS_Tahoma40x40+9488
0x19010	0xE00007E0 ;?ICS_Tahoma40x40+9492
0x19014	0x07E00007 ;?ICS_Tahoma40x40+9496
0x19018	0x0007E000 ;?ICS_Tahoma40x40+9500
0x1901C	0xE00007E0 ;?ICS_Tahoma40x40+9504
0x19020	0x07E00007 ;?ICS_Tahoma40x40+9508
0x19024	0x00000000 ;?ICS_Tahoma40x40+9512
0x19028	0x00000000 ;?ICS_Tahoma40x40+9516
0x1902C	0x00000000 ;?ICS_Tahoma40x40+9520
0x19030	0x00000000 ;?ICS_Tahoma40x40+9524
0x19034	0x00000000 ;?ICS_Tahoma40x40+9528
0x19038	0x00000000 ;?ICS_Tahoma40x40+9532
0x1903C	0x00000000 ;?ICS_Tahoma40x40+9536
0x19040	0x38FC0000 ;?ICS_Tahoma40x40+9540
0x19044	0x3FFC3EFC ;?ICS_Tahoma40x40+9544
0x19048	0x3FFC3FFC ;?ICS_Tahoma40x40+9548
0x1904C	0x00FC01FC ;?ICS_Tahoma40x40+9552
0x19050	0x00FC00FC ;?ICS_Tahoma40x40+9556
0x19054	0x00FC00FC ;?ICS_Tahoma40x40+9560
0x19058	0x00FC00FC ;?ICS_Tahoma40x40+9564
0x1905C	0x00FC00FC ;?ICS_Tahoma40x40+9568
0x19060	0x00FC00FC ;?ICS_Tahoma40x40+9572
0x19064	0x000000FC ;?ICS_Tahoma40x40+9576
0x19068	0x00000000 ;?ICS_Tahoma40x40+9580
0x1906C	0x00000000 ;?ICS_Tahoma40x40+9584
0x19070	0x00000000 ;?ICS_Tahoma40x40+9588
0x19074	0x00000000 ;?ICS_Tahoma40x40+9592
0x19078	0x00000000 ;?ICS_Tahoma40x40+9596
0x1907C	0x00000000 ;?ICS_Tahoma40x40+9600
0x19080	0x00000000 ;?ICS_Tahoma40x40+9604
0x19084	0x00000000 ;?ICS_Tahoma40x40+9608
0x19088	0x00000000 ;?ICS_Tahoma40x40+9612
0x1908C	0x00000000 ;?ICS_Tahoma40x40+9616
0x19090	0x1FC00000 ;?ICS_Tahoma40x40+9620
0x19094	0x7FFC7FF8 ;?ICS_Tahoma40x40+9624
0x19098	0x707E7FFC ;?ICS_Tahoma40x40+9628
0x1909C	0x00FE407E ;?ICS_Tahoma40x40+9632
0x190A0	0x3FFC1FFE ;?ICS_Tahoma40x40+9636
0x190A4	0xFFF07FF8 ;?ICS_Tahoma40x40+9640
0x190A8	0xFC02FF00 ;?ICS_Tahoma40x40+9644
0x190AC	0x7FFEFC0E ;?ICS_Tahoma40x40+9648
0x190B0	0x3FFE7FFE ;?ICS_Tahoma40x40+9652
0x190B4	0x000007F0 ;?ICS_Tahoma40x40+9656
0x190B8	0x00000000 ;?ICS_Tahoma40x40+9660
0x190BC	0x00000000 ;?ICS_Tahoma40x40+9664
0x190C0	0x00000000 ;?ICS_Tahoma40x40+9668
0x190C4	0x00000000 ;?ICS_Tahoma40x40+9672
0x190C8	0x00000000 ;?ICS_Tahoma40x40+9676
0x190CC	0x00000000 ;?ICS_Tahoma40x40+9680
0x190D0	0x00000000 ;?ICS_Tahoma40x40+9684
0x190D4	0x00000000 ;?ICS_Tahoma40x40+9688
0x190D8	0x01F801F8 ;?ICS_Tahoma40x40+9692
0x190DC	0x01F801F8 ;?ICS_Tahoma40x40+9696
0x190E0	0x3FFE01F8 ;?ICS_Tahoma40x40+9700
0x190E4	0x3FFE3FFE ;?ICS_Tahoma40x40+9704
0x190E8	0x01F83FFE ;?ICS_Tahoma40x40+9708
0x190EC	0x01F801F8 ;?ICS_Tahoma40x40+9712
0x190F0	0x01F801F8 ;?ICS_Tahoma40x40+9716
0x190F4	0x01F801F8 ;?ICS_Tahoma40x40+9720
0x190F8	0x01F801F8 ;?ICS_Tahoma40x40+9724
0x190FC	0x3FF823F8 ;?ICS_Tahoma40x40+9728
0x19100	0x3FF03FF0 ;?ICS_Tahoma40x40+9732
0x19104	0x00003FC0 ;?ICS_Tahoma40x40+9736
0x19108	0x00000000 ;?ICS_Tahoma40x40+9740
0x1910C	0x00000000 ;?ICS_Tahoma40x40+9744
0x19110	0x00000000 ;?ICS_Tahoma40x40+9748
0x19114	0x00000000 ;?ICS_Tahoma40x40+9752
0x19118	0x00000000 ;?ICS_Tahoma40x40+9756
0x1911C	0x00000000 ;?ICS_Tahoma40x40+9760
0x19120	0x00000000 ;?ICS_Tahoma40x40+9764
0x19124	0x00000000 ;?ICS_Tahoma40x40+9768
0x19128	0x00000000 ;?ICS_Tahoma40x40+9772
0x1912C	0x00000000 ;?ICS_Tahoma40x40+9776
0x19130	0x00000000 ;?ICS_Tahoma40x40+9780
0x19134	0x00000000 ;?ICS_Tahoma40x40+9784
0x19138	0x00000000 ;?ICS_Tahoma40x40+9788
0x1913C	0x00000000 ;?ICS_Tahoma40x40+9792
0x19140	0x07E0FC00 ;?ICS_Tahoma40x40+9796
0x19144	0xFC07E0FC ;?ICS_Tahoma40x40+9800
0x19148	0xE0FC07E0 ;?ICS_Tahoma40x40+9804
0x1914C	0x07E0FC07 ;?ICS_Tahoma40x40+9808
0x19150	0xFC07E0FC ;?ICS_Tahoma40x40+9812
0x19154	0xE0FC07E0 ;?ICS_Tahoma40x40+9816
0x19158	0x07E0FC07 ;?ICS_Tahoma40x40+9820
0x1915C	0xFC07E0FC ;?ICS_Tahoma40x40+9824
0x19160	0xE0FC07E0 ;?ICS_Tahoma40x40+9828
0x19164	0x07F1FC07 ;?ICS_Tahoma40x40+9832
0x19168	0xFC07FFFC ;?ICS_Tahoma40x40+9836
0x1916C	0xFFF807FF ;?ICS_Tahoma40x40+9840
0x19170	0x07EFF007 ;?ICS_Tahoma40x40+9844
0x19174	0x0007E3E0 ;?ICS_Tahoma40x40+9848
0x19178	0x00000000 ;?ICS_Tahoma40x40+9852
0x1917C	0x00000000 ;?ICS_Tahoma40x40+9856
0x19180	0x00000000 ;?ICS_Tahoma40x40+9860
0x19184	0x00000000 ;?ICS_Tahoma40x40+9864
0x19188	0x00000000 ;?ICS_Tahoma40x40+9868
0x1918C	0x00000000 ;?ICS_Tahoma40x40+9872
0x19190	0x00000000 ;?ICS_Tahoma40x40+9876
0x19194	0x00000000 ;?ICS_Tahoma40x40+9880
0x19198	0x00000000 ;?ICS_Tahoma40x40+9884
0x1919C	0x00000000 ;?ICS_Tahoma40x40+9888
0x191A0	0x00000000 ;?ICS_Tahoma40x40+9892
0x191A4	0x00000000 ;?ICS_Tahoma40x40+9896
0x191A8	0x00000000 ;?ICS_Tahoma40x40+9900
0x191AC	0x00000000 ;?ICS_Tahoma40x40+9904
0x191B0	0x00000000 ;?ICS_Tahoma40x40+9908
0x191B4	0x00000000 ;?ICS_Tahoma40x40+9912
0x191B8	0x07F07F00 ;?ICS_Tahoma40x40+9916
0x191BC	0x7E03F07E ;?ICS_Tahoma40x40+9920
0x191C0	0xF07E03F0 ;?ICS_Tahoma40x40+9924
0x191C4	0x01F8FC03 ;?ICS_Tahoma40x40+9928
0x191C8	0xFC01F8FC ;?ICS_Tahoma40x40+9932
0x191CC	0xFDF801F8 ;?ICS_Tahoma40x40+9936
0x191D0	0x00FDF800 ;?ICS_Tahoma40x40+9940
0x191D4	0xF0007DF0 ;?ICS_Tahoma40x40+9944
0x191D8	0x7FF0007F ;?ICS_Tahoma40x40+9948
0x191DC	0x003FE000 ;?ICS_Tahoma40x40+9952
0x191E0	0xE0003FE0 ;?ICS_Tahoma40x40+9956
0x191E4	0x1FC0003F ;?ICS_Tahoma40x40+9960
0x191E8	0x001FC000 ;?ICS_Tahoma40x40+9964
0x191EC	0x00000FC0 ;?ICS_Tahoma40x40+9968
0x191F0	0x00000000 ;?ICS_Tahoma40x40+9972
0x191F4	0x00000000 ;?ICS_Tahoma40x40+9976
0x191F8	0x00000000 ;?ICS_Tahoma40x40+9980
0x191FC	0x00000000 ;?ICS_Tahoma40x40+9984
0x19200	0x00000000 ;?ICS_Tahoma40x40+9988
0x19204	0x00000000 ;?ICS_Tahoma40x40+9992
0x19208	0x00000000 ;?ICS_Tahoma40x40+9996
0x1920C	0x00000000 ;?ICS_Tahoma40x40+10000
0x19210	0x00000000 ;?ICS_Tahoma40x40+10004
0x19214	0x00000000 ;?ICS_Tahoma40x40+10008
0x19218	0x00000000 ;?ICS_Tahoma40x40+10012
0x1921C	0x00000000 ;?ICS_Tahoma40x40+10016
0x19220	0x00000000 ;?ICS_Tahoma40x40+10020
0x19224	0x00000000 ;?ICS_Tahoma40x40+10024
0x19228	0x00000000 ;?ICS_Tahoma40x40+10028
0x1922C	0x00000000 ;?ICS_Tahoma40x40+10032
0x19230	0x00000000 ;?ICS_Tahoma40x40+10036
0x19234	0x00000000 ;?ICS_Tahoma40x40+10040
0x19238	0x00000000 ;?ICS_Tahoma40x40+10044
0x1923C	0x00000000 ;?ICS_Tahoma40x40+10048
0x19240	0x1F81F03F ;?ICS_Tahoma40x40+10052
0x19244	0x1FC3F07F ;?ICS_Tahoma40x40+10056
0x19248	0x0FC3F87E ;?ICS_Tahoma40x40+10060
0x1924C	0x0FC3F87E ;?ICS_Tahoma40x40+10064
0x19250	0x0FC3F87E ;?ICS_Tahoma40x40+10068
0x19254	0x07C7F87C ;?ICS_Tahoma40x40+10072
0x19258	0x07E7BCFC ;?ICS_Tahoma40x40+10076
0x1925C	0x07E7BCFC ;?ICS_Tahoma40x40+10080
0x19260	0x03EFBCFC ;?ICS_Tahoma40x40+10084
0x19264	0x03EFBEF8 ;?ICS_Tahoma40x40+10088
0x19268	0x03EF1EF8 ;?ICS_Tahoma40x40+10092
0x1926C	0x03EF1FF8 ;?ICS_Tahoma40x40+10096
0x19270	0x01FF1FF0 ;?ICS_Tahoma40x40+10100
0x19274	0x01FF1FF0 ;?ICS_Tahoma40x40+10104
0x19278	0x01FE0FF0 ;?ICS_Tahoma40x40+10108
0x1927C	0x00FE0FE0 ;?ICS_Tahoma40x40+10112
0x19280	0x00FE0FE0 ;?ICS_Tahoma40x40+10116
0x19284	0x00FC07E0 ;?ICS_Tahoma40x40+10120
0x19288	0x00000000 ;?ICS_Tahoma40x40+10124
0x1928C	0x00000000 ;?ICS_Tahoma40x40+10128
0x19290	0x00000000 ;?ICS_Tahoma40x40+10132
0x19294	0x00000000 ;?ICS_Tahoma40x40+10136
0x19298	0x00000000 ;?ICS_Tahoma40x40+10140
0x1929C	0x00000000 ;?ICS_Tahoma40x40+10144
0x192A0	0x00000000 ;?ICS_Tahoma40x40+10148
0x192A4	0x00000000 ;?ICS_Tahoma40x40+10152
0x192A8	0x00000000 ;?ICS_Tahoma40x40+10156
0x192AC	0x00000000 ;?ICS_Tahoma40x40+10160
0x192B0	0x00000000 ;?ICS_Tahoma40x40+10164
0x192B4	0x00000000 ;?ICS_Tahoma40x40+10168
0x192B8	0x00000000 ;?ICS_Tahoma40x40+10172
0x192BC	0x00000000 ;?ICS_Tahoma40x40+10176
0x192C0	0x00000000 ;?ICS_Tahoma40x40+10180
0x192C4	0x00000000 ;?ICS_Tahoma40x40+10184
0x192C8	0x00000000 ;?ICS_Tahoma40x40+10188
0x192CC	0x00000000 ;?ICS_Tahoma40x40+10192
0x192D0	0x0FF0FF00 ;?ICS_Tahoma40x40+10196
0x192D4	0xFC07F0FE ;?ICS_Tahoma40x40+10200
0x192D8	0xF9FC03F9 ;?ICS_Tahoma40x40+10204
0x192DC	0x01FFF803 ;?ICS_Tahoma40x40+10208
0x192E0	0xE000FFF0 ;?ICS_Tahoma40x40+10212
0x192E4	0x7FE0007F ;?ICS_Tahoma40x40+10216
0x192E8	0x003FC000 ;?ICS_Tahoma40x40+10220
0x192EC	0xE0003FC0 ;?ICS_Tahoma40x40+10224
0x192F0	0x7FE0007F ;?ICS_Tahoma40x40+10228
0x192F4	0x00FFF000 ;?ICS_Tahoma40x40+10232
0x192F8	0xFC01FFF8 ;?ICS_Tahoma40x40+10236
0x192FC	0xF9FC03F9 ;?ICS_Tahoma40x40+10240
0x19300	0x07F0FE03 ;?ICS_Tahoma40x40+10244
0x19304	0x000FF0FF ;?ICS_Tahoma40x40+10248
0x19308	0x00000000 ;?ICS_Tahoma40x40+10252
0x1930C	0x00000000 ;?ICS_Tahoma40x40+10256
0x19310	0x00000000 ;?ICS_Tahoma40x40+10260
0x19314	0x00000000 ;?ICS_Tahoma40x40+10264
0x19318	0x00000000 ;?ICS_Tahoma40x40+10268
0x1931C	0x00000000 ;?ICS_Tahoma40x40+10272
0x19320	0x00000000 ;?ICS_Tahoma40x40+10276
0x19324	0x00000000 ;?ICS_Tahoma40x40+10280
0x19328	0x00000000 ;?ICS_Tahoma40x40+10284
0x1932C	0x00000000 ;?ICS_Tahoma40x40+10288
0x19330	0x00000000 ;?ICS_Tahoma40x40+10292
0x19334	0x00000000 ;?ICS_Tahoma40x40+10296
0x19338	0x00000000 ;?ICS_Tahoma40x40+10300
0x1933C	0x00000000 ;?ICS_Tahoma40x40+10304
0x19340	0x00000000 ;?ICS_Tahoma40x40+10308
0x19344	0x00000000 ;?ICS_Tahoma40x40+10312
0x19348	0x07F07F00 ;?ICS_Tahoma40x40+10316
0x1934C	0x7E03F07E ;?ICS_Tahoma40x40+10320
0x19350	0xF0FE03F0 ;?ICS_Tahoma40x40+10324
0x19354	0x01F8FC03 ;?ICS_Tahoma40x40+10328
0x19358	0xF801F8FC ;?ICS_Tahoma40x40+10332
0x1935C	0xFDF801F9 ;?ICS_Tahoma40x40+10336
0x19360	0x00FDF800 ;?ICS_Tahoma40x40+10340
0x19364	0xF0007FF0 ;?ICS_Tahoma40x40+10344
0x19368	0x7FE0007F ;?ICS_Tahoma40x40+10348
0x1936C	0x003FE000 ;?ICS_Tahoma40x40+10352
0x19370	0xC0003FE0 ;?ICS_Tahoma40x40+10356
0x19374	0x1FC0003F ;?ICS_Tahoma40x40+10360
0x19378	0x001F8000 ;?ICS_Tahoma40x40+10364
0x1937C	0xC0001F80 ;?ICS_Tahoma40x40+10368
0x19380	0x0FC0000F ;?ICS_Tahoma40x40+10372
0x19384	0x0007E000 ;?ICS_Tahoma40x40+10376
0x19388	0xF00007E0 ;?ICS_Tahoma40x40+10380
0x1938C	0x03F00007 ;?ICS_Tahoma40x40+10384
0x19390	0x0003F000 ;?ICS_Tahoma40x40+10388
0x19394	0x00000000 ;?ICS_Tahoma40x40+10392
0x19398	0x00000000 ;?ICS_Tahoma40x40+10396
0x1939C	0x00000000 ;?ICS_Tahoma40x40+10400
0x193A0	0x00000000 ;?ICS_Tahoma40x40+10404
0x193A4	0x00000000 ;?ICS_Tahoma40x40+10408
0x193A8	0x00000000 ;?ICS_Tahoma40x40+10412
0x193AC	0x00000000 ;?ICS_Tahoma40x40+10416
0x193B0	0xFFFE0000 ;?ICS_Tahoma40x40+10420
0x193B4	0xFFFEFFFE ;?ICS_Tahoma40x40+10424
0x193B8	0x7F00FFFE ;?ICS_Tahoma40x40+10428
0x193BC	0x3FC07F80 ;?ICS_Tahoma40x40+10432
0x193C0	0x1FE01FC0 ;?ICS_Tahoma40x40+10436
0x193C4	0x07F00FF0 ;?ICS_Tahoma40x40+10440
0x193C8	0x03FC07F8 ;?ICS_Tahoma40x40+10444
0x193CC	0xFFFE01FC ;?ICS_Tahoma40x40+10448
0x193D0	0xFFFEFFFE ;?ICS_Tahoma40x40+10452
0x193D4	0x0000FFFE ;?ICS_Tahoma40x40+10456
0x193D8	0x00000000 ;?ICS_Tahoma40x40+10460
0x193DC	0x00000000 ;?ICS_Tahoma40x40+10464
0x193E0	0x00000000 ;?ICS_Tahoma40x40+10468
0x193E4	0x00000000 ;?ICS_Tahoma40x40+10472
0x193E8	0x00000000 ;?ICS_Tahoma40x40+10476
0x193EC	0x00000000 ;?ICS_Tahoma40x40+10480
0x193F0	0x00000000 ;?ICS_Tahoma40x40+10484
0x193F4	0x00000000 ;?ICS_Tahoma40x40+10488
0x193F8	0x00000000 ;?ICS_Tahoma40x40+10492
0x193FC	0x0007F000 ;?ICS_Tahoma40x40+10496
0x19400	0xFE0007FC ;?ICS_Tahoma40x40+10500
0x19404	0x07FE0007 ;?ICS_Tahoma40x40+10504
0x19408	0x00003F00 ;?ICS_Tahoma40x40+10508
0x1940C	0x1F00001F ;?ICS_Tahoma40x40+10512
0x19410	0x001F0000 ;?ICS_Tahoma40x40+10516
0x19414	0x00001F00 ;?ICS_Tahoma40x40+10520
0x19418	0x1F00001F ;?ICS_Tahoma40x40+10524
0x1941C	0x001F0000 ;?ICS_Tahoma40x40+10528
0x19420	0xE0000F80 ;?ICS_Tahoma40x40+10532
0x19424	0x07FE000F ;?ICS_Tahoma40x40+10536
0x19428	0x0001FE00 ;?ICS_Tahoma40x40+10540
0x1942C	0xFE0001FE ;?ICS_Tahoma40x40+10544
0x19430	0x0FC00007 ;?ICS_Tahoma40x40+10548
0x19434	0x001F8000 ;?ICS_Tahoma40x40+10552
0x19438	0x00001F00 ;?ICS_Tahoma40x40+10556
0x1943C	0x1F00001F ;?ICS_Tahoma40x40+10560
0x19440	0x001F0000 ;?ICS_Tahoma40x40+10564
0x19444	0x00001F00 ;?ICS_Tahoma40x40+10568
0x19448	0x3F00001F ;?ICS_Tahoma40x40+10572
0x1944C	0x07FF0000 ;?ICS_Tahoma40x40+10576
0x19450	0x0007FE00 ;?ICS_Tahoma40x40+10580
0x19454	0xF00007FC ;?ICS_Tahoma40x40+10584
0x19458	0x00000007 ;?ICS_Tahoma40x40+10588
0x1945C	0x00000000 ;?ICS_Tahoma40x40+10592
0x19460	0x00000000 ;?ICS_Tahoma40x40+10596
0x19464	0x00000000 ;?ICS_Tahoma40x40+10600
0x19468	0x00000000 ;?ICS_Tahoma40x40+10604
0x1946C	0x0F000F00 ;?ICS_Tahoma40x40+10608
0x19470	0x0F000F00 ;?ICS_Tahoma40x40+10612
0x19474	0x0F000F00 ;?ICS_Tahoma40x40+10616
0x19478	0x0F000F00 ;?ICS_Tahoma40x40+10620
0x1947C	0x0F000F00 ;?ICS_Tahoma40x40+10624
0x19480	0x0F000F00 ;?ICS_Tahoma40x40+10628
0x19484	0x0F000F00 ;?ICS_Tahoma40x40+10632
0x19488	0x0F000F00 ;?ICS_Tahoma40x40+10636
0x1948C	0x0F000F00 ;?ICS_Tahoma40x40+10640
0x19490	0x0F000F00 ;?ICS_Tahoma40x40+10644
0x19494	0x0F000F00 ;?ICS_Tahoma40x40+10648
0x19498	0x0F000F00 ;?ICS_Tahoma40x40+10652
0x1949C	0x0F000F00 ;?ICS_Tahoma40x40+10656
0x194A0	0x0F000F00 ;?ICS_Tahoma40x40+10660
0x194A4	0x0F000F00 ;?ICS_Tahoma40x40+10664
0x194A8	0x00000F00 ;?ICS_Tahoma40x40+10668
0x194AC	0x00000000 ;?ICS_Tahoma40x40+10672
0x194B0	0x00000000 ;?ICS_Tahoma40x40+10676
0x194B4	0x00000000 ;?ICS_Tahoma40x40+10680
0x194B8	0x00000000 ;?ICS_Tahoma40x40+10684
0x194BC	0x00000000 ;?ICS_Tahoma40x40+10688
0x194C0	0x00000000 ;?ICS_Tahoma40x40+10692
0x194C4	0xFC0001FC ;?ICS_Tahoma40x40+10696
0x194C8	0x0FFC0007 ;?ICS_Tahoma40x40+10700
0x194CC	0x001FFC00 ;?ICS_Tahoma40x40+10704
0x194D0	0x00001F80 ;?ICS_Tahoma40x40+10708
0x194D4	0x1F00001F ;?ICS_Tahoma40x40+10712
0x194D8	0x001F0000 ;?ICS_Tahoma40x40+10716
0x194DC	0x00001F00 ;?ICS_Tahoma40x40+10720
0x194E0	0x1F00001F ;?ICS_Tahoma40x40+10724
0x194E4	0x001F0000 ;?ICS_Tahoma40x40+10728
0x194E8	0x00003E00 ;?ICS_Tahoma40x40+10732
0x194EC	0xFC0000FE ;?ICS_Tahoma40x40+10736
0x194F0	0x0FF0000F ;?ICS_Tahoma40x40+10740
0x194F4	0x000FF000 ;?ICS_Tahoma40x40+10744
0x194F8	0x7E000FFC ;?ICS_Tahoma40x40+10748
0x194FC	0x003F0000 ;?ICS_Tahoma40x40+10752
0x19500	0x00001F00 ;?ICS_Tahoma40x40+10756
0x19504	0x1F00001F ;?ICS_Tahoma40x40+10760
0x19508	0x001F0000 ;?ICS_Tahoma40x40+10764
0x1950C	0x00001F00 ;?ICS_Tahoma40x40+10768
0x19510	0x1F80001F ;?ICS_Tahoma40x40+10772
0x19514	0x001FFC00 ;?ICS_Tahoma40x40+10776
0x19518	0xFC000FFC ;?ICS_Tahoma40x40+10780
0x1951C	0x01FC0007 ;?ICS_Tahoma40x40+10784
0x19520	0x00000000 ;?ICS_Tahoma40x40+10788
0x19524	0x00000000 ;?ICS_Tahoma40x40+10792
0x19528	0x00000000 ;?ICS_Tahoma40x40+10796
0x1952C	0x00000000 ;?ICS_Tahoma40x40+10800
0x19530	0x00000000 ;?ICS_Tahoma40x40+10804
0x19534	0x00000000 ;?ICS_Tahoma40x40+10808
0x19538	0x00000000 ;?ICS_Tahoma40x40+10812
0x1953C	0x00000000 ;?ICS_Tahoma40x40+10816
0x19540	0x00000000 ;?ICS_Tahoma40x40+10820
0x19544	0x00000000 ;?ICS_Tahoma40x40+10824
0x19548	0x00000000 ;?ICS_Tahoma40x40+10828
0x1954C	0x00000000 ;?ICS_Tahoma40x40+10832
0x19550	0x00000000 ;?ICS_Tahoma40x40+10836
0x19554	0x00000000 ;?ICS_Tahoma40x40+10840
0x19558	0x00000000 ;?ICS_Tahoma40x40+10844
0x1955C	0x00000000 ;?ICS_Tahoma40x40+10848
0x19560	0x00000000 ;?ICS_Tahoma40x40+10852
0x19564	0x00000000 ;?ICS_Tahoma40x40+10856
0x19568	0x01E007C0 ;?ICS_Tahoma40x40+10860
0x1956C	0x01E01FE0 ;?ICS_Tahoma40x40+10864
0x19570	0x01E03FF0 ;?ICS_Tahoma40x40+10868
0x19574	0x01E07FF8 ;?ICS_Tahoma40x40+10872
0x19578	0x01E07C78 ;?ICS_Tahoma40x40+10876
0x1957C	0x00F0F878 ;?ICS_Tahoma40x40+10880
0x19580	0x00F1F03C ;?ICS_Tahoma40x40+10884
0x19584	0x00FFF03C ;?ICS_Tahoma40x40+10888
0x19588	0x007FE03C ;?ICS_Tahoma40x40+10892
0x1958C	0x003FC03C ;?ICS_Tahoma40x40+10896
0x19590	0x001F003C ;?ICS_Tahoma40x40+10900
0x19594	0x00000000 ;?ICS_Tahoma40x40+10904
0x19598	0x00000000 ;?ICS_Tahoma40x40+10908
0x1959C	0x00000000 ;?ICS_Tahoma40x40+10912
0x195A0	0x00000000 ;?ICS_Tahoma40x40+10916
0x195A4	0x00000000 ;?ICS_Tahoma40x40+10920
0x195A8	0x00000000 ;?ICS_Tahoma40x40+10924
0x195AC	0x00000000 ;?ICS_Tahoma40x40+10928
0x195B0	0x00000000 ;?ICS_Tahoma40x40+10932
0x195B4	0x00000000 ;?ICS_Tahoma40x40+10936
0x195B8	0x00000000 ;?ICS_Tahoma40x40+10940
0x195BC	0x00000000 ;?ICS_Tahoma40x40+10944
0x195C0	0x00000000 ;?ICS_Tahoma40x40+10948
0x195C4	0x00000000 ;?ICS_Tahoma40x40+10952
0x195C8	0x00000000 ;?ICS_Tahoma40x40+10956
0x195CC	0x00000000 ;?ICS_Tahoma40x40+10960
0x195D0	0x03FE03FE ;?ICS_Tahoma40x40+10964
0x195D4	0x038E038E ;?ICS_Tahoma40x40+10968
0x195D8	0x038E038E ;?ICS_Tahoma40x40+10972
0x195DC	0x038E038E ;?ICS_Tahoma40x40+10976
0x195E0	0x038E038E ;?ICS_Tahoma40x40+10980
0x195E4	0x038E038E ;?ICS_Tahoma40x40+10984
0x195E8	0x038E038E ;?ICS_Tahoma40x40+10988
0x195EC	0x038E038E ;?ICS_Tahoma40x40+10992
0x195F0	0x038E038E ;?ICS_Tahoma40x40+10996
0x195F4	0x038E038E ;?ICS_Tahoma40x40+11000
0x195F8	0x038E038E ;?ICS_Tahoma40x40+11004
0x195FC	0x038E038E ;?ICS_Tahoma40x40+11008
0x19600	0x03FE03FE ;?ICS_Tahoma40x40+11012
0x19604	0x00000000 ;?ICS_Tahoma40x40+11016
0x19608	0x00000000 ;?ICS_Tahoma40x40+11020
0x1960C	0x00000000 ;?ICS_Tahoma40x40+11024
0x19610	0x00000000 ;?ICS_Tahoma40x40+11028
; end of ?ICS_Tahoma40x40
;ThermalCameraDemo_main.c,0 :: ?ICS_demoText [100]
0x19614	0x00000020 ;?ICS_demoText+0
0x19618	0x00000000 ;?ICS_demoText+4
0x1961C	0x00000000 ;?ICS_demoText+8
0x19620	0x00000000 ;?ICS_demoText+12
0x19624	0x00000000 ;?ICS_demoText+16
0x19628	0x00000000 ;?ICS_demoText+20
0x1962C	0x00000000 ;?ICS_demoText+24
0x19630	0x00000000 ;?ICS_demoText+28
0x19634	0x00000000 ;?ICS_demoText+32
0x19638	0x00000000 ;?ICS_demoText+36
0x1963C	0x00000000 ;?ICS_demoText+40
0x19640	0x00000000 ;?ICS_demoText+44
0x19644	0x00000000 ;?ICS_demoText+48
0x19648	0x00000000 ;?ICS_demoText+52
0x1964C	0x00000000 ;?ICS_demoText+56
0x19650	0x00000000 ;?ICS_demoText+60
0x19654	0x00000000 ;?ICS_demoText+64
0x19658	0x00000000 ;?ICS_demoText+68
0x1965C	0x00000000 ;?ICS_demoText+72
0x19660	0x00000000 ;?ICS_demoText+76
0x19664	0x00000000 ;?ICS_demoText+80
0x19668	0x00000000 ;?ICS_demoText+84
0x1966C	0x00000000 ;?ICS_demoText+88
0x19670	0x00000000 ;?ICS_demoText+92
0x19674	0x00000000 ;?ICS_demoText+96
; end of ?ICS_demoText
;,0 :: _initBlock_40 [136]
; Containing: ?ICS_fMessage [1]
;             ?ICSThermalCameraDemo_main__AT_DSET [8]
;             ?ICSThermalCameraDemo_main_g2c_sRef_tempMin [30]
;             ?ICSThermalCameraDemo_main_g2c_sRef_tempMax [30]
;             ?ICSThermalCameraDemo_main_g2c_sRef_tempAvg [30]
;             ?ICSThermalCameraDemo_main_g2c_sRef_tempAmb [30]
;             ?ICSThermalCameraDemo_main__AT_PUB [7]
0x19678	0x2B544100 ;_initBlock_40+0 : ?ICS_fMessage at 0x19678 : ?ICSThermalCameraDemo_main__AT_DSET at 0x19679
0x1967C	0x54455344 ;_initBlock_40+4
0x19680	0x5F435400 ;_initBlock_40+8 : ?ICSThermalCameraDemo_main_g2c_sRef_tempMin at 0x19681
0x19684	0x504D4554 ;_initBlock_40+12
0x19688	0x4E494D5F ;_initBlock_40+16
0x1968C	0x00000000 ;_initBlock_40+20
0x19690	0x00000000 ;_initBlock_40+24
0x19694	0x00000000 ;_initBlock_40+28
0x19698	0x00000000 ;_initBlock_40+32
0x1969C	0x54000000 ;_initBlock_40+36 : ?ICSThermalCameraDemo_main_g2c_sRef_tempMax at 0x1969F
0x196A0	0x45545F43 ;_initBlock_40+40
0x196A4	0x4D5F504D ;_initBlock_40+44
0x196A8	0x00005841 ;_initBlock_40+48
0x196AC	0x00000000 ;_initBlock_40+52
0x196B0	0x00000000 ;_initBlock_40+56
0x196B4	0x00000000 ;_initBlock_40+60
0x196B8	0x00000000 ;_initBlock_40+64
0x196BC	0x5F435400 ;_initBlock_40+68 : ?ICSThermalCameraDemo_main_g2c_sRef_tempAvg at 0x196BD
0x196C0	0x504D4554 ;_initBlock_40+72
0x196C4	0x4756415F ;_initBlock_40+76
0x196C8	0x00000000 ;_initBlock_40+80
0x196CC	0x00000000 ;_initBlock_40+84
0x196D0	0x00000000 ;_initBlock_40+88
0x196D4	0x00000000 ;_initBlock_40+92
0x196D8	0x54000000 ;_initBlock_40+96 : ?ICSThermalCameraDemo_main_g2c_sRef_tempAmb at 0x196DB
0x196DC	0x45545F43 ;_initBlock_40+100
0x196E0	0x415F504D ;_initBlock_40+104
0x196E4	0x0000424D ;_initBlock_40+108
0x196E8	0x00000000 ;_initBlock_40+112
0x196EC	0x00000000 ;_initBlock_40+116
0x196F0	0x00000000 ;_initBlock_40+120
0x196F4	0x00000000 ;_initBlock_40+124
0x196F8	0x2B544100 ;_initBlock_40+128 : ?ICSThermalCameraDemo_main__AT_PUB at 0x196F9
0x196FC	0x00425550 ;_initBlock_40+132
; end of _initBlock_40
;__Lib_Conversions.c,0 :: ?ICS?lstr1___Lib_Conversions [4]
0x19700	0x004E614E ;?ICS?lstr1___Lib_Conversions+0
; end of ?ICS?lstr1___Lib_Conversions
;__Lib_Conversions.c,0 :: ?ICS?lstr2___Lib_Conversions [2]
0x19704	0x0030 ;?ICS?lstr2___Lib_Conversions+0
; end of ?ICS?lstr2___Lib_Conversions
;__Lib_Conversions.c,0 :: ?ICS?lstr3___Lib_Conversions [4]
0x19706	0x00464E49 ;?ICS?lstr3___Lib_Conversions+0
; end of ?ICS?lstr3___Lib_Conversions
;,0 :: _initBlock_44 [2]
; Containing: ?ICS_set_timeout_on [1]
;             ?ICS__Lib_Mmc_SDIO_cardType [1]
0x1970A	0x0000 ;_initBlock_44+0 : ?ICS_set_timeout_on at 0x1970A : ?ICS__Lib_Mmc_SDIO_cardType at 0x1970B
; end of _initBlock_44
;__Lib_FT5XX6.c,0 :: ?ICS__Lib_FT5XX6_OrientPrototype0 [16]
0x1970C	0x2000C9B0 ;?ICS__Lib_FT5XX6_OrientPrototype0+0
0x19710	0x2000C9B1 ;?ICS__Lib_FT5XX6_OrientPrototype0+4
0x19714	0x2000C9B2 ;?ICS__Lib_FT5XX6_OrientPrototype0+8
0x19718	0x2000C9B3 ;?ICS__Lib_FT5XX6_OrientPrototype0+12
; end of ?ICS__Lib_FT5XX6_OrientPrototype0
;__Lib_FT5XX6.c,0 :: ?ICS__Lib_FT5XX6_OrientPrototype1 [16]
0x1971C	0x2000C9B3 ;?ICS__Lib_FT5XX6_OrientPrototype1+0
0x19720	0x2000C9B0 ;?ICS__Lib_FT5XX6_OrientPrototype1+4
0x19724	0x2000C9B1 ;?ICS__Lib_FT5XX6_OrientPrototype1+8
0x19728	0x2000C9B2 ;?ICS__Lib_FT5XX6_OrientPrototype1+12
; end of ?ICS__Lib_FT5XX6_OrientPrototype1
;__Lib_FT5XX6.c,0 :: ?ICS__Lib_FT5XX6_OrientPrototype2 [16]
0x1972C	0x2000C9B2 ;?ICS__Lib_FT5XX6_OrientPrototype2+0
0x19730	0x2000C9B3 ;?ICS__Lib_FT5XX6_OrientPrototype2+4
0x19734	0x2000C9B0 ;?ICS__Lib_FT5XX6_OrientPrototype2+8
0x19738	0x2000C9B1 ;?ICS__Lib_FT5XX6_OrientPrototype2+12
; end of ?ICS__Lib_FT5XX6_OrientPrototype2
;__Lib_FT5XX6.c,0 :: ?ICS__Lib_FT5XX6_OrientPrototype3 [16]
0x1973C	0x2000C9B1 ;?ICS__Lib_FT5XX6_OrientPrototype3+0
0x19740	0x2000C9B2 ;?ICS__Lib_FT5XX6_OrientPrototype3+4
0x19744	0x2000C9B3 ;?ICS__Lib_FT5XX6_OrientPrototype3+8
0x19748	0x2000C9B0 ;?ICS__Lib_FT5XX6_OrientPrototype3+12
; end of ?ICS__Lib_FT5XX6_OrientPrototype3
;__Lib_I2C_123.c,0 :: ?ICS__Lib_I2C_123__I2C1_TIMEOUT [4]
0x1974C	0x00000000 ;?ICS__Lib_I2C_123__I2C1_TIMEOUT+0
; end of ?ICS__Lib_I2C_123__I2C1_TIMEOUT
;__Lib_I2C_123.c,0 :: ?ICS__Lib_I2C_123__I2C2_TIMEOUT [4]
0x19750	0x00000000 ;?ICS__Lib_I2C_123__I2C2_TIMEOUT+0
; end of ?ICS__Lib_I2C_123__I2C2_TIMEOUT
;__Lib_I2C_123.c,0 :: ?ICS__Lib_I2C_123__I2C3_TIMEOUT [4]
0x19754	0x00000000 ;?ICS__Lib_I2C_123__I2C3_TIMEOUT+0
; end of ?ICS__Lib_I2C_123__I2C3_TIMEOUT
;__Lib_I2C_123.c,0 :: ?ICS__Lib_I2C_123__I2Cx_TIMEOUT [4]
0x19758	0x00000000 ;?ICS__Lib_I2C_123__I2Cx_TIMEOUT+0
; end of ?ICS__Lib_I2C_123__I2Cx_TIMEOUT
;__Lib_Mmc_SDIO.c,0 :: ?ICS__Lib_Mmc_SDIO_Mmc_Write_Sector_Ptr [4]
0x1975C	0x000007E9 ;?ICS__Lib_Mmc_SDIO_Mmc_Write_Sector_Ptr+0
; end of ?ICS__Lib_Mmc_SDIO_Mmc_Write_Sector_Ptr
;__Lib_Mmc_SDIO.c,0 :: ?ICS__Lib_Mmc_SDIO_TotalNumberOfBytes [4]
0x19760	0x00000000 ;?ICS__Lib_Mmc_SDIO_TotalNumberOfBytes+0
; end of ?ICS__Lib_Mmc_SDIO_TotalNumberOfBytes
;__Lib_Mmc_SDIO.c,0 :: ?ICS__Lib_Mmc_SDIO_RCA [4]
0x19764	0x00000000 ;?ICS__Lib_Mmc_SDIO_RCA+0
; end of ?ICS__Lib_Mmc_SDIO_RCA
;__Lib_Mmc_SDIO.c,0 :: ?ICS__Lib_Mmc_SDIO_CardTypeSdio [4]
0x19768	0x00000000 ;?ICS__Lib_Mmc_SDIO_CardTypeSdio+0
; end of ?ICS__Lib_Mmc_SDIO_CardTypeSdio
;__Lib_Mmc_SDIO.c,0 :: ?ICS_delay_time_cmd [4]
0x1976C	0x00000064 ;?ICS_delay_time_cmd+0
; end of ?ICS_delay_time_cmd
;__Lib_Mmc_SDIO.c,0 :: ?ICS_delay_time_spi [4]
0x19770	0x000003E8 ;?ICS_delay_time_spi+0
; end of ?ICS_delay_time_spi
;__Lib_Mmc_SDIO.c,0 :: ?ICS_delay_time_init [4]
0x19774	0x00002710 ;?ICS_delay_time_init+0
; end of ?ICS_delay_time_init
;__Lib_Mmc_SDIO.c,0 :: ?ICS__Lib_Mmc_SDIO_Mmc_Multi_Read_Start_Ptr [4]
0x19778	0x00000E1D ;?ICS__Lib_Mmc_SDIO_Mmc_Multi_Read_Start_Ptr+0
; end of ?ICS__Lib_Mmc_SDIO_Mmc_Multi_Read_Start_Ptr
;__Lib_Mmc_SDIO.c,0 :: ?ICS__Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_Ptr [4]
0x1977C	0x00001229 ;?ICS__Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_Ptr+0
; end of ?ICS__Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_Ptr
;__Lib_Mmc_SDIO.c,0 :: ?ICS__Lib_Mmc_SDIO_Mmc_Init_Ptr [4]
0x19780	0x0000BBA9 ;?ICS__Lib_Mmc_SDIO_Mmc_Init_Ptr+0
; end of ?ICS__Lib_Mmc_SDIO_Mmc_Init_Ptr
;__Lib_Mmc_SDIO.c,0 :: ?ICS__Lib_Mmc_SDIO_Mmc_Multi_Read_Stop_Ptr [4]
0x19784	0x0000B7D5 ;?ICS__Lib_Mmc_SDIO_Mmc_Multi_Read_Stop_Ptr+0
; end of ?ICS__Lib_Mmc_SDIO_Mmc_Multi_Read_Stop_Ptr
;__Lib_Mmc_SDIO.c,0 :: ?ICS__Lib_Mmc_SDIO_Mmc_Read_Sector_Ptr [4]
0x19788	0x00000755 ;?ICS__Lib_Mmc_SDIO_Mmc_Read_Sector_Ptr+0
; end of ?ICS__Lib_Mmc_SDIO_Mmc_Read_Sector_Ptr
;__Lib_System_4XX.c,0 :: ?ICS__Lib_System_4XX_APBAHBPrescTable [16]
0x1978C	0x00000000 ;?ICS__Lib_System_4XX_APBAHBPrescTable+0
0x19790	0x04030201 ;?ICS__Lib_System_4XX_APBAHBPrescTable+4
0x19794	0x04030201 ;?ICS__Lib_System_4XX_APBAHBPrescTable+8
0x19798	0x09080706 ;?ICS__Lib_System_4XX_APBAHBPrescTable+12
; end of ?ICS__Lib_System_4XX_APBAHBPrescTable
;,0 :: _initBlock_66 [2]
; Containing: ?ICS__Lib_TFT_FontInitialized [1]
;             ?ICS__Lib_TFT___SSD1963_controller [1]
0x1979C	0x0000 ;_initBlock_66+0 : ?ICS__Lib_TFT_FontInitialized at 0x1979C : ?ICS__Lib_TFT___SSD1963_controller at 0x1979D
; end of _initBlock_66
;__Lib_TFT.c,0 :: ?ICS__Lib_TFT_Ptr_Set [2]
0x1979E	0x0000 ;?ICS__Lib_TFT_Ptr_Set+0
; end of ?ICS__Lib_TFT_Ptr_Set
;,0 :: _initBlock_68 [2]
; Containing: ?ICS__Lib_TFT___no_acceleration [1]
;             ?ICS__Lib_TFT___MM_plus [1]
0x197A0	0x0000 ;_initBlock_68+0 : ?ICS__Lib_TFT___no_acceleration at 0x197A0 : ?ICS__Lib_TFT___MM_plus at 0x197A1
; end of _initBlock_68
;__Lib_TFT_Defs.c,0 :: ?ICS__Lib_TFT_Defs___controller [2]
0x197A2	0x00FF ;?ICS__Lib_TFT_Defs___controller+0
; end of ?ICS__Lib_TFT_Defs___controller
;,0 :: _initBlock_70 [2]
; Containing: ?ICS__Lib_TFT_Defs_TFT_Disp_Rotation [1]
;             ?ICS__Lib_TFT_Defs_TFT_Rotated_180 [1]
0x197A4	0x0000 ;_initBlock_70+0 : ?ICS__Lib_TFT_Defs_TFT_Disp_Rotation at 0x197A4 : ?ICS__Lib_TFT_Defs_TFT_Rotated_180 at 0x197A5
; end of _initBlock_70
;ThermalCameraDemo_main.c,4 :: _TMP_IMAGE3_bmp [8192]
0x197A6	0x616F8AF3 ;_TMP_IMAGE3_bmp+0
0x197AA	0x696F698F ;_TMP_IMAGE3_bmp+4
0x197AE	0x694F696F ;_TMP_IMAGE3_bmp+8
0x197B2	0x614E614F ;_TMP_IMAGE3_bmp+12
0x197B6	0x612F614E ;_TMP_IMAGE3_bmp+16
0x197BA	0x612E612E ;_TMP_IMAGE3_bmp+20
0x197BE	0x610E612E ;_TMP_IMAGE3_bmp+24
0x197C2	0x610E610E ;_TMP_IMAGE3_bmp+28
0x197C6	0x610E610E ;_TMP_IMAGE3_bmp+32
0x197CA	0x48F060EE ;_TMP_IMAGE3_bmp+36
0x197CE	0x38F138F1 ;_TMP_IMAGE3_bmp+40
0x197D2	0x295138D0 ;_TMP_IMAGE3_bmp+44
0x197D6	0x1AB41AB5 ;_TMP_IMAGE3_bmp+48
0x197DA	0x1BEF1B71 ;_TMP_IMAGE3_bmp+52
0x197DE	0x25C91C0D ;_TMP_IMAGE3_bmp+56
0x197E2	0x2EC525C8 ;_TMP_IMAGE3_bmp+60
0x197E6	0x7EC41EC4 ;_TMP_IMAGE3_bmp+64
0x197EA	0xD6C4AEC4 ;_TMP_IMAGE3_bmp+68
0x197EE	0xDEE4DEE4 ;_TMP_IMAGE3_bmp+72
0x197F2	0xDEE4DEE4 ;_TMP_IMAGE3_bmp+76
0x197F6	0xAEE4BEA4 ;_TMP_IMAGE3_bmp+80
0x197FA	0x26C41EA3 ;_TMP_IMAGE3_bmp+84
0x197FE	0x26E426E4 ;_TMP_IMAGE3_bmp+88
0x19802	0x26E526E4 ;_TMP_IMAGE3_bmp+92
0x19806	0x2EE526E5 ;_TMP_IMAGE3_bmp+96
0x1980A	0x36C426E4 ;_TMP_IMAGE3_bmp+100
0x1980E	0xAEE5B6E5 ;_TMP_IMAGE3_bmp+104
0x19812	0xAEE5B6C5 ;_TMP_IMAGE3_bmp+108
0x19816	0x2E2A2EE5 ;_TMP_IMAGE3_bmp+112
0x1981A	0x2BD22C6D ;_TMP_IMAGE3_bmp+116
0x1981E	0x2AD62B93 ;_TMP_IMAGE3_bmp+120
0x19822	0x495132B5 ;_TMP_IMAGE3_bmp+124
0x19826	0x614F8AF3 ;_TMP_IMAGE3_bmp+128
0x1982A	0x616F696F ;_TMP_IMAGE3_bmp+132
0x1982E	0x614F694F ;_TMP_IMAGE3_bmp+136
0x19832	0x612E614E ;_TMP_IMAGE3_bmp+140
0x19836	0x612E612E ;_TMP_IMAGE3_bmp+144
0x1983A	0x612E612E ;_TMP_IMAGE3_bmp+148
0x1983E	0x610E610E ;_TMP_IMAGE3_bmp+152
0x19842	0x58EE590E ;_TMP_IMAGE3_bmp+156
0x19846	0x58EE58EE ;_TMP_IMAGE3_bmp+160
0x1984A	0x38F060ED ;_TMP_IMAGE3_bmp+164
0x1984E	0x38D038D0 ;_TMP_IMAGE3_bmp+168
0x19852	0x299238B0 ;_TMP_IMAGE3_bmp+172
0x19856	0x1AD21A75 ;_TMP_IMAGE3_bmp+176
0x1985A	0x1C2E1B31 ;_TMP_IMAGE3_bmp+180
0x1985E	0x1DA81C2C ;_TMP_IMAGE3_bmp+184
0x19862	0x16421D85 ;_TMP_IMAGE3_bmp+188
0x19866	0x9E233E02 ;_TMP_IMAGE3_bmp+192
0x1986A	0xCE439E02 ;_TMP_IMAGE3_bmp+196
0x1986E	0xC5E2C602 ;_TMP_IMAGE3_bmp+200
0x19872	0xCE22C602 ;_TMP_IMAGE3_bmp+204
0x19876	0x9E23BE23 ;_TMP_IMAGE3_bmp+208
0x1987A	0x0E2355E2 ;_TMP_IMAGE3_bmp+212
0x1987E	0x16431642 ;_TMP_IMAGE3_bmp+216
0x19882	0x1E231E23 ;_TMP_IMAGE3_bmp+220
0x19886	0x1E231E43 ;_TMP_IMAGE3_bmp+224
0x1988A	0x6E031623 ;_TMP_IMAGE3_bmp+228
0x1988E	0x9E039E43 ;_TMP_IMAGE3_bmp+232
0x19892	0xAE24CE44 ;_TMP_IMAGE3_bmp+236
0x19896	0x25C73664 ;_TMP_IMAGE3_bmp+240
0x1989A	0x23B02CCD ;_TMP_IMAGE3_bmp+244
0x1989E	0x2AB52B73 ;_TMP_IMAGE3_bmp+248
0x198A2	0x49302AD5 ;_TMP_IMAGE3_bmp+252
0x198A6	0x614E8AD2 ;_TMP_IMAGE3_bmp+256
0x198AA	0x614F616F ;_TMP_IMAGE3_bmp+260
0x198AE	0x614E614F ;_TMP_IMAGE3_bmp+264
0x198B2	0x612E612E ;_TMP_IMAGE3_bmp+268
0x198B6	0x612E612E ;_TMP_IMAGE3_bmp+272
0x198BA	0x590E610E ;_TMP_IMAGE3_bmp+276
0x198BE	0x590E590E ;_TMP_IMAGE3_bmp+280
0x198C2	0x58ED58EE ;_TMP_IMAGE3_bmp+284
0x198C6	0x58EE58EE ;_TMP_IMAGE3_bmp+288
0x198CA	0x38D058CD ;_TMP_IMAGE3_bmp+292
0x198CE	0x38D038D0 ;_TMP_IMAGE3_bmp+296
0x198D2	0x21B238B0 ;_TMP_IMAGE3_bmp+300
0x198D6	0x1B121A74 ;_TMP_IMAGE3_bmp+304
0x198DA	0x1BCD1B4F ;_TMP_IMAGE3_bmp+308
0x198DE	0x15452529 ;_TMP_IMAGE3_bmp+312
0x198E2	0x1DE21643 ;_TMP_IMAGE3_bmp+316
0x198E6	0x95E2A603 ;_TMP_IMAGE3_bmp+320
0x198EA	0xC602C603 ;_TMP_IMAGE3_bmp+324
0x198EE	0xC5C2C5A2 ;_TMP_IMAGE3_bmp+328
0x198F2	0xC5E2C5A2 ;_TMP_IMAGE3_bmp+332
0x198F6	0x95E3CE23 ;_TMP_IMAGE3_bmp+336
0x198FA	0x4DE29603 ;_TMP_IMAGE3_bmp+340
0x198FE	0x15E31DC2 ;_TMP_IMAGE3_bmp+344
0x19902	0x15E215E2 ;_TMP_IMAGE3_bmp+348
0x19906	0x15E215E3 ;_TMP_IMAGE3_bmp+352
0x1990A	0x9E2345C3 ;_TMP_IMAGE3_bmp+356
0x1990E	0xBE039603 ;_TMP_IMAGE3_bmp+360
0x19912	0xC604CE23 ;_TMP_IMAGE3_bmp+364
0x19916	0x1DE56624 ;_TMP_IMAGE3_bmp+368
0x1991A	0x23CF2CEB ;_TMP_IMAGE3_bmp+372
0x1991E	0x22942372 ;_TMP_IMAGE3_bmp+376
0x19922	0x41302B16 ;_TMP_IMAGE3_bmp+380
0x19926	0x612E8AD2 ;_TMP_IMAGE3_bmp+384
0x1992A	0x614E614F ;_TMP_IMAGE3_bmp+388
0x1992E	0x612E614E ;_TMP_IMAGE3_bmp+392
0x19932	0x612E612E ;_TMP_IMAGE3_bmp+396
0x19936	0x610E612E ;_TMP_IMAGE3_bmp+400
0x1993A	0x590E610E ;_TMP_IMAGE3_bmp+404
0x1993E	0x58ED58EE ;_TMP_IMAGE3_bmp+408
0x19942	0x58ED58ED ;_TMP_IMAGE3_bmp+412
0x19946	0x58CD58CE ;_TMP_IMAGE3_bmp+416
0x1994A	0x30D050CE ;_TMP_IMAGE3_bmp+420
0x1994E	0x38D038D0 ;_TMP_IMAGE3_bmp+424
0x19952	0x21F338AF ;_TMP_IMAGE3_bmp+428
0x19956	0x1B111254 ;_TMP_IMAGE3_bmp+432
0x1995A	0x140B13AE ;_TMP_IMAGE3_bmp+436
0x1995E	0x1E231D67 ;_TMP_IMAGE3_bmp+440
0x19962	0x862215E2 ;_TMP_IMAGE3_bmp+444
0x19966	0xC6029DE2 ;_TMP_IMAGE3_bmp+448
0x1996A	0xBDA2C622 ;_TMP_IMAGE3_bmp+452
0x1996E	0xC5C2C5C2 ;_TMP_IMAGE3_bmp+456
0x19972	0xC5C2C5C2 ;_TMP_IMAGE3_bmp+460
0x19976	0xB5E2C602 ;_TMP_IMAGE3_bmp+464
0x1997A	0x9E228E02 ;_TMP_IMAGE3_bmp+468
0x1997E	0x6E028E23 ;_TMP_IMAGE3_bmp+472
0x19982	0x76037603 ;_TMP_IMAGE3_bmp+476
0x19986	0x860365E2 ;_TMP_IMAGE3_bmp+480
0x1998A	0x96039623 ;_TMP_IMAGE3_bmp+484
0x1998E	0xCE23A5E3 ;_TMP_IMAGE3_bmp+488
0x19992	0xCE44C623 ;_TMP_IMAGE3_bmp+492
0x19996	0x26449E23 ;_TMP_IMAGE3_bmp+496
0x1999A	0x23EF2D6A ;_TMP_IMAGE3_bmp+500
0x1999E	0x22B42372 ;_TMP_IMAGE3_bmp+504
0x199A2	0x395122F5 ;_TMP_IMAGE3_bmp+508
0x199A6	0x612E8AD2 ;_TMP_IMAGE3_bmp+512
0x199AA	0x614E614F ;_TMP_IMAGE3_bmp+516
0x199AE	0x612E612E ;_TMP_IMAGE3_bmp+520
0x199B2	0x612E612E ;_TMP_IMAGE3_bmp+524
0x199B6	0x610E610E ;_TMP_IMAGE3_bmp+528
0x199BA	0x58EE58EE ;_TMP_IMAGE3_bmp+532
0x199BE	0x58ED58ED ;_TMP_IMAGE3_bmp+536
0x199C2	0x58CD58ED ;_TMP_IMAGE3_bmp+540
0x199C6	0x58CD58CD ;_TMP_IMAGE3_bmp+544
0x199CA	0x30D050CE ;_TMP_IMAGE3_bmp+548
0x199CE	0x30B030B0 ;_TMP_IMAGE3_bmp+552
0x199D2	0x1A13308F ;_TMP_IMAGE3_bmp+556
0x199D6	0x13101273 ;_TMP_IMAGE3_bmp+560
0x199DA	0x1D6913CD ;_TMP_IMAGE3_bmp+564
0x199DE	0x0E2215C4 ;_TMP_IMAGE3_bmp+568
0x199E2	0x9DE26602 ;_TMP_IMAGE3_bmp+572
0x199E6	0xC602BE02 ;_TMP_IMAGE3_bmp+576
0x199EA	0xC5C2C5C2 ;_TMP_IMAGE3_bmp+580
0x199EE	0xBD22BD22 ;_TMP_IMAGE3_bmp+584
0x199F2	0xC5A2C5C2 ;_TMP_IMAGE3_bmp+588
0x199F6	0xC622C5E2 ;_TMP_IMAGE3_bmp+592
0x199FA	0x95E2ADE2 ;_TMP_IMAGE3_bmp+596
0x199FE	0x96039602 ;_TMP_IMAGE3_bmp+600
0x19A02	0x9DE29602 ;_TMP_IMAGE3_bmp+604
0x19A06	0x96039603 ;_TMP_IMAGE3_bmp+608
0x19A0A	0x9DE29603 ;_TMP_IMAGE3_bmp+612
0x19A0E	0xC623C603 ;_TMP_IMAGE3_bmp+616
0x19A12	0xCE23C603 ;_TMP_IMAGE3_bmp+620
0x19A16	0x3663B623 ;_TMP_IMAGE3_bmp+624
0x19A1A	0x23ED25C8 ;_TMP_IMAGE3_bmp+628
0x19A1E	0x22F42371 ;_TMP_IMAGE3_bmp+632
0x19A22	0x31F322B5 ;_TMP_IMAGE3_bmp+636
0x19A26	0x612E82D2 ;_TMP_IMAGE3_bmp+640
0x19A2A	0x612E614E ;_TMP_IMAGE3_bmp+644
0x19A2E	0x612E612E ;_TMP_IMAGE3_bmp+648
0x19A32	0x610E612E ;_TMP_IMAGE3_bmp+652
0x19A36	0x590E590E ;_TMP_IMAGE3_bmp+656
0x19A3A	0x58ED58ED ;_TMP_IMAGE3_bmp+660
0x19A3E	0x58CD58ED ;_TMP_IMAGE3_bmp+664
0x19A42	0x58CD58CD ;_TMP_IMAGE3_bmp+668
0x19A46	0x58CD58CD ;_TMP_IMAGE3_bmp+672
0x19A4A	0x30B048AE ;_TMP_IMAGE3_bmp+676
0x19A4E	0x30B030B0 ;_TMP_IMAGE3_bmp+680
0x19A52	0x1A75308F ;_TMP_IMAGE3_bmp+684
0x19A56	0x13301272 ;_TMP_IMAGE3_bmp+688
0x19A5A	0x15861C0B ;_TMP_IMAGE3_bmp+692
0x19A5E	0x4E021642 ;_TMP_IMAGE3_bmp+696
0x19A62	0xADE29E02 ;_TMP_IMAGE3_bmp+700
0x19A66	0xC5E2C622 ;_TMP_IMAGE3_bmp+704
0x19A6A	0xBD42C5A2 ;_TMP_IMAGE3_bmp+708
0x19A6E	0xC502BD02 ;_TMP_IMAGE3_bmp+712
0x19A72	0xC5C2BD42 ;_TMP_IMAGE3_bmp+716
0x19A76	0xC622C5A2 ;_TMP_IMAGE3_bmp+720
0x19A7A	0xC623C622 ;_TMP_IMAGE3_bmp+724
0x19A7E	0xB5E2B602 ;_TMP_IMAGE3_bmp+728
0x19A82	0xC623BE02 ;_TMP_IMAGE3_bmp+732
0x19A86	0xA5E2B602 ;_TMP_IMAGE3_bmp+736
0x19A8A	0xC603ADE3 ;_TMP_IMAGE3_bmp+740
0x19A8E	0xC623C623 ;_TMP_IMAGE3_bmp+744
0x19A92	0xCE03C5C3 ;_TMP_IMAGE3_bmp+748
0x19A96	0x3E23BE23 ;_TMP_IMAGE3_bmp+752
0x19A9A	0x242D25E7 ;_TMP_IMAGE3_bmp+756
0x19A9E	0x23132371 ;_TMP_IMAGE3_bmp+760
0x19AA2	0x2A5422B5 ;_TMP_IMAGE3_bmp+764
0x19AA6	0x612E82B2 ;_TMP_IMAGE3_bmp+768
0x19AAA	0x612E612E ;_TMP_IMAGE3_bmp+772
0x19AAE	0x610E612E ;_TMP_IMAGE3_bmp+776
0x19AB2	0x590E610E ;_TMP_IMAGE3_bmp+780
0x19AB6	0x58ED58EE ;_TMP_IMAGE3_bmp+784
0x19ABA	0x58ED58ED ;_TMP_IMAGE3_bmp+788
0x19ABE	0x58CD58CD ;_TMP_IMAGE3_bmp+792
0x19AC2	0x58CD58CD ;_TMP_IMAGE3_bmp+796
0x19AC6	0x58AD58AD ;_TMP_IMAGE3_bmp+800
0x19ACA	0x30B038AF ;_TMP_IMAGE3_bmp+804
0x19ACE	0x30B030B0 ;_TMP_IMAGE3_bmp+808
0x19AD2	0x125528AF ;_TMP_IMAGE3_bmp+812
0x19AD6	0x130E1292 ;_TMP_IMAGE3_bmp+816
0x19ADA	0x15C41CEA ;_TMP_IMAGE3_bmp+820
0x19ADE	0x96221621 ;_TMP_IMAGE3_bmp+824
0x19AE2	0xC60295E1 ;_TMP_IMAGE3_bmp+828
0x19AE6	0xBDC2C601 ;_TMP_IMAGE3_bmp+832
0x19AEA	0xBD02C5C2 ;_TMP_IMAGE3_bmp+836
0x19AEE	0xBD22BD02 ;_TMP_IMAGE3_bmp+840
0x19AF2	0xC5A2BD02 ;_TMP_IMAGE3_bmp+844
0x19AF6	0xC5C2C5C1 ;_TMP_IMAGE3_bmp+848
0x19AFA	0xC622C622 ;_TMP_IMAGE3_bmp+852
0x19AFE	0xC622C622 ;_TMP_IMAGE3_bmp+856
0x19B02	0xC622C622 ;_TMP_IMAGE3_bmp+860
0x19B06	0xC622C622 ;_TMP_IMAGE3_bmp+864
0x19B0A	0xC622C622 ;_TMP_IMAGE3_bmp+868
0x19B0E	0xC602C623 ;_TMP_IMAGE3_bmp+872
0x19B12	0xC5E3C5A3 ;_TMP_IMAGE3_bmp+876
0x19B16	0x5623CE23 ;_TMP_IMAGE3_bmp+880
0x19B1A	0x248C1E06 ;_TMP_IMAGE3_bmp+884
0x19B1E	0x23522390 ;_TMP_IMAGE3_bmp+888
0x19B22	0x2AD52274 ;_TMP_IMAGE3_bmp+892
0x19B26	0x610E82B2 ;_TMP_IMAGE3_bmp+896
0x19B2A	0x612E612E ;_TMP_IMAGE3_bmp+900
0x19B2E	0x610E612E ;_TMP_IMAGE3_bmp+904
0x19B32	0x58EE590E ;_TMP_IMAGE3_bmp+908
0x19B36	0x58EE58ED ;_TMP_IMAGE3_bmp+912
0x19B3A	0x58CD58CE ;_TMP_IMAGE3_bmp+916
0x19B3E	0x58CD58CD ;_TMP_IMAGE3_bmp+920
0x19B42	0x50AD58CD ;_TMP_IMAGE3_bmp+924
0x19B46	0x58AD58AD ;_TMP_IMAGE3_bmp+928
0x19B4A	0x309030AF ;_TMP_IMAGE3_bmp+932
0x19B4E	0x308F3090 ;_TMP_IMAGE3_bmp+936
0x19B52	0x125428D0 ;_TMP_IMAGE3_bmp+940
0x19B56	0x134F12B1 ;_TMP_IMAGE3_bmp+944
0x19B5A	0x16231D09 ;_TMP_IMAGE3_bmp+948
0x19B5E	0x9DE24601 ;_TMP_IMAGE3_bmp+952
0x19B62	0xC601B602 ;_TMP_IMAGE3_bmp+956
0x19B66	0xC5A1C5E1 ;_TMP_IMAGE3_bmp+960
0x19B6A	0xBD01C5A2 ;_TMP_IMAGE3_bmp+964
0x19B6E	0xBD21C522 ;_TMP_IMAGE3_bmp+968
0x19B72	0xBD21C522 ;_TMP_IMAGE3_bmp+972
0x19B76	0xC5C2C5C2 ;_TMP_IMAGE3_bmp+976
0x19B7A	0xBDE2C5A2 ;_TMP_IMAGE3_bmp+980
0x19B7E	0xC5E2C5E2 ;_TMP_IMAGE3_bmp+984
0x19B82	0xC5A2C5C2 ;_TMP_IMAGE3_bmp+988
0x19B86	0xC602C5E2 ;_TMP_IMAGE3_bmp+992
0x19B8A	0xC602C602 ;_TMP_IMAGE3_bmp+996
0x19B8E	0xC5C2C602 ;_TMP_IMAGE3_bmp+1000
0x19B92	0xC5C3C5A2 ;_TMP_IMAGE3_bmp+1004
0x19B96	0x6602CE23 ;_TMP_IMAGE3_bmp+1008
0x19B9A	0x24AB1605 ;_TMP_IMAGE3_bmp+1012
0x19B9E	0x23521BAF ;_TMP_IMAGE3_bmp+1016
0x19BA2	0x22952294 ;_TMP_IMAGE3_bmp+1020
0x19BA6	0x590E82B2 ;_TMP_IMAGE3_bmp+1024
0x19BAA	0x612E612E ;_TMP_IMAGE3_bmp+1028
0x19BAE	0x590E590E ;_TMP_IMAGE3_bmp+1032
0x19BB2	0x58ED58EE ;_TMP_IMAGE3_bmp+1036
0x19BB6	0x58CE58ED ;_TMP_IMAGE3_bmp+1040
0x19BBA	0x58CD58CD ;_TMP_IMAGE3_bmp+1044
0x19BBE	0x58AD58CD ;_TMP_IMAGE3_bmp+1048
0x19BC2	0x50AD50AD ;_TMP_IMAGE3_bmp+1052
0x19BC6	0x50AD58AD ;_TMP_IMAGE3_bmp+1056
0x19BCA	0x3090308F ;_TMP_IMAGE3_bmp+1060
0x19BCE	0x306F308F ;_TMP_IMAGE3_bmp+1064
0x19BD2	0x12342110 ;_TMP_IMAGE3_bmp+1068
0x19BD6	0x136E12D2 ;_TMP_IMAGE3_bmp+1072
0x19BDA	0x0E421527 ;_TMP_IMAGE3_bmp+1076
0x19BDE	0xA5E27E01 ;_TMP_IMAGE3_bmp+1080
0x19BE2	0xC602CE01 ;_TMP_IMAGE3_bmp+1084
0x19BE6	0xC5A1BDA1 ;_TMP_IMAGE3_bmp+1088
0x19BEA	0xBD01BD81 ;_TMP_IMAGE3_bmp+1092
0x19BEE	0xBD21BD21 ;_TMP_IMAGE3_bmp+1096
0x19BF2	0xBD01BD21 ;_TMP_IMAGE3_bmp+1100
0x19BF6	0xC5C2C541 ;_TMP_IMAGE3_bmp+1104
0x19BFA	0xC5C1C5C1 ;_TMP_IMAGE3_bmp+1108
0x19BFE	0xC5C1C5A2 ;_TMP_IMAGE3_bmp+1112
0x19C02	0xC5A2C5C2 ;_TMP_IMAGE3_bmp+1116
0x19C06	0xC5C2C5C2 ;_TMP_IMAGE3_bmp+1120
0x19C0A	0xC5C2C5C2 ;_TMP_IMAGE3_bmp+1124
0x19C0E	0xC5A2BDA2 ;_TMP_IMAGE3_bmp+1128
0x19C12	0xC5A2C5C2 ;_TMP_IMAGE3_bmp+1132
0x19C16	0x8E23CE23 ;_TMP_IMAGE3_bmp+1136
0x19C1A	0x252A1623 ;_TMP_IMAGE3_bmp+1140
0x19C1E	0x1B5123EF ;_TMP_IMAGE3_bmp+1144
0x19C22	0x229522F3 ;_TMP_IMAGE3_bmp+1148
0x19C26	0x590E82B2 ;_TMP_IMAGE3_bmp+1152
0x19C2A	0x590E612E ;_TMP_IMAGE3_bmp+1156
0x19C2E	0x58ED590E ;_TMP_IMAGE3_bmp+1160
0x19C32	0x58ED58ED ;_TMP_IMAGE3_bmp+1164
0x19C36	0x58CD58ED ;_TMP_IMAGE3_bmp+1168
0x19C3A	0x58CD58CD ;_TMP_IMAGE3_bmp+1172
0x19C3E	0x50AD58AD ;_TMP_IMAGE3_bmp+1176
0x19C42	0x50AD50AD ;_TMP_IMAGE3_bmp+1180
0x19C46	0x408E50AD ;_TMP_IMAGE3_bmp+1184
0x19C4A	0x308F3090 ;_TMP_IMAGE3_bmp+1188
0x19C4E	0x306F306F ;_TMP_IMAGE3_bmp+1192
0x19C52	0x12342192 ;_TMP_IMAGE3_bmp+1196
0x19C56	0x138D12D1 ;_TMP_IMAGE3_bmp+1200
0x19C5A	0x0E211566 ;_TMP_IMAGE3_bmp+1204
0x19C5E	0xBDE18E01 ;_TMP_IMAGE3_bmp+1208
0x19C62	0xBDC1C601 ;_TMP_IMAGE3_bmp+1212
0x19C66	0xC5A1BDA1 ;_TMP_IMAGE3_bmp+1216
0x19C6A	0xBD01BD61 ;_TMP_IMAGE3_bmp+1220
0x19C6E	0xBD21BD01 ;_TMP_IMAGE3_bmp+1224
0x19C72	0xBD01BD21 ;_TMP_IMAGE3_bmp+1228
0x19C76	0xBD21BD01 ;_TMP_IMAGE3_bmp+1232
0x19C7A	0xC5C1C582 ;_TMP_IMAGE3_bmp+1236
0x19C7E	0xC582C5C1 ;_TMP_IMAGE3_bmp+1240
0x19C82	0xBD21BD41 ;_TMP_IMAGE3_bmp+1244
0x19C86	0xC5C2C562 ;_TMP_IMAGE3_bmp+1248
0x19C8A	0xC5C2C5C2 ;_TMP_IMAGE3_bmp+1252
0x19C8E	0xC5C2C5A2 ;_TMP_IMAGE3_bmp+1256
0x19C92	0xC5A2C5A2 ;_TMP_IMAGE3_bmp+1260
0x19C96	0xA623CE23 ;_TMP_IMAGE3_bmp+1264
0x19C9A	0x1D681E23 ;_TMP_IMAGE3_bmp+1268
0x19C9E	0x1B501BED ;_TMP_IMAGE3_bmp+1272
0x19CA2	0x1A932352 ;_TMP_IMAGE3_bmp+1276
0x19CA6	0x58EE8292 ;_TMP_IMAGE3_bmp+1280
0x19CAA	0x590E610E ;_TMP_IMAGE3_bmp+1284
0x19CAE	0x58EE58EE ;_TMP_IMAGE3_bmp+1288
0x19CB2	0x58CE58ED ;_TMP_IMAGE3_bmp+1292
0x19CB6	0x58CD58CD ;_TMP_IMAGE3_bmp+1296
0x19CBA	0x58AD58CD ;_TMP_IMAGE3_bmp+1300
0x19CBE	0x50AD50AD ;_TMP_IMAGE3_bmp+1304
0x19CC2	0x58AD50AD ;_TMP_IMAGE3_bmp+1308
0x19CC6	0x388F508D ;_TMP_IMAGE3_bmp+1312
0x19CCA	0x308F3090 ;_TMP_IMAGE3_bmp+1316
0x19CCE	0x304F308F ;_TMP_IMAGE3_bmp+1320
0x19CD2	0x0A1319D3 ;_TMP_IMAGE3_bmp+1324
0x19CD6	0x13AC12F0 ;_TMP_IMAGE3_bmp+1328
0x19CDA	0x1E2115C6 ;_TMP_IMAGE3_bmp+1332
0x19CDE	0xC5E19E01 ;_TMP_IMAGE3_bmp+1336
0x19CE2	0xBDA1C601 ;_TMP_IMAGE3_bmp+1340
0x19CE6	0xBDA1BDA1 ;_TMP_IMAGE3_bmp+1344
0x19CEA	0xBD01BD41 ;_TMP_IMAGE3_bmp+1348
0x19CEE	0xBD21BD01 ;_TMP_IMAGE3_bmp+1352
0x19CF2	0xBD01BD01 ;_TMP_IMAGE3_bmp+1356
0x19CF6	0xBD21BD21 ;_TMP_IMAGE3_bmp+1360
0x19CFA	0xBD41BD01 ;_TMP_IMAGE3_bmp+1364
0x19CFE	0xBD21BD21 ;_TMP_IMAGE3_bmp+1368
0x19D02	0xC542C521 ;_TMP_IMAGE3_bmp+1372
0x19D06	0xBD41C521 ;_TMP_IMAGE3_bmp+1376
0x19D0A	0xC5C2C5C2 ;_TMP_IMAGE3_bmp+1380
0x19D0E	0xC5C2C5C2 ;_TMP_IMAGE3_bmp+1384
0x19D12	0xC5A2C5C2 ;_TMP_IMAGE3_bmp+1388
0x19D16	0xAE02CE02 ;_TMP_IMAGE3_bmp+1392
0x19D1A	0x1DC73622 ;_TMP_IMAGE3_bmp+1396
0x19D1E	0x1B8F1C0C ;_TMP_IMAGE3_bmp+1400
0x19D22	0x23131B51 ;_TMP_IMAGE3_bmp+1404
0x19D26	0x58EE8292 ;_TMP_IMAGE3_bmp+1408
0x19D2A	0x58EE610E ;_TMP_IMAGE3_bmp+1412
0x19D2E	0x58ED58ED ;_TMP_IMAGE3_bmp+1416
0x19D32	0x58CD58EE ;_TMP_IMAGE3_bmp+1420
0x19D36	0x58AD58CE ;_TMP_IMAGE3_bmp+1424
0x19D3A	0x58AD58AD ;_TMP_IMAGE3_bmp+1428
0x19D3E	0x50AD58AD ;_TMP_IMAGE3_bmp+1432
0x19D42	0x50AD508D ;_TMP_IMAGE3_bmp+1436
0x19D46	0x308F508D ;_TMP_IMAGE3_bmp+1440
0x19D4A	0x308F3090 ;_TMP_IMAGE3_bmp+1444
0x19D4E	0x284E306F ;_TMP_IMAGE3_bmp+1448
0x19D52	0x0A1311D2 ;_TMP_IMAGE3_bmp+1452
0x19D56	0x0BAC12F0 ;_TMP_IMAGE3_bmp+1456
0x19D5A	0x2E0115A5 ;_TMP_IMAGE3_bmp+1460
0x19D5E	0xC6019DE1 ;_TMP_IMAGE3_bmp+1464
0x19D62	0xBD81C601 ;_TMP_IMAGE3_bmp+1468
0x19D66	0xBDA1BD81 ;_TMP_IMAGE3_bmp+1472
0x19D6A	0xBD01BD21 ;_TMP_IMAGE3_bmp+1476
0x19D6E	0xBD21BD01 ;_TMP_IMAGE3_bmp+1480
0x19D72	0xBD21BD01 ;_TMP_IMAGE3_bmp+1484
0x19D76	0xBCA1C501 ;_TMP_IMAGE3_bmp+1488
0x19D7A	0xBD21BD21 ;_TMP_IMAGE3_bmp+1492
0x19D7E	0xC522C521 ;_TMP_IMAGE3_bmp+1496
0x19D82	0xBC42C4E1 ;_TMP_IMAGE3_bmp+1500
0x19D86	0xC541C4C2 ;_TMP_IMAGE3_bmp+1504
0x19D8A	0xC561C522 ;_TMP_IMAGE3_bmp+1508
0x19D8E	0xC5C2C582 ;_TMP_IMAGE3_bmp+1512
0x19D92	0xC5A2BD62 ;_TMP_IMAGE3_bmp+1516
0x19D96	0xBE02C5E2 ;_TMP_IMAGE3_bmp+1520
0x19D9A	0x16055E22 ;_TMP_IMAGE3_bmp+1524
0x19D9E	0x240E1CCA ;_TMP_IMAGE3_bmp+1528
0x19DA2	0x1B511B30 ;_TMP_IMAGE3_bmp+1532
0x19DA6	0x58ED8292 ;_TMP_IMAGE3_bmp+1536
0x19DAA	0x58ED58EE ;_TMP_IMAGE3_bmp+1540
0x19DAE	0x58CD58ED ;_TMP_IMAGE3_bmp+1544
0x19DB2	0x58CD58CD ;_TMP_IMAGE3_bmp+1548
0x19DB6	0x58AD58CD ;_TMP_IMAGE3_bmp+1552
0x19DBA	0x50AD58AD ;_TMP_IMAGE3_bmp+1556
0x19DBE	0x508D508D ;_TMP_IMAGE3_bmp+1560
0x19DC2	0x588D508C ;_TMP_IMAGE3_bmp+1564
0x19DC6	0x2890388E ;_TMP_IMAGE3_bmp+1568
0x19DCA	0x308F308F ;_TMP_IMAGE3_bmp+1572
0x19DCE	0x284F286F ;_TMP_IMAGE3_bmp+1576
0x19DD2	0x0A331234 ;_TMP_IMAGE3_bmp+1580
0x19DD6	0x13CC0AEF ;_TMP_IMAGE3_bmp+1584
0x19DDA	0x3E210DC4 ;_TMP_IMAGE3_bmp+1588
0x19DDE	0xC6019DE1 ;_TMP_IMAGE3_bmp+1592
0x19DE2	0xBD81BDE1 ;_TMP_IMAGE3_bmp+1596
0x19DE6	0xBDA1BD81 ;_TMP_IMAGE3_bmp+1600
0x19DEA	0xBD01BD61 ;_TMP_IMAGE3_bmp+1604
0x19DEE	0xBD01BD01 ;_TMP_IMAGE3_bmp+1608
0x19DF2	0xBD21BD01 ;_TMP_IMAGE3_bmp+1612
0x19DF6	0xBC21BCA1 ;_TMP_IMAGE3_bmp+1616
0x19DFA	0xC541C4E1 ;_TMP_IMAGE3_bmp+1620
0x19DFE	0xBC61C521 ;_TMP_IMAGE3_bmp+1624
0x19E02	0xC461C441 ;_TMP_IMAGE3_bmp+1628
0x19E06	0xC4A1C461 ;_TMP_IMAGE3_bmp+1632
0x19E0A	0xC521C561 ;_TMP_IMAGE3_bmp+1636
0x19E0E	0xBD22BD21 ;_TMP_IMAGE3_bmp+1640
0x19E12	0xBD42BD02 ;_TMP_IMAGE3_bmp+1644
0x19E16	0xCE23C5C2 ;_TMP_IMAGE3_bmp+1648
0x19E1A	0x16038622 ;_TMP_IMAGE3_bmp+1652
0x19E1E	0x13CC1D68 ;_TMP_IMAGE3_bmp+1656
0x19E22	0x1B10240E ;_TMP_IMAGE3_bmp+1660
0x19E26	0x58ED8292 ;_TMP_IMAGE3_bmp+1664
0x19E2A	0x58ED58EE ;_TMP_IMAGE3_bmp+1668
0x19E2E	0x58CD58ED ;_TMP_IMAGE3_bmp+1672
0x19E32	0x58CD58CD ;_TMP_IMAGE3_bmp+1676
0x19E36	0x58AD40CF ;_TMP_IMAGE3_bmp+1680
0x19E3A	0x50AD58AD ;_TMP_IMAGE3_bmp+1684
0x19E3E	0x508D508D ;_TMP_IMAGE3_bmp+1688
0x19E42	0x408D588D ;_TMP_IMAGE3_bmp+1692
0x19E46	0x286F286F ;_TMP_IMAGE3_bmp+1696
0x19E4A	0x286F286F ;_TMP_IMAGE3_bmp+1700
0x19E4E	0x20AF284F ;_TMP_IMAGE3_bmp+1704
0x19E52	0x0A320A54 ;_TMP_IMAGE3_bmp+1708
0x19E56	0x13EC0AEF ;_TMP_IMAGE3_bmp+1712
0x19E5A	0x46000DE4 ;_TMP_IMAGE3_bmp+1716
0x19E5E	0xC601A5E1 ;_TMP_IMAGE3_bmp+1720
0x19E62	0xBD81BDE1 ;_TMP_IMAGE3_bmp+1724
0x19E66	0xBD81BD81 ;_TMP_IMAGE3_bmp+1728
0x19E6A	0xBD00C5C1 ;_TMP_IMAGE3_bmp+1732
0x19E6E	0xBCE0BCE0 ;_TMP_IMAGE3_bmp+1736
0x19E72	0xBD21BD01 ;_TMP_IMAGE3_bmp+1740
0x19E76	0xBC41BC80 ;_TMP_IMAGE3_bmp+1744
0x19E7A	0xC541BC41 ;_TMP_IMAGE3_bmp+1748
0x19E7E	0xC461BC81 ;_TMP_IMAGE3_bmp+1752
0x19E82	0xC421C481 ;_TMP_IMAGE3_bmp+1756
0x19E86	0xC482C421 ;_TMP_IMAGE3_bmp+1760
0x19E8A	0xC542C4A1 ;_TMP_IMAGE3_bmp+1764
0x19E8E	0xC541C541 ;_TMP_IMAGE3_bmp+1768
0x19E92	0xBD02BD22 ;_TMP_IMAGE3_bmp+1772
0x19E96	0xCE22C582 ;_TMP_IMAGE3_bmp+1776
0x19E9A	0x2E42AE02 ;_TMP_IMAGE3_bmp+1780
0x19E9E	0x2CEA1586 ;_TMP_IMAGE3_bmp+1784
0x19EA2	0x240F13AC ;_TMP_IMAGE3_bmp+1788
0x19EA6	0x58CD8292 ;_TMP_IMAGE3_bmp+1792
0x19EAA	0x58ED58EE ;_TMP_IMAGE3_bmp+1796
0x19EAE	0x58CD58CE ;_TMP_IMAGE3_bmp+1800
0x19EB2	0x48CE58CD ;_TMP_IMAGE3_bmp+1804
0x19EB6	0x38AE28B0 ;_TMP_IMAGE3_bmp+1808
0x19EBA	0x388F40AE ;_TMP_IMAGE3_bmp+1812
0x19EBE	0x488D388F ;_TMP_IMAGE3_bmp+1816
0x19EC2	0x286F408E ;_TMP_IMAGE3_bmp+1820
0x19EC6	0x286F2890 ;_TMP_IMAGE3_bmp+1824
0x19ECA	0x286F286F ;_TMP_IMAGE3_bmp+1828
0x19ECE	0x1911284F ;_TMP_IMAGE3_bmp+1832
0x19ED2	0x0A520A14 ;_TMP_IMAGE3_bmp+1836
0x19ED6	0x0BCB0AEF ;_TMP_IMAGE3_bmp+1840
0x19EDA	0x46000DC4 ;_TMP_IMAGE3_bmp+1844
0x19EDE	0xC6009DE1 ;_TMP_IMAGE3_bmp+1848
0x19EE2	0xBD80BE01 ;_TMP_IMAGE3_bmp+1852
0x19EE6	0xBD80BD80 ;_TMP_IMAGE3_bmp+1856
0x19EEA	0xBD81BDA1 ;_TMP_IMAGE3_bmp+1860
0x19EEE	0xC5A1C581 ;_TMP_IMAGE3_bmp+1864
0x19EF2	0xBD00C581 ;_TMP_IMAGE3_bmp+1868
0x19EF6	0xBC21BCC1 ;_TMP_IMAGE3_bmp+1872
0x19EFA	0xBC60BC41 ;_TMP_IMAGE3_bmp+1876
0x19EFE	0xC481C461 ;_TMP_IMAGE3_bmp+1880
0x19F02	0xC381C3A1 ;_TMP_IMAGE3_bmp+1884
0x19F06	0xC3E1C3A1 ;_TMP_IMAGE3_bmp+1888
0x19F0A	0xC481C482 ;_TMP_IMAGE3_bmp+1892
0x19F0E	0xC542C4E2 ;_TMP_IMAGE3_bmp+1896
0x19F12	0xBD22C541 ;_TMP_IMAGE3_bmp+1900
0x19F16	0xC602C562 ;_TMP_IMAGE3_bmp+1904
0x19F1A	0x5E22BE22 ;_TMP_IMAGE3_bmp+1908
0x19F1E	0x1D671603 ;_TMP_IMAGE3_bmp+1912
0x19F22	0x1BCB250A ;_TMP_IMAGE3_bmp+1916
0x19F26	0x58CD8271 ;_TMP_IMAGE3_bmp+1920
0x19F2A	0x58CD58EE ;_TMP_IMAGE3_bmp+1924
0x19F2E	0x40CF58CE ;_TMP_IMAGE3_bmp+1928
0x19F32	0x30B040CE ;_TMP_IMAGE3_bmp+1932
0x19F36	0x309030B0 ;_TMP_IMAGE3_bmp+1936
0x19F3A	0x28B03090 ;_TMP_IMAGE3_bmp+1940
0x19F3E	0x288F308F ;_TMP_IMAGE3_bmp+1944
0x19F42	0x286F288F ;_TMP_IMAGE3_bmp+1948
0x19F46	0x286F286F ;_TMP_IMAGE3_bmp+1952
0x19F4A	0x284F286F ;_TMP_IMAGE3_bmp+1956
0x19F4E	0x19F3282E ;_TMP_IMAGE3_bmp+1960
0x19F52	0x0A920A14 ;_TMP_IMAGE3_bmp+1964
0x19F56	0x0BAA0B0F ;_TMP_IMAGE3_bmp+1968
0x19F5A	0x460005C4 ;_TMP_IMAGE3_bmp+1972
0x19F5E	0xC6019DE0 ;_TMP_IMAGE3_bmp+1976
0x19F62	0xBD80BE00 ;_TMP_IMAGE3_bmp+1980
0x19F66	0xBD80BD80 ;_TMP_IMAGE3_bmp+1984
0x19F6A	0xBD80BD80 ;_TMP_IMAGE3_bmp+1988
0x19F6E	0xBDA0BD80 ;_TMP_IMAGE3_bmp+1992
0x19F72	0xC561C5A0 ;_TMP_IMAGE3_bmp+1996
0x19F76	0xBCA1BD01 ;_TMP_IMAGE3_bmp+2000
0x19F7A	0xC441BC41 ;_TMP_IMAGE3_bmp+2004
0x19F7E	0xBBE1C481 ;_TMP_IMAGE3_bmp+2008
0x19F82	0xC341C381 ;_TMP_IMAGE3_bmp+2012
0x19F86	0xC381C301 ;_TMP_IMAGE3_bmp+2016
0x19F8A	0xC482C3E1 ;_TMP_IMAGE3_bmp+2020
0x19F8E	0xBC61C462 ;_TMP_IMAGE3_bmp+2024
0x19F92	0xC522C502 ;_TMP_IMAGE3_bmp+2028
0x19F96	0xC5E2BD42 ;_TMP_IMAGE3_bmp+2032
0x19F9A	0x8E03C622 ;_TMP_IMAGE3_bmp+2036
0x19F9E	0x1DE41602 ;_TMP_IMAGE3_bmp+2040
0x19FA2	0x25891566 ;_TMP_IMAGE3_bmp+2044
0x19FA6	0x58CD8271 ;_TMP_IMAGE3_bmp+2048
0x19FAA	0x58CD58ED ;_TMP_IMAGE3_bmp+2052
0x19FAE	0xFFFF64BD ;_TMP_IMAGE3_bmp+2056
0x19FB2	0xFFFFFFFF ;_TMP_IMAGE3_bmp+2060
0x19FB6	0xFFFFFFFF ;_TMP_IMAGE3_bmp+2064
0x19FBA	0xFFFFFFFF ;_TMP_IMAGE3_bmp+2068
0x19FBE	0x337AE4B2 ;_TMP_IMAGE3_bmp+2072
0x19FC2	0xFFFDFFFF ;_TMP_IMAGE3_bmp+2076
0x19FC6	0x286F9A0F ;_TMP_IMAGE3_bmp+2080
0x19FCA	0x284F286F ;_TMP_IMAGE3_bmp+2084
0x19FCE	0x0A34206F ;_TMP_IMAGE3_bmp+2088
0x19FD2	0x0AD009F3 ;_TMP_IMAGE3_bmp+2092
0x19FD6	0x03C90B0E ;_TMP_IMAGE3_bmp+2096
0x19FDA	0x460005E3 ;_TMP_IMAGE3_bmp+2100
0x19FDE	0xC5E095C0 ;_TMP_IMAGE3_bmp+2104
0x19FE2	0xBDA0BE00 ;_TMP_IMAGE3_bmp+2108
0x19FE6	0xBD80BD80 ;_TMP_IMAGE3_bmp+2112
0x19FEA	0xBDA0BD80 ;_TMP_IMAGE3_bmp+2116
0x19FEE	0xBD80BDA0 ;_TMP_IMAGE3_bmp+2120
0x19FF2	0xC5A0BD80 ;_TMP_IMAGE3_bmp+2124
0x19FF6	0xC521BD40 ;_TMP_IMAGE3_bmp+2128
0x19FFA	0xC461C4E1 ;_TMP_IMAGE3_bmp+2132
0x19FFE	0xC381C461 ;_TMP_IMAGE3_bmp+2136
0x1A002	0xC2A1C321 ;_TMP_IMAGE3_bmp+2140
0x1A006	0xC2C1C2A2 ;_TMP_IMAGE3_bmp+2144
0x1A00A	0xC3C1C381 ;_TMP_IMAGE3_bmp+2148
0x1A00E	0xC481C461 ;_TMP_IMAGE3_bmp+2152
0x1A012	0xF7FFBCF2 ;_TMP_IMAGE3_bmp+2156
0x1A016	0xE622FFFB ;_TMP_IMAGE3_bmp+2160
0x1A01A	0xAE02CE22 ;_TMP_IMAGE3_bmp+2164
0x1A01E	0x16016E22 ;_TMP_IMAGE3_bmp+2168
0x1A022	0x1E041E43 ;_TMP_IMAGE3_bmp+2172
0x1A026	0x58AD8271 ;_TMP_IMAGE3_bmp+2176
0x1A02A	0x50CE58ED ;_TMP_IMAGE3_bmp+2180
0x1A02E	0xFFFF5CBD ;_TMP_IMAGE3_bmp+2184
0x1A032	0xFFFFFFFF ;_TMP_IMAGE3_bmp+2188
0x1A036	0xFFFFFFFF ;_TMP_IMAGE3_bmp+2192
0x1A03A	0xFFFFFFFF ;_TMP_IMAGE3_bmp+2196
0x1A03E	0x337AE492 ;_TMP_IMAGE3_bmp+2200
0x1A042	0xFFFDFFFF ;_TMP_IMAGE3_bmp+2204
0x1A046	0x286F99EF ;_TMP_IMAGE3_bmp+2208
0x1A04A	0x282F284F ;_TMP_IMAGE3_bmp+2212
0x1A04E	0x0A341931 ;_TMP_IMAGE3_bmp+2216
0x1A052	0x0ACF0A13 ;_TMP_IMAGE3_bmp+2220
0x1A056	0x0C280B6D ;_TMP_IMAGE3_bmp+2224
0x1A05A	0x45E005E2 ;_TMP_IMAGE3_bmp+2228
0x1A05E	0xBDC095E0 ;_TMP_IMAGE3_bmp+2232
0x1A062	0xBDC0C600 ;_TMP_IMAGE3_bmp+2236
0x1A066	0xBD80BD80 ;_TMP_IMAGE3_bmp+2240
0x1A06A	0xBE00BDC0 ;_TMP_IMAGE3_bmp+2244
0x1A06E	0xBDE0BDE0 ;_TMP_IMAGE3_bmp+2248
0x1A072	0xBD80BDA0 ;_TMP_IMAGE3_bmp+2252
0x1A076	0xBD00C5A0 ;_TMP_IMAGE3_bmp+2256
0x1A07A	0xBC41C520 ;_TMP_IMAGE3_bmp+2260
0x1A07E	0xC361C401 ;_TMP_IMAGE3_bmp+2264
0x1A082	0xC200C2A1 ;_TMP_IMAGE3_bmp+2268
0x1A086	0xC241C1E0 ;_TMP_IMAGE3_bmp+2272
0x1A08A	0xC381C2C1 ;_TMP_IMAGE3_bmp+2276
0x1A08E	0xC461C381 ;_TMP_IMAGE3_bmp+2280
0x1A092	0xF7FFC512 ;_TMP_IMAGE3_bmp+2284
0x1A096	0xE622FFFB ;_TMP_IMAGE3_bmp+2288
0x1A09A	0xC622C602 ;_TMP_IMAGE3_bmp+2292
0x1A09E	0x8E439DE2 ;_TMP_IMAGE3_bmp+2296
0x1A0A2	0x4E227E23 ;_TMP_IMAGE3_bmp+2300
0x1A0A6	0x58AD8271 ;_TMP_IMAGE3_bmp+2304
0x1A0AA	0x38CF50CE ;_TMP_IMAGE3_bmp+2308
0x1A0AE	0x30B030D0 ;_TMP_IMAGE3_bmp+2312
0x1A0B2	0xA6FF30B3 ;_TMP_IMAGE3_bmp+2316
0x1A0B6	0xFEF8FFFF ;_TMP_IMAGE3_bmp+2320
0x1A0BA	0x3090588F ;_TMP_IMAGE3_bmp+2324
0x1A0BE	0x335A306F ;_TMP_IMAGE3_bmp+2328
0x1A0C2	0xFFFDFFFF ;_TMP_IMAGE3_bmp+2332
0x1A0C6	0xC7FF99F5 ;_TMP_IMAGE3_bmp+2336
0x1A0CA	0xFDB4FFFF ;_TMP_IMAGE3_bmp+2340
0x1A0CE	0x01F311F3 ;_TMP_IMAGE3_bmp+2344
0x1A0D2	0xB7FF0A76 ;_TMP_IMAGE3_bmp+2348
0x1A0D6	0xFFFFFFFF ;_TMP_IMAGE3_bmp+2352
0x1A0DA	0xAE40FFFB ;_TMP_IMAGE3_bmp+2356
0x1A0DE	0xBEB68DC0 ;_TMP_IMAGE3_bmp+2360
0x1A0E2	0xFFB2FFFF ;_TMP_IMAGE3_bmp+2364
0x1A0E6	0xFFFFD6FB ;_TMP_IMAGE3_bmp+2368
0x1A0EA	0xFFFFEF56 ;_TMP_IMAGE3_bmp+2372
0x1A0EE	0xD652FFF6 ;_TMP_IMAGE3_bmp+2376
0x1A0F2	0xFFFFF7FF ;_TMP_IMAGE3_bmp+2380
0x1A0F6	0xBE36EE60 ;_TMP_IMAGE3_bmp+2384
0x1A0FA	0xFFFFFFFF ;_TMP_IMAGE3_bmp+2388
0x1A0FE	0xC301F5E7 ;_TMP_IMAGE3_bmp+2392
0x1A102	0xC2F2C221 ;_TMP_IMAGE3_bmp+2396
0x1A106	0xFFFFF7FF ;_TMP_IMAGE3_bmp+2400
0x1A10A	0xFFFFFFFF ;_TMP_IMAGE3_bmp+2404
0x1A10E	0xC3E1F5E7 ;_TMP_IMAGE3_bmp+2408
0x1A112	0xF7FFC532 ;_TMP_IMAGE3_bmp+2412
0x1A116	0xE602FFFB ;_TMP_IMAGE3_bmp+2416
0x1A11A	0xC622C5C2 ;_TMP_IMAGE3_bmp+2420
0x1A11E	0xAE02C602 ;_TMP_IMAGE3_bmp+2424
0x1A122	0xA622B602 ;_TMP_IMAGE3_bmp+2428
0x1A126	0x38AF7A72 ;_TMP_IMAGE3_bmp+2432
0x1A12A	0x30D030D0 ;_TMP_IMAGE3_bmp+2436
0x1A12E	0x30B030B0 ;_TMP_IMAGE3_bmp+2440
0x1A132	0xA6FF30B3 ;_TMP_IMAGE3_bmp+2444
0x1A136	0xFEF8FFFF ;_TMP_IMAGE3_bmp+2448
0x1A13A	0x308F588F ;_TMP_IMAGE3_bmp+2452
0x1A13E	0x337A288F ;_TMP_IMAGE3_bmp+2456
0x1A142	0xFFFFFFFF ;_TMP_IMAGE3_bmp+2460
0x1A146	0xFFFFFFFF ;_TMP_IMAGE3_bmp+2464
0x1A14A	0xFFFDFFFF ;_TMP_IMAGE3_bmp+2468
0x1A14E	0x01F79354 ;_TMP_IMAGE3_bmp+2472
0x1A152	0xFFFFBFFF ;_TMP_IMAGE3_bmp+2476
0x1A156	0x0DD3B52B ;_TMP_IMAGE3_bmp+2480
0x1A15A	0xFFFBDFFF ;_TMP_IMAGE3_bmp+2484
0x1A15E	0xB6B6CE40 ;_TMP_IMAGE3_bmp+2488
0x1A162	0xFFBBFFFF ;_TMP_IMAGE3_bmp+2492
0x1A166	0xFFF6F7FF ;_TMP_IMAGE3_bmp+2496
0x1A16A	0xFFFFD6B6 ;_TMP_IMAGE3_bmp+2500
0x1A16E	0xFFFFFFFF ;_TMP_IMAGE3_bmp+2504
0x1A172	0xFFFFFFFF ;_TMP_IMAGE3_bmp+2508
0x1A176	0xFFFFFFFF ;_TMP_IMAGE3_bmp+2512
0x1A17A	0xFFFFFFFF ;_TMP_IMAGE3_bmp+2516
0x1A17E	0xE3C0FFFB ;_TMP_IMAGE3_bmp+2520
0x1A182	0xEFFFC20C ;_TMP_IMAGE3_bmp+2524
0x1A186	0xFFFFFFFF ;_TMP_IMAGE3_bmp+2528
0x1A18A	0xFFFFFFFF ;_TMP_IMAGE3_bmp+2532
0x1A18E	0xE441FFFB ;_TMP_IMAGE3_bmp+2536
0x1A192	0xF7FFC512 ;_TMP_IMAGE3_bmp+2540
0x1A196	0xE602FFFB ;_TMP_IMAGE3_bmp+2544
0x1A19A	0xC602C5A2 ;_TMP_IMAGE3_bmp+2548
0x1A19E	0xC622C602 ;_TMP_IMAGE3_bmp+2552
0x1A1A2	0xBE22CE22 ;_TMP_IMAGE3_bmp+2556
0x1A1A6	0x30B06273 ;_TMP_IMAGE3_bmp+2560
0x1A1AA	0x30D038D0 ;_TMP_IMAGE3_bmp+2564
0x1A1AE	0x30B038B0 ;_TMP_IMAGE3_bmp+2568
0x1A1B2	0xA6FF30B3 ;_TMP_IMAGE3_bmp+2572
0x1A1B6	0xFEF8FFFF ;_TMP_IMAGE3_bmp+2576
0x1A1BA	0x286F588F ;_TMP_IMAGE3_bmp+2580
0x1A1BE	0x2B5A286F ;_TMP_IMAGE3_bmp+2584
0x1A1C2	0xFFFFFFFF ;_TMP_IMAGE3_bmp+2588
0x1A1C6	0x29F8BB4F ;_TMP_IMAGE3_bmp+2592
0x1A1CA	0xFFFFDFFF ;_TMP_IMAGE3_bmp+2596
0x1A1CE	0x3D3DB433 ;_TMP_IMAGE3_bmp+2600
0x1A1D2	0xFFFAFFFF ;_TMP_IMAGE3_bmp+2604
0x1A1D6	0x054A6C28 ;_TMP_IMAGE3_bmp+2608
0x1A1DA	0xFFFF97BF ;_TMP_IMAGE3_bmp+2612
0x1A1DE	0xBEB6EEE7 ;_TMP_IMAGE3_bmp+2616
0x1A1E2	0xFFFFFFFF ;_TMP_IMAGE3_bmp+2620
0x1A1E6	0xC5E0EEA0 ;_TMP_IMAGE3_bmp+2624
0x1A1EA	0xFFFFBEB6 ;_TMP_IMAGE3_bmp+2628
0x1A1EE	0xE680FFFF ;_TMP_IMAGE3_bmp+2632
0x1A1F2	0xFFFFC6B6 ;_TMP_IMAGE3_bmp+2636
0x1A1F6	0xEE40FFFF ;_TMP_IMAGE3_bmp+2640
0x1A1FA	0xF7FFC572 ;_TMP_IMAGE3_bmp+2644
0x1A1FE	0xE380FFFB ;_TMP_IMAGE3_bmp+2648
0x1A202	0xFFFFC416 ;_TMP_IMAGE3_bmp+2652
0x1A206	0xE1C1FFFB ;_TMP_IMAGE3_bmp+2656
0x1A20A	0xEFFFC0AD ;_TMP_IMAGE3_bmp+2660
0x1A20E	0xED21FFFF ;_TMP_IMAGE3_bmp+2664
0x1A212	0xF7FFC492 ;_TMP_IMAGE3_bmp+2668
0x1A216	0xE5E2FFFB ;_TMP_IMAGE3_bmp+2672
0x1A21A	0xBDA1C5C1 ;_TMP_IMAGE3_bmp+2676
0x1A21E	0xC602C602 ;_TMP_IMAGE3_bmp+2680
0x1A222	0xC602C622 ;_TMP_IMAGE3_bmp+2684
0x1A226	0x30B06274 ;_TMP_IMAGE3_bmp+2688
0x1A22A	0x38D038D0 ;_TMP_IMAGE3_bmp+2692
0x1A22E	0x30B030B0 ;_TMP_IMAGE3_bmp+2696
0x1A232	0xA6FF3092 ;_TMP_IMAGE3_bmp+2700
0x1A236	0xFEF8FFFF ;_TMP_IMAGE3_bmp+2704
0x1A23A	0x306F588F ;_TMP_IMAGE3_bmp+2708
0x1A23E	0x335A286F ;_TMP_IMAGE3_bmp+2712
0x1A242	0xFFFDFFFF ;_TMP_IMAGE3_bmp+2716
0x1A246	0x283599EF ;_TMP_IMAGE3_bmp+2720
0x1A24A	0xFFFFBFFF ;_TMP_IMAGE3_bmp+2724
0x1A24E	0x3D7DB413 ;_TMP_IMAGE3_bmp+2728
0x1A252	0xFFFFFFFF ;_TMP_IMAGE3_bmp+2732
0x1A256	0xFFFFFFFF ;_TMP_IMAGE3_bmp+2736
0x1A25A	0xFFFFFFFF ;_TMP_IMAGE3_bmp+2740
0x1A25E	0xA696FF4C ;_TMP_IMAGE3_bmp+2744
0x1A262	0xFFF6FFFF ;_TMP_IMAGE3_bmp+2748
0x1A266	0xC5E0D5E0 ;_TMP_IMAGE3_bmp+2752
0x1A26A	0xFFFF8E76 ;_TMP_IMAGE3_bmp+2756
0x1A26E	0xCE20FFFB ;_TMP_IMAGE3_bmp+2760
0x1A272	0xF7FFC672 ;_TMP_IMAGE3_bmp+2764
0x1A276	0xE5C0FFFB ;_TMP_IMAGE3_bmp+2768
0x1A27A	0xF7FFC572 ;_TMP_IMAGE3_bmp+2772
0x1A27E	0xEC40FFFF ;_TMP_IMAGE3_bmp+2776
0x1A282	0xC000C140 ;_TMP_IMAGE3_bmp+2780
0x1A286	0xEFFFC02D ;_TMP_IMAGE3_bmp+2784
0x1A28A	0xFFFFFFFF ;_TMP_IMAGE3_bmp+2788
0x1A28E	0xED21FFFF ;_TMP_IMAGE3_bmp+2792
0x1A292	0xF7FFBC52 ;_TMP_IMAGE3_bmp+2796
0x1A296	0xE5C1FFFB ;_TMP_IMAGE3_bmp+2800
0x1A29A	0xBDA2BDC1 ;_TMP_IMAGE3_bmp+2804
0x1A29E	0xC602BDA1 ;_TMP_IMAGE3_bmp+2808
0x1A2A2	0xBE02C622 ;_TMP_IMAGE3_bmp+2812
0x1A2A6	0x30B06253 ;_TMP_IMAGE3_bmp+2816
0x1A2AA	0x30B030B0 ;_TMP_IMAGE3_bmp+2820
0x1A2AE	0x30B030B0 ;_TMP_IMAGE3_bmp+2824
0x1A2B2	0xA6FF3093 ;_TMP_IMAGE3_bmp+2828
0x1A2B6	0xFEF8FFFF ;_TMP_IMAGE3_bmp+2832
0x1A2BA	0x286F588F ;_TMP_IMAGE3_bmp+2836
0x1A2BE	0x2B5A286F ;_TMP_IMAGE3_bmp+2840
0x1A2C2	0xFFFDFFFF ;_TMP_IMAGE3_bmp+2844
0x1A2C6	0x281499EF ;_TMP_IMAGE3_bmp+2848
0x1A2CA	0xFFFFBFFF ;_TMP_IMAGE3_bmp+2852
0x1A2CE	0x3D9DB412 ;_TMP_IMAGE3_bmp+2856
0x1A2D2	0xFFF9FFFF ;_TMP_IMAGE3_bmp+2860
0x1A2D6	0x0E016D65 ;_TMP_IMAGE3_bmp+2864
0x1A2DA	0x95E00DA0 ;_TMP_IMAGE3_bmp+2868
0x1A2DE	0x869685E0 ;_TMP_IMAGE3_bmp+2872
0x1A2E2	0xFFF6FFFF ;_TMP_IMAGE3_bmp+2876
0x1A2E6	0xB5E0D5E0 ;_TMP_IMAGE3_bmp+2880
0x1A2EA	0xFFFF8696 ;_TMP_IMAGE3_bmp+2884
0x1A2EE	0xC600FFFB ;_TMP_IMAGE3_bmp+2888
0x1A2F2	0xF7FFC652 ;_TMP_IMAGE3_bmp+2892
0x1A2F6	0xDD80FFFB ;_TMP_IMAGE3_bmp+2896
0x1A2FA	0xF7FFC572 ;_TMP_IMAGE3_bmp+2900
0x1A2FE	0xEC40FFFF ;_TMP_IMAGE3_bmp+2904
0x1A302	0xFFFFCB97 ;_TMP_IMAGE3_bmp+2908
0x1A306	0xF487FFFF ;_TMP_IMAGE3_bmp+2912
0x1A30A	0xEFFFC04D ;_TMP_IMAGE3_bmp+2916
0x1A30E	0xECE1FFFF ;_TMP_IMAGE3_bmp+2920
0x1A312	0xF7FFBC72 ;_TMP_IMAGE3_bmp+2924
0x1A316	0xDDC1FFFB ;_TMP_IMAGE3_bmp+2928
0x1A31A	0xBDA1C5C1 ;_TMP_IMAGE3_bmp+2932
0x1A31E	0xC5E2BDA2 ;_TMP_IMAGE3_bmp+2936
0x1A322	0xB602C602 ;_TMP_IMAGE3_bmp+2940
0x1A326	0x30906254 ;_TMP_IMAGE3_bmp+2944
0x1A32A	0x30B030B0 ;_TMP_IMAGE3_bmp+2948
0x1A32E	0x308F30B0 ;_TMP_IMAGE3_bmp+2952
0x1A332	0xA6FF3092 ;_TMP_IMAGE3_bmp+2956
0x1A336	0xFEF8FFFF ;_TMP_IMAGE3_bmp+2960
0x1A33A	0x286F586F ;_TMP_IMAGE3_bmp+2964
0x1A33E	0x2B5A286F ;_TMP_IMAGE3_bmp+2968
0x1A342	0xFFFDFFFF ;_TMP_IMAGE3_bmp+2972
0x1A346	0x187599EF ;_TMP_IMAGE3_bmp+2976
0x1A34A	0xFFFFBFFF ;_TMP_IMAGE3_bmp+2980
0x1A34E	0x02D5BC52 ;_TMP_IMAGE3_bmp+2984
0x1A352	0xFFFFB7FF ;_TMP_IMAGE3_bmp+2988
0x1A356	0xFFFFFFFF ;_TMP_IMAGE3_bmp+2992
0x1A35A	0xFFFFFFFF ;_TMP_IMAGE3_bmp+2996
0x1A35E	0x8696DE80 ;_TMP_IMAGE3_bmp+3000
0x1A362	0xFFF6FFFF ;_TMP_IMAGE3_bmp+3004
0x1A366	0xB5C0DDE0 ;_TMP_IMAGE3_bmp+3008
0x1A36A	0xFFFF8696 ;_TMP_IMAGE3_bmp+3012
0x1A36E	0xCE20FFFB ;_TMP_IMAGE3_bmp+3016
0x1A372	0xF7FFC672 ;_TMP_IMAGE3_bmp+3020
0x1A376	0xE580FFFB ;_TMP_IMAGE3_bmp+3024
0x1A37A	0xF7FFC552 ;_TMP_IMAGE3_bmp+3028
0x1A37E	0xEC20FFFF ;_TMP_IMAGE3_bmp+3032
0x1A382	0xFFFFCC9B ;_TMP_IMAGE3_bmp+3036
0x1A386	0xC820FED2 ;_TMP_IMAGE3_bmp+3040
0x1A38A	0xFFFFC376 ;_TMP_IMAGE3_bmp+3044
0x1A38E	0xECE1FFFF ;_TMP_IMAGE3_bmp+3048
0x1A392	0xF7FFC472 ;_TMP_IMAGE3_bmp+3052
0x1A396	0xDDE1FFFB ;_TMP_IMAGE3_bmp+3056
0x1A39A	0xBDA1BDC1 ;_TMP_IMAGE3_bmp+3060
0x1A39E	0xBDC2BDA1 ;_TMP_IMAGE3_bmp+3064
0x1A3A2	0xAE02C602 ;_TMP_IMAGE3_bmp+3068
0x1A3A6	0x30906253 ;_TMP_IMAGE3_bmp+3072
0x1A3AA	0x30B038D0 ;_TMP_IMAGE3_bmp+3076
0x1A3AE	0x30B030B0 ;_TMP_IMAGE3_bmp+3080
0x1A3B2	0xA6FF3092 ;_TMP_IMAGE3_bmp+3084
0x1A3B6	0xFEF8FFFF ;_TMP_IMAGE3_bmp+3088
0x1A3BA	0x286F586F ;_TMP_IMAGE3_bmp+3092
0x1A3BE	0x2B5A286F ;_TMP_IMAGE3_bmp+3096
0x1A3C2	0xFFFDFFFF ;_TMP_IMAGE3_bmp+3100
0x1A3C6	0x113699CE ;_TMP_IMAGE3_bmp+3104
0x1A3CA	0xFFFFB7FF ;_TMP_IMAGE3_bmp+3108
0x1A3CE	0x02CFB491 ;_TMP_IMAGE3_bmp+3112
0x1A3D2	0xDFFF0C76 ;_TMP_IMAGE3_bmp+3116
0x1A3D6	0xFFFFFFFF ;_TMP_IMAGE3_bmp+3120
0x1A3DA	0xDE60FFFF ;_TMP_IMAGE3_bmp+3124
0x1A3DE	0x8E96B5E0 ;_TMP_IMAGE3_bmp+3128
0x1A3E2	0xFFF6FFFF ;_TMP_IMAGE3_bmp+3132
0x1A3E6	0xBDE0D5E0 ;_TMP_IMAGE3_bmp+3136
0x1A3EA	0xFFFF8676 ;_TMP_IMAGE3_bmp+3140
0x1A3EE	0xD620FFFB ;_TMP_IMAGE3_bmp+3144
0x1A3F2	0xF7FFC652 ;_TMP_IMAGE3_bmp+3148
0x1A3F6	0xE5A0FFFB ;_TMP_IMAGE3_bmp+3152
0x1A3FA	0xF7FFC512 ;_TMP_IMAGE3_bmp+3156
0x1A3FE	0xEBE0FFFF ;_TMP_IMAGE3_bmp+3160
0x1A402	0xEFFFC00C ;_TMP_IMAGE3_bmp+3164
0x1A406	0xFFFFFFFF ;_TMP_IMAGE3_bmp+3168
0x1A40A	0xEF1FFEF7 ;_TMP_IMAGE3_bmp+3172
0x1A40E	0xF5C7FFFF ;_TMP_IMAGE3_bmp+3176
0x1A412	0xF7FFC492 ;_TMP_IMAGE3_bmp+3180
0x1A416	0xE601FFFB ;_TMP_IMAGE3_bmp+3184
0x1A41A	0xBDA1BDC1 ;_TMP_IMAGE3_bmp+3188
0x1A41E	0xC5C2BDA2 ;_TMP_IMAGE3_bmp+3192
0x1A422	0xA5E2C622 ;_TMP_IMAGE3_bmp+3196
0x1A426	0x30906253 ;_TMP_IMAGE3_bmp+3200
0x1A42A	0x30B038D0 ;_TMP_IMAGE3_bmp+3204
0x1A42E	0x309030B0 ;_TMP_IMAGE3_bmp+3208
0x1A432	0x286F3090 ;_TMP_IMAGE3_bmp+3212
0x1A436	0x284E188F ;_TMP_IMAGE3_bmp+3216
0x1A43A	0x286F286F ;_TMP_IMAGE3_bmp+3220
0x1A43E	0x284F284F ;_TMP_IMAGE3_bmp+3224
0x1A442	0x284F284F ;_TMP_IMAGE3_bmp+3228
0x1A446	0x0A34204E ;_TMP_IMAGE3_bmp+3232
0x1A44A	0x01F209F3 ;_TMP_IMAGE3_bmp+3236
0x1A44E	0x02ED0AD0 ;_TMP_IMAGE3_bmp+3240
0x1A452	0x05A30C49 ;_TMP_IMAGE3_bmp+3244
0x1A456	0x9E001DE0 ;_TMP_IMAGE3_bmp+3248
0x1A45A	0xC5E0A5C0 ;_TMP_IMAGE3_bmp+3252
0x1A45E	0xADC0C5E0 ;_TMP_IMAGE3_bmp+3256
0x1A462	0xA5C085A0 ;_TMP_IMAGE3_bmp+3260
0x1A466	0xC5E0C5C0 ;_TMP_IMAGE3_bmp+3264
0x1A46A	0x7DA0ADC0 ;_TMP_IMAGE3_bmp+3268
0x1A46E	0xBDE085C0 ;_TMP_IMAGE3_bmp+3272
0x1A472	0xBD80C5C0 ;_TMP_IMAGE3_bmp+3276
0x1A476	0xBCC0BD00 ;_TMP_IMAGE3_bmp+3280
0x1A47A	0xC380C440 ;_TMP_IMAGE3_bmp+3284
0x1A47E	0xC140C280 ;_TMP_IMAGE3_bmp+3288
0x1A482	0xC020C000 ;_TMP_IMAGE3_bmp+3292
0x1A486	0xC000C020 ;_TMP_IMAGE3_bmp+3296
0x1A48A	0xC1E0C0E1 ;_TMP_IMAGE3_bmp+3300
0x1A48E	0xC360C2A1 ;_TMP_IMAGE3_bmp+3304
0x1A492	0xBC61C401 ;_TMP_IMAGE3_bmp+3308
0x1A496	0xC581C521 ;_TMP_IMAGE3_bmp+3312
0x1A49A	0xBDA1BDA1 ;_TMP_IMAGE3_bmp+3316
0x1A49E	0xBDE2BD81 ;_TMP_IMAGE3_bmp+3320
0x1A4A2	0x9DE2CE22 ;_TMP_IMAGE3_bmp+3324
0x1A4A6	0x308F6253 ;_TMP_IMAGE3_bmp+3328
0x1A4AA	0x30B030B0 ;_TMP_IMAGE3_bmp+3332
0x1A4AE	0x308F30AF ;_TMP_IMAGE3_bmp+3336
0x1A4B2	0x18EF286E ;_TMP_IMAGE3_bmp+3340
0x1A4B6	0x21922296 ;_TMP_IMAGE3_bmp+3344
0x1A4BA	0x184D186F ;_TMP_IMAGE3_bmp+3348
0x1A4BE	0x284F204E ;_TMP_IMAGE3_bmp+3352
0x1A4C2	0x200E284F ;_TMP_IMAGE3_bmp+3356
0x1A4C6	0x0A1411D3 ;_TMP_IMAGE3_bmp+3360
0x1A4CA	0x027101F3 ;_TMP_IMAGE3_bmp+3364
0x1A4CE	0x0B6D02AF ;_TMP_IMAGE3_bmp+3368
0x1A4D2	0x06010CC7 ;_TMP_IMAGE3_bmp+3372
0x1A4D6	0x9DC07601 ;_TMP_IMAGE3_bmp+3376
0x1A4DA	0xBDE0C5E0 ;_TMP_IMAGE3_bmp+3380
0x1A4DE	0xC5E0BDE0 ;_TMP_IMAGE3_bmp+3384
0x1A4E2	0xC5E0BDE0 ;_TMP_IMAGE3_bmp+3388
0x1A4E6	0xBDE0BDE0 ;_TMP_IMAGE3_bmp+3392
0x1A4EA	0xADC0C5E0 ;_TMP_IMAGE3_bmp+3396
0x1A4EE	0xC5E0B5C0 ;_TMP_IMAGE3_bmp+3400
0x1A4F2	0xBD40C5A0 ;_TMP_IMAGE3_bmp+3404
0x1A4F6	0xBC60C500 ;_TMP_IMAGE3_bmp+3408
0x1A4FA	0xC320C400 ;_TMP_IMAGE3_bmp+3412
0x1A4FE	0xC0C0C240 ;_TMP_IMAGE3_bmp+3416
0x1A502	0xC000C000 ;_TMP_IMAGE3_bmp+3420
0x1A506	0xC000C020 ;_TMP_IMAGE3_bmp+3424
0x1A50A	0xC1E0C921 ;_TMP_IMAGE3_bmp+3428
0x1A50E	0xC381C2A1 ;_TMP_IMAGE3_bmp+3432
0x1A512	0xBC61C401 ;_TMP_IMAGE3_bmp+3436
0x1A516	0xC5A1C521 ;_TMP_IMAGE3_bmp+3440
0x1A51A	0xBDA1BDA1 ;_TMP_IMAGE3_bmp+3444
0x1A51E	0xC602BDA1 ;_TMP_IMAGE3_bmp+3448
0x1A522	0x8DE2C602 ;_TMP_IMAGE3_bmp+3452
0x1A526	0x30906254 ;_TMP_IMAGE3_bmp+3456
0x1A52A	0x30AF30B0 ;_TMP_IMAGE3_bmp+3460
0x1A52E	0x20F0286E ;_TMP_IMAGE3_bmp+3464
0x1A532	0x1A7519F3 ;_TMP_IMAGE3_bmp+3468
0x1A536	0x0A340A34 ;_TMP_IMAGE3_bmp+3472
0x1A53A	0x1A541A55 ;_TMP_IMAGE3_bmp+3476
0x1A53E	0x200D1931 ;_TMP_IMAGE3_bmp+3480
0x1A542	0x11D2180D ;_TMP_IMAGE3_bmp+3484
0x1A546	0x02130A14 ;_TMP_IMAGE3_bmp+3488
0x1A54A	0x0AD001F2 ;_TMP_IMAGE3_bmp+3492
0x1A54E	0x036B02CE ;_TMP_IMAGE3_bmp+3496
0x1A552	0x16000D65 ;_TMP_IMAGE3_bmp+3500
0x1A556	0xC6009DE0 ;_TMP_IMAGE3_bmp+3504
0x1A55A	0xBDE0BDE0 ;_TMP_IMAGE3_bmp+3508
0x1A55E	0xBDE0BDE0 ;_TMP_IMAGE3_bmp+3512
0x1A562	0xBDE0BDE0 ;_TMP_IMAGE3_bmp+3516
0x1A566	0xBD80BDA0 ;_TMP_IMAGE3_bmp+3520
0x1A56A	0xBDE0BDE0 ;_TMP_IMAGE3_bmp+3524
0x1A56E	0xBDE0C600 ;_TMP_IMAGE3_bmp+3528
0x1A572	0xBCE0C580 ;_TMP_IMAGE3_bmp+3532
0x1A576	0xC440BC60 ;_TMP_IMAGE3_bmp+3536
0x1A57A	0xC2C0C3A0 ;_TMP_IMAGE3_bmp+3540
0x1A57E	0xC040C200 ;_TMP_IMAGE3_bmp+3544
0x1A582	0xC000C000 ;_TMP_IMAGE3_bmp+3548
0x1A586	0xC000C020 ;_TMP_IMAGE3_bmp+3552
0x1A58A	0xC200C121 ;_TMP_IMAGE3_bmp+3556
0x1A58E	0xC381C2A1 ;_TMP_IMAGE3_bmp+3560
0x1A592	0xBC41BC00 ;_TMP_IMAGE3_bmp+3564
0x1A596	0xC5A1C521 ;_TMP_IMAGE3_bmp+3568
0x1A59A	0xC5E2BDC1 ;_TMP_IMAGE3_bmp+3572
0x1A59E	0xC621C601 ;_TMP_IMAGE3_bmp+3576
0x1A5A2	0x8E02BE02 ;_TMP_IMAGE3_bmp+3580
0x1A5A6	0x308F6253 ;_TMP_IMAGE3_bmp+3584
0x1A5AA	0x288E30AF ;_TMP_IMAGE3_bmp+3588
0x1A5AE	0x1A9521B2 ;_TMP_IMAGE3_bmp+3592
0x1A5B2	0x12341254 ;_TMP_IMAGE3_bmp+3596
0x1A5B6	0x12330A33 ;_TMP_IMAGE3_bmp+3600
0x1A5BA	0x0A130A33 ;_TMP_IMAGE3_bmp+3604
0x1A5BE	0x19F30A34 ;_TMP_IMAGE3_bmp+3608
0x1A5C2	0x0A141234 ;_TMP_IMAGE3_bmp+3612
0x1A5C6	0x09D30A13 ;_TMP_IMAGE3_bmp+3616
0x1A5CA	0x02CF0A71 ;_TMP_IMAGE3_bmp+3620
0x1A5CE	0x0BC9034D ;_TMP_IMAGE3_bmp+3624
0x1A5D2	0x4E0005C3 ;_TMP_IMAGE3_bmp+3628
0x1A5D6	0xC5E0ADE0 ;_TMP_IMAGE3_bmp+3632
0x1A5DA	0xBDC0BDE0 ;_TMP_IMAGE3_bmp+3636
0x1A5DE	0xBDC0BDC0 ;_TMP_IMAGE3_bmp+3640
0x1A5E2	0xBDC0BDC0 ;_TMP_IMAGE3_bmp+3644
0x1A5E6	0xBD80BD80 ;_TMP_IMAGE3_bmp+3648
0x1A5EA	0xBDE0BD80 ;_TMP_IMAGE3_bmp+3652
0x1A5EE	0xC5A0BDC0 ;_TMP_IMAGE3_bmp+3656
0x1A5F2	0xBC80C540 ;_TMP_IMAGE3_bmp+3660
0x1A5F6	0xBBA0C400 ;_TMP_IMAGE3_bmp+3664
0x1A5FA	0xC260C340 ;_TMP_IMAGE3_bmp+3668
0x1A5FE	0xC000C1C0 ;_TMP_IMAGE3_bmp+3672
0x1A602	0xC020C000 ;_TMP_IMAGE3_bmp+3676
0x1A606	0xC000C020 ;_TMP_IMAGE3_bmp+3680
0x1A60A	0xC221C120 ;_TMP_IMAGE3_bmp+3684
0x1A60E	0xC381C2A0 ;_TMP_IMAGE3_bmp+3688
0x1A612	0xBC41BC00 ;_TMP_IMAGE3_bmp+3692
0x1A616	0xC5A1BD01 ;_TMP_IMAGE3_bmp+3696
0x1A61A	0xC601BDE1 ;_TMP_IMAGE3_bmp+3700
0x1A61E	0xC602C622 ;_TMP_IMAGE3_bmp+3704
0x1A622	0x6E029DC2 ;_TMP_IMAGE3_bmp+3708
0x1A626	0x213152B4 ;_TMP_IMAGE3_bmp+3712
0x1A62A	0x22542172 ;_TMP_IMAGE3_bmp+3716
0x1A62E	0x12341274 ;_TMP_IMAGE3_bmp+3720
0x1A632	0x12331233 ;_TMP_IMAGE3_bmp+3724
0x1A636	0x0A131213 ;_TMP_IMAGE3_bmp+3728
0x1A63A	0x0A130A13 ;_TMP_IMAGE3_bmp+3732
0x1A63E	0x0A130A13 ;_TMP_IMAGE3_bmp+3736
0x1A642	0x09F309F3 ;_TMP_IMAGE3_bmp+3740
0x1A646	0x01D309F3 ;_TMP_IMAGE3_bmp+3744
0x1A64A	0x02AF0AD0 ;_TMP_IMAGE3_bmp+3748
0x1A64E	0x0CC8038C ;_TMP_IMAGE3_bmp+3752
0x1A652	0x760005E1 ;_TMP_IMAGE3_bmp+3756
0x1A656	0xBDE0C5E0 ;_TMP_IMAGE3_bmp+3760
0x1A65A	0xBD60BDE0 ;_TMP_IMAGE3_bmp+3764
0x1A65E	0xBD80BD80 ;_TMP_IMAGE3_bmp+3768
0x1A662	0xBD80BD80 ;_TMP_IMAGE3_bmp+3772
0x1A666	0xBD80BD80 ;_TMP_IMAGE3_bmp+3776
0x1A66A	0xBD80BD60 ;_TMP_IMAGE3_bmp+3780
0x1A66E	0xBD80BD80 ;_TMP_IMAGE3_bmp+3784
0x1A672	0xC420BCE0 ;_TMP_IMAGE3_bmp+3788
0x1A676	0xC320BB80 ;_TMP_IMAGE3_bmp+3792
0x1A67A	0xC220C2A0 ;_TMP_IMAGE3_bmp+3796
0x1A67E	0xC000C1C0 ;_TMP_IMAGE3_bmp+3800
0x1A682	0xC020C000 ;_TMP_IMAGE3_bmp+3804
0x1A686	0xC000C020 ;_TMP_IMAGE3_bmp+3808
0x1A68A	0xC260C140 ;_TMP_IMAGE3_bmp+3812
0x1A68E	0xC381C2C1 ;_TMP_IMAGE3_bmp+3816
0x1A692	0xBC41BC20 ;_TMP_IMAGE3_bmp+3820
0x1A696	0xC5C1C541 ;_TMP_IMAGE3_bmp+3824
0x1A69A	0xB5E1C601 ;_TMP_IMAGE3_bmp+3828
0x1A69E	0x95E1A5C1 ;_TMP_IMAGE3_bmp+3832
0x1A6A2	0x2DE29E01 ;_TMP_IMAGE3_bmp+3836
0x1A6A6	0x12744BB7 ;_TMP_IMAGE3_bmp+3840
0x1A6AA	0x12541274 ;_TMP_IMAGE3_bmp+3844
0x1A6AE	0x12331253 ;_TMP_IMAGE3_bmp+3848
0x1A6B2	0x0A121233 ;_TMP_IMAGE3_bmp+3852
0x1A6B6	0x0A121292 ;_TMP_IMAGE3_bmp+3856
0x1A6BA	0x0A130A13 ;_TMP_IMAGE3_bmp+3860
0x1A6BE	0x0A130A13 ;_TMP_IMAGE3_bmp+3864
0x1A6C2	0x09F30A13 ;_TMP_IMAGE3_bmp+3868
0x1A6C6	0x0A7101D3 ;_TMP_IMAGE3_bmp+3872
0x1A6CA	0x0B4D02AF ;_TMP_IMAGE3_bmp+3876
0x1A6CE	0x05650BA9 ;_TMP_IMAGE3_bmp+3880
0x1A6D2	0x8E000DE0 ;_TMP_IMAGE3_bmp+3884
0x1A6D6	0xBDE0C5E0 ;_TMP_IMAGE3_bmp+3888
0x1A6DA	0xBD80BD80 ;_TMP_IMAGE3_bmp+3892
0x1A6DE	0xBD80BD80 ;_TMP_IMAGE3_bmp+3896
0x1A6E2	0xBD80BD80 ;_TMP_IMAGE3_bmp+3900
0x1A6E6	0xBD80BD80 ;_TMP_IMAGE3_bmp+3904
0x1A6EA	0xBD80BD80 ;_TMP_IMAGE3_bmp+3908
0x1A6EE	0xBD00BD80 ;_TMP_IMAGE3_bmp+3912
0x1A6F2	0xBBC0C460 ;_TMP_IMAGE3_bmp+3916
0x1A6F6	0xBA80C340 ;_TMP_IMAGE3_bmp+3920
0x1A6FA	0xC1C0C280 ;_TMP_IMAGE3_bmp+3924
0x1A6FE	0xC000C160 ;_TMP_IMAGE3_bmp+3928
0x1A702	0xC020C000 ;_TMP_IMAGE3_bmp+3932
0x1A706	0xC000C000 ;_TMP_IMAGE3_bmp+3936
0x1A70A	0xC280C180 ;_TMP_IMAGE3_bmp+3940
0x1A70E	0xC381C2A0 ;_TMP_IMAGE3_bmp+3944
0x1A712	0xBC61BC41 ;_TMP_IMAGE3_bmp+3948
0x1A716	0xC5E1BD61 ;_TMP_IMAGE3_bmp+3952
0x1A71A	0x8DE1BE01 ;_TMP_IMAGE3_bmp+3956
0x1A71E	0x7E028E02 ;_TMP_IMAGE3_bmp+3960
0x1A722	0x0E025DE2 ;_TMP_IMAGE3_bmp+3964
0x1A726	0x12544B97 ;_TMP_IMAGE3_bmp+3968
0x1A72A	0x12541A53 ;_TMP_IMAGE3_bmp+3972
0x1A72E	0x12131254 ;_TMP_IMAGE3_bmp+3976
0x1A732	0x12F11252 ;_TMP_IMAGE3_bmp+3980
0x1A736	0x12F11310 ;_TMP_IMAGE3_bmp+3984
0x1A73A	0x09F20A11 ;_TMP_IMAGE3_bmp+3988
0x1A73E	0x0A1309F3 ;_TMP_IMAGE3_bmp+3992
0x1A742	0x09F309F3 ;_TMP_IMAGE3_bmp+3996
0x1A746	0x0AD009F2 ;_TMP_IMAGE3_bmp+4000
0x1A74A	0x0B6B02CE ;_TMP_IMAGE3_bmp+4004
0x1A74E	0x05A20CE7 ;_TMP_IMAGE3_bmp+4008
0x1A752	0x9DE03E00 ;_TMP_IMAGE3_bmp+4012
0x1A756	0xBDC0C600 ;_TMP_IMAGE3_bmp+4016
0x1A75A	0xBDA0BD80 ;_TMP_IMAGE3_bmp+4020
0x1A75E	0xBD80BD80 ;_TMP_IMAGE3_bmp+4024
0x1A762	0xBD80BD80 ;_TMP_IMAGE3_bmp+4028
0x1A766	0xBD80BD80 ;_TMP_IMAGE3_bmp+4032
0x1A76A	0xBD80BD80 ;_TMP_IMAGE3_bmp+4036
0x1A76E	0xBCC0BCE0 ;_TMP_IMAGE3_bmp+4040
0x1A772	0xBB60C420 ;_TMP_IMAGE3_bmp+4044
0x1A776	0xC240BA80 ;_TMP_IMAGE3_bmp+4048
0x1A77A	0xC1E0C1A0 ;_TMP_IMAGE3_bmp+4052
0x1A77E	0xC000C080 ;_TMP_IMAGE3_bmp+4056
0x1A782	0xC000C000 ;_TMP_IMAGE3_bmp+4060
0x1A786	0xC020C000 ;_TMP_IMAGE3_bmp+4064
0x1A78A	0xC2A1C1C1 ;_TMP_IMAGE3_bmp+4068
0x1A78E	0xBB81C300 ;_TMP_IMAGE3_bmp+4072
0x1A792	0xBCA1C461 ;_TMP_IMAGE3_bmp+4076
0x1A796	0xCE01C581 ;_TMP_IMAGE3_bmp+4080
0x1A79A	0x7601A5E1 ;_TMP_IMAGE3_bmp+4084
0x1A79E	0x0DC11DA1 ;_TMP_IMAGE3_bmp+4088
0x1A7A2	0x16220DE2 ;_TMP_IMAGE3_bmp+4092
0x1A7A6	0x12334B97 ;_TMP_IMAGE3_bmp+4096
0x1A7AA	0x12331A54 ;_TMP_IMAGE3_bmp+4100
0x1A7AE	0x12B21232 ;_TMP_IMAGE3_bmp+4104
0x1A7B2	0x0B101331 ;_TMP_IMAGE3_bmp+4108
0x1A7B6	0x0AF00AEF ;_TMP_IMAGE3_bmp+4112
0x1A7BA	0x0A511310 ;_TMP_IMAGE3_bmp+4116
0x1A7BE	0x09F309F2 ;_TMP_IMAGE3_bmp+4120
0x1A7C2	0x09D209F3 ;_TMP_IMAGE3_bmp+4124
0x1A7C6	0x02AF0AD1 ;_TMP_IMAGE3_bmp+4128
0x1A7CA	0x0C490B6D ;_TMP_IMAGE3_bmp+4132
0x1A7CE	0x0E000584 ;_TMP_IMAGE3_bmp+4136
0x1A7D2	0xBDE085E0 ;_TMP_IMAGE3_bmp+4140
0x1A7D6	0xBDA0C5E0 ;_TMP_IMAGE3_bmp+4144
0x1A7DA	0xBD60BDA0 ;_TMP_IMAGE3_bmp+4148
0x1A7DE	0xBD80BD80 ;_TMP_IMAGE3_bmp+4152
0x1A7E2	0xBD80BD80 ;_TMP_IMAGE3_bmp+4156
0x1A7E6	0xBD80BD80 ;_TMP_IMAGE3_bmp+4160
0x1A7EA	0xBD20BD80 ;_TMP_IMAGE3_bmp+4164
0x1A7EE	0xBC60BD00 ;_TMP_IMAGE3_bmp+4168
0x1A7F2	0xC2C0BBC0 ;_TMP_IMAGE3_bmp+4172
0x1A7F6	0xC180C240 ;_TMP_IMAGE3_bmp+4176
0x1A7FA	0xC160C1C0 ;_TMP_IMAGE3_bmp+4180
0x1A7FE	0xC000C000 ;_TMP_IMAGE3_bmp+4184
0x1A802	0xC000C000 ;_TMP_IMAGE3_bmp+4188
0x1A806	0xC040C000 ;_TMP_IMAGE3_bmp+4192
0x1A80A	0xC2A1C1E0 ;_TMP_IMAGE3_bmp+4196
0x1A80E	0xBBA0C340 ;_TMP_IMAGE3_bmp+4200
0x1A812	0xC501BC60 ;_TMP_IMAGE3_bmp+4204
0x1A816	0xC621C5C1 ;_TMP_IMAGE3_bmp+4208
0x1A81A	0x15A195E1 ;_TMP_IMAGE3_bmp+4212
0x1A81E	0x0E210E01 ;_TMP_IMAGE3_bmp+4216
0x1A822	0x1DE30E22 ;_TMP_IMAGE3_bmp+4220
0x1A826	0x12724BD6 ;_TMP_IMAGE3_bmp+4224
0x1A82A	0x1AD21A92 ;_TMP_IMAGE3_bmp+4228
0x1A82E	0x13301B31 ;_TMP_IMAGE3_bmp+4232
0x1A832	0xFFFF459D ;_TMP_IMAGE3_bmp+4236
0x1A836	0xFFFFFFFF ;_TMP_IMAGE3_bmp+4240
0x1A83A	0x6AF0FFFA ;_TMP_IMAGE3_bmp+4244
0x1A83E	0x09F10A91 ;_TMP_IMAGE3_bmp+4248
0x1A842	0x0AB109F1 ;_TMP_IMAGE3_bmp+4252
0x1A846	0x02CF02CF ;_TMP_IMAGE3_bmp+4256
0x1A84A	0x15860BCB ;_TMP_IMAGE3_bmp+4260
0x1A84E	0x66000601 ;_TMP_IMAGE3_bmp+4264
0x1A852	0xC600ADE0 ;_TMP_IMAGE3_bmp+4268
0x1A856	0xBDA0BDA0 ;_TMP_IMAGE3_bmp+4272
0x1A85A	0xBCE0BD20 ;_TMP_IMAGE3_bmp+4276
0x1A85E	0xBD80BD00 ;_TMP_IMAGE3_bmp+4280
0x1A862	0xBDC0BDA0 ;_TMP_IMAGE3_bmp+4284
0x1A866	0xBDE0BDE0 ;_TMP_IMAGE3_bmp+4288
0x1A86A	0xBD40BDA0 ;_TMP_IMAGE3_bmp+4292
0x1A86E	0xBC20BD00 ;_TMP_IMAGE3_bmp+4296
0x1A872	0xBA80C360 ;_TMP_IMAGE3_bmp+4300
0x1A876	0xC1C0C1C0 ;_TMP_IMAGE3_bmp+4304
0x1A87A	0xB800C100 ;_TMP_IMAGE3_bmp+4308
0x1A87E	0xC020C000 ;_TMP_IMAGE3_bmp+4312
0x1A882	0xC000C000 ;_TMP_IMAGE3_bmp+4316
0x1A886	0xC0E1C000 ;_TMP_IMAGE3_bmp+4320
0x1A88A	0xC2A0C200 ;_TMP_IMAGE3_bmp+4324
0x1A88E	0xC401C381 ;_TMP_IMAGE3_bmp+4328
0x1A892	0xBD21BC81 ;_TMP_IMAGE3_bmp+4332
0x1A896	0xADE1C5E1 ;_TMP_IMAGE3_bmp+4336
0x1A89A	0x060175E1 ;_TMP_IMAGE3_bmp+4340
0x1A89E	0x1DC31602 ;_TMP_IMAGE3_bmp+4344
0x1A8A2	0x15451E43 ;_TMP_IMAGE3_bmp+4348
0x1A8A6	0x13104C54 ;_TMP_IMAGE3_bmp+4352
0x1A8AA	0x13301B51 ;_TMP_IMAGE3_bmp+4356
0x1A8AE	0x6E7F1310 ;_TMP_IMAGE3_bmp+4360
0x1A8B2	0xFFFFFFFF ;_TMP_IMAGE3_bmp+4364
0x1A8B6	0xFFFFFFFF ;_TMP_IMAGE3_bmp+4368
0x1A8BA	0xFFFDFFFF ;_TMP_IMAGE3_bmp+4372
0x1A8BE	0x12F093EF ;_TMP_IMAGE3_bmp+4376
0x1A8C2	0x02CF0AF0 ;_TMP_IMAGE3_bmp+4380
0x1A8C6	0x0B4E02AF ;_TMP_IMAGE3_bmp+4384
0x1A8CA	0x06030C08 ;_TMP_IMAGE3_bmp+4388
0x1A8CE	0xAE004600 ;_TMP_IMAGE3_bmp+4392
0x1A8D2	0xBDC0C600 ;_TMP_IMAGE3_bmp+4396
0x1A8D6	0xBD40C5A0 ;_TMP_IMAGE3_bmp+4400
0x1A8DA	0xBD00BD00 ;_TMP_IMAGE3_bmp+4404
0x1A8DE	0xBD80BCE0 ;_TMP_IMAGE3_bmp+4408
0x1A8E2	0xB580BDE0 ;_TMP_IMAGE3_bmp+4412
0x1A8E6	0xBDE0BDE0 ;_TMP_IMAGE3_bmp+4416
0x1A8EA	0xBD40BDC0 ;_TMP_IMAGE3_bmp+4420
0x1A8EE	0xBC00BCC0 ;_TMP_IMAGE3_bmp+4424
0x1A8F2	0xC260C320 ;_TMP_IMAGE3_bmp+4428
0x1A8F6	0xB880C1A0 ;_TMP_IMAGE3_bmp+4432
0x1A8FA	0xC000C000 ;_TMP_IMAGE3_bmp+4436
0x1A8FE	0xC000C000 ;_TMP_IMAGE3_bmp+4440
0x1A902	0xC020C000 ;_TMP_IMAGE3_bmp+4444
0x1A906	0xC140C000 ;_TMP_IMAGE3_bmp+4448
0x1A90A	0xC2C0C241 ;_TMP_IMAGE3_bmp+4452
0x1A90E	0xC440C3A1 ;_TMP_IMAGE3_bmp+4456
0x1A912	0xC541BCA1 ;_TMP_IMAGE3_bmp+4460
0x1A916	0xADE1CE01 ;_TMP_IMAGE3_bmp+4464
0x1A91A	0x0E0245E2 ;_TMP_IMAGE3_bmp+4468
0x1A91E	0x0D250D05 ;_TMP_IMAGE3_bmp+4472
0x1A922	0x15671545 ;_TMP_IMAGE3_bmp+4476
0x1A926	0x12F04C54 ;_TMP_IMAGE3_bmp+4480
0x1A92A	0x12F012F0 ;_TMP_IMAGE3_bmp+4484
0x1A92E	0xDFFF13D8 ;_TMP_IMAGE3_bmp+4488
0x1A932	0xFEB3FFFF ;_TMP_IMAGE3_bmp+4492
0x1A936	0x0BF30B8A ;_TMP_IMAGE3_bmp+4496
0x1A93A	0xFFFFBFFF ;_TMP_IMAGE3_bmp+4500
0x1A93E	0x0AD0FE75 ;_TMP_IMAGE3_bmp+4504
0x1A942	0xDFFF0BD8 ;_TMP_IMAGE3_bmp+4508
0x1A946	0xFFFFFFFF ;_TMP_IMAGE3_bmp+4512
0x1A94A	0xDF07FFFF ;_TMP_IMAGE3_bmp+4516
0x1A94E	0xC6B68E00 ;_TMP_IMAGE3_bmp+4520
0x1A952	0xFFF6FFFF ;_TMP_IMAGE3_bmp+4524
0x1A956	0xF7FFD5F2 ;_TMP_IMAGE3_bmp+4528
0x1A95A	0xEDC0FFFF ;_TMP_IMAGE3_bmp+4532
0x1A95E	0xFFFFBE16 ;_TMP_IMAGE3_bmp+4536
0x1A962	0xF6E7FFFF ;_TMP_IMAGE3_bmp+4540
0x1A966	0xBDE0B5C0 ;_TMP_IMAGE3_bmp+4544
0x1A96A	0xEFFFBDCC ;_TMP_IMAGE3_bmp+4548
0x1A96E	0xFFFFFFFF ;_TMP_IMAGE3_bmp+4552
0x1A972	0xE340FFFB ;_TMP_IMAGE3_bmp+4556
0x1A976	0xBB36B920 ;_TMP_IMAGE3_bmp+4560
0x1A97A	0xFED2FFFF ;_TMP_IMAGE3_bmp+4564
0x1A97E	0xFFFFDC9B ;_TMP_IMAGE3_bmp+4568
0x1A982	0xC1D2EB20 ;_TMP_IMAGE3_bmp+4572
0x1A986	0xFFFFF7FF ;_TMP_IMAGE3_bmp+4576
0x1A98A	0xFFFFFFFF ;_TMP_IMAGE3_bmp+4580
0x1A98E	0xC461F5C7 ;_TMP_IMAGE3_bmp+4584
0x1A992	0xC561BCE1 ;_TMP_IMAGE3_bmp+4588
0x1A996	0x9DE1C601 ;_TMP_IMAGE3_bmp+4592
0x1A99A	0x156315E1 ;_TMP_IMAGE3_bmp+4596
0x1A99E	0x15670D26 ;_TMP_IMAGE3_bmp+4600
0x1A9A2	0x25A91587 ;_TMP_IMAGE3_bmp+4604
0x1A9A6	0x130E4C73 ;_TMP_IMAGE3_bmp+4608
0x1A9AA	0x1B8E1B6F ;_TMP_IMAGE3_bmp+4612
0x1A9AE	0xFFFF4E1D ;_TMP_IMAGE3_bmp+4616
0x1A9B2	0xBD2BFFFF ;_TMP_IMAGE3_bmp+4620
0x1A9B6	0x0BAB2E0A ;_TMP_IMAGE3_bmp+4624
0x1A9BA	0x0B2E13ED ;_TMP_IMAGE3_bmp+4628
0x1A9BE	0x0AD50AD0 ;_TMP_IMAGE3_bmp+4632
0x1A9C2	0xFFFFB7FF ;_TMP_IMAGE3_bmp+4636
0x1A9C6	0xFFFFFFFF ;_TMP_IMAGE3_bmp+4640
0x1A9CA	0xFFFBFFFF ;_TMP_IMAGE3_bmp+4644
0x1A9CE	0xC6B6DE60 ;_TMP_IMAGE3_bmp+4648
0x1A9D2	0xFFFFFFFF ;_TMP_IMAGE3_bmp+4652
0x1A9D6	0xFFFFFFFF ;_TMP_IMAGE3_bmp+4656
0x1A9DA	0xFFFFFFFF ;_TMP_IMAGE3_bmp+4660
0x1A9DE	0xFFFFFFFF ;_TMP_IMAGE3_bmp+4664
0x1A9E2	0xFFFBFFFF ;_TMP_IMAGE3_bmp+4668
0x1A9E6	0xB5ECC600 ;_TMP_IMAGE3_bmp+4672
0x1A9EA	0xFFFFEFFF ;_TMP_IMAGE3_bmp+4676
0x1A9EE	0xBC52EDC0 ;_TMP_IMAGE3_bmp+4680
0x1A9F2	0xFFFBF7FF ;_TMP_IMAGE3_bmp+4684
0x1A9F6	0xC336DA00 ;_TMP_IMAGE3_bmp+4688
0x1A9FA	0xFEDBFFFF ;_TMP_IMAGE3_bmp+4692
0x1A9FE	0xFFF6F7FF ;_TMP_IMAGE3_bmp+4696
0x1AA02	0xEFFFD82C ;_TMP_IMAGE3_bmp+4700
0x1AA06	0xFFFFFFFF ;_TMP_IMAGE3_bmp+4704
0x1AA0A	0xFFFFFFFF ;_TMP_IMAGE3_bmp+4708
0x1AA0E	0xE4E1FFFB ;_TMP_IMAGE3_bmp+4712
0x1AA12	0xC5A1BD21 ;_TMP_IMAGE3_bmp+4716
0x1AA16	0x8E02C601 ;_TMP_IMAGE3_bmp+4720
0x1AA1A	0x0D250621 ;_TMP_IMAGE3_bmp+4724
0x1AA1E	0x1DA91566 ;_TMP_IMAGE3_bmp+4728
0x1AA22	0x0B8A1D29 ;_TMP_IMAGE3_bmp+4732
0x1AA26	0x1C0D5532 ;_TMP_IMAGE3_bmp+4736
0x1AA2A	0x140D1C0D ;_TMP_IMAGE3_bmp+4740
0x1AA2E	0xFFFF461D ;_TMP_IMAGE3_bmp+4744
0x1AA32	0x9DC8FFFC ;_TMP_IMAGE3_bmp+4748
0x1AA36	0x14C90DA6 ;_TMP_IMAGE3_bmp+4752
0x1AA3A	0x13ED0B8C ;_TMP_IMAGE3_bmp+4756
0x1AA3E	0x0CBA0AAF ;_TMP_IMAGE3_bmp+4760
0x1AA42	0xFFFDFFFF ;_TMP_IMAGE3_bmp+4764
0x1AA46	0x0352944D ;_TMP_IMAGE3_bmp+4768
0x1AA4A	0xFFFFBFFF ;_TMP_IMAGE3_bmp+4772
0x1AA4E	0xC676EEA1 ;_TMP_IMAGE3_bmp+4776
0x1AA52	0xFFFFFFFF ;_TMP_IMAGE3_bmp+4780
0x1AA56	0xBD96EE00 ;_TMP_IMAGE3_bmp+4784
0x1AA5A	0xFFFFFFFF ;_TMP_IMAGE3_bmp+4788
0x1AA5E	0xBE12EDE0 ;_TMP_IMAGE3_bmp+4792
0x1AA62	0xFFFBF7FF ;_TMP_IMAGE3_bmp+4796
0x1AA66	0xB6FBC620 ;_TMP_IMAGE3_bmp+4800
0x1AA6A	0xFFF6FFFF ;_TMP_IMAGE3_bmp+4804
0x1AA6E	0xC387D440 ;_TMP_IMAGE3_bmp+4808
0x1AA72	0xFFFFE73F ;_TMP_IMAGE3_bmp+4812
0x1AA76	0xC336F487 ;_TMP_IMAGE3_bmp+4816
0x1AA7A	0xFFFFFFFF ;_TMP_IMAGE3_bmp+4820
0x1AA7E	0xC000EB20 ;_TMP_IMAGE3_bmp+4824
0x1AA82	0xFFFFC336 ;_TMP_IMAGE3_bmp+4828
0x1AA86	0xE340FFFB ;_TMP_IMAGE3_bmp+4832
0x1AA8A	0xEFFFC2AC ;_TMP_IMAGE3_bmp+4836
0x1AA8E	0xEDC0FFFF ;_TMP_IMAGE3_bmp+4840
0x1AA92	0xC5C1BD21 ;_TMP_IMAGE3_bmp+4844
0x1AA96	0x65E1BE01 ;_TMP_IMAGE3_bmp+4848
0x1AA9A	0x0D460E02 ;_TMP_IMAGE3_bmp+4852
0x1AA9E	0x0B8A1CA9 ;_TMP_IMAGE3_bmp+4856
0x1AAA2	0x13ED138C ;_TMP_IMAGE3_bmp+4860
0x1AAA6	0x13CD4D12 ;_TMP_IMAGE3_bmp+4864
0x1AAAA	0x138B1BCD ;_TMP_IMAGE3_bmp+4868
0x1AAAE	0xFFFF45DC ;_TMP_IMAGE3_bmp+4872
0x1AAB2	0xBE46FFFF ;_TMP_IMAGE3_bmp+4876
0x1AAB6	0x1DA80D66 ;_TMP_IMAGE3_bmp+4880
0x1AABA	0x13ED0B8B ;_TMP_IMAGE3_bmp+4884
0x1AABE	0x0ACF0AEF ;_TMP_IMAGE3_bmp+4888
0x1AAC2	0x02B50ACF ;_TMP_IMAGE3_bmp+4892
0x1AAC6	0xFFFFBFFF ;_TMP_IMAGE3_bmp+4896
0x1AACA	0xFFFFFFFF ;_TMP_IMAGE3_bmp+4900
0x1AACE	0xC676EEA0 ;_TMP_IMAGE3_bmp+4904
0x1AAD2	0xFFFBFFFF ;_TMP_IMAGE3_bmp+4908
0x1AAD6	0xC4D2E540 ;_TMP_IMAGE3_bmp+4912
0x1AADA	0xFFFBF7FF ;_TMP_IMAGE3_bmp+4916
0x1AADE	0xC5F2E520 ;_TMP_IMAGE3_bmp+4920
0x1AAE2	0xFFFFF7FF ;_TMP_IMAGE3_bmp+4924
0x1AAE6	0xB6FBD680 ;_TMP_IMAGE3_bmp+4928
0x1AAEA	0xFFFFFFFF ;_TMP_IMAGE3_bmp+4932
0x1AAEE	0xFFFFFFFF ;_TMP_IMAGE3_bmp+4936
0x1AAF2	0xFFFFFFFF ;_TMP_IMAGE3_bmp+4940
0x1AAF6	0xC336FDAC ;_TMP_IMAGE3_bmp+4944
0x1AAFA	0xFFF6FFFF ;_TMP_IMAGE3_bmp+4948
0x1AAFE	0xC000D800 ;_TMP_IMAGE3_bmp+4952
0x1AB02	0xC9E1C000 ;_TMP_IMAGE3_bmp+4956
0x1AB06	0xEFFFC1CC ;_TMP_IMAGE3_bmp+4960
0x1AB0A	0xFFFFFFFF ;_TMP_IMAGE3_bmp+4964
0x1AB0E	0xEDE1FFFF ;_TMP_IMAGE3_bmp+4968
0x1AB12	0xC5E1BD61 ;_TMP_IMAGE3_bmp+4972
0x1AB16	0x3DE1AE01 ;_TMP_IMAGE3_bmp+4976
0x1AB1A	0x15680DC2 ;_TMP_IMAGE3_bmp+4980
0x1AB1E	0x13CD0BAB ;_TMP_IMAGE3_bmp+4984
0x1AB22	0x1BEE13ED ;_TMP_IMAGE3_bmp+4988
0x1AB26	0x13AA4CF0 ;_TMP_IMAGE3_bmp+4992
0x1AB2A	0x25691CA9 ;_TMP_IMAGE3_bmp+4996
0x1AB2E	0xDFFF2615 ;_TMP_IMAGE3_bmp+5000
0x1AB32	0xFF10FFFF ;_TMP_IMAGE3_bmp+5004
0x1AB36	0x15B01546 ;_TMP_IMAGE3_bmp+5008
0x1AB3A	0xFFFFBFFF ;_TMP_IMAGE3_bmp+5012
0x1AB3E	0x0CBAFE94 ;_TMP_IMAGE3_bmp+5016
0x1AB42	0xFFFFFFFF ;_TMP_IMAGE3_bmp+5020
0x1AB46	0x0BB2DE10 ;_TMP_IMAGE3_bmp+5024
0x1AB4A	0xFFFFBFFF ;_TMP_IMAGE3_bmp+5028
0x1AB4E	0xC676EEA0 ;_TMP_IMAGE3_bmp+5032
0x1AB52	0xFFFBFFFF ;_TMP_IMAGE3_bmp+5036
0x1AB56	0xC452E500 ;_TMP_IMAGE3_bmp+5040
0x1AB5A	0xFFFBF7FF ;_TMP_IMAGE3_bmp+5044
0x1AB5E	0xC5D2E4E0 ;_TMP_IMAGE3_bmp+5048
0x1AB62	0xFFFFF7FF ;_TMP_IMAGE3_bmp+5052
0x1AB66	0xB6FBD680 ;_TMP_IMAGE3_bmp+5056
0x1AB6A	0xFFF6FFFF ;_TMP_IMAGE3_bmp+5060
0x1AB6E	0xBB40D480 ;_TMP_IMAGE3_bmp+5064
0x1AB72	0xC1C0C260 ;_TMP_IMAGE3_bmp+5068
0x1AB76	0xC336B840 ;_TMP_IMAGE3_bmp+5072
0x1AB7A	0xFFF6FFFF ;_TMP_IMAGE3_bmp+5076
0x1AB7E	0xC000D800 ;_TMP_IMAGE3_bmp+5080
0x1AB82	0xFFFFC377 ;_TMP_IMAGE3_bmp+5084
0x1AB86	0xF587FFFF ;_TMP_IMAGE3_bmp+5088
0x1AB8A	0xEFFFC38D ;_TMP_IMAGE3_bmp+5092
0x1AB8E	0xEDE1FFFF ;_TMP_IMAGE3_bmp+5096
0x1AB92	0xCE21C5A0 ;_TMP_IMAGE3_bmp+5100
0x1AB96	0x16219DE1 ;_TMP_IMAGE3_bmp+5104
0x1AB9A	0x14E815A4 ;_TMP_IMAGE3_bmp+5108
0x1AB9E	0x13ED13AD ;_TMP_IMAGE3_bmp+5112
0x1ABA2	0x130F1C2E ;_TMP_IMAGE3_bmp+5116
0x1ABA6	0x1DA95EAF ;_TMP_IMAGE3_bmp+5120
0x1ABAA	0x15871DA8 ;_TMP_IMAGE3_bmp+5124
0x1ABAE	0x6F1F1D67 ;_TMP_IMAGE3_bmp+5128
0x1ABB2	0xFFFFFFFF ;_TMP_IMAGE3_bmp+5132
0x1ABB6	0xFFFFFFFF ;_TMP_IMAGE3_bmp+5136
0x1ABBA	0xFFFCFFFF ;_TMP_IMAGE3_bmp+5140
0x1ABBE	0x3D9D948E ;_TMP_IMAGE3_bmp+5144
0x1ABC2	0xFF37FFFF ;_TMP_IMAGE3_bmp+5148
0x1ABC6	0x04F93C0C ;_TMP_IMAGE3_bmp+5152
0x1ABCA	0xFFFFFFFF ;_TMP_IMAGE3_bmp+5156
0x1ABCE	0xC696E6A0 ;_TMP_IMAGE3_bmp+5160
0x1ABD2	0xFFFBFFFF ;_TMP_IMAGE3_bmp+5164
0x1ABD6	0xC432E4E0 ;_TMP_IMAGE3_bmp+5168
0x1ABDA	0xFFFBF7FF ;_TMP_IMAGE3_bmp+5172
0x1ABDE	0xBDD2DCA0 ;_TMP_IMAGE3_bmp+5176
0x1ABE2	0xFFFFF7FF ;_TMP_IMAGE3_bmp+5180
0x1ABE6	0x9DCCD680 ;_TMP_IMAGE3_bmp+5184
0x1ABEA	0xFFFFEFFF ;_TMP_IMAGE3_bmp+5188
0x1ABEE	0xFFFFFFFF ;_TMP_IMAGE3_bmp+5192
0x1ABF2	0xFFFFFFFF ;_TMP_IMAGE3_bmp+5196
0x1ABF6	0xC336EB60 ;_TMP_IMAGE3_bmp+5200
0x1ABFA	0xFFF6FFFF ;_TMP_IMAGE3_bmp+5204
0x1ABFE	0xC000D800 ;_TMP_IMAGE3_bmp+5208
0x1AC02	0xFFFFCCFB ;_TMP_IMAGE3_bmp+5212
0x1AC06	0xCAE0FF12 ;_TMP_IMAGE3_bmp+5216
0x1AC0A	0xFFFFC536 ;_TMP_IMAGE3_bmp+5220
0x1AC0E	0xEE21FFFF ;_TMP_IMAGE3_bmp+5224
0x1AC12	0xBE01C5C1 ;_TMP_IMAGE3_bmp+5228
0x1AC16	0x0E018601 ;_TMP_IMAGE3_bmp+5232
0x1AC1A	0x144A0D65 ;_TMP_IMAGE3_bmp+5236
0x1AC1E	0x1C2D13CD ;_TMP_IMAGE3_bmp+5240
0x1AC22	0x1310132F ;_TMP_IMAGE3_bmp+5244
0x1AC26	0x1547566D ;_TMP_IMAGE3_bmp+5248
0x1AC2A	0x1D671D67 ;_TMP_IMAGE3_bmp+5252
0x1AC2E	0x15261547 ;_TMP_IMAGE3_bmp+5256
0x1AC32	0xFFFF4F1B ;_TMP_IMAGE3_bmp+5260
0x1AC36	0xFFFFFFFF ;_TMP_IMAGE3_bmp+5264
0x1AC3A	0x948DFFFC ;_TMP_IMAGE3_bmp+5268
0x1AC3E	0x0AD513CE ;_TMP_IMAGE3_bmp+5272
0x1AC42	0xFFFFBFFF ;_TMP_IMAGE3_bmp+5276
0x1AC46	0xFF59FFFF ;_TMP_IMAGE3_bmp+5280
0x1AC4A	0xFFFFB79F ;_TMP_IMAGE3_bmp+5284
0x1AC4E	0xCEB6EF07 ;_TMP_IMAGE3_bmp+5288
0x1AC52	0xFFFBFFFF ;_TMP_IMAGE3_bmp+5292
0x1AC56	0xBC12DCE0 ;_TMP_IMAGE3_bmp+5296
0x1AC5A	0xFFFBF7FF ;_TMP_IMAGE3_bmp+5300
0x1AC5E	0xBDB2DC80 ;_TMP_IMAGE3_bmp+5304
0x1AC62	0xFFFFF7FF ;_TMP_IMAGE3_bmp+5308
0x1AC66	0xA5C0D680 ;_TMP_IMAGE3_bmp+5312
0x1AC6A	0xF7FFC652 ;_TMP_IMAGE3_bmp+5316
0x1AC6E	0xFFFFFFFF ;_TMP_IMAGE3_bmp+5320
0x1AC72	0xEC00FFFF ;_TMP_IMAGE3_bmp+5324
0x1AC76	0xBB36C140 ;_TMP_IMAGE3_bmp+5328
0x1AC7A	0xFFF7FFFF ;_TMP_IMAGE3_bmp+5332
0x1AC7E	0xC141D920 ;_TMP_IMAGE3_bmp+5336
0x1AC82	0xEFFFC1EC ;_TMP_IMAGE3_bmp+5340
0x1AC86	0xFFFFFFFF ;_TMP_IMAGE3_bmp+5344
0x1AC8A	0xEF7FFF56 ;_TMP_IMAGE3_bmp+5348
0x1AC8E	0xF6A7FFFF ;_TMP_IMAGE3_bmp+5352
0x1AC92	0xB5E1C5E1 ;_TMP_IMAGE3_bmp+5356
0x1AC96	0x0E2255E1 ;_TMP_IMAGE3_bmp+5360
0x1AC9A	0x13CB1566 ;_TMP_IMAGE3_bmp+5364
0x1AC9E	0x136F140D ;_TMP_IMAGE3_bmp+5368
0x1ACA2	0x131012F0 ;_TMP_IMAGE3_bmp+5372
0x1ACA6	0x1547566E ;_TMP_IMAGE3_bmp+5376
0x1ACAA	0x15471D67 ;_TMP_IMAGE3_bmp+5380
0x1ACAE	0x15261527 ;_TMP_IMAGE3_bmp+5384
0x1ACB2	0x1E421E42 ;_TMP_IMAGE3_bmp+5388
0x1ACB6	0x15860D06 ;_TMP_IMAGE3_bmp+5392
0x1ACBA	0x0BCD13EB ;_TMP_IMAGE3_bmp+5396
0x1ACBE	0x0AD00B6D ;_TMP_IMAGE3_bmp+5400
0x1ACC2	0x0ACF0AF0 ;_TMP_IMAGE3_bmp+5404
0x1ACC6	0x0BAC0BCD ;_TMP_IMAGE3_bmp+5408
0x1ACCA	0x05E214E9 ;_TMP_IMAGE3_bmp+5412
0x1ACCE	0xC6015DE0 ;_TMP_IMAGE3_bmp+5416
0x1ACD2	0xC540C5C0 ;_TMP_IMAGE3_bmp+5420
0x1ACD6	0xC300BC40 ;_TMP_IMAGE3_bmp+5424
0x1ACDA	0xC260B9E0 ;_TMP_IMAGE3_bmp+5428
0x1ACDE	0xC540BBA0 ;_TMP_IMAGE3_bmp+5432
0x1ACE2	0xA5C0C600 ;_TMP_IMAGE3_bmp+5436
0x1ACE6	0x9DC07DE0 ;_TMP_IMAGE3_bmp+5440
0x1ACEA	0xBD20C5E0 ;_TMP_IMAGE3_bmp+5444
0x1ACEE	0xC360BC60 ;_TMP_IMAGE3_bmp+5448
0x1ACF2	0xC1A0C280 ;_TMP_IMAGE3_bmp+5452
0x1ACF6	0xC9C1C1C0 ;_TMP_IMAGE3_bmp+5456
0x1ACFA	0xC1E0C9E1 ;_TMP_IMAGE3_bmp+5460
0x1ACFE	0xC1C0C1E0 ;_TMP_IMAGE3_bmp+5464
0x1AD02	0xC280C1A0 ;_TMP_IMAGE3_bmp+5468
0x1AD06	0xC381C280 ;_TMP_IMAGE3_bmp+5472
0x1AD0A	0xC4C1C441 ;_TMP_IMAGE3_bmp+5476
0x1AD0E	0xC5A1C521 ;_TMP_IMAGE3_bmp+5480
0x1AD12	0xA5E1CE01 ;_TMP_IMAGE3_bmp+5484
0x1AD16	0x0D8325E1 ;_TMP_IMAGE3_bmp+5488
0x1AD1A	0x0BAC1D88 ;_TMP_IMAGE3_bmp+5492
0x1AD1E	0x12F013EE ;_TMP_IMAGE3_bmp+5496
0x1AD22	0x13101310 ;_TMP_IMAGE3_bmp+5500
0x1AD26	0x1547566E ;_TMP_IMAGE3_bmp+5504
0x1AD2A	0x15461D47 ;_TMP_IMAGE3_bmp+5508
0x1AD2E	0x1D841D65 ;_TMP_IMAGE3_bmp+5512
0x1AD32	0x1E431622 ;_TMP_IMAGE3_bmp+5516
0x1AD36	0x15861506 ;_TMP_IMAGE3_bmp+5520
0x1AD3A	0x0BEC1BEC ;_TMP_IMAGE3_bmp+5524
0x1AD3E	0x0AF0134E ;_TMP_IMAGE3_bmp+5528
0x1AD42	0x0AD00AF0 ;_TMP_IMAGE3_bmp+5532
0x1AD46	0x0BCC0B2E ;_TMP_IMAGE3_bmp+5536
0x1AD4A	0x05830BE9 ;_TMP_IMAGE3_bmp+5540
0x1AD4E	0xADE01E20 ;_TMP_IMAGE3_bmp+5544
0x1AD52	0xC560C5E0 ;_TMP_IMAGE3_bmp+5548
0x1AD56	0xC2E0C460 ;_TMP_IMAGE3_bmp+5552
0x1AD5A	0xC220B980 ;_TMP_IMAGE3_bmp+5556
0x1AD5E	0xC520C3A0 ;_TMP_IMAGE3_bmp+5560
0x1AD62	0xA5C0C600 ;_TMP_IMAGE3_bmp+5564
0x1AD66	0x95C085E0 ;_TMP_IMAGE3_bmp+5568
0x1AD6A	0xC540C5E0 ;_TMP_IMAGE3_bmp+5572
0x1AD6E	0xC3A1BC60 ;_TMP_IMAGE3_bmp+5576
0x1AD72	0xC200C2C0 ;_TMP_IMAGE3_bmp+5580
0x1AD76	0xC1C0C1A0 ;_TMP_IMAGE3_bmp+5584
0x1AD7A	0xC1A0C1C0 ;_TMP_IMAGE3_bmp+5588
0x1AD7E	0xC1A0C1C0 ;_TMP_IMAGE3_bmp+5592
0x1AD82	0xC2A1C241 ;_TMP_IMAGE3_bmp+5596
0x1AD86	0xC3A0C2C0 ;_TMP_IMAGE3_bmp+5600
0x1AD8A	0xC521C480 ;_TMP_IMAGE3_bmp+5604
0x1AD8E	0xC5C1C581 ;_TMP_IMAGE3_bmp+5608
0x1AD92	0x9601CE01 ;_TMP_IMAGE3_bmp+5612
0x1AD96	0x0D850E01 ;_TMP_IMAGE3_bmp+5616
0x1AD9A	0x13CD14C8 ;_TMP_IMAGE3_bmp+5620
0x1AD9E	0x12F0138F ;_TMP_IMAGE3_bmp+5624
0x1ADA2	0x13301310 ;_TMP_IMAGE3_bmp+5628
0x1ADA6	0x1547566E ;_TMP_IMAGE3_bmp+5632
0x1ADAA	0x1DA51D47 ;_TMP_IMAGE3_bmp+5636
0x1ADAE	0x16221E43 ;_TMP_IMAGE3_bmp+5640
0x1ADB2	0x15E31622 ;_TMP_IMAGE3_bmp+5644
0x1ADB6	0x1D871527 ;_TMP_IMAGE3_bmp+5648
0x1ADBA	0x13ED13AC ;_TMP_IMAGE3_bmp+5652
0x1ADBE	0x0AF0132F ;_TMP_IMAGE3_bmp+5656
0x1ADC2	0x0AF00AF0 ;_TMP_IMAGE3_bmp+5660
0x1ADC6	0x0BCD0ACF ;_TMP_IMAGE3_bmp+5664
0x1ADCA	0x0D670BAB ;_TMP_IMAGE3_bmp+5668
0x1ADCE	0x8E0105E1 ;_TMP_IMAGE3_bmp+5672
0x1ADD2	0xC580CE01 ;_TMP_IMAGE3_bmp+5676
0x1ADD6	0xC2E0C480 ;_TMP_IMAGE3_bmp+5680
0x1ADDA	0xBA00B980 ;_TMP_IMAGE3_bmp+5684
0x1ADDE	0xC540C3C1 ;_TMP_IMAGE3_bmp+5688
0x1ADE2	0xA5C0C600 ;_TMP_IMAGE3_bmp+5692
0x1ADE6	0x8DC085C0 ;_TMP_IMAGE3_bmp+5696
0x1ADEA	0xBD60C600 ;_TMP_IMAGE3_bmp+5700
0x1ADEE	0xBBA0C4A0 ;_TMP_IMAGE3_bmp+5704
0x1ADF2	0xC280C2E0 ;_TMP_IMAGE3_bmp+5708
0x1ADF6	0xB9C0B9C0 ;_TMP_IMAGE3_bmp+5712
0x1ADFA	0xC2A1C220 ;_TMP_IMAGE3_bmp+5716
0x1ADFE	0xC261C281 ;_TMP_IMAGE3_bmp+5720
0x1AE02	0xBAA0C2A0 ;_TMP_IMAGE3_bmp+5724
0x1AE06	0xBBE1C361 ;_TMP_IMAGE3_bmp+5728
0x1AE0A	0xC561C4E1 ;_TMP_IMAGE3_bmp+5732
0x1AE0E	0xC601C5C1 ;_TMP_IMAGE3_bmp+5736
0x1AE12	0x75E1B601 ;_TMP_IMAGE3_bmp+5740
0x1AE16	0x15460E02 ;_TMP_IMAGE3_bmp+5744
0x1AE1A	0x13ED146A ;_TMP_IMAGE3_bmp+5748
0x1AE1E	0x13101330 ;_TMP_IMAGE3_bmp+5752
0x1AE22	0x13311311 ;_TMP_IMAGE3_bmp+5756
0x1AE26	0x1547564E ;_TMP_IMAGE3_bmp+5760
0x1AE2A	0x1DC41D27 ;_TMP_IMAGE3_bmp+5764
0x1AE2E	0x16221622 ;_TMP_IMAGE3_bmp+5768
0x1AE32	0x15A31622 ;_TMP_IMAGE3_bmp+5772
0x1AE36	0x15671527 ;_TMP_IMAGE3_bmp+5776
0x1AE3A	0x140D138C ;_TMP_IMAGE3_bmp+5780
0x1AE3E	0x0AF012EF ;_TMP_IMAGE3_bmp+5784
0x1AE42	0x0AF00AF0 ;_TMP_IMAGE3_bmp+5788
0x1AE46	0x0B6E0ACF ;_TMP_IMAGE3_bmp+5792
0x1AE4A	0x0CE80BAC ;_TMP_IMAGE3_bmp+5796
0x1AE4E	0x5E0005C2 ;_TMP_IMAGE3_bmp+5800
0x1AE52	0xC580BE00 ;_TMP_IMAGE3_bmp+5804
0x1AE56	0xC300C480 ;_TMP_IMAGE3_bmp+5808
0x1AE5A	0xC280BA00 ;_TMP_IMAGE3_bmp+5812
0x1AE5E	0xC540C3C0 ;_TMP_IMAGE3_bmp+5816
0x1AE62	0xA5C0C5E0 ;_TMP_IMAGE3_bmp+5820
0x1AE66	0x85C085E0 ;_TMP_IMAGE3_bmp+5824
0x1AE6A	0xC580C600 ;_TMP_IMAGE3_bmp+5828
0x1AE6E	0xBBC0C4C0 ;_TMP_IMAGE3_bmp+5832
0x1AE72	0xBA80C341 ;_TMP_IMAGE3_bmp+5836
0x1AE76	0xC2A1C2A0 ;_TMP_IMAGE3_bmp+5840
0x1AE7A	0xBAA0C2A0 ;_TMP_IMAGE3_bmp+5844
0x1AE7E	0xBAC0C2C0 ;_TMP_IMAGE3_bmp+5848
0x1AE82	0xC3A1C321 ;_TMP_IMAGE3_bmp+5852
0x1AE86	0xBC41BB80 ;_TMP_IMAGE3_bmp+5856
0x1AE8A	0xC5C1C521 ;_TMP_IMAGE3_bmp+5860
0x1AE8E	0xC601C5E1 ;_TMP_IMAGE3_bmp+5864
0x1AE92	0x46019DE1 ;_TMP_IMAGE3_bmp+5868
0x1AE96	0x15660E03 ;_TMP_IMAGE3_bmp+5872
0x1AE9A	0x13EE13EB ;_TMP_IMAGE3_bmp+5876
0x1AE9E	0x131012F0 ;_TMP_IMAGE3_bmp+5880
0x1AEA2	0x1B311310 ;_TMP_IMAGE3_bmp+5884
0x1AEA6	0x1547566E ;_TMP_IMAGE3_bmp+5888
0x1AEAA	0x1E231D46 ;_TMP_IMAGE3_bmp+5892
0x1AEAE	0x16021E23 ;_TMP_IMAGE3_bmp+5896
0x1AEB2	0x15841622 ;_TMP_IMAGE3_bmp+5900
0x1AEB6	0x1D481547 ;_TMP_IMAGE3_bmp+5904
0x1AEBA	0x140D138C ;_TMP_IMAGE3_bmp+5908
0x1AEBE	0x0AF00AEF ;_TMP_IMAGE3_bmp+5912
0x1AEC2	0x0AF00AF0 ;_TMP_IMAGE3_bmp+5916
0x1AEC6	0x0B2F0AF0 ;_TMP_IMAGE3_bmp+5920
0x1AECA	0x0C290BCD ;_TMP_IMAGE3_bmp+5924
0x1AECE	0x2DE00D84 ;_TMP_IMAGE3_bmp+5928
0x1AED2	0xC5A1C621 ;_TMP_IMAGE3_bmp+5932
0x1AED6	0xC341C4A0 ;_TMP_IMAGE3_bmp+5936
0x1AEDA	0xC2A0C280 ;_TMP_IMAGE3_bmp+5940
0x1AEDE	0xC540BBE0 ;_TMP_IMAGE3_bmp+5944
0x1AEE2	0xB5E0C5E0 ;_TMP_IMAGE3_bmp+5948
0x1AEE6	0x85C085E0 ;_TMP_IMAGE3_bmp+5952
0x1AEEA	0xC5A1BDE0 ;_TMP_IMAGE3_bmp+5956
0x1AEEE	0xC421BCC0 ;_TMP_IMAGE3_bmp+5960
0x1AEF2	0xC361BB80 ;_TMP_IMAGE3_bmp+5964
0x1AEF6	0xC2E1BAE0 ;_TMP_IMAGE3_bmp+5968
0x1AEFA	0xC381C361 ;_TMP_IMAGE3_bmp+5972
0x1AEFE	0xC381C3A1 ;_TMP_IMAGE3_bmp+5976
0x1AF02	0xC401C3A0 ;_TMP_IMAGE3_bmp+5980
0x1AF06	0xC4A1C421 ;_TMP_IMAGE3_bmp+5984
0x1AF0A	0xC5C1C581 ;_TMP_IMAGE3_bmp+5988
0x1AF0E	0xADE1C601 ;_TMP_IMAGE3_bmp+5992
0x1AF12	0x15E19601 ;_TMP_IMAGE3_bmp+5996
0x1AF16	0x1D8815A3 ;_TMP_IMAGE3_bmp+6000
0x1AF1A	0x13CE13AC ;_TMP_IMAGE3_bmp+6004
0x1AF1E	0x131112F0 ;_TMP_IMAGE3_bmp+6008
0x1AF22	0x1B111331 ;_TMP_IMAGE3_bmp+6012
0x1AF26	0x1527564E ;_TMP_IMAGE3_bmp+6016
0x1AF2A	0x1E2325E4 ;_TMP_IMAGE3_bmp+6020
0x1AF2E	0x16031E23 ;_TMP_IMAGE3_bmp+6024
0x1AF32	0x15A41E22 ;_TMP_IMAGE3_bmp+6028
0x1AF36	0x1D481547 ;_TMP_IMAGE3_bmp+6032
0x1AF3A	0x13ED13AC ;_TMP_IMAGE3_bmp+6036
0x1AF3E	0x0AF00AD0 ;_TMP_IMAGE3_bmp+6040
0x1AF42	0x0AF00B10 ;_TMP_IMAGE3_bmp+6044
0x1AF46	0x0ACF0AF0 ;_TMP_IMAGE3_bmp+6048
0x1AF4A	0x13EA0BED ;_TMP_IMAGE3_bmp+6052
0x1AF4E	0x1E210D64 ;_TMP_IMAGE3_bmp+6056
0x1AF52	0xC5E1B601 ;_TMP_IMAGE3_bmp+6060
0x1AF56	0xC381C4C1 ;_TMP_IMAGE3_bmp+6064
0x1AF5A	0xC300C280 ;_TMP_IMAGE3_bmp+6068
0x1AF5E	0xC520C400 ;_TMP_IMAGE3_bmp+6072
0x1AF62	0xC600C5E0 ;_TMP_IMAGE3_bmp+6076
0x1AF66	0x85C085C0 ;_TMP_IMAGE3_bmp+6080
0x1AF6A	0xC5C1BDE0 ;_TMP_IMAGE3_bmp+6084
0x1AF6E	0xBC40BD00 ;_TMP_IMAGE3_bmp+6088
0x1AF72	0xBBA0C421 ;_TMP_IMAGE3_bmp+6092
0x1AF76	0xBB81BB80 ;_TMP_IMAGE3_bmp+6096
0x1AF7A	0xC401C3A1 ;_TMP_IMAGE3_bmp+6100
0x1AF7E	0xBBE0C400 ;_TMP_IMAGE3_bmp+6104
0x1AF82	0xBC60C441 ;_TMP_IMAGE3_bmp+6108
0x1AF86	0xC541C4C1 ;_TMP_IMAGE3_bmp+6112
0x1AF8A	0xC601C5A1 ;_TMP_IMAGE3_bmp+6116
0x1AF8E	0x95E1BE01 ;_TMP_IMAGE3_bmp+6120
0x1AF92	0x0E215DE2 ;_TMP_IMAGE3_bmp+6124
0x1AF96	0x25891565 ;_TMP_IMAGE3_bmp+6128
0x1AF9A	0x1B8E13CC ;_TMP_IMAGE3_bmp+6132
0x1AF9E	0x13311310 ;_TMP_IMAGE3_bmp+6136
0x1AFA2	0x1AD21331 ;_TMP_IMAGE3_bmp+6140
0x1AFA6	0x1D46564E ;_TMP_IMAGE3_bmp+6144
0x1AFAA	0x1E232643 ;_TMP_IMAGE3_bmp+6148
0x1AFAE	0x1E031E03 ;_TMP_IMAGE3_bmp+6152
0x1AFB2	0x1DA31E23 ;_TMP_IMAGE3_bmp+6156
0x1AFB6	0x1D481547 ;_TMP_IMAGE3_bmp+6160
0x1AFBA	0x13ED138C ;_TMP_IMAGE3_bmp+6164
0x1AFBE	0x12F012D0 ;_TMP_IMAGE3_bmp+6168
0x1AFC2	0x0AF00AF0 ;_TMP_IMAGE3_bmp+6172
0x1AFC6	0x0AD00AF0 ;_TMP_IMAGE3_bmp+6176
0x1AFCA	0x0BCB0BAD ;_TMP_IMAGE3_bmp+6180
0x1AFCE	0x0E010D45 ;_TMP_IMAGE3_bmp+6184
0x1AFD2	0xCDE1A601 ;_TMP_IMAGE3_bmp+6188
0x1AFD6	0xC3C1C501 ;_TMP_IMAGE3_bmp+6192
0x1AFDA	0xCBA1C381 ;_TMP_IMAGE3_bmp+6196
0x1AFDE	0xC501C3E1 ;_TMP_IMAGE3_bmp+6200
0x1AFE2	0xC600C5C0 ;_TMP_IMAGE3_bmp+6204
0x1AFE6	0x85C1A5C1 ;_TMP_IMAGE3_bmp+6208
0x1AFEA	0xC5C0B5E0 ;_TMP_IMAGE3_bmp+6212
0x1AFEE	0xBCC0BD20 ;_TMP_IMAGE3_bmp+6216
0x1AFF2	0xC441BC60 ;_TMP_IMAGE3_bmp+6220
0x1AFF6	0xC461C441 ;_TMP_IMAGE3_bmp+6224
0x1AFFA	0xC4C0C480 ;_TMP_IMAGE3_bmp+6228
0x1AFFE	0xBCA1C4A1 ;_TMP_IMAGE3_bmp+6232
0x1B002	0xC521C4E1 ;_TMP_IMAGE3_bmp+6236
0x1B006	0xC5C1C521 ;_TMP_IMAGE3_bmp+6240
0x1B00A	0xCE01C601 ;_TMP_IMAGE3_bmp+6244
0x1B00E	0x9E01A5E1 ;_TMP_IMAGE3_bmp+6248
0x1B012	0x16221DE1 ;_TMP_IMAGE3_bmp+6252
0x1B016	0x1CA91546 ;_TMP_IMAGE3_bmp+6256
0x1B01A	0x134F13ED ;_TMP_IMAGE3_bmp+6260
0x1B01E	0x13311310 ;_TMP_IMAGE3_bmp+6264
0x1B022	0x1AD21B31 ;_TMP_IMAGE3_bmp+6268
0x1B026	0x1D66564E ;_TMP_IMAGE3_bmp+6272
0x1B02A	0x1E231E43 ;_TMP_IMAGE3_bmp+6276
0x1B02E	0x1E231E03 ;_TMP_IMAGE3_bmp+6280
0x1B032	0x1E031E23 ;_TMP_IMAGE3_bmp+6284
0x1B036	0x1D481527 ;_TMP_IMAGE3_bmp+6288
0x1B03A	0x13ED138D ;_TMP_IMAGE3_bmp+6292
0x1B03E	0x12F012F0 ;_TMP_IMAGE3_bmp+6296
0x1B042	0x0AF012F0 ;_TMP_IMAGE3_bmp+6300
0x1B046	0x0AD00AF0 ;_TMP_IMAGE3_bmp+6304
0x1B04A	0x0B8B13CE ;_TMP_IMAGE3_bmp+6308
0x1B04E	0x05E10D26 ;_TMP_IMAGE3_bmp+6312
0x1B052	0xCE019601 ;_TMP_IMAGE3_bmp+6316
0x1B056	0xC421C521 ;_TMP_IMAGE3_bmp+6320
0x1B05A	0xCB81C3A1 ;_TMP_IMAGE3_bmp+6324
0x1B05E	0xC4C0C3E1 ;_TMP_IMAGE3_bmp+6328
0x1B062	0xC5E0C5A1 ;_TMP_IMAGE3_bmp+6332
0x1B066	0x8DC1BDE1 ;_TMP_IMAGE3_bmp+6336
0x1B06A	0xC5E0B5E0 ;_TMP_IMAGE3_bmp+6340
0x1B06E	0xBD20BD60 ;_TMP_IMAGE3_bmp+6344
0x1B072	0xC501C521 ;_TMP_IMAGE3_bmp+6348
0x1B076	0xC501C4E1 ;_TMP_IMAGE3_bmp+6352
0x1B07A	0xC561C521 ;_TMP_IMAGE3_bmp+6356
0x1B07E	0xC561C561 ;_TMP_IMAGE3_bmp+6360
0x1B082	0xC581C581 ;_TMP_IMAGE3_bmp+6364
0x1B086	0xC5E1C5C1 ;_TMP_IMAGE3_bmp+6368
0x1B08A	0xA5E1CE02 ;_TMP_IMAGE3_bmp+6372
0x1B08E	0x55E195E1 ;_TMP_IMAGE3_bmp+6376
0x1B092	0x15840601 ;_TMP_IMAGE3_bmp+6380
0x1B096	0x142A1586 ;_TMP_IMAGE3_bmp+6384
0x1B09A	0x136F13ED ;_TMP_IMAGE3_bmp+6388
0x1B09E	0x13101310 ;_TMP_IMAGE3_bmp+6392
0x1B0A2	0x1AD21B30 ;_TMP_IMAGE3_bmp+6396
0x1B0A6	0x1D85564E ;_TMP_IMAGE3_bmp+6400
0x1B0AA	0x1E231E43 ;_TMP_IMAGE3_bmp+6404
0x1B0AE	0x1E231E03 ;_TMP_IMAGE3_bmp+6408
0x1B0B2	0x1E431E03 ;_TMP_IMAGE3_bmp+6412
0x1B0B6	0x1D681527 ;_TMP_IMAGE3_bmp+6416
0x1B0BA	0x140D13AC ;_TMP_IMAGE3_bmp+6420
0x1B0BE	0x12F012EF ;_TMP_IMAGE3_bmp+6424
0x1B0C2	0x13101310 ;_TMP_IMAGE3_bmp+6428
0x1B0C6	0x0AF01310 ;_TMP_IMAGE3_bmp+6432
0x1B0CA	0x0BAB138F ;_TMP_IMAGE3_bmp+6436
0x1B0CE	0x0E011546 ;_TMP_IMAGE3_bmp+6440
0x1B0D2	0xCE218DE1 ;_TMP_IMAGE3_bmp+6444
0x1B0D6	0xC461C561 ;_TMP_IMAGE3_bmp+6448
0x1B0DA	0xBA81C341 ;_TMP_IMAGE3_bmp+6452
0x1B0DE	0xC461C381 ;_TMP_IMAGE3_bmp+6456
0x1B0E2	0xC5C1C541 ;_TMP_IMAGE3_bmp+6460
0x1B0E6	0x9DC1C600 ;_TMP_IMAGE3_bmp+6464
0x1B0EA	0xC601A5E1 ;_TMP_IMAGE3_bmp+6468
0x1B0EE	0xC5A1BDA1 ;_TMP_IMAGE3_bmp+6472
0x1B0F2	0xC5A1C5A1 ;_TMP_IMAGE3_bmp+6476
0x1B0F6	0xC5C1C5A1 ;_TMP_IMAGE3_bmp+6480
0x1B0FA	0xC5E1C5C1 ;_TMP_IMAGE3_bmp+6484
0x1B0FE	0xCDE1C5E1 ;_TMP_IMAGE3_bmp+6488
0x1B102	0xC601C601 ;_TMP_IMAGE3_bmp+6492
0x1B106	0xBE02CE21 ;_TMP_IMAGE3_bmp+6496
0x1B10A	0x9DE2A5E1 ;_TMP_IMAGE3_bmp+6500
0x1B10E	0x0DC18602 ;_TMP_IMAGE3_bmp+6504
0x1B112	0x15061622 ;_TMP_IMAGE3_bmp+6508
0x1B116	0x13AC1587 ;_TMP_IMAGE3_bmp+6512
0x1B11A	0x136F13ED ;_TMP_IMAGE3_bmp+6516
0x1B11E	0x1B301B11 ;_TMP_IMAGE3_bmp+6520
0x1B122	0x1B121B30 ;_TMP_IMAGE3_bmp+6524
0x1B126	0x1D85564E ;_TMP_IMAGE3_bmp+6528
0x1B12A	0x1E242644 ;_TMP_IMAGE3_bmp+6532
0x1B12E	0x1E031E03 ;_TMP_IMAGE3_bmp+6536
0x1B132	0x1E421E23 ;_TMP_IMAGE3_bmp+6540
0x1B136	0x1DA81D46 ;_TMP_IMAGE3_bmp+6544
0x1B13A	0x1C0D13AC ;_TMP_IMAGE3_bmp+6548
0x1B13E	0x1310132F ;_TMP_IMAGE3_bmp+6552
0x1B142	0x13101310 ;_TMP_IMAGE3_bmp+6556
0x1B146	0x0AF01310 ;_TMP_IMAGE3_bmp+6560
0x1B14A	0x13CB138F ;_TMP_IMAGE3_bmp+6564
0x1B14E	0x06011566 ;_TMP_IMAGE3_bmp+6568
0x1B152	0xCE2185E1 ;_TMP_IMAGE3_bmp+6572
0x1B156	0xC481C581 ;_TMP_IMAGE3_bmp+6576
0x1B15A	0xC281BB21 ;_TMP_IMAGE3_bmp+6580
0x1B15E	0xC3E1C321 ;_TMP_IMAGE3_bmp+6584
0x1B162	0xC5A1C4E1 ;_TMP_IMAGE3_bmp+6588
0x1B166	0xB5E1C601 ;_TMP_IMAGE3_bmp+6592
0x1B16A	0xC60195C0 ;_TMP_IMAGE3_bmp+6596
0x1B16E	0xC5E1C601 ;_TMP_IMAGE3_bmp+6600
0x1B172	0xC621C601 ;_TMP_IMAGE3_bmp+6604
0x1B176	0xCE21C621 ;_TMP_IMAGE3_bmp+6608
0x1B17A	0xC642CE42 ;_TMP_IMAGE3_bmp+6612
0x1B17E	0xBE21C622 ;_TMP_IMAGE3_bmp+6616
0x1B182	0xB601BE01 ;_TMP_IMAGE3_bmp+6620
0x1B186	0x9601A5E1 ;_TMP_IMAGE3_bmp+6624
0x1B18A	0x6E028E22 ;_TMP_IMAGE3_bmp+6628
0x1B18E	0x0E0115C2 ;_TMP_IMAGE3_bmp+6632
0x1B192	0x152615C3 ;_TMP_IMAGE3_bmp+6636
0x1B196	0x138B1D68 ;_TMP_IMAGE3_bmp+6640
0x1B19A	0x1BAF13ED ;_TMP_IMAGE3_bmp+6644
0x1B19E	0x1B301B11 ;_TMP_IMAGE3_bmp+6648
0x1B1A2	0x1B311B30 ;_TMP_IMAGE3_bmp+6652
0x1B1A6	0x2566564F ;_TMP_IMAGE3_bmp+6656
0x1B1AA	0x26241E43 ;_TMP_IMAGE3_bmp+6660
0x1B1AE	0x1E231E23 ;_TMP_IMAGE3_bmp+6664
0x1B1B2	0x1E431E23 ;_TMP_IMAGE3_bmp+6668
0x1B1B6	0x1DA71D86 ;_TMP_IMAGE3_bmp+6672
0x1B1BA	0x140D242D ;_TMP_IMAGE3_bmp+6676
0x1B1BE	0x13101B8F ;_TMP_IMAGE3_bmp+6680
0x1B1C2	0x13101310 ;_TMP_IMAGE3_bmp+6684
0x1B1C6	0x12F01310 ;_TMP_IMAGE3_bmp+6688
0x1B1CA	0x13CB138F ;_TMP_IMAGE3_bmp+6692
0x1B1CE	0x0E221566 ;_TMP_IMAGE3_bmp+6696
0x1B1D2	0xCE2285E1 ;_TMP_IMAGE3_bmp+6700
0x1B1D6	0xC4A1C5A1 ;_TMP_IMAGE3_bmp+6704
0x1B1DA	0xC281C361 ;_TMP_IMAGE3_bmp+6708
0x1B1DE	0xC3C1C301 ;_TMP_IMAGE3_bmp+6712
0x1B1E2	0xC5A1C4C1 ;_TMP_IMAGE3_bmp+6716
0x1B1E6	0xC601C601 ;_TMP_IMAGE3_bmp+6720
0x1B1EA	0xA5C18DC1 ;_TMP_IMAGE3_bmp+6724
0x1B1EE	0xC602C601 ;_TMP_IMAGE3_bmp+6728
0x1B1F2	0xBDE1C621 ;_TMP_IMAGE3_bmp+6732
0x1B1F6	0xAE01AE01 ;_TMP_IMAGE3_bmp+6736
0x1B1FA	0x9E01A601 ;_TMP_IMAGE3_bmp+6740
0x1B1FE	0x96029621 ;_TMP_IMAGE3_bmp+6744
0x1B202	0x8E229622 ;_TMP_IMAGE3_bmp+6748
0x1B206	0x35E155E1 ;_TMP_IMAGE3_bmp+6752
0x1B20A	0x0DE11DC1 ;_TMP_IMAGE3_bmp+6756
0x1B20E	0x16220E02 ;_TMP_IMAGE3_bmp+6760
0x1B212	0x15471D84 ;_TMP_IMAGE3_bmp+6764
0x1B216	0x13AC1527 ;_TMP_IMAGE3_bmp+6768
0x1B21A	0x1C0E1BED ;_TMP_IMAGE3_bmp+6772
0x1B21E	0x1B111B2F ;_TMP_IMAGE3_bmp+6776
0x1B222	0x1B511B30 ;_TMP_IMAGE3_bmp+6780
0x1B226	0x2587566F ;_TMP_IMAGE3_bmp+6784
0x1B22A	0x1E242643 ;_TMP_IMAGE3_bmp+6788
0x1B22E	0x1E231E23 ;_TMP_IMAGE3_bmp+6792
0x1B232	0x1E431E23 ;_TMP_IMAGE3_bmp+6796
0x1B236	0x1D8825C5 ;_TMP_IMAGE3_bmp+6800
0x1B23A	0x140D1C2B ;_TMP_IMAGE3_bmp+6804
0x1B23E	0x13101BCE ;_TMP_IMAGE3_bmp+6808
0x1B242	0x13101310 ;_TMP_IMAGE3_bmp+6812
0x1B246	0x12F01310 ;_TMP_IMAGE3_bmp+6816
0x1B24A	0x1C2C138F ;_TMP_IMAGE3_bmp+6820
0x1B24E	0x0E211585 ;_TMP_IMAGE3_bmp+6824
0x1B252	0xCE228601 ;_TMP_IMAGE3_bmp+6828
0x1B256	0xC4C1C5A1 ;_TMP_IMAGE3_bmp+6832
0x1B25A	0xC2A1C3A1 ;_TMP_IMAGE3_bmp+6836
0x1B25E	0xC3A1C2E1 ;_TMP_IMAGE3_bmp+6840
0x1B262	0xC581C4A1 ;_TMP_IMAGE3_bmp+6844
0x1B266	0xC601C5E1 ;_TMP_IMAGE3_bmp+6848
0x1B26A	0x85E1A5E1 ;_TMP_IMAGE3_bmp+6852
0x1B26E	0x95C095A1 ;_TMP_IMAGE3_bmp+6856
0x1B272	0x95E18DC1 ;_TMP_IMAGE3_bmp+6860
0x1B276	0x76019601 ;_TMP_IMAGE3_bmp+6864
0x1B27A	0x2DE145E1 ;_TMP_IMAGE3_bmp+6868
0x1B27E	0x15E12DE1 ;_TMP_IMAGE3_bmp+6872
0x1B282	0x0DC11DC1 ;_TMP_IMAGE3_bmp+6876
0x1B286	0x0E220E02 ;_TMP_IMAGE3_bmp+6880
0x1B28A	0x16031622 ;_TMP_IMAGE3_bmp+6884
0x1B28E	0x1E421622 ;_TMP_IMAGE3_bmp+6888
0x1B292	0x15471526 ;_TMP_IMAGE3_bmp+6892
0x1B296	0x13AC1D88 ;_TMP_IMAGE3_bmp+6896
0x1B29A	0x1C0D1C0D ;_TMP_IMAGE3_bmp+6900
0x1B29E	0x1B30242E ;_TMP_IMAGE3_bmp+6904
0x1B2A2	0x1B511B31 ;_TMP_IMAGE3_bmp+6908
0x1B2A6	0x25475E6E ;_TMP_IMAGE3_bmp+6912
0x1B2AA	0x26442E64 ;_TMP_IMAGE3_bmp+6916
0x1B2AE	0x1E241E24 ;_TMP_IMAGE3_bmp+6920
0x1B2B2	0x1E631E24 ;_TMP_IMAGE3_bmp+6924
0x1B2B6	0x1DC81D87 ;_TMP_IMAGE3_bmp+6928
0x1B2BA	0x140D242C ;_TMP_IMAGE3_bmp+6932
0x1B2BE	0x13101BEE ;_TMP_IMAGE3_bmp+6936
0x1B2C2	0x13301311 ;_TMP_IMAGE3_bmp+6940
0x1B2C6	0x12F01330 ;_TMP_IMAGE3_bmp+6944
0x1B2CA	0x142B1BAE ;_TMP_IMAGE3_bmp+6948
0x1B2CE	0x0E211DC5 ;_TMP_IMAGE3_bmp+6952
0x1B2D2	0xCE228E02 ;_TMP_IMAGE3_bmp+6956
0x1B2D6	0xC4E1C5A1 ;_TMP_IMAGE3_bmp+6960
0x1B2DA	0xC2A1C3E1 ;_TMP_IMAGE3_bmp+6964
0x1B2DE	0xC3A1C2A1 ;_TMP_IMAGE3_bmp+6968
0x1B2E2	0xC581C461 ;_TMP_IMAGE3_bmp+6972
0x1B2E6	0xC601C5C1 ;_TMP_IMAGE3_bmp+6976
0x1B2EA	0x85C1BDE1 ;_TMP_IMAGE3_bmp+6980
0x1B2EE	0x8DE18DE1 ;_TMP_IMAGE3_bmp+6984
0x1B2F2	0x5DE29601 ;_TMP_IMAGE3_bmp+6988
0x1B2F6	0x0E0115C1 ;_TMP_IMAGE3_bmp+6992
0x1B2FA	0x16420E41 ;_TMP_IMAGE3_bmp+6996
0x1B2FE	0x16221642 ;_TMP_IMAGE3_bmp+7000
0x1B302	0x16421642 ;_TMP_IMAGE3_bmp+7004
0x1B306	0x158415E3 ;_TMP_IMAGE3_bmp+7008
0x1B30A	0x15051525 ;_TMP_IMAGE3_bmp+7012
0x1B30E	0x1D841544 ;_TMP_IMAGE3_bmp+7016
0x1B312	0x15471527 ;_TMP_IMAGE3_bmp+7020
0x1B316	0x1BAC1DA8 ;_TMP_IMAGE3_bmp+7024
0x1B31A	0x1C0D1BEE ;_TMP_IMAGE3_bmp+7028
0x1B31E	0x1BAF1C4E ;_TMP_IMAGE3_bmp+7032
0x1B322	0x1B511B31 ;_TMP_IMAGE3_bmp+7036
0x1B326	0x25485E6F ;_TMP_IMAGE3_bmp+7040
0x1B32A	0x26642E06 ;_TMP_IMAGE3_bmp+7044
0x1B32E	0x26242644 ;_TMP_IMAGE3_bmp+7048
0x1B332	0x26241E43 ;_TMP_IMAGE3_bmp+7052
0x1B336	0x2D8A1D68 ;_TMP_IMAGE3_bmp+7056
0x1B33A	0x1C2E1BCD ;_TMP_IMAGE3_bmp+7060
0x1B33E	0x1B101BEE ;_TMP_IMAGE3_bmp+7064
0x1B342	0x13101330 ;_TMP_IMAGE3_bmp+7068
0x1B346	0x12F01310 ;_TMP_IMAGE3_bmp+7072
0x1B34A	0x142B1BCF ;_TMP_IMAGE3_bmp+7076
0x1B34E	0x0E0115C5 ;_TMP_IMAGE3_bmp+7080
0x1B352	0xCE228E02 ;_TMP_IMAGE3_bmp+7084
0x1B356	0xC502C5A1 ;_TMP_IMAGE3_bmp+7088
0x1B35A	0xC342C3E2 ;_TMP_IMAGE3_bmp+7092
0x1B35E	0xC3A1C362 ;_TMP_IMAGE3_bmp+7096
0x1B362	0xC541C461 ;_TMP_IMAGE3_bmp+7100
0x1B366	0xC5E1C5C1 ;_TMP_IMAGE3_bmp+7104
0x1B36A	0x95C1C602 ;_TMP_IMAGE3_bmp+7108
0x1B36E	0x96018DE1 ;_TMP_IMAGE3_bmp+7112
0x1B372	0x05E155E1 ;_TMP_IMAGE3_bmp+7116
0x1B376	0x15C31642 ;_TMP_IMAGE3_bmp+7120
0x1B37A	0x0D250D44 ;_TMP_IMAGE3_bmp+7124
0x1B37E	0x0D240D25 ;_TMP_IMAGE3_bmp+7128
0x1B382	0x15251565 ;_TMP_IMAGE3_bmp+7132
0x1B386	0x15471526 ;_TMP_IMAGE3_bmp+7136
0x1B38A	0x15671567 ;_TMP_IMAGE3_bmp+7140
0x1B38E	0x15271D47 ;_TMP_IMAGE3_bmp+7144
0x1B392	0x15671547 ;_TMP_IMAGE3_bmp+7148
0x1B396	0x1C2C1DC8 ;_TMP_IMAGE3_bmp+7152
0x1B39A	0x1C0E1BED ;_TMP_IMAGE3_bmp+7156
0x1B39E	0x1BCF1C2E ;_TMP_IMAGE3_bmp+7160
0x1B3A2	0x23511B51 ;_TMP_IMAGE3_bmp+7164
0x1B3A6	0x25695E8F ;_TMP_IMAGE3_bmp+7168
0x1B3AA	0x2E052548 ;_TMP_IMAGE3_bmp+7172
0x1B3AE	0x1E442E64 ;_TMP_IMAGE3_bmp+7176
0x1B3B2	0x25C62664 ;_TMP_IMAGE3_bmp+7180
0x1B3B6	0x1C0B25A9 ;_TMP_IMAGE3_bmp+7184
0x1B3BA	0x244E1C0E ;_TMP_IMAGE3_bmp+7188
0x1B3BE	0x1B1023B0 ;_TMP_IMAGE3_bmp+7192
0x1B3C2	0x1B101310 ;_TMP_IMAGE3_bmp+7196
0x1B3C6	0x12F01331 ;_TMP_IMAGE3_bmp+7200
0x1B3CA	0x1C6B1BCE ;_TMP_IMAGE3_bmp+7204
0x1B3CE	0x162215C4 ;_TMP_IMAGE3_bmp+7208
0x1B3D2	0xC6229602 ;_TMP_IMAGE3_bmp+7212
0x1B3D6	0xC522C5C2 ;_TMP_IMAGE3_bmp+7216
0x1B3DA	0xC3C2C442 ;_TMP_IMAGE3_bmp+7220
0x1B3DE	0xC3A1C3C2 ;_TMP_IMAGE3_bmp+7224
0x1B3E2	0xC522C442 ;_TMP_IMAGE3_bmp+7228
0x1B3E6	0xC5C1C5C2 ;_TMP_IMAGE3_bmp+7232
0x1B3EA	0xB5E2C601 ;_TMP_IMAGE3_bmp+7236
0x1B3EE	0x95E28DE1 ;_TMP_IMAGE3_bmp+7240
0x1B3F2	0x0E2215C1 ;_TMP_IMAGE3_bmp+7244
0x1B3F6	0x0D261564 ;_TMP_IMAGE3_bmp+7248
0x1B3FA	0x15881587 ;_TMP_IMAGE3_bmp+7252
0x1B3FE	0x15471587 ;_TMP_IMAGE3_bmp+7256
0x1B402	0x15471547 ;_TMP_IMAGE3_bmp+7260
0x1B406	0x1D871566 ;_TMP_IMAGE3_bmp+7264
0x1B40A	0x1D492529 ;_TMP_IMAGE3_bmp+7268
0x1B40E	0x15471587 ;_TMP_IMAGE3_bmp+7272
0x1B412	0x1D671D67 ;_TMP_IMAGE3_bmp+7276
0x1B416	0x246C1DC8 ;_TMP_IMAGE3_bmp+7280
0x1B41A	0x1C0E1BED ;_TMP_IMAGE3_bmp+7284
0x1B41E	0x1BAF1C2E ;_TMP_IMAGE3_bmp+7288
0x1B422	0x23712331 ;_TMP_IMAGE3_bmp+7292
0x1B426	0x25885E8F ;_TMP_IMAGE3_bmp+7296
0x1B42A	0x25482589 ;_TMP_IMAGE3_bmp+7300
0x1B42E	0x2E4525C6 ;_TMP_IMAGE3_bmp+7304
0x1B432	0x1D8825E6 ;_TMP_IMAGE3_bmp+7308
0x1B436	0x1BCE24EA ;_TMP_IMAGE3_bmp+7312
0x1B43A	0x1B6F244E ;_TMP_IMAGE3_bmp+7316
0x1B43E	0x1B301B30 ;_TMP_IMAGE3_bmp+7320
0x1B442	0x1B301B30 ;_TMP_IMAGE3_bmp+7324
0x1B446	0x13101B31 ;_TMP_IMAGE3_bmp+7328
0x1B44A	0x1C8B13CE ;_TMP_IMAGE3_bmp+7332
0x1B44E	0x162215C4 ;_TMP_IMAGE3_bmp+7336
0x1B452	0xC6229602 ;_TMP_IMAGE3_bmp+7340
0x1B456	0xC542C5E2 ;_TMP_IMAGE3_bmp+7344
0x1B45A	0xC3C2C4A1 ;_TMP_IMAGE3_bmp+7348
0x1B45E	0xC3C2C3C2 ;_TMP_IMAGE3_bmp+7352
0x1B462	0xC502C462 ;_TMP_IMAGE3_bmp+7356
0x1B466	0xBDA1C561 ;_TMP_IMAGE3_bmp+7360
0x1B46A	0xC602C5E2 ;_TMP_IMAGE3_bmp+7364
0x1B46E	0x960295C1 ;_TMP_IMAGE3_bmp+7368
0x1B472	0x15E215C1 ;_TMP_IMAGE3_bmp+7372
0x1B476	0x1DA80D26 ;_TMP_IMAGE3_bmp+7376
0x1B47A	0x1C2A1C89 ;_TMP_IMAGE3_bmp+7380
0x1B47E	0x25E81C69 ;_TMP_IMAGE3_bmp+7384
0x1B482	0x15871586 ;_TMP_IMAGE3_bmp+7388
0x1B486	0x1CEA1DA8 ;_TMP_IMAGE3_bmp+7392
0x1B48A	0x136B134B ;_TMP_IMAGE3_bmp+7396
0x1B48E	0x15871D49 ;_TMP_IMAGE3_bmp+7400
0x1B492	0x1DA81D68 ;_TMP_IMAGE3_bmp+7404
0x1B496	0x1C0C2D6A ;_TMP_IMAGE3_bmp+7408
0x1B49A	0x1C2E1BED ;_TMP_IMAGE3_bmp+7412
0x1B49E	0x23B0244E ;_TMP_IMAGE3_bmp+7416
0x1B4A2	0x23722351 ;_TMP_IMAGE3_bmp+7420
0x1B4A6	0x2DA96610 ;_TMP_IMAGE3_bmp+7424
0x1B4AA	0x2D882D89 ;_TMP_IMAGE3_bmp+7428
0x1B4AE	0x25672568 ;_TMP_IMAGE3_bmp+7432
0x1B4B2	0x2DE92569 ;_TMP_IMAGE3_bmp+7436
0x1B4B6	0x244E1BCC ;_TMP_IMAGE3_bmp+7440
0x1B4BA	0x1B112370 ;_TMP_IMAGE3_bmp+7444
0x1B4BE	0x1B511B30 ;_TMP_IMAGE3_bmp+7448
0x1B4C2	0x1B301B31 ;_TMP_IMAGE3_bmp+7452
0x1B4C6	0x13101B31 ;_TMP_IMAGE3_bmp+7456
0x1B4CA	0x1CAB1BEE ;_TMP_IMAGE3_bmp+7460
0x1B4CE	0x16021DE4 ;_TMP_IMAGE3_bmp+7464
0x1B4D2	0xC6229602 ;_TMP_IMAGE3_bmp+7468
0x1B4D6	0xC542C5E2 ;_TMP_IMAGE3_bmp+7472
0x1B4DA	0xC482C4A2 ;_TMP_IMAGE3_bmp+7476
0x1B4DE	0xC3E2C381 ;_TMP_IMAGE3_bmp+7480
0x1B4E2	0xC4E1C482 ;_TMP_IMAGE3_bmp+7484
0x1B4E6	0xC5C2BD42 ;_TMP_IMAGE3_bmp+7488
0x1B4EA	0xC602BDA2 ;_TMP_IMAGE3_bmp+7492
0x1B4EE	0x95E2B5E2 ;_TMP_IMAGE3_bmp+7496
0x1B4F2	0x15C32E01 ;_TMP_IMAGE3_bmp+7500
0x1B4F6	0x1C691567 ;_TMP_IMAGE3_bmp+7504
0x1B4FA	0x13CD138C ;_TMP_IMAGE3_bmp+7508
0x1B4FE	0x140A138D ;_TMP_IMAGE3_bmp+7512
0x1B502	0x25A9250A ;_TMP_IMAGE3_bmp+7516
0x1B506	0x138C142A ;_TMP_IMAGE3_bmp+7520
0x1B50A	0x1BCD1BED ;_TMP_IMAGE3_bmp+7524
0x1B50E	0x25E81C0B ;_TMP_IMAGE3_bmp+7528
0x1B512	0x24EA25C8 ;_TMP_IMAGE3_bmp+7532
0x1B516	0x1BEE138C ;_TMP_IMAGE3_bmp+7536
0x1B51A	0x1C2E1C0E ;_TMP_IMAGE3_bmp+7540
0x1B51E	0x2390244E ;_TMP_IMAGE3_bmp+7544
0x1B522	0x23522351 ;_TMP_IMAGE3_bmp+7548
0x1B526	0x2D6B5D12 ;_TMP_IMAGE3_bmp+7552
0x1B52A	0x25A92DE9 ;_TMP_IMAGE3_bmp+7556
0x1B52E	0x25692589 ;_TMP_IMAGE3_bmp+7560
0x1B532	0x2CAB25C8 ;_TMP_IMAGE3_bmp+7564
0x1B536	0x240F240E ;_TMP_IMAGE3_bmp+7568
0x1B53A	0x1B311B11 ;_TMP_IMAGE3_bmp+7572
0x1B53E	0x1B511B31 ;_TMP_IMAGE3_bmp+7576
0x1B542	0x1B301B50 ;_TMP_IMAGE3_bmp+7580
0x1B546	0x1B101B31 ;_TMP_IMAGE3_bmp+7584
0x1B54A	0x24AB1BCE ;_TMP_IMAGE3_bmp+7588
0x1B54E	0x162215C4 ;_TMP_IMAGE3_bmp+7592
0x1B552	0xBE029603 ;_TMP_IMAGE3_bmp+7596
0x1B556	0xC562C5E2 ;_TMP_IMAGE3_bmp+7600
0x1B55A	0xC482C502 ;_TMP_IMAGE3_bmp+7604
0x1B55E	0xC4A2C483 ;_TMP_IMAGE3_bmp+7608
0x1B562	0xBCE2C462 ;_TMP_IMAGE3_bmp+7612
0x1B566	0xC5A2BD22 ;_TMP_IMAGE3_bmp+7616
0x1B56A	0xC5C2C5A2 ;_TMP_IMAGE3_bmp+7620
0x1B56E	0xA5E2C622 ;_TMP_IMAGE3_bmp+7624
0x1B572	0x15C44E02 ;_TMP_IMAGE3_bmp+7628
0x1B576	0x13AC1D68 ;_TMP_IMAGE3_bmp+7632
0x1B57A	0x140D13ED ;_TMP_IMAGE3_bmp+7636
0x1B57E	0x13ED13ED ;_TMP_IMAGE3_bmp+7640
0x1B582	0x13CC13AC ;_TMP_IMAGE3_bmp+7644
0x1B586	0x140D1BCD ;_TMP_IMAGE3_bmp+7648
0x1B58A	0x1C0D1C0D ;_TMP_IMAGE3_bmp+7652
0x1B58E	0x1C8B1BCD ;_TMP_IMAGE3_bmp+7656
0x1B592	0x1BAC246B ;_TMP_IMAGE3_bmp+7660
0x1B596	0x1C0D23EE ;_TMP_IMAGE3_bmp+7664
0x1B59A	0x242E1C0E ;_TMP_IMAGE3_bmp+7668
0x1B59E	0x2350244E ;_TMP_IMAGE3_bmp+7672
0x1B5A2	0x23132371 ;_TMP_IMAGE3_bmp+7676
0x1B5A6	0x2C4D5D54 ;_TMP_IMAGE3_bmp+7680
0x1B5AA	0x356B354C ;_TMP_IMAGE3_bmp+7684
0x1B5AE	0x2DE935CB ;_TMP_IMAGE3_bmp+7688
0x1B5B2	0x23ED35CB ;_TMP_IMAGE3_bmp+7692
0x1B5B6	0x23512C2F ;_TMP_IMAGE3_bmp+7696
0x1B5BA	0x23712351 ;_TMP_IMAGE3_bmp+7700
0x1B5BE	0x23511B71 ;_TMP_IMAGE3_bmp+7704
0x1B5C2	0x1B511B71 ;_TMP_IMAGE3_bmp+7708
0x1B5C6	0x1B311B51 ;_TMP_IMAGE3_bmp+7712
0x1B5CA	0x24AB1BEF ;_TMP_IMAGE3_bmp+7716
0x1B5CE	0x16221DE4 ;_TMP_IMAGE3_bmp+7720
0x1B5D2	0xBE228E23 ;_TMP_IMAGE3_bmp+7724
0x1B5D6	0xCDC3C602 ;_TMP_IMAGE3_bmp+7728
0x1B5DA	0xCD02CD62 ;_TMP_IMAGE3_bmp+7732
0x1B5DE	0xCC82C4A2 ;_TMP_IMAGE3_bmp+7736
0x1B5E2	0xC522C482 ;_TMP_IMAGE3_bmp+7740
0x1B5E6	0xC562C542 ;_TMP_IMAGE3_bmp+7744
0x1B5EA	0xC5C2C5C2 ;_TMP_IMAGE3_bmp+7748
0x1B5EE	0xB622CE22 ;_TMP_IMAGE3_bmp+7752
0x1B5F2	0x15E56622 ;_TMP_IMAGE3_bmp+7756
0x1B5F6	0x13CE1509 ;_TMP_IMAGE3_bmp+7760
0x1B5FA	0x1C2D142D ;_TMP_IMAGE3_bmp+7764
0x1B5FE	0x140D1C2D ;_TMP_IMAGE3_bmp+7768
0x1B602	0x1C0D1C2D ;_TMP_IMAGE3_bmp+7772
0x1B606	0x1C2E1C0E ;_TMP_IMAGE3_bmp+7776
0x1B60A	0x1C2E1C2E ;_TMP_IMAGE3_bmp+7780
0x1B60E	0x1BEE1C0E ;_TMP_IMAGE3_bmp+7784
0x1B612	0x1C0E1BEE ;_TMP_IMAGE3_bmp+7788
0x1B616	0x242E1C2D ;_TMP_IMAGE3_bmp+7792
0x1B61A	0x244E1C2E ;_TMP_IMAGE3_bmp+7796
0x1B61E	0x23512C2F ;_TMP_IMAGE3_bmp+7800
0x1B622	0x22B42B92 ;_TMP_IMAGE3_bmp+7804
0x1B626	0x2C906574 ;_TMP_IMAGE3_bmp+7808
0x1B62A	0x2C4F2C6F ;_TMP_IMAGE3_bmp+7812
0x1B62E	0x350D244D ;_TMP_IMAGE3_bmp+7816
0x1B632	0x2C8F2C6D ;_TMP_IMAGE3_bmp+7820
0x1B636	0x23922BD1 ;_TMP_IMAGE3_bmp+7824
0x1B63A	0x23732392 ;_TMP_IMAGE3_bmp+7828
0x1B63E	0x22D32353 ;_TMP_IMAGE3_bmp+7832
0x1B642	0x23712373 ;_TMP_IMAGE3_bmp+7836
0x1B646	0x1B511B71 ;_TMP_IMAGE3_bmp+7840
0x1B64A	0x24CD2410 ;_TMP_IMAGE3_bmp+7844
0x1B64E	0x1EC32667 ;_TMP_IMAGE3_bmp+7848
0x1B652	0xCEC49EC4 ;_TMP_IMAGE3_bmp+7852
0x1B656	0xDE84DEA4 ;_TMP_IMAGE3_bmp+7856
0x1B65A	0xDE04DDE3 ;_TMP_IMAGE3_bmp+7860
0x1B65E	0xDD84DDA4 ;_TMP_IMAGE3_bmp+7864
0x1B662	0xDDE4DDA3 ;_TMP_IMAGE3_bmp+7868
0x1B666	0xD5E3DDE3 ;_TMP_IMAGE3_bmp+7872
0x1B66A	0xDE63DE83 ;_TMP_IMAGE3_bmp+7876
0x1B66E	0xD6C4DEA4 ;_TMP_IMAGE3_bmp+7880
0x1B672	0x1E8676C3 ;_TMP_IMAGE3_bmp+7884
0x1B676	0x1C2E254C ;_TMP_IMAGE3_bmp+7888
0x1B67A	0x1C0F1C6F ;_TMP_IMAGE3_bmp+7892
0x1B67E	0x1C4F246F ;_TMP_IMAGE3_bmp+7896
0x1B682	0x1C4F1C4F ;_TMP_IMAGE3_bmp+7900
0x1B686	0x246E1C4F ;_TMP_IMAGE3_bmp+7904
0x1B68A	0x246F246F ;_TMP_IMAGE3_bmp+7908
0x1B68E	0x246E1C6F ;_TMP_IMAGE3_bmp+7912
0x1B692	0x2450248E ;_TMP_IMAGE3_bmp+7916
0x1B696	0x246F2C10 ;_TMP_IMAGE3_bmp+7920
0x1B69A	0x248F248F ;_TMP_IMAGE3_bmp+7924
0x1B69E	0x23922C30 ;_TMP_IMAGE3_bmp+7928
0x1B6A2	0x2AB52B53 ;_TMP_IMAGE3_bmp+7932
0x1B6A6	0x34D06574 ;_TMP_IMAGE3_bmp+7936
0x1B6AA	0x34B034D0 ;_TMP_IMAGE3_bmp+7940
0x1B6AE	0x2CB02CB0 ;_TMP_IMAGE3_bmp+7944
0x1B6B2	0x34B12CB0 ;_TMP_IMAGE3_bmp+7948
0x1B6B6	0x2BB22B92 ;_TMP_IMAGE3_bmp+7952
0x1B6BA	0x22942334 ;_TMP_IMAGE3_bmp+7956
0x1B6BE	0x229522B5 ;_TMP_IMAGE3_bmp+7960
0x1B6C2	0x239222F4 ;_TMP_IMAGE3_bmp+7964
0x1B6C6	0x23722372 ;_TMP_IMAGE3_bmp+7968
0x1B6CA	0x24ED2430 ;_TMP_IMAGE3_bmp+7972
0x1B6CE	0x27442EA8 ;_TMP_IMAGE3_bmp+7976
0x1B6D2	0xD746A725 ;_TMP_IMAGE3_bmp+7980
0x1B6D6	0xEEE5EF25 ;_TMP_IMAGE3_bmp+7984
0x1B6DA	0xE624EEC5 ;_TMP_IMAGE3_bmp+7988
0x1B6DE	0xEE65E645 ;_TMP_IMAGE3_bmp+7992
0x1B6E2	0xE644EE45 ;_TMP_IMAGE3_bmp+7996
0x1B6E6	0xEE65EE25 ;_TMP_IMAGE3_bmp+8000
0x1B6EA	0xEEE5EEE5 ;_TMP_IMAGE3_bmp+8004
0x1B6EE	0xE725EF05 ;_TMP_IMAGE3_bmp+8008
0x1B6F2	0x26C77F24 ;_TMP_IMAGE3_bmp+8012
0x1B6F6	0x1C4F252D ;_TMP_IMAGE3_bmp+8016
0x1B6FA	0x1B311C2F ;_TMP_IMAGE3_bmp+8020
0x1B6FE	0x1C8F1BD0 ;_TMP_IMAGE3_bmp+8024
0x1B702	0x246E246F ;_TMP_IMAGE3_bmp+8028
0x1B706	0x24901C8F ;_TMP_IMAGE3_bmp+8032
0x1B70A	0x24901B90 ;_TMP_IMAGE3_bmp+8036
0x1B70E	0x2CB0248F ;_TMP_IMAGE3_bmp+8040
0x1B712	0x23712BF1 ;_TMP_IMAGE3_bmp+8044
0x1B716	0x2BF12372 ;_TMP_IMAGE3_bmp+8048
0x1B71A	0x2C912CB0 ;_TMP_IMAGE3_bmp+8052
0x1B71E	0x2BD22BD2 ;_TMP_IMAGE3_bmp+8056
0x1B722	0x2AD52AF4 ;_TMP_IMAGE3_bmp+8060
0x1B726	0x34115CB4 ;_TMP_IMAGE3_bmp+8064
0x1B72A	0x348F3450 ;_TMP_IMAGE3_bmp+8068
0x1B72E	0x2C8F2C8F ;_TMP_IMAGE3_bmp+8072
0x1B732	0x2C102C8F ;_TMP_IMAGE3_bmp+8076
0x1B736	0x2B522B92 ;_TMP_IMAGE3_bmp+8080
0x1B73A	0x22942294 ;_TMP_IMAGE3_bmp+8084
0x1B73E	0x22942294 ;_TMP_IMAGE3_bmp+8088
0x1B742	0x23712293 ;_TMP_IMAGE3_bmp+8092
0x1B746	0x23312351 ;_TMP_IMAGE3_bmp+8096
0x1B74A	0x248D2410 ;_TMP_IMAGE3_bmp+8100
0x1B74E	0x26C42E28 ;_TMP_IMAGE3_bmp+8104
0x1B752	0xBEC59EC4 ;_TMP_IMAGE3_bmp+8108
0x1B756	0xDE84DEE5 ;_TMP_IMAGE3_bmp+8112
0x1B75A	0xDE44DEA4 ;_TMP_IMAGE3_bmp+8116
0x1B75E	0xDDE4DDE4 ;_TMP_IMAGE3_bmp+8120
0x1B762	0xDDE4DDE4 ;_TMP_IMAGE3_bmp+8124
0x1B766	0xDE84DE04 ;_TMP_IMAGE3_bmp+8128
0x1B76A	0xDE84DE84 ;_TMP_IMAGE3_bmp+8132
0x1B76E	0xD6C4DEC4 ;_TMP_IMAGE3_bmp+8136
0x1B772	0x1E4766C4 ;_TMP_IMAGE3_bmp+8140
0x1B776	0x1C2E24AC ;_TMP_IMAGE3_bmp+8144
0x1B77A	0x1B311B90 ;_TMP_IMAGE3_bmp+8148
0x1B77E	0x23EF1B30 ;_TMP_IMAGE3_bmp+8152
0x1B782	0x1C2E240F ;_TMP_IMAGE3_bmp+8156
0x1B786	0x1B701C2E ;_TMP_IMAGE3_bmp+8160
0x1B78A	0x23B02331 ;_TMP_IMAGE3_bmp+8164
0x1B78E	0x23CF246E ;_TMP_IMAGE3_bmp+8168
0x1B792	0x23712351 ;_TMP_IMAGE3_bmp+8172
0x1B796	0x23712372 ;_TMP_IMAGE3_bmp+8176
0x1B79A	0x23712390 ;_TMP_IMAGE3_bmp+8180
0x1B79E	0x2B722B91 ;_TMP_IMAGE3_bmp+8184
0x1B7A2	0x2AD42AB4 ;_TMP_IMAGE3_bmp+8188
; end of _TMP_IMAGE3_bmp
;ThermalCameraDemo_main.c,520 :: _TMP_IMAGE1_bmp [8192]
0x1B7A6	0x616F8AF3 ;_TMP_IMAGE1_bmp+0
0x1B7AA	0x696F698F ;_TMP_IMAGE1_bmp+4
0x1B7AE	0x694F696F ;_TMP_IMAGE1_bmp+8
0x1B7B2	0x614E614F ;_TMP_IMAGE1_bmp+12
0x1B7B6	0x612F614E ;_TMP_IMAGE1_bmp+16
0x1B7BA	0x612E612E ;_TMP_IMAGE1_bmp+20
0x1B7BE	0x610E612E ;_TMP_IMAGE1_bmp+24
0x1B7C2	0x610E610E ;_TMP_IMAGE1_bmp+28
0x1B7C6	0x610E610E ;_TMP_IMAGE1_bmp+32
0x1B7CA	0x48F060EE ;_TMP_IMAGE1_bmp+36
0x1B7CE	0x38F138F1 ;_TMP_IMAGE1_bmp+40
0x1B7D2	0x295138D0 ;_TMP_IMAGE1_bmp+44
0x1B7D6	0x1AB41AB5 ;_TMP_IMAGE1_bmp+48
0x1B7DA	0x1BEF1B71 ;_TMP_IMAGE1_bmp+52
0x1B7DE	0x25C91C0D ;_TMP_IMAGE1_bmp+56
0x1B7E2	0x2EC525C8 ;_TMP_IMAGE1_bmp+60
0x1B7E6	0x7EC41EC4 ;_TMP_IMAGE1_bmp+64
0x1B7EA	0xD6C4AEC4 ;_TMP_IMAGE1_bmp+68
0x1B7EE	0xDEE4DEE4 ;_TMP_IMAGE1_bmp+72
0x1B7F2	0xDEE4DEE4 ;_TMP_IMAGE1_bmp+76
0x1B7F6	0xAEE4BEA4 ;_TMP_IMAGE1_bmp+80
0x1B7FA	0x26C41EA3 ;_TMP_IMAGE1_bmp+84
0x1B7FE	0x26E426E4 ;_TMP_IMAGE1_bmp+88
0x1B802	0x26E526E4 ;_TMP_IMAGE1_bmp+92
0x1B806	0x2EE526E5 ;_TMP_IMAGE1_bmp+96
0x1B80A	0x36C426E4 ;_TMP_IMAGE1_bmp+100
0x1B80E	0xAEE5B6E5 ;_TMP_IMAGE1_bmp+104
0x1B812	0xAEE5B6C5 ;_TMP_IMAGE1_bmp+108
0x1B816	0x2E2A2EE5 ;_TMP_IMAGE1_bmp+112
0x1B81A	0x2BD22C6D ;_TMP_IMAGE1_bmp+116
0x1B81E	0x2AD62B93 ;_TMP_IMAGE1_bmp+120
0x1B822	0x495132B5 ;_TMP_IMAGE1_bmp+124
0x1B826	0x614F8AF3 ;_TMP_IMAGE1_bmp+128
0x1B82A	0x616F696F ;_TMP_IMAGE1_bmp+132
0x1B82E	0x614F694F ;_TMP_IMAGE1_bmp+136
0x1B832	0x612E614E ;_TMP_IMAGE1_bmp+140
0x1B836	0x612E612E ;_TMP_IMAGE1_bmp+144
0x1B83A	0x612E612E ;_TMP_IMAGE1_bmp+148
0x1B83E	0x610E610E ;_TMP_IMAGE1_bmp+152
0x1B842	0x58EE590E ;_TMP_IMAGE1_bmp+156
0x1B846	0x58EE58EE ;_TMP_IMAGE1_bmp+160
0x1B84A	0x38F060ED ;_TMP_IMAGE1_bmp+164
0x1B84E	0x38D038D0 ;_TMP_IMAGE1_bmp+168
0x1B852	0x299238B0 ;_TMP_IMAGE1_bmp+172
0x1B856	0x1AD21A75 ;_TMP_IMAGE1_bmp+176
0x1B85A	0x1C2E1B31 ;_TMP_IMAGE1_bmp+180
0x1B85E	0x1DA81C2C ;_TMP_IMAGE1_bmp+184
0x1B862	0x16421D85 ;_TMP_IMAGE1_bmp+188
0x1B866	0x9E233E02 ;_TMP_IMAGE1_bmp+192
0x1B86A	0xCE439E02 ;_TMP_IMAGE1_bmp+196
0x1B86E	0xC5E2C602 ;_TMP_IMAGE1_bmp+200
0x1B872	0xCE22C602 ;_TMP_IMAGE1_bmp+204
0x1B876	0x9E23BE23 ;_TMP_IMAGE1_bmp+208
0x1B87A	0x0E2355E2 ;_TMP_IMAGE1_bmp+212
0x1B87E	0x16431642 ;_TMP_IMAGE1_bmp+216
0x1B882	0x1E231E23 ;_TMP_IMAGE1_bmp+220
0x1B886	0x1E231E43 ;_TMP_IMAGE1_bmp+224
0x1B88A	0x6E031623 ;_TMP_IMAGE1_bmp+228
0x1B88E	0x9E039E43 ;_TMP_IMAGE1_bmp+232
0x1B892	0xAE24CE44 ;_TMP_IMAGE1_bmp+236
0x1B896	0x25C73664 ;_TMP_IMAGE1_bmp+240
0x1B89A	0x23B02CCD ;_TMP_IMAGE1_bmp+244
0x1B89E	0x2AB52B73 ;_TMP_IMAGE1_bmp+248
0x1B8A2	0x49302AD5 ;_TMP_IMAGE1_bmp+252
0x1B8A6	0x614E8AD2 ;_TMP_IMAGE1_bmp+256
0x1B8AA	0x614F616F ;_TMP_IMAGE1_bmp+260
0x1B8AE	0x614E614F ;_TMP_IMAGE1_bmp+264
0x1B8B2	0x612E612E ;_TMP_IMAGE1_bmp+268
0x1B8B6	0x612E612E ;_TMP_IMAGE1_bmp+272
0x1B8BA	0x590E610E ;_TMP_IMAGE1_bmp+276
0x1B8BE	0x590E590E ;_TMP_IMAGE1_bmp+280
0x1B8C2	0x58ED58EE ;_TMP_IMAGE1_bmp+284
0x1B8C6	0x58EE58EE ;_TMP_IMAGE1_bmp+288
0x1B8CA	0x38D058CD ;_TMP_IMAGE1_bmp+292
0x1B8CE	0x38D038D0 ;_TMP_IMAGE1_bmp+296
0x1B8D2	0x21B238B0 ;_TMP_IMAGE1_bmp+300
0x1B8D6	0x1B121A74 ;_TMP_IMAGE1_bmp+304
0x1B8DA	0x1BCD1B4F ;_TMP_IMAGE1_bmp+308
0x1B8DE	0x15452529 ;_TMP_IMAGE1_bmp+312
0x1B8E2	0x1DE21643 ;_TMP_IMAGE1_bmp+316
0x1B8E6	0x95E2A603 ;_TMP_IMAGE1_bmp+320
0x1B8EA	0xC602C603 ;_TMP_IMAGE1_bmp+324
0x1B8EE	0xC5C2C5A2 ;_TMP_IMAGE1_bmp+328
0x1B8F2	0xC5E2C5A2 ;_TMP_IMAGE1_bmp+332
0x1B8F6	0x95E3CE23 ;_TMP_IMAGE1_bmp+336
0x1B8FA	0x4DE29603 ;_TMP_IMAGE1_bmp+340
0x1B8FE	0x15E31DC2 ;_TMP_IMAGE1_bmp+344
0x1B902	0x15E215E2 ;_TMP_IMAGE1_bmp+348
0x1B906	0x15E215E3 ;_TMP_IMAGE1_bmp+352
0x1B90A	0x9E2345C3 ;_TMP_IMAGE1_bmp+356
0x1B90E	0xBE039603 ;_TMP_IMAGE1_bmp+360
0x1B912	0xC604CE23 ;_TMP_IMAGE1_bmp+364
0x1B916	0x1DE56624 ;_TMP_IMAGE1_bmp+368
0x1B91A	0x23CF2CEB ;_TMP_IMAGE1_bmp+372
0x1B91E	0x22942372 ;_TMP_IMAGE1_bmp+376
0x1B922	0x41302B16 ;_TMP_IMAGE1_bmp+380
0x1B926	0x612E8AD2 ;_TMP_IMAGE1_bmp+384
0x1B92A	0x614E614F ;_TMP_IMAGE1_bmp+388
0x1B92E	0x612E614E ;_TMP_IMAGE1_bmp+392
0x1B932	0x612E612E ;_TMP_IMAGE1_bmp+396
0x1B936	0x610E612E ;_TMP_IMAGE1_bmp+400
0x1B93A	0x590E610E ;_TMP_IMAGE1_bmp+404
0x1B93E	0x58ED58EE ;_TMP_IMAGE1_bmp+408
0x1B942	0x58ED58ED ;_TMP_IMAGE1_bmp+412
0x1B946	0x58CD58CE ;_TMP_IMAGE1_bmp+416
0x1B94A	0x30D050CE ;_TMP_IMAGE1_bmp+420
0x1B94E	0x38D038D0 ;_TMP_IMAGE1_bmp+424
0x1B952	0x21F338AF ;_TMP_IMAGE1_bmp+428
0x1B956	0x1B111254 ;_TMP_IMAGE1_bmp+432
0x1B95A	0x140B13AE ;_TMP_IMAGE1_bmp+436
0x1B95E	0x1E231D67 ;_TMP_IMAGE1_bmp+440
0x1B962	0x862215E2 ;_TMP_IMAGE1_bmp+444
0x1B966	0xC6029DE2 ;_TMP_IMAGE1_bmp+448
0x1B96A	0xBDA2C622 ;_TMP_IMAGE1_bmp+452
0x1B96E	0xC5C2C5C2 ;_TMP_IMAGE1_bmp+456
0x1B972	0xC5C2C5C2 ;_TMP_IMAGE1_bmp+460
0x1B976	0xB5E2C602 ;_TMP_IMAGE1_bmp+464
0x1B97A	0x9E228E02 ;_TMP_IMAGE1_bmp+468
0x1B97E	0x6E028E23 ;_TMP_IMAGE1_bmp+472
0x1B982	0x76037603 ;_TMP_IMAGE1_bmp+476
0x1B986	0x860365E2 ;_TMP_IMAGE1_bmp+480
0x1B98A	0x96039623 ;_TMP_IMAGE1_bmp+484
0x1B98E	0xCE23A5E3 ;_TMP_IMAGE1_bmp+488
0x1B992	0xCE44C623 ;_TMP_IMAGE1_bmp+492
0x1B996	0x26449E23 ;_TMP_IMAGE1_bmp+496
0x1B99A	0x23EF2D6A ;_TMP_IMAGE1_bmp+500
0x1B99E	0x22B42372 ;_TMP_IMAGE1_bmp+504
0x1B9A2	0x395122F5 ;_TMP_IMAGE1_bmp+508
0x1B9A6	0x612E8AD2 ;_TMP_IMAGE1_bmp+512
0x1B9AA	0x614E614F ;_TMP_IMAGE1_bmp+516
0x1B9AE	0x612E612E ;_TMP_IMAGE1_bmp+520
0x1B9B2	0x612E612E ;_TMP_IMAGE1_bmp+524
0x1B9B6	0x610E610E ;_TMP_IMAGE1_bmp+528
0x1B9BA	0x58EE58EE ;_TMP_IMAGE1_bmp+532
0x1B9BE	0x58ED58ED ;_TMP_IMAGE1_bmp+536
0x1B9C2	0x58CD58ED ;_TMP_IMAGE1_bmp+540
0x1B9C6	0x58CD58CD ;_TMP_IMAGE1_bmp+544
0x1B9CA	0x30D050CE ;_TMP_IMAGE1_bmp+548
0x1B9CE	0x30B030B0 ;_TMP_IMAGE1_bmp+552
0x1B9D2	0x1A13308F ;_TMP_IMAGE1_bmp+556
0x1B9D6	0x13101273 ;_TMP_IMAGE1_bmp+560
0x1B9DA	0x1D6913CD ;_TMP_IMAGE1_bmp+564
0x1B9DE	0x0E2215C4 ;_TMP_IMAGE1_bmp+568
0x1B9E2	0x9DE26602 ;_TMP_IMAGE1_bmp+572
0x1B9E6	0xC602BE02 ;_TMP_IMAGE1_bmp+576
0x1B9EA	0xC5C2C5C2 ;_TMP_IMAGE1_bmp+580
0x1B9EE	0xBD22BD22 ;_TMP_IMAGE1_bmp+584
0x1B9F2	0xC5A2C5C2 ;_TMP_IMAGE1_bmp+588
0x1B9F6	0xC622C5E2 ;_TMP_IMAGE1_bmp+592
0x1B9FA	0x95E2ADE2 ;_TMP_IMAGE1_bmp+596
0x1B9FE	0x96039602 ;_TMP_IMAGE1_bmp+600
0x1BA02	0x9DE29602 ;_TMP_IMAGE1_bmp+604
0x1BA06	0x96039603 ;_TMP_IMAGE1_bmp+608
0x1BA0A	0x9DE29603 ;_TMP_IMAGE1_bmp+612
0x1BA0E	0xC623C603 ;_TMP_IMAGE1_bmp+616
0x1BA12	0xCE23C603 ;_TMP_IMAGE1_bmp+620
0x1BA16	0x3663B623 ;_TMP_IMAGE1_bmp+624
0x1BA1A	0x23ED25C8 ;_TMP_IMAGE1_bmp+628
0x1BA1E	0x22F42371 ;_TMP_IMAGE1_bmp+632
0x1BA22	0x31F322B5 ;_TMP_IMAGE1_bmp+636
0x1BA26	0x612E82D2 ;_TMP_IMAGE1_bmp+640
0x1BA2A	0x612E614E ;_TMP_IMAGE1_bmp+644
0x1BA2E	0x612E612E ;_TMP_IMAGE1_bmp+648
0x1BA32	0x610E612E ;_TMP_IMAGE1_bmp+652
0x1BA36	0x590E590E ;_TMP_IMAGE1_bmp+656
0x1BA3A	0x58ED58ED ;_TMP_IMAGE1_bmp+660
0x1BA3E	0x58CD58ED ;_TMP_IMAGE1_bmp+664
0x1BA42	0x58CD58CD ;_TMP_IMAGE1_bmp+668
0x1BA46	0x58CD58CD ;_TMP_IMAGE1_bmp+672
0x1BA4A	0x30B048AE ;_TMP_IMAGE1_bmp+676
0x1BA4E	0x30B030B0 ;_TMP_IMAGE1_bmp+680
0x1BA52	0x1A75308F ;_TMP_IMAGE1_bmp+684
0x1BA56	0x13301272 ;_TMP_IMAGE1_bmp+688
0x1BA5A	0x15861C0B ;_TMP_IMAGE1_bmp+692
0x1BA5E	0x4E021642 ;_TMP_IMAGE1_bmp+696
0x1BA62	0xADE29E02 ;_TMP_IMAGE1_bmp+700
0x1BA66	0xC5E2C622 ;_TMP_IMAGE1_bmp+704
0x1BA6A	0xBD42C5A2 ;_TMP_IMAGE1_bmp+708
0x1BA6E	0xC502BD02 ;_TMP_IMAGE1_bmp+712
0x1BA72	0xC5C2BD42 ;_TMP_IMAGE1_bmp+716
0x1BA76	0xC622C5A2 ;_TMP_IMAGE1_bmp+720
0x1BA7A	0xC623C622 ;_TMP_IMAGE1_bmp+724
0x1BA7E	0xB5E2B602 ;_TMP_IMAGE1_bmp+728
0x1BA82	0xC623BE02 ;_TMP_IMAGE1_bmp+732
0x1BA86	0xA5E2B602 ;_TMP_IMAGE1_bmp+736
0x1BA8A	0xC603ADE3 ;_TMP_IMAGE1_bmp+740
0x1BA8E	0xC623C623 ;_TMP_IMAGE1_bmp+744
0x1BA92	0xCE03C5C3 ;_TMP_IMAGE1_bmp+748
0x1BA96	0x3E23BE23 ;_TMP_IMAGE1_bmp+752
0x1BA9A	0x242D25E7 ;_TMP_IMAGE1_bmp+756
0x1BA9E	0x23132371 ;_TMP_IMAGE1_bmp+760
0x1BAA2	0x2A5422B5 ;_TMP_IMAGE1_bmp+764
0x1BAA6	0x612E82B2 ;_TMP_IMAGE1_bmp+768
0x1BAAA	0x612E612E ;_TMP_IMAGE1_bmp+772
0x1BAAE	0x610E612E ;_TMP_IMAGE1_bmp+776
0x1BAB2	0x590E610E ;_TMP_IMAGE1_bmp+780
0x1BAB6	0x58ED58EE ;_TMP_IMAGE1_bmp+784
0x1BABA	0x58ED58ED ;_TMP_IMAGE1_bmp+788
0x1BABE	0x58CD58CD ;_TMP_IMAGE1_bmp+792
0x1BAC2	0x58CD58CD ;_TMP_IMAGE1_bmp+796
0x1BAC6	0x58AD58AD ;_TMP_IMAGE1_bmp+800
0x1BACA	0x30B038AF ;_TMP_IMAGE1_bmp+804
0x1BACE	0x30B030B0 ;_TMP_IMAGE1_bmp+808
0x1BAD2	0x125528AF ;_TMP_IMAGE1_bmp+812
0x1BAD6	0x130E1292 ;_TMP_IMAGE1_bmp+816
0x1BADA	0x15C41CEA ;_TMP_IMAGE1_bmp+820
0x1BADE	0x96221621 ;_TMP_IMAGE1_bmp+824
0x1BAE2	0xC60295E1 ;_TMP_IMAGE1_bmp+828
0x1BAE6	0xBDC2C601 ;_TMP_IMAGE1_bmp+832
0x1BAEA	0xBD02C5C2 ;_TMP_IMAGE1_bmp+836
0x1BAEE	0xBD22BD02 ;_TMP_IMAGE1_bmp+840
0x1BAF2	0xC5A2BD02 ;_TMP_IMAGE1_bmp+844
0x1BAF6	0xC5C2C5C1 ;_TMP_IMAGE1_bmp+848
0x1BAFA	0xC622C622 ;_TMP_IMAGE1_bmp+852
0x1BAFE	0xC622C622 ;_TMP_IMAGE1_bmp+856
0x1BB02	0xC622C622 ;_TMP_IMAGE1_bmp+860
0x1BB06	0xC622C622 ;_TMP_IMAGE1_bmp+864
0x1BB0A	0xC622C622 ;_TMP_IMAGE1_bmp+868
0x1BB0E	0xC602C623 ;_TMP_IMAGE1_bmp+872
0x1BB12	0xC5E3C5A3 ;_TMP_IMAGE1_bmp+876
0x1BB16	0x5623CE23 ;_TMP_IMAGE1_bmp+880
0x1BB1A	0x248C1E06 ;_TMP_IMAGE1_bmp+884
0x1BB1E	0x23522390 ;_TMP_IMAGE1_bmp+888
0x1BB22	0x2AD52274 ;_TMP_IMAGE1_bmp+892
0x1BB26	0x610E82B2 ;_TMP_IMAGE1_bmp+896
0x1BB2A	0x612E612E ;_TMP_IMAGE1_bmp+900
0x1BB2E	0x610E612E ;_TMP_IMAGE1_bmp+904
0x1BB32	0x58EE590E ;_TMP_IMAGE1_bmp+908
0x1BB36	0x58EE58ED ;_TMP_IMAGE1_bmp+912
0x1BB3A	0x58CD58CE ;_TMP_IMAGE1_bmp+916
0x1BB3E	0x58CD58CD ;_TMP_IMAGE1_bmp+920
0x1BB42	0x50AD58CD ;_TMP_IMAGE1_bmp+924
0x1BB46	0x58AD58AD ;_TMP_IMAGE1_bmp+928
0x1BB4A	0x309030AF ;_TMP_IMAGE1_bmp+932
0x1BB4E	0x308F3090 ;_TMP_IMAGE1_bmp+936
0x1BB52	0x125428D0 ;_TMP_IMAGE1_bmp+940
0x1BB56	0x134F12B1 ;_TMP_IMAGE1_bmp+944
0x1BB5A	0x16231D09 ;_TMP_IMAGE1_bmp+948
0x1BB5E	0x9DE24601 ;_TMP_IMAGE1_bmp+952
0x1BB62	0xC601B602 ;_TMP_IMAGE1_bmp+956
0x1BB66	0xC5A1C5E1 ;_TMP_IMAGE1_bmp+960
0x1BB6A	0xBD01C5A2 ;_TMP_IMAGE1_bmp+964
0x1BB6E	0xBD21C522 ;_TMP_IMAGE1_bmp+968
0x1BB72	0xBD21C522 ;_TMP_IMAGE1_bmp+972
0x1BB76	0xC5C2C5C2 ;_TMP_IMAGE1_bmp+976
0x1BB7A	0xBDE2C5A2 ;_TMP_IMAGE1_bmp+980
0x1BB7E	0xC5E2C5E2 ;_TMP_IMAGE1_bmp+984
0x1BB82	0xC5A2C5C2 ;_TMP_IMAGE1_bmp+988
0x1BB86	0xC602C5E2 ;_TMP_IMAGE1_bmp+992
0x1BB8A	0xC602C602 ;_TMP_IMAGE1_bmp+996
0x1BB8E	0xC5C2C602 ;_TMP_IMAGE1_bmp+1000
0x1BB92	0xC5C3C5A2 ;_TMP_IMAGE1_bmp+1004
0x1BB96	0x6602CE23 ;_TMP_IMAGE1_bmp+1008
0x1BB9A	0x24AB1605 ;_TMP_IMAGE1_bmp+1012
0x1BB9E	0x23521BAF ;_TMP_IMAGE1_bmp+1016
0x1BBA2	0x22952294 ;_TMP_IMAGE1_bmp+1020
0x1BBA6	0x590E82B2 ;_TMP_IMAGE1_bmp+1024
0x1BBAA	0x612E612E ;_TMP_IMAGE1_bmp+1028
0x1BBAE	0x590E590E ;_TMP_IMAGE1_bmp+1032
0x1BBB2	0x58ED58EE ;_TMP_IMAGE1_bmp+1036
0x1BBB6	0x58CE58ED ;_TMP_IMAGE1_bmp+1040
0x1BBBA	0x58CD58CD ;_TMP_IMAGE1_bmp+1044
0x1BBBE	0x58AD58CD ;_TMP_IMAGE1_bmp+1048
0x1BBC2	0x50AD50AD ;_TMP_IMAGE1_bmp+1052
0x1BBC6	0x50AD58AD ;_TMP_IMAGE1_bmp+1056
0x1BBCA	0x3090308F ;_TMP_IMAGE1_bmp+1060
0x1BBCE	0x306F308F ;_TMP_IMAGE1_bmp+1064
0x1BBD2	0x12342110 ;_TMP_IMAGE1_bmp+1068
0x1BBD6	0x136E12D2 ;_TMP_IMAGE1_bmp+1072
0x1BBDA	0x0E421527 ;_TMP_IMAGE1_bmp+1076
0x1BBDE	0xA5E27E01 ;_TMP_IMAGE1_bmp+1080
0x1BBE2	0xC602CE01 ;_TMP_IMAGE1_bmp+1084
0x1BBE6	0xC5A1BDA1 ;_TMP_IMAGE1_bmp+1088
0x1BBEA	0xBD01BD81 ;_TMP_IMAGE1_bmp+1092
0x1BBEE	0xBD21BD21 ;_TMP_IMAGE1_bmp+1096
0x1BBF2	0xBD01BD21 ;_TMP_IMAGE1_bmp+1100
0x1BBF6	0xC5C2C541 ;_TMP_IMAGE1_bmp+1104
0x1BBFA	0xC5C1C5C1 ;_TMP_IMAGE1_bmp+1108
0x1BBFE	0xC5C1C5A2 ;_TMP_IMAGE1_bmp+1112
0x1BC02	0xC5A2C5C2 ;_TMP_IMAGE1_bmp+1116
0x1BC06	0xC5C2C5C2 ;_TMP_IMAGE1_bmp+1120
0x1BC0A	0xC5C2C5C2 ;_TMP_IMAGE1_bmp+1124
0x1BC0E	0xC5A2BDA2 ;_TMP_IMAGE1_bmp+1128
0x1BC12	0xC5A2C5C2 ;_TMP_IMAGE1_bmp+1132
0x1BC16	0x8E23CE23 ;_TMP_IMAGE1_bmp+1136
0x1BC1A	0x252A1623 ;_TMP_IMAGE1_bmp+1140
0x1BC1E	0x1B5123EF ;_TMP_IMAGE1_bmp+1144
0x1BC22	0x229522F3 ;_TMP_IMAGE1_bmp+1148
0x1BC26	0x590E82B2 ;_TMP_IMAGE1_bmp+1152
0x1BC2A	0x590E612E ;_TMP_IMAGE1_bmp+1156
0x1BC2E	0x58ED590E ;_TMP_IMAGE1_bmp+1160
0x1BC32	0x58ED58ED ;_TMP_IMAGE1_bmp+1164
0x1BC36	0x58CD58ED ;_TMP_IMAGE1_bmp+1168
0x1BC3A	0x58CD58CD ;_TMP_IMAGE1_bmp+1172
0x1BC3E	0x50AD58AD ;_TMP_IMAGE1_bmp+1176
0x1BC42	0x50AD50AD ;_TMP_IMAGE1_bmp+1180
0x1BC46	0x408E50AD ;_TMP_IMAGE1_bmp+1184
0x1BC4A	0x308F3090 ;_TMP_IMAGE1_bmp+1188
0x1BC4E	0x306F306F ;_TMP_IMAGE1_bmp+1192
0x1BC52	0x12342192 ;_TMP_IMAGE1_bmp+1196
0x1BC56	0x138D12D1 ;_TMP_IMAGE1_bmp+1200
0x1BC5A	0x0E211566 ;_TMP_IMAGE1_bmp+1204
0x1BC5E	0xBDE18E01 ;_TMP_IMAGE1_bmp+1208
0x1BC62	0xBDC1C601 ;_TMP_IMAGE1_bmp+1212
0x1BC66	0xC5A1BDA1 ;_TMP_IMAGE1_bmp+1216
0x1BC6A	0xBD01BD61 ;_TMP_IMAGE1_bmp+1220
0x1BC6E	0xBD21BD01 ;_TMP_IMAGE1_bmp+1224
0x1BC72	0xBD01BD21 ;_TMP_IMAGE1_bmp+1228
0x1BC76	0xBD21BD01 ;_TMP_IMAGE1_bmp+1232
0x1BC7A	0xC5C1C582 ;_TMP_IMAGE1_bmp+1236
0x1BC7E	0xC582C5C1 ;_TMP_IMAGE1_bmp+1240
0x1BC82	0xBD21BD41 ;_TMP_IMAGE1_bmp+1244
0x1BC86	0xC5C2C562 ;_TMP_IMAGE1_bmp+1248
0x1BC8A	0xC5C2C5C2 ;_TMP_IMAGE1_bmp+1252
0x1BC8E	0xC5C2C5A2 ;_TMP_IMAGE1_bmp+1256
0x1BC92	0xC5A2C5A2 ;_TMP_IMAGE1_bmp+1260
0x1BC96	0xA623CE23 ;_TMP_IMAGE1_bmp+1264
0x1BC9A	0x1D681E23 ;_TMP_IMAGE1_bmp+1268
0x1BC9E	0x1B501BED ;_TMP_IMAGE1_bmp+1272
0x1BCA2	0x1A932352 ;_TMP_IMAGE1_bmp+1276
0x1BCA6	0x58EE8292 ;_TMP_IMAGE1_bmp+1280
0x1BCAA	0x590E610E ;_TMP_IMAGE1_bmp+1284
0x1BCAE	0x58EE58EE ;_TMP_IMAGE1_bmp+1288
0x1BCB2	0x58CE58ED ;_TMP_IMAGE1_bmp+1292
0x1BCB6	0x58CD58CD ;_TMP_IMAGE1_bmp+1296
0x1BCBA	0x58AD58CD ;_TMP_IMAGE1_bmp+1300
0x1BCBE	0x50AD50AD ;_TMP_IMAGE1_bmp+1304
0x1BCC2	0x58AD50AD ;_TMP_IMAGE1_bmp+1308
0x1BCC6	0x388F508D ;_TMP_IMAGE1_bmp+1312
0x1BCCA	0x308F3090 ;_TMP_IMAGE1_bmp+1316
0x1BCCE	0x304F308F ;_TMP_IMAGE1_bmp+1320
0x1BCD2	0x0A1319D3 ;_TMP_IMAGE1_bmp+1324
0x1BCD6	0x13AC12F0 ;_TMP_IMAGE1_bmp+1328
0x1BCDA	0x1E2115C6 ;_TMP_IMAGE1_bmp+1332
0x1BCDE	0xC5E19E01 ;_TMP_IMAGE1_bmp+1336
0x1BCE2	0xBDA1C601 ;_TMP_IMAGE1_bmp+1340
0x1BCE6	0xBDA1BDA1 ;_TMP_IMAGE1_bmp+1344
0x1BCEA	0xBD01BD41 ;_TMP_IMAGE1_bmp+1348
0x1BCEE	0xBD21BD01 ;_TMP_IMAGE1_bmp+1352
0x1BCF2	0xBD01BD01 ;_TMP_IMAGE1_bmp+1356
0x1BCF6	0xBD21BD21 ;_TMP_IMAGE1_bmp+1360
0x1BCFA	0xBD41BD01 ;_TMP_IMAGE1_bmp+1364
0x1BCFE	0xBD21BD21 ;_TMP_IMAGE1_bmp+1368
0x1BD02	0xC542C521 ;_TMP_IMAGE1_bmp+1372
0x1BD06	0xBD41C521 ;_TMP_IMAGE1_bmp+1376
0x1BD0A	0xC5C2C5C2 ;_TMP_IMAGE1_bmp+1380
0x1BD0E	0xC5C2C5C2 ;_TMP_IMAGE1_bmp+1384
0x1BD12	0xC5A2C5C2 ;_TMP_IMAGE1_bmp+1388
0x1BD16	0xAE02CE02 ;_TMP_IMAGE1_bmp+1392
0x1BD1A	0x1DC73622 ;_TMP_IMAGE1_bmp+1396
0x1BD1E	0x1B8F1C0C ;_TMP_IMAGE1_bmp+1400
0x1BD22	0x23131B51 ;_TMP_IMAGE1_bmp+1404
0x1BD26	0x58EE8292 ;_TMP_IMAGE1_bmp+1408
0x1BD2A	0x58EE610E ;_TMP_IMAGE1_bmp+1412
0x1BD2E	0x58ED58ED ;_TMP_IMAGE1_bmp+1416
0x1BD32	0x58CD58EE ;_TMP_IMAGE1_bmp+1420
0x1BD36	0x58AD58CE ;_TMP_IMAGE1_bmp+1424
0x1BD3A	0x58AD58AD ;_TMP_IMAGE1_bmp+1428
0x1BD3E	0x50AD58AD ;_TMP_IMAGE1_bmp+1432
0x1BD42	0x50AD508D ;_TMP_IMAGE1_bmp+1436
0x1BD46	0x308F508D ;_TMP_IMAGE1_bmp+1440
0x1BD4A	0x308F3090 ;_TMP_IMAGE1_bmp+1444
0x1BD4E	0x284E306F ;_TMP_IMAGE1_bmp+1448
0x1BD52	0x0A1311D2 ;_TMP_IMAGE1_bmp+1452
0x1BD56	0x0BAC12F0 ;_TMP_IMAGE1_bmp+1456
0x1BD5A	0x2E0115A5 ;_TMP_IMAGE1_bmp+1460
0x1BD5E	0xC6019DE1 ;_TMP_IMAGE1_bmp+1464
0x1BD62	0xBD81C601 ;_TMP_IMAGE1_bmp+1468
0x1BD66	0xBDA1BD81 ;_TMP_IMAGE1_bmp+1472
0x1BD6A	0xBD01BD21 ;_TMP_IMAGE1_bmp+1476
0x1BD6E	0xBD21BD01 ;_TMP_IMAGE1_bmp+1480
0x1BD72	0xBD21BD01 ;_TMP_IMAGE1_bmp+1484
0x1BD76	0xBCA1C501 ;_TMP_IMAGE1_bmp+1488
0x1BD7A	0xBD21BD21 ;_TMP_IMAGE1_bmp+1492
0x1BD7E	0xC522C521 ;_TMP_IMAGE1_bmp+1496
0x1BD82	0xBC42C4E1 ;_TMP_IMAGE1_bmp+1500
0x1BD86	0xC541C4C2 ;_TMP_IMAGE1_bmp+1504
0x1BD8A	0xC561C522 ;_TMP_IMAGE1_bmp+1508
0x1BD8E	0xC5C2C582 ;_TMP_IMAGE1_bmp+1512
0x1BD92	0xC5A2BD62 ;_TMP_IMAGE1_bmp+1516
0x1BD96	0xBE02C5E2 ;_TMP_IMAGE1_bmp+1520
0x1BD9A	0x16055E22 ;_TMP_IMAGE1_bmp+1524
0x1BD9E	0x240E1CCA ;_TMP_IMAGE1_bmp+1528
0x1BDA2	0x1B511B30 ;_TMP_IMAGE1_bmp+1532
0x1BDA6	0x58ED8292 ;_TMP_IMAGE1_bmp+1536
0x1BDAA	0x58ED58EE ;_TMP_IMAGE1_bmp+1540
0x1BDAE	0x58CD58ED ;_TMP_IMAGE1_bmp+1544
0x1BDB2	0x58CD58CD ;_TMP_IMAGE1_bmp+1548
0x1BDB6	0x58AD58CD ;_TMP_IMAGE1_bmp+1552
0x1BDBA	0x50AD58AD ;_TMP_IMAGE1_bmp+1556
0x1BDBE	0x508D508D ;_TMP_IMAGE1_bmp+1560
0x1BDC2	0x588D508C ;_TMP_IMAGE1_bmp+1564
0x1BDC6	0x2890388E ;_TMP_IMAGE1_bmp+1568
0x1BDCA	0x308F308F ;_TMP_IMAGE1_bmp+1572
0x1BDCE	0x284F286F ;_TMP_IMAGE1_bmp+1576
0x1BDD2	0x0A331234 ;_TMP_IMAGE1_bmp+1580
0x1BDD6	0x13CC0AEF ;_TMP_IMAGE1_bmp+1584
0x1BDDA	0x3E210DC4 ;_TMP_IMAGE1_bmp+1588
0x1BDDE	0xC6019DE1 ;_TMP_IMAGE1_bmp+1592
0x1BDE2	0xBD81BDE1 ;_TMP_IMAGE1_bmp+1596
0x1BDE6	0xBDA1BD81 ;_TMP_IMAGE1_bmp+1600
0x1BDEA	0xBD01BD61 ;_TMP_IMAGE1_bmp+1604
0x1BDEE	0xBD01BD01 ;_TMP_IMAGE1_bmp+1608
0x1BDF2	0xBD21BD01 ;_TMP_IMAGE1_bmp+1612
0x1BDF6	0xBC21BCA1 ;_TMP_IMAGE1_bmp+1616
0x1BDFA	0xC541C4E1 ;_TMP_IMAGE1_bmp+1620
0x1BDFE	0xBC61C521 ;_TMP_IMAGE1_bmp+1624
0x1BE02	0xC461C441 ;_TMP_IMAGE1_bmp+1628
0x1BE06	0xC4A1C461 ;_TMP_IMAGE1_bmp+1632
0x1BE0A	0xC521C561 ;_TMP_IMAGE1_bmp+1636
0x1BE0E	0xBD22BD21 ;_TMP_IMAGE1_bmp+1640
0x1BE12	0xBD42BD02 ;_TMP_IMAGE1_bmp+1644
0x1BE16	0xCE23C5C2 ;_TMP_IMAGE1_bmp+1648
0x1BE1A	0x16038622 ;_TMP_IMAGE1_bmp+1652
0x1BE1E	0x13CC1D68 ;_TMP_IMAGE1_bmp+1656
0x1BE22	0x1B10240E ;_TMP_IMAGE1_bmp+1660
0x1BE26	0x58ED8292 ;_TMP_IMAGE1_bmp+1664
0x1BE2A	0x58ED58EE ;_TMP_IMAGE1_bmp+1668
0x1BE2E	0x58CD58ED ;_TMP_IMAGE1_bmp+1672
0x1BE32	0x58CD58CD ;_TMP_IMAGE1_bmp+1676
0x1BE36	0x58AD40CF ;_TMP_IMAGE1_bmp+1680
0x1BE3A	0x50AD58AD ;_TMP_IMAGE1_bmp+1684
0x1BE3E	0x508D508D ;_TMP_IMAGE1_bmp+1688
0x1BE42	0x408D588D ;_TMP_IMAGE1_bmp+1692
0x1BE46	0x286F286F ;_TMP_IMAGE1_bmp+1696
0x1BE4A	0x286F286F ;_TMP_IMAGE1_bmp+1700
0x1BE4E	0x20AF284F ;_TMP_IMAGE1_bmp+1704
0x1BE52	0x0A320A54 ;_TMP_IMAGE1_bmp+1708
0x1BE56	0x13EC0AEF ;_TMP_IMAGE1_bmp+1712
0x1BE5A	0x46000DE4 ;_TMP_IMAGE1_bmp+1716
0x1BE5E	0xC601A5E1 ;_TMP_IMAGE1_bmp+1720
0x1BE62	0xBD81BDE1 ;_TMP_IMAGE1_bmp+1724
0x1BE66	0xBD81BD81 ;_TMP_IMAGE1_bmp+1728
0x1BE6A	0xBD00C5C1 ;_TMP_IMAGE1_bmp+1732
0x1BE6E	0xBCE0BCE0 ;_TMP_IMAGE1_bmp+1736
0x1BE72	0xBD21BD01 ;_TMP_IMAGE1_bmp+1740
0x1BE76	0xBC41BC80 ;_TMP_IMAGE1_bmp+1744
0x1BE7A	0xC541BC41 ;_TMP_IMAGE1_bmp+1748
0x1BE7E	0xC461BC81 ;_TMP_IMAGE1_bmp+1752
0x1BE82	0xC421C481 ;_TMP_IMAGE1_bmp+1756
0x1BE86	0xC482C421 ;_TMP_IMAGE1_bmp+1760
0x1BE8A	0xC542C4A1 ;_TMP_IMAGE1_bmp+1764
0x1BE8E	0xC541C541 ;_TMP_IMAGE1_bmp+1768
0x1BE92	0xBD02BD22 ;_TMP_IMAGE1_bmp+1772
0x1BE96	0xCE22C582 ;_TMP_IMAGE1_bmp+1776
0x1BE9A	0x2E42AE02 ;_TMP_IMAGE1_bmp+1780
0x1BE9E	0x2CEA1586 ;_TMP_IMAGE1_bmp+1784
0x1BEA2	0x240F13AC ;_TMP_IMAGE1_bmp+1788
0x1BEA6	0x58CD8292 ;_TMP_IMAGE1_bmp+1792
0x1BEAA	0x58ED58EE ;_TMP_IMAGE1_bmp+1796
0x1BEAE	0x58CD58CE ;_TMP_IMAGE1_bmp+1800
0x1BEB2	0x48CE58CD ;_TMP_IMAGE1_bmp+1804
0x1BEB6	0x38AE28B0 ;_TMP_IMAGE1_bmp+1808
0x1BEBA	0x388F40AE ;_TMP_IMAGE1_bmp+1812
0x1BEBE	0x488D388F ;_TMP_IMAGE1_bmp+1816
0x1BEC2	0x286F408E ;_TMP_IMAGE1_bmp+1820
0x1BEC6	0x286F2890 ;_TMP_IMAGE1_bmp+1824
0x1BECA	0x286F286F ;_TMP_IMAGE1_bmp+1828
0x1BECE	0x1911284F ;_TMP_IMAGE1_bmp+1832
0x1BED2	0x0A520A14 ;_TMP_IMAGE1_bmp+1836
0x1BED6	0x0BCB0AEF ;_TMP_IMAGE1_bmp+1840
0x1BEDA	0x46000DC4 ;_TMP_IMAGE1_bmp+1844
0x1BEDE	0xC6009DE1 ;_TMP_IMAGE1_bmp+1848
0x1BEE2	0xBD80BE01 ;_TMP_IMAGE1_bmp+1852
0x1BEE6	0xBD80BD80 ;_TMP_IMAGE1_bmp+1856
0x1BEEA	0xBD81BDA1 ;_TMP_IMAGE1_bmp+1860
0x1BEEE	0xC5A1C581 ;_TMP_IMAGE1_bmp+1864
0x1BEF2	0xBD00C581 ;_TMP_IMAGE1_bmp+1868
0x1BEF6	0xBC21BCC1 ;_TMP_IMAGE1_bmp+1872
0x1BEFA	0xBC60BC41 ;_TMP_IMAGE1_bmp+1876
0x1BEFE	0xC481C461 ;_TMP_IMAGE1_bmp+1880
0x1BF02	0xC381C3A1 ;_TMP_IMAGE1_bmp+1884
0x1BF06	0xC3E1C3A1 ;_TMP_IMAGE1_bmp+1888
0x1BF0A	0xC481C482 ;_TMP_IMAGE1_bmp+1892
0x1BF0E	0xC542C4E2 ;_TMP_IMAGE1_bmp+1896
0x1BF12	0xBD22C541 ;_TMP_IMAGE1_bmp+1900
0x1BF16	0xC602C562 ;_TMP_IMAGE1_bmp+1904
0x1BF1A	0x5E22BE22 ;_TMP_IMAGE1_bmp+1908
0x1BF1E	0x1D671603 ;_TMP_IMAGE1_bmp+1912
0x1BF22	0x1BCB250A ;_TMP_IMAGE1_bmp+1916
0x1BF26	0x58CD8271 ;_TMP_IMAGE1_bmp+1920
0x1BF2A	0x58CD58EE ;_TMP_IMAGE1_bmp+1924
0x1BF2E	0x40CF58CE ;_TMP_IMAGE1_bmp+1928
0x1BF32	0x30B040CE ;_TMP_IMAGE1_bmp+1932
0x1BF36	0x309030B0 ;_TMP_IMAGE1_bmp+1936
0x1BF3A	0x28B03090 ;_TMP_IMAGE1_bmp+1940
0x1BF3E	0x288F308F ;_TMP_IMAGE1_bmp+1944
0x1BF42	0x286F288F ;_TMP_IMAGE1_bmp+1948
0x1BF46	0x286F286F ;_TMP_IMAGE1_bmp+1952
0x1BF4A	0x284F286F ;_TMP_IMAGE1_bmp+1956
0x1BF4E	0x19F3282E ;_TMP_IMAGE1_bmp+1960
0x1BF52	0x0A920A14 ;_TMP_IMAGE1_bmp+1964
0x1BF56	0x0BAA0B0F ;_TMP_IMAGE1_bmp+1968
0x1BF5A	0x460005C4 ;_TMP_IMAGE1_bmp+1972
0x1BF5E	0xC6019DE0 ;_TMP_IMAGE1_bmp+1976
0x1BF62	0xBD80BE00 ;_TMP_IMAGE1_bmp+1980
0x1BF66	0xBD80BD80 ;_TMP_IMAGE1_bmp+1984
0x1BF6A	0xBD80BD80 ;_TMP_IMAGE1_bmp+1988
0x1BF6E	0xBDA0BD80 ;_TMP_IMAGE1_bmp+1992
0x1BF72	0xC561C5A0 ;_TMP_IMAGE1_bmp+1996
0x1BF76	0xBCA1BD01 ;_TMP_IMAGE1_bmp+2000
0x1BF7A	0xC441BC41 ;_TMP_IMAGE1_bmp+2004
0x1BF7E	0xBBE1C481 ;_TMP_IMAGE1_bmp+2008
0x1BF82	0xC341C381 ;_TMP_IMAGE1_bmp+2012
0x1BF86	0xC381C301 ;_TMP_IMAGE1_bmp+2016
0x1BF8A	0xC482C3E1 ;_TMP_IMAGE1_bmp+2020
0x1BF8E	0xBC61C462 ;_TMP_IMAGE1_bmp+2024
0x1BF92	0xC522C502 ;_TMP_IMAGE1_bmp+2028
0x1BF96	0xC5E2BD42 ;_TMP_IMAGE1_bmp+2032
0x1BF9A	0x8E03C622 ;_TMP_IMAGE1_bmp+2036
0x1BF9E	0x1DE41602 ;_TMP_IMAGE1_bmp+2040
0x1BFA2	0x25891566 ;_TMP_IMAGE1_bmp+2044
0x1BFA6	0x58CD8271 ;_TMP_IMAGE1_bmp+2048
0x1BFAA	0x58CD58ED ;_TMP_IMAGE1_bmp+2052
0x1BFAE	0x30D040CF ;_TMP_IMAGE1_bmp+2056
0x1BFB2	0x30B030D0 ;_TMP_IMAGE1_bmp+2060
0x1BFB6	0x309030AF ;_TMP_IMAGE1_bmp+2064
0x1BFBA	0x308F308F ;_TMP_IMAGE1_bmp+2068
0x1BFBE	0x286F308F ;_TMP_IMAGE1_bmp+2072
0x1BFC2	0x286F306F ;_TMP_IMAGE1_bmp+2076
0x1BFC6	0x286F286F ;_TMP_IMAGE1_bmp+2080
0x1BFCA	0x284F286F ;_TMP_IMAGE1_bmp+2084
0x1BFCE	0x0A34206F ;_TMP_IMAGE1_bmp+2088
0x1BFD2	0x0AD009F3 ;_TMP_IMAGE1_bmp+2092
0x1BFD6	0x03C90B0E ;_TMP_IMAGE1_bmp+2096
0x1BFDA	0x460005E3 ;_TMP_IMAGE1_bmp+2100
0x1BFDE	0xC5E095C0 ;_TMP_IMAGE1_bmp+2104
0x1BFE2	0xBDA0BE00 ;_TMP_IMAGE1_bmp+2108
0x1BFE6	0xBD80BD80 ;_TMP_IMAGE1_bmp+2112
0x1BFEA	0xBDA0BD80 ;_TMP_IMAGE1_bmp+2116
0x1BFEE	0xBD80BDA0 ;_TMP_IMAGE1_bmp+2120
0x1BFF2	0xC5A0BD80 ;_TMP_IMAGE1_bmp+2124
0x1BFF6	0xC521BD40 ;_TMP_IMAGE1_bmp+2128
0x1BFFA	0xC461C4E1 ;_TMP_IMAGE1_bmp+2132
0x1BFFE	0xC381C461 ;_TMP_IMAGE1_bmp+2136
0x1C002	0xC2A1C321 ;_TMP_IMAGE1_bmp+2140
0x1C006	0xC2C1C2A2 ;_TMP_IMAGE1_bmp+2144
0x1C00A	0xC3C1C381 ;_TMP_IMAGE1_bmp+2148
0x1C00E	0xC481C461 ;_TMP_IMAGE1_bmp+2152
0x1C012	0xC4E2BC41 ;_TMP_IMAGE1_bmp+2156
0x1C016	0xC5C2BD42 ;_TMP_IMAGE1_bmp+2160
0x1C01A	0xAE02CE22 ;_TMP_IMAGE1_bmp+2164
0x1C01E	0x16016E22 ;_TMP_IMAGE1_bmp+2168
0x1C022	0x1E041E43 ;_TMP_IMAGE1_bmp+2172
0x1C026	0x58AD8271 ;_TMP_IMAGE1_bmp+2176
0x1C02A	0x50CE58ED ;_TMP_IMAGE1_bmp+2180
0x1C02E	0x30D030D0 ;_TMP_IMAGE1_bmp+2184
0x1C032	0x30B030B0 ;_TMP_IMAGE1_bmp+2188
0x1C036	0x309030B0 ;_TMP_IMAGE1_bmp+2192
0x1C03A	0x3090308F ;_TMP_IMAGE1_bmp+2196
0x1C03E	0x288F288F ;_TMP_IMAGE1_bmp+2200
0x1C042	0x286F286F ;_TMP_IMAGE1_bmp+2204
0x1C046	0x286F286F ;_TMP_IMAGE1_bmp+2208
0x1C04A	0x282F284F ;_TMP_IMAGE1_bmp+2212
0x1C04E	0x0A341931 ;_TMP_IMAGE1_bmp+2216
0x1C052	0x0ACF0A13 ;_TMP_IMAGE1_bmp+2220
0x1C056	0x0C280B6D ;_TMP_IMAGE1_bmp+2224
0x1C05A	0x45E005E2 ;_TMP_IMAGE1_bmp+2228
0x1C05E	0xBDC095E0 ;_TMP_IMAGE1_bmp+2232
0x1C062	0xBDC0C600 ;_TMP_IMAGE1_bmp+2236
0x1C066	0xBD80BD80 ;_TMP_IMAGE1_bmp+2240
0x1C06A	0xBE00BDC0 ;_TMP_IMAGE1_bmp+2244
0x1C06E	0xBDE0BDE0 ;_TMP_IMAGE1_bmp+2248
0x1C072	0xBD80BDA0 ;_TMP_IMAGE1_bmp+2252
0x1C076	0xBD00C5A0 ;_TMP_IMAGE1_bmp+2256
0x1C07A	0xBC41C520 ;_TMP_IMAGE1_bmp+2260
0x1C07E	0xC361C401 ;_TMP_IMAGE1_bmp+2264
0x1C082	0xC200C2A1 ;_TMP_IMAGE1_bmp+2268
0x1C086	0xC241C1E0 ;_TMP_IMAGE1_bmp+2272
0x1C08A	0xC381C2C1 ;_TMP_IMAGE1_bmp+2276
0x1C08E	0xC461C381 ;_TMP_IMAGE1_bmp+2280
0x1C092	0xBC61C461 ;_TMP_IMAGE1_bmp+2284
0x1C096	0xC5C2C541 ;_TMP_IMAGE1_bmp+2288
0x1C09A	0xC622C602 ;_TMP_IMAGE1_bmp+2292
0x1C09E	0x8E439DE2 ;_TMP_IMAGE1_bmp+2296
0x1C0A2	0x4E227E23 ;_TMP_IMAGE1_bmp+2300
0x1C0A6	0x58AD8271 ;_TMP_IMAGE1_bmp+2304
0x1C0AA	0x38CF50CE ;_TMP_IMAGE1_bmp+2308
0x1C0AE	0x30B030D0 ;_TMP_IMAGE1_bmp+2312
0x1C0B2	0x30B030B0 ;_TMP_IMAGE1_bmp+2316
0x1C0B6	0x308F3090 ;_TMP_IMAGE1_bmp+2320
0x1C0BA	0x3090308F ;_TMP_IMAGE1_bmp+2324
0x1C0BE	0x286F306F ;_TMP_IMAGE1_bmp+2328
0x1C0C2	0x286F286F ;_TMP_IMAGE1_bmp+2332
0x1C0C6	0x284F284F ;_TMP_IMAGE1_bmp+2336
0x1C0CA	0x202E284F ;_TMP_IMAGE1_bmp+2340
0x1C0CE	0x01F311F3 ;_TMP_IMAGE1_bmp+2344
0x1C0D2	0x02CF0A71 ;_TMP_IMAGE1_bmp+2348
0x1C0D6	0x15280B8C ;_TMP_IMAGE1_bmp+2352
0x1C0DA	0x55E005E1 ;_TMP_IMAGE1_bmp+2356
0x1C0DE	0xBDE08DC0 ;_TMP_IMAGE1_bmp+2360
0x1C0E2	0xBDE0C5E0 ;_TMP_IMAGE1_bmp+2364
0x1C0E6	0xBDE0BDE0 ;_TMP_IMAGE1_bmp+2368
0x1C0EA	0xBDE0BDE0 ;_TMP_IMAGE1_bmp+2372
0x1C0EE	0xBDE0BE00 ;_TMP_IMAGE1_bmp+2376
0x1C0F2	0xBDA0BE00 ;_TMP_IMAGE1_bmp+2380
0x1C0F6	0xBD20C5A0 ;_TMP_IMAGE1_bmp+2384
0x1C0FA	0xC460C520 ;_TMP_IMAGE1_bmp+2388
0x1C0FE	0xC301C3C0 ;_TMP_IMAGE1_bmp+2392
0x1C102	0xC1A1C221 ;_TMP_IMAGE1_bmp+2396
0x1C106	0xC201C121 ;_TMP_IMAGE1_bmp+2400
0x1C10A	0xC2E1C201 ;_TMP_IMAGE1_bmp+2404
0x1C10E	0xC3E1C3C1 ;_TMP_IMAGE1_bmp+2408
0x1C112	0xBC41C4A1 ;_TMP_IMAGE1_bmp+2412
0x1C116	0xC5A2BD01 ;_TMP_IMAGE1_bmp+2416
0x1C11A	0xC622C5C2 ;_TMP_IMAGE1_bmp+2420
0x1C11E	0xAE02C602 ;_TMP_IMAGE1_bmp+2424
0x1C122	0xA622B602 ;_TMP_IMAGE1_bmp+2428
0x1C126	0x38AF7A72 ;_TMP_IMAGE1_bmp+2432
0x1C12A	0x30D030D0 ;_TMP_IMAGE1_bmp+2436
0x1C12E	0x30B030B0 ;_TMP_IMAGE1_bmp+2440
0x1C132	0x30B030B0 ;_TMP_IMAGE1_bmp+2444
0x1C136	0x308F3090 ;_TMP_IMAGE1_bmp+2448
0x1C13A	0x308F308F ;_TMP_IMAGE1_bmp+2452
0x1C13E	0x286F288F ;_TMP_IMAGE1_bmp+2456
0x1C142	0x286F286F ;_TMP_IMAGE1_bmp+2460
0x1C146	0x284F284F ;_TMP_IMAGE1_bmp+2464
0x1C14A	0x18CF282F ;_TMP_IMAGE1_bmp+2468
0x1C14E	0x01F20A34 ;_TMP_IMAGE1_bmp+2472
0x1C152	0x0B0E0AD0 ;_TMP_IMAGE1_bmp+2476
0x1C156	0x0D4603AB ;_TMP_IMAGE1_bmp+2480
0x1C15A	0x55C00601 ;_TMP_IMAGE1_bmp+2484
0x1C15E	0xB5E08DE0 ;_TMP_IMAGE1_bmp+2488
0x1C162	0xBDE0C5E0 ;_TMP_IMAGE1_bmp+2492
0x1C166	0xBDE0BDE0 ;_TMP_IMAGE1_bmp+2496
0x1C16A	0xC5E1BDE0 ;_TMP_IMAGE1_bmp+2500
0x1C16E	0xC5E0C5E1 ;_TMP_IMAGE1_bmp+2504
0x1C172	0xBDE0C5E0 ;_TMP_IMAGE1_bmp+2508
0x1C176	0xBD60BDA0 ;_TMP_IMAGE1_bmp+2512
0x1C17A	0xC460C500 ;_TMP_IMAGE1_bmp+2516
0x1C17E	0xC2C0C3A1 ;_TMP_IMAGE1_bmp+2520
0x1C182	0xB8A0C200 ;_TMP_IMAGE1_bmp+2524
0x1C186	0xC081C001 ;_TMP_IMAGE1_bmp+2528
0x1C18A	0xC241C1C1 ;_TMP_IMAGE1_bmp+2532
0x1C18E	0xC381C361 ;_TMP_IMAGE1_bmp+2536
0x1C192	0xBC41C461 ;_TMP_IMAGE1_bmp+2540
0x1C196	0xC582BCE1 ;_TMP_IMAGE1_bmp+2544
0x1C19A	0xC602C5A2 ;_TMP_IMAGE1_bmp+2548
0x1C19E	0xC622C602 ;_TMP_IMAGE1_bmp+2552
0x1C1A2	0xBE22CE22 ;_TMP_IMAGE1_bmp+2556
0x1C1A6	0x30B06273 ;_TMP_IMAGE1_bmp+2560
0x1C1AA	0x30D038D0 ;_TMP_IMAGE1_bmp+2564
0x1C1AE	0x30B038B0 ;_TMP_IMAGE1_bmp+2568
0x1C1B2	0x308F30B0 ;_TMP_IMAGE1_bmp+2572
0x1C1B6	0x306F308F ;_TMP_IMAGE1_bmp+2576
0x1C1BA	0x286F306F ;_TMP_IMAGE1_bmp+2580
0x1C1BE	0x286F286F ;_TMP_IMAGE1_bmp+2584
0x1C1C2	0x284F286F ;_TMP_IMAGE1_bmp+2588
0x1C1C6	0x284F284F ;_TMP_IMAGE1_bmp+2592
0x1C1CA	0x11F3284E ;_TMP_IMAGE1_bmp+2596
0x1C1CE	0x0A120A13 ;_TMP_IMAGE1_bmp+2600
0x1C1D2	0x0B8D0ACF ;_TMP_IMAGE1_bmp+2604
0x1C1D6	0x05440C28 ;_TMP_IMAGE1_bmp+2608
0x1C1DA	0x6DC00620 ;_TMP_IMAGE1_bmp+2612
0x1C1DE	0xBDE08DE0 ;_TMP_IMAGE1_bmp+2616
0x1C1E2	0xBDE0C5E0 ;_TMP_IMAGE1_bmp+2620
0x1C1E6	0xC5E0BDE0 ;_TMP_IMAGE1_bmp+2624
0x1C1EA	0x8D80BDE1 ;_TMP_IMAGE1_bmp+2628
0x1C1EE	0xADE08DA0 ;_TMP_IMAGE1_bmp+2632
0x1C1F2	0xBDE0C5E0 ;_TMP_IMAGE1_bmp+2636
0x1C1F6	0xC560BDA0 ;_TMP_IMAGE1_bmp+2640
0x1C1FA	0xC440C4E0 ;_TMP_IMAGE1_bmp+2644
0x1C1FE	0xC280C360 ;_TMP_IMAGE1_bmp+2648
0x1C202	0xC001C1C1 ;_TMP_IMAGE1_bmp+2652
0x1C206	0xC021C040 ;_TMP_IMAGE1_bmp+2656
0x1C20A	0xC241C0A1 ;_TMP_IMAGE1_bmp+2660
0x1C20E	0xC3A1C2E1 ;_TMP_IMAGE1_bmp+2664
0x1C212	0xC461C3C1 ;_TMP_IMAGE1_bmp+2668
0x1C216	0xC562BCE1 ;_TMP_IMAGE1_bmp+2672
0x1C21A	0xBDA1C5C1 ;_TMP_IMAGE1_bmp+2676
0x1C21E	0xC602C602 ;_TMP_IMAGE1_bmp+2680
0x1C222	0xC602C622 ;_TMP_IMAGE1_bmp+2684
0x1C226	0x30B06274 ;_TMP_IMAGE1_bmp+2688
0x1C22A	0x38D038D0 ;_TMP_IMAGE1_bmp+2692
0x1C22E	0x30B030B0 ;_TMP_IMAGE1_bmp+2696
0x1C232	0x308F308F ;_TMP_IMAGE1_bmp+2700
0x1C236	0x308F308F ;_TMP_IMAGE1_bmp+2704
0x1C23A	0x306F306F ;_TMP_IMAGE1_bmp+2708
0x1C23E	0x286F286F ;_TMP_IMAGE1_bmp+2712
0x1C242	0x284F284F ;_TMP_IMAGE1_bmp+2716
0x1C246	0x282F284F ;_TMP_IMAGE1_bmp+2720
0x1C24A	0x0A3418AF ;_TMP_IMAGE1_bmp+2724
0x1C24E	0x0A7101D3 ;_TMP_IMAGE1_bmp+2728
0x1C252	0x036C02EE ;_TMP_IMAGE1_bmp+2732
0x1C256	0x05821547 ;_TMP_IMAGE1_bmp+2736
0x1C25A	0x85E00600 ;_TMP_IMAGE1_bmp+2740
0x1C25E	0xA5C08DE0 ;_TMP_IMAGE1_bmp+2744
0x1C262	0xC5E0BDE0 ;_TMP_IMAGE1_bmp+2748
0x1C266	0xC5E0BDE0 ;_TMP_IMAGE1_bmp+2752
0x1C26A	0x85C08DA0 ;_TMP_IMAGE1_bmp+2756
0x1C26E	0x95C085C0 ;_TMP_IMAGE1_bmp+2760
0x1C272	0xBDC0C600 ;_TMP_IMAGE1_bmp+2764
0x1C276	0xBD40BDA0 ;_TMP_IMAGE1_bmp+2768
0x1C27A	0xBC00C4E0 ;_TMP_IMAGE1_bmp+2772
0x1C27E	0xC240C340 ;_TMP_IMAGE1_bmp+2776
0x1C282	0xC000C140 ;_TMP_IMAGE1_bmp+2780
0x1C286	0xC020C020 ;_TMP_IMAGE1_bmp+2784
0x1C28A	0xC201B820 ;_TMP_IMAGE1_bmp+2788
0x1C28E	0xC381C2C1 ;_TMP_IMAGE1_bmp+2792
0x1C292	0xC461BB81 ;_TMP_IMAGE1_bmp+2796
0x1C296	0xC541BCC1 ;_TMP_IMAGE1_bmp+2800
0x1C29A	0xBDA2BDC1 ;_TMP_IMAGE1_bmp+2804
0x1C29E	0xC602BDA1 ;_TMP_IMAGE1_bmp+2808
0x1C2A2	0xBE02C622 ;_TMP_IMAGE1_bmp+2812
0x1C2A6	0x30B06253 ;_TMP_IMAGE1_bmp+2816
0x1C2AA	0x30B030B0 ;_TMP_IMAGE1_bmp+2820
0x1C2AE	0x30B030B0 ;_TMP_IMAGE1_bmp+2824
0x1C2B2	0x308F3090 ;_TMP_IMAGE1_bmp+2828
0x1C2B6	0x3090306F ;_TMP_IMAGE1_bmp+2832
0x1C2BA	0x286F288F ;_TMP_IMAGE1_bmp+2836
0x1C2BE	0x286F286F ;_TMP_IMAGE1_bmp+2840
0x1C2C2	0x284F284F ;_TMP_IMAGE1_bmp+2844
0x1C2C6	0x280E284F ;_TMP_IMAGE1_bmp+2848
0x1C2CA	0x0A1311B3 ;_TMP_IMAGE1_bmp+2852
0x1C2CE	0x0AD001D2 ;_TMP_IMAGE1_bmp+2856
0x1C2D2	0x0BEA0B4E ;_TMP_IMAGE1_bmp+2860
0x1C2D6	0x0E010565 ;_TMP_IMAGE1_bmp+2864
0x1C2DA	0x95E00DA0 ;_TMP_IMAGE1_bmp+2868
0x1C2DE	0x85C085E0 ;_TMP_IMAGE1_bmp+2872
0x1C2E2	0xADC085A0 ;_TMP_IMAGE1_bmp+2876
0x1C2E6	0xB5E0C5E0 ;_TMP_IMAGE1_bmp+2880
0x1C2EA	0x85E085C0 ;_TMP_IMAGE1_bmp+2884
0x1C2EE	0x8DA085E0 ;_TMP_IMAGE1_bmp+2888
0x1C2F2	0xBDA0C5E0 ;_TMP_IMAGE1_bmp+2892
0x1C2F6	0xBD00C5A0 ;_TMP_IMAGE1_bmp+2896
0x1C2FA	0xC3E0C4C0 ;_TMP_IMAGE1_bmp+2900
0x1C2FE	0xC240C300 ;_TMP_IMAGE1_bmp+2904
0x1C302	0xC020C8C1 ;_TMP_IMAGE1_bmp+2908
0x1C306	0xC020C020 ;_TMP_IMAGE1_bmp+2912
0x1C30A	0xC200C041 ;_TMP_IMAGE1_bmp+2916
0x1C30E	0xC341C2A1 ;_TMP_IMAGE1_bmp+2920
0x1C312	0xC461BBA1 ;_TMP_IMAGE1_bmp+2924
0x1C316	0xBD41C4E1 ;_TMP_IMAGE1_bmp+2928
0x1C31A	0xBDA1C5C1 ;_TMP_IMAGE1_bmp+2932
0x1C31E	0xC5E2BDA2 ;_TMP_IMAGE1_bmp+2936
0x1C322	0xB602C602 ;_TMP_IMAGE1_bmp+2940
0x1C326	0x30906254 ;_TMP_IMAGE1_bmp+2944
0x1C32A	0x30B030B0 ;_TMP_IMAGE1_bmp+2948
0x1C32E	0x308F30B0 ;_TMP_IMAGE1_bmp+2952
0x1C332	0x308F308F ;_TMP_IMAGE1_bmp+2956
0x1C336	0x306F306F ;_TMP_IMAGE1_bmp+2960
0x1C33A	0x286F306F ;_TMP_IMAGE1_bmp+2964
0x1C33E	0x284F286F ;_TMP_IMAGE1_bmp+2968
0x1C342	0x284F284F ;_TMP_IMAGE1_bmp+2972
0x1C346	0x186F282F ;_TMP_IMAGE1_bmp+2976
0x1C34A	0x01F30A14 ;_TMP_IMAGE1_bmp+2980
0x1C34E	0x02CF0A32 ;_TMP_IMAGE1_bmp+2984
0x1C352	0x0CC7034C ;_TMP_IMAGE1_bmp+2988
0x1C356	0x060005A3 ;_TMP_IMAGE1_bmp+2992
0x1C35A	0x95E065E0 ;_TMP_IMAGE1_bmp+2996
0x1C35E	0x85C085C0 ;_TMP_IMAGE1_bmp+3000
0x1C362	0x85A085E0 ;_TMP_IMAGE1_bmp+3004
0x1C366	0xB5C0C5E0 ;_TMP_IMAGE1_bmp+3008
0x1C36A	0x85C085C0 ;_TMP_IMAGE1_bmp+3012
0x1C36E	0x95C085C0 ;_TMP_IMAGE1_bmp+3016
0x1C372	0xBDA0C600 ;_TMP_IMAGE1_bmp+3020
0x1C376	0xBD00BD60 ;_TMP_IMAGE1_bmp+3024
0x1C37A	0xC3C0C4A0 ;_TMP_IMAGE1_bmp+3028
0x1C37E	0xC1E0C2C0 ;_TMP_IMAGE1_bmp+3032
0x1C382	0xC020C020 ;_TMP_IMAGE1_bmp+3036
0x1C386	0xC020C020 ;_TMP_IMAGE1_bmp+3040
0x1C38A	0xC1E0C0A0 ;_TMP_IMAGE1_bmp+3044
0x1C38E	0xBB41C2A1 ;_TMP_IMAGE1_bmp+3048
0x1C392	0xC461C3A1 ;_TMP_IMAGE1_bmp+3052
0x1C396	0xBD61BCE1 ;_TMP_IMAGE1_bmp+3056
0x1C39A	0xBDA1BDC1 ;_TMP_IMAGE1_bmp+3060
0x1C39E	0xBDC2BDA1 ;_TMP_IMAGE1_bmp+3064
0x1C3A2	0xAE02C602 ;_TMP_IMAGE1_bmp+3068
0x1C3A6	0x30906253 ;_TMP_IMAGE1_bmp+3072
0x1C3AA	0x30B038D0 ;_TMP_IMAGE1_bmp+3076
0x1C3AE	0x30B030B0 ;_TMP_IMAGE1_bmp+3080
0x1C3B2	0x308F308F ;_TMP_IMAGE1_bmp+3084
0x1C3B6	0x288F306F ;_TMP_IMAGE1_bmp+3088
0x1C3BA	0x286F286F ;_TMP_IMAGE1_bmp+3092
0x1C3BE	0x286F286F ;_TMP_IMAGE1_bmp+3096
0x1C3C2	0x284F284F ;_TMP_IMAGE1_bmp+3100
0x1C3C6	0x1131282E ;_TMP_IMAGE1_bmp+3104
0x1C3CA	0x01F30214 ;_TMP_IMAGE1_bmp+3108
0x1C3CE	0x02CF0A91 ;_TMP_IMAGE1_bmp+3112
0x1C3D2	0x0D660BAB ;_TMP_IMAGE1_bmp+3116
0x1C3D6	0x45C00621 ;_TMP_IMAGE1_bmp+3120
0x1C3DA	0x95A095E0 ;_TMP_IMAGE1_bmp+3124
0x1C3DE	0x8DC0B5E0 ;_TMP_IMAGE1_bmp+3128
0x1C3E2	0x85A085E0 ;_TMP_IMAGE1_bmp+3132
0x1C3E6	0xBDE0C5E0 ;_TMP_IMAGE1_bmp+3136
0x1C3EA	0x85C085A0 ;_TMP_IMAGE1_bmp+3140
0x1C3EE	0x9DC085C0 ;_TMP_IMAGE1_bmp+3144
0x1C3F2	0xBDA0C5E0 ;_TMP_IMAGE1_bmp+3148
0x1C3F6	0xC520BD40 ;_TMP_IMAGE1_bmp+3152
0x1C3FA	0xC3C0C460 ;_TMP_IMAGE1_bmp+3156
0x1C3FE	0xC180C2A0 ;_TMP_IMAGE1_bmp+3160
0x1C402	0xC020C000 ;_TMP_IMAGE1_bmp+3164
0x1C406	0xC020C020 ;_TMP_IMAGE1_bmp+3168
0x1C40A	0xC1E0C0E1 ;_TMP_IMAGE1_bmp+3172
0x1C40E	0xC361C2A1 ;_TMP_IMAGE1_bmp+3176
0x1C412	0xC461C3C1 ;_TMP_IMAGE1_bmp+3180
0x1C416	0xC581BD01 ;_TMP_IMAGE1_bmp+3184
0x1C41A	0xBDA1BDC1 ;_TMP_IMAGE1_bmp+3188
0x1C41E	0xC5C2BDA2 ;_TMP_IMAGE1_bmp+3192
0x1C422	0xA5E2C622 ;_TMP_IMAGE1_bmp+3196
0x1C426	0x30906253 ;_TMP_IMAGE1_bmp+3200
0x1C42A	0x30B038D0 ;_TMP_IMAGE1_bmp+3204
0x1C42E	0x309030B0 ;_TMP_IMAGE1_bmp+3208
0x1C432	0x286F3090 ;_TMP_IMAGE1_bmp+3212
0x1C436	0x284E188F ;_TMP_IMAGE1_bmp+3216
0x1C43A	0x286F286F ;_TMP_IMAGE1_bmp+3220
0x1C43E	0x284F284F ;_TMP_IMAGE1_bmp+3224
0x1C442	0x284F284F ;_TMP_IMAGE1_bmp+3228
0x1C446	0x0A34204E ;_TMP_IMAGE1_bmp+3232
0x1C44A	0x01F209F3 ;_TMP_IMAGE1_bmp+3236
0x1C44E	0x02ED0AD0 ;_TMP_IMAGE1_bmp+3240
0x1C452	0x05A30C49 ;_TMP_IMAGE1_bmp+3244
0x1C456	0x9E001DE0 ;_TMP_IMAGE1_bmp+3248
0x1C45A	0xC5E0A5C0 ;_TMP_IMAGE1_bmp+3252
0x1C45E	0xADC0C5E0 ;_TMP_IMAGE1_bmp+3256
0x1C462	0xA5C085A0 ;_TMP_IMAGE1_bmp+3260
0x1C466	0xC5E0C5C0 ;_TMP_IMAGE1_bmp+3264
0x1C46A	0x7DA0ADC0 ;_TMP_IMAGE1_bmp+3268
0x1C46E	0xBDE085C0 ;_TMP_IMAGE1_bmp+3272
0x1C472	0xBD80C5C0 ;_TMP_IMAGE1_bmp+3276
0x1C476	0xBCC0BD00 ;_TMP_IMAGE1_bmp+3280
0x1C47A	0xC380C440 ;_TMP_IMAGE1_bmp+3284
0x1C47E	0xC140C280 ;_TMP_IMAGE1_bmp+3288
0x1C482	0xC020C000 ;_TMP_IMAGE1_bmp+3292
0x1C486	0xC000C020 ;_TMP_IMAGE1_bmp+3296
0x1C48A	0xC1E0C0E1 ;_TMP_IMAGE1_bmp+3300
0x1C48E	0xC360C2A1 ;_TMP_IMAGE1_bmp+3304
0x1C492	0xBC61C401 ;_TMP_IMAGE1_bmp+3308
0x1C496	0xC581C521 ;_TMP_IMAGE1_bmp+3312
0x1C49A	0xBDA1BDA1 ;_TMP_IMAGE1_bmp+3316
0x1C49E	0xBDE2BD81 ;_TMP_IMAGE1_bmp+3320
0x1C4A2	0x9DE2CE22 ;_TMP_IMAGE1_bmp+3324
0x1C4A6	0x308F6253 ;_TMP_IMAGE1_bmp+3328
0x1C4AA	0x30B030B0 ;_TMP_IMAGE1_bmp+3332
0x1C4AE	0x308F30AF ;_TMP_IMAGE1_bmp+3336
0x1C4B2	0x18EF286E ;_TMP_IMAGE1_bmp+3340
0x1C4B6	0x21922296 ;_TMP_IMAGE1_bmp+3344
0x1C4BA	0x184D186F ;_TMP_IMAGE1_bmp+3348
0x1C4BE	0x284F204E ;_TMP_IMAGE1_bmp+3352
0x1C4C2	0x200E284F ;_TMP_IMAGE1_bmp+3356
0x1C4C6	0x0A1411D3 ;_TMP_IMAGE1_bmp+3360
0x1C4CA	0x027101F3 ;_TMP_IMAGE1_bmp+3364
0x1C4CE	0x0B6D02AF ;_TMP_IMAGE1_bmp+3368
0x1C4D2	0x06010CC7 ;_TMP_IMAGE1_bmp+3372
0x1C4D6	0x9DC07601 ;_TMP_IMAGE1_bmp+3376
0x1C4DA	0xBDE0C5E0 ;_TMP_IMAGE1_bmp+3380
0x1C4DE	0xC5E0BDE0 ;_TMP_IMAGE1_bmp+3384
0x1C4E2	0xC5E0BDE0 ;_TMP_IMAGE1_bmp+3388
0x1C4E6	0xBDE0BDE0 ;_TMP_IMAGE1_bmp+3392
0x1C4EA	0xADC0C5E0 ;_TMP_IMAGE1_bmp+3396
0x1C4EE	0xC5E0B5C0 ;_TMP_IMAGE1_bmp+3400
0x1C4F2	0xBD40C5A0 ;_TMP_IMAGE1_bmp+3404
0x1C4F6	0xBC60C500 ;_TMP_IMAGE1_bmp+3408
0x1C4FA	0xC320C400 ;_TMP_IMAGE1_bmp+3412
0x1C4FE	0xC0C0C240 ;_TMP_IMAGE1_bmp+3416
0x1C502	0xC000C000 ;_TMP_IMAGE1_bmp+3420
0x1C506	0xC000C020 ;_TMP_IMAGE1_bmp+3424
0x1C50A	0xC1E0C921 ;_TMP_IMAGE1_bmp+3428
0x1C50E	0xC381C2A1 ;_TMP_IMAGE1_bmp+3432
0x1C512	0xBC61C401 ;_TMP_IMAGE1_bmp+3436
0x1C516	0xC5A1C521 ;_TMP_IMAGE1_bmp+3440
0x1C51A	0xBDA1BDA1 ;_TMP_IMAGE1_bmp+3444
0x1C51E	0xC602BDA1 ;_TMP_IMAGE1_bmp+3448
0x1C522	0x8DE2C602 ;_TMP_IMAGE1_bmp+3452
0x1C526	0x30906254 ;_TMP_IMAGE1_bmp+3456
0x1C52A	0x30AF30B0 ;_TMP_IMAGE1_bmp+3460
0x1C52E	0x20F0286E ;_TMP_IMAGE1_bmp+3464
0x1C532	0x973F19F5 ;_TMP_IMAGE1_bmp+3468
0x1C536	0xFFFFFFFF ;_TMP_IMAGE1_bmp+3472
0x1C53A	0xFF1AFFFF ;_TMP_IMAGE1_bmp+3476
0x1C53E	0x200D4131 ;_TMP_IMAGE1_bmp+3480
0x1C542	0x11D2180D ;_TMP_IMAGE1_bmp+3484
0x1C546	0x02130A14 ;_TMP_IMAGE1_bmp+3488
0x1C54A	0x0AD001F2 ;_TMP_IMAGE1_bmp+3492
0x1C54E	0x036B02CE ;_TMP_IMAGE1_bmp+3496
0x1C552	0x16000D65 ;_TMP_IMAGE1_bmp+3500
0x1C556	0xF707BF5F ;_TMP_IMAGE1_bmp+3504
0x1C55A	0xBDE0BDE0 ;_TMP_IMAGE1_bmp+3508
0x1C55E	0xD75FBDE0 ;_TMP_IMAGE1_bmp+3512
0x1C562	0xBDE0F6E7 ;_TMP_IMAGE1_bmp+3516
0x1C566	0xF7FFBE12 ;_TMP_IMAGE1_bmp+3520
0x1C56A	0xE640FFFB ;_TMP_IMAGE1_bmp+3524
0x1C56E	0xBDE0C600 ;_TMP_IMAGE1_bmp+3528
0x1C572	0xBCE0C580 ;_TMP_IMAGE1_bmp+3532
0x1C576	0xC440BC60 ;_TMP_IMAGE1_bmp+3536
0x1C57A	0xC2C0C3A0 ;_TMP_IMAGE1_bmp+3540
0x1C57E	0xC040C200 ;_TMP_IMAGE1_bmp+3544
0x1C582	0xC000C000 ;_TMP_IMAGE1_bmp+3548
0x1C586	0xC000C020 ;_TMP_IMAGE1_bmp+3552
0x1C58A	0xC200C121 ;_TMP_IMAGE1_bmp+3556
0x1C58E	0xC381C2A1 ;_TMP_IMAGE1_bmp+3560
0x1C592	0xBC41BC00 ;_TMP_IMAGE1_bmp+3564
0x1C596	0xC5A1C521 ;_TMP_IMAGE1_bmp+3568
0x1C59A	0xC5E2BDC1 ;_TMP_IMAGE1_bmp+3572
0x1C59E	0xC621C601 ;_TMP_IMAGE1_bmp+3576
0x1C5A2	0x8E02BE02 ;_TMP_IMAGE1_bmp+3580
0x1C5A6	0x308F6253 ;_TMP_IMAGE1_bmp+3584
0x1C5AA	0x288E30AF ;_TMP_IMAGE1_bmp+3588
0x1C5AE	0x1A9721B2 ;_TMP_IMAGE1_bmp+3592
0x1C5B2	0xFFFF971F ;_TMP_IMAGE1_bmp+3596
0x1C5B6	0xFFFFFFFF ;_TMP_IMAGE1_bmp+3600
0x1C5BA	0xFFFFFFFF ;_TMP_IMAGE1_bmp+3604
0x1C5BE	0x41F3FF1A ;_TMP_IMAGE1_bmp+3608
0x1C5C2	0x0A141234 ;_TMP_IMAGE1_bmp+3612
0x1C5C6	0x09D30A13 ;_TMP_IMAGE1_bmp+3616
0x1C5CA	0x02CF0A71 ;_TMP_IMAGE1_bmp+3620
0x1C5CE	0x0BC9034D ;_TMP_IMAGE1_bmp+3624
0x1C5D2	0xC7FF05CE ;_TMP_IMAGE1_bmp+3628
0x1C5D6	0xF6E7FFFF ;_TMP_IMAGE1_bmp+3632
0x1C5DA	0xBDCCBDE0 ;_TMP_IMAGE1_bmp+3636
0x1C5DE	0xFFFFEFFF ;_TMP_IMAGE1_bmp+3640
0x1C5E2	0xBDC0F6E7 ;_TMP_IMAGE1_bmp+3644
0x1C5E6	0xBD80BD80 ;_TMP_IMAGE1_bmp+3648
0x1C5EA	0xBDE0BD80 ;_TMP_IMAGE1_bmp+3652
0x1C5EE	0xC5A0BDC0 ;_TMP_IMAGE1_bmp+3656
0x1C5F2	0xBC80C540 ;_TMP_IMAGE1_bmp+3660
0x1C5F6	0xBBA0C400 ;_TMP_IMAGE1_bmp+3664
0x1C5FA	0xC260C340 ;_TMP_IMAGE1_bmp+3668
0x1C5FE	0xC000C1C0 ;_TMP_IMAGE1_bmp+3672
0x1C602	0xC020C000 ;_TMP_IMAGE1_bmp+3676
0x1C606	0xC000C020 ;_TMP_IMAGE1_bmp+3680
0x1C60A	0xC221C120 ;_TMP_IMAGE1_bmp+3684
0x1C60E	0xC381C2A0 ;_TMP_IMAGE1_bmp+3688
0x1C612	0xBC41BC00 ;_TMP_IMAGE1_bmp+3692
0x1C616	0xC5A1BD01 ;_TMP_IMAGE1_bmp+3696
0x1C61A	0xC601BDE1 ;_TMP_IMAGE1_bmp+3700
0x1C61E	0xC602C622 ;_TMP_IMAGE1_bmp+3704
0x1C622	0x6E029DC2 ;_TMP_IMAGE1_bmp+3708
0x1C626	0x213152B4 ;_TMP_IMAGE1_bmp+3712
0x1C62A	0x22542172 ;_TMP_IMAGE1_bmp+3716
0x1C62E	0x135A1274 ;_TMP_IMAGE1_bmp+3720
0x1C632	0xFFFFDFFF ;_TMP_IMAGE1_bmp+3724
0x1C636	0x0A13BC33 ;_TMP_IMAGE1_bmp+3728
0x1C63A	0xFFFF3D3D ;_TMP_IMAGE1_bmp+3732
0x1C63E	0x9333FFFD ;_TMP_IMAGE1_bmp+3736
0x1C642	0x09F709F3 ;_TMP_IMAGE1_bmp+3740
0x1C646	0xFFFFBFFF ;_TMP_IMAGE1_bmp+3744
0x1C64A	0xFFFDFFFF ;_TMP_IMAGE1_bmp+3748
0x1C64E	0x0CCC944C ;_TMP_IMAGE1_bmp+3752
0x1C652	0xFFFF97BF ;_TMP_IMAGE1_bmp+3756
0x1C656	0xFFFFFFFF ;_TMP_IMAGE1_bmp+3760
0x1C65A	0xDF9FFF52 ;_TMP_IMAGE1_bmp+3764
0x1C65E	0xFFFFFFFF ;_TMP_IMAGE1_bmp+3768
0x1C662	0xFF2CFFFF ;_TMP_IMAGE1_bmp+3772
0x1C666	0xF7FFBDF2 ;_TMP_IMAGE1_bmp+3776
0x1C66A	0xDDE0FFFB ;_TMP_IMAGE1_bmp+3780
0x1C66E	0xFFFFBE76 ;_TMP_IMAGE1_bmp+3784
0x1C672	0xD4F2FFF6 ;_TMP_IMAGE1_bmp+3788
0x1C676	0xFFFFF7FF ;_TMP_IMAGE1_bmp+3792
0x1C67A	0xC220FE4C ;_TMP_IMAGE1_bmp+3796
0x1C67E	0xCC9BC1C0 ;_TMP_IMAGE1_bmp+3800
0x1C682	0xFFFFFFFF ;_TMP_IMAGE1_bmp+3804
0x1C686	0xEFFFEB2C ;_TMP_IMAGE1_bmp+3808
0x1C68A	0xEC60FFFF ;_TMP_IMAGE1_bmp+3812
0x1C68E	0xD69FC2C1 ;_TMP_IMAGE1_bmp+3816
0x1C692	0xFFFFFFFF ;_TMP_IMAGE1_bmp+3820
0x1C696	0xFF4DFFFF ;_TMP_IMAGE1_bmp+3824
0x1C69A	0xB5E1C601 ;_TMP_IMAGE1_bmp+3828
0x1C69E	0x95E1A5C1 ;_TMP_IMAGE1_bmp+3832
0x1C6A2	0x2DE29E01 ;_TMP_IMAGE1_bmp+3836
0x1C6A6	0x12744BB7 ;_TMP_IMAGE1_bmp+3840
0x1C6AA	0x12541274 ;_TMP_IMAGE1_bmp+3844
0x1C6AE	0x12381253 ;_TMP_IMAGE1_bmp+3848
0x1C6B2	0xFFFFBFFF ;_TMP_IMAGE1_bmp+3852
0x1C6B6	0xFFFFFFFF ;_TMP_IMAGE1_bmp+3856
0x1C6BA	0x3A13FF19 ;_TMP_IMAGE1_bmp+3860
0x1C6BE	0x0A130A13 ;_TMP_IMAGE1_bmp+3864
0x1C6C2	0xBFFF0A17 ;_TMP_IMAGE1_bmp+3868
0x1C6C6	0xBC71FFFF ;_TMP_IMAGE1_bmp+3872
0x1C6CA	0xDFFF03B8 ;_TMP_IMAGE1_bmp+3876
0x1C6CE	0x95CAFFFC ;_TMP_IMAGE1_bmp+3880
0x1C6D2	0xFFFF97BF ;_TMP_IMAGE1_bmp+3884
0x1C6D6	0xFFFFFFFF ;_TMP_IMAGE1_bmp+3888
0x1C6DA	0xDF9FFF32 ;_TMP_IMAGE1_bmp+3892
0x1C6DE	0xFFFFFFFF ;_TMP_IMAGE1_bmp+3896
0x1C6E2	0xFF2CFFFF ;_TMP_IMAGE1_bmp+3900
0x1C6E6	0xF7FFBDF2 ;_TMP_IMAGE1_bmp+3904
0x1C6EA	0xDE00FFFB ;_TMP_IMAGE1_bmp+3908
0x1C6EE	0xFFFFBE76 ;_TMP_IMAGE1_bmp+3912
0x1C6F2	0xFFFFFFFF ;_TMP_IMAGE1_bmp+3916
0x1C6F6	0xFFFFFFFF ;_TMP_IMAGE1_bmp+3920
0x1C6FA	0xE2E0FFFB ;_TMP_IMAGE1_bmp+3924
0x1C6FE	0xF7FFC2B2 ;_TMP_IMAGE1_bmp+3928
0x1C702	0xFFFFFFFF ;_TMP_IMAGE1_bmp+3932
0x1C706	0xFFFFFFFF ;_TMP_IMAGE1_bmp+3936
0x1C70A	0xEC80FFFF ;_TMP_IMAGE1_bmp+3940
0x1C70E	0xFFFFCD9B ;_TMP_IMAGE1_bmp+3944
0x1C712	0xBC67FECD ;_TMP_IMAGE1_bmp+3948
0x1C716	0xFFFFE79F ;_TMP_IMAGE1_bmp+3952
0x1C71A	0x8DE1EEA1 ;_TMP_IMAGE1_bmp+3956
0x1C71E	0x7E028E02 ;_TMP_IMAGE1_bmp+3960
0x1C722	0x0E025DE2 ;_TMP_IMAGE1_bmp+3964
0x1C726	0x12544B97 ;_TMP_IMAGE1_bmp+3968
0x1C72A	0x12541A53 ;_TMP_IMAGE1_bmp+3972
0x1C72E	0x12131254 ;_TMP_IMAGE1_bmp+3976
0x1C732	0xBFFF1257 ;_TMP_IMAGE1_bmp+3980
0x1C736	0xFFFFFFFF ;_TMP_IMAGE1_bmp+3984
0x1C73A	0xFFFFFFFF ;_TMP_IMAGE1_bmp+3988
0x1C73E	0x3A13FF19 ;_TMP_IMAGE1_bmp+3992
0x1C742	0xFFFF3D3D ;_TMP_IMAGE1_bmp+3996
0x1C746	0x6AD0FFFB ;_TMP_IMAGE1_bmp+4000
0x1C74A	0x975F02D1 ;_TMP_IMAGE1_bmp+4004
0x1C74E	0xDEC8FFFF ;_TMP_IMAGE1_bmp+4008
0x1C752	0xE7FF3E0C ;_TMP_IMAGE1_bmp+4012
0x1C756	0xF6E7FFFF ;_TMP_IMAGE1_bmp+4016
0x1C75A	0xBDACBD80 ;_TMP_IMAGE1_bmp+4020
0x1C75E	0xFFFFEFFF ;_TMP_IMAGE1_bmp+4024
0x1C762	0xBD80F6C7 ;_TMP_IMAGE1_bmp+4028
0x1C766	0xF7FFBDF2 ;_TMP_IMAGE1_bmp+4032
0x1C76A	0xDE00FFFB ;_TMP_IMAGE1_bmp+4036
0x1C76E	0xFFFFBE16 ;_TMP_IMAGE1_bmp+4040
0x1C772	0xED00FFFF ;_TMP_IMAGE1_bmp+4044
0x1C776	0xF7FFBB92 ;_TMP_IMAGE1_bmp+4048
0x1C77A	0xEC20FFFF ;_TMP_IMAGE1_bmp+4052
0x1C77E	0xFFFFCCBB ;_TMP_IMAGE1_bmp+4056
0x1C782	0xD800FFF6 ;_TMP_IMAGE1_bmp+4060
0x1C786	0xFFFFC336 ;_TMP_IMAGE1_bmp+4064
0x1C78A	0xEC81FFFF ;_TMP_IMAGE1_bmp+4068
0x1C78E	0xFFFFCDBB ;_TMP_IMAGE1_bmp+4072
0x1C792	0xFFFFFFFF ;_TMP_IMAGE1_bmp+4076
0x1C796	0xCE01FF2D ;_TMP_IMAGE1_bmp+4080
0x1C79A	0x7601A5E1 ;_TMP_IMAGE1_bmp+4084
0x1C79E	0x0DC11DA1 ;_TMP_IMAGE1_bmp+4088
0x1C7A2	0x16220DE2 ;_TMP_IMAGE1_bmp+4092
0x1C7A6	0x12334B97 ;_TMP_IMAGE1_bmp+4096
0x1C7AA	0x12331A54 ;_TMP_IMAGE1_bmp+4100
0x1C7AE	0x12B21232 ;_TMP_IMAGE1_bmp+4104
0x1C7B2	0x0B101331 ;_TMP_IMAGE1_bmp+4108
0x1C7B6	0x0AF30AEF ;_TMP_IMAGE1_bmp+4112
0x1C7BA	0xFFFF973F ;_TMP_IMAGE1_bmp+4116
0x1C7BE	0xDD35FFFF ;_TMP_IMAGE1_bmp+4120
0x1C7C2	0xFFFF3D3D ;_TMP_IMAGE1_bmp+4124
0x1C7C6	0xFFFFFFFF ;_TMP_IMAGE1_bmp+4128
0x1C7CA	0xFFFFFFFF ;_TMP_IMAGE1_bmp+4132
0x1C7CE	0xFF4CFFFF ;_TMP_IMAGE1_bmp+4136
0x1C7D2	0xEFFF85EC ;_TMP_IMAGE1_bmp+4140
0x1C7D6	0xF6C7FFFF ;_TMP_IMAGE1_bmp+4144
0x1C7DA	0xBD6CBDA0 ;_TMP_IMAGE1_bmp+4148
0x1C7DE	0xFFFFEFFF ;_TMP_IMAGE1_bmp+4152
0x1C7E2	0xBD80F6C7 ;_TMP_IMAGE1_bmp+4156
0x1C7E6	0xF7FFBDF2 ;_TMP_IMAGE1_bmp+4160
0x1C7EA	0xDDA0FFFB ;_TMP_IMAGE1_bmp+4164
0x1C7EE	0xFFFFBE16 ;_TMP_IMAGE1_bmp+4168
0x1C7F2	0xE3C0FFFB ;_TMP_IMAGE1_bmp+4172
0x1C7F6	0xEFFFC24C ;_TMP_IMAGE1_bmp+4176
0x1C7FA	0xEBC0FFFF ;_TMP_IMAGE1_bmp+4180
0x1C7FE	0xFFFFCC9B ;_TMP_IMAGE1_bmp+4184
0x1C802	0xD000FED2 ;_TMP_IMAGE1_bmp+4188
0x1C806	0xF7FFC1D2 ;_TMP_IMAGE1_bmp+4192
0x1C80A	0xEC81FFFF ;_TMP_IMAGE1_bmp+4196
0x1C80E	0xEFFFC34D ;_TMP_IMAGE1_bmp+4200
0x1C812	0xFFFFFFFF ;_TMP_IMAGE1_bmp+4204
0x1C816	0xFFFFFFFF ;_TMP_IMAGE1_bmp+4208
0x1C81A	0x15A1DEA1 ;_TMP_IMAGE1_bmp+4212
0x1C81E	0x0E210E01 ;_TMP_IMAGE1_bmp+4216
0x1C822	0x1DE30E22 ;_TMP_IMAGE1_bmp+4220
0x1C826	0x12724BD6 ;_TMP_IMAGE1_bmp+4224
0x1C82A	0x1AD21A92 ;_TMP_IMAGE1_bmp+4228
0x1C82E	0x45BD1B31 ;_TMP_IMAGE1_bmp+4232
0x1C832	0xFFFDFFFF ;_TMP_IMAGE1_bmp+4236
0x1C836	0x0AEE948E ;_TMP_IMAGE1_bmp+4240
0x1C83A	0xDFFF0BD8 ;_TMP_IMAGE1_bmp+4244
0x1C83E	0xDD34FFFF ;_TMP_IMAGE1_bmp+4248
0x1C842	0xFFFF3D3D ;_TMP_IMAGE1_bmp+4252
0x1C846	0x6ACFFFFA ;_TMP_IMAGE1_bmp+4256
0x1C84A	0x15860BCB ;_TMP_IMAGE1_bmp+4260
0x1C84E	0x66000601 ;_TMP_IMAGE1_bmp+4264
0x1C852	0xEFFFADEC ;_TMP_IMAGE1_bmp+4268
0x1C856	0xF6C7FFFF ;_TMP_IMAGE1_bmp+4272
0x1C85A	0xBCECBD20 ;_TMP_IMAGE1_bmp+4276
0x1C85E	0xFFFFEFFF ;_TMP_IMAGE1_bmp+4280
0x1C862	0xBDC0F6C7 ;_TMP_IMAGE1_bmp+4284
0x1C866	0xF7FFBE52 ;_TMP_IMAGE1_bmp+4288
0x1C86A	0xDDC0FFFB ;_TMP_IMAGE1_bmp+4292
0x1C86E	0xFFFFBE16 ;_TMP_IMAGE1_bmp+4296
0x1C872	0xE380FFFB ;_TMP_IMAGE1_bmp+4300
0x1C876	0xEFFFC1CC ;_TMP_IMAGE1_bmp+4304
0x1C87A	0xEB20FFFF ;_TMP_IMAGE1_bmp+4308
0x1C87E	0xFFFFCC9B ;_TMP_IMAGE1_bmp+4312
0x1C882	0xD800FFF6 ;_TMP_IMAGE1_bmp+4316
0x1C886	0xFFFFC336 ;_TMP_IMAGE1_bmp+4320
0x1C88A	0xEC80FFFF ;_TMP_IMAGE1_bmp+4324
0x1C88E	0xC401C381 ;_TMP_IMAGE1_bmp+4328
0x1C892	0xCEBBBC81 ;_TMP_IMAGE1_bmp+4332
0x1C896	0xFFFFFFFF ;_TMP_IMAGE1_bmp+4336
0x1C89A	0x0601FF4D ;_TMP_IMAGE1_bmp+4340
0x1C89E	0x1DC31602 ;_TMP_IMAGE1_bmp+4344
0x1C8A2	0x15451E43 ;_TMP_IMAGE1_bmp+4348
0x1C8A6	0x13104C54 ;_TMP_IMAGE1_bmp+4352
0x1C8AA	0x13301B51 ;_TMP_IMAGE1_bmp+4356
0x1C8AE	0x12F51310 ;_TMP_IMAGE1_bmp+4360
0x1C8B2	0xFFFFBFFF ;_TMP_IMAGE1_bmp+4364
0x1C8B6	0xFFFFFFFF ;_TMP_IMAGE1_bmp+4368
0x1C8BA	0xFFFFFFFF ;_TMP_IMAGE1_bmp+4372
0x1C8BE	0x93F0FFFD ;_TMP_IMAGE1_bmp+4376
0x1C8C2	0xB7FF12F6 ;_TMP_IMAGE1_bmp+4380
0x1C8C6	0xFFFFFFFF ;_TMP_IMAGE1_bmp+4384
0x1C8CA	0xFFFFFFFF ;_TMP_IMAGE1_bmp+4388
0x1C8CE	0xE6A0FFFF ;_TMP_IMAGE1_bmp+4392
0x1C8D2	0xE79FC607 ;_TMP_IMAGE1_bmp+4396
0x1C8D6	0xFFFFFFFF ;_TMP_IMAGE1_bmp+4400
0x1C8DA	0xBD07FF0C ;_TMP_IMAGE1_bmp+4404
0x1C8DE	0xFFFFDF9F ;_TMP_IMAGE1_bmp+4408
0x1C8E2	0xFF2CFFFF ;_TMP_IMAGE1_bmp+4412
0x1C8E6	0xF7FFBE52 ;_TMP_IMAGE1_bmp+4416
0x1C8EA	0xDDC0FFFB ;_TMP_IMAGE1_bmp+4420
0x1C8EE	0xFFFFBDF6 ;_TMP_IMAGE1_bmp+4424
0x1C8F2	0xE360FFFB ;_TMP_IMAGE1_bmp+4428
0x1C8F6	0xEFFFC1AC ;_TMP_IMAGE1_bmp+4432
0x1C8FA	0xEB20FFFF ;_TMP_IMAGE1_bmp+4436
0x1C8FE	0xF7FFC1D2 ;_TMP_IMAGE1_bmp+4440
0x1C902	0xFFFFFFFF ;_TMP_IMAGE1_bmp+4444
0x1C906	0xFFFFFFFF ;_TMP_IMAGE1_bmp+4448
0x1C90A	0xECA0FFFF ;_TMP_IMAGE1_bmp+4452
0x1C90E	0xFFFFD69F ;_TMP_IMAGE1_bmp+4456
0x1C912	0xCD41FF72 ;_TMP_IMAGE1_bmp+4460
0x1C916	0xFFFFD71B ;_TMP_IMAGE1_bmp+4464
0x1C91A	0x0E02E6E8 ;_TMP_IMAGE1_bmp+4468
0x1C91E	0x0D250D05 ;_TMP_IMAGE1_bmp+4472
0x1C922	0x15671545 ;_TMP_IMAGE1_bmp+4476
0x1C926	0x12F04C54 ;_TMP_IMAGE1_bmp+4480
0x1C92A	0x12F012F0 ;_TMP_IMAGE1_bmp+4484
0x1C92E	0x134F12EF ;_TMP_IMAGE1_bmp+4488
0x1C932	0xDFFF14B7 ;_TMP_IMAGE1_bmp+4492
0x1C936	0xFFFFFFFF ;_TMP_IMAGE1_bmp+4496
0x1C93A	0xFFFAFFFF ;_TMP_IMAGE1_bmp+4500
0x1C93E	0x0AD06AD0 ;_TMP_IMAGE1_bmp+4504
0x1C942	0x03D80AF0 ;_TMP_IMAGE1_bmp+4508
0x1C946	0xFFFFDFFF ;_TMP_IMAGE1_bmp+4512
0x1C94A	0xFFFFFFFF ;_TMP_IMAGE1_bmp+4516
0x1C94E	0xC601DEA0 ;_TMP_IMAGE1_bmp+4520
0x1C952	0xCEDBC5A0 ;_TMP_IMAGE1_bmp+4524
0x1C956	0xFFFFFFFF ;_TMP_IMAGE1_bmp+4528
0x1C95A	0xC480FF72 ;_TMP_IMAGE1_bmp+4532
0x1C95E	0xFFFFCE9B ;_TMP_IMAGE1_bmp+4536
0x1C962	0xFFB2FFFF ;_TMP_IMAGE1_bmp+4540
0x1C966	0xF7FFC632 ;_TMP_IMAGE1_bmp+4544
0x1C96A	0xDDC0FFFB ;_TMP_IMAGE1_bmp+4548
0x1C96E	0xFFFFBDD6 ;_TMP_IMAGE1_bmp+4552
0x1C972	0xE340FFFB ;_TMP_IMAGE1_bmp+4556
0x1C976	0xEFFFB92C ;_TMP_IMAGE1_bmp+4560
0x1C97A	0xEB20FFFF ;_TMP_IMAGE1_bmp+4564
0x1C97E	0xC336C000 ;_TMP_IMAGE1_bmp+4568
0x1C982	0xFFFBFFFF ;_TMP_IMAGE1_bmp+4572
0x1C986	0xF7FFE352 ;_TMP_IMAGE1_bmp+4576
0x1C98A	0xECC0FFFF ;_TMP_IMAGE1_bmp+4580
0x1C98E	0xE77FC387 ;_TMP_IMAGE1_bmp+4584
0x1C992	0xFFFFFFFF ;_TMP_IMAGE1_bmp+4588
0x1C996	0xFF4DFFFF ;_TMP_IMAGE1_bmp+4592
0x1C99A	0x156315E1 ;_TMP_IMAGE1_bmp+4596
0x1C99E	0x15670D26 ;_TMP_IMAGE1_bmp+4600
0x1C9A2	0x25A91587 ;_TMP_IMAGE1_bmp+4604
0x1C9A6	0x130E4C73 ;_TMP_IMAGE1_bmp+4608
0x1C9AA	0x1B8E1B6F ;_TMP_IMAGE1_bmp+4612
0x1C9AE	0x140D1BEE ;_TMP_IMAGE1_bmp+4616
0x1C9B2	0x0BAB13CD ;_TMP_IMAGE1_bmp+4620
0x1C9B6	0x0BAB2E0A ;_TMP_IMAGE1_bmp+4624
0x1C9BA	0x0B2E13ED ;_TMP_IMAGE1_bmp+4628
0x1C9BE	0x0AD00AD0 ;_TMP_IMAGE1_bmp+4632
0x1C9C2	0x0ACF0AD0 ;_TMP_IMAGE1_bmp+4636
0x1C9C6	0x038C0B0F ;_TMP_IMAGE1_bmp+4640
0x1C9CA	0x36410526 ;_TMP_IMAGE1_bmp+4644
0x1C9CE	0xC5E0B600 ;_TMP_IMAGE1_bmp+4648
0x1C9D2	0xBD60BDA0 ;_TMP_IMAGE1_bmp+4652
0x1C9D6	0xC4C0BD00 ;_TMP_IMAGE1_bmp+4656
0x1C9DA	0xBC20BC40 ;_TMP_IMAGE1_bmp+4660
0x1C9DE	0xBD80BCE0 ;_TMP_IMAGE1_bmp+4664
0x1C9E2	0xADC0C600 ;_TMP_IMAGE1_bmp+4668
0x1C9E6	0xB5E08580 ;_TMP_IMAGE1_bmp+4672
0x1C9EA	0xBD60C5E0 ;_TMP_IMAGE1_bmp+4676
0x1C9EE	0xBB80BC80 ;_TMP_IMAGE1_bmp+4680
0x1C9F2	0xC1C0C2A0 ;_TMP_IMAGE1_bmp+4684
0x1C9F6	0xC000B860 ;_TMP_IMAGE1_bmp+4688
0x1C9FA	0xC000C000 ;_TMP_IMAGE1_bmp+4692
0x1C9FE	0xC000C000 ;_TMP_IMAGE1_bmp+4696
0x1CA02	0xC000C820 ;_TMP_IMAGE1_bmp+4700
0x1CA06	0xFFFFC397 ;_TMP_IMAGE1_bmp+4704
0x1CA0A	0xD361FFF7 ;_TMP_IMAGE1_bmp+4708
0x1CA0E	0xBC41BBA0 ;_TMP_IMAGE1_bmp+4712
0x1CA12	0xC5A1BD21 ;_TMP_IMAGE1_bmp+4716
0x1CA16	0x8E02C601 ;_TMP_IMAGE1_bmp+4720
0x1CA1A	0x0D250621 ;_TMP_IMAGE1_bmp+4724
0x1CA1E	0x1DA91566 ;_TMP_IMAGE1_bmp+4728
0x1CA22	0x0B8A1D29 ;_TMP_IMAGE1_bmp+4732
0x1CA26	0x1C0D5532 ;_TMP_IMAGE1_bmp+4736
0x1CA2A	0x140D1C0D ;_TMP_IMAGE1_bmp+4740
0x1CA2E	0x13AC13EE ;_TMP_IMAGE1_bmp+4744
0x1CA32	0x1D680B6A ;_TMP_IMAGE1_bmp+4748
0x1CA36	0x14C90DA6 ;_TMP_IMAGE1_bmp+4752
0x1CA3A	0x13ED0B8C ;_TMP_IMAGE1_bmp+4756
0x1CA3E	0x0ACF0AAF ;_TMP_IMAGE1_bmp+4760
0x1CA42	0x0AB00ACF ;_TMP_IMAGE1_bmp+4764
0x1CA46	0x034B0B8D ;_TMP_IMAGE1_bmp+4768
0x1CA4A	0x46200D85 ;_TMP_IMAGE1_bmp+4772
0x1CA4E	0xC5A0C601 ;_TMP_IMAGE1_bmp+4776
0x1CA52	0xBD20BDA0 ;_TMP_IMAGE1_bmp+4780
0x1CA56	0xBC40C500 ;_TMP_IMAGE1_bmp+4784
0x1CA5A	0xC420C3E0 ;_TMP_IMAGE1_bmp+4788
0x1CA5E	0xBD80BCC0 ;_TMP_IMAGE1_bmp+4792
0x1CA62	0x9DC0C5E0 ;_TMP_IMAGE1_bmp+4796
0x1CA66	0xA5E07DC0 ;_TMP_IMAGE1_bmp+4800
0x1CA6A	0xC560C5E0 ;_TMP_IMAGE1_bmp+4804
0x1CA6E	0xC380BC40 ;_TMP_IMAGE1_bmp+4808
0x1CA72	0xC1C0C260 ;_TMP_IMAGE1_bmp+4812
0x1CA76	0xC000C020 ;_TMP_IMAGE1_bmp+4816
0x1CA7A	0xC000C000 ;_TMP_IMAGE1_bmp+4820
0x1CA7E	0xF7FFC1D2 ;_TMP_IMAGE1_bmp+4824
0x1CA82	0xFFFFFFFF ;_TMP_IMAGE1_bmp+4828
0x1CA86	0xFFFBFFFF ;_TMP_IMAGE1_bmp+4832
0x1CA8A	0xC3A0E380 ;_TMP_IMAGE1_bmp+4836
0x1CA8E	0xBC80BBE0 ;_TMP_IMAGE1_bmp+4840
0x1CA92	0xC5C1BD21 ;_TMP_IMAGE1_bmp+4844
0x1CA96	0x65E1BE01 ;_TMP_IMAGE1_bmp+4848
0x1CA9A	0x0D460E02 ;_TMP_IMAGE1_bmp+4852
0x1CA9E	0x0B8A1CA9 ;_TMP_IMAGE1_bmp+4856
0x1CAA2	0x13ED138C ;_TMP_IMAGE1_bmp+4860
0x1CAA6	0x13CD4D12 ;_TMP_IMAGE1_bmp+4864
0x1CAAA	0x138B1BCD ;_TMP_IMAGE1_bmp+4868
0x1CAAE	0x1C4A136A ;_TMP_IMAGE1_bmp+4872
0x1CAB2	0x156625A8 ;_TMP_IMAGE1_bmp+4876
0x1CAB6	0x1DA80D66 ;_TMP_IMAGE1_bmp+4880
0x1CABA	0x13ED0B8B ;_TMP_IMAGE1_bmp+4884
0x1CABE	0x0ACF0AEF ;_TMP_IMAGE1_bmp+4888
0x1CAC2	0x02AF0ACF ;_TMP_IMAGE1_bmp+4892
0x1CAC6	0x036A0C0D ;_TMP_IMAGE1_bmp+4896
0x1CACA	0x4E000D85 ;_TMP_IMAGE1_bmp+4900
0x1CACE	0xC5A0C600 ;_TMP_IMAGE1_bmp+4904
0x1CAD2	0xBD00BD80 ;_TMP_IMAGE1_bmp+4908
0x1CAD6	0xC400C4C0 ;_TMP_IMAGE1_bmp+4912
0x1CADA	0xBB80BB60 ;_TMP_IMAGE1_bmp+4916
0x1CADE	0xC580C480 ;_TMP_IMAGE1_bmp+4920
0x1CAE2	0x9DC0C600 ;_TMP_IMAGE1_bmp+4924
0x1CAE6	0x9DC085C0 ;_TMP_IMAGE1_bmp+4928
0x1CAEA	0xC560C5E0 ;_TMP_IMAGE1_bmp+4932
0x1CAEE	0xC360BC60 ;_TMP_IMAGE1_bmp+4936
0x1CAF2	0xC1C0C240 ;_TMP_IMAGE1_bmp+4940
0x1CAF6	0xC000C020 ;_TMP_IMAGE1_bmp+4944
0x1CAFA	0xC000C000 ;_TMP_IMAGE1_bmp+4948
0x1CAFE	0xC000C000 ;_TMP_IMAGE1_bmp+4952
0x1CB02	0xC9E1C000 ;_TMP_IMAGE1_bmp+4956
0x1CB06	0xC280C1C0 ;_TMP_IMAGE1_bmp+4960
0x1CB0A	0xC380C321 ;_TMP_IMAGE1_bmp+4964
0x1CB0E	0xBCC1BC21 ;_TMP_IMAGE1_bmp+4968
0x1CB12	0xC5E1BD61 ;_TMP_IMAGE1_bmp+4972
0x1CB16	0x3DE1AE01 ;_TMP_IMAGE1_bmp+4976
0x1CB1A	0x15680DC2 ;_TMP_IMAGE1_bmp+4980
0x1CB1E	0x13CD0BAB ;_TMP_IMAGE1_bmp+4984
0x1CB22	0x1BEE13ED ;_TMP_IMAGE1_bmp+4988
0x1CB26	0x13AA4CF0 ;_TMP_IMAGE1_bmp+4992
0x1CB2A	0x25691CA9 ;_TMP_IMAGE1_bmp+4996
0x1CB2E	0x15A725A9 ;_TMP_IMAGE1_bmp+5000
0x1CB32	0x15271546 ;_TMP_IMAGE1_bmp+5004
0x1CB36	0x15A71546 ;_TMP_IMAGE1_bmp+5008
0x1CB3A	0x0BEC13CC ;_TMP_IMAGE1_bmp+5012
0x1CB3E	0x0ACF0B6E ;_TMP_IMAGE1_bmp+5016
0x1CB42	0x0AEF0ACF ;_TMP_IMAGE1_bmp+5020
0x1CB46	0x0BAB0BEC ;_TMP_IMAGE1_bmp+5024
0x1CB4A	0x46200DA5 ;_TMP_IMAGE1_bmp+5028
0x1CB4E	0xC5A0BE00 ;_TMP_IMAGE1_bmp+5032
0x1CB52	0xBD00BD60 ;_TMP_IMAGE1_bmp+5036
0x1CB56	0xC380BC60 ;_TMP_IMAGE1_bmp+5040
0x1CB5A	0xC360C321 ;_TMP_IMAGE1_bmp+5044
0x1CB5E	0xC560C440 ;_TMP_IMAGE1_bmp+5048
0x1CB62	0x9DC0C600 ;_TMP_IMAGE1_bmp+5052
0x1CB66	0x9DC085C0 ;_TMP_IMAGE1_bmp+5056
0x1CB6A	0xBD40C5E0 ;_TMP_IMAGE1_bmp+5060
0x1CB6E	0xBB40BC80 ;_TMP_IMAGE1_bmp+5064
0x1CB72	0xC1C0C260 ;_TMP_IMAGE1_bmp+5068
0x1CB76	0xC000B840 ;_TMP_IMAGE1_bmp+5072
0x1CB7A	0xC000C000 ;_TMP_IMAGE1_bmp+5076
0x1CB7E	0xC000C000 ;_TMP_IMAGE1_bmp+5080
0x1CB82	0xCA00C061 ;_TMP_IMAGE1_bmp+5084
0x1CB86	0xC2C0C1C1 ;_TMP_IMAGE1_bmp+5088
0x1CB8A	0xBB80C381 ;_TMP_IMAGE1_bmp+5092
0x1CB8E	0xBCE1BC41 ;_TMP_IMAGE1_bmp+5096
0x1CB92	0xCE21C5A0 ;_TMP_IMAGE1_bmp+5100
0x1CB96	0x16219DE1 ;_TMP_IMAGE1_bmp+5104
0x1CB9A	0x14E815A4 ;_TMP_IMAGE1_bmp+5108
0x1CB9E	0x13ED13AD ;_TMP_IMAGE1_bmp+5112
0x1CBA2	0x130F1C2E ;_TMP_IMAGE1_bmp+5116
0x1CBA6	0x1DA95EAF ;_TMP_IMAGE1_bmp+5120
0x1CBAA	0x15871DA8 ;_TMP_IMAGE1_bmp+5124
0x1CBAE	0x15471D67 ;_TMP_IMAGE1_bmp+5128
0x1CBB2	0x0D251526 ;_TMP_IMAGE1_bmp+5132
0x1CBB6	0x15871547 ;_TMP_IMAGE1_bmp+5136
0x1CBBA	0x0BCC1BEC ;_TMP_IMAGE1_bmp+5140
0x1CBBE	0x0ACF13AE ;_TMP_IMAGE1_bmp+5144
0x1CBC2	0x0B0F0ACF ;_TMP_IMAGE1_bmp+5148
0x1CBC6	0x034A0C0C ;_TMP_IMAGE1_bmp+5152
0x1CBCA	0x36410D86 ;_TMP_IMAGE1_bmp+5156
0x1CBCE	0xC5C0B600 ;_TMP_IMAGE1_bmp+5160
0x1CBD2	0xBD20BD60 ;_TMP_IMAGE1_bmp+5164
0x1CBD6	0xC360BC20 ;_TMP_IMAGE1_bmp+5168
0x1CBDA	0xC2E0BA40 ;_TMP_IMAGE1_bmp+5172
0x1CBDE	0xBD40BBE0 ;_TMP_IMAGE1_bmp+5176
0x1CBE2	0x9DC0C5E0 ;_TMP_IMAGE1_bmp+5180
0x1CBE6	0x9DC085C0 ;_TMP_IMAGE1_bmp+5184
0x1CBEA	0xBD20C5E0 ;_TMP_IMAGE1_bmp+5188
0x1CBEE	0xBB20BC60 ;_TMP_IMAGE1_bmp+5192
0x1CBF2	0xC1E0C260 ;_TMP_IMAGE1_bmp+5196
0x1CBF6	0xC000C0A0 ;_TMP_IMAGE1_bmp+5200
0x1CBFA	0xC000C000 ;_TMP_IMAGE1_bmp+5204
0x1CBFE	0xC000C000 ;_TMP_IMAGE1_bmp+5208
0x1CC02	0xC1C0C120 ;_TMP_IMAGE1_bmp+5212
0x1CC06	0xC2E0C200 ;_TMP_IMAGE1_bmp+5216
0x1CC0A	0xC421C380 ;_TMP_IMAGE1_bmp+5220
0x1CC0E	0xBD21BC60 ;_TMP_IMAGE1_bmp+5224
0x1CC12	0xBE01C5C1 ;_TMP_IMAGE1_bmp+5228
0x1CC16	0x0E018601 ;_TMP_IMAGE1_bmp+5232
0x1CC1A	0x144A0D65 ;_TMP_IMAGE1_bmp+5236
0x1CC1E	0x1C2D13CD ;_TMP_IMAGE1_bmp+5240
0x1CC22	0x1310132F ;_TMP_IMAGE1_bmp+5244
0x1CC26	0x1547566D ;_TMP_IMAGE1_bmp+5248
0x1CC2A	0x1D671D67 ;_TMP_IMAGE1_bmp+5252
0x1CC2E	0x15261547 ;_TMP_IMAGE1_bmp+5256
0x1CC32	0x1E431E04 ;_TMP_IMAGE1_bmp+5260
0x1CC36	0x15860D26 ;_TMP_IMAGE1_bmp+5264
0x1CC3A	0x0BCD13EA ;_TMP_IMAGE1_bmp+5268
0x1CC3E	0x0AD013CE ;_TMP_IMAGE1_bmp+5272
0x1CC42	0x0ACF0AD0 ;_TMP_IMAGE1_bmp+5276
0x1CC46	0x036C0C0D ;_TMP_IMAGE1_bmp+5280
0x1CC4A	0x16210D06 ;_TMP_IMAGE1_bmp+5284
0x1CC4E	0xCE009E00 ;_TMP_IMAGE1_bmp+5288
0x1CC52	0xBD20BDA0 ;_TMP_IMAGE1_bmp+5292
0x1CC56	0xBB20BC20 ;_TMP_IMAGE1_bmp+5296
0x1CC5A	0xBA80C280 ;_TMP_IMAGE1_bmp+5300
0x1CC5E	0xBD20BBC0 ;_TMP_IMAGE1_bmp+5304
0x1CC62	0xA5C0C600 ;_TMP_IMAGE1_bmp+5308
0x1CC66	0xA5C07DE0 ;_TMP_IMAGE1_bmp+5312
0x1CC6A	0xC520C5E0 ;_TMP_IMAGE1_bmp+5316
0x1CC6E	0xBB40BC60 ;_TMP_IMAGE1_bmp+5320
0x1CC72	0xC1C0C280 ;_TMP_IMAGE1_bmp+5324
0x1CC76	0xB800C140 ;_TMP_IMAGE1_bmp+5328
0x1CC7A	0xC0E1C040 ;_TMP_IMAGE1_bmp+5332
0x1CC7E	0xC141C120 ;_TMP_IMAGE1_bmp+5336
0x1CC82	0xC1A0C1E0 ;_TMP_IMAGE1_bmp+5340
0x1CC86	0xC321C261 ;_TMP_IMAGE1_bmp+5344
0x1CC8A	0xBC61C3E1 ;_TMP_IMAGE1_bmp+5348
0x1CC8E	0xBD41BCE1 ;_TMP_IMAGE1_bmp+5352
0x1CC92	0xB5E1C5E1 ;_TMP_IMAGE1_bmp+5356
0x1CC96	0x0E2255E1 ;_TMP_IMAGE1_bmp+5360
0x1CC9A	0x13CB1566 ;_TMP_IMAGE1_bmp+5364
0x1CC9E	0x136F140D ;_TMP_IMAGE1_bmp+5368
0x1CCA2	0x131012F0 ;_TMP_IMAGE1_bmp+5372
0x1CCA6	0x1547566E ;_TMP_IMAGE1_bmp+5376
0x1CCAA	0x15471D67 ;_TMP_IMAGE1_bmp+5380
0x1CCAE	0x15261527 ;_TMP_IMAGE1_bmp+5384
0x1CCB2	0x1E421E42 ;_TMP_IMAGE1_bmp+5388
0x1CCB6	0x15860D06 ;_TMP_IMAGE1_bmp+5392
0x1CCBA	0x0BCD13EB ;_TMP_IMAGE1_bmp+5396
0x1CCBE	0x0AD00B6D ;_TMP_IMAGE1_bmp+5400
0x1CCC2	0x0ACF0AF0 ;_TMP_IMAGE1_bmp+5404
0x1CCC6	0x0BAC0BCD ;_TMP_IMAGE1_bmp+5408
0x1CCCA	0x05E214E9 ;_TMP_IMAGE1_bmp+5412
0x1CCCE	0xC6015DE0 ;_TMP_IMAGE1_bmp+5416
0x1CCD2	0xC540C5C0 ;_TMP_IMAGE1_bmp+5420
0x1CCD6	0xC300BC40 ;_TMP_IMAGE1_bmp+5424
0x1CCDA	0xC260B9E0 ;_TMP_IMAGE1_bmp+5428
0x1CCDE	0xC540BBA0 ;_TMP_IMAGE1_bmp+5432
0x1CCE2	0xA5C0C600 ;_TMP_IMAGE1_bmp+5436
0x1CCE6	0x9DC07DE0 ;_TMP_IMAGE1_bmp+5440
0x1CCEA	0xBD20C5E0 ;_TMP_IMAGE1_bmp+5444
0x1CCEE	0xC360BC60 ;_TMP_IMAGE1_bmp+5448
0x1CCF2	0xC1A0C280 ;_TMP_IMAGE1_bmp+5452
0x1CCF6	0xC9C1C1C0 ;_TMP_IMAGE1_bmp+5456
0x1CCFA	0xC1E0C9E1 ;_TMP_IMAGE1_bmp+5460
0x1CCFE	0xC1C0C1E0 ;_TMP_IMAGE1_bmp+5464
0x1CD02	0xC280C1A0 ;_TMP_IMAGE1_bmp+5468
0x1CD06	0xC381C280 ;_TMP_IMAGE1_bmp+5472
0x1CD0A	0xC4C1C441 ;_TMP_IMAGE1_bmp+5476
0x1CD0E	0xC5A1C521 ;_TMP_IMAGE1_bmp+5480
0x1CD12	0xA5E1CE01 ;_TMP_IMAGE1_bmp+5484
0x1CD16	0x0D8325E1 ;_TMP_IMAGE1_bmp+5488
0x1CD1A	0x0BAC1D88 ;_TMP_IMAGE1_bmp+5492
0x1CD1E	0x12F013EE ;_TMP_IMAGE1_bmp+5496
0x1CD22	0x13101310 ;_TMP_IMAGE1_bmp+5500
0x1CD26	0x1547566E ;_TMP_IMAGE1_bmp+5504
0x1CD2A	0x15461D47 ;_TMP_IMAGE1_bmp+5508
0x1CD2E	0x1D841D65 ;_TMP_IMAGE1_bmp+5512
0x1CD32	0x1E431622 ;_TMP_IMAGE1_bmp+5516
0x1CD36	0x15861506 ;_TMP_IMAGE1_bmp+5520
0x1CD3A	0x0BEC1BEC ;_TMP_IMAGE1_bmp+5524
0x1CD3E	0x0AF0134E ;_TMP_IMAGE1_bmp+5528
0x1CD42	0x0AD00AF0 ;_TMP_IMAGE1_bmp+5532
0x1CD46	0x0BCC0B2E ;_TMP_IMAGE1_bmp+5536
0x1CD4A	0x05830BE9 ;_TMP_IMAGE1_bmp+5540
0x1CD4E	0xADE01E20 ;_TMP_IMAGE1_bmp+5544
0x1CD52	0xC560C5E0 ;_TMP_IMAGE1_bmp+5548
0x1CD56	0xC2E0C460 ;_TMP_IMAGE1_bmp+5552
0x1CD5A	0xC220B980 ;_TMP_IMAGE1_bmp+5556
0x1CD5E	0xC520C3A0 ;_TMP_IMAGE1_bmp+5560
0x1CD62	0xA5C0C600 ;_TMP_IMAGE1_bmp+5564
0x1CD66	0x95C085E0 ;_TMP_IMAGE1_bmp+5568
0x1CD6A	0xC540C5E0 ;_TMP_IMAGE1_bmp+5572
0x1CD6E	0xC3A1BC60 ;_TMP_IMAGE1_bmp+5576
0x1CD72	0xC200C2C0 ;_TMP_IMAGE1_bmp+5580
0x1CD76	0xC1C0C1A0 ;_TMP_IMAGE1_bmp+5584
0x1CD7A	0xC1A0C1C0 ;_TMP_IMAGE1_bmp+5588
0x1CD7E	0xC1A0C1C0 ;_TMP_IMAGE1_bmp+5592
0x1CD82	0xC2A1C241 ;_TMP_IMAGE1_bmp+5596
0x1CD86	0xC3A0C2C0 ;_TMP_IMAGE1_bmp+5600
0x1CD8A	0xC521C480 ;_TMP_IMAGE1_bmp+5604
0x1CD8E	0xC5C1C581 ;_TMP_IMAGE1_bmp+5608
0x1CD92	0x9601CE01 ;_TMP_IMAGE1_bmp+5612
0x1CD96	0x0D850E01 ;_TMP_IMAGE1_bmp+5616
0x1CD9A	0x13CD14C8 ;_TMP_IMAGE1_bmp+5620
0x1CD9E	0x12F0138F ;_TMP_IMAGE1_bmp+5624
0x1CDA2	0x13301310 ;_TMP_IMAGE1_bmp+5628
0x1CDA6	0x1547566E ;_TMP_IMAGE1_bmp+5632
0x1CDAA	0x1DA51D47 ;_TMP_IMAGE1_bmp+5636
0x1CDAE	0x16221E43 ;_TMP_IMAGE1_bmp+5640
0x1CDB2	0x15E31622 ;_TMP_IMAGE1_bmp+5644
0x1CDB6	0x1D871527 ;_TMP_IMAGE1_bmp+5648
0x1CDBA	0x13ED13AC ;_TMP_IMAGE1_bmp+5652
0x1CDBE	0x0AF0132F ;_TMP_IMAGE1_bmp+5656
0x1CDC2	0x0AF00AF0 ;_TMP_IMAGE1_bmp+5660
0x1CDC6	0x0BCD0ACF ;_TMP_IMAGE1_bmp+5664
0x1CDCA	0x0D670BAB ;_TMP_IMAGE1_bmp+5668
0x1CDCE	0x8E0105E1 ;_TMP_IMAGE1_bmp+5672
0x1CDD2	0xC580CE01 ;_TMP_IMAGE1_bmp+5676
0x1CDD6	0xC2E0C480 ;_TMP_IMAGE1_bmp+5680
0x1CDDA	0xBA00B980 ;_TMP_IMAGE1_bmp+5684
0x1CDDE	0xC540C3C1 ;_TMP_IMAGE1_bmp+5688
0x1CDE2	0xA5C0C600 ;_TMP_IMAGE1_bmp+5692
0x1CDE6	0x8DC085C0 ;_TMP_IMAGE1_bmp+5696
0x1CDEA	0xBD60C600 ;_TMP_IMAGE1_bmp+5700
0x1CDEE	0xBBA0C4A0 ;_TMP_IMAGE1_bmp+5704
0x1CDF2	0xC280C2E0 ;_TMP_IMAGE1_bmp+5708
0x1CDF6	0xB9C0B9C0 ;_TMP_IMAGE1_bmp+5712
0x1CDFA	0xC2A1C220 ;_TMP_IMAGE1_bmp+5716
0x1CDFE	0xC261C281 ;_TMP_IMAGE1_bmp+5720
0x1CE02	0xBAA0C2A0 ;_TMP_IMAGE1_bmp+5724
0x1CE06	0xBBE1C361 ;_TMP_IMAGE1_bmp+5728
0x1CE0A	0xC561C4E1 ;_TMP_IMAGE1_bmp+5732
0x1CE0E	0xC601C5C1 ;_TMP_IMAGE1_bmp+5736
0x1CE12	0x75E1B601 ;_TMP_IMAGE1_bmp+5740
0x1CE16	0x15460E02 ;_TMP_IMAGE1_bmp+5744
0x1CE1A	0x13ED146A ;_TMP_IMAGE1_bmp+5748
0x1CE1E	0x13101330 ;_TMP_IMAGE1_bmp+5752
0x1CE22	0x13311311 ;_TMP_IMAGE1_bmp+5756
0x1CE26	0x1547564E ;_TMP_IMAGE1_bmp+5760
0x1CE2A	0x1DC41D27 ;_TMP_IMAGE1_bmp+5764
0x1CE2E	0x16221622 ;_TMP_IMAGE1_bmp+5768
0x1CE32	0x15A31622 ;_TMP_IMAGE1_bmp+5772
0x1CE36	0x15671527 ;_TMP_IMAGE1_bmp+5776
0x1CE3A	0x140D138C ;_TMP_IMAGE1_bmp+5780
0x1CE3E	0x0AF012EF ;_TMP_IMAGE1_bmp+5784
0x1CE42	0x0AF00AF0 ;_TMP_IMAGE1_bmp+5788
0x1CE46	0x0B6E0ACF ;_TMP_IMAGE1_bmp+5792
0x1CE4A	0x0CE80BAC ;_TMP_IMAGE1_bmp+5796
0x1CE4E	0x5E0005C2 ;_TMP_IMAGE1_bmp+5800
0x1CE52	0xC580BE00 ;_TMP_IMAGE1_bmp+5804
0x1CE56	0xC300C480 ;_TMP_IMAGE1_bmp+5808
0x1CE5A	0xC280BA00 ;_TMP_IMAGE1_bmp+5812
0x1CE5E	0xC540C3C0 ;_TMP_IMAGE1_bmp+5816
0x1CE62	0xA5C0C5E0 ;_TMP_IMAGE1_bmp+5820
0x1CE66	0x85C085E0 ;_TMP_IMAGE1_bmp+5824
0x1CE6A	0xC580C600 ;_TMP_IMAGE1_bmp+5828
0x1CE6E	0xBBC0C4C0 ;_TMP_IMAGE1_bmp+5832
0x1CE72	0xBA80C341 ;_TMP_IMAGE1_bmp+5836
0x1CE76	0xC2A1C2A0 ;_TMP_IMAGE1_bmp+5840
0x1CE7A	0xBAA0C2A0 ;_TMP_IMAGE1_bmp+5844
0x1CE7E	0xBAC0C2C0 ;_TMP_IMAGE1_bmp+5848
0x1CE82	0xC3A1C321 ;_TMP_IMAGE1_bmp+5852
0x1CE86	0xBC41BB80 ;_TMP_IMAGE1_bmp+5856
0x1CE8A	0xC5C1C521 ;_TMP_IMAGE1_bmp+5860
0x1CE8E	0xC601C5E1 ;_TMP_IMAGE1_bmp+5864
0x1CE92	0x46019DE1 ;_TMP_IMAGE1_bmp+5868
0x1CE96	0x15660E03 ;_TMP_IMAGE1_bmp+5872
0x1CE9A	0x13EE13EB ;_TMP_IMAGE1_bmp+5876
0x1CE9E	0x131012F0 ;_TMP_IMAGE1_bmp+5880
0x1CEA2	0x1B311310 ;_TMP_IMAGE1_bmp+5884
0x1CEA6	0x1547566E ;_TMP_IMAGE1_bmp+5888
0x1CEAA	0x1E231D46 ;_TMP_IMAGE1_bmp+5892
0x1CEAE	0x16021E23 ;_TMP_IMAGE1_bmp+5896
0x1CEB2	0x15841622 ;_TMP_IMAGE1_bmp+5900
0x1CEB6	0x1D481547 ;_TMP_IMAGE1_bmp+5904
0x1CEBA	0x140D138C ;_TMP_IMAGE1_bmp+5908
0x1CEBE	0x0AF00AEF ;_TMP_IMAGE1_bmp+5912
0x1CEC2	0x0AF00AF0 ;_TMP_IMAGE1_bmp+5916
0x1CEC6	0x0B2F0AF0 ;_TMP_IMAGE1_bmp+5920
0x1CECA	0x0C290BCD ;_TMP_IMAGE1_bmp+5924
0x1CECE	0x2DE00D84 ;_TMP_IMAGE1_bmp+5928
0x1CED2	0xC5A1C621 ;_TMP_IMAGE1_bmp+5932
0x1CED6	0xC341C4A0 ;_TMP_IMAGE1_bmp+5936
0x1CEDA	0xC2A0C280 ;_TMP_IMAGE1_bmp+5940
0x1CEDE	0xC540BBE0 ;_TMP_IMAGE1_bmp+5944
0x1CEE2	0xB5E0C5E0 ;_TMP_IMAGE1_bmp+5948
0x1CEE6	0x85C085E0 ;_TMP_IMAGE1_bmp+5952
0x1CEEA	0xC5A1BDE0 ;_TMP_IMAGE1_bmp+5956
0x1CEEE	0xC421BCC0 ;_TMP_IMAGE1_bmp+5960
0x1CEF2	0xC361BB80 ;_TMP_IMAGE1_bmp+5964
0x1CEF6	0xC2E1BAE0 ;_TMP_IMAGE1_bmp+5968
0x1CEFA	0xC381C361 ;_TMP_IMAGE1_bmp+5972
0x1CEFE	0xC381C3A1 ;_TMP_IMAGE1_bmp+5976
0x1CF02	0xC401C3A0 ;_TMP_IMAGE1_bmp+5980
0x1CF06	0xC4A1C421 ;_TMP_IMAGE1_bmp+5984
0x1CF0A	0xC5C1C581 ;_TMP_IMAGE1_bmp+5988
0x1CF0E	0xADE1C601 ;_TMP_IMAGE1_bmp+5992
0x1CF12	0x15E19601 ;_TMP_IMAGE1_bmp+5996
0x1CF16	0x1D8815A3 ;_TMP_IMAGE1_bmp+6000
0x1CF1A	0x13CE13AC ;_TMP_IMAGE1_bmp+6004
0x1CF1E	0x131112F0 ;_TMP_IMAGE1_bmp+6008
0x1CF22	0x1B111331 ;_TMP_IMAGE1_bmp+6012
0x1CF26	0x1527564E ;_TMP_IMAGE1_bmp+6016
0x1CF2A	0x1E2325E4 ;_TMP_IMAGE1_bmp+6020
0x1CF2E	0x16031E23 ;_TMP_IMAGE1_bmp+6024
0x1CF32	0x15A41E22 ;_TMP_IMAGE1_bmp+6028
0x1CF36	0x1D481547 ;_TMP_IMAGE1_bmp+6032
0x1CF3A	0x13ED13AC ;_TMP_IMAGE1_bmp+6036
0x1CF3E	0x0AF00AD0 ;_TMP_IMAGE1_bmp+6040
0x1CF42	0x0AF00B10 ;_TMP_IMAGE1_bmp+6044
0x1CF46	0x0ACF0AF0 ;_TMP_IMAGE1_bmp+6048
0x1CF4A	0x13EA0BED ;_TMP_IMAGE1_bmp+6052
0x1CF4E	0x1E210D64 ;_TMP_IMAGE1_bmp+6056
0x1CF52	0xC5E1B601 ;_TMP_IMAGE1_bmp+6060
0x1CF56	0xC381C4C1 ;_TMP_IMAGE1_bmp+6064
0x1CF5A	0xC300C280 ;_TMP_IMAGE1_bmp+6068
0x1CF5E	0xC520C400 ;_TMP_IMAGE1_bmp+6072
0x1CF62	0xC600C5E0 ;_TMP_IMAGE1_bmp+6076
0x1CF66	0x85C085C0 ;_TMP_IMAGE1_bmp+6080
0x1CF6A	0xC5C1BDE0 ;_TMP_IMAGE1_bmp+6084
0x1CF6E	0xBC40BD00 ;_TMP_IMAGE1_bmp+6088
0x1CF72	0xBBA0C421 ;_TMP_IMAGE1_bmp+6092
0x1CF76	0xBB81BB80 ;_TMP_IMAGE1_bmp+6096
0x1CF7A	0xC401C3A1 ;_TMP_IMAGE1_bmp+6100
0x1CF7E	0xBBE0C400 ;_TMP_IMAGE1_bmp+6104
0x1CF82	0xBC60C441 ;_TMP_IMAGE1_bmp+6108
0x1CF86	0xC541C4C1 ;_TMP_IMAGE1_bmp+6112
0x1CF8A	0xC601C5A1 ;_TMP_IMAGE1_bmp+6116
0x1CF8E	0x95E1BE01 ;_TMP_IMAGE1_bmp+6120
0x1CF92	0x0E215DE2 ;_TMP_IMAGE1_bmp+6124
0x1CF96	0x25891565 ;_TMP_IMAGE1_bmp+6128
0x1CF9A	0x1B8E13CC ;_TMP_IMAGE1_bmp+6132
0x1CF9E	0x13311310 ;_TMP_IMAGE1_bmp+6136
0x1CFA2	0x1AD21331 ;_TMP_IMAGE1_bmp+6140
0x1CFA6	0x1D46564E ;_TMP_IMAGE1_bmp+6144
0x1CFAA	0x1E232643 ;_TMP_IMAGE1_bmp+6148
0x1CFAE	0x1E031E03 ;_TMP_IMAGE1_bmp+6152
0x1CFB2	0x1DA31E23 ;_TMP_IMAGE1_bmp+6156
0x1CFB6	0x1D481547 ;_TMP_IMAGE1_bmp+6160
0x1CFBA	0x13ED138C ;_TMP_IMAGE1_bmp+6164
0x1CFBE	0x12F012D0 ;_TMP_IMAGE1_bmp+6168
0x1CFC2	0x0AF00AF0 ;_TMP_IMAGE1_bmp+6172
0x1CFC6	0x0AD00AF0 ;_TMP_IMAGE1_bmp+6176
0x1CFCA	0x0BCB0BAD ;_TMP_IMAGE1_bmp+6180
0x1CFCE	0x0E010D45 ;_TMP_IMAGE1_bmp+6184
0x1CFD2	0xCDE1A601 ;_TMP_IMAGE1_bmp+6188
0x1CFD6	0xC3C1C501 ;_TMP_IMAGE1_bmp+6192
0x1CFDA	0xCBA1C381 ;_TMP_IMAGE1_bmp+6196
0x1CFDE	0xC501C3E1 ;_TMP_IMAGE1_bmp+6200
0x1CFE2	0xC600C5C0 ;_TMP_IMAGE1_bmp+6204
0x1CFE6	0x85C1A5C1 ;_TMP_IMAGE1_bmp+6208
0x1CFEA	0xC5C0B5E0 ;_TMP_IMAGE1_bmp+6212
0x1CFEE	0xBCC0BD20 ;_TMP_IMAGE1_bmp+6216
0x1CFF2	0xC441BC60 ;_TMP_IMAGE1_bmp+6220
0x1CFF6	0xC461C441 ;_TMP_IMAGE1_bmp+6224
0x1CFFA	0xC4C0C480 ;_TMP_IMAGE1_bmp+6228
0x1CFFE	0xBCA1C4A1 ;_TMP_IMAGE1_bmp+6232
0x1D002	0xC521C4E1 ;_TMP_IMAGE1_bmp+6236
0x1D006	0xC5C1C521 ;_TMP_IMAGE1_bmp+6240
0x1D00A	0xCE01C601 ;_TMP_IMAGE1_bmp+6244
0x1D00E	0x9E01A5E1 ;_TMP_IMAGE1_bmp+6248
0x1D012	0x16221DE1 ;_TMP_IMAGE1_bmp+6252
0x1D016	0x1CA91546 ;_TMP_IMAGE1_bmp+6256
0x1D01A	0x134F13ED ;_TMP_IMAGE1_bmp+6260
0x1D01E	0x13311310 ;_TMP_IMAGE1_bmp+6264
0x1D022	0x1AD21B31 ;_TMP_IMAGE1_bmp+6268
0x1D026	0x1D66564E ;_TMP_IMAGE1_bmp+6272
0x1D02A	0x1E231E43 ;_TMP_IMAGE1_bmp+6276
0x1D02E	0x1E231E03 ;_TMP_IMAGE1_bmp+6280
0x1D032	0x1E031E23 ;_TMP_IMAGE1_bmp+6284
0x1D036	0x1D481527 ;_TMP_IMAGE1_bmp+6288
0x1D03A	0x13ED138D ;_TMP_IMAGE1_bmp+6292
0x1D03E	0x12F012F0 ;_TMP_IMAGE1_bmp+6296
0x1D042	0x0AF012F0 ;_TMP_IMAGE1_bmp+6300
0x1D046	0x0AD00AF0 ;_TMP_IMAGE1_bmp+6304
0x1D04A	0x0B8B13CE ;_TMP_IMAGE1_bmp+6308
0x1D04E	0x05E10D26 ;_TMP_IMAGE1_bmp+6312
0x1D052	0xCE019601 ;_TMP_IMAGE1_bmp+6316
0x1D056	0xC421C521 ;_TMP_IMAGE1_bmp+6320
0x1D05A	0xCB81C3A1 ;_TMP_IMAGE1_bmp+6324
0x1D05E	0xC4C0C3E1 ;_TMP_IMAGE1_bmp+6328
0x1D062	0xC5E0C5A1 ;_TMP_IMAGE1_bmp+6332
0x1D066	0x8DC1BDE1 ;_TMP_IMAGE1_bmp+6336
0x1D06A	0xC5E0B5E0 ;_TMP_IMAGE1_bmp+6340
0x1D06E	0xBD20BD60 ;_TMP_IMAGE1_bmp+6344
0x1D072	0xC501C521 ;_TMP_IMAGE1_bmp+6348
0x1D076	0xC501C4E1 ;_TMP_IMAGE1_bmp+6352
0x1D07A	0xC561C521 ;_TMP_IMAGE1_bmp+6356
0x1D07E	0xC561C561 ;_TMP_IMAGE1_bmp+6360
0x1D082	0xC581C581 ;_TMP_IMAGE1_bmp+6364
0x1D086	0xC5E1C5C1 ;_TMP_IMAGE1_bmp+6368
0x1D08A	0xA5E1CE02 ;_TMP_IMAGE1_bmp+6372
0x1D08E	0x55E195E1 ;_TMP_IMAGE1_bmp+6376
0x1D092	0x15840601 ;_TMP_IMAGE1_bmp+6380
0x1D096	0x142A1586 ;_TMP_IMAGE1_bmp+6384
0x1D09A	0x136F13ED ;_TMP_IMAGE1_bmp+6388
0x1D09E	0x13101310 ;_TMP_IMAGE1_bmp+6392
0x1D0A2	0x1AD21B30 ;_TMP_IMAGE1_bmp+6396
0x1D0A6	0x1D85564E ;_TMP_IMAGE1_bmp+6400
0x1D0AA	0x1E231E43 ;_TMP_IMAGE1_bmp+6404
0x1D0AE	0x1E231E03 ;_TMP_IMAGE1_bmp+6408
0x1D0B2	0x1E431E03 ;_TMP_IMAGE1_bmp+6412
0x1D0B6	0x1D681527 ;_TMP_IMAGE1_bmp+6416
0x1D0BA	0x140D13AC ;_TMP_IMAGE1_bmp+6420
0x1D0BE	0x12F012EF ;_TMP_IMAGE1_bmp+6424
0x1D0C2	0x13101310 ;_TMP_IMAGE1_bmp+6428
0x1D0C6	0x0AF01310 ;_TMP_IMAGE1_bmp+6432
0x1D0CA	0x0BAB138F ;_TMP_IMAGE1_bmp+6436
0x1D0CE	0x0E011546 ;_TMP_IMAGE1_bmp+6440
0x1D0D2	0xCE218DE1 ;_TMP_IMAGE1_bmp+6444
0x1D0D6	0xC461C561 ;_TMP_IMAGE1_bmp+6448
0x1D0DA	0xBA81C341 ;_TMP_IMAGE1_bmp+6452
0x1D0DE	0xC461C381 ;_TMP_IMAGE1_bmp+6456
0x1D0E2	0xC5C1C541 ;_TMP_IMAGE1_bmp+6460
0x1D0E6	0x9DC1C600 ;_TMP_IMAGE1_bmp+6464
0x1D0EA	0xC601A5E1 ;_TMP_IMAGE1_bmp+6468
0x1D0EE	0xC5A1BDA1 ;_TMP_IMAGE1_bmp+6472
0x1D0F2	0xC5A1C5A1 ;_TMP_IMAGE1_bmp+6476
0x1D0F6	0xC5C1C5A1 ;_TMP_IMAGE1_bmp+6480
0x1D0FA	0xC5E1C5C1 ;_TMP_IMAGE1_bmp+6484
0x1D0FE	0xCDE1C5E1 ;_TMP_IMAGE1_bmp+6488
0x1D102	0xC601C601 ;_TMP_IMAGE1_bmp+6492
0x1D106	0xBE02CE21 ;_TMP_IMAGE1_bmp+6496
0x1D10A	0x9DE2A5E1 ;_TMP_IMAGE1_bmp+6500
0x1D10E	0x0DC18602 ;_TMP_IMAGE1_bmp+6504
0x1D112	0x15061622 ;_TMP_IMAGE1_bmp+6508
0x1D116	0x13AC1587 ;_TMP_IMAGE1_bmp+6512
0x1D11A	0x136F13ED ;_TMP_IMAGE1_bmp+6516
0x1D11E	0x1B301B11 ;_TMP_IMAGE1_bmp+6520
0x1D122	0x1B121B30 ;_TMP_IMAGE1_bmp+6524
0x1D126	0x1D85564E ;_TMP_IMAGE1_bmp+6528
0x1D12A	0x1E242644 ;_TMP_IMAGE1_bmp+6532
0x1D12E	0x1E031E03 ;_TMP_IMAGE1_bmp+6536
0x1D132	0x1E421E23 ;_TMP_IMAGE1_bmp+6540
0x1D136	0x1DA81D46 ;_TMP_IMAGE1_bmp+6544
0x1D13A	0x1C0D13AC ;_TMP_IMAGE1_bmp+6548
0x1D13E	0x1310132F ;_TMP_IMAGE1_bmp+6552
0x1D142	0x13101310 ;_TMP_IMAGE1_bmp+6556
0x1D146	0x0AF01310 ;_TMP_IMAGE1_bmp+6560
0x1D14A	0x13CB138F ;_TMP_IMAGE1_bmp+6564
0x1D14E	0x06011566 ;_TMP_IMAGE1_bmp+6568
0x1D152	0xCE2185E1 ;_TMP_IMAGE1_bmp+6572
0x1D156	0xC481C581 ;_TMP_IMAGE1_bmp+6576
0x1D15A	0xC281BB21 ;_TMP_IMAGE1_bmp+6580
0x1D15E	0xC3E1C321 ;_TMP_IMAGE1_bmp+6584
0x1D162	0xC5A1C4E1 ;_TMP_IMAGE1_bmp+6588
0x1D166	0xB5E1C601 ;_TMP_IMAGE1_bmp+6592
0x1D16A	0xC60195C0 ;_TMP_IMAGE1_bmp+6596
0x1D16E	0xC5E1C601 ;_TMP_IMAGE1_bmp+6600
0x1D172	0xC621C601 ;_TMP_IMAGE1_bmp+6604
0x1D176	0xCE21C621 ;_TMP_IMAGE1_bmp+6608
0x1D17A	0xC642CE42 ;_TMP_IMAGE1_bmp+6612
0x1D17E	0xBE21C622 ;_TMP_IMAGE1_bmp+6616
0x1D182	0xB601BE01 ;_TMP_IMAGE1_bmp+6620
0x1D186	0x9601A5E1 ;_TMP_IMAGE1_bmp+6624
0x1D18A	0x6E028E22 ;_TMP_IMAGE1_bmp+6628
0x1D18E	0x0E0115C2 ;_TMP_IMAGE1_bmp+6632
0x1D192	0x152615C3 ;_TMP_IMAGE1_bmp+6636
0x1D196	0x138B1D68 ;_TMP_IMAGE1_bmp+6640
0x1D19A	0x1BAF13ED ;_TMP_IMAGE1_bmp+6644
0x1D19E	0x1B301B11 ;_TMP_IMAGE1_bmp+6648
0x1D1A2	0x1B311B30 ;_TMP_IMAGE1_bmp+6652
0x1D1A6	0x2566564F ;_TMP_IMAGE1_bmp+6656
0x1D1AA	0x26241E43 ;_TMP_IMAGE1_bmp+6660
0x1D1AE	0x1E231E23 ;_TMP_IMAGE1_bmp+6664
0x1D1B2	0x1E431E23 ;_TMP_IMAGE1_bmp+6668
0x1D1B6	0x1DA71D86 ;_TMP_IMAGE1_bmp+6672
0x1D1BA	0x140D242D ;_TMP_IMAGE1_bmp+6676
0x1D1BE	0x13101B8F ;_TMP_IMAGE1_bmp+6680
0x1D1C2	0x13101310 ;_TMP_IMAGE1_bmp+6684
0x1D1C6	0x12F01310 ;_TMP_IMAGE1_bmp+6688
0x1D1CA	0x13CB138F ;_TMP_IMAGE1_bmp+6692
0x1D1CE	0x0E221566 ;_TMP_IMAGE1_bmp+6696
0x1D1D2	0xCE2285E1 ;_TMP_IMAGE1_bmp+6700
0x1D1D6	0xC4A1C5A1 ;_TMP_IMAGE1_bmp+6704
0x1D1DA	0xC281C361 ;_TMP_IMAGE1_bmp+6708
0x1D1DE	0xC3C1C301 ;_TMP_IMAGE1_bmp+6712
0x1D1E2	0xC5A1C4C1 ;_TMP_IMAGE1_bmp+6716
0x1D1E6	0xC601C601 ;_TMP_IMAGE1_bmp+6720
0x1D1EA	0xA5C18DC1 ;_TMP_IMAGE1_bmp+6724
0x1D1EE	0xC602C601 ;_TMP_IMAGE1_bmp+6728
0x1D1F2	0xBDE1C621 ;_TMP_IMAGE1_bmp+6732
0x1D1F6	0xAE01AE01 ;_TMP_IMAGE1_bmp+6736
0x1D1FA	0x9E01A601 ;_TMP_IMAGE1_bmp+6740
0x1D1FE	0x96029621 ;_TMP_IMAGE1_bmp+6744
0x1D202	0x8E229622 ;_TMP_IMAGE1_bmp+6748
0x1D206	0x35E155E1 ;_TMP_IMAGE1_bmp+6752
0x1D20A	0x0DE11DC1 ;_TMP_IMAGE1_bmp+6756
0x1D20E	0x16220E02 ;_TMP_IMAGE1_bmp+6760
0x1D212	0x15471D84 ;_TMP_IMAGE1_bmp+6764
0x1D216	0x13AC1527 ;_TMP_IMAGE1_bmp+6768
0x1D21A	0x1C0E1BED ;_TMP_IMAGE1_bmp+6772
0x1D21E	0x1B111B2F ;_TMP_IMAGE1_bmp+6776
0x1D222	0x1B511B30 ;_TMP_IMAGE1_bmp+6780
0x1D226	0x2587566F ;_TMP_IMAGE1_bmp+6784
0x1D22A	0x1E242643 ;_TMP_IMAGE1_bmp+6788
0x1D22E	0x1E231E23 ;_TMP_IMAGE1_bmp+6792
0x1D232	0x1E431E23 ;_TMP_IMAGE1_bmp+6796
0x1D236	0x1D8825C5 ;_TMP_IMAGE1_bmp+6800
0x1D23A	0x140D1C2B ;_TMP_IMAGE1_bmp+6804
0x1D23E	0x13101BCE ;_TMP_IMAGE1_bmp+6808
0x1D242	0x13101310 ;_TMP_IMAGE1_bmp+6812
0x1D246	0x12F01310 ;_TMP_IMAGE1_bmp+6816
0x1D24A	0x1C2C138F ;_TMP_IMAGE1_bmp+6820
0x1D24E	0x0E211585 ;_TMP_IMAGE1_bmp+6824
0x1D252	0xCE228601 ;_TMP_IMAGE1_bmp+6828
0x1D256	0xC4C1C5A1 ;_TMP_IMAGE1_bmp+6832
0x1D25A	0xC2A1C3A1 ;_TMP_IMAGE1_bmp+6836
0x1D25E	0xC3A1C2E1 ;_TMP_IMAGE1_bmp+6840
0x1D262	0xC581C4A1 ;_TMP_IMAGE1_bmp+6844
0x1D266	0xC601C5E1 ;_TMP_IMAGE1_bmp+6848
0x1D26A	0x85E1A5E1 ;_TMP_IMAGE1_bmp+6852
0x1D26E	0x95C095A1 ;_TMP_IMAGE1_bmp+6856
0x1D272	0x95E18DC1 ;_TMP_IMAGE1_bmp+6860
0x1D276	0x76019601 ;_TMP_IMAGE1_bmp+6864
0x1D27A	0x2DE145E1 ;_TMP_IMAGE1_bmp+6868
0x1D27E	0x15E12DE1 ;_TMP_IMAGE1_bmp+6872
0x1D282	0x0DC11DC1 ;_TMP_IMAGE1_bmp+6876
0x1D286	0x0E220E02 ;_TMP_IMAGE1_bmp+6880
0x1D28A	0x16031622 ;_TMP_IMAGE1_bmp+6884
0x1D28E	0x1E421622 ;_TMP_IMAGE1_bmp+6888
0x1D292	0x15471526 ;_TMP_IMAGE1_bmp+6892
0x1D296	0x13AC1D88 ;_TMP_IMAGE1_bmp+6896
0x1D29A	0x1C0D1C0D ;_TMP_IMAGE1_bmp+6900
0x1D29E	0x1B30242E ;_TMP_IMAGE1_bmp+6904
0x1D2A2	0x1B511B31 ;_TMP_IMAGE1_bmp+6908
0x1D2A6	0x25475E6E ;_TMP_IMAGE1_bmp+6912
0x1D2AA	0x26442E64 ;_TMP_IMAGE1_bmp+6916
0x1D2AE	0x1E241E24 ;_TMP_IMAGE1_bmp+6920
0x1D2B2	0x1E631E24 ;_TMP_IMAGE1_bmp+6924
0x1D2B6	0x1DC81D87 ;_TMP_IMAGE1_bmp+6928
0x1D2BA	0x140D242C ;_TMP_IMAGE1_bmp+6932
0x1D2BE	0x13101BEE ;_TMP_IMAGE1_bmp+6936
0x1D2C2	0x13301311 ;_TMP_IMAGE1_bmp+6940
0x1D2C6	0x12F01330 ;_TMP_IMAGE1_bmp+6944
0x1D2CA	0x142B1BAE ;_TMP_IMAGE1_bmp+6948
0x1D2CE	0x0E211DC5 ;_TMP_IMAGE1_bmp+6952
0x1D2D2	0xCE228E02 ;_TMP_IMAGE1_bmp+6956
0x1D2D6	0xC4E1C5A1 ;_TMP_IMAGE1_bmp+6960
0x1D2DA	0xC2A1C3E1 ;_TMP_IMAGE1_bmp+6964
0x1D2DE	0xC3A1C2A1 ;_TMP_IMAGE1_bmp+6968
0x1D2E2	0xC581C461 ;_TMP_IMAGE1_bmp+6972
0x1D2E6	0xC601C5C1 ;_TMP_IMAGE1_bmp+6976
0x1D2EA	0x85C1BDE1 ;_TMP_IMAGE1_bmp+6980
0x1D2EE	0x8DE18DE1 ;_TMP_IMAGE1_bmp+6984
0x1D2F2	0x5DE29601 ;_TMP_IMAGE1_bmp+6988
0x1D2F6	0x0E0115C1 ;_TMP_IMAGE1_bmp+6992
0x1D2FA	0x16420E41 ;_TMP_IMAGE1_bmp+6996
0x1D2FE	0x16221642 ;_TMP_IMAGE1_bmp+7000
0x1D302	0x16421642 ;_TMP_IMAGE1_bmp+7004
0x1D306	0x158415E3 ;_TMP_IMAGE1_bmp+7008
0x1D30A	0x15051525 ;_TMP_IMAGE1_bmp+7012
0x1D30E	0x1D841544 ;_TMP_IMAGE1_bmp+7016
0x1D312	0x15471527 ;_TMP_IMAGE1_bmp+7020
0x1D316	0x1BAC1DA8 ;_TMP_IMAGE1_bmp+7024
0x1D31A	0x1C0D1BEE ;_TMP_IMAGE1_bmp+7028
0x1D31E	0x1BAF1C4E ;_TMP_IMAGE1_bmp+7032
0x1D322	0x1B511B31 ;_TMP_IMAGE1_bmp+7036
0x1D326	0x25485E6F ;_TMP_IMAGE1_bmp+7040
0x1D32A	0x26642E06 ;_TMP_IMAGE1_bmp+7044
0x1D32E	0x26242644 ;_TMP_IMAGE1_bmp+7048
0x1D332	0x26241E43 ;_TMP_IMAGE1_bmp+7052
0x1D336	0x2D8A1D68 ;_TMP_IMAGE1_bmp+7056
0x1D33A	0x1C2E1BCD ;_TMP_IMAGE1_bmp+7060
0x1D33E	0x1B101BEE ;_TMP_IMAGE1_bmp+7064
0x1D342	0x13101330 ;_TMP_IMAGE1_bmp+7068
0x1D346	0x12F01310 ;_TMP_IMAGE1_bmp+7072
0x1D34A	0x142B1BCF ;_TMP_IMAGE1_bmp+7076
0x1D34E	0x0E0115C5 ;_TMP_IMAGE1_bmp+7080
0x1D352	0xCE228E02 ;_TMP_IMAGE1_bmp+7084
0x1D356	0xC502C5A1 ;_TMP_IMAGE1_bmp+7088
0x1D35A	0xC342C3E2 ;_TMP_IMAGE1_bmp+7092
0x1D35E	0xC3A1C362 ;_TMP_IMAGE1_bmp+7096
0x1D362	0xC541C461 ;_TMP_IMAGE1_bmp+7100
0x1D366	0xC5E1C5C1 ;_TMP_IMAGE1_bmp+7104
0x1D36A	0x95C1C602 ;_TMP_IMAGE1_bmp+7108
0x1D36E	0x96018DE1 ;_TMP_IMAGE1_bmp+7112
0x1D372	0x05E155E1 ;_TMP_IMAGE1_bmp+7116
0x1D376	0x15C31642 ;_TMP_IMAGE1_bmp+7120
0x1D37A	0x0D250D44 ;_TMP_IMAGE1_bmp+7124
0x1D37E	0x0D240D25 ;_TMP_IMAGE1_bmp+7128
0x1D382	0x15251565 ;_TMP_IMAGE1_bmp+7132
0x1D386	0x15471526 ;_TMP_IMAGE1_bmp+7136
0x1D38A	0x15671567 ;_TMP_IMAGE1_bmp+7140
0x1D38E	0x15271D47 ;_TMP_IMAGE1_bmp+7144
0x1D392	0x15671547 ;_TMP_IMAGE1_bmp+7148
0x1D396	0x1C2C1DC8 ;_TMP_IMAGE1_bmp+7152
0x1D39A	0x1C0E1BED ;_TMP_IMAGE1_bmp+7156
0x1D39E	0x1BCF1C2E ;_TMP_IMAGE1_bmp+7160
0x1D3A2	0x23511B51 ;_TMP_IMAGE1_bmp+7164
0x1D3A6	0x25695E8F ;_TMP_IMAGE1_bmp+7168
0x1D3AA	0x2E052548 ;_TMP_IMAGE1_bmp+7172
0x1D3AE	0x1E442E64 ;_TMP_IMAGE1_bmp+7176
0x1D3B2	0x25C62664 ;_TMP_IMAGE1_bmp+7180
0x1D3B6	0x1C0B25A9 ;_TMP_IMAGE1_bmp+7184
0x1D3BA	0x244E1C0E ;_TMP_IMAGE1_bmp+7188
0x1D3BE	0x1B1023B0 ;_TMP_IMAGE1_bmp+7192
0x1D3C2	0x1B101310 ;_TMP_IMAGE1_bmp+7196
0x1D3C6	0x12F01331 ;_TMP_IMAGE1_bmp+7200
0x1D3CA	0x1C6B1BCE ;_TMP_IMAGE1_bmp+7204
0x1D3CE	0x162215C4 ;_TMP_IMAGE1_bmp+7208
0x1D3D2	0xC6229602 ;_TMP_IMAGE1_bmp+7212
0x1D3D6	0xC522C5C2 ;_TMP_IMAGE1_bmp+7216
0x1D3DA	0xC3C2C442 ;_TMP_IMAGE1_bmp+7220
0x1D3DE	0xC3A1C3C2 ;_TMP_IMAGE1_bmp+7224
0x1D3E2	0xC522C442 ;_TMP_IMAGE1_bmp+7228
0x1D3E6	0xC5C1C5C2 ;_TMP_IMAGE1_bmp+7232
0x1D3EA	0xB5E2C601 ;_TMP_IMAGE1_bmp+7236
0x1D3EE	0x95E28DE1 ;_TMP_IMAGE1_bmp+7240
0x1D3F2	0x0E2215C1 ;_TMP_IMAGE1_bmp+7244
0x1D3F6	0x0D261564 ;_TMP_IMAGE1_bmp+7248
0x1D3FA	0x15881587 ;_TMP_IMAGE1_bmp+7252
0x1D3FE	0x15471587 ;_TMP_IMAGE1_bmp+7256
0x1D402	0x15471547 ;_TMP_IMAGE1_bmp+7260
0x1D406	0x1D871566 ;_TMP_IMAGE1_bmp+7264
0x1D40A	0x1D492529 ;_TMP_IMAGE1_bmp+7268
0x1D40E	0x15471587 ;_TMP_IMAGE1_bmp+7272
0x1D412	0x1D671D67 ;_TMP_IMAGE1_bmp+7276
0x1D416	0x246C1DC8 ;_TMP_IMAGE1_bmp+7280
0x1D41A	0x1C0E1BED ;_TMP_IMAGE1_bmp+7284
0x1D41E	0x1BAF1C2E ;_TMP_IMAGE1_bmp+7288
0x1D422	0x23712331 ;_TMP_IMAGE1_bmp+7292
0x1D426	0x25885E8F ;_TMP_IMAGE1_bmp+7296
0x1D42A	0x25482589 ;_TMP_IMAGE1_bmp+7300
0x1D42E	0x2E4525C6 ;_TMP_IMAGE1_bmp+7304
0x1D432	0x1D8825E6 ;_TMP_IMAGE1_bmp+7308
0x1D436	0x1BCE24EA ;_TMP_IMAGE1_bmp+7312
0x1D43A	0x1B6F244E ;_TMP_IMAGE1_bmp+7316
0x1D43E	0x1B301B30 ;_TMP_IMAGE1_bmp+7320
0x1D442	0x1B301B30 ;_TMP_IMAGE1_bmp+7324
0x1D446	0x13101B31 ;_TMP_IMAGE1_bmp+7328
0x1D44A	0x1C8B13CE ;_TMP_IMAGE1_bmp+7332
0x1D44E	0x162215C4 ;_TMP_IMAGE1_bmp+7336
0x1D452	0xC6229602 ;_TMP_IMAGE1_bmp+7340
0x1D456	0xC542C5E2 ;_TMP_IMAGE1_bmp+7344
0x1D45A	0xC3C2C4A1 ;_TMP_IMAGE1_bmp+7348
0x1D45E	0xC3C2C3C2 ;_TMP_IMAGE1_bmp+7352
0x1D462	0xC502C462 ;_TMP_IMAGE1_bmp+7356
0x1D466	0xBDA1C561 ;_TMP_IMAGE1_bmp+7360
0x1D46A	0xC602C5E2 ;_TMP_IMAGE1_bmp+7364
0x1D46E	0x960295C1 ;_TMP_IMAGE1_bmp+7368
0x1D472	0x15E215C1 ;_TMP_IMAGE1_bmp+7372
0x1D476	0x1DA80D26 ;_TMP_IMAGE1_bmp+7376
0x1D47A	0x1C2A1C89 ;_TMP_IMAGE1_bmp+7380
0x1D47E	0x25E81C69 ;_TMP_IMAGE1_bmp+7384
0x1D482	0x15871586 ;_TMP_IMAGE1_bmp+7388
0x1D486	0x1CEA1DA8 ;_TMP_IMAGE1_bmp+7392
0x1D48A	0x136B134B ;_TMP_IMAGE1_bmp+7396
0x1D48E	0x15871D49 ;_TMP_IMAGE1_bmp+7400
0x1D492	0x1DA81D68 ;_TMP_IMAGE1_bmp+7404
0x1D496	0x1C0C2D6A ;_TMP_IMAGE1_bmp+7408
0x1D49A	0x1C2E1BED ;_TMP_IMAGE1_bmp+7412
0x1D49E	0x23B0244E ;_TMP_IMAGE1_bmp+7416
0x1D4A2	0x23722351 ;_TMP_IMAGE1_bmp+7420
0x1D4A6	0x2DA96610 ;_TMP_IMAGE1_bmp+7424
0x1D4AA	0x2D882D89 ;_TMP_IMAGE1_bmp+7428
0x1D4AE	0x25672568 ;_TMP_IMAGE1_bmp+7432
0x1D4B2	0x2DE92569 ;_TMP_IMAGE1_bmp+7436
0x1D4B6	0x244E1BCC ;_TMP_IMAGE1_bmp+7440
0x1D4BA	0x1B112370 ;_TMP_IMAGE1_bmp+7444
0x1D4BE	0x1B511B30 ;_TMP_IMAGE1_bmp+7448
0x1D4C2	0x1B301B31 ;_TMP_IMAGE1_bmp+7452
0x1D4C6	0x13101B31 ;_TMP_IMAGE1_bmp+7456
0x1D4CA	0x1CAB1BEE ;_TMP_IMAGE1_bmp+7460
0x1D4CE	0x16021DE4 ;_TMP_IMAGE1_bmp+7464
0x1D4D2	0xC6229602 ;_TMP_IMAGE1_bmp+7468
0x1D4D6	0xC542C5E2 ;_TMP_IMAGE1_bmp+7472
0x1D4DA	0xC482C4A2 ;_TMP_IMAGE1_bmp+7476
0x1D4DE	0xC3E2C381 ;_TMP_IMAGE1_bmp+7480
0x1D4E2	0xC4E1C482 ;_TMP_IMAGE1_bmp+7484
0x1D4E6	0xC5C2BD42 ;_TMP_IMAGE1_bmp+7488
0x1D4EA	0xC602BDA2 ;_TMP_IMAGE1_bmp+7492
0x1D4EE	0x95E2B5E2 ;_TMP_IMAGE1_bmp+7496
0x1D4F2	0x15C32E01 ;_TMP_IMAGE1_bmp+7500
0x1D4F6	0x1C691567 ;_TMP_IMAGE1_bmp+7504
0x1D4FA	0x13CD138C ;_TMP_IMAGE1_bmp+7508
0x1D4FE	0x140A138D ;_TMP_IMAGE1_bmp+7512
0x1D502	0x25A9250A ;_TMP_IMAGE1_bmp+7516
0x1D506	0x138C142A ;_TMP_IMAGE1_bmp+7520
0x1D50A	0x1BCD1BED ;_TMP_IMAGE1_bmp+7524
0x1D50E	0x25E81C0B ;_TMP_IMAGE1_bmp+7528
0x1D512	0x24EA25C8 ;_TMP_IMAGE1_bmp+7532
0x1D516	0x1BEE138C ;_TMP_IMAGE1_bmp+7536
0x1D51A	0x1C2E1C0E ;_TMP_IMAGE1_bmp+7540
0x1D51E	0x2390244E ;_TMP_IMAGE1_bmp+7544
0x1D522	0x23522351 ;_TMP_IMAGE1_bmp+7548
0x1D526	0x2D6B5D12 ;_TMP_IMAGE1_bmp+7552
0x1D52A	0x25A92DE9 ;_TMP_IMAGE1_bmp+7556
0x1D52E	0x25692589 ;_TMP_IMAGE1_bmp+7560
0x1D532	0x2CAB25C8 ;_TMP_IMAGE1_bmp+7564
0x1D536	0x240F240E ;_TMP_IMAGE1_bmp+7568
0x1D53A	0x1B311B11 ;_TMP_IMAGE1_bmp+7572
0x1D53E	0x1B511B31 ;_TMP_IMAGE1_bmp+7576
0x1D542	0x1B301B50 ;_TMP_IMAGE1_bmp+7580
0x1D546	0x1B101B31 ;_TMP_IMAGE1_bmp+7584
0x1D54A	0x24AB1BCE ;_TMP_IMAGE1_bmp+7588
0x1D54E	0x162215C4 ;_TMP_IMAGE1_bmp+7592
0x1D552	0xBE029603 ;_TMP_IMAGE1_bmp+7596
0x1D556	0xC562C5E2 ;_TMP_IMAGE1_bmp+7600
0x1D55A	0xC482C502 ;_TMP_IMAGE1_bmp+7604
0x1D55E	0xC4A2C483 ;_TMP_IMAGE1_bmp+7608
0x1D562	0xBCE2C462 ;_TMP_IMAGE1_bmp+7612
0x1D566	0xC5A2BD22 ;_TMP_IMAGE1_bmp+7616
0x1D56A	0xC5C2C5A2 ;_TMP_IMAGE1_bmp+7620
0x1D56E	0xA5E2C622 ;_TMP_IMAGE1_bmp+7624
0x1D572	0x15C44E02 ;_TMP_IMAGE1_bmp+7628
0x1D576	0x13AC1D68 ;_TMP_IMAGE1_bmp+7632
0x1D57A	0x140D13ED ;_TMP_IMAGE1_bmp+7636
0x1D57E	0x13ED13ED ;_TMP_IMAGE1_bmp+7640
0x1D582	0x13CC13AC ;_TMP_IMAGE1_bmp+7644
0x1D586	0x140D1BCD ;_TMP_IMAGE1_bmp+7648
0x1D58A	0x1C0D1C0D ;_TMP_IMAGE1_bmp+7652
0x1D58E	0x1C8B1BCD ;_TMP_IMAGE1_bmp+7656
0x1D592	0x1BAC246B ;_TMP_IMAGE1_bmp+7660
0x1D596	0x1C0D23EE ;_TMP_IMAGE1_bmp+7664
0x1D59A	0x242E1C0E ;_TMP_IMAGE1_bmp+7668
0x1D59E	0x2350244E ;_TMP_IMAGE1_bmp+7672
0x1D5A2	0x23132371 ;_TMP_IMAGE1_bmp+7676
0x1D5A6	0x2C4D5D54 ;_TMP_IMAGE1_bmp+7680
0x1D5AA	0x356B354C ;_TMP_IMAGE1_bmp+7684
0x1D5AE	0x2DE935CB ;_TMP_IMAGE1_bmp+7688
0x1D5B2	0x23ED35CB ;_TMP_IMAGE1_bmp+7692
0x1D5B6	0x23512C2F ;_TMP_IMAGE1_bmp+7696
0x1D5BA	0x23712351 ;_TMP_IMAGE1_bmp+7700
0x1D5BE	0x23511B71 ;_TMP_IMAGE1_bmp+7704
0x1D5C2	0x1B511B71 ;_TMP_IMAGE1_bmp+7708
0x1D5C6	0x1B311B51 ;_TMP_IMAGE1_bmp+7712
0x1D5CA	0x24AB1BEF ;_TMP_IMAGE1_bmp+7716
0x1D5CE	0x16221DE4 ;_TMP_IMAGE1_bmp+7720
0x1D5D2	0xBE228E23 ;_TMP_IMAGE1_bmp+7724
0x1D5D6	0xCDC3C602 ;_TMP_IMAGE1_bmp+7728
0x1D5DA	0xCD02CD62 ;_TMP_IMAGE1_bmp+7732
0x1D5DE	0xCC82C4A2 ;_TMP_IMAGE1_bmp+7736
0x1D5E2	0xC522C482 ;_TMP_IMAGE1_bmp+7740
0x1D5E6	0xC562C542 ;_TMP_IMAGE1_bmp+7744
0x1D5EA	0xC5C2C5C2 ;_TMP_IMAGE1_bmp+7748
0x1D5EE	0xB622CE22 ;_TMP_IMAGE1_bmp+7752
0x1D5F2	0x15E56622 ;_TMP_IMAGE1_bmp+7756
0x1D5F6	0x13CE1509 ;_TMP_IMAGE1_bmp+7760
0x1D5FA	0x1C2D142D ;_TMP_IMAGE1_bmp+7764
0x1D5FE	0x140D1C2D ;_TMP_IMAGE1_bmp+7768
0x1D602	0x1C0D1C2D ;_TMP_IMAGE1_bmp+7772
0x1D606	0x1C2E1C0E ;_TMP_IMAGE1_bmp+7776
0x1D60A	0x1C2E1C2E ;_TMP_IMAGE1_bmp+7780
0x1D60E	0x1BEE1C0E ;_TMP_IMAGE1_bmp+7784
0x1D612	0x1C0E1BEE ;_TMP_IMAGE1_bmp+7788
0x1D616	0x242E1C2D ;_TMP_IMAGE1_bmp+7792
0x1D61A	0x244E1C2E ;_TMP_IMAGE1_bmp+7796
0x1D61E	0x23512C2F ;_TMP_IMAGE1_bmp+7800
0x1D622	0x22B42B92 ;_TMP_IMAGE1_bmp+7804
0x1D626	0x2C906574 ;_TMP_IMAGE1_bmp+7808
0x1D62A	0x2C4F2C6F ;_TMP_IMAGE1_bmp+7812
0x1D62E	0x350D244D ;_TMP_IMAGE1_bmp+7816
0x1D632	0x2C8F2C6D ;_TMP_IMAGE1_bmp+7820
0x1D636	0x23922BD1 ;_TMP_IMAGE1_bmp+7824
0x1D63A	0x23732392 ;_TMP_IMAGE1_bmp+7828
0x1D63E	0x22D32353 ;_TMP_IMAGE1_bmp+7832
0x1D642	0x23712373 ;_TMP_IMAGE1_bmp+7836
0x1D646	0x1B511B71 ;_TMP_IMAGE1_bmp+7840
0x1D64A	0x24CD2410 ;_TMP_IMAGE1_bmp+7844
0x1D64E	0x1EC32667 ;_TMP_IMAGE1_bmp+7848
0x1D652	0xCEC49EC4 ;_TMP_IMAGE1_bmp+7852
0x1D656	0xDE84DEA4 ;_TMP_IMAGE1_bmp+7856
0x1D65A	0xDE04DDE3 ;_TMP_IMAGE1_bmp+7860
0x1D65E	0xDD84DDA4 ;_TMP_IMAGE1_bmp+7864
0x1D662	0xDDE4DDA3 ;_TMP_IMAGE1_bmp+7868
0x1D666	0xD5E3DDE3 ;_TMP_IMAGE1_bmp+7872
0x1D66A	0xDE63DE83 ;_TMP_IMAGE1_bmp+7876
0x1D66E	0xD6C4DEA4 ;_TMP_IMAGE1_bmp+7880
0x1D672	0x1E8676C3 ;_TMP_IMAGE1_bmp+7884
0x1D676	0x1C2E254C ;_TMP_IMAGE1_bmp+7888
0x1D67A	0x1C0F1C6F ;_TMP_IMAGE1_bmp+7892
0x1D67E	0x1C4F246F ;_TMP_IMAGE1_bmp+7896
0x1D682	0x1C4F1C4F ;_TMP_IMAGE1_bmp+7900
0x1D686	0x246E1C4F ;_TMP_IMAGE1_bmp+7904
0x1D68A	0x246F246F ;_TMP_IMAGE1_bmp+7908
0x1D68E	0x246E1C6F ;_TMP_IMAGE1_bmp+7912
0x1D692	0x2450248E ;_TMP_IMAGE1_bmp+7916
0x1D696	0x246F2C10 ;_TMP_IMAGE1_bmp+7920
0x1D69A	0x248F248F ;_TMP_IMAGE1_bmp+7924
0x1D69E	0x23922C30 ;_TMP_IMAGE1_bmp+7928
0x1D6A2	0x2AB52B53 ;_TMP_IMAGE1_bmp+7932
0x1D6A6	0x34D06574 ;_TMP_IMAGE1_bmp+7936
0x1D6AA	0x34B034D0 ;_TMP_IMAGE1_bmp+7940
0x1D6AE	0x2CB02CB0 ;_TMP_IMAGE1_bmp+7944
0x1D6B2	0x34B12CB0 ;_TMP_IMAGE1_bmp+7948
0x1D6B6	0x2BB22B92 ;_TMP_IMAGE1_bmp+7952
0x1D6BA	0x22942334 ;_TMP_IMAGE1_bmp+7956
0x1D6BE	0x229522B5 ;_TMP_IMAGE1_bmp+7960
0x1D6C2	0x239222F4 ;_TMP_IMAGE1_bmp+7964
0x1D6C6	0x23722372 ;_TMP_IMAGE1_bmp+7968
0x1D6CA	0x24ED2430 ;_TMP_IMAGE1_bmp+7972
0x1D6CE	0x27442EA8 ;_TMP_IMAGE1_bmp+7976
0x1D6D2	0xD746A725 ;_TMP_IMAGE1_bmp+7980
0x1D6D6	0xEEE5EF25 ;_TMP_IMAGE1_bmp+7984
0x1D6DA	0xE624EEC5 ;_TMP_IMAGE1_bmp+7988
0x1D6DE	0xEE65E645 ;_TMP_IMAGE1_bmp+7992
0x1D6E2	0xE644EE45 ;_TMP_IMAGE1_bmp+7996
0x1D6E6	0xEE65EE25 ;_TMP_IMAGE1_bmp+8000
0x1D6EA	0xEEE5EEE5 ;_TMP_IMAGE1_bmp+8004
0x1D6EE	0xE725EF05 ;_TMP_IMAGE1_bmp+8008
0x1D6F2	0x26C77F24 ;_TMP_IMAGE1_bmp+8012
0x1D6F6	0x1C4F252D ;_TMP_IMAGE1_bmp+8016
0x1D6FA	0x1B311C2F ;_TMP_IMAGE1_bmp+8020
0x1D6FE	0x1C8F1BD0 ;_TMP_IMAGE1_bmp+8024
0x1D702	0x246E246F ;_TMP_IMAGE1_bmp+8028
0x1D706	0x24901C8F ;_TMP_IMAGE1_bmp+8032
0x1D70A	0x24901B90 ;_TMP_IMAGE1_bmp+8036
0x1D70E	0x2CB0248F ;_TMP_IMAGE1_bmp+8040
0x1D712	0x23712BF1 ;_TMP_IMAGE1_bmp+8044
0x1D716	0x2BF12372 ;_TMP_IMAGE1_bmp+8048
0x1D71A	0x2C912CB0 ;_TMP_IMAGE1_bmp+8052
0x1D71E	0x2BD22BD2 ;_TMP_IMAGE1_bmp+8056
0x1D722	0x2AD52AF4 ;_TMP_IMAGE1_bmp+8060
0x1D726	0x34115CB4 ;_TMP_IMAGE1_bmp+8064
0x1D72A	0x348F3450 ;_TMP_IMAGE1_bmp+8068
0x1D72E	0x2C8F2C8F ;_TMP_IMAGE1_bmp+8072
0x1D732	0x2C102C8F ;_TMP_IMAGE1_bmp+8076
0x1D736	0x2B522B92 ;_TMP_IMAGE1_bmp+8080
0x1D73A	0x22942294 ;_TMP_IMAGE1_bmp+8084
0x1D73E	0x22942294 ;_TMP_IMAGE1_bmp+8088
0x1D742	0x23712293 ;_TMP_IMAGE1_bmp+8092
0x1D746	0x23312351 ;_TMP_IMAGE1_bmp+8096
0x1D74A	0x248D2410 ;_TMP_IMAGE1_bmp+8100
0x1D74E	0x26C42E28 ;_TMP_IMAGE1_bmp+8104
0x1D752	0xBEC59EC4 ;_TMP_IMAGE1_bmp+8108
0x1D756	0xDE84DEE5 ;_TMP_IMAGE1_bmp+8112
0x1D75A	0xDE44DEA4 ;_TMP_IMAGE1_bmp+8116
0x1D75E	0xDDE4DDE4 ;_TMP_IMAGE1_bmp+8120
0x1D762	0xDDE4DDE4 ;_TMP_IMAGE1_bmp+8124
0x1D766	0xDE84DE04 ;_TMP_IMAGE1_bmp+8128
0x1D76A	0xDE84DE84 ;_TMP_IMAGE1_bmp+8132
0x1D76E	0xD6C4DEC4 ;_TMP_IMAGE1_bmp+8136
0x1D772	0x1E4766C4 ;_TMP_IMAGE1_bmp+8140
0x1D776	0x1C2E24AC ;_TMP_IMAGE1_bmp+8144
0x1D77A	0x1B311B90 ;_TMP_IMAGE1_bmp+8148
0x1D77E	0x23EF1B30 ;_TMP_IMAGE1_bmp+8152
0x1D782	0x1C2E240F ;_TMP_IMAGE1_bmp+8156
0x1D786	0x1B701C2E ;_TMP_IMAGE1_bmp+8160
0x1D78A	0x23B02331 ;_TMP_IMAGE1_bmp+8164
0x1D78E	0x23CF246E ;_TMP_IMAGE1_bmp+8168
0x1D792	0x23712351 ;_TMP_IMAGE1_bmp+8172
0x1D796	0x23712372 ;_TMP_IMAGE1_bmp+8176
0x1D79A	0x23712390 ;_TMP_IMAGE1_bmp+8180
0x1D79E	0x2B722B91 ;_TMP_IMAGE1_bmp+8184
0x1D7A2	0x2AD42AB4 ;_TMP_IMAGE1_bmp+8188
; end of _TMP_IMAGE1_bmp
;__Lib_TFT.c,4313 :: _TFT_defaultFont [2168]
0x1D7A6	0x00200000 ;_TFT_defaultFont+0
0x1D7AA	0x0010007F ;_TFT_defaultFont+4
0x1D7AE	0x00018801 ;_TFT_defaultFont+8
0x1D7B2	0x00019803 ;_TFT_defaultFont+12
0x1D7B6	0x0001A805 ;_TFT_defaultFont+16
0x1D7BA	0x0001B808 ;_TFT_defaultFont+20
0x1D7BE	0x0001C807 ;_TFT_defaultFont+24
0x1D7C2	0x0001D80D ;_TFT_defaultFont+28
0x1D7C6	0x0001F80A ;_TFT_defaultFont+32
0x1D7CA	0x00021803 ;_TFT_defaultFont+36
0x1D7CE	0x00022805 ;_TFT_defaultFont+40
0x1D7D2	0x00023805 ;_TFT_defaultFont+44
0x1D7D6	0x00024807 ;_TFT_defaultFont+48
0x1D7DA	0x00025809 ;_TFT_defaultFont+52
0x1D7DE	0x00027803 ;_TFT_defaultFont+56
0x1D7E2	0x00028805 ;_TFT_defaultFont+60
0x1D7E6	0x00029803 ;_TFT_defaultFont+64
0x1D7EA	0x0002A806 ;_TFT_defaultFont+68
0x1D7EE	0x0002B807 ;_TFT_defaultFont+72
0x1D7F2	0x0002C807 ;_TFT_defaultFont+76
0x1D7F6	0x0002D807 ;_TFT_defaultFont+80
0x1D7FA	0x0002E807 ;_TFT_defaultFont+84
0x1D7FE	0x0002F807 ;_TFT_defaultFont+88
0x1D802	0x00030807 ;_TFT_defaultFont+92
0x1D806	0x00031807 ;_TFT_defaultFont+96
0x1D80A	0x00032807 ;_TFT_defaultFont+100
0x1D80E	0x00033807 ;_TFT_defaultFont+104
0x1D812	0x00034807 ;_TFT_defaultFont+108
0x1D816	0x00035803 ;_TFT_defaultFont+112
0x1D81A	0x00036803 ;_TFT_defaultFont+116
0x1D81E	0x00037809 ;_TFT_defaultFont+120
0x1D822	0x00039809 ;_TFT_defaultFont+124
0x1D826	0x0003B809 ;_TFT_defaultFont+128
0x1D82A	0x0003D806 ;_TFT_defaultFont+132
0x1D82E	0x0003E809 ;_TFT_defaultFont+136
0x1D832	0x00040809 ;_TFT_defaultFont+140
0x1D836	0x00042807 ;_TFT_defaultFont+144
0x1D83A	0x00043807 ;_TFT_defaultFont+148
0x1D83E	0x00044808 ;_TFT_defaultFont+152
0x1D842	0x00045806 ;_TFT_defaultFont+156
0x1D846	0x00046806 ;_TFT_defaultFont+160
0x1D84A	0x00047807 ;_TFT_defaultFont+164
0x1D84E	0x00048808 ;_TFT_defaultFont+168
0x1D852	0x00049804 ;_TFT_defaultFont+172
0x1D856	0x0004A805 ;_TFT_defaultFont+176
0x1D85A	0x0004B807 ;_TFT_defaultFont+180
0x1D85E	0x0004C806 ;_TFT_defaultFont+184
0x1D862	0x0004D80A ;_TFT_defaultFont+188
0x1D866	0x0004F807 ;_TFT_defaultFont+192
0x1D86A	0x00050808 ;_TFT_defaultFont+196
0x1D86E	0x00051807 ;_TFT_defaultFont+200
0x1D872	0x00052808 ;_TFT_defaultFont+204
0x1D876	0x00053808 ;_TFT_defaultFont+208
0x1D87A	0x00054807 ;_TFT_defaultFont+212
0x1D87E	0x00055806 ;_TFT_defaultFont+216
0x1D882	0x00056807 ;_TFT_defaultFont+220
0x1D886	0x00057808 ;_TFT_defaultFont+224
0x1D88A	0x0005880C ;_TFT_defaultFont+228
0x1D88E	0x0005A808 ;_TFT_defaultFont+232
0x1D892	0x0005B808 ;_TFT_defaultFont+236
0x1D896	0x0005C806 ;_TFT_defaultFont+240
0x1D89A	0x0005D805 ;_TFT_defaultFont+244
0x1D89E	0x0005E806 ;_TFT_defaultFont+248
0x1D8A2	0x0005F805 ;_TFT_defaultFont+252
0x1D8A6	0x00060809 ;_TFT_defaultFont+256
0x1D8AA	0x00062808 ;_TFT_defaultFont+260
0x1D8AE	0x00063805 ;_TFT_defaultFont+264
0x1D8B2	0x00064807 ;_TFT_defaultFont+268
0x1D8B6	0x00065807 ;_TFT_defaultFont+272
0x1D8BA	0x00066806 ;_TFT_defaultFont+276
0x1D8BE	0x00067807 ;_TFT_defaultFont+280
0x1D8C2	0x00068807 ;_TFT_defaultFont+284
0x1D8C6	0x00069805 ;_TFT_defaultFont+288
0x1D8CA	0x0006A807 ;_TFT_defaultFont+292
0x1D8CE	0x0006B807 ;_TFT_defaultFont+296
0x1D8D2	0x0006C802 ;_TFT_defaultFont+300
0x1D8D6	0x0006D803 ;_TFT_defaultFont+304
0x1D8DA	0x0006E806 ;_TFT_defaultFont+308
0x1D8DE	0x0006F802 ;_TFT_defaultFont+312
0x1D8E2	0x0007080A ;_TFT_defaultFont+316
0x1D8E6	0x00072807 ;_TFT_defaultFont+320
0x1D8EA	0x00073807 ;_TFT_defaultFont+324
0x1D8EE	0x00074807 ;_TFT_defaultFont+328
0x1D8F2	0x00075807 ;_TFT_defaultFont+332
0x1D8F6	0x00076805 ;_TFT_defaultFont+336
0x1D8FA	0x00077806 ;_TFT_defaultFont+340
0x1D8FE	0x00078805 ;_TFT_defaultFont+344
0x1D902	0x00079807 ;_TFT_defaultFont+348
0x1D906	0x0007A807 ;_TFT_defaultFont+352
0x1D90A	0x0007B80A ;_TFT_defaultFont+356
0x1D90E	0x0007D806 ;_TFT_defaultFont+360
0x1D912	0x0007E807 ;_TFT_defaultFont+364
0x1D916	0x0007F806 ;_TFT_defaultFont+368
0x1D91A	0x00080806 ;_TFT_defaultFont+372
0x1D91E	0x00081804 ;_TFT_defaultFont+376
0x1D922	0x00082806 ;_TFT_defaultFont+380
0x1D926	0x0008380A ;_TFT_defaultFont+384
0x1D92A	0x0008580B ;_TFT_defaultFont+388
0x1D92E	0x00000000 ;_TFT_defaultFont+392
0x1D932	0x00000000 ;_TFT_defaultFont+396
0x1D936	0x00000000 ;_TFT_defaultFont+400
0x1D93A	0x00000000 ;_TFT_defaultFont+404
0x1D93E	0x00000000 ;_TFT_defaultFont+408
0x1D942	0x06060606 ;_TFT_defaultFont+412
0x1D946	0x06000606 ;_TFT_defaultFont+416
0x1D94A	0x00000006 ;_TFT_defaultFont+420
0x1D94E	0x1B000000 ;_TFT_defaultFont+424
0x1D952	0x001B1B1B ;_TFT_defaultFont+428
0x1D956	0x00000000 ;_TFT_defaultFont+432
0x1D95A	0x00000000 ;_TFT_defaultFont+436
0x1D95E	0x00000000 ;_TFT_defaultFont+440
0x1D962	0xFEFE4848 ;_TFT_defaultFont+444
0x1D966	0x127F7F24 ;_TFT_defaultFont+448
0x1D96A	0x00000012 ;_TFT_defaultFont+452
0x1D96E	0x08080000 ;_TFT_defaultFont+456
0x1D972	0x0B0B4B3E ;_TFT_defaultFont+460
0x1D976	0x6968683E ;_TFT_defaultFont+464
0x1D97A	0x0008083E ;_TFT_defaultFont+468
0x1D97E	0x00000000 ;_TFT_defaultFont+472
0x1D982	0x00000000 ;_TFT_defaultFont+476
0x1D986	0x0233001E ;_TFT_defaultFont+480
0x1D98A	0x00B30133 ;_TFT_defaultFont+484
0x1D98E	0x19A00F5E ;_TFT_defaultFont+488
0x1D992	0x19881990 ;_TFT_defaultFont+492
0x1D996	0x00000F00 ;_TFT_defaultFont+496
0x1D99A	0x00000000 ;_TFT_defaultFont+500
0x1D99E	0x00000000 ;_TFT_defaultFont+504
0x1D9A2	0x00000000 ;_TFT_defaultFont+508
0x1D9A6	0x0066003C ;_TFT_defaultFont+512
0x1D9AA	0x00660066 ;_TFT_defaultFont+516
0x1D9AE	0x0366033C ;_TFT_defaultFont+520
0x1D9B2	0x00C601C6 ;_TFT_defaultFont+524
0x1D9B6	0x000003BC ;_TFT_defaultFont+528
0x1D9BA	0x00000000 ;_TFT_defaultFont+532
0x1D9BE	0x06000000 ;_TFT_defaultFont+536
0x1D9C2	0x00060606 ;_TFT_defaultFont+540
0x1D9C6	0x00000000 ;_TFT_defaultFont+544
0x1D9CA	0x00000000 ;_TFT_defaultFont+548
0x1D9CE	0x18000000 ;_TFT_defaultFont+552
0x1D9D2	0x06060C0C ;_TFT_defaultFont+556
0x1D9D6	0x06060606 ;_TFT_defaultFont+560
0x1D9DA	0x180C0C06 ;_TFT_defaultFont+564
0x1D9DE	0x06000000 ;_TFT_defaultFont+568
0x1D9E2	0x18180C0C ;_TFT_defaultFont+572
0x1D9E6	0x18181818 ;_TFT_defaultFont+576
0x1D9EA	0x060C0C18 ;_TFT_defaultFont+580
0x1D9EE	0x18000000 ;_TFT_defaultFont+584
0x1D9F2	0x185A3C5A ;_TFT_defaultFont+588
0x1D9F6	0x00000000 ;_TFT_defaultFont+592
0x1D9FA	0x00000000 ;_TFT_defaultFont+596
0x1D9FE	0x00000000 ;_TFT_defaultFont+600
0x1DA02	0x00000000 ;_TFT_defaultFont+604
0x1DA06	0x00200000 ;_TFT_defaultFont+608
0x1DA0A	0x00200020 ;_TFT_defaultFont+612
0x1DA0E	0x002001FC ;_TFT_defaultFont+616
0x1DA12	0x00200020 ;_TFT_defaultFont+620
0x1DA16	0x00000000 ;_TFT_defaultFont+624
0x1DA1A	0x00000000 ;_TFT_defaultFont+628
0x1DA1E	0x00000000 ;_TFT_defaultFont+632
0x1DA22	0x00000000 ;_TFT_defaultFont+636
0x1DA26	0x06000000 ;_TFT_defaultFont+640
0x1DA2A	0x00030306 ;_TFT_defaultFont+644
0x1DA2E	0x00000000 ;_TFT_defaultFont+648
0x1DA32	0x00000000 ;_TFT_defaultFont+652
0x1DA36	0x0000001F ;_TFT_defaultFont+656
0x1DA3A	0x00000000 ;_TFT_defaultFont+660
0x1DA3E	0x00000000 ;_TFT_defaultFont+664
0x1DA42	0x00000000 ;_TFT_defaultFont+668
0x1DA46	0x06000000 ;_TFT_defaultFont+672
0x1DA4A	0x00000006 ;_TFT_defaultFont+676
0x1DA4E	0x20000000 ;_TFT_defaultFont+680
0x1DA52	0x08101020 ;_TFT_defaultFont+684
0x1DA56	0x02040408 ;_TFT_defaultFont+688
0x1DA5A	0x00010102 ;_TFT_defaultFont+692
0x1DA5E	0x00000000 ;_TFT_defaultFont+696
0x1DA62	0x6363633E ;_TFT_defaultFont+700
0x1DA66	0x63636363 ;_TFT_defaultFont+704
0x1DA6A	0x0000003E ;_TFT_defaultFont+708
0x1DA6E	0x00000000 ;_TFT_defaultFont+712
0x1DA72	0x18181E18 ;_TFT_defaultFont+716
0x1DA76	0x18181818 ;_TFT_defaultFont+720
0x1DA7A	0x0000007E ;_TFT_defaultFont+724
0x1DA7E	0x00000000 ;_TFT_defaultFont+728
0x1DA82	0x6061613E ;_TFT_defaultFont+732
0x1DA86	0x060C1830 ;_TFT_defaultFont+736
0x1DA8A	0x0000007F ;_TFT_defaultFont+740
0x1DA8E	0x00000000 ;_TFT_defaultFont+744
0x1DA92	0x6060613E ;_TFT_defaultFont+748
0x1DA96	0x6160603C ;_TFT_defaultFont+752
0x1DA9A	0x0000003E ;_TFT_defaultFont+756
0x1DA9E	0x00000000 ;_TFT_defaultFont+760
0x1DAA2	0x32343830 ;_TFT_defaultFont+764
0x1DAA6	0x30307F31 ;_TFT_defaultFont+768
0x1DAAA	0x00000030 ;_TFT_defaultFont+772
0x1DAAE	0x00000000 ;_TFT_defaultFont+776
0x1DAB2	0x3E06067E ;_TFT_defaultFont+780
0x1DAB6	0x61606060 ;_TFT_defaultFont+784
0x1DABA	0x0000003E ;_TFT_defaultFont+788
0x1DABE	0x00000000 ;_TFT_defaultFont+792
0x1DAC2	0x3F03063C ;_TFT_defaultFont+796
0x1DAC6	0x63636363 ;_TFT_defaultFont+800
0x1DACA	0x0000003E ;_TFT_defaultFont+804
0x1DACE	0x00000000 ;_TFT_defaultFont+808
0x1DAD2	0x3030607F ;_TFT_defaultFont+812
0x1DAD6	0x0C0C1818 ;_TFT_defaultFont+816
0x1DADA	0x0000000C ;_TFT_defaultFont+820
0x1DADE	0x00000000 ;_TFT_defaultFont+824
0x1DAE2	0x6363633E ;_TFT_defaultFont+828
0x1DAE6	0x6363633E ;_TFT_defaultFont+832
0x1DAEA	0x0000003E ;_TFT_defaultFont+836
0x1DAEE	0x00000000 ;_TFT_defaultFont+840
0x1DAF2	0x6363633E ;_TFT_defaultFont+844
0x1DAF6	0x30607E63 ;_TFT_defaultFont+848
0x1DAFA	0x0000001E ;_TFT_defaultFont+852
0x1DAFE	0x00000000 ;_TFT_defaultFont+856
0x1DB02	0x06060000 ;_TFT_defaultFont+860
0x1DB06	0x06000000 ;_TFT_defaultFont+864
0x1DB0A	0x00000006 ;_TFT_defaultFont+868
0x1DB0E	0x00000000 ;_TFT_defaultFont+872
0x1DB12	0x06060000 ;_TFT_defaultFont+876
0x1DB16	0x06000000 ;_TFT_defaultFont+880
0x1DB1A	0x00030306 ;_TFT_defaultFont+884
0x1DB1E	0x00000000 ;_TFT_defaultFont+888
0x1DB22	0x00000000 ;_TFT_defaultFont+892
0x1DB26	0x01800000 ;_TFT_defaultFont+896
0x1DB2A	0x00180060 ;_TFT_defaultFont+900
0x1DB2E	0x00060006 ;_TFT_defaultFont+904
0x1DB32	0x00600018 ;_TFT_defaultFont+908
0x1DB36	0x00000180 ;_TFT_defaultFont+912
0x1DB3A	0x00000000 ;_TFT_defaultFont+916
0x1DB3E	0x00000000 ;_TFT_defaultFont+920
0x1DB42	0x00000000 ;_TFT_defaultFont+924
0x1DB46	0x00000000 ;_TFT_defaultFont+928
0x1DB4A	0x000001FE ;_TFT_defaultFont+932
0x1DB4E	0x01FE0000 ;_TFT_defaultFont+936
0x1DB52	0x00000000 ;_TFT_defaultFont+940
0x1DB56	0x00000000 ;_TFT_defaultFont+944
0x1DB5A	0x00000000 ;_TFT_defaultFont+948
0x1DB5E	0x00000000 ;_TFT_defaultFont+952
0x1DB62	0x00000000 ;_TFT_defaultFont+956
0x1DB66	0x00060000 ;_TFT_defaultFont+960
0x1DB6A	0x00600018 ;_TFT_defaultFont+964
0x1DB6E	0x01800180 ;_TFT_defaultFont+968
0x1DB72	0x00180060 ;_TFT_defaultFont+972
0x1DB76	0x00000006 ;_TFT_defaultFont+976
0x1DB7A	0x00000000 ;_TFT_defaultFont+980
0x1DB7E	0x00000000 ;_TFT_defaultFont+984
0x1DB82	0x1830311E ;_TFT_defaultFont+988
0x1DB86	0x0C000C0C ;_TFT_defaultFont+992
0x1DB8A	0x0000000C ;_TFT_defaultFont+996
0x1DB8E	0x00000000 ;_TFT_defaultFont+1000
0x1DB92	0x00000000 ;_TFT_defaultFont+1004
0x1DB96	0x0082007C ;_TFT_defaultFont+1008
0x1DB9A	0x016D0179 ;_TFT_defaultFont+1012
0x1DB9E	0x016D016D ;_TFT_defaultFont+1016
0x1DBA2	0x00D9016D ;_TFT_defaultFont+1020
0x1DBA6	0x00FC0002 ;_TFT_defaultFont+1024
0x1DBAA	0x00000000 ;_TFT_defaultFont+1028
0x1DBAE	0x00000000 ;_TFT_defaultFont+1032
0x1DBB2	0x00000000 ;_TFT_defaultFont+1036
0x1DBB6	0x00380038 ;_TFT_defaultFont+1040
0x1DBBA	0x006C006C ;_TFT_defaultFont+1044
0x1DBBE	0x00FE00C6 ;_TFT_defaultFont+1048
0x1DBC2	0x018300C6 ;_TFT_defaultFont+1052
0x1DBC6	0x00000183 ;_TFT_defaultFont+1056
0x1DBCA	0x00000000 ;_TFT_defaultFont+1060
0x1DBCE	0x00000000 ;_TFT_defaultFont+1064
0x1DBD2	0x6363633F ;_TFT_defaultFont+1068
0x1DBD6	0x6363633F ;_TFT_defaultFont+1072
0x1DBDA	0x0000003F ;_TFT_defaultFont+1076
0x1DBDE	0x00000000 ;_TFT_defaultFont+1080
0x1DBE2	0x0343433E ;_TFT_defaultFont+1084
0x1DBE6	0x43430303 ;_TFT_defaultFont+1088
0x1DBEA	0x0000003E ;_TFT_defaultFont+1092
0x1DBEE	0x00000000 ;_TFT_defaultFont+1096
0x1DBF2	0xC3C3633F ;_TFT_defaultFont+1100
0x1DBF6	0x63C3C3C3 ;_TFT_defaultFont+1104
0x1DBFA	0x0000003F ;_TFT_defaultFont+1108
0x1DBFE	0x00000000 ;_TFT_defaultFont+1112
0x1DC02	0x0303033F ;_TFT_defaultFont+1116
0x1DC06	0x0303031F ;_TFT_defaultFont+1120
0x1DC0A	0x0000003F ;_TFT_defaultFont+1124
0x1DC0E	0x00000000 ;_TFT_defaultFont+1128
0x1DC12	0x0303033F ;_TFT_defaultFont+1132
0x1DC16	0x0303031F ;_TFT_defaultFont+1136
0x1DC1A	0x00000003 ;_TFT_defaultFont+1140
0x1DC1E	0x00000000 ;_TFT_defaultFont+1144
0x1DC22	0x0343433E ;_TFT_defaultFont+1148
0x1DC26	0x63636373 ;_TFT_defaultFont+1152
0x1DC2A	0x0000007E ;_TFT_defaultFont+1156
0x1DC2E	0x00000000 ;_TFT_defaultFont+1160
0x1DC32	0xC3C3C3C3 ;_TFT_defaultFont+1164
0x1DC36	0xC3C3C3FF ;_TFT_defaultFont+1168
0x1DC3A	0x000000C3 ;_TFT_defaultFont+1172
0x1DC3E	0x00000000 ;_TFT_defaultFont+1176
0x1DC42	0x0606060F ;_TFT_defaultFont+1180
0x1DC46	0x06060606 ;_TFT_defaultFont+1184
0x1DC4A	0x0000000F ;_TFT_defaultFont+1188
0x1DC4E	0x00000000 ;_TFT_defaultFont+1192
0x1DC52	0x1818181E ;_TFT_defaultFont+1196
0x1DC56	0x18181818 ;_TFT_defaultFont+1200
0x1DC5A	0x0000000F ;_TFT_defaultFont+1204
0x1DC5E	0x00000000 ;_TFT_defaultFont+1208
0x1DC62	0x0F1B3363 ;_TFT_defaultFont+1212
0x1DC66	0x331B0F07 ;_TFT_defaultFont+1216
0x1DC6A	0x00000063 ;_TFT_defaultFont+1220
0x1DC6E	0x00000000 ;_TFT_defaultFont+1224
0x1DC72	0x03030303 ;_TFT_defaultFont+1228
0x1DC76	0x03030303 ;_TFT_defaultFont+1232
0x1DC7A	0x0000003F ;_TFT_defaultFont+1236
0x1DC7E	0x00000000 ;_TFT_defaultFont+1240
0x1DC82	0x00000000 ;_TFT_defaultFont+1244
0x1DC86	0x03870387 ;_TFT_defaultFont+1248
0x1DC8A	0x034D034D ;_TFT_defaultFont+1252
0x1DC8E	0x03390339 ;_TFT_defaultFont+1256
0x1DC92	0x03110311 ;_TFT_defaultFont+1260
0x1DC96	0x00000301 ;_TFT_defaultFont+1264
0x1DC9A	0x00000000 ;_TFT_defaultFont+1268
0x1DC9E	0x00000000 ;_TFT_defaultFont+1272
0x1DCA2	0x4D4D4747 ;_TFT_defaultFont+1276
0x1DCA6	0x71715959 ;_TFT_defaultFont+1280
0x1DCAA	0x00000061 ;_TFT_defaultFont+1284
0x1DCAE	0x00000000 ;_TFT_defaultFont+1288
0x1DCB2	0xC3C3C37E ;_TFT_defaultFont+1292
0x1DCB6	0xC3C3C3C3 ;_TFT_defaultFont+1296
0x1DCBA	0x0000007E ;_TFT_defaultFont+1300
0x1DCBE	0x00000000 ;_TFT_defaultFont+1304
0x1DCC2	0x6363633F ;_TFT_defaultFont+1308
0x1DCC6	0x03033F63 ;_TFT_defaultFont+1312
0x1DCCA	0x00000003 ;_TFT_defaultFont+1316
0x1DCCE	0x00000000 ;_TFT_defaultFont+1320
0x1DCD2	0xC3C3C37E ;_TFT_defaultFont+1324
0x1DCD6	0xC3C3C3C3 ;_TFT_defaultFont+1328
0x1DCDA	0x00C0607E ;_TFT_defaultFont+1332
0x1DCDE	0x00000000 ;_TFT_defaultFont+1336
0x1DCE2	0x6363633F ;_TFT_defaultFont+1340
0x1DCE6	0x63331B3F ;_TFT_defaultFont+1344
0x1DCEA	0x000000C3 ;_TFT_defaultFont+1348
0x1DCEE	0x00000000 ;_TFT_defaultFont+1352
0x1DCF2	0x0343433E ;_TFT_defaultFont+1356
0x1DCF6	0x6161603E ;_TFT_defaultFont+1360
0x1DCFA	0x0000003E ;_TFT_defaultFont+1364
0x1DCFE	0x00000000 ;_TFT_defaultFont+1368
0x1DD02	0x0C0C0C3F ;_TFT_defaultFont+1372
0x1DD06	0x0C0C0C0C ;_TFT_defaultFont+1376
0x1DD0A	0x0000000C ;_TFT_defaultFont+1380
0x1DD0E	0x00000000 ;_TFT_defaultFont+1384
0x1DD12	0x63636363 ;_TFT_defaultFont+1388
0x1DD16	0x63636363 ;_TFT_defaultFont+1392
0x1DD1A	0x0000003E ;_TFT_defaultFont+1396
0x1DD1E	0x00000000 ;_TFT_defaultFont+1400
0x1DD22	0x66C3C3C3 ;_TFT_defaultFont+1404
0x1DD26	0x183C3C66 ;_TFT_defaultFont+1408
0x1DD2A	0x00000018 ;_TFT_defaultFont+1412
0x1DD2E	0x00000000 ;_TFT_defaultFont+1416
0x1DD32	0x00000000 ;_TFT_defaultFont+1420
0x1DD36	0x0C630C63 ;_TFT_defaultFont+1424
0x1DD3A	0x0CF30C63 ;_TFT_defaultFont+1428
0x1DD3E	0x079E06F6 ;_TFT_defaultFont+1432
0x1DD42	0x030C079E ;_TFT_defaultFont+1436
0x1DD46	0x0000030C ;_TFT_defaultFont+1440
0x1DD4A	0x00000000 ;_TFT_defaultFont+1444
0x1DD4E	0x00000000 ;_TFT_defaultFont+1448
0x1DD52	0x3C66C3C3 ;_TFT_defaultFont+1452
0x1DD56	0xC3663C18 ;_TFT_defaultFont+1456
0x1DD5A	0x000000C3 ;_TFT_defaultFont+1460
0x1DD5E	0x00000000 ;_TFT_defaultFont+1464
0x1DD62	0x6666C3C3 ;_TFT_defaultFont+1468
0x1DD66	0x1818183C ;_TFT_defaultFont+1472
0x1DD6A	0x00000018 ;_TFT_defaultFont+1476
0x1DD6E	0x00000000 ;_TFT_defaultFont+1480
0x1DD72	0x1830303F ;_TFT_defaultFont+1484
0x1DD76	0x0303060C ;_TFT_defaultFont+1488
0x1DD7A	0x0000003F ;_TFT_defaultFont+1492
0x1DD7E	0x1E000000 ;_TFT_defaultFont+1496
0x1DD82	0x06060606 ;_TFT_defaultFont+1500
0x1DD86	0x06060606 ;_TFT_defaultFont+1504
0x1DD8A	0x001E0606 ;_TFT_defaultFont+1508
0x1DD8E	0x01000000 ;_TFT_defaultFont+1512
0x1DD92	0x04020201 ;_TFT_defaultFont+1516
0x1DD96	0x10080804 ;_TFT_defaultFont+1520
0x1DD9A	0x00202010 ;_TFT_defaultFont+1524
0x1DD9E	0x1E000000 ;_TFT_defaultFont+1528
0x1DDA2	0x18181818 ;_TFT_defaultFont+1532
0x1DDA6	0x18181818 ;_TFT_defaultFont+1536
0x1DDAA	0x001E1818 ;_TFT_defaultFont+1540
0x1DDAE	0x00000000 ;_TFT_defaultFont+1544
0x1DDB2	0x00000000 ;_TFT_defaultFont+1548
0x1DDB6	0x00480030 ;_TFT_defaultFont+1552
0x1DDBA	0x01020084 ;_TFT_defaultFont+1556
0x1DDBE	0x00000000 ;_TFT_defaultFont+1560
0x1DDC2	0x00000000 ;_TFT_defaultFont+1564
0x1DDC6	0x00000000 ;_TFT_defaultFont+1568
0x1DDCA	0x00000000 ;_TFT_defaultFont+1572
0x1DDCE	0x00000000 ;_TFT_defaultFont+1576
0x1DDD2	0x00000000 ;_TFT_defaultFont+1580
0x1DDD6	0x00000000 ;_TFT_defaultFont+1584
0x1DDDA	0x00FF0000 ;_TFT_defaultFont+1588
0x1DDDE	0x0C000000 ;_TFT_defaultFont+1592
0x1DDE2	0x00000018 ;_TFT_defaultFont+1596
0x1DDE6	0x00000000 ;_TFT_defaultFont+1600
0x1DDEA	0x00000000 ;_TFT_defaultFont+1604
0x1DDEE	0x00000000 ;_TFT_defaultFont+1608
0x1DDF2	0x623C0000 ;_TFT_defaultFont+1612
0x1DDF6	0x63637E60 ;_TFT_defaultFont+1616
0x1DDFA	0x0000007E ;_TFT_defaultFont+1620
0x1DDFE	0x03000000 ;_TFT_defaultFont+1624
0x1DE02	0x673B0303 ;_TFT_defaultFont+1628
0x1DE06	0x63636363 ;_TFT_defaultFont+1632
0x1DE0A	0x0000003F ;_TFT_defaultFont+1636
0x1DE0E	0x00000000 ;_TFT_defaultFont+1640
0x1DE12	0x231E0000 ;_TFT_defaultFont+1644
0x1DE16	0x23030303 ;_TFT_defaultFont+1648
0x1DE1A	0x0000001E ;_TFT_defaultFont+1652
0x1DE1E	0x60000000 ;_TFT_defaultFont+1656
0x1DE22	0x637E6060 ;_TFT_defaultFont+1660
0x1DE26	0x73636363 ;_TFT_defaultFont+1664
0x1DE2A	0x0000006E ;_TFT_defaultFont+1668
0x1DE2E	0x00000000 ;_TFT_defaultFont+1672
0x1DE32	0x633E0000 ;_TFT_defaultFont+1676
0x1DE36	0x43037F63 ;_TFT_defaultFont+1680
0x1DE3A	0x0000003E ;_TFT_defaultFont+1684
0x1DE3E	0x1C000000 ;_TFT_defaultFont+1688
0x1DE42	0x060F0606 ;_TFT_defaultFont+1692
0x1DE46	0x06060606 ;_TFT_defaultFont+1696
0x1DE4A	0x00000006 ;_TFT_defaultFont+1700
0x1DE4E	0x00000000 ;_TFT_defaultFont+1704
0x1DE52	0x637E0000 ;_TFT_defaultFont+1708
0x1DE56	0x73636363 ;_TFT_defaultFont+1712
0x1DE5A	0x3E61606E ;_TFT_defaultFont+1716
0x1DE5E	0x03000000 ;_TFT_defaultFont+1720
0x1DE62	0x673B0303 ;_TFT_defaultFont+1724
0x1DE66	0x63636363 ;_TFT_defaultFont+1728
0x1DE6A	0x00000063 ;_TFT_defaultFont+1732
0x1DE6E	0x03000000 ;_TFT_defaultFont+1736
0x1DE72	0x03030003 ;_TFT_defaultFont+1740
0x1DE76	0x03030303 ;_TFT_defaultFont+1744
0x1DE7A	0x00000003 ;_TFT_defaultFont+1748
0x1DE7E	0x06000000 ;_TFT_defaultFont+1752
0x1DE82	0x06070006 ;_TFT_defaultFont+1756
0x1DE86	0x06060606 ;_TFT_defaultFont+1760
0x1DE8A	0x03060606 ;_TFT_defaultFont+1764
0x1DE8E	0x03000000 ;_TFT_defaultFont+1768
0x1DE92	0x1B330303 ;_TFT_defaultFont+1772
0x1DE96	0x1B0F070F ;_TFT_defaultFont+1776
0x1DE9A	0x00000033 ;_TFT_defaultFont+1780
0x1DE9E	0x03000000 ;_TFT_defaultFont+1784
0x1DEA2	0x03030303 ;_TFT_defaultFont+1788
0x1DEA6	0x03030303 ;_TFT_defaultFont+1792
0x1DEAA	0x00000003 ;_TFT_defaultFont+1796
0x1DEAE	0x00000000 ;_TFT_defaultFont+1800
0x1DEB2	0x00000000 ;_TFT_defaultFont+1804
0x1DEB6	0x00000000 ;_TFT_defaultFont+1808
0x1DEBA	0x033301DF ;_TFT_defaultFont+1812
0x1DEBE	0x03330333 ;_TFT_defaultFont+1816
0x1DEC2	0x03330333 ;_TFT_defaultFont+1820
0x1DEC6	0x00000333 ;_TFT_defaultFont+1824
0x1DECA	0x00000000 ;_TFT_defaultFont+1828
0x1DECE	0x00000000 ;_TFT_defaultFont+1832
0x1DED2	0x673B0000 ;_TFT_defaultFont+1836
0x1DED6	0x63636363 ;_TFT_defaultFont+1840
0x1DEDA	0x00000063 ;_TFT_defaultFont+1844
0x1DEDE	0x00000000 ;_TFT_defaultFont+1848
0x1DEE2	0x633E0000 ;_TFT_defaultFont+1852
0x1DEE6	0x63636363 ;_TFT_defaultFont+1856
0x1DEEA	0x0000003E ;_TFT_defaultFont+1860
0x1DEEE	0x00000000 ;_TFT_defaultFont+1864
0x1DEF2	0x673B0000 ;_TFT_defaultFont+1868
0x1DEF6	0x63636363 ;_TFT_defaultFont+1872
0x1DEFA	0x0303033F ;_TFT_defaultFont+1876
0x1DEFE	0x00000000 ;_TFT_defaultFont+1880
0x1DF02	0x637E0000 ;_TFT_defaultFont+1884
0x1DF06	0x73636363 ;_TFT_defaultFont+1888
0x1DF0A	0x6060606E ;_TFT_defaultFont+1892
0x1DF0E	0x00000000 ;_TFT_defaultFont+1896
0x1DF12	0x1F1B0000 ;_TFT_defaultFont+1900
0x1DF16	0x03030303 ;_TFT_defaultFont+1904
0x1DF1A	0x00000003 ;_TFT_defaultFont+1908
0x1DF1E	0x00000000 ;_TFT_defaultFont+1912
0x1DF22	0x231E0000 ;_TFT_defaultFont+1916
0x1DF26	0x31381E07 ;_TFT_defaultFont+1920
0x1DF2A	0x0000001E ;_TFT_defaultFont+1924
0x1DF2E	0x00000000 ;_TFT_defaultFont+1928
0x1DF32	0x061F0606 ;_TFT_defaultFont+1932
0x1DF36	0x06060606 ;_TFT_defaultFont+1936
0x1DF3A	0x0000001C ;_TFT_defaultFont+1940
0x1DF3E	0x00000000 ;_TFT_defaultFont+1944
0x1DF42	0x63630000 ;_TFT_defaultFont+1948
0x1DF46	0x73636363 ;_TFT_defaultFont+1952
0x1DF4A	0x0000006E ;_TFT_defaultFont+1956
0x1DF4E	0x00000000 ;_TFT_defaultFont+1960
0x1DF52	0x63630000 ;_TFT_defaultFont+1964
0x1DF56	0x1C363663 ;_TFT_defaultFont+1968
0x1DF5A	0x0000001C ;_TFT_defaultFont+1972
0x1DF5E	0x00000000 ;_TFT_defaultFont+1976
0x1DF62	0x00000000 ;_TFT_defaultFont+1980
0x1DF66	0x00000000 ;_TFT_defaultFont+1984
0x1DF6A	0x03330333 ;_TFT_defaultFont+1988
0x1DF6E	0x01B601B6 ;_TFT_defaultFont+1992
0x1DF72	0x00CC01CE ;_TFT_defaultFont+1996
0x1DF76	0x000000CC ;_TFT_defaultFont+2000
0x1DF7A	0x00000000 ;_TFT_defaultFont+2004
0x1DF7E	0x00000000 ;_TFT_defaultFont+2008
0x1DF82	0x33330000 ;_TFT_defaultFont+2012
0x1DF86	0x331E0C1E ;_TFT_defaultFont+2016
0x1DF8A	0x00000033 ;_TFT_defaultFont+2020
0x1DF8E	0x00000000 ;_TFT_defaultFont+2024
0x1DF92	0x63630000 ;_TFT_defaultFont+2028
0x1DF96	0x1C363663 ;_TFT_defaultFont+2032
0x1DF9A	0x0C0C181C ;_TFT_defaultFont+2036
0x1DF9E	0x00000000 ;_TFT_defaultFont+2040
0x1DFA2	0x303F0000 ;_TFT_defaultFont+2044
0x1DFA6	0x03060C18 ;_TFT_defaultFont+2048
0x1DFAA	0x0000003F ;_TFT_defaultFont+2052
0x1DFAE	0x38000000 ;_TFT_defaultFont+2056
0x1DFB2	0x0C0C0C0C ;_TFT_defaultFont+2060
0x1DFB6	0x0C0C0C07 ;_TFT_defaultFont+2064
0x1DFBA	0x00380C0C ;_TFT_defaultFont+2068
0x1DFBE	0x0C000000 ;_TFT_defaultFont+2072
0x1DFC2	0x0C0C0C0C ;_TFT_defaultFont+2076
0x1DFC6	0x0C0C0C0C ;_TFT_defaultFont+2080
0x1DFCA	0x000C0C0C ;_TFT_defaultFont+2084
0x1DFCE	0x07000000 ;_TFT_defaultFont+2088
0x1DFD2	0x0C0C0C0C ;_TFT_defaultFont+2092
0x1DFD6	0x0C0C0C38 ;_TFT_defaultFont+2096
0x1DFDA	0x00070C0C ;_TFT_defaultFont+2100
0x1DFDE	0x00000000 ;_TFT_defaultFont+2104
0x1DFE2	0x00000000 ;_TFT_defaultFont+2108
0x1DFE6	0x00000000 ;_TFT_defaultFont+2112
0x1DFEA	0x021E0000 ;_TFT_defaultFont+2116
0x1DFEE	0x03F1023F ;_TFT_defaultFont+2120
0x1DFF2	0x000001E1 ;_TFT_defaultFont+2124
0x1DFF6	0x00000000 ;_TFT_defaultFont+2128
0x1DFFA	0x00000000 ;_TFT_defaultFont+2132
0x1DFFE	0x00000000 ;_TFT_defaultFont+2136
0x1E002	0x07FE0000 ;_TFT_defaultFont+2140
0x1E006	0x04020402 ;_TFT_defaultFont+2144
0x1E00A	0x04020402 ;_TFT_defaultFont+2148
0x1E00E	0x04020402 ;_TFT_defaultFont+2152
0x1E012	0x04020402 ;_TFT_defaultFont+2156
0x1E016	0x000007FE ;_TFT_defaultFont+2160
0x1E01A	0x00000000 ;_TFT_defaultFont+2164
; end of _TFT_defaultFont
;IR_Grid2_STM32_M4.c,0 :: ?ICSirgrid2_readData_readReg_L0 [1664]
0x1E01E	0x00000000 ;?ICSirgrid2_readData_readReg_L0+0
0x1E022	0x00000000 ;?ICSirgrid2_readData_readReg_L0+4
0x1E026	0x00000000 ;?ICSirgrid2_readData_readReg_L0+8
0x1E02A	0x00000000 ;?ICSirgrid2_readData_readReg_L0+12
0x1E02E	0x00000000 ;?ICSirgrid2_readData_readReg_L0+16
0x1E032	0x00000000 ;?ICSirgrid2_readData_readReg_L0+20
0x1E036	0x00000000 ;?ICSirgrid2_readData_readReg_L0+24
0x1E03A	0x00000000 ;?ICSirgrid2_readData_readReg_L0+28
0x1E03E	0x00000000 ;?ICSirgrid2_readData_readReg_L0+32
0x1E042	0x00000000 ;?ICSirgrid2_readData_readReg_L0+36
0x1E046	0x00000000 ;?ICSirgrid2_readData_readReg_L0+40
0x1E04A	0x00000000 ;?ICSirgrid2_readData_readReg_L0+44
0x1E04E	0x00000000 ;?ICSirgrid2_readData_readReg_L0+48
0x1E052	0x00000000 ;?ICSirgrid2_readData_readReg_L0+52
0x1E056	0x00000000 ;?ICSirgrid2_readData_readReg_L0+56
0x1E05A	0x00000000 ;?ICSirgrid2_readData_readReg_L0+60
0x1E05E	0x00000000 ;?ICSirgrid2_readData_readReg_L0+64
0x1E062	0x00000000 ;?ICSirgrid2_readData_readReg_L0+68
0x1E066	0x00000000 ;?ICSirgrid2_readData_readReg_L0+72
0x1E06A	0x00000000 ;?ICSirgrid2_readData_readReg_L0+76
0x1E06E	0x00000000 ;?ICSirgrid2_readData_readReg_L0+80
0x1E072	0x00000000 ;?ICSirgrid2_readData_readReg_L0+84
0x1E076	0x00000000 ;?ICSirgrid2_readData_readReg_L0+88
0x1E07A	0x00000000 ;?ICSirgrid2_readData_readReg_L0+92
0x1E07E	0x00000000 ;?ICSirgrid2_readData_readReg_L0+96
0x1E082	0x00000000 ;?ICSirgrid2_readData_readReg_L0+100
0x1E086	0x00000000 ;?ICSirgrid2_readData_readReg_L0+104
0x1E08A	0x00000000 ;?ICSirgrid2_readData_readReg_L0+108
0x1E08E	0x00000000 ;?ICSirgrid2_readData_readReg_L0+112
0x1E092	0x00000000 ;?ICSirgrid2_readData_readReg_L0+116
0x1E096	0x00000000 ;?ICSirgrid2_readData_readReg_L0+120
0x1E09A	0x00000000 ;?ICSirgrid2_readData_readReg_L0+124
0x1E09E	0x00000000 ;?ICSirgrid2_readData_readReg_L0+128
0x1E0A2	0x00000000 ;?ICSirgrid2_readData_readReg_L0+132
0x1E0A6	0x00000000 ;?ICSirgrid2_readData_readReg_L0+136
0x1E0AA	0x00000000 ;?ICSirgrid2_readData_readReg_L0+140
0x1E0AE	0x00000000 ;?ICSirgrid2_readData_readReg_L0+144
0x1E0B2	0x00000000 ;?ICSirgrid2_readData_readReg_L0+148
0x1E0B6	0x00000000 ;?ICSirgrid2_readData_readReg_L0+152
0x1E0BA	0x00000000 ;?ICSirgrid2_readData_readReg_L0+156
0x1E0BE	0x00000000 ;?ICSirgrid2_readData_readReg_L0+160
0x1E0C2	0x00000000 ;?ICSirgrid2_readData_readReg_L0+164
0x1E0C6	0x00000000 ;?ICSirgrid2_readData_readReg_L0+168
0x1E0CA	0x00000000 ;?ICSirgrid2_readData_readReg_L0+172
0x1E0CE	0x00000000 ;?ICSirgrid2_readData_readReg_L0+176
0x1E0D2	0x00000000 ;?ICSirgrid2_readData_readReg_L0+180
0x1E0D6	0x00000000 ;?ICSirgrid2_readData_readReg_L0+184
0x1E0DA	0x00000000 ;?ICSirgrid2_readData_readReg_L0+188
0x1E0DE	0x00000000 ;?ICSirgrid2_readData_readReg_L0+192
0x1E0E2	0x00000000 ;?ICSirgrid2_readData_readReg_L0+196
0x1E0E6	0x00000000 ;?ICSirgrid2_readData_readReg_L0+200
0x1E0EA	0x00000000 ;?ICSirgrid2_readData_readReg_L0+204
0x1E0EE	0x00000000 ;?ICSirgrid2_readData_readReg_L0+208
0x1E0F2	0x00000000 ;?ICSirgrid2_readData_readReg_L0+212
0x1E0F6	0x00000000 ;?ICSirgrid2_readData_readReg_L0+216
0x1E0FA	0x00000000 ;?ICSirgrid2_readData_readReg_L0+220
0x1E0FE	0x00000000 ;?ICSirgrid2_readData_readReg_L0+224
0x1E102	0x00000000 ;?ICSirgrid2_readData_readReg_L0+228
0x1E106	0x00000000 ;?ICSirgrid2_readData_readReg_L0+232
0x1E10A	0x00000000 ;?ICSirgrid2_readData_readReg_L0+236
0x1E10E	0x00000000 ;?ICSirgrid2_readData_readReg_L0+240
0x1E112	0x00000000 ;?ICSirgrid2_readData_readReg_L0+244
0x1E116	0x00000000 ;?ICSirgrid2_readData_readReg_L0+248
0x1E11A	0x00000000 ;?ICSirgrid2_readData_readReg_L0+252
0x1E11E	0x00000000 ;?ICSirgrid2_readData_readReg_L0+256
0x1E122	0x00000000 ;?ICSirgrid2_readData_readReg_L0+260
0x1E126	0x00000000 ;?ICSirgrid2_readData_readReg_L0+264
0x1E12A	0x00000000 ;?ICSirgrid2_readData_readReg_L0+268
0x1E12E	0x00000000 ;?ICSirgrid2_readData_readReg_L0+272
0x1E132	0x00000000 ;?ICSirgrid2_readData_readReg_L0+276
0x1E136	0x00000000 ;?ICSirgrid2_readData_readReg_L0+280
0x1E13A	0x00000000 ;?ICSirgrid2_readData_readReg_L0+284
0x1E13E	0x00000000 ;?ICSirgrid2_readData_readReg_L0+288
0x1E142	0x00000000 ;?ICSirgrid2_readData_readReg_L0+292
0x1E146	0x00000000 ;?ICSirgrid2_readData_readReg_L0+296
0x1E14A	0x00000000 ;?ICSirgrid2_readData_readReg_L0+300
0x1E14E	0x00000000 ;?ICSirgrid2_readData_readReg_L0+304
0x1E152	0x00000000 ;?ICSirgrid2_readData_readReg_L0+308
0x1E156	0x00000000 ;?ICSirgrid2_readData_readReg_L0+312
0x1E15A	0x00000000 ;?ICSirgrid2_readData_readReg_L0+316
0x1E15E	0x00000000 ;?ICSirgrid2_readData_readReg_L0+320
0x1E162	0x00000000 ;?ICSirgrid2_readData_readReg_L0+324
0x1E166	0x00000000 ;?ICSirgrid2_readData_readReg_L0+328
0x1E16A	0x00000000 ;?ICSirgrid2_readData_readReg_L0+332
0x1E16E	0x00000000 ;?ICSirgrid2_readData_readReg_L0+336
0x1E172	0x00000000 ;?ICSirgrid2_readData_readReg_L0+340
0x1E176	0x00000000 ;?ICSirgrid2_readData_readReg_L0+344
0x1E17A	0x00000000 ;?ICSirgrid2_readData_readReg_L0+348
0x1E17E	0x00000000 ;?ICSirgrid2_readData_readReg_L0+352
0x1E182	0x00000000 ;?ICSirgrid2_readData_readReg_L0+356
0x1E186	0x00000000 ;?ICSirgrid2_readData_readReg_L0+360
0x1E18A	0x00000000 ;?ICSirgrid2_readData_readReg_L0+364
0x1E18E	0x00000000 ;?ICSirgrid2_readData_readReg_L0+368
0x1E192	0x00000000 ;?ICSirgrid2_readData_readReg_L0+372
0x1E196	0x00000000 ;?ICSirgrid2_readData_readReg_L0+376
0x1E19A	0x00000000 ;?ICSirgrid2_readData_readReg_L0+380
0x1E19E	0x00000000 ;?ICSirgrid2_readData_readReg_L0+384
0x1E1A2	0x00000000 ;?ICSirgrid2_readData_readReg_L0+388
0x1E1A6	0x00000000 ;?ICSirgrid2_readData_readReg_L0+392
0x1E1AA	0x00000000 ;?ICSirgrid2_readData_readReg_L0+396
0x1E1AE	0x00000000 ;?ICSirgrid2_readData_readReg_L0+400
0x1E1B2	0x00000000 ;?ICSirgrid2_readData_readReg_L0+404
0x1E1B6	0x00000000 ;?ICSirgrid2_readData_readReg_L0+408
0x1E1BA	0x00000000 ;?ICSirgrid2_readData_readReg_L0+412
0x1E1BE	0x00000000 ;?ICSirgrid2_readData_readReg_L0+416
0x1E1C2	0x00000000 ;?ICSirgrid2_readData_readReg_L0+420
0x1E1C6	0x00000000 ;?ICSirgrid2_readData_readReg_L0+424
0x1E1CA	0x00000000 ;?ICSirgrid2_readData_readReg_L0+428
0x1E1CE	0x00000000 ;?ICSirgrid2_readData_readReg_L0+432
0x1E1D2	0x00000000 ;?ICSirgrid2_readData_readReg_L0+436
0x1E1D6	0x00000000 ;?ICSirgrid2_readData_readReg_L0+440
0x1E1DA	0x00000000 ;?ICSirgrid2_readData_readReg_L0+444
0x1E1DE	0x00000000 ;?ICSirgrid2_readData_readReg_L0+448
0x1E1E2	0x00000000 ;?ICSirgrid2_readData_readReg_L0+452
0x1E1E6	0x00000000 ;?ICSirgrid2_readData_readReg_L0+456
0x1E1EA	0x00000000 ;?ICSirgrid2_readData_readReg_L0+460
0x1E1EE	0x00000000 ;?ICSirgrid2_readData_readReg_L0+464
0x1E1F2	0x00000000 ;?ICSirgrid2_readData_readReg_L0+468
0x1E1F6	0x00000000 ;?ICSirgrid2_readData_readReg_L0+472
0x1E1FA	0x00000000 ;?ICSirgrid2_readData_readReg_L0+476
0x1E1FE	0x00000000 ;?ICSirgrid2_readData_readReg_L0+480
0x1E202	0x00000000 ;?ICSirgrid2_readData_readReg_L0+484
0x1E206	0x00000000 ;?ICSirgrid2_readData_readReg_L0+488
0x1E20A	0x00000000 ;?ICSirgrid2_readData_readReg_L0+492
0x1E20E	0x00000000 ;?ICSirgrid2_readData_readReg_L0+496
0x1E212	0x00000000 ;?ICSirgrid2_readData_readReg_L0+500
0x1E216	0x00000000 ;?ICSirgrid2_readData_readReg_L0+504
0x1E21A	0x00000000 ;?ICSirgrid2_readData_readReg_L0+508
0x1E21E	0x00000000 ;?ICSirgrid2_readData_readReg_L0+512
0x1E222	0x00000000 ;?ICSirgrid2_readData_readReg_L0+516
0x1E226	0x00000000 ;?ICSirgrid2_readData_readReg_L0+520
0x1E22A	0x00000000 ;?ICSirgrid2_readData_readReg_L0+524
0x1E22E	0x00000000 ;?ICSirgrid2_readData_readReg_L0+528
0x1E232	0x00000000 ;?ICSirgrid2_readData_readReg_L0+532
0x1E236	0x00000000 ;?ICSirgrid2_readData_readReg_L0+536
0x1E23A	0x00000000 ;?ICSirgrid2_readData_readReg_L0+540
0x1E23E	0x00000000 ;?ICSirgrid2_readData_readReg_L0+544
0x1E242	0x00000000 ;?ICSirgrid2_readData_readReg_L0+548
0x1E246	0x00000000 ;?ICSirgrid2_readData_readReg_L0+552
0x1E24A	0x00000000 ;?ICSirgrid2_readData_readReg_L0+556
0x1E24E	0x00000000 ;?ICSirgrid2_readData_readReg_L0+560
0x1E252	0x00000000 ;?ICSirgrid2_readData_readReg_L0+564
0x1E256	0x00000000 ;?ICSirgrid2_readData_readReg_L0+568
0x1E25A	0x00000000 ;?ICSirgrid2_readData_readReg_L0+572
0x1E25E	0x00000000 ;?ICSirgrid2_readData_readReg_L0+576
0x1E262	0x00000000 ;?ICSirgrid2_readData_readReg_L0+580
0x1E266	0x00000000 ;?ICSirgrid2_readData_readReg_L0+584
0x1E26A	0x00000000 ;?ICSirgrid2_readData_readReg_L0+588
0x1E26E	0x00000000 ;?ICSirgrid2_readData_readReg_L0+592
0x1E272	0x00000000 ;?ICSirgrid2_readData_readReg_L0+596
0x1E276	0x00000000 ;?ICSirgrid2_readData_readReg_L0+600
0x1E27A	0x00000000 ;?ICSirgrid2_readData_readReg_L0+604
0x1E27E	0x00000000 ;?ICSirgrid2_readData_readReg_L0+608
0x1E282	0x00000000 ;?ICSirgrid2_readData_readReg_L0+612
0x1E286	0x00000000 ;?ICSirgrid2_readData_readReg_L0+616
0x1E28A	0x00000000 ;?ICSirgrid2_readData_readReg_L0+620
0x1E28E	0x00000000 ;?ICSirgrid2_readData_readReg_L0+624
0x1E292	0x00000000 ;?ICSirgrid2_readData_readReg_L0+628
0x1E296	0x00000000 ;?ICSirgrid2_readData_readReg_L0+632
0x1E29A	0x00000000 ;?ICSirgrid2_readData_readReg_L0+636
0x1E29E	0x00000000 ;?ICSirgrid2_readData_readReg_L0+640
0x1E2A2	0x00000000 ;?ICSirgrid2_readData_readReg_L0+644
0x1E2A6	0x00000000 ;?ICSirgrid2_readData_readReg_L0+648
0x1E2AA	0x00000000 ;?ICSirgrid2_readData_readReg_L0+652
0x1E2AE	0x00000000 ;?ICSirgrid2_readData_readReg_L0+656
0x1E2B2	0x00000000 ;?ICSirgrid2_readData_readReg_L0+660
0x1E2B6	0x00000000 ;?ICSirgrid2_readData_readReg_L0+664
0x1E2BA	0x00000000 ;?ICSirgrid2_readData_readReg_L0+668
0x1E2BE	0x00000000 ;?ICSirgrid2_readData_readReg_L0+672
0x1E2C2	0x00000000 ;?ICSirgrid2_readData_readReg_L0+676
0x1E2C6	0x00000000 ;?ICSirgrid2_readData_readReg_L0+680
0x1E2CA	0x00000000 ;?ICSirgrid2_readData_readReg_L0+684
0x1E2CE	0x00000000 ;?ICSirgrid2_readData_readReg_L0+688
0x1E2D2	0x00000000 ;?ICSirgrid2_readData_readReg_L0+692
0x1E2D6	0x00000000 ;?ICSirgrid2_readData_readReg_L0+696
0x1E2DA	0x00000000 ;?ICSirgrid2_readData_readReg_L0+700
0x1E2DE	0x00000000 ;?ICSirgrid2_readData_readReg_L0+704
0x1E2E2	0x00000000 ;?ICSirgrid2_readData_readReg_L0+708
0x1E2E6	0x00000000 ;?ICSirgrid2_readData_readReg_L0+712
0x1E2EA	0x00000000 ;?ICSirgrid2_readData_readReg_L0+716
0x1E2EE	0x00000000 ;?ICSirgrid2_readData_readReg_L0+720
0x1E2F2	0x00000000 ;?ICSirgrid2_readData_readReg_L0+724
0x1E2F6	0x00000000 ;?ICSirgrid2_readData_readReg_L0+728
0x1E2FA	0x00000000 ;?ICSirgrid2_readData_readReg_L0+732
0x1E2FE	0x00000000 ;?ICSirgrid2_readData_readReg_L0+736
0x1E302	0x00000000 ;?ICSirgrid2_readData_readReg_L0+740
0x1E306	0x00000000 ;?ICSirgrid2_readData_readReg_L0+744
0x1E30A	0x00000000 ;?ICSirgrid2_readData_readReg_L0+748
0x1E30E	0x00000000 ;?ICSirgrid2_readData_readReg_L0+752
0x1E312	0x00000000 ;?ICSirgrid2_readData_readReg_L0+756
0x1E316	0x00000000 ;?ICSirgrid2_readData_readReg_L0+760
0x1E31A	0x00000000 ;?ICSirgrid2_readData_readReg_L0+764
0x1E31E	0x00000000 ;?ICSirgrid2_readData_readReg_L0+768
0x1E322	0x00000000 ;?ICSirgrid2_readData_readReg_L0+772
0x1E326	0x00000000 ;?ICSirgrid2_readData_readReg_L0+776
0x1E32A	0x00000000 ;?ICSirgrid2_readData_readReg_L0+780
0x1E32E	0x00000000 ;?ICSirgrid2_readData_readReg_L0+784
0x1E332	0x00000000 ;?ICSirgrid2_readData_readReg_L0+788
0x1E336	0x00000000 ;?ICSirgrid2_readData_readReg_L0+792
0x1E33A	0x00000000 ;?ICSirgrid2_readData_readReg_L0+796
0x1E33E	0x00000000 ;?ICSirgrid2_readData_readReg_L0+800
0x1E342	0x00000000 ;?ICSirgrid2_readData_readReg_L0+804
0x1E346	0x00000000 ;?ICSirgrid2_readData_readReg_L0+808
0x1E34A	0x00000000 ;?ICSirgrid2_readData_readReg_L0+812
0x1E34E	0x00000000 ;?ICSirgrid2_readData_readReg_L0+816
0x1E352	0x00000000 ;?ICSirgrid2_readData_readReg_L0+820
0x1E356	0x00000000 ;?ICSirgrid2_readData_readReg_L0+824
0x1E35A	0x00000000 ;?ICSirgrid2_readData_readReg_L0+828
0x1E35E	0x00000000 ;?ICSirgrid2_readData_readReg_L0+832
0x1E362	0x00000000 ;?ICSirgrid2_readData_readReg_L0+836
0x1E366	0x00000000 ;?ICSirgrid2_readData_readReg_L0+840
0x1E36A	0x00000000 ;?ICSirgrid2_readData_readReg_L0+844
0x1E36E	0x00000000 ;?ICSirgrid2_readData_readReg_L0+848
0x1E372	0x00000000 ;?ICSirgrid2_readData_readReg_L0+852
0x1E376	0x00000000 ;?ICSirgrid2_readData_readReg_L0+856
0x1E37A	0x00000000 ;?ICSirgrid2_readData_readReg_L0+860
0x1E37E	0x00000000 ;?ICSirgrid2_readData_readReg_L0+864
0x1E382	0x00000000 ;?ICSirgrid2_readData_readReg_L0+868
0x1E386	0x00000000 ;?ICSirgrid2_readData_readReg_L0+872
0x1E38A	0x00000000 ;?ICSirgrid2_readData_readReg_L0+876
0x1E38E	0x00000000 ;?ICSirgrid2_readData_readReg_L0+880
0x1E392	0x00000000 ;?ICSirgrid2_readData_readReg_L0+884
0x1E396	0x00000000 ;?ICSirgrid2_readData_readReg_L0+888
0x1E39A	0x00000000 ;?ICSirgrid2_readData_readReg_L0+892
0x1E39E	0x00000000 ;?ICSirgrid2_readData_readReg_L0+896
0x1E3A2	0x00000000 ;?ICSirgrid2_readData_readReg_L0+900
0x1E3A6	0x00000000 ;?ICSirgrid2_readData_readReg_L0+904
0x1E3AA	0x00000000 ;?ICSirgrid2_readData_readReg_L0+908
0x1E3AE	0x00000000 ;?ICSirgrid2_readData_readReg_L0+912
0x1E3B2	0x00000000 ;?ICSirgrid2_readData_readReg_L0+916
0x1E3B6	0x00000000 ;?ICSirgrid2_readData_readReg_L0+920
0x1E3BA	0x00000000 ;?ICSirgrid2_readData_readReg_L0+924
0x1E3BE	0x00000000 ;?ICSirgrid2_readData_readReg_L0+928
0x1E3C2	0x00000000 ;?ICSirgrid2_readData_readReg_L0+932
0x1E3C6	0x00000000 ;?ICSirgrid2_readData_readReg_L0+936
0x1E3CA	0x00000000 ;?ICSirgrid2_readData_readReg_L0+940
0x1E3CE	0x00000000 ;?ICSirgrid2_readData_readReg_L0+944
0x1E3D2	0x00000000 ;?ICSirgrid2_readData_readReg_L0+948
0x1E3D6	0x00000000 ;?ICSirgrid2_readData_readReg_L0+952
0x1E3DA	0x00000000 ;?ICSirgrid2_readData_readReg_L0+956
0x1E3DE	0x00000000 ;?ICSirgrid2_readData_readReg_L0+960
0x1E3E2	0x00000000 ;?ICSirgrid2_readData_readReg_L0+964
0x1E3E6	0x00000000 ;?ICSirgrid2_readData_readReg_L0+968
0x1E3EA	0x00000000 ;?ICSirgrid2_readData_readReg_L0+972
0x1E3EE	0x00000000 ;?ICSirgrid2_readData_readReg_L0+976
0x1E3F2	0x00000000 ;?ICSirgrid2_readData_readReg_L0+980
0x1E3F6	0x00000000 ;?ICSirgrid2_readData_readReg_L0+984
0x1E3FA	0x00000000 ;?ICSirgrid2_readData_readReg_L0+988
0x1E3FE	0x00000000 ;?ICSirgrid2_readData_readReg_L0+992
0x1E402	0x00000000 ;?ICSirgrid2_readData_readReg_L0+996
0x1E406	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1000
0x1E40A	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1004
0x1E40E	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1008
0x1E412	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1012
0x1E416	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1016
0x1E41A	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1020
0x1E41E	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1024
0x1E422	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1028
0x1E426	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1032
0x1E42A	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1036
0x1E42E	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1040
0x1E432	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1044
0x1E436	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1048
0x1E43A	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1052
0x1E43E	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1056
0x1E442	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1060
0x1E446	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1064
0x1E44A	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1068
0x1E44E	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1072
0x1E452	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1076
0x1E456	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1080
0x1E45A	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1084
0x1E45E	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1088
0x1E462	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1092
0x1E466	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1096
0x1E46A	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1100
0x1E46E	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1104
0x1E472	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1108
0x1E476	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1112
0x1E47A	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1116
0x1E47E	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1120
0x1E482	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1124
0x1E486	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1128
0x1E48A	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1132
0x1E48E	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1136
0x1E492	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1140
0x1E496	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1144
0x1E49A	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1148
0x1E49E	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1152
0x1E4A2	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1156
0x1E4A6	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1160
0x1E4AA	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1164
0x1E4AE	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1168
0x1E4B2	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1172
0x1E4B6	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1176
0x1E4BA	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1180
0x1E4BE	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1184
0x1E4C2	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1188
0x1E4C6	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1192
0x1E4CA	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1196
0x1E4CE	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1200
0x1E4D2	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1204
0x1E4D6	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1208
0x1E4DA	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1212
0x1E4DE	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1216
0x1E4E2	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1220
0x1E4E6	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1224
0x1E4EA	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1228
0x1E4EE	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1232
0x1E4F2	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1236
0x1E4F6	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1240
0x1E4FA	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1244
0x1E4FE	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1248
0x1E502	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1252
0x1E506	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1256
0x1E50A	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1260
0x1E50E	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1264
0x1E512	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1268
0x1E516	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1272
0x1E51A	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1276
0x1E51E	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1280
0x1E522	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1284
0x1E526	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1288
0x1E52A	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1292
0x1E52E	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1296
0x1E532	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1300
0x1E536	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1304
0x1E53A	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1308
0x1E53E	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1312
0x1E542	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1316
0x1E546	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1320
0x1E54A	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1324
0x1E54E	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1328
0x1E552	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1332
0x1E556	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1336
0x1E55A	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1340
0x1E55E	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1344
0x1E562	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1348
0x1E566	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1352
0x1E56A	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1356
0x1E56E	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1360
0x1E572	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1364
0x1E576	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1368
0x1E57A	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1372
0x1E57E	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1376
0x1E582	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1380
0x1E586	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1384
0x1E58A	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1388
0x1E58E	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1392
0x1E592	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1396
0x1E596	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1400
0x1E59A	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1404
0x1E59E	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1408
0x1E5A2	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1412
0x1E5A6	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1416
0x1E5AA	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1420
0x1E5AE	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1424
0x1E5B2	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1428
0x1E5B6	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1432
0x1E5BA	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1436
0x1E5BE	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1440
0x1E5C2	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1444
0x1E5C6	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1448
0x1E5CA	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1452
0x1E5CE	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1456
0x1E5D2	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1460
0x1E5D6	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1464
0x1E5DA	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1468
0x1E5DE	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1472
0x1E5E2	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1476
0x1E5E6	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1480
0x1E5EA	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1484
0x1E5EE	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1488
0x1E5F2	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1492
0x1E5F6	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1496
0x1E5FA	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1500
0x1E5FE	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1504
0x1E602	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1508
0x1E606	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1512
0x1E60A	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1516
0x1E60E	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1520
0x1E612	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1524
0x1E616	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1528
0x1E61A	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1532
0x1E61E	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1536
0x1E622	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1540
0x1E626	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1544
0x1E62A	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1548
0x1E62E	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1552
0x1E632	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1556
0x1E636	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1560
0x1E63A	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1564
0x1E63E	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1568
0x1E642	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1572
0x1E646	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1576
0x1E64A	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1580
0x1E64E	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1584
0x1E652	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1588
0x1E656	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1592
0x1E65A	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1596
0x1E65E	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1600
0x1E662	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1604
0x1E666	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1608
0x1E66A	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1612
0x1E66E	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1616
0x1E672	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1620
0x1E676	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1624
0x1E67A	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1628
0x1E67E	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1632
0x1E682	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1636
0x1E686	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1640
0x1E68A	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1644
0x1E68E	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1648
0x1E692	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1652
0x1E696	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1656
0x1E69A	0x00000000 ;?ICSirgrid2_readData_readReg_L0+1660
; end of ?ICSirgrid2_readData_readReg_L0
;__Lib_GPIO_32F4xx_Defs.c,810 :: __GPIO_MODULE_USART2_PD56 [108]
0x1E6A0	0x00000735 ;__GPIO_MODULE_USART2_PD56+0
0x1E6A4	0x00000736 ;__GPIO_MODULE_USART2_PD56+4
0x1E6A8	0xFFFFFFFF ;__GPIO_MODULE_USART2_PD56+8
0x1E6AC	0x00000000 ;__GPIO_MODULE_USART2_PD56+12
0x1E6B0	0x00000000 ;__GPIO_MODULE_USART2_PD56+16
0x1E6B4	0x00000000 ;__GPIO_MODULE_USART2_PD56+20
0x1E6B8	0x00000000 ;__GPIO_MODULE_USART2_PD56+24
0x1E6BC	0x00000000 ;__GPIO_MODULE_USART2_PD56+28
0x1E6C0	0x00000000 ;__GPIO_MODULE_USART2_PD56+32
0x1E6C4	0x00000000 ;__GPIO_MODULE_USART2_PD56+36
0x1E6C8	0x00000000 ;__GPIO_MODULE_USART2_PD56+40
0x1E6CC	0x00000000 ;__GPIO_MODULE_USART2_PD56+44
0x1E6D0	0x00000000 ;__GPIO_MODULE_USART2_PD56+48
0x1E6D4	0x00000818 ;__GPIO_MODULE_USART2_PD56+52
0x1E6D8	0x00000818 ;__GPIO_MODULE_USART2_PD56+56
0x1E6DC	0x00000000 ;__GPIO_MODULE_USART2_PD56+60
0x1E6E0	0x00000000 ;__GPIO_MODULE_USART2_PD56+64
0x1E6E4	0x00000000 ;__GPIO_MODULE_USART2_PD56+68
0x1E6E8	0x00000000 ;__GPIO_MODULE_USART2_PD56+72
0x1E6EC	0x00000000 ;__GPIO_MODULE_USART2_PD56+76
0x1E6F0	0x00000000 ;__GPIO_MODULE_USART2_PD56+80
0x1E6F4	0x00000000 ;__GPIO_MODULE_USART2_PD56+84
0x1E6F8	0x00000000 ;__GPIO_MODULE_USART2_PD56+88
0x1E6FC	0x00000000 ;__GPIO_MODULE_USART2_PD56+92
0x1E700	0x00000000 ;__GPIO_MODULE_USART2_PD56+96
0x1E704	0x00000000 ;__GPIO_MODULE_USART2_PD56+100
0x1E708	0x00000000 ;__GPIO_MODULE_USART2_PD56+104
; end of __GPIO_MODULE_USART2_PD56
;__Lib_GPIO_32F4xx_Defs.c,741 :: __GPIO_MODULE_SPI1_PA56_PB5 [108]
0x1E70C	0x00000505 ;__GPIO_MODULE_SPI1_PA56_PB5+0
0x1E710	0x00000506 ;__GPIO_MODULE_SPI1_PA56_PB5+4
0x1E714	0x00000515 ;__GPIO_MODULE_SPI1_PA56_PB5+8
0x1E718	0xFFFFFFFF ;__GPIO_MODULE_SPI1_PA56_PB5+12
0x1E71C	0x00000000 ;__GPIO_MODULE_SPI1_PA56_PB5+16
0x1E720	0x00000000 ;__GPIO_MODULE_SPI1_PA56_PB5+20
0x1E724	0x00000000 ;__GPIO_MODULE_SPI1_PA56_PB5+24
0x1E728	0x00000000 ;__GPIO_MODULE_SPI1_PA56_PB5+28
0x1E72C	0x00000000 ;__GPIO_MODULE_SPI1_PA56_PB5+32
0x1E730	0x00000000 ;__GPIO_MODULE_SPI1_PA56_PB5+36
0x1E734	0x00000000 ;__GPIO_MODULE_SPI1_PA56_PB5+40
0x1E738	0x00000000 ;__GPIO_MODULE_SPI1_PA56_PB5+44
0x1E73C	0x00000000 ;__GPIO_MODULE_SPI1_PA56_PB5+48
0x1E740	0x00000818 ;__GPIO_MODULE_SPI1_PA56_PB5+52
0x1E744	0x00000818 ;__GPIO_MODULE_SPI1_PA56_PB5+56
0x1E748	0x00000818 ;__GPIO_MODULE_SPI1_PA56_PB5+60
0x1E74C	0xFFFFFFFF ;__GPIO_MODULE_SPI1_PA56_PB5+64
0x1E750	0x00000000 ;__GPIO_MODULE_SPI1_PA56_PB5+68
0x1E754	0x00000000 ;__GPIO_MODULE_SPI1_PA56_PB5+72
0x1E758	0x00000000 ;__GPIO_MODULE_SPI1_PA56_PB5+76
0x1E75C	0x00000000 ;__GPIO_MODULE_SPI1_PA56_PB5+80
0x1E760	0x00000000 ;__GPIO_MODULE_SPI1_PA56_PB5+84
0x1E764	0x00000000 ;__GPIO_MODULE_SPI1_PA56_PB5+88
0x1E768	0x00000000 ;__GPIO_MODULE_SPI1_PA56_PB5+92
0x1E76C	0x00000000 ;__GPIO_MODULE_SPI1_PA56_PB5+96
0x1E770	0x00000000 ;__GPIO_MODULE_SPI1_PA56_PB5+100
0x1E774	0x00000000 ;__GPIO_MODULE_SPI1_PA56_PB5+104
; end of __GPIO_MODULE_SPI1_PA56_PB5
;__Lib_GPIO_32F4xx_Defs.c,761 :: __GPIO_MODULE_SPI3_PC10_11_12 [108]
0x1E778	0x0000062A ;__GPIO_MODULE_SPI3_PC10_11_12+0
0x1E77C	0x0000062B ;__GPIO_MODULE_SPI3_PC10_11_12+4
0x1E780	0x0000062C ;__GPIO_MODULE_SPI3_PC10_11_12+8
0x1E784	0xFFFFFFFF ;__GPIO_MODULE_SPI3_PC10_11_12+12
0x1E788	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+16
0x1E78C	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+20
0x1E790	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+24
0x1E794	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+28
0x1E798	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+32
0x1E79C	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+36
0x1E7A0	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+40
0x1E7A4	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+44
0x1E7A8	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+48
0x1E7AC	0x00000818 ;__GPIO_MODULE_SPI3_PC10_11_12+52
0x1E7B0	0x00000818 ;__GPIO_MODULE_SPI3_PC10_11_12+56
0x1E7B4	0x00000818 ;__GPIO_MODULE_SPI3_PC10_11_12+60
0x1E7B8	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+64
0x1E7BC	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+68
0x1E7C0	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+72
0x1E7C4	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+76
0x1E7C8	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+80
0x1E7CC	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+84
0x1E7D0	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+88
0x1E7D4	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+92
0x1E7D8	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+96
0x1E7DC	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+100
0x1E7E0	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+104
; end of __GPIO_MODULE_SPI3_PC10_11_12
;__Lib_GPIO_32F4xx_Defs.c,802 :: __GPIO_MODULE_USART1_PB67 [108]
0x1E7E4	0x00000716 ;__GPIO_MODULE_USART1_PB67+0
0x1E7E8	0x00000717 ;__GPIO_MODULE_USART1_PB67+4
0x1E7EC	0xFFFFFFFF ;__GPIO_MODULE_USART1_PB67+8
0x1E7F0	0x00000000 ;__GPIO_MODULE_USART1_PB67+12
0x1E7F4	0x00000000 ;__GPIO_MODULE_USART1_PB67+16
0x1E7F8	0x00000000 ;__GPIO_MODULE_USART1_PB67+20
0x1E7FC	0x00000000 ;__GPIO_MODULE_USART1_PB67+24
0x1E800	0x00000000 ;__GPIO_MODULE_USART1_PB67+28
0x1E804	0x00000000 ;__GPIO_MODULE_USART1_PB67+32
0x1E808	0x00000000 ;__GPIO_MODULE_USART1_PB67+36
0x1E80C	0x00000000 ;__GPIO_MODULE_USART1_PB67+40
0x1E810	0x00000000 ;__GPIO_MODULE_USART1_PB67+44
0x1E814	0x00000000 ;__GPIO_MODULE_USART1_PB67+48
0x1E818	0x00000818 ;__GPIO_MODULE_USART1_PB67+52
0x1E81C	0x00000818 ;__GPIO_MODULE_USART1_PB67+56
0x1E820	0x00000000 ;__GPIO_MODULE_USART1_PB67+60
0x1E824	0x00000000 ;__GPIO_MODULE_USART1_PB67+64
0x1E828	0x00000000 ;__GPIO_MODULE_USART1_PB67+68
0x1E82C	0x00000000 ;__GPIO_MODULE_USART1_PB67+72
0x1E830	0x00000000 ;__GPIO_MODULE_USART1_PB67+76
0x1E834	0x00000000 ;__GPIO_MODULE_USART1_PB67+80
0x1E838	0x00000000 ;__GPIO_MODULE_USART1_PB67+84
0x1E83C	0x00000000 ;__GPIO_MODULE_USART1_PB67+88
0x1E840	0x00000000 ;__GPIO_MODULE_USART1_PB67+92
0x1E844	0x00000000 ;__GPIO_MODULE_USART1_PB67+96
0x1E848	0x00000000 ;__GPIO_MODULE_USART1_PB67+100
0x1E84C	0x00000000 ;__GPIO_MODULE_USART1_PB67+104
; end of __GPIO_MODULE_USART1_PB67
;__Lib_GPIO_32F4xx_Defs.c,834 :: __GPIO_MODULE_USART6_PC67 [108]
0x1E850	0x00000826 ;__GPIO_MODULE_USART6_PC67+0
0x1E854	0x00000827 ;__GPIO_MODULE_USART6_PC67+4
0x1E858	0xFFFFFFFF ;__GPIO_MODULE_USART6_PC67+8
0x1E85C	0x00000000 ;__GPIO_MODULE_USART6_PC67+12
0x1E860	0x00000000 ;__GPIO_MODULE_USART6_PC67+16
0x1E864	0x00000000 ;__GPIO_MODULE_USART6_PC67+20
0x1E868	0x00000000 ;__GPIO_MODULE_USART6_PC67+24
0x1E86C	0x00000000 ;__GPIO_MODULE_USART6_PC67+28
0x1E870	0x00000000 ;__GPIO_MODULE_USART6_PC67+32
0x1E874	0x00000000 ;__GPIO_MODULE_USART6_PC67+36
0x1E878	0x00000000 ;__GPIO_MODULE_USART6_PC67+40
0x1E87C	0x00000000 ;__GPIO_MODULE_USART6_PC67+44
0x1E880	0x00000000 ;__GPIO_MODULE_USART6_PC67+48
0x1E884	0x00000818 ;__GPIO_MODULE_USART6_PC67+52
0x1E888	0x00000818 ;__GPIO_MODULE_USART6_PC67+56
0x1E88C	0x00000000 ;__GPIO_MODULE_USART6_PC67+60
0x1E890	0x00000000 ;__GPIO_MODULE_USART6_PC67+64
0x1E894	0x00000000 ;__GPIO_MODULE_USART6_PC67+68
0x1E898	0x00000000 ;__GPIO_MODULE_USART6_PC67+72
0x1E89C	0x00000000 ;__GPIO_MODULE_USART6_PC67+76
0x1E8A0	0x00000000 ;__GPIO_MODULE_USART6_PC67+80
0x1E8A4	0x00000000 ;__GPIO_MODULE_USART6_PC67+84
0x1E8A8	0x00000000 ;__GPIO_MODULE_USART6_PC67+88
0x1E8AC	0x00000000 ;__GPIO_MODULE_USART6_PC67+92
0x1E8B0	0x00000000 ;__GPIO_MODULE_USART6_PC67+96
0x1E8B4	0x00000000 ;__GPIO_MODULE_USART6_PC67+100
0x1E8B8	0x00000000 ;__GPIO_MODULE_USART6_PC67+104
; end of __GPIO_MODULE_USART6_PC67
;__Lib_GPIO_32F4xx_Defs.c,826 :: __GPIO_MODULE_USART3_PD89 [108]
0x1E8BC	0x00000738 ;__GPIO_MODULE_USART3_PD89+0
0x1E8C0	0x00000739 ;__GPIO_MODULE_USART3_PD89+4
0x1E8C4	0xFFFFFFFF ;__GPIO_MODULE_USART3_PD89+8
0x1E8C8	0x00000000 ;__GPIO_MODULE_USART3_PD89+12
0x1E8CC	0x00000000 ;__GPIO_MODULE_USART3_PD89+16
0x1E8D0	0x00000000 ;__GPIO_MODULE_USART3_PD89+20
0x1E8D4	0x00000000 ;__GPIO_MODULE_USART3_PD89+24
0x1E8D8	0x00000000 ;__GPIO_MODULE_USART3_PD89+28
0x1E8DC	0x00000000 ;__GPIO_MODULE_USART3_PD89+32
0x1E8E0	0x00000000 ;__GPIO_MODULE_USART3_PD89+36
0x1E8E4	0x00000000 ;__GPIO_MODULE_USART3_PD89+40
0x1E8E8	0x00000000 ;__GPIO_MODULE_USART3_PD89+44
0x1E8EC	0x00000000 ;__GPIO_MODULE_USART3_PD89+48
0x1E8F0	0x00000818 ;__GPIO_MODULE_USART3_PD89+52
0x1E8F4	0x00000818 ;__GPIO_MODULE_USART3_PD89+56
0x1E8F8	0x00000000 ;__GPIO_MODULE_USART3_PD89+60
0x1E8FC	0x00000000 ;__GPIO_MODULE_USART3_PD89+64
0x1E900	0x00000000 ;__GPIO_MODULE_USART3_PD89+68
0x1E904	0x00000000 ;__GPIO_MODULE_USART3_PD89+72
0x1E908	0x00000000 ;__GPIO_MODULE_USART3_PD89+76
0x1E90C	0x00000000 ;__GPIO_MODULE_USART3_PD89+80
0x1E910	0x00000000 ;__GPIO_MODULE_USART3_PD89+84
0x1E914	0x00000000 ;__GPIO_MODULE_USART3_PD89+88
0x1E918	0x00000000 ;__GPIO_MODULE_USART3_PD89+92
0x1E91C	0x00000000 ;__GPIO_MODULE_USART3_PD89+96
0x1E920	0x00000000 ;__GPIO_MODULE_USART3_PD89+100
0x1E924	0x00000000 ;__GPIO_MODULE_USART3_PD89+104
; end of __GPIO_MODULE_USART3_PD89
;__Lib_GPIO_32F4xx_Defs.c,782 :: __GPIO_MODULE_I2C2_PF01 [108]
0x1E928	0x00000451 ;__GPIO_MODULE_I2C2_PF01+0
0x1E92C	0x00000450 ;__GPIO_MODULE_I2C2_PF01+4
0x1E930	0xFFFFFFFF ;__GPIO_MODULE_I2C2_PF01+8
0x1E934	0x00000000 ;__GPIO_MODULE_I2C2_PF01+12
0x1E938	0x00000000 ;__GPIO_MODULE_I2C2_PF01+16
0x1E93C	0x00000000 ;__GPIO_MODULE_I2C2_PF01+20
0x1E940	0x00000000 ;__GPIO_MODULE_I2C2_PF01+24
0x1E944	0x00000000 ;__GPIO_MODULE_I2C2_PF01+28
0x1E948	0x00000000 ;__GPIO_MODULE_I2C2_PF01+32
0x1E94C	0x00000000 ;__GPIO_MODULE_I2C2_PF01+36
0x1E950	0x00000000 ;__GPIO_MODULE_I2C2_PF01+40
0x1E954	0x00000000 ;__GPIO_MODULE_I2C2_PF01+44
0x1E958	0x00000000 ;__GPIO_MODULE_I2C2_PF01+48
0x1E95C	0x00000828 ;__GPIO_MODULE_I2C2_PF01+52
0x1E960	0x00000828 ;__GPIO_MODULE_I2C2_PF01+56
0x1E964	0x00000000 ;__GPIO_MODULE_I2C2_PF01+60
0x1E968	0x00000000 ;__GPIO_MODULE_I2C2_PF01+64
0x1E96C	0x00000000 ;__GPIO_MODULE_I2C2_PF01+68
0x1E970	0x00000000 ;__GPIO_MODULE_I2C2_PF01+72
0x1E974	0x00000000 ;__GPIO_MODULE_I2C2_PF01+76
0x1E978	0x00000000 ;__GPIO_MODULE_I2C2_PF01+80
0x1E97C	0x00000000 ;__GPIO_MODULE_I2C2_PF01+84
0x1E980	0x00000000 ;__GPIO_MODULE_I2C2_PF01+88
0x1E984	0x00000000 ;__GPIO_MODULE_I2C2_PF01+92
0x1E988	0x00000000 ;__GPIO_MODULE_I2C2_PF01+96
0x1E98C	0x00000000 ;__GPIO_MODULE_I2C2_PF01+100
0x1E990	0x00000000 ;__GPIO_MODULE_I2C2_PF01+104
; end of __GPIO_MODULE_I2C2_PF01
;__Lib_GPIO_32F4xx_Defs.c,770 :: __GPIO_MODULE_I2C1_PB89 [108]
0x1E994	0x00000418 ;__GPIO_MODULE_I2C1_PB89+0
0x1E998	0x00000419 ;__GPIO_MODULE_I2C1_PB89+4
0x1E99C	0xFFFFFFFF ;__GPIO_MODULE_I2C1_PB89+8
0x1E9A0	0x00000000 ;__GPIO_MODULE_I2C1_PB89+12
0x1E9A4	0x00000000 ;__GPIO_MODULE_I2C1_PB89+16
0x1E9A8	0x00000000 ;__GPIO_MODULE_I2C1_PB89+20
0x1E9AC	0x00000000 ;__GPIO_MODULE_I2C1_PB89+24
0x1E9B0	0x00000000 ;__GPIO_MODULE_I2C1_PB89+28
0x1E9B4	0x00000000 ;__GPIO_MODULE_I2C1_PB89+32
0x1E9B8	0x00000000 ;__GPIO_MODULE_I2C1_PB89+36
0x1E9BC	0x00000000 ;__GPIO_MODULE_I2C1_PB89+40
0x1E9C0	0x00000000 ;__GPIO_MODULE_I2C1_PB89+44
0x1E9C4	0x00000000 ;__GPIO_MODULE_I2C1_PB89+48
0x1E9C8	0x00000828 ;__GPIO_MODULE_I2C1_PB89+52
0x1E9CC	0x00000828 ;__GPIO_MODULE_I2C1_PB89+56
0x1E9D0	0x00000000 ;__GPIO_MODULE_I2C1_PB89+60
0x1E9D4	0x00000000 ;__GPIO_MODULE_I2C1_PB89+64
0x1E9D8	0x00000000 ;__GPIO_MODULE_I2C1_PB89+68
0x1E9DC	0x00000000 ;__GPIO_MODULE_I2C1_PB89+72
0x1E9E0	0x00000000 ;__GPIO_MODULE_I2C1_PB89+76
0x1E9E4	0x00000000 ;__GPIO_MODULE_I2C1_PB89+80
0x1E9E8	0x00000000 ;__GPIO_MODULE_I2C1_PB89+84
0x1E9EC	0x00000000 ;__GPIO_MODULE_I2C1_PB89+88
0x1E9F0	0x00000000 ;__GPIO_MODULE_I2C1_PB89+92
0x1E9F4	0x00000000 ;__GPIO_MODULE_I2C1_PB89+96
0x1E9F8	0x00000000 ;__GPIO_MODULE_I2C1_PB89+100
0x1E9FC	0x00000000 ;__GPIO_MODULE_I2C1_PB89+104
; end of __GPIO_MODULE_I2C1_PB89
;fusion_v8_STM32F407ZG.c,95 :: __MIKROBUS4_GPIO [96]
0x1EA00	0x00006499 ;__MIKROBUS4_GPIO+0
0x1EA04	0x000064B1 ;__MIKROBUS4_GPIO+4
0x1EA08	0x000064C9 ;__MIKROBUS4_GPIO+8
0x1EA0C	0x000064BD ;__MIKROBUS4_GPIO+12
0x1EA10	0x00006469 ;__MIKROBUS4_GPIO+16
0x1EA14	0x0000645D ;__MIKROBUS4_GPIO+20
0x1EA18	0x00006475 ;__MIKROBUS4_GPIO+24
0x1EA1C	0x0000648D ;__MIKROBUS4_GPIO+28
0x1EA20	0x00006481 ;__MIKROBUS4_GPIO+32
0x1EA24	0x00005AA5 ;__MIKROBUS4_GPIO+36
0x1EA28	0x00005A8D ;__MIKROBUS4_GPIO+40
0x1EA2C	0x00005A75 ;__MIKROBUS4_GPIO+44
0x1EA30	0x00002A69 ;__MIKROBUS4_GPIO+48
0x1EA34	0x00002A51 ;__MIKROBUS4_GPIO+52
0x1EA38	0x00002AE5 ;__MIKROBUS4_GPIO+56
0x1EA3C	0x00002B5D ;__MIKROBUS4_GPIO+60
0x1EA40	0x00002B51 ;__MIKROBUS4_GPIO+64
0x1EA44	0x00002B45 ;__MIKROBUS4_GPIO+68
0x1EA48	0x00002B69 ;__MIKROBUS4_GPIO+72
0x1EA4C	0x00002B8D ;__MIKROBUS4_GPIO+76
0x1EA50	0x00002B81 ;__MIKROBUS4_GPIO+80
0x1EA54	0x00002B09 ;__MIKROBUS4_GPIO+84
0x1EA58	0x00002AFD ;__MIKROBUS4_GPIO+88
0x1EA5C	0x00002AF1 ;__MIKROBUS4_GPIO+92
; end of __MIKROBUS4_GPIO
;fusion_v8_STM32F407ZG.c,79 :: __MIKROBUS3_GPIO [96]
0x1EA60	0x000064D5 ;__MIKROBUS3_GPIO+0
0x1EA64	0x00006531 ;__MIKROBUS3_GPIO+4
0x1EA68	0x00006811 ;__MIKROBUS3_GPIO+8
0x1EA6C	0x0000681D ;__MIKROBUS3_GPIO+12
0x1EA70	0x00006829 ;__MIKROBUS3_GPIO+16
0x1EA74	0x00006835 ;__MIKROBUS3_GPIO+20
0x1EA78	0x00006089 ;__MIKROBUS3_GPIO+24
0x1EA7C	0x0000607D ;__MIKROBUS3_GPIO+28
0x1EA80	0x0000620D ;__MIKROBUS3_GPIO+32
0x1EA84	0x00006201 ;__MIKROBUS3_GPIO+36
0x1EA88	0x00006451 ;__MIKROBUS3_GPIO+40
0x1EA8C	0x000064A5 ;__MIKROBUS3_GPIO+44
0x1EA90	0x00002E31 ;__MIKROBUS3_GPIO+48
0x1EA94	0x00002E25 ;__MIKROBUS3_GPIO+52
0x1EA98	0x00002B99 ;__MIKROBUS3_GPIO+56
0x1EA9C	0x00002A9D ;__MIKROBUS3_GPIO+60
0x1EAA0	0x00002AA9 ;__MIKROBUS3_GPIO+64
0x1EAA4	0x00002A81 ;__MIKROBUS3_GPIO+68
0x1EAA8	0x00002ACD ;__MIKROBUS3_GPIO+72
0x1EAAC	0x00002AD9 ;__MIKROBUS3_GPIO+76
0x1EAB0	0x00002AB5 ;__MIKROBUS3_GPIO+80
0x1EAB4	0x00002AC1 ;__MIKROBUS3_GPIO+84
0x1EAB8	0x00002A75 ;__MIKROBUS3_GPIO+88
0x1EABC	0x00002A45 ;__MIKROBUS3_GPIO+92
; end of __MIKROBUS3_GPIO
;fusion_v8_STM32F407ZG.c,63 :: __MIKROBUS2_GPIO [96]
0x1EAC0	0x00005865 ;__MIKROBUS2_GPIO+0
0x1EAC4	0x0000584D ;__MIKROBUS2_GPIO+4
0x1EAC8	0x00005AC9 ;__MIKROBUS2_GPIO+8
0x1EACC	0x00005ABD ;__MIKROBUS2_GPIO+12
0x1EAD0	0x00005AD5 ;__MIKROBUS2_GPIO+16
0x1EAD4	0x00005AED ;__MIKROBUS2_GPIO+20
0x1EAD8	0x00005A99 ;__MIKROBUS2_GPIO+24
0x1EADC	0x00006591 ;__MIKROBUS2_GPIO+28
0x1EAE0	0x00006585 ;__MIKROBUS2_GPIO+32
0x1EAE4	0x0000659D ;__MIKROBUS2_GPIO+36
0x1EAE8	0x000065A9 ;__MIKROBUS2_GPIO+40
0x1EAEC	0x000064E1 ;__MIKROBUS2_GPIO+44
0x1EAF0	0x00002DE9 ;__MIKROBUS2_GPIO+48
0x1EAF4	0x00002FE9 ;__MIKROBUS2_GPIO+52
0x1EAF8	0x00002E49 ;__MIKROBUS2_GPIO+56
0x1EAFC	0x00002FF5 ;__MIKROBUS2_GPIO+60
0x1EB00	0x00003019 ;__MIKROBUS2_GPIO+64
0x1EB04	0x0000300D ;__MIKROBUS2_GPIO+68
0x1EB08	0x00003001 ;__MIKROBUS2_GPIO+72
0x1EB0C	0x00002E0D ;__MIKROBUS2_GPIO+76
0x1EB10	0x00002E01 ;__MIKROBUS2_GPIO+80
0x1EB14	0x00002DF5 ;__MIKROBUS2_GPIO+84
0x1EB18	0x00002E19 ;__MIKROBUS2_GPIO+88
0x1EB1C	0x00002E3D ;__MIKROBUS2_GPIO+92
; end of __MIKROBUS2_GPIO
;fusion_v8_STM32F407ZG.c,111 :: __MIKROBUS5_GPIO [96]
0x1EB20	0x00005A81 ;__MIKROBUS5_GPIO+0
0x1EB24	0x00005AB1 ;__MIKROBUS5_GPIO+4
0x1EB28	0x00005AE1 ;__MIKROBUS5_GPIO+8
0x1EB2C	0x00005859 ;__MIKROBUS5_GPIO+12
0x1EB30	0x00005841 ;__MIKROBUS5_GPIO+16
0x1EB34	0x00005829 ;__MIKROBUS5_GPIO+20
0x1EB38	0x00005835 ;__MIKROBUS5_GPIO+24
0x1EB3C	0x00005A69 ;__MIKROBUS5_GPIO+28
0x1EB40	0x00005A51 ;__MIKROBUS5_GPIO+32
0x1EB44	0x00005871 ;__MIKROBUS5_GPIO+36
0x1EB48	0x00006029 ;__MIKROBUS5_GPIO+40
0x1EB4C	0x00005F45 ;__MIKROBUS5_GPIO+44
0x1EB50	0x00002B15 ;__MIKROBUS5_GPIO+48
0x1EB54	0x00002B39 ;__MIKROBUS5_GPIO+52
0x1EB58	0x00002B2D ;__MIKROBUS5_GPIO+56
0x1EB5C	0x00002B21 ;__MIKROBUS5_GPIO+60
0x1EB60	0x00002B75 ;__MIKROBUS5_GPIO+64
0x1EB64	0x00002A5D ;__MIKROBUS5_GPIO+68
0x1EB68	0x00002A39 ;__MIKROBUS5_GPIO+72
0x1EB6C	0x000053B9 ;__MIKROBUS5_GPIO+76
0x1EB70	0x000052D9 ;__MIKROBUS5_GPIO+80
0x1EB74	0x000053C5 ;__MIKROBUS5_GPIO+84
0x1EB78	0x00005425 ;__MIKROBUS5_GPIO+88
0x1EB7C	0x00005419 ;__MIKROBUS5_GPIO+92
; end of __MIKROBUS5_GPIO
;IR_Grid2_STM32_M4.c,176 :: IR_Grid2_STM32_M4__exp_coeff_L0 [40]
0x1EB80	0x3F800000 ;IR_Grid2_STM32_M4__exp_coeff_L0+0
0x1EB84	0x3F317218 ;IR_Grid2_STM32_M4__exp_coeff_L0+4
0x1EB88	0x3E75FDF0 ;IR_Grid2_STM32_M4__exp_coeff_L0+8
0x1EB8C	0x3D635847 ;IR_Grid2_STM32_M4__exp_coeff_L0+12
0x1EB90	0x3C1D9558 ;IR_Grid2_STM32_M4__exp_coeff_L0+16
0x1EB94	0x3AAEC482 ;IR_Grid2_STM32_M4__exp_coeff_L0+20
0x1EB98	0x392178A8 ;IR_Grid2_STM32_M4__exp_coeff_L0+24
0x1EB9C	0x378093EF ;IR_Grid2_STM32_M4__exp_coeff_L0+28
0x1EBA0	0x35A792A0 ;IR_Grid2_STM32_M4__exp_coeff_L0+32
0x1EBA4	0x34155646 ;IR_Grid2_STM32_M4__exp_coeff_L0+36
; end of IR_Grid2_STM32_M4__exp_coeff_L0
;ThermalCameraDemo_driver.c,180 :: _Screen2_Buttons [40]
0x1EBA8	0x20007DD0 ;_Screen2_Buttons+0
0x1EBAC	0x20007E14 ;_Screen2_Buttons+4
0x1EBB0	0x20007E58 ;_Screen2_Buttons+8
0x1EBB4	0x20007E9C ;_Screen2_Buttons+12
0x1EBB8	0x20007EE0 ;_Screen2_Buttons+16
0x1EBBC	0x20007F24 ;_Screen2_Buttons+20
0x1EBC0	0x20007F68 ;_Screen2_Buttons+24
0x1EBC4	0x20007FAC ;_Screen2_Buttons+28
0x1EBC8	0x20007FF0 ;_Screen2_Buttons+32
0x1EBCC	0x20008034 ;_Screen2_Buttons+36
; end of _Screen2_Buttons
;IR_Grid2_STM32_M4.c,215 :: IR_Grid2_STM32_M4__log_coeff_L0 [36]
0x1EBD0	0x2EDBE6FF ;IR_Grid2_STM32_M4__log_coeff_L0+0
0x1EBD4	0x3F7FFFC4 ;IR_Grid2_STM32_M4__log_coeff_L0+4
0x1EBD8	0xBEFFEF80 ;IR_Grid2_STM32_M4__log_coeff_L0+8
0x1EBDC	0x3EA9E190 ;IR_Grid2_STM32_M4__log_coeff_L0+12
0x1EBE0	0xBE7682EC ;IR_Grid2_STM32_M4__log_coeff_L0+16
0x1EBE4	0x3E2BAD82 ;IR_Grid2_STM32_M4__log_coeff_L0+20
0x1EBE8	0xBDC33C0E ;IR_Grid2_STM32_M4__log_coeff_L0+24
0x1EBEC	0x3D13D187 ;IR_Grid2_STM32_M4__log_coeff_L0+28
0x1EBF0	0xBBD37841 ;IR_Grid2_STM32_M4__log_coeff_L0+32
; end of IR_Grid2_STM32_M4__log_coeff_L0
;ThermalCameraDemo_main.c,0 :: ?ICSg2c_packCmd_cmd_param_L0 [10]
0x1EBF4	0x0000223D ;?ICSg2c_packCmd_cmd_param_L0+0
0x1EBF8	0x00000000 ;?ICSg2c_packCmd_cmd_param_L0+4
0x1EBFC	0x0000 ;?ICSg2c_packCmd_cmd_param_L0+8
; end of ?ICSg2c_packCmd_cmd_param_L0
;ThermalCameraDemo_main.c,0 :: ?ICSg2c_packCmd_mid_param_L0 [10]
0x1EBFE	0x00222C22 ;?ICSg2c_packCmd_mid_param_L0+0
0x1EC02	0x00000000 ;?ICSg2c_packCmd_mid_param_L0+4
0x1EC06	0x0000 ;?ICSg2c_packCmd_mid_param_L0+8
; end of ?ICSg2c_packCmd_mid_param_L0
;ThermalCameraDemo_main.c,0 :: ?ICSg2c_packCmd_end_param_L0 [10]
0x1EC08	0x00000022 ;?ICSg2c_packCmd_end_param_L0+0
0x1EC0C	0x00000000 ;?ICSg2c_packCmd_end_param_L0+4
0x1EC10	0x0000 ;?ICSg2c_packCmd_end_param_L0+8
; end of ?ICSg2c_packCmd_end_param_L0
;__Lib_FAT32_STM32_M3_M4_M7.c,22 :: __Lib_FAT32_STM32_M3_M4_M7_name83specific [18]
0x1EC12	0x27602524 ;__Lib_FAT32_STM32_M3_M4_M7_name83specific+0
0x1EC16	0x7D7B402D ;__Lib_FAT32_STM32_M3_M4_M7_name83specific+4
0x1EC1A	0x2823217E ;__Lib_FAT32_STM32_M3_M4_M7_name83specific+8
0x1EC1E	0x5E5F2629 ;__Lib_FAT32_STM32_M3_M4_M7_name83specific+12
0x1EC22	0x002E ;__Lib_FAT32_STM32_M3_M4_M7_name83specific+16
; end of __Lib_FAT32_STM32_M3_M4_M7_name83specific
;G2C_STM32_M4.c,0 :: ?ICSG2C_STM32_M4_createEvent_tmp_L0 [17]
0x1EC24	0x00000000 ;?ICSG2C_STM32_M4_createEvent_tmp_L0+0
0x1EC28	0x00000000 ;?ICSG2C_STM32_M4_createEvent_tmp_L0+4
0x1EC2C	0x00000000 ;?ICSG2C_STM32_M4_createEvent_tmp_L0+8
0x1EC30	0x00000000 ;?ICSG2C_STM32_M4_createEvent_tmp_L0+12
0x1EC34	0x00 ;?ICSG2C_STM32_M4_createEvent_tmp_L0+16
; end of ?ICSG2C_STM32_M4_createEvent_tmp_L0
;ThermalCameraDemo_main.c,34 :: __G2C_UART_CFG [16]
0x1EC38	0x0000E100 ;__G2C_UART_CFG+0
0x1EC3C	0x00000000 ;__G2C_UART_CFG+4
0x1EC40	0x00000000 ;__G2C_UART_CFG+8
0x1EC44	0x00000000 ;__G2C_UART_CFG+12
; end of __G2C_UART_CFG
;__Lib_Mmc_SDIO.c,0 :: ?ICS__Lib_Mmc_SDIO_FindSCR_index_L0 [4]
0x1EC48	0x00000000 ;?ICS__Lib_Mmc_SDIO_FindSCR_index_L0+0
; end of ?ICS__Lib_Mmc_SDIO_FindSCR_index_L0
;__Lib_Mmc_SDIO.c,0 :: ?ICS__Lib_Mmc_SDIO_FindSCR_tempscr_L0 [8]
0x1EC4C	0x00000000 ;?ICS__Lib_Mmc_SDIO_FindSCR_tempscr_L0+0
0x1EC50	0x00000000 ;?ICS__Lib_Mmc_SDIO_FindSCR_tempscr_L0+4
; end of ?ICS__Lib_Mmc_SDIO_FindSCR_tempscr_L0
;fusion_v8_STM32F407ZG.c,43 :: __MIKROBUS5_I2C [12]
0x1EC54	0x0000DFA5 ;__MIKROBUS5_I2C+0
0x1EC58	0x000057D5 ;__MIKROBUS5_I2C+4
0x1EC5C	0x0000544D ;__MIKROBUS5_I2C+8
; end of __MIKROBUS5_I2C
;fusion_v8_STM32F407ZG.c,22 :: __MIKROBUS2_I2C [12]
0x1EC60	0x0000DF3D ;__MIKROBUS2_I2C+0
0x1EC64	0x00005805 ;__MIKROBUS2_I2C+4
0x1EC68	0x00005489 ;__MIKROBUS2_I2C+8
; end of __MIKROBUS2_I2C
;fusion_v8_STM32F407ZG.c,36 :: __MIKROBUS4_UART [12]
0x1EC6C	0x00005759 ;__MIKROBUS4_UART+0
0x1EC70	0x0000A6C1 ;__MIKROBUS4_UART+4
0x1EC74	0x0000B941 ;__MIKROBUS4_UART+8
; end of __MIKROBUS4_UART
;fusion_v8_STM32F407ZG.c,27 :: __MIKROBUS3_SPI [8]
0x1EC78	0x000052BD ;__MIKROBUS3_SPI+0
0x1EC7C	0x00009F3D ;__MIKROBUS3_SPI+4
; end of __MIKROBUS3_SPI
;__Lib_Mmc_SDIO.c,0 :: ?ICS__Lib_Mmc_SDIO_SDEnWideBus_scr_L0 [8]
0x1EC80	0x00000000 ;?ICS__Lib_Mmc_SDIO_SDEnWideBus_scr_L0+0
0x1EC84	0x00000000 ;?ICS__Lib_Mmc_SDIO_SDEnWideBus_scr_L0+4
; end of ?ICS__Lib_Mmc_SDIO_SDEnWideBus_scr_L0
;ThermalCameraDemo_main.c,9 :: __MATRIXRGB_SPI_CFG [8]
0x1EC88	0x00000007 ;__MATRIXRGB_SPI_CFG+0
0x1EC8C	0x00000304 ;__MATRIXRGB_SPI_CFG+4
; end of __MATRIXRGB_SPI_CFG
;__Lib_FAT32_STM32_M3_M4_M7.c,0 :: ?lstr_6___Lib_FAT32_STM32_M3_M4_M7 [8]
0x1EC90	0x2E322E33 ;?lstr_6___Lib_FAT32_STM32_M3_M4_M7+0
0x1EC94	0x00302E32 ;?lstr_6___Lib_FAT32_STM32_M3_M4_M7+4
; end of ?lstr_6___Lib_FAT32_STM32_M3_M4_M7
;,0 :: _initBlock_105 [23]
; Containing: lfnSpecific [7]
;             _TC_FT5X16_array [4]
;             _TC_NONE_array [4]
;             _TC_FT5X46_array [4]
;             _TC_FT5X26_array [4]
0x1EC98	0x3D202C2B ;_initBlock_105+0 : lfnSpecific at 0x1EC98
0x1EC9C	0x1C005D5B ;_initBlock_105+4 : _TC_FT5X16_array at 0x1EC9F
0x1ECA0	0x00101418 ;_initBlock_105+8 : _TC_NONE_array at 0x1ECA3
0x1ECA4	0x10000000 ;_initBlock_105+12 : _TC_FT5X46_array at 0x1ECA7
0x1ECA8	0x101C1814 ;_initBlock_105+16 : _TC_FT5X26_array at 0x1ECAB
0x1ECAC	0x1C1814 ;_initBlock_105+20
; end of _initBlock_105
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0188      [88]    __Lib_Mmc_SDIO_Mmc_Wait_Data_Ready
0x01E0      [20]    _SDIO_DMACmd
0x01F4      [16]    _SDIO_WriteData
0x0204     [536]    __Lib_Mmc_SDIO_Mmc_Read_Sector_SDIO
0x041C      [24]    _Mmc_Multi_Read_Stop
0x0434     [800]    __Lib_Mmc_SDIO_Mmc_Write_Sector_SDIO
0x0754     [148]    __Lib_Mmc_SDIO_Mmc_Read_Sector_SPI
0x07E8     [204]    __Lib_Mmc_SDIO_Mmc_Write_Sector_SPI
0x08B4      [22]    __Lib_FAT32_STM32_M3_M4_M7_alt_isupper
0x08CC      [22]    __Lib_FAT32_STM32_M3_M4_M7_alt_isdigit
0x08E4      [40]    __Lib_FAT32_STM32_M3_M4_M7_alt_isName83Specific
0x090C      [22]    __Lib_FAT32_STM32_M3_M4_M7_alt_islower
0x0924      [30]    _FAT32_Dev_Multi_Read_Stop
0x0944      [24]    _Mmc_Read_Sector
0x095C      [28]    __Lib_Mmc_SDIO_SwapMsbToLsb_32
0x0978      [20]    _SDIO_SetSDIOReadWaitMode
0x098C     [348]    __Lib_Mmc_SDIO_Mmc_Multi_Read_Start_SDIO
0x0AE8      [24]    __Lib_FAT32_STM32_M3_M4_M7_alt_toLower
0x0B00     [392]    __Lib_Mmc_SDIO_Mmc_Multi_Write_Start_SDIO
0x0C88     [124]    __Lib_Mmc_SDIO_Mmc_Read_Cid_SPI
0x0D04      [56]    __Lib_FAT32_STM32_M3_M4_M7_alt_isName83Character
0x0D3C      [92]    __Lib_Mmc_SDIO_Mmc_Multi_Write_Start_SPI
0x0D98      [76]    __Lib_FAT32_STM32_M3_M4_M7_readMStop
0x0DE4      [24]    _Mmc_Write_Sector
0x0DFC      [30]    _FAT32_Dev_Read_Sector
0x0E1C      [72]    __Lib_Mmc_SDIO_Mmc_Multi_Read_Start_SPI
0x0E64      [76]    __Lib_Mmc_SDIO_Mmc_Read_Cid_SDIO
0x0EB0     [132]    __Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SPI
0x0F34     [412]    __Lib_Mmc_SDIO_Mmc_Multi_Write_Sector_SDIO
0x10D0      [76]    __Lib_Mmc_SDIO_Mmc_Read_Csd_SDIO
0x111C     [268]    __Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SDIO
0x1228      [88]    __Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_SPI
0x1280     [232]    __Lib_FAT32_STM32_M3_M4_M7_countSector
0x1368     [124]    __Lib_Mmc_SDIO_Mmc_Read_Csd_SPI
0x13E4      [34]    __Lib_FAT32_STM32_M3_M4_M7_UI32
0x1408      [10]    __Lib_FAT32_STM32_M3_M4_M7_UI8
0x1414      [24]    _Mmc_Multi_Read_Start
0x142C     [328]    __Lib_FAT32_STM32_M3_M4_M7_name83ToFileName
0x1574      [62]    __Lib_FAT32_STM32_M3_M4_M7_readSectorChain
0x15B4      [24]    _Mmc_Multi_Read_Sector
0x15CC     [140]    __Lib_FAT32_STM32_M3_M4_M7_LE_getName
0x1658      [54]    __Lib_FAT32_STM32_M3_M4_M7_LE_calculateChecksum
0x1690      [30]    _FAT32_Dev_Write_Sector
0x16B0     [152]    __Lib_FAT32_STM32_M3_M4_M7_readSector
0x1748      [12]    _Get_Fosc_kHz
0x1754      [84]    _SDIO_DataConfig
0x17A8      [40]    __Lib_FAT32_STM32_M3_M4_M7_alt_isLfnSpecific
0x17D0      [20]    __Lib_FAT32_STM32_M3_M4_M7_UI16
0x17E4      [16]    _SDIO_ReadData
0x17F4      [30]    __Lib_UART_123_45_6_UARTx_Write
0x1814      [24]    _I2Cx_Is_Idle
0x182C    [1148]    _I2Cx_Read
0x1CA8     [444]    _I2Cx_Write
0x1E64      [26]    _I2Cx_Get_Status
0x1E80      [16]    _SDIO_ClearFlag
0x1E90      [16]    _SDIO_GetCommandResponse
0x1EA0      [24]    _SDIO_GetFlagStatus
0x1EB8     [564]    __Lib_Mmc_SDIO_FindSCR
0x20EC      [20]    ___CC2DW
0x2100     [252]    __Lib_FAT32_STM32_M3_M4_M7_readMBR
0x21FC      [80]    _WordToStr
0x224C      [38]    __Lib_FAT32_STM32_M3_M4_M7_PO2
0x2274      [30]    _FAT32_Dev_Multi_Read_Start
0x2294      [96]    IR_Grid2_STM32_M4__ldexp
0x22F4      [64]    IR_Grid2_STM32_M4__eval_poly
0x2334      [42]    IR_Grid2_STM32_M4__frexp
0x2360      [22]    _FAT32_Dev_Multi_Read_Sector
0x2378     [108]    _TFT_Set_Font
0x23E4     [126]    IR_Grid2_STM32_M4__floor
0x2464      [30]    __Lib_FAT32_STM32_M3_M4_M7_alt_toUpper
0x2484      [40]    __Lib_FAT32_STM32_M3_M4_M7_alt_isLfnCharacter
0x24AC      [26]    _TFT_Color16bitToRGB
0x24C8      [36]    _TFT_RGBToColor16bit
0x24EC     [248]    __Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function
0x25E4     [132]    __Lib_FAT32_STM32_M3_M4_M7_writeSector
0x2668     [132]    _RCC_GetClocksFrequency
0x26EC     [136]    _TFT_Dot
0x2774      [52]    __Lib_FAT32_STM32_M3_M4_M7_alt_memcmp
0x27A8     [452]    __Lib_FAT32_STM32_M3_M4_M7_getFullName
0x296C      [24]    __Lib_TFT_Defs_Write_to_Port
0x2988      [24]    _Delay_1us
0x29A0      [20]    _Write_to_Data_Lines
0x29B4     [132]    _TFT_Get_Data
0x2A38      [12]    fusion_v8_STM32F407ZG__getPWM_5
0x2A44      [12]    fusion_v8_STM32F407ZG__getSDA_3
0x2A50      [12]    fusion_v8_STM32F407ZG__getRST_4
0x2A5C      [12]    fusion_v8_STM32F407ZG__getMOSI_5
0x2A68      [12]    fusion_v8_STM32F407ZG__getAN_4
0x2A74      [12]    fusion_v8_STM32F407ZG__getSCL_3
0x2A80      [12]    fusion_v8_STM32F407ZG__getMOSI_3
0x2A8C      [16]    _FT5XX6_GetTouchPanelOrientation
0x2A9C      [12]    fusion_v8_STM32F407ZG__getSCK_3
0x2AA8      [12]    fusion_v8_STM32F407ZG__getMISO_3
0x2AB4      [12]    fusion_v8_STM32F407ZG__getRX_3
0x2AC0      [12]    fusion_v8_STM32F407ZG__getTX_3
0x2ACC      [12]    fusion_v8_STM32F407ZG__getPWM_3
0x2AD8      [12]    fusion_v8_STM32F407ZG__getINT_3
0x2AE4      [12]    fusion_v8_STM32F407ZG__getCS_4
0x2AF0      [12]    fusion_v8_STM32F407ZG__getSDA_4
0x2AFC      [12]    fusion_v8_STM32F407ZG__getSCL_4
0x2B08      [12]    fusion_v8_STM32F407ZG__getTX_4
0x2B14      [12]    fusion_v8_STM32F407ZG__getAN_5
0x2B20      [12]    fusion_v8_STM32F407ZG__getSCK_5
0x2B2C      [12]    fusion_v8_STM32F407ZG__getCS_5
0x2B38      [12]    fusion_v8_STM32F407ZG__getRST_5
0x2B44      [12]    fusion_v8_STM32F407ZG__getMOSI_4
0x2B50      [12]    fusion_v8_STM32F407ZG__getMISO_4
0x2B5C      [12]    fusion_v8_STM32F407ZG__getSCK_4
0x2B68      [12]    fusion_v8_STM32F407ZG__getPWM_4
0x2B74      [12]    fusion_v8_STM32F407ZG__getMISO_5
0x2B80      [12]    fusion_v8_STM32F407ZG__getRX_4
0x2B8C      [12]    fusion_v8_STM32F407ZG__getINT_4
0x2B98      [12]    fusion_v8_STM32F407ZG__getCS_3
0x2BA4      [12]    fusion_v8_STM32F407ZG__getINT_1
0x2BB0      [12]    fusion_v8_STM32F407ZG__getPWM_1
0x2BBC      [12]    fusion_v8_STM32F407ZG__getMOSI_1
0x2BC8      [12]    fusion_v8_STM32F407ZG__getRX_1
0x2BD4      [12]    fusion_v8_STM32F407ZG__getSDA_1
0x2BE0      [12]    fusion_v8_STM32F407ZG__getSCL_1
0x2BEC      [12]    fusion_v8_STM32F407ZG__getTX_1
0x2BF8      [12]    fusion_v8_STM32F407ZG__getCS_1
0x2C04      [12]    fusion_v8_STM32F407ZG__getRST_1
0x2C10      [12]    fusion_v8_STM32F407ZG__getAN_1
0x2C1C      [12]    fusion_v8_STM32F407ZG__getSCK_1
0x2C28      [12]    fusion_v8_STM32F407ZG__getMISO_1
0x2C34     [244]    _TFT_V_Line
0x2D28     [192]    _TFT_GetCurrentColor
0x2DE8      [12]    fusion_v8_STM32F407ZG__getAN_2
0x2DF4      [12]    fusion_v8_STM32F407ZG__getTX_2
0x2E00      [12]    fusion_v8_STM32F407ZG__getRX_2
0x2E0C      [12]    fusion_v8_STM32F407ZG__getINT_2
0x2E18      [12]    fusion_v8_STM32F407ZG__getSCL_2
0x2E24      [12]    fusion_v8_STM32F407ZG__getRST_3
0x2E30      [12]    fusion_v8_STM32F407ZG__getAN_3
0x2E3C      [12]    fusion_v8_STM32F407ZG__getSDA_2
0x2E48      [12]    fusion_v8_STM32F407ZG__getCS_2
0x2E54     [404]    _TFT_H_Line
0x2FE8      [12]    fusion_v8_STM32F407ZG__getRST_2
0x2FF4      [12]    fusion_v8_STM32F407ZG__getSCK_2
0x3000      [12]    fusion_v8_STM32F407ZG__getPWM_2
0x300C      [12]    fusion_v8_STM32F407ZG__getMOSI_2
0x3018      [12]    fusion_v8_STM32F407ZG__getMISO_2
0x3024     [110]    _IntToStr
0x3094     [316]    __Lib_FAT32_STM32_M3_M4_M7_FAT32_Status
0x31D0     [380]    __Lib_FAT32_STM32_M3_M4_M7_FAT_getFreeClust
0x334C     [644]    __Lib_TFT_TFT_Image16bppE
0x35D0     [660]    __Lib_TFT_TFT_Image1bppE
0x3864     [672]    __Lib_TFT_TFT_Image4bppE
0x3B04     [588]    __Lib_TFT_TFT_Image8bppE
0x3D50      [48]    ThermalCameraDemo_driver_IsInsideObject
0x3D80      [24]    _Mmc_Init
0x3D98     [164]    __Lib_FAT32_STM32_M3_M4_M7_DE_setCTime
0x3E3C     [244]    IR_Grid2_STM32_M4__exp
0x3F30      [32]    __Lib_FAT32_STM32_M3_M4_M7_alt_memset
0x3F50     [168]    __Lib_FAT32_STM32_M3_M4_M7_FAT_setEntry
0x3FF8      [56]    __Lib_FAT32_STM32_M3_M4_M7_DE_setClust
0x4030     [840]    __Lib_FAT32_STM32_M3_M4_M7_readBR
0x4378     [512]    __Lib_TFT__TFT_Write_Char
0x4578     [100]    __Lib_TFT__TFT_getHeader
0x45DC     [180]    __Lib_FAT32_STM32_M3_M4_M7_DE_getCTime
0x4690     [180]    __Lib_FAT32_STM32_M3_M4_M7_DE_getMTime
0x4744      [84]    __Lib_TFT__TFT_Get_Char_WidthE
0x4798     [112]    __Lib_TFT__TFT_Get_Char_Width
0x4808      [34]    __Lib_FAT32_STM32_M3_M4_M7_alt_memcpy
0x482C     [158]    __Lib_FAT32_STM32_M3_M4_M7_DE_getDirEnt
0x48CC     [104]    __Lib_FAT32_STM32_M3_M4_M7_readMSector
0x4934     [114]    __Lib_FAT32_STM32_M3_M4_M7_SFN_compareName
0x49A8     [480]    __Lib_FAT32_STM32_M3_M4_M7_alt_isLFN
0x4B88     [788]    __Lib_TFT__TFT_Write_Char_E
0x4E9C     [128]    __Lib_FAT32_STM32_M3_M4_M7_FAT_getEntry
0x4F1C     [464]    __Lib_FAT32_STM32_M3_M4_M7_LFN_compareName
0x50EC     [164]    __Lib_FAT32_STM32_M3_M4_M7_readMStart
0x5190      [40]    _FAT32_ClustToSect
0x51B8      [28]    _UART1_Write
0x51D4      [28]    _SPI3_Write
0x51F0      [28]    _SPI2_Write
0x520C      [92]    _FT5XX6_ReadRegister
0x5268      [28]    _UART4_Write
0x5284      [28]    _UART3_Write
0x52A0      [28]    _UART2_Write
0x52BC      [28]    _SPI1_Write
0x52D8      [12]    fusion_v8_STM32F407ZG__getRX_5
0x52E4     [212]    _FT5XX6_gesture_decoder
0x53B8      [12]    fusion_v8_STM32F407ZG__getINT_5
0x53C4      [12]    fusion_v8_STM32F407ZG__getTX_5
0x53D0      [72]    _Write_Data
0x5418      [12]    fusion_v8_STM32F407ZG__getSDA_5
0x5424      [12]    fusion_v8_STM32F407ZG__getSCL_5
0x5430      [28]    _UART5_Write
0x544C      [36]    _I2C2_Read
0x5470      [24]    _Delay_50us
0x5488      [36]    _I2C1_Read
0x54AC      [36]    _I2C3_Read
0x54D0     [164]    __Lib_FAT32_STM32_M3_M4_M7_DE_setMTime
0x5574     [196]    __Lib_TFT_Defs_TFT_Set_Pin_Directions
0x5638     [116]    IR_Grid2_STM32_M4__log
0x56AC      [36]    _I2C3_Write
0x56D0      [44]    _TFT_16bit_Write_Data
0x56FC      [92]    _TFT_Write_Data
0x5758      [28]    _UART6_Write
0x5774      [96]    _TFT_SSD1963_8bit_Write_Data
0x57D4      [36]    _I2C2_Write
0x57F8      [12]    _Is_TFT_Rotated_180
0x5804      [36]    _I2C1_Write
0x5828      [12]    fusion_v8_STM32F407ZG__setMOSI_5
0x5834      [12]    fusion_v8_STM32F407ZG__setPWM_5
0x5840      [12]    fusion_v8_STM32F407ZG__setMISO_5
0x584C      [12]    fusion_v8_STM32F407ZG__setRST_2
0x5858      [12]    fusion_v8_STM32F407ZG__setSCK_5
0x5864      [12]    fusion_v8_STM32F407ZG__setAN_2
0x5870      [12]    fusion_v8_STM32F407ZG__setTX_5
0x587C     [468]    _I2Cx_Init_Advanced
0x5A50      [12]    fusion_v8_STM32F407ZG__setRX_5
0x5A5C      [12]    fusion_v8_STM32F407ZG__setSDA_1
0x5A68      [12]    fusion_v8_STM32F407ZG__setINT_5
0x5A74      [12]    fusion_v8_STM32F407ZG__setSDA_4
0x5A80      [12]    fusion_v8_STM32F407ZG__setAN_5
0x5A8C      [12]    fusion_v8_STM32F407ZG__setSCL_4
0x5A98      [12]    fusion_v8_STM32F407ZG__setPWM_2
0x5AA4      [12]    fusion_v8_STM32F407ZG__setTX_4
0x5AB0      [12]    fusion_v8_STM32F407ZG__setRST_5
0x5ABC      [12]    fusion_v8_STM32F407ZG__setSCK_2
0x5AC8      [12]    fusion_v8_STM32F407ZG__setCS_2
0x5AD4      [12]    fusion_v8_STM32F407ZG__setMISO_2
0x5AE0      [12]    fusion_v8_STM32F407ZG__setCS_5
0x5AEC      [12]    fusion_v8_STM32F407ZG__setMOSI_2
0x5AF8      [36]    _ChekXForEvent
0x5B1C      [80]    _TFT_SSD1963YT_8bit_Write_Command
0x5B6C      [80]    _TFT_SSD1963_8bit_Set_Index
0x5BBC      [12]    fusion_v8_STM32F407ZG__setAN_1
0x5BC8     [660]    __Lib_UART_123_45_6_UARTx_Init_Advanced
0x5E5C      [12]    fusion_v8_STM32F407ZG__setRST_1
0x5E68      [52]    _TFT_Write_Command
0x5E9C      [56]    _Write_Command
0x5ED4       [2]    _MMC_TimeoutCallback
0x5ED8      [56]    _Set_Index
0x5F10      [52]    _TFT_Set_Index
0x5F44      [12]    fusion_v8_STM32F407ZG__setSDA_5
0x5F50      [12]    fusion_v8_STM32F407ZG__setTX_1
0x5F5C      [12]    fusion_v8_STM32F407ZG__setRX_1
0x5F68      [12]    fusion_v8_STM32F407ZG__setSCL_1
0x5F74     [180]    __Lib_I2C_123_I2Cx_Wait_For_Idle
0x6028      [12]    fusion_v8_STM32F407ZG__setSCL_5
0x6034      [12]    fusion_v8_STM32F407ZG__setINT_1
0x6040      [12]    fusion_v8_STM32F407ZG__setSCK_1
0x604C      [12]    fusion_v8_STM32F407ZG__setCS_1
0x6058      [12]    fusion_v8_STM32F407ZG__setMISO_1
0x6064      [12]    fusion_v8_STM32F407ZG__setPWM_1
0x6070      [12]    fusion_v8_STM32F407ZG__setMOSI_1
0x607C      [12]    fusion_v8_STM32F407ZG__setINT_3
0x6088      [12]    fusion_v8_STM32F407ZG__setPWM_3
0x6094     [364]    __Lib_Mmc_SDIO_SDEnWideBus
0x6200      [12]    fusion_v8_STM32F407ZG__setTX_3
0x620C      [12]    fusion_v8_STM32F407ZG__setRX_3
0x6218     [168]    _GPIO_Clk_Enable
0x62C0      [88]    __Lib_Mmc_SDIO_CmdResp3Error
0x6318      [20]    _SDIO_GetPowerState
0x632C     [180]    __Lib_Mmc_SDIO_CmdResp6Error
0x63E0     [112]    __Lib_Mmc_SDIO_CmdResp2Error
0x6450      [12]    fusion_v8_STM32F407ZG__setSCL_3
0x645C      [12]    fusion_v8_STM32F407ZG__setMOSI_4
0x6468      [12]    fusion_v8_STM32F407ZG__setMISO_4
0x6474      [12]    fusion_v8_STM32F407ZG__setPWM_4
0x6480      [12]    fusion_v8_STM32F407ZG__setRX_4
0x648C      [12]    fusion_v8_STM32F407ZG__setINT_4
0x6498      [12]    fusion_v8_STM32F407ZG__setAN_4
0x64A4      [12]    fusion_v8_STM32F407ZG__setSDA_3
0x64B0      [12]    fusion_v8_STM32F407ZG__setRST_4
0x64BC      [12]    fusion_v8_STM32F407ZG__setSCK_4
0x64C8      [12]    fusion_v8_STM32F407ZG__setCS_4
0x64D4      [12]    fusion_v8_STM32F407ZG__setAN_3
0x64E0      [12]    fusion_v8_STM32F407ZG__setSDA_2
0x64EC      [66]    __Lib_SPI_123_SPIx_Init_Advanced
0x6530      [12]    fusion_v8_STM32F407ZG__setRST_3
0x653C      [70]    _GPIO_Alternate_Function_Enable
0x6584      [12]    fusion_v8_STM32F407ZG__setRX_2
0x6590      [12]    fusion_v8_STM32F407ZG__setINT_2
0x659C      [12]    fusion_v8_STM32F407ZG__setTX_2
0x65A8      [12]    fusion_v8_STM32F407ZG__setSCL_2
0x65B4      [34]    __Lib_SPI_123_SPIx_Read
0x65D8      [72]    _SDIO_SendCommand
0x6620      [20]    _SDIO_ClockCmd
0x6634      [56]    __Lib_Mmc_SDIO_CmdError
0x666C     [312]    __Lib_Mmc_SDIO_CmdResp1Error
0x67A4      [92]    __Lib_Mmc_SDIO_CmdResp7Error
0x6800      [16]    _SDIO_SetPowerState
0x6810      [12]    fusion_v8_STM32F407ZG__setCS_3
0x681C      [12]    fusion_v8_STM32F407ZG__setSCK_3
0x6828      [12]    fusion_v8_STM32F407ZG__setMISO_3
0x6834      [12]    fusion_v8_STM32F407ZG__setMOSI_3
0x6840      [30]    _FAT32_Dev_Init
0x6860     [240]    __Lib_FAT32_STM32_M3_M4_M7_resetFSI
0x6950     [616]    __Lib_FAT32_STM32_M3_M4_M7_FAT32_FindNextEntry
0x6BB8     [252]    __Lib_FAT32_STM32_M3_M4_M7_readFSI
0x6CB4      [84]    _SPI1_Init_Advanced
0x6D08     [132]    _TFT_Set_Ext_Font
0x6D8C      [16]    __Lib_TFT_Is_SSD1963_Set
0x6D9C     [620]    _TFT_Rectangle
0x7008     [136]    _TFT_Write_Text
0x7090     [568]    _GPIO_Config
0x72C8     [224]    _TFT_Write_Text_Return_Pos
0x73A8      [28]    _GPIO_Digital_Output
0x73C4     [104]    _TFT_Set_Address_SST7715R
0x742C     [212]    _TFT_Set_Address_HX8352A
0x7500     [360]    _TFT_Set_Address_SSD1963I
0x7668     [120]    _TFT_Set_Address
0x76E0     [104]    _TFT_Set_Address_ILI9342
0x7748     [104]    _TFT_Set_Address_ILI9340
0x77B0     [104]    _TFT_Set_Address_R61526
0x7818     [104]    _TFT_Set_Address_ILI9481
0x7880     [132]    _TFT_Ext_Image
0x7904     [100]    _Button_med_mOnClick
0x7968     [104]    _Button_high_pOnClick
0x79D0     [100]    _Button_low_mOnClick
0x7A34     [100]    _Button_med_pOnClick
0x7A98     [104]    _Button_max_mOnClick
0x7B00     [872]    _Get_Object
0x7E68     [104]    _Button_high_mOnClick
0x7ED0     [104]    _Button_max_pOnClick
0x7F38      [40]    _strcat
0x7F60     [104]    color_scale__get_range
0x7FC8      [24]    _GPIO_Digital_Input
0x7FE0      [32]    _memset
0x8000     [100]    _Button_min_mOnClick
0x8064     [100]    _Button_low_pOnClick
0x80C8     [340]    _FT5XX6_GetRawCoordinates
0x821C     [100]    _Button_min_pOnClick
0x8280     [328]    _TFT_Set_Address_SSD1963II
0x83C8      [28]    _I2C2_Init_Advanced
0x83E4     [386]    __Lib_FAT32_STM32_M3_M4_M7_LE_setName
0x8568      [54]    __Lib_FAT32_STM32_M3_M4_M7_LE_needNodes
0x85A0     [472]    __Lib_FAT32_STM32_M3_M4_M7_FAT32_FindFreeNodes
0x8778      [16]    __Lib_FAT32_STM32_M3_M4_M7_LE_setChecksum
0x8788     [140]    __Lib_FAT32_STM32_M3_M4_M7_FAT32_MakeNode
0x8814      [12]    __Lib_FAT32_STM32_M3_M4_M7_LE_setOrdinal
0x8820      [16]    __Lib_FAT32_STM32_M3_M4_M7_LE_setAttribute
0x8830     [268]    __Lib_FAT32_STM32_M3_M4_M7_FAT32_Exist
0x893C      [40]    _UART3_Init_Advanced
0x8964      [40]    _UART6_Init_Advanced
0x898C      [28]    __Lib_FAT32_STM32_M3_M4_M7_alt_strlen
0x89A8      [40]    _UART1_Init_Advanced
0x89D0      [48]    __Lib_FAT32_STM32_M3_M4_M7_isNotToLong
0x8A00    [2352]    __Lib_FAT32_STM32_M3_M4_M7_fileNameToName83
0x9330      [40]    _UART2_Init_Advanced
0x9358      [28]    _I2C1_Init_Advanced
0x9374     [516]    __Lib_TFT_Defs_TFT_SSD1963_Board_50_70_Reset
0x9578      [20]    _FT5XX6_GetRunningState
0x958C      [24]    _TFT_Move_Cursor
0x95A4      [48]    __Lib_TFT_Defs_TFT_Set_DataPort_Direction
0x95D4      [20]    _FT5XX6_SetTouchPanelOrientation
0x95E8     [152]    _FT5XX6_SetSize
0x9680      [84]    _SPI3_Init_Advanced
0x96D4      [64]    _FT5XX6_SetController
0x9714      [16]    __Lib_FAT32_STM32_M3_M4_M7_DE_setAttrib
0x9724     [260]    _FAT32_Seek
0x9828      [26]    __Lib_FAT32_STM32_M3_M4_M7_DE_setNameExt
0x9844     [122]    __Lib_FAT32_STM32_M3_M4_M7_DE_setNTbyte
0x98C0      [24]    _TFT_Set_Pen
0x98D8      [64]    _TFT_Set_Brush
0x9918      [16]    _TFT_Set_SSD1963
0x9928      [16]    _Is_TFT_Set
0x9938      [36]    IR_Grid2_STM32_M4_hal_i2cRead
0x995C     [496]    __Lib_Mmc_SDIO_SD_PowerON
0x9B50      [24]    _Delay_10ms
0x9B68      [44]    IR_Grid2_STM32_M4_hal_i2cStart
0x9B94      [40]    IR_Grid2_STM32_M4_hal_i2cWrite
0x9BBC     [408]    __Lib_Mmc_SDIO_SD_InitializeCards
0x9D54      [20]    _SDIO_StopSDIOReadWait
0x9D68      [20]    _SDIO_StartSDIOReadWait
0x9D7C     [112]    __Lib_Mmc_SDIO_SD_EnableWideBusOperation
0x9DEC      [80]    __Lib_Mmc_SDIO_SD_SelectDeselect
0x9E3C     [166]    IR_Grid2_STM32_M4__pow
0x9EE4      [40]    __Lib_Mmc_SDIO_Mmc_DeSelect_SPI
0x9F0C      [20]    __Lib_Mmc_SDIO_Mmc_Select_SPI
0x9F20      [28]    _SPI3_Read
0x9F3C      [28]    _SPI1_Read
0x9F58      [28]    _SPI2_Read
0x9F74      [50]    G2C_STM32_M4_generateHash
0x9FA8      [24]    _Delay_1ms
0x9FC0      [88]    __Lib_Mmc_SDIO_Mmc_Wait_Bus_Free
0xA018      [60]    Matrix_RGB_STM32_M4_hal_spiWrite
0xA054     [180]    __Lib_Mmc_SDIO_Mmc_Send_Command_SPI
0xA108     [300]    __Lib_Mmc_SDIO_Mmc_UnIdle_SPI
0xA234     [236]    _I2Cx_Start
0xA320      [32]    G2C_STM32_M4_DCE_getState
0xA340      [22]    __Lib_UART_123_45_6_UARTx_Read
0xA358      [38]    G2C_STM32_M4__strlen
0xA380      [94]    G2C_STM32_M4__strncmp
0xA3E0      [40]    ProxFusion_2_STM32_M4_hal_i2cWrite
0xA408      [44]    ProxFusion_2_STM32_M4_hal_i2cStart
0xA434      [12]    __Lib_UART_123_45_6_UARTx_Tx_Idle
0xA440      [36]    ProxFusion_2_STM32_M4_hal_i2cRead
0xA464      [76]    IR_Grid2_STM32_M4_CheckAdjacentPixels
0xA4B0      [20]    _SDIO_SetSDIOOperation
0xA4C4      [12]    __Lib_UART_123_45_6_UARTx_Data_Ready
0xA4D0      [24]    G2C_STM32_M4_hal_uartWrite
0xA4E8     [400]    __Lib_Mmc_SDIO_IsCardProgramming
0xA678      [24]    _UART5_Tx_Idle
0xA690      [24]    _UART4_Tx_Idle
0xA6A8      [24]    _UART5_Read
0xA6C0      [24]    _UART6_Read
0xA6D8      [36]    fusion_v8_STM32F407ZG__spiInit_3
0xA6FC     [196]    _TFT_Init_SSD1963_Board_50
0xA7C0     [144]    _TFT_Fill_Screen
0xA850      [40]    _TFT_Set_Active
0xA878      [24]    _UART5_Data_Ready
0xA890      [24]    _UART1_Tx_Idle
0xA8A8      [16]    _FT5XX6_SetI2CAddress
0xA8B8     [104]    _TFT_Set_DBC_SSD1963
0xA920      [24]    _UART3_Tx_Idle
0xA938      [50]    _FT5XX6_IsOperational
0xA96C      [24]    _UART3_Data_Ready
0xA984      [32]    fusion_v8_STM32F407ZG__i2cInit_1
0xA9A4      [16]    _TFT_Set_Ext_Buffer
0xA9B4      [36]    fusion_v8_STM32F407ZG__spiInit_5
0xA9D8      [24]    _UART3_Read
0xA9F0      [24]    _UART4_Data_Ready
0xAA08      [40]    _FT5XX6_SetDefaultMode
0xAA30      [32]    _FT5XX6_SetSizeAndRotation
0xAA50      [36]    fusion_v8_STM32F407ZG__spiInit_4
0xAA74      [24]    _UART2_Data_Ready
0xAA8C      [24]    _UART2_Tx_Idle
0xAAA4      [24]    _UART4_Read
0xAABC      [24]    _UART2_Read
0xAAD4      [54]    _Ltrim
0xAB0C      [94]    _color_scale_rgb_conversion
0xAB6C     [184]    _FT5XX6_GetCoordinates
0xAC24      [44]    _FT5XX6_PressDetect
0xAC50     [132]    _g2c_packCmd
0xACD4     [440]    fusion_v8_STM32F407ZG__gpioInit_1
0xAE8C      [40]    _strcpy
0xAEB4     [200]    _irgrid2_GetVdd
0xAF7C     [216]    __Lib_Mmc_SDIO_Mmc_Multi_Write_Stop_SDIO
0xB054     [190]    G2C_STM32_M4_searchLut
0xB114     [660]    _Process_TP_Up
0xB3A8     [412]    _Process_TP_Down
0xB544      [96]    G2C_STM32_M4_transmitCommand
0xB5A4     [284]    _Process_TP_Press
0xB6C0      [50]    G2C_STM32_M4__strncpy
0xB6F4      [88]    G2C_STM32_M4_locateHandler
0xB74C     [136]    __Lib_Mmc_SDIO_Mmc_Multi_Read_Stop_SDIO
0xB7D4     [232]    __Lib_Mmc_SDIO_Mmc_Multi_Read_Stop_SPI
0xB8BC      [36]    fusion_v8_STM32F407ZG__spiInit_2
0xB8E0      [36]    __Lib_Mmc_SDIO_Mmc_Multi_Write_Stop_SPI
0xB904      [36]    fusion_v8_STM32F407ZG__spiInit_1
0xB928      [24]    _UART6_Tx_Idle
0xB940      [24]    _UART6_Data_Ready
0xB958     [592]    _DrawButton
0xBBA8     [292]    __Lib_Mmc_SDIO_Mmc_Init_SPI
0xBCCC     [118]    _DrawLabel
0xBD44     [104]    __Lib_Mmc_SDIO_Mmc_Init_SDIO
0xBDAC      [62]    _DrawImage
0xBDEC     [256]    _DrawBox
0xBEEC     [440]    fusion_v8_STM32F407ZG__gpioInit_4
0xC0A4     [444]    fusion_v8_STM32F407ZG__gpioInit_5
0xC260     [444]    fusion_v8_STM32F407ZG__gpioInit_2
0xC41C     [444]    fusion_v8_STM32F407ZG__gpioInit_3
0xC5D8      [76]    IR_Grid2_STM32_M4_ExtractVDDParameters
0xC624     [256]    IR_Grid2_STM32_M4_ExtractPTATParameters
0xC724     [208]    _irgrid2_readData
0xC7F4      [32]    IR_Grid2_STM32_M4_CheckEEPROMValid
0xC814      [28]    IR_Grid2_STM32_M4_ExtractResolutionParameters
0xC830      [92]    IR_Grid2_STM32_M4_ExtractKsTaParameters
0xC88C      [38]    IR_Grid2_STM32_M4_ExtractGainParameters
0xC8B4      [88]    IR_Grid2_STM32_M4_ExtractTgcParameters
0xC90C      [14]    _EnableInterrupts
0xC91C      [28]    Matrix_RGB_STM32_M4_hal_spiMap
0xC938      [56]    fusion_v8_STM32F407ZG__uartInit_5
0xC970     [120]    _NVIC_IntEnable
0xC9E8      [44]    IR_Grid2_STM32_M4_hal_i2cMap
0xCA14       [6]    IR_Grid2_STM32_M4_hal_gpioMap
0xCA1C      [48]    Matrix_RGB_STM32_M4_hal_gpioMap
0xCA4C      [76]    Matrix_RGB_STM32_M4__spi_cmd
0xCA98      [24]    ProxFusion_2_STM32_M4_hal_gpioMap
0xCAB0      [80]    _proxfusion2_readByte
0xCB00      [76]    _irgrid2_writeByte
0xCB4C      [44]    ProxFusion_2_STM32_M4_hal_i2cMap
0xCB78     [124]    _Mmc_SetTimeoutCallback
0xCBF4     [252]    _FAT32_Init
0xCCF0      [48]    _proxfusion2_writeByte
0xCD20      [36]    _TFT_Set_Default_Mode
0xCD44     [740]    IR_Grid2_STM32_M4_ExtractOffsetParameters
0xD028     [546]    IR_Grid2_STM32_M4_ExtractKtaPixelParameters
0xD24C     [384]    IR_Grid2_STM32_M4_ExtractKsToParameters
0xD3CC     [910]    IR_Grid2_STM32_M4_ExtractAlphaParameters
0xD75C     [378]    IR_Grid2_STM32_M4_ExtractCILCParameters
0xD8D8     [486]    IR_Grid2_STM32_M4_ExtractDeviatingPixels
0xDAC0     [370]    IR_Grid2_STM32_M4_ExtractKvPixelParameters
0xDC34     [700]    IR_Grid2_STM32_M4_ExtractCPParameters
0xDEF0      [44]    G2C_STM32_M4_hal_uartMap
0xDF1C      [32]    fusion_v8_STM32F407ZG__i2cInit_2
0xDF3C      [24]    _I2C1_Start
0xDF54      [56]    fusion_v8_STM32F407ZG__uartInit_2
0xDF8C      [24]    _I2C3_Start
0xDFA4      [24]    _I2C2_Start
0xDFBC      [56]    fusion_v8_STM32F407ZG__uartInit_3
0xDFF8      [24]    _Delay_1sec
0xE010      [32]    fusion_v8_STM32F407ZG__i2cInit_4
0xE030      [32]    fusion_v8_STM32F407ZG__i2cInit_5
0xE050      [50]    G2C_STM32_M4__strcpy
0xE084      [56]    fusion_v8_STM32F407ZG__uartInit_1
0xE0C0      [24]    _Delay_100ms
0xE0D8      [32]    fusion_v8_STM32F407ZG__i2cInit_3
0xE0F8      [56]    fusion_v8_STM32F407ZG__uartInit_4
0xE130      [24]    _UART1_Read
0xE148      [24]    _UART1_Data_Ready
0xE160      [48]    G2C_STM32_M4_hal_gpioMap
0xE190     [820]    _FAT32_Open
0xE4C4     [492]    _FloatToStr
0xE6B0     [164]    _color_scale_init
0xE754      [82]    _mikrobus_i2cInit
0xE7A8     [450]    _proxfusion2_defaultConfig
0xE96C     [500]    _create_martixImage
0xEB60     [144]    _Init_MCU
0xEBF0     [260]    _irgrid2_GetTa
0xECF4     [224]    __TObject
0xEDD4    [1976]    _irgrid2_CalculateTo
0xF58C     [208]    __TempValue
0xF65C      [28]    G2C_STM32_M4_hal_uartReady
0xF678      [76]    _proxfusion2_init
0xF6C4      [36]    _proxfusion2_i2cDriverInit
0xF6E8      [28]    G2C_STM32_M4_hal_uartRead
0xF704     [128]    _g2c_putc
0xF784     [100]    ThermalCameraDemo_driver_InitializeTouchPanel
0xF7E8      [70]    _irgrid2_setRefreshRate
0xF830     [212]    G2C_STM32_M4_createEvent
0xF904     [188]    _Init_Ext_Mem
0xF9C0     [108]    _Check_TP
0xFA2C      [82]    _mikrobus_spiInit
0xFA80      [22]    _matrixrgb_setPower
0xFA98    [3652]    ThermalCameraDemo_driver_InitializeObjects
0x108DC      [22]    _matrixrgb_setBrightness
0x108F4      [40]    G2C_STM32_M4_DTE_setState
0x1091C      [36]    _irgrid2_i2cDriverInit
0x10940     [152]    _matrixrgb_drawImage
0x109D8      [52]    _g2c_uartDriverInit
0x10A0C     [236]    _g2c_coreInit
0x10AF8      [88]    ThermalCameraDemo_main_g2c_configTimer
0x10B50      [40]    _matrixrgb_spiDriverInit
0x10B78     [296]    _matrixrgb_deviceInit
0x10CA0      [56]    _matrixrgb_deviceReset
0x10CD8     [664]    _DrawScreen
0x10F70     [120]    _mikrobus_gpioInit
0x10FE8      [82]    _mikrobus_uartInit
0x1103C       [2]    _g2c_default_handler
0x11040      [24]    _Delay_80us
0x11058     [178]    _irgrid2_getFrameData
0x1110C      [56]    _FT5XX6_Config
0x11144     [124]    _g2cTask
0x111C0     [150]    _irgrid2_ExtractParameters
0x11258     [116]    _g2c_modulePower
0x112CC      [28]    _irgrid2_readEEPROM
0x112E8      [52]    _g2c_moduleReset
0x1131C     [152]    _g2c_cmdSingle
0x113B8     [400]    _applicationInit
0x11548      [84]    _Start_TP
0x1159C     [160]    _g2c_tick
0x1163C      [76]    __Lib_System_4XX_SystemClockSetDefault
0x11688     [404]    _g2c_process
0x11820     [456]    _applicationTask
0x119E8      [58]    ___FillZeros
0x11A28     [168]    _systemInit
0x11AD0      [42]    ___EnableFPU
0x11AFC      [56]    _Timer_interrupt
0x11B34       [8]    ___GenExcept
0x11B3C      [40]    _main
0x11B64     [864]    __Lib_System_4XX_InitialSetUpRCCRCC2
0x11EC4      [36]    __Lib_System_4XX_InitialSetUpFosc
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x0000       [4]    FARG_IR_Grid2_STM32_M4__pow_x
0x0000       [4]    FARG_IR_Grid2_STM32_M4__eval_poly_x
0x0000       [4]    FARG_IR_Grid2_STM32_M4__floor_x
0x0000       [4]    FARG_IR_Grid2_STM32_M4__exp_x
0x0000       [4]    FARG_IR_Grid2_STM32_M4__frexp_value
0x0000       [4]    FARG_IR_Grid2_STM32_M4__ldexp_value
0x0000       [4]    FARG_IR_Grid2_STM32_M4__log_x
0x0000       [4]    FARG_color_scale_rgb_conversion_x
0x0000       [4]    FARG_color_scale__get_range_val
0x0000       [4]    FARG_irgrid2_CalculateTo_emissivity
0x0000       [8]    FARG_LongDoubleToStr_dnum
0x0000       [4]    FARG_FloatToStr_fnum
0x0004       [4]    FARG_irgrid2_CalculateTo_tr
0x0004       [4]    FARG_IR_Grid2_STM32_M4__pow_y
0x20000000       [1]    __min_value
0x20000001       [1]    __low_value
0x20000002       [1]    __med_value
0x20000003       [1]    __high_value
0x20000004       [1]    __max_value
0x20000005      [21]    G2C_STM32_M4_LUT_START_MARK
0x2000001A      [18]    G2C_STM32_M4_LUT_END_MARK
0x2000002C       [1]    ?lstr1_G2C_STM32_M4
0x2000002D      [13]    ?lstr1_ThermalCameraDemo_driver
0x2000003A       [2]    _Label1_Caption
0x2000003C       [2]    _Button_min_p_Caption
0x2000003E       [2]    _Button_min_m_Caption
0x20000040       [2]    _Button_low_p_Caption
0x20000042       [2]    _Button_low_m_Caption
0x20000044       [2]    _Button_med_p_Caption
0x20000046       [2]    _Button_med_m_Caption
0x20000048       [2]    _Button_high_p_Caption
0x2000004A       [2]    _Button_high_m_Caption
0x2000004C       [2]    _Button_max_p_Caption
0x2000004E       [2]    _Button_max_m_Caption
0x20000050   [11032]    _Tahoma40x40_kaca
0x20002B68       [5]    ThermalCameraDemo_main__ATE
0x20002B6D       [3]    ThermalCameraDemo_main__AT
0x20002B70       [9]    ThermalCameraDemo_main__AT_CEN
0x20002B79      [39]    ?lstr1_ThermalCameraDemo_main
0x20002BA0       [9]    ThermalCameraDemo_main__AT_NWC
0x20002BA9      [66]    ?lstr2_ThermalCameraDemo_main
0x20002BEB       [9]    ThermalCameraDemo_main__AT_BRC
0x20002BF4       [4]    _To_avg_pixels
0x20002BF8       [4]    _To_min_pixels
0x20002BFC       [4]    _To_max_pixels
0x20002C00       [2]    _matrix_cnt
0x20002C02       [1]    _rc
0x20002C03       [1]    _cc
0x20002C04    [8192]    _gImage_matrixImage
0x20004C04       [4]    _Ta
0x20004C08       [2]    _fScreen
0x20004C0A       [1]    _Touch_new
0x20004C0B       [1]    _Touch_old
0x20004C0C       [4]    _tr
0x20004C10       [4]    _emissivity
0x20004C14   [11032]    _Tahoma40x40
0x2000772C     [100]    _demoText
0x20007790       [1]    _fMessage
0x20007791       [8]    ThermalCameraDemo_main__AT_DSET
0x20007799      [30]    ThermalCameraDemo_main_g2c_sRef_tempMin
0x200077B7      [30]    ThermalCameraDemo_main_g2c_sRef_tempMax
0x200077D5      [30]    ThermalCameraDemo_main_g2c_sRef_tempAvg
0x200077F3      [30]    ThermalCameraDemo_main_g2c_sRef_tempAmb
0x20007811       [7]    ThermalCameraDemo_main__AT_PUB
0x20007818       [4]    ?lstr1___Lib_Conversions
0x2000781C       [2]    ?lstr2___Lib_Conversions
0x2000781E       [4]    ?lstr3___Lib_Conversions
0x20007822       [1]    _set_timeout_on
0x20007823       [1]    __Lib_Mmc_SDIO_cardType
0x20007824      [16]    __Lib_FT5XX6_OrientPrototype0
0x20007834      [16]    __Lib_FT5XX6_OrientPrototype1
0x20007844      [16]    __Lib_FT5XX6_OrientPrototype2
0x20007854      [16]    __Lib_FT5XX6_OrientPrototype3
0x20007864       [4]    __Lib_I2C_123__I2C1_TIMEOUT
0x20007868       [4]    __Lib_I2C_123__I2C2_TIMEOUT
0x2000786C       [4]    __Lib_I2C_123__I2C3_TIMEOUT
0x20007870       [4]    __Lib_I2C_123__I2Cx_TIMEOUT
0x20007874       [4]    __Lib_Mmc_SDIO_Mmc_Write_Sector_Ptr
0x20007878       [4]    __Lib_Mmc_SDIO_TotalNumberOfBytes
0x2000787C       [4]    __Lib_Mmc_SDIO_RCA
0x20007880       [4]    __Lib_Mmc_SDIO_CardTypeSdio
0x20007884       [4]    _delay_time_cmd
0x20007888       [4]    _delay_time_spi
0x2000788C       [4]    _delay_time_init
0x20007890       [4]    __Lib_Mmc_SDIO_Mmc_Multi_Read_Start_Ptr
0x20007894       [4]    __Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_Ptr
0x20007898       [4]    __Lib_Mmc_SDIO_Mmc_Init_Ptr
0x2000789C       [4]    __Lib_Mmc_SDIO_Mmc_Multi_Read_Stop_Ptr
0x200078A0       [4]    __Lib_Mmc_SDIO_Mmc_Read_Sector_Ptr
0x200078A4      [16]    __Lib_System_4XX_APBAHBPrescTable
0x200078B4       [1]    __Lib_TFT_FontInitialized
0x200078B5       [1]    __Lib_TFT___SSD1963_controller
0x200078B6       [2]    __Lib_TFT_Ptr_Set
0x200078B8       [1]    __Lib_TFT___no_acceleration
0x200078B9       [1]    __Lib_TFT___MM_plus
0x200078BA       [2]    __Lib_TFT_Defs___controller
0x200078BC       [1]    __Lib_TFT_Defs_TFT_Disp_Rotation
0x200078BD       [1]    __Lib_TFT_Defs_TFT_Rotated_180
0x200078BE       [1]    G2C_STM32_M4_f_wdog_timeout
0x200078BF       [1]    G2C_STM32_M4_f_response_ready
0x200078C0       [4]    color_scale__abs_min
0x200078C4       [4]    color_scale__low_center
0x200078C8       [4]    color_scale__med_center
0x200078CC       [4]    color_scale__hig_center
0x200078D0       [4]    color_scale__abs_max
0x200078D4       [4]    G2C_STM32_M4_fp_uartWrite
0x200078D8       [4]    G2C_STM32_M4_hal_gpio_rstSet
0x200078DC       [1]    G2C_STM32_M4_f_sequence_active
0x200078DD       [1]    G2C_STM32_M4_f_timer_active
0x200078DE       [1]    G2C_STM32_M4_f_buffer_warning
0x200078DF       [1]    G2C_STM32_M4_f_watchdog_active
0x200078E0       [4]    G2C_STM32_M4_c_timer
0x200078E4     [258]    G2C_STM32_M4_rxBuff
0x200079E6       [1]    G2C_STM32_M4_f_hfc_active
0x200079E7       [1]    IR_Grid2_STM32_M4__slaveAddress
0x200079E8       [4]    G2C_STM32_M4_fp_uartRead
0x200079EC     [516]    G2C_STM32_M4_hdlBuff
0x20007BF0     [256]    G2C_STM32_M4_txBuff
0x20007CF0      [12]    G2C_STM32_M4_currentEv
0x20007CFC       [4]    G2C_STM32_M4_c_watchdog_timer
0x20007D00       [4]    G2C_STM32_M4_hal_gpio_csSet
0x20007D04       [4]    G2C_STM32_M4_hal_gpio_intGet
0x20007D08       [4]    G2C_STM32_M4_fp_uartReady
0x20007D0C       [4]    IR_Grid2_STM32_M4_fp_i2cRead
0x20007D10       [4]    IR_Grid2_STM32_M4_fp_i2cWrite
0x20007D14       [4]    IR_Grid2_STM32_M4_fp_i2cStart
0x20007D18       [4]    Matrix_RGB_STM32_M4_hal_gpio_intGet
0x20007D1C       [4]    Matrix_RGB_STM32_M4_hal_gpio_csSet
0x20007D20       [2]    Matrix_RGB_STM32_M4__ram_s
0x20007D22       [2]    Matrix_RGB_STM32_M4__pix_w
0x20007D24       [4]    Matrix_RGB_STM32_M4_hal_gpio_rstSet
0x20007D28       [4]    Matrix_RGB_STM32_M4_fp_spiWrite
0x20007D2C       [4]    Matrix_RGB_STM32_M4_fp_spiRead
0x20007D30       [2]    Matrix_RGB_STM32_M4__pix_h
0x20007D32       [1]    ProxFusion_2_STM32_M4__slaveAddress
0x20007D33       [1]    _PenDown
0x20007D34       [4]    ProxFusion_2_STM32_M4_fp_i2cStart
0x20007D38       [4]    ProxFusion_2_STM32_M4_fp_i2cWrite
0x20007D3C       [4]    ProxFusion_2_STM32_M4_fp_i2cRead
0x20007D40       [4]    ProxFusion_2_STM32_M4_hal_gpio_intGet
0x20007D44      [48]    _Label1
0x20007D74      [40]    _Image1
0x20007D9C      [52]    _Box1
0x20007DD0      [68]    _Button_min_p
0x20007E14      [68]    _Button_min_m
0x20007E58      [68]    _Button_low_p
0x20007E9C      [68]    _Button_low_m
0x20007EE0      [68]    _Button_med_p
0x20007F24      [68]    _Button_med_m
0x20007F68      [68]    _Button_high_p
0x20007FAC      [68]    _Button_high_m
0x20007FF0      [68]    _Button_max_p
0x20008034      [68]    _Button_max_m
0x20008078      [40]    _Image2
0x200080A0       [2]    _PressedObjectType
0x200080A2       [2]    __object_count
0x200080A4       [4]    _PressedObject
0x200080A8       [4]    _exec_button
0x200080AC       [4]    _CurrentScreen
0x200080B0       [4]    _exec_box
0x200080B4       [4]    _exec_label
0x200080B8       [4]    _exec_image
0x200080BC       [2]    _button_order
0x200080BE       [2]    _label_order
0x200080C0       [2]    _image_order
0x200080C2       [2]    _box_order
0x200080C4       [2]    _display_width
0x200080C6       [2]    _display_height
0x200080C8      [64]    _Screen2
0x20008108      [64]    _Screen1
0x20008148       [1]    _object_pressed
0x20008149       [1]    _rfHandle
0x2000814A       [2]    _Xcoord
0x2000814C       [4]    _rfStartSect
0x20008150       [4]    _rfName
0x20008154      [12]    _mmc_timeout
0x20008160     [112]    _fat32_fdesc
0x200081D0       [2]    _Ycoord
0x200081D2       [2]    _caption_length
0x200081D4       [4]    _local_button
0x200081D8       [4]    _local_label
0x200081DC       [4]    _local_image
0x200081E0       [4]    _local_box
0x200081E4     [516]    _f32_sector
0x200083E8       [2]    _caption_height
0x200083EA      [40]    ThermalCameraDemo_events_code_demoText
0x20008412       [2]    _taskTime
0x20008414    [1664]    _eeMLX90640
0x20008A94   [10864]    _mlx90640
0x2000B504    [3072]    _mlx90640To
0x2000C104       [2]    _color
0x2000C106      [20]    _G2C_min_pxBuffer
0x2000C11A      [20]    _G2C_max_pxBuffer
0x2000C12E      [20]    _G2C_avg_pxBuffer
0x2000C142      [20]    _G2C_ambient_tempBuffer
0x2000C156    [1668]    _mlx90640Frame
0x2000C7DA      [20]    _To_min_pxBuffer
0x2000C7EE      [20]    _To_max_pxBuffer
0x2000C802      [20]    _To_avg_pxBuffer
0x2000C816       [1]    __Lib_FAT32_STM32_M3_M4_M7___error
0x2000C817       [1]    __Lib_FAT32_STM32_M3_M4_M7_fDirEntsPClustPO2
0x2000C818       [4]    ___System_CLOCK_IN_KHZ
0x2000C81C       [4]    __Lib_FAT32_STM32_M3_M4_M7___currentEntry
0x2000C820       [4]    __Lib_FAT32_STM32_M3_M4_M7___currentClust
0x2000C824      [56]    __Lib_FAT32_STM32_M3_M4_M7___fsi
0x2000C85C       [4]    __Lib_FAT32_STM32_M3_M4_M7_fMaxCluster
0x2000C860       [4]    __Lib_FAT32_STM32_M3_M4_M7_fDirEntsPClust
0x2000C864       [1]    __Lib_FAT32_STM32_M3_M4_M7_fDirEntsPSectPO2
0x2000C865       [1]    __Lib_FAT32_STM32_M3_M4_M7_fSectPClustPO2
0x2000C866       [1]    __Lib_FAT32_STM32_M3_M4_M7_fFatEntsPSectPO2
0x2000C867       [1]    __Lib_FAT32_STM32_M3_M4_M7_fCardMultiReadMode
0x2000C868       [4]    __Lib_FAT32_STM32_M3_M4_M7_fDirEntsPSect
0x2000C86C       [4]    __Lib_FAT32_STM32_M3_M4_M7_fSectBuffEnd
0x2000C870       [4]    __Lib_FAT32_STM32_M3_M4_M7_fFatEntsPSect
0x2000C874       [1]    __Lib_FAT32_STM32_M3_M4_M7_fBytesPSectPO2
0x2000C875       [1]    __Lib_FAT32_STM32_M3_M4_M7_fBytesPClustPO2
0x2000C876       [1]    __Lib_FAT32_STM32_M3_M4_M7_fDoSyncFSI
0x2000C877       [1]    __Lib_FAT32_STM32_M3_M4_M7___isLFNentry
0x2000C878       [4]    __Lib_FAT32_STM32_M3_M4_M7_fBytesPClust
0x2000C87C       [8]    __Lib_FAT32_STM32_M3_M4_M7___TM
0x2000C884       [8]    __Lib_FAT32_STM32_M3_M4_M7___CT
0x2000C88C       [8]    __Lib_FAT32_STM32_M3_M4_M7___MT
0x2000C894      [12]    __Lib_FAT32_STM32_M3_M4_M7___volumeName
0x2000C8A0     [272]    __Lib_FAT32_STM32_M3_M4_M7___currentPath
0x2000C9B0       [1]    _ft5xx6_gest_move_up
0x2000C9B1       [1]    _ft5xx6_gest_move_right
0x2000C9B2       [1]    _ft5xx6_gest_move_down
0x2000C9B3       [1]    _ft5xx6_gest_move_left
0x2000C9B4       [8]    __Lib_FT5XX6_TPOrientation
0x2000C9BC       [1]    __Lib_FT5XX6_FT5xx6_controller
0x2000C9BD       [1]    __Lib_FT5XX6_FT5XX6_I2C_ADDRESS
0x2000C9BE       [2]    __Lib_FT5XX6_FT5XX6_TP_WIDTH
0x2000C9C0       [2]    __Lib_FT5XX6_FT5XX6_TP_HEIGHT
0x2000C9C2       [2]    __Lib_TFT__fontFirstChar
0x2000C9C4       [4]    _I2C_Start_Ptr
0x2000C9C8       [4]    _I2C_Write_Ptr
0x2000C9CC       [4]    _I2C_Read_Ptr
0x2000C9D0       [4]    __Lib_FT5XX6_gesture_decoder__TC_array
0x2000C9D4       [4]    _I2Cx_Timeout_Ptr
0x2000C9D8       [4]    _I2C1_Timeout_Ptr
0x2000C9DC       [4]    _I2C2_Timeout_Ptr
0x2000C9E0       [4]    _I2C3_Timeout_Ptr
0x2000C9E4      [16]    __Lib_Mmc_SDIO_CSD_TabSdio
0x2000C9F4       [4]    __Lib_Mmc_SDIO_numberOfBytesSent
0x2000C9F8      [20]    __Lib_Mmc_SDIO_SDIO_CmdInitStructure
0x2000CA0C       [4]    _SPI_Rd_Ptr
0x2000CA10      [24]    __Lib_Mmc_SDIO_SDIO_DataInitStructure
0x2000CA28      [16]    __Lib_Mmc_SDIO_CID_TabSdio
0x2000CA38       [4]    _MMC_Timeout_Ptr
0x2000CA3C       [4]    _SPI_Wr_Ptr
0x2000CA40       [4]    __VOLTAGE_RANGE
0x2000CA44      [10]    __Lib_TFT_headerBuffer
0x2000CA4E       [2]    __Lib_TFT__fontLastChar
0x2000CA50       [4]    _TFT_Get_Ext_Data_Ptr
0x2000CA54       [4]    __Lib_TFT_activeExtFont
0x2000CA58       [2]    __Lib_TFT__fontHeight
0x2000CA5A       [2]    __Lib_TFT_FontColor
0x2000CA5C       [1]    __Lib_TFT_FontOrientation
0x2000CA5D       [1]    _ExternalFontSet
0x2000CA5E       [2]    _TFT_DISP_WIDTH
0x2000CA60       [2]    _TFT_DISP_HEIGHT
0x2000CA62       [2]    __Lib_TFT_min_x_coord
0x2000CA64       [2]    __Lib_TFT_max_x_coord
0x2000CA66       [2]    __Lib_TFT_min_y_coord
0x2000CA68       [2]    __Lib_TFT_max_y_coord
0x2000CA6A       [1]    __Lib_TFT_PenWidth
0x2000CA6B       [1]    __Lib_TFT_BrushEnabled
0x2000CA6C       [2]    __Lib_TFT_PenColor
0x2000CA6E       [2]    __Lib_TFT_y_cord
0x2000CA70       [4]    _TFT_SSD1963_Set_Address_Ptr
0x2000CA74       [4]    _TFT_Set_Address_Ptr
0x2000CA78       [4]    _TFT_Write_Data_Ptr
0x2000CA7C       [4]    __Lib_TFT__font
0x2000CA80       [2]    __Lib_TFT_x_cord
0x2000CA82       [2]    __Lib_TFT_BrushColor
0x2000CA84       [4]    _TFT_Set_Index_Ptr
0x2000CA88       [4]    _TFT_Write_Command_Ptr
0x2000CA8C       [1]    __Lib_TFT_GradientEnabled
0x2000CA8D       [1]    __Lib_TFT_GradientOrientation
0x2000CA8E       [2]    __Lib_TFT_GradColorFrom
0x2000CA90       [2]    __Lib_TFT_GradColorTo
0x2000CA94       [4]    _UART_Wr_Ptr
0x2000CA98       [4]    _UART_Rd_Ptr
0x2000CA9C       [4]    _UART_Rdy_Ptr
0x2000CAA0       [4]    _UART_Tx_Idle_Ptr
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x2984       [4]    _Screen1_Labels
0x9B4C       [4]    _Screen1_Images
0xDFF4       [4]    _Screen1_Boxes
0xE0BC       [4]    _Screen2_Images
0x113B4       [4]    __Lib_FT5XX6_gesture_decoder__TC_FT5X06_array
0x1181C       [4]    __PROXFUSION2_I2C_CFG
0x11A24       [4]    __IRGRID2_I2C_CFG
0x11EE8       [1]    ?ICS__min_value
0x11EE9       [1]    ?ICS__low_value
0x11EEA       [1]    ?ICS__med_value
0x11EEB       [1]    ?ICS__high_value
0x11EEC       [1]    ?ICS__max_value
0x11EED      [21]    ?ICSG2C_STM32_M4_LUT_START_MARK
0x11F02      [18]    ?ICSG2C_STM32_M4_LUT_END_MARK
0x11F14       [1]    ?ICS?lstr1_G2C_STM32_M4
0x11F15      [13]    ?ICS?lstr1_ThermalCameraDemo_driver
0x11F22       [2]    ?ICS_Label1_Caption
0x11F24       [2]    ?ICS_Button_min_p_Caption
0x11F26       [2]    ?ICS_Button_min_m_Caption
0x11F28       [2]    ?ICS_Button_low_p_Caption
0x11F2A       [2]    ?ICS_Button_low_m_Caption
0x11F2C       [2]    ?ICS_Button_med_p_Caption
0x11F2E       [2]    ?ICS_Button_med_m_Caption
0x11F30       [2]    ?ICS_Button_high_p_Caption
0x11F32       [2]    ?ICS_Button_high_m_Caption
0x11F34       [2]    ?ICS_Button_max_p_Caption
0x11F36       [2]    ?ICS_Button_max_m_Caption
0x11F38   [11032]    ?ICS_Tahoma40x40_kaca
0x14A50       [5]    ?ICSThermalCameraDemo_main__ATE
0x14A55       [3]    ?ICSThermalCameraDemo_main__AT
0x14A58       [9]    ?ICSThermalCameraDemo_main__AT_CEN
0x14A61      [39]    ?ICS?lstr1_ThermalCameraDemo_main
0x14A88       [9]    ?ICSThermalCameraDemo_main__AT_NWC
0x14A91      [66]    ?ICS?lstr2_ThermalCameraDemo_main
0x14AD3       [9]    ?ICSThermalCameraDemo_main__AT_BRC
0x14ADC       [4]    ?ICS_To_avg_pixels
0x14AE0       [4]    ?ICS_To_min_pixels
0x14AE4       [4]    ?ICS_To_max_pixels
0x14AE8       [2]    ?ICS_matrix_cnt
0x14AEA       [1]    ?ICS_rc
0x14AEB       [1]    ?ICS_cc
0x14AEC    [8192]    ?ICS_gImage_matrixImage
0x16AEC       [4]    ?ICS_Ta
0x16AF0       [2]    ?ICS_fScreen
0x16AF2       [1]    ?ICS_Touch_new
0x16AF3       [1]    ?ICS_Touch_old
0x16AF4       [4]    ?ICS_tr
0x16AF8       [4]    ?ICS_emissivity
0x16AFC   [11032]    ?ICS_Tahoma40x40
0x19614     [100]    ?ICS_demoText
0x19678       [1]    ?ICS_fMessage
0x19679       [8]    ?ICSThermalCameraDemo_main__AT_DSET
0x19681      [30]    ?ICSThermalCameraDemo_main_g2c_sRef_tempMin
0x1969F      [30]    ?ICSThermalCameraDemo_main_g2c_sRef_tempMax
0x196BD      [30]    ?ICSThermalCameraDemo_main_g2c_sRef_tempAvg
0x196DB      [30]    ?ICSThermalCameraDemo_main_g2c_sRef_tempAmb
0x196F9       [7]    ?ICSThermalCameraDemo_main__AT_PUB
0x19700       [4]    ?ICS?lstr1___Lib_Conversions
0x19704       [2]    ?ICS?lstr2___Lib_Conversions
0x19706       [4]    ?ICS?lstr3___Lib_Conversions
0x1970A       [1]    ?ICS_set_timeout_on
0x1970B       [1]    ?ICS__Lib_Mmc_SDIO_cardType
0x1970C      [16]    ?ICS__Lib_FT5XX6_OrientPrototype0
0x1971C      [16]    ?ICS__Lib_FT5XX6_OrientPrototype1
0x1972C      [16]    ?ICS__Lib_FT5XX6_OrientPrototype2
0x1973C      [16]    ?ICS__Lib_FT5XX6_OrientPrototype3
0x1974C       [4]    ?ICS__Lib_I2C_123__I2C1_TIMEOUT
0x19750       [4]    ?ICS__Lib_I2C_123__I2C2_TIMEOUT
0x19754       [4]    ?ICS__Lib_I2C_123__I2C3_TIMEOUT
0x19758       [4]    ?ICS__Lib_I2C_123__I2Cx_TIMEOUT
0x1975C       [4]    ?ICS__Lib_Mmc_SDIO_Mmc_Write_Sector_Ptr
0x19760       [4]    ?ICS__Lib_Mmc_SDIO_TotalNumberOfBytes
0x19764       [4]    ?ICS__Lib_Mmc_SDIO_RCA
0x19768       [4]    ?ICS__Lib_Mmc_SDIO_CardTypeSdio
0x1976C       [4]    ?ICS_delay_time_cmd
0x19770       [4]    ?ICS_delay_time_spi
0x19774       [4]    ?ICS_delay_time_init
0x19778       [4]    ?ICS__Lib_Mmc_SDIO_Mmc_Multi_Read_Start_Ptr
0x1977C       [4]    ?ICS__Lib_Mmc_SDIO_Mmc_Multi_Read_Sector_Ptr
0x19780       [4]    ?ICS__Lib_Mmc_SDIO_Mmc_Init_Ptr
0x19784       [4]    ?ICS__Lib_Mmc_SDIO_Mmc_Multi_Read_Stop_Ptr
0x19788       [4]    ?ICS__Lib_Mmc_SDIO_Mmc_Read_Sector_Ptr
0x1978C      [16]    ?ICS__Lib_System_4XX_APBAHBPrescTable
0x1979C       [1]    ?ICS__Lib_TFT_FontInitialized
0x1979D       [1]    ?ICS__Lib_TFT___SSD1963_controller
0x1979E       [2]    ?ICS__Lib_TFT_Ptr_Set
0x197A0       [1]    ?ICS__Lib_TFT___no_acceleration
0x197A1       [1]    ?ICS__Lib_TFT___MM_plus
0x197A2       [2]    ?ICS__Lib_TFT_Defs___controller
0x197A4       [1]    ?ICS__Lib_TFT_Defs_TFT_Disp_Rotation
0x197A5       [1]    ?ICS__Lib_TFT_Defs_TFT_Rotated_180
0x197A6    [8192]    _TMP_IMAGE3_bmp
0x1B7A6    [8192]    _TMP_IMAGE1_bmp
0x1D7A6    [2168]    _TFT_defaultFont
0x1E01E    [1664]    ?ICSirgrid2_readData_readReg_L0
0x1E6A0     [108]    __GPIO_MODULE_USART2_PD56
0x1E70C     [108]    __GPIO_MODULE_SPI1_PA56_PB5
0x1E778     [108]    __GPIO_MODULE_SPI3_PC10_11_12
0x1E7E4     [108]    __GPIO_MODULE_USART1_PB67
0x1E850     [108]    __GPIO_MODULE_USART6_PC67
0x1E8BC     [108]    __GPIO_MODULE_USART3_PD89
0x1E928     [108]    __GPIO_MODULE_I2C2_PF01
0x1E994     [108]    __GPIO_MODULE_I2C1_PB89
0x1EA00      [96]    __MIKROBUS4_GPIO
0x1EA60      [96]    __MIKROBUS3_GPIO
0x1EAC0      [96]    __MIKROBUS2_GPIO
0x1EB20      [96]    __MIKROBUS5_GPIO
0x1EB80      [40]    IR_Grid2_STM32_M4__exp_coeff_L0
0x1EBA8      [40]    _Screen2_Buttons
0x1EBD0      [36]    IR_Grid2_STM32_M4__log_coeff_L0
0x1EBF4      [10]    ?ICSg2c_packCmd_cmd_param_L0
0x1EBFE      [10]    ?ICSg2c_packCmd_mid_param_L0
0x1EC08      [10]    ?ICSg2c_packCmd_end_param_L0
0x1EC12      [18]    __Lib_FAT32_STM32_M3_M4_M7_name83specific
0x1EC24      [17]    ?ICSG2C_STM32_M4_createEvent_tmp_L0
0x1EC38      [16]    __G2C_UART_CFG
0x1EC48       [4]    ?ICS__Lib_Mmc_SDIO_FindSCR_index_L0
0x1EC4C       [8]    ?ICS__Lib_Mmc_SDIO_FindSCR_tempscr_L0
0x1EC54      [12]    __MIKROBUS5_I2C
0x1EC60      [12]    __MIKROBUS2_I2C
0x1EC6C      [12]    __MIKROBUS4_UART
0x1EC78       [8]    __MIKROBUS3_SPI
0x1EC80       [8]    ?ICS__Lib_Mmc_SDIO_SDEnWideBus_scr_L0
0x1EC88       [8]    __MATRIXRGB_SPI_CFG
0x1EC90       [8]    ?lstr_6___Lib_FAT32_STM32_M3_M4_M7
0x1EC98       [7]    __Lib_FAT32_STM32_M3_M4_M7_lfnSpecific
0x1EC9F       [4]    __Lib_FT5XX6_gesture_decoder__TC_FT5X16_array
0x1ECA3       [4]    __Lib_FT5XX6_gesture_decoder__TC_NONE_array
0x1ECA7       [4]    __Lib_FT5XX6_gesture_decoder__TC_FT5X46_array
0x1ECAB       [4]    __Lib_FT5XX6_gesture_decoder__TC_FT5X26_array
