// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
// Version: 2022.1.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module tiled_conv_load_layer_params_from_DRAM (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        weight_buf_0_address0,
        weight_buf_0_ce0,
        weight_buf_0_we0,
        weight_buf_0_d0,
        weight_buf_1_address0,
        weight_buf_1_ce0,
        weight_buf_1_we0,
        weight_buf_1_d0,
        weight_buf_2_address0,
        weight_buf_2_ce0,
        weight_buf_2_we0,
        weight_buf_2_d0,
        weight_buf_3_address0,
        weight_buf_3_ce0,
        weight_buf_3_we0,
        weight_buf_3_d0,
        weight_buf_4_address0,
        weight_buf_4_ce0,
        weight_buf_4_we0,
        weight_buf_4_d0,
        weight_buf_5_address0,
        weight_buf_5_ce0,
        weight_buf_5_we0,
        weight_buf_5_d0,
        weight_buf_6_address0,
        weight_buf_6_ce0,
        weight_buf_6_we0,
        weight_buf_6_d0,
        p_read,
        p_read1,
        p_read2,
        p_read3,
        m_axi_wt_AWVALID,
        m_axi_wt_AWREADY,
        m_axi_wt_AWADDR,
        m_axi_wt_AWID,
        m_axi_wt_AWLEN,
        m_axi_wt_AWSIZE,
        m_axi_wt_AWBURST,
        m_axi_wt_AWLOCK,
        m_axi_wt_AWCACHE,
        m_axi_wt_AWPROT,
        m_axi_wt_AWQOS,
        m_axi_wt_AWREGION,
        m_axi_wt_AWUSER,
        m_axi_wt_WVALID,
        m_axi_wt_WREADY,
        m_axi_wt_WDATA,
        m_axi_wt_WSTRB,
        m_axi_wt_WLAST,
        m_axi_wt_WID,
        m_axi_wt_WUSER,
        m_axi_wt_ARVALID,
        m_axi_wt_ARREADY,
        m_axi_wt_ARADDR,
        m_axi_wt_ARID,
        m_axi_wt_ARLEN,
        m_axi_wt_ARSIZE,
        m_axi_wt_ARBURST,
        m_axi_wt_ARLOCK,
        m_axi_wt_ARCACHE,
        m_axi_wt_ARPROT,
        m_axi_wt_ARQOS,
        m_axi_wt_ARREGION,
        m_axi_wt_ARUSER,
        m_axi_wt_RVALID,
        m_axi_wt_RREADY,
        m_axi_wt_RDATA,
        m_axi_wt_RLAST,
        m_axi_wt_RID,
        m_axi_wt_RFIFONUM,
        m_axi_wt_RUSER,
        m_axi_wt_RRESP,
        m_axi_wt_BVALID,
        m_axi_wt_BREADY,
        m_axi_wt_BRESP,
        m_axi_wt_BID,
        m_axi_wt_BUSER,
        weights,
        bias,
        kernel_group,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3
);

parameter    ap_ST_fsm_state1 = 21'd1;
parameter    ap_ST_fsm_state2 = 21'd2;
parameter    ap_ST_fsm_state3 = 21'd4;
parameter    ap_ST_fsm_state4 = 21'd8;
parameter    ap_ST_fsm_state5 = 21'd16;
parameter    ap_ST_fsm_state6 = 21'd32;
parameter    ap_ST_fsm_state7 = 21'd64;
parameter    ap_ST_fsm_state8 = 21'd128;
parameter    ap_ST_fsm_state9 = 21'd256;
parameter    ap_ST_fsm_state10 = 21'd512;
parameter    ap_ST_fsm_state11 = 21'd1024;
parameter    ap_ST_fsm_state12 = 21'd2048;
parameter    ap_ST_fsm_state13 = 21'd4096;
parameter    ap_ST_fsm_state14 = 21'd8192;
parameter    ap_ST_fsm_state15 = 21'd16384;
parameter    ap_ST_fsm_state16 = 21'd32768;
parameter    ap_ST_fsm_state17 = 21'd65536;
parameter    ap_ST_fsm_state18 = 21'd131072;
parameter    ap_ST_fsm_state19 = 21'd262144;
parameter    ap_ST_fsm_state20 = 21'd524288;
parameter    ap_ST_fsm_state21 = 21'd1048576;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [6:0] weight_buf_0_address0;
output   weight_buf_0_ce0;
output   weight_buf_0_we0;
output  [15:0] weight_buf_0_d0;
output  [6:0] weight_buf_1_address0;
output   weight_buf_1_ce0;
output   weight_buf_1_we0;
output  [15:0] weight_buf_1_d0;
output  [6:0] weight_buf_2_address0;
output   weight_buf_2_ce0;
output   weight_buf_2_we0;
output  [15:0] weight_buf_2_d0;
output  [6:0] weight_buf_3_address0;
output   weight_buf_3_ce0;
output   weight_buf_3_we0;
output  [15:0] weight_buf_3_d0;
output  [6:0] weight_buf_4_address0;
output   weight_buf_4_ce0;
output   weight_buf_4_we0;
output  [15:0] weight_buf_4_d0;
output  [6:0] weight_buf_5_address0;
output   weight_buf_5_ce0;
output   weight_buf_5_we0;
output  [15:0] weight_buf_5_d0;
output  [6:0] weight_buf_6_address0;
output   weight_buf_6_ce0;
output   weight_buf_6_we0;
output  [15:0] weight_buf_6_d0;
input  [15:0] p_read;
input  [15:0] p_read1;
input  [15:0] p_read2;
input  [15:0] p_read3;
output   m_axi_wt_AWVALID;
input   m_axi_wt_AWREADY;
output  [63:0] m_axi_wt_AWADDR;
output  [0:0] m_axi_wt_AWID;
output  [31:0] m_axi_wt_AWLEN;
output  [2:0] m_axi_wt_AWSIZE;
output  [1:0] m_axi_wt_AWBURST;
output  [1:0] m_axi_wt_AWLOCK;
output  [3:0] m_axi_wt_AWCACHE;
output  [2:0] m_axi_wt_AWPROT;
output  [3:0] m_axi_wt_AWQOS;
output  [3:0] m_axi_wt_AWREGION;
output  [0:0] m_axi_wt_AWUSER;
output   m_axi_wt_WVALID;
input   m_axi_wt_WREADY;
output  [15:0] m_axi_wt_WDATA;
output  [1:0] m_axi_wt_WSTRB;
output   m_axi_wt_WLAST;
output  [0:0] m_axi_wt_WID;
output  [0:0] m_axi_wt_WUSER;
output   m_axi_wt_ARVALID;
input   m_axi_wt_ARREADY;
output  [63:0] m_axi_wt_ARADDR;
output  [0:0] m_axi_wt_ARID;
output  [31:0] m_axi_wt_ARLEN;
output  [2:0] m_axi_wt_ARSIZE;
output  [1:0] m_axi_wt_ARBURST;
output  [1:0] m_axi_wt_ARLOCK;
output  [3:0] m_axi_wt_ARCACHE;
output  [2:0] m_axi_wt_ARPROT;
output  [3:0] m_axi_wt_ARQOS;
output  [3:0] m_axi_wt_ARREGION;
output  [0:0] m_axi_wt_ARUSER;
input   m_axi_wt_RVALID;
output   m_axi_wt_RREADY;
input  [15:0] m_axi_wt_RDATA;
input   m_axi_wt_RLAST;
input  [0:0] m_axi_wt_RID;
input  [9:0] m_axi_wt_RFIFONUM;
input  [0:0] m_axi_wt_RUSER;
input  [1:0] m_axi_wt_RRESP;
input   m_axi_wt_BVALID;
output   m_axi_wt_BREADY;
input  [1:0] m_axi_wt_BRESP;
input  [0:0] m_axi_wt_BID;
input  [0:0] m_axi_wt_BUSER;
input  [63:0] weights;
input  [63:0] bias;
input  [3:0] kernel_group;
output  [15:0] ap_return_0;
output  [15:0] ap_return_1;
output  [15:0] ap_return_2;
output  [15:0] ap_return_3;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg m_axi_wt_ARVALID;
reg[63:0] m_axi_wt_ARADDR;
reg[0:0] m_axi_wt_ARID;
reg[31:0] m_axi_wt_ARLEN;
reg[2:0] m_axi_wt_ARSIZE;
reg[1:0] m_axi_wt_ARBURST;
reg[1:0] m_axi_wt_ARLOCK;
reg[3:0] m_axi_wt_ARCACHE;
reg[2:0] m_axi_wt_ARPROT;
reg[3:0] m_axi_wt_ARQOS;
reg[3:0] m_axi_wt_ARREGION;
reg[0:0] m_axi_wt_ARUSER;
reg m_axi_wt_RREADY;
reg[15:0] ap_return_0;
reg[15:0] ap_return_1;
reg[15:0] ap_return_2;
reg[15:0] ap_return_3;

(* fsm_encoding = "none" *) reg   [20:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    wt_blk_n_AR;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state12;
wire   [14:0] mul_ln73_fu_218_p2;
reg   [14:0] mul_ln73_reg_423;
reg   [62:0] trunc_ln_reg_428;
wire    ap_CS_fsm_state2;
reg   [62:0] trunc_ln3_reg_439;
wire    ap_CS_fsm_state11;
wire    grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_ap_start;
wire    grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_ap_done;
wire    grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_ap_idle;
wire    grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_ap_ready;
wire    grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_AWVALID;
wire   [63:0] grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_AWADDR;
wire   [0:0] grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_AWID;
wire   [31:0] grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_AWLEN;
wire   [2:0] grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_AWSIZE;
wire   [1:0] grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_AWBURST;
wire   [1:0] grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_AWLOCK;
wire   [3:0] grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_AWCACHE;
wire   [2:0] grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_AWPROT;
wire   [3:0] grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_AWQOS;
wire   [3:0] grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_AWREGION;
wire   [0:0] grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_AWUSER;
wire    grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_WVALID;
wire   [15:0] grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_WDATA;
wire   [1:0] grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_WSTRB;
wire    grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_WLAST;
wire   [0:0] grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_WID;
wire   [0:0] grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_WUSER;
wire    grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_ARVALID;
wire   [63:0] grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_ARADDR;
wire   [0:0] grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_ARID;
wire   [31:0] grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_ARLEN;
wire   [2:0] grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_ARSIZE;
wire   [1:0] grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_ARBURST;
wire   [1:0] grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_ARLOCK;
wire   [3:0] grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_ARCACHE;
wire   [2:0] grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_ARPROT;
wire   [3:0] grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_ARQOS;
wire   [3:0] grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_ARREGION;
wire   [0:0] grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_ARUSER;
wire    grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_RREADY;
wire    grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_BREADY;
wire   [6:0] grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_0_address0;
wire    grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_0_ce0;
wire    grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_0_we0;
wire   [15:0] grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_0_d0;
wire   [6:0] grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_1_address0;
wire    grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_1_ce0;
wire    grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_1_we0;
wire   [15:0] grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_1_d0;
wire   [6:0] grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_2_address0;
wire    grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_2_ce0;
wire    grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_2_we0;
wire   [15:0] grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_2_d0;
wire   [6:0] grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_3_address0;
wire    grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_3_ce0;
wire    grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_3_we0;
wire   [15:0] grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_3_d0;
wire   [6:0] grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_4_address0;
wire    grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_4_ce0;
wire    grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_4_we0;
wire   [15:0] grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_4_d0;
wire   [6:0] grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_5_address0;
wire    grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_5_ce0;
wire    grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_5_we0;
wire   [15:0] grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_5_d0;
wire   [6:0] grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_6_address0;
wire    grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_6_ce0;
wire    grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_6_we0;
wire   [15:0] grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_6_d0;
wire    grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_ap_start;
wire    grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_ap_done;
wire    grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_ap_idle;
wire    grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_ap_ready;
wire    grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_AWVALID;
wire   [63:0] grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_AWADDR;
wire   [0:0] grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_AWID;
wire   [31:0] grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_AWLEN;
wire   [2:0] grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_AWSIZE;
wire   [1:0] grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_AWBURST;
wire   [1:0] grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_AWLOCK;
wire   [3:0] grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_AWCACHE;
wire   [2:0] grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_AWPROT;
wire   [3:0] grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_AWQOS;
wire   [3:0] grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_AWREGION;
wire   [0:0] grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_AWUSER;
wire    grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_WVALID;
wire   [15:0] grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_WDATA;
wire   [1:0] grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_WSTRB;
wire    grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_WLAST;
wire   [0:0] grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_WID;
wire   [0:0] grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_WUSER;
wire    grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_ARVALID;
wire   [63:0] grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_ARADDR;
wire   [0:0] grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_ARID;
wire   [31:0] grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_ARLEN;
wire   [2:0] grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_ARSIZE;
wire   [1:0] grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_ARBURST;
wire   [1:0] grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_ARLOCK;
wire   [3:0] grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_ARCACHE;
wire   [2:0] grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_ARPROT;
wire   [3:0] grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_ARQOS;
wire   [3:0] grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_ARREGION;
wire   [0:0] grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_ARUSER;
wire    grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_RREADY;
wire    grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_BREADY;
wire   [0:0] grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_write_flag4_0_out;
wire    grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_write_flag4_0_out_ap_vld;
wire   [15:0] grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_bias_buf16_07_out;
wire    grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_bias_buf16_07_out_ap_vld;
wire   [0:0] grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_write_flag8_0_out;
wire    grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_write_flag8_0_out_ap_vld;
wire   [15:0] grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_bias_buf_06_out;
wire    grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_bias_buf_06_out_ap_vld;
wire   [15:0] grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_bias_buf2_05_out;
wire    grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_bias_buf2_05_out_ap_vld;
wire   [0:0] grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_write_flag11_0_out;
wire    grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_write_flag11_0_out_ap_vld;
wire   [0:0] grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_write_flag_0_out;
wire    grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_write_flag_0_out_ap_vld;
wire   [15:0] grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_bias_buf3_04_out;
wire    grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_bias_buf3_04_out_ap_vld;
reg    grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_ap_start_reg;
wire    ap_CS_fsm_state10;
reg    grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_ap_start_reg;
wire    ap_CS_fsm_state19;
wire    ap_CS_fsm_state20;
wire  signed [63:0] sext_ln73_fu_243_p1;
wire  signed [63:0] sext_ln91_fu_280_p1;
wire    ap_CS_fsm_state21;
wire   [5:0] kernel_offset_fu_206_p3;
wire   [5:0] mul_ln73_fu_218_p0;
wire   [9:0] mul_ln73_fu_218_p1;
wire   [63:0] zext_ln73_1_fu_224_p1;
wire   [63:0] add_ln73_fu_227_p2;
wire   [6:0] shl_ln_fu_253_p3;
wire   [63:0] zext_ln91_fu_260_p1;
wire   [63:0] add_ln91_fu_264_p2;
wire   [15:0] select_ln96_fu_314_p3;
wire   [15:0] select_ln96_1_fu_322_p3;
wire   [15:0] select_ln96_2_fu_330_p3;
wire   [15:0] select_ln96_3_fu_338_p3;
reg   [15:0] ap_return_0_preg;
reg   [15:0] ap_return_1_preg;
reg   [15:0] ap_return_2_preg;
reg   [15:0] ap_return_3_preg;
reg   [20:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
reg    ap_ST_fsm_state11_blk;
reg    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
reg    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire   [14:0] mul_ln73_fu_218_p00;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 21'd1;
#0 grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_ap_start_reg = 1'b0;
#0 grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_ap_start_reg = 1'b0;
#0 ap_return_0_preg = 16'd0;
#0 ap_return_1_preg = 16'd0;
#0 ap_return_2_preg = 16'd0;
#0 ap_return_3_preg = 16'd0;
end

tiled_conv_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_ap_start),
    .ap_done(grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_ap_done),
    .ap_idle(grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_ap_idle),
    .ap_ready(grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_ap_ready),
    .m_axi_wt_AWVALID(grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_AWVALID),
    .m_axi_wt_AWREADY(1'b0),
    .m_axi_wt_AWADDR(grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_AWADDR),
    .m_axi_wt_AWID(grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_AWID),
    .m_axi_wt_AWLEN(grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_AWLEN),
    .m_axi_wt_AWSIZE(grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_AWSIZE),
    .m_axi_wt_AWBURST(grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_AWBURST),
    .m_axi_wt_AWLOCK(grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_AWLOCK),
    .m_axi_wt_AWCACHE(grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_AWCACHE),
    .m_axi_wt_AWPROT(grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_AWPROT),
    .m_axi_wt_AWQOS(grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_AWQOS),
    .m_axi_wt_AWREGION(grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_AWREGION),
    .m_axi_wt_AWUSER(grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_AWUSER),
    .m_axi_wt_WVALID(grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_WVALID),
    .m_axi_wt_WREADY(1'b0),
    .m_axi_wt_WDATA(grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_WDATA),
    .m_axi_wt_WSTRB(grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_WSTRB),
    .m_axi_wt_WLAST(grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_WLAST),
    .m_axi_wt_WID(grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_WID),
    .m_axi_wt_WUSER(grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_WUSER),
    .m_axi_wt_ARVALID(grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_ARVALID),
    .m_axi_wt_ARREADY(m_axi_wt_ARREADY),
    .m_axi_wt_ARADDR(grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_ARADDR),
    .m_axi_wt_ARID(grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_ARID),
    .m_axi_wt_ARLEN(grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_ARLEN),
    .m_axi_wt_ARSIZE(grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_ARSIZE),
    .m_axi_wt_ARBURST(grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_ARBURST),
    .m_axi_wt_ARLOCK(grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_ARLOCK),
    .m_axi_wt_ARCACHE(grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_ARCACHE),
    .m_axi_wt_ARPROT(grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_ARPROT),
    .m_axi_wt_ARQOS(grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_ARQOS),
    .m_axi_wt_ARREGION(grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_ARREGION),
    .m_axi_wt_ARUSER(grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_ARUSER),
    .m_axi_wt_RVALID(m_axi_wt_RVALID),
    .m_axi_wt_RREADY(grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_RREADY),
    .m_axi_wt_RDATA(m_axi_wt_RDATA),
    .m_axi_wt_RLAST(m_axi_wt_RLAST),
    .m_axi_wt_RID(m_axi_wt_RID),
    .m_axi_wt_RFIFONUM(m_axi_wt_RFIFONUM),
    .m_axi_wt_RUSER(m_axi_wt_RUSER),
    .m_axi_wt_RRESP(m_axi_wt_RRESP),
    .m_axi_wt_BVALID(1'b0),
    .m_axi_wt_BREADY(grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_BREADY),
    .m_axi_wt_BRESP(2'd0),
    .m_axi_wt_BID(1'd0),
    .m_axi_wt_BUSER(1'd0),
    .sext_ln73(trunc_ln_reg_428),
    .weight_buf_0_address0(grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_0_address0),
    .weight_buf_0_ce0(grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_0_ce0),
    .weight_buf_0_we0(grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_0_we0),
    .weight_buf_0_d0(grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_0_d0),
    .weight_buf_1_address0(grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_1_address0),
    .weight_buf_1_ce0(grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_1_ce0),
    .weight_buf_1_we0(grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_1_we0),
    .weight_buf_1_d0(grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_1_d0),
    .weight_buf_2_address0(grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_2_address0),
    .weight_buf_2_ce0(grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_2_ce0),
    .weight_buf_2_we0(grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_2_we0),
    .weight_buf_2_d0(grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_2_d0),
    .weight_buf_3_address0(grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_3_address0),
    .weight_buf_3_ce0(grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_3_ce0),
    .weight_buf_3_we0(grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_3_we0),
    .weight_buf_3_d0(grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_3_d0),
    .weight_buf_4_address0(grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_4_address0),
    .weight_buf_4_ce0(grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_4_ce0),
    .weight_buf_4_we0(grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_4_we0),
    .weight_buf_4_d0(grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_4_d0),
    .weight_buf_5_address0(grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_5_address0),
    .weight_buf_5_ce0(grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_5_ce0),
    .weight_buf_5_we0(grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_5_we0),
    .weight_buf_5_d0(grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_5_d0),
    .weight_buf_6_address0(grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_6_address0),
    .weight_buf_6_ce0(grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_6_ce0),
    .weight_buf_6_we0(grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_6_we0),
    .weight_buf_6_d0(grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_6_d0)
);

tiled_conv_load_layer_params_from_DRAM_Pipeline_BIAS grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_ap_start),
    .ap_done(grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_ap_done),
    .ap_idle(grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_ap_idle),
    .ap_ready(grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_ap_ready),
    .m_axi_wt_AWVALID(grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_AWVALID),
    .m_axi_wt_AWREADY(1'b0),
    .m_axi_wt_AWADDR(grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_AWADDR),
    .m_axi_wt_AWID(grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_AWID),
    .m_axi_wt_AWLEN(grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_AWLEN),
    .m_axi_wt_AWSIZE(grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_AWSIZE),
    .m_axi_wt_AWBURST(grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_AWBURST),
    .m_axi_wt_AWLOCK(grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_AWLOCK),
    .m_axi_wt_AWCACHE(grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_AWCACHE),
    .m_axi_wt_AWPROT(grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_AWPROT),
    .m_axi_wt_AWQOS(grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_AWQOS),
    .m_axi_wt_AWREGION(grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_AWREGION),
    .m_axi_wt_AWUSER(grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_AWUSER),
    .m_axi_wt_WVALID(grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_WVALID),
    .m_axi_wt_WREADY(1'b0),
    .m_axi_wt_WDATA(grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_WDATA),
    .m_axi_wt_WSTRB(grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_WSTRB),
    .m_axi_wt_WLAST(grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_WLAST),
    .m_axi_wt_WID(grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_WID),
    .m_axi_wt_WUSER(grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_WUSER),
    .m_axi_wt_ARVALID(grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_ARVALID),
    .m_axi_wt_ARREADY(m_axi_wt_ARREADY),
    .m_axi_wt_ARADDR(grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_ARADDR),
    .m_axi_wt_ARID(grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_ARID),
    .m_axi_wt_ARLEN(grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_ARLEN),
    .m_axi_wt_ARSIZE(grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_ARSIZE),
    .m_axi_wt_ARBURST(grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_ARBURST),
    .m_axi_wt_ARLOCK(grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_ARLOCK),
    .m_axi_wt_ARCACHE(grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_ARCACHE),
    .m_axi_wt_ARPROT(grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_ARPROT),
    .m_axi_wt_ARQOS(grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_ARQOS),
    .m_axi_wt_ARREGION(grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_ARREGION),
    .m_axi_wt_ARUSER(grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_ARUSER),
    .m_axi_wt_RVALID(m_axi_wt_RVALID),
    .m_axi_wt_RREADY(grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_RREADY),
    .m_axi_wt_RDATA(m_axi_wt_RDATA),
    .m_axi_wt_RLAST(m_axi_wt_RLAST),
    .m_axi_wt_RID(m_axi_wt_RID),
    .m_axi_wt_RFIFONUM(m_axi_wt_RFIFONUM),
    .m_axi_wt_RUSER(m_axi_wt_RUSER),
    .m_axi_wt_RRESP(m_axi_wt_RRESP),
    .m_axi_wt_BVALID(1'b0),
    .m_axi_wt_BREADY(grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_BREADY),
    .m_axi_wt_BRESP(2'd0),
    .m_axi_wt_BID(1'd0),
    .m_axi_wt_BUSER(1'd0),
    .sext_ln91(trunc_ln3_reg_439),
    .write_flag4_0_out(grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_write_flag4_0_out),
    .write_flag4_0_out_ap_vld(grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_write_flag4_0_out_ap_vld),
    .bias_buf16_07_out(grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_bias_buf16_07_out),
    .bias_buf16_07_out_ap_vld(grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_bias_buf16_07_out_ap_vld),
    .write_flag8_0_out(grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_write_flag8_0_out),
    .write_flag8_0_out_ap_vld(grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_write_flag8_0_out_ap_vld),
    .bias_buf_06_out(grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_bias_buf_06_out),
    .bias_buf_06_out_ap_vld(grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_bias_buf_06_out_ap_vld),
    .bias_buf2_05_out(grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_bias_buf2_05_out),
    .bias_buf2_05_out_ap_vld(grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_bias_buf2_05_out_ap_vld),
    .write_flag11_0_out(grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_write_flag11_0_out),
    .write_flag11_0_out_ap_vld(grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_write_flag11_0_out_ap_vld),
    .write_flag_0_out(grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_write_flag_0_out),
    .write_flag_0_out_ap_vld(grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_write_flag_0_out_ap_vld),
    .bias_buf3_04_out(grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_bias_buf3_04_out),
    .bias_buf3_04_out_ap_vld(grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_bias_buf3_04_out_ap_vld)
);

tiled_conv_mul_6ns_10ns_15_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 15 ))
mul_6ns_10ns_15_1_1_U32(
    .din0(mul_ln73_fu_218_p0),
    .din1(mul_ln73_fu_218_p1),
    .dout(mul_ln73_fu_218_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_0_preg <= 16'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state21)) begin
            ap_return_0_preg <= select_ln96_fu_314_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_1_preg <= 16'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state21)) begin
            ap_return_1_preg <= select_ln96_1_fu_322_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_2_preg <= 16'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state21)) begin
            ap_return_2_preg <= select_ln96_2_fu_330_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_3_preg <= 16'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state21)) begin
            ap_return_3_preg <= select_ln96_3_fu_338_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state19)) begin
            grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_ap_start_reg <= 1'b1;
        end else if ((grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_ap_ready == 1'b1)) begin
            grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state10)) begin
            grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_ap_start_reg <= 1'b1;
        end else if ((grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_ap_ready == 1'b1)) begin
            grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        mul_ln73_reg_423 <= mul_ln73_fu_218_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        trunc_ln3_reg_439 <= {{add_ln91_fu_264_p2[63:1]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        trunc_ln_reg_428 <= {{add_ln73_fu_227_p2[63:1]}};
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

always @ (*) begin
    if ((grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_ap_done == 1'b0)) begin
        ap_ST_fsm_state11_blk = 1'b1;
    end else begin
        ap_ST_fsm_state11_blk = 1'b0;
    end
end

always @ (*) begin
    if ((m_axi_wt_ARREADY == 1'b0)) begin
        ap_ST_fsm_state12_blk = 1'b1;
    end else begin
        ap_ST_fsm_state12_blk = 1'b0;
    end
end

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_ap_done == 1'b0)) begin
        ap_ST_fsm_state20_blk = 1'b1;
    end else begin
        ap_ST_fsm_state20_blk = 1'b0;
    end
end

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((m_axi_wt_ARREADY == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        ap_return_0 = select_ln96_fu_314_p3;
    end else begin
        ap_return_0 = ap_return_0_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        ap_return_1 = select_ln96_1_fu_322_p3;
    end else begin
        ap_return_1 = ap_return_1_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        ap_return_2 = select_ln96_2_fu_330_p3;
    end else begin
        ap_return_2 = ap_return_2_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        ap_return_3 = select_ln96_3_fu_338_p3;
    end else begin
        ap_return_3 = ap_return_3_preg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) & (m_axi_wt_ARREADY == 1'b1))) begin
        m_axi_wt_ARADDR = sext_ln91_fu_280_p1;
    end else if (((1'b1 == ap_CS_fsm_state3) & (m_axi_wt_ARREADY == 1'b1))) begin
        m_axi_wt_ARADDR = sext_ln73_fu_243_p1;
    end else if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19))) begin
        m_axi_wt_ARADDR = grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_ARADDR;
    end else if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state11))) begin
        m_axi_wt_ARADDR = grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_ARADDR;
    end else begin
        m_axi_wt_ARADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19))) begin
        m_axi_wt_ARBURST = grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_ARBURST;
    end else if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state11))) begin
        m_axi_wt_ARBURST = grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_ARBURST;
    end else begin
        m_axi_wt_ARBURST = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19))) begin
        m_axi_wt_ARCACHE = grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_ARCACHE;
    end else if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state11))) begin
        m_axi_wt_ARCACHE = grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_ARCACHE;
    end else begin
        m_axi_wt_ARCACHE = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19))) begin
        m_axi_wt_ARID = grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_ARID;
    end else if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state11))) begin
        m_axi_wt_ARID = grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_ARID;
    end else begin
        m_axi_wt_ARID = 1'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) & (m_axi_wt_ARREADY == 1'b1))) begin
        m_axi_wt_ARLEN = 32'd4;
    end else if (((1'b1 == ap_CS_fsm_state3) & (m_axi_wt_ARREADY == 1'b1))) begin
        m_axi_wt_ARLEN = 32'd588;
    end else if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19))) begin
        m_axi_wt_ARLEN = grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_ARLEN;
    end else if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state11))) begin
        m_axi_wt_ARLEN = grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_ARLEN;
    end else begin
        m_axi_wt_ARLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19))) begin
        m_axi_wt_ARLOCK = grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_ARLOCK;
    end else if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state11))) begin
        m_axi_wt_ARLOCK = grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_ARLOCK;
    end else begin
        m_axi_wt_ARLOCK = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19))) begin
        m_axi_wt_ARPROT = grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_ARPROT;
    end else if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state11))) begin
        m_axi_wt_ARPROT = grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_ARPROT;
    end else begin
        m_axi_wt_ARPROT = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19))) begin
        m_axi_wt_ARQOS = grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_ARQOS;
    end else if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state11))) begin
        m_axi_wt_ARQOS = grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_ARQOS;
    end else begin
        m_axi_wt_ARQOS = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19))) begin
        m_axi_wt_ARREGION = grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_ARREGION;
    end else if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state11))) begin
        m_axi_wt_ARREGION = grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_ARREGION;
    end else begin
        m_axi_wt_ARREGION = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19))) begin
        m_axi_wt_ARSIZE = grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_ARSIZE;
    end else if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state11))) begin
        m_axi_wt_ARSIZE = grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_ARSIZE;
    end else begin
        m_axi_wt_ARSIZE = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19))) begin
        m_axi_wt_ARUSER = grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_ARUSER;
    end else if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state11))) begin
        m_axi_wt_ARUSER = grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_ARUSER;
    end else begin
        m_axi_wt_ARUSER = 1'd0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state12) & (m_axi_wt_ARREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state3) & (m_axi_wt_ARREADY == 1'b1)))) begin
        m_axi_wt_ARVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19))) begin
        m_axi_wt_ARVALID = grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_ARVALID;
    end else if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state11))) begin
        m_axi_wt_ARVALID = grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_ARVALID;
    end else begin
        m_axi_wt_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19))) begin
        m_axi_wt_RREADY = grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_m_axi_wt_RREADY;
    end else if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state11))) begin
        m_axi_wt_RREADY = grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_m_axi_wt_RREADY;
    end else begin
        m_axi_wt_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state3))) begin
        wt_blk_n_AR = m_axi_wt_ARREADY;
    end else begin
        wt_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (m_axi_wt_ARREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            if (((1'b1 == ap_CS_fsm_state11) & (grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state12 : begin
            if (((1'b1 == ap_CS_fsm_state12) & (m_axi_wt_ARREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            if (((grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state20))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln73_fu_227_p2 = (zext_ln73_1_fu_224_p1 + weights);

assign add_ln91_fu_264_p2 = (zext_ln91_fu_260_p1 + bias);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_ap_start = grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_ap_start_reg;

assign grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_ap_start = grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_ap_start_reg;

assign kernel_offset_fu_206_p3 = {{kernel_group}, {2'd0}};

assign m_axi_wt_AWADDR = 64'd0;

assign m_axi_wt_AWBURST = 2'd0;

assign m_axi_wt_AWCACHE = 4'd0;

assign m_axi_wt_AWID = 1'd0;

assign m_axi_wt_AWLEN = 32'd0;

assign m_axi_wt_AWLOCK = 2'd0;

assign m_axi_wt_AWPROT = 3'd0;

assign m_axi_wt_AWQOS = 4'd0;

assign m_axi_wt_AWREGION = 4'd0;

assign m_axi_wt_AWSIZE = 3'd0;

assign m_axi_wt_AWUSER = 1'd0;

assign m_axi_wt_AWVALID = 1'b0;

assign m_axi_wt_BREADY = 1'b0;

assign m_axi_wt_WDATA = 16'd0;

assign m_axi_wt_WID = 1'd0;

assign m_axi_wt_WLAST = 1'b0;

assign m_axi_wt_WSTRB = 2'd0;

assign m_axi_wt_WUSER = 1'd0;

assign m_axi_wt_WVALID = 1'b0;

assign mul_ln73_fu_218_p0 = mul_ln73_fu_218_p00;

assign mul_ln73_fu_218_p00 = kernel_offset_fu_206_p3;

assign mul_ln73_fu_218_p1 = 15'd294;

assign select_ln96_1_fu_322_p3 = ((grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_write_flag4_0_out[0:0] == 1'b1) ? grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_bias_buf16_07_out : p_read1);

assign select_ln96_2_fu_330_p3 = ((grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_write_flag8_0_out[0:0] == 1'b1) ? grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_bias_buf2_05_out : p_read2);

assign select_ln96_3_fu_338_p3 = ((grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_write_flag11_0_out[0:0] == 1'b1) ? grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_bias_buf3_04_out : p_read3);

assign select_ln96_fu_314_p3 = ((grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_write_flag_0_out[0:0] == 1'b1) ? grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_bias_buf_06_out : p_read);

assign sext_ln73_fu_243_p1 = $signed(trunc_ln_reg_428);

assign sext_ln91_fu_280_p1 = $signed(trunc_ln3_reg_439);

assign shl_ln_fu_253_p3 = {{kernel_group}, {3'd0}};

assign weight_buf_0_address0 = grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_0_address0;

assign weight_buf_0_ce0 = grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_0_ce0;

assign weight_buf_0_d0 = grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_0_d0;

assign weight_buf_0_we0 = grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_0_we0;

assign weight_buf_1_address0 = grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_1_address0;

assign weight_buf_1_ce0 = grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_1_ce0;

assign weight_buf_1_d0 = grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_1_d0;

assign weight_buf_1_we0 = grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_1_we0;

assign weight_buf_2_address0 = grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_2_address0;

assign weight_buf_2_ce0 = grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_2_ce0;

assign weight_buf_2_d0 = grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_2_d0;

assign weight_buf_2_we0 = grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_2_we0;

assign weight_buf_3_address0 = grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_3_address0;

assign weight_buf_3_ce0 = grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_3_ce0;

assign weight_buf_3_d0 = grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_3_d0;

assign weight_buf_3_we0 = grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_3_we0;

assign weight_buf_4_address0 = grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_4_address0;

assign weight_buf_4_ce0 = grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_4_ce0;

assign weight_buf_4_d0 = grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_4_d0;

assign weight_buf_4_we0 = grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_4_we0;

assign weight_buf_5_address0 = grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_5_address0;

assign weight_buf_5_ce0 = grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_5_ce0;

assign weight_buf_5_d0 = grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_5_d0;

assign weight_buf_5_we0 = grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_5_we0;

assign weight_buf_6_address0 = grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_6_address0;

assign weight_buf_6_ce0 = grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_6_ce0;

assign weight_buf_6_d0 = grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_6_d0;

assign weight_buf_6_we0 = grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_weight_buf_6_we0;

assign zext_ln73_1_fu_224_p1 = mul_ln73_reg_423;

assign zext_ln91_fu_260_p1 = shl_ln_fu_253_p3;

endmodule //tiled_conv_load_layer_params_from_DRAM
