#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001dc04450640 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001dc044507d0 .scope module, "testbench" "testbench" 3 3;
 .timescale 0 0;
v000001dc044d6b50_0 .var "clk", 0 0;
v000001dc044d6bf0_0 .net "dataadr", 31 0, v000001dc044bc4b0_0;  1 drivers
v000001dc044d8090_0 .net "memwrite", 0 0, L_000001dc044da250;  1 drivers
v000001dc044d72d0_0 .var "reset", 0 0;
v000001dc044d7d70_0 .net "writedata", 31 0, v000001dc044bc690_0;  1 drivers
S_000001dc0437f0f0 .scope module, "dut" "top" 3 8, 4 7 0, S_000001dc044507d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "WriteData";
    .port_info 3 /OUTPUT 32 "ALUOut";
    .port_info 4 /OUTPUT 1 "MemWrite";
L_000001dc043f68f0 .functor NOT 1, L_000001dc044da250, C4<0>, C4<0>, C4<0>;
L_000001dc043f6960 .functor NOT 1, L_000001dc044da750, C4<0>, C4<0>, C4<0>;
L_000001dc043f55b0 .functor AND 1, L_000001dc043f68f0, L_000001dc043f6960, C4<1>, C4<1>;
v000001dc044d6970_0 .net "ALUOut", 31 0, v000001dc044bc4b0_0;  alias, 1 drivers
v000001dc044d6a10_0 .net "ALUop", 0 0, L_000001dc043f55b0;  1 drivers
v000001dc044d8270_0 .net "LoadM", 0 0, L_000001dc044da750;  1 drivers
v000001dc044d8db0_0 .net "MemWrite", 0 0, L_000001dc044da250;  alias, 1 drivers
v000001dc044d7b90_0 .net "ReadData", 31 0, v000001dc04429250_0;  1 drivers
v000001dc044d77d0_0 .net "WriteData", 31 0, v000001dc044bc690_0;  alias, 1 drivers
v000001dc044d7a50_0 .net *"_ivl_0", 0 0, L_000001dc043f68f0;  1 drivers
v000001dc044d8630_0 .net *"_ivl_2", 0 0, L_000001dc043f6960;  1 drivers
v000001dc044d7c30_0 .net "clk", 0 0, v000001dc044d6b50_0;  1 drivers
v000001dc044d7eb0_0 .net "dcache_address", 31 0, L_000001dc04537950;  1 drivers
v000001dc044d6ab0_0 .net "dcache_data", 31 0, L_000001dc04537b30;  1 drivers
v000001dc044d8c70_0 .net "dhit", 0 0, v000001dc044282b0_0;  1 drivers
v000001dc044d7230_0 .net "ihit", 0 0, v000001dc04403720_0;  1 drivers
v000001dc044d74b0_0 .net "instr", 31 0, v000001dc043ae0a0_0;  1 drivers
v000001dc044d7cd0_0 .net "pc", 31 0, v000001dc044cfc50_0;  1 drivers
v000001dc044d8770_0 .net "reset", 0 0, v000001dc044d72d0_0;  1 drivers
v000001dc044d84f0_0 .net "sb_address", 31 0, v000001dc044d79b0_0;  1 drivers
v000001dc044d7870_0 .net "sb_data", 31 0, v000001dc044d89f0_0;  1 drivers
v000001dc044d7f50_0 .net "sb_hit", 0 0, v000001dc044d7ff0_0;  1 drivers
v000001dc044d8b30_0 .net "sb_write_cache", 0 0, v000001dc044d8a90_0;  1 drivers
L_000001dc04537bd0 .concat [ 32 32 0 0], v000001dc044bc690_0, v000001dc044bc4b0_0;
L_000001dc04538e90 .concat [ 32 32 0 0], v000001dc044d89f0_0, v000001dc044d79b0_0;
S_000001dc0437f280 .scope module, "dcache" "dcache" 4 23, 5 9 0, S_000001dc0437f0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "sb_write";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 1 "sb_hit";
    .port_info 4 /INPUT 32 "a";
    .port_info 5 /INPUT 32 "wd";
    .port_info 6 /OUTPUT 1 "hit";
    .port_info 7 /OUTPUT 32 "rd";
v000001dc04428fd0_0 .net "a", 31 0, L_000001dc04537950;  alias, 1 drivers
v000001dc04428e90_0 .net "clk", 0 0, v000001dc044d6b50_0;  alias, 1 drivers
v000001dc044288f0_0 .net "data", 127 0, v000001dc044297f0_0;  1 drivers
v000001dc04428990_0 .var "data0", 127 0;
v000001dc04428170_0 .var "data1", 127 0;
v000001dc04428a30_0 .var "data2", 127 0;
v000001dc044287b0_0 .var "data3", 127 0;
v000001dc04427f90 .array "dcache", 0 3, 154 0;
v000001dc044282b0_0 .var "hit", 0 0;
v000001dc04428cb0_0 .net "load", 0 0, L_000001dc044da750;  alias, 1 drivers
v000001dc04429250_0 .var "rd", 31 0;
v000001dc04429890_0 .net "sb_hit", 0 0, v000001dc044d7ff0_0;  alias, 1 drivers
v000001dc044292f0_0 .net "sb_write", 0 0, v000001dc044d8a90_0;  alias, 1 drivers
v000001dc04429070_0 .var "set", 1 0;
v000001dc04429390_0 .var "tag0", 25 0;
v000001dc04429b10_0 .var "tag1", 25 0;
v000001dc04429110_0 .var "tag2", 25 0;
v000001dc04429bb0_0 .var "tag3", 25 0;
v000001dc04427d10_0 .var "valid0", 0 0;
v000001dc04427e50_0 .var "valid1", 0 0;
v000001dc04428530_0 .var "valid2", 0 0;
v000001dc04428350_0 .var "valid3", 0 0;
v000001dc04427ef0_0 .net "wd", 31 0, L_000001dc04537b30;  alias, 1 drivers
v000001dc04427f90_0 .array/port v000001dc04427f90, 0;
v000001dc04427f90_1 .array/port v000001dc04427f90, 1;
v000001dc04427f90_2 .array/port v000001dc04427f90, 2;
v000001dc04427f90_3 .array/port v000001dc04427f90, 3;
E_000001dc04457b60/0 .event anyedge, v000001dc04427f90_0, v000001dc04427f90_1, v000001dc04427f90_2, v000001dc04427f90_3;
E_000001dc04457b60/1 .event anyedge, v000001dc044283f0_0, v000001dc04427db0_0, v000001dc04428cb0_0, v000001dc04429890_0;
E_000001dc04457b60/2 .event anyedge, v000001dc04429070_0, v000001dc044297f0_0, v000001dc04428c10_0;
E_000001dc04457b60 .event/or E_000001dc04457b60/0, E_000001dc04457b60/1, E_000001dc04457b60/2;
S_000001dc0437f410 .scope module, "dmem" "dmem" 5 21, 6 1 0, S_000001dc0437f280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "wd";
    .port_info 4 /OUTPUT 128 "rd";
v000001dc04428df0 .array "RAM", 0 63, 31 0;
v000001dc044283f0_0 .net "a", 31 0, L_000001dc04537950;  alias, 1 drivers
v000001dc04428490_0 .var "add0", 31 0;
v000001dc04428210_0 .var "add1", 31 0;
v000001dc04428b70_0 .var "add2", 31 0;
v000001dc04429a70_0 .var "add3", 31 0;
v000001dc044280d0_0 .net "clk", 0 0, v000001dc044d6b50_0;  alias, 1 drivers
v000001dc044297f0_0 .var "rd", 127 0;
v000001dc04428c10_0 .net "wd", 31 0, L_000001dc04537b30;  alias, 1 drivers
v000001dc04427db0_0 .net "we", 0 0, v000001dc044d8a90_0;  alias, 1 drivers
E_000001dc04457ca0 .event negedge, v000001dc044280d0_0;
E_000001dc04458060 .event posedge, v000001dc044280d0_0;
v000001dc04428df0_0 .array/port v000001dc04428df0, 0;
E_000001dc04457ba0/0 .event anyedge, v000001dc044283f0_0, v000001dc04428490_0, v000001dc04429a70_0, v000001dc04428df0_0;
v000001dc04428df0_1 .array/port v000001dc04428df0, 1;
v000001dc04428df0_2 .array/port v000001dc04428df0, 2;
v000001dc04428df0_3 .array/port v000001dc04428df0, 3;
v000001dc04428df0_4 .array/port v000001dc04428df0, 4;
E_000001dc04457ba0/1 .event anyedge, v000001dc04428df0_1, v000001dc04428df0_2, v000001dc04428df0_3, v000001dc04428df0_4;
v000001dc04428df0_5 .array/port v000001dc04428df0, 5;
v000001dc04428df0_6 .array/port v000001dc04428df0, 6;
v000001dc04428df0_7 .array/port v000001dc04428df0, 7;
v000001dc04428df0_8 .array/port v000001dc04428df0, 8;
E_000001dc04457ba0/2 .event anyedge, v000001dc04428df0_5, v000001dc04428df0_6, v000001dc04428df0_7, v000001dc04428df0_8;
v000001dc04428df0_9 .array/port v000001dc04428df0, 9;
v000001dc04428df0_10 .array/port v000001dc04428df0, 10;
v000001dc04428df0_11 .array/port v000001dc04428df0, 11;
v000001dc04428df0_12 .array/port v000001dc04428df0, 12;
E_000001dc04457ba0/3 .event anyedge, v000001dc04428df0_9, v000001dc04428df0_10, v000001dc04428df0_11, v000001dc04428df0_12;
v000001dc04428df0_13 .array/port v000001dc04428df0, 13;
v000001dc04428df0_14 .array/port v000001dc04428df0, 14;
v000001dc04428df0_15 .array/port v000001dc04428df0, 15;
v000001dc04428df0_16 .array/port v000001dc04428df0, 16;
E_000001dc04457ba0/4 .event anyedge, v000001dc04428df0_13, v000001dc04428df0_14, v000001dc04428df0_15, v000001dc04428df0_16;
v000001dc04428df0_17 .array/port v000001dc04428df0, 17;
v000001dc04428df0_18 .array/port v000001dc04428df0, 18;
v000001dc04428df0_19 .array/port v000001dc04428df0, 19;
v000001dc04428df0_20 .array/port v000001dc04428df0, 20;
E_000001dc04457ba0/5 .event anyedge, v000001dc04428df0_17, v000001dc04428df0_18, v000001dc04428df0_19, v000001dc04428df0_20;
v000001dc04428df0_21 .array/port v000001dc04428df0, 21;
v000001dc04428df0_22 .array/port v000001dc04428df0, 22;
v000001dc04428df0_23 .array/port v000001dc04428df0, 23;
v000001dc04428df0_24 .array/port v000001dc04428df0, 24;
E_000001dc04457ba0/6 .event anyedge, v000001dc04428df0_21, v000001dc04428df0_22, v000001dc04428df0_23, v000001dc04428df0_24;
v000001dc04428df0_25 .array/port v000001dc04428df0, 25;
v000001dc04428df0_26 .array/port v000001dc04428df0, 26;
v000001dc04428df0_27 .array/port v000001dc04428df0, 27;
v000001dc04428df0_28 .array/port v000001dc04428df0, 28;
E_000001dc04457ba0/7 .event anyedge, v000001dc04428df0_25, v000001dc04428df0_26, v000001dc04428df0_27, v000001dc04428df0_28;
v000001dc04428df0_29 .array/port v000001dc04428df0, 29;
v000001dc04428df0_30 .array/port v000001dc04428df0, 30;
v000001dc04428df0_31 .array/port v000001dc04428df0, 31;
v000001dc04428df0_32 .array/port v000001dc04428df0, 32;
E_000001dc04457ba0/8 .event anyedge, v000001dc04428df0_29, v000001dc04428df0_30, v000001dc04428df0_31, v000001dc04428df0_32;
v000001dc04428df0_33 .array/port v000001dc04428df0, 33;
v000001dc04428df0_34 .array/port v000001dc04428df0, 34;
v000001dc04428df0_35 .array/port v000001dc04428df0, 35;
v000001dc04428df0_36 .array/port v000001dc04428df0, 36;
E_000001dc04457ba0/9 .event anyedge, v000001dc04428df0_33, v000001dc04428df0_34, v000001dc04428df0_35, v000001dc04428df0_36;
v000001dc04428df0_37 .array/port v000001dc04428df0, 37;
v000001dc04428df0_38 .array/port v000001dc04428df0, 38;
v000001dc04428df0_39 .array/port v000001dc04428df0, 39;
v000001dc04428df0_40 .array/port v000001dc04428df0, 40;
E_000001dc04457ba0/10 .event anyedge, v000001dc04428df0_37, v000001dc04428df0_38, v000001dc04428df0_39, v000001dc04428df0_40;
v000001dc04428df0_41 .array/port v000001dc04428df0, 41;
v000001dc04428df0_42 .array/port v000001dc04428df0, 42;
v000001dc04428df0_43 .array/port v000001dc04428df0, 43;
v000001dc04428df0_44 .array/port v000001dc04428df0, 44;
E_000001dc04457ba0/11 .event anyedge, v000001dc04428df0_41, v000001dc04428df0_42, v000001dc04428df0_43, v000001dc04428df0_44;
v000001dc04428df0_45 .array/port v000001dc04428df0, 45;
v000001dc04428df0_46 .array/port v000001dc04428df0, 46;
v000001dc04428df0_47 .array/port v000001dc04428df0, 47;
v000001dc04428df0_48 .array/port v000001dc04428df0, 48;
E_000001dc04457ba0/12 .event anyedge, v000001dc04428df0_45, v000001dc04428df0_46, v000001dc04428df0_47, v000001dc04428df0_48;
v000001dc04428df0_49 .array/port v000001dc04428df0, 49;
v000001dc04428df0_50 .array/port v000001dc04428df0, 50;
v000001dc04428df0_51 .array/port v000001dc04428df0, 51;
v000001dc04428df0_52 .array/port v000001dc04428df0, 52;
E_000001dc04457ba0/13 .event anyedge, v000001dc04428df0_49, v000001dc04428df0_50, v000001dc04428df0_51, v000001dc04428df0_52;
v000001dc04428df0_53 .array/port v000001dc04428df0, 53;
v000001dc04428df0_54 .array/port v000001dc04428df0, 54;
v000001dc04428df0_55 .array/port v000001dc04428df0, 55;
v000001dc04428df0_56 .array/port v000001dc04428df0, 56;
E_000001dc04457ba0/14 .event anyedge, v000001dc04428df0_53, v000001dc04428df0_54, v000001dc04428df0_55, v000001dc04428df0_56;
v000001dc04428df0_57 .array/port v000001dc04428df0, 57;
v000001dc04428df0_58 .array/port v000001dc04428df0, 58;
v000001dc04428df0_59 .array/port v000001dc04428df0, 59;
v000001dc04428df0_60 .array/port v000001dc04428df0, 60;
E_000001dc04457ba0/15 .event anyedge, v000001dc04428df0_57, v000001dc04428df0_58, v000001dc04428df0_59, v000001dc04428df0_60;
v000001dc04428df0_61 .array/port v000001dc04428df0, 61;
v000001dc04428df0_62 .array/port v000001dc04428df0, 62;
v000001dc04428df0_63 .array/port v000001dc04428df0, 63;
E_000001dc04457ba0/16 .event anyedge, v000001dc04428df0_61, v000001dc04428df0_62, v000001dc04428df0_63, v000001dc04428b70_0;
E_000001dc04457ba0/17 .event anyedge, v000001dc04428210_0;
E_000001dc04457ba0 .event/or E_000001dc04457ba0/0, E_000001dc04457ba0/1, E_000001dc04457ba0/2, E_000001dc04457ba0/3, E_000001dc04457ba0/4, E_000001dc04457ba0/5, E_000001dc04457ba0/6, E_000001dc04457ba0/7, E_000001dc04457ba0/8, E_000001dc04457ba0/9, E_000001dc04457ba0/10, E_000001dc04457ba0/11, E_000001dc04457ba0/12, E_000001dc04457ba0/13, E_000001dc04457ba0/14, E_000001dc04457ba0/15, E_000001dc04457ba0/16, E_000001dc04457ba0/17;
S_000001dc043387b0 .scope module, "icache" "icache" 4 30, 7 9 0, S_000001dc0437f0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /OUTPUT 1 "hit";
    .port_info 3 /OUTPUT 32 "rd";
v000001dc043f24c0_0 .net "a", 31 0, v000001dc044cfc50_0;  alias, 1 drivers
v000001dc043f26a0_0 .net "clk", 0 0, v000001dc044d6b50_0;  alias, 1 drivers
v000001dc043f2ce0_0 .var "data0", 127 0;
v000001dc043f2920_0 .var "data1", 127 0;
v000001dc04402be0_0 .var "data2", 127 0;
v000001dc044034a0_0 .var "data3", 127 0;
v000001dc04403720_0 .var "hit", 0 0;
v000001dc04403860 .array "icache", 0 3, 154 0;
v000001dc04404120_0 .net "instr", 127 0, v000001dc043f22e0_0;  1 drivers
v000001dc043ae0a0_0 .var "rd", 31 0;
v000001dc043ad7e0_0 .var "set", 1 0;
v000001dc044b7200_0 .var "tag0", 25 0;
v000001dc044b7480_0 .var "tag1", 25 0;
v000001dc044b69e0_0 .var "tag2", 25 0;
v000001dc044b68a0_0 .var "tag3", 25 0;
v000001dc044b7e80_0 .var "valid0", 0 0;
v000001dc044b73e0_0 .var "valid1", 0 0;
v000001dc044b6ee0_0 .var "valid2", 0 0;
v000001dc044b7520_0 .var "valid3", 0 0;
v000001dc04403860_0 .array/port v000001dc04403860, 0;
v000001dc04403860_1 .array/port v000001dc04403860, 1;
v000001dc04403860_2 .array/port v000001dc04403860, 2;
v000001dc04403860_3 .array/port v000001dc04403860, 3;
E_000001dc04457860/0 .event anyedge, v000001dc04403860_0, v000001dc04403860_1, v000001dc04403860_2, v000001dc04403860_3;
E_000001dc04457860/1 .event anyedge, v000001dc04428850_0, v000001dc043f22e0_0;
E_000001dc04457860 .event/or E_000001dc04457860/0, E_000001dc04457860/1;
S_000001dc04338940 .scope module, "imem" "imem" 7 21, 8 1 0, S_000001dc043387b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /OUTPUT 128 "rd";
v000001dc044285d0 .array "RAM", 0 63, 31 0;
v000001dc04428850_0 .net "a", 31 0, v000001dc044cfc50_0;  alias, 1 drivers
v000001dc04428670_0 .var "add0", 31 0;
v000001dc04428710_0 .var "add1", 31 0;
v000001dc04428ad0_0 .var "add2", 31 0;
v000001dc043f2240_0 .var "add3", 31 0;
v000001dc043f22e0_0 .var "rd", 127 0;
v000001dc044285d0_0 .array/port v000001dc044285d0, 0;
E_000001dc04457a60/0 .event anyedge, v000001dc04428850_0, v000001dc04428670_0, v000001dc043f2240_0, v000001dc044285d0_0;
v000001dc044285d0_1 .array/port v000001dc044285d0, 1;
v000001dc044285d0_2 .array/port v000001dc044285d0, 2;
v000001dc044285d0_3 .array/port v000001dc044285d0, 3;
v000001dc044285d0_4 .array/port v000001dc044285d0, 4;
E_000001dc04457a60/1 .event anyedge, v000001dc044285d0_1, v000001dc044285d0_2, v000001dc044285d0_3, v000001dc044285d0_4;
v000001dc044285d0_5 .array/port v000001dc044285d0, 5;
v000001dc044285d0_6 .array/port v000001dc044285d0, 6;
v000001dc044285d0_7 .array/port v000001dc044285d0, 7;
v000001dc044285d0_8 .array/port v000001dc044285d0, 8;
E_000001dc04457a60/2 .event anyedge, v000001dc044285d0_5, v000001dc044285d0_6, v000001dc044285d0_7, v000001dc044285d0_8;
v000001dc044285d0_9 .array/port v000001dc044285d0, 9;
v000001dc044285d0_10 .array/port v000001dc044285d0, 10;
v000001dc044285d0_11 .array/port v000001dc044285d0, 11;
v000001dc044285d0_12 .array/port v000001dc044285d0, 12;
E_000001dc04457a60/3 .event anyedge, v000001dc044285d0_9, v000001dc044285d0_10, v000001dc044285d0_11, v000001dc044285d0_12;
v000001dc044285d0_13 .array/port v000001dc044285d0, 13;
v000001dc044285d0_14 .array/port v000001dc044285d0, 14;
v000001dc044285d0_15 .array/port v000001dc044285d0, 15;
v000001dc044285d0_16 .array/port v000001dc044285d0, 16;
E_000001dc04457a60/4 .event anyedge, v000001dc044285d0_13, v000001dc044285d0_14, v000001dc044285d0_15, v000001dc044285d0_16;
v000001dc044285d0_17 .array/port v000001dc044285d0, 17;
v000001dc044285d0_18 .array/port v000001dc044285d0, 18;
v000001dc044285d0_19 .array/port v000001dc044285d0, 19;
v000001dc044285d0_20 .array/port v000001dc044285d0, 20;
E_000001dc04457a60/5 .event anyedge, v000001dc044285d0_17, v000001dc044285d0_18, v000001dc044285d0_19, v000001dc044285d0_20;
v000001dc044285d0_21 .array/port v000001dc044285d0, 21;
v000001dc044285d0_22 .array/port v000001dc044285d0, 22;
v000001dc044285d0_23 .array/port v000001dc044285d0, 23;
v000001dc044285d0_24 .array/port v000001dc044285d0, 24;
E_000001dc04457a60/6 .event anyedge, v000001dc044285d0_21, v000001dc044285d0_22, v000001dc044285d0_23, v000001dc044285d0_24;
v000001dc044285d0_25 .array/port v000001dc044285d0, 25;
v000001dc044285d0_26 .array/port v000001dc044285d0, 26;
v000001dc044285d0_27 .array/port v000001dc044285d0, 27;
v000001dc044285d0_28 .array/port v000001dc044285d0, 28;
E_000001dc04457a60/7 .event anyedge, v000001dc044285d0_25, v000001dc044285d0_26, v000001dc044285d0_27, v000001dc044285d0_28;
v000001dc044285d0_29 .array/port v000001dc044285d0, 29;
v000001dc044285d0_30 .array/port v000001dc044285d0, 30;
v000001dc044285d0_31 .array/port v000001dc044285d0, 31;
v000001dc044285d0_32 .array/port v000001dc044285d0, 32;
E_000001dc04457a60/8 .event anyedge, v000001dc044285d0_29, v000001dc044285d0_30, v000001dc044285d0_31, v000001dc044285d0_32;
v000001dc044285d0_33 .array/port v000001dc044285d0, 33;
v000001dc044285d0_34 .array/port v000001dc044285d0, 34;
v000001dc044285d0_35 .array/port v000001dc044285d0, 35;
v000001dc044285d0_36 .array/port v000001dc044285d0, 36;
E_000001dc04457a60/9 .event anyedge, v000001dc044285d0_33, v000001dc044285d0_34, v000001dc044285d0_35, v000001dc044285d0_36;
v000001dc044285d0_37 .array/port v000001dc044285d0, 37;
v000001dc044285d0_38 .array/port v000001dc044285d0, 38;
v000001dc044285d0_39 .array/port v000001dc044285d0, 39;
v000001dc044285d0_40 .array/port v000001dc044285d0, 40;
E_000001dc04457a60/10 .event anyedge, v000001dc044285d0_37, v000001dc044285d0_38, v000001dc044285d0_39, v000001dc044285d0_40;
v000001dc044285d0_41 .array/port v000001dc044285d0, 41;
v000001dc044285d0_42 .array/port v000001dc044285d0, 42;
v000001dc044285d0_43 .array/port v000001dc044285d0, 43;
v000001dc044285d0_44 .array/port v000001dc044285d0, 44;
E_000001dc04457a60/11 .event anyedge, v000001dc044285d0_41, v000001dc044285d0_42, v000001dc044285d0_43, v000001dc044285d0_44;
v000001dc044285d0_45 .array/port v000001dc044285d0, 45;
v000001dc044285d0_46 .array/port v000001dc044285d0, 46;
v000001dc044285d0_47 .array/port v000001dc044285d0, 47;
v000001dc044285d0_48 .array/port v000001dc044285d0, 48;
E_000001dc04457a60/12 .event anyedge, v000001dc044285d0_45, v000001dc044285d0_46, v000001dc044285d0_47, v000001dc044285d0_48;
v000001dc044285d0_49 .array/port v000001dc044285d0, 49;
v000001dc044285d0_50 .array/port v000001dc044285d0, 50;
v000001dc044285d0_51 .array/port v000001dc044285d0, 51;
v000001dc044285d0_52 .array/port v000001dc044285d0, 52;
E_000001dc04457a60/13 .event anyedge, v000001dc044285d0_49, v000001dc044285d0_50, v000001dc044285d0_51, v000001dc044285d0_52;
v000001dc044285d0_53 .array/port v000001dc044285d0, 53;
v000001dc044285d0_54 .array/port v000001dc044285d0, 54;
v000001dc044285d0_55 .array/port v000001dc044285d0, 55;
v000001dc044285d0_56 .array/port v000001dc044285d0, 56;
E_000001dc04457a60/14 .event anyedge, v000001dc044285d0_53, v000001dc044285d0_54, v000001dc044285d0_55, v000001dc044285d0_56;
v000001dc044285d0_57 .array/port v000001dc044285d0, 57;
v000001dc044285d0_58 .array/port v000001dc044285d0, 58;
v000001dc044285d0_59 .array/port v000001dc044285d0, 59;
v000001dc044285d0_60 .array/port v000001dc044285d0, 60;
E_000001dc04457a60/15 .event anyedge, v000001dc044285d0_57, v000001dc044285d0_58, v000001dc044285d0_59, v000001dc044285d0_60;
v000001dc044285d0_61 .array/port v000001dc044285d0, 61;
v000001dc044285d0_62 .array/port v000001dc044285d0, 62;
v000001dc044285d0_63 .array/port v000001dc044285d0, 63;
E_000001dc04457a60/16 .event anyedge, v000001dc044285d0_61, v000001dc044285d0_62, v000001dc044285d0_63, v000001dc04428ad0_0;
E_000001dc04457a60/17 .event anyedge, v000001dc04428710_0;
E_000001dc04457a60 .event/or E_000001dc04457a60/0, E_000001dc04457a60/1, E_000001dc04457a60/2, E_000001dc04457a60/3, E_000001dc04457a60/4, E_000001dc04457a60/5, E_000001dc04457a60/6, E_000001dc04457a60/7, E_000001dc04457a60/8, E_000001dc04457a60/9, E_000001dc04457a60/10, E_000001dc04457a60/11, E_000001dc04457a60/12, E_000001dc04457a60/13, E_000001dc04457a60/14, E_000001dc04457a60/15, E_000001dc04457a60/16, E_000001dc04457a60/17;
S_000001dc04338ad0 .scope module, "muxToCache" "muxCache" 4 20, 9 6 0, S_000001dc0437f0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "s";
    .port_info 1 /INPUT 64 "d0";
    .port_info 2 /INPUT 64 "d1";
    .port_info 3 /OUTPUT 32 "a";
    .port_info 4 /OUTPUT 32 "data";
P_000001dc04457420 .param/l "WIDTH" 0 9 6, +C4<00000000000000000000000001000000>;
v000001dc044b70c0_0 .net *"_ivl_1", 31 0, L_000001dc04538df0;  1 drivers
v000001dc044b72a0_0 .net *"_ivl_3", 31 0, L_000001dc04536cd0;  1 drivers
v000001dc044b7660_0 .net *"_ivl_7", 31 0, L_000001dc04538490;  1 drivers
v000001dc044b6940_0 .net *"_ivl_9", 31 0, L_000001dc045379f0;  1 drivers
v000001dc044b7a20_0 .net "a", 31 0, L_000001dc04537950;  alias, 1 drivers
v000001dc044b75c0_0 .net "d0", 63 0, L_000001dc04537bd0;  1 drivers
v000001dc044b6b20_0 .net "d1", 63 0, L_000001dc04538e90;  1 drivers
v000001dc044b6a80_0 .net "data", 31 0, L_000001dc04537b30;  alias, 1 drivers
v000001dc044b6f80_0 .net "s", 0 0, v000001dc044d8a90_0;  alias, 1 drivers
L_000001dc04538df0 .part L_000001dc04538e90, 32, 32;
L_000001dc04536cd0 .part L_000001dc04537bd0, 32, 32;
L_000001dc04537950 .functor MUXZ 32, L_000001dc04536cd0, L_000001dc04538df0, v000001dc044d8a90_0, C4<>;
L_000001dc04538490 .part L_000001dc04538e90, 0, 32;
L_000001dc045379f0 .part L_000001dc04537bd0, 0, 32;
L_000001dc04537b30 .functor MUXZ 32, L_000001dc045379f0, L_000001dc04538490, v000001dc044d8a90_0, C4<>;
S_000001dc0437c340 .scope module, "riscv" "riscv" 4 16, 10 4 0, S_000001dc0437f0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "pc_en";
    .port_info 3 /INPUT 1 "dhit";
    .port_info 4 /INPUT 32 "instr";
    .port_info 5 /INPUT 32 "ReadData";
    .port_info 6 /OUTPUT 32 "pc";
    .port_info 7 /OUTPUT 1 "LoadM";
    .port_info 8 /OUTPUT 32 "ALUOut";
    .port_info 9 /OUTPUT 32 "WriteData";
    .port_info 10 /OUTPUT 1 "MemWrite";
v000001dc044d5660_0 .net "ALUControl", 2 0, v000001dc044b7980_0;  1 drivers
v000001dc044d5f20_0 .net "ALUOut", 31 0, v000001dc044bc4b0_0;  alias, 1 drivers
v000001dc044d66a0_0 .net "ALUSrcE", 0 0, L_000001dc044d97b0;  1 drivers
v000001dc044d6560_0 .net "BranchD", 0 0, L_000001dc044d83b0;  1 drivers
v000001dc044d6060_0 .net "BranchM", 0 0, L_000001dc044d9d50;  1 drivers
v000001dc044d5a20_0 .net "ByteD", 0 0, L_000001dc044d8450;  1 drivers
v000001dc044d5ac0_0 .net "ByteW", 0 0, L_000001dc044d9fd0;  1 drivers
v000001dc044d5de0_0 .net "JumpD", 0 0, L_000001dc044d8d10;  1 drivers
v000001dc044d6600_0 .net "LoadD", 0 0, L_000001dc044d6d30;  1 drivers
v000001dc044d6740_0 .net "LoadM", 0 0, L_000001dc044da750;  alias, 1 drivers
v000001dc044d5fc0_0 .net "MemWrite", 0 0, L_000001dc044da250;  alias, 1 drivers
v000001dc044d50c0_0 .net "MemWriteD", 0 0, L_000001dc044d7690;  1 drivers
v000001dc044d5700_0 .net "MemtoRegW", 0 0, L_000001dc044da6b0;  1 drivers
v000001dc044d5160_0 .net "ReadData", 31 0, v000001dc04429250_0;  alias, 1 drivers
v000001dc044d52a0_0 .net "RegWrite", 0 0, L_000001dc044d9850;  1 drivers
v000001dc044d5c00_0 .net "WriteData", 31 0, v000001dc044bc690_0;  alias, 1 drivers
v000001dc044d5840_0 .net "clk", 0 0, v000001dc044d6b50_0;  alias, 1 drivers
v000001dc044d5b60_0 .net "dhit", 0 0, v000001dc044282b0_0;  alias, 1 drivers
v000001dc044d5e80_0 .net "instr", 31 0, v000001dc043ae0a0_0;  alias, 1 drivers
v000001dc044d5d40_0 .net "pc", 31 0, v000001dc044cfc50_0;  alias, 1 drivers
v000001dc044d6100_0 .net "pc_en", 0 0, v000001dc04403720_0;  alias, 1 drivers
v000001dc044d62e0_0 .net "reset", 0 0, v000001dc044d72d0_0;  alias, 1 drivers
L_000001dc044da390 .part v000001dc043ae0a0_0, 0, 7;
L_000001dc044da110 .part v000001dc043ae0a0_0, 12, 3;
L_000001dc044da1b0 .part v000001dc043ae0a0_0, 25, 7;
S_000001dc0437c4d0 .scope module, "c" "controller" 10 16, 11 4 0, S_000001dc0437c340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ihit";
    .port_info 3 /INPUT 1 "dhit";
    .port_info 4 /INPUT 7 "opcode";
    .port_info 5 /INPUT 3 "funct3";
    .port_info 6 /INPUT 7 "funct7";
    .port_info 7 /OUTPUT 1 "RegWrite";
    .port_info 8 /OUTPUT 1 "MemWrite";
    .port_info 9 /OUTPUT 1 "MemWriteD";
    .port_info 10 /OUTPUT 1 "LoadD";
    .port_info 11 /OUTPUT 1 "BranchD";
    .port_info 12 /OUTPUT 1 "JumpD";
    .port_info 13 /OUTPUT 1 "ByteD";
    .port_info 14 /OUTPUT 1 "ALUSrcE";
    .port_info 15 /OUTPUT 1 "BranchM";
    .port_info 16 /OUTPUT 1 "LoadM";
    .port_info 17 /OUTPUT 1 "ByteW";
    .port_info 18 /OUTPUT 1 "MemtoRegW";
    .port_info 19 /OUTPUT 3 "ALUControl";
v000001dc044bb4e0_0 .net "ALUControl", 2 0, v000001dc044b7980_0;  alias, 1 drivers
v000001dc044b9960_0 .net "ALUSrcE", 0 0, L_000001dc044d97b0;  alias, 1 drivers
v000001dc044b9a00_0 .net "BranchD", 0 0, L_000001dc044d83b0;  alias, 1 drivers
v000001dc044b9c80_0 .net "BranchM", 0 0, L_000001dc044d9d50;  alias, 1 drivers
v000001dc044b9aa0_0 .net "ByteD", 0 0, L_000001dc044d8450;  alias, 1 drivers
v000001dc044b9d20_0 .net "ByteW", 0 0, L_000001dc044d9fd0;  alias, 1 drivers
v000001dc044b9dc0_0 .net "JumpD", 0 0, L_000001dc044d8d10;  alias, 1 drivers
v000001dc044b9f00_0 .net "LoadD", 0 0, L_000001dc044d6d30;  alias, 1 drivers
v000001dc044b7ac0_0 .net "LoadM", 0 0, L_000001dc044da750;  alias, 1 drivers
v000001dc044bbab0_0 .net "MemWrite", 0 0, L_000001dc044da250;  alias, 1 drivers
v000001dc044bd630_0 .net "MemWriteD", 0 0, L_000001dc044d7690;  alias, 1 drivers
v000001dc044bd6d0_0 .net "MemtoRegW", 0 0, L_000001dc044da6b0;  alias, 1 drivers
v000001dc044bbdd0_0 .net "RegWrite", 0 0, L_000001dc044d9850;  alias, 1 drivers
v000001dc044bbbf0_0 .net "aluop", 1 0, L_000001dc044d8ef0;  1 drivers
v000001dc044bcd70_0 .net "clk", 0 0, v000001dc044d6b50_0;  alias, 1 drivers
v000001dc044bb8d0_0 .net "dhit", 0 0, v000001dc044282b0_0;  alias, 1 drivers
v000001dc044bd270_0 .net "funct3", 2 0, L_000001dc044da110;  1 drivers
v000001dc044bbfb0_0 .net "funct7", 6 0, L_000001dc044da1b0;  1 drivers
v000001dc044bc370_0 .net "ihit", 0 0, v000001dc04403720_0;  alias, 1 drivers
v000001dc044bd130_0 .net "opcode", 6 0, L_000001dc044da390;  1 drivers
v000001dc044bb970_0 .net "reset", 0 0, v000001dc044d72d0_0;  alias, 1 drivers
S_000001dc0434f4a0 .scope module, "aludec" "aludec" 11 15, 12 1 0, S_000001dc0437c4d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 7 "funct7";
    .port_info 3 /INPUT 2 "aluop";
    .port_info 4 /OUTPUT 3 "alucontrolE";
v000001dc044b7d40_0 .net "alucontrolD", 2 0, v000001dc044b78e0_0;  1 drivers
v000001dc044b77a0_0 .net "alucontrolE", 2 0, v000001dc044b7980_0;  alias, 1 drivers
v000001dc044b81a0_0 .var "alucontrolF", 2 0;
v000001dc044b7c00_0 .net "aluop", 1 0, L_000001dc044d8ef0;  alias, 1 drivers
v000001dc044b8100_0 .net "clk", 0 0, v000001dc044d6b50_0;  alias, 1 drivers
v000001dc044b8600_0 .net "funct7", 6 0, L_000001dc044da1b0;  alias, 1 drivers
v000001dc044b7de0_0 .net "reset", 0 0, v000001dc044d72d0_0;  alias, 1 drivers
E_000001dc04457d60 .event anyedge, v000001dc044b7de0_0, v000001dc044b7c00_0, v000001dc044b8600_0;
S_000001dc0434f630 .scope module, "cregD" "creg" 12 22, 13 1 0, S_000001dc0434f4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 3 "controls_";
    .port_info 3 /OUTPUT 3 "controls";
P_000001dc044576a0 .param/l "WIDTH" 0 13 1, +C4<00000000000000000000000000000011>;
v000001dc044b7f20_0 .net "clk", 0 0, v000001dc044d6b50_0;  alias, 1 drivers
v000001dc044b78e0_0 .var "controls", 2 0;
v000001dc044b7160_0 .net "controls_", 2 0, v000001dc044b81a0_0;  1 drivers
L_000001dc044da888 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001dc044b7700_0 .net "en", 0 0, L_000001dc044da888;  1 drivers
S_000001dc0434f7c0 .scope module, "cregE" "creg" 12 23, 13 1 0, S_000001dc0434f4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 3 "controls_";
    .port_info 3 /OUTPUT 3 "controls";
P_000001dc04457ce0 .param/l "WIDTH" 0 13 1, +C4<00000000000000000000000000000011>;
v000001dc044b8060_0 .net "clk", 0 0, v000001dc044d6b50_0;  alias, 1 drivers
v000001dc044b7980_0 .var "controls", 2 0;
v000001dc044b7fc0_0 .net "controls_", 2 0, v000001dc044b78e0_0;  alias, 1 drivers
L_000001dc044da8d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001dc044b7340_0 .net "en", 0 0, L_000001dc044da8d0;  1 drivers
S_000001dc042c2ad0 .scope module, "maindec" "maindec" 11 13, 14 3 0, S_000001dc0437c4d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ihit";
    .port_info 3 /INPUT 1 "dhit";
    .port_info 4 /INPUT 7 "opcode";
    .port_info 5 /INPUT 3 "funct";
    .port_info 6 /OUTPUT 1 "RegWriteW";
    .port_info 7 /OUTPUT 1 "MemWriteM";
    .port_info 8 /OUTPUT 1 "MemWriteD";
    .port_info 9 /OUTPUT 1 "LoadD";
    .port_info 10 /OUTPUT 1 "BranchD";
    .port_info 11 /OUTPUT 1 "JumpD";
    .port_info 12 /OUTPUT 1 "ByteD";
    .port_info 13 /OUTPUT 1 "ALUSrcE";
    .port_info 14 /OUTPUT 1 "BranchM";
    .port_info 15 /OUTPUT 1 "LoadM";
    .port_info 16 /OUTPUT 1 "ByteW";
    .port_info 17 /OUTPUT 1 "MemtoRegW";
    .port_info 18 /OUTPUT 2 "aluop";
L_000001dc043f6180 .functor AND 1, v000001dc04403720_0, v000001dc044282b0_0, C4<1>, C4<1>;
v000001dc044b7020_0 .net "ALUSrcD", 0 0, L_000001dc044d6f10;  1 drivers
v000001dc044baa40_0 .net "ALUSrcE", 0 0, L_000001dc044d97b0;  alias, 1 drivers
v000001dc044bab80_0 .net "ALUSrcF", 0 0, L_000001dc044d7370;  1 drivers
v000001dc044ba5e0_0 .net "BranchD", 0 0, L_000001dc044d83b0;  alias, 1 drivers
v000001dc044ba680_0 .net "BranchE", 0 0, L_000001dc044d7190;  1 drivers
v000001dc044bb620_0 .net "BranchF", 0 0, L_000001dc044d7410;  1 drivers
v000001dc044bb6c0_0 .net "BranchM", 0 0, L_000001dc044d9d50;  alias, 1 drivers
v000001dc044baae0_0 .net "ByteD", 0 0, L_000001dc044d8450;  alias, 1 drivers
v000001dc044bae00_0 .net "ByteE", 0 0, L_000001dc044d9030;  1 drivers
v000001dc044ba400_0 .net "ByteF", 0 0, L_000001dc044d8130;  1 drivers
v000001dc044b9b40_0 .net "ByteM", 0 0, L_000001dc044d9df0;  1 drivers
v000001dc044ba040_0 .net "ByteW", 0 0, L_000001dc044d9fd0;  alias, 1 drivers
v000001dc044bac20_0 .net "JumpD", 0 0, L_000001dc044d8d10;  alias, 1 drivers
v000001dc044b9fa0_0 .net "JumpE", 0 0, L_000001dc044d8f90;  1 drivers
v000001dc044ba720_0 .net "JumpF", 0 0, L_000001dc044d7e10;  1 drivers
v000001dc044ba360_0 .net "LoadD", 0 0, L_000001dc044d6d30;  alias, 1 drivers
v000001dc044ba0e0_0 .net "LoadE", 0 0, L_000001dc044d8e50;  1 drivers
v000001dc044ba7c0_0 .net "LoadF", 0 0, L_000001dc044d6e70;  1 drivers
v000001dc044baf40_0 .net "LoadM", 0 0, L_000001dc044da750;  alias, 1 drivers
v000001dc044bacc0_0 .net "MemWriteD", 0 0, L_000001dc044d7690;  alias, 1 drivers
v000001dc044ba180_0 .net "MemWriteE", 0 0, L_000001dc044d8810;  1 drivers
v000001dc044bb440_0 .net "MemWriteF", 0 0, L_000001dc044d6fb0;  1 drivers
v000001dc044bad60_0 .net "MemWriteM", 0 0, L_000001dc044da250;  alias, 1 drivers
v000001dc044ba860_0 .net "MemtoRegD", 0 0, L_000001dc044d8590;  1 drivers
v000001dc044ba220_0 .net "MemtoRegE", 0 0, L_000001dc044da4d0;  1 drivers
v000001dc044bb580_0 .net "MemtoRegF", 0 0, L_000001dc044d81d0;  1 drivers
v000001dc044ba2c0_0 .net "MemtoRegM", 0 0, L_000001dc044d9ad0;  1 drivers
v000001dc044bb080_0 .net "MemtoRegW", 0 0, L_000001dc044da6b0;  alias, 1 drivers
v000001dc044ba4a0_0 .net "RegWriteD", 0 0, L_000001dc044d75f0;  1 drivers
v000001dc044ba900_0 .net "RegWriteE", 0 0, L_000001dc044d7050;  1 drivers
v000001dc044ba9a0_0 .net "RegWriteF", 0 0, L_000001dc044d7910;  1 drivers
v000001dc044b98c0_0 .net "RegWriteM", 0 0, L_000001dc044da430;  1 drivers
v000001dc044baea0_0 .net "RegWriteW", 0 0, L_000001dc044d9850;  alias, 1 drivers
v000001dc044ba540_0 .net *"_ivl_11", 9 0, v000001dc044b9820_0;  1 drivers
v000001dc044bafe0_0 .net "aluop", 1 0, L_000001dc044d8ef0;  alias, 1 drivers
v000001dc044bb120_0 .net "clk", 0 0, v000001dc044d6b50_0;  alias, 1 drivers
v000001dc044b9820_0 .var "controls", 9 0;
v000001dc044b9e60_0 .net "dhit", 0 0, v000001dc044282b0_0;  alias, 1 drivers
v000001dc044bb1c0_0 .net "funct", 2 0, L_000001dc044da110;  alias, 1 drivers
v000001dc044bb260_0 .net "ihit", 0 0, v000001dc04403720_0;  alias, 1 drivers
v000001dc044bb300_0 .net "opcode", 6 0, L_000001dc044da390;  alias, 1 drivers
v000001dc044b9be0_0 .net "reset", 0 0, v000001dc044d72d0_0;  alias, 1 drivers
E_000001dc04457920 .event anyedge, v000001dc044b7de0_0, v000001dc04403720_0, v000001dc044bb300_0, v000001dc044bb1c0_0;
L_000001dc044d7910 .part v000001dc044b9820_0, 9, 1;
L_000001dc044d6fb0 .part v000001dc044b9820_0, 8, 1;
L_000001dc044d6e70 .part v000001dc044b9820_0, 7, 1;
L_000001dc044d7410 .part v000001dc044b9820_0, 6, 1;
L_000001dc044d7e10 .part v000001dc044b9820_0, 5, 1;
L_000001dc044d8130 .part v000001dc044b9820_0, 4, 1;
L_000001dc044d7370 .part v000001dc044b9820_0, 3, 1;
L_000001dc044d81d0 .part v000001dc044b9820_0, 2, 1;
L_000001dc044d8ef0 .part v000001dc044b9820_0, 0, 2;
LS_000001dc044d8310_0_0 .concat [ 1 1 1 1], L_000001dc044d81d0, L_000001dc044d7370, L_000001dc044d8130, L_000001dc044d7e10;
LS_000001dc044d8310_0_4 .concat [ 1 1 1 1], L_000001dc044d7410, L_000001dc044d6e70, L_000001dc044d6fb0, L_000001dc044d7910;
L_000001dc044d8310 .concat [ 4 4 0 0], LS_000001dc044d8310_0_0, LS_000001dc044d8310_0_4;
L_000001dc044d75f0 .part v000001dc044b7ca0_0, 7, 1;
L_000001dc044d7690 .part v000001dc044b7ca0_0, 6, 1;
L_000001dc044d6d30 .part v000001dc044b7ca0_0, 5, 1;
L_000001dc044d83b0 .part v000001dc044b7ca0_0, 4, 1;
L_000001dc044d8d10 .part v000001dc044b7ca0_0, 3, 1;
L_000001dc044d8450 .part v000001dc044b7ca0_0, 2, 1;
L_000001dc044d6f10 .part v000001dc044b7ca0_0, 1, 1;
L_000001dc044d8590 .part v000001dc044b7ca0_0, 0, 1;
LS_000001dc044d88b0_0_0 .concat [ 1 1 1 1], L_000001dc044d8590, L_000001dc044d6f10, L_000001dc044d8450, L_000001dc044d8d10;
LS_000001dc044d88b0_0_4 .concat [ 1 1 1 1], L_000001dc044d83b0, L_000001dc044d6d30, L_000001dc044d7690, L_000001dc044d75f0;
L_000001dc044d88b0 .concat [ 4 4 0 0], LS_000001dc044d88b0_0_0, LS_000001dc044d88b0_0_4;
L_000001dc044d7050 .part v000001dc044b8380_0, 7, 1;
L_000001dc044d8810 .part v000001dc044b8380_0, 6, 1;
L_000001dc044d8e50 .part v000001dc044b8380_0, 5, 1;
L_000001dc044d7190 .part v000001dc044b8380_0, 4, 1;
L_000001dc044d8f90 .part v000001dc044b8380_0, 3, 1;
L_000001dc044d9030 .part v000001dc044b8380_0, 2, 1;
L_000001dc044d97b0 .part v000001dc044b8380_0, 1, 1;
L_000001dc044da4d0 .part v000001dc044b8380_0, 0, 1;
LS_000001dc044da2f0_0_0 .concat [ 1 1 1 1], L_000001dc044da4d0, L_000001dc044d9030, L_000001dc044d7190, L_000001dc044d8e50;
LS_000001dc044da2f0_0_4 .concat [ 1 1 0 0], L_000001dc044d8810, L_000001dc044d7050;
L_000001dc044da2f0 .concat [ 4 2 0 0], LS_000001dc044da2f0_0_0, LS_000001dc044da2f0_0_4;
L_000001dc044da430 .part v000001dc044b8420_0, 5, 1;
L_000001dc044da250 .part v000001dc044b8420_0, 4, 1;
L_000001dc044da750 .part v000001dc044b8420_0, 3, 1;
L_000001dc044d9d50 .part v000001dc044b8420_0, 2, 1;
L_000001dc044d9df0 .part v000001dc044b8420_0, 1, 1;
L_000001dc044d9ad0 .part v000001dc044b8420_0, 0, 1;
L_000001dc044d90d0 .concat [ 1 1 1 0], L_000001dc044d9ad0, L_000001dc044d9df0, L_000001dc044da430;
L_000001dc044d9850 .part v000001dc044b84c0_0, 2, 1;
L_000001dc044d9fd0 .part v000001dc044b84c0_0, 1, 1;
L_000001dc044da6b0 .part v000001dc044b84c0_0, 0, 1;
S_000001dc042c2da0 .scope module, "cregD" "creg" 14 49, 13 1 0, S_000001dc042c2ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 8 "controls_";
    .port_info 3 /OUTPUT 8 "controls";
P_000001dc044578a0 .param/l "WIDTH" 0 13 1, +C4<00000000000000000000000000001000>;
v000001dc044b7840_0 .net "clk", 0 0, v000001dc044d6b50_0;  alias, 1 drivers
v000001dc044b8380_0 .var "controls", 7 0;
v000001dc044b86a0_0 .net "controls_", 7 0, L_000001dc044d88b0;  1 drivers
v000001dc044b8240_0 .net "en", 0 0, v000001dc044282b0_0;  alias, 1 drivers
S_000001dc042adc00 .scope module, "cregE" "creg" 14 50, 13 1 0, S_000001dc042c2ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 6 "controls_";
    .port_info 3 /OUTPUT 6 "controls";
P_000001dc04458160 .param/l "WIDTH" 0 13 1, +C4<00000000000000000000000000000110>;
v000001dc044b82e0_0 .net "clk", 0 0, v000001dc044d6b50_0;  alias, 1 drivers
v000001dc044b8420_0 .var "controls", 5 0;
v000001dc044b6bc0_0 .net "controls_", 5 0, L_000001dc044da2f0;  1 drivers
v000001dc044b7b60_0 .net "en", 0 0, v000001dc044282b0_0;  alias, 1 drivers
S_000001dc042add90 .scope module, "cregF" "creg" 14 48, 13 1 0, S_000001dc042c2ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 8 "controls_";
    .port_info 3 /OUTPUT 8 "controls";
P_000001dc04457960 .param/l "WIDTH" 0 13 1, +C4<00000000000000000000000000001000>;
v000001dc044b6d00_0 .net "clk", 0 0, v000001dc044d6b50_0;  alias, 1 drivers
v000001dc044b7ca0_0 .var "controls", 7 0;
v000001dc044b6c60_0 .net "controls_", 7 0, L_000001dc044d8310;  1 drivers
v000001dc044b6800_0 .net "en", 0 0, L_000001dc043f6180;  1 drivers
S_000001dc044b8cc0 .scope module, "cregM" "creg" 14 51, 13 1 0, S_000001dc042c2ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 3 "controls_";
    .port_info 3 /OUTPUT 3 "controls";
P_000001dc044574e0 .param/l "WIDTH" 0 13 1, +C4<00000000000000000000000000000011>;
v000001dc044b8560_0 .net "clk", 0 0, v000001dc044d6b50_0;  alias, 1 drivers
v000001dc044b84c0_0 .var "controls", 2 0;
v000001dc044b6da0_0 .net "controls_", 2 0, L_000001dc044d90d0;  1 drivers
v000001dc044b6e40_0 .net "en", 0 0, v000001dc044282b0_0;  alias, 1 drivers
S_000001dc044b89a0 .scope module, "dp" "datapath" 10 19, 15 20 0, S_000001dc0437c340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "pc_en";
    .port_info 3 /INPUT 1 "dhit";
    .port_info 4 /INPUT 32 "ri";
    .port_info 5 /INPUT 1 "RegWriteW";
    .port_info 6 /INPUT 1 "MemWriteD";
    .port_info 7 /INPUT 1 "LoadD";
    .port_info 8 /INPUT 1 "BranchD";
    .port_info 9 /INPUT 1 "JumpD";
    .port_info 10 /INPUT 3 "AluControlE";
    .port_info 11 /INPUT 32 "ReadData";
    .port_info 12 /INPUT 1 "ByteD";
    .port_info 13 /INPUT 1 "ALUSrcE";
    .port_info 14 /INPUT 1 "BranchM";
    .port_info 15 /INPUT 1 "ByteW";
    .port_info 16 /INPUT 1 "MemtoRegW";
    .port_info 17 /OUTPUT 32 "pcf";
    .port_info 18 /OUTPUT 32 "ALUOutM";
    .port_info 19 /OUTPUT 32 "WriteDataM";
L_000001dc043f5770 .functor AND 1, v000001dc04403720_0, v000001dc044282b0_0, C4<1>, C4<1>;
L_000001dc043f5850 .functor AND 1, L_000001dc044d9d50, v000001dc044bceb0_0, C4<1>, C4<1>;
v000001dc044d3b80_0 .net "ALUOutM", 31 0, v000001dc044bc4b0_0;  alias, 1 drivers
v000001dc044d2b40_0 .net "ALUOutW", 31 0, v000001dc044d0d30_0;  1 drivers
v000001dc044d5020_0 .net "ALUSrcE", 0 0, L_000001dc044d97b0;  alias, 1 drivers
v000001dc044d3180_0 .net "AluControlE", 2 0, v000001dc044b7980_0;  alias, 1 drivers
v000001dc044d49e0_0 .net "BranchD", 0 0, L_000001dc044d83b0;  alias, 1 drivers
v000001dc044d4ee0_0 .net "BranchM", 0 0, L_000001dc044d9d50;  alias, 1 drivers
v000001dc044d4300_0 .net "ByteD", 0 0, L_000001dc044d8450;  alias, 1 drivers
v000001dc044d48a0_0 .net "ByteResultW", 7 0, L_000001dc04536f50;  1 drivers
v000001dc044d3d60_0 .net "ByteStoreExt", 31 0, L_000001dc044d9530;  1 drivers
v000001dc044d43a0_0 .net "ByteW", 0 0, L_000001dc044d9fd0;  alias, 1 drivers
v000001dc044d2fa0_0 .net "ExtByteResultW", 31 0, L_000001dc04537db0;  1 drivers
v000001dc044d4940_0 .net "JumpD", 0 0, L_000001dc044d8d10;  alias, 1 drivers
v000001dc044d4f80_0 .net "LoadD", 0 0, L_000001dc044d6d30;  alias, 1 drivers
v000001dc044d2f00_0 .net "MemWriteD", 0 0, L_000001dc044d7690;  alias, 1 drivers
v000001dc044d3e00_0 .net "MemtoRegW", 0 0, L_000001dc044da6b0;  alias, 1 drivers
v000001dc044d4a80_0 .net "ReadData", 31 0, v000001dc04429250_0;  alias, 1 drivers
v000001dc044d2be0_0 .net "ReadDataW", 31 0, v000001dc044d0e70_0;  1 drivers
v000001dc044d4580_0 .net "RegWriteW", 0 0, L_000001dc044d9850;  alias, 1 drivers
v000001dc044d4440_0 .net "ResultW", 31 0, L_000001dc04538a30;  1 drivers
v000001dc044d4da0_0 .net "SignImmD", 31 0, v000001dc044d3680_0;  1 drivers
v000001dc044d4e40_0 .net "SignImmE", 31 0, v000001dc044bca50_0;  1 drivers
v000001dc044d28c0_0 .net "SrcAE", 31 0, v000001dc044bcb90_0;  1 drivers
v000001dc044d2d20_0 .net "SrcBE", 31 0, L_000001dc04537ef0;  1 drivers
v000001dc044d2960_0 .net "StoreDataD", 31 0, L_000001dc045387b0;  1 drivers
v000001dc044d3040_0 .net "WriteDataE", 31 0, v000001dc044bcff0_0;  1 drivers
v000001dc044d44e0_0 .net "WriteDataM", 31 0, v000001dc044bc690_0;  alias, 1 drivers
v000001dc044d2aa0_0 .net "WriteDataRFW", 31 0, L_000001dc04537e50;  1 drivers
v000001dc044d35e0_0 .net "WriteRegE", 4 0, v000001dc044bccd0_0;  1 drivers
v000001dc044d2dc0_0 .net "WriteRegM", 4 0, v000001dc044bc7d0_0;  1 drivers
v000001dc044d30e0_0 .net "WriteRegW", 4 0, v000001dc044d0790_0;  1 drivers
v000001dc044d3220_0 .net "aluresult", 31 0, v000001dc044bd090_0;  1 drivers
v000001dc044d3900_0 .net "bjMux_PC_output", 31 0, L_000001dc044d9350;  1 drivers
v000001dc044d3cc0_0 .net "bj_alu_result", 31 0, v000001dc044bcc30_0;  1 drivers
v000001dc044d3720_0 .net "bj_alu_result_", 31 0, v000001dc044bba10_0;  1 drivers
v000001dc044d32c0_0 .net "clk", 0 0, v000001dc044d6b50_0;  alias, 1 drivers
v000001dc044d3860_0 .net "dhit", 0 0, v000001dc044282b0_0;  alias, 1 drivers
v000001dc044d39a0_0 .net "instr", 31 0, v000001dc044bf140_0;  1 drivers
v000001dc044d53e0_0 .net "pcDE", 31 0, v000001dc044bea60_0;  1 drivers
v000001dc044d5520_0 .net "pcEM", 31 0, v000001dc044bc730_0;  1 drivers
v000001dc044d5480_0 .net "pcFD", 31 0, v000001dc044be880_0;  1 drivers
v000001dc044d61a0_0 .net "pc_", 31 0, v000001dc044d0a10_0;  1 drivers
v000001dc044d58e0_0 .net "pc_en", 0 0, v000001dc04403720_0;  alias, 1 drivers
v000001dc044d6380_0 .net "pcf", 31 0, v000001dc044cfc50_0;  alias, 1 drivers
v000001dc044d5340_0 .net "ra1", 4 0, L_000001dc044da570;  1 drivers
v000001dc044d6240_0 .net "ra2", 4 0, L_000001dc044d9e90;  1 drivers
v000001dc044d57a0_0 .net "rd1", 31 0, L_000001dc044d9670;  1 drivers
v000001dc044d5ca0_0 .net "rd2", 31 0, L_000001dc044d93f0;  1 drivers
v000001dc044d5200_0 .net "rd2E", 31 0, v000001dc044bcf50_0;  1 drivers
v000001dc044d5980_0 .net "reset", 0 0, v000001dc044d72d0_0;  alias, 1 drivers
v000001dc044d6420_0 .net "ri", 31 0, v000001dc043ae0a0_0;  alias, 1 drivers
v000001dc044d64c0_0 .net "zero_", 0 0, v000001dc044bceb0_0;  1 drivers
v000001dc044d55c0_0 .net "zero_flag", 0 0, v000001dc044bd4f0_0;  1 drivers
L_000001dc044da570 .part v000001dc044bf140_0, 15, 5;
L_000001dc044d9e90 .part v000001dc044bf140_0, 20, 5;
L_000001dc044d95d0 .part L_000001dc044d93f0, 0, 8;
L_000001dc045378b0 .part v000001dc044bf140_0, 7, 5;
L_000001dc04536c30 .part v000001dc044d0d30_0, 0, 2;
L_000001dc04536d70 .part v000001dc044d0e70_0, 24, 8;
L_000001dc04537810 .part v000001dc044d0e70_0, 16, 8;
L_000001dc04536ff0 .part v000001dc044d0e70_0, 8, 8;
L_000001dc045383f0 .part v000001dc044d0e70_0, 0, 8;
S_000001dc044b9300 .scope module, "alu" "alu" 15 71, 16 6 0, S_000001dc044b89a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 3 "F";
    .port_info 3 /OUTPUT 32 "Y";
    .port_info 4 /OUTPUT 1 "zero_flag";
L_000001dc043f58c0 .functor NOT 32, L_000001dc04537ef0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001dc044bbb50_0 .net "A", 31 0, v000001dc044bcb90_0;  alias, 1 drivers
v000001dc044bc230_0 .net "B", 31 0, L_000001dc04537ef0;  alias, 1 drivers
v000001dc044bd1d0_0 .net "Bout", 31 0, L_000001dc04536b90;  1 drivers
v000001dc044bd310_0 .net "F", 2 0, v000001dc044b7980_0;  alias, 1 drivers
v000001dc044bd3b0_0 .net "M", 0 0, L_000001dc04537770;  1 drivers
v000001dc044bd450_0 .net "S", 31 0, L_000001dc04538d50;  1 drivers
v000001dc044bd090_0 .var "Y", 31 0;
v000001dc044bc5f0_0 .net *"_ivl_1", 0 0, L_000001dc04538170;  1 drivers
v000001dc044bce10_0 .net *"_ivl_10", 31 0, L_000001dc045371d0;  1 drivers
L_000001dc044dac78 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dc044bb830_0 .net *"_ivl_13", 30 0, L_000001dc044dac78;  1 drivers
v000001dc044bc410_0 .net *"_ivl_17", 31 0, L_000001dc04537630;  1 drivers
v000001dc044bc2d0_0 .net *"_ivl_2", 31 0, L_000001dc043f58c0;  1 drivers
v000001dc044bbc90_0 .net *"_ivl_6", 31 0, L_000001dc04537a90;  1 drivers
v000001dc044bc870_0 .net *"_ivl_9", 0 0, L_000001dc045373b0;  1 drivers
v000001dc044bd4f0_0 .var "zero_flag", 0 0;
E_000001dc04457720/0 .event anyedge, v000001dc044b7980_0, v000001dc044bbb50_0, v000001dc044bd1d0_0, v000001dc044bd450_0;
E_000001dc04457720/1 .event anyedge, v000001dc044bc230_0, v000001dc044bd090_0;
E_000001dc04457720 .event/or E_000001dc04457720/0, E_000001dc04457720/1;
L_000001dc04538170 .part v000001dc044b7980_0, 2, 1;
L_000001dc04536b90 .functor MUXZ 32, L_000001dc04537ef0, L_000001dc043f58c0, L_000001dc04538170, C4<>;
L_000001dc04537a90 .arith/sum 32, v000001dc044bcb90_0, L_000001dc04536b90;
L_000001dc045373b0 .part v000001dc044b7980_0, 2, 1;
L_000001dc045371d0 .concat [ 1 31 0 0], L_000001dc045373b0, L_000001dc044dac78;
L_000001dc04538d50 .arith/sum 32, L_000001dc04537a90, L_000001dc045371d0;
L_000001dc04537630 .arith/mult 32, v000001dc044bcb90_0, L_000001dc04537ef0;
L_000001dc04537770 .part L_000001dc04537630, 0, 1;
S_000001dc044b8e50 .scope module, "aluPC" "aluPC" 15 72, 17 1 0, S_000001dc044b89a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC";
    .port_info 1 /INPUT 32 "imm";
    .port_info 2 /OUTPUT 32 "bj_alu_result";
v000001dc044bd590_0 .net "PC", 31 0, v000001dc044bea60_0;  alias, 1 drivers
v000001dc044bcc30_0 .var "bj_alu_result", 31 0;
v000001dc044bbe70_0 .net "imm", 31 0, v000001dc044bca50_0;  alias, 1 drivers
E_000001dc04457560 .event anyedge, v000001dc044bd590_0, v000001dc044bbe70_0;
S_000001dc044b8810 .scope module, "alureg" "alureg" 15 73, 18 1 0, S_000001dc044b89a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 32 "pcDE";
    .port_info 3 /INPUT 32 "aluresult";
    .port_info 4 /INPUT 1 "zero_flag";
    .port_info 5 /INPUT 32 "bj_alu_result";
    .port_info 6 /INPUT 32 "WriteDataE";
    .port_info 7 /INPUT 5 "writereg_";
    .port_info 8 /OUTPUT 32 "aluout";
    .port_info 9 /OUTPUT 1 "zero_flagM";
    .port_info 10 /OUTPUT 32 "bj_alu_result_";
    .port_info 11 /OUTPUT 32 "WriteDataM";
    .port_info 12 /OUTPUT 5 "writereg";
    .port_info 13 /OUTPUT 32 "pcEM";
v000001dc044bbd30_0 .net "WriteDataE", 31 0, v000001dc044bcff0_0;  alias, 1 drivers
v000001dc044bc690_0 .var "WriteDataM", 31 0;
v000001dc044bc4b0_0 .var "aluout", 31 0;
v000001dc044bc190_0 .net "aluresult", 31 0, v000001dc044bd090_0;  alias, 1 drivers
v000001dc044bbf10_0 .net "bj_alu_result", 31 0, v000001dc044bcc30_0;  alias, 1 drivers
v000001dc044bba10_0 .var "bj_alu_result_", 31 0;
v000001dc044bc050_0 .net "clk", 0 0, v000001dc044d6b50_0;  alias, 1 drivers
v000001dc044bc550_0 .net "en", 0 0, v000001dc044282b0_0;  alias, 1 drivers
v000001dc044bc0f0_0 .net "pcDE", 31 0, v000001dc044bea60_0;  alias, 1 drivers
v000001dc044bc730_0 .var "pcEM", 31 0;
v000001dc044bc7d0_0 .var "writereg", 4 0;
v000001dc044bc910_0 .net "writereg_", 4 0, v000001dc044bccd0_0;  alias, 1 drivers
v000001dc044bc9b0_0 .net "zero_flag", 0 0, v000001dc044bd4f0_0;  alias, 1 drivers
v000001dc044bceb0_0 .var "zero_flagM", 0 0;
S_000001dc044b9490 .scope module, "areg" "areg" 15 67, 19 1 0, S_000001dc044b89a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 32 "pcFD";
    .port_info 3 /INPUT 32 "rd1";
    .port_info 4 /INPUT 32 "rd2";
    .port_info 5 /INPUT 5 "rd";
    .port_info 6 /INPUT 32 "SignImm_";
    .port_info 7 /OUTPUT 32 "SrcAE";
    .port_info 8 /OUTPUT 32 "SrcBE";
    .port_info 9 /OUTPUT 5 "WriteRegE";
    .port_info 10 /OUTPUT 32 "WriteDataE";
    .port_info 11 /OUTPUT 32 "SignImm";
    .port_info 12 /OUTPUT 32 "pcDE";
v000001dc044bca50_0 .var "SignImm", 31 0;
v000001dc044bcaf0_0 .net "SignImm_", 31 0, v000001dc044d3680_0;  alias, 1 drivers
v000001dc044bcb90_0 .var "SrcAE", 31 0;
v000001dc044bcf50_0 .var "SrcBE", 31 0;
v000001dc044bcff0_0 .var "WriteDataE", 31 0;
v000001dc044bccd0_0 .var "WriteRegE", 4 0;
v000001dc044beb00_0 .net "clk", 0 0, v000001dc044d6b50_0;  alias, 1 drivers
v000001dc044bdac0_0 .net "en", 0 0, v000001dc044282b0_0;  alias, 1 drivers
v000001dc044bea60_0 .var "pcDE", 31 0;
v000001dc044bf500_0 .net "pcFD", 31 0, v000001dc044be880_0;  alias, 1 drivers
v000001dc044bece0_0 .net "rd", 4 0, L_000001dc045378b0;  1 drivers
v000001dc044bf3c0_0 .net "rd1", 31 0, L_000001dc044d9670;  alias, 1 drivers
v000001dc044be100_0 .net "rd2", 31 0, L_000001dc045387b0;  alias, 1 drivers
S_000001dc044b8b30 .scope module, "extbytewrite" "signext" 15 80, 20 6 0, S_000001dc044b89a0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /OUTPUT 32 "y";
P_000001dc044579e0 .param/l "WIDTH" 0 20 6, +C4<00000000000000000000000000001000>;
v000001dc044bed80_0 .net *"_ivl_1", 0 0, L_000001dc045369b0;  1 drivers
v000001dc044be240_0 .net *"_ivl_2", 7 0, L_000001dc04536af0;  1 drivers
v000001dc044be380_0 .net *"_ivl_4", 15 0, L_000001dc04538210;  1 drivers
L_000001dc044dacc0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dc044bd840_0 .net *"_ivl_9", 15 0, L_000001dc044dacc0;  1 drivers
v000001dc044be6a0_0 .net "a", 7 0, L_000001dc04536f50;  alias, 1 drivers
v000001dc044be740_0 .net "y", 31 0, L_000001dc04537db0;  alias, 1 drivers
L_000001dc045369b0 .part L_000001dc04536f50, 7, 1;
LS_000001dc04536af0_0_0 .concat [ 1 1 1 1], L_000001dc045369b0, L_000001dc045369b0, L_000001dc045369b0, L_000001dc045369b0;
LS_000001dc04536af0_0_4 .concat [ 1 1 1 1], L_000001dc045369b0, L_000001dc045369b0, L_000001dc045369b0, L_000001dc045369b0;
L_000001dc04536af0 .concat [ 4 4 0 0], LS_000001dc04536af0_0_0, LS_000001dc04536af0_0_4;
L_000001dc04538210 .concat [ 8 8 0 0], L_000001dc04536f50, L_000001dc04536af0;
L_000001dc04537db0 .concat [ 16 16 0 0], L_000001dc04538210, L_000001dc044dacc0;
S_000001dc044b8fe0 .scope module, "extrd2" "signext" 15 64, 20 6 0, S_000001dc044b89a0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /OUTPUT 32 "y";
P_000001dc044576e0 .param/l "WIDTH" 0 20 6, +C4<00000000000000000000000000001000>;
v000001dc044be2e0_0 .net *"_ivl_1", 0 0, L_000001dc044d9cb0;  1 drivers
v000001dc044bf320_0 .net *"_ivl_2", 7 0, L_000001dc044d9210;  1 drivers
v000001dc044be420_0 .net *"_ivl_4", 15 0, L_000001dc044da070;  1 drivers
L_000001dc044dac30 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dc044be7e0_0 .net *"_ivl_9", 15 0, L_000001dc044dac30;  1 drivers
v000001dc044bf1e0_0 .net "a", 7 0, L_000001dc044d95d0;  1 drivers
v000001dc044be600_0 .net "y", 31 0, L_000001dc044d9530;  alias, 1 drivers
L_000001dc044d9cb0 .part L_000001dc044d95d0, 7, 1;
LS_000001dc044d9210_0_0 .concat [ 1 1 1 1], L_000001dc044d9cb0, L_000001dc044d9cb0, L_000001dc044d9cb0, L_000001dc044d9cb0;
LS_000001dc044d9210_0_4 .concat [ 1 1 1 1], L_000001dc044d9cb0, L_000001dc044d9cb0, L_000001dc044d9cb0, L_000001dc044d9cb0;
L_000001dc044d9210 .concat [ 4 4 0 0], LS_000001dc044d9210_0_0, LS_000001dc044d9210_0_4;
L_000001dc044da070 .concat [ 8 8 0 0], L_000001dc044d95d0, L_000001dc044d9210;
L_000001dc044d9530 .concat [ 16 16 0 0], L_000001dc044da070, L_000001dc044dac30;
S_000001dc044b9170 .scope module, "instreg" "instreg" 15 58, 21 1 0, S_000001dc044b89a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "dhit";
    .port_info 2 /INPUT 32 "pc";
    .port_info 3 /INPUT 32 "rd";
    .port_info 4 /OUTPUT 32 "instr";
    .port_info 5 /OUTPUT 32 "pcFD";
v000001dc044be4c0_0 .net "clk", 0 0, v000001dc044d6b50_0;  alias, 1 drivers
v000001dc044bdf20_0 .net "dhit", 0 0, v000001dc044282b0_0;  alias, 1 drivers
v000001dc044bf140_0 .var "instr", 31 0;
v000001dc044bf5a0_0 .net "pc", 31 0, v000001dc044cfc50_0;  alias, 1 drivers
v000001dc044be880_0 .var "pcFD", 31 0;
v000001dc044bd8e0_0 .net "rd", 31 0, v000001dc043ae0a0_0;  alias, 1 drivers
S_000001dc044b9620 .scope module, "muxALUSrcBE" "mux2" 15 70, 22 6 0, S_000001dc044b89a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "s";
    .port_info 1 /INPUT 32 "d0";
    .port_info 2 /INPUT 32 "d1";
    .port_info 3 /OUTPUT 32 "y";
P_000001dc04457fa0 .param/l "WIDTH" 0 22 6, +C4<00000000000000000000000000100000>;
v000001dc044be920_0 .net "d0", 31 0, v000001dc044bcf50_0;  alias, 1 drivers
v000001dc044be9c0_0 .net "d1", 31 0, v000001dc044bca50_0;  alias, 1 drivers
v000001dc044bd980_0 .net "s", 0 0, L_000001dc044d97b0;  alias, 1 drivers
v000001dc044be1a0_0 .net "y", 31 0, L_000001dc04537ef0;  alias, 1 drivers
L_000001dc04537ef0 .functor MUXZ 32, v000001dc044bcf50_0, v000001dc044bca50_0, L_000001dc044d97b0, C4<>;
S_000001dc044c6810 .scope module, "muxMemToReg" "mux2" 15 83, 22 6 0, S_000001dc044b89a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "s";
    .port_info 1 /INPUT 32 "d0";
    .port_info 2 /INPUT 32 "d1";
    .port_info 3 /OUTPUT 32 "y";
P_000001dc044581a0 .param/l "WIDTH" 0 22 6, +C4<00000000000000000000000000100000>;
v000001dc044bec40_0 .net "d0", 31 0, v000001dc044d0d30_0;  alias, 1 drivers
v000001dc044beba0_0 .net "d1", 31 0, v000001dc044d0e70_0;  alias, 1 drivers
v000001dc044bdc00_0 .net "s", 0 0, L_000001dc044da6b0;  alias, 1 drivers
v000001dc044bee20_0 .net "y", 31 0, L_000001dc04538a30;  alias, 1 drivers
L_000001dc04538a30 .functor MUXZ 32, v000001dc044d0d30_0, v000001dc044d0e70_0, L_000001dc044da6b0, C4<>;
S_000001dc044c6040 .scope module, "muxPCJumpBranch" "mux2" 15 56, 22 6 0, S_000001dc044b89a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "s";
    .port_info 1 /INPUT 32 "d0";
    .port_info 2 /INPUT 32 "d1";
    .port_info 3 /OUTPUT 32 "y";
P_000001dc04457ae0 .param/l "WIDTH" 0 22 6, +C4<00000000000000000000000000100000>;
v000001dc044be560_0 .net "d0", 31 0, v000001dc044d0a10_0;  alias, 1 drivers
v000001dc044beec0_0 .net "d1", 31 0, v000001dc044bba10_0;  alias, 1 drivers
v000001dc044bef60_0 .net "s", 0 0, L_000001dc043f5850;  1 drivers
v000001dc044bf000_0 .net "y", 31 0, L_000001dc044d9350;  alias, 1 drivers
L_000001dc044d9350 .functor MUXZ 32, v000001dc044d0a10_0, v000001dc044bba10_0, L_000001dc043f5850, C4<>;
S_000001dc044c5b90 .scope module, "muxStoreData" "mux2" 15 65, 22 6 0, S_000001dc044b89a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "s";
    .port_info 1 /INPUT 32 "d0";
    .port_info 2 /INPUT 32 "d1";
    .port_info 3 /OUTPUT 32 "y";
P_000001dc044578e0 .param/l "WIDTH" 0 22 6, +C4<00000000000000000000000000100000>;
v000001dc044bf0a0_0 .net "d0", 31 0, L_000001dc044d93f0;  alias, 1 drivers
v000001dc044bf280_0 .net "d1", 31 0, L_000001dc044d9530;  alias, 1 drivers
v000001dc044bf460_0 .net "s", 0 0, L_000001dc044d8450;  alias, 1 drivers
v000001dc044be060_0 .net "y", 31 0, L_000001dc045387b0;  alias, 1 drivers
L_000001dc045387b0 .functor MUXZ 32, L_000001dc044d93f0, L_000001dc044d9530, L_000001dc044d8450, C4<>;
S_000001dc044c5a00 .scope module, "muxbyte" "mux4" 15 79, 23 8 0, S_000001dc044b89a0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "s";
    .port_info 1 /INPUT 8 "d3";
    .port_info 2 /INPUT 8 "d2";
    .port_info 3 /INPUT 8 "d1";
    .port_info 4 /INPUT 8 "d0";
    .port_info 5 /OUTPUT 8 "y";
P_000001dc04457aa0 .param/l "WIDTH" 0 23 8, +C4<00000000000000000000000000001000>;
v000001dc044d0970_0 .net "d0", 7 0, L_000001dc045383f0;  1 drivers
v000001dc044cfa70_0 .net "d1", 7 0, L_000001dc04536ff0;  1 drivers
v000001dc044d0f10_0 .net "d2", 7 0, L_000001dc04537810;  1 drivers
v000001dc044d1190_0 .net "d3", 7 0, L_000001dc04536d70;  1 drivers
v000001dc044d0c90_0 .net "i0", 7 0, L_000001dc04537450;  1 drivers
v000001dc044cfb10_0 .net "i1", 7 0, L_000001dc045374f0;  1 drivers
v000001dc044d0fb0_0 .net "s", 1 0, L_000001dc04536c30;  1 drivers
v000001dc044cfe30_0 .net "y", 7 0, L_000001dc04536f50;  alias, 1 drivers
E_000001dc044579a0/0 .event anyedge, v000001dc044bf640_0, v000001dc044bdca0_0, v000001dc044bda20_0, v000001dc044bdd40_0;
E_000001dc044579a0/1 .event anyedge, v000001dc044be6a0_0, v000001dc044d0fb0_0;
E_000001dc044579a0 .event/or E_000001dc044579a0/0, E_000001dc044579a0/1;
L_000001dc04536a50 .part L_000001dc04536c30, 1, 1;
L_000001dc045376d0 .part L_000001dc04536c30, 1, 1;
L_000001dc04537f90 .part L_000001dc04536c30, 0, 1;
S_000001dc044c6b30 .scope module, "mux0" "mux2" 23 15, 22 6 0, S_000001dc044c5a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "s";
    .port_info 1 /INPUT 8 "d0";
    .port_info 2 /INPUT 8 "d1";
    .port_info 3 /OUTPUT 8 "y";
P_000001dc04458020 .param/l "WIDTH" 0 22 6, +C4<00000000000000000000000000001000>;
v000001dc044bf640_0 .net "d0", 7 0, L_000001dc045383f0;  alias, 1 drivers
v000001dc044bda20_0 .net "d1", 7 0, L_000001dc04537810;  alias, 1 drivers
v000001dc044bf6e0_0 .net "s", 0 0, L_000001dc04536a50;  1 drivers
v000001dc044bdb60_0 .net "y", 7 0, L_000001dc04537450;  alias, 1 drivers
L_000001dc04537450 .functor MUXZ 8, L_000001dc045383f0, L_000001dc04537810, L_000001dc04536a50, C4<>;
S_000001dc044c61d0 .scope module, "mux1" "mux2" 23 16, 22 6 0, S_000001dc044c5a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "s";
    .port_info 1 /INPUT 8 "d0";
    .port_info 2 /INPUT 8 "d1";
    .port_info 3 /OUTPUT 8 "y";
P_000001dc04457620 .param/l "WIDTH" 0 22 6, +C4<00000000000000000000000000001000>;
v000001dc044bdca0_0 .net "d0", 7 0, L_000001dc04536ff0;  alias, 1 drivers
v000001dc044bdd40_0 .net "d1", 7 0, L_000001dc04536d70;  alias, 1 drivers
v000001dc044bdde0_0 .net "s", 0 0, L_000001dc045376d0;  1 drivers
v000001dc044bde80_0 .net "y", 7 0, L_000001dc045374f0;  alias, 1 drivers
L_000001dc045374f0 .functor MUXZ 8, L_000001dc04536ff0, L_000001dc04536d70, L_000001dc045376d0, C4<>;
S_000001dc044c5d20 .scope module, "mux2" "mux2" 23 17, 22 6 0, S_000001dc044c5a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "s";
    .port_info 1 /INPUT 8 "d0";
    .port_info 2 /INPUT 8 "d1";
    .port_info 3 /OUTPUT 8 "y";
P_000001dc04457fe0 .param/l "WIDTH" 0 22 6, +C4<00000000000000000000000000001000>;
v000001dc044bdfc0_0 .net "d0", 7 0, L_000001dc04537450;  alias, 1 drivers
v000001dc044cf930_0 .net "d1", 7 0, L_000001dc045374f0;  alias, 1 drivers
v000001dc044d08d0_0 .net "s", 0 0, L_000001dc04537f90;  1 drivers
v000001dc044cfed0_0 .net "y", 7 0, L_000001dc04536f50;  alias, 1 drivers
L_000001dc04536f50 .functor MUXZ 8, L_000001dc04537450, L_000001dc045374f0, L_000001dc04537f90, C4<>;
S_000001dc044c5eb0 .scope module, "muxbytewrite" "mux2" 15 81, 22 6 0, S_000001dc044b89a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "s";
    .port_info 1 /INPUT 32 "d0";
    .port_info 2 /INPUT 32 "d1";
    .port_info 3 /OUTPUT 32 "y";
P_000001dc04457f60 .param/l "WIDTH" 0 22 6, +C4<00000000000000000000000000100000>;
v000001dc044cf9d0_0 .net "d0", 31 0, L_000001dc04538a30;  alias, 1 drivers
v000001dc044d1410_0 .net "d1", 31 0, L_000001dc04537db0;  alias, 1 drivers
v000001dc044d1690_0 .net "s", 0 0, L_000001dc044d9fd0;  alias, 1 drivers
v000001dc044d0dd0_0 .net "y", 31 0, L_000001dc04537e50;  alias, 1 drivers
L_000001dc04537e50 .functor MUXZ 32, L_000001dc04538a30, L_000001dc04537db0, L_000001dc044d9fd0, C4<>;
S_000001dc044c6360 .scope module, "pc" "pc" 15 55, 24 1 0, S_000001dc044b89a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 32 "pc_";
    .port_info 4 /OUTPUT 32 "pc";
v000001dc044d0bf0_0 .net "clk", 0 0, v000001dc044d6b50_0;  alias, 1 drivers
v000001dc044d0330_0 .net "en", 0 0, L_000001dc043f5770;  1 drivers
v000001dc044cfc50_0 .var "pc", 31 0;
v000001dc044d1050_0 .net "pc_", 31 0, L_000001dc044d9350;  alias, 1 drivers
v000001dc044d0290_0 .net "reset", 0 0, v000001dc044d72d0_0;  alias, 1 drivers
E_000001dc04457a20 .event posedge, v000001dc044b7de0_0, v000001dc044280d0_0;
S_000001dc044c7170 .scope module, "pc_plus4" "pc_plus4" 15 57, 25 1 0, S_000001dc044b89a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /OUTPUT 32 "pc_";
v000001dc044cfd90_0 .net "pc", 31 0, v000001dc044cfc50_0;  alias, 1 drivers
v000001dc044d0a10_0 .var "pc_", 31 0;
E_000001dc04457c20 .event anyedge, v000001dc04428850_0;
S_000001dc044c5870 .scope module, "rdreg" "rdreg" 15 76, 26 1 0, S_000001dc044b89a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 32 "rd";
    .port_info 3 /INPUT 5 "wrE";
    .port_info 4 /INPUT 32 "ALUOutM";
    .port_info 5 /OUTPUT 32 "result";
    .port_info 6 /OUTPUT 5 "wrW";
    .port_info 7 /OUTPUT 32 "ALUOutW";
v000001dc044d1730_0 .net "ALUOutM", 31 0, v000001dc044bc4b0_0;  alias, 1 drivers
v000001dc044d0d30_0 .var "ALUOutW", 31 0;
v000001dc044d06f0_0 .net "clk", 0 0, v000001dc044d6b50_0;  alias, 1 drivers
v000001dc044d10f0_0 .net "en", 0 0, v000001dc044282b0_0;  alias, 1 drivers
v000001dc044d1230_0 .net "rd", 31 0, v000001dc04429250_0;  alias, 1 drivers
v000001dc044d0e70_0 .var "result", 31 0;
v000001dc044d1370_0 .net "wrE", 4 0, v000001dc044bc7d0_0;  alias, 1 drivers
v000001dc044d0790_0 .var "wrW", 4 0;
S_000001dc044c64f0 .scope module, "regfile" "regfile" 15 63, 27 7 0, S_000001dc044b89a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "we3";
    .port_info 3 /INPUT 5 "ra1";
    .port_info 4 /INPUT 5 "ra2";
    .port_info 5 /INPUT 5 "wa3";
    .port_info 6 /INPUT 32 "wd3";
    .port_info 7 /OUTPUT 32 "rd1";
    .port_info 8 /OUTPUT 32 "rd2";
v000001dc044d0ab0_0 .net *"_ivl_0", 31 0, L_000001dc044da610;  1 drivers
v000001dc044d0b50_0 .net *"_ivl_10", 6 0, L_000001dc044d98f0;  1 drivers
L_000001dc044da9a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001dc044d0470_0 .net *"_ivl_13", 1 0, L_000001dc044da9a8;  1 drivers
L_000001dc044da9f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dc044cfbb0_0 .net/2u *"_ivl_14", 31 0, L_000001dc044da9f0;  1 drivers
v000001dc044d12d0_0 .net *"_ivl_18", 31 0, L_000001dc044d9170;  1 drivers
L_000001dc044daa38 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dc044d0650_0 .net *"_ivl_21", 26 0, L_000001dc044daa38;  1 drivers
L_000001dc044daa80 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dc044cfcf0_0 .net/2u *"_ivl_22", 31 0, L_000001dc044daa80;  1 drivers
v000001dc044d0830_0 .net *"_ivl_24", 0 0, L_000001dc044d9990;  1 drivers
v000001dc044d1550_0 .net *"_ivl_26", 31 0, L_000001dc044d9490;  1 drivers
L_000001dc044daac8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dc044d01f0_0 .net *"_ivl_29", 26 0, L_000001dc044daac8;  1 drivers
L_000001dc044da918 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dc044cff70_0 .net *"_ivl_3", 26 0, L_000001dc044da918;  1 drivers
L_000001dc044dab10 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001dc044d15f0_0 .net/2u *"_ivl_30", 31 0, L_000001dc044dab10;  1 drivers
v000001dc044d03d0_0 .net *"_ivl_32", 0 0, L_000001dc044d92b0;  1 drivers
v000001dc044d0010_0 .net *"_ivl_34", 31 0, L_000001dc044d9b70;  1 drivers
v000001dc044cf890_0 .net *"_ivl_36", 6 0, L_000001dc044d9f30;  1 drivers
L_000001dc044dab58 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001dc044d0150_0 .net *"_ivl_39", 1 0, L_000001dc044dab58;  1 drivers
L_000001dc044da960 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dc044d00b0_0 .net/2u *"_ivl_4", 31 0, L_000001dc044da960;  1 drivers
L_000001dc044daba0 .functor BUFT 1, C4<00000000000000000000000100000010>, C4<0>, C4<0>, C4<0>;
v000001dc044d0510_0 .net/2u *"_ivl_40", 31 0, L_000001dc044daba0;  1 drivers
v000001dc044d05b0_0 .net *"_ivl_42", 31 0, L_000001dc044d9c10;  1 drivers
L_000001dc044dabe8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dc044d3a40_0 .net/2u *"_ivl_44", 31 0, L_000001dc044dabe8;  1 drivers
v000001dc044d4620_0 .net *"_ivl_6", 0 0, L_000001dc044d9a30;  1 drivers
v000001dc044d3ae0_0 .net *"_ivl_8", 31 0, L_000001dc044d9710;  1 drivers
v000001dc044d3ea0_0 .net "clk", 0 0, v000001dc044d6b50_0;  alias, 1 drivers
v000001dc044d2c80_0 .net "ra1", 4 0, L_000001dc044da570;  alias, 1 drivers
v000001dc044d4c60_0 .net "ra2", 4 0, L_000001dc044d9e90;  alias, 1 drivers
v000001dc044d4080_0 .net "rd1", 31 0, L_000001dc044d9670;  alias, 1 drivers
v000001dc044d4bc0_0 .net "rd2", 31 0, L_000001dc044d93f0;  alias, 1 drivers
v000001dc044d3f40_0 .net "reset", 0 0, v000001dc044d72d0_0;  alias, 1 drivers
v000001dc044d4d00 .array "rf", 0 31, 31 0;
v000001dc044d4b20_0 .net "wa3", 4 0, v000001dc044d0790_0;  alias, 1 drivers
v000001dc044d3c20_0 .net "wd3", 31 0, L_000001dc04538a30;  alias, 1 drivers
v000001dc044d4120_0 .net "we3", 0 0, L_000001dc044d9850;  alias, 1 drivers
E_000001dc04457c60/0 .event anyedge, v000001dc044b7de0_0;
E_000001dc04457c60/1 .event posedge, v000001dc044280d0_0;
E_000001dc04457c60 .event/or E_000001dc04457c60/0, E_000001dc04457c60/1;
L_000001dc044da610 .concat [ 5 27 0 0], L_000001dc044da570, L_000001dc044da918;
L_000001dc044d9a30 .cmp/ne 32, L_000001dc044da610, L_000001dc044da960;
L_000001dc044d9710 .array/port v000001dc044d4d00, L_000001dc044d98f0;
L_000001dc044d98f0 .concat [ 5 2 0 0], L_000001dc044da570, L_000001dc044da9a8;
L_000001dc044d9670 .functor MUXZ 32, L_000001dc044da9f0, L_000001dc044d9710, L_000001dc044d9a30, C4<>;
L_000001dc044d9170 .concat [ 5 27 0 0], L_000001dc044d9e90, L_000001dc044daa38;
L_000001dc044d9990 .cmp/ne 32, L_000001dc044d9170, L_000001dc044daa80;
L_000001dc044d9490 .concat [ 5 27 0 0], L_000001dc044d9e90, L_000001dc044daac8;
L_000001dc044d92b0 .cmp/ne 32, L_000001dc044d9490, L_000001dc044dab10;
L_000001dc044d9b70 .array/port v000001dc044d4d00, L_000001dc044d9f30;
L_000001dc044d9f30 .concat [ 5 2 0 0], L_000001dc044d9e90, L_000001dc044dab58;
L_000001dc044d9c10 .functor MUXZ 32, L_000001dc044daba0, L_000001dc044d9b70, L_000001dc044d92b0, C4<>;
L_000001dc044d93f0 .functor MUXZ 32, L_000001dc044dabe8, L_000001dc044d9c10, L_000001dc044d9990, C4<>;
S_000001dc044c6680 .scope module, "signImm" "signextD" 15 66, 28 6 0, S_000001dc044b89a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /INPUT 1 "isLoad";
    .port_info 2 /INPUT 1 "isStore";
    .port_info 3 /INPUT 1 "isBranch";
    .port_info 4 /INPUT 1 "isJump";
    .port_info 5 /OUTPUT 32 "y";
v000001dc044d3360_0 .net *"_ivl_1", 0 0, L_000001dc04538990;  1 drivers
v000001dc044d46c0_0 .net *"_ivl_11", 6 0, L_000001dc04538cb0;  1 drivers
v000001dc044d3540_0 .net *"_ivl_13", 4 0, L_000001dc045380d0;  1 drivers
v000001dc044d41c0_0 .net *"_ivl_3", 0 0, L_000001dc045382b0;  1 drivers
v000001dc044d4760_0 .net *"_ivl_5", 5 0, L_000001dc045388f0;  1 drivers
v000001dc044d3400_0 .net *"_ivl_7", 3 0, L_000001dc04538fd0;  1 drivers
v000001dc044d4800_0 .net "instr", 31 0, v000001dc044bf140_0;  alias, 1 drivers
v000001dc044d3fe0_0 .net "isBranch", 0 0, L_000001dc044d83b0;  alias, 1 drivers
v000001dc044d2e60_0 .net "isJump", 0 0, L_000001dc044d8d10;  alias, 1 drivers
v000001dc044d2a00_0 .net "isLoad", 0 0, L_000001dc044d6d30;  alias, 1 drivers
v000001dc044d4260_0 .net "isStore", 0 0, L_000001dc044d7690;  alias, 1 drivers
v000001dc044d34a0_0 .net "tempBranch", 11 0, L_000001dc04537090;  1 drivers
v000001dc044d37c0_0 .net "tempStore", 11 0, L_000001dc04538c10;  1 drivers
v000001dc044d3680_0 .var "y", 31 0;
E_000001dc04457520/0 .event anyedge, v000001dc044ba360_0, v000001dc044bf140_0, v000001dc044bacc0_0, v000001dc044d37c0_0;
E_000001dc04457520/1 .event anyedge, v000001dc044ba5e0_0, v000001dc044d34a0_0, v000001dc044bac20_0;
E_000001dc04457520 .event/or E_000001dc04457520/0, E_000001dc04457520/1;
L_000001dc04538990 .part v000001dc044bf140_0, 31, 1;
L_000001dc045382b0 .part v000001dc044bf140_0, 7, 1;
L_000001dc045388f0 .part v000001dc044bf140_0, 25, 6;
L_000001dc04538fd0 .part v000001dc044bf140_0, 8, 4;
L_000001dc04537090 .concat [ 4 6 1 1], L_000001dc04538fd0, L_000001dc045388f0, L_000001dc045382b0, L_000001dc04538990;
L_000001dc04538cb0 .part v000001dc044bf140_0, 25, 7;
L_000001dc045380d0 .part v000001dc044bf140_0, 7, 5;
L_000001dc04538c10 .concat [ 5 7 0 0], L_000001dc045380d0, L_000001dc04538cb0;
S_000001dc044c7620 .scope module, "sb" "sb" 4 26, 29 1 0, S_000001dc0437f0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "dhit";
    .port_info 2 /INPUT 1 "MemWrite";
    .port_info 3 /INPUT 1 "Load";
    .port_info 4 /INPUT 32 "a";
    .port_info 5 /INPUT 32 "data";
    .port_info 6 /OUTPUT 1 "hit";
    .port_info 7 /OUTPUT 1 "sb_write_cache";
    .port_info 8 /OUTPUT 32 "sb_address";
    .port_info 9 /OUTPUT 32 "sb_data";
v000001dc044d86d0_0 .net "Load", 0 0, L_000001dc044da750;  alias, 1 drivers
v000001dc044d7af0_0 .net "MemWrite", 0 0, L_000001dc044da250;  alias, 1 drivers
v000001dc044d7550 .array "SB", 0 3, 64 0;
v000001dc044d7730_0 .net "a", 31 0, v000001dc044bc4b0_0;  alias, 1 drivers
v000001dc044d6dd0_0 .net "clk", 0 0, v000001dc044d6b50_0;  alias, 1 drivers
v000001dc044d6c90_0 .net "data", 31 0, v000001dc044bc690_0;  alias, 1 drivers
v000001dc044d8950_0 .net "dhit", 0 0, v000001dc044282b0_0;  alias, 1 drivers
v000001dc044d68d0_0 .var "full", 0 0;
v000001dc044d8bd0_0 .var "head", 1 0;
v000001dc044d7ff0_0 .var "hit", 0 0;
v000001dc044d79b0_0 .var "sb_address", 31 0;
v000001dc044d89f0_0 .var "sb_data", 31 0;
v000001dc044d8a90_0 .var "sb_write_cache", 0 0;
v000001dc044d70f0_0 .var "tail", 1 0;
E_000001dc04457ee0/0 .event anyedge, v000001dc044bad60_0, v000001dc04428cb0_0, v000001dc044d68d0_0, v000001dc044d70f0_0;
v000001dc044d7550_0 .array/port v000001dc044d7550, 0;
v000001dc044d7550_1 .array/port v000001dc044d7550, 1;
v000001dc044d7550_2 .array/port v000001dc044d7550, 2;
E_000001dc04457ee0/1 .event anyedge, v000001dc044d8bd0_0, v000001dc044d7550_0, v000001dc044d7550_1, v000001dc044d7550_2;
v000001dc044d7550_3 .array/port v000001dc044d7550, 3;
E_000001dc04457ee0/2 .event anyedge, v000001dc044d7550_3, v000001dc044bc4b0_0, v000001dc044bc690_0;
E_000001dc04457ee0 .event/or E_000001dc04457ee0/0, E_000001dc04457ee0/1, E_000001dc04457ee0/2;
    .scope S_000001dc042add90;
T_0 ;
    %wait E_000001dc04458060;
    %load/vec4 v000001dc044b6800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v000001dc044b6c60_0;
    %assign/vec4 v000001dc044b7ca0_0, 0;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001dc042c2da0;
T_1 ;
    %wait E_000001dc04458060;
    %load/vec4 v000001dc044b8240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v000001dc044b86a0_0;
    %assign/vec4 v000001dc044b8380_0, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001dc042adc00;
T_2 ;
    %wait E_000001dc04458060;
    %load/vec4 v000001dc044b7b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v000001dc044b6bc0_0;
    %assign/vec4 v000001dc044b8420_0, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001dc044b8cc0;
T_3 ;
    %wait E_000001dc04458060;
    %load/vec4 v000001dc044b6e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v000001dc044b6da0_0;
    %assign/vec4 v000001dc044b84c0_0, 0;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001dc042c2ad0;
T_4 ;
    %wait E_000001dc04457920;
    %load/vec4 v000001dc044b9be0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000001dc044bb260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v000001dc044bb300_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %pushi/vec4 927, 927, 10;
    %assign/vec4 v000001dc044b9820_0, 0;
    %jmp T_4.10;
T_4.4 ;
    %load/vec4 v000001dc044bb1c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %pushi/vec4 1023, 1023, 10;
    %assign/vec4 v000001dc044b9820_0, 0;
    %jmp T_4.14;
T_4.11 ;
    %pushi/vec4 668, 0, 10;
    %assign/vec4 v000001dc044b9820_0, 0;
    %jmp T_4.14;
T_4.12 ;
    %pushi/vec4 652, 0, 10;
    %assign/vec4 v000001dc044b9820_0, 0;
    %jmp T_4.14;
T_4.14 ;
    %pop/vec4 1;
    %jmp T_4.10;
T_4.5 ;
    %load/vec4 v000001dc044bb1c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %pushi/vec4 1023, 1023, 10;
    %assign/vec4 v000001dc044b9820_0, 0;
    %jmp T_4.18;
T_4.15 ;
    %pushi/vec4 284, 4, 10;
    %assign/vec4 v000001dc044b9820_0, 0;
    %jmp T_4.18;
T_4.16 ;
    %pushi/vec4 268, 4, 10;
    %assign/vec4 v000001dc044b9820_0, 0;
    %jmp T_4.18;
T_4.18 ;
    %pop/vec4 1;
    %jmp T_4.10;
T_4.6 ;
    %load/vec4 v000001dc044bb1c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %pushi/vec4 1023, 1023, 10;
    %assign/vec4 v000001dc044b9820_0, 0;
    %jmp T_4.21;
T_4.19 ;
    %pushi/vec4 64, 0, 10;
    %assign/vec4 v000001dc044b9820_0, 0;
    %jmp T_4.21;
T_4.21 ;
    %pop/vec4 1;
    %jmp T_4.10;
T_4.7 ;
    %load/vec4 v000001dc044bb1c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.22, 6;
    %pushi/vec4 1023, 1023, 10;
    %assign/vec4 v000001dc044b9820_0, 0;
    %jmp T_4.24;
T_4.22 ;
    %pushi/vec4 32, 0, 10;
    %assign/vec4 v000001dc044b9820_0, 0;
    %jmp T_4.24;
T_4.24 ;
    %pop/vec4 1;
    %jmp T_4.10;
T_4.8 ;
    %load/vec4 v000001dc044bb1c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.25, 6;
    %pushi/vec4 1023, 1023, 10;
    %assign/vec4 v000001dc044b9820_0, 0;
    %jmp T_4.27;
T_4.25 ;
    %pushi/vec4 642, 128, 10;
    %assign/vec4 v000001dc044b9820_0, 0;
    %jmp T_4.27;
T_4.27 ;
    %pop/vec4 1;
    %jmp T_4.10;
T_4.10 ;
    %pop/vec4 1;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000001dc044b9820_0, 0;
T_4.3 ;
T_4.0 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001dc0434f630;
T_5 ;
    %wait E_000001dc04458060;
    %load/vec4 v000001dc044b7700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000001dc044b7160_0;
    %assign/vec4 v000001dc044b78e0_0, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001dc0434f7c0;
T_6 ;
    %wait E_000001dc04458060;
    %load/vec4 v000001dc044b7340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v000001dc044b7fc0_0;
    %assign/vec4 v000001dc044b7980_0, 0;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001dc0434f4a0;
T_7 ;
    %wait E_000001dc04457d60;
    %load/vec4 v000001dc044b7de0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001dc044b7c00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %load/vec4 v000001dc044b8600_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 7;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 7;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %pushi/vec4 7, 7, 3;
    %assign/vec4 v000001dc044b81a0_0, 0;
    %jmp T_7.10;
T_7.6 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001dc044b81a0_0, 0;
    %jmp T_7.10;
T_7.7 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v000001dc044b81a0_0, 0;
    %jmp T_7.10;
T_7.8 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001dc044b81a0_0, 0;
    %jmp T_7.10;
T_7.10 ;
    %pop/vec4 1;
    %jmp T_7.5;
T_7.2 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001dc044b81a0_0, 0;
    %jmp T_7.5;
T_7.3 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v000001dc044b81a0_0, 0;
    %jmp T_7.5;
T_7.5 ;
    %pop/vec4 1;
T_7.0 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001dc0437c4d0;
T_8 ;
    %wait E_000001dc04457ca0;
    %vpi_call/w 11 19 "$display", "At %d:", $time {0 0 0};
    %vpi_call/w 11 20 "$display", "CONTROLLER: funct3=%b, funct7=%b, opcode=%b, RegWrite=%b, MemWrite=%b, LoadD=%b, ByteD=%b, ALUSrcE=%b, ByteW=%b, MemtoRegW=%b, aluop=%b, ALUControl=%b", v000001dc044bd270_0, v000001dc044bbfb0_0, v000001dc044bd130_0, v000001dc044bbdd0_0, v000001dc044bbab0_0, v000001dc044b9f00_0, v000001dc044b9aa0_0, v000001dc044b9960_0, v000001dc044b9d20_0, v000001dc044bd6d0_0, v000001dc044bbbf0_0, v000001dc044bb4e0_0 {0 0 0};
    %vpi_call/w 11 22 "$display", "------------------------------------------------------------------------------------------------------------------" {0 0 0};
    %jmp T_8;
    .thread T_8;
    .scope S_000001dc044c6360;
T_9 ;
    %wait E_000001dc04457a20;
    %load/vec4 v000001dc044d0290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001dc044cfc50_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001dc044d0330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v000001dc044d1050_0;
    %assign/vec4 v000001dc044cfc50_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001dc044c7170;
T_10 ;
    %wait E_000001dc04457c20;
    %load/vec4 v000001dc044cfd90_0;
    %addi 4, 0, 32;
    %assign/vec4 v000001dc044d0a10_0, 0;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001dc044b9170;
T_11 ;
    %wait E_000001dc04458060;
    %load/vec4 v000001dc044bdf20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v000001dc044bd8e0_0;
    %assign/vec4 v000001dc044bf140_0, 0;
    %load/vec4 v000001dc044bf5a0_0;
    %assign/vec4 v000001dc044be880_0, 0;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001dc044c64f0;
T_12 ;
    %wait E_000001dc04457c60;
    %load/vec4 v000001dc044d3f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dc044d4d00, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dc044d4d00, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dc044d4d00, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dc044d4d00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dc044d4d00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dc044d4d00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dc044d4d00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dc044d4d00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dc044d4d00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dc044d4d00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dc044d4d00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dc044d4d00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dc044d4d00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dc044d4d00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dc044d4d00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dc044d4d00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dc044d4d00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dc044d4d00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dc044d4d00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dc044d4d00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dc044d4d00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dc044d4d00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dc044d4d00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dc044d4d00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dc044d4d00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dc044d4d00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dc044d4d00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dc044d4d00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dc044d4d00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dc044d4d00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dc044d4d00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dc044d4d00, 0, 4;
T_12.0 ;
    %load/vec4 v000001dc044d3f40_0;
    %nor/r;
    %load/vec4 v000001dc044d4120_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v000001dc044d3c20_0;
    %load/vec4 v000001dc044d4b20_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dc044d4d00, 0, 4;
    %vpi_call/w 27 42 "$display", "+In regfile at %d output: in rf[%d]=%d", $time, v000001dc044d4b20_0, v000001dc044d3c20_0 {0 0 0};
T_12.2 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001dc044c6680;
T_13 ;
    %wait E_000001dc04457520;
    %load/vec4 v000001dc044d2a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v000001dc044d4800_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001dc044d4800_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001dc044d3680_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v000001dc044d4260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v000001dc044d4800_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001dc044d37c0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001dc044d3680_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v000001dc044d3fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %load/vec4 v000001dc044d4800_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001dc044d34a0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001dc044d3680_0, 0;
    %jmp T_13.5;
T_13.4 ;
    %load/vec4 v000001dc044d2e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %load/vec4 v000001dc044d4800_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001dc044d4800_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001dc044d3680_0, 0;
T_13.6 ;
T_13.5 ;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000001dc044b9490;
T_14 ;
    %wait E_000001dc04458060;
    %load/vec4 v000001dc044bdac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v000001dc044bf3c0_0;
    %assign/vec4 v000001dc044bcb90_0, 0;
    %load/vec4 v000001dc044be100_0;
    %assign/vec4 v000001dc044bcf50_0, 0;
    %load/vec4 v000001dc044bece0_0;
    %assign/vec4 v000001dc044bccd0_0, 0;
    %load/vec4 v000001dc044be100_0;
    %assign/vec4 v000001dc044bcff0_0, 0;
    %load/vec4 v000001dc044bcaf0_0;
    %assign/vec4 v000001dc044bca50_0, 0;
    %load/vec4 v000001dc044bf500_0;
    %assign/vec4 v000001dc044bea60_0, 0;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_000001dc044b9300;
T_15 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dc044bd4f0_0, 0;
    %end;
    .thread T_15;
    .scope S_000001dc044b9300;
T_16 ;
    %wait E_000001dc04457720;
    %load/vec4 v000001dc044bd310_0;
    %dup/vec4;
    %pushi/vec4 0, 4, 3;
    %cmp/z;
    %jmp/1 T_16.0, 4;
    %dup/vec4;
    %pushi/vec4 1, 4, 3;
    %cmp/z;
    %jmp/1 T_16.1, 4;
    %dup/vec4;
    %pushi/vec4 2, 4, 3;
    %cmp/z;
    %jmp/1 T_16.2, 4;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/z;
    %jmp/1 T_16.3, 4;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/z;
    %jmp/1 T_16.4, 4;
    %jmp T_16.5;
T_16.0 ;
    %load/vec4 v000001dc044bbb50_0;
    %load/vec4 v000001dc044bd1d0_0;
    %and;
    %assign/vec4 v000001dc044bd090_0, 0;
    %jmp T_16.5;
T_16.1 ;
    %load/vec4 v000001dc044bbb50_0;
    %load/vec4 v000001dc044bd1d0_0;
    %or;
    %assign/vec4 v000001dc044bd090_0, 0;
    %jmp T_16.5;
T_16.2 ;
    %load/vec4 v000001dc044bd450_0;
    %assign/vec4 v000001dc044bd090_0, 0;
    %jmp T_16.5;
T_16.3 ;
    %load/vec4 v000001dc044bbb50_0;
    %load/vec4 v000001dc044bc230_0;
    %mul;
    %assign/vec4 v000001dc044bd090_0, 0;
    %jmp T_16.5;
T_16.4 ;
    %load/vec4 v000001dc044bd450_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %assign/vec4 v000001dc044bd090_0, 0;
    %jmp T_16.5;
T_16.5 ;
    %pop/vec4 1;
    %load/vec4 v000001dc044bd090_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_16.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dc044bd4f0_0, 0;
    %jmp T_16.7;
T_16.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dc044bd4f0_0, 0;
T_16.7 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_000001dc044b8e50;
T_17 ;
    %wait E_000001dc04457560;
    %load/vec4 v000001dc044bd590_0;
    %load/vec4 v000001dc044bbe70_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %assign/vec4 v000001dc044bcc30_0, 0;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_000001dc044b8810;
T_18 ;
    %wait E_000001dc04458060;
    %load/vec4 v000001dc044bc550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v000001dc044bc190_0;
    %assign/vec4 v000001dc044bc4b0_0, 0;
    %load/vec4 v000001dc044bc9b0_0;
    %assign/vec4 v000001dc044bceb0_0, 0;
    %load/vec4 v000001dc044bbf10_0;
    %assign/vec4 v000001dc044bba10_0, 0;
    %load/vec4 v000001dc044bbd30_0;
    %assign/vec4 v000001dc044bc690_0, 0;
    %load/vec4 v000001dc044bc910_0;
    %assign/vec4 v000001dc044bc7d0_0, 0;
    %load/vec4 v000001dc044bc0f0_0;
    %assign/vec4 v000001dc044bc730_0, 0;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_000001dc044c5870;
T_19 ;
    %wait E_000001dc04458060;
    %load/vec4 v000001dc044d10f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v000001dc044d1230_0;
    %assign/vec4 v000001dc044d0e70_0, 0;
    %load/vec4 v000001dc044d1370_0;
    %assign/vec4 v000001dc044d0790_0, 0;
    %load/vec4 v000001dc044d1730_0;
    %assign/vec4 v000001dc044d0d30_0, 0;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_000001dc044c5a00;
T_20 ;
    %wait E_000001dc044579a0;
    %vpi_call/w 23 20 "$display", "In mux4 at %d: d0=%d d1=%d d2=%d d3=%d y=%d, s=%b", $time, v000001dc044d0970_0, v000001dc044cfa70_0, v000001dc044d0f10_0, v000001dc044d1190_0, v000001dc044cfe30_0, v000001dc044d0fb0_0 {0 0 0};
    %jmp T_20;
    .thread T_20, $push;
    .scope S_000001dc044b89a0;
T_21 ;
    %wait E_000001dc04457ca0;
    %delay 1, 0;
    %vpi_call/w 15 88 "$display", "At %d", $time {0 0 0};
    %vpi_call/w 15 89 "$display", "INSTREG: instr=%h", v000001dc044d39a0_0 {0 0 0};
    %vpi_call/w 15 90 "$display", "AREG: SrcAE=%d, rd2E=%d, WriteRegE=%d, WriteDataE=%d, SignImmE=%d", v000001dc044d28c0_0, v000001dc044d5200_0, v000001dc044d35e0_0, v000001dc044d3040_0, v000001dc044d4e40_0 {0 0 0};
    %vpi_call/w 15 91 "$display", "ALU: SrcAE=%d, SrcBE=%d, AluControl=%b, aluresult=%d", v000001dc044d28c0_0, v000001dc044d2d20_0, v000001dc044d3180_0, v000001dc044d3220_0 {0 0 0};
    %vpi_call/w 15 92 "$display", "ALUREG: ALUOutM=%d, WriteDataM=%d, WriteRegM=%d", v000001dc044d3b80_0, v000001dc044d44e0_0, v000001dc044d2dc0_0 {0 0 0};
    %vpi_call/w 15 93 "$display", "RDREG: ReadDataW=%d, WriteRegW=%d, ALUOutW=%d", v000001dc044d2be0_0, v000001dc044d30e0_0, v000001dc044d2b40_0 {0 0 0};
    %vpi_call/w 15 94 "$display", "======================================================================================================" {0 0 0};
    %jmp T_21;
    .thread T_21;
    .scope S_000001dc0437c340;
T_22 ;
    %wait E_000001dc04457ca0;
    %load/vec4 v000001dc044d5fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %vpi_call/w 10 24 "$display", "In top at %d: MemWrite=%b, ALUOut=%d, WriteData=%d", $time, v000001dc044d5fc0_0, v000001dc044d5f20_0, v000001dc044d5c00_0 {0 0 0};
T_22.0 ;
    %jmp T_22;
    .thread T_22;
    .scope S_000001dc0437f410;
T_23 ;
    %pushi/vec4 7, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001dc04428df0, 4, 0;
    %end;
    .thread T_23;
    .scope S_000001dc0437f410;
T_24 ;
    %wait E_000001dc04457ba0;
    %load/vec4 v000001dc044283f0_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000001dc04428490_0, 0, 32;
    %load/vec4 v000001dc04428490_0;
    %addi 1, 0, 32;
    %store/vec4 v000001dc04428210_0, 0, 32;
    %load/vec4 v000001dc04428490_0;
    %addi 2, 0, 32;
    %store/vec4 v000001dc04428b70_0, 0, 32;
    %load/vec4 v000001dc04428490_0;
    %addi 3, 0, 32;
    %store/vec4 v000001dc04429a70_0, 0, 32;
    %ix/getv 4, v000001dc04429a70_0;
    %load/vec4a v000001dc04428df0, 4;
    %ix/getv 4, v000001dc04428b70_0;
    %load/vec4a v000001dc04428df0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v000001dc04428210_0;
    %load/vec4a v000001dc04428df0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v000001dc04428490_0;
    %load/vec4a v000001dc04428df0, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001dc044297f0_0, 0, 128;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_000001dc0437f410;
T_25 ;
    %wait E_000001dc04458060;
    %load/vec4 v000001dc04427db0_0;
    %load/vec4 v000001dc044283f0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v000001dc04428c10_0;
    %load/vec4 v000001dc044283f0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dc04428df0, 0, 4;
T_25.0 ;
    %jmp T_25;
    .thread T_25;
    .scope S_000001dc0437f410;
T_26 ;
    %wait E_000001dc04457ca0;
    %load/vec4 v000001dc04427db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %vpi_call/w 6 25 "$display", "-in memory at %d: in %d, it is writen: %d", $time, v000001dc044283f0_0, v000001dc04428c10_0 {0 0 0};
T_26.0 ;
    %jmp T_26;
    .thread T_26;
    .scope S_000001dc0437f280;
T_27 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001dc04427f90, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001dc04427f90, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001dc04427f90, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001dc04427f90, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dc044282b0_0, 0;
    %end;
    .thread T_27;
    .scope S_000001dc0437f280;
T_28 ;
    %wait E_000001dc04457b60;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dc04427f90, 4;
    %parti/s 1, 154, 9;
    %assign/vec4 v000001dc04427d10_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dc04427f90, 4;
    %parti/s 26, 128, 9;
    %assign/vec4 v000001dc04429390_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dc04427f90, 4;
    %parti/s 128, 0, 2;
    %assign/vec4 v000001dc04428990_0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dc04427f90, 4;
    %parti/s 1, 154, 9;
    %assign/vec4 v000001dc04427e50_0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dc04427f90, 4;
    %parti/s 26, 128, 9;
    %assign/vec4 v000001dc04429b10_0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dc04427f90, 4;
    %parti/s 128, 0, 2;
    %assign/vec4 v000001dc04428170_0, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dc04427f90, 4;
    %parti/s 1, 154, 9;
    %assign/vec4 v000001dc04428530_0, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dc04427f90, 4;
    %parti/s 26, 128, 9;
    %assign/vec4 v000001dc04429110_0, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dc04427f90, 4;
    %parti/s 128, 0, 2;
    %assign/vec4 v000001dc04428a30_0, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dc04427f90, 4;
    %parti/s 1, 154, 9;
    %assign/vec4 v000001dc04428350_0, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dc04427f90, 4;
    %parti/s 26, 128, 9;
    %assign/vec4 v000001dc04429bb0_0, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dc04427f90, 4;
    %parti/s 128, 0, 2;
    %assign/vec4 v000001dc044287b0_0, 0;
    %load/vec4 v000001dc04428fd0_0;
    %parti/s 2, 4, 4;
    %assign/vec4 v000001dc04429070_0, 0;
    %load/vec4 v000001dc044292f0_0;
    %load/vec4 v000001dc04428cb0_0;
    %load/vec4 v000001dc04429890_0;
    %inv;
    %and;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %load/vec4 v000001dc04429070_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_28.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_28.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_28.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_28.5, 6;
    %jmp T_28.6;
T_28.2 ;
    %load/vec4 v000001dc04428fd0_0;
    %parti/s 26, 6, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dc04427f90, 4;
    %parti/s 26, 128, 9;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dc04427f90, 4;
    %parti/s 1, 154, 9;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.7, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dc044282b0_0, 0;
    %jmp T_28.8;
T_28.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dc044282b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001dc04427f90, 4, 5;
    %load/vec4 v000001dc04428fd0_0;
    %parti/s 26, 6, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 128, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001dc04427f90, 4, 5;
    %pushi/vec4 10, 0, 32;
T_28.9 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_28.10, 5;
    %jmp/1 T_28.10, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001dc04458060;
    %jmp T_28.9;
T_28.10 ;
    %pop/vec4 1;
    %load/vec4 v000001dc044288f0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dc04427f90, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dc044282b0_0, 0;
T_28.8 ;
    %load/vec4 v000001dc04428fd0_0;
    %parti/s 2, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_28.11, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_28.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_28.13, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_28.14, 6;
    %jmp T_28.15;
T_28.11 ;
    %load/vec4 v000001dc044292f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.16, 8;
    %load/vec4 v000001dc04427ef0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dc04427f90, 0, 4;
    %jmp T_28.17;
T_28.16 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dc04427f90, 4;
    %parti/s 32, 0, 2;
    %assign/vec4 v000001dc04429250_0, 0;
T_28.17 ;
    %jmp T_28.15;
T_28.12 ;
    %load/vec4 v000001dc044292f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.18, 8;
    %load/vec4 v000001dc04427ef0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 32, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001dc04427f90, 4, 5;
    %jmp T_28.19;
T_28.18 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dc04427f90, 4;
    %parti/s 32, 32, 7;
    %assign/vec4 v000001dc04429250_0, 0;
T_28.19 ;
    %jmp T_28.15;
T_28.13 ;
    %load/vec4 v000001dc044292f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.20, 8;
    %load/vec4 v000001dc04427ef0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 64, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001dc04427f90, 4, 5;
    %jmp T_28.21;
T_28.20 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dc04427f90, 4;
    %parti/s 32, 64, 8;
    %assign/vec4 v000001dc04429250_0, 0;
T_28.21 ;
    %jmp T_28.15;
T_28.14 ;
    %load/vec4 v000001dc044292f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.22, 8;
    %load/vec4 v000001dc04427ef0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 96, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001dc04427f90, 4, 5;
    %jmp T_28.23;
T_28.22 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dc04427f90, 4;
    %parti/s 32, 96, 8;
    %assign/vec4 v000001dc04429250_0, 0;
T_28.23 ;
    %jmp T_28.15;
T_28.15 ;
    %pop/vec4 1;
    %jmp T_28.6;
T_28.3 ;
    %load/vec4 v000001dc04428fd0_0;
    %parti/s 26, 6, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dc04427f90, 4;
    %parti/s 26, 128, 9;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dc04427f90, 4;
    %parti/s 1, 154, 9;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.24, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dc044282b0_0, 0;
    %jmp T_28.25;
T_28.24 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dc044282b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001dc04427f90, 4, 5;
    %load/vec4 v000001dc04428fd0_0;
    %parti/s 26, 6, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 128, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001dc04427f90, 4, 5;
    %pushi/vec4 10, 0, 32;
T_28.26 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_28.27, 5;
    %jmp/1 T_28.27, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001dc04458060;
    %jmp T_28.26;
T_28.27 ;
    %pop/vec4 1;
    %load/vec4 v000001dc044288f0_0;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dc04427f90, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dc044282b0_0, 0;
T_28.25 ;
    %load/vec4 v000001dc04428fd0_0;
    %parti/s 2, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_28.28, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_28.29, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_28.30, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_28.31, 6;
    %jmp T_28.32;
T_28.28 ;
    %load/vec4 v000001dc044292f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.33, 8;
    %load/vec4 v000001dc04427ef0_0;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dc04427f90, 0, 4;
    %jmp T_28.34;
T_28.33 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dc04427f90, 4;
    %parti/s 32, 0, 2;
    %assign/vec4 v000001dc04429250_0, 0;
T_28.34 ;
    %jmp T_28.32;
T_28.29 ;
    %load/vec4 v000001dc044292f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.35, 8;
    %load/vec4 v000001dc04427ef0_0;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 32, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001dc04427f90, 4, 5;
    %jmp T_28.36;
T_28.35 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dc04427f90, 4;
    %parti/s 32, 32, 7;
    %assign/vec4 v000001dc04429250_0, 0;
T_28.36 ;
    %jmp T_28.32;
T_28.30 ;
    %load/vec4 v000001dc044292f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.37, 8;
    %load/vec4 v000001dc04427ef0_0;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 64, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001dc04427f90, 4, 5;
    %jmp T_28.38;
T_28.37 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dc04427f90, 4;
    %parti/s 32, 64, 8;
    %assign/vec4 v000001dc04429250_0, 0;
T_28.38 ;
    %jmp T_28.32;
T_28.31 ;
    %load/vec4 v000001dc044292f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.39, 8;
    %load/vec4 v000001dc04427ef0_0;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 96, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001dc04427f90, 4, 5;
    %jmp T_28.40;
T_28.39 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dc04427f90, 4;
    %parti/s 32, 96, 8;
    %assign/vec4 v000001dc04429250_0, 0;
T_28.40 ;
    %jmp T_28.32;
T_28.32 ;
    %pop/vec4 1;
    %jmp T_28.6;
T_28.4 ;
    %load/vec4 v000001dc04428fd0_0;
    %parti/s 26, 6, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dc04427f90, 4;
    %parti/s 26, 128, 9;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dc04427f90, 4;
    %parti/s 1, 154, 9;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.41, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dc044282b0_0, 0;
    %jmp T_28.42;
T_28.41 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dc044282b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001dc04427f90, 4, 5;
    %load/vec4 v000001dc04428fd0_0;
    %parti/s 26, 6, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 128, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001dc04427f90, 4, 5;
    %pushi/vec4 10, 0, 32;
T_28.43 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_28.44, 5;
    %jmp/1 T_28.44, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001dc04458060;
    %jmp T_28.43;
T_28.44 ;
    %pop/vec4 1;
    %load/vec4 v000001dc044288f0_0;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dc04427f90, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dc044282b0_0, 0;
T_28.42 ;
    %load/vec4 v000001dc04428fd0_0;
    %parti/s 2, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_28.45, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_28.46, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_28.47, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_28.48, 6;
    %jmp T_28.49;
T_28.45 ;
    %load/vec4 v000001dc044292f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.50, 8;
    %load/vec4 v000001dc04427ef0_0;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dc04427f90, 0, 4;
    %jmp T_28.51;
T_28.50 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dc04427f90, 4;
    %parti/s 32, 0, 2;
    %assign/vec4 v000001dc04429250_0, 0;
T_28.51 ;
    %jmp T_28.49;
T_28.46 ;
    %load/vec4 v000001dc044292f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.52, 8;
    %load/vec4 v000001dc04427ef0_0;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 32, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001dc04427f90, 4, 5;
    %jmp T_28.53;
T_28.52 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dc04427f90, 4;
    %parti/s 32, 32, 7;
    %assign/vec4 v000001dc04429250_0, 0;
T_28.53 ;
    %jmp T_28.49;
T_28.47 ;
    %load/vec4 v000001dc044292f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.54, 8;
    %load/vec4 v000001dc04427ef0_0;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 64, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001dc04427f90, 4, 5;
    %jmp T_28.55;
T_28.54 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dc04427f90, 4;
    %parti/s 32, 64, 8;
    %assign/vec4 v000001dc04429250_0, 0;
T_28.55 ;
    %jmp T_28.49;
T_28.48 ;
    %load/vec4 v000001dc044292f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.56, 8;
    %load/vec4 v000001dc04427ef0_0;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 96, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001dc04427f90, 4, 5;
    %jmp T_28.57;
T_28.56 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dc04427f90, 4;
    %parti/s 32, 96, 8;
    %assign/vec4 v000001dc04429250_0, 0;
T_28.57 ;
    %jmp T_28.49;
T_28.49 ;
    %pop/vec4 1;
    %jmp T_28.6;
T_28.5 ;
    %load/vec4 v000001dc04428fd0_0;
    %parti/s 26, 6, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dc04427f90, 4;
    %parti/s 26, 128, 9;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dc04427f90, 4;
    %parti/s 1, 154, 9;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.58, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dc044282b0_0, 0;
    %jmp T_28.59;
T_28.58 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dc044282b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001dc04427f90, 4, 5;
    %load/vec4 v000001dc04428fd0_0;
    %parti/s 26, 6, 4;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 128, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001dc04427f90, 4, 5;
    %pushi/vec4 10, 0, 32;
T_28.60 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_28.61, 5;
    %jmp/1 T_28.61, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001dc04458060;
    %jmp T_28.60;
T_28.61 ;
    %pop/vec4 1;
    %load/vec4 v000001dc044288f0_0;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dc04427f90, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dc044282b0_0, 0;
T_28.59 ;
    %load/vec4 v000001dc04428fd0_0;
    %parti/s 2, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_28.62, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_28.63, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_28.64, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_28.65, 6;
    %jmp T_28.66;
T_28.62 ;
    %load/vec4 v000001dc044292f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.67, 8;
    %load/vec4 v000001dc04427ef0_0;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dc04427f90, 0, 4;
    %jmp T_28.68;
T_28.67 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dc04427f90, 4;
    %parti/s 32, 0, 2;
    %assign/vec4 v000001dc04429250_0, 0;
T_28.68 ;
    %jmp T_28.66;
T_28.63 ;
    %load/vec4 v000001dc044292f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.69, 8;
    %load/vec4 v000001dc04427ef0_0;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 32, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001dc04427f90, 4, 5;
    %jmp T_28.70;
T_28.69 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dc04427f90, 4;
    %parti/s 32, 32, 7;
    %assign/vec4 v000001dc04429250_0, 0;
T_28.70 ;
    %jmp T_28.66;
T_28.64 ;
    %load/vec4 v000001dc044292f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.71, 8;
    %load/vec4 v000001dc04427ef0_0;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 64, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001dc04427f90, 4, 5;
    %jmp T_28.72;
T_28.71 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dc04427f90, 4;
    %parti/s 32, 64, 8;
    %assign/vec4 v000001dc04429250_0, 0;
T_28.72 ;
    %jmp T_28.66;
T_28.65 ;
    %load/vec4 v000001dc044292f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.73, 8;
    %load/vec4 v000001dc04427ef0_0;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 96, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001dc04427f90, 4, 5;
    %jmp T_28.74;
T_28.73 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dc04427f90, 4;
    %parti/s 32, 96, 8;
    %assign/vec4 v000001dc04429250_0, 0;
T_28.74 ;
    %jmp T_28.66;
T_28.66 ;
    %pop/vec4 1;
    %jmp T_28.6;
T_28.6 ;
    %pop/vec4 1;
T_28.0 ;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_000001dc044c7620;
T_29 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001dc044d8bd0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001dc044d70f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dc044d68d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dc044d8a90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dc044d7ff0_0, 0;
    %end;
    .thread T_29;
    .scope S_000001dc044c7620;
T_30 ;
    %wait E_000001dc04457ee0;
    %load/vec4 v000001dc044d7af0_0;
    %load/vec4 v000001dc044d86d0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_30.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_30.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_30.2, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dc044d7ff0_0, 0;
    %jmp T_30.4;
T_30.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dc044d7ff0_0, 0;
    %load/vec4 v000001dc044d68d0_0;
    %inv;
    %load/vec4 v000001dc044d70f0_0;
    %load/vec4 v000001dc044d8bd0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.5, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dc044d8a90_0, 0;
    %load/vec4 v000001dc044d8bd0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v000001dc044d7550, 4;
    %parti/s 64, 0, 2;
    %split/vec4 32;
    %assign/vec4 v000001dc044d89f0_0, 0;
    %assign/vec4 v000001dc044d79b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001dc044d8bd0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 64, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001dc044d7550, 4, 5;
    %load/vec4 v000001dc044d8bd0_0;
    %addi 1, 0, 2;
    %assign/vec4 v000001dc044d8bd0_0, 0;
T_30.5 ;
    %jmp T_30.4;
T_30.1 ;
    %load/vec4 v000001dc044d68d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.7, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dc044d8a90_0, 0;
    %load/vec4 v000001dc044d8bd0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v000001dc044d7550, 4;
    %parti/s 64, 0, 2;
    %split/vec4 32;
    %store/vec4 v000001dc044d89f0_0, 0, 32;
    %store/vec4 v000001dc044d79b0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001dc044d8bd0_0;
    %pad/u 4;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 64, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001dc044d7550, 4, 5;
    %load/vec4 v000001dc044d8bd0_0;
    %addi 1, 0, 2;
    %store/vec4 v000001dc044d8bd0_0, 0, 2;
    %load/vec4 v000001dc044d8bd0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v000001dc044d7550, 4;
    %parti/s 64, 0, 2;
    %split/vec4 32;
    %store/vec4 v000001dc044d89f0_0, 0, 32;
    %store/vec4 v000001dc044d79b0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001dc044d8bd0_0;
    %pad/u 4;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 64, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001dc044d7550, 4, 5;
    %load/vec4 v000001dc044d8bd0_0;
    %addi 1, 0, 2;
    %store/vec4 v000001dc044d8bd0_0, 0, 2;
    %load/vec4 v000001dc044d8bd0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v000001dc044d7550, 4;
    %parti/s 64, 0, 2;
    %split/vec4 32;
    %store/vec4 v000001dc044d89f0_0, 0, 32;
    %store/vec4 v000001dc044d79b0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001dc044d8bd0_0;
    %pad/u 4;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 64, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001dc044d7550, 4, 5;
    %load/vec4 v000001dc044d8bd0_0;
    %addi 1, 0, 2;
    %store/vec4 v000001dc044d8bd0_0, 0, 2;
    %load/vec4 v000001dc044d8bd0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v000001dc044d7550, 4;
    %parti/s 64, 0, 2;
    %split/vec4 32;
    %store/vec4 v000001dc044d89f0_0, 0, 32;
    %store/vec4 v000001dc044d79b0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001dc044d8bd0_0;
    %pad/u 4;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 64, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001dc044d7550, 4, 5;
    %load/vec4 v000001dc044d8bd0_0;
    %addi 1, 0, 2;
    %store/vec4 v000001dc044d8bd0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dc044d68d0_0, 0;
    %jmp T_30.8;
T_30.7 ;
    %load/vec4 v000001dc044d8bd0_0;
    %pad/u 32;
    %load/vec4 v000001dc044d70f0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_30.9, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dc044d8a90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dc044d68d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v000001dc044d7730_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001dc044d6c90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001dc044d70f0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dc044d7550, 0, 4;
    %load/vec4 v000001dc044d70f0_0;
    %addi 1, 0, 2;
    %assign/vec4 v000001dc044d70f0_0, 0;
    %jmp T_30.10;
T_30.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dc044d8a90_0, 0;
    %load/vec4 v000001dc044d70f0_0;
    %addi 1, 0, 2;
    %assign/vec4 v000001dc044d70f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v000001dc044d7730_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001dc044d6c90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001dc044d70f0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dc044d7550, 0, 4;
T_30.10 ;
T_30.8 ;
    %jmp T_30.4;
T_30.2 ;
    %load/vec4 v000001dc044d70f0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v000001dc044d7550, 4;
    %parti/s 1, 64, 8;
    %load/vec4 v000001dc044d70f0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v000001dc044d7550, 4;
    %parti/s 32, 32, 7;
    %load/vec4 v000001dc044d7730_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.11, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dc044d8a90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dc044d7ff0_0, 0;
    %load/vec4 v000001dc044d70f0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v000001dc044d7550, 4;
    %parti/s 64, 0, 2;
    %split/vec4 32;
    %assign/vec4 v000001dc044d89f0_0, 0;
    %assign/vec4 v000001dc044d79b0_0, 0;
    %jmp T_30.12;
T_30.11 ;
    %load/vec4 v000001dc044d70f0_0;
    %pad/u 33;
    %subi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v000001dc044d7550, 4;
    %parti/s 1, 64, 8;
    %load/vec4 v000001dc044d70f0_0;
    %pad/u 33;
    %subi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v000001dc044d7550, 4;
    %parti/s 32, 32, 7;
    %load/vec4 v000001dc044d7730_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.13, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dc044d8a90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dc044d7ff0_0, 0;
    %load/vec4 v000001dc044d70f0_0;
    %pad/u 33;
    %subi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v000001dc044d7550, 4;
    %parti/s 64, 0, 2;
    %split/vec4 32;
    %assign/vec4 v000001dc044d89f0_0, 0;
    %assign/vec4 v000001dc044d79b0_0, 0;
    %jmp T_30.14;
T_30.13 ;
    %load/vec4 v000001dc044d70f0_0;
    %pad/u 33;
    %subi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v000001dc044d7550, 4;
    %parti/s 1, 64, 8;
    %load/vec4 v000001dc044d70f0_0;
    %pad/u 33;
    %subi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v000001dc044d7550, 4;
    %parti/s 32, 32, 7;
    %load/vec4 v000001dc044d7730_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.15, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dc044d8a90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dc044d7ff0_0, 0;
    %load/vec4 v000001dc044d70f0_0;
    %pad/u 33;
    %subi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v000001dc044d7550, 4;
    %parti/s 64, 0, 2;
    %split/vec4 32;
    %assign/vec4 v000001dc044d89f0_0, 0;
    %assign/vec4 v000001dc044d79b0_0, 0;
    %jmp T_30.16;
T_30.15 ;
    %load/vec4 v000001dc044d70f0_0;
    %pad/u 33;
    %subi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v000001dc044d7550, 4;
    %parti/s 1, 64, 8;
    %load/vec4 v000001dc044d70f0_0;
    %pad/u 33;
    %subi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v000001dc044d7550, 4;
    %parti/s 32, 32, 7;
    %load/vec4 v000001dc044d7730_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.17, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dc044d8a90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dc044d7ff0_0, 0;
    %load/vec4 v000001dc044d70f0_0;
    %pad/u 33;
    %subi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v000001dc044d7550, 4;
    %parti/s 64, 0, 2;
    %split/vec4 32;
    %assign/vec4 v000001dc044d89f0_0, 0;
    %assign/vec4 v000001dc044d79b0_0, 0;
    %jmp T_30.18;
T_30.17 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dc044d7ff0_0, 0;
T_30.18 ;
T_30.16 ;
T_30.14 ;
T_30.12 ;
    %jmp T_30.4;
T_30.4 ;
    %pop/vec4 1;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_000001dc04338940;
T_31 ;
    %vpi_call/w 8 9 "$readmemh", "memfile.dat", v000001dc044285d0 {0 0 0};
    %end;
    .thread T_31;
    .scope S_000001dc04338940;
T_32 ;
    %wait E_000001dc04457a60;
    %load/vec4 v000001dc04428850_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000001dc04428670_0, 0, 32;
    %load/vec4 v000001dc04428670_0;
    %addi 1, 0, 32;
    %store/vec4 v000001dc04428710_0, 0, 32;
    %load/vec4 v000001dc04428670_0;
    %addi 2, 0, 32;
    %store/vec4 v000001dc04428ad0_0, 0, 32;
    %load/vec4 v000001dc04428670_0;
    %addi 3, 0, 32;
    %store/vec4 v000001dc043f2240_0, 0, 32;
    %ix/getv 4, v000001dc043f2240_0;
    %load/vec4a v000001dc044285d0, 4;
    %ix/getv 4, v000001dc04428ad0_0;
    %load/vec4a v000001dc044285d0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v000001dc04428710_0;
    %load/vec4a v000001dc044285d0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v000001dc04428670_0;
    %load/vec4a v000001dc044285d0, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001dc043f22e0_0, 0;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_000001dc043387b0;
T_33 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001dc04403860, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001dc04403860, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001dc04403860, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001dc04403860, 4, 5;
    %end;
    .thread T_33;
    .scope S_000001dc043387b0;
T_34 ;
    %wait E_000001dc04457860;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dc04403860, 4;
    %parti/s 1, 154, 9;
    %assign/vec4 v000001dc044b7e80_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dc04403860, 4;
    %parti/s 26, 128, 9;
    %assign/vec4 v000001dc044b7200_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dc04403860, 4;
    %parti/s 128, 0, 2;
    %assign/vec4 v000001dc043f2ce0_0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dc04403860, 4;
    %parti/s 1, 154, 9;
    %assign/vec4 v000001dc044b73e0_0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dc04403860, 4;
    %parti/s 26, 128, 9;
    %assign/vec4 v000001dc044b7480_0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dc04403860, 4;
    %parti/s 128, 0, 2;
    %assign/vec4 v000001dc043f2920_0, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dc04403860, 4;
    %parti/s 1, 154, 9;
    %assign/vec4 v000001dc044b6ee0_0, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dc04403860, 4;
    %parti/s 26, 128, 9;
    %assign/vec4 v000001dc044b69e0_0, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dc04403860, 4;
    %parti/s 128, 0, 2;
    %assign/vec4 v000001dc04402be0_0, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dc04403860, 4;
    %parti/s 1, 154, 9;
    %assign/vec4 v000001dc044b7520_0, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dc04403860, 4;
    %parti/s 26, 128, 9;
    %assign/vec4 v000001dc044b68a0_0, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dc04403860, 4;
    %parti/s 128, 0, 2;
    %assign/vec4 v000001dc044034a0_0, 0;
    %load/vec4 v000001dc043f24c0_0;
    %parti/s 2, 4, 4;
    %assign/vec4 v000001dc043ad7e0_0, 0;
    %load/vec4 v000001dc043f24c0_0;
    %parti/s 2, 4, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_34.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_34.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_34.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_34.3, 6;
    %jmp T_34.4;
T_34.0 ;
    %load/vec4 v000001dc043f24c0_0;
    %parti/s 26, 6, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dc04403860, 4;
    %parti/s 26, 128, 9;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dc04403860, 4;
    %parti/s 1, 154, 9;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.5, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dc04403720_0, 0;
    %load/vec4 v000001dc043f24c0_0;
    %parti/s 2, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_34.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_34.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_34.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_34.10, 6;
    %jmp T_34.11;
T_34.7 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dc04403860, 4;
    %parti/s 32, 0, 2;
    %assign/vec4 v000001dc043ae0a0_0, 0;
    %jmp T_34.11;
T_34.8 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dc04403860, 4;
    %parti/s 32, 32, 7;
    %assign/vec4 v000001dc043ae0a0_0, 0;
    %jmp T_34.11;
T_34.9 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dc04403860, 4;
    %parti/s 32, 64, 8;
    %assign/vec4 v000001dc043ae0a0_0, 0;
    %jmp T_34.11;
T_34.10 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dc04403860, 4;
    %parti/s 32, 96, 8;
    %assign/vec4 v000001dc043ae0a0_0, 0;
    %jmp T_34.11;
T_34.11 ;
    %pop/vec4 1;
    %jmp T_34.6;
T_34.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dc04403720_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001dc04403860, 4, 5;
    %load/vec4 v000001dc043f24c0_0;
    %parti/s 26, 6, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 128, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001dc04403860, 4, 5;
    %pushi/vec4 10, 0, 32;
T_34.12 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_34.13, 5;
    %jmp/1 T_34.13, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001dc04458060;
    %jmp T_34.12;
T_34.13 ;
    %pop/vec4 1;
    %load/vec4 v000001dc04404120_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dc04403860, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dc04403720_0, 0;
T_34.6 ;
    %jmp T_34.4;
T_34.1 ;
    %load/vec4 v000001dc043f24c0_0;
    %parti/s 26, 6, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dc04403860, 4;
    %parti/s 26, 128, 9;
    %cmp/e;
    %flag_get/vec4 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dc04403860, 4;
    %parti/s 1, 154, 9;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.14, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dc04403720_0, 0;
    %load/vec4 v000001dc043f24c0_0;
    %parti/s 2, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_34.16, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_34.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_34.18, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_34.19, 6;
    %jmp T_34.20;
T_34.16 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dc04403860, 4;
    %parti/s 32, 0, 2;
    %assign/vec4 v000001dc043ae0a0_0, 0;
    %jmp T_34.20;
T_34.17 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dc04403860, 4;
    %parti/s 32, 32, 7;
    %assign/vec4 v000001dc043ae0a0_0, 0;
    %jmp T_34.20;
T_34.18 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dc04403860, 4;
    %parti/s 32, 64, 8;
    %assign/vec4 v000001dc043ae0a0_0, 0;
    %jmp T_34.20;
T_34.19 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dc04403860, 4;
    %parti/s 32, 96, 8;
    %assign/vec4 v000001dc043ae0a0_0, 0;
    %jmp T_34.20;
T_34.20 ;
    %pop/vec4 1;
    %jmp T_34.15;
T_34.14 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dc04403720_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001dc04403860, 4, 5;
    %load/vec4 v000001dc043f24c0_0;
    %parti/s 26, 6, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 128, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001dc04403860, 4, 5;
    %pushi/vec4 10, 0, 32;
T_34.21 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_34.22, 5;
    %jmp/1 T_34.22, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001dc04458060;
    %jmp T_34.21;
T_34.22 ;
    %pop/vec4 1;
    %load/vec4 v000001dc04404120_0;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dc04403860, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dc04403720_0, 0;
T_34.15 ;
    %jmp T_34.4;
T_34.2 ;
    %load/vec4 v000001dc043f24c0_0;
    %parti/s 26, 6, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dc04403860, 4;
    %parti/s 26, 128, 9;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dc04403860, 4;
    %parti/s 1, 154, 9;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.23, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dc04403720_0, 0;
    %load/vec4 v000001dc043f24c0_0;
    %parti/s 2, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_34.25, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_34.26, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_34.27, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_34.28, 6;
    %jmp T_34.29;
T_34.25 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dc04403860, 4;
    %parti/s 32, 0, 2;
    %assign/vec4 v000001dc043ae0a0_0, 0;
    %jmp T_34.29;
T_34.26 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dc04403860, 4;
    %parti/s 32, 32, 7;
    %assign/vec4 v000001dc043ae0a0_0, 0;
    %jmp T_34.29;
T_34.27 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dc04403860, 4;
    %parti/s 32, 64, 8;
    %assign/vec4 v000001dc043ae0a0_0, 0;
    %jmp T_34.29;
T_34.28 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dc04403860, 4;
    %parti/s 32, 96, 8;
    %assign/vec4 v000001dc043ae0a0_0, 0;
    %jmp T_34.29;
T_34.29 ;
    %pop/vec4 1;
    %jmp T_34.24;
T_34.23 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dc04403720_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001dc04403860, 4, 5;
    %load/vec4 v000001dc043f24c0_0;
    %parti/s 26, 6, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 128, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001dc04403860, 4, 5;
    %pushi/vec4 10, 0, 32;
T_34.30 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_34.31, 5;
    %jmp/1 T_34.31, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001dc04458060;
    %jmp T_34.30;
T_34.31 ;
    %pop/vec4 1;
    %load/vec4 v000001dc04404120_0;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dc04403860, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dc04403720_0, 0;
T_34.24 ;
    %jmp T_34.4;
T_34.3 ;
    %load/vec4 v000001dc043f24c0_0;
    %parti/s 26, 6, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dc04403860, 4;
    %parti/s 26, 128, 9;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dc04403860, 4;
    %parti/s 1, 154, 9;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.32, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dc04403720_0, 0;
    %load/vec4 v000001dc043f24c0_0;
    %parti/s 2, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_34.34, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_34.35, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_34.36, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_34.37, 6;
    %jmp T_34.38;
T_34.34 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dc04403860, 4;
    %parti/s 32, 0, 2;
    %assign/vec4 v000001dc043ae0a0_0, 0;
    %jmp T_34.38;
T_34.35 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dc04403860, 4;
    %parti/s 32, 32, 7;
    %assign/vec4 v000001dc043ae0a0_0, 0;
    %jmp T_34.38;
T_34.36 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dc04403860, 4;
    %parti/s 32, 64, 8;
    %assign/vec4 v000001dc043ae0a0_0, 0;
    %jmp T_34.38;
T_34.37 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dc04403860, 4;
    %parti/s 32, 96, 8;
    %assign/vec4 v000001dc043ae0a0_0, 0;
    %jmp T_34.38;
T_34.38 ;
    %pop/vec4 1;
    %jmp T_34.33;
T_34.32 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dc04403720_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001dc04403860, 4, 5;
    %load/vec4 v000001dc043f24c0_0;
    %parti/s 26, 6, 4;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 128, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001dc04403860, 4, 5;
    %pushi/vec4 10, 0, 32;
T_34.39 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_34.40, 5;
    %jmp/1 T_34.40, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001dc04458060;
    %jmp T_34.39;
T_34.40 ;
    %pop/vec4 1;
    %load/vec4 v000001dc04404120_0;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dc04403860, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dc04403720_0, 0;
T_34.33 ;
    %jmp T_34.4;
T_34.4 ;
    %pop/vec4 1;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_000001dc0437f0f0;
T_35 ;
    %wait E_000001dc04457ca0;
    %vpi_call/w 4 34 "$display", "-------------------------------At %d, memwrite = %b, addres = %d, writedata = %d", $time, v000001dc044d8db0_0, v000001dc044d6970_0, v000001dc044d77d0_0 {0 0 0};
    %jmp T_35;
    .thread T_35;
    .scope S_000001dc044507d0;
T_36 ;
    %vpi_call/w 3 12 "$dumpfile", "testbench.vcd" {0 0 0};
    %vpi_call/w 3 13 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001dc044507d0 {0 0 0};
    %end;
    .thread T_36;
    .scope S_000001dc044507d0;
T_37 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dc044d72d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dc044d72d0_0, 0, 1;
    %end;
    .thread T_37;
    .scope S_000001dc044507d0;
T_38 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dc044d6b50_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dc044d6b50_0, 0, 1;
    %delay 5, 0;
    %jmp T_38;
    .thread T_38;
    .scope S_000001dc044507d0;
T_39 ;
    %wait E_000001dc04457ca0;
    %load/vec4 v000001dc044d8090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %load/vec4 v000001dc044d6bf0_0;
    %pushi/vec4 40, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v000001dc044d7d70_0;
    %pushi/vec4 49, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.2, 8;
    %vpi_call/w 3 30 "$display", "simulation succeeded at %d", $time {0 0 0};
    %vpi_call/w 3 31 "$finish" {0 0 0};
T_39.2 ;
    %jmp T_39.1;
T_39.0 ;
    %vpi_func 3 39 "$time" 64 {0 0 0};
    %cmpi/u 1500, 0, 64;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_39.4, 5;
    %vpi_call/w 3 40 "$finish" {0 0 0};
T_39.4 ;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
# The file index is used to find the file name in the following table.
:file_names 30;
    "N/A";
    "<interactive>";
    "-";
    "testbench.v";
    "./top.v";
    "./dcache.v";
    "./dmem.v";
    "./icache.v";
    "./imem.v";
    "./muxCache.v";
    "./riscv.v";
    "./controller.v";
    "./aludec.v";
    "./creg.v";
    "./maindec.v";
    "./datapath.v";
    "./alu.v";
    "./aluPC.v";
    "./alureg.v";
    "./areg.v";
    "./signext.v";
    "./instreg.v";
    "./mux2.v";
    "./mux4.v";
    "./pc.v";
    "./pc_plus4.v";
    "./rdreg.v";
    "./regfile.v";
    "./signextD.v";
    "./sb.v";
