
# CSoC Tests

## Files

<!-- ~/Dropbox/CSOC-DFT-Tests/dft-psynth/atpg/testresults/verilog/VER.FULLSCAN.capeta_soc_pads_atpg.data.logic.ex1.ts2
~/Dropbox/CSOC-DFT-Tests/dft-psynth/atpg/testresults/verilog/VER.FULLSCAN.capeta_soc_pads_atpg.data.scan.ex1.ts1 -->

- `VER.FULLSCAN.capeta_soc_pads_atpg.data.logic.ex1.ts2`
- `VER.FULLSCAN.capeta_soc_pads_atpg.data.scan.ex1.ts1`


## ATPG Verilog Commands
Codigos de comando dentro do arquivo de ATPG (Cadence ET):
- `000`: 
- `100`: 
- `200`: 
- `201`: 
- `202`: 
- `203`: 
- `300`: 
- `301`: 
- `400`: 
- `500`: 
- `501`: 
- `600`: 
- `100`: 
- `900`: 
- `901`: 


<!-- USING for SVG images: https://rawgit.com/ -->

<!-- ![Alt text](https://rawgit.com/leoheck/nexys2-samples/master/samples/verilog/csoc_test/blocks.svg) -->
<img src="https://rawgit.com/leoheck/nexys2-samples/master/samples/verilog/csoc_test/blocks.svg" width="500px">

<!-- ![Alt text](https://rawgit.com/leoheck/nexys2-samples/master/samples/verilog/csoc_test/setup.svg) -->
<img src="https://rawgit.com/leoheck/nexys2-samples/master/samples/verilog/csoc_test/setup.svg" width="800px">