{
    "components": [
        "topEntity"
    ],
    "dependencies": {
        "transitive": []
    },
    "domains": {},
    "files": [
        {
            "name": "Project_topEntity_types.vhdl",
            "sha256": "8b1f2677ad38471dd3a6e25f40530b8e016cbdfad82e68da7c0a66ed4f5807a4"
        },
        {
            "name": "topEntity.vhdl",
            "sha256": "9b468f21c1437ea02b712f9b66ca3c4efe9340869641b4e6d2be4ac28b2252e1"
        }
    ],
    "flags": [
        20,
        20
    ],
    "hash": "7bda20bbc7f79d96d7ae09839560214eecabb5fef584f4f2026489006f8e34e4",
    "top_component": {
        "name": "topEntity",
        "ports_flat": [
            {
                "direction": "out",
                "is_clock": false,
                "name": "result_0_0",
                "type_name": "std_logic_vector(0 downto 0)",
                "width": 1
            },
            {
                "direction": "out",
                "is_clock": false,
                "name": "result_0_1",
                "type_name": "std_logic_vector(0 downto 0)",
                "width": 1
            },
            {
                "direction": "out",
                "is_clock": false,
                "name": "result_0_2",
                "type_name": "std_logic_vector(0 downto 0)",
                "width": 1
            },
            {
                "direction": "out",
                "is_clock": false,
                "name": "result_0_3",
                "type_name": "std_logic_vector(0 downto 0)",
                "width": 1
            },
            {
                "direction": "out",
                "is_clock": false,
                "name": "result_0_4",
                "type_name": "std_logic_vector(0 downto 0)",
                "width": 1
            },
            {
                "direction": "out",
                "is_clock": false,
                "name": "result_1_0",
                "type_name": "std_logic_vector(0 downto 0)",
                "width": 1
            },
            {
                "direction": "out",
                "is_clock": false,
                "name": "result_1_1",
                "type_name": "std_logic_vector(0 downto 0)",
                "width": 1
            },
            {
                "direction": "out",
                "is_clock": false,
                "name": "result_1_2",
                "type_name": "std_logic_vector(0 downto 0)",
                "width": 1
            },
            {
                "direction": "out",
                "is_clock": false,
                "name": "result_1_3",
                "type_name": "std_logic_vector(0 downto 0)",
                "width": 1
            },
            {
                "direction": "out",
                "is_clock": false,
                "name": "result_1_4",
                "type_name": "std_logic_vector(0 downto 0)",
                "width": 1
            },
            {
                "direction": "out",
                "is_clock": false,
                "name": "result_2_0",
                "type_name": "std_logic_vector(0 downto 0)",
                "width": 1
            },
            {
                "direction": "out",
                "is_clock": false,
                "name": "result_2_1",
                "type_name": "std_logic_vector(0 downto 0)",
                "width": 1
            },
            {
                "direction": "out",
                "is_clock": false,
                "name": "result_2_2",
                "type_name": "std_logic_vector(0 downto 0)",
                "width": 1
            },
            {
                "direction": "out",
                "is_clock": false,
                "name": "result_2_3",
                "type_name": "std_logic_vector(0 downto 0)",
                "width": 1
            },
            {
                "direction": "out",
                "is_clock": false,
                "name": "result_2_4",
                "type_name": "std_logic_vector(0 downto 0)",
                "width": 1
            },
            {
                "direction": "out",
                "is_clock": false,
                "name": "result_3_0",
                "type_name": "std_logic_vector(0 downto 0)",
                "width": 1
            },
            {
                "direction": "out",
                "is_clock": false,
                "name": "result_3_1",
                "type_name": "std_logic_vector(0 downto 0)",
                "width": 1
            },
            {
                "direction": "out",
                "is_clock": false,
                "name": "result_3_2",
                "type_name": "std_logic_vector(0 downto 0)",
                "width": 1
            },
            {
                "direction": "out",
                "is_clock": false,
                "name": "result_3_3",
                "type_name": "std_logic_vector(0 downto 0)",
                "width": 1
            },
            {
                "direction": "out",
                "is_clock": false,
                "name": "result_3_4",
                "type_name": "std_logic_vector(0 downto 0)",
                "width": 1
            },
            {
                "direction": "out",
                "is_clock": false,
                "name": "result_4_0",
                "type_name": "std_logic_vector(0 downto 0)",
                "width": 1
            },
            {
                "direction": "out",
                "is_clock": false,
                "name": "result_4_1",
                "type_name": "std_logic_vector(0 downto 0)",
                "width": 1
            },
            {
                "direction": "out",
                "is_clock": false,
                "name": "result_4_2",
                "type_name": "std_logic_vector(0 downto 0)",
                "width": 1
            },
            {
                "direction": "out",
                "is_clock": false,
                "name": "result_4_3",
                "type_name": "std_logic_vector(0 downto 0)",
                "width": 1
            },
            {
                "direction": "out",
                "is_clock": false,
                "name": "result_4_4",
                "type_name": "std_logic_vector(0 downto 0)",
                "width": 1
            }
        ]
    },
    "version": "unstable"
}