# aclk {FREQ_HZ 100000000 CLK_DOMAIN zynq_axi_gpio_processing_system7_0_0_FCLK_CLK0 PHASE 0.0}
# Clock Domain: zynq_axi_gpio_processing_system7_0_0_FCLK_CLK0
create_clock -name aclk -period 10.000 [get_ports aclk]
# Generated clocks
