VERILOG_SOURCES += $(SPINALROOT)/BundleTester.v
TOPLEVEL=BundleTester
MODULE=BundleTester

include ../common/Makefile.sim