Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Dec 29 13:31:55 2021
| Host         : DESKTOP-ACIBK5V running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_FFT_timing_summary_routed.rpt -rpx Top_FFT_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_FFT
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 35 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.752        0.000                      0                  236        0.084        0.000                      0                  236        0.500        0.000                       0                   269  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 1.000}      12.000          83.333          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.752        0.000                      0                  236        0.084        0.000                      0                  236        0.500        0.000                       0                   269  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.752ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.752ns  (required time - arrival time)
  Source:                 cnt0/cnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@1.000ns period=12.000ns})
  Destination:            stage3/rImag_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk rise@12.000ns - clk rise@0.000ns)
  Data Path Delay:        11.136ns  (logic 7.185ns (64.519%)  route 3.951ns (35.481%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.646ns = ( 16.646 - 12.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.794     5.175    cnt0/CLK
    SLICE_X94Y33         FDSE                                         r  cnt0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y33         FDSE (Prop_fdse_C_Q)         0.518     5.693 r  cnt0/cnt_reg[0]/Q
                         net (fo=137, routed)         1.936     7.629    cnt0/Q[0]
    SLICE_X94Y54         LUT5 (Prop_lut5_I0_O)        0.124     7.753 r  cnt0/g0_b9__1/O
                         net (fo=2, routed)           0.708     8.461    stage2/mult0/cnt_reg[0]_0[9]
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_B[9]_PCOUT[47])
                                                      3.851    12.312 r  stage2/mult0/buf_im0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.314    stage2/mult0/buf_im0_n_106
    DSP48_X3Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518    13.832 r  stage2/mult0/buf_im/P[13]
                         net (fo=1, routed)           1.305    15.136    stage2/mult0/buf_im_n_92
    SLICE_X94Y48         LUT3 (Prop_lut3_I2_O)        0.124    15.260 r  stage2/mult0/rImag[3]_i_6__0/O
                         net (fo=1, routed)           0.000    15.260    stage2/mult0/rImag[3]_i_6__0_n_0
    SLICE_X94Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.636 r  stage2/mult0/rImag_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    15.636    stage2/mult0/rImag_reg[3]_i_1__0_n_0
    SLICE_X94Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.753 r  stage2/mult0/rImag_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    15.754    stage2/mult0/rImag_reg[7]_i_1__0_n_0
    SLICE_X94Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.871 r  stage2/mult0/rImag_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    15.871    stage2/mult0/rImag_reg[11]_i_1__0_n_0
    SLICE_X94Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.988 r  stage2/mult0/rImag_reg[15]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    15.988    stage2/mult0/rImag_reg[15]_i_1__0_n_0
    SLICE_X94Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.311 r  stage2/mult0/rImag_reg[17]_i_1/O[1]
                         net (fo=1, routed)           0.000    16.311    stage3/rImag_reg[16]_0[17]
    SLICE_X94Y52         FDRE                                         r  stage3/rImag_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.000    12.000 r  
    U14                                               0.000    12.000 r  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940    12.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    14.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.609    16.646    stage3/CLK
    SLICE_X94Y52         FDRE                                         r  stage3/rImag_reg[17]/C
                         clock pessimism              0.344    16.989    
                         clock uncertainty           -0.035    16.954    
    SLICE_X94Y52         FDRE (Setup_fdre_C_D)        0.109    17.063    stage3/rImag_reg[17]
  -------------------------------------------------------------------
                         required time                         17.063    
                         arrival time                         -16.311    
  -------------------------------------------------------------------
                         slack                                  0.752    

Slack (MET) :             0.855ns  (required time - arrival time)
  Source:                 cnt0/cnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@1.000ns period=12.000ns})
  Destination:            stage2/rImag_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk rise@12.000ns - clk rise@0.000ns)
  Data Path Delay:        10.987ns  (logic 7.232ns (65.824%)  route 3.755ns (34.176%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.647ns = ( 16.647 - 12.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.794     5.175    cnt0/CLK
    SLICE_X94Y33         FDSE                                         r  cnt0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y33         FDSE (Prop_fdse_C_Q)         0.518     5.693 r  cnt0/cnt_reg[0]/Q
                         net (fo=137, routed)         1.887     7.580    cnt0/Q[0]
    SLICE_X102Y45        LUT6 (Prop_lut6_I0_O)        0.124     7.704 r  cnt0/g0_b7/O
                         net (fo=2, routed)           0.785     8.488    stage1/mult0/out[7]
    DSP48_X4Y20          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      3.851    12.339 r  stage1/mult0/buf_im0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.341    stage1/mult0/buf_im0_n_106
    DSP48_X4Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[10])
                                                      1.518    13.859 r  stage1/mult0/buf_im/P[10]
                         net (fo=1, routed)           1.080    14.940    stage1/mult0/mult_out[1][0]
    SLICE_X103Y48        LUT3 (Prop_lut3_I2_O)        0.124    15.064 r  stage1/mult0/rImag[3]_i_9/O
                         net (fo=1, routed)           0.000    15.064    stage1/mult0/rImag[3]_i_9_n_0
    SLICE_X103Y48        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.596 r  stage1/mult0/rImag_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.596    stage1/mult0/rImag_reg[3]_i_1_n_0
    SLICE_X103Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.710 r  stage1/mult0/rImag_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001    15.710    stage1/mult0/rImag_reg[7]_i_1_n_0
    SLICE_X103Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.824 r  stage1/mult0/rImag_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.824    stage1/mult0/rImag_reg[11]_i_1_n_0
    SLICE_X103Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.938 r  stage1/mult0/rImag_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.938    stage1/mult0/rImag_reg[15]_i_1_n_0
    SLICE_X103Y52        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    16.161 r  stage1/mult0/rImag_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    16.161    stage2/rImag_reg[15]_0[16]
    SLICE_X103Y52        FDRE                                         r  stage2/rImag_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.000    12.000 r  
    U14                                               0.000    12.000 r  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940    12.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    14.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.610    16.647    stage2/CLK
    SLICE_X103Y52        FDRE                                         r  stage2/rImag_reg[16]/C
                         clock pessimism              0.344    16.990    
                         clock uncertainty           -0.035    16.955    
    SLICE_X103Y52        FDRE (Setup_fdre_C_D)        0.062    17.017    stage2/rImag_reg[16]
  -------------------------------------------------------------------
                         required time                         17.017    
                         arrival time                         -16.161    
  -------------------------------------------------------------------
                         slack                                  0.855    

Slack (MET) :             0.856ns  (required time - arrival time)
  Source:                 cnt0/cnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@1.000ns period=12.000ns})
  Destination:            stage3/rImag_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk rise@12.000ns - clk rise@0.000ns)
  Data Path Delay:        11.032ns  (logic 7.081ns (64.184%)  route 3.951ns (35.816%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.646ns = ( 16.646 - 12.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.794     5.175    cnt0/CLK
    SLICE_X94Y33         FDSE                                         r  cnt0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y33         FDSE (Prop_fdse_C_Q)         0.518     5.693 r  cnt0/cnt_reg[0]/Q
                         net (fo=137, routed)         1.936     7.629    cnt0/Q[0]
    SLICE_X94Y54         LUT5 (Prop_lut5_I0_O)        0.124     7.753 r  cnt0/g0_b9__1/O
                         net (fo=2, routed)           0.708     8.461    stage2/mult0/cnt_reg[0]_0[9]
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_B[9]_PCOUT[47])
                                                      3.851    12.312 r  stage2/mult0/buf_im0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.314    stage2/mult0/buf_im0_n_106
    DSP48_X3Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518    13.832 r  stage2/mult0/buf_im/P[13]
                         net (fo=1, routed)           1.305    15.136    stage2/mult0/buf_im_n_92
    SLICE_X94Y48         LUT3 (Prop_lut3_I2_O)        0.124    15.260 r  stage2/mult0/rImag[3]_i_6__0/O
                         net (fo=1, routed)           0.000    15.260    stage2/mult0/rImag[3]_i_6__0_n_0
    SLICE_X94Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.636 r  stage2/mult0/rImag_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    15.636    stage2/mult0/rImag_reg[3]_i_1__0_n_0
    SLICE_X94Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.753 r  stage2/mult0/rImag_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    15.754    stage2/mult0/rImag_reg[7]_i_1__0_n_0
    SLICE_X94Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.871 r  stage2/mult0/rImag_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    15.871    stage2/mult0/rImag_reg[11]_i_1__0_n_0
    SLICE_X94Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.988 r  stage2/mult0/rImag_reg[15]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    15.988    stage2/mult0/rImag_reg[15]_i_1__0_n_0
    SLICE_X94Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.207 r  stage2/mult0/rImag_reg[17]_i_1/O[0]
                         net (fo=1, routed)           0.000    16.207    stage3/rImag_reg[16]_0[16]
    SLICE_X94Y52         FDRE                                         r  stage3/rImag_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.000    12.000 r  
    U14                                               0.000    12.000 r  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940    12.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    14.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.609    16.646    stage3/CLK
    SLICE_X94Y52         FDRE                                         r  stage3/rImag_reg[16]/C
                         clock pessimism              0.344    16.989    
                         clock uncertainty           -0.035    16.954    
    SLICE_X94Y52         FDRE (Setup_fdre_C_D)        0.109    17.063    stage3/rImag_reg[16]
  -------------------------------------------------------------------
                         required time                         17.063    
                         arrival time                         -16.207    
  -------------------------------------------------------------------
                         slack                                  0.856    

Slack (MET) :             0.858ns  (required time - arrival time)
  Source:                 cnt0/cnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@1.000ns period=12.000ns})
  Destination:            stage2/rImag_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk rise@12.000ns - clk rise@0.000ns)
  Data Path Delay:        10.984ns  (logic 7.229ns (65.814%)  route 3.755ns (34.186%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.647ns = ( 16.647 - 12.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.794     5.175    cnt0/CLK
    SLICE_X94Y33         FDSE                                         r  cnt0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y33         FDSE (Prop_fdse_C_Q)         0.518     5.693 r  cnt0/cnt_reg[0]/Q
                         net (fo=137, routed)         1.887     7.580    cnt0/Q[0]
    SLICE_X102Y45        LUT6 (Prop_lut6_I0_O)        0.124     7.704 r  cnt0/g0_b7/O
                         net (fo=2, routed)           0.785     8.488    stage1/mult0/out[7]
    DSP48_X4Y20          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      3.851    12.339 r  stage1/mult0/buf_im0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.341    stage1/mult0/buf_im0_n_106
    DSP48_X4Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[10])
                                                      1.518    13.859 r  stage1/mult0/buf_im/P[10]
                         net (fo=1, routed)           1.080    14.940    stage1/mult0/mult_out[1][0]
    SLICE_X103Y48        LUT3 (Prop_lut3_I2_O)        0.124    15.064 r  stage1/mult0/rImag[3]_i_9/O
                         net (fo=1, routed)           0.000    15.064    stage1/mult0/rImag[3]_i_9_n_0
    SLICE_X103Y48        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.596 r  stage1/mult0/rImag_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.596    stage1/mult0/rImag_reg[3]_i_1_n_0
    SLICE_X103Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.710 r  stage1/mult0/rImag_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001    15.710    stage1/mult0/rImag_reg[7]_i_1_n_0
    SLICE_X103Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.824 r  stage1/mult0/rImag_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.824    stage1/mult0/rImag_reg[11]_i_1_n_0
    SLICE_X103Y51        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.158 r  stage1/mult0/rImag_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000    16.158    stage2/rImag_reg[15]_0[13]
    SLICE_X103Y51        FDRE                                         r  stage2/rImag_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.000    12.000 r  
    U14                                               0.000    12.000 r  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940    12.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    14.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.610    16.647    stage2/CLK
    SLICE_X103Y51        FDRE                                         r  stage2/rImag_reg[13]/C
                         clock pessimism              0.344    16.990    
                         clock uncertainty           -0.035    16.955    
    SLICE_X103Y51        FDRE (Setup_fdre_C_D)        0.062    17.017    stage2/rImag_reg[13]
  -------------------------------------------------------------------
                         required time                         17.017    
                         arrival time                         -16.158    
  -------------------------------------------------------------------
                         slack                                  0.858    

Slack (MET) :             0.869ns  (required time - arrival time)
  Source:                 cnt0/cnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@1.000ns period=12.000ns})
  Destination:            stage3/rImag_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk rise@12.000ns - clk rise@0.000ns)
  Data Path Delay:        11.019ns  (logic 7.068ns (64.142%)  route 3.951ns (35.858%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.646ns = ( 16.646 - 12.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.794     5.175    cnt0/CLK
    SLICE_X94Y33         FDSE                                         r  cnt0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y33         FDSE (Prop_fdse_C_Q)         0.518     5.693 r  cnt0/cnt_reg[0]/Q
                         net (fo=137, routed)         1.936     7.629    cnt0/Q[0]
    SLICE_X94Y54         LUT5 (Prop_lut5_I0_O)        0.124     7.753 r  cnt0/g0_b9__1/O
                         net (fo=2, routed)           0.708     8.461    stage2/mult0/cnt_reg[0]_0[9]
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_B[9]_PCOUT[47])
                                                      3.851    12.312 r  stage2/mult0/buf_im0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.314    stage2/mult0/buf_im0_n_106
    DSP48_X3Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518    13.832 r  stage2/mult0/buf_im/P[13]
                         net (fo=1, routed)           1.305    15.136    stage2/mult0/buf_im_n_92
    SLICE_X94Y48         LUT3 (Prop_lut3_I2_O)        0.124    15.260 r  stage2/mult0/rImag[3]_i_6__0/O
                         net (fo=1, routed)           0.000    15.260    stage2/mult0/rImag[3]_i_6__0_n_0
    SLICE_X94Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.636 r  stage2/mult0/rImag_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    15.636    stage2/mult0/rImag_reg[3]_i_1__0_n_0
    SLICE_X94Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.753 r  stage2/mult0/rImag_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    15.754    stage2/mult0/rImag_reg[7]_i_1__0_n_0
    SLICE_X94Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.871 r  stage2/mult0/rImag_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    15.871    stage2/mult0/rImag_reg[11]_i_1__0_n_0
    SLICE_X94Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.194 r  stage2/mult0/rImag_reg[15]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    16.194    stage3/rImag_reg[16]_0[13]
    SLICE_X94Y51         FDRE                                         r  stage3/rImag_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.000    12.000 r  
    U14                                               0.000    12.000 r  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940    12.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    14.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.609    16.646    stage3/CLK
    SLICE_X94Y51         FDRE                                         r  stage3/rImag_reg[13]/C
                         clock pessimism              0.344    16.989    
                         clock uncertainty           -0.035    16.954    
    SLICE_X94Y51         FDRE (Setup_fdre_C_D)        0.109    17.063    stage3/rImag_reg[13]
  -------------------------------------------------------------------
                         required time                         17.063    
                         arrival time                         -16.194    
  -------------------------------------------------------------------
                         slack                                  0.869    

Slack (MET) :             0.877ns  (required time - arrival time)
  Source:                 cnt0/cnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@1.000ns period=12.000ns})
  Destination:            stage3/rImag_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk rise@12.000ns - clk rise@0.000ns)
  Data Path Delay:        11.011ns  (logic 7.060ns (64.116%)  route 3.951ns (35.884%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.646ns = ( 16.646 - 12.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.794     5.175    cnt0/CLK
    SLICE_X94Y33         FDSE                                         r  cnt0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y33         FDSE (Prop_fdse_C_Q)         0.518     5.693 r  cnt0/cnt_reg[0]/Q
                         net (fo=137, routed)         1.936     7.629    cnt0/Q[0]
    SLICE_X94Y54         LUT5 (Prop_lut5_I0_O)        0.124     7.753 r  cnt0/g0_b9__1/O
                         net (fo=2, routed)           0.708     8.461    stage2/mult0/cnt_reg[0]_0[9]
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_B[9]_PCOUT[47])
                                                      3.851    12.312 r  stage2/mult0/buf_im0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.314    stage2/mult0/buf_im0_n_106
    DSP48_X3Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518    13.832 r  stage2/mult0/buf_im/P[13]
                         net (fo=1, routed)           1.305    15.136    stage2/mult0/buf_im_n_92
    SLICE_X94Y48         LUT3 (Prop_lut3_I2_O)        0.124    15.260 r  stage2/mult0/rImag[3]_i_6__0/O
                         net (fo=1, routed)           0.000    15.260    stage2/mult0/rImag[3]_i_6__0_n_0
    SLICE_X94Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.636 r  stage2/mult0/rImag_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    15.636    stage2/mult0/rImag_reg[3]_i_1__0_n_0
    SLICE_X94Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.753 r  stage2/mult0/rImag_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    15.754    stage2/mult0/rImag_reg[7]_i_1__0_n_0
    SLICE_X94Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.871 r  stage2/mult0/rImag_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    15.871    stage2/mult0/rImag_reg[11]_i_1__0_n_0
    SLICE_X94Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.186 r  stage2/mult0/rImag_reg[15]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    16.186    stage3/rImag_reg[16]_0[15]
    SLICE_X94Y51         FDRE                                         r  stage3/rImag_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.000    12.000 r  
    U14                                               0.000    12.000 r  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940    12.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    14.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.609    16.646    stage3/CLK
    SLICE_X94Y51         FDRE                                         r  stage3/rImag_reg[15]/C
                         clock pessimism              0.344    16.989    
                         clock uncertainty           -0.035    16.954    
    SLICE_X94Y51         FDRE (Setup_fdre_C_D)        0.109    17.063    stage3/rImag_reg[15]
  -------------------------------------------------------------------
                         required time                         17.063    
                         arrival time                         -16.186    
  -------------------------------------------------------------------
                         slack                                  0.877    

Slack (MET) :             0.879ns  (required time - arrival time)
  Source:                 cnt0/cnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@1.000ns period=12.000ns})
  Destination:            stage2/rImag_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk rise@12.000ns - clk rise@0.000ns)
  Data Path Delay:        10.963ns  (logic 7.208ns (65.749%)  route 3.755ns (34.251%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.647ns = ( 16.647 - 12.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.794     5.175    cnt0/CLK
    SLICE_X94Y33         FDSE                                         r  cnt0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y33         FDSE (Prop_fdse_C_Q)         0.518     5.693 r  cnt0/cnt_reg[0]/Q
                         net (fo=137, routed)         1.887     7.580    cnt0/Q[0]
    SLICE_X102Y45        LUT6 (Prop_lut6_I0_O)        0.124     7.704 r  cnt0/g0_b7/O
                         net (fo=2, routed)           0.785     8.488    stage1/mult0/out[7]
    DSP48_X4Y20          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      3.851    12.339 r  stage1/mult0/buf_im0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.341    stage1/mult0/buf_im0_n_106
    DSP48_X4Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[10])
                                                      1.518    13.859 r  stage1/mult0/buf_im/P[10]
                         net (fo=1, routed)           1.080    14.940    stage1/mult0/mult_out[1][0]
    SLICE_X103Y48        LUT3 (Prop_lut3_I2_O)        0.124    15.064 r  stage1/mult0/rImag[3]_i_9/O
                         net (fo=1, routed)           0.000    15.064    stage1/mult0/rImag[3]_i_9_n_0
    SLICE_X103Y48        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.596 r  stage1/mult0/rImag_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.596    stage1/mult0/rImag_reg[3]_i_1_n_0
    SLICE_X103Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.710 r  stage1/mult0/rImag_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001    15.710    stage1/mult0/rImag_reg[7]_i_1_n_0
    SLICE_X103Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.824 r  stage1/mult0/rImag_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.824    stage1/mult0/rImag_reg[11]_i_1_n_0
    SLICE_X103Y51        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.137 r  stage1/mult0/rImag_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000    16.137    stage2/rImag_reg[15]_0[15]
    SLICE_X103Y51        FDRE                                         r  stage2/rImag_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.000    12.000 r  
    U14                                               0.000    12.000 r  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940    12.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    14.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.610    16.647    stage2/CLK
    SLICE_X103Y51        FDRE                                         r  stage2/rImag_reg[15]/C
                         clock pessimism              0.344    16.990    
                         clock uncertainty           -0.035    16.955    
    SLICE_X103Y51        FDRE (Setup_fdre_C_D)        0.062    17.017    stage2/rImag_reg[15]
  -------------------------------------------------------------------
                         required time                         17.017    
                         arrival time                         -16.137    
  -------------------------------------------------------------------
                         slack                                  0.879    

Slack (MET) :             0.953ns  (required time - arrival time)
  Source:                 cnt0/cnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@1.000ns period=12.000ns})
  Destination:            stage3/rImag_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk rise@12.000ns - clk rise@0.000ns)
  Data Path Delay:        10.935ns  (logic 6.984ns (63.867%)  route 3.951ns (36.133%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.646ns = ( 16.646 - 12.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.794     5.175    cnt0/CLK
    SLICE_X94Y33         FDSE                                         r  cnt0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y33         FDSE (Prop_fdse_C_Q)         0.518     5.693 r  cnt0/cnt_reg[0]/Q
                         net (fo=137, routed)         1.936     7.629    cnt0/Q[0]
    SLICE_X94Y54         LUT5 (Prop_lut5_I0_O)        0.124     7.753 r  cnt0/g0_b9__1/O
                         net (fo=2, routed)           0.708     8.461    stage2/mult0/cnt_reg[0]_0[9]
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_B[9]_PCOUT[47])
                                                      3.851    12.312 r  stage2/mult0/buf_im0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.314    stage2/mult0/buf_im0_n_106
    DSP48_X3Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518    13.832 r  stage2/mult0/buf_im/P[13]
                         net (fo=1, routed)           1.305    15.136    stage2/mult0/buf_im_n_92
    SLICE_X94Y48         LUT3 (Prop_lut3_I2_O)        0.124    15.260 r  stage2/mult0/rImag[3]_i_6__0/O
                         net (fo=1, routed)           0.000    15.260    stage2/mult0/rImag[3]_i_6__0_n_0
    SLICE_X94Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.636 r  stage2/mult0/rImag_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    15.636    stage2/mult0/rImag_reg[3]_i_1__0_n_0
    SLICE_X94Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.753 r  stage2/mult0/rImag_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    15.754    stage2/mult0/rImag_reg[7]_i_1__0_n_0
    SLICE_X94Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.871 r  stage2/mult0/rImag_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    15.871    stage2/mult0/rImag_reg[11]_i_1__0_n_0
    SLICE_X94Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.110 r  stage2/mult0/rImag_reg[15]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    16.110    stage3/rImag_reg[16]_0[14]
    SLICE_X94Y51         FDRE                                         r  stage3/rImag_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.000    12.000 r  
    U14                                               0.000    12.000 r  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940    12.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    14.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.609    16.646    stage3/CLK
    SLICE_X94Y51         FDRE                                         r  stage3/rImag_reg[14]/C
                         clock pessimism              0.344    16.989    
                         clock uncertainty           -0.035    16.954    
    SLICE_X94Y51         FDRE (Setup_fdre_C_D)        0.109    17.063    stage3/rImag_reg[14]
  -------------------------------------------------------------------
                         required time                         17.063    
                         arrival time                         -16.110    
  -------------------------------------------------------------------
                         slack                                  0.953    

Slack (MET) :             0.953ns  (required time - arrival time)
  Source:                 cnt0/cnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@1.000ns period=12.000ns})
  Destination:            stage2/rImag_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk rise@12.000ns - clk rise@0.000ns)
  Data Path Delay:        10.889ns  (logic 7.134ns (65.516%)  route 3.755ns (34.484%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.647ns = ( 16.647 - 12.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.794     5.175    cnt0/CLK
    SLICE_X94Y33         FDSE                                         r  cnt0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y33         FDSE (Prop_fdse_C_Q)         0.518     5.693 r  cnt0/cnt_reg[0]/Q
                         net (fo=137, routed)         1.887     7.580    cnt0/Q[0]
    SLICE_X102Y45        LUT6 (Prop_lut6_I0_O)        0.124     7.704 r  cnt0/g0_b7/O
                         net (fo=2, routed)           0.785     8.488    stage1/mult0/out[7]
    DSP48_X4Y20          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      3.851    12.339 r  stage1/mult0/buf_im0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.341    stage1/mult0/buf_im0_n_106
    DSP48_X4Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[10])
                                                      1.518    13.859 r  stage1/mult0/buf_im/P[10]
                         net (fo=1, routed)           1.080    14.940    stage1/mult0/mult_out[1][0]
    SLICE_X103Y48        LUT3 (Prop_lut3_I2_O)        0.124    15.064 r  stage1/mult0/rImag[3]_i_9/O
                         net (fo=1, routed)           0.000    15.064    stage1/mult0/rImag[3]_i_9_n_0
    SLICE_X103Y48        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.596 r  stage1/mult0/rImag_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.596    stage1/mult0/rImag_reg[3]_i_1_n_0
    SLICE_X103Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.710 r  stage1/mult0/rImag_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001    15.710    stage1/mult0/rImag_reg[7]_i_1_n_0
    SLICE_X103Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.824 r  stage1/mult0/rImag_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.824    stage1/mult0/rImag_reg[11]_i_1_n_0
    SLICE_X103Y51        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.063 r  stage1/mult0/rImag_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000    16.063    stage2/rImag_reg[15]_0[14]
    SLICE_X103Y51        FDRE                                         r  stage2/rImag_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.000    12.000 r  
    U14                                               0.000    12.000 r  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940    12.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    14.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.610    16.647    stage2/CLK
    SLICE_X103Y51        FDRE                                         r  stage2/rImag_reg[14]/C
                         clock pessimism              0.344    16.990    
                         clock uncertainty           -0.035    16.955    
    SLICE_X103Y51        FDRE (Setup_fdre_C_D)        0.062    17.017    stage2/rImag_reg[14]
  -------------------------------------------------------------------
                         required time                         17.017    
                         arrival time                         -16.063    
  -------------------------------------------------------------------
                         slack                                  0.953    

Slack (MET) :             0.969ns  (required time - arrival time)
  Source:                 cnt0/cnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@1.000ns period=12.000ns})
  Destination:            stage2/rImag_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk rise@12.000ns - clk rise@0.000ns)
  Data Path Delay:        10.873ns  (logic 7.118ns (65.465%)  route 3.755ns (34.535%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.647ns = ( 16.647 - 12.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.794     5.175    cnt0/CLK
    SLICE_X94Y33         FDSE                                         r  cnt0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y33         FDSE (Prop_fdse_C_Q)         0.518     5.693 r  cnt0/cnt_reg[0]/Q
                         net (fo=137, routed)         1.887     7.580    cnt0/Q[0]
    SLICE_X102Y45        LUT6 (Prop_lut6_I0_O)        0.124     7.704 r  cnt0/g0_b7/O
                         net (fo=2, routed)           0.785     8.488    stage1/mult0/out[7]
    DSP48_X4Y20          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      3.851    12.339 r  stage1/mult0/buf_im0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.341    stage1/mult0/buf_im0_n_106
    DSP48_X4Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[10])
                                                      1.518    13.859 r  stage1/mult0/buf_im/P[10]
                         net (fo=1, routed)           1.080    14.940    stage1/mult0/mult_out[1][0]
    SLICE_X103Y48        LUT3 (Prop_lut3_I2_O)        0.124    15.064 r  stage1/mult0/rImag[3]_i_9/O
                         net (fo=1, routed)           0.000    15.064    stage1/mult0/rImag[3]_i_9_n_0
    SLICE_X103Y48        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.596 r  stage1/mult0/rImag_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.596    stage1/mult0/rImag_reg[3]_i_1_n_0
    SLICE_X103Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.710 r  stage1/mult0/rImag_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001    15.710    stage1/mult0/rImag_reg[7]_i_1_n_0
    SLICE_X103Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.824 r  stage1/mult0/rImag_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.824    stage1/mult0/rImag_reg[11]_i_1_n_0
    SLICE_X103Y51        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    16.047 r  stage1/mult0/rImag_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000    16.047    stage2/rImag_reg[15]_0[12]
    SLICE_X103Y51        FDRE                                         r  stage2/rImag_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.000    12.000 r  
    U14                                               0.000    12.000 r  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940    12.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    14.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.610    16.647    stage2/CLK
    SLICE_X103Y51        FDRE                                         r  stage2/rImag_reg[12]/C
                         clock pessimism              0.344    16.990    
                         clock uncertainty           -0.035    16.955    
    SLICE_X103Y51        FDRE (Setup_fdre_C_D)        0.062    17.017    stage2/rImag_reg[12]
  -------------------------------------------------------------------
                         required time                         17.017    
                         arrival time                         -16.047    
  -------------------------------------------------------------------
                         slack                                  0.969    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 stage1/rReal_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=12.000ns})
  Destination:            stage2/rReal_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.274ns (55.401%)  route 0.221ns (44.599%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.137ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.609     1.611    stage1/CLK
    SLICE_X104Y52        FDRE                                         r  stage1/rReal_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y52        FDRE (Prop_fdre_C_Q)         0.164     1.775 r  stage1/rReal_reg[14]/Q
                         net (fo=3, routed)           0.221     1.996    stage1/mult0/rReal_reg[15][14]
    SLICE_X102Y49        LUT3 (Prop_lut3_I0_O)        0.045     2.041 r  stage1/mult0/rReal[15]_i_7/O
                         net (fo=1, routed)           0.000     2.041    stage1/mult0/rReal[15]_i_7_n_0
    SLICE_X102Y49        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.106 r  stage1/mult0/rReal_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.106    stage2/D[14]
    SLICE_X102Y49        FDRE                                         r  stage2/rReal_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.885     2.137    stage2/CLK
    SLICE_X102Y49        FDRE                                         r  stage2/rReal_reg[14]/C
                         clock pessimism             -0.250     1.887    
    SLICE_X102Y49        FDRE (Hold_fdre_C_D)         0.134     2.021    stage2/rReal_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.021    
                         arrival time                           2.106    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 stage1/rReal_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=12.000ns})
  Destination:            stage2/rReal_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.309ns (58.349%)  route 0.221ns (41.651%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.137ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.609     1.611    stage1/CLK
    SLICE_X104Y52        FDRE                                         r  stage1/rReal_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y52        FDRE (Prop_fdre_C_Q)         0.164     1.775 r  stage1/rReal_reg[14]/Q
                         net (fo=3, routed)           0.221     1.996    stage1/rReal[14]
    SLICE_X102Y49        LUT2 (Prop_lut2_I0_O)        0.049     2.045 r  stage1/rReal[15]_i_3/O
                         net (fo=1, routed)           0.000     2.045    stage1/mult0/rReal_reg[15]_0[2]
    SLICE_X102Y49        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.096     2.141 r  stage1/mult0/rReal_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.141    stage2/D[15]
    SLICE_X102Y49        FDRE                                         r  stage2/rReal_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.885     2.137    stage2/CLK
    SLICE_X102Y49        FDRE                                         r  stage2/rReal_reg[15]/C
                         clock pessimism             -0.250     1.887    
    SLICE_X102Y49        FDRE (Hold_fdre_C_D)         0.134     2.021    stage2/rReal_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.021    
                         arrival time                           2.141    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 stage1/rReal_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=12.000ns})
  Destination:            stage2/rReal_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.275ns (50.984%)  route 0.264ns (49.016%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.137ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.609     1.611    stage1/CLK
    SLICE_X102Y52        FDRE                                         r  stage1/rReal_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y52        FDRE (Prop_fdre_C_Q)         0.164     1.775 r  stage1/rReal_reg[13]/Q
                         net (fo=3, routed)           0.264     2.039    stage1/mult0/rReal_reg[15][13]
    SLICE_X102Y49        LUT3 (Prop_lut3_I0_O)        0.045     2.084 r  stage1/mult0/rReal[15]_i_8/O
                         net (fo=1, routed)           0.000     2.084    stage1/mult0/rReal[15]_i_8_n_0
    SLICE_X102Y49        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     2.150 r  stage1/mult0/rReal_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.150    stage2/D[13]
    SLICE_X102Y49        FDRE                                         r  stage2/rReal_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.885     2.137    stage2/CLK
    SLICE_X102Y49        FDRE                                         r  stage2/rReal_reg[13]/C
                         clock pessimism             -0.250     1.887    
    SLICE_X102Y49        FDRE (Hold_fdre_C_D)         0.134     2.021    stage2/rReal_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.021    
                         arrival time                           2.150    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 stage1/rReal_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=12.000ns})
  Destination:            stage2/rReal_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.414ns (73.373%)  route 0.150ns (26.627%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.615     1.617    stage1/CLK
    SLICE_X105Y47        FDRE                                         r  stage1/rReal_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y47        FDRE (Prop_fdre_C_Q)         0.141     1.758 r  stage1/rReal_reg[7]/Q
                         net (fo=3, routed)           0.150     1.908    stage1/rReal[7]
    SLICE_X102Y47        LUT2 (Prop_lut2_I0_O)        0.049     1.957 r  stage1/rReal[7]_i_2/O
                         net (fo=1, routed)           0.000     1.957    stage1/mult0/rReal_reg[7][3]
    SLICE_X102Y47        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.091     2.048 r  stage1/mult0/rReal_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.048    stage1/mult0/rReal_reg[7]_i_1_n_0
    SLICE_X102Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.088 r  stage1/mult0/rReal_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.088    stage1/mult0/rReal_reg[11]_i_1_n_0
    SLICE_X102Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.128 r  stage1/mult0/rReal_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.128    stage1/mult0/rReal_reg[15]_i_1_n_0
    SLICE_X102Y50        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.181 r  stage1/mult0/rReal_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.181    stage2/D[16]
    SLICE_X102Y50        FDRE                                         r  stage2/rReal_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.879     2.131    stage2/CLK
    SLICE_X102Y50        FDRE                                         r  stage2/rReal_reg[16]/C
                         clock pessimism             -0.250     1.881    
    SLICE_X102Y50        FDRE (Hold_fdre_C_D)         0.134     2.015    stage2/rReal_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.015    
                         arrival time                           2.181    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 stage6/rReal_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=12.000ns})
  Destination:            stage7/rReal_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.250ns (73.048%)  route 0.092ns (26.952%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    1.604ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.602     1.604    stage6/CLK
    SLICE_X93Y28         FDRE                                         r  stage6/rReal_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y28         FDRE (Prop_fdre_C_Q)         0.141     1.745 r  stage6/rReal_reg[7]/Q
                         net (fo=3, routed)           0.092     1.837    stage6/mult0/rReal_reg[20][7]
    SLICE_X92Y28         LUT3 (Prop_lut3_I0_O)        0.045     1.882 r  stage6/mult0/rReal[7]_i_7__4/O
                         net (fo=1, routed)           0.000     1.882    stage6/mult0/rReal[7]_i_7__4_n_0
    SLICE_X92Y28         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.946 r  stage6/mult0/rReal_reg[7]_i_1__4/O[3]
                         net (fo=1, routed)           0.000     1.946    stage7/D[0]
    SLICE_X92Y28         FDRE                                         r  stage7/rReal_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.870     2.122    stage7/CLK
    SLICE_X92Y28         FDRE                                         r  stage7/rReal_reg[7]/C
                         clock pessimism             -0.505     1.617    
    SLICE_X92Y28         FDRE (Hold_fdre_C_D)         0.134     1.751    stage7/rReal_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 stage6/rReal_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=12.000ns})
  Destination:            stage7/rReal_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.250ns (73.048%)  route 0.092ns (26.952%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.125ns
    Source Clock Delay      (SCD):    1.607ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.605     1.607    stage6/CLK
    SLICE_X93Y31         FDRE                                         r  stage6/rReal_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y31         FDRE (Prop_fdre_C_Q)         0.141     1.748 r  stage6/rReal_reg[19]/Q
                         net (fo=3, routed)           0.092     1.840    stage6/mult0/rReal_reg[20][19]
    SLICE_X92Y31         LUT3 (Prop_lut3_I0_O)        0.045     1.885 r  stage6/mult0/rReal[19]_i_6__1/O
                         net (fo=1, routed)           0.000     1.885    stage6/mult0/rReal[19]_i_6__1_n_0
    SLICE_X92Y31         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.949 r  stage6/mult0/rReal_reg[19]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.949    stage7/D[12]
    SLICE_X92Y31         FDRE                                         r  stage7/rReal_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.873     2.125    stage7/CLK
    SLICE_X92Y31         FDRE                                         r  stage7/rReal_reg[19]/C
                         clock pessimism             -0.505     1.620    
    SLICE_X92Y31         FDRE (Hold_fdre_C_D)         0.134     1.754    stage7/rReal_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 stage6/rReal_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=12.000ns})
  Destination:            stage7/rReal_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.250ns (73.035%)  route 0.092ns (26.965%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.603     1.605    stage6/CLK
    SLICE_X93Y29         FDRE                                         r  stage6/rReal_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y29         FDRE (Prop_fdre_C_Q)         0.141     1.746 r  stage6/rReal_reg[11]/Q
                         net (fo=3, routed)           0.092     1.838    stage6/mult0/rReal_reg[20][11]
    SLICE_X92Y29         LUT3 (Prop_lut3_I0_O)        0.045     1.883 r  stage6/mult0/rReal[11]_i_6__4/O
                         net (fo=1, routed)           0.000     1.883    stage6/mult0/rReal[11]_i_6__4_n_0
    SLICE_X92Y29         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.947 r  stage6/mult0/rReal_reg[11]_i_1__4/O[3]
                         net (fo=1, routed)           0.000     1.947    stage7/D[4]
    SLICE_X92Y29         FDRE                                         r  stage7/rReal_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.871     2.123    stage7/CLK
    SLICE_X92Y29         FDRE                                         r  stage7/rReal_reg[11]/C
                         clock pessimism             -0.505     1.618    
    SLICE_X92Y29         FDRE (Hold_fdre_C_D)         0.134     1.752    stage7/rReal_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 stage6/rReal_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=12.000ns})
  Destination:            stage7/rReal_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.250ns (73.035%)  route 0.092ns (26.965%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.124ns
    Source Clock Delay      (SCD):    1.606ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.604     1.606    stage6/CLK
    SLICE_X93Y30         FDRE                                         r  stage6/rReal_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y30         FDRE (Prop_fdre_C_Q)         0.141     1.747 r  stage6/rReal_reg[15]/Q
                         net (fo=3, routed)           0.092     1.839    stage6/mult0/rReal_reg[20][15]
    SLICE_X92Y30         LUT3 (Prop_lut3_I0_O)        0.045     1.884 r  stage6/mult0/rReal[15]_i_6__4/O
                         net (fo=1, routed)           0.000     1.884    stage6/mult0/rReal[15]_i_6__4_n_0
    SLICE_X92Y30         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.948 r  stage6/mult0/rReal_reg[15]_i_1__4/O[3]
                         net (fo=1, routed)           0.000     1.948    stage7/D[8]
    SLICE_X92Y30         FDRE                                         r  stage7/rReal_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.872     2.124    stage7/CLK
    SLICE_X92Y30         FDRE                                         r  stage7/rReal_reg[15]/C
                         clock pessimism             -0.505     1.619    
    SLICE_X92Y30         FDRE (Hold_fdre_C_D)         0.134     1.753    stage7/rReal_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 stage2/rImag_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=12.000ns})
  Destination:            stage3/rImag_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.374ns (62.531%)  route 0.224ns (37.469%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.130ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.615     1.617    stage2/CLK
    SLICE_X103Y48        FDRE                                         r  stage2/rImag_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y48        FDRE (Prop_fdre_C_Q)         0.141     1.758 r  stage2/rImag_reg[3]/Q
                         net (fo=3, routed)           0.223     1.981    stage2/rImag_reg_n_0_[3]
    SLICE_X94Y48         LUT2 (Prop_lut2_I0_O)        0.049     2.030 r  stage2/rImag[3]_i_2__0/O
                         net (fo=1, routed)           0.000     2.030    stage2/mult0/rImag_reg[3][3]
    SLICE_X94Y48         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.091     2.121 r  stage2/mult0/rImag_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.121    stage2/mult0/rImag_reg[3]_i_1__0_n_0
    SLICE_X94Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.161 r  stage2/mult0/rImag_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     2.162    stage2/mult0/rImag_reg[7]_i_1__0_n_0
    SLICE_X94Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.215 r  stage2/mult0/rImag_reg[11]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.215    stage3/rImag_reg[16]_0[8]
    SLICE_X94Y50         FDRE                                         r  stage3/rImag_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.878     2.130    stage3/CLK
    SLICE_X94Y50         FDRE                                         r  stage3/rImag_reg[8]/C
                         clock pessimism             -0.250     1.880    
    SLICE_X94Y50         FDRE (Hold_fdre_C_D)         0.134     2.014    stage3/rImag_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.014    
                         arrival time                           2.215    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 stage1/rReal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=12.000ns})
  Destination:            stage2/rReal_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.256ns (72.064%)  route 0.099ns (27.936%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.136ns
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.614     1.616    stage1/CLK
    SLICE_X103Y46        FDRE                                         r  stage1/rReal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y46        FDRE (Prop_fdre_C_Q)         0.141     1.757 r  stage1/rReal_reg[0]/Q
                         net (fo=3, routed)           0.099     1.856    stage1/mult0/rReal_reg[15][0]
    SLICE_X102Y46        LUT3 (Prop_lut3_I0_O)        0.045     1.901 r  stage1/mult0/rReal[3]_i_9/O
                         net (fo=1, routed)           0.000     1.901    stage1/mult0/rReal[3]_i_9_n_0
    SLICE_X102Y46        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.971 r  stage1/mult0/rReal_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.971    stage2/D[0]
    SLICE_X102Y46        FDRE                                         r  stage2/rReal_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.884     2.136    stage2/CLK
    SLICE_X102Y46        FDRE                                         r  stage2/rReal_reg[0]/C
                         clock pessimism             -0.507     1.629    
    SLICE_X102Y46        FDRE (Hold_fdre_C_D)         0.134     1.763    stage2/rReal_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.208    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 1.000 }
Period(ns):         12.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         12.000      9.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         12.000      11.000     SLICE_X94Y33    cnt0/cnt_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         12.000      11.000     SLICE_X96Y36    cnt0/cnt_reg[1]/C
Min Period        n/a     FDSE/C   n/a            1.000         12.000      11.000     SLICE_X99Y35    cnt0/cnt_reg[2]/C
Min Period        n/a     FDSE/C   n/a            1.000         12.000      11.000     SLICE_X100Y37   cnt0/cnt_reg[2]_rep/C
Min Period        n/a     FDSE/C   n/a            1.000         12.000      11.000     SLICE_X100Y37   cnt0/cnt_reg[2]_rep__0/C
Min Period        n/a     FDSE/C   n/a            1.000         12.000      11.000     SLICE_X96Y38    cnt0/cnt_reg[3]/C
Min Period        n/a     FDSE/C   n/a            1.000         12.000      11.000     SLICE_X96Y38    cnt0/cnt_reg[4]/C
Min Period        n/a     FDSE/C   n/a            1.000         12.000      11.000     SLICE_X96Y38    cnt0/cnt_reg[5]/C
Min Period        n/a     FDSE/C   n/a            1.000         12.000      11.000     SLICE_X101Y38   cnt0/cnt_reg[6]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         11.000      10.500     SLICE_X96Y38    cnt0/cnt_reg[3]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         11.000      10.500     SLICE_X96Y38    cnt0/cnt_reg[4]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         11.000      10.500     SLICE_X96Y38    cnt0/cnt_reg[5]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         11.000      10.500     SLICE_X101Y38   cnt0/cnt_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         11.000      10.500     SLICE_X94Y45    en_s3_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         11.000      10.500     SLICE_X94Y45    en_s3_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         11.000      10.500     SLICE_X94Y45    en_s3_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         11.000      10.500     SLICE_X94Y45    en_s3_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         11.000      10.500     SLICE_X95Y38    stage4/rImag_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         11.000      10.500     SLICE_X95Y40    stage4/rImag_reg[10]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         1.000       0.500      SLICE_X94Y33    cnt0/cnt_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         1.000       0.500      SLICE_X100Y37   cnt0/cnt_reg[2]_rep/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         1.000       0.500      SLICE_X100Y37   cnt0/cnt_reg[2]_rep__0/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         1.000       0.500      SLICE_X96Y38    cnt0/cnt_reg[3]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         1.000       0.500      SLICE_X96Y38    cnt0/cnt_reg[4]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         1.000       0.500      SLICE_X96Y38    cnt0/cnt_reg[5]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         1.000       0.500      SLICE_X101Y38   cnt0/cnt_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X106Y51   stage1/rImag_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X102Y51   stage1/rImag_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X102Y51   stage1/rImag_reg[13]/C



