#! /c/iverilog/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0071A678 .scope module, "LogicCapureTB" "LogicCapureTB" 2 3;
 .timescale 0 0;
v00799040_0 .var "clk", 0 0;
v00799098_0 .var "config0", 31 0;
v007990F0_0 .var "config1", 31 0;
v00799148_0 .var "control", 31 0;
v007991A0_0 .var "datain", 7 0;
v007991F8_0 .var "resetn", 0 0;
S_0071A700 .scope module, "captureModule" "LogicCapture" 2 31, 3 1, S_0071A678;
 .timescale 0 0;
v007704D0_0 .var "BRAM_WR_Addr", 17 0;
v00770528_0 .var "address", 17 0;
v00770580_0 .net "clk", 0 0, v00799040_0; 1 drivers
v007131F0_0 .net "config0", 31 0, v00799098_0; 1 drivers
v00713248_0 .net "config1", 31 0, v007990F0_0; 1 drivers
v007132A0_0 .net "control", 31 0, v00799148_0; 1 drivers
v007132F8_0 .var "data_in_reg", 7 0;
v0071D618_0 .var "data_in_reg_prev", 7 0;
v0071D670_0 .net "datain", 7 0, v007991A0_0; 1 drivers
v0071D6C8_0 .var "dataout", 7 0;
v0071D720_0 .var "en", 0 0;
v0071D778_0 .var "falling_edges", 7 0;
v0071D9A8_0 .net "resetn", 0 0, v007991F8_0; 1 drivers
v0071DA00_0 .var "rising_edges", 7 0;
v0071DA58_0 .var "started", 0 0;
v0071DAB0_0 .var "state", 0 0;
v0071DB08_0 .var "status", 31 0;
v00798FE8_0 .var "we", 0 0;
E_0076FB10/0 .event negedge, v0071D9A8_0;
E_0076FB10/1 .event posedge, v00770580_0;
E_0076FB10 .event/or E_0076FB10/0, E_0076FB10/1;
    .scope S_0071A700;
T_0 ;
    %wait E_0076FB10;
    %load/v 8, v0071D9A8_0, 1;
    %cmpi/u 8, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %ix/load 0, 32, 0;
    %assign/v0 v0071DB08_0, 0, 0;
    %ix/load 0, 8, 0;
    %assign/v0 v007132F8_0, 0, 0;
    %ix/load 0, 8, 0;
    %assign/v0 v0071D618_0, 0, 0;
    %ix/load 0, 18, 0;
    %assign/v0 v007704D0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0071DA58_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0071DAB0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00798FE8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0071D720_0, 0, 0;
    %ix/load 0, 18, 0;
    %assign/v0 v00770528_0, 0, 0;
    %ix/load 0, 8, 0;
    %assign/v0 v0071D6C8_0, 0, 0;
    %ix/load 0, 8, 0;
    %assign/v0 v0071DA00_0, 0, 0;
    %ix/load 0, 8, 0;
    %assign/v0 v0071D778_0, 0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/v 8, v007132F8_0, 8;
    %set/v v0071D618_0, 8, 8;
    %load/v 8, v0071D670_0, 8;
    %set/v v007132F8_0, 8, 8;
    %load/v 8, v007132A0_0, 1; Only need 1 of 32 bits
; Save base=8 wid=1 in lookaside.
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_0.2, 4;
    %load/x1p 9, v007132A0_0, 1;
    %jmp T_0.3;
T_0.2 ;
    %mov 9, 2, 1;
T_0.3 ;
; Save base=9 wid=1 in lookaside.
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_0.4, 8;
    %set/v v0071DA58_0, 1, 1;
    %ix/load 0, 0, 0;
    %set/x0 v0071DB08_0, 1, 1;
    %jmp T_0.5;
T_0.4 ;
    %set/v v0071DA58_0, 0, 1;
    %ix/load 0, 0, 0;
    %set/x0 v0071DB08_0, 0, 1;
T_0.5 ;
    %load/v 8, v0071DA58_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_0.6, 4;
    %load/v 8, v0071DAB0_0, 1;
    %cmpi/u 8, 0, 1;
    %jmp/0xz  T_0.8, 4;
    %load/v 8, v0071D618_0, 8;
    %load/v 16, v007132F8_0, 8;
    %xor 8, 16, 8;
    %cmpi/u 8, 0, 8;
    %inv 4, 1;
    %jmp/0xz  T_0.10, 4;
    %load/v 8, v007704D0_0, 18;
    %set/v v00770528_0, 8, 18;
    %load/v 8, v0071D670_0, 8;
    %set/v v0071D6C8_0, 8, 8;
    %set/v v0071D720_0, 1, 1;
    %set/v v00798FE8_0, 1, 1;
    %ix/load 0, 1, 0;
    %load/vp0 8, v007704D0_0, 18;
    %ix/load 0, 18, 0;
    %assign/v0 v007704D0_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0071DAB0_0, 0, 1;
    %jmp T_0.11;
T_0.10 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0071D720_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00798FE8_0, 0, 0;
    %load/v 8, v00770528_0, 18;
    %ix/load 0, 18, 0;
    %assign/v0 v00770528_0, 0, 8;
    %load/v 8, v0071D6C8_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0071D6C8_0, 0, 8;
    %load/v 8, v007704D0_0, 18;
    %ix/load 0, 18, 0;
    %assign/v0 v007704D0_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0071DAB0_0, 0, 0;
T_0.11 ;
    %load/v 8, v007132F8_0, 8;
    %inv 8, 8;
    %load/v 16, v0071D618_0, 8;
    %and 8, 16, 8;
    %set/v v0071D778_0, 8, 8;
    %load/v 8, v007132F8_0, 8;
    %load/v 16, v0071D618_0, 8;
    %inv 16, 8;
    %and 8, 16, 8;
    %set/v v0071DA00_0, 8, 8;
    %load/v 8, v007704D0_0, 18;
    %cmp/u 8, 1, 18;
    %jmp/0xz  T_0.12, 4;
    %ix/load 0, 1, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v0071DB08_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0071DA58_0, 0, 0;
    %ix/load 0, 18, 0;
    %assign/v0 v007704D0_0, 0, 0;
T_0.12 ;
    %jmp T_0.9;
T_0.8 ;
    %load/v 8, v0071DAB0_0, 1;
    %jmp/0xz  T_0.14, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0071D720_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00798FE8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0071DAB0_0, 0, 0;
    %ix/load 0, 8, 0;
    %assign/v0 v0071D778_0, 0, 0;
    %ix/load 0, 8, 0;
    %assign/v0 v0071DA00_0, 0, 0;
T_0.14 ;
T_0.9 ;
T_0.6 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0071A678;
T_1 ;
    %ix/load 0, 1, 0;
    %assign/v0 v00799040_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007991F8_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v00799148_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v00799098_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v007990F0_0, 0, 0;
    %ix/load 0, 8, 0;
    %assign/v0 v007991A0_0, 0, 0;
    %vpi_call 2 22 "$dumpfile", "simresults.vcd";
    %vpi_call 2 23 "$dumpvars";
    %end;
    .thread T_1;
    .scope S_0071A678;
T_2 ;
    %delay 1, 0;
    %load/v 8, v00799040_0, 1;
    %inv 8, 1;
    %set/v v00799040_0, 8, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0071A678;
T_3 ;
    %delay 5, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007991F8_0, 0, 1;
    %delay 20, 0;
    %ix/load 0, 1, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v00799148_0, 0, 1;
    %delay 10, 0;
    %movi 8, 3, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v007991A0_0, 0, 8;
    %delay 4, 0;
    %movi 8, 1, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v007991A0_0, 0, 8;
    %delay 4, 0;
    %movi 8, 2, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v007991A0_0, 0, 8;
    %delay 4, 0;
    %movi 8, 1, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v007991A0_0, 0, 8;
    %delay 4, 0;
    %movi 8, 7, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v007991A0_0, 0, 8;
    %delay 4, 0;
    %movi 8, 123, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v007991A0_0, 0, 8;
    %delay 10, 0;
    %movi 8, 1, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v007991A0_0, 0, 8;
    %delay 2, 0;
    %movi 8, 33, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v007991A0_0, 0, 8;
    %delay 4, 0;
    %movi 8, 2, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v007991A0_0, 0, 8;
    %delay 6, 0;
    %ix/load 0, 8, 0;
    %assign/v0 v007991A0_0, 0, 0;
    %delay 4, 0;
    %ix/load 0, 1, 0;
    %ix/load 1, 1, 0;
    %assign/v0/x1 v00799148_0, 0, 1;
    %movi 8, 3, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v007991A0_0, 0, 8;
    %delay 4, 0;
    %movi 8, 45, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v007991A0_0, 0, 8;
    %delay 16, 0;
    %movi 8, 13, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v007991A0_0, 0, 8;
    %delay 10, 0;
    %vpi_call 2 63 "$finish";
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "LogicCaptureTB.v";
    "./LogicCapture.v";
