<design_size title="Design Size Report">
    <item name="Total Instructions per Compilation Phase">
        <table>
            <keys size="4">Phase, Step, Instructions, Description</keys>
            <column name="Compile/Link">,     734, After all functions are compiled and linked into a single design</column>
            <column name="">, , </column>
            <column name="Unroll/Inline">, , After user unroll and inline pragmas are applied</column>
            <column name="">(1) unroll,  10615, user unroll pragmas are applied</column>
            <column name="">(2) simplification,   6149, simplification of applied user unroll pragmas</column>
            <column name="">(3) inline,   6196, user inline pragmas are applied</column>
            <column name="">(4) simplification,   6126, simplification of applied user inline pragmas</column>
            <column name="">, , </column>
            <column name="Array/Struct">, , After user array partition and struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(1) array partition, 279886 *, user array partition pragmas are applied</column>
            <column name="">(2) simplification,  17610, simplification of applied user array partition &amp; struct aggregate/disaggregate pragmas</column>
            <column name="">(3) aggregate/disaggregate ,  17612, user struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(4) array reshape,  17684, apply array reshape pragmas</column>
            <column name="">(5) access patterns,  18197, array access pattern optmizations</column>
            <column name="">, , </column>
            <column name="Performance">, , After transformations are applied to meet performance pragma targets</column>
            <column name="">(1) loop simplification,  17707, loop and instruction simplification</column>
            <column name="">(2) parallelization,  17442, loops are unrolled or pipelined to meet performance targets</column>
            <column name="">(3) array partition,  17442, arrays are partitioned to meet performance targets</column>
            <column name="">(4) simplification,  17442, simplification of design after performance transformations</column>
            <column name="">, , </column>
            <column name="HW Transforms">,  17465, After hardware transfomations</column>
        </table>
    </item>
    <item name="Instructions per Function for each Compilation Phase">
        <hiertable>
            <header size="7" col0="Function" col1="Location" col2="Compile/Link" col3="Unroll/Inline" col4="Array/Struct" col5="Performance" col6="HW Transforms"/>
            <rows>
                <row id="0" col0="kernel_nlp" col1="code_generated.cpp:159" col2="734" col3="6126" col4="18197" col5="17442" col6="17465">
                    <row id="11" col0="load_tmp" col1="code_generated.cpp:12" col2="54" col3="22" col4="653" col5="652" col6="656"/>
                    <row id="8" col0="load_y" col1="code_generated.cpp:21" col2="54" col3="22" col4="653" col5="652" col6="656"/>
                    <row id="5" col0="load_A" col1="code_generated.cpp:30" col2="69" col3="29" col4="2286" col5="2285" col6="2289"/>
                    <row id="6" col0="load_x" col1="code_generated.cpp:41" col2="54" col3="22" col4="31" col5="30" col6="34"/>
                    <row id="12" col0="load_B" col1="code_generated.cpp:50" col2="69" col3="29" col4="2286" col5="2285" col6="2289"/>
                    <row id="2" col0="task0" col1="code_generated.cpp:82" col2="35" col3="381" col4="513" col5="513" col6="513"/>
                    <row id="4" col0="task1" col1="code_generated.cpp:95" col2="35" col3="381" col4="513" col5="513" col6="513"/>
                    <row id="7" col0="task2" col1="code_generated.cpp:108" col2="66" col3="2007" col4="2763" col5="2513" col6="2513"/>
                    <row id="10" col0="task3" col1="code_generated.cpp:127" col2="66" col3="2007" col4="2763" col5="2513" col6="2513"/>
                    <row id="3" col0="task4" col1="code_generated.cpp:146" col2="44" col3="1131" col4="1638" col5="1388" col6="1388"/>
                    <row id="9" col0="store_tmp" col1="code_generated.cpp:61" col2="54" col3="22" col4="279" col5="29" col6="27"/>
                    <row id="1" col0="store_y" col1="code_generated.cpp:71" col2="54" col3="22" col4="279" col5="29" col6="27"/>
                </row>
            </rows>
            <notes/>
        </hiertable>
    </item>
    <item name="Design Size Message Settings">
        <table>
            <keys size="3">Message Setting, Value, Description</keys>
            <column name="config_compile -design_size_maximum_warning">100000, Show a warning when total design instructions exceeds this value</column>
        </table>
    </item>
</design_size>

