;This file is generated by Trace32PerBuilder Version:1.0.
config 16. 8.
width 43.
BASE EAPB:0x0
;###################Tree###################
TREE "AI"
    SGROUP "u_ai_top_pwr_wrap.u_ai_top.u_powervr_ax2185_top @ awaddr_s0_ab_slv_m"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 10(0xa) mod 0(0x0) sig 1(0x1)" 
    VARX 0x00 %l SWD.read(0x00000114)
    TEXTLINE ""
    LINE.LONG 0x00 " awaddr_s0_ab_slv_m ,awaddr_s0_ab_slv_m"
    TEXTLINE ""
    SGROUP "u_ai_top_pwr_wrap.u_ai_top.u_powervr_ax2185_top @ araddr_s0_ab_slv_m"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 10(0xa) mod 0(0x0) sig 2(0x2)" 
    VARX 0x00 %l SWD.read(0x00000214)
    TEXTLINE ""
    LINE.LONG 0x00 " araddr_s0_ab_slv_m ,araddr_s0_ab_slv_m"
    TEXTLINE ""
    SGROUP "u_ai_top_pwr_wrap.u_ai_top.u_powervr_ax2185_top @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 10(0xa) mod 0(0x0) sig 3(0x3)" 
    VARX 0x00 %l SWD.read(0x00000314)
    TEXTLINE ""
    LINE.LONG 0x00 "  "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 28.--31. "                   reserved ,handshake signal for powervr cfg interface and axi debug counter" "0x0  ,%x..."
    BITFLD.LONG 0x00 27. "        awvalid_s0_ab_slv_m ," "0    ,%d..."
    BITFLD.LONG 0x00 26. "        awready_s0_ab_slv_m ," "0    ,%d..."
    BITFLD.LONG 0x00 25. "         bvalid_s0_ab_slv_m ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 24. "         bready_s0_ab_slv_m ," "0    ,%d..."
    BITFLD.LONG 0x00 23. "        arvalid_s0_ab_slv_m ," "0    ,%d..."
    BITFLD.LONG 0x00 22. "        arready_s0_ab_slv_m ," "0    ,%d..."
    BITFLD.LONG 0x00 21. "          rlast_s0_ab_slv_m ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 20. "         rvalid_s0_ab_slv_m ," "0    ,%d..."
    BITFLD.LONG 0x00 19. "         rready_s0_ab_slv_m ," "0    ,%d..."
    BITFLD.LONG 0x00 18. "          wlast_s0_ab_slv_m ," "0    ,%d..."
    BITFLD.LONG 0x00 17. "         wvalid_s0_ab_slv_m ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 16. "         wready_s0_ab_slv_m ," "0    ,%d..."
    BITFLD.LONG 0x00 15. "     trans_idle_s0_ab_slv_m ," "0    ,%d..."
    BITFLD.LONG 0x00 10.--14. " leading_wr_cnt_s0_ab_slv_m ," "0    ,%d..."
    BITFLD.LONG 0x00 5.--9. "   wr_trans_cnt_s0_ab_slv_m ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 0.--4. "   rd_trans_cnt_s0_ab_slv_m ," "0    ,%d..."
    SGROUP "u_ai_top_pwr_wrap.u_ai_top.u_powervr_ax2185_top @ awaddr_s0_ab_ddr_s"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 10(0xa) mod 0(0x0) sig 4(0x4)" 
    VARX 0x00 %l SWD.read(0x00000414)
    TEXTLINE ""
    LINE.LONG 0x00 " awaddr_s0_ab_ddr_s ,awaddr_s0_ab_ddr_s[31:0]"
    TEXTLINE ""
    SGROUP "u_ai_top_pwr_wrap.u_ai_top.u_powervr_ax2185_top @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 10(0xa) mod 0(0x0) sig 5(0x5)" 
    VARX 0x00 %l SWD.read(0x00000514)
    TEXTLINE ""
    LINE.LONG 0x00 "  "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 20.--31. "                  reserved ," "0x0   ,%x..."
    BITFLD.LONG 0x00 12.--19. " awaddr_s0_ab_ddr_s[39:32] ," "0x0   ,%x..."
    BITFLD.LONG 0x00 11. "       awvalid_s0_ab_ddr_s ," "0     ,%d..."
    BITFLD.LONG 0x00 10. "       awready_s0_ab_ddr_s ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 9. "        bvalid_s0_ab_ddr_s ," "0     ,%d..."
    BITFLD.LONG 0x00 8. "        bready_s0_ab_ddr_s ," "0     ,%d..."
    BITFLD.LONG 0x00 7. "       arvalid_s0_ab_ddr_s ," "0     ,%d..."
    BITFLD.LONG 0x00 6. "       arready_s0_ab_ddr_s ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 5. "         rlast_s0_ab_ddr_s ," "0     ,%d..."
    BITFLD.LONG 0x00 4. "        rvalid_s0_ab_ddr_s ," "0     ,%d..."
    BITFLD.LONG 0x00 3. "        rready_s0_ab_ddr_s ," "0     ,%d..."
    BITFLD.LONG 0x00 2. "         wlast_s0_ab_ddr_s ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 1. "        wvalid_s0_ab_ddr_s ," "0     ,%d..."
    BITFLD.LONG 0x00 0. "        wready_s0_ab_ddr_s ," "0     ,%d..."
    SGROUP "u_ai_top_pwr_wrap.u_ai_top.u_powervr_ax2185_top @ araddr_s0_ab_ddr_s"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 10(0xa) mod 0(0x0) sig 6(0x6)" 
    VARX 0x00 %l SWD.read(0x00000614)
    TEXTLINE ""
    LINE.LONG 0x00 " araddr_s0_ab_ddr_s ,araddr_s0_ab_ddr_s[31:0]"
    TEXTLINE ""
    SGROUP "u_ai_top_pwr_wrap.u_ai_top.u_powervr_ax2185_top @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 10(0xa) mod 0(0x0) sig 7(0x7)" 
    VARX 0x00 %l SWD.read(0x00000714)
    TEXTLINE ""
    LINE.LONG 0x00 "  "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 30.--31. "                   reserved ," "0x0  ,%x..."
    BITFLD.LONG 0x00 22.--29. "  araddr_s0_ab_ddr_s[39:32] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 21. "     trans_idle_s0_ab_ddr_s ," "0    ,%d..."
    BITFLD.LONG 0x00 14.--20. " leading_wr_cnt_s0_ab_ddr_s ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 7.--13. "   wr_trans_cnt_s0_ab_ddr_s ," "0    ,%d..."
    BITFLD.LONG 0x00 0.--6. "   rd_trans_cnt_s0_ab_ddr_s ," "0    ,%d..."
    SGROUP "u_ai_top_pwr_wrap.u_ai_top @ ai_clk_dbg_bus_0"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 10(0xa) mod 0(0x0) sig 8(0x8)" 
    VARX 0x00 %l SWD.read(0x00000814)
    TEXTLINE ""
    LINE.LONG 0x00 " ai_clk_dbg_bus_0 "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 30.--31. "                      reserved ," "0x0 ,%x..."
    BITFLD.LONG 0x00 29. "          cgm_powervr_sel_dvfs ," "0   ,%d..."
    BITFLD.LONG 0x00 26.--28. "          cgm_powervr_div_dvfs ," "0x0 ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 22.--25. " cgm_cambricon_fdiv_denom_dvfs ," "0x0 ,%x..."
    BITFLD.LONG 0x00 18.--21. "   cgm_cambricon_fdiv_num_dvfs ," "0x0 ,%x..."
    BITFLD.LONG 0x00 14.--17. "   cgm_powervr_fdiv_denom_dvfs ," "0x0 ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 10.--13. "     cgm_powervr_fdiv_num_dvfs ," "0x0 ,%x..."
    BITFLD.LONG 0x00 8.--9. "        cgm_cambricon_sel_dvfs ," "0x0 ,%x..."
    BITFLD.LONG 0x00 5.--7. "        cgm_cambricon_div_dvfs ," "0x0 ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 3.--4. "           cgm_ai_mtx_sel_dvfs ," "0x0 ,%x..."
    BITFLD.LONG 0x00 0.--2. "           cgm_ai_mtx_div_dvfs ," "0x0 ,%x..."
    SGROUP "u_ai_top_pwr_wrap.u_ai_top @ dvfs_ai_debug_bus0"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 10(0xa) mod 0(0x0) sig 9(0x9)" 
    VARX 0x00 %l SWD.read(0x00000914)
    TEXTLINE ""
    LINE.LONG 0x00 " dvfs_ai_debug_bus0 "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 23.--31. "                 reserved ," "0x0   ,%x..."
    BITFLD.LONG 0x00 22. "              ai_dvfs_req ," "0     ,%d..."
    BITFLD.LONG 0x00 21. "              ai_dvfs_ack ," "0     ,%d..."
    BITFLD.LONG 0x00 20. "   ai_sys_sw_dvfs_en_sync ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 19. "               rst_dvfs_n ," "0     ,%d..."
    BITFLD.LONG 0x00 18. "         ai_sys_dvfs_busy ," "0     ,%d..."
    BITFLD.LONG 0x00 17. "      ai_sys_dvfs_clk_req ," "0     ,%d..."
    BITFLD.LONG 0x00 16. "           cgm_powervr_en ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 15. "         cgm_cambricon_en ," "0     ,%d..."
    BITFLD.LONG 0x00 12.--14. "   powervr_dvfs_index_dfs ," "0x0   ,%x..."
    BITFLD.LONG 0x00 9.--11. " cambricon_dvfs_index_dfs ," "0x0   ,%x..."
    BITFLD.LONG 0x00 6.--8. "    ai_mtx_dvfs_index_dfs ," "0x0   ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 5. "   powervr_freq_upd_en_hw ," "0     ,%d..."
    BITFLD.LONG 0x00 4. " combricon_freq_upd_en_hw ," "0     ,%d..."
    BITFLD.LONG 0x00 3. "    ai_mtx_freq_upd_en_hw ," "0     ,%d..."
    BITFLD.LONG 0x00 2. "      powervr_freq_upd_en ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 1. "    cambricon_freq_upd_en ," "0     ,%d..."
    BITFLD.LONG 0x00 0. "       ai_mtx_freq_upd_en ," "0     ,%d..."
    SGROUP "u_ai_top_pwr_wrap.u_ai_top @ dvfs_ai_debug_bus1"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 10(0xa) mod 0(0x0) sig 10(0xa)" 
    VARX 0x00 %l SWD.read(0x00000A14)
    TEXTLINE ""
    LINE.LONG 0x00 " dvfs_ai_debug_bus1 "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "                    reserved ," "0   ,%d..."
    BITFLD.LONG 0x00 28.--30. "   cgm_powervr_mtx_div_index ," "0x0 ,%x..."
    BITFLD.LONG 0x00 25.--27. " cgm_cambricon_mtx_div_index ," "0x0 ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 22.--24. "        cgm_ai_mtx_div_index ," "0x0 ,%x..."
    BITFLD.LONG 0x00 21. "   cgm_powervr_mtx_sel_index ," "0   ,%d..."
    BITFLD.LONG 0x00 20. " cgm_cambricon_mtx_sel_index ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 18.--19. "        cgm_ai_mtx_sel_index ," "0x0 ,%x..."
    BITFLD.LONG 0x00 15.--17. "              power_vote_vol ," "0x0 ,%x..."
    BITFLD.LONG 0x00 12.--14. "          cambricon_vote_vol ," "0x0 ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 9.--11. "             ai_mtx_vote_vol ," "0x0 ,%x..."
    BITFLD.LONG 0x00 6.--8. " ai_internal_vote_voltage_hw ," "0x0 ,%x..."
    BITFLD.LONG 0x00 3.--5. "             ai_dvfs_voltage ," "0x0 ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 0.--2. "          ai_current_voltage ," "0x0 ,%x..."
    SGROUP "u_ai_top_pwr_wrap.u_ai_top @ dvfs_powervr_f_debug_bus0"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 10(0xa) mod 0(0x0) sig 11(0xb)" 
    VARX 0x00 %l SWD.read(0x00000B14)
    TEXTLINE ""
    LINE.LONG 0x00 " dvfs_powervr_f_debug_bus0 "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "          div_state_busy ," "0   ,%d..."
    BITFLD.LONG 0x00 30. "         freq_upd_bypass ," "0   ,%d..."
    BITFLD.LONG 0x00 29. "        freq_upd_hdsk_en ," "0   ,%d..."
    BITFLD.LONG 0x00 28. "   freq_upd_delay_ent_en ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 27. "          delay_cnt_done ," "0   ,%d..."
    BITFLD.LONG 0x00 26. "            delay_cnt_en ," "0   ,%d..."
    BITFLD.LONG 0x00 25. "           cfg_sample_en ," "0   ,%d..."
    BITFLD.LONG 0x00 24. "            child_upd_en ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 23. "         sel_change_lock ," "0   ,%d..."
    BITFLD.LONG 0x00 22. "  master_div_change_lock ," "0   ,%d..."
    BITFLD.LONG 0x00 21. " child_change_lock_local ," "0   ,%d..."
    BITFLD.LONG 0x00 20. "            onehot_error ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 19. "      onehot_error_all_0 ," "0   ,%d..."
    BITFLD.LONG 0x00 18. "      onehot_error_two_1 ," "0   ,%d..."
    BITFLD.LONG 0x00 17. "         child_div_state ," "0   ,%d..."
    BITFLD.LONG 0x00 16. "    child_div_state_lock ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 15. "        master_div_state ," "0   ,%d..."
    BITFLD.LONG 0x00 14. "   master_div_state_lock ," "0   ,%d..."
    BITFLD.LONG 0x00 13. "            div_upd_done ," "0   ,%d..."
    BITFLD.LONG 0x00 12. "            sel_upd_done ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 11. "   cgm_master_pause_busy ," "0   ,%d..."
    BITFLD.LONG 0x00 10. "    cgm_child_pause_busy ," "0   ,%d..."
    BITFLD.LONG 0x00 9. "               cgm_pause ," "0   ,%d..."
    BITFLD.LONG 0x00 8. "              change_det ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 7. "          cgm_sel_change ," "0   ,%d..."
    BITFLD.LONG 0x00 6. "          cgm_div_change ," "0   ,%d..."
    BITFLD.LONG 0x00 5. "            child_change ," "0   ,%d..."
    BITFLD.LONG 0x00 4. "             freq_upd_en ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 0.--3. "           current_state ," "0x0 ,%x..."
    SGROUP "u_ai_top_pwr_wrap.u_ai_top @ dvfs_powervr_f_debug_bus1"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 10(0xa) mod 0(0x0) sig 12(0xc)" 
    VARX 0x00 %l SWD.read(0x00000C14)
    TEXTLINE ""
    LINE.LONG 0x00 " dvfs_powervr_f_debug_bus1 "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 20.--31. "               reserved ," "0x0   ,%x..."
    BITFLD.LONG 0x00 19. "           cgm_sel_shdw ," "0     ,%d..."
    BITFLD.LONG 0x00 16.--18. "           cgm_div_shdw ," "0x0   ,%x..."
    BITFLD.LONG 0x00 14.--15. "                sel_ind ," "0x0   ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 13. "           cgm_sel_dvfs ," "0     ,%d..."
    BITFLD.LONG 0x00 10.--12. "           cgm_div_dvfs ," "0x0   ,%x..."
    BITFLD.LONG 0x00 9. "                cgm_sel ," "0     ,%d..."
    BITFLD.LONG 0x00 6.--8. "                cgm_div ," "0x0   ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 5. "     dvfs_freq_upd_busy ," "0     ,%d..."
    BITFLD.LONG 0x00 4. " dvfs_freq_upd_fsm_idle ," "0     ,%d..."
    BITFLD.LONG 0x00 3. "               sel_only ," "0     ,%d..."
    BITFLD.LONG 0x00 2. "              master_en ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 1. "          hdsk_time_out ," "0     ,%d..."
    BITFLD.LONG 0x00 0. "  freq_upd_bypass_valid ," "0     ,%d..."
    SGROUP "u_ai_top_pwr_wrap.u_ai_top @ dvfs_cambricon_f_debug_bus0"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 10(0xa) mod 0(0x0) sig 13(0xd)" 
    VARX 0x00 %l SWD.read(0x00000D14)
    TEXTLINE ""
    LINE.LONG 0x00 " dvfs_cambricon_f_debug_bus0 "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "          div_state_busy ," "0   ,%d..."
    BITFLD.LONG 0x00 30. "         freq_upd_bypass ," "0   ,%d..."
    BITFLD.LONG 0x00 29. "        freq_upd_hdsk_en ," "0   ,%d..."
    BITFLD.LONG 0x00 28. "   freq_upd_delay_ent_en ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 27. "          delay_cnt_done ," "0   ,%d..."
    BITFLD.LONG 0x00 26. "            delay_cnt_en ," "0   ,%d..."
    BITFLD.LONG 0x00 25. "           cfg_sample_en ," "0   ,%d..."
    BITFLD.LONG 0x00 24. "            child_upd_en ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 23. "         sel_change_lock ," "0   ,%d..."
    BITFLD.LONG 0x00 22. "  master_div_change_lock ," "0   ,%d..."
    BITFLD.LONG 0x00 21. " child_change_lock_local ," "0   ,%d..."
    BITFLD.LONG 0x00 20. "            onehot_error ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 19. "      onehot_error_all_0 ," "0   ,%d..."
    BITFLD.LONG 0x00 18. "      onehot_error_two_1 ," "0   ,%d..."
    BITFLD.LONG 0x00 17. "         child_div_state ," "0   ,%d..."
    BITFLD.LONG 0x00 16. "    child_div_state_lock ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 15. "        master_div_state ," "0   ,%d..."
    BITFLD.LONG 0x00 14. "   master_div_state_lock ," "0   ,%d..."
    BITFLD.LONG 0x00 13. "            div_upd_done ," "0   ,%d..."
    BITFLD.LONG 0x00 12. "            sel_upd_done ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 11. "   cgm_master_pause_busy ," "0   ,%d..."
    BITFLD.LONG 0x00 10. "    cgm_child_pause_busy ," "0   ,%d..."
    BITFLD.LONG 0x00 9. "               cgm_pause ," "0   ,%d..."
    BITFLD.LONG 0x00 8. "              change_det ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 7. "          cgm_sel_change ," "0   ,%d..."
    BITFLD.LONG 0x00 6. "          cgm_div_change ," "0   ,%d..."
    BITFLD.LONG 0x00 5. "            child_change ," "0   ,%d..."
    BITFLD.LONG 0x00 4. "             freq_upd_en ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 0.--3. "           current_state ," "0x0 ,%x..."
    SGROUP "u_ai_top_pwr_wrap.u_ai_top @ dvfs_cambricon_f_debug_bus1"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 10(0xa) mod 0(0x0) sig 14(0xe)" 
    VARX 0x00 %l SWD.read(0x00000E14)
    TEXTLINE ""
    LINE.LONG 0x00 " dvfs_cambricon_f_debug_bus1 "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 23.--31. "               reserved ," "0x0   ,%x..."
    BITFLD.LONG 0x00 21.--22. "           cgm_sel_shdw ," "0x0   ,%x..."
    BITFLD.LONG 0x00 18.--20. "           cgm_div_shdw ," "0x0   ,%x..."
    BITFLD.LONG 0x00 16.--17. "                sel_ind ," "0x0   ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 14.--15. "           cgm_sel_dvfs ," "0x0   ,%x..."
    BITFLD.LONG 0x00 11.--13. "           cgm_div_dvfs ," "0x0   ,%x..."
    BITFLD.LONG 0x00 9.--10. "                cgm_sel ," "0x0   ,%x..."
    BITFLD.LONG 0x00 6.--8. "                cgm_div ," "0x0   ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 5. "     dvfs_freq_upd_busy ," "0     ,%d..."
    BITFLD.LONG 0x00 4. " dvfs_freq_upd_fsm_idle ," "0     ,%d..."
    BITFLD.LONG 0x00 3. "               sel_only ," "0     ,%d..."
    BITFLD.LONG 0x00 2. "              master_en ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 1. "          hdsk_time_out ," "0     ,%d..."
    BITFLD.LONG 0x00 0. "  freq_upd_bypass_valid ," "0     ,%d..."
    SGROUP "u_ai_top_pwr_wrap.u_ai_top @ dvfs_ai_mtx_f_debug_bus0"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 10(0xa) mod 0(0x0) sig 15(0xf)" 
    VARX 0x00 %l SWD.read(0x00000F14)
    TEXTLINE ""
    LINE.LONG 0x00 " dvfs_ai_mtx_f_debug_bus0 "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "          div_state_busy ," "0   ,%d..."
    BITFLD.LONG 0x00 30. "         freq_upd_bypass ," "0   ,%d..."
    BITFLD.LONG 0x00 29. "        freq_upd_hdsk_en ," "0   ,%d..."
    BITFLD.LONG 0x00 28. "   freq_upd_delay_ent_en ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 27. "          delay_cnt_done ," "0   ,%d..."
    BITFLD.LONG 0x00 26. "            delay_cnt_en ," "0   ,%d..."
    BITFLD.LONG 0x00 25. "           cfg_sample_en ," "0   ,%d..."
    BITFLD.LONG 0x00 24. "            child_upd_en ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 23. "         sel_change_lock ," "0   ,%d..."
    BITFLD.LONG 0x00 22. "  master_div_change_lock ," "0   ,%d..."
    BITFLD.LONG 0x00 21. " child_change_lock_local ," "0   ,%d..."
    BITFLD.LONG 0x00 20. "            onehot_error ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 19. "      onehot_error_all_0 ," "0   ,%d..."
    BITFLD.LONG 0x00 18. "      onehot_error_two_1 ," "0   ,%d..."
    BITFLD.LONG 0x00 17. "         child_div_state ," "0   ,%d..."
    BITFLD.LONG 0x00 16. "    child_div_state_lock ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 15. "        master_div_state ," "0   ,%d..."
    BITFLD.LONG 0x00 14. "   master_div_state_lock ," "0   ,%d..."
    BITFLD.LONG 0x00 13. "            div_upd_done ," "0   ,%d..."
    BITFLD.LONG 0x00 12. "            sel_upd_done ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 11. "   cgm_master_pause_busy ," "0   ,%d..."
    BITFLD.LONG 0x00 10. "    cgm_child_pause_busy ," "0   ,%d..."
    BITFLD.LONG 0x00 9. "               cgm_pause ," "0   ,%d..."
    BITFLD.LONG 0x00 8. "              change_det ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 7. "          cgm_sel_change ," "0   ,%d..."
    BITFLD.LONG 0x00 6. "          cgm_div_change ," "0   ,%d..."
    BITFLD.LONG 0x00 5. "            child_change ," "0   ,%d..."
    BITFLD.LONG 0x00 4. "             freq_upd_en ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 0.--3. "           current_state ," "0x0 ,%x..."
    SGROUP "u_ai_top_pwr_wrap.u_ai_top @ dvfs_ai_mtx_f_debug_bus1"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 10(0xa) mod 0(0x0) sig 16(0x10)" 
    VARX 0x00 %l SWD.read(0x00001014)
    TEXTLINE ""
    LINE.LONG 0x00 " dvfs_ai_mtx_f_debug_bus1 "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 25.--31. "               reserved ," "0x0  ,%x..."
    BITFLD.LONG 0x00 23.--24. "           cgm_sel_shdw ," "0x0  ,%x..."
    BITFLD.LONG 0x00 20.--22. "           cgm_div_shdw ," "0x0  ,%x..."
    BITFLD.LONG 0x00 16.--19. "                sel_ind ," "0x0  ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 14.--15. "           cgm_sel_dvfs ," "0x0  ,%x..."
    BITFLD.LONG 0x00 11.--13. "           cgm_div_dvfs ," "0x0  ,%x..."
    BITFLD.LONG 0x00 9.--10. "                cgm_sel ," "0x0  ,%x..."
    BITFLD.LONG 0x00 6.--8. "                cgm_div ," "0x0  ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 5. "     dvfs_freq_upd_busy ," "0    ,%d..."
    BITFLD.LONG 0x00 4. " dvfs_freq_upd_fsm_idle ," "0    ,%d..."
    BITFLD.LONG 0x00 3. "               sel_only ," "0    ,%d..."
    BITFLD.LONG 0x00 2. "              master_en ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 1. "          hdsk_time_out ," "0    ,%d..."
    BITFLD.LONG 0x00 0. "  freq_upd_bypass_valid ," "0    ,%d..."
    SGROUP "u_ai_top_pwr_wrap.u_ai_top @ dvfs_ai_v_debug_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 10(0xa) mod 0(0x0) sig 17(0x11)" 
    VARX 0x00 %l SWD.read(0x00001114)
    TEXTLINE ""
    LINE.LONG 0x00 " dvfs_ai_v_debug_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "     dvfs_busy_fsm ," "0     ,%d..."
    BITFLD.LONG 0x00 30. "    freq_update_en ," "0     ,%d..."
    BITFLD.LONG 0x00 20.--29. "   dvfs_window_cnt ," "0     ,%d..."
    BITFLD.LONG 0x00 19. " vote_voltage_hold ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 18. "      window_close ," "0     ,%d..."
    BITFLD.LONG 0x00 17. "    window_cnt_clr ," "0     ,%d..."
    BITFLD.LONG 0x00 16. "     window_cnt_en ," "0     ,%d..."
    BITFLD.LONG 0x00 13.--15. "     current_state ," "0x0   ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 10.--12. "   current_voltage ," "0x0   ,%x..."
    BITFLD.LONG 0x00 7.--9. "      vote_voltage ," "0x0   ,%x..."
    BITFLD.LONG 0x00 6. "    dvfs_hold_comb ," "0     ,%d..."
    BITFLD.LONG 0x00 5. "     dvfs_ack_sync ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 2.--4. "      dvfs_voltage ," "0x0   ,%x..."
    BITFLD.LONG 0x00 1. "          dvfs_req ," "0     ,%d..."
    BITFLD.LONG 0x00 0. "          dvfs_ack ," "0     ,%d..."
    SGROUP "u_ai_top_pwr_wrap.u_ai_top @ nic400_ai_main_mtx_dbg_bus0"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 10(0xa) mod 0(0x0) sig 18(0x12)" 
    VARX 0x00 %l SWD.read(0x00001214)
    TEXTLINE ""
    LINE.LONG 0x00 " nic400_ai_main_mtx_dbg_bus0 "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 29.--31. " wr_trans_cnt_s0[2:0] ," "0    ,%d..."
    BITFLD.LONG 0x00 22.--28. "      rd_trans_cnt_s0 ," "0    ,%d..."
    BITFLD.LONG 0x00 21. "        trans_idle_s1 ," "0    ,%d..."
    BITFLD.LONG 0x00 14.--20. "    leading_wr_cnt_s1 ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 7.--13. "      wr_trans_cnt_s1 ," "0    ,%d..."
    BITFLD.LONG 0x00 0.--6. "      rd_trans_cnt_s1 ," "0    ,%d..."
    SGROUP "u_ai_top_pwr_wrap.u_ai_top @ nic400_ai_main_mtx_dbg_bus1"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 10(0xa) mod 0(0x0) sig 19(0x13)" 
    VARX 0x00 %l SWD.read(0x00001314)
    TEXTLINE ""
    LINE.LONG 0x00 " nic400_ai_main_mtx_dbg_bus1 "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "   rd_trans_cnt_m0[0] ," "0    ,%d..."
    BITFLD.LONG 0x00 30. "        trans_idle_m1 ," "0    ,%d..."
    BITFLD.LONG 0x00 24.--29. "    leading_wr_cnt_m1 ," "0    ,%d..."
    BITFLD.LONG 0x00 18.--23. "      wr_trans_cnt_m1 ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 12.--17. "      rd_trans_cnt_m1 ," "0    ,%d..."
    BITFLD.LONG 0x00 11. "        trans_idle_s0 ," "0    ,%d..."
    BITFLD.LONG 0x00 4.--10. "    leading_wr_cnt_s0 ," "0    ,%d..."
    BITFLD.LONG 0x00 0.--3. " wr_trans_cnt_s0[6:3] ," "0    ,%d..."
    TEXTLINE ""
    SGROUP "u_ai_top_pwr_wrap.u_ai_top @ nic400_ai_main_mtx_dbg_bus2"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 10(0xa) mod 0(0x0) sig 20(0x14)" 
    VARX 0x00 %l SWD.read(0x00001414)
    TEXTLINE ""
    LINE.LONG 0x00 " nic400_ai_main_mtx_dbg_bus2 "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 21.--31. "             reserved ," "0x0   ,%x..."
    BITFLD.LONG 0x00 20. "        trans_idle_m0 ," "0     ,%d..."
    BITFLD.LONG 0x00 13.--19. "    leading_wr_cnt_m0 ," "0     ,%d..."
    BITFLD.LONG 0x00 6.--12. "      wr_trans_cnt_m0 ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 0.--5. " rd_trans_cnt_m0[6:1] ," "0     ,%d..."
    SGROUP "u_ai_top_pwr_wrap.u_ai_top @ nic400_ai_cfg_mtx_dbg_bus0"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 10(0xa) mod 0(0x0) sig 21(0x15)" 
    VARX 0x00 %l SWD.read(0x00001514)
    TEXTLINE ""
    LINE.LONG 0x00 " nic400_ai_cfg_mtx_dbg_bus0 "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "     trans_idle_s0 ," "0    ,%d..."
    BITFLD.LONG 0x00 26.--30. " leading_wr_cnt_s0 ," "0    ,%d..."
    BITFLD.LONG 0x00 21.--25. "   wr_trans_cnt_s0 ," "0    ,%d..."
    BITFLD.LONG 0x00 16.--20. "   rd_trans_cnt_s0 ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 15. "     trans_idle_s1 ," "0    ,%d..."
    BITFLD.LONG 0x00 10.--14. " leading_wr_cnt_s1 ," "0    ,%d..."
    BITFLD.LONG 0x00 5.--9. "   wr_trans_cnt_s1 ," "0    ,%d..."
    BITFLD.LONG 0x00 0.--4. "   rd_trans_cnt_s1 ," "0    ,%d..."
    TEXTLINE ""
    SGROUP "u_ai_top_pwr_wrap.u_ai_top @ nic400_ai_cfg_mtx_dbg_bus1"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 10(0xa) mod 0(0x0) sig 22(0x16)" 
    VARX 0x00 %l SWD.read(0x00001614)
    TEXTLINE ""
    LINE.LONG 0x00 " nic400_ai_cfg_mtx_dbg_bus1 "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 30.--31. "                     reserved ," "0x0  ,%x..."
    BITFLD.LONG 0x00 29. " ai_cambricon_interrupt_valid ," "0    ,%d..."
    BITFLD.LONG 0x00 28. "                  camb_lp_req ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 27. "                  camb_lp_ack ," "0    ,%d..."
    BITFLD.LONG 0x00 26. "            cambricon_fu_idle ," "0    ,%d..."
    BITFLD.LONG 0x00 25. "            cambricon_io_idle ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 24. "          cambricon_ipu_start ," "0    ,%d..."
    BITFLD.LONG 0x00 16.--23. "                     reserved ," "0x0  ,%x..."
    BITFLD.LONG 0x00 15. "                trans_idle_m0 ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 10.--14. "            leading_wr_cnt_m0 ," "0    ,%d..."
    BITFLD.LONG 0x00 5.--9. "              wr_trans_cnt_m0 ," "0    ,%d..."
    BITFLD.LONG 0x00 0.--4. "              rd_trans_cnt_m0 ," "0    ,%d..."
    TEXTLINE ""
    SGROUP "u_ai_top_pwr_wrap.u_ai_top @ async_bridge_w_debug"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 10(0xa) mod 0(0x0) sig 23(0x17)" 
    VARX 0x00 %l SWD.read(0x00001714)
    TEXTLINE ""
    LINE.LONG 0x00 " async_bridge_w_debug "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "        BREADY_M ," "0     ,%d..."
    BITFLD.LONG 0x00 30. "        BVALID_M ," "0     ,%d..."
    BITFLD.LONG 0x00 29. "        RREADY_M ," "0     ,%d..."
    BITFLD.LONG 0x00 28. "        RVALID_M ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 27. "       ARREADY_M ," "0     ,%d..."
    BITFLD.LONG 0x00 26. "       ARVALID_M ," "0     ,%d..."
    BITFLD.LONG 0x00 25. "        WREADY_M ," "0     ,%d..."
    BITFLD.LONG 0x00 24. "        WVALID_M ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 23. "       AWREADY_M ," "0     ,%d..."
    BITFLD.LONG 0x00 22. "       AWVALID_M ," "0     ,%d..."
    BITFLD.LONG 0x00 21. "    r_ch_w_empty ," "0     ,%d..."
    BITFLD.LONG 0x00 20. "    b_ch_w_empty ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 19. "    ar_ch_w_full ," "0     ,%d..."
    BITFLD.LONG 0x00 18. "     w_ch_w_full ," "0     ,%d..."
    BITFLD.LONG 0x00 17. "    aw_ch_w_full ," "0     ,%d..."
    BITFLD.LONG 0x00 14.--16. "              cs ," "0x0   ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 13. "         csysack ," "0     ,%d..."
    BITFLD.LONG 0x00 12. "    csysreq_sync ," "0     ,%d..."
    BITFLD.LONG 0x00 11. "         cactive ," "0     ,%d..."
    BITFLD.LONG 0x00 10. "          mask_w ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 9. " leading_wr_flag ," "0     ,%d..."
    BITFLD.LONG 0x00 0.--8. "       trans_cnt ," "0     ,%d..."
    SGROUP "u_ai_top_pwr_wrap.u_ai_top @ lp_state"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 10(0xa) mod 0(0x0) sig 24(0x18)" 
    VARX 0x00 %l SWD.read(0x00001814)
    TEXTLINE ""
    LINE.LONG 0x00 " lp_state "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 21.--31. "                  reserved ," "0x0   ,%x..."
    BITFLD.LONG 0x00 20. "     ai_sys_ddr_pwr_hs_req ," "0     ,%d..."
    BITFLD.LONG 0x00 19. "           ai_ddr_wakeup_n ," "0     ,%d..."
    BITFLD.LONG 0x00 18. "     ai_sys_ddr_pwr_hs_ack ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 17. "      cactive_cd_s0_ab_ddr ," "0     ,%d..."
    BITFLD.LONG 0x00 16. "    ai_sys_srst_frc_lp_req ," "0     ,%d..."
    BITFLD.LONG 0x00 15. "    ai_sys_srst_frc_lp_ack ," "0     ,%d..."
    BITFLD.LONG 0x00 14. "             lp_state_ab_w ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 13. " lp_state_ab_ddr_cambricon ," "0     ,%d..."
    BITFLD.LONG 0x00 12. " lp_state_ab_slv_cambricon ," "0     ,%d..."
    BITFLD.LONG 0x00 11. "       lp_state_cfg_mtx_m0 ," "0     ,%d..."
    BITFLD.LONG 0x00 10. "       lp_state_cfg_mtx_s0 ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 9. "       lp_state_cfg_mtx_s1 ," "0     ,%d..."
    BITFLD.LONG 0x00 8. "       lp_state_cfg_mtx_s2 ," "0     ,%d..."
    BITFLD.LONG 0x00 7. "      lp_state_main_mtx_m0 ," "0     ,%d..."
    BITFLD.LONG 0x00 6. "      lp_state_main_mtx_m1 ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 5. "    lp_state_main_mtx_main ," "0     ,%d..."
    BITFLD.LONG 0x00 4. "      lp_state_main_mtx_s0 ," "0     ,%d..."
    BITFLD.LONG 0x00 3. "      lp_state_main_mtx_s1 ," "0     ,%d..."
    BITFLD.LONG 0x00 2. "   lp_state_rs_camb_to_mmu ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 1. "        lp_state_s0_ab_ddr ," "0     ,%d..."
    BITFLD.LONG 0x00 0. "        lp_state_s0_ab_slv ," "0     ,%d..."
TREE.END
