

================================================================
== Vitis HLS Report for 'run'
================================================================
* Date:           Wed Sep 21 17:03:10 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        detector_solid
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  14.600 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      148|      258|  2.960 us|  5.160 us|  149|  259|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------+------------------+---------+---------+----------+----------+-----+-----+----------+
        |                             |                  |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |           Instance          |      Module      |   min   |   max   |    min   |    max   | min | max |   Type   |
        +-----------------------------+------------------+---------+---------+----------+----------+-----+-----+----------+
        |grp_runTestAfterInit_fu_273  |runTestAfterInit  |      145|      145|  2.900 us|  2.900 us|    8|    8|  dataflow|
        +-----------------------------+------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_397_2  |      256|      256|         2|          -|          -|   128|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 4 2 
2 --> 3 6 
3 --> 2 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.52>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%spectopmodule_ln365 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_0" [detector_solid/abs_solid_detector.cpp:365]   --->   Operation 7 'spectopmodule' 'spectopmodule_ln365' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln365 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_15, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0" [detector_solid/abs_solid_detector.cpp:365]   --->   Operation 8 'specinterface' 'specinterface_ln365' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %gmem, void @empty_10, i32 0, i32 0, void @empty_9, i32 64, i32 0, void @empty, void @empty_8, void @empty_9, i32 16, i32 16, i32 16, i32 16, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %gmem"   --->   Operation 10 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i48 %contr"   --->   Operation 11 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %contr, void @empty_4, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_3, void @empty_2, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %contr, void @empty_1, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %trainedRegions, void @empty_4, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_3, void @empty_7, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %trainedRegions, void @empty_18, i32 0, i32 0, void @empty_9, i32 1, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %trainedRegions, i64 666, i64 207, i64 1"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %trainedRegions"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %realcheckId, void @empty_4, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_3, void @empty_14, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %realcheckId, void @empty_18, i32 0, i32 0, void @empty_9, i32 1, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %realcheckId, i64 666, i64 207, i64 1"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %realcheckId"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %n_regions_in, void @empty_4, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_3, void @empty_17, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %n_regions_in, void @empty_18, i32 0, i32 0, void @empty_9, i32 1, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %n_regions_in, i64 666, i64 207, i64 1"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %n_regions_in"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %sharedMem, void @empty_4, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_3, void @empty_13, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_5, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %sharedMem, void @empty_12, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_5, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %toScheduler, void @empty_11, i32 1, i32 1, void @empty_16, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %toScheduler"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_4, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_3, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.00ns)   --->   "%sharedMem_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %sharedMem"   --->   Operation 31 'read' 'sharedMem_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 32 [1/1] (1.00ns)   --->   "%contr_read = read i48 @_ssdm_op_Read.ap_none.i48, i48 %contr"   --->   Operation 32 'read' 'contr_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%contr_checkId_V = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %contr_read, i32 16, i32 31"   --->   Operation 33 'partselect' 'contr_checkId_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%contr_taskId_V = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32.i32, i48 %contr_read, i32 32, i32 39"   --->   Operation 34 'partselect' 'contr_taskId_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specreset_ln378 = specreset void @_ssdm_op_SpecReset, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:378]   --->   Operation 35 'specreset' 'specreset_ln378' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specreset_ln378 = specreset void @_ssdm_op_SpecReset, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:378]   --->   Operation 36 'specreset' 'specreset_ln378' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specreset_ln378 = specreset void @_ssdm_op_SpecReset, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:378]   --->   Operation 37 'specreset' 'specreset_ln378' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specreset_ln378 = specreset void @_ssdm_op_SpecReset, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:378]   --->   Operation 38 'specreset' 'specreset_ln378' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specreset_ln378 = specreset void @_ssdm_op_SpecReset, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:378]   --->   Operation 39 'specreset' 'specreset_ln378' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specreset_ln378 = specreset void @_ssdm_op_SpecReset, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:378]   --->   Operation 40 'specreset' 'specreset_ln378' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specreset_ln378 = specreset void @_ssdm_op_SpecReset, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:378]   --->   Operation 41 'specreset' 'specreset_ln378' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specreset_ln378 = specreset void @_ssdm_op_SpecReset, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:378]   --->   Operation 42 'specreset' 'specreset_ln378' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specreset_ln379 = specreset void @_ssdm_op_SpecReset, void @p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_2, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:379]   --->   Operation 43 'specreset' 'specreset_ln379' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specreset_ln379 = specreset void @_ssdm_op_SpecReset, void @p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_1, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:379]   --->   Operation 44 'specreset' 'specreset_ln379' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specreset_ln379 = specreset void @_ssdm_op_SpecReset, void @p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:379]   --->   Operation 45 'specreset' 'specreset_ln379' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specreset_ln379 = specreset void @_ssdm_op_SpecReset, void @p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_5, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:379]   --->   Operation 46 'specreset' 'specreset_ln379' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specreset_ln379 = specreset void @_ssdm_op_SpecReset, void @p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_4, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:379]   --->   Operation 47 'specreset' 'specreset_ln379' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specreset_ln379 = specreset void @_ssdm_op_SpecReset, void @p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_3, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:379]   --->   Operation 48 'specreset' 'specreset_ln379' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specreset_ln379 = specreset void @_ssdm_op_SpecReset, void @p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_8, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:379]   --->   Operation 49 'specreset' 'specreset_ln379' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specreset_ln379 = specreset void @_ssdm_op_SpecReset, void @p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_7, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:379]   --->   Operation 50 'specreset' 'specreset_ln379' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specreset_ln379 = specreset void @_ssdm_op_SpecReset, void @p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_6, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:379]   --->   Operation 51 'specreset' 'specreset_ln379' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specreset_ln379 = specreset void @_ssdm_op_SpecReset, void @run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_4, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:379]   --->   Operation 52 'specreset' 'specreset_ln379' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specreset_ln379 = specreset void @_ssdm_op_SpecReset, void @run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_3, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:379]   --->   Operation 53 'specreset' 'specreset_ln379' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specreset_ln379 = specreset void @_ssdm_op_SpecReset, void @run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_2, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:379]   --->   Operation 54 'specreset' 'specreset_ln379' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specreset_ln379 = specreset void @_ssdm_op_SpecReset, void @p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_11, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:379]   --->   Operation 55 'specreset' 'specreset_ln379' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specreset_ln379 = specreset void @_ssdm_op_SpecReset, void @p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_10, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:379]   --->   Operation 56 'specreset' 'specreset_ln379' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specreset_ln379 = specreset void @_ssdm_op_SpecReset, void @p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_9, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:379]   --->   Operation 57 'specreset' 'specreset_ln379' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specreset_ln379 = specreset void @_ssdm_op_SpecReset, void @p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_14, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:379]   --->   Operation 58 'specreset' 'specreset_ln379' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specreset_ln379 = specreset void @_ssdm_op_SpecReset, void @p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_13, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:379]   --->   Operation 59 'specreset' 'specreset_ln379' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specreset_ln379 = specreset void @_ssdm_op_SpecReset, void @p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_12, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:379]   --->   Operation 60 'specreset' 'specreset_ln379' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specreset_ln379 = specreset void @_ssdm_op_SpecReset, void @run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_7, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:379]   --->   Operation 61 'specreset' 'specreset_ln379' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specreset_ln379 = specreset void @_ssdm_op_SpecReset, void @run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_6, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:379]   --->   Operation 62 'specreset' 'specreset_ln379' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%specreset_ln379 = specreset void @_ssdm_op_SpecReset, void @run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_5, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:379]   --->   Operation 63 'specreset' 'specreset_ln379' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%specreset_ln379 = specreset void @_ssdm_op_SpecReset, void @run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_10, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:379]   --->   Operation 64 'specreset' 'specreset_ln379' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%specreset_ln379 = specreset void @_ssdm_op_SpecReset, void @run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_9, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:379]   --->   Operation 65 'specreset' 'specreset_ln379' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%specreset_ln379 = specreset void @_ssdm_op_SpecReset, void @run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_8, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:379]   --->   Operation 66 'specreset' 'specreset_ln379' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%specreset_ln379 = specreset void @_ssdm_op_SpecReset, void @run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_13, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:379]   --->   Operation 67 'specreset' 'specreset_ln379' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%specreset_ln379 = specreset void @_ssdm_op_SpecReset, void @run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_12, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:379]   --->   Operation 68 'specreset' 'specreset_ln379' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%specreset_ln379 = specreset void @_ssdm_op_SpecReset, void @run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_11, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:379]   --->   Operation 69 'specreset' 'specreset_ln379' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%specreset_ln379 = specreset void @_ssdm_op_SpecReset, void @run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_16, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:379]   --->   Operation 70 'specreset' 'specreset_ln379' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%specreset_ln379 = specreset void @_ssdm_op_SpecReset, void @run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_15, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:379]   --->   Operation 71 'specreset' 'specreset_ln379' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%specreset_ln379 = specreset void @_ssdm_op_SpecReset, void @run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_14, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:379]   --->   Operation 72 'specreset' 'specreset_ln379' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%specreset_ln379 = specreset void @_ssdm_op_SpecReset, void @run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_19, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:379]   --->   Operation 73 'specreset' 'specreset_ln379' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%specreset_ln379 = specreset void @_ssdm_op_SpecReset, void @run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_18, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:379]   --->   Operation 74 'specreset' 'specreset_ln379' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%specreset_ln379 = specreset void @_ssdm_op_SpecReset, void @run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_17, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:379]   --->   Operation 75 'specreset' 'specreset_ln379' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%specreset_ln379 = specreset void @_ssdm_op_SpecReset, void @run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_22, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:379]   --->   Operation 76 'specreset' 'specreset_ln379' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%specreset_ln379 = specreset void @_ssdm_op_SpecReset, void @run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_21, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:379]   --->   Operation 77 'specreset' 'specreset_ln379' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%specreset_ln379 = specreset void @_ssdm_op_SpecReset, void @run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_20, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:379]   --->   Operation 78 'specreset' 'specreset_ln379' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%specreset_ln379 = specreset void @_ssdm_op_SpecReset, void @run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_25, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:379]   --->   Operation 79 'specreset' 'specreset_ln379' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%specreset_ln379 = specreset void @_ssdm_op_SpecReset, void @run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_24, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:379]   --->   Operation 80 'specreset' 'specreset_ln379' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%specreset_ln379 = specreset void @_ssdm_op_SpecReset, void @run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_23, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:379]   --->   Operation 81 'specreset' 'specreset_ln379' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%specreset_ln379 = specreset void @_ssdm_op_SpecReset, void @run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_28, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:379]   --->   Operation 82 'specreset' 'specreset_ln379' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%specreset_ln379 = specreset void @_ssdm_op_SpecReset, void @run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_27, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:379]   --->   Operation 83 'specreset' 'specreset_ln379' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%specreset_ln379 = specreset void @_ssdm_op_SpecReset, void @run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_26, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:379]   --->   Operation 84 'specreset' 'specreset_ln379' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%specreset_ln379 = specreset void @_ssdm_op_SpecReset, void @run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_31, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:379]   --->   Operation 85 'specreset' 'specreset_ln379' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%specreset_ln379 = specreset void @_ssdm_op_SpecReset, void @run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_30, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:379]   --->   Operation 86 'specreset' 'specreset_ln379' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%specreset_ln379 = specreset void @_ssdm_op_SpecReset, void @run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_29, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:379]   --->   Operation 87 'specreset' 'specreset_ln379' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%specreset_ln379 = specreset void @_ssdm_op_SpecReset, void @run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_32, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:379]   --->   Operation 88 'specreset' 'specreset_ln379' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%specreset_ln379 = specreset void @_ssdm_op_SpecReset, void @run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_1, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:379]   --->   Operation 89 'specreset' 'specreset_ln379' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%specreset_ln379 = specreset void @_ssdm_op_SpecReset, void @run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:379]   --->   Operation 90 'specreset' 'specreset_ln379' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%specreset_ln380 = specreset void @_ssdm_op_SpecReset, i8 %n_regions_V, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:380]   --->   Operation 91 'specreset' 'specreset_ln380' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (3.52ns)   --->   "%outcomeInRam = add i64 %sharedMem_read, i64 16384" [detector_solid/abs_solid_detector.cpp:387]   --->   Operation 92 'add' 'outcomeInRam' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%fsmstate_load = load i1 %fsmstate" [detector_solid/abs_solid_detector.cpp:390]   --->   Operation 93 'load' 'fsmstate_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln390 = br i1 %fsmstate_load, void %for.inc13.preheader, void %if.then17" [detector_solid/abs_solid_detector.cpp:390]   --->   Operation 94 'br' 'br_ln390' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 95 'alloca' 'i' <Predicate = (!fsmstate_load)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (1.58ns)   --->   "%store_ln397 = store i8 0, i8 %i" [detector_solid/abs_solid_detector.cpp:397]   --->   Operation 96 'store' 'store_ln397' <Predicate = (!fsmstate_load)> <Delay = 1.58>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln397 = br void %for.inc13" [detector_solid/abs_solid_detector.cpp:397]   --->   Operation 97 'br' 'br_ln397' <Predicate = (!fsmstate_load)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.50>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%i_1 = load i8 %i" [detector_solid/abs_solid_detector.cpp:397]   --->   Operation 98 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln397 = zext i8 %i_1" [detector_solid/abs_solid_detector.cpp:397]   --->   Operation 99 'zext' 'zext_ln397' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (1.55ns)   --->   "%icmp_ln397 = icmp_eq  i8 %i_1, i8 128" [detector_solid/abs_solid_detector.cpp:397]   --->   Operation 100 'icmp' 'icmp_ln397' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 101 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (1.91ns)   --->   "%i_2 = add i8 %i_1, i8 1" [detector_solid/abs_solid_detector.cpp:397]   --->   Operation 102 'add' 'i_2' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln397 = br i1 %icmp_ln397, void %for.inc13.split, void %for.end15" [detector_solid/abs_solid_detector.cpp:397]   --->   Operation 103 'br' 'br_ln397' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%n_regions_in_addr = getelementptr i8 %n_regions_in, i64 0, i64 %zext_ln397" [detector_solid/abs_solid_detector.cpp:399]   --->   Operation 104 'getelementptr' 'n_regions_in_addr' <Predicate = (!icmp_ln397)> <Delay = 0.00>
ST_2 : Operation 105 [2/2] (3.25ns)   --->   "%n_regions_in_load = load i7 %n_regions_in_addr" [detector_solid/abs_solid_detector.cpp:399]   --->   Operation 105 'load' 'n_regions_in_load' <Predicate = (!icmp_ln397)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 128> <RAM>
ST_2 : Operation 106 [1/1] (1.58ns)   --->   "%store_ln397 = store i8 %i_2, i8 %i" [detector_solid/abs_solid_detector.cpp:397]   --->   Operation 106 'store' 'store_ln397' <Predicate = (!icmp_ln397)> <Delay = 1.58>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%store_ln403 = store i1 1, i1 %fsmstate" [detector_solid/abs_solid_detector.cpp:403]   --->   Operation 107 'store' 'store_ln403' <Predicate = (icmp_ln397)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln405 = br void %if.end19" [detector_solid/abs_solid_detector.cpp:405]   --->   Operation 108 'br' 'br_ln405' <Predicate = (icmp_ln397)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.50>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%specloopname_ln397 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [detector_solid/abs_solid_detector.cpp:397]   --->   Operation 109 'specloopname' 'specloopname_ln397' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [1/2] (3.25ns)   --->   "%n_regions_in_load = load i7 %n_regions_in_addr" [detector_solid/abs_solid_detector.cpp:399]   --->   Operation 110 'load' 'n_regions_in_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 128> <RAM>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%n_regions_V_addr = getelementptr i8 %n_regions_V, i64 0, i64 %zext_ln397" [detector_solid/abs_solid_detector.cpp:399]   --->   Operation 111 'getelementptr' 'n_regions_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (3.25ns)   --->   "%store_ln399 = store i8 %n_regions_in_load, i7 %n_regions_V_addr" [detector_solid/abs_solid_detector.cpp:399]   --->   Operation 112 'store' 'store_ln399' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln397 = br void %for.inc13" [detector_solid/abs_solid_detector.cpp:397]   --->   Operation 113 'br' 'br_ln397' <Predicate = true> <Delay = 0.00>

State 4 <SV = 1> <Delay = 14.6>
ST_4 : Operation 114 [2/2] (14.6ns)   --->   "%call_ln406 = call void @runTestAfterInit, i256 %gmem, i64 %sharedMem_read, i8 %contr_taskId_V, i16 %contr_checkId_V, i64 %outcomeInRam, i8 %toScheduler, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data, i8 %n_regions_V" [detector_solid/abs_solid_detector.cpp:406]   --->   Operation 114 'call' 'call_ln406' <Predicate = true> <Delay = 14.6> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 115 [1/2] (0.00ns)   --->   "%call_ln406 = call void @runTestAfterInit, i256 %gmem, i64 %sharedMem_read, i8 %contr_taskId_V, i16 %contr_checkId_V, i64 %outcomeInRam, i8 %toScheduler, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data, i8 %n_regions_V" [detector_solid/abs_solid_detector.cpp:406]   --->   Operation 115 'call' 'call_ln406' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end19"   --->   Operation 116 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 6 <SV = 3> <Delay = 0.00>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%ret_ln408 = ret" [detector_solid/abs_solid_detector.cpp:408]   --->   Operation 117 'ret' 'ret_ln408' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_chain:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ contr]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ trainedRegions]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ realcheckId]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ n_regions_in]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ sharedMem]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ toScheduler]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ fsmstate]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ n_regions_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln365 (spectopmodule    ) [ 0000000]
specinterface_ln365 (specinterface    ) [ 0000000]
specinterface_ln0   (specinterface    ) [ 0000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000]
specinterface_ln0   (specinterface    ) [ 0000000]
specinterface_ln0   (specinterface    ) [ 0000000]
specinterface_ln0   (specinterface    ) [ 0000000]
specinterface_ln0   (specinterface    ) [ 0000000]
specmemcore_ln0     (specmemcore      ) [ 0000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000]
specinterface_ln0   (specinterface    ) [ 0000000]
specinterface_ln0   (specinterface    ) [ 0000000]
specmemcore_ln0     (specmemcore      ) [ 0000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000]
specinterface_ln0   (specinterface    ) [ 0000000]
specinterface_ln0   (specinterface    ) [ 0000000]
specmemcore_ln0     (specmemcore      ) [ 0000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000]
specinterface_ln0   (specinterface    ) [ 0000000]
specinterface_ln0   (specinterface    ) [ 0000000]
specinterface_ln0   (specinterface    ) [ 0000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000]
specinterface_ln0   (specinterface    ) [ 0000000]
sharedMem_read      (read             ) [ 0000110]
contr_read          (read             ) [ 0000000]
contr_checkId_V     (partselect       ) [ 0000110]
contr_taskId_V      (partselect       ) [ 0000110]
specreset_ln378     (specreset        ) [ 0000000]
specreset_ln378     (specreset        ) [ 0000000]
specreset_ln378     (specreset        ) [ 0000000]
specreset_ln378     (specreset        ) [ 0000000]
specreset_ln378     (specreset        ) [ 0000000]
specreset_ln378     (specreset        ) [ 0000000]
specreset_ln378     (specreset        ) [ 0000000]
specreset_ln378     (specreset        ) [ 0000000]
specreset_ln379     (specreset        ) [ 0000000]
specreset_ln379     (specreset        ) [ 0000000]
specreset_ln379     (specreset        ) [ 0000000]
specreset_ln379     (specreset        ) [ 0000000]
specreset_ln379     (specreset        ) [ 0000000]
specreset_ln379     (specreset        ) [ 0000000]
specreset_ln379     (specreset        ) [ 0000000]
specreset_ln379     (specreset        ) [ 0000000]
specreset_ln379     (specreset        ) [ 0000000]
specreset_ln379     (specreset        ) [ 0000000]
specreset_ln379     (specreset        ) [ 0000000]
specreset_ln379     (specreset        ) [ 0000000]
specreset_ln379     (specreset        ) [ 0000000]
specreset_ln379     (specreset        ) [ 0000000]
specreset_ln379     (specreset        ) [ 0000000]
specreset_ln379     (specreset        ) [ 0000000]
specreset_ln379     (specreset        ) [ 0000000]
specreset_ln379     (specreset        ) [ 0000000]
specreset_ln379     (specreset        ) [ 0000000]
specreset_ln379     (specreset        ) [ 0000000]
specreset_ln379     (specreset        ) [ 0000000]
specreset_ln379     (specreset        ) [ 0000000]
specreset_ln379     (specreset        ) [ 0000000]
specreset_ln379     (specreset        ) [ 0000000]
specreset_ln379     (specreset        ) [ 0000000]
specreset_ln379     (specreset        ) [ 0000000]
specreset_ln379     (specreset        ) [ 0000000]
specreset_ln379     (specreset        ) [ 0000000]
specreset_ln379     (specreset        ) [ 0000000]
specreset_ln379     (specreset        ) [ 0000000]
specreset_ln379     (specreset        ) [ 0000000]
specreset_ln379     (specreset        ) [ 0000000]
specreset_ln379     (specreset        ) [ 0000000]
specreset_ln379     (specreset        ) [ 0000000]
specreset_ln379     (specreset        ) [ 0000000]
specreset_ln379     (specreset        ) [ 0000000]
specreset_ln379     (specreset        ) [ 0000000]
specreset_ln379     (specreset        ) [ 0000000]
specreset_ln379     (specreset        ) [ 0000000]
specreset_ln379     (specreset        ) [ 0000000]
specreset_ln379     (specreset        ) [ 0000000]
specreset_ln379     (specreset        ) [ 0000000]
specreset_ln379     (specreset        ) [ 0000000]
specreset_ln379     (specreset        ) [ 0000000]
specreset_ln379     (specreset        ) [ 0000000]
specreset_ln379     (specreset        ) [ 0000000]
specreset_ln379     (specreset        ) [ 0000000]
specreset_ln379     (specreset        ) [ 0000000]
specreset_ln380     (specreset        ) [ 0000000]
outcomeInRam        (add              ) [ 0000110]
fsmstate_load       (load             ) [ 0100000]
br_ln390            (br               ) [ 0000000]
i                   (alloca           ) [ 0111000]
store_ln397         (store            ) [ 0000000]
br_ln397            (br               ) [ 0000000]
i_1                 (load             ) [ 0000000]
zext_ln397          (zext             ) [ 0001000]
icmp_ln397          (icmp             ) [ 0011000]
empty               (speclooptripcount) [ 0000000]
i_2                 (add              ) [ 0000000]
br_ln397            (br               ) [ 0000000]
n_regions_in_addr   (getelementptr    ) [ 0001000]
store_ln397         (store            ) [ 0000000]
store_ln403         (store            ) [ 0000000]
br_ln405            (br               ) [ 0000000]
specloopname_ln397  (specloopname     ) [ 0000000]
n_regions_in_load   (load             ) [ 0000000]
n_regions_V_addr    (getelementptr    ) [ 0000000]
store_ln399         (store            ) [ 0000000]
br_ln397            (br               ) [ 0000000]
call_ln406          (call             ) [ 0000000]
br_ln0              (br               ) [ 0000000]
ret_ln408           (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="contr">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="contr"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="trainedRegions">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="trainedRegions"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="realcheckId">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="realcheckId"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="n_regions_in">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n_regions_in"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="sharedMem">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sharedMem"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="toScheduler">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="toScheduler"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="fsmstate">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fsmstate"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="n_regions_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n_regions_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i48"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i48.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i48.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecReset"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_2"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_1"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_5"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_4"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_3"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_8"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_7"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_6"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_4"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_3"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_2"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_11"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_10"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_9"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_14"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_13"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_12"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_7"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_6"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_5"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_10"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_9"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_8"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_13"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_12"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_11"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_16"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_15"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_14"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_19"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_18"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_17"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_22"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_21"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_20"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_25"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_24"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_23"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_28"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_27"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_26"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_31"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_30"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_29"/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_32"/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_1"/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions"/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="runTestAfterInit"/></StgValue>
</bind>
</comp>

<comp id="230" class="1004" name="i_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="sharedMem_read_read_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="64" slack="0"/>
<pin id="236" dir="0" index="1" bw="64" slack="0"/>
<pin id="237" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sharedMem_read/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="contr_read_read_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="48" slack="0"/>
<pin id="242" dir="0" index="1" bw="48" slack="0"/>
<pin id="243" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="contr_read/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="n_regions_in_addr_gep_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="8" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="0" index="2" bw="8" slack="0"/>
<pin id="250" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="n_regions_in_addr/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="grp_access_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="7" slack="0"/>
<pin id="255" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="256" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="257" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="n_regions_in_load/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="n_regions_V_addr_gep_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="8" slack="0"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="0" index="2" bw="8" slack="1"/>
<pin id="263" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="n_regions_V_addr/3 "/>
</bind>
</comp>

<comp id="266" class="1004" name="store_ln399_access_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="7" slack="0"/>
<pin id="268" dir="0" index="1" bw="8" slack="0"/>
<pin id="269" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="270" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln399/3 "/>
</bind>
</comp>

<comp id="273" class="1004" name="grp_runTestAfterInit_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="0" slack="0"/>
<pin id="275" dir="0" index="1" bw="256" slack="0"/>
<pin id="276" dir="0" index="2" bw="64" slack="1"/>
<pin id="277" dir="0" index="3" bw="8" slack="1"/>
<pin id="278" dir="0" index="4" bw="16" slack="1"/>
<pin id="279" dir="0" index="5" bw="64" slack="1"/>
<pin id="280" dir="0" index="6" bw="8" slack="0"/>
<pin id="281" dir="0" index="7" bw="32" slack="0"/>
<pin id="282" dir="0" index="8" bw="32" slack="0"/>
<pin id="283" dir="0" index="9" bw="32" slack="0"/>
<pin id="284" dir="0" index="10" bw="32" slack="0"/>
<pin id="285" dir="0" index="11" bw="32" slack="0"/>
<pin id="286" dir="0" index="12" bw="32" slack="0"/>
<pin id="287" dir="0" index="13" bw="32" slack="0"/>
<pin id="288" dir="0" index="14" bw="32" slack="0"/>
<pin id="289" dir="0" index="15" bw="8" slack="0"/>
<pin id="290" dir="1" index="16" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln406/4 "/>
</bind>
</comp>

<comp id="303" class="1004" name="contr_checkId_V_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="16" slack="0"/>
<pin id="305" dir="0" index="1" bw="48" slack="0"/>
<pin id="306" dir="0" index="2" bw="6" slack="0"/>
<pin id="307" dir="0" index="3" bw="6" slack="0"/>
<pin id="308" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="contr_checkId_V/1 "/>
</bind>
</comp>

<comp id="313" class="1004" name="contr_taskId_V_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="8" slack="0"/>
<pin id="315" dir="0" index="1" bw="48" slack="0"/>
<pin id="316" dir="0" index="2" bw="7" slack="0"/>
<pin id="317" dir="0" index="3" bw="7" slack="0"/>
<pin id="318" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="contr_taskId_V/1 "/>
</bind>
</comp>

<comp id="323" class="1004" name="outcomeInRam_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="64" slack="0"/>
<pin id="325" dir="0" index="1" bw="16" slack="0"/>
<pin id="326" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="outcomeInRam/1 "/>
</bind>
</comp>

<comp id="329" class="1004" name="fsmstate_load_load_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="0"/>
<pin id="331" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fsmstate_load/1 "/>
</bind>
</comp>

<comp id="333" class="1004" name="store_ln397_store_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="1" slack="0"/>
<pin id="335" dir="0" index="1" bw="8" slack="0"/>
<pin id="336" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln397/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="i_1_load_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="8" slack="1"/>
<pin id="340" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="zext_ln397_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="8" slack="0"/>
<pin id="343" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln397/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="icmp_ln397_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="8" slack="0"/>
<pin id="348" dir="0" index="1" bw="8" slack="0"/>
<pin id="349" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln397/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="i_2_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="8" slack="0"/>
<pin id="354" dir="0" index="1" bw="1" slack="0"/>
<pin id="355" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/2 "/>
</bind>
</comp>

<comp id="358" class="1004" name="store_ln397_store_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="8" slack="0"/>
<pin id="360" dir="0" index="1" bw="8" slack="1"/>
<pin id="361" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln397/2 "/>
</bind>
</comp>

<comp id="363" class="1004" name="store_ln403_store_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="1" slack="0"/>
<pin id="365" dir="0" index="1" bw="1" slack="0"/>
<pin id="366" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln403/2 "/>
</bind>
</comp>

<comp id="369" class="1005" name="sharedMem_read_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="64" slack="1"/>
<pin id="371" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sharedMem_read "/>
</bind>
</comp>

<comp id="374" class="1005" name="contr_checkId_V_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="16" slack="1"/>
<pin id="376" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="contr_checkId_V "/>
</bind>
</comp>

<comp id="379" class="1005" name="contr_taskId_V_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="8" slack="1"/>
<pin id="381" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="contr_taskId_V "/>
</bind>
</comp>

<comp id="384" class="1005" name="outcomeInRam_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="64" slack="1"/>
<pin id="386" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="outcomeInRam "/>
</bind>
</comp>

<comp id="392" class="1005" name="i_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="8" slack="0"/>
<pin id="394" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="399" class="1005" name="zext_ln397_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="64" slack="1"/>
<pin id="401" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln397 "/>
</bind>
</comp>

<comp id="407" class="1005" name="n_regions_in_addr_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="7" slack="1"/>
<pin id="409" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="n_regions_in_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="233"><net_src comp="72" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="238"><net_src comp="96" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="10" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="98" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="2" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="251"><net_src comp="8" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="220" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="258"><net_src comp="246" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="264"><net_src comp="16" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="265"><net_src comp="220" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="271"><net_src comp="253" pin="3"/><net_sink comp="266" pin=1"/></net>

<net id="272"><net_src comp="259" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="291"><net_src comp="228" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="292"><net_src comp="0" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="293"><net_src comp="12" pin="0"/><net_sink comp="273" pin=6"/></net>

<net id="294"><net_src comp="18" pin="0"/><net_sink comp="273" pin=7"/></net>

<net id="295"><net_src comp="20" pin="0"/><net_sink comp="273" pin=8"/></net>

<net id="296"><net_src comp="22" pin="0"/><net_sink comp="273" pin=9"/></net>

<net id="297"><net_src comp="24" pin="0"/><net_sink comp="273" pin=10"/></net>

<net id="298"><net_src comp="26" pin="0"/><net_sink comp="273" pin=11"/></net>

<net id="299"><net_src comp="28" pin="0"/><net_sink comp="273" pin=12"/></net>

<net id="300"><net_src comp="30" pin="0"/><net_sink comp="273" pin=13"/></net>

<net id="301"><net_src comp="32" pin="0"/><net_sink comp="273" pin=14"/></net>

<net id="302"><net_src comp="16" pin="0"/><net_sink comp="273" pin=15"/></net>

<net id="309"><net_src comp="100" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="310"><net_src comp="240" pin="2"/><net_sink comp="303" pin=1"/></net>

<net id="311"><net_src comp="56" pin="0"/><net_sink comp="303" pin=2"/></net>

<net id="312"><net_src comp="102" pin="0"/><net_sink comp="303" pin=3"/></net>

<net id="319"><net_src comp="104" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="320"><net_src comp="240" pin="2"/><net_sink comp="313" pin=1"/></net>

<net id="321"><net_src comp="106" pin="0"/><net_sink comp="313" pin=2"/></net>

<net id="322"><net_src comp="108" pin="0"/><net_sink comp="313" pin=3"/></net>

<net id="327"><net_src comp="234" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="208" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="332"><net_src comp="14" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="337"><net_src comp="210" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="344"><net_src comp="338" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="350"><net_src comp="338" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="212" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="356"><net_src comp="338" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="218" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="362"><net_src comp="352" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="367"><net_src comp="222" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="14" pin="0"/><net_sink comp="363" pin=1"/></net>

<net id="372"><net_src comp="234" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="273" pin=2"/></net>

<net id="377"><net_src comp="303" pin="4"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="273" pin=4"/></net>

<net id="382"><net_src comp="313" pin="4"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="273" pin=3"/></net>

<net id="387"><net_src comp="323" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="273" pin=5"/></net>

<net id="395"><net_src comp="230" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="397"><net_src comp="392" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="398"><net_src comp="392" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="402"><net_src comp="341" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="410"><net_src comp="246" pin="3"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="253" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {4 5 }
	Port: toScheduler | {4 5 }
	Port: fsmstate | {2 }
	Port: n_regions_V | {3 }
	Port: run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7 | {4 5 }
	Port: run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6 | {4 5 }
	Port: run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5 | {4 5 }
	Port: run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4 | {4 5 }
	Port: run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3 | {4 5 }
	Port: run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2 | {4 5 }
	Port: run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1 | {4 5 }
	Port: run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data | {4 5 }
 - Input state : 
	Port: run : gmem | {4 5 }
	Port: run : contr | {1 }
	Port: run : n_regions_in | {2 3 }
	Port: run : sharedMem | {1 }
	Port: run : fsmstate | {1 }
	Port: run : n_regions_V | {4 5 }
	Port: run : run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7 | {4 5 }
	Port: run : run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6 | {4 5 }
	Port: run : run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5 | {4 5 }
	Port: run : run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4 | {4 5 }
	Port: run : run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3 | {4 5 }
	Port: run : run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2 | {4 5 }
	Port: run : run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1 | {4 5 }
	Port: run : run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data | {4 5 }
  - Chain level:
	State 1
		br_ln390 : 1
		store_ln397 : 1
	State 2
		zext_ln397 : 1
		icmp_ln397 : 1
		i_2 : 1
		br_ln397 : 2
		n_regions_in_addr : 2
		n_regions_in_load : 3
		store_ln397 : 2
	State 3
		store_ln399 : 1
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  Delay  |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|   call   | grp_runTestAfterInit_fu_273 | 25.1498 |   2543  |   1403  |
|----------|-----------------------------|---------|---------|---------|
|    add   |     outcomeInRam_fu_323     |    0    |    0    |    71   |
|          |          i_2_fu_352         |    0    |    0    |    15   |
|----------|-----------------------------|---------|---------|---------|
|   icmp   |      icmp_ln397_fu_346      |    0    |    0    |    11   |
|----------|-----------------------------|---------|---------|---------|
|   read   |  sharedMem_read_read_fu_234 |    0    |    0    |    0    |
|          |    contr_read_read_fu_240   |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|partselect|    contr_checkId_V_fu_303   |    0    |    0    |    0    |
|          |    contr_taskId_V_fu_313    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   zext   |      zext_ln397_fu_341      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             | 25.1498 |   2543  |   1500  |
|----------|-----------------------------|---------|---------|---------|

Memories:
+-------------------------------------------------------------+--------+--------+--------+--------+
|                                                             |  BRAM  |   FF   |   LUT  |  URAM  |
+-------------------------------------------------------------+--------+--------+--------+--------+
|                         n_regions_V                         |    1   |    0   |    0   |    0   |
| run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data |    1   |    0   |    0   |    0   |
|run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1|    1   |    0   |    0   |    0   |
|run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2|    1   |    0   |    0   |    0   |
|run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3|    1   |    0   |    0   |    0   |
|run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4|    1   |    0   |    0   |    0   |
|run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5|    1   |    0   |    0   |    0   |
|run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6|    1   |    0   |    0   |    0   |
|run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7|    1   |    0   |    0   |    0   |
+-------------------------------------------------------------+--------+--------+--------+--------+
|                            Total                            |    9   |    0   |    0   |    0   |
+-------------------------------------------------------------+--------+--------+--------+--------+

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
| contr_checkId_V_reg_374 |   16   |
|  contr_taskId_V_reg_379 |    8   |
|        i_reg_392        |    8   |
|n_regions_in_addr_reg_407|    7   |
|   outcomeInRam_reg_384  |   64   |
|  sharedMem_read_reg_369 |   64   |
|    zext_ln397_reg_399   |   64   |
+-------------------------+--------+
|          Total          |   231  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_253 |  p0  |   2  |   7  |   14   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   14   ||  1.588  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   25   |  2543  |  1500  |    -   |
|   Memory  |    9   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    1   |    -   |    9   |    -   |
|  Register |    -   |    -   |   231  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    9   |   26   |  2774  |  1509  |    0   |
+-----------+--------+--------+--------+--------+--------+
