# 75daysRTL
75 Days of RTL Code covering all the designs used in logic circuits for VLSI.
<br>
Language Used - Verilog 
<br>
Software Used - Vivado Ml 2022.2

Day 1 - Half Adder using Verilog
<br>
Day 2 - Full Adder using Half Adder
<br>
Day 3 - Full Subtractor using Half Saubtractor
<br>
Day 4 - 4bit Ripple Carry Adder

