

================================================================
== Vitis HLS Report for 'systolic_array_k_768_3_Loop_data_drain_C_proc'
================================================================
* Date:           Tue Sep  5 09:52:56 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.415 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       14|       14|  0.140 us|  0.140 us|   14|   14|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- data_drain_C  |       12|       12|         2|          1|          1|    12|       yes|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.41>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%n = alloca i32 1"   --->   Operation 5 'alloca' 'n' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_C_drainer_0, void @empty_40, i32 0, i32 0, void @empty_39, i32 0, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_C_drainer_1, void @empty_40, i32 0, i32 0, void @empty_39, i32 0, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_C_drainer_2, void @empty_40, i32 0, i32 0, void @empty_39, i32 0, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_C_drainer_3, void @empty_40, i32 0, i32 0, void @empty_39, i32 0, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_C_drainer_4, void @empty_40, i32 0, i32 0, void @empty_39, i32 0, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_C_drainer_5, void @empty_40, i32 0, i32 0, void @empty_39, i32 0, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_C_drainer_6, void @empty_40, i32 0, i32 0, void @empty_39, i32 0, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_C_drainer_7, void @empty_40, i32 0, i32 0, void @empty_39, i32 0, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_C_drainer_8, void @empty_40, i32 0, i32 0, void @empty_39, i32 0, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_C_drainer_9, void @empty_40, i32 0, i32 0, void @empty_39, i32 0, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_C_drainer_10, void @empty_40, i32 0, i32 0, void @empty_39, i32 0, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_C_drainer_11, void @empty_40, i32 0, i32 0, void @empty_39, i32 0, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (3.63ns)   --->   "%p_read_271 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read143"   --->   Operation 18 'read' 'p_read_271' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 19 [1/1] (3.63ns)   --->   "%p_read_272 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read142"   --->   Operation 19 'read' 'p_read_272' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 20 [1/1] (3.63ns)   --->   "%p_read_273 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read141"   --->   Operation 20 'read' 'p_read_273' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 21 [1/1] (3.63ns)   --->   "%p_read_274 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read140"   --->   Operation 21 'read' 'p_read_274' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 22 [1/1] (3.63ns)   --->   "%p_read_275 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read139"   --->   Operation 22 'read' 'p_read_275' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 23 [1/1] (3.63ns)   --->   "%p_read_276 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read138"   --->   Operation 23 'read' 'p_read_276' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 24 [1/1] (3.63ns)   --->   "%p_read_277 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read137"   --->   Operation 24 'read' 'p_read_277' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 25 [1/1] (3.63ns)   --->   "%p_read_278 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read136"   --->   Operation 25 'read' 'p_read_278' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 26 [1/1] (3.63ns)   --->   "%p_read_279 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read135"   --->   Operation 26 'read' 'p_read_279' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 27 [1/1] (3.63ns)   --->   "%p_read_280 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read134"   --->   Operation 27 'read' 'p_read_280' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 28 [1/1] (3.63ns)   --->   "%p_read_281 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read133"   --->   Operation 28 'read' 'p_read_281' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 29 [1/1] (3.63ns)   --->   "%p_read_282 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read132"   --->   Operation 29 'read' 'p_read_282' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 30 [1/1] (3.63ns)   --->   "%p_read_283 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read131"   --->   Operation 30 'read' 'p_read_283' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 31 [1/1] (3.63ns)   --->   "%p_read_284 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read130"   --->   Operation 31 'read' 'p_read_284' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 32 [1/1] (3.63ns)   --->   "%p_read_285 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read129"   --->   Operation 32 'read' 'p_read_285' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 33 [1/1] (3.63ns)   --->   "%p_read_286 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read128"   --->   Operation 33 'read' 'p_read_286' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 34 [1/1] (3.63ns)   --->   "%p_read_287 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read127"   --->   Operation 34 'read' 'p_read_287' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 35 [1/1] (3.63ns)   --->   "%p_read_288 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read126"   --->   Operation 35 'read' 'p_read_288' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 36 [1/1] (3.63ns)   --->   "%p_read_289 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read125"   --->   Operation 36 'read' 'p_read_289' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 37 [1/1] (3.63ns)   --->   "%p_read_290 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read124"   --->   Operation 37 'read' 'p_read_290' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 38 [1/1] (3.63ns)   --->   "%p_read_291 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read123"   --->   Operation 38 'read' 'p_read_291' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 39 [1/1] (3.63ns)   --->   "%p_read_292 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read122"   --->   Operation 39 'read' 'p_read_292' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 40 [1/1] (3.63ns)   --->   "%p_read_293 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read121"   --->   Operation 40 'read' 'p_read_293' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 41 [1/1] (3.63ns)   --->   "%p_read_294 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read120"   --->   Operation 41 'read' 'p_read_294' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 42 [1/1] (3.63ns)   --->   "%p_read_295 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read119"   --->   Operation 42 'read' 'p_read_295' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 43 [1/1] (3.63ns)   --->   "%p_read_296 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read118"   --->   Operation 43 'read' 'p_read_296' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 44 [1/1] (3.63ns)   --->   "%p_read_297 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read117"   --->   Operation 44 'read' 'p_read_297' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 45 [1/1] (3.63ns)   --->   "%p_read_298 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read116"   --->   Operation 45 'read' 'p_read_298' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 46 [1/1] (3.63ns)   --->   "%p_read_299 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read115"   --->   Operation 46 'read' 'p_read_299' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 47 [1/1] (3.63ns)   --->   "%p_read_300 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read114"   --->   Operation 47 'read' 'p_read_300' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 48 [1/1] (3.63ns)   --->   "%p_read_301 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read113"   --->   Operation 48 'read' 'p_read_301' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 49 [1/1] (3.63ns)   --->   "%p_read_302 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read112"   --->   Operation 49 'read' 'p_read_302' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 50 [1/1] (3.63ns)   --->   "%p_read_303 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read111"   --->   Operation 50 'read' 'p_read_303' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 51 [1/1] (3.63ns)   --->   "%p_read_304 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read110"   --->   Operation 51 'read' 'p_read_304' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 52 [1/1] (3.63ns)   --->   "%p_read_305 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read109"   --->   Operation 52 'read' 'p_read_305' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 53 [1/1] (3.63ns)   --->   "%p_read_306 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read108"   --->   Operation 53 'read' 'p_read_306' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 54 [1/1] (3.63ns)   --->   "%p_read_307 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read107"   --->   Operation 54 'read' 'p_read_307' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 55 [1/1] (3.63ns)   --->   "%p_read_308 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read106"   --->   Operation 55 'read' 'p_read_308' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 56 [1/1] (3.63ns)   --->   "%p_read_309 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read105"   --->   Operation 56 'read' 'p_read_309' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 57 [1/1] (3.63ns)   --->   "%p_read_310 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read104"   --->   Operation 57 'read' 'p_read_310' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 58 [1/1] (3.63ns)   --->   "%p_read_311 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read103"   --->   Operation 58 'read' 'p_read_311' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 59 [1/1] (3.63ns)   --->   "%p_read_312 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read102"   --->   Operation 59 'read' 'p_read_312' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 60 [1/1] (3.63ns)   --->   "%p_read_313 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read101"   --->   Operation 60 'read' 'p_read_313' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 61 [1/1] (3.63ns)   --->   "%p_read100244 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read100"   --->   Operation 61 'read' 'p_read100244' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 62 [1/1] (3.63ns)   --->   "%p_read_314 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read99"   --->   Operation 62 'read' 'p_read_314' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 63 [1/1] (3.63ns)   --->   "%p_read_315 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read98"   --->   Operation 63 'read' 'p_read_315' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 64 [1/1] (3.63ns)   --->   "%p_read_316 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read97"   --->   Operation 64 'read' 'p_read_316' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 65 [1/1] (3.63ns)   --->   "%p_read_317 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read96"   --->   Operation 65 'read' 'p_read_317' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 66 [1/1] (3.63ns)   --->   "%p_read_318 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read95"   --->   Operation 66 'read' 'p_read_318' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 67 [1/1] (3.63ns)   --->   "%p_read_319 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read94"   --->   Operation 67 'read' 'p_read_319' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 68 [1/1] (3.63ns)   --->   "%p_read_320 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read93"   --->   Operation 68 'read' 'p_read_320' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 69 [1/1] (3.63ns)   --->   "%p_read_321 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read92"   --->   Operation 69 'read' 'p_read_321' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 70 [1/1] (3.63ns)   --->   "%p_read_322 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read91"   --->   Operation 70 'read' 'p_read_322' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 71 [1/1] (3.63ns)   --->   "%p_read90234 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read90"   --->   Operation 71 'read' 'p_read90234' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 72 [1/1] (3.63ns)   --->   "%p_read_323 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read89"   --->   Operation 72 'read' 'p_read_323' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 73 [1/1] (3.63ns)   --->   "%p_read_324 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read88"   --->   Operation 73 'read' 'p_read_324' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 74 [1/1] (3.63ns)   --->   "%p_read_325 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read87"   --->   Operation 74 'read' 'p_read_325' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 75 [1/1] (3.63ns)   --->   "%p_read_326 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read86"   --->   Operation 75 'read' 'p_read_326' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 76 [1/1] (3.63ns)   --->   "%p_read_327 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read85"   --->   Operation 76 'read' 'p_read_327' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 77 [1/1] (3.63ns)   --->   "%p_read_328 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read84"   --->   Operation 77 'read' 'p_read_328' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 78 [1/1] (3.63ns)   --->   "%p_read_329 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read83"   --->   Operation 78 'read' 'p_read_329' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 79 [1/1] (3.63ns)   --->   "%p_read_330 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read82"   --->   Operation 79 'read' 'p_read_330' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 80 [1/1] (3.63ns)   --->   "%p_read_331 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read81"   --->   Operation 80 'read' 'p_read_331' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 81 [1/1] (3.63ns)   --->   "%p_read80224 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read80"   --->   Operation 81 'read' 'p_read80224' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 82 [1/1] (3.63ns)   --->   "%p_read_332 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read79"   --->   Operation 82 'read' 'p_read_332' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 83 [1/1] (3.63ns)   --->   "%p_read_333 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read78"   --->   Operation 83 'read' 'p_read_333' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 84 [1/1] (3.63ns)   --->   "%p_read_334 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read77"   --->   Operation 84 'read' 'p_read_334' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 85 [1/1] (3.63ns)   --->   "%p_read_335 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read76"   --->   Operation 85 'read' 'p_read_335' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 86 [1/1] (3.63ns)   --->   "%p_read_336 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read75"   --->   Operation 86 'read' 'p_read_336' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 87 [1/1] (3.63ns)   --->   "%p_read_337 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read74"   --->   Operation 87 'read' 'p_read_337' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 88 [1/1] (3.63ns)   --->   "%p_read_338 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read73"   --->   Operation 88 'read' 'p_read_338' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 89 [1/1] (3.63ns)   --->   "%p_read_339 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read72"   --->   Operation 89 'read' 'p_read_339' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 90 [1/1] (3.63ns)   --->   "%p_read_340 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read71"   --->   Operation 90 'read' 'p_read_340' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 91 [1/1] (3.63ns)   --->   "%p_read70214 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read70"   --->   Operation 91 'read' 'p_read70214' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 92 [1/1] (3.63ns)   --->   "%p_read_341 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read69"   --->   Operation 92 'read' 'p_read_341' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 93 [1/1] (3.63ns)   --->   "%p_read_342 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read68"   --->   Operation 93 'read' 'p_read_342' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 94 [1/1] (3.63ns)   --->   "%p_read_343 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read67"   --->   Operation 94 'read' 'p_read_343' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 95 [1/1] (3.63ns)   --->   "%p_read_344 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read66"   --->   Operation 95 'read' 'p_read_344' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 96 [1/1] (3.63ns)   --->   "%p_read_345 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read65"   --->   Operation 96 'read' 'p_read_345' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 97 [1/1] (3.63ns)   --->   "%p_read_346 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read64"   --->   Operation 97 'read' 'p_read_346' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 98 [1/1] (3.63ns)   --->   "%p_read_347 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read63"   --->   Operation 98 'read' 'p_read_347' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 99 [1/1] (3.63ns)   --->   "%p_read_348 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read62"   --->   Operation 99 'read' 'p_read_348' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 100 [1/1] (3.63ns)   --->   "%p_read_349 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read61"   --->   Operation 100 'read' 'p_read_349' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 101 [1/1] (3.63ns)   --->   "%p_read60204 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read60"   --->   Operation 101 'read' 'p_read60204' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 102 [1/1] (3.63ns)   --->   "%p_read_350 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read59"   --->   Operation 102 'read' 'p_read_350' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 103 [1/1] (3.63ns)   --->   "%p_read_351 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read58"   --->   Operation 103 'read' 'p_read_351' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 104 [1/1] (3.63ns)   --->   "%p_read_352 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read57"   --->   Operation 104 'read' 'p_read_352' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 105 [1/1] (3.63ns)   --->   "%p_read_353 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read56"   --->   Operation 105 'read' 'p_read_353' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 106 [1/1] (3.63ns)   --->   "%p_read_354 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read55"   --->   Operation 106 'read' 'p_read_354' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 107 [1/1] (3.63ns)   --->   "%p_read_355 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read54"   --->   Operation 107 'read' 'p_read_355' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 108 [1/1] (3.63ns)   --->   "%p_read_356 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read53"   --->   Operation 108 'read' 'p_read_356' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 109 [1/1] (3.63ns)   --->   "%p_read_357 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read52"   --->   Operation 109 'read' 'p_read_357' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 110 [1/1] (3.63ns)   --->   "%p_read_358 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read51"   --->   Operation 110 'read' 'p_read_358' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 111 [1/1] (3.63ns)   --->   "%p_read50194 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read50"   --->   Operation 111 'read' 'p_read50194' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 112 [1/1] (3.63ns)   --->   "%p_read_359 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read49"   --->   Operation 112 'read' 'p_read_359' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 113 [1/1] (3.63ns)   --->   "%p_read_360 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read48"   --->   Operation 113 'read' 'p_read_360' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 114 [1/1] (3.63ns)   --->   "%p_read_361 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read47"   --->   Operation 114 'read' 'p_read_361' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 115 [1/1] (3.63ns)   --->   "%p_read_362 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read46"   --->   Operation 115 'read' 'p_read_362' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 116 [1/1] (3.63ns)   --->   "%p_read_363 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read45"   --->   Operation 116 'read' 'p_read_363' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 117 [1/1] (3.63ns)   --->   "%p_read_364 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read44"   --->   Operation 117 'read' 'p_read_364' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 118 [1/1] (3.63ns)   --->   "%p_read_365 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read43"   --->   Operation 118 'read' 'p_read_365' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 119 [1/1] (3.63ns)   --->   "%p_read_366 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read42"   --->   Operation 119 'read' 'p_read_366' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 120 [1/1] (3.63ns)   --->   "%p_read_367 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read41"   --->   Operation 120 'read' 'p_read_367' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 121 [1/1] (3.63ns)   --->   "%p_read40184 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read40"   --->   Operation 121 'read' 'p_read40184' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 122 [1/1] (3.63ns)   --->   "%p_read_368 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read39"   --->   Operation 122 'read' 'p_read_368' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 123 [1/1] (3.63ns)   --->   "%p_read_369 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read38"   --->   Operation 123 'read' 'p_read_369' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 124 [1/1] (3.63ns)   --->   "%p_read_370 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read37"   --->   Operation 124 'read' 'p_read_370' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 125 [1/1] (3.63ns)   --->   "%p_read_371 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read36"   --->   Operation 125 'read' 'p_read_371' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 126 [1/1] (3.63ns)   --->   "%p_read_372 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read35"   --->   Operation 126 'read' 'p_read_372' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 127 [1/1] (3.63ns)   --->   "%p_read_373 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read34"   --->   Operation 127 'read' 'p_read_373' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 128 [1/1] (3.63ns)   --->   "%p_read_374 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read33"   --->   Operation 128 'read' 'p_read_374' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 129 [1/1] (3.63ns)   --->   "%p_read_375 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read32"   --->   Operation 129 'read' 'p_read_375' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 130 [1/1] (3.63ns)   --->   "%p_read_376 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read31"   --->   Operation 130 'read' 'p_read_376' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 131 [1/1] (3.63ns)   --->   "%p_read30174 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read30"   --->   Operation 131 'read' 'p_read30174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 132 [1/1] (3.63ns)   --->   "%p_read_377 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read29"   --->   Operation 132 'read' 'p_read_377' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 133 [1/1] (3.63ns)   --->   "%p_read_378 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read28"   --->   Operation 133 'read' 'p_read_378' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 134 [1/1] (3.63ns)   --->   "%p_read_379 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read27"   --->   Operation 134 'read' 'p_read_379' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 135 [1/1] (3.63ns)   --->   "%p_read_380 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read26"   --->   Operation 135 'read' 'p_read_380' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 136 [1/1] (3.63ns)   --->   "%p_read_381 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read25"   --->   Operation 136 'read' 'p_read_381' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 137 [1/1] (3.63ns)   --->   "%p_read_382 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read24"   --->   Operation 137 'read' 'p_read_382' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 138 [1/1] (3.63ns)   --->   "%p_read_383 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read23"   --->   Operation 138 'read' 'p_read_383' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 139 [1/1] (3.63ns)   --->   "%p_read_384 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read22"   --->   Operation 139 'read' 'p_read_384' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 140 [1/1] (3.63ns)   --->   "%p_read_385 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read21"   --->   Operation 140 'read' 'p_read_385' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 141 [1/1] (3.63ns)   --->   "%p_read20164 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read20"   --->   Operation 141 'read' 'p_read20164' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 142 [1/1] (3.63ns)   --->   "%p_read_386 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read19"   --->   Operation 142 'read' 'p_read_386' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 143 [1/1] (3.63ns)   --->   "%p_read_387 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read18"   --->   Operation 143 'read' 'p_read_387' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 144 [1/1] (3.63ns)   --->   "%p_read_388 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read17"   --->   Operation 144 'read' 'p_read_388' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 145 [1/1] (3.63ns)   --->   "%p_read_389 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read16"   --->   Operation 145 'read' 'p_read_389' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 146 [1/1] (3.63ns)   --->   "%p_read_390 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read15"   --->   Operation 146 'read' 'p_read_390' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 147 [1/1] (3.63ns)   --->   "%p_read_391 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read14"   --->   Operation 147 'read' 'p_read_391' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 148 [1/1] (3.63ns)   --->   "%p_read_392 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read13"   --->   Operation 148 'read' 'p_read_392' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 149 [1/1] (3.63ns)   --->   "%p_read_393 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read12"   --->   Operation 149 'read' 'p_read_393' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 150 [1/1] (3.63ns)   --->   "%p_read_394 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read11"   --->   Operation 150 'read' 'p_read_394' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 151 [1/1] (3.63ns)   --->   "%p_read10154 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read10"   --->   Operation 151 'read' 'p_read10154' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 152 [1/1] (3.63ns)   --->   "%p_read9153 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read9"   --->   Operation 152 'read' 'p_read9153' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 153 [1/1] (3.63ns)   --->   "%p_read8152 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read8"   --->   Operation 153 'read' 'p_read8152' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 154 [1/1] (3.63ns)   --->   "%p_read7151 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read7"   --->   Operation 154 'read' 'p_read7151' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 155 [1/1] (3.63ns)   --->   "%p_read6150 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read6"   --->   Operation 155 'read' 'p_read6150' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 156 [1/1] (3.63ns)   --->   "%p_read5149 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read5"   --->   Operation 156 'read' 'p_read5149' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 157 [1/1] (3.63ns)   --->   "%p_read4148 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read4"   --->   Operation 157 'read' 'p_read4148' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 158 [1/1] (3.63ns)   --->   "%p_read3147 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read3"   --->   Operation 158 'read' 'p_read3147' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 159 [1/1] (3.63ns)   --->   "%p_read2146 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read2"   --->   Operation 159 'read' 'p_read2146' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 160 [1/1] (3.63ns)   --->   "%p_read1145 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read1"   --->   Operation 160 'read' 'p_read1145' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 161 [1/1] (3.63ns)   --->   "%p_read144 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read"   --->   Operation 161 'read' 'p_read144' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 162 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %n"   --->   Operation 162 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.cond127.i"   --->   Operation 163 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%n_2 = load i4 %n" [systolic_array.cpp:59]   --->   Operation 164 'load' 'n_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (1.30ns)   --->   "%icmp_ln59 = icmp_eq  i4 %n_2, i4 12" [systolic_array.cpp:59]   --->   Operation 165 'icmp' 'icmp_ln59' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12"   --->   Operation 166 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (1.73ns)   --->   "%add_ln59 = add i4 %n_2, i4 1" [systolic_array.cpp:59]   --->   Operation 167 'add' 'add_ln59' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %icmp_ln59, void %for.inc142.i, void %systolic_array_k_768.3_Loop_data_drain_C_proc.exit" [systolic_array.cpp:59]   --->   Operation 168 'br' 'br_ln59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (2.78ns)   --->   "%tmp_i = mux i24 @_ssdm_op_Mux.ap_auto.12i24.i4, i24 %p_read144, i24 %p_read1145, i24 %p_read2146, i24 %p_read3147, i24 %p_read4148, i24 %p_read5149, i24 %p_read6150, i24 %p_read7151, i24 %p_read8152, i24 %p_read9153, i24 %p_read10154, i24 %p_read_394, i4 %n_2" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 169 'mux' 'tmp_i' <Predicate = (!icmp_ln59)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 170 [1/1] (2.78ns)   --->   "%tmp_1_i = mux i24 @_ssdm_op_Mux.ap_auto.12i24.i4, i24 %p_read_393, i24 %p_read_392, i24 %p_read_391, i24 %p_read_390, i24 %p_read_389, i24 %p_read_388, i24 %p_read_387, i24 %p_read_386, i24 %p_read20164, i24 %p_read_385, i24 %p_read_384, i24 %p_read_383, i4 %n_2" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 170 'mux' 'tmp_1_i' <Predicate = (!icmp_ln59)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 171 [1/1] (2.78ns)   --->   "%tmp_2_i = mux i24 @_ssdm_op_Mux.ap_auto.12i24.i4, i24 %p_read_382, i24 %p_read_381, i24 %p_read_380, i24 %p_read_379, i24 %p_read_378, i24 %p_read_377, i24 %p_read30174, i24 %p_read_376, i24 %p_read_375, i24 %p_read_374, i24 %p_read_373, i24 %p_read_372, i4 %n_2" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 171 'mux' 'tmp_2_i' <Predicate = (!icmp_ln59)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 172 [1/1] (2.78ns)   --->   "%tmp_3_i = mux i24 @_ssdm_op_Mux.ap_auto.12i24.i4, i24 %p_read_371, i24 %p_read_370, i24 %p_read_369, i24 %p_read_368, i24 %p_read40184, i24 %p_read_367, i24 %p_read_366, i24 %p_read_365, i24 %p_read_364, i24 %p_read_363, i24 %p_read_362, i24 %p_read_361, i4 %n_2" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 172 'mux' 'tmp_3_i' <Predicate = (!icmp_ln59)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 173 [1/1] (2.78ns)   --->   "%tmp_4_i = mux i24 @_ssdm_op_Mux.ap_auto.12i24.i4, i24 %p_read_360, i24 %p_read_359, i24 %p_read50194, i24 %p_read_358, i24 %p_read_357, i24 %p_read_356, i24 %p_read_355, i24 %p_read_354, i24 %p_read_353, i24 %p_read_352, i24 %p_read_351, i24 %p_read_350, i4 %n_2" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 173 'mux' 'tmp_4_i' <Predicate = (!icmp_ln59)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 174 [1/1] (2.78ns)   --->   "%tmp_5_i = mux i24 @_ssdm_op_Mux.ap_auto.12i24.i4, i24 %p_read60204, i24 %p_read_349, i24 %p_read_348, i24 %p_read_347, i24 %p_read_346, i24 %p_read_345, i24 %p_read_344, i24 %p_read_343, i24 %p_read_342, i24 %p_read_341, i24 %p_read70214, i24 %p_read_340, i4 %n_2" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 174 'mux' 'tmp_5_i' <Predicate = (!icmp_ln59)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 175 [1/1] (2.78ns)   --->   "%tmp_6_i = mux i24 @_ssdm_op_Mux.ap_auto.12i24.i4, i24 %p_read_339, i24 %p_read_338, i24 %p_read_337, i24 %p_read_336, i24 %p_read_335, i24 %p_read_334, i24 %p_read_333, i24 %p_read_332, i24 %p_read80224, i24 %p_read_331, i24 %p_read_330, i24 %p_read_329, i4 %n_2" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 175 'mux' 'tmp_6_i' <Predicate = (!icmp_ln59)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 176 [1/1] (2.78ns)   --->   "%tmp_7_i = mux i24 @_ssdm_op_Mux.ap_auto.12i24.i4, i24 %p_read_328, i24 %p_read_327, i24 %p_read_326, i24 %p_read_325, i24 %p_read_324, i24 %p_read_323, i24 %p_read90234, i24 %p_read_322, i24 %p_read_321, i24 %p_read_320, i24 %p_read_319, i24 %p_read_318, i4 %n_2" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 176 'mux' 'tmp_7_i' <Predicate = (!icmp_ln59)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 177 [1/1] (2.78ns)   --->   "%tmp_8_i = mux i24 @_ssdm_op_Mux.ap_auto.12i24.i4, i24 %p_read_317, i24 %p_read_316, i24 %p_read_315, i24 %p_read_314, i24 %p_read100244, i24 %p_read_313, i24 %p_read_312, i24 %p_read_311, i24 %p_read_310, i24 %p_read_309, i24 %p_read_308, i24 %p_read_307, i4 %n_2" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 177 'mux' 'tmp_8_i' <Predicate = (!icmp_ln59)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 178 [1/1] (2.78ns)   --->   "%tmp_9_i = mux i24 @_ssdm_op_Mux.ap_auto.12i24.i4, i24 %p_read_306, i24 %p_read_305, i24 %p_read_304, i24 %p_read_303, i24 %p_read_302, i24 %p_read_301, i24 %p_read_300, i24 %p_read_299, i24 %p_read_298, i24 %p_read_297, i24 %p_read_296, i24 %p_read_295, i4 %n_2" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 178 'mux' 'tmp_9_i' <Predicate = (!icmp_ln59)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 179 [1/1] (2.78ns)   --->   "%tmp_i_120 = mux i24 @_ssdm_op_Mux.ap_auto.12i24.i4, i24 %p_read_294, i24 %p_read_293, i24 %p_read_292, i24 %p_read_291, i24 %p_read_290, i24 %p_read_289, i24 %p_read_288, i24 %p_read_287, i24 %p_read_286, i24 %p_read_285, i24 %p_read_284, i24 %p_read_283, i4 %n_2" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 179 'mux' 'tmp_i_120' <Predicate = (!icmp_ln59)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 180 [1/1] (2.78ns)   --->   "%tmp_10_i = mux i24 @_ssdm_op_Mux.ap_auto.12i24.i4, i24 %p_read_282, i24 %p_read_281, i24 %p_read_280, i24 %p_read_279, i24 %p_read_278, i24 %p_read_277, i24 %p_read_276, i24 %p_read_275, i24 %p_read_274, i24 %p_read_273, i24 %p_read_272, i24 %p_read_271, i4 %n_2" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 180 'mux' 'tmp_10_i' <Predicate = (!icmp_ln59)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 181 [1/1] (1.58ns)   --->   "%store_ln59 = store i4 %add_ln59, i4 %n" [systolic_array.cpp:59]   --->   Operation 181 'store' 'store_ln59' <Predicate = (!icmp_ln59)> <Delay = 1.58>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 197 'ret' 'ret_ln0' <Predicate = (icmp_ln59)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.63>
ST_2 : Operation 182 [1/1] (0.00ns)   --->   "%specpipeline_ln60 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_39" [systolic_array.cpp:60]   --->   Operation 182 'specpipeline' 'specpipeline_ln60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 183 [1/1] (0.00ns)   --->   "%specloopname_ln61 = specloopname void @_ssdm_op_SpecLoopName, void @empty_38" [systolic_array.cpp:61]   --->   Operation 183 'specloopname' 'specloopname_ln61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 184 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P0A, i24 %block_C_drainer_0, i24 %tmp_i" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 184 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_2 : Operation 185 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P0A, i24 %block_C_drainer_1, i24 %tmp_1_i" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 185 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_2 : Operation 186 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P0A, i24 %block_C_drainer_2, i24 %tmp_2_i" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 186 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_2 : Operation 187 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P0A, i24 %block_C_drainer_3, i24 %tmp_3_i" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 187 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_2 : Operation 188 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P0A, i24 %block_C_drainer_4, i24 %tmp_4_i" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 188 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_2 : Operation 189 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P0A, i24 %block_C_drainer_5, i24 %tmp_5_i" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 189 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_2 : Operation 190 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P0A, i24 %block_C_drainer_6, i24 %tmp_6_i" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 190 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_2 : Operation 191 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P0A, i24 %block_C_drainer_7, i24 %tmp_7_i" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 191 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_2 : Operation 192 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P0A, i24 %block_C_drainer_8, i24 %tmp_8_i" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 192 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_2 : Operation 193 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P0A, i24 %block_C_drainer_9, i24 %tmp_9_i" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 193 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_2 : Operation 194 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P0A, i24 %block_C_drainer_10, i24 %tmp_i_120" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 194 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_2 : Operation 195 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P0A, i24 %block_C_drainer_11, i24 %tmp_10_i" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 195 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_2 : Operation 196 [1/1] (0.00ns)   --->   "%br_ln59 = br void %for.cond127.i" [systolic_array.cpp:59]   --->   Operation 196 'br' 'br_ln59' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 6.42ns
The critical path consists of the following:
	wire read operation ('p_read_394') on port 'p_read11' [302]  (3.63 ns)
	'mux' operation ('tmp_i', /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [325]  (2.78 ns)

 <State 2>: 3.63ns
The critical path consists of the following:
	fifo write operation ('write_ln174', /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'block_C_drainer_0' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [326]  (3.63 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
