# UART_IMPLEMENTATION_IN_VERILOG_WITH_PARITY-GENERATOR
This is a simple implementation of the Universal Asynchronous Reciever Transmitter protocol using Verilog HDL in VIvado.
