/***************************************************************************
 *     Copyright (c) 1999-2011, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_raaga_dsp_inth.h $
 * $brcm_Revision: Hydra_Software_Devel/2 $
 * $brcm_Date: 12/7/11 3:44p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Tue Dec  6 18:45:28 2011
 *                 MD5 Checksum         d41d8cd98f00b204e9800998ecf8427e
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7435/rdb/a0/bchp_raaga_dsp_inth.h $
 * 
 * Hydra_Software_Devel/2   12/7/11 3:44p mward
 * SW7435-3: Synced up with central rdb.
 *
 ***************************************************************************/

#ifndef BCHP_RAAGA_DSP_INTH_H__
#define BCHP_RAAGA_DSP_INTH_H__

/***************************************************************************
 *RAAGA_DSP_INTH - Raaga DSP HW Interrupts to External Hosts Registers
 ***************************************************************************/
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS          0x00c22200 /* Host Interrupt Status Register */
#define BCHP_RAAGA_DSP_INTH_HOST_SET             0x00c22204 /* Host Interrupt Set Register */
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR           0x00c22208 /* Host Interrupt Clear Register */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS     0x00c2220c /* Host Interrupt Mask Status Register */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET        0x00c22210 /* Host Interrupt Mask Set Register */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR      0x00c22214 /* Host Interrupt Mask Clear Register */
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS           0x00c22218 /* PCI Interrupt Status Register */
#define BCHP_RAAGA_DSP_INTH_PCI_SET              0x00c2221c /* PCI Interrupt Set Register */
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR            0x00c22220 /* PCI Interrupt Clear Register */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS      0x00c22224 /* PCI Interrupt Mask Status Register */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET         0x00c22228 /* PCI Interrupt Mask Set Register */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR       0x00c2222c /* PCI Interrupt Mask Clear Register */

/***************************************************************************
 *HOST_STATUS - Host Interrupt Status Register
 ***************************************************************************/
/* RAAGA_DSP_INTH :: HOST_STATUS :: UART_ERROR [31:31] */
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_UART_ERROR_MASK            0x80000000
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_UART_ERROR_SHIFT           31
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_UART_ERROR_DEFAULT         0x00000000

/* RAAGA_DSP_INTH :: HOST_STATUS :: MEM_SUB_ERROR [30:30] */
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_MEM_SUB_ERROR_MASK         0x40000000
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_MEM_SUB_ERROR_SHIFT        30
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_MEM_SUB_ERROR_DEFAULT      0x00000000

/* RAAGA_DSP_INTH :: HOST_STATUS :: MDMEM_MISS_ERROR [29:29] */
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_MDMEM_MISS_ERROR_MASK      0x20000000
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_MDMEM_MISS_ERROR_SHIFT     29
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_MDMEM_MISS_ERROR_DEFAULT   0x00000000

/* RAAGA_DSP_INTH :: HOST_STATUS :: DMA_SUB_ERROR0 [28:28] */
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_DMA_SUB_ERROR0_MASK        0x10000000
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_DMA_SUB_ERROR0_SHIFT       28
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_DMA_SUB_ERROR0_DEFAULT     0x00000000

/* RAAGA_DSP_INTH :: HOST_STATUS :: GISB_ERROR [27:27] */
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_GISB_ERROR_MASK            0x08000000
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_GISB_ERROR_SHIFT           27
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_GISB_ERROR_DEFAULT         0x00000000

/* RAAGA_DSP_INTH :: HOST_STATUS :: PMEM_BRIDGE_ERROR [26:26] */
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_PMEM_BRIDGE_ERROR_MASK     0x04000000
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_PMEM_BRIDGE_ERROR_SHIFT    26
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_PMEM_BRIDGE_ERROR_DEFAULT  0x00000000

/* RAAGA_DSP_INTH :: HOST_STATUS :: MEM_PEEK_POKE [25:25] */
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_MEM_PEEK_POKE_MASK         0x02000000
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_MEM_PEEK_POKE_SHIFT        25
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_MEM_PEEK_POKE_DEFAULT      0x00000000

/* RAAGA_DSP_INTH :: HOST_STATUS :: RICH [24:24] */
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_RICH_MASK                  0x01000000
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_RICH_SHIFT                 24
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_RICH_DEFAULT               0x00000000

/* RAAGA_DSP_INTH :: HOST_STATUS :: SEC_PROT_VIOL [23:23] */
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_SEC_PROT_VIOL_MASK         0x00800000
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_SEC_PROT_VIOL_SHIFT        23
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_SEC_PROT_VIOL_DEFAULT      0x00000000

/* RAAGA_DSP_INTH :: HOST_STATUS :: DAISY_CHAIN_TIMER_INT [22:22] */
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_DAISY_CHAIN_TIMER_INT_MASK 0x00400000
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_DAISY_CHAIN_TIMER_INT_SHIFT 22
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_DAISY_CHAIN_TIMER_INT_DEFAULT 0x00000000

/* RAAGA_DSP_INTH :: HOST_STATUS :: SYS_CLK_TIMER_INT3 [21:21] */
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_SYS_CLK_TIMER_INT3_MASK    0x00200000
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_SYS_CLK_TIMER_INT3_SHIFT   21
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_SYS_CLK_TIMER_INT3_DEFAULT 0x00000000

/* RAAGA_DSP_INTH :: HOST_STATUS :: SYS_CLK_TIMER_INT2 [20:20] */
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_SYS_CLK_TIMER_INT2_MASK    0x00100000
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_SYS_CLK_TIMER_INT2_SHIFT   20
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_SYS_CLK_TIMER_INT2_DEFAULT 0x00000000

/* RAAGA_DSP_INTH :: HOST_STATUS :: SYS_CLK_TIMER_INT1 [19:19] */
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_SYS_CLK_TIMER_INT1_MASK    0x00080000
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_SYS_CLK_TIMER_INT1_SHIFT   19
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_SYS_CLK_TIMER_INT1_DEFAULT 0x00000000

/* RAAGA_DSP_INTH :: HOST_STATUS :: SYS_CLK_TIMER_INT0 [18:18] */
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_SYS_CLK_TIMER_INT0_MASK    0x00040000
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_SYS_CLK_TIMER_INT0_SHIFT   18
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_SYS_CLK_TIMER_INT0_DEFAULT 0x00000000

/* RAAGA_DSP_INTH :: HOST_STATUS :: DSP_CLK_TIMER_INT [17:17] */
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_DSP_CLK_TIMER_INT_MASK     0x00020000
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_DSP_CLK_TIMER_INT_SHIFT    17
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_DSP_CLK_TIMER_INT_DEFAULT  0x00000000

/* RAAGA_DSP_INTH :: HOST_STATUS :: TSM_TIMER_INT [16:16] */
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_TSM_TIMER_INT_MASK         0x00010000
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_TSM_TIMER_INT_SHIFT        16
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_TSM_TIMER_INT_DEFAULT      0x00000000

/* RAAGA_DSP_INTH :: HOST_STATUS :: VOM_MISS_INT [15:15] */
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_VOM_MISS_INT_MASK          0x00008000
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_VOM_MISS_INT_SHIFT         15
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_VOM_MISS_INT_DEFAULT       0x00000000

/* RAAGA_DSP_INTH :: HOST_STATUS :: reserved0 [14:10] */
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_reserved0_MASK             0x00007c00
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_reserved0_SHIFT            10

/* RAAGA_DSP_INTH :: HOST_STATUS :: DMA_Q5 [09:09] */
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_DMA_Q5_MASK                0x00000200
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_DMA_Q5_SHIFT               9
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_DMA_Q5_DEFAULT             0x00000000

/* RAAGA_DSP_INTH :: HOST_STATUS :: DMA_Q4 [08:08] */
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_DMA_Q4_MASK                0x00000100
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_DMA_Q4_SHIFT               8
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_DMA_Q4_DEFAULT             0x00000000

/* RAAGA_DSP_INTH :: HOST_STATUS :: DMA_Q3 [07:07] */
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_DMA_Q3_MASK                0x00000080
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_DMA_Q3_SHIFT               7
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_DMA_Q3_DEFAULT             0x00000000

/* RAAGA_DSP_INTH :: HOST_STATUS :: DMA_Q2 [06:06] */
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_DMA_Q2_MASK                0x00000040
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_DMA_Q2_SHIFT               6
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_DMA_Q2_DEFAULT             0x00000000

/* RAAGA_DSP_INTH :: HOST_STATUS :: DMA_Q1 [05:05] */
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_DMA_Q1_MASK                0x00000020
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_DMA_Q1_SHIFT               5
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_DMA_Q1_DEFAULT             0x00000000

/* RAAGA_DSP_INTH :: HOST_STATUS :: DMA_Q0 [04:04] */
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_DMA_Q0_MASK                0x00000010
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_DMA_Q0_SHIFT               4
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_DMA_Q0_DEFAULT             0x00000000

/* RAAGA_DSP_INTH :: HOST_STATUS :: UART_RX [03:03] */
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_UART_RX_MASK               0x00000008
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_UART_RX_SHIFT              3
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_UART_RX_DEFAULT            0x00000000

/* RAAGA_DSP_INTH :: HOST_STATUS :: UART_TX [02:02] */
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_UART_TX_MASK               0x00000004
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_UART_TX_SHIFT              2
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_UART_TX_DEFAULT            0x00000000

/* RAAGA_DSP_INTH :: HOST_STATUS :: reserved1 [01:01] */
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_reserved1_MASK             0x00000002
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_reserved1_SHIFT            1

/* RAAGA_DSP_INTH :: HOST_STATUS :: WATCHDOG_TIMER_ATTN [00:00] */
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_WATCHDOG_TIMER_ATTN_MASK   0x00000001
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_WATCHDOG_TIMER_ATTN_SHIFT  0
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_WATCHDOG_TIMER_ATTN_DEFAULT 0x00000000

/***************************************************************************
 *HOST_SET - Host Interrupt Set Register
 ***************************************************************************/
/* RAAGA_DSP_INTH :: HOST_SET :: UART_ERROR [31:31] */
#define BCHP_RAAGA_DSP_INTH_HOST_SET_UART_ERROR_MASK               0x80000000
#define BCHP_RAAGA_DSP_INTH_HOST_SET_UART_ERROR_SHIFT              31
#define BCHP_RAAGA_DSP_INTH_HOST_SET_UART_ERROR_DEFAULT            0x00000000

/* RAAGA_DSP_INTH :: HOST_SET :: MEM_SUB_ERROR [30:30] */
#define BCHP_RAAGA_DSP_INTH_HOST_SET_MEM_SUB_ERROR_MASK            0x40000000
#define BCHP_RAAGA_DSP_INTH_HOST_SET_MEM_SUB_ERROR_SHIFT           30
#define BCHP_RAAGA_DSP_INTH_HOST_SET_MEM_SUB_ERROR_DEFAULT         0x00000000

/* RAAGA_DSP_INTH :: HOST_SET :: MDMEM_MISS_ERROR [29:29] */
#define BCHP_RAAGA_DSP_INTH_HOST_SET_MDMEM_MISS_ERROR_MASK         0x20000000
#define BCHP_RAAGA_DSP_INTH_HOST_SET_MDMEM_MISS_ERROR_SHIFT        29
#define BCHP_RAAGA_DSP_INTH_HOST_SET_MDMEM_MISS_ERROR_DEFAULT      0x00000000

/* RAAGA_DSP_INTH :: HOST_SET :: DMA_SUB_ERROR0 [28:28] */
#define BCHP_RAAGA_DSP_INTH_HOST_SET_DMA_SUB_ERROR0_MASK           0x10000000
#define BCHP_RAAGA_DSP_INTH_HOST_SET_DMA_SUB_ERROR0_SHIFT          28
#define BCHP_RAAGA_DSP_INTH_HOST_SET_DMA_SUB_ERROR0_DEFAULT        0x00000000

/* RAAGA_DSP_INTH :: HOST_SET :: GISB_ERROR [27:27] */
#define BCHP_RAAGA_DSP_INTH_HOST_SET_GISB_ERROR_MASK               0x08000000
#define BCHP_RAAGA_DSP_INTH_HOST_SET_GISB_ERROR_SHIFT              27
#define BCHP_RAAGA_DSP_INTH_HOST_SET_GISB_ERROR_DEFAULT            0x00000000

/* RAAGA_DSP_INTH :: HOST_SET :: PMEM_BRIDGE_ERROR [26:26] */
#define BCHP_RAAGA_DSP_INTH_HOST_SET_PMEM_BRIDGE_ERROR_MASK        0x04000000
#define BCHP_RAAGA_DSP_INTH_HOST_SET_PMEM_BRIDGE_ERROR_SHIFT       26
#define BCHP_RAAGA_DSP_INTH_HOST_SET_PMEM_BRIDGE_ERROR_DEFAULT     0x00000000

/* RAAGA_DSP_INTH :: HOST_SET :: MEM_PEEK_POKE [25:25] */
#define BCHP_RAAGA_DSP_INTH_HOST_SET_MEM_PEEK_POKE_MASK            0x02000000
#define BCHP_RAAGA_DSP_INTH_HOST_SET_MEM_PEEK_POKE_SHIFT           25
#define BCHP_RAAGA_DSP_INTH_HOST_SET_MEM_PEEK_POKE_DEFAULT         0x00000000

/* RAAGA_DSP_INTH :: HOST_SET :: RICH [24:24] */
#define BCHP_RAAGA_DSP_INTH_HOST_SET_RICH_MASK                     0x01000000
#define BCHP_RAAGA_DSP_INTH_HOST_SET_RICH_SHIFT                    24
#define BCHP_RAAGA_DSP_INTH_HOST_SET_RICH_DEFAULT                  0x00000000

/* RAAGA_DSP_INTH :: HOST_SET :: SEC_PROT_VIOL [23:23] */
#define BCHP_RAAGA_DSP_INTH_HOST_SET_SEC_PROT_VIOL_MASK            0x00800000
#define BCHP_RAAGA_DSP_INTH_HOST_SET_SEC_PROT_VIOL_SHIFT           23
#define BCHP_RAAGA_DSP_INTH_HOST_SET_SEC_PROT_VIOL_DEFAULT         0x00000000

/* RAAGA_DSP_INTH :: HOST_SET :: DAISY_CHAIN_TIMER_INT [22:22] */
#define BCHP_RAAGA_DSP_INTH_HOST_SET_DAISY_CHAIN_TIMER_INT_MASK    0x00400000
#define BCHP_RAAGA_DSP_INTH_HOST_SET_DAISY_CHAIN_TIMER_INT_SHIFT   22
#define BCHP_RAAGA_DSP_INTH_HOST_SET_DAISY_CHAIN_TIMER_INT_DEFAULT 0x00000000

/* RAAGA_DSP_INTH :: HOST_SET :: SYS_CLK_TIMER_INT3 [21:21] */
#define BCHP_RAAGA_DSP_INTH_HOST_SET_SYS_CLK_TIMER_INT3_MASK       0x00200000
#define BCHP_RAAGA_DSP_INTH_HOST_SET_SYS_CLK_TIMER_INT3_SHIFT      21
#define BCHP_RAAGA_DSP_INTH_HOST_SET_SYS_CLK_TIMER_INT3_DEFAULT    0x00000000

/* RAAGA_DSP_INTH :: HOST_SET :: SYS_CLK_TIMER_INT2 [20:20] */
#define BCHP_RAAGA_DSP_INTH_HOST_SET_SYS_CLK_TIMER_INT2_MASK       0x00100000
#define BCHP_RAAGA_DSP_INTH_HOST_SET_SYS_CLK_TIMER_INT2_SHIFT      20
#define BCHP_RAAGA_DSP_INTH_HOST_SET_SYS_CLK_TIMER_INT2_DEFAULT    0x00000000

/* RAAGA_DSP_INTH :: HOST_SET :: SYS_CLK_TIMER_INT1 [19:19] */
#define BCHP_RAAGA_DSP_INTH_HOST_SET_SYS_CLK_TIMER_INT1_MASK       0x00080000
#define BCHP_RAAGA_DSP_INTH_HOST_SET_SYS_CLK_TIMER_INT1_SHIFT      19
#define BCHP_RAAGA_DSP_INTH_HOST_SET_SYS_CLK_TIMER_INT1_DEFAULT    0x00000000

/* RAAGA_DSP_INTH :: HOST_SET :: SYS_CLK_TIMER_INT0 [18:18] */
#define BCHP_RAAGA_DSP_INTH_HOST_SET_SYS_CLK_TIMER_INT0_MASK       0x00040000
#define BCHP_RAAGA_DSP_INTH_HOST_SET_SYS_CLK_TIMER_INT0_SHIFT      18
#define BCHP_RAAGA_DSP_INTH_HOST_SET_SYS_CLK_TIMER_INT0_DEFAULT    0x00000000

/* RAAGA_DSP_INTH :: HOST_SET :: DSP_CLK_TIMER_INT [17:17] */
#define BCHP_RAAGA_DSP_INTH_HOST_SET_DSP_CLK_TIMER_INT_MASK        0x00020000
#define BCHP_RAAGA_DSP_INTH_HOST_SET_DSP_CLK_TIMER_INT_SHIFT       17
#define BCHP_RAAGA_DSP_INTH_HOST_SET_DSP_CLK_TIMER_INT_DEFAULT     0x00000000

/* RAAGA_DSP_INTH :: HOST_SET :: TSM_TIMER_INT [16:16] */
#define BCHP_RAAGA_DSP_INTH_HOST_SET_TSM_TIMER_INT_MASK            0x00010000
#define BCHP_RAAGA_DSP_INTH_HOST_SET_TSM_TIMER_INT_SHIFT           16
#define BCHP_RAAGA_DSP_INTH_HOST_SET_TSM_TIMER_INT_DEFAULT         0x00000000

/* RAAGA_DSP_INTH :: HOST_SET :: VOM_MISS_INT [15:15] */
#define BCHP_RAAGA_DSP_INTH_HOST_SET_VOM_MISS_INT_MASK             0x00008000
#define BCHP_RAAGA_DSP_INTH_HOST_SET_VOM_MISS_INT_SHIFT            15
#define BCHP_RAAGA_DSP_INTH_HOST_SET_VOM_MISS_INT_DEFAULT          0x00000000

/* RAAGA_DSP_INTH :: HOST_SET :: reserved0 [14:10] */
#define BCHP_RAAGA_DSP_INTH_HOST_SET_reserved0_MASK                0x00007c00
#define BCHP_RAAGA_DSP_INTH_HOST_SET_reserved0_SHIFT               10

/* RAAGA_DSP_INTH :: HOST_SET :: DMA_Q5 [09:09] */
#define BCHP_RAAGA_DSP_INTH_HOST_SET_DMA_Q5_MASK                   0x00000200
#define BCHP_RAAGA_DSP_INTH_HOST_SET_DMA_Q5_SHIFT                  9
#define BCHP_RAAGA_DSP_INTH_HOST_SET_DMA_Q5_DEFAULT                0x00000000

/* RAAGA_DSP_INTH :: HOST_SET :: DMA_Q4 [08:08] */
#define BCHP_RAAGA_DSP_INTH_HOST_SET_DMA_Q4_MASK                   0x00000100
#define BCHP_RAAGA_DSP_INTH_HOST_SET_DMA_Q4_SHIFT                  8
#define BCHP_RAAGA_DSP_INTH_HOST_SET_DMA_Q4_DEFAULT                0x00000000

/* RAAGA_DSP_INTH :: HOST_SET :: DMA_Q3 [07:07] */
#define BCHP_RAAGA_DSP_INTH_HOST_SET_DMA_Q3_MASK                   0x00000080
#define BCHP_RAAGA_DSP_INTH_HOST_SET_DMA_Q3_SHIFT                  7
#define BCHP_RAAGA_DSP_INTH_HOST_SET_DMA_Q3_DEFAULT                0x00000000

/* RAAGA_DSP_INTH :: HOST_SET :: DMA_Q2 [06:06] */
#define BCHP_RAAGA_DSP_INTH_HOST_SET_DMA_Q2_MASK                   0x00000040
#define BCHP_RAAGA_DSP_INTH_HOST_SET_DMA_Q2_SHIFT                  6
#define BCHP_RAAGA_DSP_INTH_HOST_SET_DMA_Q2_DEFAULT                0x00000000

/* RAAGA_DSP_INTH :: HOST_SET :: DMA_Q1 [05:05] */
#define BCHP_RAAGA_DSP_INTH_HOST_SET_DMA_Q1_MASK                   0x00000020
#define BCHP_RAAGA_DSP_INTH_HOST_SET_DMA_Q1_SHIFT                  5
#define BCHP_RAAGA_DSP_INTH_HOST_SET_DMA_Q1_DEFAULT                0x00000000

/* RAAGA_DSP_INTH :: HOST_SET :: DMA_Q0 [04:04] */
#define BCHP_RAAGA_DSP_INTH_HOST_SET_DMA_Q0_MASK                   0x00000010
#define BCHP_RAAGA_DSP_INTH_HOST_SET_DMA_Q0_SHIFT                  4
#define BCHP_RAAGA_DSP_INTH_HOST_SET_DMA_Q0_DEFAULT                0x00000000

/* RAAGA_DSP_INTH :: HOST_SET :: UART_RX [03:03] */
#define BCHP_RAAGA_DSP_INTH_HOST_SET_UART_RX_MASK                  0x00000008
#define BCHP_RAAGA_DSP_INTH_HOST_SET_UART_RX_SHIFT                 3
#define BCHP_RAAGA_DSP_INTH_HOST_SET_UART_RX_DEFAULT               0x00000000

/* RAAGA_DSP_INTH :: HOST_SET :: UART_TX [02:02] */
#define BCHP_RAAGA_DSP_INTH_HOST_SET_UART_TX_MASK                  0x00000004
#define BCHP_RAAGA_DSP_INTH_HOST_SET_UART_TX_SHIFT                 2
#define BCHP_RAAGA_DSP_INTH_HOST_SET_UART_TX_DEFAULT               0x00000000

/* RAAGA_DSP_INTH :: HOST_SET :: reserved1 [01:01] */
#define BCHP_RAAGA_DSP_INTH_HOST_SET_reserved1_MASK                0x00000002
#define BCHP_RAAGA_DSP_INTH_HOST_SET_reserved1_SHIFT               1

/* RAAGA_DSP_INTH :: HOST_SET :: WATCHDOG_TIMER_ATTN [00:00] */
#define BCHP_RAAGA_DSP_INTH_HOST_SET_WATCHDOG_TIMER_ATTN_MASK      0x00000001
#define BCHP_RAAGA_DSP_INTH_HOST_SET_WATCHDOG_TIMER_ATTN_SHIFT     0
#define BCHP_RAAGA_DSP_INTH_HOST_SET_WATCHDOG_TIMER_ATTN_DEFAULT   0x00000000

/***************************************************************************
 *HOST_CLEAR - Host Interrupt Clear Register
 ***************************************************************************/
/* RAAGA_DSP_INTH :: HOST_CLEAR :: UART_ERROR [31:31] */
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_UART_ERROR_MASK             0x80000000
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_UART_ERROR_SHIFT            31
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_UART_ERROR_DEFAULT          0x00000000

/* RAAGA_DSP_INTH :: HOST_CLEAR :: MEM_SUB_ERROR [30:30] */
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_MEM_SUB_ERROR_MASK          0x40000000
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_MEM_SUB_ERROR_SHIFT         30
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_MEM_SUB_ERROR_DEFAULT       0x00000000

/* RAAGA_DSP_INTH :: HOST_CLEAR :: MDMEM_MISS_ERROR [29:29] */
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_MDMEM_MISS_ERROR_MASK       0x20000000
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_MDMEM_MISS_ERROR_SHIFT      29
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_MDMEM_MISS_ERROR_DEFAULT    0x00000000

/* RAAGA_DSP_INTH :: HOST_CLEAR :: DMA_SUB_ERROR0 [28:28] */
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_DMA_SUB_ERROR0_MASK         0x10000000
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_DMA_SUB_ERROR0_SHIFT        28
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_DMA_SUB_ERROR0_DEFAULT      0x00000000

/* RAAGA_DSP_INTH :: HOST_CLEAR :: GISB_ERROR [27:27] */
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_GISB_ERROR_MASK             0x08000000
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_GISB_ERROR_SHIFT            27
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_GISB_ERROR_DEFAULT          0x00000000

/* RAAGA_DSP_INTH :: HOST_CLEAR :: PMEM_BRIDGE_ERROR [26:26] */
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_PMEM_BRIDGE_ERROR_MASK      0x04000000
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_PMEM_BRIDGE_ERROR_SHIFT     26
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_PMEM_BRIDGE_ERROR_DEFAULT   0x00000000

/* RAAGA_DSP_INTH :: HOST_CLEAR :: MEM_PEEK_POKE [25:25] */
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_MEM_PEEK_POKE_MASK          0x02000000
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_MEM_PEEK_POKE_SHIFT         25
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_MEM_PEEK_POKE_DEFAULT       0x00000000

/* RAAGA_DSP_INTH :: HOST_CLEAR :: RICH [24:24] */
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_RICH_MASK                   0x01000000
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_RICH_SHIFT                  24
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_RICH_DEFAULT                0x00000000

/* RAAGA_DSP_INTH :: HOST_CLEAR :: SEC_PROT_VIOL [23:23] */
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_SEC_PROT_VIOL_MASK          0x00800000
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_SEC_PROT_VIOL_SHIFT         23
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_SEC_PROT_VIOL_DEFAULT       0x00000000

/* RAAGA_DSP_INTH :: HOST_CLEAR :: DAISY_CHAIN_TIMER_INT [22:22] */
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_DAISY_CHAIN_TIMER_INT_MASK  0x00400000
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_DAISY_CHAIN_TIMER_INT_SHIFT 22
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_DAISY_CHAIN_TIMER_INT_DEFAULT 0x00000000

/* RAAGA_DSP_INTH :: HOST_CLEAR :: SYS_CLK_TIMER_INT3 [21:21] */
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_SYS_CLK_TIMER_INT3_MASK     0x00200000
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_SYS_CLK_TIMER_INT3_SHIFT    21
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_SYS_CLK_TIMER_INT3_DEFAULT  0x00000000

/* RAAGA_DSP_INTH :: HOST_CLEAR :: SYS_CLK_TIMER_INT2 [20:20] */
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_SYS_CLK_TIMER_INT2_MASK     0x00100000
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_SYS_CLK_TIMER_INT2_SHIFT    20
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_SYS_CLK_TIMER_INT2_DEFAULT  0x00000000

/* RAAGA_DSP_INTH :: HOST_CLEAR :: SYS_CLK_TIMER_INT1 [19:19] */
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_SYS_CLK_TIMER_INT1_MASK     0x00080000
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_SYS_CLK_TIMER_INT1_SHIFT    19
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_SYS_CLK_TIMER_INT1_DEFAULT  0x00000000

/* RAAGA_DSP_INTH :: HOST_CLEAR :: SYS_CLK_TIMER_INT0 [18:18] */
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_SYS_CLK_TIMER_INT0_MASK     0x00040000
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_SYS_CLK_TIMER_INT0_SHIFT    18
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_SYS_CLK_TIMER_INT0_DEFAULT  0x00000000

/* RAAGA_DSP_INTH :: HOST_CLEAR :: DSP_CLK_TIMER_INT [17:17] */
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_DSP_CLK_TIMER_INT_MASK      0x00020000
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_DSP_CLK_TIMER_INT_SHIFT     17
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_DSP_CLK_TIMER_INT_DEFAULT   0x00000000

/* RAAGA_DSP_INTH :: HOST_CLEAR :: TSM_TIMER_INT [16:16] */
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_TSM_TIMER_INT_MASK          0x00010000
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_TSM_TIMER_INT_SHIFT         16
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_TSM_TIMER_INT_DEFAULT       0x00000000

/* RAAGA_DSP_INTH :: HOST_CLEAR :: VOM_MISS_INT [15:15] */
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_VOM_MISS_INT_MASK           0x00008000
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_VOM_MISS_INT_SHIFT          15
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_VOM_MISS_INT_DEFAULT        0x00000000

/* RAAGA_DSP_INTH :: HOST_CLEAR :: reserved0 [14:10] */
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_reserved0_MASK              0x00007c00
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_reserved0_SHIFT             10

/* RAAGA_DSP_INTH :: HOST_CLEAR :: DMA_Q5 [09:09] */
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_DMA_Q5_MASK                 0x00000200
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_DMA_Q5_SHIFT                9
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_DMA_Q5_DEFAULT              0x00000000

/* RAAGA_DSP_INTH :: HOST_CLEAR :: DMA_Q4 [08:08] */
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_DMA_Q4_MASK                 0x00000100
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_DMA_Q4_SHIFT                8
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_DMA_Q4_DEFAULT              0x00000000

/* RAAGA_DSP_INTH :: HOST_CLEAR :: DMA_Q3 [07:07] */
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_DMA_Q3_MASK                 0x00000080
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_DMA_Q3_SHIFT                7
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_DMA_Q3_DEFAULT              0x00000000

/* RAAGA_DSP_INTH :: HOST_CLEAR :: DMA_Q2 [06:06] */
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_DMA_Q2_MASK                 0x00000040
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_DMA_Q2_SHIFT                6
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_DMA_Q2_DEFAULT              0x00000000

/* RAAGA_DSP_INTH :: HOST_CLEAR :: DMA_Q1 [05:05] */
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_DMA_Q1_MASK                 0x00000020
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_DMA_Q1_SHIFT                5
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_DMA_Q1_DEFAULT              0x00000000

/* RAAGA_DSP_INTH :: HOST_CLEAR :: DMA_Q0 [04:04] */
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_DMA_Q0_MASK                 0x00000010
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_DMA_Q0_SHIFT                4
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_DMA_Q0_DEFAULT              0x00000000

/* RAAGA_DSP_INTH :: HOST_CLEAR :: UART_RX [03:03] */
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_UART_RX_MASK                0x00000008
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_UART_RX_SHIFT               3
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_UART_RX_DEFAULT             0x00000000

/* RAAGA_DSP_INTH :: HOST_CLEAR :: UART_TX [02:02] */
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_UART_TX_MASK                0x00000004
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_UART_TX_SHIFT               2
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_UART_TX_DEFAULT             0x00000000

/* RAAGA_DSP_INTH :: HOST_CLEAR :: reserved1 [01:01] */
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_reserved1_MASK              0x00000002
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_reserved1_SHIFT             1

/* RAAGA_DSP_INTH :: HOST_CLEAR :: WATCHDOG_TIMER_ATTN [00:00] */
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_WATCHDOG_TIMER_ATTN_MASK    0x00000001
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_WATCHDOG_TIMER_ATTN_SHIFT   0
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_WATCHDOG_TIMER_ATTN_DEFAULT 0x00000000

/***************************************************************************
 *HOST_MASK_STATUS - Host Interrupt Mask Status Register
 ***************************************************************************/
/* RAAGA_DSP_INTH :: HOST_MASK_STATUS :: UART_ERROR [31:31] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_UART_ERROR_MASK       0x80000000
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_UART_ERROR_SHIFT      31
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_UART_ERROR_DEFAULT    0x00000001

/* RAAGA_DSP_INTH :: HOST_MASK_STATUS :: MEM_SUB_ERROR [30:30] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_MEM_SUB_ERROR_MASK    0x40000000
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_MEM_SUB_ERROR_SHIFT   30
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_MEM_SUB_ERROR_DEFAULT 0x00000001

/* RAAGA_DSP_INTH :: HOST_MASK_STATUS :: MDMEM_MISS_ERROR [29:29] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_MDMEM_MISS_ERROR_MASK 0x20000000
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_MDMEM_MISS_ERROR_SHIFT 29
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_MDMEM_MISS_ERROR_DEFAULT 0x00000001

/* RAAGA_DSP_INTH :: HOST_MASK_STATUS :: DMA_SUB_ERROR0 [28:28] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_DMA_SUB_ERROR0_MASK   0x10000000
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_DMA_SUB_ERROR0_SHIFT  28
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_DMA_SUB_ERROR0_DEFAULT 0x00000001

/* RAAGA_DSP_INTH :: HOST_MASK_STATUS :: GISB_ERROR [27:27] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_GISB_ERROR_MASK       0x08000000
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_GISB_ERROR_SHIFT      27
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_GISB_ERROR_DEFAULT    0x00000001

/* RAAGA_DSP_INTH :: HOST_MASK_STATUS :: PMEM_BRIDGE_ERROR [26:26] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_PMEM_BRIDGE_ERROR_MASK 0x04000000
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_PMEM_BRIDGE_ERROR_SHIFT 26
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_PMEM_BRIDGE_ERROR_DEFAULT 0x00000001

/* RAAGA_DSP_INTH :: HOST_MASK_STATUS :: MEM_PEEK_POKE [25:25] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_MEM_PEEK_POKE_MASK    0x02000000
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_MEM_PEEK_POKE_SHIFT   25
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_MEM_PEEK_POKE_DEFAULT 0x00000001

/* RAAGA_DSP_INTH :: HOST_MASK_STATUS :: RICH [24:24] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_RICH_MASK             0x01000000
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_RICH_SHIFT            24
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_RICH_DEFAULT          0x00000001

/* RAAGA_DSP_INTH :: HOST_MASK_STATUS :: SEC_PROT_VIOL [23:23] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_SEC_PROT_VIOL_MASK    0x00800000
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_SEC_PROT_VIOL_SHIFT   23
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_SEC_PROT_VIOL_DEFAULT 0x00000001

/* RAAGA_DSP_INTH :: HOST_MASK_STATUS :: DAISY_CHAIN_TIMER_INT [22:22] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_DAISY_CHAIN_TIMER_INT_MASK 0x00400000
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_DAISY_CHAIN_TIMER_INT_SHIFT 22
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_DAISY_CHAIN_TIMER_INT_DEFAULT 0x00000001

/* RAAGA_DSP_INTH :: HOST_MASK_STATUS :: SYS_CLK_TIMER_INT3 [21:21] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_SYS_CLK_TIMER_INT3_MASK 0x00200000
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_SYS_CLK_TIMER_INT3_SHIFT 21
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_SYS_CLK_TIMER_INT3_DEFAULT 0x00000001

/* RAAGA_DSP_INTH :: HOST_MASK_STATUS :: SYS_CLK_TIMER_INT2 [20:20] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_SYS_CLK_TIMER_INT2_MASK 0x00100000
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_SYS_CLK_TIMER_INT2_SHIFT 20
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_SYS_CLK_TIMER_INT2_DEFAULT 0x00000001

/* RAAGA_DSP_INTH :: HOST_MASK_STATUS :: SYS_CLK_TIMER_INT1 [19:19] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_SYS_CLK_TIMER_INT1_MASK 0x00080000
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_SYS_CLK_TIMER_INT1_SHIFT 19
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_SYS_CLK_TIMER_INT1_DEFAULT 0x00000001

/* RAAGA_DSP_INTH :: HOST_MASK_STATUS :: SYS_CLK_TIMER_INT0 [18:18] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_SYS_CLK_TIMER_INT0_MASK 0x00040000
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_SYS_CLK_TIMER_INT0_SHIFT 18
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_SYS_CLK_TIMER_INT0_DEFAULT 0x00000001

/* RAAGA_DSP_INTH :: HOST_MASK_STATUS :: DSP_CLK_TIMER_INT [17:17] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_DSP_CLK_TIMER_INT_MASK 0x00020000
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_DSP_CLK_TIMER_INT_SHIFT 17
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_DSP_CLK_TIMER_INT_DEFAULT 0x00000001

/* RAAGA_DSP_INTH :: HOST_MASK_STATUS :: TSM_TIMER_INT [16:16] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_TSM_TIMER_INT_MASK    0x00010000
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_TSM_TIMER_INT_SHIFT   16
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_TSM_TIMER_INT_DEFAULT 0x00000001

/* RAAGA_DSP_INTH :: HOST_MASK_STATUS :: VOM_MISS_INT [15:15] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_VOM_MISS_INT_MASK     0x00008000
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_VOM_MISS_INT_SHIFT    15
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_VOM_MISS_INT_DEFAULT  0x00000001

/* RAAGA_DSP_INTH :: HOST_MASK_STATUS :: reserved0 [14:10] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_reserved0_MASK        0x00007c00
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_reserved0_SHIFT       10

/* RAAGA_DSP_INTH :: HOST_MASK_STATUS :: DMA_Q5 [09:09] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_DMA_Q5_MASK           0x00000200
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_DMA_Q5_SHIFT          9
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_DMA_Q5_DEFAULT        0x00000001

/* RAAGA_DSP_INTH :: HOST_MASK_STATUS :: DMA_Q4 [08:08] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_DMA_Q4_MASK           0x00000100
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_DMA_Q4_SHIFT          8
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_DMA_Q4_DEFAULT        0x00000001

/* RAAGA_DSP_INTH :: HOST_MASK_STATUS :: DMA_Q3 [07:07] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_DMA_Q3_MASK           0x00000080
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_DMA_Q3_SHIFT          7
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_DMA_Q3_DEFAULT        0x00000001

/* RAAGA_DSP_INTH :: HOST_MASK_STATUS :: DMA_Q2 [06:06] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_DMA_Q2_MASK           0x00000040
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_DMA_Q2_SHIFT          6
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_DMA_Q2_DEFAULT        0x00000001

/* RAAGA_DSP_INTH :: HOST_MASK_STATUS :: DMA_Q1 [05:05] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_DMA_Q1_MASK           0x00000020
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_DMA_Q1_SHIFT          5
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_DMA_Q1_DEFAULT        0x00000001

/* RAAGA_DSP_INTH :: HOST_MASK_STATUS :: DMA_Q0 [04:04] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_DMA_Q0_MASK           0x00000010
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_DMA_Q0_SHIFT          4
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_DMA_Q0_DEFAULT        0x00000001

/* RAAGA_DSP_INTH :: HOST_MASK_STATUS :: UART_RX [03:03] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_UART_RX_MASK          0x00000008
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_UART_RX_SHIFT         3
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_UART_RX_DEFAULT       0x00000001

/* RAAGA_DSP_INTH :: HOST_MASK_STATUS :: UART_TX [02:02] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_UART_TX_MASK          0x00000004
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_UART_TX_SHIFT         2
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_UART_TX_DEFAULT       0x00000001

/* RAAGA_DSP_INTH :: HOST_MASK_STATUS :: reserved1 [01:01] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_reserved1_MASK        0x00000002
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_reserved1_SHIFT       1

/* RAAGA_DSP_INTH :: HOST_MASK_STATUS :: WATCHDOG_TIMER_ATTN [00:00] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_WATCHDOG_TIMER_ATTN_MASK 0x00000001
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_WATCHDOG_TIMER_ATTN_SHIFT 0
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_WATCHDOG_TIMER_ATTN_DEFAULT 0x00000001

/***************************************************************************
 *HOST_MASK_SET - Host Interrupt Mask Set Register
 ***************************************************************************/
/* RAAGA_DSP_INTH :: HOST_MASK_SET :: UART_ERROR [31:31] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_UART_ERROR_MASK          0x80000000
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_UART_ERROR_SHIFT         31
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_UART_ERROR_DEFAULT       0x00000001

/* RAAGA_DSP_INTH :: HOST_MASK_SET :: MEM_SUB_ERROR [30:30] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_MEM_SUB_ERROR_MASK       0x40000000
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_MEM_SUB_ERROR_SHIFT      30
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_MEM_SUB_ERROR_DEFAULT    0x00000001

/* RAAGA_DSP_INTH :: HOST_MASK_SET :: MDMEM_MISS_ERROR [29:29] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_MDMEM_MISS_ERROR_MASK    0x20000000
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_MDMEM_MISS_ERROR_SHIFT   29
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_MDMEM_MISS_ERROR_DEFAULT 0x00000001

/* RAAGA_DSP_INTH :: HOST_MASK_SET :: DMA_SUB_ERROR0 [28:28] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_DMA_SUB_ERROR0_MASK      0x10000000
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_DMA_SUB_ERROR0_SHIFT     28
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_DMA_SUB_ERROR0_DEFAULT   0x00000001

/* RAAGA_DSP_INTH :: HOST_MASK_SET :: GISB_ERROR [27:27] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_GISB_ERROR_MASK          0x08000000
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_GISB_ERROR_SHIFT         27
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_GISB_ERROR_DEFAULT       0x00000001

/* RAAGA_DSP_INTH :: HOST_MASK_SET :: PMEM_BRIDGE_ERROR [26:26] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_PMEM_BRIDGE_ERROR_MASK   0x04000000
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_PMEM_BRIDGE_ERROR_SHIFT  26
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_PMEM_BRIDGE_ERROR_DEFAULT 0x00000001

/* RAAGA_DSP_INTH :: HOST_MASK_SET :: MEM_PEEK_POKE [25:25] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_MEM_PEEK_POKE_MASK       0x02000000
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_MEM_PEEK_POKE_SHIFT      25
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_MEM_PEEK_POKE_DEFAULT    0x00000001

/* RAAGA_DSP_INTH :: HOST_MASK_SET :: RICH [24:24] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_RICH_MASK                0x01000000
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_RICH_SHIFT               24
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_RICH_DEFAULT             0x00000001

/* RAAGA_DSP_INTH :: HOST_MASK_SET :: SEC_PROT_VIOL [23:23] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_SEC_PROT_VIOL_MASK       0x00800000
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_SEC_PROT_VIOL_SHIFT      23
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_SEC_PROT_VIOL_DEFAULT    0x00000001

/* RAAGA_DSP_INTH :: HOST_MASK_SET :: DAISY_CHAIN_TIMER_INT [22:22] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_DAISY_CHAIN_TIMER_INT_MASK 0x00400000
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_DAISY_CHAIN_TIMER_INT_SHIFT 22
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_DAISY_CHAIN_TIMER_INT_DEFAULT 0x00000001

/* RAAGA_DSP_INTH :: HOST_MASK_SET :: SYS_CLK_TIMER_INT3 [21:21] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_SYS_CLK_TIMER_INT3_MASK  0x00200000
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_SYS_CLK_TIMER_INT3_SHIFT 21
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_SYS_CLK_TIMER_INT3_DEFAULT 0x00000001

/* RAAGA_DSP_INTH :: HOST_MASK_SET :: SYS_CLK_TIMER_INT2 [20:20] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_SYS_CLK_TIMER_INT2_MASK  0x00100000
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_SYS_CLK_TIMER_INT2_SHIFT 20
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_SYS_CLK_TIMER_INT2_DEFAULT 0x00000001

/* RAAGA_DSP_INTH :: HOST_MASK_SET :: SYS_CLK_TIMER_INT1 [19:19] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_SYS_CLK_TIMER_INT1_MASK  0x00080000
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_SYS_CLK_TIMER_INT1_SHIFT 19
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_SYS_CLK_TIMER_INT1_DEFAULT 0x00000001

/* RAAGA_DSP_INTH :: HOST_MASK_SET :: SYS_CLK_TIMER_INT0 [18:18] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_SYS_CLK_TIMER_INT0_MASK  0x00040000
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_SYS_CLK_TIMER_INT0_SHIFT 18
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_SYS_CLK_TIMER_INT0_DEFAULT 0x00000001

/* RAAGA_DSP_INTH :: HOST_MASK_SET :: DSP_CLK_TIMER_INT [17:17] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_DSP_CLK_TIMER_INT_MASK   0x00020000
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_DSP_CLK_TIMER_INT_SHIFT  17
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_DSP_CLK_TIMER_INT_DEFAULT 0x00000001

/* RAAGA_DSP_INTH :: HOST_MASK_SET :: TSM_TIMER_INT [16:16] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_TSM_TIMER_INT_MASK       0x00010000
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_TSM_TIMER_INT_SHIFT      16
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_TSM_TIMER_INT_DEFAULT    0x00000001

/* RAAGA_DSP_INTH :: HOST_MASK_SET :: VOM_MISS_INT [15:15] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_VOM_MISS_INT_MASK        0x00008000
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_VOM_MISS_INT_SHIFT       15
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_VOM_MISS_INT_DEFAULT     0x00000001

/* RAAGA_DSP_INTH :: HOST_MASK_SET :: reserved0 [14:10] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_reserved0_MASK           0x00007c00
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_reserved0_SHIFT          10

/* RAAGA_DSP_INTH :: HOST_MASK_SET :: DMA_Q5 [09:09] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_DMA_Q5_MASK              0x00000200
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_DMA_Q5_SHIFT             9
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_DMA_Q5_DEFAULT           0x00000001

/* RAAGA_DSP_INTH :: HOST_MASK_SET :: DMA_Q4 [08:08] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_DMA_Q4_MASK              0x00000100
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_DMA_Q4_SHIFT             8
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_DMA_Q4_DEFAULT           0x00000001

/* RAAGA_DSP_INTH :: HOST_MASK_SET :: DMA_Q3 [07:07] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_DMA_Q3_MASK              0x00000080
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_DMA_Q3_SHIFT             7
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_DMA_Q3_DEFAULT           0x00000001

/* RAAGA_DSP_INTH :: HOST_MASK_SET :: DMA_Q2 [06:06] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_DMA_Q2_MASK              0x00000040
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_DMA_Q2_SHIFT             6
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_DMA_Q2_DEFAULT           0x00000001

/* RAAGA_DSP_INTH :: HOST_MASK_SET :: DMA_Q1 [05:05] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_DMA_Q1_MASK              0x00000020
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_DMA_Q1_SHIFT             5
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_DMA_Q1_DEFAULT           0x00000001

/* RAAGA_DSP_INTH :: HOST_MASK_SET :: DMA_Q0 [04:04] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_DMA_Q0_MASK              0x00000010
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_DMA_Q0_SHIFT             4
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_DMA_Q0_DEFAULT           0x00000001

/* RAAGA_DSP_INTH :: HOST_MASK_SET :: UART_RX [03:03] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_UART_RX_MASK             0x00000008
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_UART_RX_SHIFT            3
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_UART_RX_DEFAULT          0x00000001

/* RAAGA_DSP_INTH :: HOST_MASK_SET :: UART_TX [02:02] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_UART_TX_MASK             0x00000004
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_UART_TX_SHIFT            2
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_UART_TX_DEFAULT          0x00000001

/* RAAGA_DSP_INTH :: HOST_MASK_SET :: reserved1 [01:01] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_reserved1_MASK           0x00000002
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_reserved1_SHIFT          1

/* RAAGA_DSP_INTH :: HOST_MASK_SET :: WATCHDOG_TIMER_ATTN [00:00] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_WATCHDOG_TIMER_ATTN_MASK 0x00000001
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_WATCHDOG_TIMER_ATTN_SHIFT 0
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_WATCHDOG_TIMER_ATTN_DEFAULT 0x00000001

/***************************************************************************
 *HOST_MASK_CLEAR - Host Interrupt Mask Clear Register
 ***************************************************************************/
/* RAAGA_DSP_INTH :: HOST_MASK_CLEAR :: UART_ERROR [31:31] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_UART_ERROR_MASK        0x80000000
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_UART_ERROR_SHIFT       31
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_UART_ERROR_DEFAULT     0x00000001

/* RAAGA_DSP_INTH :: HOST_MASK_CLEAR :: MEM_SUB_ERROR [30:30] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_MEM_SUB_ERROR_MASK     0x40000000
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_MEM_SUB_ERROR_SHIFT    30
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_MEM_SUB_ERROR_DEFAULT  0x00000001

/* RAAGA_DSP_INTH :: HOST_MASK_CLEAR :: MDMEM_MISS_ERROR [29:29] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_MDMEM_MISS_ERROR_MASK  0x20000000
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_MDMEM_MISS_ERROR_SHIFT 29
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_MDMEM_MISS_ERROR_DEFAULT 0x00000001

/* RAAGA_DSP_INTH :: HOST_MASK_CLEAR :: DMA_SUB_ERROR0 [28:28] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_DMA_SUB_ERROR0_MASK    0x10000000
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_DMA_SUB_ERROR0_SHIFT   28
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_DMA_SUB_ERROR0_DEFAULT 0x00000001

/* RAAGA_DSP_INTH :: HOST_MASK_CLEAR :: GISB_ERROR [27:27] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_GISB_ERROR_MASK        0x08000000
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_GISB_ERROR_SHIFT       27
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_GISB_ERROR_DEFAULT     0x00000001

/* RAAGA_DSP_INTH :: HOST_MASK_CLEAR :: PMEM_BRIDGE_ERROR [26:26] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_PMEM_BRIDGE_ERROR_MASK 0x04000000
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_PMEM_BRIDGE_ERROR_SHIFT 26
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_PMEM_BRIDGE_ERROR_DEFAULT 0x00000001

/* RAAGA_DSP_INTH :: HOST_MASK_CLEAR :: MEM_PEEK_POKE [25:25] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_MEM_PEEK_POKE_MASK     0x02000000
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_MEM_PEEK_POKE_SHIFT    25
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_MEM_PEEK_POKE_DEFAULT  0x00000001

/* RAAGA_DSP_INTH :: HOST_MASK_CLEAR :: RICH [24:24] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_RICH_MASK              0x01000000
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_RICH_SHIFT             24
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_RICH_DEFAULT           0x00000001

/* RAAGA_DSP_INTH :: HOST_MASK_CLEAR :: SEC_PROT_VIOL [23:23] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_SEC_PROT_VIOL_MASK     0x00800000
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_SEC_PROT_VIOL_SHIFT    23
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_SEC_PROT_VIOL_DEFAULT  0x00000001

/* RAAGA_DSP_INTH :: HOST_MASK_CLEAR :: DAISY_CHAIN_TIMER_INT [22:22] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_DAISY_CHAIN_TIMER_INT_MASK 0x00400000
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_DAISY_CHAIN_TIMER_INT_SHIFT 22
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_DAISY_CHAIN_TIMER_INT_DEFAULT 0x00000001

/* RAAGA_DSP_INTH :: HOST_MASK_CLEAR :: SYS_CLK_TIMER_INT3 [21:21] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_SYS_CLK_TIMER_INT3_MASK 0x00200000
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_SYS_CLK_TIMER_INT3_SHIFT 21
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_SYS_CLK_TIMER_INT3_DEFAULT 0x00000001

/* RAAGA_DSP_INTH :: HOST_MASK_CLEAR :: SYS_CLK_TIMER_INT2 [20:20] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_SYS_CLK_TIMER_INT2_MASK 0x00100000
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_SYS_CLK_TIMER_INT2_SHIFT 20
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_SYS_CLK_TIMER_INT2_DEFAULT 0x00000001

/* RAAGA_DSP_INTH :: HOST_MASK_CLEAR :: SYS_CLK_TIMER_INT1 [19:19] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_SYS_CLK_TIMER_INT1_MASK 0x00080000
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_SYS_CLK_TIMER_INT1_SHIFT 19
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_SYS_CLK_TIMER_INT1_DEFAULT 0x00000001

/* RAAGA_DSP_INTH :: HOST_MASK_CLEAR :: SYS_CLK_TIMER_INT0 [18:18] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_SYS_CLK_TIMER_INT0_MASK 0x00040000
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_SYS_CLK_TIMER_INT0_SHIFT 18
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_SYS_CLK_TIMER_INT0_DEFAULT 0x00000001

/* RAAGA_DSP_INTH :: HOST_MASK_CLEAR :: DSP_CLK_TIMER_INT [17:17] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_DSP_CLK_TIMER_INT_MASK 0x00020000
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_DSP_CLK_TIMER_INT_SHIFT 17
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_DSP_CLK_TIMER_INT_DEFAULT 0x00000001

/* RAAGA_DSP_INTH :: HOST_MASK_CLEAR :: TSM_TIMER_INT [16:16] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_TSM_TIMER_INT_MASK     0x00010000
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_TSM_TIMER_INT_SHIFT    16
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_TSM_TIMER_INT_DEFAULT  0x00000001

/* RAAGA_DSP_INTH :: HOST_MASK_CLEAR :: VOM_MISS_INT [15:15] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_VOM_MISS_INT_MASK      0x00008000
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_VOM_MISS_INT_SHIFT     15
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_VOM_MISS_INT_DEFAULT   0x00000001

/* RAAGA_DSP_INTH :: HOST_MASK_CLEAR :: reserved0 [14:10] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_reserved0_MASK         0x00007c00
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_reserved0_SHIFT        10

/* RAAGA_DSP_INTH :: HOST_MASK_CLEAR :: DMA_Q5 [09:09] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_DMA_Q5_MASK            0x00000200
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_DMA_Q5_SHIFT           9
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_DMA_Q5_DEFAULT         0x00000001

/* RAAGA_DSP_INTH :: HOST_MASK_CLEAR :: DMA_Q4 [08:08] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_DMA_Q4_MASK            0x00000100
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_DMA_Q4_SHIFT           8
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_DMA_Q4_DEFAULT         0x00000001

/* RAAGA_DSP_INTH :: HOST_MASK_CLEAR :: DMA_Q3 [07:07] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_DMA_Q3_MASK            0x00000080
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_DMA_Q3_SHIFT           7
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_DMA_Q3_DEFAULT         0x00000001

/* RAAGA_DSP_INTH :: HOST_MASK_CLEAR :: DMA_Q2 [06:06] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_DMA_Q2_MASK            0x00000040
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_DMA_Q2_SHIFT           6
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_DMA_Q2_DEFAULT         0x00000001

/* RAAGA_DSP_INTH :: HOST_MASK_CLEAR :: DMA_Q1 [05:05] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_DMA_Q1_MASK            0x00000020
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_DMA_Q1_SHIFT           5
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_DMA_Q1_DEFAULT         0x00000001

/* RAAGA_DSP_INTH :: HOST_MASK_CLEAR :: DMA_Q0 [04:04] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_DMA_Q0_MASK            0x00000010
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_DMA_Q0_SHIFT           4
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_DMA_Q0_DEFAULT         0x00000001

/* RAAGA_DSP_INTH :: HOST_MASK_CLEAR :: UART_RX [03:03] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_UART_RX_MASK           0x00000008
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_UART_RX_SHIFT          3
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_UART_RX_DEFAULT        0x00000001

/* RAAGA_DSP_INTH :: HOST_MASK_CLEAR :: UART_TX [02:02] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_UART_TX_MASK           0x00000004
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_UART_TX_SHIFT          2
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_UART_TX_DEFAULT        0x00000001

/* RAAGA_DSP_INTH :: HOST_MASK_CLEAR :: reserved1 [01:01] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_reserved1_MASK         0x00000002
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_reserved1_SHIFT        1

/* RAAGA_DSP_INTH :: HOST_MASK_CLEAR :: WATCHDOG_TIMER_ATTN [00:00] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_WATCHDOG_TIMER_ATTN_MASK 0x00000001
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_WATCHDOG_TIMER_ATTN_SHIFT 0
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_WATCHDOG_TIMER_ATTN_DEFAULT 0x00000001

/***************************************************************************
 *PCI_STATUS - PCI Interrupt Status Register
 ***************************************************************************/
/* RAAGA_DSP_INTH :: PCI_STATUS :: UART_ERROR [31:31] */
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_UART_ERROR_MASK             0x80000000
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_UART_ERROR_SHIFT            31
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_UART_ERROR_DEFAULT          0x00000000

/* RAAGA_DSP_INTH :: PCI_STATUS :: MEM_SUB_ERROR [30:30] */
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_MEM_SUB_ERROR_MASK          0x40000000
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_MEM_SUB_ERROR_SHIFT         30
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_MEM_SUB_ERROR_DEFAULT       0x00000000

/* RAAGA_DSP_INTH :: PCI_STATUS :: MDMEM_MISS_ERROR [29:29] */
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_MDMEM_MISS_ERROR_MASK       0x20000000
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_MDMEM_MISS_ERROR_SHIFT      29
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_MDMEM_MISS_ERROR_DEFAULT    0x00000000

/* RAAGA_DSP_INTH :: PCI_STATUS :: DMA_SUB_ERROR0 [28:28] */
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_DMA_SUB_ERROR0_MASK         0x10000000
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_DMA_SUB_ERROR0_SHIFT        28
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_DMA_SUB_ERROR0_DEFAULT      0x00000000

/* RAAGA_DSP_INTH :: PCI_STATUS :: GISB_ERROR [27:27] */
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_GISB_ERROR_MASK             0x08000000
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_GISB_ERROR_SHIFT            27
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_GISB_ERROR_DEFAULT          0x00000000

/* RAAGA_DSP_INTH :: PCI_STATUS :: PMEM_BRIDGE_ERROR [26:26] */
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_PMEM_BRIDGE_ERROR_MASK      0x04000000
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_PMEM_BRIDGE_ERROR_SHIFT     26
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_PMEM_BRIDGE_ERROR_DEFAULT   0x00000000

/* RAAGA_DSP_INTH :: PCI_STATUS :: MEM_PEEK_POKE [25:25] */
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_MEM_PEEK_POKE_MASK          0x02000000
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_MEM_PEEK_POKE_SHIFT         25
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_MEM_PEEK_POKE_DEFAULT       0x00000000

/* RAAGA_DSP_INTH :: PCI_STATUS :: RICH [24:24] */
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_RICH_MASK                   0x01000000
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_RICH_SHIFT                  24
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_RICH_DEFAULT                0x00000000

/* RAAGA_DSP_INTH :: PCI_STATUS :: SEC_PROT_VIOL [23:23] */
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_SEC_PROT_VIOL_MASK          0x00800000
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_SEC_PROT_VIOL_SHIFT         23
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_SEC_PROT_VIOL_DEFAULT       0x00000000

/* RAAGA_DSP_INTH :: PCI_STATUS :: DAISY_CHAIN_TIMER_INT [22:22] */
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_DAISY_CHAIN_TIMER_INT_MASK  0x00400000
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_DAISY_CHAIN_TIMER_INT_SHIFT 22
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_DAISY_CHAIN_TIMER_INT_DEFAULT 0x00000000

/* RAAGA_DSP_INTH :: PCI_STATUS :: SYS_CLK_TIMER_INT3 [21:21] */
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_SYS_CLK_TIMER_INT3_MASK     0x00200000
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_SYS_CLK_TIMER_INT3_SHIFT    21
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_SYS_CLK_TIMER_INT3_DEFAULT  0x00000000

/* RAAGA_DSP_INTH :: PCI_STATUS :: SYS_CLK_TIMER_INT2 [20:20] */
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_SYS_CLK_TIMER_INT2_MASK     0x00100000
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_SYS_CLK_TIMER_INT2_SHIFT    20
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_SYS_CLK_TIMER_INT2_DEFAULT  0x00000000

/* RAAGA_DSP_INTH :: PCI_STATUS :: SYS_CLK_TIMER_INT1 [19:19] */
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_SYS_CLK_TIMER_INT1_MASK     0x00080000
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_SYS_CLK_TIMER_INT1_SHIFT    19
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_SYS_CLK_TIMER_INT1_DEFAULT  0x00000000

/* RAAGA_DSP_INTH :: PCI_STATUS :: SYS_CLK_TIMER_INT0 [18:18] */
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_SYS_CLK_TIMER_INT0_MASK     0x00040000
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_SYS_CLK_TIMER_INT0_SHIFT    18
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_SYS_CLK_TIMER_INT0_DEFAULT  0x00000000

/* RAAGA_DSP_INTH :: PCI_STATUS :: DSP_CLK_TIMER_INT [17:17] */
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_DSP_CLK_TIMER_INT_MASK      0x00020000
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_DSP_CLK_TIMER_INT_SHIFT     17
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_DSP_CLK_TIMER_INT_DEFAULT   0x00000000

/* RAAGA_DSP_INTH :: PCI_STATUS :: TSM_TIMER_INT [16:16] */
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_TSM_TIMER_INT_MASK          0x00010000
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_TSM_TIMER_INT_SHIFT         16
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_TSM_TIMER_INT_DEFAULT       0x00000000

/* RAAGA_DSP_INTH :: PCI_STATUS :: VOM_MISS_INT [15:15] */
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_VOM_MISS_INT_MASK           0x00008000
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_VOM_MISS_INT_SHIFT          15
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_VOM_MISS_INT_DEFAULT        0x00000000

/* RAAGA_DSP_INTH :: PCI_STATUS :: reserved0 [14:10] */
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_reserved0_MASK              0x00007c00
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_reserved0_SHIFT             10

/* RAAGA_DSP_INTH :: PCI_STATUS :: DMA_Q5 [09:09] */
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_DMA_Q5_MASK                 0x00000200
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_DMA_Q5_SHIFT                9
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_DMA_Q5_DEFAULT              0x00000000

/* RAAGA_DSP_INTH :: PCI_STATUS :: DMA_Q4 [08:08] */
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_DMA_Q4_MASK                 0x00000100
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_DMA_Q4_SHIFT                8
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_DMA_Q4_DEFAULT              0x00000000

/* RAAGA_DSP_INTH :: PCI_STATUS :: DMA_Q3 [07:07] */
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_DMA_Q3_MASK                 0x00000080
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_DMA_Q3_SHIFT                7
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_DMA_Q3_DEFAULT              0x00000000

/* RAAGA_DSP_INTH :: PCI_STATUS :: DMA_Q2 [06:06] */
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_DMA_Q2_MASK                 0x00000040
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_DMA_Q2_SHIFT                6
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_DMA_Q2_DEFAULT              0x00000000

/* RAAGA_DSP_INTH :: PCI_STATUS :: DMA_Q1 [05:05] */
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_DMA_Q1_MASK                 0x00000020
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_DMA_Q1_SHIFT                5
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_DMA_Q1_DEFAULT              0x00000000

/* RAAGA_DSP_INTH :: PCI_STATUS :: DMA_Q0 [04:04] */
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_DMA_Q0_MASK                 0x00000010
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_DMA_Q0_SHIFT                4
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_DMA_Q0_DEFAULT              0x00000000

/* RAAGA_DSP_INTH :: PCI_STATUS :: UART_RX [03:03] */
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_UART_RX_MASK                0x00000008
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_UART_RX_SHIFT               3
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_UART_RX_DEFAULT             0x00000000

/* RAAGA_DSP_INTH :: PCI_STATUS :: UART_TX [02:02] */
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_UART_TX_MASK                0x00000004
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_UART_TX_SHIFT               2
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_UART_TX_DEFAULT             0x00000000

/* RAAGA_DSP_INTH :: PCI_STATUS :: reserved1 [01:01] */
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_reserved1_MASK              0x00000002
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_reserved1_SHIFT             1

/* RAAGA_DSP_INTH :: PCI_STATUS :: WATCHDOG_TIMER_ATTN [00:00] */
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_WATCHDOG_TIMER_ATTN_MASK    0x00000001
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_WATCHDOG_TIMER_ATTN_SHIFT   0
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_WATCHDOG_TIMER_ATTN_DEFAULT 0x00000000

/***************************************************************************
 *PCI_SET - PCI Interrupt Set Register
 ***************************************************************************/
/* RAAGA_DSP_INTH :: PCI_SET :: UART_ERROR [31:31] */
#define BCHP_RAAGA_DSP_INTH_PCI_SET_UART_ERROR_MASK                0x80000000
#define BCHP_RAAGA_DSP_INTH_PCI_SET_UART_ERROR_SHIFT               31
#define BCHP_RAAGA_DSP_INTH_PCI_SET_UART_ERROR_DEFAULT             0x00000000

/* RAAGA_DSP_INTH :: PCI_SET :: MEM_SUB_ERROR [30:30] */
#define BCHP_RAAGA_DSP_INTH_PCI_SET_MEM_SUB_ERROR_MASK             0x40000000
#define BCHP_RAAGA_DSP_INTH_PCI_SET_MEM_SUB_ERROR_SHIFT            30
#define BCHP_RAAGA_DSP_INTH_PCI_SET_MEM_SUB_ERROR_DEFAULT          0x00000000

/* RAAGA_DSP_INTH :: PCI_SET :: MDMEM_MISS_ERROR [29:29] */
#define BCHP_RAAGA_DSP_INTH_PCI_SET_MDMEM_MISS_ERROR_MASK          0x20000000
#define BCHP_RAAGA_DSP_INTH_PCI_SET_MDMEM_MISS_ERROR_SHIFT         29
#define BCHP_RAAGA_DSP_INTH_PCI_SET_MDMEM_MISS_ERROR_DEFAULT       0x00000000

/* RAAGA_DSP_INTH :: PCI_SET :: DMA_SUB_ERROR0 [28:28] */
#define BCHP_RAAGA_DSP_INTH_PCI_SET_DMA_SUB_ERROR0_MASK            0x10000000
#define BCHP_RAAGA_DSP_INTH_PCI_SET_DMA_SUB_ERROR0_SHIFT           28
#define BCHP_RAAGA_DSP_INTH_PCI_SET_DMA_SUB_ERROR0_DEFAULT         0x00000000

/* RAAGA_DSP_INTH :: PCI_SET :: GISB_ERROR [27:27] */
#define BCHP_RAAGA_DSP_INTH_PCI_SET_GISB_ERROR_MASK                0x08000000
#define BCHP_RAAGA_DSP_INTH_PCI_SET_GISB_ERROR_SHIFT               27
#define BCHP_RAAGA_DSP_INTH_PCI_SET_GISB_ERROR_DEFAULT             0x00000000

/* RAAGA_DSP_INTH :: PCI_SET :: PMEM_BRIDGE_ERROR [26:26] */
#define BCHP_RAAGA_DSP_INTH_PCI_SET_PMEM_BRIDGE_ERROR_MASK         0x04000000
#define BCHP_RAAGA_DSP_INTH_PCI_SET_PMEM_BRIDGE_ERROR_SHIFT        26
#define BCHP_RAAGA_DSP_INTH_PCI_SET_PMEM_BRIDGE_ERROR_DEFAULT      0x00000000

/* RAAGA_DSP_INTH :: PCI_SET :: MEM_PEEK_POKE [25:25] */
#define BCHP_RAAGA_DSP_INTH_PCI_SET_MEM_PEEK_POKE_MASK             0x02000000
#define BCHP_RAAGA_DSP_INTH_PCI_SET_MEM_PEEK_POKE_SHIFT            25
#define BCHP_RAAGA_DSP_INTH_PCI_SET_MEM_PEEK_POKE_DEFAULT          0x00000000

/* RAAGA_DSP_INTH :: PCI_SET :: RICH [24:24] */
#define BCHP_RAAGA_DSP_INTH_PCI_SET_RICH_MASK                      0x01000000
#define BCHP_RAAGA_DSP_INTH_PCI_SET_RICH_SHIFT                     24
#define BCHP_RAAGA_DSP_INTH_PCI_SET_RICH_DEFAULT                   0x00000000

/* RAAGA_DSP_INTH :: PCI_SET :: SEC_PROT_VIOL [23:23] */
#define BCHP_RAAGA_DSP_INTH_PCI_SET_SEC_PROT_VIOL_MASK             0x00800000
#define BCHP_RAAGA_DSP_INTH_PCI_SET_SEC_PROT_VIOL_SHIFT            23
#define BCHP_RAAGA_DSP_INTH_PCI_SET_SEC_PROT_VIOL_DEFAULT          0x00000000

/* RAAGA_DSP_INTH :: PCI_SET :: DAISY_CHAIN_TIMER_INT [22:22] */
#define BCHP_RAAGA_DSP_INTH_PCI_SET_DAISY_CHAIN_TIMER_INT_MASK     0x00400000
#define BCHP_RAAGA_DSP_INTH_PCI_SET_DAISY_CHAIN_TIMER_INT_SHIFT    22
#define BCHP_RAAGA_DSP_INTH_PCI_SET_DAISY_CHAIN_TIMER_INT_DEFAULT  0x00000000

/* RAAGA_DSP_INTH :: PCI_SET :: SYS_CLK_TIMER_INT3 [21:21] */
#define BCHP_RAAGA_DSP_INTH_PCI_SET_SYS_CLK_TIMER_INT3_MASK        0x00200000
#define BCHP_RAAGA_DSP_INTH_PCI_SET_SYS_CLK_TIMER_INT3_SHIFT       21
#define BCHP_RAAGA_DSP_INTH_PCI_SET_SYS_CLK_TIMER_INT3_DEFAULT     0x00000000

/* RAAGA_DSP_INTH :: PCI_SET :: SYS_CLK_TIMER_INT2 [20:20] */
#define BCHP_RAAGA_DSP_INTH_PCI_SET_SYS_CLK_TIMER_INT2_MASK        0x00100000
#define BCHP_RAAGA_DSP_INTH_PCI_SET_SYS_CLK_TIMER_INT2_SHIFT       20
#define BCHP_RAAGA_DSP_INTH_PCI_SET_SYS_CLK_TIMER_INT2_DEFAULT     0x00000000

/* RAAGA_DSP_INTH :: PCI_SET :: SYS_CLK_TIMER_INT1 [19:19] */
#define BCHP_RAAGA_DSP_INTH_PCI_SET_SYS_CLK_TIMER_INT1_MASK        0x00080000
#define BCHP_RAAGA_DSP_INTH_PCI_SET_SYS_CLK_TIMER_INT1_SHIFT       19
#define BCHP_RAAGA_DSP_INTH_PCI_SET_SYS_CLK_TIMER_INT1_DEFAULT     0x00000000

/* RAAGA_DSP_INTH :: PCI_SET :: SYS_CLK_TIMER_INT0 [18:18] */
#define BCHP_RAAGA_DSP_INTH_PCI_SET_SYS_CLK_TIMER_INT0_MASK        0x00040000
#define BCHP_RAAGA_DSP_INTH_PCI_SET_SYS_CLK_TIMER_INT0_SHIFT       18
#define BCHP_RAAGA_DSP_INTH_PCI_SET_SYS_CLK_TIMER_INT0_DEFAULT     0x00000000

/* RAAGA_DSP_INTH :: PCI_SET :: DSP_CLK_TIMER_INT [17:17] */
#define BCHP_RAAGA_DSP_INTH_PCI_SET_DSP_CLK_TIMER_INT_MASK         0x00020000
#define BCHP_RAAGA_DSP_INTH_PCI_SET_DSP_CLK_TIMER_INT_SHIFT        17
#define BCHP_RAAGA_DSP_INTH_PCI_SET_DSP_CLK_TIMER_INT_DEFAULT      0x00000000

/* RAAGA_DSP_INTH :: PCI_SET :: TSM_TIMER_INT [16:16] */
#define BCHP_RAAGA_DSP_INTH_PCI_SET_TSM_TIMER_INT_MASK             0x00010000
#define BCHP_RAAGA_DSP_INTH_PCI_SET_TSM_TIMER_INT_SHIFT            16
#define BCHP_RAAGA_DSP_INTH_PCI_SET_TSM_TIMER_INT_DEFAULT          0x00000000

/* RAAGA_DSP_INTH :: PCI_SET :: VOM_MISS_INT [15:15] */
#define BCHP_RAAGA_DSP_INTH_PCI_SET_VOM_MISS_INT_MASK              0x00008000
#define BCHP_RAAGA_DSP_INTH_PCI_SET_VOM_MISS_INT_SHIFT             15
#define BCHP_RAAGA_DSP_INTH_PCI_SET_VOM_MISS_INT_DEFAULT           0x00000000

/* RAAGA_DSP_INTH :: PCI_SET :: reserved0 [14:10] */
#define BCHP_RAAGA_DSP_INTH_PCI_SET_reserved0_MASK                 0x00007c00
#define BCHP_RAAGA_DSP_INTH_PCI_SET_reserved0_SHIFT                10

/* RAAGA_DSP_INTH :: PCI_SET :: DMA_Q5 [09:09] */
#define BCHP_RAAGA_DSP_INTH_PCI_SET_DMA_Q5_MASK                    0x00000200
#define BCHP_RAAGA_DSP_INTH_PCI_SET_DMA_Q5_SHIFT                   9
#define BCHP_RAAGA_DSP_INTH_PCI_SET_DMA_Q5_DEFAULT                 0x00000000

/* RAAGA_DSP_INTH :: PCI_SET :: DMA_Q4 [08:08] */
#define BCHP_RAAGA_DSP_INTH_PCI_SET_DMA_Q4_MASK                    0x00000100
#define BCHP_RAAGA_DSP_INTH_PCI_SET_DMA_Q4_SHIFT                   8
#define BCHP_RAAGA_DSP_INTH_PCI_SET_DMA_Q4_DEFAULT                 0x00000000

/* RAAGA_DSP_INTH :: PCI_SET :: DMA_Q3 [07:07] */
#define BCHP_RAAGA_DSP_INTH_PCI_SET_DMA_Q3_MASK                    0x00000080
#define BCHP_RAAGA_DSP_INTH_PCI_SET_DMA_Q3_SHIFT                   7
#define BCHP_RAAGA_DSP_INTH_PCI_SET_DMA_Q3_DEFAULT                 0x00000000

/* RAAGA_DSP_INTH :: PCI_SET :: DMA_Q2 [06:06] */
#define BCHP_RAAGA_DSP_INTH_PCI_SET_DMA_Q2_MASK                    0x00000040
#define BCHP_RAAGA_DSP_INTH_PCI_SET_DMA_Q2_SHIFT                   6
#define BCHP_RAAGA_DSP_INTH_PCI_SET_DMA_Q2_DEFAULT                 0x00000000

/* RAAGA_DSP_INTH :: PCI_SET :: DMA_Q1 [05:05] */
#define BCHP_RAAGA_DSP_INTH_PCI_SET_DMA_Q1_MASK                    0x00000020
#define BCHP_RAAGA_DSP_INTH_PCI_SET_DMA_Q1_SHIFT                   5
#define BCHP_RAAGA_DSP_INTH_PCI_SET_DMA_Q1_DEFAULT                 0x00000000

/* RAAGA_DSP_INTH :: PCI_SET :: DMA_Q0 [04:04] */
#define BCHP_RAAGA_DSP_INTH_PCI_SET_DMA_Q0_MASK                    0x00000010
#define BCHP_RAAGA_DSP_INTH_PCI_SET_DMA_Q0_SHIFT                   4
#define BCHP_RAAGA_DSP_INTH_PCI_SET_DMA_Q0_DEFAULT                 0x00000000

/* RAAGA_DSP_INTH :: PCI_SET :: UART_RX [03:03] */
#define BCHP_RAAGA_DSP_INTH_PCI_SET_UART_RX_MASK                   0x00000008
#define BCHP_RAAGA_DSP_INTH_PCI_SET_UART_RX_SHIFT                  3
#define BCHP_RAAGA_DSP_INTH_PCI_SET_UART_RX_DEFAULT                0x00000000

/* RAAGA_DSP_INTH :: PCI_SET :: UART_TX [02:02] */
#define BCHP_RAAGA_DSP_INTH_PCI_SET_UART_TX_MASK                   0x00000004
#define BCHP_RAAGA_DSP_INTH_PCI_SET_UART_TX_SHIFT                  2
#define BCHP_RAAGA_DSP_INTH_PCI_SET_UART_TX_DEFAULT                0x00000000

/* RAAGA_DSP_INTH :: PCI_SET :: reserved1 [01:01] */
#define BCHP_RAAGA_DSP_INTH_PCI_SET_reserved1_MASK                 0x00000002
#define BCHP_RAAGA_DSP_INTH_PCI_SET_reserved1_SHIFT                1

/* RAAGA_DSP_INTH :: PCI_SET :: WATCHDOG_TIMER_ATTN [00:00] */
#define BCHP_RAAGA_DSP_INTH_PCI_SET_WATCHDOG_TIMER_ATTN_MASK       0x00000001
#define BCHP_RAAGA_DSP_INTH_PCI_SET_WATCHDOG_TIMER_ATTN_SHIFT      0
#define BCHP_RAAGA_DSP_INTH_PCI_SET_WATCHDOG_TIMER_ATTN_DEFAULT    0x00000000

/***************************************************************************
 *PCI_CLEAR - PCI Interrupt Clear Register
 ***************************************************************************/
/* RAAGA_DSP_INTH :: PCI_CLEAR :: UART_ERROR [31:31] */
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_UART_ERROR_MASK              0x80000000
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_UART_ERROR_SHIFT             31
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_UART_ERROR_DEFAULT           0x00000000

/* RAAGA_DSP_INTH :: PCI_CLEAR :: MEM_SUB_ERROR [30:30] */
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_MEM_SUB_ERROR_MASK           0x40000000
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_MEM_SUB_ERROR_SHIFT          30
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_MEM_SUB_ERROR_DEFAULT        0x00000000

/* RAAGA_DSP_INTH :: PCI_CLEAR :: MDMEM_MISS_ERROR [29:29] */
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_MDMEM_MISS_ERROR_MASK        0x20000000
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_MDMEM_MISS_ERROR_SHIFT       29
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_MDMEM_MISS_ERROR_DEFAULT     0x00000000

/* RAAGA_DSP_INTH :: PCI_CLEAR :: DMA_SUB_ERROR0 [28:28] */
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_DMA_SUB_ERROR0_MASK          0x10000000
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_DMA_SUB_ERROR0_SHIFT         28
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_DMA_SUB_ERROR0_DEFAULT       0x00000000

/* RAAGA_DSP_INTH :: PCI_CLEAR :: GISB_ERROR [27:27] */
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_GISB_ERROR_MASK              0x08000000
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_GISB_ERROR_SHIFT             27
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_GISB_ERROR_DEFAULT           0x00000000

/* RAAGA_DSP_INTH :: PCI_CLEAR :: PMEM_BRIDGE_ERROR [26:26] */
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_PMEM_BRIDGE_ERROR_MASK       0x04000000
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_PMEM_BRIDGE_ERROR_SHIFT      26
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_PMEM_BRIDGE_ERROR_DEFAULT    0x00000000

/* RAAGA_DSP_INTH :: PCI_CLEAR :: MEM_PEEK_POKE [25:25] */
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_MEM_PEEK_POKE_MASK           0x02000000
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_MEM_PEEK_POKE_SHIFT          25
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_MEM_PEEK_POKE_DEFAULT        0x00000000

/* RAAGA_DSP_INTH :: PCI_CLEAR :: RICH [24:24] */
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_RICH_MASK                    0x01000000
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_RICH_SHIFT                   24
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_RICH_DEFAULT                 0x00000000

/* RAAGA_DSP_INTH :: PCI_CLEAR :: SEC_PROT_VIOL [23:23] */
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_SEC_PROT_VIOL_MASK           0x00800000
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_SEC_PROT_VIOL_SHIFT          23
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_SEC_PROT_VIOL_DEFAULT        0x00000000

/* RAAGA_DSP_INTH :: PCI_CLEAR :: DAISY_CHAIN_TIMER_INT [22:22] */
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_DAISY_CHAIN_TIMER_INT_MASK   0x00400000
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_DAISY_CHAIN_TIMER_INT_SHIFT  22
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_DAISY_CHAIN_TIMER_INT_DEFAULT 0x00000000

/* RAAGA_DSP_INTH :: PCI_CLEAR :: SYS_CLK_TIMER_INT3 [21:21] */
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_SYS_CLK_TIMER_INT3_MASK      0x00200000
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_SYS_CLK_TIMER_INT3_SHIFT     21
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_SYS_CLK_TIMER_INT3_DEFAULT   0x00000000

/* RAAGA_DSP_INTH :: PCI_CLEAR :: SYS_CLK_TIMER_INT2 [20:20] */
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_SYS_CLK_TIMER_INT2_MASK      0x00100000
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_SYS_CLK_TIMER_INT2_SHIFT     20
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_SYS_CLK_TIMER_INT2_DEFAULT   0x00000000

/* RAAGA_DSP_INTH :: PCI_CLEAR :: SYS_CLK_TIMER_INT1 [19:19] */
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_SYS_CLK_TIMER_INT1_MASK      0x00080000
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_SYS_CLK_TIMER_INT1_SHIFT     19
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_SYS_CLK_TIMER_INT1_DEFAULT   0x00000000

/* RAAGA_DSP_INTH :: PCI_CLEAR :: SYS_CLK_TIMER_INT0 [18:18] */
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_SYS_CLK_TIMER_INT0_MASK      0x00040000
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_SYS_CLK_TIMER_INT0_SHIFT     18
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_SYS_CLK_TIMER_INT0_DEFAULT   0x00000000

/* RAAGA_DSP_INTH :: PCI_CLEAR :: DSP_CLK_TIMER_INT [17:17] */
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_DSP_CLK_TIMER_INT_MASK       0x00020000
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_DSP_CLK_TIMER_INT_SHIFT      17
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_DSP_CLK_TIMER_INT_DEFAULT    0x00000000

/* RAAGA_DSP_INTH :: PCI_CLEAR :: TSM_TIMER_INT [16:16] */
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_TSM_TIMER_INT_MASK           0x00010000
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_TSM_TIMER_INT_SHIFT          16
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_TSM_TIMER_INT_DEFAULT        0x00000000

/* RAAGA_DSP_INTH :: PCI_CLEAR :: VOM_MISS_INT [15:15] */
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_VOM_MISS_INT_MASK            0x00008000
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_VOM_MISS_INT_SHIFT           15
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_VOM_MISS_INT_DEFAULT         0x00000000

/* RAAGA_DSP_INTH :: PCI_CLEAR :: reserved0 [14:10] */
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_reserved0_MASK               0x00007c00
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_reserved0_SHIFT              10

/* RAAGA_DSP_INTH :: PCI_CLEAR :: DMA_Q5 [09:09] */
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_DMA_Q5_MASK                  0x00000200
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_DMA_Q5_SHIFT                 9
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_DMA_Q5_DEFAULT               0x00000000

/* RAAGA_DSP_INTH :: PCI_CLEAR :: DMA_Q4 [08:08] */
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_DMA_Q4_MASK                  0x00000100
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_DMA_Q4_SHIFT                 8
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_DMA_Q4_DEFAULT               0x00000000

/* RAAGA_DSP_INTH :: PCI_CLEAR :: DMA_Q3 [07:07] */
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_DMA_Q3_MASK                  0x00000080
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_DMA_Q3_SHIFT                 7
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_DMA_Q3_DEFAULT               0x00000000

/* RAAGA_DSP_INTH :: PCI_CLEAR :: DMA_Q2 [06:06] */
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_DMA_Q2_MASK                  0x00000040
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_DMA_Q2_SHIFT                 6
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_DMA_Q2_DEFAULT               0x00000000

/* RAAGA_DSP_INTH :: PCI_CLEAR :: DMA_Q1 [05:05] */
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_DMA_Q1_MASK                  0x00000020
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_DMA_Q1_SHIFT                 5
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_DMA_Q1_DEFAULT               0x00000000

/* RAAGA_DSP_INTH :: PCI_CLEAR :: DMA_Q0 [04:04] */
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_DMA_Q0_MASK                  0x00000010
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_DMA_Q0_SHIFT                 4
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_DMA_Q0_DEFAULT               0x00000000

/* RAAGA_DSP_INTH :: PCI_CLEAR :: UART_RX [03:03] */
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_UART_RX_MASK                 0x00000008
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_UART_RX_SHIFT                3
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_UART_RX_DEFAULT              0x00000000

/* RAAGA_DSP_INTH :: PCI_CLEAR :: UART_TX [02:02] */
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_UART_TX_MASK                 0x00000004
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_UART_TX_SHIFT                2
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_UART_TX_DEFAULT              0x00000000

/* RAAGA_DSP_INTH :: PCI_CLEAR :: reserved1 [01:01] */
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_reserved1_MASK               0x00000002
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_reserved1_SHIFT              1

/* RAAGA_DSP_INTH :: PCI_CLEAR :: WATCHDOG_TIMER_ATTN [00:00] */
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_WATCHDOG_TIMER_ATTN_MASK     0x00000001
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_WATCHDOG_TIMER_ATTN_SHIFT    0
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_WATCHDOG_TIMER_ATTN_DEFAULT  0x00000000

/***************************************************************************
 *PCI_MASK_STATUS - PCI Interrupt Mask Status Register
 ***************************************************************************/
/* RAAGA_DSP_INTH :: PCI_MASK_STATUS :: UART_ERROR [31:31] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_UART_ERROR_MASK        0x80000000
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_UART_ERROR_SHIFT       31
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_UART_ERROR_DEFAULT     0x00000001

/* RAAGA_DSP_INTH :: PCI_MASK_STATUS :: MEM_SUB_ERROR [30:30] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_MEM_SUB_ERROR_MASK     0x40000000
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_MEM_SUB_ERROR_SHIFT    30
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_MEM_SUB_ERROR_DEFAULT  0x00000001

/* RAAGA_DSP_INTH :: PCI_MASK_STATUS :: MDMEM_MISS_ERROR [29:29] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_MDMEM_MISS_ERROR_MASK  0x20000000
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_MDMEM_MISS_ERROR_SHIFT 29
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_MDMEM_MISS_ERROR_DEFAULT 0x00000001

/* RAAGA_DSP_INTH :: PCI_MASK_STATUS :: DMA_SUB_ERROR0 [28:28] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_DMA_SUB_ERROR0_MASK    0x10000000
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_DMA_SUB_ERROR0_SHIFT   28
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_DMA_SUB_ERROR0_DEFAULT 0x00000001

/* RAAGA_DSP_INTH :: PCI_MASK_STATUS :: GISB_ERROR [27:27] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_GISB_ERROR_MASK        0x08000000
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_GISB_ERROR_SHIFT       27
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_GISB_ERROR_DEFAULT     0x00000001

/* RAAGA_DSP_INTH :: PCI_MASK_STATUS :: PMEM_BRIDGE_ERROR [26:26] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_PMEM_BRIDGE_ERROR_MASK 0x04000000
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_PMEM_BRIDGE_ERROR_SHIFT 26
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_PMEM_BRIDGE_ERROR_DEFAULT 0x00000001

/* RAAGA_DSP_INTH :: PCI_MASK_STATUS :: MEM_PEEK_POKE [25:25] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_MEM_PEEK_POKE_MASK     0x02000000
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_MEM_PEEK_POKE_SHIFT    25
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_MEM_PEEK_POKE_DEFAULT  0x00000001

/* RAAGA_DSP_INTH :: PCI_MASK_STATUS :: RICH [24:24] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_RICH_MASK              0x01000000
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_RICH_SHIFT             24
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_RICH_DEFAULT           0x00000001

/* RAAGA_DSP_INTH :: PCI_MASK_STATUS :: SEC_PROT_VIOL [23:23] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_SEC_PROT_VIOL_MASK     0x00800000
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_SEC_PROT_VIOL_SHIFT    23
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_SEC_PROT_VIOL_DEFAULT  0x00000001

/* RAAGA_DSP_INTH :: PCI_MASK_STATUS :: DAISY_CHAIN_TIMER_INT [22:22] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_DAISY_CHAIN_TIMER_INT_MASK 0x00400000
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_DAISY_CHAIN_TIMER_INT_SHIFT 22
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_DAISY_CHAIN_TIMER_INT_DEFAULT 0x00000001

/* RAAGA_DSP_INTH :: PCI_MASK_STATUS :: SYS_CLK_TIMER_INT3 [21:21] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_SYS_CLK_TIMER_INT3_MASK 0x00200000
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_SYS_CLK_TIMER_INT3_SHIFT 21
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_SYS_CLK_TIMER_INT3_DEFAULT 0x00000001

/* RAAGA_DSP_INTH :: PCI_MASK_STATUS :: SYS_CLK_TIMER_INT2 [20:20] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_SYS_CLK_TIMER_INT2_MASK 0x00100000
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_SYS_CLK_TIMER_INT2_SHIFT 20
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_SYS_CLK_TIMER_INT2_DEFAULT 0x00000001

/* RAAGA_DSP_INTH :: PCI_MASK_STATUS :: SYS_CLK_TIMER_INT1 [19:19] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_SYS_CLK_TIMER_INT1_MASK 0x00080000
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_SYS_CLK_TIMER_INT1_SHIFT 19
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_SYS_CLK_TIMER_INT1_DEFAULT 0x00000001

/* RAAGA_DSP_INTH :: PCI_MASK_STATUS :: SYS_CLK_TIMER_INT0 [18:18] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_SYS_CLK_TIMER_INT0_MASK 0x00040000
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_SYS_CLK_TIMER_INT0_SHIFT 18
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_SYS_CLK_TIMER_INT0_DEFAULT 0x00000001

/* RAAGA_DSP_INTH :: PCI_MASK_STATUS :: DSP_CLK_TIMER_INT [17:17] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_DSP_CLK_TIMER_INT_MASK 0x00020000
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_DSP_CLK_TIMER_INT_SHIFT 17
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_DSP_CLK_TIMER_INT_DEFAULT 0x00000001

/* RAAGA_DSP_INTH :: PCI_MASK_STATUS :: TSM_TIMER_INT [16:16] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_TSM_TIMER_INT_MASK     0x00010000
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_TSM_TIMER_INT_SHIFT    16
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_TSM_TIMER_INT_DEFAULT  0x00000001

/* RAAGA_DSP_INTH :: PCI_MASK_STATUS :: VOM_MISS_INT [15:15] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_VOM_MISS_INT_MASK      0x00008000
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_VOM_MISS_INT_SHIFT     15
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_VOM_MISS_INT_DEFAULT   0x00000001

/* RAAGA_DSP_INTH :: PCI_MASK_STATUS :: reserved0 [14:10] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_reserved0_MASK         0x00007c00
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_reserved0_SHIFT        10

/* RAAGA_DSP_INTH :: PCI_MASK_STATUS :: DMA_Q5 [09:09] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_DMA_Q5_MASK            0x00000200
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_DMA_Q5_SHIFT           9
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_DMA_Q5_DEFAULT         0x00000001

/* RAAGA_DSP_INTH :: PCI_MASK_STATUS :: DMA_Q4 [08:08] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_DMA_Q4_MASK            0x00000100
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_DMA_Q4_SHIFT           8
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_DMA_Q4_DEFAULT         0x00000001

/* RAAGA_DSP_INTH :: PCI_MASK_STATUS :: DMA_Q3 [07:07] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_DMA_Q3_MASK            0x00000080
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_DMA_Q3_SHIFT           7
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_DMA_Q3_DEFAULT         0x00000001

/* RAAGA_DSP_INTH :: PCI_MASK_STATUS :: DMA_Q2 [06:06] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_DMA_Q2_MASK            0x00000040
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_DMA_Q2_SHIFT           6
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_DMA_Q2_DEFAULT         0x00000001

/* RAAGA_DSP_INTH :: PCI_MASK_STATUS :: DMA_Q1 [05:05] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_DMA_Q1_MASK            0x00000020
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_DMA_Q1_SHIFT           5
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_DMA_Q1_DEFAULT         0x00000001

/* RAAGA_DSP_INTH :: PCI_MASK_STATUS :: DMA_Q0 [04:04] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_DMA_Q0_MASK            0x00000010
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_DMA_Q0_SHIFT           4
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_DMA_Q0_DEFAULT         0x00000001

/* RAAGA_DSP_INTH :: PCI_MASK_STATUS :: UART_RX [03:03] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_UART_RX_MASK           0x00000008
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_UART_RX_SHIFT          3
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_UART_RX_DEFAULT        0x00000001

/* RAAGA_DSP_INTH :: PCI_MASK_STATUS :: UART_TX [02:02] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_UART_TX_MASK           0x00000004
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_UART_TX_SHIFT          2
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_UART_TX_DEFAULT        0x00000001

/* RAAGA_DSP_INTH :: PCI_MASK_STATUS :: reserved1 [01:01] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_reserved1_MASK         0x00000002
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_reserved1_SHIFT        1

/* RAAGA_DSP_INTH :: PCI_MASK_STATUS :: WATCHDOG_TIMER_ATTN [00:00] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_WATCHDOG_TIMER_ATTN_MASK 0x00000001
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_WATCHDOG_TIMER_ATTN_SHIFT 0
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_WATCHDOG_TIMER_ATTN_DEFAULT 0x00000001

/***************************************************************************
 *PCI_MASK_SET - PCI Interrupt Mask Set Register
 ***************************************************************************/
/* RAAGA_DSP_INTH :: PCI_MASK_SET :: UART_ERROR [31:31] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_UART_ERROR_MASK           0x80000000
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_UART_ERROR_SHIFT          31
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_UART_ERROR_DEFAULT        0x00000001

/* RAAGA_DSP_INTH :: PCI_MASK_SET :: MEM_SUB_ERROR [30:30] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_MEM_SUB_ERROR_MASK        0x40000000
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_MEM_SUB_ERROR_SHIFT       30
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_MEM_SUB_ERROR_DEFAULT     0x00000001

/* RAAGA_DSP_INTH :: PCI_MASK_SET :: MDMEM_MISS_ERROR [29:29] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_MDMEM_MISS_ERROR_MASK     0x20000000
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_MDMEM_MISS_ERROR_SHIFT    29
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_MDMEM_MISS_ERROR_DEFAULT  0x00000001

/* RAAGA_DSP_INTH :: PCI_MASK_SET :: DMA_SUB_ERROR0 [28:28] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_DMA_SUB_ERROR0_MASK       0x10000000
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_DMA_SUB_ERROR0_SHIFT      28
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_DMA_SUB_ERROR0_DEFAULT    0x00000001

/* RAAGA_DSP_INTH :: PCI_MASK_SET :: GISB_ERROR [27:27] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_GISB_ERROR_MASK           0x08000000
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_GISB_ERROR_SHIFT          27
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_GISB_ERROR_DEFAULT        0x00000001

/* RAAGA_DSP_INTH :: PCI_MASK_SET :: PMEM_BRIDGE_ERROR [26:26] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_PMEM_BRIDGE_ERROR_MASK    0x04000000
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_PMEM_BRIDGE_ERROR_SHIFT   26
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_PMEM_BRIDGE_ERROR_DEFAULT 0x00000001

/* RAAGA_DSP_INTH :: PCI_MASK_SET :: MEM_PEEK_POKE [25:25] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_MEM_PEEK_POKE_MASK        0x02000000
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_MEM_PEEK_POKE_SHIFT       25
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_MEM_PEEK_POKE_DEFAULT     0x00000001

/* RAAGA_DSP_INTH :: PCI_MASK_SET :: RICH [24:24] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_RICH_MASK                 0x01000000
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_RICH_SHIFT                24
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_RICH_DEFAULT              0x00000001

/* RAAGA_DSP_INTH :: PCI_MASK_SET :: SEC_PROT_VIOL [23:23] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_SEC_PROT_VIOL_MASK        0x00800000
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_SEC_PROT_VIOL_SHIFT       23
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_SEC_PROT_VIOL_DEFAULT     0x00000001

/* RAAGA_DSP_INTH :: PCI_MASK_SET :: DAISY_CHAIN_TIMER_INT [22:22] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_DAISY_CHAIN_TIMER_INT_MASK 0x00400000
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_DAISY_CHAIN_TIMER_INT_SHIFT 22
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_DAISY_CHAIN_TIMER_INT_DEFAULT 0x00000001

/* RAAGA_DSP_INTH :: PCI_MASK_SET :: SYS_CLK_TIMER_INT3 [21:21] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_SYS_CLK_TIMER_INT3_MASK   0x00200000
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_SYS_CLK_TIMER_INT3_SHIFT  21
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_SYS_CLK_TIMER_INT3_DEFAULT 0x00000001

/* RAAGA_DSP_INTH :: PCI_MASK_SET :: SYS_CLK_TIMER_INT2 [20:20] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_SYS_CLK_TIMER_INT2_MASK   0x00100000
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_SYS_CLK_TIMER_INT2_SHIFT  20
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_SYS_CLK_TIMER_INT2_DEFAULT 0x00000001

/* RAAGA_DSP_INTH :: PCI_MASK_SET :: SYS_CLK_TIMER_INT1 [19:19] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_SYS_CLK_TIMER_INT1_MASK   0x00080000
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_SYS_CLK_TIMER_INT1_SHIFT  19
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_SYS_CLK_TIMER_INT1_DEFAULT 0x00000001

/* RAAGA_DSP_INTH :: PCI_MASK_SET :: SYS_CLK_TIMER_INT0 [18:18] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_SYS_CLK_TIMER_INT0_MASK   0x00040000
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_SYS_CLK_TIMER_INT0_SHIFT  18
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_SYS_CLK_TIMER_INT0_DEFAULT 0x00000001

/* RAAGA_DSP_INTH :: PCI_MASK_SET :: DSP_CLK_TIMER_INT [17:17] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_DSP_CLK_TIMER_INT_MASK    0x00020000
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_DSP_CLK_TIMER_INT_SHIFT   17
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_DSP_CLK_TIMER_INT_DEFAULT 0x00000001

/* RAAGA_DSP_INTH :: PCI_MASK_SET :: TSM_TIMER_INT [16:16] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_TSM_TIMER_INT_MASK        0x00010000
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_TSM_TIMER_INT_SHIFT       16
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_TSM_TIMER_INT_DEFAULT     0x00000001

/* RAAGA_DSP_INTH :: PCI_MASK_SET :: VOM_MISS_INT [15:15] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_VOM_MISS_INT_MASK         0x00008000
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_VOM_MISS_INT_SHIFT        15
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_VOM_MISS_INT_DEFAULT      0x00000001

/* RAAGA_DSP_INTH :: PCI_MASK_SET :: reserved0 [14:10] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_reserved0_MASK            0x00007c00
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_reserved0_SHIFT           10

/* RAAGA_DSP_INTH :: PCI_MASK_SET :: DMA_Q5 [09:09] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_DMA_Q5_MASK               0x00000200
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_DMA_Q5_SHIFT              9
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_DMA_Q5_DEFAULT            0x00000001

/* RAAGA_DSP_INTH :: PCI_MASK_SET :: DMA_Q4 [08:08] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_DMA_Q4_MASK               0x00000100
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_DMA_Q4_SHIFT              8
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_DMA_Q4_DEFAULT            0x00000001

/* RAAGA_DSP_INTH :: PCI_MASK_SET :: DMA_Q3 [07:07] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_DMA_Q3_MASK               0x00000080
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_DMA_Q3_SHIFT              7
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_DMA_Q3_DEFAULT            0x00000001

/* RAAGA_DSP_INTH :: PCI_MASK_SET :: DMA_Q2 [06:06] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_DMA_Q2_MASK               0x00000040
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_DMA_Q2_SHIFT              6
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_DMA_Q2_DEFAULT            0x00000001

/* RAAGA_DSP_INTH :: PCI_MASK_SET :: DMA_Q1 [05:05] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_DMA_Q1_MASK               0x00000020
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_DMA_Q1_SHIFT              5
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_DMA_Q1_DEFAULT            0x00000001

/* RAAGA_DSP_INTH :: PCI_MASK_SET :: DMA_Q0 [04:04] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_DMA_Q0_MASK               0x00000010
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_DMA_Q0_SHIFT              4
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_DMA_Q0_DEFAULT            0x00000001

/* RAAGA_DSP_INTH :: PCI_MASK_SET :: UART_RX [03:03] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_UART_RX_MASK              0x00000008
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_UART_RX_SHIFT             3
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_UART_RX_DEFAULT           0x00000001

/* RAAGA_DSP_INTH :: PCI_MASK_SET :: UART_TX [02:02] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_UART_TX_MASK              0x00000004
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_UART_TX_SHIFT             2
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_UART_TX_DEFAULT           0x00000001

/* RAAGA_DSP_INTH :: PCI_MASK_SET :: reserved1 [01:01] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_reserved1_MASK            0x00000002
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_reserved1_SHIFT           1

/* RAAGA_DSP_INTH :: PCI_MASK_SET :: WATCHDOG_TIMER_ATTN [00:00] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_WATCHDOG_TIMER_ATTN_MASK  0x00000001
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_WATCHDOG_TIMER_ATTN_SHIFT 0
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_WATCHDOG_TIMER_ATTN_DEFAULT 0x00000001

/***************************************************************************
 *PCI_MASK_CLEAR - PCI Interrupt Mask Clear Register
 ***************************************************************************/
/* RAAGA_DSP_INTH :: PCI_MASK_CLEAR :: UART_ERROR [31:31] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_UART_ERROR_MASK         0x80000000
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_UART_ERROR_SHIFT        31
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_UART_ERROR_DEFAULT      0x00000001

/* RAAGA_DSP_INTH :: PCI_MASK_CLEAR :: MEM_SUB_ERROR [30:30] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_MEM_SUB_ERROR_MASK      0x40000000
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_MEM_SUB_ERROR_SHIFT     30
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_MEM_SUB_ERROR_DEFAULT   0x00000001

/* RAAGA_DSP_INTH :: PCI_MASK_CLEAR :: MDMEM_MISS_ERROR [29:29] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_MDMEM_MISS_ERROR_MASK   0x20000000
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_MDMEM_MISS_ERROR_SHIFT  29
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_MDMEM_MISS_ERROR_DEFAULT 0x00000001

/* RAAGA_DSP_INTH :: PCI_MASK_CLEAR :: DMA_SUB_ERROR0 [28:28] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_DMA_SUB_ERROR0_MASK     0x10000000
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_DMA_SUB_ERROR0_SHIFT    28
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_DMA_SUB_ERROR0_DEFAULT  0x00000001

/* RAAGA_DSP_INTH :: PCI_MASK_CLEAR :: GISB_ERROR [27:27] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_GISB_ERROR_MASK         0x08000000
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_GISB_ERROR_SHIFT        27
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_GISB_ERROR_DEFAULT      0x00000001

/* RAAGA_DSP_INTH :: PCI_MASK_CLEAR :: PMEM_BRIDGE_ERROR [26:26] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_PMEM_BRIDGE_ERROR_MASK  0x04000000
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_PMEM_BRIDGE_ERROR_SHIFT 26
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_PMEM_BRIDGE_ERROR_DEFAULT 0x00000001

/* RAAGA_DSP_INTH :: PCI_MASK_CLEAR :: MEM_PEEK_POKE [25:25] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_MEM_PEEK_POKE_MASK      0x02000000
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_MEM_PEEK_POKE_SHIFT     25
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_MEM_PEEK_POKE_DEFAULT   0x00000001

/* RAAGA_DSP_INTH :: PCI_MASK_CLEAR :: RICH [24:24] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_RICH_MASK               0x01000000
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_RICH_SHIFT              24
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_RICH_DEFAULT            0x00000001

/* RAAGA_DSP_INTH :: PCI_MASK_CLEAR :: SEC_PROT_VIOL [23:23] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_SEC_PROT_VIOL_MASK      0x00800000
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_SEC_PROT_VIOL_SHIFT     23
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_SEC_PROT_VIOL_DEFAULT   0x00000001

/* RAAGA_DSP_INTH :: PCI_MASK_CLEAR :: DAISY_CHAIN_TIMER_INT [22:22] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_DAISY_CHAIN_TIMER_INT_MASK 0x00400000
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_DAISY_CHAIN_TIMER_INT_SHIFT 22
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_DAISY_CHAIN_TIMER_INT_DEFAULT 0x00000001

/* RAAGA_DSP_INTH :: PCI_MASK_CLEAR :: SYS_CLK_TIMER_INT3 [21:21] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_SYS_CLK_TIMER_INT3_MASK 0x00200000
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_SYS_CLK_TIMER_INT3_SHIFT 21
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_SYS_CLK_TIMER_INT3_DEFAULT 0x00000001

/* RAAGA_DSP_INTH :: PCI_MASK_CLEAR :: SYS_CLK_TIMER_INT2 [20:20] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_SYS_CLK_TIMER_INT2_MASK 0x00100000
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_SYS_CLK_TIMER_INT2_SHIFT 20
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_SYS_CLK_TIMER_INT2_DEFAULT 0x00000001

/* RAAGA_DSP_INTH :: PCI_MASK_CLEAR :: SYS_CLK_TIMER_INT1 [19:19] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_SYS_CLK_TIMER_INT1_MASK 0x00080000
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_SYS_CLK_TIMER_INT1_SHIFT 19
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_SYS_CLK_TIMER_INT1_DEFAULT 0x00000001

/* RAAGA_DSP_INTH :: PCI_MASK_CLEAR :: SYS_CLK_TIMER_INT0 [18:18] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_SYS_CLK_TIMER_INT0_MASK 0x00040000
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_SYS_CLK_TIMER_INT0_SHIFT 18
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_SYS_CLK_TIMER_INT0_DEFAULT 0x00000001

/* RAAGA_DSP_INTH :: PCI_MASK_CLEAR :: DSP_CLK_TIMER_INT [17:17] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_DSP_CLK_TIMER_INT_MASK  0x00020000
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_DSP_CLK_TIMER_INT_SHIFT 17
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_DSP_CLK_TIMER_INT_DEFAULT 0x00000001

/* RAAGA_DSP_INTH :: PCI_MASK_CLEAR :: TSM_TIMER_INT [16:16] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_TSM_TIMER_INT_MASK      0x00010000
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_TSM_TIMER_INT_SHIFT     16
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_TSM_TIMER_INT_DEFAULT   0x00000001

/* RAAGA_DSP_INTH :: PCI_MASK_CLEAR :: VOM_MISS_INT [15:15] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_VOM_MISS_INT_MASK       0x00008000
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_VOM_MISS_INT_SHIFT      15
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_VOM_MISS_INT_DEFAULT    0x00000001

/* RAAGA_DSP_INTH :: PCI_MASK_CLEAR :: reserved0 [14:10] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_reserved0_MASK          0x00007c00
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_reserved0_SHIFT         10

/* RAAGA_DSP_INTH :: PCI_MASK_CLEAR :: DMA_Q5 [09:09] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_DMA_Q5_MASK             0x00000200
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_DMA_Q5_SHIFT            9
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_DMA_Q5_DEFAULT          0x00000001

/* RAAGA_DSP_INTH :: PCI_MASK_CLEAR :: DMA_Q4 [08:08] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_DMA_Q4_MASK             0x00000100
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_DMA_Q4_SHIFT            8
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_DMA_Q4_DEFAULT          0x00000001

/* RAAGA_DSP_INTH :: PCI_MASK_CLEAR :: DMA_Q3 [07:07] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_DMA_Q3_MASK             0x00000080
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_DMA_Q3_SHIFT            7
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_DMA_Q3_DEFAULT          0x00000001

/* RAAGA_DSP_INTH :: PCI_MASK_CLEAR :: DMA_Q2 [06:06] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_DMA_Q2_MASK             0x00000040
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_DMA_Q2_SHIFT            6
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_DMA_Q2_DEFAULT          0x00000001

/* RAAGA_DSP_INTH :: PCI_MASK_CLEAR :: DMA_Q1 [05:05] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_DMA_Q1_MASK             0x00000020
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_DMA_Q1_SHIFT            5
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_DMA_Q1_DEFAULT          0x00000001

/* RAAGA_DSP_INTH :: PCI_MASK_CLEAR :: DMA_Q0 [04:04] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_DMA_Q0_MASK             0x00000010
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_DMA_Q0_SHIFT            4
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_DMA_Q0_DEFAULT          0x00000001

/* RAAGA_DSP_INTH :: PCI_MASK_CLEAR :: UART_RX [03:03] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_UART_RX_MASK            0x00000008
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_UART_RX_SHIFT           3
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_UART_RX_DEFAULT         0x00000001

/* RAAGA_DSP_INTH :: PCI_MASK_CLEAR :: UART_TX [02:02] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_UART_TX_MASK            0x00000004
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_UART_TX_SHIFT           2
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_UART_TX_DEFAULT         0x00000001

/* RAAGA_DSP_INTH :: PCI_MASK_CLEAR :: reserved1 [01:01] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_reserved1_MASK          0x00000002
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_reserved1_SHIFT         1

/* RAAGA_DSP_INTH :: PCI_MASK_CLEAR :: WATCHDOG_TIMER_ATTN [00:00] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_WATCHDOG_TIMER_ATTN_MASK 0x00000001
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_WATCHDOG_TIMER_ATTN_SHIFT 0
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_WATCHDOG_TIMER_ATTN_DEFAULT 0x00000001

#endif /* #ifndef BCHP_RAAGA_DSP_INTH_H__ */

/* End of File */
