#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 4;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55f5cfec3d40 .scope module, "fsm_sequence_test" "fsm_sequence_test" 2 10;
 .timescale -4 -4;
P_0x55f5cfeb74d0 .param/l "BIT_MASK" 0 2 25, C4<1000>;
v0x55f5cfee7500_0 .net "clock", 0 0, v0x55f5cfeb46c0_0;  1 drivers
v0x55f5cfee75c0_0 .net "current_state", 0 0, v0x55f5cfee5eb0_0;  1 drivers
v0x55f5cfee7680_0 .net "next_state", 0 0, L_0x55f5cfee8150;  1 drivers
v0x55f5cfee7720_0 .net "pumps", 1 0, L_0x55f5cfee94b0;  1 drivers
v0x55f5cfee77c0_0 .var "reset", 0 0;
v0x55f5cfee7900_0 .var "sensors", 1 0;
S_0x55f5cfec3ec0 .scope begin, "GTKWAVE_FILE" "GTKWAVE_FILE" 2 84, 2 84 0, S_0x55f5cfec3d40;
 .timescale -4 -4;
S_0x55f5cfec4040 .scope begin, "TESTING" "TESTING" 2 32, 2 32 0, S_0x55f5cfec3d40;
 .timescale -4 -4;
S_0x55f5cfec41c0 .scope module, "my_clk" "clock_gen" 2 28, 3 10 0, S_0x55f5cfec3d40;
 .timescale -4 -4;
    .port_info 0 /OUTPUT 1 "clk"
P_0x55f5cfeb7250 .param/l "PERIOD" 0 3 17, +C4<00000000000000000000000000000010>;
v0x55f5cfeb46c0_0 .var "clk", 0 0;
S_0x55f5cfec4340 .scope begin, "CLOCK_GENERATION" "CLOCK_GENERATION" 3 23, 3 23 0, S_0x55f5cfec41c0;
 .timescale -4 -4;
S_0x55f5cfec4510 .scope begin, "INITIALIZE" "INITIALIZE" 3 19, 3 19 0, S_0x55f5cfec41c0;
 .timescale -4 -4;
S_0x55f5cfee3da0 .scope module, "my_fsm" "fsm_sequence" 2 29, 4 11 0, S_0x55f5cfec3d40;
 .timescale -4 -4;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 2 "level_sensors"
    .port_info 3 /OUTPUT 2 "pumps"
    .port_info 4 /OUTPUT 1 "next_state"
    .port_info 5 /OUTPUT 1 "current_state"
v0x55f5cfee6f30_0 .net "clock", 0 0, v0x55f5cfeb46c0_0;  alias, 1 drivers
v0x55f5cfee7020_0 .net "current_state", 0 0, v0x55f5cfee5eb0_0;  alias, 1 drivers
v0x55f5cfee7170_0 .net "level_sensors", 1 0, v0x55f5cfee7900_0;  1 drivers
v0x55f5cfee7210_0 .net "next_state", 0 0, L_0x55f5cfee8150;  alias, 1 drivers
v0x55f5cfee72b0_0 .net "pumps", 1 0, L_0x55f5cfee94b0;  alias, 1 drivers
v0x55f5cfee73c0_0 .net "reset", 0 0, v0x55f5cfee77c0_0;  1 drivers
L_0x55f5cfee94b0 .concat8 [ 1 1 0 0], L_0x55f5cfee8a50, L_0x55f5cfee93a0;
S_0x55f5cfee3f70 .scope module, "my_B1" "fsm_output_B1" 4 35, 4 71 0, S_0x55f5cfee3da0;
 .timescale -4 -4;
    .port_info 0 /INPUT 1 "current_state"
    .port_info 1 /INPUT 2 "in"
    .port_info 2 /OUTPUT 1 "B1"
L_0x55f5cfee82b0 .functor NOT 1, L_0x55f5cfee8210, C4<0>, C4<0>, C4<0>;
L_0x55f5cfee8410 .functor NOT 1, L_0x55f5cfee8370, C4<0>, C4<0>, C4<0>;
L_0x55f5cfee84d0 .functor AND 1, L_0x55f5cfee82b0, L_0x55f5cfee8410, C4<1>, C4<1>;
L_0x55f5cfee8680 .functor OR 1, L_0x55f5cfee85e0, v0x55f5cfee5eb0_0, C4<0>, C4<0>;
L_0x55f5cfee8770 .functor NOT 1, L_0x55f5cfee8680, C4<0>, C4<0>, C4<0>;
L_0x55f5cfee8900 .functor AND 1, L_0x55f5cfee8770, L_0x55f5cfee8830, C4<1>, C4<1>;
L_0x55f5cfee8a50 .functor OR 1, L_0x55f5cfee84d0, L_0x55f5cfee8900, C4<0>, C4<0>;
v0x55f5cfee41b0_0 .net "B1", 0 0, L_0x55f5cfee8a50;  1 drivers
v0x55f5cfee4290_0 .net *"_s1", 0 0, L_0x55f5cfee8210;  1 drivers
v0x55f5cfee4370_0 .net *"_s11", 0 0, L_0x55f5cfee85e0;  1 drivers
v0x55f5cfee4430_0 .net *"_s12", 0 0, L_0x55f5cfee8680;  1 drivers
v0x55f5cfee4510_0 .net *"_s14", 0 0, L_0x55f5cfee8770;  1 drivers
v0x55f5cfee4640_0 .net *"_s17", 0 0, L_0x55f5cfee8830;  1 drivers
v0x55f5cfee4720_0 .net *"_s18", 0 0, L_0x55f5cfee8900;  1 drivers
v0x55f5cfee4800_0 .net *"_s2", 0 0, L_0x55f5cfee82b0;  1 drivers
v0x55f5cfee48e0_0 .net *"_s5", 0 0, L_0x55f5cfee8370;  1 drivers
v0x55f5cfee49c0_0 .net *"_s6", 0 0, L_0x55f5cfee8410;  1 drivers
v0x55f5cfee4aa0_0 .net *"_s8", 0 0, L_0x55f5cfee84d0;  1 drivers
v0x55f5cfee4b80_0 .net "current_state", 0 0, v0x55f5cfee5eb0_0;  alias, 1 drivers
v0x55f5cfee4c40_0 .net "in", 1 0, v0x55f5cfee7900_0;  alias, 1 drivers
L_0x55f5cfee8210 .part v0x55f5cfee7900_0, 1, 1;
L_0x55f5cfee8370 .part v0x55f5cfee7900_0, 0, 1;
L_0x55f5cfee85e0 .part v0x55f5cfee7900_0, 1, 1;
L_0x55f5cfee8830 .part v0x55f5cfee7900_0, 0, 1;
S_0x55f5cfee4da0 .scope module, "my_B2" "fsm_output_B2" 4 36, 4 95 0, S_0x55f5cfee3da0;
 .timescale -4 -4;
    .port_info 0 /INPUT 1 "current_state"
    .port_info 1 /INPUT 2 "in"
    .port_info 2 /OUTPUT 1 "B2"
L_0x55f5cfee8c00 .functor NOT 1, L_0x55f5cfee8b60, C4<0>, C4<0>, C4<0>;
L_0x55f5cfee8d60 .functor NOT 1, L_0x55f5cfee8cc0, C4<0>, C4<0>, C4<0>;
L_0x55f5cfee8e20 .functor AND 1, L_0x55f5cfee8c00, L_0x55f5cfee8d60, C4<1>, C4<1>;
L_0x55f5cfee8fd0 .functor NOT 1, L_0x55f5cfee8f30, C4<0>, C4<0>, C4<0>;
L_0x55f5cfee90c0 .functor AND 1, L_0x55f5cfee8fd0, v0x55f5cfee5eb0_0, C4<1>, C4<1>;
L_0x55f5cfee9250 .functor AND 1, L_0x55f5cfee90c0, L_0x55f5cfee9180, C4<1>, C4<1>;
L_0x55f5cfee93a0 .functor OR 1, L_0x55f5cfee8e20, L_0x55f5cfee9250, C4<0>, C4<0>;
v0x55f5cfee4f70_0 .net "B2", 0 0, L_0x55f5cfee93a0;  1 drivers
v0x55f5cfee5050_0 .net *"_s1", 0 0, L_0x55f5cfee8b60;  1 drivers
v0x55f5cfee5130_0 .net *"_s11", 0 0, L_0x55f5cfee8f30;  1 drivers
v0x55f5cfee51f0_0 .net *"_s12", 0 0, L_0x55f5cfee8fd0;  1 drivers
v0x55f5cfee52d0_0 .net *"_s14", 0 0, L_0x55f5cfee90c0;  1 drivers
v0x55f5cfee5400_0 .net *"_s17", 0 0, L_0x55f5cfee9180;  1 drivers
v0x55f5cfee54e0_0 .net *"_s18", 0 0, L_0x55f5cfee9250;  1 drivers
v0x55f5cfee55c0_0 .net *"_s2", 0 0, L_0x55f5cfee8c00;  1 drivers
v0x55f5cfee56a0_0 .net *"_s5", 0 0, L_0x55f5cfee8cc0;  1 drivers
v0x55f5cfee5810_0 .net *"_s6", 0 0, L_0x55f5cfee8d60;  1 drivers
v0x55f5cfee58f0_0 .net *"_s8", 0 0, L_0x55f5cfee8e20;  1 drivers
v0x55f5cfee59d0_0 .net "current_state", 0 0, v0x55f5cfee5eb0_0;  alias, 1 drivers
v0x55f5cfee5a70_0 .net "in", 1 0, v0x55f5cfee7900_0;  alias, 1 drivers
L_0x55f5cfee8b60 .part v0x55f5cfee7900_0, 1, 1;
L_0x55f5cfee8cc0 .part v0x55f5cfee7900_0, 0, 1;
L_0x55f5cfee8f30 .part v0x55f5cfee7900_0, 1, 1;
L_0x55f5cfee9180 .part v0x55f5cfee7900_0, 0, 1;
S_0x55f5cfee5b70 .scope module, "my_ffd" "flip_flop_d" 4 34, 5 7 0, S_0x55f5cfee3da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "q"
v0x55f5cfee5d40_0 .net "clk", 0 0, v0x55f5cfeb46c0_0;  alias, 1 drivers
v0x55f5cfee5e10_0 .net "d", 0 0, L_0x55f5cfee8150;  alias, 1 drivers
v0x55f5cfee5eb0_0 .var "q", 0 0;
v0x55f5cfee5fd0_0 .net "reset", 0 0, v0x55f5cfee77c0_0;  alias, 1 drivers
E_0x55f5cfe61d60/0 .event edge, v0x55f5cfee5fd0_0;
E_0x55f5cfe61d60/1 .event posedge, v0x55f5cfeb46c0_0;
E_0x55f5cfe61d60 .event/or E_0x55f5cfe61d60/0, E_0x55f5cfe61d60/1;
S_0x55f5cfee60f0 .scope module, "my_next_state" "fsm_next_state" 4 33, 4 47 0, S_0x55f5cfee3da0;
 .timescale -4 -4;
    .port_info 0 /INPUT 1 "current_state"
    .port_info 1 /INPUT 2 "in"
    .port_info 2 /OUTPUT 1 "next_state"
L_0x55f5cfe981e0 .functor XOR 1, L_0x55f5cfee7a30, v0x55f5cfee5eb0_0, C4<0>, C4<0>;
L_0x55f5cfeb7f90 .functor NOT 1, L_0x55f5cfe981e0, C4<0>, C4<0>, C4<0>;
L_0x55f5cfeb8000 .functor NOT 1, L_0x55f5cfee7b40, C4<0>, C4<0>, C4<0>;
L_0x55f5cfee7c60 .functor AND 1, L_0x55f5cfeb7f90, L_0x55f5cfeb8000, C4<1>, C4<1>;
L_0x55f5cfee7e40 .functor XOR 1, L_0x55f5cfee7da0, v0x55f5cfee5eb0_0, C4<0>, C4<0>;
L_0x55f5cfee7fd0 .functor AND 1, L_0x55f5cfee7e40, L_0x55f5cfee7f00, C4<1>, C4<1>;
L_0x55f5cfee8150 .functor OR 1, L_0x55f5cfee7c60, L_0x55f5cfee7fd0, C4<0>, C4<0>;
v0x55f5cfee6330_0 .net *"_s1", 0 0, L_0x55f5cfee7a30;  1 drivers
v0x55f5cfee6430_0 .net *"_s10", 0 0, L_0x55f5cfee7c60;  1 drivers
v0x55f5cfee6510_0 .net *"_s13", 0 0, L_0x55f5cfee7da0;  1 drivers
v0x55f5cfee65d0_0 .net *"_s14", 0 0, L_0x55f5cfee7e40;  1 drivers
v0x55f5cfee66b0_0 .net *"_s17", 0 0, L_0x55f5cfee7f00;  1 drivers
v0x55f5cfee67e0_0 .net *"_s18", 0 0, L_0x55f5cfee7fd0;  1 drivers
v0x55f5cfee68c0_0 .net *"_s2", 0 0, L_0x55f5cfe981e0;  1 drivers
v0x55f5cfee69a0_0 .net *"_s4", 0 0, L_0x55f5cfeb7f90;  1 drivers
v0x55f5cfee6a80_0 .net *"_s7", 0 0, L_0x55f5cfee7b40;  1 drivers
v0x55f5cfee6bf0_0 .net *"_s8", 0 0, L_0x55f5cfeb8000;  1 drivers
v0x55f5cfee6cd0_0 .net "current_state", 0 0, v0x55f5cfee5eb0_0;  alias, 1 drivers
v0x55f5cfee6d70_0 .net "in", 1 0, v0x55f5cfee7900_0;  alias, 1 drivers
v0x55f5cfee6e30_0 .net "next_state", 0 0, L_0x55f5cfee8150;  alias, 1 drivers
L_0x55f5cfee7a30 .part v0x55f5cfee7900_0, 1, 1;
L_0x55f5cfee7b40 .part v0x55f5cfee7900_0, 0, 1;
L_0x55f5cfee7da0 .part v0x55f5cfee7900_0, 1, 1;
L_0x55f5cfee7f00 .part v0x55f5cfee7900_0, 0, 1;
    .scope S_0x55f5cfec41c0;
T_0 ;
    %fork t_1, S_0x55f5cfec4510;
    %jmp t_0;
    .scope S_0x55f5cfec4510;
t_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f5cfeb46c0_0, 0, 1;
    %end;
    .scope S_0x55f5cfec41c0;
t_0 %join;
    %end;
    .thread T_0;
    .scope S_0x55f5cfec41c0;
T_1 ;
    %fork t_3, S_0x55f5cfec4340;
    %jmp t_2;
    .scope S_0x55f5cfec4340;
t_3 ;
    %delay 1, 0;
    %load/vec4 v0x55f5cfeb46c0_0;
    %inv;
    %store/vec4 v0x55f5cfeb46c0_0, 0, 1;
    %end;
    .scope S_0x55f5cfec41c0;
t_2 %join;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55f5cfee5b70;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f5cfee5eb0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x55f5cfee5b70;
T_3 ;
    %wait E_0x55f5cfe61d60;
    %load/vec4 v0x55f5cfee5fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f5cfee5eb0_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55f5cfee5e10_0;
    %store/vec4 v0x55f5cfee5eb0_0, 0, 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55f5cfec3d40;
T_4 ;
    %fork t_5, S_0x55f5cfec4040;
    %jmp t_4;
    .scope S_0x55f5cfec4040;
t_5 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55f5cfee7900_0, 0, 2;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f5cfee77c0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f5cfee77c0_0, 0, 1;
    %delay 2, 0;
    %vpi_call 2 36 "$display", "Testing I=0 S=0. Output: %b%b. Next state is %b. Current state is %b", &PV<v0x55f5cfee7720_0, 1, 1>, &PV<v0x55f5cfee7720_0, 0, 1>, v0x55f5cfee7680_0, v0x55f5cfee75c0_0 {0 0 0};
    %delay 2, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55f5cfee7900_0, 0, 2;
    %delay 2, 0;
    %delay 2, 0;
    %vpi_call 2 40 "$display", "Testing I=1 S=0. Output: %b%b. Next state is %b. Current state is %b", &PV<v0x55f5cfee7720_0, 1, 1>, &PV<v0x55f5cfee7720_0, 0, 1>, v0x55f5cfee7680_0, v0x55f5cfee75c0_0 {0 0 0};
    %delay 2, 0;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x55f5cfee7900_0, 0, 2;
    %delay 2, 0;
    %delay 2, 0;
    %vpi_call 2 44 "$display", "Testing I=1 S=1. Output: %b%b. Next state is %b. Current state is %b", &PV<v0x55f5cfee7720_0, 1, 1>, &PV<v0x55f5cfee7720_0, 0, 1>, v0x55f5cfee7680_0, v0x55f5cfee75c0_0 {0 0 0};
    %delay 2, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55f5cfee7900_0, 0, 2;
    %delay 2, 0;
    %delay 2, 0;
    %vpi_call 2 48 "$display", "Testing I=1 S=0. Output: %b%b. Next state is %b. Current state is %b", &PV<v0x55f5cfee7720_0, 1, 1>, &PV<v0x55f5cfee7720_0, 0, 1>, v0x55f5cfee7680_0, v0x55f5cfee75c0_0 {0 0 0};
    %delay 2, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55f5cfee7900_0, 0, 2;
    %delay 2, 0;
    %delay 2, 0;
    %vpi_call 2 52 "$display", "Testing I=0 S=0. Output: %b%b. Next state is %b. Current state is %b", &PV<v0x55f5cfee7720_0, 1, 1>, &PV<v0x55f5cfee7720_0, 0, 1>, v0x55f5cfee7680_0, v0x55f5cfee75c0_0 {0 0 0};
    %delay 2, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55f5cfee7900_0, 0, 2;
    %delay 2, 0;
    %delay 2, 0;
    %vpi_call 2 56 "$display", "Testing I=1 S=0. Output: %b%b. Next state is %b. Current state is %b", &PV<v0x55f5cfee7720_0, 1, 1>, &PV<v0x55f5cfee7720_0, 0, 1>, v0x55f5cfee7680_0, v0x55f5cfee75c0_0 {0 0 0};
    %delay 2, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55f5cfee7900_0, 0, 2;
    %delay 2, 0;
    %delay 2, 0;
    %vpi_call 2 60 "$display", "Testing I=0 S=0. Output: %b%b. Next state is %b. Current state is %b", &PV<v0x55f5cfee7720_0, 1, 1>, &PV<v0x55f5cfee7720_0, 0, 1>, v0x55f5cfee7680_0, v0x55f5cfee75c0_0 {0 0 0};
    %delay 2, 0;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x55f5cfee7900_0, 0, 2;
    %delay 2, 0;
    %delay 2, 0;
    %vpi_call 2 64 "$display", "Testing I=1 S=1. Output: %b%b. Next state is %b. Current state is %b", &PV<v0x55f5cfee7720_0, 1, 1>, &PV<v0x55f5cfee7720_0, 0, 1>, v0x55f5cfee7680_0, v0x55f5cfee75c0_0 {0 0 0};
    %delay 2, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55f5cfee7900_0, 0, 2;
    %delay 2, 0;
    %delay 2, 0;
    %vpi_call 2 68 "$display", "Testing I=1 S=0. Output: %b%b. Next state is %b. Current state is %b", &PV<v0x55f5cfee7720_0, 1, 1>, &PV<v0x55f5cfee7720_0, 0, 1>, v0x55f5cfee7680_0, v0x55f5cfee75c0_0 {0 0 0};
    %delay 2, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55f5cfee7900_0, 0, 2;
    %delay 2, 0;
    %delay 2, 0;
    %vpi_call 2 72 "$display", "Testing impossible situation. Output: %b%b. Next state is %b. Current state is %b", &PV<v0x55f5cfee7720_0, 1, 1>, &PV<v0x55f5cfee7720_0, 0, 1>, v0x55f5cfee7680_0, v0x55f5cfee75c0_0 {0 0 0};
    %delay 2, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55f5cfee7900_0, 0, 2;
    %delay 2, 0;
    %delay 2, 0;
    %vpi_call 2 76 "$display", "Testing I=1 S=0. Output: %b%b. Next state is %b. Current state is %b", &PV<v0x55f5cfee7720_0, 1, 1>, &PV<v0x55f5cfee7720_0, 0, 1>, v0x55f5cfee7680_0, v0x55f5cfee75c0_0 {0 0 0};
    %delay 5, 0;
    %vpi_call 2 80 "$finish" {0 0 0};
    %end;
    .scope S_0x55f5cfec3d40;
t_4 %join;
    %end;
    .thread T_4;
    .scope S_0x55f5cfec3d40;
T_5 ;
    %fork t_7, S_0x55f5cfec3ec0;
    %jmp t_6;
    .scope S_0x55f5cfec3ec0;
t_7 ;
    %vpi_call 2 85 "$dumpfile", "bin/output.vcd" {0 0 0};
    %vpi_call 2 86 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55f5cfec3d40 {0 0 0};
    %end;
    .scope S_0x55f5cfec3d40;
t_6 %join;
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "tests/fsm_sequence_test.v";
    "standard_modules/clock_gen.v";
    "modules/fsm_sequence_gates.v";
    "standard_modules/flip_flop_d.v";
