# compile verilog/system verilog design source files
sv xil_defaultlib  --include "../../../../../verif/env/agents/adder_4_bit_agent" -d "NO_OF_TRANSACTIONS=2000" \
"../../../../../src/design/adder_4_bit.sv" \
"../../../../../verif/env/agents/adder_4_bit_agent/adder_4_bit_agent_pkg.sv" \
"../../../../../verif/env/ref_model/adder_4_bit_ref_model_pkg.sv" \
"../../../../../verif/env/top/adder_4_bit_env_pkg.sv" \
"../../../../../verif/tb/src/adder_4_bit_interface.sv" \
"../../../../../verif/tests/sequence_lib/src/adder_4_bit_seq_list.sv" \
"../../../../../verif/tests/src/adder_4_bit_test_list.sv" \
"../../../../../src/design/full_adder.sv" \
"../../../../../src/design/half_adder.sv" \
"../../../../../verif/tb/src/adder_4_bit_tb_top.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
