{
    "id": "correct_subsidiary_00018_0",
    "rank": 77,
    "data": {
        "url": "https://en.wikipedia.org/wiki/List_of_EDA_companies",
        "read_more_link": "",
        "language": "en",
        "title": "List of EDA companies",
        "top_image": "https://en.wikipedia.org/static/favicon/wikipedia.ico",
        "meta_img": "https://en.wikipedia.org/static/favicon/wikipedia.ico",
        "images": [
            "https://en.wikipedia.org/static/images/icons/wikipedia.png",
            "https://en.wikipedia.org/static/images/mobile/copyright/wikipedia-wordmark-en.svg",
            "https://en.wikipedia.org/static/images/mobile/copyright/wikipedia-tagline-en.svg",
            "https://login.wikimedia.org/wiki/Special:CentralAutoLogin/start?type=1x1",
            "https://en.wikipedia.org/static/images/footer/wikimedia-button.svg",
            "https://en.wikipedia.org/static/images/footer/poweredby_mediawiki.svg"
        ],
        "movies": [],
        "keywords": [],
        "meta_keywords": [
            ""
        ],
        "tags": null,
        "authors": [
            "Contributors to Wikimedia projects"
        ],
        "publish_date": "2004-08-17T20:33:51+00:00",
        "summary": "",
        "meta_description": "",
        "meta_lang": "en",
        "meta_favicon": "/static/apple-touch/wikipedia.png",
        "meta_site_name": "",
        "canonical_link": "https://en.wikipedia.org/wiki/List_of_EDA_companies",
        "text": "Company EDA products Aldec\n\nActive-HDL\n\nHES-DVM\n\nHES\n\nRiviera-PRO\n\nALINT-PRO\n\nSpec-TRACER\n\nTySOM\n\nAltair Engineering\n\nHyperSpice\n\nThrough RunTime Design Automation Acquisition\n\nFlowTracer\n\nThrough Polliwog Acquisition\n\nPollEx\n\nPollExPCB - PCB viewer and knowledge-based design-verification toolset for PCB\n\nPollExLogic - PCB schematic tool to import and view schematic sheets, designs, check symbols, nets, and object properties.\n\nPollExCP - Cross Probe for design comparison (Board to borad, and board to schematic to BOM)\n\nPollExBOM - BOM parsing and formatting tool\n\nPollExCAM - To handle any type of Gerber data and compare revisions\n\nPollExUPE - A unified part library management system\n\nThrough Concept Engineering Acquisition\n\nStarVision PRO\n\nRTLvision PRO\n\nGateVision PRO\n\nSpiceVision PRO\n\nNlview\n\nThrough Powersim Acquisition\n\nPSIM Software\n\nAltium\n\nAltium Designer\n\nPCB Design\n\nCircuit Simulation\n\nAltium Designer - PCB Design software, Schematic Capture and Circuit Simulation\n\nAltium Vault - Design Data Management Solution\n\nPDN Analyzer - Power Distribution and Network Analysis (A/C)\n\nCircuitStudio - easy-to-use PCB design tool\n\nCircuitMaker - free community-driven PCB design tool for makers\n\nSOLIDWORKS PCB Connector - OEM Product provides link from AD to you MCAD environment in SOLIDWORKS\n\nEDA Connect - Direct Link Between Altium Environment & Enterprise PLM\n\nProtel PCB (discontinued)\n\nP-CAD (discontinued - former EDA from Accel Technologies)\n\nAutotrax (discontinued)\n\nEasyTrax (discontinued)\n\nThrough Upverter Acquisition\n\nUpverter - online EDA\n\nSchematic Capture\n\nPCB Layout\n\nSystem Design Tool\n\nThrough Perception Software Acquisition\n\nEDAConnect\n\nAnsys\n\nAnsoft HFSS - High-Frequency Structure Simulation\n\nApache Design, Inc. products:\n\nPowerArtist: RTL Design for Power Platform\n\nRedHawk: Full-chip Dynamic SoC Power Integrity Solution\n\nTotem: Analog and Mixed-Signal Power & Noise Platform\n\nSentinel: Chip-Package-System Co-design/Co-analysis Solution\n\nPathFinder: Layout-based ESD Integrity Solution\n\nThrough Helic Acquisition\n\nPharos\n\nVeloceRF\n\nRaptorX\n\nExalto\n\nThrough DfR Solutions Acquisition\n\nSherlock Automated Design Analysis\n\nThrough Diakopto Acquisition\n\nParagonX\n\nPrimeX\n\nArteris\n\nThrough Magillem Design Services Acquisition\n\nPackaging: MRE, MIP\n\nConnectivity: MPA, MVP\n\nRegisters: MRV\n\nEmbedded software: MSE, MSX\n\nCAD Flows: MDL, MCS, MGS\n\nThrough Semifore Acquisition\n\nCSRCompiler\n\nAutodesk\n\nEAGLE\n\nFusion 360 (Electronics Design feature)\n\n123D Circuits (formerly Circuits.io; discontinued) - online EDA\n\nElectronics Lab\n\nPCB Design\n\nCircuit Scribe\n\nMESH\n\nAutodesk Library.io - parts library management tool\n\nTinkercad Circuits (formerly Electronics Lab[1])\n\nCadence Design Systems\n\nSystem Development Suite with Verification Computing Platform, Virtual System Platform, Incisive Verification Platform, and Rapid Prototyping Platform\n\nC-to-Silicon\n\nVerification IP Catalog\n\nDesign IP\n\nChip Planning Solution\n\nVirtuoso - IC Artist\n\nVirtuoso - IC Layout\n\nVirtuoso - Layout Migrate\n\nInnovus - Digital IC design\n\nEncounter - Digital IC design\n\nEncounter - Conformal-LEC\n\nEncounter - Conformal Low Power\n\nEncounter - Conformal ECO Designer\n\nEncounter - Conformal Constraint Designer\n\nEncounter - RTL Compiler\n\nEncounter - RTL Compiler Physical\n\nEncounter - Test ATPG\n\nEncounter - Test Diagnostics\n\nEncounter - Design Implementation\n\nEncounter - QRC (Extraction & Checking)\n\nEncounter - Nanoroute\n\nAllegro - PC/MCM design\n\nIncisive - functional verification\n\nDesign for Manufacturing\n\nSpecctra autorouter\n\nOrCAD\n\nPSpice\n\nDenali Software products\n\nSpecctra\n\nPureSpec\n\nMMAV\n\nDatabahn\n\nBlueprint\n\nSigrity products\n\nOptimizePI\n\nPowerDC\n\nXtractIM\n\nPowerSI\n\nBroadband SPICE\n\nSPEED2000\n\nChannel Designer\n\nXcitePI\n\nOrbitIO Planner\n\nUnified Package Designer (UPD) acquired from Synopsys\n\nForte Design Systems products\n\nCynthesizer\n\nThrough AWR Corporation Acquisition\n\nPlatform:\n\nAWR Design Environment – high frequency (RF/microwave) design\n\nSimulators:\n\nMicrowave Office - RF/microwave circuit simulation, APLAC - Harmonic balance solver for nonlinear, frequency domain circuit simulation\n\nAnalog Office - analog/RFIC simulation\n\nVisual System Simulator (VSS) - system level communication/radar simulator\n\nEM solvers:\n\nAXIEM (3D planar electromagnetic simulator) – 3D planar, Method of Moments\n\nAnalyst (Arbitrary 3D FEM simulator) – full 3D, finite element method with adaptive meshing\n\nAntSyn – Antenna Synthesis\n\nThrough Integrand Software Acquisition\n\nEMX\n\nContinuum\n\nPCELLS\n\nCOSEDA Technologies\n\nCOSIDE\n\nDassault Systemes\n\nThrough CST acquisition\n\nCST Studio Suite\n\nCST MICROWAVE STUDIO (CST MWS)\n\nCST EM STUDIO (CST EMS)\n\nCST PARTICLE STUDIO (CST PS)\n\nCST CABLE STUDIO (CST CS)\n\nCST PCB STUDIO (CST PCBS)\n\nCST BOARDCHECK\n\nCST MPHYSICS STUDIO (CST MPS) - electronics cooling\n\nCST DESIGN STUDIO (CST DS)\n\nIdEM\n\ngeneration of macromodels\n\nEasyEDA\n\nEasyEDA - online EDA\n\nSchematic capture\n\nSPICE simulation\n\nPCB layout\n\nEasyLogix - Schindler & Schill GmbH\n\nPCB-Investigator - Professional ECAD Workstation for PCB development\n\nGerberLogix - Free Gerber Viewer\n\nOnline-Gerber-Viewer - Free Gerber Viewer (no installation required)\n\nEmerson Electric\n\nThrough National Instruments Acquisition\n\nNational Instruments Electronics Workbench Group\n\nNI Multisim - schematic capture and simulation\n\nNI Ultiboard - printed circuit board layout editor\n\nEremex\n\nTopoR - topological router for printed circuit boards laid out in any compatible systems that use the PCAD ASCII PCB, PADS ASCII PCB or DSN format\n\nSimOne - circuit simulation (the basic circuit analyses common to SPICE modeling systems + stability analysis)\n\nDelta Design - software tool for electronic design automation (EDA)\n\nIC Manage\n\nGDP Design & IP Management, Envision Design Progress Analytics, Envision Verification Analytics, High Performance Computing\n\nIng.-Büro FRIEDRICH\n\nTARGET 3001! PCB Layout CAD Software\n\nSchematic editor\n\nSimulation PSpice compliant\n\nPCB design\n\nFront panel design\n\nSQL component database\n\n3D model design, STEP Import, STEP Export\n\nPCB assembly price calculator\n\nElectra: High speed auto router\n\nCOMPONIVERSE: A component exchange\n\nMID Design\n\nJEDA Technologies\n\nC/C++/SystemC Model Validation Tool Suite\n\nOCP Validation Suite\n\nTLM2.0 Validation Suite\n\nKeysight Technologies EDA division (formerly EEsof)\n\nPlatforms:\n\nPathWave Advanced Design System[2] – high frequency and high speed design\n\nPathWave EM Design (formerly EMPro and Antenna Modeling Design System) - 3D EM platform\n\nPathWave RFIC Design (formerly GoldenGate which supersedes RF Design Environment) - RFIC/RF mixed signal simulator (Xpedion acquisition)\n\nPathWave Device Modeling (formerly IC-CAP), PathWave Model Builder (formerly MBP), PathWave Model QA (formerly MQA) - Device modeling and validation (all but IC-CAP from Accelicon acquisition)\n\nPathWave RF Synthesis (formerly Genesys) - RF and microwave design (Eagleware-Elanix acquisition)\n\nPathWave System Design (formerly SystemVue) - Electronic system-level design (Eagleware-Elanix acquisition)\n\nEM solvers:\n\nMomentum – 3D planar, frequency domain, available with the ADS, Genesys, and GoldenGate platforms\n\nFEM Element – full 3D, frequency domain, available with the ADS and EMPro platforms\n\nFDTD – full 3D, time domain, available with the EMPro platform\n\nThrough Cliosoft Acquisition\n\nKeysight Design Data Management (formerly Cliosoft SOS)\n\nKeysight IP Management (formerly Cliosoft HUB)\n\nKeysight Visual Design Diff (formerly Cliosoft VDD)\n\nLauterbach\n\nin-circuit debuggers (JTAG and non-JTAG) with optional trace functionality\n\nin-circuit emulators\n\nfront-ends to debug virtual platforms for embedded software development (ESL)\n\nSiemens Digital Industries Software Siemens EDA division\n\n(formerly Mentor Graphics) acquired by Siemens in 2017.\n\nADiT - Nanometer IC Design: fast SPICE\n\nQuesta ADMS - Nanometer IC Design: mixed-signal simulator\n\nBoard Station - PCB design software\n\nCalibre - physical verification\n\nCatapult Synthesis - ESL Design: high-level synthesis\n\nCatapult Library Builder - ESL Design: high-level synthesis\n\nDesign Architect-IC - Nanometer IC Design\n\nEldo - Nanometer IC Design: SPICE simulator\n\nEldo RF - Nanometer IC Design: SPICE simulator\n\nExpedition - PCB design software\n\nIP - intellectual property (now part of embedded systems division)\n\nModelSim LE - Nanometer IC Design: digital design and simulation; Linux-based simulator with Dataflow Window and Waveform Compare\n\nModelSim PE - Nanometer IC Design: digital design and simulation; Windows-based simulator for VHDL, Verilog, or mixed-language simulation environments\n\nModelSim SE - Nanometer IC Design: digital design and simulation; tri-lingual simulator with VHDL, Verilog, and SystemC\n\nNimbic products[3]\n\nNucleus EDGE - embedded systems development tools\n\nInflexion - embedded systems application platform tools\n\nNucleus OS - embedded systems OS\n\nOlympus-SoC - place and route\n\nPADS - PCB design software (Innoveda acquisition)\n\nPlatform Express Professional - ESL Design: platform-based design\n\nPlatform Express Integrator's Kit - ESL Design: platform-based design\n\nPlatform Express Client - ESL Design: platform-based design\n\nQuesta - digital and mixed-signal simulation\n\nSystem Architect - ESL Design: system analysis\n\nSystemVision - Mechatronic Design: system analysis\n\nTessent suite for test\n\nTessent TestKompress\n\nTessent BoundaryScan\n\nTessent FastScan\n\nTessent IJTAG\n\nTessent LogicBIST\n\nTessent Scan/ScanPro\n\nVista - ESL Design: system debug\n\nVisual Elite - ESL Design: system integration\n\nVeloce/Veloce2 - high speed, high capacity SoC emulation\n\nThrough LogicVision Acquisition\n\nDragonfly - Embedded test IP insertion tool for logic, memory and mixed-signal testing\n\nSilicon Insight - Interactive program that works with 3rd party testers for controlling and logging of data on the device for at-speed testing\n\nYield Insight - Yield analysis program which looks at foundry and performance data to diagnose possible problems\n\nHDL Designer Series\n\nThrough Solido Design Automation Acquisition\n\nSolido Variation Designer - variation-aware design of custom integrated circuits\n\nFast PVT—verify against process, voltage, and temperature corners\n\nFast Monte Carlo—verification against 3-sigma process (statistical) variation\n\nHigh-Sigma Monte Carlo—verification against high-sigma process (statistical) variation\n\nCell Optimizer—automated sizing of custom ICs\n\nThrough Austemper Design Systems Acquisition\n\nSafetyScope: Computes the FIT rates and diagnostic coverage metrics for permanent and transient faults\n\nAnnealer: Safety synthesis tools for adding error correcting codes (ECC), error detection codes (EDC), block level duplication or triple instances or design.\n\nRadioScope: Safety synthesis tools for adding ECC or EDC to banks of flops, duplication of critical sections of the design, addition of illegal condition checks.\n\nKaleidoScope: Fault campaign tool capable of fault propagation and disposition of injected faults into detected, safe and undetected faults.\n\nThrough UltraSoC Acquisition\n\nTessent Embedded Analytics\n\nThrough Avatar Integrated Systems Acquisition\n\nAprisa-Place and route(PnR) systems\n\nApogee\n\nThrough OneSpin Solutions Acquisition\n\n360 DV-Inspect\n\n360 DV-Verify\n\n360 DV-Certify\n\n360 EC-FPGA\n\n360 EC-ASIC\n\n360 EC-RTL\n\nFMEDA\n\nThrough Fractal Technologies Acquisition\n\nSolido Crosscheck (formerly Crossfire)\n\nThrough InsightEDA Acquisition\n\nInsight Analyzer\n\nVisualSim Architect (Mirabilis Design\n\nSystems Specification and Design\n\nHardware Design\n\nSoftware Validation\n\nPower Exploration\n\nMathWorks\n\nFor logical FPGA and ASIC designs\n\nDeep Learning HDL Toolbox - Prototype and deploy deep learning networks on FPGAs and SoCs\n\nDSP HDL Toolbox - Design digital signal processing applications for FPGAs, ASICs, and SoCs\n\nHDL Coder - Generate Verilog, SystemVerilog, and VHDL code for FPGA and ASIC designs\n\nHDL Verifier - Test and verify Verilog and VHDL using HDL simulators and FPGA boards\n\nSoC Blockset - Design, analyze, and deploy hardware/software applications for AMD and Intel SoC devices\n\nVision HDL Toolbox - Design image processing, video, and computer vision systems for FPGAs and ASICs\n\nWireless HDL Toolbox - Design and implement wireless communications subsystems for FPGAs, ASICs, and SoCs\n\nFor physical PCB and ASIC designs\n\nAntenna Toolbox - Design, analyze, and visualize antenna elements and antenna arrays\n\nMixed-Signal Blockset - Design, analyze, and simulate analog and mixed-signal systems\n\nRF Blockset - Design and simulate RF systems\n\nRF PCB Toolbox - Perform electromagnetic analysis of printed circuit boards\n\nRF Toolbox - Design, model, and analyze networks of RF components\n\nSerDes Toolbox - Design SerDes systems and generate PAMn IBIS-AMI models for high-speed digital interconnects\n\nSignal Integrity Toolbox - Design, simulate, and analyze high-speed serial and parallel links\n\nNovarm\n\nDipTrace\n\nSchematic Editor\n\nPCB Design\n\nSPICE Simulator\n\nSilvaco\n\nSPICE modeling and analog & mixed-signal simulation\n\nUtmost IV - Device characterization and SPICE modeling\n\nSmartSpice - Analog circuit simulator\n\nSmartSpice RF - Frequency and time domain RF circuit simulator\n\nHarmony - Analog/mixed-signal circuit simulator\n\nSmartView - Simulation waveform viewer\n\nCustom IC CAD\n\nGateway - Schematic editor\n\nExpert - Layout editor\n\nGuardian - DRC/LVS/NET physical verification\n\nHipex - Full-chip parasitic extraction\n\nJivaro - Parasitic reduction and analysis\n\nVarMan - High-sigma variability analysis\n\nInterconnect modeling\n\nQuest - 3D RF passive device modeling\n\nClever - Parasitic extractor for realistic 3D structures\n\nStellar - 3D physics-based parasitic extractor for carga cells\n\nExact - Full-chip LPE rule file generator\n\nLibrary Platform\n\nCello - Standard cell library creation, migration and optimization\n\nViola - Standard cell library and I/O cell characterization\n\nLiberty Analyzer - Analysis and validation of timing, power, noise and area data from characterization\n\nTCAD\n\nVictory Process - 2D/3D semiconductor process simulator\n\nVictory Device - 2D/3D semiconductor device simulator\n\nVirtual Wafer Fab - Emulation of wafer manufacturing to perform design-of-experiments and optimization.\n\nThrough Coupling Wave Solutions assets' Acquisition\n\nWaveIntegrity\n\nSiPEX\n\nThrough Polyteda Cloud Acquisition\n\nPowerDRC/LVS - DRC/LVS physical verification\n\nNefelus CMS\n\nSynopsys\n\nCosmos Scope\n\nCustom Designer\n\nDesign Compiler\n\nDFT Compiler\n\nDFTMAX compression\n\nFormality\n\nHercules - physical verification\n\nHSIM\n\nHSPICE\n\nIC Compiler - place and route\n\nIC Validator\n\nNANOSIM\n\nOptoCompiler\n\nPhysical Compiler\n\nProteus OPC\n\nProtocol Analyzer (debugging tool)\n\nPrimeTime - static timing analysis\n\nSaber\n\nSentaurus TCAD\n\nSpice explorer\n\nSynphony C Compiler - high-level synthesis\n\nTetraMAX ATPG\n\nVCS\n\nVIP\n\nXA\n\nYield Explorer - yield management\n\nViewlogic products\n\nPowerview (discontinued)\n\nThrough Avant! Acquisition\n\nAstro - place and route\n\nStar-RCXT\n\nThrough Magma Design Automation Acquisition\n\nFineSim\n\nSiliconSmart\n\nThrough Synplicity Acquisition[4]\n\nSynplify Pro\n\nThrough Terrain EDA Acquisition[5]\n\nEuclide (formerly VerIDE)\n\nThrough Dorado Design Automation (Dorado DA) Acquisition\n\nECO System\n\nTweaker-T1 Timing ECO\n\nTweaker-P1 Leakage Power ECO\n\nTweaker-P2 Dynamic Power ECO\n\nTweaker-C1 Clock ECO\n\nTweaker-M1 Metal ECO\n\nTweaker-F1 Functional ECO\n\nRecovery System\n\nTweaker-A1 Area Recovery\n\nTweaker-P1 Dynamic Power Recovery\n\nTweaker-R1 Reliability Recovery\n\nThrough Silicon Frontline Technology Acquisition\n\nPrimeESD\n\nPower Device WorkBench\n\nWestDev\n\nPulsonix\n\nPulsonix Schematic Capture\n\nPulsonix Advanced PCB Layout\n\nEmbedded Component Technology\n\nFlexi-rigid Circuit Design\n\nChip-on-board Design\n\nSpice Mixed Mode A/D Simulation\n\nConstraints Driven Interactive High Speed Design\n\nShape Based Autorouter\n\nProduct Life Management(PLM) Interface\n\nCorporate Database Connection Interface\n\n3D View"
    }
}