verilog work "alu.v"
verilog work "top.v"
verilog work "top_sim.v"
verilog work "D:/study/dig/14.7/ISE_DS/ISE//verilog/src/glbl.v"
