// Seed: 345080909
module module_0 (
    input  wand  id_0,
    input  tri1  id_1,
    output wor   id_2,
    input  uwire id_3,
    input  tri1  id_4
);
  assign id_2 = 1;
endmodule
module module_1 (
    input wire id_0,
    output wor id_1,
    input supply1 id_2,
    input supply1 id_3,
    input supply1 id_4,
    input wand id_5
);
  wire id_7;
  wire id_8;
  xnor (id_1, id_8, id_2, id_5);
  module_0(
      id_2, id_5, id_1, id_0, id_3
  );
endmodule
module module_1 (
    input tri1 id_0,
    input wire id_1,
    input tri0 id_2,
    output tri1 id_3,
    input supply0 id_4,
    input uwire id_5,
    input tri id_6,
    input wor id_7,
    output tri0 id_8,
    output supply0 id_9,
    output wor id_10,
    input supply0 id_11
    , id_55,
    input supply0 id_12,
    input wor id_13
    , id_56,
    input supply0 id_14,
    output supply0 id_15,
    output wire id_16,
    input uwire id_17,
    input supply1 id_18,
    input supply1 id_19,
    input wor id_20,
    input wor id_21,
    input wor id_22,
    output wand id_23,
    input tri0 id_24,
    output tri id_25,
    input tri1 id_26,
    input wor id_27,
    input tri0 module_2,
    input wire id_29,
    input wor id_30,
    input tri id_31,
    output wand id_32,
    input tri id_33,
    output supply1 id_34,
    output supply0 id_35,
    input tri1 id_36,
    input tri id_37,
    input uwire id_38,
    inout wor id_39,
    input tri id_40,
    input wand id_41,
    input tri1 id_42,
    output supply0 id_43,
    input supply1 id_44,
    input supply0 id_45,
    input wand id_46,
    output tri1 id_47,
    output tri0 id_48,
    input tri id_49,
    input tri id_50,
    input supply0 id_51,
    input supply1 id_52,
    output tri0 id_53
);
  wire id_57 = (id_31);
  module_0(
      id_40, id_21, id_8, id_0, id_1
  );
endmodule
