#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed Sep 24 19:54:13 2025
# Process ID: 279487
# Current directory: /mnt/vault1/mfaroo19/reduction_tree/dot_product/vivado_runs/M10_W12_N12
# Command line: vivado -mode batch -source /mnt/vault1/mfaroo19/reduction_tree/dot_product/vivado_runs/M10_W12_N12/run.tcl
# Log file: /mnt/vault1/mfaroo19/reduction_tree/dot_product/vivado_runs/M10_W12_N12/vivado.log
# Journal file: /mnt/vault1/mfaroo19/reduction_tree/dot_product/vivado_runs/M10_W12_N12/vivado.jou
# Running On: en4228283l, OS: Linux, CPU Frequency: 2999.996 MHz, CPU Physical cores: 32, Host memory: 269992 MB
#-----------------------------------------------------------
source /mnt/vault1/mfaroo19/reduction_tree/dot_product/vivado_runs/M10_W12_N12/run.tcl
# read_verilog -sv /mnt/vault1/mfaroo19/reduction_tree/dot_product/vivado_runs/M10_W12_N12/design.sv
# read_xdc /mnt/vault1/mfaroo19/reduction_tree/dot_product/vivado_runs/M10_W12_N12/design.xdc
# synth_design -top dotprod -part xczu7ev-ffvc1156-2-i
Command: synth_design -top dotprod -part xczu7ev-ffvc1156-2-i
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 279554
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3037.102 ; gain = 239.832 ; free physical = 36739 ; free virtual = 210466
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.561; parent = 2372.438; children = 254.123
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4013.141; parent = 3040.074; children = 973.066
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dotprod' [/mnt/vault1/mfaroo19/reduction_tree/dot_product/vivado_runs/M10_W12_N12/design.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'dotprod' (0#1) [/mnt/vault1/mfaroo19/reduction_tree/dot_product/vivado_runs/M10_W12_N12/design.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3105.039 ; gain = 307.770 ; free physical = 36638 ; free virtual = 210365
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.561; parent = 2372.438; children = 254.123
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4078.109; parent = 3105.043; children = 973.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3122.852 ; gain = 325.582 ; free physical = 36638 ; free virtual = 210365
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.561; parent = 2372.438; children = 254.123
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4095.922; parent = 3122.855; children = 973.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3122.852 ; gain = 325.582 ; free physical = 36638 ; free virtual = 210365
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.561; parent = 2372.438; children = 254.123
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4095.922; parent = 3122.855; children = 973.066
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3122.852 ; gain = 0.000 ; free physical = 36638 ; free virtual = 210365
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/vivado_runs/M10_W12_N12/design.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/vivado_runs/M10_W12_N12/design.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3292.570 ; gain = 0.000 ; free physical = 36695 ; free virtual = 210423
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3292.570 ; gain = 0.000 ; free physical = 36695 ; free virtual = 210423
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3292.570 ; gain = 495.301 ; free physical = 36677 ; free virtual = 210404
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.561; parent = 2372.438; children = 254.123
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4233.625; parent = 3260.559; children = 973.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3292.570 ; gain = 495.301 ; free physical = 36677 ; free virtual = 210404
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.561; parent = 2372.438; children = 254.123
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4233.625; parent = 3260.559; children = 973.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3292.570 ; gain = 495.301 ; free physical = 36677 ; free virtual = 210404
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.561; parent = 2372.438; children = 254.123
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4233.625; parent = 3260.559; children = 973.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3292.570 ; gain = 495.301 ; free physical = 36669 ; free virtual = 210397
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.561; parent = 2372.438; children = 254.123
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4233.625; parent = 3260.559; children = 973.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   28 Bit       Adders := 4     
+---Registers : 
	               28 Bit    Registers := 4     
	               25 Bit    Registers := 7     
	                1 Bit    Registers := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP prods[8], operation Mode is: A*B.
DSP Report: operator prods[8] is absorbed into DSP prods[8].
DSP Report: Generating DSP stage1_reg[4], operation Mode is: (PCIN+A*B)'.
DSP Report: register stage1_reg[4] is absorbed into DSP stage1_reg[4].
DSP Report: operator p_0_in is absorbed into DSP stage1_reg[4].
DSP Report: operator prods[9] is absorbed into DSP stage1_reg[4].
DSP Report: Generating DSP prods[6], operation Mode is: A*B.
DSP Report: operator prods[6] is absorbed into DSP prods[6].
DSP Report: Generating DSP stage1_reg[3], operation Mode is: (PCIN+A*B)'.
DSP Report: register stage1_reg[3] is absorbed into DSP stage1_reg[3].
DSP Report: operator p_1_in is absorbed into DSP stage1_reg[3].
DSP Report: operator prods[7] is absorbed into DSP stage1_reg[3].
DSP Report: Generating DSP prods[4], operation Mode is: A*B.
DSP Report: operator prods[4] is absorbed into DSP prods[4].
DSP Report: Generating DSP stage1_reg[2], operation Mode is: (PCIN+A*B)'.
DSP Report: register stage1_reg[2] is absorbed into DSP stage1_reg[2].
DSP Report: operator p_2_in is absorbed into DSP stage1_reg[2].
DSP Report: operator prods[5] is absorbed into DSP stage1_reg[2].
DSP Report: Generating DSP prods[2], operation Mode is: A*B.
DSP Report: operator prods[2] is absorbed into DSP prods[2].
DSP Report: Generating DSP stage1_reg[1], operation Mode is: (PCIN+A*B)'.
DSP Report: register stage1_reg[1] is absorbed into DSP stage1_reg[1].
DSP Report: operator p_3_in is absorbed into DSP stage1_reg[1].
DSP Report: operator prods[3] is absorbed into DSP stage1_reg[1].
DSP Report: Generating DSP prods[0], operation Mode is: A*B.
DSP Report: operator prods[0] is absorbed into DSP prods[0].
DSP Report: Generating DSP stage1_reg[0], operation Mode is: (PCIN+A*B)'.
DSP Report: register stage1_reg[0] is absorbed into DSP stage1_reg[0].
DSP Report: operator p_4_in is absorbed into DSP stage1_reg[0].
DSP Report: operator prods[1] is absorbed into DSP stage1_reg[0].
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3292.570 ; gain = 495.301 ; free physical = 36648 ; free virtual = 210380
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.561; parent = 2372.438; children = 254.123
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4233.625; parent = 3260.559; children = 973.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dotprod     | A*B         | 12     | 12     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dotprod     | (PCIN+A*B)' | 12     | 12     | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dotprod     | A*B         | 12     | 12     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dotprod     | (PCIN+A*B)' | 12     | 12     | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dotprod     | A*B         | 12     | 12     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dotprod     | (PCIN+A*B)' | 12     | 12     | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dotprod     | A*B         | 12     | 12     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dotprod     | (PCIN+A*B)' | 12     | 12     | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dotprod     | A*B         | 12     | 12     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dotprod     | (PCIN+A*B)' | 12     | 12     | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 3702.727 ; gain = 905.457 ; free physical = 36173 ; free virtual = 209905
Synthesis current peak Physical Memory [PSS] (MB): peak = 3218.738; parent = 2964.646; children = 254.123
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4675.797; parent = 3702.730; children = 973.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 3702.727 ; gain = 905.457 ; free physical = 36162 ; free virtual = 209894
Synthesis current peak Physical Memory [PSS] (MB): peak = 3221.527; parent = 2967.436; children = 254.123
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4675.797; parent = 3702.730; children = 973.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 3710.734 ; gain = 913.465 ; free physical = 36165 ; free virtual = 209897
Synthesis current peak Physical Memory [PSS] (MB): peak = 3222.773; parent = 2968.682; children = 254.123
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4683.805; parent = 3710.738; children = 973.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 3710.734 ; gain = 913.465 ; free physical = 36199 ; free virtual = 209931
Synthesis current peak Physical Memory [PSS] (MB): peak = 3223.300; parent = 2969.209; children = 254.123
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4683.805; parent = 3710.738; children = 973.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 3710.734 ; gain = 913.465 ; free physical = 36199 ; free virtual = 209931
Synthesis current peak Physical Memory [PSS] (MB): peak = 3223.300; parent = 2969.209; children = 254.123
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4683.805; parent = 3710.738; children = 973.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 3710.734 ; gain = 913.465 ; free physical = 36209 ; free virtual = 209941
Synthesis current peak Physical Memory [PSS] (MB): peak = 3223.473; parent = 2969.381; children = 254.123
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4683.805; parent = 3710.738; children = 973.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 3710.734 ; gain = 913.465 ; free physical = 36217 ; free virtual = 209949
Synthesis current peak Physical Memory [PSS] (MB): peak = 3223.535; parent = 2969.443; children = 254.123
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4683.805; parent = 3710.738; children = 973.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 3710.734 ; gain = 913.465 ; free physical = 36217 ; free virtual = 209949
Synthesis current peak Physical Memory [PSS] (MB): peak = 3223.535; parent = 2969.443; children = 254.123
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4683.805; parent = 3710.738; children = 973.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 3710.734 ; gain = 913.465 ; free physical = 36217 ; free virtual = 209949
Synthesis current peak Physical Memory [PSS] (MB): peak = 3223.551; parent = 2969.459; children = 254.123
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4683.805; parent = 3710.738; children = 973.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dotprod     | A*B         | 12     | 12     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dotprod     | (PCIN+A*B)' | 12     | 12     | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dotprod     | A*B         | 12     | 12     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dotprod     | (PCIN+A*B)' | 12     | 12     | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dotprod     | A*B         | 12     | 12     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dotprod     | (PCIN+A*B)' | 12     | 12     | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dotprod     | A*B         | 12     | 12     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dotprod     | (PCIN+A*B)' | 12     | 12     | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dotprod     | A*B         | 12     | 12     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dotprod     | (PCIN+A*B)' | 12     | 12     | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |BUFG            |     1|
|2     |CARRY8          |    16|
|3     |DSP_ALU         |    10|
|4     |DSP_A_B_DATA    |    10|
|5     |DSP_C_DATA      |    10|
|6     |DSP_MULTIPLIER  |    10|
|7     |DSP_M_DATA      |    10|
|8     |DSP_OUTPUT      |    10|
|10    |DSP_PREADD      |    10|
|11    |DSP_PREADD_DATA |    10|
|12    |LUT2            |   101|
|13    |FDRE            |   161|
|14    |IBUF            |   243|
|15    |OBUF            |    29|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 3710.734 ; gain = 913.465 ; free physical = 36217 ; free virtual = 209949
Synthesis current peak Physical Memory [PSS] (MB): peak = 3223.582; parent = 2969.490; children = 254.123
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4683.805; parent = 3710.738; children = 973.066
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 3710.734 ; gain = 743.746 ; free physical = 36217 ; free virtual = 209949
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 3710.742 ; gain = 913.465 ; free physical = 36218 ; free virtual = 209950
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3718.672 ; gain = 0.000 ; free physical = 36317 ; free virtual = 210049
INFO: [Netlist 29-17] Analyzing 270 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/vivado_runs/M10_W12_N12/design.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/vivado_runs/M10_W12_N12/design.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3778.109 ; gain = 0.000 ; free physical = 36256 ; free virtual = 209988
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 254 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 10 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 243 instances

Synth Design complete, checksum: 44e4130e
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:37 . Memory (MB): peak = 3778.109 ; gain = 2073.629 ; free physical = 36316 ; free virtual = 210048
# report_utilization -file /mnt/vault1/mfaroo19/reduction_tree/dot_product/vivado_runs/M10_W12_N12/util.rpt
# report_timing_summary -file /mnt/vault1/mfaroo19/reduction_tree/dot_product/vivado_runs/M10_W12_N12/timing.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 4498.160 ; gain = 720.051 ; free physical = 35979 ; free virtual = 209711
# exit
INFO: [Common 17-206] Exiting Vivado at Wed Sep 24 19:55:11 2025...
