# Reading pref.tcl
# do lab3_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying D:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/MPEI/Verilog/lab3/src {D:/MPEI/Verilog/lab3/src/Tpov.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:28:18 on Nov 04,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/MPEI/Verilog/lab3/src" D:/MPEI/Verilog/lab3/src/Tpov.v 
# -- Compiling module Tpov
# 
# Top level modules:
# 	Tpov
# End time: 00:28:18 on Nov 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/MPEI/Verilog/lab3/src {D:/MPEI/Verilog/lab3/src/tb_JK.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:28:18 on Nov 04,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/MPEI/Verilog/lab3/src" D:/MPEI/Verilog/lab3/src/tb_JK.v 
# -- Compiling module JKpov
# -- Compiling module JK
# -- Compiling module tb_JK
# 
# Top level modules:
# 	tb_JK
# End time: 00:28:18 on Nov 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  tb_JK
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" tb_JK 
# Start time: 00:28:18 on Nov 04,2022
# Loading work.tb_JK
# Loading work.JKpov
# Loading work.JK
# Loading altera_ver.dff
# Loading altera_ver.prim_gdff
# ** Error: (vsim-3063) Port 'Q' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /tb_JK/DUT2/DUT1 File: D:/MPEI/Verilog/lab3/src/JK.v Line: 11
# ** Error: (vsim-3063) Port 'nQ' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /tb_JK/DUT2/DUT1 File: D:/MPEI/Verilog/lab3/src/JK.v Line: 11
# ** Error: (vsim-3063) Port 'D' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /tb_JK/DUT2/DUT1 File: D:/MPEI/Verilog/lab3/src/JK.v Line: 11
# ** Error: (vsim-3063) Port 'res' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /tb_JK/DUT2/DUT1 File: D:/MPEI/Verilog/lab3/src/JK.v Line: 11
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./lab3_run_msim_rtl_verilog.do PAUSED at line 12
# End time: 00:31:35 on Nov 04,2022, Elapsed time: 0:03:17
# Errors: 4, Warnings: 0
