# LibreLane configuration file

DESIGN_NAME: heichips25_ppwm
VERILOG_FILES: [
  "dir::../src/heichips25_ppwm.sv",
  "dir::../src/ppwm_pkg.sv",
  "dir::../src/ppwm.sv",
  "dir::../src/counter.sv",
  "dir::../src/pwm.sv",
  "dir::../src/ex.sv",
  "dir::../src/mem.sv",
]
CLOCK_PORT: clk
CLOCK_PERIOD: 10 # 10ns = 100MHz


PL_TARGET_DENSITY_PCT: 60

SYNTH_HIERARCHY_MODE: 'keep'
SYNTH_ELABORATE_FLATTEN: false

# Reduce wasted space
TOP_MARGIN_MULT: 1
BOTTOM_MARGIN_MULT: 1
LEFT_MARGIN_MULT: 6
RIGHT_MARGIN_MULT: 6

# Absolute die size
FP_SIZING: absolute

# Small DEF template
DIE_AREA: [0, 0, 500, 200]
FP_DEF_TEMPLATE: dir::def/heichips25_ppwm_small.def

# Large DEF template
#DIE_AREA: [0, 0, 500, 415]
#FP_DEF_TEMPLATE: dir::def/heichips25_ppwm_large.def

# Don't use power rings or TopMetal2 layer
PDN_MULTILAYER: false
RT_MAX_LAYER: TopMetal1

# Enable for better SystemVerilog support
USE_SLANG: true
