Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Reading design: test_dac_hardware.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "test_dac_hardware.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "test_dac_hardware"
Output Format                      : NGC
Target Device                      : xc3s1200e-4-fg320

---- Source Options
Top Module Name                    : test_dac_hardware
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/Users/Sushant/Documents/GitHub/NoiseCancelingHeadphones/Xilinx/DevCalibration/AddSub.vhd" in Library work.
Architecture dataflow of Entity addsub is up to date.
Compiling vhdl file "D:/Users/Sushant/Documents/GitHub/NoiseCancelingHeadphones/Xilinx/DevCalibration/clock_divider.vhd" in Library work.
Architecture behavioral of Entity clock_divider is up to date.
Compiling vhdl file "D:/Users/Sushant/Documents/GitHub/NoiseCancelingHeadphones/Xilinx/DevCalibration/kBitCounter.vhd" in Library work.
Architecture dataflow of Entity kbitcounter is up to date.
Compiling vhdl file "D:/Users/Sushant/Documents/GitHub/NoiseCancelingHeadphones/Xilinx/DevCalibration/generator_sine.vhd" in Library work.
Architecture dataflow of Entity generator_sine is up to date.
Compiling vhdl file "D:/Users/Sushant/Documents/GitHub/NoiseCancelingHeadphones/Xilinx/DevCalibration/dac_single.vhd" in Library work.
Architecture dataflow of Entity dac_single is up to date.
Compiling vhdl file "D:/Users/Sushant/Documents/GitHub/NoiseCancelingHeadphones/Xilinx/DevCalibration/test_dac_hardware.vhd" in Library work.
Entity <test_dac_hardware> compiled.
Entity <test_dac_hardware> (Architecture <structural>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <test_dac_hardware> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <clock_divider> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <kBitCounter> in library <work> (architecture <dataflow>) with generics.
	k = 4

Analyzing hierarchy for entity <kBitCounter> in library <work> (architecture <dataflow>) with generics.
	k = 9

Analyzing hierarchy for entity <kBitCounter> in library <work> (architecture <dataflow>) with generics.
	k = 24

Analyzing hierarchy for entity <generator_sine> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <dac_single> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <AddSub> in library <work> (architecture <dataflow>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <test_dac_hardware> in library <work> (Architecture <structural>).
WARNING:Xst:753 - "D:/Users/Sushant/Documents/GitHub/NoiseCancelingHeadphones/Xilinx/DevCalibration/test_dac_hardware.vhd" line 128: Unconnected output port 'CLKIN_IBUFG_OUT' of component 'clock_divider'.
WARNING:Xst:753 - "D:/Users/Sushant/Documents/GitHub/NoiseCancelingHeadphones/Xilinx/DevCalibration/test_dac_hardware.vhd" line 128: Unconnected output port 'CLK0_OUT' of component 'clock_divider'.
WARNING:Xst:753 - "D:/Users/Sushant/Documents/GitHub/NoiseCancelingHeadphones/Xilinx/DevCalibration/test_dac_hardware.vhd" line 137: Unconnected output port 'count' of component 'kBitCounter'.
WARNING:Xst:753 - "D:/Users/Sushant/Documents/GitHub/NoiseCancelingHeadphones/Xilinx/DevCalibration/test_dac_hardware.vhd" line 148: Unconnected output port 'count' of component 'kBitCounter'.
WARNING:Xst:753 - "D:/Users/Sushant/Documents/GitHub/NoiseCancelingHeadphones/Xilinx/DevCalibration/test_dac_hardware.vhd" line 161: Unconnected output port 'count' of component 'kBitCounter'.
WARNING:Xst:753 - "D:/Users/Sushant/Documents/GitHub/NoiseCancelingHeadphones/Xilinx/DevCalibration/test_dac_hardware.vhd" line 198: Unconnected output port 'out_dac1' of component 'dac_single'.
WARNING:Xst:753 - "D:/Users/Sushant/Documents/GitHub/NoiseCancelingHeadphones/Xilinx/DevCalibration/test_dac_hardware.vhd" line 198: Unconnected output port 'out_dac2' of component 'dac_single'.
WARNING:Xst:753 - "D:/Users/Sushant/Documents/GitHub/NoiseCancelingHeadphones/Xilinx/DevCalibration/test_dac_hardware.vhd" line 198: Unconnected output port 'out_dac3' of component 'dac_single'.
WARNING:Xst:753 - "D:/Users/Sushant/Documents/GitHub/NoiseCancelingHeadphones/Xilinx/DevCalibration/test_dac_hardware.vhd" line 198: Unconnected output port 'accumulator_state' of component 'dac_single'.
WARNING:Xst:753 - "D:/Users/Sushant/Documents/GitHub/NoiseCancelingHeadphones/Xilinx/DevCalibration/test_dac_hardware.vhd" line 198: Unconnected output port 'internal_sample_state' of component 'dac_single'.
WARNING:Xst:753 - "D:/Users/Sushant/Documents/GitHub/NoiseCancelingHeadphones/Xilinx/DevCalibration/test_dac_hardware.vhd" line 216: Unconnected output port 'out_dac1' of component 'dac_single'.
WARNING:Xst:753 - "D:/Users/Sushant/Documents/GitHub/NoiseCancelingHeadphones/Xilinx/DevCalibration/test_dac_hardware.vhd" line 216: Unconnected output port 'out_dac2' of component 'dac_single'.
WARNING:Xst:753 - "D:/Users/Sushant/Documents/GitHub/NoiseCancelingHeadphones/Xilinx/DevCalibration/test_dac_hardware.vhd" line 216: Unconnected output port 'out_dac3' of component 'dac_single'.
WARNING:Xst:753 - "D:/Users/Sushant/Documents/GitHub/NoiseCancelingHeadphones/Xilinx/DevCalibration/test_dac_hardware.vhd" line 216: Unconnected output port 'accumulator_state' of component 'dac_single'.
WARNING:Xst:753 - "D:/Users/Sushant/Documents/GitHub/NoiseCancelingHeadphones/Xilinx/DevCalibration/test_dac_hardware.vhd" line 216: Unconnected output port 'internal_sample_state' of component 'dac_single'.
Entity <test_dac_hardware> analyzed. Unit <test_dac_hardware> generated.

Analyzing Entity <clock_divider> in library <work> (Architecture <behavioral>).
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <CLKIN_IBUFG_INST> in unit <clock_divider>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <CLKIN_IBUFG_INST> in unit <clock_divider>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <CLKIN_IBUFG_INST> in unit <clock_divider>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <CLKIN_IBUFG_INST> in unit <clock_divider>.
    Set user-defined property "CLKDV_DIVIDE =  2.0000000000000000" for instance <DCM_SP_INST> in unit <clock_divider>.
    Set user-defined property "CLKFX_DIVIDE =  5" for instance <DCM_SP_INST> in unit <clock_divider>.
    Set user-defined property "CLKFX_MULTIPLY =  2" for instance <DCM_SP_INST> in unit <clock_divider>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_SP_INST> in unit <clock_divider>.
    Set user-defined property "CLKIN_PERIOD =  20.0000000000000000" for instance <DCM_SP_INST> in unit <clock_divider>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_SP_INST> in unit <clock_divider>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM_SP_INST> in unit <clock_divider>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_SP_INST> in unit <clock_divider>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <clock_divider>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <clock_divider>.
    Set user-defined property "DSS_MODE =  NONE" for instance <DCM_SP_INST> in unit <clock_divider>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_SP_INST> in unit <clock_divider>.
    Set user-defined property "FACTORY_JF =  C080" for instance <DCM_SP_INST> in unit <clock_divider>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_SP_INST> in unit <clock_divider>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM_SP_INST> in unit <clock_divider>.
Entity <clock_divider> analyzed. Unit <clock_divider> generated.

Analyzing generic Entity <kBitCounter.1> in library <work> (Architecture <dataflow>).
	k = 4
Entity <kBitCounter.1> analyzed. Unit <kBitCounter.1> generated.

Analyzing Entity <AddSub> in library <work> (Architecture <dataflow>).
Entity <AddSub> analyzed. Unit <AddSub> generated.

Analyzing generic Entity <kBitCounter.2> in library <work> (Architecture <dataflow>).
	k = 9
Entity <kBitCounter.2> analyzed. Unit <kBitCounter.2> generated.

Analyzing generic Entity <kBitCounter.3> in library <work> (Architecture <dataflow>).
	k = 24
Entity <kBitCounter.3> analyzed. Unit <kBitCounter.3> generated.

Analyzing Entity <generator_sine> in library <work> (Architecture <dataflow>).
Entity <generator_sine> analyzed. Unit <generator_sine> generated.

Analyzing Entity <dac_single> in library <work> (Architecture <dataflow>).
Entity <dac_single> analyzed. Unit <dac_single> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <AddSub>.
    Related source file is "D:/Users/Sushant/Documents/GitHub/NoiseCancelingHeadphones/Xilinx/DevCalibration/AddSub.vhd".
    Found 1-bit xor3 for signal <SumDiff>.
    Found 1-bit xor2 for signal <bEffective>.
    Summary:
	inferred   1 Xor(s).
Unit <AddSub> synthesized.


Synthesizing Unit <clock_divider>.
    Related source file is "D:/Users/Sushant/Documents/GitHub/NoiseCancelingHeadphones/Xilinx/DevCalibration/clock_divider.vhd".
Unit <clock_divider> synthesized.


Synthesizing Unit <kBitCounter_1>.
    Related source file is "D:/Users/Sushant/Documents/GitHub/NoiseCancelingHeadphones/Xilinx/DevCalibration/kBitCounter.vhd".
    Found 4-bit register for signal <internal_count>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <kBitCounter_1> synthesized.


Synthesizing Unit <kBitCounter_2>.
    Related source file is "D:/Users/Sushant/Documents/GitHub/NoiseCancelingHeadphones/Xilinx/DevCalibration/kBitCounter.vhd".
    Found 9-bit register for signal <internal_count>.
    Summary:
	inferred   9 D-type flip-flop(s).
Unit <kBitCounter_2> synthesized.


Synthesizing Unit <kBitCounter_3>.
    Related source file is "D:/Users/Sushant/Documents/GitHub/NoiseCancelingHeadphones/Xilinx/DevCalibration/kBitCounter.vhd".
    Found 24-bit register for signal <internal_count>.
    Summary:
	inferred  24 D-type flip-flop(s).
Unit <kBitCounter_3> synthesized.


Synthesizing Unit <generator_sine>.
    Related source file is "D:/Users/Sushant/Documents/GitHub/NoiseCancelingHeadphones/Xilinx/DevCalibration/generator_sine.vhd".
WARNING:Xst:646 - Signal <carries<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <PresentState>.
    Found 8-bit register for signal <wave_sample>.
    Summary:
	inferred   9 D-type flip-flop(s).
Unit <generator_sine> synthesized.


Synthesizing Unit <dac_single>.
    Related source file is "D:/Users/Sushant/Documents/GitHub/NoiseCancelingHeadphones/Xilinx/DevCalibration/dac_single.vhd".
WARNING:Xst:646 - Signal <accum_carries<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 11-bit register for signal <accumulator>.
    Found 8-bit register for signal <dac_sample>.
    Summary:
	inferred  19 D-type flip-flop(s).
Unit <dac_single> synthesized.


Synthesizing Unit <test_dac_hardware>.
    Related source file is "D:/Users/Sushant/Documents/GitHub/NoiseCancelingHeadphones/Xilinx/DevCalibration/test_dac_hardware.vhd".
    Found 1-bit register for signal <hz_pulse_latched>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <test_dac_hardware> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 10
 1-bit register                                        : 2
 11-bit register                                       : 2
 24-bit register                                       : 1
 4-bit register                                        : 1
 8-bit register                                        : 3
 9-bit register                                        : 1
# Xors                                                 : 166
 1-bit xor2                                            : 83
 1-bit xor3                                            : 83

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 85
 Flip-Flops                                            : 85
# Xors                                                 : 166
 1-bit xor2                                            : 83
 1-bit xor3                                            : 83

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1989 - Unit <test_dac_hardware>: instances <DACL>, <DACR> of unit <dac_single> are equivalent, second instance is removed

Optimizing unit <test_dac_hardware> ...

Optimizing unit <kBitCounter_1> ...

Optimizing unit <kBitCounter_2> ...

Optimizing unit <kBitCounter_3> ...

Optimizing unit <generator_sine> ...

Optimizing unit <dac_single> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block test_dac_hardware, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 66
 Flip-Flops                                            : 66

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : test_dac_hardware.ngr
Top Level Output File Name         : test_dac_hardware
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 8

Cell Usage :
# BELS                             : 176
#      GND                         : 1
#      INV                         : 3
#      LUT2                        : 18
#      LUT2_L                      : 4
#      LUT3                        : 32
#      LUT3_D                      : 2
#      LUT3_L                      : 4
#      LUT4                        : 80
#      LUT4_D                      : 13
#      LUT4_L                      : 7
#      MUXF5                       : 11
#      VCC                         : 1
# FlipFlops/Latches                : 66
#      FDE                         : 18
#      FDR                         : 37
#      FDRE                        : 11
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 8
#      IBUF                        : 2
#      IBUFG                       : 1
#      OBUF                        : 5
# DCMs                             : 1
#      DCM_SP                      : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1200efg320-4 

 Number of Slices:                       86  out of   8672     0%  
 Number of Slice Flip Flops:             66  out of  17344     0%  
 Number of 4 input LUTs:                163  out of  17344     0%  
 Number of IOs:                           8
 Number of bonded IOBs:                   8  out of    250     3%  
 Number of GCLKs:                         2  out of     24     8%  
 Number of DCMs:                          1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)         | Load  |
-----------------------------------+-------------------------------+-------+
sys_clk_50                         | ClockManager/DCM_SP_INST:CLKFX| 66    |
-----------------------------------+-------------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 3.369ns (Maximum Frequency: 296.806MHz)
   Minimum input arrival time before clock: 5.367ns
   Maximum output required time after clock: 6.206ns
   Maximum combinational path delay: 6.167ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'sys_clk_50'
  Clock period: 3.369ns (frequency: 296.806MHz)
  Total number of paths / destination ports: 2174 / 106
-------------------------------------------------------------------------
Delay:               8.423ns (Levels of Logic = 6)
  Source:            DACL/accumulator_0 (FF)
  Destination:       DACL/accumulator_0 (FF)
  Source Clock:      sys_clk_50 rising 0.4X
  Destination Clock: sys_clk_50 rising 0.4X

  Data Path: DACL/accumulator_0 to DACL/accumulator_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            15   0.591   1.021  DACL/accumulator_0 (DACL/accumulator_0)
     LUT4:I3->O            5   0.704   0.712  DACL/DACSampGen[4].DACSampX/Mxor_SumDiff_xo<0>11 (DACL/N41)
     LUT3:I1->O            4   0.704   0.622  DACL/DACSampGen[3].DACSampX/Mxor_SumDiff_xo<0>1 (DACL/DACAccumGen[3].DACAccumX/Mxor_bEffective_Result_and0001)
     LUT4:I2->O            2   0.704   0.622  DACL/accumulator_mux0000<5>11_SW0 (N63)
     LUT4:I0->O            1   0.704   0.000  DACL/accumulator_mux0000<3>11_F (N132)
     MUXF5:I0->O           3   0.321   0.706  DACL/accumulator_mux0000<3>11 (DACL/N3)
     LUT4:I0->O            1   0.704   0.000  DACL/accumulator_mux0000<0> (DACL/accumulator_mux0000<0>)
     FDRE:D                    0.308          DACL/accumulator_0
    ----------------------------------------
    Total                      8.423ns (4.740ns logic, 3.683ns route)
                                       (56.3% logic, 43.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sys_clk_50'
  Total number of paths / destination ports: 106 / 106
-------------------------------------------------------------------------
Offset:              5.367ns (Levels of Logic = 3)
  Source:            reset (PAD)
  Destination:       WaveGen/wave_sample_0 (FF)
  Destination Clock: sys_clk_50 rising 0.4X

  Data Path: reset to WaveGen/wave_sample_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            59   1.218   1.446  reset_IBUF (reset_led_OBUF)
     LUT2:I0->O           13   0.704   0.987  WaveGen/PresentState_mux000022 (DACL/accumulator_and0000)
     LUT4:I3->O            1   0.704   0.000  WaveGen/wave_sample_mux0000<6>1 (WaveGen/wave_sample_mux0000<6>)
     FDE:D                     0.308          WaveGen/wave_sample_6
    ----------------------------------------
    Total                      5.367ns (2.934ns logic, 2.433ns route)
                                       (54.7% logic, 45.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'sys_clk_50'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              6.206ns (Levels of Logic = 2)
  Source:            DACL/accumulator_0 (FF)
  Destination:       out_dac_l (PAD)
  Source Clock:      sys_clk_50 rising 0.4X

  Data Path: DACL/accumulator_0 to out_dac_l
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            15   0.591   1.192  DACL/accumulator_0 (DACL/accumulator_0)
     LUT2:I0->O            2   0.704   0.447  DACL/out_dac11 (out_dac_l_OBUF)
     OBUF:I->O                 3.272          out_dac_l_OBUF (out_dac_l)
    ----------------------------------------
    Total                      6.206ns (4.567ns logic, 1.639ns route)
                                       (73.6% logic, 26.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Delay:               6.167ns (Levels of Logic = 3)
  Source:            oe (PAD)
  Destination:       out_dac_l (PAD)

  Data Path: oe to out_dac_l
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.218   0.526  oe_IBUF (oe_led_OBUF)
     LUT2:I1->O            2   0.704   0.447  DACL/out_dac11 (out_dac_l_OBUF)
     OBUF:I->O                 3.272          out_dac_l_OBUF (out_dac_l)
    ----------------------------------------
    Total                      6.167ns (5.194ns logic, 0.973ns route)
                                       (84.2% logic, 15.8% route)

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 3.61 secs
 
--> 

Total memory usage is 215656 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   18 (   0 filtered)
Number of infos    :    0 (   0 filtered)

