// Seed: 2464841163
module module_0 (
    id_1
);
  inout wire id_1;
  assign id_1 = id_1;
  assign id_1 = id_1;
  assign module_1.id_11 = 0;
  logic [1 : 1] id_2;
  ;
endmodule
module module_1 (
    input tri id_0,
    input wire id_1,
    output wor id_2,
    input wand id_3,
    output supply1 id_4,
    output tri0 id_5,
    input uwire id_6,
    output supply0 id_7,
    input wand id_8,
    output tri0 id_9,
    output supply1 id_10,
    output supply0 id_11,
    output tri0 id_12,
    input supply0 id_13,
    input wand id_14
    , id_17,
    input tri0 id_15
);
  id_18 :
  assert property (@(posedge id_1, posedge -1'h0) 1)
  else;
  module_0 modCall_1 (id_18);
endmodule
