

================================================================
== Vitis HLS Report for 'main_Pipeline_VITIS_LOOP_4_1'
================================================================
* Date:           Mon Aug 12 18:58:00 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        vecTrans3
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.907 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   101006|   101006|  0.505 ms|  0.505 ms|  101006|  101006|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_4_1  |   101004|   101004|       106|        101|          1|  1000|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    131|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    5|     564|    745|    -|
|Memory           |        2|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|    642|    -|
|Register         |        -|    -|     390|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|    5|     954|   1518|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    2|      ~0|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+---------------------------------+---------+----+-----+-----+-----+
    |              Instance              |              Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+---------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_10_full_dsp_1_U2  |fadd_32ns_32ns_32_10_full_dsp_1  |        0|   2|  365|  421|    0|
    |fmul_32ns_32ns_32_8_max_dsp_1_U3    |fmul_32ns_32ns_32_8_max_dsp_1    |        0|   3|  199|  324|    0|
    +------------------------------------+---------------------------------+---------+----+-----+-----+-----+
    |Total                               |                                 |        0|   5|  564|  745|    0|
    +------------------------------------+---------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------+-----------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory |                     Module                    | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+-----------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |in_r_U   |main_Pipeline_VITIS_LOOP_4_1_in_r_ROM_AUTO_1R  |        1|  0|   0|    0|  1000|   10|     1|        10000|
    |out_r_U  |main_Pipeline_VITIS_LOOP_4_1_in_r_ROM_AUTO_1R  |        1|  0|   0|    0|  1000|   10|     1|        10000|
    +---------+-----------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total    |                                               |        2|  0|   0|    0|  2000|   20|     2|        20000|
    +---------+-----------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln4_fu_150_p2   |         +|   0|  0|  13|          10|           1|
    |addr_cmp_fu_173_p2  |      icmp|   0|  0|  71|          64|          64|
    |icmp_ln4_fu_144_p2  |      icmp|   0|  0|  13|          10|           6|
    |d_fu_181_p3         |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0       |       xor|   0|  0|   2|           1|           2|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0| 131|          86|         105|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+-----+-----------+-----+-----------+
    |               Name              | LUT | Input Size| Bits| Total Bits|
    +---------------------------------+-----+-----------+-----+-----------+
    |A_address0                       |   14|          3|   11|         33|
    |ap_NS_fsm                        |  508|        102|    1|        102|
    |ap_done_int                      |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0          |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg      |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1          |    9|          2|    1|          2|
    |ap_sig_allocacmp_i_1             |    9|          2|   10|         20|
    |ap_sig_allocacmp_reuse_reg_load  |    9|          2|   32|         64|
    |grp_fu_103_p0                    |   14|          3|   32|         96|
    |grp_fu_103_p1                    |   25|          5|   32|        160|
    |i_fu_52                          |    9|          2|   10|         20|
    |reuse_addr_reg_fu_44             |    9|          2|   64|        128|
    |reuse_reg_fu_48                  |    9|          2|   32|         64|
    +---------------------------------+-----+-----------+-----+-----------+
    |Total                            |  642|        131|  228|        695|
    +---------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+-----+----+-----+-----------+
    |             Name            |  FF | LUT| Bits| Const Bits|
    +-----------------------------+-----+----+-----+-----------+
    |A_load_reg_250               |   32|   0|   32|          0|
    |addr_cmp_reg_255             |    1|   0|    1|          0|
    |ap_CS_fsm                    |  101|   0|  101|          0|
    |ap_done_reg                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |    1|   0|    1|          0|
    |d_reg_260                    |   32|   0|   32|          0|
    |i_fu_52                      |   10|   0|   10|          0|
    |icmp_ln4_reg_221             |    1|   0|    1|          0|
    |in_load_reg_235              |   10|   0|   10|          0|
    |out_load_reg_271             |   10|   0|   10|          0|
    |reg_115                      |   32|   0|   32|          0|
    |reg_121                      |   32|   0|   32|          0|
    |reuse_addr_reg_fu_44         |   64|   0|   64|          0|
    |reuse_reg_fu_48              |   32|   0|   32|          0|
    |zext_ln4_reg_225             |   10|   0|   64|         54|
    |zext_ln6_reg_240             |   10|   0|   64|         54|
    |zext_ln7_reg_276             |   10|   0|   64|         54|
    +-----------------------------+-----+----+-----+-----------+
    |Total                        |  390|   0|  552|        162|
    +-----------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+------------------------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+------------+-----+-----+------------+------------------------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_4_1|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_4_1|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_4_1|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_4_1|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_4_1|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_4_1|  return value|
|A_address0  |  out|   11|   ap_memory|                             A|         array|
|A_ce0       |  out|    1|   ap_memory|                             A|         array|
|A_we0       |  out|    1|   ap_memory|                             A|         array|
|A_d0        |  out|   32|   ap_memory|                             A|         array|
|A_q0        |   in|   32|   ap_memory|                             A|         array|
+------------+-----+-----+------------+------------------------------+--------------+

