ModuleName Keypad_in
LanguageType Vhdl
GridInterval 8
MillimetersIn100RealScaledUnit 25
ZoomOutScale 64
NumberOfHorzPapaers 8
NumberOfVertPapaers 4
Parameters
End
Wires
Wire Name: w11
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 120 ,Y1: 288 ,X2: 368 ,Y2: 288
Edge X1: 120 ,Y1: 128 ,X2: 120 ,Y2: 288
Edge X1: 120 ,Y1: 288 ,X2: 120 ,Y2: 368
Edge X1: 120 ,Y1: 128 ,X2: 368 ,Y2: 128
Edge X1: 120 ,Y1: 72 ,X2: 120 ,Y2: 128
Edge X1: 48 ,Y1: 72 ,X2: 120 ,Y2: 72
Edge X1: 120 ,Y1: 72 ,X2: 136 ,Y2: 72
Edge X1: 120 ,Y1: 368 ,X2: 120 ,Y2: 528
Edge X1: 120 ,Y1: 368 ,X2: 368 ,Y2: 368
End
Branches
End
Wire Name: w12
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 104 ,Y1: 144 ,X2: 368 ,Y2: 144
Edge X1: 104 ,Y1: 88 ,X2: 104 ,Y2: 144
Edge X1: 104 ,Y1: 144 ,X2: 104 ,Y2: 304
Edge X1: 48 ,Y1: 88 ,X2: 104 ,Y2: 88
Edge X1: 104 ,Y1: 88 ,X2: 136 ,Y2: 88
Edge X1: 104 ,Y1: 304 ,X2: 368 ,Y2: 304
Edge X1: 104 ,Y1: 304 ,X2: 104 ,Y2: 384
Edge X1: 104 ,Y1: 384 ,X2: 104 ,Y2: 528
Edge X1: 104 ,Y1: 384 ,X2: 368 ,Y2: 384
End
Branches
End
Wire Name: b9
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 48 ,Y1: 120 ,X2: 328 ,Y2: 120
Edge X1: 328 ,Y1: 120 ,X2: 328 ,Y2: 176
Edge X1: 328 ,Y1: 176 ,X2: 368 ,Y2: 176
Edge X1: 328 ,Y1: 176 ,X2: 328 ,Y2: 336
Edge X1: 328 ,Y1: 336 ,X2: 368 ,Y2: 336
Edge X1: 328 ,Y1: 336 ,X2: 328 ,Y2: 416
Edge X1: 328 ,Y1: 416 ,X2: 328 ,Y2: 528
Edge X1: 328 ,Y1: 416 ,X2: 368 ,Y2: 416
End
Branches
End
Wire Name: b10
LV: 2
RV: 0
Width: 3
Edges
Edge X1: 352 ,Y1: 72 ,X2: 352 ,Y2: 160
Edge X1: 328 ,Y1: 72 ,X2: 352 ,Y2: 72
Edge X1: 352 ,Y1: 72 ,X2: 680 ,Y2: 72
Edge X1: 352 ,Y1: 160 ,X2: 368 ,Y2: 160
Edge X1: 352 ,Y1: 160 ,X2: 352 ,Y2: 320
Edge X1: 352 ,Y1: 320 ,X2: 368 ,Y2: 320
Edge X1: 352 ,Y1: 320 ,X2: 352 ,Y2: 400
Edge X1: 352 ,Y1: 400 ,X2: 352 ,Y2: 528
Edge X1: 352 ,Y1: 400 ,X2: 368 ,Y2: 400
End
Branches
End
Wire Name: b4
LV: 9
RV: 0
Width: 10
Edges
Edge X1: 656 ,Y1: 112 ,X2: 688 ,Y2: 112
Edge X1: 656 ,Y1: 112 ,X2: 656 ,Y2: 456
End
Branches
Branch Left: 656 ,Top: 336
BranchStrList
0
End
Branch Left: 656 ,Top: 128
BranchStrList
1
End
Branch Left: 656 ,Top: 288
BranchStrList
2
End
Branch Left: 656 ,Top: 368
BranchStrList
3
End
Branch Left: 656 ,Top: 144
BranchStrList
4
End
Branch Left: 656 ,Top: 304
BranchStrList
5
End
Branch Left: 656 ,Top: 384
BranchStrList
6
End
Branch Left: 656 ,Top: 160
BranchStrList
7
End
Branch Left: 656 ,Top: 320
BranchStrList
8
End
Branch Left: 656 ,Top: 400
BranchStrList
9
End
End
Wire Name: w5
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 632 ,Y1: 336 ,X2: 656 ,Y2: 336
End
Branches
End
Wire Name: w6
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 632 ,Y1: 128 ,X2: 656 ,Y2: 128
End
Branches
End
Wire Name: w7
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 632 ,Y1: 144 ,X2: 656 ,Y2: 144
End
Branches
End
Wire Name: w8
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 632 ,Y1: 160 ,X2: 656 ,Y2: 160
End
Branches
End
Wire Name: w9
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 632 ,Y1: 176 ,X2: 688 ,Y2: 176
End
Branches
End
Wire Name: w10
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 632 ,Y1: 416 ,X2: 680 ,Y2: 416
End
Branches
End
Wire Name: w13
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 632 ,Y1: 400 ,X2: 656 ,Y2: 400
End
Branches
End
Wire Name: w14
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 632 ,Y1: 384 ,X2: 656 ,Y2: 384
End
Branches
End
Wire Name: w15
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 632 ,Y1: 368 ,X2: 656 ,Y2: 368
End
Branches
End
Wire Name: w16
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 632 ,Y1: 320 ,X2: 656 ,Y2: 320
End
Branches
End
Wire Name: w17
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 632 ,Y1: 304 ,X2: 656 ,Y2: 304
End
Branches
End
Wire Name: w18
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 632 ,Y1: 288 ,X2: 656 ,Y2: 288
End
Branches
End
End
Ports
Port Left: 48 Top: 72 ,Orientation: 0
Portname: reset ,PortType: std_logic ,LanguageType: Vhdl ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 48 Top: 88 ,Orientation: 0
Portname: clock ,PortType: std_logic ,LanguageType: Vhdl ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 48 Top: 120 ,Orientation: 0
Portname: ROW ,PortType: std_logic_vector ,LanguageType: Vhdl ,PortDirection: 0 ,LV:
3
,Width:
4
,RV:
0
Port Left: 680 Top: 72 ,Orientation: 0
Portname: COL ,PortType: std_logic_vector ,LanguageType: Vhdl ,PortDirection: 2 ,LV:
2
,Width:
3
,RV:
0
Port Left: 688 Top: 112 ,Orientation: 0
Portname: output_num ,PortType: std_logic_vector ,LanguageType: Vhdl ,PortDirection: 2 ,LV:
9
,Width:
10
,RV:
0
Port Left: 688 Top: 176 ,Orientation: 0
Portname: output_star ,PortType: std_logic ,LanguageType: Vhdl ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 680 Top: 416 ,Orientation: 0
Portname: output_hash ,PortType: std_logic ,LanguageType: Vhdl ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
End
Symbols
Symbol Left: 160 Top: 64
Name: s1
LibraryName: (NoLibraryName)
IpName: KeypadCounter
SymbolParameters
End
Symbol Left: 392 Top: 120
Name: s2
LibraryName: (NoLibraryName)
IpName: KeypadCU001
SymbolParameters
End
Symbol Left: 392 Top: 280
Name: s3
LibraryName: (NoLibraryName)
IpName: KeypadCU010
SymbolParameters
End
Symbol Left: 392 Top: 360
Name: s4
LibraryName: (NoLibraryName)
IpName: KeypadCU100
SymbolParameters
End
End
Texts
End
Links
End
