
INS: mov $r10@x20 1311768467284833366  [S64 S64]
PAT: reg:[S64 S64]  imm:[INVALID ANY]
    movz_x_imm x20 0x3456
    movk_x_imm x20 0x9012 16
    movk_x_imm x20 0x5678 32
    movk_x_imm x20 0x1234 48

INS: and $r10@x20 $r10@x20 4294705151  [S64 S64 S64]
    mismatches: 4

INS: conv $r0_U32@x10 $r0_U8@x10  [U32 U8]
PAT: reg:[U32 U8]  imm:[INVALID INVALID]
    and_x_imm x10 x10 0xff

INS: mov $r0_S32@x11 -100  [S32 S32]
PAT: reg:[S32 S32]  imm:[INVALID IMM_SHIFTED_5_20_21_22_NOT]
    movn_x_imm x11 0x63

INS: mov $r0_U32@x10 525032  [U32 U32]
PAT: reg:[U32 U32]  imm:[INVALID IMM_POS_32]
    movz_x_imm x10 0x2e8
    movk_x_imm x10 0x8 16

INS: mov addr@x20 1311768467284833366  [A64 A64]
PAT: reg:[A64 A64]  imm:[INVALID ANY]
    movz_x_imm x20 0x3456
    movk_x_imm x20 0x9012 16
    movk_x_imm x20 0x5678 32
    movk_x_imm x20 0x1234 48

INS: lea.stk addr@x20 buffer 0  [A64 _ U32]
PAT: reg:[A64 INVALID U32]  imm:[INVALID INVALID pos_stk_combo_shifted_10_21_22]
    add_x_imm x20 sp 0x0

INS: lea.mem addr@x20 COUNTER 100  [A64 _ S32]
PAT: reg:[A64 INVALID S32]  imm:[INVALID INVALID ANY]
    adrp x20 expr:adr_prel_pg_hi21:COUNTER:100
    add_x_imm x20 x20 expr:add_abs_lo12_nc:COUNTER:100

INS: lea.mem addr@x20 COUNTER $r0_U32@x10  [A64 _ U32]
    MATCH_IMPOSSIBLE

INS: mov $r1_U32@x11 $r0_U32@x10  [U32 U32]
PAT: reg:[U32 U32]  imm:[INVALID INVALID]
    orr_x_reg x11 xzr x10 lsl 0

INS: mov $r0_U32@x10 10  [U32 U32]
PAT: reg:[U32 U32]  imm:[INVALID IMM_SHIFTED_5_20_21_22]
    movz_x_imm x10 0xa

INS: div rem@x5 $r1_U32@x11 $r0_U32@x10  [U32 U32 U32]
PAT: reg:[U32 U32 U32]  imm:[INVALID INVALID INVALID]
    udiv_w w5 w11 w10

INS: mov $r0_U32@x10 10  [U32 U32]
PAT: reg:[U32 U32]  imm:[INVALID IMM_SHIFTED_5_20_21_22]
    movz_x_imm x10 0xa

INS: mul rem@x5 rem@x5 $r0_U32@x10  [U32 U32 U32]
PAT: reg:[U32 U32 U32]  imm:[INVALID INVALID INVALID]
    madd_w w5 w5 w10 wzr

INS: sub rem@x5 $r1_U32@x11 rem@x5  [U32 U32 U32]
PAT: reg:[U32 U32 U32]  imm:[INVALID INVALID INVALID]
    sub_w_reg w5 w11 w5 lsl 0

INS: mov $r0_U32@x10 10  [U32 U32]
PAT: reg:[U32 U32]  imm:[INVALID IMM_SHIFTED_5_20_21_22]
    movz_x_imm x10 0xa

INS: bne $r0_U32@x10 148932 skip  [U32 U32 _]
    mismatches: 2

INS: mov $r0_U32@x10 148932  [U32 U32]
PAT: reg:[U32 U32]  imm:[INVALID IMM_POS_32]
    movz_x_imm x10 0x45c4
    movk_x_imm x10 0x2 16

INS: div div@x6 $r1_U32@x11 $r0_U32@x10  [U32 U32 U32]
PAT: reg:[U32 U32 U32]  imm:[INVALID INVALID INVALID]
    udiv_w w6 w11 w10

INS: beq div@x6 0 skip  [U32 U32 _]
PAT: reg:[U32 U32 INVALID]  imm:[INVALID IMM_SHIFTED_10_21_22 INVALID]
    subs_w_imm wzr w6 0x0
    b_eq expr:condbr19:skip

INS: poparg base@x22  [A64]
    MATCH_IMPOSSIBLE

INS: ld add@x23 base@x22 0  [A64 A64 U32]
PAT: reg:[A64 A64 U32]  imm:[INVALID INVALID ZERO]
    ldr_x_imm x23 x22 0

INS: ret  []
    SPECIAL

INS: cmplt d3@d0 0x0.0p+0 d1@d1 d2@d2 0x0.0p+0  [R64 R64 R64 R64 R64]
    mismatches: 12

INS: ret  []
    SPECIAL

INS: copysign flt@d1 flt@d1 0x0.0p+0  [R32 R32 R32]
PAT: reg:[R32 R32 R32]  imm:[INVALID INVALID ZERO]
    fabs_s s1 s1

INS: copysign dbl@d2 dbl@d2 0x0.0p+0  [R64 R64 R64]
PAT: reg:[R64 R64 R64]  imm:[INVALID INVALID ZERO]
    fabs_d d2 d2

INS: st.stk buffer 0 dbl@d2  [_ U32 R64]
PAT: reg:[INVALID U32 R64]  imm:[INVALID pos_stk_combo_10_21_times_8 INVALID]
    fstr_d_imm sp 0 d2

INS: ld.stk flt@d1 buffer 0  [R32 _ U32]
PAT: reg:[R32 INVALID U32]  imm:[INVALID INVALID pos_stk_combo_10_21_times_4]
    fldr_s_imm s1 sp 0

INS: beq dbl@d2 0x0.0p+0 skip  [R64 R64 _]
PAT: reg:[R64 R64 INVALID]  imm:[INVALID ZERO INVALID]
    fcmpe_d_zero d2 0
    b_eq expr:condbr19:skip

INS: copysign flt@d1 flt@d1 flt@d1  [R32 R32 R32]
PAT: reg:[R32 R32 R32]  imm:[INVALID INVALID INVALID]
    fmov_w_from_s w16 s1
    fabs_s s1 s1
    tbz x16 31 2
    fneg_s s1 s1

INS: copysign dbl@d2 dbl@d2 dbl@d2  [R64 R64 R64]
PAT: reg:[R64 R64 R64]  imm:[INVALID INVALID INVALID]
    fmov_x_from_d x16 d2
    fabs_d d2 d2
    tbz x16 63 0
    fneg_d d2 d2

INS: ret  []
    SPECIAL

INS: lea argv@x1 fp@x2 8  [A64 A64 U64]
PAT: reg:[A64 A64 U64]  imm:[INVALID INVALID IMM_SHIFTED_10_21_22]
    add_x_imm x1 x2 0x8

INS: ret  []
    SPECIAL
