{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1579306135554 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1579306135562 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 17 21:08:55 2020 " "Processing started: Fri Jan 17 21:08:55 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1579306135562 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579306135562 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UART -c UART " "Command: quartus_map --read_settings_files=on --write_settings_files=off UART -c UART" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579306135563 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1579306136301 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1579306136301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART-behave " "Found design unit 1: UART-behave" {  } { { "UART.vhd" "" { Text "C:/intelFPGA_lite/18.1/FPGA/Protocolos/UART/UART.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579306152564 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "UART.vhd" "" { Text "C:/intelFPGA_lite/18.1/FPGA/Protocolos/UART/UART.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579306152564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579306152564 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UART " "Elaborating entity \"UART\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1579306152620 ""}
{ "Warning" "WSGN_SEARCH_FILE" "frequencydivider.vhd 2 1 " "Using design file frequencydivider.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FREQUENCYDIVIDER-BEHAVE " "Found design unit 1: FREQUENCYDIVIDER-BEHAVE" {  } { { "frequencydivider.vhd" "" { Text "C:/intelFPGA_lite/18.1/FPGA/Protocolos/UART/frequencydivider.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579306152689 ""} { "Info" "ISGN_ENTITY_NAME" "1 FREQUENCYDIVIDER " "Found entity 1: FREQUENCYDIVIDER" {  } { { "frequencydivider.vhd" "" { Text "C:/intelFPGA_lite/18.1/FPGA/Protocolos/UART/frequencydivider.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579306152689 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1579306152689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FREQUENCYDIVIDER FREQUENCYDIVIDER:clk_gen " "Elaborating entity \"FREQUENCYDIVIDER\" for hierarchy \"FREQUENCYDIVIDER:clk_gen\"" {  } { { "UART.vhd" "clk_gen" { Text "C:/intelFPGA_lite/18.1/FPGA/Protocolos/UART/UART.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579306152690 ""}
{ "Warning" "WSGN_SEARCH_FILE" "contador.vhd 2 1 " "Using design file contador.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONTADOR-BEHAVE " "Found design unit 1: CONTADOR-BEHAVE" {  } { { "contador.vhd" "" { Text "C:/intelFPGA_lite/18.1/FPGA/Protocolos/UART/contador.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579306152745 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONTADOR " "Found entity 1: CONTADOR" {  } { { "contador.vhd" "" { Text "C:/intelFPGA_lite/18.1/FPGA/Protocolos/UART/contador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579306152745 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1579306152745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTADOR FREQUENCYDIVIDER:clk_gen\|CONTADOR:P1 " "Elaborating entity \"CONTADOR\" for hierarchy \"FREQUENCYDIVIDER:clk_gen\|CONTADOR:P1\"" {  } { { "frequencydivider.vhd" "P1" { Text "C:/intelFPGA_lite/18.1/FPGA/Protocolos/UART/frequencydivider.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579306152746 ""}
{ "Warning" "WSGN_SEARCH_FILE" "t_trigger.vhd 2 1 " "Using design file t_trigger.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T_TRIGGER-BEHAVE " "Found design unit 1: T_TRIGGER-BEHAVE" {  } { { "t_trigger.vhd" "" { Text "C:/intelFPGA_lite/18.1/FPGA/Protocolos/UART/t_trigger.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579306152809 ""} { "Info" "ISGN_ENTITY_NAME" "1 T_TRIGGER " "Found entity 1: T_TRIGGER" {  } { { "t_trigger.vhd" "" { Text "C:/intelFPGA_lite/18.1/FPGA/Protocolos/UART/t_trigger.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579306152809 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1579306152809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T_TRIGGER FREQUENCYDIVIDER:clk_gen\|CONTADOR:P1\|T_TRIGGER:T " "Elaborating entity \"T_TRIGGER\" for hierarchy \"FREQUENCYDIVIDER:clk_gen\|CONTADOR:P1\|T_TRIGGER:T\"" {  } { { "contador.vhd" "T" { Text "C:/intelFPGA_lite/18.1/FPGA/Protocolos/UART/contador.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579306152811 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S1 t_trigger.vhd(25) " "VHDL Process Statement warning at t_trigger.vhd(25): signal \"S1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "t_trigger.vhd" "" { Text "C:/intelFPGA_lite/18.1/FPGA/Protocolos/UART/t_trigger.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579306152811 "|UART|FREQUENCYDIVIDER:clk_gen|CONTADOR:P1|T_TRIGGER:T"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T t_trigger.vhd(34) " "VHDL Process Statement warning at t_trigger.vhd(34): signal \"T\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "t_trigger.vhd" "" { Text "C:/intelFPGA_lite/18.1/FPGA/Protocolos/UART/t_trigger.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579306152811 "|UART|FREQUENCYDIVIDER:clk_gen|CONTADOR:P1|T_TRIGGER:T"}
{ "Warning" "WSGN_SEARCH_FILE" "comparador.vhd 2 1 " "Using design file comparador.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COMPARADOR-BEHAVE " "Found design unit 1: COMPARADOR-BEHAVE" {  } { { "comparador.vhd" "" { Text "C:/intelFPGA_lite/18.1/FPGA/Protocolos/UART/comparador.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579306152913 ""} { "Info" "ISGN_ENTITY_NAME" "1 COMPARADOR " "Found entity 1: COMPARADOR" {  } { { "comparador.vhd" "" { Text "C:/intelFPGA_lite/18.1/FPGA/Protocolos/UART/comparador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579306152913 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1579306152913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COMPARADOR FREQUENCYDIVIDER:clk_gen\|COMPARADOR:P2 " "Elaborating entity \"COMPARADOR\" for hierarchy \"FREQUENCYDIVIDER:clk_gen\|COMPARADOR:P2\"" {  } { { "frequencydivider.vhd" "P2" { Text "C:/intelFPGA_lite/18.1/FPGA/Protocolos/UART/frequencydivider.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579306152914 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mydff.vhd 2 1 " "Using design file mydff.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 myDFF-BEHAVE " "Found design unit 1: myDFF-BEHAVE" {  } { { "mydff.vhd" "" { Text "C:/intelFPGA_lite/18.1/FPGA/Protocolos/UART/mydff.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579306152986 ""} { "Info" "ISGN_ENTITY_NAME" "1 myDFF " "Found entity 1: myDFF" {  } { { "mydff.vhd" "" { Text "C:/intelFPGA_lite/18.1/FPGA/Protocolos/UART/mydff.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579306152986 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1579306152986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myDFF FREQUENCYDIVIDER:clk_gen\|myDFF:P3 " "Elaborating entity \"myDFF\" for hierarchy \"FREQUENCYDIVIDER:clk_gen\|myDFF:P3\"" {  } { { "frequencydivider.vhd" "P3" { Text "C:/intelFPGA_lite/18.1/FPGA/Protocolos/UART/frequencydivider.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579306152988 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ENABLE mydff.vhd(27) " "VHDL Process Statement warning at mydff.vhd(27): signal \"ENABLE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mydff.vhd" "" { Text "C:/intelFPGA_lite/18.1/FPGA/Protocolos/UART/mydff.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579306152988 "|UART|FREQUENCYDIVIDER:clk_gen|myDFF:P3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OUTPUT mydff.vhd(36) " "VHDL Process Statement warning at mydff.vhd(36): signal \"OUTPUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mydff.vhd" "" { Text "C:/intelFPGA_lite/18.1/FPGA/Protocolos/UART/mydff.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579306152989 "|UART|FREQUENCYDIVIDER:clk_gen|myDFF:P3"}
{ "Warning" "WSGN_SEARCH_FILE" "conversorset.vhd 2 1 " "Using design file conversorset.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ConversorSet-behave " "Found design unit 1: ConversorSet-behave" {  } { { "conversorset.vhd" "" { Text "C:/intelFPGA_lite/18.1/FPGA/Protocolos/UART/conversorset.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579306153036 ""} { "Info" "ISGN_ENTITY_NAME" "1 ConversorSet " "Found entity 1: ConversorSet" {  } { { "conversorset.vhd" "" { Text "C:/intelFPGA_lite/18.1/FPGA/Protocolos/UART/conversorset.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579306153036 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1579306153036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ConversorSet ConversorSet:CVSET " "Elaborating entity \"ConversorSet\" for hierarchy \"ConversorSet:CVSET\"" {  } { { "UART.vhd" "CVSET" { Text "C:/intelFPGA_lite/18.1/FPGA/Protocolos/UART/UART.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579306153037 ""}
{ "Warning" "WSGN_SEARCH_FILE" "serialparalel.vhd 2 1 " "Using design file serialparalel.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SerialParalel-behave " "Found design unit 1: SerialParalel-behave" {  } { { "serialparalel.vhd" "" { Text "C:/intelFPGA_lite/18.1/FPGA/Protocolos/UART/serialparalel.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579306153093 ""} { "Info" "ISGN_ENTITY_NAME" "1 SERIALPARALEL " "Found entity 1: SERIALPARALEL" {  } { { "serialparalel.vhd" "" { Text "C:/intelFPGA_lite/18.1/FPGA/Protocolos/UART/serialparalel.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579306153093 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1579306153093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SERIALPARALEL ConversorSet:CVSET\|SERIALPARALEL:S_P " "Elaborating entity \"SERIALPARALEL\" for hierarchy \"ConversorSet:CVSET\|SERIALPARALEL:S_P\"" {  } { { "conversorset.vhd" "S_P" { Text "C:/intelFPGA_lite/18.1/FPGA/Protocolos/UART/conversorset.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579306153095 ""}
{ "Warning" "WSGN_SEARCH_FILE" "paralelsequencial.vhd 2 1 " "Using design file paralelsequencial.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ParalelSequencial-behave " "Found design unit 1: ParalelSequencial-behave" {  } { { "paralelsequencial.vhd" "" { Text "C:/intelFPGA_lite/18.1/FPGA/Protocolos/UART/paralelsequencial.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579306153145 ""} { "Info" "ISGN_ENTITY_NAME" "1 ParalelSequencial " "Found entity 1: ParalelSequencial" {  } { { "paralelsequencial.vhd" "" { Text "C:/intelFPGA_lite/18.1/FPGA/Protocolos/UART/paralelsequencial.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579306153145 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1579306153145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ParalelSequencial ConversorSet:CVSET\|ParalelSequencial:P_S " "Elaborating entity \"ParalelSequencial\" for hierarchy \"ConversorSet:CVSET\|ParalelSequencial:P_S\"" {  } { { "conversorset.vhd" "P_S" { Text "C:/intelFPGA_lite/18.1/FPGA/Protocolos/UART/conversorset.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579306153147 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1579306154151 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "t_trigger.vhd" "" { Text "C:/intelFPGA_lite/18.1/FPGA/Protocolos/UART/t_trigger.vhd" 11 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1579306154242 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1579306154243 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1579306154524 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1579306155609 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579306155609 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "132 " "Implemented 132 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1579306155761 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1579306155761 ""} { "Info" "ICUT_CUT_TM_LCELLS" "112 " "Implemented 112 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1579306155761 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1579306155761 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4842 " "Peak virtual memory: 4842 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1579306155825 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 17 21:09:15 2020 " "Processing ended: Fri Jan 17 21:09:15 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1579306155825 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1579306155825 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1579306155825 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1579306155825 ""}
