# vsim -wlf C:/Users/alist/OneDrive/Electrickery/Phased\ Array\ Radio\ Telescope/Phased-Array-WiFi-Camera/FPGA\ Firmware/vunit_out/test_output/lib.cyclone_10_lp_eval_leds_t84d6890db891fe73da97002822186d5f3b0058ef/modelsim/vsim.wlf -quiet -t ps -onfinish stop lib.cyclone_10_lp_eval_leds_tb(arch) -L vunit_lib -L lib -g/cyclone_10_lp_eval_leds_tb/runner_cfg="active python runner : true,enabled_test_cases : ,output path : C::/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/vunit_out/test_output/lib.cyclone_10_lp_eval_leds_t84d6890db891fe73da97002822186d5f3b0058ef/,tb path : C::/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/Phased-Array-WiFi-Camera/FPGA Firmware/,use_color : true" 
# Start time: 15:49:45 on Aug 13,2018
# ** Warning: Design size of 20542 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /cyclone_10_lp_eval_leds_tb/leds_comp
# ** Note: Hello world!
#    Time: 0 ps  Iteration: 4  Instance: /cyclone_10_lp_eval_leds_tb
# Break in Subprogram stop at C:/Users/alist/AppData/Local/Programs/Python/Python37/lib/site-packages/vunit/vhdl/core/src/stop_body_2008.vhd line 13
# Stopped at C:/Users/alist/AppData/Local/Programs/Python/Python37/lib/site-packages/vunit/vhdl/core/src/stop_body_2008.vhd line 13
